Fitter report for printer
Tue May 14 14:15:46 2019
Quartus Prime Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Fitter Summary
  3. Fitter Settings
  4. Parallel Compilation
  5. Fitter Netlist Optimizations
  6. Ignored Assignments
  7. Incremental Compilation Preservation Summary
  8. Incremental Compilation Partition Settings
  9. Incremental Compilation Placement Preservation
 10. Pin-Out File
 11. Fitter Resource Usage Summary
 12. Fitter Partition Statistics
 13. Input Pins
 14. Output Pins
 15. Bidir Pins
 16. I/O Bank Usage
 17. All Package Pins
 18. DLL Summary
 19. I/O Assignment Warnings
 20. PLL Usage Summary
 21. Fitter Resource Utilization by Entity
 22. Delay Chain Summary
 23. Pad To Core Delay Chain Fanout
 24. Control Signals
 25. Global & Other Fast Signals
 26. Non-Global High Fan-Out Signals
 27. Fitter RAM Summary
 28. Fitter DSP Block Usage Summary
 29. DSP Block Details
 30. Routing Usage Summary
 31. I/O Rules Summary
 32. I/O Rules Details
 33. I/O Rules Matrix
 34. Fitter Device Options
 35. Operating Settings and Conditions
 36. Estimated Delay Added for Hold Timing Summary
 37. Estimated Delay Added for Hold Timing Details
 38. Fitter Messages
 39. Fitter Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+-------------------------------------------------------------------------------+
; Fitter Summary                                                                ;
+---------------------------------+---------------------------------------------+
; Fitter Status                   ; Successful - Tue May 14 14:15:46 2019       ;
; Quartus Prime Version           ; 18.1.0 Build 625 09/12/2018 SJ Lite Edition ;
; Revision Name                   ; printer                                     ;
; Top-level Entity Name           ; printer                                     ;
; Family                          ; Cyclone V                                   ;
; Device                          ; 5CSEBA6U23I7                                ;
; Timing Models                   ; Final                                       ;
; Logic utilization (in ALMs)     ; 5,693 / 41,910 ( 14 % )                     ;
; Total registers                 ; 7350                                        ;
; Total pins                      ; 265 / 314 ( 84 % )                          ;
; Total virtual pins              ; 0                                           ;
; Total block memory bits         ; 2,816 / 5,662,720 ( < 1 % )                 ;
; Total RAM Blocks                ; 6 / 553 ( 1 % )                             ;
; Total DSP Blocks                ; 16 / 112 ( 14 % )                           ;
; Total HSSI RX PCSs              ; 0                                           ;
; Total HSSI PMA RX Deserializers ; 0                                           ;
; Total HSSI TX PCSs              ; 0                                           ;
; Total HSSI PMA TX Serializers   ; 0                                           ;
; Total PLLs                      ; 1 / 6 ( 17 % )                              ;
; Total DLLs                      ; 1 / 4 ( 25 % )                              ;
+---------------------------------+---------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Settings                                                                                                                                    ;
+--------------------------------------------------------------------+---------------------------------------+---------------------------------------+
; Option                                                             ; Setting                               ; Default Value                         ;
+--------------------------------------------------------------------+---------------------------------------+---------------------------------------+
; Device                                                             ; 5CSEBA6U23I7                          ;                                       ;
; Minimum Core Junction Temperature                                  ; -40                                   ;                                       ;
; Maximum Core Junction Temperature                                  ; 100                                   ;                                       ;
; Regenerate Full Fit Report During ECO Compiles                     ; On                                    ; Off                                   ;
; Use smart compilation                                              ; Off                                   ; Off                                   ;
; Enable parallel Assembler and Timing Analyzer during compilation   ; On                                    ; On                                    ;
; Enable compact report table                                        ; Off                                   ; Off                                   ;
; Router Timing Optimization Level                                   ; Normal                                ; Normal                                ;
; Perform Clocking Topology Analysis During Routing                  ; Off                                   ; Off                                   ;
; Placement Effort Multiplier                                        ; 1.0                                   ; 1.0                                   ;
; Device initialization clock source                                 ; INIT_INTOSC                           ; INIT_INTOSC                           ;
; Optimize Hold Timing                                               ; All Paths                             ; All Paths                             ;
; Optimize Multi-Corner Timing                                       ; On                                    ; On                                    ;
; Auto RAM to MLAB Conversion                                        ; On                                    ; On                                    ;
; Equivalent RAM and MLAB Power Up                                   ; Auto                                  ; Auto                                  ;
; Equivalent RAM and MLAB Paused Read Capabilities                   ; Care                                  ; Care                                  ;
; Power Optimization During Fitting                                  ; Normal compilation                    ; Normal compilation                    ;
; SSN Optimization                                                   ; Off                                   ; Off                                   ;
; Optimize Timing                                                    ; Normal compilation                    ; Normal compilation                    ;
; Optimize Timing for ECOs                                           ; Off                                   ; Off                                   ;
; Optimize IOC Register Placement for Timing                         ; Normal                                ; Normal                                ;
; Final Placement Optimizations                                      ; Automatically                         ; Automatically                         ;
; Fitter Aggressive Routability Optimizations                        ; Automatically                         ; Automatically                         ;
; Fitter Initial Placement Seed                                      ; 1                                     ; 1                                     ;
; Periphery to Core Placement and Routing Optimization               ; Off                                   ; Off                                   ;
; Weak Pull-Up Resistor                                              ; Off                                   ; Off                                   ;
; Enable Bus-Hold Circuitry                                          ; Off                                   ; Off                                   ;
; Auto Packed Registers                                              ; Auto                                  ; Auto                                  ;
; Auto Delay Chains                                                  ; On                                    ; On                                    ;
; Auto Delay Chains for High Fanout Input Pins                       ; Off                                   ; Off                                   ;
; Treat Bidirectional Pin as Output Pin                              ; Off                                   ; Off                                   ;
; Perform Physical Synthesis for Combinational Logic for Fitting     ; Off                                   ; Off                                   ;
; Perform Physical Synthesis for Combinational Logic for Performance ; Off                                   ; Off                                   ;
; Perform Register Duplication for Performance                       ; Off                                   ; Off                                   ;
; Perform Register Retiming for Performance                          ; Off                                   ; Off                                   ;
; Perform Asynchronous Signal Pipelining                             ; Off                                   ; Off                                   ;
; Fitter Effort                                                      ; Auto Fit                              ; Auto Fit                              ;
; Physical Synthesis Effort Level                                    ; Normal                                ; Normal                                ;
; Logic Cell Insertion - Logic Duplication                           ; Auto                                  ; Auto                                  ;
; Auto Register Duplication                                          ; Auto                                  ; Auto                                  ;
; Auto Global Clock                                                  ; On                                    ; On                                    ;
; Auto Global Register Control Signals                               ; On                                    ; On                                    ;
; Reserve all unused pins                                            ; As input tri-stated with weak pull-up ; As input tri-stated with weak pull-up ;
; Synchronizer Identification                                        ; Auto                                  ; Auto                                  ;
; Enable Beneficial Skew Optimization                                ; On                                    ; On                                    ;
; Optimize Design for Metastability                                  ; On                                    ; On                                    ;
; Active Serial clock source                                         ; FREQ_100MHz                           ; FREQ_100MHz                           ;
; Force Fitter to Avoid Periphery Placement Warnings                 ; Off                                   ; Off                                   ;
; Clamping Diode                                                     ; Off                                   ; Off                                   ;
; Enable input tri-state on active configuration pins in user mode   ; Off                                   ; Off                                   ;
; Advanced Physical Optimization                                     ; On                                    ; On                                    ;
+--------------------------------------------------------------------+---------------------------------------+---------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.06        ;
; Maximum used               ; 2           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   6.2%      ;
+----------------------------+-------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Netlist Optimizations                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+---------------------------------------------------+----------------------------+--------------------------+----------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------+-----------------------+
; Node                                                                                                                                                                                                                                                                                                                                                            ; Action          ; Operation                                         ; Reason                     ; Node Port                ; Node Port Name ; Destination Node                                                                                                                                                                                                                                                                                                                                                   ; Destination Port         ; Destination Port Name ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+---------------------------------------------------+----------------------------+--------------------------+----------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------+-----------------------+
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_fpga_interfaces:fpga_interfaces|h2f_rst_n[0]~CLKENA0                                                                                                                                                                                                                                                      ; Created         ; Placement                                         ; Fitter Periphery Placement ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                          ;                       ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|~GND                                                                                                                                                                                                                                                  ; Deleted         ; Placement                                         ; Fitter Periphery Placement ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                          ;                       ;
; soc_system:u0|soc_system_pll_sys:pll_sys|altera_pll:altera_pll_i|outclk_wire[1]~CLKENA0                                                                                                                                                                                                                                                                         ; Created         ; Placement                                         ; Fitter Periphery Placement ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                          ;                       ;
; soc_system:u0|soc_system_pll_sys:pll_sys|altera_pll:altera_pll_i|outclk_wire[3]~CLKENA0                                                                                                                                                                                                                                                                         ; Created         ; Placement                                         ; Fitter Periphery Placement ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                          ;                       ;
; HPS_DDR3_DM[1]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                        ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                           ; SERIESTERMINATIONCONTROL ;                       ;
; HPS_DDR3_DM[3]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                        ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                           ; SERIESTERMINATIONCONTROL ;                       ;
; HPS_DDR3_DQS_N[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                     ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                           ; SERIESTERMINATIONCONTROL ;                       ;
; HPS_DDR3_DQS_N[1]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                     ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                           ; SERIESTERMINATIONCONTROL ;                       ;
; HPS_DDR3_DQS_N[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                     ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                           ; SERIESTERMINATIONCONTROL ;                       ;
; HPS_DDR3_DQS_N[3]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                     ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                           ; SERIESTERMINATIONCONTROL ;                       ;
; HPS_DDR3_DQS_P[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                     ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                           ; SERIESTERMINATIONCONTROL ;                       ;
; HPS_DDR3_DQS_P[1]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                     ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                           ; SERIESTERMINATIONCONTROL ;                       ;
; HPS_DDR3_DQS_P[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                     ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                           ; SERIESTERMINATIONCONTROL ;                       ;
; HPS_DDR3_DQ[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                        ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                           ; SERIESTERMINATIONCONTROL ;                       ;
; HPS_DDR3_DQ[1]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                        ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                           ; SERIESTERMINATIONCONTROL ;                       ;
; HPS_DDR3_DQ[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                        ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                           ; SERIESTERMINATIONCONTROL ;                       ;
; HPS_DDR3_DQ[3]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                        ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                           ; SERIESTERMINATIONCONTROL ;                       ;
; HPS_DDR3_DQ[4]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                        ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                           ; SERIESTERMINATIONCONTROL ;                       ;
; HPS_DDR3_DQ[5]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                        ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                           ; SERIESTERMINATIONCONTROL ;                       ;
; HPS_DDR3_DQ[6]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                        ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                           ; SERIESTERMINATIONCONTROL ;                       ;
; HPS_DDR3_DQ[7]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                        ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                           ; SERIESTERMINATIONCONTROL ;                       ;
; HPS_DDR3_DQ[8]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                        ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                           ; SERIESTERMINATIONCONTROL ;                       ;
; HPS_DDR3_DQ[9]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                        ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                           ; SERIESTERMINATIONCONTROL ;                       ;
; HPS_DDR3_DQ[10]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                       ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                           ; SERIESTERMINATIONCONTROL ;                       ;
; HPS_DDR3_DQ[11]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                       ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                           ; SERIESTERMINATIONCONTROL ;                       ;
; HPS_DDR3_DQ[12]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                       ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                           ; SERIESTERMINATIONCONTROL ;                       ;
; HPS_DDR3_DQ[13]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                       ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                           ; SERIESTERMINATIONCONTROL ;                       ;
; HPS_DDR3_DQ[14]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                       ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                           ; SERIESTERMINATIONCONTROL ;                       ;
; HPS_DDR3_DQ[15]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                       ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                           ; SERIESTERMINATIONCONTROL ;                       ;
; HPS_DDR3_DQ[16]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                       ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                           ; SERIESTERMINATIONCONTROL ;                       ;
; HPS_DDR3_DQ[17]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                       ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                           ; SERIESTERMINATIONCONTROL ;                       ;
; HPS_DDR3_DQ[18]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                       ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                           ; SERIESTERMINATIONCONTROL ;                       ;
; HPS_DDR3_DQ[19]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                       ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                           ; SERIESTERMINATIONCONTROL ;                       ;
; HPS_DDR3_DQ[20]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                       ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                           ; SERIESTERMINATIONCONTROL ;                       ;
; HPS_DDR3_DQ[21]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                       ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                           ; SERIESTERMINATIONCONTROL ;                       ;
; HPS_DDR3_DQ[22]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                       ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                           ; SERIESTERMINATIONCONTROL ;                       ;
; HPS_DDR3_DQ[23]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                       ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                           ; SERIESTERMINATIONCONTROL ;                       ;
; HPS_DDR3_DQ[24]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                       ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                           ; SERIESTERMINATIONCONTROL ;                       ;
; HPS_DDR3_DQ[25]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                       ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                           ; SERIESTERMINATIONCONTROL ;                       ;
; HPS_DDR3_DQ[26]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                       ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                           ; SERIESTERMINATIONCONTROL ;                       ;
; HPS_DDR3_DQ[27]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                       ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                           ; SERIESTERMINATIONCONTROL ;                       ;
; HPS_DDR3_DQ[28]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                       ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                           ; SERIESTERMINATIONCONTROL ;                       ;
; HPS_DDR3_DQ[29]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                       ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                           ; SERIESTERMINATIONCONTROL ;                       ;
; HPS_DDR3_DQ[30]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                       ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                           ; SERIESTERMINATIONCONTROL ;                       ;
; HPS_DDR3_DQ[31]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                       ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                           ; SERIESTERMINATIONCONTROL ;                       ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|seriesterminationcontrol[0]                                                                                                                                                                   ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                           ; SERIESTERMINATIONCONTROL ;                       ;
; FPGA_CLK1_50~inputCLKENA0                                                                                                                                                                                                                                                                                                                                       ; Created         ; Placement                                         ; Fitter Periphery Placement ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                          ;                       ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|clock_gen[0].leveled_dqs_clocks[0]                                            ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                      ; CLKOUT                   ;                       ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[0].acv_ac_ldc|leveled_dqs_clocks[0]          ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                      ; CLKOUT                   ;                       ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[1].acv_ac_ldc|adc_clk_cps                    ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[0].acv_ac_ldc|adc_clk_cps                       ; CLKOUT                   ;                       ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[1].acv_ac_ldc|leveled_dqs_clocks[0]          ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                      ; CLKOUT                   ;                       ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[2].acv_ac_ldc|adc_clk_cps                    ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[0].acv_ac_ldc|adc_clk_cps                       ; CLKOUT                   ;                       ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[2].acv_ac_ldc|leveled_dqs_clocks[0]          ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                      ; CLKOUT                   ;                       ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[3].acv_ac_ldc|adc_clk_cps                    ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[0].acv_ac_ldc|adc_clk_cps                       ; CLKOUT                   ;                       ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[3].acv_ac_ldc|leveled_dqs_clocks[0]          ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                      ; CLKOUT                   ;                       ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[4].acv_ac_ldc|adc_clk_cps                    ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[0].acv_ac_ldc|adc_clk_cps                       ; CLKOUT                   ;                       ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[4].acv_ac_ldc|leveled_dqs_clocks[0]          ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                      ; CLKOUT                   ;                       ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[5].acv_ac_ldc|adc_clk_cps                    ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[0].acv_ac_ldc|adc_clk_cps                       ; CLKOUT                   ;                       ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[5].acv_ac_ldc|leveled_dqs_clocks[0]          ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                      ; CLKOUT                   ;                       ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[6].acv_ac_ldc|adc_clk_cps                    ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[0].acv_ac_ldc|adc_clk_cps                       ; CLKOUT                   ;                       ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[6].acv_ac_ldc|leveled_dqs_clocks[0]          ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                      ; CLKOUT                   ;                       ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[7].acv_ac_ldc|adc_clk_cps                    ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[0].acv_ac_ldc|adc_clk_cps                       ; CLKOUT                   ;                       ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[7].acv_ac_ldc|leveled_dqs_clocks[0]          ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                      ; CLKOUT                   ;                       ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[8].acv_ac_ldc|leveled_dqs_clocks[0]          ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                      ; CLKOUT                   ;                       ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[9].acv_ac_ldc|adc_clk_cps                    ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[8].acv_ac_ldc|adc_clk_cps                       ; CLKOUT                   ;                       ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[9].acv_ac_ldc|leveled_dqs_clocks[0]          ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                      ; CLKOUT                   ;                       ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[10].acv_ac_ldc|adc_clk_cps                   ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[8].acv_ac_ldc|adc_clk_cps                       ; CLKOUT                   ;                       ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[10].acv_ac_ldc|leveled_dqs_clocks[0]         ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                      ; CLKOUT                   ;                       ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[11].acv_ac_ldc|adc_clk_cps                   ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[8].acv_ac_ldc|adc_clk_cps                       ; CLKOUT                   ;                       ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[11].acv_ac_ldc|leveled_dqs_clocks[0]         ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                      ; CLKOUT                   ;                       ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[12].acv_ac_ldc|adc_clk_cps                   ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[8].acv_ac_ldc|adc_clk_cps                       ; CLKOUT                   ;                       ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[12].acv_ac_ldc|leveled_dqs_clocks[0]         ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                      ; CLKOUT                   ;                       ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[13].acv_ac_ldc|adc_clk_cps                   ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[8].acv_ac_ldc|adc_clk_cps                       ; CLKOUT                   ;                       ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[13].acv_ac_ldc|leveled_dqs_clocks[0]         ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                      ; CLKOUT                   ;                       ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[14].acv_ac_ldc|adc_clk_cps                   ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[8].acv_ac_ldc|adc_clk_cps                       ; CLKOUT                   ;                       ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[14].acv_ac_ldc|leveled_dqs_clocks[0]         ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                      ; CLKOUT                   ;                       ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[15].acv_ac_ldc|adc_clk_cps                   ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[0].acv_ac_ldc|adc_clk_cps                       ; CLKOUT                   ;                       ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[15].acv_ac_ldc|leveled_dqs_clocks[0]         ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                      ; CLKOUT                   ;                       ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[16].acv_ac_ldc|adc_clk_cps                   ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[0].acv_ac_ldc|adc_clk_cps                       ; CLKOUT                   ;                       ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[16].acv_ac_ldc|leveled_dqs_clocks[0]         ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                      ; CLKOUT                   ;                       ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[17].acv_ac_ldc|adc_clk_cps                   ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[0].acv_ac_ldc|adc_clk_cps                       ; CLKOUT                   ;                       ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[17].acv_ac_ldc|leveled_dqs_clocks[0]         ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                      ; CLKOUT                   ;                       ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[18].acv_ac_ldc|adc_clk_cps                   ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[8].acv_ac_ldc|adc_clk_cps                       ; CLKOUT                   ;                       ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[18].acv_ac_ldc|leveled_dqs_clocks[0]         ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                      ; CLKOUT                   ;                       ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[19].acv_ac_ldc|leveled_dqs_clocks[0]         ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                      ; CLKOUT                   ;                       ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[20].acv_ac_ldc|leveled_dqs_clocks[0]         ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                      ; CLKOUT                   ;                       ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[21].acv_ac_ldc|adc_clk_cps                   ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[8].acv_ac_ldc|adc_clk_cps                       ; CLKOUT                   ;                       ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[21].acv_ac_ldc|leveled_dqs_clocks[0]         ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                      ; CLKOUT                   ;                       ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[22].acv_ac_ldc|adc_clk_cps                   ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[8].acv_ac_ldc|adc_clk_cps                       ; CLKOUT                   ;                       ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[22].acv_ac_ldc|leveled_dqs_clocks[0]         ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                      ; CLKOUT                   ;                       ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[23].acv_ac_ldc|adc_clk_cps                   ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[8].acv_ac_ldc|adc_clk_cps                       ; CLKOUT                   ;                       ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[23].acv_ac_ldc|leveled_dqs_clocks[0]         ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                      ; CLKOUT                   ;                       ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[24].acv_ac_ldc|leveled_dqs_clocks[0]         ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|leveled_dqs_clocks[0]    ; CLKOUT                   ;                       ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|leveled_dqs_clocks[0] ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                      ; CLKOUT                   ;                       ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|leveled_hr_clocks[0]  ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_hr_clocks[0]                                                                                                                       ; CLKOUT                   ;                       ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|leveled_dq_clocks[0]  ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|leveled_dq_clocks[0]     ; CLKOUT                   ;                       ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|leveled_dqs_clocks[0] ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                      ; CLKOUT                   ;                       ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|leveled_hr_clocks[0]  ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_hr_clocks[0]                                                                                                                       ; CLKOUT                   ;                       ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|leveled_dq_clocks[0]  ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|leveled_dq_clocks[0]     ; CLKOUT                   ;                       ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|leveled_dqs_clocks[0] ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|leveled_dqs_clocks[0]    ; CLKOUT                   ;                       ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|leveled_hr_clocks[0]  ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|leveled_hr_clocks[0]     ; CLKOUT                   ;                       ;
; soc_system:u0|soc_system_configuration_1:configuration_1|data_out[6]                                                                                                                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Mult0~473                                                                                                                                                                                                                                                                                                                                                          ; AY                       ;                       ;
; soc_system:u0|soc_system_configuration_1:configuration_1|data_out[6]                                                                                                                                                                                                                                                                                            ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_configuration_1:configuration_1|data_out[6]~_Duplicate_1                                                                                                                                                                                                                                                                                  ; Q                        ;                       ;
; soc_system:u0|soc_system_configuration_1:configuration_1|data_out[6]~_Duplicate_1                                                                                                                                                                                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Mult0~473                                                                                                                                                                                                                                                                                                                                                          ; AY                       ;                       ;
; soc_system:u0|soc_system_configuration_1:configuration_1|data_out[6]~_Duplicate_1                                                                                                                                                                                                                                                                               ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_configuration_1:configuration_1|data_out[6]~_Duplicate_2                                                                                                                                                                                                                                                                                  ; Q                        ;                       ;
; soc_system:u0|soc_system_configuration_1:configuration_1|data_out[6]~_Duplicate_2                                                                                                                                                                                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Mult0~473                                                                                                                                                                                                                                                                                                                                                          ; AY                       ;                       ;
; soc_system:u0|soc_system_configuration_1:configuration_1|data_out[6]~_Duplicate_2                                                                                                                                                                                                                                                                               ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_configuration_1:configuration_1|data_out[6]~_Duplicate_3                                                                                                                                                                                                                                                                                  ; Q                        ;                       ;
; soc_system:u0|soc_system_configuration_1:configuration_1|data_out[6]~_Duplicate_3                                                                                                                                                                                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Mult0~473                                                                                                                                                                                                                                                                                                                                                          ; AY                       ;                       ;
; soc_system:u0|soc_system_configuration_1:configuration_1|data_out[6]~_Duplicate_3                                                                                                                                                                                                                                                                               ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_configuration_1:configuration_1|data_out[6]~_Duplicate_4                                                                                                                                                                                                                                                                                  ; Q                        ;                       ;
; soc_system:u0|soc_system_configuration_1:configuration_1|data_out[6]~_Duplicate_4                                                                                                                                                                                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Mult0~473                                                                                                                                                                                                                                                                                                                                                          ; AY                       ;                       ;
; soc_system:u0|soc_system_configuration_1:configuration_1|data_out[6]~_Duplicate_4                                                                                                                                                                                                                                                                               ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_configuration_1:configuration_1|data_out[6]~_Duplicate_5                                                                                                                                                                                                                                                                                  ; Q                        ;                       ;
; soc_system:u0|soc_system_configuration_1:configuration_1|data_out[6]~_Duplicate_5                                                                                                                                                                                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Mult0~473                                                                                                                                                                                                                                                                                                                                                          ; AY                       ;                       ;
; soc_system:u0|soc_system_configuration_1:configuration_1|data_out[6]~_Duplicate_5                                                                                                                                                                                                                                                                               ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_configuration_1:configuration_1|data_out[6]~_Duplicate_6                                                                                                                                                                                                                                                                                  ; Q                        ;                       ;
; soc_system:u0|soc_system_configuration_1:configuration_1|data_out[6]~_Duplicate_6                                                                                                                                                                                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Mult0~473                                                                                                                                                                                                                                                                                                                                                          ; AY                       ;                       ;
; soc_system:u0|soc_system_configuration_1:configuration_1|data_out[6]~_Duplicate_6                                                                                                                                                                                                                                                                               ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_configuration_1:configuration_1|data_out[6]~_Duplicate_7                                                                                                                                                                                                                                                                                  ; Q                        ;                       ;
; soc_system:u0|soc_system_configuration_1:configuration_1|data_out[6]~_Duplicate_7                                                                                                                                                                                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Mult0~473                                                                                                                                                                                                                                                                                                                                                          ; AY                       ;                       ;
; soc_system:u0|soc_system_configuration_1:configuration_1|data_out[6]~_Duplicate_7                                                                                                                                                                                                                                                                               ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_configuration_1:configuration_1|data_out[6]~_Duplicate_8                                                                                                                                                                                                                                                                                  ; Q                        ;                       ;
; soc_system:u0|soc_system_configuration_1:configuration_1|data_out[6]~_Duplicate_8                                                                                                                                                                                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Mult0~473                                                                                                                                                                                                                                                                                                                                                          ; AY                       ;                       ;
; soc_system:u0|soc_system_configuration_1:configuration_1|data_out[6]~_Duplicate_8                                                                                                                                                                                                                                                                               ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_configuration_1:configuration_1|data_out[6]~_Duplicate_9                                                                                                                                                                                                                                                                                  ; Q                        ;                       ;
; soc_system:u0|soc_system_configuration_1:configuration_1|data_out[6]~_Duplicate_9                                                                                                                                                                                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Mult0~473                                                                                                                                                                                                                                                                                                                                                          ; AY                       ;                       ;
; soc_system:u0|soc_system_configuration_1:configuration_1|data_out[6]~_Duplicate_9                                                                                                                                                                                                                                                                               ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_configuration_1:configuration_1|data_out[6]~_Duplicate_10                                                                                                                                                                                                                                                                                 ; Q                        ;                       ;
; soc_system:u0|soc_system_configuration_1:configuration_1|data_out[6]~_Duplicate_10                                                                                                                                                                                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Mult0~473                                                                                                                                                                                                                                                                                                                                                          ; AY                       ;                       ;
; soc_system:u0|soc_system_configuration_1:configuration_1|data_out[6]~_Duplicate_10                                                                                                                                                                                                                                                                              ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_configuration_1:configuration_1|data_out[6]~_Duplicate_11                                                                                                                                                                                                                                                                                 ; Q                        ;                       ;
; soc_system:u0|soc_system_configuration_1:configuration_1|data_out[6]~_Duplicate_11                                                                                                                                                                                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Mult0~473                                                                                                                                                                                                                                                                                                                                                          ; AY                       ;                       ;
; soc_system:u0|soc_system_configuration_1:configuration_1|data_out[6]~_Duplicate_11                                                                                                                                                                                                                                                                              ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_configuration_1:configuration_1|data_out[6]~_Duplicate_12                                                                                                                                                                                                                                                                                 ; Q                        ;                       ;
; soc_system:u0|soc_system_configuration_1:configuration_1|data_out[6]~_Duplicate_12                                                                                                                                                                                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Mult0~473                                                                                                                                                                                                                                                                                                                                                          ; AY                       ;                       ;
; soc_system:u0|soc_system_configuration_1:configuration_1|data_out[6]~_Duplicate_12                                                                                                                                                                                                                                                                              ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_configuration_1:configuration_1|data_out[6]~_Duplicate_13                                                                                                                                                                                                                                                                                 ; Q                        ;                       ;
; soc_system:u0|soc_system_configuration_1:configuration_1|data_out[6]~_Duplicate_13                                                                                                                                                                                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Mult0~473                                                                                                                                                                                                                                                                                                                                                          ; AY                       ;                       ;
; soc_system:u0|soc_system_configuration_1:configuration_1|data_out[6]~_Duplicate_13                                                                                                                                                                                                                                                                              ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_configuration_1:configuration_1|data_out[6]~_Duplicate_14                                                                                                                                                                                                                                                                                 ; Q                        ;                       ;
; soc_system:u0|soc_system_configuration_1:configuration_1|data_out[6]~_Duplicate_14                                                                                                                                                                                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Mult0~473                                                                                                                                                                                                                                                                                                                                                          ; AY                       ;                       ;
; soc_system:u0|soc_system_configuration_1:configuration_1|data_out[6]~_Duplicate_14                                                                                                                                                                                                                                                                              ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_configuration_1:configuration_1|data_out[6]~_Duplicate_15                                                                                                                                                                                                                                                                                 ; Q                        ;                       ;
; soc_system:u0|soc_system_configuration_1:configuration_1|data_out[6]~_Duplicate_15                                                                                                                                                                                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Mult0~473                                                                                                                                                                                                                                                                                                                                                          ; AY                       ;                       ;
; soc_system:u0|soc_system_configuration_1:configuration_1|data_out[6]~_Duplicate_15                                                                                                                                                                                                                                                                              ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_configuration_1:configuration_1|data_out[6]~_Duplicate_16                                                                                                                                                                                                                                                                                 ; Q                        ;                       ;
; soc_system:u0|soc_system_configuration_1:configuration_1|data_out[6]~_Duplicate_16                                                                                                                                                                                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Mult0~473                                                                                                                                                                                                                                                                                                                                                          ; AY                       ;                       ;
; soc_system:u0|soc_system_configuration_1:configuration_1|data_out[6]~_Duplicate_16                                                                                                                                                                                                                                                                              ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_configuration_1:configuration_1|data_out[6]~_Duplicate_17                                                                                                                                                                                                                                                                                 ; Q                        ;                       ;
; soc_system:u0|soc_system_configuration_1:configuration_1|data_out[6]~_Duplicate_17                                                                                                                                                                                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Mult0~473                                                                                                                                                                                                                                                                                                                                                          ; AY                       ;                       ;
; soc_system:u0|soc_system_configuration_1:configuration_1|data_out[6]~_Duplicate_17                                                                                                                                                                                                                                                                              ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_configuration_1:configuration_1|data_out[6]~_Duplicate_18                                                                                                                                                                                                                                                                                 ; Q                        ;                       ;
; soc_system:u0|soc_system_configuration_1:configuration_1|data_out[6]~_Duplicate_18                                                                                                                                                                                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Mult0~132                                                                                                                                                                                                                                                                                                                                                          ; BY                       ;                       ;
; soc_system:u0|soc_system_configuration_1:configuration_1|data_out[6]~_Duplicate_18                                                                                                                                                                                                                                                                              ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_configuration_1:configuration_1|data_out[6]~_Duplicate_19                                                                                                                                                                                                                                                                                 ; Q                        ;                       ;
; soc_system:u0|soc_system_configuration_1:configuration_1|data_out[6]~_Duplicate_19                                                                                                                                                                                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Mult0~132                                                                                                                                                                                                                                                                                                                                                          ; BY                       ;                       ;
; soc_system:u0|soc_system_configuration_1:configuration_1|data_out[6]~_Duplicate_19                                                                                                                                                                                                                                                                              ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_configuration_1:configuration_1|data_out[6]~_Duplicate_20                                                                                                                                                                                                                                                                                 ; Q                        ;                       ;
; soc_system:u0|soc_system_configuration_1:configuration_1|data_out[6]~_Duplicate_20                                                                                                                                                                                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Mult0~132                                                                                                                                                                                                                                                                                                                                                          ; BY                       ;                       ;
; soc_system:u0|soc_system_configuration_1:configuration_1|data_out[6]~_Duplicate_20                                                                                                                                                                                                                                                                              ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_configuration_1:configuration_1|data_out[6]~_Duplicate_21                                                                                                                                                                                                                                                                                 ; Q                        ;                       ;
; soc_system:u0|soc_system_configuration_1:configuration_1|data_out[6]~_Duplicate_21                                                                                                                                                                                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Mult0~132                                                                                                                                                                                                                                                                                                                                                          ; BY                       ;                       ;
; soc_system:u0|soc_system_configuration_1:configuration_1|data_out[6]~_Duplicate_21                                                                                                                                                                                                                                                                              ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_configuration_1:configuration_1|data_out[6]~_Duplicate_22                                                                                                                                                                                                                                                                                 ; Q                        ;                       ;
; soc_system:u0|soc_system_configuration_1:configuration_1|data_out[6]~_Duplicate_22                                                                                                                                                                                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Mult0~132                                                                                                                                                                                                                                                                                                                                                          ; BY                       ;                       ;
; soc_system:u0|soc_system_configuration_1:configuration_1|data_out[6]~_Duplicate_22                                                                                                                                                                                                                                                                              ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_configuration_1:configuration_1|data_out[6]~_Duplicate_23                                                                                                                                                                                                                                                                                 ; Q                        ;                       ;
; soc_system:u0|soc_system_configuration_1:configuration_1|data_out[6]~_Duplicate_23                                                                                                                                                                                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Mult0~132                                                                                                                                                                                                                                                                                                                                                          ; BY                       ;                       ;
; soc_system:u0|soc_system_configuration_1:configuration_1|data_out[6]~_Duplicate_23                                                                                                                                                                                                                                                                              ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_configuration_1:configuration_1|data_out[6]~_Duplicate_24                                                                                                                                                                                                                                                                                 ; Q                        ;                       ;
; soc_system:u0|soc_system_configuration_1:configuration_1|data_out[6]~_Duplicate_24                                                                                                                                                                                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Mult0~132                                                                                                                                                                                                                                                                                                                                                          ; BY                       ;                       ;
; soc_system:u0|soc_system_configuration_1:configuration_1|data_out[6]~_Duplicate_24                                                                                                                                                                                                                                                                              ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_configuration_1:configuration_1|data_out[6]~_Duplicate_25                                                                                                                                                                                                                                                                                 ; Q                        ;                       ;
; soc_system:u0|soc_system_configuration_1:configuration_1|data_out[6]~_Duplicate_25                                                                                                                                                                                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Mult0~132                                                                                                                                                                                                                                                                                                                                                          ; BY                       ;                       ;
; soc_system:u0|soc_system_configuration_1:configuration_1|data_out[6]~_Duplicate_25                                                                                                                                                                                                                                                                              ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_configuration_1:configuration_1|data_out[6]~_Duplicate_26                                                                                                                                                                                                                                                                                 ; Q                        ;                       ;
; soc_system:u0|soc_system_configuration_1:configuration_1|data_out[6]~_Duplicate_26                                                                                                                                                                                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Mult0~132                                                                                                                                                                                                                                                                                                                                                          ; BY                       ;                       ;
; soc_system:u0|soc_system_configuration_1:configuration_1|data_out[6]~_Duplicate_26                                                                                                                                                                                                                                                                              ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_configuration_1:configuration_1|data_out[6]~_Duplicate_27                                                                                                                                                                                                                                                                                 ; Q                        ;                       ;
; soc_system:u0|soc_system_configuration_1:configuration_1|data_out[6]~_Duplicate_27                                                                                                                                                                                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Mult0~132                                                                                                                                                                                                                                                                                                                                                          ; BY                       ;                       ;
; soc_system:u0|soc_system_configuration_1:configuration_1|data_out[6]~_Duplicate_27                                                                                                                                                                                                                                                                              ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_configuration_1:configuration_1|data_out[6]~_Duplicate_28                                                                                                                                                                                                                                                                                 ; Q                        ;                       ;
; soc_system:u0|soc_system_configuration_1:configuration_1|data_out[6]~_Duplicate_28                                                                                                                                                                                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Mult0~132                                                                                                                                                                                                                                                                                                                                                          ; BY                       ;                       ;
; soc_system:u0|soc_system_configuration_1:configuration_1|data_out[6]~_Duplicate_28                                                                                                                                                                                                                                                                              ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_configuration_1:configuration_1|data_out[6]~_Duplicate_29                                                                                                                                                                                                                                                                                 ; Q                        ;                       ;
; soc_system:u0|soc_system_configuration_1:configuration_1|data_out[6]~_Duplicate_29                                                                                                                                                                                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Mult0~132                                                                                                                                                                                                                                                                                                                                                          ; BY                       ;                       ;
; soc_system:u0|soc_system_configuration_1:configuration_1|data_out[6]~_Duplicate_29                                                                                                                                                                                                                                                                              ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_configuration_1:configuration_1|data_out[6]~_Duplicate_30                                                                                                                                                                                                                                                                                 ; Q                        ;                       ;
; soc_system:u0|soc_system_configuration_1:configuration_1|data_out[6]~_Duplicate_30                                                                                                                                                                                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Mult0~132                                                                                                                                                                                                                                                                                                                                                          ; BY                       ;                       ;
; soc_system:u0|soc_system_configuration_1:configuration_1|data_out[6]~_Duplicate_30                                                                                                                                                                                                                                                                              ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_configuration_1:configuration_1|data_out[6]~_Duplicate_31                                                                                                                                                                                                                                                                                 ; Q                        ;                       ;
; soc_system:u0|soc_system_configuration_1:configuration_1|data_out[6]~_Duplicate_31                                                                                                                                                                                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Mult0~132                                                                                                                                                                                                                                                                                                                                                          ; BY                       ;                       ;
; soc_system:u0|soc_system_configuration_1:configuration_1|data_out[6]~_Duplicate_31                                                                                                                                                                                                                                                                              ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_configuration_1:configuration_1|data_out[6]~_Duplicate_32                                                                                                                                                                                                                                                                                 ; Q                        ;                       ;
; soc_system:u0|soc_system_configuration_1:configuration_1|data_out[6]~_Duplicate_32                                                                                                                                                                                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Mult0~132                                                                                                                                                                                                                                                                                                                                                          ; BY                       ;                       ;
; soc_system:u0|soc_system_configuration_1:configuration_1|data_out[6]~_Duplicate_32                                                                                                                                                                                                                                                                              ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_configuration_1:configuration_1|data_out[6]~_Duplicate_33                                                                                                                                                                                                                                                                                 ; Q                        ;                       ;
; soc_system:u0|soc_system_configuration_1:configuration_1|data_out[6]~_Duplicate_33                                                                                                                                                                                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Mult0~132                                                                                                                                                                                                                                                                                                                                                          ; BY                       ;                       ;
; soc_system:u0|soc_system_configuration_1:configuration_1|data_out[6]~_Duplicate_33                                                                                                                                                                                                                                                                              ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_configuration_1:configuration_1|data_out[6]~_Duplicate_34                                                                                                                                                                                                                                                                                 ; Q                        ;                       ;
; soc_system:u0|soc_system_configuration_1:configuration_1|data_out[6]~_Duplicate_34                                                                                                                                                                                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Mult0~132                                                                                                                                                                                                                                                                                                                                                          ; BY                       ;                       ;
; soc_system:u0|soc_system_configuration_1:configuration_1|data_out[6]~_Duplicate_34                                                                                                                                                                                                                                                                              ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_configuration_1:configuration_1|data_out[6]~_Duplicate_35                                                                                                                                                                                                                                                                                 ; Q                        ;                       ;
; soc_system:u0|soc_system_configuration_1:configuration_1|data_out[6]~_Duplicate_35                                                                                                                                                                                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Mult0~132                                                                                                                                                                                                                                                                                                                                                          ; BY                       ;                       ;
; soc_system:u0|soc_system_configuration_1:configuration_1|data_out[6]~_Duplicate_35                                                                                                                                                                                                                                                                              ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_configuration_1:configuration_1|data_out[6]~_Duplicate_36                                                                                                                                                                                                                                                                                 ; Q                        ;                       ;
; soc_system:u0|soc_system_configuration_1:configuration_1|data_out[6]~_Duplicate_36                                                                                                                                                                                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Mult0~132                                                                                                                                                                                                                                                                                                                                                          ; AX                       ;                       ;
; soc_system:u0|soc_system_configuration_1:configuration_1|data_out[6]~_Duplicate_36                                                                                                                                                                                                                                                                              ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_configuration_1:configuration_1|data_out[6]~_Duplicate_37                                                                                                                                                                                                                                                                                 ; Q                        ;                       ;
; soc_system:u0|soc_system_configuration_1:configuration_1|data_out[6]~_Duplicate_37                                                                                                                                                                                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Mult0~132                                                                                                                                                                                                                                                                                                                                                          ; AX                       ;                       ;
; soc_system:u0|soc_system_configuration_1:configuration_1|data_out[6]~_Duplicate_37                                                                                                                                                                                                                                                                              ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_configuration_1:configuration_1|data_out[6]~_Duplicate_38                                                                                                                                                                                                                                                                                 ; Q                        ;                       ;
; soc_system:u0|soc_system_configuration_1:configuration_1|data_out[6]~_Duplicate_38                                                                                                                                                                                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Mult0~132                                                                                                                                                                                                                                                                                                                                                          ; AX                       ;                       ;
; soc_system:u0|soc_system_configuration_1:configuration_1|data_out[6]~_Duplicate_38                                                                                                                                                                                                                                                                              ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_configuration_1:configuration_1|data_out[6]~_Duplicate_39                                                                                                                                                                                                                                                                                 ; Q                        ;                       ;
; soc_system:u0|soc_system_configuration_1:configuration_1|data_out[6]~_Duplicate_39                                                                                                                                                                                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Mult0~132                                                                                                                                                                                                                                                                                                                                                          ; AX                       ;                       ;
; soc_system:u0|soc_system_configuration_1:configuration_1|data_out[6]~_Duplicate_39                                                                                                                                                                                                                                                                              ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_configuration_1:configuration_1|data_out[6]~_Duplicate_40                                                                                                                                                                                                                                                                                 ; Q                        ;                       ;
; soc_system:u0|soc_system_configuration_1:configuration_1|data_out[6]~_Duplicate_40                                                                                                                                                                                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Mult0~132                                                                                                                                                                                                                                                                                                                                                          ; AX                       ;                       ;
; soc_system:u0|soc_system_configuration_1:configuration_1|data_out[6]~_Duplicate_40                                                                                                                                                                                                                                                                              ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_configuration_1:configuration_1|data_out[6]~_Duplicate_41                                                                                                                                                                                                                                                                                 ; Q                        ;                       ;
; soc_system:u0|soc_system_configuration_1:configuration_1|data_out[6]~_Duplicate_41                                                                                                                                                                                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Mult0~132                                                                                                                                                                                                                                                                                                                                                          ; AX                       ;                       ;
; soc_system:u0|soc_system_configuration_1:configuration_1|data_out[6]~_Duplicate_41                                                                                                                                                                                                                                                                              ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_configuration_1:configuration_1|data_out[6]~_Duplicate_42                                                                                                                                                                                                                                                                                 ; Q                        ;                       ;
; soc_system:u0|soc_system_configuration_1:configuration_1|data_out[6]~_Duplicate_42                                                                                                                                                                                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Mult0~132                                                                                                                                                                                                                                                                                                                                                          ; AX                       ;                       ;
; soc_system:u0|soc_system_configuration_1:configuration_1|data_out[6]~_Duplicate_42                                                                                                                                                                                                                                                                              ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_configuration_1:configuration_1|data_out[6]~_Duplicate_43                                                                                                                                                                                                                                                                                 ; Q                        ;                       ;
; soc_system:u0|soc_system_configuration_1:configuration_1|data_out[6]~_Duplicate_43                                                                                                                                                                                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Mult0~132                                                                                                                                                                                                                                                                                                                                                          ; AX                       ;                       ;
; soc_system:u0|soc_system_configuration_1:configuration_1|data_out[6]~_Duplicate_43                                                                                                                                                                                                                                                                              ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_configuration_1:configuration_1|data_out[6]~_Duplicate_44                                                                                                                                                                                                                                                                                 ; Q                        ;                       ;
; soc_system:u0|soc_system_configuration_1:configuration_1|data_out[6]~_Duplicate_44                                                                                                                                                                                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Mult0~132                                                                                                                                                                                                                                                                                                                                                          ; AX                       ;                       ;
; soc_system:u0|soc_system_configuration_1:configuration_1|data_out[6]~_Duplicate_44                                                                                                                                                                                                                                                                              ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_configuration_1:configuration_1|data_out[6]~_Duplicate_45                                                                                                                                                                                                                                                                                 ; Q                        ;                       ;
; soc_system:u0|soc_system_configuration_1:configuration_1|data_out[6]~_Duplicate_45                                                                                                                                                                                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Mult0~132                                                                                                                                                                                                                                                                                                                                                          ; AX                       ;                       ;
; soc_system:u0|soc_system_configuration_1:configuration_1|data_out[6]~_Duplicate_45                                                                                                                                                                                                                                                                              ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_configuration_1:configuration_1|data_out[6]~_Duplicate_46                                                                                                                                                                                                                                                                                 ; Q                        ;                       ;
; soc_system:u0|soc_system_configuration_1:configuration_1|data_out[6]~_Duplicate_46                                                                                                                                                                                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Mult0~132                                                                                                                                                                                                                                                                                                                                                          ; AX                       ;                       ;
; soc_system:u0|soc_system_configuration_1:configuration_1|data_out[6]~_Duplicate_46                                                                                                                                                                                                                                                                              ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_configuration_1:configuration_1|data_out[6]~_Duplicate_47                                                                                                                                                                                                                                                                                 ; Q                        ;                       ;
; soc_system:u0|soc_system_configuration_1:configuration_1|data_out[6]~_Duplicate_47                                                                                                                                                                                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Mult0~132                                                                                                                                                                                                                                                                                                                                                          ; AX                       ;                       ;
; soc_system:u0|soc_system_configuration_1:configuration_1|data_out[6]~_Duplicate_47                                                                                                                                                                                                                                                                              ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_configuration_1:configuration_1|data_out[6]~_Duplicate_48                                                                                                                                                                                                                                                                                 ; Q                        ;                       ;
; soc_system:u0|soc_system_configuration_1:configuration_1|data_out[6]~_Duplicate_48                                                                                                                                                                                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Mult0~132                                                                                                                                                                                                                                                                                                                                                          ; AX                       ;                       ;
; soc_system:u0|soc_system_configuration_1:configuration_1|data_out[6]~_Duplicate_48                                                                                                                                                                                                                                                                              ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_configuration_1:configuration_1|data_out[6]~_Duplicate_49                                                                                                                                                                                                                                                                                 ; Q                        ;                       ;
; soc_system:u0|soc_system_configuration_1:configuration_1|data_out[6]~_Duplicate_49                                                                                                                                                                                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Mult0~132                                                                                                                                                                                                                                                                                                                                                          ; AX                       ;                       ;
; soc_system:u0|soc_system_configuration_1:configuration_1|data_out[6]~_Duplicate_49                                                                                                                                                                                                                                                                              ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_configuration_1:configuration_1|data_out[6]~_Duplicate_50                                                                                                                                                                                                                                                                                 ; Q                        ;                       ;
; soc_system:u0|soc_system_configuration_1:configuration_1|data_out[7]                                                                                                                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Mult2~477                                                                                                                                                                                                                                                                                                                                                          ; AY                       ;                       ;
; soc_system:u0|soc_system_configuration_1:configuration_1|data_out[7]                                                                                                                                                                                                                                                                                            ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_configuration_1:configuration_1|data_out[7]~_Duplicate_1                                                                                                                                                                                                                                                                                  ; Q                        ;                       ;
; soc_system:u0|soc_system_configuration_1:configuration_1|data_out[7]~_Duplicate_1                                                                                                                                                                                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Mult2~477                                                                                                                                                                                                                                                                                                                                                          ; AY                       ;                       ;
; soc_system:u0|soc_system_configuration_1:configuration_1|data_out[7]~_Duplicate_1                                                                                                                                                                                                                                                                               ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_configuration_1:configuration_1|data_out[7]~_Duplicate_2                                                                                                                                                                                                                                                                                  ; Q                        ;                       ;
; soc_system:u0|soc_system_configuration_1:configuration_1|data_out[7]~_Duplicate_2                                                                                                                                                                                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Mult2~477                                                                                                                                                                                                                                                                                                                                                          ; AY                       ;                       ;
; soc_system:u0|soc_system_configuration_1:configuration_1|data_out[7]~_Duplicate_2                                                                                                                                                                                                                                                                               ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_configuration_1:configuration_1|data_out[7]~_Duplicate_3                                                                                                                                                                                                                                                                                  ; Q                        ;                       ;
; soc_system:u0|soc_system_configuration_1:configuration_1|data_out[7]~_Duplicate_3                                                                                                                                                                                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Mult2~477                                                                                                                                                                                                                                                                                                                                                          ; AY                       ;                       ;
; soc_system:u0|soc_system_configuration_1:configuration_1|data_out[7]~_Duplicate_3                                                                                                                                                                                                                                                                               ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_configuration_1:configuration_1|data_out[7]~_Duplicate_4                                                                                                                                                                                                                                                                                  ; Q                        ;                       ;
; soc_system:u0|soc_system_configuration_1:configuration_1|data_out[7]~_Duplicate_4                                                                                                                                                                                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Mult2~477                                                                                                                                                                                                                                                                                                                                                          ; AY                       ;                       ;
; soc_system:u0|soc_system_configuration_1:configuration_1|data_out[7]~_Duplicate_4                                                                                                                                                                                                                                                                               ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_configuration_1:configuration_1|data_out[7]~_Duplicate_5                                                                                                                                                                                                                                                                                  ; Q                        ;                       ;
; soc_system:u0|soc_system_configuration_1:configuration_1|data_out[7]~_Duplicate_5                                                                                                                                                                                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Mult2~477                                                                                                                                                                                                                                                                                                                                                          ; AY                       ;                       ;
; soc_system:u0|soc_system_configuration_1:configuration_1|data_out[7]~_Duplicate_5                                                                                                                                                                                                                                                                               ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_configuration_1:configuration_1|data_out[7]~_Duplicate_6                                                                                                                                                                                                                                                                                  ; Q                        ;                       ;
; soc_system:u0|soc_system_configuration_1:configuration_1|data_out[7]~_Duplicate_6                                                                                                                                                                                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Mult2~477                                                                                                                                                                                                                                                                                                                                                          ; AY                       ;                       ;
; soc_system:u0|soc_system_configuration_1:configuration_1|data_out[7]~_Duplicate_6                                                                                                                                                                                                                                                                               ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_configuration_1:configuration_1|data_out[7]~_Duplicate_7                                                                                                                                                                                                                                                                                  ; Q                        ;                       ;
; soc_system:u0|soc_system_configuration_1:configuration_1|data_out[7]~_Duplicate_7                                                                                                                                                                                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Mult2~477                                                                                                                                                                                                                                                                                                                                                          ; AY                       ;                       ;
; soc_system:u0|soc_system_configuration_1:configuration_1|data_out[7]~_Duplicate_7                                                                                                                                                                                                                                                                               ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_configuration_1:configuration_1|data_out[7]~_Duplicate_8                                                                                                                                                                                                                                                                                  ; Q                        ;                       ;
; soc_system:u0|soc_system_configuration_1:configuration_1|data_out[7]~_Duplicate_8                                                                                                                                                                                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Mult2~477                                                                                                                                                                                                                                                                                                                                                          ; AY                       ;                       ;
; soc_system:u0|soc_system_configuration_1:configuration_1|data_out[7]~_Duplicate_8                                                                                                                                                                                                                                                                               ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_configuration_1:configuration_1|data_out[7]~_Duplicate_9                                                                                                                                                                                                                                                                                  ; Q                        ;                       ;
; soc_system:u0|soc_system_configuration_1:configuration_1|data_out[7]~_Duplicate_9                                                                                                                                                                                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Mult2~477                                                                                                                                                                                                                                                                                                                                                          ; AY                       ;                       ;
; soc_system:u0|soc_system_configuration_1:configuration_1|data_out[7]~_Duplicate_9                                                                                                                                                                                                                                                                               ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_configuration_1:configuration_1|data_out[7]~_Duplicate_10                                                                                                                                                                                                                                                                                 ; Q                        ;                       ;
; soc_system:u0|soc_system_configuration_1:configuration_1|data_out[7]~_Duplicate_10                                                                                                                                                                                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Mult2~477                                                                                                                                                                                                                                                                                                                                                          ; AY                       ;                       ;
; soc_system:u0|soc_system_configuration_1:configuration_1|data_out[7]~_Duplicate_10                                                                                                                                                                                                                                                                              ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_configuration_1:configuration_1|data_out[7]~_Duplicate_11                                                                                                                                                                                                                                                                                 ; Q                        ;                       ;
; soc_system:u0|soc_system_configuration_1:configuration_1|data_out[7]~_Duplicate_11                                                                                                                                                                                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Mult2~477                                                                                                                                                                                                                                                                                                                                                          ; AY                       ;                       ;
; soc_system:u0|soc_system_configuration_1:configuration_1|data_out[7]~_Duplicate_11                                                                                                                                                                                                                                                                              ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_configuration_1:configuration_1|data_out[7]~_Duplicate_12                                                                                                                                                                                                                                                                                 ; Q                        ;                       ;
; soc_system:u0|soc_system_configuration_1:configuration_1|data_out[7]~_Duplicate_12                                                                                                                                                                                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Mult2~477                                                                                                                                                                                                                                                                                                                                                          ; AY                       ;                       ;
; soc_system:u0|soc_system_configuration_1:configuration_1|data_out[7]~_Duplicate_12                                                                                                                                                                                                                                                                              ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_configuration_1:configuration_1|data_out[7]~_Duplicate_13                                                                                                                                                                                                                                                                                 ; Q                        ;                       ;
; soc_system:u0|soc_system_configuration_1:configuration_1|data_out[7]~_Duplicate_13                                                                                                                                                                                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Mult2~477                                                                                                                                                                                                                                                                                                                                                          ; AY                       ;                       ;
; soc_system:u0|soc_system_configuration_1:configuration_1|data_out[7]~_Duplicate_13                                                                                                                                                                                                                                                                              ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_configuration_1:configuration_1|data_out[7]~_Duplicate_14                                                                                                                                                                                                                                                                                 ; Q                        ;                       ;
; soc_system:u0|soc_system_configuration_1:configuration_1|data_out[7]~_Duplicate_14                                                                                                                                                                                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Mult2~477                                                                                                                                                                                                                                                                                                                                                          ; AY                       ;                       ;
; soc_system:u0|soc_system_configuration_1:configuration_1|data_out[7]~_Duplicate_14                                                                                                                                                                                                                                                                              ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_configuration_1:configuration_1|data_out[7]~_Duplicate_15                                                                                                                                                                                                                                                                                 ; Q                        ;                       ;
; soc_system:u0|soc_system_configuration_1:configuration_1|data_out[7]~_Duplicate_15                                                                                                                                                                                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Mult2~477                                                                                                                                                                                                                                                                                                                                                          ; AY                       ;                       ;
; soc_system:u0|soc_system_configuration_1:configuration_1|data_out[7]~_Duplicate_15                                                                                                                                                                                                                                                                              ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_configuration_1:configuration_1|data_out[7]~_Duplicate_16                                                                                                                                                                                                                                                                                 ; Q                        ;                       ;
; soc_system:u0|soc_system_configuration_1:configuration_1|data_out[7]~_Duplicate_16                                                                                                                                                                                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Mult2~477                                                                                                                                                                                                                                                                                                                                                          ; AY                       ;                       ;
; soc_system:u0|soc_system_configuration_1:configuration_1|data_out[7]~_Duplicate_16                                                                                                                                                                                                                                                                              ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_configuration_1:configuration_1|data_out[7]~_Duplicate_17                                                                                                                                                                                                                                                                                 ; Q                        ;                       ;
; soc_system:u0|soc_system_configuration_1:configuration_1|data_out[7]~_Duplicate_17                                                                                                                                                                                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Mult2~477                                                                                                                                                                                                                                                                                                                                                          ; AY                       ;                       ;
; soc_system:u0|soc_system_configuration_1:configuration_1|data_out[7]~_Duplicate_17                                                                                                                                                                                                                                                                              ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_configuration_1:configuration_1|data_out[7]~_Duplicate_18                                                                                                                                                                                                                                                                                 ; Q                        ;                       ;
; soc_system:u0|soc_system_configuration_1:configuration_1|data_out[7]~_Duplicate_18                                                                                                                                                                                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Mult2~136                                                                                                                                                                                                                                                                                                                                                          ; BY                       ;                       ;
; soc_system:u0|soc_system_configuration_1:configuration_1|data_out[7]~_Duplicate_18                                                                                                                                                                                                                                                                              ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_configuration_1:configuration_1|data_out[7]~_Duplicate_19                                                                                                                                                                                                                                                                                 ; Q                        ;                       ;
; soc_system:u0|soc_system_configuration_1:configuration_1|data_out[7]~_Duplicate_19                                                                                                                                                                                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Mult2~136                                                                                                                                                                                                                                                                                                                                                          ; BY                       ;                       ;
; soc_system:u0|soc_system_configuration_1:configuration_1|data_out[7]~_Duplicate_19                                                                                                                                                                                                                                                                              ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_configuration_1:configuration_1|data_out[7]~_Duplicate_20                                                                                                                                                                                                                                                                                 ; Q                        ;                       ;
; soc_system:u0|soc_system_configuration_1:configuration_1|data_out[7]~_Duplicate_20                                                                                                                                                                                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Mult2~136                                                                                                                                                                                                                                                                                                                                                          ; BY                       ;                       ;
; soc_system:u0|soc_system_configuration_1:configuration_1|data_out[7]~_Duplicate_20                                                                                                                                                                                                                                                                              ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_configuration_1:configuration_1|data_out[7]~_Duplicate_21                                                                                                                                                                                                                                                                                 ; Q                        ;                       ;
; soc_system:u0|soc_system_configuration_1:configuration_1|data_out[7]~_Duplicate_21                                                                                                                                                                                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Mult2~136                                                                                                                                                                                                                                                                                                                                                          ; BY                       ;                       ;
; soc_system:u0|soc_system_configuration_1:configuration_1|data_out[7]~_Duplicate_21                                                                                                                                                                                                                                                                              ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_configuration_1:configuration_1|data_out[7]~_Duplicate_22                                                                                                                                                                                                                                                                                 ; Q                        ;                       ;
; soc_system:u0|soc_system_configuration_1:configuration_1|data_out[7]~_Duplicate_22                                                                                                                                                                                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Mult2~136                                                                                                                                                                                                                                                                                                                                                          ; BY                       ;                       ;
; soc_system:u0|soc_system_configuration_1:configuration_1|data_out[7]~_Duplicate_22                                                                                                                                                                                                                                                                              ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_configuration_1:configuration_1|data_out[7]~_Duplicate_23                                                                                                                                                                                                                                                                                 ; Q                        ;                       ;
; soc_system:u0|soc_system_configuration_1:configuration_1|data_out[7]~_Duplicate_23                                                                                                                                                                                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Mult2~136                                                                                                                                                                                                                                                                                                                                                          ; BY                       ;                       ;
; soc_system:u0|soc_system_configuration_1:configuration_1|data_out[7]~_Duplicate_23                                                                                                                                                                                                                                                                              ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_configuration_1:configuration_1|data_out[7]~_Duplicate_24                                                                                                                                                                                                                                                                                 ; Q                        ;                       ;
; soc_system:u0|soc_system_configuration_1:configuration_1|data_out[7]~_Duplicate_24                                                                                                                                                                                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Mult2~136                                                                                                                                                                                                                                                                                                                                                          ; BY                       ;                       ;
; soc_system:u0|soc_system_configuration_1:configuration_1|data_out[7]~_Duplicate_24                                                                                                                                                                                                                                                                              ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_configuration_1:configuration_1|data_out[7]~_Duplicate_25                                                                                                                                                                                                                                                                                 ; Q                        ;                       ;
; soc_system:u0|soc_system_configuration_1:configuration_1|data_out[7]~_Duplicate_25                                                                                                                                                                                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Mult2~136                                                                                                                                                                                                                                                                                                                                                          ; BY                       ;                       ;
; soc_system:u0|soc_system_configuration_1:configuration_1|data_out[7]~_Duplicate_25                                                                                                                                                                                                                                                                              ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_configuration_1:configuration_1|data_out[7]~_Duplicate_26                                                                                                                                                                                                                                                                                 ; Q                        ;                       ;
; soc_system:u0|soc_system_configuration_1:configuration_1|data_out[7]~_Duplicate_26                                                                                                                                                                                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Mult2~136                                                                                                                                                                                                                                                                                                                                                          ; BY                       ;                       ;
; soc_system:u0|soc_system_configuration_1:configuration_1|data_out[7]~_Duplicate_26                                                                                                                                                                                                                                                                              ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_configuration_1:configuration_1|data_out[7]~_Duplicate_27                                                                                                                                                                                                                                                                                 ; Q                        ;                       ;
; soc_system:u0|soc_system_configuration_1:configuration_1|data_out[7]~_Duplicate_27                                                                                                                                                                                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Mult2~136                                                                                                                                                                                                                                                                                                                                                          ; BY                       ;                       ;
; soc_system:u0|soc_system_configuration_1:configuration_1|data_out[7]~_Duplicate_27                                                                                                                                                                                                                                                                              ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_configuration_1:configuration_1|data_out[7]~_Duplicate_28                                                                                                                                                                                                                                                                                 ; Q                        ;                       ;
; soc_system:u0|soc_system_configuration_1:configuration_1|data_out[7]~_Duplicate_28                                                                                                                                                                                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Mult2~136                                                                                                                                                                                                                                                                                                                                                          ; BY                       ;                       ;
; soc_system:u0|soc_system_configuration_1:configuration_1|data_out[7]~_Duplicate_28                                                                                                                                                                                                                                                                              ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_configuration_1:configuration_1|data_out[7]~_Duplicate_29                                                                                                                                                                                                                                                                                 ; Q                        ;                       ;
; soc_system:u0|soc_system_configuration_1:configuration_1|data_out[7]~_Duplicate_29                                                                                                                                                                                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Mult2~136                                                                                                                                                                                                                                                                                                                                                          ; BY                       ;                       ;
; soc_system:u0|soc_system_configuration_1:configuration_1|data_out[7]~_Duplicate_29                                                                                                                                                                                                                                                                              ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_configuration_1:configuration_1|data_out[7]~_Duplicate_30                                                                                                                                                                                                                                                                                 ; Q                        ;                       ;
; soc_system:u0|soc_system_configuration_1:configuration_1|data_out[7]~_Duplicate_30                                                                                                                                                                                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Mult2~136                                                                                                                                                                                                                                                                                                                                                          ; BY                       ;                       ;
; soc_system:u0|soc_system_configuration_1:configuration_1|data_out[7]~_Duplicate_30                                                                                                                                                                                                                                                                              ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_configuration_1:configuration_1|data_out[7]~_Duplicate_31                                                                                                                                                                                                                                                                                 ; Q                        ;                       ;
; soc_system:u0|soc_system_configuration_1:configuration_1|data_out[7]~_Duplicate_31                                                                                                                                                                                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Mult2~136                                                                                                                                                                                                                                                                                                                                                          ; BY                       ;                       ;
; soc_system:u0|soc_system_configuration_1:configuration_1|data_out[7]~_Duplicate_31                                                                                                                                                                                                                                                                              ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_configuration_1:configuration_1|data_out[7]~_Duplicate_32                                                                                                                                                                                                                                                                                 ; Q                        ;                       ;
; soc_system:u0|soc_system_configuration_1:configuration_1|data_out[7]~_Duplicate_32                                                                                                                                                                                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Mult2~136                                                                                                                                                                                                                                                                                                                                                          ; BY                       ;                       ;
; soc_system:u0|soc_system_configuration_1:configuration_1|data_out[7]~_Duplicate_32                                                                                                                                                                                                                                                                              ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_configuration_1:configuration_1|data_out[7]~_Duplicate_33                                                                                                                                                                                                                                                                                 ; Q                        ;                       ;
; soc_system:u0|soc_system_configuration_1:configuration_1|data_out[7]~_Duplicate_33                                                                                                                                                                                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Mult2~136                                                                                                                                                                                                                                                                                                                                                          ; BY                       ;                       ;
; soc_system:u0|soc_system_configuration_1:configuration_1|data_out[7]~_Duplicate_33                                                                                                                                                                                                                                                                              ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_configuration_1:configuration_1|data_out[7]~_Duplicate_34                                                                                                                                                                                                                                                                                 ; Q                        ;                       ;
; soc_system:u0|soc_system_configuration_1:configuration_1|data_out[7]~_Duplicate_34                                                                                                                                                                                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Mult2~136                                                                                                                                                                                                                                                                                                                                                          ; BY                       ;                       ;
; soc_system:u0|soc_system_configuration_1:configuration_1|data_out[7]~_Duplicate_34                                                                                                                                                                                                                                                                              ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_configuration_1:configuration_1|data_out[7]~_Duplicate_35                                                                                                                                                                                                                                                                                 ; Q                        ;                       ;
; soc_system:u0|soc_system_configuration_1:configuration_1|data_out[7]~_Duplicate_35                                                                                                                                                                                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Mult2~136                                                                                                                                                                                                                                                                                                                                                          ; BY                       ;                       ;
; soc_system:u0|soc_system_configuration_1:configuration_1|data_out[7]~_Duplicate_35                                                                                                                                                                                                                                                                              ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_configuration_1:configuration_1|data_out[7]~_Duplicate_36                                                                                                                                                                                                                                                                                 ; Q                        ;                       ;
; soc_system:u0|soc_system_configuration_1:configuration_1|data_out[7]~_Duplicate_36                                                                                                                                                                                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Mult2~136                                                                                                                                                                                                                                                                                                                                                          ; AX                       ;                       ;
; soc_system:u0|soc_system_configuration_1:configuration_1|data_out[7]~_Duplicate_36                                                                                                                                                                                                                                                                              ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_configuration_1:configuration_1|data_out[7]~_Duplicate_37                                                                                                                                                                                                                                                                                 ; Q                        ;                       ;
; soc_system:u0|soc_system_configuration_1:configuration_1|data_out[7]~_Duplicate_37                                                                                                                                                                                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Mult2~136                                                                                                                                                                                                                                                                                                                                                          ; AX                       ;                       ;
; soc_system:u0|soc_system_configuration_1:configuration_1|data_out[7]~_Duplicate_37                                                                                                                                                                                                                                                                              ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_configuration_1:configuration_1|data_out[7]~_Duplicate_38                                                                                                                                                                                                                                                                                 ; Q                        ;                       ;
; soc_system:u0|soc_system_configuration_1:configuration_1|data_out[7]~_Duplicate_38                                                                                                                                                                                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Mult2~136                                                                                                                                                                                                                                                                                                                                                          ; AX                       ;                       ;
; soc_system:u0|soc_system_configuration_1:configuration_1|data_out[7]~_Duplicate_38                                                                                                                                                                                                                                                                              ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_configuration_1:configuration_1|data_out[7]~_Duplicate_39                                                                                                                                                                                                                                                                                 ; Q                        ;                       ;
; soc_system:u0|soc_system_configuration_1:configuration_1|data_out[7]~_Duplicate_39                                                                                                                                                                                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Mult2~136                                                                                                                                                                                                                                                                                                                                                          ; AX                       ;                       ;
; soc_system:u0|soc_system_configuration_1:configuration_1|data_out[7]~_Duplicate_39                                                                                                                                                                                                                                                                              ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_configuration_1:configuration_1|data_out[7]~_Duplicate_40                                                                                                                                                                                                                                                                                 ; Q                        ;                       ;
; soc_system:u0|soc_system_configuration_1:configuration_1|data_out[7]~_Duplicate_40                                                                                                                                                                                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Mult2~136                                                                                                                                                                                                                                                                                                                                                          ; AX                       ;                       ;
; soc_system:u0|soc_system_configuration_1:configuration_1|data_out[7]~_Duplicate_40                                                                                                                                                                                                                                                                              ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_configuration_1:configuration_1|data_out[7]~_Duplicate_41                                                                                                                                                                                                                                                                                 ; Q                        ;                       ;
; soc_system:u0|soc_system_configuration_1:configuration_1|data_out[7]~_Duplicate_41                                                                                                                                                                                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Mult2~136                                                                                                                                                                                                                                                                                                                                                          ; AX                       ;                       ;
; soc_system:u0|soc_system_configuration_1:configuration_1|data_out[7]~_Duplicate_41                                                                                                                                                                                                                                                                              ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_configuration_1:configuration_1|data_out[7]~_Duplicate_42                                                                                                                                                                                                                                                                                 ; Q                        ;                       ;
; soc_system:u0|soc_system_configuration_1:configuration_1|data_out[7]~_Duplicate_42                                                                                                                                                                                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Mult2~136                                                                                                                                                                                                                                                                                                                                                          ; AX                       ;                       ;
; soc_system:u0|soc_system_configuration_1:configuration_1|data_out[7]~_Duplicate_42                                                                                                                                                                                                                                                                              ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_configuration_1:configuration_1|data_out[7]~_Duplicate_43                                                                                                                                                                                                                                                                                 ; Q                        ;                       ;
; soc_system:u0|soc_system_configuration_1:configuration_1|data_out[7]~_Duplicate_43                                                                                                                                                                                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Mult2~136                                                                                                                                                                                                                                                                                                                                                          ; AX                       ;                       ;
; soc_system:u0|soc_system_configuration_1:configuration_1|data_out[7]~_Duplicate_43                                                                                                                                                                                                                                                                              ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_configuration_1:configuration_1|data_out[7]~_Duplicate_44                                                                                                                                                                                                                                                                                 ; Q                        ;                       ;
; soc_system:u0|soc_system_configuration_1:configuration_1|data_out[7]~_Duplicate_44                                                                                                                                                                                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Mult2~136                                                                                                                                                                                                                                                                                                                                                          ; AX                       ;                       ;
; soc_system:u0|soc_system_configuration_1:configuration_1|data_out[7]~_Duplicate_44                                                                                                                                                                                                                                                                              ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_configuration_1:configuration_1|data_out[7]~_Duplicate_45                                                                                                                                                                                                                                                                                 ; Q                        ;                       ;
; soc_system:u0|soc_system_configuration_1:configuration_1|data_out[7]~_Duplicate_45                                                                                                                                                                                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Mult2~136                                                                                                                                                                                                                                                                                                                                                          ; AX                       ;                       ;
; soc_system:u0|soc_system_configuration_1:configuration_1|data_out[7]~_Duplicate_45                                                                                                                                                                                                                                                                              ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_configuration_1:configuration_1|data_out[7]~_Duplicate_46                                                                                                                                                                                                                                                                                 ; Q                        ;                       ;
; soc_system:u0|soc_system_configuration_1:configuration_1|data_out[7]~_Duplicate_46                                                                                                                                                                                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Mult2~136                                                                                                                                                                                                                                                                                                                                                          ; AX                       ;                       ;
; soc_system:u0|soc_system_configuration_1:configuration_1|data_out[7]~_Duplicate_46                                                                                                                                                                                                                                                                              ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_configuration_1:configuration_1|data_out[7]~_Duplicate_47                                                                                                                                                                                                                                                                                 ; Q                        ;                       ;
; soc_system:u0|soc_system_configuration_1:configuration_1|data_out[7]~_Duplicate_47                                                                                                                                                                                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Mult2~136                                                                                                                                                                                                                                                                                                                                                          ; AX                       ;                       ;
; soc_system:u0|soc_system_configuration_1:configuration_1|data_out[7]~_Duplicate_47                                                                                                                                                                                                                                                                              ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_configuration_1:configuration_1|data_out[7]~_Duplicate_48                                                                                                                                                                                                                                                                                 ; Q                        ;                       ;
; soc_system:u0|soc_system_configuration_1:configuration_1|data_out[7]~_Duplicate_48                                                                                                                                                                                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Mult2~136                                                                                                                                                                                                                                                                                                                                                          ; AX                       ;                       ;
; soc_system:u0|soc_system_configuration_1:configuration_1|data_out[7]~_Duplicate_48                                                                                                                                                                                                                                                                              ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_configuration_1:configuration_1|data_out[7]~_Duplicate_49                                                                                                                                                                                                                                                                                 ; Q                        ;                       ;
; soc_system:u0|soc_system_configuration_1:configuration_1|data_out[7]~_Duplicate_49                                                                                                                                                                                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Mult2~136                                                                                                                                                                                                                                                                                                                                                          ; AX                       ;                       ;
; soc_system:u0|soc_system_configuration_1:configuration_1|data_out[7]~_Duplicate_49                                                                                                                                                                                                                                                                              ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_configuration_1:configuration_1|data_out[7]~_Duplicate_50                                                                                                                                                                                                                                                                                 ; Q                        ;                       ;
; soc_system:u0|soc_system_configuration_1:configuration_1|data_out[8]                                                                                                                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Mult4~477                                                                                                                                                                                                                                                                                                                                                          ; AY                       ;                       ;
; soc_system:u0|soc_system_configuration_1:configuration_1|data_out[8]                                                                                                                                                                                                                                                                                            ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_configuration_1:configuration_1|data_out[8]~_Duplicate_1                                                                                                                                                                                                                                                                                  ; Q                        ;                       ;
; soc_system:u0|soc_system_configuration_1:configuration_1|data_out[8]~_Duplicate_1                                                                                                                                                                                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Mult4~477                                                                                                                                                                                                                                                                                                                                                          ; AY                       ;                       ;
; soc_system:u0|soc_system_configuration_1:configuration_1|data_out[8]~_Duplicate_1                                                                                                                                                                                                                                                                               ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_configuration_1:configuration_1|data_out[8]~_Duplicate_2                                                                                                                                                                                                                                                                                  ; Q                        ;                       ;
; soc_system:u0|soc_system_configuration_1:configuration_1|data_out[8]~_Duplicate_2                                                                                                                                                                                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Mult4~477                                                                                                                                                                                                                                                                                                                                                          ; AY                       ;                       ;
; soc_system:u0|soc_system_configuration_1:configuration_1|data_out[8]~_Duplicate_2                                                                                                                                                                                                                                                                               ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_configuration_1:configuration_1|data_out[8]~_Duplicate_3                                                                                                                                                                                                                                                                                  ; Q                        ;                       ;
; soc_system:u0|soc_system_configuration_1:configuration_1|data_out[8]~_Duplicate_3                                                                                                                                                                                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Mult4~477                                                                                                                                                                                                                                                                                                                                                          ; AY                       ;                       ;
; soc_system:u0|soc_system_configuration_1:configuration_1|data_out[8]~_Duplicate_3                                                                                                                                                                                                                                                                               ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_configuration_1:configuration_1|data_out[8]~_Duplicate_4                                                                                                                                                                                                                                                                                  ; Q                        ;                       ;
; soc_system:u0|soc_system_configuration_1:configuration_1|data_out[8]~_Duplicate_4                                                                                                                                                                                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Mult4~477                                                                                                                                                                                                                                                                                                                                                          ; AY                       ;                       ;
; soc_system:u0|soc_system_configuration_1:configuration_1|data_out[8]~_Duplicate_4                                                                                                                                                                                                                                                                               ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_configuration_1:configuration_1|data_out[8]~_Duplicate_5                                                                                                                                                                                                                                                                                  ; Q                        ;                       ;
; soc_system:u0|soc_system_configuration_1:configuration_1|data_out[8]~_Duplicate_5                                                                                                                                                                                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Mult4~477                                                                                                                                                                                                                                                                                                                                                          ; AY                       ;                       ;
; soc_system:u0|soc_system_configuration_1:configuration_1|data_out[8]~_Duplicate_5                                                                                                                                                                                                                                                                               ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_configuration_1:configuration_1|data_out[8]~_Duplicate_6                                                                                                                                                                                                                                                                                  ; Q                        ;                       ;
; soc_system:u0|soc_system_configuration_1:configuration_1|data_out[8]~_Duplicate_6                                                                                                                                                                                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Mult4~477                                                                                                                                                                                                                                                                                                                                                          ; AY                       ;                       ;
; soc_system:u0|soc_system_configuration_1:configuration_1|data_out[8]~_Duplicate_6                                                                                                                                                                                                                                                                               ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_configuration_1:configuration_1|data_out[8]~_Duplicate_7                                                                                                                                                                                                                                                                                  ; Q                        ;                       ;
; soc_system:u0|soc_system_configuration_1:configuration_1|data_out[8]~_Duplicate_7                                                                                                                                                                                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Mult4~477                                                                                                                                                                                                                                                                                                                                                          ; AY                       ;                       ;
; soc_system:u0|soc_system_configuration_1:configuration_1|data_out[8]~_Duplicate_7                                                                                                                                                                                                                                                                               ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_configuration_1:configuration_1|data_out[8]~_Duplicate_8                                                                                                                                                                                                                                                                                  ; Q                        ;                       ;
; soc_system:u0|soc_system_configuration_1:configuration_1|data_out[8]~_Duplicate_8                                                                                                                                                                                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Mult4~477                                                                                                                                                                                                                                                                                                                                                          ; AY                       ;                       ;
; soc_system:u0|soc_system_configuration_1:configuration_1|data_out[8]~_Duplicate_8                                                                                                                                                                                                                                                                               ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_configuration_1:configuration_1|data_out[8]~_Duplicate_9                                                                                                                                                                                                                                                                                  ; Q                        ;                       ;
; soc_system:u0|soc_system_configuration_1:configuration_1|data_out[8]~_Duplicate_9                                                                                                                                                                                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Mult4~477                                                                                                                                                                                                                                                                                                                                                          ; AY                       ;                       ;
; soc_system:u0|soc_system_configuration_1:configuration_1|data_out[8]~_Duplicate_9                                                                                                                                                                                                                                                                               ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_configuration_1:configuration_1|data_out[8]~_Duplicate_10                                                                                                                                                                                                                                                                                 ; Q                        ;                       ;
; soc_system:u0|soc_system_configuration_1:configuration_1|data_out[8]~_Duplicate_10                                                                                                                                                                                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Mult4~477                                                                                                                                                                                                                                                                                                                                                          ; AY                       ;                       ;
; soc_system:u0|soc_system_configuration_1:configuration_1|data_out[8]~_Duplicate_10                                                                                                                                                                                                                                                                              ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_configuration_1:configuration_1|data_out[8]~_Duplicate_11                                                                                                                                                                                                                                                                                 ; Q                        ;                       ;
; soc_system:u0|soc_system_configuration_1:configuration_1|data_out[8]~_Duplicate_11                                                                                                                                                                                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Mult4~477                                                                                                                                                                                                                                                                                                                                                          ; AY                       ;                       ;
; soc_system:u0|soc_system_configuration_1:configuration_1|data_out[8]~_Duplicate_11                                                                                                                                                                                                                                                                              ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_configuration_1:configuration_1|data_out[8]~_Duplicate_12                                                                                                                                                                                                                                                                                 ; Q                        ;                       ;
; soc_system:u0|soc_system_configuration_1:configuration_1|data_out[8]~_Duplicate_12                                                                                                                                                                                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Mult4~477                                                                                                                                                                                                                                                                                                                                                          ; AY                       ;                       ;
; soc_system:u0|soc_system_configuration_1:configuration_1|data_out[8]~_Duplicate_12                                                                                                                                                                                                                                                                              ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_configuration_1:configuration_1|data_out[8]~_Duplicate_13                                                                                                                                                                                                                                                                                 ; Q                        ;                       ;
; soc_system:u0|soc_system_configuration_1:configuration_1|data_out[8]~_Duplicate_13                                                                                                                                                                                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Mult4~477                                                                                                                                                                                                                                                                                                                                                          ; AY                       ;                       ;
; soc_system:u0|soc_system_configuration_1:configuration_1|data_out[8]~_Duplicate_13                                                                                                                                                                                                                                                                              ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_configuration_1:configuration_1|data_out[8]~_Duplicate_14                                                                                                                                                                                                                                                                                 ; Q                        ;                       ;
; soc_system:u0|soc_system_configuration_1:configuration_1|data_out[8]~_Duplicate_14                                                                                                                                                                                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Mult4~477                                                                                                                                                                                                                                                                                                                                                          ; AY                       ;                       ;
; soc_system:u0|soc_system_configuration_1:configuration_1|data_out[8]~_Duplicate_14                                                                                                                                                                                                                                                                              ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_configuration_1:configuration_1|data_out[8]~_Duplicate_15                                                                                                                                                                                                                                                                                 ; Q                        ;                       ;
; soc_system:u0|soc_system_configuration_1:configuration_1|data_out[8]~_Duplicate_15                                                                                                                                                                                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Mult4~477                                                                                                                                                                                                                                                                                                                                                          ; AY                       ;                       ;
; soc_system:u0|soc_system_configuration_1:configuration_1|data_out[8]~_Duplicate_15                                                                                                                                                                                                                                                                              ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_configuration_1:configuration_1|data_out[8]~_Duplicate_16                                                                                                                                                                                                                                                                                 ; Q                        ;                       ;
; soc_system:u0|soc_system_configuration_1:configuration_1|data_out[8]~_Duplicate_16                                                                                                                                                                                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Mult4~477                                                                                                                                                                                                                                                                                                                                                          ; AY                       ;                       ;
; soc_system:u0|soc_system_configuration_1:configuration_1|data_out[8]~_Duplicate_16                                                                                                                                                                                                                                                                              ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_configuration_1:configuration_1|data_out[8]~_Duplicate_17                                                                                                                                                                                                                                                                                 ; Q                        ;                       ;
; soc_system:u0|soc_system_configuration_1:configuration_1|data_out[8]~_Duplicate_17                                                                                                                                                                                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Mult4~477                                                                                                                                                                                                                                                                                                                                                          ; AY                       ;                       ;
; soc_system:u0|soc_system_configuration_1:configuration_1|data_out[8]~_Duplicate_17                                                                                                                                                                                                                                                                              ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_configuration_1:configuration_1|data_out[8]~_Duplicate_18                                                                                                                                                                                                                                                                                 ; Q                        ;                       ;
; soc_system:u0|soc_system_configuration_1:configuration_1|data_out[8]~_Duplicate_18                                                                                                                                                                                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Mult4~136                                                                                                                                                                                                                                                                                                                                                          ; BY                       ;                       ;
; soc_system:u0|soc_system_configuration_1:configuration_1|data_out[8]~_Duplicate_18                                                                                                                                                                                                                                                                              ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_configuration_1:configuration_1|data_out[8]~_Duplicate_19                                                                                                                                                                                                                                                                                 ; Q                        ;                       ;
; soc_system:u0|soc_system_configuration_1:configuration_1|data_out[8]~_Duplicate_19                                                                                                                                                                                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Mult4~136                                                                                                                                                                                                                                                                                                                                                          ; BY                       ;                       ;
; soc_system:u0|soc_system_configuration_1:configuration_1|data_out[8]~_Duplicate_19                                                                                                                                                                                                                                                                              ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_configuration_1:configuration_1|data_out[8]~_Duplicate_20                                                                                                                                                                                                                                                                                 ; Q                        ;                       ;
; soc_system:u0|soc_system_configuration_1:configuration_1|data_out[8]~_Duplicate_20                                                                                                                                                                                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Mult4~136                                                                                                                                                                                                                                                                                                                                                          ; BY                       ;                       ;
; soc_system:u0|soc_system_configuration_1:configuration_1|data_out[8]~_Duplicate_20                                                                                                                                                                                                                                                                              ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_configuration_1:configuration_1|data_out[8]~_Duplicate_21                                                                                                                                                                                                                                                                                 ; Q                        ;                       ;
; soc_system:u0|soc_system_configuration_1:configuration_1|data_out[8]~_Duplicate_21                                                                                                                                                                                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Mult4~136                                                                                                                                                                                                                                                                                                                                                          ; BY                       ;                       ;
; soc_system:u0|soc_system_configuration_1:configuration_1|data_out[8]~_Duplicate_21                                                                                                                                                                                                                                                                              ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_configuration_1:configuration_1|data_out[8]~_Duplicate_22                                                                                                                                                                                                                                                                                 ; Q                        ;                       ;
; soc_system:u0|soc_system_configuration_1:configuration_1|data_out[8]~_Duplicate_22                                                                                                                                                                                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Mult4~136                                                                                                                                                                                                                                                                                                                                                          ; BY                       ;                       ;
; soc_system:u0|soc_system_configuration_1:configuration_1|data_out[8]~_Duplicate_22                                                                                                                                                                                                                                                                              ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_configuration_1:configuration_1|data_out[8]~_Duplicate_23                                                                                                                                                                                                                                                                                 ; Q                        ;                       ;
; soc_system:u0|soc_system_configuration_1:configuration_1|data_out[8]~_Duplicate_23                                                                                                                                                                                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Mult4~136                                                                                                                                                                                                                                                                                                                                                          ; BY                       ;                       ;
; soc_system:u0|soc_system_configuration_1:configuration_1|data_out[8]~_Duplicate_23                                                                                                                                                                                                                                                                              ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_configuration_1:configuration_1|data_out[8]~_Duplicate_24                                                                                                                                                                                                                                                                                 ; Q                        ;                       ;
; soc_system:u0|soc_system_configuration_1:configuration_1|data_out[8]~_Duplicate_24                                                                                                                                                                                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Mult4~136                                                                                                                                                                                                                                                                                                                                                          ; BY                       ;                       ;
; soc_system:u0|soc_system_configuration_1:configuration_1|data_out[8]~_Duplicate_24                                                                                                                                                                                                                                                                              ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_configuration_1:configuration_1|data_out[8]~_Duplicate_25                                                                                                                                                                                                                                                                                 ; Q                        ;                       ;
; soc_system:u0|soc_system_configuration_1:configuration_1|data_out[8]~_Duplicate_25                                                                                                                                                                                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Mult4~136                                                                                                                                                                                                                                                                                                                                                          ; BY                       ;                       ;
; soc_system:u0|soc_system_configuration_1:configuration_1|data_out[8]~_Duplicate_25                                                                                                                                                                                                                                                                              ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_configuration_1:configuration_1|data_out[8]~_Duplicate_26                                                                                                                                                                                                                                                                                 ; Q                        ;                       ;
; soc_system:u0|soc_system_configuration_1:configuration_1|data_out[8]~_Duplicate_26                                                                                                                                                                                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Mult4~136                                                                                                                                                                                                                                                                                                                                                          ; BY                       ;                       ;
; soc_system:u0|soc_system_configuration_1:configuration_1|data_out[8]~_Duplicate_26                                                                                                                                                                                                                                                                              ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_configuration_1:configuration_1|data_out[8]~_Duplicate_27                                                                                                                                                                                                                                                                                 ; Q                        ;                       ;
; soc_system:u0|soc_system_configuration_1:configuration_1|data_out[8]~_Duplicate_27                                                                                                                                                                                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Mult4~136                                                                                                                                                                                                                                                                                                                                                          ; BY                       ;                       ;
; soc_system:u0|soc_system_configuration_1:configuration_1|data_out[8]~_Duplicate_27                                                                                                                                                                                                                                                                              ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_configuration_1:configuration_1|data_out[8]~_Duplicate_28                                                                                                                                                                                                                                                                                 ; Q                        ;                       ;
; soc_system:u0|soc_system_configuration_1:configuration_1|data_out[8]~_Duplicate_28                                                                                                                                                                                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Mult4~136                                                                                                                                                                                                                                                                                                                                                          ; BY                       ;                       ;
; soc_system:u0|soc_system_configuration_1:configuration_1|data_out[8]~_Duplicate_28                                                                                                                                                                                                                                                                              ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_configuration_1:configuration_1|data_out[8]~_Duplicate_29                                                                                                                                                                                                                                                                                 ; Q                        ;                       ;
; soc_system:u0|soc_system_configuration_1:configuration_1|data_out[8]~_Duplicate_29                                                                                                                                                                                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Mult4~136                                                                                                                                                                                                                                                                                                                                                          ; BY                       ;                       ;
; soc_system:u0|soc_system_configuration_1:configuration_1|data_out[8]~_Duplicate_29                                                                                                                                                                                                                                                                              ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_configuration_1:configuration_1|data_out[8]~_Duplicate_30                                                                                                                                                                                                                                                                                 ; Q                        ;                       ;
; soc_system:u0|soc_system_configuration_1:configuration_1|data_out[8]~_Duplicate_30                                                                                                                                                                                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Mult4~136                                                                                                                                                                                                                                                                                                                                                          ; BY                       ;                       ;
; soc_system:u0|soc_system_configuration_1:configuration_1|data_out[8]~_Duplicate_30                                                                                                                                                                                                                                                                              ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_configuration_1:configuration_1|data_out[8]~_Duplicate_31                                                                                                                                                                                                                                                                                 ; Q                        ;                       ;
; soc_system:u0|soc_system_configuration_1:configuration_1|data_out[8]~_Duplicate_31                                                                                                                                                                                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Mult4~136                                                                                                                                                                                                                                                                                                                                                          ; BY                       ;                       ;
; soc_system:u0|soc_system_configuration_1:configuration_1|data_out[8]~_Duplicate_31                                                                                                                                                                                                                                                                              ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_configuration_1:configuration_1|data_out[8]~_Duplicate_32                                                                                                                                                                                                                                                                                 ; Q                        ;                       ;
; soc_system:u0|soc_system_configuration_1:configuration_1|data_out[8]~_Duplicate_32                                                                                                                                                                                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Mult4~136                                                                                                                                                                                                                                                                                                                                                          ; BY                       ;                       ;
; soc_system:u0|soc_system_configuration_1:configuration_1|data_out[8]~_Duplicate_32                                                                                                                                                                                                                                                                              ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_configuration_1:configuration_1|data_out[8]~_Duplicate_33                                                                                                                                                                                                                                                                                 ; Q                        ;                       ;
; soc_system:u0|soc_system_configuration_1:configuration_1|data_out[8]~_Duplicate_33                                                                                                                                                                                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Mult4~136                                                                                                                                                                                                                                                                                                                                                          ; BY                       ;                       ;
; soc_system:u0|soc_system_configuration_1:configuration_1|data_out[8]~_Duplicate_33                                                                                                                                                                                                                                                                              ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_configuration_1:configuration_1|data_out[8]~_Duplicate_34                                                                                                                                                                                                                                                                                 ; Q                        ;                       ;
; soc_system:u0|soc_system_configuration_1:configuration_1|data_out[8]~_Duplicate_34                                                                                                                                                                                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Mult4~136                                                                                                                                                                                                                                                                                                                                                          ; BY                       ;                       ;
; soc_system:u0|soc_system_configuration_1:configuration_1|data_out[8]~_Duplicate_34                                                                                                                                                                                                                                                                              ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_configuration_1:configuration_1|data_out[8]~_Duplicate_35                                                                                                                                                                                                                                                                                 ; Q                        ;                       ;
; soc_system:u0|soc_system_configuration_1:configuration_1|data_out[8]~_Duplicate_35                                                                                                                                                                                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Mult4~136                                                                                                                                                                                                                                                                                                                                                          ; BY                       ;                       ;
; soc_system:u0|soc_system_configuration_1:configuration_1|data_out[8]~_Duplicate_35                                                                                                                                                                                                                                                                              ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_configuration_1:configuration_1|data_out[8]~_Duplicate_36                                                                                                                                                                                                                                                                                 ; Q                        ;                       ;
; soc_system:u0|soc_system_configuration_1:configuration_1|data_out[8]~_Duplicate_36                                                                                                                                                                                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Mult4~136                                                                                                                                                                                                                                                                                                                                                          ; AX                       ;                       ;
; soc_system:u0|soc_system_configuration_1:configuration_1|data_out[8]~_Duplicate_36                                                                                                                                                                                                                                                                              ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_configuration_1:configuration_1|data_out[8]~_Duplicate_37                                                                                                                                                                                                                                                                                 ; Q                        ;                       ;
; soc_system:u0|soc_system_configuration_1:configuration_1|data_out[8]~_Duplicate_37                                                                                                                                                                                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Mult4~136                                                                                                                                                                                                                                                                                                                                                          ; AX                       ;                       ;
; soc_system:u0|soc_system_configuration_1:configuration_1|data_out[8]~_Duplicate_37                                                                                                                                                                                                                                                                              ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_configuration_1:configuration_1|data_out[8]~_Duplicate_38                                                                                                                                                                                                                                                                                 ; Q                        ;                       ;
; soc_system:u0|soc_system_configuration_1:configuration_1|data_out[8]~_Duplicate_38                                                                                                                                                                                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Mult4~136                                                                                                                                                                                                                                                                                                                                                          ; AX                       ;                       ;
; soc_system:u0|soc_system_configuration_1:configuration_1|data_out[8]~_Duplicate_38                                                                                                                                                                                                                                                                              ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_configuration_1:configuration_1|data_out[8]~_Duplicate_39                                                                                                                                                                                                                                                                                 ; Q                        ;                       ;
; soc_system:u0|soc_system_configuration_1:configuration_1|data_out[8]~_Duplicate_39                                                                                                                                                                                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Mult4~136                                                                                                                                                                                                                                                                                                                                                          ; AX                       ;                       ;
; soc_system:u0|soc_system_configuration_1:configuration_1|data_out[8]~_Duplicate_39                                                                                                                                                                                                                                                                              ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_configuration_1:configuration_1|data_out[8]~_Duplicate_40                                                                                                                                                                                                                                                                                 ; Q                        ;                       ;
; soc_system:u0|soc_system_configuration_1:configuration_1|data_out[8]~_Duplicate_40                                                                                                                                                                                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Mult4~136                                                                                                                                                                                                                                                                                                                                                          ; AX                       ;                       ;
; soc_system:u0|soc_system_configuration_1:configuration_1|data_out[8]~_Duplicate_40                                                                                                                                                                                                                                                                              ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_configuration_1:configuration_1|data_out[8]~_Duplicate_41                                                                                                                                                                                                                                                                                 ; Q                        ;                       ;
; soc_system:u0|soc_system_configuration_1:configuration_1|data_out[8]~_Duplicate_41                                                                                                                                                                                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Mult4~136                                                                                                                                                                                                                                                                                                                                                          ; AX                       ;                       ;
; soc_system:u0|soc_system_configuration_1:configuration_1|data_out[8]~_Duplicate_41                                                                                                                                                                                                                                                                              ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_configuration_1:configuration_1|data_out[8]~_Duplicate_42                                                                                                                                                                                                                                                                                 ; Q                        ;                       ;
; soc_system:u0|soc_system_configuration_1:configuration_1|data_out[8]~_Duplicate_42                                                                                                                                                                                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Mult4~136                                                                                                                                                                                                                                                                                                                                                          ; AX                       ;                       ;
; soc_system:u0|soc_system_configuration_1:configuration_1|data_out[8]~_Duplicate_42                                                                                                                                                                                                                                                                              ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_configuration_1:configuration_1|data_out[8]~_Duplicate_43                                                                                                                                                                                                                                                                                 ; Q                        ;                       ;
; soc_system:u0|soc_system_configuration_1:configuration_1|data_out[8]~_Duplicate_43                                                                                                                                                                                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Mult4~136                                                                                                                                                                                                                                                                                                                                                          ; AX                       ;                       ;
; soc_system:u0|soc_system_configuration_1:configuration_1|data_out[8]~_Duplicate_43                                                                                                                                                                                                                                                                              ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_configuration_1:configuration_1|data_out[8]~_Duplicate_44                                                                                                                                                                                                                                                                                 ; Q                        ;                       ;
; soc_system:u0|soc_system_configuration_1:configuration_1|data_out[8]~_Duplicate_44                                                                                                                                                                                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Mult4~136                                                                                                                                                                                                                                                                                                                                                          ; AX                       ;                       ;
; soc_system:u0|soc_system_configuration_1:configuration_1|data_out[8]~_Duplicate_44                                                                                                                                                                                                                                                                              ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_configuration_1:configuration_1|data_out[8]~_Duplicate_45                                                                                                                                                                                                                                                                                 ; Q                        ;                       ;
; soc_system:u0|soc_system_configuration_1:configuration_1|data_out[8]~_Duplicate_45                                                                                                                                                                                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Mult4~136                                                                                                                                                                                                                                                                                                                                                          ; AX                       ;                       ;
; soc_system:u0|soc_system_configuration_1:configuration_1|data_out[8]~_Duplicate_45                                                                                                                                                                                                                                                                              ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_configuration_1:configuration_1|data_out[8]~_Duplicate_46                                                                                                                                                                                                                                                                                 ; Q                        ;                       ;
; soc_system:u0|soc_system_configuration_1:configuration_1|data_out[8]~_Duplicate_46                                                                                                                                                                                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Mult4~136                                                                                                                                                                                                                                                                                                                                                          ; AX                       ;                       ;
; soc_system:u0|soc_system_configuration_1:configuration_1|data_out[8]~_Duplicate_46                                                                                                                                                                                                                                                                              ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_configuration_1:configuration_1|data_out[8]~_Duplicate_47                                                                                                                                                                                                                                                                                 ; Q                        ;                       ;
; soc_system:u0|soc_system_configuration_1:configuration_1|data_out[8]~_Duplicate_47                                                                                                                                                                                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Mult4~136                                                                                                                                                                                                                                                                                                                                                          ; AX                       ;                       ;
; soc_system:u0|soc_system_configuration_1:configuration_1|data_out[8]~_Duplicate_47                                                                                                                                                                                                                                                                              ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_configuration_1:configuration_1|data_out[8]~_Duplicate_48                                                                                                                                                                                                                                                                                 ; Q                        ;                       ;
; soc_system:u0|soc_system_configuration_1:configuration_1|data_out[8]~_Duplicate_48                                                                                                                                                                                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Mult4~136                                                                                                                                                                                                                                                                                                                                                          ; AX                       ;                       ;
; soc_system:u0|soc_system_configuration_1:configuration_1|data_out[8]~_Duplicate_48                                                                                                                                                                                                                                                                              ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_configuration_1:configuration_1|data_out[8]~_Duplicate_49                                                                                                                                                                                                                                                                                 ; Q                        ;                       ;
; soc_system:u0|soc_system_configuration_1:configuration_1|data_out[8]~_Duplicate_49                                                                                                                                                                                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Mult4~136                                                                                                                                                                                                                                                                                                                                                          ; AX                       ;                       ;
; soc_system:u0|soc_system_configuration_1:configuration_1|data_out[8]~_Duplicate_49                                                                                                                                                                                                                                                                              ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_configuration_1:configuration_1|data_out[8]~_Duplicate_50                                                                                                                                                                                                                                                                                 ; Q                        ;                       ;
; soc_system:u0|soc_system_configuration_1:configuration_1|data_out[9]                                                                                                                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Mult6~473                                                                                                                                                                                                                                                                                                                                                          ; AY                       ;                       ;
; soc_system:u0|soc_system_configuration_1:configuration_1|data_out[9]                                                                                                                                                                                                                                                                                            ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_configuration_1:configuration_1|data_out[9]~_Duplicate_1                                                                                                                                                                                                                                                                                  ; Q                        ;                       ;
; soc_system:u0|soc_system_configuration_1:configuration_1|data_out[9]~_Duplicate_1                                                                                                                                                                                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Mult6~473                                                                                                                                                                                                                                                                                                                                                          ; AY                       ;                       ;
; soc_system:u0|soc_system_configuration_1:configuration_1|data_out[9]~_Duplicate_1                                                                                                                                                                                                                                                                               ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_configuration_1:configuration_1|data_out[9]~_Duplicate_2                                                                                                                                                                                                                                                                                  ; Q                        ;                       ;
; soc_system:u0|soc_system_configuration_1:configuration_1|data_out[9]~_Duplicate_2                                                                                                                                                                                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Mult6~473                                                                                                                                                                                                                                                                                                                                                          ; AY                       ;                       ;
; soc_system:u0|soc_system_configuration_1:configuration_1|data_out[9]~_Duplicate_2                                                                                                                                                                                                                                                                               ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_configuration_1:configuration_1|data_out[9]~_Duplicate_3                                                                                                                                                                                                                                                                                  ; Q                        ;                       ;
; soc_system:u0|soc_system_configuration_1:configuration_1|data_out[9]~_Duplicate_3                                                                                                                                                                                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Mult6~473                                                                                                                                                                                                                                                                                                                                                          ; AY                       ;                       ;
; soc_system:u0|soc_system_configuration_1:configuration_1|data_out[9]~_Duplicate_3                                                                                                                                                                                                                                                                               ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_configuration_1:configuration_1|data_out[9]~_Duplicate_4                                                                                                                                                                                                                                                                                  ; Q                        ;                       ;
; soc_system:u0|soc_system_configuration_1:configuration_1|data_out[9]~_Duplicate_4                                                                                                                                                                                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Mult6~473                                                                                                                                                                                                                                                                                                                                                          ; AY                       ;                       ;
; soc_system:u0|soc_system_configuration_1:configuration_1|data_out[9]~_Duplicate_4                                                                                                                                                                                                                                                                               ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_configuration_1:configuration_1|data_out[9]~_Duplicate_5                                                                                                                                                                                                                                                                                  ; Q                        ;                       ;
; soc_system:u0|soc_system_configuration_1:configuration_1|data_out[9]~_Duplicate_5                                                                                                                                                                                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Mult6~473                                                                                                                                                                                                                                                                                                                                                          ; AY                       ;                       ;
; soc_system:u0|soc_system_configuration_1:configuration_1|data_out[9]~_Duplicate_5                                                                                                                                                                                                                                                                               ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_configuration_1:configuration_1|data_out[9]~_Duplicate_6                                                                                                                                                                                                                                                                                  ; Q                        ;                       ;
; soc_system:u0|soc_system_configuration_1:configuration_1|data_out[9]~_Duplicate_6                                                                                                                                                                                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Mult6~473                                                                                                                                                                                                                                                                                                                                                          ; AY                       ;                       ;
; soc_system:u0|soc_system_configuration_1:configuration_1|data_out[9]~_Duplicate_6                                                                                                                                                                                                                                                                               ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_configuration_1:configuration_1|data_out[9]~_Duplicate_7                                                                                                                                                                                                                                                                                  ; Q                        ;                       ;
; soc_system:u0|soc_system_configuration_1:configuration_1|data_out[9]~_Duplicate_7                                                                                                                                                                                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Mult6~473                                                                                                                                                                                                                                                                                                                                                          ; AY                       ;                       ;
; soc_system:u0|soc_system_configuration_1:configuration_1|data_out[9]~_Duplicate_7                                                                                                                                                                                                                                                                               ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_configuration_1:configuration_1|data_out[9]~_Duplicate_8                                                                                                                                                                                                                                                                                  ; Q                        ;                       ;
; soc_system:u0|soc_system_configuration_1:configuration_1|data_out[9]~_Duplicate_8                                                                                                                                                                                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Mult6~473                                                                                                                                                                                                                                                                                                                                                          ; AY                       ;                       ;
; soc_system:u0|soc_system_configuration_1:configuration_1|data_out[9]~_Duplicate_8                                                                                                                                                                                                                                                                               ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_configuration_1:configuration_1|data_out[9]~_Duplicate_9                                                                                                                                                                                                                                                                                  ; Q                        ;                       ;
; soc_system:u0|soc_system_configuration_1:configuration_1|data_out[9]~_Duplicate_9                                                                                                                                                                                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Mult6~473                                                                                                                                                                                                                                                                                                                                                          ; AY                       ;                       ;
; soc_system:u0|soc_system_configuration_1:configuration_1|data_out[9]~_Duplicate_9                                                                                                                                                                                                                                                                               ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_configuration_1:configuration_1|data_out[9]~_Duplicate_10                                                                                                                                                                                                                                                                                 ; Q                        ;                       ;
; soc_system:u0|soc_system_configuration_1:configuration_1|data_out[9]~_Duplicate_10                                                                                                                                                                                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Mult6~473                                                                                                                                                                                                                                                                                                                                                          ; AY                       ;                       ;
; soc_system:u0|soc_system_configuration_1:configuration_1|data_out[9]~_Duplicate_10                                                                                                                                                                                                                                                                              ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_configuration_1:configuration_1|data_out[9]~_Duplicate_11                                                                                                                                                                                                                                                                                 ; Q                        ;                       ;
; soc_system:u0|soc_system_configuration_1:configuration_1|data_out[9]~_Duplicate_11                                                                                                                                                                                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Mult6~473                                                                                                                                                                                                                                                                                                                                                          ; AY                       ;                       ;
; soc_system:u0|soc_system_configuration_1:configuration_1|data_out[9]~_Duplicate_11                                                                                                                                                                                                                                                                              ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_configuration_1:configuration_1|data_out[9]~_Duplicate_12                                                                                                                                                                                                                                                                                 ; Q                        ;                       ;
; soc_system:u0|soc_system_configuration_1:configuration_1|data_out[9]~_Duplicate_12                                                                                                                                                                                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Mult6~473                                                                                                                                                                                                                                                                                                                                                          ; AY                       ;                       ;
; soc_system:u0|soc_system_configuration_1:configuration_1|data_out[9]~_Duplicate_12                                                                                                                                                                                                                                                                              ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_configuration_1:configuration_1|data_out[9]~_Duplicate_13                                                                                                                                                                                                                                                                                 ; Q                        ;                       ;
; soc_system:u0|soc_system_configuration_1:configuration_1|data_out[9]~_Duplicate_13                                                                                                                                                                                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Mult6~473                                                                                                                                                                                                                                                                                                                                                          ; AY                       ;                       ;
; soc_system:u0|soc_system_configuration_1:configuration_1|data_out[9]~_Duplicate_13                                                                                                                                                                                                                                                                              ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_configuration_1:configuration_1|data_out[9]~_Duplicate_14                                                                                                                                                                                                                                                                                 ; Q                        ;                       ;
; soc_system:u0|soc_system_configuration_1:configuration_1|data_out[9]~_Duplicate_14                                                                                                                                                                                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Mult6~473                                                                                                                                                                                                                                                                                                                                                          ; AY                       ;                       ;
; soc_system:u0|soc_system_configuration_1:configuration_1|data_out[9]~_Duplicate_14                                                                                                                                                                                                                                                                              ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_configuration_1:configuration_1|data_out[9]~_Duplicate_15                                                                                                                                                                                                                                                                                 ; Q                        ;                       ;
; soc_system:u0|soc_system_configuration_1:configuration_1|data_out[9]~_Duplicate_15                                                                                                                                                                                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Mult6~473                                                                                                                                                                                                                                                                                                                                                          ; AY                       ;                       ;
; soc_system:u0|soc_system_configuration_1:configuration_1|data_out[9]~_Duplicate_15                                                                                                                                                                                                                                                                              ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_configuration_1:configuration_1|data_out[9]~_Duplicate_16                                                                                                                                                                                                                                                                                 ; Q                        ;                       ;
; soc_system:u0|soc_system_configuration_1:configuration_1|data_out[9]~_Duplicate_16                                                                                                                                                                                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Mult6~473                                                                                                                                                                                                                                                                                                                                                          ; AY                       ;                       ;
; soc_system:u0|soc_system_configuration_1:configuration_1|data_out[9]~_Duplicate_16                                                                                                                                                                                                                                                                              ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_configuration_1:configuration_1|data_out[9]~_Duplicate_17                                                                                                                                                                                                                                                                                 ; Q                        ;                       ;
; soc_system:u0|soc_system_configuration_1:configuration_1|data_out[9]~_Duplicate_17                                                                                                                                                                                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Mult6~473                                                                                                                                                                                                                                                                                                                                                          ; AY                       ;                       ;
; soc_system:u0|soc_system_configuration_1:configuration_1|data_out[9]~_Duplicate_17                                                                                                                                                                                                                                                                              ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_configuration_1:configuration_1|data_out[9]~_Duplicate_18                                                                                                                                                                                                                                                                                 ; Q                        ;                       ;
; soc_system:u0|soc_system_configuration_1:configuration_1|data_out[9]~_Duplicate_18                                                                                                                                                                                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Mult6~132                                                                                                                                                                                                                                                                                                                                                          ; BY                       ;                       ;
; soc_system:u0|soc_system_configuration_1:configuration_1|data_out[9]~_Duplicate_18                                                                                                                                                                                                                                                                              ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_configuration_1:configuration_1|data_out[9]~_Duplicate_19                                                                                                                                                                                                                                                                                 ; Q                        ;                       ;
; soc_system:u0|soc_system_configuration_1:configuration_1|data_out[9]~_Duplicate_19                                                                                                                                                                                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Mult6~132                                                                                                                                                                                                                                                                                                                                                          ; BY                       ;                       ;
; soc_system:u0|soc_system_configuration_1:configuration_1|data_out[9]~_Duplicate_19                                                                                                                                                                                                                                                                              ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_configuration_1:configuration_1|data_out[9]~_Duplicate_20                                                                                                                                                                                                                                                                                 ; Q                        ;                       ;
; soc_system:u0|soc_system_configuration_1:configuration_1|data_out[9]~_Duplicate_20                                                                                                                                                                                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Mult6~132                                                                                                                                                                                                                                                                                                                                                          ; BY                       ;                       ;
; soc_system:u0|soc_system_configuration_1:configuration_1|data_out[9]~_Duplicate_20                                                                                                                                                                                                                                                                              ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_configuration_1:configuration_1|data_out[9]~_Duplicate_21                                                                                                                                                                                                                                                                                 ; Q                        ;                       ;
; soc_system:u0|soc_system_configuration_1:configuration_1|data_out[9]~_Duplicate_21                                                                                                                                                                                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Mult6~132                                                                                                                                                                                                                                                                                                                                                          ; BY                       ;                       ;
; soc_system:u0|soc_system_configuration_1:configuration_1|data_out[9]~_Duplicate_21                                                                                                                                                                                                                                                                              ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_configuration_1:configuration_1|data_out[9]~_Duplicate_22                                                                                                                                                                                                                                                                                 ; Q                        ;                       ;
; soc_system:u0|soc_system_configuration_1:configuration_1|data_out[9]~_Duplicate_22                                                                                                                                                                                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Mult6~132                                                                                                                                                                                                                                                                                                                                                          ; BY                       ;                       ;
; soc_system:u0|soc_system_configuration_1:configuration_1|data_out[9]~_Duplicate_22                                                                                                                                                                                                                                                                              ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_configuration_1:configuration_1|data_out[9]~_Duplicate_23                                                                                                                                                                                                                                                                                 ; Q                        ;                       ;
; soc_system:u0|soc_system_configuration_1:configuration_1|data_out[9]~_Duplicate_23                                                                                                                                                                                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Mult6~132                                                                                                                                                                                                                                                                                                                                                          ; BY                       ;                       ;
; soc_system:u0|soc_system_configuration_1:configuration_1|data_out[9]~_Duplicate_23                                                                                                                                                                                                                                                                              ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_configuration_1:configuration_1|data_out[9]~_Duplicate_24                                                                                                                                                                                                                                                                                 ; Q                        ;                       ;
; soc_system:u0|soc_system_configuration_1:configuration_1|data_out[9]~_Duplicate_24                                                                                                                                                                                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Mult6~132                                                                                                                                                                                                                                                                                                                                                          ; BY                       ;                       ;
; soc_system:u0|soc_system_configuration_1:configuration_1|data_out[9]~_Duplicate_24                                                                                                                                                                                                                                                                              ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_configuration_1:configuration_1|data_out[9]~_Duplicate_25                                                                                                                                                                                                                                                                                 ; Q                        ;                       ;
; soc_system:u0|soc_system_configuration_1:configuration_1|data_out[9]~_Duplicate_25                                                                                                                                                                                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Mult6~132                                                                                                                                                                                                                                                                                                                                                          ; BY                       ;                       ;
; soc_system:u0|soc_system_configuration_1:configuration_1|data_out[9]~_Duplicate_25                                                                                                                                                                                                                                                                              ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_configuration_1:configuration_1|data_out[9]~_Duplicate_26                                                                                                                                                                                                                                                                                 ; Q                        ;                       ;
; soc_system:u0|soc_system_configuration_1:configuration_1|data_out[9]~_Duplicate_26                                                                                                                                                                                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Mult6~132                                                                                                                                                                                                                                                                                                                                                          ; BY                       ;                       ;
; soc_system:u0|soc_system_configuration_1:configuration_1|data_out[9]~_Duplicate_26                                                                                                                                                                                                                                                                              ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_configuration_1:configuration_1|data_out[9]~_Duplicate_27                                                                                                                                                                                                                                                                                 ; Q                        ;                       ;
; soc_system:u0|soc_system_configuration_1:configuration_1|data_out[9]~_Duplicate_27                                                                                                                                                                                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Mult6~132                                                                                                                                                                                                                                                                                                                                                          ; BY                       ;                       ;
; soc_system:u0|soc_system_configuration_1:configuration_1|data_out[9]~_Duplicate_27                                                                                                                                                                                                                                                                              ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_configuration_1:configuration_1|data_out[9]~_Duplicate_28                                                                                                                                                                                                                                                                                 ; Q                        ;                       ;
; soc_system:u0|soc_system_configuration_1:configuration_1|data_out[9]~_Duplicate_28                                                                                                                                                                                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Mult6~132                                                                                                                                                                                                                                                                                                                                                          ; BY                       ;                       ;
; soc_system:u0|soc_system_configuration_1:configuration_1|data_out[9]~_Duplicate_28                                                                                                                                                                                                                                                                              ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_configuration_1:configuration_1|data_out[9]~_Duplicate_29                                                                                                                                                                                                                                                                                 ; Q                        ;                       ;
; soc_system:u0|soc_system_configuration_1:configuration_1|data_out[9]~_Duplicate_29                                                                                                                                                                                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Mult6~132                                                                                                                                                                                                                                                                                                                                                          ; BY                       ;                       ;
; soc_system:u0|soc_system_configuration_1:configuration_1|data_out[9]~_Duplicate_29                                                                                                                                                                                                                                                                              ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_configuration_1:configuration_1|data_out[9]~_Duplicate_30                                                                                                                                                                                                                                                                                 ; Q                        ;                       ;
; soc_system:u0|soc_system_configuration_1:configuration_1|data_out[9]~_Duplicate_30                                                                                                                                                                                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Mult6~132                                                                                                                                                                                                                                                                                                                                                          ; BY                       ;                       ;
; soc_system:u0|soc_system_configuration_1:configuration_1|data_out[9]~_Duplicate_30                                                                                                                                                                                                                                                                              ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_configuration_1:configuration_1|data_out[9]~_Duplicate_31                                                                                                                                                                                                                                                                                 ; Q                        ;                       ;
; soc_system:u0|soc_system_configuration_1:configuration_1|data_out[9]~_Duplicate_31                                                                                                                                                                                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Mult6~132                                                                                                                                                                                                                                                                                                                                                          ; BY                       ;                       ;
; soc_system:u0|soc_system_configuration_1:configuration_1|data_out[9]~_Duplicate_31                                                                                                                                                                                                                                                                              ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_configuration_1:configuration_1|data_out[9]~_Duplicate_32                                                                                                                                                                                                                                                                                 ; Q                        ;                       ;
; soc_system:u0|soc_system_configuration_1:configuration_1|data_out[9]~_Duplicate_32                                                                                                                                                                                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Mult6~132                                                                                                                                                                                                                                                                                                                                                          ; BY                       ;                       ;
; soc_system:u0|soc_system_configuration_1:configuration_1|data_out[9]~_Duplicate_32                                                                                                                                                                                                                                                                              ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_configuration_1:configuration_1|data_out[9]~_Duplicate_33                                                                                                                                                                                                                                                                                 ; Q                        ;                       ;
; soc_system:u0|soc_system_configuration_1:configuration_1|data_out[9]~_Duplicate_33                                                                                                                                                                                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Mult6~132                                                                                                                                                                                                                                                                                                                                                          ; BY                       ;                       ;
; soc_system:u0|soc_system_configuration_1:configuration_1|data_out[9]~_Duplicate_33                                                                                                                                                                                                                                                                              ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_configuration_1:configuration_1|data_out[9]~_Duplicate_34                                                                                                                                                                                                                                                                                 ; Q                        ;                       ;
; soc_system:u0|soc_system_configuration_1:configuration_1|data_out[9]~_Duplicate_34                                                                                                                                                                                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Mult6~132                                                                                                                                                                                                                                                                                                                                                          ; BY                       ;                       ;
; soc_system:u0|soc_system_configuration_1:configuration_1|data_out[9]~_Duplicate_34                                                                                                                                                                                                                                                                              ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_configuration_1:configuration_1|data_out[9]~_Duplicate_35                                                                                                                                                                                                                                                                                 ; Q                        ;                       ;
; soc_system:u0|soc_system_configuration_1:configuration_1|data_out[9]~_Duplicate_35                                                                                                                                                                                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Mult6~132                                                                                                                                                                                                                                                                                                                                                          ; BY                       ;                       ;
; soc_system:u0|soc_system_configuration_1:configuration_1|data_out[9]~_Duplicate_35                                                                                                                                                                                                                                                                              ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_configuration_1:configuration_1|data_out[9]~_Duplicate_36                                                                                                                                                                                                                                                                                 ; Q                        ;                       ;
; soc_system:u0|soc_system_configuration_1:configuration_1|data_out[9]~_Duplicate_36                                                                                                                                                                                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Mult6~132                                                                                                                                                                                                                                                                                                                                                          ; AX                       ;                       ;
; soc_system:u0|soc_system_configuration_1:configuration_1|data_out[9]~_Duplicate_36                                                                                                                                                                                                                                                                              ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_configuration_1:configuration_1|data_out[9]~_Duplicate_37                                                                                                                                                                                                                                                                                 ; Q                        ;                       ;
; soc_system:u0|soc_system_configuration_1:configuration_1|data_out[9]~_Duplicate_37                                                                                                                                                                                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Mult6~132                                                                                                                                                                                                                                                                                                                                                          ; AX                       ;                       ;
; soc_system:u0|soc_system_configuration_1:configuration_1|data_out[9]~_Duplicate_37                                                                                                                                                                                                                                                                              ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_configuration_1:configuration_1|data_out[9]~_Duplicate_38                                                                                                                                                                                                                                                                                 ; Q                        ;                       ;
; soc_system:u0|soc_system_configuration_1:configuration_1|data_out[9]~_Duplicate_38                                                                                                                                                                                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Mult6~132                                                                                                                                                                                                                                                                                                                                                          ; AX                       ;                       ;
; soc_system:u0|soc_system_configuration_1:configuration_1|data_out[9]~_Duplicate_38                                                                                                                                                                                                                                                                              ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_configuration_1:configuration_1|data_out[9]~_Duplicate_39                                                                                                                                                                                                                                                                                 ; Q                        ;                       ;
; soc_system:u0|soc_system_configuration_1:configuration_1|data_out[9]~_Duplicate_39                                                                                                                                                                                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Mult6~132                                                                                                                                                                                                                                                                                                                                                          ; AX                       ;                       ;
; soc_system:u0|soc_system_configuration_1:configuration_1|data_out[9]~_Duplicate_39                                                                                                                                                                                                                                                                              ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_configuration_1:configuration_1|data_out[9]~_Duplicate_40                                                                                                                                                                                                                                                                                 ; Q                        ;                       ;
; soc_system:u0|soc_system_configuration_1:configuration_1|data_out[9]~_Duplicate_40                                                                                                                                                                                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Mult6~132                                                                                                                                                                                                                                                                                                                                                          ; AX                       ;                       ;
; soc_system:u0|soc_system_configuration_1:configuration_1|data_out[9]~_Duplicate_40                                                                                                                                                                                                                                                                              ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_configuration_1:configuration_1|data_out[9]~_Duplicate_41                                                                                                                                                                                                                                                                                 ; Q                        ;                       ;
; soc_system:u0|soc_system_configuration_1:configuration_1|data_out[9]~_Duplicate_41                                                                                                                                                                                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Mult6~132                                                                                                                                                                                                                                                                                                                                                          ; AX                       ;                       ;
; soc_system:u0|soc_system_configuration_1:configuration_1|data_out[9]~_Duplicate_41                                                                                                                                                                                                                                                                              ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_configuration_1:configuration_1|data_out[9]~_Duplicate_42                                                                                                                                                                                                                                                                                 ; Q                        ;                       ;
; soc_system:u0|soc_system_configuration_1:configuration_1|data_out[9]~_Duplicate_42                                                                                                                                                                                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Mult6~132                                                                                                                                                                                                                                                                                                                                                          ; AX                       ;                       ;
; soc_system:u0|soc_system_configuration_1:configuration_1|data_out[9]~_Duplicate_42                                                                                                                                                                                                                                                                              ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_configuration_1:configuration_1|data_out[9]~_Duplicate_43                                                                                                                                                                                                                                                                                 ; Q                        ;                       ;
; soc_system:u0|soc_system_configuration_1:configuration_1|data_out[9]~_Duplicate_43                                                                                                                                                                                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Mult6~132                                                                                                                                                                                                                                                                                                                                                          ; AX                       ;                       ;
; soc_system:u0|soc_system_configuration_1:configuration_1|data_out[9]~_Duplicate_43                                                                                                                                                                                                                                                                              ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_configuration_1:configuration_1|data_out[9]~_Duplicate_44                                                                                                                                                                                                                                                                                 ; Q                        ;                       ;
; soc_system:u0|soc_system_configuration_1:configuration_1|data_out[9]~_Duplicate_44                                                                                                                                                                                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Mult6~132                                                                                                                                                                                                                                                                                                                                                          ; AX                       ;                       ;
; soc_system:u0|soc_system_configuration_1:configuration_1|data_out[9]~_Duplicate_44                                                                                                                                                                                                                                                                              ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_configuration_1:configuration_1|data_out[9]~_Duplicate_45                                                                                                                                                                                                                                                                                 ; Q                        ;                       ;
; soc_system:u0|soc_system_configuration_1:configuration_1|data_out[9]~_Duplicate_45                                                                                                                                                                                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Mult6~132                                                                                                                                                                                                                                                                                                                                                          ; AX                       ;                       ;
; soc_system:u0|soc_system_configuration_1:configuration_1|data_out[9]~_Duplicate_45                                                                                                                                                                                                                                                                              ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_configuration_1:configuration_1|data_out[9]~_Duplicate_46                                                                                                                                                                                                                                                                                 ; Q                        ;                       ;
; soc_system:u0|soc_system_configuration_1:configuration_1|data_out[9]~_Duplicate_46                                                                                                                                                                                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Mult6~132                                                                                                                                                                                                                                                                                                                                                          ; AX                       ;                       ;
; soc_system:u0|soc_system_configuration_1:configuration_1|data_out[9]~_Duplicate_46                                                                                                                                                                                                                                                                              ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_configuration_1:configuration_1|data_out[9]~_Duplicate_47                                                                                                                                                                                                                                                                                 ; Q                        ;                       ;
; soc_system:u0|soc_system_configuration_1:configuration_1|data_out[9]~_Duplicate_47                                                                                                                                                                                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Mult6~132                                                                                                                                                                                                                                                                                                                                                          ; AX                       ;                       ;
; soc_system:u0|soc_system_configuration_1:configuration_1|data_out[9]~_Duplicate_47                                                                                                                                                                                                                                                                              ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_configuration_1:configuration_1|data_out[9]~_Duplicate_48                                                                                                                                                                                                                                                                                 ; Q                        ;                       ;
; soc_system:u0|soc_system_configuration_1:configuration_1|data_out[9]~_Duplicate_48                                                                                                                                                                                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Mult6~132                                                                                                                                                                                                                                                                                                                                                          ; AX                       ;                       ;
; soc_system:u0|soc_system_configuration_1:configuration_1|data_out[9]~_Duplicate_48                                                                                                                                                                                                                                                                              ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_configuration_1:configuration_1|data_out[9]~_Duplicate_49                                                                                                                                                                                                                                                                                 ; Q                        ;                       ;
; soc_system:u0|soc_system_configuration_1:configuration_1|data_out[9]~_Duplicate_49                                                                                                                                                                                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Mult6~132                                                                                                                                                                                                                                                                                                                                                          ; AX                       ;                       ;
; soc_system:u0|soc_system_configuration_1:configuration_1|data_out[9]~_Duplicate_49                                                                                                                                                                                                                                                                              ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_configuration_1:configuration_1|data_out[9]~_Duplicate_50                                                                                                                                                                                                                                                                                 ; Q                        ;                       ;
; soc_system:u0|soc_system_configuration_1:stepper_1_steps_out|data_out[0]                                                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Mult1~333                                                                                                                                                                                                                                                                                                                                                          ; AY                       ;                       ;
; soc_system:u0|soc_system_configuration_1:stepper_1_steps_out|data_out[0]                                                                                                                                                                                                                                                                                        ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_configuration_1:stepper_1_steps_out|data_out[0]~_Duplicate_1                                                                                                                                                                                                                                                                              ; Q                        ;                       ;
; soc_system:u0|soc_system_configuration_1:stepper_1_steps_out|data_out[0]~_Duplicate_1                                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Mult0~473                                                                                                                                                                                                                                                                                                                                                          ; AX                       ;                       ;
; soc_system:u0|soc_system_configuration_1:stepper_1_steps_out|data_out[0]~_Duplicate_1                                                                                                                                                                                                                                                                           ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_configuration_1:stepper_1_steps_out|data_out[0]~_Duplicate_2                                                                                                                                                                                                                                                                              ; Q                        ;                       ;
; soc_system:u0|soc_system_configuration_1:stepper_1_steps_out|data_out[0]~_Duplicate_2                                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Mult0~132                                                                                                                                                                                                                                                                                                                                                          ; AY                       ;                       ;
; soc_system:u0|soc_system_configuration_1:stepper_1_steps_out|data_out[0]~_Duplicate_2                                                                                                                                                                                                                                                                           ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_configuration_1:stepper_1_steps_out|data_out[0]~_Duplicate_3                                                                                                                                                                                                                                                                              ; Q                        ;                       ;
; soc_system:u0|soc_system_configuration_1:stepper_1_steps_out|data_out[1]                                                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Mult1~333                                                                                                                                                                                                                                                                                                                                                          ; AY                       ;                       ;
; soc_system:u0|soc_system_configuration_1:stepper_1_steps_out|data_out[1]                                                                                                                                                                                                                                                                                        ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_configuration_1:stepper_1_steps_out|data_out[1]~_Duplicate_1                                                                                                                                                                                                                                                                              ; Q                        ;                       ;
; soc_system:u0|soc_system_configuration_1:stepper_1_steps_out|data_out[1]~_Duplicate_1                                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Mult0~473                                                                                                                                                                                                                                                                                                                                                          ; AX                       ;                       ;
; soc_system:u0|soc_system_configuration_1:stepper_1_steps_out|data_out[1]~_Duplicate_1                                                                                                                                                                                                                                                                           ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_configuration_1:stepper_1_steps_out|data_out[1]~_Duplicate_2                                                                                                                                                                                                                                                                              ; Q                        ;                       ;
; soc_system:u0|soc_system_configuration_1:stepper_1_steps_out|data_out[1]~_Duplicate_2                                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Mult0~132                                                                                                                                                                                                                                                                                                                                                          ; AY                       ;                       ;
; soc_system:u0|soc_system_configuration_1:stepper_1_steps_out|data_out[1]~_Duplicate_2                                                                                                                                                                                                                                                                           ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_configuration_1:stepper_1_steps_out|data_out[1]~_Duplicate_3                                                                                                                                                                                                                                                                              ; Q                        ;                       ;
; soc_system:u0|soc_system_configuration_1:stepper_1_steps_out|data_out[2]                                                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Mult1~333                                                                                                                                                                                                                                                                                                                                                          ; AY                       ;                       ;
; soc_system:u0|soc_system_configuration_1:stepper_1_steps_out|data_out[2]                                                                                                                                                                                                                                                                                        ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_configuration_1:stepper_1_steps_out|data_out[2]~_Duplicate_1                                                                                                                                                                                                                                                                              ; Q                        ;                       ;
; soc_system:u0|soc_system_configuration_1:stepper_1_steps_out|data_out[2]~_Duplicate_1                                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Mult0~473                                                                                                                                                                                                                                                                                                                                                          ; AX                       ;                       ;
; soc_system:u0|soc_system_configuration_1:stepper_1_steps_out|data_out[2]~_Duplicate_1                                                                                                                                                                                                                                                                           ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_configuration_1:stepper_1_steps_out|data_out[2]~_Duplicate_2                                                                                                                                                                                                                                                                              ; Q                        ;                       ;
; soc_system:u0|soc_system_configuration_1:stepper_1_steps_out|data_out[2]~_Duplicate_2                                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Mult0~132                                                                                                                                                                                                                                                                                                                                                          ; AY                       ;                       ;
; soc_system:u0|soc_system_configuration_1:stepper_1_steps_out|data_out[2]~_Duplicate_2                                                                                                                                                                                                                                                                           ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_configuration_1:stepper_1_steps_out|data_out[2]~_Duplicate_3                                                                                                                                                                                                                                                                              ; Q                        ;                       ;
; soc_system:u0|soc_system_configuration_1:stepper_1_steps_out|data_out[3]                                                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Mult1~333                                                                                                                                                                                                                                                                                                                                                          ; AY                       ;                       ;
; soc_system:u0|soc_system_configuration_1:stepper_1_steps_out|data_out[3]                                                                                                                                                                                                                                                                                        ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_configuration_1:stepper_1_steps_out|data_out[3]~_Duplicate_1                                                                                                                                                                                                                                                                              ; Q                        ;                       ;
; soc_system:u0|soc_system_configuration_1:stepper_1_steps_out|data_out[3]~_Duplicate_1                                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Mult0~473                                                                                                                                                                                                                                                                                                                                                          ; AX                       ;                       ;
; soc_system:u0|soc_system_configuration_1:stepper_1_steps_out|data_out[3]~_Duplicate_1                                                                                                                                                                                                                                                                           ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_configuration_1:stepper_1_steps_out|data_out[3]~_Duplicate_2                                                                                                                                                                                                                                                                              ; Q                        ;                       ;
; soc_system:u0|soc_system_configuration_1:stepper_1_steps_out|data_out[3]~_Duplicate_2                                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Mult0~132                                                                                                                                                                                                                                                                                                                                                          ; AY                       ;                       ;
; soc_system:u0|soc_system_configuration_1:stepper_1_steps_out|data_out[3]~_Duplicate_2                                                                                                                                                                                                                                                                           ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_configuration_1:stepper_1_steps_out|data_out[3]~_Duplicate_3                                                                                                                                                                                                                                                                              ; Q                        ;                       ;
; soc_system:u0|soc_system_configuration_1:stepper_1_steps_out|data_out[4]                                                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Mult1~333                                                                                                                                                                                                                                                                                                                                                          ; AY                       ;                       ;
; soc_system:u0|soc_system_configuration_1:stepper_1_steps_out|data_out[4]                                                                                                                                                                                                                                                                                        ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_configuration_1:stepper_1_steps_out|data_out[4]~_Duplicate_1                                                                                                                                                                                                                                                                              ; Q                        ;                       ;
; soc_system:u0|soc_system_configuration_1:stepper_1_steps_out|data_out[4]~_Duplicate_1                                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Mult0~473                                                                                                                                                                                                                                                                                                                                                          ; AX                       ;                       ;
; soc_system:u0|soc_system_configuration_1:stepper_1_steps_out|data_out[4]~_Duplicate_1                                                                                                                                                                                                                                                                           ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_configuration_1:stepper_1_steps_out|data_out[4]~_Duplicate_2                                                                                                                                                                                                                                                                              ; Q                        ;                       ;
; soc_system:u0|soc_system_configuration_1:stepper_1_steps_out|data_out[4]~_Duplicate_2                                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Mult0~132                                                                                                                                                                                                                                                                                                                                                          ; AY                       ;                       ;
; soc_system:u0|soc_system_configuration_1:stepper_1_steps_out|data_out[4]~_Duplicate_2                                                                                                                                                                                                                                                                           ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_configuration_1:stepper_1_steps_out|data_out[4]~_Duplicate_3                                                                                                                                                                                                                                                                              ; Q                        ;                       ;
; soc_system:u0|soc_system_configuration_1:stepper_1_steps_out|data_out[5]                                                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Mult1~333                                                                                                                                                                                                                                                                                                                                                          ; AY                       ;                       ;
; soc_system:u0|soc_system_configuration_1:stepper_1_steps_out|data_out[5]                                                                                                                                                                                                                                                                                        ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_configuration_1:stepper_1_steps_out|data_out[5]~_Duplicate_1                                                                                                                                                                                                                                                                              ; Q                        ;                       ;
; soc_system:u0|soc_system_configuration_1:stepper_1_steps_out|data_out[5]~_Duplicate_1                                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Mult0~473                                                                                                                                                                                                                                                                                                                                                          ; AX                       ;                       ;
; soc_system:u0|soc_system_configuration_1:stepper_1_steps_out|data_out[5]~_Duplicate_1                                                                                                                                                                                                                                                                           ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_configuration_1:stepper_1_steps_out|data_out[5]~_Duplicate_2                                                                                                                                                                                                                                                                              ; Q                        ;                       ;
; soc_system:u0|soc_system_configuration_1:stepper_1_steps_out|data_out[5]~_Duplicate_2                                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Mult0~132                                                                                                                                                                                                                                                                                                                                                          ; AY                       ;                       ;
; soc_system:u0|soc_system_configuration_1:stepper_1_steps_out|data_out[5]~_Duplicate_2                                                                                                                                                                                                                                                                           ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_configuration_1:stepper_1_steps_out|data_out[5]~_Duplicate_3                                                                                                                                                                                                                                                                              ; Q                        ;                       ;
; soc_system:u0|soc_system_configuration_1:stepper_1_steps_out|data_out[6]                                                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Mult1~333                                                                                                                                                                                                                                                                                                                                                          ; AY                       ;                       ;
; soc_system:u0|soc_system_configuration_1:stepper_1_steps_out|data_out[6]                                                                                                                                                                                                                                                                                        ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_configuration_1:stepper_1_steps_out|data_out[6]~_Duplicate_1                                                                                                                                                                                                                                                                              ; Q                        ;                       ;
; soc_system:u0|soc_system_configuration_1:stepper_1_steps_out|data_out[6]~_Duplicate_1                                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Mult0~473                                                                                                                                                                                                                                                                                                                                                          ; AX                       ;                       ;
; soc_system:u0|soc_system_configuration_1:stepper_1_steps_out|data_out[6]~_Duplicate_1                                                                                                                                                                                                                                                                           ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_configuration_1:stepper_1_steps_out|data_out[6]~_Duplicate_2                                                                                                                                                                                                                                                                              ; Q                        ;                       ;
; soc_system:u0|soc_system_configuration_1:stepper_1_steps_out|data_out[6]~_Duplicate_2                                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Mult0~132                                                                                                                                                                                                                                                                                                                                                          ; AY                       ;                       ;
; soc_system:u0|soc_system_configuration_1:stepper_1_steps_out|data_out[6]~_Duplicate_2                                                                                                                                                                                                                                                                           ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_configuration_1:stepper_1_steps_out|data_out[6]~_Duplicate_3                                                                                                                                                                                                                                                                              ; Q                        ;                       ;
; soc_system:u0|soc_system_configuration_1:stepper_1_steps_out|data_out[7]                                                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Mult1~333                                                                                                                                                                                                                                                                                                                                                          ; AY                       ;                       ;
; soc_system:u0|soc_system_configuration_1:stepper_1_steps_out|data_out[7]                                                                                                                                                                                                                                                                                        ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_configuration_1:stepper_1_steps_out|data_out[7]~_Duplicate_1                                                                                                                                                                                                                                                                              ; Q                        ;                       ;
; soc_system:u0|soc_system_configuration_1:stepper_1_steps_out|data_out[7]~_Duplicate_1                                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Mult0~473                                                                                                                                                                                                                                                                                                                                                          ; AX                       ;                       ;
; soc_system:u0|soc_system_configuration_1:stepper_1_steps_out|data_out[7]~_Duplicate_1                                                                                                                                                                                                                                                                           ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_configuration_1:stepper_1_steps_out|data_out[7]~_Duplicate_2                                                                                                                                                                                                                                                                              ; Q                        ;                       ;
; soc_system:u0|soc_system_configuration_1:stepper_1_steps_out|data_out[7]~_Duplicate_2                                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Mult0~132                                                                                                                                                                                                                                                                                                                                                          ; AY                       ;                       ;
; soc_system:u0|soc_system_configuration_1:stepper_1_steps_out|data_out[7]~_Duplicate_2                                                                                                                                                                                                                                                                           ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_configuration_1:stepper_1_steps_out|data_out[7]~_Duplicate_3                                                                                                                                                                                                                                                                              ; Q                        ;                       ;
; soc_system:u0|soc_system_configuration_1:stepper_1_steps_out|data_out[8]                                                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Mult1~333                                                                                                                                                                                                                                                                                                                                                          ; AY                       ;                       ;
; soc_system:u0|soc_system_configuration_1:stepper_1_steps_out|data_out[8]                                                                                                                                                                                                                                                                                        ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_configuration_1:stepper_1_steps_out|data_out[8]~_Duplicate_1                                                                                                                                                                                                                                                                              ; Q                        ;                       ;
; soc_system:u0|soc_system_configuration_1:stepper_1_steps_out|data_out[8]~_Duplicate_1                                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Mult0~473                                                                                                                                                                                                                                                                                                                                                          ; AX                       ;                       ;
; soc_system:u0|soc_system_configuration_1:stepper_1_steps_out|data_out[8]~_Duplicate_1                                                                                                                                                                                                                                                                           ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_configuration_1:stepper_1_steps_out|data_out[8]~_Duplicate_2                                                                                                                                                                                                                                                                              ; Q                        ;                       ;
; soc_system:u0|soc_system_configuration_1:stepper_1_steps_out|data_out[8]~_Duplicate_2                                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Mult0~132                                                                                                                                                                                                                                                                                                                                                          ; AY                       ;                       ;
; soc_system:u0|soc_system_configuration_1:stepper_1_steps_out|data_out[8]~_Duplicate_2                                                                                                                                                                                                                                                                           ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_configuration_1:stepper_1_steps_out|data_out[8]~_Duplicate_3                                                                                                                                                                                                                                                                              ; Q                        ;                       ;
; soc_system:u0|soc_system_configuration_1:stepper_1_steps_out|data_out[9]                                                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Mult1~333                                                                                                                                                                                                                                                                                                                                                          ; AY                       ;                       ;
; soc_system:u0|soc_system_configuration_1:stepper_1_steps_out|data_out[9]                                                                                                                                                                                                                                                                                        ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_configuration_1:stepper_1_steps_out|data_out[9]~_Duplicate_1                                                                                                                                                                                                                                                                              ; Q                        ;                       ;
; soc_system:u0|soc_system_configuration_1:stepper_1_steps_out|data_out[9]~_Duplicate_1                                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Mult0~473                                                                                                                                                                                                                                                                                                                                                          ; AX                       ;                       ;
; soc_system:u0|soc_system_configuration_1:stepper_1_steps_out|data_out[9]~_Duplicate_1                                                                                                                                                                                                                                                                           ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_configuration_1:stepper_1_steps_out|data_out[9]~_Duplicate_2                                                                                                                                                                                                                                                                              ; Q                        ;                       ;
; soc_system:u0|soc_system_configuration_1:stepper_1_steps_out|data_out[9]~_Duplicate_2                                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Mult0~132                                                                                                                                                                                                                                                                                                                                                          ; AY                       ;                       ;
; soc_system:u0|soc_system_configuration_1:stepper_1_steps_out|data_out[9]~_Duplicate_2                                                                                                                                                                                                                                                                           ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_configuration_1:stepper_1_steps_out|data_out[9]~_Duplicate_3                                                                                                                                                                                                                                                                              ; Q                        ;                       ;
; soc_system:u0|soc_system_configuration_1:stepper_1_steps_out|data_out[10]                                                                                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Mult1~333                                                                                                                                                                                                                                                                                                                                                          ; AY                       ;                       ;
; soc_system:u0|soc_system_configuration_1:stepper_1_steps_out|data_out[10]                                                                                                                                                                                                                                                                                       ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_configuration_1:stepper_1_steps_out|data_out[10]~_Duplicate_1                                                                                                                                                                                                                                                                             ; Q                        ;                       ;
; soc_system:u0|soc_system_configuration_1:stepper_1_steps_out|data_out[10]~_Duplicate_1                                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Mult0~473                                                                                                                                                                                                                                                                                                                                                          ; AX                       ;                       ;
; soc_system:u0|soc_system_configuration_1:stepper_1_steps_out|data_out[10]~_Duplicate_1                                                                                                                                                                                                                                                                          ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_configuration_1:stepper_1_steps_out|data_out[10]~_Duplicate_2                                                                                                                                                                                                                                                                             ; Q                        ;                       ;
; soc_system:u0|soc_system_configuration_1:stepper_1_steps_out|data_out[10]~_Duplicate_2                                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Mult0~132                                                                                                                                                                                                                                                                                                                                                          ; AY                       ;                       ;
; soc_system:u0|soc_system_configuration_1:stepper_1_steps_out|data_out[10]~_Duplicate_2                                                                                                                                                                                                                                                                          ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_configuration_1:stepper_1_steps_out|data_out[10]~_Duplicate_3                                                                                                                                                                                                                                                                             ; Q                        ;                       ;
; soc_system:u0|soc_system_configuration_1:stepper_1_steps_out|data_out[11]                                                                                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Mult1~333                                                                                                                                                                                                                                                                                                                                                          ; AY                       ;                       ;
; soc_system:u0|soc_system_configuration_1:stepper_1_steps_out|data_out[11]                                                                                                                                                                                                                                                                                       ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_configuration_1:stepper_1_steps_out|data_out[11]~_Duplicate_1                                                                                                                                                                                                                                                                             ; Q                        ;                       ;
; soc_system:u0|soc_system_configuration_1:stepper_1_steps_out|data_out[11]~_Duplicate_1                                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Mult0~473                                                                                                                                                                                                                                                                                                                                                          ; AX                       ;                       ;
; soc_system:u0|soc_system_configuration_1:stepper_1_steps_out|data_out[11]~_Duplicate_1                                                                                                                                                                                                                                                                          ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_configuration_1:stepper_1_steps_out|data_out[11]~_Duplicate_2                                                                                                                                                                                                                                                                             ; Q                        ;                       ;
; soc_system:u0|soc_system_configuration_1:stepper_1_steps_out|data_out[11]~_Duplicate_2                                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Mult0~132                                                                                                                                                                                                                                                                                                                                                          ; AY                       ;                       ;
; soc_system:u0|soc_system_configuration_1:stepper_1_steps_out|data_out[11]~_Duplicate_2                                                                                                                                                                                                                                                                          ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_configuration_1:stepper_1_steps_out|data_out[11]~_Duplicate_3                                                                                                                                                                                                                                                                             ; Q                        ;                       ;
; soc_system:u0|soc_system_configuration_1:stepper_1_steps_out|data_out[12]                                                                                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Mult1~333                                                                                                                                                                                                                                                                                                                                                          ; AY                       ;                       ;
; soc_system:u0|soc_system_configuration_1:stepper_1_steps_out|data_out[12]                                                                                                                                                                                                                                                                                       ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_configuration_1:stepper_1_steps_out|data_out[12]~_Duplicate_1                                                                                                                                                                                                                                                                             ; Q                        ;                       ;
; soc_system:u0|soc_system_configuration_1:stepper_1_steps_out|data_out[12]~_Duplicate_1                                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Mult0~473                                                                                                                                                                                                                                                                                                                                                          ; AX                       ;                       ;
; soc_system:u0|soc_system_configuration_1:stepper_1_steps_out|data_out[12]~_Duplicate_1                                                                                                                                                                                                                                                                          ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_configuration_1:stepper_1_steps_out|data_out[12]~_Duplicate_2                                                                                                                                                                                                                                                                             ; Q                        ;                       ;
; soc_system:u0|soc_system_configuration_1:stepper_1_steps_out|data_out[12]~_Duplicate_2                                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Mult0~132                                                                                                                                                                                                                                                                                                                                                          ; AY                       ;                       ;
; soc_system:u0|soc_system_configuration_1:stepper_1_steps_out|data_out[12]~_Duplicate_2                                                                                                                                                                                                                                                                          ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_configuration_1:stepper_1_steps_out|data_out[12]~_Duplicate_3                                                                                                                                                                                                                                                                             ; Q                        ;                       ;
; soc_system:u0|soc_system_configuration_1:stepper_1_steps_out|data_out[13]                                                                                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Mult1~333                                                                                                                                                                                                                                                                                                                                                          ; AY                       ;                       ;
; soc_system:u0|soc_system_configuration_1:stepper_1_steps_out|data_out[13]                                                                                                                                                                                                                                                                                       ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_configuration_1:stepper_1_steps_out|data_out[13]~_Duplicate_1                                                                                                                                                                                                                                                                             ; Q                        ;                       ;
; soc_system:u0|soc_system_configuration_1:stepper_1_steps_out|data_out[13]~_Duplicate_1                                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Mult0~473                                                                                                                                                                                                                                                                                                                                                          ; AX                       ;                       ;
; soc_system:u0|soc_system_configuration_1:stepper_1_steps_out|data_out[13]~_Duplicate_1                                                                                                                                                                                                                                                                          ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_configuration_1:stepper_1_steps_out|data_out[13]~_Duplicate_2                                                                                                                                                                                                                                                                             ; Q                        ;                       ;
; soc_system:u0|soc_system_configuration_1:stepper_1_steps_out|data_out[13]~_Duplicate_2                                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Mult0~132                                                                                                                                                                                                                                                                                                                                                          ; AY                       ;                       ;
; soc_system:u0|soc_system_configuration_1:stepper_1_steps_out|data_out[13]~_Duplicate_2                                                                                                                                                                                                                                                                          ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_configuration_1:stepper_1_steps_out|data_out[13]~_Duplicate_3                                                                                                                                                                                                                                                                             ; Q                        ;                       ;
; soc_system:u0|soc_system_configuration_1:stepper_1_steps_out|data_out[14]                                                                                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Mult1~333                                                                                                                                                                                                                                                                                                                                                          ; AY                       ;                       ;
; soc_system:u0|soc_system_configuration_1:stepper_1_steps_out|data_out[14]                                                                                                                                                                                                                                                                                       ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_configuration_1:stepper_1_steps_out|data_out[14]~_Duplicate_1                                                                                                                                                                                                                                                                             ; Q                        ;                       ;
; soc_system:u0|soc_system_configuration_1:stepper_1_steps_out|data_out[14]~_Duplicate_1                                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Mult0~473                                                                                                                                                                                                                                                                                                                                                          ; AX                       ;                       ;
; soc_system:u0|soc_system_configuration_1:stepper_1_steps_out|data_out[14]~_Duplicate_1                                                                                                                                                                                                                                                                          ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_configuration_1:stepper_1_steps_out|data_out[14]~_Duplicate_2                                                                                                                                                                                                                                                                             ; Q                        ;                       ;
; soc_system:u0|soc_system_configuration_1:stepper_1_steps_out|data_out[14]~_Duplicate_2                                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Mult0~132                                                                                                                                                                                                                                                                                                                                                          ; AY                       ;                       ;
; soc_system:u0|soc_system_configuration_1:stepper_1_steps_out|data_out[14]~_Duplicate_2                                                                                                                                                                                                                                                                          ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_configuration_1:stepper_1_steps_out|data_out[14]~_Duplicate_3                                                                                                                                                                                                                                                                             ; Q                        ;                       ;
; soc_system:u0|soc_system_configuration_1:stepper_1_steps_out|data_out[15]                                                                                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Mult1~333                                                                                                                                                                                                                                                                                                                                                          ; AY                       ;                       ;
; soc_system:u0|soc_system_configuration_1:stepper_1_steps_out|data_out[15]                                                                                                                                                                                                                                                                                       ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_configuration_1:stepper_1_steps_out|data_out[15]~_Duplicate_1                                                                                                                                                                                                                                                                             ; Q                        ;                       ;
; soc_system:u0|soc_system_configuration_1:stepper_1_steps_out|data_out[15]~_Duplicate_1                                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Mult0~473                                                                                                                                                                                                                                                                                                                                                          ; AX                       ;                       ;
; soc_system:u0|soc_system_configuration_1:stepper_1_steps_out|data_out[15]~_Duplicate_1                                                                                                                                                                                                                                                                          ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_configuration_1:stepper_1_steps_out|data_out[15]~_Duplicate_2                                                                                                                                                                                                                                                                             ; Q                        ;                       ;
; soc_system:u0|soc_system_configuration_1:stepper_1_steps_out|data_out[15]~_Duplicate_2                                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Mult0~132                                                                                                                                                                                                                                                                                                                                                          ; AY                       ;                       ;
; soc_system:u0|soc_system_configuration_1:stepper_1_steps_out|data_out[15]~_Duplicate_2                                                                                                                                                                                                                                                                          ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_configuration_1:stepper_1_steps_out|data_out[15]~_Duplicate_3                                                                                                                                                                                                                                                                             ; Q                        ;                       ;
; soc_system:u0|soc_system_configuration_1:stepper_1_steps_out|data_out[16]                                                                                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Mult1~333                                                                                                                                                                                                                                                                                                                                                          ; AY                       ;                       ;
; soc_system:u0|soc_system_configuration_1:stepper_1_steps_out|data_out[16]                                                                                                                                                                                                                                                                                       ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_configuration_1:stepper_1_steps_out|data_out[16]~_Duplicate_1                                                                                                                                                                                                                                                                             ; Q                        ;                       ;
; soc_system:u0|soc_system_configuration_1:stepper_1_steps_out|data_out[16]~_Duplicate_1                                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Mult0~473                                                                                                                                                                                                                                                                                                                                                          ; AX                       ;                       ;
; soc_system:u0|soc_system_configuration_1:stepper_1_steps_out|data_out[16]~_Duplicate_1                                                                                                                                                                                                                                                                          ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_configuration_1:stepper_1_steps_out|data_out[16]~_Duplicate_2                                                                                                                                                                                                                                                                             ; Q                        ;                       ;
; soc_system:u0|soc_system_configuration_1:stepper_1_steps_out|data_out[16]~_Duplicate_2                                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Mult0~132                                                                                                                                                                                                                                                                                                                                                          ; AY                       ;                       ;
; soc_system:u0|soc_system_configuration_1:stepper_1_steps_out|data_out[16]~_Duplicate_2                                                                                                                                                                                                                                                                          ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_configuration_1:stepper_1_steps_out|data_out[16]~_Duplicate_3                                                                                                                                                                                                                                                                             ; Q                        ;                       ;
; soc_system:u0|soc_system_configuration_1:stepper_1_steps_out|data_out[17]                                                                                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Mult1~333                                                                                                                                                                                                                                                                                                                                                          ; AY                       ;                       ;
; soc_system:u0|soc_system_configuration_1:stepper_1_steps_out|data_out[17]                                                                                                                                                                                                                                                                                       ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_configuration_1:stepper_1_steps_out|data_out[17]~_Duplicate_1                                                                                                                                                                                                                                                                             ; Q                        ;                       ;
; soc_system:u0|soc_system_configuration_1:stepper_1_steps_out|data_out[17]~_Duplicate_1                                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Mult0~473                                                                                                                                                                                                                                                                                                                                                          ; AX                       ;                       ;
; soc_system:u0|soc_system_configuration_1:stepper_1_steps_out|data_out[17]~_Duplicate_1                                                                                                                                                                                                                                                                          ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_configuration_1:stepper_1_steps_out|data_out[17]~_Duplicate_2                                                                                                                                                                                                                                                                             ; Q                        ;                       ;
; soc_system:u0|soc_system_configuration_1:stepper_1_steps_out|data_out[17]~_Duplicate_2                                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Mult0~132                                                                                                                                                                                                                                                                                                                                                          ; AY                       ;                       ;
; soc_system:u0|soc_system_configuration_1:stepper_1_steps_out|data_out[17]~_Duplicate_2                                                                                                                                                                                                                                                                          ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_configuration_1:stepper_1_steps_out|data_out[17]~_Duplicate_3                                                                                                                                                                                                                                                                             ; Q                        ;                       ;
; soc_system:u0|soc_system_configuration_1:stepper_1_steps_out|data_out[18]                                                                                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Mult0~132                                                                                                                                                                                                                                                                                                                                                          ; BX                       ;                       ;
; soc_system:u0|soc_system_configuration_1:stepper_1_steps_out|data_out[18]                                                                                                                                                                                                                                                                                       ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_configuration_1:stepper_1_steps_out|data_out[18]~_Duplicate_1                                                                                                                                                                                                                                                                             ; Q                        ;                       ;
; soc_system:u0|soc_system_configuration_1:stepper_1_steps_out|data_out[18]~_Duplicate_1                                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Mult1~mult_hlmac                                                                                                                                                                                                                                                                                                                                                   ; AY                       ;                       ;
; soc_system:u0|soc_system_configuration_1:stepper_1_steps_out|data_out[18]~_Duplicate_1                                                                                                                                                                                                                                                                          ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_configuration_1:stepper_1_steps_out|data_out[18]~_Duplicate_2                                                                                                                                                                                                                                                                             ; Q                        ;                       ;
; soc_system:u0|soc_system_configuration_1:stepper_1_steps_out|data_out[19]                                                                                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Mult0~132                                                                                                                                                                                                                                                                                                                                                          ; BX                       ;                       ;
; soc_system:u0|soc_system_configuration_1:stepper_1_steps_out|data_out[19]                                                                                                                                                                                                                                                                                       ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_configuration_1:stepper_1_steps_out|data_out[19]~_Duplicate_1                                                                                                                                                                                                                                                                             ; Q                        ;                       ;
; soc_system:u0|soc_system_configuration_1:stepper_1_steps_out|data_out[19]~_Duplicate_1                                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Mult1~mult_hlmac                                                                                                                                                                                                                                                                                                                                                   ; AY                       ;                       ;
; soc_system:u0|soc_system_configuration_1:stepper_1_steps_out|data_out[19]~_Duplicate_1                                                                                                                                                                                                                                                                          ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_configuration_1:stepper_1_steps_out|data_out[19]~_Duplicate_2                                                                                                                                                                                                                                                                             ; Q                        ;                       ;
; soc_system:u0|soc_system_configuration_1:stepper_1_steps_out|data_out[20]                                                                                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Mult0~132                                                                                                                                                                                                                                                                                                                                                          ; BX                       ;                       ;
; soc_system:u0|soc_system_configuration_1:stepper_1_steps_out|data_out[20]                                                                                                                                                                                                                                                                                       ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_configuration_1:stepper_1_steps_out|data_out[20]~_Duplicate_1                                                                                                                                                                                                                                                                             ; Q                        ;                       ;
; soc_system:u0|soc_system_configuration_1:stepper_1_steps_out|data_out[20]~_Duplicate_1                                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Mult1~mult_hlmac                                                                                                                                                                                                                                                                                                                                                   ; AY                       ;                       ;
; soc_system:u0|soc_system_configuration_1:stepper_1_steps_out|data_out[20]~_Duplicate_1                                                                                                                                                                                                                                                                          ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_configuration_1:stepper_1_steps_out|data_out[20]~_Duplicate_2                                                                                                                                                                                                                                                                             ; Q                        ;                       ;
; soc_system:u0|soc_system_configuration_1:stepper_1_steps_out|data_out[21]                                                                                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Mult0~132                                                                                                                                                                                                                                                                                                                                                          ; BX                       ;                       ;
; soc_system:u0|soc_system_configuration_1:stepper_1_steps_out|data_out[21]                                                                                                                                                                                                                                                                                       ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_configuration_1:stepper_1_steps_out|data_out[21]~_Duplicate_1                                                                                                                                                                                                                                                                             ; Q                        ;                       ;
; soc_system:u0|soc_system_configuration_1:stepper_1_steps_out|data_out[21]~_Duplicate_1                                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Mult1~mult_hlmac                                                                                                                                                                                                                                                                                                                                                   ; AY                       ;                       ;
; soc_system:u0|soc_system_configuration_1:stepper_1_steps_out|data_out[21]~_Duplicate_1                                                                                                                                                                                                                                                                          ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_configuration_1:stepper_1_steps_out|data_out[21]~_Duplicate_2                                                                                                                                                                                                                                                                             ; Q                        ;                       ;
; soc_system:u0|soc_system_configuration_1:stepper_1_steps_out|data_out[22]                                                                                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Mult0~132                                                                                                                                                                                                                                                                                                                                                          ; BX                       ;                       ;
; soc_system:u0|soc_system_configuration_1:stepper_1_steps_out|data_out[22]                                                                                                                                                                                                                                                                                       ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_configuration_1:stepper_1_steps_out|data_out[22]~_Duplicate_1                                                                                                                                                                                                                                                                             ; Q                        ;                       ;
; soc_system:u0|soc_system_configuration_1:stepper_1_steps_out|data_out[22]~_Duplicate_1                                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Mult1~mult_hlmac                                                                                                                                                                                                                                                                                                                                                   ; AY                       ;                       ;
; soc_system:u0|soc_system_configuration_1:stepper_1_steps_out|data_out[22]~_Duplicate_1                                                                                                                                                                                                                                                                          ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_configuration_1:stepper_1_steps_out|data_out[22]~_Duplicate_2                                                                                                                                                                                                                                                                             ; Q                        ;                       ;
; soc_system:u0|soc_system_configuration_1:stepper_1_steps_out|data_out[23]                                                                                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Mult0~132                                                                                                                                                                                                                                                                                                                                                          ; BX                       ;                       ;
; soc_system:u0|soc_system_configuration_1:stepper_1_steps_out|data_out[23]                                                                                                                                                                                                                                                                                       ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_configuration_1:stepper_1_steps_out|data_out[23]~_Duplicate_1                                                                                                                                                                                                                                                                             ; Q                        ;                       ;
; soc_system:u0|soc_system_configuration_1:stepper_1_steps_out|data_out[23]~_Duplicate_1                                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Mult1~mult_hlmac                                                                                                                                                                                                                                                                                                                                                   ; AY                       ;                       ;
; soc_system:u0|soc_system_configuration_1:stepper_1_steps_out|data_out[23]~_Duplicate_1                                                                                                                                                                                                                                                                          ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_configuration_1:stepper_1_steps_out|data_out[23]~_Duplicate_2                                                                                                                                                                                                                                                                             ; Q                        ;                       ;
; soc_system:u0|soc_system_configuration_1:stepper_1_steps_out|data_out[24]                                                                                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Mult0~132                                                                                                                                                                                                                                                                                                                                                          ; BX                       ;                       ;
; soc_system:u0|soc_system_configuration_1:stepper_1_steps_out|data_out[24]                                                                                                                                                                                                                                                                                       ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_configuration_1:stepper_1_steps_out|data_out[24]~_Duplicate_1                                                                                                                                                                                                                                                                             ; Q                        ;                       ;
; soc_system:u0|soc_system_configuration_1:stepper_1_steps_out|data_out[24]~_Duplicate_1                                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Mult1~mult_hlmac                                                                                                                                                                                                                                                                                                                                                   ; AY                       ;                       ;
; soc_system:u0|soc_system_configuration_1:stepper_1_steps_out|data_out[24]~_Duplicate_1                                                                                                                                                                                                                                                                          ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_configuration_1:stepper_1_steps_out|data_out[24]~_Duplicate_2                                                                                                                                                                                                                                                                             ; Q                        ;                       ;
; soc_system:u0|soc_system_configuration_1:stepper_1_steps_out|data_out[25]                                                                                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Mult0~132                                                                                                                                                                                                                                                                                                                                                          ; BX                       ;                       ;
; soc_system:u0|soc_system_configuration_1:stepper_1_steps_out|data_out[25]                                                                                                                                                                                                                                                                                       ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_configuration_1:stepper_1_steps_out|data_out[25]~_Duplicate_1                                                                                                                                                                                                                                                                             ; Q                        ;                       ;
; soc_system:u0|soc_system_configuration_1:stepper_1_steps_out|data_out[25]~_Duplicate_1                                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Mult1~mult_hlmac                                                                                                                                                                                                                                                                                                                                                   ; AY                       ;                       ;
; soc_system:u0|soc_system_configuration_1:stepper_1_steps_out|data_out[25]~_Duplicate_1                                                                                                                                                                                                                                                                          ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_configuration_1:stepper_1_steps_out|data_out[25]~_Duplicate_2                                                                                                                                                                                                                                                                             ; Q                        ;                       ;
; soc_system:u0|soc_system_configuration_1:stepper_1_steps_out|data_out[26]                                                                                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Mult0~132                                                                                                                                                                                                                                                                                                                                                          ; BX                       ;                       ;
; soc_system:u0|soc_system_configuration_1:stepper_1_steps_out|data_out[26]                                                                                                                                                                                                                                                                                       ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_configuration_1:stepper_1_steps_out|data_out[26]~_Duplicate_1                                                                                                                                                                                                                                                                             ; Q                        ;                       ;
; soc_system:u0|soc_system_configuration_1:stepper_1_steps_out|data_out[26]~_Duplicate_1                                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Mult1~mult_hlmac                                                                                                                                                                                                                                                                                                                                                   ; AY                       ;                       ;
; soc_system:u0|soc_system_configuration_1:stepper_1_steps_out|data_out[26]~_Duplicate_1                                                                                                                                                                                                                                                                          ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_configuration_1:stepper_1_steps_out|data_out[26]~_Duplicate_2                                                                                                                                                                                                                                                                             ; Q                        ;                       ;
; soc_system:u0|soc_system_configuration_1:stepper_1_steps_out|data_out[27]                                                                                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Mult0~132                                                                                                                                                                                                                                                                                                                                                          ; BX                       ;                       ;
; soc_system:u0|soc_system_configuration_1:stepper_1_steps_out|data_out[27]                                                                                                                                                                                                                                                                                       ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_configuration_1:stepper_1_steps_out|data_out[27]~_Duplicate_1                                                                                                                                                                                                                                                                             ; Q                        ;                       ;
; soc_system:u0|soc_system_configuration_1:stepper_1_steps_out|data_out[27]~_Duplicate_1                                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Mult1~mult_hlmac                                                                                                                                                                                                                                                                                                                                                   ; AY                       ;                       ;
; soc_system:u0|soc_system_configuration_1:stepper_1_steps_out|data_out[27]~_Duplicate_1                                                                                                                                                                                                                                                                          ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_configuration_1:stepper_1_steps_out|data_out[27]~_Duplicate_2                                                                                                                                                                                                                                                                             ; Q                        ;                       ;
; soc_system:u0|soc_system_configuration_1:stepper_1_steps_out|data_out[28]                                                                                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Mult0~132                                                                                                                                                                                                                                                                                                                                                          ; BX                       ;                       ;
; soc_system:u0|soc_system_configuration_1:stepper_1_steps_out|data_out[28]                                                                                                                                                                                                                                                                                       ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_configuration_1:stepper_1_steps_out|data_out[28]~_Duplicate_1                                                                                                                                                                                                                                                                             ; Q                        ;                       ;
; soc_system:u0|soc_system_configuration_1:stepper_1_steps_out|data_out[28]~_Duplicate_1                                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Mult1~mult_hlmac                                                                                                                                                                                                                                                                                                                                                   ; AY                       ;                       ;
; soc_system:u0|soc_system_configuration_1:stepper_1_steps_out|data_out[28]~_Duplicate_1                                                                                                                                                                                                                                                                          ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_configuration_1:stepper_1_steps_out|data_out[28]~_Duplicate_2                                                                                                                                                                                                                                                                             ; Q                        ;                       ;
; soc_system:u0|soc_system_configuration_1:stepper_1_steps_out|data_out[29]                                                                                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Mult0~132                                                                                                                                                                                                                                                                                                                                                          ; BX                       ;                       ;
; soc_system:u0|soc_system_configuration_1:stepper_1_steps_out|data_out[29]                                                                                                                                                                                                                                                                                       ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_configuration_1:stepper_1_steps_out|data_out[29]~_Duplicate_1                                                                                                                                                                                                                                                                             ; Q                        ;                       ;
; soc_system:u0|soc_system_configuration_1:stepper_1_steps_out|data_out[29]~_Duplicate_1                                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Mult1~mult_hlmac                                                                                                                                                                                                                                                                                                                                                   ; AY                       ;                       ;
; soc_system:u0|soc_system_configuration_1:stepper_1_steps_out|data_out[29]~_Duplicate_1                                                                                                                                                                                                                                                                          ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_configuration_1:stepper_1_steps_out|data_out[29]~_Duplicate_2                                                                                                                                                                                                                                                                             ; Q                        ;                       ;
; soc_system:u0|soc_system_configuration_1:stepper_1_steps_out|data_out[30]                                                                                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Mult0~132                                                                                                                                                                                                                                                                                                                                                          ; BX                       ;                       ;
; soc_system:u0|soc_system_configuration_1:stepper_1_steps_out|data_out[30]                                                                                                                                                                                                                                                                                       ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_configuration_1:stepper_1_steps_out|data_out[30]~_Duplicate_1                                                                                                                                                                                                                                                                             ; Q                        ;                       ;
; soc_system:u0|soc_system_configuration_1:stepper_1_steps_out|data_out[30]~_Duplicate_1                                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Mult1~mult_hlmac                                                                                                                                                                                                                                                                                                                                                   ; AY                       ;                       ;
; soc_system:u0|soc_system_configuration_1:stepper_1_steps_out|data_out[30]~_Duplicate_1                                                                                                                                                                                                                                                                          ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_configuration_1:stepper_1_steps_out|data_out[30]~_Duplicate_2                                                                                                                                                                                                                                                                             ; Q                        ;                       ;
; soc_system:u0|soc_system_configuration_1:stepper_1_steps_out|data_out[31]                                                                                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Mult0~132                                                                                                                                                                                                                                                                                                                                                          ; BX                       ;                       ;
; soc_system:u0|soc_system_configuration_1:stepper_1_steps_out|data_out[31]                                                                                                                                                                                                                                                                                       ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_configuration_1:stepper_1_steps_out|data_out[31]~_Duplicate_1                                                                                                                                                                                                                                                                             ; Q                        ;                       ;
; soc_system:u0|soc_system_configuration_1:stepper_1_steps_out|data_out[31]~_Duplicate_1                                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Mult1~mult_hlmac                                                                                                                                                                                                                                                                                                                                                   ; AY                       ;                       ;
; soc_system:u0|soc_system_configuration_1:stepper_1_steps_out|data_out[31]~_Duplicate_1                                                                                                                                                                                                                                                                          ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_configuration_1:stepper_1_steps_out|data_out[31]~_Duplicate_2                                                                                                                                                                                                                                                                             ; Q                        ;                       ;
; soc_system:u0|soc_system_configuration_1:stepper_2_steps_out|data_out[0]                                                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Mult3~333                                                                                                                                                                                                                                                                                                                                                          ; AY                       ;                       ;
; soc_system:u0|soc_system_configuration_1:stepper_2_steps_out|data_out[0]                                                                                                                                                                                                                                                                                        ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_configuration_1:stepper_2_steps_out|data_out[0]~_Duplicate_1                                                                                                                                                                                                                                                                              ; Q                        ;                       ;
; soc_system:u0|soc_system_configuration_1:stepper_2_steps_out|data_out[0]~_Duplicate_1                                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Mult2~477                                                                                                                                                                                                                                                                                                                                                          ; AX                       ;                       ;
; soc_system:u0|soc_system_configuration_1:stepper_2_steps_out|data_out[0]~_Duplicate_1                                                                                                                                                                                                                                                                           ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_configuration_1:stepper_2_steps_out|data_out[0]~_Duplicate_2                                                                                                                                                                                                                                                                              ; Q                        ;                       ;
; soc_system:u0|soc_system_configuration_1:stepper_2_steps_out|data_out[0]~_Duplicate_2                                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Mult2~136                                                                                                                                                                                                                                                                                                                                                          ; AY                       ;                       ;
; soc_system:u0|soc_system_configuration_1:stepper_2_steps_out|data_out[0]~_Duplicate_2                                                                                                                                                                                                                                                                           ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_configuration_1:stepper_2_steps_out|data_out[0]~_Duplicate_3                                                                                                                                                                                                                                                                              ; Q                        ;                       ;
; soc_system:u0|soc_system_configuration_1:stepper_2_steps_out|data_out[1]                                                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Mult3~333                                                                                                                                                                                                                                                                                                                                                          ; AY                       ;                       ;
; soc_system:u0|soc_system_configuration_1:stepper_2_steps_out|data_out[1]                                                                                                                                                                                                                                                                                        ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_configuration_1:stepper_2_steps_out|data_out[1]~_Duplicate_1                                                                                                                                                                                                                                                                              ; Q                        ;                       ;
; soc_system:u0|soc_system_configuration_1:stepper_2_steps_out|data_out[1]~_Duplicate_1                                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Mult2~477                                                                                                                                                                                                                                                                                                                                                          ; AX                       ;                       ;
; soc_system:u0|soc_system_configuration_1:stepper_2_steps_out|data_out[1]~_Duplicate_1                                                                                                                                                                                                                                                                           ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_configuration_1:stepper_2_steps_out|data_out[1]~_Duplicate_2                                                                                                                                                                                                                                                                              ; Q                        ;                       ;
; soc_system:u0|soc_system_configuration_1:stepper_2_steps_out|data_out[1]~_Duplicate_2                                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Mult2~136                                                                                                                                                                                                                                                                                                                                                          ; AY                       ;                       ;
; soc_system:u0|soc_system_configuration_1:stepper_2_steps_out|data_out[1]~_Duplicate_2                                                                                                                                                                                                                                                                           ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_configuration_1:stepper_2_steps_out|data_out[1]~_Duplicate_3                                                                                                                                                                                                                                                                              ; Q                        ;                       ;
; soc_system:u0|soc_system_configuration_1:stepper_2_steps_out|data_out[2]                                                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Mult3~333                                                                                                                                                                                                                                                                                                                                                          ; AY                       ;                       ;
; soc_system:u0|soc_system_configuration_1:stepper_2_steps_out|data_out[2]                                                                                                                                                                                                                                                                                        ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_configuration_1:stepper_2_steps_out|data_out[2]~_Duplicate_1                                                                                                                                                                                                                                                                              ; Q                        ;                       ;
; soc_system:u0|soc_system_configuration_1:stepper_2_steps_out|data_out[2]~_Duplicate_1                                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Mult2~477                                                                                                                                                                                                                                                                                                                                                          ; AX                       ;                       ;
; soc_system:u0|soc_system_configuration_1:stepper_2_steps_out|data_out[2]~_Duplicate_1                                                                                                                                                                                                                                                                           ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_configuration_1:stepper_2_steps_out|data_out[2]~_Duplicate_2                                                                                                                                                                                                                                                                              ; Q                        ;                       ;
; soc_system:u0|soc_system_configuration_1:stepper_2_steps_out|data_out[2]~_Duplicate_2                                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Mult2~136                                                                                                                                                                                                                                                                                                                                                          ; AY                       ;                       ;
; soc_system:u0|soc_system_configuration_1:stepper_2_steps_out|data_out[2]~_Duplicate_2                                                                                                                                                                                                                                                                           ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_configuration_1:stepper_2_steps_out|data_out[2]~_Duplicate_3                                                                                                                                                                                                                                                                              ; Q                        ;                       ;
; soc_system:u0|soc_system_configuration_1:stepper_2_steps_out|data_out[3]                                                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Mult3~333                                                                                                                                                                                                                                                                                                                                                          ; AY                       ;                       ;
; soc_system:u0|soc_system_configuration_1:stepper_2_steps_out|data_out[3]                                                                                                                                                                                                                                                                                        ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_configuration_1:stepper_2_steps_out|data_out[3]~_Duplicate_1                                                                                                                                                                                                                                                                              ; Q                        ;                       ;
; soc_system:u0|soc_system_configuration_1:stepper_2_steps_out|data_out[3]~_Duplicate_1                                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Mult2~477                                                                                                                                                                                                                                                                                                                                                          ; AX                       ;                       ;
; soc_system:u0|soc_system_configuration_1:stepper_2_steps_out|data_out[3]~_Duplicate_1                                                                                                                                                                                                                                                                           ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_configuration_1:stepper_2_steps_out|data_out[3]~_Duplicate_2                                                                                                                                                                                                                                                                              ; Q                        ;                       ;
; soc_system:u0|soc_system_configuration_1:stepper_2_steps_out|data_out[3]~_Duplicate_2                                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Mult2~136                                                                                                                                                                                                                                                                                                                                                          ; AY                       ;                       ;
; soc_system:u0|soc_system_configuration_1:stepper_2_steps_out|data_out[3]~_Duplicate_2                                                                                                                                                                                                                                                                           ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_configuration_1:stepper_2_steps_out|data_out[3]~_Duplicate_3                                                                                                                                                                                                                                                                              ; Q                        ;                       ;
; soc_system:u0|soc_system_configuration_1:stepper_2_steps_out|data_out[4]                                                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Mult3~333                                                                                                                                                                                                                                                                                                                                                          ; AY                       ;                       ;
; soc_system:u0|soc_system_configuration_1:stepper_2_steps_out|data_out[4]                                                                                                                                                                                                                                                                                        ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_configuration_1:stepper_2_steps_out|data_out[4]~_Duplicate_1                                                                                                                                                                                                                                                                              ; Q                        ;                       ;
; soc_system:u0|soc_system_configuration_1:stepper_2_steps_out|data_out[4]~_Duplicate_1                                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Mult2~477                                                                                                                                                                                                                                                                                                                                                          ; AX                       ;                       ;
; soc_system:u0|soc_system_configuration_1:stepper_2_steps_out|data_out[4]~_Duplicate_1                                                                                                                                                                                                                                                                           ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_configuration_1:stepper_2_steps_out|data_out[4]~_Duplicate_2                                                                                                                                                                                                                                                                              ; Q                        ;                       ;
; soc_system:u0|soc_system_configuration_1:stepper_2_steps_out|data_out[4]~_Duplicate_2                                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Mult2~136                                                                                                                                                                                                                                                                                                                                                          ; AY                       ;                       ;
; soc_system:u0|soc_system_configuration_1:stepper_2_steps_out|data_out[4]~_Duplicate_2                                                                                                                                                                                                                                                                           ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_configuration_1:stepper_2_steps_out|data_out[4]~_Duplicate_3                                                                                                                                                                                                                                                                              ; Q                        ;                       ;
; soc_system:u0|soc_system_configuration_1:stepper_2_steps_out|data_out[5]                                                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Mult3~333                                                                                                                                                                                                                                                                                                                                                          ; AY                       ;                       ;
; soc_system:u0|soc_system_configuration_1:stepper_2_steps_out|data_out[5]                                                                                                                                                                                                                                                                                        ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_configuration_1:stepper_2_steps_out|data_out[5]~_Duplicate_1                                                                                                                                                                                                                                                                              ; Q                        ;                       ;
; soc_system:u0|soc_system_configuration_1:stepper_2_steps_out|data_out[5]~_Duplicate_1                                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Mult2~477                                                                                                                                                                                                                                                                                                                                                          ; AX                       ;                       ;
; soc_system:u0|soc_system_configuration_1:stepper_2_steps_out|data_out[5]~_Duplicate_1                                                                                                                                                                                                                                                                           ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_configuration_1:stepper_2_steps_out|data_out[5]~_Duplicate_2                                                                                                                                                                                                                                                                              ; Q                        ;                       ;
; soc_system:u0|soc_system_configuration_1:stepper_2_steps_out|data_out[5]~_Duplicate_2                                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Mult2~136                                                                                                                                                                                                                                                                                                                                                          ; AY                       ;                       ;
; soc_system:u0|soc_system_configuration_1:stepper_2_steps_out|data_out[5]~_Duplicate_2                                                                                                                                                                                                                                                                           ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_configuration_1:stepper_2_steps_out|data_out[5]~_Duplicate_3                                                                                                                                                                                                                                                                              ; Q                        ;                       ;
; soc_system:u0|soc_system_configuration_1:stepper_2_steps_out|data_out[6]                                                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Mult3~333                                                                                                                                                                                                                                                                                                                                                          ; AY                       ;                       ;
; soc_system:u0|soc_system_configuration_1:stepper_2_steps_out|data_out[6]                                                                                                                                                                                                                                                                                        ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_configuration_1:stepper_2_steps_out|data_out[6]~_Duplicate_1                                                                                                                                                                                                                                                                              ; Q                        ;                       ;
; soc_system:u0|soc_system_configuration_1:stepper_2_steps_out|data_out[6]~_Duplicate_1                                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Mult2~477                                                                                                                                                                                                                                                                                                                                                          ; AX                       ;                       ;
; soc_system:u0|soc_system_configuration_1:stepper_2_steps_out|data_out[6]~_Duplicate_1                                                                                                                                                                                                                                                                           ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_configuration_1:stepper_2_steps_out|data_out[6]~_Duplicate_2                                                                                                                                                                                                                                                                              ; Q                        ;                       ;
; soc_system:u0|soc_system_configuration_1:stepper_2_steps_out|data_out[6]~_Duplicate_2                                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Mult2~136                                                                                                                                                                                                                                                                                                                                                          ; AY                       ;                       ;
; soc_system:u0|soc_system_configuration_1:stepper_2_steps_out|data_out[6]~_Duplicate_2                                                                                                                                                                                                                                                                           ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_configuration_1:stepper_2_steps_out|data_out[6]~_Duplicate_3                                                                                                                                                                                                                                                                              ; Q                        ;                       ;
; soc_system:u0|soc_system_configuration_1:stepper_2_steps_out|data_out[7]                                                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Mult3~333                                                                                                                                                                                                                                                                                                                                                          ; AY                       ;                       ;
; soc_system:u0|soc_system_configuration_1:stepper_2_steps_out|data_out[7]                                                                                                                                                                                                                                                                                        ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_configuration_1:stepper_2_steps_out|data_out[7]~_Duplicate_1                                                                                                                                                                                                                                                                              ; Q                        ;                       ;
; soc_system:u0|soc_system_configuration_1:stepper_2_steps_out|data_out[7]~_Duplicate_1                                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Mult2~477                                                                                                                                                                                                                                                                                                                                                          ; AX                       ;                       ;
; soc_system:u0|soc_system_configuration_1:stepper_2_steps_out|data_out[7]~_Duplicate_1                                                                                                                                                                                                                                                                           ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_configuration_1:stepper_2_steps_out|data_out[7]~_Duplicate_2                                                                                                                                                                                                                                                                              ; Q                        ;                       ;
; soc_system:u0|soc_system_configuration_1:stepper_2_steps_out|data_out[7]~_Duplicate_2                                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Mult2~136                                                                                                                                                                                                                                                                                                                                                          ; AY                       ;                       ;
; soc_system:u0|soc_system_configuration_1:stepper_2_steps_out|data_out[7]~_Duplicate_2                                                                                                                                                                                                                                                                           ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_configuration_1:stepper_2_steps_out|data_out[7]~_Duplicate_3                                                                                                                                                                                                                                                                              ; Q                        ;                       ;
; soc_system:u0|soc_system_configuration_1:stepper_2_steps_out|data_out[8]                                                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Mult3~333                                                                                                                                                                                                                                                                                                                                                          ; AY                       ;                       ;
; soc_system:u0|soc_system_configuration_1:stepper_2_steps_out|data_out[8]                                                                                                                                                                                                                                                                                        ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_configuration_1:stepper_2_steps_out|data_out[8]~_Duplicate_1                                                                                                                                                                                                                                                                              ; Q                        ;                       ;
; soc_system:u0|soc_system_configuration_1:stepper_2_steps_out|data_out[8]~_Duplicate_1                                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Mult2~477                                                                                                                                                                                                                                                                                                                                                          ; AX                       ;                       ;
; soc_system:u0|soc_system_configuration_1:stepper_2_steps_out|data_out[8]~_Duplicate_1                                                                                                                                                                                                                                                                           ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_configuration_1:stepper_2_steps_out|data_out[8]~_Duplicate_2                                                                                                                                                                                                                                                                              ; Q                        ;                       ;
; soc_system:u0|soc_system_configuration_1:stepper_2_steps_out|data_out[8]~_Duplicate_2                                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Mult2~136                                                                                                                                                                                                                                                                                                                                                          ; AY                       ;                       ;
; soc_system:u0|soc_system_configuration_1:stepper_2_steps_out|data_out[8]~_Duplicate_2                                                                                                                                                                                                                                                                           ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_configuration_1:stepper_2_steps_out|data_out[8]~_Duplicate_3                                                                                                                                                                                                                                                                              ; Q                        ;                       ;
; soc_system:u0|soc_system_configuration_1:stepper_2_steps_out|data_out[9]                                                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Mult3~333                                                                                                                                                                                                                                                                                                                                                          ; AY                       ;                       ;
; soc_system:u0|soc_system_configuration_1:stepper_2_steps_out|data_out[9]                                                                                                                                                                                                                                                                                        ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_configuration_1:stepper_2_steps_out|data_out[9]~_Duplicate_1                                                                                                                                                                                                                                                                              ; Q                        ;                       ;
; soc_system:u0|soc_system_configuration_1:stepper_2_steps_out|data_out[9]~_Duplicate_1                                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Mult2~477                                                                                                                                                                                                                                                                                                                                                          ; AX                       ;                       ;
; soc_system:u0|soc_system_configuration_1:stepper_2_steps_out|data_out[9]~_Duplicate_1                                                                                                                                                                                                                                                                           ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_configuration_1:stepper_2_steps_out|data_out[9]~_Duplicate_2                                                                                                                                                                                                                                                                              ; Q                        ;                       ;
; soc_system:u0|soc_system_configuration_1:stepper_2_steps_out|data_out[9]~_Duplicate_2                                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Mult2~136                                                                                                                                                                                                                                                                                                                                                          ; AY                       ;                       ;
; soc_system:u0|soc_system_configuration_1:stepper_2_steps_out|data_out[9]~_Duplicate_2                                                                                                                                                                                                                                                                           ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_configuration_1:stepper_2_steps_out|data_out[9]~_Duplicate_3                                                                                                                                                                                                                                                                              ; Q                        ;                       ;
; soc_system:u0|soc_system_configuration_1:stepper_2_steps_out|data_out[10]                                                                                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Mult3~333                                                                                                                                                                                                                                                                                                                                                          ; AY                       ;                       ;
; soc_system:u0|soc_system_configuration_1:stepper_2_steps_out|data_out[10]                                                                                                                                                                                                                                                                                       ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_configuration_1:stepper_2_steps_out|data_out[10]~_Duplicate_1                                                                                                                                                                                                                                                                             ; Q                        ;                       ;
; soc_system:u0|soc_system_configuration_1:stepper_2_steps_out|data_out[10]~_Duplicate_1                                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Mult2~477                                                                                                                                                                                                                                                                                                                                                          ; AX                       ;                       ;
; soc_system:u0|soc_system_configuration_1:stepper_2_steps_out|data_out[10]~_Duplicate_1                                                                                                                                                                                                                                                                          ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_configuration_1:stepper_2_steps_out|data_out[10]~_Duplicate_2                                                                                                                                                                                                                                                                             ; Q                        ;                       ;
; soc_system:u0|soc_system_configuration_1:stepper_2_steps_out|data_out[10]~_Duplicate_2                                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Mult2~136                                                                                                                                                                                                                                                                                                                                                          ; AY                       ;                       ;
; soc_system:u0|soc_system_configuration_1:stepper_2_steps_out|data_out[10]~_Duplicate_2                                                                                                                                                                                                                                                                          ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_configuration_1:stepper_2_steps_out|data_out[10]~_Duplicate_3                                                                                                                                                                                                                                                                             ; Q                        ;                       ;
; soc_system:u0|soc_system_configuration_1:stepper_2_steps_out|data_out[11]                                                                                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Mult3~333                                                                                                                                                                                                                                                                                                                                                          ; AY                       ;                       ;
; soc_system:u0|soc_system_configuration_1:stepper_2_steps_out|data_out[11]                                                                                                                                                                                                                                                                                       ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_configuration_1:stepper_2_steps_out|data_out[11]~_Duplicate_1                                                                                                                                                                                                                                                                             ; Q                        ;                       ;
; soc_system:u0|soc_system_configuration_1:stepper_2_steps_out|data_out[11]~_Duplicate_1                                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Mult2~477                                                                                                                                                                                                                                                                                                                                                          ; AX                       ;                       ;
; soc_system:u0|soc_system_configuration_1:stepper_2_steps_out|data_out[11]~_Duplicate_1                                                                                                                                                                                                                                                                          ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_configuration_1:stepper_2_steps_out|data_out[11]~_Duplicate_2                                                                                                                                                                                                                                                                             ; Q                        ;                       ;
; soc_system:u0|soc_system_configuration_1:stepper_2_steps_out|data_out[11]~_Duplicate_2                                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Mult2~136                                                                                                                                                                                                                                                                                                                                                          ; AY                       ;                       ;
; soc_system:u0|soc_system_configuration_1:stepper_2_steps_out|data_out[11]~_Duplicate_2                                                                                                                                                                                                                                                                          ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_configuration_1:stepper_2_steps_out|data_out[11]~_Duplicate_3                                                                                                                                                                                                                                                                             ; Q                        ;                       ;
; soc_system:u0|soc_system_configuration_1:stepper_2_steps_out|data_out[12]                                                                                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Mult3~333                                                                                                                                                                                                                                                                                                                                                          ; AY                       ;                       ;
; soc_system:u0|soc_system_configuration_1:stepper_2_steps_out|data_out[12]                                                                                                                                                                                                                                                                                       ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_configuration_1:stepper_2_steps_out|data_out[12]~_Duplicate_1                                                                                                                                                                                                                                                                             ; Q                        ;                       ;
; soc_system:u0|soc_system_configuration_1:stepper_2_steps_out|data_out[12]~_Duplicate_1                                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Mult2~477                                                                                                                                                                                                                                                                                                                                                          ; AX                       ;                       ;
; soc_system:u0|soc_system_configuration_1:stepper_2_steps_out|data_out[12]~_Duplicate_1                                                                                                                                                                                                                                                                          ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_configuration_1:stepper_2_steps_out|data_out[12]~_Duplicate_2                                                                                                                                                                                                                                                                             ; Q                        ;                       ;
; soc_system:u0|soc_system_configuration_1:stepper_2_steps_out|data_out[12]~_Duplicate_2                                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Mult2~136                                                                                                                                                                                                                                                                                                                                                          ; AY                       ;                       ;
; soc_system:u0|soc_system_configuration_1:stepper_2_steps_out|data_out[12]~_Duplicate_2                                                                                                                                                                                                                                                                          ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_configuration_1:stepper_2_steps_out|data_out[12]~_Duplicate_3                                                                                                                                                                                                                                                                             ; Q                        ;                       ;
; soc_system:u0|soc_system_configuration_1:stepper_2_steps_out|data_out[13]                                                                                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Mult3~333                                                                                                                                                                                                                                                                                                                                                          ; AY                       ;                       ;
; soc_system:u0|soc_system_configuration_1:stepper_2_steps_out|data_out[13]                                                                                                                                                                                                                                                                                       ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_configuration_1:stepper_2_steps_out|data_out[13]~_Duplicate_1                                                                                                                                                                                                                                                                             ; Q                        ;                       ;
; soc_system:u0|soc_system_configuration_1:stepper_2_steps_out|data_out[13]~_Duplicate_1                                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Mult2~477                                                                                                                                                                                                                                                                                                                                                          ; AX                       ;                       ;
; soc_system:u0|soc_system_configuration_1:stepper_2_steps_out|data_out[13]~_Duplicate_1                                                                                                                                                                                                                                                                          ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_configuration_1:stepper_2_steps_out|data_out[13]~_Duplicate_2                                                                                                                                                                                                                                                                             ; Q                        ;                       ;
; soc_system:u0|soc_system_configuration_1:stepper_2_steps_out|data_out[13]~_Duplicate_2                                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Mult2~136                                                                                                                                                                                                                                                                                                                                                          ; AY                       ;                       ;
; soc_system:u0|soc_system_configuration_1:stepper_2_steps_out|data_out[13]~_Duplicate_2                                                                                                                                                                                                                                                                          ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_configuration_1:stepper_2_steps_out|data_out[13]~_Duplicate_3                                                                                                                                                                                                                                                                             ; Q                        ;                       ;
; soc_system:u0|soc_system_configuration_1:stepper_2_steps_out|data_out[14]                                                                                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Mult3~333                                                                                                                                                                                                                                                                                                                                                          ; AY                       ;                       ;
; soc_system:u0|soc_system_configuration_1:stepper_2_steps_out|data_out[14]                                                                                                                                                                                                                                                                                       ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_configuration_1:stepper_2_steps_out|data_out[14]~_Duplicate_1                                                                                                                                                                                                                                                                             ; Q                        ;                       ;
; soc_system:u0|soc_system_configuration_1:stepper_2_steps_out|data_out[14]~_Duplicate_1                                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Mult2~477                                                                                                                                                                                                                                                                                                                                                          ; AX                       ;                       ;
; soc_system:u0|soc_system_configuration_1:stepper_2_steps_out|data_out[14]~_Duplicate_1                                                                                                                                                                                                                                                                          ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_configuration_1:stepper_2_steps_out|data_out[14]~_Duplicate_2                                                                                                                                                                                                                                                                             ; Q                        ;                       ;
; soc_system:u0|soc_system_configuration_1:stepper_2_steps_out|data_out[14]~_Duplicate_2                                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Mult2~136                                                                                                                                                                                                                                                                                                                                                          ; AY                       ;                       ;
; soc_system:u0|soc_system_configuration_1:stepper_2_steps_out|data_out[14]~_Duplicate_2                                                                                                                                                                                                                                                                          ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_configuration_1:stepper_2_steps_out|data_out[14]~_Duplicate_3                                                                                                                                                                                                                                                                             ; Q                        ;                       ;
; soc_system:u0|soc_system_configuration_1:stepper_2_steps_out|data_out[15]                                                                                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Mult3~333                                                                                                                                                                                                                                                                                                                                                          ; AY                       ;                       ;
; soc_system:u0|soc_system_configuration_1:stepper_2_steps_out|data_out[15]                                                                                                                                                                                                                                                                                       ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_configuration_1:stepper_2_steps_out|data_out[15]~_Duplicate_1                                                                                                                                                                                                                                                                             ; Q                        ;                       ;
; soc_system:u0|soc_system_configuration_1:stepper_2_steps_out|data_out[15]~_Duplicate_1                                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Mult2~477                                                                                                                                                                                                                                                                                                                                                          ; AX                       ;                       ;
; soc_system:u0|soc_system_configuration_1:stepper_2_steps_out|data_out[15]~_Duplicate_1                                                                                                                                                                                                                                                                          ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_configuration_1:stepper_2_steps_out|data_out[15]~_Duplicate_2                                                                                                                                                                                                                                                                             ; Q                        ;                       ;
; soc_system:u0|soc_system_configuration_1:stepper_2_steps_out|data_out[15]~_Duplicate_2                                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Mult2~136                                                                                                                                                                                                                                                                                                                                                          ; AY                       ;                       ;
; soc_system:u0|soc_system_configuration_1:stepper_2_steps_out|data_out[15]~_Duplicate_2                                                                                                                                                                                                                                                                          ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_configuration_1:stepper_2_steps_out|data_out[15]~_Duplicate_3                                                                                                                                                                                                                                                                             ; Q                        ;                       ;
; soc_system:u0|soc_system_configuration_1:stepper_2_steps_out|data_out[16]                                                                                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Mult3~333                                                                                                                                                                                                                                                                                                                                                          ; AY                       ;                       ;
; soc_system:u0|soc_system_configuration_1:stepper_2_steps_out|data_out[16]                                                                                                                                                                                                                                                                                       ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_configuration_1:stepper_2_steps_out|data_out[16]~_Duplicate_1                                                                                                                                                                                                                                                                             ; Q                        ;                       ;
; soc_system:u0|soc_system_configuration_1:stepper_2_steps_out|data_out[16]~_Duplicate_1                                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Mult2~477                                                                                                                                                                                                                                                                                                                                                          ; AX                       ;                       ;
; soc_system:u0|soc_system_configuration_1:stepper_2_steps_out|data_out[16]~_Duplicate_1                                                                                                                                                                                                                                                                          ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_configuration_1:stepper_2_steps_out|data_out[16]~_Duplicate_2                                                                                                                                                                                                                                                                             ; Q                        ;                       ;
; soc_system:u0|soc_system_configuration_1:stepper_2_steps_out|data_out[16]~_Duplicate_2                                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Mult2~136                                                                                                                                                                                                                                                                                                                                                          ; AY                       ;                       ;
; soc_system:u0|soc_system_configuration_1:stepper_2_steps_out|data_out[16]~_Duplicate_2                                                                                                                                                                                                                                                                          ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_configuration_1:stepper_2_steps_out|data_out[16]~_Duplicate_3                                                                                                                                                                                                                                                                             ; Q                        ;                       ;
; soc_system:u0|soc_system_configuration_1:stepper_2_steps_out|data_out[17]                                                                                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Mult3~333                                                                                                                                                                                                                                                                                                                                                          ; AY                       ;                       ;
; soc_system:u0|soc_system_configuration_1:stepper_2_steps_out|data_out[17]                                                                                                                                                                                                                                                                                       ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_configuration_1:stepper_2_steps_out|data_out[17]~_Duplicate_1                                                                                                                                                                                                                                                                             ; Q                        ;                       ;
; soc_system:u0|soc_system_configuration_1:stepper_2_steps_out|data_out[17]~_Duplicate_1                                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Mult2~477                                                                                                                                                                                                                                                                                                                                                          ; AX                       ;                       ;
; soc_system:u0|soc_system_configuration_1:stepper_2_steps_out|data_out[17]~_Duplicate_1                                                                                                                                                                                                                                                                          ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_configuration_1:stepper_2_steps_out|data_out[17]~_Duplicate_2                                                                                                                                                                                                                                                                             ; Q                        ;                       ;
; soc_system:u0|soc_system_configuration_1:stepper_2_steps_out|data_out[17]~_Duplicate_2                                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Mult2~136                                                                                                                                                                                                                                                                                                                                                          ; AY                       ;                       ;
; soc_system:u0|soc_system_configuration_1:stepper_2_steps_out|data_out[17]~_Duplicate_2                                                                                                                                                                                                                                                                          ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_configuration_1:stepper_2_steps_out|data_out[17]~_Duplicate_3                                                                                                                                                                                                                                                                             ; Q                        ;                       ;
; soc_system:u0|soc_system_configuration_1:stepper_2_steps_out|data_out[18]                                                                                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Mult2~136                                                                                                                                                                                                                                                                                                                                                          ; BX                       ;                       ;
; soc_system:u0|soc_system_configuration_1:stepper_2_steps_out|data_out[18]                                                                                                                                                                                                                                                                                       ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_configuration_1:stepper_2_steps_out|data_out[18]~_Duplicate_1                                                                                                                                                                                                                                                                             ; Q                        ;                       ;
; soc_system:u0|soc_system_configuration_1:stepper_2_steps_out|data_out[18]~_Duplicate_1                                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Mult3~mult_hlmac                                                                                                                                                                                                                                                                                                                                                   ; AY                       ;                       ;
; soc_system:u0|soc_system_configuration_1:stepper_2_steps_out|data_out[18]~_Duplicate_1                                                                                                                                                                                                                                                                          ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_configuration_1:stepper_2_steps_out|data_out[18]~_Duplicate_2                                                                                                                                                                                                                                                                             ; Q                        ;                       ;
; soc_system:u0|soc_system_configuration_1:stepper_2_steps_out|data_out[19]                                                                                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Mult2~136                                                                                                                                                                                                                                                                                                                                                          ; BX                       ;                       ;
; soc_system:u0|soc_system_configuration_1:stepper_2_steps_out|data_out[19]                                                                                                                                                                                                                                                                                       ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_configuration_1:stepper_2_steps_out|data_out[19]~_Duplicate_1                                                                                                                                                                                                                                                                             ; Q                        ;                       ;
; soc_system:u0|soc_system_configuration_1:stepper_2_steps_out|data_out[19]~_Duplicate_1                                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Mult3~mult_hlmac                                                                                                                                                                                                                                                                                                                                                   ; AY                       ;                       ;
; soc_system:u0|soc_system_configuration_1:stepper_2_steps_out|data_out[19]~_Duplicate_1                                                                                                                                                                                                                                                                          ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_configuration_1:stepper_2_steps_out|data_out[19]~_Duplicate_2                                                                                                                                                                                                                                                                             ; Q                        ;                       ;
; soc_system:u0|soc_system_configuration_1:stepper_2_steps_out|data_out[20]                                                                                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Mult2~136                                                                                                                                                                                                                                                                                                                                                          ; BX                       ;                       ;
; soc_system:u0|soc_system_configuration_1:stepper_2_steps_out|data_out[20]                                                                                                                                                                                                                                                                                       ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_configuration_1:stepper_2_steps_out|data_out[20]~_Duplicate_1                                                                                                                                                                                                                                                                             ; Q                        ;                       ;
; soc_system:u0|soc_system_configuration_1:stepper_2_steps_out|data_out[20]~_Duplicate_1                                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Mult3~mult_hlmac                                                                                                                                                                                                                                                                                                                                                   ; AY                       ;                       ;
; soc_system:u0|soc_system_configuration_1:stepper_2_steps_out|data_out[20]~_Duplicate_1                                                                                                                                                                                                                                                                          ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_configuration_1:stepper_2_steps_out|data_out[20]~_Duplicate_2                                                                                                                                                                                                                                                                             ; Q                        ;                       ;
; soc_system:u0|soc_system_configuration_1:stepper_2_steps_out|data_out[21]                                                                                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Mult2~136                                                                                                                                                                                                                                                                                                                                                          ; BX                       ;                       ;
; soc_system:u0|soc_system_configuration_1:stepper_2_steps_out|data_out[21]                                                                                                                                                                                                                                                                                       ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_configuration_1:stepper_2_steps_out|data_out[21]~_Duplicate_1                                                                                                                                                                                                                                                                             ; Q                        ;                       ;
; soc_system:u0|soc_system_configuration_1:stepper_2_steps_out|data_out[21]~_Duplicate_1                                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Mult3~mult_hlmac                                                                                                                                                                                                                                                                                                                                                   ; AY                       ;                       ;
; soc_system:u0|soc_system_configuration_1:stepper_2_steps_out|data_out[21]~_Duplicate_1                                                                                                                                                                                                                                                                          ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_configuration_1:stepper_2_steps_out|data_out[21]~_Duplicate_2                                                                                                                                                                                                                                                                             ; Q                        ;                       ;
; soc_system:u0|soc_system_configuration_1:stepper_2_steps_out|data_out[22]                                                                                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Mult2~136                                                                                                                                                                                                                                                                                                                                                          ; BX                       ;                       ;
; soc_system:u0|soc_system_configuration_1:stepper_2_steps_out|data_out[22]                                                                                                                                                                                                                                                                                       ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_configuration_1:stepper_2_steps_out|data_out[22]~_Duplicate_1                                                                                                                                                                                                                                                                             ; Q                        ;                       ;
; soc_system:u0|soc_system_configuration_1:stepper_2_steps_out|data_out[22]~_Duplicate_1                                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Mult3~mult_hlmac                                                                                                                                                                                                                                                                                                                                                   ; AY                       ;                       ;
; soc_system:u0|soc_system_configuration_1:stepper_2_steps_out|data_out[22]~_Duplicate_1                                                                                                                                                                                                                                                                          ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_configuration_1:stepper_2_steps_out|data_out[22]~_Duplicate_2                                                                                                                                                                                                                                                                             ; Q                        ;                       ;
; soc_system:u0|soc_system_configuration_1:stepper_2_steps_out|data_out[23]                                                                                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Mult2~136                                                                                                                                                                                                                                                                                                                                                          ; BX                       ;                       ;
; soc_system:u0|soc_system_configuration_1:stepper_2_steps_out|data_out[23]                                                                                                                                                                                                                                                                                       ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_configuration_1:stepper_2_steps_out|data_out[23]~_Duplicate_1                                                                                                                                                                                                                                                                             ; Q                        ;                       ;
; soc_system:u0|soc_system_configuration_1:stepper_2_steps_out|data_out[23]~_Duplicate_1                                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Mult3~mult_hlmac                                                                                                                                                                                                                                                                                                                                                   ; AY                       ;                       ;
; soc_system:u0|soc_system_configuration_1:stepper_2_steps_out|data_out[23]~_Duplicate_1                                                                                                                                                                                                                                                                          ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_configuration_1:stepper_2_steps_out|data_out[23]~_Duplicate_2                                                                                                                                                                                                                                                                             ; Q                        ;                       ;
; soc_system:u0|soc_system_configuration_1:stepper_2_steps_out|data_out[24]                                                                                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Mult2~136                                                                                                                                                                                                                                                                                                                                                          ; BX                       ;                       ;
; soc_system:u0|soc_system_configuration_1:stepper_2_steps_out|data_out[24]                                                                                                                                                                                                                                                                                       ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_configuration_1:stepper_2_steps_out|data_out[24]~_Duplicate_1                                                                                                                                                                                                                                                                             ; Q                        ;                       ;
; soc_system:u0|soc_system_configuration_1:stepper_2_steps_out|data_out[24]~_Duplicate_1                                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Mult3~mult_hlmac                                                                                                                                                                                                                                                                                                                                                   ; AY                       ;                       ;
; soc_system:u0|soc_system_configuration_1:stepper_2_steps_out|data_out[24]~_Duplicate_1                                                                                                                                                                                                                                                                          ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_configuration_1:stepper_2_steps_out|data_out[24]~_Duplicate_2                                                                                                                                                                                                                                                                             ; Q                        ;                       ;
; soc_system:u0|soc_system_configuration_1:stepper_2_steps_out|data_out[25]                                                                                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Mult2~136                                                                                                                                                                                                                                                                                                                                                          ; BX                       ;                       ;
; soc_system:u0|soc_system_configuration_1:stepper_2_steps_out|data_out[25]                                                                                                                                                                                                                                                                                       ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_configuration_1:stepper_2_steps_out|data_out[25]~_Duplicate_1                                                                                                                                                                                                                                                                             ; Q                        ;                       ;
; soc_system:u0|soc_system_configuration_1:stepper_2_steps_out|data_out[25]~_Duplicate_1                                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Mult3~mult_hlmac                                                                                                                                                                                                                                                                                                                                                   ; AY                       ;                       ;
; soc_system:u0|soc_system_configuration_1:stepper_2_steps_out|data_out[25]~_Duplicate_1                                                                                                                                                                                                                                                                          ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_configuration_1:stepper_2_steps_out|data_out[25]~_Duplicate_2                                                                                                                                                                                                                                                                             ; Q                        ;                       ;
; soc_system:u0|soc_system_configuration_1:stepper_2_steps_out|data_out[26]                                                                                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Mult2~136                                                                                                                                                                                                                                                                                                                                                          ; BX                       ;                       ;
; soc_system:u0|soc_system_configuration_1:stepper_2_steps_out|data_out[26]                                                                                                                                                                                                                                                                                       ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_configuration_1:stepper_2_steps_out|data_out[26]~_Duplicate_1                                                                                                                                                                                                                                                                             ; Q                        ;                       ;
; soc_system:u0|soc_system_configuration_1:stepper_2_steps_out|data_out[26]~_Duplicate_1                                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Mult3~mult_hlmac                                                                                                                                                                                                                                                                                                                                                   ; AY                       ;                       ;
; soc_system:u0|soc_system_configuration_1:stepper_2_steps_out|data_out[26]~_Duplicate_1                                                                                                                                                                                                                                                                          ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_configuration_1:stepper_2_steps_out|data_out[26]~_Duplicate_2                                                                                                                                                                                                                                                                             ; Q                        ;                       ;
; soc_system:u0|soc_system_configuration_1:stepper_2_steps_out|data_out[27]                                                                                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Mult2~136                                                                                                                                                                                                                                                                                                                                                          ; BX                       ;                       ;
; soc_system:u0|soc_system_configuration_1:stepper_2_steps_out|data_out[27]                                                                                                                                                                                                                                                                                       ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_configuration_1:stepper_2_steps_out|data_out[27]~_Duplicate_1                                                                                                                                                                                                                                                                             ; Q                        ;                       ;
; soc_system:u0|soc_system_configuration_1:stepper_2_steps_out|data_out[27]~_Duplicate_1                                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Mult3~mult_hlmac                                                                                                                                                                                                                                                                                                                                                   ; AY                       ;                       ;
; soc_system:u0|soc_system_configuration_1:stepper_2_steps_out|data_out[27]~_Duplicate_1                                                                                                                                                                                                                                                                          ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_configuration_1:stepper_2_steps_out|data_out[27]~_Duplicate_2                                                                                                                                                                                                                                                                             ; Q                        ;                       ;
; soc_system:u0|soc_system_configuration_1:stepper_2_steps_out|data_out[28]                                                                                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Mult2~136                                                                                                                                                                                                                                                                                                                                                          ; BX                       ;                       ;
; soc_system:u0|soc_system_configuration_1:stepper_2_steps_out|data_out[28]                                                                                                                                                                                                                                                                                       ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_configuration_1:stepper_2_steps_out|data_out[28]~_Duplicate_1                                                                                                                                                                                                                                                                             ; Q                        ;                       ;
; soc_system:u0|soc_system_configuration_1:stepper_2_steps_out|data_out[28]~_Duplicate_1                                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Mult3~mult_hlmac                                                                                                                                                                                                                                                                                                                                                   ; AY                       ;                       ;
; soc_system:u0|soc_system_configuration_1:stepper_2_steps_out|data_out[28]~_Duplicate_1                                                                                                                                                                                                                                                                          ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_configuration_1:stepper_2_steps_out|data_out[28]~_Duplicate_2                                                                                                                                                                                                                                                                             ; Q                        ;                       ;
; soc_system:u0|soc_system_configuration_1:stepper_2_steps_out|data_out[29]                                                                                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Mult2~136                                                                                                                                                                                                                                                                                                                                                          ; BX                       ;                       ;
; soc_system:u0|soc_system_configuration_1:stepper_2_steps_out|data_out[29]                                                                                                                                                                                                                                                                                       ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_configuration_1:stepper_2_steps_out|data_out[29]~_Duplicate_1                                                                                                                                                                                                                                                                             ; Q                        ;                       ;
; soc_system:u0|soc_system_configuration_1:stepper_2_steps_out|data_out[29]~_Duplicate_1                                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Mult3~mult_hlmac                                                                                                                                                                                                                                                                                                                                                   ; AY                       ;                       ;
; soc_system:u0|soc_system_configuration_1:stepper_2_steps_out|data_out[29]~_Duplicate_1                                                                                                                                                                                                                                                                          ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_configuration_1:stepper_2_steps_out|data_out[29]~_Duplicate_2                                                                                                                                                                                                                                                                             ; Q                        ;                       ;
; soc_system:u0|soc_system_configuration_1:stepper_2_steps_out|data_out[30]                                                                                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Mult2~136                                                                                                                                                                                                                                                                                                                                                          ; BX                       ;                       ;
; soc_system:u0|soc_system_configuration_1:stepper_2_steps_out|data_out[30]                                                                                                                                                                                                                                                                                       ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_configuration_1:stepper_2_steps_out|data_out[30]~_Duplicate_1                                                                                                                                                                                                                                                                             ; Q                        ;                       ;
; soc_system:u0|soc_system_configuration_1:stepper_2_steps_out|data_out[30]~_Duplicate_1                                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Mult3~mult_hlmac                                                                                                                                                                                                                                                                                                                                                   ; AY                       ;                       ;
; soc_system:u0|soc_system_configuration_1:stepper_2_steps_out|data_out[30]~_Duplicate_1                                                                                                                                                                                                                                                                          ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_configuration_1:stepper_2_steps_out|data_out[30]~_Duplicate_2                                                                                                                                                                                                                                                                             ; Q                        ;                       ;
; soc_system:u0|soc_system_configuration_1:stepper_2_steps_out|data_out[31]                                                                                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Mult2~136                                                                                                                                                                                                                                                                                                                                                          ; BX                       ;                       ;
; soc_system:u0|soc_system_configuration_1:stepper_2_steps_out|data_out[31]                                                                                                                                                                                                                                                                                       ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_configuration_1:stepper_2_steps_out|data_out[31]~_Duplicate_1                                                                                                                                                                                                                                                                             ; Q                        ;                       ;
; soc_system:u0|soc_system_configuration_1:stepper_2_steps_out|data_out[31]~_Duplicate_1                                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Mult3~mult_hlmac                                                                                                                                                                                                                                                                                                                                                   ; AY                       ;                       ;
; soc_system:u0|soc_system_configuration_1:stepper_2_steps_out|data_out[31]~_Duplicate_1                                                                                                                                                                                                                                                                          ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_configuration_1:stepper_2_steps_out|data_out[31]~_Duplicate_2                                                                                                                                                                                                                                                                             ; Q                        ;                       ;
; soc_system:u0|soc_system_configuration_1:stepper_3_steps_out|data_out[0]                                                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Mult5~333                                                                                                                                                                                                                                                                                                                                                          ; AY                       ;                       ;
; soc_system:u0|soc_system_configuration_1:stepper_3_steps_out|data_out[0]                                                                                                                                                                                                                                                                                        ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_configuration_1:stepper_3_steps_out|data_out[0]~_Duplicate_1                                                                                                                                                                                                                                                                              ; Q                        ;                       ;
; soc_system:u0|soc_system_configuration_1:stepper_3_steps_out|data_out[0]~_Duplicate_1                                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Mult4~477                                                                                                                                                                                                                                                                                                                                                          ; AX                       ;                       ;
; soc_system:u0|soc_system_configuration_1:stepper_3_steps_out|data_out[0]~_Duplicate_1                                                                                                                                                                                                                                                                           ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_configuration_1:stepper_3_steps_out|data_out[0]~_Duplicate_2                                                                                                                                                                                                                                                                              ; Q                        ;                       ;
; soc_system:u0|soc_system_configuration_1:stepper_3_steps_out|data_out[0]~_Duplicate_2                                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Mult4~136                                                                                                                                                                                                                                                                                                                                                          ; AY                       ;                       ;
; soc_system:u0|soc_system_configuration_1:stepper_3_steps_out|data_out[0]~_Duplicate_2                                                                                                                                                                                                                                                                           ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_configuration_1:stepper_3_steps_out|data_out[0]~_Duplicate_3                                                                                                                                                                                                                                                                              ; Q                        ;                       ;
; soc_system:u0|soc_system_configuration_1:stepper_3_steps_out|data_out[1]                                                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Mult5~333                                                                                                                                                                                                                                                                                                                                                          ; AY                       ;                       ;
; soc_system:u0|soc_system_configuration_1:stepper_3_steps_out|data_out[1]                                                                                                                                                                                                                                                                                        ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_configuration_1:stepper_3_steps_out|data_out[1]~_Duplicate_1                                                                                                                                                                                                                                                                              ; Q                        ;                       ;
; soc_system:u0|soc_system_configuration_1:stepper_3_steps_out|data_out[1]~_Duplicate_1                                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Mult4~477                                                                                                                                                                                                                                                                                                                                                          ; AX                       ;                       ;
; soc_system:u0|soc_system_configuration_1:stepper_3_steps_out|data_out[1]~_Duplicate_1                                                                                                                                                                                                                                                                           ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_configuration_1:stepper_3_steps_out|data_out[1]~_Duplicate_2                                                                                                                                                                                                                                                                              ; Q                        ;                       ;
; soc_system:u0|soc_system_configuration_1:stepper_3_steps_out|data_out[1]~_Duplicate_2                                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Mult4~136                                                                                                                                                                                                                                                                                                                                                          ; AY                       ;                       ;
; soc_system:u0|soc_system_configuration_1:stepper_3_steps_out|data_out[1]~_Duplicate_2                                                                                                                                                                                                                                                                           ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_configuration_1:stepper_3_steps_out|data_out[1]~_Duplicate_3                                                                                                                                                                                                                                                                              ; Q                        ;                       ;
; soc_system:u0|soc_system_configuration_1:stepper_3_steps_out|data_out[2]                                                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Mult5~333                                                                                                                                                                                                                                                                                                                                                          ; AY                       ;                       ;
; soc_system:u0|soc_system_configuration_1:stepper_3_steps_out|data_out[2]                                                                                                                                                                                                                                                                                        ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_configuration_1:stepper_3_steps_out|data_out[2]~_Duplicate_1                                                                                                                                                                                                                                                                              ; Q                        ;                       ;
; soc_system:u0|soc_system_configuration_1:stepper_3_steps_out|data_out[2]~_Duplicate_1                                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Mult4~477                                                                                                                                                                                                                                                                                                                                                          ; AX                       ;                       ;
; soc_system:u0|soc_system_configuration_1:stepper_3_steps_out|data_out[2]~_Duplicate_1                                                                                                                                                                                                                                                                           ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_configuration_1:stepper_3_steps_out|data_out[2]~_Duplicate_2                                                                                                                                                                                                                                                                              ; Q                        ;                       ;
; soc_system:u0|soc_system_configuration_1:stepper_3_steps_out|data_out[2]~_Duplicate_2                                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Mult4~136                                                                                                                                                                                                                                                                                                                                                          ; AY                       ;                       ;
; soc_system:u0|soc_system_configuration_1:stepper_3_steps_out|data_out[2]~_Duplicate_2                                                                                                                                                                                                                                                                           ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_configuration_1:stepper_3_steps_out|data_out[2]~_Duplicate_3                                                                                                                                                                                                                                                                              ; Q                        ;                       ;
; soc_system:u0|soc_system_configuration_1:stepper_3_steps_out|data_out[3]                                                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Mult5~333                                                                                                                                                                                                                                                                                                                                                          ; AY                       ;                       ;
; soc_system:u0|soc_system_configuration_1:stepper_3_steps_out|data_out[3]                                                                                                                                                                                                                                                                                        ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_configuration_1:stepper_3_steps_out|data_out[3]~_Duplicate_1                                                                                                                                                                                                                                                                              ; Q                        ;                       ;
; soc_system:u0|soc_system_configuration_1:stepper_3_steps_out|data_out[3]~_Duplicate_1                                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Mult4~477                                                                                                                                                                                                                                                                                                                                                          ; AX                       ;                       ;
; soc_system:u0|soc_system_configuration_1:stepper_3_steps_out|data_out[3]~_Duplicate_1                                                                                                                                                                                                                                                                           ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_configuration_1:stepper_3_steps_out|data_out[3]~_Duplicate_2                                                                                                                                                                                                                                                                              ; Q                        ;                       ;
; soc_system:u0|soc_system_configuration_1:stepper_3_steps_out|data_out[3]~_Duplicate_2                                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Mult4~136                                                                                                                                                                                                                                                                                                                                                          ; AY                       ;                       ;
; soc_system:u0|soc_system_configuration_1:stepper_3_steps_out|data_out[3]~_Duplicate_2                                                                                                                                                                                                                                                                           ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_configuration_1:stepper_3_steps_out|data_out[3]~_Duplicate_3                                                                                                                                                                                                                                                                              ; Q                        ;                       ;
; soc_system:u0|soc_system_configuration_1:stepper_3_steps_out|data_out[4]                                                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Mult5~333                                                                                                                                                                                                                                                                                                                                                          ; AY                       ;                       ;
; soc_system:u0|soc_system_configuration_1:stepper_3_steps_out|data_out[4]                                                                                                                                                                                                                                                                                        ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_configuration_1:stepper_3_steps_out|data_out[4]~_Duplicate_1                                                                                                                                                                                                                                                                              ; Q                        ;                       ;
; soc_system:u0|soc_system_configuration_1:stepper_3_steps_out|data_out[4]~_Duplicate_1                                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Mult4~477                                                                                                                                                                                                                                                                                                                                                          ; AX                       ;                       ;
; soc_system:u0|soc_system_configuration_1:stepper_3_steps_out|data_out[4]~_Duplicate_1                                                                                                                                                                                                                                                                           ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_configuration_1:stepper_3_steps_out|data_out[4]~_Duplicate_2                                                                                                                                                                                                                                                                              ; Q                        ;                       ;
; soc_system:u0|soc_system_configuration_1:stepper_3_steps_out|data_out[4]~_Duplicate_2                                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Mult4~136                                                                                                                                                                                                                                                                                                                                                          ; AY                       ;                       ;
; soc_system:u0|soc_system_configuration_1:stepper_3_steps_out|data_out[4]~_Duplicate_2                                                                                                                                                                                                                                                                           ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_configuration_1:stepper_3_steps_out|data_out[4]~_Duplicate_3                                                                                                                                                                                                                                                                              ; Q                        ;                       ;
; soc_system:u0|soc_system_configuration_1:stepper_3_steps_out|data_out[5]                                                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Mult5~333                                                                                                                                                                                                                                                                                                                                                          ; AY                       ;                       ;
; soc_system:u0|soc_system_configuration_1:stepper_3_steps_out|data_out[5]                                                                                                                                                                                                                                                                                        ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_configuration_1:stepper_3_steps_out|data_out[5]~_Duplicate_1                                                                                                                                                                                                                                                                              ; Q                        ;                       ;
; soc_system:u0|soc_system_configuration_1:stepper_3_steps_out|data_out[5]~_Duplicate_1                                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Mult4~477                                                                                                                                                                                                                                                                                                                                                          ; AX                       ;                       ;
; soc_system:u0|soc_system_configuration_1:stepper_3_steps_out|data_out[5]~_Duplicate_1                                                                                                                                                                                                                                                                           ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_configuration_1:stepper_3_steps_out|data_out[5]~_Duplicate_2                                                                                                                                                                                                                                                                              ; Q                        ;                       ;
; soc_system:u0|soc_system_configuration_1:stepper_3_steps_out|data_out[5]~_Duplicate_2                                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Mult4~136                                                                                                                                                                                                                                                                                                                                                          ; AY                       ;                       ;
; soc_system:u0|soc_system_configuration_1:stepper_3_steps_out|data_out[5]~_Duplicate_2                                                                                                                                                                                                                                                                           ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_configuration_1:stepper_3_steps_out|data_out[5]~_Duplicate_3                                                                                                                                                                                                                                                                              ; Q                        ;                       ;
; soc_system:u0|soc_system_configuration_1:stepper_3_steps_out|data_out[6]                                                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Mult5~333                                                                                                                                                                                                                                                                                                                                                          ; AY                       ;                       ;
; soc_system:u0|soc_system_configuration_1:stepper_3_steps_out|data_out[6]                                                                                                                                                                                                                                                                                        ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_configuration_1:stepper_3_steps_out|data_out[6]~_Duplicate_1                                                                                                                                                                                                                                                                              ; Q                        ;                       ;
; soc_system:u0|soc_system_configuration_1:stepper_3_steps_out|data_out[6]~_Duplicate_1                                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Mult4~477                                                                                                                                                                                                                                                                                                                                                          ; AX                       ;                       ;
; soc_system:u0|soc_system_configuration_1:stepper_3_steps_out|data_out[6]~_Duplicate_1                                                                                                                                                                                                                                                                           ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_configuration_1:stepper_3_steps_out|data_out[6]~_Duplicate_2                                                                                                                                                                                                                                                                              ; Q                        ;                       ;
; soc_system:u0|soc_system_configuration_1:stepper_3_steps_out|data_out[6]~_Duplicate_2                                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Mult4~136                                                                                                                                                                                                                                                                                                                                                          ; AY                       ;                       ;
; soc_system:u0|soc_system_configuration_1:stepper_3_steps_out|data_out[6]~_Duplicate_2                                                                                                                                                                                                                                                                           ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_configuration_1:stepper_3_steps_out|data_out[6]~_Duplicate_3                                                                                                                                                                                                                                                                              ; Q                        ;                       ;
; soc_system:u0|soc_system_configuration_1:stepper_3_steps_out|data_out[7]                                                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Mult5~333                                                                                                                                                                                                                                                                                                                                                          ; AY                       ;                       ;
; soc_system:u0|soc_system_configuration_1:stepper_3_steps_out|data_out[7]                                                                                                                                                                                                                                                                                        ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_configuration_1:stepper_3_steps_out|data_out[7]~_Duplicate_1                                                                                                                                                                                                                                                                              ; Q                        ;                       ;
; soc_system:u0|soc_system_configuration_1:stepper_3_steps_out|data_out[7]~_Duplicate_1                                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Mult4~477                                                                                                                                                                                                                                                                                                                                                          ; AX                       ;                       ;
; soc_system:u0|soc_system_configuration_1:stepper_3_steps_out|data_out[7]~_Duplicate_1                                                                                                                                                                                                                                                                           ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_configuration_1:stepper_3_steps_out|data_out[7]~_Duplicate_2                                                                                                                                                                                                                                                                              ; Q                        ;                       ;
; soc_system:u0|soc_system_configuration_1:stepper_3_steps_out|data_out[7]~_Duplicate_2                                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Mult4~136                                                                                                                                                                                                                                                                                                                                                          ; AY                       ;                       ;
; soc_system:u0|soc_system_configuration_1:stepper_3_steps_out|data_out[7]~_Duplicate_2                                                                                                                                                                                                                                                                           ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_configuration_1:stepper_3_steps_out|data_out[7]~_Duplicate_3                                                                                                                                                                                                                                                                              ; Q                        ;                       ;
; soc_system:u0|soc_system_configuration_1:stepper_3_steps_out|data_out[8]                                                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Mult5~333                                                                                                                                                                                                                                                                                                                                                          ; AY                       ;                       ;
; soc_system:u0|soc_system_configuration_1:stepper_3_steps_out|data_out[8]                                                                                                                                                                                                                                                                                        ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_configuration_1:stepper_3_steps_out|data_out[8]~_Duplicate_1                                                                                                                                                                                                                                                                              ; Q                        ;                       ;
; soc_system:u0|soc_system_configuration_1:stepper_3_steps_out|data_out[8]~_Duplicate_1                                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Mult4~477                                                                                                                                                                                                                                                                                                                                                          ; AX                       ;                       ;
; soc_system:u0|soc_system_configuration_1:stepper_3_steps_out|data_out[8]~_Duplicate_1                                                                                                                                                                                                                                                                           ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_configuration_1:stepper_3_steps_out|data_out[8]~_Duplicate_2                                                                                                                                                                                                                                                                              ; Q                        ;                       ;
; soc_system:u0|soc_system_configuration_1:stepper_3_steps_out|data_out[8]~_Duplicate_2                                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Mult4~136                                                                                                                                                                                                                                                                                                                                                          ; AY                       ;                       ;
; soc_system:u0|soc_system_configuration_1:stepper_3_steps_out|data_out[8]~_Duplicate_2                                                                                                                                                                                                                                                                           ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_configuration_1:stepper_3_steps_out|data_out[8]~_Duplicate_3                                                                                                                                                                                                                                                                              ; Q                        ;                       ;
; soc_system:u0|soc_system_configuration_1:stepper_3_steps_out|data_out[9]                                                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Mult5~333                                                                                                                                                                                                                                                                                                                                                          ; AY                       ;                       ;
; soc_system:u0|soc_system_configuration_1:stepper_3_steps_out|data_out[9]                                                                                                                                                                                                                                                                                        ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_configuration_1:stepper_3_steps_out|data_out[9]~_Duplicate_1                                                                                                                                                                                                                                                                              ; Q                        ;                       ;
; soc_system:u0|soc_system_configuration_1:stepper_3_steps_out|data_out[9]~_Duplicate_1                                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Mult4~477                                                                                                                                                                                                                                                                                                                                                          ; AX                       ;                       ;
; soc_system:u0|soc_system_configuration_1:stepper_3_steps_out|data_out[9]~_Duplicate_1                                                                                                                                                                                                                                                                           ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_configuration_1:stepper_3_steps_out|data_out[9]~_Duplicate_2                                                                                                                                                                                                                                                                              ; Q                        ;                       ;
; soc_system:u0|soc_system_configuration_1:stepper_3_steps_out|data_out[9]~_Duplicate_2                                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Mult4~136                                                                                                                                                                                                                                                                                                                                                          ; AY                       ;                       ;
; soc_system:u0|soc_system_configuration_1:stepper_3_steps_out|data_out[9]~_Duplicate_2                                                                                                                                                                                                                                                                           ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_configuration_1:stepper_3_steps_out|data_out[9]~_Duplicate_3                                                                                                                                                                                                                                                                              ; Q                        ;                       ;
; soc_system:u0|soc_system_configuration_1:stepper_3_steps_out|data_out[10]                                                                                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Mult5~333                                                                                                                                                                                                                                                                                                                                                          ; AY                       ;                       ;
; soc_system:u0|soc_system_configuration_1:stepper_3_steps_out|data_out[10]                                                                                                                                                                                                                                                                                       ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_configuration_1:stepper_3_steps_out|data_out[10]~_Duplicate_1                                                                                                                                                                                                                                                                             ; Q                        ;                       ;
; soc_system:u0|soc_system_configuration_1:stepper_3_steps_out|data_out[10]~_Duplicate_1                                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Mult4~477                                                                                                                                                                                                                                                                                                                                                          ; AX                       ;                       ;
; soc_system:u0|soc_system_configuration_1:stepper_3_steps_out|data_out[10]~_Duplicate_1                                                                                                                                                                                                                                                                          ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_configuration_1:stepper_3_steps_out|data_out[10]~_Duplicate_2                                                                                                                                                                                                                                                                             ; Q                        ;                       ;
; soc_system:u0|soc_system_configuration_1:stepper_3_steps_out|data_out[10]~_Duplicate_2                                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Mult4~136                                                                                                                                                                                                                                                                                                                                                          ; AY                       ;                       ;
; soc_system:u0|soc_system_configuration_1:stepper_3_steps_out|data_out[10]~_Duplicate_2                                                                                                                                                                                                                                                                          ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_configuration_1:stepper_3_steps_out|data_out[10]~_Duplicate_3                                                                                                                                                                                                                                                                             ; Q                        ;                       ;
; soc_system:u0|soc_system_configuration_1:stepper_3_steps_out|data_out[11]                                                                                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Mult5~333                                                                                                                                                                                                                                                                                                                                                          ; AY                       ;                       ;
; soc_system:u0|soc_system_configuration_1:stepper_3_steps_out|data_out[11]                                                                                                                                                                                                                                                                                       ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_configuration_1:stepper_3_steps_out|data_out[11]~_Duplicate_1                                                                                                                                                                                                                                                                             ; Q                        ;                       ;
; soc_system:u0|soc_system_configuration_1:stepper_3_steps_out|data_out[11]~_Duplicate_1                                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Mult4~477                                                                                                                                                                                                                                                                                                                                                          ; AX                       ;                       ;
; soc_system:u0|soc_system_configuration_1:stepper_3_steps_out|data_out[11]~_Duplicate_1                                                                                                                                                                                                                                                                          ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_configuration_1:stepper_3_steps_out|data_out[11]~_Duplicate_2                                                                                                                                                                                                                                                                             ; Q                        ;                       ;
; soc_system:u0|soc_system_configuration_1:stepper_3_steps_out|data_out[11]~_Duplicate_2                                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Mult4~136                                                                                                                                                                                                                                                                                                                                                          ; AY                       ;                       ;
; soc_system:u0|soc_system_configuration_1:stepper_3_steps_out|data_out[11]~_Duplicate_2                                                                                                                                                                                                                                                                          ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_configuration_1:stepper_3_steps_out|data_out[11]~_Duplicate_3                                                                                                                                                                                                                                                                             ; Q                        ;                       ;
; soc_system:u0|soc_system_configuration_1:stepper_3_steps_out|data_out[12]                                                                                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Mult5~333                                                                                                                                                                                                                                                                                                                                                          ; AY                       ;                       ;
; soc_system:u0|soc_system_configuration_1:stepper_3_steps_out|data_out[12]                                                                                                                                                                                                                                                                                       ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_configuration_1:stepper_3_steps_out|data_out[12]~_Duplicate_1                                                                                                                                                                                                                                                                             ; Q                        ;                       ;
; soc_system:u0|soc_system_configuration_1:stepper_3_steps_out|data_out[12]~_Duplicate_1                                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Mult4~477                                                                                                                                                                                                                                                                                                                                                          ; AX                       ;                       ;
; soc_system:u0|soc_system_configuration_1:stepper_3_steps_out|data_out[12]~_Duplicate_1                                                                                                                                                                                                                                                                          ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_configuration_1:stepper_3_steps_out|data_out[12]~_Duplicate_2                                                                                                                                                                                                                                                                             ; Q                        ;                       ;
; soc_system:u0|soc_system_configuration_1:stepper_3_steps_out|data_out[12]~_Duplicate_2                                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Mult4~136                                                                                                                                                                                                                                                                                                                                                          ; AY                       ;                       ;
; soc_system:u0|soc_system_configuration_1:stepper_3_steps_out|data_out[12]~_Duplicate_2                                                                                                                                                                                                                                                                          ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_configuration_1:stepper_3_steps_out|data_out[12]~_Duplicate_3                                                                                                                                                                                                                                                                             ; Q                        ;                       ;
; soc_system:u0|soc_system_configuration_1:stepper_3_steps_out|data_out[13]                                                                                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Mult5~333                                                                                                                                                                                                                                                                                                                                                          ; AY                       ;                       ;
; soc_system:u0|soc_system_configuration_1:stepper_3_steps_out|data_out[13]                                                                                                                                                                                                                                                                                       ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_configuration_1:stepper_3_steps_out|data_out[13]~_Duplicate_1                                                                                                                                                                                                                                                                             ; Q                        ;                       ;
; soc_system:u0|soc_system_configuration_1:stepper_3_steps_out|data_out[13]~_Duplicate_1                                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Mult4~477                                                                                                                                                                                                                                                                                                                                                          ; AX                       ;                       ;
; soc_system:u0|soc_system_configuration_1:stepper_3_steps_out|data_out[13]~_Duplicate_1                                                                                                                                                                                                                                                                          ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_configuration_1:stepper_3_steps_out|data_out[13]~_Duplicate_2                                                                                                                                                                                                                                                                             ; Q                        ;                       ;
; soc_system:u0|soc_system_configuration_1:stepper_3_steps_out|data_out[13]~_Duplicate_2                                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Mult4~136                                                                                                                                                                                                                                                                                                                                                          ; AY                       ;                       ;
; soc_system:u0|soc_system_configuration_1:stepper_3_steps_out|data_out[13]~_Duplicate_2                                                                                                                                                                                                                                                                          ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_configuration_1:stepper_3_steps_out|data_out[13]~_Duplicate_3                                                                                                                                                                                                                                                                             ; Q                        ;                       ;
; soc_system:u0|soc_system_configuration_1:stepper_3_steps_out|data_out[14]                                                                                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Mult5~333                                                                                                                                                                                                                                                                                                                                                          ; AY                       ;                       ;
; soc_system:u0|soc_system_configuration_1:stepper_3_steps_out|data_out[14]                                                                                                                                                                                                                                                                                       ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_configuration_1:stepper_3_steps_out|data_out[14]~_Duplicate_1                                                                                                                                                                                                                                                                             ; Q                        ;                       ;
; soc_system:u0|soc_system_configuration_1:stepper_3_steps_out|data_out[14]~_Duplicate_1                                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Mult4~477                                                                                                                                                                                                                                                                                                                                                          ; AX                       ;                       ;
; soc_system:u0|soc_system_configuration_1:stepper_3_steps_out|data_out[14]~_Duplicate_1                                                                                                                                                                                                                                                                          ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_configuration_1:stepper_3_steps_out|data_out[14]~_Duplicate_2                                                                                                                                                                                                                                                                             ; Q                        ;                       ;
; soc_system:u0|soc_system_configuration_1:stepper_3_steps_out|data_out[14]~_Duplicate_2                                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Mult4~136                                                                                                                                                                                                                                                                                                                                                          ; AY                       ;                       ;
; soc_system:u0|soc_system_configuration_1:stepper_3_steps_out|data_out[14]~_Duplicate_2                                                                                                                                                                                                                                                                          ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_configuration_1:stepper_3_steps_out|data_out[14]~_Duplicate_3                                                                                                                                                                                                                                                                             ; Q                        ;                       ;
; soc_system:u0|soc_system_configuration_1:stepper_3_steps_out|data_out[15]                                                                                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Mult5~333                                                                                                                                                                                                                                                                                                                                                          ; AY                       ;                       ;
; soc_system:u0|soc_system_configuration_1:stepper_3_steps_out|data_out[15]                                                                                                                                                                                                                                                                                       ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_configuration_1:stepper_3_steps_out|data_out[15]~_Duplicate_1                                                                                                                                                                                                                                                                             ; Q                        ;                       ;
; soc_system:u0|soc_system_configuration_1:stepper_3_steps_out|data_out[15]~_Duplicate_1                                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Mult4~477                                                                                                                                                                                                                                                                                                                                                          ; AX                       ;                       ;
; soc_system:u0|soc_system_configuration_1:stepper_3_steps_out|data_out[15]~_Duplicate_1                                                                                                                                                                                                                                                                          ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_configuration_1:stepper_3_steps_out|data_out[15]~_Duplicate_2                                                                                                                                                                                                                                                                             ; Q                        ;                       ;
; soc_system:u0|soc_system_configuration_1:stepper_3_steps_out|data_out[15]~_Duplicate_2                                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Mult4~136                                                                                                                                                                                                                                                                                                                                                          ; AY                       ;                       ;
; soc_system:u0|soc_system_configuration_1:stepper_3_steps_out|data_out[15]~_Duplicate_2                                                                                                                                                                                                                                                                          ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_configuration_1:stepper_3_steps_out|data_out[15]~_Duplicate_3                                                                                                                                                                                                                                                                             ; Q                        ;                       ;
; soc_system:u0|soc_system_configuration_1:stepper_3_steps_out|data_out[16]                                                                                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Mult5~333                                                                                                                                                                                                                                                                                                                                                          ; AY                       ;                       ;
; soc_system:u0|soc_system_configuration_1:stepper_3_steps_out|data_out[16]                                                                                                                                                                                                                                                                                       ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_configuration_1:stepper_3_steps_out|data_out[16]~_Duplicate_1                                                                                                                                                                                                                                                                             ; Q                        ;                       ;
; soc_system:u0|soc_system_configuration_1:stepper_3_steps_out|data_out[16]~_Duplicate_1                                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Mult4~477                                                                                                                                                                                                                                                                                                                                                          ; AX                       ;                       ;
; soc_system:u0|soc_system_configuration_1:stepper_3_steps_out|data_out[16]~_Duplicate_1                                                                                                                                                                                                                                                                          ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_configuration_1:stepper_3_steps_out|data_out[16]~_Duplicate_2                                                                                                                                                                                                                                                                             ; Q                        ;                       ;
; soc_system:u0|soc_system_configuration_1:stepper_3_steps_out|data_out[16]~_Duplicate_2                                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Mult4~136                                                                                                                                                                                                                                                                                                                                                          ; AY                       ;                       ;
; soc_system:u0|soc_system_configuration_1:stepper_3_steps_out|data_out[16]~_Duplicate_2                                                                                                                                                                                                                                                                          ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_configuration_1:stepper_3_steps_out|data_out[16]~_Duplicate_3                                                                                                                                                                                                                                                                             ; Q                        ;                       ;
; soc_system:u0|soc_system_configuration_1:stepper_3_steps_out|data_out[17]                                                                                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Mult5~333                                                                                                                                                                                                                                                                                                                                                          ; AY                       ;                       ;
; soc_system:u0|soc_system_configuration_1:stepper_3_steps_out|data_out[17]                                                                                                                                                                                                                                                                                       ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_configuration_1:stepper_3_steps_out|data_out[17]~_Duplicate_1                                                                                                                                                                                                                                                                             ; Q                        ;                       ;
; soc_system:u0|soc_system_configuration_1:stepper_3_steps_out|data_out[17]~_Duplicate_1                                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Mult4~477                                                                                                                                                                                                                                                                                                                                                          ; AX                       ;                       ;
; soc_system:u0|soc_system_configuration_1:stepper_3_steps_out|data_out[17]~_Duplicate_1                                                                                                                                                                                                                                                                          ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_configuration_1:stepper_3_steps_out|data_out[17]~_Duplicate_2                                                                                                                                                                                                                                                                             ; Q                        ;                       ;
; soc_system:u0|soc_system_configuration_1:stepper_3_steps_out|data_out[17]~_Duplicate_2                                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Mult4~136                                                                                                                                                                                                                                                                                                                                                          ; AY                       ;                       ;
; soc_system:u0|soc_system_configuration_1:stepper_3_steps_out|data_out[17]~_Duplicate_2                                                                                                                                                                                                                                                                          ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_configuration_1:stepper_3_steps_out|data_out[17]~_Duplicate_3                                                                                                                                                                                                                                                                             ; Q                        ;                       ;
; soc_system:u0|soc_system_configuration_1:stepper_3_steps_out|data_out[18]                                                                                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Mult4~136                                                                                                                                                                                                                                                                                                                                                          ; BX                       ;                       ;
; soc_system:u0|soc_system_configuration_1:stepper_3_steps_out|data_out[18]                                                                                                                                                                                                                                                                                       ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_configuration_1:stepper_3_steps_out|data_out[18]~_Duplicate_1                                                                                                                                                                                                                                                                             ; Q                        ;                       ;
; soc_system:u0|soc_system_configuration_1:stepper_3_steps_out|data_out[18]~_Duplicate_1                                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Mult5~mult_hlmac                                                                                                                                                                                                                                                                                                                                                   ; AY                       ;                       ;
; soc_system:u0|soc_system_configuration_1:stepper_3_steps_out|data_out[18]~_Duplicate_1                                                                                                                                                                                                                                                                          ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_configuration_1:stepper_3_steps_out|data_out[18]~_Duplicate_2                                                                                                                                                                                                                                                                             ; Q                        ;                       ;
; soc_system:u0|soc_system_configuration_1:stepper_3_steps_out|data_out[19]                                                                                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Mult4~136                                                                                                                                                                                                                                                                                                                                                          ; BX                       ;                       ;
; soc_system:u0|soc_system_configuration_1:stepper_3_steps_out|data_out[19]                                                                                                                                                                                                                                                                                       ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_configuration_1:stepper_3_steps_out|data_out[19]~_Duplicate_1                                                                                                                                                                                                                                                                             ; Q                        ;                       ;
; soc_system:u0|soc_system_configuration_1:stepper_3_steps_out|data_out[19]~_Duplicate_1                                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Mult5~mult_hlmac                                                                                                                                                                                                                                                                                                                                                   ; AY                       ;                       ;
; soc_system:u0|soc_system_configuration_1:stepper_3_steps_out|data_out[19]~_Duplicate_1                                                                                                                                                                                                                                                                          ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_configuration_1:stepper_3_steps_out|data_out[19]~_Duplicate_2                                                                                                                                                                                                                                                                             ; Q                        ;                       ;
; soc_system:u0|soc_system_configuration_1:stepper_3_steps_out|data_out[20]                                                                                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Mult4~136                                                                                                                                                                                                                                                                                                                                                          ; BX                       ;                       ;
; soc_system:u0|soc_system_configuration_1:stepper_3_steps_out|data_out[20]                                                                                                                                                                                                                                                                                       ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_configuration_1:stepper_3_steps_out|data_out[20]~_Duplicate_1                                                                                                                                                                                                                                                                             ; Q                        ;                       ;
; soc_system:u0|soc_system_configuration_1:stepper_3_steps_out|data_out[20]~_Duplicate_1                                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Mult5~mult_hlmac                                                                                                                                                                                                                                                                                                                                                   ; AY                       ;                       ;
; soc_system:u0|soc_system_configuration_1:stepper_3_steps_out|data_out[20]~_Duplicate_1                                                                                                                                                                                                                                                                          ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_configuration_1:stepper_3_steps_out|data_out[20]~_Duplicate_2                                                                                                                                                                                                                                                                             ; Q                        ;                       ;
; soc_system:u0|soc_system_configuration_1:stepper_3_steps_out|data_out[21]                                                                                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Mult4~136                                                                                                                                                                                                                                                                                                                                                          ; BX                       ;                       ;
; soc_system:u0|soc_system_configuration_1:stepper_3_steps_out|data_out[21]                                                                                                                                                                                                                                                                                       ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_configuration_1:stepper_3_steps_out|data_out[21]~_Duplicate_1                                                                                                                                                                                                                                                                             ; Q                        ;                       ;
; soc_system:u0|soc_system_configuration_1:stepper_3_steps_out|data_out[21]~_Duplicate_1                                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Mult5~mult_hlmac                                                                                                                                                                                                                                                                                                                                                   ; AY                       ;                       ;
; soc_system:u0|soc_system_configuration_1:stepper_3_steps_out|data_out[21]~_Duplicate_1                                                                                                                                                                                                                                                                          ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_configuration_1:stepper_3_steps_out|data_out[21]~_Duplicate_2                                                                                                                                                                                                                                                                             ; Q                        ;                       ;
; soc_system:u0|soc_system_configuration_1:stepper_3_steps_out|data_out[22]                                                                                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Mult4~136                                                                                                                                                                                                                                                                                                                                                          ; BX                       ;                       ;
; soc_system:u0|soc_system_configuration_1:stepper_3_steps_out|data_out[22]                                                                                                                                                                                                                                                                                       ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_configuration_1:stepper_3_steps_out|data_out[22]~_Duplicate_1                                                                                                                                                                                                                                                                             ; Q                        ;                       ;
; soc_system:u0|soc_system_configuration_1:stepper_3_steps_out|data_out[22]~_Duplicate_1                                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Mult5~mult_hlmac                                                                                                                                                                                                                                                                                                                                                   ; AY                       ;                       ;
; soc_system:u0|soc_system_configuration_1:stepper_3_steps_out|data_out[22]~_Duplicate_1                                                                                                                                                                                                                                                                          ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_configuration_1:stepper_3_steps_out|data_out[22]~_Duplicate_2                                                                                                                                                                                                                                                                             ; Q                        ;                       ;
; soc_system:u0|soc_system_configuration_1:stepper_3_steps_out|data_out[23]                                                                                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Mult4~136                                                                                                                                                                                                                                                                                                                                                          ; BX                       ;                       ;
; soc_system:u0|soc_system_configuration_1:stepper_3_steps_out|data_out[23]                                                                                                                                                                                                                                                                                       ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_configuration_1:stepper_3_steps_out|data_out[23]~_Duplicate_1                                                                                                                                                                                                                                                                             ; Q                        ;                       ;
; soc_system:u0|soc_system_configuration_1:stepper_3_steps_out|data_out[23]~_Duplicate_1                                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Mult5~mult_hlmac                                                                                                                                                                                                                                                                                                                                                   ; AY                       ;                       ;
; soc_system:u0|soc_system_configuration_1:stepper_3_steps_out|data_out[23]~_Duplicate_1                                                                                                                                                                                                                                                                          ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_configuration_1:stepper_3_steps_out|data_out[23]~_Duplicate_2                                                                                                                                                                                                                                                                             ; Q                        ;                       ;
; soc_system:u0|soc_system_configuration_1:stepper_3_steps_out|data_out[24]                                                                                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Mult4~136                                                                                                                                                                                                                                                                                                                                                          ; BX                       ;                       ;
; soc_system:u0|soc_system_configuration_1:stepper_3_steps_out|data_out[24]                                                                                                                                                                                                                                                                                       ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_configuration_1:stepper_3_steps_out|data_out[24]~_Duplicate_1                                                                                                                                                                                                                                                                             ; Q                        ;                       ;
; soc_system:u0|soc_system_configuration_1:stepper_3_steps_out|data_out[24]~_Duplicate_1                                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Mult5~mult_hlmac                                                                                                                                                                                                                                                                                                                                                   ; AY                       ;                       ;
; soc_system:u0|soc_system_configuration_1:stepper_3_steps_out|data_out[24]~_Duplicate_1                                                                                                                                                                                                                                                                          ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_configuration_1:stepper_3_steps_out|data_out[24]~_Duplicate_2                                                                                                                                                                                                                                                                             ; Q                        ;                       ;
; soc_system:u0|soc_system_configuration_1:stepper_3_steps_out|data_out[25]                                                                                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Mult4~136                                                                                                                                                                                                                                                                                                                                                          ; BX                       ;                       ;
; soc_system:u0|soc_system_configuration_1:stepper_3_steps_out|data_out[25]                                                                                                                                                                                                                                                                                       ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_configuration_1:stepper_3_steps_out|data_out[25]~_Duplicate_1                                                                                                                                                                                                                                                                             ; Q                        ;                       ;
; soc_system:u0|soc_system_configuration_1:stepper_3_steps_out|data_out[25]~_Duplicate_1                                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Mult5~mult_hlmac                                                                                                                                                                                                                                                                                                                                                   ; AY                       ;                       ;
; soc_system:u0|soc_system_configuration_1:stepper_3_steps_out|data_out[25]~_Duplicate_1                                                                                                                                                                                                                                                                          ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_configuration_1:stepper_3_steps_out|data_out[25]~_Duplicate_2                                                                                                                                                                                                                                                                             ; Q                        ;                       ;
; soc_system:u0|soc_system_configuration_1:stepper_3_steps_out|data_out[26]                                                                                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Mult4~136                                                                                                                                                                                                                                                                                                                                                          ; BX                       ;                       ;
; soc_system:u0|soc_system_configuration_1:stepper_3_steps_out|data_out[26]                                                                                                                                                                                                                                                                                       ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_configuration_1:stepper_3_steps_out|data_out[26]~_Duplicate_1                                                                                                                                                                                                                                                                             ; Q                        ;                       ;
; soc_system:u0|soc_system_configuration_1:stepper_3_steps_out|data_out[26]~_Duplicate_1                                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Mult5~mult_hlmac                                                                                                                                                                                                                                                                                                                                                   ; AY                       ;                       ;
; soc_system:u0|soc_system_configuration_1:stepper_3_steps_out|data_out[26]~_Duplicate_1                                                                                                                                                                                                                                                                          ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_configuration_1:stepper_3_steps_out|data_out[26]~_Duplicate_2                                                                                                                                                                                                                                                                             ; Q                        ;                       ;
; soc_system:u0|soc_system_configuration_1:stepper_3_steps_out|data_out[27]                                                                                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Mult4~136                                                                                                                                                                                                                                                                                                                                                          ; BX                       ;                       ;
; soc_system:u0|soc_system_configuration_1:stepper_3_steps_out|data_out[27]                                                                                                                                                                                                                                                                                       ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_configuration_1:stepper_3_steps_out|data_out[27]~_Duplicate_1                                                                                                                                                                                                                                                                             ; Q                        ;                       ;
; soc_system:u0|soc_system_configuration_1:stepper_3_steps_out|data_out[27]~_Duplicate_1                                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Mult5~mult_hlmac                                                                                                                                                                                                                                                                                                                                                   ; AY                       ;                       ;
; soc_system:u0|soc_system_configuration_1:stepper_3_steps_out|data_out[27]~_Duplicate_1                                                                                                                                                                                                                                                                          ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_configuration_1:stepper_3_steps_out|data_out[27]~_Duplicate_2                                                                                                                                                                                                                                                                             ; Q                        ;                       ;
; soc_system:u0|soc_system_configuration_1:stepper_3_steps_out|data_out[28]                                                                                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Mult4~136                                                                                                                                                                                                                                                                                                                                                          ; BX                       ;                       ;
; soc_system:u0|soc_system_configuration_1:stepper_3_steps_out|data_out[28]                                                                                                                                                                                                                                                                                       ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_configuration_1:stepper_3_steps_out|data_out[28]~_Duplicate_1                                                                                                                                                                                                                                                                             ; Q                        ;                       ;
; soc_system:u0|soc_system_configuration_1:stepper_3_steps_out|data_out[28]~_Duplicate_1                                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Mult5~mult_hlmac                                                                                                                                                                                                                                                                                                                                                   ; AY                       ;                       ;
; soc_system:u0|soc_system_configuration_1:stepper_3_steps_out|data_out[28]~_Duplicate_1                                                                                                                                                                                                                                                                          ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_configuration_1:stepper_3_steps_out|data_out[28]~_Duplicate_2                                                                                                                                                                                                                                                                             ; Q                        ;                       ;
; soc_system:u0|soc_system_configuration_1:stepper_3_steps_out|data_out[29]                                                                                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Mult4~136                                                                                                                                                                                                                                                                                                                                                          ; BX                       ;                       ;
; soc_system:u0|soc_system_configuration_1:stepper_3_steps_out|data_out[29]                                                                                                                                                                                                                                                                                       ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_configuration_1:stepper_3_steps_out|data_out[29]~_Duplicate_1                                                                                                                                                                                                                                                                             ; Q                        ;                       ;
; soc_system:u0|soc_system_configuration_1:stepper_3_steps_out|data_out[29]~_Duplicate_1                                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Mult5~mult_hlmac                                                                                                                                                                                                                                                                                                                                                   ; AY                       ;                       ;
; soc_system:u0|soc_system_configuration_1:stepper_3_steps_out|data_out[29]~_Duplicate_1                                                                                                                                                                                                                                                                          ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_configuration_1:stepper_3_steps_out|data_out[29]~_Duplicate_2                                                                                                                                                                                                                                                                             ; Q                        ;                       ;
; soc_system:u0|soc_system_configuration_1:stepper_3_steps_out|data_out[30]                                                                                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Mult4~136                                                                                                                                                                                                                                                                                                                                                          ; BX                       ;                       ;
; soc_system:u0|soc_system_configuration_1:stepper_3_steps_out|data_out[30]                                                                                                                                                                                                                                                                                       ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_configuration_1:stepper_3_steps_out|data_out[30]~_Duplicate_1                                                                                                                                                                                                                                                                             ; Q                        ;                       ;
; soc_system:u0|soc_system_configuration_1:stepper_3_steps_out|data_out[30]~_Duplicate_1                                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Mult5~mult_hlmac                                                                                                                                                                                                                                                                                                                                                   ; AY                       ;                       ;
; soc_system:u0|soc_system_configuration_1:stepper_3_steps_out|data_out[30]~_Duplicate_1                                                                                                                                                                                                                                                                          ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_configuration_1:stepper_3_steps_out|data_out[30]~_Duplicate_2                                                                                                                                                                                                                                                                             ; Q                        ;                       ;
; soc_system:u0|soc_system_configuration_1:stepper_3_steps_out|data_out[31]                                                                                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Mult4~136                                                                                                                                                                                                                                                                                                                                                          ; BX                       ;                       ;
; soc_system:u0|soc_system_configuration_1:stepper_3_steps_out|data_out[31]                                                                                                                                                                                                                                                                                       ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_configuration_1:stepper_3_steps_out|data_out[31]~_Duplicate_1                                                                                                                                                                                                                                                                             ; Q                        ;                       ;
; soc_system:u0|soc_system_configuration_1:stepper_3_steps_out|data_out[31]~_Duplicate_1                                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Mult5~mult_hlmac                                                                                                                                                                                                                                                                                                                                                   ; AY                       ;                       ;
; soc_system:u0|soc_system_configuration_1:stepper_3_steps_out|data_out[31]~_Duplicate_1                                                                                                                                                                                                                                                                          ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_configuration_1:stepper_3_steps_out|data_out[31]~_Duplicate_2                                                                                                                                                                                                                                                                             ; Q                        ;                       ;
; soc_system:u0|soc_system_configuration_1:stepper_4_steps_out|data_out[0]                                                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Mult7~333                                                                                                                                                                                                                                                                                                                                                          ; AY                       ;                       ;
; soc_system:u0|soc_system_configuration_1:stepper_4_steps_out|data_out[0]                                                                                                                                                                                                                                                                                        ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_configuration_1:stepper_4_steps_out|data_out[0]~_Duplicate_1                                                                                                                                                                                                                                                                              ; Q                        ;                       ;
; soc_system:u0|soc_system_configuration_1:stepper_4_steps_out|data_out[0]~_Duplicate_1                                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Mult6~473                                                                                                                                                                                                                                                                                                                                                          ; AX                       ;                       ;
; soc_system:u0|soc_system_configuration_1:stepper_4_steps_out|data_out[0]~_Duplicate_1                                                                                                                                                                                                                                                                           ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_configuration_1:stepper_4_steps_out|data_out[0]~_Duplicate_2                                                                                                                                                                                                                                                                              ; Q                        ;                       ;
; soc_system:u0|soc_system_configuration_1:stepper_4_steps_out|data_out[0]~_Duplicate_2                                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Mult6~132                                                                                                                                                                                                                                                                                                                                                          ; AY                       ;                       ;
; soc_system:u0|soc_system_configuration_1:stepper_4_steps_out|data_out[0]~_Duplicate_2                                                                                                                                                                                                                                                                           ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_configuration_1:stepper_4_steps_out|data_out[0]~_Duplicate_3                                                                                                                                                                                                                                                                              ; Q                        ;                       ;
; soc_system:u0|soc_system_configuration_1:stepper_4_steps_out|data_out[1]                                                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Mult7~333                                                                                                                                                                                                                                                                                                                                                          ; AY                       ;                       ;
; soc_system:u0|soc_system_configuration_1:stepper_4_steps_out|data_out[1]                                                                                                                                                                                                                                                                                        ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_configuration_1:stepper_4_steps_out|data_out[1]~_Duplicate_1                                                                                                                                                                                                                                                                              ; Q                        ;                       ;
; soc_system:u0|soc_system_configuration_1:stepper_4_steps_out|data_out[1]~_Duplicate_1                                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Mult6~473                                                                                                                                                                                                                                                                                                                                                          ; AX                       ;                       ;
; soc_system:u0|soc_system_configuration_1:stepper_4_steps_out|data_out[1]~_Duplicate_1                                                                                                                                                                                                                                                                           ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_configuration_1:stepper_4_steps_out|data_out[1]~_Duplicate_2                                                                                                                                                                                                                                                                              ; Q                        ;                       ;
; soc_system:u0|soc_system_configuration_1:stepper_4_steps_out|data_out[1]~_Duplicate_2                                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Mult6~132                                                                                                                                                                                                                                                                                                                                                          ; AY                       ;                       ;
; soc_system:u0|soc_system_configuration_1:stepper_4_steps_out|data_out[1]~_Duplicate_2                                                                                                                                                                                                                                                                           ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_configuration_1:stepper_4_steps_out|data_out[1]~_Duplicate_3                                                                                                                                                                                                                                                                              ; Q                        ;                       ;
; soc_system:u0|soc_system_configuration_1:stepper_4_steps_out|data_out[2]                                                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Mult7~333                                                                                                                                                                                                                                                                                                                                                          ; AY                       ;                       ;
; soc_system:u0|soc_system_configuration_1:stepper_4_steps_out|data_out[2]                                                                                                                                                                                                                                                                                        ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_configuration_1:stepper_4_steps_out|data_out[2]~_Duplicate_1                                                                                                                                                                                                                                                                              ; Q                        ;                       ;
; soc_system:u0|soc_system_configuration_1:stepper_4_steps_out|data_out[2]~_Duplicate_1                                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Mult6~473                                                                                                                                                                                                                                                                                                                                                          ; AX                       ;                       ;
; soc_system:u0|soc_system_configuration_1:stepper_4_steps_out|data_out[2]~_Duplicate_1                                                                                                                                                                                                                                                                           ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_configuration_1:stepper_4_steps_out|data_out[2]~_Duplicate_2                                                                                                                                                                                                                                                                              ; Q                        ;                       ;
; soc_system:u0|soc_system_configuration_1:stepper_4_steps_out|data_out[2]~_Duplicate_2                                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Mult6~132                                                                                                                                                                                                                                                                                                                                                          ; AY                       ;                       ;
; soc_system:u0|soc_system_configuration_1:stepper_4_steps_out|data_out[2]~_Duplicate_2                                                                                                                                                                                                                                                                           ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_configuration_1:stepper_4_steps_out|data_out[2]~_Duplicate_3                                                                                                                                                                                                                                                                              ; Q                        ;                       ;
; soc_system:u0|soc_system_configuration_1:stepper_4_steps_out|data_out[3]                                                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Mult7~333                                                                                                                                                                                                                                                                                                                                                          ; AY                       ;                       ;
; soc_system:u0|soc_system_configuration_1:stepper_4_steps_out|data_out[3]                                                                                                                                                                                                                                                                                        ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_configuration_1:stepper_4_steps_out|data_out[3]~_Duplicate_1                                                                                                                                                                                                                                                                              ; Q                        ;                       ;
; soc_system:u0|soc_system_configuration_1:stepper_4_steps_out|data_out[3]~_Duplicate_1                                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Mult6~473                                                                                                                                                                                                                                                                                                                                                          ; AX                       ;                       ;
; soc_system:u0|soc_system_configuration_1:stepper_4_steps_out|data_out[3]~_Duplicate_1                                                                                                                                                                                                                                                                           ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_configuration_1:stepper_4_steps_out|data_out[3]~_Duplicate_2                                                                                                                                                                                                                                                                              ; Q                        ;                       ;
; soc_system:u0|soc_system_configuration_1:stepper_4_steps_out|data_out[3]~_Duplicate_2                                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Mult6~132                                                                                                                                                                                                                                                                                                                                                          ; AY                       ;                       ;
; soc_system:u0|soc_system_configuration_1:stepper_4_steps_out|data_out[3]~_Duplicate_2                                                                                                                                                                                                                                                                           ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_configuration_1:stepper_4_steps_out|data_out[3]~_Duplicate_3                                                                                                                                                                                                                                                                              ; Q                        ;                       ;
; soc_system:u0|soc_system_configuration_1:stepper_4_steps_out|data_out[4]                                                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Mult7~333                                                                                                                                                                                                                                                                                                                                                          ; AY                       ;                       ;
; soc_system:u0|soc_system_configuration_1:stepper_4_steps_out|data_out[4]                                                                                                                                                                                                                                                                                        ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_configuration_1:stepper_4_steps_out|data_out[4]~_Duplicate_1                                                                                                                                                                                                                                                                              ; Q                        ;                       ;
; soc_system:u0|soc_system_configuration_1:stepper_4_steps_out|data_out[4]~_Duplicate_1                                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Mult6~473                                                                                                                                                                                                                                                                                                                                                          ; AX                       ;                       ;
; soc_system:u0|soc_system_configuration_1:stepper_4_steps_out|data_out[4]~_Duplicate_1                                                                                                                                                                                                                                                                           ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_configuration_1:stepper_4_steps_out|data_out[4]~_Duplicate_2                                                                                                                                                                                                                                                                              ; Q                        ;                       ;
; soc_system:u0|soc_system_configuration_1:stepper_4_steps_out|data_out[4]~_Duplicate_2                                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Mult6~132                                                                                                                                                                                                                                                                                                                                                          ; AY                       ;                       ;
; soc_system:u0|soc_system_configuration_1:stepper_4_steps_out|data_out[4]~_Duplicate_2                                                                                                                                                                                                                                                                           ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_configuration_1:stepper_4_steps_out|data_out[4]~_Duplicate_3                                                                                                                                                                                                                                                                              ; Q                        ;                       ;
; soc_system:u0|soc_system_configuration_1:stepper_4_steps_out|data_out[5]                                                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Mult7~333                                                                                                                                                                                                                                                                                                                                                          ; AY                       ;                       ;
; soc_system:u0|soc_system_configuration_1:stepper_4_steps_out|data_out[5]                                                                                                                                                                                                                                                                                        ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_configuration_1:stepper_4_steps_out|data_out[5]~_Duplicate_1                                                                                                                                                                                                                                                                              ; Q                        ;                       ;
; soc_system:u0|soc_system_configuration_1:stepper_4_steps_out|data_out[5]~_Duplicate_1                                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Mult6~473                                                                                                                                                                                                                                                                                                                                                          ; AX                       ;                       ;
; soc_system:u0|soc_system_configuration_1:stepper_4_steps_out|data_out[5]~_Duplicate_1                                                                                                                                                                                                                                                                           ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_configuration_1:stepper_4_steps_out|data_out[5]~_Duplicate_2                                                                                                                                                                                                                                                                              ; Q                        ;                       ;
; soc_system:u0|soc_system_configuration_1:stepper_4_steps_out|data_out[5]~_Duplicate_2                                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Mult6~132                                                                                                                                                                                                                                                                                                                                                          ; AY                       ;                       ;
; soc_system:u0|soc_system_configuration_1:stepper_4_steps_out|data_out[5]~_Duplicate_2                                                                                                                                                                                                                                                                           ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_configuration_1:stepper_4_steps_out|data_out[5]~_Duplicate_3                                                                                                                                                                                                                                                                              ; Q                        ;                       ;
; soc_system:u0|soc_system_configuration_1:stepper_4_steps_out|data_out[6]                                                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Mult7~333                                                                                                                                                                                                                                                                                                                                                          ; AY                       ;                       ;
; soc_system:u0|soc_system_configuration_1:stepper_4_steps_out|data_out[6]                                                                                                                                                                                                                                                                                        ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_configuration_1:stepper_4_steps_out|data_out[6]~_Duplicate_1                                                                                                                                                                                                                                                                              ; Q                        ;                       ;
; soc_system:u0|soc_system_configuration_1:stepper_4_steps_out|data_out[6]~_Duplicate_1                                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Mult6~473                                                                                                                                                                                                                                                                                                                                                          ; AX                       ;                       ;
; soc_system:u0|soc_system_configuration_1:stepper_4_steps_out|data_out[6]~_Duplicate_1                                                                                                                                                                                                                                                                           ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_configuration_1:stepper_4_steps_out|data_out[6]~_Duplicate_2                                                                                                                                                                                                                                                                              ; Q                        ;                       ;
; soc_system:u0|soc_system_configuration_1:stepper_4_steps_out|data_out[6]~_Duplicate_2                                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Mult6~132                                                                                                                                                                                                                                                                                                                                                          ; AY                       ;                       ;
; soc_system:u0|soc_system_configuration_1:stepper_4_steps_out|data_out[6]~_Duplicate_2                                                                                                                                                                                                                                                                           ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_configuration_1:stepper_4_steps_out|data_out[6]~_Duplicate_3                                                                                                                                                                                                                                                                              ; Q                        ;                       ;
; soc_system:u0|soc_system_configuration_1:stepper_4_steps_out|data_out[7]                                                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Mult7~333                                                                                                                                                                                                                                                                                                                                                          ; AY                       ;                       ;
; soc_system:u0|soc_system_configuration_1:stepper_4_steps_out|data_out[7]                                                                                                                                                                                                                                                                                        ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_configuration_1:stepper_4_steps_out|data_out[7]~_Duplicate_1                                                                                                                                                                                                                                                                              ; Q                        ;                       ;
; soc_system:u0|soc_system_configuration_1:stepper_4_steps_out|data_out[7]~_Duplicate_1                                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Mult6~473                                                                                                                                                                                                                                                                                                                                                          ; AX                       ;                       ;
; soc_system:u0|soc_system_configuration_1:stepper_4_steps_out|data_out[7]~_Duplicate_1                                                                                                                                                                                                                                                                           ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_configuration_1:stepper_4_steps_out|data_out[7]~_Duplicate_2                                                                                                                                                                                                                                                                              ; Q                        ;                       ;
; soc_system:u0|soc_system_configuration_1:stepper_4_steps_out|data_out[7]~_Duplicate_2                                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Mult6~132                                                                                                                                                                                                                                                                                                                                                          ; AY                       ;                       ;
; soc_system:u0|soc_system_configuration_1:stepper_4_steps_out|data_out[7]~_Duplicate_2                                                                                                                                                                                                                                                                           ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_configuration_1:stepper_4_steps_out|data_out[7]~_Duplicate_3                                                                                                                                                                                                                                                                              ; Q                        ;                       ;
; soc_system:u0|soc_system_configuration_1:stepper_4_steps_out|data_out[8]                                                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Mult7~333                                                                                                                                                                                                                                                                                                                                                          ; AY                       ;                       ;
; soc_system:u0|soc_system_configuration_1:stepper_4_steps_out|data_out[8]                                                                                                                                                                                                                                                                                        ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_configuration_1:stepper_4_steps_out|data_out[8]~_Duplicate_1                                                                                                                                                                                                                                                                              ; Q                        ;                       ;
; soc_system:u0|soc_system_configuration_1:stepper_4_steps_out|data_out[8]~_Duplicate_1                                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Mult6~473                                                                                                                                                                                                                                                                                                                                                          ; AX                       ;                       ;
; soc_system:u0|soc_system_configuration_1:stepper_4_steps_out|data_out[8]~_Duplicate_1                                                                                                                                                                                                                                                                           ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_configuration_1:stepper_4_steps_out|data_out[8]~_Duplicate_2                                                                                                                                                                                                                                                                              ; Q                        ;                       ;
; soc_system:u0|soc_system_configuration_1:stepper_4_steps_out|data_out[8]~_Duplicate_2                                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Mult6~132                                                                                                                                                                                                                                                                                                                                                          ; AY                       ;                       ;
; soc_system:u0|soc_system_configuration_1:stepper_4_steps_out|data_out[8]~_Duplicate_2                                                                                                                                                                                                                                                                           ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_configuration_1:stepper_4_steps_out|data_out[8]~_Duplicate_3                                                                                                                                                                                                                                                                              ; Q                        ;                       ;
; soc_system:u0|soc_system_configuration_1:stepper_4_steps_out|data_out[9]                                                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Mult7~333                                                                                                                                                                                                                                                                                                                                                          ; AY                       ;                       ;
; soc_system:u0|soc_system_configuration_1:stepper_4_steps_out|data_out[9]                                                                                                                                                                                                                                                                                        ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_configuration_1:stepper_4_steps_out|data_out[9]~_Duplicate_1                                                                                                                                                                                                                                                                              ; Q                        ;                       ;
; soc_system:u0|soc_system_configuration_1:stepper_4_steps_out|data_out[9]~_Duplicate_1                                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Mult6~473                                                                                                                                                                                                                                                                                                                                                          ; AX                       ;                       ;
; soc_system:u0|soc_system_configuration_1:stepper_4_steps_out|data_out[9]~_Duplicate_1                                                                                                                                                                                                                                                                           ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_configuration_1:stepper_4_steps_out|data_out[9]~_Duplicate_2                                                                                                                                                                                                                                                                              ; Q                        ;                       ;
; soc_system:u0|soc_system_configuration_1:stepper_4_steps_out|data_out[9]~_Duplicate_2                                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Mult6~132                                                                                                                                                                                                                                                                                                                                                          ; AY                       ;                       ;
; soc_system:u0|soc_system_configuration_1:stepper_4_steps_out|data_out[9]~_Duplicate_2                                                                                                                                                                                                                                                                           ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_configuration_1:stepper_4_steps_out|data_out[9]~_Duplicate_3                                                                                                                                                                                                                                                                              ; Q                        ;                       ;
; soc_system:u0|soc_system_configuration_1:stepper_4_steps_out|data_out[10]                                                                                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Mult7~333                                                                                                                                                                                                                                                                                                                                                          ; AY                       ;                       ;
; soc_system:u0|soc_system_configuration_1:stepper_4_steps_out|data_out[10]                                                                                                                                                                                                                                                                                       ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_configuration_1:stepper_4_steps_out|data_out[10]~_Duplicate_1                                                                                                                                                                                                                                                                             ; Q                        ;                       ;
; soc_system:u0|soc_system_configuration_1:stepper_4_steps_out|data_out[10]~_Duplicate_1                                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Mult6~473                                                                                                                                                                                                                                                                                                                                                          ; AX                       ;                       ;
; soc_system:u0|soc_system_configuration_1:stepper_4_steps_out|data_out[10]~_Duplicate_1                                                                                                                                                                                                                                                                          ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_configuration_1:stepper_4_steps_out|data_out[10]~_Duplicate_2                                                                                                                                                                                                                                                                             ; Q                        ;                       ;
; soc_system:u0|soc_system_configuration_1:stepper_4_steps_out|data_out[10]~_Duplicate_2                                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Mult6~132                                                                                                                                                                                                                                                                                                                                                          ; AY                       ;                       ;
; soc_system:u0|soc_system_configuration_1:stepper_4_steps_out|data_out[10]~_Duplicate_2                                                                                                                                                                                                                                                                          ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_configuration_1:stepper_4_steps_out|data_out[10]~_Duplicate_3                                                                                                                                                                                                                                                                             ; Q                        ;                       ;
; soc_system:u0|soc_system_configuration_1:stepper_4_steps_out|data_out[11]                                                                                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Mult7~333                                                                                                                                                                                                                                                                                                                                                          ; AY                       ;                       ;
; soc_system:u0|soc_system_configuration_1:stepper_4_steps_out|data_out[11]                                                                                                                                                                                                                                                                                       ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_configuration_1:stepper_4_steps_out|data_out[11]~_Duplicate_1                                                                                                                                                                                                                                                                             ; Q                        ;                       ;
; soc_system:u0|soc_system_configuration_1:stepper_4_steps_out|data_out[11]~_Duplicate_1                                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Mult6~473                                                                                                                                                                                                                                                                                                                                                          ; AX                       ;                       ;
; soc_system:u0|soc_system_configuration_1:stepper_4_steps_out|data_out[11]~_Duplicate_1                                                                                                                                                                                                                                                                          ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_configuration_1:stepper_4_steps_out|data_out[11]~_Duplicate_2                                                                                                                                                                                                                                                                             ; Q                        ;                       ;
; soc_system:u0|soc_system_configuration_1:stepper_4_steps_out|data_out[11]~_Duplicate_2                                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Mult6~132                                                                                                                                                                                                                                                                                                                                                          ; AY                       ;                       ;
; soc_system:u0|soc_system_configuration_1:stepper_4_steps_out|data_out[11]~_Duplicate_2                                                                                                                                                                                                                                                                          ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_configuration_1:stepper_4_steps_out|data_out[11]~_Duplicate_3                                                                                                                                                                                                                                                                             ; Q                        ;                       ;
; soc_system:u0|soc_system_configuration_1:stepper_4_steps_out|data_out[12]                                                                                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Mult7~333                                                                                                                                                                                                                                                                                                                                                          ; AY                       ;                       ;
; soc_system:u0|soc_system_configuration_1:stepper_4_steps_out|data_out[12]                                                                                                                                                                                                                                                                                       ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_configuration_1:stepper_4_steps_out|data_out[12]~_Duplicate_1                                                                                                                                                                                                                                                                             ; Q                        ;                       ;
; soc_system:u0|soc_system_configuration_1:stepper_4_steps_out|data_out[12]~_Duplicate_1                                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Mult6~473                                                                                                                                                                                                                                                                                                                                                          ; AX                       ;                       ;
; soc_system:u0|soc_system_configuration_1:stepper_4_steps_out|data_out[12]~_Duplicate_1                                                                                                                                                                                                                                                                          ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_configuration_1:stepper_4_steps_out|data_out[12]~_Duplicate_2                                                                                                                                                                                                                                                                             ; Q                        ;                       ;
; soc_system:u0|soc_system_configuration_1:stepper_4_steps_out|data_out[12]~_Duplicate_2                                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Mult6~132                                                                                                                                                                                                                                                                                                                                                          ; AY                       ;                       ;
; soc_system:u0|soc_system_configuration_1:stepper_4_steps_out|data_out[12]~_Duplicate_2                                                                                                                                                                                                                                                                          ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_configuration_1:stepper_4_steps_out|data_out[12]~_Duplicate_3                                                                                                                                                                                                                                                                             ; Q                        ;                       ;
; soc_system:u0|soc_system_configuration_1:stepper_4_steps_out|data_out[13]                                                                                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Mult7~333                                                                                                                                                                                                                                                                                                                                                          ; AY                       ;                       ;
; soc_system:u0|soc_system_configuration_1:stepper_4_steps_out|data_out[13]                                                                                                                                                                                                                                                                                       ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_configuration_1:stepper_4_steps_out|data_out[13]~_Duplicate_1                                                                                                                                                                                                                                                                             ; Q                        ;                       ;
; soc_system:u0|soc_system_configuration_1:stepper_4_steps_out|data_out[13]~_Duplicate_1                                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Mult6~473                                                                                                                                                                                                                                                                                                                                                          ; AX                       ;                       ;
; soc_system:u0|soc_system_configuration_1:stepper_4_steps_out|data_out[13]~_Duplicate_1                                                                                                                                                                                                                                                                          ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_configuration_1:stepper_4_steps_out|data_out[13]~_Duplicate_2                                                                                                                                                                                                                                                                             ; Q                        ;                       ;
; soc_system:u0|soc_system_configuration_1:stepper_4_steps_out|data_out[13]~_Duplicate_2                                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Mult6~132                                                                                                                                                                                                                                                                                                                                                          ; AY                       ;                       ;
; soc_system:u0|soc_system_configuration_1:stepper_4_steps_out|data_out[13]~_Duplicate_2                                                                                                                                                                                                                                                                          ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_configuration_1:stepper_4_steps_out|data_out[13]~_Duplicate_3                                                                                                                                                                                                                                                                             ; Q                        ;                       ;
; soc_system:u0|soc_system_configuration_1:stepper_4_steps_out|data_out[14]                                                                                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Mult7~333                                                                                                                                                                                                                                                                                                                                                          ; AY                       ;                       ;
; soc_system:u0|soc_system_configuration_1:stepper_4_steps_out|data_out[14]                                                                                                                                                                                                                                                                                       ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_configuration_1:stepper_4_steps_out|data_out[14]~_Duplicate_1                                                                                                                                                                                                                                                                             ; Q                        ;                       ;
; soc_system:u0|soc_system_configuration_1:stepper_4_steps_out|data_out[14]~_Duplicate_1                                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Mult6~473                                                                                                                                                                                                                                                                                                                                                          ; AX                       ;                       ;
; soc_system:u0|soc_system_configuration_1:stepper_4_steps_out|data_out[14]~_Duplicate_1                                                                                                                                                                                                                                                                          ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_configuration_1:stepper_4_steps_out|data_out[14]~_Duplicate_2                                                                                                                                                                                                                                                                             ; Q                        ;                       ;
; soc_system:u0|soc_system_configuration_1:stepper_4_steps_out|data_out[14]~_Duplicate_2                                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Mult6~132                                                                                                                                                                                                                                                                                                                                                          ; AY                       ;                       ;
; soc_system:u0|soc_system_configuration_1:stepper_4_steps_out|data_out[14]~_Duplicate_2                                                                                                                                                                                                                                                                          ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_configuration_1:stepper_4_steps_out|data_out[14]~_Duplicate_3                                                                                                                                                                                                                                                                             ; Q                        ;                       ;
; soc_system:u0|soc_system_configuration_1:stepper_4_steps_out|data_out[15]                                                                                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Mult7~333                                                                                                                                                                                                                                                                                                                                                          ; AY                       ;                       ;
; soc_system:u0|soc_system_configuration_1:stepper_4_steps_out|data_out[15]                                                                                                                                                                                                                                                                                       ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_configuration_1:stepper_4_steps_out|data_out[15]~_Duplicate_1                                                                                                                                                                                                                                                                             ; Q                        ;                       ;
; soc_system:u0|soc_system_configuration_1:stepper_4_steps_out|data_out[15]~_Duplicate_1                                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Mult6~473                                                                                                                                                                                                                                                                                                                                                          ; AX                       ;                       ;
; soc_system:u0|soc_system_configuration_1:stepper_4_steps_out|data_out[15]~_Duplicate_1                                                                                                                                                                                                                                                                          ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_configuration_1:stepper_4_steps_out|data_out[15]~_Duplicate_2                                                                                                                                                                                                                                                                             ; Q                        ;                       ;
; soc_system:u0|soc_system_configuration_1:stepper_4_steps_out|data_out[15]~_Duplicate_2                                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Mult6~132                                                                                                                                                                                                                                                                                                                                                          ; AY                       ;                       ;
; soc_system:u0|soc_system_configuration_1:stepper_4_steps_out|data_out[15]~_Duplicate_2                                                                                                                                                                                                                                                                          ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_configuration_1:stepper_4_steps_out|data_out[15]~_Duplicate_3                                                                                                                                                                                                                                                                             ; Q                        ;                       ;
; soc_system:u0|soc_system_configuration_1:stepper_4_steps_out|data_out[16]                                                                                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Mult7~333                                                                                                                                                                                                                                                                                                                                                          ; AY                       ;                       ;
; soc_system:u0|soc_system_configuration_1:stepper_4_steps_out|data_out[16]                                                                                                                                                                                                                                                                                       ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_configuration_1:stepper_4_steps_out|data_out[16]~_Duplicate_1                                                                                                                                                                                                                                                                             ; Q                        ;                       ;
; soc_system:u0|soc_system_configuration_1:stepper_4_steps_out|data_out[16]~_Duplicate_1                                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Mult6~473                                                                                                                                                                                                                                                                                                                                                          ; AX                       ;                       ;
; soc_system:u0|soc_system_configuration_1:stepper_4_steps_out|data_out[16]~_Duplicate_1                                                                                                                                                                                                                                                                          ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_configuration_1:stepper_4_steps_out|data_out[16]~_Duplicate_2                                                                                                                                                                                                                                                                             ; Q                        ;                       ;
; soc_system:u0|soc_system_configuration_1:stepper_4_steps_out|data_out[16]~_Duplicate_2                                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Mult6~132                                                                                                                                                                                                                                                                                                                                                          ; AY                       ;                       ;
; soc_system:u0|soc_system_configuration_1:stepper_4_steps_out|data_out[16]~_Duplicate_2                                                                                                                                                                                                                                                                          ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_configuration_1:stepper_4_steps_out|data_out[16]~_Duplicate_3                                                                                                                                                                                                                                                                             ; Q                        ;                       ;
; soc_system:u0|soc_system_configuration_1:stepper_4_steps_out|data_out[17]                                                                                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Mult7~333                                                                                                                                                                                                                                                                                                                                                          ; AY                       ;                       ;
; soc_system:u0|soc_system_configuration_1:stepper_4_steps_out|data_out[17]                                                                                                                                                                                                                                                                                       ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_configuration_1:stepper_4_steps_out|data_out[17]~_Duplicate_1                                                                                                                                                                                                                                                                             ; Q                        ;                       ;
; soc_system:u0|soc_system_configuration_1:stepper_4_steps_out|data_out[17]~_Duplicate_1                                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Mult6~473                                                                                                                                                                                                                                                                                                                                                          ; AX                       ;                       ;
; soc_system:u0|soc_system_configuration_1:stepper_4_steps_out|data_out[17]~_Duplicate_1                                                                                                                                                                                                                                                                          ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_configuration_1:stepper_4_steps_out|data_out[17]~_Duplicate_2                                                                                                                                                                                                                                                                             ; Q                        ;                       ;
; soc_system:u0|soc_system_configuration_1:stepper_4_steps_out|data_out[17]~_Duplicate_2                                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Mult6~132                                                                                                                                                                                                                                                                                                                                                          ; AY                       ;                       ;
; soc_system:u0|soc_system_configuration_1:stepper_4_steps_out|data_out[17]~_Duplicate_2                                                                                                                                                                                                                                                                          ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_configuration_1:stepper_4_steps_out|data_out[17]~_Duplicate_3                                                                                                                                                                                                                                                                             ; Q                        ;                       ;
; soc_system:u0|soc_system_configuration_1:stepper_4_steps_out|data_out[18]                                                                                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Mult6~132                                                                                                                                                                                                                                                                                                                                                          ; BX                       ;                       ;
; soc_system:u0|soc_system_configuration_1:stepper_4_steps_out|data_out[18]                                                                                                                                                                                                                                                                                       ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_configuration_1:stepper_4_steps_out|data_out[18]~_Duplicate_1                                                                                                                                                                                                                                                                             ; Q                        ;                       ;
; soc_system:u0|soc_system_configuration_1:stepper_4_steps_out|data_out[18]~_Duplicate_1                                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Mult7~mult_hlmac                                                                                                                                                                                                                                                                                                                                                   ; AY                       ;                       ;
; soc_system:u0|soc_system_configuration_1:stepper_4_steps_out|data_out[18]~_Duplicate_1                                                                                                                                                                                                                                                                          ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_configuration_1:stepper_4_steps_out|data_out[18]~_Duplicate_2                                                                                                                                                                                                                                                                             ; Q                        ;                       ;
; soc_system:u0|soc_system_configuration_1:stepper_4_steps_out|data_out[19]                                                                                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Mult6~132                                                                                                                                                                                                                                                                                                                                                          ; BX                       ;                       ;
; soc_system:u0|soc_system_configuration_1:stepper_4_steps_out|data_out[19]                                                                                                                                                                                                                                                                                       ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_configuration_1:stepper_4_steps_out|data_out[19]~_Duplicate_1                                                                                                                                                                                                                                                                             ; Q                        ;                       ;
; soc_system:u0|soc_system_configuration_1:stepper_4_steps_out|data_out[19]~_Duplicate_1                                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Mult7~mult_hlmac                                                                                                                                                                                                                                                                                                                                                   ; AY                       ;                       ;
; soc_system:u0|soc_system_configuration_1:stepper_4_steps_out|data_out[19]~_Duplicate_1                                                                                                                                                                                                                                                                          ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_configuration_1:stepper_4_steps_out|data_out[19]~_Duplicate_2                                                                                                                                                                                                                                                                             ; Q                        ;                       ;
; soc_system:u0|soc_system_configuration_1:stepper_4_steps_out|data_out[20]                                                                                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Mult6~132                                                                                                                                                                                                                                                                                                                                                          ; BX                       ;                       ;
; soc_system:u0|soc_system_configuration_1:stepper_4_steps_out|data_out[20]                                                                                                                                                                                                                                                                                       ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_configuration_1:stepper_4_steps_out|data_out[20]~_Duplicate_1                                                                                                                                                                                                                                                                             ; Q                        ;                       ;
; soc_system:u0|soc_system_configuration_1:stepper_4_steps_out|data_out[20]~_Duplicate_1                                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Mult7~mult_hlmac                                                                                                                                                                                                                                                                                                                                                   ; AY                       ;                       ;
; soc_system:u0|soc_system_configuration_1:stepper_4_steps_out|data_out[20]~_Duplicate_1                                                                                                                                                                                                                                                                          ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_configuration_1:stepper_4_steps_out|data_out[20]~_Duplicate_2                                                                                                                                                                                                                                                                             ; Q                        ;                       ;
; soc_system:u0|soc_system_configuration_1:stepper_4_steps_out|data_out[21]                                                                                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Mult6~132                                                                                                                                                                                                                                                                                                                                                          ; BX                       ;                       ;
; soc_system:u0|soc_system_configuration_1:stepper_4_steps_out|data_out[21]                                                                                                                                                                                                                                                                                       ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_configuration_1:stepper_4_steps_out|data_out[21]~_Duplicate_1                                                                                                                                                                                                                                                                             ; Q                        ;                       ;
; soc_system:u0|soc_system_configuration_1:stepper_4_steps_out|data_out[21]~_Duplicate_1                                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Mult7~mult_hlmac                                                                                                                                                                                                                                                                                                                                                   ; AY                       ;                       ;
; soc_system:u0|soc_system_configuration_1:stepper_4_steps_out|data_out[21]~_Duplicate_1                                                                                                                                                                                                                                                                          ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_configuration_1:stepper_4_steps_out|data_out[21]~_Duplicate_2                                                                                                                                                                                                                                                                             ; Q                        ;                       ;
; soc_system:u0|soc_system_configuration_1:stepper_4_steps_out|data_out[22]                                                                                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Mult6~132                                                                                                                                                                                                                                                                                                                                                          ; BX                       ;                       ;
; soc_system:u0|soc_system_configuration_1:stepper_4_steps_out|data_out[22]                                                                                                                                                                                                                                                                                       ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_configuration_1:stepper_4_steps_out|data_out[22]~_Duplicate_1                                                                                                                                                                                                                                                                             ; Q                        ;                       ;
; soc_system:u0|soc_system_configuration_1:stepper_4_steps_out|data_out[22]~_Duplicate_1                                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Mult7~mult_hlmac                                                                                                                                                                                                                                                                                                                                                   ; AY                       ;                       ;
; soc_system:u0|soc_system_configuration_1:stepper_4_steps_out|data_out[22]~_Duplicate_1                                                                                                                                                                                                                                                                          ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_configuration_1:stepper_4_steps_out|data_out[22]~_Duplicate_2                                                                                                                                                                                                                                                                             ; Q                        ;                       ;
; soc_system:u0|soc_system_configuration_1:stepper_4_steps_out|data_out[23]                                                                                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Mult6~132                                                                                                                                                                                                                                                                                                                                                          ; BX                       ;                       ;
; soc_system:u0|soc_system_configuration_1:stepper_4_steps_out|data_out[23]                                                                                                                                                                                                                                                                                       ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_configuration_1:stepper_4_steps_out|data_out[23]~_Duplicate_1                                                                                                                                                                                                                                                                             ; Q                        ;                       ;
; soc_system:u0|soc_system_configuration_1:stepper_4_steps_out|data_out[23]~_Duplicate_1                                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Mult7~mult_hlmac                                                                                                                                                                                                                                                                                                                                                   ; AY                       ;                       ;
; soc_system:u0|soc_system_configuration_1:stepper_4_steps_out|data_out[23]~_Duplicate_1                                                                                                                                                                                                                                                                          ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_configuration_1:stepper_4_steps_out|data_out[23]~_Duplicate_2                                                                                                                                                                                                                                                                             ; Q                        ;                       ;
; soc_system:u0|soc_system_configuration_1:stepper_4_steps_out|data_out[24]                                                                                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Mult6~132                                                                                                                                                                                                                                                                                                                                                          ; BX                       ;                       ;
; soc_system:u0|soc_system_configuration_1:stepper_4_steps_out|data_out[24]                                                                                                                                                                                                                                                                                       ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_configuration_1:stepper_4_steps_out|data_out[24]~_Duplicate_1                                                                                                                                                                                                                                                                             ; Q                        ;                       ;
; soc_system:u0|soc_system_configuration_1:stepper_4_steps_out|data_out[24]~_Duplicate_1                                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Mult7~mult_hlmac                                                                                                                                                                                                                                                                                                                                                   ; AY                       ;                       ;
; soc_system:u0|soc_system_configuration_1:stepper_4_steps_out|data_out[24]~_Duplicate_1                                                                                                                                                                                                                                                                          ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_configuration_1:stepper_4_steps_out|data_out[24]~_Duplicate_2                                                                                                                                                                                                                                                                             ; Q                        ;                       ;
; soc_system:u0|soc_system_configuration_1:stepper_4_steps_out|data_out[25]                                                                                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Mult6~132                                                                                                                                                                                                                                                                                                                                                          ; BX                       ;                       ;
; soc_system:u0|soc_system_configuration_1:stepper_4_steps_out|data_out[25]                                                                                                                                                                                                                                                                                       ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_configuration_1:stepper_4_steps_out|data_out[25]~_Duplicate_1                                                                                                                                                                                                                                                                             ; Q                        ;                       ;
; soc_system:u0|soc_system_configuration_1:stepper_4_steps_out|data_out[25]~_Duplicate_1                                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Mult7~mult_hlmac                                                                                                                                                                                                                                                                                                                                                   ; AY                       ;                       ;
; soc_system:u0|soc_system_configuration_1:stepper_4_steps_out|data_out[25]~_Duplicate_1                                                                                                                                                                                                                                                                          ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_configuration_1:stepper_4_steps_out|data_out[25]~_Duplicate_2                                                                                                                                                                                                                                                                             ; Q                        ;                       ;
; soc_system:u0|soc_system_configuration_1:stepper_4_steps_out|data_out[26]                                                                                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Mult6~132                                                                                                                                                                                                                                                                                                                                                          ; BX                       ;                       ;
; soc_system:u0|soc_system_configuration_1:stepper_4_steps_out|data_out[26]                                                                                                                                                                                                                                                                                       ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_configuration_1:stepper_4_steps_out|data_out[26]~_Duplicate_1                                                                                                                                                                                                                                                                             ; Q                        ;                       ;
; soc_system:u0|soc_system_configuration_1:stepper_4_steps_out|data_out[26]~_Duplicate_1                                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Mult7~mult_hlmac                                                                                                                                                                                                                                                                                                                                                   ; AY                       ;                       ;
; soc_system:u0|soc_system_configuration_1:stepper_4_steps_out|data_out[26]~_Duplicate_1                                                                                                                                                                                                                                                                          ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_configuration_1:stepper_4_steps_out|data_out[26]~_Duplicate_2                                                                                                                                                                                                                                                                             ; Q                        ;                       ;
; soc_system:u0|soc_system_configuration_1:stepper_4_steps_out|data_out[27]                                                                                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Mult6~132                                                                                                                                                                                                                                                                                                                                                          ; BX                       ;                       ;
; soc_system:u0|soc_system_configuration_1:stepper_4_steps_out|data_out[27]                                                                                                                                                                                                                                                                                       ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_configuration_1:stepper_4_steps_out|data_out[27]~_Duplicate_1                                                                                                                                                                                                                                                                             ; Q                        ;                       ;
; soc_system:u0|soc_system_configuration_1:stepper_4_steps_out|data_out[27]~_Duplicate_1                                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Mult7~mult_hlmac                                                                                                                                                                                                                                                                                                                                                   ; AY                       ;                       ;
; soc_system:u0|soc_system_configuration_1:stepper_4_steps_out|data_out[27]~_Duplicate_1                                                                                                                                                                                                                                                                          ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_configuration_1:stepper_4_steps_out|data_out[27]~_Duplicate_2                                                                                                                                                                                                                                                                             ; Q                        ;                       ;
; soc_system:u0|soc_system_configuration_1:stepper_4_steps_out|data_out[28]                                                                                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Mult6~132                                                                                                                                                                                                                                                                                                                                                          ; BX                       ;                       ;
; soc_system:u0|soc_system_configuration_1:stepper_4_steps_out|data_out[28]                                                                                                                                                                                                                                                                                       ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_configuration_1:stepper_4_steps_out|data_out[28]~_Duplicate_1                                                                                                                                                                                                                                                                             ; Q                        ;                       ;
; soc_system:u0|soc_system_configuration_1:stepper_4_steps_out|data_out[28]~_Duplicate_1                                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Mult7~mult_hlmac                                                                                                                                                                                                                                                                                                                                                   ; AY                       ;                       ;
; soc_system:u0|soc_system_configuration_1:stepper_4_steps_out|data_out[28]~_Duplicate_1                                                                                                                                                                                                                                                                          ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_configuration_1:stepper_4_steps_out|data_out[28]~_Duplicate_2                                                                                                                                                                                                                                                                             ; Q                        ;                       ;
; soc_system:u0|soc_system_configuration_1:stepper_4_steps_out|data_out[29]                                                                                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Mult6~132                                                                                                                                                                                                                                                                                                                                                          ; BX                       ;                       ;
; soc_system:u0|soc_system_configuration_1:stepper_4_steps_out|data_out[29]                                                                                                                                                                                                                                                                                       ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_configuration_1:stepper_4_steps_out|data_out[29]~_Duplicate_1                                                                                                                                                                                                                                                                             ; Q                        ;                       ;
; soc_system:u0|soc_system_configuration_1:stepper_4_steps_out|data_out[29]~_Duplicate_1                                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Mult7~mult_hlmac                                                                                                                                                                                                                                                                                                                                                   ; AY                       ;                       ;
; soc_system:u0|soc_system_configuration_1:stepper_4_steps_out|data_out[29]~_Duplicate_1                                                                                                                                                                                                                                                                          ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_configuration_1:stepper_4_steps_out|data_out[29]~_Duplicate_2                                                                                                                                                                                                                                                                             ; Q                        ;                       ;
; soc_system:u0|soc_system_configuration_1:stepper_4_steps_out|data_out[30]                                                                                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Mult6~132                                                                                                                                                                                                                                                                                                                                                          ; BX                       ;                       ;
; soc_system:u0|soc_system_configuration_1:stepper_4_steps_out|data_out[30]                                                                                                                                                                                                                                                                                       ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_configuration_1:stepper_4_steps_out|data_out[30]~_Duplicate_1                                                                                                                                                                                                                                                                             ; Q                        ;                       ;
; soc_system:u0|soc_system_configuration_1:stepper_4_steps_out|data_out[30]~_Duplicate_1                                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Mult7~mult_hlmac                                                                                                                                                                                                                                                                                                                                                   ; AY                       ;                       ;
; soc_system:u0|soc_system_configuration_1:stepper_4_steps_out|data_out[30]~_Duplicate_1                                                                                                                                                                                                                                                                          ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_configuration_1:stepper_4_steps_out|data_out[30]~_Duplicate_2                                                                                                                                                                                                                                                                             ; Q                        ;                       ;
; soc_system:u0|soc_system_configuration_1:stepper_4_steps_out|data_out[31]                                                                                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Mult6~132                                                                                                                                                                                                                                                                                                                                                          ; BX                       ;                       ;
; soc_system:u0|soc_system_configuration_1:stepper_4_steps_out|data_out[31]                                                                                                                                                                                                                                                                                       ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_configuration_1:stepper_4_steps_out|data_out[31]~_Duplicate_1                                                                                                                                                                                                                                                                             ; Q                        ;                       ;
; soc_system:u0|soc_system_configuration_1:stepper_4_steps_out|data_out[31]~_Duplicate_1                                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Mult7~mult_hlmac                                                                                                                                                                                                                                                                                                                                                   ; AY                       ;                       ;
; soc_system:u0|soc_system_configuration_1:stepper_4_steps_out|data_out[31]~_Duplicate_1                                                                                                                                                                                                                                                                          ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_configuration_1:stepper_4_steps_out|data_out[31]~_Duplicate_2                                                                                                                                                                                                                                                                             ; Q                        ;                       ;
; soc_system:u0|soc_system_f2sdram_only_master:f2sdram_only_master|altera_avalon_sc_fifo:fifo|out_payload[0]                                                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_f2sdram_only_master:f2sdram_only_master|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0|altsyncram_g0n1:auto_generated|ram_block1a0                                                                                                                                                                                                       ; PORTBDATAOUT             ;                       ;
; soc_system:u0|soc_system_f2sdram_only_master:f2sdram_only_master|altera_avalon_sc_fifo:fifo|out_payload[1]                                                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_f2sdram_only_master:f2sdram_only_master|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0|altsyncram_g0n1:auto_generated|ram_block1a1                                                                                                                                                                                                       ; PORTBDATAOUT             ;                       ;
; soc_system:u0|soc_system_f2sdram_only_master:f2sdram_only_master|altera_avalon_sc_fifo:fifo|out_payload[2]                                                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_f2sdram_only_master:f2sdram_only_master|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0|altsyncram_g0n1:auto_generated|ram_block1a2                                                                                                                                                                                                       ; PORTBDATAOUT             ;                       ;
; soc_system:u0|soc_system_f2sdram_only_master:f2sdram_only_master|altera_avalon_sc_fifo:fifo|out_payload[3]                                                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_f2sdram_only_master:f2sdram_only_master|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0|altsyncram_g0n1:auto_generated|ram_block1a3                                                                                                                                                                                                       ; PORTBDATAOUT             ;                       ;
; soc_system:u0|soc_system_f2sdram_only_master:f2sdram_only_master|altera_avalon_sc_fifo:fifo|out_payload[4]                                                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_f2sdram_only_master:f2sdram_only_master|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0|altsyncram_g0n1:auto_generated|ram_block1a4                                                                                                                                                                                                       ; PORTBDATAOUT             ;                       ;
; soc_system:u0|soc_system_f2sdram_only_master:f2sdram_only_master|altera_avalon_sc_fifo:fifo|out_payload[5]                                                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_f2sdram_only_master:f2sdram_only_master|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0|altsyncram_g0n1:auto_generated|ram_block1a5                                                                                                                                                                                                       ; PORTBDATAOUT             ;                       ;
; soc_system:u0|soc_system_f2sdram_only_master:f2sdram_only_master|altera_avalon_sc_fifo:fifo|out_payload[6]                                                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_f2sdram_only_master:f2sdram_only_master|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0|altsyncram_g0n1:auto_generated|ram_block1a6                                                                                                                                                                                                       ; PORTBDATAOUT             ;                       ;
; soc_system:u0|soc_system_f2sdram_only_master:f2sdram_only_master|altera_avalon_sc_fifo:fifo|out_payload[7]                                                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_f2sdram_only_master:f2sdram_only_master|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0|altsyncram_g0n1:auto_generated|ram_block1a7                                                                                                                                                                                                       ; PORTBDATAOUT             ;                       ;
; soc_system:u0|soc_system_f2sdram_only_master:fpga_only_master|altera_avalon_sc_fifo:fifo|out_payload[0]                                                                                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_f2sdram_only_master:fpga_only_master|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0|altsyncram_g0n1:auto_generated|ram_block1a0                                                                                                                                                                                                          ; PORTBDATAOUT             ;                       ;
; soc_system:u0|soc_system_f2sdram_only_master:fpga_only_master|altera_avalon_sc_fifo:fifo|out_payload[1]                                                                                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_f2sdram_only_master:fpga_only_master|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0|altsyncram_g0n1:auto_generated|ram_block1a1                                                                                                                                                                                                          ; PORTBDATAOUT             ;                       ;
; soc_system:u0|soc_system_f2sdram_only_master:fpga_only_master|altera_avalon_sc_fifo:fifo|out_payload[2]                                                                                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_f2sdram_only_master:fpga_only_master|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0|altsyncram_g0n1:auto_generated|ram_block1a2                                                                                                                                                                                                          ; PORTBDATAOUT             ;                       ;
; soc_system:u0|soc_system_f2sdram_only_master:fpga_only_master|altera_avalon_sc_fifo:fifo|out_payload[3]                                                                                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_f2sdram_only_master:fpga_only_master|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0|altsyncram_g0n1:auto_generated|ram_block1a3                                                                                                                                                                                                          ; PORTBDATAOUT             ;                       ;
; soc_system:u0|soc_system_f2sdram_only_master:fpga_only_master|altera_avalon_sc_fifo:fifo|out_payload[4]                                                                                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_f2sdram_only_master:fpga_only_master|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0|altsyncram_g0n1:auto_generated|ram_block1a4                                                                                                                                                                                                          ; PORTBDATAOUT             ;                       ;
; soc_system:u0|soc_system_f2sdram_only_master:fpga_only_master|altera_avalon_sc_fifo:fifo|out_payload[5]                                                                                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_f2sdram_only_master:fpga_only_master|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0|altsyncram_g0n1:auto_generated|ram_block1a5                                                                                                                                                                                                          ; PORTBDATAOUT             ;                       ;
; soc_system:u0|soc_system_f2sdram_only_master:fpga_only_master|altera_avalon_sc_fifo:fifo|out_payload[6]                                                                                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_f2sdram_only_master:fpga_only_master|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0|altsyncram_g0n1:auto_generated|ram_block1a6                                                                                                                                                                                                          ; PORTBDATAOUT             ;                       ;
; soc_system:u0|soc_system_f2sdram_only_master:fpga_only_master|altera_avalon_sc_fifo:fifo|out_payload[7]                                                                                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_f2sdram_only_master:fpga_only_master|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0|altsyncram_g0n1:auto_generated|ram_block1a7                                                                                                                                                                                                          ; PORTBDATAOUT             ;                       ;
; soc_system:u0|soc_system_f2sdram_only_master:hps_only_master|altera_avalon_sc_fifo:fifo|out_payload[0]                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_f2sdram_only_master:hps_only_master|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0|altsyncram_g0n1:auto_generated|ram_block1a0                                                                                                                                                                                                           ; PORTBDATAOUT             ;                       ;
; soc_system:u0|soc_system_f2sdram_only_master:hps_only_master|altera_avalon_sc_fifo:fifo|out_payload[1]                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_f2sdram_only_master:hps_only_master|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0|altsyncram_g0n1:auto_generated|ram_block1a1                                                                                                                                                                                                           ; PORTBDATAOUT             ;                       ;
; soc_system:u0|soc_system_f2sdram_only_master:hps_only_master|altera_avalon_sc_fifo:fifo|out_payload[2]                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_f2sdram_only_master:hps_only_master|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0|altsyncram_g0n1:auto_generated|ram_block1a2                                                                                                                                                                                                           ; PORTBDATAOUT             ;                       ;
; soc_system:u0|soc_system_f2sdram_only_master:hps_only_master|altera_avalon_sc_fifo:fifo|out_payload[3]                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_f2sdram_only_master:hps_only_master|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0|altsyncram_g0n1:auto_generated|ram_block1a3                                                                                                                                                                                                           ; PORTBDATAOUT             ;                       ;
; soc_system:u0|soc_system_f2sdram_only_master:hps_only_master|altera_avalon_sc_fifo:fifo|out_payload[4]                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_f2sdram_only_master:hps_only_master|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0|altsyncram_g0n1:auto_generated|ram_block1a4                                                                                                                                                                                                           ; PORTBDATAOUT             ;                       ;
; soc_system:u0|soc_system_f2sdram_only_master:hps_only_master|altera_avalon_sc_fifo:fifo|out_payload[5]                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_f2sdram_only_master:hps_only_master|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0|altsyncram_g0n1:auto_generated|ram_block1a5                                                                                                                                                                                                           ; PORTBDATAOUT             ;                       ;
; soc_system:u0|soc_system_f2sdram_only_master:hps_only_master|altera_avalon_sc_fifo:fifo|out_payload[6]                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_f2sdram_only_master:hps_only_master|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0|altsyncram_g0n1:auto_generated|ram_block1a6                                                                                                                                                                                                           ; PORTBDATAOUT             ;                       ;
; soc_system:u0|soc_system_f2sdram_only_master:hps_only_master|altera_avalon_sc_fifo:fifo|out_payload[7]                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_f2sdram_only_master:hps_only_master|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0|altsyncram_g0n1:auto_generated|ram_block1a7                                                                                                                                                                                                           ; PORTBDATAOUT             ;                       ;
; soc_system:u0|soc_system_jtag_uart:jtag_uart|alt_jtag_atlantic:soc_system_jtag_uart_alt_jtag_atlantic|rdata[0]                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_jtag_uart:jtag_uart|soc_system_jtag_uart_scfifo_w:the_soc_system_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram|q_b[0]                                                                                                                                                           ; PORTBDATAOUT             ;                       ;
; soc_system:u0|soc_system_jtag_uart:jtag_uart|alt_jtag_atlantic:soc_system_jtag_uart_alt_jtag_atlantic|rdata[1]                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_jtag_uart:jtag_uart|soc_system_jtag_uart_scfifo_w:the_soc_system_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram|q_b[1]                                                                                                                                                           ; PORTBDATAOUT             ;                       ;
; soc_system:u0|soc_system_jtag_uart:jtag_uart|alt_jtag_atlantic:soc_system_jtag_uart_alt_jtag_atlantic|rdata[2]                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_jtag_uart:jtag_uart|soc_system_jtag_uart_scfifo_w:the_soc_system_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram|q_b[2]                                                                                                                                                           ; PORTBDATAOUT             ;                       ;
; soc_system:u0|soc_system_jtag_uart:jtag_uart|alt_jtag_atlantic:soc_system_jtag_uart_alt_jtag_atlantic|rdata[3]                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_jtag_uart:jtag_uart|soc_system_jtag_uart_scfifo_w:the_soc_system_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram|q_b[3]                                                                                                                                                           ; PORTBDATAOUT             ;                       ;
; soc_system:u0|soc_system_jtag_uart:jtag_uart|alt_jtag_atlantic:soc_system_jtag_uart_alt_jtag_atlantic|rdata[4]                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_jtag_uart:jtag_uart|soc_system_jtag_uart_scfifo_w:the_soc_system_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram|q_b[4]                                                                                                                                                           ; PORTBDATAOUT             ;                       ;
; soc_system:u0|soc_system_jtag_uart:jtag_uart|alt_jtag_atlantic:soc_system_jtag_uart_alt_jtag_atlantic|rdata[5]                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_jtag_uart:jtag_uart|soc_system_jtag_uart_scfifo_w:the_soc_system_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram|q_b[5]                                                                                                                                                           ; PORTBDATAOUT             ;                       ;
; soc_system:u0|soc_system_jtag_uart:jtag_uart|alt_jtag_atlantic:soc_system_jtag_uart_alt_jtag_atlantic|rdata[6]                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_jtag_uart:jtag_uart|soc_system_jtag_uart_scfifo_w:the_soc_system_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram|q_b[6]                                                                                                                                                           ; PORTBDATAOUT             ;                       ;
; soc_system:u0|soc_system_jtag_uart:jtag_uart|alt_jtag_atlantic:soc_system_jtag_uart_alt_jtag_atlantic|rdata[7]                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_jtag_uart:jtag_uart|soc_system_jtag_uart_scfifo_w:the_soc_system_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram|q_b[7]                                                                                                                                                           ; PORTBDATAOUT             ;                       ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mm_bridge_0_s0_agent_rdata_fifo|out_payload[0]                                                                                                                                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mm_bridge_0_s0_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_00n1:auto_generated|ram_block1a0                                                                                                                                                                                ; PORTBDATAOUT             ;                       ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mm_bridge_0_s0_agent_rdata_fifo|out_payload[1]                                                                                                                                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mm_bridge_0_s0_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_00n1:auto_generated|ram_block1a1                                                                                                                                                                                ; PORTBDATAOUT             ;                       ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mm_bridge_0_s0_agent_rdata_fifo|out_payload[2]                                                                                                                                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mm_bridge_0_s0_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_00n1:auto_generated|ram_block1a2                                                                                                                                                                                ; PORTBDATAOUT             ;                       ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mm_bridge_0_s0_agent_rdata_fifo|out_payload[3]                                                                                                                                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mm_bridge_0_s0_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_00n1:auto_generated|ram_block1a3                                                                                                                                                                                ; PORTBDATAOUT             ;                       ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mm_bridge_0_s0_agent_rdata_fifo|out_payload[4]                                                                                                                                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mm_bridge_0_s0_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_00n1:auto_generated|ram_block1a4                                                                                                                                                                                ; PORTBDATAOUT             ;                       ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mm_bridge_0_s0_agent_rdata_fifo|out_payload[5]                                                                                                                                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mm_bridge_0_s0_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_00n1:auto_generated|ram_block1a5                                                                                                                                                                                ; PORTBDATAOUT             ;                       ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mm_bridge_0_s0_agent_rdata_fifo|out_payload[6]                                                                                                                                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mm_bridge_0_s0_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_00n1:auto_generated|ram_block1a6                                                                                                                                                                                ; PORTBDATAOUT             ;                       ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mm_bridge_0_s0_agent_rdata_fifo|out_payload[7]                                                                                                                                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mm_bridge_0_s0_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_00n1:auto_generated|ram_block1a7                                                                                                                                                                                ; PORTBDATAOUT             ;                       ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mm_bridge_0_s0_agent_rdata_fifo|out_payload[8]                                                                                                                                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mm_bridge_0_s0_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_00n1:auto_generated|ram_block1a8                                                                                                                                                                                ; PORTBDATAOUT             ;                       ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mm_bridge_0_s0_agent_rdata_fifo|out_payload[9]                                                                                                                                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mm_bridge_0_s0_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_00n1:auto_generated|ram_block1a9                                                                                                                                                                                ; PORTBDATAOUT             ;                       ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mm_bridge_0_s0_agent_rdata_fifo|out_payload[10]                                                                                                                                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mm_bridge_0_s0_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_00n1:auto_generated|ram_block1a10                                                                                                                                                                               ; PORTBDATAOUT             ;                       ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mm_bridge_0_s0_agent_rdata_fifo|out_payload[11]                                                                                                                                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mm_bridge_0_s0_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_00n1:auto_generated|ram_block1a11                                                                                                                                                                               ; PORTBDATAOUT             ;                       ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mm_bridge_0_s0_agent_rdata_fifo|out_payload[12]                                                                                                                                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mm_bridge_0_s0_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_00n1:auto_generated|ram_block1a12                                                                                                                                                                               ; PORTBDATAOUT             ;                       ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mm_bridge_0_s0_agent_rdata_fifo|out_payload[13]                                                                                                                                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mm_bridge_0_s0_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_00n1:auto_generated|ram_block1a13                                                                                                                                                                               ; PORTBDATAOUT             ;                       ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mm_bridge_0_s0_agent_rdata_fifo|out_payload[14]                                                                                                                                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mm_bridge_0_s0_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_00n1:auto_generated|ram_block1a14                                                                                                                                                                               ; PORTBDATAOUT             ;                       ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mm_bridge_0_s0_agent_rdata_fifo|out_payload[15]                                                                                                                                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mm_bridge_0_s0_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_00n1:auto_generated|ram_block1a15                                                                                                                                                                               ; PORTBDATAOUT             ;                       ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mm_bridge_0_s0_agent_rdata_fifo|out_payload[16]                                                                                                                                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mm_bridge_0_s0_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_00n1:auto_generated|ram_block1a16                                                                                                                                                                               ; PORTBDATAOUT             ;                       ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mm_bridge_0_s0_agent_rdata_fifo|out_payload[17]                                                                                                                                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mm_bridge_0_s0_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_00n1:auto_generated|ram_block1a17                                                                                                                                                                               ; PORTBDATAOUT             ;                       ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mm_bridge_0_s0_agent_rdata_fifo|out_payload[18]                                                                                                                                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mm_bridge_0_s0_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_00n1:auto_generated|ram_block1a18                                                                                                                                                                               ; PORTBDATAOUT             ;                       ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mm_bridge_0_s0_agent_rdata_fifo|out_payload[19]                                                                                                                                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mm_bridge_0_s0_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_00n1:auto_generated|ram_block1a19                                                                                                                                                                               ; PORTBDATAOUT             ;                       ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mm_bridge_0_s0_agent_rdata_fifo|out_payload[20]                                                                                                                                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mm_bridge_0_s0_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_00n1:auto_generated|ram_block1a20                                                                                                                                                                               ; PORTBDATAOUT             ;                       ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mm_bridge_0_s0_agent_rdata_fifo|out_payload[21]                                                                                                                                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mm_bridge_0_s0_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_00n1:auto_generated|ram_block1a21                                                                                                                                                                               ; PORTBDATAOUT             ;                       ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mm_bridge_0_s0_agent_rdata_fifo|out_payload[22]                                                                                                                                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mm_bridge_0_s0_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_00n1:auto_generated|ram_block1a22                                                                                                                                                                               ; PORTBDATAOUT             ;                       ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mm_bridge_0_s0_agent_rdata_fifo|out_payload[23]                                                                                                                                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mm_bridge_0_s0_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_00n1:auto_generated|ram_block1a23                                                                                                                                                                               ; PORTBDATAOUT             ;                       ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mm_bridge_0_s0_agent_rdata_fifo|out_payload[24]                                                                                                                                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mm_bridge_0_s0_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_00n1:auto_generated|ram_block1a24                                                                                                                                                                               ; PORTBDATAOUT             ;                       ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mm_bridge_0_s0_agent_rdata_fifo|out_payload[25]                                                                                                                                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mm_bridge_0_s0_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_00n1:auto_generated|ram_block1a25                                                                                                                                                                               ; PORTBDATAOUT             ;                       ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mm_bridge_0_s0_agent_rdata_fifo|out_payload[26]                                                                                                                                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mm_bridge_0_s0_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_00n1:auto_generated|ram_block1a26                                                                                                                                                                               ; PORTBDATAOUT             ;                       ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mm_bridge_0_s0_agent_rdata_fifo|out_payload[27]                                                                                                                                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mm_bridge_0_s0_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_00n1:auto_generated|ram_block1a27                                                                                                                                                                               ; PORTBDATAOUT             ;                       ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mm_bridge_0_s0_agent_rdata_fifo|out_payload[28]                                                                                                                                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mm_bridge_0_s0_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_00n1:auto_generated|ram_block1a28                                                                                                                                                                               ; PORTBDATAOUT             ;                       ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mm_bridge_0_s0_agent_rdata_fifo|out_payload[29]                                                                                                                                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mm_bridge_0_s0_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_00n1:auto_generated|ram_block1a29                                                                                                                                                                               ; PORTBDATAOUT             ;                       ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mm_bridge_0_s0_agent_rdata_fifo|out_payload[30]                                                                                                                                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mm_bridge_0_s0_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_00n1:auto_generated|ram_block1a30                                                                                                                                                                               ; PORTBDATAOUT             ;                       ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mm_bridge_0_s0_agent_rdata_fifo|out_payload[31]                                                                                                                                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mm_bridge_0_s0_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_00n1:auto_generated|ram_block1a31                                                                                                                                                                               ; PORTBDATAOUT             ;                       ;
; adc_control:adc0|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|currState.pauseState                                                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; adc_control:adc0|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|currState.pauseState~DUPLICATE                                                                                                                                                                                                                                                ;                          ;                       ;
; adc_control:adc0|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|pause_counter[1]                                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; adc_control:adc0|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|pause_counter[1]~DUPLICATE                                                                                                                                                                                                                                                    ;                          ;                       ;
; adc_control:adc0|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|pause_counter[9]                                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; adc_control:adc0|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|pause_counter[9]~DUPLICATE                                                                                                                                                                                                                                                    ;                          ;                       ;
; counter[17]                                                                                                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; counter[17]~DUPLICATE                                                                                                                                                                                                                                                                                                                                              ;                          ;                       ;
; heater_control:heater_bed_control|analog_filter:filter_1|num[1]                                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; heater_control:heater_bed_control|analog_filter:filter_1|num[1]~DUPLICATE                                                                                                                                                                                                                                                                                          ;                          ;                       ;
; hps_reset:hps_reset_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|hold_reg[1]                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; hps_reset:hps_reset_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|hold_reg[1]~DUPLICATE                                                                                                                                                                   ;                          ;                       ;
; hps_reset:hps_reset_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|hold_reg[2]                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; hps_reset:hps_reset_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|hold_reg[2]~DUPLICATE                                                                                                                                                                   ;                          ;                       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~DUPLICATE                         ;                          ;                       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]~DUPLICATE                             ;                          ;                       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[7]                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[7]~DUPLICATE                             ;                          ;                       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]~DUPLICATE                          ;                          ;                       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]~DUPLICATE                          ;                          ;                       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[1]                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[1]~DUPLICATE              ;                          ;                       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[5]        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[5]~DUPLICATE ;                          ;                       ;
; soc_system:u0|altera_avalon_mm_bridge:mm_bridge_0|cmd_address[6]                                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|altera_avalon_mm_bridge:mm_bridge_0|cmd_address[6]~DUPLICATE                                                                                                                                                                                                                                                                                         ;                          ;                       ;
; soc_system:u0|altera_avalon_mm_bridge:mm_bridge_0|cmd_address[8]                                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|altera_avalon_mm_bridge:mm_bridge_0|cmd_address[8]~DUPLICATE                                                                                                                                                                                                                                                                                         ;                          ;                       ;
; soc_system:u0|altera_avalon_mm_bridge:mm_bridge_0|cmd_address[9]                                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|altera_avalon_mm_bridge:mm_bridge_0|cmd_address[9]~DUPLICATE                                                                                                                                                                                                                                                                                         ;                          ;                       ;
; soc_system:u0|altera_avalon_mm_bridge:mm_bridge_0|cmd_address[10]                                                                                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|altera_avalon_mm_bridge:mm_bridge_0|cmd_address[10]~DUPLICATE                                                                                                                                                                                                                                                                                        ;                          ;                       ;
; soc_system:u0|altera_avalon_mm_bridge:mm_bridge_0|cmd_address[13]                                                                                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|altera_avalon_mm_bridge:mm_bridge_0|cmd_address[13]~DUPLICATE                                                                                                                                                                                                                                                                                        ;                          ;                       ;
; soc_system:u0|altera_avalon_mm_bridge:mm_bridge_0|cmd_write                                                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|altera_avalon_mm_bridge:mm_bridge_0|cmd_write~DUPLICATE                                                                                                                                                                                                                                                                                              ;                          ;                       ;
; soc_system:u0|interrupt_latency_counter:ilc|count_reg[0][7]                                                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|interrupt_latency_counter:ilc|count_reg[0][7]~DUPLICATE                                                                                                                                                                                                                                                                                              ;                          ;                       ;
; soc_system:u0|interrupt_latency_counter:ilc|count_reg[0][8]                                                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|interrupt_latency_counter:ilc|count_reg[0][8]~DUPLICATE                                                                                                                                                                                                                                                                                              ;                          ;                       ;
; soc_system:u0|interrupt_latency_counter:ilc|count_reg[0][9]                                                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|interrupt_latency_counter:ilc|count_reg[0][9]~DUPLICATE                                                                                                                                                                                                                                                                                              ;                          ;                       ;
; soc_system:u0|interrupt_latency_counter:ilc|count_reg[0][10]                                                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|interrupt_latency_counter:ilc|count_reg[0][10]~DUPLICATE                                                                                                                                                                                                                                                                                             ;                          ;                       ;
; soc_system:u0|interrupt_latency_counter:ilc|count_reg[0][11]                                                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|interrupt_latency_counter:ilc|count_reg[0][11]~DUPLICATE                                                                                                                                                                                                                                                                                             ;                          ;                       ;
; soc_system:u0|interrupt_latency_counter:ilc|count_reg[0][12]                                                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|interrupt_latency_counter:ilc|count_reg[0][12]~DUPLICATE                                                                                                                                                                                                                                                                                             ;                          ;                       ;
; soc_system:u0|interrupt_latency_counter:ilc|count_reg[0][13]                                                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|interrupt_latency_counter:ilc|count_reg[0][13]~DUPLICATE                                                                                                                                                                                                                                                                                             ;                          ;                       ;
; soc_system:u0|interrupt_latency_counter:ilc|count_reg[0][15]                                                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|interrupt_latency_counter:ilc|count_reg[0][15]~DUPLICATE                                                                                                                                                                                                                                                                                             ;                          ;                       ;
; soc_system:u0|interrupt_latency_counter:ilc|count_reg[0][17]                                                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|interrupt_latency_counter:ilc|count_reg[0][17]~DUPLICATE                                                                                                                                                                                                                                                                                             ;                          ;                       ;
; soc_system:u0|interrupt_latency_counter:ilc|count_reg[0][18]                                                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|interrupt_latency_counter:ilc|count_reg[0][18]~DUPLICATE                                                                                                                                                                                                                                                                                             ;                          ;                       ;
; soc_system:u0|interrupt_latency_counter:ilc|count_reg[0][20]                                                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|interrupt_latency_counter:ilc|count_reg[0][20]~DUPLICATE                                                                                                                                                                                                                                                                                             ;                          ;                       ;
; soc_system:u0|interrupt_latency_counter:ilc|count_reg[0][22]                                                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|interrupt_latency_counter:ilc|count_reg[0][22]~DUPLICATE                                                                                                                                                                                                                                                                                             ;                          ;                       ;
; soc_system:u0|interrupt_latency_counter:ilc|count_reg[0][23]                                                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|interrupt_latency_counter:ilc|count_reg[0][23]~DUPLICATE                                                                                                                                                                                                                                                                                             ;                          ;                       ;
; soc_system:u0|interrupt_latency_counter:ilc|count_reg[1][1]                                                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|interrupt_latency_counter:ilc|count_reg[1][1]~DUPLICATE                                                                                                                                                                                                                                                                                              ;                          ;                       ;
; soc_system:u0|interrupt_latency_counter:ilc|count_reg[1][2]                                                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|interrupt_latency_counter:ilc|count_reg[1][2]~DUPLICATE                                                                                                                                                                                                                                                                                              ;                          ;                       ;
; soc_system:u0|interrupt_latency_counter:ilc|count_reg[1][3]                                                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|interrupt_latency_counter:ilc|count_reg[1][3]~DUPLICATE                                                                                                                                                                                                                                                                                              ;                          ;                       ;
; soc_system:u0|interrupt_latency_counter:ilc|count_reg[1][6]                                                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|interrupt_latency_counter:ilc|count_reg[1][6]~DUPLICATE                                                                                                                                                                                                                                                                                              ;                          ;                       ;
; soc_system:u0|interrupt_latency_counter:ilc|count_reg[1][8]                                                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|interrupt_latency_counter:ilc|count_reg[1][8]~DUPLICATE                                                                                                                                                                                                                                                                                              ;                          ;                       ;
; soc_system:u0|interrupt_latency_counter:ilc|count_reg[1][9]                                                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|interrupt_latency_counter:ilc|count_reg[1][9]~DUPLICATE                                                                                                                                                                                                                                                                                              ;                          ;                       ;
; soc_system:u0|interrupt_latency_counter:ilc|count_reg[1][10]                                                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|interrupt_latency_counter:ilc|count_reg[1][10]~DUPLICATE                                                                                                                                                                                                                                                                                             ;                          ;                       ;
; soc_system:u0|interrupt_latency_counter:ilc|count_reg[1][11]                                                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|interrupt_latency_counter:ilc|count_reg[1][11]~DUPLICATE                                                                                                                                                                                                                                                                                             ;                          ;                       ;
; soc_system:u0|interrupt_latency_counter:ilc|count_reg[1][14]                                                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|interrupt_latency_counter:ilc|count_reg[1][14]~DUPLICATE                                                                                                                                                                                                                                                                                             ;                          ;                       ;
; soc_system:u0|interrupt_latency_counter:ilc|count_reg[1][16]                                                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|interrupt_latency_counter:ilc|count_reg[1][16]~DUPLICATE                                                                                                                                                                                                                                                                                             ;                          ;                       ;
; soc_system:u0|interrupt_latency_counter:ilc|count_reg[1][17]                                                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|interrupt_latency_counter:ilc|count_reg[1][17]~DUPLICATE                                                                                                                                                                                                                                                                                             ;                          ;                       ;
; soc_system:u0|interrupt_latency_counter:ilc|count_reg[1][19]                                                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|interrupt_latency_counter:ilc|count_reg[1][19]~DUPLICATE                                                                                                                                                                                                                                                                                             ;                          ;                       ;
; soc_system:u0|interrupt_latency_counter:ilc|count_reg[1][21]                                                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|interrupt_latency_counter:ilc|count_reg[1][21]~DUPLICATE                                                                                                                                                                                                                                                                                             ;                          ;                       ;
; soc_system:u0|interrupt_latency_counter:ilc|count_reg[1][23]                                                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|interrupt_latency_counter:ilc|count_reg[1][23]~DUPLICATE                                                                                                                                                                                                                                                                                             ;                          ;                       ;
; soc_system:u0|interrupt_latency_counter:ilc|count_reg[1][27]                                                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|interrupt_latency_counter:ilc|count_reg[1][27]~DUPLICATE                                                                                                                                                                                                                                                                                             ;                          ;                       ;
; soc_system:u0|interrupt_latency_counter:ilc|count_reg[1][28]                                                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|interrupt_latency_counter:ilc|count_reg[1][28]~DUPLICATE                                                                                                                                                                                                                                                                                             ;                          ;                       ;
; soc_system:u0|interrupt_latency_counter:ilc|count_reg[1][29]                                                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|interrupt_latency_counter:ilc|count_reg[1][29]~DUPLICATE                                                                                                                                                                                                                                                                                             ;                          ;                       ;
; soc_system:u0|interrupt_latency_counter:ilc|count_reg[2][1]                                                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|interrupt_latency_counter:ilc|count_reg[2][1]~DUPLICATE                                                                                                                                                                                                                                                                                              ;                          ;                       ;
; soc_system:u0|interrupt_latency_counter:ilc|count_reg[2][9]                                                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|interrupt_latency_counter:ilc|count_reg[2][9]~DUPLICATE                                                                                                                                                                                                                                                                                              ;                          ;                       ;
; soc_system:u0|interrupt_latency_counter:ilc|count_reg[2][10]                                                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|interrupt_latency_counter:ilc|count_reg[2][10]~DUPLICATE                                                                                                                                                                                                                                                                                             ;                          ;                       ;
; soc_system:u0|interrupt_latency_counter:ilc|count_reg[2][14]                                                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|interrupt_latency_counter:ilc|count_reg[2][14]~DUPLICATE                                                                                                                                                                                                                                                                                             ;                          ;                       ;
; soc_system:u0|interrupt_latency_counter:ilc|count_reg[2][15]                                                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|interrupt_latency_counter:ilc|count_reg[2][15]~DUPLICATE                                                                                                                                                                                                                                                                                             ;                          ;                       ;
; soc_system:u0|interrupt_latency_counter:ilc|count_reg[2][16]                                                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|interrupt_latency_counter:ilc|count_reg[2][16]~DUPLICATE                                                                                                                                                                                                                                                                                             ;                          ;                       ;
; soc_system:u0|interrupt_latency_counter:ilc|count_reg[2][17]                                                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|interrupt_latency_counter:ilc|count_reg[2][17]~DUPLICATE                                                                                                                                                                                                                                                                                             ;                          ;                       ;
; soc_system:u0|interrupt_latency_counter:ilc|count_reg[2][20]                                                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|interrupt_latency_counter:ilc|count_reg[2][20]~DUPLICATE                                                                                                                                                                                                                                                                                             ;                          ;                       ;
; soc_system:u0|interrupt_latency_counter:ilc|count_reg[2][21]                                                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|interrupt_latency_counter:ilc|count_reg[2][21]~DUPLICATE                                                                                                                                                                                                                                                                                             ;                          ;                       ;
; soc_system:u0|interrupt_latency_counter:ilc|count_reg[2][22]                                                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|interrupt_latency_counter:ilc|count_reg[2][22]~DUPLICATE                                                                                                                                                                                                                                                                                             ;                          ;                       ;
; soc_system:u0|interrupt_latency_counter:ilc|count_reg[2][23]                                                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|interrupt_latency_counter:ilc|count_reg[2][23]~DUPLICATE                                                                                                                                                                                                                                                                                             ;                          ;                       ;
; soc_system:u0|interrupt_latency_counter:ilc|count_reg[2][24]                                                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|interrupt_latency_counter:ilc|count_reg[2][24]~DUPLICATE                                                                                                                                                                                                                                                                                             ;                          ;                       ;
; soc_system:u0|interrupt_latency_counter:ilc|count_reg[2][25]                                                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|interrupt_latency_counter:ilc|count_reg[2][25]~DUPLICATE                                                                                                                                                                                                                                                                                             ;                          ;                       ;
; soc_system:u0|interrupt_latency_counter:ilc|count_reg[2][27]                                                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|interrupt_latency_counter:ilc|count_reg[2][27]~DUPLICATE                                                                                                                                                                                                                                                                                             ;                          ;                       ;
; soc_system:u0|interrupt_latency_counter:ilc|count_reg[2][31]                                                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|interrupt_latency_counter:ilc|count_reg[2][31]~DUPLICATE                                                                                                                                                                                                                                                                                             ;                          ;                       ;
; soc_system:u0|soc_system_configuration_1:configuration_1|data_out[6]~_Duplicate_50                                                                                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_configuration_1:configuration_1|data_out[6]~_Duplicate_50DUPLICATE                                                                                                                                                                                                                                                                        ;                          ;                       ;
; soc_system:u0|soc_system_configuration_1:stepper_1_speed|data_out[1]                                                                                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_configuration_1:stepper_1_speed|data_out[1]~DUPLICATE                                                                                                                                                                                                                                                                                     ;                          ;                       ;
; soc_system:u0|soc_system_configuration_1:stepper_1_speed|data_out[14]                                                                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_configuration_1:stepper_1_speed|data_out[14]~DUPLICATE                                                                                                                                                                                                                                                                                    ;                          ;                       ;
; soc_system:u0|soc_system_configuration_1:stepper_1_speed|data_out[16]                                                                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_configuration_1:stepper_1_speed|data_out[16]~DUPLICATE                                                                                                                                                                                                                                                                                    ;                          ;                       ;
; soc_system:u0|soc_system_configuration_1:stepper_1_speed|data_out[17]                                                                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_configuration_1:stepper_1_speed|data_out[17]~DUPLICATE                                                                                                                                                                                                                                                                                    ;                          ;                       ;
; soc_system:u0|soc_system_configuration_1:stepper_1_speed|data_out[26]                                                                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_configuration_1:stepper_1_speed|data_out[26]~DUPLICATE                                                                                                                                                                                                                                                                                    ;                          ;                       ;
; soc_system:u0|soc_system_configuration_1:stepper_1_speed|data_out[30]                                                                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_configuration_1:stepper_1_speed|data_out[30]~DUPLICATE                                                                                                                                                                                                                                                                                    ;                          ;                       ;
; soc_system:u0|soc_system_configuration_1:stepper_2_speed|data_out[27]                                                                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_configuration_1:stepper_2_speed|data_out[27]~DUPLICATE                                                                                                                                                                                                                                                                                    ;                          ;                       ;
; soc_system:u0|soc_system_configuration_1:stepper_2_speed|data_out[29]                                                                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_configuration_1:stepper_2_speed|data_out[29]~DUPLICATE                                                                                                                                                                                                                                                                                    ;                          ;                       ;
; soc_system:u0|soc_system_configuration_1:stepper_3_speed|data_out[9]                                                                                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_configuration_1:stepper_3_speed|data_out[9]~DUPLICATE                                                                                                                                                                                                                                                                                     ;                          ;                       ;
; soc_system:u0|soc_system_configuration_1:stepper_3_speed|data_out[16]                                                                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_configuration_1:stepper_3_speed|data_out[16]~DUPLICATE                                                                                                                                                                                                                                                                                    ;                          ;                       ;
; soc_system:u0|soc_system_configuration_1:stepper_4_speed|data_out[11]                                                                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_configuration_1:stepper_4_speed|data_out[11]~DUPLICATE                                                                                                                                                                                                                                                                                    ;                          ;                       ;
; soc_system:u0|soc_system_configuration_1:stepper_4_speed|data_out[14]                                                                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_configuration_1:stepper_4_speed|data_out[14]~DUPLICATE                                                                                                                                                                                                                                                                                    ;                          ;                       ;
; soc_system:u0|soc_system_configuration_1:stepper_4_speed|data_out[26]                                                                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_configuration_1:stepper_4_speed|data_out[26]~DUPLICATE                                                                                                                                                                                                                                                                                    ;                          ;                       ;
; soc_system:u0|soc_system_configuration_1:stepper_4_speed|data_out[28]                                                                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_configuration_1:stepper_4_speed|data_out[28]~DUPLICATE                                                                                                                                                                                                                                                                                    ;                          ;                       ;
; soc_system:u0|soc_system_dipsw_pio:dipsw_pio|edge_capture[0]                                                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_dipsw_pio:dipsw_pio|edge_capture[0]~DUPLICATE                                                                                                                                                                                                                                                                                             ;                          ;                       ;
; soc_system:u0|soc_system_f2sdram_only_master:f2sdram_only_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|command[2]                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_f2sdram_only_master:f2sdram_only_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|command[2]~DUPLICATE                                                                                                                                                                                                              ;                          ;                       ;
; soc_system:u0|soc_system_f2sdram_only_master:f2sdram_only_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|command[4]                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_f2sdram_only_master:f2sdram_only_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|command[4]~DUPLICATE                                                                                                                                                                                                              ;                          ;                       ;
; soc_system:u0|soc_system_f2sdram_only_master:f2sdram_only_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|counter[2]                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_f2sdram_only_master:f2sdram_only_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|counter[2]~DUPLICATE                                                                                                                                                                                                              ;                          ;                       ;
; soc_system:u0|soc_system_f2sdram_only_master:f2sdram_only_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|counter[7]                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_f2sdram_only_master:f2sdram_only_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|counter[7]~DUPLICATE                                                                                                                                                                                                              ;                          ;                       ;
; soc_system:u0|soc_system_f2sdram_only_master:f2sdram_only_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|counter[12]                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_f2sdram_only_master:f2sdram_only_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|counter[12]~DUPLICATE                                                                                                                                                                                                             ;                          ;                       ;
; soc_system:u0|soc_system_f2sdram_only_master:f2sdram_only_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|counter[13]                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_f2sdram_only_master:f2sdram_only_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|counter[13]~DUPLICATE                                                                                                                                                                                                             ;                          ;                       ;
; soc_system:u0|soc_system_f2sdram_only_master:f2sdram_only_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|counter[15]                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_f2sdram_only_master:f2sdram_only_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|counter[15]~DUPLICATE                                                                                                                                                                                                             ;                          ;                       ;
; soc_system:u0|soc_system_f2sdram_only_master:f2sdram_only_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|out_endofpacket                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_f2sdram_only_master:f2sdram_only_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|out_endofpacket~DUPLICATE                                                                                                                                                                                                         ;                          ;                       ;
; soc_system:u0|soc_system_f2sdram_only_master:f2sdram_only_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.0000                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_f2sdram_only_master:f2sdram_only_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.0000~DUPLICATE                                                                                                                                                                                                              ;                          ;                       ;
; soc_system:u0|soc_system_f2sdram_only_master:f2sdram_only_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.READ_ASSERT                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_f2sdram_only_master:f2sdram_only_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.READ_ASSERT~DUPLICATE                                                                                                                                                                                                       ;                          ;                       ;
; soc_system:u0|soc_system_f2sdram_only_master:f2sdram_only_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|writedata[22]                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_f2sdram_only_master:f2sdram_only_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|writedata[22]~DUPLICATE                                                                                                                                                                                                           ;                          ;                       ;
; soc_system:u0|soc_system_f2sdram_only_master:f2sdram_only_master|altera_avalon_sc_fifo:fifo|internal_out_valid                                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_f2sdram_only_master:f2sdram_only_master|altera_avalon_sc_fifo:fifo|internal_out_valid~DUPLICATE                                                                                                                                                                                                                                           ;                          ;                       ;
; soc_system:u0|soc_system_f2sdram_only_master:f2sdram_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|data1[0]                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_f2sdram_only_master:f2sdram_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|data1[0]~DUPLICATE                                                                     ;                          ;                       ;
; soc_system:u0|soc_system_f2sdram_only_master:f2sdram_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|data1[2]                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_f2sdram_only_master:f2sdram_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|data1[2]~DUPLICATE                                                                     ;                          ;                       ;
; soc_system:u0|soc_system_f2sdram_only_master:f2sdram_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|data1[4]                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_f2sdram_only_master:f2sdram_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|data1[4]~DUPLICATE                                                                     ;                          ;                       ;
; soc_system:u0|soc_system_f2sdram_only_master:f2sdram_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|data1[6]                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_f2sdram_only_master:f2sdram_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|data1[6]~DUPLICATE                                                                     ;                          ;                       ;
; soc_system:u0|soc_system_f2sdram_only_master:f2sdram_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|bypass_bit_counter[2]                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_f2sdram_only_master:f2sdram_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|bypass_bit_counter[2]~DUPLICATE                                                                                                           ;                          ;                       ;
; soc_system:u0|soc_system_f2sdram_only_master:f2sdram_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|bypass_bit_counter[5]                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_f2sdram_only_master:f2sdram_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|bypass_bit_counter[5]~DUPLICATE                                                                                                           ;                          ;                       ;
; soc_system:u0|soc_system_f2sdram_only_master:f2sdram_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|decode_header_1                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_f2sdram_only_master:f2sdram_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|decode_header_1~DUPLICATE                                                                                                                 ;                          ;                       ;
; soc_system:u0|soc_system_f2sdram_only_master:f2sdram_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_control[3]                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_f2sdram_only_master:f2sdram_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_control[3]~DUPLICATE                                                                                                                   ;                          ;                       ;
; soc_system:u0|soc_system_f2sdram_only_master:f2sdram_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|header_in_bit_counter[0]                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_f2sdram_only_master:f2sdram_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|header_in_bit_counter[0]~DUPLICATE                                                                                                        ;                          ;                       ;
; soc_system:u0|soc_system_f2sdram_only_master:f2sdram_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|header_in_bit_counter[1]                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_f2sdram_only_master:f2sdram_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|header_in_bit_counter[1]~DUPLICATE                                                                                                        ;                          ;                       ;
; soc_system:u0|soc_system_f2sdram_only_master:f2sdram_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|header_in_bit_counter[2]                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_f2sdram_only_master:f2sdram_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|header_in_bit_counter[2]~DUPLICATE                                                                                                        ;                          ;                       ;
; soc_system:u0|soc_system_f2sdram_only_master:f2sdram_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|header_out_bit_counter[0]                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_f2sdram_only_master:f2sdram_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|header_out_bit_counter[0]~DUPLICATE                                                                                                       ;                          ;                       ;
; soc_system:u0|soc_system_f2sdram_only_master:f2sdram_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|header_out_bit_counter[1]                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_f2sdram_only_master:f2sdram_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|header_out_bit_counter[1]~DUPLICATE                                                                                                       ;                          ;                       ;
; soc_system:u0|soc_system_f2sdram_only_master:f2sdram_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|header_out_bit_counter[2]                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_f2sdram_only_master:f2sdram_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|header_out_bit_counter[2]~DUPLICATE                                                                                                       ;                          ;                       ;
; soc_system:u0|soc_system_f2sdram_only_master:f2sdram_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|header_out_bit_counter[3]                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_f2sdram_only_master:f2sdram_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|header_out_bit_counter[3]~DUPLICATE                                                                                                       ;                          ;                       ;
; soc_system:u0|soc_system_f2sdram_only_master:f2sdram_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|idle_remover_sink_data[0]                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_f2sdram_only_master:f2sdram_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|idle_remover_sink_data[0]~DUPLICATE                                                                                                       ;                          ;                       ;
; soc_system:u0|soc_system_f2sdram_only_master:f2sdram_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|idle_remover_sink_data[6]                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_f2sdram_only_master:f2sdram_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|idle_remover_sink_data[6]~DUPLICATE                                                                                                       ;                          ;                       ;
; soc_system:u0|soc_system_f2sdram_only_master:f2sdram_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|offset[2]                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_f2sdram_only_master:f2sdram_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|offset[2]~DUPLICATE                                                                                                                       ;                          ;                       ;
; soc_system:u0|soc_system_f2sdram_only_master:f2sdram_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|padded_bit_counter[8]                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_f2sdram_only_master:f2sdram_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|padded_bit_counter[8]~DUPLICATE                                                                                                           ;                          ;                       ;
; soc_system:u0|soc_system_f2sdram_only_master:f2sdram_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|read_data_bit_counter[2]                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_f2sdram_only_master:f2sdram_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|read_data_bit_counter[2]~DUPLICATE                                                                                                        ;                          ;                       ;
; soc_system:u0|soc_system_f2sdram_only_master:f2sdram_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|read_data_length[1]                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_f2sdram_only_master:f2sdram_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|read_data_length[1]~DUPLICATE                                                                                                             ;                          ;                       ;
; soc_system:u0|soc_system_f2sdram_only_master:f2sdram_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|read_state.ST_READ_DATA                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_f2sdram_only_master:f2sdram_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|read_state.ST_READ_DATA~DUPLICATE                                                                                                         ;                          ;                       ;
; soc_system:u0|soc_system_f2sdram_only_master:f2sdram_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[17]                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_f2sdram_only_master:f2sdram_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[17]~DUPLICATE                                                                                                    ;                          ;                       ;
; soc_system:u0|soc_system_f2sdram_only_master:f2sdram_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|valid_write_data_length_byte_counter[0]                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_f2sdram_only_master:f2sdram_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|valid_write_data_length_byte_counter[0]~DUPLICATE                                                                                         ;                          ;                       ;
; soc_system:u0|soc_system_f2sdram_only_master:f2sdram_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|valid_write_data_length_byte_counter[1]                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_f2sdram_only_master:f2sdram_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|valid_write_data_length_byte_counter[1]~DUPLICATE                                                                                         ;                          ;                       ;
; soc_system:u0|soc_system_f2sdram_only_master:f2sdram_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|valid_write_data_length_byte_counter[2]                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_f2sdram_only_master:f2sdram_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|valid_write_data_length_byte_counter[2]~DUPLICATE                                                                                         ;                          ;                       ;
; soc_system:u0|soc_system_f2sdram_only_master:f2sdram_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|valid_write_data_length_byte_counter[4]                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_f2sdram_only_master:f2sdram_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|valid_write_data_length_byte_counter[4]~DUPLICATE                                                                                         ;                          ;                       ;
; soc_system:u0|soc_system_f2sdram_only_master:f2sdram_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|valid_write_data_length_byte_counter[11]                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_f2sdram_only_master:f2sdram_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|valid_write_data_length_byte_counter[11]~DUPLICATE                                                                                        ;                          ;                       ;
; soc_system:u0|soc_system_f2sdram_only_master:f2sdram_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|write_data_bit_counter[0]                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_f2sdram_only_master:f2sdram_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|write_data_bit_counter[0]~DUPLICATE                                                                                                       ;                          ;                       ;
; soc_system:u0|soc_system_f2sdram_only_master:f2sdram_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|write_data_bit_counter[2]                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_f2sdram_only_master:f2sdram_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|write_data_bit_counter[2]~DUPLICATE                                                                                                       ;                          ;                       ;
; soc_system:u0|soc_system_f2sdram_only_master:f2sdram_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|write_state.ST_WRITE_DATA                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_f2sdram_only_master:f2sdram_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|write_state.ST_WRITE_DATA~DUPLICATE                                                                                                       ;                          ;                       ;
; soc_system:u0|soc_system_f2sdram_only_master:f2sdram_only_master|altera_avalon_st_packets_to_bytes:p2b|sent_channel_char                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_f2sdram_only_master:f2sdram_only_master|altera_avalon_st_packets_to_bytes:p2b|sent_channel_char~DUPLICATE                                                                                                                                                                                                                                 ;                          ;                       ;
; soc_system:u0|soc_system_f2sdram_only_master:fpga_only_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[5]                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_f2sdram_only_master:fpga_only_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[5]~DUPLICATE                                                                                                                                                                                                                 ;                          ;                       ;
; soc_system:u0|soc_system_f2sdram_only_master:fpga_only_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[6]                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_f2sdram_only_master:fpga_only_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[6]~DUPLICATE                                                                                                                                                                                                                 ;                          ;                       ;
; soc_system:u0|soc_system_f2sdram_only_master:fpga_only_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[9]                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_f2sdram_only_master:fpga_only_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[9]~DUPLICATE                                                                                                                                                                                                                 ;                          ;                       ;
; soc_system:u0|soc_system_f2sdram_only_master:fpga_only_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[12]                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_f2sdram_only_master:fpga_only_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[12]~DUPLICATE                                                                                                                                                                                                                ;                          ;                       ;
; soc_system:u0|soc_system_f2sdram_only_master:fpga_only_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[13]                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_f2sdram_only_master:fpga_only_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[13]~DUPLICATE                                                                                                                                                                                                                ;                          ;                       ;
; soc_system:u0|soc_system_f2sdram_only_master:fpga_only_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|command[4]                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_f2sdram_only_master:fpga_only_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|command[4]~DUPLICATE                                                                                                                                                                                                                 ;                          ;                       ;
; soc_system:u0|soc_system_f2sdram_only_master:fpga_only_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|counter[0]                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_f2sdram_only_master:fpga_only_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|counter[0]~DUPLICATE                                                                                                                                                                                                                 ;                          ;                       ;
; soc_system:u0|soc_system_f2sdram_only_master:fpga_only_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|counter[1]                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_f2sdram_only_master:fpga_only_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|counter[1]~DUPLICATE                                                                                                                                                                                                                 ;                          ;                       ;
; soc_system:u0|soc_system_f2sdram_only_master:fpga_only_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|counter[2]                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_f2sdram_only_master:fpga_only_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|counter[2]~DUPLICATE                                                                                                                                                                                                                 ;                          ;                       ;
; soc_system:u0|soc_system_f2sdram_only_master:fpga_only_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|counter[3]                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_f2sdram_only_master:fpga_only_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|counter[3]~DUPLICATE                                                                                                                                                                                                                 ;                          ;                       ;
; soc_system:u0|soc_system_f2sdram_only_master:fpga_only_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|counter[4]                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_f2sdram_only_master:fpga_only_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|counter[4]~DUPLICATE                                                                                                                                                                                                                 ;                          ;                       ;
; soc_system:u0|soc_system_f2sdram_only_master:fpga_only_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|counter[5]                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_f2sdram_only_master:fpga_only_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|counter[5]~DUPLICATE                                                                                                                                                                                                                 ;                          ;                       ;
; soc_system:u0|soc_system_f2sdram_only_master:fpga_only_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|counter[6]                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_f2sdram_only_master:fpga_only_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|counter[6]~DUPLICATE                                                                                                                                                                                                                 ;                          ;                       ;
; soc_system:u0|soc_system_f2sdram_only_master:fpga_only_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|counter[7]                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_f2sdram_only_master:fpga_only_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|counter[7]~DUPLICATE                                                                                                                                                                                                                 ;                          ;                       ;
; soc_system:u0|soc_system_f2sdram_only_master:fpga_only_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|counter[8]                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_f2sdram_only_master:fpga_only_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|counter[8]~DUPLICATE                                                                                                                                                                                                                 ;                          ;                       ;
; soc_system:u0|soc_system_f2sdram_only_master:fpga_only_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|counter[9]                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_f2sdram_only_master:fpga_only_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|counter[9]~DUPLICATE                                                                                                                                                                                                                 ;                          ;                       ;
; soc_system:u0|soc_system_f2sdram_only_master:fpga_only_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|counter[10]                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_f2sdram_only_master:fpga_only_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|counter[10]~DUPLICATE                                                                                                                                                                                                                ;                          ;                       ;
; soc_system:u0|soc_system_f2sdram_only_master:fpga_only_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|counter[11]                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_f2sdram_only_master:fpga_only_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|counter[11]~DUPLICATE                                                                                                                                                                                                                ;                          ;                       ;
; soc_system:u0|soc_system_f2sdram_only_master:fpga_only_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|counter[12]                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_f2sdram_only_master:fpga_only_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|counter[12]~DUPLICATE                                                                                                                                                                                                                ;                          ;                       ;
; soc_system:u0|soc_system_f2sdram_only_master:fpga_only_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|counter[13]                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_f2sdram_only_master:fpga_only_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|counter[13]~DUPLICATE                                                                                                                                                                                                                ;                          ;                       ;
; soc_system:u0|soc_system_f2sdram_only_master:fpga_only_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|counter[14]                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_f2sdram_only_master:fpga_only_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|counter[14]~DUPLICATE                                                                                                                                                                                                                ;                          ;                       ;
; soc_system:u0|soc_system_f2sdram_only_master:fpga_only_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|counter[15]                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_f2sdram_only_master:fpga_only_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|counter[15]~DUPLICATE                                                                                                                                                                                                                ;                          ;                       ;
; soc_system:u0|soc_system_f2sdram_only_master:fpga_only_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|current_byte[0]                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_f2sdram_only_master:fpga_only_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|current_byte[0]~DUPLICATE                                                                                                                                                                                                            ;                          ;                       ;
; soc_system:u0|soc_system_f2sdram_only_master:fpga_only_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|current_byte[1]                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_f2sdram_only_master:fpga_only_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|current_byte[1]~DUPLICATE                                                                                                                                                                                                            ;                          ;                       ;
; soc_system:u0|soc_system_f2sdram_only_master:fpga_only_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|out_valid                                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_f2sdram_only_master:fpga_only_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|out_valid~DUPLICATE                                                                                                                                                                                                                  ;                          ;                       ;
; soc_system:u0|soc_system_f2sdram_only_master:fpga_only_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.GET_ADDR4                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_f2sdram_only_master:fpga_only_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.GET_ADDR4~DUPLICATE                                                                                                                                                                                                            ;                          ;                       ;
; soc_system:u0|soc_system_f2sdram_only_master:fpga_only_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.GET_SIZE1                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_f2sdram_only_master:fpga_only_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.GET_SIZE1~DUPLICATE                                                                                                                                                                                                            ;                          ;                       ;
; soc_system:u0|soc_system_f2sdram_only_master:fpga_only_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.GET_SIZE2                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_f2sdram_only_master:fpga_only_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.GET_SIZE2~DUPLICATE                                                                                                                                                                                                            ;                          ;                       ;
; soc_system:u0|soc_system_f2sdram_only_master:fpga_only_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.READ_DATA_WAIT                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_f2sdram_only_master:fpga_only_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.READ_DATA_WAIT~DUPLICATE                                                                                                                                                                                                       ;                          ;                       ;
; soc_system:u0|soc_system_f2sdram_only_master:fpga_only_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.READ_SEND_ISSUE                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_f2sdram_only_master:fpga_only_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.READ_SEND_ISSUE~DUPLICATE                                                                                                                                                                                                      ;                          ;                       ;
; soc_system:u0|soc_system_f2sdram_only_master:fpga_only_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|write                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_f2sdram_only_master:fpga_only_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|write~DUPLICATE                                                                                                                                                                                                                      ;                          ;                       ;
; soc_system:u0|soc_system_f2sdram_only_master:fpga_only_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|writedata[14]                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_f2sdram_only_master:fpga_only_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|writedata[14]~DUPLICATE                                                                                                                                                                                                              ;                          ;                       ;
; soc_system:u0|soc_system_f2sdram_only_master:fpga_only_master|altera_avalon_sc_fifo:fifo|internal_out_valid                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_f2sdram_only_master:fpga_only_master|altera_avalon_sc_fifo:fifo|internal_out_valid~DUPLICATE                                                                                                                                                                                                                                              ;                          ;                       ;
; soc_system:u0|soc_system_f2sdram_only_master:fpga_only_master|altera_avalon_st_bytes_to_packets:b2p|received_esc                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_f2sdram_only_master:fpga_only_master|altera_avalon_st_bytes_to_packets:b2p|received_esc~DUPLICATE                                                                                                                                                                                                                                         ;                          ;                       ;
; soc_system:u0|soc_system_f2sdram_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|data1[3]                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_f2sdram_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|data1[3]~DUPLICATE                                                                        ;                          ;                       ;
; soc_system:u0|soc_system_f2sdram_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|data1[6]                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_f2sdram_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|data1[6]~DUPLICATE                                                                        ;                          ;                       ;
; soc_system:u0|soc_system_f2sdram_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|data1[7]                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_f2sdram_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|data1[7]~DUPLICATE                                                                        ;                          ;                       ;
; soc_system:u0|soc_system_f2sdram_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|header_in_bit_counter[0]                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_f2sdram_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|header_in_bit_counter[0]~DUPLICATE                                                                                                           ;                          ;                       ;
; soc_system:u0|soc_system_f2sdram_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|header_in_bit_counter[1]                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_f2sdram_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|header_in_bit_counter[1]~DUPLICATE                                                                                                           ;                          ;                       ;
; soc_system:u0|soc_system_f2sdram_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|header_in_bit_counter[2]                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_f2sdram_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|header_in_bit_counter[2]~DUPLICATE                                                                                                           ;                          ;                       ;
; soc_system:u0|soc_system_f2sdram_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|header_out_bit_counter[1]                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_f2sdram_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|header_out_bit_counter[1]~DUPLICATE                                                                                                          ;                          ;                       ;
; soc_system:u0|soc_system_f2sdram_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|header_out_bit_counter[2]                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_f2sdram_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|header_out_bit_counter[2]~DUPLICATE                                                                                                          ;                          ;                       ;
; soc_system:u0|soc_system_f2sdram_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|header_out_bit_counter[3]                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_f2sdram_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|header_out_bit_counter[3]~DUPLICATE                                                                                                          ;                          ;                       ;
; soc_system:u0|soc_system_f2sdram_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|offset[0]                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_f2sdram_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|offset[0]~DUPLICATE                                                                                                                          ;                          ;                       ;
; soc_system:u0|soc_system_f2sdram_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|offset[4]                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_f2sdram_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|offset[4]~DUPLICATE                                                                                                                          ;                          ;                       ;
; soc_system:u0|soc_system_f2sdram_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|offset[6]                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_f2sdram_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|offset[6]~DUPLICATE                                                                                                                          ;                          ;                       ;
; soc_system:u0|soc_system_f2sdram_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|offset[7]                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_f2sdram_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|offset[7]~DUPLICATE                                                                                                                          ;                          ;                       ;
; soc_system:u0|soc_system_f2sdram_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|padded_bit_counter[8]                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_f2sdram_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|padded_bit_counter[8]~DUPLICATE                                                                                                              ;                          ;                       ;
; soc_system:u0|soc_system_f2sdram_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|read_data_bit_counter[1]                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_f2sdram_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|read_data_bit_counter[1]~DUPLICATE                                                                                                           ;                          ;                       ;
; soc_system:u0|soc_system_f2sdram_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|read_data_bit_counter[2]                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_f2sdram_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|read_data_bit_counter[2]~DUPLICATE                                                                                                           ;                          ;                       ;
; soc_system:u0|soc_system_f2sdram_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[17]                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_f2sdram_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[17]~DUPLICATE                                                                                                       ;                          ;                       ;
; soc_system:u0|soc_system_f2sdram_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|valid_write_data_length_byte_counter[2]                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_f2sdram_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|valid_write_data_length_byte_counter[2]~DUPLICATE                                                                                            ;                          ;                       ;
; soc_system:u0|soc_system_f2sdram_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|valid_write_data_length_byte_counter[3]                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_f2sdram_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|valid_write_data_length_byte_counter[3]~DUPLICATE                                                                                            ;                          ;                       ;
; soc_system:u0|soc_system_f2sdram_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|valid_write_data_length_byte_counter[4]                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_f2sdram_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|valid_write_data_length_byte_counter[4]~DUPLICATE                                                                                            ;                          ;                       ;
; soc_system:u0|soc_system_f2sdram_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|valid_write_data_length_byte_counter[5]                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_f2sdram_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|valid_write_data_length_byte_counter[5]~DUPLICATE                                                                                            ;                          ;                       ;
; soc_system:u0|soc_system_f2sdram_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|valid_write_data_length_byte_counter[9]                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_f2sdram_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|valid_write_data_length_byte_counter[9]~DUPLICATE                                                                                            ;                          ;                       ;
; soc_system:u0|soc_system_f2sdram_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|valid_write_data_length_byte_counter[11]                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_f2sdram_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|valid_write_data_length_byte_counter[11]~DUPLICATE                                                                                           ;                          ;                       ;
; soc_system:u0|soc_system_f2sdram_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|valid_write_data_length_byte_counter[14]                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_f2sdram_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|valid_write_data_length_byte_counter[14]~DUPLICATE                                                                                           ;                          ;                       ;
; soc_system:u0|soc_system_f2sdram_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|valid_write_data_length_byte_counter[15]                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_f2sdram_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|valid_write_data_length_byte_counter[15]~DUPLICATE                                                                                           ;                          ;                       ;
; soc_system:u0|soc_system_f2sdram_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|valid_write_data_length_byte_counter[18]                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_f2sdram_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|valid_write_data_length_byte_counter[18]~DUPLICATE                                                                                           ;                          ;                       ;
; soc_system:u0|soc_system_f2sdram_only_master:fpga_only_master|altera_avalon_st_packets_to_bytes:p2b|sent_channel_char                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_f2sdram_only_master:fpga_only_master|altera_avalon_st_packets_to_bytes:p2b|sent_channel_char~DUPLICATE                                                                                                                                                                                                                                    ;                          ;                       ;
; soc_system:u0|soc_system_f2sdram_only_master:fpga_only_master|altera_avalon_st_packets_to_bytes:p2b|sent_sop                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_f2sdram_only_master:fpga_only_master|altera_avalon_st_packets_to_bytes:p2b|sent_sop~DUPLICATE                                                                                                                                                                                                                                             ;                          ;                       ;
; soc_system:u0|soc_system_f2sdram_only_master:hps_only_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|byteenable[1]                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_f2sdram_only_master:hps_only_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|byteenable[1]~DUPLICATE                                                                                                                                                                                                               ;                          ;                       ;
; soc_system:u0|soc_system_f2sdram_only_master:hps_only_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|command[4]                                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_f2sdram_only_master:hps_only_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|command[4]~DUPLICATE                                                                                                                                                                                                                  ;                          ;                       ;
; soc_system:u0|soc_system_f2sdram_only_master:hps_only_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|counter[0]                                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_f2sdram_only_master:hps_only_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|counter[0]~DUPLICATE                                                                                                                                                                                                                  ;                          ;                       ;
; soc_system:u0|soc_system_f2sdram_only_master:hps_only_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|counter[4]                                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_f2sdram_only_master:hps_only_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|counter[4]~DUPLICATE                                                                                                                                                                                                                  ;                          ;                       ;
; soc_system:u0|soc_system_f2sdram_only_master:hps_only_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|counter[7]                                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_f2sdram_only_master:hps_only_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|counter[7]~DUPLICATE                                                                                                                                                                                                                  ;                          ;                       ;
; soc_system:u0|soc_system_f2sdram_only_master:hps_only_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|counter[9]                                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_f2sdram_only_master:hps_only_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|counter[9]~DUPLICATE                                                                                                                                                                                                                  ;                          ;                       ;
; soc_system:u0|soc_system_f2sdram_only_master:hps_only_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|counter[13]                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_f2sdram_only_master:hps_only_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|counter[13]~DUPLICATE                                                                                                                                                                                                                 ;                          ;                       ;
; soc_system:u0|soc_system_f2sdram_only_master:hps_only_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|counter[15]                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_f2sdram_only_master:hps_only_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|counter[15]~DUPLICATE                                                                                                                                                                                                                 ;                          ;                       ;
; soc_system:u0|soc_system_f2sdram_only_master:hps_only_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|out_data[7]                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_f2sdram_only_master:hps_only_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|out_data[7]~DUPLICATE                                                                                                                                                                                                                 ;                          ;                       ;
; soc_system:u0|soc_system_f2sdram_only_master:hps_only_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|out_startofpacket                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_f2sdram_only_master:hps_only_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|out_startofpacket~DUPLICATE                                                                                                                                                                                                           ;                          ;                       ;
; soc_system:u0|soc_system_f2sdram_only_master:hps_only_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.0000                                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_f2sdram_only_master:hps_only_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.0000~DUPLICATE                                                                                                                                                                                                                  ;                          ;                       ;
; soc_system:u0|soc_system_f2sdram_only_master:hps_only_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.GET_WRITE_DATA                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_f2sdram_only_master:hps_only_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.GET_WRITE_DATA~DUPLICATE                                                                                                                                                                                                        ;                          ;                       ;
; soc_system:u0|soc_system_f2sdram_only_master:hps_only_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.READ_SEND_ISSUE                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_f2sdram_only_master:hps_only_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.READ_SEND_ISSUE~DUPLICATE                                                                                                                                                                                                       ;                          ;                       ;
; soc_system:u0|soc_system_f2sdram_only_master:hps_only_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.RETURN_PACKET                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_f2sdram_only_master:hps_only_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.RETURN_PACKET~DUPLICATE                                                                                                                                                                                                         ;                          ;                       ;
; soc_system:u0|soc_system_f2sdram_only_master:hps_only_master|altera_avalon_sc_fifo:fifo|wr_ptr[0]                                                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_f2sdram_only_master:hps_only_master|altera_avalon_sc_fifo:fifo|wr_ptr[0]~DUPLICATE                                                                                                                                                                                                                                                        ;                          ;                       ;
; soc_system:u0|soc_system_f2sdram_only_master:hps_only_master|altera_avalon_sc_fifo:fifo|wr_ptr[1]                                                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_f2sdram_only_master:hps_only_master|altera_avalon_sc_fifo:fifo|wr_ptr[1]~DUPLICATE                                                                                                                                                                                                                                                        ;                          ;                       ;
; soc_system:u0|soc_system_f2sdram_only_master:hps_only_master|altera_avalon_st_bytes_to_packets:b2p|out_endofpacket                                                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_f2sdram_only_master:hps_only_master|altera_avalon_st_bytes_to_packets:b2p|out_endofpacket~DUPLICATE                                                                                                                                                                                                                                       ;                          ;                       ;
; soc_system:u0|soc_system_f2sdram_only_master:hps_only_master|altera_avalon_st_bytes_to_packets:b2p|out_startofpacket                                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_f2sdram_only_master:hps_only_master|altera_avalon_st_bytes_to_packets:b2p|out_startofpacket~DUPLICATE                                                                                                                                                                                                                                     ;                          ;                       ;
; soc_system:u0|soc_system_f2sdram_only_master:hps_only_master|altera_avalon_st_bytes_to_packets:b2p|received_esc                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_f2sdram_only_master:hps_only_master|altera_avalon_st_bytes_to_packets:b2p|received_esc~DUPLICATE                                                                                                                                                                                                                                          ;                          ;                       ;
; soc_system:u0|soc_system_f2sdram_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|data1[0]                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_f2sdram_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|data1[0]~DUPLICATE                                                                         ;                          ;                       ;
; soc_system:u0|soc_system_f2sdram_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|data1[1]                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_f2sdram_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|data1[1]~DUPLICATE                                                                         ;                          ;                       ;
; soc_system:u0|soc_system_f2sdram_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|data1[2]                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_f2sdram_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|data1[2]~DUPLICATE                                                                         ;                          ;                       ;
; soc_system:u0|soc_system_f2sdram_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|in_data_toggle                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_f2sdram_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|in_data_toggle~DUPLICATE                                                                                                               ;                          ;                       ;
; soc_system:u0|soc_system_f2sdram_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|decode_header_2                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_f2sdram_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|decode_header_2~DUPLICATE                                                                                                                     ;                          ;                       ;
; soc_system:u0|soc_system_f2sdram_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|header_in_bit_counter[0]                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_f2sdram_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|header_in_bit_counter[0]~DUPLICATE                                                                                                            ;                          ;                       ;
; soc_system:u0|soc_system_f2sdram_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|header_in_bit_counter[2]                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_f2sdram_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|header_in_bit_counter[2]~DUPLICATE                                                                                                            ;                          ;                       ;
; soc_system:u0|soc_system_f2sdram_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|idle_remover_sink_data[6]                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_f2sdram_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|idle_remover_sink_data[6]~DUPLICATE                                                                                                           ;                          ;                       ;
; soc_system:u0|soc_system_f2sdram_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|offset[0]                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_f2sdram_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|offset[0]~DUPLICATE                                                                                                                           ;                          ;                       ;
; soc_system:u0|soc_system_f2sdram_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|read_data_bit_counter[0]                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_f2sdram_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|read_data_bit_counter[0]~DUPLICATE                                                                                                            ;                          ;                       ;
; soc_system:u0|soc_system_f2sdram_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|read_data_bit_counter[2]                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_f2sdram_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|read_data_bit_counter[2]~DUPLICATE                                                                                                            ;                          ;                       ;
; soc_system:u0|soc_system_f2sdram_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length[0]                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_f2sdram_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length[0]~DUPLICATE                                                                                                                      ;                          ;                       ;
; soc_system:u0|soc_system_f2sdram_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length[8]                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_f2sdram_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length[8]~DUPLICATE                                                                                                                      ;                          ;                       ;
; soc_system:u0|soc_system_f2sdram_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|valid_write_data_length_byte_counter[6]                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_f2sdram_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|valid_write_data_length_byte_counter[6]~DUPLICATE                                                                                             ;                          ;                       ;
; soc_system:u0|soc_system_f2sdram_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|valid_write_data_length_byte_counter[9]                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_f2sdram_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|valid_write_data_length_byte_counter[9]~DUPLICATE                                                                                             ;                          ;                       ;
; soc_system:u0|soc_system_f2sdram_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|valid_write_data_length_byte_counter[17]                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_f2sdram_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|valid_write_data_length_byte_counter[17]~DUPLICATE                                                                                            ;                          ;                       ;
; soc_system:u0|soc_system_f2sdram_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|valid_write_data_length_byte_counter[18]                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_f2sdram_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|valid_write_data_length_byte_counter[18]~DUPLICATE                                                                                            ;                          ;                       ;
; soc_system:u0|soc_system_f2sdram_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|write_data_bit_counter[0]                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_f2sdram_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|write_data_bit_counter[0]~DUPLICATE                                                                                                           ;                          ;                       ;
; soc_system:u0|soc_system_f2sdram_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|write_data_bit_counter[1]                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_f2sdram_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|write_data_bit_counter[1]~DUPLICATE                                                                                                           ;                          ;                       ;
; soc_system:u0|soc_system_f2sdram_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|write_state.ST_WRITE_DATA                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_f2sdram_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|write_state.ST_WRITE_DATA~DUPLICATE                                                                                                           ;                          ;                       ;
; soc_system:u0|soc_system_f2sdram_only_master:hps_only_master|altera_avalon_st_packets_to_bytes:p2b|sent_channel_char                                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_f2sdram_only_master:hps_only_master|altera_avalon_st_packets_to_bytes:p2b|sent_channel_char~DUPLICATE                                                                                                                                                                                                                                     ;                          ;                       ;
; soc_system:u0|soc_system_jtag_uart:jtag_uart|alt_jtag_atlantic:soc_system_jtag_uart_alt_jtag_atlantic|read                                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_jtag_uart:jtag_uart|alt_jtag_atlantic:soc_system_jtag_uart_alt_jtag_atlantic|read~DUPLICATE                                                                                                                                                                                                                                               ;                          ;                       ;
; soc_system:u0|soc_system_jtag_uart:jtag_uart|soc_system_jtag_uart_scfifo_r:the_soc_system_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|b_full                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_jtag_uart:jtag_uart|soc_system_jtag_uart_scfifo_r:the_soc_system_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|b_full~DUPLICATE                                                                                                                                                 ;                          ;                       ;
; soc_system:u0|soc_system_jtag_uart:jtag_uart|soc_system_jtag_uart_scfifo_w:the_soc_system_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|b_full                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_jtag_uart:jtag_uart|soc_system_jtag_uart_scfifo_w:the_soc_system_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|b_full~DUPLICATE                                                                                                                                                 ;                          ;                       ;
; soc_system:u0|soc_system_jtag_uart:jtag_uart|soc_system_jtag_uart_scfifo_w:the_soc_system_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|b_non_empty                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_jtag_uart:jtag_uart|soc_system_jtag_uart_scfifo_w:the_soc_system_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|b_non_empty~DUPLICATE                                                                                                                                            ;                          ;                       ;
; soc_system:u0|soc_system_jtag_uart:jtag_uart|soc_system_jtag_uart_scfifo_w:the_soc_system_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_reg_bit[0]                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_jtag_uart:jtag_uart|soc_system_jtag_uart_scfifo_w:the_soc_system_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_reg_bit[0]~DUPLICATE                                                                                                                ;                          ;                       ;
; soc_system:u0|soc_system_jtag_uart:jtag_uart|soc_system_jtag_uart_scfifo_w:the_soc_system_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_reg_bit[4]                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_jtag_uart:jtag_uart|soc_system_jtag_uart_scfifo_w:the_soc_system_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_reg_bit[4]~DUPLICATE                                                                                                                ;                          ;                       ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mm_bridge_0_s0_agent_rdata_fifo|internal_out_valid                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mm_bridge_0_s0_agent_rdata_fifo|internal_out_valid~DUPLICATE                                                                                                                                                                                                                    ;                          ;                       ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mm_bridge_0_s0_agent_rdata_fifo|wr_ptr[0]                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mm_bridge_0_s0_agent_rdata_fifo|wr_ptr[0]~DUPLICATE                                                                                                                                                                                                                             ;                          ;                       ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mm_bridge_0_s0_agent_rsp_fifo|mem[0][65]                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mm_bridge_0_s0_agent_rsp_fifo|mem[0][65]~DUPLICATE                                                                                                                                                                                                                              ;                          ;                       ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mm_bridge_0_s0_agent_rsp_fifo|mem[0][112]                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mm_bridge_0_s0_agent_rsp_fifo|mem[0][112]~DUPLICATE                                                                                                                                                                                                                             ;                          ;                       ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mm_bridge_0_s0_agent_rsp_fifo|mem_used[0]                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mm_bridge_0_s0_agent_rsp_fifo|mem_used[0]~DUPLICATE                                                                                                                                                                                                                             ;                          ;                       ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[6]                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[6]~DUPLICATE                                                                                                                                                            ;                          ;                       ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[8]                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[8]~DUPLICATE                                                                                                                                                            ;                          ;                       ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[12]                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[12]~DUPLICATE                                                                                                                                                           ;                          ;                       ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[15]                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[15]~DUPLICATE                                                                                                                                                           ;                          ;                       ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent|sop_enable                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent|sop_enable~DUPLICATE                                                                                                                                                                                                                        ;                          ;                       ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:mm_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[1]                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:mm_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[1]~DUPLICATE                                                                                                                                ;                          ;                       ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:mm_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[2]                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:mm_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[2]~DUPLICATE                                                                                                                                ;                          ;                       ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:mm_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[6]                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:mm_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[6]~DUPLICATE                                                                                                                                ;                          ;                       ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:mm_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[60]                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:mm_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[60]~DUPLICATE                                                                                                                                    ;                          ;                       ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:mm_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[93]                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:mm_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[93]~DUPLICATE                                                                                                                                    ;                          ;                       ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:mm_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[95]                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:mm_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[95]~DUPLICATE                                                                                                                                    ;                          ;                       ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:mm_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[98]                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:mm_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[98]~DUPLICATE                                                                                                                                    ;                          ;                       ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:mm_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg[2]                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:mm_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg[2]~DUPLICATE                                                                                                                                     ;                          ;                       ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:mm_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[17]                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:mm_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[17]~DUPLICATE                                                                                                                           ;                          ;                       ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:mm_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:mm_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~DUPLICATE                                                                                                                                      ;                          ;                       ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:mm_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[2]                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:mm_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[2]~DUPLICATE                                                                                                                                ;                          ;                       ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:mm_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_valid_reg                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:mm_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_valid_reg~DUPLICATE                                                                                                                                      ;                          ;                       ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:mm_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:mm_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS~DUPLICATE                                                                                                                              ;                          ;                       ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:mm_bridge_0_s0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:mm_bridge_0_s0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy~DUPLICATE                                                                                                                                                                          ;                          ;                       ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:mm_bridge_0_s0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2]                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:mm_bridge_0_s0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2]~DUPLICATE                                                                                                                                                               ;                          ;                       ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:mm_bridge_0_s0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[4]                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:mm_bridge_0_s0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[4]~DUPLICATE                                                                                                                                                               ;                          ;                       ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:mm_bridge_0_s0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[5]                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:mm_bridge_0_s0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[5]~DUPLICATE                                                                                                                                                               ;                          ;                       ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:mm_bridge_0_s0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[6]                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:mm_bridge_0_s0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[6]~DUPLICATE                                                                                                                                                               ;                          ;                       ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:button_pio_s1_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:button_pio_s1_agent_rsp_fifo|mem_used[1]~DUPLICATE                                                                                                                                                                                                                              ;                          ;                       ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:dipsw_pio_s1_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:dipsw_pio_s1_agent_rsp_fifo|mem_used[1]~DUPLICATE                                                                                                                                                                                                                               ;                          ;                       ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:flags_in_s1_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:flags_in_s1_agent_rsp_fifo|mem_used[1]~DUPLICATE                                                                                                                                                                                                                                ;                          ;                       ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:ilc_avalon_slave_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:ilc_avalon_slave_agent_rsp_fifo|mem_used[1]~DUPLICATE                                                                                                                                                                                                                           ;                          ;                       ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem_used[0]                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem_used[0]~DUPLICATE                                                                                                                                                                                                                ;                          ;                       ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:led_pio_s1_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:led_pio_s1_agent_rsp_fifo|mem_used[1]~DUPLICATE                                                                                                                                                                                                                                 ;                          ;                       ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:stepper_1_speed_s1_agent_rsp_fifo|mem_used[0]                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:stepper_1_speed_s1_agent_rsp_fifo|mem_used[0]~DUPLICATE                                                                                                                                                                                                                         ;                          ;                       ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:stepper_1_steps_out_s1_agent_rsp_fifo|mem_used[0]                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:stepper_1_steps_out_s1_agent_rsp_fifo|mem_used[0]~DUPLICATE                                                                                                                                                                                                                     ;                          ;                       ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:stepper_2_speed_s1_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:stepper_2_speed_s1_agent_rsp_fifo|mem_used[1]~DUPLICATE                                                                                                                                                                                                                         ;                          ;                       ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:stepper_2_steps_out_s1_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:stepper_2_steps_out_s1_agent_rsp_fifo|mem_used[1]~DUPLICATE                                                                                                                                                                                                                     ;                          ;                       ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:stepper_3_steps_in_s1_agent_rsp_fifo|mem_used[0]                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:stepper_3_steps_in_s1_agent_rsp_fifo|mem_used[0]~DUPLICATE                                                                                                                                                                                                                      ;                          ;                       ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:stepper_3_steps_out_s1_agent_rsp_fifo|mem_used[0]                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:stepper_3_steps_out_s1_agent_rsp_fifo|mem_used[0]~DUPLICATE                                                                                                                                                                                                                     ;                          ;                       ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:stepper_3_steps_out_s1_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:stepper_3_steps_out_s1_agent_rsp_fifo|mem_used[1]~DUPLICATE                                                                                                                                                                                                                     ;                          ;                       ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:stepper_4_steps_in_s1_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:stepper_4_steps_in_s1_agent_rsp_fifo|mem_used[1]~DUPLICATE                                                                                                                                                                                                                      ;                          ;                       ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:stepper_4_steps_out_s1_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:stepper_4_steps_out_s1_agent_rsp_fifo|mem_used[1]~DUPLICATE                                                                                                                                                                                                                     ;                          ;                       ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rsp_fifo|mem_used[1]~DUPLICATE                                                                                                                                                                                                                   ;                          ;                       ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:temp0_s1_agent_rsp_fifo|mem_used[0]                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:temp0_s1_agent_rsp_fifo|mem_used[0]~DUPLICATE                                                                                                                                                                                                                                   ;                          ;                       ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:temp0_s1_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:temp0_s1_agent_rsp_fifo|mem_used[1]~DUPLICATE                                                                                                                                                                                                                                   ;                          ;                       ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:temp_bed_s1_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:temp_bed_s1_agent_rsp_fifo|mem_used[1]~DUPLICATE                                                                                                                                                                                                                                ;                          ;                       ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:temp_bed_upper_s1_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:temp_bed_upper_s1_agent_rsp_fifo|mem_used[1]~DUPLICATE                                                                                                                                                                                                                          ;                          ;                       ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:temp_e1_bottom_s1_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:temp_e1_bottom_s1_agent_rsp_fifo|mem_used[1]~DUPLICATE                                                                                                                                                                                                                          ;                          ;                       ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:temp_e1_upper_s1_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:temp_e1_upper_s1_agent_rsp_fifo|mem_used[1]~DUPLICATE                                                                                                                                                                                                                           ;                          ;                       ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:button_pio_s1_translator|read_latency_shift_reg[0]                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:button_pio_s1_translator|read_latency_shift_reg[0]~DUPLICATE                                                                                                                                                                                                           ;                          ;                       ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:button_pio_s1_translator|wait_latency_counter[1]                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:button_pio_s1_translator|wait_latency_counter[1]~DUPLICATE                                                                                                                                                                                                             ;                          ;                       ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:configuration_1_s1_translator|av_readdata_pre[20]                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:configuration_1_s1_translator|av_readdata_pre[20]~DUPLICATE                                                                                                                                                                                                            ;                          ;                       ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:configuration_1_s1_translator|wait_latency_counter[0]                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:configuration_1_s1_translator|wait_latency_counter[0]~DUPLICATE                                                                                                                                                                                                        ;                          ;                       ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:dipsw_pio_s1_translator|wait_latency_counter[1]                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:dipsw_pio_s1_translator|wait_latency_counter[1]~DUPLICATE                                                                                                                                                                                                              ;                          ;                       ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg[0]                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg[0]~DUPLICATE                                                                                                                                                                                             ;                          ;                       ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:led_pio_s1_translator|av_readdata_pre[4]                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:led_pio_s1_translator|av_readdata_pre[4]~DUPLICATE                                                                                                                                                                                                                     ;                          ;                       ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:led_pio_s1_translator|read_latency_shift_reg[0]                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:led_pio_s1_translator|read_latency_shift_reg[0]~DUPLICATE                                                                                                                                                                                                              ;                          ;                       ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:stepper_1_speed_s1_translator|av_readdata_pre[21]                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:stepper_1_speed_s1_translator|av_readdata_pre[21]~DUPLICATE                                                                                                                                                                                                            ;                          ;                       ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:stepper_1_steps_out_s1_translator|av_readdata_pre[16]                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:stepper_1_steps_out_s1_translator|av_readdata_pre[16]~DUPLICATE                                                                                                                                                                                                        ;                          ;                       ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:stepper_2_speed_s1_translator|av_readdata_pre[6]                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:stepper_2_speed_s1_translator|av_readdata_pre[6]~DUPLICATE                                                                                                                                                                                                             ;                          ;                       ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:stepper_2_speed_s1_translator|av_readdata_pre[27]                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:stepper_2_speed_s1_translator|av_readdata_pre[27]~DUPLICATE                                                                                                                                                                                                            ;                          ;                       ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:stepper_2_speed_s1_translator|wait_latency_counter[1]                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:stepper_2_speed_s1_translator|wait_latency_counter[1]~DUPLICATE                                                                                                                                                                                                        ;                          ;                       ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:stepper_2_steps_in_s1_translator|wait_latency_counter[0]                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:stepper_2_steps_in_s1_translator|wait_latency_counter[0]~DUPLICATE                                                                                                                                                                                                     ;                          ;                       ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:stepper_2_steps_out_s1_translator|av_readdata_pre[9]                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:stepper_2_steps_out_s1_translator|av_readdata_pre[9]~DUPLICATE                                                                                                                                                                                                         ;                          ;                       ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:stepper_3_steps_in_s1_translator|wait_latency_counter[1]                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:stepper_3_steps_in_s1_translator|wait_latency_counter[1]~DUPLICATE                                                                                                                                                                                                     ;                          ;                       ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:stepper_4_speed_s1_translator|av_readdata_pre[1]                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:stepper_4_speed_s1_translator|av_readdata_pre[1]~DUPLICATE                                                                                                                                                                                                             ;                          ;                       ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:sysid_qsys_control_slave_translator|av_readdata_pre[31]                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:sysid_qsys_control_slave_translator|av_readdata_pre[31]~DUPLICATE                                                                                                                                                                                                      ;                          ;                       ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:temp1_s1_translator|wait_latency_counter[0]                                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:temp1_s1_translator|wait_latency_counter[0]~DUPLICATE                                                                                                                                                                                                                  ;                          ;                       ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:temp_bed_bottom_s1_translator|wait_latency_counter[0]                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:temp_bed_bottom_s1_translator|wait_latency_counter[0]~DUPLICATE                                                                                                                                                                                                        ;                          ;                       ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:temp_bed_bottom_s1_translator|wait_latency_counter[1]                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:temp_bed_bottom_s1_translator|wait_latency_counter[1]~DUPLICATE                                                                                                                                                                                                        ;                          ;                       ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:temp_bed_upper_s1_translator|wait_latency_counter[1]                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:temp_bed_upper_s1_translator|wait_latency_counter[1]~DUPLICATE                                                                                                                                                                                                         ;                          ;                       ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:temp_e1_upper_s1_translator|wait_latency_counter[0]                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:temp_e1_upper_s1_translator|wait_latency_counter[0]~DUPLICATE                                                                                                                                                                                                          ;                          ;                       ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_traffic_limiter:fpga_only_master_master_limiter|has_pending_responses                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_traffic_limiter:fpga_only_master_master_limiter|has_pending_responses~DUPLICATE                                                                                                                                                                                                         ;                          ;                       ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_traffic_limiter:mm_bridge_0_m0_limiter|last_channel[2]                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_traffic_limiter:mm_bridge_0_m0_limiter|last_channel[2]~DUPLICATE                                                                                                                                                                                                                        ;                          ;                       ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_cmd_mux:cmd_mux_001|saved_grant[0]                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_cmd_mux:cmd_mux_001|saved_grant[0]~DUPLICATE                                                                                                                                                                                                                             ;                          ;                       ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_cmd_mux:cmd_mux_009|saved_grant[0]                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_cmd_mux:cmd_mux_009|saved_grant[0]~DUPLICATE                                                                                                                                                                                                                             ;                          ;                       ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_cmd_mux:cmd_mux_011|saved_grant[0]                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_cmd_mux:cmd_mux_011|saved_grant[0]~DUPLICATE                                                                                                                                                                                                                             ;                          ;                       ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_cmd_mux:cmd_mux_012|saved_grant[0]                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_cmd_mux:cmd_mux_012|saved_grant[0]~DUPLICATE                                                                                                                                                                                                                             ;                          ;                       ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_cmd_mux:cmd_mux_013|saved_grant[0]                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_cmd_mux:cmd_mux_013|saved_grant[0]~DUPLICATE                                                                                                                                                                                                                             ;                          ;                       ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_cmd_mux:cmd_mux_014|saved_grant[0]                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_cmd_mux:cmd_mux_014|saved_grant[0]~DUPLICATE                                                                                                                                                                                                                             ;                          ;                       ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_cmd_mux:cmd_mux_017|saved_grant[0]                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_cmd_mux:cmd_mux_017|saved_grant[0]~DUPLICATE                                                                                                                                                                                                                             ;                          ;                       ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_cmd_mux:cmd_mux_020|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_cmd_mux:cmd_mux_020|altera_merlin_arbitrator:arb|top_priority_reg[0]~DUPLICATE                                                                                                                                                                                           ;                          ;                       ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_cmd_mux:cmd_mux_021|saved_grant[0]                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_cmd_mux:cmd_mux_021|saved_grant[0]~DUPLICATE                                                                                                                                                                                                                             ;                          ;                       ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_cmd_mux:cmd_mux_024|saved_grant[0]                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_cmd_mux:cmd_mux_024|saved_grant[0]~DUPLICATE                                                                                                                                                                                                                             ;                          ;                       ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_cmd_mux:cmd_mux_025|saved_grant[0]                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_cmd_mux:cmd_mux_025|saved_grant[0]~DUPLICATE                                                                                                                                                                                                                             ;                          ;                       ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_cmd_mux:cmd_mux_026|saved_grant[0]                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_cmd_mux:cmd_mux_026|saved_grant[0]~DUPLICATE                                                                                                                                                                                                                             ;                          ;                       ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_cmd_mux:cmd_mux_029|saved_grant[0]                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_cmd_mux:cmd_mux_029|saved_grant[0]~DUPLICATE                                                                                                                                                                                                                             ;                          ;                       ;
; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[0][69]                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[0][69]~DUPLICATE                                                                                                                                                                                        ;                          ;                       ;
; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem_used[7]                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem_used[7]~DUPLICATE                                                                                                                                                                                       ;                          ;                       ;
; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_traffic_limiter:hps_only_master_master_limiter|pending_response_count[0]                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_traffic_limiter:hps_only_master_master_limiter|pending_response_count[0]~DUPLICATE                                                                                                                                                                                                      ;                          ;                       ;
; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_traffic_limiter:hps_only_master_master_limiter|pending_response_count[2]                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_traffic_limiter:hps_only_master_master_limiter|pending_response_count[2]~DUPLICATE                                                                                                                                                                                                      ;                          ;                       ;
; soc_system:u0|soc_system_temp_bed_bottom:temp_bed_bottom|data_out[4]                                                                                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_temp_bed_bottom:temp_bed_bottom|data_out[4]~DUPLICATE                                                                                                                                                                                                                                                                                     ;                          ;                       ;
; soc_system:u0|soc_system_temp_bed_bottom:temp_bed_upper|data_out[2]                                                                                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_temp_bed_bottom:temp_bed_upper|data_out[2]~DUPLICATE                                                                                                                                                                                                                                                                                      ;                          ;                       ;
; soc_system:u0|soc_system_temp_bed_bottom:temp_bed_upper|data_out[7]                                                                                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_temp_bed_bottom:temp_bed_upper|data_out[7]~DUPLICATE                                                                                                                                                                                                                                                                                      ;                          ;                       ;
; soc_system:u0|soc_system_temp_bed_bottom:temp_bed_upper|data_out[8]                                                                                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_temp_bed_bottom:temp_bed_upper|data_out[8]~DUPLICATE                                                                                                                                                                                                                                                                                      ;                          ;                       ;
; soc_system:u0|soc_system_temp_bed_bottom:temp_e1_bottom|data_out[2]                                                                                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_temp_bed_bottom:temp_e1_bottom|data_out[2]~DUPLICATE                                                                                                                                                                                                                                                                                      ;                          ;                       ;
; soc_system:u0|soc_system_temp_bed_bottom:temp_e1_bottom|data_out[3]                                                                                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_temp_bed_bottom:temp_e1_bottom|data_out[3]~DUPLICATE                                                                                                                                                                                                                                                                                      ;                          ;                       ;
; soc_system:u0|soc_system_temp_bed_bottom:temp_e1_bottom|data_out[4]                                                                                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_temp_bed_bottom:temp_e1_bottom|data_out[4]~DUPLICATE                                                                                                                                                                                                                                                                                      ;                          ;                       ;
; soc_system:u0|soc_system_temp_bed_bottom:temp_e1_upper|data_out[2]                                                                                                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_temp_bed_bottom:temp_e1_upper|data_out[2]~DUPLICATE                                                                                                                                                                                                                                                                                       ;                          ;                       ;
; soc_system:u0|soc_system_temp_bed_bottom:temp_e1_upper|data_out[3]                                                                                                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_temp_bed_bottom:temp_e1_upper|data_out[3]~DUPLICATE                                                                                                                                                                                                                                                                                       ;                          ;                       ;
; soc_system:u0|soc_system_temp_bed_bottom:temp_e1_upper|data_out[10]                                                                                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_temp_bed_bottom:temp_e1_upper|data_out[10]~DUPLICATE                                                                                                                                                                                                                                                                                      ;                          ;                       ;
; stepper_controller:stepper_controller1|home_g28:home|f.01                                                                                                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; stepper_controller:stepper_controller1|home_g28:home|f.01~DUPLICATE                                                                                                                                                                                                                                                                                                ;                          ;                       ;
; stepper_controller:stepper_controller1|home_g28:home|m1[6]                                                                                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; stepper_controller:stepper_controller1|home_g28:home|m1[6]~DUPLICATE                                                                                                                                                                                                                                                                                               ;                          ;                       ;
; stepper_controller:stepper_controller1|home_g28:home|m1[7]                                                                                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; stepper_controller:stepper_controller1|home_g28:home|m1[7]~DUPLICATE                                                                                                                                                                                                                                                                                               ;                          ;                       ;
; stepper_controller:stepper_controller1|home_g28:home|m1[10]                                                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; stepper_controller:stepper_controller1|home_g28:home|m1[10]~DUPLICATE                                                                                                                                                                                                                                                                                              ;                          ;                       ;
; stepper_controller:stepper_controller1|home_g28:home|m1[22]                                                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; stepper_controller:stepper_controller1|home_g28:home|m1[22]~DUPLICATE                                                                                                                                                                                                                                                                                              ;                          ;                       ;
; stepper_controller:stepper_controller1|home_g28:home|m2[1]                                                                                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; stepper_controller:stepper_controller1|home_g28:home|m2[1]~DUPLICATE                                                                                                                                                                                                                                                                                               ;                          ;                       ;
; stepper_controller:stepper_controller1|home_g28:home|m2[3]                                                                                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; stepper_controller:stepper_controller1|home_g28:home|m2[3]~DUPLICATE                                                                                                                                                                                                                                                                                               ;                          ;                       ;
; stepper_controller:stepper_controller1|home_g28:home|m2[6]                                                                                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; stepper_controller:stepper_controller1|home_g28:home|m2[6]~DUPLICATE                                                                                                                                                                                                                                                                                               ;                          ;                       ;
; stepper_controller:stepper_controller1|home_g28:home|m2[12]                                                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; stepper_controller:stepper_controller1|home_g28:home|m2[12]~DUPLICATE                                                                                                                                                                                                                                                                                              ;                          ;                       ;
; stepper_controller:stepper_controller1|home_g28:home|m2[13]                                                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; stepper_controller:stepper_controller1|home_g28:home|m2[13]~DUPLICATE                                                                                                                                                                                                                                                                                              ;                          ;                       ;
; stepper_controller:stepper_controller1|home_g28:home|m2[14]                                                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; stepper_controller:stepper_controller1|home_g28:home|m2[14]~DUPLICATE                                                                                                                                                                                                                                                                                              ;                          ;                       ;
; stepper_controller:stepper_controller1|home_g28:home|m2[15]                                                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; stepper_controller:stepper_controller1|home_g28:home|m2[15]~DUPLICATE                                                                                                                                                                                                                                                                                              ;                          ;                       ;
; stepper_controller:stepper_controller1|home_g28:home|m2[16]                                                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; stepper_controller:stepper_controller1|home_g28:home|m2[16]~DUPLICATE                                                                                                                                                                                                                                                                                              ;                          ;                       ;
; stepper_controller:stepper_controller1|home_g28:home|m2[17]                                                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; stepper_controller:stepper_controller1|home_g28:home|m2[17]~DUPLICATE                                                                                                                                                                                                                                                                                              ;                          ;                       ;
; stepper_controller:stepper_controller1|home_g28:home|m2[20]                                                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; stepper_controller:stepper_controller1|home_g28:home|m2[20]~DUPLICATE                                                                                                                                                                                                                                                                                              ;                          ;                       ;
; stepper_controller:stepper_controller1|home_g28:home|m2[24]                                                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; stepper_controller:stepper_controller1|home_g28:home|m2[24]~DUPLICATE                                                                                                                                                                                                                                                                                              ;                          ;                       ;
; stepper_controller:stepper_controller1|home_g28:home|m2[28]                                                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; stepper_controller:stepper_controller1|home_g28:home|m2[28]~DUPLICATE                                                                                                                                                                                                                                                                                              ;                          ;                       ;
; stepper_controller:stepper_controller1|home_g28:home|m3[0]                                                                                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; stepper_controller:stepper_controller1|home_g28:home|m3[0]~DUPLICATE                                                                                                                                                                                                                                                                                               ;                          ;                       ;
; stepper_controller:stepper_controller1|home_g28:home|m3[1]                                                                                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; stepper_controller:stepper_controller1|home_g28:home|m3[1]~DUPLICATE                                                                                                                                                                                                                                                                                               ;                          ;                       ;
; stepper_controller:stepper_controller1|home_g28:home|m3[3]                                                                                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; stepper_controller:stepper_controller1|home_g28:home|m3[3]~DUPLICATE                                                                                                                                                                                                                                                                                               ;                          ;                       ;
; stepper_controller:stepper_controller1|home_g28:home|m3[4]                                                                                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; stepper_controller:stepper_controller1|home_g28:home|m3[4]~DUPLICATE                                                                                                                                                                                                                                                                                               ;                          ;                       ;
; stepper_controller:stepper_controller1|home_g28:home|m3[6]                                                                                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; stepper_controller:stepper_controller1|home_g28:home|m3[6]~DUPLICATE                                                                                                                                                                                                                                                                                               ;                          ;                       ;
; stepper_controller:stepper_controller1|home_g28:home|m3[7]                                                                                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; stepper_controller:stepper_controller1|home_g28:home|m3[7]~DUPLICATE                                                                                                                                                                                                                                                                                               ;                          ;                       ;
; stepper_controller:stepper_controller1|home_g28:home|m3[8]                                                                                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; stepper_controller:stepper_controller1|home_g28:home|m3[8]~DUPLICATE                                                                                                                                                                                                                                                                                               ;                          ;                       ;
; stepper_controller:stepper_controller1|home_g28:home|m3[9]                                                                                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; stepper_controller:stepper_controller1|home_g28:home|m3[9]~DUPLICATE                                                                                                                                                                                                                                                                                               ;                          ;                       ;
; stepper_controller:stepper_controller1|home_g28:home|m3[11]                                                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; stepper_controller:stepper_controller1|home_g28:home|m3[11]~DUPLICATE                                                                                                                                                                                                                                                                                              ;                          ;                       ;
; stepper_controller:stepper_controller1|home_g28:home|m3[13]                                                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; stepper_controller:stepper_controller1|home_g28:home|m3[13]~DUPLICATE                                                                                                                                                                                                                                                                                              ;                          ;                       ;
; stepper_controller:stepper_controller1|home_g28:home|m3[15]                                                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; stepper_controller:stepper_controller1|home_g28:home|m3[15]~DUPLICATE                                                                                                                                                                                                                                                                                              ;                          ;                       ;
; stepper_controller:stepper_controller1|home_g28:home|m3[16]                                                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; stepper_controller:stepper_controller1|home_g28:home|m3[16]~DUPLICATE                                                                                                                                                                                                                                                                                              ;                          ;                       ;
; stepper_controller:stepper_controller1|home_g28:home|m3[17]                                                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; stepper_controller:stepper_controller1|home_g28:home|m3[17]~DUPLICATE                                                                                                                                                                                                                                                                                              ;                          ;                       ;
; stepper_controller:stepper_controller1|home_g28:home|m3[31]                                                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; stepper_controller:stepper_controller1|home_g28:home|m3[31]~DUPLICATE                                                                                                                                                                                                                                                                                              ;                          ;                       ;
; stepper_controller:stepper_controller1|home_g28:home|n1[0]                                                                                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; stepper_controller:stepper_controller1|home_g28:home|n1[0]~DUPLICATE                                                                                                                                                                                                                                                                                               ;                          ;                       ;
; stepper_controller:stepper_controller1|home_g28:home|n1[1]                                                                                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; stepper_controller:stepper_controller1|home_g28:home|n1[1]~DUPLICATE                                                                                                                                                                                                                                                                                               ;                          ;                       ;
; stepper_controller:stepper_controller1|home_g28:home|n2[0]                                                                                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; stepper_controller:stepper_controller1|home_g28:home|n2[0]~DUPLICATE                                                                                                                                                                                                                                                                                               ;                          ;                       ;
; stepper_controller:stepper_controller1|home_g28:home|n2[5]                                                                                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; stepper_controller:stepper_controller1|home_g28:home|n2[5]~DUPLICATE                                                                                                                                                                                                                                                                                               ;                          ;                       ;
; stepper_controller:stepper_controller1|home_g28:home|n2[10]                                                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; stepper_controller:stepper_controller1|home_g28:home|n2[10]~DUPLICATE                                                                                                                                                                                                                                                                                              ;                          ;                       ;
; stepper_controller:stepper_controller1|home_g28:home|n2[11]                                                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; stepper_controller:stepper_controller1|home_g28:home|n2[11]~DUPLICATE                                                                                                                                                                                                                                                                                              ;                          ;                       ;
; stepper_controller:stepper_controller1|home_g28:home|n2[15]                                                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; stepper_controller:stepper_controller1|home_g28:home|n2[15]~DUPLICATE                                                                                                                                                                                                                                                                                              ;                          ;                       ;
; stepper_controller:stepper_controller1|home_g28:home|n2[16]                                                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; stepper_controller:stepper_controller1|home_g28:home|n2[16]~DUPLICATE                                                                                                                                                                                                                                                                                              ;                          ;                       ;
; stepper_controller:stepper_controller1|home_g28:home|n2[18]                                                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; stepper_controller:stepper_controller1|home_g28:home|n2[18]~DUPLICATE                                                                                                                                                                                                                                                                                              ;                          ;                       ;
; stepper_controller:stepper_controller1|home_g28:home|n2[22]                                                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; stepper_controller:stepper_controller1|home_g28:home|n2[22]~DUPLICATE                                                                                                                                                                                                                                                                                              ;                          ;                       ;
; stepper_controller:stepper_controller1|home_g28:home|n3[1]                                                                                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; stepper_controller:stepper_controller1|home_g28:home|n3[1]~DUPLICATE                                                                                                                                                                                                                                                                                               ;                          ;                       ;
; stepper_controller:stepper_controller1|home_g28:home|n3[2]                                                                                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; stepper_controller:stepper_controller1|home_g28:home|n3[2]~DUPLICATE                                                                                                                                                                                                                                                                                               ;                          ;                       ;
; stepper_controller:stepper_controller1|home_g28:home|n3[3]                                                                                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; stepper_controller:stepper_controller1|home_g28:home|n3[3]~DUPLICATE                                                                                                                                                                                                                                                                                               ;                          ;                       ;
; stepper_controller:stepper_controller1|home_g28:home|n3[14]                                                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; stepper_controller:stepper_controller1|home_g28:home|n3[14]~DUPLICATE                                                                                                                                                                                                                                                                                              ;                          ;                       ;
; stepper_controller:stepper_controller1|home_g28:home|n3[15]                                                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; stepper_controller:stepper_controller1|home_g28:home|n3[15]~DUPLICATE                                                                                                                                                                                                                                                                                              ;                          ;                       ;
; stepper_controller:stepper_controller1|home_g28:home|n3[16]                                                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; stepper_controller:stepper_controller1|home_g28:home|n3[16]~DUPLICATE                                                                                                                                                                                                                                                                                              ;                          ;                       ;
; stepper_controller:stepper_controller1|home_g28:home|n3[17]                                                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; stepper_controller:stepper_controller1|home_g28:home|n3[17]~DUPLICATE                                                                                                                                                                                                                                                                                              ;                          ;                       ;
; stepper_controller:stepper_controller1|home_g28:home|n3[18]                                                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; stepper_controller:stepper_controller1|home_g28:home|n3[18]~DUPLICATE                                                                                                                                                                                                                                                                                              ;                          ;                       ;
; stepper_controller:stepper_controller1|home_g28:home|n3[23]                                                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; stepper_controller:stepper_controller1|home_g28:home|n3[23]~DUPLICATE                                                                                                                                                                                                                                                                                              ;                          ;                       ;
; stepper_controller:stepper_controller1|home_g28:home|n3[28]                                                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; stepper_controller:stepper_controller1|home_g28:home|n3[28]~DUPLICATE                                                                                                                                                                                                                                                                                              ;                          ;                       ;
; stepper_controller:stepper_controller1|stepper_corexy_new:corexy|f                                                                                                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; stepper_controller:stepper_controller1|stepper_corexy_new:corexy|f~DUPLICATE                                                                                                                                                                                                                                                                                       ;                          ;                       ;
; stepper_controller:stepper_controller1|stepper_corexy_new:corexy|m_1[1]                                                                                                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; stepper_controller:stepper_controller1|stepper_corexy_new:corexy|m_1[1]~DUPLICATE                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; stepper_controller:stepper_controller1|stepper_corexy_new:corexy|m_1[9]                                                                                                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; stepper_controller:stepper_controller1|stepper_corexy_new:corexy|m_1[9]~DUPLICATE                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; stepper_controller:stepper_controller1|stepper_corexy_new:corexy|m_1[10]                                                                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; stepper_controller:stepper_controller1|stepper_corexy_new:corexy|m_1[10]~DUPLICATE                                                                                                                                                                                                                                                                                 ;                          ;                       ;
; stepper_controller:stepper_controller1|stepper_corexy_new:corexy|m_1[12]                                                                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; stepper_controller:stepper_controller1|stepper_corexy_new:corexy|m_1[12]~DUPLICATE                                                                                                                                                                                                                                                                                 ;                          ;                       ;
; stepper_controller:stepper_controller1|stepper_corexy_new:corexy|m_1[16]                                                                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; stepper_controller:stepper_controller1|stepper_corexy_new:corexy|m_1[16]~DUPLICATE                                                                                                                                                                                                                                                                                 ;                          ;                       ;
; stepper_controller:stepper_controller1|stepper_corexy_new:corexy|m_2[3]                                                                                                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; stepper_controller:stepper_controller1|stepper_corexy_new:corexy|m_2[3]~DUPLICATE                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; stepper_controller:stepper_controller1|stepper_corexy_new:corexy|m_2[4]                                                                                                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; stepper_controller:stepper_controller1|stepper_corexy_new:corexy|m_2[4]~DUPLICATE                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; stepper_controller:stepper_controller1|stepper_corexy_new:corexy|m_2[5]                                                                                                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; stepper_controller:stepper_controller1|stepper_corexy_new:corexy|m_2[5]~DUPLICATE                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; stepper_controller:stepper_controller1|stepper_corexy_new:corexy|m_2[6]                                                                                                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; stepper_controller:stepper_controller1|stepper_corexy_new:corexy|m_2[6]~DUPLICATE                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; stepper_controller:stepper_controller1|stepper_corexy_new:corexy|m_2[10]                                                                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; stepper_controller:stepper_controller1|stepper_corexy_new:corexy|m_2[10]~DUPLICATE                                                                                                                                                                                                                                                                                 ;                          ;                       ;
; stepper_controller:stepper_controller1|stepper_corexy_new:corexy|m_2[12]                                                                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; stepper_controller:stepper_controller1|stepper_corexy_new:corexy|m_2[12]~DUPLICATE                                                                                                                                                                                                                                                                                 ;                          ;                       ;
; stepper_controller:stepper_controller1|stepper_corexy_new:corexy|m_2[15]                                                                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; stepper_controller:stepper_controller1|stepper_corexy_new:corexy|m_2[15]~DUPLICATE                                                                                                                                                                                                                                                                                 ;                          ;                       ;
; stepper_controller:stepper_controller1|stepper_corexy_new:corexy|m_2[17]                                                                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; stepper_controller:stepper_controller1|stepper_corexy_new:corexy|m_2[17]~DUPLICATE                                                                                                                                                                                                                                                                                 ;                          ;                       ;
; stepper_controller:stepper_controller1|stepper_corexy_new:corexy|m_2[18]                                                                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; stepper_controller:stepper_controller1|stepper_corexy_new:corexy|m_2[18]~DUPLICATE                                                                                                                                                                                                                                                                                 ;                          ;                       ;
; stepper_controller:stepper_controller1|stepper_corexy_new:corexy|n_1[1]                                                                                                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; stepper_controller:stepper_controller1|stepper_corexy_new:corexy|n_1[1]~DUPLICATE                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; stepper_controller:stepper_controller1|stepper_corexy_new:corexy|n_1[5]                                                                                                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; stepper_controller:stepper_controller1|stepper_corexy_new:corexy|n_1[5]~DUPLICATE                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; stepper_controller:stepper_controller1|stepper_corexy_new:corexy|n_1[6]                                                                                                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; stepper_controller:stepper_controller1|stepper_corexy_new:corexy|n_1[6]~DUPLICATE                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; stepper_controller:stepper_controller1|stepper_corexy_new:corexy|n_1[9]                                                                                                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; stepper_controller:stepper_controller1|stepper_corexy_new:corexy|n_1[9]~DUPLICATE                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; stepper_controller:stepper_controller1|stepper_corexy_new:corexy|n_1[11]                                                                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; stepper_controller:stepper_controller1|stepper_corexy_new:corexy|n_1[11]~DUPLICATE                                                                                                                                                                                                                                                                                 ;                          ;                       ;
; stepper_controller:stepper_controller1|stepper_corexy_new:corexy|n_1[17]                                                                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; stepper_controller:stepper_controller1|stepper_corexy_new:corexy|n_1[17]~DUPLICATE                                                                                                                                                                                                                                                                                 ;                          ;                       ;
; stepper_controller:stepper_controller1|stepper_corexy_new:corexy|n_1[20]                                                                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; stepper_controller:stepper_controller1|stepper_corexy_new:corexy|n_1[20]~DUPLICATE                                                                                                                                                                                                                                                                                 ;                          ;                       ;
; stepper_controller:stepper_controller1|stepper_corexy_new:corexy|n_1[27]                                                                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; stepper_controller:stepper_controller1|stepper_corexy_new:corexy|n_1[27]~DUPLICATE                                                                                                                                                                                                                                                                                 ;                          ;                       ;
; stepper_controller:stepper_controller1|stepper_corexy_new:corexy|n_2[11]                                                                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; stepper_controller:stepper_controller1|stepper_corexy_new:corexy|n_2[11]~DUPLICATE                                                                                                                                                                                                                                                                                 ;                          ;                       ;
; stepper_controller:stepper_controller1|stepper_corexy_new:corexy|n_2[14]                                                                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; stepper_controller:stepper_controller1|stepper_corexy_new:corexy|n_2[14]~DUPLICATE                                                                                                                                                                                                                                                                                 ;                          ;                       ;
; stepper_controller:stepper_controller1|stepper_corexy_new:corexy|n_2[15]                                                                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; stepper_controller:stepper_controller1|stepper_corexy_new:corexy|n_2[15]~DUPLICATE                                                                                                                                                                                                                                                                                 ;                          ;                       ;
; stepper_controller:stepper_controller1|stepper_corexy_new:corexy|n_2[25]                                                                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; stepper_controller:stepper_controller1|stepper_corexy_new:corexy|n_2[25]~DUPLICATE                                                                                                                                                                                                                                                                                 ;                          ;                       ;
; stepper_controller:stepper_controller1|stepper_corexy_new:corexy|n_2[30]                                                                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; stepper_controller:stepper_controller1|stepper_corexy_new:corexy|n_2[30]~DUPLICATE                                                                                                                                                                                                                                                                                 ;                          ;                       ;
; stepper_controller:stepper_controller1|stepper_corexy_new:corexy|stepper_driving_reg_1                                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; stepper_controller:stepper_controller1|stepper_corexy_new:corexy|stepper_driving_reg_1~DUPLICATE                                                                                                                                                                                                                                                                   ;                          ;                       ;
; stepper_controller:stepper_controller1|stepper_corexy_new:corexy|stepper_driving_reg_2                                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; stepper_controller:stepper_controller1|stepper_corexy_new:corexy|stepper_driving_reg_2~DUPLICATE                                                                                                                                                                                                                                                                   ;                          ;                       ;
; stepper_controller:stepper_controller1|stepper_extruder:e1|n[2]                                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; stepper_controller:stepper_controller1|stepper_extruder:e1|n[2]~DUPLICATE                                                                                                                                                                                                                                                                                          ;                          ;                       ;
; stepper_controller:stepper_controller1|stepper_extruder:e1|n[3]                                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; stepper_controller:stepper_controller1|stepper_extruder:e1|n[3]~DUPLICATE                                                                                                                                                                                                                                                                                          ;                          ;                       ;
; stepper_controller:stepper_controller1|stepper_extruder:e1|n[6]                                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; stepper_controller:stepper_controller1|stepper_extruder:e1|n[6]~DUPLICATE                                                                                                                                                                                                                                                                                          ;                          ;                       ;
; stepper_controller:stepper_controller1|stepper_extruder:e1|n[7]                                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; stepper_controller:stepper_controller1|stepper_extruder:e1|n[7]~DUPLICATE                                                                                                                                                                                                                                                                                          ;                          ;                       ;
; stepper_controller:stepper_controller1|stepper_extruder:e1|n[9]                                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; stepper_controller:stepper_controller1|stepper_extruder:e1|n[9]~DUPLICATE                                                                                                                                                                                                                                                                                          ;                          ;                       ;
; stepper_controller:stepper_controller1|stepper_extruder:e1|n[11]                                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; stepper_controller:stepper_controller1|stepper_extruder:e1|n[11]~DUPLICATE                                                                                                                                                                                                                                                                                         ;                          ;                       ;
; stepper_controller:stepper_controller1|stepper_extruder:e1|n[12]                                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; stepper_controller:stepper_controller1|stepper_extruder:e1|n[12]~DUPLICATE                                                                                                                                                                                                                                                                                         ;                          ;                       ;
; stepper_controller:stepper_controller1|stepper_extruder:e1|n[13]                                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; stepper_controller:stepper_controller1|stepper_extruder:e1|n[13]~DUPLICATE                                                                                                                                                                                                                                                                                         ;                          ;                       ;
; stepper_controller:stepper_controller1|stepper_extruder:e1|signal                                                                                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; stepper_controller:stepper_controller1|stepper_extruder:e1|signal~DUPLICATE                                                                                                                                                                                                                                                                                        ;                          ;                       ;
; stepper_controller:stepper_controller1|stepper_extruder:e1|stepper_step[31]                                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; stepper_controller:stepper_controller1|stepper_extruder:e1|stepper_step[31]~DUPLICATE                                                                                                                                                                                                                                                                              ;                          ;                       ;
; stepper_controller:stepper_controller1|stepper_z:z|m[0]                                                                                                                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; stepper_controller:stepper_controller1|stepper_z:z|m[0]~DUPLICATE                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; stepper_controller:stepper_controller1|stepper_z:z|m[3]                                                                                                                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; stepper_controller:stepper_controller1|stepper_z:z|m[3]~DUPLICATE                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; stepper_controller:stepper_controller1|stepper_z:z|m[4]                                                                                                                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; stepper_controller:stepper_controller1|stepper_z:z|m[4]~DUPLICATE                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; stepper_controller:stepper_controller1|stepper_z:z|m[8]                                                                                                                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; stepper_controller:stepper_controller1|stepper_z:z|m[8]~DUPLICATE                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; stepper_controller:stepper_controller1|stepper_z:z|m[11]                                                                                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; stepper_controller:stepper_controller1|stepper_z:z|m[11]~DUPLICATE                                                                                                                                                                                                                                                                                                 ;                          ;                       ;
; stepper_controller:stepper_controller1|stepper_z:z|m[14]                                                                                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; stepper_controller:stepper_controller1|stepper_z:z|m[14]~DUPLICATE                                                                                                                                                                                                                                                                                                 ;                          ;                       ;
; stepper_controller:stepper_controller1|stepper_z:z|m[15]                                                                                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; stepper_controller:stepper_controller1|stepper_z:z|m[15]~DUPLICATE                                                                                                                                                                                                                                                                                                 ;                          ;                       ;
; stepper_controller:stepper_controller1|stepper_z:z|m[16]                                                                                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; stepper_controller:stepper_controller1|stepper_z:z|m[16]~DUPLICATE                                                                                                                                                                                                                                                                                                 ;                          ;                       ;
; stepper_controller:stepper_controller1|stepper_z:z|n[2]                                                                                                                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; stepper_controller:stepper_controller1|stepper_z:z|n[2]~DUPLICATE                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; stepper_controller:stepper_controller1|stepper_z:z|n[4]                                                                                                                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; stepper_controller:stepper_controller1|stepper_z:z|n[4]~DUPLICATE                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; stepper_controller:stepper_controller1|stepper_z:z|n[5]                                                                                                                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; stepper_controller:stepper_controller1|stepper_z:z|n[5]~DUPLICATE                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; stepper_controller:stepper_controller1|stepper_z:z|n[7]                                                                                                                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; stepper_controller:stepper_controller1|stepper_z:z|n[7]~DUPLICATE                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; stepper_controller:stepper_controller1|stepper_z:z|n[8]                                                                                                                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; stepper_controller:stepper_controller1|stepper_z:z|n[8]~DUPLICATE                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; stepper_controller:stepper_controller1|stepper_z:z|n[11]                                                                                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; stepper_controller:stepper_controller1|stepper_z:z|n[11]~DUPLICATE                                                                                                                                                                                                                                                                                                 ;                          ;                       ;
; stepper_controller:stepper_controller1|stepper_z:z|n[12]                                                                                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; stepper_controller:stepper_controller1|stepper_z:z|n[12]~DUPLICATE                                                                                                                                                                                                                                                                                                 ;                          ;                       ;
; stepper_controller:stepper_controller1|stepper_z:z|n[13]                                                                                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; stepper_controller:stepper_controller1|stepper_z:z|n[13]~DUPLICATE                                                                                                                                                                                                                                                                                                 ;                          ;                       ;
; stepper_controller:stepper_controller1|stepper_z:z|n[15]                                                                                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; stepper_controller:stepper_controller1|stepper_z:z|n[15]~DUPLICATE                                                                                                                                                                                                                                                                                                 ;                          ;                       ;
; stepper_controller:stepper_controller1|stepper_z:z|n[18]                                                                                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; stepper_controller:stepper_controller1|stepper_z:z|n[18]~DUPLICATE                                                                                                                                                                                                                                                                                                 ;                          ;                       ;
; stepper_controller:stepper_controller1|stepper_z:z|n[20]                                                                                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; stepper_controller:stepper_controller1|stepper_z:z|n[20]~DUPLICATE                                                                                                                                                                                                                                                                                                 ;                          ;                       ;
; stepper_controller:stepper_controller1|stepper_z:z|n[22]                                                                                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; stepper_controller:stepper_controller1|stepper_z:z|n[22]~DUPLICATE                                                                                                                                                                                                                                                                                                 ;                          ;                       ;
; stepper_controller:stepper_controller1|stepper_z:z|stepper_step[31]                                                                                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; stepper_controller:stepper_controller1|stepper_z:z|stepper_step[31]~DUPLICATE                                                                                                                                                                                                                                                                                      ;                          ;                       ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+---------------------------------------------------+----------------------------+--------------------------+----------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------+-----------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Ignored Assignments                                                                                                                                                                                                                  ;
+-----------------------------+---------------------------------------------+--------------+----------------------------------------------------------------------------------------------+---------------+----------------------------+
; Name                        ; Ignored Entity                              ; Ignored From ; Ignored To                                                                                   ; Ignored Value ; Ignored Source             ;
+-----------------------------+---------------------------------------------+--------------+----------------------------------------------------------------------------------------------+---------------+----------------------------+
; Fast Output Enable Register ; altdq_dqs2_acv_connect_to_hard_phy_cyclonev ;              ; output_path_gen[0].oe_reg                                                                    ; on            ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; altdq_dqs2_acv_connect_to_hard_phy_cyclonev ;              ; output_path_gen[1].oe_reg                                                                    ; on            ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; altdq_dqs2_acv_connect_to_hard_phy_cyclonev ;              ; output_path_gen[2].oe_reg                                                                    ; on            ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; altdq_dqs2_acv_connect_to_hard_phy_cyclonev ;              ; output_path_gen[3].oe_reg                                                                    ; on            ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; altdq_dqs2_acv_connect_to_hard_phy_cyclonev ;              ; output_path_gen[4].oe_reg                                                                    ; on            ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; altdq_dqs2_acv_connect_to_hard_phy_cyclonev ;              ; output_path_gen[5].oe_reg                                                                    ; on            ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; altdq_dqs2_acv_connect_to_hard_phy_cyclonev ;              ; output_path_gen[6].oe_reg                                                                    ; on            ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; altdq_dqs2_acv_connect_to_hard_phy_cyclonev ;              ; output_path_gen[7].oe_reg                                                                    ; on            ; Compiler or HDL Assignment ;
; PLL Compensation Mode       ; printer                                     ;              ; u0|hps_0|hps_io|border|hps_sdram_inst|pll0|fbout                                             ; DIRECT        ; QSF Assignment             ;
; Global Signal               ; printer                                     ;              ; u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].read_capture_clk_buffer ; OFF           ; QSF Assignment             ;
; Global Signal               ; printer                                     ;              ; u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].read_capture_clk_buffer ; OFF           ; QSF Assignment             ;
; Global Signal               ; printer                                     ;              ; u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].read_capture_clk_buffer ; OFF           ; QSF Assignment             ;
; Global Signal               ; printer                                     ;              ; u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].read_capture_clk_buffer ; OFF           ; QSF Assignment             ;
; Global Signal               ; printer                                     ;              ; u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uread_datapath|reset_n_fifo_wraddress[0]    ; OFF           ; QSF Assignment             ;
; Global Signal               ; printer                                     ;              ; u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uread_datapath|reset_n_fifo_wraddress[1]    ; OFF           ; QSF Assignment             ;
; Global Signal               ; printer                                     ;              ; u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uread_datapath|reset_n_fifo_wraddress[2]    ; OFF           ; QSF Assignment             ;
; Global Signal               ; printer                                     ;              ; u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uread_datapath|reset_n_fifo_wraddress[3]    ; OFF           ; QSF Assignment             ;
; Global Signal               ; printer                                     ;              ; u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uread_datapath|reset_n_fifo_write_side[0]   ; OFF           ; QSF Assignment             ;
; Global Signal               ; printer                                     ;              ; u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uread_datapath|reset_n_fifo_write_side[1]   ; OFF           ; QSF Assignment             ;
; Global Signal               ; printer                                     ;              ; u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uread_datapath|reset_n_fifo_write_side[2]   ; OFF           ; QSF Assignment             ;
; Global Signal               ; printer                                     ;              ; u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uread_datapath|reset_n_fifo_write_side[3]   ; OFF           ; QSF Assignment             ;
; Global Signal               ; printer                                     ;              ; u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|ureset|phy_reset_mem_stable_n               ; OFF           ; QSF Assignment             ;
; Global Signal               ; printer                                     ;              ; u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|ureset|phy_reset_n                          ; OFF           ; QSF Assignment             ;
+-----------------------------+---------------------------------------------+--------------+----------------------------------------------------------------------------------------------+---------------+----------------------------+


+----------------------------------------------------------------------------------------------------+
; Incremental Compilation Preservation Summary                                                       ;
+---------------------+----------------------+----------------------------+--------------------------+
; Type                ; Total [A + B]        ; From Design Partitions [A] ; From Rapid Recompile [B] ;
+---------------------+----------------------+----------------------------+--------------------------+
; Placement (by node) ;                      ;                            ;                          ;
;     -- Requested    ; 0.00 % ( 0 / 17142 ) ; 0.00 % ( 0 / 17142 )       ; 0.00 % ( 0 / 17142 )     ;
;     -- Achieved     ; 0.00 % ( 0 / 17142 ) ; 0.00 % ( 0 / 17142 )       ; 0.00 % ( 0 / 17142 )     ;
;                     ;                      ;                            ;                          ;
; Routing (by net)    ;                      ;                            ;                          ;
;     -- Requested    ; 0.00 % ( 0 / 0 )     ; 0.00 % ( 0 / 0 )           ; 0.00 % ( 0 / 0 )         ;
;     -- Achieved     ; 0.00 % ( 0 / 0 )     ; 0.00 % ( 0 / 0 )           ; 0.00 % ( 0 / 0 )         ;
+---------------------+----------------------+----------------------------+--------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Incremental Compilation Partition Settings                                                                                                                                                                                                                               ;
+---------------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+-----------------------------------------------------------------------------------------------------------+
; Partition Name                        ; Partition Type ; Netlist Type Used ; Preservation Level Used ; Netlist Type Requested ; Preservation Level Requested ; Contents                                                                                                  ;
+---------------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+-----------------------------------------------------------------------------------------------------------+
; Top                                   ; User-created   ; Source File       ; N/A                     ; Source File            ; N/A                          ;                                                                                                           ;
; sld_hub:auto_hub                      ; Auto-generated ; Post-Synthesis    ; N/A                     ; Post-Synthesis         ; N/A                          ; sld_hub:auto_hub                                                                                          ;
; soc_system_hps_0_hps_io_border:border ; Auto-generated ; Post-Synthesis    ; N/A                     ; Post-Synthesis         ; N/A                          ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border ;
; hard_block:auto_generated_inst        ; Auto-generated ; Source File       ; N/A                     ; Source File            ; N/A                          ; hard_block:auto_generated_inst                                                                            ;
+---------------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+-----------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Incremental Compilation Placement Preservation                                                                                            ;
+---------------------------------------+-----------------------+-------------------------+-------------------+---------------------+-------+
; Partition Name                        ; Preservation Achieved ; Preservation Level Used ; Netlist Type Used ; Preservation Method ; Notes ;
+---------------------------------------+-----------------------+-------------------------+-------------------+---------------------+-------+
; Top                                   ; 0.00 % ( 0 / 15984 )  ; N/A                     ; Source File       ; N/A                 ;       ;
; sld_hub:auto_hub                      ; 0.00 % ( 0 / 291 )    ; N/A                     ; Post-Synthesis    ; N/A                 ;       ;
; soc_system_hps_0_hps_io_border:border ; 0.00 % ( 0 / 826 )    ; N/A                     ; Post-Synthesis    ; N/A                 ;       ;
; hard_block:auto_generated_inst        ; 0.00 % ( 0 / 41 )     ; N/A                     ; Source File       ; N/A                 ;       ;
+---------------------------------------+-----------------------+-------------------------+-------------------+---------------------+-------+


+--------------+
; Pin-Out File ;
+--------------+
The pin-out file can be found in C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/printer.pin.


+---------------------------------------------------------------------------------------------+
; Fitter Resource Usage Summary                                                               ;
+-------------------------------------------------------------+-----------------------+-------+
; Resource                                                    ; Usage                 ; %     ;
+-------------------------------------------------------------+-----------------------+-------+
; Logic utilization (ALMs needed / total ALMs on device)      ; 5,693 / 41,910        ; 14 %  ;
; ALMs needed [=A-B+C]                                        ; 5,693                 ;       ;
;     [A] ALMs used in final placement [=a+b+c+d]             ; 6,444 / 41,910        ; 15 %  ;
;         [a] ALMs used for LUT logic and registers           ; 1,944                 ;       ;
;         [b] ALMs used for LUT logic                         ; 3,128                 ;       ;
;         [c] ALMs used for registers                         ; 1,372                 ;       ;
;         [d] ALMs used for memory (up to half of total ALMs) ; 0                     ;       ;
;     [B] Estimate of ALMs recoverable by dense packing       ; 833 / 41,910          ; 2 %   ;
;     [C] Estimate of ALMs unavailable [=a+b+c+d]             ; 82 / 41,910           ; < 1 % ;
;         [a] Due to location constrained logic               ; 0                     ;       ;
;         [b] Due to LAB-wide signal conflicts                ; 12                    ;       ;
;         [c] Due to LAB input limits                         ; 70                    ;       ;
;         [d] Due to virtual I/Os                             ; 0                     ;       ;
;                                                             ;                       ;       ;
; Difficulty packing design                                   ; Low                   ;       ;
;                                                             ;                       ;       ;
; Total LABs:  partially or completely used                   ; 853 / 4,191           ; 20 %  ;
;     -- Logic LABs                                           ; 853                   ;       ;
;     -- Memory LABs (up to half of total LABs)               ; 0                     ;       ;
;                                                             ;                       ;       ;
; Combinational ALUT usage for logic                          ; 8,998                 ;       ;
;     -- 7 input functions                                    ; 52                    ;       ;
;     -- 6 input functions                                    ; 1,071                 ;       ;
;     -- 5 input functions                                    ; 1,772                 ;       ;
;     -- 4 input functions                                    ; 1,975                 ;       ;
;     -- <=3 input functions                                  ; 4,128                 ;       ;
; Combinational ALUT usage for route-throughs                 ; 1,884                 ;       ;
;                                                             ;                       ;       ;
; Dedicated logic registers                                   ; 7,124                 ;       ;
;     -- By type:                                             ;                       ;       ;
;         -- Primary logic registers                          ; 6,632 / 83,820        ; 8 %   ;
;         -- Secondary logic registers                        ; 492 / 83,820          ; < 1 % ;
;     -- By function:                                         ;                       ;       ;
;         -- Design implementation registers                  ; 6,677                 ;       ;
;         -- Routing optimization registers                   ; 447                   ;       ;
;                                                             ;                       ;       ;
; Virtual pins                                                ; 0                     ;       ;
; I/O pins                                                    ; 265 / 314             ; 84 %  ;
;     -- Clock pins                                           ; 8 / 8                 ; 100 % ;
;     -- Dedicated input pins                                 ; 3 / 21                ; 14 %  ;
; I/O registers                                               ; 226                   ;       ;
;                                                             ;                       ;       ;
; Hard processor system peripheral utilization                ;                       ;       ;
;     -- Boot from FPGA                                       ; 1 / 1 ( 100 % )       ;       ;
;     -- Clock resets                                         ; 1 / 1 ( 100 % )       ;       ;
;     -- Cross trigger                                        ; 0 / 1 ( 0 % )         ;       ;
;     -- S2F AXI                                              ; 1 / 1 ( 100 % )       ;       ;
;     -- F2S AXI                                              ; 1 / 1 ( 100 % )       ;       ;
;     -- AXI Lightweight                                      ; 1 / 1 ( 100 % )       ;       ;
;     -- SDRAM                                                ; 1 / 1 ( 100 % )       ;       ;
;     -- Interrupts                                           ; 1 / 1 ( 100 % )       ;       ;
;     -- JTAG                                                 ; 0 / 1 ( 0 % )         ;       ;
;     -- Loan I/O                                             ; 0 / 1 ( 0 % )         ;       ;
;     -- MPU event standby                                    ; 0 / 1 ( 0 % )         ;       ;
;     -- MPU general purpose                                  ; 0 / 1 ( 0 % )         ;       ;
;     -- STM event                                            ; 1 / 1 ( 100 % )       ;       ;
;     -- TPIU trace                                           ; 1 / 1 ( 100 % )       ;       ;
;     -- DMA                                                  ; 0 / 1 ( 0 % )         ;       ;
;     -- CAN                                                  ; 0 / 2 ( 0 % )         ;       ;
;     -- EMAC                                                 ; 1 / 2 ( 50 % )        ;       ;
;     -- I2C                                                  ; 2 / 4 ( 50 % )        ;       ;
;     -- NAND Flash                                           ; 0 / 1 ( 0 % )         ;       ;
;     -- QSPI                                                 ; 0 / 1 ( 0 % )         ;       ;
;     -- SDMMC                                                ; 1 / 1 ( 100 % )       ;       ;
;     -- SPI Master                                           ; 1 / 2 ( 50 % )        ;       ;
;     -- SPI Slave                                            ; 0 / 2 ( 0 % )         ;       ;
;     -- UART                                                 ; 2 / 2 ( 100 % )       ;       ;
;     -- USB                                                  ; 1 / 2 ( 50 % )        ;       ;
;                                                             ;                       ;       ;
; M10K blocks                                                 ; 6 / 553               ; 1 %   ;
; Total MLAB memory bits                                      ; 0                     ;       ;
; Total block memory bits                                     ; 2,816 / 5,662,720     ; < 1 % ;
; Total block memory implementation bits                      ; 61,440 / 5,662,720    ; 1 %   ;
;                                                             ;                       ;       ;
; Total DSP Blocks                                            ; 16 / 112              ; 14 %  ;
;                                                             ;                       ;       ;
; Fractional PLLs                                             ; 1 / 6                 ; 17 %  ;
; Global signals                                              ; 4                     ;       ;
;     -- Global clocks                                        ; 4 / 16                ; 25 %  ;
;     -- Quadrant clocks                                      ; 0 / 66                ; 0 %   ;
;     -- Horizontal periphery clocks                          ; 0 / 18                ; 0 %   ;
; SERDES Transmitters                                         ; 0 / 100               ; 0 %   ;
; SERDES Receivers                                            ; 0 / 100               ; 0 %   ;
; JTAGs                                                       ; 1 / 1                 ; 100 % ;
; ASMI blocks                                                 ; 0 / 1                 ; 0 %   ;
; CRC blocks                                                  ; 0 / 1                 ; 0 %   ;
; Remote update blocks                                        ; 0 / 1                 ; 0 %   ;
; Oscillator blocks                                           ; 0 / 1                 ; 0 %   ;
; Impedance control blocks                                    ; 1 / 4                 ; 25 %  ;
; Hard Memory Controllers                                     ; 1 / 1                 ; 100 % ;
; Average interconnect usage (total/H/V)                      ; 7.7% / 7.8% / 7.5%    ;       ;
; Peak interconnect usage (total/H/V)                         ; 44.8% / 46.4% / 39.8% ;       ;
; Maximum fan-out                                             ; 4723                  ;       ;
; Highest non-global fan-out                                  ; 2435                  ;       ;
; Total fan-out                                               ; 67183                 ;       ;
; Average fan-out                                             ; 3.47                  ;       ;
+-------------------------------------------------------------+-----------------------+-------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Partition Statistics                                                                                                                                                          ;
+-------------------------------------------------------------+-----------------------+-----------------------+---------------------------------------+--------------------------------+
; Statistic                                                   ; Top                   ; sld_hub:auto_hub      ; soc_system_hps_0_hps_io_border:border ; hard_block:auto_generated_inst ;
+-------------------------------------------------------------+-----------------------+-----------------------+---------------------------------------+--------------------------------+
; Logic utilization (ALMs needed / total ALMs on device)      ; 5590 / 41910 ( 13 % ) ; 104 / 41910 ( < 1 % ) ; 0 / 41910 ( 0 % )                     ; 0 / 41910 ( 0 % )              ;
; ALMs needed [=A-B+C]                                        ; 5590                  ; 104                   ; 0                                     ; 0                              ;
;     [A] ALMs used in final placement [=a+b+c+d]             ; 6324 / 41910 ( 15 % ) ; 120 / 41910 ( < 1 % ) ; 0 / 41910 ( 0 % )                     ; 0 / 41910 ( 0 % )              ;
;         [a] ALMs used for LUT logic and registers           ; 1907                  ; 37                    ; 0                                     ; 0                              ;
;         [b] ALMs used for LUT logic                         ; 3065                  ; 63                    ; 0                                     ; 0                              ;
;         [c] ALMs used for registers                         ; 1352                  ; 20                    ; 0                                     ; 0                              ;
;         [d] ALMs used for memory (up to half of total ALMs) ; 0                     ; 0                     ; 0                                     ; 0                              ;
;     [B] Estimate of ALMs recoverable by dense packing       ; 816 / 41910 ( 2 % )   ; 16 / 41910 ( < 1 % )  ; 0 / 41910 ( 0 % )                     ; 0 / 41910 ( 0 % )              ;
;     [C] Estimate of ALMs unavailable [=a+b+c+d]             ; 82 / 41910 ( < 1 % )  ; 0 / 41910 ( 0 % )     ; 0 / 41910 ( 0 % )                     ; 0 / 41910 ( 0 % )              ;
;         [a] Due to location constrained logic               ; 0                     ; 0                     ; 0                                     ; 0                              ;
;         [b] Due to LAB-wide signal conflicts                ; 12                    ; 0                     ; 0                                     ; 0                              ;
;         [c] Due to LAB input limits                         ; 70                    ; 0                     ; 0                                     ; 0                              ;
;         [d] Due to virtual I/Os                             ; 0                     ; 0                     ; 0                                     ; 0                              ;
;                                                             ;                       ;                       ;                                       ;                                ;
; Difficulty packing design                                   ; Low                   ; Low                   ; Low                                   ; Low                            ;
;                                                             ;                       ;                       ;                                       ;                                ;
; Total LABs:  partially or completely used                   ; 841 / 4191 ( 20 % )   ; 19 / 4191 ( < 1 % )   ; 0 / 4191 ( 0 % )                      ; 0 / 4191 ( 0 % )               ;
;     -- Logic LABs                                           ; 841                   ; 19                    ; 0                                     ; 0                              ;
;     -- Memory LABs (up to half of total LABs)               ; 0                     ; 0                     ; 0                                     ; 0                              ;
;                                                             ;                       ;                       ;                                       ;                                ;
; Combinational ALUT usage for logic                          ; 8821                  ; 177                   ; 0                                     ; 0                              ;
;     -- 7 input functions                                    ; 50                    ; 2                     ; 0                                     ; 0                              ;
;     -- 6 input functions                                    ; 1035                  ; 36                    ; 0                                     ; 0                              ;
;     -- 5 input functions                                    ; 1733                  ; 39                    ; 0                                     ; 0                              ;
;     -- 4 input functions                                    ; 1955                  ; 20                    ; 0                                     ; 0                              ;
;     -- <=3 input functions                                  ; 4048                  ; 80                    ; 0                                     ; 0                              ;
; Combinational ALUT usage for route-throughs                 ; 1877                  ; 7                     ; 0                                     ; 0                              ;
; Memory ALUT usage                                           ; 0                     ; 0                     ; 0                                     ; 0                              ;
;     -- 64-address deep                                      ; 0                     ; 0                     ; 0                                     ; 0                              ;
;     -- 32-address deep                                      ; 0                     ; 0                     ; 0                                     ; 0                              ;
;                                                             ;                       ;                       ;                                       ;                                ;
; Dedicated logic registers                                   ; 0                     ; 0                     ; 0                                     ; 0                              ;
;     -- By type:                                             ;                       ;                       ;                                       ;                                ;
;         -- Primary logic registers                          ; 6518 / 83820 ( 8 % )  ; 114 / 83820 ( < 1 % ) ; 0 / 83820 ( 0 % )                     ; 0 / 83820 ( 0 % )              ;
;         -- Secondary logic registers                        ; 485 / 83820 ( < 1 % ) ; 7 / 83820 ( < 1 % )   ; 0 / 83820 ( 0 % )                     ; 0 / 83820 ( 0 % )              ;
;     -- By function:                                         ;                       ;                       ;                                       ;                                ;
;         -- Design implementation registers                  ; 6563                  ; 114                   ; 0                                     ; 0                              ;
;         -- Routing optimization registers                   ; 440                   ; 7                     ; 0                                     ; 0                              ;
;                                                             ;                       ;                       ;                                       ;                                ;
;                                                             ;                       ;                       ;                                       ;                                ;
; Virtual pins                                                ; 0                     ; 0                     ; 0                                     ; 0                              ;
; I/O pins                                                    ; 189                   ; 0                     ; 71                                    ; 5                              ;
; I/O registers                                               ; 50                    ; 0                     ; 176                                   ; 0                              ;
; Total block memory bits                                     ; 2816                  ; 0                     ; 0                                     ; 0                              ;
; Total block memory implementation bits                      ; 61440                 ; 0                     ; 0                                     ; 0                              ;
; JTAG                                                        ; 0 / 1 ( 0 % )         ; 0 / 1 ( 0 % )         ; 0 / 1 ( 0 % )                         ; 1 / 1 ( 100 % )                ;
; M10K block                                                  ; 6 / 553 ( 1 % )       ; 0 / 553 ( 0 % )       ; 0 / 553 ( 0 % )                       ; 0 / 553 ( 0 % )                ;
; DSP block                                                   ; 16 / 112 ( 14 % )     ; 0 / 112 ( 0 % )       ; 0 / 112 ( 0 % )                       ; 0 / 112 ( 0 % )                ;
; DLL                                                         ; 0 / 4 ( 0 % )         ; 0 / 4 ( 0 % )         ; 1 / 4 ( 25 % )                        ; 0 / 4 ( 0 % )                  ;
; Clock enable block                                          ; 0 / 116 ( 0 % )       ; 0 / 116 ( 0 % )       ; 0 / 116 ( 0 % )                       ; 4 / 116 ( 3 % )                ;
; Impedance control block                                     ; 0 / 4 ( 0 % )         ; 0 / 4 ( 0 % )         ; 1 / 4 ( 25 % )                        ; 0 / 4 ( 0 % )                  ;
; Double data rate I/O output circuitry                       ; 0 / 1325 ( 0 % )      ; 0 / 1325 ( 0 % )      ; 186 / 1325 ( 14 % )                   ; 0 / 1325 ( 0 % )               ;
; Double data rate I/O input circuitry                        ; 0 / 400 ( 0 % )       ; 0 / 400 ( 0 % )       ; 32 / 400 ( 8 % )                      ; 0 / 400 ( 0 % )                ;
; Double data rate I/O output circuitry                       ; 0 / 400 ( 0 % )       ; 0 / 400 ( 0 % )       ; 66 / 400 ( 16 % )                     ; 0 / 400 ( 0 % )                ;
; Double data rate I/O output enable circuitry                ; 0 / 425 ( 0 % )       ; 0 / 425 ( 0 % )       ; 40 / 425 ( 9 % )                      ; 0 / 425 ( 0 % )                ;
; Impedance logic block                                       ; 0 / 8 ( 0 % )         ; 0 / 8 ( 0 % )         ; 2 / 8 ( 25 % )                        ; 0 / 8 ( 0 % )                  ;
; DQS pin delay chain                                         ; 0 / 25 ( 0 % )        ; 0 / 25 ( 0 % )        ; 4 / 25 ( 16 % )                       ; 0 / 25 ( 0 % )                 ;
; DQS pin enable control                                      ; 0 / 25 ( 0 % )        ; 0 / 25 ( 0 % )        ; 4 / 25 ( 16 % )                       ; 0 / 25 ( 0 % )                 ;
; Delay chain                                                 ; 0 / 1300 ( 0 % )      ; 0 / 1300 ( 0 % )      ; 124 / 1300 ( 9 % )                    ; 0 / 1300 ( 0 % )               ;
; Pin configuration                                           ; 0 / 400 ( 0 % )       ; 0 / 400 ( 0 % )       ; 40 / 400 ( 10 % )                     ; 0 / 400 ( 0 % )                ;
; DQS pin configuration                                       ; 0 / 25 ( 0 % )        ; 0 / 25 ( 0 % )        ; 4 / 25 ( 16 % )                       ; 0 / 25 ( 0 % )                 ;
; Signal Splitter                                             ; 0 / 400 ( 0 % )       ; 0 / 400 ( 0 % )       ; 5 / 400 ( 1 % )                       ; 0 / 400 ( 0 % )                ;
; Leveling delay chain                                        ; 0 / 36 ( 0 % )        ; 0 / 36 ( 0 % )        ; 6 / 36 ( 16 % )                       ; 0 / 36 ( 0 % )                 ;
; Clock Phase Select                                          ; 0 / 175 ( 0 % )       ; 0 / 175 ( 0 % )       ; 26 / 175 ( 14 % )                     ; 0 / 175 ( 0 % )                ;
; Read FIFO Read Clock Select Block                           ; 0 / 400 ( 0 % )       ; 0 / 400 ( 0 % )       ; 32 / 400 ( 8 % )                      ; 0 / 400 ( 0 % )                ;
; LFIFO                                                       ; 0 / 25 ( 0 % )        ; 0 / 25 ( 0 % )        ; 4 / 25 ( 16 % )                       ; 0 / 25 ( 0 % )                 ;
; HPS SDRAM PLL                                               ; 0 / 1 ( 0 % )         ; 0 / 1 ( 0 % )         ; 1 / 1 ( 100 % )                       ; 0 / 1 ( 0 % )                  ;
; HPS EMAC peripheral                                         ; 0 / 2 ( 0 % )         ; 0 / 2 ( 0 % )         ; 1 / 2 ( 50 % )                        ; 0 / 2 ( 0 % )                  ;
; HPS GPIO peripheral                                         ; 0 / 1 ( 0 % )         ; 0 / 1 ( 0 % )         ; 1 / 1 ( 100 % )                       ; 0 / 1 ( 0 % )                  ;
; HPS I2C peripheral                                          ; 0 / 4 ( 0 % )         ; 0 / 4 ( 0 % )         ; 2 / 4 ( 50 % )                        ; 0 / 4 ( 0 % )                  ;
; HPS SDMMC peripheral                                        ; 0 / 1 ( 0 % )         ; 0 / 1 ( 0 % )         ; 1 / 1 ( 100 % )                       ; 0 / 1 ( 0 % )                  ;
; HPS SPI Master peripheral                                   ; 0 / 2 ( 0 % )         ; 0 / 2 ( 0 % )         ; 1 / 2 ( 50 % )                        ; 0 / 2 ( 0 % )                  ;
; HPS UART peripheral                                         ; 0 / 2 ( 0 % )         ; 0 / 2 ( 0 % )         ; 1 / 2 ( 50 % )                        ; 0 / 2 ( 0 % )                  ;
; HPS USB peripheral                                          ; 0 / 2 ( 0 % )         ; 0 / 2 ( 0 % )         ; 1 / 2 ( 50 % )                        ; 0 / 2 ( 0 % )                  ;
; HPS DBG APB interface                                       ; 0 / 1 ( 0 % )         ; 0 / 1 ( 0 % )         ; 0 / 1 ( 0 % )                         ; 1 / 1 ( 100 % )                ;
; Fractional PLL                                              ; 0 / 6 ( 0 % )         ; 0 / 6 ( 0 % )         ; 0 / 6 ( 0 % )                         ; 1 / 6 ( 16 % )                 ;
; Hard Memory Controller                                      ; 0 / 1 ( 0 % )         ; 0 / 1 ( 0 % )         ; 1 / 1 ( 100 % )                       ; 0 / 1 ( 0 % )                  ;
; HPS boot from FPGA interface                                ; 0 / 1 ( 0 % )         ; 0 / 1 ( 0 % )         ; 0 / 1 ( 0 % )                         ; 1 / 1 ( 100 % )                ;
; HPS clock resets interface                                  ; 0 / 1 ( 0 % )         ; 0 / 1 ( 0 % )         ; 0 / 1 ( 0 % )                         ; 1 / 1 ( 100 % )                ;
; FPGA-to-HPS interface                                       ; 0 / 1 ( 0 % )         ; 0 / 1 ( 0 % )         ; 0 / 1 ( 0 % )                         ; 1 / 1 ( 100 % )                ;
; HPS FPGA-to-SDRAM interface                                 ; 0 / 1 ( 0 % )         ; 0 / 1 ( 0 % )         ; 0 / 1 ( 0 % )                         ; 1 / 1 ( 100 % )                ;
; HPS-to-FPGA interface                                       ; 0 / 1 ( 0 % )         ; 0 / 1 ( 0 % )         ; 0 / 1 ( 0 % )                         ; 1 / 1 ( 100 % )                ;
; HPS-to-FPGA lightweight interface                           ; 0 / 1 ( 0 % )         ; 0 / 1 ( 0 % )         ; 0 / 1 ( 0 % )                         ; 1 / 1 ( 100 % )                ;
; HPS interrupts interface                                    ; 0 / 1 ( 0 % )         ; 0 / 1 ( 0 % )         ; 0 / 1 ( 0 % )                         ; 1 / 1 ( 100 % )                ;
; HPS peripheral UART interface                               ; 0 / 2 ( 0 % )         ; 0 / 2 ( 0 % )         ; 0 / 2 ( 0 % )                         ; 1 / 2 ( 50 % )                 ;
; HPS STM event interface                                     ; 0 / 1 ( 0 % )         ; 0 / 1 ( 0 % )         ; 0 / 1 ( 0 % )                         ; 1 / 1 ( 100 % )                ;
; HPS TPIU trace interface                                    ; 0 / 1 ( 0 % )         ; 0 / 1 ( 0 % )         ; 0 / 1 ( 0 % )                         ; 1 / 1 ( 100 % )                ;
; IR FIFO USERDES Block                                       ; 0 / 400 ( 0 % )       ; 0 / 400 ( 0 % )       ; 32 / 400 ( 8 % )                      ; 0 / 400 ( 0 % )                ;
; Hard Memory PHY                                             ; 0 / 1 ( 0 % )         ; 0 / 1 ( 0 % )         ; 1 / 1 ( 100 % )                       ; 0 / 1 ( 0 % )                  ;
; PLL Output Counter                                          ; 0 / 54 ( 0 % )        ; 0 / 54 ( 0 % )        ; 0 / 54 ( 0 % )                        ; 2 / 54 ( 3 % )                 ;
; PLL Reconfiguration Block                                   ; 0 / 6 ( 0 % )         ; 0 / 6 ( 0 % )         ; 0 / 6 ( 0 % )                         ; 1 / 6 ( 16 % )                 ;
; PLL Reference Clock Select Block                            ; 0 / 6 ( 0 % )         ; 0 / 6 ( 0 % )         ; 0 / 6 ( 0 % )                         ; 1 / 6 ( 16 % )                 ;
; VFIFO                                                       ; 0 / 25 ( 0 % )        ; 0 / 25 ( 0 % )        ; 4 / 25 ( 16 % )                       ; 0 / 25 ( 0 % )                 ;
;                                                             ;                       ;                       ;                                       ;                                ;
; Connections                                                 ;                       ;                       ;                                       ;                                ;
;     -- Input Connections                                    ; 8870                  ; 206                   ; 76                                    ; 533                            ;
;     -- Registered Input Connections                         ; 7176                  ; 129                   ; 0                                     ; 0                              ;
;     -- Output Connections                                   ; 671                   ; 805                   ; 101                                   ; 8108                           ;
;     -- Registered Output Connections                        ; 152                   ; 800                   ; 0                                     ; 0                              ;
;                                                             ;                       ;                       ;                                       ;                                ;
; Internal Connections                                        ;                       ;                       ;                                       ;                                ;
;     -- Total Connections                                    ; 65004                 ; 1938                  ; 5203                                  ; 8721                           ;
;     -- Registered Connections                               ; 34408                 ; 1552                  ; 100                                   ; 0                              ;
;                                                             ;                       ;                       ;                                       ;                                ;
; External Connections                                        ;                       ;                       ;                                       ;                                ;
;     -- Top                                                  ; 190                   ; 834                   ; 49                                    ; 8468                           ;
;     -- sld_hub:auto_hub                                     ; 834                   ; 4                     ; 0                                     ; 173                            ;
;     -- soc_system_hps_0_hps_io_border:border                ; 49                    ; 0                     ; 128                                   ; 0                              ;
;     -- hard_block:auto_generated_inst                       ; 8468                  ; 173                   ; 0                                     ; 0                              ;
;                                                             ;                       ;                       ;                                       ;                                ;
; Partition Interface                                         ;                       ;                       ;                                       ;                                ;
;     -- Input Ports                                          ; 127                   ; 147                   ; 12                                    ; 541                            ;
;     -- Output Ports                                         ; 102                   ; 164                   ; 44                                    ; 465                            ;
;     -- Bidir Ports                                          ; 160                   ; 0                     ; 64                                    ; 0                              ;
;                                                             ;                       ;                       ;                                       ;                                ;
; Registered Ports                                            ;                       ;                       ;                                       ;                                ;
;     -- Registered Input Ports                               ; 0                     ; 3                     ; 0                                     ; 0                              ;
;     -- Registered Output Ports                              ; 0                     ; 105                   ; 0                                     ; 0                              ;
;                                                             ;                       ;                       ;                                       ;                                ;
; Port Connectivity                                           ;                       ;                       ;                                       ;                                ;
;     -- Input Ports driven by GND                            ; 0                     ; 18                    ; 0                                     ; 0                              ;
;     -- Output Ports driven by GND                           ; 0                     ; 34                    ; 0                                     ; 0                              ;
;     -- Input Ports driven by VCC                            ; 0                     ; 0                     ; 0                                     ; 0                              ;
;     -- Output Ports driven by VCC                           ; 0                     ; 0                     ; 0                                     ; 0                              ;
;     -- Input Ports with no Source                           ; 0                     ; 115                   ; 0                                     ; 0                              ;
;     -- Output Ports with no Source                          ; 0                     ; 0                     ; 0                                     ; 0                              ;
;     -- Input Ports with no Fanout                           ; 0                     ; 120                   ; 0                                     ; 42                             ;
;     -- Output Ports with no Fanout                          ; 0                     ; 111                   ; 0                                     ; 0                              ;
+-------------------------------------------------------------+-----------------------+-----------------------+---------------------------------------+--------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Input Pins                                                                                                                                                                                                                                                                                            ;
+---------------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+-----------------+----------+--------------+-----------------+-------------+---------------------------+----------------------+-----------+
; Name                ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Combinational Fan-Out ; Registered Fan-Out ; Global ; Input Register ; PCI I/O Enabled ; Bus Hold ; Weak Pull Up ; I/O Standard    ; Termination ; Termination Control Block ; Location assigned by ; Slew Rate ;
+---------------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+-----------------+----------+--------------+-----------------+-------------+---------------------------+----------------------+-----------+
; ADC_SDO             ; AD4   ; 3A       ; 6            ; 0            ; 51           ; 4                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL     ; Off         ; --                        ; User                 ; no        ;
; FPGA_CLK1_50        ; V11   ; 3B       ; 32           ; 0            ; 0            ; 4724                  ; 0                  ; yes    ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL     ; Off         ; --                        ; User                 ; no        ;
; FPGA_CLK2_50        ; Y13   ; 4A       ; 56           ; 0            ; 0            ; 0                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL     ; Off         ; --                        ; User                 ; no        ;
; FPGA_CLK3_50        ; E11   ; 8A       ; 32           ; 81           ; 0            ; 0                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL     ; Off         ; --                        ; User                 ; no        ;
; HDMI_TX_INT         ; AF11  ; 3B       ; 34           ; 0            ; 40           ; 0                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL     ; Off         ; --                        ; User                 ; no        ;
; HPS_DDR3_RZQ        ; D25   ; 6A       ; 89           ; 80           ; 54           ; 1                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; SSTL-15 Class I ; Off         ; --                        ; Fitter               ; no        ;
; HPS_ENET_RX_CLK     ; J12   ; 7B       ; 68           ; 81           ; 4            ; 1                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL     ; Off         ; --                        ; User                 ; no        ;
; HPS_ENET_RX_DATA[0] ; A14   ; 7B       ; 69           ; 81           ; 7            ; 1                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL     ; Off         ; --                        ; User                 ; no        ;
; HPS_ENET_RX_DATA[1] ; A11   ; 7B       ; 68           ; 81           ; 10           ; 1                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL     ; Off         ; --                        ; User                 ; no        ;
; HPS_ENET_RX_DATA[2] ; C15   ; 7B       ; 66           ; 81           ; 1            ; 1                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL     ; Off         ; --                        ; User                 ; no        ;
; HPS_ENET_RX_DATA[3] ; A9    ; 7B       ; 66           ; 81           ; 7            ; 1                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL     ; Off         ; --                        ; User                 ; no        ;
; HPS_ENET_RX_DV      ; J13   ; 7B       ; 68           ; 81           ; 1            ; 1                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL     ; Off         ; --                        ; User                 ; no        ;
; HPS_SPIM_MISO       ; B19   ; 7A       ; 74           ; 81           ; 7            ; 1                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL     ; Off         ; --                        ; User                 ; no        ;
; HPS_UART_RX         ; A22   ; 7A       ; 79           ; 81           ; 7            ; 1                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL     ; Off         ; --                        ; User                 ; no        ;
; HPS_USB_CLKOUT      ; G4    ; 7D       ; 52           ; 81           ; 4            ; 1                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL     ; Off         ; --                        ; User                 ; no        ;
; HPS_USB_DIR         ; E5    ; 7D       ; 49           ; 81           ; 0            ; 1                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL     ; Off         ; --                        ; User                 ; no        ;
; HPS_USB_NXT         ; D5    ; 7D       ; 49           ; 81           ; 6            ; 1                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL     ; Off         ; --                        ; User                 ; no        ;
; KEY[0]              ; AH17  ; 4A       ; 64           ; 0            ; 34           ; 102                   ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL     ; Off         ; --                        ; User                 ; no        ;
; KEY[1]              ; AH16  ; 4A       ; 64           ; 0            ; 51           ; 17                    ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL     ; Off         ; --                        ; User                 ; no        ;
; SW[0]               ; Y24   ; 5B       ; 89           ; 25           ; 3            ; 3                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL     ; Off         ; --                        ; User                 ; no        ;
; SW[1]               ; W24   ; 5B       ; 89           ; 25           ; 20           ; 3                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL     ; Off         ; --                        ; User                 ; no        ;
; SW[2]               ; W21   ; 5B       ; 89           ; 23           ; 3            ; 3                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL     ; Off         ; --                        ; User                 ; no        ;
; SW[3]               ; W20   ; 5B       ; 89           ; 23           ; 20           ; 3                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL     ; Off         ; --                        ; User                 ; no        ;
+---------------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+-----------------+----------+--------------+-----------------+-------------+---------------------------+----------------------+-----------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Output Pins                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
+---------------------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+-----------+-----------------+------------+---------------+----------+--------------+---------------------------------+------------------+-----------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------+-----------------------------+---------------------+-----------------------------+----------------------+----------------------+---------------------+
; Name                ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Output Register ; Output Enable Register ; Slew Rate ; PCI I/O Enabled ; Open Drain ; TRI Primitive ; Bus Hold ; Weak Pull Up ; I/O Standard                    ; Current Strength ; Termination                       ; Termination Control Block                                                                                                                                                ; Output Buffer Pre-emphasis ; Voltage Output Differential ; Output Buffer Delay ; Output Buffer Delay Control ; Location assigned by ; Output Enable Source ; Output Enable Group ;
+---------------------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+-----------+-----------------+------------+---------------+----------+--------------+---------------------------------+------------------+-----------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------+-----------------------------+---------------------+-----------------------------+----------------------+----------------------+---------------------+
; ADC_CONVST          ; U9    ; 3A       ; 4            ; 0            ; 0            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; ADC_SCK             ; V10   ; 3A       ; 6            ; 0            ; 17           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; ADC_SDI             ; AC4   ; 3A       ; 6            ; 0            ; 34           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HDMI_TX_CLK         ; AG5   ; 3B       ; 38           ; 0            ; 34           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HDMI_TX_DE          ; AD19  ; 4A       ; 66           ; 0            ; 57           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HDMI_TX_D[0]        ; AD12  ; 3B       ; 38           ; 0            ; 17           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HDMI_TX_D[10]       ; AE9   ; 3B       ; 26           ; 0            ; 57           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HDMI_TX_D[11]       ; AB4   ; 3A       ; 4            ; 0            ; 51           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HDMI_TX_D[12]       ; AE7   ; 3B       ; 28           ; 0            ; 34           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HDMI_TX_D[13]       ; AF6   ; 3B       ; 32           ; 0            ; 51           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HDMI_TX_D[14]       ; AF8   ; 3B       ; 28           ; 0            ; 51           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HDMI_TX_D[15]       ; AF5   ; 3B       ; 32           ; 0            ; 34           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HDMI_TX_D[16]       ; AE4   ; 3B       ; 26           ; 0            ; 74           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HDMI_TX_D[17]       ; AH2   ; 3B       ; 36           ; 0            ; 51           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HDMI_TX_D[18]       ; AH4   ; 3B       ; 38           ; 0            ; 51           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HDMI_TX_D[19]       ; AH5   ; 3B       ; 40           ; 0            ; 51           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HDMI_TX_D[1]        ; AE12  ; 3B       ; 38           ; 0            ; 0            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HDMI_TX_D[20]       ; AH6   ; 3B       ; 40           ; 0            ; 34           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HDMI_TX_D[21]       ; AG6   ; 3B       ; 34           ; 0            ; 91           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HDMI_TX_D[22]       ; AF9   ; 3B       ; 30           ; 0            ; 51           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HDMI_TX_D[23]       ; AE8   ; 3B       ; 30           ; 0            ; 34           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HDMI_TX_D[2]        ; W8    ; 3A       ; 2            ; 0            ; 40           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HDMI_TX_D[3]        ; Y8    ; 3A       ; 2            ; 0            ; 57           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HDMI_TX_D[4]        ; AD11  ; 3B       ; 30           ; 0            ; 0            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HDMI_TX_D[5]        ; AD10  ; 3B       ; 26           ; 0            ; 40           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HDMI_TX_D[6]        ; AE11  ; 3B       ; 30           ; 0            ; 17           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HDMI_TX_D[7]        ; Y5    ; 3A       ; 2            ; 0            ; 74           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HDMI_TX_D[8]        ; AF10  ; 3B       ; 34           ; 0            ; 57           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HDMI_TX_D[9]        ; Y4    ; 3A       ; 2            ; 0            ; 91           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HDMI_TX_HS          ; T8    ; 3A       ; 4            ; 0            ; 17           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HDMI_TX_VS          ; V13   ; 4A       ; 60           ; 0            ; 17           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HPS_DDR3_ADDR[0]    ; C28   ; 6A       ; 89           ; 71           ; 77           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; HPS_DDR3_ADDR[10]   ; A24   ; 6A       ; 89           ; 78           ; 37           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; HPS_DDR3_ADDR[11]   ; B24   ; 6A       ; 89           ; 78           ; 54           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; HPS_DDR3_ADDR[12]   ; D24   ; 6A       ; 89           ; 79           ; 37           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; HPS_DDR3_ADDR[13]   ; C24   ; 6A       ; 89           ; 79           ; 54           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; HPS_DDR3_ADDR[14]   ; G23   ; 6A       ; 89           ; 80           ; 3            ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; HPS_DDR3_ADDR[1]    ; B28   ; 6A       ; 89           ; 71           ; 94           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; HPS_DDR3_ADDR[2]    ; E26   ; 6A       ; 89           ; 72           ; 37           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; HPS_DDR3_ADDR[3]    ; D26   ; 6A       ; 89           ; 72           ; 54           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; HPS_DDR3_ADDR[4]    ; J21   ; 6A       ; 89           ; 72           ; 3            ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; HPS_DDR3_ADDR[5]    ; J20   ; 6A       ; 89           ; 72           ; 20           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; HPS_DDR3_ADDR[6]    ; C26   ; 6A       ; 89           ; 73           ; 37           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; HPS_DDR3_ADDR[7]    ; B26   ; 6A       ; 89           ; 73           ; 54           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; HPS_DDR3_ADDR[8]    ; F26   ; 6A       ; 89           ; 78           ; 3            ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; HPS_DDR3_ADDR[9]    ; F25   ; 6A       ; 89           ; 78           ; 20           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; HPS_DDR3_BA[0]      ; A27   ; 6A       ; 89           ; 74           ; 37           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; HPS_DDR3_BA[1]      ; H25   ; 6A       ; 89           ; 74           ; 3            ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; HPS_DDR3_BA[2]      ; G25   ; 6A       ; 89           ; 74           ; 20           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; HPS_DDR3_CAS_N      ; A26   ; 6A       ; 89           ; 77           ; 77           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; HPS_DDR3_CKE        ; L28   ; 6A       ; 89           ; 57           ; 54           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; HPS_DDR3_CK_N       ; N20   ; 6A       ; 89           ; 73           ; 20           ; yes             ; no                     ; 1         ; no              ; no         ; yes           ; no       ; Off          ; Differential 1.5-V SSTL Class I ; Default          ; Series 50 Ohm without Calibration ; --                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; HPS_DDR3_CK_P       ; N21   ; 6A       ; 89           ; 73           ; 3            ; yes             ; no                     ; 1         ; no              ; no         ; yes           ; no       ; Off          ; Differential 1.5-V SSTL Class I ; Default          ; Series 50 Ohm without Calibration ; --                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; HPS_DDR3_CS_N       ; L21   ; 6A       ; 89           ; 79           ; 3            ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; HPS_DDR3_DM[0]      ; G28   ; 6A       ; 89           ; 63           ; 77           ; yes             ; no                     ; 1         ; no              ; no         ; yes           ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Series 50 Ohm with Calibration    ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; HPS_DDR3_DM[1]      ; P28   ; 6A       ; 89           ; 56           ; 77           ; yes             ; no                     ; 1         ; no              ; no         ; yes           ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Series 50 Ohm with Calibration    ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; HPS_DDR3_DM[2]      ; W28   ; 6B       ; 89           ; 49           ; 77           ; yes             ; no                     ; 1         ; no              ; no         ; yes           ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Series 50 Ohm with Calibration    ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; HPS_DDR3_DM[3]      ; AB28  ; 6B       ; 89           ; 42           ; 77           ; yes             ; no                     ; 1         ; no              ; no         ; yes           ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Series 50 Ohm with Calibration    ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; HPS_DDR3_ODT        ; D28   ; 6A       ; 89           ; 65           ; 37           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; HPS_DDR3_RAS_N      ; A25   ; 6A       ; 89           ; 77           ; 94           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; HPS_DDR3_RESET_N    ; V28   ; 6B       ; 89           ; 51           ; 37           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; HPS_DDR3_WE_N       ; E25   ; 6A       ; 89           ; 80           ; 37           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; HPS_ENET_GTX_CLK    ; J15   ; 7B       ; 71           ; 81           ; 1            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 8mA              ; Off                               ; --                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HPS_ENET_MDC        ; A13   ; 7B       ; 69           ; 81           ; 10           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 8mA              ; Off                               ; --                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HPS_ENET_TX_DATA[0] ; A16   ; 7B       ; 71           ; 81           ; 7            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 8mA              ; Off                               ; --                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HPS_ENET_TX_DATA[1] ; J14   ; 7B       ; 71           ; 81           ; 4            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 8mA              ; Off                               ; --                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HPS_ENET_TX_DATA[2] ; A15   ; 7B       ; 71           ; 81           ; 10           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 8mA              ; Off                               ; --                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HPS_ENET_TX_DATA[3] ; D17   ; 7B       ; 69           ; 81           ; 1            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 8mA              ; Off                               ; --                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HPS_ENET_TX_EN      ; A12   ; 7B       ; 68           ; 81           ; 7            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 8mA              ; Off                               ; --                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HPS_SD_CLK          ; B8    ; 7C       ; 55           ; 81           ; 7            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 8mA              ; Off                               ; --                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HPS_SPIM_CLK        ; C19   ; 7A       ; 76           ; 81           ; 10           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 8mA              ; Off                               ; --                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HPS_SPIM_MOSI       ; B16   ; 7A       ; 74           ; 81           ; 1            ; no              ; no                     ; 1         ; no              ; no         ; yes           ; no       ; Off          ; 3.3-V LVTTL                     ; 8mA              ; Off                               ; --                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HPS_UART_TX         ; B21   ; 7A       ; 79           ; 81           ; 4            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 8mA              ; Off                               ; --                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HPS_USB_STP         ; C5    ; 7D       ; 52           ; 81           ; 10           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 8mA              ; Off                               ; --                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; LED[0]              ; W15   ; 5A       ; 89           ; 8            ; 20           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; LED[1]              ; AA24  ; 5A       ; 89           ; 9            ; 37           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; LED[2]              ; V16   ; 5A       ; 89           ; 9            ; 3            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; LED[3]              ; V15   ; 5A       ; 89           ; 9            ; 20           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; LED[4]              ; AF26  ; 5A       ; 89           ; 4            ; 77           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; LED[5]              ; AE26  ; 5A       ; 89           ; 4            ; 94           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; LED[6]              ; Y16   ; 5A       ; 89           ; 8            ; 3            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; LED[7]              ; AA23  ; 5A       ; 89           ; 9            ; 54           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
+---------------------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+-----------+-----------------+------------+---------------+----------+--------------+---------------------------------+------------------+-----------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------+-----------------------------+---------------------+-----------------------------+----------------------+----------------------+---------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Bidir Pins                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+-------------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+-----------------+------------------------+-----------+-----------------+------------+----------+--------------+---------------------------------+------------------+----------------------------------+--------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------+---------------------+-----------------------------+----------------------+----------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Name              ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Combinational Fan-Out ; Registered Fan-Out ; Global ; Input Register ; Output Register ; Output Enable Register ; Slew Rate ; PCI I/O Enabled ; Open Drain ; Bus Hold ; Weak Pull Up ; I/O Standard                    ; Current Strength ; Input Termination                ; Output Termination             ; Termination Control Block                                                                                                                                                ; Output Buffer Pre-emphasis ; Output Buffer Delay ; Output Buffer Delay Control ; Location assigned by ; Output Enable Source ; Output Enable Group                                                                                                                                                                                                                                                                                                                                               ;
+-------------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+-----------------+------------------------+-----------+-----------------+------------+----------+--------------+---------------------------------+------------------+----------------------------------+--------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------+---------------------+-----------------------------+----------------------+----------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ARDUINO_IO[0]     ; AG13  ; 4A       ; 50           ; 0            ; 40           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                                       ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                                                 ;
; ARDUINO_IO[10]    ; AF15  ; 4A       ; 54           ; 0            ; 0            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                                       ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                                                 ;
; ARDUINO_IO[11]    ; AG16  ; 4A       ; 58           ; 0            ; 57           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                                       ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                                                 ;
; ARDUINO_IO[12]    ; AH11  ; 4A       ; 56           ; 0            ; 51           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                                       ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                                                 ;
; ARDUINO_IO[13]    ; AH12  ; 4A       ; 58           ; 0            ; 74           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                                       ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                                                 ;
; ARDUINO_IO[14]    ; AH9   ; 4A       ; 54           ; 0            ; 51           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                                       ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                                                 ;
; ARDUINO_IO[15]    ; AG11  ; 4A       ; 56           ; 0            ; 34           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                                       ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                                                 ;
; ARDUINO_IO[1]     ; AF13  ; 4A       ; 50           ; 0            ; 57           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                                       ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                                                 ;
; ARDUINO_IO[2]     ; AG10  ; 4A       ; 54           ; 0            ; 34           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                                       ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                                                 ;
; ARDUINO_IO[3]     ; AG9   ; 4A       ; 52           ; 0            ; 34           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                                       ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                                                 ;
; ARDUINO_IO[4]     ; U14   ; 4A       ; 52           ; 0            ; 0            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                                       ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                                                 ;
; ARDUINO_IO[5]     ; U13   ; 4A       ; 52           ; 0            ; 17           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                                       ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                                                 ;
; ARDUINO_IO[6]     ; AG8   ; 4A       ; 50           ; 0            ; 74           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                                       ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                                                 ;
; ARDUINO_IO[7]     ; AH8   ; 4A       ; 52           ; 0            ; 51           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                                       ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                                                 ;
; ARDUINO_IO[8]     ; AF17  ; 4A       ; 58           ; 0            ; 40           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                                       ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                                                 ;
; ARDUINO_IO[9]     ; AE15  ; 4A       ; 54           ; 0            ; 17           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                                       ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                                                 ;
; ARDUINO_RESET_N   ; AH7   ; 4A       ; 50           ; 0            ; 91           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                                       ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                                                 ;
; HDMI_I2C_SCL      ; U10   ; 3A       ; 6            ; 0            ; 0            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                                       ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                                                 ;
; HDMI_I2C_SDA      ; AA4   ; 3A       ; 4            ; 0            ; 34           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                                       ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                                                 ;
; HDMI_I2S          ; T13   ; 3B       ; 36           ; 0            ; 0            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                                       ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                                                 ;
; HDMI_LRCLK        ; T11   ; 3B       ; 28           ; 0            ; 0            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                                       ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                                                 ;
; HDMI_MCLK         ; U11   ; 3B       ; 28           ; 0            ; 17           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                                       ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                                                 ;
; HDMI_SCLK         ; T12   ; 3B       ; 36           ; 0            ; 17           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                                       ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                                                 ;
; HPS_CONV_USB_N    ; C6    ; 7D       ; 52           ; 81           ; 7            ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL                     ; 8mA              ; Off                              ; Off                            ; --                                                                                                                                                                       ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|intermediate[35] (inverted)                                                                                                                                                                                                                             ;
; HPS_DDR3_DQS_N[0] ; R16   ; 6A       ; 89           ; 65           ; 20           ; 0                     ; 0                  ; no     ; no             ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; Differential 1.5-V SSTL Class I ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_oe_bar             ;
; HPS_DDR3_DQS_N[1] ; R18   ; 6A       ; 89           ; 58           ; 20           ; 0                     ; 0                  ; no     ; no             ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; Differential 1.5-V SSTL Class I ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_oe_bar             ;
; HPS_DDR3_DQS_N[2] ; T18   ; 6B       ; 89           ; 51           ; 20           ; 0                     ; 0                  ; no     ; no             ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; Differential 1.5-V SSTL Class I ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_oe_bar             ;
; HPS_DDR3_DQS_N[3] ; T20   ; 6B       ; 89           ; 44           ; 20           ; 0                     ; 0                  ; no     ; no             ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; Differential 1.5-V SSTL Class I ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_oe_bar             ;
; HPS_DDR3_DQS_P[0] ; R17   ; 6A       ; 89           ; 65           ; 3            ; 17                    ; 0                  ; no     ; no             ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; Differential 1.5-V SSTL Class I ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_oe                 ;
; HPS_DDR3_DQS_P[1] ; R19   ; 6A       ; 89           ; 58           ; 3            ; 17                    ; 0                  ; no     ; no             ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; Differential 1.5-V SSTL Class I ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_oe                 ;
; HPS_DDR3_DQS_P[2] ; T19   ; 6B       ; 89           ; 51           ; 3            ; 17                    ; 0                  ; no     ; no             ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; Differential 1.5-V SSTL Class I ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_oe                 ;
; HPS_DDR3_DQS_P[3] ; U19   ; 6B       ; 89           ; 44           ; 3            ; 17                    ; 0                  ; no     ; no             ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; Differential 1.5-V SSTL Class I ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_oe                 ;
; HPS_DDR3_DQ[0]    ; J25   ; 6A       ; 89           ; 66           ; 20           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[0].delayed_oe_1 ;
; HPS_DDR3_DQ[10]   ; J27   ; 6A       ; 89           ; 59           ; 37           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[2].delayed_oe_1 ;
; HPS_DDR3_DQ[11]   ; J28   ; 6A       ; 89           ; 58           ; 54           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[3].delayed_oe_1 ;
; HPS_DDR3_DQ[12]   ; M27   ; 6A       ; 89           ; 57           ; 20           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[4].delayed_oe_1 ;
; HPS_DDR3_DQ[13]   ; M26   ; 6A       ; 89           ; 57           ; 3            ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[5].delayed_oe_1 ;
; HPS_DDR3_DQ[14]   ; M28   ; 6A       ; 89           ; 57           ; 37           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[6].delayed_oe_1 ;
; HPS_DDR3_DQ[15]   ; N28   ; 6A       ; 89           ; 56           ; 94           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[7].delayed_oe_1 ;
; HPS_DDR3_DQ[16]   ; N24   ; 6B       ; 89           ; 52           ; 20           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[0].delayed_oe_1 ;
; HPS_DDR3_DQ[17]   ; N25   ; 6B       ; 89           ; 52           ; 3            ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[1].delayed_oe_1 ;
; HPS_DDR3_DQ[18]   ; T28   ; 6B       ; 89           ; 52           ; 37           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[2].delayed_oe_1 ;
; HPS_DDR3_DQ[19]   ; U28   ; 6B       ; 89           ; 51           ; 54           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[3].delayed_oe_1 ;
; HPS_DDR3_DQ[1]    ; J24   ; 6A       ; 89           ; 66           ; 3            ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[1].delayed_oe_1 ;
; HPS_DDR3_DQ[20]   ; N26   ; 6B       ; 89           ; 50           ; 20           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[4].delayed_oe_1 ;
; HPS_DDR3_DQ[21]   ; N27   ; 6B       ; 89           ; 50           ; 3            ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[5].delayed_oe_1 ;
; HPS_DDR3_DQ[22]   ; R27   ; 6B       ; 89           ; 50           ; 37           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[6].delayed_oe_1 ;
; HPS_DDR3_DQ[23]   ; V27   ; 6B       ; 89           ; 49           ; 94           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[7].delayed_oe_1 ;
; HPS_DDR3_DQ[24]   ; R26   ; 6B       ; 89           ; 45           ; 20           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[0].delayed_oe_1 ;
; HPS_DDR3_DQ[25]   ; R25   ; 6B       ; 89           ; 45           ; 3            ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[1].delayed_oe_1 ;
; HPS_DDR3_DQ[26]   ; AA28  ; 6B       ; 89           ; 45           ; 37           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[2].delayed_oe_1 ;
; HPS_DDR3_DQ[27]   ; W26   ; 6B       ; 89           ; 44           ; 54           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[3].delayed_oe_1 ;
; HPS_DDR3_DQ[28]   ; R24   ; 6B       ; 89           ; 43           ; 20           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[4].delayed_oe_1 ;
; HPS_DDR3_DQ[29]   ; T24   ; 6B       ; 89           ; 43           ; 3            ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[5].delayed_oe_1 ;
; HPS_DDR3_DQ[2]    ; E28   ; 6A       ; 89           ; 66           ; 37           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[2].delayed_oe_1 ;
; HPS_DDR3_DQ[30]   ; Y27   ; 6B       ; 89           ; 43           ; 37           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[6].delayed_oe_1 ;
; HPS_DDR3_DQ[31]   ; AA27  ; 6B       ; 89           ; 42           ; 94           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[7].delayed_oe_1 ;
; HPS_DDR3_DQ[3]    ; D27   ; 6A       ; 89           ; 65           ; 54           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[3].delayed_oe_1 ;
; HPS_DDR3_DQ[4]    ; J26   ; 6A       ; 89           ; 64           ; 20           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[4].delayed_oe_1 ;
; HPS_DDR3_DQ[5]    ; K26   ; 6A       ; 89           ; 64           ; 3            ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[5].delayed_oe_1 ;
; HPS_DDR3_DQ[6]    ; G27   ; 6A       ; 89           ; 64           ; 37           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[6].delayed_oe_1 ;
; HPS_DDR3_DQ[7]    ; F28   ; 6A       ; 89           ; 63           ; 94           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[7].delayed_oe_1 ;
; HPS_DDR3_DQ[8]    ; K25   ; 6A       ; 89           ; 59           ; 20           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[0].delayed_oe_1 ;
; HPS_DDR3_DQ[9]    ; L25   ; 6A       ; 89           ; 59           ; 3            ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[1].delayed_oe_1 ;
; HPS_ENET_INT_N    ; B14   ; 7B       ; 60           ; 81           ; 7            ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL                     ; 8mA              ; Off                              ; Off                            ; --                                                                                                                                                                       ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|intermediate[37] (inverted)                                                                                                                                                                                                                             ;
; HPS_ENET_MDIO     ; E16   ; 7B       ; 69           ; 81           ; 4            ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL                     ; 8mA              ; Off                              ; Off                            ; --                                                                                                                                                                       ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|intermediate[1] (inverted)                                                                                                                                                                                                                              ;
; HPS_GSENSOR_INT   ; A17   ; 7A       ; 76           ; 81           ; 7            ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL                     ; 8mA              ; Off                              ; Off                            ; --                                                                                                                                                                       ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|intermediate[45] (inverted)                                                                                                                                                                                                                             ;
; HPS_I2C0_SCLK     ; C18   ; 7A       ; 77           ; 81           ; 1            ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL                     ; 8mA              ; Off                              ; Off                            ; --                                                                                                                                                                       ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|intermediate[31]                                                                                                                                                                                                                                        ;
; HPS_I2C0_SDAT     ; A19   ; 7A       ; 78           ; 81           ; 10           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL                     ; 8mA              ; Off                              ; Off                            ; --                                                                                                                                                                       ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|intermediate[30]                                                                                                                                                                                                                                        ;
; HPS_I2C1_SCLK     ; K18   ; 7A       ; 78           ; 81           ; 1            ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL                     ; 8mA              ; Off                              ; Off                            ; --                                                                                                                                                                       ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|intermediate[33]                                                                                                                                                                                                                                        ;
; HPS_I2C1_SDAT     ; A21   ; 7A       ; 79           ; 81           ; 10           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL                     ; 8mA              ; Off                              ; Off                            ; --                                                                                                                                                                       ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|intermediate[32]                                                                                                                                                                                                                                        ;
; HPS_KEY           ; J18   ; 7A       ; 78           ; 81           ; 4            ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL                     ; 8mA              ; Off                              ; Off                            ; --                                                                                                                                                                       ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|intermediate[43] (inverted)                                                                                                                                                                                                                             ;
; HPS_LED           ; A20   ; 7A       ; 78           ; 81           ; 7            ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL                     ; 8mA              ; Off                              ; Off                            ; --                                                                                                                                                                       ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|intermediate[41] (inverted)                                                                                                                                                                                                                             ;
; HPS_LTC_GPIO      ; H13   ; 7C       ; 57           ; 81           ; 1            ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL                     ; 8mA              ; Off                              ; Off                            ; --                                                                                                                                                                       ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|intermediate[39] (inverted)                                                                                                                                                                                                                             ;
; HPS_SD_CMD        ; D14   ; 7C       ; 58           ; 81           ; 1            ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL                     ; 8mA              ; Off                              ; Off                            ; --                                                                                                                                                                       ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|intermediate[3] (inverted)                                                                                                                                                                                                                              ;
; HPS_SD_DATA[0]    ; C13   ; 7C       ; 58           ; 81           ; 4            ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL                     ; 8mA              ; Off                              ; Off                            ; --                                                                                                                                                                       ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|intermediate[5] (inverted)                                                                                                                                                                                                                              ;
; HPS_SD_DATA[1]    ; B6    ; 7C       ; 58           ; 81           ; 10           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL                     ; 8mA              ; Off                              ; Off                            ; --                                                                                                                                                                       ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|intermediate[7] (inverted)                                                                                                                                                                                                                              ;
; HPS_SD_DATA[2]    ; B11   ; 7C       ; 55           ; 81           ; 4            ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL                     ; 8mA              ; Off                              ; Off                            ; --                                                                                                                                                                       ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|intermediate[9] (inverted)                                                                                                                                                                                                                              ;
; HPS_SD_DATA[3]    ; B9    ; 7C       ; 55           ; 81           ; 10           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL                     ; 8mA              ; Off                              ; Off                            ; --                                                                                                                                                                       ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|intermediate[11] (inverted)                                                                                                                                                                                                                             ;
; HPS_SPIM_SS       ; C16   ; 7A       ; 74           ; 81           ; 4            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL                     ; 8mA              ; Off                              ; Off                            ; --                                                                                                                                                                       ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                                                 ;
; HPS_USB_DATA[0]   ; C10   ; 7D       ; 54           ; 81           ; 7            ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL                     ; 8mA              ; Off                              ; Off                            ; --                                                                                                                                                                       ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|intermediate[13] (inverted)                                                                                                                                                                                                                             ;
; HPS_USB_DATA[1]   ; F5    ; 7D       ; 54           ; 81           ; 4            ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL                     ; 8mA              ; Off                              ; Off                            ; --                                                                                                                                                                       ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|intermediate[15] (inverted)                                                                                                                                                                                                                             ;
; HPS_USB_DATA[2]   ; C9    ; 7D       ; 54           ; 81           ; 10           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL                     ; 8mA              ; Off                              ; Off                            ; --                                                                                                                                                                       ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|intermediate[17] (inverted)                                                                                                                                                                                                                             ;
; HPS_USB_DATA[3]   ; C4    ; 7D       ; 53           ; 81           ; 1            ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL                     ; 8mA              ; Off                              ; Off                            ; --                                                                                                                                                                       ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|intermediate[19] (inverted)                                                                                                                                                                                                                             ;
; HPS_USB_DATA[4]   ; C8    ; 7D       ; 53           ; 81           ; 7            ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL                     ; 8mA              ; Off                              ; Off                            ; --                                                                                                                                                                       ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|intermediate[21] (inverted)                                                                                                                                                                                                                             ;
; HPS_USB_DATA[5]   ; D4    ; 7D       ; 53           ; 81           ; 4            ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL                     ; 8mA              ; Off                              ; Off                            ; --                                                                                                                                                                       ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|intermediate[23] (inverted)                                                                                                                                                                                                                             ;
; HPS_USB_DATA[6]   ; C7    ; 7D       ; 53           ; 81           ; 10           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL                     ; 8mA              ; Off                              ; Off                            ; --                                                                                                                                                                       ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|intermediate[25] (inverted)                                                                                                                                                                                                                             ;
; HPS_USB_DATA[7]   ; F4    ; 7D       ; 52           ; 81           ; 1            ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL                     ; 8mA              ; Off                              ; Off                            ; --                                                                                                                                                                       ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|intermediate[27] (inverted)                                                                                                                                                                                                                             ;
; gpio0GPIO[0]      ; V12   ; 3B       ; 40           ; 0            ; 0            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                                       ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                                                 ;
; gpio0GPIO[10]     ; AD5   ; 3A       ; 8            ; 0            ; 34           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                                       ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                                                 ;
; gpio0GPIO[11]     ; AG14  ; 4A       ; 60           ; 0            ; 34           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                                       ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                                                 ;
; gpio0GPIO[12]     ; AE23  ; 4A       ; 82           ; 0            ; 57           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                                       ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                                                 ;
; gpio0GPIO[13]     ; AE6   ; 3A       ; 8            ; 0            ; 51           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                                       ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                                                 ;
; gpio0GPIO[14]     ; AD23  ; 4A       ; 76           ; 0            ; 0            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                                       ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                                                 ;
; gpio0GPIO[15]     ; AE24  ; 4A       ; 82           ; 0            ; 40           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                                       ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                                                 ;
; gpio0GPIO[16]     ; D12   ; 8A       ; 40           ; 81           ; 0            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                                       ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                                                 ;
; gpio0GPIO[17]     ; AD20  ; 4A       ; 70           ; 0            ; 17           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                                       ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                                                 ;
; gpio0GPIO[18]     ; C12   ; 8A       ; 40           ; 81           ; 17           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                                       ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                                                 ;
; gpio0GPIO[19]     ; AD17  ; 4A       ; 62           ; 0            ; 0            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                                       ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                                                 ;
; gpio0GPIO[1]      ; E8    ; 8A       ; 38           ; 81           ; 34           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                                       ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                                                 ;
; gpio0GPIO[20]     ; AC23  ; 4A       ; 84           ; 0            ; 17           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                                       ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                                                 ;
; gpio0GPIO[21]     ; AC22  ; 4A       ; 84           ; 0            ; 0            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                                       ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                                                 ;
; gpio0GPIO[22]     ; Y19   ; 5A       ; 89           ; 4            ; 60           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                                       ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                                                 ;
; gpio0GPIO[23]     ; AB23  ; 5A       ; 89           ; 8            ; 54           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                                       ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                                                 ;
; gpio0GPIO[24]     ; AA19  ; 4A       ; 68           ; 0            ; 0            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                                       ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                                                 ;
; gpio0GPIO[25]     ; W11   ; 3B       ; 32           ; 0            ; 17           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                                       ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                                                 ;
; gpio0GPIO[26]     ; AA18  ; 4A       ; 68           ; 0            ; 17           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                                       ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                                                 ;
; gpio0GPIO[27]     ; W14   ; 4A       ; 60           ; 0            ; 0            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                                       ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                                                 ;
; gpio0GPIO[28]     ; Y18   ; 5A       ; 89           ; 6            ; 20           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                                       ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                                                 ;
; gpio0GPIO[29]     ; Y17   ; 5A       ; 89           ; 6            ; 3            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                                       ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                                                 ;
; gpio0GPIO[2]      ; W12   ; 3B       ; 40           ; 0            ; 17           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                                       ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                                                 ;
; gpio0GPIO[30]     ; AB25  ; 5B       ; 89           ; 25           ; 54           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                                       ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                                                 ;
; gpio0GPIO[31]     ; AB26  ; 5B       ; 89           ; 23           ; 37           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                                       ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                                                 ;
; gpio0GPIO[32]     ; Y11   ; 3A       ; 8            ; 0            ; 0            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                                       ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                                                 ;
; gpio0GPIO[33]     ; AA26  ; 5B       ; 89           ; 23           ; 54           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                                       ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                                                 ;
; gpio0GPIO[34]     ; AA13  ; 4A       ; 56           ; 0            ; 17           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                                       ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                                                 ;
; gpio0GPIO[35]     ; AA11  ; 3A       ; 8            ; 0            ; 17           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                                       ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                                                 ;
; gpio0GPIO[3]      ; D11   ; 8A       ; 32           ; 81           ; 17           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                                       ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                                                 ;
; gpio0GPIO[4]      ; D8    ; 8A       ; 38           ; 81           ; 51           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                                       ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                                                 ;
; gpio0GPIO[5]      ; AH13  ; 4A       ; 60           ; 0            ; 51           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                                       ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                                                 ;
; gpio0GPIO[6]      ; AF7   ; 3B       ; 34           ; 0            ; 74           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                                       ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                                                 ;
; gpio0GPIO[7]      ; AH14  ; 4A       ; 62           ; 0            ; 51           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                                       ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                                                 ;
; gpio0GPIO[8]      ; AF4   ; 3B       ; 26           ; 0            ; 91           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                                       ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                                                 ;
; gpio0GPIO[9]      ; AH3   ; 3B       ; 36           ; 0            ; 34           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                                       ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                                                 ;
; gpio1GPIO[0]      ; Y15   ; 4A       ; 64           ; 0            ; 0            ; 2                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                                       ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                                                 ;
; gpio1GPIO[10]     ; AG25  ; 4A       ; 86           ; 0            ; 17           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                                       ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                                                 ;
; gpio1GPIO[11]     ; AH26  ; 4A       ; 84           ; 0            ; 51           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                                       ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                                                 ;
; gpio1GPIO[12]     ; AH24  ; 4A       ; 80           ; 0            ; 51           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                                       ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                                                 ;
; gpio1GPIO[13]     ; AF25  ; 4A       ; 86           ; 0            ; 0            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                                       ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                                                 ;
; gpio1GPIO[14]     ; AG23  ; 4A       ; 78           ; 0            ; 0            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                                       ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                                                 ;
; gpio1GPIO[15]     ; AF23  ; 4A       ; 78           ; 0            ; 17           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                                       ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                                                 ;
; gpio1GPIO[16]     ; AG24  ; 4A       ; 80           ; 0            ; 34           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                                       ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                                                 ;
; gpio1GPIO[17]     ; AH22  ; 4A       ; 78           ; 0            ; 51           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                                       ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                                                 ;
; gpio1GPIO[18]     ; AH21  ; 4A       ; 76           ; 0            ; 51           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                                       ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                                                 ;
; gpio1GPIO[19]     ; AG21  ; 4A       ; 74           ; 0            ; 74           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                                       ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                                                 ;
; gpio1GPIO[1]      ; AC24  ; 5A       ; 89           ; 8            ; 37           ; 2                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                                       ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                                                 ;
; gpio1GPIO[20]     ; AH23  ; 4A       ; 78           ; 0            ; 34           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                                       ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                                                 ;
; gpio1GPIO[21]     ; AA20  ; 5A       ; 89           ; 4            ; 43           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                                       ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                                                 ;
; gpio1GPIO[22]     ; AF22  ; 4A       ; 74           ; 0            ; 40           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                                       ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                                                 ;
; gpio1GPIO[23]     ; AE22  ; 4A       ; 76           ; 0            ; 17           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                                       ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                                                 ;
; gpio1GPIO[24]     ; AG20  ; 4A       ; 72           ; 0            ; 51           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                                       ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                                                 ;
; gpio1GPIO[25]     ; AF21  ; 4A       ; 74           ; 0            ; 57           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                                       ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                                                 ;
; gpio1GPIO[26]     ; AG19  ; 4A       ; 70           ; 0            ; 34           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                                       ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                                                 ;
; gpio1GPIO[27]     ; AH19  ; 4A       ; 70           ; 0            ; 51           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                                       ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                                                 ;
; gpio1GPIO[28]     ; AG18  ; 4A       ; 68           ; 0            ; 34           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                                       ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                                                 ;
; gpio1GPIO[29]     ; AH18  ; 4A       ; 68           ; 0            ; 51           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                                       ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                                                 ;
; gpio1GPIO[2]      ; AA15  ; 4A       ; 64           ; 0            ; 17           ; 2                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                                       ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                                                 ;
; gpio1GPIO[30]     ; AF18  ; 4A       ; 66           ; 0            ; 74           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                                       ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                                                 ;
; gpio1GPIO[31]     ; AF20  ; 4A       ; 72           ; 0            ; 34           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                                       ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                                                 ;
; gpio1GPIO[32]     ; AG15  ; 4A       ; 62           ; 0            ; 34           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                                       ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                                                 ;
; gpio1GPIO[33]     ; AE20  ; 4A       ; 70           ; 0            ; 0            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                                       ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                                                 ;
; gpio1GPIO[34]     ; AE19  ; 4A       ; 66           ; 0            ; 40           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                                       ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                                                 ;
; gpio1GPIO[35]     ; AE17  ; 4A       ; 62           ; 0            ; 17           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                                       ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                                                 ;
; gpio1GPIO[3]      ; AD26  ; 5A       ; 89           ; 6            ; 54           ; 2                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                                       ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                                                 ;
; gpio1GPIO[4]      ; AG28  ; 4A       ; 86           ; 0            ; 34           ; 2                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                                       ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                                                 ;
; gpio1GPIO[5]      ; AF28  ; 4A       ; 88           ; 0            ; 52           ; 2                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                                       ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                                                 ;
; gpio1GPIO[6]      ; AE25  ; 5A       ; 89           ; 6            ; 37           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                                       ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                                                 ;
; gpio1GPIO[7]      ; AF27  ; 4A       ; 88           ; 0            ; 35           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                                       ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                                                 ;
; gpio1GPIO[8]      ; AG26  ; 4A       ; 82           ; 0            ; 74           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                                       ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                                                 ;
; gpio1GPIO[9]      ; AH27  ; 4A       ; 86           ; 0            ; 51           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                                       ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                                                 ;
+-------------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+-----------------+------------------------+-----------+-----------------+------------+----------+--------------+---------------------------------+------------------+----------------------------------+--------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------+---------------------+-----------------------------+----------------------+----------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------+
; I/O Bank Usage                                                              ;
+----------+-------------------+---------------+--------------+---------------+
; I/O Bank ; Usage             ; VCCIO Voltage ; VREF Voltage ; VCCPD Voltage ;
+----------+-------------------+---------------+--------------+---------------+
; B2L      ; 0 / 0 ( -- )      ; --            ; --           ; --            ;
; B1L      ; 0 / 0 ( -- )      ; --            ; --           ; --            ;
; 3A       ; 16 / 16 ( 100 % ) ; 3.3V          ; --           ; 3.3V          ;
; 3B       ; 32 / 32 ( 100 % ) ; 3.3V          ; --           ; 3.3V          ;
; 4A       ; 68 / 68 ( 100 % ) ; 3.3V          ; --           ; 3.3V          ;
; 5A       ; 16 / 16 ( 100 % ) ; 3.3V          ; --           ; 3.3V          ;
; 5B       ; 7 / 7 ( 100 % )   ; 3.3V          ; --           ; 3.3V          ;
; 6B       ; 23 / 44 ( 52 % )  ; 1.5V          ; 0.75V        ; 2.5V          ;
; 6A       ; 48 / 56 ( 86 % )  ; 1.5V          ; 0.75V        ; 2.5V          ;
; 7A       ; 13 / 19 ( 68 % )  ; 3.3V          ; --           ; 3.3V          ;
; 7B       ; 15 / 22 ( 68 % )  ; 3.3V          ; --           ; 3.3V          ;
; 7C       ; 7 / 12 ( 58 % )   ; 3.3V          ; --           ; 3.3V          ;
; 7D       ; 13 / 14 ( 93 % )  ; 3.3V          ; --           ; 3.3V          ;
; 8A       ; 6 / 6 ( 100 % )   ; 3.3V          ; --           ; 3.3V          ;
+----------+-------------------+---------------+--------------+---------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; All Package Pins                                                                                                                                                                                     ;
+----------+------------+----------------+---------------------------------+--------+---------------------------------+---------------------+--------------+-----------------+----------+--------------+
; Location ; Pad Number ; I/O Bank       ; Pin Name/Usage                  ; Dir.   ; I/O Standard                    ; Voltage             ; I/O Type     ; User Assignment ; Bus Hold ; Weak Pull Up ;
+----------+------------+----------------+---------------------------------+--------+---------------------------------+---------------------+--------------+-----------------+----------+--------------+
; A2       ;            ;                ; DNU                             ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; A3       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; A4       ; 435        ; 7C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; A5       ; 431        ; 7C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; A6       ; 425        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; A7       ; 423        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; A8       ; 421        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; A9       ; 419        ; 7B             ; HPS_ENET_RX_DATA[3]             ; input  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; A10      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; A11      ; 417        ; 7B             ; HPS_ENET_RX_DATA[1]             ; input  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; A12      ; 415        ; 7B             ; HPS_ENET_TX_EN                  ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; A13      ; 413        ; 7B             ; HPS_ENET_MDC                    ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; A14      ; 411        ; 7B             ; HPS_ENET_RX_DATA[0]             ; input  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; A15      ; 409        ; 7B             ; HPS_ENET_TX_DATA[2]             ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; A16      ; 407        ; 7B             ; HPS_ENET_TX_DATA[0]             ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; A17      ; 399        ; 7A             ; HPS_GSENSOR_INT                 ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; A18      ; 395        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; A19      ; 393        ; 7A             ; HPS_I2C0_SDAT                   ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; A20      ; 391        ; 7A             ; HPS_LED                         ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; A21      ; 389        ; 7A             ; HPS_I2C1_SDAT                   ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; A22      ; 387        ; 7A             ; HPS_UART_RX                     ; input  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; A23      ; 374        ; 7A             ; ^HPS_nRST                       ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; A24      ; 361        ; 6A             ; HPS_DDR3_ADDR[10]               ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; A25      ; 359        ; 6A             ; HPS_DDR3_RAS_N                  ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; A26      ; 357        ; 6A             ; HPS_DDR3_CAS_N                  ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; A27      ; 353        ; 6A             ; HPS_DDR3_BA[0]                  ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; AA1      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AA2      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AA3      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AA4      ; 59         ; 3A             ; HDMI_I2C_SDA                    ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AA5      ;            ; 3A             ; VCCIO3A                         ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; AA6      ; 43         ; 3A             ; ^nCSO, DATA4                    ;        ;                                 ;                     ; Weak Pull Up ;                 ; --       ; On           ;
; AA8      ; 50         ; 3A             ; ^DCLK                           ;        ;                                 ;                     ; Weak Pull Up ;                 ; --       ; On           ;
; AA9      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AA10     ;            ; 3A             ; VCCPD3A                         ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; AA11     ; 64         ; 3A             ; gpio0GPIO[35]                   ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AA12     ;            ; 3B             ; VCCIO3B                         ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; AA13     ; 144        ; 4A             ; gpio0GPIO[34]                   ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AA14     ;            ; 3B, 4A         ; VCCPD3B4A                       ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; AA15     ; 160        ; 4A             ; gpio1GPIO[2]                    ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AA16     ;            ; 4A             ; VCCIO4A                         ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; AA17     ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AA18     ; 168        ; 4A             ; gpio0GPIO[26]                   ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AA19     ; 170        ; 4A             ; gpio0GPIO[24]                   ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AA20     ; 213        ; 5A             ; gpio1GPIO[21]                   ; bidir  ; 3.3-V LVTTL                     ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AA21     ;            ; --             ; VCCA_FPLL                       ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; AA23     ; 226        ; 5A             ; LED[7]                          ; output ; 3.3-V LVTTL                     ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AA24     ; 224        ; 5A             ; LED[1]                          ; output ; 3.3-V LVTTL                     ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AA25     ;            ; 5B             ; VREFB5BN0                       ; power  ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AA26     ; 255        ; 5B             ; gpio0GPIO[33]                   ; bidir  ; 3.3-V LVTTL                     ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AA27     ; 279        ; 6B             ; HPS_DDR3_DQ[31]                 ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; AA28     ; 289        ; 6B             ; HPS_DDR3_DQ[26]                 ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; AB1      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AB2      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AB3      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AB4      ; 57         ; 3A             ; HDMI_TX_D[11]                   ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AB5      ; 46         ; 3A             ; altera_reserved_tck             ; input  ; 3.3-V LVTTL                     ;                     ; --           ; N               ; no       ; Off          ;
; AB6      ; 45         ; 3A             ; ^AS_DATA3, DATA3                ;        ;                                 ;                     ; Weak Pull Up ;                 ; --       ; On           ;
; AB23     ; 222        ; 5A             ; gpio0GPIO[23]                   ; bidir  ; 3.3-V LVTTL                     ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AB24     ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AB25     ; 259        ; 5B             ; gpio0GPIO[30]                   ; bidir  ; 3.3-V LVTTL                     ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AB26     ; 253        ; 5B             ; gpio0GPIO[31]                   ; bidir  ; 3.3-V LVTTL                     ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AB27     ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AB28     ; 277        ; 6B             ; HPS_DDR3_DM[3]                  ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; AC1      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AC2      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AC3      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AC4      ; 63         ; 3A             ; ADC_SDI                         ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AC5      ; 47         ; 3A             ; ^AS_DATA2, DATA2                ;        ;                                 ;                     ; Weak Pull Up ;                 ; --       ; On           ;
; AC6      ; 49         ; 3A             ; ^AS_DATA1, DATA1                ;        ;                                 ;                     ; Weak Pull Up ;                 ; --       ; On           ;
; AC7      ; 44         ; 3A             ; altera_reserved_tms             ; input  ; 3.3-V LVTTL                     ;                     ; --           ; N               ; no       ; Off          ;
; AC8      ;            ; --             ; VCC_AUX                         ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; AC21     ;            ; --             ; VCC_AUX                         ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; AC22     ; 202        ; 4A             ; gpio0GPIO[21]                   ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AC23     ; 200        ; 4A             ; gpio0GPIO[20]                   ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AC24     ; 220        ; 5A             ; gpio1GPIO[1]                    ; bidir  ; 3.3-V LVTTL                     ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AC25     ;            ; 5A             ; VCCIO5A                         ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; AC26     ;            ; 5A             ; VREFB5AN0                       ; power  ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AC27     ; 275        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; AC28     ; 273        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; AD1      ;            ;                ; DNU                             ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AD2      ;            ;                ; DNU                             ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AD3      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AD4      ; 61         ; 3A             ; ADC_SDO                         ; input  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AD5      ; 67         ; 3A             ; gpio0GPIO[10]                   ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AD6      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AD7      ; 51         ; 3A             ; ^AS_DATA0, ASDO, DATA0          ;        ;                                 ;                     ; Weak Pull Up ;                 ; --       ; On           ;
; AD8      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AD9      ;            ; 3B, 4A         ; VCCPD3B4A                       ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; AD10     ; 103        ; 3B             ; HDMI_TX_D[5]                    ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AD11     ; 111        ; 3B             ; HDMI_TX_D[4]                    ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AD12     ; 125        ; 3B             ; HDMI_TX_D[0]                    ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AD13     ;            ; 3B, 4A         ; VCCPD3B4A                       ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; AD14     ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AD15     ;            ; --             ; VCC_AUX                         ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; AD16     ;            ; 3B, 4A         ; VCCPD3B4A                       ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; AD17     ; 159        ; 4A             ; gpio0GPIO[19]                   ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AD18     ;            ; 3B, 4A         ; VCCPD3B4A                       ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; AD19     ; 165        ; 4A             ; HDMI_TX_DE                      ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AD20     ; 173        ; 4A             ; gpio0GPIO[17]                   ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AD21     ;            ; 3B, 4A         ; VCCPD3B4A                       ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; AD22     ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AD23     ; 186        ; 4A             ; gpio0GPIO[14]                   ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AD24     ;            ; --             ; VCCPGM                          ; power  ;                                 ; 1.8V/2.5V/3.0V/3.3V ; --           ;                 ; --       ; --           ;
; AD25     ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AD26     ; 218        ; 5A             ; gpio1GPIO[3]                    ; bidir  ; 3.3-V LVTTL                     ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AD27     ;            ; 6B             ; VCCIO6B_HPS                     ; power  ;                                 ; 1.5V                ; --           ;                 ; --       ; --           ;
; AD28     ; 263        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; AE1      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AE2      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AE3      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AE4      ; 102        ; 3B             ; HDMI_TX_D[16]                   ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AE5      ;            ; 3A             ; VREFB3AN0                       ; power  ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AE6      ; 65         ; 3A             ; gpio0GPIO[13]                   ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AE7      ; 107        ; 3B             ; HDMI_TX_D[12]                   ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AE8      ; 110        ; 3B             ; HDMI_TX_D[23]                   ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AE9      ; 101        ; 3B             ; HDMI_TX_D[10]                   ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AE10     ;            ; 3B             ; VCCIO3B                         ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; AE11     ; 109        ; 3B             ; HDMI_TX_D[6]                    ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AE12     ; 127        ; 3B             ; HDMI_TX_D[1]                    ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AE13     ;            ; 3B             ; VCCIO3B                         ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; AE14     ;            ;                ; DNU                             ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AE15     ; 141        ; 4A             ; ARDUINO_IO[9]                   ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AE16     ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AE17     ; 157        ; 4A             ; gpio1GPIO[35]                   ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AE18     ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AE19     ; 167        ; 4A             ; gpio1GPIO[34]                   ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AE20     ; 175        ; 4A             ; gpio1GPIO[33]                   ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AE21     ;            ; 4A             ; VCCIO4A                         ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; AE22     ; 184        ; 4A             ; gpio1GPIO[23]                   ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AE23     ; 197        ; 4A             ; gpio0GPIO[12]                   ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AE24     ; 199        ; 4A             ; gpio0GPIO[15]                   ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AE25     ; 216        ; 5A             ; gpio1GPIO[6]                    ; bidir  ; 3.3-V LVTTL                     ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AE26     ; 214        ; 5A             ; LED[5]                          ; output ; 3.3-V LVTTL                     ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AE27     ; 265        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; AE28     ; 261        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; AF1      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AF2      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AF3      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AF4      ; 100        ; 3B             ; gpio0GPIO[8]                    ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AF5      ; 115        ; 3B             ; HDMI_TX_D[15]                   ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AF6      ; 113        ; 3B             ; HDMI_TX_D[13]                   ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AF7      ; 118        ; 3B             ; gpio0GPIO[6]                    ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AF8      ; 105        ; 3B             ; HDMI_TX_D[14]                   ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AF9      ; 108        ; 3B             ; HDMI_TX_D[22]                   ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AF10     ; 117        ; 3B             ; HDMI_TX_D[8]                    ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AF11     ; 119        ; 3B             ; HDMI_TX_INT                     ; input  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AF12     ;            ; 3B             ; VREFB3BN0                       ; power  ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AF13     ; 133        ; 4A             ; ARDUINO_IO[1]                   ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AF14     ;            ; 4A             ; VCCIO4A                         ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; AF15     ; 143        ; 4A             ; ARDUINO_IO[10]                  ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AF16     ;            ; 4A             ; VREFB4AN0                       ; power  ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AF17     ; 151        ; 4A             ; ARDUINO_IO[8]                   ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AF18     ; 166        ; 4A             ; gpio1GPIO[30]                   ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AF19     ;            ; 4A             ; VCCIO4A                         ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; AF20     ; 179        ; 4A             ; gpio1GPIO[31]                   ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AF21     ; 181        ; 4A             ; gpio1GPIO[25]                   ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AF22     ; 183        ; 4A             ; gpio1GPIO[22]                   ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AF23     ; 189        ; 4A             ; gpio1GPIO[15]                   ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AF24     ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AF25     ; 207        ; 4A             ; gpio1GPIO[13]                   ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AF26     ; 212        ; 5A             ; LED[4]                          ; output ; 3.3-V LVTTL                     ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AF27     ; 211        ; 4A             ; gpio1GPIO[7]                    ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AF28     ; 209        ; 4A             ; gpio1GPIO[5]                    ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AG1      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AG2      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AG3      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AG4      ;            ; 3B             ; VCCIO3B                         ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; AG5      ; 126        ; 3B             ; HDMI_TX_CLK                     ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AG6      ; 116        ; 3B             ; HDMI_TX_D[21]                   ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AG7      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AG8      ; 134        ; 4A             ; ARDUINO_IO[6]                   ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AG9      ; 139        ; 4A             ; ARDUINO_IO[3]                   ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AG10     ; 142        ; 4A             ; ARDUINO_IO[2]                   ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AG11     ; 147        ; 4A             ; ARDUINO_IO[15]                  ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AG12     ;            ; 4A             ; VCCIO4A                         ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; AG13     ; 135        ; 4A             ; ARDUINO_IO[0]                   ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AG14     ; 155        ; 4A             ; gpio0GPIO[11]                   ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AG15     ; 158        ; 4A             ; gpio1GPIO[32]                   ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AG16     ; 149        ; 4A             ; ARDUINO_IO[11]                  ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AG17     ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AG18     ; 171        ; 4A             ; gpio1GPIO[28]                   ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AG19     ; 174        ; 4A             ; gpio1GPIO[26]                   ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AG20     ; 177        ; 4A             ; gpio1GPIO[24]                   ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AG21     ; 182        ; 4A             ; gpio1GPIO[19]                   ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AG22     ;            ; 4A             ; VCCIO4A                         ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; AG23     ; 191        ; 4A             ; gpio1GPIO[14]                   ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AG24     ; 195        ; 4A             ; gpio1GPIO[16]                   ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AG25     ; 205        ; 4A             ; gpio1GPIO[10]                   ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AG26     ; 198        ; 4A             ; gpio1GPIO[8]                    ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AG27     ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AG28     ; 206        ; 4A             ; gpio1GPIO[4]                    ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AH2      ; 121        ; 3B             ; HDMI_TX_D[17]                   ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AH3      ; 123        ; 3B             ; gpio0GPIO[9]                    ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AH4      ; 124        ; 3B             ; HDMI_TX_D[18]                   ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AH5      ; 129        ; 3B             ; HDMI_TX_D[19]                   ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AH6      ; 131        ; 3B             ; HDMI_TX_D[20]                   ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AH7      ; 132        ; 4A             ; ARDUINO_RESET_N                 ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AH8      ; 137        ; 4A             ; ARDUINO_IO[7]                   ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AH9      ; 140        ; 4A             ; ARDUINO_IO[14]                  ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AH10     ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AH11     ; 145        ; 4A             ; ARDUINO_IO[12]                  ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AH12     ; 150        ; 4A             ; ARDUINO_IO[13]                  ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AH13     ; 153        ; 4A             ; gpio0GPIO[5]                    ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AH14     ; 156        ; 4A             ; gpio0GPIO[7]                    ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AH15     ;            ; 4A             ; VCCIO4A                         ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; AH16     ; 161        ; 4A             ; KEY[1]                          ; input  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AH17     ; 163        ; 4A             ; KEY[0]                          ; input  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AH18     ; 169        ; 4A             ; gpio1GPIO[29]                   ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AH19     ; 172        ; 4A             ; gpio1GPIO[27]                   ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AH20     ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AH21     ; 185        ; 4A             ; gpio1GPIO[18]                   ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AH22     ; 188        ; 4A             ; gpio1GPIO[17]                   ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AH23     ; 190        ; 4A             ; gpio1GPIO[20]                   ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AH24     ; 193        ; 4A             ; gpio1GPIO[12]                   ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AH25     ;            ; 4A             ; VCCIO4A                         ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; AH26     ; 201        ; 4A             ; gpio1GPIO[11]                   ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AH27     ; 204        ; 4A             ; gpio1GPIO[9]                    ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; B1       ;            ;                ; RREF                            ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; B2       ;            ;                ; DNU                             ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; B3       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; B4       ; 437        ; 7C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; B5       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; B6       ; 433        ; 7C             ; HPS_SD_DATA[1]                  ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; B7       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; B8       ; 439        ; 7C             ; HPS_SD_CLK                      ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; B9       ; 441        ; 7C             ; HPS_SD_DATA[3]                  ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; B10      ;            ; 7C             ; VCCIO7C_HPS                     ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; B11      ; 440        ; 7C             ; HPS_SD_DATA[2]                  ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; B12      ; 438        ; 7C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; B13      ;            ; 7B             ; VCCIO7B_HPS                     ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; B14      ; 427        ; 7B             ; HPS_ENET_INT_N                  ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; B15      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; B16      ; 402        ; 7A             ; HPS_SPIM_MOSI                   ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; B17      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; B18      ; 397        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; B19      ; 403        ; 7A             ; HPS_SPIM_MISO                   ; input  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; B20      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; B21      ; 388        ; 7A             ; HPS_UART_TX                     ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; B22      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; B23      ; 376        ; 7A             ; ^HPS_TDO                        ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; B24      ; 363        ; 6A             ; HPS_DDR3_ADDR[11]               ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; B25      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; B26      ; 351        ; 6A             ; HPS_DDR3_ADDR[7]                ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; B27      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; B28      ; 343        ; 6A             ; HPS_DDR3_ADDR[1]                ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; C1       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; C2       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; C3       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; C4       ; 446        ; 7D             ; HPS_USB_DATA[3]                 ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; C5       ; 453        ; 7D             ; HPS_USB_STP                     ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; C6       ; 451        ; 7D             ; HPS_CONV_USB_N                  ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; C7       ; 449        ; 7D             ; HPS_USB_DATA[6]                 ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; C8       ; 447        ; 7D             ; HPS_USB_DATA[4]                 ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; C9       ; 445        ; 7D             ; HPS_USB_DATA[2]                 ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; C10      ; 443        ; 7D             ; HPS_USB_DATA[0]                 ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; C11      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; C12      ; 460        ; 8A             ; gpio0GPIO[18]                   ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; C13      ; 432        ; 7C             ; HPS_SD_DATA[0]                  ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; C14      ; 426        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; C15      ; 418        ; 7B             ; HPS_ENET_RX_DATA[2]             ; input  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; C16      ; 404        ; 7A             ; HPS_SPIM_SS                     ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; C17      ; 396        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; C18      ; 394        ; 7A             ; HPS_I2C0_SCLK                   ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; C19      ; 401        ; 7A             ; HPS_SPIM_CLK                    ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; C20      ;            ; 7A             ; VCCIO7A_HPS                     ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; C21      ; 386        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; C22      ; 380        ; 7A             ; ^HPS_TRST                       ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; C23      ; 378        ; 7A             ; ^HPS_TMS                        ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; C24      ; 367        ; 6A             ; HPS_DDR3_ADDR[13]               ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; C25      ;            ; 6A             ; VCCIO6A_HPS                     ; power  ;                                 ; 1.5V                ; --           ;                 ; --       ; --           ;
; C26      ; 349        ; 6A             ; HPS_DDR3_ADDR[6]                ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; C27      ;            ; 6A             ; VCCIO6A_HPS                     ; power  ;                                 ; 1.5V                ; --           ;                 ; --       ; --           ;
; C28      ; 341        ; 6A             ; HPS_DDR3_ADDR[0]                ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; D1       ;            ;                ; DNU                             ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; D2       ;            ;                ; DNU                             ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; D3       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; D4       ; 448        ; 7D             ; HPS_USB_DATA[5]                 ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; D5       ; 455        ; 7D             ; HPS_USB_NXT                     ; input  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; D6       ;            ; 7D             ; VCCIO7D_HPS                     ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; D7       ;            ; --             ; VCCBAT                          ; power  ;                                 ; 1.2V                ; --           ;                 ; --       ; --           ;
; D8       ; 465        ; 8A             ; gpio0GPIO[4]                    ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; D9       ;            ; 8A             ; VREFB8AN0                       ; power  ;                                 ;                     ; --           ;                 ; --       ; --           ;
; D10      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; D11      ; 476        ; 8A             ; gpio0GPIO[3]                    ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; D12      ; 458        ; 8A             ; gpio0GPIO[16]                   ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; D13      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; D14      ; 430        ; 7C             ; HPS_SD_CMD                      ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; D15      ; 420        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; D16      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; D17      ; 410        ; 7B             ; HPS_ENET_TX_DATA[3]             ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; D18      ;            ; 7A             ; VCCIO7A_HPS                     ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; D19      ;            ; 7A, 7B, 7C, 7D ; VREFB7A7B7C7DN0_HPS             ; power  ;                                 ;                     ; --           ;                 ; --       ; --           ;
; D20      ; 385        ; 7A             ; ^HPS_CLK2                       ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; D21      ; 382        ; 7A             ; ^GND                            ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; D22      ; 381        ; 7A             ; ^HPS_TDI                        ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; D23      ;            ;                ; DNU                             ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; D24      ; 365        ; 6A             ; HPS_DDR3_ADDR[12]               ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; D25      ; 371        ; 6A             ; HPS_DDR3_RZQ                    ; input  ; SSTL-15 Class I                 ;                     ; --           ; N               ; no       ; Off          ;
; D26      ; 347        ; 6A             ; HPS_DDR3_ADDR[3]                ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; D27      ; 335        ; 6A             ; HPS_DDR3_DQ[3]                  ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; D28      ; 333        ; 6A             ; HPS_DDR3_ODT                    ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; E1       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; E2       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; E3       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; E4       ; 442        ; 7D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; E5       ; 454        ; 7D             ; HPS_USB_DIR                     ; input  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; E6       ; 542        ; 9A             ; ^nCE                            ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; E7       ;            ; 8A             ; VCCIO8A                         ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; E8       ; 463        ; 8A             ; gpio0GPIO[1]                    ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; E9       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; E10      ;            ; 8A             ; VCCPD8A                         ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; E11      ; 474        ; 8A             ; FPGA_CLK3_50                    ; input  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; E12      ;            ;                ; DNU                             ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; E13      ;            ; 7D             ; VCCPD7D_HPS                     ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; E14      ;            ; 7C             ; VCCPD7C_HPS                     ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; E15      ;            ; --             ; VCC_AUX                         ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; E16      ; 412        ; 7B             ; HPS_ENET_MDIO                   ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; E17      ;            ; 7B             ; VCCPD7B_HPS                     ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; E18      ; 383        ; 7A             ; ^HPS_PORSEL                     ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; E19      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; E20      ; 384        ; 7A             ; ^HPS_CLK1                       ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; E21      ;            ; 7A             ; VCCPD7A_HPS                     ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; E22      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; E23      ; 373        ; 7A             ; ^GND                            ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; E24      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; E25      ; 369        ; 6A             ; HPS_DDR3_WE_N                   ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; E26      ; 345        ; 6A             ; HPS_DDR3_ADDR[2]                ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; E27      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; E28      ; 337        ; 6A             ; HPS_DDR3_DQ[2]                  ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; F1       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; F2       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; F3       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; F4       ; 450        ; 7D             ; HPS_USB_DATA[7]                 ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; F5       ; 444        ; 7D             ; HPS_USB_DATA[1]                 ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; F6       ; 547        ; 9A             ; ^GND                            ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; F7       ; 545        ; 9A             ; ^nCONFIG                        ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; F8       ;            ; --             ; VCC_AUX                         ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; F21      ;            ; --             ; VCC_AUX_SHARED                  ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; F22      ;            ; --             ; VCCRSTCLK_HPS                   ; power  ;                                 ; 1.8V/2.5V/3.0V/3.3V ; --           ;                 ; --       ; --           ;
; F23      ; 372        ; 7A             ; ^GND                            ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; F24      ; 370        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; F25      ; 362        ; 6A             ; HPS_DDR3_ADDR[9]                ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; F26      ; 360        ; 6A             ; HPS_DDR3_ADDR[8]                ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; F27      ;            ; 6A             ; VCCIO6A_HPS                     ; power  ;                                 ; 1.5V                ; --           ;                 ; --       ; --           ;
; F28      ; 327        ; 6A             ; HPS_DDR3_DQ[7]                  ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; G1       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; G2       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; G3       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; G4       ; 452        ; 7D             ; HPS_USB_CLKOUT                  ; input  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; G5       ;            ; 7D             ; VCCIO7D_HPS                     ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; G6       ; 543        ; 9A             ; ^MSEL2                          ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; G23      ; 368        ; 6A             ; HPS_DDR3_ADDR[14]               ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; G24      ;            ; 6A             ; VCCIO6A_HPS                     ; power  ;                                 ; 1.5V                ; --           ;                 ; --       ; --           ;
; G25      ; 354        ; 6A             ; HPS_DDR3_BA[2]                  ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; G26      ; 331        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; G27      ; 329        ; 6A             ; HPS_DDR3_DQ[6]                  ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; G28      ; 325        ; 6A             ; HPS_DDR3_DM[0]                  ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; H1       ;            ;                ; DNU                             ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; H2       ;            ;                ; DNU                             ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; H3       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; H4       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; H5       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; H6       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; H8       ; 541        ; 9A             ; ^nSTATUS                        ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; H9       ; 540        ; 9A             ; ^MSEL1                          ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; H10      ;            ; --             ; VCCPGM                          ; power  ;                                 ; 1.8V/2.5V/3.0V/3.3V ; --           ;                 ; --       ; --           ;
; H11      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; H12      ; 436        ; 7C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; H13      ; 434        ; 7C             ; HPS_LTC_GPIO                    ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; H14      ;            ; 7B             ; VCCIO7B_HPS                     ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; H15      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; H16      ; 422        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; H17      ; 400        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; H18      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; H19      ; 375        ; 7A             ; ^HPS_nPOR                       ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; H20      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; H21      ;            ; 6A             ; VCCIO6A_HPS                     ; power  ;                                 ; 1.5V                ; --           ;                 ; --       ; --           ;
; H23      ;            ; --             ; VCCPLL_HPS                      ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; H24      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; H25      ; 352        ; 6A             ; HPS_DDR3_BA[1]                  ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; H26      ;            ; 6A             ; VCCIO6A_HPS                     ; power  ;                                 ; 1.5V                ; --           ;                 ; --       ; --           ;
; H27      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; H28      ; 339        ; 6A             ; VREFB6AN0_HPS                   ;        ;                                 ; 0.75V               ; Row I/O      ;                 ; --       ; --           ;
; J1       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; J2       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; J3       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; J4       ;            ; --             ; VCCA_FPLL                       ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; J5       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; J8       ; 539        ; 9A             ; ^CONF_DONE                      ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; J9       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; J10      ; 538        ; 9A             ; ^MSEL0                          ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; J11      ;            ; --             ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; J12      ; 416        ; 7B             ; HPS_ENET_RX_CLK                 ; input  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; J13      ; 414        ; 7B             ; HPS_ENET_RX_DV                  ; input  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; J14      ; 408        ; 7B             ; HPS_ENET_TX_DATA[1]             ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; J15      ; 406        ; 7B             ; HPS_ENET_GTX_CLK                ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; J16      ; 424        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; J17      ; 398        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; J18      ; 392        ; 7A             ; HPS_KEY                         ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; J19      ; 377        ; 7A             ; ^VCCRSTCLK_HPS                  ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; J20      ; 346        ; 6A             ; HPS_DDR3_ADDR[5]                ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; J21      ; 344        ; 6A             ; HPS_DDR3_ADDR[4]                ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; J24      ; 336        ; 6A             ; HPS_DDR3_DQ[1]                  ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; J25      ; 338        ; 6A             ; HPS_DDR3_DQ[0]                  ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; J26      ; 330        ; 6A             ; HPS_DDR3_DQ[4]                  ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; J27      ; 321        ; 6A             ; HPS_DDR3_DQ[10]                 ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; J28      ; 319        ; 6A             ; HPS_DDR3_DQ[11]                 ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; K1       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; K2       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; K3       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; K4       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; K5       ;            ; --             ; VCCA_FPLL                       ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; K8       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; K9       ; 546        ; 9A             ; ^MSEL4                          ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; K10      ; 544        ; 9A             ; ^MSEL3                          ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; K11      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; K12      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; K13      ;            ; --             ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; K14      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; K15      ;            ; --             ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; K16      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; K17      ;            ; --             ; VCC_HPS                         ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; K18      ; 390        ; 7A             ; HPS_I2C1_SCLK                   ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; K19      ; 379        ; 7A             ; ^HPS_TCK                        ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; K20      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; K21      ;            ; 6A, 6B         ; VCCPD6A6B_HPS                   ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; K24      ;            ; 6A, 6B         ; VCCPD6A6B_HPS                   ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; K25      ; 322        ; 6A             ; HPS_DDR3_DQ[8]                  ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; K26      ; 328        ; 6A             ; HPS_DDR3_DQ[5]                  ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; K27      ; 323        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; K28      ; 317        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; L1       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; L2       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; L3       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; L4       ;            ; --             ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; L5       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; L8       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; L9       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; L10      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; L11      ;            ; --             ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; L12      ;            ; --             ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; L13      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; L14      ;            ; --             ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; L15      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; L16      ;            ; --             ; VCC_HPS                         ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; L17      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; L18      ;            ; --             ; VCC_HPS                         ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; L19      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; L20      ; 366        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; L21      ; 364        ; 6A             ; HPS_DDR3_CS_N                   ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; L24      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; L25      ; 320        ; 6A             ; HPS_DDR3_DQ[9]                  ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; L26      ;            ; 6A             ; VCCIO6A_HPS                     ; power  ;                                 ; 1.5V                ; --           ;                 ; --       ; --           ;
; L27      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; L28      ; 315        ; 6A             ; HPS_DDR3_CKE                    ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; M1       ;            ;                ; DNU                             ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; M2       ;            ;                ; DNU                             ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; M3       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; M4       ;            ; --             ; VCCA_FPLL                       ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; M5       ;            ; --             ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; M8       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; M9       ;            ; --             ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; M10      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; M11      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; M12      ;            ; --             ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; M13      ;            ; --             ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; M14      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; M15      ;            ; --             ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; M16      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; M17      ;            ; --             ; VCC_HPS                         ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; M18      ;            ; --             ; VCC_HPS                         ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; M19      ;            ; --             ; VCC_HPS                         ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; M20      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; M21      ;            ; 6A             ; VCCIO6A_HPS                     ; power  ;                                 ; 1.5V                ; --           ;                 ; --       ; --           ;
; M24      ;            ; 6A, 6B         ; VCCPD6A6B_HPS                   ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; M25      ; 324        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; M26      ; 312        ; 6A             ; HPS_DDR3_DQ[13]                 ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; M27      ; 314        ; 6A             ; HPS_DDR3_DQ[12]                 ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; M28      ; 313        ; 6A             ; HPS_DDR3_DQ[14]                 ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; N1       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; N2       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; N3       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; N4       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; N5       ;            ; --             ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; N8       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; N9       ;            ; --             ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; N10      ;            ; --             ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; N11      ;            ; --             ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; N12      ;            ; --             ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; N13      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; N14      ;            ; --             ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; N15      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; N16      ;            ; --             ; VCC_HPS                         ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; N17      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; N18      ;            ; --             ; VCC_HPS                         ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; N19      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; N20      ; 350        ; 6A             ; HPS_DDR3_CK_N                   ; output ; Differential 1.5-V SSTL Class I ;                     ; Row I/O      ; N               ; no       ; Off          ;
; N21      ; 348        ; 6A             ; HPS_DDR3_CK_P                   ; output ; Differential 1.5-V SSTL Class I ;                     ; Row I/O      ; N               ; no       ; Off          ;
; N24      ; 306        ; 6B             ; HPS_DDR3_DQ[16]                 ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; N25      ; 304        ; 6B             ; HPS_DDR3_DQ[17]                 ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; N26      ; 298        ; 6B             ; HPS_DDR3_DQ[20]                 ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; N27      ; 296        ; 6B             ; HPS_DDR3_DQ[21]                 ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; N28      ; 311        ; 6A             ; HPS_DDR3_DQ[15]                 ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; P1       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; P2       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; P3       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; P4       ;            ; --             ; VCCA_FPLL                       ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; P5       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; P8       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; P9       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; P10      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; P11      ;            ; --             ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; P12      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; P13      ;            ; --             ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; P14      ;            ; --             ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; P15      ;            ; --             ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; P16      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; P17      ;            ; --             ; VCC_HPS                         ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; P18      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; P19      ;            ; --             ; VCC_HPS                         ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; P20      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; P21      ;            ; 6A, 6B         ; VCCPD6A6B_HPS                   ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; P24      ;            ; 6A, 6B         ; VCCPD6A6B_HPS                   ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; P25      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; P26      ; 299        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; P27      ;            ; 6B             ; VCCIO6B_HPS                     ; power  ;                                 ; 1.5V                ; --           ;                 ; --       ; --           ;
; P28      ; 309        ; 6A             ; HPS_DDR3_DM[1]                  ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; R1       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; R2       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; R3       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; R4       ;            ; --             ; VCCA_FPLL                       ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; R5       ;            ; --             ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; R8       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; R9       ;            ; --             ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; R10      ;            ; --             ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; R11      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; R12      ;            ; --             ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; R13      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; R14      ;            ; --             ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; R15      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; R16      ; 334        ; 6A             ; HPS_DDR3_DQS_N[0]               ; bidir  ; Differential 1.5-V SSTL Class I ;                     ; Row I/O      ; N               ; no       ; Off          ;
; R17      ; 332        ; 6A             ; HPS_DDR3_DQS_P[0]               ; bidir  ; Differential 1.5-V SSTL Class I ;                     ; Row I/O      ; N               ; no       ; Off          ;
; R18      ; 318        ; 6A             ; HPS_DDR3_DQS_N[1]               ; bidir  ; Differential 1.5-V SSTL Class I ;                     ; Row I/O      ; N               ; no       ; Off          ;
; R19      ; 316        ; 6A             ; HPS_DDR3_DQS_P[1]               ; bidir  ; Differential 1.5-V SSTL Class I ;                     ; Row I/O      ; N               ; no       ; Off          ;
; R20      ; 310        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; R21      ; 308        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; R24      ; 282        ; 6B             ; HPS_DDR3_DQ[28]                 ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; R25      ; 288        ; 6B             ; HPS_DDR3_DQ[25]                 ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; R26      ; 290        ; 6B             ; HPS_DDR3_DQ[24]                 ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; R27      ; 297        ; 6B             ; HPS_DDR3_DQ[22]                 ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; R28      ; 307        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; T1       ;            ;                ; DNU                             ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; T2       ;            ;                ; DNU                             ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; T3       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; T4       ;            ; --             ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; T5       ;            ; --             ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; T8       ; 56         ; 3A             ; HDMI_TX_HS                      ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; T9       ;            ; --             ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; T10      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; T11      ; 106        ; 3B             ; HDMI_LRCLK                      ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; T12      ; 120        ; 3B             ; HDMI_SCLK                       ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; T13      ; 122        ; 3B             ; HDMI_I2S                        ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; T14      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; T15      ;            ; --             ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; T16      ; 292        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; T17      ; 294        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; T18      ; 302        ; 6B             ; HPS_DDR3_DQS_N[2]               ; bidir  ; Differential 1.5-V SSTL Class I ;                     ; Row I/O      ; N               ; no       ; Off          ;
; T19      ; 300        ; 6B             ; HPS_DDR3_DQS_P[2]               ; bidir  ; Differential 1.5-V SSTL Class I ;                     ; Row I/O      ; N               ; no       ; Off          ;
; T20      ; 286        ; 6B             ; HPS_DDR3_DQS_N[3]               ; bidir  ; Differential 1.5-V SSTL Class I ;                     ; Row I/O      ; N               ; no       ; Off          ;
; T21      ;            ; 6B             ; VCCIO6B_HPS                     ; power  ;                                 ; 1.5V                ; --           ;                 ; --       ; --           ;
; T24      ; 280        ; 6B             ; HPS_DDR3_DQ[29]                 ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; T25      ;            ; 6B             ; VCCIO6B_HPS                     ; power  ;                                 ; 1.5V                ; --           ;                 ; --       ; --           ;
; T26      ; 274        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; T27      ; 283        ; 6B             ; VREFB6BN0_HPS                   ;        ;                                 ; 0.75V               ; Row I/O      ;                 ; --       ; --           ;
; T28      ; 305        ; 6B             ; HPS_DDR3_DQ[18]                 ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; U1       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; U2       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; U3       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; U4       ;            ; --             ; VCCA_FPLL                       ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; U5       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; U8       ;            ;                ; DNU                             ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; U9       ; 58         ; 3A             ; ADC_CONVST                      ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; U10      ; 62         ; 3A             ; HDMI_I2C_SCL                    ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; U11      ; 104        ; 3B             ; HDMI_MCLK                       ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; U12      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; U13      ; 136        ; 4A             ; ARDUINO_IO[5]                   ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; U14      ; 138        ; 4A             ; ARDUINO_IO[4]                   ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; U15      ; 278        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; U16      ; 276        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; U17      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; U18      ;            ; 6B             ; VCCIO6B_HPS                     ; power  ;                                 ; 1.5V                ; --           ;                 ; --       ; --           ;
; U19      ; 284        ; 6B             ; HPS_DDR3_DQS_P[3]               ; bidir  ; Differential 1.5-V SSTL Class I ;                     ; Row I/O      ; N               ; no       ; Off          ;
; U20      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; U21      ;            ; --             ; VCC_HPS                         ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; U24      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; U25      ; 272        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; U26      ;            ; --             ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; U27      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; U28      ; 303        ; 6B             ; HPS_DDR3_DQ[19]                 ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; V1       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; V2       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; V3       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; V4       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; V5       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; V8       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; V9       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; V10      ; 60         ; 3A             ; ADC_SCK                         ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; V11      ; 114        ; 3B             ; FPGA_CLK1_50                    ; input  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; V12      ; 130        ; 3B             ; gpio0GPIO[0]                    ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; V13      ; 152        ; 4A             ; HDMI_TX_VS                      ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; V14      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; V15      ; 227        ; 5A             ; LED[3]                          ; output ; 3.3-V LVTTL                     ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; V16      ; 225        ; 5A             ; LED[2]                          ; output ; 3.3-V LVTTL                     ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; V17      ; 270        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; V18      ; 268        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; V19      ; 266        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; V20      ; 264        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; V21      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; V24      ; 269        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; V25      ; 271        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; V26      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; V27      ; 295        ; 6B             ; HPS_DDR3_DQ[23]                 ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; V28      ; 301        ; 6B             ; HPS_DDR3_RESET_N                ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; W1       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; W2       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; W3       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; W4       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; W5       ;            ; --             ; VCCA_FPLL                       ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; W8       ; 54         ; 3A             ; HDMI_TX_D[2]                    ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; W9       ;            ; 3A             ; VCCIO3A                         ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; W10      ; 48         ; 3A             ; altera_reserved_tdi             ; input  ; 3.3-V LVTTL                     ;                     ; --           ; N               ; no       ; Off          ;
; W11      ; 112        ; 3B             ; gpio0GPIO[25]                   ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; W12      ; 128        ; 3B             ; gpio0GPIO[2]                    ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; W13      ;            ; 4A             ; VCCIO4A                         ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; W14      ; 154        ; 4A             ; gpio0GPIO[27]                   ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; W15      ; 223        ; 5A             ; LED[0]                          ; output ; 3.3-V LVTTL                     ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; W16      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; W17      ;            ; 5A             ; VCCIO5A                         ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; W18      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; W19      ;            ; 5B             ; VCCPD5B                         ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; W20      ; 254        ; 5B             ; SW[3]                           ; input  ; 3.3-V LVTTL                     ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; W21      ; 252        ; 5B             ; SW[2]                           ; input  ; 3.3-V LVTTL                     ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; W24      ; 258        ; 5B             ; SW[1]                           ; input  ; 3.3-V LVTTL                     ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; W25      ;            ; 5B             ; VCCIO5B                         ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; W26      ; 287        ; 6B             ; HPS_DDR3_DQ[27]                 ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; W27      ;            ; 6B             ; VCCIO6B_HPS                     ; power  ;                                 ; 1.5V                ; --           ;                 ; --       ; --           ;
; W28      ; 293        ; 6B             ; HPS_DDR3_DM[2]                  ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; Y1       ;            ;                ; DNU                             ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; Y2       ;            ;                ; DNU                             ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; Y3       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; Y4       ; 53         ; 3A             ; HDMI_TX_D[9]                    ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; Y5       ; 55         ; 3A             ; HDMI_TX_D[7]                    ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; Y8       ; 52         ; 3A             ; HDMI_TX_D[3]                    ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; Y9       ; 42         ; 3A             ; altera_reserved_tdo             ; output ; 3.3-V LVTTL                     ;                     ; --           ; N               ; no       ; Off          ;
; Y10      ;            ; --             ; VCCPGM                          ; power  ;                                 ; 1.8V/2.5V/3.0V/3.3V ; --           ;                 ; --       ; --           ;
; Y11      ; 66         ; 3A             ; gpio0GPIO[32]                   ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; Y12      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; Y13      ; 146        ; 4A             ; FPGA_CLK2_50                    ; input  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; Y14      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; Y15      ; 162        ; 4A             ; gpio1GPIO[0]                    ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; Y16      ; 221        ; 5A             ; LED[6]                          ; output ; 3.3-V LVTTL                     ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; Y17      ; 217        ; 5A             ; gpio0GPIO[29]                   ; bidir  ; 3.3-V LVTTL                     ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; Y18      ; 219        ; 5A             ; gpio0GPIO[28]                   ; bidir  ; 3.3-V LVTTL                     ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; Y19      ; 215        ; 5A             ; gpio0GPIO[22]                   ; bidir  ; 3.3-V LVTTL                     ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; Y20      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; Y21      ;            ; 5A             ; VCCPD5A                         ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; Y24      ; 256        ; 5B             ; SW[0]                           ; input  ; 3.3-V LVTTL                     ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; Y25      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; Y26      ; 285        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; Y27      ; 281        ; 6B             ; HPS_DDR3_DQ[30]                 ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; Y28      ; 291        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
+----------+------------+----------------+---------------------------------+--------+---------------------------------+---------------------+--------------+-----------------+----------+--------------+
Note: Pin directions (input, output or bidir) are based on device operating in user mode.


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DLL Summary                                                                                                                                                                                                                                                            ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+----------------------+-------------------------+------------------------+
; DLL                                                                                                                                                                         ; Location       ; Low Jitter/Fast Lock ; Cycles Required to Lock ; Delay Control Out Mode ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+----------------------+-------------------------+------------------------+
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_dll_cyclonev:dll|dll_wys_m ; DLL_X89_Y81_N3 ; Low Jitter           ; 1280                    ; normal                 ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+----------------------+-------------------------+------------------------+


+------------------------------------------------------------+
; I/O Assignment Warnings                                    ;
+---------------------+--------------------------------------+
; Pin Name            ; Reason                               ;
+---------------------+--------------------------------------+
; LED[1]              ; Missing drive strength and slew rate ;
; LED[2]              ; Missing drive strength and slew rate ;
; LED[3]              ; Missing drive strength and slew rate ;
; LED[5]              ; Missing drive strength and slew rate ;
; LED[6]              ; Missing drive strength and slew rate ;
; ADC_CONVST          ; Missing drive strength and slew rate ;
; ADC_SCK             ; Missing drive strength and slew rate ;
; ADC_SDI             ; Missing drive strength and slew rate ;
; LED[0]              ; Missing drive strength and slew rate ;
; LED[4]              ; Missing drive strength and slew rate ;
; HDMI_TX_CLK         ; Missing drive strength and slew rate ;
; HDMI_TX_DE          ; Missing drive strength and slew rate ;
; HDMI_TX_D[0]        ; Missing drive strength and slew rate ;
; HDMI_TX_D[1]        ; Missing drive strength and slew rate ;
; HDMI_TX_D[2]        ; Missing drive strength and slew rate ;
; HDMI_TX_D[3]        ; Missing drive strength and slew rate ;
; HDMI_TX_D[4]        ; Missing drive strength and slew rate ;
; HDMI_TX_D[5]        ; Missing drive strength and slew rate ;
; HDMI_TX_D[6]        ; Missing drive strength and slew rate ;
; HDMI_TX_D[7]        ; Missing drive strength and slew rate ;
; HDMI_TX_D[8]        ; Missing drive strength and slew rate ;
; HDMI_TX_D[9]        ; Missing drive strength and slew rate ;
; HDMI_TX_D[10]       ; Missing drive strength and slew rate ;
; HDMI_TX_D[11]       ; Missing drive strength and slew rate ;
; HDMI_TX_D[12]       ; Missing drive strength and slew rate ;
; HDMI_TX_D[13]       ; Missing drive strength and slew rate ;
; HDMI_TX_D[14]       ; Missing drive strength and slew rate ;
; HDMI_TX_D[15]       ; Missing drive strength and slew rate ;
; HDMI_TX_D[16]       ; Missing drive strength and slew rate ;
; HDMI_TX_D[17]       ; Missing drive strength and slew rate ;
; HDMI_TX_D[18]       ; Missing drive strength and slew rate ;
; HDMI_TX_D[19]       ; Missing drive strength and slew rate ;
; HDMI_TX_D[20]       ; Missing drive strength and slew rate ;
; HDMI_TX_D[21]       ; Missing drive strength and slew rate ;
; HDMI_TX_D[22]       ; Missing drive strength and slew rate ;
; HDMI_TX_D[23]       ; Missing drive strength and slew rate ;
; HDMI_TX_HS          ; Missing drive strength and slew rate ;
; HDMI_TX_VS          ; Missing drive strength and slew rate ;
; LED[7]              ; Missing drive strength and slew rate ;
; HPS_DDR3_ADDR[0]    ; Missing slew rate                    ;
; HPS_DDR3_ADDR[1]    ; Missing slew rate                    ;
; HPS_DDR3_ADDR[2]    ; Missing slew rate                    ;
; HPS_DDR3_ADDR[3]    ; Missing slew rate                    ;
; HPS_DDR3_ADDR[4]    ; Missing slew rate                    ;
; HPS_DDR3_ADDR[5]    ; Missing slew rate                    ;
; HPS_DDR3_ADDR[6]    ; Missing slew rate                    ;
; HPS_DDR3_ADDR[7]    ; Missing slew rate                    ;
; HPS_DDR3_ADDR[8]    ; Missing slew rate                    ;
; HPS_DDR3_ADDR[9]    ; Missing slew rate                    ;
; HPS_DDR3_ADDR[10]   ; Missing slew rate                    ;
; HPS_DDR3_ADDR[11]   ; Missing slew rate                    ;
; HPS_DDR3_ADDR[12]   ; Missing slew rate                    ;
; HPS_DDR3_ADDR[13]   ; Missing slew rate                    ;
; HPS_DDR3_ADDR[14]   ; Missing slew rate                    ;
; HPS_DDR3_BA[0]      ; Missing slew rate                    ;
; HPS_DDR3_BA[1]      ; Missing slew rate                    ;
; HPS_DDR3_BA[2]      ; Missing slew rate                    ;
; HPS_DDR3_CAS_N      ; Missing slew rate                    ;
; HPS_DDR3_CKE        ; Missing slew rate                    ;
; HPS_DDR3_CS_N       ; Missing slew rate                    ;
; HPS_DDR3_ODT        ; Missing slew rate                    ;
; HPS_DDR3_RAS_N      ; Missing slew rate                    ;
; HPS_DDR3_RESET_N    ; Missing slew rate                    ;
; HPS_DDR3_WE_N       ; Missing slew rate                    ;
; HPS_ENET_GTX_CLK    ; Missing drive strength and slew rate ;
; HPS_ENET_MDC        ; Missing drive strength and slew rate ;
; HPS_ENET_TX_DATA[0] ; Missing drive strength and slew rate ;
; HPS_ENET_TX_DATA[1] ; Missing drive strength and slew rate ;
; HPS_ENET_TX_DATA[2] ; Missing drive strength and slew rate ;
; HPS_ENET_TX_DATA[3] ; Missing drive strength and slew rate ;
; HPS_ENET_TX_EN      ; Missing drive strength and slew rate ;
; HPS_SD_CLK          ; Missing drive strength and slew rate ;
; HPS_SPIM_CLK        ; Missing drive strength and slew rate ;
; HPS_SPIM_MOSI       ; Missing drive strength and slew rate ;
; HPS_UART_TX         ; Missing drive strength and slew rate ;
; HPS_USB_STP         ; Missing drive strength and slew rate ;
; gpio0GPIO[2]        ; Missing drive strength and slew rate ;
; gpio0GPIO[3]        ; Missing drive strength and slew rate ;
; gpio0GPIO[4]        ; Missing drive strength and slew rate ;
; gpio0GPIO[5]        ; Missing drive strength and slew rate ;
; gpio0GPIO[6]        ; Missing drive strength and slew rate ;
; gpio0GPIO[7]        ; Missing drive strength and slew rate ;
; gpio1GPIO[30]       ; Missing drive strength and slew rate ;
; gpio1GPIO[32]       ; Missing drive strength and slew rate ;
; gpio1GPIO[35]       ; Missing drive strength and slew rate ;
; gpio1GPIO[31]       ; Missing drive strength and slew rate ;
; gpio1GPIO[33]       ; Missing drive strength and slew rate ;
; gpio0GPIO[0]        ; Missing drive strength and slew rate ;
; gpio0GPIO[1]        ; Missing drive strength and slew rate ;
; gpio0GPIO[8]        ; Missing drive strength and slew rate ;
; gpio0GPIO[9]        ; Missing drive strength and slew rate ;
; gpio1GPIO[0]        ; Missing drive strength and slew rate ;
; gpio1GPIO[1]        ; Missing drive strength and slew rate ;
; gpio1GPIO[2]        ; Missing drive strength and slew rate ;
; gpio1GPIO[3]        ; Missing drive strength and slew rate ;
; gpio1GPIO[4]        ; Missing drive strength and slew rate ;
; gpio1GPIO[5]        ; Missing drive strength and slew rate ;
; gpio0GPIO[10]       ; Missing drive strength and slew rate ;
; gpio1GPIO[10]       ; Missing drive strength and slew rate ;
; ARDUINO_IO[10]      ; Missing drive strength and slew rate ;
; ARDUINO_IO[11]      ; Missing drive strength and slew rate ;
; ARDUINO_IO[12]      ; Missing drive strength and slew rate ;
; ARDUINO_IO[13]      ; Missing drive strength and slew rate ;
; ARDUINO_IO[14]      ; Missing drive strength and slew rate ;
; ARDUINO_IO[15]      ; Missing drive strength and slew rate ;
; ARDUINO_RESET_N     ; Missing drive strength and slew rate ;
; HDMI_I2C_SCL        ; Missing drive strength and slew rate ;
; HDMI_I2C_SDA        ; Missing drive strength and slew rate ;
; HDMI_I2S            ; Missing drive strength and slew rate ;
; HDMI_LRCLK          ; Missing drive strength and slew rate ;
; HDMI_MCLK           ; Missing drive strength and slew rate ;
; HDMI_SCLK           ; Missing drive strength and slew rate ;
; gpio0GPIO[11]       ; Missing drive strength and slew rate ;
; gpio0GPIO[12]       ; Missing drive strength and slew rate ;
; gpio0GPIO[13]       ; Missing drive strength and slew rate ;
; gpio0GPIO[14]       ; Missing drive strength and slew rate ;
; gpio0GPIO[15]       ; Missing drive strength and slew rate ;
; gpio0GPIO[16]       ; Missing drive strength and slew rate ;
; gpio0GPIO[17]       ; Missing drive strength and slew rate ;
; gpio0GPIO[18]       ; Missing drive strength and slew rate ;
; gpio0GPIO[19]       ; Missing drive strength and slew rate ;
; gpio0GPIO[20]       ; Missing drive strength and slew rate ;
; gpio0GPIO[21]       ; Missing drive strength and slew rate ;
; gpio0GPIO[22]       ; Missing drive strength and slew rate ;
; gpio0GPIO[23]       ; Missing drive strength and slew rate ;
; gpio0GPIO[24]       ; Missing drive strength and slew rate ;
; gpio0GPIO[25]       ; Missing drive strength and slew rate ;
; gpio0GPIO[26]       ; Missing drive strength and slew rate ;
; gpio0GPIO[27]       ; Missing drive strength and slew rate ;
; gpio0GPIO[28]       ; Missing drive strength and slew rate ;
; gpio0GPIO[29]       ; Missing drive strength and slew rate ;
; gpio0GPIO[30]       ; Missing drive strength and slew rate ;
; gpio0GPIO[31]       ; Missing drive strength and slew rate ;
; gpio0GPIO[32]       ; Missing drive strength and slew rate ;
; gpio0GPIO[33]       ; Missing drive strength and slew rate ;
; gpio0GPIO[34]       ; Missing drive strength and slew rate ;
; gpio0GPIO[35]       ; Missing drive strength and slew rate ;
; gpio1GPIO[6]        ; Missing drive strength and slew rate ;
; gpio1GPIO[7]        ; Missing drive strength and slew rate ;
; gpio1GPIO[8]        ; Missing drive strength and slew rate ;
; gpio1GPIO[9]        ; Missing drive strength and slew rate ;
; gpio1GPIO[11]       ; Missing drive strength and slew rate ;
; gpio1GPIO[12]       ; Missing drive strength and slew rate ;
; gpio1GPIO[13]       ; Missing drive strength and slew rate ;
; gpio1GPIO[14]       ; Missing drive strength and slew rate ;
; gpio1GPIO[15]       ; Missing drive strength and slew rate ;
; gpio1GPIO[16]       ; Missing drive strength and slew rate ;
; gpio1GPIO[17]       ; Missing drive strength and slew rate ;
; gpio1GPIO[18]       ; Missing drive strength and slew rate ;
; gpio1GPIO[19]       ; Missing drive strength and slew rate ;
; gpio1GPIO[20]       ; Missing drive strength and slew rate ;
; gpio1GPIO[21]       ; Missing drive strength and slew rate ;
; gpio1GPIO[22]       ; Missing drive strength and slew rate ;
; gpio1GPIO[23]       ; Missing drive strength and slew rate ;
; gpio1GPIO[24]       ; Missing drive strength and slew rate ;
; gpio1GPIO[25]       ; Missing drive strength and slew rate ;
; gpio1GPIO[26]       ; Missing drive strength and slew rate ;
; gpio1GPIO[27]       ; Missing drive strength and slew rate ;
; gpio1GPIO[28]       ; Missing drive strength and slew rate ;
; gpio1GPIO[29]       ; Missing drive strength and slew rate ;
; HPS_CONV_USB_N      ; Missing drive strength and slew rate ;
; HPS_ENET_INT_N      ; Missing drive strength and slew rate ;
; HPS_ENET_MDIO       ; Missing drive strength and slew rate ;
; HPS_GSENSOR_INT     ; Missing drive strength and slew rate ;
; HPS_I2C0_SCLK       ; Missing drive strength and slew rate ;
; HPS_I2C0_SDAT       ; Missing drive strength and slew rate ;
; HPS_I2C1_SCLK       ; Missing drive strength and slew rate ;
; HPS_I2C1_SDAT       ; Missing drive strength and slew rate ;
; HPS_KEY             ; Missing drive strength and slew rate ;
; HPS_LED             ; Missing drive strength and slew rate ;
; HPS_LTC_GPIO        ; Missing drive strength and slew rate ;
; HPS_SD_CMD          ; Missing drive strength and slew rate ;
; HPS_SD_DATA[0]      ; Missing drive strength and slew rate ;
; HPS_SD_DATA[1]      ; Missing drive strength and slew rate ;
; HPS_SD_DATA[2]      ; Missing drive strength and slew rate ;
; HPS_SD_DATA[3]      ; Missing drive strength and slew rate ;
; HPS_SPIM_SS         ; Missing drive strength and slew rate ;
; HPS_USB_DATA[0]     ; Missing drive strength and slew rate ;
; HPS_USB_DATA[1]     ; Missing drive strength and slew rate ;
; HPS_USB_DATA[2]     ; Missing drive strength and slew rate ;
; HPS_USB_DATA[3]     ; Missing drive strength and slew rate ;
; HPS_USB_DATA[4]     ; Missing drive strength and slew rate ;
; HPS_USB_DATA[5]     ; Missing drive strength and slew rate ;
; HPS_USB_DATA[6]     ; Missing drive strength and slew rate ;
; HPS_USB_DATA[7]     ; Missing drive strength and slew rate ;
; ARDUINO_IO[0]       ; Missing drive strength and slew rate ;
; ARDUINO_IO[1]       ; Missing drive strength and slew rate ;
; ARDUINO_IO[2]       ; Missing drive strength and slew rate ;
; ARDUINO_IO[3]       ; Missing drive strength and slew rate ;
; ARDUINO_IO[4]       ; Missing drive strength and slew rate ;
; ARDUINO_IO[5]       ; Missing drive strength and slew rate ;
; ARDUINO_IO[6]       ; Missing drive strength and slew rate ;
; ARDUINO_IO[7]       ; Missing drive strength and slew rate ;
; ARDUINO_IO[8]       ; Missing drive strength and slew rate ;
; ARDUINO_IO[9]       ; Missing drive strength and slew rate ;
; gpio1GPIO[34]       ; Missing drive strength and slew rate ;
; HPS_DDR3_ADDR[0]    ; Missing location assignment          ;
; HPS_DDR3_ADDR[1]    ; Missing location assignment          ;
; HPS_DDR3_ADDR[2]    ; Missing location assignment          ;
; HPS_DDR3_ADDR[3]    ; Missing location assignment          ;
; HPS_DDR3_ADDR[4]    ; Missing location assignment          ;
; HPS_DDR3_ADDR[5]    ; Missing location assignment          ;
; HPS_DDR3_ADDR[6]    ; Missing location assignment          ;
; HPS_DDR3_ADDR[7]    ; Missing location assignment          ;
; HPS_DDR3_ADDR[8]    ; Missing location assignment          ;
; HPS_DDR3_ADDR[9]    ; Missing location assignment          ;
; HPS_DDR3_ADDR[10]   ; Missing location assignment          ;
; HPS_DDR3_ADDR[11]   ; Missing location assignment          ;
; HPS_DDR3_ADDR[12]   ; Missing location assignment          ;
; HPS_DDR3_ADDR[13]   ; Missing location assignment          ;
; HPS_DDR3_ADDR[14]   ; Missing location assignment          ;
; HPS_DDR3_BA[0]      ; Missing location assignment          ;
; HPS_DDR3_BA[1]      ; Missing location assignment          ;
; HPS_DDR3_BA[2]      ; Missing location assignment          ;
; HPS_DDR3_CAS_N      ; Missing location assignment          ;
; HPS_DDR3_CKE        ; Missing location assignment          ;
; HPS_DDR3_CK_N       ; Missing location assignment          ;
; HPS_DDR3_CK_P       ; Missing location assignment          ;
; HPS_DDR3_CS_N       ; Missing location assignment          ;
; HPS_DDR3_DM[0]      ; Missing location assignment          ;
; HPS_DDR3_DM[1]      ; Missing location assignment          ;
; HPS_DDR3_DM[2]      ; Missing location assignment          ;
; HPS_DDR3_DM[3]      ; Missing location assignment          ;
; HPS_DDR3_ODT        ; Missing location assignment          ;
; HPS_DDR3_RAS_N      ; Missing location assignment          ;
; HPS_DDR3_RESET_N    ; Missing location assignment          ;
; HPS_DDR3_WE_N       ; Missing location assignment          ;
; HPS_DDR3_DQ[0]      ; Missing location assignment          ;
; HPS_DDR3_DQ[1]      ; Missing location assignment          ;
; HPS_DDR3_DQ[2]      ; Missing location assignment          ;
; HPS_DDR3_DQ[3]      ; Missing location assignment          ;
; HPS_DDR3_DQ[4]      ; Missing location assignment          ;
; HPS_DDR3_DQ[5]      ; Missing location assignment          ;
; HPS_DDR3_DQ[6]      ; Missing location assignment          ;
; HPS_DDR3_DQ[7]      ; Missing location assignment          ;
; HPS_DDR3_DQ[8]      ; Missing location assignment          ;
; HPS_DDR3_DQ[9]      ; Missing location assignment          ;
; HPS_DDR3_DQ[10]     ; Missing location assignment          ;
; HPS_DDR3_DQ[11]     ; Missing location assignment          ;
; HPS_DDR3_DQ[12]     ; Missing location assignment          ;
; HPS_DDR3_DQ[13]     ; Missing location assignment          ;
; HPS_DDR3_DQ[14]     ; Missing location assignment          ;
; HPS_DDR3_DQ[15]     ; Missing location assignment          ;
; HPS_DDR3_DQ[16]     ; Missing location assignment          ;
; HPS_DDR3_DQ[17]     ; Missing location assignment          ;
; HPS_DDR3_DQ[18]     ; Missing location assignment          ;
; HPS_DDR3_DQ[19]     ; Missing location assignment          ;
; HPS_DDR3_DQ[20]     ; Missing location assignment          ;
; HPS_DDR3_DQ[21]     ; Missing location assignment          ;
; HPS_DDR3_DQ[22]     ; Missing location assignment          ;
; HPS_DDR3_DQ[23]     ; Missing location assignment          ;
; HPS_DDR3_DQ[24]     ; Missing location assignment          ;
; HPS_DDR3_DQ[25]     ; Missing location assignment          ;
; HPS_DDR3_DQ[26]     ; Missing location assignment          ;
; HPS_DDR3_DQ[27]     ; Missing location assignment          ;
; HPS_DDR3_DQ[28]     ; Missing location assignment          ;
; HPS_DDR3_DQ[29]     ; Missing location assignment          ;
; HPS_DDR3_DQ[30]     ; Missing location assignment          ;
; HPS_DDR3_DQ[31]     ; Missing location assignment          ;
; HPS_DDR3_DQS_N[0]   ; Missing location assignment          ;
; HPS_DDR3_DQS_N[1]   ; Missing location assignment          ;
; HPS_DDR3_DQS_N[2]   ; Missing location assignment          ;
; HPS_DDR3_DQS_N[3]   ; Missing location assignment          ;
; HPS_DDR3_DQS_P[0]   ; Missing location assignment          ;
; HPS_DDR3_DQS_P[1]   ; Missing location assignment          ;
; HPS_DDR3_DQS_P[2]   ; Missing location assignment          ;
; HPS_DDR3_DQS_P[3]   ; Missing location assignment          ;
; HPS_DDR3_RZQ        ; Missing location assignment          ;
+---------------------+--------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; PLL Usage Summary                                                                                                                           ;
+----------------------------------------------------------------------------------------------------------------+----------------------------+
;                                                                                                                ;                            ;
+----------------------------------------------------------------------------------------------------------------+----------------------------+
; soc_system:u0|soc_system_pll_sys:pll_sys|altera_pll:altera_pll_i|general[0].gpll~FRACTIONAL_PLL                ;                            ;
;     -- PLL Type                                                                                                ; Integer PLL                ;
;     -- PLL Location                                                                                            ; FRACTIONALPLL_X0_Y15_N0    ;
;     -- PLL Feedback clock type                                                                                 ; none                       ;
;     -- PLL Bandwidth                                                                                           ; Auto                       ;
;         -- PLL Bandwidth Range                                                                                 ; 2100000 to 1400000 Hz      ;
;     -- Reference Clock Frequency                                                                               ; 50.0 MHz                   ;
;     -- Reference Clock Sourced by                                                                              ; Dedicated Pin              ;
;     -- PLL VCO Frequency                                                                                       ; 300.0 MHz                  ;
;     -- PLL Operation Mode                                                                                      ; Direct                     ;
;     -- PLL Freq Min Lock                                                                                       ; 50.000000 MHz              ;
;     -- PLL Freq Max Lock                                                                                       ; 133.333333 MHz             ;
;     -- PLL Enable                                                                                              ; On                         ;
;     -- PLL Fractional Division                                                                                 ; N/A                        ;
;     -- M Counter                                                                                               ; 12                         ;
;     -- N Counter                                                                                               ; 2                          ;
;     -- PLL Refclk Select                                                                                       ;                            ;
;             -- PLL Refclk Select Location                                                                      ; PLLREFCLKSELECT_X0_Y21_N0  ;
;             -- PLL Reference Clock Input 0 source                                                              ; clk_0                      ;
;             -- PLL Reference Clock Input 1 source                                                              ; ref_clk1                   ;
;             -- ADJPLLIN source                                                                                 ; N/A                        ;
;             -- CORECLKIN source                                                                                ; N/A                        ;
;             -- IQTXRXCLKIN source                                                                              ; N/A                        ;
;             -- PLLIQCLKIN source                                                                               ; N/A                        ;
;             -- RXIQCLKIN source                                                                                ; N/A                        ;
;             -- CLKIN(0) source                                                                                 ; FPGA_CLK1_50~input         ;
;             -- CLKIN(1) source                                                                                 ; N/A                        ;
;             -- CLKIN(2) source                                                                                 ; N/A                        ;
;             -- CLKIN(3) source                                                                                 ; N/A                        ;
;     -- PLL Output Counter                                                                                      ;                            ;
;         -- soc_system:u0|soc_system_pll_sys:pll_sys|altera_pll:altera_pll_i|general[1].gpll~PLL_OUTPUT_COUNTER ;                            ;
;             -- Output Clock Frequency                                                                          ; 10.0 MHz                   ;
;             -- Output Clock Location                                                                           ; PLLOUTPUTCOUNTER_X0_Y20_N1 ;
;             -- C Counter Odd Divider Even Duty Enable                                                          ; Off                        ;
;             -- Duty Cycle                                                                                      ; 50.0000                    ;
;             -- Phase Shift                                                                                     ; 0.000000 degrees           ;
;             -- C Counter                                                                                       ; 30                         ;
;             -- C Counter PH Mux PRST                                                                           ; 0                          ;
;             -- C Counter PRST                                                                                  ; 1                          ;
;         -- soc_system:u0|soc_system_pll_sys:pll_sys|altera_pll:altera_pll_i|general[3].gpll~PLL_OUTPUT_COUNTER ;                            ;
;             -- Output Clock Frequency                                                                          ; 1.0 MHz                    ;
;             -- Output Clock Location                                                                           ; PLLOUTPUTCOUNTER_X0_Y21_N1 ;
;             -- C Counter Odd Divider Even Duty Enable                                                          ; Off                        ;
;             -- Duty Cycle                                                                                      ; 50.0000                    ;
;             -- Phase Shift                                                                                     ; 0.000000 degrees           ;
;             -- C Counter                                                                                       ; 300                        ;
;             -- C Counter PH Mux PRST                                                                           ; 0                          ;
;             -- C Counter PRST                                                                                  ; 1                          ;
;                                                                                                                ;                            ;
+----------------------------------------------------------------------------------------------------------------+----------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+-----------------------------------------------------------------------------------------------------------------------------------------+----------------------+----------------------------------+---------------------------------------------------+----------------------------------+----------------------+---------------------+---------------------------+---------------+-------------------+-------+------------+------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+--------------+
; Compilation Hierarchy Node                                                                                                              ; ALMs needed [=A-B+C] ; [A] ALMs used in final placement ; [B] Estimate of ALMs recoverable by dense packing ; [C] Estimate of ALMs unavailable ; ALMs used for memory ; Combinational ALUTs ; Dedicated Logic Registers ; I/O Registers ; Block Memory Bits ; M10Ks ; DSP Blocks ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                                                                                                                                                                                         ; Entity Name                                       ; Library Name ;
+-----------------------------------------------------------------------------------------------------------------------------------------+----------------------+----------------------------------+---------------------------------------------------+----------------------------------+----------------------+---------------------+---------------------------+---------------+-------------------+-------+------------+------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+--------------+
; |printer                                                                                                                                ; 5693.0 (98.9)        ; 6444.0 (90.3)                    ; 832.0 (1.0)                                       ; 81.0 (9.6)                       ; 0.0 (0.0)            ; 8998 (171)          ; 7124 (38)                 ; 226 (226)     ; 2816              ; 6     ; 16         ; 265  ; 0            ; |printer                                                                                                                                                                                                                                                                                                                                                    ; printer                                           ; work         ;
;    |adc_control:adc0|                                                                                                                   ; 42.5 (0.0)           ; 80.0 (0.0)                       ; 37.5 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 73 (0)              ; 130 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |printer|adc_control:adc0                                                                                                                                                                                                                                                                                                                                   ; adc_control                                       ; adc_control  ;
;       |adc_control_adc_mega_0:adc_mega_0|                                                                                               ; 42.5 (1.3)           ; 80.0 (16.0)                      ; 37.5 (14.7)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 73 (2)              ; 130 (37)                  ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |printer|adc_control:adc0|adc_control_adc_mega_0:adc_mega_0                                                                                                                                                                                                                                                                                                 ; adc_control_adc_mega_0                            ; adc_control  ;
;          |altera_up_avalon_adv_adc:ADC_CTRL|                                                                                            ; 41.2 (41.2)          ; 64.0 (64.0)                      ; 22.8 (22.8)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 71 (71)             ; 93 (93)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |printer|adc_control:adc0|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL                                                                                                                                                                                                                                                               ; altera_up_avalon_adv_adc                          ; adc_control  ;
;    |altera_edge_detector:pulse_cold_reset|                                                                                              ; 2.5 (2.5)            ; 3.8 (3.8)                        ; 1.3 (1.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 8 (8)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |printer|altera_edge_detector:pulse_cold_reset                                                                                                                                                                                                                                                                                                              ; altera_edge_detector                              ; work         ;
;    |altera_edge_detector:pulse_debug_reset|                                                                                             ; 5.5 (5.5)            ; 18.3 (18.3)                      ; 12.8 (12.8)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 11 (11)             ; 34 (34)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |printer|altera_edge_detector:pulse_debug_reset                                                                                                                                                                                                                                                                                                             ; altera_edge_detector                              ; work         ;
;    |altera_edge_detector:pulse_warm_reset|                                                                                              ; 1.8 (1.8)            ; 1.8 (1.8)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 4 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |printer|altera_edge_detector:pulse_warm_reset                                                                                                                                                                                                                                                                                                              ; altera_edge_detector                              ; work         ;
;    |debounce:debounce_inst|                                                                                                             ; 24.8 (24.8)          ; 26.0 (26.0)                      ; 1.2 (1.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 46 (46)             ; 32 (32)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |printer|debounce:debounce_inst                                                                                                                                                                                                                                                                                                                             ; debounce                                          ; work         ;
;    |endstop_filter:ef1|                                                                                                                 ; 25.3 (25.3)          ; 26.0 (26.0)                      ; 0.8 (0.8)                                         ; 0.2 (0.2)                        ; 0.0 (0.0)            ; 46 (46)             ; 34 (34)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |printer|endstop_filter:ef1                                                                                                                                                                                                                                                                                                                                 ; endstop_filter                                    ; work         ;
;    |endstop_filter:ef2|                                                                                                                 ; 24.7 (24.7)          ; 25.5 (25.5)                      ; 1.0 (1.0)                                         ; 0.2 (0.2)                        ; 0.0 (0.0)            ; 46 (46)             ; 34 (34)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |printer|endstop_filter:ef2                                                                                                                                                                                                                                                                                                                                 ; endstop_filter                                    ; work         ;
;    |endstop_filter:ef3|                                                                                                                 ; 25.6 (25.6)          ; 26.0 (26.0)                      ; 0.5 (0.5)                                         ; 0.1 (0.1)                        ; 0.0 (0.0)            ; 46 (46)             ; 34 (34)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |printer|endstop_filter:ef3                                                                                                                                                                                                                                                                                                                                 ; endstop_filter                                    ; work         ;
;    |endstop_filter:ef4|                                                                                                                 ; 25.4 (25.4)          ; 25.0 (25.0)                      ; 0.0 (0.0)                                         ; 0.4 (0.4)                        ; 0.0 (0.0)            ; 46 (46)             ; 34 (34)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |printer|endstop_filter:ef4                                                                                                                                                                                                                                                                                                                                 ; endstop_filter                                    ; work         ;
;    |endstop_filter:ef5|                                                                                                                 ; 24.4 (24.4)          ; 26.0 (26.0)                      ; 1.8 (1.8)                                         ; 0.2 (0.2)                        ; 0.0 (0.0)            ; 46 (46)             ; 34 (34)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |printer|endstop_filter:ef5                                                                                                                                                                                                                                                                                                                                 ; endstop_filter                                    ; work         ;
;    |endstop_filter:ef6|                                                                                                                 ; 24.7 (24.7)          ; 25.5 (25.5)                      ; 0.8 (0.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 46 (46)             ; 34 (34)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |printer|endstop_filter:ef6                                                                                                                                                                                                                                                                                                                                 ; endstop_filter                                    ; work         ;
;    |heater_control:heater_bed_control|                                                                                                  ; 109.2 (15.7)         ; 196.2 (15.7)                     ; 87.0 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 210 (25)            ; 223 (2)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |printer|heater_control:heater_bed_control                                                                                                                                                                                                                                                                                                                  ; heater_control                                    ; work         ;
;       |analog_filter:filter_1|                                                                                                          ; 93.5 (93.5)          ; 180.5 (180.5)                    ; 87.0 (87.0)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 185 (185)           ; 221 (221)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |printer|heater_control:heater_bed_control|analog_filter:filter_1                                                                                                                                                                                                                                                                                           ; analog_filter                                     ; work         ;
;    |heater_control:heater_e1_control|                                                                                                   ; 110.5 (16.0)         ; 197.7 (16.2)                     ; 87.2 (0.2)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 208 (25)            ; 206 (2)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |printer|heater_control:heater_e1_control                                                                                                                                                                                                                                                                                                                   ; heater_control                                    ; work         ;
;       |analog_filter:filter_1|                                                                                                          ; 94.5 (94.5)          ; 181.5 (181.5)                    ; 87.0 (87.0)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 183 (183)           ; 204 (204)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |printer|heater_control:heater_e1_control|analog_filter:filter_1                                                                                                                                                                                                                                                                                            ; analog_filter                                     ; work         ;
;    |hps_reset:hps_reset_inst|                                                                                                           ; 14.5 (0.0)           ; 19.3 (0.0)                       ; 4.8 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 26 (0)              ; 23 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |printer|hps_reset:hps_reset_inst                                                                                                                                                                                                                                                                                                                           ; hps_reset                                         ; work         ;
;       |altsource_probe:altsource_probe_component|                                                                                       ; 14.5 (0.0)           ; 19.3 (0.0)                       ; 4.8 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 26 (0)              ; 23 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |printer|hps_reset:hps_reset_inst|altsource_probe:altsource_probe_component                                                                                                                                                                                                                                                                                 ; altsource_probe                                   ; work         ;
;          |altsource_probe_body:altsource_probe_body_inst|                                                                               ; 14.5 (0.7)           ; 19.3 (0.8)                       ; 4.8 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 26 (2)              ; 23 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |printer|hps_reset:hps_reset_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst                                                                                                                                                                                                                                  ; altsource_probe_body                              ; work         ;
;             |altsource_probe_impl:\wider_source_gen:wider_source_inst|                                                                  ; 13.8 (6.7)           ; 18.5 (10.3)                      ; 4.7 (3.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 24 (11)             ; 23 (15)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |printer|hps_reset:hps_reset_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst                                                                                                                                                                         ; altsource_probe_impl                              ; work         ;
;                |sld_rom_sr:\instance_id_gen:rom_info_inst|                                                                              ; 7.2 (7.2)            ; 8.2 (8.2)                        ; 1.0 (1.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 13 (13)             ; 8 (8)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |printer|hps_reset:hps_reset_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|sld_rom_sr:\instance_id_gen:rom_info_inst                                                                                                                               ; sld_rom_sr                                        ; work         ;
;    |sld_hub:auto_hub|                                                                                                                   ; 103.5 (0.5)          ; 120.0 (0.5)                      ; 16.5 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 177 (1)             ; 121 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |printer|sld_hub:auto_hub                                                                                                                                                                                                                                                                                                                                   ; sld_hub                                           ; altera_sld   ;
;       |alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric| ; 103.0 (0.0)          ; 119.5 (0.0)                      ; 16.5 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 176 (0)             ; 121 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |printer|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric                                                                                                                                                                                                   ; alt_sld_fab_with_jtag_input                       ; altera_sld   ;
;          |alt_sld_fab:instrumentation_fabric|                                                                                           ; 103.0 (0.0)          ; 119.5 (0.0)                      ; 16.5 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 176 (0)             ; 121 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |printer|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                                                                                                ; alt_sld_fab                                       ; alt_sld_fab  ;
;             |alt_sld_fab_alt_sld_fab:alt_sld_fab|                                                                                       ; 103.0 (1.8)          ; 119.5 (3.8)                      ; 16.5 (2.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 176 (1)             ; 121 (9)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |printer|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                                                                                                            ; alt_sld_fab_alt_sld_fab                           ; alt_sld_fab  ;
;                |alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|                                                                            ; 101.2 (0.0)          ; 115.7 (0.0)                      ; 14.5 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 175 (0)             ; 112 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |printer|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric                                                                                ; alt_sld_fab_alt_sld_fab_sldfabric                 ; alt_sld_fab  ;
;                   |sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|                                                                        ; 101.2 (75.2)         ; 115.7 (87.8)                     ; 14.5 (12.7)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 175 (131)           ; 112 (82)                  ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |printer|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub                                   ; sld_jtag_hub                                      ; work         ;
;                      |sld_rom_sr:hub_info_reg|                                                                                          ; 14.0 (14.0)          ; 14.0 (14.0)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 25 (25)             ; 11 (11)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |printer|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg           ; sld_rom_sr                                        ; work         ;
;                      |sld_shadow_jsm:shadow_jsm|                                                                                        ; 11.0 (11.0)          ; 13.8 (13.8)                      ; 2.8 (2.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 19 (19)             ; 19 (19)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |printer|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm         ; sld_shadow_jsm                                    ; altera_sld   ;
;    |soc_system:u0|                                                                                                                      ; 4009.5 (0.0)         ; 4496.5 (0.0)                     ; 543.8 (0.0)                                       ; 56.8 (0.0)                       ; 0.0 (0.0)            ; 6126 (0)            ; 5327 (0)                  ; 0 (0)         ; 2816              ; 6     ; 0          ; 0    ; 0            ; |printer|soc_system:u0                                                                                                                                                                                                                                                                                                                                      ; soc_system                                        ; soc_system   ;
;       |altera_avalon_mm_bridge:mm_bridge_0|                                                                                             ; 42.5 (42.5)          ; 60.7 (60.7)                      ; 19.5 (19.5)                                       ; 1.4 (1.4)                        ; 0.0 (0.0)            ; 6 (6)               ; 141 (141)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |printer|soc_system:u0|altera_avalon_mm_bridge:mm_bridge_0                                                                                                                                                                                                                                                                                                  ; altera_avalon_mm_bridge                           ; soc_system   ;
;       |altera_reset_controller:rst_controller|                                                                                          ; 0.7 (0.0)            ; 1.5 (0.0)                        ; 0.8 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 3 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |printer|soc_system:u0|altera_reset_controller:rst_controller                                                                                                                                                                                                                                                                                               ; altera_reset_controller                           ; soc_system   ;
;          |altera_reset_synchronizer:alt_rst_sync_uq1|                                                                                   ; 0.7 (0.7)            ; 1.5 (1.5)                        ; 0.8 (0.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |printer|soc_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1                                                                                                                                                                                                                                                    ; altera_reset_synchronizer                         ; soc_system   ;
;       |altera_reset_controller:rst_controller_001|                                                                                      ; 0.0 (0.0)            ; 1.5 (0.0)                        ; 1.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 3 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |printer|soc_system:u0|altera_reset_controller:rst_controller_001                                                                                                                                                                                                                                                                                           ; altera_reset_controller                           ; soc_system   ;
;          |altera_reset_synchronizer:alt_rst_sync_uq1|                                                                                   ; 0.0 (0.0)            ; 1.5 (1.5)                        ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |printer|soc_system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1                                                                                                                                                                                                                                                ; altera_reset_synchronizer                         ; soc_system   ;
;       |interrupt_latency_counter:ilc|                                                                                                   ; 115.4 (105.9)        ; 147.0 (137.9)                    ; 34.8 (35.2)                                       ; 3.2 (3.1)                        ; 0.0 (0.0)            ; 196 (184)           ; 320 (305)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |printer|soc_system:u0|interrupt_latency_counter:ilc                                                                                                                                                                                                                                                                                                        ; interrupt_latency_counter                         ; soc_system   ;
;          |irq_detector:irq_detector_cicuit[0].irq_detector|                                                                             ; 0.2 (0.2)            ; 0.2 (0.2)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |printer|soc_system:u0|interrupt_latency_counter:ilc|irq_detector:irq_detector_cicuit[0].irq_detector                                                                                                                                                                                                                                                       ; irq_detector                                      ; soc_system   ;
;          |irq_detector:irq_detector_cicuit[1].irq_detector|                                                                             ; 0.3 (0.3)            ; 0.3 (0.3)                        ; 0.1 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |printer|soc_system:u0|interrupt_latency_counter:ilc|irq_detector:irq_detector_cicuit[1].irq_detector                                                                                                                                                                                                                                                       ; irq_detector                                      ; soc_system   ;
;          |irq_detector:irq_detector_cicuit[2].irq_detector|                                                                             ; 0.3 (0.3)            ; 0.3 (0.3)                        ; 0.1 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |printer|soc_system:u0|interrupt_latency_counter:ilc|irq_detector:irq_detector_cicuit[2].irq_detector                                                                                                                                                                                                                                                       ; irq_detector                                      ; soc_system   ;
;          |state_machine_counter:state_machine[0].state_machine_counter|                                                                 ; 3.0 (3.0)            ; 3.0 (3.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 4 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |printer|soc_system:u0|interrupt_latency_counter:ilc|state_machine_counter:state_machine[0].state_machine_counter                                                                                                                                                                                                                                           ; state_machine_counter                             ; soc_system   ;
;          |state_machine_counter:state_machine[1].state_machine_counter|                                                                 ; 2.7 (2.7)            ; 2.7 (2.7)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 4 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |printer|soc_system:u0|interrupt_latency_counter:ilc|state_machine_counter:state_machine[1].state_machine_counter                                                                                                                                                                                                                                           ; state_machine_counter                             ; soc_system   ;
;          |state_machine_counter:state_machine[2].state_machine_counter|                                                                 ; 2.6 (2.6)            ; 2.6 (2.6)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 4 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |printer|soc_system:u0|interrupt_latency_counter:ilc|state_machine_counter:state_machine[2].state_machine_counter                                                                                                                                                                                                                                           ; state_machine_counter                             ; soc_system   ;
;       |soc_system_button_pio:button_pio|                                                                                                ; 5.8 (5.8)            ; 5.8 (5.8)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 7 (7)               ; 10 (10)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |printer|soc_system:u0|soc_system_button_pio:button_pio                                                                                                                                                                                                                                                                                                     ; soc_system_button_pio                             ; soc_system   ;
;       |soc_system_configuration_1:configuration_1|                                                                                      ; 17.6 (17.6)          ; 18.4 (18.4)                      ; 1.2 (1.2)                                         ; 0.3 (0.3)                        ; 0.0 (0.0)            ; 35 (35)             ; 33 (33)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |printer|soc_system:u0|soc_system_configuration_1:configuration_1                                                                                                                                                                                                                                                                                           ; soc_system_configuration_1                        ; soc_system   ;
;       |soc_system_configuration_1:flags_out|                                                                                            ; 16.7 (16.7)          ; 18.0 (18.0)                      ; 1.3 (1.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 35 (35)             ; 32 (32)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |printer|soc_system:u0|soc_system_configuration_1:flags_out                                                                                                                                                                                                                                                                                                 ; soc_system_configuration_1                        ; soc_system   ;
;       |soc_system_configuration_1:stepper_1_speed|                                                                                      ; 12.5 (12.5)          ; 14.0 (14.0)                      ; 1.9 (1.9)                                         ; 0.4 (0.4)                        ; 0.0 (0.0)            ; 34 (34)             ; 38 (38)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |printer|soc_system:u0|soc_system_configuration_1:stepper_1_speed                                                                                                                                                                                                                                                                                           ; soc_system_configuration_1                        ; soc_system   ;
;       |soc_system_configuration_1:stepper_1_steps_out|                                                                                  ; 13.3 (13.3)          ; 17.9 (17.9)                      ; 5.3 (5.3)                                         ; 0.6 (0.6)                        ; 0.0 (0.0)            ; 35 (35)             ; 32 (32)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |printer|soc_system:u0|soc_system_configuration_1:stepper_1_steps_out                                                                                                                                                                                                                                                                                       ; soc_system_configuration_1                        ; soc_system   ;
;       |soc_system_configuration_1:stepper_2_speed|                                                                                      ; 12.3 (12.3)          ; 12.4 (12.4)                      ; 0.6 (0.6)                                         ; 0.5 (0.5)                        ; 0.0 (0.0)            ; 34 (34)             ; 34 (34)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |printer|soc_system:u0|soc_system_configuration_1:stepper_2_speed                                                                                                                                                                                                                                                                                           ; soc_system_configuration_1                        ; soc_system   ;
;       |soc_system_configuration_1:stepper_2_steps_out|                                                                                  ; 15.6 (15.6)          ; 21.0 (21.0)                      ; 5.6 (5.6)                                         ; 0.3 (0.3)                        ; 0.0 (0.0)            ; 35 (35)             ; 32 (32)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |printer|soc_system:u0|soc_system_configuration_1:stepper_2_steps_out                                                                                                                                                                                                                                                                                       ; soc_system_configuration_1                        ; soc_system   ;
;       |soc_system_configuration_1:stepper_3_speed|                                                                                      ; 13.8 (13.8)          ; 14.7 (14.7)                      ; 1.1 (1.1)                                         ; 0.2 (0.2)                        ; 0.0 (0.0)            ; 34 (34)             ; 34 (34)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |printer|soc_system:u0|soc_system_configuration_1:stepper_3_speed                                                                                                                                                                                                                                                                                           ; soc_system_configuration_1                        ; soc_system   ;
;       |soc_system_configuration_1:stepper_3_steps_out|                                                                                  ; 16.9 (16.9)          ; 23.3 (23.3)                      ; 6.9 (6.9)                                         ; 0.6 (0.6)                        ; 0.0 (0.0)            ; 35 (35)             ; 32 (32)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |printer|soc_system:u0|soc_system_configuration_1:stepper_3_steps_out                                                                                                                                                                                                                                                                                       ; soc_system_configuration_1                        ; soc_system   ;
;       |soc_system_configuration_1:stepper_4_speed|                                                                                      ; 11.9 (11.9)          ; 11.8 (11.8)                      ; 0.1 (0.1)                                         ; 0.2 (0.2)                        ; 0.0 (0.0)            ; 34 (34)             ; 36 (36)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |printer|soc_system:u0|soc_system_configuration_1:stepper_4_speed                                                                                                                                                                                                                                                                                           ; soc_system_configuration_1                        ; soc_system   ;
;       |soc_system_configuration_1:stepper_4_steps_out|                                                                                  ; 16.3 (16.3)          ; 22.3 (22.3)                      ; 6.2 (6.2)                                         ; 0.1 (0.1)                        ; 0.0 (0.0)            ; 35 (35)             ; 32 (32)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |printer|soc_system:u0|soc_system_configuration_1:stepper_4_steps_out                                                                                                                                                                                                                                                                                       ; soc_system_configuration_1                        ; soc_system   ;
;       |soc_system_dipsw_pio:dipsw_pio|                                                                                                  ; 11.3 (11.3)          ; 12.1 (12.1)                      ; 0.9 (0.9)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 15 (15)             ; 21 (21)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |printer|soc_system:u0|soc_system_dipsw_pio:dipsw_pio                                                                                                                                                                                                                                                                                                       ; soc_system_dipsw_pio                              ; soc_system   ;
;       |soc_system_endstops:endstops|                                                                                                    ; 4.0 (4.0)            ; 5.0 (5.0)                        ; 1.0 (1.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 6 (6)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |printer|soc_system:u0|soc_system_endstops:endstops                                                                                                                                                                                                                                                                                                         ; soc_system_endstops                               ; soc_system   ;
;       |soc_system_f2sdram_only_master:f2sdram_only_master|                                                                              ; 352.4 (0.0)          ; 410.7 (0.0)                      ; 60.6 (0.0)                                        ; 2.4 (0.0)                        ; 0.0 (0.0)            ; 546 (0)             ; 505 (0)                   ; 0 (0)         ; 512               ; 1     ; 0          ; 0    ; 0            ; |printer|soc_system:u0|soc_system_f2sdram_only_master:f2sdram_only_master                                                                                                                                                                                                                                                                                   ; soc_system_f2sdram_only_master                    ; soc_system   ;
;          |altera_avalon_packets_to_master:transacto|                                                                                    ; 131.6 (0.0)          ; 138.5 (0.0)                      ; 9.2 (0.0)                                         ; 2.4 (0.0)                        ; 0.0 (0.0)            ; 197 (0)             ; 163 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |printer|soc_system:u0|soc_system_f2sdram_only_master:f2sdram_only_master|altera_avalon_packets_to_master:transacto                                                                                                                                                                                                                                         ; altera_avalon_packets_to_master                   ; soc_system   ;
;             |packets_to_master:p2m|                                                                                                     ; 131.6 (131.6)        ; 138.5 (138.5)                    ; 9.2 (9.2)                                         ; 2.4 (2.4)                        ; 0.0 (0.0)            ; 197 (197)           ; 163 (163)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |printer|soc_system:u0|soc_system_f2sdram_only_master:f2sdram_only_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m                                                                                                                                                                                                                   ; packets_to_master                                 ; soc_system   ;
;          |altera_avalon_sc_fifo:fifo|                                                                                                   ; 14.7 (14.7)          ; 14.7 (14.7)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 26 (26)             ; 17 (17)                   ; 0 (0)         ; 512               ; 1     ; 0          ; 0    ; 0            ; |printer|soc_system:u0|soc_system_f2sdram_only_master:f2sdram_only_master|altera_avalon_sc_fifo:fifo                                                                                                                                                                                                                                                        ; altera_avalon_sc_fifo                             ; soc_system   ;
;             |altsyncram:mem_rtl_0|                                                                                                      ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 512               ; 1     ; 0          ; 0    ; 0            ; |printer|soc_system:u0|soc_system_f2sdram_only_master:f2sdram_only_master|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0                                                                                                                                                                                                                                   ; altsyncram                                        ; work         ;
;                |altsyncram_g0n1:auto_generated|                                                                                         ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 512               ; 1     ; 0          ; 0    ; 0            ; |printer|soc_system:u0|soc_system_f2sdram_only_master:f2sdram_only_master|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0|altsyncram_g0n1:auto_generated                                                                                                                                                                                                    ; altsyncram_g0n1                                   ; work         ;
;          |altera_avalon_st_bytes_to_packets:b2p|                                                                                        ; 8.0 (8.0)            ; 9.5 (9.5)                        ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 12 (12)             ; 12 (12)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |printer|soc_system:u0|soc_system_f2sdram_only_master:f2sdram_only_master|altera_avalon_st_bytes_to_packets:b2p                                                                                                                                                                                                                                             ; altera_avalon_st_bytes_to_packets                 ; soc_system   ;
;          |altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|                                                             ; 185.3 (0.0)          ; 232.8 (0.0)                      ; 47.5 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 284 (0)             ; 294 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |printer|soc_system:u0|soc_system_f2sdram_only_master:f2sdram_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master                                                                                                                                                                                                                  ; altera_avalon_st_jtag_interface                   ; soc_system   ;
;             |altera_jtag_dc_streaming:normal.jtag_dc_streaming|                                                                         ; 184.2 (0.0)          ; 231.5 (0.0)                      ; 47.3 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 281 (0)             ; 294 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |printer|soc_system:u0|soc_system_f2sdram_only_master:f2sdram_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming                                                                                                                                                                ; altera_jtag_dc_streaming                          ; soc_system   ;
;                |altera_avalon_st_clock_crosser:sink_crosser|                                                                            ; 10.3 (2.3)           ; 26.3 (9.1)                       ; 16.0 (6.8)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 9 (4)               ; 51 (18)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |printer|soc_system:u0|soc_system_f2sdram_only_master:f2sdram_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser                                                                                                                    ; altera_avalon_st_clock_crosser                    ; soc_system   ;
;                   |altera_avalon_st_pipeline_base:output_stage|                                                                         ; 6.8 (6.8)            ; 11.7 (11.7)                      ; 4.8 (4.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 22 (22)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |printer|soc_system:u0|soc_system_f2sdram_only_master:f2sdram_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage                                                                        ; altera_avalon_st_pipeline_base                    ; soc_system   ;
;                   |altera_std_synchronizer_nocut:in_to_out_synchronizer|                                                                ; 0.8 (0.8)            ; 1.5 (1.5)                        ; 0.7 (0.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |printer|soc_system:u0|soc_system_f2sdram_only_master:f2sdram_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer_nocut:in_to_out_synchronizer                                                               ; altera_std_synchronizer_nocut                     ; soc_system   ;
;                   |altera_std_synchronizer_nocut:out_to_in_synchronizer|                                                                ; 0.3 (0.3)            ; 4.0 (4.0)                        ; 3.7 (3.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 8 (8)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |printer|soc_system:u0|soc_system_f2sdram_only_master:f2sdram_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer_nocut:out_to_in_synchronizer                                                               ; altera_std_synchronizer_nocut                     ; soc_system   ;
;                |altera_jtag_src_crosser:source_crosser|                                                                                 ; 1.0 (0.8)            ; 12.9 (8.4)                       ; 11.9 (7.6)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 27 (18)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |printer|soc_system:u0|soc_system_f2sdram_only_master:f2sdram_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser                                                                                                                         ; altera_jtag_src_crosser                           ; soc_system   ;
;                   |altera_jtag_control_signal_crosser:crosser|                                                                          ; 0.2 (0.2)            ; 4.5 (0.7)                        ; 4.3 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 9 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |printer|soc_system:u0|soc_system_f2sdram_only_master:f2sdram_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|altera_jtag_control_signal_crosser:crosser                                                                              ; altera_jtag_control_signal_crosser                ; soc_system   ;
;                      |altera_std_synchronizer:synchronizer|                                                                             ; 0.0 (0.0)            ; 3.8 (3.8)                        ; 3.8 (3.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 8 (8)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |printer|soc_system:u0|soc_system_f2sdram_only_master:f2sdram_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|altera_jtag_control_signal_crosser:crosser|altera_std_synchronizer:synchronizer                                         ; altera_std_synchronizer                           ; work         ;
;                |altera_jtag_streaming:jtag_streaming|                                                                                   ; 172.9 (167.8)        ; 191.0 (179.7)                    ; 18.1 (12.0)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 270 (263)           ; 213 (194)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |printer|soc_system:u0|soc_system_f2sdram_only_master:f2sdram_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming                                                                                                                           ; altera_jtag_streaming                             ; soc_system   ;
;                   |altera_avalon_st_idle_inserter:idle_inserter|                                                                        ; 1.4 (1.4)            ; 1.5 (1.5)                        ; 0.1 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |printer|soc_system:u0|soc_system_f2sdram_only_master:f2sdram_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_avalon_st_idle_inserter:idle_inserter                                                                              ; altera_avalon_st_idle_inserter                    ; soc_system   ;
;                   |altera_avalon_st_idle_remover:idle_remover|                                                                          ; 1.7 (1.7)            ; 3.0 (3.0)                        ; 1.3 (1.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |printer|soc_system:u0|soc_system_f2sdram_only_master:f2sdram_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_avalon_st_idle_remover:idle_remover                                                                                ; altera_avalon_st_idle_remover                     ; soc_system   ;
;                   |altera_std_synchronizer:clock_sense_reset_n_synchronizer|                                                            ; 0.0 (0.0)            ; 4.0 (4.0)                        ; 4.0 (4.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 8 (8)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |printer|soc_system:u0|soc_system_f2sdram_only_master:f2sdram_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sense_reset_n_synchronizer                                                                  ; altera_std_synchronizer                           ; work         ;
;                   |altera_std_synchronizer:clock_sensor_synchronizer|                                                                   ; 0.5 (0.5)            ; 0.8 (0.8)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |printer|soc_system:u0|soc_system_f2sdram_only_master:f2sdram_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sensor_synchronizer                                                                         ; altera_std_synchronizer                           ; work         ;
;                   |altera_std_synchronizer:clock_to_sample_div2_synchronizer|                                                           ; 0.9 (0.9)            ; 1.1 (1.1)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |printer|soc_system:u0|soc_system_f2sdram_only_master:f2sdram_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_to_sample_div2_synchronizer                                                                 ; altera_std_synchronizer                           ; work         ;
;                   |altera_std_synchronizer:reset_to_sample_synchronizer|                                                                ; 0.6 (0.6)            ; 0.8 (0.8)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |printer|soc_system:u0|soc_system_f2sdram_only_master:f2sdram_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:reset_to_sample_synchronizer                                                                      ; altera_std_synchronizer                           ; work         ;
;                |altera_std_synchronizer:synchronizer|                                                                                   ; 0.0 (0.0)            ; 1.3 (1.3)                        ; 1.3 (1.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |printer|soc_system:u0|soc_system_f2sdram_only_master:f2sdram_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer                                                                                                                           ; altera_std_synchronizer                           ; work         ;
;             |altera_jtag_sld_node:node|                                                                                                 ; 1.2 (0.0)            ; 1.3 (0.0)                        ; 0.2 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |printer|soc_system:u0|soc_system_f2sdram_only_master:f2sdram_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_sld_node:node                                                                                                                                                                                        ; altera_jtag_sld_node                              ; soc_system   ;
;                |sld_virtual_jtag_basic:sld_virtual_jtag_component|                                                                      ; 1.2 (1.2)            ; 1.3 (1.3)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |printer|soc_system:u0|soc_system_f2sdram_only_master:f2sdram_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_sld_node:node|sld_virtual_jtag_basic:sld_virtual_jtag_component                                                                                                                                      ; sld_virtual_jtag_basic                            ; work         ;
;          |altera_avalon_st_packets_to_bytes:p2b|                                                                                        ; 12.8 (12.8)          ; 13.7 (13.7)                      ; 0.8 (0.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 26 (26)             ; 16 (16)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |printer|soc_system:u0|soc_system_f2sdram_only_master:f2sdram_only_master|altera_avalon_st_packets_to_bytes:p2b                                                                                                                                                                                                                                             ; altera_avalon_st_packets_to_bytes                 ; soc_system   ;
;          |altera_reset_controller:rst_controller|                                                                                       ; 0.0 (0.0)            ; 1.5 (0.0)                        ; 1.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 3 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |printer|soc_system:u0|soc_system_f2sdram_only_master:f2sdram_only_master|altera_reset_controller:rst_controller                                                                                                                                                                                                                                            ; altera_reset_controller                           ; soc_system   ;
;             |altera_reset_synchronizer:alt_rst_sync_uq1|                                                                                ; 0.0 (0.0)            ; 1.5 (1.5)                        ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |printer|soc_system:u0|soc_system_f2sdram_only_master:f2sdram_only_master|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1                                                                                                                                                                                                 ; altera_reset_synchronizer                         ; soc_system   ;
;       |soc_system_f2sdram_only_master:fpga_only_master|                                                                                 ; 349.0 (0.0)          ; 425.8 (0.0)                      ; 78.3 (0.0)                                        ; 1.5 (0.0)                        ; 0.0 (0.0)            ; 550 (0)             ; 501 (0)                   ; 0 (0)         ; 512               ; 1     ; 0          ; 0    ; 0            ; |printer|soc_system:u0|soc_system_f2sdram_only_master:fpga_only_master                                                                                                                                                                                                                                                                                      ; soc_system_f2sdram_only_master                    ; soc_system   ;
;          |altera_avalon_packets_to_master:transacto|                                                                                    ; 126.4 (0.0)          ; 143.9 (0.0)                      ; 19.0 (0.0)                                        ; 1.5 (0.0)                        ; 0.0 (0.0)            ; 200 (0)             ; 162 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |printer|soc_system:u0|soc_system_f2sdram_only_master:fpga_only_master|altera_avalon_packets_to_master:transacto                                                                                                                                                                                                                                            ; altera_avalon_packets_to_master                   ; soc_system   ;
;             |packets_to_master:p2m|                                                                                                     ; 126.4 (126.4)        ; 143.9 (143.9)                    ; 19.0 (19.0)                                       ; 1.5 (1.5)                        ; 0.0 (0.0)            ; 200 (200)           ; 162 (162)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |printer|soc_system:u0|soc_system_f2sdram_only_master:fpga_only_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m                                                                                                                                                                                                                      ; packets_to_master                                 ; soc_system   ;
;          |altera_avalon_sc_fifo:fifo|                                                                                                   ; 14.8 (14.8)          ; 15.5 (15.5)                      ; 0.7 (0.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 26 (26)             ; 17 (17)                   ; 0 (0)         ; 512               ; 1     ; 0          ; 0    ; 0            ; |printer|soc_system:u0|soc_system_f2sdram_only_master:fpga_only_master|altera_avalon_sc_fifo:fifo                                                                                                                                                                                                                                                           ; altera_avalon_sc_fifo                             ; soc_system   ;
;             |altsyncram:mem_rtl_0|                                                                                                      ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 512               ; 1     ; 0          ; 0    ; 0            ; |printer|soc_system:u0|soc_system_f2sdram_only_master:fpga_only_master|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0                                                                                                                                                                                                                                      ; altsyncram                                        ; work         ;
;                |altsyncram_g0n1:auto_generated|                                                                                         ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 512               ; 1     ; 0          ; 0    ; 0            ; |printer|soc_system:u0|soc_system_f2sdram_only_master:fpga_only_master|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0|altsyncram_g0n1:auto_generated                                                                                                                                                                                                       ; altsyncram_g0n1                                   ; work         ;
;          |altera_avalon_st_bytes_to_packets:b2p|                                                                                        ; 9.0 (9.0)            ; 9.9 (9.9)                        ; 0.9 (0.9)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 13 (13)             ; 13 (13)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |printer|soc_system:u0|soc_system_f2sdram_only_master:fpga_only_master|altera_avalon_st_bytes_to_packets:b2p                                                                                                                                                                                                                                                ; altera_avalon_st_bytes_to_packets                 ; soc_system   ;
;          |altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|                                                             ; 185.3 (0.0)          ; 241.4 (0.0)                      ; 56.0 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 284 (0)             ; 289 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |printer|soc_system:u0|soc_system_f2sdram_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master                                                                                                                                                                                                                     ; altera_avalon_st_jtag_interface                   ; soc_system   ;
;             |altera_jtag_dc_streaming:normal.jtag_dc_streaming|                                                                         ; 184.0 (0.0)          ; 240.1 (0.0)                      ; 56.1 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 281 (0)             ; 289 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |printer|soc_system:u0|soc_system_f2sdram_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming                                                                                                                                                                   ; altera_jtag_dc_streaming                          ; soc_system   ;
;                |altera_avalon_st_clock_crosser:sink_crosser|                                                                            ; 11.2 (3.7)           ; 25.6 (9.7)                       ; 14.4 (6.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 9 (4)               ; 50 (18)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |printer|soc_system:u0|soc_system_f2sdram_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser                                                                                                                       ; altera_avalon_st_clock_crosser                    ; soc_system   ;
;                   |altera_avalon_st_pipeline_base:output_stage|                                                                         ; 7.0 (7.0)            ; 11.7 (11.7)                      ; 4.7 (4.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 21 (21)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |printer|soc_system:u0|soc_system_f2sdram_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage                                                                           ; altera_avalon_st_pipeline_base                    ; soc_system   ;
;                   |altera_std_synchronizer_nocut:in_to_out_synchronizer|                                                                ; 0.3 (0.3)            ; 1.2 (1.2)                        ; 0.8 (0.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |printer|soc_system:u0|soc_system_f2sdram_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer_nocut:in_to_out_synchronizer                                                                  ; altera_std_synchronizer_nocut                     ; soc_system   ;
;                   |altera_std_synchronizer_nocut:out_to_in_synchronizer|                                                                ; 0.2 (0.2)            ; 3.1 (3.1)                        ; 3.0 (3.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 8 (8)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |printer|soc_system:u0|soc_system_f2sdram_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer_nocut:out_to_in_synchronizer                                                                  ; altera_std_synchronizer_nocut                     ; soc_system   ;
;                |altera_jtag_src_crosser:source_crosser|                                                                                 ; 0.9 (0.8)            ; 12.6 (8.3)                       ; 11.7 (7.5)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 27 (18)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |printer|soc_system:u0|soc_system_f2sdram_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser                                                                                                                            ; altera_jtag_src_crosser                           ; soc_system   ;
;                   |altera_jtag_control_signal_crosser:crosser|                                                                          ; 0.2 (0.2)            ; 4.3 (0.7)                        ; 4.2 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 9 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |printer|soc_system:u0|soc_system_f2sdram_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|altera_jtag_control_signal_crosser:crosser                                                                                 ; altera_jtag_control_signal_crosser                ; soc_system   ;
;                      |altera_std_synchronizer:synchronizer|                                                                             ; 0.0 (0.0)            ; 3.7 (3.7)                        ; 3.7 (3.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 8 (8)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |printer|soc_system:u0|soc_system_f2sdram_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|altera_jtag_control_signal_crosser:crosser|altera_std_synchronizer:synchronizer                                            ; altera_std_synchronizer                           ; work         ;
;                |altera_jtag_streaming:jtag_streaming|                                                                                   ; 171.2 (165.3)        ; 200.6 (189.1)                    ; 29.3 (23.7)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 270 (263)           ; 209 (190)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |printer|soc_system:u0|soc_system_f2sdram_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming                                                                                                                              ; altera_jtag_streaming                             ; soc_system   ;
;                   |altera_avalon_st_idle_inserter:idle_inserter|                                                                        ; 1.3 (1.3)            ; 1.3 (1.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |printer|soc_system:u0|soc_system_f2sdram_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_avalon_st_idle_inserter:idle_inserter                                                                                 ; altera_avalon_st_idle_inserter                    ; soc_system   ;
;                   |altera_avalon_st_idle_remover:idle_remover|                                                                          ; 2.2 (2.2)            ; 2.7 (2.7)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |printer|soc_system:u0|soc_system_f2sdram_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_avalon_st_idle_remover:idle_remover                                                                                   ; altera_avalon_st_idle_remover                     ; soc_system   ;
;                   |altera_std_synchronizer:clock_sense_reset_n_synchronizer|                                                            ; 0.0 (0.0)            ; 4.0 (4.0)                        ; 4.0 (4.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 8 (8)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |printer|soc_system:u0|soc_system_f2sdram_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sense_reset_n_synchronizer                                                                     ; altera_std_synchronizer                           ; work         ;
;                   |altera_std_synchronizer:clock_sensor_synchronizer|                                                                   ; 0.5 (0.5)            ; 1.2 (1.2)                        ; 0.7 (0.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |printer|soc_system:u0|soc_system_f2sdram_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sensor_synchronizer                                                                            ; altera_std_synchronizer                           ; work         ;
;                   |altera_std_synchronizer:clock_to_sample_div2_synchronizer|                                                           ; 0.9 (0.9)            ; 1.2 (1.2)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |printer|soc_system:u0|soc_system_f2sdram_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_to_sample_div2_synchronizer                                                                    ; altera_std_synchronizer                           ; work         ;
;                   |altera_std_synchronizer:reset_to_sample_synchronizer|                                                                ; 0.9 (0.9)            ; 1.2 (1.2)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |printer|soc_system:u0|soc_system_f2sdram_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:reset_to_sample_synchronizer                                                                         ; altera_std_synchronizer                           ; work         ;
;                |altera_std_synchronizer:synchronizer|                                                                                   ; 0.7 (0.7)            ; 1.3 (1.3)                        ; 0.7 (0.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |printer|soc_system:u0|soc_system_f2sdram_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer                                                                                                                              ; altera_std_synchronizer                           ; work         ;
;             |altera_jtag_sld_node:node|                                                                                                 ; 1.3 (0.0)            ; 1.3 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |printer|soc_system:u0|soc_system_f2sdram_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_sld_node:node                                                                                                                                                                                           ; altera_jtag_sld_node                              ; soc_system   ;
;                |sld_virtual_jtag_basic:sld_virtual_jtag_component|                                                                      ; 1.3 (1.3)            ; 1.3 (1.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |printer|soc_system:u0|soc_system_f2sdram_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_sld_node:node|sld_virtual_jtag_basic:sld_virtual_jtag_component                                                                                                                                         ; sld_virtual_jtag_basic                            ; work         ;
;          |altera_avalon_st_packets_to_bytes:p2b|                                                                                        ; 13.5 (13.5)          ; 13.7 (13.7)                      ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 26 (26)             ; 17 (17)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |printer|soc_system:u0|soc_system_f2sdram_only_master:fpga_only_master|altera_avalon_st_packets_to_bytes:p2b                                                                                                                                                                                                                                                ; altera_avalon_st_packets_to_bytes                 ; soc_system   ;
;          |altera_reset_controller:rst_controller|                                                                                       ; 0.0 (0.0)            ; 1.5 (0.0)                        ; 1.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 3 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |printer|soc_system:u0|soc_system_f2sdram_only_master:fpga_only_master|altera_reset_controller:rst_controller                                                                                                                                                                                                                                               ; altera_reset_controller                           ; soc_system   ;
;             |altera_reset_synchronizer:alt_rst_sync_uq1|                                                                                ; 0.0 (0.0)            ; 1.5 (1.5)                        ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |printer|soc_system:u0|soc_system_f2sdram_only_master:fpga_only_master|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1                                                                                                                                                                                                    ; altera_reset_synchronizer                         ; soc_system   ;
;       |soc_system_f2sdram_only_master:hps_only_master|                                                                                  ; 364.4 (0.0)          ; 437.3 (0.0)                      ; 74.5 (0.0)                                        ; 1.6 (0.0)                        ; 0.0 (0.0)            ; 574 (0)             ; 501 (0)                   ; 0 (0)         ; 512               ; 1     ; 0          ; 0    ; 0            ; |printer|soc_system:u0|soc_system_f2sdram_only_master:hps_only_master                                                                                                                                                                                                                                                                                       ; soc_system_f2sdram_only_master                    ; soc_system   ;
;          |altera_avalon_packets_to_master:transacto|                                                                                    ; 143.6 (0.0)          ; 161.3 (0.0)                      ; 18.7 (0.0)                                        ; 1.0 (0.0)                        ; 0.0 (0.0)            ; 225 (0)             ; 166 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |printer|soc_system:u0|soc_system_f2sdram_only_master:hps_only_master|altera_avalon_packets_to_master:transacto                                                                                                                                                                                                                                             ; altera_avalon_packets_to_master                   ; soc_system   ;
;             |packets_to_master:p2m|                                                                                                     ; 143.6 (143.6)        ; 161.3 (161.3)                    ; 18.7 (18.7)                                       ; 1.0 (1.0)                        ; 0.0 (0.0)            ; 225 (225)           ; 166 (166)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |printer|soc_system:u0|soc_system_f2sdram_only_master:hps_only_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m                                                                                                                                                                                                                       ; packets_to_master                                 ; soc_system   ;
;          |altera_avalon_sc_fifo:fifo|                                                                                                   ; 13.7 (13.7)          ; 14.3 (14.3)                      ; 0.7 (0.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 26 (26)             ; 18 (18)                   ; 0 (0)         ; 512               ; 1     ; 0          ; 0    ; 0            ; |printer|soc_system:u0|soc_system_f2sdram_only_master:hps_only_master|altera_avalon_sc_fifo:fifo                                                                                                                                                                                                                                                            ; altera_avalon_sc_fifo                             ; soc_system   ;
;             |altsyncram:mem_rtl_0|                                                                                                      ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 512               ; 1     ; 0          ; 0    ; 0            ; |printer|soc_system:u0|soc_system_f2sdram_only_master:hps_only_master|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0                                                                                                                                                                                                                                       ; altsyncram                                        ; work         ;
;                |altsyncram_g0n1:auto_generated|                                                                                         ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 512               ; 1     ; 0          ; 0    ; 0            ; |printer|soc_system:u0|soc_system_f2sdram_only_master:hps_only_master|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0|altsyncram_g0n1:auto_generated                                                                                                                                                                                                        ; altsyncram_g0n1                                   ; work         ;
;          |altera_avalon_st_bytes_to_packets:b2p|                                                                                        ; 7.0 (7.0)            ; 10.6 (10.6)                      ; 3.7 (3.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 12 (12)             ; 15 (15)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |printer|soc_system:u0|soc_system_f2sdram_only_master:hps_only_master|altera_avalon_st_bytes_to_packets:b2p                                                                                                                                                                                                                                                 ; altera_avalon_st_bytes_to_packets                 ; soc_system   ;
;          |altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|                                                             ; 186.6 (0.0)          ; 235.9 (0.0)                      ; 49.8 (0.0)                                        ; 0.4 (0.0)                        ; 0.0 (0.0)            ; 284 (0)             ; 283 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |printer|soc_system:u0|soc_system_f2sdram_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master                                                                                                                                                                                                                      ; altera_avalon_st_jtag_interface                   ; soc_system   ;
;             |altera_jtag_dc_streaming:normal.jtag_dc_streaming|                                                                         ; 185.2 (0.0)          ; 234.7 (0.0)                      ; 49.9 (0.0)                                        ; 0.4 (0.0)                        ; 0.0 (0.0)            ; 281 (0)             ; 283 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |printer|soc_system:u0|soc_system_f2sdram_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming                                                                                                                                                                    ; altera_jtag_dc_streaming                          ; soc_system   ;
;                |altera_avalon_st_clock_crosser:sink_crosser|                                                                            ; 11.4 (3.3)           ; 25.2 (8.5)                       ; 14.2 (5.6)                                        ; 0.4 (0.4)                        ; 0.0 (0.0)            ; 9 (4)               ; 51 (19)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |printer|soc_system:u0|soc_system_f2sdram_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser                                                                                                                        ; altera_avalon_st_clock_crosser                    ; soc_system   ;
;                   |altera_avalon_st_pipeline_base:output_stage|                                                                         ; 7.0 (7.0)            ; 11.7 (11.7)                      ; 4.7 (4.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 21 (21)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |printer|soc_system:u0|soc_system_f2sdram_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage                                                                            ; altera_avalon_st_pipeline_base                    ; soc_system   ;
;                   |altera_std_synchronizer_nocut:in_to_out_synchronizer|                                                                ; 0.9 (0.9)            ; 1.0 (1.0)                        ; 0.1 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |printer|soc_system:u0|soc_system_f2sdram_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer_nocut:in_to_out_synchronizer                                                                   ; altera_std_synchronizer_nocut                     ; soc_system   ;
;                   |altera_std_synchronizer_nocut:out_to_in_synchronizer|                                                                ; 0.2 (0.2)            ; 4.0 (4.0)                        ; 3.8 (3.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 8 (8)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |printer|soc_system:u0|soc_system_f2sdram_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer_nocut:out_to_in_synchronizer                                                                   ; altera_std_synchronizer_nocut                     ; soc_system   ;
;                |altera_jtag_src_crosser:source_crosser|                                                                                 ; 1.3 (1.1)            ; 12.2 (8.1)                       ; 10.9 (7.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 27 (18)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |printer|soc_system:u0|soc_system_f2sdram_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser                                                                                                                             ; altera_jtag_src_crosser                           ; soc_system   ;
;                   |altera_jtag_control_signal_crosser:crosser|                                                                          ; 0.2 (0.2)            ; 4.1 (0.5)                        ; 3.9 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 9 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |printer|soc_system:u0|soc_system_f2sdram_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|altera_jtag_control_signal_crosser:crosser                                                                                  ; altera_jtag_control_signal_crosser                ; soc_system   ;
;                      |altera_std_synchronizer:synchronizer|                                                                             ; 0.0 (0.0)            ; 3.6 (3.6)                        ; 3.6 (3.6)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 8 (8)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |printer|soc_system:u0|soc_system_f2sdram_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|altera_jtag_control_signal_crosser:crosser|altera_std_synchronizer:synchronizer                                             ; altera_std_synchronizer                           ; work         ;
;                |altera_jtag_streaming:jtag_streaming|                                                                                   ; 172.6 (167.6)        ; 195.9 (183.2)                    ; 23.3 (15.7)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 270 (263)           ; 202 (183)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |printer|soc_system:u0|soc_system_f2sdram_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming                                                                                                                               ; altera_jtag_streaming                             ; soc_system   ;
;                   |altera_avalon_st_idle_inserter:idle_inserter|                                                                        ; 1.1 (1.1)            ; 1.8 (1.8)                        ; 0.8 (0.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |printer|soc_system:u0|soc_system_f2sdram_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_avalon_st_idle_inserter:idle_inserter                                                                                  ; altera_avalon_st_idle_inserter                    ; soc_system   ;
;                   |altera_avalon_st_idle_remover:idle_remover|                                                                          ; 1.8 (1.8)            ; 3.1 (3.1)                        ; 1.2 (1.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |printer|soc_system:u0|soc_system_f2sdram_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_avalon_st_idle_remover:idle_remover                                                                                    ; altera_avalon_st_idle_remover                     ; soc_system   ;
;                   |altera_std_synchronizer:clock_sense_reset_n_synchronizer|                                                            ; 0.0 (0.0)            ; 4.2 (4.2)                        ; 4.2 (4.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 8 (8)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |printer|soc_system:u0|soc_system_f2sdram_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sense_reset_n_synchronizer                                                                      ; altera_std_synchronizer                           ; work         ;
;                   |altera_std_synchronizer:clock_sensor_synchronizer|                                                                   ; 0.9 (0.9)            ; 0.9 (0.9)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |printer|soc_system:u0|soc_system_f2sdram_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sensor_synchronizer                                                                             ; altera_std_synchronizer                           ; work         ;
;                   |altera_std_synchronizer:clock_to_sample_div2_synchronizer|                                                           ; 0.8 (0.8)            ; 1.2 (1.2)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |printer|soc_system:u0|soc_system_f2sdram_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_to_sample_div2_synchronizer                                                                     ; altera_std_synchronizer                           ; work         ;
;                   |altera_std_synchronizer:reset_to_sample_synchronizer|                                                                ; 0.3 (0.3)            ; 1.5 (1.5)                        ; 1.2 (1.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |printer|soc_system:u0|soc_system_f2sdram_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:reset_to_sample_synchronizer                                                                          ; altera_std_synchronizer                           ; work         ;
;                |altera_std_synchronizer:synchronizer|                                                                                   ; 0.0 (0.0)            ; 1.5 (1.5)                        ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |printer|soc_system:u0|soc_system_f2sdram_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer                                                                                                                               ; altera_std_synchronizer                           ; work         ;
;             |altera_jtag_sld_node:node|                                                                                                 ; 1.2 (0.0)            ; 1.2 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |printer|soc_system:u0|soc_system_f2sdram_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_sld_node:node                                                                                                                                                                                            ; altera_jtag_sld_node                              ; soc_system   ;
;                |sld_virtual_jtag_basic:sld_virtual_jtag_component|                                                                      ; 1.2 (1.2)            ; 1.2 (1.2)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |printer|soc_system:u0|soc_system_f2sdram_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_sld_node:node|sld_virtual_jtag_basic:sld_virtual_jtag_component                                                                                                                                          ; sld_virtual_jtag_basic                            ; work         ;
;          |altera_avalon_st_packets_to_bytes:p2b|                                                                                        ; 13.6 (13.6)          ; 13.7 (13.7)                      ; 0.2 (0.2)                                         ; 0.1 (0.1)                        ; 0.0 (0.0)            ; 26 (26)             ; 16 (16)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |printer|soc_system:u0|soc_system_f2sdram_only_master:hps_only_master|altera_avalon_st_packets_to_bytes:p2b                                                                                                                                                                                                                                                 ; altera_avalon_st_packets_to_bytes                 ; soc_system   ;
;          |altera_reset_controller:rst_controller|                                                                                       ; 0.0 (0.0)            ; 1.5 (0.0)                        ; 1.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 3 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |printer|soc_system:u0|soc_system_f2sdram_only_master:hps_only_master|altera_reset_controller:rst_controller                                                                                                                                                                                                                                                ; altera_reset_controller                           ; soc_system   ;
;             |altera_reset_synchronizer:alt_rst_sync_uq1|                                                                                ; 0.0 (0.0)            ; 1.5 (1.5)                        ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |printer|soc_system:u0|soc_system_f2sdram_only_master:hps_only_master|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1                                                                                                                                                                                                     ; altera_reset_synchronizer                         ; soc_system   ;
;       |soc_system_fans:fans|                                                                                                            ; 3.0 (3.0)            ; 3.0 (3.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |printer|soc_system:u0|soc_system_fans:fans                                                                                                                                                                                                                                                                                                                 ; soc_system_fans                                   ; soc_system   ;
;       |soc_system_flags_in:flags_in|                                                                                                    ; 2.0 (2.0)            ; 3.5 (3.5)                        ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |printer|soc_system:u0|soc_system_flags_in:flags_in                                                                                                                                                                                                                                                                                                         ; soc_system_flags_in                               ; soc_system   ;
;       |soc_system_flags_in:stepper_1_steps_in|                                                                                          ; 16.6 (16.6)          ; 17.0 (17.0)                      ; 0.7 (0.7)                                         ; 0.3 (0.3)                        ; 0.0 (0.0)            ; 33 (33)             ; 32 (32)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |printer|soc_system:u0|soc_system_flags_in:stepper_1_steps_in                                                                                                                                                                                                                                                                                               ; soc_system_flags_in                               ; soc_system   ;
;       |soc_system_flags_in:stepper_2_steps_in|                                                                                          ; 16.3 (16.3)          ; 16.5 (16.5)                      ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 33 (33)             ; 32 (32)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |printer|soc_system:u0|soc_system_flags_in:stepper_2_steps_in                                                                                                                                                                                                                                                                                               ; soc_system_flags_in                               ; soc_system   ;
;       |soc_system_flags_in:stepper_3_steps_in|                                                                                          ; 17.1 (17.1)          ; 17.5 (17.5)                      ; 1.0 (1.0)                                         ; 0.6 (0.6)                        ; 0.0 (0.0)            ; 33 (33)             ; 32 (32)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |printer|soc_system:u0|soc_system_flags_in:stepper_3_steps_in                                                                                                                                                                                                                                                                                               ; soc_system_flags_in                               ; soc_system   ;
;       |soc_system_flags_in:stepper_4_steps_in|                                                                                          ; 16.6 (16.6)          ; 19.2 (19.2)                      ; 3.2 (3.2)                                         ; 0.6 (0.6)                        ; 0.0 (0.0)            ; 33 (33)             ; 32 (32)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |printer|soc_system:u0|soc_system_flags_in:stepper_4_steps_in                                                                                                                                                                                                                                                                                               ; soc_system_flags_in                               ; soc_system   ;
;       |soc_system_hps_0:hps_0|                                                                                                          ; 0.5 (0.0)            ; 0.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |printer|soc_system:u0|soc_system_hps_0:hps_0                                                                                                                                                                                                                                                                                                               ; soc_system_hps_0                                  ; soc_system   ;
;          |soc_system_hps_0_fpga_interfaces:fpga_interfaces|                                                                             ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |printer|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_fpga_interfaces:fpga_interfaces                                                                                                                                                                                                                                                              ; soc_system_hps_0_fpga_interfaces                  ; soc_system   ;
;          |soc_system_hps_0_hps_io:hps_io|                                                                                               ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |printer|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io                                                                                                                                                                                                                                                                                ; soc_system_hps_0_hps_io                           ; soc_system   ;
;             |soc_system_hps_0_hps_io_border:border|                                                                                     ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |printer|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border                                                                                                                                                                                                                                          ; soc_system_hps_0_hps_io_border                    ; soc_system   ;
;                |hps_sdram:hps_sdram_inst|                                                                                               ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |printer|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst                                                                                                                                                                                                                 ; hps_sdram                                         ; soc_system   ;
;                   |altera_mem_if_dll_cyclonev:dll|                                                                                      ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |printer|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_dll_cyclonev:dll                                                                                                                                                                                  ; altera_mem_if_dll_cyclonev                        ; soc_system   ;
;                   |altera_mem_if_hard_memory_controller_top_cyclonev:c0|                                                                ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |printer|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0                                                                                                                                                            ; altera_mem_if_hard_memory_controller_top_cyclonev ; soc_system   ;
;                   |altera_mem_if_oct_cyclonev:oct|                                                                                      ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |printer|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct                                                                                                                                                                                  ; altera_mem_if_oct_cyclonev                        ; soc_system   ;
;                   |hps_sdram_p0:p0|                                                                                                     ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |printer|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0                                                                                                                                                                                                 ; hps_sdram_p0                                      ; soc_system   ;
;                      |hps_sdram_p0_acv_hard_memphy:umemphy|                                                                             ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |printer|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy                                                                                                                                                            ; hps_sdram_p0_acv_hard_memphy                      ; soc_system   ;
;                         |hps_sdram_p0_acv_hard_io_pads:uio_pads|                                                                        ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |printer|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads                                                                                                                     ; hps_sdram_p0_acv_hard_io_pads                     ; soc_system   ;
;                            |hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|                                                         ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |printer|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads                                                                  ; hps_sdram_p0_acv_hard_addr_cmd_pads               ; soc_system   ;
;                               |altddio_out:clock_gen[0].umem_ck_pad|                                                                    ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |printer|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|altddio_out:clock_gen[0].umem_ck_pad                             ; altddio_out                                       ; work         ;
;                                  |ddio_out_uqe:auto_generated|                                                                          ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |printer|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|altddio_out:clock_gen[0].umem_ck_pad|ddio_out_uqe:auto_generated ; ddio_out_uqe                                      ; work         ;
;                               |hps_sdram_p0_acv_ldc:address_gen[0].acv_ac_ldc|                                                          ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |printer|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[0].acv_ac_ldc                   ; hps_sdram_p0_acv_ldc                              ; soc_system   ;
;                               |hps_sdram_p0_acv_ldc:address_gen[19].acv_ac_ldc|                                                         ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |printer|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[19].acv_ac_ldc                  ; hps_sdram_p0_acv_ldc                              ; soc_system   ;
;                               |hps_sdram_p0_acv_ldc:address_gen[20].acv_ac_ldc|                                                         ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |printer|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[20].acv_ac_ldc                  ; hps_sdram_p0_acv_ldc                              ; soc_system   ;
;                               |hps_sdram_p0_acv_ldc:address_gen[24].acv_ac_ldc|                                                         ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |printer|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[24].acv_ac_ldc                  ; hps_sdram_p0_acv_ldc                              ; soc_system   ;
;                               |hps_sdram_p0_acv_ldc:address_gen[8].acv_ac_ldc|                                                          ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |printer|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[8].acv_ac_ldc                   ; hps_sdram_p0_acv_ldc                              ; soc_system   ;
;                               |hps_sdram_p0_clock_pair_generator:clock_gen[0].uclk_generator|                                           ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |printer|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_clock_pair_generator:clock_gen[0].uclk_generator    ; hps_sdram_p0_clock_pair_generator                 ; soc_system   ;
;                               |hps_sdram_p0_generic_ddio:uaddress_pad|                                                                  ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |printer|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:uaddress_pad                           ; hps_sdram_p0_generic_ddio                         ; soc_system   ;
;                               |hps_sdram_p0_generic_ddio:ubank_pad|                                                                     ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |printer|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:ubank_pad                              ; hps_sdram_p0_generic_ddio                         ; soc_system   ;
;                               |hps_sdram_p0_generic_ddio:ucmd_pad|                                                                      ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |printer|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:ucmd_pad                               ; hps_sdram_p0_generic_ddio                         ; soc_system   ;
;                               |hps_sdram_p0_generic_ddio:ureset_n_pad|                                                                  ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |printer|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:ureset_n_pad                           ; hps_sdram_p0_generic_ddio                         ; soc_system   ;
;                            |hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|                                                             ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |printer|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs                                                                      ; hps_sdram_p0_altdqdqs                             ; soc_system   ;
;                               |altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|                                             ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |printer|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst          ; altdq_dqs2_acv_connect_to_hard_phy_cyclonev       ; soc_system   ;
;                            |hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|                                                             ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |printer|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs                                                                      ; hps_sdram_p0_altdqdqs                             ; soc_system   ;
;                               |altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|                                             ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |printer|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst          ; altdq_dqs2_acv_connect_to_hard_phy_cyclonev       ; soc_system   ;
;                            |hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|                                                             ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |printer|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs                                                                      ; hps_sdram_p0_altdqdqs                             ; soc_system   ;
;                               |altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|                                             ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |printer|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst          ; altdq_dqs2_acv_connect_to_hard_phy_cyclonev       ; soc_system   ;
;                            |hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|                                                             ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |printer|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs                                                                      ; hps_sdram_p0_altdqdqs                             ; soc_system   ;
;                               |altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|                                             ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |printer|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst          ; altdq_dqs2_acv_connect_to_hard_phy_cyclonev       ; soc_system   ;
;                         |hps_sdram_p0_acv_ldc:memphy_ldc|                                                                               ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |printer|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc                                                                                                                            ; hps_sdram_p0_acv_ldc                              ; soc_system   ;
;                   |hps_sdram_pll:pll|                                                                                                   ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |printer|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll                                                                                                                                                                                               ; hps_sdram_pll                                     ; soc_system   ;
;       |soc_system_jtag_uart:jtag_uart|                                                                                                  ; 62.1 (17.1)          ; 80.0 (18.8)                      ; 17.9 (1.7)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 118 (37)            ; 111 (13)                  ; 0 (0)         ; 1024              ; 2     ; 0          ; 0    ; 0            ; |printer|soc_system:u0|soc_system_jtag_uart:jtag_uart                                                                                                                                                                                                                                                                                                       ; soc_system_jtag_uart                              ; soc_system   ;
;          |alt_jtag_atlantic:soc_system_jtag_uart_alt_jtag_atlantic|                                                                     ; 20.9 (20.9)          ; 35.1 (35.1)                      ; 14.2 (14.2)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 34 (34)             ; 53 (53)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |printer|soc_system:u0|soc_system_jtag_uart:jtag_uart|alt_jtag_atlantic:soc_system_jtag_uart_alt_jtag_atlantic                                                                                                                                                                                                                                              ; alt_jtag_atlantic                                 ; work         ;
;          |soc_system_jtag_uart_scfifo_r:the_soc_system_jtag_uart_scfifo_r|                                                              ; 12.0 (0.0)           ; 13.5 (0.0)                       ; 1.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 23 (0)              ; 21 (0)                    ; 0 (0)         ; 512               ; 1     ; 0          ; 0    ; 0            ; |printer|soc_system:u0|soc_system_jtag_uart:jtag_uart|soc_system_jtag_uart_scfifo_r:the_soc_system_jtag_uart_scfifo_r                                                                                                                                                                                                                                       ; soc_system_jtag_uart_scfifo_r                     ; soc_system   ;
;             |scfifo:rfifo|                                                                                                              ; 12.0 (0.0)           ; 13.5 (0.0)                       ; 1.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 23 (0)              ; 21 (0)                    ; 0 (0)         ; 512               ; 1     ; 0          ; 0    ; 0            ; |printer|soc_system:u0|soc_system_jtag_uart:jtag_uart|soc_system_jtag_uart_scfifo_r:the_soc_system_jtag_uart_scfifo_r|scfifo:rfifo                                                                                                                                                                                                                          ; scfifo                                            ; work         ;
;                |scfifo_3291:auto_generated|                                                                                             ; 12.0 (0.0)           ; 13.5 (0.0)                       ; 1.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 23 (0)              ; 21 (0)                    ; 0 (0)         ; 512               ; 1     ; 0          ; 0    ; 0            ; |printer|soc_system:u0|soc_system_jtag_uart:jtag_uart|soc_system_jtag_uart_scfifo_r:the_soc_system_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated                                                                                                                                                                                               ; scfifo_3291                                       ; work         ;
;                   |a_dpfifo_5771:dpfifo|                                                                                                ; 12.0 (0.0)           ; 13.5 (0.0)                       ; 1.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 23 (0)              ; 21 (0)                    ; 0 (0)         ; 512               ; 1     ; 0          ; 0    ; 0            ; |printer|soc_system:u0|soc_system_jtag_uart:jtag_uart|soc_system_jtag_uart_scfifo_r:the_soc_system_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo                                                                                                                                                                          ; a_dpfifo_5771                                     ; work         ;
;                      |a_fefifo_7cf:fifo_state|                                                                                          ; 6.0 (3.0)            ; 7.5 (4.5)                        ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 11 (5)              ; 9 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |printer|soc_system:u0|soc_system_jtag_uart:jtag_uart|soc_system_jtag_uart_scfifo_r:the_soc_system_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state                                                                                                                                                  ; a_fefifo_7cf                                      ; work         ;
;                         |cntr_vg7:count_usedw|                                                                                          ; 3.0 (3.0)            ; 3.0 (3.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 6 (6)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |printer|soc_system:u0|soc_system_jtag_uart:jtag_uart|soc_system_jtag_uart_scfifo_r:the_soc_system_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw                                                                                                                             ; cntr_vg7                                          ; work         ;
;                      |altsyncram_7pu1:FIFOram|                                                                                          ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 512               ; 1     ; 0          ; 0    ; 0            ; |printer|soc_system:u0|soc_system_jtag_uart:jtag_uart|soc_system_jtag_uart_scfifo_r:the_soc_system_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram                                                                                                                                                  ; altsyncram_7pu1                                   ; work         ;
;                      |cntr_jgb:rd_ptr_count|                                                                                            ; 3.0 (3.0)            ; 3.0 (3.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 6 (6)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |printer|soc_system:u0|soc_system_jtag_uart:jtag_uart|soc_system_jtag_uart_scfifo_r:the_soc_system_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count                                                                                                                                                    ; cntr_jgb                                          ; work         ;
;                      |cntr_jgb:wr_ptr|                                                                                                  ; 3.0 (3.0)            ; 3.0 (3.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 6 (6)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |printer|soc_system:u0|soc_system_jtag_uart:jtag_uart|soc_system_jtag_uart_scfifo_r:the_soc_system_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr                                                                                                                                                          ; cntr_jgb                                          ; work         ;
;          |soc_system_jtag_uart_scfifo_w:the_soc_system_jtag_uart_scfifo_w|                                                              ; 12.1 (0.0)           ; 12.6 (0.0)                       ; 0.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 24 (0)              ; 24 (0)                    ; 0 (0)         ; 512               ; 1     ; 0          ; 0    ; 0            ; |printer|soc_system:u0|soc_system_jtag_uart:jtag_uart|soc_system_jtag_uart_scfifo_w:the_soc_system_jtag_uart_scfifo_w                                                                                                                                                                                                                                       ; soc_system_jtag_uart_scfifo_w                     ; soc_system   ;
;             |scfifo:wfifo|                                                                                                              ; 12.1 (0.0)           ; 12.6 (0.0)                       ; 0.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 24 (0)              ; 24 (0)                    ; 0 (0)         ; 512               ; 1     ; 0          ; 0    ; 0            ; |printer|soc_system:u0|soc_system_jtag_uart:jtag_uart|soc_system_jtag_uart_scfifo_w:the_soc_system_jtag_uart_scfifo_w|scfifo:wfifo                                                                                                                                                                                                                          ; scfifo                                            ; work         ;
;                |scfifo_3291:auto_generated|                                                                                             ; 12.1 (0.0)           ; 12.6 (0.0)                       ; 0.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 24 (0)              ; 24 (0)                    ; 0 (0)         ; 512               ; 1     ; 0          ; 0    ; 0            ; |printer|soc_system:u0|soc_system_jtag_uart:jtag_uart|soc_system_jtag_uart_scfifo_w:the_soc_system_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated                                                                                                                                                                                               ; scfifo_3291                                       ; work         ;
;                   |a_dpfifo_5771:dpfifo|                                                                                                ; 12.1 (0.0)           ; 12.6 (0.0)                       ; 0.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 24 (0)              ; 24 (0)                    ; 0 (0)         ; 512               ; 1     ; 0          ; 0    ; 0            ; |printer|soc_system:u0|soc_system_jtag_uart:jtag_uart|soc_system_jtag_uart_scfifo_w:the_soc_system_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo                                                                                                                                                                          ; a_dpfifo_5771                                     ; work         ;
;                      |a_fefifo_7cf:fifo_state|                                                                                          ; 6.1 (3.1)            ; 6.6 (3.6)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 12 (6)              ; 12 (4)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |printer|soc_system:u0|soc_system_jtag_uart:jtag_uart|soc_system_jtag_uart_scfifo_w:the_soc_system_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state                                                                                                                                                  ; a_fefifo_7cf                                      ; work         ;
;                         |cntr_vg7:count_usedw|                                                                                          ; 3.0 (3.0)            ; 3.0 (3.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 8 (8)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |printer|soc_system:u0|soc_system_jtag_uart:jtag_uart|soc_system_jtag_uart_scfifo_w:the_soc_system_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw                                                                                                                             ; cntr_vg7                                          ; work         ;
;                      |altsyncram_7pu1:FIFOram|                                                                                          ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 512               ; 1     ; 0          ; 0    ; 0            ; |printer|soc_system:u0|soc_system_jtag_uart:jtag_uart|soc_system_jtag_uart_scfifo_w:the_soc_system_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram                                                                                                                                                  ; altsyncram_7pu1                                   ; work         ;
;                      |cntr_jgb:rd_ptr_count|                                                                                            ; 3.0 (3.0)            ; 3.0 (3.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 6 (6)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |printer|soc_system:u0|soc_system_jtag_uart:jtag_uart|soc_system_jtag_uart_scfifo_w:the_soc_system_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count                                                                                                                                                    ; cntr_jgb                                          ; work         ;
;                      |cntr_jgb:wr_ptr|                                                                                                  ; 3.0 (3.0)            ; 3.0 (3.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 6 (6)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |printer|soc_system:u0|soc_system_jtag_uart:jtag_uart|soc_system_jtag_uart_scfifo_w:the_soc_system_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr                                                                                                                                                          ; cntr_jgb                                          ; work         ;
;       |soc_system_led_pio:led_pio|                                                                                                      ; 6.5 (6.5)            ; 7.0 (7.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 14 (14)             ; 7 (7)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |printer|soc_system:u0|soc_system_led_pio:led_pio                                                                                                                                                                                                                                                                                                           ; soc_system_led_pio                                ; soc_system   ;
;       |soc_system_mm_interconnect_0:mm_interconnect_0|                                                                                  ; 268.0 (0.0)          ; 282.2 (0.0)                      ; 17.2 (0.0)                                        ; 3.0 (0.0)                        ; 0.0 (0.0)            ; 398 (0)             ; 308 (0)                   ; 0 (0)         ; 256               ; 1     ; 0          ; 0    ; 0            ; |printer|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0                                                                                                                                                                                                                                                                                       ; soc_system_mm_interconnect_0                      ; soc_system   ;
;          |altera_avalon_sc_fifo:mm_bridge_0_s0_agent_rdata_fifo|                                                                        ; 9.0 (9.0)            ; 9.5 (9.5)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 14 (14)             ; 12 (12)                   ; 0 (0)         ; 256               ; 1     ; 0          ; 0    ; 0            ; |printer|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mm_bridge_0_s0_agent_rdata_fifo                                                                                                                                                                                                                                 ; altera_avalon_sc_fifo                             ; soc_system   ;
;             |altsyncram:mem_rtl_0|                                                                                                      ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 256               ; 1     ; 0          ; 0    ; 0            ; |printer|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mm_bridge_0_s0_agent_rdata_fifo|altsyncram:mem_rtl_0                                                                                                                                                                                                            ; altsyncram                                        ; work         ;
;                |altsyncram_00n1:auto_generated|                                                                                         ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 256               ; 1     ; 0          ; 0    ; 0            ; |printer|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mm_bridge_0_s0_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_00n1:auto_generated                                                                                                                                                                             ; altsyncram_00n1                                   ; work         ;
;          |altera_avalon_sc_fifo:mm_bridge_0_s0_agent_rsp_fifo|                                                                          ; 49.7 (49.7)          ; 57.8 (57.8)                      ; 8.2 (8.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 33 (33)             ; 113 (113)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |printer|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mm_bridge_0_s0_agent_rsp_fifo                                                                                                                                                                                                                                   ; altera_avalon_sc_fifo                             ; soc_system   ;
;          |altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent|                                                                    ; 53.2 (24.3)          ; 55.2 (25.8)                      ; 2.0 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 97 (47)             ; 29 (7)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |printer|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent                                                                                                                                                                                                                             ; altera_merlin_axi_master_ni                       ; soc_system   ;
;             |altera_merlin_address_alignment:align_address_to_size|                                                                     ; 28.8 (28.8)          ; 29.3 (29.3)                      ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 50 (50)             ; 22 (22)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |printer|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent|altera_merlin_address_alignment:align_address_to_size                                                                                                                                                                       ; altera_merlin_address_alignment                   ; soc_system   ;
;          |altera_merlin_burst_adapter:mm_bridge_0_s0_burst_adapter|                                                                     ; 101.2 (0.0)          ; 105.6 (0.0)                      ; 7.5 (0.0)                                         ; 3.0 (0.0)                        ; 0.0 (0.0)            ; 136 (0)             ; 137 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |printer|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:mm_bridge_0_s0_burst_adapter                                                                                                                                                                                                                              ; altera_merlin_burst_adapter                       ; soc_system   ;
;             |altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|                                           ; 101.2 (100.9)        ; 105.6 (105.4)                    ; 7.5 (7.5)                                         ; 3.0 (3.0)                        ; 0.0 (0.0)            ; 136 (135)           ; 137 (137)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |printer|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:mm_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter                                                                                                                                              ; altera_merlin_burst_adapter_13_1                  ; soc_system   ;
;                |altera_merlin_address_alignment:align_address_to_size|                                                                  ; 0.3 (0.3)            ; 0.3 (0.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |printer|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:mm_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_address_alignment:align_address_to_size                                                                                        ; altera_merlin_address_alignment                   ; soc_system   ;
;          |altera_merlin_slave_agent:mm_bridge_0_s0_agent|                                                                               ; 14.3 (2.8)           ; 14.3 (2.8)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 24 (6)              ; 12 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |printer|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:mm_bridge_0_s0_agent                                                                                                                                                                                                                                        ; altera_merlin_slave_agent                         ; soc_system   ;
;             |altera_merlin_burst_uncompressor:uncompressor|                                                                             ; 11.5 (11.5)          ; 11.5 (11.5)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 18 (18)             ; 12 (12)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |printer|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:mm_bridge_0_s0_agent|altera_merlin_burst_uncompressor:uncompressor                                                                                                                                                                                          ; altera_merlin_burst_uncompressor                  ; soc_system   ;
;          |soc_system_mm_interconnect_0_cmd_mux:cmd_mux|                                                                                 ; 38.2 (36.2)          ; 38.2 (36.2)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 91 (87)             ; 5 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |printer|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_mux:cmd_mux                                                                                                                                                                                                                                          ; soc_system_mm_interconnect_0_cmd_mux              ; soc_system   ;
;             |altera_merlin_arbitrator:arb|                                                                                              ; 2.0 (2.0)            ; 2.0 (2.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |printer|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb                                                                                                                                                                                                             ; altera_merlin_arbitrator                          ; soc_system   ;
;          |soc_system_mm_interconnect_0_rsp_demux:rsp_demux|                                                                             ; 1.5 (1.5)            ; 1.5 (1.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |printer|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_rsp_demux:rsp_demux                                                                                                                                                                                                                                      ; soc_system_mm_interconnect_0_rsp_demux            ; soc_system   ;
;       |soc_system_mm_interconnect_1:mm_interconnect_1|                                                                                  ; 1328.1 (0.0)         ; 1423.4 (0.0)                     ; 113.7 (0.0)                                       ; 18.4 (0.0)                       ; 0.0 (0.0)            ; 2330 (0)            ; 1130 (0)                  ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |printer|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1                                                                                                                                                                                                                                                                                       ; soc_system_mm_interconnect_1                      ; soc_system   ;
;          |altera_avalon_sc_fifo:button_pio_s1_agent_rsp_fifo|                                                                           ; 3.0 (3.0)            ; 3.0 (3.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 7 (7)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |printer|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:button_pio_s1_agent_rsp_fifo                                                                                                                                                                                                                                    ; altera_avalon_sc_fifo                             ; soc_system   ;
;          |altera_avalon_sc_fifo:configuration_1_s1_agent_rsp_fifo|                                                                      ; 3.2 (3.2)            ; 3.3 (3.3)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 6 (6)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |printer|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:configuration_1_s1_agent_rsp_fifo                                                                                                                                                                                                                               ; altera_avalon_sc_fifo                             ; soc_system   ;
;          |altera_avalon_sc_fifo:dipsw_pio_s1_agent_rsp_fifo|                                                                            ; 3.6 (3.6)            ; 3.6 (3.6)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 7 (7)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |printer|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:dipsw_pio_s1_agent_rsp_fifo                                                                                                                                                                                                                                     ; altera_avalon_sc_fifo                             ; soc_system   ;
;          |altera_avalon_sc_fifo:endstops_s1_agent_rsp_fifo|                                                                             ; 3.8 (3.8)            ; 3.8 (3.8)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 6 (6)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |printer|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:endstops_s1_agent_rsp_fifo                                                                                                                                                                                                                                      ; altera_avalon_sc_fifo                             ; soc_system   ;
;          |altera_avalon_sc_fifo:fans_s1_agent_rsp_fifo|                                                                                 ; 3.7 (3.7)            ; 3.9 (3.9)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 6 (6)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |printer|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:fans_s1_agent_rsp_fifo                                                                                                                                                                                                                                          ; altera_avalon_sc_fifo                             ; soc_system   ;
;          |altera_avalon_sc_fifo:flags_in_s1_agent_rsp_fifo|                                                                             ; 4.1 (4.1)            ; 4.1 (4.1)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 7 (7)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |printer|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:flags_in_s1_agent_rsp_fifo                                                                                                                                                                                                                                      ; altera_avalon_sc_fifo                             ; soc_system   ;
;          |altera_avalon_sc_fifo:flags_out_s1_agent_rsp_fifo|                                                                            ; 3.4 (3.4)            ; 3.4 (3.4)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 6 (6)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |printer|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:flags_out_s1_agent_rsp_fifo                                                                                                                                                                                                                                     ; altera_avalon_sc_fifo                             ; soc_system   ;
;          |altera_avalon_sc_fifo:ilc_avalon_slave_agent_rsp_fifo|                                                                        ; 3.3 (3.3)            ; 3.3 (3.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 7 (7)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |printer|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:ilc_avalon_slave_agent_rsp_fifo                                                                                                                                                                                                                                 ; altera_avalon_sc_fifo                             ; soc_system   ;
;          |altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|                                                             ; 3.5 (3.5)            ; 4.0 (4.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 7 (7)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |printer|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo                                                                                                                                                                                                                      ; altera_avalon_sc_fifo                             ; soc_system   ;
;          |altera_avalon_sc_fifo:led_pio_s1_agent_rsp_fifo|                                                                              ; 3.7 (3.7)            ; 3.7 (3.7)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 7 (7)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |printer|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:led_pio_s1_agent_rsp_fifo                                                                                                                                                                                                                                       ; altera_avalon_sc_fifo                             ; soc_system   ;
;          |altera_avalon_sc_fifo:stepper_1_speed_s1_agent_rsp_fifo|                                                                      ; 3.2 (3.2)            ; 4.0 (4.0)                        ; 0.7 (0.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 7 (7)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |printer|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:stepper_1_speed_s1_agent_rsp_fifo                                                                                                                                                                                                                               ; altera_avalon_sc_fifo                             ; soc_system   ;
;          |altera_avalon_sc_fifo:stepper_1_steps_in_s1_agent_rsp_fifo|                                                                   ; 3.6 (3.6)            ; 3.8 (3.8)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 6 (6)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |printer|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:stepper_1_steps_in_s1_agent_rsp_fifo                                                                                                                                                                                                                            ; altera_avalon_sc_fifo                             ; soc_system   ;
;          |altera_avalon_sc_fifo:stepper_1_steps_out_s1_agent_rsp_fifo|                                                                  ; 3.4 (3.4)            ; 3.4 (3.4)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 7 (7)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |printer|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:stepper_1_steps_out_s1_agent_rsp_fifo                                                                                                                                                                                                                           ; altera_avalon_sc_fifo                             ; soc_system   ;
;          |altera_avalon_sc_fifo:stepper_2_speed_s1_agent_rsp_fifo|                                                                      ; 3.2 (3.2)            ; 3.2 (3.2)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 7 (7)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |printer|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:stepper_2_speed_s1_agent_rsp_fifo                                                                                                                                                                                                                               ; altera_avalon_sc_fifo                             ; soc_system   ;
;          |altera_avalon_sc_fifo:stepper_2_steps_in_s1_agent_rsp_fifo|                                                                   ; 3.8 (3.8)            ; 4.2 (4.2)                        ; 0.4 (0.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 7 (7)               ; 6 (6)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |printer|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:stepper_2_steps_in_s1_agent_rsp_fifo                                                                                                                                                                                                                            ; altera_avalon_sc_fifo                             ; soc_system   ;
;          |altera_avalon_sc_fifo:stepper_2_steps_out_s1_agent_rsp_fifo|                                                                  ; 3.4 (3.4)            ; 3.4 (3.4)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 7 (7)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |printer|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:stepper_2_steps_out_s1_agent_rsp_fifo                                                                                                                                                                                                                           ; altera_avalon_sc_fifo                             ; soc_system   ;
;          |altera_avalon_sc_fifo:stepper_3_speed_s1_agent_rsp_fifo|                                                                      ; 3.3 (3.3)            ; 3.3 (3.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 6 (6)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |printer|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:stepper_3_speed_s1_agent_rsp_fifo                                                                                                                                                                                                                               ; altera_avalon_sc_fifo                             ; soc_system   ;
;          |altera_avalon_sc_fifo:stepper_3_steps_in_s1_agent_rsp_fifo|                                                                   ; 3.2 (3.2)            ; 3.2 (3.2)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 7 (7)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |printer|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:stepper_3_steps_in_s1_agent_rsp_fifo                                                                                                                                                                                                                            ; altera_avalon_sc_fifo                             ; soc_system   ;
;          |altera_avalon_sc_fifo:stepper_3_steps_out_s1_agent_rsp_fifo|                                                                  ; 3.4 (3.4)            ; 3.4 (3.4)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 8 (8)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |printer|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:stepper_3_steps_out_s1_agent_rsp_fifo                                                                                                                                                                                                                           ; altera_avalon_sc_fifo                             ; soc_system   ;
;          |altera_avalon_sc_fifo:stepper_4_speed_s1_agent_rsp_fifo|                                                                      ; 3.3 (3.3)            ; 3.8 (3.8)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 6 (6)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |printer|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:stepper_4_speed_s1_agent_rsp_fifo                                                                                                                                                                                                                               ; altera_avalon_sc_fifo                             ; soc_system   ;
;          |altera_avalon_sc_fifo:stepper_4_steps_in_s1_agent_rsp_fifo|                                                                   ; 3.3 (3.3)            ; 3.3 (3.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 7 (7)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |printer|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:stepper_4_steps_in_s1_agent_rsp_fifo                                                                                                                                                                                                                            ; altera_avalon_sc_fifo                             ; soc_system   ;
;          |altera_avalon_sc_fifo:stepper_4_steps_out_s1_agent_rsp_fifo|                                                                  ; 3.1 (3.1)            ; 3.6 (3.6)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 7 (7)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |printer|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:stepper_4_steps_out_s1_agent_rsp_fifo                                                                                                                                                                                                                           ; altera_avalon_sc_fifo                             ; soc_system   ;
;          |altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rsp_fifo|                                                                ; 3.2 (3.2)            ; 3.2 (3.2)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 7 (7)               ; 7 (7)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |printer|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rsp_fifo                                                                                                                                                                                                                         ; altera_avalon_sc_fifo                             ; soc_system   ;
;          |altera_avalon_sc_fifo:temp0_s1_agent_rsp_fifo|                                                                                ; 3.8 (3.8)            ; 4.1 (4.1)                        ; 0.4 (0.4)                                         ; 0.1 (0.1)                        ; 0.0 (0.0)            ; 6 (6)               ; 8 (8)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |printer|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:temp0_s1_agent_rsp_fifo                                                                                                                                                                                                                                         ; altera_avalon_sc_fifo                             ; soc_system   ;
;          |altera_avalon_sc_fifo:temp1_s1_agent_rsp_fifo|                                                                                ; 3.6 (3.6)            ; 3.6 (3.6)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 6 (6)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |printer|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:temp1_s1_agent_rsp_fifo                                                                                                                                                                                                                                         ; altera_avalon_sc_fifo                             ; soc_system   ;
;          |altera_avalon_sc_fifo:temp_bed_bottom_s1_agent_rsp_fifo|                                                                      ; 3.3 (3.3)            ; 3.9 (3.9)                        ; 0.7 (0.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 6 (6)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |printer|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:temp_bed_bottom_s1_agent_rsp_fifo                                                                                                                                                                                                                               ; altera_avalon_sc_fifo                             ; soc_system   ;
;          |altera_avalon_sc_fifo:temp_bed_s1_agent_rsp_fifo|                                                                             ; 3.8 (3.8)            ; 3.8 (3.8)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 7 (7)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |printer|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:temp_bed_s1_agent_rsp_fifo                                                                                                                                                                                                                                      ; altera_avalon_sc_fifo                             ; soc_system   ;
;          |altera_avalon_sc_fifo:temp_bed_upper_s1_agent_rsp_fifo|                                                                       ; 3.4 (3.4)            ; 3.5 (3.5)                        ; 0.1 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 7 (7)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |printer|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:temp_bed_upper_s1_agent_rsp_fifo                                                                                                                                                                                                                                ; altera_avalon_sc_fifo                             ; soc_system   ;
;          |altera_avalon_sc_fifo:temp_e1_bottom_s1_agent_rsp_fifo|                                                                       ; 3.5 (3.5)            ; 3.5 (3.5)                        ; 0.0 (0.0)                                         ; 0.1 (0.1)                        ; 0.0 (0.0)            ; 6 (6)               ; 7 (7)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |printer|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:temp_e1_bottom_s1_agent_rsp_fifo                                                                                                                                                                                                                                ; altera_avalon_sc_fifo                             ; soc_system   ;
;          |altera_avalon_sc_fifo:temp_e1_upper_s1_agent_rsp_fifo|                                                                        ; 3.2 (3.2)            ; 3.2 (3.2)                        ; 0.1 (0.1)                                         ; 0.1 (0.1)                        ; 0.0 (0.0)            ; 6 (6)               ; 7 (7)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |printer|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:temp_e1_upper_s1_agent_rsp_fifo                                                                                                                                                                                                                                 ; altera_avalon_sc_fifo                             ; soc_system   ;
;          |altera_merlin_master_agent:fpga_only_master_master_agent|                                                                     ; 2.0 (2.0)            ; 2.0 (2.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |printer|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_master_agent:fpga_only_master_master_agent                                                                                                                                                                                                                              ; altera_merlin_master_agent                        ; soc_system   ;
;          |altera_merlin_master_agent:mm_bridge_0_m0_agent|                                                                              ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |printer|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_master_agent:mm_bridge_0_m0_agent                                                                                                                                                                                                                                       ; altera_merlin_master_agent                        ; soc_system   ;
;          |altera_merlin_slave_agent:button_pio_s1_agent|                                                                                ; 2.3 (2.3)            ; 2.3 (2.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |printer|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:button_pio_s1_agent                                                                                                                                                                                                                                         ; altera_merlin_slave_agent                         ; soc_system   ;
;          |altera_merlin_slave_agent:configuration_1_s1_agent|                                                                           ; 0.3 (0.3)            ; 0.3 (0.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |printer|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:configuration_1_s1_agent                                                                                                                                                                                                                                    ; altera_merlin_slave_agent                         ; soc_system   ;
;          |altera_merlin_slave_agent:dipsw_pio_s1_agent|                                                                                 ; 1.2 (1.2)            ; 1.5 (1.5)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |printer|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:dipsw_pio_s1_agent                                                                                                                                                                                                                                          ; altera_merlin_slave_agent                         ; soc_system   ;
;          |altera_merlin_slave_agent:endstops_s1_agent|                                                                                  ; 1.3 (1.3)            ; 1.5 (1.5)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |printer|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:endstops_s1_agent                                                                                                                                                                                                                                           ; altera_merlin_slave_agent                         ; soc_system   ;
;          |altera_merlin_slave_agent:fans_s1_agent|                                                                                      ; 0.3 (0.3)            ; 0.3 (0.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |printer|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:fans_s1_agent                                                                                                                                                                                                                                               ; altera_merlin_slave_agent                         ; soc_system   ;
;          |altera_merlin_slave_agent:flags_in_s1_agent|                                                                                  ; 1.3 (1.3)            ; 1.3 (1.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |printer|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:flags_in_s1_agent                                                                                                                                                                                                                                           ; altera_merlin_slave_agent                         ; soc_system   ;
;          |altera_merlin_slave_agent:flags_out_s1_agent|                                                                                 ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |printer|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:flags_out_s1_agent                                                                                                                                                                                                                                          ; altera_merlin_slave_agent                         ; soc_system   ;
;          |altera_merlin_slave_agent:ilc_avalon_slave_agent|                                                                             ; 1.0 (1.0)            ; 1.3 (1.3)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |printer|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:ilc_avalon_slave_agent                                                                                                                                                                                                                                      ; altera_merlin_slave_agent                         ; soc_system   ;
;          |altera_merlin_slave_agent:led_pio_s1_agent|                                                                                   ; 0.3 (0.3)            ; 0.3 (0.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |printer|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:led_pio_s1_agent                                                                                                                                                                                                                                            ; altera_merlin_slave_agent                         ; soc_system   ;
;          |altera_merlin_slave_agent:stepper_1_speed_s1_agent|                                                                           ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |printer|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:stepper_1_speed_s1_agent                                                                                                                                                                                                                                    ; altera_merlin_slave_agent                         ; soc_system   ;
;          |altera_merlin_slave_agent:stepper_1_steps_in_s1_agent|                                                                        ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |printer|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:stepper_1_steps_in_s1_agent                                                                                                                                                                                                                                 ; altera_merlin_slave_agent                         ; soc_system   ;
;          |altera_merlin_slave_agent:stepper_1_steps_out_s1_agent|                                                                       ; 0.3 (0.3)            ; 0.5 (0.5)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |printer|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:stepper_1_steps_out_s1_agent                                                                                                                                                                                                                                ; altera_merlin_slave_agent                         ; soc_system   ;
;          |altera_merlin_slave_agent:stepper_2_speed_s1_agent|                                                                           ; 0.5 (0.5)            ; 0.7 (0.7)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |printer|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:stepper_2_speed_s1_agent                                                                                                                                                                                                                                    ; altera_merlin_slave_agent                         ; soc_system   ;
;          |altera_merlin_slave_agent:stepper_2_steps_in_s1_agent|                                                                        ; 0.8 (0.8)            ; 1.2 (1.2)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |printer|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:stepper_2_steps_in_s1_agent                                                                                                                                                                                                                                 ; altera_merlin_slave_agent                         ; soc_system   ;
;          |altera_merlin_slave_agent:stepper_2_steps_out_s1_agent|                                                                       ; 0.3 (0.3)            ; 0.3 (0.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |printer|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:stepper_2_steps_out_s1_agent                                                                                                                                                                                                                                ; altera_merlin_slave_agent                         ; soc_system   ;
;          |altera_merlin_slave_agent:stepper_3_speed_s1_agent|                                                                           ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |printer|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:stepper_3_speed_s1_agent                                                                                                                                                                                                                                    ; altera_merlin_slave_agent                         ; soc_system   ;
;          |altera_merlin_slave_agent:stepper_3_steps_in_s1_agent|                                                                        ; 1.5 (1.5)            ; 1.5 (1.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |printer|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:stepper_3_steps_in_s1_agent                                                                                                                                                                                                                                 ; altera_merlin_slave_agent                         ; soc_system   ;
;          |altera_merlin_slave_agent:stepper_3_steps_out_s1_agent|                                                                       ; 0.3 (0.3)            ; 0.5 (0.5)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |printer|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:stepper_3_steps_out_s1_agent                                                                                                                                                                                                                                ; altera_merlin_slave_agent                         ; soc_system   ;
;          |altera_merlin_slave_agent:stepper_4_speed_s1_agent|                                                                           ; 0.3 (0.3)            ; 0.3 (0.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |printer|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:stepper_4_speed_s1_agent                                                                                                                                                                                                                                    ; altera_merlin_slave_agent                         ; soc_system   ;
;          |altera_merlin_slave_agent:stepper_4_steps_in_s1_agent|                                                                        ; 1.0 (1.0)            ; 1.2 (1.2)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |printer|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:stepper_4_steps_in_s1_agent                                                                                                                                                                                                                                 ; altera_merlin_slave_agent                         ; soc_system   ;
;          |altera_merlin_slave_agent:stepper_4_steps_out_s1_agent|                                                                       ; 0.3 (0.3)            ; 0.5 (0.5)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |printer|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:stepper_4_steps_out_s1_agent                                                                                                                                                                                                                                ; altera_merlin_slave_agent                         ; soc_system   ;
;          |altera_merlin_slave_agent:sysid_qsys_control_slave_agent|                                                                     ; 0.8 (0.8)            ; 0.8 (0.8)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |printer|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:sysid_qsys_control_slave_agent                                                                                                                                                                                                                              ; altera_merlin_slave_agent                         ; soc_system   ;
;          |altera_merlin_slave_agent:temp0_s1_agent|                                                                                     ; 0.8 (0.8)            ; 1.0 (1.0)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |printer|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:temp0_s1_agent                                                                                                                                                                                                                                              ; altera_merlin_slave_agent                         ; soc_system   ;
;          |altera_merlin_slave_agent:temp1_s1_agent|                                                                                     ; 0.8 (0.8)            ; 1.0 (1.0)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |printer|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:temp1_s1_agent                                                                                                                                                                                                                                              ; altera_merlin_slave_agent                         ; soc_system   ;
;          |altera_merlin_slave_agent:temp_bed_bottom_s1_agent|                                                                           ; 0.5 (0.5)            ; 0.7 (0.7)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |printer|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:temp_bed_bottom_s1_agent                                                                                                                                                                                                                                    ; altera_merlin_slave_agent                         ; soc_system   ;
;          |altera_merlin_slave_agent:temp_bed_s1_agent|                                                                                  ; 0.8 (0.8)            ; 1.0 (1.0)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |printer|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:temp_bed_s1_agent                                                                                                                                                                                                                                           ; altera_merlin_slave_agent                         ; soc_system   ;
;          |altera_merlin_slave_agent:temp_bed_upper_s1_agent|                                                                            ; 0.3 (0.3)            ; 0.3 (0.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |printer|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:temp_bed_upper_s1_agent                                                                                                                                                                                                                                     ; altera_merlin_slave_agent                         ; soc_system   ;
;          |altera_merlin_slave_agent:temp_e1_bottom_s1_agent|                                                                            ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |printer|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:temp_e1_bottom_s1_agent                                                                                                                                                                                                                                     ; altera_merlin_slave_agent                         ; soc_system   ;
;          |altera_merlin_slave_agent:temp_e1_upper_s1_agent|                                                                             ; 0.0 (0.0)            ; 0.3 (0.3)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |printer|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:temp_e1_upper_s1_agent                                                                                                                                                                                                                                      ; altera_merlin_slave_agent                         ; soc_system   ;
;          |altera_merlin_slave_translator:button_pio_s1_translator|                                                                      ; 4.7 (4.7)            ; 4.7 (4.7)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 8 (8)               ; 7 (7)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |printer|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:button_pio_s1_translator                                                                                                                                                                                                                               ; altera_merlin_slave_translator                    ; soc_system   ;
;          |altera_merlin_slave_translator:configuration_1_s1_translator|                                                                 ; 12.6 (12.6)          ; 13.0 (13.0)                      ; 0.7 (0.7)                                         ; 0.3 (0.3)                        ; 0.0 (0.0)            ; 7 (7)               ; 37 (37)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |printer|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:configuration_1_s1_translator                                                                                                                                                                                                                          ; altera_merlin_slave_translator                    ; soc_system   ;
;          |altera_merlin_slave_translator:dipsw_pio_s1_translator|                                                                       ; 6.1 (6.1)            ; 6.1 (6.1)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 8 (8)               ; 8 (8)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |printer|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:dipsw_pio_s1_translator                                                                                                                                                                                                                                ; altera_merlin_slave_translator                    ; soc_system   ;
;          |altera_merlin_slave_translator:endstops_s1_translator|                                                                        ; 4.3 (4.3)            ; 4.3 (4.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 9 (9)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |printer|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:endstops_s1_translator                                                                                                                                                                                                                                 ; altera_merlin_slave_translator                    ; soc_system   ;
;          |altera_merlin_slave_translator:fans_s1_translator|                                                                            ; 5.3 (5.3)            ; 5.4 (5.4)                        ; 0.1 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |printer|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:fans_s1_translator                                                                                                                                                                                                                                     ; altera_merlin_slave_translator                    ; soc_system   ;
;          |altera_merlin_slave_translator:flags_in_s1_translator|                                                                        ; 5.3 (5.3)            ; 5.3 (5.3)                        ; 0.3 (0.3)                                         ; 0.3 (0.3)                        ; 0.0 (0.0)            ; 6 (6)               ; 6 (6)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |printer|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:flags_in_s1_translator                                                                                                                                                                                                                                 ; altera_merlin_slave_translator                    ; soc_system   ;
;          |altera_merlin_slave_translator:flags_out_s1_translator|                                                                       ; 12.5 (12.5)          ; 12.4 (12.4)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 7 (7)               ; 35 (35)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |printer|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:flags_out_s1_translator                                                                                                                                                                                                                                ; altera_merlin_slave_translator                    ; soc_system   ;
;          |altera_merlin_slave_translator:ilc_avalon_slave_translator|                                                                   ; 0.7 (0.7)            ; 0.7 (0.7)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |printer|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:ilc_avalon_slave_translator                                                                                                                                                                                                                            ; altera_merlin_slave_translator                    ; soc_system   ;
;          |altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator|                                                        ; 7.3 (7.3)            ; 8.6 (8.6)                        ; 1.2 (1.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 24 (24)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |printer|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator                                                                                                                                                                                                                 ; altera_merlin_slave_translator                    ; soc_system   ;
;          |altera_merlin_slave_translator:led_pio_s1_translator|                                                                         ; 5.7 (5.7)            ; 6.6 (6.6)                        ; 1.0 (1.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 12 (12)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |printer|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:led_pio_s1_translator                                                                                                                                                                                                                                  ; altera_merlin_slave_translator                    ; soc_system   ;
;          |altera_merlin_slave_translator:stepper_1_speed_s1_translator|                                                                 ; 15.0 (15.0)          ; 14.9 (14.9)                      ; 0.3 (0.3)                                         ; 0.4 (0.4)                        ; 0.0 (0.0)            ; 6 (6)               ; 36 (36)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |printer|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:stepper_1_speed_s1_translator                                                                                                                                                                                                                          ; altera_merlin_slave_translator                    ; soc_system   ;
;          |altera_merlin_slave_translator:stepper_1_steps_in_s1_translator|                                                              ; 12.7 (12.7)          ; 12.5 (12.5)                      ; 0.3 (0.3)                                         ; 0.5 (0.5)                        ; 0.0 (0.0)            ; 6 (6)               ; 35 (35)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |printer|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:stepper_1_steps_in_s1_translator                                                                                                                                                                                                                       ; altera_merlin_slave_translator                    ; soc_system   ;
;          |altera_merlin_slave_translator:stepper_1_steps_out_s1_translator|                                                             ; 13.9 (13.9)          ; 13.3 (13.3)                      ; 0.0 (0.0)                                         ; 0.6 (0.6)                        ; 0.0 (0.0)            ; 7 (7)               ; 36 (36)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |printer|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:stepper_1_steps_out_s1_translator                                                                                                                                                                                                                      ; altera_merlin_slave_translator                    ; soc_system   ;
;          |altera_merlin_slave_translator:stepper_2_speed_s1_translator|                                                                 ; 14.7 (14.7)          ; 14.6 (14.6)                      ; 0.4 (0.4)                                         ; 0.5 (0.5)                        ; 0.0 (0.0)            ; 6 (6)               ; 38 (38)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |printer|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:stepper_2_speed_s1_translator                                                                                                                                                                                                                          ; altera_merlin_slave_translator                    ; soc_system   ;
;          |altera_merlin_slave_translator:stepper_2_steps_in_s1_translator|                                                              ; 10.5 (10.5)          ; 14.2 (14.2)                      ; 4.0 (4.0)                                         ; 0.3 (0.3)                        ; 0.0 (0.0)            ; 6 (6)               ; 36 (36)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |printer|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:stepper_2_steps_in_s1_translator                                                                                                                                                                                                                       ; altera_merlin_slave_translator                    ; soc_system   ;
;          |altera_merlin_slave_translator:stepper_2_steps_out_s1_translator|                                                             ; 13.7 (13.7)          ; 13.6 (13.6)                      ; 0.2 (0.2)                                         ; 0.3 (0.3)                        ; 0.0 (0.0)            ; 7 (7)               ; 36 (36)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |printer|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:stepper_2_steps_out_s1_translator                                                                                                                                                                                                                      ; altera_merlin_slave_translator                    ; soc_system   ;
;          |altera_merlin_slave_translator:stepper_3_speed_s1_translator|                                                                 ; 15.2 (15.2)          ; 14.9 (14.9)                      ; 0.0 (0.0)                                         ; 0.2 (0.2)                        ; 0.0 (0.0)            ; 7 (7)               ; 35 (35)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |printer|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:stepper_3_speed_s1_translator                                                                                                                                                                                                                          ; altera_merlin_slave_translator                    ; soc_system   ;
;          |altera_merlin_slave_translator:stepper_3_steps_in_s1_translator|                                                              ; 13.0 (13.0)          ; 12.9 (12.9)                      ; 0.1 (0.1)                                         ; 0.2 (0.2)                        ; 0.0 (0.0)            ; 6 (6)               ; 36 (36)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |printer|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:stepper_3_steps_in_s1_translator                                                                                                                                                                                                                       ; altera_merlin_slave_translator                    ; soc_system   ;
;          |altera_merlin_slave_translator:stepper_3_steps_out_s1_translator|                                                             ; 13.1 (13.1)          ; 13.0 (13.0)                      ; 0.0 (0.0)                                         ; 0.1 (0.1)                        ; 0.0 (0.0)            ; 7 (7)               ; 35 (35)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |printer|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:stepper_3_steps_out_s1_translator                                                                                                                                                                                                                      ; altera_merlin_slave_translator                    ; soc_system   ;
;          |altera_merlin_slave_translator:stepper_4_speed_s1_translator|                                                                 ; 15.4 (15.4)          ; 15.3 (15.3)                      ; 0.1 (0.1)                                         ; 0.2 (0.2)                        ; 0.0 (0.0)            ; 7 (7)               ; 36 (36)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |printer|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:stepper_4_speed_s1_translator                                                                                                                                                                                                                          ; altera_merlin_slave_translator                    ; soc_system   ;
;          |altera_merlin_slave_translator:stepper_4_steps_in_s1_translator|                                                              ; 13.1 (13.1)          ; 12.9 (12.9)                      ; 0.2 (0.2)                                         ; 0.4 (0.4)                        ; 0.0 (0.0)            ; 6 (6)               ; 35 (35)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |printer|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:stepper_4_steps_in_s1_translator                                                                                                                                                                                                                       ; altera_merlin_slave_translator                    ; soc_system   ;
;          |altera_merlin_slave_translator:stepper_4_steps_out_s1_translator|                                                             ; 13.1 (13.1)          ; 13.3 (13.3)                      ; 0.3 (0.3)                                         ; 0.1 (0.1)                        ; 0.0 (0.0)            ; 7 (7)               ; 35 (35)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |printer|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:stepper_4_steps_out_s1_translator                                                                                                                                                                                                                      ; altera_merlin_slave_translator                    ; soc_system   ;
;          |altera_merlin_slave_translator:sysid_qsys_control_slave_translator|                                                           ; 5.4 (5.4)            ; 5.6 (5.6)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 8 (8)               ; 6 (6)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |printer|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:sysid_qsys_control_slave_translator                                                                                                                                                                                                                    ; altera_merlin_slave_translator                    ; soc_system   ;
;          |altera_merlin_slave_translator:temp0_s1_translator|                                                                           ; 7.6 (7.6)            ; 7.8 (7.8)                        ; 0.3 (0.3)                                         ; 0.1 (0.1)                        ; 0.0 (0.0)            ; 6 (6)               ; 15 (15)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |printer|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:temp0_s1_translator                                                                                                                                                                                                                                    ; altera_merlin_slave_translator                    ; soc_system   ;
;          |altera_merlin_slave_translator:temp1_s1_translator|                                                                           ; 7.7 (7.7)            ; 7.7 (7.7)                        ; 0.0 (0.0)                                         ; 0.1 (0.1)                        ; 0.0 (0.0)            ; 6 (6)               ; 16 (16)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |printer|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:temp1_s1_translator                                                                                                                                                                                                                                    ; altera_merlin_slave_translator                    ; soc_system   ;
;          |altera_merlin_slave_translator:temp_bed_bottom_s1_translator|                                                                 ; 8.8 (8.8)            ; 9.2 (9.2)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 17 (17)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |printer|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:temp_bed_bottom_s1_translator                                                                                                                                                                                                                          ; altera_merlin_slave_translator                    ; soc_system   ;
;          |altera_merlin_slave_translator:temp_bed_s1_translator|                                                                        ; 7.2 (7.2)            ; 7.6 (7.6)                        ; 0.4 (0.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 15 (15)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |printer|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:temp_bed_s1_translator                                                                                                                                                                                                                                 ; altera_merlin_slave_translator                    ; soc_system   ;
;          |altera_merlin_slave_translator:temp_bed_upper_s1_translator|                                                                  ; 7.6 (7.6)            ; 7.6 (7.6)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 7 (7)               ; 16 (16)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |printer|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:temp_bed_upper_s1_translator                                                                                                                                                                                                                           ; altera_merlin_slave_translator                    ; soc_system   ;
;          |altera_merlin_slave_translator:temp_e1_bottom_s1_translator|                                                                  ; 7.4 (7.4)            ; 8.3 (8.3)                        ; 0.9 (0.9)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 7 (7)               ; 15 (15)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |printer|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:temp_e1_bottom_s1_translator                                                                                                                                                                                                                           ; altera_merlin_slave_translator                    ; soc_system   ;
;          |altera_merlin_slave_translator:temp_e1_upper_s1_translator|                                                                   ; 9.4 (9.4)            ; 9.3 (9.3)                        ; 0.1 (0.1)                                         ; 0.2 (0.2)                        ; 0.0 (0.0)            ; 7 (7)               ; 16 (16)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |printer|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:temp_e1_upper_s1_translator                                                                                                                                                                                                                            ; altera_merlin_slave_translator                    ; soc_system   ;
;          |altera_merlin_traffic_limiter:fpga_only_master_master_limiter|                                                                ; 17.2 (17.2)          ; 18.8 (18.8)                      ; 1.6 (1.6)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 10 (10)             ; 38 (38)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |printer|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_traffic_limiter:fpga_only_master_master_limiter                                                                                                                                                                                                                         ; altera_merlin_traffic_limiter                     ; soc_system   ;
;          |altera_merlin_traffic_limiter:mm_bridge_0_m0_limiter|                                                                         ; 16.5 (16.5)          ; 18.0 (18.0)                      ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 9 (9)               ; 38 (38)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |printer|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_traffic_limiter:mm_bridge_0_m0_limiter                                                                                                                                                                                                                                  ; altera_merlin_traffic_limiter                     ; soc_system   ;
;          |soc_system_mm_interconnect_1_cmd_demux:cmd_demux|                                                                             ; 56.0 (56.0)          ; 66.7 (66.7)                      ; 11.7 (11.7)                                       ; 1.0 (1.0)                        ; 0.0 (0.0)            ; 97 (97)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |printer|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_cmd_demux:cmd_demux                                                                                                                                                                                                                                      ; soc_system_mm_interconnect_1_cmd_demux            ; soc_system   ;
;          |soc_system_mm_interconnect_1_cmd_demux:cmd_demux_001|                                                                         ; 60.8 (60.8)          ; 73.5 (73.5)                      ; 12.7 (12.7)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 100 (100)           ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |printer|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_cmd_demux:cmd_demux_001                                                                                                                                                                                                                                  ; soc_system_mm_interconnect_1_cmd_demux            ; soc_system   ;
;          |soc_system_mm_interconnect_1_cmd_mux:cmd_mux|                                                                                 ; 7.3 (5.5)            ; 8.8 (7.1)                        ; 1.4 (1.6)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 17 (13)             ; 5 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |printer|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_cmd_mux:cmd_mux                                                                                                                                                                                                                                          ; soc_system_mm_interconnect_1_cmd_mux              ; soc_system   ;
;             |altera_merlin_arbitrator:arb|                                                                                              ; 1.7 (1.7)            ; 1.7 (1.7)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |printer|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb                                                                                                                                                                                                             ; altera_merlin_arbitrator                          ; soc_system   ;
;          |soc_system_mm_interconnect_1_cmd_mux:cmd_mux_001|                                                                             ; 15.4 (12.9)          ; 14.6 (12.4)                      ; 0.0 (0.3)                                         ; 0.8 (0.8)                        ; 0.0 (0.0)            ; 42 (38)             ; 6 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |printer|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_cmd_mux:cmd_mux_001                                                                                                                                                                                                                                      ; soc_system_mm_interconnect_1_cmd_mux              ; soc_system   ;
;             |altera_merlin_arbitrator:arb|                                                                                              ; 2.2 (2.2)            ; 2.2 (2.2)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |printer|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_cmd_mux:cmd_mux_001|altera_merlin_arbitrator:arb                                                                                                                                                                                                         ; altera_merlin_arbitrator                          ; soc_system   ;
;          |soc_system_mm_interconnect_1_cmd_mux:cmd_mux_002|                                                                             ; 6.0 (3.8)            ; 6.0 (4.0)                        ; 0.0 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 10 (6)              ; 5 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |printer|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_cmd_mux:cmd_mux_002                                                                                                                                                                                                                                      ; soc_system_mm_interconnect_1_cmd_mux              ; soc_system   ;
;             |altera_merlin_arbitrator:arb|                                                                                              ; 2.0 (2.0)            ; 2.0 (2.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |printer|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_cmd_mux:cmd_mux_002|altera_merlin_arbitrator:arb                                                                                                                                                                                                         ; altera_merlin_arbitrator                          ; soc_system   ;
;          |soc_system_mm_interconnect_1_cmd_mux:cmd_mux_003|                                                                             ; 11.2 (8.3)           ; 11.2 (8.8)                       ; 0.0 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 22 (17)             ; 5 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |printer|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_cmd_mux:cmd_mux_003                                                                                                                                                                                                                                      ; soc_system_mm_interconnect_1_cmd_mux              ; soc_system   ;
;             |altera_merlin_arbitrator:arb|                                                                                              ; 2.3 (2.3)            ; 2.3 (2.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |printer|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_cmd_mux:cmd_mux_003|altera_merlin_arbitrator:arb                                                                                                                                                                                                         ; altera_merlin_arbitrator                          ; soc_system   ;
;          |soc_system_mm_interconnect_1_cmd_mux:cmd_mux_004|                                                                             ; 8.1 (5.8)            ; 9.6 (6.6)                        ; 1.5 (0.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 18 (13)             ; 5 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |printer|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_cmd_mux:cmd_mux_004                                                                                                                                                                                                                                      ; soc_system_mm_interconnect_1_cmd_mux              ; soc_system   ;
;             |altera_merlin_arbitrator:arb|                                                                                              ; 2.3 (2.3)            ; 3.0 (3.0)                        ; 0.7 (0.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |printer|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_cmd_mux:cmd_mux_004|altera_merlin_arbitrator:arb                                                                                                                                                                                                         ; altera_merlin_arbitrator                          ; soc_system   ;
;          |soc_system_mm_interconnect_1_cmd_mux:cmd_mux_005|                                                                             ; 8.7 (6.7)            ; 8.8 (6.8)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 15 (11)             ; 5 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |printer|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_cmd_mux:cmd_mux_005                                                                                                                                                                                                                                      ; soc_system_mm_interconnect_1_cmd_mux              ; soc_system   ;
;             |altera_merlin_arbitrator:arb|                                                                                              ; 2.0 (2.0)            ; 2.0 (2.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |printer|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_cmd_mux:cmd_mux_005|altera_merlin_arbitrator:arb                                                                                                                                                                                                         ; altera_merlin_arbitrator                          ; soc_system   ;
;          |soc_system_mm_interconnect_1_cmd_mux:cmd_mux_006|                                                                             ; 5.0 (2.3)            ; 6.5 (3.8)                        ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 9 (5)               ; 5 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |printer|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_cmd_mux:cmd_mux_006                                                                                                                                                                                                                                      ; soc_system_mm_interconnect_1_cmd_mux              ; soc_system   ;
;             |altera_merlin_arbitrator:arb|                                                                                              ; 2.7 (2.7)            ; 2.7 (2.7)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |printer|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_cmd_mux:cmd_mux_006|altera_merlin_arbitrator:arb                                                                                                                                                                                                         ; altera_merlin_arbitrator                          ; soc_system   ;
;          |soc_system_mm_interconnect_1_cmd_mux:cmd_mux_007|                                                                             ; 6.2 (4.5)            ; 6.2 (4.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 10 (6)              ; 5 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |printer|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_cmd_mux:cmd_mux_007                                                                                                                                                                                                                                      ; soc_system_mm_interconnect_1_cmd_mux              ; soc_system   ;
;             |altera_merlin_arbitrator:arb|                                                                                              ; 1.7 (1.7)            ; 1.7 (1.7)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |printer|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_cmd_mux:cmd_mux_007|altera_merlin_arbitrator:arb                                                                                                                                                                                                         ; altera_merlin_arbitrator                          ; soc_system   ;
;          |soc_system_mm_interconnect_1_cmd_mux:cmd_mux_008|                                                                             ; 7.2 (4.5)            ; 7.3 (4.5)                        ; 0.2 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 11 (7)              ; 5 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |printer|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_cmd_mux:cmd_mux_008                                                                                                                                                                                                                                      ; soc_system_mm_interconnect_1_cmd_mux              ; soc_system   ;
;             |altera_merlin_arbitrator:arb|                                                                                              ; 2.7 (2.7)            ; 2.8 (2.8)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |printer|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_cmd_mux:cmd_mux_008|altera_merlin_arbitrator:arb                                                                                                                                                                                                         ; altera_merlin_arbitrator                          ; soc_system   ;
;          |soc_system_mm_interconnect_1_cmd_mux:cmd_mux_009|                                                                             ; 5.3 (3.3)            ; 5.8 (4.1)                        ; 0.5 (0.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 10 (6)              ; 6 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |printer|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_cmd_mux:cmd_mux_009                                                                                                                                                                                                                                      ; soc_system_mm_interconnect_1_cmd_mux              ; soc_system   ;
;             |altera_merlin_arbitrator:arb|                                                                                              ; 1.7 (1.7)            ; 1.7 (1.7)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |printer|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_cmd_mux:cmd_mux_009|altera_merlin_arbitrator:arb                                                                                                                                                                                                         ; altera_merlin_arbitrator                          ; soc_system   ;
;          |soc_system_mm_interconnect_1_cmd_mux:cmd_mux_010|                                                                             ; 7.8 (5.5)            ; 7.8 (5.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 14 (10)             ; 5 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |printer|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_cmd_mux:cmd_mux_010                                                                                                                                                                                                                                      ; soc_system_mm_interconnect_1_cmd_mux              ; soc_system   ;
;             |altera_merlin_arbitrator:arb|                                                                                              ; 2.3 (2.3)            ; 2.3 (2.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |printer|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_cmd_mux:cmd_mux_010|altera_merlin_arbitrator:arb                                                                                                                                                                                                         ; altera_merlin_arbitrator                          ; soc_system   ;
;          |soc_system_mm_interconnect_1_cmd_mux:cmd_mux_011|                                                                             ; 7.5 (4.5)            ; 7.5 (5.1)                        ; 0.0 (0.6)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 11 (7)              ; 6 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |printer|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_cmd_mux:cmd_mux_011                                                                                                                                                                                                                                      ; soc_system_mm_interconnect_1_cmd_mux              ; soc_system   ;
;             |altera_merlin_arbitrator:arb|                                                                                              ; 2.4 (2.4)            ; 2.4 (2.4)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |printer|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_cmd_mux:cmd_mux_011|altera_merlin_arbitrator:arb                                                                                                                                                                                                         ; altera_merlin_arbitrator                          ; soc_system   ;
;          |soc_system_mm_interconnect_1_cmd_mux:cmd_mux_012|                                                                             ; 13.3 (10.8)          ; 13.3 (10.9)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 40 (36)             ; 6 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |printer|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_cmd_mux:cmd_mux_012                                                                                                                                                                                                                                      ; soc_system_mm_interconnect_1_cmd_mux              ; soc_system   ;
;             |altera_merlin_arbitrator:arb|                                                                                              ; 2.4 (2.4)            ; 2.4 (2.4)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |printer|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_cmd_mux:cmd_mux_012|altera_merlin_arbitrator:arb                                                                                                                                                                                                         ; altera_merlin_arbitrator                          ; soc_system   ;
;          |soc_system_mm_interconnect_1_cmd_mux:cmd_mux_013|                                                                             ; 4.0 (2.3)            ; 4.5 (2.6)                        ; 0.5 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 7 (3)               ; 6 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |printer|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_cmd_mux:cmd_mux_013                                                                                                                                                                                                                                      ; soc_system_mm_interconnect_1_cmd_mux              ; soc_system   ;
;             |altera_merlin_arbitrator:arb|                                                                                              ; 1.7 (1.7)            ; 1.9 (1.9)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |printer|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_cmd_mux:cmd_mux_013|altera_merlin_arbitrator:arb                                                                                                                                                                                                         ; altera_merlin_arbitrator                          ; soc_system   ;
;          |soc_system_mm_interconnect_1_cmd_mux:cmd_mux_014|                                                                             ; 13.3 (10.7)          ; 13.3 (10.9)                      ; 0.0 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 40 (36)             ; 6 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |printer|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_cmd_mux:cmd_mux_014                                                                                                                                                                                                                                      ; soc_system_mm_interconnect_1_cmd_mux              ; soc_system   ;
;             |altera_merlin_arbitrator:arb|                                                                                              ; 2.4 (2.4)            ; 2.4 (2.4)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |printer|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_cmd_mux:cmd_mux_014|altera_merlin_arbitrator:arb                                                                                                                                                                                                         ; altera_merlin_arbitrator                          ; soc_system   ;
;          |soc_system_mm_interconnect_1_cmd_mux:cmd_mux_015|                                                                             ; 5.5 (3.2)            ; 6.0 (3.8)                        ; 0.5 (0.6)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 9 (5)               ; 5 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |printer|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_cmd_mux:cmd_mux_015                                                                                                                                                                                                                                      ; soc_system_mm_interconnect_1_cmd_mux              ; soc_system   ;
;             |altera_merlin_arbitrator:arb|                                                                                              ; 2.3 (2.3)            ; 2.3 (2.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |printer|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_cmd_mux:cmd_mux_015|altera_merlin_arbitrator:arb                                                                                                                                                                                                         ; altera_merlin_arbitrator                          ; soc_system   ;
;          |soc_system_mm_interconnect_1_cmd_mux:cmd_mux_016|                                                                             ; 12.3 (10.5)          ; 12.6 (10.5)                      ; 0.3 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 40 (36)             ; 5 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |printer|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_cmd_mux:cmd_mux_016                                                                                                                                                                                                                                      ; soc_system_mm_interconnect_1_cmd_mux              ; soc_system   ;
;             |altera_merlin_arbitrator:arb|                                                                                              ; 1.7 (1.7)            ; 2.2 (2.2)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |printer|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_cmd_mux:cmd_mux_016|altera_merlin_arbitrator:arb                                                                                                                                                                                                         ; altera_merlin_arbitrator                          ; soc_system   ;
;          |soc_system_mm_interconnect_1_cmd_mux:cmd_mux_017|                                                                             ; 5.5 (3.8)            ; 6.2 (4.5)                        ; 0.7 (0.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 10 (6)              ; 6 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |printer|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_cmd_mux:cmd_mux_017                                                                                                                                                                                                                                      ; soc_system_mm_interconnect_1_cmd_mux              ; soc_system   ;
;             |altera_merlin_arbitrator:arb|                                                                                              ; 1.7 (1.7)            ; 1.7 (1.7)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |printer|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_cmd_mux:cmd_mux_017|altera_merlin_arbitrator:arb                                                                                                                                                                                                         ; altera_merlin_arbitrator                          ; soc_system   ;
;          |soc_system_mm_interconnect_1_cmd_mux:cmd_mux_018|                                                                             ; 12.3 (10.7)          ; 12.3 (10.7)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 40 (36)             ; 5 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |printer|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_cmd_mux:cmd_mux_018                                                                                                                                                                                                                                      ; soc_system_mm_interconnect_1_cmd_mux              ; soc_system   ;
;             |altera_merlin_arbitrator:arb|                                                                                              ; 1.7 (1.7)            ; 1.7 (1.7)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |printer|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_cmd_mux:cmd_mux_018|altera_merlin_arbitrator:arb                                                                                                                                                                                                         ; altera_merlin_arbitrator                          ; soc_system   ;
;          |soc_system_mm_interconnect_1_cmd_mux:cmd_mux_019|                                                                             ; 5.7 (3.7)            ; 6.2 (4.5)                        ; 0.5 (0.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 10 (6)              ; 5 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |printer|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_cmd_mux:cmd_mux_019                                                                                                                                                                                                                                      ; soc_system_mm_interconnect_1_cmd_mux              ; soc_system   ;
;             |altera_merlin_arbitrator:arb|                                                                                              ; 1.7 (1.7)            ; 1.7 (1.7)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |printer|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_cmd_mux:cmd_mux_019|altera_merlin_arbitrator:arb                                                                                                                                                                                                         ; altera_merlin_arbitrator                          ; soc_system   ;
;          |soc_system_mm_interconnect_1_cmd_mux:cmd_mux_020|                                                                             ; 11.5 (10.2)          ; 17.3 (15.7)                      ; 5.8 (5.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 40 (36)             ; 6 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |printer|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_cmd_mux:cmd_mux_020                                                                                                                                                                                                                                      ; soc_system_mm_interconnect_1_cmd_mux              ; soc_system   ;
;             |altera_merlin_arbitrator:arb|                                                                                              ; 1.3 (1.3)            ; 1.7 (1.7)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |printer|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_cmd_mux:cmd_mux_020|altera_merlin_arbitrator:arb                                                                                                                                                                                                         ; altera_merlin_arbitrator                          ; soc_system   ;
;          |soc_system_mm_interconnect_1_cmd_mux:cmd_mux_021|                                                                             ; 12.3 (10.6)          ; 16.7 (15.1)                      ; 4.5 (4.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 40 (36)             ; 6 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |printer|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_cmd_mux:cmd_mux_021                                                                                                                                                                                                                                      ; soc_system_mm_interconnect_1_cmd_mux              ; soc_system   ;
;             |altera_merlin_arbitrator:arb|                                                                                              ; 1.7 (1.7)            ; 1.7 (1.7)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |printer|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_cmd_mux:cmd_mux_021|altera_merlin_arbitrator:arb                                                                                                                                                                                                         ; altera_merlin_arbitrator                          ; soc_system   ;
;          |soc_system_mm_interconnect_1_cmd_mux:cmd_mux_022|                                                                             ; 12.4 (11.1)          ; 16.5 (14.8)                      ; 4.6 (4.2)                                         ; 0.5 (0.5)                        ; 0.0 (0.0)            ; 40 (36)             ; 5 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |printer|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_cmd_mux:cmd_mux_022                                                                                                                                                                                                                                      ; soc_system_mm_interconnect_1_cmd_mux              ; soc_system   ;
;             |altera_merlin_arbitrator:arb|                                                                                              ; 1.3 (1.3)            ; 1.7 (1.7)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |printer|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_cmd_mux:cmd_mux_022|altera_merlin_arbitrator:arb                                                                                                                                                                                                         ; altera_merlin_arbitrator                          ; soc_system   ;
;          |soc_system_mm_interconnect_1_cmd_mux:cmd_mux_023|                                                                             ; 11.7 (10.3)          ; 17.8 (16.2)                      ; 6.2 (5.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 40 (36)             ; 5 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |printer|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_cmd_mux:cmd_mux_023                                                                                                                                                                                                                                      ; soc_system_mm_interconnect_1_cmd_mux              ; soc_system   ;
;             |altera_merlin_arbitrator:arb|                                                                                              ; 1.3 (1.3)            ; 1.7 (1.7)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |printer|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_cmd_mux:cmd_mux_023|altera_merlin_arbitrator:arb                                                                                                                                                                                                         ; altera_merlin_arbitrator                          ; soc_system   ;
;          |soc_system_mm_interconnect_1_cmd_mux:cmd_mux_024|                                                                             ; 13.7 (11.7)          ; 13.7 (12.0)                      ; 0.0 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 41 (37)             ; 6 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |printer|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_cmd_mux:cmd_mux_024                                                                                                                                                                                                                                      ; soc_system_mm_interconnect_1_cmd_mux              ; soc_system   ;
;             |altera_merlin_arbitrator:arb|                                                                                              ; 1.7 (1.7)            ; 1.7 (1.7)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |printer|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_cmd_mux:cmd_mux_024|altera_merlin_arbitrator:arb                                                                                                                                                                                                         ; altera_merlin_arbitrator                          ; soc_system   ;
;          |soc_system_mm_interconnect_1_cmd_mux:cmd_mux_025|                                                                             ; 13.2 (11.2)          ; 14.7 (12.6)                      ; 1.5 (1.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 41 (37)             ; 6 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |printer|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_cmd_mux:cmd_mux_025                                                                                                                                                                                                                                      ; soc_system_mm_interconnect_1_cmd_mux              ; soc_system   ;
;             |altera_merlin_arbitrator:arb|                                                                                              ; 2.0 (2.0)            ; 2.1 (2.1)                        ; 0.1 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |printer|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_cmd_mux:cmd_mux_025|altera_merlin_arbitrator:arb                                                                                                                                                                                                         ; altera_merlin_arbitrator                          ; soc_system   ;
;          |soc_system_mm_interconnect_1_cmd_mux:cmd_mux_026|                                                                             ; 7.8 (6.2)            ; 7.9 (6.2)                        ; 0.1 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 20 (16)             ; 6 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |printer|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_cmd_mux:cmd_mux_026                                                                                                                                                                                                                                      ; soc_system_mm_interconnect_1_cmd_mux              ; soc_system   ;
;             |altera_merlin_arbitrator:arb|                                                                                              ; 1.7 (1.7)            ; 1.7 (1.7)                        ; 0.1 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |printer|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_cmd_mux:cmd_mux_026|altera_merlin_arbitrator:arb                                                                                                                                                                                                         ; altera_merlin_arbitrator                          ; soc_system   ;
;          |soc_system_mm_interconnect_1_cmd_mux:cmd_mux_027|                                                                             ; 7.6 (5.5)            ; 7.6 (5.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 21 (17)             ; 5 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |printer|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_cmd_mux:cmd_mux_027                                                                                                                                                                                                                                      ; soc_system_mm_interconnect_1_cmd_mux              ; soc_system   ;
;             |altera_merlin_arbitrator:arb|                                                                                              ; 2.2 (2.2)            ; 2.2 (2.2)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |printer|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_cmd_mux:cmd_mux_027|altera_merlin_arbitrator:arb                                                                                                                                                                                                         ; altera_merlin_arbitrator                          ; soc_system   ;
;          |soc_system_mm_interconnect_1_cmd_mux:cmd_mux_028|                                                                             ; 7.6 (5.4)            ; 7.6 (5.4)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 21 (17)             ; 5 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |printer|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_cmd_mux:cmd_mux_028                                                                                                                                                                                                                                      ; soc_system_mm_interconnect_1_cmd_mux              ; soc_system   ;
;             |altera_merlin_arbitrator:arb|                                                                                              ; 2.2 (2.2)            ; 2.2 (2.2)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |printer|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_cmd_mux:cmd_mux_028|altera_merlin_arbitrator:arb                                                                                                                                                                                                         ; altera_merlin_arbitrator                          ; soc_system   ;
;          |soc_system_mm_interconnect_1_cmd_mux:cmd_mux_029|                                                                             ; 7.2 (5.6)            ; 7.2 (5.6)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 20 (16)             ; 6 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |printer|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_cmd_mux:cmd_mux_029                                                                                                                                                                                                                                      ; soc_system_mm_interconnect_1_cmd_mux              ; soc_system   ;
;             |altera_merlin_arbitrator:arb|                                                                                              ; 1.7 (1.7)            ; 1.7 (1.7)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |printer|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_cmd_mux:cmd_mux_029|altera_merlin_arbitrator:arb                                                                                                                                                                                                         ; altera_merlin_arbitrator                          ; soc_system   ;
;          |soc_system_mm_interconnect_1_router:router|                                                                                   ; 44.0 (44.0)          ; 48.1 (48.1)                      ; 4.2 (4.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 90 (90)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |printer|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_router:router                                                                                                                                                                                                                                            ; soc_system_mm_interconnect_1_router               ; soc_system   ;
;          |soc_system_mm_interconnect_1_router:router_001|                                                                               ; 67.0 (67.0)          ; 72.2 (72.2)                      ; 5.2 (5.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 119 (119)           ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |printer|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_router:router_001                                                                                                                                                                                                                                        ; soc_system_mm_interconnect_1_router               ; soc_system   ;
;          |soc_system_mm_interconnect_1_rsp_demux:rsp_demux|                                                                             ; 0.5 (0.5)            ; 0.8 (0.8)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |printer|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_rsp_demux:rsp_demux                                                                                                                                                                                                                                      ; soc_system_mm_interconnect_1_rsp_demux            ; soc_system   ;
;          |soc_system_mm_interconnect_1_rsp_demux:rsp_demux_001|                                                                         ; 0.7 (0.7)            ; 0.7 (0.7)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |printer|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_rsp_demux:rsp_demux_001                                                                                                                                                                                                                                  ; soc_system_mm_interconnect_1_rsp_demux            ; soc_system   ;
;          |soc_system_mm_interconnect_1_rsp_demux:rsp_demux_002|                                                                         ; 0.3 (0.3)            ; 0.3 (0.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |printer|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_rsp_demux:rsp_demux_002                                                                                                                                                                                                                                  ; soc_system_mm_interconnect_1_rsp_demux            ; soc_system   ;
;          |soc_system_mm_interconnect_1_rsp_demux:rsp_demux_003|                                                                         ; 0.7 (0.7)            ; 0.8 (0.8)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |printer|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_rsp_demux:rsp_demux_003                                                                                                                                                                                                                                  ; soc_system_mm_interconnect_1_rsp_demux            ; soc_system   ;
;          |soc_system_mm_interconnect_1_rsp_demux:rsp_demux_004|                                                                         ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |printer|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_rsp_demux:rsp_demux_004                                                                                                                                                                                                                                  ; soc_system_mm_interconnect_1_rsp_demux            ; soc_system   ;
;          |soc_system_mm_interconnect_1_rsp_demux:rsp_demux_005|                                                                         ; 0.6 (0.6)            ; 0.8 (0.8)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |printer|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_rsp_demux:rsp_demux_005                                                                                                                                                                                                                                  ; soc_system_mm_interconnect_1_rsp_demux            ; soc_system   ;
;          |soc_system_mm_interconnect_1_rsp_demux:rsp_demux_006|                                                                         ; 0.7 (0.7)            ; 0.7 (0.7)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |printer|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_rsp_demux:rsp_demux_006                                                                                                                                                                                                                                  ; soc_system_mm_interconnect_1_rsp_demux            ; soc_system   ;
;          |soc_system_mm_interconnect_1_rsp_demux:rsp_demux_007|                                                                         ; 0.7 (0.7)            ; 0.7 (0.7)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |printer|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_rsp_demux:rsp_demux_007                                                                                                                                                                                                                                  ; soc_system_mm_interconnect_1_rsp_demux            ; soc_system   ;
;          |soc_system_mm_interconnect_1_rsp_demux:rsp_demux_008|                                                                         ; 0.7 (0.7)            ; 0.7 (0.7)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |printer|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_rsp_demux:rsp_demux_008                                                                                                                                                                                                                                  ; soc_system_mm_interconnect_1_rsp_demux            ; soc_system   ;
;          |soc_system_mm_interconnect_1_rsp_demux:rsp_demux_009|                                                                         ; 0.7 (0.7)            ; 0.7 (0.7)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |printer|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_rsp_demux:rsp_demux_009                                                                                                                                                                                                                                  ; soc_system_mm_interconnect_1_rsp_demux            ; soc_system   ;
;          |soc_system_mm_interconnect_1_rsp_demux:rsp_demux_010|                                                                         ; 0.8 (0.8)            ; 0.8 (0.8)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |printer|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_rsp_demux:rsp_demux_010                                                                                                                                                                                                                                  ; soc_system_mm_interconnect_1_rsp_demux            ; soc_system   ;
;          |soc_system_mm_interconnect_1_rsp_demux:rsp_demux_011|                                                                         ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |printer|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_rsp_demux:rsp_demux_011                                                                                                                                                                                                                                  ; soc_system_mm_interconnect_1_rsp_demux            ; soc_system   ;
;          |soc_system_mm_interconnect_1_rsp_demux:rsp_demux_012|                                                                         ; 0.6 (0.6)            ; 0.6 (0.6)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |printer|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_rsp_demux:rsp_demux_012                                                                                                                                                                                                                                  ; soc_system_mm_interconnect_1_rsp_demux            ; soc_system   ;
;          |soc_system_mm_interconnect_1_rsp_demux:rsp_demux_013|                                                                         ; 0.6 (0.6)            ; 0.6 (0.6)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |printer|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_rsp_demux:rsp_demux_013                                                                                                                                                                                                                                  ; soc_system_mm_interconnect_1_rsp_demux            ; soc_system   ;
;          |soc_system_mm_interconnect_1_rsp_demux:rsp_demux_014|                                                                         ; 0.7 (0.7)            ; 0.7 (0.7)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |printer|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_rsp_demux:rsp_demux_014                                                                                                                                                                                                                                  ; soc_system_mm_interconnect_1_rsp_demux            ; soc_system   ;
;          |soc_system_mm_interconnect_1_rsp_demux:rsp_demux_015|                                                                         ; 0.7 (0.7)            ; 0.7 (0.7)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |printer|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_rsp_demux:rsp_demux_015                                                                                                                                                                                                                                  ; soc_system_mm_interconnect_1_rsp_demux            ; soc_system   ;
;          |soc_system_mm_interconnect_1_rsp_demux:rsp_demux_016|                                                                         ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |printer|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_rsp_demux:rsp_demux_016                                                                                                                                                                                                                                  ; soc_system_mm_interconnect_1_rsp_demux            ; soc_system   ;
;          |soc_system_mm_interconnect_1_rsp_demux:rsp_demux_017|                                                                         ; 0.7 (0.7)            ; 0.7 (0.7)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |printer|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_rsp_demux:rsp_demux_017                                                                                                                                                                                                                                  ; soc_system_mm_interconnect_1_rsp_demux            ; soc_system   ;
;          |soc_system_mm_interconnect_1_rsp_demux:rsp_demux_018|                                                                         ; 0.6 (0.6)            ; 0.6 (0.6)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |printer|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_rsp_demux:rsp_demux_018                                                                                                                                                                                                                                  ; soc_system_mm_interconnect_1_rsp_demux            ; soc_system   ;
;          |soc_system_mm_interconnect_1_rsp_demux:rsp_demux_019|                                                                         ; 0.7 (0.7)            ; 0.7 (0.7)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |printer|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_rsp_demux:rsp_demux_019                                                                                                                                                                                                                                  ; soc_system_mm_interconnect_1_rsp_demux            ; soc_system   ;
;          |soc_system_mm_interconnect_1_rsp_demux:rsp_demux_020|                                                                         ; 0.6 (0.6)            ; 0.6 (0.6)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |printer|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_rsp_demux:rsp_demux_020                                                                                                                                                                                                                                  ; soc_system_mm_interconnect_1_rsp_demux            ; soc_system   ;
;          |soc_system_mm_interconnect_1_rsp_demux:rsp_demux_021|                                                                         ; 0.7 (0.7)            ; 0.7 (0.7)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |printer|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_rsp_demux:rsp_demux_021                                                                                                                                                                                                                                  ; soc_system_mm_interconnect_1_rsp_demux            ; soc_system   ;
;          |soc_system_mm_interconnect_1_rsp_demux:rsp_demux_022|                                                                         ; 0.3 (0.3)            ; 0.3 (0.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |printer|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_rsp_demux:rsp_demux_022                                                                                                                                                                                                                                  ; soc_system_mm_interconnect_1_rsp_demux            ; soc_system   ;
;          |soc_system_mm_interconnect_1_rsp_demux:rsp_demux_023|                                                                         ; 0.7 (0.7)            ; 0.7 (0.7)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |printer|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_rsp_demux:rsp_demux_023                                                                                                                                                                                                                                  ; soc_system_mm_interconnect_1_rsp_demux            ; soc_system   ;
;          |soc_system_mm_interconnect_1_rsp_demux:rsp_demux_024|                                                                         ; 0.7 (0.7)            ; 0.7 (0.7)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |printer|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_rsp_demux:rsp_demux_024                                                                                                                                                                                                                                  ; soc_system_mm_interconnect_1_rsp_demux            ; soc_system   ;
;          |soc_system_mm_interconnect_1_rsp_demux:rsp_demux_025|                                                                         ; 0.6 (0.6)            ; 0.8 (0.8)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |printer|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_rsp_demux:rsp_demux_025                                                                                                                                                                                                                                  ; soc_system_mm_interconnect_1_rsp_demux            ; soc_system   ;
;          |soc_system_mm_interconnect_1_rsp_demux:rsp_demux_026|                                                                         ; 0.3 (0.3)            ; 0.3 (0.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |printer|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_rsp_demux:rsp_demux_026                                                                                                                                                                                                                                  ; soc_system_mm_interconnect_1_rsp_demux            ; soc_system   ;
;          |soc_system_mm_interconnect_1_rsp_demux:rsp_demux_027|                                                                         ; 0.8 (0.8)            ; 0.8 (0.8)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |printer|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_rsp_demux:rsp_demux_027                                                                                                                                                                                                                                  ; soc_system_mm_interconnect_1_rsp_demux            ; soc_system   ;
;          |soc_system_mm_interconnect_1_rsp_demux:rsp_demux_028|                                                                         ; 0.3 (0.3)            ; 0.3 (0.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |printer|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_rsp_demux:rsp_demux_028                                                                                                                                                                                                                                  ; soc_system_mm_interconnect_1_rsp_demux            ; soc_system   ;
;          |soc_system_mm_interconnect_1_rsp_demux:rsp_demux_029|                                                                         ; 0.7 (0.7)            ; 0.7 (0.7)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |printer|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_rsp_demux:rsp_demux_029                                                                                                                                                                                                                                  ; soc_system_mm_interconnect_1_rsp_demux            ; soc_system   ;
;          |soc_system_mm_interconnect_1_rsp_mux:rsp_mux|                                                                                 ; 184.5 (184.5)        ; 200.1 (200.1)                    ; 20.8 (20.8)                                       ; 5.2 (5.2)                        ; 0.0 (0.0)            ; 361 (361)           ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |printer|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_rsp_mux:rsp_mux                                                                                                                                                                                                                                          ; soc_system_mm_interconnect_1_rsp_mux              ; soc_system   ;
;          |soc_system_mm_interconnect_1_rsp_mux:rsp_mux_001|                                                                             ; 168.3 (168.3)        ; 178.1 (178.1)                    ; 15.4 (15.4)                                       ; 5.6 (5.6)                        ; 0.0 (0.0)            ; 359 (359)           ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |printer|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_rsp_mux:rsp_mux_001                                                                                                                                                                                                                                      ; soc_system_mm_interconnect_1_rsp_mux              ; soc_system   ;
;       |soc_system_mm_interconnect_2:mm_interconnect_2|                                                                                  ; 370.6 (0.0)          ; 411.7 (0.0)                      ; 53.0 (0.0)                                        ; 11.9 (0.0)                       ; 0.0 (0.0)            ; 303 (0)             ; 703 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |printer|soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2                                                                                                                                                                                                                                                                                       ; soc_system_mm_interconnect_2                      ; soc_system   ;
;          |altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|                                                                         ; 307.6 (3.6)          ; 343.9 (3.8)                      ; 46.1 (0.3)                                        ; 9.8 (0.1)                        ; 0.0 (0.0)            ; 139 (8)             ; 692 (2)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |printer|soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent                                                                                                                                                                                                                                  ; altera_merlin_axi_slave_ni                        ; soc_system   ;
;             |altera_avalon_sc_fifo:read_rsp_fifo|                                                                                       ; 43.4 (43.4)          ; 47.6 (47.6)                      ; 5.0 (5.0)                                         ; 0.8 (0.8)                        ; 0.0 (0.0)            ; 34 (34)             ; 88 (88)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |printer|soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo                                                                                                                                                                                              ; altera_avalon_sc_fifo                             ; soc_system   ;
;             |altera_avalon_sc_fifo:write_rsp_fifo|                                                                                      ; 260.7 (260.7)        ; 292.5 (292.5)                    ; 40.8 (40.8)                                       ; 8.9 (8.9)                        ; 0.0 (0.0)            ; 97 (97)             ; 602 (602)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |printer|soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo                                                                                                                                                                                             ; altera_avalon_sc_fifo                             ; soc_system   ;
;          |altera_merlin_master_agent:hps_only_master_master_agent|                                                                      ; 4.4 (4.4)            ; 4.5 (4.5)                        ; 0.3 (0.3)                                         ; 0.3 (0.3)                        ; 0.0 (0.0)            ; 6 (6)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |printer|soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_master_agent:hps_only_master_master_agent                                                                                                                                                                                                                               ; altera_merlin_master_agent                        ; soc_system   ;
;          |altera_merlin_traffic_limiter:hps_only_master_master_limiter|                                                                 ; 8.0 (8.0)            ; 8.0 (8.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 13 (13)             ; 11 (11)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |printer|soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_traffic_limiter:hps_only_master_master_limiter                                                                                                                                                                                                                          ; altera_merlin_traffic_limiter                     ; soc_system   ;
;          |altera_merlin_width_adapter:hps_0_f2h_axi_slave_wr_cmd_width_adapter|                                                         ; 18.2 (18.2)          ; 24.3 (24.3)                      ; 6.1 (6.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 72 (72)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |printer|soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:hps_0_f2h_axi_slave_wr_cmd_width_adapter                                                                                                                                                                                                                  ; altera_merlin_width_adapter                       ; soc_system   ;
;          |soc_system_mm_interconnect_2_cmd_demux:cmd_demux|                                                                             ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |printer|soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|soc_system_mm_interconnect_2_cmd_demux:cmd_demux                                                                                                                                                                                                                                      ; soc_system_mm_interconnect_2_cmd_demux            ; soc_system   ;
;          |soc_system_mm_interconnect_2_rsp_mux:rsp_mux|                                                                                 ; 31.2 (31.2)          ; 30.0 (30.0)                      ; 0.7 (0.7)                                         ; 1.9 (1.9)                        ; 0.0 (0.0)            ; 72 (72)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |printer|soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|soc_system_mm_interconnect_2_rsp_mux:rsp_mux                                                                                                                                                                                                                                          ; soc_system_mm_interconnect_2_rsp_mux              ; soc_system   ;
;       |soc_system_mm_interconnect_3:mm_interconnect_3|                                                                                  ; 460.4 (0.0)          ; 481.3 (0.0)                      ; 29.6 (0.0)                                        ; 8.6 (0.0)                        ; 0.0 (0.0)            ; 478 (0)             ; 495 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |printer|soc_system:u0|soc_system_mm_interconnect_3:mm_interconnect_3                                                                                                                                                                                                                                                                                       ; soc_system_mm_interconnect_3                      ; soc_system   ;
;          |altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|                                                                   ; 237.0 (237.0)        ; 251.0 (251.0)                    ; 19.0 (19.0)                                       ; 5.0 (5.0)                        ; 0.0 (0.0)            ; 50 (50)             ; 495 (495)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |printer|soc_system:u0|soc_system_mm_interconnect_3:mm_interconnect_3|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo                                                                                                                                                                                                                            ; altera_avalon_sc_fifo                             ; soc_system   ;
;          |altera_merlin_master_agent:f2sdram_only_master_master_agent|                                                                  ; 7.6 (7.6)            ; 7.5 (7.5)                        ; 0.2 (0.2)                                         ; 0.3 (0.3)                        ; 0.0 (0.0)            ; 10 (10)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |printer|soc_system:u0|soc_system_mm_interconnect_3:mm_interconnect_3|altera_merlin_master_agent:f2sdram_only_master_master_agent                                                                                                                                                                                                                           ; altera_merlin_master_agent                        ; soc_system   ;
;          |altera_merlin_slave_agent:hps_0_f2h_sdram0_data_agent|                                                                        ; 0.8 (0.8)            ; 0.8 (0.8)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |printer|soc_system:u0|soc_system_mm_interconnect_3:mm_interconnect_3|altera_merlin_slave_agent:hps_0_f2h_sdram0_data_agent                                                                                                                                                                                                                                 ; altera_merlin_slave_agent                         ; soc_system   ;
;          |altera_merlin_width_adapter:hps_0_f2h_sdram0_data_cmd_width_adapter|                                                          ; 125.8 (125.8)        ; 134.5 (134.5)                    ; 8.8 (8.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 288 (288)           ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |printer|soc_system:u0|soc_system_mm_interconnect_3:mm_interconnect_3|altera_merlin_width_adapter:hps_0_f2h_sdram0_data_cmd_width_adapter                                                                                                                                                                                                                   ; altera_merlin_width_adapter                       ; soc_system   ;
;          |altera_merlin_width_adapter:hps_0_f2h_sdram0_data_rsp_width_adapter|                                                          ; 89.1 (89.1)          ; 87.5 (87.5)                      ; 1.7 (1.7)                                         ; 3.3 (3.3)                        ; 0.0 (0.0)            ; 128 (128)           ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |printer|soc_system:u0|soc_system_mm_interconnect_3:mm_interconnect_3|altera_merlin_width_adapter:hps_0_f2h_sdram0_data_rsp_width_adapter                                                                                                                                                                                                                   ; altera_merlin_width_adapter                       ; soc_system   ;
;       |soc_system_pll_sys:pll_sys|                                                                                                      ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |printer|soc_system:u0|soc_system_pll_sys:pll_sys                                                                                                                                                                                                                                                                                                           ; soc_system_pll_sys                                ; soc_system   ;
;          |altera_pll:altera_pll_i|                                                                                                      ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |printer|soc_system:u0|soc_system_pll_sys:pll_sys|altera_pll:altera_pll_i                                                                                                                                                                                                                                                                                   ; altera_pll                                        ; work         ;
;       |soc_system_temp0:temp0|                                                                                                          ; 7.0 (7.0)            ; 9.0 (9.0)                        ; 2.0 (2.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 12 (12)             ; 12 (12)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |printer|soc_system:u0|soc_system_temp0:temp0                                                                                                                                                                                                                                                                                                               ; soc_system_temp0                                  ; soc_system   ;
;       |soc_system_temp0:temp1|                                                                                                          ; 6.0 (6.0)            ; 6.0 (6.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 12 (12)             ; 12 (12)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |printer|soc_system:u0|soc_system_temp0:temp1                                                                                                                                                                                                                                                                                                               ; soc_system_temp0                                  ; soc_system   ;
;       |soc_system_temp0:temp_bed|                                                                                                       ; 7.0 (7.0)            ; 9.0 (9.0)                        ; 2.0 (2.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 12 (12)             ; 12 (12)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |printer|soc_system:u0|soc_system_temp0:temp_bed                                                                                                                                                                                                                                                                                                            ; soc_system_temp0                                  ; soc_system   ;
;       |soc_system_temp_bed_bottom:temp_bed_bottom|                                                                                      ; 6.3 (6.3)            ; 6.5 (6.5)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 14 (14)             ; 13 (13)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |printer|soc_system:u0|soc_system_temp_bed_bottom:temp_bed_bottom                                                                                                                                                                                                                                                                                           ; soc_system_temp_bed_bottom                        ; soc_system   ;
;       |soc_system_temp_bed_bottom:temp_bed_upper|                                                                                       ; 7.3 (7.3)            ; 7.7 (7.7)                        ; 0.4 (0.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 15 (15)             ; 15 (15)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |printer|soc_system:u0|soc_system_temp_bed_bottom:temp_bed_upper                                                                                                                                                                                                                                                                                            ; soc_system_temp_bed_bottom                        ; soc_system   ;
;       |soc_system_temp_bed_bottom:temp_e1_bottom|                                                                                       ; 7.0 (7.0)            ; 7.0 (7.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 15 (15)             ; 15 (15)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |printer|soc_system:u0|soc_system_temp_bed_bottom:temp_e1_bottom                                                                                                                                                                                                                                                                                            ; soc_system_temp_bed_bottom                        ; soc_system   ;
;       |soc_system_temp_bed_bottom:temp_e1_upper|                                                                                        ; 7.2 (7.2)            ; 7.2 (7.2)                        ; 0.2 (0.2)                                         ; 0.2 (0.2)                        ; 0.0 (0.0)            ; 14 (14)             ; 15 (15)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |printer|soc_system:u0|soc_system_temp_bed_bottom:temp_e1_upper                                                                                                                                                                                                                                                                                             ; soc_system_temp_bed_bottom                        ; soc_system   ;
;    |stepper_controller:stepper_controller1|                                                                                             ; 1019.4 (5.1)         ; 1040.0 (5.0)                     ; 34.0 (0.2)                                        ; 13.4 (0.2)                       ; 0.0 (0.0)            ; 1666 (10)           ; 774 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |printer|stepper_controller:stepper_controller1                                                                                                                                                                                                                                                                                                             ; stepper_controller                                ; work         ;
;       |home_g28:home|                                                                                                                   ; 261.3 (261.3)        ; 263.2 (263.2)                    ; 9.3 (9.3)                                         ; 7.5 (7.5)                        ; 0.0 (0.0)            ; 437 (437)           ; 252 (252)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |printer|stepper_controller:stepper_controller1|home_g28:home                                                                                                                                                                                                                                                                                               ; home_g28                                          ; work         ;
;       |stepper_corexy_new:corexy|                                                                                                       ; 440.5 (440.5)        ; 462.5 (462.5)                    ; 23.8 (23.8)                                       ; 1.9 (1.9)                        ; 0.0 (0.0)            ; 714 (714)           ; 295 (295)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |printer|stepper_controller:stepper_controller1|stepper_corexy_new:corexy                                                                                                                                                                                                                                                                                   ; stepper_corexy_new                                ; work         ;
;       |stepper_extruder:e1|                                                                                                             ; 155.3 (155.3)        ; 152.3 (152.3)                    ; 0.3 (0.3)                                         ; 3.3 (3.3)                        ; 0.0 (0.0)            ; 250 (250)           ; 108 (108)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |printer|stepper_controller:stepper_controller1|stepper_extruder:e1                                                                                                                                                                                                                                                                                         ; stepper_extruder                                  ; work         ;
;       |stepper_z:z|                                                                                                                     ; 157.2 (157.2)        ; 157.0 (157.0)                    ; 0.3 (0.3)                                         ; 0.6 (0.6)                        ; 0.0 (0.0)            ; 255 (255)           ; 119 (119)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |printer|stepper_controller:stepper_controller1|stepper_z:z                                                                                                                                                                                                                                                                                                 ; stepper_z                                         ; work         ;
+-----------------------------------------------------------------------------------------------------------------------------------------+----------------------+----------------------------------+---------------------------------------------------+----------------------------------+----------------------+---------------------+---------------------------+---------------+-------------------+-------+------------+------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+------------------------------------------------------------------------------------------------------------------------------------------+
; Delay Chain Summary                                                                                                                      ;
+---------------------+----------+-------+------+------+------+-------+-------+--------+------------------------+--------------------------+
; Name                ; Pin Type ; D1    ; D3_0 ; D3_1 ; D4   ; D5    ; D5 OE ; D5 OCT ; T11 (Postamble Gating) ; T11 (Postamble Ungating) ;
+---------------------+----------+-------+------+------+------+-------+-------+--------+------------------------+--------------------------+
; LED[1]              ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; LED[2]              ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; LED[3]              ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; LED[5]              ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; LED[6]              ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; ADC_CONVST          ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; ADC_SCK             ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; ADC_SDI             ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; LED[0]              ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; LED[4]              ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; FPGA_CLK2_50        ; Input    ; --    ; --   ; --   ; --   ; --    ; --    ; --     ; --                     ; --                       ;
; FPGA_CLK3_50        ; Input    ; --    ; --   ; --   ; --   ; --    ; --    ; --     ; --                     ; --                       ;
; HDMI_TX_CLK         ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HDMI_TX_DE          ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HDMI_TX_D[0]        ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HDMI_TX_D[1]        ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HDMI_TX_D[2]        ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HDMI_TX_D[3]        ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HDMI_TX_D[4]        ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HDMI_TX_D[5]        ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HDMI_TX_D[6]        ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HDMI_TX_D[7]        ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HDMI_TX_D[8]        ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HDMI_TX_D[9]        ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HDMI_TX_D[10]       ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HDMI_TX_D[11]       ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HDMI_TX_D[12]       ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HDMI_TX_D[13]       ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HDMI_TX_D[14]       ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HDMI_TX_D[15]       ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HDMI_TX_D[16]       ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HDMI_TX_D[17]       ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HDMI_TX_D[18]       ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HDMI_TX_D[19]       ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HDMI_TX_D[20]       ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HDMI_TX_D[21]       ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HDMI_TX_D[22]       ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HDMI_TX_D[23]       ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HDMI_TX_HS          ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HDMI_TX_INT         ; Input    ; --    ; --   ; --   ; --   ; --    ; --    ; --     ; --                     ; --                       ;
; HDMI_TX_VS          ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; LED[7]              ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HPS_DDR3_ADDR[0]    ; Output   ; --    ; --   ; --   ; --   ; (6)   ; --    ; --     ; --                     ; --                       ;
; HPS_DDR3_ADDR[1]    ; Output   ; --    ; --   ; --   ; --   ; (7)   ; --    ; --     ; --                     ; --                       ;
; HPS_DDR3_ADDR[2]    ; Output   ; --    ; --   ; --   ; --   ; (6)   ; --    ; --     ; --                     ; --                       ;
; HPS_DDR3_ADDR[3]    ; Output   ; --    ; --   ; --   ; --   ; (7)   ; --    ; --     ; --                     ; --                       ;
; HPS_DDR3_ADDR[4]    ; Output   ; --    ; --   ; --   ; --   ; (10)  ; --    ; --     ; --                     ; --                       ;
; HPS_DDR3_ADDR[5]    ; Output   ; --    ; --   ; --   ; --   ; (10)  ; --    ; --     ; --                     ; --                       ;
; HPS_DDR3_ADDR[6]    ; Output   ; --    ; --   ; --   ; --   ; (6)   ; --    ; --     ; --                     ; --                       ;
; HPS_DDR3_ADDR[7]    ; Output   ; --    ; --   ; --   ; --   ; (7)   ; --    ; --     ; --                     ; --                       ;
; HPS_DDR3_ADDR[8]    ; Output   ; --    ; --   ; --   ; --   ; (10)  ; --    ; --     ; --                     ; --                       ;
; HPS_DDR3_ADDR[9]    ; Output   ; --    ; --   ; --   ; --   ; (10)  ; --    ; --     ; --                     ; --                       ;
; HPS_DDR3_ADDR[10]   ; Output   ; --    ; --   ; --   ; --   ; (6)   ; --    ; --     ; --                     ; --                       ;
; HPS_DDR3_ADDR[11]   ; Output   ; --    ; --   ; --   ; --   ; (7)   ; --    ; --     ; --                     ; --                       ;
; HPS_DDR3_ADDR[12]   ; Output   ; --    ; --   ; --   ; --   ; (6)   ; --    ; --     ; --                     ; --                       ;
; HPS_DDR3_ADDR[13]   ; Output   ; --    ; --   ; --   ; --   ; (7)   ; --    ; --     ; --                     ; --                       ;
; HPS_DDR3_ADDR[14]   ; Output   ; --    ; --   ; --   ; --   ; (10)  ; --    ; --     ; --                     ; --                       ;
; HPS_DDR3_BA[0]      ; Output   ; --    ; --   ; --   ; --   ; (6)   ; --    ; --     ; --                     ; --                       ;
; HPS_DDR3_BA[1]      ; Output   ; --    ; --   ; --   ; --   ; (10)  ; --    ; --     ; --                     ; --                       ;
; HPS_DDR3_BA[2]      ; Output   ; --    ; --   ; --   ; --   ; (10)  ; --    ; --     ; --                     ; --                       ;
; HPS_DDR3_CAS_N      ; Output   ; --    ; --   ; --   ; --   ; (6)   ; --    ; --     ; --                     ; --                       ;
; HPS_DDR3_CKE        ; Output   ; --    ; --   ; --   ; --   ; (8)   ; --    ; --     ; --                     ; --                       ;
; HPS_DDR3_CK_N       ; Output   ; --    ; --   ; --   ; --   ; (2)   ; (0)   ; --     ; --                     ; --                       ;
; HPS_DDR3_CK_P       ; Output   ; --    ; --   ; --   ; --   ; (2)   ; (0)   ; --     ; --                     ; --                       ;
; HPS_DDR3_CS_N       ; Output   ; --    ; --   ; --   ; --   ; (11)  ; --    ; --     ; --                     ; --                       ;
; HPS_DDR3_DM[0]      ; Output   ; --    ; --   ; --   ; --   ; (6)   ; (6)   ; (0)    ; --                     ; --                       ;
; HPS_DDR3_DM[1]      ; Output   ; --    ; --   ; --   ; --   ; (6)   ; (6)   ; (0)    ; --                     ; --                       ;
; HPS_DDR3_DM[2]      ; Output   ; --    ; --   ; --   ; --   ; (5)   ; (5)   ; (0)    ; --                     ; --                       ;
; HPS_DDR3_DM[3]      ; Output   ; --    ; --   ; --   ; --   ; (5)   ; (5)   ; (0)    ; --                     ; --                       ;
; HPS_DDR3_ODT        ; Output   ; --    ; --   ; --   ; --   ; (6)   ; --    ; --     ; --                     ; --                       ;
; HPS_DDR3_RAS_N      ; Output   ; --    ; --   ; --   ; --   ; (7)   ; --    ; --     ; --                     ; --                       ;
; HPS_DDR3_RESET_N    ; Output   ; --    ; --   ; --   ; --   ; (0)   ; --    ; --     ; --                     ; --                       ;
; HPS_DDR3_WE_N       ; Output   ; --    ; --   ; --   ; --   ; (7)   ; --    ; --     ; --                     ; --                       ;
; HPS_ENET_GTX_CLK    ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HPS_ENET_MDC        ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HPS_ENET_TX_DATA[0] ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HPS_ENET_TX_DATA[1] ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HPS_ENET_TX_DATA[2] ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HPS_ENET_TX_DATA[3] ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HPS_ENET_TX_EN      ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HPS_SD_CLK          ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HPS_SPIM_CLK        ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HPS_SPIM_MOSI       ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HPS_UART_TX         ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HPS_USB_STP         ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; gpio0GPIO[2]        ; Bidir    ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; gpio0GPIO[3]        ; Bidir    ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; gpio0GPIO[4]        ; Bidir    ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; gpio0GPIO[5]        ; Bidir    ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; gpio0GPIO[6]        ; Bidir    ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; gpio0GPIO[7]        ; Bidir    ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; gpio1GPIO[30]       ; Bidir    ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; gpio1GPIO[32]       ; Bidir    ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; gpio1GPIO[35]       ; Bidir    ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; gpio1GPIO[31]       ; Bidir    ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; gpio1GPIO[33]       ; Bidir    ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; gpio0GPIO[0]        ; Bidir    ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; gpio0GPIO[1]        ; Bidir    ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; gpio0GPIO[8]        ; Bidir    ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; gpio0GPIO[9]        ; Bidir    ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; gpio1GPIO[0]        ; Bidir    ; --    ; --   ; (0)  ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; gpio1GPIO[1]        ; Bidir    ; --    ; --   ; (0)  ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; gpio1GPIO[2]        ; Bidir    ; --    ; (0)  ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; gpio1GPIO[3]        ; Bidir    ; --    ; --   ; (0)  ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; gpio1GPIO[4]        ; Bidir    ; --    ; --   ; (0)  ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; gpio1GPIO[5]        ; Bidir    ; --    ; (0)  ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; gpio0GPIO[10]       ; Bidir    ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; gpio1GPIO[10]       ; Bidir    ; --    ; (0)  ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; ARDUINO_IO[10]      ; Bidir    ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; ARDUINO_IO[11]      ; Bidir    ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; ARDUINO_IO[12]      ; Bidir    ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; ARDUINO_IO[13]      ; Bidir    ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; ARDUINO_IO[14]      ; Bidir    ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; ARDUINO_IO[15]      ; Bidir    ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; ARDUINO_RESET_N     ; Bidir    ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HDMI_I2C_SCL        ; Bidir    ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HDMI_I2C_SDA        ; Bidir    ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HDMI_I2S            ; Bidir    ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HDMI_LRCLK          ; Bidir    ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HDMI_MCLK           ; Bidir    ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HDMI_SCLK           ; Bidir    ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; gpio0GPIO[11]       ; Bidir    ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; gpio0GPIO[12]       ; Bidir    ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; gpio0GPIO[13]       ; Bidir    ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; gpio0GPIO[14]       ; Bidir    ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; gpio0GPIO[15]       ; Bidir    ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; gpio0GPIO[16]       ; Bidir    ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; gpio0GPIO[17]       ; Bidir    ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; gpio0GPIO[18]       ; Bidir    ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; gpio0GPIO[19]       ; Bidir    ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; gpio0GPIO[20]       ; Bidir    ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; gpio0GPIO[21]       ; Bidir    ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; gpio0GPIO[22]       ; Bidir    ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; gpio0GPIO[23]       ; Bidir    ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; gpio0GPIO[24]       ; Bidir    ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; gpio0GPIO[25]       ; Bidir    ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; gpio0GPIO[26]       ; Bidir    ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; gpio0GPIO[27]       ; Bidir    ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; gpio0GPIO[28]       ; Bidir    ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; gpio0GPIO[29]       ; Bidir    ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; gpio0GPIO[30]       ; Bidir    ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; gpio0GPIO[31]       ; Bidir    ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; gpio0GPIO[32]       ; Bidir    ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; gpio0GPIO[33]       ; Bidir    ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; gpio0GPIO[34]       ; Bidir    ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; gpio0GPIO[35]       ; Bidir    ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; gpio1GPIO[6]        ; Bidir    ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; gpio1GPIO[7]        ; Bidir    ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; gpio1GPIO[8]        ; Bidir    ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; gpio1GPIO[9]        ; Bidir    ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; gpio1GPIO[11]       ; Bidir    ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; gpio1GPIO[12]       ; Bidir    ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; gpio1GPIO[13]       ; Bidir    ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; gpio1GPIO[14]       ; Bidir    ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; gpio1GPIO[15]       ; Bidir    ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; gpio1GPIO[16]       ; Bidir    ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; gpio1GPIO[17]       ; Bidir    ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; gpio1GPIO[18]       ; Bidir    ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; gpio1GPIO[19]       ; Bidir    ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; gpio1GPIO[20]       ; Bidir    ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; gpio1GPIO[21]       ; Bidir    ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; gpio1GPIO[22]       ; Bidir    ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; gpio1GPIO[23]       ; Bidir    ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; gpio1GPIO[24]       ; Bidir    ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; gpio1GPIO[25]       ; Bidir    ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; gpio1GPIO[26]       ; Bidir    ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; gpio1GPIO[27]       ; Bidir    ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; gpio1GPIO[28]       ; Bidir    ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; gpio1GPIO[29]       ; Bidir    ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HPS_CONV_USB_N      ; Bidir    ; --    ; (0)  ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HPS_DDR3_DQ[0]      ; Bidir    ; (13)  ; (0)  ; --   ; --   ; (9)   ; (9)   ; (0)    ; --                     ; --                       ;
; HPS_DDR3_DQ[1]      ; Bidir    ; (9)   ; (0)  ; --   ; --   ; (10)  ; (10)  ; (0)    ; --                     ; --                       ;
; HPS_DDR3_DQ[2]      ; Bidir    ; (10)  ; (0)  ; --   ; --   ; (6)   ; (6)   ; (0)    ; --                     ; --                       ;
; HPS_DDR3_DQ[3]      ; Bidir    ; (10)  ; (0)  ; --   ; --   ; (6)   ; (6)   ; (0)    ; --                     ; --                       ;
; HPS_DDR3_DQ[4]      ; Bidir    ; (13)  ; (0)  ; --   ; --   ; (10)  ; (10)  ; (0)    ; --                     ; --                       ;
; HPS_DDR3_DQ[5]      ; Bidir    ; (9)   ; (0)  ; --   ; --   ; (10)  ; (10)  ; (0)    ; --                     ; --                       ;
; HPS_DDR3_DQ[6]      ; Bidir    ; (9)   ; (0)  ; --   ; --   ; (5)   ; (5)   ; (0)    ; --                     ; --                       ;
; HPS_DDR3_DQ[7]      ; Bidir    ; (11)  ; (0)  ; --   ; --   ; (7)   ; (7)   ; (0)    ; --                     ; --                       ;
; HPS_DDR3_DQ[8]      ; Bidir    ; (13)  ; (0)  ; --   ; --   ; (9)   ; (9)   ; (0)    ; --                     ; --                       ;
; HPS_DDR3_DQ[9]      ; Bidir    ; (8)   ; (0)  ; --   ; --   ; (9)   ; (9)   ; (0)    ; --                     ; --                       ;
; HPS_DDR3_DQ[10]     ; Bidir    ; (10)  ; (0)  ; --   ; --   ; (6)   ; (6)   ; (0)    ; --                     ; --                       ;
; HPS_DDR3_DQ[11]     ; Bidir    ; (10)  ; (0)  ; --   ; --   ; (6)   ; (6)   ; (0)    ; --                     ; --                       ;
; HPS_DDR3_DQ[12]     ; Bidir    ; (13)  ; (0)  ; --   ; --   ; (9)   ; (9)   ; (0)    ; --                     ; --                       ;
; HPS_DDR3_DQ[13]     ; Bidir    ; (8)   ; (0)  ; --   ; --   ; (9)   ; (9)   ; (0)    ; --                     ; --                       ;
; HPS_DDR3_DQ[14]     ; Bidir    ; (10)  ; (0)  ; --   ; --   ; (6)   ; (6)   ; (0)    ; --                     ; --                       ;
; HPS_DDR3_DQ[15]     ; Bidir    ; (11)  ; (0)  ; --   ; --   ; (7)   ; (7)   ; (0)    ; --                     ; --                       ;
; HPS_DDR3_DQ[16]     ; Bidir    ; (13)  ; (0)  ; --   ; --   ; (9)   ; (9)   ; (0)    ; --                     ; --                       ;
; HPS_DDR3_DQ[17]     ; Bidir    ; (8)   ; (0)  ; --   ; --   ; (9)   ; (9)   ; (0)    ; --                     ; --                       ;
; HPS_DDR3_DQ[18]     ; Bidir    ; (10)  ; (0)  ; --   ; --   ; (6)   ; (6)   ; (0)    ; --                     ; --                       ;
; HPS_DDR3_DQ[19]     ; Bidir    ; (10)  ; (0)  ; --   ; --   ; (6)   ; (6)   ; (0)    ; --                     ; --                       ;
; HPS_DDR3_DQ[20]     ; Bidir    ; (13)  ; (0)  ; --   ; --   ; (9)   ; (9)   ; (0)    ; --                     ; --                       ;
; HPS_DDR3_DQ[21]     ; Bidir    ; (8)   ; (0)  ; --   ; --   ; (10)  ; (10)  ; (0)    ; --                     ; --                       ;
; HPS_DDR3_DQ[22]     ; Bidir    ; (10)  ; (0)  ; --   ; --   ; (6)   ; (6)   ; (0)    ; --                     ; --                       ;
; HPS_DDR3_DQ[23]     ; Bidir    ; (10)  ; (0)  ; --   ; --   ; (6)   ; (6)   ; (0)    ; --                     ; --                       ;
; HPS_DDR3_DQ[24]     ; Bidir    ; (13)  ; (0)  ; --   ; --   ; (9)   ; (9)   ; (0)    ; --                     ; --                       ;
; HPS_DDR3_DQ[25]     ; Bidir    ; (8)   ; (0)  ; --   ; --   ; (9)   ; (9)   ; (0)    ; --                     ; --                       ;
; HPS_DDR3_DQ[26]     ; Bidir    ; (9)   ; (0)  ; --   ; --   ; (5)   ; (5)   ; (0)    ; --                     ; --                       ;
; HPS_DDR3_DQ[27]     ; Bidir    ; (10)  ; (0)  ; --   ; --   ; (6)   ; (6)   ; (0)    ; --                     ; --                       ;
; HPS_DDR3_DQ[28]     ; Bidir    ; (13)  ; (0)  ; --   ; --   ; (9)   ; (9)   ; (0)    ; --                     ; --                       ;
; HPS_DDR3_DQ[29]     ; Bidir    ; (8)   ; (0)  ; --   ; --   ; (9)   ; (9)   ; (0)    ; --                     ; --                       ;
; HPS_DDR3_DQ[30]     ; Bidir    ; (9)   ; (0)  ; --   ; --   ; (5)   ; (5)   ; (0)    ; --                     ; --                       ;
; HPS_DDR3_DQ[31]     ; Bidir    ; (10)  ; (0)  ; --   ; --   ; (6)   ; (6)   ; (0)    ; --                     ; --                       ;
; HPS_DDR3_DQS_N[0]   ; Bidir    ; --    ; --   ; --   ; (0)  ; (0)   ; (0)   ; (0)    ; (0)                    ; (0)                      ;
; HPS_DDR3_DQS_N[1]   ; Bidir    ; --    ; --   ; --   ; (0)  ; (0)   ; (0)   ; (0)    ; (0)                    ; (0)                      ;
; HPS_DDR3_DQS_N[2]   ; Bidir    ; --    ; --   ; --   ; (0)  ; (0)   ; (0)   ; (0)    ; (0)                    ; (0)                      ;
; HPS_DDR3_DQS_N[3]   ; Bidir    ; --    ; --   ; --   ; (0)  ; (0)   ; (0)   ; (0)    ; (0)                    ; (0)                      ;
; HPS_DDR3_DQS_P[0]   ; Bidir    ; --    ; --   ; --   ; (0)  ; (0)   ; (0)   ; (0)    ; (0)                    ; (0)                      ;
; HPS_DDR3_DQS_P[1]   ; Bidir    ; --    ; --   ; --   ; (0)  ; (0)   ; (0)   ; (0)    ; (0)                    ; (0)                      ;
; HPS_DDR3_DQS_P[2]   ; Bidir    ; --    ; --   ; --   ; (0)  ; (0)   ; (0)   ; (0)    ; (0)                    ; (0)                      ;
; HPS_DDR3_DQS_P[3]   ; Bidir    ; --    ; --   ; --   ; (0)  ; (0)   ; (0)   ; (0)    ; (0)                    ; (0)                      ;
; HPS_ENET_INT_N      ; Bidir    ; --    ; (0)  ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HPS_ENET_MDIO       ; Bidir    ; --    ; (0)  ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HPS_GSENSOR_INT     ; Bidir    ; --    ; (0)  ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HPS_I2C0_SCLK       ; Bidir    ; --    ; (0)  ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HPS_I2C0_SDAT       ; Bidir    ; --    ; (0)  ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HPS_I2C1_SCLK       ; Bidir    ; --    ; (0)  ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HPS_I2C1_SDAT       ; Bidir    ; --    ; (0)  ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HPS_KEY             ; Bidir    ; --    ; (0)  ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HPS_LED             ; Bidir    ; --    ; (0)  ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HPS_LTC_GPIO        ; Bidir    ; --    ; (0)  ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HPS_SD_CMD          ; Bidir    ; --    ; (0)  ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HPS_SD_DATA[0]      ; Bidir    ; --    ; (0)  ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HPS_SD_DATA[1]      ; Bidir    ; --    ; (0)  ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HPS_SD_DATA[2]      ; Bidir    ; --    ; (0)  ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HPS_SD_DATA[3]      ; Bidir    ; --    ; (0)  ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HPS_SPIM_SS         ; Bidir    ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HPS_USB_DATA[0]     ; Bidir    ; --    ; (0)  ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HPS_USB_DATA[1]     ; Bidir    ; --    ; (0)  ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HPS_USB_DATA[2]     ; Bidir    ; --    ; (0)  ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HPS_USB_DATA[3]     ; Bidir    ; --    ; (0)  ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HPS_USB_DATA[4]     ; Bidir    ; --    ; (0)  ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HPS_USB_DATA[5]     ; Bidir    ; --    ; (0)  ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HPS_USB_DATA[6]     ; Bidir    ; --    ; (0)  ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HPS_USB_DATA[7]     ; Bidir    ; --    ; (0)  ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; ARDUINO_IO[0]       ; Bidir    ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; ARDUINO_IO[1]       ; Bidir    ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; ARDUINO_IO[2]       ; Bidir    ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; ARDUINO_IO[3]       ; Bidir    ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; ARDUINO_IO[4]       ; Bidir    ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; ARDUINO_IO[5]       ; Bidir    ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; ARDUINO_IO[6]       ; Bidir    ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; ARDUINO_IO[7]       ; Bidir    ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; ARDUINO_IO[8]       ; Bidir    ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; ARDUINO_IO[9]       ; Bidir    ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; gpio1GPIO[34]       ; Bidir    ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; FPGA_CLK1_50        ; Input    ; --    ; (0)  ; --   ; --   ; --    ; --    ; --     ; --                     ; --                       ;
; SW[0]               ; Input    ; --    ; --   ; (0)  ; --   ; --    ; --    ; --     ; --                     ; --                       ;
; SW[1]               ; Input    ; --    ; (0)  ; --   ; --   ; --    ; --    ; --     ; --                     ; --                       ;
; SW[2]               ; Input    ; --    ; --   ; (0)  ; --   ; --    ; --    ; --     ; --                     ; --                       ;
; SW[3]               ; Input    ; --    ; (0)  ; --   ; --   ; --    ; --    ; --     ; --                     ; --                       ;
; HPS_ENET_RX_DATA[0] ; Input    ; --    ; (0)  ; --   ; --   ; --    ; --    ; --     ; --                     ; --                       ;
; HPS_ENET_RX_DATA[1] ; Input    ; --    ; (0)  ; --   ; --   ; --    ; --    ; --     ; --                     ; --                       ;
; HPS_ENET_RX_DATA[2] ; Input    ; --    ; (0)  ; --   ; --   ; --    ; --    ; --     ; --                     ; --                       ;
; HPS_ENET_RX_DATA[3] ; Input    ; --    ; (0)  ; --   ; --   ; --    ; --    ; --     ; --                     ; --                       ;
; HPS_ENET_RX_CLK     ; Input    ; --    ; (0)  ; --   ; --   ; --    ; --    ; --     ; --                     ; --                       ;
; HPS_ENET_RX_DV      ; Input    ; --    ; (0)  ; --   ; --   ; --    ; --    ; --     ; --                     ; --                       ;
; HPS_SPIM_MISO       ; Input    ; --    ; (0)  ; --   ; --   ; --    ; --    ; --     ; --                     ; --                       ;
; HPS_UART_RX         ; Input    ; --    ; (0)  ; --   ; --   ; --    ; --    ; --     ; --                     ; --                       ;
; HPS_USB_CLKOUT      ; Input    ; --    ; (0)  ; --   ; --   ; --    ; --    ; --     ; --                     ; --                       ;
; HPS_USB_DIR         ; Input    ; --    ; (0)  ; --   ; --   ; --    ; --    ; --     ; --                     ; --                       ;
; HPS_USB_NXT         ; Input    ; --    ; (0)  ; --   ; --   ; --    ; --    ; --     ; --                     ; --                       ;
; HPS_DDR3_RZQ        ; Input    ; --    ; (0)  ; --   ; --   ; --    ; --    ; --     ; --                     ; --                       ;
; KEY[0]              ; Input    ; --    ; --   ; (0)  ; --   ; --    ; --    ; --     ; --                     ; --                       ;
; KEY[1]              ; Input    ; --    ; (0)  ; --   ; --   ; --    ; --    ; --     ; --                     ; --                       ;
; ADC_SDO             ; Input    ; --    ; (0)  ; --   ; --   ; --    ; --    ; --     ; --                     ; --                       ;
+---------------------+----------+-------+------+------+------+-------+-------+--------+------------------------+--------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Pad To Core Delay Chain Fanout                                                                                                                                                                                                                                                                                                                                                                       ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+---------+
; Source Pin / Fanout                                                                                                                                                                                                                                                                                                                                                    ; Pad To Core Index ; Setting ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+---------+
; FPGA_CLK2_50                                                                                                                                                                                                                                                                                                                                                           ;                   ;         ;
; FPGA_CLK3_50                                                                                                                                                                                                                                                                                                                                                           ;                   ;         ;
; HDMI_TX_INT                                                                                                                                                                                                                                                                                                                                                            ;                   ;         ;
; gpio0GPIO[2]                                                                                                                                                                                                                                                                                                                                                           ;                   ;         ;
; gpio0GPIO[3]                                                                                                                                                                                                                                                                                                                                                           ;                   ;         ;
; gpio0GPIO[4]                                                                                                                                                                                                                                                                                                                                                           ;                   ;         ;
; gpio0GPIO[5]                                                                                                                                                                                                                                                                                                                                                           ;                   ;         ;
; gpio0GPIO[6]                                                                                                                                                                                                                                                                                                                                                           ;                   ;         ;
; gpio0GPIO[7]                                                                                                                                                                                                                                                                                                                                                           ;                   ;         ;
; gpio1GPIO[30]                                                                                                                                                                                                                                                                                                                                                          ;                   ;         ;
; gpio1GPIO[32]                                                                                                                                                                                                                                                                                                                                                          ;                   ;         ;
; gpio1GPIO[35]                                                                                                                                                                                                                                                                                                                                                          ;                   ;         ;
; gpio1GPIO[31]                                                                                                                                                                                                                                                                                                                                                          ;                   ;         ;
; gpio1GPIO[33]                                                                                                                                                                                                                                                                                                                                                          ;                   ;         ;
; gpio0GPIO[0]                                                                                                                                                                                                                                                                                                                                                           ;                   ;         ;
; gpio0GPIO[1]                                                                                                                                                                                                                                                                                                                                                           ;                   ;         ;
; gpio0GPIO[8]                                                                                                                                                                                                                                                                                                                                                           ;                   ;         ;
; gpio0GPIO[9]                                                                                                                                                                                                                                                                                                                                                           ;                   ;         ;
; gpio1GPIO[0]                                                                                                                                                                                                                                                                                                                                                           ;                   ;         ;
;      - comb~0                                                                                                                                                                                                                                                                                                                                                          ; 1                 ; 0       ;
;      - endstop_filter:ef1|always0~0                                                                                                                                                                                                                                                                                                                                    ; 1                 ; 0       ;
; gpio1GPIO[1]                                                                                                                                                                                                                                                                                                                                                           ;                   ;         ;
;      - comb~1                                                                                                                                                                                                                                                                                                                                                          ; 1                 ; 0       ;
;      - endstop_filter:ef2|always0~0                                                                                                                                                                                                                                                                                                                                    ; 1                 ; 0       ;
; gpio1GPIO[2]                                                                                                                                                                                                                                                                                                                                                           ;                   ;         ;
;      - comb~2                                                                                                                                                                                                                                                                                                                                                          ; 0                 ; 0       ;
;      - endstop_filter:ef3|always0~0                                                                                                                                                                                                                                                                                                                                    ; 0                 ; 0       ;
; gpio1GPIO[3]                                                                                                                                                                                                                                                                                                                                                           ;                   ;         ;
;      - comb~3                                                                                                                                                                                                                                                                                                                                                          ; 1                 ; 0       ;
;      - endstop_filter:ef4|always0~0                                                                                                                                                                                                                                                                                                                                    ; 1                 ; 0       ;
; gpio1GPIO[4]                                                                                                                                                                                                                                                                                                                                                           ;                   ;         ;
;      - comb~4                                                                                                                                                                                                                                                                                                                                                          ; 1                 ; 0       ;
;      - endstop_filter:ef5|always0~0                                                                                                                                                                                                                                                                                                                                    ; 1                 ; 0       ;
; gpio1GPIO[5]                                                                                                                                                                                                                                                                                                                                                           ;                   ;         ;
;      - comb~5                                                                                                                                                                                                                                                                                                                                                          ; 0                 ; 0       ;
;      - endstop_filter:ef6|always0~0                                                                                                                                                                                                                                                                                                                                    ; 0                 ; 0       ;
; gpio0GPIO[10]                                                                                                                                                                                                                                                                                                                                                          ;                   ;         ;
; gpio1GPIO[10]                                                                                                                                                                                                                                                                                                                                                          ;                   ;         ;
;      - soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_fpga_interfaces:fpga_interfaces|peripheral_uart1                                                                                                                                                                                                                                                          ; 0                 ; 0       ;
; ARDUINO_IO[10]                                                                                                                                                                                                                                                                                                                                                         ;                   ;         ;
; ARDUINO_IO[11]                                                                                                                                                                                                                                                                                                                                                         ;                   ;         ;
; ARDUINO_IO[12]                                                                                                                                                                                                                                                                                                                                                         ;                   ;         ;
; ARDUINO_IO[13]                                                                                                                                                                                                                                                                                                                                                         ;                   ;         ;
; ARDUINO_IO[14]                                                                                                                                                                                                                                                                                                                                                         ;                   ;         ;
; ARDUINO_IO[15]                                                                                                                                                                                                                                                                                                                                                         ;                   ;         ;
; ARDUINO_RESET_N                                                                                                                                                                                                                                                                                                                                                        ;                   ;         ;
; HDMI_I2C_SCL                                                                                                                                                                                                                                                                                                                                                           ;                   ;         ;
; HDMI_I2C_SDA                                                                                                                                                                                                                                                                                                                                                           ;                   ;         ;
; HDMI_I2S                                                                                                                                                                                                                                                                                                                                                               ;                   ;         ;
; HDMI_LRCLK                                                                                                                                                                                                                                                                                                                                                             ;                   ;         ;
; HDMI_MCLK                                                                                                                                                                                                                                                                                                                                                              ;                   ;         ;
; HDMI_SCLK                                                                                                                                                                                                                                                                                                                                                              ;                   ;         ;
; gpio0GPIO[11]                                                                                                                                                                                                                                                                                                                                                          ;                   ;         ;
; gpio0GPIO[12]                                                                                                                                                                                                                                                                                                                                                          ;                   ;         ;
; gpio0GPIO[13]                                                                                                                                                                                                                                                                                                                                                          ;                   ;         ;
; gpio0GPIO[14]                                                                                                                                                                                                                                                                                                                                                          ;                   ;         ;
; gpio0GPIO[15]                                                                                                                                                                                                                                                                                                                                                          ;                   ;         ;
; gpio0GPIO[16]                                                                                                                                                                                                                                                                                                                                                          ;                   ;         ;
; gpio0GPIO[17]                                                                                                                                                                                                                                                                                                                                                          ;                   ;         ;
; gpio0GPIO[18]                                                                                                                                                                                                                                                                                                                                                          ;                   ;         ;
; gpio0GPIO[19]                                                                                                                                                                                                                                                                                                                                                          ;                   ;         ;
; gpio0GPIO[20]                                                                                                                                                                                                                                                                                                                                                          ;                   ;         ;
; gpio0GPIO[21]                                                                                                                                                                                                                                                                                                                                                          ;                   ;         ;
; gpio0GPIO[22]                                                                                                                                                                                                                                                                                                                                                          ;                   ;         ;
; gpio0GPIO[23]                                                                                                                                                                                                                                                                                                                                                          ;                   ;         ;
; gpio0GPIO[24]                                                                                                                                                                                                                                                                                                                                                          ;                   ;         ;
; gpio0GPIO[25]                                                                                                                                                                                                                                                                                                                                                          ;                   ;         ;
; gpio0GPIO[26]                                                                                                                                                                                                                                                                                                                                                          ;                   ;         ;
; gpio0GPIO[27]                                                                                                                                                                                                                                                                                                                                                          ;                   ;         ;
; gpio0GPIO[28]                                                                                                                                                                                                                                                                                                                                                          ;                   ;         ;
; gpio0GPIO[29]                                                                                                                                                                                                                                                                                                                                                          ;                   ;         ;
; gpio0GPIO[30]                                                                                                                                                                                                                                                                                                                                                          ;                   ;         ;
; gpio0GPIO[31]                                                                                                                                                                                                                                                                                                                                                          ;                   ;         ;
; gpio0GPIO[32]                                                                                                                                                                                                                                                                                                                                                          ;                   ;         ;
; gpio0GPIO[33]                                                                                                                                                                                                                                                                                                                                                          ;                   ;         ;
; gpio0GPIO[34]                                                                                                                                                                                                                                                                                                                                                          ;                   ;         ;
; gpio0GPIO[35]                                                                                                                                                                                                                                                                                                                                                          ;                   ;         ;
; gpio1GPIO[6]                                                                                                                                                                                                                                                                                                                                                           ;                   ;         ;
; gpio1GPIO[7]                                                                                                                                                                                                                                                                                                                                                           ;                   ;         ;
; gpio1GPIO[8]                                                                                                                                                                                                                                                                                                                                                           ;                   ;         ;
; gpio1GPIO[9]                                                                                                                                                                                                                                                                                                                                                           ;                   ;         ;
; gpio1GPIO[11]                                                                                                                                                                                                                                                                                                                                                          ;                   ;         ;
; gpio1GPIO[12]                                                                                                                                                                                                                                                                                                                                                          ;                   ;         ;
; gpio1GPIO[13]                                                                                                                                                                                                                                                                                                                                                          ;                   ;         ;
; gpio1GPIO[14]                                                                                                                                                                                                                                                                                                                                                          ;                   ;         ;
; gpio1GPIO[15]                                                                                                                                                                                                                                                                                                                                                          ;                   ;         ;
; gpio1GPIO[16]                                                                                                                                                                                                                                                                                                                                                          ;                   ;         ;
; gpio1GPIO[17]                                                                                                                                                                                                                                                                                                                                                          ;                   ;         ;
; gpio1GPIO[18]                                                                                                                                                                                                                                                                                                                                                          ;                   ;         ;
; gpio1GPIO[19]                                                                                                                                                                                                                                                                                                                                                          ;                   ;         ;
; gpio1GPIO[20]                                                                                                                                                                                                                                                                                                                                                          ;                   ;         ;
; gpio1GPIO[21]                                                                                                                                                                                                                                                                                                                                                          ;                   ;         ;
; gpio1GPIO[22]                                                                                                                                                                                                                                                                                                                                                          ;                   ;         ;
; gpio1GPIO[23]                                                                                                                                                                                                                                                                                                                                                          ;                   ;         ;
; gpio1GPIO[24]                                                                                                                                                                                                                                                                                                                                                          ;                   ;         ;
; gpio1GPIO[25]                                                                                                                                                                                                                                                                                                                                                          ;                   ;         ;
; gpio1GPIO[26]                                                                                                                                                                                                                                                                                                                                                          ;                   ;         ;
; gpio1GPIO[27]                                                                                                                                                                                                                                                                                                                                                          ;                   ;         ;
; gpio1GPIO[28]                                                                                                                                                                                                                                                                                                                                                          ;                   ;         ;
; gpio1GPIO[29]                                                                                                                                                                                                                                                                                                                                                          ;                   ;         ;
; HPS_CONV_USB_N                                                                                                                                                                                                                                                                                                                                                         ;                   ;         ;
; HPS_DDR3_DQ[0]                                                                                                                                                                                                                                                                                                                                                         ;                   ;         ;
;      - soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[0].in_delay_1 ; 0                 ; 0       ;
; HPS_DDR3_DQ[1]                                                                                                                                                                                                                                                                                                                                                         ;                   ;         ;
;      - soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[1].in_delay_1 ; 0                 ; 0       ;
; HPS_DDR3_DQ[2]                                                                                                                                                                                                                                                                                                                                                         ;                   ;         ;
;      - soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[2].in_delay_1 ; 0                 ; 0       ;
; HPS_DDR3_DQ[3]                                                                                                                                                                                                                                                                                                                                                         ;                   ;         ;
;      - soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[3].in_delay_1 ; 0                 ; 0       ;
; HPS_DDR3_DQ[4]                                                                                                                                                                                                                                                                                                                                                         ;                   ;         ;
;      - soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[4].in_delay_1 ; 0                 ; 0       ;
; HPS_DDR3_DQ[5]                                                                                                                                                                                                                                                                                                                                                         ;                   ;         ;
;      - soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[5].in_delay_1 ; 0                 ; 0       ;
; HPS_DDR3_DQ[6]                                                                                                                                                                                                                                                                                                                                                         ;                   ;         ;
;      - soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[6].in_delay_1 ; 0                 ; 0       ;
; HPS_DDR3_DQ[7]                                                                                                                                                                                                                                                                                                                                                         ;                   ;         ;
;      - soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[7].in_delay_1 ; 0                 ; 0       ;
; HPS_DDR3_DQ[8]                                                                                                                                                                                                                                                                                                                                                         ;                   ;         ;
;      - soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[0].in_delay_1 ; 0                 ; 0       ;
; HPS_DDR3_DQ[9]                                                                                                                                                                                                                                                                                                                                                         ;                   ;         ;
;      - soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[1].in_delay_1 ; 0                 ; 0       ;
; HPS_DDR3_DQ[10]                                                                                                                                                                                                                                                                                                                                                        ;                   ;         ;
;      - soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[2].in_delay_1 ; 0                 ; 0       ;
; HPS_DDR3_DQ[11]                                                                                                                                                                                                                                                                                                                                                        ;                   ;         ;
;      - soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[3].in_delay_1 ; 0                 ; 0       ;
; HPS_DDR3_DQ[12]                                                                                                                                                                                                                                                                                                                                                        ;                   ;         ;
;      - soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[4].in_delay_1 ; 0                 ; 0       ;
; HPS_DDR3_DQ[13]                                                                                                                                                                                                                                                                                                                                                        ;                   ;         ;
;      - soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[5].in_delay_1 ; 0                 ; 0       ;
; HPS_DDR3_DQ[14]                                                                                                                                                                                                                                                                                                                                                        ;                   ;         ;
;      - soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[6].in_delay_1 ; 0                 ; 0       ;
; HPS_DDR3_DQ[15]                                                                                                                                                                                                                                                                                                                                                        ;                   ;         ;
;      - soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[7].in_delay_1 ; 0                 ; 0       ;
; HPS_DDR3_DQ[16]                                                                                                                                                                                                                                                                                                                                                        ;                   ;         ;
;      - soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[0].in_delay_1 ; 0                 ; 0       ;
; HPS_DDR3_DQ[17]                                                                                                                                                                                                                                                                                                                                                        ;                   ;         ;
;      - soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[1].in_delay_1 ; 0                 ; 0       ;
; HPS_DDR3_DQ[18]                                                                                                                                                                                                                                                                                                                                                        ;                   ;         ;
;      - soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[2].in_delay_1 ; 0                 ; 0       ;
; HPS_DDR3_DQ[19]                                                                                                                                                                                                                                                                                                                                                        ;                   ;         ;
;      - soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[3].in_delay_1 ; 0                 ; 0       ;
; HPS_DDR3_DQ[20]                                                                                                                                                                                                                                                                                                                                                        ;                   ;         ;
;      - soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[4].in_delay_1 ; 0                 ; 0       ;
; HPS_DDR3_DQ[21]                                                                                                                                                                                                                                                                                                                                                        ;                   ;         ;
;      - soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[5].in_delay_1 ; 0                 ; 0       ;
; HPS_DDR3_DQ[22]                                                                                                                                                                                                                                                                                                                                                        ;                   ;         ;
;      - soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[6].in_delay_1 ; 0                 ; 0       ;
; HPS_DDR3_DQ[23]                                                                                                                                                                                                                                                                                                                                                        ;                   ;         ;
;      - soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[7].in_delay_1 ; 0                 ; 0       ;
; HPS_DDR3_DQ[24]                                                                                                                                                                                                                                                                                                                                                        ;                   ;         ;
;      - soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[0].in_delay_1 ; 0                 ; 0       ;
; HPS_DDR3_DQ[25]                                                                                                                                                                                                                                                                                                                                                        ;                   ;         ;
;      - soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[1].in_delay_1 ; 0                 ; 0       ;
; HPS_DDR3_DQ[26]                                                                                                                                                                                                                                                                                                                                                        ;                   ;         ;
;      - soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[2].in_delay_1 ; 0                 ; 0       ;
; HPS_DDR3_DQ[27]                                                                                                                                                                                                                                                                                                                                                        ;                   ;         ;
;      - soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[3].in_delay_1 ; 0                 ; 0       ;
; HPS_DDR3_DQ[28]                                                                                                                                                                                                                                                                                                                                                        ;                   ;         ;
;      - soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[4].in_delay_1 ; 0                 ; 0       ;
; HPS_DDR3_DQ[29]                                                                                                                                                                                                                                                                                                                                                        ;                   ;         ;
;      - soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[5].in_delay_1 ; 0                 ; 0       ;
; HPS_DDR3_DQ[30]                                                                                                                                                                                                                                                                                                                                                        ;                   ;         ;
;      - soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[6].in_delay_1 ; 0                 ; 0       ;
; HPS_DDR3_DQ[31]                                                                                                                                                                                                                                                                                                                                                        ;                   ;         ;
;      - soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[7].in_delay_1 ; 0                 ; 0       ;
; HPS_DDR3_DQS_N[0]                                                                                                                                                                                                                                                                                                                                                      ;                   ;         ;
; HPS_DDR3_DQS_N[1]                                                                                                                                                                                                                                                                                                                                                      ;                   ;         ;
; HPS_DDR3_DQS_N[2]                                                                                                                                                                                                                                                                                                                                                      ;                   ;         ;
; HPS_DDR3_DQS_N[3]                                                                                                                                                                                                                                                                                                                                                      ;                   ;         ;
; HPS_DDR3_DQS_P[0]                                                                                                                                                                                                                                                                                                                                                      ;                   ;         ;
; HPS_DDR3_DQS_P[1]                                                                                                                                                                                                                                                                                                                                                      ;                   ;         ;
; HPS_DDR3_DQS_P[2]                                                                                                                                                                                                                                                                                                                                                      ;                   ;         ;
; HPS_DDR3_DQS_P[3]                                                                                                                                                                                                                                                                                                                                                      ;                   ;         ;
; HPS_ENET_INT_N                                                                                                                                                                                                                                                                                                                                                         ;                   ;         ;
; HPS_ENET_MDIO                                                                                                                                                                                                                                                                                                                                                          ;                   ;         ;
; HPS_GSENSOR_INT                                                                                                                                                                                                                                                                                                                                                        ;                   ;         ;
; HPS_I2C0_SCLK                                                                                                                                                                                                                                                                                                                                                          ;                   ;         ;
; HPS_I2C0_SDAT                                                                                                                                                                                                                                                                                                                                                          ;                   ;         ;
; HPS_I2C1_SCLK                                                                                                                                                                                                                                                                                                                                                          ;                   ;         ;
; HPS_I2C1_SDAT                                                                                                                                                                                                                                                                                                                                                          ;                   ;         ;
; HPS_KEY                                                                                                                                                                                                                                                                                                                                                                ;                   ;         ;
; HPS_LED                                                                                                                                                                                                                                                                                                                                                                ;                   ;         ;
; HPS_LTC_GPIO                                                                                                                                                                                                                                                                                                                                                           ;                   ;         ;
; HPS_SD_CMD                                                                                                                                                                                                                                                                                                                                                             ;                   ;         ;
; HPS_SD_DATA[0]                                                                                                                                                                                                                                                                                                                                                         ;                   ;         ;
; HPS_SD_DATA[1]                                                                                                                                                                                                                                                                                                                                                         ;                   ;         ;
; HPS_SD_DATA[2]                                                                                                                                                                                                                                                                                                                                                         ;                   ;         ;
; HPS_SD_DATA[3]                                                                                                                                                                                                                                                                                                                                                         ;                   ;         ;
; HPS_SPIM_SS                                                                                                                                                                                                                                                                                                                                                            ;                   ;         ;
; HPS_USB_DATA[0]                                                                                                                                                                                                                                                                                                                                                        ;                   ;         ;
; HPS_USB_DATA[1]                                                                                                                                                                                                                                                                                                                                                        ;                   ;         ;
; HPS_USB_DATA[2]                                                                                                                                                                                                                                                                                                                                                        ;                   ;         ;
; HPS_USB_DATA[3]                                                                                                                                                                                                                                                                                                                                                        ;                   ;         ;
; HPS_USB_DATA[4]                                                                                                                                                                                                                                                                                                                                                        ;                   ;         ;
; HPS_USB_DATA[5]                                                                                                                                                                                                                                                                                                                                                        ;                   ;         ;
; HPS_USB_DATA[6]                                                                                                                                                                                                                                                                                                                                                        ;                   ;         ;
; HPS_USB_DATA[7]                                                                                                                                                                                                                                                                                                                                                        ;                   ;         ;
; ARDUINO_IO[0]                                                                                                                                                                                                                                                                                                                                                          ;                   ;         ;
; ARDUINO_IO[1]                                                                                                                                                                                                                                                                                                                                                          ;                   ;         ;
; ARDUINO_IO[2]                                                                                                                                                                                                                                                                                                                                                          ;                   ;         ;
; ARDUINO_IO[3]                                                                                                                                                                                                                                                                                                                                                          ;                   ;         ;
; ARDUINO_IO[4]                                                                                                                                                                                                                                                                                                                                                          ;                   ;         ;
; ARDUINO_IO[5]                                                                                                                                                                                                                                                                                                                                                          ;                   ;         ;
; ARDUINO_IO[6]                                                                                                                                                                                                                                                                                                                                                          ;                   ;         ;
; ARDUINO_IO[7]                                                                                                                                                                                                                                                                                                                                                          ;                   ;         ;
; ARDUINO_IO[8]                                                                                                                                                                                                                                                                                                                                                          ;                   ;         ;
; ARDUINO_IO[9]                                                                                                                                                                                                                                                                                                                                                          ;                   ;         ;
; gpio1GPIO[34]                                                                                                                                                                                                                                                                                                                                                          ;                   ;         ;
; FPGA_CLK1_50                                                                                                                                                                                                                                                                                                                                                           ;                   ;         ;
; SW[0]                                                                                                                                                                                                                                                                                                                                                                  ;                   ;         ;
;      - soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_fpga_interfaces:fpga_interfaces|stm_event                                                                                                                                                                                                                                                                 ; 1                 ; 0       ;
;      - soc_system:u0|soc_system_dipsw_pio:dipsw_pio|read_mux_out[0]~3                                                                                                                                                                                                                                                                                                  ; 1                 ; 0       ;
;      - soc_system:u0|soc_system_dipsw_pio:dipsw_pio|d1_data_in[0]~feeder                                                                                                                                                                                                                                                                                               ; 1                 ; 0       ;
; SW[1]                                                                                                                                                                                                                                                                                                                                                                  ;                   ;         ;
;      - soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_fpga_interfaces:fpga_interfaces|stm_event                                                                                                                                                                                                                                                                 ; 0                 ; 0       ;
;      - soc_system:u0|soc_system_dipsw_pio:dipsw_pio|d1_data_in[1]                                                                                                                                                                                                                                                                                                      ; 0                 ; 0       ;
;      - soc_system:u0|soc_system_dipsw_pio:dipsw_pio|read_mux_out[1]~2                                                                                                                                                                                                                                                                                                  ; 0                 ; 0       ;
; SW[2]                                                                                                                                                                                                                                                                                                                                                                  ;                   ;         ;
;      - soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_fpga_interfaces:fpga_interfaces|stm_event                                                                                                                                                                                                                                                                 ; 1                 ; 0       ;
;      - soc_system:u0|soc_system_dipsw_pio:dipsw_pio|d1_data_in[2]                                                                                                                                                                                                                                                                                                      ; 1                 ; 0       ;
;      - soc_system:u0|soc_system_dipsw_pio:dipsw_pio|read_mux_out[2]~1                                                                                                                                                                                                                                                                                                  ; 1                 ; 0       ;
; SW[3]                                                                                                                                                                                                                                                                                                                                                                  ;                   ;         ;
;      - soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_fpga_interfaces:fpga_interfaces|stm_event                                                                                                                                                                                                                                                                 ; 0                 ; 0       ;
;      - soc_system:u0|soc_system_dipsw_pio:dipsw_pio|read_mux_out[3]~0                                                                                                                                                                                                                                                                                                  ; 0                 ; 0       ;
;      - soc_system:u0|soc_system_dipsw_pio:dipsw_pio|d1_data_in[3]~feeder                                                                                                                                                                                                                                                                                               ; 0                 ; 0       ;
; HPS_ENET_RX_DATA[0]                                                                                                                                                                                                                                                                                                                                                    ;                   ;         ;
; HPS_ENET_RX_DATA[1]                                                                                                                                                                                                                                                                                                                                                    ;                   ;         ;
; HPS_ENET_RX_DATA[2]                                                                                                                                                                                                                                                                                                                                                    ;                   ;         ;
; HPS_ENET_RX_DATA[3]                                                                                                                                                                                                                                                                                                                                                    ;                   ;         ;
; HPS_ENET_RX_CLK                                                                                                                                                                                                                                                                                                                                                        ;                   ;         ;
; HPS_ENET_RX_DV                                                                                                                                                                                                                                                                                                                                                         ;                   ;         ;
; HPS_SPIM_MISO                                                                                                                                                                                                                                                                                                                                                          ;                   ;         ;
; HPS_UART_RX                                                                                                                                                                                                                                                                                                                                                            ;                   ;         ;
; HPS_USB_CLKOUT                                                                                                                                                                                                                                                                                                                                                         ;                   ;         ;
; HPS_USB_DIR                                                                                                                                                                                                                                                                                                                                                            ;                   ;         ;
; HPS_USB_NXT                                                                                                                                                                                                                                                                                                                                                            ;                   ;         ;
; HPS_DDR3_RZQ                                                                                                                                                                                                                                                                                                                                                           ;                   ;         ;
; KEY[0]                                                                                                                                                                                                                                                                                                                                                                 ;                   ;         ;
;      - adc_control:adc0|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk                                                                                                                                                                                                                                                                       ; 1                 ; 0       ;
;      - adc_control:adc0|adc_control_adc_mega_0:adc_mega_0|CH0[1]                                                                                                                                                                                                                                                                                                       ; 1                 ; 0       ;
;      - adc_control:adc0|adc_control_adc_mega_0:adc_mega_0|CH0[2]                                                                                                                                                                                                                                                                                                       ; 1                 ; 0       ;
;      - adc_control:adc0|adc_control_adc_mega_0:adc_mega_0|CH0[3]                                                                                                                                                                                                                                                                                                       ; 1                 ; 0       ;
;      - adc_control:adc0|adc_control_adc_mega_0:adc_mega_0|CH0[4]                                                                                                                                                                                                                                                                                                       ; 1                 ; 0       ;
;      - adc_control:adc0|adc_control_adc_mega_0:adc_mega_0|CH0[5]                                                                                                                                                                                                                                                                                                       ; 1                 ; 0       ;
;      - adc_control:adc0|adc_control_adc_mega_0:adc_mega_0|CH0[6]                                                                                                                                                                                                                                                                                                       ; 1                 ; 0       ;
;      - adc_control:adc0|adc_control_adc_mega_0:adc_mega_0|CH0[7]                                                                                                                                                                                                                                                                                                       ; 1                 ; 0       ;
;      - adc_control:adc0|adc_control_adc_mega_0:adc_mega_0|CH0[8]                                                                                                                                                                                                                                                                                                       ; 1                 ; 0       ;
;      - adc_control:adc0|adc_control_adc_mega_0:adc_mega_0|CH0[9]                                                                                                                                                                                                                                                                                                       ; 1                 ; 0       ;
;      - adc_control:adc0|adc_control_adc_mega_0:adc_mega_0|CH0[10]                                                                                                                                                                                                                                                                                                      ; 1                 ; 0       ;
;      - adc_control:adc0|adc_control_adc_mega_0:adc_mega_0|CH0[11]                                                                                                                                                                                                                                                                                                      ; 1                 ; 0       ;
;      - adc_control:adc0|adc_control_adc_mega_0:adc_mega_0|CH4[2]                                                                                                                                                                                                                                                                                                       ; 1                 ; 0       ;
;      - adc_control:adc0|adc_control_adc_mega_0:adc_mega_0|CH4[0]                                                                                                                                                                                                                                                                                                       ; 1                 ; 0       ;
;      - adc_control:adc0|adc_control_adc_mega_0:adc_mega_0|CH4[1]                                                                                                                                                                                                                                                                                                       ; 1                 ; 0       ;
;      - adc_control:adc0|adc_control_adc_mega_0:adc_mega_0|CH4[3]                                                                                                                                                                                                                                                                                                       ; 1                 ; 0       ;
;      - adc_control:adc0|adc_control_adc_mega_0:adc_mega_0|CH4[4]                                                                                                                                                                                                                                                                                                       ; 1                 ; 0       ;
;      - adc_control:adc0|adc_control_adc_mega_0:adc_mega_0|CH4[5]                                                                                                                                                                                                                                                                                                       ; 1                 ; 0       ;
;      - adc_control:adc0|adc_control_adc_mega_0:adc_mega_0|CH4[6]                                                                                                                                                                                                                                                                                                       ; 1                 ; 0       ;
;      - adc_control:adc0|adc_control_adc_mega_0:adc_mega_0|CH4[7]                                                                                                                                                                                                                                                                                                       ; 1                 ; 0       ;
;      - adc_control:adc0|adc_control_adc_mega_0:adc_mega_0|CH4[8]                                                                                                                                                                                                                                                                                                       ; 1                 ; 0       ;
;      - adc_control:adc0|adc_control_adc_mega_0:adc_mega_0|CH4[9]                                                                                                                                                                                                                                                                                                       ; 1                 ; 0       ;
;      - adc_control:adc0|adc_control_adc_mega_0:adc_mega_0|CH4[10]                                                                                                                                                                                                                                                                                                      ; 1                 ; 0       ;
;      - adc_control:adc0|adc_control_adc_mega_0:adc_mega_0|CH4[11]                                                                                                                                                                                                                                                                                                      ; 1                 ; 0       ;
;      - adc_control:adc0|adc_control_adc_mega_0:adc_mega_0|CH2[0]                                                                                                                                                                                                                                                                                                       ; 1                 ; 0       ;
;      - adc_control:adc0|adc_control_adc_mega_0:adc_mega_0|CH2[1]                                                                                                                                                                                                                                                                                                       ; 1                 ; 0       ;
;      - adc_control:adc0|adc_control_adc_mega_0:adc_mega_0|CH2[2]                                                                                                                                                                                                                                                                                                       ; 1                 ; 0       ;
;      - adc_control:adc0|adc_control_adc_mega_0:adc_mega_0|CH2[3]                                                                                                                                                                                                                                                                                                       ; 1                 ; 0       ;
;      - adc_control:adc0|adc_control_adc_mega_0:adc_mega_0|CH2[4]                                                                                                                                                                                                                                                                                                       ; 1                 ; 0       ;
;      - adc_control:adc0|adc_control_adc_mega_0:adc_mega_0|CH2[5]                                                                                                                                                                                                                                                                                                       ; 1                 ; 0       ;
;      - adc_control:adc0|adc_control_adc_mega_0:adc_mega_0|CH2[6]                                                                                                                                                                                                                                                                                                       ; 1                 ; 0       ;
;      - adc_control:adc0|adc_control_adc_mega_0:adc_mega_0|CH2[7]                                                                                                                                                                                                                                                                                                       ; 1                 ; 0       ;
;      - adc_control:adc0|adc_control_adc_mega_0:adc_mega_0|CH2[8]                                                                                                                                                                                                                                                                                                       ; 1                 ; 0       ;
;      - adc_control:adc0|adc_control_adc_mega_0:adc_mega_0|CH2[9]                                                                                                                                                                                                                                                                                                       ; 1                 ; 0       ;
;      - adc_control:adc0|adc_control_adc_mega_0:adc_mega_0|CH2[10]                                                                                                                                                                                                                                                                                                      ; 1                 ; 0       ;
;      - adc_control:adc0|adc_control_adc_mega_0:adc_mega_0|CH2[11]                                                                                                                                                                                                                                                                                                      ; 1                 ; 0       ;
;      - adc_control:adc0|adc_control_adc_mega_0:adc_mega_0|CH0[0]                                                                                                                                                                                                                                                                                                       ; 1                 ; 0       ;
;      - debounce:debounce_inst|counter[0][15]                                                                                                                                                                                                                                                                                                                           ; 1                 ; 0       ;
;      - debounce:debounce_inst|counter[0][9]                                                                                                                                                                                                                                                                                                                            ; 1                 ; 0       ;
;      - debounce:debounce_inst|counter[0][11]                                                                                                                                                                                                                                                                                                                           ; 1                 ; 0       ;
;      - debounce:debounce_inst|counter[0][12]                                                                                                                                                                                                                                                                                                                           ; 1                 ; 0       ;
;      - debounce:debounce_inst|counter[0][13]                                                                                                                                                                                                                                                                                                                           ; 1                 ; 0       ;
;      - debounce:debounce_inst|counter[0][10]                                                                                                                                                                                                                                                                                                                           ; 1                 ; 0       ;
;      - debounce:debounce_inst|counter[0][14]                                                                                                                                                                                                                                                                                                                           ; 1                 ; 0       ;
;      - debounce:debounce_inst|counter[0][7]                                                                                                                                                                                                                                                                                                                            ; 1                 ; 0       ;
;      - debounce:debounce_inst|counter[0][0]                                                                                                                                                                                                                                                                                                                            ; 1                 ; 0       ;
;      - debounce:debounce_inst|counter[0][1]                                                                                                                                                                                                                                                                                                                            ; 1                 ; 0       ;
;      - debounce:debounce_inst|counter[0][2]                                                                                                                                                                                                                                                                                                                            ; 1                 ; 0       ;
;      - debounce:debounce_inst|counter[0][3]                                                                                                                                                                                                                                                                                                                            ; 1                 ; 0       ;
;      - debounce:debounce_inst|counter[0][4]                                                                                                                                                                                                                                                                                                                            ; 1                 ; 0       ;
;      - debounce:debounce_inst|counter[0][5]                                                                                                                                                                                                                                                                                                                            ; 1                 ; 0       ;
;      - debounce:debounce_inst|counter[0][6]                                                                                                                                                                                                                                                                                                                            ; 1                 ; 0       ;
;      - debounce:debounce_inst|counter[0][8]                                                                                                                                                                                                                                                                                                                            ; 1                 ; 0       ;
;      - adc_control:adc0|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[7]                                                                                                                                                                                                                                                                ; 1                 ; 0       ;
;      - adc_control:adc0|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[0]                                                                                                                                                                                                                                                                ; 1                 ; 0       ;
;      - adc_control:adc0|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[1]                                                                                                                                                                                                                                                                ; 1                 ; 0       ;
;      - adc_control:adc0|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[3]                                                                                                                                                                                                                                                                ; 1                 ; 0       ;
;      - adc_control:adc0|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[4]                                                                                                                                                                                                                                                                ; 1                 ; 0       ;
;      - adc_control:adc0|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[5]                                                                                                                                                                                                                                                                ; 1                 ; 0       ;
;      - adc_control:adc0|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[11]                                                                                                                                                                                                                                                               ; 1                 ; 0       ;
;      - adc_control:adc0|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[2]                                                                                                                                                                                                                                                                ; 1                 ; 0       ;
;      - adc_control:adc0|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[10]                                                                                                                                                                                                                                                               ; 1                 ; 0       ;
;      - adc_control:adc0|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[8]                                                                                                                                                                                                                                                                ; 1                 ; 0       ;
;      - adc_control:adc0|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[9]                                                                                                                                                                                                                                                                ; 1                 ; 0       ;
;      - adc_control:adc0|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[6]                                                                                                                                                                                                                                                                ; 1                 ; 0       ;
;      - adc_control:adc0|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|dout_shift_reg[1]                                                                                                                                                                                                                                                          ; 1                 ; 0       ;
;      - adc_control:adc0|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|dout_shift_reg[2]                                                                                                                                                                                                                                                          ; 1                 ; 0       ;
;      - adc_control:adc0|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|dout_shift_reg[3]                                                                                                                                                                                                                                                          ; 1                 ; 0       ;
;      - adc_control:adc0|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|dout_shift_reg[4]                                                                                                                                                                                                                                                          ; 1                 ; 0       ;
;      - adc_control:adc0|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|dout_shift_reg[5]                                                                                                                                                                                                                                                          ; 1                 ; 0       ;
;      - adc_control:adc0|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|dout_shift_reg[6]                                                                                                                                                                                                                                                          ; 1                 ; 0       ;
;      - adc_control:adc0|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|dout_shift_reg[7]                                                                                                                                                                                                                                                          ; 1                 ; 0       ;
;      - adc_control:adc0|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|dout_shift_reg[8]                                                                                                                                                                                                                                                          ; 1                 ; 0       ;
;      - adc_control:adc0|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|dout_shift_reg[9]                                                                                                                                                                                                                                                          ; 1                 ; 0       ;
;      - adc_control:adc0|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|dout_shift_reg[10]                                                                                                                                                                                                                                                         ; 1                 ; 0       ;
;      - adc_control:adc0|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|dout_shift_reg[0]                                                                                                                                                                                                                                                          ; 1                 ; 0       ;
;      - adc_control:adc0|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|next_addr[2]                                                                                                                                                                                                                                                               ; 1                 ; 0       ;
;      - adc_control:adc0|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|next_addr[1]                                                                                                                                                                                                                                                               ; 1                 ; 0       ;
;      - adc_control:adc0|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[0]                                                                                                                                                                                                                                                                 ; 1                 ; 0       ;
;      - adc_control:adc0|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[7]                                                                                                                                                                                                                                                                 ; 1                 ; 0       ;
;      - adc_control:adc0|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[6]                                                                                                                                                                                                                                                                 ; 1                 ; 0       ;
;      - adc_control:adc0|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[5]                                                                                                                                                                                                                                                                 ; 1                 ; 0       ;
;      - adc_control:adc0|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[4]                                                                                                                                                                                                                                                                 ; 1                 ; 0       ;
;      - adc_control:adc0|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[3]                                                                                                                                                                                                                                                                 ; 1                 ; 0       ;
;      - adc_control:adc0|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[2]                                                                                                                                                                                                                                                                 ; 1                 ; 0       ;
;      - adc_control:adc0|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[1]                                                                                                                                                                                                                                                                 ; 1                 ; 0       ;
;      - debounce:debounce_inst|counter[0][15]~0                                                                                                                                                                                                                                                                                                                         ; 1                 ; 0       ;
;      - adc_control:adc0|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|address~2                                                                                                                                                                                                                                                                  ; 1                 ; 0       ;
;      - adc_control:adc0|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|address[0]~3                                                                                                                                                                                                                                                               ; 1                 ; 0       ;
;      - adc_control:adc0|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|address~4                                                                                                                                                                                                                                                                  ; 1                 ; 0       ;
;      - adc_control:adc0|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|address~5                                                                                                                                                                                                                                                                  ; 1                 ; 0       ;
;      - adc_control:adc0|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk_counter~0                                                                                                                                                                                                                                                             ; 1                 ; 0       ;
;      - adc_control:adc0|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk_counter[3]~1                                                                                                                                                                                                                                                          ; 1                 ; 0       ;
;      - adc_control:adc0|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk_counter~2                                                                                                                                                                                                                                                             ; 1                 ; 0       ;
;      - adc_control:adc0|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk_counter~3                                                                                                                                                                                                                                                             ; 1                 ; 0       ;
;      - adc_control:adc0|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk_counter~4                                                                                                                                                                                                                                                             ; 1                 ; 0       ;
;      - adc_control:adc0|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|next_addr~0                                                                                                                                                                                                                                                                ; 1                 ; 0       ;
;      - adc_control:adc0|adc_control_adc_mega_0:adc_mega_0|CH0[1]~0                                                                                                                                                                                                                                                                                                     ; 1                 ; 0       ;
;      - adc_control:adc0|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading4[0]~1                                                                                                                                                                                                                                                              ; 1                 ; 0       ;
;      - adc_control:adc0|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[7]~1                                                                                                                                                                                                                                                              ; 1                 ; 0       ;
;      - adc_control:adc0|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading2[0]~2                                                                                                                                                                                                                                                              ; 1                 ; 0       ;
;      - adc_control:adc0|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|dout_shift_reg[1]~0                                                                                                                                                                                                                                                        ; 1                 ; 0       ;
; KEY[1]                                                                                                                                                                                                                                                                                                                                                                 ;                   ;         ;
;      - debounce:debounce_inst|counter[1][4]                                                                                                                                                                                                                                                                                                                            ; 0                 ; 0       ;
;      - debounce:debounce_inst|counter[1][3]                                                                                                                                                                                                                                                                                                                            ; 0                 ; 0       ;
;      - debounce:debounce_inst|counter[1][15]                                                                                                                                                                                                                                                                                                                           ; 0                 ; 0       ;
;      - debounce:debounce_inst|counter[1][5]                                                                                                                                                                                                                                                                                                                            ; 0                 ; 0       ;
;      - debounce:debounce_inst|counter[1][7]                                                                                                                                                                                                                                                                                                                            ; 0                 ; 0       ;
;      - debounce:debounce_inst|counter[1][8]                                                                                                                                                                                                                                                                                                                            ; 0                 ; 0       ;
;      - debounce:debounce_inst|counter[1][9]                                                                                                                                                                                                                                                                                                                            ; 0                 ; 0       ;
;      - debounce:debounce_inst|counter[1][10]                                                                                                                                                                                                                                                                                                                           ; 0                 ; 0       ;
;      - debounce:debounce_inst|counter[1][11]                                                                                                                                                                                                                                                                                                                           ; 0                 ; 0       ;
;      - debounce:debounce_inst|counter[1][12]                                                                                                                                                                                                                                                                                                                           ; 0                 ; 0       ;
;      - debounce:debounce_inst|counter[1][13]                                                                                                                                                                                                                                                                                                                           ; 0                 ; 0       ;
;      - debounce:debounce_inst|counter[1][14]                                                                                                                                                                                                                                                                                                                           ; 0                 ; 0       ;
;      - debounce:debounce_inst|counter[1][6]                                                                                                                                                                                                                                                                                                                            ; 0                 ; 0       ;
;      - debounce:debounce_inst|counter[1][0]                                                                                                                                                                                                                                                                                                                            ; 0                 ; 0       ;
;      - debounce:debounce_inst|counter[1][1]                                                                                                                                                                                                                                                                                                                            ; 0                 ; 0       ;
;      - debounce:debounce_inst|counter[1][2]                                                                                                                                                                                                                                                                                                                            ; 0                 ; 0       ;
;      - debounce:debounce_inst|counter[1][4]~1                                                                                                                                                                                                                                                                                                                          ; 0                 ; 0       ;
; ADC_SDO                                                                                                                                                                                                                                                                                                                                                                ;                   ;         ;
;      - adc_control:adc0|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|dout_shift_reg[0]                                                                                                                                                                                                                                                          ; 0                 ; 0       ;
;      - adc_control:adc0|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[0]~feeder                                                                                                                                                                                                                                                         ; 0                 ; 0       ;
;      - adc_control:adc0|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading4[0]~feeder                                                                                                                                                                                                                                                         ; 0                 ; 0       ;
;      - adc_control:adc0|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading2[0]~feeder                                                                                                                                                                                                                                                         ; 0                 ; 0       ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+---------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Control Signals                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------+---------+----------------------------+--------+----------------------+------------------+---------------------------+
; Name                                                                                                                                                                                                                                                                                                                                                                        ; Location                                     ; Fan-Out ; Usage                      ; Global ; Global Resource Used ; Global Line Name ; Enable Signal Source Name ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------+---------+----------------------------+--------+----------------------+------------------+---------------------------+
; Equal0~6                                                                                                                                                                                                                                                                                                                                                                    ; LABCELL_X88_Y8_N54                           ; 28      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; FPGA_CLK1_50                                                                                                                                                                                                                                                                                                                                                                ; PIN_V11                                      ; 4705    ; Clock                      ; yes    ; Global Clock         ; GCLK6            ; --                        ;
; KEY[0]                                                                                                                                                                                                                                                                                                                                                                      ; PIN_AH17                                     ; 102     ; Async. clear, Sync. clear  ; no     ; --                   ; --               ; --                        ;
; KEY[1]                                                                                                                                                                                                                                                                                                                                                                      ; PIN_AH16                                     ; 17      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; adc_control:adc0|adc_control_adc_mega_0:adc_mega_0|CH0[1]~0                                                                                                                                                                                                                                                                                                                 ; MLABCELL_X28_Y16_N27                         ; 37      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; adc_control:adc0|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|address[0]~3                                                                                                                                                                                                                                                                           ; LABCELL_X29_Y12_N0                           ; 3       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; adc_control:adc0|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|always2~0                                                                                                                                                                                                                                                                              ; MLABCELL_X28_Y12_N36                         ; 15      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; adc_control:adc0|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[6]~1                                                                                                                                                                                                                                                                           ; LABCELL_X33_Y12_N24                          ; 7       ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; adc_control:adc0|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|din_shift_reg~1                                                                                                                                                                                                                                                                        ; MLABCELL_X28_Y12_N42                         ; 5       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; adc_control:adc0|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|dout_shift_reg[1]~0                                                                                                                                                                                                                                                                    ; LABCELL_X29_Y16_N45                          ; 11      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; adc_control:adc0|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[7]~1                                                                                                                                                                                                                                                                          ; MLABCELL_X28_Y12_N9                          ; 12      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; adc_control:adc0|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading2[0]~2                                                                                                                                                                                                                                                                          ; LABCELL_X29_Y16_N9                           ; 12      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; adc_control:adc0|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading4[0]~1                                                                                                                                                                                                                                                                          ; MLABCELL_X28_Y12_N33                         ; 12      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; adc_control:adc0|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk_counter[3]~1                                                                                                                                                                                                                                                                      ; MLABCELL_X28_Y16_N54                         ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; altera_edge_detector:pulse_cold_reset|reset_qual_n                                                                                                                                                                                                                                                                                                                          ; LABCELL_X12_Y6_N45                           ; 6       ; Async. clear               ; no     ; --                   ; --               ; --                        ;
; altera_edge_detector:pulse_debug_reset|reset_qual_n                                                                                                                                                                                                                                                                                                                         ; LABCELL_X35_Y72_N24                          ; 32      ; Async. clear               ; no     ; --                   ; --               ; --                        ;
; altera_edge_detector:pulse_warm_reset|reset_qual_n                                                                                                                                                                                                                                                                                                                          ; LABCELL_X12_Y6_N48                           ; 2       ; Async. clear               ; no     ; --                   ; --               ; --                        ;
; altera_internal_jtag~TCKUTAP                                                                                                                                                                                                                                                                                                                                                ; JTAG_X0_Y2_N3                                ; 908     ; Clock                      ; no     ; --                   ; --               ; --                        ;
; altera_internal_jtag~TMSUTAP                                                                                                                                                                                                                                                                                                                                                ; JTAG_X0_Y2_N3                                ; 39      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; debounce:debounce_inst|counter[0][15]~0                                                                                                                                                                                                                                                                                                                                     ; LABCELL_X36_Y12_N57                          ; 16      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; debounce:debounce_inst|counter[1][4]~1                                                                                                                                                                                                                                                                                                                                      ; LABCELL_X43_Y13_N57                          ; 16      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; endstop_filter:ef1|always0~0                                                                                                                                                                                                                                                                                                                                                ; LABCELL_X33_Y26_N21                          ; 32      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; endstop_filter:ef1|k[3]~0                                                                                                                                                                                                                                                                                                                                                   ; MLABCELL_X39_Y24_N54                         ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; endstop_filter:ef2|always0~0                                                                                                                                                                                                                                                                                                                                                ; MLABCELL_X52_Y35_N51                         ; 32      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; endstop_filter:ef2|k[3]~0                                                                                                                                                                                                                                                                                                                                                   ; MLABCELL_X52_Y35_N54                         ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; endstop_filter:ef3|always0~0                                                                                                                                                                                                                                                                                                                                                ; LABCELL_X51_Y28_N54                          ; 32      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; endstop_filter:ef3|k[3]~0                                                                                                                                                                                                                                                                                                                                                   ; LABCELL_X51_Y31_N48                          ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; endstop_filter:ef4|always0~0                                                                                                                                                                                                                                                                                                                                                ; MLABCELL_X65_Y27_N39                         ; 32      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; endstop_filter:ef4|k[3]~0                                                                                                                                                                                                                                                                                                                                                   ; LABCELL_X64_Y28_N30                          ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; endstop_filter:ef5|always0~0                                                                                                                                                                                                                                                                                                                                                ; LABCELL_X60_Y22_N57                          ; 32      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; endstop_filter:ef5|k[3]~0                                                                                                                                                                                                                                                                                                                                                   ; LABCELL_X60_Y22_N6                           ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; endstop_filter:ef6|always0~0                                                                                                                                                                                                                                                                                                                                                ; LABCELL_X61_Y32_N12                          ; 32      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; endstop_filter:ef6|k[3]~0                                                                                                                                                                                                                                                                                                                                                   ; LABCELL_X61_Y32_N42                          ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; flags_read[5]                                                                                                                                                                                                                                                                                                                                                               ; FF_X33_Y23_N17                               ; 103     ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; heater_control:heater_bed_control|analog_filter:filter_1|LessThan1~2                                                                                                                                                                                                                                                                                                        ; LABCELL_X19_Y18_N39                          ; 17      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; heater_control:heater_e1_control|analog_filter:filter_1|Decoder0~0                                                                                                                                                                                                                                                                                                          ; LABCELL_X23_Y16_N15                          ; 48      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; heater_control:heater_e1_control|analog_filter:filter_1|Decoder0~1                                                                                                                                                                                                                                                                                                          ; LABCELL_X23_Y16_N45                          ; 48      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; heater_control:heater_e1_control|analog_filter:filter_1|Decoder0~11                                                                                                                                                                                                                                                                                                         ; LABCELL_X19_Y18_N6                           ; 48      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; heater_control:heater_e1_control|analog_filter:filter_1|Decoder0~12                                                                                                                                                                                                                                                                                                         ; LABCELL_X23_Y16_N3                           ; 48      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; heater_control:heater_e1_control|analog_filter:filter_1|Decoder0~13                                                                                                                                                                                                                                                                                                         ; LABCELL_X23_Y16_N30                          ; 48      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; heater_control:heater_e1_control|analog_filter:filter_1|Decoder0~14                                                                                                                                                                                                                                                                                                         ; LABCELL_X23_Y16_N42                          ; 48      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; heater_control:heater_e1_control|analog_filter:filter_1|Decoder0~15                                                                                                                                                                                                                                                                                                         ; LABCELL_X19_Y16_N21                          ; 48      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; heater_control:heater_e1_control|analog_filter:filter_1|Decoder0~16                                                                                                                                                                                                                                                                                                         ; LABCELL_X23_Y16_N27                          ; 48      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; heater_control:heater_e1_control|analog_filter:filter_1|Decoder0~2                                                                                                                                                                                                                                                                                                          ; LABCELL_X23_Y16_N48                          ; 48      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; heater_control:heater_e1_control|analog_filter:filter_1|Decoder0~3                                                                                                                                                                                                                                                                                                          ; LABCELL_X23_Y16_N18                          ; 48      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; heater_control:heater_e1_control|analog_filter:filter_1|Decoder0~4                                                                                                                                                                                                                                                                                                          ; LABCELL_X23_Y16_N36                          ; 48      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; heater_control:heater_e1_control|analog_filter:filter_1|Decoder0~5                                                                                                                                                                                                                                                                                                          ; LABCELL_X23_Y16_N51                          ; 48      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; heater_control:heater_e1_control|analog_filter:filter_1|Decoder0~6                                                                                                                                                                                                                                                                                                          ; LABCELL_X23_Y16_N21                          ; 48      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; heater_control:heater_e1_control|analog_filter:filter_1|Decoder0~7                                                                                                                                                                                                                                                                                                          ; LABCELL_X23_Y16_N54                          ; 48      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; heater_control:heater_e1_control|analog_filter:filter_1|Decoder0~8                                                                                                                                                                                                                                                                                                          ; LABCELL_X23_Y16_N39                          ; 48      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; heater_control:heater_e1_control|analog_filter:filter_1|Decoder0~9                                                                                                                                                                                                                                                                                                          ; LABCELL_X23_Y16_N24                          ; 48      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; hps_reset:hps_reset_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|shift_reg[2]~4                                                                                                                                                                                   ; LABCELL_X11_Y5_N45                           ; 2       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; hps_reset:hps_reset_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|sld_rom_sr:\instance_id_gen:rom_info_inst|WORD_SR[0]~2                                                                                                                                           ; LABCELL_X1_Y5_N54                            ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; hps_reset:hps_reset_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|sld_rom_sr:\instance_id_gen:rom_info_inst|word_counter[2]~1                                                                                                                                      ; LABCELL_X1_Y5_N39                            ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                                                    ; FF_X7_Y2_N14                                 ; 91      ; Async. clear               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2]~3                                       ; MLABCELL_X8_Y2_N27                           ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~0                                         ; LABCELL_X10_Y3_N24                           ; 6       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~0                            ; LABCELL_X10_Y4_N18                           ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~4                                            ; LABCELL_X11_Y3_N36                           ; 3       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~9                                            ; LABCELL_X11_Y3_N0                            ; 3       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][0]~14                                           ; LABCELL_X11_Y3_N3                            ; 3       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[5][0]~22                                           ; LABCELL_X11_Y3_N39                           ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~10                                             ; LABCELL_X11_Y2_N6                            ; 7       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[7]~3                                              ; MLABCELL_X8_Y2_N51                           ; 3       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[0]~1                               ; MLABCELL_X8_Y2_N3                            ; 6       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|node_ena~2                                                 ; LABCELL_X10_Y3_N42                           ; 5       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg_proc~0                                       ; LABCELL_X10_Y4_N24                           ; 6       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~3                                     ; LABCELL_X11_Y3_N30                           ; 3       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]~7                                     ; LABCELL_X10_Y4_N54                           ; 3       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][0]~12                                    ; LABCELL_X10_Y4_N57                           ; 3       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[5][0]~19                                    ; LABCELL_X12_Y3_N42                           ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[2]~1                       ; MLABCELL_X8_Y2_N9                            ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[0]~1                  ; MLABCELL_X8_Y2_N0                            ; 7       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0]                         ; FF_X4_Y5_N14                                 ; 17      ; Async. clear               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0]~_wirecell               ; LABCELL_X7_Y5_N30                            ; 5       ; Async. clear               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]                        ; FF_X2_Y6_N17                                 ; 14      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]                         ; FF_X8_Y3_N59                                 ; 67      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                         ; FF_X10_Y3_N32                                ; 226     ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_dr_scan_proc~0                                  ; LABCELL_X7_Y5_N57                            ; 3       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                        ; FF_X11_Y2_N14                                ; 222     ; Async. clear, Clock enable ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[0]~0                                                                                                                      ; MLABCELL_X8_Y2_N48                           ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|altera_avalon_mm_bridge:mm_bridge_0|cmd_waitrequest~2                                                                                                                                                                                                                                                                                                         ; LABCELL_X35_Y35_N42                          ; 57      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|altera_avalon_mm_bridge:mm_bridge_0|use_reg                                                                                                                                                                                                                                                                                                                   ; FF_X29_Y33_N14                               ; 57      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|altera_avalon_mm_bridge:mm_bridge_0|wait_rise                                                                                                                                                                                                                                                                                                                 ; MLABCELL_X34_Y35_N0                          ; 50      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                                                                                                                                 ; FF_X42_Y50_N41                               ; 1216    ; Async. clear               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                                                                                                                                     ; FF_X50_Y33_N26                               ; 2435    ; Async. clear               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|interrupt_latency_counter:ilc|global_enable_comb~0                                                                                                                                                                                                                                                                                                            ; LABCELL_X19_Y32_N57                          ; 1       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|interrupt_latency_counter:ilc|pulse_irq_counter_stop_comb~0                                                                                                                                                                                                                                                                                                   ; LABCELL_X19_Y32_N12                          ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|interrupt_latency_counter:ilc|state_machine_counter:state_machine[0].state_machine_counter|state.IDLE                                                                                                                                                                                                                                                         ; FF_X15_Y31_N59                               ; 47      ; Async. clear               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|interrupt_latency_counter:ilc|state_machine_counter:state_machine[0].state_machine_counter|state.START                                                                                                                                                                                                                                                        ; FF_X15_Y31_N44                               ; 48      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|interrupt_latency_counter:ilc|state_machine_counter:state_machine[0].state_machine_counter|state.STORE                                                                                                                                                                                                                                                        ; FF_X15_Y31_N47                               ; 34      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|interrupt_latency_counter:ilc|state_machine_counter:state_machine[1].state_machine_counter|state.IDLE                                                                                                                                                                                                                                                         ; FF_X18_Y31_N5                                ; 51      ; Async. clear               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|interrupt_latency_counter:ilc|state_machine_counter:state_machine[1].state_machine_counter|state.START                                                                                                                                                                                                                                                        ; FF_X17_Y30_N56                               ; 52      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|interrupt_latency_counter:ilc|state_machine_counter:state_machine[1].state_machine_counter|state.STORE                                                                                                                                                                                                                                                        ; FF_X17_Y30_N50                               ; 34      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|interrupt_latency_counter:ilc|state_machine_counter:state_machine[2].state_machine_counter|state.IDLE                                                                                                                                                                                                                                                         ; FF_X21_Y28_N53                               ; 49      ; Async. clear               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|interrupt_latency_counter:ilc|state_machine_counter:state_machine[2].state_machine_counter|state.START                                                                                                                                                                                                                                                        ; FF_X16_Y29_N50                               ; 50      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|interrupt_latency_counter:ilc|state_machine_counter:state_machine[2].state_machine_counter|state.STORE                                                                                                                                                                                                                                                        ; FF_X16_Y29_N53                               ; 34      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_button_pio:button_pio|always1~0                                                                                                                                                                                                                                                                                                                    ; LABCELL_X23_Y30_N18                          ; 2       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_configuration_1:configuration_1|always0~1                                                                                                                                                                                                                                                                                                          ; LABCELL_X30_Y33_N12                          ; 41      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_configuration_1:flags_out|always0~1                                                                                                                                                                                                                                                                                                                ; LABCELL_X29_Y31_N39                          ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_configuration_1:stepper_1_speed|always0~0                                                                                                                                                                                                                                                                                                          ; MLABCELL_X34_Y31_N18                         ; 38      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_configuration_1:stepper_1_steps_out|always0~1                                                                                                                                                                                                                                                                                                      ; LABCELL_X37_Y32_N3                           ; 36      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_configuration_1:stepper_2_speed|always0~0                                                                                                                                                                                                                                                                                                          ; LABCELL_X37_Y31_N48                          ; 34      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_configuration_1:stepper_2_steps_out|always0~1                                                                                                                                                                                                                                                                                                      ; LABCELL_X36_Y33_N0                           ; 36      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_configuration_1:stepper_3_speed|always0~0                                                                                                                                                                                                                                                                                                          ; MLABCELL_X34_Y32_N6                          ; 34      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_configuration_1:stepper_3_steps_out|always0~1                                                                                                                                                                                                                                                                                                      ; MLABCELL_X34_Y33_N6                          ; 36      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_configuration_1:stepper_4_speed|always0~0                                                                                                                                                                                                                                                                                                          ; LABCELL_X35_Y32_N36                          ; 36      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_configuration_1:stepper_4_steps_out|always0~1                                                                                                                                                                                                                                                                                                      ; LABCELL_X31_Y31_N6                           ; 36      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_dipsw_pio:dipsw_pio|always1~0                                                                                                                                                                                                                                                                                                                      ; MLABCELL_X21_Y36_N30                         ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_f2sdram_only_master:f2sdram_only_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[11]~2                                                                                                                                                                                                                              ; LABCELL_X50_Y59_N33                          ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_f2sdram_only_master:f2sdram_only_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[20]~3                                                                                                                                                                                                                              ; LABCELL_X48_Y60_N0                           ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_f2sdram_only_master:f2sdram_only_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[27]~4                                                                                                                                                                                                                              ; LABCELL_X50_Y59_N39                          ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_f2sdram_only_master:f2sdram_only_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[5]~1                                                                                                                                                                                                                               ; LABCELL_X48_Y60_N6                           ; 6       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_f2sdram_only_master:f2sdram_only_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|always1~0                                                                                                                                                                                                                                  ; LABCELL_X42_Y57_N57                          ; 20      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_f2sdram_only_master:f2sdram_only_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|counter[7]~0                                                                                                                                                                                                                               ; LABCELL_X42_Y57_N42                          ; 10      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_f2sdram_only_master:f2sdram_only_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|counter[8]~1                                                                                                                                                                                                                               ; LABCELL_X42_Y57_N45                          ; 11      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_f2sdram_only_master:f2sdram_only_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|current_byte[1]~2                                                                                                                                                                                                                          ; LABCELL_X43_Y56_N48                          ; 2       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_f2sdram_only_master:f2sdram_only_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|out_data[3]~3                                                                                                                                                                                                                              ; LABCELL_X42_Y56_N6                           ; 7       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_f2sdram_only_master:f2sdram_only_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|out_data~0                                                                                                                                                                                                                                 ; LABCELL_X43_Y57_N36                          ; 34      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_f2sdram_only_master:f2sdram_only_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.GET_ADDR1                                                                                                                                                                                                                            ; FF_X42_Y57_N41                               ; 14      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_f2sdram_only_master:f2sdram_only_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.GET_ADDR2                                                                                                                                                                                                                            ; FF_X42_Y57_N35                               ; 12      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_f2sdram_only_master:f2sdram_only_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.GET_ADDR3                                                                                                                                                                                                                            ; FF_X42_Y57_N32                               ; 12      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_f2sdram_only_master:f2sdram_only_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.READ_SEND_WAIT                                                                                                                                                                                                                       ; FF_X43_Y57_N17                               ; 35      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_f2sdram_only_master:f2sdram_only_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|unshifted_byteenable[0]~1                                                                                                                                                                                                                  ; MLABCELL_X47_Y57_N36                         ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_f2sdram_only_master:f2sdram_only_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|writedata[0]~0                                                                                                                                                                                                                             ; MLABCELL_X47_Y57_N3                          ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_f2sdram_only_master:f2sdram_only_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|writedata[16]~2                                                                                                                                                                                                                            ; MLABCELL_X47_Y57_N15                         ; 10      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_f2sdram_only_master:f2sdram_only_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|writedata[24]~3                                                                                                                                                                                                                            ; LABCELL_X46_Y58_N33                          ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_f2sdram_only_master:f2sdram_only_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|writedata[8]~1                                                                                                                                                                                                                             ; MLABCELL_X47_Y57_N45                         ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_f2sdram_only_master:f2sdram_only_master|altera_avalon_sc_fifo:fifo|internal_out_ready                                                                                                                                                                                                                                                              ; LABCELL_X29_Y56_N27                          ; 3       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_f2sdram_only_master:f2sdram_only_master|altera_avalon_sc_fifo:fifo|write                                                                                                                                                                                                                                                                           ; LABCELL_X27_Y56_N6                           ; 8       ; Clock enable, Write enable ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_f2sdram_only_master:f2sdram_only_master|altera_avalon_st_bytes_to_packets:b2p|always2~1                                                                                                                                                                                                                                                            ; LABCELL_X29_Y56_N24                          ; 6       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_f2sdram_only_master:f2sdram_only_master|altera_avalon_st_bytes_to_packets:b2p|out_channel[0]~0                                                                                                                                                                                                                                                     ; LABCELL_X42_Y54_N18                          ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_f2sdram_only_master:f2sdram_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|full0                                                                                           ; FF_X11_Y6_N53                                ; 23      ; Clock enable, Sync. load   ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_f2sdram_only_master:f2sdram_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|full0~0                                                                                         ; LABCELL_X11_Y6_N42                           ; 12      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_f2sdram_only_master:f2sdram_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|out_data_taken                                                                                                                              ; LABCELL_X10_Y6_N24                           ; 2       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_f2sdram_only_master:f2sdram_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|take_in_data                                                                                                                                ; MLABCELL_X34_Y52_N27                         ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_f2sdram_only_master:f2sdram_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|altera_jtag_control_signal_crosser:crosser|sync_control_signal~0                                                                                 ; LABCELL_X18_Y52_N48                          ; 9       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_f2sdram_only_master:f2sdram_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|Equal14~0                                                                                                                                          ; LABCELL_X7_Y7_N51                            ; 23      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_f2sdram_only_master:f2sdram_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|Equal14~1                                                                                                                                          ; LABCELL_X7_Y4_N51                            ; 3       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_f2sdram_only_master:f2sdram_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_avalon_st_idle_remover:idle_remover|out_valid                                                                                               ; LABCELL_X9_Y6_N57                            ; 9       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_f2sdram_only_master:f2sdram_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sense_reset_n_synchronizer|dreg[6]                                                                                   ; FF_X7_Y8_N22                                 ; 1       ; Async. clear               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_f2sdram_only_master:f2sdram_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|bypass_bit_counter[0]~1                                                                                                                            ; MLABCELL_X6_Y5_N21                           ; 10      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_f2sdram_only_master:f2sdram_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|bypass_bit_counter~0                                                                                                                               ; LABCELL_X7_Y7_N45                            ; 10      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_f2sdram_only_master:f2sdram_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|clock_sense_reset_n                                                                                                                                ; FF_X7_Y4_N2                                  ; 8       ; Async. clear               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_f2sdram_only_master:f2sdram_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_control[0]~1                                                                                                                                    ; LABCELL_X7_Y4_N27                            ; 10      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_f2sdram_only_master:f2sdram_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_in[1]~0                                                                                                                                    ; LABCELL_X4_Y6_N3                             ; 7       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_f2sdram_only_master:f2sdram_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_out[0]~10                                                                                                                                  ; MLABCELL_X8_Y6_N42                           ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_f2sdram_only_master:f2sdram_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_debug[0]~1                                                                                                                                      ; LABCELL_X7_Y4_N42                            ; 2       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_f2sdram_only_master:f2sdram_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_info[0]~1                                                                                                                                       ; LABCELL_X7_Y4_N24                            ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_f2sdram_only_master:f2sdram_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|header_in[4]~0                                                                                                                                     ; LABCELL_X7_Y7_N6                             ; 12      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_f2sdram_only_master:f2sdram_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|header_in_bit_counter[0]~3                                                                                                                         ; LABCELL_X7_Y7_N9                             ; 7       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_f2sdram_only_master:f2sdram_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|header_out_bit_counter[0]~1                                                                                                                        ; MLABCELL_X6_Y6_N3                            ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_f2sdram_only_master:f2sdram_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|idle_remover_sink_data[0]~0                                                                                                                        ; LABCELL_X4_Y6_N45                            ; 11      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_f2sdram_only_master:f2sdram_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|idle_remover_sink_valid                                                                                                                            ; FF_X3_Y4_N47                                 ; 2       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_f2sdram_only_master:f2sdram_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|offset[7]~0                                                                                                                                        ; MLABCELL_X6_Y4_N18                           ; 9       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_f2sdram_only_master:f2sdram_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|padded_bit_counter[0]~1                                                                                                                            ; MLABCELL_X6_Y4_N54                           ; 8       ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_f2sdram_only_master:f2sdram_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|padded_bit_counter[0]~2                                                                                                                            ; MLABCELL_X6_Y4_N57                           ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_f2sdram_only_master:f2sdram_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|read_data_bit_counter[0]~1                                                                                                                         ; MLABCELL_X8_Y5_N36                           ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_f2sdram_only_master:f2sdram_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length[0]~1                                                                                                                                   ; MLABCELL_X3_Y6_N45                           ; 14      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_f2sdram_only_master:f2sdram_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[0]~0                                                                                                                      ; MLABCELL_X3_Y7_N6                            ; 21      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_f2sdram_only_master:f2sdram_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[0]~10                                                                                                                     ; MLABCELL_X3_Y7_N18                           ; 11      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_f2sdram_only_master:f2sdram_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|valid_write_data_length_byte_counter[0]~1                                                                                                          ; MLABCELL_X3_Y4_N0                            ; 13      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_f2sdram_only_master:f2sdram_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|valid_write_data_length_byte_counter[0]~2                                                                                                          ; MLABCELL_X3_Y4_N33                           ; 24      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_f2sdram_only_master:f2sdram_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|write_data_bit_counter[0]~1                                                                                                                        ; LABCELL_X4_Y6_N54                            ; 5       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_f2sdram_only_master:f2sdram_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|write_data_length[0]~1                                                                                                                             ; MLABCELL_X3_Y6_N18                           ; 3       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_f2sdram_only_master:f2sdram_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                                                                            ; FF_X8_Y6_N53                                 ; 45      ; Async. clear               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_f2sdram_only_master:f2sdram_only_master|altera_avalon_st_packets_to_bytes:p2b|in_ready~0                                                                                                                                                                                                                                                           ; MLABCELL_X34_Y52_N42                         ; 13      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_f2sdram_only_master:f2sdram_only_master|altera_avalon_st_packets_to_bytes:p2b|sent_channel                                                                                                                                                                                                                                                         ; FF_X34_Y52_N41                               ; 3       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_f2sdram_only_master:f2sdram_only_master|altera_avalon_st_packets_to_bytes:p2b|sent_eop~0                                                                                                                                                                                                                                                           ; LABCELL_X42_Y56_N15                          ; 2       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_f2sdram_only_master:f2sdram_only_master|altera_avalon_st_packets_to_bytes:p2b|sent_sop~0                                                                                                                                                                                                                                                           ; LABCELL_X42_Y56_N33                          ; 2       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_f2sdram_only_master:f2sdram_only_master|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                                                                                  ; FF_X31_Y40_N14                               ; 248     ; Async. clear               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_f2sdram_only_master:fpga_only_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[12]~2                                                                                                                                                                                                                                 ; MLABCELL_X25_Y28_N15                         ; 11      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_f2sdram_only_master:fpga_only_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[17]~3                                                                                                                                                                                                                                 ; LABCELL_X23_Y32_N45                          ; 2       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_f2sdram_only_master:fpga_only_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[4]~1                                                                                                                                                                                                                                  ; LABCELL_X23_Y32_N0                           ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_f2sdram_only_master:fpga_only_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|always1~0                                                                                                                                                                                                                                     ; LABCELL_X13_Y27_N12                          ; 17      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_f2sdram_only_master:fpga_only_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|counter[6]~0                                                                                                                                                                                                                                  ; MLABCELL_X21_Y30_N3                          ; 16      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_f2sdram_only_master:fpga_only_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|counter[8]~1                                                                                                                                                                                                                                  ; MLABCELL_X21_Y30_N48                         ; 16      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_f2sdram_only_master:fpga_only_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|current_byte[0]~0                                                                                                                                                                                                                             ; LABCELL_X23_Y32_N51                          ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_f2sdram_only_master:fpga_only_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|out_data[1]~3                                                                                                                                                                                                                                 ; LABCELL_X13_Y27_N0                           ; 7       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_f2sdram_only_master:fpga_only_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|out_data~0                                                                                                                                                                                                                                    ; LABCELL_X9_Y12_N42                           ; 34      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_f2sdram_only_master:fpga_only_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.GET_ADDR2                                                                                                                                                                                                                               ; FF_X25_Y31_N23                               ; 8       ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_f2sdram_only_master:fpga_only_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.GET_ADDR3                                                                                                                                                                                                                               ; FF_X25_Y32_N53                               ; 16      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_f2sdram_only_master:fpga_only_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.READ_SEND_WAIT                                                                                                                                                                                                                          ; FF_X19_Y30_N8                                ; 42      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_f2sdram_only_master:fpga_only_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|writedata[15]~1                                                                                                                                                                                                                               ; MLABCELL_X28_Y26_N9                          ; 9       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_f2sdram_only_master:fpga_only_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|writedata[23]~2                                                                                                                                                                                                                               ; LABCELL_X29_Y25_N18                          ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_f2sdram_only_master:fpga_only_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|writedata[31]~3                                                                                                                                                                                                                               ; LABCELL_X29_Y25_N21                          ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_f2sdram_only_master:fpga_only_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|writedata[7]~0                                                                                                                                                                                                                                ; MLABCELL_X28_Y26_N21                         ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_f2sdram_only_master:fpga_only_master|altera_avalon_sc_fifo:fifo|internal_out_ready                                                                                                                                                                                                                                                                 ; LABCELL_X22_Y27_N39                          ; 3       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_f2sdram_only_master:fpga_only_master|altera_avalon_sc_fifo:fifo|write                                                                                                                                                                                                                                                                              ; LABCELL_X23_Y27_N3                           ; 8       ; Clock enable, Write enable ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_f2sdram_only_master:fpga_only_master|altera_avalon_st_bytes_to_packets:b2p|always2~0                                                                                                                                                                                                                                                               ; LABCELL_X22_Y27_N0                           ; 6       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_f2sdram_only_master:fpga_only_master|altera_avalon_st_bytes_to_packets:b2p|out_channel[0]~0                                                                                                                                                                                                                                                        ; LABCELL_X22_Y27_N9                           ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_f2sdram_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|full0                                                                                              ; FF_X6_Y11_N29                                ; 22      ; Clock enable, Sync. load   ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_f2sdram_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|full0~0                                                                                            ; MLABCELL_X6_Y11_N54                          ; 11      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_f2sdram_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|out_data_taken                                                                                                                                 ; LABCELL_X7_Y11_N39                           ; 2       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_f2sdram_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|take_in_data                                                                                                                                   ; LABCELL_X7_Y11_N48                           ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_f2sdram_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|altera_jtag_control_signal_crosser:crosser|sync_control_signal~0                                                                                    ; LABCELL_X23_Y27_N42                          ; 9       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_f2sdram_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|Equal14~0                                                                                                                                             ; MLABCELL_X3_Y9_N48                           ; 22      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_f2sdram_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|Equal14~1                                                                                                                                             ; MLABCELL_X3_Y9_N24                           ; 3       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_f2sdram_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_avalon_st_idle_remover:idle_remover|out_valid                                                                                                  ; LABCELL_X1_Y13_N57                           ; 9       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_f2sdram_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sense_reset_n_synchronizer|dreg[6]                                                                                      ; FF_X7_Y9_N58                                 ; 1       ; Async. clear               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_f2sdram_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|bypass_bit_counter[0]~1                                                                                                                               ; LABCELL_X4_Y8_N24                            ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_f2sdram_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|bypass_bit_counter~0                                                                                                                                  ; MLABCELL_X6_Y8_N33                           ; 8       ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_f2sdram_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|clock_sense_reset_n                                                                                                                                   ; FF_X3_Y9_N44                                 ; 8       ; Async. clear               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_f2sdram_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_control[0]~1                                                                                                                                       ; LABCELL_X4_Y9_N51                            ; 9       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_f2sdram_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_in[1]~0                                                                                                                                       ; LABCELL_X2_Y10_N21                           ; 7       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_f2sdram_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_out[0]~10                                                                                                                                     ; MLABCELL_X3_Y9_N6                            ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_f2sdram_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_debug[0]~1                                                                                                                                         ; LABCELL_X4_Y9_N18                            ; 2       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_f2sdram_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_info[0]~1                                                                                                                                          ; MLABCELL_X3_Y9_N54                           ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_f2sdram_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|header_in[4]~0                                                                                                                                        ; MLABCELL_X3_Y9_N30                           ; 12      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_f2sdram_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|header_in_bit_counter[0]~3                                                                                                                            ; MLABCELL_X3_Y9_N15                           ; 7       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_f2sdram_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|header_out_bit_counter[0]~1                                                                                                                           ; LABCELL_X4_Y10_N21                           ; 7       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_f2sdram_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|idle_remover_sink_data[0]~0                                                                                                                           ; LABCELL_X2_Y10_N57                           ; 9       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_f2sdram_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|idle_remover_sink_valid                                                                                                                               ; FF_X1_Y4_N35                                 ; 2       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_f2sdram_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|offset[7]~0                                                                                                                                           ; LABCELL_X2_Y8_N6                             ; 12      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_f2sdram_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|padded_bit_counter[0]~1                                                                                                                               ; LABCELL_X1_Y8_N21                            ; 8       ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_f2sdram_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|padded_bit_counter[0]~2                                                                                                                               ; LABCELL_X1_Y8_N24                            ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_f2sdram_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|read_data_bit_counter[0]~1                                                                                                                            ; LABCELL_X1_Y8_N0                             ; 5       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_f2sdram_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length[0]~1                                                                                                                                      ; LABCELL_X1_Y7_N45                            ; 13      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_f2sdram_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[0]~0                                                                                                                         ; LABCELL_X4_Y10_N15                           ; 21      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_f2sdram_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[0]~10                                                                                                                        ; LABCELL_X4_Y9_N48                            ; 11      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_f2sdram_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|valid_write_data_length_byte_counter[0]~1                                                                                                             ; LABCELL_X2_Y9_N36                            ; 17      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_f2sdram_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|valid_write_data_length_byte_counter[0]~2                                                                                                             ; LABCELL_X2_Y9_N24                            ; 28      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_f2sdram_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|write_data_bit_counter[0]~1                                                                                                                           ; LABCELL_X2_Y9_N21                            ; 3       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_f2sdram_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|write_data_length[0]~1                                                                                                                                ; LABCELL_X1_Y7_N30                            ; 3       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_f2sdram_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                                                                               ; FF_X3_Y9_N41                                 ; 44      ; Async. clear               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_f2sdram_only_master:fpga_only_master|altera_avalon_st_packets_to_bytes:p2b|in_ready~2                                                                                                                                                                                                                                                              ; LABCELL_X7_Y11_N33                           ; 13      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_f2sdram_only_master:fpga_only_master|altera_avalon_st_packets_to_bytes:p2b|sent_channel                                                                                                                                                                                                                                                            ; FF_X6_Y12_N50                                ; 3       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_f2sdram_only_master:fpga_only_master|altera_avalon_st_packets_to_bytes:p2b|sent_eop~1                                                                                                                                                                                                                                                              ; MLABCELL_X6_Y12_N27                          ; 2       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_f2sdram_only_master:fpga_only_master|altera_avalon_st_packets_to_bytes:p2b|sent_sop~1                                                                                                                                                                                                                                                              ; LABCELL_X7_Y11_N45                           ; 3       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_f2sdram_only_master:fpga_only_master|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                                                                                     ; FF_X31_Y10_N41                               ; 249     ; Async. clear               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_f2sdram_only_master:hps_only_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[14]~8                                                                                                                                                                                                                                  ; LABCELL_X36_Y43_N30                          ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_f2sdram_only_master:hps_only_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[23]~4                                                                                                                                                                                                                                  ; LABCELL_X36_Y43_N36                          ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_f2sdram_only_master:hps_only_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[31]~0                                                                                                                                                                                                                                  ; LABCELL_X37_Y42_N30                          ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_f2sdram_only_master:hps_only_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[7]~12                                                                                                                                                                                                                                  ; LABCELL_X36_Y43_N12                          ; 6       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_f2sdram_only_master:hps_only_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|always1~0                                                                                                                                                                                                                                      ; LABCELL_X37_Y43_N6                           ; 19      ; Clock enable, Sync. load   ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_f2sdram_only_master:hps_only_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|counter[0]~0                                                                                                                                                                                                                                   ; LABCELL_X37_Y43_N21                          ; 11      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_f2sdram_only_master:hps_only_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|counter[9]~1                                                                                                                                                                                                                                   ; LABCELL_X37_Y43_N27                          ; 11      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_f2sdram_only_master:hps_only_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|current_byte[1]~0                                                                                                                                                                                                                              ; LABCELL_X36_Y43_N48                          ; 2       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_f2sdram_only_master:hps_only_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|out_data[6]~2                                                                                                                                                                                                                                  ; LABCELL_X37_Y43_N36                          ; 7       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_f2sdram_only_master:hps_only_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|out_data~0                                                                                                                                                                                                                                     ; LABCELL_X35_Y43_N24                          ; 35      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_f2sdram_only_master:hps_only_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.GET_ADDR1                                                                                                                                                                                                                                ; FF_X37_Y43_N5                                ; 14      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_f2sdram_only_master:hps_only_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.GET_ADDR2                                                                                                                                                                                                                                ; FF_X37_Y43_N2                                ; 12      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_f2sdram_only_master:hps_only_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.GET_ADDR3                                                                                                                                                                                                                                ; FF_X37_Y43_N47                               ; 12      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_f2sdram_only_master:hps_only_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.READ_SEND_WAIT                                                                                                                                                                                                                           ; FF_X36_Y43_N2                                ; 36      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_f2sdram_only_master:hps_only_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|unshifted_byteenable[2]~1                                                                                                                                                                                                                      ; LABCELL_X35_Y42_N27                          ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_f2sdram_only_master:hps_only_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|writedata[15]~1                                                                                                                                                                                                                                ; MLABCELL_X39_Y43_N33                         ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_f2sdram_only_master:hps_only_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|writedata[23]~2                                                                                                                                                                                                                                ; LABCELL_X36_Y42_N39                          ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_f2sdram_only_master:hps_only_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|writedata[31]~3                                                                                                                                                                                                                                ; LABCELL_X36_Y41_N21                          ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_f2sdram_only_master:hps_only_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|writedata[7]~0                                                                                                                                                                                                                                 ; MLABCELL_X39_Y43_N24                         ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_f2sdram_only_master:hps_only_master|altera_avalon_sc_fifo:fifo|internal_out_ready                                                                                                                                                                                                                                                                  ; LABCELL_X33_Y43_N39                          ; 3       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_f2sdram_only_master:hps_only_master|altera_avalon_sc_fifo:fifo|out_valid                                                                                                                                                                                                                                                                           ; FF_X33_Y39_N17                               ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_f2sdram_only_master:hps_only_master|altera_avalon_sc_fifo:fifo|write                                                                                                                                                                                                                                                                               ; LABCELL_X31_Y39_N27                          ; 10      ; Clock enable, Write enable ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_f2sdram_only_master:hps_only_master|altera_avalon_st_bytes_to_packets:b2p|always2~0                                                                                                                                                                                                                                                                ; LABCELL_X33_Y42_N48                          ; 7       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_f2sdram_only_master:hps_only_master|altera_avalon_st_bytes_to_packets:b2p|out_channel[0]~0                                                                                                                                                                                                                                                         ; LABCELL_X33_Y43_N15                          ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_f2sdram_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|full0                                                                                               ; FF_X8_Y1_N47                                 ; 22      ; Clock enable, Sync. load   ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_f2sdram_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|full0~0                                                                                             ; MLABCELL_X8_Y1_N27                           ; 11      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_f2sdram_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|out_data_taken                                                                                                                                  ; MLABCELL_X8_Y1_N15                           ; 2       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_f2sdram_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|take_in_data                                                                                                                                    ; LABCELL_X33_Y41_N48                          ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_f2sdram_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|altera_jtag_control_signal_crosser:crosser|sync_control_signal~0                                                                                     ; LABCELL_X31_Y39_N0                           ; 9       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_f2sdram_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|Equal14~0                                                                                                                                              ; LABCELL_X10_Y2_N0                            ; 22      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_f2sdram_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|Equal14~1                                                                                                                                              ; LABCELL_X2_Y2_N51                            ; 3       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_f2sdram_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_avalon_st_idle_remover:idle_remover|out_valid                                                                                                   ; LABCELL_X9_Y5_N48                            ; 9       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_f2sdram_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sense_reset_n_synchronizer|dreg[6]                                                                                       ; FF_X4_Y4_N4                                  ; 1       ; Async. clear               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_f2sdram_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|bypass_bit_counter[0]~1                                                                                                                                ; LABCELL_X4_Y2_N48                            ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_f2sdram_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|bypass_bit_counter~0                                                                                                                                   ; LABCELL_X2_Y1_N33                            ; 8       ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_f2sdram_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|clock_sense_reset_n                                                                                                                                    ; FF_X2_Y2_N49                                 ; 8       ; Async. clear               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_f2sdram_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_control[0]~1                                                                                                                                        ; LABCELL_X2_Y2_N0                             ; 9       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_f2sdram_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_in[1]~0                                                                                                                                        ; LABCELL_X1_Y3_N36                            ; 7       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_f2sdram_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_out[0]~10                                                                                                                                      ; LABCELL_X4_Y1_N24                            ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_f2sdram_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_debug[0]~1                                                                                                                                          ; LABCELL_X4_Y1_N9                             ; 2       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_f2sdram_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_info[0]~1                                                                                                                                           ; LABCELL_X2_Y2_N54                            ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_f2sdram_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|header_in[4]~0                                                                                                                                         ; LABCELL_X2_Y3_N48                            ; 12      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_f2sdram_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|header_in_bit_counter[0]~3                                                                                                                             ; LABCELL_X1_Y3_N12                            ; 6       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_f2sdram_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|header_out_bit_counter[0]~1                                                                                                                            ; LABCELL_X11_Y1_N12                           ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_f2sdram_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|idle_remover_sink_data[0]~0                                                                                                                            ; LABCELL_X2_Y3_N33                            ; 10      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_f2sdram_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|idle_remover_sink_valid                                                                                                                                ; FF_X2_Y3_N17                                 ; 2       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_f2sdram_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|offset[7]~0                                                                                                                                            ; LABCELL_X2_Y2_N30                            ; 9       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_f2sdram_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|padded_bit_counter[0]~1                                                                                                                                ; LABCELL_X10_Y2_N3                            ; 8       ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_f2sdram_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|padded_bit_counter[0]~2                                                                                                                                ; LABCELL_X10_Y2_N24                           ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_f2sdram_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|read_data_bit_counter[0]~1                                                                                                                             ; LABCELL_X9_Y1_N39                            ; 5       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_f2sdram_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length[0]~1                                                                                                                                       ; LABCELL_X1_Y3_N21                            ; 15      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_f2sdram_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[0]~0                                                                                                                          ; LABCELL_X9_Y1_N33                            ; 20      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_f2sdram_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[0]~10                                                                                                                         ; LABCELL_X4_Y2_N57                            ; 10      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_f2sdram_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|valid_write_data_length_byte_counter[0]~1                                                                                                              ; LABCELL_X4_Y3_N30                            ; 15      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_f2sdram_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|valid_write_data_length_byte_counter[0]~2                                                                                                              ; LABCELL_X2_Y3_N12                            ; 23      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_f2sdram_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|write_data_bit_counter[0]~1                                                                                                                            ; LABCELL_X2_Y3_N51                            ; 5       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_f2sdram_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|write_data_length[0]~1                                                                                                                                 ; LABCELL_X7_Y3_N36                            ; 3       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_f2sdram_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                                                                                ; FF_X9_Y5_N26                                 ; 44      ; Async. clear               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_f2sdram_only_master:hps_only_master|altera_avalon_st_packets_to_bytes:p2b|in_ready~0                                                                                                                                                                                                                                                               ; LABCELL_X33_Y41_N57                          ; 13      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_f2sdram_only_master:hps_only_master|altera_avalon_st_packets_to_bytes:p2b|sent_channel                                                                                                                                                                                                                                                             ; FF_X34_Y41_N5                                ; 3       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_f2sdram_only_master:hps_only_master|altera_avalon_st_packets_to_bytes:p2b|sent_eop~0                                                                                                                                                                                                                                                               ; MLABCELL_X34_Y41_N54                         ; 2       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_f2sdram_only_master:hps_only_master|altera_avalon_st_packets_to_bytes:p2b|sent_sop~0                                                                                                                                                                                                                                                               ; MLABCELL_X34_Y41_N57                         ; 2       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_f2sdram_only_master:hps_only_master|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                                                                                      ; FF_X42_Y17_N17                               ; 256     ; Async. clear               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_fans:fans|always0~1                                                                                                                                                                                                                                                                                                                                ; MLABCELL_X28_Y32_N27                         ; 2       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_fpga_interfaces:fpga_interfaces|h2f_lw_AWBURST[0]                                                                                                                                                                                                                                                                     ; HPSINTERFACEHPS2FPGALIGHTWEIGHT_X52_Y43_N111 ; 24      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_fpga_interfaces:fpga_interfaces|h2f_rst_n[0]                                                                                                                                                                                                                                                                          ; HPSINTERFACECLOCKSRESETS_X52_Y78_N111        ; 85      ; Async. clear               ; yes    ; Global Clock         ; GCLK10           ; --                        ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[0].acv_ac_ldc|adc_clk_cps                                ; CLKPHASESELECT_X89_Y71_N7                    ; 11      ; Clock                      ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[19].acv_ac_ldc|adc_clk_cps                               ; CLKPHASESELECT_X89_Y56_N7                    ; 1       ; Clock                      ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[20].acv_ac_ldc|adc_clk_cps                               ; CLKPHASESELECT_X89_Y63_N7                    ; 1       ; Clock                      ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[24].acv_ac_ldc|adc_clk_cps                               ; CLKPHASESELECT_X89_Y49_N7                    ; 1       ; Clock                      ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[8].acv_ac_ldc|adc_clk_cps                                ; CLKPHASESELECT_X89_Y77_N7                    ; 11      ; Clock                      ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_clock_pair_generator:clock_gen[0].uclk_generator|wire_pseudo_diffa_oebout[0] ; PSEUDODIFFOUT_X89_Y73_N6                     ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_clock_pair_generator:clock_gen[0].uclk_generator|wire_pseudo_diffa_oeout[0]  ; PSEUDODIFFOUT_X89_Y73_N6                     ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|mem_ck_source[0]                                                                          ; CLKPHASESELECT_X89_Y71_N4                    ; 1       ; Clock                      ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_oe                           ; PSEUDODIFFOUT_X89_Y65_N6                     ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_oe_bar                       ; PSEUDODIFFOUT_X89_Y65_N6                     ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|dq_shifted_clock                  ; CLKPHASESELECT_X89_Y63_N8                    ; 17      ; Clock                      ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|dqs_shifted_clock                 ; CLKPHASESELECT_X89_Y63_N4                    ; 13      ; Clock                      ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|dqsbusout                         ; DELAYCHAIN_X89_Y63_N22                       ; 17      ; Clock                      ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|fr_os_oct                         ; DDIOOUT_X89_Y63_N10                          ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|hr_seq_clock                      ; CLKPHASESELECT_X89_Y63_N9                    ; 42      ; Clock                      ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[0].delayed_oe_1           ; DELAYCHAIN_X89_Y66_N27                       ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[1].delayed_oe_1           ; DELAYCHAIN_X89_Y66_N10                       ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[2].delayed_oe_1           ; DELAYCHAIN_X89_Y66_N44                       ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[3].delayed_oe_1           ; DELAYCHAIN_X89_Y65_N61                       ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[4].delayed_oe_1           ; DELAYCHAIN_X89_Y64_N27                       ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[5].delayed_oe_1           ; DELAYCHAIN_X89_Y64_N10                       ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[6].delayed_oe_1           ; DELAYCHAIN_X89_Y64_N44                       ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[7].delayed_oe_1           ; DELAYCHAIN_X89_Y63_N101                      ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_oe                           ; PSEUDODIFFOUT_X89_Y58_N6                     ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_oe_bar                       ; PSEUDODIFFOUT_X89_Y58_N6                     ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|dq_shifted_clock                  ; CLKPHASESELECT_X89_Y56_N8                    ; 17      ; Clock                      ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|dqs_shifted_clock                 ; CLKPHASESELECT_X89_Y56_N4                    ; 13      ; Clock                      ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|dqsbusout                         ; DELAYCHAIN_X89_Y56_N22                       ; 17      ; Clock                      ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|fr_os_oct                         ; DDIOOUT_X89_Y56_N10                          ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|hr_seq_clock                      ; CLKPHASESELECT_X89_Y56_N9                    ; 42      ; Clock                      ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[0].delayed_oe_1           ; DELAYCHAIN_X89_Y59_N27                       ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[1].delayed_oe_1           ; DELAYCHAIN_X89_Y59_N10                       ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[2].delayed_oe_1           ; DELAYCHAIN_X89_Y59_N44                       ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[3].delayed_oe_1           ; DELAYCHAIN_X89_Y58_N61                       ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[4].delayed_oe_1           ; DELAYCHAIN_X89_Y57_N27                       ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[5].delayed_oe_1           ; DELAYCHAIN_X89_Y57_N10                       ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[6].delayed_oe_1           ; DELAYCHAIN_X89_Y57_N44                       ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[7].delayed_oe_1           ; DELAYCHAIN_X89_Y56_N101                      ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_oe                           ; PSEUDODIFFOUT_X89_Y51_N6                     ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_oe_bar                       ; PSEUDODIFFOUT_X89_Y51_N6                     ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|dq_shifted_clock                  ; CLKPHASESELECT_X89_Y49_N8                    ; 17      ; Clock                      ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|dqs_shifted_clock                 ; CLKPHASESELECT_X89_Y49_N4                    ; 13      ; Clock                      ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|dqsbusout                         ; DELAYCHAIN_X89_Y49_N22                       ; 17      ; Clock                      ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|fr_os_oct                         ; DDIOOUT_X89_Y49_N10                          ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|hr_seq_clock                      ; CLKPHASESELECT_X89_Y49_N9                    ; 42      ; Clock                      ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[0].delayed_oe_1           ; DELAYCHAIN_X89_Y52_N27                       ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[1].delayed_oe_1           ; DELAYCHAIN_X89_Y52_N10                       ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[2].delayed_oe_1           ; DELAYCHAIN_X89_Y52_N44                       ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[3].delayed_oe_1           ; DELAYCHAIN_X89_Y51_N61                       ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[4].delayed_oe_1           ; DELAYCHAIN_X89_Y50_N27                       ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[5].delayed_oe_1           ; DELAYCHAIN_X89_Y50_N10                       ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[6].delayed_oe_1           ; DELAYCHAIN_X89_Y50_N44                       ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[7].delayed_oe_1           ; DELAYCHAIN_X89_Y49_N101                      ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_oe                           ; PSEUDODIFFOUT_X89_Y44_N6                     ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_oe_bar                       ; PSEUDODIFFOUT_X89_Y44_N6                     ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|dq_shifted_clock                  ; CLKPHASESELECT_X89_Y42_N8                    ; 17      ; Clock                      ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|dqs_shifted_clock                 ; CLKPHASESELECT_X89_Y42_N4                    ; 13      ; Clock                      ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|dqsbusout                         ; DELAYCHAIN_X89_Y42_N22                       ; 17      ; Clock                      ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|fr_os_oct                         ; DDIOOUT_X89_Y42_N10                          ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|hr_seq_clock                      ; CLKPHASESELECT_X89_Y42_N9                    ; 42      ; Clock                      ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[0].delayed_oe_1           ; DELAYCHAIN_X89_Y45_N27                       ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[1].delayed_oe_1           ; DELAYCHAIN_X89_Y45_N10                       ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[2].delayed_oe_1           ; DELAYCHAIN_X89_Y45_N44                       ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[3].delayed_oe_1           ; DELAYCHAIN_X89_Y44_N61                       ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[4].delayed_oe_1           ; DELAYCHAIN_X89_Y43_N27                       ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[5].delayed_oe_1           ; DELAYCHAIN_X89_Y43_N10                       ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[6].delayed_oe_1           ; DELAYCHAIN_X89_Y43_N44                       ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[7].delayed_oe_1           ; DELAYCHAIN_X89_Y42_N101                      ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk                                                                                                                                                                                                                ; HPSSDRAMPLL_X84_Y41_N111                     ; 98      ; Clock                      ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk                                                                                                                                                                                                          ; HPSSDRAMPLL_X84_Y41_N111                     ; 3       ; Clock                      ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|intermediate[11]                                                                                                                                                                                                                                                  ; HPSPERIPHERALSDMMC_X87_Y39_N111              ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|intermediate[13]                                                                                                                                                                                                                                                  ; HPSPERIPHERALUSB_X55_Y39_N111                ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|intermediate[15]                                                                                                                                                                                                                                                  ; HPSPERIPHERALUSB_X55_Y39_N111                ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|intermediate[17]                                                                                                                                                                                                                                                  ; HPSPERIPHERALUSB_X55_Y39_N111                ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|intermediate[19]                                                                                                                                                                                                                                                  ; HPSPERIPHERALUSB_X55_Y39_N111                ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|intermediate[1]                                                                                                                                                                                                                                                   ; HPSPERIPHERALEMAC_X77_Y39_N111               ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|intermediate[21]                                                                                                                                                                                                                                                  ; HPSPERIPHERALUSB_X55_Y39_N111                ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|intermediate[23]                                                                                                                                                                                                                                                  ; HPSPERIPHERALUSB_X55_Y39_N111                ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|intermediate[25]                                                                                                                                                                                                                                                  ; HPSPERIPHERALUSB_X55_Y39_N111                ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|intermediate[27]                                                                                                                                                                                                                                                  ; HPSPERIPHERALUSB_X55_Y39_N111                ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|intermediate[29]                                                                                                                                                                                                                                                  ; HPSPERIPHERALSPIMASTER_X87_Y53_N111          ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|intermediate[35]                                                                                                                                                                                                                                                  ; HPSPERIPHERALGPIO_X87_Y74_N111               ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|intermediate[37]                                                                                                                                                                                                                                                  ; HPSPERIPHERALGPIO_X87_Y74_N111               ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|intermediate[39]                                                                                                                                                                                                                                                  ; HPSPERIPHERALGPIO_X87_Y74_N111               ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|intermediate[3]                                                                                                                                                                                                                                                   ; HPSPERIPHERALSDMMC_X87_Y39_N111              ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|intermediate[41]                                                                                                                                                                                                                                                  ; HPSPERIPHERALGPIO_X87_Y74_N111               ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|intermediate[43]                                                                                                                                                                                                                                                  ; HPSPERIPHERALGPIO_X87_Y74_N111               ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|intermediate[45]                                                                                                                                                                                                                                                  ; HPSPERIPHERALGPIO_X87_Y74_N111               ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|intermediate[5]                                                                                                                                                                                                                                                   ; HPSPERIPHERALSDMMC_X87_Y39_N111              ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|intermediate[7]                                                                                                                                                                                                                                                   ; HPSPERIPHERALSDMMC_X87_Y39_N111              ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|intermediate[9]                                                                                                                                                                                                                                                   ; HPSPERIPHERALSDMMC_X87_Y39_N111              ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_jtag_uart:jtag_uart|alt_jtag_atlantic:soc_system_jtag_uart_alt_jtag_atlantic|r_ena~0                                                                                                                                                                                                                                                               ; LABCELL_X17_Y26_N42                          ; 3       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_jtag_uart:jtag_uart|alt_jtag_atlantic:soc_system_jtag_uart_alt_jtag_atlantic|td_shift[0]~2                                                                                                                                                                                                                                                         ; MLABCELL_X6_Y6_N39                           ; 21      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_jtag_uart:jtag_uart|alt_jtag_atlantic:soc_system_jtag_uart_alt_jtag_atlantic|wdata[0]~0                                                                                                                                                                                                                                                            ; MLABCELL_X6_Y6_N12                           ; 6       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_jtag_uart:jtag_uart|alt_jtag_atlantic:soc_system_jtag_uart_alt_jtag_atlantic|wdata[7]~1                                                                                                                                                                                                                                                            ; MLABCELL_X6_Y6_N42                           ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_jtag_uart:jtag_uart|fifo_rd~3                                                                                                                                                                                                                                                                                                                      ; LABCELL_X18_Y29_N18                          ; 10      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_jtag_uart:jtag_uart|fifo_wr                                                                                                                                                                                                                                                                                                                        ; FF_X22_Y28_N44                               ; 15      ; Clock enable, Write enable ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_jtag_uart:jtag_uart|ien_AE~0                                                                                                                                                                                                                                                                                                                       ; LABCELL_X22_Y28_N51                          ; 2       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_jtag_uart:jtag_uart|rd_wfifo                                                                                                                                                                                                                                                                                                                       ; LABCELL_X17_Y26_N27                          ; 11      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_jtag_uart:jtag_uart|read_0                                                                                                                                                                                                                                                                                                                         ; FF_X18_Y29_N56                               ; 16      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_jtag_uart:jtag_uart|soc_system_jtag_uart_scfifo_r:the_soc_system_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|_~0                                                                                                                                                                       ; LABCELL_X18_Y29_N51                          ; 6       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_jtag_uart:jtag_uart|soc_system_jtag_uart_scfifo_w:the_soc_system_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|_~0                                                                                                                                                                       ; LABCELL_X17_Y26_N39                          ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_jtag_uart:jtag_uart|woverflow~0                                                                                                                                                                                                                                                                                                                    ; LABCELL_X22_Y28_N54                          ; 1       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_jtag_uart:jtag_uart|wr_rfifo                                                                                                                                                                                                                                                                                                                       ; MLABCELL_X3_Y14_N57                          ; 13      ; Clock enable, Write enable ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_led_pio:led_pio|always0~1                                                                                                                                                                                                                                                                                                                          ; LABCELL_X27_Y31_N33                          ; 7       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mm_bridge_0_s0_agent_rdata_fifo|internal_out_ready~0                                                                                                                                                                                                                                     ; LABCELL_X48_Y39_N57                          ; 7       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mm_bridge_0_s0_agent_rdata_fifo|write                                                                                                                                                                                                                                                    ; MLABCELL_X47_Y36_N21                         ; 6       ; Clock enable, Write enable ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mm_bridge_0_s0_agent_rsp_fifo|always0~0                                                                                                                                                                                                                                                  ; LABCELL_X48_Y39_N33                          ; 23      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mm_bridge_0_s0_agent_rsp_fifo|always1~0                                                                                                                                                                                                                                                  ; LABCELL_X48_Y39_N3                           ; 21      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mm_bridge_0_s0_agent_rsp_fifo|always2~0                                                                                                                                                                                                                                                  ; LABCELL_X48_Y39_N6                           ; 21      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mm_bridge_0_s0_agent_rsp_fifo|always3~0                                                                                                                                                                                                                                                  ; LABCELL_X48_Y39_N0                           ; 21      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mm_bridge_0_s0_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                                                ; FF_X48_Y39_N17                               ; 26      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mm_bridge_0_s0_agent_rsp_fifo|mem_used[2]                                                                                                                                                                                                                                                ; FF_X48_Y39_N32                               ; 24      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mm_bridge_0_s0_agent_rsp_fifo|mem_used[3]                                                                                                                                                                                                                                                ; FF_X45_Y38_N50                               ; 24      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mm_bridge_0_s0_agent_rsp_fifo|mem_used[3]~3                                                                                                                                                                                                                                              ; LABCELL_X48_Y39_N48                          ; 3       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent|always6~0                                                                                                                                                                                                                                            ; LABCELL_X45_Y39_N51                          ; 30      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:mm_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|NON_PIPELINED_INPUTS.load_next_cmd                                                                                                                                    ; LABCELL_X48_Y38_N51                          ; 71      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:mm_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|load_next_out_cmd                                                                                                                                                     ; LABCELL_X33_Y35_N57                          ; 66      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:mm_bridge_0_s0_agent|altera_merlin_burst_uncompressor:uncompressor|sink_ready~0                                                                                                                                                                                                      ; LABCELL_X48_Y39_N12                          ; 14      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb|top_priority_reg[0]~0                                                                                                                                                                                                                ; LABCELL_X45_Y39_N36                          ; 2       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_mux:cmd_mux|update_grant~0                                                                                                                                                                                                                                                    ; LABCELL_X45_Y39_N12                          ; 3       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:button_pio_s1_agent_rsp_fifo|mem_used[1]~2                                                                                                                                                                                                                                               ; LABCELL_X18_Y35_N0                           ; 2       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:configuration_1_s1_agent_rsp_fifo|mem_used[1]~1                                                                                                                                                                                                                                          ; LABCELL_X35_Y33_N3                           ; 2       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:dipsw_pio_s1_agent_rsp_fifo|mem_used[1]~1                                                                                                                                                                                                                                                ; LABCELL_X22_Y30_N21                          ; 2       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:endstops_s1_agent_rsp_fifo|mem_used[1]~1                                                                                                                                                                                                                                                 ; MLABCELL_X25_Y30_N18                         ; 2       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:fans_s1_agent_rsp_fifo|mem_used[1]~1                                                                                                                                                                                                                                                     ; MLABCELL_X28_Y30_N18                         ; 2       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:flags_in_s1_agent_rsp_fifo|mem_used[1]~1                                                                                                                                                                                                                                                 ; MLABCELL_X28_Y30_N27                         ; 2       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:flags_out_s1_agent_rsp_fifo|mem_used[1]~1                                                                                                                                                                                                                                                ; LABCELL_X35_Y29_N57                          ; 2       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:ilc_avalon_slave_agent_rsp_fifo|always0~0                                                                                                                                                                                                                                                ; LABCELL_X19_Y29_N3                           ; 2       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|always0~0                                                                                                                                                                                                                                     ; LABCELL_X22_Y28_N6                           ; 2       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:led_pio_s1_agent_rsp_fifo|mem_used[1]~1                                                                                                                                                                                                                                                  ; LABCELL_X27_Y31_N3                           ; 2       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:stepper_1_speed_s1_agent_rsp_fifo|mem_used[1]~1                                                                                                                                                                                                                                          ; MLABCELL_X39_Y31_N45                         ; 2       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:stepper_1_steps_in_s1_agent_rsp_fifo|mem_used[1]~1                                                                                                                                                                                                                                       ; LABCELL_X43_Y31_N0                           ; 2       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:stepper_1_steps_out_s1_agent_rsp_fifo|mem_used[1]~1                                                                                                                                                                                                                                      ; MLABCELL_X39_Y32_N57                         ; 2       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:stepper_2_speed_s1_agent_rsp_fifo|mem_used[1]~1                                                                                                                                                                                                                                          ; LABCELL_X37_Y31_N3                           ; 2       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:stepper_2_steps_in_s1_agent_rsp_fifo|mem_used[1]~0                                                                                                                                                                                                                                       ; LABCELL_X19_Y35_N15                          ; 3       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:stepper_2_steps_out_s1_agent_rsp_fifo|mem_used[1]~1                                                                                                                                                                                                                                      ; MLABCELL_X39_Y32_N27                         ; 2       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:stepper_3_speed_s1_agent_rsp_fifo|mem_used[1]~1                                                                                                                                                                                                                                          ; MLABCELL_X39_Y28_N3                          ; 2       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:stepper_3_steps_in_s1_agent_rsp_fifo|mem_used[1]~1                                                                                                                                                                                                                                       ; MLABCELL_X39_Y28_N21                         ; 2       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:stepper_3_steps_out_s1_agent_rsp_fifo|mem_used[1]~1                                                                                                                                                                                                                                      ; LABCELL_X37_Y33_N18                          ; 2       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:stepper_4_speed_s1_agent_rsp_fifo|mem_used[1]~1                                                                                                                                                                                                                                          ; LABCELL_X36_Y32_N36                          ; 2       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:stepper_4_steps_in_s1_agent_rsp_fifo|mem_used[1]~1                                                                                                                                                                                                                                       ; MLABCELL_X28_Y34_N21                         ; 2       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:stepper_4_steps_out_s1_agent_rsp_fifo|mem_used[1]~1                                                                                                                                                                                                                                      ; LABCELL_X37_Y33_N45                          ; 2       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rsp_fifo|mem_used[1]~0                                                                                                                                                                                                                                    ; LABCELL_X27_Y30_N15                          ; 3       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:temp0_s1_agent_rsp_fifo|mem_used[1]~1                                                                                                                                                                                                                                                    ; LABCELL_X24_Y27_N57                          ; 2       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:temp1_s1_agent_rsp_fifo|mem_used[1]~1                                                                                                                                                                                                                                                    ; LABCELL_X27_Y29_N48                          ; 2       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:temp_bed_bottom_s1_agent_rsp_fifo|mem_used[1]~1                                                                                                                                                                                                                                          ; LABCELL_X30_Y30_N33                          ; 2       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:temp_bed_s1_agent_rsp_fifo|mem_used[1]~1                                                                                                                                                                                                                                                 ; LABCELL_X23_Y29_N6                           ; 2       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:temp_bed_upper_s1_agent_rsp_fifo|mem_used[1]~1                                                                                                                                                                                                                                           ; LABCELL_X30_Y30_N6                           ; 2       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:temp_e1_bottom_s1_agent_rsp_fifo|mem_used[1]~1                                                                                                                                                                                                                                           ; LABCELL_X31_Y37_N27                          ; 2       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:temp_e1_upper_s1_agent_rsp_fifo|mem_used[1]~1                                                                                                                                                                                                                                            ; MLABCELL_X28_Y37_N57                         ; 2       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:ilc_avalon_slave_agent|m0_read                                                                                                                                                                                                                                                       ; LABCELL_X19_Y29_N51                          ; 36      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_traffic_limiter:fpga_only_master_master_limiter|save_dest_id~1                                                                                                                                                                                                                                   ; LABCELL_X22_Y33_N3                           ; 37      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_traffic_limiter:mm_bridge_0_m0_limiter|save_dest_id~0                                                                                                                                                                                                                                            ; MLABCELL_X34_Y35_N18                         ; 38      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_cmd_mux:cmd_mux_001|altera_merlin_arbitrator:arb|top_priority_reg[0]~0                                                                                                                                                                                                            ; LABCELL_X22_Y36_N0                           ; 2       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_cmd_mux:cmd_mux_001|update_grant~1                                                                                                                                                                                                                                                ; LABCELL_X22_Y36_N36                          ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_cmd_mux:cmd_mux_002|altera_merlin_arbitrator:arb|top_priority_reg[0]~0                                                                                                                                                                                                            ; LABCELL_X23_Y36_N3                           ; 2       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_cmd_mux:cmd_mux_002|update_grant~0                                                                                                                                                                                                                                                ; LABCELL_X23_Y36_N27                          ; 3       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_cmd_mux:cmd_mux_003|altera_merlin_arbitrator:arb|top_priority_reg[0]~1                                                                                                                                                                                                            ; LABCELL_X27_Y35_N36                          ; 2       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_cmd_mux:cmd_mux_003|update_grant~2                                                                                                                                                                                                                                                ; LABCELL_X27_Y35_N24                          ; 3       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_cmd_mux:cmd_mux_004|altera_merlin_arbitrator:arb|top_priority_reg[0]~1                                                                                                                                                                                                            ; LABCELL_X23_Y37_N0                           ; 2       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_cmd_mux:cmd_mux_004|update_grant~1                                                                                                                                                                                                                                                ; LABCELL_X23_Y37_N54                          ; 3       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_cmd_mux:cmd_mux_005|altera_merlin_arbitrator:arb|top_priority_reg[0]~0                                                                                                                                                                                                            ; LABCELL_X18_Y35_N54                          ; 2       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_cmd_mux:cmd_mux_005|update_grant~1                                                                                                                                                                                                                                                ; LABCELL_X22_Y35_N0                           ; 3       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_cmd_mux:cmd_mux_006|altera_merlin_arbitrator:arb|top_priority_reg[0]~0                                                                                                                                                                                                            ; LABCELL_X31_Y30_N27                          ; 2       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_cmd_mux:cmd_mux_006|update_grant~0                                                                                                                                                                                                                                                ; LABCELL_X30_Y31_N39                          ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_cmd_mux:cmd_mux_007|altera_merlin_arbitrator:arb|top_priority_reg[0]~0                                                                                                                                                                                                            ; MLABCELL_X28_Y31_N45                         ; 2       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_cmd_mux:cmd_mux_007|update_grant~0                                                                                                                                                                                                                                                ; MLABCELL_X28_Y31_N54                         ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_cmd_mux:cmd_mux_008|altera_merlin_arbitrator:arb|top_priority_reg[0]~0                                                                                                                                                                                                            ; LABCELL_X27_Y36_N36                          ; 2       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_cmd_mux:cmd_mux_008|update_grant~0                                                                                                                                                                                                                                                ; LABCELL_X27_Y34_N39                          ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_cmd_mux:cmd_mux_009|altera_merlin_arbitrator:arb|top_priority_reg[0]~0                                                                                                                                                                                                            ; LABCELL_X22_Y31_N3                           ; 2       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_cmd_mux:cmd_mux_009|update_grant~0                                                                                                                                                                                                                                                ; LABCELL_X22_Y31_N42                          ; 5       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_cmd_mux:cmd_mux_010|altera_merlin_arbitrator:arb|top_priority_reg[0]~0                                                                                                                                                                                                            ; MLABCELL_X28_Y33_N39                         ; 2       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_cmd_mux:cmd_mux_010|update_grant~0                                                                                                                                                                                                                                                ; MLABCELL_X28_Y33_N3                          ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_cmd_mux:cmd_mux_011|altera_merlin_arbitrator:arb|top_priority_reg[0]~0                                                                                                                                                                                                            ; LABCELL_X31_Y32_N36                          ; 2       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_cmd_mux:cmd_mux_011|update_grant~0                                                                                                                                                                                                                                                ; LABCELL_X31_Y32_N42                          ; 5       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_cmd_mux:cmd_mux_012|altera_merlin_arbitrator:arb|top_priority_reg[0]~0                                                                                                                                                                                                            ; MLABCELL_X34_Y31_N0                          ; 2       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_cmd_mux:cmd_mux_012|update_grant~0                                                                                                                                                                                                                                                ; MLABCELL_X34_Y31_N48                         ; 5       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_cmd_mux:cmd_mux_013|altera_merlin_arbitrator:arb|top_priority_reg[0]~0                                                                                                                                                                                                            ; LABCELL_X24_Y30_N3                           ; 2       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_cmd_mux:cmd_mux_013|update_grant~0                                                                                                                                                                                                                                                ; LABCELL_X24_Y30_N30                          ; 5       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_cmd_mux:cmd_mux_014|altera_merlin_arbitrator:arb|top_priority_reg[0]~0                                                                                                                                                                                                            ; LABCELL_X36_Y34_N54                          ; 2       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_cmd_mux:cmd_mux_014|update_grant~0                                                                                                                                                                                                                                                ; LABCELL_X36_Y34_N18                          ; 5       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_cmd_mux:cmd_mux_015|altera_merlin_arbitrator:arb|top_priority_reg[0]~0                                                                                                                                                                                                            ; LABCELL_X19_Y35_N54                          ; 2       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_cmd_mux:cmd_mux_015|update_grant~0                                                                                                                                                                                                                                                ; LABCELL_X19_Y35_N6                           ; 3       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_cmd_mux:cmd_mux_016|altera_merlin_arbitrator:arb|top_priority_reg[0]~0                                                                                                                                                                                                            ; MLABCELL_X39_Y31_N36                         ; 2       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_cmd_mux:cmd_mux_016|update_grant~0                                                                                                                                                                                                                                                ; MLABCELL_X34_Y32_N30                         ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_cmd_mux:cmd_mux_017|altera_merlin_arbitrator:arb|top_priority_reg[0]~0                                                                                                                                                                                                            ; LABCELL_X33_Y34_N57                          ; 2       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_cmd_mux:cmd_mux_017|update_grant~0                                                                                                                                                                                                                                                ; LABCELL_X33_Y34_N6                           ; 5       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_cmd_mux:cmd_mux_018|altera_merlin_arbitrator:arb|top_priority_reg[0]~0                                                                                                                                                                                                            ; LABCELL_X35_Y32_N54                          ; 2       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_cmd_mux:cmd_mux_018|update_grant~0                                                                                                                                                                                                                                                ; LABCELL_X35_Y32_N51                          ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_cmd_mux:cmd_mux_019|altera_merlin_arbitrator:arb|top_priority_reg[0]~0                                                                                                                                                                                                            ; LABCELL_X31_Y34_N6                           ; 2       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_cmd_mux:cmd_mux_019|update_grant~0                                                                                                                                                                                                                                                ; MLABCELL_X28_Y34_N18                         ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_cmd_mux:cmd_mux_020|altera_merlin_arbitrator:arb|top_priority_reg[0]~0                                                                                                                                                                                                            ; LABCELL_X37_Y32_N33                          ; 3       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_cmd_mux:cmd_mux_020|update_grant~0                                                                                                                                                                                                                                                ; LABCELL_X37_Y32_N51                          ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_cmd_mux:cmd_mux_021|altera_merlin_arbitrator:arb|top_priority_reg[0]~0                                                                                                                                                                                                            ; LABCELL_X36_Y33_N21                          ; 2       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_cmd_mux:cmd_mux_021|update_grant~0                                                                                                                                                                                                                                                ; LABCELL_X36_Y33_N27                          ; 5       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_cmd_mux:cmd_mux_022|altera_merlin_arbitrator:arb|top_priority_reg[0]~0                                                                                                                                                                                                            ; MLABCELL_X34_Y33_N54                         ; 2       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_cmd_mux:cmd_mux_022|update_grant~0                                                                                                                                                                                                                                                ; MLABCELL_X34_Y33_N18                         ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_cmd_mux:cmd_mux_023|altera_merlin_arbitrator:arb|top_priority_reg[0]~0                                                                                                                                                                                                            ; LABCELL_X33_Y31_N9                           ; 2       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_cmd_mux:cmd_mux_023|update_grant~0                                                                                                                                                                                                                                                ; LABCELL_X33_Y31_N42                          ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_cmd_mux:cmd_mux_024|altera_merlin_arbitrator:arb|top_priority_reg[0]~0                                                                                                                                                                                                            ; LABCELL_X35_Y31_N45                          ; 2       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_cmd_mux:cmd_mux_024|update_grant~0                                                                                                                                                                                                                                                ; LABCELL_X29_Y31_N54                          ; 5       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_cmd_mux:cmd_mux_025|altera_merlin_arbitrator:arb|top_priority_reg[0]~0                                                                                                                                                                                                            ; LABCELL_X35_Y33_N42                          ; 2       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_cmd_mux:cmd_mux_025|update_grant~0                                                                                                                                                                                                                                                ; LABCELL_X35_Y33_N39                          ; 5       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_cmd_mux:cmd_mux_026|altera_merlin_arbitrator:arb|top_priority_reg[0]~0                                                                                                                                                                                                            ; LABCELL_X29_Y32_N6                           ; 2       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_cmd_mux:cmd_mux_026|update_grant~0                                                                                                                                                                                                                                                ; LABCELL_X29_Y32_N15                          ; 5       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_cmd_mux:cmd_mux_027|altera_merlin_arbitrator:arb|top_priority_reg[0]~0                                                                                                                                                                                                            ; MLABCELL_X25_Y36_N15                         ; 2       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_cmd_mux:cmd_mux_027|update_grant~0                                                                                                                                                                                                                                                ; MLABCELL_X25_Y36_N57                         ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_cmd_mux:cmd_mux_028|altera_merlin_arbitrator:arb|top_priority_reg[0]~0                                                                                                                                                                                                            ; LABCELL_X31_Y37_N3                           ; 2       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_cmd_mux:cmd_mux_028|update_grant~0                                                                                                                                                                                                                                                ; LABCELL_X31_Y37_N51                          ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_cmd_mux:cmd_mux_029|altera_merlin_arbitrator:arb|top_priority_reg[0]~0                                                                                                                                                                                                            ; MLABCELL_X25_Y37_N3                          ; 2       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_cmd_mux:cmd_mux_029|update_grant~0                                                                                                                                                                                                                                                ; MLABCELL_X25_Y37_N39                         ; 5       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb|top_priority_reg[0]~0                                                                                                                                                                                                                ; MLABCELL_X21_Y34_N57                         ; 2       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_cmd_mux:cmd_mux|update_grant~0                                                                                                                                                                                                                                                    ; MLABCELL_X21_Y34_N33                         ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|always0~0                                                                                                                                                                                                             ; LABCELL_X36_Y44_N24                          ; 10      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|always1~0                                                                                                                                                                                                             ; LABCELL_X36_Y44_N33                          ; 10      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|always2~0                                                                                                                                                                                                             ; LABCELL_X37_Y44_N21                          ; 10      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|always3~0                                                                                                                                                                                                             ; LABCELL_X37_Y44_N18                          ; 10      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|always4~0                                                                                                                                                                                                             ; LABCELL_X36_Y44_N27                          ; 10      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|always5~0                                                                                                                                                                                                             ; LABCELL_X36_Y44_N36                          ; 10      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|always6~0                                                                                                                                                                                                             ; LABCELL_X36_Y44_N42                          ; 10      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem_used[1]                                                                                                                                                                                                           ; FF_X37_Y44_N47                               ; 13      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem_used[1]~2                                                                                                                                                                                                         ; LABCELL_X37_Y44_N0                           ; 6       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem_used[2]                                                                                                                                                                                                           ; FF_X37_Y44_N44                               ; 13      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem_used[3]                                                                                                                                                                                                           ; FF_X37_Y44_N17                               ; 13      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem_used[4]                                                                                                                                                                                                           ; FF_X37_Y44_N14                               ; 13      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem_used[5]                                                                                                                                                                                                           ; FF_X37_Y44_N8                                ; 13      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem_used[6]                                                                                                                                                                                                           ; FF_X37_Y44_N11                               ; 13      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|always0~0                                                                                                                                                                                                            ; LABCELL_X33_Y47_N18                          ; 75      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|always1~0                                                                                                                                                                                                            ; LABCELL_X35_Y45_N30                          ; 74      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|always2~0                                                                                                                                                                                                            ; LABCELL_X40_Y48_N51                          ; 74      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|always3~0                                                                                                                                                                                                            ; MLABCELL_X47_Y47_N51                         ; 74      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|always4~0                                                                                                                                                                                                            ; MLABCELL_X47_Y47_N33                         ; 74      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|always5~0                                                                                                                                                                                                            ; MLABCELL_X47_Y47_N45                         ; 74      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|always6~0                                                                                                                                                                                                            ; MLABCELL_X47_Y47_N15                         ; 74      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem_used[1]                                                                                                                                                                                                          ; FF_X33_Y47_N5                                ; 78      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem_used[1]~3                                                                                                                                                                                                        ; LABCELL_X40_Y43_N18                          ; 6       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem_used[2]                                                                                                                                                                                                          ; FF_X46_Y45_N44                               ; 77      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem_used[3]                                                                                                                                                                                                          ; FF_X46_Y45_N47                               ; 77      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem_used[4]                                                                                                                                                                                                          ; FF_X46_Y45_N26                               ; 77      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem_used[5]                                                                                                                                                                                                          ; FF_X46_Y45_N29                               ; 77      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem_used[6]                                                                                                                                                                                                          ; FF_X47_Y47_N44                               ; 77      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_traffic_limiter:hps_only_master_master_limiter|pending_response_count[4]~0                                                                                                                                                                                                                       ; LABCELL_X36_Y44_N54                          ; 7       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_traffic_limiter:hps_only_master_master_limiter|save_dest_id~0                                                                                                                                                                                                                                    ; LABCELL_X40_Y43_N54                          ; 5       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_3:mm_interconnect_3|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|always0~0                                                                                                                                                                                                                                           ; LABCELL_X46_Y58_N39                          ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_3:mm_interconnect_3|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|always10~0                                                                                                                                                                                                                                          ; LABCELL_X42_Y59_N0                           ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_3:mm_interconnect_3|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|always11~0                                                                                                                                                                                                                                          ; LABCELL_X42_Y59_N3                           ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_3:mm_interconnect_3|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|always12~0                                                                                                                                                                                                                                          ; LABCELL_X42_Y59_N42                          ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_3:mm_interconnect_3|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|always13~0                                                                                                                                                                                                                                          ; LABCELL_X42_Y59_N45                          ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_3:mm_interconnect_3|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|always1~0                                                                                                                                                                                                                                           ; LABCELL_X42_Y59_N24                          ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_3:mm_interconnect_3|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|always2~0                                                                                                                                                                                                                                           ; LABCELL_X42_Y59_N27                          ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_3:mm_interconnect_3|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|always3~0                                                                                                                                                                                                                                           ; LABCELL_X42_Y59_N33                          ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_3:mm_interconnect_3|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|always4~0                                                                                                                                                                                                                                           ; LABCELL_X42_Y59_N15                          ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_3:mm_interconnect_3|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|always5~0                                                                                                                                                                                                                                           ; LABCELL_X42_Y59_N12                          ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_3:mm_interconnect_3|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|always6~0                                                                                                                                                                                                                                           ; LABCELL_X42_Y59_N30                          ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_3:mm_interconnect_3|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|always7~0                                                                                                                                                                                                                                           ; LABCELL_X43_Y59_N45                          ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_3:mm_interconnect_3|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|always8~0                                                                                                                                                                                                                                           ; LABCELL_X42_Y59_N54                          ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_3:mm_interconnect_3|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|always9~0                                                                                                                                                                                                                                           ; LABCELL_X42_Y59_N57                          ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_3:mm_interconnect_3|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem_used[10]                                                                                                                                                                                                                                        ; FF_X43_Y59_N38                               ; 35      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_3:mm_interconnect_3|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem_used[11]                                                                                                                                                                                                                                        ; FF_X43_Y59_N17                               ; 35      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_3:mm_interconnect_3|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem_used[12]                                                                                                                                                                                                                                        ; FF_X43_Y59_N14                               ; 35      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_3:mm_interconnect_3|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem_used[13]                                                                                                                                                                                                                                        ; FF_X43_Y59_N53                               ; 35      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_3:mm_interconnect_3|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                                         ; FF_X43_Y59_N35                               ; 35      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_3:mm_interconnect_3|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem_used[1]~2                                                                                                                                                                                                                                       ; LABCELL_X43_Y59_N48                          ; 13      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_3:mm_interconnect_3|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem_used[2]                                                                                                                                                                                                                                         ; FF_X43_Y59_N20                               ; 35      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_3:mm_interconnect_3|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem_used[3]                                                                                                                                                                                                                                         ; FF_X43_Y59_N23                               ; 35      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_3:mm_interconnect_3|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem_used[4]                                                                                                                                                                                                                                         ; FF_X43_Y59_N11                               ; 35      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_3:mm_interconnect_3|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem_used[5]                                                                                                                                                                                                                                         ; FF_X43_Y59_N8                                ; 35      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_3:mm_interconnect_3|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem_used[6]                                                                                                                                                                                                                                         ; FF_X43_Y59_N5                                ; 35      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_3:mm_interconnect_3|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem_used[7]                                                                                                                                                                                                                                         ; FF_X43_Y59_N2                                ; 35      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_3:mm_interconnect_3|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem_used[8]                                                                                                                                                                                                                                         ; FF_X43_Y59_N32                               ; 35      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_3:mm_interconnect_3|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem_used[9]                                                                                                                                                                                                                                         ; FF_X43_Y59_N41                               ; 35      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_3:mm_interconnect_3|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|write                                                                                                                                                                                                                                               ; LABCELL_X42_Y59_N21                          ; 16      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_pll_sys:pll_sys|altera_pll:altera_pll_i|outclk_wire[1]                                                                                                                                                                                                                                                                                             ; PLLOUTPUTCOUNTER_X0_Y20_N1                   ; 130     ; Clock                      ; yes    ; Global Clock         ; GCLK2            ; --                        ;
; soc_system:u0|soc_system_pll_sys:pll_sys|altera_pll:altera_pll_i|outclk_wire[3]                                                                                                                                                                                                                                                                                             ; PLLOUTPUTCOUNTER_X0_Y21_N1                   ; 1407    ; Clock                      ; yes    ; Global Clock         ; GCLK7            ; --                        ;
; soc_system:u0|soc_system_temp_bed_bottom:temp_bed_bottom|always0~0                                                                                                                                                                                                                                                                                                          ; LABCELL_X29_Y32_N0                           ; 13      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_temp_bed_bottom:temp_bed_upper|always0~1                                                                                                                                                                                                                                                                                                           ; MLABCELL_X25_Y36_N51                         ; 15      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_temp_bed_bottom:temp_e1_bottom|always0~1                                                                                                                                                                                                                                                                                                           ; MLABCELL_X28_Y36_N27                         ; 15      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_temp_bed_bottom:temp_e1_upper|always0~0                                                                                                                                                                                                                                                                                                            ; MLABCELL_X25_Y37_N24                         ; 15      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; stepper_controller:stepper_controller1|home_g28:home|Equal0~7                                                                                                                                                                                                                                                                                                               ; LABCELL_X48_Y21_N12                          ; 90      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; stepper_controller:stepper_controller1|home_g28:home|always0~0                                                                                                                                                                                                                                                                                                              ; LABCELL_X45_Y22_N39                          ; 90      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; stepper_controller:stepper_controller1|home_g28:home|dir2~0                                                                                                                                                                                                                                                                                                                 ; LABCELL_X53_Y25_N48                          ; 2       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; stepper_controller:stepper_controller1|home_g28:home|m1[15]~3                                                                                                                                                                                                                                                                                                               ; LABCELL_X53_Y25_N15                          ; 36      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; stepper_controller:stepper_controller1|home_g28:home|m2[1]~2                                                                                                                                                                                                                                                                                                                ; LABCELL_X50_Y25_N9                           ; 73      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; stepper_controller:stepper_controller1|home_g28:home|m2[1]~5                                                                                                                                                                                                                                                                                                                ; LABCELL_X53_Y25_N33                          ; 44      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; stepper_controller:stepper_controller1|home_g28:home|m2[20]~1                                                                                                                                                                                                                                                                                                               ; LABCELL_X50_Y25_N12                          ; 46      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; stepper_controller:stepper_controller1|home_g28:home|n1[1]~2                                                                                                                                                                                                                                                                                                                ; LABCELL_X48_Y29_N57                          ; 33      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; stepper_controller:stepper_controller1|home_g28:home|n1[1]~3                                                                                                                                                                                                                                                                                                                ; LABCELL_X53_Y25_N18                          ; 33      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; stepper_controller:stepper_controller1|home_g28:home|n2[5]~0                                                                                                                                                                                                                                                                                                                ; LABCELL_X50_Y25_N18                          ; 40      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; stepper_controller:stepper_controller1|home_g28:home|n2[6]~2                                                                                                                                                                                                                                                                                                                ; LABCELL_X53_Y25_N24                          ; 39      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; stepper_controller:stepper_controller1|home_g28:home|n2[9]~1                                                                                                                                                                                                                                                                                                                ; LABCELL_X50_Y25_N6                           ; 2       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; stepper_controller:stepper_controller1|home_g28:home|n3[29]~0                                                                                                                                                                                                                                                                                                               ; MLABCELL_X47_Y20_N45                         ; 41      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; stepper_controller:stepper_controller1|stepper_corexy_new:corexy|f~0                                                                                                                                                                                                                                                                                                        ; MLABCELL_X52_Y27_N33                         ; 224     ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; stepper_controller:stepper_controller1|stepper_corexy_new:corexy|m_1~3                                                                                                                                                                                                                                                                                                      ; LABCELL_X56_Y29_N12                          ; 37      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; stepper_controller:stepper_controller1|stepper_corexy_new:corexy|m_2~3                                                                                                                                                                                                                                                                                                      ; LABCELL_X53_Y26_N12                          ; 41      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; stepper_controller:stepper_controller1|stepper_corexy_new:corexy|n_1~2                                                                                                                                                                                                                                                                                                      ; LABCELL_X56_Y27_N42                          ; 71      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; stepper_controller:stepper_controller1|stepper_corexy_new:corexy|n_2~2                                                                                                                                                                                                                                                                                                      ; LABCELL_X53_Y26_N18                          ; 68      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; stepper_controller:stepper_controller1|stepper_corexy_new:corexy|y~8                                                                                                                                                                                                                                                                                                        ; MLABCELL_X59_Y27_N45                         ; 70      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; stepper_controller:stepper_controller1|stepper_extruder:e1|m[14]~0                                                                                                                                                                                                                                                                                                          ; MLABCELL_X25_Y23_N39                         ; 32      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; stepper_controller:stepper_controller1|stepper_extruder:e1|n~31                                                                                                                                                                                                                                                                                                             ; LABCELL_X24_Y23_N36                          ; 72      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; stepper_controller:stepper_controller1|stepper_extruder:e1|stepper_driving_reg                                                                                                                                                                                                                                                                                              ; FF_X30_Y22_N38                               ; 78      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; stepper_controller:stepper_controller1|stepper_extruder:e1|stepper_driving_reg~0                                                                                                                                                                                                                                                                                            ; LABCELL_X24_Y23_N42                          ; 33      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; stepper_controller:stepper_controller1|stepper_z:z|m[30]~0                                                                                                                                                                                                                                                                                                                  ; LABCELL_X42_Y21_N51                          ; 40      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; stepper_controller:stepper_controller1|stepper_z:z|stepper_driving_reg                                                                                                                                                                                                                                                                                                      ; FF_X34_Y20_N38                               ; 84      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; stepper_controller:stepper_controller1|stepper_z:z|stepper_driving_reg~2                                                                                                                                                                                                                                                                                                    ; MLABCELL_X34_Y20_N12                         ; 40      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; stepper_controller:stepper_controller1|stepper_z:z|stepper_step~3                                                                                                                                                                                                                                                                                                           ; MLABCELL_X34_Y20_N30                         ; 76      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------+---------+----------------------------+--------+----------------------+------------------+---------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Global & Other Fast Signals                                                                                                                                                                                                ;
+----------------------------------------------------------------------------------------------------+---------------------------------------+---------+----------------------+------------------+---------------------------+
; Name                                                                                               ; Location                              ; Fan-Out ; Global Resource Used ; Global Line Name ; Enable Signal Source Name ;
+----------------------------------------------------------------------------------------------------+---------------------------------------+---------+----------------------+------------------+---------------------------+
; FPGA_CLK1_50                                                                                       ; PIN_V11                               ; 4705    ; Global Clock         ; GCLK6            ; --                        ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_fpga_interfaces:fpga_interfaces|h2f_rst_n[0] ; HPSINTERFACECLOCKSRESETS_X52_Y78_N111 ; 85      ; Global Clock         ; GCLK10           ; --                        ;
; soc_system:u0|soc_system_pll_sys:pll_sys|altera_pll:altera_pll_i|outclk_wire[1]                    ; PLLOUTPUTCOUNTER_X0_Y20_N1            ; 130     ; Global Clock         ; GCLK2            ; --                        ;
; soc_system:u0|soc_system_pll_sys:pll_sys|altera_pll:altera_pll_i|outclk_wire[3]                    ; PLLOUTPUTCOUNTER_X0_Y21_N1            ; 1407    ; Global Clock         ; GCLK7            ; --                        ;
+----------------------------------------------------------------------------------------------------+---------------------------------------+---------+----------------------+------------------+---------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Non-Global High Fan-Out Signals                                                                                                                       ;
+---------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Name                                                                                                                                        ; Fan-Out ;
+---------------------------------------------------------------------------------------------------------------------------------------------+---------+
; soc_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out     ; 2435    ;
; soc_system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; 1216    ;
; altera_internal_jtag~TCKUTAP                                                                                                                ; 908     ;
+---------------------------------------------------------------------------------------------------------------------------------------------+---------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter RAM Summary                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+-------------+-------+------+-----------------+----------------------+-----------------+-----------------+----------+------------------------+---------------------------------------------+
; Name                                                                                                                                                                                                         ; Type ; Mode             ; Clock Mode   ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Port A Input Registers ; Port A Output Registers ; Port B Input Registers ; Port B Output Registers ; Size ; Implementation Port A Depth ; Implementation Port A Width ; Implementation Port B Depth ; Implementation Port B Width ; Implementation Bits ; M10K blocks ; MLABs ; MIF  ; Location        ; Mixed Width RDW Mode ; Port A RDW Mode ; Port B RDW Mode ; ECC Mode ; ECC Pipeline Registers ; Fits in MLABs                               ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+-------------+-------+------+-----------------+----------------------+-----------------+-----------------+----------+------------------------+---------------------------------------------+
; soc_system:u0|soc_system_f2sdram_only_master:f2sdram_only_master|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0|altsyncram_g0n1:auto_generated|ALTSYNCRAM                                                   ; AUTO ; Simple Dual Port ; Single Clock ; 64           ; 8            ; 64           ; 8            ; yes                    ; no                      ; yes                    ; yes                     ; 512  ; 64                          ; 8                           ; 64                          ; 8                           ; 512                 ; 1           ; 0     ; None ; M10K_X26_Y56_N0 ; Old data             ; New data        ; New data        ; Off      ; No                     ; No - Unsupported Mixed Feed Through Setting ;
; soc_system:u0|soc_system_f2sdram_only_master:fpga_only_master|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0|altsyncram_g0n1:auto_generated|ALTSYNCRAM                                                      ; AUTO ; Simple Dual Port ; Single Clock ; 64           ; 8            ; 64           ; 8            ; yes                    ; no                      ; yes                    ; yes                     ; 512  ; 64                          ; 8                           ; 64                          ; 8                           ; 512                 ; 1           ; 0     ; None ; M10K_X26_Y27_N0 ; Old data             ; New data        ; New data        ; Off      ; No                     ; No - Unsupported Mixed Feed Through Setting ;
; soc_system:u0|soc_system_f2sdram_only_master:hps_only_master|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0|altsyncram_g0n1:auto_generated|ALTSYNCRAM                                                       ; AUTO ; Simple Dual Port ; Single Clock ; 64           ; 8            ; 64           ; 8            ; yes                    ; no                      ; yes                    ; yes                     ; 512  ; 64                          ; 8                           ; 64                          ; 8                           ; 512                 ; 1           ; 0     ; None ; M10K_X26_Y39_N0 ; Old data             ; New data        ; New data        ; Off      ; No                     ; No - Unsupported Mixed Feed Through Setting ;
; soc_system:u0|soc_system_jtag_uart:jtag_uart|soc_system_jtag_uart_scfifo_r:the_soc_system_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram|ALTSYNCRAM ; AUTO ; Simple Dual Port ; Single Clock ; 64           ; 8            ; 64           ; 8            ; yes                    ; no                      ; yes                    ; no                      ; 512  ; 64                          ; 8                           ; 64                          ; 8                           ; 512                 ; 1           ; 0     ; None ; M10K_X14_Y27_N0 ; Don't care           ; New data        ; New data        ; Off      ; No                     ; No - Latch Type Behaviour                   ;
; soc_system:u0|soc_system_jtag_uart:jtag_uart|soc_system_jtag_uart_scfifo_w:the_soc_system_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram|ALTSYNCRAM ; AUTO ; Simple Dual Port ; Single Clock ; 64           ; 8            ; 64           ; 8            ; yes                    ; no                      ; yes                    ; yes                     ; 512  ; 64                          ; 8                           ; 64                          ; 8                           ; 512                 ; 1           ; 0     ; None ; M10K_X14_Y24_N0 ; Don't care           ; New data        ; New data        ; Off      ; No                     ; No - Latch Type Behaviour                   ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mm_bridge_0_s0_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_00n1:auto_generated|ALTSYNCRAM                            ; AUTO ; Simple Dual Port ; Single Clock ; 8            ; 32           ; 8            ; 32           ; yes                    ; no                      ; yes                    ; yes                     ; 256  ; 8                           ; 32                          ; 8                           ; 32                          ; 256                 ; 1           ; 0     ; None ; M10K_X49_Y38_N0 ; Old data             ; New data        ; New data        ; Off      ; No                     ; No - Unsupported Mixed Feed Through Setting ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+-------------+-------+------+-----------------+----------------------+-----------------+-----------------+----------+------------------------+---------------------------------------------+
Note: Fitter may spread logical memories into multiple blocks to improve timing. The actual required RAM blocks can be found in the Fitter Resource Usage section.


+-----------------------------------------------+
; Fitter DSP Block Usage Summary                ;
+---------------------------------+-------------+
; Statistic                       ; Number Used ;
+---------------------------------+-------------+
; Two Independent 18x18           ; 8           ;
; Independent 18x18 plus 36       ; 4           ;
; Sum of two 18x18                ; 4           ;
; Total number of DSP blocks      ; 16          ;
;                                 ;             ;
; Fixed Point Unsigned Multiplier ; 20          ;
+---------------------------------+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DSP Block Details                                                                                                                                                                                                                                                                                                                                                                                                ;
+------------------+---------------------------+----------------+---------------------+------------------------+------------------------+------------------------+------------------------+------------------------+------------------------+-----------------+--------------------------------+---------------------+-------------------------------+------------------------------+------------------------------+
; Name             ; Mode                      ; Location       ; Sign Representation ; Data AX Input Register ; Data AY Input Register ; Data AZ Input Register ; Data BX Input Register ; Data BY Input Register ; Data BZ Input Register ; Output Register ; Dedicated Shift Register Chain ; Dedicated Pre-Adder ; Dedicated Coefficient Storage ; Dedicated Output Adder Chain ; Dedicated Output Accumulator ;
+------------------+---------------------------+----------------+---------------------+------------------------+------------------------+------------------------+------------------------+------------------------+------------------------+-----------------+--------------------------------+---------------------+-------------------------------+------------------------------+------------------------------+
; Mult0~132        ; Sum of two 18x18          ; DSP_X54_Y24_N0 ; Unsigned            ; yes                    ; yes                    ; --                     ; yes                    ; yes                    ; --                     ; no              ; no                             ; no                  ; no                            ; no                           ; no                           ;
; Mult1~mult_hlmac ; Independent 18x18 plus 36 ; DSP_X54_Y26_N0 ; Unsigned            ; no                     ; yes                    ; --                     ; no                     ; no                     ; --                     ; no              ; no                             ; no                  ; no                            ; no                           ; no                           ;
; Mult0~473        ; Two Independent 18x18     ; DSP_X54_Y30_N0 ; Unsigned            ; yes                    ; yes                    ; --                     ; --                     ; --                     ; --                     ; no              ; no                             ; no                  ; no                            ; no                           ; no                           ;
; Mult1~333        ; Two Independent 18x18     ; DSP_X54_Y28_N0 ; Unsigned            ; no                     ; yes                    ; --                     ; --                     ; --                     ; --                     ; no              ; no                             ; no                  ; no                            ; no                           ; no                           ;
; Mult2~136        ; Sum of two 18x18          ; DSP_X32_Y24_N0 ; Unsigned            ; yes                    ; yes                    ; --                     ; yes                    ; yes                    ; --                     ; no              ; no                             ; no                  ; no                            ; no                           ; no                           ;
; Mult3~mult_hlmac ; Independent 18x18 plus 36 ; DSP_X32_Y26_N0 ; Unsigned            ; no                     ; yes                    ; --                     ; no                     ; no                     ; --                     ; no              ; no                             ; no                  ; no                            ; no                           ; no                           ;
; Mult2~477        ; Two Independent 18x18     ; DSP_X32_Y30_N0 ; Unsigned            ; yes                    ; yes                    ; --                     ; --                     ; --                     ; --                     ; no              ; no                             ; no                  ; no                            ; no                           ; no                           ;
; Mult3~333        ; Two Independent 18x18     ; DSP_X32_Y28_N0 ; Unsigned            ; no                     ; yes                    ; --                     ; --                     ; --                     ; --                     ; no              ; no                             ; no                  ; no                            ; no                           ; no                           ;
; Mult4~136        ; Sum of two 18x18          ; DSP_X32_Y16_N0 ; Unsigned            ; yes                    ; yes                    ; --                     ; yes                    ; yes                    ; --                     ; no              ; no                             ; no                  ; no                            ; no                           ; no                           ;
; Mult5~mult_hlmac ; Independent 18x18 plus 36 ; DSP_X32_Y20_N0 ; Unsigned            ; no                     ; yes                    ; --                     ; no                     ; no                     ; --                     ; no              ; no                             ; no                  ; no                            ; no                           ; no                           ;
; Mult4~477        ; Two Independent 18x18     ; DSP_X32_Y18_N0 ; Unsigned            ; yes                    ; yes                    ; --                     ; --                     ; --                     ; --                     ; no              ; no                             ; no                  ; no                            ; no                           ; no                           ;
; Mult5~333        ; Two Independent 18x18     ; DSP_X32_Y22_N0 ; Unsigned            ; no                     ; yes                    ; --                     ; --                     ; --                     ; --                     ; no              ; no                             ; no                  ; no                            ; no                           ; no                           ;
; Mult6~132        ; Sum of two 18x18          ; DSP_X20_Y28_N0 ; Unsigned            ; yes                    ; yes                    ; --                     ; yes                    ; yes                    ; --                     ; no              ; no                             ; no                  ; no                            ; no                           ; no                           ;
; Mult7~mult_hlmac ; Independent 18x18 plus 36 ; DSP_X20_Y22_N0 ; Unsigned            ; no                     ; yes                    ; --                     ; no                     ; no                     ; --                     ; no              ; no                             ; no                  ; no                            ; no                           ; no                           ;
; Mult6~473        ; Two Independent 18x18     ; DSP_X20_Y26_N0 ; Unsigned            ; yes                    ; yes                    ; --                     ; --                     ; --                     ; --                     ; no              ; no                             ; no                  ; no                            ; no                           ; no                           ;
; Mult7~333        ; Two Independent 18x18     ; DSP_X20_Y24_N0 ; Unsigned            ; no                     ; yes                    ; --                     ; --                     ; --                     ; --                     ; no              ; no                             ; no                  ; no                            ; no                           ; no                           ;
+------------------+---------------------------+----------------+---------------------+------------------------+------------------------+------------------------+------------------------+------------------------+------------------------+-----------------+--------------------------------+---------------------+-------------------------------+------------------------------+------------------------------+


+-------------------------------------------------------------------------+
; Routing Usage Summary                                                   ;
+---------------------------------------------+---------------------------+
; Routing Resource Type                       ; Usage                     ;
+---------------------------------------------+---------------------------+
; Block interconnects                         ; 20,758 / 289,320 ( 7 % )  ;
; C12 interconnects                           ; 387 / 13,420 ( 3 % )      ;
; C2 interconnects                            ; 7,964 / 119,108 ( 7 % )   ;
; C4 interconnects                            ; 5,576 / 56,300 ( 10 % )   ;
; DQS bus muxes                               ; 4 / 25 ( 16 % )           ;
; DQS-18 I/O buses                            ; 0 / 25 ( 0 % )            ;
; DQS-9 I/O buses                             ; 4 / 25 ( 16 % )           ;
; Direct links                                ; 1,686 / 289,320 ( < 1 % ) ;
; Global clocks                               ; 4 / 16 ( 25 % )           ;
; HPS SDRAM PLL inputs                        ; 0 / 1 ( 0 % )             ;
; HPS SDRAM PLL outputs                       ; 0 / 1 ( 0 % )             ;
; HPS_INTERFACE_BOOT_FROM_FPGA_INPUTs         ; 0 / 9 ( 0 % )             ;
; HPS_INTERFACE_CLOCKS_RESETS_INPUTs          ; 3 / 7 ( 43 % )            ;
; HPS_INTERFACE_CLOCKS_RESETS_OUTPUTs         ; 1 / 6 ( 17 % )            ;
; HPS_INTERFACE_CROSS_TRIGGER_INPUTs          ; 0 / 18 ( 0 % )            ;
; HPS_INTERFACE_CROSS_TRIGGER_OUTPUTs         ; 0 / 24 ( 0 % )            ;
; HPS_INTERFACE_DBG_APB_INPUTs                ; 0 / 37 ( 0 % )            ;
; HPS_INTERFACE_DBG_APB_OUTPUTs               ; 0 / 55 ( 0 % )            ;
; HPS_INTERFACE_DMA_INPUTs                    ; 0 / 16 ( 0 % )            ;
; HPS_INTERFACE_DMA_OUTPUTs                   ; 0 / 8 ( 0 % )             ;
; HPS_INTERFACE_FPGA2HPS_INPUTs               ; 138 / 287 ( 48 % )        ;
; HPS_INTERFACE_FPGA2HPS_OUTPUTs              ; 69 / 154 ( 45 % )         ;
; HPS_INTERFACE_FPGA2SDRAM_INPUTs             ; 327 / 852 ( 38 % )        ;
; HPS_INTERFACE_FPGA2SDRAM_OUTPUTs            ; 258 / 408 ( 63 % )        ;
; HPS_INTERFACE_HPS2FPGA_INPUTs               ; 1 / 165 ( < 1 % )         ;
; HPS_INTERFACE_HPS2FPGA_LIGHT_WEIGHT_INPUTs  ; 63 / 67 ( 94 % )          ;
; HPS_INTERFACE_HPS2FPGA_LIGHT_WEIGHT_OUTPUTs ; 120 / 156 ( 77 % )        ;
; HPS_INTERFACE_HPS2FPGA_OUTPUTs              ; 0 / 282 ( 0 % )           ;
; HPS_INTERFACE_INTERRUPTS_INPUTs             ; 3 / 64 ( 5 % )            ;
; HPS_INTERFACE_INTERRUPTS_OUTPUTs            ; 0 / 42 ( 0 % )            ;
; HPS_INTERFACE_JTAG_OUTPUTs                  ; 0 / 5 ( 0 % )             ;
; HPS_INTERFACE_LOAN_IO_INPUTs                ; 0 / 142 ( 0 % )           ;
; HPS_INTERFACE_LOAN_IO_OUTPUTs               ; 0 / 85 ( 0 % )            ;
; HPS_INTERFACE_MPU_EVENT_STANDBY_INPUTs      ; 0 / 1 ( 0 % )             ;
; HPS_INTERFACE_MPU_EVENT_STANDBY_OUTPUTs     ; 0 / 5 ( 0 % )             ;
; HPS_INTERFACE_MPU_GENERAL_PURPOSE_INPUTs    ; 0 / 32 ( 0 % )            ;
; HPS_INTERFACE_MPU_GENERAL_PURPOSE_OUTPUTs   ; 0 / 32 ( 0 % )            ;
; HPS_INTERFACE_PERIPHERAL_CAN_INPUTs         ; 0 / 2 ( 0 % )             ;
; HPS_INTERFACE_PERIPHERAL_CAN_OUTPUTs        ; 0 / 2 ( 0 % )             ;
; HPS_INTERFACE_PERIPHERAL_EMAC_INPUTs        ; 0 / 32 ( 0 % )            ;
; HPS_INTERFACE_PERIPHERAL_EMAC_OUTPUTs       ; 0 / 34 ( 0 % )            ;
; HPS_INTERFACE_PERIPHERAL_I2C_INPUTs         ; 0 / 8 ( 0 % )             ;
; HPS_INTERFACE_PERIPHERAL_I2C_OUTPUTs        ; 0 / 8 ( 0 % )             ;
; HPS_INTERFACE_PERIPHERAL_NAND_INPUTs        ; 0 / 12 ( 0 % )            ;
; HPS_INTERFACE_PERIPHERAL_NAND_OUTPUTs       ; 0 / 18 ( 0 % )            ;
; HPS_INTERFACE_PERIPHERAL_QSPI_INPUTs        ; 0 / 4 ( 0 % )             ;
; HPS_INTERFACE_PERIPHERAL_QSPI_OUTPUTs       ; 0 / 13 ( 0 % )            ;
; HPS_INTERFACE_PERIPHERAL_SDMMC_INPUTs       ; 0 / 13 ( 0 % )            ;
; HPS_INTERFACE_PERIPHERAL_SDMMC_OUTPUTs      ; 0 / 22 ( 0 % )            ;
; HPS_INTERFACE_PERIPHERAL_SPI_MASTER_INPUTs  ; 0 / 4 ( 0 % )             ;
; HPS_INTERFACE_PERIPHERAL_SPI_MASTER_OUTPUTs ; 0 / 14 ( 0 % )            ;
; HPS_INTERFACE_PERIPHERAL_SPI_SLAVE_INPUTs   ; 0 / 6 ( 0 % )             ;
; HPS_INTERFACE_PERIPHERAL_SPI_SLAVE_OUTPUTs  ; 0 / 4 ( 0 % )             ;
; HPS_INTERFACE_PERIPHERAL_UART_INPUTs        ; 1 / 10 ( 10 % )           ;
; HPS_INTERFACE_PERIPHERAL_UART_OUTPUTs       ; 1 / 10 ( 10 % )           ;
; HPS_INTERFACE_PERIPHERAL_USB_INPUTs         ; 0 / 22 ( 0 % )            ;
; HPS_INTERFACE_PERIPHERAL_USB_OUTPUTs        ; 0 / 34 ( 0 % )            ;
; HPS_INTERFACE_STM_EVENT_INPUTs              ; 13 / 28 ( 46 % )          ;
; HPS_INTERFACE_TEST_INPUTs                   ; 0 / 610 ( 0 % )           ;
; HPS_INTERFACE_TEST_OUTPUTs                  ; 0 / 513 ( 0 % )           ;
; HPS_INTERFACE_TPIU_TRACE_INPUTs             ; 0 / 2 ( 0 % )             ;
; HPS_INTERFACE_TPIU_TRACE_OUTPUTs            ; 0 / 33 ( 0 % )            ;
; Horizontal periphery clocks                 ; 0 / 72 ( 0 % )            ;
; Local interconnects                         ; 4,179 / 84,580 ( 5 % )    ;
; Quadrant clocks                             ; 0 / 66 ( 0 % )            ;
; R14 interconnects                           ; 923 / 12,676 ( 7 % )      ;
; R14/C12 interconnect drivers                ; 1,174 / 20,720 ( 6 % )    ;
; R3 interconnects                            ; 10,977 / 130,992 ( 8 % )  ;
; R6 interconnects                            ; 17,447 / 266,960 ( 7 % )  ;
; Spine clocks                                ; 25 / 360 ( 7 % )          ;
; Wire stub REs                               ; 0 / 15,858 ( 0 % )        ;
+---------------------------------------------+---------------------------+


+------------------------------------------+
; I/O Rules Summary                        ;
+----------------------------------+-------+
; I/O Rules Statistic              ; Total ;
+----------------------------------+-------+
; Total I/O Rules                  ; 28    ;
; Number of I/O Rules Passed       ; 15    ;
; Number of I/O Rules Failed       ; 0     ;
; Number of I/O Rules Unchecked    ; 0     ;
; Number of I/O Rules Inapplicable ; 13    ;
+----------------------------------+-------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; I/O Rules Details                                                                                                                                                                                                                                                                    ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+------------------------+-------------------+
; Status       ; ID        ; Category                          ; Rule Description                                                                   ; Severity ; Information                                                              ; Area                   ; Extra Information ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+------------------------+-------------------+
; Pass         ; IO_000001 ; Capacity Checks                   ; Number of pins in an I/O bank should not exceed the number of locations available. ; Critical ; 0 such failures found.                                                   ; I/O                    ;                   ;
; Inapplicable ; IO_000002 ; Capacity Checks                   ; Number of clocks in an I/O bank should not exceed the number of clocks available.  ; Critical ; No Global Signal assignments found.                                      ; I/O                    ;                   ;
; Pass         ; IO_000003 ; Capacity Checks                   ; Number of pins in a Vrefgroup should not exceed the number of locations available. ; Critical ; 0 such failures found.                                                   ; I/O                    ;                   ;
; Inapplicable ; IO_000004 ; Voltage Compatibility Checks      ; The I/O bank should support the requested VCCIO.                                   ; Critical ; No IOBANK_VCCIO assignments found.                                       ; I/O                    ;                   ;
; Pass         ; IO_000005 ; Voltage Compatibility Checks      ; The I/O bank should not have competing VREF values.                                ; Critical ; 0 such failures found.                                                   ; I/O                    ;                   ;
; Pass         ; IO_000006 ; Voltage Compatibility Checks      ; The I/O bank should not have competing VCCIO values.                               ; Critical ; 0 such failures found.                                                   ; I/O                    ;                   ;
; Pass         ; IO_000007 ; Valid Location Checks             ; Checks for unavailable locations.                                                  ; Critical ; 0 such failures found.                                                   ; I/O                    ;                   ;
; Inapplicable ; IO_000008 ; Valid Location Checks             ; Checks for reserved locations.                                                     ; Critical ; No reserved LogicLock region found.                                      ; I/O                    ;                   ;
; Pass         ; IO_000009 ; I/O Properties Checks for One I/O ; The location should support the requested I/O standard.                            ; Critical ; 0 such failures found.                                                   ; I/O                    ;                   ;
; Pass         ; IO_000010 ; I/O Properties Checks for One I/O ; The location should support the requested I/O direction.                           ; Critical ; 0 such failures found.                                                   ; I/O                    ;                   ;
; Pass         ; IO_000011 ; I/O Properties Checks for One I/O ; The location should support the requested Current Strength.                        ; Critical ; 0 such failures found.                                                   ; I/O                    ;                   ;
; Pass         ; IO_000012 ; I/O Properties Checks for One I/O ; The location should support the requested On Chip Termination value.               ; Critical ; 0 such failures found.                                                   ; I/O                    ;                   ;
; Inapplicable ; IO_000013 ; I/O Properties Checks for One I/O ; The location should support the requested Bus Hold value.                          ; Critical ; No Enable Bus-Hold Circuitry assignments found.                          ; I/O                    ;                   ;
; Inapplicable ; IO_000014 ; I/O Properties Checks for One I/O ; The location should support the requested Weak Pull Up value.                      ; Critical ; No Weak Pull-Up Resistor assignments found.                              ; I/O                    ;                   ;
; Inapplicable ; IO_000015 ; I/O Properties Checks for One I/O ; The location should support the requested PCI Clamp Diode.                         ; Critical ; No Clamping Diode assignments found.                                     ; I/O                    ;                   ;
; Pass         ; IO_000018 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Current Strength.                    ; Critical ; 0 such failures found.                                                   ; I/O                    ;                   ;
; Pass         ; IO_000019 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested On Chip Termination value.           ; Critical ; 0 such failures found.                                                   ; I/O                    ;                   ;
; Inapplicable ; IO_000020 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested PCI Clamp Diode.                     ; Critical ; No Clamping Diode assignments found.                                     ; I/O                    ;                   ;
; Inapplicable ; IO_000021 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Weak Pull Up value.                  ; Critical ; No Weak Pull-Up Resistor assignments found.                              ; I/O                    ;                   ;
; Inapplicable ; IO_000022 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Bus Hold value.                      ; Critical ; No Enable Bus-Hold Circuitry assignments found.                          ; I/O                    ;                   ;
; Pass         ; IO_000023 ; I/O Properties Checks for One I/O ; The I/O standard should support the Open Drain value.                              ; Critical ; 0 such failures found.                                                   ; I/O                    ;                   ;
; Pass         ; IO_000024 ; I/O Properties Checks for One I/O ; The I/O direction should support the On Chip Termination value.                    ; Critical ; 0 such failures found.                                                   ; I/O                    ;                   ;
; Pass         ; IO_000026 ; I/O Properties Checks for One I/O ; On Chip Termination and Current Strength should not be used at the same time.      ; Critical ; 0 such failures found.                                                   ; I/O                    ;                   ;
; Inapplicable ; IO_000027 ; I/O Properties Checks for One I/O ; Weak Pull Up and Bus Hold should not be used at the same time.                     ; Critical ; No Enable Bus-Hold Circuitry or Weak Pull-Up Resistor assignments found. ; I/O                    ;                   ;
; Inapplicable ; IO_000045 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Slew Rate value.                     ; Critical ; No Slew Rate assignments found.                                          ; I/O                    ;                   ;
; Inapplicable ; IO_000046 ; I/O Properties Checks for One I/O ; The location should support the requested Slew Rate value.                         ; Critical ; No Slew Rate assignments found.                                          ; I/O                    ;                   ;
; Inapplicable ; IO_000047 ; I/O Properties Checks for One I/O ; On Chip Termination and Slew Rate should not be used at the same time.             ; Critical ; No Slew Rate assignments found.                                          ; I/O                    ;                   ;
; Pass         ; IO_000034 ; SI Related Distance Checks        ; Single-ended outputs should be 0 LAB row(s) away from a differential I/O.          ; High     ; 0 such failures found.                                                   ; I/O                    ;                   ;
; ----         ; ----      ; Disclaimer                        ; LVDS rules are checked but not reported.                                           ; None     ; ----                                                                     ; Differential Signaling ;                   ;
; ----         ; ----      ; Disclaimer                        ; Memory interface related rules are checked but not reported.                       ; None     ; ----                                                                     ; Memory Interfaces      ;                   ;
; ----         ; ----      ; Disclaimer                        ; OCT rules are checked but not reported.                                            ; None     ; ----                                                                     ; On Chip Termination    ;                   ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+------------------------+-------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; I/O Rules Matrix                                                                                                                                                                                                                                                                                                                                                                                                                               ;
+---------------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+
; Pin/Rules           ; IO_000001    ; IO_000002    ; IO_000003    ; IO_000004    ; IO_000005    ; IO_000006 ; IO_000007    ; IO_000008    ; IO_000009 ; IO_000010 ; IO_000011    ; IO_000012    ; IO_000013    ; IO_000014    ; IO_000015    ; IO_000018    ; IO_000019    ; IO_000020    ; IO_000021    ; IO_000022    ; IO_000023    ; IO_000024    ; IO_000026    ; IO_000027    ; IO_000045    ; IO_000046    ; IO_000047    ; IO_000034    ;
+---------------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+
; Total Pass          ; 193          ; 0            ; 193          ; 0            ; 32           ; 269       ; 193          ; 0            ; 269       ; 269       ; 25           ; 46           ; 0            ; 0            ; 0            ; 25           ; 46           ; 0            ; 0            ; 0            ; 82           ; 46           ; 71           ; 0            ; 0            ; 0            ; 0            ; 182          ;
; Total Unchecked     ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ; 0         ; 0         ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ;
; Total Inapplicable  ; 76           ; 269          ; 76           ; 269          ; 237          ; 0         ; 76           ; 269          ; 0         ; 0         ; 244          ; 223          ; 269          ; 269          ; 269          ; 244          ; 223          ; 269          ; 269          ; 269          ; 187          ; 223          ; 198          ; 269          ; 269          ; 269          ; 269          ; 87           ;
; Total Fail          ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ; 0         ; 0         ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ;
; LED[1]              ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; LED[2]              ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; LED[3]              ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; LED[5]              ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; LED[6]              ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; ADC_CONVST          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; ADC_SCK             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; ADC_SDI             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; LED[0]              ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; LED[4]              ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; FPGA_CLK2_50        ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; FPGA_CLK3_50        ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HDMI_TX_CLK         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HDMI_TX_DE          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HDMI_TX_D[0]        ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HDMI_TX_D[1]        ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HDMI_TX_D[2]        ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HDMI_TX_D[3]        ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HDMI_TX_D[4]        ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HDMI_TX_D[5]        ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HDMI_TX_D[6]        ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HDMI_TX_D[7]        ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HDMI_TX_D[8]        ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HDMI_TX_D[9]        ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HDMI_TX_D[10]       ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HDMI_TX_D[11]       ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HDMI_TX_D[12]       ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HDMI_TX_D[13]       ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HDMI_TX_D[14]       ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HDMI_TX_D[15]       ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HDMI_TX_D[16]       ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HDMI_TX_D[17]       ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HDMI_TX_D[18]       ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HDMI_TX_D[19]       ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HDMI_TX_D[20]       ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HDMI_TX_D[21]       ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HDMI_TX_D[22]       ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HDMI_TX_D[23]       ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HDMI_TX_HS          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HDMI_TX_INT         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HDMI_TX_VS          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; LED[7]              ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HPS_DDR3_ADDR[0]    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_DDR3_ADDR[1]    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_DDR3_ADDR[2]    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_DDR3_ADDR[3]    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_DDR3_ADDR[4]    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_DDR3_ADDR[5]    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_DDR3_ADDR[6]    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_DDR3_ADDR[7]    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_DDR3_ADDR[8]    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_DDR3_ADDR[9]    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_DDR3_ADDR[10]   ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_DDR3_ADDR[11]   ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_DDR3_ADDR[12]   ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_DDR3_ADDR[13]   ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_DDR3_ADDR[14]   ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_DDR3_BA[0]      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_DDR3_BA[1]      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_DDR3_BA[2]      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_DDR3_CAS_N      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_DDR3_CKE        ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_DDR3_CK_N       ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HPS_DDR3_CK_P       ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HPS_DDR3_CS_N       ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_DDR3_DM[0]      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_DDR3_DM[1]      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_DDR3_DM[2]      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_DDR3_DM[3]      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_DDR3_ODT        ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_DDR3_RAS_N      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_DDR3_RESET_N    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_DDR3_WE_N       ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_ENET_GTX_CLK    ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HPS_ENET_MDC        ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HPS_ENET_TX_DATA[0] ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HPS_ENET_TX_DATA[1] ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HPS_ENET_TX_DATA[2] ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HPS_ENET_TX_DATA[3] ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HPS_ENET_TX_EN      ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HPS_SD_CLK          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HPS_SPIM_CLK        ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HPS_SPIM_MOSI       ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HPS_UART_TX         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HPS_USB_STP         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; gpio0GPIO[2]        ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; gpio0GPIO[3]        ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; gpio0GPIO[4]        ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; gpio0GPIO[5]        ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; gpio0GPIO[6]        ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; gpio0GPIO[7]        ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; gpio1GPIO[30]       ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; gpio1GPIO[32]       ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; gpio1GPIO[35]       ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; gpio1GPIO[31]       ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; gpio1GPIO[33]       ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; gpio0GPIO[0]        ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; gpio0GPIO[1]        ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; gpio0GPIO[8]        ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; gpio0GPIO[9]        ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; gpio1GPIO[0]        ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; gpio1GPIO[1]        ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; gpio1GPIO[2]        ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; gpio1GPIO[3]        ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; gpio1GPIO[4]        ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; gpio1GPIO[5]        ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; gpio0GPIO[10]       ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; gpio1GPIO[10]       ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; ARDUINO_IO[10]      ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; ARDUINO_IO[11]      ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; ARDUINO_IO[12]      ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; ARDUINO_IO[13]      ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; ARDUINO_IO[14]      ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; ARDUINO_IO[15]      ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; ARDUINO_RESET_N     ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HDMI_I2C_SCL        ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HDMI_I2C_SDA        ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HDMI_I2S            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HDMI_LRCLK          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HDMI_MCLK           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HDMI_SCLK           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; gpio0GPIO[11]       ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; gpio0GPIO[12]       ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; gpio0GPIO[13]       ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; gpio0GPIO[14]       ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; gpio0GPIO[15]       ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; gpio0GPIO[16]       ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; gpio0GPIO[17]       ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; gpio0GPIO[18]       ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; gpio0GPIO[19]       ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; gpio0GPIO[20]       ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; gpio0GPIO[21]       ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; gpio0GPIO[22]       ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; gpio0GPIO[23]       ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; gpio0GPIO[24]       ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; gpio0GPIO[25]       ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; gpio0GPIO[26]       ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; gpio0GPIO[27]       ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; gpio0GPIO[28]       ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; gpio0GPIO[29]       ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; gpio0GPIO[30]       ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; gpio0GPIO[31]       ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; gpio0GPIO[32]       ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; gpio0GPIO[33]       ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; gpio0GPIO[34]       ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; gpio0GPIO[35]       ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; gpio1GPIO[6]        ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; gpio1GPIO[7]        ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; gpio1GPIO[8]        ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; gpio1GPIO[9]        ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; gpio1GPIO[11]       ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; gpio1GPIO[12]       ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; gpio1GPIO[13]       ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; gpio1GPIO[14]       ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; gpio1GPIO[15]       ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; gpio1GPIO[16]       ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; gpio1GPIO[17]       ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; gpio1GPIO[18]       ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; gpio1GPIO[19]       ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; gpio1GPIO[20]       ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; gpio1GPIO[21]       ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; gpio1GPIO[22]       ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; gpio1GPIO[23]       ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; gpio1GPIO[24]       ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; gpio1GPIO[25]       ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; gpio1GPIO[26]       ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; gpio1GPIO[27]       ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; gpio1GPIO[28]       ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; gpio1GPIO[29]       ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HPS_CONV_USB_N      ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HPS_DDR3_DQ[0]      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_DDR3_DQ[1]      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_DDR3_DQ[2]      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_DDR3_DQ[3]      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_DDR3_DQ[4]      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_DDR3_DQ[5]      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_DDR3_DQ[6]      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_DDR3_DQ[7]      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_DDR3_DQ[8]      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_DDR3_DQ[9]      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_DDR3_DQ[10]     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_DDR3_DQ[11]     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_DDR3_DQ[12]     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_DDR3_DQ[13]     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_DDR3_DQ[14]     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_DDR3_DQ[15]     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_DDR3_DQ[16]     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_DDR3_DQ[17]     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_DDR3_DQ[18]     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_DDR3_DQ[19]     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_DDR3_DQ[20]     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_DDR3_DQ[21]     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_DDR3_DQ[22]     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_DDR3_DQ[23]     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_DDR3_DQ[24]     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_DDR3_DQ[25]     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_DDR3_DQ[26]     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_DDR3_DQ[27]     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_DDR3_DQ[28]     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_DDR3_DQ[29]     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_DDR3_DQ[30]     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_DDR3_DQ[31]     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_DDR3_DQS_N[0]   ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HPS_DDR3_DQS_N[1]   ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HPS_DDR3_DQS_N[2]   ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HPS_DDR3_DQS_N[3]   ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HPS_DDR3_DQS_P[0]   ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HPS_DDR3_DQS_P[1]   ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HPS_DDR3_DQS_P[2]   ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HPS_DDR3_DQS_P[3]   ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HPS_ENET_INT_N      ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HPS_ENET_MDIO       ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HPS_GSENSOR_INT     ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HPS_I2C0_SCLK       ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HPS_I2C0_SDAT       ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HPS_I2C1_SCLK       ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HPS_I2C1_SDAT       ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HPS_KEY             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HPS_LED             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HPS_LTC_GPIO        ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HPS_SD_CMD          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HPS_SD_DATA[0]      ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HPS_SD_DATA[1]      ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HPS_SD_DATA[2]      ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HPS_SD_DATA[3]      ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HPS_SPIM_SS         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HPS_USB_DATA[0]     ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HPS_USB_DATA[1]     ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HPS_USB_DATA[2]     ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HPS_USB_DATA[3]     ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HPS_USB_DATA[4]     ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HPS_USB_DATA[5]     ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HPS_USB_DATA[6]     ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HPS_USB_DATA[7]     ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; ARDUINO_IO[0]       ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; ARDUINO_IO[1]       ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; ARDUINO_IO[2]       ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; ARDUINO_IO[3]       ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; ARDUINO_IO[4]       ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; ARDUINO_IO[5]       ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; ARDUINO_IO[6]       ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; ARDUINO_IO[7]       ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; ARDUINO_IO[8]       ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; ARDUINO_IO[9]       ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; gpio1GPIO[34]       ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; FPGA_CLK1_50        ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; SW[0]               ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; SW[1]               ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; SW[2]               ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; SW[3]               ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_ENET_RX_DATA[0] ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_ENET_RX_DATA[1] ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_ENET_RX_DATA[2] ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_ENET_RX_DATA[3] ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_ENET_RX_CLK     ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_ENET_RX_DV      ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_SPIM_MISO       ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_UART_RX         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_USB_CLKOUT      ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_USB_DIR         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_USB_NXT         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_DDR3_RZQ        ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; KEY[0]              ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; KEY[1]              ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; ADC_SDO             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; altera_reserved_tms ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; altera_reserved_tck ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; altera_reserved_tdi ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; altera_reserved_tdo ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
+---------------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+


+------------------------------------------------------------------------------------------------+
; Fitter Device Options                                                                          ;
+------------------------------------------------------------------+-----------------------------+
; Option                                                           ; Setting                     ;
+------------------------------------------------------------------+-----------------------------+
; Enable user-supplied start-up clock (CLKUSR)                     ; Off                         ;
; Enable device-wide reset (DEV_CLRn)                              ; Off                         ;
; Enable device-wide output enable (DEV_OE)                        ; Off                         ;
; Enable INIT_DONE output                                          ; Off                         ;
; Configuration scheme                                             ; Passive Serial              ;
; Enable Error Detection CRC_ERROR pin                             ; Off                         ;
; Enable CvP_CONFDONE pin                                          ; Off                         ;
; Enable open drain on CRC_ERROR pin                               ; On                          ;
; Enable open drain on CvP_CONFDONE pin                            ; On                          ;
; Enable open drain on INIT_DONE pin                               ; On                          ;
; Enable open drain on Partial Reconfiguration pins                ; Off                         ;
; Enable open drain on nCEO pin                                    ; On                          ;
; Enable Partial Reconfiguration pins                              ; Off                         ;
; Enable input tri-state on active configuration pins in user mode ; Off                         ;
; Enable internal scrubbing                                        ; Off                         ;
; Active Serial clock source                                       ; 100 MHz Internal Oscillator ;
; Device initialization clock source                               ; Internal Oscillator         ;
; Configuration via Protocol                                       ; Off                         ;
; Configuration Voltage Level                                      ; Auto                        ;
; Force Configuration Voltage Level                                ; Off                         ;
; Enable nCEO output                                               ; Off                         ;
; Data[15..8]                                                      ; Unreserved                  ;
; Data[7..5]                                                       ; Unreserved                  ;
; Base pin-out file on sameframe device                            ; Off                         ;
+------------------------------------------------------------------+-----------------------------+


+------------------------------------+
; Operating Settings and Conditions  ;
+---------------------------+--------+
; Setting                   ; Value  ;
+---------------------------+--------+
; Nominal Core Voltage      ; 1.10 V ;
; Low Junction Temperature  ; -40 C ;
; High Junction Temperature ; 100 C ;
+---------------------------+--------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Estimated Delay Added for Hold Timing Summary                                                                                                                          ;
+--------------------------------------------------------------------------------+-------------------------------------------------------------------+-------------------+
; Source Clock(s)                                                                ; Destination Clock(s)                                              ; Delay Added in ns ;
+--------------------------------------------------------------------------------+-------------------------------------------------------------------+-------------------+
; FPGA_CLK1_50                                                                   ; u0|pll_sys|altera_pll_i|general[3].gpll~PLL_OUTPUT_COUNTER|divclk ; 4076.6            ;
; altera_reserved_tck                                                            ; altera_reserved_tck                                               ; 897.9             ;
; FPGA_CLK1_50,u0|pll_sys|altera_pll_i|general[3].gpll~PLL_OUTPUT_COUNTER|divclk ; u0|pll_sys|altera_pll_i|general[3].gpll~PLL_OUTPUT_COUNTER|divclk ; 735.9             ;
; u0|pll_sys|altera_pll_i|general[1].gpll~PLL_OUTPUT_COUNTER|divclk              ; u0|pll_sys|altera_pll_i|general[3].gpll~PLL_OUTPUT_COUNTER|divclk ; 568.2             ;
; FPGA_CLK1_50                                                                   ; FPGA_CLK1_50                                                      ; 491.8             ;
+--------------------------------------------------------------------------------+-------------------------------------------------------------------+-------------------+
Note: For more information on problematic transfers, consider running the Fitter again with the Optimize hold timing option (Settings Menu) turned off.
This will disable optimization of problematic paths and expose them for further analysis using the Timing Analyzer.


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Estimated Delay Added for Hold Timing Details                                                                                                                         ;
+-----------------------------------------------------------------------+---------------------------------------------------------------------------+-------------------+
; Source Register                                                       ; Destination Register                                                      ; Delay Added in ns ;
+-----------------------------------------------------------------------+---------------------------------------------------------------------------+-------------------+
; flags_read[1]                                                         ; stepper_controller:stepper_controller1|stepper_corexy_new:corexy|signal_1 ; 7.514             ;
; flags_read[6]                                                         ; heater_control:heater_bed_control|en                                      ; 7.486             ;
; flags_read[9]                                                         ; heater_control:heater_e1_control|en                                       ; 7.363             ;
; flags_read[3]                                                         ; stepper_controller:stepper_controller1|home_g28:home|signal_1             ; 7.323             ;
; soc_system:u0|soc_system_temp_bed_bottom:temp_e1_upper|data_out[9]    ; heater_control:heater_e1_control|f                                        ; 7.323             ;
; flags_read[2]                                                         ; stepper_controller:stepper_controller1|home_g28:home|signal_1             ; 7.303             ;
; soc_system:u0|soc_system_temp_bed_bottom:temp_e1_upper|data_out[8]    ; heater_control:heater_e1_control|f                                        ; 7.252             ;
; soc_system:u0|soc_system_configuration_1:stepper_1_speed|data_out[10] ; stepper_controller:stepper_controller1|home_g28:home|m1[10]               ; 7.151             ;
; soc_system:u0|soc_system_temp_bed_bottom:temp_e1_upper|data_out[10]   ; heater_control:heater_e1_control|f                                        ; 7.130             ;
; soc_system:u0|soc_system_temp_bed_bottom:temp_e1_upper|data_out[11]   ; heater_control:heater_e1_control|f                                        ; 7.123             ;
; soc_system:u0|soc_system_configuration_1:stepper_2_speed|data_out[19] ; stepper_controller:stepper_controller1|home_g28:home|m2[19]               ; 7.106             ;
; soc_system:u0|soc_system_configuration_1:stepper_2_speed|data_out[14] ; stepper_controller:stepper_controller1|home_g28:home|m2[14]               ; 7.106             ;
; soc_system:u0|soc_system_configuration_1:stepper_2_speed|data_out[12] ; stepper_controller:stepper_controller1|home_g28:home|m2[12]               ; 7.106             ;
; soc_system:u0|soc_system_configuration_1:stepper_2_speed|data_out[9]  ; stepper_controller:stepper_controller1|home_g28:home|m2[9]                ; 7.106             ;
; soc_system:u0|soc_system_configuration_1:stepper_2_speed|data_out[13] ; stepper_controller:stepper_controller1|home_g28:home|m2[13]               ; 7.102             ;
; soc_system:u0|soc_system_configuration_1:stepper_2_speed|data_out[10] ; stepper_controller:stepper_controller1|home_g28:home|m2[10]               ; 7.097             ;
; soc_system:u0|soc_system_configuration_1:stepper_2_speed|data_out[5]  ; stepper_controller:stepper_controller1|home_g28:home|m2[5]                ; 7.093             ;
; soc_system:u0|soc_system_configuration_1:stepper_2_speed|data_out[4]  ; stepper_controller:stepper_controller1|home_g28:home|m2[4]                ; 7.087             ;
; soc_system:u0|soc_system_configuration_1:stepper_1_speed|data_out[7]  ; stepper_controller:stepper_controller1|home_g28:home|m1[7]                ; 7.075             ;
; soc_system:u0|soc_system_configuration_1:stepper_1_speed|data_out[4]  ; stepper_controller:stepper_controller1|home_g28:home|m1[4]                ; 7.075             ;
; soc_system:u0|soc_system_configuration_1:stepper_2_speed|data_out[27] ; stepper_controller:stepper_controller1|home_g28:home|m2[27]               ; 7.060             ;
; soc_system:u0|soc_system_configuration_1:stepper_2_speed|data_out[25] ; stepper_controller:stepper_controller1|home_g28:home|m2[25]               ; 7.060             ;
; soc_system:u0|soc_system_configuration_1:stepper_2_speed|data_out[24] ; stepper_controller:stepper_controller1|home_g28:home|m2[24]               ; 7.060             ;
; soc_system:u0|soc_system_configuration_1:stepper_2_speed|data_out[29] ; stepper_controller:stepper_controller1|home_g28:home|m2[29]               ; 7.045             ;
; soc_system:u0|soc_system_configuration_1:stepper_2_speed|data_out[28] ; stepper_controller:stepper_controller1|home_g28:home|m2[28]               ; 7.045             ;
; soc_system:u0|soc_system_configuration_1:stepper_2_speed|data_out[26] ; stepper_controller:stepper_controller1|home_g28:home|m2[26]               ; 7.045             ;
; soc_system:u0|soc_system_configuration_1:stepper_2_speed|data_out[23] ; stepper_controller:stepper_controller1|home_g28:home|m2[23]               ; 7.045             ;
; flags_read[5]                                                         ; stepper_controller:stepper_controller1|home_g28:home|dir3                 ; 7.032             ;
; flags_read[8]                                                         ; heater_control:heater_e1_control|en                                       ; 7.023             ;
; soc_system:u0|soc_system_temp_bed_bottom:temp_bed_upper|data_out[8]   ; heater_control:heater_bed_control|f                                       ; 6.997             ;
; soc_system:u0|soc_system_configuration_1:stepper_1_speed|data_out[2]  ; stepper_controller:stepper_controller1|home_g28:home|m1[2]                ; 6.993             ;
; soc_system:u0|soc_system_temp_bed_bottom:temp_bed_upper|data_out[4]   ; heater_control:heater_bed_control|f                                       ; 6.981             ;
; soc_system:u0|soc_system_temp_bed_bottom:temp_e1_bottom|data_out[8]   ; heater_control:heater_e1_control|en                                       ; 6.937             ;
; soc_system:u0|soc_system_configuration_1:stepper_2_speed|data_out[16] ; stepper_controller:stepper_controller1|home_g28:home|m2[16]               ; 6.936             ;
; soc_system:u0|soc_system_configuration_1:stepper_2_speed|data_out[15] ; stepper_controller:stepper_controller1|home_g28:home|m2[15]               ; 6.923             ;
; soc_system:u0|soc_system_temp_bed_bottom:temp_bed_upper|data_out[9]   ; heater_control:heater_bed_control|f                                       ; 6.921             ;
; soc_system:u0|soc_system_configuration_1:stepper_2_speed|data_out[18] ; stepper_controller:stepper_controller1|home_g28:home|m2[18]               ; 6.899             ;
; soc_system:u0|soc_system_configuration_1:stepper_2_speed|data_out[30] ; stepper_controller:stepper_controller1|home_g28:home|m2[30]               ; 6.898             ;
; soc_system:u0|soc_system_configuration_1:stepper_1_speed|data_out[18] ; stepper_controller:stepper_controller1|home_g28:home|n1[17]               ; 6.891             ;
; soc_system:u0|soc_system_configuration_1:stepper_1_speed|data_out[20] ; stepper_controller:stepper_controller1|home_g28:home|n1[19]               ; 6.889             ;
; soc_system:u0|soc_system_configuration_1:stepper_1_speed|data_out[8]  ; stepper_controller:stepper_controller1|home_g28:home|n1[7]                ; 6.889             ;
; soc_system:u0|soc_system_configuration_1:stepper_1_speed|data_out[27] ; stepper_controller:stepper_controller1|home_g28:home|m1[27]               ; 6.880             ;
; soc_system:u0|soc_system_configuration_1:stepper_1_speed|data_out[19] ; stepper_controller:stepper_controller1|home_g28:home|n1[18]               ; 6.878             ;
; soc_system:u0|soc_system_configuration_1:stepper_1_speed|data_out[9]  ; stepper_controller:stepper_controller1|home_g28:home|n1[8]                ; 6.876             ;
; soc_system:u0|soc_system_temp_bed_bottom:temp_e1_upper|data_out[4]    ; heater_control:heater_e1_control|f                                        ; 6.871             ;
; soc_system:u0|soc_system_configuration_1:stepper_1_speed|data_out[3]  ; stepper_controller:stepper_controller1|home_g28:home|n1[2]                ; 6.858             ;
; soc_system:u0|soc_system_configuration_1:stepper_1_speed|data_out[1]  ; stepper_controller:stepper_controller1|home_g28:home|n1[0]                ; 6.858             ;
; soc_system:u0|soc_system_configuration_1:stepper_2_speed|data_out[31] ; stepper_controller:stepper_controller1|home_g28:home|m2[31]               ; 6.841             ;
; soc_system:u0|soc_system_configuration_1:stepper_2_speed|data_out[11] ; stepper_controller:stepper_controller1|home_g28:home|m2[11]               ; 6.831             ;
; soc_system:u0|soc_system_configuration_1:stepper_2_speed|data_out[20] ; stepper_controller:stepper_controller1|home_g28:home|m2[20]               ; 6.815             ;
; soc_system:u0|soc_system_configuration_1:stepper_2_speed|data_out[8]  ; stepper_controller:stepper_controller1|home_g28:home|m2[8]                ; 6.807             ;
; soc_system:u0|soc_system_configuration_1:stepper_2_speed|data_out[17] ; stepper_controller:stepper_controller1|home_g28:home|m2[17]               ; 6.761             ;
; soc_system:u0|soc_system_configuration_1:stepper_2_speed|data_out[7]  ; stepper_controller:stepper_controller1|home_g28:home|m2[7]                ; 6.761             ;
; soc_system:u0|soc_system_temp_bed_bottom:temp_bed_upper|data_out[11]  ; heater_control:heater_bed_control|f                                       ; 6.760             ;
; soc_system:u0|soc_system_configuration_1:stepper_2_speed|data_out[3]  ; stepper_controller:stepper_controller1|home_g28:home|m2[3]                ; 6.748             ;
; soc_system:u0|soc_system_configuration_1:stepper_3_speed|data_out[20] ; stepper_controller:stepper_controller1|home_g28:home|n3[19]               ; 6.745             ;
; soc_system:u0|soc_system_configuration_1:stepper_3_speed|data_out[14] ; stepper_controller:stepper_controller1|home_g28:home|n3[13]               ; 6.745             ;
; soc_system:u0|soc_system_configuration_1:stepper_3_speed|data_out[12] ; stepper_controller:stepper_controller1|home_g28:home|n3[11]               ; 6.745             ;
; soc_system:u0|soc_system_configuration_1:stepper_3_speed|data_out[8]  ; stepper_controller:stepper_controller1|home_g28:home|n3[7]                ; 6.745             ;
; soc_system:u0|soc_system_configuration_1:stepper_2_speed|data_out[6]  ; stepper_controller:stepper_controller1|home_g28:home|m2[6]                ; 6.744             ;
; soc_system:u0|soc_system_configuration_1:stepper_3_speed|data_out[19] ; stepper_controller:stepper_controller1|home_g28:home|n3[18]               ; 6.732             ;
; soc_system:u0|soc_system_configuration_1:stepper_3_speed|data_out[13] ; stepper_controller:stepper_controller1|home_g28:home|n3[12]               ; 6.732             ;
; soc_system:u0|soc_system_configuration_1:stepper_3_speed|data_out[11] ; stepper_controller:stepper_controller1|home_g28:home|n3[10]               ; 6.732             ;
; soc_system:u0|soc_system_configuration_1:stepper_3_speed|data_out[9]  ; stepper_controller:stepper_controller1|home_g28:home|n3[8]                ; 6.732             ;
; soc_system:u0|soc_system_temp_bed_bottom:temp_bed_upper|data_out[10]  ; heater_control:heater_bed_control|f                                       ; 6.727             ;
; soc_system:u0|soc_system_temp_bed_bottom:temp_bed_upper|data_out[6]   ; heater_control:heater_bed_control|f                                       ; 6.727             ;
; soc_system:u0|soc_system_configuration_1:stepper_3_speed|data_out[10] ; stepper_controller:stepper_controller1|home_g28:home|n3[9]                ; 6.707             ;
; soc_system:u0|soc_system_configuration_1:stepper_3_speed|data_out[6]  ; stepper_controller:stepper_controller1|home_g28:home|n3[5]                ; 6.707             ;
; soc_system:u0|soc_system_configuration_1:stepper_3_speed|data_out[4]  ; stepper_controller:stepper_controller1|home_g28:home|n3[3]                ; 6.707             ;
; soc_system:u0|soc_system_configuration_1:stepper_3_speed|data_out[2]  ; stepper_controller:stepper_controller1|home_g28:home|n3[1]                ; 6.707             ;
; soc_system:u0|soc_system_temp_bed_bottom:temp_bed_upper|data_out[5]   ; heater_control:heater_bed_control|f                                       ; 6.705             ;
; soc_system:u0|soc_system_temp_bed_bottom:temp_bed_upper|data_out[7]   ; heater_control:heater_bed_control|f                                       ; 6.698             ;
; soc_system:u0|soc_system_configuration_1:stepper_1_speed|data_out[30] ; stepper_controller:stepper_controller1|home_g28:home|n1[29]               ; 6.695             ;
; soc_system:u0|soc_system_configuration_1:stepper_1_speed|data_out[24] ; stepper_controller:stepper_controller1|home_g28:home|n1[23]               ; 6.695             ;
; soc_system:u0|soc_system_configuration_1:stepper_3_speed|data_out[17] ; stepper_controller:stepper_controller1|home_g28:home|n3[16]               ; 6.694             ;
; soc_system:u0|soc_system_configuration_1:stepper_3_speed|data_out[7]  ; stepper_controller:stepper_controller1|home_g28:home|n3[6]                ; 6.694             ;
; soc_system:u0|soc_system_configuration_1:stepper_3_speed|data_out[3]  ; stepper_controller:stepper_controller1|home_g28:home|n3[2]                ; 6.694             ;
; soc_system:u0|soc_system_configuration_1:stepper_3_speed|data_out[1]  ; stepper_controller:stepper_controller1|home_g28:home|n3[0]                ; 6.694             ;
; soc_system:u0|soc_system_configuration_1:stepper_3_speed|data_out[5]  ; stepper_controller:stepper_controller1|home_g28:home|n3[4]                ; 6.694             ;
; soc_system:u0|soc_system_configuration_1:stepper_1_speed|data_out[25] ; stepper_controller:stepper_controller1|home_g28:home|n1[24]               ; 6.682             ;
; soc_system:u0|soc_system_temp_bed_bottom:temp_e1_upper|data_out[2]    ; heater_control:heater_e1_control|f                                        ; 6.680             ;
; soc_system:u0|soc_system_configuration_1:stepper_1_speed|data_out[23] ; stepper_controller:stepper_controller1|home_g28:home|m1[23]               ; 6.676             ;
; soc_system:u0|soc_system_configuration_1:stepper_1_speed|data_out[0]  ; stepper_controller:stepper_controller1|home_g28:home|m1[0]                ; 6.669             ;
; soc_system:u0|soc_system_temp_bed_bottom:temp_e1_upper|data_out[3]    ; heater_control:heater_e1_control|f                                        ; 6.663             ;
; soc_system:u0|soc_system_temp_bed_bottom:temp_e1_bottom|data_out[3]   ; heater_control:heater_e1_control|en                                       ; 6.650             ;
; soc_system:u0|soc_system_configuration_1:stepper_3_speed|data_out[15] ; stepper_controller:stepper_controller1|home_g28:home|m3[15]               ; 6.642             ;
; soc_system:u0|soc_system_temp_bed_bottom:temp_e1_bottom|data_out[2]   ; heater_control:heater_e1_control|en                                       ; 6.637             ;
; soc_system:u0|soc_system_configuration_1:stepper_3_speed|data_out[18] ; stepper_controller:stepper_controller1|home_g28:home|m3[18]               ; 6.629             ;
; soc_system:u0|soc_system_configuration_1:stepper_3_speed|data_out[16] ; stepper_controller:stepper_controller1|home_g28:home|m3[16]               ; 6.629             ;
; soc_system:u0|soc_system_configuration_1:stepper_3_speed|data_out[0]  ; stepper_controller:stepper_controller1|home_g28:home|m3[0]                ; 6.565             ;
; flags_read[4]                                                         ; stepper_controller:stepper_controller1|home_g28:home|signal_3             ; 6.540             ;
; soc_system:u0|soc_system_configuration_1:stepper_2_speed|data_out[22] ; stepper_controller:stepper_controller1|home_g28:home|m2[22]               ; 6.516             ;
; soc_system:u0|soc_system_temp_bed_bottom:temp_e1_upper|data_out[6]    ; heater_control:heater_e1_control|f                                        ; 6.503             ;
; soc_system:u0|soc_system_configuration_1:stepper_3_speed|data_out[22] ; stepper_controller:stepper_controller1|home_g28:home|n3[21]               ; 6.491             ;
; soc_system:u0|soc_system_configuration_1:stepper_4_speed|data_out[30] ; stepper_controller:stepper_controller1|stepper_extruder:e1|m[30]          ; 6.481             ;
; soc_system:u0|soc_system_configuration_1:stepper_3_speed|data_out[21] ; stepper_controller:stepper_controller1|home_g28:home|n3[20]               ; 6.478             ;
; soc_system:u0|soc_system_temp_bed_bottom:temp_e1_upper|data_out[5]    ; heater_control:heater_e1_control|f                                        ; 6.465             ;
; soc_system:u0|soc_system_temp_bed_bottom:temp_e1_upper|data_out[7]    ; heater_control:heater_e1_control|f                                        ; 6.464             ;
; soc_system:u0|soc_system_configuration_1:stepper_3_speed|data_out[30] ; stepper_controller:stepper_controller1|home_g28:home|n3[29]               ; 6.434             ;
; soc_system:u0|soc_system_configuration_1:stepper_1_speed|data_out[5]  ; stepper_controller:stepper_controller1|home_g28:home|m1[5]                ; 6.427             ;
+-----------------------------------------------------------------------+---------------------------------------------------------------------------+-------------------+
Note: This table only shows the top 100 path(s) that have the largest delay added for hold.


+-----------------+
; Fitter Messages ;
+-----------------+
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 2 of the 2 processors detected
Info (119006): Selected device 5CSEBA6U23I7 for design "printer"
Info (21077): Low junction temperature is -40 degrees C
Info (21077): High junction temperature is 100 degrees C
Warning (21300): LOCKED port on the PLL is not properly connected on instance "soc_system:u0|soc_system_pll_sys:pll_sys|altera_pll:altera_pll_i|general[0].gpll". The LOCKED port on the PLL should be connected when the FBOUTCLK port is connected. Although it is unnecessary to connect the LOCKED signal, any logic driven off of an output clock of the PLL will not know when the PLL is locked and ready.
Info (171003): Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time
Warning (292013): Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature.
Warning (15714): Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details
Info (176045): Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements.
Critical Warning (169085): No exact pin location assignment(s) for 72 pins of 265 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report.
Critical Warning (174073): No exact pin location assignment(s) for 1 RUP, RDN, or RZQ pins of 1 total RUP, RDN or RZQ pins
    Info (174074): RUP, RDN, or RZQ pin HPS_DDR3_RZQ not assigned to an exact location on the device File: C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/printer.v Line: 53
Info (184020): Starting Fitter periphery placement operations
Info (11178): Promoted 3 clocks (3 global)
    Info (11162): soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_fpga_interfaces:fpga_interfaces|h2f_rst_n[0]~CLKENA0 with 84 fanout uses global clock CLKCTRL_G10
    Info (11162): soc_system:u0|soc_system_pll_sys:pll_sys|altera_pll:altera_pll_i|outclk_wire[1]~CLKENA0 with 127 fanout uses global clock CLKCTRL_G2
    Info (11162): soc_system:u0|soc_system_pll_sys:pll_sys|altera_pll:altera_pll_i|outclk_wire[3]~CLKENA0 with 1294 fanout uses global clock CLKCTRL_G7
Info (11191): Automatically promoted 1 clock (1 global)
    Info (11162): FPGA_CLK1_50~inputCLKENA0 with 4598 fanout uses global clock CLKCTRL_G6
Info (184021): Fitter periphery placement operations ending: elapsed time is 00:00:04
Info (332164): Evaluating HDL-embedded SDC commands
    Info (332165): Entity alt_jtag_atlantic
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|jupdate}] -to [get_registers {*|alt_jtag_atlantic:*|jupdate1*}] 
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|read}] -to [get_registers {*|alt_jtag_atlantic:*|read1*}] 
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|read_req}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rvalid}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|t_dav}] -to [get_registers {*|alt_jtag_atlantic:*|tck_t_dav}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|user_saw_rvalid}] -to [get_registers {*|alt_jtag_atlantic:*|rvalid0*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|write}] -to [get_registers {*|alt_jtag_atlantic:*|write1*}] 
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|write_stalled}] -to [get_registers {*|alt_jtag_atlantic:*|t_ena*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|write_stalled}] -to [get_registers {*|alt_jtag_atlantic:*|t_pause*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|write_valid}]
    Info (332165): Entity altera_std_synchronizer
        Info (332166): set_false_path -to [get_keepers {*altera_std_synchronizer:*|din_s1}]
    Info (332165): Entity sld_hub
        Info (332166): create_clock -name altera_reserved_tck [get_ports {altera_reserved_tck}] -period 30MHz   
        Info (332166): if { [string equal quartus_fit $::TimeQuestInfo(nameofexecutable)] } { set_max_delay -to [get_ports { altera_reserved_tdo } ] 0 }
        Info (332166): set_clock_groups -asynchronous -group {altera_reserved_tck}
Info (332104): Reading SDC File: 'soc_system/synthesis/submodules/altera_reset_controller.sdc'
Info (332104): Reading SDC File: 'soc_system/synthesis/submodules/hps_sdram_p0.sdc'
Info (332151): Clock uncertainty is not calculated until you update the timing netlist.
Warning (332174): Ignored filter at hps_sdram_p0.sdc(551): *:u0|*:hps_0|*:hps_io|*:border|*:hps_sdram_inst|*s0|* could not be matched with a clock or keeper or register or port or pin or cell or partition File: C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/soc_system/synthesis/submodules/hps_sdram_p0.sdc Line: 551
Warning (332049): Ignored set_false_path at hps_sdram_p0.sdc(551): Argument <from> is not an object ID File: C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/soc_system/synthesis/submodules/hps_sdram_p0.sdc Line: 551
    Info (332050): set_false_path -from ${prefix}|*s0|* -to [get_clocks $local_pll_write_clk] File: C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/soc_system/synthesis/submodules/hps_sdram_p0.sdc Line: 551
Warning (332174): Ignored filter at hps_sdram_p0.sdc(552): *:u0|*:hps_0|*:hps_io|*:border|*:hps_sdram_inst|*s0|*hphy_bridge_s0_translator|av_readdata_pre[*] could not be matched with a clock or keeper or register or port or pin or cell or partition File: C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/soc_system/synthesis/submodules/hps_sdram_p0.sdc Line: 552
Warning (332049): Ignored set_false_path at hps_sdram_p0.sdc(552): Argument <to> is not an object ID File: C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/soc_system/synthesis/submodules/hps_sdram_p0.sdc Line: 552
    Info (332050): set_false_path -from [get_clocks $local_pll_write_clk] -to ${prefix}|*s0|*hphy_bridge_s0_translator|av_readdata_pre[*] File: C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/soc_system/synthesis/submodules/hps_sdram_p0.sdc Line: 552
Info (332104): Reading SDC File: 'soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc'
Warning (332174): Ignored filter at soc_system_hps_0_hps_io_border.sdc(1): hps_io_hps_io_emac1_inst_TX_CLK could not be matched with a port File: C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 1
Warning (332049): Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(1): Argument <to> is an empty collection File: C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 1
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_emac1_inst_TX_CLK] File: C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 1
Warning (332174): Ignored filter at soc_system_hps_0_hps_io_border.sdc(2): hps_io_hps_io_emac1_inst_TXD0 could not be matched with a port File: C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 2
Warning (332049): Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(2): Argument <to> is an empty collection File: C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 2
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_emac1_inst_TXD0] File: C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 2
Warning (332174): Ignored filter at soc_system_hps_0_hps_io_border.sdc(3): hps_io_hps_io_emac1_inst_TXD1 could not be matched with a port File: C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 3
Warning (332049): Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(3): Argument <to> is an empty collection File: C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 3
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_emac1_inst_TXD1] File: C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 3
Warning (332174): Ignored filter at soc_system_hps_0_hps_io_border.sdc(4): hps_io_hps_io_emac1_inst_TXD2 could not be matched with a port File: C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 4
Warning (332049): Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(4): Argument <to> is an empty collection File: C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 4
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_emac1_inst_TXD2] File: C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 4
Warning (332174): Ignored filter at soc_system_hps_0_hps_io_border.sdc(5): hps_io_hps_io_emac1_inst_TXD3 could not be matched with a port File: C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 5
Warning (332049): Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(5): Argument <to> is an empty collection File: C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 5
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_emac1_inst_TXD3] File: C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 5
Warning (332174): Ignored filter at soc_system_hps_0_hps_io_border.sdc(6): hps_io_hps_io_emac1_inst_RXD0 could not be matched with a port File: C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 6
Warning (332049): Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(6): Argument <from> is an empty collection File: C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 6
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_emac1_inst_RXD0] -to * File: C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 6
Warning (332174): Ignored filter at soc_system_hps_0_hps_io_border.sdc(7): hps_io_hps_io_emac1_inst_MDIO could not be matched with a port File: C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 7
Warning (332049): Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(7): Argument <from> is an empty collection File: C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 7
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_emac1_inst_MDIO] -to * File: C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 7
Warning (332049): Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(8): Argument <to> is an empty collection File: C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 8
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_emac1_inst_MDIO] File: C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 8
Warning (332174): Ignored filter at soc_system_hps_0_hps_io_border.sdc(9): hps_io_hps_io_emac1_inst_MDC could not be matched with a port File: C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 9
Warning (332049): Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(9): Argument <to> is an empty collection File: C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 9
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_emac1_inst_MDC] File: C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 9
Warning (332174): Ignored filter at soc_system_hps_0_hps_io_border.sdc(10): hps_io_hps_io_emac1_inst_RX_CTL could not be matched with a port File: C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 10
Warning (332049): Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(10): Argument <from> is an empty collection File: C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 10
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_emac1_inst_RX_CTL] -to * File: C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 10
Warning (332174): Ignored filter at soc_system_hps_0_hps_io_border.sdc(11): hps_io_hps_io_emac1_inst_TX_CTL could not be matched with a port File: C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 11
Warning (332049): Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(11): Argument <to> is an empty collection File: C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 11
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_emac1_inst_TX_CTL] File: C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 11
Warning (332174): Ignored filter at soc_system_hps_0_hps_io_border.sdc(12): hps_io_hps_io_emac1_inst_RX_CLK could not be matched with a port File: C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 12
Warning (332049): Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(12): Argument <from> is an empty collection File: C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 12
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_emac1_inst_RX_CLK] -to * File: C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 12
Warning (332174): Ignored filter at soc_system_hps_0_hps_io_border.sdc(13): hps_io_hps_io_emac1_inst_RXD1 could not be matched with a port File: C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 13
Warning (332049): Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(13): Argument <from> is an empty collection File: C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 13
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_emac1_inst_RXD1] -to * File: C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 13
Warning (332174): Ignored filter at soc_system_hps_0_hps_io_border.sdc(14): hps_io_hps_io_emac1_inst_RXD2 could not be matched with a port File: C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 14
Warning (332049): Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(14): Argument <from> is an empty collection File: C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 14
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_emac1_inst_RXD2] -to * File: C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 14
Warning (332174): Ignored filter at soc_system_hps_0_hps_io_border.sdc(15): hps_io_hps_io_emac1_inst_RXD3 could not be matched with a port File: C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 15
Warning (332049): Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(15): Argument <from> is an empty collection File: C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 15
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_emac1_inst_RXD3] -to * File: C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 15
Warning (332174): Ignored filter at soc_system_hps_0_hps_io_border.sdc(16): hps_io_hps_io_sdio_inst_CMD could not be matched with a port File: C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 16
Warning (332049): Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(16): Argument <from> is an empty collection File: C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 16
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_sdio_inst_CMD] -to * File: C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 16
Warning (332049): Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(17): Argument <to> is an empty collection File: C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 17
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_sdio_inst_CMD] File: C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 17
Warning (332174): Ignored filter at soc_system_hps_0_hps_io_border.sdc(18): hps_io_hps_io_sdio_inst_D0 could not be matched with a port File: C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 18
Warning (332049): Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(18): Argument <from> is an empty collection File: C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 18
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_sdio_inst_D0] -to * File: C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 18
Warning (332049): Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(19): Argument <to> is an empty collection File: C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 19
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_sdio_inst_D0] File: C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 19
Warning (332174): Ignored filter at soc_system_hps_0_hps_io_border.sdc(20): hps_io_hps_io_sdio_inst_D1 could not be matched with a port File: C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 20
Warning (332049): Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(20): Argument <from> is an empty collection File: C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 20
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_sdio_inst_D1] -to * File: C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 20
Warning (332049): Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(21): Argument <to> is an empty collection File: C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 21
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_sdio_inst_D1] File: C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 21
Warning (332174): Ignored filter at soc_system_hps_0_hps_io_border.sdc(22): hps_io_hps_io_sdio_inst_CLK could not be matched with a port File: C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 22
Warning (332049): Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(22): Argument <to> is an empty collection File: C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 22
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_sdio_inst_CLK] File: C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 22
Warning (332174): Ignored filter at soc_system_hps_0_hps_io_border.sdc(23): hps_io_hps_io_sdio_inst_D2 could not be matched with a port File: C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 23
Warning (332049): Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(23): Argument <from> is an empty collection File: C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 23
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_sdio_inst_D2] -to * File: C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 23
Warning (332049): Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(24): Argument <to> is an empty collection File: C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 24
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_sdio_inst_D2] File: C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 24
Warning (332174): Ignored filter at soc_system_hps_0_hps_io_border.sdc(25): hps_io_hps_io_sdio_inst_D3 could not be matched with a port File: C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 25
Warning (332049): Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(25): Argument <from> is an empty collection File: C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 25
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_sdio_inst_D3] -to * File: C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 25
Warning (332049): Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(26): Argument <to> is an empty collection File: C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 26
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_sdio_inst_D3] File: C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 26
Warning (332174): Ignored filter at soc_system_hps_0_hps_io_border.sdc(27): hps_io_hps_io_usb1_inst_D0 could not be matched with a port File: C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 27
Warning (332049): Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(27): Argument <from> is an empty collection File: C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 27
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_usb1_inst_D0] -to * File: C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 27
Warning (332049): Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(28): Argument <to> is an empty collection File: C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 28
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_usb1_inst_D0] File: C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 28
Warning (332174): Ignored filter at soc_system_hps_0_hps_io_border.sdc(29): hps_io_hps_io_usb1_inst_D1 could not be matched with a port File: C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 29
Warning (332049): Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(29): Argument <from> is an empty collection File: C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 29
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_usb1_inst_D1] -to * File: C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 29
Warning (332049): Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(30): Argument <to> is an empty collection File: C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 30
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_usb1_inst_D1] File: C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 30
Warning (332174): Ignored filter at soc_system_hps_0_hps_io_border.sdc(31): hps_io_hps_io_usb1_inst_D2 could not be matched with a port File: C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 31
Warning (332049): Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(31): Argument <from> is an empty collection File: C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 31
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_usb1_inst_D2] -to * File: C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 31
Warning (332049): Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(32): Argument <to> is an empty collection File: C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 32
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_usb1_inst_D2] File: C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 32
Warning (332174): Ignored filter at soc_system_hps_0_hps_io_border.sdc(33): hps_io_hps_io_usb1_inst_D3 could not be matched with a port File: C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 33
Warning (332049): Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(33): Argument <from> is an empty collection File: C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 33
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_usb1_inst_D3] -to * File: C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 33
Warning (332049): Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(34): Argument <to> is an empty collection File: C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 34
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_usb1_inst_D3] File: C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 34
Warning (332174): Ignored filter at soc_system_hps_0_hps_io_border.sdc(35): hps_io_hps_io_usb1_inst_D4 could not be matched with a port File: C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 35
Warning (332049): Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(35): Argument <from> is an empty collection File: C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 35
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_usb1_inst_D4] -to * File: C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 35
Warning (332049): Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(36): Argument <to> is an empty collection File: C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 36
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_usb1_inst_D4] File: C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 36
Warning (332174): Ignored filter at soc_system_hps_0_hps_io_border.sdc(37): hps_io_hps_io_usb1_inst_D5 could not be matched with a port File: C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 37
Warning (332049): Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(37): Argument <from> is an empty collection File: C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 37
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_usb1_inst_D5] -to * File: C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 37
Warning (332049): Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(38): Argument <to> is an empty collection File: C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 38
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_usb1_inst_D5] File: C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 38
Warning (332174): Ignored filter at soc_system_hps_0_hps_io_border.sdc(39): hps_io_hps_io_usb1_inst_D6 could not be matched with a port File: C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 39
Warning (332049): Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(39): Argument <from> is an empty collection File: C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 39
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_usb1_inst_D6] -to * File: C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 39
Warning (332049): Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(40): Argument <to> is an empty collection File: C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 40
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_usb1_inst_D6] File: C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 40
Warning (332174): Ignored filter at soc_system_hps_0_hps_io_border.sdc(41): hps_io_hps_io_usb1_inst_D7 could not be matched with a port File: C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 41
Warning (332049): Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(41): Argument <from> is an empty collection File: C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 41
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_usb1_inst_D7] -to * File: C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 41
Warning (332049): Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(42): Argument <to> is an empty collection File: C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 42
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_usb1_inst_D7] File: C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 42
Warning (332174): Ignored filter at soc_system_hps_0_hps_io_border.sdc(43): hps_io_hps_io_usb1_inst_CLK could not be matched with a port File: C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 43
Warning (332049): Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(43): Argument <from> is an empty collection File: C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 43
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_usb1_inst_CLK] -to * File: C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 43
Warning (332174): Ignored filter at soc_system_hps_0_hps_io_border.sdc(44): hps_io_hps_io_usb1_inst_STP could not be matched with a port File: C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 44
Warning (332049): Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(44): Argument <to> is an empty collection File: C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 44
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_usb1_inst_STP] File: C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 44
Warning (332174): Ignored filter at soc_system_hps_0_hps_io_border.sdc(45): hps_io_hps_io_usb1_inst_DIR could not be matched with a port File: C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 45
Warning (332049): Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(45): Argument <from> is an empty collection File: C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 45
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_usb1_inst_DIR] -to * File: C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 45
Warning (332174): Ignored filter at soc_system_hps_0_hps_io_border.sdc(46): hps_io_hps_io_usb1_inst_NXT could not be matched with a port File: C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 46
Warning (332049): Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(46): Argument <from> is an empty collection File: C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 46
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_usb1_inst_NXT] -to * File: C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 46
Warning (332174): Ignored filter at soc_system_hps_0_hps_io_border.sdc(47): hps_io_hps_io_spim1_inst_CLK could not be matched with a port File: C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 47
Warning (332049): Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(47): Argument <to> is an empty collection File: C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 47
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_spim1_inst_CLK] File: C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 47
Warning (332174): Ignored filter at soc_system_hps_0_hps_io_border.sdc(48): hps_io_hps_io_spim1_inst_MOSI could not be matched with a port File: C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 48
Warning (332049): Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(48): Argument <to> is an empty collection File: C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 48
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_spim1_inst_MOSI] File: C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 48
Warning (332174): Ignored filter at soc_system_hps_0_hps_io_border.sdc(49): hps_io_hps_io_spim1_inst_MISO could not be matched with a port File: C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 49
Warning (332049): Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(49): Argument <from> is an empty collection File: C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 49
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_spim1_inst_MISO] -to * File: C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 49
Warning (332174): Ignored filter at soc_system_hps_0_hps_io_border.sdc(50): hps_io_hps_io_spim1_inst_SS0 could not be matched with a port File: C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 50
Warning (332049): Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(50): Argument <to> is an empty collection File: C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 50
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_spim1_inst_SS0] File: C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 50
Warning (332174): Ignored filter at soc_system_hps_0_hps_io_border.sdc(51): hps_io_hps_io_uart0_inst_RX could not be matched with a port File: C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 51
Warning (332049): Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(51): Argument <from> is an empty collection File: C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 51
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_uart0_inst_RX] -to * File: C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 51
Warning (332174): Ignored filter at soc_system_hps_0_hps_io_border.sdc(52): hps_io_hps_io_uart0_inst_TX could not be matched with a port File: C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 52
Warning (332049): Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(52): Argument <to> is an empty collection File: C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 52
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_uart0_inst_TX] File: C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 52
Warning (332174): Ignored filter at soc_system_hps_0_hps_io_border.sdc(53): hps_io_hps_io_i2c0_inst_SDA could not be matched with a port File: C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 53
Warning (332049): Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(53): Argument <from> is an empty collection File: C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 53
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_i2c0_inst_SDA] -to * File: C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 53
Warning (332049): Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(54): Argument <to> is an empty collection File: C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 54
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_i2c0_inst_SDA] File: C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 54
Warning (332174): Ignored filter at soc_system_hps_0_hps_io_border.sdc(55): hps_io_hps_io_i2c0_inst_SCL could not be matched with a port File: C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 55
Warning (332049): Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(55): Argument <from> is an empty collection File: C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 55
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_i2c0_inst_SCL] -to * File: C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 55
Warning (332049): Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(56): Argument <to> is an empty collection File: C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 56
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_i2c0_inst_SCL] File: C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 56
Warning (332174): Ignored filter at soc_system_hps_0_hps_io_border.sdc(57): hps_io_hps_io_i2c1_inst_SDA could not be matched with a port File: C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 57
Warning (332049): Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(57): Argument <from> is an empty collection File: C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 57
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_i2c1_inst_SDA] -to * File: C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 57
Warning (332049): Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(58): Argument <to> is an empty collection File: C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 58
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_i2c1_inst_SDA] File: C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 58
Warning (332174): Ignored filter at soc_system_hps_0_hps_io_border.sdc(59): hps_io_hps_io_i2c1_inst_SCL could not be matched with a port File: C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 59
Warning (332049): Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(59): Argument <from> is an empty collection File: C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 59
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_i2c1_inst_SCL] -to * File: C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 59
Warning (332049): Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(60): Argument <to> is an empty collection File: C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 60
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_i2c1_inst_SCL] File: C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 60
Warning (332174): Ignored filter at soc_system_hps_0_hps_io_border.sdc(61): hps_io_hps_io_gpio_inst_GPIO09 could not be matched with a port File: C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 61
Warning (332049): Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(61): Argument <from> is an empty collection File: C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 61
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_gpio_inst_GPIO09] -to * File: C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 61
Warning (332049): Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(62): Argument <to> is an empty collection File: C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 62
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_gpio_inst_GPIO09] File: C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 62
Warning (332174): Ignored filter at soc_system_hps_0_hps_io_border.sdc(63): hps_io_hps_io_gpio_inst_GPIO35 could not be matched with a port File: C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 63
Warning (332049): Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(63): Argument <from> is an empty collection File: C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 63
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_gpio_inst_GPIO35] -to * File: C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 63
Warning (332049): Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(64): Argument <to> is an empty collection File: C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 64
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_gpio_inst_GPIO35] File: C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 64
Warning (332174): Ignored filter at soc_system_hps_0_hps_io_border.sdc(65): hps_io_hps_io_gpio_inst_GPIO40 could not be matched with a port File: C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 65
Warning (332049): Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(65): Argument <from> is an empty collection File: C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 65
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_gpio_inst_GPIO40] -to * File: C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 65
Warning (332049): Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(66): Argument <to> is an empty collection File: C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 66
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_gpio_inst_GPIO40] File: C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 66
Warning (332174): Ignored filter at soc_system_hps_0_hps_io_border.sdc(67): hps_io_hps_io_gpio_inst_GPIO53 could not be matched with a port File: C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 67
Warning (332049): Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(67): Argument <from> is an empty collection File: C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 67
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_gpio_inst_GPIO53] -to * File: C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 67
Warning (332049): Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(68): Argument <to> is an empty collection File: C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 68
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_gpio_inst_GPIO53] File: C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 68
Warning (332174): Ignored filter at soc_system_hps_0_hps_io_border.sdc(69): hps_io_hps_io_gpio_inst_GPIO54 could not be matched with a port File: C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 69
Warning (332049): Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(69): Argument <from> is an empty collection File: C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 69
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_gpio_inst_GPIO54] -to * File: C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 69
Warning (332049): Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(70): Argument <to> is an empty collection File: C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 70
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_gpio_inst_GPIO54] File: C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 70
Warning (332174): Ignored filter at soc_system_hps_0_hps_io_border.sdc(71): hps_io_hps_io_gpio_inst_GPIO61 could not be matched with a port File: C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 71
Warning (332049): Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(71): Argument <from> is an empty collection File: C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 71
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_gpio_inst_GPIO61] -to * File: C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 71
Warning (332049): Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(72): Argument <to> is an empty collection File: C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 72
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_gpio_inst_GPIO61] File: C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 72
Info (332104): Reading SDC File: 'soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc'
Info (332104): Reading SDC File: 'soc_system/synthesis/submodules/altera_avalon_st_jtag_interface.sdc'
Info (332104): Reading SDC File: 'printer.SDC'
Warning (332043): Overwriting existing clock: altera_reserved_tck
Info (332110): Deriving PLL clocks
    Info (332110): create_generated_clock -source {u0|pll_sys|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|refclkin} -multiply_by 6 -duty_cycle 50.00 -name {u0|pll_sys|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|vcoph[0]} {u0|pll_sys|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|vcoph[0]}
    Info (332110): create_generated_clock -source {u0|pll_sys|altera_pll_i|general[1].gpll~PLL_OUTPUT_COUNTER|vco0ph[0]} -divide_by 30 -duty_cycle 50.00 -name {u0|pll_sys|altera_pll_i|general[1].gpll~PLL_OUTPUT_COUNTER|divclk} {u0|pll_sys|altera_pll_i|general[1].gpll~PLL_OUTPUT_COUNTER|divclk}
    Info (332110): create_generated_clock -source {u0|pll_sys|altera_pll_i|general[3].gpll~PLL_OUTPUT_COUNTER|vco0ph[0]} -divide_by 300 -duty_cycle 50.00 -name {u0|pll_sys|altera_pll_i|general[3].gpll~PLL_OUTPUT_COUNTER|divclk} {u0|pll_sys|altera_pll_i|general[3].gpll~PLL_OUTPUT_COUNTER|divclk}
Info (332151): Clock uncertainty is not calculated until you update the timing netlist.
Info (332104): Reading SDC File: 'c:/users/reconnect/documents/github/3d_printer/fpga/fpga_v2_uart_edition_v2/fpga_v2_uart_edition_v2/db/ip/soc_system/submodules/altera_avalon_st_jtag_interface.sdc'
Info (332104): Reading SDC File: 'c:/users/reconnect/documents/github/3d_printer/fpga/fpga_v2_uart_edition_v2/fpga_v2_uart_edition_v2/db/ip/soc_system/submodules/altera_reset_controller.sdc'
Info (332104): Reading SDC File: 'c:/users/reconnect/documents/github/3d_printer/fpga/fpga_v2_uart_edition_v2/fpga_v2_uart_edition_v2/db/ip/soc_system/submodules/hps_sdram_p0.sdc'
Info (332151): Clock uncertainty is not calculated until you update the timing netlist.
Warning (332043): Overwriting existing clock: soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk
Warning (332043): Overwriting existing clock: soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk
Warning (332043): Overwriting existing clock: u0|hps_0|hps_io|border|hps_sdram_inst|hps_sdram_p0_sampling_clock
Warning (332043): Overwriting existing clock: HPS_DDR3_CK_P
Warning (332043): Overwriting existing clock: HPS_DDR3_CK_N
Warning (332043): Overwriting existing clock: HPS_DDR3_DQS_P[0]_IN
Warning (332043): Overwriting existing clock: HPS_DDR3_DQS_P[1]_IN
Warning (332043): Overwriting existing clock: HPS_DDR3_DQS_P[2]_IN
Warning (332043): Overwriting existing clock: HPS_DDR3_DQS_P[3]_IN
Warning (332043): Overwriting existing clock: HPS_DDR3_DQS_P[0]_OUT
Warning (332043): Overwriting existing clock: HPS_DDR3_DQS_P[1]_OUT
Warning (332043): Overwriting existing clock: HPS_DDR3_DQS_P[2]_OUT
Warning (332043): Overwriting existing clock: HPS_DDR3_DQS_P[3]_OUT
Warning (332043): Overwriting existing clock: HPS_DDR3_DQS_N[0]_OUT
Warning (332043): Overwriting existing clock: HPS_DDR3_DQS_N[1]_OUT
Warning (332043): Overwriting existing clock: HPS_DDR3_DQS_N[2]_OUT
Warning (332043): Overwriting existing clock: HPS_DDR3_DQS_N[3]_OUT
Warning (332174): Ignored filter at hps_sdram_p0.sdc(551): *:u0|*:hps_0|*:hps_io|*:border|*:hps_sdram_inst|*s0|* could not be matched with a clock or keeper or register or port or pin or cell or partition File: C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/db/ip/soc_system/submodules/hps_sdram_p0.sdc Line: 551
Warning (332049): Ignored set_false_path at hps_sdram_p0.sdc(551): Argument <from> is not an object ID File: C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/db/ip/soc_system/submodules/hps_sdram_p0.sdc Line: 551
    Info (332050): set_false_path -from ${prefix}|*s0|* -to [get_clocks $local_pll_write_clk] File: C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/db/ip/soc_system/submodules/hps_sdram_p0.sdc Line: 551
Warning (332174): Ignored filter at hps_sdram_p0.sdc(552): *:u0|*:hps_0|*:hps_io|*:border|*:hps_sdram_inst|*s0|*hphy_bridge_s0_translator|av_readdata_pre[*] could not be matched with a clock or keeper or register or port or pin or cell or partition File: C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/db/ip/soc_system/submodules/hps_sdram_p0.sdc Line: 552
Warning (332049): Ignored set_false_path at hps_sdram_p0.sdc(552): Argument <to> is not an object ID File: C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/db/ip/soc_system/submodules/hps_sdram_p0.sdc Line: 552
    Info (332050): set_false_path -from [get_clocks $local_pll_write_clk] -to ${prefix}|*s0|*hphy_bridge_s0_translator|av_readdata_pre[*] File: C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/db/ip/soc_system/submodules/hps_sdram_p0.sdc Line: 552
Info (332104): Reading SDC File: 'c:/users/reconnect/documents/github/3d_printer/fpga/fpga_v2_uart_edition_v2/fpga_v2_uart_edition_v2/db/ip/soc_system/submodules/soc_system_hps_0_fpga_interfaces.sdc'
Info (332104): Reading SDC File: 'c:/users/reconnect/documents/github/3d_printer/fpga/fpga_v2_uart_edition_v2/fpga_v2_uart_edition_v2/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc'
Warning (332049): Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(1): Argument <to> is an empty collection File: C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc Line: 1
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_emac1_inst_TX_CLK] File: C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc Line: 1
Warning (332049): Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(2): Argument <to> is an empty collection File: C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc Line: 2
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_emac1_inst_TXD0] File: C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc Line: 2
Warning (332049): Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(3): Argument <to> is an empty collection File: C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc Line: 3
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_emac1_inst_TXD1] File: C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc Line: 3
Warning (332049): Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(4): Argument <to> is an empty collection File: C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc Line: 4
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_emac1_inst_TXD2] File: C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc Line: 4
Warning (332049): Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(5): Argument <to> is an empty collection File: C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc Line: 5
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_emac1_inst_TXD3] File: C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc Line: 5
Warning (332049): Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(6): Argument <from> is an empty collection File: C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc Line: 6
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_emac1_inst_RXD0] -to * File: C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc Line: 6
Warning (332049): Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(7): Argument <from> is an empty collection File: C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc Line: 7
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_emac1_inst_MDIO] -to * File: C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc Line: 7
Warning (332049): Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(8): Argument <to> is an empty collection File: C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc Line: 8
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_emac1_inst_MDIO] File: C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc Line: 8
Warning (332049): Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(9): Argument <to> is an empty collection File: C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc Line: 9
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_emac1_inst_MDC] File: C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc Line: 9
Warning (332049): Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(10): Argument <from> is an empty collection File: C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc Line: 10
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_emac1_inst_RX_CTL] -to * File: C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc Line: 10
Warning (332049): Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(11): Argument <to> is an empty collection File: C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc Line: 11
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_emac1_inst_TX_CTL] File: C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc Line: 11
Warning (332049): Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(12): Argument <from> is an empty collection File: C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc Line: 12
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_emac1_inst_RX_CLK] -to * File: C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc Line: 12
Warning (332049): Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(13): Argument <from> is an empty collection File: C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc Line: 13
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_emac1_inst_RXD1] -to * File: C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc Line: 13
Warning (332049): Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(14): Argument <from> is an empty collection File: C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc Line: 14
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_emac1_inst_RXD2] -to * File: C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc Line: 14
Warning (332049): Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(15): Argument <from> is an empty collection File: C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc Line: 15
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_emac1_inst_RXD3] -to * File: C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc Line: 15
Warning (332049): Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(16): Argument <from> is an empty collection File: C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc Line: 16
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_sdio_inst_CMD] -to * File: C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc Line: 16
Warning (332049): Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(17): Argument <to> is an empty collection File: C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc Line: 17
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_sdio_inst_CMD] File: C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc Line: 17
Warning (332049): Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(18): Argument <from> is an empty collection File: C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc Line: 18
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_sdio_inst_D0] -to * File: C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc Line: 18
Warning (332049): Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(19): Argument <to> is an empty collection File: C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc Line: 19
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_sdio_inst_D0] File: C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc Line: 19
Warning (332049): Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(20): Argument <from> is an empty collection File: C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc Line: 20
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_sdio_inst_D1] -to * File: C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc Line: 20
Warning (332049): Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(21): Argument <to> is an empty collection File: C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc Line: 21
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_sdio_inst_D1] File: C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc Line: 21
Warning (332049): Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(22): Argument <to> is an empty collection File: C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc Line: 22
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_sdio_inst_CLK] File: C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc Line: 22
Warning (332049): Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(23): Argument <from> is an empty collection File: C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc Line: 23
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_sdio_inst_D2] -to * File: C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc Line: 23
Warning (332049): Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(24): Argument <to> is an empty collection File: C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc Line: 24
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_sdio_inst_D2] File: C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc Line: 24
Warning (332049): Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(25): Argument <from> is an empty collection File: C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc Line: 25
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_sdio_inst_D3] -to * File: C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc Line: 25
Warning (332049): Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(26): Argument <to> is an empty collection File: C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc Line: 26
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_sdio_inst_D3] File: C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc Line: 26
Warning (332049): Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(27): Argument <from> is an empty collection File: C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc Line: 27
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_usb1_inst_D0] -to * File: C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc Line: 27
Warning (332049): Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(28): Argument <to> is an empty collection File: C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc Line: 28
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_usb1_inst_D0] File: C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc Line: 28
Warning (332049): Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(29): Argument <from> is an empty collection File: C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc Line: 29
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_usb1_inst_D1] -to * File: C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc Line: 29
Warning (332049): Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(30): Argument <to> is an empty collection File: C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc Line: 30
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_usb1_inst_D1] File: C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc Line: 30
Warning (332049): Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(31): Argument <from> is an empty collection File: C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc Line: 31
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_usb1_inst_D2] -to * File: C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc Line: 31
Warning (332049): Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(32): Argument <to> is an empty collection File: C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc Line: 32
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_usb1_inst_D2] File: C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc Line: 32
Warning (332049): Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(33): Argument <from> is an empty collection File: C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc Line: 33
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_usb1_inst_D3] -to * File: C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc Line: 33
Warning (332049): Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(34): Argument <to> is an empty collection File: C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc Line: 34
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_usb1_inst_D3] File: C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc Line: 34
Warning (332049): Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(35): Argument <from> is an empty collection File: C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc Line: 35
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_usb1_inst_D4] -to * File: C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc Line: 35
Warning (332049): Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(36): Argument <to> is an empty collection File: C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc Line: 36
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_usb1_inst_D4] File: C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc Line: 36
Warning (332049): Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(37): Argument <from> is an empty collection File: C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc Line: 37
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_usb1_inst_D5] -to * File: C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc Line: 37
Warning (332049): Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(38): Argument <to> is an empty collection File: C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc Line: 38
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_usb1_inst_D5] File: C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc Line: 38
Warning (332049): Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(39): Argument <from> is an empty collection File: C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc Line: 39
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_usb1_inst_D6] -to * File: C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc Line: 39
Warning (332049): Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(40): Argument <to> is an empty collection File: C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc Line: 40
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_usb1_inst_D6] File: C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc Line: 40
Warning (332049): Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(41): Argument <from> is an empty collection File: C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc Line: 41
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_usb1_inst_D7] -to * File: C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc Line: 41
Warning (332049): Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(42): Argument <to> is an empty collection File: C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc Line: 42
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_usb1_inst_D7] File: C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc Line: 42
Warning (332049): Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(43): Argument <from> is an empty collection File: C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc Line: 43
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_usb1_inst_CLK] -to * File: C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc Line: 43
Warning (332049): Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(44): Argument <to> is an empty collection File: C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc Line: 44
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_usb1_inst_STP] File: C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc Line: 44
Warning (332049): Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(45): Argument <from> is an empty collection File: C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc Line: 45
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_usb1_inst_DIR] -to * File: C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc Line: 45
Warning (332049): Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(46): Argument <from> is an empty collection File: C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc Line: 46
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_usb1_inst_NXT] -to * File: C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc Line: 46
Warning (332049): Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(47): Argument <to> is an empty collection File: C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc Line: 47
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_spim1_inst_CLK] File: C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc Line: 47
Warning (332049): Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(48): Argument <to> is an empty collection File: C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc Line: 48
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_spim1_inst_MOSI] File: C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc Line: 48
Warning (332049): Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(49): Argument <from> is an empty collection File: C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc Line: 49
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_spim1_inst_MISO] -to * File: C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc Line: 49
Warning (332049): Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(50): Argument <to> is an empty collection File: C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc Line: 50
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_spim1_inst_SS0] File: C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc Line: 50
Warning (332049): Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(51): Argument <from> is an empty collection File: C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc Line: 51
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_uart0_inst_RX] -to * File: C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc Line: 51
Warning (332049): Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(52): Argument <to> is an empty collection File: C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc Line: 52
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_uart0_inst_TX] File: C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc Line: 52
Warning (332049): Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(53): Argument <from> is an empty collection File: C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc Line: 53
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_i2c0_inst_SDA] -to * File: C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc Line: 53
Warning (332049): Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(54): Argument <to> is an empty collection File: C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc Line: 54
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_i2c0_inst_SDA] File: C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc Line: 54
Warning (332049): Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(55): Argument <from> is an empty collection File: C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc Line: 55
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_i2c0_inst_SCL] -to * File: C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc Line: 55
Warning (332049): Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(56): Argument <to> is an empty collection File: C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc Line: 56
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_i2c0_inst_SCL] File: C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc Line: 56
Warning (332049): Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(57): Argument <from> is an empty collection File: C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc Line: 57
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_i2c1_inst_SDA] -to * File: C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc Line: 57
Warning (332049): Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(58): Argument <to> is an empty collection File: C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc Line: 58
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_i2c1_inst_SDA] File: C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc Line: 58
Warning (332049): Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(59): Argument <from> is an empty collection File: C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc Line: 59
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_i2c1_inst_SCL] -to * File: C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc Line: 59
Warning (332049): Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(60): Argument <to> is an empty collection File: C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc Line: 60
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_i2c1_inst_SCL] File: C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc Line: 60
Warning (332049): Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(61): Argument <from> is an empty collection File: C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc Line: 61
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_gpio_inst_GPIO09] -to * File: C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc Line: 61
Warning (332049): Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(62): Argument <to> is an empty collection File: C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc Line: 62
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_gpio_inst_GPIO09] File: C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc Line: 62
Warning (332049): Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(63): Argument <from> is an empty collection File: C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc Line: 63
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_gpio_inst_GPIO35] -to * File: C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc Line: 63
Warning (332049): Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(64): Argument <to> is an empty collection File: C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc Line: 64
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_gpio_inst_GPIO35] File: C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc Line: 64
Warning (332049): Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(65): Argument <from> is an empty collection File: C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc Line: 65
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_gpio_inst_GPIO40] -to * File: C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc Line: 65
Warning (332049): Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(66): Argument <to> is an empty collection File: C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc Line: 66
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_gpio_inst_GPIO40] File: C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc Line: 66
Warning (332049): Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(67): Argument <from> is an empty collection File: C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc Line: 67
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_gpio_inst_GPIO53] -to * File: C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc Line: 67
Warning (332049): Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(68): Argument <to> is an empty collection File: C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc Line: 68
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_gpio_inst_GPIO53] File: C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc Line: 68
Warning (332049): Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(69): Argument <from> is an empty collection File: C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc Line: 69
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_gpio_inst_GPIO54] -to * File: C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc Line: 69
Warning (332049): Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(70): Argument <to> is an empty collection File: C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc Line: 70
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_gpio_inst_GPIO54] File: C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc Line: 70
Warning (332049): Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(71): Argument <from> is an empty collection File: C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc Line: 71
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_gpio_inst_GPIO61] -to * File: C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc Line: 71
Warning (332049): Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(72): Argument <to> is an empty collection File: C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc Line: 72
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_gpio_inst_GPIO61] File: C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc Line: 72
Critical Warning (332012): Synopsys Design Constraints File file not found: 'd:/clion_projects/3d_printer/fpga/fpga_v2_uart_edition/db/ip/soc_system/submodules/altera_avalon_st_jtag_interface.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Critical Warning (332012): Synopsys Design Constraints File file not found: 'd:/clion_projects/3d_printer/fpga/fpga_v2_uart_edition/db/ip/soc_system/submodules/altera_reset_controller.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Critical Warning (332012): Synopsys Design Constraints File file not found: 'd:/clion_projects/3d_printer/fpga/fpga_v2_uart_edition/db/ip/soc_system/submodules/hps_sdram_p0.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Critical Warning (332012): Synopsys Design Constraints File file not found: 'd:/clion_projects/3d_printer/fpga/fpga_v2_uart_edition/db/ip/soc_system/submodules/soc_system_hps_0_fpga_interfaces.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Critical Warning (332012): Synopsys Design Constraints File file not found: 'd:/clion_projects/3d_printer/fpga/fpga_v2_uart_edition/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Warning (332060): Node: HPS_USB_CLKOUT was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|usb1_inst~FF_3474 is being clocked by HPS_USB_CLKOUT
Warning (332060): Node: HPS_I2C0_SCLK was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|i2c0_inst~FF_3393 is being clocked by HPS_I2C0_SCLK
Warning (332060): Node: HPS_I2C1_SCLK was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|i2c1_inst~FF_3393 is being clocked by HPS_I2C1_SCLK
Info (332097): The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network.
    Info (332098): From: u0|hps_0|fpga_interfaces|f2sdram|cmd_port_clk_0  to: soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_fpga_interfaces:fpga_interfaces|f2sdram~FF_762
    Info (332098): From: u0|hps_0|fpga_interfaces|f2sdram|rd_clk_0  to: soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_fpga_interfaces:fpga_interfaces|f2sdram~FF_7
    Info (332098): From: u0|hps_0|fpga_interfaces|f2sdram|rd_clk_1  to: soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_fpga_interfaces:fpga_interfaces|f2sdram~FF_6
    Info (332098): From: u0|hps_0|fpga_interfaces|f2sdram|rd_clk_2  to: soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_fpga_interfaces:fpga_interfaces|f2sdram~FF_5
    Info (332098): From: u0|hps_0|fpga_interfaces|f2sdram|rd_clk_3  to: soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_fpga_interfaces:fpga_interfaces|f2sdram~FF_4
    Info (332098): From: u0|hps_0|fpga_interfaces|f2sdram|wr_clk_0  to: soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_fpga_interfaces:fpga_interfaces|f2sdram~FF_3
    Info (332098): From: u0|hps_0|fpga_interfaces|f2sdram|wr_clk_1  to: soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_fpga_interfaces:fpga_interfaces|f2sdram~FF_2
    Info (332098): From: u0|hps_0|fpga_interfaces|f2sdram|wr_clk_2  to: soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_fpga_interfaces:fpga_interfaces|f2sdram~FF_1
    Info (332098): From: u0|hps_0|fpga_interfaces|f2sdram|wr_clk_3  to: soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_fpga_interfaces:fpga_interfaces|f2sdram~FF_0
    Info (332098): From: u0|hps_0|fpga_interfaces|fpga2hps|clk  to: soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_fpga_interfaces:fpga_interfaces|fpga2hps~FF_692
    Info (332098): From: u0|hps_0|fpga_interfaces|hps2fpga_light_weight|clk  to: soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_fpga_interfaces:fpga_interfaces|hps2fpga_light_weight~FF_3425
    Info (332098): Cell: u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_delay_chain  from: dqsin  to: dqsbusout
    Info (332098): Cell: u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_in_delay_1  from: datain  to: dataout
    Info (332098): Cell: u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_out_delay_1  from: datain  to: dataout
    Info (332098): Cell: u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|phase_align_os  from: muxsel  to: dataout
    Info (332098): Cell: u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_delay_chain  from: dqsin  to: dqsbusout
    Info (332098): Cell: u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_in_delay_1  from: datain  to: dataout
    Info (332098): Cell: u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_out_delay_1  from: datain  to: dataout
    Info (332098): Cell: u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|phase_align_os  from: muxsel  to: dataout
    Info (332098): Cell: u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_delay_chain  from: dqsin  to: dqsbusout
    Info (332098): Cell: u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_in_delay_1  from: datain  to: dataout
    Info (332098): Cell: u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_out_delay_1  from: datain  to: dataout
    Info (332098): Cell: u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|phase_align_os  from: muxsel  to: dataout
    Info (332098): Cell: u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_delay_chain  from: dqsin  to: dqsbusout
    Info (332098): Cell: u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_in_delay_1  from: datain  to: dataout
    Info (332098): Cell: u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_out_delay_1  from: datain  to: dataout
    Info (332098): Cell: u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|phase_align_os  from: muxsel  to: dataout
    Info (332098): Cell: u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|clock_gen[0].umem_ck_pad|auto_generated|ddio_outa[0]  from: muxsel  to: dataout
    Info (332098): Cell: u0|pll_sys|altera_pll_i|general[0].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk
    Info (332098): Cell: u0|pll_sys|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT  from: clkin[0]  to: clkout
    Info (332098): Cell: u0|pll_sys|altera_pll_i|general[1].gpll~PLL_OUTPUT_COUNTER  from: vco0ph[0]  to: divclk
    Info (332098): Cell: u0|pll_sys|altera_pll_i|general[3].gpll~PLL_OUTPUT_COUNTER  from: vco0ph[0]  to: divclk
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Info (332152): The following assignments are ignored by the derive_clock_uncertainty command
Info (332171): The following clock uncertainty values are less than the recommended values that would be applied by the derive_clock_uncertainty command
    Info (332172): Setup clock transfer from HPS_DDR3_DQS_P[0]_IN (Rise) to HPS_DDR3_DQS_P[0]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160
    Info (332172): Setup clock transfer from HPS_DDR3_DQS_P[0]_IN (Rise) to HPS_DDR3_DQS_P[0]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160
    Info (332172): Setup clock transfer from HPS_DDR3_DQS_P[1]_IN (Rise) to HPS_DDR3_DQS_P[1]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160
    Info (332172): Setup clock transfer from HPS_DDR3_DQS_P[1]_IN (Rise) to HPS_DDR3_DQS_P[1]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160
    Info (332172): Setup clock transfer from HPS_DDR3_DQS_P[2]_IN (Rise) to HPS_DDR3_DQS_P[2]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160
    Info (332172): Setup clock transfer from HPS_DDR3_DQS_P[2]_IN (Rise) to HPS_DDR3_DQS_P[2]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160
    Info (332172): Setup clock transfer from HPS_DDR3_DQS_P[3]_IN (Rise) to HPS_DDR3_DQS_P[3]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160
    Info (332172): Setup clock transfer from HPS_DDR3_DQS_P[3]_IN (Rise) to HPS_DDR3_DQS_P[3]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160
    Info (332172): Setup clock transfer from soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P[0]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Hold clock transfer from soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P[0]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Setup clock transfer from soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P[0]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Hold clock transfer from soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P[0]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Setup clock transfer from soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P[0]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Hold clock transfer from soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P[0]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Setup clock transfer from u0|hps_0|hps_io|border|hps_sdram_inst|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P[0]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380
    Info (332172): Hold clock transfer from u0|hps_0|hps_io|border|hps_sdram_inst|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P[0]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380
    Info (332172): Setup clock transfer from u0|hps_0|hps_io|border|hps_sdram_inst|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P[0]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380
    Info (332172): Hold clock transfer from u0|hps_0|hps_io|border|hps_sdram_inst|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P[0]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380
    Info (332172): Setup clock transfer from soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P[1]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Hold clock transfer from soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P[1]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Setup clock transfer from soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P[1]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Hold clock transfer from soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P[1]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Setup clock transfer from soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P[1]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Hold clock transfer from soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P[1]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Setup clock transfer from u0|hps_0|hps_io|border|hps_sdram_inst|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P[1]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380
    Info (332172): Hold clock transfer from u0|hps_0|hps_io|border|hps_sdram_inst|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P[1]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380
    Info (332172): Setup clock transfer from u0|hps_0|hps_io|border|hps_sdram_inst|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P[1]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380
    Info (332172): Hold clock transfer from u0|hps_0|hps_io|border|hps_sdram_inst|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P[1]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380
    Info (332172): Setup clock transfer from soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P[2]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Hold clock transfer from soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P[2]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Setup clock transfer from soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P[2]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Hold clock transfer from soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P[2]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Setup clock transfer from soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P[2]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Hold clock transfer from soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P[2]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Setup clock transfer from u0|hps_0|hps_io|border|hps_sdram_inst|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P[2]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380
    Info (332172): Hold clock transfer from u0|hps_0|hps_io|border|hps_sdram_inst|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P[2]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.260
    Info (332172): Setup clock transfer from u0|hps_0|hps_io|border|hps_sdram_inst|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P[2]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380
    Info (332172): Hold clock transfer from u0|hps_0|hps_io|border|hps_sdram_inst|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P[2]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.260
    Info (332172): Setup clock transfer from soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P[3]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Hold clock transfer from soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P[3]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Setup clock transfer from soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P[3]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Hold clock transfer from soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P[3]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Setup clock transfer from soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P[3]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Hold clock transfer from soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P[3]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Setup clock transfer from u0|hps_0|hps_io|border|hps_sdram_inst|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P[3]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380
    Info (332172): Hold clock transfer from u0|hps_0|hps_io|border|hps_sdram_inst|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P[3]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380
    Info (332172): Setup clock transfer from u0|hps_0|hps_io|border|hps_sdram_inst|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P[3]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380
    Info (332172): Hold clock transfer from u0|hps_0|hps_io|border|hps_sdram_inst|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P[3]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380
    Info (332172): Setup clock transfer from soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N[0]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210
    Info (332172): Hold clock transfer from soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N[0]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210
    Info (332172): Setup clock transfer from soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N[0]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210
    Info (332172): Hold clock transfer from soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N[0]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210
    Info (332172): Setup clock transfer from soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N[1]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210
    Info (332172): Hold clock transfer from soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N[1]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210
    Info (332172): Setup clock transfer from soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N[1]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210
    Info (332172): Hold clock transfer from soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N[1]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210
    Info (332172): Setup clock transfer from soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N[2]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210
    Info (332172): Hold clock transfer from soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N[2]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210
    Info (332172): Setup clock transfer from soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N[2]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210
    Info (332172): Hold clock transfer from soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N[2]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210
    Info (332172): Setup clock transfer from soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N[3]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210
    Info (332172): Hold clock transfer from soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N[3]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210
    Info (332172): Setup clock transfer from soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N[3]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210
    Info (332172): Hold clock transfer from soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N[3]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210
Info (332129): Detected timing requirements -- optimizing circuit to achieve only the specified requirements
Info (332111): Found 24 clocks
    Info (332111):   Period   Clock Name
    Info (332111): ======== ============
    Info (332111):   40.000 altera_reserved_tck
    Info (332111):   20.000 FPGA_CLK1_50
    Info (332111):   20.000 FPGA_CLK2_50
    Info (332111):   20.000 FPGA_CLK3_50
    Info (332111):    2.500 HPS_DDR3_CK_N
    Info (332111):    2.500 HPS_DDR3_CK_P
    Info (332111):    2.500 HPS_DDR3_DQS_N[0]_OUT
    Info (332111):    2.500 HPS_DDR3_DQS_N[1]_OUT
    Info (332111):    2.500 HPS_DDR3_DQS_N[2]_OUT
    Info (332111):    2.500 HPS_DDR3_DQS_N[3]_OUT
    Info (332111):    2.500 HPS_DDR3_DQS_P[0]_IN
    Info (332111):    2.500 HPS_DDR3_DQS_P[0]_OUT
    Info (332111):    2.500 HPS_DDR3_DQS_P[1]_IN
    Info (332111):    2.500 HPS_DDR3_DQS_P[1]_OUT
    Info (332111):    2.500 HPS_DDR3_DQS_P[2]_IN
    Info (332111):    2.500 HPS_DDR3_DQS_P[2]_OUT
    Info (332111):    2.500 HPS_DDR3_DQS_P[3]_IN
    Info (332111):    2.500 HPS_DDR3_DQS_P[3]_OUT
    Info (332111):    2.500 soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk
    Info (332111):    2.500 soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk
    Info (332111):    2.500 u0|hps_0|hps_io|border|hps_sdram_inst|hps_sdram_p0_sampling_clock
    Info (332111):    3.333 u0|pll_sys|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|vcoph[0]
    Info (332111):  100.000 u0|pll_sys|altera_pll_i|general[1].gpll~PLL_OUTPUT_COUNTER|divclk
    Info (332111): 1000.000 u0|pll_sys|altera_pll_i|general[3].gpll~PLL_OUTPUT_COUNTER|divclk
Info (176233): Starting register packing
Info (176235): Finished register packing
    Extra Info (176218): Packed 64 registers into blocks of type Block RAM
    Extra Info (176218): Packed 528 registers into blocks of type DSP block
    Extra Info (176220): Created 528 register duplicates
Info (11798): Fitter preparation operations ending: elapsed time is 00:01:02
Info (170189): Fitter placement preparation operations beginning
Info (14951): The Fitter is using Advanced Physical Optimization.
Info (170190): Fitter placement preparation operations ending: elapsed time is 00:05:07
Info (170191): Fitter placement operations beginning
Info (170137): Fitter placement was successful
Info (170192): Fitter placement operations ending: elapsed time is 00:00:39
Info (170193): Fitter routing operations beginning
Info (170089): 6e+03 ns of routing delay (approximately 2.8% of available device routing delay) has been added to meet hold timing. For more information, refer to the Estimated Delay Added for Hold Timing section in the Fitter report.
Info (170195): Router estimated average interconnect usage is 6% of the available device resources
    Info (170196): Router estimated peak interconnect usage is 38% of the available device resources in the region that extends from location X22_Y23 to location X32_Y34
Info (170199): The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time.
    Info (170201): Optimizations that may affect the design's routability were skipped
Info (170194): Fitter routing operations ending: elapsed time is 00:02:09
Info (11888): Total time spent on timing analysis during the Fitter is 65.51 seconds.
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (11801): Fitter post-fit operations ending: elapsed time is 00:01:50
Warning (171167): Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information.
Warning (169064): Following 96 pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results
    Info (169065): Pin gpio0GPIO[2] has a permanently enabled output enable File: C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/printer.v Line: 97
    Info (169065): Pin gpio0GPIO[3] has a permanently enabled output enable File: C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/printer.v Line: 97
    Info (169065): Pin gpio0GPIO[4] has a permanently enabled output enable File: C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/printer.v Line: 97
    Info (169065): Pin gpio0GPIO[5] has a permanently enabled output enable File: C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/printer.v Line: 97
    Info (169065): Pin gpio0GPIO[6] has a permanently enabled output enable File: C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/printer.v Line: 97
    Info (169065): Pin gpio0GPIO[7] has a permanently enabled output enable File: C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/printer.v Line: 97
    Info (169065): Pin gpio1GPIO[30] has a permanently enabled output enable File: C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/printer.v Line: 101
    Info (169065): Pin gpio1GPIO[32] has a permanently enabled output enable File: C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/printer.v Line: 101
    Info (169065): Pin gpio1GPIO[35] has a permanently enabled output enable File: C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/printer.v Line: 101
    Info (169065): Pin gpio1GPIO[31] has a permanently enabled output enable File: C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/printer.v Line: 101
    Info (169065): Pin gpio1GPIO[33] has a permanently enabled output enable File: C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/printer.v Line: 101
    Info (169065): Pin gpio0GPIO[0] has a permanently enabled output enable File: C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/printer.v Line: 97
    Info (169065): Pin gpio0GPIO[1] has a permanently enabled output enable File: C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/printer.v Line: 97
    Info (169065): Pin gpio0GPIO[8] has a permanently enabled output enable File: C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/printer.v Line: 97
    Info (169065): Pin gpio0GPIO[9] has a permanently enabled output enable File: C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/printer.v Line: 97
    Info (169065): Pin gpio1GPIO[0] has a permanently disabled output enable File: C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/printer.v Line: 101
    Info (169065): Pin gpio1GPIO[1] has a permanently disabled output enable File: C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/printer.v Line: 101
    Info (169065): Pin gpio1GPIO[2] has a permanently disabled output enable File: C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/printer.v Line: 101
    Info (169065): Pin gpio1GPIO[3] has a permanently disabled output enable File: C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/printer.v Line: 101
    Info (169065): Pin gpio1GPIO[4] has a permanently disabled output enable File: C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/printer.v Line: 101
    Info (169065): Pin gpio1GPIO[5] has a permanently disabled output enable File: C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/printer.v Line: 101
    Info (169065): Pin gpio0GPIO[10] has a permanently enabled output enable File: C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/printer.v Line: 97
    Info (169065): Pin gpio1GPIO[10] has a permanently disabled output enable File: C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/printer.v Line: 101
    Info (169065): Pin ARDUINO_IO[10] has a permanently disabled output enable File: C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/printer.v Line: 15
    Info (169065): Pin ARDUINO_IO[11] has a permanently disabled output enable File: C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/printer.v Line: 15
    Info (169065): Pin ARDUINO_IO[12] has a permanently disabled output enable File: C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/printer.v Line: 15
    Info (169065): Pin ARDUINO_IO[13] has a permanently disabled output enable File: C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/printer.v Line: 15
    Info (169065): Pin ARDUINO_IO[14] has a permanently disabled output enable File: C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/printer.v Line: 15
    Info (169065): Pin ARDUINO_IO[15] has a permanently disabled output enable File: C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/printer.v Line: 15
    Info (169065): Pin ARDUINO_RESET_N has a permanently disabled output enable File: C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/printer.v Line: 16
    Info (169065): Pin HDMI_I2C_SCL has a permanently disabled output enable File: C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/printer.v Line: 24
    Info (169065): Pin HDMI_I2C_SDA has a permanently disabled output enable File: C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/printer.v Line: 25
    Info (169065): Pin HDMI_I2S has a permanently disabled output enable File: C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/printer.v Line: 26
    Info (169065): Pin HDMI_LRCLK has a permanently disabled output enable File: C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/printer.v Line: 27
    Info (169065): Pin HDMI_MCLK has a permanently disabled output enable File: C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/printer.v Line: 28
    Info (169065): Pin HDMI_SCLK has a permanently disabled output enable File: C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/printer.v Line: 29
    Info (169065): Pin gpio0GPIO[11] has a permanently disabled output enable File: C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/printer.v Line: 97
    Info (169065): Pin gpio0GPIO[12] has a permanently disabled output enable File: C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/printer.v Line: 97
    Info (169065): Pin gpio0GPIO[13] has a permanently disabled output enable File: C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/printer.v Line: 97
    Info (169065): Pin gpio0GPIO[14] has a permanently disabled output enable File: C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/printer.v Line: 97
    Info (169065): Pin gpio0GPIO[15] has a permanently disabled output enable File: C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/printer.v Line: 97
    Info (169065): Pin gpio0GPIO[16] has a permanently disabled output enable File: C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/printer.v Line: 97
    Info (169065): Pin gpio0GPIO[17] has a permanently disabled output enable File: C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/printer.v Line: 97
    Info (169065): Pin gpio0GPIO[18] has a permanently disabled output enable File: C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/printer.v Line: 97
    Info (169065): Pin gpio0GPIO[19] has a permanently disabled output enable File: C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/printer.v Line: 97
    Info (169065): Pin gpio0GPIO[20] has a permanently disabled output enable File: C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/printer.v Line: 97
    Info (169065): Pin gpio0GPIO[21] has a permanently disabled output enable File: C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/printer.v Line: 97
    Info (169065): Pin gpio0GPIO[22] has a permanently disabled output enable File: C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/printer.v Line: 97
    Info (169065): Pin gpio0GPIO[23] has a permanently disabled output enable File: C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/printer.v Line: 97
    Info (169065): Pin gpio0GPIO[24] has a permanently disabled output enable File: C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/printer.v Line: 97
    Info (169065): Pin gpio0GPIO[25] has a permanently disabled output enable File: C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/printer.v Line: 97
    Info (169065): Pin gpio0GPIO[26] has a permanently disabled output enable File: C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/printer.v Line: 97
    Info (169065): Pin gpio0GPIO[27] has a permanently disabled output enable File: C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/printer.v Line: 97
    Info (169065): Pin gpio0GPIO[28] has a permanently disabled output enable File: C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/printer.v Line: 97
    Info (169065): Pin gpio0GPIO[29] has a permanently disabled output enable File: C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/printer.v Line: 97
    Info (169065): Pin gpio0GPIO[30] has a permanently disabled output enable File: C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/printer.v Line: 97
    Info (169065): Pin gpio0GPIO[31] has a permanently disabled output enable File: C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/printer.v Line: 97
    Info (169065): Pin gpio0GPIO[32] has a permanently disabled output enable File: C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/printer.v Line: 97
    Info (169065): Pin gpio0GPIO[33] has a permanently disabled output enable File: C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/printer.v Line: 97
    Info (169065): Pin gpio0GPIO[34] has a permanently disabled output enable File: C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/printer.v Line: 97
    Info (169065): Pin gpio0GPIO[35] has a permanently disabled output enable File: C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/printer.v Line: 97
    Info (169065): Pin gpio1GPIO[6] has a permanently disabled output enable File: C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/printer.v Line: 101
    Info (169065): Pin gpio1GPIO[7] has a permanently disabled output enable File: C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/printer.v Line: 101
    Info (169065): Pin gpio1GPIO[8] has a permanently disabled output enable File: C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/printer.v Line: 101
    Info (169065): Pin gpio1GPIO[9] has a permanently disabled output enable File: C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/printer.v Line: 101
    Info (169065): Pin gpio1GPIO[11] has a permanently disabled output enable File: C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/printer.v Line: 101
    Info (169065): Pin gpio1GPIO[12] has a permanently disabled output enable File: C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/printer.v Line: 101
    Info (169065): Pin gpio1GPIO[13] has a permanently disabled output enable File: C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/printer.v Line: 101
    Info (169065): Pin gpio1GPIO[14] has a permanently disabled output enable File: C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/printer.v Line: 101
    Info (169065): Pin gpio1GPIO[15] has a permanently disabled output enable File: C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/printer.v Line: 101
    Info (169065): Pin gpio1GPIO[16] has a permanently disabled output enable File: C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/printer.v Line: 101
    Info (169065): Pin gpio1GPIO[17] has a permanently disabled output enable File: C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/printer.v Line: 101
    Info (169065): Pin gpio1GPIO[18] has a permanently disabled output enable File: C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/printer.v Line: 101
    Info (169065): Pin gpio1GPIO[19] has a permanently disabled output enable File: C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/printer.v Line: 101
    Info (169065): Pin gpio1GPIO[20] has a permanently disabled output enable File: C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/printer.v Line: 101
    Info (169065): Pin gpio1GPIO[21] has a permanently disabled output enable File: C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/printer.v Line: 101
    Info (169065): Pin gpio1GPIO[22] has a permanently disabled output enable File: C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/printer.v Line: 101
    Info (169065): Pin gpio1GPIO[23] has a permanently disabled output enable File: C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/printer.v Line: 101
    Info (169065): Pin gpio1GPIO[24] has a permanently disabled output enable File: C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/printer.v Line: 101
    Info (169065): Pin gpio1GPIO[25] has a permanently disabled output enable File: C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/printer.v Line: 101
    Info (169065): Pin gpio1GPIO[26] has a permanently disabled output enable File: C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/printer.v Line: 101
    Info (169065): Pin gpio1GPIO[27] has a permanently disabled output enable File: C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/printer.v Line: 101
    Info (169065): Pin gpio1GPIO[28] has a permanently disabled output enable File: C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/printer.v Line: 101
    Info (169065): Pin gpio1GPIO[29] has a permanently disabled output enable File: C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/printer.v Line: 101
    Info (169065): Pin HPS_SPIM_SS has a permanently enabled output enable File: C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/printer.v Line: 78
    Info (169065): Pin ARDUINO_IO[0] has a permanently disabled output enable File: C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/printer.v Line: 15
    Info (169065): Pin ARDUINO_IO[1] has a permanently disabled output enable File: C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/printer.v Line: 15
    Info (169065): Pin ARDUINO_IO[2] has a permanently disabled output enable File: C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/printer.v Line: 15
    Info (169065): Pin ARDUINO_IO[3] has a permanently disabled output enable File: C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/printer.v Line: 15
    Info (169065): Pin ARDUINO_IO[4] has a permanently disabled output enable File: C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/printer.v Line: 15
    Info (169065): Pin ARDUINO_IO[5] has a permanently disabled output enable File: C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/printer.v Line: 15
    Info (169065): Pin ARDUINO_IO[6] has a permanently disabled output enable File: C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/printer.v Line: 15
    Info (169065): Pin ARDUINO_IO[7] has a permanently disabled output enable File: C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/printer.v Line: 15
    Info (169065): Pin ARDUINO_IO[8] has a permanently disabled output enable File: C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/printer.v Line: 15
    Info (169065): Pin ARDUINO_IO[9] has a permanently disabled output enable File: C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/printer.v Line: 15
    Info (169065): Pin gpio1GPIO[34] has a permanently enabled output enable File: C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/printer.v Line: 101
Info (169186): Following groups of pins have the same dynamic on-chip termination control
    Info (169185): Following pins have the same dynamic on-chip termination control: soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin HPS_DDR3_DQ[8] uses the SSTL-15 Class I I/O standard File: C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/printer.v Line: 47
    Info (169185): Following pins have the same dynamic on-chip termination control: soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin HPS_DDR3_DQ[0] uses the SSTL-15 Class I I/O standard File: C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/printer.v Line: 47
    Info (169185): Following pins have the same dynamic on-chip termination control: soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin HPS_DDR3_DQ[1] uses the SSTL-15 Class I I/O standard File: C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/printer.v Line: 47
    Info (169185): Following pins have the same dynamic on-chip termination control: soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin HPS_DDR3_DQ[2] uses the SSTL-15 Class I I/O standard File: C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/printer.v Line: 47
    Info (169185): Following pins have the same dynamic on-chip termination control: soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin HPS_DDR3_DQ[3] uses the SSTL-15 Class I I/O standard File: C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/printer.v Line: 47
    Info (169185): Following pins have the same dynamic on-chip termination control: soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin HPS_DDR3_DQ[4] uses the SSTL-15 Class I I/O standard File: C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/printer.v Line: 47
    Info (169185): Following pins have the same dynamic on-chip termination control: soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin HPS_DDR3_DQ[5] uses the SSTL-15 Class I I/O standard File: C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/printer.v Line: 47
    Info (169185): Following pins have the same dynamic on-chip termination control: soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin HPS_DDR3_DQ[6] uses the SSTL-15 Class I I/O standard File: C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/printer.v Line: 47
    Info (169185): Following pins have the same dynamic on-chip termination control: soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin HPS_DDR3_DQ[7] uses the SSTL-15 Class I I/O standard File: C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/printer.v Line: 47
    Info (169185): Following pins have the same dynamic on-chip termination control: soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin HPS_DDR3_DQ[9] uses the SSTL-15 Class I I/O standard File: C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/printer.v Line: 47
    Info (169185): Following pins have the same dynamic on-chip termination control: soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin HPS_DDR3_DQ[10] uses the SSTL-15 Class I I/O standard File: C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/printer.v Line: 47
    Info (169185): Following pins have the same dynamic on-chip termination control: soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin HPS_DDR3_DQ[11] uses the SSTL-15 Class I I/O standard File: C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/printer.v Line: 47
    Info (169185): Following pins have the same dynamic on-chip termination control: soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin HPS_DDR3_DQ[12] uses the SSTL-15 Class I I/O standard File: C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/printer.v Line: 47
    Info (169185): Following pins have the same dynamic on-chip termination control: soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin HPS_DDR3_DQ[13] uses the SSTL-15 Class I I/O standard File: C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/printer.v Line: 47
    Info (169185): Following pins have the same dynamic on-chip termination control: soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin HPS_DDR3_DQ[14] uses the SSTL-15 Class I I/O standard File: C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/printer.v Line: 47
    Info (169185): Following pins have the same dynamic on-chip termination control: soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin HPS_DDR3_DQ[15] uses the SSTL-15 Class I I/O standard File: C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/printer.v Line: 47
    Info (169185): Following pins have the same dynamic on-chip termination control: soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin HPS_DDR3_DQ[16] uses the SSTL-15 Class I I/O standard File: C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/printer.v Line: 47
    Info (169185): Following pins have the same dynamic on-chip termination control: soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin HPS_DDR3_DQ[17] uses the SSTL-15 Class I I/O standard File: C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/printer.v Line: 47
    Info (169185): Following pins have the same dynamic on-chip termination control: soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin HPS_DDR3_DQ[18] uses the SSTL-15 Class I I/O standard File: C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/printer.v Line: 47
    Info (169185): Following pins have the same dynamic on-chip termination control: soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin HPS_DDR3_DQ[19] uses the SSTL-15 Class I I/O standard File: C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/printer.v Line: 47
    Info (169185): Following pins have the same dynamic on-chip termination control: soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin HPS_DDR3_DQ[20] uses the SSTL-15 Class I I/O standard File: C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/printer.v Line: 47
    Info (169185): Following pins have the same dynamic on-chip termination control: soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin HPS_DDR3_DQ[21] uses the SSTL-15 Class I I/O standard File: C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/printer.v Line: 47
    Info (169185): Following pins have the same dynamic on-chip termination control: soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin HPS_DDR3_DQ[22] uses the SSTL-15 Class I I/O standard File: C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/printer.v Line: 47
    Info (169185): Following pins have the same dynamic on-chip termination control: soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin HPS_DDR3_DQ[23] uses the SSTL-15 Class I I/O standard File: C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/printer.v Line: 47
    Info (169185): Following pins have the same dynamic on-chip termination control: soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin HPS_DDR3_DQ[24] uses the SSTL-15 Class I I/O standard File: C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/printer.v Line: 47
    Info (169185): Following pins have the same dynamic on-chip termination control: soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin HPS_DDR3_DQ[25] uses the SSTL-15 Class I I/O standard File: C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/printer.v Line: 47
    Info (169185): Following pins have the same dynamic on-chip termination control: soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin HPS_DDR3_DQ[26] uses the SSTL-15 Class I I/O standard File: C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/printer.v Line: 47
    Info (169185): Following pins have the same dynamic on-chip termination control: soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin HPS_DDR3_DQ[27] uses the SSTL-15 Class I I/O standard File: C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/printer.v Line: 47
    Info (169185): Following pins have the same dynamic on-chip termination control: soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin HPS_DDR3_DQ[28] uses the SSTL-15 Class I I/O standard File: C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/printer.v Line: 47
    Info (169185): Following pins have the same dynamic on-chip termination control: soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin HPS_DDR3_DQ[29] uses the SSTL-15 Class I I/O standard File: C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/printer.v Line: 47
    Info (169185): Following pins have the same dynamic on-chip termination control: soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin HPS_DDR3_DQ[30] uses the SSTL-15 Class I I/O standard File: C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/printer.v Line: 47
    Info (169185): Following pins have the same dynamic on-chip termination control: soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin HPS_DDR3_DQ[31] uses the SSTL-15 Class I I/O standard File: C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/printer.v Line: 47
    Info (169185): Following pins have the same dynamic on-chip termination control: soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_dtc_bar
        Info (169066): Type bi-directional pin HPS_DDR3_DQS_N[0] uses the Differential 1.5-V SSTL Class I I/O standard File: C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/printer.v Line: 48
    Info (169185): Following pins have the same dynamic on-chip termination control: soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_dtc_bar
        Info (169066): Type bi-directional pin HPS_DDR3_DQS_N[1] uses the Differential 1.5-V SSTL Class I I/O standard File: C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/printer.v Line: 48
    Info (169185): Following pins have the same dynamic on-chip termination control: soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_dtc_bar
        Info (169066): Type bi-directional pin HPS_DDR3_DQS_N[2] uses the Differential 1.5-V SSTL Class I I/O standard File: C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/printer.v Line: 48
    Info (169185): Following pins have the same dynamic on-chip termination control: soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_dtc_bar
        Info (169066): Type bi-directional pin HPS_DDR3_DQS_N[3] uses the Differential 1.5-V SSTL Class I I/O standard File: C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/printer.v Line: 48
    Info (169185): Following pins have the same dynamic on-chip termination control: soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_dtc
        Info (169066): Type bi-directional pin HPS_DDR3_DQS_P[0] uses the Differential 1.5-V SSTL Class I I/O standard File: C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/printer.v Line: 49
    Info (169185): Following pins have the same dynamic on-chip termination control: soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_dtc
        Info (169066): Type bi-directional pin HPS_DDR3_DQS_P[1] uses the Differential 1.5-V SSTL Class I I/O standard File: C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/printer.v Line: 49
    Info (169185): Following pins have the same dynamic on-chip termination control: soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_dtc
        Info (169066): Type bi-directional pin HPS_DDR3_DQS_P[2] uses the Differential 1.5-V SSTL Class I I/O standard File: C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/printer.v Line: 49
    Info (169185): Following pins have the same dynamic on-chip termination control: soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_dtc
        Info (169066): Type bi-directional pin HPS_DDR3_DQS_P[3] uses the Differential 1.5-V SSTL Class I I/O standard File: C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/printer.v Line: 49
Info (144001): Generated suppressed messages file C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/printer.fit.smsg
Info: Quartus Prime Fitter was successful. 0 errors, 234 warnings
    Info: Peak virtual memory: 7250 megabytes
    Info: Processing ended: Tue May 14 14:16:01 2019
    Info: Elapsed time: 00:18:55
    Info: Total CPU time (on all processors): 00:32:21


+----------------------------+
; Fitter Suppressed Messages ;
+----------------------------+
The suppressed messages can be found in C:/Users/reconnect/Documents/GitHub/3d_printer/FPGA/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/printer.fit.smsg.


