// Seed: 3247324885
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18,
    id_19,
    id_20,
    id_21,
    id_22
);
  inout wire id_22;
  input wire id_21;
  output wire id_20;
  output wire id_19;
  output wire id_18;
  input wire id_17;
  input wire id_16;
  input wire id_15;
  inout wire id_14;
  inout wire id_13;
  output wire id_12;
  inout wire id_11;
  output wire id_10;
  output wire id_9;
  input wire id_8;
  output wire id_7;
  inout wire id_6;
  inout wire id_5;
  inout wire id_4;
  inout wire id_3;
  input wire id_2;
  inout wire id_1;
  wor  id_23  ,  id_24  ,  id_25  ,  id_26  ,  id_27  ,  id_28  ,  id_29  ,  id_30  ,  id_31  ,  id_32  ,  id_33  ,  id_34  ,  id_35  ,  id_36  ,  id_37  =  id_6  -  (  1  )  ;
  always @(1) begin
    id_28 = 1;
  end
endmodule
module module_1 (
    input tri id_0,
    input supply1 id_1,
    output wor id_2,
    input tri1 id_3,
    input tri id_4,
    input wand id_5,
    input supply1 id_6,
    input supply0 id_7,
    input supply1 id_8,
    output wand id_9,
    output supply1 id_10,
    output supply0 id_11,
    input wor id_12,
    input wire id_13,
    input wand id_14,
    input tri id_15,
    output uwire id_16
);
  uwire id_18;
  module_0(
      id_18,
      id_18,
      id_18,
      id_18,
      id_18,
      id_18,
      id_18,
      id_18,
      id_18,
      id_18,
      id_18,
      id_18,
      id_18,
      id_18,
      id_18,
      id_18,
      id_18,
      id_18,
      id_18,
      id_18,
      id_18,
      id_18
  );
  always @(posedge ~1 - id_18 or negedge 1) begin
    id_2 = id_14;
  end
  assign id_11 = 1'b0;
  wire id_19;
endmodule
