Metric,Value
design__lint_error__count,0
design__lint_timing_construct__count,0
design__lint_warning__count,0
design__inferred_latch__count,0
design__instance__count,498
design__instance__area,3301.92
design__instance_unmapped__count,0
synthesis__check_error__count,0
design__max_slew_violation__count__corner:nom_tt_025C_1v80,0
design__max_fanout_violation__count__corner:nom_tt_025C_1v80,1
design__max_cap_violation__count__corner:nom_tt_025C_1v80,0
power__internal__total,0.00019639382662717253
power__switching__total,0.00008125821477733552
power__leakage__total,4.377981532854847E-9
power__total,0.0002776564215309918
clock__skew__worst_hold__corner:nom_tt_025C_1v80,-0.25253516659285535
clock__skew__worst_setup__corner:nom_tt_025C_1v80,0.25253516659285535
timing__hold__ws__corner:nom_tt_025C_1v80,0.35641801630007286
timing__setup__ws__corner:nom_tt_025C_1v80,14.521406710343582
timing__hold__tns__corner:nom_tt_025C_1v80,0.0
timing__setup__tns__corner:nom_tt_025C_1v80,0.0
timing__hold__wns__corner:nom_tt_025C_1v80,0
timing__setup__wns__corner:nom_tt_025C_1v80,0.0
timing__hold_vio__count__corner:nom_tt_025C_1v80,0
timing__hold_r2r__ws__corner:nom_tt_025C_1v80,0.356418
timing__hold_r2r_vio__count__corner:nom_tt_025C_1v80,0
timing__setup_vio__count__corner:nom_tt_025C_1v80,0
timing__setup_r2r__ws__corner:nom_tt_025C_1v80,17.043915
timing__setup_r2r_vio__count__corner:nom_tt_025C_1v80,0
design__max_slew_violation__count__corner:nom_ss_100C_1v60,0
design__max_fanout_violation__count__corner:nom_ss_100C_1v60,1
design__max_cap_violation__count__corner:nom_ss_100C_1v60,0
clock__skew__worst_hold__corner:nom_ss_100C_1v60,-0.25430067105212173
clock__skew__worst_setup__corner:nom_ss_100C_1v60,0.25430067105212173
timing__hold__ws__corner:nom_ss_100C_1v60,0.8710958867457019
timing__setup__ws__corner:nom_ss_100C_1v60,13.495887456244722
timing__hold__tns__corner:nom_ss_100C_1v60,0.0
timing__setup__tns__corner:nom_ss_100C_1v60,0.0
timing__hold__wns__corner:nom_ss_100C_1v60,0
timing__setup__wns__corner:nom_ss_100C_1v60,0.0
timing__hold_vio__count__corner:nom_ss_100C_1v60,0
timing__hold_r2r__ws__corner:nom_ss_100C_1v60,0.871096
timing__hold_r2r_vio__count__corner:nom_ss_100C_1v60,0
timing__setup_vio__count__corner:nom_ss_100C_1v60,0
timing__setup_r2r__ws__corner:nom_ss_100C_1v60,14.159727
timing__setup_r2r_vio__count__corner:nom_ss_100C_1v60,0
design__max_slew_violation__count__corner:nom_ff_n40C_1v95,0
design__max_fanout_violation__count__corner:nom_ff_n40C_1v95,1
design__max_cap_violation__count__corner:nom_ff_n40C_1v95,0
clock__skew__worst_hold__corner:nom_ff_n40C_1v95,-0.25206354383865615
clock__skew__worst_setup__corner:nom_ff_n40C_1v95,0.25206354383865615
timing__hold__ws__corner:nom_ff_n40C_1v95,0.1306167988516741
timing__setup__ws__corner:nom_ff_n40C_1v95,14.925268554630579
timing__hold__tns__corner:nom_ff_n40C_1v95,0.0
timing__setup__tns__corner:nom_ff_n40C_1v95,0.0
timing__hold__wns__corner:nom_ff_n40C_1v95,0
timing__setup__wns__corner:nom_ff_n40C_1v95,0.0
timing__hold_vio__count__corner:nom_ff_n40C_1v95,0
timing__hold_r2r__ws__corner:nom_ff_n40C_1v95,0.130617
timing__hold_r2r_vio__count__corner:nom_ff_n40C_1v95,0
timing__setup_vio__count__corner:nom_ff_n40C_1v95,0
timing__setup_r2r__ws__corner:nom_ff_n40C_1v95,18.108870
timing__setup_r2r_vio__count__corner:nom_ff_n40C_1v95,0
design__max_slew_violation__count,0
design__max_fanout_violation__count,1
design__max_cap_violation__count,0
clock__skew__worst_hold,-0.25192090793153343
clock__skew__worst_setup,0.25192090793153343
timing__hold__ws,0.12674545105531698
timing__setup__ws,13.47345739779925
timing__hold__tns,0.0
timing__setup__tns,0.0
timing__hold__wns,0
timing__setup__wns,0.0
timing__hold_vio__count,0
timing__hold_r2r__ws,0.126745
timing__hold_r2r_vio__count,0
timing__setup_vio__count,0
timing__setup_r2r__ws,14.107202
timing__setup_r2r_vio__count,0
design__die__bbox,0.0 0.0 161.0 111.52
design__core__bbox,2.76 2.72 158.24 108.8
design__io,45
design__die__area,17954.7
design__core__area,16493.3
design__instance__count__stdcell,498
design__instance__area__stdcell,3301.92
design__instance__count__macros,0
design__instance__area__macros,0
design__instance__utilization,0.200197
design__instance__utilization__stdcell,0.200197
design__instance__count__class:buffer,1
design__instance__count__class:inverter,9
design__instance__count__class:sequential_cell,58
design__instance__count__class:multi_input_combinational_cell,152
flow__warnings__count,1
flow__errors__count,0
design__instance__count__class:fill_cell,1292
design__instance__count__class:tap_cell,225
design__power_grid_violation__count__net:VPWR,0
design__power_grid_violation__count__net:VGND,0
design__power_grid_violation__count,0
timing__drv__floating__nets,0
timing__drv__floating__pins,0
design__instance__displacement__total,0
design__instance__displacement__mean,0
design__instance__displacement__max,0
route__wirelength__estimated,4265.85
design__violations,0
design__instance__count__class:timing_repair_buffer,45
design__instance__count__class:clock_buffer,5
design__instance__count__class:clock_inverter,3
design__instance__count__setup_buffer,0
design__instance__count__hold_buffer,30
antenna__violating__nets,0
antenna__violating__pins,0
route__antenna_violation__count,0
antenna_diodes_count,0
route__net,289
route__net__special,2
route__drc_errors__iter:1,121
route__wirelength__iter:1,4691
route__drc_errors__iter:2,14
route__wirelength__iter:2,4572
route__drc_errors__iter:3,6
route__wirelength__iter:3,4585
route__drc_errors__iter:4,0
route__wirelength__iter:4,4581
route__drc_errors,0
route__wirelength,4581
route__vias,1781
route__vias__singlecut,1781
route__vias__multicut,0
design__disconnected_pin__count,16
design__critical_disconnected_pin__count,0
route__wirelength__max,103.16
timing__unannotated_net__count__corner:nom_tt_025C_1v80,34
timing__unannotated_net_filtered__count__corner:nom_tt_025C_1v80,0
timing__unannotated_net__count__corner:nom_ss_100C_1v60,34
timing__unannotated_net_filtered__count__corner:nom_ss_100C_1v60,0
timing__unannotated_net__count__corner:nom_ff_n40C_1v95,34
timing__unannotated_net_filtered__count__corner:nom_ff_n40C_1v95,0
design__max_slew_violation__count__corner:min_tt_025C_1v80,0
design__max_fanout_violation__count__corner:min_tt_025C_1v80,1
design__max_cap_violation__count__corner:min_tt_025C_1v80,0
clock__skew__worst_hold__corner:min_tt_025C_1v80,-0.2522425395508637
clock__skew__worst_setup__corner:min_tt_025C_1v80,0.2522425395508637
timing__hold__ws__corner:min_tt_025C_1v80,0.3506471878771636
timing__setup__ws__corner:min_tt_025C_1v80,14.536323667324325
timing__hold__tns__corner:min_tt_025C_1v80,0.0
timing__setup__tns__corner:min_tt_025C_1v80,0.0
timing__hold__wns__corner:min_tt_025C_1v80,0
timing__setup__wns__corner:min_tt_025C_1v80,0.0
timing__hold_vio__count__corner:min_tt_025C_1v80,0
timing__hold_r2r__ws__corner:min_tt_025C_1v80,0.350647
timing__hold_r2r_vio__count__corner:min_tt_025C_1v80,0
timing__setup_vio__count__corner:min_tt_025C_1v80,0
timing__setup_r2r__ws__corner:min_tt_025C_1v80,17.082474
timing__setup_r2r_vio__count__corner:min_tt_025C_1v80,0
timing__unannotated_net__count__corner:min_tt_025C_1v80,34
timing__unannotated_net_filtered__count__corner:min_tt_025C_1v80,0
design__max_slew_violation__count__corner:min_ss_100C_1v60,0
design__max_fanout_violation__count__corner:min_ss_100C_1v60,1
design__max_cap_violation__count__corner:min_ss_100C_1v60,0
clock__skew__worst_hold__corner:min_ss_100C_1v60,-0.2537995163646323
clock__skew__worst_setup__corner:min_ss_100C_1v60,0.2537995163646323
timing__hold__ws__corner:min_ss_100C_1v60,0.8497918165236495
timing__setup__ws__corner:min_ss_100C_1v60,13.521338209581025
timing__hold__tns__corner:min_ss_100C_1v60,0.0
timing__setup__tns__corner:min_ss_100C_1v60,0.0
timing__hold__wns__corner:min_ss_100C_1v60,0
timing__setup__wns__corner:min_ss_100C_1v60,0.0
timing__hold_vio__count__corner:min_ss_100C_1v60,0
timing__hold_r2r__ws__corner:min_ss_100C_1v60,0.849792
timing__hold_r2r_vio__count__corner:min_ss_100C_1v60,0
timing__setup_vio__count__corner:min_ss_100C_1v60,0
timing__setup_r2r__ws__corner:min_ss_100C_1v60,14.224659
timing__setup_r2r_vio__count__corner:min_ss_100C_1v60,0
timing__unannotated_net__count__corner:min_ss_100C_1v60,34
timing__unannotated_net_filtered__count__corner:min_ss_100C_1v60,0
design__max_slew_violation__count__corner:min_ff_n40C_1v95,0
design__max_fanout_violation__count__corner:min_ff_n40C_1v95,1
design__max_cap_violation__count__corner:min_ff_n40C_1v95,0
clock__skew__worst_hold__corner:min_ff_n40C_1v95,-0.25192090793153343
clock__skew__worst_setup__corner:min_ff_n40C_1v95,0.25192090793153343
timing__hold__ws__corner:min_ff_n40C_1v95,0.12674545105531698
timing__setup__ws__corner:min_ff_n40C_1v95,14.935610504442058
timing__hold__tns__corner:min_ff_n40C_1v95,0.0
timing__setup__tns__corner:min_ff_n40C_1v95,0.0
timing__hold__wns__corner:min_ff_n40C_1v95,0
timing__setup__wns__corner:min_ff_n40C_1v95,0.0
timing__hold_vio__count__corner:min_ff_n40C_1v95,0
timing__hold_r2r__ws__corner:min_ff_n40C_1v95,0.126745
timing__hold_r2r_vio__count__corner:min_ff_n40C_1v95,0
timing__setup_vio__count__corner:min_ff_n40C_1v95,0
timing__setup_r2r__ws__corner:min_ff_n40C_1v95,18.122051
timing__setup_r2r_vio__count__corner:min_ff_n40C_1v95,0
timing__unannotated_net__count__corner:min_ff_n40C_1v95,34
timing__unannotated_net_filtered__count__corner:min_ff_n40C_1v95,0
design__max_slew_violation__count__corner:max_tt_025C_1v80,0
design__max_fanout_violation__count__corner:max_tt_025C_1v80,1
design__max_cap_violation__count__corner:max_tt_025C_1v80,0
clock__skew__worst_hold__corner:max_tt_025C_1v80,-0.2531992465138163
clock__skew__worst_setup__corner:max_tt_025C_1v80,0.2531992465138163
timing__hold__ws__corner:max_tt_025C_1v80,0.36140241822124725
timing__setup__ws__corner:max_tt_025C_1v80,14.50764349716266
timing__hold__tns__corner:max_tt_025C_1v80,0.0
timing__setup__tns__corner:max_tt_025C_1v80,0.0
timing__hold__wns__corner:max_tt_025C_1v80,0
timing__setup__wns__corner:max_tt_025C_1v80,0.0
timing__hold_vio__count__corner:max_tt_025C_1v80,0
timing__hold_r2r__ws__corner:max_tt_025C_1v80,0.361402
timing__hold_r2r_vio__count__corner:max_tt_025C_1v80,0
timing__setup_vio__count__corner:max_tt_025C_1v80,0
timing__setup_r2r__ws__corner:max_tt_025C_1v80,17.016581
timing__setup_r2r_vio__count__corner:max_tt_025C_1v80,0
timing__unannotated_net__count__corner:max_tt_025C_1v80,34
timing__unannotated_net_filtered__count__corner:max_tt_025C_1v80,0
design__max_slew_violation__count__corner:max_ss_100C_1v60,0
design__max_fanout_violation__count__corner:max_ss_100C_1v60,1
design__max_cap_violation__count__corner:max_ss_100C_1v60,0
clock__skew__worst_hold__corner:max_ss_100C_1v60,-0.2552901573508035
clock__skew__worst_setup__corner:max_ss_100C_1v60,0.2552901573508035
timing__hold__ws__corner:max_ss_100C_1v60,0.8904357503370359
timing__setup__ws__corner:max_ss_100C_1v60,13.47345739779925
timing__hold__tns__corner:max_ss_100C_1v60,0.0
timing__setup__tns__corner:max_ss_100C_1v60,0.0
timing__hold__wns__corner:max_ss_100C_1v60,0
timing__setup__wns__corner:max_ss_100C_1v60,0.0
timing__hold_vio__count__corner:max_ss_100C_1v60,0
timing__hold_r2r__ws__corner:max_ss_100C_1v60,0.890436
timing__hold_r2r_vio__count__corner:max_ss_100C_1v60,0
timing__setup_vio__count__corner:max_ss_100C_1v60,0
timing__setup_r2r__ws__corner:max_ss_100C_1v60,14.107202
timing__setup_r2r_vio__count__corner:max_ss_100C_1v60,0
timing__unannotated_net__count__corner:max_ss_100C_1v60,34
timing__unannotated_net_filtered__count__corner:max_ss_100C_1v60,0
design__max_slew_violation__count__corner:max_ff_n40C_1v95,0
design__max_fanout_violation__count__corner:max_ff_n40C_1v95,1
design__max_cap_violation__count__corner:max_ff_n40C_1v95,0
clock__skew__worst_hold__corner:max_ff_n40C_1v95,-0.2525566494089894
clock__skew__worst_setup__corner:max_ff_n40C_1v95,0.2525566494089894
timing__hold__ws__corner:max_ff_n40C_1v95,0.13420803737099624
timing__setup__ws__corner:max_ff_n40C_1v95,14.914875090469302
timing__hold__tns__corner:max_ff_n40C_1v95,0.0
timing__setup__tns__corner:max_ff_n40C_1v95,0.0
timing__hold__wns__corner:max_ff_n40C_1v95,0
timing__setup__wns__corner:max_ff_n40C_1v95,0.0
timing__hold_vio__count__corner:max_ff_n40C_1v95,0
timing__hold_r2r__ws__corner:max_ff_n40C_1v95,0.134208
timing__hold_r2r_vio__count__corner:max_ff_n40C_1v95,0
timing__setup_vio__count__corner:max_ff_n40C_1v95,0
timing__setup_r2r__ws__corner:max_ff_n40C_1v95,18.097153
timing__setup_r2r_vio__count__corner:max_ff_n40C_1v95,0
timing__unannotated_net__count__corner:max_ff_n40C_1v95,34
timing__unannotated_net_filtered__count__corner:max_ff_n40C_1v95,0
timing__unannotated_net__count,34
timing__unannotated_net_filtered__count,0
design_powergrid__voltage__worst__net:VPWR__corner:nom_tt_025C_1v80,1.79993
design_powergrid__drop__average__net:VPWR__corner:nom_tt_025C_1v80,1.8
design_powergrid__drop__worst__net:VPWR__corner:nom_tt_025C_1v80,0.0000682371
design_powergrid__voltage__worst__net:VGND__corner:nom_tt_025C_1v80,0.0000627272
design_powergrid__drop__average__net:VGND__corner:nom_tt_025C_1v80,0.00000458082
design_powergrid__drop__worst__net:VGND__corner:nom_tt_025C_1v80,0.0000627272
design_powergrid__voltage__worst,0.0000627272
design_powergrid__voltage__worst__net:VPWR,1.79993
design_powergrid__drop__worst,0.0000682371
design_powergrid__drop__worst__net:VPWR,0.0000682371
design_powergrid__voltage__worst__net:VGND,0.0000627272
design_powergrid__drop__worst__net:VGND,0.0000627272
ir__voltage__worst,1.8000000000000000444089209850062616169452667236328125
ir__drop__avg,0.000004779999999999999974278387659953892807607189752161502838134765625
ir__drop__worst,0.00006820000000000000432535951500057080920669250190258026123046875
magic__drc_error__count,0
magic__illegal_overlap__count,0
design__lvs_device_difference__count,0
design__lvs_net_difference__count,0
design__lvs_property_fail__count,0
design__lvs_error__count,0
design__lvs_unmatched_device__count,0
design__lvs_unmatched_net__count,0
design__lvs_unmatched_pin__count,0
