--------------------------------------------------------------------------------
Release 13.4 Trace  (nt)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.

C:\EDA\Xilinx\v13_4\ISE_DS\ISE\bin\nt\unwrapped\trce.exe -intstyle ise -v 3 -s
3 -n 3 -fastpaths -xml wr_svec_tdc.twx wr_svec_tdc.ncd -o wr_svec_tdc.twr
wr_svec_tdc.pcf

Design file:              wr_svec_tdc.ncd
Physical constraint file: wr_svec_tdc.pcf
Device,package,speed:     xc6slx150t,fgg900,C,-3 (PRODUCTION 1.21 2012-01-07)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3386 - Intersecting Constraints found and resolved.  For more 
   information, see the TSI report.  Please consult the Xilinx Command Line 
   Tools User Guide for information on generating a TSI report.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_clk_125m_gtp_n_i = PERIOD TIMEGRP "clk_125m_gtp_n_i" 8 ns 
HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   3.125ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk_125m_gtp_n_i = PERIOD TIMEGRP "clk_125m_gtp_n_i" 8 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 4.875ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 3.125ns (320.000MHz) (Tgtpcper_CLK)
  Physical resource: U_GTP/U_GTP_TILE_INST/gtpa1_dual_i/CLK01
  Logical resource: U_GTP/U_GTP_TILE_INST/gtpa1_dual_i/CLK01
  Location pin: GTPA1_DUAL_X1Y1.CLK11
  Clock network: clk_125m_gtp
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_clk_125m_gtp_p_i = PERIOD TIMEGRP "clk_125m_gtp_p_i" 8 ns 
HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   3.125ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk_125m_gtp_p_i = PERIOD TIMEGRP "clk_125m_gtp_p_i" 8 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 4.875ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 3.125ns (320.000MHz) (Tgtpcper_CLK)
  Physical resource: U_GTP/U_GTP_TILE_INST/gtpa1_dual_i/CLK01
  Logical resource: U_GTP/U_GTP_TILE_INST/gtpa1_dual_i/CLK01
  Location pin: GTPA1_DUAL_X1Y1.CLK11
  Clock network: clk_125m_gtp
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_clk_125m_pllref_n_i = PERIOD TIMEGRP 
"clk_125m_pllref_n_i" 8 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   6.250ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk_125m_pllref_n_i = PERIOD TIMEGRP "clk_125m_pllref_n_i" 8 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 1.750ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 6.250ns (160.000MHz) (Tgtpcper_TXUSRCLK)
  Physical resource: U_GTP/U_GTP_TILE_INST/gtpa1_dual_i/TXUSRCLK20
  Logical resource: U_GTP/U_GTP_TILE_INST/gtpa1_dual_i/TXUSRCLK20
  Location pin: GTPA1_DUAL_X1Y1.TXUSRCLK20
  Clock network: clk_125m_pllref_BUFG
--------------------------------------------------------------------------------
Slack: 1.750ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 6.250ns (160.000MHz) (Tgtpcper_TXUSRCLK)
  Physical resource: U_GTP/U_GTP_TILE_INST/gtpa1_dual_i/TXUSRCLK21
  Logical resource: U_GTP/U_GTP_TILE_INST/gtpa1_dual_i/TXUSRCLK21
  Location pin: GTPA1_DUAL_X1Y1.TXUSRCLK21
  Clock network: clk_125m_pllref_BUFG
--------------------------------------------------------------------------------
Slack: 4.875ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 3.125ns (320.000MHz) (Tgtpcper_TXUSRCLK)
  Physical resource: U_GTP/U_GTP_TILE_INST/gtpa1_dual_i/TXUSRCLK0
  Logical resource: U_GTP/U_GTP_TILE_INST/gtpa1_dual_i/TXUSRCLK0
  Location pin: GTPA1_DUAL_X1Y1.TXUSRCLK0
  Clock network: clk_125m_pllref_BUFG
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_clk_125m_pllref_p_i = PERIOD TIMEGRP 
"clk_125m_pllref_p_i" 8 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 9020 paths analyzed, 1709 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   7.088ns.
--------------------------------------------------------------------------------

Paths for end point U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_EP_TSU/cntr_rx_f_1 (SLICE_X44Y110.SR), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     0.456ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U_WR_CORE/WRPC/PPS_GEN/WRAPPED_PPSGEN/sync_reset_refclk/sync2 (FF)
  Destination:          U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_EP_TSU/cntr_rx_f_1 (FF)
  Requirement:          4.000ns
  Data Path Delay:      3.547ns (Levels of Logic = 1)
  Clock Path Skew:      0.038ns (0.925 - 0.887)
  Source Clock:         clk_125m_pllref_BUFG rising at 0.000ns
  Destination Clock:    clk_125m_pllref_BUFG falling at 4.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_WR_CORE/WRPC/PPS_GEN/WRAPPED_PPSGEN/sync_reset_refclk/sync2 to U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_EP_TSU/cntr_rx_f_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X52Y121.AQ     Tcko                  0.447   U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_8bit.U_TX_PCS/U_sync_tx_en/sync2
                                                       U_WR_CORE/WRPC/PPS_GEN/WRAPPED_PPSGEN/sync_reset_refclk/sync2
    SLICE_X45Y110.A6     net (fanout=7)        1.166   U_WR_CORE/WRPC/PPS_GEN/WRAPPED_PPSGEN/sync_reset_refclk/sync2
    SLICE_X45Y110.A      Tilo                  0.259   U_WR_CORE/WRPC/PPS_GEN/WRAPPED_PPSGEN/rst_synced_refclk_inv
                                                       U_WR_CORE/WRPC/PPS_GEN/WRAPPED_PPSGEN/rst_synced_refclk_inv1_INV_0
    SLICE_X44Y110.SR     net (fanout=24)       1.233   U_WR_CORE/WRPC/PPS_GEN/WRAPPED_PPSGEN/rst_synced_refclk_inv
    SLICE_X44Y110.CLK    Tsrck                 0.442   U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_EP_TSU/cntr_rx_f<3>
                                                       U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_EP_TSU/cntr_rx_f_1
    -------------------------------------------------  ---------------------------
    Total                                      3.547ns (1.148ns logic, 2.399ns route)
                                                       (32.4% logic, 67.6% route)

--------------------------------------------------------------------------------

Paths for end point U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_EP_TSU/cntr_rx_f_3 (SLICE_X44Y110.SR), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     0.459ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U_WR_CORE/WRPC/PPS_GEN/WRAPPED_PPSGEN/sync_reset_refclk/sync2 (FF)
  Destination:          U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_EP_TSU/cntr_rx_f_3 (FF)
  Requirement:          4.000ns
  Data Path Delay:      3.544ns (Levels of Logic = 1)
  Clock Path Skew:      0.038ns (0.925 - 0.887)
  Source Clock:         clk_125m_pllref_BUFG rising at 0.000ns
  Destination Clock:    clk_125m_pllref_BUFG falling at 4.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_WR_CORE/WRPC/PPS_GEN/WRAPPED_PPSGEN/sync_reset_refclk/sync2 to U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_EP_TSU/cntr_rx_f_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X52Y121.AQ     Tcko                  0.447   U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_8bit.U_TX_PCS/U_sync_tx_en/sync2
                                                       U_WR_CORE/WRPC/PPS_GEN/WRAPPED_PPSGEN/sync_reset_refclk/sync2
    SLICE_X45Y110.A6     net (fanout=7)        1.166   U_WR_CORE/WRPC/PPS_GEN/WRAPPED_PPSGEN/sync_reset_refclk/sync2
    SLICE_X45Y110.A      Tilo                  0.259   U_WR_CORE/WRPC/PPS_GEN/WRAPPED_PPSGEN/rst_synced_refclk_inv
                                                       U_WR_CORE/WRPC/PPS_GEN/WRAPPED_PPSGEN/rst_synced_refclk_inv1_INV_0
    SLICE_X44Y110.SR     net (fanout=24)       1.233   U_WR_CORE/WRPC/PPS_GEN/WRAPPED_PPSGEN/rst_synced_refclk_inv
    SLICE_X44Y110.CLK    Tsrck                 0.439   U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_EP_TSU/cntr_rx_f<3>
                                                       U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_EP_TSU/cntr_rx_f_3
    -------------------------------------------------  ---------------------------
    Total                                      3.544ns (1.145ns logic, 2.399ns route)
                                                       (32.3% logic, 67.7% route)

--------------------------------------------------------------------------------

Paths for end point U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_EP_TSU/cntr_rx_f_2 (SLICE_X44Y110.SR), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     0.467ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U_WR_CORE/WRPC/PPS_GEN/WRAPPED_PPSGEN/sync_reset_refclk/sync2 (FF)
  Destination:          U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_EP_TSU/cntr_rx_f_2 (FF)
  Requirement:          4.000ns
  Data Path Delay:      3.536ns (Levels of Logic = 1)
  Clock Path Skew:      0.038ns (0.925 - 0.887)
  Source Clock:         clk_125m_pllref_BUFG rising at 0.000ns
  Destination Clock:    clk_125m_pllref_BUFG falling at 4.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_WR_CORE/WRPC/PPS_GEN/WRAPPED_PPSGEN/sync_reset_refclk/sync2 to U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_EP_TSU/cntr_rx_f_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X52Y121.AQ     Tcko                  0.447   U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_8bit.U_TX_PCS/U_sync_tx_en/sync2
                                                       U_WR_CORE/WRPC/PPS_GEN/WRAPPED_PPSGEN/sync_reset_refclk/sync2
    SLICE_X45Y110.A6     net (fanout=7)        1.166   U_WR_CORE/WRPC/PPS_GEN/WRAPPED_PPSGEN/sync_reset_refclk/sync2
    SLICE_X45Y110.A      Tilo                  0.259   U_WR_CORE/WRPC/PPS_GEN/WRAPPED_PPSGEN/rst_synced_refclk_inv
                                                       U_WR_CORE/WRPC/PPS_GEN/WRAPPED_PPSGEN/rst_synced_refclk_inv1_INV_0
    SLICE_X44Y110.SR     net (fanout=24)       1.233   U_WR_CORE/WRPC/PPS_GEN/WRAPPED_PPSGEN/rst_synced_refclk_inv
    SLICE_X44Y110.CLK    Tsrck                 0.431   U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_EP_TSU/cntr_rx_f<3>
                                                       U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_EP_TSU/cntr_rx_f_2
    -------------------------------------------------  ---------------------------
    Total                                      3.536ns (1.137ns logic, 2.399ns route)
                                                       (32.2% logic, 67.8% route)

--------------------------------------------------------------------------------

Hold Paths: TS_clk_125m_pllref_p_i = PERIOD TIMEGRP "clk_125m_pllref_p_i" 8 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_EP_TSU/cntr_rx_f_3 (SLICE_X44Y110.CE), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.200ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_EP_TSU/sync_ffs_rx_f/ppulse_o (FF)
  Destination:          U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_EP_TSU/cntr_rx_f_3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.203ns (Levels of Logic = 0)
  Clock Path Skew:      0.003ns (0.044 - 0.041)
  Source Clock:         clk_125m_pllref_BUFG falling at 12.000ns
  Destination Clock:    clk_125m_pllref_BUFG falling at 12.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_EP_TSU/sync_ffs_rx_f/ppulse_o to U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_EP_TSU/cntr_rx_f_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X45Y109.CQ     Tcko                  0.198   U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_EP_TSU/sync_ffs_rx_f/ppulse_o
                                                       U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_EP_TSU/sync_ffs_rx_f/ppulse_o
    SLICE_X44Y110.CE     net (fanout=1)        0.113   U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_EP_TSU/sync_ffs_rx_f/ppulse_o
    SLICE_X44Y110.CLK    Tckce       (-Th)     0.108   U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_EP_TSU/cntr_rx_f<3>
                                                       U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_EP_TSU/cntr_rx_f_3
    -------------------------------------------------  ---------------------------
    Total                                      0.203ns (0.090ns logic, 0.113ns route)
                                                       (44.3% logic, 55.7% route)

--------------------------------------------------------------------------------

Paths for end point U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_EP_TSU/cntr_rx_f_2 (SLICE_X44Y110.CE), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.204ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_EP_TSU/sync_ffs_rx_f/ppulse_o (FF)
  Destination:          U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_EP_TSU/cntr_rx_f_2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.207ns (Levels of Logic = 0)
  Clock Path Skew:      0.003ns (0.044 - 0.041)
  Source Clock:         clk_125m_pllref_BUFG falling at 12.000ns
  Destination Clock:    clk_125m_pllref_BUFG falling at 12.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_EP_TSU/sync_ffs_rx_f/ppulse_o to U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_EP_TSU/cntr_rx_f_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X45Y109.CQ     Tcko                  0.198   U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_EP_TSU/sync_ffs_rx_f/ppulse_o
                                                       U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_EP_TSU/sync_ffs_rx_f/ppulse_o
    SLICE_X44Y110.CE     net (fanout=1)        0.113   U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_EP_TSU/sync_ffs_rx_f/ppulse_o
    SLICE_X44Y110.CLK    Tckce       (-Th)     0.104   U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_EP_TSU/cntr_rx_f<3>
                                                       U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_EP_TSU/cntr_rx_f_2
    -------------------------------------------------  ---------------------------
    Total                                      0.207ns (0.094ns logic, 0.113ns route)
                                                       (45.4% logic, 54.6% route)

--------------------------------------------------------------------------------

Paths for end point U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_EP_TSU/cntr_rx_f_1 (SLICE_X44Y110.CE), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.206ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_EP_TSU/sync_ffs_rx_f/ppulse_o (FF)
  Destination:          U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_EP_TSU/cntr_rx_f_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.209ns (Levels of Logic = 0)
  Clock Path Skew:      0.003ns (0.044 - 0.041)
  Source Clock:         clk_125m_pllref_BUFG falling at 12.000ns
  Destination Clock:    clk_125m_pllref_BUFG falling at 12.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_EP_TSU/sync_ffs_rx_f/ppulse_o to U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_EP_TSU/cntr_rx_f_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X45Y109.CQ     Tcko                  0.198   U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_EP_TSU/sync_ffs_rx_f/ppulse_o
                                                       U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_EP_TSU/sync_ffs_rx_f/ppulse_o
    SLICE_X44Y110.CE     net (fanout=1)        0.113   U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_EP_TSU/sync_ffs_rx_f/ppulse_o
    SLICE_X44Y110.CLK    Tckce       (-Th)     0.102   U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_EP_TSU/cntr_rx_f<3>
                                                       U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_EP_TSU/cntr_rx_f_1
    -------------------------------------------------  ---------------------------
    Total                                      0.209ns (0.096ns logic, 0.113ns route)
                                                       (45.9% logic, 54.1% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk_125m_pllref_p_i = PERIOD TIMEGRP "clk_125m_pllref_p_i" 8 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 1.750ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 6.250ns (160.000MHz) (Tgtpcper_TXUSRCLK)
  Physical resource: U_GTP/U_GTP_TILE_INST/gtpa1_dual_i/TXUSRCLK20
  Logical resource: U_GTP/U_GTP_TILE_INST/gtpa1_dual_i/TXUSRCLK20
  Location pin: GTPA1_DUAL_X1Y1.TXUSRCLK20
  Clock network: clk_125m_pllref_BUFG
--------------------------------------------------------------------------------
Slack: 1.750ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 6.250ns (160.000MHz) (Tgtpcper_TXUSRCLK)
  Physical resource: U_GTP/U_GTP_TILE_INST/gtpa1_dual_i/TXUSRCLK21
  Logical resource: U_GTP/U_GTP_TILE_INST/gtpa1_dual_i/TXUSRCLK21
  Location pin: GTPA1_DUAL_X1Y1.TXUSRCLK21
  Clock network: clk_125m_pllref_BUFG
--------------------------------------------------------------------------------
Slack: 4.875ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 3.125ns (320.000MHz) (Tgtpcper_TXUSRCLK)
  Physical resource: U_GTP/U_GTP_TILE_INST/gtpa1_dual_i/TXUSRCLK0
  Logical resource: U_GTP/U_GTP_TILE_INST/gtpa1_dual_i/TXUSRCLK0
  Location pin: GTPA1_DUAL_X1Y1.TXUSRCLK0
  Clock network: clk_125m_pllref_BUFG
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_tdc1_tdc_125m_clk_n_i = PERIOD TIMEGRP 
"tdc1_125m_clk_n_i" 8 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   3.124ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_tdc1_tdc_125m_clk_n_i = PERIOD TIMEGRP "tdc1_125m_clk_n_i" 8 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 4.876ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: cmp_tdc1/cmp_tdc_core/circular_buffer_block/memory_block/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram/CLKA
  Logical resource: cmp_tdc1/cmp_tdc_core/circular_buffer_block/memory_block/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram/CLKA
  Location pin: RAMB16_X3Y76.CLKA
  Clock network: tdc1_125m_clk
--------------------------------------------------------------------------------
Slack: 4.876ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKB)
  Physical resource: cmp_tdc1/cmp_tdc_core/circular_buffer_block/memory_block/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram/CLKB
  Logical resource: cmp_tdc1/cmp_tdc_core/circular_buffer_block/memory_block/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram/CLKB
  Location pin: RAMB16_X3Y76.CLKB
  Clock network: tdc1_125m_clk
--------------------------------------------------------------------------------
Slack: 4.876ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: cmp_tdc1/cmp_tdc_core/circular_buffer_block/memory_block/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram/CLKA
  Logical resource: cmp_tdc1/cmp_tdc_core/circular_buffer_block/memory_block/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram/CLKA
  Location pin: RAMB16_X4Y76.CLKA
  Clock network: tdc1_125m_clk
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_tdc1_125m_clk_p_i = PERIOD TIMEGRP "tdc1_125m_clk_p_i" 8 
ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 458242 paths analyzed, 10003 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   7.756ns.
--------------------------------------------------------------------------------

Paths for end point cmp_tdc1/cmp_tdc_core/reg_control_block/tdc_config_wb_dat_o_7 (SLICE_X70Y174.C6), 494 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.244ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cmp_tdc1/cmp_tdc_core/data_engine_block/acam_config_rdbk_7_7 (FF)
  Destination:          cmp_tdc1/cmp_tdc_core/reg_control_block/tdc_config_wb_dat_o_7 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.647ns (Levels of Logic = 3)
  Clock Path Skew:      -0.074ns (0.700 - 0.774)
  Source Clock:         tdc1_125m_clk rising at 0.000ns
  Destination Clock:    tdc1_125m_clk rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cmp_tdc1/cmp_tdc_core/data_engine_block/acam_config_rdbk_7_7 to cmp_tdc1/cmp_tdc_core/reg_control_block/tdc_config_wb_dat_o_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X99Y182.DQ     Tcko                  0.391   cmp_tdc1/cmp_tdc_core/data_engine_block/acam_config_rdbk_7<7>
                                                       cmp_tdc1/cmp_tdc_core/data_engine_block/acam_config_rdbk_7_7
    SLICE_X80Y182.C3     net (fanout=1)        5.306   cmp_tdc1/cmp_tdc_core/data_engine_block/acam_config_rdbk_7<7>
    SLICE_X80Y182.C      Tilo                  0.204   cmp_tdc1/cmp_tdc_core/data_engine_block/acam_config_rdbk_9<7>
                                                       cmp_tdc1/cmp_tdc_core/reg_control_block/Mmux_dat_out3606
    SLICE_X70Y174.D5     net (fanout=1)        1.082   cmp_tdc1/cmp_tdc_core/reg_control_block/Mmux_dat_out3605
    SLICE_X70Y174.D      Tilo                  0.205   cmp_tdc1/cmp_tdc_core/reg_control_block/tdc_config_wb_dat_o<7>
                                                       cmp_tdc1/cmp_tdc_core/reg_control_block/Mmux_dat_out36016
    SLICE_X70Y174.C6     net (fanout=1)        0.118   cmp_tdc1/cmp_tdc_core/reg_control_block/Mmux_dat_out36015
    SLICE_X70Y174.CLK    Tas                   0.341   cmp_tdc1/cmp_tdc_core/reg_control_block/tdc_config_wb_dat_o<7>
                                                       cmp_tdc1/cmp_tdc_core/reg_control_block/Mmux_dat_out36018
                                                       cmp_tdc1/cmp_tdc_core/reg_control_block/tdc_config_wb_dat_o_7
    -------------------------------------------------  ---------------------------
    Total                                      7.647ns (1.141ns logic, 6.506ns route)
                                                       (14.9% logic, 85.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.537ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cmp_tdc1/cmp_tdc_core/reg_control_block/reg_adr_pipe0_0_1 (FF)
  Destination:          cmp_tdc1/cmp_tdc_core/reg_control_block/tdc_config_wb_dat_o_7 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.411ns (Levels of Logic = 6)
  Clock Path Skew:      -0.017ns (0.244 - 0.261)
  Source Clock:         tdc1_125m_clk rising at 0.000ns
  Destination Clock:    tdc1_125m_clk rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cmp_tdc1/cmp_tdc_core/reg_control_block/reg_adr_pipe0_0_1 to cmp_tdc1/cmp_tdc_core/reg_control_block/tdc_config_wb_dat_o_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X79Y175.AQ     Tcko                  0.391   cmp_tdc1/cmp_tdc_core/reg_control_block/reg_adr_pipe0_0_1
                                                       cmp_tdc1/cmp_tdc_core/reg_control_block/reg_adr_pipe0_0_1
    SLICE_X78Y175.A2     net (fanout=2)        0.845   cmp_tdc1/cmp_tdc_core/reg_control_block/reg_adr_pipe0_0_1
    SLICE_X78Y175.A      Tilo                  0.205   cmp_tdc1/cmp_tdc_core/reg_control_block/acam_config_0<7>
                                                       cmp_tdc1/cmp_tdc_core/reg_control_block/_n0570<7>11
    SLICE_X77Y174.C4     net (fanout=19)       0.767   cmp_tdc1/cmp_tdc_core/reg_control_block/_n0570<7>1
    SLICE_X77Y174.C      Tilo                  0.259   cmp_tdc1/cmp_tdc_core/data_engine_block/acam_config_rdbk_4<27>
                                                       cmp_tdc1/cmp_tdc_core/reg_control_block/Mmux_dat_out10211
    SLICE_X79Y184.B6     net (fanout=30)       2.051   cmp_tdc1/cmp_tdc_core/reg_control_block/Mmux_dat_out1021
    SLICE_X79Y184.B      Tilo                  0.259   cmp_tdc1/cmp_tdc_core/data_engine_block/acam_config_rdbk_4<7>
                                                       cmp_tdc1/cmp_tdc_core/reg_control_block/Mmux_dat_out3607
    SLICE_X70Y176.A1     net (fanout=1)        1.346   cmp_tdc1/cmp_tdc_core/reg_control_block/Mmux_dat_out3606
    SLICE_X70Y176.A      Tilo                  0.205   cmp_tdc1/cmp_tdc_core/reg_control_block/acam_config_10<7>
                                                       cmp_tdc1/cmp_tdc_core/reg_control_block/Mmux_dat_out36015
    SLICE_X70Y174.D4     net (fanout=1)        0.419   cmp_tdc1/cmp_tdc_core/reg_control_block/Mmux_dat_out36014
    SLICE_X70Y174.D      Tilo                  0.205   cmp_tdc1/cmp_tdc_core/reg_control_block/tdc_config_wb_dat_o<7>
                                                       cmp_tdc1/cmp_tdc_core/reg_control_block/Mmux_dat_out36016
    SLICE_X70Y174.C6     net (fanout=1)        0.118   cmp_tdc1/cmp_tdc_core/reg_control_block/Mmux_dat_out36015
    SLICE_X70Y174.CLK    Tas                   0.341   cmp_tdc1/cmp_tdc_core/reg_control_block/tdc_config_wb_dat_o<7>
                                                       cmp_tdc1/cmp_tdc_core/reg_control_block/Mmux_dat_out36018
                                                       cmp_tdc1/cmp_tdc_core/reg_control_block/tdc_config_wb_dat_o_7
    -------------------------------------------------  ---------------------------
    Total                                      7.411ns (1.865ns logic, 5.546ns route)
                                                       (25.2% logic, 74.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.732ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cmp_tdc1/cmp_tdc_core/reg_control_block/reg_adr_pipe0_7 (FF)
  Destination:          cmp_tdc1/cmp_tdc_core/reg_control_block/tdc_config_wb_dat_o_7 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.217ns (Levels of Logic = 6)
  Clock Path Skew:      -0.016ns (0.244 - 0.260)
  Source Clock:         tdc1_125m_clk rising at 0.000ns
  Destination Clock:    tdc1_125m_clk rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cmp_tdc1/cmp_tdc_core/reg_control_block/reg_adr_pipe0_7 to cmp_tdc1/cmp_tdc_core/reg_control_block/tdc_config_wb_dat_o_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X80Y173.BQ     Tcko                  0.447   cmp_tdc1/cmp_tdc_core/reg_control_block/reg_adr_pipe0<7>
                                                       cmp_tdc1/cmp_tdc_core/reg_control_block/reg_adr_pipe0_7
    SLICE_X78Y175.A5     net (fanout=13)       0.595   cmp_tdc1/cmp_tdc_core/reg_control_block/reg_adr_pipe0<7>
    SLICE_X78Y175.A      Tilo                  0.205   cmp_tdc1/cmp_tdc_core/reg_control_block/acam_config_0<7>
                                                       cmp_tdc1/cmp_tdc_core/reg_control_block/_n0570<7>11
    SLICE_X77Y174.C4     net (fanout=19)       0.767   cmp_tdc1/cmp_tdc_core/reg_control_block/_n0570<7>1
    SLICE_X77Y174.C      Tilo                  0.259   cmp_tdc1/cmp_tdc_core/data_engine_block/acam_config_rdbk_4<27>
                                                       cmp_tdc1/cmp_tdc_core/reg_control_block/Mmux_dat_out10211
    SLICE_X79Y184.B6     net (fanout=30)       2.051   cmp_tdc1/cmp_tdc_core/reg_control_block/Mmux_dat_out1021
    SLICE_X79Y184.B      Tilo                  0.259   cmp_tdc1/cmp_tdc_core/data_engine_block/acam_config_rdbk_4<7>
                                                       cmp_tdc1/cmp_tdc_core/reg_control_block/Mmux_dat_out3607
    SLICE_X70Y176.A1     net (fanout=1)        1.346   cmp_tdc1/cmp_tdc_core/reg_control_block/Mmux_dat_out3606
    SLICE_X70Y176.A      Tilo                  0.205   cmp_tdc1/cmp_tdc_core/reg_control_block/acam_config_10<7>
                                                       cmp_tdc1/cmp_tdc_core/reg_control_block/Mmux_dat_out36015
    SLICE_X70Y174.D4     net (fanout=1)        0.419   cmp_tdc1/cmp_tdc_core/reg_control_block/Mmux_dat_out36014
    SLICE_X70Y174.D      Tilo                  0.205   cmp_tdc1/cmp_tdc_core/reg_control_block/tdc_config_wb_dat_o<7>
                                                       cmp_tdc1/cmp_tdc_core/reg_control_block/Mmux_dat_out36016
    SLICE_X70Y174.C6     net (fanout=1)        0.118   cmp_tdc1/cmp_tdc_core/reg_control_block/Mmux_dat_out36015
    SLICE_X70Y174.CLK    Tas                   0.341   cmp_tdc1/cmp_tdc_core/reg_control_block/tdc_config_wb_dat_o<7>
                                                       cmp_tdc1/cmp_tdc_core/reg_control_block/Mmux_dat_out36018
                                                       cmp_tdc1/cmp_tdc_core/reg_control_block/tdc_config_wb_dat_o_7
    -------------------------------------------------  ---------------------------
    Total                                      7.217ns (1.921ns logic, 5.296ns route)
                                                       (26.6% logic, 73.4% route)

--------------------------------------------------------------------------------

Paths for end point cmp_tdc1/cmp_tdc_core/reg_control_block/acam_config_10_0 (SLICE_X72Y177.CE), 21 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.252ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cmp_tdc1/cmp_sdb_crossbar/crossbar/matrix_old_0_1 (FF)
  Destination:          cmp_tdc1/cmp_tdc_core/reg_control_block/acam_config_10_0 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.760ns (Levels of Logic = 3)
  Clock Path Skew:      0.047ns (0.761 - 0.714)
  Source Clock:         tdc1_125m_clk rising at 0.000ns
  Destination Clock:    tdc1_125m_clk rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cmp_tdc1/cmp_sdb_crossbar/crossbar/matrix_old_0_1 to cmp_tdc1/cmp_tdc_core/reg_control_block/acam_config_10_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X88Y166.CQ     Tcko                  0.408   cmp_tdc1/cmp_sdb_crossbar/crossbar/matrix_old_0<1>
                                                       cmp_tdc1/cmp_sdb_crossbar/crossbar/matrix_old_0_1
    SLICE_X80Y175.D5     net (fanout=104)      1.286   cmp_tdc1/cmp_sdb_crossbar/crossbar/matrix_old_0<1>
    SLICE_X80Y175.D      Tilo                  0.203   cmp_tdc1/cmp_tdc_core/reg_control_block/reg_adr_pipe0<4>
                                                       cmp_tdc1/cmp_sdb_crossbar/crossbar/master_oe[1]_adr<6>1
    SLICE_X87Y170.D1     net (fanout=2)        1.335   cmp_tdc1/cnx_master_out[1]_adr<6>
    SLICE_X87Y170.D      Tilo                  0.259   cmp_tdc1/cmp_tdc_core/reg_control_block/_n0483_inv1
                                                       cmp_tdc1/cmp_tdc_core/reg_control_block/_n0483_inv11
    SLICE_X88Y174.A4     net (fanout=4)        0.753   cmp_tdc1/cmp_tdc_core/reg_control_block/_n0483_inv1
    SLICE_X88Y174.A      Tilo                  0.205   cmp_tdc1/cmp_tdc_core/data_engine_block/acam_config_rdbk_8<25>
                                                       cmp_tdc1/cmp_tdc_core/reg_control_block/_n0483_inv1
    SLICE_X72Y177.CE     net (fanout=13)       2.980   cmp_tdc1/cmp_tdc_core/reg_control_block/_n0483_inv
    SLICE_X72Y177.CLK    Tceck                 0.331   cmp_tdc1/cmp_tdc_core/reg_control_block/acam_config_10<0>
                                                       cmp_tdc1/cmp_tdc_core/reg_control_block/acam_config_10_0
    -------------------------------------------------  ---------------------------
    Total                                      7.760ns (1.406ns logic, 6.354ns route)
                                                       (18.1% logic, 81.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.471ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cmp_tdc1/cmp_xwb_reg/r_master_adr_6 (FF)
  Destination:          cmp_tdc1/cmp_tdc_core/reg_control_block/acam_config_10_0 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.541ns (Levels of Logic = 3)
  Clock Path Skew:      0.047ns (0.761 - 0.714)
  Source Clock:         tdc1_125m_clk rising at 0.000ns
  Destination Clock:    tdc1_125m_clk rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cmp_tdc1/cmp_xwb_reg/r_master_adr_6 to cmp_tdc1/cmp_tdc_core/reg_control_block/acam_config_10_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X85Y167.AQ     Tcko                  0.391   cmp_tdc1/cmp_xwb_reg/r_master_adr<9>
                                                       cmp_tdc1/cmp_xwb_reg/r_master_adr_6
    SLICE_X80Y175.D4     net (fanout=7)        1.084   cmp_tdc1/cmp_xwb_reg/r_master_adr<6>
    SLICE_X80Y175.D      Tilo                  0.203   cmp_tdc1/cmp_tdc_core/reg_control_block/reg_adr_pipe0<4>
                                                       cmp_tdc1/cmp_sdb_crossbar/crossbar/master_oe[1]_adr<6>1
    SLICE_X87Y170.D1     net (fanout=2)        1.335   cmp_tdc1/cnx_master_out[1]_adr<6>
    SLICE_X87Y170.D      Tilo                  0.259   cmp_tdc1/cmp_tdc_core/reg_control_block/_n0483_inv1
                                                       cmp_tdc1/cmp_tdc_core/reg_control_block/_n0483_inv11
    SLICE_X88Y174.A4     net (fanout=4)        0.753   cmp_tdc1/cmp_tdc_core/reg_control_block/_n0483_inv1
    SLICE_X88Y174.A      Tilo                  0.205   cmp_tdc1/cmp_tdc_core/data_engine_block/acam_config_rdbk_8<25>
                                                       cmp_tdc1/cmp_tdc_core/reg_control_block/_n0483_inv1
    SLICE_X72Y177.CE     net (fanout=13)       2.980   cmp_tdc1/cmp_tdc_core/reg_control_block/_n0483_inv
    SLICE_X72Y177.CLK    Tceck                 0.331   cmp_tdc1/cmp_tdc_core/reg_control_block/acam_config_10<0>
                                                       cmp_tdc1/cmp_tdc_core/reg_control_block/acam_config_10_0
    -------------------------------------------------  ---------------------------
    Total                                      7.541ns (1.389ns logic, 6.152ns route)
                                                       (18.4% logic, 81.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.560ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cmp_tdc1/cmp_xwb_reg/r_master_adr_9 (FF)
  Destination:          cmp_tdc1/cmp_tdc_core/reg_control_block/acam_config_10_0 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.452ns (Levels of Logic = 3)
  Clock Path Skew:      0.047ns (0.761 - 0.714)
  Source Clock:         tdc1_125m_clk rising at 0.000ns
  Destination Clock:    tdc1_125m_clk rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cmp_tdc1/cmp_xwb_reg/r_master_adr_9 to cmp_tdc1/cmp_tdc_core/reg_control_block/acam_config_10_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X85Y167.DQ     Tcko                  0.391   cmp_tdc1/cmp_xwb_reg/r_master_adr<9>
                                                       cmp_tdc1/cmp_xwb_reg/r_master_adr_9
    SLICE_X80Y173.B1     net (fanout=8)        1.454   cmp_tdc1/cmp_xwb_reg/r_master_adr<9>
    SLICE_X80Y173.B      Tilo                  0.203   cmp_tdc1/cmp_tdc_core/reg_control_block/reg_adr_pipe0<7>
                                                       cmp_tdc1/cmp_sdb_crossbar/crossbar/master_oe[1]_adr<9>1
    SLICE_X87Y170.D2     net (fanout=2)        0.876   cmp_tdc1/cnx_master_out[1]_adr<9>
    SLICE_X87Y170.D      Tilo                  0.259   cmp_tdc1/cmp_tdc_core/reg_control_block/_n0483_inv1
                                                       cmp_tdc1/cmp_tdc_core/reg_control_block/_n0483_inv11
    SLICE_X88Y174.A4     net (fanout=4)        0.753   cmp_tdc1/cmp_tdc_core/reg_control_block/_n0483_inv1
    SLICE_X88Y174.A      Tilo                  0.205   cmp_tdc1/cmp_tdc_core/data_engine_block/acam_config_rdbk_8<25>
                                                       cmp_tdc1/cmp_tdc_core/reg_control_block/_n0483_inv1
    SLICE_X72Y177.CE     net (fanout=13)       2.980   cmp_tdc1/cmp_tdc_core/reg_control_block/_n0483_inv
    SLICE_X72Y177.CLK    Tceck                 0.331   cmp_tdc1/cmp_tdc_core/reg_control_block/acam_config_10<0>
                                                       cmp_tdc1/cmp_tdc_core/reg_control_block/acam_config_10_0
    -------------------------------------------------  ---------------------------
    Total                                      7.452ns (1.389ns logic, 6.063ns route)
                                                       (18.6% logic, 81.4% route)

--------------------------------------------------------------------------------

Paths for end point cmp_tdc1/cmp_tdc_core/reg_control_block/tdc_config_wb_dat_o_10 (SLICE_X85Y174.A2), 27 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.252ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cmp_tdc1/cmp_tdc_core/reg_control_block/reg_adr_pipe0_2 (FF)
  Destination:          cmp_tdc1/cmp_tdc_core/reg_control_block/tdc_config_wb_dat_o_10 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.629ns (Levels of Logic = 3)
  Clock Path Skew:      -0.084ns (0.703 - 0.787)
  Source Clock:         tdc1_125m_clk rising at 0.000ns
  Destination Clock:    tdc1_125m_clk rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cmp_tdc1/cmp_tdc_core/reg_control_block/reg_adr_pipe0_2 to cmp_tdc1/cmp_tdc_core/reg_control_block/tdc_config_wb_dat_o_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X80Y176.AQ     Tcko                  0.447   cmp_tdc1/cmp_tdc_core/reg_control_block/reg_adr_pipe0<3>
                                                       cmp_tdc1/cmp_tdc_core/reg_control_block/reg_adr_pipe0_2
    SLICE_X99Y172.C2     net (fanout=45)       2.335   cmp_tdc1/cmp_tdc_core/reg_control_block/reg_adr_pipe0<2>
    SLICE_X99Y172.CMUX   Tilo                  0.313   cmp_tdc1/cmp_tdc_core/reg_control_block/irq_time_threshold<28>
                                                       cmp_tdc1/cmp_tdc_core/reg_control_block/Mmux_dat_out10531
    SLICE_X100Y175.C2    net (fanout=32)       1.059   cmp_tdc1/cmp_tdc_core/reg_control_block/Mmux_dat_out1053
    SLICE_X100Y175.C     Tilo                  0.204   cmp_tdc1/cmp_tdc_core/reg_control_block/irq_time_threshold<12>
                                                       cmp_tdc1/cmp_tdc_core/reg_control_block/Mmux_dat_out244
    SLICE_X85Y174.A2     net (fanout=1)        2.949   cmp_tdc1/cmp_tdc_core/reg_control_block/Mmux_dat_out243
    SLICE_X85Y174.CLK    Tas                   0.322   cmp_tdc1/cmp_tdc_core/reg_control_block/tdc_config_wb_dat_o<11>
                                                       cmp_tdc1/cmp_tdc_core/reg_control_block/Mmux_dat_out2418
                                                       cmp_tdc1/cmp_tdc_core/reg_control_block/tdc_config_wb_dat_o_10
    -------------------------------------------------  ---------------------------
    Total                                      7.629ns (1.286ns logic, 6.343ns route)
                                                       (16.9% logic, 83.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.306ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cmp_tdc1/cmp_tdc_core/reg_control_block/reg_adr_pipe0_6 (FF)
  Destination:          cmp_tdc1/cmp_tdc_core/reg_control_block/tdc_config_wb_dat_o_10 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.644ns (Levels of Logic = 4)
  Clock Path Skew:      -0.015ns (0.247 - 0.262)
  Source Clock:         tdc1_125m_clk rising at 0.000ns
  Destination Clock:    tdc1_125m_clk rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cmp_tdc1/cmp_tdc_core/reg_control_block/reg_adr_pipe0_6 to cmp_tdc1/cmp_tdc_core/reg_control_block/tdc_config_wb_dat_o_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X80Y175.CQ     Tcko                  0.447   cmp_tdc1/cmp_tdc_core/reg_control_block/reg_adr_pipe0<4>
                                                       cmp_tdc1/cmp_tdc_core/reg_control_block/reg_adr_pipe0_6
    SLICE_X81Y172.B3     net (fanout=13)       0.692   cmp_tdc1/cmp_tdc_core/reg_control_block/reg_adr_pipe0<6>
    SLICE_X81Y172.B      Tilo                  0.259   cmp_tdc1/cmp_tdc_core/reg_control_block/acam_config_5<31>
                                                       cmp_tdc1/cmp_tdc_core/reg_control_block/_n0745<7>11
    SLICE_X99Y172.C5     net (fanout=17)       1.399   cmp_tdc1/cmp_tdc_core/reg_control_block/_n0745<7>1
    SLICE_X99Y172.CMUX   Tilo                  0.313   cmp_tdc1/cmp_tdc_core/reg_control_block/irq_time_threshold<28>
                                                       cmp_tdc1/cmp_tdc_core/reg_control_block/Mmux_dat_out10531
    SLICE_X100Y175.C2    net (fanout=32)       1.059   cmp_tdc1/cmp_tdc_core/reg_control_block/Mmux_dat_out1053
    SLICE_X100Y175.C     Tilo                  0.204   cmp_tdc1/cmp_tdc_core/reg_control_block/irq_time_threshold<12>
                                                       cmp_tdc1/cmp_tdc_core/reg_control_block/Mmux_dat_out244
    SLICE_X85Y174.A2     net (fanout=1)        2.949   cmp_tdc1/cmp_tdc_core/reg_control_block/Mmux_dat_out243
    SLICE_X85Y174.CLK    Tas                   0.322   cmp_tdc1/cmp_tdc_core/reg_control_block/tdc_config_wb_dat_o<11>
                                                       cmp_tdc1/cmp_tdc_core/reg_control_block/Mmux_dat_out2418
                                                       cmp_tdc1/cmp_tdc_core/reg_control_block/tdc_config_wb_dat_o_10
    -------------------------------------------------  ---------------------------
    Total                                      7.644ns (1.545ns logic, 6.099ns route)
                                                       (20.2% logic, 79.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.355ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cmp_tdc1/cmp_tdc_core/reg_control_block/reg_adr_pipe0_0 (FF)
  Destination:          cmp_tdc1/cmp_tdc_core/reg_control_block/tdc_config_wb_dat_o_10 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.595ns (Levels of Logic = 3)
  Clock Path Skew:      -0.015ns (0.247 - 0.262)
  Source Clock:         tdc1_125m_clk rising at 0.000ns
  Destination Clock:    tdc1_125m_clk rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cmp_tdc1/cmp_tdc_core/reg_control_block/reg_adr_pipe0_0 to cmp_tdc1/cmp_tdc_core/reg_control_block/tdc_config_wb_dat_o_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X80Y175.BQ     Tcko                  0.447   cmp_tdc1/cmp_tdc_core/reg_control_block/reg_adr_pipe0<4>
                                                       cmp_tdc1/cmp_tdc_core/reg_control_block/reg_adr_pipe0_0
    SLICE_X99Y172.C4     net (fanout=46)       2.301   cmp_tdc1/cmp_tdc_core/reg_control_block/reg_adr_pipe0<0>
    SLICE_X99Y172.CMUX   Tilo                  0.313   cmp_tdc1/cmp_tdc_core/reg_control_block/irq_time_threshold<28>
                                                       cmp_tdc1/cmp_tdc_core/reg_control_block/Mmux_dat_out10531
    SLICE_X100Y175.C2    net (fanout=32)       1.059   cmp_tdc1/cmp_tdc_core/reg_control_block/Mmux_dat_out1053
    SLICE_X100Y175.C     Tilo                  0.204   cmp_tdc1/cmp_tdc_core/reg_control_block/irq_time_threshold<12>
                                                       cmp_tdc1/cmp_tdc_core/reg_control_block/Mmux_dat_out244
    SLICE_X85Y174.A2     net (fanout=1)        2.949   cmp_tdc1/cmp_tdc_core/reg_control_block/Mmux_dat_out243
    SLICE_X85Y174.CLK    Tas                   0.322   cmp_tdc1/cmp_tdc_core/reg_control_block/tdc_config_wb_dat_o<11>
                                                       cmp_tdc1/cmp_tdc_core/reg_control_block/Mmux_dat_out2418
                                                       cmp_tdc1/cmp_tdc_core/reg_control_block/tdc_config_wb_dat_o_10
    -------------------------------------------------  ---------------------------
    Total                                      7.595ns (1.286ns logic, 6.309ns route)
                                                       (16.9% logic, 83.1% route)

--------------------------------------------------------------------------------

Hold Paths: TS_tdc1_125m_clk_p_i = PERIOD TIMEGRP "tdc1_125m_clk_p_i" 8 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point cmp_tdc1/cmp_tdc_core/circular_buffer_block/memory_block/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram (RAMB16_X4Y80.DIPA2), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.348ns (requirement - (clock path skew + uncertainty - data path))
  Source:               cmp_tdc1/cmp_tdc_core/data_formatting_block/local_utc_17 (FF)
  Destination:          cmp_tdc1/cmp_tdc_core/circular_buffer_block/memory_block/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.437ns (Levels of Logic = 0)
  Clock Path Skew:      0.089ns (0.434 - 0.345)
  Source Clock:         tdc1_125m_clk rising at 8.000ns
  Destination Clock:    tdc1_125m_clk rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: cmp_tdc1/cmp_tdc_core/data_formatting_block/local_utc_17 to cmp_tdc1/cmp_tdc_core/circular_buffer_block/memory_block/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X98Y159.BQ     Tcko                  0.200   cmp_tdc1/cmp_tdc_core/data_formatting_block/local_utc<19>
                                                       cmp_tdc1/cmp_tdc_core/data_formatting_block/local_utc_17
    RAMB16_X4Y80.DIPA2   net (fanout=1)        0.290   cmp_tdc1/cmp_tdc_core/data_formatting_block/local_utc<17>
    RAMB16_X4Y80.CLKA    Trckd_DIPA  (-Th)     0.053   cmp_tdc1/cmp_tdc_core/circular_buffer_block/memory_block/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram
                                                       cmp_tdc1/cmp_tdc_core/circular_buffer_block/memory_block/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram
    -------------------------------------------------  ---------------------------
    Total                                      0.437ns (0.147ns logic, 0.290ns route)
                                                       (33.6% logic, 66.4% route)

--------------------------------------------------------------------------------

Paths for end point cmp_tdc1_clks_crossing/sfifo/ram/Mram_ram (RAMB8_X4Y62.ADDRAWRADDR8), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.399ns (requirement - (clock path skew + uncertainty - data path))
  Source:               cmp_tdc1_clks_crossing/sfifo/w_idx_bnry_3 (FF)
  Destination:          cmp_tdc1_clks_crossing/sfifo/ram/Mram_ram (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.404ns (Levels of Logic = 0)
  Clock Path Skew:      0.005ns (0.075 - 0.070)
  Source Clock:         tdc1_125m_clk rising at 8.000ns
  Destination Clock:    tdc1_125m_clk rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: cmp_tdc1_clks_crossing/sfifo/w_idx_bnry_3 to cmp_tdc1_clks_crossing/sfifo/ram/Mram_ram
    Location                 Delay type         Delay(ns)  Physical Resource
                                                           Logical Resource(s)
    -----------------------------------------------------  -------------------
    SLICE_X98Y125.CQ         Tcko                  0.200   cmp_tdc1_clks_crossing/sfifo/w_idx_bnry<3>
                                                           cmp_tdc1_clks_crossing/sfifo/w_idx_bnry_3
    RAMB8_X4Y62.ADDRAWRADDR8 net (fanout=4)        0.270   cmp_tdc1_clks_crossing/sfifo/w_idx_bnry<3>
    RAMB8_X4Y62.CLKAWRCLK    Trckc_ADDRA (-Th)     0.066   cmp_tdc1_clks_crossing/sfifo/ram/Mram_ram
                                                           cmp_tdc1_clks_crossing/sfifo/ram/Mram_ram
    -----------------------------------------------------  ---------------------------
    Total                                          0.404ns (0.134ns logic, 0.270ns route)
                                                           (33.2% logic, 66.8% route)

--------------------------------------------------------------------------------

Paths for end point cmp_tdc1_clks_rsts_mgment/acam_refclk_synch_2 (SLICE_X63Y174.DX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.399ns (requirement - (clock path skew + uncertainty - data path))
  Source:               cmp_tdc1_clks_rsts_mgment/acam_refclk_synch_1 (FF)
  Destination:          cmp_tdc1_clks_rsts_mgment/acam_refclk_synch_2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.399ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         tdc1_125m_clk rising at 8.000ns
  Destination Clock:    tdc1_125m_clk rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: cmp_tdc1_clks_rsts_mgment/acam_refclk_synch_1 to cmp_tdc1_clks_rsts_mgment/acam_refclk_synch_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X63Y174.CQ     Tcko                  0.198   cmp_tdc1_clks_rsts_mgment/acam_refclk_synch<2>
                                                       cmp_tdc1_clks_rsts_mgment/acam_refclk_synch_1
    SLICE_X63Y174.DX     net (fanout=2)        0.142   cmp_tdc1_clks_rsts_mgment/acam_refclk_synch<1>
    SLICE_X63Y174.CLK    Tckdi       (-Th)    -0.059   cmp_tdc1_clks_rsts_mgment/acam_refclk_synch<2>
                                                       cmp_tdc1_clks_rsts_mgment/acam_refclk_synch_2
    -------------------------------------------------  ---------------------------
    Total                                      0.399ns (0.257ns logic, 0.142ns route)
                                                       (64.4% logic, 35.6% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_tdc1_125m_clk_p_i = PERIOD TIMEGRP "tdc1_125m_clk_p_i" 8 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 4.876ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: cmp_tdc1/cmp_tdc_core/circular_buffer_block/memory_block/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram/CLKA
  Logical resource: cmp_tdc1/cmp_tdc_core/circular_buffer_block/memory_block/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram/CLKA
  Location pin: RAMB16_X3Y76.CLKA
  Clock network: tdc1_125m_clk
--------------------------------------------------------------------------------
Slack: 4.876ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKB)
  Physical resource: cmp_tdc1/cmp_tdc_core/circular_buffer_block/memory_block/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram/CLKB
  Logical resource: cmp_tdc1/cmp_tdc_core/circular_buffer_block/memory_block/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram/CLKB
  Location pin: RAMB16_X3Y76.CLKB
  Clock network: tdc1_125m_clk
--------------------------------------------------------------------------------
Slack: 4.876ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: cmp_tdc1/cmp_tdc_core/circular_buffer_block/memory_block/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram/CLKA
  Logical resource: cmp_tdc1/cmp_tdc_core/circular_buffer_block/memory_block/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram/CLKA
  Location pin: RAMB16_X4Y76.CLKA
  Clock network: tdc1_125m_clk
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_tdc2_tdc_125m_clk_p_i = PERIOD TIMEGRP 
"tdc2_125m_clk_p_i" 8 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   3.124ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_tdc2_tdc_125m_clk_p_i = PERIOD TIMEGRP "tdc2_125m_clk_p_i" 8 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 4.876ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: cmp_tdc2/cmp_tdc_core/circular_buffer_block/memory_block/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram/CLKA
  Logical resource: cmp_tdc2/cmp_tdc_core/circular_buffer_block/memory_block/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram/CLKA
  Location pin: RAMB16_X1Y26.CLKA
  Clock network: tdc2_125m_clk
--------------------------------------------------------------------------------
Slack: 4.876ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKB)
  Physical resource: cmp_tdc2/cmp_tdc_core/circular_buffer_block/memory_block/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram/CLKB
  Logical resource: cmp_tdc2/cmp_tdc_core/circular_buffer_block/memory_block/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram/CLKB
  Location pin: RAMB16_X1Y26.CLKB
  Clock network: tdc2_125m_clk
--------------------------------------------------------------------------------
Slack: 4.876ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: cmp_tdc2/cmp_tdc_core/circular_buffer_block/memory_block/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram/CLKA
  Logical resource: cmp_tdc2/cmp_tdc_core/circular_buffer_block/memory_block/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram/CLKA
  Location pin: RAMB16_X2Y26.CLKA
  Clock network: tdc2_125m_clk
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_tdc2_tdc_125m_clk_n_i = PERIOD TIMEGRP 
"tdc2_125m_clk_n_i" 8 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 458174 paths analyzed, 9894 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   7.737ns.
--------------------------------------------------------------------------------

Paths for end point cmp_tdc2/cmp_tdc_core/reg_control_block/tdc_config_wb_dat_o_31 (SLICE_X50Y34.D3), 85 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.263ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cmp_tdc2/cmp_tdc_core/reg_control_block/reg_adr_pipe0_7 (FF)
  Destination:          cmp_tdc2/cmp_tdc_core/reg_control_block/tdc_config_wb_dat_o_31 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.593ns (Levels of Logic = 5)
  Clock Path Skew:      -0.109ns (0.797 - 0.906)
  Source Clock:         tdc2_125m_clk rising at 0.000ns
  Destination Clock:    tdc2_125m_clk rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cmp_tdc2/cmp_tdc_core/reg_control_block/reg_adr_pipe0_7 to cmp_tdc2/cmp_tdc_core/reg_control_block/tdc_config_wb_dat_o_31
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X49Y29.CQ      Tcko                  0.391   cmp_tdc2/cmp_tdc_core/reg_control_block/reg_adr_pipe0<7>
                                                       cmp_tdc2/cmp_tdc_core/reg_control_block/reg_adr_pipe0_7
    SLICE_X49Y32.B4      net (fanout=13)       1.600   cmp_tdc2/cmp_tdc_core/reg_control_block/reg_adr_pipe0<7>
    SLICE_X49Y32.B       Tilo                  0.259   cmp_tdc2/cmp_tdc_core/reg_control_block/acam_config_10<29>
                                                       cmp_tdc2/cmp_tdc_core/reg_control_block/_n0745<7>11
    SLICE_X48Y43.D4      net (fanout=17)       1.399   cmp_tdc2/cmp_tdc_core/reg_control_block/_n0745<7>1
    SLICE_X48Y43.DMUX    Tilo                  0.261   cmp_tdc2/cmp_tdc_core/reg_control_block/_n0794
                                                       cmp_tdc2/cmp_tdc_core/reg_control_block/_n0801<7>1
    SLICE_X48Y43.B4      net (fanout=33)       1.162   cmp_tdc2/cmp_tdc_core/reg_control_block/_n0801
    SLICE_X48Y43.B       Tilo                  0.203   cmp_tdc2/cmp_tdc_core/reg_control_block/_n0794
                                                       cmp_tdc2/cmp_tdc_core/reg_control_block/Mmux_dat_out3002
    SLICE_X49Y42.A2      net (fanout=2)        0.603   cmp_tdc2/cmp_tdc_core/reg_control_block/Mmux_dat_out3001
    SLICE_X49Y42.A       Tilo                  0.259   cmp_tdc2/cmp_tdc_core/reg_control_block/start_phase<31>
                                                       cmp_tdc2/cmp_tdc_core/reg_control_block/Mmux_dat_out30016_SW0
    SLICE_X50Y34.D3      net (fanout=1)        1.115   N2122
    SLICE_X50Y34.CLK     Tas                   0.341   cmp_tdc2/cmp_tdc_core/reg_control_block/tdc_config_wb_dat_o<31>
                                                       cmp_tdc2/cmp_tdc_core/reg_control_block/Mmux_dat_out30017
                                                       cmp_tdc2/cmp_tdc_core/reg_control_block/tdc_config_wb_dat_o_31
    -------------------------------------------------  ---------------------------
    Total                                      7.593ns (1.714ns logic, 5.879ns route)
                                                       (22.6% logic, 77.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.768ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cmp_tdc2/cmp_tdc_core/reg_control_block/reg_adr_pipe0_7 (FF)
  Destination:          cmp_tdc2/cmp_tdc_core/reg_control_block/tdc_config_wb_dat_o_31 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.088ns (Levels of Logic = 5)
  Clock Path Skew:      -0.109ns (0.797 - 0.906)
  Source Clock:         tdc2_125m_clk rising at 0.000ns
  Destination Clock:    tdc2_125m_clk rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cmp_tdc2/cmp_tdc_core/reg_control_block/reg_adr_pipe0_7 to cmp_tdc2/cmp_tdc_core/reg_control_block/tdc_config_wb_dat_o_31
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X49Y29.CQ      Tcko                  0.391   cmp_tdc2/cmp_tdc_core/reg_control_block/reg_adr_pipe0<7>
                                                       cmp_tdc2/cmp_tdc_core/reg_control_block/reg_adr_pipe0_7
    SLICE_X49Y32.B4      net (fanout=13)       1.600   cmp_tdc2/cmp_tdc_core/reg_control_block/reg_adr_pipe0<7>
    SLICE_X49Y32.B       Tilo                  0.259   cmp_tdc2/cmp_tdc_core/reg_control_block/acam_config_10<29>
                                                       cmp_tdc2/cmp_tdc_core/reg_control_block/_n0745<7>11
    SLICE_X46Y41.A2      net (fanout=17)       1.558   cmp_tdc2/cmp_tdc_core/reg_control_block/_n0745<7>1
    SLICE_X46Y41.A       Tilo                  0.205   cmp_tdc2/cmp_tdc_core/reg_control_block/start_phase<22>
                                                       cmp_tdc2/cmp_tdc_core/reg_control_block/_n0808<7>1
    SLICE_X48Y43.B6      net (fanout=22)       0.554   cmp_tdc2/cmp_tdc_core/reg_control_block/_n0808
    SLICE_X48Y43.B       Tilo                  0.203   cmp_tdc2/cmp_tdc_core/reg_control_block/_n0794
                                                       cmp_tdc2/cmp_tdc_core/reg_control_block/Mmux_dat_out3002
    SLICE_X49Y42.A2      net (fanout=2)        0.603   cmp_tdc2/cmp_tdc_core/reg_control_block/Mmux_dat_out3001
    SLICE_X49Y42.A       Tilo                  0.259   cmp_tdc2/cmp_tdc_core/reg_control_block/start_phase<31>
                                                       cmp_tdc2/cmp_tdc_core/reg_control_block/Mmux_dat_out30016_SW0
    SLICE_X50Y34.D3      net (fanout=1)        1.115   N2122
    SLICE_X50Y34.CLK     Tas                   0.341   cmp_tdc2/cmp_tdc_core/reg_control_block/tdc_config_wb_dat_o<31>
                                                       cmp_tdc2/cmp_tdc_core/reg_control_block/Mmux_dat_out30017
                                                       cmp_tdc2/cmp_tdc_core/reg_control_block/tdc_config_wb_dat_o_31
    -------------------------------------------------  ---------------------------
    Total                                      7.088ns (1.658ns logic, 5.430ns route)
                                                       (23.4% logic, 76.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.900ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cmp_tdc2/cmp_tdc_core/reg_control_block/reg_adr_pipe0_6 (FF)
  Destination:          cmp_tdc2/cmp_tdc_core/reg_control_block/tdc_config_wb_dat_o_31 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.956ns (Levels of Logic = 5)
  Clock Path Skew:      -0.109ns (0.797 - 0.906)
  Source Clock:         tdc2_125m_clk rising at 0.000ns
  Destination Clock:    tdc2_125m_clk rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cmp_tdc2/cmp_tdc_core/reg_control_block/reg_adr_pipe0_6 to cmp_tdc2/cmp_tdc_core/reg_control_block/tdc_config_wb_dat_o_31
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X49Y29.AQ      Tcko                  0.391   cmp_tdc2/cmp_tdc_core/reg_control_block/reg_adr_pipe0<7>
                                                       cmp_tdc2/cmp_tdc_core/reg_control_block/reg_adr_pipe0_6
    SLICE_X49Y32.B3      net (fanout=13)       0.963   cmp_tdc2/cmp_tdc_core/reg_control_block/reg_adr_pipe0<6>
    SLICE_X49Y32.B       Tilo                  0.259   cmp_tdc2/cmp_tdc_core/reg_control_block/acam_config_10<29>
                                                       cmp_tdc2/cmp_tdc_core/reg_control_block/_n0745<7>11
    SLICE_X48Y43.D4      net (fanout=17)       1.399   cmp_tdc2/cmp_tdc_core/reg_control_block/_n0745<7>1
    SLICE_X48Y43.DMUX    Tilo                  0.261   cmp_tdc2/cmp_tdc_core/reg_control_block/_n0794
                                                       cmp_tdc2/cmp_tdc_core/reg_control_block/_n0801<7>1
    SLICE_X48Y43.B4      net (fanout=33)       1.162   cmp_tdc2/cmp_tdc_core/reg_control_block/_n0801
    SLICE_X48Y43.B       Tilo                  0.203   cmp_tdc2/cmp_tdc_core/reg_control_block/_n0794
                                                       cmp_tdc2/cmp_tdc_core/reg_control_block/Mmux_dat_out3002
    SLICE_X49Y42.A2      net (fanout=2)        0.603   cmp_tdc2/cmp_tdc_core/reg_control_block/Mmux_dat_out3001
    SLICE_X49Y42.A       Tilo                  0.259   cmp_tdc2/cmp_tdc_core/reg_control_block/start_phase<31>
                                                       cmp_tdc2/cmp_tdc_core/reg_control_block/Mmux_dat_out30016_SW0
    SLICE_X50Y34.D3      net (fanout=1)        1.115   N2122
    SLICE_X50Y34.CLK     Tas                   0.341   cmp_tdc2/cmp_tdc_core/reg_control_block/tdc_config_wb_dat_o<31>
                                                       cmp_tdc2/cmp_tdc_core/reg_control_block/Mmux_dat_out30017
                                                       cmp_tdc2/cmp_tdc_core/reg_control_block/tdc_config_wb_dat_o_31
    -------------------------------------------------  ---------------------------
    Total                                      6.956ns (1.714ns logic, 5.242ns route)
                                                       (24.6% logic, 75.4% route)

--------------------------------------------------------------------------------

Paths for end point cmp_tdc2/cmp_tdc_core/reg_control_block/tdc_config_wb_dat_o_24 (SLICE_X39Y30.B5), 144 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.284ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cmp_tdc2/cmp_tdc_core/reg_control_block/reg_adr_pipe0_7 (FF)
  Destination:          cmp_tdc2/cmp_tdc_core/reg_control_block/tdc_config_wb_dat_o_24 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.666ns (Levels of Logic = 5)
  Clock Path Skew:      -0.015ns (0.245 - 0.260)
  Source Clock:         tdc2_125m_clk rising at 0.000ns
  Destination Clock:    tdc2_125m_clk rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cmp_tdc2/cmp_tdc_core/reg_control_block/reg_adr_pipe0_7 to cmp_tdc2/cmp_tdc_core/reg_control_block/tdc_config_wb_dat_o_24
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X49Y29.CQ      Tcko                  0.391   cmp_tdc2/cmp_tdc_core/reg_control_block/reg_adr_pipe0<7>
                                                       cmp_tdc2/cmp_tdc_core/reg_control_block/reg_adr_pipe0_7
    SLICE_X49Y32.B4      net (fanout=13)       1.600   cmp_tdc2/cmp_tdc_core/reg_control_block/reg_adr_pipe0<7>
    SLICE_X49Y32.B       Tilo                  0.259   cmp_tdc2/cmp_tdc_core/reg_control_block/acam_config_10<29>
                                                       cmp_tdc2/cmp_tdc_core/reg_control_block/_n0745<7>11
    SLICE_X48Y43.D4      net (fanout=17)       1.399   cmp_tdc2/cmp_tdc_core/reg_control_block/_n0745<7>1
    SLICE_X48Y43.DMUX    Tilo                  0.261   cmp_tdc2/cmp_tdc_core/reg_control_block/_n0794
                                                       cmp_tdc2/cmp_tdc_core/reg_control_block/_n0801<7>1
    SLICE_X48Y43.C4      net (fanout=33)       0.351   cmp_tdc2/cmp_tdc_core/reg_control_block/_n0801
    SLICE_X48Y43.C       Tilo                  0.204   cmp_tdc2/cmp_tdc_core/reg_control_block/_n0794
                                                       cmp_tdc2/cmp_tdc_core/reg_control_block/Mmux_dat_out20221
    SLICE_X44Y38.D1      net (fanout=32)       1.136   cmp_tdc2/cmp_tdc_core/reg_control_block/Mmux_dat_out2022
    SLICE_X44Y38.CMUX    Topdc                 0.368   cmp_tdc2/cmp_tdc_core/reg_control_block/_n0816
                                                       cmp_tdc2/cmp_tdc_core/reg_control_block/Mmux_dat_out20416_SW1_F
                                                       cmp_tdc2/cmp_tdc_core/reg_control_block/Mmux_dat_out20416_SW1
    SLICE_X39Y30.B5      net (fanout=1)        1.375   N2791
    SLICE_X39Y30.CLK     Tas                   0.322   cmp_tdc2/cmp_tdc_core/reg_control_block/tdc_config_wb_dat_o<25>
                                                       cmp_tdc2/cmp_tdc_core/reg_control_block/Mmux_dat_out20417
                                                       cmp_tdc2/cmp_tdc_core/reg_control_block/tdc_config_wb_dat_o_24
    -------------------------------------------------  ---------------------------
    Total                                      7.666ns (1.805ns logic, 5.861ns route)
                                                       (23.5% logic, 76.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.427ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cmp_tdc2/cmp_tdc_core/reg_control_block/reg_adr_pipe0_7 (FF)
  Destination:          cmp_tdc2/cmp_tdc_core/reg_control_block/tdc_config_wb_dat_o_24 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.523ns (Levels of Logic = 5)
  Clock Path Skew:      -0.015ns (0.245 - 0.260)
  Source Clock:         tdc2_125m_clk rising at 0.000ns
  Destination Clock:    tdc2_125m_clk rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cmp_tdc2/cmp_tdc_core/reg_control_block/reg_adr_pipe0_7 to cmp_tdc2/cmp_tdc_core/reg_control_block/tdc_config_wb_dat_o_24
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X49Y29.CQ      Tcko                  0.391   cmp_tdc2/cmp_tdc_core/reg_control_block/reg_adr_pipe0<7>
                                                       cmp_tdc2/cmp_tdc_core/reg_control_block/reg_adr_pipe0_7
    SLICE_X49Y32.B4      net (fanout=13)       1.600   cmp_tdc2/cmp_tdc_core/reg_control_block/reg_adr_pipe0<7>
    SLICE_X49Y32.B       Tilo                  0.259   cmp_tdc2/cmp_tdc_core/reg_control_block/acam_config_10<29>
                                                       cmp_tdc2/cmp_tdc_core/reg_control_block/_n0745<7>11
    SLICE_X48Y43.D4      net (fanout=17)       1.399   cmp_tdc2/cmp_tdc_core/reg_control_block/_n0745<7>1
    SLICE_X48Y43.D       Tilo                  0.203   cmp_tdc2/cmp_tdc_core/reg_control_block/_n0794
                                                       cmp_tdc2/cmp_tdc_core/reg_control_block/_n0794<7>1
    SLICE_X47Y42.A3      net (fanout=33)       0.584   cmp_tdc2/cmp_tdc_core/reg_control_block/_n0794
    SLICE_X47Y42.A       Tilo                  0.259   cmp_tdc2/cmp_tdc_core/reg_control_block/Mmux_dat_out602
                                                       cmp_tdc2/cmp_tdc_core/reg_control_block/Mmux_dat_out2042
    SLICE_X44Y38.CX      net (fanout=2)        0.967   cmp_tdc2/cmp_tdc_core/reg_control_block/Mmux_dat_out2041
    SLICE_X44Y38.CMUX    Tcxc                  0.164   cmp_tdc2/cmp_tdc_core/reg_control_block/_n0816
                                                       cmp_tdc2/cmp_tdc_core/reg_control_block/Mmux_dat_out20416_SW1
    SLICE_X39Y30.B5      net (fanout=1)        1.375   N2791
    SLICE_X39Y30.CLK     Tas                   0.322   cmp_tdc2/cmp_tdc_core/reg_control_block/tdc_config_wb_dat_o<25>
                                                       cmp_tdc2/cmp_tdc_core/reg_control_block/Mmux_dat_out20417
                                                       cmp_tdc2/cmp_tdc_core/reg_control_block/tdc_config_wb_dat_o_24
    -------------------------------------------------  ---------------------------
    Total                                      7.523ns (1.598ns logic, 5.925ns route)
                                                       (21.2% logic, 78.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.444ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cmp_tdc2/cmp_tdc_core/reg_control_block/reg_adr_pipe0_7 (FF)
  Destination:          cmp_tdc2/cmp_tdc_core/reg_control_block/tdc_config_wb_dat_o_24 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.506ns (Levels of Logic = 5)
  Clock Path Skew:      -0.015ns (0.245 - 0.260)
  Source Clock:         tdc2_125m_clk rising at 0.000ns
  Destination Clock:    tdc2_125m_clk rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cmp_tdc2/cmp_tdc_core/reg_control_block/reg_adr_pipe0_7 to cmp_tdc2/cmp_tdc_core/reg_control_block/tdc_config_wb_dat_o_24
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X49Y29.CQ      Tcko                  0.391   cmp_tdc2/cmp_tdc_core/reg_control_block/reg_adr_pipe0<7>
                                                       cmp_tdc2/cmp_tdc_core/reg_control_block/reg_adr_pipe0_7
    SLICE_X49Y32.B4      net (fanout=13)       1.600   cmp_tdc2/cmp_tdc_core/reg_control_block/reg_adr_pipe0<7>
    SLICE_X49Y32.B       Tilo                  0.259   cmp_tdc2/cmp_tdc_core/reg_control_block/acam_config_10<29>
                                                       cmp_tdc2/cmp_tdc_core/reg_control_block/_n0745<7>11
    SLICE_X48Y43.D4      net (fanout=17)       1.399   cmp_tdc2/cmp_tdc_core/reg_control_block/_n0745<7>1
    SLICE_X48Y43.DMUX    Tilo                  0.261   cmp_tdc2/cmp_tdc_core/reg_control_block/_n0794
                                                       cmp_tdc2/cmp_tdc_core/reg_control_block/_n0801<7>1
    SLICE_X47Y42.A5      net (fanout=33)       0.509   cmp_tdc2/cmp_tdc_core/reg_control_block/_n0801
    SLICE_X47Y42.A       Tilo                  0.259   cmp_tdc2/cmp_tdc_core/reg_control_block/Mmux_dat_out602
                                                       cmp_tdc2/cmp_tdc_core/reg_control_block/Mmux_dat_out2042
    SLICE_X44Y38.CX      net (fanout=2)        0.967   cmp_tdc2/cmp_tdc_core/reg_control_block/Mmux_dat_out2041
    SLICE_X44Y38.CMUX    Tcxc                  0.164   cmp_tdc2/cmp_tdc_core/reg_control_block/_n0816
                                                       cmp_tdc2/cmp_tdc_core/reg_control_block/Mmux_dat_out20416_SW1
    SLICE_X39Y30.B5      net (fanout=1)        1.375   N2791
    SLICE_X39Y30.CLK     Tas                   0.322   cmp_tdc2/cmp_tdc_core/reg_control_block/tdc_config_wb_dat_o<25>
                                                       cmp_tdc2/cmp_tdc_core/reg_control_block/Mmux_dat_out20417
                                                       cmp_tdc2/cmp_tdc_core/reg_control_block/tdc_config_wb_dat_o_24
    -------------------------------------------------  ---------------------------
    Total                                      7.506ns (1.656ns logic, 5.850ns route)
                                                       (22.1% logic, 77.9% route)

--------------------------------------------------------------------------------

Paths for end point cmp_tdc2/cmp_tdc_core/reg_control_block/tdc_config_wb_dat_o_26 (SLICE_X41Y29.B3), 85 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.284ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cmp_tdc2/cmp_tdc_core/reg_control_block/reg_adr_pipe0_7 (FF)
  Destination:          cmp_tdc2/cmp_tdc_core/reg_control_block/tdc_config_wb_dat_o_26 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.665ns (Levels of Logic = 5)
  Clock Path Skew:      -0.016ns (0.244 - 0.260)
  Source Clock:         tdc2_125m_clk rising at 0.000ns
  Destination Clock:    tdc2_125m_clk rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cmp_tdc2/cmp_tdc_core/reg_control_block/reg_adr_pipe0_7 to cmp_tdc2/cmp_tdc_core/reg_control_block/tdc_config_wb_dat_o_26
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X49Y29.CQ      Tcko                  0.391   cmp_tdc2/cmp_tdc_core/reg_control_block/reg_adr_pipe0<7>
                                                       cmp_tdc2/cmp_tdc_core/reg_control_block/reg_adr_pipe0_7
    SLICE_X49Y32.B4      net (fanout=13)       1.600   cmp_tdc2/cmp_tdc_core/reg_control_block/reg_adr_pipe0<7>
    SLICE_X49Y32.B       Tilo                  0.259   cmp_tdc2/cmp_tdc_core/reg_control_block/acam_config_10<29>
                                                       cmp_tdc2/cmp_tdc_core/reg_control_block/_n0745<7>11
    SLICE_X48Y43.D4      net (fanout=17)       1.399   cmp_tdc2/cmp_tdc_core/reg_control_block/_n0745<7>1
    SLICE_X48Y43.D       Tilo                  0.203   cmp_tdc2/cmp_tdc_core/reg_control_block/_n0794
                                                       cmp_tdc2/cmp_tdc_core/reg_control_block/_n0794<7>1
    SLICE_X46Y41.D4      net (fanout=33)       0.695   cmp_tdc2/cmp_tdc_core/reg_control_block/_n0794
    SLICE_X46Y41.D       Tilo                  0.205   cmp_tdc2/cmp_tdc_core/reg_control_block/start_phase<22>
                                                       cmp_tdc2/cmp_tdc_core/reg_control_block/Mmux_dat_out2282
    SLICE_X46Y39.A4      net (fanout=2)        0.694   cmp_tdc2/cmp_tdc_core/reg_control_block/Mmux_dat_out2281
    SLICE_X46Y39.A       Tilo                  0.205   cmp_tdc2/cmp_tdc_core/reg_control_block/Mmux_dat_out228
                                                       cmp_tdc2/cmp_tdc_core/reg_control_block/Mmux_dat_out22816_SW0
    SLICE_X41Y29.B3      net (fanout=1)        1.692   N2784
    SLICE_X41Y29.CLK     Tas                   0.322   cmp_tdc2/cmp_tdc_core/reg_control_block/tdc_config_wb_dat_o<27>
                                                       cmp_tdc2/cmp_tdc_core/reg_control_block/Mmux_dat_out22817
                                                       cmp_tdc2/cmp_tdc_core/reg_control_block/tdc_config_wb_dat_o_26
    -------------------------------------------------  ---------------------------
    Total                                      7.665ns (1.585ns logic, 6.080ns route)
                                                       (20.7% logic, 79.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.308ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cmp_tdc2/cmp_tdc_core/reg_control_block/reg_adr_pipe0_7 (FF)
  Destination:          cmp_tdc2/cmp_tdc_core/reg_control_block/tdc_config_wb_dat_o_26 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.641ns (Levels of Logic = 5)
  Clock Path Skew:      -0.016ns (0.244 - 0.260)
  Source Clock:         tdc2_125m_clk rising at 0.000ns
  Destination Clock:    tdc2_125m_clk rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cmp_tdc2/cmp_tdc_core/reg_control_block/reg_adr_pipe0_7 to cmp_tdc2/cmp_tdc_core/reg_control_block/tdc_config_wb_dat_o_26
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X49Y29.CQ      Tcko                  0.391   cmp_tdc2/cmp_tdc_core/reg_control_block/reg_adr_pipe0<7>
                                                       cmp_tdc2/cmp_tdc_core/reg_control_block/reg_adr_pipe0_7
    SLICE_X49Y32.B4      net (fanout=13)       1.600   cmp_tdc2/cmp_tdc_core/reg_control_block/reg_adr_pipe0<7>
    SLICE_X49Y32.B       Tilo                  0.259   cmp_tdc2/cmp_tdc_core/reg_control_block/acam_config_10<29>
                                                       cmp_tdc2/cmp_tdc_core/reg_control_block/_n0745<7>11
    SLICE_X48Y43.D4      net (fanout=17)       1.399   cmp_tdc2/cmp_tdc_core/reg_control_block/_n0745<7>1
    SLICE_X48Y43.DMUX    Tilo                  0.261   cmp_tdc2/cmp_tdc_core/reg_control_block/_n0794
                                                       cmp_tdc2/cmp_tdc_core/reg_control_block/_n0801<7>1
    SLICE_X46Y41.D6      net (fanout=33)       0.613   cmp_tdc2/cmp_tdc_core/reg_control_block/_n0801
    SLICE_X46Y41.D       Tilo                  0.205   cmp_tdc2/cmp_tdc_core/reg_control_block/start_phase<22>
                                                       cmp_tdc2/cmp_tdc_core/reg_control_block/Mmux_dat_out2282
    SLICE_X46Y39.A4      net (fanout=2)        0.694   cmp_tdc2/cmp_tdc_core/reg_control_block/Mmux_dat_out2281
    SLICE_X46Y39.A       Tilo                  0.205   cmp_tdc2/cmp_tdc_core/reg_control_block/Mmux_dat_out228
                                                       cmp_tdc2/cmp_tdc_core/reg_control_block/Mmux_dat_out22816_SW0
    SLICE_X41Y29.B3      net (fanout=1)        1.692   N2784
    SLICE_X41Y29.CLK     Tas                   0.322   cmp_tdc2/cmp_tdc_core/reg_control_block/tdc_config_wb_dat_o<27>
                                                       cmp_tdc2/cmp_tdc_core/reg_control_block/Mmux_dat_out22817
                                                       cmp_tdc2/cmp_tdc_core/reg_control_block/tdc_config_wb_dat_o_26
    -------------------------------------------------  ---------------------------
    Total                                      7.641ns (1.643ns logic, 5.998ns route)
                                                       (21.5% logic, 78.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.492ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cmp_tdc2/cmp_tdc_core/reg_control_block/reg_adr_pipe0_7 (FF)
  Destination:          cmp_tdc2/cmp_tdc_core/reg_control_block/tdc_config_wb_dat_o_26 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.457ns (Levels of Logic = 5)
  Clock Path Skew:      -0.016ns (0.244 - 0.260)
  Source Clock:         tdc2_125m_clk rising at 0.000ns
  Destination Clock:    tdc2_125m_clk rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cmp_tdc2/cmp_tdc_core/reg_control_block/reg_adr_pipe0_7 to cmp_tdc2/cmp_tdc_core/reg_control_block/tdc_config_wb_dat_o_26
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X49Y29.CQ      Tcko                  0.391   cmp_tdc2/cmp_tdc_core/reg_control_block/reg_adr_pipe0<7>
                                                       cmp_tdc2/cmp_tdc_core/reg_control_block/reg_adr_pipe0_7
    SLICE_X49Y32.B4      net (fanout=13)       1.600   cmp_tdc2/cmp_tdc_core/reg_control_block/reg_adr_pipe0<7>
    SLICE_X49Y32.B       Tilo                  0.259   cmp_tdc2/cmp_tdc_core/reg_control_block/acam_config_10<29>
                                                       cmp_tdc2/cmp_tdc_core/reg_control_block/_n0745<7>11
    SLICE_X46Y41.A2      net (fanout=17)       1.558   cmp_tdc2/cmp_tdc_core/reg_control_block/_n0745<7>1
    SLICE_X46Y41.A       Tilo                  0.205   cmp_tdc2/cmp_tdc_core/reg_control_block/start_phase<22>
                                                       cmp_tdc2/cmp_tdc_core/reg_control_block/_n0808<7>1
    SLICE_X46Y41.D3      net (fanout=22)       0.326   cmp_tdc2/cmp_tdc_core/reg_control_block/_n0808
    SLICE_X46Y41.D       Tilo                  0.205   cmp_tdc2/cmp_tdc_core/reg_control_block/start_phase<22>
                                                       cmp_tdc2/cmp_tdc_core/reg_control_block/Mmux_dat_out2282
    SLICE_X46Y39.A4      net (fanout=2)        0.694   cmp_tdc2/cmp_tdc_core/reg_control_block/Mmux_dat_out2281
    SLICE_X46Y39.A       Tilo                  0.205   cmp_tdc2/cmp_tdc_core/reg_control_block/Mmux_dat_out228
                                                       cmp_tdc2/cmp_tdc_core/reg_control_block/Mmux_dat_out22816_SW0
    SLICE_X41Y29.B3      net (fanout=1)        1.692   N2784
    SLICE_X41Y29.CLK     Tas                   0.322   cmp_tdc2/cmp_tdc_core/reg_control_block/tdc_config_wb_dat_o<27>
                                                       cmp_tdc2/cmp_tdc_core/reg_control_block/Mmux_dat_out22817
                                                       cmp_tdc2/cmp_tdc_core/reg_control_block/tdc_config_wb_dat_o_26
    -------------------------------------------------  ---------------------------
    Total                                      7.457ns (1.587ns logic, 5.870ns route)
                                                       (21.3% logic, 78.7% route)

--------------------------------------------------------------------------------

Hold Paths: TS_tdc2_tdc_125m_clk_n_i = PERIOD TIMEGRP "tdc2_125m_clk_n_i" 8 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point cmp_tdc2/cmp_tdc_core/circular_buffer_block/memory_block/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram (RAMB16_X2Y26.DIA25), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.335ns (requirement - (clock path skew + uncertainty - data path))
  Source:               cmp_tdc2/cmp_tdc_core/data_formatting_block/un_retrig_nb_offset_4 (FF)
  Destination:          cmp_tdc2/cmp_tdc_core/circular_buffer_block/memory_block/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.340ns (Levels of Logic = 0)
  Clock Path Skew:      0.005ns (0.069 - 0.064)
  Source Clock:         tdc2_125m_clk rising at 8.000ns
  Destination Clock:    tdc2_125m_clk rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: cmp_tdc2/cmp_tdc_core/data_formatting_block/un_retrig_nb_offset_4 to cmp_tdc2/cmp_tdc_core/circular_buffer_block/memory_block/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X43Y54.AQ      Tcko                  0.198   cmp_tdc2/cmp_tdc_core/data_formatting_block/un_retrig_nb_offset<7>
                                                       cmp_tdc2/cmp_tdc_core/data_formatting_block/un_retrig_nb_offset_4
    RAMB16_X2Y26.DIA25   net (fanout=2)        0.195   cmp_tdc2/cmp_tdc_core/data_formatting_block/un_retrig_nb_offset<4>
    RAMB16_X2Y26.CLKA    Trckd_DIA   (-Th)     0.053   cmp_tdc2/cmp_tdc_core/circular_buffer_block/memory_block/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram
                                                       cmp_tdc2/cmp_tdc_core/circular_buffer_block/memory_block/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram
    -------------------------------------------------  ---------------------------
    Total                                      0.340ns (0.145ns logic, 0.195ns route)
                                                       (42.6% logic, 57.4% route)

--------------------------------------------------------------------------------

Paths for end point cmp_tdc2/cmp_tdc_core/reg_control_block/acam_config_0_6 (SLICE_X57Y30.SR), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.351ns (requirement - (clock path skew + uncertainty - data path))
  Source:               cmp_tdc2_clks_rsts_mgment/internal_rst_synch_1_2 (FF)
  Destination:          cmp_tdc2/cmp_tdc_core/reg_control_block/acam_config_0_6 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.354ns (Levels of Logic = 0)
  Clock Path Skew:      0.003ns (0.079 - 0.076)
  Source Clock:         tdc2_125m_clk rising at 8.000ns
  Destination Clock:    tdc2_125m_clk rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: cmp_tdc2_clks_rsts_mgment/internal_rst_synch_1_2 to cmp_tdc2/cmp_tdc_core/reg_control_block/acam_config_0_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X58Y31.BQ      Tcko                  0.200   cmp_tdc2_clks_rsts_mgment/internal_rst_synch_1_3
                                                       cmp_tdc2_clks_rsts_mgment/internal_rst_synch_1_2
    SLICE_X57Y30.SR      net (fanout=167)      0.281   cmp_tdc2_clks_rsts_mgment/internal_rst_synch_1_2
    SLICE_X57Y30.CLK     Tcksr       (-Th)     0.127   cmp_tdc2/cmp_tdc_core/reg_control_block/acam_config_0<6>
                                                       cmp_tdc2/cmp_tdc_core/reg_control_block/acam_config_0_6
    -------------------------------------------------  ---------------------------
    Total                                      0.354ns (0.073ns logic, 0.281ns route)
                                                       (20.6% logic, 79.4% route)

--------------------------------------------------------------------------------

Paths for end point cmp_tdc2/cmp_tdc_core/reg_control_block/acam_config_5_5 (SLICE_X55Y31.SR), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.378ns (requirement - (clock path skew + uncertainty - data path))
  Source:               cmp_tdc2_clks_rsts_mgment/internal_rst_synch_1_2 (FF)
  Destination:          cmp_tdc2/cmp_tdc_core/reg_control_block/acam_config_5_5 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.384ns (Levels of Logic = 0)
  Clock Path Skew:      0.006ns (0.082 - 0.076)
  Source Clock:         tdc2_125m_clk rising at 8.000ns
  Destination Clock:    tdc2_125m_clk rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: cmp_tdc2_clks_rsts_mgment/internal_rst_synch_1_2 to cmp_tdc2/cmp_tdc_core/reg_control_block/acam_config_5_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X58Y31.BQ      Tcko                  0.200   cmp_tdc2_clks_rsts_mgment/internal_rst_synch_1_3
                                                       cmp_tdc2_clks_rsts_mgment/internal_rst_synch_1_2
    SLICE_X55Y31.SR      net (fanout=167)      0.312   cmp_tdc2_clks_rsts_mgment/internal_rst_synch_1_2
    SLICE_X55Y31.CLK     Tcksr       (-Th)     0.128   cmp_tdc2/cmp_tdc_core/reg_control_block/acam_config_5<7>
                                                       cmp_tdc2/cmp_tdc_core/reg_control_block/acam_config_5_5
    -------------------------------------------------  ---------------------------
    Total                                      0.384ns (0.072ns logic, 0.312ns route)
                                                       (18.8% logic, 81.3% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_tdc2_tdc_125m_clk_n_i = PERIOD TIMEGRP "tdc2_125m_clk_n_i" 8 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 4.876ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: cmp_tdc2/cmp_tdc_core/circular_buffer_block/memory_block/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram/CLKA
  Logical resource: cmp_tdc2/cmp_tdc_core/circular_buffer_block/memory_block/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram/CLKA
  Location pin: RAMB16_X1Y26.CLKA
  Clock network: tdc2_125m_clk
--------------------------------------------------------------------------------
Slack: 4.876ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKB)
  Physical resource: cmp_tdc2/cmp_tdc_core/circular_buffer_block/memory_block/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram/CLKB
  Logical resource: cmp_tdc2/cmp_tdc_core/circular_buffer_block/memory_block/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram/CLKB
  Location pin: RAMB16_X1Y26.CLKB
  Clock network: tdc2_125m_clk
--------------------------------------------------------------------------------
Slack: 4.876ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: cmp_tdc2/cmp_tdc_core/circular_buffer_block/memory_block/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram/CLKA
  Logical resource: cmp_tdc2/cmp_tdc_core/circular_buffer_block/memory_block/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram/CLKA
  Location pin: RAMB16_X2Y26.CLKA
  Clock network: tdc2_125m_clk
--------------------------------------------------------------------------------

================================================================================
Timing constraint: ts_ignore_xclock1 = MAXDELAY FROM TIMEGRP "clk_62m5_sys" TO 
TIMEGRP         "tdc2_125m_clk" 20 ns DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: ts_ignore_xclock2 = MAXDELAY FROM TIMEGRP "tdc2_125m_clk" TO 
TIMEGRP         "clk_62m5_sys" 20 ns DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 40 paths analyzed, 38 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   2.860ns.
--------------------------------------------------------------------------------

Paths for end point tdc2_irq_synch_0 (SLICE_X68Y77.AX), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    17.140ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cmp_tdc2/cmp_tdc_eic/eic_irq_controller_inst/wb_irq_o (FF)
  Destination:          tdc2_irq_synch_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      2.860ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         tdc2_125m_clk rising at 0.000ns
  Destination Clock:    clk_62m5_sys rising
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: cmp_tdc2/cmp_tdc_eic/eic_irq_controller_inst/wb_irq_o to tdc2_irq_synch_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X64Y46.CQ      Tcko                  0.447   cmp_tdc2/cmp_tdc_eic/eic_irq_controller_inst/wb_irq_o
                                                       cmp_tdc2/cmp_tdc_eic/eic_irq_controller_inst/wb_irq_o
    SLICE_X68Y77.AX      net (fanout=1)        2.327   cmp_tdc2/cmp_tdc_eic/eic_irq_controller_inst/wb_irq_o
    SLICE_X68Y77.CLK     Tdick                 0.086   tdc2_irq_synch<1>
                                                       tdc2_irq_synch_0
    -------------------------------------------------  ---------------------------
    Total                                      2.860ns (0.533ns logic, 2.327ns route)
                                                       (18.6% logic, 81.4% route)

--------------------------------------------------------------------------------

Paths for end point cmp_tdc2/cmp_wrabbit_synch/wrabbit_en_sync_0 (SLICE_X56Y64.AX), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    17.263ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cmp_tdc2/cmp_tdc_core/reg_control_block/wrabbit_ctrl_reg_0 (FF)
  Destination:          cmp_tdc2/cmp_wrabbit_synch/wrabbit_en_sync_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      2.737ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         tdc2_125m_clk rising at 0.000ns
  Destination Clock:    clk_62m5_sys rising
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: cmp_tdc2/cmp_tdc_core/reg_control_block/wrabbit_ctrl_reg_0 to cmp_tdc2/cmp_wrabbit_synch/wrabbit_en_sync_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X49Y40.AQ      Tcko                  0.391   cmp_tdc2/cmp_tdc_core/reg_control_block/wrabbit_ctrl_reg<3>
                                                       cmp_tdc2/cmp_tdc_core/reg_control_block/wrabbit_ctrl_reg_0
    SLICE_X56Y64.AX      net (fanout=3)        2.260   cmp_tdc2/cmp_tdc_core/reg_control_block/wrabbit_ctrl_reg<0>
    SLICE_X56Y64.CLK     Tdick                 0.086   cmp_tdc2/cmp_wrabbit_synch/wrabbit_en_sync<1>
                                                       cmp_tdc2/cmp_wrabbit_synch/wrabbit_en_sync_0
    -------------------------------------------------  ---------------------------
    Total                                      2.737ns (0.477ns logic, 2.260ns route)
                                                       (17.4% logic, 82.6% route)

--------------------------------------------------------------------------------

Paths for end point cmp_tdc2_clks_rsts_mgment/send_dac_word_p_synch_0 (SLICE_X53Y40.AX), 3 paths
--------------------------------------------------------------------------------
Slack (setup paths):    17.600ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cmp_tdc2/cmp_tdc_core/reg_control_block/Pulse_stretcher/counter_2 (FF)
  Destination:          cmp_tdc2_clks_rsts_mgment/send_dac_word_p_synch_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      2.400ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         tdc2_125m_clk rising at 0.000ns
  Destination Clock:    clk_62m5_sys rising
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: cmp_tdc2/cmp_tdc_core/reg_control_block/Pulse_stretcher/counter_2 to cmp_tdc2_clks_rsts_mgment/send_dac_word_p_synch_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X52Y32.DMUX    Tshcko                0.488   cmp_tdc2/cmp_tdc_core/reg_control_block/Pulse_stretcher/counter<1>
                                                       cmp_tdc2/cmp_tdc_core/reg_control_block/Pulse_stretcher/counter_2
    SLICE_X52Y32.D1      net (fanout=2)        0.516   cmp_tdc2/cmp_tdc_core/reg_control_block/Pulse_stretcher/counter<2>
    SLICE_X52Y32.D       Tilo                  0.203   cmp_tdc2/cmp_tdc_core/reg_control_block/Pulse_stretcher/counter<1>
                                                       cmp_tdc2/cmp_tdc_core/reg_control_block/pulse_extender_en1
    SLICE_X53Y40.AX      net (fanout=1)        1.130   tdc2_send_dac_word_p
    SLICE_X53Y40.CLK     Tdick                 0.063   cmp_tdc2_clks_rsts_mgment/send_dac_word_p_synch<2>
                                                       cmp_tdc2_clks_rsts_mgment/send_dac_word_p_synch_0
    -------------------------------------------------  ---------------------------
    Total                                      2.400ns (0.754ns logic, 1.646ns route)
                                                       (31.4% logic, 68.6% route)

--------------------------------------------------------------------------------
Slack (setup paths):    17.688ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cmp_tdc2/cmp_tdc_core/reg_control_block/Pulse_stretcher/counter_1 (FF)
  Destination:          cmp_tdc2_clks_rsts_mgment/send_dac_word_p_synch_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      2.312ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         tdc2_125m_clk rising at 0.000ns
  Destination Clock:    clk_62m5_sys rising
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: cmp_tdc2/cmp_tdc_core/reg_control_block/Pulse_stretcher/counter_1 to cmp_tdc2_clks_rsts_mgment/send_dac_word_p_synch_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X52Y32.CQ      Tcko                  0.447   cmp_tdc2/cmp_tdc_core/reg_control_block/Pulse_stretcher/counter<1>
                                                       cmp_tdc2/cmp_tdc_core/reg_control_block/Pulse_stretcher/counter_1
    SLICE_X52Y32.D2      net (fanout=2)        0.469   cmp_tdc2/cmp_tdc_core/reg_control_block/Pulse_stretcher/counter<1>
    SLICE_X52Y32.D       Tilo                  0.203   cmp_tdc2/cmp_tdc_core/reg_control_block/Pulse_stretcher/counter<1>
                                                       cmp_tdc2/cmp_tdc_core/reg_control_block/pulse_extender_en1
    SLICE_X53Y40.AX      net (fanout=1)        1.130   tdc2_send_dac_word_p
    SLICE_X53Y40.CLK     Tdick                 0.063   cmp_tdc2_clks_rsts_mgment/send_dac_word_p_synch<2>
                                                       cmp_tdc2_clks_rsts_mgment/send_dac_word_p_synch_0
    -------------------------------------------------  ---------------------------
    Total                                      2.312ns (0.713ns logic, 1.599ns route)
                                                       (30.8% logic, 69.2% route)

--------------------------------------------------------------------------------
Slack (setup paths):    17.786ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cmp_tdc2/cmp_tdc_core/reg_control_block/Pulse_stretcher/counter_0 (FF)
  Destination:          cmp_tdc2_clks_rsts_mgment/send_dac_word_p_synch_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      2.214ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         tdc2_125m_clk rising at 0.000ns
  Destination Clock:    clk_62m5_sys rising
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: cmp_tdc2/cmp_tdc_core/reg_control_block/Pulse_stretcher/counter_0 to cmp_tdc2_clks_rsts_mgment/send_dac_word_p_synch_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X52Y32.CMUX    Tshcko                0.488   cmp_tdc2/cmp_tdc_core/reg_control_block/Pulse_stretcher/counter<1>
                                                       cmp_tdc2/cmp_tdc_core/reg_control_block/Pulse_stretcher/counter_0
    SLICE_X52Y32.D3      net (fanout=2)        0.330   cmp_tdc2/cmp_tdc_core/reg_control_block/Pulse_stretcher/counter<0>
    SLICE_X52Y32.D       Tilo                  0.203   cmp_tdc2/cmp_tdc_core/reg_control_block/Pulse_stretcher/counter<1>
                                                       cmp_tdc2/cmp_tdc_core/reg_control_block/pulse_extender_en1
    SLICE_X53Y40.AX      net (fanout=1)        1.130   tdc2_send_dac_word_p
    SLICE_X53Y40.CLK     Tdick                 0.063   cmp_tdc2_clks_rsts_mgment/send_dac_word_p_synch<2>
                                                       cmp_tdc2_clks_rsts_mgment/send_dac_word_p_synch_0
    -------------------------------------------------  ---------------------------
    Total                                      2.214ns (0.754ns logic, 1.460ns route)
                                                       (34.1% logic, 65.9% route)

--------------------------------------------------------------------------------
Hold Paths: ts_ignore_xclock2 = MAXDELAY FROM TIMEGRP "tdc2_125m_clk" TO TIMEGRP         "clk_62m5_sys" 20 ns DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point cmp_tdc2_clks_crossing/sfifo/Mshreg_w_idx_shift_r_3_1 (SLICE_X64Y72.CX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.681ns (requirement - (clock path skew + uncertainty - data path))
  Source:               cmp_tdc2_clks_crossing/sfifo/w_idx_gray_1 (FF)
  Destination:          cmp_tdc2_clks_crossing/sfifo/Mshreg_w_idx_shift_r_3_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.681ns (Levels of Logic = 0)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         tdc2_125m_clk rising at 0.000ns
  Destination Clock:    clk_62m5_sys rising
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: cmp_tdc2_clks_crossing/sfifo/w_idx_gray_1 to cmp_tdc2_clks_crossing/sfifo/Mshreg_w_idx_shift_r_3_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X50Y72.AQ      Tcko                  0.200   cmp_tdc2_clks_crossing/sfifo/w_idx_bnry<3>
                                                       cmp_tdc2_clks_crossing/sfifo/w_idx_gray_1
    SLICE_X64Y72.CX      net (fanout=1)        0.526   cmp_tdc2_clks_crossing/sfifo/w_idx_gray<1>
    SLICE_X64Y72.CLK     Tdh         (-Th)     0.045   cmp_tdc2_clks_crossing/sfifo/r_idx_shift_a_3<2>
                                                       cmp_tdc2_clks_crossing/sfifo/Mshreg_w_idx_shift_r_3_1
    -------------------------------------------------  ---------------------------
    Total                                      0.681ns (0.155ns logic, 0.526ns route)
                                                       (22.8% logic, 77.2% route)
--------------------------------------------------------------------------------

Paths for end point cmp_tdc2_clks_crossing/sfifo/Mshreg_w_idx_shift_r_3_0 (SLICE_X64Y72.DX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.731ns (requirement - (clock path skew + uncertainty - data path))
  Source:               cmp_tdc2_clks_crossing/sfifo/w_idx_gray_0 (FF)
  Destination:          cmp_tdc2_clks_crossing/sfifo/Mshreg_w_idx_shift_r_3_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.731ns (Levels of Logic = 0)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         tdc2_125m_clk rising at 0.000ns
  Destination Clock:    clk_62m5_sys rising
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: cmp_tdc2_clks_crossing/sfifo/w_idx_gray_0 to cmp_tdc2_clks_crossing/sfifo/Mshreg_w_idx_shift_r_3_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X51Y72.CMUX    Tshcko                0.244   cmp_tdc2_clks_crossing/sfifo/w_idx_bnry<2>
                                                       cmp_tdc2_clks_crossing/sfifo/w_idx_gray_0
    SLICE_X64Y72.DX      net (fanout=1)        0.587   cmp_tdc2_clks_crossing/sfifo/w_idx_gray<0>
    SLICE_X64Y72.CLK     Tdh         (-Th)     0.100   cmp_tdc2_clks_crossing/sfifo/r_idx_shift_a_3<2>
                                                       cmp_tdc2_clks_crossing/sfifo/Mshreg_w_idx_shift_r_3_0
    -------------------------------------------------  ---------------------------
    Total                                      0.731ns (0.144ns logic, 0.587ns route)
                                                       (19.7% logic, 80.3% route)
--------------------------------------------------------------------------------

Paths for end point cmp_tdc2_clks_crossing/mfifo/Mshreg_r_idx_shift_w_3_1 (SLICE_X56Y77.BI), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.773ns (requirement - (clock path skew + uncertainty - data path))
  Source:               cmp_tdc2_clks_crossing/mfifo/r_idx_gray_1 (FF)
  Destination:          cmp_tdc2_clks_crossing/mfifo/Mshreg_r_idx_shift_w_3_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.773ns (Levels of Logic = 0)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         tdc2_125m_clk rising at 0.000ns
  Destination Clock:    clk_62m5_sys rising
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: cmp_tdc2_clks_crossing/mfifo/r_idx_gray_1 to cmp_tdc2_clks_crossing/mfifo/Mshreg_r_idx_shift_w_3_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X54Y67.AQ      Tcko                  0.200   cmp_tdc2_clks_crossing/mfifo/r_idx_bnry<4>
                                                       cmp_tdc2_clks_crossing/mfifo/r_idx_gray_1
    SLICE_X56Y77.BI      net (fanout=2)        0.544   cmp_tdc2_clks_crossing/mfifo/r_idx_gray<1>
    SLICE_X56Y77.CLK     Tdh         (-Th)    -0.029   cmp_tdc2_clks_crossing/mfifo/r_idx_shift_w_3<2>
                                                       cmp_tdc2_clks_crossing/mfifo/Mshreg_r_idx_shift_w_3_1
    -------------------------------------------------  ---------------------------
    Total                                      0.773ns (0.229ns logic, 0.544ns route)
                                                       (29.6% logic, 70.4% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: ts_ignore_xclock3 = MAXDELAY FROM TIMEGRP "clk_62m5_sys" TO 
TIMEGRP         "tdc2_125m_clk" 20 ns DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 13 paths analyzed, 12 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   7.885ns.
--------------------------------------------------------------------------------

Paths for end point cmp_tdc2/cmp_wrabbit_synch/link_up_0 (SLICE_X52Y38.AX), 2 paths
--------------------------------------------------------------------------------
Slack (setup paths):    12.115ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_8bit.U_RX_PCS/U_sync_los/sync2 (FF)
  Destination:          cmp_tdc2/cmp_wrabbit_synch/link_up_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      7.885ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_62m5_sys rising
  Destination Clock:    tdc2_125m_clk rising at 0.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_8bit.U_RX_PCS/U_sync_los/sync2 to cmp_tdc2/cmp_wrabbit_synch/link_up_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X51Y95.AQ      Tcko                  0.391   U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_8bit.U_RX_PCS/U_sync_los/sync2
                                                       U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_8bit.U_RX_PCS/U_sync_los/sync2
    SLICE_X53Y116.A5     net (fanout=5)        1.732   U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_8bit.U_RX_PCS/U_sync_los/sync2
    SLICE_X53Y116.A      Tilo                  0.259   U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/link_ok
                                                       U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/link_ok_o1
    SLICE_X52Y38.AX      net (fanout=8)        5.417   U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/link_ok
    SLICE_X52Y38.CLK     Tdick                 0.086   cmp_tdc2/cmp_wrabbit_synch/link_up<1>
                                                       cmp_tdc2/cmp_wrabbit_synch/link_up_0
    -------------------------------------------------  ---------------------------
    Total                                      7.885ns (0.736ns logic, 7.149ns route)
                                                       (9.3% logic, 90.7% route)

--------------------------------------------------------------------------------
Slack (setup paths):    13.142ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/U_AUTONEGOTIATION/pcs_link_ok_o (FF)
  Destination:          cmp_tdc2/cmp_wrabbit_synch/link_up_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.858ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_62m5_sys rising
  Destination Clock:    tdc2_125m_clk rising at 0.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/U_AUTONEGOTIATION/pcs_link_ok_o to cmp_tdc2/cmp_wrabbit_synch/link_up_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X53Y120.DQ     Tcko                  0.391   U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/U_AUTONEGOTIATION/pcs_link_ok_o
                                                       U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/U_AUTONEGOTIATION/pcs_link_ok_o
    SLICE_X53Y116.A3     net (fanout=4)        0.705   U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/U_AUTONEGOTIATION/pcs_link_ok_o
    SLICE_X53Y116.A      Tilo                  0.259   U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/link_ok
                                                       U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/link_ok_o1
    SLICE_X52Y38.AX      net (fanout=8)        5.417   U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/link_ok
    SLICE_X52Y38.CLK     Tdick                 0.086   cmp_tdc2/cmp_wrabbit_synch/link_up<1>
                                                       cmp_tdc2/cmp_wrabbit_synch/link_up_0
    -------------------------------------------------  ---------------------------
    Total                                      6.858ns (0.736ns logic, 6.122ns route)
                                                       (10.7% logic, 89.3% route)

--------------------------------------------------------------------------------

Paths for end point cmp_tdc2/cmp_wrabbit_synch/state_syncing_0 (SLICE_X52Y37.AX), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    15.195ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cmp_tdc2/cmp_wrabbit_synch/wrabbit_state_FSM_FFd1 (FF)
  Destination:          cmp_tdc2/cmp_wrabbit_synch/state_syncing_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.805ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_62m5_sys rising
  Destination Clock:    tdc2_125m_clk rising at 0.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: cmp_tdc2/cmp_wrabbit_synch/wrabbit_state_FSM_FFd1 to cmp_tdc2/cmp_wrabbit_synch/state_syncing_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X62Y89.AQ      Tcko                  0.408   cmp_tdc1/cmp_wrabbit_synch/wrabbit_state_FSM_FFd2
                                                       cmp_tdc2/cmp_wrabbit_synch/wrabbit_state_FSM_FFd1
    SLICE_X52Y37.AX      net (fanout=5)        4.311   cmp_tdc2/cmp_wrabbit_synch/wrabbit_state_FSM_FFd1
    SLICE_X52Y37.CLK     Tdick                 0.086   cmp_tdc2/cmp_wrabbit_synch/state_syncing<1>
                                                       cmp_tdc2/cmp_wrabbit_synch/state_syncing_0
    -------------------------------------------------  ---------------------------
    Total                                      4.805ns (0.494ns logic, 4.311ns route)
                                                       (10.3% logic, 89.7% route)

--------------------------------------------------------------------------------

Paths for end point cmp_tdc2/cmp_wrabbit_synch/clk_aux_locked_0 (SLICE_X48Y44.AX), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    15.236ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U_WR_CORE/WRPC/U_SOFTPLL/U_Wrapped_Softpll/U_WB_SLAVE/spll_occr_out_lock_int_2 (FF)
  Destination:          cmp_tdc2/cmp_wrabbit_synch/clk_aux_locked_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.764ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_62m5_sys rising
  Destination Clock:    tdc2_125m_clk rising at 0.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: U_WR_CORE/WRPC/U_SOFTPLL/U_Wrapped_Softpll/U_WB_SLAVE/spll_occr_out_lock_int_2 to cmp_tdc2/cmp_wrabbit_synch/clk_aux_locked_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y99.CQ      Tcko                  0.391   U_WR_CORE/WRPC/U_SOFTPLL/U_Wrapped_Softpll/U_WB_SLAVE/spll_occr_out_lock_int<3>
                                                       U_WR_CORE/WRPC/U_SOFTPLL/U_Wrapped_Softpll/U_WB_SLAVE/spll_occr_out_lock_int_2
    SLICE_X48Y44.AX      net (fanout=6)        4.287   U_WR_CORE/WRPC/U_SOFTPLL/U_Wrapped_Softpll/U_WB_SLAVE/spll_occr_out_lock_int<2>
    SLICE_X48Y44.CLK     Tdick                 0.086   cmp_tdc2/cmp_wrabbit_synch/clk_aux_locked<1>
                                                       cmp_tdc2/cmp_wrabbit_synch/clk_aux_locked_0
    -------------------------------------------------  ---------------------------
    Total                                      4.764ns (0.477ns logic, 4.287ns route)
                                                       (10.0% logic, 90.0% route)

--------------------------------------------------------------------------------
Hold Paths: ts_ignore_xclock3 = MAXDELAY FROM TIMEGRP "clk_62m5_sys" TO TIMEGRP         "tdc2_125m_clk" 20 ns DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point cmp_tdc2_clks_crossing/mfifo/Mshreg_w_idx_shift_r_3_0 (SLICE_X56Y68.CI), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.423ns (requirement - (clock path skew + uncertainty - data path))
  Source:               cmp_tdc2_clks_crossing/mfifo/w_idx_gray_0 (FF)
  Destination:          cmp_tdc2_clks_crossing/mfifo/Mshreg_w_idx_shift_r_3_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.423ns (Levels of Logic = 0)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk_62m5_sys rising
  Destination Clock:    tdc2_125m_clk rising at 0.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: cmp_tdc2_clks_crossing/mfifo/w_idx_gray_0 to cmp_tdc2_clks_crossing/mfifo/Mshreg_w_idx_shift_r_3_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X54Y68.DMUX    Tshcko                0.238   cmp_tdc2_clks_crossing/mfifo/w_idx_bnry<1>
                                                       cmp_tdc2_clks_crossing/mfifo/w_idx_gray_0
    SLICE_X56Y68.CI      net (fanout=2)        0.135   cmp_tdc2_clks_crossing/mfifo/w_idx_gray<0>
    SLICE_X56Y68.CLK     Tdh         (-Th)    -0.050   cmp_tdc2_clks_crossing/mfifo/w_idx_shift_r_3<2>
                                                       cmp_tdc2_clks_crossing/mfifo/Mshreg_w_idx_shift_r_3_0
    -------------------------------------------------  ---------------------------
    Total                                      0.423ns (0.288ns logic, 0.135ns route)
                                                       (68.1% logic, 31.9% route)
--------------------------------------------------------------------------------

Paths for end point cmp_tdc2_clks_crossing/mfifo/Mshreg_w_idx_shift_r_3_4 (SLICE_X56Y68.BI), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.502ns (requirement - (clock path skew + uncertainty - data path))
  Source:               cmp_tdc2_clks_crossing/mfifo/w_idx_bnry_4 (FF)
  Destination:          cmp_tdc2_clks_crossing/mfifo/Mshreg_w_idx_shift_r_3_4 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.502ns (Levels of Logic = 0)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk_62m5_sys rising
  Destination Clock:    tdc2_125m_clk rising at 0.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: cmp_tdc2_clks_crossing/mfifo/w_idx_bnry_4 to cmp_tdc2_clks_crossing/mfifo/Mshreg_w_idx_shift_r_3_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X54Y68.BQ      Tcko                  0.200   cmp_tdc2_clks_crossing/mfifo/w_idx_bnry<1>
                                                       cmp_tdc2_clks_crossing/mfifo/w_idx_bnry_4
    SLICE_X56Y68.BI      net (fanout=3)        0.273   cmp_tdc2_clks_crossing/mfifo/w_idx_bnry<4>
    SLICE_X56Y68.CLK     Tdh         (-Th)    -0.029   cmp_tdc2_clks_crossing/mfifo/w_idx_shift_r_3<2>
                                                       cmp_tdc2_clks_crossing/mfifo/Mshreg_w_idx_shift_r_3_4
    -------------------------------------------------  ---------------------------
    Total                                      0.502ns (0.229ns logic, 0.273ns route)
                                                       (45.6% logic, 54.4% route)
--------------------------------------------------------------------------------

Paths for end point cmp_tdc2_clks_crossing/mfifo/Mshreg_w_idx_shift_r_3_1 (SLICE_X56Y68.AX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.522ns (requirement - (clock path skew + uncertainty - data path))
  Source:               cmp_tdc2_clks_crossing/mfifo/w_idx_gray_1 (FF)
  Destination:          cmp_tdc2_clks_crossing/mfifo/Mshreg_w_idx_shift_r_3_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.522ns (Levels of Logic = 0)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk_62m5_sys rising
  Destination Clock:    tdc2_125m_clk rising at 0.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: cmp_tdc2_clks_crossing/mfifo/w_idx_gray_1 to cmp_tdc2_clks_crossing/mfifo/Mshreg_w_idx_shift_r_3_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X51Y68.CQ      Tcko                  0.198   cmp_tdc2_clks_crossing/mfifo/w_idx_gray<2>
                                                       cmp_tdc2_clks_crossing/mfifo/w_idx_gray_1
    SLICE_X56Y68.AX      net (fanout=2)        0.394   cmp_tdc2_clks_crossing/mfifo/w_idx_gray<1>
    SLICE_X56Y68.CLK     Tdh         (-Th)     0.070   cmp_tdc2_clks_crossing/mfifo/w_idx_shift_r_3<2>
                                                       cmp_tdc2_clks_crossing/mfifo/Mshreg_w_idx_shift_r_3_1
    -------------------------------------------------  ---------------------------
    Total                                      0.522ns (0.128ns logic, 0.394ns route)
                                                       (24.5% logic, 75.5% route)
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk_20m_vcxo_i
-----------------+---------+---------+---------+---------+
                 | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock     |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-----------------+---------+---------+---------+---------+
tdc2_125m_clk_n_i|    2.860|         |         |         |
tdc2_125m_clk_p_i|    2.860|         |         |         |
-----------------+---------+---------+---------+---------+

Clock to Setup on destination clock clk_125m_pllref_n_i
-------------------+---------+---------+---------+---------+
                   | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock       |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-------------------+---------+---------+---------+---------+
clk_125m_pllref_n_i|    6.586|         |    3.544|    1.602|
clk_125m_pllref_p_i|    6.586|         |    3.544|    1.602|
-------------------+---------+---------+---------+---------+

Clock to Setup on destination clock clk_125m_pllref_p_i
-------------------+---------+---------+---------+---------+
                   | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock       |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-------------------+---------+---------+---------+---------+
clk_125m_pllref_n_i|    6.586|         |    3.544|    1.602|
clk_125m_pllref_p_i|    6.586|         |    3.544|    1.602|
-------------------+---------+---------+---------+---------+

Clock to Setup on destination clock tdc1_125m_clk_n_i
-----------------+---------+---------+---------+---------+
                 | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock     |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-----------------+---------+---------+---------+---------+
tdc1_125m_clk_n_i|    7.756|         |         |         |
tdc1_125m_clk_p_i|    7.756|         |         |         |
-----------------+---------+---------+---------+---------+

Clock to Setup on destination clock tdc1_125m_clk_p_i
-----------------+---------+---------+---------+---------+
                 | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock     |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-----------------+---------+---------+---------+---------+
tdc1_125m_clk_n_i|    7.756|         |         |         |
tdc1_125m_clk_p_i|    7.756|         |         |         |
-----------------+---------+---------+---------+---------+

Clock to Setup on destination clock tdc2_125m_clk_n_i
-----------------+---------+---------+---------+---------+
                 | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock     |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-----------------+---------+---------+---------+---------+
clk_20m_vcxo_i   |    7.885|         |         |         |
tdc2_125m_clk_n_i|    7.737|         |         |         |
tdc2_125m_clk_p_i|    7.737|         |         |         |
-----------------+---------+---------+---------+---------+

Clock to Setup on destination clock tdc2_125m_clk_p_i
-----------------+---------+---------+---------+---------+
                 | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock     |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-----------------+---------+---------+---------+---------+
clk_20m_vcxo_i   |    7.885|         |         |         |
tdc2_125m_clk_n_i|    7.737|         |         |         |
tdc2_125m_clk_p_i|    7.737|         |         |         |
-----------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 925489 paths, 0 nets, and 27468 connections

Design statistics:
   Minimum period:   7.885ns{1}   (Maximum frequency: 126.823MHz)
   Maximum path delay from/to any node:   7.885ns


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Mon Jun 23 17:36:28 2014 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 412 MB



