Verilog work E:\1-Project\P5\test\modulemine\ALU.v
Verilog work E:\1-Project\P5\test\modulemine\CMP.v
Verilog work E:\1-Project\P5\test\modulemine\constant.v
Verilog work E:\1-Project\P5\test\modulemine\controller.v
Verilog work E:\1-Project\P5\test\modulemine\D.v
Verilog work E:\1-Project\P5\test\modulemine\DM.v
Verilog work E:\1-Project\P5\test\modulemine\E.v
Verilog work E:\1-Project\P5\test\modulemine\EXT.v
Verilog work E:\1-Project\P5\test\modulemine\F.v
Verilog work E:\1-Project\P5\test\modulemine\FlowReg_D.v
Verilog work E:\1-Project\P5\test\modulemine\FlowReg_E.v
Verilog work E:\1-Project\P5\test\modulemine\FlowReg_M.v
Verilog work E:\1-Project\P5\test\modulemine\FlowReg_W.v
Verilog work E:\1-Project\P5\test\modulemine\IM.v
Verilog work E:\1-Project\P5\test\modulemine\M.v
Verilog work E:\1-Project\P5\test\modulemine\mips.v
Verilog work E:\1-Project\P5\test\modulemine\mips_tb.v
Verilog work E:\1-Project\P5\test\modulemine\NPC.v
Verilog work E:\1-Project\P5\test\modulemine\PC.v
Verilog work E:\1-Project\P5\test\modulemine\RF.v
Verilog work E:\1-Project\P5\test\modulemine\RiskSolveUnit.v
