{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1636062814953 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1636062814953 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Nov 04 16:53:34 2021 " "Processing started: Thu Nov 04 16:53:34 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1636062814953 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1636062814953 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ALU -c ALU " "Command: quartus_map --read_settings_files=on --write_settings_files=off ALU -c ALU" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1636062814953 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1636062815234 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1636062815234 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/kha9719/documents/lab10work/lab_6_section2/a2bitbinary2sevens.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/kha9719/documents/lab10work/lab_6_section2/a2bitbinary2sevens.v" { { "Info" "ISGN_ENTITY_NAME" "1 A2bitBinary2sevenS " "Found entity 1: A2bitBinary2sevenS" {  } { { "../Lab_6_section2/A2bitBinary2sevenS.v" "" { Text "C:/Users/kha9719/Documents/lab10Work/Lab_6_section2/A2bitBinary2sevenS.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636062821249 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1636062821249 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/kha9719/documents/lab10work/andxor/andxor.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/kha9719/documents/lab10work/andxor/andxor.v" { { "Info" "ISGN_ENTITY_NAME" "1 ANDXOR " "Found entity 1: ANDXOR" {  } { { "../ANDXOR/ANDXOR.v" "" { Text "C:/Users/kha9719/Documents/lab10Work/ANDXOR/ANDXOR.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636062821249 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1636062821249 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/kha9719/documents/lab10work/lab9/fabehav/fabehav.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/kha9719/documents/lab10work/lab9/fabehav/fabehav.v" { { "Info" "ISGN_ENTITY_NAME" "1 FAbehav " "Found entity 1: FAbehav" {  } { { "../lab9/FAbehav/FAbehav.v" "" { Text "C:/Users/kha9719/Documents/lab10Work/lab9/FAbehav/FAbehav.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636062821249 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1636062821249 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/kha9719/documents/lab10work/lab9/sol2/addersubtractor.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/kha9719/documents/lab10work/lab9/sol2/addersubtractor.v" { { "Info" "ISGN_ENTITY_NAME" "1 AdderSubtractor " "Found entity 1: AdderSubtractor" {  } { { "../lab9/SOL2/AdderSubtractor.v" "" { Text "C:/Users/kha9719/Documents/lab10Work/lab9/SOL2/AdderSubtractor.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636062821249 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1636062821249 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "ALU.v(55) " "Verilog HDL Module Instantiation warning at ALU.v(55): ignored dangling comma in List of Port Connections" {  } { { "ALU.v" "" { Text "C:/Users/kha9719/Documents/lab10Work/ALU/ALU.v" 55 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1636062821249 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.v 1 1 " "Found 1 design units, including 1 entities, in source file alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "ALU.v" "" { Text "C:/Users/kha9719/Documents/lab10Work/ALU/ALU.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636062821249 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1636062821249 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "ALU " "Elaborating entity \"ALU\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1636062821280 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "Aout ALU.v(6) " "Output port \"Aout\" at ALU.v(6) has no driver" {  } { { "ALU.v" "" { Text "C:/Users/kha9719/Documents/lab10Work/ALU/ALU.v" 6 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1636062821280 "|ALU"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "Bout ALU.v(6) " "Output port \"Bout\" at ALU.v(6) has no driver" {  } { { "ALU.v" "" { Text "C:/Users/kha9719/Documents/lab10Work/ALU/ALU.v" 6 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1636062821280 "|ALU"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "AdderSubtractor AdderSubtractor:AdderSubtractor_inst " "Elaborating entity \"AdderSubtractor\" for hierarchy \"AdderSubtractor:AdderSubtractor_inst\"" {  } { { "ALU.v" "AdderSubtractor_inst" { Text "C:/Users/kha9719/Documents/lab10Work/ALU/ALU.v" 24 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1636062821280 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FAbehav AdderSubtractor:AdderSubtractor_inst\|FAbehav:s0 " "Elaborating entity \"FAbehav\" for hierarchy \"AdderSubtractor:AdderSubtractor_inst\|FAbehav:s0\"" {  } { { "../lab9/SOL2/AdderSubtractor.v" "s0" { Text "C:/Users/kha9719/Documents/lab10Work/lab9/SOL2/AdderSubtractor.v" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1636062821280 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ANDXOR ANDXOR:ANDXOR_inst " "Elaborating entity \"ANDXOR\" for hierarchy \"ANDXOR:ANDXOR_inst\"" {  } { { "ALU.v" "ANDXOR_inst" { Text "C:/Users/kha9719/Documents/lab10Work/ALU/ALU.v" 33 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1636062821280 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "A2bitBinary2sevenS A2bitBinary2sevenS:A2bitBinary2sevenS_inst " "Elaborating entity \"A2bitBinary2sevenS\" for hierarchy \"A2bitBinary2sevenS:A2bitBinary2sevenS_inst\"" {  } { { "ALU.v" "A2bitBinary2sevenS_inst" { Text "C:/Users/kha9719/Documents/lab10Work/ALU/ALU.v" 55 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1636062821280 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "Aout\[0\] GND " "Pin \"Aout\[0\]\" is stuck at GND" {  } { { "ALU.v" "" { Text "C:/Users/kha9719/Documents/lab10Work/ALU/ALU.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1636062821577 "|ALU|Aout[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Aout\[1\] GND " "Pin \"Aout\[1\]\" is stuck at GND" {  } { { "ALU.v" "" { Text "C:/Users/kha9719/Documents/lab10Work/ALU/ALU.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1636062821577 "|ALU|Aout[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Aout\[2\] GND " "Pin \"Aout\[2\]\" is stuck at GND" {  } { { "ALU.v" "" { Text "C:/Users/kha9719/Documents/lab10Work/ALU/ALU.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1636062821577 "|ALU|Aout[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Aout\[3\] GND " "Pin \"Aout\[3\]\" is stuck at GND" {  } { { "ALU.v" "" { Text "C:/Users/kha9719/Documents/lab10Work/ALU/ALU.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1636062821577 "|ALU|Aout[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Bout\[0\] GND " "Pin \"Bout\[0\]\" is stuck at GND" {  } { { "ALU.v" "" { Text "C:/Users/kha9719/Documents/lab10Work/ALU/ALU.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1636062821577 "|ALU|Bout[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Bout\[1\] GND " "Pin \"Bout\[1\]\" is stuck at GND" {  } { { "ALU.v" "" { Text "C:/Users/kha9719/Documents/lab10Work/ALU/ALU.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1636062821577 "|ALU|Bout[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Bout\[2\] GND " "Pin \"Bout\[2\]\" is stuck at GND" {  } { { "ALU.v" "" { Text "C:/Users/kha9719/Documents/lab10Work/ALU/ALU.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1636062821577 "|ALU|Bout[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Bout\[3\] GND " "Pin \"Bout\[3\]\" is stuck at GND" {  } { { "ALU.v" "" { Text "C:/Users/kha9719/Documents/lab10Work/ALU/ALU.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1636062821577 "|ALU|Bout[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[0\] VCC " "Pin \"HEX1\[0\]\" is stuck at VCC" {  } { { "ALU.v" "" { Text "C:/Users/kha9719/Documents/lab10Work/ALU/ALU.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1636062821577 "|ALU|HEX1[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[3\] VCC " "Pin \"HEX1\[3\]\" is stuck at VCC" {  } { { "ALU.v" "" { Text "C:/Users/kha9719/Documents/lab10Work/ALU/ALU.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1636062821577 "|ALU|HEX1[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[4\] VCC " "Pin \"HEX1\[4\]\" is stuck at VCC" {  } { { "ALU.v" "" { Text "C:/Users/kha9719/Documents/lab10Work/ALU/ALU.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1636062821577 "|ALU|HEX1[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[5\] VCC " "Pin \"HEX1\[5\]\" is stuck at VCC" {  } { { "ALU.v" "" { Text "C:/Users/kha9719/Documents/lab10Work/ALU/ALU.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1636062821577 "|ALU|HEX1[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[6\] VCC " "Pin \"HEX1\[6\]\" is stuck at VCC" {  } { { "ALU.v" "" { Text "C:/Users/kha9719/Documents/lab10Work/ALU/ALU.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1636062821577 "|ALU|HEX1[6]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1636062821577 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1636062821623 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1636062821967 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1636062821967 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "59 " "Implemented 59 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "10 " "Implemented 10 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1636062822030 ""} { "Info" "ICUT_CUT_TM_OPINS" "28 " "Implemented 28 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1636062822030 ""} { "Info" "ICUT_CUT_TM_LCELLS" "21 " "Implemented 21 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1636062822030 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1636062822030 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 18 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 18 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4767 " "Peak virtual memory: 4767 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1636062822092 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Nov 04 16:53:42 2021 " "Processing ended: Thu Nov 04 16:53:42 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1636062822092 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1636062822092 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:17 " "Total CPU time (on all processors): 00:00:17" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1636062822092 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1636062822092 ""}
