// Seed: 3973523884
module module_0;
  always id_1 <= 1;
endmodule
module module_1 (
    output tri id_0
);
  assign id_0 = id_2;
  wire id_3;
  assign id_0 = 1;
  assign id_0 = 1;
  assign id_0 = 1;
  logic [7:0][""] id_5 = 1;
  assign id_5 = id_5;
  supply0 id_6;
  id_7 :
  assert property (@(posedge id_6) &id_7)
    cover (1) begin : LABEL_0
      #1;
    end
  assign id_7 = 1'b0;
  module_0 modCall_1 ();
  tri1 id_8;
  assign id_4 = id_7;
  assign id_4 = id_8;
  pullup (1);
  reg id_9, id_10, id_11;
  wire id_12, id_13;
  final if ((1)) id_11 <= id_2 & id_7 > id_4;
endmodule
