// ==============================================================
// Generated by Vitis HLS v2024.2
// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
// ==============================================================

`timescale 1 ns / 1 ps 

module my_prj_decision_function_117 (
        ap_clk,
        ap_rst,
        x_0_val,
        x_1_val,
        x_2_val,
        x_3_val,
        x_4_val,
        x_5_val,
        x_6_val,
        x_7_val,
        x_9_val,
        x_11_val,
        x_12_val,
        x_13_val,
        x_14_val,
        x_15_val,
        ap_return,
        ap_ce
);


input   ap_clk;
input   ap_rst;
input  [17:0] x_0_val;
input  [17:0] x_1_val;
input  [17:0] x_2_val;
input  [17:0] x_3_val;
input  [17:0] x_4_val;
input  [17:0] x_5_val;
input  [17:0] x_6_val;
input  [17:0] x_7_val;
input  [17:0] x_9_val;
input  [17:0] x_11_val;
input  [17:0] x_12_val;
input  [17:0] x_13_val;
input  [17:0] x_14_val;
input  [17:0] x_15_val;
output  [11:0] ap_return;
input   ap_ce;

wire   [0:0] icmp_ln86_fu_336_p2;
reg   [0:0] icmp_ln86_reg_1311;
wire    ap_block_pp0_stage0_11001;
wire   [0:0] icmp_ln86_1665_fu_342_p2;
reg   [0:0] icmp_ln86_1665_reg_1317;
reg   [0:0] icmp_ln86_1665_reg_1317_pp0_iter1_reg;
wire   [0:0] icmp_ln86_1666_fu_348_p2;
reg   [0:0] icmp_ln86_1666_reg_1324;
reg   [0:0] icmp_ln86_1666_reg_1324_pp0_iter1_reg;
wire   [0:0] icmp_ln86_1667_fu_354_p2;
reg   [0:0] icmp_ln86_1667_reg_1330;
reg   [0:0] icmp_ln86_1667_reg_1330_pp0_iter1_reg;
wire   [0:0] icmp_ln86_1668_fu_360_p2;
reg   [0:0] icmp_ln86_1668_reg_1336;
reg   [0:0] icmp_ln86_1668_reg_1336_pp0_iter1_reg;
wire   [0:0] icmp_ln86_1669_fu_366_p2;
reg   [0:0] icmp_ln86_1669_reg_1343;
reg   [0:0] icmp_ln86_1669_reg_1343_pp0_iter1_reg;
reg   [0:0] icmp_ln86_1669_reg_1343_pp0_iter2_reg;
reg   [0:0] icmp_ln86_1669_reg_1343_pp0_iter3_reg;
wire   [0:0] icmp_ln86_1670_fu_372_p2;
reg   [0:0] icmp_ln86_1670_reg_1349;
wire   [0:0] icmp_ln86_1671_fu_378_p2;
reg   [0:0] icmp_ln86_1671_reg_1355;
reg   [0:0] icmp_ln86_1671_reg_1355_pp0_iter1_reg;
wire   [0:0] icmp_ln86_1672_fu_384_p2;
reg   [0:0] icmp_ln86_1672_reg_1361;
reg   [0:0] icmp_ln86_1672_reg_1361_pp0_iter1_reg;
reg   [0:0] icmp_ln86_1672_reg_1361_pp0_iter2_reg;
wire   [0:0] icmp_ln86_1673_fu_390_p2;
reg   [0:0] icmp_ln86_1673_reg_1367;
reg   [0:0] icmp_ln86_1673_reg_1367_pp0_iter1_reg;
reg   [0:0] icmp_ln86_1673_reg_1367_pp0_iter2_reg;
reg   [0:0] icmp_ln86_1673_reg_1367_pp0_iter3_reg;
wire   [0:0] icmp_ln86_1674_fu_396_p2;
reg   [0:0] icmp_ln86_1674_reg_1373;
reg   [0:0] icmp_ln86_1674_reg_1373_pp0_iter1_reg;
wire   [0:0] icmp_ln86_1675_fu_402_p2;
reg   [0:0] icmp_ln86_1675_reg_1380;
reg   [0:0] icmp_ln86_1675_reg_1380_pp0_iter1_reg;
reg   [0:0] icmp_ln86_1675_reg_1380_pp0_iter2_reg;
reg   [0:0] icmp_ln86_1675_reg_1380_pp0_iter3_reg;
reg   [0:0] icmp_ln86_1675_reg_1380_pp0_iter4_reg;
wire   [0:0] icmp_ln86_1676_fu_408_p2;
reg   [0:0] icmp_ln86_1676_reg_1386;
reg   [0:0] icmp_ln86_1676_reg_1386_pp0_iter1_reg;
reg   [0:0] icmp_ln86_1676_reg_1386_pp0_iter2_reg;
reg   [0:0] icmp_ln86_1676_reg_1386_pp0_iter3_reg;
reg   [0:0] icmp_ln86_1676_reg_1386_pp0_iter4_reg;
wire   [0:0] icmp_ln86_1677_fu_414_p2;
reg   [0:0] icmp_ln86_1677_reg_1392;
wire   [0:0] icmp_ln86_1678_fu_420_p2;
reg   [0:0] icmp_ln86_1678_reg_1398;
reg   [0:0] icmp_ln86_1678_reg_1398_pp0_iter1_reg;
reg   [0:0] icmp_ln86_1678_reg_1398_pp0_iter2_reg;
reg   [0:0] icmp_ln86_1678_reg_1398_pp0_iter3_reg;
reg   [0:0] icmp_ln86_1678_reg_1398_pp0_iter4_reg;
reg   [0:0] icmp_ln86_1678_reg_1398_pp0_iter5_reg;
reg   [0:0] icmp_ln86_1678_reg_1398_pp0_iter6_reg;
wire   [0:0] icmp_ln86_1679_fu_426_p2;
reg   [0:0] icmp_ln86_1679_reg_1404;
reg   [0:0] icmp_ln86_1679_reg_1404_pp0_iter1_reg;
wire   [0:0] icmp_ln86_1680_fu_432_p2;
reg   [0:0] icmp_ln86_1680_reg_1409;
reg   [0:0] icmp_ln86_1680_reg_1409_pp0_iter1_reg;
wire   [0:0] icmp_ln86_1681_fu_438_p2;
reg   [0:0] icmp_ln86_1681_reg_1414;
reg   [0:0] icmp_ln86_1681_reg_1414_pp0_iter1_reg;
reg   [0:0] icmp_ln86_1681_reg_1414_pp0_iter2_reg;
wire   [0:0] icmp_ln86_1682_fu_444_p2;
reg   [0:0] icmp_ln86_1682_reg_1419;
reg   [0:0] icmp_ln86_1682_reg_1419_pp0_iter1_reg;
reg   [0:0] icmp_ln86_1682_reg_1419_pp0_iter2_reg;
wire   [0:0] icmp_ln86_1683_fu_450_p2;
reg   [0:0] icmp_ln86_1683_reg_1424;
reg   [0:0] icmp_ln86_1683_reg_1424_pp0_iter1_reg;
reg   [0:0] icmp_ln86_1683_reg_1424_pp0_iter2_reg;
wire   [0:0] icmp_ln86_1684_fu_456_p2;
reg   [0:0] icmp_ln86_1684_reg_1429;
reg   [0:0] icmp_ln86_1684_reg_1429_pp0_iter1_reg;
reg   [0:0] icmp_ln86_1684_reg_1429_pp0_iter2_reg;
reg   [0:0] icmp_ln86_1684_reg_1429_pp0_iter3_reg;
wire   [0:0] icmp_ln86_1685_fu_462_p2;
reg   [0:0] icmp_ln86_1685_reg_1434;
reg   [0:0] icmp_ln86_1685_reg_1434_pp0_iter1_reg;
reg   [0:0] icmp_ln86_1685_reg_1434_pp0_iter2_reg;
reg   [0:0] icmp_ln86_1685_reg_1434_pp0_iter3_reg;
wire   [0:0] icmp_ln86_1686_fu_468_p2;
reg   [0:0] icmp_ln86_1686_reg_1439;
reg   [0:0] icmp_ln86_1686_reg_1439_pp0_iter1_reg;
reg   [0:0] icmp_ln86_1686_reg_1439_pp0_iter2_reg;
reg   [0:0] icmp_ln86_1686_reg_1439_pp0_iter3_reg;
wire   [0:0] icmp_ln86_1687_fu_474_p2;
reg   [0:0] icmp_ln86_1687_reg_1444;
reg   [0:0] icmp_ln86_1687_reg_1444_pp0_iter1_reg;
reg   [0:0] icmp_ln86_1687_reg_1444_pp0_iter2_reg;
reg   [0:0] icmp_ln86_1687_reg_1444_pp0_iter3_reg;
reg   [0:0] icmp_ln86_1687_reg_1444_pp0_iter4_reg;
wire   [0:0] icmp_ln86_1688_fu_480_p2;
reg   [0:0] icmp_ln86_1688_reg_1449;
reg   [0:0] icmp_ln86_1688_reg_1449_pp0_iter1_reg;
reg   [0:0] icmp_ln86_1688_reg_1449_pp0_iter2_reg;
reg   [0:0] icmp_ln86_1688_reg_1449_pp0_iter3_reg;
reg   [0:0] icmp_ln86_1688_reg_1449_pp0_iter4_reg;
wire   [0:0] icmp_ln86_1689_fu_486_p2;
reg   [0:0] icmp_ln86_1689_reg_1454;
reg   [0:0] icmp_ln86_1689_reg_1454_pp0_iter1_reg;
reg   [0:0] icmp_ln86_1689_reg_1454_pp0_iter2_reg;
reg   [0:0] icmp_ln86_1689_reg_1454_pp0_iter3_reg;
reg   [0:0] icmp_ln86_1689_reg_1454_pp0_iter4_reg;
wire   [0:0] icmp_ln86_1690_fu_492_p2;
reg   [0:0] icmp_ln86_1690_reg_1459;
reg   [0:0] icmp_ln86_1690_reg_1459_pp0_iter1_reg;
reg   [0:0] icmp_ln86_1690_reg_1459_pp0_iter2_reg;
reg   [0:0] icmp_ln86_1690_reg_1459_pp0_iter3_reg;
reg   [0:0] icmp_ln86_1690_reg_1459_pp0_iter4_reg;
reg   [0:0] icmp_ln86_1690_reg_1459_pp0_iter5_reg;
wire   [0:0] icmp_ln86_1691_fu_498_p2;
reg   [0:0] icmp_ln86_1691_reg_1464;
reg   [0:0] icmp_ln86_1691_reg_1464_pp0_iter1_reg;
reg   [0:0] icmp_ln86_1691_reg_1464_pp0_iter2_reg;
reg   [0:0] icmp_ln86_1691_reg_1464_pp0_iter3_reg;
reg   [0:0] icmp_ln86_1691_reg_1464_pp0_iter4_reg;
reg   [0:0] icmp_ln86_1691_reg_1464_pp0_iter5_reg;
wire   [0:0] icmp_ln86_1692_fu_504_p2;
reg   [0:0] icmp_ln86_1692_reg_1469;
reg   [0:0] icmp_ln86_1692_reg_1469_pp0_iter1_reg;
reg   [0:0] icmp_ln86_1692_reg_1469_pp0_iter2_reg;
reg   [0:0] icmp_ln86_1692_reg_1469_pp0_iter3_reg;
reg   [0:0] icmp_ln86_1692_reg_1469_pp0_iter4_reg;
reg   [0:0] icmp_ln86_1692_reg_1469_pp0_iter5_reg;
reg   [0:0] icmp_ln86_1692_reg_1469_pp0_iter6_reg;
wire   [0:0] xor_ln104_fu_510_p2;
reg   [0:0] xor_ln104_reg_1474;
reg   [0:0] xor_ln104_reg_1474_pp0_iter1_reg;
wire   [0:0] and_ln102_fu_516_p2;
reg   [0:0] and_ln102_reg_1481;
wire   [0:0] and_ln102_1844_fu_540_p2;
reg   [0:0] and_ln102_1844_reg_1487;
wire   [0:0] and_ln102_1845_fu_545_p2;
reg   [0:0] and_ln102_1845_reg_1493;
reg   [0:0] and_ln102_1845_reg_1493_pp0_iter2_reg;
reg   [0:0] and_ln102_1845_reg_1493_pp0_iter3_reg;
wire   [0:0] and_ln104_304_fu_555_p2;
reg   [0:0] and_ln104_304_reg_1500;
wire   [0:0] and_ln104_306_fu_571_p2;
reg   [0:0] and_ln104_306_reg_1505;
reg   [0:0] and_ln104_306_reg_1505_pp0_iter2_reg;
reg   [0:0] and_ln104_306_reg_1505_pp0_iter3_reg;
reg   [0:0] and_ln104_306_reg_1505_pp0_iter4_reg;
reg   [0:0] and_ln104_306_reg_1505_pp0_iter5_reg;
reg   [0:0] and_ln104_306_reg_1505_pp0_iter6_reg;
reg   [0:0] and_ln104_306_reg_1505_pp0_iter7_reg;
wire   [0:0] and_ln102_1848_fu_577_p2;
reg   [0:0] and_ln102_1848_reg_1512;
wire   [0:0] and_ln102_1854_fu_593_p2;
reg   [0:0] and_ln102_1854_reg_1518;
reg   [0:0] and_ln102_1854_reg_1518_pp0_iter2_reg;
reg   [0:0] and_ln102_1854_reg_1518_pp0_iter3_reg;
reg   [0:0] and_ln102_1854_reg_1518_pp0_iter4_reg;
reg   [0:0] and_ln102_1854_reg_1518_pp0_iter5_reg;
wire   [0:0] or_ln117_fu_609_p2;
reg   [0:0] or_ln117_reg_1524;
wire   [0:0] and_ln102_1843_fu_615_p2;
reg   [0:0] and_ln102_1843_reg_1533;
reg   [0:0] and_ln102_1843_reg_1533_pp0_iter3_reg;
wire   [0:0] and_ln104_303_fu_624_p2;
reg   [0:0] and_ln104_303_reg_1540;
wire   [0:0] and_ln102_1849_fu_634_p2;
reg   [0:0] and_ln102_1849_reg_1545;
wire   [0:0] and_ln102_1851_fu_639_p2;
reg   [0:0] and_ln102_1851_reg_1550;
reg   [0:0] and_ln102_1851_reg_1550_pp0_iter3_reg;
wire   [0:0] or_ln117_1466_fu_717_p2;
reg   [0:0] or_ln117_1466_reg_1556;
wire   [2:0] select_ln117_1621_fu_729_p3;
reg   [2:0] select_ln117_1621_reg_1561;
wire   [0:0] or_ln117_1468_fu_737_p2;
reg   [0:0] or_ln117_1468_reg_1566;
wire   [0:0] or_ln117_1470_fu_743_p2;
reg   [0:0] or_ln117_1470_reg_1572;
wire   [0:0] and_ln102_1846_fu_747_p2;
reg   [0:0] and_ln102_1846_reg_1580;
reg   [0:0] and_ln102_1846_reg_1580_pp0_iter4_reg;
wire   [0:0] or_ln117_1472_fu_827_p2;
reg   [0:0] or_ln117_1472_reg_1587;
wire   [3:0] select_ln117_1627_fu_840_p3;
reg   [3:0] select_ln117_1627_reg_1592;
wire   [0:0] or_ln117_1474_fu_848_p2;
reg   [0:0] or_ln117_1474_reg_1597;
wire   [0:0] and_ln104_305_fu_857_p2;
reg   [0:0] and_ln104_305_reg_1604;
wire   [0:0] and_ln102_1853_fu_871_p2;
reg   [0:0] and_ln102_1853_reg_1609;
wire   [0:0] or_ln117_1478_fu_949_p2;
reg   [0:0] or_ln117_1478_reg_1615;
wire   [4:0] select_ln117_1633_fu_963_p3;
reg   [4:0] select_ln117_1633_reg_1620;
wire   [0:0] or_ln117_1480_fu_971_p2;
reg   [0:0] or_ln117_1480_reg_1625;
wire   [0:0] or_ln117_1484_fu_976_p2;
reg   [0:0] or_ln117_1484_reg_1632;
reg   [0:0] or_ln117_1484_reg_1632_pp0_iter5_reg;
wire   [4:0] select_ln117_1639_fu_1073_p3;
reg   [4:0] select_ln117_1639_reg_1639;
wire   [0:0] or_ln117_1486_fu_1098_p2;
reg   [0:0] or_ln117_1486_reg_1644;
reg   [0:0] or_ln117_1486_reg_1644_pp0_iter7_reg;
wire   [0:0] or_ln117_1488_fu_1123_p2;
reg   [0:0] or_ln117_1488_reg_1649;
wire   [4:0] select_ln117_1643_fu_1137_p3;
reg   [4:0] select_ln117_1643_reg_1654;
wire   [11:0] tmp_fu_1172_p63;
reg   [11:0] tmp_reg_1659;
wire    ap_block_pp0_stage0;
wire   [0:0] xor_ln104_789_fu_520_p2;
wire   [0:0] xor_ln104_790_fu_530_p2;
wire   [0:0] and_ln104_fu_525_p2;
wire   [0:0] xor_ln104_792_fu_550_p2;
wire   [0:0] and_ln104_302_fu_535_p2;
wire   [0:0] xor_ln104_794_fu_566_p2;
wire   [0:0] xor_ln104_798_fu_582_p2;
wire   [0:0] and_ln102_1847_fu_561_p2;
wire   [0:0] xor_ln104_801_fu_598_p2;
wire   [0:0] and_ln104_307_fu_587_p2;
wire   [0:0] and_ln104_308_fu_603_p2;
wire   [0:0] xor_ln104_791_fu_619_p2;
wire   [0:0] xor_ln104_795_fu_629_p2;
wire   [0:0] and_ln102_1857_fu_647_p2;
wire   [0:0] or_ln117_1460_fu_657_p2;
wire   [0:0] or_ln117_1461_fu_661_p2;
wire   [0:0] or_ln117_1462_fu_666_p2;
wire   [0:0] and_ln102_1856_fu_643_p2;
wire   [1:0] zext_ln117_fu_671_p1;
wire   [0:0] or_ln117_1463_fu_675_p2;
wire   [1:0] select_ln117_fu_680_p3;
wire   [1:0] select_ln117_1618_fu_691_p3;
wire   [0:0] or_ln117_1464_fu_687_p2;
wire   [0:0] and_ln102_1858_fu_652_p2;
wire   [2:0] zext_ln117_172_fu_699_p1;
wire   [0:0] or_ln117_1465_fu_703_p2;
wire   [2:0] select_ln117_1619_fu_709_p3;
wire   [2:0] select_ln117_1620_fu_721_p3;
wire   [0:0] xor_ln104_796_fu_751_p2;
wire   [0:0] and_ln102_1860_fu_764_p2;
wire   [0:0] and_ln102_1850_fu_756_p2;
wire   [0:0] and_ln102_1859_fu_760_p2;
wire   [0:0] or_ln117_1467_fu_779_p2;
wire   [2:0] select_ln117_1622_fu_784_p3;
wire   [0:0] and_ln102_1861_fu_769_p2;
wire   [3:0] zext_ln117_173_fu_791_p1;
wire   [0:0] or_ln117_1469_fu_795_p2;
wire   [3:0] select_ln117_1623_fu_800_p3;
wire   [0:0] and_ln102_1862_fu_774_p2;
wire   [3:0] select_ln117_1624_fu_807_p3;
wire   [0:0] or_ln117_1471_fu_815_p2;
wire   [3:0] select_ln117_1625_fu_820_p3;
wire   [3:0] select_ln117_1626_fu_832_p3;
wire   [0:0] xor_ln104_793_fu_852_p2;
wire   [0:0] xor_ln104_797_fu_862_p2;
wire   [0:0] and_ln102_1863_fu_876_p2;
wire   [0:0] and_ln102_1852_fu_867_p2;
wire   [0:0] and_ln102_1864_fu_881_p2;
wire   [0:0] or_ln117_1473_fu_895_p2;
wire   [0:0] and_ln102_1865_fu_886_p2;
wire   [3:0] select_ln117_1628_fu_900_p3;
wire   [0:0] or_ln117_1475_fu_907_p2;
wire   [3:0] select_ln117_1629_fu_912_p3;
wire   [3:0] select_ln117_1630_fu_923_p3;
wire   [0:0] or_ln117_1476_fu_919_p2;
wire   [0:0] and_ln102_1866_fu_890_p2;
wire   [4:0] zext_ln117_174_fu_931_p1;
wire   [0:0] or_ln117_1477_fu_935_p2;
wire   [4:0] select_ln117_1631_fu_941_p3;
wire   [4:0] select_ln117_1632_fu_955_p3;
wire   [0:0] xor_ln104_799_fu_981_p2;
wire   [0:0] and_ln102_1867_fu_991_p2;
wire   [0:0] xor_ln104_800_fu_986_p2;
wire   [0:0] and_ln102_1870_fu_1005_p2;
wire   [0:0] and_ln102_1868_fu_996_p2;
wire   [0:0] or_ln117_1479_fu_1015_p2;
wire   [0:0] and_ln102_1869_fu_1001_p2;
wire   [4:0] select_ln117_1634_fu_1020_p3;
wire   [0:0] or_ln117_1481_fu_1027_p2;
wire   [4:0] select_ln117_1635_fu_1032_p3;
wire   [0:0] or_ln117_1482_fu_1039_p2;
wire   [0:0] and_ln102_1871_fu_1010_p2;
wire   [4:0] select_ln117_1636_fu_1043_p3;
wire   [0:0] or_ln117_1483_fu_1051_p2;
wire   [4:0] select_ln117_1637_fu_1057_p3;
wire   [4:0] select_ln117_1638_fu_1065_p3;
wire   [0:0] and_ln102_1855_fu_1080_p2;
wire   [0:0] and_ln102_1872_fu_1084_p2;
wire   [0:0] or_ln117_1485_fu_1093_p2;
wire   [0:0] and_ln102_1873_fu_1088_p2;
wire   [4:0] select_ln117_1640_fu_1102_p3;
wire   [0:0] or_ln117_1487_fu_1109_p2;
wire   [4:0] select_ln117_1641_fu_1115_p3;
wire   [4:0] select_ln117_1642_fu_1129_p3;
wire   [0:0] xor_ln104_802_fu_1145_p2;
wire   [0:0] and_ln102_1874_fu_1150_p2;
wire   [0:0] and_ln102_1875_fu_1155_p2;
wire   [0:0] or_ln117_1489_fu_1160_p2;
wire   [11:0] tmp_fu_1172_p61;
wire   [4:0] tmp_fu_1172_p62;
wire   [0:0] or_ln117_1490_fu_1300_p2;
reg   [17:0] x_0_val_int_reg;
reg   [17:0] x_1_val_int_reg;
reg   [17:0] x_2_val_int_reg;
reg   [17:0] x_3_val_int_reg;
reg   [17:0] x_4_val_int_reg;
reg   [17:0] x_5_val_int_reg;
reg   [17:0] x_6_val_int_reg;
reg   [17:0] x_7_val_int_reg;
reg   [17:0] x_9_val_int_reg;
reg   [17:0] x_11_val_int_reg;
reg   [17:0] x_12_val_int_reg;
reg   [17:0] x_13_val_int_reg;
reg   [17:0] x_14_val_int_reg;
reg   [17:0] x_15_val_int_reg;
wire   [4:0] tmp_fu_1172_p1;
wire   [4:0] tmp_fu_1172_p3;
wire   [4:0] tmp_fu_1172_p5;
wire   [4:0] tmp_fu_1172_p7;
wire   [4:0] tmp_fu_1172_p9;
wire   [4:0] tmp_fu_1172_p11;
wire   [4:0] tmp_fu_1172_p13;
wire   [4:0] tmp_fu_1172_p15;
wire   [4:0] tmp_fu_1172_p17;
wire   [4:0] tmp_fu_1172_p19;
wire   [4:0] tmp_fu_1172_p21;
wire   [4:0] tmp_fu_1172_p23;
wire   [4:0] tmp_fu_1172_p25;
wire   [4:0] tmp_fu_1172_p27;
wire   [4:0] tmp_fu_1172_p29;
wire   [4:0] tmp_fu_1172_p31;
wire  signed [4:0] tmp_fu_1172_p33;
wire  signed [4:0] tmp_fu_1172_p35;
wire  signed [4:0] tmp_fu_1172_p37;
wire  signed [4:0] tmp_fu_1172_p39;
wire  signed [4:0] tmp_fu_1172_p41;
wire  signed [4:0] tmp_fu_1172_p43;
wire  signed [4:0] tmp_fu_1172_p45;
wire  signed [4:0] tmp_fu_1172_p47;
wire  signed [4:0] tmp_fu_1172_p49;
wire  signed [4:0] tmp_fu_1172_p51;
wire  signed [4:0] tmp_fu_1172_p53;
wire  signed [4:0] tmp_fu_1172_p55;
wire  signed [4:0] tmp_fu_1172_p57;
wire  signed [4:0] tmp_fu_1172_p59;
wire    ap_ce_reg;

(* dissolve_hierarchy = "yes" *) my_prj_sparsemux_61_5_12_1_1_x0 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 5'h0 ),
    .din0_WIDTH( 12 ),
    .CASE1( 5'h1 ),
    .din1_WIDTH( 12 ),
    .CASE2( 5'h2 ),
    .din2_WIDTH( 12 ),
    .CASE3( 5'h3 ),
    .din3_WIDTH( 12 ),
    .CASE4( 5'h4 ),
    .din4_WIDTH( 12 ),
    .CASE5( 5'h5 ),
    .din5_WIDTH( 12 ),
    .CASE6( 5'h6 ),
    .din6_WIDTH( 12 ),
    .CASE7( 5'h7 ),
    .din7_WIDTH( 12 ),
    .CASE8( 5'h8 ),
    .din8_WIDTH( 12 ),
    .CASE9( 5'h9 ),
    .din9_WIDTH( 12 ),
    .CASE10( 5'hA ),
    .din10_WIDTH( 12 ),
    .CASE11( 5'hB ),
    .din11_WIDTH( 12 ),
    .CASE12( 5'hC ),
    .din12_WIDTH( 12 ),
    .CASE13( 5'hD ),
    .din13_WIDTH( 12 ),
    .CASE14( 5'hE ),
    .din14_WIDTH( 12 ),
    .CASE15( 5'hF ),
    .din15_WIDTH( 12 ),
    .CASE16( 5'h10 ),
    .din16_WIDTH( 12 ),
    .CASE17( 5'h11 ),
    .din17_WIDTH( 12 ),
    .CASE18( 5'h12 ),
    .din18_WIDTH( 12 ),
    .CASE19( 5'h13 ),
    .din19_WIDTH( 12 ),
    .CASE20( 5'h14 ),
    .din20_WIDTH( 12 ),
    .CASE21( 5'h15 ),
    .din21_WIDTH( 12 ),
    .CASE22( 5'h16 ),
    .din22_WIDTH( 12 ),
    .CASE23( 5'h17 ),
    .din23_WIDTH( 12 ),
    .CASE24( 5'h18 ),
    .din24_WIDTH( 12 ),
    .CASE25( 5'h19 ),
    .din25_WIDTH( 12 ),
    .CASE26( 5'h1A ),
    .din26_WIDTH( 12 ),
    .CASE27( 5'h1B ),
    .din27_WIDTH( 12 ),
    .CASE28( 5'h1C ),
    .din28_WIDTH( 12 ),
    .CASE29( 5'h1D ),
    .din29_WIDTH( 12 ),
    .def_WIDTH( 12 ),
    .sel_WIDTH( 5 ),
    .dout_WIDTH( 12 ))
sparsemux_61_5_12_1_1_x0_U1334(
    .din0(12'd1782),
    .din1(12'd3591),
    .din2(12'd4095),
    .din3(12'd96),
    .din4(12'd4091),
    .din5(12'd3763),
    .din6(12'd3771),
    .din7(12'd1088),
    .din8(12'd443),
    .din9(12'd88),
    .din10(12'd3947),
    .din11(12'd3568),
    .din12(12'd1303),
    .din13(12'd3742),
    .din14(12'd3808),
    .din15(12'd253),
    .din16(12'd3828),
    .din17(12'd3656),
    .din18(12'd3683),
    .din19(12'd3987),
    .din20(12'd3969),
    .din21(12'd1691),
    .din22(12'd3924),
    .din23(12'd395),
    .din24(12'd3770),
    .din25(12'd751),
    .din26(12'd104),
    .din27(12'd984),
    .din28(12'd3707),
    .din29(12'd51),
    .def(tmp_fu_1172_p61),
    .sel(tmp_fu_1172_p62),
    .dout(tmp_fu_1172_p63)
);

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce))) begin
        and_ln102_1843_reg_1533 <= and_ln102_1843_fu_615_p2;
        and_ln102_1843_reg_1533_pp0_iter3_reg <= and_ln102_1843_reg_1533;
        and_ln102_1844_reg_1487 <= and_ln102_1844_fu_540_p2;
        and_ln102_1845_reg_1493 <= and_ln102_1845_fu_545_p2;
        and_ln102_1845_reg_1493_pp0_iter2_reg <= and_ln102_1845_reg_1493;
        and_ln102_1845_reg_1493_pp0_iter3_reg <= and_ln102_1845_reg_1493_pp0_iter2_reg;
        and_ln102_1846_reg_1580 <= and_ln102_1846_fu_747_p2;
        and_ln102_1846_reg_1580_pp0_iter4_reg <= and_ln102_1846_reg_1580;
        and_ln102_1848_reg_1512 <= and_ln102_1848_fu_577_p2;
        and_ln102_1849_reg_1545 <= and_ln102_1849_fu_634_p2;
        and_ln102_1851_reg_1550 <= and_ln102_1851_fu_639_p2;
        and_ln102_1851_reg_1550_pp0_iter3_reg <= and_ln102_1851_reg_1550;
        and_ln102_1853_reg_1609 <= and_ln102_1853_fu_871_p2;
        and_ln102_1854_reg_1518 <= and_ln102_1854_fu_593_p2;
        and_ln102_1854_reg_1518_pp0_iter2_reg <= and_ln102_1854_reg_1518;
        and_ln102_1854_reg_1518_pp0_iter3_reg <= and_ln102_1854_reg_1518_pp0_iter2_reg;
        and_ln102_1854_reg_1518_pp0_iter4_reg <= and_ln102_1854_reg_1518_pp0_iter3_reg;
        and_ln102_1854_reg_1518_pp0_iter5_reg <= and_ln102_1854_reg_1518_pp0_iter4_reg;
        and_ln102_reg_1481 <= and_ln102_fu_516_p2;
        and_ln104_303_reg_1540 <= and_ln104_303_fu_624_p2;
        and_ln104_304_reg_1500 <= and_ln104_304_fu_555_p2;
        and_ln104_305_reg_1604 <= and_ln104_305_fu_857_p2;
        and_ln104_306_reg_1505 <= and_ln104_306_fu_571_p2;
        and_ln104_306_reg_1505_pp0_iter2_reg <= and_ln104_306_reg_1505;
        and_ln104_306_reg_1505_pp0_iter3_reg <= and_ln104_306_reg_1505_pp0_iter2_reg;
        and_ln104_306_reg_1505_pp0_iter4_reg <= and_ln104_306_reg_1505_pp0_iter3_reg;
        and_ln104_306_reg_1505_pp0_iter5_reg <= and_ln104_306_reg_1505_pp0_iter4_reg;
        and_ln104_306_reg_1505_pp0_iter6_reg <= and_ln104_306_reg_1505_pp0_iter5_reg;
        and_ln104_306_reg_1505_pp0_iter7_reg <= and_ln104_306_reg_1505_pp0_iter6_reg;
        icmp_ln86_1665_reg_1317 <= icmp_ln86_1665_fu_342_p2;
        icmp_ln86_1665_reg_1317_pp0_iter1_reg <= icmp_ln86_1665_reg_1317;
        icmp_ln86_1666_reg_1324 <= icmp_ln86_1666_fu_348_p2;
        icmp_ln86_1666_reg_1324_pp0_iter1_reg <= icmp_ln86_1666_reg_1324;
        icmp_ln86_1667_reg_1330 <= icmp_ln86_1667_fu_354_p2;
        icmp_ln86_1667_reg_1330_pp0_iter1_reg <= icmp_ln86_1667_reg_1330;
        icmp_ln86_1668_reg_1336 <= icmp_ln86_1668_fu_360_p2;
        icmp_ln86_1668_reg_1336_pp0_iter1_reg <= icmp_ln86_1668_reg_1336;
        icmp_ln86_1669_reg_1343 <= icmp_ln86_1669_fu_366_p2;
        icmp_ln86_1669_reg_1343_pp0_iter1_reg <= icmp_ln86_1669_reg_1343;
        icmp_ln86_1669_reg_1343_pp0_iter2_reg <= icmp_ln86_1669_reg_1343_pp0_iter1_reg;
        icmp_ln86_1669_reg_1343_pp0_iter3_reg <= icmp_ln86_1669_reg_1343_pp0_iter2_reg;
        icmp_ln86_1670_reg_1349 <= icmp_ln86_1670_fu_372_p2;
        icmp_ln86_1671_reg_1355 <= icmp_ln86_1671_fu_378_p2;
        icmp_ln86_1671_reg_1355_pp0_iter1_reg <= icmp_ln86_1671_reg_1355;
        icmp_ln86_1672_reg_1361 <= icmp_ln86_1672_fu_384_p2;
        icmp_ln86_1672_reg_1361_pp0_iter1_reg <= icmp_ln86_1672_reg_1361;
        icmp_ln86_1672_reg_1361_pp0_iter2_reg <= icmp_ln86_1672_reg_1361_pp0_iter1_reg;
        icmp_ln86_1673_reg_1367 <= icmp_ln86_1673_fu_390_p2;
        icmp_ln86_1673_reg_1367_pp0_iter1_reg <= icmp_ln86_1673_reg_1367;
        icmp_ln86_1673_reg_1367_pp0_iter2_reg <= icmp_ln86_1673_reg_1367_pp0_iter1_reg;
        icmp_ln86_1673_reg_1367_pp0_iter3_reg <= icmp_ln86_1673_reg_1367_pp0_iter2_reg;
        icmp_ln86_1674_reg_1373 <= icmp_ln86_1674_fu_396_p2;
        icmp_ln86_1674_reg_1373_pp0_iter1_reg <= icmp_ln86_1674_reg_1373;
        icmp_ln86_1675_reg_1380 <= icmp_ln86_1675_fu_402_p2;
        icmp_ln86_1675_reg_1380_pp0_iter1_reg <= icmp_ln86_1675_reg_1380;
        icmp_ln86_1675_reg_1380_pp0_iter2_reg <= icmp_ln86_1675_reg_1380_pp0_iter1_reg;
        icmp_ln86_1675_reg_1380_pp0_iter3_reg <= icmp_ln86_1675_reg_1380_pp0_iter2_reg;
        icmp_ln86_1675_reg_1380_pp0_iter4_reg <= icmp_ln86_1675_reg_1380_pp0_iter3_reg;
        icmp_ln86_1676_reg_1386 <= icmp_ln86_1676_fu_408_p2;
        icmp_ln86_1676_reg_1386_pp0_iter1_reg <= icmp_ln86_1676_reg_1386;
        icmp_ln86_1676_reg_1386_pp0_iter2_reg <= icmp_ln86_1676_reg_1386_pp0_iter1_reg;
        icmp_ln86_1676_reg_1386_pp0_iter3_reg <= icmp_ln86_1676_reg_1386_pp0_iter2_reg;
        icmp_ln86_1676_reg_1386_pp0_iter4_reg <= icmp_ln86_1676_reg_1386_pp0_iter3_reg;
        icmp_ln86_1677_reg_1392 <= icmp_ln86_1677_fu_414_p2;
        icmp_ln86_1678_reg_1398 <= icmp_ln86_1678_fu_420_p2;
        icmp_ln86_1678_reg_1398_pp0_iter1_reg <= icmp_ln86_1678_reg_1398;
        icmp_ln86_1678_reg_1398_pp0_iter2_reg <= icmp_ln86_1678_reg_1398_pp0_iter1_reg;
        icmp_ln86_1678_reg_1398_pp0_iter3_reg <= icmp_ln86_1678_reg_1398_pp0_iter2_reg;
        icmp_ln86_1678_reg_1398_pp0_iter4_reg <= icmp_ln86_1678_reg_1398_pp0_iter3_reg;
        icmp_ln86_1678_reg_1398_pp0_iter5_reg <= icmp_ln86_1678_reg_1398_pp0_iter4_reg;
        icmp_ln86_1678_reg_1398_pp0_iter6_reg <= icmp_ln86_1678_reg_1398_pp0_iter5_reg;
        icmp_ln86_1679_reg_1404 <= icmp_ln86_1679_fu_426_p2;
        icmp_ln86_1679_reg_1404_pp0_iter1_reg <= icmp_ln86_1679_reg_1404;
        icmp_ln86_1680_reg_1409 <= icmp_ln86_1680_fu_432_p2;
        icmp_ln86_1680_reg_1409_pp0_iter1_reg <= icmp_ln86_1680_reg_1409;
        icmp_ln86_1681_reg_1414 <= icmp_ln86_1681_fu_438_p2;
        icmp_ln86_1681_reg_1414_pp0_iter1_reg <= icmp_ln86_1681_reg_1414;
        icmp_ln86_1681_reg_1414_pp0_iter2_reg <= icmp_ln86_1681_reg_1414_pp0_iter1_reg;
        icmp_ln86_1682_reg_1419 <= icmp_ln86_1682_fu_444_p2;
        icmp_ln86_1682_reg_1419_pp0_iter1_reg <= icmp_ln86_1682_reg_1419;
        icmp_ln86_1682_reg_1419_pp0_iter2_reg <= icmp_ln86_1682_reg_1419_pp0_iter1_reg;
        icmp_ln86_1683_reg_1424 <= icmp_ln86_1683_fu_450_p2;
        icmp_ln86_1683_reg_1424_pp0_iter1_reg <= icmp_ln86_1683_reg_1424;
        icmp_ln86_1683_reg_1424_pp0_iter2_reg <= icmp_ln86_1683_reg_1424_pp0_iter1_reg;
        icmp_ln86_1684_reg_1429 <= icmp_ln86_1684_fu_456_p2;
        icmp_ln86_1684_reg_1429_pp0_iter1_reg <= icmp_ln86_1684_reg_1429;
        icmp_ln86_1684_reg_1429_pp0_iter2_reg <= icmp_ln86_1684_reg_1429_pp0_iter1_reg;
        icmp_ln86_1684_reg_1429_pp0_iter3_reg <= icmp_ln86_1684_reg_1429_pp0_iter2_reg;
        icmp_ln86_1685_reg_1434 <= icmp_ln86_1685_fu_462_p2;
        icmp_ln86_1685_reg_1434_pp0_iter1_reg <= icmp_ln86_1685_reg_1434;
        icmp_ln86_1685_reg_1434_pp0_iter2_reg <= icmp_ln86_1685_reg_1434_pp0_iter1_reg;
        icmp_ln86_1685_reg_1434_pp0_iter3_reg <= icmp_ln86_1685_reg_1434_pp0_iter2_reg;
        icmp_ln86_1686_reg_1439 <= icmp_ln86_1686_fu_468_p2;
        icmp_ln86_1686_reg_1439_pp0_iter1_reg <= icmp_ln86_1686_reg_1439;
        icmp_ln86_1686_reg_1439_pp0_iter2_reg <= icmp_ln86_1686_reg_1439_pp0_iter1_reg;
        icmp_ln86_1686_reg_1439_pp0_iter3_reg <= icmp_ln86_1686_reg_1439_pp0_iter2_reg;
        icmp_ln86_1687_reg_1444 <= icmp_ln86_1687_fu_474_p2;
        icmp_ln86_1687_reg_1444_pp0_iter1_reg <= icmp_ln86_1687_reg_1444;
        icmp_ln86_1687_reg_1444_pp0_iter2_reg <= icmp_ln86_1687_reg_1444_pp0_iter1_reg;
        icmp_ln86_1687_reg_1444_pp0_iter3_reg <= icmp_ln86_1687_reg_1444_pp0_iter2_reg;
        icmp_ln86_1687_reg_1444_pp0_iter4_reg <= icmp_ln86_1687_reg_1444_pp0_iter3_reg;
        icmp_ln86_1688_reg_1449 <= icmp_ln86_1688_fu_480_p2;
        icmp_ln86_1688_reg_1449_pp0_iter1_reg <= icmp_ln86_1688_reg_1449;
        icmp_ln86_1688_reg_1449_pp0_iter2_reg <= icmp_ln86_1688_reg_1449_pp0_iter1_reg;
        icmp_ln86_1688_reg_1449_pp0_iter3_reg <= icmp_ln86_1688_reg_1449_pp0_iter2_reg;
        icmp_ln86_1688_reg_1449_pp0_iter4_reg <= icmp_ln86_1688_reg_1449_pp0_iter3_reg;
        icmp_ln86_1689_reg_1454 <= icmp_ln86_1689_fu_486_p2;
        icmp_ln86_1689_reg_1454_pp0_iter1_reg <= icmp_ln86_1689_reg_1454;
        icmp_ln86_1689_reg_1454_pp0_iter2_reg <= icmp_ln86_1689_reg_1454_pp0_iter1_reg;
        icmp_ln86_1689_reg_1454_pp0_iter3_reg <= icmp_ln86_1689_reg_1454_pp0_iter2_reg;
        icmp_ln86_1689_reg_1454_pp0_iter4_reg <= icmp_ln86_1689_reg_1454_pp0_iter3_reg;
        icmp_ln86_1690_reg_1459 <= icmp_ln86_1690_fu_492_p2;
        icmp_ln86_1690_reg_1459_pp0_iter1_reg <= icmp_ln86_1690_reg_1459;
        icmp_ln86_1690_reg_1459_pp0_iter2_reg <= icmp_ln86_1690_reg_1459_pp0_iter1_reg;
        icmp_ln86_1690_reg_1459_pp0_iter3_reg <= icmp_ln86_1690_reg_1459_pp0_iter2_reg;
        icmp_ln86_1690_reg_1459_pp0_iter4_reg <= icmp_ln86_1690_reg_1459_pp0_iter3_reg;
        icmp_ln86_1690_reg_1459_pp0_iter5_reg <= icmp_ln86_1690_reg_1459_pp0_iter4_reg;
        icmp_ln86_1691_reg_1464 <= icmp_ln86_1691_fu_498_p2;
        icmp_ln86_1691_reg_1464_pp0_iter1_reg <= icmp_ln86_1691_reg_1464;
        icmp_ln86_1691_reg_1464_pp0_iter2_reg <= icmp_ln86_1691_reg_1464_pp0_iter1_reg;
        icmp_ln86_1691_reg_1464_pp0_iter3_reg <= icmp_ln86_1691_reg_1464_pp0_iter2_reg;
        icmp_ln86_1691_reg_1464_pp0_iter4_reg <= icmp_ln86_1691_reg_1464_pp0_iter3_reg;
        icmp_ln86_1691_reg_1464_pp0_iter5_reg <= icmp_ln86_1691_reg_1464_pp0_iter4_reg;
        icmp_ln86_1692_reg_1469 <= icmp_ln86_1692_fu_504_p2;
        icmp_ln86_1692_reg_1469_pp0_iter1_reg <= icmp_ln86_1692_reg_1469;
        icmp_ln86_1692_reg_1469_pp0_iter2_reg <= icmp_ln86_1692_reg_1469_pp0_iter1_reg;
        icmp_ln86_1692_reg_1469_pp0_iter3_reg <= icmp_ln86_1692_reg_1469_pp0_iter2_reg;
        icmp_ln86_1692_reg_1469_pp0_iter4_reg <= icmp_ln86_1692_reg_1469_pp0_iter3_reg;
        icmp_ln86_1692_reg_1469_pp0_iter5_reg <= icmp_ln86_1692_reg_1469_pp0_iter4_reg;
        icmp_ln86_1692_reg_1469_pp0_iter6_reg <= icmp_ln86_1692_reg_1469_pp0_iter5_reg;
        icmp_ln86_reg_1311 <= icmp_ln86_fu_336_p2;
        or_ln117_1466_reg_1556 <= or_ln117_1466_fu_717_p2;
        or_ln117_1468_reg_1566 <= or_ln117_1468_fu_737_p2;
        or_ln117_1470_reg_1572 <= or_ln117_1470_fu_743_p2;
        or_ln117_1472_reg_1587 <= or_ln117_1472_fu_827_p2;
        or_ln117_1474_reg_1597 <= or_ln117_1474_fu_848_p2;
        or_ln117_1478_reg_1615 <= or_ln117_1478_fu_949_p2;
        or_ln117_1480_reg_1625 <= or_ln117_1480_fu_971_p2;
        or_ln117_1484_reg_1632 <= or_ln117_1484_fu_976_p2;
        or_ln117_1484_reg_1632_pp0_iter5_reg <= or_ln117_1484_reg_1632;
        or_ln117_1486_reg_1644 <= or_ln117_1486_fu_1098_p2;
        or_ln117_1486_reg_1644_pp0_iter7_reg <= or_ln117_1486_reg_1644;
        or_ln117_1488_reg_1649 <= or_ln117_1488_fu_1123_p2;
        or_ln117_reg_1524 <= or_ln117_fu_609_p2;
        select_ln117_1621_reg_1561 <= select_ln117_1621_fu_729_p3;
        select_ln117_1627_reg_1592 <= select_ln117_1627_fu_840_p3;
        select_ln117_1633_reg_1620 <= select_ln117_1633_fu_963_p3;
        select_ln117_1639_reg_1639 <= select_ln117_1639_fu_1073_p3;
        select_ln117_1643_reg_1654 <= select_ln117_1643_fu_1137_p3;
        tmp_reg_1659 <= tmp_fu_1172_p63;
        xor_ln104_reg_1474 <= xor_ln104_fu_510_p2;
        xor_ln104_reg_1474_pp0_iter1_reg <= xor_ln104_reg_1474;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_ce)) begin
        x_0_val_int_reg <= x_0_val;
        x_11_val_int_reg <= x_11_val;
        x_12_val_int_reg <= x_12_val;
        x_13_val_int_reg <= x_13_val;
        x_14_val_int_reg <= x_14_val;
        x_15_val_int_reg <= x_15_val;
        x_1_val_int_reg <= x_1_val;
        x_2_val_int_reg <= x_2_val;
        x_3_val_int_reg <= x_3_val;
        x_4_val_int_reg <= x_4_val;
        x_5_val_int_reg <= x_5_val;
        x_6_val_int_reg <= x_6_val;
        x_7_val_int_reg <= x_7_val;
        x_9_val_int_reg <= x_9_val;
    end
end

assign and_ln102_1843_fu_615_p2 = (xor_ln104_reg_1474_pp0_iter1_reg & icmp_ln86_1666_reg_1324_pp0_iter1_reg);

assign and_ln102_1844_fu_540_p2 = (icmp_ln86_1667_reg_1330 & and_ln102_fu_516_p2);

assign and_ln102_1845_fu_545_p2 = (icmp_ln86_1668_reg_1336 & and_ln104_fu_525_p2);

assign and_ln102_1846_fu_747_p2 = (icmp_ln86_1669_reg_1343_pp0_iter2_reg & and_ln102_1843_reg_1533);

assign and_ln102_1847_fu_561_p2 = (icmp_ln86_1670_reg_1349 & and_ln104_302_fu_535_p2);

assign and_ln102_1848_fu_577_p2 = (icmp_ln86_1671_reg_1355 & and_ln102_1844_fu_540_p2);

assign and_ln102_1849_fu_634_p2 = (icmp_ln86_1672_reg_1361_pp0_iter1_reg & and_ln104_303_fu_624_p2);

assign and_ln102_1850_fu_756_p2 = (icmp_ln86_1673_reg_1367_pp0_iter2_reg & and_ln102_1845_reg_1493_pp0_iter2_reg);

assign and_ln102_1851_fu_639_p2 = (icmp_ln86_1674_reg_1373_pp0_iter1_reg & and_ln104_304_reg_1500);

assign and_ln102_1852_fu_867_p2 = (icmp_ln86_1675_reg_1380_pp0_iter3_reg & and_ln102_1846_reg_1580);

assign and_ln102_1853_fu_871_p2 = (icmp_ln86_1676_reg_1386_pp0_iter3_reg & and_ln104_305_fu_857_p2);

assign and_ln102_1854_fu_593_p2 = (icmp_ln86_1677_reg_1392 & and_ln102_1847_fu_561_p2);

assign and_ln102_1855_fu_1080_p2 = (icmp_ln86_1678_reg_1398_pp0_iter5_reg & and_ln104_306_reg_1505_pp0_iter5_reg);

assign and_ln102_1856_fu_643_p2 = (icmp_ln86_1679_reg_1404_pp0_iter1_reg & and_ln102_1848_reg_1512);

assign and_ln102_1857_fu_647_p2 = (xor_ln104_795_fu_629_p2 & icmp_ln86_1680_reg_1409_pp0_iter1_reg);

assign and_ln102_1858_fu_652_p2 = (and_ln102_1857_fu_647_p2 & and_ln102_1844_reg_1487);

assign and_ln102_1859_fu_760_p2 = (icmp_ln86_1681_reg_1414_pp0_iter2_reg & and_ln102_1849_reg_1545);

assign and_ln102_1860_fu_764_p2 = (xor_ln104_796_fu_751_p2 & icmp_ln86_1682_reg_1419_pp0_iter2_reg);

assign and_ln102_1861_fu_769_p2 = (and_ln104_303_reg_1540 & and_ln102_1860_fu_764_p2);

assign and_ln102_1862_fu_774_p2 = (icmp_ln86_1683_reg_1424_pp0_iter2_reg & and_ln102_1850_fu_756_p2);

assign and_ln102_1863_fu_876_p2 = (xor_ln104_797_fu_862_p2 & icmp_ln86_1684_reg_1429_pp0_iter3_reg);

assign and_ln102_1864_fu_881_p2 = (and_ln102_1863_fu_876_p2 & and_ln102_1845_reg_1493_pp0_iter3_reg);

assign and_ln102_1865_fu_886_p2 = (icmp_ln86_1685_reg_1434_pp0_iter3_reg & and_ln102_1851_reg_1550_pp0_iter3_reg);

assign and_ln102_1866_fu_890_p2 = (icmp_ln86_1686_reg_1439_pp0_iter3_reg & and_ln102_1852_fu_867_p2);

assign and_ln102_1867_fu_991_p2 = (xor_ln104_799_fu_981_p2 & icmp_ln86_1687_reg_1444_pp0_iter4_reg);

assign and_ln102_1868_fu_996_p2 = (and_ln102_1867_fu_991_p2 & and_ln102_1846_reg_1580_pp0_iter4_reg);

assign and_ln102_1869_fu_1001_p2 = (icmp_ln86_1688_reg_1449_pp0_iter4_reg & and_ln102_1853_reg_1609);

assign and_ln102_1870_fu_1005_p2 = (xor_ln104_800_fu_986_p2 & icmp_ln86_1689_reg_1454_pp0_iter4_reg);

assign and_ln102_1871_fu_1010_p2 = (and_ln104_305_reg_1604 & and_ln102_1870_fu_1005_p2);

assign and_ln102_1872_fu_1084_p2 = (icmp_ln86_1690_reg_1459_pp0_iter5_reg & and_ln102_1854_reg_1518_pp0_iter5_reg);

assign and_ln102_1873_fu_1088_p2 = (icmp_ln86_1691_reg_1464_pp0_iter5_reg & and_ln102_1855_fu_1080_p2);

assign and_ln102_1874_fu_1150_p2 = (xor_ln104_802_fu_1145_p2 & icmp_ln86_1692_reg_1469_pp0_iter6_reg);

assign and_ln102_1875_fu_1155_p2 = (and_ln104_306_reg_1505_pp0_iter6_reg & and_ln102_1874_fu_1150_p2);

assign and_ln102_fu_516_p2 = (icmp_ln86_reg_1311 & icmp_ln86_1665_reg_1317);

assign and_ln104_302_fu_535_p2 = (xor_ln104_reg_1474 & xor_ln104_790_fu_530_p2);

assign and_ln104_303_fu_624_p2 = (xor_ln104_791_fu_619_p2 & and_ln102_reg_1481);

assign and_ln104_304_fu_555_p2 = (xor_ln104_792_fu_550_p2 & and_ln104_fu_525_p2);

assign and_ln104_305_fu_857_p2 = (xor_ln104_793_fu_852_p2 & and_ln102_1843_reg_1533_pp0_iter3_reg);

assign and_ln104_306_fu_571_p2 = (xor_ln104_794_fu_566_p2 & and_ln104_302_fu_535_p2);

assign and_ln104_307_fu_587_p2 = (xor_ln104_798_fu_582_p2 & and_ln104_304_fu_555_p2);

assign and_ln104_308_fu_603_p2 = (xor_ln104_801_fu_598_p2 & and_ln102_1847_fu_561_p2);

assign and_ln104_fu_525_p2 = (xor_ln104_789_fu_520_p2 & icmp_ln86_reg_1311);

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001 = ~(1'b1 == 1'b1);

assign ap_return = ((or_ln117_1490_fu_1300_p2[0:0] == 1'b1) ? tmp_reg_1659 : 12'd0);

assign icmp_ln86_1665_fu_342_p2 = (($signed(x_14_val_int_reg) < $signed(18'd737)) ? 1'b1 : 1'b0);

assign icmp_ln86_1666_fu_348_p2 = (($signed(x_11_val_int_reg) < $signed(18'd261953)) ? 1'b1 : 1'b0);

assign icmp_ln86_1667_fu_354_p2 = (($signed(x_3_val_int_reg) < $signed(18'd77)) ? 1'b1 : 1'b0);

assign icmp_ln86_1668_fu_360_p2 = (($signed(x_9_val_int_reg) < $signed(18'd1184)) ? 1'b1 : 1'b0);

assign icmp_ln86_1669_fu_366_p2 = (($signed(x_14_val_int_reg) < $signed(18'd2068)) ? 1'b1 : 1'b0);

assign icmp_ln86_1670_fu_372_p2 = (($signed(x_14_val_int_reg) < $signed(18'd678)) ? 1'b1 : 1'b0);

assign icmp_ln86_1671_fu_378_p2 = (($signed(x_3_val_int_reg) < $signed(18'd57)) ? 1'b1 : 1'b0);

assign icmp_ln86_1672_fu_384_p2 = (($signed(x_12_val_int_reg) < $signed(18'd260531)) ? 1'b1 : 1'b0);

assign icmp_ln86_1673_fu_390_p2 = (($signed(x_3_val_int_reg) < $signed(18'd316)) ? 1'b1 : 1'b0);

assign icmp_ln86_1674_fu_396_p2 = (($signed(x_14_val_int_reg) < $signed(18'd988)) ? 1'b1 : 1'b0);

assign icmp_ln86_1675_fu_402_p2 = (($signed(x_6_val_int_reg) < $signed(18'd262001)) ? 1'b1 : 1'b0);

assign icmp_ln86_1676_fu_408_p2 = (($signed(x_5_val_int_reg) < $signed(18'd262072)) ? 1'b1 : 1'b0);

assign icmp_ln86_1677_fu_414_p2 = (($signed(x_13_val_int_reg) < $signed(18'd513)) ? 1'b1 : 1'b0);

assign icmp_ln86_1678_fu_420_p2 = (($signed(x_3_val_int_reg) < $signed(18'd860)) ? 1'b1 : 1'b0);

assign icmp_ln86_1679_fu_426_p2 = (($signed(x_2_val_int_reg) < $signed(18'd421)) ? 1'b1 : 1'b0);

assign icmp_ln86_1680_fu_432_p2 = (($signed(x_1_val_int_reg) < $signed(18'd68)) ? 1'b1 : 1'b0);

assign icmp_ln86_1681_fu_438_p2 = (($signed(x_15_val_int_reg) < $signed(18'd262078)) ? 1'b1 : 1'b0);

assign icmp_ln86_1682_fu_444_p2 = (($signed(x_3_val_int_reg) < $signed(18'd90)) ? 1'b1 : 1'b0);

assign icmp_ln86_1683_fu_450_p2 = (($signed(x_0_val_int_reg) < $signed(18'd260998)) ? 1'b1 : 1'b0);

assign icmp_ln86_1684_fu_456_p2 = (($signed(x_4_val_int_reg) < $signed(18'd681)) ? 1'b1 : 1'b0);

assign icmp_ln86_1685_fu_462_p2 = (($signed(x_3_val_int_reg) < $signed(18'd124)) ? 1'b1 : 1'b0);

assign icmp_ln86_1686_fu_468_p2 = (($signed(x_2_val_int_reg) < $signed(18'd814)) ? 1'b1 : 1'b0);

assign icmp_ln86_1687_fu_474_p2 = (($signed(x_14_val_int_reg) < $signed(18'd640)) ? 1'b1 : 1'b0);

assign icmp_ln86_1688_fu_480_p2 = (($signed(x_7_val_int_reg) < $signed(18'd260911)) ? 1'b1 : 1'b0);

assign icmp_ln86_1689_fu_486_p2 = (($signed(x_9_val_int_reg) < $signed(18'd261964)) ? 1'b1 : 1'b0);

assign icmp_ln86_1690_fu_492_p2 = (($signed(x_13_val_int_reg) < $signed(18'd493)) ? 1'b1 : 1'b0);

assign icmp_ln86_1691_fu_498_p2 = (($signed(x_14_val_int_reg) < $signed(18'd950)) ? 1'b1 : 1'b0);

assign icmp_ln86_1692_fu_504_p2 = (($signed(x_14_val_int_reg) < $signed(18'd1229)) ? 1'b1 : 1'b0);

assign icmp_ln86_fu_336_p2 = (($signed(x_3_val_int_reg) < $signed(18'd336)) ? 1'b1 : 1'b0);

assign or_ln117_1460_fu_657_p2 = (xor_ln104_reg_1474_pp0_iter1_reg | icmp_ln86_1665_reg_1317_pp0_iter1_reg);

assign or_ln117_1461_fu_661_p2 = (or_ln117_1460_fu_657_p2 | icmp_ln86_1668_reg_1336_pp0_iter1_reg);

assign or_ln117_1462_fu_666_p2 = (or_ln117_1461_fu_661_p2 | icmp_ln86_1674_reg_1373_pp0_iter1_reg);

assign or_ln117_1463_fu_675_p2 = (or_ln117_reg_1524 | and_ln102_1856_fu_643_p2);

assign or_ln117_1464_fu_687_p2 = (or_ln117_reg_1524 | and_ln102_1848_reg_1512);

assign or_ln117_1465_fu_703_p2 = (or_ln117_1464_fu_687_p2 | and_ln102_1858_fu_652_p2);

assign or_ln117_1466_fu_717_p2 = (or_ln117_reg_1524 | and_ln102_1844_reg_1487);

assign or_ln117_1467_fu_779_p2 = (or_ln117_1466_reg_1556 | and_ln102_1859_fu_760_p2);

assign or_ln117_1468_fu_737_p2 = (or_ln117_1466_fu_717_p2 | and_ln102_1849_fu_634_p2);

assign or_ln117_1469_fu_795_p2 = (or_ln117_1468_reg_1566 | and_ln102_1861_fu_769_p2);

assign or_ln117_1470_fu_743_p2 = (or_ln117_reg_1524 | and_ln102_reg_1481);

assign or_ln117_1471_fu_815_p2 = (or_ln117_1470_reg_1572 | and_ln102_1862_fu_774_p2);

assign or_ln117_1472_fu_827_p2 = (or_ln117_1470_reg_1572 | and_ln102_1850_fu_756_p2);

assign or_ln117_1473_fu_895_p2 = (or_ln117_1472_reg_1587 | and_ln102_1864_fu_881_p2);

assign or_ln117_1474_fu_848_p2 = (or_ln117_1470_reg_1572 | and_ln102_1845_reg_1493_pp0_iter2_reg);

assign or_ln117_1475_fu_907_p2 = (or_ln117_1474_reg_1597 | and_ln102_1865_fu_886_p2);

assign or_ln117_1476_fu_919_p2 = (or_ln117_1474_reg_1597 | and_ln102_1851_reg_1550_pp0_iter3_reg);

assign or_ln117_1477_fu_935_p2 = (or_ln117_1476_fu_919_p2 | and_ln102_1866_fu_890_p2);

assign or_ln117_1478_fu_949_p2 = (or_ln117_1476_fu_919_p2 | and_ln102_1852_fu_867_p2);

assign or_ln117_1479_fu_1015_p2 = (or_ln117_1478_reg_1615 | and_ln102_1868_fu_996_p2);

assign or_ln117_1480_fu_971_p2 = (or_ln117_1476_fu_919_p2 | and_ln102_1846_reg_1580);

assign or_ln117_1481_fu_1027_p2 = (or_ln117_1480_reg_1625 | and_ln102_1869_fu_1001_p2);

assign or_ln117_1482_fu_1039_p2 = (or_ln117_1480_reg_1625 | and_ln102_1853_reg_1609);

assign or_ln117_1483_fu_1051_p2 = (or_ln117_1482_fu_1039_p2 | and_ln102_1871_fu_1010_p2);

assign or_ln117_1484_fu_976_p2 = (or_ln117_1476_fu_919_p2 | and_ln102_1843_reg_1533_pp0_iter3_reg);

assign or_ln117_1485_fu_1093_p2 = (or_ln117_1484_reg_1632_pp0_iter5_reg | and_ln102_1872_fu_1084_p2);

assign or_ln117_1486_fu_1098_p2 = (or_ln117_1484_reg_1632_pp0_iter5_reg | and_ln102_1854_reg_1518_pp0_iter5_reg);

assign or_ln117_1487_fu_1109_p2 = (or_ln117_1486_fu_1098_p2 | and_ln102_1873_fu_1088_p2);

assign or_ln117_1488_fu_1123_p2 = (or_ln117_1486_fu_1098_p2 | and_ln102_1855_fu_1080_p2);

assign or_ln117_1489_fu_1160_p2 = (or_ln117_1488_reg_1649 | and_ln102_1875_fu_1155_p2);

assign or_ln117_1490_fu_1300_p2 = (or_ln117_1486_reg_1644_pp0_iter7_reg | and_ln104_306_reg_1505_pp0_iter7_reg);

assign or_ln117_fu_609_p2 = (and_ln104_308_fu_603_p2 | and_ln104_307_fu_587_p2);

assign select_ln117_1618_fu_691_p3 = ((or_ln117_1463_fu_675_p2[0:0] == 1'b1) ? select_ln117_fu_680_p3 : 2'd3);

assign select_ln117_1619_fu_709_p3 = ((or_ln117_1464_fu_687_p2[0:0] == 1'b1) ? zext_ln117_172_fu_699_p1 : 3'd4);

assign select_ln117_1620_fu_721_p3 = ((or_ln117_1465_fu_703_p2[0:0] == 1'b1) ? select_ln117_1619_fu_709_p3 : 3'd5);

assign select_ln117_1621_fu_729_p3 = ((or_ln117_1466_fu_717_p2[0:0] == 1'b1) ? select_ln117_1620_fu_721_p3 : 3'd6);

assign select_ln117_1622_fu_784_p3 = ((or_ln117_1467_fu_779_p2[0:0] == 1'b1) ? select_ln117_1621_reg_1561 : 3'd7);

assign select_ln117_1623_fu_800_p3 = ((or_ln117_1468_reg_1566[0:0] == 1'b1) ? zext_ln117_173_fu_791_p1 : 4'd8);

assign select_ln117_1624_fu_807_p3 = ((or_ln117_1469_fu_795_p2[0:0] == 1'b1) ? select_ln117_1623_fu_800_p3 : 4'd9);

assign select_ln117_1625_fu_820_p3 = ((or_ln117_1470_reg_1572[0:0] == 1'b1) ? select_ln117_1624_fu_807_p3 : 4'd10);

assign select_ln117_1626_fu_832_p3 = ((or_ln117_1471_fu_815_p2[0:0] == 1'b1) ? select_ln117_1625_fu_820_p3 : 4'd11);

assign select_ln117_1627_fu_840_p3 = ((or_ln117_1472_fu_827_p2[0:0] == 1'b1) ? select_ln117_1626_fu_832_p3 : 4'd12);

assign select_ln117_1628_fu_900_p3 = ((or_ln117_1473_fu_895_p2[0:0] == 1'b1) ? select_ln117_1627_reg_1592 : 4'd13);

assign select_ln117_1629_fu_912_p3 = ((or_ln117_1474_reg_1597[0:0] == 1'b1) ? select_ln117_1628_fu_900_p3 : 4'd14);

assign select_ln117_1630_fu_923_p3 = ((or_ln117_1475_fu_907_p2[0:0] == 1'b1) ? select_ln117_1629_fu_912_p3 : 4'd15);

assign select_ln117_1631_fu_941_p3 = ((or_ln117_1476_fu_919_p2[0:0] == 1'b1) ? zext_ln117_174_fu_931_p1 : 5'd16);

assign select_ln117_1632_fu_955_p3 = ((or_ln117_1477_fu_935_p2[0:0] == 1'b1) ? select_ln117_1631_fu_941_p3 : 5'd17);

assign select_ln117_1633_fu_963_p3 = ((or_ln117_1478_fu_949_p2[0:0] == 1'b1) ? select_ln117_1632_fu_955_p3 : 5'd18);

assign select_ln117_1634_fu_1020_p3 = ((or_ln117_1479_fu_1015_p2[0:0] == 1'b1) ? select_ln117_1633_reg_1620 : 5'd19);

assign select_ln117_1635_fu_1032_p3 = ((or_ln117_1480_reg_1625[0:0] == 1'b1) ? select_ln117_1634_fu_1020_p3 : 5'd20);

assign select_ln117_1636_fu_1043_p3 = ((or_ln117_1481_fu_1027_p2[0:0] == 1'b1) ? select_ln117_1635_fu_1032_p3 : 5'd21);

assign select_ln117_1637_fu_1057_p3 = ((or_ln117_1482_fu_1039_p2[0:0] == 1'b1) ? select_ln117_1636_fu_1043_p3 : 5'd22);

assign select_ln117_1638_fu_1065_p3 = ((or_ln117_1483_fu_1051_p2[0:0] == 1'b1) ? select_ln117_1637_fu_1057_p3 : 5'd23);

assign select_ln117_1639_fu_1073_p3 = ((or_ln117_1484_reg_1632[0:0] == 1'b1) ? select_ln117_1638_fu_1065_p3 : 5'd24);

assign select_ln117_1640_fu_1102_p3 = ((or_ln117_1485_fu_1093_p2[0:0] == 1'b1) ? select_ln117_1639_reg_1639 : 5'd25);

assign select_ln117_1641_fu_1115_p3 = ((or_ln117_1486_fu_1098_p2[0:0] == 1'b1) ? select_ln117_1640_fu_1102_p3 : 5'd26);

assign select_ln117_1642_fu_1129_p3 = ((or_ln117_1487_fu_1109_p2[0:0] == 1'b1) ? select_ln117_1641_fu_1115_p3 : 5'd27);

assign select_ln117_1643_fu_1137_p3 = ((or_ln117_1488_fu_1123_p2[0:0] == 1'b1) ? select_ln117_1642_fu_1129_p3 : 5'd28);

assign select_ln117_fu_680_p3 = ((or_ln117_reg_1524[0:0] == 1'b1) ? zext_ln117_fu_671_p1 : 2'd2);

assign tmp_fu_1172_p61 = 'bx;

assign tmp_fu_1172_p62 = ((or_ln117_1489_fu_1160_p2[0:0] == 1'b1) ? select_ln117_1643_reg_1654 : 5'd29);

assign xor_ln104_789_fu_520_p2 = (icmp_ln86_1665_reg_1317 ^ 1'd1);

assign xor_ln104_790_fu_530_p2 = (icmp_ln86_1666_reg_1324 ^ 1'd1);

assign xor_ln104_791_fu_619_p2 = (icmp_ln86_1667_reg_1330_pp0_iter1_reg ^ 1'd1);

assign xor_ln104_792_fu_550_p2 = (icmp_ln86_1668_reg_1336 ^ 1'd1);

assign xor_ln104_793_fu_852_p2 = (icmp_ln86_1669_reg_1343_pp0_iter3_reg ^ 1'd1);

assign xor_ln104_794_fu_566_p2 = (icmp_ln86_1670_reg_1349 ^ 1'd1);

assign xor_ln104_795_fu_629_p2 = (icmp_ln86_1671_reg_1355_pp0_iter1_reg ^ 1'd1);

assign xor_ln104_796_fu_751_p2 = (icmp_ln86_1672_reg_1361_pp0_iter2_reg ^ 1'd1);

assign xor_ln104_797_fu_862_p2 = (icmp_ln86_1673_reg_1367_pp0_iter3_reg ^ 1'd1);

assign xor_ln104_798_fu_582_p2 = (icmp_ln86_1674_reg_1373 ^ 1'd1);

assign xor_ln104_799_fu_981_p2 = (icmp_ln86_1675_reg_1380_pp0_iter4_reg ^ 1'd1);

assign xor_ln104_800_fu_986_p2 = (icmp_ln86_1676_reg_1386_pp0_iter4_reg ^ 1'd1);

assign xor_ln104_801_fu_598_p2 = (icmp_ln86_1677_reg_1392 ^ 1'd1);

assign xor_ln104_802_fu_1145_p2 = (icmp_ln86_1678_reg_1398_pp0_iter6_reg ^ 1'd1);

assign xor_ln104_fu_510_p2 = (icmp_ln86_fu_336_p2 ^ 1'd1);

assign zext_ln117_172_fu_699_p1 = select_ln117_1618_fu_691_p3;

assign zext_ln117_173_fu_791_p1 = select_ln117_1622_fu_784_p3;

assign zext_ln117_174_fu_931_p1 = select_ln117_1630_fu_923_p3;

assign zext_ln117_fu_671_p1 = or_ln117_1462_fu_666_p2;

endmodule //my_prj_decision_function_117
