module XC2CAndArrayJIT(jtag_tck, clk_100mhz, row_start);
    input wire        jtag_tck;      
    input wire        clk_100mhz;    
    input wire        row_start;     
endmodule