INFO:encore:314 - Created non-GUI application for batch mode execution.
INFO:sim:172 - Generating IP...
Resolving generics for 'fr_cmplr_v6_3_51c8a9a7f4af2b84'...
Applying external generics to 'fr_cmplr_v6_3_51c8a9a7f4af2b84'...
Delivering associated files for 'fr_cmplr_v6_3_51c8a9a7f4af2b84'...
Delivering EJava files for 'fr_cmplr_v6_3_51c8a9a7f4af2b84'...
Generating implementation netlist for 'fr_cmplr_v6_3_51c8a9a7f4af2b84'...
INFO:sim - Pre-processing HDL files for 'fr_cmplr_v6_3_51c8a9a7f4af2b84'...
Running synthesis for 'fr_cmplr_v6_3_51c8a9a7f4af2b84'
Running ngcbuild...
Writing VHO instantiation template for 'fr_cmplr_v6_3_51c8a9a7f4af2b84'...
Writing VHDL behavioral simulation model for 'fr_cmplr_v6_3_51c8a9a7f4af2b84'...
INFO:sim:949 - Finished generation of ASY schematic symbol.
Generating metadata file...
Generating ISE project file for 'fr_cmplr_v6_3_51c8a9a7f4af2b84'...
Generating README file...
Generating FLIST file...
INFO:sim:948 - Finished FLIST file generation.
Moving files to output directory...
Finished moving files to output directory
Saved CGP file for project 'coregen'.
Saved CGP file for project 'coregen'.
