#! /d/a/fpga-toolchain-build/fpga-toolchain-build/iverilog/_install/bin/vvp
:ivl_version "11.0 (stable)" "(d3b0992)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\PROGRA~3\CHOCOL~1\lib\iverilog\tools\lib\ivl\system.vpi";
:vpi_module "C:\PROGRA~3\CHOCOL~1\lib\iverilog\tools\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\PROGRA~3\CHOCOL~1\lib\iverilog\tools\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\PROGRA~3\CHOCOL~1\lib\iverilog\tools\lib\ivl\v2005_math.vpi";
:vpi_module "C:\PROGRA~3\CHOCOL~1\lib\iverilog\tools\lib\ivl\va_math.vpi";
S_00000279c5d86890 .scope module, "tb_mealy" "tb_mealy" 2 1;
 .timescale 0 0;
v00000279c5dce0c0_0 .var "clk", 0 0;
v00000279c5dce340_0 .net "done", 0 0, v00000279c5dcdee0_0;  1 drivers
v00000279c5dcde40_0 .var "done_a", 0 0;
v00000279c5dce160_0 .var "done_b", 0 0;
v00000279c5dce980_0 .var "done_c", 0 0;
v00000279c5dcdf80_0 .var "reset", 0 0;
v00000279c5dce480_0 .var "start", 0 0;
v00000279c5dceac0_0 .net "start_a", 0 0, v00000279c5dcea20_0;  1 drivers
v00000279c5dce2a0_0 .net "start_b", 0 0, v00000279c5dce200_0;  1 drivers
v00000279c5dce8e0_0 .net "start_c", 0 0, v00000279c5dcdda0_0;  1 drivers
S_00000279c5d86a20 .scope module, "uut" "mealy" 2 12, 3 1 0, S_00000279c5d86890;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "start";
    .port_info 3 /INPUT 1 "done_a";
    .port_info 4 /INPUT 1 "done_b";
    .port_info 5 /INPUT 1 "done_c";
    .port_info 6 /OUTPUT 1 "start_a";
    .port_info 7 /OUTPUT 1 "start_b";
    .port_info 8 /OUTPUT 1 "start_c";
    .port_info 9 /OUTPUT 1 "done";
P_00000279c5dc8fc0 .param/l "IDLE" 0 3 4, C4<00>;
P_00000279c5dc8ff8 .param/l "wait_a" 0 3 5, C4<01>;
P_00000279c5dc9030 .param/l "wait_b" 0 3 6, C4<10>;
P_00000279c5dc9068 .param/l "wait_c" 0 3 7, C4<11>;
v00000279c5dceb60_0 .net "clk", 0 0, v00000279c5dce0c0_0;  1 drivers
v00000279c5dcdee0_0 .var "done", 0 0;
v00000279c5dce840_0 .net "done_a", 0 0, v00000279c5dcde40_0;  1 drivers
v00000279c5dcec00_0 .net "done_b", 0 0, v00000279c5dce160_0;  1 drivers
v00000279c5dcdd00_0 .net "done_c", 0 0, v00000279c5dce980_0;  1 drivers
v00000279c5dce660_0 .net "reset", 0 0, v00000279c5dcdf80_0;  1 drivers
v00000279c5dce5c0_0 .net "start", 0 0, v00000279c5dce480_0;  1 drivers
v00000279c5dcea20_0 .var "start_a", 0 0;
v00000279c5dce200_0 .var "start_b", 0 0;
v00000279c5dcdda0_0 .var "start_c", 0 0;
v00000279c5dce3e0_0 .var "state", 1 0;
v00000279c5dce520_0 .var "state_nxt", 1 0;
E_00000279c5dcd780/0 .event edge, v00000279c5dce3e0_0, v00000279c5dce5c0_0, v00000279c5dce840_0, v00000279c5dcec00_0;
E_00000279c5dcd780/1 .event edge, v00000279c5dcdd00_0;
E_00000279c5dcd780 .event/or E_00000279c5dcd780/0, E_00000279c5dcd780/1;
E_00000279c5dcd340 .event posedge, v00000279c5dceb60_0;
    .scope S_00000279c5d86a20;
T_0 ;
    %wait E_00000279c5dcd340;
    %load/vec4 v00000279c5dce660_0;
    %flag_set/vec4 8;
    %jmp/0 T_0.0, 8;
    %pushi/vec4 0, 0, 2;
    %jmp/1 T_0.1, 8;
T_0.0 ; End of true expr.
    %load/vec4 v00000279c5dce520_0;
    %jmp/0 T_0.1, 8;
 ; End of false expr.
    %blend;
T_0.1;
    %assign/vec4 v00000279c5dce3e0_0, 1;
    %jmp T_0;
    .thread T_0;
    .scope S_00000279c5d86a20;
T_1 ;
    %wait E_00000279c5dcd780;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000279c5dcea20_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000279c5dce200_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000279c5dcdda0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000279c5dcdee0_0, 0, 1;
    %load/vec4 v00000279c5dce3e0_0;
    %store/vec4 v00000279c5dce520_0, 0, 2;
    %load/vec4 v00000279c5dce3e0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_1.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_1.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_1.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_1.3, 6;
    %load/vec4 v00000279c5dce3e0_0;
    %store/vec4 v00000279c5dce520_0, 0, 2;
    %jmp T_1.5;
T_1.0 ;
    %load/vec4 v00000279c5dce5c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.6, 8;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v00000279c5dce520_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000279c5dcea20_0, 0, 1;
T_1.6 ;
    %jmp T_1.5;
T_1.1 ;
    %load/vec4 v00000279c5dce840_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.8, 8;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v00000279c5dce520_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000279c5dce200_0, 0, 1;
T_1.8 ;
    %jmp T_1.5;
T_1.2 ;
    %load/vec4 v00000279c5dcec00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.10, 8;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v00000279c5dce520_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000279c5dcdda0_0, 0, 1;
T_1.10 ;
    %jmp T_1.5;
T_1.3 ;
    %load/vec4 v00000279c5dcdd00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.12, 8;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v00000279c5dce520_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000279c5dcdee0_0, 0, 1;
T_1.12 ;
    %jmp T_1.5;
T_1.5 ;
    %pop/vec4 1;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_00000279c5d86890;
T_2 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000279c5dce0c0_0, 0, 1;
T_2.0 ;
    %delay 5, 0;
    %load/vec4 v00000279c5dce0c0_0;
    %inv;
    %store/vec4 v00000279c5dce0c0_0, 0, 1;
    %jmp T_2.0;
    %end;
    .thread T_2;
    .scope S_00000279c5d86890;
T_3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000279c5dcdf80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000279c5dce480_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000279c5dcde40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000279c5dce160_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000279c5dce980_0, 0, 1;
    %vpi_call 2 39 "$dumpvars", 32'sb00000000000000000000000000000010, S_00000279c5d86890 {0 0 0};
    %vpi_call 2 40 "$dumpfile", "wave.vcd" {0 0 0};
    %wait E_00000279c5dcd340;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000279c5dcdf80_0, 1;
    %wait E_00000279c5dcd340;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000279c5dcdf80_0, 1;
    %pushi/vec4 5, 0, 32;
T_3.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.1, 5;
    %jmp/1 T_3.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_00000279c5dcd340;
    %jmp T_3.0;
T_3.1 ;
    %pop/vec4 1;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000279c5dce480_0, 1;
    %wait E_00000279c5dcd340;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000279c5dce480_0, 1;
    %pushi/vec4 5, 0, 32;
T_3.2 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.3, 5;
    %jmp/1 T_3.3, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_00000279c5dcd340;
    %jmp T_3.2;
T_3.3 ;
    %pop/vec4 1;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000279c5dcde40_0, 1;
    %wait E_00000279c5dcd340;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000279c5dcde40_0, 1;
    %pushi/vec4 5, 0, 32;
T_3.4 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.5, 5;
    %jmp/1 T_3.5, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_00000279c5dcd340;
    %jmp T_3.4;
T_3.5 ;
    %pop/vec4 1;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000279c5dce160_0, 1;
    %wait E_00000279c5dcd340;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000279c5dce160_0, 1;
    %pushi/vec4 5, 0, 32;
T_3.6 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.7, 5;
    %jmp/1 T_3.7, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_00000279c5dcd340;
    %jmp T_3.6;
T_3.7 ;
    %pop/vec4 1;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000279c5dce980_0, 1;
    %delay 2, 0;
    %vpi_call 2 64 "$display", "done : %d ", v00000279c5dce340_0 {0 0 0};
    %wait E_00000279c5dcd340;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000279c5dce980_0, 1;
    %pushi/vec4 10, 0, 32;
T_3.8 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.9, 5;
    %jmp/1 T_3.9, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_00000279c5dcd340;
    %jmp T_3.8;
T_3.9 ;
    %pop/vec4 1;
    %vpi_call 2 69 "$finish" {0 0 0};
    %end;
    .thread T_3;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    ".\tb_mealy.v";
    ".\mealy.v";
