
---------- Begin Simulation Statistics ----------
final_tick                                57656016000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 184628                       # Simulator instruction rate (inst/s)
host_mem_usage                                 655336                       # Number of bytes of host memory used
host_op_rate                                   202041                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   541.63                       # Real time elapsed on the host
host_tick_rate                              106449160                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   100000000                       # Number of instructions simulated
sim_ops                                     109431273                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.057656                       # Number of seconds simulated
sim_ticks                                 57656016000                       # Number of ticks simulated
system.cpu.committedInsts                   100000000                       # Number of instructions committed
system.cpu.committedOps                     109431273                       # Number of ops (including micro ops) committed
system.cpu.cpi                               1.153120                       # CPI: cycles per instruction
system.cpu.discardedOps                        377925                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.idleCycles                         5067749                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.867212                       # IPC: instructions per cycle
system.cpu.numCycles                        115312032                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                72954991     66.67%     66.67% # Class of committed instruction
system.cpu.op_class_0::IntMult                 568364      0.52%     67.19% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     67.19% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     67.19% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     67.19% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     67.19% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     67.19% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     67.19% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     67.19% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     67.19% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     67.19% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                 241336      0.22%     67.41% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     67.41% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                 154628      0.14%     67.55% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                 120668      0.11%     67.66% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     67.66% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                 44543      0.04%     67.70% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     67.70% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     67.70% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     67.70% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     67.70% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     67.70% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     67.70% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     67.70% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     67.70% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     67.70% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     67.70% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     67.70% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc           166417      0.15%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::MemRead               20645995     18.87%     86.72% # Class of committed instruction
system.cpu.op_class_0::MemWrite              14534331     13.28%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                109431273                       # Class of committed instruction
system.cpu.tickCycles                       110244283                       # Number of cycles that the object actually ticked
system.cpu.workload.numSyscalls                    87                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests        26102                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests         69039                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests         2085                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests        90206                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops          454                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests       181372                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops            454                       # Total number of snoops made to the snoop filter.
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu.branchPred.lookups                20361184                       # Number of BP lookups
system.cpu.branchPred.condPredicted          16298376                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect             53709                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups              8737683                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                 8736283                       # Number of BTB hits
system.cpu.branchPred.BTBHitPct             99.983977                       # BTB Hit Percentage
system.cpu.branchPred.RASUsed                 1050557                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASIncorrect                326                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups          434276                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits             300028                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses           134248                       # Number of indirect misses.
system.cpu.branchPred.indirectMispredicted         1039                       # Number of mispredicted indirect branches.
system.cpu.dcache.demand_hits::.cpu.data     35563292                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         35563292                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     35566537                       # number of overall hits
system.cpu.dcache.overall_hits::total        35566537                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       122804                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         122804                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       122920                       # number of overall misses
system.cpu.dcache.overall_misses::total        122920                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data   5542330500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   5542330500                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   5542330500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   5542330500                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     35686096                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     35686096                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     35689457                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     35689457                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.003441                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.003441                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.003444                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.003444                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 45131.514446                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 45131.514446                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 45088.923690                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 45088.923690                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        72167                       # number of writebacks
system.cpu.dcache.writebacks::total             72167                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        32548                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        32548                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        32548                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        32548                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data        90256                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        90256                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        90367                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        90367                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data   4220434500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   4220434500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data   4222787000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   4222787000                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.002529                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.002529                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.002532                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.002532                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 46760.708429                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 46760.708429                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 46729.303839                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 46729.303839                       # average overall mshr miss latency
system.cpu.dcache.replacements                  89888                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     21379617                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        21379617                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data        52228                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         52228                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   1006156000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   1006156000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     21431845                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     21431845                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.002437                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.002437                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 19264.685609                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 19264.685609                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data         9451                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         9451                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        42777                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        42777                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    820512000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    820512000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.001996                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.001996                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 19181.148748                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 19181.148748                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data     14183675                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       14183675                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data        70576                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        70576                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data   4536174500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   4536174500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     14254251                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     14254251                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.004951                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.004951                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 64273.612843                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 64273.612843                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data        23097                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        23097                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data        47479                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        47479                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data   3399922500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   3399922500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.003331                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.003331                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 71608.974494                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 71608.974494                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data         3245                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total          3245                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data          116                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total          116                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data         3361                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total         3361                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.034514                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.034514                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data          111                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total          111                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data      2352500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total      2352500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.033026                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.033026                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 21193.693694                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 21193.693694                       # average SoftPFReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data        89077                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total        89077                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data           33                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total           33                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data       909000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total       909000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data        89110                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total        89110                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.000370                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.000370                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data 27545.454545                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 27545.454545                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data           33                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total           33                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data       876000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total       876000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.000370                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.000370                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data 26545.454545                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 26545.454545                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data        89080                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total        89080                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data        89080                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total        89080                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  57656016000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           510.947910                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            35835094                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             90400                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            396.405907                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            176500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   510.947910                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.997945                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.997945                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            7                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           64                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          384                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3           57                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          35958047                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         35958047                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  57656016000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.instHits                             0                       # ITB inst hits
system.cpu.dtb.instMisses                           0                       # ITB inst misses
system.cpu.dtb.readHits                             0                       # DTB read hits
system.cpu.dtb.readMisses                           0                       # DTB read misses
system.cpu.dtb.writeHits                            0                       # DTB write hits
system.cpu.dtb.writeMisses                          0                       # DTB write misses
system.cpu.dtb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.flushTlb                             0                       # Number of times complete TLB was flushed
system.cpu.dtb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.dtb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.readAccesses                         0                       # DTB read accesses
system.cpu.dtb.writeAccesses                        0                       # DTB write accesses
system.cpu.dtb.instAccesses                         0                       # ITB inst accesses
system.cpu.dtb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.dtb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.dtb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.dtb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  57656016000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  57656016000                       # Cumulative time (in ticks) in various power states
system.cpu.fetch2.intInstructions            49239932                       # Number of integer instructions successfully decoded
system.cpu.fetch2.fpInstructions                    0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.vecInstructions                   0                       # Number of SIMD instructions successfully decoded
system.cpu.fetch2.loadInstructions           17106777                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.storeInstructions           9764250                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.amoInstructions                   0                       # Number of memory atomic instructions successfully decoded
system.cpu.icache.demand_hits::.cpu.inst     28367538                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         28367538                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst     28367538                       # number of overall hits
system.cpu.icache.overall_hits::total        28367538                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          770                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            770                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          770                       # number of overall misses
system.cpu.icache.overall_misses::total           770                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     44210500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     44210500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     44210500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     44210500                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst     28368308                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     28368308                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst     28368308                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     28368308                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000027                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000027                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000027                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000027                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 57416.233766                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 57416.233766                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 57416.233766                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 57416.233766                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          314                       # number of writebacks
system.cpu.icache.writebacks::total               314                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst          770                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          770                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          770                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          770                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     43440500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     43440500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     43440500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     43440500                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000027                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000027                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000027                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000027                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 56416.233766                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 56416.233766                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 56416.233766                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 56416.233766                       # average overall mshr miss latency
system.cpu.icache.replacements                    314                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst     28367538                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        28367538                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          770                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           770                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     44210500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     44210500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst     28368308                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     28368308                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000027                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000027                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 57416.233766                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 57416.233766                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          770                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          770                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     43440500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     43440500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000027                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000027                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 56416.233766                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 56416.233766                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED  57656016000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           455.244662                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            28368308                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               770                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          36841.958442                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             87500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   455.244662                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.444575                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.444575                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          456                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          455                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.445312                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          28369078                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         28369078                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  57656016000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.instHits                             0                       # ITB inst hits
system.cpu.itb.instMisses                           0                       # ITB inst misses
system.cpu.itb.readHits                             0                       # DTB read hits
system.cpu.itb.readMisses                           0                       # DTB read misses
system.cpu.itb.writeHits                            0                       # DTB write hits
system.cpu.itb.writeMisses                          0                       # DTB write misses
system.cpu.itb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.flushTlb                             0                       # Number of times complete TLB was flushed
system.cpu.itb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.itb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.itb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.readAccesses                         0                       # DTB read accesses
system.cpu.itb.writeAccesses                        0                       # DTB write accesses
system.cpu.itb.instAccesses                         0                       # ITB inst accesses
system.cpu.itb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.itb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.itb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.itb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.itb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  57656016000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  57656016000                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::ON  57656016000                       # Cumulative time (in ticks) in various power states
system.cpu.thread0.numInsts                 100000000                       # Number of Instructions committed
system.cpu.thread0.numOps                   109431273                       # Number of Ops committed
system.cpu.thread0.numMemRefs                       0                       # Number of Memory References
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l2.demand_hits::.cpu.inst                  249                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                47978                       # number of demand (read+write) hits
system.l2.demand_hits::total                    48227                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                 249                       # number of overall hits
system.l2.overall_hits::.cpu.data               47978                       # number of overall hits
system.l2.overall_hits::total                   48227                       # number of overall hits
system.l2.demand_misses::.cpu.inst                521                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data              42422                       # number of demand (read+write) misses
system.l2.demand_misses::total                  42943                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               521                       # number of overall misses
system.l2.overall_misses::.cpu.data             42422                       # number of overall misses
system.l2.overall_misses::total                 42943                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     39664500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data   3546019000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       3585683500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     39664500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data   3546019000                       # number of overall miss cycles
system.l2.overall_miss_latency::total      3585683500                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst              770                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data            90400                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                91170                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst             770                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data           90400                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               91170                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.676623                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.469270                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.471021                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.676623                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.469270                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.471021                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 76131.477927                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 83589.151855                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 83498.672659                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 76131.477927                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 83589.151855                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 83498.672659                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks               25971                       # number of writebacks
system.l2.writebacks::total                     25971                       # number of writebacks
system.l2.demand_mshr_hits::.cpu.inst               1                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu.data               5                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   6                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.inst              1                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu.data              5                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  6                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu.inst           520                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data         42417                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             42937                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          520                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data        42417                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            42937                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     34151000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data   3121523500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   3155674500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     34151000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data   3121523500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   3155674500                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.675325                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.469215                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.470955                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.675325                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.469215                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.470955                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst        65675                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 73591.331306                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 73495.458462                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst        65675                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 73591.331306                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 73495.458462                       # average overall mshr miss latency
system.l2.replacements                          26556                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks        72167                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            72167                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks        72167                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        72167                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks          310                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total              310                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks          310                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total          310                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_hits::.cpu.data              8669                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  8669                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data           38810                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               38810                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data   3221404500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    3221404500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data         47479                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             47479                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.817414                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.817414                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 83004.496264                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 83004.496264                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data        38810                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          38810                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data   2833304500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   2833304500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.817414                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.817414                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 73004.496264                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 73004.496264                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst            249                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                249                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst          521                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              521                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     39664500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     39664500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst          770                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            770                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.676623                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.676623                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 76131.477927                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 76131.477927                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu.inst            1                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total             1                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          520                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          520                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     34151000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     34151000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.675325                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.675325                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst        65675                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total        65675                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data         39309                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total             39309                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data         3612                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total            3612                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data    324614500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total    324614500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data        42921                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total         42921                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.084155                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.084155                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 89871.124031                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 89871.124031                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu.data            5                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            5                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu.data         3607                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total         3607                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data    288219000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total    288219000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.084038                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.084038                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 79905.461602                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 79905.461602                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED  57656016000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                 15556.052154                       # Cycle average of tags in use
system.l2.tags.total_refs                      179281                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     42940                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      4.175151                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks       1.392471                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst        65.662003                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data     15488.997680                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.000085                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.004008                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.945373                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.949466                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         16384                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0            3                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           35                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          542                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         4352                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4        11452                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   1477236                       # Number of tag accesses
system.l2.tags.data_accesses                  1477236                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED  57656016000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.avgPriority_.writebacks::samples     25971.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples       520.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples     42412.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.001637921750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         1446                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         1446                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              126423                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              24518                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                       42937                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      25971                       # Number of write requests accepted
system.mem_ctrls.readBursts                     42937                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    25971                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      5                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                       1.04                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      22.13                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 42937                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                25971                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   41726                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    1199                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                       7                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   1363                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   1363                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   1439                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   1448                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   1447                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   1447                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   1450                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   1451                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   1453                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   1455                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   1452                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   1461                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   1457                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   1456                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   1471                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   1449                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   1448                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   1446                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.rdPerTurnAround::samples         1446                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      29.683956                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     18.271905                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    427.320015                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-511          1445     99.93%     99.93% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::15872-16383            1      0.07%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          1446                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         1446                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      17.943983                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     17.935511                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.538139                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16               84      5.81%      5.81% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             1275     88.17%     93.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19               87      6.02%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          1446                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadWrQ                     320                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys                 2747968                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              1662144                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                     47.66                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     28.83                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                   57653719000                       # Total gap between requests
system.mem_ctrls.avgGap                     836676.71                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.cpu.inst        33280                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.cpu.data      2714368                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorWriteBytes::.writebacks      1660608                       # Per-requestor bytes write to memory
system.mem_ctrls.requestorReadRate::.cpu.inst 577216.434794939705                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.cpu.data 47078660.447159580886                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorWriteRate::.writebacks 28801990.064662117511                       # Per-requestor bytes write to memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.cpu.inst          520                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.cpu.data        42417                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorWriteAccesses::.writebacks        25971                       # Per-requestor write serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.cpu.inst     12866000                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.cpu.data   1379587500                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorWriteTotalLat::.writebacks 1222350742000                       # Per-requestor write total memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.inst     24742.31                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.data     32524.40                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorWriteAvgLat::.writebacks  47065986.75                       # Per-requestor write average memory access latency
system.mem_ctrls.dram.bytes_read::.cpu.inst        33280                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu.data      2714688                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total       2747968                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu.inst        33280                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total        33280                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_written::.writebacks      1662144                       # Number of bytes written to this memory
system.mem_ctrls.dram.bytes_written::total      1662144                       # Number of bytes written to this memory
system.mem_ctrls.dram.num_reads::.cpu.inst          520                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu.data        42417                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total          42937                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_writes::.writebacks        25971                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.num_writes::total         25971                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.bw_read::.cpu.inst       577216                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu.data     47084211                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total         47661427                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu.inst       577216                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total       577216                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::.writebacks     28828631                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::total        28828631                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.writebacks     28828631                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.inst       577216                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.data     47084211                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total        76490058                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts                42932                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts               25947                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0         2741                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1         2660                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2         2675                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3         2777                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4         2669                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5         2534                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6         2644                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7         2714                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8         2633                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9         2694                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10         2719                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11         2691                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12         2683                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13         2709                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14         2697                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15         2692                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0         1674                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1         1602                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2         1638                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3         1672                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4         1602                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5         1510                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6         1621                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7         1662                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8         1582                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9         1617                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10         1655                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11         1604                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12         1608                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13         1660                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14         1599                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15         1641                       # Per bank write bursts
system.mem_ctrls.dram.totQLat               587478500                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat             214660000                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat         1392453500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat                13683.93                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat           32433.93                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits               29426                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits              19305                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            68.54                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate           74.40                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples        20147                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   218.798233                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean   148.997802                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   228.624514                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127         7817     38.80%     38.80% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255         7923     39.33%     78.13% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383         1219      6.05%     84.18% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511          804      3.99%     88.17% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639          591      2.93%     91.10% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767          540      2.68%     93.78% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895          327      1.62%     95.40% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023          514      2.55%     97.96% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151          412      2.04%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total        20147                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead               2747648                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten            1660608                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW               47.655877                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW               28.801990                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                    0.60                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead                0.37                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               0.23                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               70.75                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED  57656016000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.dram.rank0.actEnergy        73470600                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy        39046755                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy      152895960                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy      67760820                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 4550794560.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy  14425965270                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy   9991728960                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy   29301662925                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower   508.215187                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE  25840232000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF   1925040000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT  29890744000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.actEnergy        70386120                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank1.preEnergy        37411110                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank1.readEnergy      153638520                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank1.writeEnergy      67682520                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank1.refreshEnergy 4550794560.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank1.actBackEnergy  14339112090                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank1.preBackEnergy  10064868480                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank1.totalEnergy   29283893400                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank1.averagePower   507.906988                       # Core power per rank (mW)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE  26030868250                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::REF   1925040000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT  29700107750                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED  57656016000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp               4127                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        25971                       # Transaction distribution
system.membus.trans_dist::CleanEvict              131                       # Transaction distribution
system.membus.trans_dist::ReadExReq             38810                       # Transaction distribution
system.membus.trans_dist::ReadExResp            38810                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          4127                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side_port::system.mem_ctrls.port       111976                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                 111976                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::system.mem_ctrls.port      4410112                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total                 4410112                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             42937                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   42937    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               42937                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED  57656016000                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer0.occupancy           183205000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.3                       # Layer utilization (%)
system.membus.respLayer1.occupancy          228693250                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.4                       # Layer utilization (%)
system.tol2bus.trans_dist::ReadResp             43691                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty        98138                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean          314                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict           18306                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            47479                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           47479                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           770                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq        42921                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side_port::system.l2.cpu_side_port         1854                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port       270688                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count::total                272542                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side_port::system.l2.cpu_side_port        69376                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port     10404288                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size::total               10473664                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.snoops                           26556                       # Total snoops (count)
system.tol2bus.snoopTraffic                   1662144                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           117726                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.021601                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.145377                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 115183     97.84%     97.84% # Request fanout histogram
system.tol2bus.snoop_fanout::1                   2543      2.16%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             117726                       # Request fanout histogram
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED  57656016000                       # Cumulative time (in ticks) in various power states
system.tol2bus.reqLayer0.occupancy          163167000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              0.3                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           1155499                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         135602495                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.2                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
