Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (lin64) Build 2902540 Wed May 27 19:54:35 MDT 2020
| Date         : Tue Jul  5 22:00:05 2022
| Host         : gautham-Inspiron-5570 running 64-bit Ubuntu 20.04.4 LTS
| Command      : report_control_sets -verbose -file digilent_nexys4ddr_control_sets.rpt
| Design       : digilent_nexys4ddr
| Device       : xc7a100t
----------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |   146 |
|    Minimum number of control sets                        |   146 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |   318 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |   146 |
| >= 0 to < 4        |    14 |
| >= 4 to < 6        |    30 |
| >= 6 to < 8        |     4 |
| >= 8 to < 10       |     7 |
| >= 10 to < 12      |     1 |
| >= 12 to < 14      |    10 |
| >= 14 to < 16      |     1 |
| >= 16              |    79 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             583 |          262 |
| No           | No                    | Yes                    |               4 |            2 |
| No           | Yes                   | No                     |             507 |          219 |
| Yes          | No                    | No                     |            1527 |          593 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |            1149 |          401 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------+-------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------+------------------+----------------+--------------+
|  Clock Signal  |                                             Enable Signal                                             |                             Set/Reset Signal                            | Slice Load Count | Bel Load Count | Bels / Slice |
+----------------+-------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------+------------------+----------------+--------------+
|  sys_clk       |                                                                                                       | soc_basesoc_sdram_bankmachine2_twtpcon_ready_i_1_n_0                    |                1 |              1 |         1.00 |
|  sys_clk       |                                                                                                       | soc_basesoc_sdram_twtrcon_ready_i_1_n_0                                 |                1 |              1 |         1.00 |
|  sys_clk       |                                                                                                       | soc_basesoc_sdram_bankmachine0_twtpcon_ready_i_1_n_0                    |                1 |              1 |         1.00 |
|  sys_clk       |                                                                                                       | soc_basesoc_sdram_bankmachine5_twtpcon_ready_i_1_n_0                    |                1 |              1 |         1.00 |
|  sys_clk       | soc_basesoc_serial_tx_rs232phytx_next_value_ce1                                                       | sys_rst                                                                 |                1 |              1 |         1.00 |
|  sys_clk       |                                                                                                       | soc_basesoc_sdram_bankmachine7_twtpcon_ready_i_1_n_0                    |                1 |              1 |         1.00 |
|  sys_clk       |                                                                                                       | soc_basesoc_sdram_bankmachine1_twtpcon_ready_i_1_n_0                    |                1 |              1 |         1.00 |
|  sys_clk       |                                                                                                       | soc_basesoc_sdram_bankmachine6_twtpcon_ready_i_1_n_0                    |                1 |              1 |         1.00 |
|  sys_clk       |                                                                                                       | soc_basesoc_sdram_bankmachine3_twtpcon_ready_i_1_n_0                    |                1 |              1 |         1.00 |
|  sys_clk       |                                                                                                       | soc_basesoc_sdram_bankmachine4_twtpcon_ready_i_1_n_0                    |                1 |              1 |         1.00 |
|  idelay_clk    |                                                                                                       |                                                                         |                1 |              1 |         1.00 |
|  sys_clk       |                                                                                                       | soc_builder_xilinxasyncresetsynchronizerimpl0                           |                1 |              2 |         2.00 |
|  idelay_clk    |                                                                                                       | soc_builder_xilinxasyncresetsynchronizerimpl0                           |                1 |              2 |         2.00 |
|  sys_clk       | VexRiscv/_zz_iBus_rsp_valid                                                                           | VexRiscv/dataCache_1/reset0                                             |                1 |              3 |         3.00 |
|  sys_clk       | VexRiscv/dataCache_1/when_CsrPlugin_l909_1                                                            | VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen_reg[29]_0 |                1 |              4 |         4.00 |
|  sys_clk       | VexRiscv/dataCache_1/when_CsrPlugin_l909_1                                                            | VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen_reg[29]_1 |                1 |              4 |         4.00 |
|  sys_clk       | VexRiscv/dataCache_1/when_CsrPlugin_l909_1                                                            | VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen_reg[27]_0 |                1 |              4 |         4.00 |
|  sys_clk       | VexRiscv/dataCache_1/when_CsrPlugin_l909_1                                                            | VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen_reg[20]_0 |                1 |              4 |         4.00 |
|  sys_clk       | soc_basesoc_rx_tick                                                                                   | soc_basesoc_rx_phase[31]_i_1_n_0                                        |                1 |              4 |         4.00 |
|  sys_clk       | soc_basesoc_uart_tx_fifo_syncfifo_re                                                                  | sys_rst                                                                 |                1 |              4 |         4.00 |
|  sys_clk       | soc_basesoc_sdram_time1[3]_i_1_n_0                                                                    | sys_rst                                                                 |                1 |              4 |         4.00 |
|  sys_clk       | soc_basesoc_uart_rx_fifo_syncfifo_re                                                                  | sys_rst                                                                 |                1 |              4 |         4.00 |
|  sys_clk       | VexRiscv/dataCache_1/decode_to_execute_CSR_WRITE_OPCODE_reg[0]                                        | VexRiscv/dataCache_1/reset0                                             |                3 |              4 |         1.33 |
|  sys_clk       | soc_basesoc_tx_tick                                                                                   | soc_basesoc_tx_phase[31]_i_1_n_0                                        |                1 |              4 |         4.00 |
|  sys_clk       | soc_basesoc_sdram_storage[3]_i_1_n_0                                                                  | sys_rst                                                                 |                1 |              4 |         4.00 |
|  sys_clk       | soc_builder_subfragments_multiplexer_next_state                                                       | sys_rst                                                                 |                2 |              4 |         2.00 |
|  sys_clk       | soc_basesoc_uart_rx_fifo_wrport_we__0                                                                 | sys_rst                                                                 |                1 |              4 |         4.00 |
|  sys_clk       | soc_basesoc_sdram_sequencer_counter[3]_i_1_n_0                                                        | sys_rst                                                                 |                1 |              4 |         4.00 |
|  sys_clk       | VexRiscv/IBusCachedPlugin_cache/soc_basesoc_sdram_bankmachine4_cmd_buffer_lookahead_level_reg[3][0]   | sys_rst                                                                 |                1 |              4 |         4.00 |
|  sys_clk       | VexRiscv/IBusCachedPlugin_cache/soc_basesoc_sdram_bankmachine5_cmd_buffer_lookahead_level_reg[3]_0[0] | sys_rst                                                                 |                2 |              4 |         2.00 |
|  sys_clk       | VexRiscv/IBusCachedPlugin_cache/soc_basesoc_sdram_bankmachine3_cmd_buffer_lookahead_level_reg[3][0]   | sys_rst                                                                 |                2 |              4 |         2.00 |
|  sys_clk       | soc_basesoc_uart_tx_fifo_wrport_we__0                                                                 | sys_rst                                                                 |                1 |              4 |         4.00 |
|  sys_clk       | VexRiscv/IBusCachedPlugin_cache/soc_basesoc_sdram_bankmachine0_cmd_buffer_lookahead_level_reg[3][0]   | sys_rst                                                                 |                3 |              4 |         1.33 |
|  idelay_clk    | soc_crg_reset_counter[3]_i_1_n_0                                                                      | idelay_rst                                                              |                1 |              4 |         4.00 |
|  sys_clk       | VexRiscv/IBusCachedPlugin_cache/soc_basesoc_sdram_bankmachine7_cmd_buffer_lookahead_level_reg[0][0]   | sys_rst                                                                 |                2 |              4 |         2.00 |
|  sys_clk       | VexRiscv/IBusCachedPlugin_cache/soc_basesoc_sdram_bankmachine6_cmd_buffer_lookahead_level_reg[3][0]   | sys_rst                                                                 |                2 |              4 |         2.00 |
|  sys_clk       | VexRiscv/IBusCachedPlugin_cache/soc_basesoc_sdram_bankmachine1_cmd_buffer_lookahead_level_reg[0][0]   | sys_rst                                                                 |                2 |              4 |         2.00 |
|  sys_clk       | VexRiscv/IBusCachedPlugin_cache/soc_basesoc_sdram_bankmachine2_cmd_buffer_lookahead_level_reg[0][0]   | sys_rst                                                                 |                1 |              4 |         4.00 |
|  sys_clk       | soc_basesoc_sdram_time0[4]_i_1_n_0                                                                    | sys_rst                                                                 |                2 |              5 |         2.50 |
|  sys_clk       | soc_basesoc_uart_rx_fifo_level0[4]_i_1_n_0                                                            | sys_rst                                                                 |                2 |              5 |         2.50 |
|  sys_clk       | soc_basesoc_uart_tx_fifo_level0[4]_i_1_n_0                                                            | sys_rst                                                                 |                2 |              5 |         2.50 |
|  sys_clk       | VexRiscv/dataCache_1/execute_arbitration_isValid_reg_1[0]                                             |                                                                         |                3 |              5 |         1.67 |
|  sys_clk       |                                                                                                       | soc_builder_basesoc_csr_bankarray_interface1_bank_bus_dat_r[4]_i_1_n_0  |                2 |              5 |         2.50 |
|  sys_clk       | soc_a7ddrphy_half_sys8x_taps_storage[4]_i_1_n_0                                                       | sys_rst                                                                 |                1 |              5 |         5.00 |
|  sys_clk       |                                                                                                       | VexRiscv/dataCache_1/SR[0]                                              |                3 |              6 |         2.00 |
|  sys_clk       | soc_basesoc_sdram_phaseinjector0_command_storage[5]_i_1_n_0                                           | sys_rst                                                                 |                2 |              6 |         3.00 |
|  sys_clk       | soc_basesoc_sdram_phaseinjector1_command_storage[5]_i_1_n_0                                           | sys_rst                                                                 |                2 |              6 |         3.00 |
|  sys_clk       | soc_basesoc_tx_data1_in0                                                                              |                                                                         |                1 |              7 |         7.00 |
|  soc_crg_clkin |                                                                                                       |                                                                         |                2 |              8 |         4.00 |
|  sys_clk       | VexRiscv/IBusCachedPlugin_cache/when_InstructionCache_l338                                            | VexRiscv/IBusCachedPlugin_cache/when_InstructionCache_l351              |                2 |              8 |         4.00 |
|  sys_clk       | soc_basesoc_uart_rx_fifo_syncfifo_re                                                                  |                                                                         |                2 |              8 |         4.00 |
|  sys_clk       | soc_basesoc_uart_tx_fifo_syncfifo_re                                                                  |                                                                         |                2 |              8 |         4.00 |
|  sys_clk       | soc_basesoc_rx_data_rs232phyrx_next_value_ce1                                                         |                                                                         |                3 |              8 |         2.67 |
|  sys_clk       |                                                                                                       | soc_builder_basesoc_csr_bankarray_interface5_bank_bus_dat_r[7]_i_1_n_0  |                4 |              8 |         2.00 |
|  sys_clk       | VexRiscv/dataCache_1/p_0_in33_in                                                                      | VexRiscv/dataCache_1/stageB_flusher_counter[7]_i_1_n_0                  |                3 |              9 |         3.00 |
|  sys_clk       |                                                                                                       | soc_basesoc_sdram_timer_count1[9]_i_1_n_0                               |                2 |             10 |         5.00 |
|  sys_clk       | soc_basesoc_sdram_bankmachine7_row_col_n_addr_sel                                                     | sys_rst                                                                 |                3 |             13 |         4.33 |
|  sys_clk       | soc_basesoc_sdram_bankmachine5_row_col_n_addr_sel                                                     | sys_rst                                                                 |                3 |             13 |         4.33 |
|  sys_clk       | soc_basesoc_sdram_bankmachine4_row_col_n_addr_sel                                                     | sys_rst                                                                 |                3 |             13 |         4.33 |
|  sys_clk       | soc_basesoc_sdram_bankmachine1_row_col_n_addr_sel                                                     | sys_rst                                                                 |                2 |             13 |         6.50 |
|  sys_clk       | soc_basesoc_sdram_bankmachine0_row_col_n_addr_sel                                                     | sys_rst                                                                 |                3 |             13 |         4.33 |
|  sys_clk       | soc_basesoc_sdram_bankmachine6_row_col_n_addr_sel                                                     | sys_rst                                                                 |                3 |             13 |         4.33 |
|  sys_clk       | soc_basesoc_sdram_bankmachine3_row_col_n_addr_sel                                                     | sys_rst                                                                 |                3 |             13 |         4.33 |
|  sys_clk       | soc_builder_basesoc_csr_bankarray_csrbank3_dfii_pi1_address0_re                                       |                                                                         |                4 |             13 |         3.25 |
|  sys_clk       | soc_basesoc_sdram_phaseinjector0_address_storage[12]_i_1_n_0                                          |                                                                         |                5 |             13 |         2.60 |
|  sys_clk       | soc_basesoc_sdram_bankmachine2_row[12]_i_1_n_0                                                        | sys_rst                                                                 |                4 |             13 |         3.25 |
|  sys_clk       | VexRiscv/IBusCachedPlugin_cache/soc_builder_basesoc_basesoc_adr_next_value_ce1                        | FSM_onehot_soc_builder_basesoc_state_reg_n_0_[1]                        |                6 |             14 |         2.33 |
|  sys_clk       | soc_builder_basesoc_csr_bankarray_csrbank2_out0_re                                                    | sys_rst                                                                 |                4 |             16 |         4.00 |
|  sys_clk       |                                                                                                       | soc_builder_basesoc_csr_bankarray_interface2_bank_bus_dat_r[15]_i_1_n_0 |                4 |             16 |         4.00 |
|  sys_clk       | soc_done                                                                                              | sys_rst                                                                 |                7 |             16 |         2.29 |
|  sys_clk       | soc_basesoc_uart_tx_fifo_wrport_we__0                                                                 |                                                                         |                2 |             16 |         8.00 |
|  sys_clk       | soc_basesoc_uart_rx_fifo_wrport_we__0                                                                 |                                                                         |                2 |             16 |         8.00 |
|  sys_clk       | VexRiscv/IBusCachedPlugin_cache/soc_builder_basesoc_count_reg_14_sn_1                                 | VexRiscv/IBusCachedPlugin_cache/FDPE_1                                  |                5 |             20 |         4.00 |
|  sys_clk       |                                                                                                       | soc_count[0]_i_1_n_0                                                    |                6 |             22 |         3.67 |
|  sys_clk       | soc_basesoc_sdram_bankmachine2_cmd_buffer_sink_ready                                                  | sys_rst                                                                 |                8 |             23 |         2.88 |
|  sys_clk       | soc_basesoc_sdram_bankmachine6_cmd_buffer_sink_ready                                                  | sys_rst                                                                 |                7 |             23 |         3.29 |
|  sys_clk       | soc_basesoc_sdram_bankmachine3_cmd_buffer_sink_ready                                                  | sys_rst                                                                 |                5 |             23 |         4.60 |
|  sys_clk       | soc_basesoc_sdram_bankmachine0_cmd_buffer_sink_ready                                                  | sys_rst                                                                 |                6 |             23 |         3.83 |
|  sys_clk       | soc_basesoc_sdram_bankmachine4_cmd_buffer_sink_ready                                                  | sys_rst                                                                 |                6 |             23 |         3.83 |
|  sys_clk       |                                                                                                       | VexRiscv/dataCache_1/reset0                                             |               12 |             23 |         1.92 |
|  sys_clk       | soc_basesoc_sdram_bankmachine5_cmd_buffer_sink_ready                                                  | sys_rst                                                                 |                7 |             23 |         3.29 |
|  sys_clk       | soc_basesoc_sdram_bankmachine1_cmd_buffer_sink_ready                                                  | sys_rst                                                                 |                7 |             23 |         3.29 |
|  sys_clk       | soc_basesoc_sdram_bankmachine7_cmd_buffer_sink_ready                                                  | sys_rst                                                                 |                6 |             23 |         3.83 |
|  sys_clk       | soc_a7ddrphy_bitslip8_value10                                                                         | soc_a7ddrphy_bitslip15_value1                                           |               10 |             24 |         2.40 |
|  sys_clk       | soc_a7ddrphy_bitslip0_value30                                                                         | soc_a7ddrphy_bitslip7_value1                                            |               10 |             24 |         2.40 |
|  sys_clk       | VexRiscv/IBusCachedPlugin_cache/lineLoader_address[31]_i_1_n_0                                        |                                                                         |               11 |             27 |         2.45 |
|  sys_clk       | VexRiscv/dataCache_1/execute_CsrPlugin_csr_769_reg[0]                                                 | VexRiscv/dataCache_1/reset0                                             |               19 |             28 |         1.47 |
|  sys_clk       | VexRiscv/dataCache_1/E[0]                                                                             |                                                                         |               10 |             30 |         3.00 |
|  sys_clk       | VexRiscv/IBusCachedPlugin_cache/_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_valid_reg        | VexRiscv/IBusCachedPlugin_cache/FDPE_1_0                                |               16 |             30 |         1.88 |
|  sys_clk       | soc_a7ddrphy_bitslip0_value00                                                                         | soc_a7ddrphy_bitslip7_value0                                            |               15 |             30 |         2.00 |
|  sys_clk       | soc_a7ddrphy_bitslip1_value00                                                                         | soc_a7ddrphy_bitslip15_value0                                           |               14 |             30 |         2.14 |
|  sys_clk       | VexRiscv/dataCache_1/stageB_mmuRsp_physicalAddress[30]_i_1_n_0                                        |                                                                         |                9 |             30 |         3.33 |
|  sys_clk       |                                                                                                       | soc_basesoc_tx_phase[31]_i_1_n_0                                        |                8 |             31 |         3.88 |
|  sys_clk       |                                                                                                       | soc_basesoc_rx_phase[31]_i_1_n_0                                        |                8 |             31 |         3.88 |
|  sys_clk       | VexRiscv/IBusCachedPlugin_cache/soc_basesoc_sdram_bankmachine5_cmd_buffer_source_valid_reg            |                                                                         |                4 |             32 |         8.00 |
|  sys_clk       | soc_basesoc_sdram_phaseinjector0_wrdata_storage[31]_i_1_n_0                                           |                                                                         |                9 |             32 |         3.56 |
|  sys_clk       |                                                                                                       | soc_builder_basesoc_csr_bankarray_interface3_bank_bus_dat_r[31]_i_1_n_0 |               25 |             32 |         1.28 |
|  sys_clk       | soc_builder_basesoc_basesoc_dat_w_next_value_ce0                                                      |                                                                         |               10 |             32 |         3.20 |
|  sys_clk       | soc_builder_basesoc_csr_bankarray_csrbank4_reload0_re                                                 | sys_rst                                                                 |                6 |             32 |         5.33 |
|  sys_clk       | Cfu/fn0/done_reg_0[0]                                                                                 | sys_rst                                                                 |               14 |             32 |         2.29 |
|  sys_clk       |                                                                                                       | soc_builder_basesoc_csr_bankarray_interface0_bank_bus_dat_r[31]_i_1_n_0 |               15 |             32 |         2.13 |
|  sys_clk       | soc_basesoc_bus_errors                                                                                | sys_rst                                                                 |                8 |             32 |         4.00 |
|  sys_clk       |                                                                                                       | soc_builder_basesoc_csr_bankarray_interface4_bank_bus_dat_r[31]_i_1_n_0 |               14 |             32 |         2.29 |
|  sys_clk       | VexRiscv/IBusCachedPlugin_cache/soc_basesoc_sdram_bankmachine4_cmd_buffer_source_valid_reg            |                                                                         |                4 |             32 |         8.00 |
|  sys_clk       | VexRiscv/dataCache_1/memory_DivPlugin_div_done_reg_0[0]                                               |                                                                         |                8 |             32 |         4.00 |
|  sys_clk       | VexRiscv/dataCache_1/execute_arbitration_isValid_reg_2[0]                                             |                                                                         |               17 |             32 |         1.88 |
|  sys_clk       | VexRiscv/IBusCachedPlugin_cache/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr                  |                                                                         |                9 |             32 |         3.56 |
|  sys_clk       | soc_builder_basesoc_csr_bankarray_csrbank4_load0_re                                                   | sys_rst                                                                 |                7 |             32 |         4.57 |
|  sys_clk       | VexRiscv/IBusCachedPlugin_cache/soc_builder_subfragments_litedramnativeportconverter_state_reg_1      |                                                                         |                4 |             32 |         8.00 |
|  sys_clk       | VexRiscv/IBusCachedPlugin_cache/soc_basesoc_sdram_bankmachine2_cmd_buffer_source_valid_reg            |                                                                         |                4 |             32 |         8.00 |
|  sys_clk       | VexRiscv/E[0]                                                                                         | sys_rst                                                                 |                8 |             32 |         4.00 |
|  sys_clk       | soc_basesoc_timer_update_value_re                                                                     | sys_rst                                                                 |               10 |             32 |         3.20 |
|  sys_clk       | VexRiscv/dataCache_1/execute_CsrPlugin_csr_3008_reg[0]                                                | VexRiscv/dataCache_1/reset0                                             |               21 |             32 |         1.52 |
|  sys_clk       | soc_basesoc_sdram_phaseinjector1_wrdata_storage[31]_i_1_n_0                                           |                                                                         |               13 |             32 |         2.46 |
|  sys_clk       | VexRiscv/dataCache_1/CsrPlugin_hadException_reg[0]                                                    |                                                                         |               16 |             32 |         2.00 |
|  sys_clk       | VexRiscv/dataCache_1/execute_arbitration_isValid_reg_0[0]                                             |                                                                         |               11 |             32 |         2.91 |
|  sys_clk       | VexRiscv/dataCache_1/execute_CsrPlugin_csr_832_reg[0]                                                 |                                                                         |               23 |             32 |         1.39 |
|  sys_clk       | VexRiscv/dataCache_1/_zz_when_GenCoreDefault_l388_5_reg[0][0]                                         |                                                                         |               13 |             32 |         2.46 |
|  sys_clk       | VexRiscv/IBusCachedPlugin_cache/soc_basesoc_sdram_bankmachine5_cmd_buffer_lookahead_level_reg[3]      |                                                                         |                4 |             32 |         8.00 |
|  sys_clk       | VexRiscv/memory_DivPlugin_div_result                                                                  |                                                                         |                8 |             32 |         4.00 |
|  sys_clk       | VexRiscv/dataCache_1/_zz_when_GenCoreDefault_l388_6_reg[0][0]                                         |                                                                         |               13 |             32 |         2.46 |
|  sys_clk       | VexRiscv/dataCache_1/_zz_when_GenCoreDefault_l388_4_reg[0][0]                                         |                                                                         |               12 |             32 |         2.67 |
|  sys_clk       | VexRiscv/IBusCachedPlugin_cache/soc_basesoc_sdram_bankmachine7_cmd_buffer_source_valid_reg            |                                                                         |                4 |             32 |         8.00 |
|  sys_clk       | VexRiscv/IBusCachedPlugin_cache/soc_builder_subfragments_litedramnativeportconverter_state_reg_0      |                                                                         |                4 |             32 |         8.00 |
|  sys_clk       | VexRiscv/memory_DivPlugin_rs1[31]                                                                     | VexRiscv/dataCache_1/memory_DivPlugin_div_counter_willClear             |                5 |             32 |         6.40 |
|  sys_clk       | soc_basesoc_scratch_storage[31]_i_1_n_0                                                               | sys_rst                                                                 |               12 |             32 |         2.67 |
|  sys_clk       | VexRiscv/IBusCachedPlugin_cache/soc_builder_subfragments_litedramnativeportconverter_state_reg        |                                                                         |                4 |             32 |         8.00 |
|  sys_clk       | VexRiscv/dataCache_1/_zz_when_GenCoreDefault_l388_3_reg[0][0]                                         |                                                                         |               16 |             32 |         2.00 |
|  sys_clk       | VexRiscv/dataCache_1/execute_CsrPlugin_csr_773_reg[0]                                                 |                                                                         |               19 |             32 |         1.68 |
|  sys_clk       | VexRiscv/dataCache_1/_zz_when_GenCoreDefault_l388_reg[0][0]                                           |                                                                         |               15 |             32 |         2.13 |
|  sys_clk       | VexRiscv/dataCache_1/execute_arbitration_isValid_reg_0[1]                                             |                                                                         |               18 |             32 |         1.78 |
|  sys_clk       | VexRiscv/dataCache_1/_zz_when_GenCoreDefault_l388_2_reg[0][0]                                         |                                                                         |               12 |             32 |         2.67 |
|  sys_clk       | VexRiscv/soc_basesoc_vexriscv_cfu_bus_rsp_ready                                                       |                                                                         |               17 |             32 |         1.88 |
|  sys_clk       | VexRiscv/dataCache_1/_zz_when_GenCoreDefault_l388_1_reg[0][0]                                         |                                                                         |               10 |             32 |         3.20 |
|  sys_clk       | VexRiscv/dataCache_1/_zz_when_GenCoreDefault_l388_7_reg[0][0]                                         |                                                                         |               11 |             32 |         2.91 |
|  sys_clk       | p_2_out[15]                                                                                           | sys_rst                                                                 |               25 |             64 |         2.56 |
|  sys_clk       | soc_basesoc_sdram_phaseinjector0_rddata_status[31]_i_1_n_0                                            | sys_rst                                                                 |               22 |             64 |         2.91 |
|  sys_clk       | p_2_out[79]                                                                                           | sys_rst                                                                 |               29 |             64 |         2.21 |
|  sys_clk       | VexRiscv/IBusCachedPlugin_cache/IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_ready                |                                                                         |               20 |             64 |         3.20 |
|  sys_clk       | VexRiscv/dataCache_1_io_mem_cmd_ready                                                                 |                                                                         |               22 |             70 |         3.18 |
|  sys_clk       | VexRiscv/dataCache_1_io_mem_cmd_s2mPipe_ready                                                         |                                                                         |               20 |             70 |         3.50 |
|  sys_clk       | VexRiscv/dataCache_1/CfuPlugin_bus_rsp_rsp_ready0                                                     |                                                                         |               53 |            140 |         2.64 |
|  sys_clk       | VexRiscv/dataCache_1/when_CsrPlugin_l909_1                                                            |                                                                         |               77 |            178 |         2.31 |
|  sys_clk       | VexRiscv/dataCache_1/memory_DivPlugin_div_counter_willClear                                           |                                                                         |               71 |            184 |         2.59 |
|  sys_clk       |                                                                                                       | sys_rst                                                                 |              107 |            250 |         2.34 |
|  sys_clk       |                                                                                                       |                                                                         |              259 |            576 |         2.22 |
+----------------+-------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------+------------------+----------------+--------------+


