INFO: [XSIM 43-3496] Using init file passed via -initfile option "/opt/Xilinx/Vivado/2018.3/data/xsim/ip/xsim_ip.ini".
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: /opt/Xilinx/Vivado/2018.3/bin/unwrapped/lnx64.o/xelab xil_defaultlib.apatb_fir_top glbl -prj fir.prj -L smartconnect_v1_0 -L axi_protocol_checker_v1_1_12 -L axi_protocol_checker_v1_1_13 -L axis_protocol_checker_v1_1_11 -L axis_protocol_checker_v1_1_12 -L xil_defaultlib -L unisims_ver -L xpm --initfile /opt/Xilinx/Vivado/2018.3/data/xsim/ip/xsim_ip.ini --lib ieee_proposed=./ieee_proposed -s fir 
Multi-threading is on. Using 6 slave threads.
WARNING: [XSIM 43-3431] One or more environment variables have been detected which affect the operation of the C compiler. These are typically not set in standard installations and are not tested by Xilinx, however they may be appropriate for your system, so the flow will attempt to continue.  If errors occur, try running xelab with the "-mt off -v 1" switches to see more information from the C compiler. The following environment variables have been detected:
    LIBRARY_PATH
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/lsriw/HLS_STANISZ/HLS/FIR_AXI4_new/Solution1/sim/verilog/glbl.v" into library work
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/lsriw/HLS_STANISZ/HLS/FIR_AXI4_new/Solution1/sim/verilog/fir.autotb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module apatb_fir_top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/lsriw/HLS_STANISZ/HLS/FIR_AXI4_new/Solution1/sim/verilog/AESL_fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/lsriw/HLS_STANISZ/HLS/FIR_AXI4_new/Solution1/sim/verilog/fir.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fir
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/lsriw/HLS_STANISZ/HLS/FIR_AXI4_new/Solution1/sim/verilog/Loop_STREAM_LOOP_pro.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Loop_STREAM_LOOP_pro
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/lsriw/HLS_STANISZ/HLS/FIR_AXI4_new/Solution1/sim/verilog/AESL_axi_s_stream_out.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_s_stream_out
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/lsriw/HLS_STANISZ/HLS/FIR_AXI4_new/Solution1/sim/verilog/AESL_axi_s_stream_in.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_s_stream_in
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/lsriw/HLS_STANISZ/HLS/FIR_AXI4_new/Solution1/sim/verilog/fir_bundle_s_axi.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fir_bundle_s_axi
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/lsriw/HLS_STANISZ/HLS/FIR_AXI4_new/Solution1/sim/verilog/AESL_axi_slave_bundle.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_slave_bundle
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.fir_bundle_s_axi
Compiling module xil_defaultlib.Loop_STREAM_LOOP_pro
Compiling module xil_defaultlib.fir
Compiling module xil_defaultlib.fifo(DEPTH=600,WIDTH=32)
Compiling module xil_defaultlib.fifo(DEPTH=600,WIDTH=4)
Compiling module xil_defaultlib.fifo(DEPTH=600,WIDTH=2)
Compiling module xil_defaultlib.fifo(DEPTH=600,WIDTH=1)
Compiling module xil_defaultlib.fifo(DEPTH=600,WIDTH=5)
Compiling module xil_defaultlib.fifo(DEPTH=600,WIDTH=6)
Compiling module xil_defaultlib.AESL_axi_s_stream_in
Compiling module xil_defaultlib.AESL_axi_s_stream_out
Compiling module xil_defaultlib.AESL_axi_slave_bundle
Compiling module xil_defaultlib.apatb_fir_top
Compiling module work.glbl
Built simulation snapshot fir

****** Webtalk v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source /home/lsriw/HLS_STANISZ/HLS/FIR_AXI4_new/Solution1/sim/verilog/xsim.dir/fir/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] '/home/lsriw/HLS_STANISZ/HLS/FIR_AXI4_new/Solution1/sim/verilog/xsim.dir/fir/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Wed Nov  6 10:45:26 2019. For additional details about this file, please refer to the WebTalk help file at /opt/Xilinx/Vivado/2018.3/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Wed Nov  6 10:45:26 2019...

****** xsim v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source xsim.dir/fir/xsim_script.tcl
# xsim {fir} -autoloadwcfg -tclbatch {fir.tcl}
Vivado Simulator 2018.3
Time resolution is 1 ps
source fir.tcl
## run all
////////////////////////////////////////////////////////////////////////////////////
// Inter-Transaction Progress: Completed Transaction / Total Transaction
// Intra-Transaction Progress: Measured Latency / Latency Estimation * 100%
//
// RTL Simulation : "Inter-Transaction Progress" ["Intra-Transaction Progress"] @ "Simulation Time"
////////////////////////////////////////////////////////////////////////////////////
// RTL Simulation : 0 / 1 [0.00%] @ "125000"
// RTL Simulation : 1 / 1 [100.00%] @ "7145000"
////////////////////////////////////////////////////////////////////////////////////
$finish called at time : 7185 ns : File "/home/lsriw/HLS_STANISZ/HLS/FIR_AXI4_new/Solution1/sim/verilog/fir.autotb.v" Line 515
## quit
INFO: [Common 17-206] Exiting xsim at Wed Nov  6 10:45:34 2019...
