#! /usr/bin/vvp
:ivl_version "10.3 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x5651c680d9e0 .scope module, "tb_Multiplicador" "tb_Multiplicador" 2 3;
 .timescale -9 -12;
v0x5651c6835b20_0 .var "Clock", 0 0;
v0x5651c6835be0_0 .var "Multiplicador", 7 0;
v0x5651c6835ca0_0 .var "Multiplicando", 7 0;
v0x5651c6835d40_0 .net "Producto", 16 0, L_0x5651c6836260;  1 drivers
v0x5651c6835e50_0 .net "Ready", 0 0, v0x5651c682e1c0_0;  1 drivers
v0x5651c6835f90_0 .var "Reset", 0 0;
v0x5651c6836080_0 .var "Start", 0 0;
E_0x5651c67e9530 .event negedge, v0x5651c680cea0_0;
S_0x5651c67f22a0 .scope module, "DUT" "Multiplicador_KCA" 2 15, 3 4 0, S_0x5651c680d9e0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Start"
    .port_info 1 /INPUT 1 "Clock"
    .port_info 2 /INPUT 1 "Reset"
    .port_info 3 /INPUT 8 "Multiplicando"
    .port_info 4 /INPUT 8 "Multiplicador"
    .port_info 5 /OUTPUT 17 "Producto"
    .port_info 6 /OUTPUT 1 "Ready"
v0x5651c6834f80_0 .net "Add_regs", 0 0, v0x5651c6809150_0;  1 drivers
v0x5651c6835040_0 .net "Clock", 0 0, v0x5651c6835b20_0;  1 drivers
v0x5651c6835100_0 .net "Decr_P", 0 0, v0x5651c6807550_0;  1 drivers
v0x5651c68351f0_0 .net "Load_regs", 0 0, v0x5651c682df10_0;  1 drivers
v0x5651c68352e0_0 .net "Multiplicador", 7 0, v0x5651c6835be0_0;  1 drivers
v0x5651c6835420_0 .net "Multiplicando", 7 0, v0x5651c6835ca0_0;  1 drivers
v0x5651c6835510_0 .net "Producto", 16 0, L_0x5651c6836260;  alias, 1 drivers
v0x5651c68355d0_0 .net "Q0", 0 0, L_0x5651c6836390;  1 drivers
v0x5651c68356c0_0 .net "Ready", 0 0, v0x5651c682e1c0_0;  alias, 1 drivers
v0x5651c68357f0_0 .net "Reset", 0 0, v0x5651c6835f90_0;  1 drivers
v0x5651c6835890_0 .net "Shift_regs", 0 0, v0x5651c682e340_0;  1 drivers
v0x5651c6835930_0 .net "Start", 0 0, v0x5651c6836080_0;  1 drivers
v0x5651c68359d0_0 .net "Zero", 0 0, v0x5651c6834cc0_0;  1 drivers
S_0x5651c67f24d0 .scope module, "TheController" "Controller" 3 22, 4 4 0, S_0x5651c67f22a0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Clock"
    .port_info 1 /INPUT 1 "Reset"
    .port_info 2 /INPUT 1 "Start"
    .port_info 3 /INPUT 1 "Q0"
    .port_info 4 /INPUT 1 "Zero"
    .port_info 5 /OUTPUT 1 "Ready"
    .port_info 6 /OUTPUT 1 "Load_regs"
    .port_info 7 /OUTPUT 1 "Shift_regs"
    .port_info 8 /OUTPUT 1 "Add_regs"
    .port_info 9 /OUTPUT 1 "Decr_P"
P_0x5651c67e5890 .param/l "ADD" 0 4 15, C4<011>;
P_0x5651c67e58d0 .param/l "DECR" 0 4 15, C4<101>;
P_0x5651c67e5910 .param/l "LOAD_DATA" 0 4 15, C4<001>;
P_0x5651c67e5950 .param/l "Q0_ONE" 0 4 15, C4<010>;
P_0x5651c67e5990 .param/l "READY" 0 4 15, C4<111>;
P_0x5651c67e59d0 .param/l "SHIFT" 0 4 15, C4<100>;
P_0x5651c67e5a10 .param/l "SLEEP" 0 4 15, C4<000>;
P_0x5651c67e5a50 .param/l "ZERO" 0 4 15, C4<110>;
v0x5651c6809150_0 .var "Add_regs", 0 0;
v0x5651c680cea0_0 .net "Clock", 0 0, v0x5651c6835b20_0;  alias, 1 drivers
v0x5651c680ae10_0 .var "Current_State", 2 0;
v0x5651c6807550_0 .var "Decr_P", 0 0;
v0x5651c682df10_0 .var "Load_regs", 0 0;
v0x5651c682e020_0 .var "Next_State", 2 0;
v0x5651c682e100_0 .net "Q0", 0 0, L_0x5651c6836390;  alias, 1 drivers
v0x5651c682e1c0_0 .var "Ready", 0 0;
v0x5651c682e280_0 .net "Reset", 0 0, v0x5651c6835f90_0;  alias, 1 drivers
v0x5651c682e340_0 .var "Shift_regs", 0 0;
v0x5651c682e400_0 .net "Start", 0 0, v0x5651c6836080_0;  alias, 1 drivers
v0x5651c682e4c0_0 .net "Zero", 0 0, v0x5651c6834cc0_0;  alias, 1 drivers
E_0x5651c67e9740 .event edge, v0x5651c680ae10_0;
E_0x5651c67e9b20 .event edge, v0x5651c680ae10_0, v0x5651c682e400_0, v0x5651c682e100_0, v0x5651c682e4c0_0;
E_0x5651c68102f0 .event posedge, v0x5651c680cea0_0;
S_0x5651c682e6c0 .scope module, "TheDatapath" "Datapath" 3 36, 5 3 0, S_0x5651c67f22a0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "Load_regs"
    .port_info 2 /INPUT 1 "Shift_regs"
    .port_info 3 /INPUT 1 "Add_regs"
    .port_info 4 /INPUT 1 "Decr_P"
    .port_info 5 /INPUT 8 "Multiplicando"
    .port_info 6 /INPUT 8 "Multiplicador"
    .port_info 7 /OUTPUT 17 "Producto"
    .port_info 8 /OUTPUT 1 "Zero"
    .port_info 9 /OUTPUT 1 "Q_Cero"
P_0x5651c682e860 .param/l "ANCHO" 0 5 3, +C4<00000000000000000000000000001000>;
v0x5651c6833ff0_0 .net "Add_regs", 0 0, v0x5651c6809150_0;  alias, 1 drivers
v0x5651c68340e0_0 .net "Contador", 3 0, v0x5651c6831cd0_0;  1 drivers
v0x5651c68341b0_0 .var "Control", 3 0;
v0x5651c6834280_0 .net "Decr_P", 0 0, v0x5651c6807550_0;  alias, 1 drivers
v0x5651c6834350_0 .net "Load_regs", 0 0, v0x5651c682df10_0;  alias, 1 drivers
v0x5651c68343f0_0 .net "Multiplicador", 7 0, v0x5651c6835be0_0;  alias, 1 drivers
v0x5651c68344c0_0 .net "Multiplicando", 7 0, v0x5651c6835ca0_0;  alias, 1 drivers
v0x5651c6834590_0 .net "OUT_REGA_IN_SUMA", 7 0, v0x5651c682f7e0_0;  1 drivers
v0x5651c6834680_0 .net "OUT_REGB_IN_SUMA", 7 0, v0x5651c6830a60_0;  1 drivers
v0x5651c68347b0_0 .net "OUT_REGQ", 7 0, v0x5651c6832fd0_0;  1 drivers
v0x5651c68348a0_0 .net "OUT_SUMADOR_IN_REGA", 7 0, v0x5651c6833d80_0;  1 drivers
v0x5651c68349b0_0 .net "Producto", 16 0, L_0x5651c6836260;  alias, 1 drivers
v0x5651c6834a90_0 .net "Q_Cero", 0 0, L_0x5651c6836390;  alias, 1 drivers
v0x5651c6834b30_0 .net "Shift_regs", 0 0, v0x5651c682e340_0;  alias, 1 drivers
v0x5651c6834bd0_0 .net "Suma_MSB", 0 0, v0x5651c6833c90_0;  1 drivers
v0x5651c6834cc0_0 .var "Zero", 0 0;
v0x5651c6834d60_0 .net "clk", 0 0, v0x5651c6835b20_0;  alias, 1 drivers
o0x7efffda33558 .functor BUFZ 1, C4<z>; HiZ drive
v0x5651c6834e00_0 .net "rst", 0 0, o0x7efffda33558;  0 drivers
E_0x5651c6810810 .event edge, v0x5651c6831cd0_0;
E_0x5651c682ea20 .event edge, v0x5651c6809150_0, v0x5651c682e340_0, v0x5651c6807550_0, v0x5651c682df10_0;
L_0x5651c6836170 .part v0x5651c682f7e0_0, 0, 1;
L_0x5651c6836260 .concat [ 8 8 1 0], v0x5651c6832fd0_0, v0x5651c682f7e0_0, v0x5651c6833c90_0;
L_0x5651c6836390 .part v0x5651c6832fd0_0, 0, 1;
S_0x5651c682ea90 .scope module, "REGISTRO_A" "RegistroUniversal" 5 34, 6 3 0, S_0x5651c682e6c0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 4 "Control"
    .port_info 3 /INPUT 1 "InHaciaDerecha"
    .port_info 4 /INPUT 8 "ResultadoSuma"
    .port_info 5 /INPUT 8 "EntradaParalela"
    .port_info 6 /OUTPUT 8 "Salida"
P_0x5651c682ec80 .param/l "ANCHO" 0 6 3, +C4<00000000000000000000000000001000>;
P_0x5651c682ecc0 .param/l "Add_regs" 0 6 13, C4<1000>;
P_0x5651c682ed00 .param/l "Decr_P" 0 6 14, C4<0010>;
P_0x5651c682ed40 .param/l "Load_regs" 0 6 14, C4<0001>;
P_0x5651c682ed80 .param/l "Memoria" 0 6 12, C4<0000>;
P_0x5651c682edc0 .param/l "Shift_regs" 0 6 13, C4<0100>;
v0x5651c682f480_0 .net "Control", 3 0, v0x5651c68341b0_0;  1 drivers
L_0x7efffd9ea060 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x5651c682f580_0 .net "EntradaParalela", 7 0, L_0x7efffd9ea060;  1 drivers
v0x5651c682f660_0 .net "InHaciaDerecha", 0 0, v0x5651c6833c90_0;  alias, 1 drivers
v0x5651c682f700_0 .net "ResultadoSuma", 7 0, v0x5651c6833d80_0;  alias, 1 drivers
v0x5651c682f7e0_0 .var "Salida", 7 0;
v0x5651c682f910_0 .net "clk", 0 0, v0x5651c6835b20_0;  alias, 1 drivers
v0x5651c682f9b0_0 .var "next_state", 7 0;
v0x5651c682fa70_0 .net "rst", 0 0, o0x7efffda33558;  alias, 0 drivers
v0x5651c682fb30_0 .var "state", 7 0;
E_0x5651c682f1a0 .event edge, v0x5651c682fb30_0;
S_0x5651c682f200 .scope generate, "genblk1" "genblk1" 6 22, 6 22 0, S_0x5651c682ea90;
 .timescale -9 -12;
E_0x5651c682f3f0/0 .event edge, v0x5651c682f480_0, v0x5651c682fb30_0, v0x5651c682f700_0, v0x5651c682f660_0;
E_0x5651c682f3f0/1 .event edge, v0x5651c682f580_0;
E_0x5651c682f3f0 .event/or E_0x5651c682f3f0/0, E_0x5651c682f3f0/1;
S_0x5651c682fd30 .scope module, "REGISTRO_B" "RegistroUniversal" 5 54, 6 3 0, S_0x5651c682e6c0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 4 "Control"
    .port_info 3 /INPUT 1 "InHaciaDerecha"
    .port_info 4 /INPUT 8 "ResultadoSuma"
    .port_info 5 /INPUT 8 "EntradaParalela"
    .port_info 6 /OUTPUT 8 "Salida"
P_0x5651c682fed0 .param/l "ANCHO" 0 6 3, +C4<00000000000000000000000000001000>;
P_0x5651c682ff10 .param/l "Add_regs" 0 6 13, C4<1000>;
P_0x5651c682ff50 .param/l "Decr_P" 0 6 14, C4<0010>;
P_0x5651c682ff90 .param/l "Load_regs" 0 6 14, C4<0001>;
P_0x5651c682ffd0 .param/l "Memoria" 0 6 12, C4<0000>;
P_0x5651c6830010 .param/l "Shift_regs" 0 6 13, C4<0100>;
L_0x7efffd9ea0a8 .functor BUFT 1, C4<0001>, C4<0>, C4<0>, C4<0>;
v0x5651c6830700_0 .net "Control", 3 0, L_0x7efffd9ea0a8;  1 drivers
v0x5651c6830800_0 .net "EntradaParalela", 7 0, v0x5651c6835ca0_0;  alias, 1 drivers
L_0x7efffd9ea0f0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5651c68308e0_0 .net "InHaciaDerecha", 0 0, L_0x7efffd9ea0f0;  1 drivers
L_0x7efffd9ea138 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x5651c6830980_0 .net "ResultadoSuma", 7 0, L_0x7efffd9ea138;  1 drivers
v0x5651c6830a60_0 .var "Salida", 7 0;
v0x5651c6830b90_0 .net "clk", 0 0, v0x5651c6835b20_0;  alias, 1 drivers
v0x5651c6830c80_0 .var "next_state", 7 0;
v0x5651c6830d60_0 .net "rst", 0 0, o0x7efffda33558;  alias, 0 drivers
v0x5651c6830e00_0 .var "state", 7 0;
E_0x5651c6830420 .event edge, v0x5651c6830e00_0;
S_0x5651c6830480 .scope generate, "genblk1" "genblk1" 6 22, 6 22 0, S_0x5651c682fd30;
 .timescale -9 -12;
E_0x5651c6830670/0 .event edge, v0x5651c6830700_0, v0x5651c6830e00_0, v0x5651c6830980_0, v0x5651c68308e0_0;
E_0x5651c6830670/1 .event edge, v0x5651c6830800_0;
E_0x5651c6830670 .event/or E_0x5651c6830670/0, E_0x5651c6830670/1;
S_0x5651c6830fe0 .scope module, "REGISTRO_P" "RegistroUniversal" 5 64, 6 3 0, S_0x5651c682e6c0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 4 "Control"
    .port_info 3 /INPUT 1 "InHaciaDerecha"
    .port_info 4 /INPUT 4 "ResultadoSuma"
    .port_info 5 /INPUT 4 "EntradaParalela"
    .port_info 6 /OUTPUT 4 "Salida"
P_0x5651c6831160 .param/l "ANCHO" 0 6 3, +C4<000000000000000000000000000000100>;
P_0x5651c68311a0 .param/l "Add_regs" 0 6 13, C4<1000>;
P_0x5651c68311e0 .param/l "Decr_P" 0 6 14, C4<0010>;
P_0x5651c6831220 .param/l "Load_regs" 0 6 14, C4<0001>;
P_0x5651c6831260 .param/l "Memoria" 0 6 12, C4<0000>;
P_0x5651c68312a0 .param/l "Shift_regs" 0 6 13, C4<0100>;
v0x5651c6831980_0 .net "Control", 3 0, v0x5651c68341b0_0;  alias, 1 drivers
L_0x7efffd9ea210 .functor BUFT 1, C4<1000>, C4<0>, C4<0>, C4<0>;
v0x5651c6831a60_0 .net "EntradaParalela", 3 0, L_0x7efffd9ea210;  1 drivers
L_0x7efffd9ea180 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5651c6831b20_0 .net "InHaciaDerecha", 0 0, L_0x7efffd9ea180;  1 drivers
L_0x7efffd9ea1c8 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x5651c6831bf0_0 .net "ResultadoSuma", 3 0, L_0x7efffd9ea1c8;  1 drivers
v0x5651c6831cd0_0 .var "Salida", 3 0;
v0x5651c6831e00_0 .net "clk", 0 0, v0x5651c6835b20_0;  alias, 1 drivers
v0x5651c6831ea0_0 .var "next_state", 3 0;
v0x5651c6831f80_0 .net "rst", 0 0, o0x7efffda33558;  alias, 0 drivers
v0x5651c6832070_0 .var "state", 3 0;
E_0x5651c68316b0 .event edge, v0x5651c6832070_0;
S_0x5651c6831710 .scope generate, "genblk2" "genblk2" 6 22, 6 22 0, S_0x5651c6830fe0;
 .timescale -9 -12;
E_0x5651c6831900 .event edge, v0x5651c682f480_0, v0x5651c6832070_0, v0x5651c6831a60_0;
S_0x5651c6832270 .scope module, "REGISTRO_Q" "RegistroUniversal" 5 44, 6 3 0, S_0x5651c682e6c0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 4 "Control"
    .port_info 3 /INPUT 1 "InHaciaDerecha"
    .port_info 4 /INPUT 8 "ResultadoSuma"
    .port_info 5 /INPUT 8 "EntradaParalela"
    .port_info 6 /OUTPUT 8 "Salida"
P_0x5651c68323f0 .param/l "ANCHO" 0 6 3, +C4<00000000000000000000000000001000>;
P_0x5651c6832430 .param/l "Add_regs" 0 6 13, C4<1000>;
P_0x5651c6832470 .param/l "Decr_P" 0 6 14, C4<0010>;
P_0x5651c68324b0 .param/l "Load_regs" 0 6 14, C4<0001>;
P_0x5651c68324f0 .param/l "Memoria" 0 6 12, C4<0000>;
P_0x5651c6832530 .param/l "Shift_regs" 0 6 13, C4<0100>;
v0x5651c6832c40_0 .net "Control", 3 0, v0x5651c68341b0_0;  alias, 1 drivers
v0x5651c6832d70_0 .net "EntradaParalela", 7 0, v0x5651c6835be0_0;  alias, 1 drivers
v0x5651c6832e50_0 .net "InHaciaDerecha", 0 0, L_0x5651c6836170;  1 drivers
v0x5651c6832ef0_0 .net "ResultadoSuma", 7 0, v0x5651c6832fd0_0;  alias, 1 drivers
v0x5651c6832fd0_0 .var "Salida", 7 0;
v0x5651c68330e0_0 .net "clk", 0 0, v0x5651c6835b20_0;  alias, 1 drivers
v0x5651c6833180_0 .var "next_state", 7 0;
v0x5651c6833240_0 .net "rst", 0 0, o0x7efffda33558;  alias, 0 drivers
v0x5651c68332e0_0 .var "state", 7 0;
E_0x5651c6832960 .event edge, v0x5651c68332e0_0;
S_0x5651c68329c0 .scope generate, "genblk1" "genblk1" 6 22, 6 22 0, S_0x5651c6832270;
 .timescale -9 -12;
E_0x5651c6832bb0/0 .event edge, v0x5651c682f480_0, v0x5651c68332e0_0, v0x5651c6832ef0_0, v0x5651c6832e50_0;
E_0x5651c6832bb0/1 .event edge, v0x5651c6832d70_0;
E_0x5651c6832bb0 .event/or E_0x5651c6832bb0/0, E_0x5651c6832bb0/1;
S_0x5651c6833570 .scope module, "SUMA" "Sumador" 5 32, 7 3 0, S_0x5651c682e6c0;
 .timescale -9 -12;
    .port_info 0 /INPUT 8 "a"
    .port_info 1 /INPUT 8 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /INPUT 4 "Control"
    .port_info 4 /OUTPUT 8 "sum"
    .port_info 5 /OUTPUT 1 "cout"
P_0x5651c68336f0 .param/l "ANCHO" 0 7 3, +C4<00000000000000000000000000001000>;
v0x5651c6833950_0 .net "Control", 3 0, v0x5651c68341b0_0;  alias, 1 drivers
v0x5651c6833a30_0 .net "a", 7 0, v0x5651c682f7e0_0;  alias, 1 drivers
v0x5651c6833af0_0 .net "b", 7 0, v0x5651c6830a60_0;  alias, 1 drivers
L_0x7efffd9ea018 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5651c6833bf0_0 .net "cin", 0 0, L_0x7efffd9ea018;  1 drivers
v0x5651c6833c90_0 .var "cout", 0 0;
v0x5651c6833d80_0 .var "sum", 7 0;
v0x5651c6833e50_0 .var "sumita", 8 0;
E_0x5651c68338c0 .event edge, v0x5651c682f7e0_0, v0x5651c6830a60_0, v0x5651c682f480_0, v0x5651c6833e50_0;
    .scope S_0x5651c67f24d0;
T_0 ;
    %wait E_0x5651c68102f0;
    %load/vec4 v0x5651c682e280_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x5651c680ae10_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0x5651c682e020_0;
    %assign/vec4 v0x5651c680ae10_0, 0;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x5651c67f24d0;
T_1 ;
    %wait E_0x5651c67e9b20;
    %load/vec4 v0x5651c680ae10_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_1.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_1.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_1.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_1.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_1.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_1.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_1.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_1.7, 6;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x5651c682e020_0, 0, 3;
    %jmp T_1.9;
T_1.0 ;
    %load/vec4 v0x5651c682e400_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_1.10, 4;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x5651c682e020_0, 0, 3;
T_1.10 ;
    %jmp T_1.9;
T_1.1 ;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x5651c682e020_0, 0, 3;
    %jmp T_1.9;
T_1.2 ;
    %load/vec4 v0x5651c682e100_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_1.12, 4;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0x5651c682e020_0, 0, 3;
    %jmp T_1.13;
T_1.12 ;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v0x5651c682e020_0, 0, 3;
T_1.13 ;
    %jmp T_1.9;
T_1.3 ;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v0x5651c682e020_0, 0, 3;
    %jmp T_1.9;
T_1.4 ;
    %pushi/vec4 5, 0, 3;
    %store/vec4 v0x5651c682e020_0, 0, 3;
    %jmp T_1.9;
T_1.5 ;
    %pushi/vec4 6, 0, 3;
    %store/vec4 v0x5651c682e020_0, 0, 3;
    %jmp T_1.9;
T_1.6 ;
    %load/vec4 v0x5651c682e4c0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_1.14, 4;
    %pushi/vec4 7, 0, 3;
    %store/vec4 v0x5651c682e020_0, 0, 3;
    %jmp T_1.15;
T_1.14 ;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x5651c682e020_0, 0, 3;
T_1.15 ;
    %jmp T_1.9;
T_1.7 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x5651c682e020_0, 0, 3;
    %jmp T_1.9;
T_1.9 ;
    %pop/vec4 1;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_0x5651c67f24d0;
T_2 ;
    %wait E_0x5651c67e9740;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5651c682df10_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5651c682e340_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5651c6809150_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5651c6807550_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5651c682e1c0_0, 0, 1;
    %load/vec4 v0x5651c680ae10_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_2.0, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_2.1, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_2.2, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_2.3, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_2.4, 6;
    %jmp T_2.5;
T_2.0 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5651c682df10_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5651c682e1c0_0, 0, 1;
    %jmp T_2.5;
T_2.1 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5651c6809150_0, 0, 1;
    %jmp T_2.5;
T_2.2 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5651c682e340_0, 0, 1;
    %jmp T_2.5;
T_2.3 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5651c6807550_0, 0, 1;
    %jmp T_2.5;
T_2.4 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5651c682e1c0_0, 0, 1;
    %jmp T_2.5;
T_2.5 ;
    %pop/vec4 1;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_0x5651c6833570;
T_3 ;
    %wait E_0x5651c68338c0;
    %load/vec4 v0x5651c6833a30_0;
    %pad/u 9;
    %load/vec4 v0x5651c6833af0_0;
    %pad/u 9;
    %add;
    %store/vec4 v0x5651c6833e50_0, 0, 9;
    %load/vec4 v0x5651c6833950_0;
    %cmpi/e 8, 0, 4;
    %jmp/0xz  T_3.0, 4;
    %load/vec4 v0x5651c6833e50_0;
    %parti/s 8, 0, 2;
    %store/vec4 v0x5651c6833d80_0, 0, 8;
    %load/vec4 v0x5651c6833e50_0;
    %parti/s 1, 8, 5;
    %store/vec4 v0x5651c6833c90_0, 0, 1;
T_3.0 ;
    %load/vec4 v0x5651c6833950_0;
    %cmpi/e 2, 0, 4;
    %jmp/0xz  T_3.2, 4;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x5651c6833d80_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5651c6833c90_0, 0, 1;
T_3.2 ;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0x5651c682f200;
T_4 ;
    %wait E_0x5651c682f3f0;
    %load/vec4 v0x5651c682f480_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_4.0, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_4.1, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_4.2, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_4.3, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_4.4, 6;
    %load/vec4 v0x5651c682fb30_0;
    %store/vec4 v0x5651c682f9b0_0, 0, 8;
    %jmp T_4.6;
T_4.0 ;
    %load/vec4 v0x5651c682fb30_0;
    %store/vec4 v0x5651c682f9b0_0, 0, 8;
    %jmp T_4.6;
T_4.1 ;
    %load/vec4 v0x5651c682f700_0;
    %store/vec4 v0x5651c682f9b0_0, 0, 8;
    %jmp T_4.6;
T_4.2 ;
    %load/vec4 v0x5651c682f660_0;
    %load/vec4 v0x5651c682fb30_0;
    %parti/s 7, 1, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x5651c682f9b0_0, 0, 8;
    %jmp T_4.6;
T_4.3 ;
    %load/vec4 v0x5651c682fb30_0;
    %store/vec4 v0x5651c682f9b0_0, 0, 8;
    %jmp T_4.6;
T_4.4 ;
    %load/vec4 v0x5651c682f580_0;
    %store/vec4 v0x5651c682f9b0_0, 0, 8;
    %jmp T_4.6;
T_4.6 ;
    %pop/vec4 1;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0x5651c682ea90;
T_5 ;
    %wait E_0x5651c68102f0;
    %load/vec4 v0x5651c682fa70_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x5651c682fb30_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0x5651c682f9b0_0;
    %assign/vec4 v0x5651c682fb30_0, 0;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0x5651c682ea90;
T_6 ;
    %wait E_0x5651c682f1a0;
    %load/vec4 v0x5651c682fb30_0;
    %store/vec4 v0x5651c682f7e0_0, 0, 8;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_0x5651c68329c0;
T_7 ;
    %wait E_0x5651c6832bb0;
    %load/vec4 v0x5651c6832c40_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_7.0, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_7.1, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_7.2, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_7.3, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_7.4, 6;
    %load/vec4 v0x5651c68332e0_0;
    %store/vec4 v0x5651c6833180_0, 0, 8;
    %jmp T_7.6;
T_7.0 ;
    %load/vec4 v0x5651c68332e0_0;
    %store/vec4 v0x5651c6833180_0, 0, 8;
    %jmp T_7.6;
T_7.1 ;
    %load/vec4 v0x5651c6832ef0_0;
    %store/vec4 v0x5651c6833180_0, 0, 8;
    %jmp T_7.6;
T_7.2 ;
    %load/vec4 v0x5651c6832e50_0;
    %load/vec4 v0x5651c68332e0_0;
    %parti/s 7, 1, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x5651c6833180_0, 0, 8;
    %jmp T_7.6;
T_7.3 ;
    %load/vec4 v0x5651c68332e0_0;
    %store/vec4 v0x5651c6833180_0, 0, 8;
    %jmp T_7.6;
T_7.4 ;
    %load/vec4 v0x5651c6832d70_0;
    %store/vec4 v0x5651c6833180_0, 0, 8;
    %jmp T_7.6;
T_7.6 ;
    %pop/vec4 1;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_0x5651c6832270;
T_8 ;
    %wait E_0x5651c68102f0;
    %load/vec4 v0x5651c6833240_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x5651c68332e0_0, 0;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v0x5651c6833180_0;
    %assign/vec4 v0x5651c68332e0_0, 0;
T_8.1 ;
    %jmp T_8;
    .thread T_8;
    .scope S_0x5651c6832270;
T_9 ;
    %wait E_0x5651c6832960;
    %load/vec4 v0x5651c68332e0_0;
    %store/vec4 v0x5651c6832fd0_0, 0, 8;
    %jmp T_9;
    .thread T_9, $push;
    .scope S_0x5651c6830480;
T_10 ;
    %wait E_0x5651c6830670;
    %load/vec4 v0x5651c6830700_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_10.0, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_10.1, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_10.2, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_10.3, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_10.4, 6;
    %load/vec4 v0x5651c6830e00_0;
    %store/vec4 v0x5651c6830c80_0, 0, 8;
    %jmp T_10.6;
T_10.0 ;
    %load/vec4 v0x5651c6830e00_0;
    %store/vec4 v0x5651c6830c80_0, 0, 8;
    %jmp T_10.6;
T_10.1 ;
    %load/vec4 v0x5651c6830980_0;
    %store/vec4 v0x5651c6830c80_0, 0, 8;
    %jmp T_10.6;
T_10.2 ;
    %load/vec4 v0x5651c68308e0_0;
    %load/vec4 v0x5651c6830e00_0;
    %parti/s 7, 1, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x5651c6830c80_0, 0, 8;
    %jmp T_10.6;
T_10.3 ;
    %load/vec4 v0x5651c6830e00_0;
    %store/vec4 v0x5651c6830c80_0, 0, 8;
    %jmp T_10.6;
T_10.4 ;
    %load/vec4 v0x5651c6830800_0;
    %store/vec4 v0x5651c6830c80_0, 0, 8;
    %jmp T_10.6;
T_10.6 ;
    %pop/vec4 1;
    %jmp T_10;
    .thread T_10, $push;
    .scope S_0x5651c682fd30;
T_11 ;
    %wait E_0x5651c68102f0;
    %load/vec4 v0x5651c6830d60_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x5651c6830e00_0, 0;
    %jmp T_11.1;
T_11.0 ;
    %load/vec4 v0x5651c6830c80_0;
    %assign/vec4 v0x5651c6830e00_0, 0;
T_11.1 ;
    %jmp T_11;
    .thread T_11;
    .scope S_0x5651c682fd30;
T_12 ;
    %wait E_0x5651c6830420;
    %load/vec4 v0x5651c6830e00_0;
    %store/vec4 v0x5651c6830a60_0, 0, 8;
    %jmp T_12;
    .thread T_12, $push;
    .scope S_0x5651c6831710;
T_13 ;
    %wait E_0x5651c6831900;
    %load/vec4 v0x5651c6831980_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_13.0, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_13.1, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_13.2, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_13.3, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_13.4, 6;
    %load/vec4 v0x5651c6832070_0;
    %store/vec4 v0x5651c6831ea0_0, 0, 4;
    %jmp T_13.6;
T_13.0 ;
    %load/vec4 v0x5651c6832070_0;
    %store/vec4 v0x5651c6831ea0_0, 0, 4;
    %jmp T_13.6;
T_13.1 ;
    %load/vec4 v0x5651c6832070_0;
    %store/vec4 v0x5651c6831ea0_0, 0, 4;
    %jmp T_13.6;
T_13.2 ;
    %load/vec4 v0x5651c6832070_0;
    %store/vec4 v0x5651c6831ea0_0, 0, 4;
    %jmp T_13.6;
T_13.3 ;
    %load/vec4 v0x5651c6832070_0;
    %subi 1, 0, 4;
    %store/vec4 v0x5651c6831ea0_0, 0, 4;
    %jmp T_13.6;
T_13.4 ;
    %load/vec4 v0x5651c6831a60_0;
    %store/vec4 v0x5651c6831ea0_0, 0, 4;
    %jmp T_13.6;
T_13.6 ;
    %pop/vec4 1;
    %jmp T_13;
    .thread T_13, $push;
    .scope S_0x5651c6830fe0;
T_14 ;
    %wait E_0x5651c68102f0;
    %load/vec4 v0x5651c6831f80_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x5651c6832070_0, 0;
    %jmp T_14.1;
T_14.0 ;
    %load/vec4 v0x5651c6831ea0_0;
    %assign/vec4 v0x5651c6832070_0, 0;
T_14.1 ;
    %jmp T_14;
    .thread T_14;
    .scope S_0x5651c6830fe0;
T_15 ;
    %wait E_0x5651c68316b0;
    %load/vec4 v0x5651c6832070_0;
    %store/vec4 v0x5651c6831cd0_0, 0, 4;
    %jmp T_15;
    .thread T_15, $push;
    .scope S_0x5651c682e6c0;
T_16 ;
    %wait E_0x5651c682ea20;
    %load/vec4 v0x5651c6833ff0_0;
    %load/vec4 v0x5651c6834b30_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x5651c6834280_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x5651c6834350_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x5651c68341b0_0, 0, 4;
    %jmp T_16;
    .thread T_16, $push;
    .scope S_0x5651c682e6c0;
T_17 ;
    %wait E_0x5651c6810810;
    %load/vec4 v0x5651c68340e0_0;
    %cmpi/e 0, 0, 4;
    %jmp/0xz  T_17.0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5651c6834cc0_0, 0, 1;
    %jmp T_17.1;
T_17.0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5651c6834cc0_0, 0, 1;
T_17.1 ;
    %jmp T_17;
    .thread T_17, $push;
    .scope S_0x5651c680d9e0;
T_18 ;
    %vpi_call 2 23 "$dumpfile", "Multiplicador.vcd" {0 0 0};
    %vpi_call 2 24 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x5651c680d9e0 {0 0 0};
    %end;
    .thread T_18;
    .scope S_0x5651c680d9e0;
T_19 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5651c6835b20_0, 0, 1;
    %end;
    .thread T_19;
    .scope S_0x5651c680d9e0;
T_20 ;
    %delay 5000, 0;
    %load/vec4 v0x5651c6835b20_0;
    %inv;
    %store/vec4 v0x5651c6835b20_0, 0, 1;
    %jmp T_20;
    .thread T_20;
    .scope S_0x5651c680d9e0;
T_21 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5651c6835f90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5651c6836080_0, 0, 1;
    %pushi/vec4 215, 0, 8;
    %store/vec4 v0x5651c6835be0_0, 0, 8;
    %pushi/vec4 223, 0, 8;
    %store/vec4 v0x5651c6835ca0_0, 0, 8;
    %wait E_0x5651c67e9530;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5651c6835f90_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5651c6836080_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5651c6836080_0, 0, 1;
    %delay 1000000, 0;
    %vpi_call 2 50 "$finish" {0 0 0};
    %end;
    .thread T_21;
# The file index is used to find the file name in the following table.
:file_names 8;
    "N/A";
    "<interactive>";
    "tb_Multiplicador.v";
    "Multiplicador.v";
    "Controller.v";
    "Datapath.v";
    "RegistroUniversal.v";
    "Sumador.v";
