Cheri
=====

Cheri, aka Capability Hardware Enhanced RISC Instructions, is an instruction set architecture created in 2010.
 https://pldb.io/concepts/../lists/explorer.html#searchBuilder=%7B%22criteria%22%3A%5B%7B%22condition%22%3A%22%3D%22%2C%22data%22%3A%22appeared%22%2C%22origData%22%3A%22appeared%22%2C%22tags%22%3A%22num%22%2C%22value%22%3A%5B%222010%22%5D%7D%5D%2C%22logic%22%3A%22AND%22%7D

#3517 on PLDB
14 Years Old

CHERI extends conventional hardware Instruction-Set Architectures (ISAs) with new architectural features to enable fine-grained memory protection and highly scalable software compartmentalization.

- Cheri website
 https://www.cl.cam.ac.uk/research/security/ctsrd/cheri/
- Cheri appears in categories: instruction set architecture
- Cheri first developed in University of Cambridge
