{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1632194952730 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1632194952730 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Sep 21 11:29:12 2021 " "Processing started: Tue Sep 21 11:29:12 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1632194952730 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1632194952730 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta firpga -c firpga " "Command: quartus_sta firpga -c firpga" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1632194952730 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1632194952785 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1632194952888 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1632194952889 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1632194952909 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1632194952909 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "altera_std_synchronizer " "Entity altera_std_synchronizer" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\] " "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1632194953060 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1632194953060 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Timing Analyzer" 0 -1 1632194953060 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "qsta_default_script.tcl 1297 *altera_std_synchronizer:*\|din_s1 keeper " "Ignored filter at qsta_default_script.tcl(1297): *altera_std_synchronizer:*\|din_s1 could not be matched with a keeper" {  } { { "E:/intelFPGA_lite/20.1/quartus/common/tcl/internal/qsta_default_script.tcl" "" { Text "E:/intelFPGA_lite/20.1/quartus/common/tcl/internal/qsta_default_script.tcl" 1297 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1632194953061 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path qsta_default_script.tcl 1297 Argument <to> is an empty collection " "Ignored set_false_path at qsta_default_script.tcl(1297): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "read_sdc " "read_sdc" {  } { { "E:/intelFPGA_lite/20.1/quartus/common/tcl/internal/qsta_default_script.tcl" "" { Text "E:/intelFPGA_lite/20.1/quartus/common/tcl/internal/qsta_default_script.tcl" 1297 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1632194953061 ""}  } { { "E:/intelFPGA_lite/20.1/quartus/common/tcl/internal/qsta_default_script.tcl" "" { Text "E:/intelFPGA_lite/20.1/quartus/common/tcl/internal/qsta_default_script.tcl" 1297 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1632194953061 ""}
{ "Info" "ISTA_SDC_FOUND" "firpga.sdc " "Reading SDC File: 'firpga.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1632194953061 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "firpga.sdc 9 ADC_CLK_10 port " "Ignored filter at firpga.sdc(9): ADC_CLK_10 could not be matched with a port" {  } { { "C:/Users/Mitch/Desktop/CodeGenerated/DE10_LITE/firpga/firpga.sdc" "" { Text "C:/Users/Mitch/Desktop/CodeGenerated/DE10_LITE/firpga/firpga.sdc" 9 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1632194953062 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock firpga.sdc 9 Argument <targets> is an empty collection " "Ignored create_clock at firpga.sdc(9): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_clock -period \"10.0 MHz\" \[get_ports ADC_CLK_10\] " "create_clock -period \"10.0 MHz\" \[get_ports ADC_CLK_10\]" {  } { { "C:/Users/Mitch/Desktop/CodeGenerated/DE10_LITE/firpga/firpga.sdc" "" { Text "C:/Users/Mitch/Desktop/CodeGenerated/DE10_LITE/firpga/firpga.sdc" 9 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1632194953062 ""}  } { { "C:/Users/Mitch/Desktop/CodeGenerated/DE10_LITE/firpga/firpga.sdc" "" { Text "C:/Users/Mitch/Desktop/CodeGenerated/DE10_LITE/firpga/firpga.sdc" 9 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1632194953062 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "firpga.sdc 10 MAX10_CLK1_50 port " "Ignored filter at firpga.sdc(10): MAX10_CLK1_50 could not be matched with a port" {  } { { "C:/Users/Mitch/Desktop/CodeGenerated/DE10_LITE/firpga/firpga.sdc" "" { Text "C:/Users/Mitch/Desktop/CodeGenerated/DE10_LITE/firpga/firpga.sdc" 10 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1632194953062 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock firpga.sdc 10 Argument <targets> is an empty collection " "Ignored create_clock at firpga.sdc(10): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_clock -period \"50.0 MHz\" \[get_ports MAX10_CLK1_50\] " "create_clock -period \"50.0 MHz\" \[get_ports MAX10_CLK1_50\]" {  } { { "C:/Users/Mitch/Desktop/CodeGenerated/DE10_LITE/firpga/firpga.sdc" "" { Text "C:/Users/Mitch/Desktop/CodeGenerated/DE10_LITE/firpga/firpga.sdc" 10 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1632194953062 ""}  } { { "C:/Users/Mitch/Desktop/CodeGenerated/DE10_LITE/firpga/firpga.sdc" "" { Text "C:/Users/Mitch/Desktop/CodeGenerated/DE10_LITE/firpga/firpga.sdc" 10 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1632194953062 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "firpga.sdc 11 MAX10_CLK2_50 port " "Ignored filter at firpga.sdc(11): MAX10_CLK2_50 could not be matched with a port" {  } { { "C:/Users/Mitch/Desktop/CodeGenerated/DE10_LITE/firpga/firpga.sdc" "" { Text "C:/Users/Mitch/Desktop/CodeGenerated/DE10_LITE/firpga/firpga.sdc" 11 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1632194953062 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock firpga.sdc 11 Argument <targets> is an empty collection " "Ignored create_clock at firpga.sdc(11): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_clock -period \"50.0 MHz\" \[get_ports MAX10_CLK2_50\] " "create_clock -period \"50.0 MHz\" \[get_ports MAX10_CLK2_50\]" {  } { { "C:/Users/Mitch/Desktop/CodeGenerated/DE10_LITE/firpga/firpga.sdc" "" { Text "C:/Users/Mitch/Desktop/CodeGenerated/DE10_LITE/firpga/firpga.sdc" 11 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1632194953062 ""}  } { { "C:/Users/Mitch/Desktop/CodeGenerated/DE10_LITE/firpga/firpga.sdc" "" { Text "C:/Users/Mitch/Desktop/CodeGenerated/DE10_LITE/firpga/firpga.sdc" 11 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1632194953062 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{input\|ACC\|spi_pll_acc\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 25 -phase 200.00 -duty_cycle 50.00 -name \{input\|ACC\|spi_pll_acc\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{input\|ACC\|spi_pll_acc\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} " "create_generated_clock -source \{input\|ACC\|spi_pll_acc\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 25 -phase 200.00 -duty_cycle 50.00 -name \{input\|ACC\|spi_pll_acc\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{input\|ACC\|spi_pll_acc\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1632194953062 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{input\|ACC\|spi_pll_acc\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 25 -phase 120.00 -duty_cycle 50.00 -name \{input\|ACC\|spi_pll_acc\|altpll_component\|auto_generated\|pll1\|clk\[1\]\} \{input\|ACC\|spi_pll_acc\|altpll_component\|auto_generated\|pll1\|clk\[1\]\} " "create_generated_clock -source \{input\|ACC\|spi_pll_acc\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 25 -phase 120.00 -duty_cycle 50.00 -name \{input\|ACC\|spi_pll_acc\|altpll_component\|auto_generated\|pll1\|clk\[1\]\} \{input\|ACC\|spi_pll_acc\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1632194953062 ""}  } {  } 0 332110 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1632194953062 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Timing Analyzer" 0 -1 1632194953062 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1632194953064 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name sys_clk sys_clk " "create_clock -period 1.000 -name sys_clk sys_clk" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1632194953064 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1632194953064 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1632194953065 ""}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Clock: input\|ACC\|spi_pll_acc\|altpll_component\|auto_generated\|pll1\|clk\[0\] with master clock period: 1.000 found on PLL node: input\|ACC\|spi_pll_acc\|altpll_component\|auto_generated\|pll1\|clk\[0\] does not match the master clock period requirement: 20.000 " "Clock: input\|ACC\|spi_pll_acc\|altpll_component\|auto_generated\|pll1\|clk\[0\] with master clock period: 1.000 found on PLL node: input\|ACC\|spi_pll_acc\|altpll_component\|auto_generated\|pll1\|clk\[0\] does not match the master clock period requirement: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1632194953065 ""} { "Warning" "WSTA_GENERIC_WARNING" "Clock: input\|ACC\|spi_pll_acc\|altpll_component\|auto_generated\|pll1\|clk\[1\] with master clock period: 1.000 found on PLL node: input\|ACC\|spi_pll_acc\|altpll_component\|auto_generated\|pll1\|clk\[1\] does not match the master clock period requirement: 20.000 " "Clock: input\|ACC\|spi_pll_acc\|altpll_component\|auto_generated\|pll1\|clk\[1\] with master clock period: 1.000 found on PLL node: input\|ACC\|spi_pll_acc\|altpll_component\|auto_generated\|pll1\|clk\[1\] does not match the master clock period requirement: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1632194953065 ""}  } {  } 0 332056 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1632194953065 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1632194953066 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1632194953085 ""}
{ "Info" "0" "" "Can't run Report Timing Closure Recommendations. The current device family is not supported." {  } {  } 0 0 "Can't run Report Timing Closure Recommendations. The current device family is not supported." 0 0 "Timing Analyzer" 0 0 1632194953088 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1632194953089 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -4.394 " "Worst-case setup slack is -4.394" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1632194953091 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1632194953091 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.394             -89.358 input\|ACC\|spi_pll_acc\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   -4.394             -89.358 input\|ACC\|spi_pll_acc\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1632194953091 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.735             -26.650 sys_clk  " "   -1.735             -26.650 sys_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1632194953091 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1632194953091 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.322 " "Worst-case hold slack is 0.322" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1632194953098 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1632194953098 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.322               0.000 sys_clk  " "    0.322               0.000 sys_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1632194953098 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.398               0.000 input\|ACC\|spi_pll_acc\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.398               0.000 input\|ACC\|spi_pll_acc\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1632194953098 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1632194953098 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -4.202 " "Worst-case recovery slack is -4.202" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1632194953100 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1632194953100 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.202            -130.987 input\|ACC\|spi_pll_acc\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   -4.202            -130.987 input\|ACC\|spi_pll_acc\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1632194953100 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.499             -25.771 sys_clk  " "   -1.499             -25.771 sys_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1632194953100 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1632194953100 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.302 " "Worst-case removal slack is 1.302" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1632194953102 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1632194953102 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.302               0.000 sys_clk  " "    1.302               0.000 sys_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1632194953102 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.295               0.000 input\|ACC\|spi_pll_acc\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    4.295               0.000 input\|ACC\|spi_pll_acc\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1632194953102 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1632194953102 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1632194953103 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1632194953103 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -35.269 sys_clk  " "   -3.000             -35.269 sys_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1632194953103 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   12.218               0.000 input\|ACC\|spi_pll_acc\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   12.218               0.000 input\|ACC\|spi_pll_acc\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1632194953103 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1632194953103 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 1 synchronizer chains. " "Report Metastability: Found 1 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "The design MTBF is not calculated because there are no specified synchronizers in the design. " "The design MTBF is not calculated because there are no specified synchronizers in the design." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1632194953109 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 1 " "Number of Synchronizer Chains Found: 1" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1632194953109 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 8 Registers " "Shortest Synchronizer Chain: 8 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1632194953109 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1632194953109 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 190.118 ns " "Worst Case Available Settling Time: 190.118 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1632194953109 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1632194953109 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1632194953109 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1632194953112 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1632194953167 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1632194953596 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1632194953637 ""}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Clock: input\|ACC\|spi_pll_acc\|altpll_component\|auto_generated\|pll1\|clk\[0\] with master clock period: 1.000 found on PLL node: input\|ACC\|spi_pll_acc\|altpll_component\|auto_generated\|pll1\|clk\[0\] does not match the master clock period requirement: 20.000 " "Clock: input\|ACC\|spi_pll_acc\|altpll_component\|auto_generated\|pll1\|clk\[0\] with master clock period: 1.000 found on PLL node: input\|ACC\|spi_pll_acc\|altpll_component\|auto_generated\|pll1\|clk\[0\] does not match the master clock period requirement: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1632194953637 ""} { "Warning" "WSTA_GENERIC_WARNING" "Clock: input\|ACC\|spi_pll_acc\|altpll_component\|auto_generated\|pll1\|clk\[1\] with master clock period: 1.000 found on PLL node: input\|ACC\|spi_pll_acc\|altpll_component\|auto_generated\|pll1\|clk\[1\] does not match the master clock period requirement: 20.000 " "Clock: input\|ACC\|spi_pll_acc\|altpll_component\|auto_generated\|pll1\|clk\[1\] with master clock period: 1.000 found on PLL node: input\|ACC\|spi_pll_acc\|altpll_component\|auto_generated\|pll1\|clk\[1\] does not match the master clock period requirement: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1632194953637 ""}  } {  } 0 332056 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1632194953637 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1632194953640 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -3.707 " "Worst-case setup slack is -3.707" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1632194953643 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1632194953643 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.707             -75.294 input\|ACC\|spi_pll_acc\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   -3.707             -75.294 input\|ACC\|spi_pll_acc\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1632194953643 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.462             -22.076 sys_clk  " "   -1.462             -22.076 sys_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1632194953643 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1632194953643 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.289 " "Worst-case hold slack is 0.289" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1632194953644 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1632194953644 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.289               0.000 sys_clk  " "    0.289               0.000 sys_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1632194953644 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.320               0.000 input\|ACC\|spi_pll_acc\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.320               0.000 input\|ACC\|spi_pll_acc\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1632194953644 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1632194953644 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -3.546 " "Worst-case recovery slack is -3.546" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1632194953647 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1632194953647 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.546            -110.253 input\|ACC\|spi_pll_acc\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   -3.546            -110.253 input\|ACC\|spi_pll_acc\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1632194953647 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.350             -23.046 sys_clk  " "   -1.350             -23.046 sys_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1632194953647 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1632194953647 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.221 " "Worst-case removal slack is 1.221" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1632194953648 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1632194953648 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.221               0.000 sys_clk  " "    1.221               0.000 sys_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1632194953648 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.645               0.000 input\|ACC\|spi_pll_acc\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    3.645               0.000 input\|ACC\|spi_pll_acc\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1632194953648 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1632194953648 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1632194953650 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1632194953650 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -35.269 sys_clk  " "   -3.000             -35.269 sys_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1632194953650 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   12.198               0.000 input\|ACC\|spi_pll_acc\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   12.198               0.000 input\|ACC\|spi_pll_acc\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1632194953650 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1632194953650 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 1 synchronizer chains. " "Report Metastability: Found 1 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "The design MTBF is not calculated because there are no specified synchronizers in the design. " "The design MTBF is not calculated because there are no specified synchronizers in the design." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1632194953654 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 1 " "Number of Synchronizer Chains Found: 1" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1632194953654 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 8 Registers " "Shortest Synchronizer Chain: 8 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1632194953654 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1632194953654 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 190.596 ns " "Worst Case Available Settling Time: 190.596 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1632194953654 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1632194953654 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1632194953654 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1632194953655 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1632194953760 ""}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Clock: input\|ACC\|spi_pll_acc\|altpll_component\|auto_generated\|pll1\|clk\[0\] with master clock period: 1.000 found on PLL node: input\|ACC\|spi_pll_acc\|altpll_component\|auto_generated\|pll1\|clk\[0\] does not match the master clock period requirement: 20.000 " "Clock: input\|ACC\|spi_pll_acc\|altpll_component\|auto_generated\|pll1\|clk\[0\] with master clock period: 1.000 found on PLL node: input\|ACC\|spi_pll_acc\|altpll_component\|auto_generated\|pll1\|clk\[0\] does not match the master clock period requirement: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1632194953760 ""} { "Warning" "WSTA_GENERIC_WARNING" "Clock: input\|ACC\|spi_pll_acc\|altpll_component\|auto_generated\|pll1\|clk\[1\] with master clock period: 1.000 found on PLL node: input\|ACC\|spi_pll_acc\|altpll_component\|auto_generated\|pll1\|clk\[1\] does not match the master clock period requirement: 20.000 " "Clock: input\|ACC\|spi_pll_acc\|altpll_component\|auto_generated\|pll1\|clk\[1\] with master clock period: 1.000 found on PLL node: input\|ACC\|spi_pll_acc\|altpll_component\|auto_generated\|pll1\|clk\[1\] does not match the master clock period requirement: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1632194953760 ""}  } {  } 0 332056 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1632194953760 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1632194953761 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -1.562 " "Worst-case setup slack is -1.562" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1632194953762 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1632194953762 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.562             -31.611 input\|ACC\|spi_pll_acc\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   -1.562             -31.611 input\|ACC\|spi_pll_acc\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1632194953762 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.076              -0.076 sys_clk  " "   -0.076              -0.076 sys_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1632194953762 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1632194953762 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.140 " "Worst-case hold slack is 0.140" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1632194953765 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1632194953765 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.140               0.000 sys_clk  " "    0.140               0.000 sys_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1632194953765 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.200               0.000 input\|ACC\|spi_pll_acc\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.200               0.000 input\|ACC\|spi_pll_acc\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1632194953765 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1632194953765 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -1.536 " "Worst-case recovery slack is -1.536" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1632194953767 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1632194953767 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.536             -47.391 input\|ACC\|spi_pll_acc\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   -1.536             -47.391 input\|ACC\|spi_pll_acc\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1632194953767 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.841             -15.209 sys_clk  " "   -0.841             -15.209 sys_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1632194953767 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1632194953767 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.233 " "Worst-case removal slack is 1.233" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1632194953772 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1632194953772 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.233               0.000 sys_clk  " "    1.233               0.000 sys_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1632194953772 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.011               0.000 input\|ACC\|spi_pll_acc\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    2.011               0.000 input\|ACC\|spi_pll_acc\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1632194953772 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1632194953772 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1632194953773 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1632194953773 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -30.026 sys_clk  " "   -3.000             -30.026 sys_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1632194953773 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   12.267               0.000 input\|ACC\|spi_pll_acc\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   12.267               0.000 input\|ACC\|spi_pll_acc\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1632194953773 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1632194953773 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 1 synchronizer chains. " "Report Metastability: Found 1 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "The design MTBF is not calculated because there are no specified synchronizers in the design. " "The design MTBF is not calculated because there are no specified synchronizers in the design." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1632194953776 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 1 " "Number of Synchronizer Chains Found: 1" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1632194953776 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 8 Registers " "Shortest Synchronizer Chain: 8 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1632194953776 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1632194953776 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 195.927 ns " "Worst Case Available Settling Time: 195.927 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1632194953776 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1632194953776 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1632194953776 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1632194954392 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1632194954393 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 21 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 21 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4920 " "Peak virtual memory: 4920 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1632194954427 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Sep 21 11:29:14 2021 " "Processing ended: Tue Sep 21 11:29:14 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1632194954427 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1632194954427 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1632194954427 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1632194954427 ""}
