xpm_cdc.sv,systemverilog,xil_defaultlib,../../../../../../Vivado/2019.1/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv,incdir="../../../../SoC_lab1.srcs/sources_1/bd/design_1/ipshared/c923"incdir="../../../../SoC_lab1.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../SoC_lab1.srcs/sources_1/bd/design_1/ipshared/c923"incdir="../../../../SoC_lab1.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"
xpm_memory.sv,systemverilog,xil_defaultlib,../../../../../../Vivado/2019.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv,incdir="../../../../SoC_lab1.srcs/sources_1/bd/design_1/ipshared/c923"incdir="../../../../SoC_lab1.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../SoC_lab1.srcs/sources_1/bd/design_1/ipshared/c923"incdir="../../../../SoC_lab1.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"
xpm_VCOMP.vhd,vhdl,xpm,../../../../../../Vivado/2019.1/data/ip/xpm/xpm_VCOMP.vhd,incdir="../../../../SoC_lab1.srcs/sources_1/bd/design_1/ipshared/c923"incdir="../../../../SoC_lab1.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../SoC_lab1.srcs/sources_1/bd/design_1/ipshared/c923"incdir="../../../../SoC_lab1.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"
microblaze_v11_0_vh_rfs.vhd,vhdl,microblaze_v11_0_1,../../../../SoC_lab1.srcs/sources_1/bd/design_1/ipshared/f8c3/hdl/microblaze_v11_0_vh_rfs.vhd,incdir="../../../../SoC_lab1.srcs/sources_1/bd/design_1/ipshared/c923"incdir="../../../../SoC_lab1.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../SoC_lab1.srcs/sources_1/bd/design_1/ipshared/c923"incdir="../../../../SoC_lab1.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"
design_1_microblaze_0_0.vhd,vhdl,xil_defaultlib,../../../bd/design_1/ip/design_1_microblaze_0_0/sim/design_1_microblaze_0_0.vhd,incdir="../../../../SoC_lab1.srcs/sources_1/bd/design_1/ipshared/c923"incdir="../../../../SoC_lab1.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../SoC_lab1.srcs/sources_1/bd/design_1/ipshared/c923"incdir="../../../../SoC_lab1.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"
axi_lite_ipif_v3_0_vh_rfs.vhd,vhdl,axi_lite_ipif_v3_0_4,../../../../SoC_lab1.srcs/sources_1/bd/design_1/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd,incdir="../../../../SoC_lab1.srcs/sources_1/bd/design_1/ipshared/c923"incdir="../../../../SoC_lab1.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../SoC_lab1.srcs/sources_1/bd/design_1/ipshared/c923"incdir="../../../../SoC_lab1.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"
lib_cdc_v1_0_rfs.vhd,vhdl,lib_cdc_v1_0_2,../../../../SoC_lab1.srcs/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd,incdir="../../../../SoC_lab1.srcs/sources_1/bd/design_1/ipshared/c923"incdir="../../../../SoC_lab1.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../SoC_lab1.srcs/sources_1/bd/design_1/ipshared/c923"incdir="../../../../SoC_lab1.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"
interrupt_control_v3_1_vh_rfs.vhd,vhdl,interrupt_control_v3_1_4,../../../../SoC_lab1.srcs/sources_1/bd/design_1/ipshared/a040/hdl/interrupt_control_v3_1_vh_rfs.vhd,incdir="../../../../SoC_lab1.srcs/sources_1/bd/design_1/ipshared/c923"incdir="../../../../SoC_lab1.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../SoC_lab1.srcs/sources_1/bd/design_1/ipshared/c923"incdir="../../../../SoC_lab1.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"
axi_gpio_v2_0_vh_rfs.vhd,vhdl,axi_gpio_v2_0_21,../../../../SoC_lab1.srcs/sources_1/bd/design_1/ipshared/9c6e/hdl/axi_gpio_v2_0_vh_rfs.vhd,incdir="../../../../SoC_lab1.srcs/sources_1/bd/design_1/ipshared/c923"incdir="../../../../SoC_lab1.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../SoC_lab1.srcs/sources_1/bd/design_1/ipshared/c923"incdir="../../../../SoC_lab1.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"
design_1_axi_gpio_0_0.vhd,vhdl,xil_defaultlib,../../../bd/design_1/ip/design_1_axi_gpio_0_0/sim/design_1_axi_gpio_0_0.vhd,incdir="../../../../SoC_lab1.srcs/sources_1/bd/design_1/ipshared/c923"incdir="../../../../SoC_lab1.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../SoC_lab1.srcs/sources_1/bd/design_1/ipshared/c923"incdir="../../../../SoC_lab1.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"
lib_pkg_v1_0_rfs.vhd,vhdl,lib_pkg_v1_0_2,../../../../SoC_lab1.srcs/sources_1/bd/design_1/ipshared/0513/hdl/lib_pkg_v1_0_rfs.vhd,incdir="../../../../SoC_lab1.srcs/sources_1/bd/design_1/ipshared/c923"incdir="../../../../SoC_lab1.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../SoC_lab1.srcs/sources_1/bd/design_1/ipshared/c923"incdir="../../../../SoC_lab1.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"
lib_srl_fifo_v1_0_rfs.vhd,vhdl,lib_srl_fifo_v1_0_2,../../../../SoC_lab1.srcs/sources_1/bd/design_1/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd,incdir="../../../../SoC_lab1.srcs/sources_1/bd/design_1/ipshared/c923"incdir="../../../../SoC_lab1.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../SoC_lab1.srcs/sources_1/bd/design_1/ipshared/c923"incdir="../../../../SoC_lab1.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"
axi_uartlite_v2_0_vh_rfs.vhd,vhdl,axi_uartlite_v2_0_23,../../../../SoC_lab1.srcs/sources_1/bd/design_1/ipshared/0315/hdl/axi_uartlite_v2_0_vh_rfs.vhd,incdir="../../../../SoC_lab1.srcs/sources_1/bd/design_1/ipshared/c923"incdir="../../../../SoC_lab1.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../SoC_lab1.srcs/sources_1/bd/design_1/ipshared/c923"incdir="../../../../SoC_lab1.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"
design_1_axi_uartlite_0_0.vhd,vhdl,xil_defaultlib,../../../bd/design_1/ip/design_1_axi_uartlite_0_0/sim/design_1_axi_uartlite_0_0.vhd,incdir="../../../../SoC_lab1.srcs/sources_1/bd/design_1/ipshared/c923"incdir="../../../../SoC_lab1.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../SoC_lab1.srcs/sources_1/bd/design_1/ipshared/c923"incdir="../../../../SoC_lab1.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"
lmb_v10_v3_0_vh_rfs.vhd,vhdl,lmb_v10_v3_0_9,../../../../SoC_lab1.srcs/sources_1/bd/design_1/ipshared/78eb/hdl/lmb_v10_v3_0_vh_rfs.vhd,incdir="../../../../SoC_lab1.srcs/sources_1/bd/design_1/ipshared/c923"incdir="../../../../SoC_lab1.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../SoC_lab1.srcs/sources_1/bd/design_1/ipshared/c923"incdir="../../../../SoC_lab1.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"
design_1_dlmb_v10_0.vhd,vhdl,xil_defaultlib,../../../bd/design_1/ip/design_1_dlmb_v10_0/sim/design_1_dlmb_v10_0.vhd,incdir="../../../../SoC_lab1.srcs/sources_1/bd/design_1/ipshared/c923"incdir="../../../../SoC_lab1.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../SoC_lab1.srcs/sources_1/bd/design_1/ipshared/c923"incdir="../../../../SoC_lab1.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"
design_1_ilmb_v10_0.vhd,vhdl,xil_defaultlib,../../../bd/design_1/ip/design_1_ilmb_v10_0/sim/design_1_ilmb_v10_0.vhd,incdir="../../../../SoC_lab1.srcs/sources_1/bd/design_1/ipshared/c923"incdir="../../../../SoC_lab1.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../SoC_lab1.srcs/sources_1/bd/design_1/ipshared/c923"incdir="../../../../SoC_lab1.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"
lmb_bram_if_cntlr_v4_0_vh_rfs.vhd,vhdl,lmb_bram_if_cntlr_v4_0_16,../../../../SoC_lab1.srcs/sources_1/bd/design_1/ipshared/6335/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd,incdir="../../../../SoC_lab1.srcs/sources_1/bd/design_1/ipshared/c923"incdir="../../../../SoC_lab1.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../SoC_lab1.srcs/sources_1/bd/design_1/ipshared/c923"incdir="../../../../SoC_lab1.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"
design_1_dlmb_bram_if_cntlr_0.vhd,vhdl,xil_defaultlib,../../../bd/design_1/ip/design_1_dlmb_bram_if_cntlr_0/sim/design_1_dlmb_bram_if_cntlr_0.vhd,incdir="../../../../SoC_lab1.srcs/sources_1/bd/design_1/ipshared/c923"incdir="../../../../SoC_lab1.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../SoC_lab1.srcs/sources_1/bd/design_1/ipshared/c923"incdir="../../../../SoC_lab1.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"
design_1_ilmb_bram_if_cntlr_0.vhd,vhdl,xil_defaultlib,../../../bd/design_1/ip/design_1_ilmb_bram_if_cntlr_0/sim/design_1_ilmb_bram_if_cntlr_0.vhd,incdir="../../../../SoC_lab1.srcs/sources_1/bd/design_1/ipshared/c923"incdir="../../../../SoC_lab1.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../SoC_lab1.srcs/sources_1/bd/design_1/ipshared/c923"incdir="../../../../SoC_lab1.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"
blk_mem_gen_v8_4.v,verilog,blk_mem_gen_v8_4_3,../../../../SoC_lab1.srcs/sources_1/bd/design_1/ipshared/c001/simulation/blk_mem_gen_v8_4.v,incdir="../../../../SoC_lab1.srcs/sources_1/bd/design_1/ipshared/c923"incdir="../../../../SoC_lab1.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../SoC_lab1.srcs/sources_1/bd/design_1/ipshared/c923"incdir="../../../../SoC_lab1.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"
design_1_lmb_bram_0.v,verilog,xil_defaultlib,../../../bd/design_1/ip/design_1_lmb_bram_0/sim/design_1_lmb_bram_0.v,incdir="../../../../SoC_lab1.srcs/sources_1/bd/design_1/ipshared/c923"incdir="../../../../SoC_lab1.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../SoC_lab1.srcs/sources_1/bd/design_1/ipshared/c923"incdir="../../../../SoC_lab1.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"
design_1_clk_wiz_1_0_clk_wiz.v,verilog,xil_defaultlib,../../../bd/design_1/ip/design_1_clk_wiz_1_0/design_1_clk_wiz_1_0_clk_wiz.v,incdir="../../../../SoC_lab1.srcs/sources_1/bd/design_1/ipshared/c923"incdir="../../../../SoC_lab1.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../SoC_lab1.srcs/sources_1/bd/design_1/ipshared/c923"incdir="../../../../SoC_lab1.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"
design_1_clk_wiz_1_0.v,verilog,xil_defaultlib,../../../bd/design_1/ip/design_1_clk_wiz_1_0/design_1_clk_wiz_1_0.v,incdir="../../../../SoC_lab1.srcs/sources_1/bd/design_1/ipshared/c923"incdir="../../../../SoC_lab1.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../SoC_lab1.srcs/sources_1/bd/design_1/ipshared/c923"incdir="../../../../SoC_lab1.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"
proc_sys_reset_v5_0_vh_rfs.vhd,vhdl,proc_sys_reset_v5_0_13,../../../../SoC_lab1.srcs/sources_1/bd/design_1/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd,incdir="../../../../SoC_lab1.srcs/sources_1/bd/design_1/ipshared/c923"incdir="../../../../SoC_lab1.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../SoC_lab1.srcs/sources_1/bd/design_1/ipshared/c923"incdir="../../../../SoC_lab1.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"
design_1_rst_clk_wiz_1_100M_0.vhd,vhdl,xil_defaultlib,../../../bd/design_1/ip/design_1_rst_clk_wiz_1_100M_0/sim/design_1_rst_clk_wiz_1_100M_0.vhd,incdir="../../../../SoC_lab1.srcs/sources_1/bd/design_1/ipshared/c923"incdir="../../../../SoC_lab1.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../SoC_lab1.srcs/sources_1/bd/design_1/ipshared/c923"incdir="../../../../SoC_lab1.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"
generic_baseblocks_v2_1_vl_rfs.v,verilog,generic_baseblocks_v2_1_0,../../../../SoC_lab1.srcs/sources_1/bd/design_1/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v,incdir="../../../../SoC_lab1.srcs/sources_1/bd/design_1/ipshared/c923"incdir="../../../../SoC_lab1.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../SoC_lab1.srcs/sources_1/bd/design_1/ipshared/c923"incdir="../../../../SoC_lab1.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"
axi_infrastructure_v1_1_vl_rfs.v,verilog,axi_infrastructure_v1_1_0,../../../../SoC_lab1.srcs/sources_1/bd/design_1/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v,incdir="../../../../SoC_lab1.srcs/sources_1/bd/design_1/ipshared/c923"incdir="../../../../SoC_lab1.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../SoC_lab1.srcs/sources_1/bd/design_1/ipshared/c923"incdir="../../../../SoC_lab1.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"
axi_register_slice_v2_1_vl_rfs.v,verilog,axi_register_slice_v2_1_19,../../../../SoC_lab1.srcs/sources_1/bd/design_1/ipshared/4d88/hdl/axi_register_slice_v2_1_vl_rfs.v,incdir="../../../../SoC_lab1.srcs/sources_1/bd/design_1/ipshared/c923"incdir="../../../../SoC_lab1.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../SoC_lab1.srcs/sources_1/bd/design_1/ipshared/c923"incdir="../../../../SoC_lab1.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"
fifo_generator_vlog_beh.v,verilog,fifo_generator_v13_2_4,../../../../SoC_lab1.srcs/sources_1/bd/design_1/ipshared/1f5a/simulation/fifo_generator_vlog_beh.v,incdir="../../../../SoC_lab1.srcs/sources_1/bd/design_1/ipshared/c923"incdir="../../../../SoC_lab1.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../SoC_lab1.srcs/sources_1/bd/design_1/ipshared/c923"incdir="../../../../SoC_lab1.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"
fifo_generator_v13_2_rfs.vhd,vhdl,fifo_generator_v13_2_4,../../../../SoC_lab1.srcs/sources_1/bd/design_1/ipshared/1f5a/hdl/fifo_generator_v13_2_rfs.vhd,incdir="../../../../SoC_lab1.srcs/sources_1/bd/design_1/ipshared/c923"incdir="../../../../SoC_lab1.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../SoC_lab1.srcs/sources_1/bd/design_1/ipshared/c923"incdir="../../../../SoC_lab1.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"
fifo_generator_v13_2_rfs.v,verilog,fifo_generator_v13_2_4,../../../../SoC_lab1.srcs/sources_1/bd/design_1/ipshared/1f5a/hdl/fifo_generator_v13_2_rfs.v,incdir="../../../../SoC_lab1.srcs/sources_1/bd/design_1/ipshared/c923"incdir="../../../../SoC_lab1.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../SoC_lab1.srcs/sources_1/bd/design_1/ipshared/c923"incdir="../../../../SoC_lab1.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"
axi_data_fifo_v2_1_vl_rfs.v,verilog,axi_data_fifo_v2_1_18,../../../../SoC_lab1.srcs/sources_1/bd/design_1/ipshared/5b9c/hdl/axi_data_fifo_v2_1_vl_rfs.v,incdir="../../../../SoC_lab1.srcs/sources_1/bd/design_1/ipshared/c923"incdir="../../../../SoC_lab1.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../SoC_lab1.srcs/sources_1/bd/design_1/ipshared/c923"incdir="../../../../SoC_lab1.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"
axi_crossbar_v2_1_vl_rfs.v,verilog,axi_crossbar_v2_1_20,../../../../SoC_lab1.srcs/sources_1/bd/design_1/ipshared/ace7/hdl/axi_crossbar_v2_1_vl_rfs.v,incdir="../../../../SoC_lab1.srcs/sources_1/bd/design_1/ipshared/c923"incdir="../../../../SoC_lab1.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../SoC_lab1.srcs/sources_1/bd/design_1/ipshared/c923"incdir="../../../../SoC_lab1.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"
design_1_xbar_0.v,verilog,xil_defaultlib,../../../bd/design_1/ip/design_1_xbar_0/sim/design_1_xbar_0.v,incdir="../../../../SoC_lab1.srcs/sources_1/bd/design_1/ipshared/c923"incdir="../../../../SoC_lab1.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../SoC_lab1.srcs/sources_1/bd/design_1/ipshared/c923"incdir="../../../../SoC_lab1.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"
util_vector_logic_v2_0_vl_rfs.v,verilog,util_vector_logic_v2_0_1,../../../../SoC_lab1.srcs/sources_1/bd/design_1/ipshared/2137/hdl/util_vector_logic_v2_0_vl_rfs.v,incdir="../../../../SoC_lab1.srcs/sources_1/bd/design_1/ipshared/c923"incdir="../../../../SoC_lab1.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../SoC_lab1.srcs/sources_1/bd/design_1/ipshared/c923"incdir="../../../../SoC_lab1.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"
design_1_reset_inv_0_0.v,verilog,xil_defaultlib,../../../bd/design_1/ip/design_1_reset_inv_0_0/sim/design_1_reset_inv_0_0.v,incdir="../../../../SoC_lab1.srcs/sources_1/bd/design_1/ipshared/c923"incdir="../../../../SoC_lab1.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../SoC_lab1.srcs/sources_1/bd/design_1/ipshared/c923"incdir="../../../../SoC_lab1.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"
design_1.v,verilog,xil_defaultlib,../../../bd/design_1/sim/design_1.v,incdir="../../../../SoC_lab1.srcs/sources_1/bd/design_1/ipshared/c923"incdir="../../../../SoC_lab1.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../SoC_lab1.srcs/sources_1/bd/design_1/ipshared/c923"incdir="../../../../SoC_lab1.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"
glbl.v,Verilog,xil_defaultlib,glbl.v
