// SPDX-License-Identifier: (GPL-2.0-or-later OR MIT)
/*
 * Copyright (C) Telechips Inc.
 * Device tree for Telechips TCC8053 Linux Subcore platform
 */

/dts-v1/;

#include <dt-bindings/interrupt-controller/arm-gic.h>
#include <dt-bindings/clock/telechips,tcc805x-clks.h>
#include <dt-bindings/reset/telechips,tcc805x-reset.h>
#include <dt-bindings/display/tcc805x-vioc.h>
#include <dt-bindings/power/tcc805x,boot-mode.h>
#include <dt-bindings/gpio/gpio.h>
#include <dt-bindings/mailbox/tcc805x_multi_mailbox/tcc_mbox_ch.h>
#include <dt-bindings/input/input.h>
#include <dt-bindings/pmap/tcc805x/pmap-tcc805x-linux-ivi-subcore-a53q.h>
#include <dt-bindings/display/tcc805x-lvds.h>

//#define USE_FHD_VIDEOSOURCES
#if !defined(USE_FHD_VIDEOSOURCES)
#define USE_ARXXXX
//#define USE_AR0147
#endif//!defined(USE_FHD_VIDEOSOURCES)
//#define USE_TELECHIPS_ISP

/ {
	compatible = "telechips,tcc805x";
	interrupt-parent = <&gic>;
	#address-cells = <1>;
	#size-cells = <1>;

	chosen {
		bootargs = "vmalloc=480M cgroup_disable=memory console=ttyAMA0,115200n8 quiet";
		stdout-path = &uart4;
	};

	memory@40000000 {
		#address-cells = <1>;
		#size-cells = <1>;
		device_type = "memory";
		reg = <0x40000000 0x20000000>;
	};

	aliases: aliases {
		serial0 = &uart0;
		serial1 = &uart1;
		serial2 = &uart2;
		serial3 = &uart3;
		serial4 = &uart4;
		serial5 = &uart5;
		serial6 = &uart6;
		serial7 = &uart7;
		i2c0 = &i2c0;
		i2c1 = &i2c1;
		i2c2 = &i2c2;
		i2c3 = &i2c3;
		i2c4 = &i2c4;
		i2c5 = &i2c5;
		i2c6 = &i2c6;
		i2c7 = &i2c7;
		gpsb0 = &gpsb0;
		gpsb1 = &gpsb1;
		gpsb2 = &gpsb2;
		i2s0 = &i2s0;
		i2s1 = &i2s1;
		i2s2 = &i2s2;
		i2s3 = &i2s3;
		i2s4 = &i2s4;
		i2s5 = &i2s5;
		i2s6 = &i2s6;
		i2s7 = &i2s7;
		switch0 = &switch0;
		switch1 = &switch1;
		switch2 = &switch2;
		switch3 = &switch3;
		mipi-csi2-0 = &mipi_csi2_0;
		mipi-csi2-1 = &mipi_csi2_1;
#if defined(USE_TELECHIPS_ISP)
		isp0 = &isp0;
		isp1 = &isp1;
		isp2 = &isp2;
		isp3 = &isp3;
#endif // USE_TELECHIPS_ISP
		videoinput0 = &videoinput0;
		videoinput1 = &videoinput1;
		videoinput2 = &videoinput2;
		videoinput3 = &videoinput3;
		videoinput4 = &videoinput4;
		videoinput5 = &videoinput5;
		videoinput6 = &videoinput6;
		videoinput7 = &videoinput7;
		fb0 = &fb0;
		fb1 = &fb1;
		fb2 = &fb2;
		fb3 = &fb3;
		wmixer-drv1 = &wmixer_drv1;
		tcc-overlay-drv1 = &tcc_overlay_drv1;
	};

	cpus {
		#address-cells = <1>;
		#size-cells = <0>;
		cpu-map {
			cluster1 {
				core0 {
					cpu = <&A53_0>;
				};
				core1 {
					cpu = <&A53_1>;
				};
			};
		};

		A53_0: cpu@0 {
			device_type = "cpu";
			compatible = "arm,cortex-a53";
			reg = <0x0>;
			enable-method = "psci";
			next-level-cache = <&A53_L2>;
			cpu-idle-states = <&CPU_SLEEP_0_0>;
			operating-points-v2 = <&cpu_opp_table>;
			clocks = <&clk_fbus FBUS_CPU1>;
			clock-names = "cpu0";
		};

		A53_1: cpu@1 {
			device_type = "cpu";
			compatible = "arm,cortex-a53";
			reg = <0x1>;
			enable-method = "psci";
			next-level-cache = <&A53_L2>;
			cpu-idle-states = <&CPU_SLEEP_0_0>;
			operating-points-v2 = <&cpu_opp_table>;
		};

		A53_L2: l2-cache {
			compatible = "cache";
			cache-level = <2>;
		};

		cpu_opp_table: cpu_opp_table {
			compatible = "operating-points-v2";
			opp-shared;

			opp0 {
				opp-hz = /bits/ 64 <1450000000>;
				opp-microvolt = <900000>;
				clock-latency-ns = <300000>;
			};
			opp1 {
				opp-hz = /bits/ 64 <1400000000>;
				opp-microvolt = <900000>;
				clock-latency-ns = <300000>;
			};
			opp2 {
				opp-hz = /bits/ 64 <1100000000>;
				opp-microvolt = <800000>;
				clock-latency-ns = <300000>;
			};
			opp3 {
				opp-hz = /bits/ 64 <1000000000>;
				opp-microvolt = <800000>;
				clock-latency-ns = <300000>;
			};
		};

		idle-states {
			entry-method = "arm,psci";

			CPU_SLEEP_0_0: cpu-sleep-0-0 {
				compatible = "arm,idle-state";
				local-timer-stop;
				arm,psci-suspend-param = <0x0010000>;
				entry-latency-us = <250>;
				exit-latency-us = <500>;
				min-residency-us = <950>;
			};
		};
	};

	gic: interrupt-controller@17C01000 {
		compatible = "arm,gic-400";
		#interrupt-cells = <3>;
		#address-cells = <0>;
		interrupt-controller;
		reg = <0x17C01000 0x1000>,
		      <0x17C02000 0x1000>,
		      <0x17C04000 0x2000>,
		      <0x17C06000 0x2000>;
	};

	psci {
		compatible = "arm,psci-0.2";
		method = "smc";
	};

	timer {
		compatible = "arm,armv8-timer";
		interrupts = <GIC_PPI 13 (GIC_CPU_MASK_SIMPLE(4) | IRQ_TYPE_LEVEL_LOW)>,
			     <GIC_PPI 14 (GIC_CPU_MASK_SIMPLE(4) | IRQ_TYPE_LEVEL_LOW)>,
			     <GIC_PPI 11 (GIC_CPU_MASK_SIMPLE(4) | IRQ_TYPE_LEVEL_LOW)>,
			     <GIC_PPI 10 (GIC_CPU_MASK_SIMPLE(4) | IRQ_TYPE_LEVEL_LOW)>;
	};

	reserved-memory {
		#address-cells = <1>;
		#size-cells = <1>;
		ranges;

		/*-----------------------------------------------------------
		 * Secure Area 1 (CPU R/W, VPU X, GPU R/W, VIOC R)
		 *-----------------------------------------------------------
		 */
		pmap_fb_video: fb_video {
			compatible = "telechips,pmap";
			telechips,pmap-name = "fb_video";
			reg = <FB_VIDEO_BASE PMAP_SIZE_FB_VIDEO>;
			alignment = <0x1000>;
			no-map;
		};

		pmap_fb1_video: fb1_video {
			compatible = "telechips,pmap";
			telechips,pmap-name = "fb1_video";
			alloc-ranges = <RESERVED_HEAP_BASE RESERVED_HEAP_SIZE>;
			size = <PMAP_SIZE_FB1_VIDEO>;
			no-map;
		};

		pmap_fb2_video: fb2_video {
			compatible = "telechips,pmap";
			telechips,pmap-name = "fb2_video";
			alloc-ranges = <RESERVED_HEAP_BASE RESERVED_HEAP_SIZE>;
			size = <PMAP_SIZE_FB2_VIDEO>;
			no-map;
		};

		pmap_fb3_video: fb3_video {
			compatible = "telechips,pmap";
			telechips,pmap-name = "fb3_video";
			alloc-ranges = <RESERVED_HEAP_BASE RESERVED_HEAP_SIZE>;
			size = <PMAP_SIZE_FB3_VIDEO>;
			no-map;
		};

		pmap_overlay_rot: overlay_rot {
			compatible = "telechips,pmap";
			telechips,pmap-name = "overlay_rot";
			alloc-ranges = <RESERVED_HEAP_BASE RESERVED_HEAP_SIZE>;
			size = <PMAP_SIZE_OVERLAY_ROT>; // Max-Displayed-Output(w*h*2) for device-rotation.
			no-map;
		};

		/*-----------------------------------------------------------
		 * Secure Area 4 (CPU X, VPU X, GPU R/W, VIOC R/W)
		 *-----------------------------------------------------------
		 */
		pmap_ump_reserved: ump_reserved {
			compatible = "telechips,pmap";
			telechips,pmap-name = "ump_reserved";
			alloc-ranges = <RESERVED_HEAP_BASE RESERVED_HEAP_SIZE>;
			size = <PMAP_SIZE_UMP_RESERVED>; // Max-Video-Resolution(Aligned_256KB(w*h*3/2)) * 12 + 1MB
		};

		/*-----------------------------------------------------------
		 * Camera Memory
		 *-----------------------------------------------------------
		 */
		pmap_parking_gui: pmap_parking_gui {
			compatible = "shared-dma-pool";
			reg = <CAMERA_PGL_BASE PMAP_SIZE_CAMERA_PGL>;
			alignment = <0x1000>;
			no-map;
		};

		pmap_rearcamera_viqe: pmap_rearcamera_viqe {
			compatible = "shared-dma-pool";
			reg = <CAMERA_VIQE_BASE PMAP_SIZE_CAMERA_VIQE>;
			alignment = <0x1000>;
			no-map;
		};

		pmap_rearcamera: pmap_rearcamera {
			compatible = "shared-dma-pool";
			reg = <CAMERA_PREVIEW_BASE PMAP_SIZE_CAMERA_PREVIEW0>;
			alignment = <0x1000>;
			no-map;
		};

		pmap_rearcamera1: pmap_rearcamera1 {
			compatible = "shared-dma-pool";
			reg = <CAMERA_PREVIEW1_BASE PMAP_SIZE_CAMERA_PREVIEW1>;
			alignment = <0x1000>;
			no-map;
		};

		pmap_rearcamera2: pmap_rearcamera2 {
			compatible = "shared-dma-pool";
			reg = <CAMERA_PREVIEW2_BASE PMAP_SIZE_CAMERA_PREVIEW2>;
			alignment = <0x1000>;
			no-map;
		};

		pmap_rearcamera3: pmap_rearcamera3 {
			compatible = "shared-dma-pool";
			reg = <CAMERA_PREVIEW3_BASE PMAP_SIZE_CAMERA_PREVIEW3>;
			alignment = <0x1000>;
			no-map;
		};

		pmap_rearcamera4: pmap_rearcamera4 {
			compatible = "shared-dma-pool";
			reg = <CAMERA_PREVIEW4_BASE PMAP_SIZE_CAMERA_PREVIEW4>;
			alignment = <0x1000>;
			no-map;
		};

		pmap_rearcamera5: pmap_rearcamera5 {
			compatible = "shared-dma-pool";
			reg = <CAMERA_PREVIEW5_BASE PMAP_SIZE_CAMERA_PREVIEW5>;
			alignment = <0x1000>;
			no-map;
		};

		pmap_rearcamera6: pmap_rearcamera6 {
			compatible = "shared-dma-pool";
			reg = <CAMERA_PREVIEW6_BASE PMAP_SIZE_CAMERA_PREVIEW6>;
			alignment = <0x1000>;
			no-map;
		};

		pmap_rearcamera7: pmap_rearcamera7 {
			compatible = "shared-dma-pool";
			reg = <CAMERA_PREVIEW7_BASE PMAP_SIZE_CAMERA_PREVIEW7>;
			alignment = <0x1000>;
			no-map;
		};
	};

	clocks {
		compatible = "telechips,ckc";

		osc24m: oscillator {
			compatible = "fixed-clock";
			#clock-cells = <0>;
			clock-frequency = <24000000>;
			clock-output-names = "osc24m";
		};

		clk_pll: pll_clk {
			compatible = "telechips,clk-pll";
			#clock-cells = <1>;
			clocks = <&osc24m>;
			clock-output-names = "pll0", "pll1", "pll2", "pll3",
					     "pll4";
		};

		clk_ext0: clk_ext@0 {
			compatible = "fixed-clock";
			#clock-cells = <0>;
			clock-frequency = <24000000>;
			clock-output-names = "clk_ext0";
		};

		clk_ext1: clk_ext@1 {
			compatible = "fixed-clock";
			#clock-cells = <0>;
			clock-frequency = <24000000>;
			clock-output-names = "clk_ext1";
		};

		clk_fbus: clk@14000008 {
			compatible = "telechips,clk-fbus";
			#clock-cells = <1>;
			clock-indices =
				<FBUS_CPU0>, <FBUS_CPU1>, <FBUS_CBUS>, <FBUS_CMBUS>,
				<FBUS_HSIO>, <FBUS_SMU>, <FBUS_GPU>, <FBUS_DDI>,
				<FBUS_G2D>, <FBUS_IO>, <FBUS_HSM>, <FBUS_PCIe0>,
				<FBUS_PCIe1>, <FBUS_VBUS>, <FBUS_CODA>, <FBUS_CHEVCDEC>,
				<FBUS_BHEVCDEC>, <FBUS_CHEVCENC>, <FBUS_BHEVCENC>, <FBUS_MEM>,
				<FBUS_MEM_SUB>, <FBUS_MEM_PHY_USER>,
				<FBUS_MEM_PHY_PERI>;
			clock-output-names =
				"fbus_cpu0", "fbus_cpu1", "fbus_cbus", "fbus_cmbus",
				"fbus_hsio", "fbus_smu", "fbus_gpu", "fbus_ddi",
				"fbus_g2d", "fbus_io", "fbus_hsm", "fbus_pcie0",
				"fbus_pcie1", "fbus_vbus", "fbus_coda", "fbus_chevcdec",
				"fbus_bhevcdec", "fbus_chevcenc", "fbus_bhevcenc", "fbus_mem",
				"fbus_mem_sub", "fbus_mem_phy_user",
				"fbus_mem_phy_peri";
			telechips,clock-flags =
				<0>,    /* FBUS_CPU0 */
				<CLK_IGNORE_UNUSED>,    /* FBUS_CPU1 */
				<(CLK_SET_RATE_GATE | CLK_IGNORE_UNUSED)>,    /* FBUS_CBUS */
				<(CLK_SET_RATE_GATE | CLK_IGNORE_UNUSED)>,    /* FBUS_CMBUS */
				<(CLK_SET_RATE_GATE | CLK_IGNORE_UNUSED)>,    /* FBUS_HSIO */
				<(CLK_SET_RATE_GATE | CLK_IGNORE_UNUSED)>,    /* FBUS_SMU */
				<(CLK_SET_RATE_GATE | CLK_IGNORE_UNUSED)>,   /* FBUS_GPU */
				<(CLK_SET_RATE_GATE | CLK_IGNORE_UNUSED)>,    /* FBUS_DDI */
				<(CLK_SET_RATE_GATE | CLK_IGNORE_UNUSED)>,    /* FBUS_G2D */
				<(CLK_SET_RATE_GATE | CLK_IS_CRITICAL)>,    /* FBUS_IO */
				<(CLK_SET_RATE_GATE | CLK_IGNORE_UNUSED)>,    /* FBUS_HSM */
				<(CLK_SET_RATE_GATE | CLK_IGNORE_UNUSED)>,    /* FBUS_PCIe0 */
				<(CLK_SET_RATE_GATE | CLK_IGNORE_UNUSED)>,    /* FBUS_PCIe1 */
				<(CLK_SET_RATE_GATE | CLK_IGNORE_UNUSED)>,    /* FBUS_VBUS */
				<(CLK_SET_RATE_GATE | CLK_IGNORE_UNUSED)>,    /* FBUS_CODA */
				<(CLK_SET_RATE_GATE | CLK_IGNORE_UNUSED)>,    /* FBUS_CHEVCDEC */
				<(CLK_SET_RATE_GATE | CLK_IGNORE_UNUSED)>,    /* FBUS_BHEVCDEC */
				<(CLK_SET_RATE_GATE | CLK_IGNORE_UNUSED)>,    /* FBUS_CHEVCENC */
				<(CLK_SET_RATE_GATE | CLK_IGNORE_UNUSED)>,    /* FBUS_BHEVCENC */
				<(CLK_SET_RATE_GATE | CLK_IGNORE_UNUSED)>,    /* FBUS_MEM */
				<(CLK_SET_RATE_GATE | CLK_IGNORE_UNUSED)>,    /* FBUS_MEM_SUB */
				<(CLK_SET_RATE_GATE | CLK_IGNORE_UNUSED)>,    /* FBUS_MEM_PHY_USER */
				<(CLK_SET_RATE_GATE | CLK_IGNORE_UNUSED)>;    /* FBUS_MEM_PHY_PERI */
		};

		clk_peri: clk@14000400 {
			compatible = "telechips,clk-peri";
			#clock-cells = <1>;
			clock-indices =
				<PERI_TCX>, <PERI_TCT>, <PERI_TCZ>,
				<PERI_LCDTIMER>, <PERI_LCD0>, <PERI_LCD1>,
				<PERI_LCD2>, <PERI_CPUINTERFACE0>,
				<PERI_CPUINTERFACE1>, <PERI_LCD3>, <PERI_GMAC>,
				<PERI_GMAC_PTP>, <PERI_PCIE0_AUX>,
				<PERI_PCIE0_REF_EXT>, <PERI_PCIE0_PHY_CR_CLK>,
				<PERI_PCIE1_AUX>, <PERI_PCIE1_REF_EXT>,
				<PERI_PCIE1_PHY_CR_CLK>, <PERI_RMT>, <PERI_GPSB3>,
				<PERI_SDMMC1>, <PERI_SDMMC2>, <PERI_CEC1_CORE>,
				<PERI_MDAI0>, <PERI_MFLT0_DAI>, <PERI_MSPDIF0>,
				<PERI_SRCH0_CORE>, <PERI_SRCH0_FILTER>,
				<PERI_SRCH0_SPDIF>, <PERI_PDM>, <PERI_CEC1_SFR>,
				<PERI_TSADC>, <PERI_I2C0>, <PERI_I2C1>, <PERI_I2C2>,
				<PERI_I2C3>, <PERI_UART0>, <PERI_UART1>,
				<PERI_UART2>, <PERI_UART3>, <PERI_MDAI1>,
				<PERI_MFLT1_DAI>, <PERI_MSPDIF1>, <PERI_MDAI2>,
				<PERI_GPSB0>, <PERI_GPSB1>, <PERI_GPSB2>,
				<PERI_GPSBMS0>, <PERI_GPSBMS1>, <PERI_GPSBMS2>,
				<PERI_UART4>, <PERI_AUX0_INPUT>,
				<PERI_AUX1_INPUT>, <PERI_MFLT2_DAI>,
				<PERI_AUX0_OUTPUT>, <PERI_AUX1_OUTPUT>,
				<PERI_MSPDIF2>, <PERI_IC_TC>, <PERI_SRCH1_CORE>,
				<PERI_SRCH1_FILTER>, <PERI_SRCH1_SPDIF>,
				<PERI_SRCH2_CORE>, <PERI_SRCH2_FILTER>,
				<PERI_SRCH2_SPDIF>, <PERI_SRCH3_CORE>,
				<PERI_SRCH3_FILTER>, <PERI_SRCH3_SPDIF>,
				<PERI_UART5>, <PERI_UART6>, <PERI_UART7>,
				<PERI_UART8>, <PERI_MDAI3>, <PERI_MFLT3_DAI>,
				<PERI_MSPDIF3>, <PERI_TSRX0>, <PERI_TSRX1>,
				<PERI_TSRX2>, <PERI_TSRX3>, <PERI_TSRX4>,
				<PERI_TSRX5>, <PERI_TSRX6>, <PERI_TSRX7>,
				<PERI_TSRX8>, <PERI_CB_WDT>, <PERI_OUT0>,
				<PERI_OUT1>, <PERI_OUT2>, <PERI_OUT3>, <PERI_OUT4>,
				<PERI_OUT5>, <PERI_HSMB>;

				clock-output-names =
				"peri_tcx", "peri_tct", "peri_tcz",
				"peri_lcdtimer", "peri_lcd0", "peri_lcd1",
				"peri_lcd2", "peri_cpuinterface0",
				"peri_cpuinterface1", "peri_lcd3", "peri_gmac",
				"peri_gmac_ptp", "peri_pcie0_aux",
				"peri_pcie0_ref_ext", "peri_pcie0_phy_cr_clk",
				"peri_pcie1_aux", "peri_pcie1_ref_ext",
				"peri_pcie1_phy_cr_clk", "peri_rmt", "peri_gpsb3",
				"peri_sdmmc1", "peri_sdmmc2", "peri_cec1_core",
				"peri_mdai0", "peri_mflt0_dai", "peri_mspdif0",
				"peri_srch0_core", "peri_srch0_filter",
				"peri_srch0_spdif", "peri_pdm", "peri_cec1_sfr",
				"peri_tsadc", "peri_i2c0", "peri_i2c1", "peri_i2c2",
				"peri_i2c3", "peri_uart0", "peri_uart1",
				"peri_uart2", "peri_uart3", "peri_mdai1",
				"peri_mflt1_dai", "peri_mspdif1", "peri_mdai2",
				"peri_gpsb0", "peri_gpsb1", "peri_gpsb2",
				"peri_gpsbms0", "peri_gpsbms1", "peri_gpsbms2",
				"peri_uart4", "peri_aux0_input",
				"peri_aux1_input", "peri_mflt2_dai",
				"peri_aux0_output", "peri_aux1_output",
				"peri_mspdif2", "peri_ic_tc", "peri_srch1_core",
				"peri_srch1_filter", "peri_srch1_spdif",
				"peri_srch2_core", "peri_srch2_filter",
				"peri_srch2_spdif", "peri_srch3_core",
				"peri_srch3_filter", "peri_srch3_spdif",
				"peri_uart5", "peri_uart6", "peri_uart7",
				"peri_uart8", "peri_mdai3", "peri_mflt3_dai",
				"peri_mspdif3", "peri_tsrx0", "peri_tsrx1",
				"peri_tsrx2", "peri_tsrx3", "peri_tsrx4",
				"peri_tsrx5", "peri_tsrx6", "peri_tsrx7",
				"peri_tsrx8", "peri_cb_wdt", "peri_out0",
				"peri_out1", "peri_out2", "peri_out3", "peri_out4",
				"peri_out5", "peri_hsmb";
			telechips,clock-flags =
				<CLK_IGNORE_UNUSED>,    /* PERI_TCX */
				<CLK_IGNORE_UNUSED>,    /* PERI_TCT */
				<CLK_IGNORE_UNUSED>,    /* PERI_TCZ */
				<CLK_IGNORE_UNUSED>,    /* PERI_LCDTIMER */
				<CLK_IGNORE_UNUSED>,    /* PERI_LCD0 */
				<CLK_IGNORE_UNUSED>,    /* PERI_LCD1 */
				<CLK_IGNORE_UNUSED>,    /* PERI_LCD2 */
				<CLK_IGNORE_UNUSED>,    /* PERI_CPUINTERFACE0 */
				<CLK_IGNORE_UNUSED>,    /* PERI_CPUINTERFACE1 */
				<CLK_IGNORE_UNUSED>,    /* PERI_LCD3 */
				<CLK_IGNORE_UNUSED>,    /* PERI_GMAC */
				<CLK_IGNORE_UNUSED>,    /* PERI_GMAC_PTP */
				<CLK_IGNORE_UNUSED>,    /* PERI_PCIE0_AUX */
				<CLK_IGNORE_UNUSED>,    /* PERI_PCIE0_REF_EXT */
				<CLK_IGNORE_UNUSED>,    /* PERI_PCIE0_PHY_CR_CLK */
				<CLK_IGNORE_UNUSED>,    /* PERI_PCIE1_AUX */
				<CLK_IGNORE_UNUSED>,    /* PERI_PCIE1_REF_EXT */
				<CLK_IGNORE_UNUSED>,    /* PERI_PCIE1_PHY_CR_CLK */
				<CLK_IGNORE_UNUSED>,    /* PERI_RMT */
				<CLK_IGNORE_UNUSED>,    /* PERI_GPSB3 */
				<CLK_IGNORE_UNUSED>,    /* PERI_SDMMC1 */
				<CLK_IGNORE_UNUSED>,    /* PERI_SDMMC2 */
				<CLK_IGNORE_UNUSED>,    /* PERI_CEC1_CORE */
				<CLK_IGNORE_UNUSED>,    /* PERI_MDAI0 */
				<CLK_IGNORE_UNUSED>,    /* PERI_MFLT0_DAI */
				<CLK_IGNORE_UNUSED>,    /* PERI_MSPDIF0 */
				<CLK_IGNORE_UNUSED>,    /* PERI_SRCH0_CORE */
				<CLK_IGNORE_UNUSED>,    /* PERI_SRCH0_FILTER */
				<CLK_IGNORE_UNUSED>,    /* PERI_SRCH0_SPDIF */
				<CLK_IGNORE_UNUSED>,    /* PERI_PDM */
				<CLK_IGNORE_UNUSED>,    /* PERI_CEC1_SFR */
				<CLK_IGNORE_UNUSED>,    /* PERI_TSADC */
				<CLK_IGNORE_UNUSED>,    /* PERI_I2C0 */
				<CLK_IGNORE_UNUSED>,    /* PERI_I2C1 */
				<CLK_IGNORE_UNUSED>,    /* PERI_I2C2 */
				<CLK_IGNORE_UNUSED>,    /* PERI_I2C3 */
				<CLK_IGNORE_UNUSED>,    /* PERI_UART0 */
				<CLK_IGNORE_UNUSED>,    /* PERI_UART1 */
				<CLK_IGNORE_UNUSED>,    /* PERI_UART2 */
				<CLK_IGNORE_UNUSED>,    /* PERI_UART3 */
				<CLK_IGNORE_UNUSED>,    /* PERI_MDAI1 */
				<CLK_IGNORE_UNUSED>,    /* PERI_MFLT1_DAI */
				<CLK_IGNORE_UNUSED>,    /* PERI_MSPDIF1 */
				<CLK_IGNORE_UNUSED>,    /* PERI_MDAI2 */
				<CLK_IGNORE_UNUSED>,    /* PERI_GPSB0 */
				<CLK_IGNORE_UNUSED>,    /* PERI_GPSB1 */
				<CLK_IGNORE_UNUSED>,    /* PERI_GPSB2 */
				<CLK_IGNORE_UNUSED>,    /* PERI_GPSBMS0 */
				<CLK_IGNORE_UNUSED>,    /* PERI_GPSBMS1 */
				<CLK_IGNORE_UNUSED>,    /* PERI_GPSBMS2 */
				<CLK_IGNORE_UNUSED>,    /* PERI_UART4 */
				<CLK_IGNORE_UNUSED>,    /* PERI_AUX0_INPUT */
				<CLK_IGNORE_UNUSED>,    /* PERI_AUX1_INPUT */
				<CLK_IGNORE_UNUSED>,    /* PERI_MFLT2_DAI */
				<CLK_IGNORE_UNUSED>,    /* PERI_AUX0_OUTPUT */
				<CLK_IGNORE_UNUSED>,    /* PERI_AUX1_OUTPUT */
				<CLK_IGNORE_UNUSED>,    /* PERI_MSPDIF2 */
				<CLK_IGNORE_UNUSED>,    /* PERI_IC_TC */
				<CLK_IGNORE_UNUSED>,    /* PERI_SRCH1_CORE */
				<CLK_IGNORE_UNUSED>,    /* PERI_SRCH1_FILTER */
				<CLK_IGNORE_UNUSED>,    /* PERI_SRCH1_SPDIF */
				<CLK_IGNORE_UNUSED>,    /* PERI_SRCH2_CORE */
				<CLK_IGNORE_UNUSED>,    /* PERI_SRCH2_FILTER */
				<CLK_IGNORE_UNUSED>,    /* PERI_SRCH2_SPDIF */
				<CLK_IGNORE_UNUSED>,    /* PERI_SRCH3_CORE */
				<CLK_IGNORE_UNUSED>,    /* PERI_SRCH3_FILTER */
				<CLK_IGNORE_UNUSED>,    /* PERI_SRCH3_SPDIF */
				<CLK_IGNORE_UNUSED>,    /* PERI_UART5 */
				<CLK_IGNORE_UNUSED>,    /* PERI_UART6 */
				<CLK_IGNORE_UNUSED>,    /* PERI_UART7 */
				<CLK_IGNORE_UNUSED>,    /* PERI_UART8 */
				<CLK_IGNORE_UNUSED>,    /* PERI_MDAI3 */
				<CLK_IGNORE_UNUSED>,    /* PERI_MFLT3_DAI */
				<CLK_IGNORE_UNUSED>,    /* PERI_MSPDIF3 */
				<CLK_IGNORE_UNUSED>,    /* PERI_TSRX0 */
				<CLK_IGNORE_UNUSED>,    /* PERI_TSRX1 */
				<CLK_IGNORE_UNUSED>,    /* PERI_TSRX2 */
				<CLK_IGNORE_UNUSED>,    /* PERI_TSRX3 */
				<CLK_IGNORE_UNUSED>,    /* PERI_TSRX4 */
				<CLK_IGNORE_UNUSED>,    /* PERI_TSRX5 */
				<CLK_IGNORE_UNUSED>,    /* PERI_TSRX6 */
				<CLK_IGNORE_UNUSED>,    /* PERI_TSRX7 */
				<CLK_IGNORE_UNUSED>,    /* PERI_TSRX8 */
				<CLK_IGNORE_UNUSED>,    /* PERI_CB_WDT */
				<CLK_IGNORE_UNUSED>,    /* PERI_OUT0 */
				<CLK_IGNORE_UNUSED>,    /* PERI_OUT1 */
				<CLK_IGNORE_UNUSED>,    /* PERI_OUT2 */
				<CLK_IGNORE_UNUSED>,    /* PERI_OUT3 */
				<CLK_IGNORE_UNUSED>,    /* PERI_OUT4 */
				<CLK_IGNORE_UNUSED>,    /* PERI_OUT5 */
				<CLK_IGNORE_UNUSED>;    /* PERI_HSMB */
		};

		clk_io: clk@16051000 {
			compatible = "telechips,clk-iobus";
			#clock-cells = <1>;
			clocks = <&clk_fbus FBUS_IO>;
			clock-indices =
				<IOBUS_IC_TC>, <IOBUS_GPSB6>, <IOBUS_PL080>,
                                <IOBUS_ASRC>, <IOBUS_DMA0>, <IOBUS_DMA1>,
                                <IOBUS_DMA2>, <IOBUS_DMA>, <IOBUS_PWM>,
                                <IOBUS_I2C_S2>, <IOBUS_REMOCON>, <IOBUS_PRT>,
                                <IOBUS_ADMA0>, <IOBUS_DAI0>, <IOBUS_SPDIF0>,
                                <IOBUS_AUDIO0>, <IOBUS_ADMA3>, <IOBUS_DAI3>,
                                <IOBUS_SPDIF3>, <IOBUS_AUDIO3>, <IOBUS_I2C_M0>,
                                <IOBUS_I2C_M1>, <IOBUS_I2C_M2>, <IOBUS_I2C_M3>,
                                <IOBUS_I2C_S0>, <IOBUS_I2C_S1>, <IOBUS_I2C0>,
                                <IOBUS_I2C1>, <IOBUS_GPSB_2>, <IOBUS_GPSB0>,
                                <IOBUS_GPSB1>, <IOBUS_GPSB2>, <IOBUS_GPSB3>,
                                <IOBUS_GPSB4>, <IOBUS_GPSB5>, <IOBUS_GPSB>,
                                <IOBUS_I2C_S3>, <IOBUS_I2C_M4>, <IOBUS_I2C_M5>,
                                <IOBUS_I2C_M6>, <IOBUS_I2C_M7>, <IOBUS_UART0>,
                                <IOBUS_UART1>, <IOBUS_UART2>, <IOBUS_UART3>,
                                <IOBUS_UART4>, <IOBUS_UART5>, <IOBUS_UART6>,
                                <IOBUS_UART7>, <IOBUS_UART8>, <IOBUS_SMARTCARD4>,
                                <IOBUS_UDMA0>, <IOBUS_UDMA1>, <IOBUS_UDMA2>,
                                <IOBUS_UDMA3>, <IOBUS_UART_SMARTCARD0>,
                                <IOBUS_UART_SMARTCARD1>, <IOBUS_UDMA4>, <IOBUS_UDMA5>,
                                <IOBUS_UDMA6>, <IOBUS_UDMA7>, <IOBUS_UDMA8>,
                                <IOBUS_ADMA1>, <IOBUS_DAI1>, <IOBUS_SPDIF1>,
                                <IOBUS_AUDIO1>, <IOBUS_ADMA2>, <IOBUS_DAI2>,
                                <IOBUS_SPDIF2>, <IOBUS_AUDIO2>, <IOBUS_ADMA4>,
                                <IOBUS_DAI4>, <IOBUS_SPDIF4>, <IOBUS_AUDIO4>,
                                <IOBUS_ADMA5>, <IOBUS_DAI5>, <IOBUS_SPDIF5>,
                                <IOBUS_AUDIO5>, <IOBUS_ADMA6>, <IOBUS_DAI6>,
                                <IOBUS_SPDIF6>, <IOBUS_AUDIO6>, <IOBUS_ADMA7>,
                                <IOBUS_DAI7>, <IOBUS_AUDIO7>, <IOBUS_GDMA1>,
                                <IOBUS_SDMMC1>, <IOBUS_SDMMC2>, <IOBUS_SDMMC>,
                                <IOBUS_SMC>, <IOBUS_NFC>, <IOBUS_EDICFG>,
                                <IOBUS_EDI>, <IOBUS_RTC>;
			clock-output-names =
				"iobus_ic_tc", "iobus_gpsb6", "iobus_pl080",
                                "iobus_asrc", "iobus_dma0", "iobus_dma1",
                                "iobus_dma2", "iobus_dma", "iobus_pwm",
                                "iobus_i2c_s2", "iobus_remocon", "iobus_prt",
                                "iobus_adma0", "iobus_dai0", "iobus_spdif0",
                                "iobus_audio0", "iobus_adma3", "iobus_dai3",
                                "iobus_spdif3", "iobus_audio3", "iobus_i2c_m0",
                                "iobus_i2c_m1", "iobus_i2c_m2", "iobus_i2c_m3",
                                "iobus_i2c_s0", "iobus_i2c_s1", "iobus_i2c0",
                                "iobus_i2c1", "iobus_gpsb_2", "iobus_gpsb0",
                                "iobus_gpsb1", "iobus_gpsb2", "iobus_gpsb3",
                                "iobus_gpsb4", "iobus_gpsb5", "iobus_gpsb",
                                "iobus_i2c_s3", "iobus_i2c_m4", "iobus_i2c_m5",
                                "iobus_i2c_m6", "iobus_i2c_m7", "iobus_uart0",
                                "iobus_uart1", "iobus_uart2", "iobus_uart3",
                                "iobus_uart4", "iobus_uart5", "iobus_uart6",
                                "iobus_uart7", "iobus_uart8", "iobus_smartcard4",
                                "iobus_udma0", "iobus_udma1", "iobus_udma2",
                                "iobus_udma3", "iobus_uart_smartcard0",
                                "iobus_uart_smartcard1", "iobus_udma4", "iobus_udma5",
                                "iobus_udma6", "iobus_udma7", "iobus_udma8",
                                "iobus_adma1", "iobus_dai1", "iobus_spdif1",
                                "iobus_audio1", "iobus_adma2", "iobus_dai2",
                                "iobus_spdif2", "iobus_audio2", "iobus_adma4",
                                "iobus_dai4", "iobus_spdif4", "iobus_audio4",
                                "iobus_adma5", "iobus_dai5", "iobus_spdif5",
                                "iobus_audio5", "iobus_adma6", "iobus_dai6",
                                "iobus_spdif6", "iobus_audio6", "iobus_adma7",
                                "iobus_dai7", "iobus_audio7", "iobus_gdma1",
                                "iobus_sdmmc1", "iobus_sdmmc2", "iobus_sdmmc",
                                "iobus_smc", "iobus_nfc", "iobus_edicfg",
                                "iobus_edi", "iobus_rtc";
			telechips,clock-flags =
				<CLK_IGNORE_UNUSED>,    /* IOBUS_IC_TC */
                                <CLK_IGNORE_UNUSED>,    /* IOBUS_GPSB6 */
                                <CLK_IGNORE_UNUSED>,    /* IOBUS_PL080 */
                                <CLK_IGNORE_UNUSED>,    /* IOBUS_ASRC */
                                <CLK_IGNORE_UNUSED>,    /* IOBUS_DMA0 */
                                <CLK_IGNORE_UNUSED>,    /* IOBUS_DMA1 */
                                <CLK_IGNORE_UNUSED>,    /* IOBUS_DMA2 */
                                <CLK_IGNORE_UNUSED>,    /* IOBUS_DMA */
                                <CLK_IGNORE_UNUSED>,    /* IOBUS_PWM */
                                <CLK_IGNORE_UNUSED>,    /* IOBUS_I2C_S2 */
                                <CLK_IGNORE_UNUSED>,    /* IOBUS_REMOCON */
                                <CLK_IGNORE_UNUSED>,    /* IOBUS_PRT */
                                <CLK_IGNORE_UNUSED>,    /* IOBUS_ADMA0 */
                                <CLK_IGNORE_UNUSED>,    /* IOBUS_DAI0 */
                                <CLK_IGNORE_UNUSED>,    /* IOBUS_SPDIF0 */
                                <CLK_IGNORE_UNUSED>,    /* IOBUS_AUDIO0 */
                                <CLK_IGNORE_UNUSED>,    /* IOBUS_ADMA3 */
                                <CLK_IGNORE_UNUSED>,    /* IOBUS_DAI3 */
                                <CLK_IGNORE_UNUSED>,    /* IOBUS_SPDIF3 */
                                <CLK_IGNORE_UNUSED>,    /* IOBUS_AUDIO3 */
                                <CLK_IGNORE_UNUSED>,    /* IOBUS_I2C_M0 */
                                <CLK_IGNORE_UNUSED>,    /* IOBUS_I2C_M1 */
                                <CLK_IGNORE_UNUSED>,    /* IOBUS_I2C_M2 */
                                <CLK_IGNORE_UNUSED>,    /* IOBUS_I2C_M3 */
                                <CLK_IGNORE_UNUSED>,    /* IOBUS_I2C_S0 */
                                <CLK_IGNORE_UNUSED>,    /* IOBUS_I2C_S1 */
                                <CLK_IGNORE_UNUSED>,    /* IOBUS_I2C0 */
                                <CLK_IGNORE_UNUSED>,    /* IOBUS_I2C1 */
                                <CLK_IGNORE_UNUSED>,    /* IOBUS_GPSB_2 */
                                <CLK_IGNORE_UNUSED>,    /* IOBUS_GPSB0 */
                                <CLK_IGNORE_UNUSED>,    /* IOBUS_GPSB1 */
                                <CLK_IGNORE_UNUSED>,    /* IOBUS_GPSB2 */
                                <CLK_IGNORE_UNUSED>,    /* IOBUS_GPSB3 */
                                <CLK_IGNORE_UNUSED>,    /* IOBUS_GPSB4 */
                                <CLK_IGNORE_UNUSED>,    /* IOBUS_GPSB5 */
                                <CLK_IGNORE_UNUSED>,    /* IOBUS_GPSB */
                                <CLK_IGNORE_UNUSED>,    /* IOBUS_I2C_S3 */
                                <CLK_IGNORE_UNUSED>,    /* IOBUS_I2C_M4 */
                                <CLK_IGNORE_UNUSED>,    /* IOBUS_I2C_M5 */
                                <CLK_IGNORE_UNUSED>,    /* IOBUS_I2C_M6 */
                                <CLK_IGNORE_UNUSED>,    /* IOBUS_I2C_M7 */
                                <CLK_IGNORE_UNUSED>,    /* IOBUS_UART0 */
                                <CLK_IGNORE_UNUSED>,    /* IOBUS_UART1 */
                                <CLK_IGNORE_UNUSED>,    /* IOBUS_UART2 */
                                <CLK_IGNORE_UNUSED>,    /* IOBUS_UART3 */
                                <CLK_IGNORE_UNUSED>,    /* IOBUS_UART4 */
                                <CLK_IGNORE_UNUSED>,    /* IOBUS_UART5 */
                                <CLK_IGNORE_UNUSED>,    /* IOBUS_UART6 */
                                <CLK_IGNORE_UNUSED>,    /* IOBUS_UART7 */
                                <CLK_IGNORE_UNUSED>,    /* IOBUS_UART8 */
                                <CLK_IGNORE_UNUSED>,    /* IOBUS_SMARTCARD4 */
                                <CLK_IGNORE_UNUSED>,    /* IOBUS_UDMA0 */
                                <CLK_IGNORE_UNUSED>,    /* IOBUS_UDMA1 */
                                <CLK_IGNORE_UNUSED>,    /* IOBUS_UDMA2 */
                                <CLK_IGNORE_UNUSED>,    /* IOBUS_UDMA3 */
                                <CLK_IGNORE_UNUSED>,    /* IOBUS_UART_SMARTCARD0 */
                                <CLK_IGNORE_UNUSED>,    /* IOBUS_UART_SMARTCARD1 */
                                <CLK_IGNORE_UNUSED>,    /* IOBUS_UDMA4 */
                                <CLK_IGNORE_UNUSED>,    /* IOBUS_UDMA5 */
				<CLK_IGNORE_UNUSED>,    /* IOBUS_UDMA6 */
                                <CLK_IGNORE_UNUSED>,    /* IOBUS_UDMA7 */
                                <CLK_IGNORE_UNUSED>,    /* IOBUS_UDMA8 */
                                <CLK_IGNORE_UNUSED>,    /* IOBUS_ADMA1 */
                                <CLK_IGNORE_UNUSED>,    /* IOBUS_DAI1 */
                                <CLK_IGNORE_UNUSED>,    /* IOBUS_SPDIF1 */
                                <CLK_IGNORE_UNUSED>,    /* IOBUS_AUDIO1 */
                                <CLK_IGNORE_UNUSED>,    /* IOBUS_ADMA2 */
                                <CLK_IGNORE_UNUSED>,    /* IOBUS_DAI2 */
                                <CLK_IGNORE_UNUSED>,    /* IOBUS_SPDIF2 */
                                <CLK_IGNORE_UNUSED>,    /* IOBUS_AUDIO2 */
                                <CLK_IGNORE_UNUSED>,    /* IOBUS_ADMA4 */
                                <CLK_IGNORE_UNUSED>,    /* IOBUS_DAI4 */
                                <CLK_IGNORE_UNUSED>,    /* IOBUS_SPDIF4 */
                                <CLK_IGNORE_UNUSED>,    /* IOBUS_AUDIO4 */
                                <CLK_IGNORE_UNUSED>,    /* IOBUS_ADMA5 */
                                <CLK_IGNORE_UNUSED>,    /* IOBUS_DAI5 */
                                <CLK_IGNORE_UNUSED>,    /* IOBUS_SPDIF5 */
                                <CLK_IGNORE_UNUSED>,    /* IOBUS_AUDIO5 */
                                <CLK_IGNORE_UNUSED>,    /* IOBUS_ADMA6 */
                                <CLK_IGNORE_UNUSED>,    /* IOBUS_DAI6 */
                                <CLK_IGNORE_UNUSED>,    /* IOBUS_SPDIF6 */
                                <CLK_IGNORE_UNUSED>,    /* IOBUS_AUDIO6 */
                                <CLK_IGNORE_UNUSED>,    /* IOBUS_ADMA7 */
                                <CLK_IGNORE_UNUSED>,    /* IOBUS_DAI7 */
                                <CLK_IGNORE_UNUSED>,    /* IOBUS_AUDIO7 */
                                <CLK_IGNORE_UNUSED>,    /* IOBUS_GDMA1 */
                                <CLK_IGNORE_UNUSED>,    /* IOBUS_SDMMC1 */
                                <CLK_IGNORE_UNUSED>,    /* IOBUS_SDMMC2 */
                                <CLK_IGNORE_UNUSED>,    /* IOBUS_SDMMC */
                                <CLK_IGNORE_UNUSED>,    /* IOBUS_SMC */
                                <CLK_IGNORE_UNUSED>,    /* IOBUS_NFC */
                                <CLK_IGNORE_UNUSED>,    /* IOBUS_EDICFG */
                                <CLK_IGNORE_UNUSED>,    /* IOBUS_EDI */
                                <CLK_IGNORE_UNUSED>;    /* IOBUS_RTC */
		};

		clk_hsio: clk@111a0000 {
			compatible = "telechips,clk-hsiobus";
			#clock-cells = <1>;
			clocks = <&clk_fbus FBUS_HSIO>;
			clock-indices =
				<HSIOBUS_USB30>, <HSIOBUS_GMAC>,
                                <HSIOBUS_USB20H>, <HSIOBUS_CIPHER>,
                                <HSIOBUS_DWC_OTG>, <HSIOBUS_SECURE_WRAP>,
                                <HSIOBUS_TRNG>;
			clock-output-names =
				"hsiobus_usb30", "hsiobus_gmac",
                                "hsiobus_usb20h", "hsiobus_cipher",
                                "hsiobus_dwc_otg", "hsiobus_secure_wrap",
                                "hsiobus_trng";
			telechips,clock-flags =
				<CLK_IGNORE_UNUSED>,    /* HSIOBUS_USB30 */
                                <CLK_IGNORE_UNUSED>,    /* HSIOBUS_GMAC */
                                <CLK_IGNORE_UNUSED>,    /* HSIOBUS_USB20H */
                                <CLK_IGNORE_UNUSED>,    /* HSIOBUS_CIPHER */
                                <CLK_IGNORE_UNUSED>,    /* HSIOBUS_DWC_OTG */
                                <CLK_IGNORE_UNUSED>,    /* HSIOBUS_SECURE_WRAP */
                                <CLK_IGNORE_UNUSED>;    /* HSIOBUS_TRNG */
		};

		clk_ddi: clk@12380000 {
			compatible = "telechips,clk-ddibus";
			#clock-cells = <1>;
			clocks = <&clk_fbus FBUS_DDI>;
			clock-indices =
				<DDIBUS_VIOC>, <DDIBUS_HDMI>, <DDIBUS_MIPI>,
				<DDIBUS_LVDS>;
			clock-output-names =
				"ddibus_vioc", "ddibus_hdmi", "ddibus_mipi",
				"ddibus_lvds";
			telechips,clock-flags =
				<CLK_IGNORE_UNUSED>,	/* DDIBUS_VIOC */
				<CLK_IGNORE_UNUSED>,	/* DDIBUS_HDMI */
				<CLK_IGNORE_UNUSED>,	/* DDIBUS_MIPI */
				<CLK_IGNORE_UNUSED>;	/* DDIBUS_LVDS */
		};

		clk_vpu: clk@15100000 {
			compatible = "telechips,clk-vpubus";
			#clock-cells = <1>;
			clocks = <&clk_fbus FBUS_VBUS>;
			clock-indices =
				<VIDEOBUS_JPEG>, <VIDEOBUS_CODA_BUS>,
				<VIDEOBUS_CODA_CORE>, <VIDEOBUS_HEVC_BUS>,
				<VIDEOBUS_HEVC_CORE>, <VIDEOBUS_HEVC_ENCODER>;
			clock-output-names =
				"videobus_jpeg", "videobus_coda_bus",
				"videobus_coda_core", "videobus_hevc_bus",
				"videobus_hevc_core", "videobus_hevc_encoder";
			telechips,clock-flags =
				<CLK_IGNORE_UNUSED>,	/* VIDEOBUS_JPEG */
				<CLK_IGNORE_UNUSED>,	/* VIDEOBUS_CODA_BUS */
				<CLK_IGNORE_UNUSED>,	/* VIDEOBUS_CODA_CORE */
				<CLK_IGNORE_UNUSED>,	/* VIDEOBUS_HEVC_BUS */
				<CLK_IGNORE_UNUSED>,	/* VIDEOBUS_HEVC_CORE */
				<CLK_IGNORE_UNUSED>;	/* VIDEOBUS_HEVC_ENCODER */
		};
	};


        tcc_pic: pic@14100000 {
                compatible = "telechips,tcc805x-pic";
                reg = <0x141000E0 0x0018>,  /* pol_0_base */
                      <0x14600100 0x0024>,  /* pol_1_base */
                      <0x14800040 0x003C>,  /* cmb_cm4_base */
                      <0x14900040 0x003C>,  /* strgb_cm4_base */
                      <0x0 0x0>;            /* ca7_irqo_en_base */
                demarcation = <192>;
                max_irq = <480>;
        };

        uart0: serial@16600000 {
                compatible = "arm,pl011", "arm,primecell";
                reg = <0x16600000 0x1000>;
                config-reg = <0x16689000 0x8 9>;
                arm,primecell-periphid = <0x001feff7>;
                sc-firmware = <&tcc_sc_fw>;
                interrupts = <GIC_SPI 88 IRQ_TYPE_LEVEL_HIGH>;
                clocks = <&clk_peri PERI_UART0>, <&clk_io IOBUS_UART0>;
                clock-names = "uartclk", "apb_pclk";
                assigned-clocks = <&clk_peri PERI_UART0>;
                assigned-clock-rates = <48000000>;
                status = "disabled";
        };

        uart1: serial@16610000 {
                compatible = "arm,pl011", "arm,primecell";
                reg = <0x16610000 0x1000>;
                config-reg = <0x16689000 0x8 9>;
                arm,primecell-periphid = <0x001feff7>;
                sc-firmware = <&tcc_sc_fw>;
                interrupts = <GIC_SPI 89 IRQ_TYPE_LEVEL_HIGH>;
                clocks = <&clk_peri PERI_UART1>, <&clk_io IOBUS_UART1>;
                clock-names = "uartclk", "apb_pclk";
                assigned-clocks = <&clk_peri PERI_UART1>;
                assigned-clock-rates = <48000000>;
                status = "disabled";
        };

        uart2: serial@16620000 {
                compatible = "arm,pl011", "arm,primecell";
                reg = <0x16620000 0x1000>;
                config-reg = <0x16689000 0x8 9>;
                arm,primecell-periphid = <0x001feff7>;
                sc-firmware = <&tcc_sc_fw>;
                interrupts = <GIC_SPI 90 IRQ_TYPE_LEVEL_HIGH>;
                clocks = <&clk_peri PERI_UART2>, <&clk_io IOBUS_UART2>;
                clock-names = "uartclk", "apb_pclk";
                assigned-clocks = <&clk_peri PERI_UART2>;
                assigned-clock-rates = <48000000>;
                status = "disabled";
        };

        uart3: serial@16630000 {
                compatible = "arm,pl011", "arm,primecell";
                reg = <0x16630000 0x1000>;
                config-reg = <0x16689000 0x8 9>;
                arm,primecell-periphid = <0x001feff7>;
                sc-firmware = <&tcc_sc_fw>;
                interrupts = <GIC_SPI 91 IRQ_TYPE_LEVEL_HIGH>;
                clocks = <&clk_peri PERI_UART3>, <&clk_io IOBUS_UART3>;
                clock-names = "uartclk", "apb_pclk";
                assigned-clocks = <&clk_peri PERI_UART3>;
                assigned-clock-rates = <48000000>;
                status = "disabled";
        };

	uart4: serial@16640000 {
		compatible = "arm,pl011", "arm,primecell";
		reg = <0x16640000 0x1000>;
		config-reg = <0x16689000 0x8 9>;
		arm,primecell-periphid = <0x001feff7>;
                sc-firmware = <&tcc_sc_fw>;
		interrupts = <GIC_SPI 69 IRQ_TYPE_LEVEL_HIGH>;
		clocks = <&clk_peri PERI_UART4>, <&clk_io IOBUS_UART4>;
		clock-names = "uartclk", "apb_pclk";
		status = "disabled";
	};

        uart5: serial@16650000 {
                compatible = "arm,pl011", "arm,primecell";
                reg = <0x16650000 0x1000>;
		config-reg = <0x16689000 0x8 9>;
                arm,primecell-periphid = <0x001feff7>;
                sc-firmware = <&tcc_sc_fw>;
                interrupts = <GIC_SPI 111 IRQ_TYPE_LEVEL_HIGH>;
                clocks = <&clk_peri PERI_UART5>, <&clk_io IOBUS_UART5>;
                clock-names = "uartclk", "apb_pclk";
                assigned-clocks = <&clk_peri PERI_UART5>;
                assigned-clock-rates = <48000000>;
                status = "disabled";
        };

        uart6: serial@16660000 {
                compatible = "arm,pl011", "arm,primecell";
                reg = <0x16660000 0x1000>;
		config-reg = <0x16689000 0x8 9>;
                arm,primecell-periphid = <0x001feff7>;
                sc-firmware = <&tcc_sc_fw>;
                interrupts = <GIC_SPI 112 IRQ_TYPE_LEVEL_HIGH>;
                clocks = <&clk_peri PERI_UART6>, <&clk_io IOBUS_UART6>;
                clock-names = "uartclk", "apb_pclk";
                assigned-clocks = <&clk_peri PERI_UART6>;
                assigned-clock-rates = <48000000>;
                status = "disabled";
        };

        uart7: serial@16670000 {
                compatible = "arm,pl011", "arm,primecell";
                reg = <0x16670000 0x1000>;
		config-reg = <0x16689000 0x8 9>;
                arm,primecell-periphid = <0x001feff7>;
                sc-firmware = <&tcc_sc_fw>;
                interrupts = <GIC_SPI 113 IRQ_TYPE_LEVEL_HIGH>;
                clocks = <&clk_peri PERI_UART7>, <&clk_io IOBUS_UART7>;
                clock-names = "uartclk", "apb_pclk";
                assigned-clocks = <&clk_peri PERI_UART7>;
                assigned-clock-rates = <48000000>;
                status = "disabled";
        };

	i2c0: i2c@16300000 {
		compatible = "telechips,tcc805x-i2c";
		reg = <0x16300000 0x28>,
		      <0x163c0000 0x14>,
		      <0x16340000 0x04>;
		interrupts = <GIC_SPI 61 IRQ_TYPE_LEVEL_HIGH>;
		#address-cells = <1>;
		#size-cells = <0>;
		clocks = <&clk_peri PERI_I2C0 &clk_io IOBUS_I2C_M0 &clk_fbus FBUS_IO>;
		clock-frequency = <400000>;
		port-mux = <0xFF>;	/* default value */
		status = "disabled";
		interrupt_mode = <0>;
	};

	i2c1: i2c@16310000 {
		compatible = "telechips,tcc805x-i2c";
		reg = <0x16310000 0x28>,
		      <0x163c0000 0x14>,
		      <0x16350000 0x04>;
		interrupts = <GIC_SPI 62 IRQ_TYPE_LEVEL_HIGH>;
		#address-cells = <1>;
		#size-cells = <0>;
		clocks = <&clk_peri PERI_I2C1 &clk_io IOBUS_I2C_M1 &clk_fbus FBUS_IO>;
		clock-frequency = <400000>;
		port-mux = <0xFF>;	/* default value */
		status = "disabled";
		interrupt_mode = <0>;
	};

	i2c2: i2c@16320000 {
		compatible = "telechips,tcc805x-i2c";
		reg = <0x16320000 0x28>,
		      <0x163c0000 0x14>,
		      <0x16360000 0x04>;
		interrupts = <GIC_SPI 63 IRQ_TYPE_LEVEL_HIGH>;
		#address-cells = <1>;
		#size-cells = <0>;
		clocks = <&clk_peri PERI_I2C2 &clk_io IOBUS_I2C_M2 &clk_fbus FBUS_IO>;
		clock-frequency = <400000>;
		port-mux = <0xFF>;	/* default value */
		status = "disabled";
		interrupt_mode = <0>;
	};

	i2c3: i2c@16330000 {
		compatible = "telechips,tcc805x-i2c";
		reg = <0x16330000 0x28>,
		      <0x163c0000 0x14>,
		      <0x16370000 0x100>;
		interrupts = <GIC_SPI 64 IRQ_TYPE_LEVEL_HIGH>;
		#address-cells = <1>;
		#size-cells = <0>;
		clocks = <&clk_peri PERI_I2C3 &clk_io IOBUS_I2C_M3 &clk_fbus FBUS_IO>;
		clock-frequency = <400000>;
		port-mux = <0xFF>;	/* default value */
		status = "disabled";
		interrupt_mode = <0>;
	};

	i2c4: i2c@16340000 {
		compatible = "telechips,tcc805x-i2c";
		reg = <0x16340000 0x28>,
		      <0x163c0000 0x14>,
		      <0x16300000 0x04>;
		interrupts = <GIC_SPI 61 IRQ_TYPE_LEVEL_HIGH>;
		#address-cells = <1>;
		#size-cells = <0>;
		clocks = <&clk_peri PERI_I2C0 &clk_io IOBUS_I2C_M4 &clk_fbus FBUS_IO>;
		clock-frequency = <400000>;
		port-mux = <0xFF>;	/* default value */
		status = "disabled";
		interrupt_mode = <0>;
	};

	i2c5: i2c@16350000 {
		compatible = "telechips,tcc805x-i2c";
		reg = <0x16350000 0x28>,
		      <0x163c0000 0x14>,
		      <0x16310000 0x04>;
		interrupts = <GIC_SPI 62 IRQ_TYPE_LEVEL_HIGH>;
		#address-cells = <1>;
		#size-cells = <0>;
		clocks = <&clk_peri PERI_I2C1 &clk_io IOBUS_I2C_M5 &clk_fbus FBUS_IO>;
		clock-frequency = <400000>;
		port-mux = <0xFF>;	/* default value */
		status = "disabled";
		interrupt_mode = <0>;
	};

	i2c6: i2c@16360000 {
		compatible = "telechips,tcc805x-i2c";
		reg = <0x16360000 0x28>,
		      <0x163c0000 0x14>,
		      <0x16320000 0x04>;
		interrupts = <GIC_SPI 63 IRQ_TYPE_LEVEL_HIGH>;
		#address-cells = <1>;
		#size-cells = <0>;
		clocks = <&clk_peri PERI_I2C2 &clk_io IOBUS_I2C_M6 &clk_fbus FBUS_IO>;
		clock-frequency = <400000>;
		port-mux = <0xFF>;	/* default value */
		status = "disabled";
		interrupt_mode = <0>;
	};

	i2c7: i2c@16370000 {
		compatible = "telechips,tcc805x-i2c";
		reg = <0x16370000 0x100>,
		      <0x163c0000 0x14>,
		      <0x16330000 0x04>;
		interrupts = <GIC_SPI 64 IRQ_TYPE_LEVEL_HIGH>;
		#address-cells = <1>;
		#size-cells = <0>;
		clocks = <&clk_peri PERI_I2C3 &clk_io IOBUS_I2C_M7 &clk_fbus FBUS_IO>;
		clock-frequency = <400000>;
		port-mux = <0xFF>;	/* default value */
		status = "disabled";
		interrupt_mode = <0>;
	};

	gpsb0: gpsb0@16900000 {
		compatible = "telechips,tcc805x-spi";
		reg = <0x16900000 0x38>, /* base address */
		      <0x16960000 0x20>, /* Port Configuration register */
		      <0x16980000 0x20>; /* GPSB_0_AC */
		interrupts = <GIC_SPI 55 IRQ_TYPE_LEVEL_HIGH>;
		clocks = <&clk_peri PERI_GPSB0 &clk_io IOBUS_GPSB0>;
		gpsb-id = <0>;
		status = "disabled";

		//access-control0 = <0x20000000 0xC0000000>; /* DRAM */
		//access-control1 = <0x00000000 0x00000000>;
		//access-control2 = <0x00000000 0x00000000>;
		//access-control3 = <0x00000000 0x00000000>;
	};

	gpsb1: gpsb1@16910000 {
		compatible = "telechips,tcc805x-tsif";
		reg = <0x16910000 0x38>, /* base address */
		      <0x16960000 0x20>, /* Port Configuration register */
		      <0x16970000 0x84>, /* PID register */
		      <0x16980020 0x20>; /* GPSB_1_AC */
		interrupts = <GIC_SPI 56 IRQ_TYPE_LEVEL_HIGH>;
		clocks = <&clk_peri PERI_GPSB1 &clk_io IOBUS_GPSB1>;
		gpsb-id = <0>;
		status = "disabled";

		//access-control0 = <0x20000000 0xC0000000>; /* DRAM */
		//access-control1 = <0x00000000 0x00000000>;
		//access-control2 = <0x00000000 0x00000000>;
		//access-control3 = <0x00000000 0x00000000>;
	};

	gpsb2: gpsb2@16920000 {
		compatible = "telechips,tcc805x-tsif";
		reg = <0x16920000 0x38>, /* base address */
		      <0x16960000 0x20>, /* Port Configuration register */
		      <0x16970000 0x84>, /* PID register */
		      <0x16980040 0x20>; /* GPSB_2_AC */
		interrupts = <GIC_SPI 57 IRQ_TYPE_LEVEL_HIGH>;
		clocks = <&clk_peri PERI_GPSB2 &clk_io IOBUS_GPSB2>;
		gpsb-id = <1>;
		status = "disabled";

		//access-control0 = <0x20000000 0xC0000000>; /* DRAM */
		//access-control1 = <0x00000000 0x00000000>;
		//access-control2 = <0x00000000 0x00000000>;
		//access-control3 = <0x00000000 0x00000000>;
	};

	telechips,ion {
		compatible = "telechips,tcc-ion";
		#address-cells = <1>;
		#size-cells = <0>;

		ion-heap@2 {
			reg = <2>;
			telechips,ion-heap-name = "ion_carveout_heap";
		};
		ion-heap@3 {
			reg = <3>;
			telechips,ion-heap-name = "ion_carveout_cam_heap";
		};
	};

	graphic2d:graphic2d@1A400000 {
		compatible = "telechips,graphic.2d";
		reg = <0x1A400000 0x1000>;
		interrupts = <GIC_SPI 133 IRQ_TYPE_LEVEL_HIGH>;
		clocks =<&clk_fbus FBUS_G2D>;
		status ="okay";
	};

	cifport: cifport@12380008 {
		compatible = "telechips,cif-port";
		reg = <0x12380008 0x4>;
		statue = "okay";
	};

	vioc_config: vioc_config@1200a000 {
		compatible = "telechips,vioc_config";
		reg = <0x1200a000 0x1000>;
	};

	vioc_intr: vioc_intr@1200a400 {
		compatible = "telechips,vioc_intr";
		reg = <0x1200a400 0x100>,
			/* VIOC_REMAP */
			<0x12046400 0x100>;
		interrupts = <GIC_SPI VIOC0_IRQI IRQ_TYPE_LEVEL_HIGH>;
	};

	ddi_config: ddi_config@12380000 {
		compatible = "telechips,ddi_config";
		reg = <0x12380000 0x70>;
	};

	vioc_disp: vioc_disp@12000000 {
		compatible = "telechips,vioc_disp";
		reg = <0x12000000 0x100 0x12000100 0x100 0x12000200 0x100>;
		interrupts = <GIC_SPI VIOC0_IRQI IRQ_TYPE_LEVEL_HIGH>, <GIC_SPI VIOC0_IRQI IRQ_TYPE_LEVEL_HIGH>, <GIC_SPI VIOC0_IRQI IRQ_TYPE_LEVEL_HIGH>, <GIC_SPI VIOC0_IRQI IRQ_TYPE_LEVEL_HIGH>;
		clocks = <&clk_ddi DDIBUS_VIOC>, <&clk_peri PERI_LCD0>, <&clk_peri PERI_LCD1>, <&clk_peri PERI_LCD2>, <&clk_peri PERI_LCD3>;
		clock-names = "ddi-clk", "disp0-clk", "disp1-clk", "disp2-clk", "disp3-clk";
	};

	vioc_rdma: vioc_rdma@12000400{
		compatible = "telechips,vioc_rdma";
		reg = <0x12000400 0x100 0x12000500 0x100 0x12000600 0x100 0x12000700 0x100
				0x12000800 0x100 0x12000900 0x100 0x12000a00 0x100  0x12000b00 0x100
				0x12000c00 0x100 0x12000d00 0x100 0x12000e00 0x100  0x12000f00 0x100
				0x12001000 0x100 0x12001100 0x100 0x12001200 0x100  0x12001300 0x100
				0x12001400 0x100  0x12001500 0x100>;
		interrupts = <GIC_SPI VIOC0_IRQI IRQ_TYPE_LEVEL_HIGH>,
			     <GIC_SPI VIOC0_IRQI IRQ_TYPE_LEVEL_HIGH>,
			     <GIC_SPI VIOC0_IRQI IRQ_TYPE_LEVEL_HIGH>,
			     <GIC_SPI VIOC0_IRQI IRQ_TYPE_LEVEL_HIGH>,
			     <GIC_SPI VIOC0_IRQI IRQ_TYPE_LEVEL_HIGH>,
			     <GIC_SPI VIOC0_IRQI IRQ_TYPE_LEVEL_HIGH>,
			     <GIC_SPI VIOC0_IRQI IRQ_TYPE_LEVEL_HIGH>,
			     <GIC_SPI VIOC0_IRQI IRQ_TYPE_LEVEL_HIGH>,
			     <GIC_SPI VIOC0_IRQI IRQ_TYPE_LEVEL_HIGH>,
			     <GIC_SPI VIOC0_IRQI IRQ_TYPE_LEVEL_HIGH>,
			     <GIC_SPI VIOC0_IRQI IRQ_TYPE_LEVEL_HIGH>,
			     <GIC_SPI VIOC0_IRQI IRQ_TYPE_LEVEL_HIGH>,
			     <GIC_SPI VIOC0_IRQI IRQ_TYPE_LEVEL_HIGH>,
			     <GIC_SPI VIOC0_IRQI IRQ_TYPE_LEVEL_HIGH>,
			     <GIC_SPI VIOC0_IRQI IRQ_TYPE_LEVEL_HIGH>,
			     <GIC_SPI VIOC0_IRQI IRQ_TYPE_LEVEL_HIGH>,
			     <GIC_SPI VIOC0_IRQI IRQ_TYPE_LEVEL_HIGH>,
			     <GIC_SPI VIOC0_IRQI IRQ_TYPE_LEVEL_HIGH>;
	};

	vioc_wmix: vioc_wmix@12001800{
		compatible = "telechips,vioc_wmix";
		reg = <0x12001800 0x100 0x12001900 0x100 0x12001a00 0x100 0x12001b00 0x100
				0x12001c00 0x100 0x12001d00 0x100 0x12001e00 0x100>;
		interrupts = <GIC_SPI VIOC0_IRQI IRQ_TYPE_LEVEL_HIGH>,
			     <GIC_SPI VIOC0_IRQI IRQ_TYPE_LEVEL_HIGH>,
			     <GIC_SPI VIOC0_IRQI IRQ_TYPE_LEVEL_HIGH>,
			     <GIC_SPI VIOC0_IRQI IRQ_TYPE_LEVEL_HIGH>,
			     <GIC_SPI VIOC0_IRQI IRQ_TYPE_LEVEL_HIGH>,
			     <GIC_SPI VIOC0_IRQI IRQ_TYPE_LEVEL_HIGH>,
			     <GIC_SPI VIOC0_IRQI IRQ_TYPE_LEVEL_HIGH>;
	};

	vioc_scaler:vioc_scaler@12002000{
		compatible = "telechips,scaler";
		reg = <0x12002000 0x100 0x12002100 0x100 0x12002200 0x100 0x12002300 0x100
				0x12002400 0x100 0x12002500 0x100 0x12002600 0x100 0x12002700 0x100>;
		status = "disabled";
	};

	vioc_wdma:vioc_wdma@12002800{
		compatible = "telechips,vioc_wdma";
		reg = <0x12002800 0x100 0x12002900 0x100 0x12002a00 0x100 0x12002b00 0x100
				0x12002c00 0x100 0x12002d00 0x100 0x12002e00 0x100  0x12002f00 0x100
				0x12003000 0x100 0x12014000 0x100 0x12014100 0x100 0x12014200 0x100
				0x12014300 0x100 0x12014400 0x100>;
		interrupts = <GIC_SPI VIOC0_IRQI IRQ_TYPE_LEVEL_HIGH>,
			     <GIC_SPI VIOC0_IRQI IRQ_TYPE_LEVEL_HIGH>,
			     <GIC_SPI VIOC0_IRQI IRQ_TYPE_LEVEL_HIGH>,
			     <GIC_SPI VIOC0_IRQI IRQ_TYPE_LEVEL_HIGH>,
			     <GIC_SPI VIOC0_IRQI IRQ_TYPE_LEVEL_HIGH>,
			     <GIC_SPI VIOC0_IRQI IRQ_TYPE_LEVEL_HIGH>,
			     <GIC_SPI VIOC0_IRQI IRQ_TYPE_LEVEL_HIGH>,
			     <GIC_SPI VIOC0_IRQI IRQ_TYPE_LEVEL_HIGH>,
			     <GIC_SPI VIOC0_IRQI IRQ_TYPE_LEVEL_HIGH>,
			     <GIC_SPI VIOC0_IRQI IRQ_TYPE_LEVEL_HIGH>,
			     <GIC_SPI VIOC0_IRQI IRQ_TYPE_LEVEL_HIGH>,
			     <GIC_SPI VIOC0_IRQI IRQ_TYPE_LEVEL_HIGH>,
			     <GIC_SPI VIOC0_IRQI IRQ_TYPE_LEVEL_HIGH>,
			     <GIC_SPI VIOC0_IRQI IRQ_TYPE_LEVEL_HIGH>;
	};

	vioc_vin:vioc_vin@12004000{
		compatible = "telechips,vioc_vin";
		reg = <	0x12004000 0x400 0x12004400 0x600
			0x12005000 0x400 0x12005400 0x600
			0x12006000 0x400 0x12006400 0x600
			0x12007000 0x400 0x12007400 0x600
			0x12018000 0x400 0x12018400 0x600
			0x12019000 0x400 0x12019400 0x600
			0x1201a000 0x400 0x1201a400 0x600
			0x1201b000 0x400 0x1201b400 0x600>;
		interrupts = <GIC_SPI VIOC0_IRQI IRQ_TYPE_LEVEL_HIGH>,
			     <GIC_SPI VIOC0_IRQI IRQ_TYPE_LEVEL_HIGH>,
			     <GIC_SPI VIOC0_IRQI IRQ_TYPE_LEVEL_HIGH>,
			     <GIC_SPI VIOC0_IRQI IRQ_TYPE_LEVEL_HIGH>,
			     <GIC_SPI VIOC0_IRQI IRQ_TYPE_LEVEL_HIGH>,
			     <GIC_SPI VIOC0_IRQI IRQ_TYPE_LEVEL_HIGH>,
			     <GIC_SPI VIOC0_IRQI IRQ_TYPE_LEVEL_HIGH>,
			     <GIC_SPI VIOC0_IRQI IRQ_TYPE_LEVEL_HIGH>,
			     <GIC_SPI VIOC0_IRQI IRQ_TYPE_LEVEL_HIGH>,
			     <GIC_SPI VIOC0_IRQI IRQ_TYPE_LEVEL_HIGH>,
			     <GIC_SPI VIOC0_IRQI IRQ_TYPE_LEVEL_HIGH>,
			     <GIC_SPI VIOC0_IRQI IRQ_TYPE_LEVEL_HIGH>,
			     <GIC_SPI VIOC0_IRQI IRQ_TYPE_LEVEL_HIGH>,
			     <GIC_SPI VIOC0_IRQI IRQ_TYPE_LEVEL_HIGH>,
			     <GIC_SPI VIOC0_IRQI IRQ_TYPE_LEVEL_HIGH>,
			     <GIC_SPI VIOC0_IRQI IRQ_TYPE_LEVEL_HIGH>;
	};

	vioc_viqe:vioc_viqe@1200d000{
		compatible = "telechips,vioc_viqe";
		reg = <0x1200d000 0x1000 0x12010000 0x1000>;
	};

	vioc_deintls:vioc_deintls@12003800{
		compatible = "telechips,vioc_deintls";
		reg = <0x12003800 0x100>;
		status = "disabled";
	};

	vioc_fifo:vioc_fifo@12003b00{
		compatible = "telechips,vioc_fifo";
		reg = <0x12003b00 0x100>;
		status = "disabled";
	};

	vioc_rdma_arbitor:vioc_rdma_arbitor@12003f00{
		reg = <0x12003f00 0x20 0x12003f20 0x20 0x12003f40 0x20 0x12003f60 0x20>;
		arbitor_num = <4>;
	};

        vioc_pvric_fbdc:vioc_pvric_fbdc@12012000{
                compatible = "telechips,vioc_pvric_fbdc";
                status = "okay";
                reg = <0x12012000 0x100>,
                      <0x12013000 0x100>,
                        /* VIOC_REMAP */
                          <0x12050000 0x100>,
                          <0x12051000 0x100>;
        };

	mipi_csi2_0: mipi_csi2_0@1bc00800 {
		compatible = "telechips,tcc805x-mipi-csi2";
		status = "okay";
		reg = 	<0x1bc00800 0x120>,	/* csi0_base */
		      	<0x1bc00a00 0x05c>,	/* gdb0_base */
		      	<0x1bc00000 0x014>,	/* ckc_base */
			<0x1bc00400 0x120>;	/* cfg_base */
		reg-names = "csi", "gdb", "ckc", "cfg";

		clock-frequency = <600000000>;

		interrupts =	<GIC_SPI 158 IRQ_TYPE_LEVEL_HIGH>,// MIPI0 CSIS
				<GIC_SPI 159 IRQ_TYPE_LEVEL_HIGH>;// MIPI0 Generic
		/*
		 * 0: select output of MIPI0
		 * 1: select output of MIPI1
		 */
		mipi-chmux-0 = <0>;
		mipi-chmux-1 = <0>;
		mipi-chmux-2 = <0>;
		mipi-chmux-3 = <0>;

		/*
		 * 0: select output of MIPI1
		 * 1: select output of MIPI0
		 */
		mipi-chmux-4 = <0>;
		mipi-chmux-5 = <0>;
		mipi-chmux-6 = <0>;
		mipi-chmux-7 = <0>;

		/*
		 * 1: bypass isp
		 * 0: use isp
		 */
		isp0-bypass = <1>;
		isp1-bypass = <1>;
		isp2-bypass = <1>;
		isp3-bypass = <1>;

		ports {
			#address-cells = <1>;
			#size-cells = <0>;
			/*
			 * 0
			 * input port.
			 *
			 * 1 ~ 4
			 * output ports. (1: VC0 ~ 4: VC3)
			 */
			port@0 {
				reg = <0>;
				mipi_csi2_0_in: endpoint {
#if !defined(USE_FHD_VIDEOSOURCES)
					remote-endpoint	= <&max9286_out>;
#else
					remote-endpoint	= <&max96712_out>;
#endif//!defined(USE_FHD_VIDEOSOURCES)
					io-direction	= "input";
					num-channel = <4>;

					/*
					 * 0: CH0 only, no data interleave
					 * 1: DT only
					 * 2: VC only
					 * 3: VC and DT
					 */
					interleave-mode = <3>;
					//hs-settle = <2>; // for mcnex ispless 1ch
					//hs-settle = <19>; // for sekonix ispless 4ch
#if !defined(USE_FHD_VIDEOSOURCES)
					hs-settle = <17>; // for HD 4ch
#else
					hs-settle = <37>; // for FHD 4ch
#endif//!defined(USE_FHD_VIDEOSOURCES)
					data-lanes = <1 2 3 4>;
				};
			};
			port@1 {
				reg = <1>;
				mipi_csi2_0_out0: endpoint {
#if defined(USE_TELECHIPS_ISP)
					remote-endpoint = <&isp0_in>;
#else
					remote-endpoint	= <&videoinput4_in>;
#endif//defined(USE_TELECHIPS_ISP)
					io-direction	= "output";
					channel		= <0>;
					/*
					 * 0: Single pixel mode
					 * 1: Dual pixel mode (RAW8/10/12, YUV422)
					 * 2: Quad pixel mode (RAW8/10/12)
					 * 3: Invalid
					 */
					pixel-mode = <1>;
				};
			};
			port@2 {
				reg = <2>;
				mipi_csi2_0_out1: endpoint {
					remote-endpoint	= <&videoinput5_in>;
					io-direction	= "output";
					channel		= <1>;
					pixel-mode = <1>;
				};
			};
			port@3 {
				reg = <3>;
				mipi_csi2_0_out2: endpoint {
					remote-endpoint	= <&videoinput6_in>;
					io-direction	= "output";
					channel		= <2>;
					pixel-mode = <1>;
				};
			};
			port@4 {
				reg = <4>;
				mipi_csi2_0_out3: endpoint {
					remote-endpoint	= <&videoinput7_in>;
					io-direction	= "output";
					channel		= <3>;
					pixel-mode = <1>;
				};
			};
		};
	};

	/* MIPI 1 */
	mipi_csi2_1: mipi_csi2_1@1bc00c00 {
		compatible = "telechips,tcc805x-mipi-csi2";
		status = "disabled";
		reg =	<0x1bc00c00 0x120>,	/* csi0_base */
			<0x1bc00e00 0x05c>,	/* gdb0_base */
			<0x1bc00000 0x014>,	/* ckc_base */
			<0x1bc00400 0x120>;	/* cfg_base */
		reg-names = "csi", "gdb", "ckc", "cfg";

		clock-frequency = <600000000>;

		interrupts =	<GIC_SPI 160 IRQ_TYPE_LEVEL_HIGH>,// MIPI1 CSIS
				<GIC_SPI 161 IRQ_TYPE_LEVEL_HIGH>;// MIPI1 Generic
		/*
		 * 0: select output of MIPI0
		 * 1: select output of MIPI1
		 */
		mipi-chmux-0 = <0>;
		mipi-chmux-1 = <0>;
		mipi-chmux-2 = <0>;
		mipi-chmux-3 = <0>;
		/*
		 * 0: select output of MIPI1
		 * 1: select output of MIPI0
		 */
		mipi-chmux-4 = <0>;
		mipi-chmux-5 = <0>;
		mipi-chmux-6 = <0>;
		mipi-chmux-7 = <0>;

		/*
		 * 1: bypass isp
		 * 0: use isp
		 */
		isp0-bypass = <1>;
		isp1-bypass = <1>;
		isp2-bypass = <1>;
		isp3-bypass = <1>;
	};

#if defined(USE_TELECHIPS_ISP)
#if 0
	/* only for TCC805X ES(TCS CV8050C-618) */
	isp_iommu: isp_iommu {
		compatible = "telechips,tcc-isp-iommu";
		iommus = <&smmu_dbus 0x90 0x7f00>;
		status = "okay";
	};
#endif

	isp0: isp0@1bc80000 {
		compatible = "telechips,tcc805x-isp";
		status = "okay";
		reg = 	<0x1bc80000 0x10000>,	/* ISP base */
			<0x1bc90000 0x10000>,	/* ISP memory */
			<0x1bc00400 0x120>;	/* MIPI WRAP cfg_base */
		reg-names = "isp_base", "mem_base", "cfg_base";
/* for isp mcu debugging
		pinctrl-names = "default";
		pinctrl-0 = <&isp0_uart_tx &isp0_uart_rx>;
*/
		ports {
			#address-cells = <1>;
			#size-cells = <0>;
			port@0 {
				reg = <0>;
				isp0_in: endpoint {
					remote-endpoint = <&mipi_csi2_0_out0>;
					io-direction	= "input";
				};
			};
			port@1 {
				reg = <1>;
				isp0_out: endpoint {
					remote-endpoint	= <&videoinput4_in>;
					io-direction	= "output";
				};
			};
		};
	};

	isp1: isp1@1bca0000 {
		compatible = "telechips,tcc805x-isp";
		status = "okay";
		reg = 	<0x1bca0000 0x10000>,	/* ISP base */
			<0x1bcb0000 0x10000>,	/* ISP memory */
			<0x1bc00400 0x120>;	/* MIPI WRAP cfg_base */
		reg-names = "isp_base", "mem_base", "cfg_base";
/* for isp mcu debugging
		pinctrl-names = "default";
		pinctrl-0 = <&isp1_uart_tx &isp1_uart_rx>;
*/
		ports {
			#address-cells = <1>;
			#size-cells = <0>;
			port@0 {
				reg = <0>;
				isp1_in: endpoint {
					remote-endpoint = <&mipi_csi2_0_out1>;
					io-direction	= "input";
				};
			};
			port@1 {
				reg = <1>;
				isp1_out: endpoint {
					remote-endpoint	= <&videoinput5_in>;
					io-direction	= "output";
				};
			};
		};
	};

	isp2: isp2@1bcc0000 {
		compatible = "telechips,tcc805x-isp";
		status = "okay";
		reg = 	<0x1bcc0000 0x10000>,	/* ISP base */
			<0x1bcd0000 0x10000>,	/* ISP memory */
			<0x1bc00400 0x120>;	/* MIPI WRAP cfg_base */
		reg-names = "isp_base", "mem_base", "cfg_base";
/* for isp mcu debugging
		pinctrl-names = "default";
		pinctrl-0 = <&isp2_uart_tx &isp2_uart_rx>;
*/
		ports {
			#address-cells = <1>;
			#size-cells = <0>;
			port@0 {
				reg = <0>;
				isp2_in: endpoint {
					remote-endpoint = <&mipi_csi2_0_out2>;
					io-direction	= "input";
				};
			};
			port@1 {
				reg = <1>;
				isp2_out: endpoint {
					remote-endpoint	= <&videoinput6_in>;
					io-direction	= "output";
				};
			};
		};
	};

	isp3: isp3@1bce0000 {
		compatible = "telechips,tcc805x-isp";
		status = "okay";
		reg = 	<0x1bce0000 0x10000>,	/* ISP base */
			<0x1bcf0000 0x10000>,	/* ISP memory */
			<0x1bc00400 0x120>;	/* MIPI WRAP cfg_base */
		reg-names = "isp_base", "mem_base", "cfg_base";
/* for isp mcu debugging
		pinctrl-names = "default";
		pinctrl-0 = <&isp3_uart_tx &isp3_uart_rx>;
*/
		ports {
			#address-cells = <1>;
			#size-cells = <0>;
			port@0 {
				reg = <0>;
				isp3_in: endpoint {
					remote-endpoint = <&mipi_csi2_0_out3>;
					io-direction	= "input";
				};
			};
			port@1 {
				reg = <1>;
				isp3_out: endpoint {
					remote-endpoint	= <&videoinput7_in>;
					io-direction	= "output";
				};
			};
		};
	};
#endif//defined(USE_TELECHIPS_ISP)

	fbdisplay: fbdisplay@12000000 {
		compatible = "telechips,vioc-fb";
		reg = <0x12000000 0x10000>;
		telechips,fbdisplay_num = <0>;
		telechips,rdma_arbitor=<&vioc_rdma_arbitor>;
		memory-region = <&pmap_fb_video>;

		fbdisplay0:fbdisplay0@12000000{
			telechips,disp = <&vioc_disp VIOC_DISP0>;
			telechips,wmixer = <&vioc_wmix VIOC_WMIX0>;
			telechips,rdma = <&vioc_rdma VIOC_RDMA00 VIOC_RDMA01 VIOC_RDMA02 VIOC_RDMA03>;
			telechips,wdma = <&vioc_wdma VIOC_WDMA00>;
		};
	};

	/*
	 * Graphic Bus Block
	 */
	gpu:gpu@0x10100000 {
		compatible = "imagination,powerVR-9XTP";
		status = "okay";
		reg = <0x10100000 0x10000>,
                      <0x10010000 0x30>;        /* 3D BUS Configuration and Control */
		interrupts = <GIC_SPI 123 IRQ_TYPE_LEVEL_HIGH>,
			     <GIC_SPI 124 IRQ_TYPE_LEVEL_HIGH>;
		interrupt-names = "GPU";
		clocks = <&clk_fbus FBUS_GPU>;
		clock-names = "9XTP_clk";
	};

#if 0
	tcc-drm-lcd {
	        compatible = "telechips,tcc-drm-lcd";
	        display-port-num = <0>;
	        reg = <0x12000000 0x100>,
		      <0x12000400 0x100>,
		      <0x12001800 0x100>,
		/* VIOC_REMAP */
		      <0x12000000 0x100>,
		      <0x12004000 0x100>,
		      <0x12018000 0x100>;

	        reg-names = "ddc", "rdma", "wmix";
	        interrupts = <GIC_SPI VIOC1_IRQI IRQ_TYPE_LEVEL_HIGH>;
	        interrupt-names = "vsync";
	        clock-names = "ddibus_vioc", "peri_lcd";
	        clocks = <&clk_ddi DDIBUS_VIOC>, <&clk_peri PERI_LCD0>;
	        status = "okay";
		display-timings {
			native-mode = <&timing0>;
			timing0: timing {
				clock-frequency = <88200000>;
				hactive = <1920>;
				vactive = <720>;
				hfront-porch = <28>;
				hback-porch = <28>;
				hsync-len = <8>;
				vback-porch = <10>;
				vfront-porch = <10>;
				vsync-len = <2>;
			};
		};
	};
#endif

	lvds_phy:lvds_phy@12370000 {
		 compatible = "telechips,lvds_phy";
		 reg = <0x1b941000 0x400>,
		     <0x1b941000 0x400>,
		     <0x1b942800 0x400>,
		     <0x1b942c00 0x400>,
		     <0x1b940000 0x400>;
	 };

	lcd_port1_bl: lcd_port1_bl {};

	lcd_port2_bl: lcd_port2_bl {};

	lcd_port3_bl: lcd_port3_bl {
		status = "okay";
		compatible = "gpio-backlight";
		gpios = <&gpmb 29 0>;
		default-on;
	};

	lcd_port4_bl: lcd_port4_bl {};

	/* Panel for Framebuffer driver */
	fb_tm123xdhp90:fb_tm123xdhp90 {
		#address-cells = <1>;
		#size-cells = <0>;
		compatible = "telechips,fb-lvds-tm123xdhp90";
		status = "okay";
		lvds0 = <&lvds_phy>;

		mode = <LVDS_DUAL>;   /* 0: single 1: dual */
		phy-ports = <PHY_PORT_D0 PHY_PORT_D1>; /*port main, port sub*/
		lcdc-mux-select = <2>;
		data-mapping = "vesa-24";
		lane-main =
			<DATA3_LANE CLK_LANE DATA2_LANE DATA1_LANE DATA0_LANE>;
		lane-sub =
			<DATA0_LANE DATA1_LANE DATA2_LANE CLK_LANE DATA3_LANE>;
		vcm = <1200>;
		vsw = <500>;

		pinctrl-names = "default", "pwr_on_1", "pwr_on_2", "blk_on",
			"blk_off", "power_off";
		pinctrl-0 = <&lcd_port_default3>;
		pinctrl-1 = <&lcd_port_power_on3>;
		pinctrl-2 = <&lcd_port_reset_off3>;
		pinctrl-3 = <&lcd_port_blk_on3>;
		pinctrl-4 = <&lcd_port_blk_off3>;
		pinctrl-5 = <&lcd_port_reset_on3 &lcd_port_power_off3>;
		backlight = <&lcd_port3_bl>;
		display-timings {
			native-mode = <&timing_fb_lvds_0>;
			timing_fb_lvds_0: 1920x720p60 {
				clock-frequency = <88200000>;
				hactive = <1920>;
				vactive = <720>;
				hfront-porch = <28>;
				hback-porch = <28>;
				hsync-len = <8>;
				hsync-active = <0>;
				vback-porch = <10>;
				vfront-porch = <10>;
				vsync-len = <2>;
				vsync-active = <0>;
				de-active = <1>;
				pixelclk-active = <1>;
			};
		};
		port@0 {
			reg = <0>;
			fb_lvds_0_input_0: endpoint {
				remote-endpoint = <&fb0_display_out>;
			};
		};
	};

	fb0: fb@0 { //Cluster
		#address-cells = <1>;
		#size-cells = <0>;
		compatible = "telechips,fb";
		status = "okay";
		memory-region = <&pmap_fb_video>;
		xres = <1920>;
		yres = <720>;
		bpp = <32>;
		mode = <FBX_TRIPLE>;
		update-type = <FBX_OVERLAY_UPDATE>;
		device-priority = <FBX_DEVICE_LVDS>;
		telechips,disp = <&vioc_disp VIOC_DISP2>;
		telechips,wmixer = <&vioc_wmix VIOC_WMIX2>;
		telechips,rdma = <&vioc_rdma VIOC_RDMA08>;
		port@0 {
			reg = <0>;
			fb0_display_out: endpoint {
				remote-endpoint = <&fb_lvds_0_input_0>;
			};
		};
	};

	fb1: fb@1 { //SVM
		compatible = "telechips,fb";
		status = "disabled";
		memory-region = <&pmap_fb1_video>;
		xres = <1920>;
		yres = <720>;
		bpp = <32>;
		mode = <FBX_TRIPLE>;
		update-type = <FBX_OVERLAY_UPDATE>;
		device-priority = <FBX_DEVICE_LVDS>;
		telechips,disp = <&vioc_disp VIOC_DISP0>;
		telechips,wmixer = <&vioc_wmix VIOC_WMIX0>;
		telechips,rdma = <&vioc_rdma VIOC_RDMA02>;
	};

	fb2: fb@2 { //BVM
		compatible = "telechips,fb";
		status = "disabled";
		memory-region = <&pmap_fb2_video>;
		xres = <1920>;
		yres = <720>;
		bpp = <32>;
		mode = <FBX_TRIPLE>;
		update-type = <FBX_OVERLAY_UPDATE>;
		device-priority = <FBX_DEVICE_LVDS>;
		telechips,disp = <&vioc_disp VIOC_DISP2>;
		telechips,wmixer = <&vioc_wmix VIOC_WMIX2>;
		telechips,rdma = <&vioc_rdma VIOC_RDMA09>;
	};

	fb3: fb@3 { //DPGL
		compatible = "telechips,fb";
		status = "disabled";
		memory-region = <&pmap_fb3_video>;
		xres = <1920>;
		yres = <720>;
		bpp = <32>;
		mode = <FBX_TRIPLE>;
		update-type = <FBX_NOWAIT_UPDATE>;
		device-priority = <FBX_DEVICE_NONE>;
		no-kernel-logo =<1>;
		telechips,wdma = <&vioc_wdma VIOC_WDMA05>;
		telechips,wmixer = <&vioc_wmix VIOC_WMIX5>;
		telechips,rdma = <&vioc_rdma VIOC_RDMA16>;
	};


	tcc_overlay_drv {
		compatible = "telechips,tcc_overlay";
		display_num = <0>;
		rdmas = <&vioc_rdma VIOC_RDMA00 VIOC_RDMA01 VIOC_RDMA02 VIOC_RDMA03 VIOC_RDMA04 VIOC_RDMA05 VIOC_RDMA06 VIOC_RDMA07>;
		wmixs = <&vioc_wmix VIOC_WMIX0 VIOC_WMIX1>;
		rdma_init_layer = <1>;
		status = "okay";
	};

	tcc_overlay_drv1: tcc_overlay_drv@1 { //FVC
		compatible = "telechips,tcc_overlay";
		display_num = <1>;
		rdmas = <&vioc_rdma VIOC_RDMA00 VIOC_RDMA01 VIOC_RDMA02 VIOC_RDMA03 VIOC_RDMA04 VIOC_RDMA05 VIOC_RDMA06 VIOC_RDMA07>;
		wmixs = <&vioc_wmix VIOC_WMIX0 VIOC_WMIX1>;
		rdma_init_layer = <2>;
		status = "okay";
	};

	wmixer_drv1: wmixer_drv@1 {
		compatible = "telechips,wmixer_drv";
		reg = <0x1 0x0>;	/* Dummy regs. */
		clocks = <&clk_ddi DDIBUS_VIOC>;
		rdmas = <&vioc_rdma VIOC_RDMA12 VIOC_RDMA13>;
		scalers = <&vioc_scaler VIOC_SCALER0>;	/* id:0, path:15 */
		wmixs = <&vioc_wmix VIOC_WMIX3>;	/* id:3, path:- TODO: WMIX_MAX occurs error*/
		wdmas = <&vioc_wdma VIOC_WDMA03>;
		status = "okay";
	};

	switch0:switch0 {
		compatible = "telechips,switch";
		status = "okay";

		pinctrl-names = "default";
		pinctrl-0 = <&switch_c13>;

		switch-gpios = <&gpc 13 1>;
		switch-active = <0>;
	};

	switch1:switch1 {
		compatible = "telechips,switch";
		status = "okay";
	};

	switch2:switch2 {
		compatible = "telechips,switch";
		status = "okay";
	};

	switch3:switch3 {
		compatible = "telechips,switch";
		status = "okay";
	};

	videoinput0: videoinput0 {
		status		= "okay";
		compatible	= "telechips,video-input";
		cifport		= <&cifport		0>;
		clocks		= <&clk_ddi		DDIBUS_VIOC>;
		rdma		= <&vioc_rdma		VIOC_RDMA16>;
		use_pgl		= <0>;
		vin		= <&vioc_vin		VIOC_VIN00>;
		viqe		= <&vioc_viqe		VIOC_VIQE1>;
		deintls		= <&vioc_deintls	VIOC_DEINTLS0>;
		scaler		= <&vioc_scaler		VIOC_SCALER2>;
		wmixer		= <&vioc_wmix		VIOC_WMIX5>;
		wdma		= <&vioc_wdma		VIOC_WDMA05>;
		fifo		= <&vioc_fifo		VIOC_FIFO0>;
		memory-region	= <&pmap_parking_gui &pmap_rearcamera_viqe &pmap_rearcamera>;
		port {
			videoinput0_in: endpoint {
				remote-endpoint	= <&adv7182_out>;
				io-direction	= "input";
				bus-type	= <0>;
				stream-enable	= <0>;	// VIN_CTRL.SE
				flush-vsync	= <0>;	// VIN_MISC.FVS
			};
		};
	};

	videoinput1: videoinput1 {
		status		= "disabled";
		compatible	= "telechips,video-input";
		clocks		= <&clk_ddi		DDIBUS_VIOC>;
		rdma		= <&vioc_rdma		VIOC_RDMA17>;
		use_pgl		= <0>;
		vin		= <&vioc_vin		VIOC_VIN10>;
		viqe		= <&vioc_viqe		VIOC_VIQE1>;
		deintls		= <&vioc_deintls	VIOC_DEINTLS0>;
		scaler		= <&vioc_scaler		VIOC_SCALER4>;
		wmixer		= <&vioc_wmix		VIOC_WMIX6>;
		wdma		= <&vioc_wdma		VIOC_WDMA07>;
		fifo		= <&vioc_fifo		VIOC_FIFO0>;
		memory-region	= <0 0 &pmap_rearcamera1>;
	};

	videoinput2: videoinput2 {
		status		= "disabled";
		compatible	= "telechips,video-input";
		clocks		= <&clk_ddi		DDIBUS_VIOC>;
		rdma		= <&vioc_rdma		VIOC_RDMA13>;
		use_pgl		= <0>;
		vin		= <&vioc_vin		VIOC_VIN20>;
		viqe		= <&vioc_viqe		VIOC_VIQE1>;
		deintls		= <&vioc_deintls	VIOC_DEINTLS0>;
		scaler		= <&vioc_scaler		VIOC_SCALER5>;
		wmixer		= <&vioc_wmix		VIOC_WMIX3>;
		wdma		= <&vioc_wdma		VIOC_WDMA03>;
		fifo		= <&vioc_fifo		VIOC_FIFO0>;
		memory-region	= <0 0 &pmap_rearcamera2>;
	};

	videoinput3: videoinput3 {
		status		= "disabled";
		compatible	= "telechips,video-input";
		clocks		= <&clk_ddi		DDIBUS_VIOC>;
		rdma		= <&vioc_rdma		VIOC_RDMA15>;
		use_pgl		= <0>;
		vin		= <&vioc_vin		VIOC_VIN30>;
		viqe		= <&vioc_viqe		VIOC_VIQE1>;
		deintls		= <&vioc_deintls	VIOC_DEINTLS0>;
		scaler		= <&vioc_scaler		VIOC_SCALER6>;
		wmixer		= <&vioc_wmix		VIOC_WMIX4>;
		wdma		= <&vioc_wdma		VIOC_WDMA04>;
		fifo		= <&vioc_fifo		VIOC_FIFO0>;
		memory-region	= <0 0 &pmap_rearcamera3>;
	};

	videoinput4: videoinput4 {
		status		= "okay";
		compatible	= "telechips,video-input";
		cifport		= <&cifport		5>;
		clocks		= <&clk_ddi		DDIBUS_VIOC>;
		vin		= <&vioc_vin		VIOC_VIN40>;
		wdma		= <&vioc_wdma		VIOC_WDMA09>;
		fifo		= <&vioc_fifo		VIOC_FIFO0>;
		memory-region	= <0 0 &pmap_rearcamera4>;
		port {
			videoinput4_in: endpoint {
				remote-endpoint	= <&mipi_csi2_0_out0>;
				io-direction	= "input";
				bus-type	= <0>;
				stream-enable	= <1>;	// VIN_CTRL.SE
				flush-vsync	= <1>;	// VIN_MISC.FVS
			};
		};
	};

	videoinput5: videoinput5 {
		status		= "okay";
		compatible	= "telechips,video-input";
		cifport		= <&cifport		6>;
		clocks		= <&clk_ddi		DDIBUS_VIOC>;
		vin		= <&vioc_vin		VIOC_VIN50>;
		wdma		= <&vioc_wdma		VIOC_WDMA10>;
		fifo		= <&vioc_fifo		VIOC_FIFO0>;
		memory-region	= <0 0 &pmap_rearcamera5>;
		port {
			videoinput5_in: endpoint {
				remote-endpoint	= <&mipi_csi2_0_out1>;
				io-direction	= "input";
				bus-type	= <0>;
				stream-enable	= <1>;	// VIN_CTRL.SE
				flush-vsync	= <1>;	// VIN_MISC.FVS
			};
		};
	};

	videoinput6: videoinput6 {
		status		= "okay";
		compatible	= "telechips,video-input";
		cifport		= <&cifport		7>;
		clocks		= <&clk_ddi		DDIBUS_VIOC>;
		vin		= <&vioc_vin		VIOC_VIN60>;
		wdma		= <&vioc_wdma		VIOC_WDMA11>;
		fifo		= <&vioc_fifo		VIOC_FIFO0>;
		memory-region	= <0 0 &pmap_rearcamera6>;
		port {
			videoinput6_in: endpoint {
				remote-endpoint	= <&mipi_csi2_0_out2>;
				io-direction	= "input";
				bus-type	= <0>;
				stream-enable	= <1>;	// VIN_CTRL.SE
				flush-vsync	= <1>;	// VIN_MISC.FVS
			};
		};
	};

	videoinput7: videoinput7 {
		status		= "okay";
		compatible	= "telechips,video-input";
		cifport		= <&cifport		8>;
		clocks		= <&clk_ddi		DDIBUS_VIOC>;
		vin		= <&vioc_vin		VIOC_VIN70>;
		wdma		= <&vioc_wdma		VIOC_WDMA12>;
		fifo		= <&vioc_fifo		VIOC_FIFO0>;
		memory-region	= <0 0 &pmap_rearcamera7>;
		port {
			videoinput7_in: endpoint {
				remote-endpoint	= <&mipi_csi2_0_out3>;
				io-direction	= "input";
				bus-type	= <0>;
				stream-enable	= <1>;	// VIN_CTRL.SE
				flush-vsync	= <1>;	// VIN_MISC.FVS
			};
		};
	};

	/* A53 <-> HSM core */
	hsm_mbox: mbox@0x1E110000 {
		compatible = "telechips,multichannel-mailbox";
		reg = <0x1E110000 0x100>;
		interrupts = <GIC_SPI 308 IRQ_TYPE_LEVEL_HIGH>,
					<GIC_SPI 336 IRQ_TYPE_LEVEL_HIGH>;
		#mbox-cells = <1>;
		max-channel = <TCC_HSM_MBOX0_MAX>;
	};

	sec-ipc-hsm {
		compatible = "telechips,sec-ipc-hsm";
		mbox-names = "sec-ipc-hsm";
		mboxes = <&hsm_mbox TCC_HSM_MBOX1>;
		mbox-id = TCC_MBOX_HSM_ID;
	};

	tcc_hsm@0 {
		compatible = "telechips,tcc-hsm";
		status = "okay";
	};

	/* A53 <-> R5 */
	micom_mbox: mbox@0x1BA30000 {
		compatible = "telechips,multichannel-mailbox";
		reg = <0x1BA30000 0x100>;
		interrupts = <GIC_SPI 444 IRQ_TYPE_LEVEL_HIGH>,
				   <GIC_SPI 445 IRQ_TYPE_LEVEL_HIGH>;
		#mbox-cells = <1>;
		max-channel = <TCC_MICOM_MBOX1_MAX>;
	};
	/* A53 <-> A72 */
	cb_mbox: mbox@0x17B00000 {
		compatible = "telechips,multichannel-mailbox";
		reg = <0x17B00000 0x100>;
		interrupts = <GIC_SPI 365 IRQ_TYPE_LEVEL_HIGH>,
				   <GIC_SPI 366 IRQ_TYPE_LEVEL_HIGH>;
		#mbox-cells = <1>;
		max-channel = <TCC_CB_MBOX_MAX>;
	};

	/* A72 <-> SC */
	a72_sc_mbox: mbox@0x1D200000 {
		status = "disabled";
		compatible = "telechips,tcc805x-mailbox-sc";
		reg = <0x1D200000 0x80>;
		interrupts = <GIC_SPI 319 IRQ_TYPE_LEVEL_HIGH>,
				   <GIC_SPI 329 IRQ_TYPE_LEVEL_HIGH>;
		#mbox-cells = <1>;
	};

	/* A53 <-> SC */
	a53_sc_mbox: mbox@0x1D210000 {
		status = "disabled";
		compatible = "telechips,tcc805x-mailbox-sc";
		reg = <0x1D210000 0x80>;
		interrupts = <GIC_SPI 320 IRQ_TYPE_LEVEL_HIGH>,
				   <GIC_SPI 330 IRQ_TYPE_LEVEL_HIGH>;
		#mbox-cells = <1>;
	};

	/* micom_mbox test */
	mbox_test0: mbox_test0 {
		 compatible = "telechips,mbox_test";
		 device-name = "micom_mbox_test";
		 mbox-names ="mbox_test";
		 mboxes = <&micom_mbox TCC_MICOM_MBOX1_TEST>;
		 mbox-id = TCC_MBOX_TEST_ID;
	 };
	/* cb_mbox test */
	mbox_test1: mbox_test1 {
		 compatible = "telechips,mbox_test";
		 device-name = "cb_mbox_test";
		 mbox-names ="mbox_test";
		 mboxes = <&cb_mbox TCC_CB_MBOX_TEST>;
		 mbox-id = TCC_MBOX_TEST_ID;
	 };
	/* ipc for r5(micom) */
	ipc0: tcc_ipc0 {
		 compatible = "telechips,tcc_ipc";
		 device-name = "tcc_ipc_micom";
		 mbox-names ="micom-ipc";
		 mboxes = <&micom_mbox TCC_MICOM_MBOX1_IPC>;
		 mbox-id = TCC_MBOX_IPC_ID;
	 };

	/* ipc for A72 */
	ipc1: tcc_ipc1 {
		 compatible = "telechips,tcc_ipc";
		 device-name = "tcc_ipc_ap";
		 mbox-names ="ap-ipc";
		 mboxes = <&cb_mbox TCC_CB_MBOX_IPC>;
		 mbox-id = TCC_MBOX_IPC_ID;
	 };

        /* tcc_scrshare for Sub */
        tcc_scrshare0: tcc_scrshare@0 {
                compatible = "telechips,tcc_scrshare";
                device-name ="tcc_scrshare_sub";
                mbox-names ="sub-scrshare";
                mboxes = <&cb_mbox TCC_CB_MBOX_SCRSHARE>;
		mbox-id = TCC_MBOX_SCRSHARE_ID;
                status = "okay";
        };

	/* vioc_mgr for A53 */
	vioc_mgr0: vioc_mgr0 {
		compatible = "telechips,vioc_mgr";
		device-name ="vioc_mgr_sub";
		mbox-names ="sub-vioc";
		mboxes = <&cb_mbox TCC_CB_MBOX_VIOC>;
		mbox-id = TCC_MBOX_VIOC_ID;
		status = "okay";
	};

	/* trvc_mgr for A53 */
	cam_ipc_mgr0: cam_ipc_mgr@0 {
		compatible = "telechips,cam_ipc_mgr";
		device-name ="cam_ipc_mgr_sub";
		mbox-names ="sub-cam-ipc";
		mboxes = <&micom_mbox TCC_MICOM_MBOX1_CAMIPC>;
		mbox-id = TCC_MBOX_CAMIPC_ID;
		status = "okay";
	};

	/* sdr_ipc for A53->A72 */
	sdr_ipc {
		compatible = "telechips,sdr_ipc";
		device-name = "tcc_sdr_ipc";
		mbox-names ="sdr-ipc-a53";
		mboxes = <&cb_mbox TCC_CB_MBOX_SDR>;
		mbox-id = TCC_MBOX_SDR_ID;
	};

	touch_share {
	    compatible = "telechips,tcc_touch_receive";
	    mbox-names ="tr-mbox";
		mboxes = <&cb_mbox TCC_CB_MBOX_TCHSHARE>;
		mbox-id = TCC_MBOX_TCHSHARE_ID;
		xmax = <1920>;
		ymax = <720>;
	};

	trng: trng {
		compatible = "telechips,tcc-rng";
		status = "okay";
	};

	tcc_sc_fw: tcc_sc_fw {
		compatible = "telechips,tcc805x-sc-fw";
	};

	tcc_pm_fw {
		compatible = "telechips,pm-fw";
		mbox-names ="power-mbox";
		mboxes = <&micom_mbox TCC_MICOM_MBOX1_POWER>;
		mbox-id = TCC_MBOX_POWER_ID;
	};

	pinctrl: pinctrl {
		compatible = "telechips,tcc-pinctrl";
		reg = <0x14200000 0x7C0 0x1B937000 0xA30>;	/* gpio, pmgpio */
		sc-firmware = <&tcc_sc_fw>;
	};

	gpio: gpio {
		compatible = "telechips,tcc-gpio";
		reg = <0x14200000 0x7C0>;
		sc-firmware = <&tcc_sc_fw>;
	};

	adma0: adma@16100000 {
		compatible = "telechips,adma";
		reg = <0x16100000 0x200>;
		clocks = <&clk_io IOBUS_ADMA0>;
		interrupts = <GIC_SPI 80 IRQ_TYPE_EDGE_RISING>;
		have-hopcnt-clear = <1>;
		adrcnt-mode = <1>;
		status = "disabled";
	};

	adma1: adma@16700000 {
		compatible = "telechips,adma";
		reg = <0x16700000 0x200>;
		clocks = <&clk_io IOBUS_ADMA1>;
		interrupts = <GIC_SPI 92 IRQ_TYPE_EDGE_RISING>;
		have-hopcnt-clear = <1>;
		adrcnt-mode = <1>;
		status = "disabled";
	};

	adma2: adma@16800000 {
		compatible = "telechips,adma";
		reg = <0x16800000 0x200>;
		clocks = <&clk_io IOBUS_ADMA2>;
		interrupts = <GIC_SPI 94 IRQ_TYPE_EDGE_RISING>;
		have-hopcnt-clear = <1>;
		adrcnt-mode = <1>;
		status = "disabled";
	};

	adma3: adma@16200000 {
		compatible = "telechips,adma";
		reg = <0x16200000 0x200>;
		clocks = <&clk_io IOBUS_ADMA3>;
		interrupts = <GIC_SPI 82 IRQ_TYPE_EDGE_RISING>;
		have-hopcnt-clear = <1>;
		adrcnt-mode = <1>;
		status = "disabled";
	};

	adma4: adma@16A00000 {
		compatible = "telechips,adma";
		reg = <0x16A00000 0x200>;
		clocks = <&clk_io IOBUS_ADMA4>;
		interrupts = <GIC_SPI 100 IRQ_TYPE_EDGE_RISING>;
		have-hopcnt-clear = <1>;
		adrcnt-mode = <1>;
		status = "disabled";
	};

	adma5: adma@16B00000 {
		compatible = "telechips,adma";
		reg = <0x16B00000 0x200>;
		clocks = <&clk_io IOBUS_ADMA5>;
		interrupts = <GIC_SPI 102 IRQ_TYPE_EDGE_RISING>;
		have-hopcnt-clear = <1>;
		adrcnt-mode = <1>;
		status = "disabled";
	};

	adma6: adma@16C00000 {
		compatible = "telechips,adma";
		reg = <0x16C00000 0x200>;
		clocks = <&clk_io IOBUS_ADMA6>;
		interrupts = <GIC_SPI 104 IRQ_TYPE_EDGE_RISING>;
		have-hopcnt-clear = <1>;
		adrcnt-mode = <1>;
		status = "disabled";
	};

	adma7: adma@16400000 {
		compatible = "telechips,adma";
		reg = <0x16400000 0x200>;
		clocks = <&clk_io IOBUS_ADMA7>;
		interrupts = <GIC_SPI 115 IRQ_TYPE_EDGE_RISING>;
		have-hopcnt-clear = <1>;
		adrcnt-mode = <1>;
		status = "disabled";
	};

	i2s0: i2s@16101000 {
		compatible = "telechips,i2s";
		reg = <0x16101000 0x50>,
		      <0x16100080 0x8>;
		clocks = <&clk_peri PERI_MDAI0 &clk_io IOBUS_DAI0 &clk_peri PERI_MFLT0_DAI>;
		clock-frequency = <48000>;	// Default LRCK
		interrupts = <GIC_SPI 81 IRQ_TYPE_EDGE_RISING>;
		have-fifo-clear = <1>;
		audio-filter = <0>;	// 0: disable, 1: clock only, 2: data only, 3: data and clock
		block-type = <1>; // 0: Stereo 1: 7.1CH
		adma = <&adma0>;
		status = "disabled";
	};

	i2s1: i2s@16701000 {
		compatible = "telechips,i2s";
		reg = <0x16701000 0x50>,
		      <0x16700080 0x8>;
		clocks = <&clk_peri PERI_MDAI1 &clk_io IOBUS_DAI1 &clk_peri PERI_MFLT1_DAI>;
		clock-frequency = <48000>;	// Default LRCK
		interrupts = <GIC_SPI 93 IRQ_TYPE_EDGE_RISING>;
		have-fifo-clear = <1>;
		audio-filter = <0>;	// 0: disable, 1: clock only, 2: data only, 3: data and clock
		block-type = <1>; // 0: Stereo 1: 7.1CH
		adma = <&adma1>;
		status = "disabled";
	};

	i2s2: i2s@16801000 {
		compatible = "telechips,i2s";
		reg = <0x16801000 0x50>,
		      <0x16800080 0x8>;
		clocks = <&clk_peri PERI_MDAI2 &clk_io IOBUS_DAI2 &clk_peri PERI_MFLT2_DAI>;
		clock-frequency = <48000>;	// Default LRCK
		interrupts = <GIC_SPI 95 IRQ_TYPE_EDGE_RISING>;
		have-fifo-clear = <1>;
		audio-filter = <0>;	// 0: disable, 1: clock only, 2: data only, 3: data and clock
		block-type = <1>; // 0: Stereo 1: 7.1CH
		adma = <&adma2>;
		status = "disabled";
	};

	i2s3: i2s@16201000 {
		compatible = "telechips,i2s";
		reg = <0x16201000 0x50>,
		      <0x16200080 0x8>;
		clocks = <&clk_peri PERI_SRCH0_CORE &clk_io IOBUS_DAI3 &clk_peri PERI_SRCH0_FILTER>;
		clock-frequency = <48000>;	// Default LRCK
		interrupts = <GIC_SPI 83 IRQ_TYPE_EDGE_RISING>;
		have-fifo-clear = <1>;
		audio-filter = <0>;	// 0: disable, 1: clock only, 2: data only, 3: data and clock
		block-type = <0>; // 0: Stereo 1: 7.1CH
		adma = <&adma3>;
		status = "disabled";
	};

	i2s4: i2s@16A01000 {
		compatible = "telechips,i2s";
		reg = <0x16A01000 0x50>,
		      <0x16A00080 0x8>;
		clocks = <&clk_peri PERI_SRCH1_CORE &clk_io IOBUS_DAI4 &clk_peri PERI_SRCH1_FILTER>;
		clock-frequency = <48000>;	// Default LRCK
		interrupts = <GIC_SPI 101 IRQ_TYPE_EDGE_RISING>;
		have-fifo-clear = <1>;
		audio-filter = <0>;	// 0: disable, 1: clock only, 2: data only, 3: data and clock
		block-type = <0>; // 0: Stereo 1: 7.1CH
		adma = <&adma4>;
		status = "disabled";
	};

	i2s5: i2s@16B01000 {
		compatible = "telechips,i2s";
		reg = <0x16B01000 0x50>,
		      <0x16B00080 0x8>;
		clocks = <&clk_peri PERI_SRCH2_CORE &clk_io IOBUS_DAI5 &clk_peri PERI_SRCH2_FILTER>;
		clock-frequency = <48000>;	// default lrck
		interrupts = <GIC_SPI 103 IRQ_TYPE_EDGE_RISING>;
		have-fifo-clear = <1>;
		audio-filter = <0>;	// 0: disable, 1: clock only, 2: data only, 3: data and clock
		block-type = <0>; // 0: Stereo 1: 7.1CH
		adma = <&adma5>;
		status = "disabled";
	};

	i2s6: i2s@16C01000 {
		compatible = "telechips,i2s";
		reg = <0x16C01000 0x50>,
		      <0x16C00080 0x8>;
		clocks = <&clk_peri PERI_SRCH3_CORE &clk_io IOBUS_DAI6 &clk_peri PERI_SRCH3_FILTER>;
		clock-frequency = <48000>;	// default lrck
		interrupts = <GIC_SPI 105 IRQ_TYPE_EDGE_RISING>;
		have-fifo-clear = <1>;
		audio-filter = <0>;	// 0: disable, 1: clock only, 2: data only, 3: data and clock
		block-type = <0>; // 0: Stereo 1: 7.1CH
		adma = <&adma6>;
		status = "disabled";
	};

	i2s7: i2s@16401000 {
		compatible = "telechips,i2s";
		reg = <0x16401000 0x50>,
		      <0x16400080 0x8>;
		clocks = <&clk_peri PERI_MDAI3 &clk_io IOBUS_DAI7 &clk_peri PERI_MFLT3_DAI>;
		clock-frequency = <48000>;	// default lrck
		interrupts = <GIC_SPI 116 IRQ_TYPE_EDGE_RISING>;
		have-fifo-clear = <1>;
		audio-filter = <0>;	// 0: disable, 1: clock only, 2: data only, 3: data and clock
		block-type = <1>; // 0: Stereo 1: 7.1CH
		adma = <&adma7>;
		status = "disabled";
	};

	/* storage core mmc driver (experimental) */
	vqmmc_emmc: vqmmc_emmc {
		compatible = "regulator-fixed";
		regulator-name = "vqmmc_emmc";
		regulator-min-microvolt = <1800000>;
		regulator-max-microvolt = <1800000>;
		regulator-always-on;
	};

	tcc_sc_mmc: tcc_sc_mmc {
		compatible = "telechips,tcc805x-sc-mmc";
		status = "okay";

		max-frequency = <200000000>;
		bus-width = <8>;

		sc-firmware = <&tcc_sc_fw>;

		no-sdio;
		no-sd;
		non-removable;
		keep-power-in-suspend;
		disable-wp;

		mmc-hs400-1_8v;
		vqmmc-supply = <&vqmmc_emmc>;
	};

	vbus_supply_ehci: vbus_supply_ehci {
		compatible = "regulator-gpio";
		regulator-name = "vbus_supply_ehci";
		regulator-type = "voltage";
		regulator-min-microvolt = <0000001>;
		regulator-max-microvolt = <5000000>;
		gpios = <&gpmc 7 0x0>;
		gpios-states = <0x0>;
		states = <0000001 0x0 5000000 0x1>;
	};

	ehci_phy: ehci_phy@11DA0010 {
		compatible = "telechips,tcc_ehci_phy";
		reg = <0x11DA0010 0x30>;
		interrupts = <GIC_SPI 143 IRQ_TYPE_LEVEL_HIGH>;
		clocks = <&clk_hsio HSIOBUS_USB20H /*&clk_isoip_top ISOIP_TOP_U20H*/>;
		status = "disabled";
	};

	ehci: ehci@11A00000 {
		compatible = "telechips,tcc-ehci";
		reg = <0x11A00000 0x108>,
		      <0x11DA0010 0x54>;
		interrupts = <GIC_SPI 142 IRQ_TYPE_LEVEL_HIGH>;
		clocks = <&clk_hsio HSIOBUS_USB20H /*&clk_isoip_top ISOIP_TOP_U20H*/>;
		telechips,ehci_phy = <&ehci_phy>;
		status = "disabled";
	};

	ohci: ohci@11A80000 {
		compatible = "telechips,tcc-ohci";
		reg = <0x11A80000 0x60>,
		      <0x11DA0010 0x54>;
		interrupts = <GIC_SPI 142 IRQ_TYPE_LEVEL_HIGH>;
		clocks = <&clk_hsio HSIOBUS_USB20H /*&clk_isoip_top ISOIP_TOP_U20H*/>;
		status = "disabled";
	};

	rotary_encoder0: rotary_encoder@0 {
		status = "disable";
	};

	rotary_encoder1: rotary_encoder@1 {
		status = "disable";
	};

	reboot-mode {
		compatible = "telechips,reboot-mode";
		mode-normal = <BOOT_NORMAL>;
		mode-bootloader = <BOOT_FASTBOOT>;
		mode-recovery = <BOOT_RECOVERY>;
	};
        thermal: thermal@14700000 {
                compatible = "telechips,tcc-thermal";
                sc-firmware = <&tcc_sc_fw>;

                reg = <0x14700000 0x4>, //0:Enable register
                      <0x14700004 0x4>, //1:Control register
                      <0x1470000C 0x4>, //2:Probe select register
                      <0x147000D0 0x4>,
                      <0x147000D4 0x4>,
                      <0x147000D8 0x4>,
                      <0x147000DC 0x4>,
                      <0x147000E0 0x4>,
                      <0x147000E4 0x4>, //3-8:TSENSOR Data register
                      <0x14700024 0x4>, //9:Interrupt Eable register
                      <0x14700034 0x4>, //10:Interrupt Status register
                      <0x14700050 0x4>,
                      <0x14700054 0x4>, // 11, 12:Threshold Data register(MAIN)
                      <0x14700058 0x4>,
                      <0x1470005C 0x4>, // 13, 14:Threshold Data register(Probe0)
                      <0x14700060 0x4>,
                      <0x14700064 0x4>, // 15, 16:Threshold Data register(Probe1)
                      <0x14700068 0x4>,
                      <0x1470006C 0x4>, // 17, 18:Threshold Data register(Probe2)
                      <0x14700070 0x4>,
                      <0x14700074 0x4>, // 19, 20:Threshold Data register(Probe3)
                      <0x14700078 0x4>,
                      <0x1470007C 0x4>, // 21, 22:Threshold Data register(Probe4)
                      <0x14700044 0x4>, // 23:Interrupt Clear register
                      <0x1470002C 0x4>, // 24:Interrupt Mask register
                      <0x14700154 0x4>; // 25:Interval time register

                status = "okay";

                throttle_count = <5>;
                throttle_active_count = <0>;
                throttle_passive_count = <5>;
                interrupts = <GIC_SPI 40 IRQ_TYPE_LEVEL_HIGH>;
                cal_type = "TYPE_TWO_POINT_TRIMMING";
                polling-delay-idle = <600>;
                polling-delay-passive = <1000>;
		core = "CPU1";

                threshold_high_temp = <75>;
                threshold_low_temp = <(-40)>;
                interval_time = <262143>;

                throttle_table {
                        throttle_tab_0 {
                                temp = <(-40)>;
                                freq_max_cluster0 = <1450>;
                        };
                        throttle_tab_1 {
                                temp = <75>;
                                freq_max_cluster0 = <1400>;
                        };
                        throttle_tab_2 {
                                temp = <80>;
                                freq_max_cluster0 = <1100>;
                        };
                        throttle_tab_3 {
                                temp = <85>;
                                freq_max_cluster0 = <1000>;
                        };
                        throttle_tab_4 {
                                temp = <125>;
                                freq_max_cluster0 = <1000>;
                        };
                };

        };
};

&a53_sc_mbox {
	status = "okay";
};

&tcc_sc_fw {
	status = "okay";
	mboxes = <&a53_sc_mbox 0>;
};

&aliases {
		gpio0 = &gpa;
		gpio32 = &gpb;
		gpio61 = &gpc;
		gpio91 = &gpe;
		gpio111 = &gpg;
		gpio122 = &gph;
		gpio134 = &gpk;
		gpio153 = &gpma;
		gpio183 = &gpmb;
		gpio215 = &gpmc;
		gpio245 = &gpmd;
		gpio263 = &gpsd0;
		gpio278 = &gpsd1;
		gpio289 = &gpsd2;
};

&gpio {
               interrupts = <GIC_SPI 0 0>,
                                  <GIC_SPI 1 0>,
                                  <GIC_SPI 2 0>,
                                  <GIC_SPI 3 0>,
                                  <GIC_SPI 4 0>,
                                  <GIC_SPI 5 0>,
                                  <GIC_SPI 6 0>,
                                  <GIC_SPI 7 0>,
                                  <GIC_SPI 8 0>,
                                  <GIC_SPI 9 0>,
                                  <GIC_SPI 10 0>,
                                  <GIC_SPI 11 0>,
                                  <GIC_SPI 12 0>,
                                  <GIC_SPI 13 0>,
                                  <GIC_SPI 14 0>,
                                  <GIC_SPI 15 0>,
                                  <GIC_SPI 16 0>,
                                  <GIC_SPI 17 0>,
                                  <GIC_SPI 18 0>,
                                  <GIC_SPI 19 0>,
                                  <GIC_SPI 20 0>,
                                  <GIC_SPI 21 0>,
                                  <GIC_SPI 22 0>,
                                  <GIC_SPI 23 0>,
                                  <GIC_SPI 24 0>,
                                  <GIC_SPI 25 0>,
                                  <GIC_SPI 26 0>,
                                  <GIC_SPI 27 0>,
                                  <GIC_SPI 28 0>,
                                  <GIC_SPI 29 0>,
                                  <GIC_SPI 30 0>,
                                  <GIC_SPI 31 0>;

	    gpa: gpa {
		reg-offset = <0x0>;
		gpio-controller;
		#gpio-cells = <2>;
		interrupt-controller;
		#interrupt-cells = <2>;
		source-num = <1 0 1 32>;
		label = "gpioa";
		gpio-ranges = <&pinctrl 0 0 32>;
	    };

	    gpb: gpb {
		reg-offset = <0x40>;
		gpio-controller;
		#gpio-cells = <2>;
		interrupt-controller;
		#interrupt-cells = <2>;
		source-num = <1 0 33 29>;
		label = "gpiob";
		gpio-ranges = <&pinctrl 0 32 29>;
	    };

	    gpc: gpc {
		reg-offset = <0x80>;
		gpio-controller;
		#gpio-cells = <2>;
		interrupt-controller;
		#interrupt-cells = <2>;
		source-num =  <1 0 62 30>;
		label = "gpioc";
		gpio-ranges = <&pinctrl 0 61 30>;
	    };

 	    gpe: gpe {
		reg-offset = <0x100>;
		gpio-controller;
		#gpio-cells = <2>;
		interrupt-controller;
		#interrupt-cells = <2>;
		source-num = <1 0 92 20>;
		label = "gpioe";
		gpio-ranges = <&pinctrl 0 91 20>;
	    };

 	    gpg: gpg {
		reg-offset = <0x180>;
		gpio-controller;
		#gpio-cells = <2>;
		interrupt-controller;
		#interrupt-cells = <2>;
		source-num = <1 0 112 11>;
		label = "gpiog";
		gpio-ranges = <&pinctrl 0 111 11>;
	    };

 	    gph: gph {
		reg-offset = <0x640>;
		gpio-controller;
		#gpio-cells = <2>;
		interrupt-controller;
		#interrupt-cells = <2>;
		source-num = <1 0 123 12>;
		label = "gpioh";
		gpio-ranges = <&pinctrl 0 122 12>;
	    };

 	    gpk: gpk {
		reg-offset = <0x800>;
		gpio-controller;
		#gpio-cells = <2>;
		interrupt-controller;
		#interrupt-cells = <2>;
		source-num = <0xff>;
		label = "gpiok";
		gpio-ranges = <&pinctrl 0 134 19>;
	    };

 	    gpma: gpma {
		reg-offset = <0x6C0>;
		gpio-controller;
		#gpio-cells = <2>;
		interrupt-controller;
		#interrupt-cells = <2>;
		source-num = <1 0 135 30>;
		label = "gpioma";
		gpio-ranges = <&pinctrl 0 153 30>;
	    };

 	    gpmb: gpmb {
		reg-offset = <0x700>;
		gpio-controller;
		#gpio-cells = <2>;
		interrupt-controller;
		#interrupt-cells = <2>;
		source-num = <1 0 202 30>;
		label = "gpiomb";
		gpio-ranges = <&pinctrl 0 183 32>;
	    };

 	    gpmc: gpmc {
		reg-offset = <0x740>;
		gpio-controller;
		#gpio-cells = <2>;
		interrupt-controller;
		#interrupt-cells = <2>;
		source-num = <1 0 228 30>;
		label = "gpiomc";
		gpio-ranges = <&pinctrl 0 215 30>;
	    };

 	    gpmd: gpmd {
		reg-offset = <0x780>;
		gpio-controller;
		#gpio-cells = <2>;
		interrupt-controller;
		#interrupt-cells = <2>;
		source-num = <2 8 252 2 16 254 2>;
		label = "gpiomd";
		gpio-ranges = <&pinctrl 0 245 18>;
	    };

 	    gpsd0: gpsd0 {
		reg-offset = <0x200>;
		gpio-controller;
		#gpio-cells = <2>;
		interrupt-controller;
		#interrupt-cells = <2>;
		source-num = <1 0 166 15>;
		label = "gpiosd0";
		gpio-ranges = <&pinctrl 0 263 15>;
	    };

 	    gpsd1: gpsd1 {
		reg-offset = <0x240>;
		gpio-controller;
		#gpio-cells = <2>;
		interrupt-controller;
		#interrupt-cells = <2>;
		source-num = <1 0 181 11>;
		label = "gpiosd1";
		gpio-ranges = <&pinctrl 0 278 11>;
	    };

 	    gpsd2: gpsd2 {
		reg-offset = <0x600>;
		gpio-controller;
		#gpio-cells = <2>;
		interrupt-controller;
		#interrupt-cells = <2>;
		source-num = <1 0 192 10>;
		label = "gpiosd2";
		gpio-ranges = <&pinctrl 0 289 10>;
	    };

};

&pinctrl {
    pinctrl_gpio {
	gpa {
		pin-info = <0x0 0 32>;
	};

	gpb {
		pin-info = <0x40 0 29>;
	};

	gpc {
		pin-info = <0x80 0 30>;
	};

	gpe {
		pin-info = <0x100 0 20>;
	};

	gpg {
		pin-info = <0x180 0 11>;
	};

	gph {
		pin-info = <0x640 0 12>;
	};

	gpk {
		pin-info = <0x800 0 19>;
	};

	gpma {
		pin-info = <0x6C0 0 30>;
	};

	gpmb {
		pin-info = <0x700 0 32>;
	};

	gpmc {
		pin-info = <0x740 0 30>;
	};

	gpmd {
		pin-info = <0x780 0 18>;
	};

	gpsd0 {
		pin-info = <0x200 0 15>;
	};

	gpsd1 {
		pin-info = <0x240 0 11>;
	};

	gpsd2 {
		pin-info = <0x600 0 10>;
	};
    };

	uart9_data: uart9_data {
		telechips,pins = "gpa-24", "gpa-25";
		telechips,pin-function = <7>;
		telechips,input_buffer_enable;
	};

	switch_c13: switch_c13 {
		telechips,pins = "gpc-13";
		telechips,pin-function = <0>;
		telechips,input-enable;
		telechips,input_buffer_enable;
		telechips,no-pull;
	};

	cam0_8bit_idle: cam0_8bit_idle {
		telechips,pins = "gpa-0",  "gpa-1",  "gpa-2",  "gpa-11",  "gpa-12",
				 "gpa-3",  "gpa-4",  "gpa-5",  "gpa-6",  "gpa-7",  "gpa-8",  "gpa-9",  "gpa-10";
		telechips,pin-function = <0>;
		telechips,output-low;
	};

	cam0_16bit_idle: cam0_16bit_idle {
		telechips,pins = "gpa-0",
				 "gpa-3",  "gpa-4",  "gpa-5",  "gpa-6",  "gpa-7",  "gpa-8",  "gpa-9",  "gpa-10",
				 "gpa-13", "gpa-14", "gpa-15", "gpa-16", "gpa-17", "gpa-18", "gpa-19", "gpa-20";
		telechips,pin-function = <0>;
		telechips,output-low;
	};

	cam0_clk: cam0_clk {
		telechips,pins = "gpa-0";
		telechips,pin-function = <3>;
		telechips,drive-strength = <3>;
		telechips,input_buffer_enable;
	};

	cam0_hsync: cam0_hsync {
		telechips,pins = "gpa-1";
		telechips,pin-function = <3>;
		telechips,drive-strength = <3>;
		telechips,input_buffer_enable;
	};

	cam0_vsync: cam0_vsync {
		telechips,pins = "gpa-2";
		telechips,pin-function = <3>;
		telechips,drive-strength = <3>;
		telechips,input_buffer_enable;
	};

	cam0_fld: cam0_fld {
		telechips,pins = "gpa-11";
		telechips,pin-function = <3>;
		telechips,drive-strength = <3>;
		telechips,input_buffer_enable;
	};

	cam0_de: cam0_de {
		telechips,pins = "gpa-12";
		telechips,pin-function = <3>;
		telechips,drive-strength = <3>;
		telechips,input_buffer_enable;
	};

	cam0_data_8bit: cam0_data_8bit {
		telechips,pins = "gpa-3",  "gpa-4",  "gpa-5",  "gpa-6",  "gpa-7",  "gpa-8",  "gpa-9",  "gpa-10";
		telechips,pin-function = <3>;
		telechips,drive-strength = <3>;
		telechips,input_buffer_enable;
	};

	cam0_data_16bit: cam0_data_16bit {
		telechips,pins = "gpa-3",  "gpa-4",  "gpa-5",  "gpa-6",  "gpa-7",  "gpa-8",  "gpa-9",  "gpa-10",
				 "gpa-13", "gpa-14", "gpa-15", "gpa-16", "gpa-17", "gpa-18", "gpa-19", "gpa-20";
		telechips,pin-function = <3>;
		telechips,drive-strength = <3>;
		telechips,input_buffer_enable;
	};

	i2c0_bus: i2c0_bus {
		telechips,pins = "gpsd1-4", "gpsd1-5";
		telechips,pin-function = <8>;
		telechips,input_buffer_enable;
		telechips,no-pull;
	};

	i2c1_bus: i2c1_bus {
		telechips,pins = "gpsd2-2", "gpsd2-3";
		telechips,pin-function = <8>;
		telechips,input_buffer_enable;
		telechips,no-pull;
	};

	i2c2_bus: i2c2_bus {
		telechips,pins = "gpsd2-4", "gpsd2-5";
		telechips,pin-function = <8>;
		telechips,input_buffer_enable;
		telechips,no-pull;
	};

	i2c3_bus: i2c3_bus {
		telechips,pins = "gpa-4", "gpa-5";
		telechips,pin-function = <8>;
		telechips,input_buffer_enable;
		telechips,no-pull;
	};

	i2c4_bus: i2c4_bus {
		telechips,pins = "gpa-10", "gpa-11";
		telechips,pin-function = <8>;
		telechips,input_buffer_enable;
		telechips,no-pull;
	};

	i2c5_bus: i2c5_bus {
		telechips,pins = "gpa-16", "gpa-17";
		telechips,pin-function = <8>;
		telechips,input_buffer_enable;
		telechips,no-pull;
	};

	i2c6_bus: i2c6_bus {
		telechips,pins = "gpa-22", "gpa-23";
		telechips,pin-function = <8>;
		telechips,input_buffer_enable;
		telechips,no-pull;
	};

	i2c7_bus: i2c7_bus {
		telechips,pins = "gpa-28", "gpa-29";
		telechips,pin-function = <8>;
		telechips,input_buffer_enable;
		telechips,no-pull;
	};

	i2c8_bus: i2c8_bus {
		telechips,pins = "gpb-4", "gpb-5";
		telechips,pin-function = <8>;
		telechips,input_buffer_enable;
		telechips,no-pull;
	};

	i2c9_bus: i2c9_bus {
		telechips,pins = "gpb-10", "gpb-11";
		telechips,pin-function = <8>;
		telechips,input_buffer_enable;
		telechips,no-pull;
	};

	i2c10_bus: i2c10_bus {
		telechips,pins = "gpb-17", "gpb-18";
		telechips,pin-function = <8>;
		telechips,input_buffer_enable;
		telechips,no-pull;
	};

	i2c11_bus: i2c11_bus {
		telechips,pins = "gpb-19", "gpb-20";
		telechips,pin-function = <8>;
		telechips,input_buffer_enable;
		telechips,no-pull;
	};

	i2c12_bus: i2c12_bus {
		telechips,pins = "gpb-21", "gpb-22";
		telechips,pin-function = <8>;
		telechips,input_buffer_enable;
		telechips,no-pull;
	};

	i2c13_bus: i2c13_bus {
		telechips,pins = "gpb-23", "gpb-24";
		telechips,pin-function = <8>;
		telechips,input_buffer_enable;
		telechips,no-pull;
	};

	i2c14_bus: i2c14_bus {
		telechips,pins = "gpc-14", "gpc-15";
		telechips,pin-function = <8>;
		telechips,input_buffer_enable;
		telechips,no-pull;
	};

	i2c15_bus: i2c15_bus {
		telechips,pins = "gpc-20", "gpc-21";
		telechips,pin-function = <8>;
		telechips,input_buffer_enable;
		telechips,no-pull;
	};

	i2c16_bus: i2c16_bus {
		telechips,pins = "gpc-24", "gpc-25";
		telechips,pin-function = <8>;
		telechips,input_buffer_enable;
		telechips,no-pull;
	};

	i2c17_bus: i2c17_bus {
		telechips,pins = "gpc-28", "gpc-29";
		telechips,pin-function = <8>;
		telechips,input_buffer_enable;
		telechips,no-pull;
	};

	i2c18_bus: i2c18_bus {
		telechips,pins = "gpg-4", "gpg-5";
		telechips,pin-function = <8>;
		telechips,input_buffer_enable;
		telechips,no-pull;
	};

	i2c19_bus: i2c19_bus {
		telechips,pins = "gpe-3", "gpe-4";
		telechips,pin-function = <8>;
		telechips,input_buffer_enable;
		telechips,no-pull;
	};

	i2c20_bus: i2c20_bus {
		telechips,pins = "gpe-9", "gpe-10";
		telechips,pin-function = <8>;
		telechips,input_buffer_enable;
		telechips,no-pull;
	};

	i2c21_bus: i2c21_bus {
		telechips,pins = "gpe-14", "gpe-15";
		telechips,pin-function = <8>;
		telechips,input_buffer_enable;
		telechips,no-pull;
	};

	i2c22_bus: i2c22_bus {
		telechips,pins = "gph-4", "gph-5";
		telechips,pin-function = <9>;
		telechips,input_buffer_enable;
		telechips,no-pull;
	};

	i2c23_bus: i2c23_bus {
		telechips,pins = "gph-6", "gph-7";
		telechips,pin-function = <9>;
		telechips,input_buffer_enable;
		telechips,no-pull;
	};

	i2c24_bus: i2c24_bus {
		telechips,pins = "gpma-4", "gpma-5";
		telechips,pin-function = <8>;
		telechips,input_buffer_enable;
		telechips,no-pull;
	};

	i2c25_bus: i2c25_bus {
		telechips,pins = "gpma-10", "gpma-11";
		telechips,pin-function = <8>;
		telechips,input_buffer_enable;
		telechips,no-pull;
	};

	i2c26_bus: i2c26_bus {
		telechips,pins = "gpma-16", "gpma-17";
		telechips,pin-function = <8>;
		telechips,input_buffer_enable;
		telechips,no-pull;
	};

	i2c27_bus: i2c27_bus {
		telechips,pins = "gpma-22", "gpma-23";
		telechips,pin-function = <8>;
		telechips,input_buffer_enable;
		telechips,no-pull;
	};

	i2c28_bus: i2c28_bus {
		telechips,pins = "gpma-28", "gpma-29";
		telechips,pin-function = <8>;
		telechips,input_buffer_enable;
		telechips,no-pull;
	};

	i2c29_bus: i2c29_bus {
		telechips,pins = "gpmb-4", "gpmb-5";
		telechips,pin-function = <8>;
		telechips,input_buffer_enable;
		telechips,no-pull;
	};

	i2c30_bus: i2c30_bus {
		telechips,pins = "gpmb-10", "gpmb-11";
		telechips,pin-function = <8>;
		telechips,input_buffer_enable;
		telechips,no-pull;
	};

	i2c31_bus: i2c31_bus {
		telechips,pins = "gpmb-16", "gpmb-17";
		telechips,pin-function = <8>;
		telechips,input_buffer_enable;
		telechips,no-pull;
	};

	i2c32_bus: i2c32_bus {
		telechips,pins = "gpmb-22", "gpmb-23";
		telechips,pin-function = <8>;
		telechips,input_buffer_enable;
		telechips,no-pull;
	};

	i2c33_bus: i2c33_bus {
		telechips,pins = "gpmb-26", "gpmb-27";
		telechips,pin-function = <8>;
		telechips,input_buffer_enable;
		telechips,no-pull;
	};

	i2c34_bus: i2c34_bus {
		telechips,pins = "gpmb-30", "gpmb-31";
		telechips,pin-function = <8>;
		telechips,input_buffer_enable;
		telechips,no-pull;
	};

	i2c35_bus: i2c35_bus {
		telechips,pins = "gpmc-4", "gpmc-5";
		telechips,pin-function = <8>;
		telechips,input_buffer_enable;
		telechips,no-pull;
	};

	i2c36_bus: i2c36_bus {
		telechips,pins = "gpmc-10", "gpmc-11";
		telechips,pin-function = <8>;
		telechips,input_buffer_enable;
		telechips,no-pull;
	};

	i2c37_bus: i2c37_bus {
		telechips,pins = "gpmc-16", "gpmc-17";
		telechips,pin-function = <8>;
		telechips,input_buffer_enable;
		telechips,no-pull;
	};

	i2c38_bus: i2c38_bus {
		telechips,pins = "gpmc-22", "gpmc-23";
		telechips,pin-function = <8>;
		telechips,input_buffer_enable;
		telechips,no-pull;
	};

	i2c39_bus: i2c39_bus {
		telechips,pins = "gpmc-28", "gpmc-29";
		telechips,pin-function = <8>;
		telechips,input_buffer_enable;
		telechips,no-pull;
	};

	gpsb0_bus: gpsb0_bus {
		telechips,pins = "gpsd0-11", "gpsd0-12", "gpsd0-14", "gpsd0-13";
		telechips,pin-function = <6>;
		telechips,input_buffer_enable;
	};

	gpsb1_bus: gpsb1_bus {
		telechips,pins = "gpsd1-0", "gpsd1-1", "gpsd1-3", "gpsd1-2";
		telechips,pin-function = <6>;
		telechips,input_buffer_enable;
	};

	gpsb2_bus: gpsb2_bus {
		telechips,pins = "gpsd1-6", "gpsd1-7", "gpsd1-9", "gpsd1-8";
		telechips,pin-function = <6>;
		telechips,input_buffer_enable;
	};

	gpsb3_bus: gpsb3_bus {
		telechips,pins = "gpsd2-0", "gpsd2-1", "gpsd2-3", "gpsd2-2";
		telechips,pin-function = <6>;
		telechips,input_buffer_enable;
	};

	gpsb4_bus: gpsb4_bus {
		telechips,pins = "gpsd2-6", "gpsd2-7", "gpsd2-9", "gpsd2-8";
		telechips,pin-function = <6>;
		telechips,input_buffer_enable;
	};

	gpsb5_bus: gpsb5_bus {
		telechips,pins = "gpa-0", "gpa-1", "gpa-3", "gpa-2";
		telechips,pin-function = <6>;
		telechips,input_buffer_enable;
	};

	gpsb6_bus: gpsb6_bus {
		telechips,pins = "gpa-6", "gpa-7", "gpa-9", "gpa-8";
		telechips,pin-function = <6>;
		telechips,input_buffer_enable;
	};

	gpsb6_bus_idle: gpsb6_bus_idle {
		telechips,pins = "gpa-6", "gpa-7", "gpa-9", "gpa-8";
		telechips,pin-function = <0>;
		telechips,input_buffer_enable;
		telechips,output-low;
	};

	gpsb6_bus_spi: gpsb6_bus_spi {
		telechips,pins = "gpa-6", "gpa-7", "gpa-9", "gpa-8";
		telechips,pin-function = <6>;
		telechips,input_buffer_enable;
	};

	gpsb6_bus_tsif: gpsb6_bus_tsif {
		telechips,pins = "gpa-6", "gpa-7", "gpa-9", "gpa-8";
		telechips,pin-function = <6>;
		telechips,input_buffer_enable;
	};

	gpsb7_bus: gpsb7_bus {
		telechips,pins = "gpa-12", "gpa-13", "gpa-15", "gpa-14";
		telechips,pin-function = <6>;
		telechips,input_buffer_enable;
	};

	gpsb7_bus_idle: gpsb7_bus_idle {
		telechips,pins = "gpa-12", "gpa-13", "gpa-15", "gpa-14";
		telechips,pin-function = <0>;
		telechips,output-low;
		telechips,input_buffer_enable;
	};

	gpsb7_bus_spi: gpsb7_bus_spi {
		telechips,pins = "gpa-12", "gpa-13", "gpa-15", "gpa-14";
		telechips,pin-function = <6>;
		telechips,input_buffer_enable;
	};

	gpsb7_bus_tsif: gpsb7_bus_tsif {
		telechips,pins = "gpa-12", "gpa-13", "gpa-15", "gpa-14";
		telechips,pin-function = <6>;
		telechips,input_buffer_enable;
	};

	gpsb8_bus: gpsb8_bus {
		telechips,pins = "gpa-18", "gpa-19", "gpa-21", "gpa-20";
		telechips,pin-function = <6>;
		telechips,input_buffer_enable;
	};

	gpsb9_bus: gpsb9_bus {
		telechips,pins = "gpa-24", "gpa-25", "gpa-27", "gpa-26";
		telechips,pin-function = <6>;
		telechips,input_buffer_enable;
	};

	gpsb10_bus: gpsb10_bus {
		telechips,pins = "gpb-0", "gpb-1", "gpb-3", "gpb-2";
		telechips,pin-function = <6>;
		telechips,input_buffer_enable;
	};

	gpsb11_bus: gpsb11_bus {
		telechips,pins = "gpb-6", "gpb-7", "gpb-9", "gpb-8";
		telechips,pin-function = <6>;
		telechips,input_buffer_enable;
	};

	gpsb12_bus: gpsb12_bus {
		telechips,pins = "gpb-12", "gpb-13", "gpb-15", "gpb-14";
		telechips,pin-function = <6>;
		telechips,input_buffer_enable;
	};

	gpsb13_bus: gpsb13_bus {
		telechips,pins = "gpb-19", "gpb-20", "gpb-22", "gpb-21";
		telechips,pin-function = <6>;
		telechips,input_buffer_enable;
	};

	gpsb14_bus: gpsb14_bus {
		telechips,pins = "gpb-25", "gpb-26", "gpb-28", "gpb-27";
		telechips,pin-function = <6>;
		telechips,input_buffer_enable;
	};

	gpsb15_bus: gpsb15_bus {
		telechips,pins = "gpc-0", "gpc-1", "gpc-3", "gpc-2";
		telechips,pin-function = <6>;
		telechips,input_buffer_enable;
	};

	gpsb15_bus_idle: gpsb15_bus_idle {
		telechips,pins = "gpc-0", "gpc-1", "gpc-3", "gpc-2";
		telechips,pin-function = <0>;
		telechips,output-low;
		telechips,input_buffer_enable;
	};

	gpsb15_bus_spi: gpsb15_bus_spi {
		telechips,pins = "gpc-0", "gpc-1", "gpc-3", "gpc-2";
		telechips,pin-function = <6>;
		telechips,input_buffer_enable;
	};

	gpsb15_bus_tsif: gpsb15_bus_tsif {
		telechips,pins = "gpc-0", "gpc-1", "gpc-3", "gpc-2";
		telechips,pin-function = <6>;
		telechips,input_buffer_enable;
	};

	gpsb16_bus: gpsb16_bus {
		telechips,pins = "gpc-4", "gpc-5", "gpc-7", "gpc-6";
		telechips,pin-function = <6>;
		telechips,input_buffer_enable;
	};

	gpsb16_bus_idle: gpsb16_bus_idle {
		telechips,pins = "gpc-4", "gpc-5", "gpc-7", "gpc-6";
		telechips,pin-function = <0>;
		telechips,output-low;
		telechips,input_buffer_enable;
	};

	gpsb16_bus_spi: gpsb16_bus_spi {
		telechips,pins = "gpc-4", "gpc-5", "gpc-7", "gpc-6";
		telechips,pin-function = <6>;
		telechips,input_buffer_enable;
	};

	gpsb16_bus_tsif: gpsb16_bus_tsif {
		telechips,pins = "gpc-4", "gpc-5", "gpc-7", "gpc-6";
		telechips,pin-function = <6>;
		telechips,input_buffer_enable;
	};

	gpsb17_bus: gpsb17_bus {
		telechips,pins = "gpc-12", "gpc-13", "gpc-15", "gpc-14";
		telechips,pin-function = <6>;
		telechips,input_buffer_enable;
	};

	gpsb18_bus: gpsb18_bus {
		telechips,pins = "gpc-16", "gpc-17", "gpc-19", "gpc-18";
		telechips,pin-function = <6>;
		telechips,input_buffer_enable;
	};

	gpsb19_bus: gpsb19_bus {
		telechips,pins = "gpc-20", "gpc-21", "gpc-23", "gpc-22";
		telechips,pin-function = <6>;
		telechips,input_buffer_enable;
	};

	gpsb20_bus: gpsb20_bus {
		telechips,pins = "gpc-26", "gpc-27", "gpc-29", "gpc-28";
		telechips,pin-function = <6>;
		telechips,input_buffer_enable;
	};

	gpsb21_bus: gpsb21_bus {
		telechips,pins = "gpg-0", "gpg-1", "gpg-3", "gpg-2";
		telechips,pin-function = <6>;
		telechips,input_buffer_enable;
	};

	gpsb22_bus: gpsb22_bus {
		telechips,pins = "gpg-7", "gpg-8", "gpg-10", "gpg-9";
		telechips,pin-function = <6>;
		telechips,input_buffer_enable;
	};

	gpsb22_bus_idle: gpsb22_bus_idle {
		telechips,pins = "gpg-7", "gpg-8", "gpg-10", "gpg-9";
		telechips,pin-function = <0>;
		telechips,output-low;
		telechips,input_buffer_enable;
	};

	gpsb22_bus_spi: gpsb22_bus_spi {
		telechips,pins = "gpg-7", "gpg-8", "gpg-10", "gpg-9";
		telechips,pin-function = <6>;
		telechips,input_buffer_enable;
	};

	gpsb23_bus: gpsb23_bus {
		telechips,pins = "gpe-5", "gpe-6", "gpe-8", "gpe-7";
		telechips,pin-function = <6>;
		telechips,input_buffer_enable;
	};

	gpsb24_bus: gpsb24_bus {
		telechips,pins = "gpe-11", "gpe-12", "gpe-14", "gpe-13";
		telechips,pin-function = <6>;
		telechips,input_buffer_enable;
	};

	gpsb25_bus: gpsb25_bus {
		telechips,pins = "gpe-16", "gpe-17", "gpe-19", "gpe-18";
		telechips,pin-function = <6>;
		telechips,input_buffer_enable;
	};

	gpsb26_bus: gpsb26_bus {
		telechips,pins = "gph-4", "gph-5", "gph-7", "gph-6";
		telechips,pin-function = <6>;
		telechips,input_buffer_enable;
	};

	gpsb27_bus: gpsb27_bus {
		telechips,pins = "gpma-0", "gpma-1", "gpma-3", "gpma-2";
		telechips,pin-function = <6>;
		telechips,input_buffer_enable;
	};

	gpsb28_bus: gpsb28_bus {
		telechips,pins = "gpma-6", "gpma-7", "gpma-9", "gpma-8";
		telechips,pin-function = <6>;
		telechips,input_buffer_enable;
	};
	gpsb28_bus: gpsb28_bus {
		telechips,pins = "gpma-6", "gpma-7", "gpma-9", "gpma-8";
		telechips,pin-function = <6>;
		telechips,input_buffer_enable;
	};

	gpsb29_bus: gpsb29_bus {
		telechips,pins = "gpma-12", "gpma-13", "gpma-15", "gpma-14";
		telechips,pin-function = <6>;
		telechips,input_buffer_enable;
	};

	gpsb30_bus: gpsb30_bus {
		telechips,pins = "gpma-18", "gpma-19", "gpma-21", "gpma-20";
		telechips,pin-function = <6>;
		telechips,input_buffer_enable;
	};

	gpsb31_bus: gpsb31_bus {
		telechips,pins = "gpma-24", "gpma-25", "gpma-27", "gpma-26";
		telechips,pin-function = <6>;
		telechips,input_buffer_enable;
	};

	gpsb32_bus: gpsb32_bus {
		telechips,pins = "gpmb-0", "gpmb-1", "gpmb-3", "gpmb-2";
		telechips,pin-function = <6>;
		telechips,input_buffer_enable;
	};

	gpsb33_bus: gpsb33_bus {
		telechips,pins = "gpmb-6", "gpmb-7", "gpmb-9", "gpmb-8";
		telechips,pin-function = <6>;
		telechips,input_buffer_enable;
	};

	gpsb34_bus: gpsb34_bus {
		telechips,pins = "gpmb-12", "gpmb-13", "gpmb-15", "gpmb-14";
		telechips,pin-function = <6>;
		telechips,input_buffer_enable;
	};

	gpsb35_bus: gpsb35_bus {
		telechips,pins = "gpmb-18", "gpmb-19", "gpmb-21", "gpmb-20";
		telechips,pin-function = <6>;
		telechips,input_buffer_enable;
	};

	gpsb36_bus: gpsb36_bus {
		telechips,pins = "gpmb-24", "gpmb-25", "gpmb-27", "gpmb-26";
		telechips,pin-function = <6>;
		telechips,input_buffer_enable;
	};

	gpsb37_bus: gpsb37_bus {
		telechips,pins = "gpmc-0", "gpmc-1", "gpmc-3", "gpmc-2";
		telechips,pin-function = <6>;
		telechips,input_buffer_enable;
	};

	gpsb38_bus: gpsb38_bus {
		telechips,pins = "gpmc-6", "gpmc-7", "gpmc-9", "gpmc-8";
		telechips,pin-function = <6>;
		telechips,input_buffer_enable;
	};

	gpsb39_bus: gpsb39_bus {
		telechips,pins = "gpmc-12", "gpmc-13", "gpmc-15", "gpmc-14";
		telechips,pin-function = <6>;
		telechips,input_buffer_enable;
	};

	gpsb40_bus: gpsb40_bus {
		telechips,pins = "gpmc-18", "gpmc-19", "gpmc-20", "gpmc-21";
		telechips,pin-function = <6>;
		telechips,input_buffer_enable;
	};

	gpsb41_bus: gpsb41_bus {
		telechips,pins = "gpmd-0", "gpmd-1", "gpmd-3", "gpmd-2";
		telechips,pin-function = <6>;
		telechips,input_buffer_enable;
	};

	gpsb42_bus: gpsb42_bus {
		telechips,pins = "gpmd-12", "gpmd-13", "gpmd-15", "gpmd-14";
		telechips,pin-function = <6>;
		telechips,input_buffer_enable;
	};


/*****************************************************
* Audio PinCtrl Start
******************************************************/
/*****************************************************
* Multi DAI Port_0 m1:multi, dai0:port0
******************************************************/

    m1dai0_mclk: m1dai0_mclk{
        telechips,pins = "gpa-25";
        telechips,pin-function = <5>;
		telechips,input_buffer_enable;
    };

    m1dai0_mclk_idle: m1dai0_mclk_idle{
        telechips,pins = "gpa-25";
        telechips,pin-function = <0>;
	telechips,output-low = <0>;
    };

    m1dai0_bclk: m1dai0_bclk{
        telechips,pins = "gpa-26";
        telechips,pin-function = <5>;
		telechips,input_buffer_enable;
    };

    m1dai0_bclk_idle: m1dai0_bclk_idle{
        telechips,pins = "gpa-26";
        telechips,pin-function = <0>;
	telechips,output-low = <0>;
    };

    m1dai0_lrck: m1dai0_lrck{
        telechips,pins = "gpa-27";
        telechips,pin-function = <5>;
		telechips,input_buffer_enable;
    };

    m1dai0_lrck_idle: m1dai0_lrck_idle{
        telechips,pins = "gpa-27";
        telechips,pin-function = <0>;
	telechips,output-low = <0>;
    };

    m1dai0_dao0: m1dai0_dao0{
        telechips,pins = "gpa-24";
        telechips,pin-function = <5>;
    };

    m1dai0_dao0_idle: m1dai0_dao0_idle{
        telechips,pins = "gpa-24";
        telechips,pin-function = <0>;
	telechips,output-low = <0>;
    };

    m1dai0_dai0: m1dai0_dai0{
        telechips,pins = "gpa-28";
        telechips,pin-function = <5>;
		telechips,input_buffer_enable;
    };

    m1dai0_dai0_idle: m1dai0_dai0_idle{
        telechips,pins = "gpa-28";
        telechips,pin-function = <0>;
	telechips,output-low = <0>;
    };

    m1dai0_dao1: m1dai0_dao1{
        telechips,pins = "gpa-23";
        telechips,pin-function = <5>;
    };

    m1dai0_dao1_idle: m1dai0_dao1_idle{
        telechips,pins = "gpa-23";
        telechips,pin-function = <0>;
	telechips,output-low = <0>;
    };

    m1dai0_dai1: m1dai0_dai1{
        telechips,pins = "gpa-29";
        telechips,pin-function = <5>;
		telechips,input_buffer_enable;
    };

    m1dai0_dai1_idle: m1dai0_dai1_idle{
        telechips,pins = "gpa-29";
        telechips,pin-function = <0>;
	telechips,output-low = <0>;
    };

    m1dai0_dao2: m1dai0_dao2{
        telechips,pins = "gpa-22";
        telechips,pin-function = <5>;
    };

    m1dai0_dao2_idle: m1dai0_dao2_idle{
        telechips,pins = "gpa-22";
        telechips,pin-function = <0>;
	telechips,output-low = <0>;
    };

    m1dai0_dai2: m1dai0_dai2{
        telechips,pins = "gpa-30";
        telechips,pin-function = <5>;
		telechips,input_buffer_enable;
    };

    m1dai0_dai2_idle: m1dai0_dai2_idle{
        telechips,pins = "gpa-30";
        telechips,pin-function = <0>;
	telechips,output-low = <0>;
    };

    m1dai0_dao3: m1dai0_dao3{
        telechips,pins = "gpa-21";
        telechips,pin-function = <5>;
    };

    m1dai0_dao3_idle: m1dai0_dao3_idle{
        telechips,pins = "gpa-21";
        telechips,pin-function = <0>;
        telechips,output-low = <0>;
    };

    m1dai0_dai3: m1dai0_dai3{
        telechips,pins = "gpa-31";
        telechips,pin-function = <5>;
		telechips,input_buffer_enable;
    };

    m1dai0_dai3_idle: m1dai0_dai3_idle{
        telechips,pins = "gpa-31";
        telechips,pin-function = <0>;
	telechips,output-low = <0>;
    };

/*****************************************************
* Multi DAI Port_1 m1:multi, dai1:port1
******************************************************/

    m1dai1_mclk: m1dai1_mclk{
        telechips,pins = "gpc-19";
        telechips,pin-function = <1>;
		telechips,input_buffer_enable;
    };

    m1dai1_mclk_idle: m1dai1_mclk_idle{
        telechips,pins = "gpc-19";
        telechips,pin-function = <0>;
	telechips,output-low = <0>;
    };

    m1dai1_bclk: m1dai1_bclk{
        telechips,pins = "gpc-20";
        telechips,pin-function = <1>;
		telechips,input_buffer_enable;
    };

    m1dai1_bclk_idle: m1dai1_bclk_idle{
        telechips,pins = "gpc-20";
        telechips,pin-function = <0>;
	telechips,output-low = <0>;
    };

    m1dai1_lrck: m1dai1_lrck{
        telechips,pins = "gpc-21";
        telechips,pin-function = <1>;
		telechips,input_buffer_enable;
    };

    m1dai1_lrck_idle: m1dai1_lrck_idle{
        telechips,pins = "gpc-21";
        telechips,pin-function = <0>;
	telechips,output-low = <0>;
    };

    m1dai1_dao0: m1dai1_dao0{
        telechips,pins = "gpc-26";
        telechips,pin-function = <1>;
    };

    m1dai1_dao0_idle: m1dai1_dao0_idle{
        telechips,pins = "gpc-26";
        telechips,pin-function = <0>;
	telechips,output-low = <0>;
    };

    m1dai1_dai0: m1dai1_dai0{
        telechips,pins = "gpc-22";
        telechips,pin-function = <1>;
		telechips,input_buffer_enable;
    };

    m1dai1_dai0_idle: m1dai1_dai0_idle{
        telechips,pins = "gpc-22";
        telechips,pin-function = <0>;
	telechips,output-low = <0>;
    };

    m1dai1_dao1: m1dai1_dao1{
        telechips,pins = "gpc-27";
        telechips,pin-function = <1>;
    };

    m1dai1_dao1_idle: m1dai1_dao1_idle{
        telechips,pins = "gpc-27";
        telechips,pin-function = <0>;
	telechips,output-low = <0>;
    };

    m1dai1_dai1: m1dai1_dai1{
        telechips,pins = "gpc-23";
        telechips,pin-function = <1>;
		telechips,input_buffer_enable;
    };

    m1dai1_dai1_idle: m1dai1_dai1_idle{
        telechips,pins = "gpc-23";
        telechips,pin-function = <0>;
	telechips,output-low = <0>;
    };

    m1dai1_dao2: m1dai1_dao2{
        telechips,pins = "gpc-28";
        telechips,pin-function = <1>;
    };

    m1dai1_dao2_idle: m1dai1_dao2_idle{
        telechips,pins = "gpc-28";
        telechips,pin-function = <0>;
	telechips,output-low = <0>;
    };

    m1dai1_dai2: m1dai1_dai2{
        telechips,pins = "gpc-24";
        telechips,pin-function = <1>;
		telechips,input_buffer_enable;
    };

    m1dai1_dai2_idle: m1dai1_dai2_idle{
        telechips,pins = "gpc-24";
        telechips,pin-function = <0>;
	telechips,output-low = <0>;
    };

    m1dai1_dao3: m1dai1_dao3{
        telechips,pins = "gpc-29";
        telechips,pin-function = <1>;
    };

    m1dai1_dao3_idle: m1dai1_dao3_idle{
        telechips,pins = "gpc-29";
        telechips,pin-function = <0>;
	telechips,output-low = <0>;
    };

    m1dai1_dai3: m1dai1_dai3{
        telechips,pins = "gpc-25";
        telechips,pin-function = <1>;
		telechips,input_buffer_enable;
    };

    m1dai1_dai3_idle: m1dai1_dai3_idle{
        telechips,pins = "gpc-25";
        telechips,pin-function = <0>;
	telechips,output-low = <0>;
    };

/*****************************************************
* Multi DAI Port_2 m1:multi, dai2:port2
******************************************************/

    m1dai2_mclk: m1dai2_mclk{
        telechips,pins = "gpg-0";
        telechips,pin-function = <1>;
		telechips,input_buffer_enable;
    };

    m1dai2_mclk_idle: m1dai2_mclk_idle{
        telechips,pins = "gpg-0";
        telechips,pin-function = <0>;
	telechips,output-low = <0>;
    };

    m1dai2_bclk: m1dai2_bclk{
        telechips,pins = "gpg-1";
        telechips,pin-function = <1>;
		telechips,input_buffer_enable;
    };

    m1dai2_bclk_idle: m1dai2_bclk_idle{
        telechips,pins = "gpg-1";
        telechips,pin-function = <0>;
	telechips,output-low = <0>;
    };

    m1dai2_lrck: m1dai2_lrck{
        telechips,pins = "gpg-2";
        telechips,pin-function = <1>;
		telechips,input_buffer_enable;
    };

    m1dai2_lrck_idle: m1dai2_lrck_idle{
        telechips,pins = "gpg-2";
        telechips,pin-function = <0>;
	telechips,output-low = <0>;
    };

    m1dai2_dao0: m1dai2_dao0{
        telechips,pins = "gpg-3";
        telechips,pin-function = <1>;
    };

    m1dai2_dao0_idle: m1dai2_dao0_idle{
        telechips,pins = "gpg-3";
        telechips,pin-function = <0>;
	telechips,output-low = <0>;
    };

    m1dai2_dai0: m1dai2_dai0{
        telechips,pins = "gpg-4";
        telechips,pin-function = <1>;
		telechips,input_buffer_enable;
    };

    m1dai2_dai0_idle: m1dai2_dai0_idle{
        telechips,pins = "gpg-4";
        telechips,pin-function = <0>;
	telechips,output-low = <0>;
    };

    m1dai2_dao1: m1dai2_dao1{
        telechips,pins = "gpg-5";
        telechips,pin-function = <1>;
    };

    m1dai2_dao1_idle: m1dai2_dao1_idle{
        telechips,pins = "gpg-5";
        telechips,pin-function = <0>;
	telechips,output-low = <0>;
    };

    m1dai2_dai1: m1dai2_dai1{
        telechips,pins = "gpg-6";
        telechips,pin-function = <1>;
		telechips,input_buffer_enable;
    };

    m1dai2_dai1_idle: m1dai2_dai1_idle{
        telechips,pins = "gpg-6";
        telechips,pin-function = <0>;
	telechips,output-low = <0>;
    };

    m1dai2_dao2: m1dai2_dao2{
        telechips,pins = "gpg-7";
        telechips,pin-function = <1>;
    };

    m1dai2_dao2_idle: m1dai2_dao2_idle{
        telechips,pins = "gpg-7";
        telechips,pin-function = <0>;
	telechips,output-low = <0>;
    };

    m1dai2_dai2: m1dai2_dai2{
        telechips,pins = "gpg-8";
        telechips,pin-function = <1>;
		telechips,input_buffer_enable;
    };

    m1dai2_dai2_idle: m1dai2_dai2_idle{
        telechips,pins = "gpg-8";
        telechips,pin-function = <0>;
	telechips,output-low = <0>;
    };

    m1dai2_dao3: m1dai2_dao3{
        telechips,pins = "gpg-9";
        telechips,pin-function = <1>;
    };

    m1dai2_dao3_idle: m1dai2_dao3_idle{
        telechips,pins = "gpg-9";
        telechips,pin-function = <0>;
	telechips,output-low = <0>;
    };

    m1dai2_dai3: m1dai2_dai3{
        telechips,pins = "gpg-10";
        telechips,pin-function = <1>;
		telechips,input_buffer_enable;
    };

    m1dai2_dai3_idle: m1dai2_dai3_idle{
        telechips,pins = "gpg-10";
        telechips,pin-function = <0>;
	telechips,output-low = <0>;
    };

/*****************************************************
* Multi DAI Port_3 m1:multi, dai3:port3
******************************************************/

    m1dai3_mclk: m1dai3_mclk{
        telechips,pins = "gpe-0";
        telechips,pin-function = <1>;
		telechips,input_buffer_enable;
    };

    m1dai3_mclk_idle: m1dai3_mclk_idle{
        telechips,pins = "gpe-0";
        telechips,pin-function = <0>;
	telechips,output-low = <0>;
    };

    m1dai3_bclk: m1dai3_bclk{
        telechips,pins = "gpe-1";
        telechips,pin-function = <1>;
		telechips,input_buffer_enable;
    };

    m1dai3_bclk_idle: m1dai3_bclk_idle{
        telechips,pins = "gpe-1";
        telechips,pin-function = <0>;
	telechips,output-low = <0>;
    };

    m1dai3_lrck: m1dai3_lrck{
        telechips,pins = "gpe-2";
        telechips,pin-function = <1>;
		telechips,input_buffer_enable;
    };

    m1dai3_lrck_idle: m1dai3_lrck_idle{
        telechips,pins = "gpe-2";
        telechips,pin-function = <0>;
	telechips,output-low = <0>;
    };

    m1dai3_dao0: m1dai3_dao0{
        telechips,pins = "gpe-3";
        telechips,pin-function = <1>;
    };

    m1dai3_dao0_idle: m1dai3_dao0_idle{
        telechips,pins = "gpe-3";
        telechips,pin-function = <0>;
	telechips,output-low = <0>;
    };

    m1dai3_dai0: m1dai3_dai0{
        telechips,pins = "gpe-4";
        telechips,pin-function = <1>;
		telechips,input_buffer_enable;
    };

    m1dai3_dai0_idle: m1dai3_dai0_idle{
        telechips,pins = "gpe-4";
        telechips,pin-function = <0>;
	telechips,output-low = <0>;
    };

    m1dai3_dao1: m1dai3_dao1{
        telechips,pins = "gpe-5";
        telechips,pin-function = <1>;
    };

    m1dai3_dao1_idle: m1dai3_dao1_idle{
        telechips,pins = "gpe-5";
        telechips,pin-function = <0>;
	telechips,output-low = <0>;
    };

    m1dai3_dai1: m1dai3_dai1{
        telechips,pins = "gpe-6";
        telechips,pin-function = <1>;
		telechips,input_buffer_enable;
    };

    m1dai3_dai1_idle: m1dai3_dai1_idle{
        telechips,pins = "gpe-6";
        telechips,pin-function = <0>;
	telechips,output-low = <0>;
    };

    m1dai3_dao2: m1dai3_dao2{
        telechips,pins = "gpe-7";
        telechips,pin-function = <1>;
    };

    m1dai3_dao2_idle: m1dai3_dao2_idle{
        telechips,pins = "gpe-7";
        telechips,pin-function = <0>;
	telechips,output-low = <0>;
    };

    m1dai3_dai2: m1dai3_dai2{
        telechips,pins = "gpe-8";
        telechips,pin-function = <1>;
		telechips,input_buffer_enable;
    };

    m1dai3_dai2_idle: m1dai3_dai2_idle{
        telechips,pins = "gpe-8";
        telechips,pin-function = <0>;
	telechips,output-low = <0>;
    };

    m1dai3_dao3: m1dai3_dao3{
        telechips,pins = "gpe-9";
        telechips,pin-function = <1>;
    };

    m1dai3_dao3_idle: m1dai3_dao3_idle{
        telechips,pins = "gpe-9";
        telechips,pin-function = <0>;
	telechips,output-low = <0>;
    };

    m1dai3_dai3: m1dai3_dai3{
        telechips,pins = "gpe-10";
        telechips,pin-function = <1>;
		telechips,input_buffer_enable;
    };

    m1dai3_dai3_idle: m1dai3_dai3_idle{
        telechips,pins = "gpe-10";
        telechips,pin-function = <0>;
	telechips,output-low = <0>;
    };

/*****************************************************
* Stereo DAI Port_0 m0:Stereo, dai0:port0
******************************************************/

    m0dai0_mclk: m0dai0_mclk{
        telechips,pins = "gpc-25";
        telechips,pin-function = <2>;
		telechips,input_buffer_enable;
    };

    m0dai0_mclk_idle: m0dai0_mclk_idle{
        telechips,pins = "gpc-25";
        telechips,pin-function = <0>;
	telechips,output-low = <0>;
    };

    m0dai0_bclk: m0dai0_bclk{
        telechips,pins = "gpc-26";
        telechips,pin-function = <2>;
		telechips,input_buffer_enable;
    };

    m0dai0_bclk_idle: m0dai0_bclk_idle{
        telechips,pins = "gpc-26";
        telechips,pin-function = <0>;
	telechips,output-low = <0>;
    };

    m0dai0_lrck: m0dai0_lrck{
        telechips,pins = "gpc-27";
        telechips,pin-function = <2>;
		telechips,input_buffer_enable;
    };

    m0dai0_lrck_idle: m0dai0_lrck_idle{
        telechips,pins = "gpc-27";
        telechips,pin-function = <0>;
	telechips,output-low = <0>;
    };

    m0dai0_dao0: m0dai0_dao0{
        telechips,pins = "gpc-28";
        telechips,pin-function = <2>;
    };

    m0dai0_dao0_idle: m0dai0_dao0_idle{
        telechips,pins = "gpc-28";
        telechips,pin-function = <0>;
	telechips,output-low = <0>;
    };

    m0dai0_dai0: m0dai0_dai0{
        telechips,pins = "gpc-29";
        telechips,pin-function = <2>;
		telechips,input_buffer_enable;
    };

    m0dai0_dai0_idle: m0dai0_dai0_idle{
        telechips,pins = "gpc-29";
        telechips,pin-function = <0>;
	telechips,output-low = <0>;
    };

/*****************************************************
* Stereo DAI Port_1 m0:Stereo, dai1:port1
******************************************************/

    m0dai1_mclk: m0dai1_mclk{
        telechips,pins = "gpg-0";
        telechips,pin-function = <2>;
		telechips,input_buffer_enable;
    };

    m0dai1_mclk_idle: m0dai1_mclk_idle{
        telechips,pins = "gpg-0";
        telechips,pin-function = <0>;
		telechips,output-low = <0>;
    };

    m0dai1_bclk: m0dai1_bclk{
        telechips,pins = "gpg-1";
        telechips,pin-function = <2>;
		telechips,input_buffer_enable;
    };

    m0dai1_bclk_idle: m0dai1_bclk_idle{
        telechips,pins = "gpg-1";
        telechips,pin-function = <0>;
		telechips,output-low = <0>;
    };

    m0dai1_lrck: m0dai1_lrck{
        telechips,pins = "gpg-2";
        telechips,pin-function = <2>;
		telechips,input_buffer_enable;
    };

    m0dai1_lrck_idle: m0dai1_lrck_idle{
        telechips,pins = "gpg-2";
        telechips,pin-function = <0>;
		telechips,output-low = <0>;
    };

    m0dai1_dao0: m0dai1_dao0{
        telechips,pins = "gpg-3";
        telechips,pin-function = <2>;
    };

    m0dai1_dao0_idle: m0dai1_dao0_idle{
        telechips,pins = "gpg-3";
        telechips,pin-function = <0>;
		telechips,output-low = <0>;
    };

    m0dai1_dai0: m0dai1_dai0{
        telechips,pins = "gpg-4";
        telechips,pin-function = <2>;
		telechips,input_buffer_enable;
    };

    m0dai1_dai0_idle: m0dai1_dai0_idle{
        telechips,pins = "gpg-4";
        telechips,pin-function = <0>;
		telechips,output-low = <0>;
    };
	mc_vol: mc_vol {
		//telechips,pins = "gpma-5", "gpma-6";	//Set gpio to match device
												//Interruptable gpio should be used
		telechips,pin-function = <0>;
		telechips,input-enable;
		telechips,input_buffer_enable;
	};

	mc_ctr: mc_ctr {
		//telechips,pins = "gpma-7", "gpma-8";	//Set gpio to match device
												//Interruptable gpio should be used
		telechips,pin-function = <0>;
		telechips,input-enable;
		telechips,input_buffer_enable;
	};

	/* LCD POWER PORT 1 */
	lcd_port_default1:lcd_port_default1 {
		telechips,pins = "gpa-21", "gpg-6", "gph-6";
		telechips,pin-function = <0>;
		telechips,no-pull;
	};

	lcd_port_power_on1:lcd_port_power_on1 {
		telechips,pins = "gpa-21";
		telechips,pin-function = <0>;
		telechips,output-high;
	};
	lcd_port_power_off1:lcd_port_power_off1 {
		telechips,pins = "gpa-21";
		telechips,pin-function = <0>;
		telechips,output-low;
	};
	lcd_port_reset_on1:lcd_port_reset_on1 {
		telechips,pins = "gpg-6";
		telechips,pin-function = <0>;
		telechips,output-low;
	};
	lcd_port_reset_off1:lcd_port_reset_off1 {
		telechips,pins = "gpg-6";
		telechips,pin-function = <0>;
		telechips,output-high;
	};
	lcd_port_blk_on1:lcd_port_blk_on1 {
		telechips,pins = "gph-6";
		telechips,pin-function = <0>;
		telechips,output-high;
	};
	lcd_port_blk_off1:lcd_port_blk_off1 {
		telechips,pins = "gph-6";
		telechips,pin-function = <0>;
		telechips,output-low;
	};

	/* LCD POWER PORT 2 */
	lcd_port_default2:lcd_port_default2 {
		telechips,pins = "gpmb-28", "gpc-12", "gph-7";
		telechips,pin-function = <0>;
		telechips,no-pull;
	};
	/* LVDS power on */
	lcd_port_power_on2:lcd_port_power_on2 {
		telechips,pins = "gpmb-28";
		telechips,pin-function = <0>;
		telechips,output-high;
	};
	lcd_port_power_off2:lcd_port_power_off2 {
		telechips,pins = "gpmb-28";
		telechips,pin-function = <0>;
		telechips,output-low;
	};
	lcd_port_reset_on2:lcd_port_reset_on2 {
		telechips,pins = "gpc-12";
		telechips,pin-function = <0>;
		telechips,output-low;
	};
	lcd_port_reset_off2:lcd_port_reset_off2 {
		telechips,pins = "gpc-12";
		telechips,pin-function = <0>;
		telechips,output-high;
	};
	lcd_port_blk_on2:lcd_port_blk_on2 {
		telechips,pins = "gph-7";
		telechips,pin-function = <0>;
		telechips,output-high;
	};
	lcd_port_blk_off2:lcd_port_blk_off2 {
		telechips,pins = "gph-7";
		telechips,pin-function = <0>;
		telechips,output-low;
	};

	/* LCD POWER PORT 3 */
	lcd_port_default3:lcd_port_default3 {
		telechips,pins = "gpc-9", "gpc-8", "gpmb-29";
		telechips,pin-function = <0>;
		telechips,no-pull;
	};
	/* LVDS power on */
	lcd_port_power_on3:lcd_port_power_on3 {
		telechips,pins = "gpc-9";
		telechips,pin-function = <0>;
		telechips,output-high;
	};
	lcd_port_power_off3:lcd_port_power_off3 {
		telechips,pins = "gpc-9";
		telechips,pin-function = <0>;
		telechips,output-low;
	};
	lcd_port_reset_on3:lcd_port_reset_on3 {
		telechips,pins = "gpc-8";
		telechips,pin-function = <0>;
		telechips,output-low;
	};
	lcd_port_reset_off3:lcd_port_reset_off3 {
		telechips,pins = "gpc-8";
		telechips,pin-function = <0>;
		telechips,output-high;
	};
	lcd_port_blk_on3:lcd_port_blk_on3 {
		telechips,pins = "gpmb-29";
		telechips,pin-function = <0>;
		telechips,output-high;
	};
	lcd_port_blk_off3:lcd_port_blk_off3 {
		telechips,pins = "gpmb-29";
		telechips,pin-function = <0>;
		telechips,output-low;
	};

	/* LCD POWER PORT 4 */
	lcd_port_default4:lcd_port_default4 {
		telechips,pins = "gpc-23", "gpc-25", "gpc-21";
		telechips,pin-function = <0>;
		telechips,no-pull;
	};
	/* LVDS power on */
	lcd_port_power_on4:lcd_port_power_on4 {
		telechips,pins = "gpc-23";
		telechips,pin-function = <0>;
		telechips,output-high;
	};
	lcd_port_power_off4:lcd_port_power_off4 {
		telechips,pins = "gpc-23";
		telechips,pin-function = <0>;
		telechips,output-low;
	};
	lcd_port_reset_on4:lcd_port_reset_on4 {
		telechips,pins = "gpc-25";
		telechips,pin-function = <0>;
		telechips,output-low;
	};
	lcd_port_reset_off4:lcd_port_reset_off4 {
		telechips,pins = "gpc-25";
		telechips,pin-function = <0>;
		telechips,output-high;
	};
	lcd_port_blk_on4:lcd_port_blk_on4 {
		telechips,pins = "gpc-21";
		telechips,pin-function = <0>;
		telechips,output-high;
	};
	lcd_port_blk_off4:lcd_port_blk_off4 {
		telechips,pins = "gpc-21";
		telechips,pin-function = <0>;
		telechips,output-low;
	};
};

&uart4 {
	pinctrl-names = "default";
	pinctrl-0 = <&uart9_data>;
	status = "okay";
};

&i2c7 {
	#address-cells = <1>;
	#size-cells = <0>;
	status = "okay";
	port-mux = <12>;
	pinctrl-names = "default";
	pinctrl-0 = <&i2c12_bus>;

	/* video decoder using parallel interface output */
	adv7182: adv7182@21 {
		status		= "okay";
		compatible	= "adi,adv7182";
		pinctrl-names	= "default";
		pinctrl-0	= <&cam0_clk &cam0_data_8bit>;
		rst-gpios	= <&gpb 14 0>;
		reg		= <0x21>;	// 0x42 >> 1
		port {
			adv7182_out: endpoint {
				remote-endpoint = <&videoinput0_in>;
				io-direction	= "output";
				bus-width	= <8>;
			};
		};
	};

#if !defined(USE_FHD_VIDEOSOURCES)
#if defined(USE_ARXXXX)
	arxxxx: arxxxx@50 {
		status		= "okay";
		compatible	= "onnn,arxxxx";
		reg		= <0x50>;
		port {
			arxxxx_out: endpoint {
				remote-endpoint = <&max96701_in>;
				io-direction	= "output";
			};
		};
	};
#elif defined(USE_AR0147)
	/*
	 * ISPless camera module.
	 * mcnex(for ecarx demo) camera module: max96701, max9286
	 * sekonix(for mobis svm) camera module: max96701, max96712
	 */
	ar0147: ar0147@10 {
		/* Camera Image Sensor */
		status		= "okay";
		compatible	= "onnn,ar0147";
		reg		= <0x10>;
		port {
			ar0147_out: endpoint {
				remote-endpoint = <&max96701_in>;
				io-direction	= "output";
			};
		};
	};
#endif

	/* HD camera module & max9286 using MIPI CSI2 output */
	max96701: max96701@40 {
		/* serializer */
		status		= "okay";
		compatible	= "maxim,max96701";
		reg		= <0x40>;
		ports {
			#address-cells = <1>;
			#size-cells = <0>;
			port@0 {
				reg = <0>;
				max96701_in: endpoint {
#if defined(USE_ARXXXX)
					remote-endpoint = <&arxxxx_out>;
#elif defined(USE_AR0147)
					remote-endpoint = <&ar0147_out>;
#endif
					io-direction	= "input";
				};
			};
			port@1 {
				reg = <1>;
				max96701_out: endpoint {
					remote-endpoint = <&max9286_in0>;
					io-direction	= "output";
				};
			};
		};
	};

	max9286: max9286@48 {
		/* deserializer */
		status		= "okay";
		compatible	= "maxim,max9286";
		pwd-gpios	= <&gpg 5 1>;
		intb-gpios	= <&gph 11 1>;
		//rst-gpios	= <&gpb 15 1>;  /* mcnex module sensor */
		reg		= <0x48>;	// 0x90 >> 1
		ports {
			#address-cells = <1>;
			#size-cells = <0>;
			/*
			 * 0 ~ 3
			 * input ports. The number is matched with VC
			 *
			 * 4
			 * output port.
			 */
			port@0 {
				reg = <0>;
				max9286_in0: endpoint {
					remote-endpoint = <&max96701_out>;
					io-direction	= "input";
					channel		= <0>;
				};
			};
			port@1 {
				reg = <1>;
				max9286_in1: endpoint {
					remote-endpoint = <&max96701_out>;
					io-direction	= "input";
					channel		= <1>;
				};
			};
			port@2 {
				reg = <2>;
				max9286_in2: endpoint {
					remote-endpoint = <&max96701_out>;
					io-direction	= "input";
					channel		= <2>;
				};
			};
			port@3 {
				reg = <3>;
				max9286_in3: endpoint {
					remote-endpoint = <&max96701_out>;
					io-direction	= "input";
					channel		= <3>;
				};
			};
			port@4 {
				reg = <4>;
				max9286_out: endpoint {
					remote-endpoint = <&mipi_csi2_0_in>;
					io-direction	= "output";
				};
			};
		};
	};
#else

	/* FHD camera module & max96712 using MIPI CSI2 output */
	cxd5700: cxd5700@18 {
		/* ISP of camera module */
		status		= "okay";
		compatible	= "sony,cxd5700";
		reg		= <0x18>;
		ports {
			#address-cells = <1>;
			#size-cells = <0>;
			port@0 {
				reg = <0>;
				cxd5700_out: endpoint {
					remote-endpoint = <&max9275_in>;
					io-direction	= "output";
				};
			};
		};
	};

	max9275: max9275@40 {
		/* serializer */
		status		= "okay";
		compatible	= "maxim,max9275";
		reg		= <0x40>;
		ports {
			#address-cells = <1>;
			#size-cells = <0>;
			port@0 {
				reg = <0>;
				max9275_in: endpoint {
					remote-endpoint = <&cxd5700_out>;
					io-direction	= "input";
				};
			};
			port@1 {
				reg = <1>;
				max9275_out: endpoint {
					remote-endpoint = <&max96712_in0>;
					io-direction	= "output";
				};
			};
		};
	};

	max96712: max96712@2a {
		/* deserializer */
		status		= "okay";
		compatible	= "maxim,max96712";
		pwd-gpios	= <&gpg 5 1>;
		intb-gpios	= <&gph 11 1>;
		reg		= <0x2A>;
		ports {
			#address-cells = <1>;
			#size-cells = <0>;
			/*
			 * 0 ~ 3
			 * input ports. The number is matched with VC
			 *
			 * 4
			 * output port.
			 */
			port@0 {
				reg = <0>;
				max96712_in0: endpoint {
					remote-endpoint = <&max9275_out>;
					io-direction	= "input";
					channel		= <0>;
				};
			};
			port@1 {
				reg = <1>;
				max96712_in1: endpoint {
					remote-endpoint = <&max9275_out>;
					io-direction	= "input";
					channel		= <1>;
				};
			};
			port@2 {
				reg = <2>;
				max96712_in2: endpoint {
					remote-endpoint = <&max9275_out>;
					io-direction	= "input";
					channel		= <2>;
				};
			};
			port@3 {
				reg = <3>;
				max96712_in3: endpoint {
					remote-endpoint = <&max9275_out>;
					io-direction	= "input";
					channel		= <3>;
				};
			};
			port@4 {
				reg = <4>;
				max96712_out: endpoint {
					remote-endpoint = <&mipi_csi2_0_in>;
					io-direction	= "output";
				};
			};
		};
	};
#endif//!defined(USE_FHD_VIDEOSOURCES)
};

&gpsb0 {
	status = "disabled";
	gpsb-port = <22>;
	pinctrl-names = "idle", "active";
	pinctrl-0 = <&gpsb22_bus_idle>;
	pinctrl-1 = <&gpsb22_bus_spi>;

	/* cs-gpios */
	cs-gpios = <&gpg 8 0>,<&gpa 30 0>;

	#address-cells = <1>;
	#size-cells = <0>;
	spidev@0 {
		compatible = "rohm,dh2228fv";
		reg = <0>;
		spi-max-frequency = <20000000>;
	};
	spidev@1 {
		compatible = "rohm,dh2228fv";
		reg = <1>;
		spi-max-frequency = <20000000>;
	};
};

//This is for SDR solution.
&pinctrl {
	m1dai1_bclk: m1dai1_bclk {
		 telechips,schmitt-input;
	};
	m1dai1_lrck: m1dai1_lrck {
		 telechips,schmitt-input;
	};
	m1dai1_dai0: m1dai1_dai0 {
		 telechips,schmitt-input;
	};
	m1dai1_dai1: m1dai1_dai1 {
		 telechips,schmitt-input;
	};
	m1dai1_dai2: m1dai1_dai2 {
		 telechips,schmitt-input;
	};
	m1dai1_dai3: m1dai1_dai3 {
		 telechips,schmitt-input;
	};
	m1dai0_bclk: m1dai0_bclk {
		 telechips,schmitt-input;
	};
	m1dai0_lrck: m1dai0_lrck {
		 telechips,schmitt-input;
	};
	m1dai0_dai0: m1dai0_dai0 {
		 telechips,schmitt-input;
	};
	m1dai0_dai1: m1dai0_dai1 {
		 telechips,schmitt-input;
	};
	m1dai0_dai2: m1dai0_dai2 {
		 telechips,schmitt-input;
	};
	m1dai0_dai3: m1dai0_dai3 {
		 telechips,schmitt-input;
	};
};
/* sdr */
&i2s0 {
	compatible = "telechips,sdr";
	dev-name = "tcc-iq01";
	pinctrl-names = "default", "idle";
	pinctrl-0 = <&m1dai1_bclk &m1dai1_lrck &m1dai1_dai0 &m1dai1_dai1 &m1dai1_dai2 &m1dai1_dai3>;
	pinctrl-1 = <&m1dai1_bclk_idle &m1dai1_lrck_idle &m1dai1_dai0_idle &m1dai1_dai1_idle &m1dai1_dai2_idle &m1dai1_dai3_idle>;
	status = "okay";
};

&i2s1 {
	compatible = "telechips,sdr";
	dev-name = "tcc-iq23";
	pinctrl-names = "default", "idle";
	pinctrl-0 = <&m1dai0_bclk &m1dai0_lrck &m1dai0_dai0 &m1dai0_dai1>;
	pinctrl-1 = <&m1dai0_bclk_idle &m1dai0_lrck_idle &m1dai0_dai0_idle &m1dai0_dai1_idle>;
	status = "okay";
};

&i2s4 {
	compatible = "telechips,sdr";
	dev-name = "tcc-hdr-blend";
	pinctrl-names = "default", "idle";
	pinctrl-0 = <&m0dai1_bclk &m0dai1_lrck &m0dai1_dai0>;
	pinctrl-1 = <&m0dai1_bclk_idle &m0dai1_lrck_idle &m0dai1_dai0_idle>;
	status = "okay";
};
/* USB 2.0 Host */
&ehci_phy {
	status = "okay";
	vbus-ctrl-able;
	vbus-supply = <&vbus_supply_ehci>;
};

&ehci {
	status = "okay";
	hcd_id = <0>;
	phy-type = <1>;	    //pico phy = 1, nano phy = 0
	TXVRT = <0xB>;
	TXRISET = <0x3>;
	TXAT = <0x1>;
};

&ohci {
	status = "okay";
};

&rotary_encoder0 {
	compatible = "rotary-encoder";
	status = "disable";                  //To use it, change the status from disable to okay
	//pinctrl-names = "default";
	//pinctrl-0 = <&mc_vol>;			//Set gpio to match device
										//Interruptable gpio should be used
	//gpios = <&gpma 5 1>, <&gpma 6 1>;	//Set gpio to match device
										//Interruptable gpio should be used
	linux,axis = <0>;
	rotary-encoder,relative-axis;
};

&rotary_encoder1 {
	compatible = "rotary-encoder";
	status = "disable";                 //To use it, change the status from disable to okay
	pinctrl-names = "default";
	//pinctrl-0 = <&mc_ctr>;			//Set gpio to match device
										//Interruptable gpio should be used
	//gpios = <&gpma 7 1>, <&gpma 8 1>;	//Set gpio to match device
										//Interruptable gpio should be used
	linux,axis = <0>;
	rotary-encoder,relative-axis;
};
