# Summary

* [Introduction](README.md)
* [HDL](01.hdl.md)
* [Verilog](02.verilog.md)
* [Logic Circuits in Verilog](03.logic-circuits-in-verilog.md)
* [Verilog Syntax](04.verilog-syntax.md)
* [Behavioral Specification](05.behavioral-specification.md)
* [Arithmetic Circuit Design in Verilog](06.arithmetic-circuit-design-in-verilog.md)
* [Using Vectored Signals](07.using-vectored-signals.md)
* [Using a Generic Specification](08.using-a-generic-specification.md)
* [Nets and Variables in Verilog](09.nets-and-variables-in-verilog.md)
* [Arithmetic Assignment Statements](arithmetic-assignment-statements.md)

