 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : worker
Version: O-2018.06
Date   : Sun Jan 12 20:59:51 2020
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: ss0p95v125c   Library: saed32hvt_ss0p95v125c
Wire Load Model Mode: enclosed

  Startpoint: part_reg_reg_3__7_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: res4_comp_reg_3_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  worker             140000                saed32hvt_ss0p95v125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                  0.0000     0.0000
  clock network delay (ideal)            0.0000     0.0000
  part_reg_reg_3__7_/CLK (DFFX1_HVT)     0.0000 #   0.0000 r
  part_reg_reg_3__7_/Q (DFFX1_HVT)       0.2174     0.2174 f
  U10539/Y (NAND2X0_HVT)                 0.0626     0.2800 r
  U10290/Y (NAND2X0_HVT)                 0.0802     0.3602 f
  U10289/Y (NAND2X0_HVT)                 0.0834     0.4436 r
  U11104/Y (NAND4X0_HVT)                 0.0831     0.5267 f
  U10221/Y (AND3X1_HVT)                  0.1751     0.7018 f
  U11120/Y (MUX21X1_HVT)                 0.1719     0.8737 r
  U11125/Y (NAND2X0_HVT)                 0.0649     0.9386 f
  U10284/Y (NAND2X0_HVT)                 0.0556     0.9942 r
  U10460/Y (AO22X1_HVT)                  0.0916     1.0858 r
  U10459/Y (NAND2X0_HVT)                 0.0513     1.1371 f
  U10302/Y (NAND2X0_HVT)                 0.0514     1.1885 r
  U10301/Y (AO21X1_HVT)                  0.1014     1.2899 r
  U10216/Y (INVX1_HVT)                   0.0822     1.3721 f
  U10319/Y (NAND2X0_HVT)                 0.0656     1.4377 r
  U10223/Y (NAND2X0_HVT)                 0.0782     1.5159 f
  U10222/Y (NAND2X0_HVT)                 0.0879     1.6038 r
  U11203/CO (FADDX1_HVT)                 0.1318     1.7357 r
  U10336/Y (NAND2X0_HVT)                 0.0684     1.8041 f
  U10334/Y (AO22X1_HVT)                  0.1829     1.9870 f
  U11218/Y (MUX21X1_HVT)                 0.1762     2.1632 r
  U10226/Y (OA22X1_HVT)                  0.1220     2.2852 r
  U10431/Y (AND3X1_HVT)                  0.0912     2.3764 r
  U10309/Y (AO22X2_HVT)                  0.1656     2.5420 r
  U10263/Y (INVX1_HVT)                   0.0548     2.5968 f
  U10225/Y (AO22X1_HVT)                  0.0870     2.6838 f
  U10224/Y (NAND3X0_HVT)                 0.0429     2.7267 r
  U10441/Y (NAND2X0_HVT)                 0.0572     2.7839 f
  U10440/Y (NAND2X0_HVT)                 0.0539     2.8378 r
  U10438/Y (NAND3X0_HVT)                 0.1075     2.9453 f
  U10228/Y (INVX1_HVT)                   0.0538     2.9991 r
  U15314/Y (OA21X1_HVT)                  0.1057     3.1048 r
  res4_comp_reg_3_/D (DFFX1_HVT)         0.0000     3.1048 r
  data arrival time                                 3.1048

  clock clk (rise edge)                  3.2000     3.2000
  clock network delay (ideal)            0.0000     3.2000
  res4_comp_reg_3_/CLK (DFFX1_HVT)       0.0000     3.2000 r
  library setup time                    -0.0930     3.1070
  data required time                                3.1070
  -----------------------------------------------------------
  data required time                                3.1070
  data arrival time                                -3.1048
  -----------------------------------------------------------
  slack (MET)                                       0.0022


1
