#-----------------------------------------------------------
# Vivado v2018.1 (64-bit)
# SW Build 2188600 on Wed Apr  4 18:39:19 MDT 2018
# IP Build 2185939 on Wed Apr  4 20:55:05 MDT 2018
# Start of session at: Mon Sep 12 20:12:37 2022
# Process ID: 100576
# Current directory: /home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.runs/synth_1
# Command line: vivado -log z920_nvdla_ps_wrapper.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source z920_nvdla_ps_wrapper.tcl
# Log file: /home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.runs/synth_1/z920_nvdla_ps_wrapper.vds
# Journal file: /home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.runs/synth_1/vivado.jou
#-----------------------------------------------------------
source z920_nvdla_ps_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2018.1/data/ip'.
add_files: Time (s): cpu = 00:00:19 ; elapsed = 00:00:32 . Memory (MB): peak = 1552.926 ; gain = 349.961 ; free physical = 58074 ; free virtual = 370633
Command: synth_design -top z920_nvdla_ps_wrapper -part xczu19eg-ffvc1760-2-e
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xczu19eg'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xczu19eg'
INFO: [Common 17-1540] The version limit for your license is '2018.12' and has expired for new software. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 100874 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:14 ; elapsed = 00:00:32 . Memory (MB): peak = 1831.203 ; gain = 0.000 ; free physical = 57896 ; free virtual = 370455
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'z920_nvdla_ps_wrapper' [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/hdl/z920_nvdla_ps_wrapper.v:12]
INFO: [Synth 8-6157] synthesizing module 'z920_nvdla_ps' [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/synth/z920_nvdla_ps.v:4060]
INFO: [Synth 8-6157] synthesizing module 'NVDLA_system_imp_1WJXOGF' [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/synth/z920_nvdla_ps.v:12]
INFO: [Synth 8-6157] synthesizing module 'z920_nvdla_ps_NV_nvdla_wrapper_1_0' [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ip/z920_nvdla_ps_NV_nvdla_wrapper_1_0/synth/z920_nvdla_ps_NV_nvdla_wrapper_1_0.v:56]
INFO: [Synth 8-6157] synthesizing module 'NV_nvdla_wrapper' [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/4fb3/sources_1/imports/nvdla_rtl/NV_nvdla_wrapper.v:1]
INFO: [Synth 8-6157] synthesizing module 'NV_NVDLA_apb2csb' [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/4fb3/sources_1/imports/nvdla_rtl/vmod/nvdla/apb2csb/NV_NVDLA_apb2csb.v:9]
INFO: [Synth 8-6155] done synthesizing module 'NV_NVDLA_apb2csb' (1#1) [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/4fb3/sources_1/imports/nvdla_rtl/vmod/nvdla/apb2csb/NV_NVDLA_apb2csb.v:9]
INFO: [Synth 8-6157] synthesizing module 'NV_nvdla' [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/4fb3/sources_1/imports/nvdla_rtl/vmod/nvdla/top/NV_nvdla.v:57]
INFO: [Synth 8-6157] synthesizing module 'NV_NVDLA_partition_o' [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/4fb3/sources_1/imports/nvdla_rtl/vmod/nvdla/top/NV_NVDLA_partition_o.v:47]
INFO: [Synth 8-6157] synthesizing module 'NV_NVDLA_core_reset' [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/4fb3/sources_1/imports/nvdla_rtl/vmod/nvdla/car/NV_NVDLA_core_reset.v:9]
INFO: [Synth 8-6157] synthesizing module 'sync_reset' [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/4fb3/sources_1/imports/nvdla_rtl/vmod/vlibs/sync_reset.v:9]
INFO: [Synth 8-6157] synthesizing module 'NV_BLKBOX_SRC0' [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/4fb3/sources_1/imports/nvdla_rtl/vmod/vlibs/NV_BLKBOX_SRC0.v:9]
INFO: [Synth 8-6155] done synthesizing module 'NV_BLKBOX_SRC0' (2#1) [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/4fb3/sources_1/imports/nvdla_rtl/vmod/vlibs/NV_BLKBOX_SRC0.v:9]
INFO: [Synth 8-6157] synthesizing module 'OR2D1' [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/4fb3/sources_1/imports/nvdla_rtl/vmod/vlibs/OR2D1.v:9]
INFO: [Synth 8-6155] done synthesizing module 'OR2D1' (3#1) [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/4fb3/sources_1/imports/nvdla_rtl/vmod/vlibs/OR2D1.v:9]
INFO: [Synth 8-6157] synthesizing module 'MUX2D4' [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/4fb3/sources_1/imports/nvdla_rtl/vmod/vlibs/MUX2D4.v:9]
INFO: [Synth 8-6155] done synthesizing module 'MUX2D4' (4#1) [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/4fb3/sources_1/imports/nvdla_rtl/vmod/vlibs/MUX2D4.v:9]
INFO: [Synth 8-6157] synthesizing module 'p_SSYNC2DO_C_PP' [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/4fb3/sources_1/imports/nvdla_rtl/vmod/vlibs/p_SSYNC2DO_C_PP.v:9]
INFO: [Synth 8-6155] done synthesizing module 'p_SSYNC2DO_C_PP' (5#1) [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/4fb3/sources_1/imports/nvdla_rtl/vmod/vlibs/p_SSYNC2DO_C_PP.v:9]
INFO: [Synth 8-6155] done synthesizing module 'sync_reset' (6#1) [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/4fb3/sources_1/imports/nvdla_rtl/vmod/vlibs/sync_reset.v:9]
INFO: [Synth 8-6155] done synthesizing module 'NV_NVDLA_core_reset' (7#1) [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/4fb3/sources_1/imports/nvdla_rtl/vmod/nvdla/car/NV_NVDLA_core_reset.v:9]
INFO: [Synth 8-6157] synthesizing module 'NV_NVDLA_reset' [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/4fb3/sources_1/imports/nvdla_rtl/vmod/nvdla/car/NV_NVDLA_reset.v:9]
INFO: [Synth 8-6155] done synthesizing module 'NV_NVDLA_reset' (8#1) [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/4fb3/sources_1/imports/nvdla_rtl/vmod/nvdla/car/NV_NVDLA_reset.v:9]
INFO: [Synth 8-6157] synthesizing module 'NV_NVDLA_sync3d' [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/4fb3/sources_1/imports/nvdla_rtl/vmod/nvdla/car/NV_NVDLA_sync3d.v:9]
INFO: [Synth 8-6157] synthesizing module 'MUX2HDD2' [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/4fb3/sources_1/imports/nvdla_rtl/vmod/vlibs/MUX2HDD2.v:9]
INFO: [Synth 8-6155] done synthesizing module 'MUX2HDD2' (9#1) [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/4fb3/sources_1/imports/nvdla_rtl/vmod/vlibs/MUX2HDD2.v:9]
INFO: [Synth 8-6157] synthesizing module 'sync3d' [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/4fb3/sources_1/imports/nvdla_rtl/vmod/vlibs/sync3d.v:9]
INFO: [Synth 8-6157] synthesizing module 'p_SSYNC3DO' [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/4fb3/sources_1/imports/nvdla_rtl/vmod/vlibs/p_SSYNC3DO.v:9]
INFO: [Synth 8-6155] done synthesizing module 'p_SSYNC3DO' (10#1) [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/4fb3/sources_1/imports/nvdla_rtl/vmod/vlibs/p_SSYNC3DO.v:9]
INFO: [Synth 8-6155] done synthesizing module 'sync3d' (11#1) [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/4fb3/sources_1/imports/nvdla_rtl/vmod/vlibs/sync3d.v:9]
INFO: [Synth 8-6155] done synthesizing module 'NV_NVDLA_sync3d' (12#1) [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/4fb3/sources_1/imports/nvdla_rtl/vmod/nvdla/car/NV_NVDLA_sync3d.v:9]
INFO: [Synth 8-6157] synthesizing module 'NV_NVDLA_sync3d_s' [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/4fb3/sources_1/imports/nvdla_rtl/vmod/nvdla/car/NV_NVDLA_sync3d_s.v:9]
INFO: [Synth 8-6157] synthesizing module 'sync3d_s_ppp' [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/4fb3/sources_1/imports/nvdla_rtl/vmod/vlibs/sync3d_s_ppp.v:9]
INFO: [Synth 8-6157] synthesizing module 'p_SSYNC3DO_S_PPP' [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/4fb3/sources_1/imports/nvdla_rtl/vmod/vlibs/p_SSYNC3DO_S_PPP.v:9]
INFO: [Synth 8-6155] done synthesizing module 'p_SSYNC3DO_S_PPP' (13#1) [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/4fb3/sources_1/imports/nvdla_rtl/vmod/vlibs/p_SSYNC3DO_S_PPP.v:9]
INFO: [Synth 8-6155] done synthesizing module 'sync3d_s_ppp' (14#1) [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/4fb3/sources_1/imports/nvdla_rtl/vmod/vlibs/sync3d_s_ppp.v:9]
INFO: [Synth 8-6155] done synthesizing module 'NV_NVDLA_sync3d_s' (15#1) [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/4fb3/sources_1/imports/nvdla_rtl/vmod/nvdla/car/NV_NVDLA_sync3d_s.v:9]
INFO: [Synth 8-6157] synthesizing module 'NV_NVDLA_cfgrom' [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/4fb3/sources_1/imports/nvdla_rtl/vmod/nvdla/cfgrom/NV_NVDLA_cfgrom.v:10]
INFO: [Synth 8-6157] synthesizing module 'NV_NVDLA_CFGROM_rom' [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/4fb3/sources_1/imports/nvdla_rtl/vmod/nvdla/cfgrom/NV_NVDLA_CFGROM_rom.v:116]
INFO: [Synth 8-6155] done synthesizing module 'NV_NVDLA_CFGROM_rom' (16#1) [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/4fb3/sources_1/imports/nvdla_rtl/vmod/nvdla/cfgrom/NV_NVDLA_CFGROM_rom.v:116]
INFO: [Synth 8-6155] done synthesizing module 'NV_NVDLA_cfgrom' (17#1) [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/4fb3/sources_1/imports/nvdla_rtl/vmod/nvdla/cfgrom/NV_NVDLA_cfgrom.v:10]
INFO: [Synth 8-6157] synthesizing module 'NV_NVDLA_csb_master' [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/4fb3/sources_1/imports/nvdla_rtl/vmod/nvdla/csb_master/NV_NVDLA_csb_master.v:10]
INFO: [Synth 8-6157] synthesizing module 'NV_NVDLA_CSB_MASTER_falcon2csb_fifo' [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/4fb3/sources_1/imports/nvdla_rtl/vmod/nvdla/csb_master/NV_NVDLA_CSB_MASTER_falcon2csb_fifo.v:11]
INFO: [Synth 8-6157] synthesizing module 'oneHotClk_async_write_clock' [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/4fb3/sources_1/imports/nvdla_rtl/vmod/vlibs/oneHotClk_async_write_clock.v:10]
INFO: [Synth 8-6155] done synthesizing module 'oneHotClk_async_write_clock' (18#1) [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/4fb3/sources_1/imports/nvdla_rtl/vmod/vlibs/oneHotClk_async_write_clock.v:10]
INFO: [Synth 8-6157] synthesizing module 'NV_CLK_gate_power' [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/4fb3/sources_1/imports/nvdla_rtl/vmod/vlibs/NV_CLK_gate_power.v:9]
INFO: [Synth 8-6155] done synthesizing module 'NV_CLK_gate_power' (19#1) [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/4fb3/sources_1/imports/nvdla_rtl/vmod/vlibs/NV_CLK_gate_power.v:9]
INFO: [Synth 8-6157] synthesizing module 'oneHotClk_async_read_clock' [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/4fb3/sources_1/imports/nvdla_rtl/vmod/vlibs/oneHotClk_async_read_clock.v:10]
INFO: [Synth 8-6155] done synthesizing module 'oneHotClk_async_read_clock' (20#1) [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/4fb3/sources_1/imports/nvdla_rtl/vmod/vlibs/oneHotClk_async_read_clock.v:10]
INFO: [Synth 8-6157] synthesizing module 'NV_NVDLA_CSB_MASTER_falcon2csb_fifo_flopram_rwa_4x50' [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/4fb3/sources_1/imports/nvdla_rtl/vmod/nvdla/csb_master/NV_NVDLA_CSB_MASTER_falcon2csb_fifo.v:811]
INFO: [Synth 8-226] default block is never used [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/4fb3/sources_1/imports/nvdla_rtl/vmod/nvdla/csb_master/NV_NVDLA_CSB_MASTER_falcon2csb_fifo.v:911]
INFO: [Synth 8-6155] done synthesizing module 'NV_NVDLA_CSB_MASTER_falcon2csb_fifo_flopram_rwa_4x50' (21#1) [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/4fb3/sources_1/imports/nvdla_rtl/vmod/nvdla/csb_master/NV_NVDLA_CSB_MASTER_falcon2csb_fifo.v:811]
INFO: [Synth 8-6157] synthesizing module 'NV_NVDLA_CSB_MASTER_falcon2csb_fifo_gray_cntr_strict' [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/4fb3/sources_1/imports/nvdla_rtl/vmod/nvdla/csb_master/NV_NVDLA_CSB_MASTER_falcon2csb_fifo.v:991]
INFO: [Synth 8-6155] done synthesizing module 'NV_NVDLA_CSB_MASTER_falcon2csb_fifo_gray_cntr_strict' (22#1) [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/4fb3/sources_1/imports/nvdla_rtl/vmod/nvdla/csb_master/NV_NVDLA_CSB_MASTER_falcon2csb_fifo.v:991]
INFO: [Synth 8-6157] synthesizing module 'p_STRICTSYNC3DOTM_C_PPP' [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/4fb3/sources_1/imports/nvdla_rtl/vmod/vlibs/p_STRICTSYNC3DOTM_C_PPP.v:9]
INFO: [Synth 8-6157] synthesizing module 'p_SSYNC3DO_C_PPP' [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/4fb3/sources_1/imports/nvdla_rtl/vmod/vlibs/p_SSYNC3DO_C_PPP.v:9]
INFO: [Synth 8-6155] done synthesizing module 'p_SSYNC3DO_C_PPP' (23#1) [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/4fb3/sources_1/imports/nvdla_rtl/vmod/vlibs/p_SSYNC3DO_C_PPP.v:9]
INFO: [Synth 8-6155] done synthesizing module 'p_STRICTSYNC3DOTM_C_PPP' (24#1) [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/4fb3/sources_1/imports/nvdla_rtl/vmod/vlibs/p_STRICTSYNC3DOTM_C_PPP.v:9]
INFO: [Synth 8-6157] synthesizing module 'NV_NVDLA_CSB_MASTER_falcon2csb_fifo_gray_cntr' [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/4fb3/sources_1/imports/nvdla_rtl/vmod/nvdla/csb_master/NV_NVDLA_CSB_MASTER_falcon2csb_fifo.v:1013]
INFO: [Synth 8-6155] done synthesizing module 'NV_NVDLA_CSB_MASTER_falcon2csb_fifo_gray_cntr' (25#1) [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/4fb3/sources_1/imports/nvdla_rtl/vmod/nvdla/csb_master/NV_NVDLA_CSB_MASTER_falcon2csb_fifo.v:1013]
INFO: [Synth 8-6155] done synthesizing module 'NV_NVDLA_CSB_MASTER_falcon2csb_fifo' (26#1) [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/4fb3/sources_1/imports/nvdla_rtl/vmod/nvdla/csb_master/NV_NVDLA_CSB_MASTER_falcon2csb_fifo.v:11]
INFO: [Synth 8-6157] synthesizing module 'NV_NVDLA_CSB_MASTER_csb2falcon_fifo' [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/4fb3/sources_1/imports/nvdla_rtl/vmod/nvdla/csb_master/NV_NVDLA_CSB_MASTER_csb2falcon_fifo.v:11]
INFO: [Synth 8-6157] synthesizing module 'NV_NVDLA_CSB_MASTER_csb2falcon_fifo_flopram_rwa_2x34' [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/4fb3/sources_1/imports/nvdla_rtl/vmod/nvdla/csb_master/NV_NVDLA_CSB_MASTER_csb2falcon_fifo.v:553]
INFO: [Synth 8-226] default block is never used [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/4fb3/sources_1/imports/nvdla_rtl/vmod/nvdla/csb_master/NV_NVDLA_CSB_MASTER_csb2falcon_fifo.v:645]
INFO: [Synth 8-6155] done synthesizing module 'NV_NVDLA_CSB_MASTER_csb2falcon_fifo_flopram_rwa_2x34' (27#1) [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/4fb3/sources_1/imports/nvdla_rtl/vmod/nvdla/csb_master/NV_NVDLA_CSB_MASTER_csb2falcon_fifo.v:553]
INFO: [Synth 8-6157] synthesizing module 'NV_NVDLA_CSB_MASTER_csb2falcon_fifo_gray_cntr_strict' [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/4fb3/sources_1/imports/nvdla_rtl/vmod/nvdla/csb_master/NV_NVDLA_CSB_MASTER_csb2falcon_fifo.v:721]
INFO: [Synth 8-6155] done synthesizing module 'NV_NVDLA_CSB_MASTER_csb2falcon_fifo_gray_cntr_strict' (28#1) [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/4fb3/sources_1/imports/nvdla_rtl/vmod/nvdla/csb_master/NV_NVDLA_CSB_MASTER_csb2falcon_fifo.v:721]
INFO: [Synth 8-6157] synthesizing module 'NV_NVDLA_CSB_MASTER_csb2falcon_fifo_gray_cntr' [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/4fb3/sources_1/imports/nvdla_rtl/vmod/nvdla/csb_master/NV_NVDLA_CSB_MASTER_csb2falcon_fifo.v:742]
INFO: [Synth 8-6155] done synthesizing module 'NV_NVDLA_CSB_MASTER_csb2falcon_fifo_gray_cntr' (29#1) [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/4fb3/sources_1/imports/nvdla_rtl/vmod/nvdla/csb_master/NV_NVDLA_CSB_MASTER_csb2falcon_fifo.v:742]
INFO: [Synth 8-6155] done synthesizing module 'NV_NVDLA_CSB_MASTER_csb2falcon_fifo' (30#1) [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/4fb3/sources_1/imports/nvdla_rtl/vmod/nvdla/csb_master/NV_NVDLA_CSB_MASTER_csb2falcon_fifo.v:11]
INFO: [Synth 8-6155] done synthesizing module 'NV_NVDLA_csb_master' (31#1) [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/4fb3/sources_1/imports/nvdla_rtl/vmod/nvdla/csb_master/NV_NVDLA_csb_master.v:10]
INFO: [Synth 8-6157] synthesizing module 'NV_NVDLA_mcif' [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/4fb3/sources_1/imports/nvdla_rtl/vmod/nvdla/nocif/NV_NVDLA_mcif.v:16]
INFO: [Synth 8-6157] synthesizing module 'NV_NVDLA_MCIF_csb' [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/4fb3/sources_1/imports/nvdla_rtl/vmod/nvdla/nocif/NV_NVDLA_MCIF_csb.v:9]
INFO: [Synth 8-6157] synthesizing module 'NV_NVDLA_MCIF_CSB_reg' [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/4fb3/sources_1/imports/nvdla_rtl/vmod/nvdla/nocif/NV_NVDLA_MCIF_CSB_reg.v:9]
INFO: [Synth 8-6155] done synthesizing module 'NV_NVDLA_MCIF_CSB_reg' (32#1) [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/4fb3/sources_1/imports/nvdla_rtl/vmod/nvdla/nocif/NV_NVDLA_MCIF_CSB_reg.v:9]
INFO: [Synth 8-6155] done synthesizing module 'NV_NVDLA_MCIF_csb' (33#1) [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/4fb3/sources_1/imports/nvdla_rtl/vmod/nvdla/nocif/NV_NVDLA_MCIF_csb.v:9]
WARNING: [Synth 8-350] instance 'u_csb' of module 'NV_NVDLA_MCIF_csb' requires 30 connections, but only 25 given [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/4fb3/sources_1/imports/nvdla_rtl/vmod/nvdla/nocif/NV_NVDLA_mcif.v:265]
INFO: [Synth 8-6157] synthesizing module 'NV_NVDLA_MCIF_read' [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/4fb3/sources_1/imports/nvdla_rtl/vmod/nvdla/nocif/NV_NVDLA_MCIF_read.v:16]
INFO: [Synth 8-6157] synthesizing module 'NV_NVDLA_MCIF_READ_ig' [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/4fb3/sources_1/imports/nvdla_rtl/vmod/nvdla/nocif/NV_NVDLA_MCIF_READ_ig.v:17]
INFO: [Synth 8-6157] synthesizing module 'NV_NVDLA_MCIF_READ_IG_bpt' [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/4fb3/sources_1/imports/nvdla_rtl/vmod/nvdla/nocif/NV_NVDLA_MCIF_READ_IG_bpt.v:17]
INFO: [Synth 8-6157] synthesizing module 'NV_NVDLA_MCIF_READ_IG_BPT_pipe_p1' [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/4fb3/sources_1/imports/nvdla_rtl/vmod/nvdla/nocif/NV_NVDLA_MCIF_READ_IG_bpt.v:375]
INFO: [Synth 8-6155] done synthesizing module 'NV_NVDLA_MCIF_READ_IG_BPT_pipe_p1' (34#1) [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/4fb3/sources_1/imports/nvdla_rtl/vmod/nvdla/nocif/NV_NVDLA_MCIF_READ_IG_bpt.v:375]
INFO: [Synth 8-6157] synthesizing module 'NV_NVDLA_MCIF_READ_IG_BPT_pipe_p2' [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/4fb3/sources_1/imports/nvdla_rtl/vmod/nvdla/nocif/NV_NVDLA_MCIF_READ_IG_bpt.v:475]
INFO: [Synth 8-6155] done synthesizing module 'NV_NVDLA_MCIF_READ_IG_BPT_pipe_p2' (35#1) [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/4fb3/sources_1/imports/nvdla_rtl/vmod/nvdla/nocif/NV_NVDLA_MCIF_READ_IG_bpt.v:475]
INFO: [Synth 8-6155] done synthesizing module 'NV_NVDLA_MCIF_READ_IG_bpt' (36#1) [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/4fb3/sources_1/imports/nvdla_rtl/vmod/nvdla/nocif/NV_NVDLA_MCIF_READ_IG_bpt.v:17]
INFO: [Synth 8-6157] synthesizing module 'NV_NVDLA_MCIF_READ_IG_arb' [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/4fb3/sources_1/imports/nvdla_rtl/vmod/nvdla/nocif/NV_NVDLA_MCIF_READ_IG_arb.v:17]
INFO: [Synth 8-6157] synthesizing module 'NV_NVDLA_MCIF_READ_IG_ARB_pipe' [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/4fb3/sources_1/imports/nvdla_rtl/vmod/nvdla/nocif/NV_NVDLA_MCIF_READ_IG_arb.v:422]
INFO: [Synth 8-6155] done synthesizing module 'NV_NVDLA_MCIF_READ_IG_ARB_pipe' (37#1) [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/4fb3/sources_1/imports/nvdla_rtl/vmod/nvdla/nocif/NV_NVDLA_MCIF_READ_IG_arb.v:422]
INFO: [Synth 8-6157] synthesizing module 'read_ig_arb' [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/4fb3/sources_1/imports/nvdla_rtl/vmod/nvdla/nocif/NV_NVDLA_XXIF_libs.v:33]
INFO: [Synth 8-6155] done synthesizing module 'read_ig_arb' (38#1) [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/4fb3/sources_1/imports/nvdla_rtl/vmod/nvdla/nocif/NV_NVDLA_XXIF_libs.v:33]
INFO: [Synth 8-6157] synthesizing module 'NV_NVDLA_MCIF_READ_IG_ARB_pipe_out' [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/4fb3/sources_1/imports/nvdla_rtl/vmod/nvdla/nocif/NV_NVDLA_MCIF_READ_IG_arb.v:519]
INFO: [Synth 8-6155] done synthesizing module 'NV_NVDLA_MCIF_READ_IG_ARB_pipe_out' (39#1) [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/4fb3/sources_1/imports/nvdla_rtl/vmod/nvdla/nocif/NV_NVDLA_MCIF_READ_IG_arb.v:519]
INFO: [Synth 8-6155] done synthesizing module 'NV_NVDLA_MCIF_READ_IG_arb' (40#1) [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/4fb3/sources_1/imports/nvdla_rtl/vmod/nvdla/nocif/NV_NVDLA_MCIF_READ_IG_arb.v:17]
INFO: [Synth 8-6157] synthesizing module 'NV_NVDLA_MCIF_READ_IG_cvt' [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/4fb3/sources_1/imports/nvdla_rtl/vmod/nvdla/nocif/NV_NVDLA_MCIF_READ_IG_cvt.v:10]
INFO: [Synth 8-6157] synthesizing module 'NV_NVDLA_MCIF_READ_IG_CVT_pipe_p1' [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/4fb3/sources_1/imports/nvdla_rtl/vmod/nvdla/nocif/NV_NVDLA_MCIF_READ_IG_cvt.v:214]
INFO: [Synth 8-6155] done synthesizing module 'NV_NVDLA_MCIF_READ_IG_CVT_pipe_p1' (41#1) [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/4fb3/sources_1/imports/nvdla_rtl/vmod/nvdla/nocif/NV_NVDLA_MCIF_READ_IG_cvt.v:214]
INFO: [Synth 8-6155] done synthesizing module 'NV_NVDLA_MCIF_READ_IG_cvt' (42#1) [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/4fb3/sources_1/imports/nvdla_rtl/vmod/nvdla/nocif/NV_NVDLA_MCIF_READ_IG_cvt.v:10]
INFO: [Synth 8-6155] done synthesizing module 'NV_NVDLA_MCIF_READ_ig' (43#1) [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/4fb3/sources_1/imports/nvdla_rtl/vmod/nvdla/nocif/NV_NVDLA_MCIF_READ_ig.v:17]
INFO: [Synth 8-6157] synthesizing module 'NV_NVDLA_MCIF_READ_eg' [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/4fb3/sources_1/imports/nvdla_rtl/vmod/nvdla/nocif/NV_NVDLA_MCIF_READ_eg.v:18]
INFO: [Synth 8-6157] synthesizing module 'NV_NVDLA_MCIF_READ_EG_pipe_pr' [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/4fb3/sources_1/imports/nvdla_rtl/vmod/nvdla/nocif/NV_NVDLA_MCIF_READ_eg.v:525]
INFO: [Synth 8-6155] done synthesizing module 'NV_NVDLA_MCIF_READ_EG_pipe_pr' (44#1) [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/4fb3/sources_1/imports/nvdla_rtl/vmod/nvdla/nocif/NV_NVDLA_MCIF_READ_eg.v:525]
INFO: [Synth 8-6157] synthesizing module 'NV_NVDLA_MCIF_READ_EG_lat_fifo' [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/4fb3/sources_1/imports/nvdla_rtl/vmod/nvdla/nocif/NV_NVDLA_MCIF_READ_eg.v:683]
INFO: [Synth 8-6157] synthesizing module 'NV_NVDLA_MCIF_READ_EG_lat_fifo_flopram_rwsa_4x64' [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/4fb3/sources_1/imports/nvdla_rtl/vmod/nvdla/nocif/NV_NVDLA_MCIF_READ_eg.v:1251]
INFO: [Synth 8-226] default block is never used [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/4fb3/sources_1/imports/nvdla_rtl/vmod/nvdla/nocif/NV_NVDLA_MCIF_READ_eg.v:1403]
INFO: [Synth 8-6155] done synthesizing module 'NV_NVDLA_MCIF_READ_EG_lat_fifo_flopram_rwsa_4x64' (45#1) [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/4fb3/sources_1/imports/nvdla_rtl/vmod/nvdla/nocif/NV_NVDLA_MCIF_READ_eg.v:1251]
INFO: [Synth 8-6155] done synthesizing module 'NV_NVDLA_MCIF_READ_EG_lat_fifo' (46#1) [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/4fb3/sources_1/imports/nvdla_rtl/vmod/nvdla/nocif/NV_NVDLA_MCIF_READ_eg.v:683]
INFO: [Synth 8-6157] synthesizing module 'NV_NVDLA_MCIF_READ_EG_OUT_pipe' [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/4fb3/sources_1/imports/nvdla_rtl/vmod/nvdla/nocif/NV_NVDLA_MCIF_READ_eg.v:622]
INFO: [Synth 8-6155] done synthesizing module 'NV_NVDLA_MCIF_READ_EG_OUT_pipe' (47#1) [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/4fb3/sources_1/imports/nvdla_rtl/vmod/nvdla/nocif/NV_NVDLA_MCIF_READ_eg.v:622]
INFO: [Synth 8-6155] done synthesizing module 'NV_NVDLA_MCIF_READ_eg' (48#1) [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/4fb3/sources_1/imports/nvdla_rtl/vmod/nvdla/nocif/NV_NVDLA_MCIF_READ_eg.v:18]
INFO: [Synth 8-6155] done synthesizing module 'NV_NVDLA_MCIF_read' (49#1) [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/4fb3/sources_1/imports/nvdla_rtl/vmod/nvdla/nocif/NV_NVDLA_MCIF_read.v:16]
INFO: [Synth 8-6157] synthesizing module 'NV_NVDLA_MCIF_write' [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/4fb3/sources_1/imports/nvdla_rtl/vmod/nvdla/nocif/NV_NVDLA_MCIF_write.v:16]
INFO: [Synth 8-6157] synthesizing module 'NV_NVDLA_MCIF_WRITE_ig' [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/4fb3/sources_1/imports/nvdla_rtl/vmod/nvdla/nocif/NV_NVDLA_MCIF_WRITE_ig.v:17]
INFO: [Synth 8-6157] synthesizing module 'NV_NVDLA_MCIF_WRITE_IG_bpt' [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/4fb3/sources_1/imports/nvdla_rtl/vmod/nvdla/nocif/NV_NVDLA_MCIF_WRITE_IG_bpt.v:17]
INFO: [Synth 8-6157] synthesizing module 'NV_NVDLA_MCIF_WRITE_IG_BPT_pipe_p1' [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/4fb3/sources_1/imports/nvdla_rtl/vmod/nvdla/nocif/NV_NVDLA_MCIF_WRITE_IG_bpt.v:323]
INFO: [Synth 8-6155] done synthesizing module 'NV_NVDLA_MCIF_WRITE_IG_BPT_pipe_p1' (50#1) [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/4fb3/sources_1/imports/nvdla_rtl/vmod/nvdla/nocif/NV_NVDLA_MCIF_WRITE_IG_bpt.v:323]
INFO: [Synth 8-6157] synthesizing module 'NV_NVDLA_MCIF_WRITE_IG_BPT_pipe_p2' [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/4fb3/sources_1/imports/nvdla_rtl/vmod/nvdla/nocif/NV_NVDLA_MCIF_WRITE_IG_bpt.v:423]
INFO: [Synth 8-6155] done synthesizing module 'NV_NVDLA_MCIF_WRITE_IG_BPT_pipe_p2' (51#1) [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/4fb3/sources_1/imports/nvdla_rtl/vmod/nvdla/nocif/NV_NVDLA_MCIF_WRITE_IG_bpt.v:423]
INFO: [Synth 8-6157] synthesizing module 'NV_NVDLA_MCIF_WRITE_IG_BPT_pipe_p3' [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/4fb3/sources_1/imports/nvdla_rtl/vmod/nvdla/nocif/NV_NVDLA_MCIF_WRITE_IG_bpt.v:523]
INFO: [Synth 8-6155] done synthesizing module 'NV_NVDLA_MCIF_WRITE_IG_BPT_pipe_p3' (52#1) [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/4fb3/sources_1/imports/nvdla_rtl/vmod/nvdla/nocif/NV_NVDLA_MCIF_WRITE_IG_bpt.v:523]
INFO: [Synth 8-6157] synthesizing module 'NV_NVDLA_MCIF_WRITE_IG_BPT_dfifo' [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/4fb3/sources_1/imports/nvdla_rtl/vmod/nvdla/nocif/NV_NVDLA_MCIF_WRITE_IG_bpt.v:582]
INFO: [Synth 8-6155] done synthesizing module 'NV_NVDLA_MCIF_WRITE_IG_BPT_dfifo' (53#1) [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/4fb3/sources_1/imports/nvdla_rtl/vmod/nvdla/nocif/NV_NVDLA_MCIF_WRITE_IG_bpt.v:582]
INFO: [Synth 8-6155] done synthesizing module 'NV_NVDLA_MCIF_WRITE_IG_bpt' (54#1) [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/4fb3/sources_1/imports/nvdla_rtl/vmod/nvdla/nocif/NV_NVDLA_MCIF_WRITE_IG_bpt.v:17]
INFO: [Synth 8-6157] synthesizing module 'NV_NVDLA_MCIF_WRITE_IG_arb' [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/4fb3/sources_1/imports/nvdla_rtl/vmod/nvdla/nocif/NV_NVDLA_MCIF_WRITE_IG_arb.v:17]
INFO: [Synth 8-6157] synthesizing module 'NV_NVDLA_MCIF_WRITE_IG_ARB_pipe' [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/4fb3/sources_1/imports/nvdla_rtl/vmod/nvdla/nocif/NV_NVDLA_MCIF_WRITE_IG_arb.v:460]
INFO: [Synth 8-6155] done synthesizing module 'NV_NVDLA_MCIF_WRITE_IG_ARB_pipe' (55#1) [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/4fb3/sources_1/imports/nvdla_rtl/vmod/nvdla/nocif/NV_NVDLA_MCIF_WRITE_IG_arb.v:460]
INFO: [Synth 8-6157] synthesizing module 'NV_NVDLA_MCIF_WRITE_IG_ARB_dfifo' [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/4fb3/sources_1/imports/nvdla_rtl/vmod/nvdla/nocif/NV_NVDLA_MCIF_WRITE_IG_arb.v:521]
INFO: [Synth 8-6157] synthesizing module 'NV_NVDLA_MCIF_WRITE_IG_ARB_dfifo_flopram_rwsa_4x65' [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/4fb3/sources_1/imports/nvdla_rtl/vmod/nvdla/nocif/NV_NVDLA_MCIF_WRITE_IG_arb.v:851]
INFO: [Synth 8-226] default block is never used [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/4fb3/sources_1/imports/nvdla_rtl/vmod/nvdla/nocif/NV_NVDLA_MCIF_WRITE_IG_arb.v:1003]
INFO: [Synth 8-6155] done synthesizing module 'NV_NVDLA_MCIF_WRITE_IG_ARB_dfifo_flopram_rwsa_4x65' (56#1) [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/4fb3/sources_1/imports/nvdla_rtl/vmod/nvdla/nocif/NV_NVDLA_MCIF_WRITE_IG_arb.v:851]
INFO: [Synth 8-6155] done synthesizing module 'NV_NVDLA_MCIF_WRITE_IG_ARB_dfifo' (57#1) [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/4fb3/sources_1/imports/nvdla_rtl/vmod/nvdla/nocif/NV_NVDLA_MCIF_WRITE_IG_arb.v:521]
INFO: [Synth 8-6157] synthesizing module 'write_ig_arb' [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/4fb3/sources_1/imports/nvdla_rtl/vmod/nvdla/nocif/NV_NVDLA_XXIF_libs.v:3800]
INFO: [Synth 8-6155] done synthesizing module 'write_ig_arb' (58#1) [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/4fb3/sources_1/imports/nvdla_rtl/vmod/nvdla/nocif/NV_NVDLA_XXIF_libs.v:3800]
INFO: [Synth 8-6155] done synthesizing module 'NV_NVDLA_MCIF_WRITE_IG_arb' (59#1) [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/4fb3/sources_1/imports/nvdla_rtl/vmod/nvdla/nocif/NV_NVDLA_MCIF_WRITE_IG_arb.v:17]
INFO: [Synth 8-6157] synthesizing module 'NV_NVDLA_MCIF_WRITE_IG_cvt' [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/4fb3/sources_1/imports/nvdla_rtl/vmod/nvdla/nocif/NV_NVDLA_MCIF_WRITE_IG_cvt.v:17]
INFO: [Synth 8-6157] synthesizing module 'NV_NVDLA_MCIF_WRITE_IG_CVT_pipe_p1' [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/4fb3/sources_1/imports/nvdla_rtl/vmod/nvdla/nocif/NV_NVDLA_MCIF_WRITE_IG_cvt.v:439]
INFO: [Synth 8-6155] done synthesizing module 'NV_NVDLA_MCIF_WRITE_IG_CVT_pipe_p1' (60#1) [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/4fb3/sources_1/imports/nvdla_rtl/vmod/nvdla/nocif/NV_NVDLA_MCIF_WRITE_IG_cvt.v:439]
INFO: [Synth 8-6157] synthesizing module 'NV_NVDLA_MCIF_WRITE_IG_CVT_pipe_p2' [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/4fb3/sources_1/imports/nvdla_rtl/vmod/nvdla/nocif/NV_NVDLA_MCIF_WRITE_IG_cvt.v:501]
INFO: [Synth 8-6155] done synthesizing module 'NV_NVDLA_MCIF_WRITE_IG_CVT_pipe_p2' (61#1) [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/4fb3/sources_1/imports/nvdla_rtl/vmod/nvdla/nocif/NV_NVDLA_MCIF_WRITE_IG_cvt.v:501]
INFO: [Synth 8-6157] synthesizing module 'NV_NVDLA_MCIF_WRITE_IG_CVT_pipe_p3' [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/4fb3/sources_1/imports/nvdla_rtl/vmod/nvdla/nocif/NV_NVDLA_MCIF_WRITE_IG_cvt.v:563]
INFO: [Synth 8-6155] done synthesizing module 'NV_NVDLA_MCIF_WRITE_IG_CVT_pipe_p3' (62#1) [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/4fb3/sources_1/imports/nvdla_rtl/vmod/nvdla/nocif/NV_NVDLA_MCIF_WRITE_IG_cvt.v:563]
INFO: [Synth 8-6157] synthesizing module 'NV_NVDLA_MCIF_WRITE_IG_CVT_pipe_p4' [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/4fb3/sources_1/imports/nvdla_rtl/vmod/nvdla/nocif/NV_NVDLA_MCIF_WRITE_IG_cvt.v:663]
INFO: [Synth 8-6155] done synthesizing module 'NV_NVDLA_MCIF_WRITE_IG_CVT_pipe_p4' (63#1) [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/4fb3/sources_1/imports/nvdla_rtl/vmod/nvdla/nocif/NV_NVDLA_MCIF_WRITE_IG_cvt.v:663]
INFO: [Synth 8-6155] done synthesizing module 'NV_NVDLA_MCIF_WRITE_IG_cvt' (64#1) [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/4fb3/sources_1/imports/nvdla_rtl/vmod/nvdla/nocif/NV_NVDLA_MCIF_WRITE_IG_cvt.v:17]
INFO: [Synth 8-6155] done synthesizing module 'NV_NVDLA_MCIF_WRITE_ig' (65#1) [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/4fb3/sources_1/imports/nvdla_rtl/vmod/nvdla/nocif/NV_NVDLA_MCIF_WRITE_ig.v:17]
INFO: [Synth 8-6157] synthesizing module 'NV_NVDLA_MCIF_WRITE_cq' [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/4fb3/sources_1/imports/nvdla_rtl/vmod/nvdla/nocif/NV_NVDLA_MCIF_WRITE_cq.v:11]
INFO: [Synth 8-6157] synthesizing module 'nv_ram_rws_256x3' [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/4fb3/sources_1/imports/nvdla_rtl/vmod/rams/fpga/model/nv_ram_rws_256x3.v:1]
	Parameter FORCE_CONTENTION_ASSERTION_RESET_ACTIVE bound to: 1'b1 
INFO: [Synth 8-6155] done synthesizing module 'nv_ram_rws_256x3' (66#1) [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/4fb3/sources_1/imports/nvdla_rtl/vmod/rams/fpga/model/nv_ram_rws_256x3.v:1]
INFO: [Synth 8-6157] synthesizing module 'nv_ram_rwst_256x8' [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/4fb3/sources_1/imports/nvdla_rtl/vmod/rams/fpga/model/nv_ram_rwst_256x8.v:1]
	Parameter FORCE_CONTENTION_ASSERTION_RESET_ACTIVE bound to: 1'b0 
INFO: [Synth 8-6155] done synthesizing module 'nv_ram_rwst_256x8' (67#1) [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/4fb3/sources_1/imports/nvdla_rtl/vmod/rams/fpga/model/nv_ram_rwst_256x8.v:1]
INFO: [Synth 8-6155] done synthesizing module 'NV_NVDLA_MCIF_WRITE_cq' (68#1) [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/4fb3/sources_1/imports/nvdla_rtl/vmod/nvdla/nocif/NV_NVDLA_MCIF_WRITE_cq.v:11]
INFO: [Synth 8-6157] synthesizing module 'NV_NVDLA_MCIF_WRITE_eg' [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/4fb3/sources_1/imports/nvdla_rtl/vmod/nvdla/nocif/NV_NVDLA_MCIF_WRITE_eg.v:18]
INFO: [Synth 8-6157] synthesizing module 'NV_NVDLA_MCIF_WRITE_EG_pipe' [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/4fb3/sources_1/imports/nvdla_rtl/vmod/nvdla/nocif/NV_NVDLA_MCIF_WRITE_eg.v:278]
INFO: [Synth 8-6155] done synthesizing module 'NV_NVDLA_MCIF_WRITE_EG_pipe' (69#1) [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/4fb3/sources_1/imports/nvdla_rtl/vmod/nvdla/nocif/NV_NVDLA_MCIF_WRITE_eg.v:278]
INFO: [Synth 8-6155] done synthesizing module 'NV_NVDLA_MCIF_WRITE_eg' (70#1) [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/4fb3/sources_1/imports/nvdla_rtl/vmod/nvdla/nocif/NV_NVDLA_MCIF_WRITE_eg.v:18]
INFO: [Synth 8-6155] done synthesizing module 'NV_NVDLA_MCIF_write' (71#1) [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/4fb3/sources_1/imports/nvdla_rtl/vmod/nvdla/nocif/NV_NVDLA_MCIF_write.v:16]
INFO: [Synth 8-6155] done synthesizing module 'NV_NVDLA_mcif' (72#1) [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/4fb3/sources_1/imports/nvdla_rtl/vmod/nvdla/nocif/NV_NVDLA_mcif.v:16]
INFO: [Synth 8-6157] synthesizing module 'NV_NVDLA_cdp' [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/4fb3/sources_1/imports/nvdla_rtl/vmod/nvdla/cdp/NV_NVDLA_cdp.v:9]
INFO: [Synth 8-6157] synthesizing module 'NV_NVDLA_CDP_rdma' [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/4fb3/sources_1/imports/nvdla_rtl/vmod/nvdla/cdp/NV_NVDLA_CDP_rdma.v:9]
INFO: [Synth 8-6157] synthesizing module 'NV_NVDLA_CDP_slcg' [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/4fb3/sources_1/imports/nvdla_rtl/vmod/nvdla/cdp/NV_NVDLA_CDP_slcg.v:9]
INFO: [Synth 8-6155] done synthesizing module 'NV_NVDLA_CDP_slcg' (73#1) [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/4fb3/sources_1/imports/nvdla_rtl/vmod/nvdla/cdp/NV_NVDLA_CDP_slcg.v:9]
INFO: [Synth 8-6157] synthesizing module 'NV_NVDLA_CDP_RDMA_ig' [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/4fb3/sources_1/imports/nvdla_rtl/vmod/nvdla/cdp/NV_NVDLA_CDP_RDMA_ig.v:27]
INFO: [Synth 8-6157] synthesizing module 'NV_NVDLA_DMAIF_rdreq' [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/4fb3/sources_1/imports/nvdla_rtl/vmod/nvdla/nocif/NV_NVDLA_DMAIF_rdreq.v:10]
INFO: [Synth 8-6155] done synthesizing module 'NV_NVDLA_DMAIF_rdreq' (74#1) [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/4fb3/sources_1/imports/nvdla_rtl/vmod/nvdla/nocif/NV_NVDLA_DMAIF_rdreq.v:10]
WARNING: [Synth 8-6014] Unused sequential element mon_base_addr_w_c_reg was removed.  [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/4fb3/sources_1/imports/nvdla_rtl/vmod/nvdla/cdp/NV_NVDLA_CDP_RDMA_ig.v:324]
WARNING: [Synth 8-6014] Unused sequential element mon_base_addr_c_c_reg was removed.  [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/4fb3/sources_1/imports/nvdla_rtl/vmod/nvdla/cdp/NV_NVDLA_CDP_RDMA_ig.v:388]
WARNING: [Synth 8-6014] Unused sequential element mon_dma_req_addr_c_reg was removed.  [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/4fb3/sources_1/imports/nvdla_rtl/vmod/nvdla/cdp/NV_NVDLA_CDP_RDMA_ig.v:460]
WARNING: [Synth 8-6014] Unused sequential element mon_op_en_dly_reg was removed.  [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/4fb3/sources_1/imports/nvdla_rtl/vmod/nvdla/cdp/NV_NVDLA_CDP_RDMA_ig.v:1002]
WARNING: [Synth 8-6014] Unused sequential element mon_layer_end_flg_reg was removed.  [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/4fb3/sources_1/imports/nvdla_rtl/vmod/nvdla/cdp/NV_NVDLA_CDP_RDMA_ig.v:1013]
WARNING: [Synth 8-6014] Unused sequential element mon_gap_between_layers_reg was removed.  [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/4fb3/sources_1/imports/nvdla_rtl/vmod/nvdla/cdp/NV_NVDLA_CDP_RDMA_ig.v:1025]
INFO: [Synth 8-6155] done synthesizing module 'NV_NVDLA_CDP_RDMA_ig' (75#1) [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/4fb3/sources_1/imports/nvdla_rtl/vmod/nvdla/cdp/NV_NVDLA_CDP_RDMA_ig.v:27]
INFO: [Synth 8-6157] synthesizing module 'NV_NVDLA_CDP_RDMA_cq' [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/4fb3/sources_1/imports/nvdla_rtl/vmod/nvdla/cdp/NV_NVDLA_CDP_RDMA_cq.v:31]
INFO: [Synth 8-6157] synthesizing module 'NV_NVDLA_CDP_RDMA_cq_flopram_rwsa_256x7' [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/4fb3/sources_1/imports/nvdla_rtl/vmod/nvdla/cdp/NV_NVDLA_CDP_RDMA_cq.v:377]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/4fb3/sources_1/imports/nvdla_rtl/vmod/nvdla/cdp/NV_NVDLA_CDP_RDMA_cq.v:393]
INFO: [Synth 8-6157] synthesizing module 'NV_BLKBOX_SINK' [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/4fb3/sources_1/imports/nvdla_rtl/vmod/vlibs/NV_BLKBOX_SINK.v:9]
INFO: [Synth 8-6155] done synthesizing module 'NV_BLKBOX_SINK' (76#1) [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/4fb3/sources_1/imports/nvdla_rtl/vmod/vlibs/NV_BLKBOX_SINK.v:9]
WARNING: [Synth 8-350] instance 'UJ_BBOX2UNIT_UNUSED_pwrbus_0' of module 'NV_BLKBOX_SINK' requires 2 connections, but only 1 given [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/4fb3/sources_1/imports/nvdla_rtl/vmod/nvdla/cdp/NV_NVDLA_CDP_RDMA_cq.v:393]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/4fb3/sources_1/imports/nvdla_rtl/vmod/nvdla/cdp/NV_NVDLA_CDP_RDMA_cq.v:394]
WARNING: [Synth 8-350] instance 'UJ_BBOX2UNIT_UNUSED_pwrbus_1' of module 'NV_BLKBOX_SINK' requires 2 connections, but only 1 given [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/4fb3/sources_1/imports/nvdla_rtl/vmod/nvdla/cdp/NV_NVDLA_CDP_RDMA_cq.v:394]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/4fb3/sources_1/imports/nvdla_rtl/vmod/nvdla/cdp/NV_NVDLA_CDP_RDMA_cq.v:395]
WARNING: [Synth 8-350] instance 'UJ_BBOX2UNIT_UNUSED_pwrbus_2' of module 'NV_BLKBOX_SINK' requires 2 connections, but only 1 given [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/4fb3/sources_1/imports/nvdla_rtl/vmod/nvdla/cdp/NV_NVDLA_CDP_RDMA_cq.v:395]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/4fb3/sources_1/imports/nvdla_rtl/vmod/nvdla/cdp/NV_NVDLA_CDP_RDMA_cq.v:396]
WARNING: [Synth 8-350] instance 'UJ_BBOX2UNIT_UNUSED_pwrbus_3' of module 'NV_BLKBOX_SINK' requires 2 connections, but only 1 given [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/4fb3/sources_1/imports/nvdla_rtl/vmod/nvdla/cdp/NV_NVDLA_CDP_RDMA_cq.v:396]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/4fb3/sources_1/imports/nvdla_rtl/vmod/nvdla/cdp/NV_NVDLA_CDP_RDMA_cq.v:397]
WARNING: [Synth 8-350] instance 'UJ_BBOX2UNIT_UNUSED_pwrbus_4' of module 'NV_BLKBOX_SINK' requires 2 connections, but only 1 given [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/4fb3/sources_1/imports/nvdla_rtl/vmod/nvdla/cdp/NV_NVDLA_CDP_RDMA_cq.v:397]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/4fb3/sources_1/imports/nvdla_rtl/vmod/nvdla/cdp/NV_NVDLA_CDP_RDMA_cq.v:398]
WARNING: [Synth 8-350] instance 'UJ_BBOX2UNIT_UNUSED_pwrbus_5' of module 'NV_BLKBOX_SINK' requires 2 connections, but only 1 given [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/4fb3/sources_1/imports/nvdla_rtl/vmod/nvdla/cdp/NV_NVDLA_CDP_RDMA_cq.v:398]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/4fb3/sources_1/imports/nvdla_rtl/vmod/nvdla/cdp/NV_NVDLA_CDP_RDMA_cq.v:399]
WARNING: [Synth 8-350] instance 'UJ_BBOX2UNIT_UNUSED_pwrbus_6' of module 'NV_BLKBOX_SINK' requires 2 connections, but only 1 given [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/4fb3/sources_1/imports/nvdla_rtl/vmod/nvdla/cdp/NV_NVDLA_CDP_RDMA_cq.v:399]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/4fb3/sources_1/imports/nvdla_rtl/vmod/nvdla/cdp/NV_NVDLA_CDP_RDMA_cq.v:400]
WARNING: [Synth 8-350] instance 'UJ_BBOX2UNIT_UNUSED_pwrbus_7' of module 'NV_BLKBOX_SINK' requires 2 connections, but only 1 given [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/4fb3/sources_1/imports/nvdla_rtl/vmod/nvdla/cdp/NV_NVDLA_CDP_RDMA_cq.v:400]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/4fb3/sources_1/imports/nvdla_rtl/vmod/nvdla/cdp/NV_NVDLA_CDP_RDMA_cq.v:401]
WARNING: [Synth 8-350] instance 'UJ_BBOX2UNIT_UNUSED_pwrbus_8' of module 'NV_BLKBOX_SINK' requires 2 connections, but only 1 given [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/4fb3/sources_1/imports/nvdla_rtl/vmod/nvdla/cdp/NV_NVDLA_CDP_RDMA_cq.v:401]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/4fb3/sources_1/imports/nvdla_rtl/vmod/nvdla/cdp/NV_NVDLA_CDP_RDMA_cq.v:402]
WARNING: [Synth 8-350] instance 'UJ_BBOX2UNIT_UNUSED_pwrbus_9' of module 'NV_BLKBOX_SINK' requires 2 connections, but only 1 given [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/4fb3/sources_1/imports/nvdla_rtl/vmod/nvdla/cdp/NV_NVDLA_CDP_RDMA_cq.v:402]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/4fb3/sources_1/imports/nvdla_rtl/vmod/nvdla/cdp/NV_NVDLA_CDP_RDMA_cq.v:403]
WARNING: [Synth 8-350] instance 'UJ_BBOX2UNIT_UNUSED_pwrbus_10' of module 'NV_BLKBOX_SINK' requires 2 connections, but only 1 given [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/4fb3/sources_1/imports/nvdla_rtl/vmod/nvdla/cdp/NV_NVDLA_CDP_RDMA_cq.v:403]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/4fb3/sources_1/imports/nvdla_rtl/vmod/nvdla/cdp/NV_NVDLA_CDP_RDMA_cq.v:404]
WARNING: [Synth 8-350] instance 'UJ_BBOX2UNIT_UNUSED_pwrbus_11' of module 'NV_BLKBOX_SINK' requires 2 connections, but only 1 given [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/4fb3/sources_1/imports/nvdla_rtl/vmod/nvdla/cdp/NV_NVDLA_CDP_RDMA_cq.v:404]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/4fb3/sources_1/imports/nvdla_rtl/vmod/nvdla/cdp/NV_NVDLA_CDP_RDMA_cq.v:405]
WARNING: [Synth 8-350] instance 'UJ_BBOX2UNIT_UNUSED_pwrbus_12' of module 'NV_BLKBOX_SINK' requires 2 connections, but only 1 given [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/4fb3/sources_1/imports/nvdla_rtl/vmod/nvdla/cdp/NV_NVDLA_CDP_RDMA_cq.v:405]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/4fb3/sources_1/imports/nvdla_rtl/vmod/nvdla/cdp/NV_NVDLA_CDP_RDMA_cq.v:406]
WARNING: [Synth 8-350] instance 'UJ_BBOX2UNIT_UNUSED_pwrbus_13' of module 'NV_BLKBOX_SINK' requires 2 connections, but only 1 given [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/4fb3/sources_1/imports/nvdla_rtl/vmod/nvdla/cdp/NV_NVDLA_CDP_RDMA_cq.v:406]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/4fb3/sources_1/imports/nvdla_rtl/vmod/nvdla/cdp/NV_NVDLA_CDP_RDMA_cq.v:407]
WARNING: [Synth 8-350] instance 'UJ_BBOX2UNIT_UNUSED_pwrbus_14' of module 'NV_BLKBOX_SINK' requires 2 connections, but only 1 given [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/4fb3/sources_1/imports/nvdla_rtl/vmod/nvdla/cdp/NV_NVDLA_CDP_RDMA_cq.v:407]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/4fb3/sources_1/imports/nvdla_rtl/vmod/nvdla/cdp/NV_NVDLA_CDP_RDMA_cq.v:408]
WARNING: [Synth 8-350] instance 'UJ_BBOX2UNIT_UNUSED_pwrbus_15' of module 'NV_BLKBOX_SINK' requires 2 connections, but only 1 given [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/4fb3/sources_1/imports/nvdla_rtl/vmod/nvdla/cdp/NV_NVDLA_CDP_RDMA_cq.v:408]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/4fb3/sources_1/imports/nvdla_rtl/vmod/nvdla/cdp/NV_NVDLA_CDP_RDMA_cq.v:409]
WARNING: [Synth 8-350] instance 'UJ_BBOX2UNIT_UNUSED_pwrbus_16' of module 'NV_BLKBOX_SINK' requires 2 connections, but only 1 given [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/4fb3/sources_1/imports/nvdla_rtl/vmod/nvdla/cdp/NV_NVDLA_CDP_RDMA_cq.v:409]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/4fb3/sources_1/imports/nvdla_rtl/vmod/nvdla/cdp/NV_NVDLA_CDP_RDMA_cq.v:410]
WARNING: [Synth 8-350] instance 'UJ_BBOX2UNIT_UNUSED_pwrbus_17' of module 'NV_BLKBOX_SINK' requires 2 connections, but only 1 given [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/4fb3/sources_1/imports/nvdla_rtl/vmod/nvdla/cdp/NV_NVDLA_CDP_RDMA_cq.v:410]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/4fb3/sources_1/imports/nvdla_rtl/vmod/nvdla/cdp/NV_NVDLA_CDP_RDMA_cq.v:411]
WARNING: [Synth 8-350] instance 'UJ_BBOX2UNIT_UNUSED_pwrbus_18' of module 'NV_BLKBOX_SINK' requires 2 connections, but only 1 given [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/4fb3/sources_1/imports/nvdla_rtl/vmod/nvdla/cdp/NV_NVDLA_CDP_RDMA_cq.v:411]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/4fb3/sources_1/imports/nvdla_rtl/vmod/nvdla/cdp/NV_NVDLA_CDP_RDMA_cq.v:412]
WARNING: [Synth 8-350] instance 'UJ_BBOX2UNIT_UNUSED_pwrbus_19' of module 'NV_BLKBOX_SINK' requires 2 connections, but only 1 given [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/4fb3/sources_1/imports/nvdla_rtl/vmod/nvdla/cdp/NV_NVDLA_CDP_RDMA_cq.v:412]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/4fb3/sources_1/imports/nvdla_rtl/vmod/nvdla/cdp/NV_NVDLA_CDP_RDMA_cq.v:413]
WARNING: [Synth 8-350] instance 'UJ_BBOX2UNIT_UNUSED_pwrbus_20' of module 'NV_BLKBOX_SINK' requires 2 connections, but only 1 given [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/4fb3/sources_1/imports/nvdla_rtl/vmod/nvdla/cdp/NV_NVDLA_CDP_RDMA_cq.v:413]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/4fb3/sources_1/imports/nvdla_rtl/vmod/nvdla/cdp/NV_NVDLA_CDP_RDMA_cq.v:414]
WARNING: [Synth 8-350] instance 'UJ_BBOX2UNIT_UNUSED_pwrbus_21' of module 'NV_BLKBOX_SINK' requires 2 connections, but only 1 given [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/4fb3/sources_1/imports/nvdla_rtl/vmod/nvdla/cdp/NV_NVDLA_CDP_RDMA_cq.v:414]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/4fb3/sources_1/imports/nvdla_rtl/vmod/nvdla/cdp/NV_NVDLA_CDP_RDMA_cq.v:415]
WARNING: [Synth 8-350] instance 'UJ_BBOX2UNIT_UNUSED_pwrbus_22' of module 'NV_BLKBOX_SINK' requires 2 connections, but only 1 given [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/4fb3/sources_1/imports/nvdla_rtl/vmod/nvdla/cdp/NV_NVDLA_CDP_RDMA_cq.v:415]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/4fb3/sources_1/imports/nvdla_rtl/vmod/nvdla/cdp/NV_NVDLA_CDP_RDMA_cq.v:416]
WARNING: [Synth 8-350] instance 'UJ_BBOX2UNIT_UNUSED_pwrbus_23' of module 'NV_BLKBOX_SINK' requires 2 connections, but only 1 given [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/4fb3/sources_1/imports/nvdla_rtl/vmod/nvdla/cdp/NV_NVDLA_CDP_RDMA_cq.v:416]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/4fb3/sources_1/imports/nvdla_rtl/vmod/nvdla/cdp/NV_NVDLA_CDP_RDMA_cq.v:417]
WARNING: [Synth 8-350] instance 'UJ_BBOX2UNIT_UNUSED_pwrbus_24' of module 'NV_BLKBOX_SINK' requires 2 connections, but only 1 given [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/4fb3/sources_1/imports/nvdla_rtl/vmod/nvdla/cdp/NV_NVDLA_CDP_RDMA_cq.v:417]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/4fb3/sources_1/imports/nvdla_rtl/vmod/nvdla/cdp/NV_NVDLA_CDP_RDMA_cq.v:418]
WARNING: [Synth 8-350] instance 'UJ_BBOX2UNIT_UNUSED_pwrbus_25' of module 'NV_BLKBOX_SINK' requires 2 connections, but only 1 given [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/4fb3/sources_1/imports/nvdla_rtl/vmod/nvdla/cdp/NV_NVDLA_CDP_RDMA_cq.v:418]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/4fb3/sources_1/imports/nvdla_rtl/vmod/nvdla/cdp/NV_NVDLA_CDP_RDMA_cq.v:419]
WARNING: [Synth 8-350] instance 'UJ_BBOX2UNIT_UNUSED_pwrbus_26' of module 'NV_BLKBOX_SINK' requires 2 connections, but only 1 given [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/4fb3/sources_1/imports/nvdla_rtl/vmod/nvdla/cdp/NV_NVDLA_CDP_RDMA_cq.v:419]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/4fb3/sources_1/imports/nvdla_rtl/vmod/nvdla/cdp/NV_NVDLA_CDP_RDMA_cq.v:420]
WARNING: [Synth 8-350] instance 'UJ_BBOX2UNIT_UNUSED_pwrbus_27' of module 'NV_BLKBOX_SINK' requires 2 connections, but only 1 given [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/4fb3/sources_1/imports/nvdla_rtl/vmod/nvdla/cdp/NV_NVDLA_CDP_RDMA_cq.v:420]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/4fb3/sources_1/imports/nvdla_rtl/vmod/nvdla/cdp/NV_NVDLA_CDP_RDMA_cq.v:421]
WARNING: [Synth 8-350] instance 'UJ_BBOX2UNIT_UNUSED_pwrbus_28' of module 'NV_BLKBOX_SINK' requires 2 connections, but only 1 given [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/4fb3/sources_1/imports/nvdla_rtl/vmod/nvdla/cdp/NV_NVDLA_CDP_RDMA_cq.v:421]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/4fb3/sources_1/imports/nvdla_rtl/vmod/nvdla/cdp/NV_NVDLA_CDP_RDMA_cq.v:422]
WARNING: [Synth 8-350] instance 'UJ_BBOX2UNIT_UNUSED_pwrbus_29' of module 'NV_BLKBOX_SINK' requires 2 connections, but only 1 given [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/4fb3/sources_1/imports/nvdla_rtl/vmod/nvdla/cdp/NV_NVDLA_CDP_RDMA_cq.v:422]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/4fb3/sources_1/imports/nvdla_rtl/vmod/nvdla/cdp/NV_NVDLA_CDP_RDMA_cq.v:423]
WARNING: [Synth 8-350] instance 'UJ_BBOX2UNIT_UNUSED_pwrbus_30' of module 'NV_BLKBOX_SINK' requires 2 connections, but only 1 given [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/4fb3/sources_1/imports/nvdla_rtl/vmod/nvdla/cdp/NV_NVDLA_CDP_RDMA_cq.v:423]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/4fb3/sources_1/imports/nvdla_rtl/vmod/nvdla/cdp/NV_NVDLA_CDP_RDMA_cq.v:424]
WARNING: [Synth 8-350] instance 'UJ_BBOX2UNIT_UNUSED_pwrbus_31' of module 'NV_BLKBOX_SINK' requires 2 connections, but only 1 given [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/4fb3/sources_1/imports/nvdla_rtl/vmod/nvdla/cdp/NV_NVDLA_CDP_RDMA_cq.v:424]
INFO: [Synth 8-226] default block is never used [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/4fb3/sources_1/imports/nvdla_rtl/vmod/nvdla/cdp/NV_NVDLA_CDP_RDMA_cq.v:1473]
INFO: [Synth 8-6155] done synthesizing module 'NV_NVDLA_CDP_RDMA_cq_flopram_rwsa_256x7' (77#1) [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/4fb3/sources_1/imports/nvdla_rtl/vmod/nvdla/cdp/NV_NVDLA_CDP_RDMA_cq.v:377]
INFO: [Synth 8-6155] done synthesizing module 'NV_NVDLA_CDP_RDMA_cq' (78#1) [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/4fb3/sources_1/imports/nvdla_rtl/vmod/nvdla/cdp/NV_NVDLA_CDP_RDMA_cq.v:31]
INFO: [Synth 8-6157] synthesizing module 'NV_NVDLA_CDP_RDMA_eg' [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/4fb3/sources_1/imports/nvdla_rtl/vmod/nvdla/cdp/NV_NVDLA_CDP_RDMA_eg.v:27]
INFO: [Synth 8-6157] synthesizing module 'NV_NVDLA_DMAIF_rdrsp' [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/4fb3/sources_1/imports/nvdla_rtl/vmod/nvdla/nocif/NV_NVDLA_DMAIF_rdrsp.v:10]
INFO: [Synth 8-6155] done synthesizing module 'NV_NVDLA_DMAIF_rdrsp' (79#1) [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/4fb3/sources_1/imports/nvdla_rtl/vmod/nvdla/nocif/NV_NVDLA_DMAIF_rdrsp.v:10]
INFO: [Synth 8-6157] synthesizing module 'NV_NVDLA_CDP_RDMA_lat_fifo_65x8' [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/4fb3/sources_1/imports/nvdla_rtl/vmod/fifos/NV_NVDLA_CDP_RDMA_lat_fifo.v:649]
INFO: [Synth 8-6157] synthesizing module 'nv_ram_rwsp_8x65' [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/4fb3/sources_1/imports/nvdla_rtl/vmod/rams/fpga/model/nv_ram_rwsp_8x65.v:1]
	Parameter FORCE_CONTENTION_ASSERTION_RESET_ACTIVE bound to: 1'b1 
INFO: [Synth 8-6155] done synthesizing module 'nv_ram_rwsp_8x65' (80#1) [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/4fb3/sources_1/imports/nvdla_rtl/vmod/rams/fpga/model/nv_ram_rwsp_8x65.v:1]
INFO: [Synth 8-6155] done synthesizing module 'NV_NVDLA_CDP_RDMA_lat_fifo_65x8' (81#1) [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/4fb3/sources_1/imports/nvdla_rtl/vmod/fifos/NV_NVDLA_CDP_RDMA_lat_fifo.v:649]
INFO: [Synth 8-6157] synthesizing module 'NV_NVDLA_CDP_RDMA_ro_fifo_32x8' [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/4fb3/sources_1/imports/nvdla_rtl/vmod/fifos/NV_NVDLA_CDP_RDMA_ro_fifo.v:32]
INFO: [Synth 8-6157] synthesizing module 'NV_NVDLA_CDP_RDMA_ro_fifo_32x8_flopram_rwsa_32x8' [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/4fb3/sources_1/imports/nvdla_rtl/vmod/fifos/NV_NVDLA_CDP_RDMA_ro_fifo.v:359]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/4fb3/sources_1/imports/nvdla_rtl/vmod/fifos/NV_NVDLA_CDP_RDMA_ro_fifo.v:375]
WARNING: [Synth 8-350] instance 'UJ_BBOX2UNIT_UNUSED_pwrbus_0' of module 'NV_BLKBOX_SINK' requires 2 connections, but only 1 given [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/4fb3/sources_1/imports/nvdla_rtl/vmod/fifos/NV_NVDLA_CDP_RDMA_ro_fifo.v:375]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/4fb3/sources_1/imports/nvdla_rtl/vmod/fifos/NV_NVDLA_CDP_RDMA_ro_fifo.v:376]
WARNING: [Synth 8-350] instance 'UJ_BBOX2UNIT_UNUSED_pwrbus_1' of module 'NV_BLKBOX_SINK' requires 2 connections, but only 1 given [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/4fb3/sources_1/imports/nvdla_rtl/vmod/fifos/NV_NVDLA_CDP_RDMA_ro_fifo.v:376]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/4fb3/sources_1/imports/nvdla_rtl/vmod/fifos/NV_NVDLA_CDP_RDMA_ro_fifo.v:377]
WARNING: [Synth 8-350] instance 'UJ_BBOX2UNIT_UNUSED_pwrbus_2' of module 'NV_BLKBOX_SINK' requires 2 connections, but only 1 given [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/4fb3/sources_1/imports/nvdla_rtl/vmod/fifos/NV_NVDLA_CDP_RDMA_ro_fifo.v:377]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/4fb3/sources_1/imports/nvdla_rtl/vmod/fifos/NV_NVDLA_CDP_RDMA_ro_fifo.v:378]
WARNING: [Synth 8-350] instance 'UJ_BBOX2UNIT_UNUSED_pwrbus_3' of module 'NV_BLKBOX_SINK' requires 2 connections, but only 1 given [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/4fb3/sources_1/imports/nvdla_rtl/vmod/fifos/NV_NVDLA_CDP_RDMA_ro_fifo.v:378]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/4fb3/sources_1/imports/nvdla_rtl/vmod/fifos/NV_NVDLA_CDP_RDMA_ro_fifo.v:379]
WARNING: [Synth 8-350] instance 'UJ_BBOX2UNIT_UNUSED_pwrbus_4' of module 'NV_BLKBOX_SINK' requires 2 connections, but only 1 given [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/4fb3/sources_1/imports/nvdla_rtl/vmod/fifos/NV_NVDLA_CDP_RDMA_ro_fifo.v:379]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/4fb3/sources_1/imports/nvdla_rtl/vmod/fifos/NV_NVDLA_CDP_RDMA_ro_fifo.v:380]
WARNING: [Synth 8-350] instance 'UJ_BBOX2UNIT_UNUSED_pwrbus_5' of module 'NV_BLKBOX_SINK' requires 2 connections, but only 1 given [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/4fb3/sources_1/imports/nvdla_rtl/vmod/fifos/NV_NVDLA_CDP_RDMA_ro_fifo.v:380]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/4fb3/sources_1/imports/nvdla_rtl/vmod/fifos/NV_NVDLA_CDP_RDMA_ro_fifo.v:381]
WARNING: [Synth 8-350] instance 'UJ_BBOX2UNIT_UNUSED_pwrbus_6' of module 'NV_BLKBOX_SINK' requires 2 connections, but only 1 given [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/4fb3/sources_1/imports/nvdla_rtl/vmod/fifos/NV_NVDLA_CDP_RDMA_ro_fifo.v:381]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/4fb3/sources_1/imports/nvdla_rtl/vmod/fifos/NV_NVDLA_CDP_RDMA_ro_fifo.v:382]
WARNING: [Synth 8-350] instance 'UJ_BBOX2UNIT_UNUSED_pwrbus_7' of module 'NV_BLKBOX_SINK' requires 2 connections, but only 1 given [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/4fb3/sources_1/imports/nvdla_rtl/vmod/fifos/NV_NVDLA_CDP_RDMA_ro_fifo.v:382]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/4fb3/sources_1/imports/nvdla_rtl/vmod/fifos/NV_NVDLA_CDP_RDMA_ro_fifo.v:383]
WARNING: [Synth 8-350] instance 'UJ_BBOX2UNIT_UNUSED_pwrbus_8' of module 'NV_BLKBOX_SINK' requires 2 connections, but only 1 given [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/4fb3/sources_1/imports/nvdla_rtl/vmod/fifos/NV_NVDLA_CDP_RDMA_ro_fifo.v:383]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/4fb3/sources_1/imports/nvdla_rtl/vmod/fifos/NV_NVDLA_CDP_RDMA_ro_fifo.v:384]
WARNING: [Synth 8-350] instance 'UJ_BBOX2UNIT_UNUSED_pwrbus_9' of module 'NV_BLKBOX_SINK' requires 2 connections, but only 1 given [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/4fb3/sources_1/imports/nvdla_rtl/vmod/fifos/NV_NVDLA_CDP_RDMA_ro_fifo.v:384]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/4fb3/sources_1/imports/nvdla_rtl/vmod/fifos/NV_NVDLA_CDP_RDMA_ro_fifo.v:385]
WARNING: [Synth 8-350] instance 'UJ_BBOX2UNIT_UNUSED_pwrbus_10' of module 'NV_BLKBOX_SINK' requires 2 connections, but only 1 given [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/4fb3/sources_1/imports/nvdla_rtl/vmod/fifos/NV_NVDLA_CDP_RDMA_ro_fifo.v:385]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/4fb3/sources_1/imports/nvdla_rtl/vmod/fifos/NV_NVDLA_CDP_RDMA_ro_fifo.v:386]
WARNING: [Synth 8-350] instance 'UJ_BBOX2UNIT_UNUSED_pwrbus_11' of module 'NV_BLKBOX_SINK' requires 2 connections, but only 1 given [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/4fb3/sources_1/imports/nvdla_rtl/vmod/fifos/NV_NVDLA_CDP_RDMA_ro_fifo.v:386]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/4fb3/sources_1/imports/nvdla_rtl/vmod/fifos/NV_NVDLA_CDP_RDMA_ro_fifo.v:387]
WARNING: [Synth 8-350] instance 'UJ_BBOX2UNIT_UNUSED_pwrbus_12' of module 'NV_BLKBOX_SINK' requires 2 connections, but only 1 given [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/4fb3/sources_1/imports/nvdla_rtl/vmod/fifos/NV_NVDLA_CDP_RDMA_ro_fifo.v:387]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/4fb3/sources_1/imports/nvdla_rtl/vmod/fifos/NV_NVDLA_CDP_RDMA_ro_fifo.v:388]
WARNING: [Synth 8-350] instance 'UJ_BBOX2UNIT_UNUSED_pwrbus_13' of module 'NV_BLKBOX_SINK' requires 2 connections, but only 1 given [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/4fb3/sources_1/imports/nvdla_rtl/vmod/fifos/NV_NVDLA_CDP_RDMA_ro_fifo.v:388]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/4fb3/sources_1/imports/nvdla_rtl/vmod/fifos/NV_NVDLA_CDP_RDMA_ro_fifo.v:389]
WARNING: [Synth 8-350] instance 'UJ_BBOX2UNIT_UNUSED_pwrbus_14' of module 'NV_BLKBOX_SINK' requires 2 connections, but only 1 given [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/4fb3/sources_1/imports/nvdla_rtl/vmod/fifos/NV_NVDLA_CDP_RDMA_ro_fifo.v:389]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/4fb3/sources_1/imports/nvdla_rtl/vmod/fifos/NV_NVDLA_CDP_RDMA_ro_fifo.v:390]
WARNING: [Synth 8-350] instance 'UJ_BBOX2UNIT_UNUSED_pwrbus_15' of module 'NV_BLKBOX_SINK' requires 2 connections, but only 1 given [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/4fb3/sources_1/imports/nvdla_rtl/vmod/fifos/NV_NVDLA_CDP_RDMA_ro_fifo.v:390]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/4fb3/sources_1/imports/nvdla_rtl/vmod/fifos/NV_NVDLA_CDP_RDMA_ro_fifo.v:391]
WARNING: [Synth 8-350] instance 'UJ_BBOX2UNIT_UNUSED_pwrbus_16' of module 'NV_BLKBOX_SINK' requires 2 connections, but only 1 given [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/4fb3/sources_1/imports/nvdla_rtl/vmod/fifos/NV_NVDLA_CDP_RDMA_ro_fifo.v:391]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/4fb3/sources_1/imports/nvdla_rtl/vmod/fifos/NV_NVDLA_CDP_RDMA_ro_fifo.v:392]
WARNING: [Synth 8-350] instance 'UJ_BBOX2UNIT_UNUSED_pwrbus_17' of module 'NV_BLKBOX_SINK' requires 2 connections, but only 1 given [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/4fb3/sources_1/imports/nvdla_rtl/vmod/fifos/NV_NVDLA_CDP_RDMA_ro_fifo.v:392]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/4fb3/sources_1/imports/nvdla_rtl/vmod/fifos/NV_NVDLA_CDP_RDMA_ro_fifo.v:393]
WARNING: [Synth 8-350] instance 'UJ_BBOX2UNIT_UNUSED_pwrbus_18' of module 'NV_BLKBOX_SINK' requires 2 connections, but only 1 given [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/4fb3/sources_1/imports/nvdla_rtl/vmod/fifos/NV_NVDLA_CDP_RDMA_ro_fifo.v:393]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/4fb3/sources_1/imports/nvdla_rtl/vmod/fifos/NV_NVDLA_CDP_RDMA_ro_fifo.v:394]
WARNING: [Synth 8-350] instance 'UJ_BBOX2UNIT_UNUSED_pwrbus_19' of module 'NV_BLKBOX_SINK' requires 2 connections, but only 1 given [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/4fb3/sources_1/imports/nvdla_rtl/vmod/fifos/NV_NVDLA_CDP_RDMA_ro_fifo.v:394]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/4fb3/sources_1/imports/nvdla_rtl/vmod/fifos/NV_NVDLA_CDP_RDMA_ro_fifo.v:395]
WARNING: [Synth 8-350] instance 'UJ_BBOX2UNIT_UNUSED_pwrbus_20' of module 'NV_BLKBOX_SINK' requires 2 connections, but only 1 given [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/4fb3/sources_1/imports/nvdla_rtl/vmod/fifos/NV_NVDLA_CDP_RDMA_ro_fifo.v:395]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/4fb3/sources_1/imports/nvdla_rtl/vmod/fifos/NV_NVDLA_CDP_RDMA_ro_fifo.v:396]
WARNING: [Synth 8-350] instance 'UJ_BBOX2UNIT_UNUSED_pwrbus_21' of module 'NV_BLKBOX_SINK' requires 2 connections, but only 1 given [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/4fb3/sources_1/imports/nvdla_rtl/vmod/fifos/NV_NVDLA_CDP_RDMA_ro_fifo.v:396]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/4fb3/sources_1/imports/nvdla_rtl/vmod/fifos/NV_NVDLA_CDP_RDMA_ro_fifo.v:397]
WARNING: [Synth 8-350] instance 'UJ_BBOX2UNIT_UNUSED_pwrbus_22' of module 'NV_BLKBOX_SINK' requires 2 connections, but only 1 given [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/4fb3/sources_1/imports/nvdla_rtl/vmod/fifos/NV_NVDLA_CDP_RDMA_ro_fifo.v:397]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/4fb3/sources_1/imports/nvdla_rtl/vmod/fifos/NV_NVDLA_CDP_RDMA_ro_fifo.v:398]
WARNING: [Synth 8-350] instance 'UJ_BBOX2UNIT_UNUSED_pwrbus_23' of module 'NV_BLKBOX_SINK' requires 2 connections, but only 1 given [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/4fb3/sources_1/imports/nvdla_rtl/vmod/fifos/NV_NVDLA_CDP_RDMA_ro_fifo.v:398]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/4fb3/sources_1/imports/nvdla_rtl/vmod/fifos/NV_NVDLA_CDP_RDMA_ro_fifo.v:399]
WARNING: [Synth 8-350] instance 'UJ_BBOX2UNIT_UNUSED_pwrbus_24' of module 'NV_BLKBOX_SINK' requires 2 connections, but only 1 given [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/4fb3/sources_1/imports/nvdla_rtl/vmod/fifos/NV_NVDLA_CDP_RDMA_ro_fifo.v:399]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/4fb3/sources_1/imports/nvdla_rtl/vmod/fifos/NV_NVDLA_CDP_RDMA_ro_fifo.v:400]
WARNING: [Synth 8-350] instance 'UJ_BBOX2UNIT_UNUSED_pwrbus_25' of module 'NV_BLKBOX_SINK' requires 2 connections, but only 1 given [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/4fb3/sources_1/imports/nvdla_rtl/vmod/fifos/NV_NVDLA_CDP_RDMA_ro_fifo.v:400]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/4fb3/sources_1/imports/nvdla_rtl/vmod/fifos/NV_NVDLA_CDP_RDMA_ro_fifo.v:401]
WARNING: [Synth 8-350] instance 'UJ_BBOX2UNIT_UNUSED_pwrbus_26' of module 'NV_BLKBOX_SINK' requires 2 connections, but only 1 given [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/4fb3/sources_1/imports/nvdla_rtl/vmod/fifos/NV_NVDLA_CDP_RDMA_ro_fifo.v:401]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/4fb3/sources_1/imports/nvdla_rtl/vmod/fifos/NV_NVDLA_CDP_RDMA_ro_fifo.v:402]
WARNING: [Synth 8-350] instance 'UJ_BBOX2UNIT_UNUSED_pwrbus_27' of module 'NV_BLKBOX_SINK' requires 2 connections, but only 1 given [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/4fb3/sources_1/imports/nvdla_rtl/vmod/fifos/NV_NVDLA_CDP_RDMA_ro_fifo.v:402]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/4fb3/sources_1/imports/nvdla_rtl/vmod/fifos/NV_NVDLA_CDP_RDMA_ro_fifo.v:403]
WARNING: [Synth 8-350] instance 'UJ_BBOX2UNIT_UNUSED_pwrbus_28' of module 'NV_BLKBOX_SINK' requires 2 connections, but only 1 given [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/4fb3/sources_1/imports/nvdla_rtl/vmod/fifos/NV_NVDLA_CDP_RDMA_ro_fifo.v:403]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/4fb3/sources_1/imports/nvdla_rtl/vmod/fifos/NV_NVDLA_CDP_RDMA_ro_fifo.v:404]
WARNING: [Synth 8-350] instance 'UJ_BBOX2UNIT_UNUSED_pwrbus_29' of module 'NV_BLKBOX_SINK' requires 2 connections, but only 1 given [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/4fb3/sources_1/imports/nvdla_rtl/vmod/fifos/NV_NVDLA_CDP_RDMA_ro_fifo.v:404]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/4fb3/sources_1/imports/nvdla_rtl/vmod/fifos/NV_NVDLA_CDP_RDMA_ro_fifo.v:405]
WARNING: [Synth 8-350] instance 'UJ_BBOX2UNIT_UNUSED_pwrbus_30' of module 'NV_BLKBOX_SINK' requires 2 connections, but only 1 given [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/4fb3/sources_1/imports/nvdla_rtl/vmod/fifos/NV_NVDLA_CDP_RDMA_ro_fifo.v:405]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/4fb3/sources_1/imports/nvdla_rtl/vmod/fifos/NV_NVDLA_CDP_RDMA_ro_fifo.v:406]
WARNING: [Synth 8-350] instance 'UJ_BBOX2UNIT_UNUSED_pwrbus_31' of module 'NV_BLKBOX_SINK' requires 2 connections, but only 1 given [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/4fb3/sources_1/imports/nvdla_rtl/vmod/fifos/NV_NVDLA_CDP_RDMA_ro_fifo.v:406]
INFO: [Synth 8-6155] done synthesizing module 'NV_NVDLA_CDP_RDMA_ro_fifo_32x8_flopram_rwsa_32x8' (82#1) [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/4fb3/sources_1/imports/nvdla_rtl/vmod/fifos/NV_NVDLA_CDP_RDMA_ro_fifo.v:359]
INFO: [Synth 8-6155] done synthesizing module 'NV_NVDLA_CDP_RDMA_ro_fifo_32x8' (83#1) [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/4fb3/sources_1/imports/nvdla_rtl/vmod/fifos/NV_NVDLA_CDP_RDMA_ro_fifo.v:32]
WARNING: [Synth 8-6014] Unused sequential element beat_align_reg was removed.  [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/4fb3/sources_1/imports/nvdla_rtl/vmod/nvdla/cdp/NV_NVDLA_CDP_RDMA_eg.v:790]
INFO: [Synth 8-6155] done synthesizing module 'NV_NVDLA_CDP_RDMA_eg' (84#1) [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/4fb3/sources_1/imports/nvdla_rtl/vmod/nvdla/cdp/NV_NVDLA_CDP_RDMA_eg.v:27]
INFO: [Synth 8-6157] synthesizing module 'NV_NVDLA_CDP_RDMA_reg' [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/4fb3/sources_1/imports/nvdla_rtl/vmod/nvdla/cdp/NV_NVDLA_CDP_RDMA_reg.v:10]
INFO: [Synth 8-6157] synthesizing module 'NV_NVDLA_CDP_RDMA_REG_single' [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/4fb3/sources_1/imports/nvdla_rtl/vmod/nvdla/cdp/NV_NVDLA_CDP_RDMA_REG_single.v:9]
INFO: [Synth 8-6155] done synthesizing module 'NV_NVDLA_CDP_RDMA_REG_single' (85#1) [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/4fb3/sources_1/imports/nvdla_rtl/vmod/nvdla/cdp/NV_NVDLA_CDP_RDMA_REG_single.v:9]
INFO: [Synth 8-6157] synthesizing module 'NV_NVDLA_CDP_RDMA_REG_dual' [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/4fb3/sources_1/imports/nvdla_rtl/vmod/nvdla/cdp/NV_NVDLA_CDP_RDMA_REG_dual.v:9]
INFO: [Synth 8-6155] done synthesizing module 'NV_NVDLA_CDP_RDMA_REG_dual' (86#1) [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/4fb3/sources_1/imports/nvdla_rtl/vmod/nvdla/cdp/NV_NVDLA_CDP_RDMA_REG_dual.v:9]
INFO: [Synth 8-6155] done synthesizing module 'NV_NVDLA_CDP_RDMA_reg' (87#1) [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/4fb3/sources_1/imports/nvdla_rtl/vmod/nvdla/cdp/NV_NVDLA_CDP_RDMA_reg.v:10]
INFO: [Synth 8-6155] done synthesizing module 'NV_NVDLA_CDP_rdma' (88#1) [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/4fb3/sources_1/imports/nvdla_rtl/vmod/nvdla/cdp/NV_NVDLA_CDP_rdma.v:9]
INFO: [Synth 8-6157] synthesizing module 'NV_NVDLA_CDP_DP_nan' [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/4fb3/sources_1/imports/nvdla_rtl/vmod/nvdla/cdp/NV_NVDLA_CDP_DP_nan.v:26]
INFO: [Synth 8-6155] done synthesizing module 'NV_NVDLA_CDP_DP_nan' (89#1) [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/4fb3/sources_1/imports/nvdla_rtl/vmod/nvdla/cdp/NV_NVDLA_CDP_DP_nan.v:26]
INFO: [Synth 8-6157] synthesizing module 'NV_NVDLA_CDP_wdma' [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/4fb3/sources_1/imports/nvdla_rtl/vmod/nvdla/cdp/NV_NVDLA_CDP_wdma.v:27]
INFO: [Synth 8-6157] synthesizing module 'NV_NVDLA_CDP_WDMA_dat_fifo_32x8' [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/4fb3/sources_1/imports/nvdla_rtl/vmod/fifos/NV_NVDLA_CDP_WDMA_dat_fifo.v:2812]
INFO: [Synth 8-6157] synthesizing module 'NV_NVDLA_CDP_WDMA_dat_fifo_32x8_flopram_rwsa_32x8' [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/4fb3/sources_1/imports/nvdla_rtl/vmod/fifos/NV_NVDLA_CDP_WDMA_dat_fifo.v:3381]
INFO: [Common 17-14] Message 'Synth 8-6157' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/4fb3/sources_1/imports/nvdla_rtl/vmod/fifos/NV_NVDLA_CDP_WDMA_dat_fifo.v:3397]
WARNING: [Synth 8-350] instance 'UJ_BBOX2UNIT_UNUSED_pwrbus_0' of module 'NV_BLKBOX_SINK' requires 2 connections, but only 1 given [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/4fb3/sources_1/imports/nvdla_rtl/vmod/fifos/NV_NVDLA_CDP_WDMA_dat_fifo.v:3397]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/4fb3/sources_1/imports/nvdla_rtl/vmod/fifos/NV_NVDLA_CDP_WDMA_dat_fifo.v:3398]
WARNING: [Synth 8-350] instance 'UJ_BBOX2UNIT_UNUSED_pwrbus_1' of module 'NV_BLKBOX_SINK' requires 2 connections, but only 1 given [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/4fb3/sources_1/imports/nvdla_rtl/vmod/fifos/NV_NVDLA_CDP_WDMA_dat_fifo.v:3398]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/4fb3/sources_1/imports/nvdla_rtl/vmod/fifos/NV_NVDLA_CDP_WDMA_dat_fifo.v:3399]
WARNING: [Synth 8-350] instance 'UJ_BBOX2UNIT_UNUSED_pwrbus_2' of module 'NV_BLKBOX_SINK' requires 2 connections, but only 1 given [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/4fb3/sources_1/imports/nvdla_rtl/vmod/fifos/NV_NVDLA_CDP_WDMA_dat_fifo.v:3399]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/4fb3/sources_1/imports/nvdla_rtl/vmod/fifos/NV_NVDLA_CDP_WDMA_dat_fifo.v:3400]
WARNING: [Synth 8-350] instance 'UJ_BBOX2UNIT_UNUSED_pwrbus_3' of module 'NV_BLKBOX_SINK' requires 2 connections, but only 1 given [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/4fb3/sources_1/imports/nvdla_rtl/vmod/fifos/NV_NVDLA_CDP_WDMA_dat_fifo.v:3400]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/4fb3/sources_1/imports/nvdla_rtl/vmod/fifos/NV_NVDLA_CDP_WDMA_dat_fifo.v:3401]
WARNING: [Synth 8-350] instance 'UJ_BBOX2UNIT_UNUSED_pwrbus_4' of module 'NV_BLKBOX_SINK' requires 2 connections, but only 1 given [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/4fb3/sources_1/imports/nvdla_rtl/vmod/fifos/NV_NVDLA_CDP_WDMA_dat_fifo.v:3401]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/4fb3/sources_1/imports/nvdla_rtl/vmod/fifos/NV_NVDLA_CDP_WDMA_dat_fifo.v:3402]
WARNING: [Synth 8-350] instance 'UJ_BBOX2UNIT_UNUSED_pwrbus_5' of module 'NV_BLKBOX_SINK' requires 2 connections, but only 1 given [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/4fb3/sources_1/imports/nvdla_rtl/vmod/fifos/NV_NVDLA_CDP_WDMA_dat_fifo.v:3402]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/4fb3/sources_1/imports/nvdla_rtl/vmod/fifos/NV_NVDLA_CDP_WDMA_dat_fifo.v:3403]
WARNING: [Synth 8-350] instance 'UJ_BBOX2UNIT_UNUSED_pwrbus_6' of module 'NV_BLKBOX_SINK' requires 2 connections, but only 1 given [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/4fb3/sources_1/imports/nvdla_rtl/vmod/fifos/NV_NVDLA_CDP_WDMA_dat_fifo.v:3403]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/4fb3/sources_1/imports/nvdla_rtl/vmod/fifos/NV_NVDLA_CDP_WDMA_dat_fifo.v:3404]
WARNING: [Synth 8-350] instance 'UJ_BBOX2UNIT_UNUSED_pwrbus_7' of module 'NV_BLKBOX_SINK' requires 2 connections, but only 1 given [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/4fb3/sources_1/imports/nvdla_rtl/vmod/fifos/NV_NVDLA_CDP_WDMA_dat_fifo.v:3404]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/4fb3/sources_1/imports/nvdla_rtl/vmod/fifos/NV_NVDLA_CDP_WDMA_dat_fifo.v:3405]
WARNING: [Synth 8-350] instance 'UJ_BBOX2UNIT_UNUSED_pwrbus_8' of module 'NV_BLKBOX_SINK' requires 2 connections, but only 1 given [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/4fb3/sources_1/imports/nvdla_rtl/vmod/fifos/NV_NVDLA_CDP_WDMA_dat_fifo.v:3405]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/4fb3/sources_1/imports/nvdla_rtl/vmod/fifos/NV_NVDLA_CDP_WDMA_dat_fifo.v:3406]
WARNING: [Synth 8-350] instance 'UJ_BBOX2UNIT_UNUSED_pwrbus_9' of module 'NV_BLKBOX_SINK' requires 2 connections, but only 1 given [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/4fb3/sources_1/imports/nvdla_rtl/vmod/fifos/NV_NVDLA_CDP_WDMA_dat_fifo.v:3406]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/4fb3/sources_1/imports/nvdla_rtl/vmod/fifos/NV_NVDLA_CDP_WDMA_dat_fifo.v:3407]
WARNING: [Synth 8-350] instance 'UJ_BBOX2UNIT_UNUSED_pwrbus_10' of module 'NV_BLKBOX_SINK' requires 2 connections, but only 1 given [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/4fb3/sources_1/imports/nvdla_rtl/vmod/fifos/NV_NVDLA_CDP_WDMA_dat_fifo.v:3407]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/4fb3/sources_1/imports/nvdla_rtl/vmod/fifos/NV_NVDLA_CDP_WDMA_dat_fifo.v:3408]
WARNING: [Synth 8-350] instance 'UJ_BBOX2UNIT_UNUSED_pwrbus_11' of module 'NV_BLKBOX_SINK' requires 2 connections, but only 1 given [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/4fb3/sources_1/imports/nvdla_rtl/vmod/fifos/NV_NVDLA_CDP_WDMA_dat_fifo.v:3408]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/4fb3/sources_1/imports/nvdla_rtl/vmod/fifos/NV_NVDLA_CDP_WDMA_dat_fifo.v:3409]
WARNING: [Synth 8-350] instance 'UJ_BBOX2UNIT_UNUSED_pwrbus_12' of module 'NV_BLKBOX_SINK' requires 2 connections, but only 1 given [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/4fb3/sources_1/imports/nvdla_rtl/vmod/fifos/NV_NVDLA_CDP_WDMA_dat_fifo.v:3409]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/4fb3/sources_1/imports/nvdla_rtl/vmod/fifos/NV_NVDLA_CDP_WDMA_dat_fifo.v:3410]
WARNING: [Synth 8-350] instance 'UJ_BBOX2UNIT_UNUSED_pwrbus_13' of module 'NV_BLKBOX_SINK' requires 2 connections, but only 1 given [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/4fb3/sources_1/imports/nvdla_rtl/vmod/fifos/NV_NVDLA_CDP_WDMA_dat_fifo.v:3410]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/4fb3/sources_1/imports/nvdla_rtl/vmod/fifos/NV_NVDLA_CDP_WDMA_dat_fifo.v:3411]
WARNING: [Synth 8-350] instance 'UJ_BBOX2UNIT_UNUSED_pwrbus_14' of module 'NV_BLKBOX_SINK' requires 2 connections, but only 1 given [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/4fb3/sources_1/imports/nvdla_rtl/vmod/fifos/NV_NVDLA_CDP_WDMA_dat_fifo.v:3411]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/4fb3/sources_1/imports/nvdla_rtl/vmod/fifos/NV_NVDLA_CDP_WDMA_dat_fifo.v:3412]
WARNING: [Synth 8-350] instance 'UJ_BBOX2UNIT_UNUSED_pwrbus_15' of module 'NV_BLKBOX_SINK' requires 2 connections, but only 1 given [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/4fb3/sources_1/imports/nvdla_rtl/vmod/fifos/NV_NVDLA_CDP_WDMA_dat_fifo.v:3412]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/4fb3/sources_1/imports/nvdla_rtl/vmod/fifos/NV_NVDLA_CDP_WDMA_dat_fifo.v:3413]
WARNING: [Synth 8-350] instance 'UJ_BBOX2UNIT_UNUSED_pwrbus_16' of module 'NV_BLKBOX_SINK' requires 2 connections, but only 1 given [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/4fb3/sources_1/imports/nvdla_rtl/vmod/fifos/NV_NVDLA_CDP_WDMA_dat_fifo.v:3413]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/4fb3/sources_1/imports/nvdla_rtl/vmod/fifos/NV_NVDLA_CDP_WDMA_dat_fifo.v:3414]
WARNING: [Synth 8-350] instance 'UJ_BBOX2UNIT_UNUSED_pwrbus_17' of module 'NV_BLKBOX_SINK' requires 2 connections, but only 1 given [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/4fb3/sources_1/imports/nvdla_rtl/vmod/fifos/NV_NVDLA_CDP_WDMA_dat_fifo.v:3414]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/4fb3/sources_1/imports/nvdla_rtl/vmod/fifos/NV_NVDLA_CDP_WDMA_dat_fifo.v:3415]
WARNING: [Synth 8-350] instance 'UJ_BBOX2UNIT_UNUSED_pwrbus_18' of module 'NV_BLKBOX_SINK' requires 2 connections, but only 1 given [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/4fb3/sources_1/imports/nvdla_rtl/vmod/fifos/NV_NVDLA_CDP_WDMA_dat_fifo.v:3415]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/4fb3/sources_1/imports/nvdla_rtl/vmod/fifos/NV_NVDLA_CDP_WDMA_dat_fifo.v:3416]
WARNING: [Synth 8-350] instance 'UJ_BBOX2UNIT_UNUSED_pwrbus_19' of module 'NV_BLKBOX_SINK' requires 2 connections, but only 1 given [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/4fb3/sources_1/imports/nvdla_rtl/vmod/fifos/NV_NVDLA_CDP_WDMA_dat_fifo.v:3416]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/4fb3/sources_1/imports/nvdla_rtl/vmod/fifos/NV_NVDLA_CDP_WDMA_dat_fifo.v:3417]
WARNING: [Synth 8-350] instance 'UJ_BBOX2UNIT_UNUSED_pwrbus_20' of module 'NV_BLKBOX_SINK' requires 2 connections, but only 1 given [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/4fb3/sources_1/imports/nvdla_rtl/vmod/fifos/NV_NVDLA_CDP_WDMA_dat_fifo.v:3417]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/4fb3/sources_1/imports/nvdla_rtl/vmod/fifos/NV_NVDLA_CDP_WDMA_dat_fifo.v:3418]
WARNING: [Synth 8-350] instance 'UJ_BBOX2UNIT_UNUSED_pwrbus_21' of module 'NV_BLKBOX_SINK' requires 2 connections, but only 1 given [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/4fb3/sources_1/imports/nvdla_rtl/vmod/fifos/NV_NVDLA_CDP_WDMA_dat_fifo.v:3418]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/4fb3/sources_1/imports/nvdla_rtl/vmod/fifos/NV_NVDLA_CDP_WDMA_dat_fifo.v:3419]
WARNING: [Synth 8-350] instance 'UJ_BBOX2UNIT_UNUSED_pwrbus_22' of module 'NV_BLKBOX_SINK' requires 2 connections, but only 1 given [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/4fb3/sources_1/imports/nvdla_rtl/vmod/fifos/NV_NVDLA_CDP_WDMA_dat_fifo.v:3419]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/4fb3/sources_1/imports/nvdla_rtl/vmod/fifos/NV_NVDLA_CDP_WDMA_dat_fifo.v:3420]
WARNING: [Synth 8-350] instance 'UJ_BBOX2UNIT_UNUSED_pwrbus_23' of module 'NV_BLKBOX_SINK' requires 2 connections, but only 1 given [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/4fb3/sources_1/imports/nvdla_rtl/vmod/fifos/NV_NVDLA_CDP_WDMA_dat_fifo.v:3420]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/4fb3/sources_1/imports/nvdla_rtl/vmod/fifos/NV_NVDLA_CDP_WDMA_dat_fifo.v:3421]
WARNING: [Synth 8-350] instance 'UJ_BBOX2UNIT_UNUSED_pwrbus_24' of module 'NV_BLKBOX_SINK' requires 2 connections, but only 1 given [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/4fb3/sources_1/imports/nvdla_rtl/vmod/fifos/NV_NVDLA_CDP_WDMA_dat_fifo.v:3421]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/4fb3/sources_1/imports/nvdla_rtl/vmod/fifos/NV_NVDLA_CDP_WDMA_dat_fifo.v:3422]
WARNING: [Synth 8-350] instance 'UJ_BBOX2UNIT_UNUSED_pwrbus_25' of module 'NV_BLKBOX_SINK' requires 2 connections, but only 1 given [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/4fb3/sources_1/imports/nvdla_rtl/vmod/fifos/NV_NVDLA_CDP_WDMA_dat_fifo.v:3422]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/4fb3/sources_1/imports/nvdla_rtl/vmod/fifos/NV_NVDLA_CDP_WDMA_dat_fifo.v:3423]
WARNING: [Synth 8-350] instance 'UJ_BBOX2UNIT_UNUSED_pwrbus_26' of module 'NV_BLKBOX_SINK' requires 2 connections, but only 1 given [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/4fb3/sources_1/imports/nvdla_rtl/vmod/fifos/NV_NVDLA_CDP_WDMA_dat_fifo.v:3423]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/4fb3/sources_1/imports/nvdla_rtl/vmod/fifos/NV_NVDLA_CDP_WDMA_dat_fifo.v:3424]
WARNING: [Synth 8-350] instance 'UJ_BBOX2UNIT_UNUSED_pwrbus_27' of module 'NV_BLKBOX_SINK' requires 2 connections, but only 1 given [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/4fb3/sources_1/imports/nvdla_rtl/vmod/fifos/NV_NVDLA_CDP_WDMA_dat_fifo.v:3424]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/4fb3/sources_1/imports/nvdla_rtl/vmod/fifos/NV_NVDLA_CDP_WDMA_dat_fifo.v:3425]
WARNING: [Synth 8-350] instance 'UJ_BBOX2UNIT_UNUSED_pwrbus_28' of module 'NV_BLKBOX_SINK' requires 2 connections, but only 1 given [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/4fb3/sources_1/imports/nvdla_rtl/vmod/fifos/NV_NVDLA_CDP_WDMA_dat_fifo.v:3425]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/4fb3/sources_1/imports/nvdla_rtl/vmod/fifos/NV_NVDLA_CDP_WDMA_dat_fifo.v:3426]
WARNING: [Synth 8-350] instance 'UJ_BBOX2UNIT_UNUSED_pwrbus_29' of module 'NV_BLKBOX_SINK' requires 2 connections, but only 1 given [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/4fb3/sources_1/imports/nvdla_rtl/vmod/fifos/NV_NVDLA_CDP_WDMA_dat_fifo.v:3426]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/4fb3/sources_1/imports/nvdla_rtl/vmod/fifos/NV_NVDLA_CDP_WDMA_dat_fifo.v:3427]
WARNING: [Synth 8-350] instance 'UJ_BBOX2UNIT_UNUSED_pwrbus_30' of module 'NV_BLKBOX_SINK' requires 2 connections, but only 1 given [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/4fb3/sources_1/imports/nvdla_rtl/vmod/fifos/NV_NVDLA_CDP_WDMA_dat_fifo.v:3427]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/4fb3/sources_1/imports/nvdla_rtl/vmod/fifos/NV_NVDLA_CDP_WDMA_dat_fifo.v:3428]
WARNING: [Synth 8-350] instance 'UJ_BBOX2UNIT_UNUSED_pwrbus_31' of module 'NV_BLKBOX_SINK' requires 2 connections, but only 1 given [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/4fb3/sources_1/imports/nvdla_rtl/vmod/fifos/NV_NVDLA_CDP_WDMA_dat_fifo.v:3428]
INFO: [Synth 8-6155] done synthesizing module 'NV_NVDLA_CDP_WDMA_dat_fifo_32x8_flopram_rwsa_32x8' (90#1) [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/4fb3/sources_1/imports/nvdla_rtl/vmod/fifos/NV_NVDLA_CDP_WDMA_dat_fifo.v:3381]
INFO: [Synth 8-6155] done synthesizing module 'NV_NVDLA_CDP_WDMA_dat_fifo_32x8' (91#1) [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/4fb3/sources_1/imports/nvdla_rtl/vmod/fifos/NV_NVDLA_CDP_WDMA_dat_fifo.v:2812]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/4fb3/sources_1/imports/nvdla_rtl/vmod/nvdla/cdp/NV_NVDLA_CDP_wdma.v:1932]
WARNING: [Synth 8-350] instance 'UJ_BBOX2UNIT_UNUSED_pwrbus_0' of module 'NV_BLKBOX_SINK' requires 2 connections, but only 1 given [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/4fb3/sources_1/imports/nvdla_rtl/vmod/nvdla/cdp/NV_NVDLA_CDP_wdma.v:1932]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/4fb3/sources_1/imports/nvdla_rtl/vmod/nvdla/cdp/NV_NVDLA_CDP_wdma.v:1933]
WARNING: [Synth 8-350] instance 'UJ_BBOX2UNIT_UNUSED_pwrbus_1' of module 'NV_BLKBOX_SINK' requires 2 connections, but only 1 given [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/4fb3/sources_1/imports/nvdla_rtl/vmod/nvdla/cdp/NV_NVDLA_CDP_wdma.v:1933]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/4fb3/sources_1/imports/nvdla_rtl/vmod/nvdla/cdp/NV_NVDLA_CDP_wdma.v:1934]
WARNING: [Synth 8-350] instance 'UJ_BBOX2UNIT_UNUSED_pwrbus_2' of module 'NV_BLKBOX_SINK' requires 2 connections, but only 1 given [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/4fb3/sources_1/imports/nvdla_rtl/vmod/nvdla/cdp/NV_NVDLA_CDP_wdma.v:1934]
INFO: [Common 17-14] Message 'Synth 8-350' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/4fb3/sources_1/imports/nvdla_rtl/vmod/nvdla/cdp/NV_NVDLA_CDP_wdma.v:1935]
INFO: [Common 17-14] Message 'Synth 8-4446' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-6155] done synthesizing module 'NV_NVDLA_CDP_WDMA_cmd_fifo_flopram_rwsa_4x17' (92#1) [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/4fb3/sources_1/imports/nvdla_rtl/vmod/nvdla/cdp/NV_NVDLA_CDP_wdma.v:1916]
INFO: [Synth 8-6155] done synthesizing module 'NV_NVDLA_CDP_WDMA_cmd_fifo' (93#1) [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/4fb3/sources_1/imports/nvdla_rtl/vmod/nvdla/cdp/NV_NVDLA_CDP_wdma.v:1347]
INFO: [Synth 8-6155] done synthesizing module 'NV_NVDLA_DMAIF_wr' (94#1) [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/4fb3/sources_1/imports/nvdla_rtl/vmod/nvdla/nocif/NV_NVDLA_DMAIF_wr.v:10]
INFO: [Synth 8-226] default block is never used [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/4fb3/sources_1/imports/nvdla_rtl/vmod/nvdla/cdp/NV_NVDLA_CDP_wdma.v:2216]
INFO: [Synth 8-6155] done synthesizing module 'NV_NVDLA_CDP_WDMA_intr_fifo' (95#1) [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/4fb3/sources_1/imports/nvdla_rtl/vmod/nvdla/cdp/NV_NVDLA_CDP_wdma.v:2097]
WARNING: [Synth 8-6014] Unused sequential element mon_cmd_fifo_rd_pos_w_reg_reg was removed.  [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/4fb3/sources_1/imports/nvdla_rtl/vmod/nvdla/cdp/NV_NVDLA_CDP_wdma.v:805]
WARNING: [Synth 8-6014] Unused sequential element mon_base_addr_w_c_reg was removed.  [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/4fb3/sources_1/imports/nvdla_rtl/vmod/nvdla/cdp/NV_NVDLA_CDP_wdma.v:841]
WARNING: [Synth 8-6014] Unused sequential element mon_base_addr_c_c_reg was removed.  [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/4fb3/sources_1/imports/nvdla_rtl/vmod/nvdla/cdp/NV_NVDLA_CDP_wdma.v:905]
WARNING: [Synth 8-6014] Unused sequential element mon_dma_req_addr_c_reg was removed.  [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/4fb3/sources_1/imports/nvdla_rtl/vmod/nvdla/cdp/NV_NVDLA_CDP_wdma.v:980]
INFO: [Synth 8-6155] done synthesizing module 'NV_NVDLA_CDP_wdma' (96#1) [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/4fb3/sources_1/imports/nvdla_rtl/vmod/nvdla/cdp/NV_NVDLA_CDP_wdma.v:27]
INFO: [Synth 8-6155] done synthesizing module 'HLS_cdp_ICVT_pipe_p1' (97#1) [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/4fb3/sources_1/imports/nvdla_rtl/vmod/vlibs/HLS_cdp_icvt.v:120]
INFO: [Synth 8-6155] done synthesizing module 'HLS_cdp_ICVT_pipe_p2' (98#1) [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/4fb3/sources_1/imports/nvdla_rtl/vmod/vlibs/HLS_cdp_icvt.v:325]
	Parameter IN_WIDTH bound to: 25 - type: integer 
	Parameter OUT_WIDTH bound to: 9 - type: integer 
	Parameter SHIFT_WIDTH bound to: 5 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'NV_NVDLA_HLS_shiftrightsu' (99#1) [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/4fb3/sources_1/imports/nvdla_rtl/vmod/vlibs/NV_NVDLA_HLS_shiftrightsu.v:9]
INFO: [Synth 8-6155] done synthesizing module 'HLS_cdp_ICVT_pipe_p3' (100#1) [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/4fb3/sources_1/imports/nvdla_rtl/vmod/vlibs/HLS_cdp_icvt.v:530]
INFO: [Common 17-14] Message 'Synth 8-6155' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
	Parameter FORCE_CONTENTION_ASSERTION_RESET_ACTIVE bound to: 1'b1 
	Parameter FORCE_CONTENTION_ASSERTION_RESET_ACTIVE bound to: 1'b1 
	Parameter FORCE_CONTENTION_ASSERTION_RESET_ACTIVE bound to: 1'b1 
	Parameter buf2sq_data_bw bound to: 81 - type: integer 
	Parameter buf2sq_dp_bw bound to: 98 - type: integer 
	Parameter WAIT bound to: 3'b000 
	Parameter NORMAL_C bound to: 3'b001 
	Parameter FIRST_C bound to: 3'b010 
	Parameter SECOND_C bound to: 3'b011 
	Parameter CUBE_END bound to: 3'b100 
	Parameter pINT8_BW bound to: 9 - type: integer 
WARNING: [Synth 8-6014] Unused sequential element mon_int8_sq_0_reg was removed.  [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/4fb3/sources_1/imports/nvdla_rtl/vmod/nvdla/cdp/NV_NVDLA_CDP_DP_sum.v:358]
WARNING: [Synth 8-6014] Unused sequential element mon_int8_sq_1_reg was removed.  [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/4fb3/sources_1/imports/nvdla_rtl/vmod/nvdla/cdp/NV_NVDLA_CDP_DP_sum.v:360]
WARNING: [Synth 8-6014] Unused sequential element mon_int8_sq_2_reg was removed.  [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/4fb3/sources_1/imports/nvdla_rtl/vmod/nvdla/cdp/NV_NVDLA_CDP_DP_sum.v:362]
WARNING: [Synth 8-6014] Unused sequential element mon_int8_sq_3_reg was removed.  [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/4fb3/sources_1/imports/nvdla_rtl/vmod/nvdla/cdp/NV_NVDLA_CDP_DP_sum.v:364]
WARNING: [Synth 8-6014] Unused sequential element mon_int8_sq_4_reg was removed.  [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/4fb3/sources_1/imports/nvdla_rtl/vmod/nvdla/cdp/NV_NVDLA_CDP_DP_sum.v:366]
WARNING: [Synth 8-6014] Unused sequential element mon_int8_sq_5_reg was removed.  [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/4fb3/sources_1/imports/nvdla_rtl/vmod/nvdla/cdp/NV_NVDLA_CDP_DP_sum.v:368]
WARNING: [Synth 8-6014] Unused sequential element mon_int8_sq_6_reg was removed.  [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/4fb3/sources_1/imports/nvdla_rtl/vmod/nvdla/cdp/NV_NVDLA_CDP_DP_sum.v:370]
WARNING: [Synth 8-6014] Unused sequential element mon_int8_sq_7_reg was removed.  [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/4fb3/sources_1/imports/nvdla_rtl/vmod/nvdla/cdp/NV_NVDLA_CDP_DP_sum.v:372]
WARNING: [Synth 8-6014] Unused sequential element mon_int8_sq_8_reg was removed.  [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/4fb3/sources_1/imports/nvdla_rtl/vmod/nvdla/cdp/NV_NVDLA_CDP_DP_sum.v:374]
	Parameter pINT8_BW bound to: 9 - type: integer 
	Parameter pPP_BW bound to: 21 - type: integer 
WARNING: [Synth 8-6014] Unused sequential element mon_dec_offset_msb_reg was removed.  [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/4fb3/sources_1/imports/nvdla_rtl/vmod/nvdla/cdp/NV_NVDLA_CDP_DP_LUT_CTRL_unit.v:205]
WARNING: [Synth 8-6014] Unused sequential element mon_dec_Xindex_msb_reg was removed.  [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/4fb3/sources_1/imports/nvdla_rtl/vmod/nvdla/cdp/NV_NVDLA_CDP_DP_LUT_CTRL_unit.v:389]
WARNING: [Synth 8-6014] Unused sequential element mon_Y_dec_offset_msb_reg was removed.  [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/4fb3/sources_1/imports/nvdla_rtl/vmod/nvdla/cdp/NV_NVDLA_CDP_DP_LUT_CTRL_unit.v:654]
	Parameter FORCE_CONTENTION_ASSERTION_RESET_ACTIVE bound to: 1'b1 
	Parameter pINA_BW bound to: 9 - type: integer 
	Parameter pINB_BW bound to: 16 - type: integer 
	Parameter IN_WIDTH bound to: 42 - type: integer 
	Parameter OUT_WIDTH bound to: 8 - type: integer 
	Parameter SHIFT_WIDTH bound to: 6 - type: integer 
WARNING: [Synth 8-6014] Unused sequential element mon_op_en_dly_reg was removed.  [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/4fb3/sources_1/imports/nvdla_rtl/vmod/nvdla/cdp/NV_NVDLA_cdp.v:796]
WARNING: [Synth 8-6014] Unused sequential element mon_layer_end_flg_reg was removed.  [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/4fb3/sources_1/imports/nvdla_rtl/vmod/nvdla/cdp/NV_NVDLA_cdp.v:807]
WARNING: [Synth 8-6014] Unused sequential element mon_gap_between_layers_reg was removed.  [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/4fb3/sources_1/imports/nvdla_rtl/vmod/nvdla/cdp/NV_NVDLA_cdp.v:819]
WARNING: [Synth 8-6014] Unused sequential element mon_reg2dp_lut_le_function_reg was removed.  [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/4fb3/sources_1/imports/nvdla_rtl/vmod/nvdla/cdp/NV_NVDLA_cdp.v:900]
WARNING: [Synth 8-6014] Unused sequential element mon_reg2dp_mul_bypass_reg was removed.  [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/4fb3/sources_1/imports/nvdla_rtl/vmod/nvdla/cdp/NV_NVDLA_cdp.v:963]
WARNING: [Synth 8-6014] Unused sequential element mon_reg2dp_nan_to_zero_reg was removed.  [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/4fb3/sources_1/imports/nvdla_rtl/vmod/nvdla/cdp/NV_NVDLA_cdp.v:1026]
WARNING: [Synth 8-6014] Unused sequential element mon_reg2dp_normalz_len_reg was removed.  [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/4fb3/sources_1/imports/nvdla_rtl/vmod/nvdla/cdp/NV_NVDLA_cdp.v:1089]
WARNING: [Synth 8-6014] Unused sequential element mon_reg2dp_sqsum_bypass_reg was removed.  [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/4fb3/sources_1/imports/nvdla_rtl/vmod/nvdla/cdp/NV_NVDLA_cdp.v:1152]
WARNING: [Synth 8-6014] Unused sequential element mon_base_addr_width_c_reg was removed.  [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/4fb3/sources_1/imports/nvdla_rtl/vmod/nvdla/pdp/NV_NVDLA_PDP_RDMA_ig.v:373]
WARNING: [Synth 8-6014] Unused sequential element mon_base_addr_line_c_reg was removed.  [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/4fb3/sources_1/imports/nvdla_rtl/vmod/nvdla/pdp/NV_NVDLA_PDP_RDMA_ig.v:471]
WARNING: [Synth 8-6014] Unused sequential element mon_base_addr_surf_c_reg was removed.  [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/4fb3/sources_1/imports/nvdla_rtl/vmod/nvdla/pdp/NV_NVDLA_PDP_RDMA_ig.v:569]
WARNING: [Synth 8-6014] Unused sequential element mon_base_addr_split_c_reg was removed.  [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/4fb3/sources_1/imports/nvdla_rtl/vmod/nvdla/pdp/NV_NVDLA_PDP_RDMA_ig.v:664]
WARNING: [Synth 8-6014] Unused sequential element mon_op_en_dly_reg was removed.  [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/4fb3/sources_1/imports/nvdla_rtl/vmod/nvdla/pdp/NV_NVDLA_PDP_RDMA_ig.v:1234]
WARNING: [Synth 8-6014] Unused sequential element mon_layer_end_flg_reg was removed.  [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/4fb3/sources_1/imports/nvdla_rtl/vmod/nvdla/pdp/NV_NVDLA_PDP_RDMA_ig.v:1245]
WARNING: [Synth 8-6014] Unused sequential element mon_gap_between_layers_reg was removed.  [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/4fb3/sources_1/imports/nvdla_rtl/vmod/nvdla/pdp/NV_NVDLA_PDP_RDMA_ig.v:1257]
INFO: [Synth 8-226] default block is never used [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/4fb3/sources_1/imports/nvdla_rtl/vmod/nvdla/pdp/NV_NVDLA_PDP_RDMA_cq.v:1473]
WARNING: [Synth 8-6014] Unused sequential element pdp2cvif_rd_cdt_lat_fifo_pop_reg was removed.  [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/4fb3/sources_1/imports/nvdla_rtl/vmod/nvdla/pdp/NV_NVDLA_PDP_RDMA_eg.v:251]
WARNING: [Synth 8-6014] Unused sequential element count_wg_reg was removed.  [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/4fb3/sources_1/imports/nvdla_rtl/vmod/nvdla/pdp/NV_NVDLA_PDP_WDMA_dat.v:349]
WARNING: [Synth 8-6014] Unused sequential element count_w_reg was removed.  [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/4fb3/sources_1/imports/nvdla_rtl/vmod/nvdla/pdp/NV_NVDLA_PDP_WDMA_dat.v:401]
WARNING: [Synth 8-6014] Unused sequential element count_surf_reg was removed.  [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/4fb3/sources_1/imports/nvdla_rtl/vmod/nvdla/pdp/NV_NVDLA_PDP_WDMA_dat.v:418]
WARNING: [Synth 8-6014] Unused sequential element count_h_reg was removed.  [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/4fb3/sources_1/imports/nvdla_rtl/vmod/nvdla/pdp/NV_NVDLA_PDP_WDMA_dat.v:444]
INFO: [Synth 8-226] default block is never used [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/4fb3/sources_1/imports/nvdla_rtl/vmod/nvdla/pdp/NV_NVDLA_PDP_WDMA_cmd.v:1081]
WARNING: [Synth 8-6014] Unused sequential element mon_base_addr_line_c_reg was removed.  [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/4fb3/sources_1/imports/nvdla_rtl/vmod/nvdla/pdp/NV_NVDLA_PDP_WDMA_cmd.v:255]
WARNING: [Synth 8-6014] Unused sequential element mon_base_addr_surf_c_reg was removed.  [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/4fb3/sources_1/imports/nvdla_rtl/vmod/nvdla/pdp/NV_NVDLA_PDP_WDMA_cmd.v:319]
WARNING: [Synth 8-6014] Unused sequential element mon_base_addr_split_c_reg was removed.  [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/4fb3/sources_1/imports/nvdla_rtl/vmod/nvdla/pdp/NV_NVDLA_PDP_WDMA_cmd.v:381]
INFO: [Synth 8-226] default block is never used [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/4fb3/sources_1/imports/nvdla_rtl/vmod/nvdla/pdp/NV_NVDLA_PDP_wdma.v:1467]
WARNING: [Synth 8-6014] Unused sequential element cmd_fifo_rd_size_use_reg was removed.  [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/4fb3/sources_1/imports/nvdla_rtl/vmod/nvdla/pdp/NV_NVDLA_PDP_wdma.v:924]
INFO: [Synth 8-226] default block is never used [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/4fb3/sources_1/imports/nvdla_rtl/vmod/nvdla/pdp/NV_NVDLA_PDP_CORE_cal1d.v:1899]
WARNING: [Synth 8-3936] Found unconnected internal register 'unit1d_actv_out_f_reg' and it is trimmed from '15' to '14' bits. [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/4fb3/sources_1/imports/nvdla_rtl/vmod/nvdla/pdp/NV_NVDLA_PDP_CORE_cal1d.v:1900]
	Parameter FORCE_CONTENTION_ASSERTION_RESET_ACTIVE bound to: 1'b0 
WARNING: [Synth 8-6014] Unused sequential element mon_op_en_dly_reg was removed.  [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/4fb3/sources_1/imports/nvdla_rtl/vmod/nvdla/pdp/NV_NVDLA_pdp.v:1160]
WARNING: [Synth 8-6014] Unused sequential element mon_layer_end_flg_reg was removed.  [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/4fb3/sources_1/imports/nvdla_rtl/vmod/nvdla/pdp/NV_NVDLA_pdp.v:1171]
WARNING: [Synth 8-6014] Unused sequential element mon_gap_between_layers_reg was removed.  [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/4fb3/sources_1/imports/nvdla_rtl/vmod/nvdla/pdp/NV_NVDLA_pdp.v:1183]
WARNING: [Synth 8-6014] Unused sequential element mon_reg2dp_cube_in_channel_reg was removed.  [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/4fb3/sources_1/imports/nvdla_rtl/vmod/nvdla/pdp/NV_NVDLA_pdp.v:1210]
WARNING: [Synth 8-6014] Unused sequential element mon_reg2dp_cube_in_height_reg was removed.  [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/4fb3/sources_1/imports/nvdla_rtl/vmod/nvdla/pdp/NV_NVDLA_pdp.v:1273]
WARNING: [Synth 8-6014] Unused sequential element mon_reg2dp_cube_in_width_reg was removed.  [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/4fb3/sources_1/imports/nvdla_rtl/vmod/nvdla/pdp/NV_NVDLA_pdp.v:1336]
WARNING: [Synth 8-6014] Unused sequential element mon_reg2dp_cube_out_channel_reg was removed.  [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/4fb3/sources_1/imports/nvdla_rtl/vmod/nvdla/pdp/NV_NVDLA_pdp.v:1399]
WARNING: [Synth 8-6014] Unused sequential element mon_reg2dp_cube_out_height_reg was removed.  [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/4fb3/sources_1/imports/nvdla_rtl/vmod/nvdla/pdp/NV_NVDLA_pdp.v:1462]
WARNING: [Synth 8-6014] Unused sequential element mon_reg2dp_cube_out_width_reg was removed.  [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/4fb3/sources_1/imports/nvdla_rtl/vmod/nvdla/pdp/NV_NVDLA_pdp.v:1525]
WARNING: [Synth 8-6014] Unused sequential element mon_reg2dp_partial_width_in_first_reg was removed.  [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/4fb3/sources_1/imports/nvdla_rtl/vmod/nvdla/pdp/NV_NVDLA_pdp.v:1588]
WARNING: [Synth 8-6014] Unused sequential element mon_reg2dp_partial_width_in_last_reg was removed.  [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/4fb3/sources_1/imports/nvdla_rtl/vmod/nvdla/pdp/NV_NVDLA_pdp.v:1651]
WARNING: [Synth 8-6014] Unused sequential element mon_reg2dp_partial_width_in_mid_reg was removed.  [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/4fb3/sources_1/imports/nvdla_rtl/vmod/nvdla/pdp/NV_NVDLA_pdp.v:1714]
WARNING: [Synth 8-6014] Unused sequential element mon_reg2dp_partial_width_out_first_reg was removed.  [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/4fb3/sources_1/imports/nvdla_rtl/vmod/nvdla/pdp/NV_NVDLA_pdp.v:1777]
WARNING: [Synth 8-6014] Unused sequential element mon_reg2dp_partial_width_out_last_reg was removed.  [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/4fb3/sources_1/imports/nvdla_rtl/vmod/nvdla/pdp/NV_NVDLA_pdp.v:1840]
WARNING: [Synth 8-6014] Unused sequential element mon_reg2dp_partial_width_out_mid_reg was removed.  [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/4fb3/sources_1/imports/nvdla_rtl/vmod/nvdla/pdp/NV_NVDLA_pdp.v:1903]
WARNING: [Synth 8-6014] Unused sequential element mon_reg2dp_flying_mode_reg was removed.  [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/4fb3/sources_1/imports/nvdla_rtl/vmod/nvdla/pdp/NV_NVDLA_pdp.v:1966]
WARNING: [Synth 8-6014] Unused sequential element mon_reg2dp_kernel_height_reg was removed.  [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/4fb3/sources_1/imports/nvdla_rtl/vmod/nvdla/pdp/NV_NVDLA_pdp.v:2092]
WARNING: [Synth 8-6014] Unused sequential element mon_reg2dp_kernel_width_reg was removed.  [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/4fb3/sources_1/imports/nvdla_rtl/vmod/nvdla/pdp/NV_NVDLA_pdp.v:2155]
WARNING: [Synth 8-6014] Unused sequential element mon_reg2dp_kernel_stride_height_reg was removed.  [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/4fb3/sources_1/imports/nvdla_rtl/vmod/nvdla/pdp/NV_NVDLA_pdp.v:2218]
WARNING: [Synth 8-6014] Unused sequential element mon_reg2dp_kernel_stride_width_reg was removed.  [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/4fb3/sources_1/imports/nvdla_rtl/vmod/nvdla/pdp/NV_NVDLA_pdp.v:2281]
WARNING: [Synth 8-6014] Unused sequential element mon_reg2dp_nan_to_zero_reg was removed.  [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/4fb3/sources_1/imports/nvdla_rtl/vmod/nvdla/pdp/NV_NVDLA_pdp.v:2344]
WARNING: [Synth 8-6014] Unused sequential element mon_reg2dp_pad_bottom_reg was removed.  [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/4fb3/sources_1/imports/nvdla_rtl/vmod/nvdla/pdp/NV_NVDLA_pdp.v:2407]
WARNING: [Synth 8-6014] Unused sequential element mon_reg2dp_pad_left_reg was removed.  [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/4fb3/sources_1/imports/nvdla_rtl/vmod/nvdla/pdp/NV_NVDLA_pdp.v:2470]
WARNING: [Synth 8-6014] Unused sequential element mon_reg2dp_pad_right_reg was removed.  [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/4fb3/sources_1/imports/nvdla_rtl/vmod/nvdla/pdp/NV_NVDLA_pdp.v:2533]
WARNING: [Synth 8-6014] Unused sequential element mon_reg2dp_pad_top_reg was removed.  [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/4fb3/sources_1/imports/nvdla_rtl/vmod/nvdla/pdp/NV_NVDLA_pdp.v:2596]
WARNING: [Synth 8-6014] Unused sequential element mon_reg2dp_pooling_method_reg was removed.  [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/4fb3/sources_1/imports/nvdla_rtl/vmod/nvdla/pdp/NV_NVDLA_pdp.v:2659]
WARNING: [Synth 8-6014] Unused sequential element mon_reg2dp_split_num_reg was removed.  [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/4fb3/sources_1/imports/nvdla_rtl/vmod/nvdla/pdp/NV_NVDLA_pdp.v:2722]
	Parameter WT_STATE_IDLE bound to: 2'b00 
	Parameter WT_STATE_PEND bound to: 2'b01 
	Parameter WT_STATE_BUSY bound to: 2'b10 
	Parameter WT_STATE_DONE bound to: 2'b11 
	Parameter SRC_ID_WT bound to: 2'b00 
	Parameter SRC_ID_WMB bound to: 2'b01 
	Parameter SRC_ID_WGS bound to: 2'b10 
	Parameter FORCE_CONTENTION_ASSERTION_RESET_ACTIVE bound to: 1'b1 
WARNING: [Synth 8-6014] Unused sequential element layer_st_d1_reg was removed.  [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/4fb3/sources_1/imports/nvdla_rtl/vmod/nvdla/cdma/NV_NVDLA_CDMA_wt.v:749]
WARNING: [Synth 8-6014] Unused sequential element nan_pass_reg was removed.  [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/4fb3/sources_1/imports/nvdla_rtl/vmod/nvdla/cdma/NV_NVDLA_CDMA_wt.v:836]
WARNING: [Synth 8-6014] Unused sequential element dbg_src_rd_ptr_reg was removed.  [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/4fb3/sources_1/imports/nvdla_rtl/vmod/nvdla/cdma/NV_NVDLA_CDMA_wt.v:1304]
WARNING: [Synth 8-6014] Unused sequential element dbg_src_wr_ptr_reg was removed.  [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/4fb3/sources_1/imports/nvdla_rtl/vmod/nvdla/cdma/NV_NVDLA_CDMA_wt.v:1306]
WARNING: [Synth 8-6014] Unused sequential element dbg_dma_req_src_b0_reg was removed.  [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/4fb3/sources_1/imports/nvdla_rtl/vmod/nvdla/cdma/NV_NVDLA_CDMA_wt.v:1307]
WARNING: [Synth 8-6014] Unused sequential element dbg_dma_req_src_b1_reg was removed.  [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/4fb3/sources_1/imports/nvdla_rtl/vmod/nvdla/cdma/NV_NVDLA_CDMA_wt.v:1307]
WARNING: [Synth 8-6014] Unused sequential element wt_local_data_reg was removed.  [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/4fb3/sources_1/imports/nvdla_rtl/vmod/nvdla/cdma/NV_NVDLA_CDMA_wt.v:1489]
WARNING: [Synth 8-6014] Unused sequential element wt_local_data_vld_reg was removed.  [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/4fb3/sources_1/imports/nvdla_rtl/vmod/nvdla/cdma/NV_NVDLA_CDMA_wt.v:1412]
WARNING: [Synth 8-6014] Unused sequential element wt_rd_latency_inc_reg was removed.  [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/4fb3/sources_1/imports/nvdla_rtl/vmod/nvdla/cdma/NV_NVDLA_CDMA_wt.v:2245]
WARNING: [Synth 8-6014] Unused sequential element wt_rd_latency_dec_reg was removed.  [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/4fb3/sources_1/imports/nvdla_rtl/vmod/nvdla/cdma/NV_NVDLA_CDMA_wt.v:2252]
WARNING: [Synth 8-6014] Unused sequential element wt_rd_latency_clr_reg was removed.  [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/4fb3/sources_1/imports/nvdla_rtl/vmod/nvdla/cdma/NV_NVDLA_CDMA_wt.v:2259]
WARNING: [Synth 8-6014] Unused sequential element wt_rd_latency_cen_reg was removed.  [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/4fb3/sources_1/imports/nvdla_rtl/vmod/nvdla/cdma/NV_NVDLA_CDMA_wt.v:2266]
WARNING: [Synth 8-6014] Unused sequential element ltc_1_cnt_cur_reg was removed.  [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/4fb3/sources_1/imports/nvdla_rtl/vmod/nvdla/cdma/NV_NVDLA_CDMA_wt.v:2292]
	Parameter DC_STATE_IDLE bound to: 2'b00 
	Parameter DC_STATE_PEND bound to: 2'b01 
	Parameter DC_STATE_BUSY bound to: 2'b10 
	Parameter DC_STATE_DONE bound to: 2'b11 
WARNING: [Synth 8-6014] Unused sequential element mon_req_height_cnt_d1_reg was removed.  [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/4fb3/sources_1/imports/nvdla_rtl/vmod/nvdla/cdma/NV_NVDLA_CDMA_dc.v:1023]
WARNING: [Synth 8-6014] Unused sequential element mon_req_ch_cnt_reg was removed.  [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/4fb3/sources_1/imports/nvdla_rtl/vmod/nvdla/cdma/NV_NVDLA_CDMA_dc.v:1303]
WARNING: [Synth 8-6014] Unused sequential element mon_ch0_p0_wr_addr_cnt_reg was removed.  [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/4fb3/sources_1/imports/nvdla_rtl/vmod/nvdla/cdma/NV_NVDLA_CDMA_dc.v:1685]
WARNING: [Synth 8-6014] Unused sequential element ch0_p1_wr_addr_cnt_reg was removed.  [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/4fb3/sources_1/imports/nvdla_rtl/vmod/nvdla/cdma/NV_NVDLA_CDMA_dc.v:1686]
WARNING: [Synth 8-6014] Unused sequential element mon_ch0_p1_wr_addr_cnt_reg was removed.  [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/4fb3/sources_1/imports/nvdla_rtl/vmod/nvdla/cdma/NV_NVDLA_CDMA_dc.v:1686]
WARNING: [Synth 8-6014] Unused sequential element mon_ch1_p0_wr_addr_cnt_reg was removed.  [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/4fb3/sources_1/imports/nvdla_rtl/vmod/nvdla/cdma/NV_NVDLA_CDMA_dc.v:1697]
WARNING: [Synth 8-6014] Unused sequential element ch1_p1_wr_addr_cnt_reg was removed.  [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/4fb3/sources_1/imports/nvdla_rtl/vmod/nvdla/cdma/NV_NVDLA_CDMA_dc.v:1698]
WARNING: [Synth 8-6014] Unused sequential element mon_ch1_p1_wr_addr_cnt_reg was removed.  [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/4fb3/sources_1/imports/nvdla_rtl/vmod/nvdla/cdma/NV_NVDLA_CDMA_dc.v:1698]
WARNING: [Synth 8-6014] Unused sequential element mon_ch2_p0_wr_addr_cnt_reg was removed.  [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/4fb3/sources_1/imports/nvdla_rtl/vmod/nvdla/cdma/NV_NVDLA_CDMA_dc.v:1709]
WARNING: [Synth 8-6014] Unused sequential element ch2_p1_wr_addr_cnt_reg was removed.  [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/4fb3/sources_1/imports/nvdla_rtl/vmod/nvdla/cdma/NV_NVDLA_CDMA_dc.v:1710]
WARNING: [Synth 8-6014] Unused sequential element mon_ch2_p1_wr_addr_cnt_reg was removed.  [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/4fb3/sources_1/imports/nvdla_rtl/vmod/nvdla/cdma/NV_NVDLA_CDMA_dc.v:1710]
WARNING: [Synth 8-6014] Unused sequential element mon_ch3_p0_wr_addr_cnt_reg was removed.  [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/4fb3/sources_1/imports/nvdla_rtl/vmod/nvdla/cdma/NV_NVDLA_CDMA_dc.v:1721]
WARNING: [Synth 8-6014] Unused sequential element ch3_p1_wr_addr_cnt_reg was removed.  [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/4fb3/sources_1/imports/nvdla_rtl/vmod/nvdla/cdma/NV_NVDLA_CDMA_dc.v:1722]
INFO: [Common 17-14] Message 'Synth 8-6014' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
	Parameter IMG_STATE_IDLE bound to: 2'b00 
	Parameter IMG_STATE_PEND bound to: 2'b01 
	Parameter IMG_STATE_BUSY bound to: 2'b10 
	Parameter IMG_STATE_DONE bound to: 2'b11 
INFO: [Synth 8-155] case statement is not full and has no default [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/4fb3/sources_1/imports/nvdla_rtl/vmod/nvdla/cdma/NV_NVDLA_CDMA_IMG_ctrl.v:540]
	Parameter SRC_DUMMY bound to: 2'b00 
	Parameter SRC_P0 bound to: 2'b01 
	Parameter SRC_P1 bound to: 2'b10 
	Parameter FORCE_CONTENTION_ASSERTION_RESET_ACTIVE bound to: 1'b1 
	Parameter IN_WIDTH bound to: 34 - type: integer 
	Parameter OUT_WIDTH bound to: 17 - type: integer 
	Parameter SHIFT_WIDTH bound to: 6 - type: integer 
	Parameter IN_WIDTH bound to: 17 - type: integer 
	Parameter OUT_WIDTH bound to: 16 - type: integer 
	Parameter IN_WIDTH bound to: 17 - type: integer 
	Parameter OUT_WIDTH bound to: 8 - type: integer 
	Parameter FORCE_CONTENTION_ASSERTION_RESET_ACTIVE bound to: 1'b0 
	Parameter FORCE_CONTENTION_ASSERTION_RESET_ACTIVE bound to: 1'b0 
INFO: [Synth 8-4471] merging register 'bank0_ram1_wr_data_d2_reg[63:0]' into 'bank0_ram0_wr_data_d2_reg[63:0]' [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/4fb3/sources_1/imports/nvdla_rtl/vmod/nvdla/cbuf/NV_NVDLA_cbuf.v:1853]
INFO: [Synth 8-4471] merging register 'bank1_ram1_wr_data_d2_reg[63:0]' into 'bank1_ram0_wr_data_d2_reg[63:0]' [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/4fb3/sources_1/imports/nvdla_rtl/vmod/nvdla/cbuf/NV_NVDLA_cbuf.v:1893]
INFO: [Synth 8-4471] merging register 'bank2_ram1_wr_data_d2_reg[63:0]' into 'bank2_ram0_wr_data_d2_reg[63:0]' [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/4fb3/sources_1/imports/nvdla_rtl/vmod/nvdla/cbuf/NV_NVDLA_cbuf.v:1933]
INFO: [Synth 8-4471] merging register 'bank3_ram1_wr_data_d2_reg[63:0]' into 'bank3_ram0_wr_data_d2_reg[63:0]' [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/4fb3/sources_1/imports/nvdla_rtl/vmod/nvdla/cbuf/NV_NVDLA_cbuf.v:1973]
INFO: [Synth 8-4471] merging register 'bank4_ram1_wr_data_d2_reg[63:0]' into 'bank4_ram0_wr_data_d2_reg[63:0]' [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/4fb3/sources_1/imports/nvdla_rtl/vmod/nvdla/cbuf/NV_NVDLA_cbuf.v:2013]
INFO: [Synth 8-4471] merging register 'bank5_ram1_wr_data_d2_reg[63:0]' into 'bank5_ram0_wr_data_d2_reg[63:0]' [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/4fb3/sources_1/imports/nvdla_rtl/vmod/nvdla/cbuf/NV_NVDLA_cbuf.v:2053]
INFO: [Synth 8-4471] merging register 'bank6_ram1_wr_data_d2_reg[63:0]' into 'bank6_ram0_wr_data_d2_reg[63:0]' [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/4fb3/sources_1/imports/nvdla_rtl/vmod/nvdla/cbuf/NV_NVDLA_cbuf.v:2093]
INFO: [Synth 8-4471] merging register 'bank7_ram1_wr_data_d2_reg[63:0]' into 'bank7_ram0_wr_data_d2_reg[63:0]' [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/4fb3/sources_1/imports/nvdla_rtl/vmod/nvdla/cbuf/NV_NVDLA_cbuf.v:2133]
INFO: [Synth 8-4471] merging register 'bank8_ram1_wr_data_d2_reg[63:0]' into 'bank8_ram0_wr_data_d2_reg[63:0]' [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/4fb3/sources_1/imports/nvdla_rtl/vmod/nvdla/cbuf/NV_NVDLA_cbuf.v:2173]
INFO: [Synth 8-4471] merging register 'bank9_ram1_wr_data_d2_reg[63:0]' into 'bank9_ram0_wr_data_d2_reg[63:0]' [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/4fb3/sources_1/imports/nvdla_rtl/vmod/nvdla/cbuf/NV_NVDLA_cbuf.v:2213]
INFO: [Synth 8-4471] merging register 'bank10_ram1_wr_data_d2_reg[63:0]' into 'bank10_ram0_wr_data_d2_reg[63:0]' [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/4fb3/sources_1/imports/nvdla_rtl/vmod/nvdla/cbuf/NV_NVDLA_cbuf.v:2253]
INFO: [Synth 8-4471] merging register 'bank11_ram1_wr_data_d2_reg[63:0]' into 'bank11_ram0_wr_data_d2_reg[63:0]' [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/4fb3/sources_1/imports/nvdla_rtl/vmod/nvdla/cbuf/NV_NVDLA_cbuf.v:2293]
INFO: [Synth 8-4471] merging register 'bank12_ram1_wr_data_d2_reg[63:0]' into 'bank12_ram0_wr_data_d2_reg[63:0]' [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/4fb3/sources_1/imports/nvdla_rtl/vmod/nvdla/cbuf/NV_NVDLA_cbuf.v:2333]
INFO: [Synth 8-4471] merging register 'bank13_ram1_wr_data_d2_reg[63:0]' into 'bank13_ram0_wr_data_d2_reg[63:0]' [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/4fb3/sources_1/imports/nvdla_rtl/vmod/nvdla/cbuf/NV_NVDLA_cbuf.v:2373]
INFO: [Synth 8-4471] merging register 'bank14_ram1_wr_data_d2_reg[63:0]' into 'bank14_ram0_wr_data_d2_reg[63:0]' [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/4fb3/sources_1/imports/nvdla_rtl/vmod/nvdla/cbuf/NV_NVDLA_cbuf.v:2413]
INFO: [Synth 8-4471] merging register 'bank15_ram1_wr_data_d2_reg[63:0]' into 'bank15_ram0_wr_data_d2_reg[63:0]' [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/4fb3/sources_1/imports/nvdla_rtl/vmod/nvdla/cbuf/NV_NVDLA_cbuf.v:2453]
INFO: [Synth 8-4471] merging register 'bank16_ram1_wr_data_d2_reg[63:0]' into 'bank16_ram0_wr_data_d2_reg[63:0]' [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/4fb3/sources_1/imports/nvdla_rtl/vmod/nvdla/cbuf/NV_NVDLA_cbuf.v:2493]
INFO: [Synth 8-4471] merging register 'bank17_ram1_wr_data_d2_reg[63:0]' into 'bank17_ram0_wr_data_d2_reg[63:0]' [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/4fb3/sources_1/imports/nvdla_rtl/vmod/nvdla/cbuf/NV_NVDLA_cbuf.v:2533]
INFO: [Synth 8-4471] merging register 'bank18_ram1_wr_data_d2_reg[63:0]' into 'bank18_ram0_wr_data_d2_reg[63:0]' [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/4fb3/sources_1/imports/nvdla_rtl/vmod/nvdla/cbuf/NV_NVDLA_cbuf.v:2573]
INFO: [Synth 8-4471] merging register 'bank19_ram1_wr_data_d2_reg[63:0]' into 'bank19_ram0_wr_data_d2_reg[63:0]' [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/4fb3/sources_1/imports/nvdla_rtl/vmod/nvdla/cbuf/NV_NVDLA_cbuf.v:2613]
INFO: [Synth 8-4471] merging register 'bank20_ram1_wr_data_d2_reg[63:0]' into 'bank20_ram0_wr_data_d2_reg[63:0]' [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/4fb3/sources_1/imports/nvdla_rtl/vmod/nvdla/cbuf/NV_NVDLA_cbuf.v:2653]
INFO: [Synth 8-4471] merging register 'bank21_ram1_wr_data_d2_reg[63:0]' into 'bank21_ram0_wr_data_d2_reg[63:0]' [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/4fb3/sources_1/imports/nvdla_rtl/vmod/nvdla/cbuf/NV_NVDLA_cbuf.v:2693]
INFO: [Synth 8-4471] merging register 'bank22_ram1_wr_data_d2_reg[63:0]' into 'bank22_ram0_wr_data_d2_reg[63:0]' [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/4fb3/sources_1/imports/nvdla_rtl/vmod/nvdla/cbuf/NV_NVDLA_cbuf.v:2733]
INFO: [Synth 8-4471] merging register 'bank23_ram1_wr_data_d2_reg[63:0]' into 'bank23_ram0_wr_data_d2_reg[63:0]' [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/4fb3/sources_1/imports/nvdla_rtl/vmod/nvdla/cbuf/NV_NVDLA_cbuf.v:2773]
INFO: [Synth 8-4471] merging register 'bank24_ram1_wr_data_d2_reg[63:0]' into 'bank24_ram0_wr_data_d2_reg[63:0]' [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/4fb3/sources_1/imports/nvdla_rtl/vmod/nvdla/cbuf/NV_NVDLA_cbuf.v:2813]
INFO: [Synth 8-4471] merging register 'bank25_ram1_wr_data_d2_reg[63:0]' into 'bank25_ram0_wr_data_d2_reg[63:0]' [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/4fb3/sources_1/imports/nvdla_rtl/vmod/nvdla/cbuf/NV_NVDLA_cbuf.v:2853]
INFO: [Synth 8-4471] merging register 'bank26_ram1_wr_data_d2_reg[63:0]' into 'bank26_ram0_wr_data_d2_reg[63:0]' [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/4fb3/sources_1/imports/nvdla_rtl/vmod/nvdla/cbuf/NV_NVDLA_cbuf.v:2893]
INFO: [Synth 8-4471] merging register 'bank27_ram1_wr_data_d2_reg[63:0]' into 'bank27_ram0_wr_data_d2_reg[63:0]' [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/4fb3/sources_1/imports/nvdla_rtl/vmod/nvdla/cbuf/NV_NVDLA_cbuf.v:2933]
INFO: [Synth 8-4471] merging register 'bank28_ram1_wr_data_d2_reg[63:0]' into 'bank28_ram0_wr_data_d2_reg[63:0]' [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/4fb3/sources_1/imports/nvdla_rtl/vmod/nvdla/cbuf/NV_NVDLA_cbuf.v:2973]
INFO: [Synth 8-4471] merging register 'bank29_ram1_wr_data_d2_reg[63:0]' into 'bank29_ram0_wr_data_d2_reg[63:0]' [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/4fb3/sources_1/imports/nvdla_rtl/vmod/nvdla/cbuf/NV_NVDLA_cbuf.v:3013]
INFO: [Synth 8-4471] merging register 'bank30_ram1_wr_data_d2_reg[63:0]' into 'bank30_ram0_wr_data_d2_reg[63:0]' [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/4fb3/sources_1/imports/nvdla_rtl/vmod/nvdla/cbuf/NV_NVDLA_cbuf.v:3053]
INFO: [Synth 8-4471] merging register 'bank31_ram1_wr_data_d2_reg[63:0]' into 'bank31_ram0_wr_data_d2_reg[63:0]' [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/4fb3/sources_1/imports/nvdla_rtl/vmod/nvdla/cbuf/NV_NVDLA_cbuf.v:3093]
	Parameter SG_STATE_IDLE bound to: 2'b00 
	Parameter SG_STATE_PEND bound to: 2'b01 
	Parameter SG_STATE_BUSY bound to: 2'b10 
	Parameter SG_STATE_DONE bound to: 2'b11 
	Parameter FORCE_CONTENTION_ASSERTION_RESET_ACTIVE bound to: 1'b0 
	Parameter FORCE_CONTENTION_ASSERTION_RESET_ACTIVE bound to: 1'b0 
	Parameter FORCE_CONTENTION_ASSERTION_RESET_ACTIVE bound to: 1'b1 
	Parameter RATIO bound to: 4 - type: integer 
	Parameter FORCE_CONTENTION_ASSERTION_RESET_ACTIVE bound to: 1'b1 
INFO: [Synth 8-226] default block is never used [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/4fb3/sources_1/imports/nvdla_rtl/vmod/nvdla/sdp/NV_NVDLA_SDP_RDMA_EG_ro.v:316]
INFO: [Synth 8-226] default block is never used [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/4fb3/sources_1/imports/nvdla_rtl/vmod/nvdla/sdp/NV_NVDLA_SDP_RDMA_EG_ro.v:331]
	Parameter FORCE_CONTENTION_ASSERTION_RESET_ACTIVE bound to: 1'b1 
INFO: [Synth 8-226] default block is never used [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/4fb3/sources_1/imports/nvdla_rtl/vmod/nvdla/sdp/NV_NVDLA_SDP_WDMA_intr.v:412]
	Parameter IW bound to: 256 - type: integer 
	Parameter CW bound to: 2 - type: integer 
	Parameter OW bound to: 32 - type: integer 
	Parameter RATIO bound to: 8 - type: integer 
	Parameter IW bound to: 128 - type: integer 
	Parameter CW bound to: 1 - type: integer 
	Parameter OW bound to: 16 - type: integer 
	Parameter RATIO bound to: 8 - type: integer 
	Parameter IW bound to: 32 - type: integer 
	Parameter OW bound to: 32 - type: integer 
	Parameter RATIO bound to: 1 - type: integer 
	Parameter DATA1_WIDTH bound to: 16 - type: integer 
	Parameter DATA2_WIDTH bound to: 32 - type: integer 
	Parameter IN_WIDTH bound to: 16 - type: integer 
	Parameter OUT_WIDTH bound to: 32 - type: integer 
	Parameter SHIFT_WIDTH bound to: 6 - type: integer 
	Parameter SHIFT_MAX bound to: 63 - type: integer 
	Parameter HIGH_WIDTH bound to: 47 - type: integer 
	Parameter DATA1_WIDTH bound to: 16 - type: integer 
	Parameter DATA2_WIDTH bound to: 33 - type: integer 
	Parameter IN_WIDTH bound to: 33 - type: integer 
	Parameter OP_WIDTH bound to: 16 - type: integer 
	Parameter OUT_WIDTH bound to: 49 - type: integer 
	Parameter IN_WIDTH bound to: 49 - type: integer 
	Parameter OUT_WIDTH bound to: 32 - type: integer 
	Parameter SHIFT_WIDTH bound to: 6 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter IW bound to: 32 - type: integer 
	Parameter OW bound to: 32 - type: integer 
	Parameter RATIO bound to: 1 - type: integer 
	Parameter IN_WIDTH bound to: 49 - type: integer 
	Parameter OUT_WIDTH bound to: 17 - type: integer 
	Parameter SHIFT_WIDTH bound to: 6 - type: integer 
	Parameter IW bound to: 8 - type: integer 
	Parameter OW bound to: 64 - type: integer 
	Parameter RATIO bound to: 8 - type: integer 
WARNING: [Synth 8-689] width (64) of port connection 'nvdla_core2dbb_aw_awaddr' does not match port width (32) of module 'NV_nvdla' [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/4fb3/sources_1/imports/nvdla_rtl/NV_nvdla_wrapper.v:162]
WARNING: [Synth 8-689] width (64) of port connection 'nvdla_core2dbb_ar_araddr' does not match port width (32) of module 'NV_nvdla' [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/4fb3/sources_1/imports/nvdla_rtl/NV_nvdla_wrapper.v:175]
INFO: [Synth 8-638] synthesizing module 'z920_nvdla_ps_axi_apb_bridge_0_0' [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ip/z920_nvdla_ps_axi_apb_bridge_0_0/synth/z920_nvdla_ps_axi_apb_bridge_0_0.vhd:90]
	Parameter C_FAMILY bound to: zynquplus - type: string 
	Parameter C_INSTANCE bound to: axi_apb_bridge_inst - type: string 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 40 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_APB_ADDR_WIDTH bound to: 40 - type: integer 
	Parameter C_M_APB_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_APB_NUM_SLAVES bound to: 1 - type: integer 
	Parameter C_M_APB_PROTOCOL bound to: apb3 - type: string 
	Parameter C_BASEADDR bound to: 64'b0000000000000000000000000000000010000000000000000000000000000000 
	Parameter C_HIGHADDR bound to: 64'b0000000000000000000000000000000010000000000000001111111111111111 
	Parameter C_S_AXI_RNG2_BASEADDR bound to: 64'b0000000000000000000000000000000000010000000000000000000000000000 
	Parameter C_S_AXI_RNG2_HIGHADDR bound to: 64'b0000000000000000000000000000000000011111111111111111111111111111 
	Parameter C_S_AXI_RNG3_BASEADDR bound to: 64'b0000000000000000000000000000000000100000000000000000000000000000 
	Parameter C_S_AXI_RNG3_HIGHADDR bound to: 64'b0000000000000000000000000000000000101111111111111111111111111111 
	Parameter C_S_AXI_RNG4_BASEADDR bound to: 64'b0000000000000000000000000000000000110000000000000000000000000000 
	Parameter C_S_AXI_RNG4_HIGHADDR bound to: 64'b0000000000000000000000000000000000111111111111111111111111111111 
	Parameter C_S_AXI_RNG5_BASEADDR bound to: 64'b0000000000000000000000000000000001000000000000000000000000000000 
	Parameter C_S_AXI_RNG5_HIGHADDR bound to: 64'b0000000000000000000000000000000001001111111111111111111111111111 
	Parameter C_S_AXI_RNG6_BASEADDR bound to: 64'b0000000000000000000000000000000001010000000000000000000000000000 
	Parameter C_S_AXI_RNG6_HIGHADDR bound to: 64'b0000000000000000000000000000000001011111111111111111111111111111 
	Parameter C_S_AXI_RNG7_BASEADDR bound to: 64'b0000000000000000000000000000000001100000000000000000000000000000 
	Parameter C_S_AXI_RNG7_HIGHADDR bound to: 64'b0000000000000000000000000000000001101111111111111111111111111111 
	Parameter C_S_AXI_RNG8_BASEADDR bound to: 64'b0000000000000000000000000000000001110000000000000000000000000000 
	Parameter C_S_AXI_RNG8_HIGHADDR bound to: 64'b0000000000000000000000000000000001111111111111111111111111111111 
	Parameter C_S_AXI_RNG9_BASEADDR bound to: 64'b0000000000000000000000000000000010000000000000000000000000000000 
	Parameter C_S_AXI_RNG9_HIGHADDR bound to: 64'b0000000000000000000000000000000010001111111111111111111111111111 
	Parameter C_S_AXI_RNG10_BASEADDR bound to: 64'b0000000000000000000000000000000010010000000000000000000000000000 
	Parameter C_S_AXI_RNG10_HIGHADDR bound to: 64'b0000000000000000000000000000000010011111111111111111111111111111 
	Parameter C_S_AXI_RNG11_BASEADDR bound to: 64'b0000000000000000000000000000000010100000000000000000000000000000 
	Parameter C_S_AXI_RNG11_HIGHADDR bound to: 64'b0000000000000000000000000000000010101111111111111111111111111111 
	Parameter C_S_AXI_RNG12_BASEADDR bound to: 64'b0000000000000000000000000000000010110000000000000000000000000000 
	Parameter C_S_AXI_RNG12_HIGHADDR bound to: 64'b0000000000000000000000000000000010111111111111111111111111111111 
	Parameter C_S_AXI_RNG13_BASEADDR bound to: 64'b0000000000000000000000000000000011000000000000000000000000000000 
	Parameter C_S_AXI_RNG13_HIGHADDR bound to: 64'b0000000000000000000000000000000011001111111111111111111111111111 
	Parameter C_S_AXI_RNG14_BASEADDR bound to: 64'b0000000000000000000000000000000011010000000000000000000000000000 
	Parameter C_S_AXI_RNG14_HIGHADDR bound to: 64'b0000000000000000000000000000000011011111111111111111111111111111 
	Parameter C_S_AXI_RNG15_BASEADDR bound to: 64'b0000000000000000000000000000000011100000000000000000000000000000 
	Parameter C_S_AXI_RNG15_HIGHADDR bound to: 64'b0000000000000000000000000000000011101111111111111111111111111111 
	Parameter C_S_AXI_RNG16_BASEADDR bound to: 64'b0000000000000000000000000000000011110000000000000000000000000000 
	Parameter C_S_AXI_RNG16_HIGHADDR bound to: 64'b0000000000000000000000000000000011111111111111111111111111111111 
	Parameter C_DPHASE_TIMEOUT bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'axi_apb_bridge' declared at '/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/2f3b/hdl/axi_apb_bridge_v3_0_vh_rfs.vhd:7175' bound to instance 'U0' of component 'axi_apb_bridge' [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ip/z920_nvdla_ps_axi_apb_bridge_0_0/synth/z920_nvdla_ps_axi_apb_bridge_0_0.vhd:228]
INFO: [Synth 8-638] synthesizing module 'axi_apb_bridge' [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/2f3b/hdl/axi_apb_bridge_v3_0_vh_rfs.vhd:7284]
	Parameter C_FAMILY bound to: zynquplus - type: string 
	Parameter C_INSTANCE bound to: axi_apb_bridge_inst - type: string 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 40 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_APB_ADDR_WIDTH bound to: 40 - type: integer 
	Parameter C_M_APB_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_APB_NUM_SLAVES bound to: 1 - type: integer 
	Parameter C_M_APB_PROTOCOL bound to: apb3 - type: string 
	Parameter C_BASEADDR bound to: 64'b0000000000000000000000000000000010000000000000000000000000000000 
	Parameter C_HIGHADDR bound to: 64'b0000000000000000000000000000000010000000000000001111111111111111 
	Parameter C_S_AXI_RNG2_BASEADDR bound to: 64'b0000000000000000000000000000000000010000000000000000000000000000 
	Parameter C_S_AXI_RNG2_HIGHADDR bound to: 64'b0000000000000000000000000000000000011111111111111111111111111111 
	Parameter C_S_AXI_RNG3_BASEADDR bound to: 64'b0000000000000000000000000000000000100000000000000000000000000000 
	Parameter C_S_AXI_RNG3_HIGHADDR bound to: 64'b0000000000000000000000000000000000101111111111111111111111111111 
	Parameter C_S_AXI_RNG4_BASEADDR bound to: 64'b0000000000000000000000000000000000110000000000000000000000000000 
	Parameter C_S_AXI_RNG4_HIGHADDR bound to: 64'b0000000000000000000000000000000000111111111111111111111111111111 
	Parameter C_S_AXI_RNG5_BASEADDR bound to: 64'b0000000000000000000000000000000001000000000000000000000000000000 
	Parameter C_S_AXI_RNG5_HIGHADDR bound to: 64'b0000000000000000000000000000000001001111111111111111111111111111 
	Parameter C_S_AXI_RNG6_BASEADDR bound to: 64'b0000000000000000000000000000000001010000000000000000000000000000 
	Parameter C_S_AXI_RNG6_HIGHADDR bound to: 64'b0000000000000000000000000000000001011111111111111111111111111111 
	Parameter C_S_AXI_RNG7_BASEADDR bound to: 64'b0000000000000000000000000000000001100000000000000000000000000000 
	Parameter C_S_AXI_RNG7_HIGHADDR bound to: 64'b0000000000000000000000000000000001101111111111111111111111111111 
	Parameter C_S_AXI_RNG8_BASEADDR bound to: 64'b0000000000000000000000000000000001110000000000000000000000000000 
	Parameter C_S_AXI_RNG8_HIGHADDR bound to: 64'b0000000000000000000000000000000001111111111111111111111111111111 
	Parameter C_S_AXI_RNG9_BASEADDR bound to: 64'b0000000000000000000000000000000010000000000000000000000000000000 
	Parameter C_S_AXI_RNG9_HIGHADDR bound to: 64'b0000000000000000000000000000000010001111111111111111111111111111 
	Parameter C_S_AXI_RNG10_BASEADDR bound to: 64'b0000000000000000000000000000000010010000000000000000000000000000 
	Parameter C_S_AXI_RNG10_HIGHADDR bound to: 64'b0000000000000000000000000000000010011111111111111111111111111111 
	Parameter C_S_AXI_RNG11_BASEADDR bound to: 64'b0000000000000000000000000000000010100000000000000000000000000000 
	Parameter C_S_AXI_RNG11_HIGHADDR bound to: 64'b0000000000000000000000000000000010101111111111111111111111111111 
	Parameter C_S_AXI_RNG12_BASEADDR bound to: 64'b0000000000000000000000000000000010110000000000000000000000000000 
	Parameter C_S_AXI_RNG12_HIGHADDR bound to: 64'b0000000000000000000000000000000010111111111111111111111111111111 
	Parameter C_S_AXI_RNG13_BASEADDR bound to: 64'b0000000000000000000000000000000011000000000000000000000000000000 
	Parameter C_S_AXI_RNG13_HIGHADDR bound to: 64'b0000000000000000000000000000000011001111111111111111111111111111 
	Parameter C_S_AXI_RNG14_BASEADDR bound to: 64'b0000000000000000000000000000000011010000000000000000000000000000 
	Parameter C_S_AXI_RNG14_HIGHADDR bound to: 64'b0000000000000000000000000000000011011111111111111111111111111111 
	Parameter C_S_AXI_RNG15_BASEADDR bound to: 64'b0000000000000000000000000000000011100000000000000000000000000000 
	Parameter C_S_AXI_RNG15_HIGHADDR bound to: 64'b0000000000000000000000000000000011101111111111111111111111111111 
	Parameter C_S_AXI_RNG16_BASEADDR bound to: 64'b0000000000000000000000000000000011110000000000000000000000000000 
	Parameter C_S_AXI_RNG16_HIGHADDR bound to: 64'b0000000000000000000000000000000011111111111111111111111111111111 
	Parameter C_DPHASE_TIMEOUT bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'psel_decoder' [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/2f3b/hdl/axi_apb_bridge_v3_0_vh_rfs.vhd:564]
	Parameter C_FAMILY bound to: zynquplus - type: string 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 40 - type: integer 
	Parameter C_APB_NUM_SLAVES bound to: 1 - type: integer 
	Parameter C_S_AXI_RNG1_BASEADDR bound to: 64'b0000000000000000000000000000000010000000000000000000000000000000 
	Parameter C_S_AXI_RNG1_HIGHADDR bound to: 64'b0000000000000000000000000000000010000000000000001111111111111111 
	Parameter C_S_AXI_RNG2_BASEADDR bound to: 64'b0000000000000000000000000000000000010000000000000000000000000000 
	Parameter C_S_AXI_RNG2_HIGHADDR bound to: 64'b0000000000000000000000000000000000011111111111111111111111111111 
	Parameter C_S_AXI_RNG3_BASEADDR bound to: 64'b0000000000000000000000000000000000100000000000000000000000000000 
	Parameter C_S_AXI_RNG3_HIGHADDR bound to: 64'b0000000000000000000000000000000000101111111111111111111111111111 
	Parameter C_S_AXI_RNG4_BASEADDR bound to: 64'b0000000000000000000000000000000000110000000000000000000000000000 
	Parameter C_S_AXI_RNG4_HIGHADDR bound to: 64'b0000000000000000000000000000000000111111111111111111111111111111 
	Parameter C_S_AXI_RNG5_BASEADDR bound to: 64'b0000000000000000000000000000000001000000000000000000000000000000 
	Parameter C_S_AXI_RNG5_HIGHADDR bound to: 64'b0000000000000000000000000000000001001111111111111111111111111111 
	Parameter C_S_AXI_RNG6_BASEADDR bound to: 64'b0000000000000000000000000000000001010000000000000000000000000000 
	Parameter C_S_AXI_RNG6_HIGHADDR bound to: 64'b0000000000000000000000000000000001011111111111111111111111111111 
	Parameter C_S_AXI_RNG7_BASEADDR bound to: 64'b0000000000000000000000000000000001100000000000000000000000000000 
	Parameter C_S_AXI_RNG7_HIGHADDR bound to: 64'b0000000000000000000000000000000001101111111111111111111111111111 
	Parameter C_S_AXI_RNG8_BASEADDR bound to: 64'b0000000000000000000000000000000001110000000000000000000000000000 
	Parameter C_S_AXI_RNG8_HIGHADDR bound to: 64'b0000000000000000000000000000000001111111111111111111111111111111 
	Parameter C_S_AXI_RNG9_BASEADDR bound to: 64'b0000000000000000000000000000000010000000000000000000000000000000 
	Parameter C_S_AXI_RNG9_HIGHADDR bound to: 64'b0000000000000000000000000000000010001111111111111111111111111111 
	Parameter C_S_AXI_RNG10_BASEADDR bound to: 64'b0000000000000000000000000000000010010000000000000000000000000000 
	Parameter C_S_AXI_RNG10_HIGHADDR bound to: 64'b0000000000000000000000000000000010011111111111111111111111111111 
	Parameter C_S_AXI_RNG11_BASEADDR bound to: 64'b0000000000000000000000000000000010100000000000000000000000000000 
	Parameter C_S_AXI_RNG11_HIGHADDR bound to: 64'b0000000000000000000000000000000010101111111111111111111111111111 
	Parameter C_S_AXI_RNG12_BASEADDR bound to: 64'b0000000000000000000000000000000010110000000000000000000000000000 
	Parameter C_S_AXI_RNG12_HIGHADDR bound to: 64'b0000000000000000000000000000000010111111111111111111111111111111 
	Parameter C_S_AXI_RNG13_BASEADDR bound to: 64'b0000000000000000000000000000000011000000000000000000000000000000 
	Parameter C_S_AXI_RNG13_HIGHADDR bound to: 64'b0000000000000000000000000000000011001111111111111111111111111111 
	Parameter C_S_AXI_RNG14_BASEADDR bound to: 64'b0000000000000000000000000000000011010000000000000000000000000000 
	Parameter C_S_AXI_RNG14_HIGHADDR bound to: 64'b0000000000000000000000000000000011011111111111111111111111111111 
	Parameter C_S_AXI_RNG15_BASEADDR bound to: 64'b0000000000000000000000000000000011100000000000000000000000000000 
	Parameter C_S_AXI_RNG15_HIGHADDR bound to: 64'b0000000000000000000000000000000011101111111111111111111111111111 
	Parameter C_S_AXI_RNG16_BASEADDR bound to: 64'b0000000000000000000000000000000011110000000000000000000000000000 
	Parameter C_S_AXI_RNG16_HIGHADDR bound to: 64'b0000000000000000000000000000000011111111111111111111111111111111 
INFO: [Synth 8-256] done synthesizing module 'psel_decoder' (335#1) [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/2f3b/hdl/axi_apb_bridge_v3_0_vh_rfs.vhd:564]
INFO: [Synth 8-638] synthesizing module 'multiplexor' [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/2f3b/hdl/axi_apb_bridge_v3_0_vh_rfs.vhd:4148]
	Parameter C_M_APB_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_APB_NUM_SLAVES bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'multiplexor' (336#1) [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/2f3b/hdl/axi_apb_bridge_v3_0_vh_rfs.vhd:4148]
INFO: [Synth 8-638] synthesizing module 'axilite_sif' [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/2f3b/hdl/axi_apb_bridge_v3_0_vh_rfs.vhd:6098]
	Parameter C_FAMILY bound to: zynquplus - type: string 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 40 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_DPHASE_TIMEOUT bound to: 0 - type: integer 
	Parameter C_M_APB_PROTOCOL bound to: apb3 - type: string 
INFO: [Synth 8-226] default block is never used [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/2f3b/hdl/axi_apb_bridge_v3_0_vh_rfs.vhd:6346]
INFO: [Synth 8-256] done synthesizing module 'axilite_sif' (337#1) [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/2f3b/hdl/axi_apb_bridge_v3_0_vh_rfs.vhd:6098]
INFO: [Synth 8-638] synthesizing module 'apb_mif' [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/2f3b/hdl/axi_apb_bridge_v3_0_vh_rfs.vhd:6674]
	Parameter C_M_APB_ADDR_WIDTH bound to: 40 - type: integer 
	Parameter C_M_APB_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_APB_NUM_SLAVES bound to: 1 - type: integer 
	Parameter C_M_APB_PROTOCOL bound to: apb3 - type: string 
INFO: [Synth 8-256] done synthesizing module 'apb_mif' (338#1) [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/2f3b/hdl/axi_apb_bridge_v3_0_vh_rfs.vhd:6674]
INFO: [Synth 8-256] done synthesizing module 'axi_apb_bridge' (339#1) [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/2f3b/hdl/axi_apb_bridge_v3_0_vh_rfs.vhd:7284]
INFO: [Synth 8-256] done synthesizing module 'z920_nvdla_ps_axi_apb_bridge_0_0' (340#1) [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ip/z920_nvdla_ps_axi_apb_bridge_0_0/synth/z920_nvdla_ps_axi_apb_bridge_0_0.vhd:90]
	Parameter C_FAMILY bound to: zynquplus - type: string 
	Parameter C_M_AXI_PROTOCOL bound to: 2 - type: integer 
	Parameter C_S_AXI_PROTOCOL bound to: 0 - type: integer 
	Parameter C_IGNORE_ID bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 16 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 40 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_WRITE bound to: 1 - type: integer 
	Parameter C_AXI_SUPPORTS_READ bound to: 1 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_TRANSLATION_MODE bound to: 2 - type: integer 
	Parameter P_AXI4 bound to: 0 - type: integer 
	Parameter P_AXI3 bound to: 1 - type: integer 
	Parameter P_AXILITE bound to: 2 - type: integer 
	Parameter P_AXILITE_SIZE bound to: 3'b010 
	Parameter P_INCR bound to: 2'b01 
	Parameter P_DECERR bound to: 2'b11 
	Parameter P_SLVERR bound to: 2'b10 
	Parameter P_PROTECTION bound to: 1 - type: integer 
	Parameter P_CONVERSION bound to: 2 - type: integer 
	Parameter C_S_AXI_PROTOCOL bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 16 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 40 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_WRITE bound to: 1 - type: integer 
	Parameter C_AXI_SUPPORTS_READ bound to: 1 - type: integer 
	Parameter C_ID_WIDTH bound to: 16 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 40 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 40 - type: integer 
	Parameter P_AXBURST_FIXED bound to: 2'b00 
	Parameter P_AXBURST_INCR bound to: 2'b01 
	Parameter P_AXBURST_WRAP bound to: 2'b10 
	Parameter C_AXI_ADDR_WIDTH bound to: 40 - type: integer 
	Parameter L_AXI_ADDR_LOW_BIT bound to: 12 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 40 - type: integer 
	Parameter L_AXI_ADDR_LOW_BIT bound to: 12 - type: integer 
	Parameter SM_IDLE bound to: 2'b00 
	Parameter SM_CMD_EN bound to: 2'b01 
	Parameter SM_CMD_ACCEPTED bound to: 2'b10 
	Parameter SM_DONE_WAIT bound to: 2'b11 
INFO: [Synth 8-226] default block is never used [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/1229/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3279]
	Parameter C_ID_WIDTH bound to: 16 - type: integer 
	Parameter LP_RESP_OKAY bound to: 2'b00 
	Parameter LP_RESP_EXOKAY bound to: 2'b01 
	Parameter LP_RESP_SLVERROR bound to: 2'b10 
	Parameter LP_RESP_DECERR bound to: 2'b11 
	Parameter P_WIDTH bound to: 24 - type: integer 
	Parameter P_DEPTH bound to: 4 - type: integer 
	Parameter P_AWIDTH bound to: 2 - type: integer 
	Parameter P_RWIDTH bound to: 2 - type: integer 
	Parameter P_RDEPTH bound to: 4 - type: integer 
	Parameter P_RAWIDTH bound to: 2 - type: integer 
	Parameter C_WIDTH bound to: 24 - type: integer 
	Parameter C_AWIDTH bound to: 2 - type: integer 
	Parameter C_DEPTH bound to: 4 - type: integer 
	Parameter C_EMPTY bound to: 2'b11 
	Parameter C_EMPTY_PRE bound to: 2'b00 
	Parameter C_FULL bound to: 2'b10 
	Parameter C_FULL_PRE bound to: 2'b01 
	Parameter C_WIDTH bound to: 2 - type: integer 
	Parameter C_AWIDTH bound to: 2 - type: integer 
	Parameter C_DEPTH bound to: 4 - type: integer 
	Parameter C_EMPTY bound to: 2'b11 
	Parameter C_EMPTY_PRE bound to: 2'b00 
	Parameter C_FULL bound to: 2'b10 
	Parameter C_FULL_PRE bound to: 2'b01 
	Parameter C_ID_WIDTH bound to: 16 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 40 - type: integer 
	Parameter SM_IDLE bound to: 2'b00 
	Parameter SM_CMD_EN bound to: 2'b01 
	Parameter SM_CMD_ACCEPTED bound to: 2'b10 
	Parameter SM_DONE bound to: 2'b11 
INFO: [Synth 8-226] default block is never used [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/1229/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3398]
	Parameter C_ID_WIDTH bound to: 16 - type: integer 
	Parameter C_DATA_WIDTH bound to: 32 - type: integer 
	Parameter P_WIDTH bound to: 17 - type: integer 
	Parameter P_DEPTH bound to: 32 - type: integer 
	Parameter P_AWIDTH bound to: 5 - type: integer 
	Parameter P_D_WIDTH bound to: 34 - type: integer 
	Parameter P_D_DEPTH bound to: 32 - type: integer 
	Parameter P_D_AWIDTH bound to: 5 - type: integer 
	Parameter C_WIDTH bound to: 34 - type: integer 
	Parameter C_AWIDTH bound to: 5 - type: integer 
	Parameter C_DEPTH bound to: 32 - type: integer 
	Parameter C_EMPTY bound to: 5'b11111 
	Parameter C_EMPTY_PRE bound to: 5'b00000 
	Parameter C_FULL bound to: 5'b11110 
	Parameter C_FULL_PRE bound to: 5'b11010 
	Parameter C_WIDTH bound to: 17 - type: integer 
	Parameter C_AWIDTH bound to: 5 - type: integer 
	Parameter C_DEPTH bound to: 32 - type: integer 
	Parameter C_EMPTY bound to: 5'b11111 
	Parameter C_EMPTY_PRE bound to: 5'b00000 
	Parameter C_FULL bound to: 5'b11110 
	Parameter C_FULL_PRE bound to: 5'b11010 
	Parameter C_FAMILY bound to: virtex6 - type: string 
	Parameter C_AXI_PROTOCOL bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 16 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 40 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_REG_CONFIG_AW bound to: 1 - type: integer 
	Parameter C_REG_CONFIG_W bound to: 0 - type: integer 
	Parameter C_REG_CONFIG_B bound to: 1 - type: integer 
	Parameter C_REG_CONFIG_AR bound to: 1 - type: integer 
	Parameter C_REG_CONFIG_R bound to: 1 - type: integer 
	Parameter C_NUM_SLR_CROSSINGS bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_AW bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_W bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_B bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_AR bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_R bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_AW bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_W bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_B bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_AR bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_R bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_AW bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_W bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_B bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_AR bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_R bound to: 0 - type: integer 
	Parameter C_AXI_SUPPORTS_REGION_SIGNALS bound to: 1 - type: integer 
	Parameter P_FORWARD bound to: 0 - type: integer 
	Parameter P_RESPONSE bound to: 1 - type: integer 
	Parameter G_AXI_AWADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_AWADDR_WIDTH bound to: 40 - type: integer 
	Parameter G_AXI_AWPROT_INDEX bound to: 40 - type: integer 
	Parameter G_AXI_AWPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWSIZE_INDEX bound to: 43 - type: integer 
	Parameter G_AXI_AWSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWBURST_INDEX bound to: 46 - type: integer 
	Parameter G_AXI_AWBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_AWCACHE_INDEX bound to: 48 - type: integer 
	Parameter G_AXI_AWCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWLEN_INDEX bound to: 52 - type: integer 
	Parameter G_AXI_AWLEN_WIDTH bound to: 8 - type: integer 
	Parameter G_AXI_AWLOCK_INDEX bound to: 60 - type: integer 
	Parameter G_AXI_AWLOCK_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_AWID_INDEX bound to: 61 - type: integer 
	Parameter G_AXI_AWID_WIDTH bound to: 16 - type: integer 
	Parameter G_AXI_AWQOS_INDEX bound to: 77 - type: integer 
	Parameter G_AXI_AWQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWREGION_INDEX bound to: 81 - type: integer 
	Parameter G_AXI_AWREGION_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWUSER_INDEX bound to: 85 - type: integer 
	Parameter G_AXI_AWUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWPAYLOAD_WIDTH bound to: 85 - type: integer 
	Parameter G_AXI_ARADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_ARADDR_WIDTH bound to: 40 - type: integer 
	Parameter G_AXI_ARPROT_INDEX bound to: 40 - type: integer 
	Parameter G_AXI_ARPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARSIZE_INDEX bound to: 43 - type: integer 
	Parameter G_AXI_ARSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARBURST_INDEX bound to: 46 - type: integer 
	Parameter G_AXI_ARBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_ARCACHE_INDEX bound to: 48 - type: integer 
	Parameter G_AXI_ARCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARLEN_INDEX bound to: 52 - type: integer 
	Parameter G_AXI_ARLEN_WIDTH bound to: 8 - type: integer 
	Parameter G_AXI_ARLOCK_INDEX bound to: 60 - type: integer 
	Parameter G_AXI_ARLOCK_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_ARID_INDEX bound to: 61 - type: integer 
	Parameter G_AXI_ARID_WIDTH bound to: 16 - type: integer 
	Parameter G_AXI_ARQOS_INDEX bound to: 77 - type: integer 
	Parameter G_AXI_ARQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARREGION_INDEX bound to: 81 - type: integer 
	Parameter G_AXI_ARREGION_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARUSER_INDEX bound to: 85 - type: integer 
	Parameter G_AXI_ARUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARPAYLOAD_WIDTH bound to: 85 - type: integer 
	Parameter G_AXI_WDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_WDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_WLAST_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_WID_INDEX bound to: 37 - type: integer 
	Parameter G_AXI_WID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WUSER_INDEX bound to: 37 - type: integer 
	Parameter G_AXI_WUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WPAYLOAD_WIDTH bound to: 37 - type: integer 
	Parameter G_AXI_BRESP_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_BRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_BID_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BID_WIDTH bound to: 16 - type: integer 
	Parameter G_AXI_BUSER_INDEX bound to: 18 - type: integer 
	Parameter G_AXI_BUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BPAYLOAD_WIDTH bound to: 18 - type: integer 
	Parameter G_AXI_RDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_RDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RLAST_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_RID_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_RID_WIDTH bound to: 16 - type: integer 
	Parameter G_AXI_RUSER_INDEX bound to: 51 - type: integer 
	Parameter G_AXI_RUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RPAYLOAD_WIDTH bound to: 51 - type: integer 
	Parameter C_FAMILY bound to: virtex6 - type: string 
	Parameter C_DATA_WIDTH bound to: 85 - type: integer 
	Parameter C_REG_CONFIG bound to: 1 - type: integer 
	Parameter C_FAMILY bound to: virtex6 - type: string 
	Parameter C_DATA_WIDTH bound to: 37 - type: integer 
	Parameter C_REG_CONFIG bound to: 0 - type: integer 
	Parameter C_FAMILY bound to: virtex6 - type: string 
	Parameter C_DATA_WIDTH bound to: 18 - type: integer 
	Parameter C_REG_CONFIG bound to: 1 - type: integer 
	Parameter C_FAMILY bound to: virtex6 - type: string 
	Parameter C_DATA_WIDTH bound to: 51 - type: integer 
	Parameter C_REG_CONFIG bound to: 1 - type: integer 
	Parameter C_AXI_PROTOCOL bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 16 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 40 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_SUPPORTS_REGION_SIGNALS bound to: 1 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AWPAYLOAD_WIDTH bound to: 85 - type: integer 
	Parameter C_WPAYLOAD_WIDTH bound to: 37 - type: integer 
	Parameter C_BPAYLOAD_WIDTH bound to: 18 - type: integer 
	Parameter C_ARPAYLOAD_WIDTH bound to: 85 - type: integer 
	Parameter C_RPAYLOAD_WIDTH bound to: 51 - type: integer 
	Parameter G_AXI_AWADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_AWADDR_WIDTH bound to: 40 - type: integer 
	Parameter G_AXI_AWPROT_INDEX bound to: 40 - type: integer 
	Parameter G_AXI_AWPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWSIZE_INDEX bound to: 43 - type: integer 
	Parameter G_AXI_AWSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWBURST_INDEX bound to: 46 - type: integer 
	Parameter G_AXI_AWBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_AWCACHE_INDEX bound to: 48 - type: integer 
	Parameter G_AXI_AWCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWLEN_INDEX bound to: 52 - type: integer 
	Parameter G_AXI_AWLEN_WIDTH bound to: 8 - type: integer 
	Parameter G_AXI_AWLOCK_INDEX bound to: 60 - type: integer 
	Parameter G_AXI_AWLOCK_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_AWID_INDEX bound to: 61 - type: integer 
	Parameter G_AXI_AWID_WIDTH bound to: 16 - type: integer 
	Parameter G_AXI_AWQOS_INDEX bound to: 77 - type: integer 
	Parameter G_AXI_AWQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWREGION_INDEX bound to: 81 - type: integer 
	Parameter G_AXI_AWREGION_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWUSER_INDEX bound to: 85 - type: integer 
	Parameter G_AXI_AWUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWPAYLOAD_WIDTH bound to: 85 - type: integer 
	Parameter G_AXI_ARADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_ARADDR_WIDTH bound to: 40 - type: integer 
	Parameter G_AXI_ARPROT_INDEX bound to: 40 - type: integer 
	Parameter G_AXI_ARPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARSIZE_INDEX bound to: 43 - type: integer 
	Parameter G_AXI_ARSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARBURST_INDEX bound to: 46 - type: integer 
	Parameter G_AXI_ARBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_ARCACHE_INDEX bound to: 48 - type: integer 
	Parameter G_AXI_ARCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARLEN_INDEX bound to: 52 - type: integer 
	Parameter G_AXI_ARLEN_WIDTH bound to: 8 - type: integer 
	Parameter G_AXI_ARLOCK_INDEX bound to: 60 - type: integer 
	Parameter G_AXI_ARLOCK_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_ARID_INDEX bound to: 61 - type: integer 
	Parameter G_AXI_ARID_WIDTH bound to: 16 - type: integer 
	Parameter G_AXI_ARQOS_INDEX bound to: 77 - type: integer 
	Parameter G_AXI_ARQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARREGION_INDEX bound to: 81 - type: integer 
	Parameter G_AXI_ARREGION_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARUSER_INDEX bound to: 85 - type: integer 
	Parameter G_AXI_ARUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARPAYLOAD_WIDTH bound to: 85 - type: integer 
	Parameter G_AXI_WDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_WDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_WLAST_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_WID_INDEX bound to: 37 - type: integer 
	Parameter G_AXI_WID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WUSER_INDEX bound to: 37 - type: integer 
	Parameter G_AXI_WUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WPAYLOAD_WIDTH bound to: 37 - type: integer 
	Parameter G_AXI_BRESP_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_BRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_BID_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BID_WIDTH bound to: 16 - type: integer 
	Parameter G_AXI_BUSER_INDEX bound to: 18 - type: integer 
	Parameter G_AXI_BUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BPAYLOAD_WIDTH bound to: 18 - type: integer 
	Parameter G_AXI_RDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_RDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RLAST_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_RID_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_RID_WIDTH bound to: 16 - type: integer 
	Parameter G_AXI_RUSER_INDEX bound to: 51 - type: integer 
	Parameter G_AXI_RUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RPAYLOAD_WIDTH bound to: 51 - type: integer 
	Parameter C_AXI_PROTOCOL bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 16 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 40 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_SUPPORTS_REGION_SIGNALS bound to: 1 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AWPAYLOAD_WIDTH bound to: 85 - type: integer 
	Parameter C_WPAYLOAD_WIDTH bound to: 37 - type: integer 
	Parameter C_BPAYLOAD_WIDTH bound to: 18 - type: integer 
	Parameter C_ARPAYLOAD_WIDTH bound to: 85 - type: integer 
	Parameter C_RPAYLOAD_WIDTH bound to: 51 - type: integer 
	Parameter G_AXI_AWADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_AWADDR_WIDTH bound to: 40 - type: integer 
	Parameter G_AXI_AWPROT_INDEX bound to: 40 - type: integer 
	Parameter G_AXI_AWPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWSIZE_INDEX bound to: 43 - type: integer 
	Parameter G_AXI_AWSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWBURST_INDEX bound to: 46 - type: integer 
	Parameter G_AXI_AWBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_AWCACHE_INDEX bound to: 48 - type: integer 
	Parameter G_AXI_AWCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWLEN_INDEX bound to: 52 - type: integer 
	Parameter G_AXI_AWLEN_WIDTH bound to: 8 - type: integer 
	Parameter G_AXI_AWLOCK_INDEX bound to: 60 - type: integer 
	Parameter G_AXI_AWLOCK_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_AWID_INDEX bound to: 61 - type: integer 
	Parameter G_AXI_AWID_WIDTH bound to: 16 - type: integer 
	Parameter G_AXI_AWQOS_INDEX bound to: 77 - type: integer 
	Parameter G_AXI_AWQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWREGION_INDEX bound to: 81 - type: integer 
	Parameter G_AXI_AWREGION_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWUSER_INDEX bound to: 85 - type: integer 
	Parameter G_AXI_AWUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWPAYLOAD_WIDTH bound to: 85 - type: integer 
	Parameter G_AXI_ARADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_ARADDR_WIDTH bound to: 40 - type: integer 
	Parameter G_AXI_ARPROT_INDEX bound to: 40 - type: integer 
	Parameter G_AXI_ARPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARSIZE_INDEX bound to: 43 - type: integer 
	Parameter G_AXI_ARSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARBURST_INDEX bound to: 46 - type: integer 
	Parameter G_AXI_ARBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_ARCACHE_INDEX bound to: 48 - type: integer 
	Parameter G_AXI_ARCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARLEN_INDEX bound to: 52 - type: integer 
	Parameter G_AXI_ARLEN_WIDTH bound to: 8 - type: integer 
	Parameter G_AXI_ARLOCK_INDEX bound to: 60 - type: integer 
	Parameter G_AXI_ARLOCK_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_ARID_INDEX bound to: 61 - type: integer 
	Parameter G_AXI_ARID_WIDTH bound to: 16 - type: integer 
	Parameter G_AXI_ARQOS_INDEX bound to: 77 - type: integer 
	Parameter G_AXI_ARQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARREGION_INDEX bound to: 81 - type: integer 
	Parameter G_AXI_ARREGION_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARUSER_INDEX bound to: 85 - type: integer 
	Parameter G_AXI_ARUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARPAYLOAD_WIDTH bound to: 85 - type: integer 
	Parameter G_AXI_WDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_WDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_WLAST_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_WID_INDEX bound to: 37 - type: integer 
	Parameter G_AXI_WID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WUSER_INDEX bound to: 37 - type: integer 
	Parameter G_AXI_WUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WPAYLOAD_WIDTH bound to: 37 - type: integer 
	Parameter G_AXI_BRESP_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_BRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_BID_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BID_WIDTH bound to: 16 - type: integer 
	Parameter G_AXI_BUSER_INDEX bound to: 18 - type: integer 
	Parameter G_AXI_BUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BPAYLOAD_WIDTH bound to: 18 - type: integer 
	Parameter G_AXI_RDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_RDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RLAST_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_RID_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_RID_WIDTH bound to: 16 - type: integer 
	Parameter G_AXI_RUSER_INDEX bound to: 51 - type: integer 
	Parameter G_AXI_RUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RPAYLOAD_WIDTH bound to: 51 - type: integer 
	Parameter C_FAMILY bound to: virtex6 - type: string 
	Parameter C_AXI_PROTOCOL bound to: 2 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 40 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_REG_CONFIG_AW bound to: 0 - type: integer 
	Parameter C_REG_CONFIG_W bound to: 0 - type: integer 
	Parameter C_REG_CONFIG_B bound to: 0 - type: integer 
	Parameter C_REG_CONFIG_AR bound to: 0 - type: integer 
	Parameter C_REG_CONFIG_R bound to: 0 - type: integer 
	Parameter C_NUM_SLR_CROSSINGS bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_AW bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_W bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_B bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_AR bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_R bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_AW bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_W bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_B bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_AR bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_R bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_AW bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_W bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_B bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_AR bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_R bound to: 0 - type: integer 
	Parameter C_AXI_SUPPORTS_REGION_SIGNALS bound to: 0 - type: integer 
	Parameter P_FORWARD bound to: 0 - type: integer 
	Parameter P_RESPONSE bound to: 1 - type: integer 
	Parameter G_AXI_AWADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_AWADDR_WIDTH bound to: 40 - type: integer 
	Parameter G_AXI_AWPROT_INDEX bound to: 40 - type: integer 
	Parameter G_AXI_AWPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWSIZE_INDEX bound to: 43 - type: integer 
	Parameter G_AXI_AWSIZE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWBURST_INDEX bound to: 43 - type: integer 
	Parameter G_AXI_AWBURST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWCACHE_INDEX bound to: 43 - type: integer 
	Parameter G_AXI_AWCACHE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWLEN_INDEX bound to: 43 - type: integer 
	Parameter G_AXI_AWLEN_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWLOCK_INDEX bound to: 43 - type: integer 
	Parameter G_AXI_AWLOCK_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWID_INDEX bound to: 43 - type: integer 
	Parameter G_AXI_AWID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWQOS_INDEX bound to: 43 - type: integer 
	Parameter G_AXI_AWQOS_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWREGION_INDEX bound to: 43 - type: integer 
	Parameter G_AXI_AWREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWUSER_INDEX bound to: 43 - type: integer 
	Parameter G_AXI_AWUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWPAYLOAD_WIDTH bound to: 43 - type: integer 
	Parameter G_AXI_ARADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_ARADDR_WIDTH bound to: 40 - type: integer 
	Parameter G_AXI_ARPROT_INDEX bound to: 40 - type: integer 
	Parameter G_AXI_ARPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARSIZE_INDEX bound to: 43 - type: integer 
	Parameter G_AXI_ARSIZE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARBURST_INDEX bound to: 43 - type: integer 
	Parameter G_AXI_ARBURST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARCACHE_INDEX bound to: 43 - type: integer 
	Parameter G_AXI_ARCACHE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARLEN_INDEX bound to: 43 - type: integer 
	Parameter G_AXI_ARLEN_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARLOCK_INDEX bound to: 43 - type: integer 
	Parameter G_AXI_ARLOCK_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARID_INDEX bound to: 43 - type: integer 
	Parameter G_AXI_ARID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARQOS_INDEX bound to: 43 - type: integer 
	Parameter G_AXI_ARQOS_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARREGION_INDEX bound to: 43 - type: integer 
	Parameter G_AXI_ARREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARUSER_INDEX bound to: 43 - type: integer 
	Parameter G_AXI_ARUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARPAYLOAD_WIDTH bound to: 43 - type: integer 
	Parameter G_AXI_WDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_WDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_WLAST_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WLAST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WID_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WUSER_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WPAYLOAD_WIDTH bound to: 36 - type: integer 
	Parameter G_AXI_BRESP_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_BRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_BID_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BUSER_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BPAYLOAD_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_RDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RLAST_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RLAST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RID_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RUSER_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RPAYLOAD_WIDTH bound to: 34 - type: integer 
	Parameter C_FAMILY bound to: virtex6 - type: string 
	Parameter C_DATA_WIDTH bound to: 43 - type: integer 
	Parameter C_REG_CONFIG bound to: 0 - type: integer 
	Parameter C_FAMILY bound to: virtex6 - type: string 
	Parameter C_DATA_WIDTH bound to: 36 - type: integer 
	Parameter C_REG_CONFIG bound to: 0 - type: integer 
	Parameter C_FAMILY bound to: virtex6 - type: string 
	Parameter C_DATA_WIDTH bound to: 2 - type: integer 
	Parameter C_REG_CONFIG bound to: 0 - type: integer 
	Parameter C_FAMILY bound to: virtex6 - type: string 
	Parameter C_DATA_WIDTH bound to: 34 - type: integer 
	Parameter C_REG_CONFIG bound to: 0 - type: integer 
	Parameter C_AXI_PROTOCOL bound to: 2 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 40 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_SUPPORTS_REGION_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AWPAYLOAD_WIDTH bound to: 43 - type: integer 
	Parameter C_WPAYLOAD_WIDTH bound to: 36 - type: integer 
	Parameter C_BPAYLOAD_WIDTH bound to: 2 - type: integer 
	Parameter C_ARPAYLOAD_WIDTH bound to: 43 - type: integer 
	Parameter C_RPAYLOAD_WIDTH bound to: 34 - type: integer 
	Parameter G_AXI_AWADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_AWADDR_WIDTH bound to: 40 - type: integer 
	Parameter G_AXI_AWPROT_INDEX bound to: 40 - type: integer 
	Parameter G_AXI_AWPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWSIZE_INDEX bound to: 43 - type: integer 
	Parameter G_AXI_AWSIZE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWBURST_INDEX bound to: 43 - type: integer 
	Parameter G_AXI_AWBURST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWCACHE_INDEX bound to: 43 - type: integer 
	Parameter G_AXI_AWCACHE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWLEN_INDEX bound to: 43 - type: integer 
	Parameter G_AXI_AWLEN_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWLOCK_INDEX bound to: 43 - type: integer 
	Parameter G_AXI_AWLOCK_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWID_INDEX bound to: 43 - type: integer 
	Parameter G_AXI_AWID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWQOS_INDEX bound to: 43 - type: integer 
	Parameter G_AXI_AWQOS_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWREGION_INDEX bound to: 43 - type: integer 
	Parameter G_AXI_AWREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWUSER_INDEX bound to: 43 - type: integer 
	Parameter G_AXI_AWUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWPAYLOAD_WIDTH bound to: 43 - type: integer 
	Parameter G_AXI_ARADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_ARADDR_WIDTH bound to: 40 - type: integer 
	Parameter G_AXI_ARPROT_INDEX bound to: 40 - type: integer 
	Parameter G_AXI_ARPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARSIZE_INDEX bound to: 43 - type: integer 
	Parameter G_AXI_ARSIZE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARBURST_INDEX bound to: 43 - type: integer 
	Parameter G_AXI_ARBURST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARCACHE_INDEX bound to: 43 - type: integer 
	Parameter G_AXI_ARCACHE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARLEN_INDEX bound to: 43 - type: integer 
	Parameter G_AXI_ARLEN_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARLOCK_INDEX bound to: 43 - type: integer 
	Parameter G_AXI_ARLOCK_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARID_INDEX bound to: 43 - type: integer 
	Parameter G_AXI_ARID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARQOS_INDEX bound to: 43 - type: integer 
	Parameter G_AXI_ARQOS_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARREGION_INDEX bound to: 43 - type: integer 
	Parameter G_AXI_ARREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARUSER_INDEX bound to: 43 - type: integer 
	Parameter G_AXI_ARUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARPAYLOAD_WIDTH bound to: 43 - type: integer 
	Parameter G_AXI_WDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_WDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_WLAST_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WLAST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WID_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WUSER_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WPAYLOAD_WIDTH bound to: 36 - type: integer 
	Parameter G_AXI_BRESP_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_BRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_BID_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BUSER_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BPAYLOAD_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_RDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RLAST_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RLAST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RID_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RUSER_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RPAYLOAD_WIDTH bound to: 34 - type: integer 
	Parameter C_AXI_PROTOCOL bound to: 2 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 40 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_SUPPORTS_REGION_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AWPAYLOAD_WIDTH bound to: 43 - type: integer 
	Parameter C_WPAYLOAD_WIDTH bound to: 36 - type: integer 
	Parameter C_BPAYLOAD_WIDTH bound to: 2 - type: integer 
	Parameter C_ARPAYLOAD_WIDTH bound to: 43 - type: integer 
	Parameter C_RPAYLOAD_WIDTH bound to: 34 - type: integer 
	Parameter G_AXI_AWADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_AWADDR_WIDTH bound to: 40 - type: integer 
	Parameter G_AXI_AWPROT_INDEX bound to: 40 - type: integer 
	Parameter G_AXI_AWPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWSIZE_INDEX bound to: 43 - type: integer 
	Parameter G_AXI_AWSIZE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWBURST_INDEX bound to: 43 - type: integer 
	Parameter G_AXI_AWBURST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWCACHE_INDEX bound to: 43 - type: integer 
	Parameter G_AXI_AWCACHE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWLEN_INDEX bound to: 43 - type: integer 
	Parameter G_AXI_AWLEN_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWLOCK_INDEX bound to: 43 - type: integer 
	Parameter G_AXI_AWLOCK_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWID_INDEX bound to: 43 - type: integer 
	Parameter G_AXI_AWID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWQOS_INDEX bound to: 43 - type: integer 
	Parameter G_AXI_AWQOS_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWREGION_INDEX bound to: 43 - type: integer 
	Parameter G_AXI_AWREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWUSER_INDEX bound to: 43 - type: integer 
	Parameter G_AXI_AWUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWPAYLOAD_WIDTH bound to: 43 - type: integer 
	Parameter G_AXI_ARADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_ARADDR_WIDTH bound to: 40 - type: integer 
	Parameter G_AXI_ARPROT_INDEX bound to: 40 - type: integer 
	Parameter G_AXI_ARPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARSIZE_INDEX bound to: 43 - type: integer 
	Parameter G_AXI_ARSIZE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARBURST_INDEX bound to: 43 - type: integer 
	Parameter G_AXI_ARBURST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARCACHE_INDEX bound to: 43 - type: integer 
	Parameter G_AXI_ARCACHE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARLEN_INDEX bound to: 43 - type: integer 
	Parameter G_AXI_ARLEN_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARLOCK_INDEX bound to: 43 - type: integer 
	Parameter G_AXI_ARLOCK_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARID_INDEX bound to: 43 - type: integer 
	Parameter G_AXI_ARID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARQOS_INDEX bound to: 43 - type: integer 
	Parameter G_AXI_ARQOS_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARREGION_INDEX bound to: 43 - type: integer 
	Parameter G_AXI_ARREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARUSER_INDEX bound to: 43 - type: integer 
	Parameter G_AXI_ARUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARPAYLOAD_WIDTH bound to: 43 - type: integer 
	Parameter G_AXI_WDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_WDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_WLAST_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WLAST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WID_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WUSER_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WPAYLOAD_WIDTH bound to: 36 - type: integer 
	Parameter G_AXI_BRESP_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_BRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_BID_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BUSER_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BPAYLOAD_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_RDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RLAST_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RLAST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RID_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RUSER_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RPAYLOAD_WIDTH bound to: 34 - type: integer 
	Parameter C_FAMILY bound to: zynquplus - type: string 
	Parameter C_AXI_PROTOCOL bound to: 1 - type: integer 
	Parameter C_S_AXI_ID_WIDTH bound to: 8 - type: integer 
	Parameter C_SUPPORTS_ID bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 64 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_WRITE bound to: 1 - type: integer 
	Parameter C_AXI_SUPPORTS_READ bound to: 1 - type: integer 
	Parameter C_FIFO_MODE bound to: 0 - type: integer 
	Parameter C_S_AXI_ACLK_RATIO bound to: 1 - type: integer 
	Parameter C_M_AXI_ACLK_RATIO bound to: 2 - type: integer 
	Parameter C_AXI_IS_ACLK_ASYNC bound to: 0 - type: integer 
	Parameter C_MAX_SPLIT_BEATS bound to: 16 - type: integer 
	Parameter C_PACKING_LEVEL bound to: 1 - type: integer 
	Parameter C_SYNCHRONIZER_STAGE bound to: 3 - type: integer 
	Parameter C_S_AXI_BYTES_LOG bound to: 3 - type: integer 
	Parameter C_M_AXI_BYTES_LOG bound to: 2 - type: integer 
	Parameter C_RATIO bound to: 2 - type: integer 
	Parameter C_RATIO_LOG bound to: 1 - type: integer 
	Parameter P_AXI4 bound to: 0 - type: integer 
	Parameter P_AXI3 bound to: 1 - type: integer 
	Parameter P_AXILITE bound to: 2 - type: integer 
	Parameter P_CONVERSION bound to: 2 - type: integer 
	Parameter P_MAX_SPLIT_BEATS bound to: 16 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* KEEP = "TRUE" *) [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/2c2b/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:14513]
INFO: [Synth 8-5534] Detected attribute (* KEEP = "TRUE" *) [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/2c2b/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:14514]
INFO: [Synth 8-5534] Detected attribute (* KEEP = "TRUE" *) [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/2c2b/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:14562]
INFO: [Synth 8-5534] Detected attribute (* KEEP = "TRUE" *) [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/2c2b/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:14563]
	Parameter C_FAMILY bound to: zynquplus - type: string 
	Parameter C_M_AXI_PROTOCOL bound to: 1 - type: integer 
	Parameter C_S_AXI_PROTOCOL bound to: 0 - type: integer 
	Parameter C_IGNORE_ID bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 64 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_WRITE bound to: 1 - type: integer 
	Parameter C_AXI_SUPPORTS_READ bound to: 1 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_TRANSLATION_MODE bound to: 2 - type: integer 
	Parameter P_AXI4 bound to: 0 - type: integer 
	Parameter P_AXI3 bound to: 1 - type: integer 
	Parameter P_AXILITE bound to: 2 - type: integer 
	Parameter P_AXILITE_SIZE bound to: 3'b010 
	Parameter P_INCR bound to: 2'b01 
	Parameter P_DECERR bound to: 2'b11 
	Parameter P_SLVERR bound to: 2'b10 
	Parameter P_PROTECTION bound to: 1 - type: integer 
	Parameter P_CONVERSION bound to: 2 - type: integer 
	Parameter C_FAMILY bound to: zynquplus - type: string 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 64 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_SUPPORTS_WRITE bound to: 1 - type: integer 
	Parameter C_AXI_SUPPORTS_READ bound to: 1 - type: integer 
	Parameter C_SUPPORT_SPLITTING bound to: 1 - type: integer 
	Parameter C_SUPPORT_BURSTS bound to: 1 - type: integer 
	Parameter C_SINGLE_THREAD bound to: 1 - type: integer 
	Parameter C_FAMILY bound to: zynquplus - type: string 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_RESP_OKAY bound to: 2'b00 
	Parameter C_RESP_EXOKAY bound to: 2'b01 
	Parameter C_RESP_SLVERROR bound to: 2'b10 
	Parameter C_RESP_DECERR bound to: 2'b11 
	Parameter C_FAMILY bound to: zynquplus - type: string 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 64 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_CHANNEL bound to: 0 - type: integer 
	Parameter C_SUPPORT_SPLITTING bound to: 1 - type: integer 
	Parameter C_SUPPORT_BURSTS bound to: 1 - type: integer 
	Parameter C_SINGLE_THREAD bound to: 1 - type: integer 
	Parameter C_FIX_BURST bound to: 2'b00 
	Parameter C_INCR_BURST bound to: 2'b01 
	Parameter C_WRAP_BURST bound to: 2'b10 
	Parameter C_FIFO_DEPTH_LOG bound to: 5 - type: integer 
	Parameter C_SIZE_MASK bound to: 72'b111111111111111111111111111111111111111111111111111111111111111100000000 
	Parameter C_FAMILY bound to: zynquplus - type: string 
	Parameter C_FIFO_DEPTH_LOG bound to: 5 - type: integer 
	Parameter C_FIFO_WIDTH bound to: 5 - type: integer 
	Parameter C_FIFO_TYPE bound to: lut - type: string 
	Parameter C_FAMILY bound to: zynquplus - type: string 
	Parameter C_COMMON_CLOCK bound to: 1 - type: integer 
	Parameter C_SYNCHRONIZER_STAGE bound to: 3 - type: integer 
	Parameter C_FIFO_DEPTH_LOG bound to: 5 - type: integer 
	Parameter C_FIFO_WIDTH bound to: 5 - type: integer 
	Parameter C_FIFO_TYPE bound to: lut - type: string 
	Parameter C_MEMORY_TYPE bound to: 2 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE bound to: 0 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:1222]
	Parameter C_FAMILY bound to: zynquplus - type: string 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_SUPPORT_SPLITTING bound to: 1 - type: integer 
	Parameter C_SUPPORT_BURSTS bound to: 1 - type: integer 
	Parameter C_FAMILY bound to: zynquplus - type: string 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 64 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_CHANNEL bound to: 1 - type: integer 
	Parameter C_SUPPORT_SPLITTING bound to: 1 - type: integer 
	Parameter C_SUPPORT_BURSTS bound to: 1 - type: integer 
	Parameter C_SINGLE_THREAD bound to: 1 - type: integer 
	Parameter C_FIX_BURST bound to: 2'b00 
	Parameter C_INCR_BURST bound to: 2'b01 
	Parameter C_WRAP_BURST bound to: 2'b10 
	Parameter C_FIFO_DEPTH_LOG bound to: 5 - type: integer 
	Parameter C_SIZE_MASK bound to: 72'b111111111111111111111111111111111111111111111111111111111111111100000000 
	Parameter C_FAMILY bound to: zynquplus - type: string 
	Parameter C_FIFO_DEPTH_LOG bound to: 5 - type: integer 
	Parameter C_FIFO_WIDTH bound to: 1 - type: integer 
	Parameter C_FIFO_TYPE bound to: lut - type: string 
	Parameter C_FAMILY bound to: zynquplus - type: string 
	Parameter C_COMMON_CLOCK bound to: 1 - type: integer 
	Parameter C_SYNCHRONIZER_STAGE bound to: 3 - type: integer 
	Parameter C_FIFO_DEPTH_LOG bound to: 5 - type: integer 
	Parameter C_FIFO_WIDTH bound to: 1 - type: integer 
	Parameter C_FIFO_TYPE bound to: lut - type: string 
	Parameter C_MEMORY_TYPE bound to: 2 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE bound to: 0 - type: integer 
	Parameter C_FAMILY bound to: zynquplus - type: string 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_SUPPORT_SPLITTING bound to: 1 - type: integer 
	Parameter C_SUPPORT_BURSTS bound to: 1 - type: integer 
	Parameter C_RESP_OKAY bound to: 2'b00 
	Parameter C_RESP_EXOKAY bound to: 2'b01 
	Parameter C_RESP_SLVERROR bound to: 2'b10 
	Parameter C_RESP_DECERR bound to: 2'b11 
	Parameter C_FAMILY bound to: zynquplus - type: string 
	Parameter C_AXI_PROTOCOL bound to: 1 - type: integer 
	Parameter C_S_AXI_ID_WIDTH bound to: 8 - type: integer 
	Parameter C_SUPPORTS_ID bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 64 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_WRITE bound to: 1 - type: integer 
	Parameter C_AXI_SUPPORTS_READ bound to: 1 - type: integer 
	Parameter C_MAX_SPLIT_BEATS bound to: 256 - type: integer 
	Parameter C_S_AXI_BYTES_LOG bound to: 3 - type: integer 
	Parameter C_M_AXI_BYTES_LOG bound to: 2 - type: integer 
	Parameter C_RATIO bound to: 2 - type: integer 
	Parameter C_RATIO_LOG bound to: 1 - type: integer 
	Parameter P_AXI_ADDR_WIDTH bound to: 64 - type: integer 
	Parameter P_AXI4 bound to: 0 - type: integer 
	Parameter P_AXI3 bound to: 1 - type: integer 
	Parameter P_AXILITE bound to: 2 - type: integer 
	Parameter P_MAX_SPLIT_BEATS bound to: 256 - type: integer 
	Parameter P_MAX_SPLIT_BEATS_LOG bound to: 8 - type: integer 
	Parameter C_FAMILY bound to: zynquplus - type: string 
	Parameter C_AXI_ID_WIDTH bound to: 8 - type: integer 
	Parameter C_RESP_OKAY bound to: 2'b00 
	Parameter C_RESP_EXOKAY bound to: 2'b01 
	Parameter C_RESP_SLVERROR bound to: 2'b10 
	Parameter C_RESP_DECERR bound to: 2'b11 
	Parameter C_FAMILY bound to: zynquplus - type: string 
	Parameter C_AXI_PROTOCOL bound to: 1 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 8 - type: integer 
	Parameter C_SUPPORTS_ID bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 64 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_CHANNEL bound to: 0 - type: integer 
	Parameter C_MAX_SPLIT_BEATS bound to: 256 - type: integer 
	Parameter C_MAX_SPLIT_BEATS_LOG bound to: 8 - type: integer 
	Parameter C_S_AXI_BYTES_LOG bound to: 3 - type: integer 
	Parameter C_M_AXI_BYTES_LOG bound to: 2 - type: integer 
	Parameter C_RATIO_LOG bound to: 1 - type: integer 
	Parameter C_S_AXI_NATIVE_SIZE bound to: 3'b011 
	Parameter C_M_AXI_NATIVE_SIZE bound to: 3'b010 
	Parameter C_DOUBLE_LEN bound to: 72'b000000000000000000000000000000000000000000000000000000000000000011111111 
	Parameter C_FIX_BURST bound to: 2'b00 
	Parameter C_INCR_BURST bound to: 2'b01 
	Parameter C_WRAP_BURST bound to: 2'b10 
	Parameter C_FIFO_DEPTH_LOG bound to: 5 - type: integer 
	Parameter C_FAMILY bound to: zynquplus - type: string 
	Parameter C_FIFO_DEPTH_LOG bound to: 5 - type: integer 
	Parameter C_FIFO_WIDTH bound to: 9 - type: integer 
	Parameter C_FIFO_TYPE bound to: lut - type: string 
	Parameter C_FAMILY bound to: zynquplus - type: string 
	Parameter C_COMMON_CLOCK bound to: 1 - type: integer 
	Parameter C_SYNCHRONIZER_STAGE bound to: 3 - type: integer 
	Parameter C_FIFO_DEPTH_LOG bound to: 5 - type: integer 
	Parameter C_FIFO_WIDTH bound to: 9 - type: integer 
	Parameter C_FIFO_TYPE bound to: lut - type: string 
	Parameter C_MEMORY_TYPE bound to: 2 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE bound to: 0 - type: integer 
	Parameter C_FAMILY bound to: zynquplus - type: string 
	Parameter C_FIFO_DEPTH_LOG bound to: 5 - type: integer 
	Parameter C_FIFO_WIDTH bound to: 26 - type: integer 
	Parameter C_FIFO_TYPE bound to: lut - type: string 
	Parameter C_FAMILY bound to: zynquplus - type: string 
	Parameter C_COMMON_CLOCK bound to: 1 - type: integer 
	Parameter C_SYNCHRONIZER_STAGE bound to: 3 - type: integer 
	Parameter C_FIFO_DEPTH_LOG bound to: 5 - type: integer 
	Parameter C_FIFO_WIDTH bound to: 26 - type: integer 
	Parameter C_FIFO_TYPE bound to: lut - type: string 
	Parameter C_MEMORY_TYPE bound to: 2 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE bound to: 0 - type: integer 
	Parameter C_FAMILY bound to: zynquplus - type: string 
	Parameter C_S_AXI_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_BYTES_LOG bound to: 3 - type: integer 
	Parameter C_M_AXI_BYTES_LOG bound to: 2 - type: integer 
	Parameter C_RATIO_LOG bound to: 1 - type: integer 
	Parameter C_DOUBLE_LEN bound to: 24'b000000000000000011111111 
	Parameter C_FAMILY bound to: zynquplus - type: string 
	Parameter C_AXI_PROTOCOL bound to: 1 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 8 - type: integer 
	Parameter C_SUPPORTS_ID bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 64 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_CHANNEL bound to: 1 - type: integer 
	Parameter C_MAX_SPLIT_BEATS bound to: 256 - type: integer 
	Parameter C_MAX_SPLIT_BEATS_LOG bound to: 8 - type: integer 
	Parameter C_S_AXI_BYTES_LOG bound to: 3 - type: integer 
	Parameter C_M_AXI_BYTES_LOG bound to: 2 - type: integer 
	Parameter C_RATIO_LOG bound to: 1 - type: integer 
	Parameter C_S_AXI_NATIVE_SIZE bound to: 3'b011 
	Parameter C_M_AXI_NATIVE_SIZE bound to: 3'b010 
	Parameter C_DOUBLE_LEN bound to: 72'b000000000000000000000000000000000000000000000000000000000000000011111111 
	Parameter C_FIX_BURST bound to: 2'b00 
	Parameter C_INCR_BURST bound to: 2'b01 
	Parameter C_WRAP_BURST bound to: 2'b10 
	Parameter C_FIFO_DEPTH_LOG bound to: 5 - type: integer 
	Parameter C_FAMILY bound to: zynquplus - type: string 
	Parameter C_AXI_ID_WIDTH bound to: 8 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_BYTES_LOG bound to: 3 - type: integer 
	Parameter C_M_AXI_BYTES_LOG bound to: 2 - type: integer 
	Parameter C_RATIO_LOG bound to: 1 - type: integer 
	Parameter C_RESP_OKAY bound to: 2'b00 
	Parameter C_RESP_EXOKAY bound to: 2'b01 
	Parameter C_RESP_SLVERROR bound to: 2'b10 
	Parameter C_RESP_DECERR bound to: 2'b11 
	Parameter C_DOUBLE_LEN bound to: 24'b000000000000000011111111 
	Parameter C_FAMILY bound to: zynquplus - type: string 
	Parameter C_M_AXI_PROTOCOL bound to: 0 - type: integer 
	Parameter C_S_AXI_PROTOCOL bound to: 1 - type: integer 
	Parameter C_IGNORE_ID bound to: 1 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 64 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_WRITE bound to: 1 - type: integer 
	Parameter C_AXI_SUPPORTS_READ bound to: 1 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_TRANSLATION_MODE bound to: 2 - type: integer 
	Parameter P_AXI4 bound to: 0 - type: integer 
	Parameter P_AXI3 bound to: 1 - type: integer 
	Parameter P_AXILITE bound to: 2 - type: integer 
	Parameter P_AXILITE_SIZE bound to: 3'b010 
	Parameter P_INCR bound to: 2'b01 
	Parameter P_DECERR bound to: 2'b11 
	Parameter P_SLVERR bound to: 2'b10 
	Parameter P_PROTECTION bound to: 1 - type: integer 
	Parameter P_CONVERSION bound to: 2 - type: integer 
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter IBUF_DELAY_VALUE bound to: 0 - type: string 
	Parameter IBUF_LOW_PWR bound to: TRUE - type: string 
	Parameter IFD_DELAY_VALUE bound to: AUTO - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter BANDWIDTH bound to: OPTIMIZED - type: string 
	Parameter CLKFBOUT_MULT_F bound to: 38.000000 - type: float 
	Parameter CLKFBOUT_PHASE bound to: 0.000000 - type: float 
	Parameter CLKFBOUT_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKIN1_PERIOD bound to: 6.400000 - type: float 
	Parameter CLKIN2_PERIOD bound to: 0.000000 - type: float 
	Parameter CLKOUT0_DIVIDE_F bound to: 11.875000 - type: float 
	Parameter CLKOUT0_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT0_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT0_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT1_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT1_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT1_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT1_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT2_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT2_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT2_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT2_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT3_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT3_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT3_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT3_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT4_CASCADE bound to: FALSE - type: string 
	Parameter CLKOUT4_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT4_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT4_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT4_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT5_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT5_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT5_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT5_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT6_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT6_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT6_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT6_USE_FINE_PS bound to: FALSE - type: string 
	Parameter COMPENSATION bound to: AUTO - type: string 
	Parameter DIVCLK_DIVIDE bound to: 5 - type: integer 
	Parameter IS_CLKFBIN_INVERTED bound to: 1'b0 
	Parameter IS_CLKIN1_INVERTED bound to: 1'b0 
	Parameter IS_CLKIN2_INVERTED bound to: 1'b0 
	Parameter IS_CLKINSEL_INVERTED bound to: 1'b0 
	Parameter IS_PSEN_INVERTED bound to: 1'b0 
	Parameter IS_PSINCDEC_INVERTED bound to: 1'b0 
	Parameter IS_PWRDWN_INVERTED bound to: 1'b0 
	Parameter IS_RST_INVERTED bound to: 1'b0 
	Parameter REF_JITTER1 bound to: 0.010000 - type: float 
	Parameter REF_JITTER2 bound to: 0.010000 - type: float 
	Parameter SS_EN bound to: FALSE - type: string 
	Parameter SS_MODE bound to: CENTER_HIGH - type: string 
	Parameter SS_MOD_PERIOD bound to: 10000 - type: integer 
	Parameter STARTUP_WAIT bound to: FALSE - type: string 
INFO: [Synth 8-638] synthesizing module 'z920_nvdla_ps_proc_sys_reset_1_0' [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ip/z920_nvdla_ps_proc_sys_reset_1_0/synth/z920_nvdla_ps_proc_sys_reset_1_0.vhd:74]
	Parameter C_FAMILY bound to: zynquplus - type: string 
	Parameter C_EXT_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_AUX_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_EXT_RESET_HIGH bound to: 1'b1 
	Parameter C_AUX_RESET_HIGH bound to: 1'b0 
	Parameter C_NUM_BUS_RST bound to: 1 - type: integer 
	Parameter C_NUM_PERP_RST bound to: 1 - type: integer 
	Parameter C_NUM_INTERCONNECT_ARESETN bound to: 1 - type: integer 
	Parameter C_NUM_PERP_ARESETN bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'proc_sys_reset' declared at '/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/f86a/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1264' bound to instance 'U0' of component 'proc_sys_reset' [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ip/z920_nvdla_ps_proc_sys_reset_1_0/synth/z920_nvdla_ps_proc_sys_reset_1_0.vhd:129]
INFO: [Synth 8-638] synthesizing module 'proc_sys_reset' [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/f86a/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1323]
	Parameter C_FAMILY bound to: zynquplus - type: string 
	Parameter C_EXT_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_AUX_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_EXT_RESET_HIGH bound to: 1'b1 
	Parameter C_AUX_RESET_HIGH bound to: 1'b0 
	Parameter C_NUM_BUS_RST bound to: 1 - type: integer 
	Parameter C_NUM_PERP_RST bound to: 1 - type: integer 
	Parameter C_NUM_INTERCONNECT_ARESETN bound to: 1 - type: integer 
	Parameter C_NUM_PERP_ARESETN bound to: 1 - type: integer 
	Parameter INIT bound to: 1'b1 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'FDRE_inst' to cell 'FDRE' [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/f86a/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1392]
	Parameter INIT bound to: 1'b1 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'FDRE_BSR' to cell 'FDRE' [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/f86a/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1408]
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'FDRE_BSR_N' to cell 'FDRE' [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/f86a/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1434]
	Parameter INIT bound to: 1'b1 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'FDRE_PER' to cell 'FDRE' [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/f86a/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1457]
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'FDRE_PER_N' to cell 'FDRE' [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/f86a/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1481]
INFO: [Synth 8-638] synthesizing module 'lpf' [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/f86a/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:816]
	Parameter C_EXT_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_AUX_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_EXT_RESET_HIGH bound to: 1'b1 
	Parameter C_AUX_RESET_HIGH bound to: 1'b0 
INFO: [Synth 8-3491] module 'SRL16' declared at '/opt/Xilinx/Vivado/2018.1/scripts/rt/data/unisim_comp.v:50693' bound to instance 'POR_SRL_I' of component 'SRL16' [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/f86a/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:868]
	Parameter INIT bound to: 16'b0000000000000000 
INFO: [Synth 8-638] synthesizing module 'cdc_sync' [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:106]
	Parameter C_CDC_TYPE bound to: 1 - type: integer 
	Parameter C_RESET_STATE bound to: 0 - type: integer 
	Parameter C_SINGLE_BIT bound to: 1 - type: integer 
	Parameter C_FLOP_INPUT bound to: 0 - type: integer 
	Parameter C_VECTOR_WIDTH bound to: 2 - type: integer 
	Parameter C_MTBF_STAGES bound to: 4 - type: integer 
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:514]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2' to cell 'FDR' [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:545]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3' to cell 'FDR' [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:554]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4' to cell 'FDR' [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:564]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d5' to cell 'FDR' [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:574]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d6' to cell 'FDR' [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:584]
INFO: [Synth 8-256] done synthesizing module 'cdc_sync' (401#1) [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:106]
WARNING: [Synth 8-6426] Mix of Sync and Async assignments to register 'EXT_LPF[1].exr_lpf_reg' in module 'lpf' in the same process may cause logic issues. 
 Please split the sync and async parts into different processes [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/f86a/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:953]
WARNING: [Synth 8-6426] Mix of Sync and Async assignments to register 'EXT_LPF[2].exr_lpf_reg' in module 'lpf' in the same process may cause logic issues. 
 Please split the sync and async parts into different processes [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/f86a/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1063]
WARNING: [Synth 8-6426] Mix of Sync and Async assignments to register 'EXT_LPF[3].exr_lpf_reg' in module 'lpf' in the same process may cause logic issues. 
 Please split the sync and async parts into different processes [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/f86a/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1063]
WARNING: [Synth 8-6426] Mix of Sync and Async assignments to register 'AUX_LPF[1].asr_lpf_reg' in module 'lpf' in the same process may cause logic issues. 
 Please split the sync and async parts into different processes [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/f86a/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1045]
WARNING: [Synth 8-6426] Mix of Sync and Async assignments to register 'AUX_LPF[2].asr_lpf_reg' in module 'lpf' in the same process may cause logic issues. 
 Please split the sync and async parts into different processes [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/f86a/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1096]
WARNING: [Synth 8-6426] Mix of Sync and Async assignments to register 'AUX_LPF[3].asr_lpf_reg' in module 'lpf' in the same process may cause logic issues. 
 Please split the sync and async parts into different processes [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/f86a/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1096]
INFO: [Synth 8-256] done synthesizing module 'lpf' (402#1) [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/f86a/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:816]
INFO: [Synth 8-638] synthesizing module 'sequence_psr' [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/f86a/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:301]
INFO: [Synth 8-638] synthesizing module 'upcnt_n' [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/f86a/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:125]
	Parameter C_SIZE bound to: 6 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'upcnt_n' (403#1) [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/f86a/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:125]
INFO: [Synth 8-256] done synthesizing module 'sequence_psr' (404#1) [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/f86a/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:301]
INFO: [Synth 8-256] done synthesizing module 'proc_sys_reset' (405#1) [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/f86a/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1323]
INFO: [Synth 8-256] done synthesizing module 'z920_nvdla_ps_proc_sys_reset_1_0' (406#1) [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ip/z920_nvdla_ps_proc_sys_reset_1_0/synth/z920_nvdla_ps_proc_sys_reset_1_0.vhd:74]
INFO: [Synth 8-638] synthesizing module 'z920_nvdla_ps_axi_bram_ctrl_1_0' [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ip/z920_nvdla_ps_axi_bram_ctrl_1_0/synth/z920_nvdla_ps_axi_bram_ctrl_1_0.vhd:104]
	Parameter C_BRAM_INST_MODE bound to: EXTERNAL - type: string 
	Parameter C_MEMORY_DEPTH bound to: 16384 - type: integer 
	Parameter C_BRAM_ADDR_WIDTH bound to: 14 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 20 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 512 - type: integer 
	Parameter C_S_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_S_AXI_PROTOCOL bound to: AXI4 - type: string 
	Parameter C_S_AXI_SUPPORTS_NARROW_BURST bound to: 0 - type: integer 
	Parameter C_SINGLE_PORT_BRAM bound to: 1 - type: integer 
	Parameter C_FAMILY bound to: zynquplus - type: string 
	Parameter C_SELECT_XPM bound to: 1 - type: integer 
	Parameter C_S_AXI_CTRL_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_CTRL_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_ECC bound to: 0 - type: integer 
	Parameter C_ECC_TYPE bound to: 0 - type: integer 
	Parameter C_FAULT_INJECT bound to: 0 - type: integer 
	Parameter C_ECC_ONOFF_RESET_VALUE bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'axi_bram_ctrl' declared at '/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/6db1/hdl/axi_bram_ctrl_v4_0_rfs.vhd:23737' bound to instance 'U0' of component 'axi_bram_ctrl' [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ip/z920_nvdla_ps_axi_bram_ctrl_1_0/synth/z920_nvdla_ps_axi_bram_ctrl_1_0.vhd:254]
INFO: [Synth 8-638] synthesizing module 'axi_bram_ctrl' [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/6db1/hdl/axi_bram_ctrl_v4_0_rfs.vhd:23907]
	Parameter C_BRAM_INST_MODE bound to: EXTERNAL - type: string 
	Parameter C_MEMORY_DEPTH bound to: 16384 - type: integer 
	Parameter C_BRAM_ADDR_WIDTH bound to: 14 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 20 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 512 - type: integer 
	Parameter C_S_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_S_AXI_PROTOCOL bound to: AXI4 - type: string 
	Parameter C_S_AXI_SUPPORTS_NARROW_BURST bound to: 0 - type: integer 
	Parameter C_SINGLE_PORT_BRAM bound to: 1 - type: integer 
	Parameter C_FAMILY bound to: zynquplus - type: string 
	Parameter C_SELECT_XPM bound to: 1 - type: integer 
	Parameter C_S_AXI_CTRL_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_CTRL_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_ECC bound to: 0 - type: integer 
	Parameter C_ECC_TYPE bound to: 0 - type: integer 
	Parameter C_FAULT_INJECT bound to: 0 - type: integer 
	Parameter C_ECC_ONOFF_RESET_VALUE bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'axi_bram_ctrl_top' [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/6db1/hdl/axi_bram_ctrl_v4_0_rfs.vhd:22907]
	Parameter C_BRAM_ADDR_WIDTH bound to: 14 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 20 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 512 - type: integer 
	Parameter C_S_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_S_AXI_PROTOCOL bound to: AXI4 - type: string 
	Parameter C_S_AXI_SUPPORTS_NARROW_BURST bound to: 0 - type: integer 
	Parameter C_SINGLE_PORT_BRAM bound to: 1 - type: integer 
	Parameter C_S_AXI_CTRL_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_CTRL_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_ECC bound to: 0 - type: integer 
	Parameter C_ECC_TYPE bound to: 0 - type: integer 
	Parameter C_FAULT_INJECT bound to: 0 - type: integer 
	Parameter C_ECC_ONOFF_RESET_VALUE bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'full_axi' [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/6db1/hdl/axi_bram_ctrl_v4_0_rfs.vhd:21852]
	Parameter C_S_AXI_ADDR_WIDTH bound to: 20 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 512 - type: integer 
	Parameter C_S_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_S_AXI_PROTOCOL bound to: AXI4 - type: string 
	Parameter C_S_AXI_SUPPORTS_NARROW_BURST bound to: 0 - type: integer 
	Parameter C_SINGLE_PORT_BRAM bound to: 1 - type: integer 
	Parameter C_S_AXI_CTRL_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_CTRL_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_ECC bound to: 0 - type: integer 
	Parameter C_ECC_WIDTH bound to: 0 - type: integer 
	Parameter C_ECC_TYPE bound to: 0 - type: integer 
	Parameter C_FAULT_INJECT bound to: 0 - type: integer 
	Parameter C_ECC_ONOFF_RESET_VALUE bound to: 0 - type: integer 
	Parameter C_ENABLE_AXI_CTRL_REG_IF bound to: 0 - type: integer 
	Parameter C_CE_FAILING_REGISTERS bound to: 0 - type: integer 
	Parameter C_UE_FAILING_REGISTERS bound to: 0 - type: integer 
	Parameter C_ECC_STATUS_REGISTERS bound to: 0 - type: integer 
	Parameter C_ECC_ONOFF_REGISTER bound to: 0 - type: integer 
	Parameter C_CE_COUNTER_WIDTH bound to: 0 - type: integer 
INFO: [Synth 8-3919] null assignment ignored [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/6db1/hdl/axi_bram_ctrl_v4_0_rfs.vhd:21920]
INFO: [Synth 8-3919] null assignment ignored [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/6db1/hdl/axi_bram_ctrl_v4_0_rfs.vhd:21921]
INFO: [Synth 8-638] synthesizing module 'sng_port_arb' [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/6db1/hdl/axi_bram_ctrl_v4_0_rfs.vhd:9219]
	Parameter C_S_AXI_ADDR_WIDTH bound to: 20 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'sng_port_arb' (408#1) [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/6db1/hdl/axi_bram_ctrl_v4_0_rfs.vhd:9219]
INFO: [Synth 8-638] synthesizing module 'wr_chnl' [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/6db1/hdl/axi_bram_ctrl_v4_0_rfs.vhd:17016]
	Parameter C_AXI_ADDR_WIDTH bound to: 20 - type: integer 
	Parameter C_BRAM_ADDR_ADJUST_FACTOR bound to: 6 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 512 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_S_AXI_SUPPORTS_NARROW bound to: 0 - type: integer 
	Parameter C_S_AXI_PROTOCOL bound to: AXI4 - type: string 
	Parameter C_SINGLE_PORT_BRAM bound to: 1 - type: integer 
	Parameter C_ECC bound to: 0 - type: integer 
	Parameter C_ECC_WIDTH bound to: 0 - type: integer 
	Parameter C_ECC_TYPE bound to: 0 - type: integer 
INFO: [Synth 8-506] null port 'FaultInjectECC' ignored [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/6db1/hdl/axi_bram_ctrl_v4_0_rfs.vhd:16983]
INFO: [Synth 8-638] synthesizing module 'wrap_brst' [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/6db1/hdl/axi_bram_ctrl_v4_0_rfs.vhd:10218]
	Parameter C_AXI_ADDR_WIDTH bound to: 20 - type: integer 
	Parameter C_BRAM_ADDR_ADJUST_FACTOR bound to: 6 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 512 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'wrap_brst' (409#1) [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/6db1/hdl/axi_bram_ctrl_v4_0_rfs.vhd:10218]
INFO: [Synth 8-638] synthesizing module 'axi_bram_ctrl_v4_0_14_SRL_FIFO' [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/6db1/hdl/axi_bram_ctrl_v4_0_rfs.vhd:133]
	Parameter C_DATA_BITS bound to: 1 - type: integer 
	Parameter C_DEPTH bound to: 8 - type: integer 
	Parameter C_XON bound to: 0 - type: bool 
INFO: [Synth 8-3491] module 'FDR' declared at '/opt/Xilinx/Vivado/2018.1/scripts/rt/data/unisim_comp.v:3953' bound to instance 'Data_Exists_DFF' of component 'FDR' [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/6db1/hdl/axi_bram_ctrl_v4_0_rfs.vhd:230]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-3491] module 'MUXCY_L' declared at '/opt/Xilinx/Vivado/2018.1/scripts/rt/data/unisim_comp.v:26640' bound to instance 'MUXCY_L_I' of component 'MUXCY_L' [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/6db1/hdl/axi_bram_ctrl_v4_0_rfs.vhd:247]
INFO: [Synth 8-3491] module 'XORCY' declared at '/opt/Xilinx/Vivado/2018.1/scripts/rt/data/unisim_comp.v:52721' bound to instance 'XORCY_I' of component 'XORCY' [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/6db1/hdl/axi_bram_ctrl_v4_0_rfs.vhd:254]
INFO: [Synth 8-3491] module 'FDRE' declared at '/opt/Xilinx/Vivado/2018.1/scripts/rt/data/unisim_comp.v:3966' bound to instance 'FDRE_I' of component 'FDRE' [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/6db1/hdl/axi_bram_ctrl_v4_0_rfs.vhd:260]
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-3491] module 'MUXCY_L' declared at '/opt/Xilinx/Vivado/2018.1/scripts/rt/data/unisim_comp.v:26640' bound to instance 'MUXCY_L_I' of component 'MUXCY_L' [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/6db1/hdl/axi_bram_ctrl_v4_0_rfs.vhd:247]
INFO: [Synth 8-3491] module 'XORCY' declared at '/opt/Xilinx/Vivado/2018.1/scripts/rt/data/unisim_comp.v:52721' bound to instance 'XORCY_I' of component 'XORCY' [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/6db1/hdl/axi_bram_ctrl_v4_0_rfs.vhd:254]
INFO: [Synth 8-3491] module 'FDRE' declared at '/opt/Xilinx/Vivado/2018.1/scripts/rt/data/unisim_comp.v:3966' bound to instance 'FDRE_I' of component 'FDRE' [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/6db1/hdl/axi_bram_ctrl_v4_0_rfs.vhd:260]
INFO: [Synth 8-3491] module 'MUXCY_L' declared at '/opt/Xilinx/Vivado/2018.1/scripts/rt/data/unisim_comp.v:26640' bound to instance 'MUXCY_L_I' of component 'MUXCY_L' [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/6db1/hdl/axi_bram_ctrl_v4_0_rfs.vhd:247]
INFO: [Synth 8-3491] module 'XORCY' declared at '/opt/Xilinx/Vivado/2018.1/scripts/rt/data/unisim_comp.v:52721' bound to instance 'XORCY_I' of component 'XORCY' [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/6db1/hdl/axi_bram_ctrl_v4_0_rfs.vhd:254]
INFO: [Synth 8-3491] module 'FDRE' declared at '/opt/Xilinx/Vivado/2018.1/scripts/rt/data/unisim_comp.v:3966' bound to instance 'FDRE_I' of component 'FDRE' [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/6db1/hdl/axi_bram_ctrl_v4_0_rfs.vhd:260]
INFO: [Synth 8-3491] module 'MUXCY_L' declared at '/opt/Xilinx/Vivado/2018.1/scripts/rt/data/unisim_comp.v:26640' bound to instance 'MUXCY_L_I' of component 'MUXCY_L' [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/6db1/hdl/axi_bram_ctrl_v4_0_rfs.vhd:247]
INFO: [Synth 8-3491] module 'XORCY' declared at '/opt/Xilinx/Vivado/2018.1/scripts/rt/data/unisim_comp.v:52721' bound to instance 'XORCY_I' of component 'XORCY' [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/6db1/hdl/axi_bram_ctrl_v4_0_rfs.vhd:254]
INFO: [Synth 8-3491] module 'FDRE' declared at '/opt/Xilinx/Vivado/2018.1/scripts/rt/data/unisim_comp.v:3966' bound to instance 'FDRE_I' of component 'FDRE' [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/6db1/hdl/axi_bram_ctrl_v4_0_rfs.vhd:260]
INFO: [Synth 8-3491] module 'SRL16E' declared at '/opt/Xilinx/Vivado/2018.1/scripts/rt/data/unisim_comp.v:50709' bound to instance 'SRL16E_I' of component 'SRL16E' [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/6db1/hdl/axi_bram_ctrl_v4_0_rfs.vhd:271]
	Parameter INIT bound to: 16'b0000000000000000 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'axi_bram_ctrl_v4_0_14_SRL_FIFO' (415#1) [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/6db1/hdl/axi_bram_ctrl_v4_0_rfs.vhd:133]
INFO: [Synth 8-256] done synthesizing module 'wr_chnl' (416#1) [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/6db1/hdl/axi_bram_ctrl_v4_0_rfs.vhd:17016]
INFO: [Synth 8-638] synthesizing module 'rd_chnl' [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/6db1/hdl/axi_bram_ctrl_v4_0_rfs.vhd:11498]
	Parameter C_AXI_ADDR_WIDTH bound to: 20 - type: integer 
	Parameter C_BRAM_ADDR_ADJUST_FACTOR bound to: 6 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 512 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_S_AXI_SUPPORTS_NARROW bound to: 0 - type: integer 
	Parameter C_S_AXI_PROTOCOL bound to: AXI4 - type: string 
	Parameter C_SINGLE_PORT_BRAM bound to: 1 - type: integer 
	Parameter C_ECC bound to: 0 - type: integer 
	Parameter C_ECC_WIDTH bound to: 0 - type: integer 
	Parameter C_ECC_TYPE bound to: 0 - type: integer 
INFO: [Synth 8-3919] null assignment ignored [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/6db1/hdl/axi_bram_ctrl_v4_0_rfs.vhd:11880]
INFO: [Synth 8-3919] null assignment ignored [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/6db1/hdl/axi_bram_ctrl_v4_0_rfs.vhd:11885]
INFO: [Synth 8-3919] null assignment ignored [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/6db1/hdl/axi_bram_ctrl_v4_0_rfs.vhd:11886]
INFO: [Synth 8-3919] null assignment ignored [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/6db1/hdl/axi_bram_ctrl_v4_0_rfs.vhd:11893]
INFO: [Synth 8-256] done synthesizing module 'rd_chnl' (417#1) [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/6db1/hdl/axi_bram_ctrl_v4_0_rfs.vhd:11498]
INFO: [Synth 8-256] done synthesizing module 'full_axi' (418#1) [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/6db1/hdl/axi_bram_ctrl_v4_0_rfs.vhd:21852]
INFO: [Synth 8-256] done synthesizing module 'axi_bram_ctrl_top' (419#1) [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/6db1/hdl/axi_bram_ctrl_v4_0_rfs.vhd:22907]
INFO: [Synth 8-256] done synthesizing module 'axi_bram_ctrl' (420#1) [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/6db1/hdl/axi_bram_ctrl_v4_0_rfs.vhd:23907]
INFO: [Synth 8-256] done synthesizing module 'z920_nvdla_ps_axi_bram_ctrl_1_0' (421#1) [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ip/z920_nvdla_ps_axi_bram_ctrl_1_0/synth/z920_nvdla_ps_axi_bram_ctrl_1_0.vhd:104]
INFO: [Synth 8-638] synthesizing module 'z920_nvdla_ps_axi_cdma_1_0' [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ip/z920_nvdla_ps_axi_cdma_1_0/synth/z920_nvdla_ps_axi_cdma_1_0.vhd:143]
	Parameter C_S_AXI_LITE_ADDR_WIDTH bound to: 6 - type: integer 
	Parameter C_S_AXI_LITE_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_LITE_IS_ASYNC bound to: 0 - type: integer 
	Parameter C_M_AXI_ADDR_WIDTH bound to: 64 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 512 - type: integer 
	Parameter C_M_AXI_MAX_BURST_LEN bound to: 64 - type: integer 
	Parameter C_INCLUDE_DRE bound to: 0 - type: integer 
	Parameter C_USE_DATAMOVER_LITE bound to: 0 - type: integer 
	Parameter C_READ_ADDR_PIPE_DEPTH bound to: 4 - type: integer 
	Parameter C_WRITE_ADDR_PIPE_DEPTH bound to: 4 - type: integer 
	Parameter C_INCLUDE_SF bound to: 1 - type: integer 
	Parameter C_INCLUDE_SG bound to: 1 - type: integer 
	Parameter C_M_AXI_SG_ADDR_WIDTH bound to: 64 - type: integer 
	Parameter C_M_AXI_SG_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_DLYTMR_RESOLUTION bound to: 256 - type: integer 
	Parameter C_FAMILY bound to: zynquplus - type: string 
INFO: [Synth 8-3491] module 'axi_cdma' declared at '/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/7359/hdl/axi_cdma_v4_1_vh_rfs.vhd:15016' bound to instance 'U0' of component 'axi_cdma' [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ip/z920_nvdla_ps_axi_cdma_1_0/synth/z920_nvdla_ps_axi_cdma_1_0.vhd:345]
INFO: [Synth 8-638] synthesizing module 'axi_cdma' [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/7359/hdl/axi_cdma_v4_1_vh_rfs.vhd:15316]
	Parameter C_S_AXI_LITE_ADDR_WIDTH bound to: 6 - type: integer 
	Parameter C_S_AXI_LITE_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_LITE_IS_ASYNC bound to: 0 - type: integer 
	Parameter C_M_AXI_ADDR_WIDTH bound to: 64 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 512 - type: integer 
	Parameter C_M_AXI_MAX_BURST_LEN bound to: 64 - type: integer 
	Parameter C_INCLUDE_DRE bound to: 0 - type: integer 
	Parameter C_USE_DATAMOVER_LITE bound to: 0 - type: integer 
	Parameter C_READ_ADDR_PIPE_DEPTH bound to: 4 - type: integer 
	Parameter C_WRITE_ADDR_PIPE_DEPTH bound to: 4 - type: integer 
	Parameter C_INCLUDE_SF bound to: 1 - type: integer 
	Parameter C_INCLUDE_SG bound to: 1 - type: integer 
	Parameter C_M_AXI_SG_ADDR_WIDTH bound to: 64 - type: integer 
	Parameter C_M_AXI_SG_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_DLYTMR_RESOLUTION bound to: 256 - type: integer 
	Parameter C_FAMILY bound to: zynquplus - type: string 
	Parameter C_INSTANCE bound to: axi_cdma - type: string 
INFO: [Synth 8-638] synthesizing module 'axi_cdma_sg_wrap' [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/7359/hdl/axi_cdma_v4_1_vh_rfs.vhd:13098]
	Parameter C_S_AXI_LITE_ADDR_WIDTH bound to: 6 - type: integer 
	Parameter C_S_AXI_LITE_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_LITE_IS_ASYNC bound to: 0 - type: integer 
	Parameter C_M_AXI_ADDR_WIDTH bound to: 64 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 512 - type: integer 
	Parameter C_M_AXI_MAX_BURST_LEN bound to: 64 - type: integer 
	Parameter C_INCLUDE_DRE bound to: 0 - type: integer 
	Parameter C_USE_DATAMOVER_LITE bound to: 0 - type: integer 
	Parameter C_READ_ADDR_PIPE_DEPTH bound to: 4 - type: integer 
	Parameter C_WRITE_ADDR_PIPE_DEPTH bound to: 4 - type: integer 
	Parameter C_INCLUDE_SF bound to: 1 - type: integer 
	Parameter C_SF_FIFO_DEPTH bound to: 512 - type: integer 
	Parameter C_M_AXI_SG_ADDR_WIDTH bound to: 64 - type: integer 
	Parameter C_M_AXI_SG_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_DLYTMR_RESOLUTION bound to: 256 - type: integer 
	Parameter C_SOFT_RST_TIME_CLKS bound to: 8 - type: integer 
	Parameter C_ACTUAL_ADDR bound to: 64 - type: integer 
	Parameter C_FAMILY bound to: zynquplus - type: string 
INFO: [Synth 8-638] synthesizing module 'axi_cdma_reset' [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/7359/hdl/axi_cdma_v4_1_vh_rfs.vhd:984]
	Parameter C_AXI_LITE_IS_ASYNC bound to: 0 - type: integer 
	Parameter C_SOFT_RST_TIME_CLKS bound to: 8 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/7359/hdl/axi_cdma_v4_1_vh_rfs.vhd:1019]
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/7359/hdl/axi_cdma_v4_1_vh_rfs.vhd:1020]
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/7359/hdl/axi_cdma_v4_1_vh_rfs.vhd:1021]
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/7359/hdl/axi_cdma_v4_1_vh_rfs.vhd:1022]
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/7359/hdl/axi_cdma_v4_1_vh_rfs.vhd:1023]
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/7359/hdl/axi_cdma_v4_1_vh_rfs.vhd:1024]
INFO: [Synth 8-638] synthesizing module 'axi_cdma_pulse_gen' [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/7359/hdl/axi_cdma_v4_1_vh_rfs.vhd:413]
	Parameter C_INCLUDE_SYNCHRO bound to: 0 - type: integer 
	Parameter C_POS_EDGE_TRIG bound to: 1 - type: integer 
	Parameter C_PULSE_WIDTH_CLKS bound to: 8 - type: integer 
WARNING: [Synth 8-6426] Mix of Sync and Async assignments to register 'DO_MULTI_CLK_PULSE.DO_SHIF_REG[1].sig_shift_reg_reg' in module 'axi_cdma_pulse_gen' in the same process may cause logic issues. 
 Please split the sync and async parts into different processes [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/7359/hdl/axi_cdma_v4_1_vh_rfs.vhd:736]
WARNING: [Synth 8-6426] Mix of Sync and Async assignments to register 'DO_MULTI_CLK_PULSE.DO_SHIF_REG[2].sig_shift_reg_reg' in module 'axi_cdma_pulse_gen' in the same process may cause logic issues. 
 Please split the sync and async parts into different processes [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/7359/hdl/axi_cdma_v4_1_vh_rfs.vhd:778]
WARNING: [Synth 8-6426] Mix of Sync and Async assignments to register 'DO_MULTI_CLK_PULSE.DO_SHIF_REG[3].sig_shift_reg_reg' in module 'axi_cdma_pulse_gen' in the same process may cause logic issues. 
 Please split the sync and async parts into different processes [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/7359/hdl/axi_cdma_v4_1_vh_rfs.vhd:778]
WARNING: [Synth 8-6426] Mix of Sync and Async assignments to register 'DO_MULTI_CLK_PULSE.DO_SHIF_REG[4].sig_shift_reg_reg' in module 'axi_cdma_pulse_gen' in the same process may cause logic issues. 
 Please split the sync and async parts into different processes [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/7359/hdl/axi_cdma_v4_1_vh_rfs.vhd:778]
WARNING: [Synth 8-6426] Mix of Sync and Async assignments to register 'DO_MULTI_CLK_PULSE.DO_SHIF_REG[5].sig_shift_reg_reg' in module 'axi_cdma_pulse_gen' in the same process may cause logic issues. 
 Please split the sync and async parts into different processes [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/7359/hdl/axi_cdma_v4_1_vh_rfs.vhd:778]
WARNING: [Synth 8-6426] Mix of Sync and Async assignments to register 'DO_MULTI_CLK_PULSE.DO_SHIF_REG[6].sig_shift_reg_reg' in module 'axi_cdma_pulse_gen' in the same process may cause logic issues. 
 Please split the sync and async parts into different processes [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/7359/hdl/axi_cdma_v4_1_vh_rfs.vhd:778]
WARNING: [Synth 8-6426] Mix of Sync and Async assignments to register 'DO_MULTI_CLK_PULSE.DO_SHIF_REG[7].sig_shift_reg_reg' in module 'axi_cdma_pulse_gen' in the same process may cause logic issues. 
 Please split the sync and async parts into different processes [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/7359/hdl/axi_cdma_v4_1_vh_rfs.vhd:778]
WARNING: [Synth 8-6426] Mix of Sync and Async assignments to register 'DO_MULTI_CLK_PULSE.DO_SHIF_REG[8].sig_shift_reg_reg' in module 'axi_cdma_pulse_gen' in the same process may cause logic issues. 
 Please split the sync and async parts into different processes [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/7359/hdl/axi_cdma_v4_1_vh_rfs.vhd:778]
INFO: [Synth 8-256] done synthesizing module 'axi_cdma_pulse_gen' (422#1) [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/7359/hdl/axi_cdma_v4_1_vh_rfs.vhd:413]
INFO: [Synth 8-638] synthesizing module 'axi_cdma_pulse_gen__parameterized0' [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/7359/hdl/axi_cdma_v4_1_vh_rfs.vhd:413]
	Parameter C_INCLUDE_SYNCHRO bound to: 0 - type: integer 
	Parameter C_POS_EDGE_TRIG bound to: 0 - type: integer 
	Parameter C_PULSE_WIDTH_CLKS bound to: 2 - type: integer 
WARNING: [Synth 8-6426] Mix of Sync and Async assignments to register 'DO_MULTI_CLK_PULSE.DO_SHIF_REG[1].sig_shift_reg_reg' in module 'axi_cdma_pulse_gen__parameterized0' in the same process may cause logic issues. 
 Please split the sync and async parts into different processes [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/7359/hdl/axi_cdma_v4_1_vh_rfs.vhd:736]
WARNING: [Synth 8-6426] Mix of Sync and Async assignments to register 'DO_MULTI_CLK_PULSE.DO_SHIF_REG[2].sig_shift_reg_reg' in module 'axi_cdma_pulse_gen__parameterized0' in the same process may cause logic issues. 
 Please split the sync and async parts into different processes [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/7359/hdl/axi_cdma_v4_1_vh_rfs.vhd:778]
INFO: [Synth 8-256] done synthesizing module 'axi_cdma_pulse_gen__parameterized0' (422#1) [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/7359/hdl/axi_cdma_v4_1_vh_rfs.vhd:413]
INFO: [Synth 8-638] synthesizing module 'axi_cdma_pulse_gen__parameterized1' [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/7359/hdl/axi_cdma_v4_1_vh_rfs.vhd:413]
	Parameter C_INCLUDE_SYNCHRO bound to: 0 - type: integer 
	Parameter C_POS_EDGE_TRIG bound to: 1 - type: integer 
	Parameter C_PULSE_WIDTH_CLKS bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_cdma_pulse_gen__parameterized1' (422#1) [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/7359/hdl/axi_cdma_v4_1_vh_rfs.vhd:413]
INFO: [Synth 8-256] done synthesizing module 'axi_cdma_reset' (423#1) [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/7359/hdl/axi_cdma_v4_1_vh_rfs.vhd:984]
INFO: [Synth 8-638] synthesizing module 'axi_cdma_reg_module' [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/7359/hdl/axi_cdma_v4_1_vh_rfs.vhd:5308]
	Parameter C_CDMA_BUILD_MODE bound to: 1 - type: integer 
	Parameter C_S_AXI_LITE_ADDR_WIDTH bound to: 6 - type: integer 
	Parameter C_S_AXI_LITE_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_LITE_IS_ASYNC bound to: 0 - type: integer 
	Parameter C_M_AXI_SG_ADDR_WIDTH bound to: 64 - type: integer 
INFO: [Synth 8-638] synthesizing module 'axi_cdma_lite_if' [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/7359/hdl/axi_cdma_v4_1_vh_rfs.vhd:2173]
	Parameter C_NUM_CE bound to: 16 - type: integer 
	Parameter C_AXI_LITE_IS_ASYNC bound to: 0 - type: integer 
	Parameter C_S_AXI_LITE_ADDR_WIDTH bound to: 6 - type: integer 
	Parameter C_S_AXI_LITE_DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-4471] merging register 'GEN_SYNC_WRITE.awready_i_reg' into 'GEN_SYNC_WRITE.wready_i_reg' [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/7359/hdl/axi_cdma_v4_1_vh_rfs.vhd:2254]
INFO: [Synth 8-4471] merging register 'GEN_SYNC_WRITE.rdy1_reg' into 'GEN_SYNC_WRITE.wready_i_reg' [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/7359/hdl/axi_cdma_v4_1_vh_rfs.vhd:2383]
INFO: [Synth 8-4471] merging register 'GEN_SYNC_READ.arvalid_re_d1_reg' into 'arready_i_reg' [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/7359/hdl/axi_cdma_v4_1_vh_rfs.vhd:3164]
INFO: [Synth 8-256] done synthesizing module 'axi_cdma_lite_if' (424#1) [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/7359/hdl/axi_cdma_v4_1_vh_rfs.vhd:2173]
INFO: [Synth 8-638] synthesizing module 'axi_cdma_register' [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/7359/hdl/axi_cdma_v4_1_vh_rfs.vhd:3808]
	Parameter C_CDMA_BUILD_MODE bound to: 1 - type: integer 
	Parameter C_NUM_REGISTERS bound to: 16 - type: integer 
	Parameter C_S_AXI_LITE_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_SG_ADDR_WIDTH bound to: 64 - type: integer 
WARNING: [Synth 8-6426] Mix of Sync and Async assignments to register 'dmacr_i_reg' in module 'axi_cdma_register' in the same process may cause logic issues. 
 Please split the sync and async parts into different processes [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/7359/hdl/axi_cdma_v4_1_vh_rfs.vhd:3931]
WARNING: [Synth 8-6426] Mix of Sync and Async assignments to register 'dmacr_i_reg' in module 'axi_cdma_register' in the same process may cause logic issues. 
 Please split the sync and async parts into different processes [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/7359/hdl/axi_cdma_v4_1_vh_rfs.vhd:3999]
WARNING: [Synth 8-6426] Mix of Sync and Async assignments to register 'dmacr_i_reg' in module 'axi_cdma_register' in the same process may cause logic issues. 
 Please split the sync and async parts into different processes [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/7359/hdl/axi_cdma_v4_1_vh_rfs.vhd:4049]
WARNING: [Synth 8-6426] Mix of Sync and Async assignments to register 'dmacr_i_reg' in module 'axi_cdma_register' in the same process may cause logic issues. 
 Please split the sync and async parts into different processes [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/7359/hdl/axi_cdma_v4_1_vh_rfs.vhd:4061]
WARNING: [Synth 8-6426] Mix of Sync and Async assignments to register 'dmacr_i_reg' in module 'axi_cdma_register' in the same process may cause logic issues. 
 Please split the sync and async parts into different processes [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/7359/hdl/axi_cdma_v4_1_vh_rfs.vhd:4263]
WARNING: [Synth 8-6426] Mix of Sync and Async assignments to register 'dmacr_i_reg' in module 'axi_cdma_register' in the same process may cause logic issues. 
 Please split the sync and async parts into different processes [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/7359/hdl/axi_cdma_v4_1_vh_rfs.vhd:4277]
INFO: [Synth 8-256] done synthesizing module 'axi_cdma_register' (425#1) [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/7359/hdl/axi_cdma_v4_1_vh_rfs.vhd:3808]
INFO: [Synth 8-256] done synthesizing module 'axi_cdma_reg_module' (426#1) [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/7359/hdl/axi_cdma_v4_1_vh_rfs.vhd:5308]
INFO: [Synth 8-638] synthesizing module 'axi_cdma_simple_cntlr' [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/7359/hdl/axi_cdma_v4_1_vh_rfs.vhd:7696]
	Parameter C_DM_CMD_WIDTH bound to: 107 - type: integer 
	Parameter C_DM_DATA_WIDTH bound to: 512 - type: integer 
	Parameter C_DM_MM2S_STATUS_WIDTH bound to: 8 - type: integer 
	Parameter C_DM_S2MM_STATUS_WIDTH bound to: 8 - type: integer 
	Parameter C_ADDR_WIDTH bound to: 64 - type: integer 
	Parameter C_BTT_WIDTH bound to: 26 - type: integer 
	Parameter C_FAMILY bound to: zynquplus - type: string 
INFO: [Synth 8-226] default block is never used [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/7359/hdl/axi_cdma_v4_1_vh_rfs.vhd:8237]
INFO: [Synth 8-256] done synthesizing module 'axi_cdma_simple_cntlr' (427#1) [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/7359/hdl/axi_cdma_v4_1_vh_rfs.vhd:7696]
INFO: [Synth 8-638] synthesizing module 'axi_cdma_sg_cntlr' [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/7359/hdl/axi_cdma_v4_1_vh_rfs.vhd:10227]
	Parameter C_SG_ADDR_WIDTH bound to: 64 - type: integer 
	Parameter C_SG_FETCH_DWIDTH bound to: 32 - type: integer 
	Parameter C_SG_PTR_UPDATE_DWIDTH bound to: 64 - type: integer 
	Parameter C_SG_STS_UPDATE_DWIDTH bound to: 33 - type: integer 
	Parameter C_DM_CMD_WIDTH bound to: 107 - type: integer 
	Parameter C_DM_DATA_WIDTH bound to: 512 - type: integer 
	Parameter C_DM_MM2S_STATUS_WIDTH bound to: 8 - type: integer 
	Parameter C_DM_S2MM_STATUS_WIDTH bound to: 8 - type: integer 
	Parameter C_FAMILY bound to: zynquplus - type: string 
INFO: [Synth 8-226] default block is never used [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/7359/hdl/axi_cdma_v4_1_vh_rfs.vhd:11918]
INFO: [Synth 8-226] default block is never used [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/7359/hdl/axi_cdma_v4_1_vh_rfs.vhd:12095]
INFO: [Synth 8-4471] merging register 'sig_ftch_sm_ld_dm_cmd_reg' into 'sig_ftch_sm_set_getdesc_reg' [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/7359/hdl/axi_cdma_v4_1_vh_rfs.vhd:10904]
INFO: [Synth 8-4471] merging register 'sig_ftch_sm_push_updt_reg' into 'sig_ftch_sm_set_getdesc_reg' [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/7359/hdl/axi_cdma_v4_1_vh_rfs.vhd:11002]
INFO: [Synth 8-256] done synthesizing module 'axi_cdma_sg_cntlr' (428#1) [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/7359/hdl/axi_cdma_v4_1_vh_rfs.vhd:10227]
INFO: [Synth 8-638] synthesizing module 'axi_sg' [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/16f3/hdl/axi_sg_v4_1_rfs.vhd:28743]
	Parameter C_M_AXI_SG_ADDR_WIDTH bound to: 64 - type: integer 
	Parameter C_M_AXI_SG_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXIS_SG_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXIS_UPDPTR_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXIS_UPDSTS_TDATA_WIDTH bound to: 33 - type: integer 
	Parameter C_SG_FTCH_DESC2QUEUE bound to: 4 - type: integer 
	Parameter C_SG_UPDT_DESC2QUEUE bound to: 4 - type: integer 
	Parameter C_SG_CH1_WORDS_TO_FETCH bound to: 8 - type: integer 
	Parameter C_SG_CH1_WORDS_TO_UPDATE bound to: 1 - type: integer 
	Parameter C_SG_CH1_FIRST_UPDATE_WORD bound to: 7 - type: integer 
	Parameter C_SG_CH1_ENBL_STALE_ERROR bound to: 1 - type: integer 
	Parameter C_SG_CH2_WORDS_TO_FETCH bound to: 4 - type: integer 
	Parameter C_SG_CH2_WORDS_TO_UPDATE bound to: 1 - type: integer 
	Parameter C_SG_CH2_FIRST_UPDATE_WORD bound to: 0 - type: integer 
	Parameter C_SG_CH2_ENBL_STALE_ERROR bound to: 0 - type: integer 
	Parameter C_INCLUDE_CH1 bound to: 1 - type: integer 
	Parameter C_INCLUDE_CH2 bound to: 0 - type: integer 
	Parameter C_AXIS_IS_ASYNC bound to: 0 - type: integer 
	Parameter C_ASYNC bound to: 0 - type: integer 
	Parameter C_INCLUDE_DESC_UPDATE bound to: 1 - type: integer 
	Parameter C_INCLUDE_INTRPT bound to: 1 - type: integer 
	Parameter C_INCLUDE_DLYTMR bound to: 1 - type: integer 
	Parameter C_DLYTMR_RESOLUTION bound to: 256 - type: integer 
	Parameter C_ENABLE_MULTI_CHANNEL bound to: 0 - type: integer 
	Parameter C_ENABLE_CDMA bound to: 1 - type: integer 
	Parameter C_ENABLE_EXTRA_FIELD bound to: 0 - type: integer 
	Parameter C_NUM_S2MM_CHANNELS bound to: 1 - type: integer 
	Parameter C_NUM_MM2S_CHANNELS bound to: 1 - type: integer 
	Parameter C_ACTUAL_ADDR bound to: 64 - type: integer 
	Parameter C_FAMILY bound to: zynquplus - type: string 
INFO: [Synth 8-638] synthesizing module 'axi_sg_ftch_mngr' [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/16f3/hdl/axi_sg_v4_1_rfs.vhd:20306]
	Parameter C_M_AXI_SG_ADDR_WIDTH bound to: 64 - type: integer 
	Parameter C_ENABLE_MULTI_CHANNEL bound to: 0 - type: integer 
	Parameter C_INCLUDE_CH1 bound to: 1 - type: integer 
	Parameter C_INCLUDE_CH2 bound to: 0 - type: integer 
	Parameter C_SG_CH1_WORDS_TO_FETCH bound to: 8 - type: integer 
	Parameter C_SG_CH2_WORDS_TO_FETCH bound to: 4 - type: integer 
	Parameter C_SG_FTCH_DESC2QUEUE bound to: 4 - type: integer 
	Parameter C_SG_CH1_ENBL_STALE_ERROR bound to: 1 - type: integer 
	Parameter C_SG_CH2_ENBL_STALE_ERROR bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'axi_sg_ftch_sm' [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/16f3/hdl/axi_sg_v4_1_rfs.vhd:18546]
	Parameter C_M_AXI_SG_ADDR_WIDTH bound to: 64 - type: integer 
	Parameter C_ENABLE_MULTI_CHANNEL bound to: 0 - type: integer 
	Parameter C_INCLUDE_CH1 bound to: 1 - type: integer 
	Parameter C_INCLUDE_CH2 bound to: 0 - type: integer 
	Parameter C_SG_CH1_WORDS_TO_FETCH bound to: 8 - type: integer 
	Parameter C_SG_CH2_WORDS_TO_FETCH bound to: 4 - type: integer 
	Parameter C_SG_FTCH_DESC2QUEUE bound to: 4 - type: integer 
	Parameter C_SG_CH1_ENBL_STALE_ERROR bound to: 1 - type: integer 
	Parameter C_SG_CH2_ENBL_STALE_ERROR bound to: 0 - type: integer 
INFO: [Synth 8-226] default block is never used [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/16f3/hdl/axi_sg_v4_1_rfs.vhd:18673]
WARNING: [Synth 8-6426] Mix of Sync and Async assignments to register 'ftch_error_addr_reg' in module 'axi_sg_ftch_sm' in the same process may cause logic issues. 
 Please split the sync and async parts into different processes [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/16f3/hdl/axi_sg_v4_1_rfs.vhd:19365]
INFO: [Synth 8-256] done synthesizing module 'axi_sg_ftch_sm' (429#1) [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/16f3/hdl/axi_sg_v4_1_rfs.vhd:18546]
INFO: [Synth 8-638] synthesizing module 'axi_sg_ftch_pntr' [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/16f3/hdl/axi_sg_v4_1_rfs.vhd:19530]
	Parameter C_M_AXI_SG_ADDR_WIDTH bound to: 64 - type: integer 
	Parameter C_INCLUDE_CH1 bound to: 1 - type: integer 
	Parameter C_INCLUDE_CH2 bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_sg_ftch_pntr' (430#1) [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/16f3/hdl/axi_sg_v4_1_rfs.vhd:19530]
INFO: [Synth 8-638] synthesizing module 'axi_sg_ftch_cmdsts_if' [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/16f3/hdl/axi_sg_v4_1_rfs.vhd:19941]
	Parameter C_M_AXI_SG_ADDR_WIDTH bound to: 64 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_sg_ftch_cmdsts_if' (431#1) [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/16f3/hdl/axi_sg_v4_1_rfs.vhd:19941]
INFO: [Synth 8-256] done synthesizing module 'axi_sg_ftch_mngr' (432#1) [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/16f3/hdl/axi_sg_v4_1_rfs.vhd:20306]
INFO: [Synth 8-638] synthesizing module 'axi_sg_ftch_q_mngr' [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/16f3/hdl/axi_sg_v4_1_rfs.vhd:22904]
	Parameter C_M_AXI_SG_ADDR_WIDTH bound to: 64 - type: integer 
	Parameter C_M_AXIS_SG_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXIS_IS_ASYNC bound to: 0 - type: integer 
	Parameter C_ASYNC bound to: 0 - type: integer 
	Parameter C_SG_FTCH_DESC2QUEUE bound to: 4 - type: integer 
	Parameter C_ENABLE_MULTI_CHANNEL bound to: 0 - type: integer 
	Parameter C_SG_CH1_WORDS_TO_FETCH bound to: 8 - type: integer 
	Parameter C_SG_CH2_WORDS_TO_FETCH bound to: 4 - type: integer 
	Parameter C_SG_CH1_ENBL_STALE_ERROR bound to: 1 - type: integer 
	Parameter C_SG_CH2_ENBL_STALE_ERROR bound to: 0 - type: integer 
	Parameter C_INCLUDE_CH1 bound to: 1 - type: integer 
	Parameter C_INCLUDE_CH2 bound to: 0 - type: integer 
	Parameter C_ENABLE_CDMA bound to: 1 - type: integer 
	Parameter C_ACTUAL_ADDR bound to: 64 - type: integer 
	Parameter C_FAMILY bound to: zynquplus - type: string 
INFO: [Synth 8-638] synthesizing module 'axi_sg_ftch_queue' [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/16f3/hdl/axi_sg_v4_1_rfs.vhd:21326]
	Parameter C_M_AXI_SG_ADDR_WIDTH bound to: 64 - type: integer 
	Parameter C_M_AXIS_SG_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_SG_FTCH_DESC2QUEUE bound to: 4 - type: integer 
	Parameter C_SG_WORDS_TO_FETCH bound to: 8 - type: integer 
	Parameter C_SG2_WORDS_TO_FETCH bound to: 4 - type: integer 
	Parameter C_ENABLE_MULTI_CHANNEL bound to: 0 - type: integer 
	Parameter C_INCLUDE_MM2S bound to: 1 - type: integer 
	Parameter C_INCLUDE_S2MM bound to: 0 - type: integer 
	Parameter C_ENABLE_CDMA bound to: 1 - type: integer 
	Parameter C_AXIS_IS_ASYNC bound to: 0 - type: integer 
	Parameter C_ASYNC bound to: 0 - type: integer 
	Parameter C_FAMILY bound to: zynquplus - type: string 
INFO: [Synth 8-256] done synthesizing module 'axi_sg_ftch_queue' (433#1) [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/16f3/hdl/axi_sg_v4_1_rfs.vhd:21326]
WARNING: [Synth 8-6426] Mix of Sync and Async assignments to register 'data_concat_reg' in module 'axi_sg_ftch_q_mngr' in the same process may cause logic issues. 
 Please split the sync and async parts into different processes [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/16f3/hdl/axi_sg_v4_1_rfs.vhd:23073]
WARNING: [Synth 8-6426] Mix of Sync and Async assignments to register 'CDMA_REG2.data_concat_reg' in module 'axi_sg_ftch_q_mngr' in the same process may cause logic issues. 
 Please split the sync and async parts into different processes [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/16f3/hdl/axi_sg_v4_1_rfs.vhd:23147]
INFO: [Synth 8-256] done synthesizing module 'axi_sg_ftch_q_mngr' (434#1) [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/16f3/hdl/axi_sg_v4_1_rfs.vhd:22904]
INFO: [Synth 8-638] synthesizing module 'axi_sg_updt_mngr' [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/16f3/hdl/axi_sg_v4_1_rfs.vhd:25084]
	Parameter C_M_AXI_SG_ADDR_WIDTH bound to: 64 - type: integer 
	Parameter C_INCLUDE_CH1 bound to: 1 - type: integer 
	Parameter C_INCLUDE_CH2 bound to: 0 - type: integer 
	Parameter C_SG_CH1_WORDS_TO_UPDATE bound to: 1 - type: integer 
	Parameter C_SG_CH1_FIRST_UPDATE_WORD bound to: 7 - type: integer 
	Parameter C_SG_CH2_WORDS_TO_UPDATE bound to: 1 - type: integer 
	Parameter C_SG_CH2_FIRST_UPDATE_WORD bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'axi_sg_updt_sm' [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/16f3/hdl/axi_sg_v4_1_rfs.vhd:24172]
	Parameter C_M_AXI_SG_ADDR_WIDTH bound to: 64 - type: integer 
	Parameter C_INCLUDE_CH1 bound to: 1 - type: integer 
	Parameter C_INCLUDE_CH2 bound to: 0 - type: integer 
	Parameter C_SG_CH1_WORDS_TO_UPDATE bound to: 1 - type: integer 
	Parameter C_SG_CH1_FIRST_UPDATE_WORD bound to: 7 - type: integer 
	Parameter C_SG_CH2_WORDS_TO_UPDATE bound to: 1 - type: integer 
	Parameter C_SG_CH2_FIRST_UPDATE_WORD bound to: 0 - type: integer 
WARNING: [Synth 8-6426] Mix of Sync and Async assignments to register 'update_address_reg' in module 'axi_sg_updt_sm' in the same process may cause logic issues. 
 Please split the sync and async parts into different processes [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/16f3/hdl/axi_sg_v4_1_rfs.vhd:24818]
WARNING: [Synth 8-6426] Mix of Sync and Async assignments to register 'updt_error_addr_reg' in module 'axi_sg_updt_sm' in the same process may cause logic issues. 
 Please split the sync and async parts into different processes [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/16f3/hdl/axi_sg_v4_1_rfs.vhd:24899]
INFO: [Synth 8-256] done synthesizing module 'axi_sg_updt_sm' (435#1) [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/16f3/hdl/axi_sg_v4_1_rfs.vhd:24172]
INFO: [Synth 8-638] synthesizing module 'axi_sg_updt_cmdsts_if' [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/16f3/hdl/axi_sg_v4_1_rfs.vhd:23861]
	Parameter C_M_AXI_SG_ADDR_WIDTH bound to: 64 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_sg_updt_cmdsts_if' (436#1) [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/16f3/hdl/axi_sg_v4_1_rfs.vhd:23861]
INFO: [Synth 8-256] done synthesizing module 'axi_sg_updt_mngr' (437#1) [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/16f3/hdl/axi_sg_v4_1_rfs.vhd:25084]
INFO: [Synth 8-638] synthesizing module 'axi_sg_updt_q_mngr' [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/16f3/hdl/axi_sg_v4_1_rfs.vhd:27305]
	Parameter C_M_AXI_SG_ADDR_WIDTH bound to: 64 - type: integer 
	Parameter C_M_AXI_SG_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXIS_UPDPTR_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXIS_UPDSTS_TDATA_WIDTH bound to: 33 - type: integer 
	Parameter C_SG_UPDT_DESC2QUEUE bound to: 4 - type: integer 
	Parameter C_SG_CH1_WORDS_TO_UPDATE bound to: 1 - type: integer 
	Parameter C_SG_CH2_WORDS_TO_UPDATE bound to: 1 - type: integer 
	Parameter C_INCLUDE_CH1 bound to: 1 - type: integer 
	Parameter C_INCLUDE_CH2 bound to: 0 - type: integer 
	Parameter C_AXIS_IS_ASYNC bound to: 0 - type: integer 
	Parameter C_FAMILY bound to: zynquplus - type: string 
INFO: [Synth 8-638] synthesizing module 'axi_sg_updt_queue' [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/16f3/hdl/axi_sg_v4_1_rfs.vhd:25435]
	Parameter C_M_AXI_SG_ADDR_WIDTH bound to: 64 - type: integer 
	Parameter C_M_AXIS_UPDT_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXIS_UPDPTR_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXIS_UPDSTS_TDATA_WIDTH bound to: 33 - type: integer 
	Parameter C_SG_UPDT_DESC2QUEUE bound to: 4 - type: integer 
	Parameter C_SG_WORDS_TO_UPDATE bound to: 1 - type: integer 
	Parameter C_SG2_WORDS_TO_UPDATE bound to: 1 - type: integer 
	Parameter C_AXIS_IS_ASYNC bound to: 0 - type: integer 
	Parameter C_INCLUDE_MM2S bound to: 1 - type: integer 
	Parameter C_INCLUDE_S2MM bound to: 0 - type: integer 
	Parameter C_FAMILY bound to: zynquplus - type: string 
INFO: [Synth 8-256] done synthesizing module 'axi_sg_updt_queue' (438#1) [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/16f3/hdl/axi_sg_v4_1_rfs.vhd:25435]
INFO: [Synth 8-256] done synthesizing module 'axi_sg_updt_q_mngr' (439#1) [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/16f3/hdl/axi_sg_v4_1_rfs.vhd:27305]
INFO: [Synth 8-638] synthesizing module 'axi_sg_intrpt' [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/16f3/hdl/axi_sg_v4_1_rfs.vhd:27909]
	Parameter C_INCLUDE_CH1 bound to: 1 - type: integer 
	Parameter C_INCLUDE_CH2 bound to: 0 - type: integer 
	Parameter C_INCLUDE_DLYTMR bound to: 1 - type: integer 
	Parameter C_DLYTMR_RESOLUTION bound to: 256 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_sg_intrpt' (440#1) [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/16f3/hdl/axi_sg_v4_1_rfs.vhd:27909]
INFO: [Synth 8-638] synthesizing module 'axi_sg_datamover' [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/16f3/hdl/axi_sg_v4_1_rfs.vhd:17740]
	Parameter C_INCLUDE_MM2S bound to: 2 - type: integer 
	Parameter C_M_AXI_MM2S_ARID bound to: 0 - type: integer 
	Parameter C_M_AXI_MM2S_ID_WIDTH bound to: 4 - type: integer 
	Parameter C_M_AXI_MM2S_ADDR_WIDTH bound to: 64 - type: integer 
	Parameter C_M_AXI_MM2S_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXIS_MM2S_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_INCLUDE_MM2S_STSFIFO bound to: 0 - type: integer 
	Parameter C_MM2S_STSCMD_FIFO_DEPTH bound to: 1 - type: integer 
	Parameter C_MM2S_STSCMD_IS_ASYNC bound to: 0 - type: integer 
	Parameter C_INCLUDE_MM2S_DRE bound to: 0 - type: integer 
	Parameter C_MM2S_BURST_SIZE bound to: 16 - type: integer 
	Parameter C_MM2S_BTT_USED bound to: 16 - type: integer 
	Parameter C_MM2S_ADDR_PIPE_DEPTH bound to: 1 - type: integer 
	Parameter C_MM2S_INCLUDE_SF bound to: 0 - type: integer 
	Parameter C_INCLUDE_S2MM bound to: 2 - type: integer 
	Parameter C_M_AXI_S2MM_AWID bound to: 1 - type: integer 
	Parameter C_M_AXI_S2MM_ID_WIDTH bound to: 4 - type: integer 
	Parameter C_M_AXI_S2MM_ADDR_WIDTH bound to: 64 - type: integer 
	Parameter C_M_AXI_S2MM_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXIS_S2MM_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_INCLUDE_S2MM_STSFIFO bound to: 0 - type: integer 
	Parameter C_S2MM_STSCMD_FIFO_DEPTH bound to: 1 - type: integer 
	Parameter C_S2MM_STSCMD_IS_ASYNC bound to: 0 - type: integer 
	Parameter C_INCLUDE_S2MM_DRE bound to: 0 - type: integer 
	Parameter C_S2MM_BURST_SIZE bound to: 16 - type: integer 
	Parameter C_S2MM_BTT_USED bound to: 16 - type: integer 
	Parameter C_S2MM_SUPPORT_INDET_BTT bound to: 0 - type: integer 
	Parameter C_S2MM_ADDR_PIPE_DEPTH bound to: 1 - type: integer 
	Parameter C_S2MM_INCLUDE_SF bound to: 0 - type: integer 
	Parameter C_ENABLE_MULTI_CHANNEL bound to: 0 - type: integer 
	Parameter C_ENABLE_EXTRA_FIELD bound to: 0 - type: integer 
	Parameter C_FAMILY bound to: zynquplus - type: string 
INFO: [Synth 8-638] synthesizing module 'axi_sg_mm2s_basic_wrap' [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/16f3/hdl/axi_sg_v4_1_rfs.vhd:15579]
	Parameter C_INCLUDE_MM2S bound to: 2 - type: integer 
	Parameter C_MM2S_ARID bound to: 0 - type: integer 
	Parameter C_MM2S_ID_WIDTH bound to: 4 - type: integer 
	Parameter C_MM2S_ADDR_WIDTH bound to: 64 - type: integer 
	Parameter C_MM2S_MDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_MM2S_SDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_INCLUDE_MM2S_STSFIFO bound to: 0 - type: integer 
	Parameter C_MM2S_STSCMD_FIFO_DEPTH bound to: 1 - type: integer 
	Parameter C_MM2S_STSCMD_IS_ASYNC bound to: 0 - type: integer 
	Parameter C_INCLUDE_MM2S_DRE bound to: 0 - type: integer 
	Parameter C_MM2S_BURST_SIZE bound to: 16 - type: integer 
	Parameter C_MM2S_BTT_USED bound to: 16 - type: integer 
	Parameter C_MM2S_ADDR_PIPE_DEPTH bound to: 1 - type: integer 
	Parameter C_ENABLE_MULTI_CHANNEL bound to: 0 - type: integer 
	Parameter C_ENABLE_EXTRA_FIELD bound to: 0 - type: integer 
	Parameter C_TAG_WIDTH bound to: 4 - type: integer 
	Parameter C_FAMILY bound to: zynquplus - type: string 
INFO: [Synth 8-638] synthesizing module 'axi_sg_reset' [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/16f3/hdl/axi_sg_v4_1_rfs.vhd:303]
	Parameter C_STSCMD_IS_ASYNC bound to: 0 - type: integer 
INFO: [Synth 8-4471] merging register 'sig_cmd_stat_rst_int_reg_n_reg' into 'sig_cmd_stat_rst_user_reg_n_cdc_from_reg' [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/16f3/hdl/axi_sg_v4_1_rfs.vhd:337]
INFO: [Synth 8-4471] merging register 'sig_mmap_rst_reg_n_reg' into 'sig_cmd_stat_rst_user_reg_n_cdc_from_reg' [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/16f3/hdl/axi_sg_v4_1_rfs.vhd:340]
INFO: [Synth 8-4471] merging register 'sig_stream_rst_reg_n_reg' into 'sig_cmd_stat_rst_user_reg_n_cdc_from_reg' [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/16f3/hdl/axi_sg_v4_1_rfs.vhd:343]
INFO: [Synth 8-256] done synthesizing module 'axi_sg_reset' (441#1) [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/16f3/hdl/axi_sg_v4_1_rfs.vhd:303]
INFO: [Synth 8-638] synthesizing module 'axi_sg_cmd_status' [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/16f3/hdl/axi_sg_v4_1_rfs.vhd:2686]
	Parameter C_ADDR_WIDTH bound to: 64 - type: integer 
	Parameter C_INCLUDE_STSFIFO bound to: 1 - type: integer 
	Parameter C_STSCMD_FIFO_DEPTH bound to: 1 - type: integer 
	Parameter C_STSCMD_IS_ASYNC bound to: 0 - type: integer 
	Parameter C_CMD_WIDTH bound to: 100 - type: integer 
	Parameter C_STS_WIDTH bound to: 8 - type: integer 
	Parameter C_FAMILY bound to: zynquplus - type: string 
INFO: [Synth 8-638] synthesizing module 'axi_sg_fifo' [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/16f3/hdl/axi_sg_v4_1_rfs.vhd:1886]
	Parameter C_DWIDTH bound to: 100 - type: integer 
	Parameter C_DEPTH bound to: 1 - type: integer 
	Parameter C_IS_ASYNC bound to: 0 - type: integer 
	Parameter C_PRIM_TYPE bound to: 2 - type: integer 
	Parameter C_FAMILY bound to: zynquplus - type: string 
INFO: [Synth 8-256] done synthesizing module 'axi_sg_fifo' (442#1) [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/16f3/hdl/axi_sg_v4_1_rfs.vhd:1886]
INFO: [Synth 8-638] synthesizing module 'axi_sg_fifo__parameterized0' [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/16f3/hdl/axi_sg_v4_1_rfs.vhd:1886]
	Parameter C_DWIDTH bound to: 8 - type: integer 
	Parameter C_DEPTH bound to: 1 - type: integer 
	Parameter C_IS_ASYNC bound to: 0 - type: integer 
	Parameter C_PRIM_TYPE bound to: 2 - type: integer 
	Parameter C_FAMILY bound to: zynquplus - type: string 
INFO: [Synth 8-256] done synthesizing module 'axi_sg_fifo__parameterized0' (442#1) [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/16f3/hdl/axi_sg_v4_1_rfs.vhd:1886]
INFO: [Synth 8-256] done synthesizing module 'axi_sg_cmd_status' (443#1) [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/16f3/hdl/axi_sg_v4_1_rfs.vhd:2686]
INFO: [Synth 8-638] synthesizing module 'axi_sg_rd_status_cntl' [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/16f3/hdl/axi_sg_v4_1_rfs.vhd:7092]
	Parameter C_STS_WIDTH bound to: 8 - type: integer 
	Parameter C_TAG_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_sg_rd_status_cntl' (444#1) [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/16f3/hdl/axi_sg_v4_1_rfs.vhd:7092]
INFO: [Synth 8-638] synthesizing module 'axi_sg_scc' [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/16f3/hdl/axi_sg_v4_1_rfs.vhd:7565]
	Parameter C_SEL_ADDR_WIDTH bound to: 2 - type: integer 
	Parameter C_ADDR_WIDTH bound to: 64 - type: integer 
	Parameter C_STREAM_DWIDTH bound to: 32 - type: integer 
	Parameter C_MAX_BURST_LEN bound to: 16 - type: integer 
	Parameter C_CMD_WIDTH bound to: 100 - type: integer 
	Parameter C_TAG_WIDTH bound to: 4 - type: integer 
	Parameter C_ENABLE_EXTRA_FIELD bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_sg_scc' (445#1) [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/16f3/hdl/axi_sg_v4_1_rfs.vhd:7565]
INFO: [Synth 8-638] synthesizing module 'axi_sg_addr_cntl' [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/16f3/hdl/axi_sg_v4_1_rfs.vhd:4551]
	Parameter C_ADDR_FIFO_DEPTH bound to: 1 - type: integer 
	Parameter C_ADDR_WIDTH bound to: 64 - type: integer 
	Parameter C_ADDR_ID bound to: 0 - type: integer 
	Parameter C_ADDR_ID_WIDTH bound to: 4 - type: integer 
	Parameter C_TAG_WIDTH bound to: 4 - type: integer 
	Parameter C_FAMILY bound to: virtex7 - type: string 
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/16f3/hdl/axi_sg_v4_1_rfs.vhd:4628]
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/16f3/hdl/axi_sg_v4_1_rfs.vhd:4634]
INFO: [Synth 8-256] done synthesizing module 'axi_sg_addr_cntl' (446#1) [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/16f3/hdl/axi_sg_v4_1_rfs.vhd:4551]
INFO: [Synth 8-638] synthesizing module 'axi_sg_rddata_cntl' [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/16f3/hdl/axi_sg_v4_1_rfs.vhd:5479]
	Parameter C_INCLUDE_DRE bound to: 0 - type: integer 
	Parameter C_ALIGN_WIDTH bound to: 2 - type: integer 
	Parameter C_SEL_ADDR_WIDTH bound to: 2 - type: integer 
	Parameter C_DATA_CNTL_FIFO_DEPTH bound to: 1 - type: integer 
	Parameter C_MMAP_DWIDTH bound to: 32 - type: integer 
	Parameter C_STREAM_DWIDTH bound to: 32 - type: integer 
	Parameter C_TAG_WIDTH bound to: 4 - type: integer 
	Parameter C_FAMILY bound to: zynquplus - type: string 
INFO: [Synth 8-256] done synthesizing module 'axi_sg_rddata_cntl' (447#1) [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/16f3/hdl/axi_sg_v4_1_rfs.vhd:5479]
INFO: [Synth 8-256] done synthesizing module 'axi_sg_mm2s_basic_wrap' (448#1) [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/16f3/hdl/axi_sg_v4_1_rfs.vhd:15579]
INFO: [Synth 8-638] synthesizing module 'axi_sg_s2mm_basic_wrap' [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/16f3/hdl/axi_sg_v4_1_rfs.vhd:16509]
	Parameter C_INCLUDE_S2MM bound to: 2 - type: integer 
	Parameter C_S2MM_AWID bound to: 1 - type: integer 
	Parameter C_S2MM_ID_WIDTH bound to: 4 - type: integer 
	Parameter C_S2MM_ADDR_WIDTH bound to: 64 - type: integer 
	Parameter C_S2MM_MDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S2MM_SDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_INCLUDE_S2MM_STSFIFO bound to: 0 - type: integer 
	Parameter C_S2MM_STSCMD_FIFO_DEPTH bound to: 1 - type: integer 
	Parameter C_S2MM_STSCMD_IS_ASYNC bound to: 0 - type: integer 
	Parameter C_INCLUDE_S2MM_DRE bound to: 0 - type: integer 
	Parameter C_S2MM_BURST_SIZE bound to: 16 - type: integer 
	Parameter C_S2MM_ADDR_PIPE_DEPTH bound to: 1 - type: integer 
	Parameter C_ENABLE_MULTI_CHANNEL bound to: 0 - type: integer 
	Parameter C_ENABLE_EXTRA_FIELD bound to: 0 - type: integer 
	Parameter C_TAG_WIDTH bound to: 4 - type: integer 
	Parameter C_FAMILY bound to: zynquplus - type: string 
INFO: [Synth 8-638] synthesizing module 'axi_sg_wr_status_cntl' [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/16f3/hdl/axi_sg_v4_1_rfs.vhd:13566]
	Parameter C_ENABLE_INDET_BTT bound to: 0 - type: integer 
	Parameter C_SF_BYTES_RCVD_WIDTH bound to: 1 - type: integer 
	Parameter C_STS_FIFO_DEPTH bound to: 3 - type: integer 
	Parameter C_STS_WIDTH bound to: 8 - type: integer 
	Parameter C_TAG_WIDTH bound to: 4 - type: integer 
	Parameter C_FAMILY bound to: zynquplus - type: string 
INFO: [Synth 8-638] synthesizing module 'axi_sg_fifo__parameterized1' [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/16f3/hdl/axi_sg_v4_1_rfs.vhd:1886]
	Parameter C_DWIDTH bound to: 2 - type: integer 
	Parameter C_DEPTH bound to: 3 - type: integer 
	Parameter C_IS_ASYNC bound to: 0 - type: integer 
	Parameter C_PRIM_TYPE bound to: 2 - type: integer 
	Parameter C_FAMILY bound to: zynquplus - type: string 
INFO: [Synth 8-638] synthesizing module 'srl_fifo_f' [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:1000]
	Parameter C_DWIDTH bound to: 2 - type: integer 
	Parameter C_DEPTH bound to: 3 - type: integer 
	Parameter C_FAMILY bound to: zynquplus - type: string 
INFO: [Synth 8-638] synthesizing module 'srl_fifo_rbu_f' [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:697]
	Parameter C_DWIDTH bound to: 2 - type: integer 
	Parameter C_DEPTH bound to: 3 - type: integer 
	Parameter C_FAMILY bound to: zynquplus - type: string 
INFO: [Synth 8-638] synthesizing module 'cntr_incr_decr_addn_f' [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:143]
	Parameter C_SIZE bound to: 3 - type: integer 
	Parameter C_FAMILY bound to: zynquplus - type: string 
INFO: [Synth 8-256] done synthesizing module 'cntr_incr_decr_addn_f' (449#1) [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:143]
INFO: [Synth 8-638] synthesizing module 'dynshreg_f' [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:397]
	Parameter C_DEPTH bound to: 3 - type: integer 
	Parameter C_DWIDTH bound to: 2 - type: integer 
	Parameter C_FAMILY bound to: zynquplus - type: string 
INFO: [Synth 8-256] done synthesizing module 'dynshreg_f' (450#1) [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:397]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_rbu_f' (451#1) [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:697]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_f' (452#1) [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:1000]
INFO: [Synth 8-256] done synthesizing module 'axi_sg_fifo__parameterized1' (452#1) [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/16f3/hdl/axi_sg_v4_1_rfs.vhd:1886]
INFO: [Synth 8-638] synthesizing module 'axi_sg_fifo__parameterized2' [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/16f3/hdl/axi_sg_v4_1_rfs.vhd:1886]
	Parameter C_DWIDTH bound to: 7 - type: integer 
	Parameter C_DEPTH bound to: 3 - type: integer 
	Parameter C_IS_ASYNC bound to: 0 - type: integer 
	Parameter C_PRIM_TYPE bound to: 2 - type: integer 
	Parameter C_FAMILY bound to: zynquplus - type: string 
INFO: [Synth 8-638] synthesizing module 'srl_fifo_f__parameterized0' [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:1000]
	Parameter C_DWIDTH bound to: 7 - type: integer 
	Parameter C_DEPTH bound to: 3 - type: integer 
	Parameter C_FAMILY bound to: zynquplus - type: string 
INFO: [Synth 8-638] synthesizing module 'srl_fifo_rbu_f__parameterized0' [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:697]
	Parameter C_DWIDTH bound to: 7 - type: integer 
	Parameter C_DEPTH bound to: 3 - type: integer 
	Parameter C_FAMILY bound to: zynquplus - type: string 
INFO: [Synth 8-638] synthesizing module 'dynshreg_f__parameterized0' [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:397]
	Parameter C_DEPTH bound to: 3 - type: integer 
	Parameter C_DWIDTH bound to: 7 - type: integer 
	Parameter C_FAMILY bound to: zynquplus - type: string 
INFO: [Synth 8-256] done synthesizing module 'dynshreg_f__parameterized0' (452#1) [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:397]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_rbu_f__parameterized0' (452#1) [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:697]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_f__parameterized0' (452#1) [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:1000]
INFO: [Synth 8-256] done synthesizing module 'axi_sg_fifo__parameterized2' (452#1) [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/16f3/hdl/axi_sg_v4_1_rfs.vhd:1886]
INFO: [Synth 8-256] done synthesizing module 'axi_sg_wr_status_cntl' (453#1) [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/16f3/hdl/axi_sg_v4_1_rfs.vhd:13566]
INFO: [Synth 8-638] synthesizing module 'axi_sg_scc_wr' [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/16f3/hdl/axi_sg_v4_1_rfs.vhd:9825]
	Parameter C_SEL_ADDR_WIDTH bound to: 2 - type: integer 
	Parameter C_ADDR_WIDTH bound to: 64 - type: integer 
	Parameter C_STREAM_DWIDTH bound to: 32 - type: integer 
	Parameter C_MAX_BURST_LEN bound to: 16 - type: integer 
	Parameter C_CMD_WIDTH bound to: 100 - type: integer 
	Parameter C_TAG_WIDTH bound to: 4 - type: integer 
	Parameter C_ENABLE_EXTRA_FIELD bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_sg_scc_wr' (454#1) [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/16f3/hdl/axi_sg_v4_1_rfs.vhd:9825]
INFO: [Synth 8-638] synthesizing module 'axi_sg_addr_cntl__parameterized0' [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/16f3/hdl/axi_sg_v4_1_rfs.vhd:4551]
	Parameter C_ADDR_FIFO_DEPTH bound to: 1 - type: integer 
	Parameter C_ADDR_WIDTH bound to: 64 - type: integer 
	Parameter C_ADDR_ID bound to: 1 - type: integer 
	Parameter C_ADDR_ID_WIDTH bound to: 4 - type: integer 
	Parameter C_TAG_WIDTH bound to: 4 - type: integer 
	Parameter C_FAMILY bound to: virtex7 - type: string 
INFO: [Synth 8-256] done synthesizing module 'axi_sg_addr_cntl__parameterized0' (454#1) [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/16f3/hdl/axi_sg_v4_1_rfs.vhd:4551]
INFO: [Synth 8-638] synthesizing module 'axi_sg_wrdata_cntl' [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/16f3/hdl/axi_sg_v4_1_rfs.vhd:11529]
	Parameter C_REALIGNER_INCLUDED bound to: 0 - type: integer 
	Parameter C_ENABLE_INDET_BTT bound to: 0 - type: integer 
	Parameter C_SF_BYTES_RCVD_WIDTH bound to: 1 - type: integer 
	Parameter C_SEL_ADDR_WIDTH bound to: 2 - type: integer 
	Parameter C_DATA_CNTL_FIFO_DEPTH bound to: 1 - type: integer 
	Parameter C_MMAP_DWIDTH bound to: 32 - type: integer 
	Parameter C_STREAM_DWIDTH bound to: 32 - type: integer 
	Parameter C_TAG_WIDTH bound to: 4 - type: integer 
	Parameter C_FAMILY bound to: zynquplus - type: string 
INFO: [Synth 8-256] done synthesizing module 'axi_sg_wrdata_cntl' (455#1) [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/16f3/hdl/axi_sg_v4_1_rfs.vhd:11529]
INFO: [Synth 8-256] done synthesizing module 'axi_sg_s2mm_basic_wrap' (456#1) [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/16f3/hdl/axi_sg_v4_1_rfs.vhd:16509]
INFO: [Synth 8-256] done synthesizing module 'axi_sg_datamover' (457#1) [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/16f3/hdl/axi_sg_v4_1_rfs.vhd:17740]
WARNING: [Synth 8-6426] Mix of Sync and Async assignments to register 'ftch_error_addr_reg' in module 'axi_sg' in the same process may cause logic issues. 
 Please split the sync and async parts into different processes [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/16f3/hdl/axi_sg_v4_1_rfs.vhd:28984]
WARNING: [Synth 8-6426] Mix of Sync and Async assignments to register 'ADDR_64.ftch_error_addr_reg' in module 'axi_sg' in the same process may cause logic issues. 
 Please split the sync and async parts into different processes [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/16f3/hdl/axi_sg_v4_1_rfs.vhd:29000]
INFO: [Synth 8-256] done synthesizing module 'axi_sg' (458#1) [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/16f3/hdl/axi_sg_v4_1_rfs.vhd:28743]
INFO: [Synth 8-638] synthesizing module 'axi_datamover' [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/1150/hdl/axi_datamover_v5_1_vh_rfs.vhd:55429]
	Parameter C_INCLUDE_MM2S bound to: 1 - type: integer 
	Parameter C_M_AXI_MM2S_ARID bound to: 0 - type: integer 
	Parameter C_M_AXI_MM2S_ID_WIDTH bound to: 4 - type: integer 
	Parameter C_M_AXI_MM2S_ADDR_WIDTH bound to: 64 - type: integer 
	Parameter C_M_AXI_MM2S_DATA_WIDTH bound to: 512 - type: integer 
	Parameter C_M_AXIS_MM2S_TDATA_WIDTH bound to: 512 - type: integer 
	Parameter C_INCLUDE_MM2S_STSFIFO bound to: 1 - type: integer 
	Parameter C_MM2S_STSCMD_FIFO_DEPTH bound to: 1 - type: integer 
	Parameter C_MM2S_STSCMD_IS_ASYNC bound to: 0 - type: integer 
	Parameter C_INCLUDE_MM2S_DRE bound to: 0 - type: integer 
	Parameter C_MM2S_BURST_SIZE bound to: 64 - type: integer 
	Parameter C_MM2S_BTT_USED bound to: 26 - type: integer 
	Parameter C_MM2S_ADDR_PIPE_DEPTH bound to: 4 - type: integer 
	Parameter C_MM2S_INCLUDE_SF bound to: 0 - type: integer 
	Parameter C_INCLUDE_S2MM bound to: 1 - type: integer 
	Parameter C_M_AXI_S2MM_AWID bound to: 1 - type: integer 
	Parameter C_M_AXI_S2MM_ID_WIDTH bound to: 4 - type: integer 
	Parameter C_M_AXI_S2MM_ADDR_WIDTH bound to: 64 - type: integer 
	Parameter C_M_AXI_S2MM_DATA_WIDTH bound to: 512 - type: integer 
	Parameter C_S_AXIS_S2MM_TDATA_WIDTH bound to: 512 - type: integer 
	Parameter C_INCLUDE_S2MM_STSFIFO bound to: 1 - type: integer 
	Parameter C_S2MM_STSCMD_FIFO_DEPTH bound to: 1 - type: integer 
	Parameter C_S2MM_STSCMD_IS_ASYNC bound to: 0 - type: integer 
	Parameter C_INCLUDE_S2MM_DRE bound to: 0 - type: integer 
	Parameter C_S2MM_BURST_SIZE bound to: 64 - type: integer 
	Parameter C_S2MM_BTT_USED bound to: 26 - type: integer 
	Parameter C_S2MM_SUPPORT_INDET_BTT bound to: 0 - type: integer 
	Parameter C_S2MM_ADDR_PIPE_DEPTH bound to: 4 - type: integer 
	Parameter C_S2MM_INCLUDE_SF bound to: 0 - type: integer 
	Parameter C_ENABLE_CACHE_USER bound to: 0 - type: integer 
	Parameter C_ENABLE_SKID_BUF bound to: 11000 - type: string 
	Parameter C_ENABLE_MM2S_TKEEP bound to: 1 - type: integer 
	Parameter C_ENABLE_S2MM_TKEEP bound to: 1 - type: integer 
	Parameter C_ENABLE_S2MM_ADV_SIG bound to: 0 - type: integer 
	Parameter C_ENABLE_MM2S_ADV_SIG bound to: 0 - type: integer 
	Parameter C_MICRO_DMA bound to: 0 - type: integer 
	Parameter C_CMD_WIDTH bound to: 104 - type: integer 
	Parameter C_MCDMA bound to: 1 - type: integer 
	Parameter C_FAMILY bound to: zynquplus - type: string 
INFO: [Synth 8-638] synthesizing module 'axi_datamover_mm2s_full_wrap' [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/1150/hdl/axi_datamover_v5_1_vh_rfs.vhd:53565]
	Parameter C_INCLUDE_MM2S bound to: 1 - type: integer 
	Parameter C_MM2S_ARID bound to: 0 - type: integer 
	Parameter C_MM2S_ID_WIDTH bound to: 4 - type: integer 
	Parameter C_MM2S_ADDR_WIDTH bound to: 64 - type: integer 
	Parameter C_MM2S_MDATA_WIDTH bound to: 512 - type: integer 
	Parameter C_MM2S_SDATA_WIDTH bound to: 512 - type: integer 
	Parameter C_INCLUDE_MM2S_STSFIFO bound to: 1 - type: integer 
	Parameter C_MM2S_STSCMD_FIFO_DEPTH bound to: 1 - type: integer 
	Parameter C_MM2S_STSCMD_IS_ASYNC bound to: 0 - type: integer 
	Parameter C_INCLUDE_MM2S_DRE bound to: 0 - type: integer 
	Parameter C_MM2S_BURST_SIZE bound to: 64 - type: integer 
	Parameter C_MM2S_BTT_USED bound to: 26 - type: integer 
	Parameter C_MM2S_ADDR_PIPE_DEPTH bound to: 4 - type: integer 
	Parameter C_TAG_WIDTH bound to: 4 - type: integer 
	Parameter C_INCLUDE_MM2S_GP_SF bound to: 0 - type: integer 
	Parameter C_ENABLE_CACHE_USER bound to: 0 - type: integer 
	Parameter C_ENABLE_MM2S_TKEEP bound to: 1 - type: integer 
	Parameter C_ENABLE_SKID_BUF bound to: 11000 - type: string 
	Parameter C_MCDMA bound to: 1 - type: integer 
	Parameter C_FAMILY bound to: zynquplus - type: string 
INFO: [Synth 8-638] synthesizing module 'axi_datamover_reset' [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/1150/hdl/axi_datamover_v5_1_vh_rfs.vhd:153]
	Parameter C_STSCMD_IS_ASYNC bound to: 0 - type: integer 
INFO: [Synth 8-4471] merging register 'sig_cmd_stat_rst_int_reg_n_reg' into 'sig_cmd_stat_rst_user_reg_n_cdc_from_reg' [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/1150/hdl/axi_datamover_v5_1_vh_rfs.vhd:191]
INFO: [Synth 8-4471] merging register 'sig_mmap_rst_reg_n_reg' into 'sig_cmd_stat_rst_user_reg_n_cdc_from_reg' [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/1150/hdl/axi_datamover_v5_1_vh_rfs.vhd:194]
INFO: [Synth 8-4471] merging register 'sig_stream_rst_reg_n_reg' into 'sig_cmd_stat_rst_user_reg_n_cdc_from_reg' [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/1150/hdl/axi_datamover_v5_1_vh_rfs.vhd:197]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_reset' (459#1) [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/1150/hdl/axi_datamover_v5_1_vh_rfs.vhd:153]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_cmd_status' [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/1150/hdl/axi_datamover_v5_1_vh_rfs.vhd:2698]
	Parameter C_ADDR_WIDTH bound to: 64 - type: integer 
	Parameter C_INCLUDE_STSFIFO bound to: 1 - type: integer 
	Parameter C_STSCMD_FIFO_DEPTH bound to: 1 - type: integer 
	Parameter C_STSCMD_IS_ASYNC bound to: 0 - type: integer 
	Parameter C_CMD_WIDTH bound to: 103 - type: integer 
	Parameter C_STS_WIDTH bound to: 8 - type: integer 
	Parameter C_ENABLE_CACHE_USER bound to: 0 - type: integer 
	Parameter C_FAMILY bound to: zynquplus - type: string 
INFO: [Synth 8-638] synthesizing module 'axi_datamover_fifo' [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/1150/hdl/axi_datamover_v5_1_vh_rfs.vhd:1886]
	Parameter C_DWIDTH bound to: 103 - type: integer 
	Parameter C_DEPTH bound to: 1 - type: integer 
	Parameter C_IS_ASYNC bound to: 0 - type: integer 
	Parameter C_PRIM_TYPE bound to: 2 - type: integer 
	Parameter C_FAMILY bound to: zynquplus - type: string 
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_fifo' (460#1) [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/1150/hdl/axi_datamover_v5_1_vh_rfs.vhd:1886]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_fifo__parameterized0' [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/1150/hdl/axi_datamover_v5_1_vh_rfs.vhd:1886]
	Parameter C_DWIDTH bound to: 8 - type: integer 
	Parameter C_DEPTH bound to: 1 - type: integer 
	Parameter C_IS_ASYNC bound to: 0 - type: integer 
	Parameter C_PRIM_TYPE bound to: 2 - type: integer 
	Parameter C_FAMILY bound to: zynquplus - type: string 
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_fifo__parameterized0' (460#1) [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/1150/hdl/axi_datamover_v5_1_vh_rfs.vhd:1886]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_cmd_status' (461#1) [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/1150/hdl/axi_datamover_v5_1_vh_rfs.vhd:2698]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_rd_status_cntl' [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/1150/hdl/axi_datamover_v5_1_vh_rfs.vhd:13746]
	Parameter C_STS_WIDTH bound to: 8 - type: integer 
	Parameter C_TAG_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_rd_status_cntl' (462#1) [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/1150/hdl/axi_datamover_v5_1_vh_rfs.vhd:13746]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_pcc' [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/1150/hdl/axi_datamover_v5_1_vh_rfs.vhd:7416]
	Parameter C_IS_MM2S bound to: 1 - type: integer 
	Parameter C_DRE_ALIGN_WIDTH bound to: 1 - type: integer 
	Parameter C_SEL_ADDR_WIDTH bound to: 6 - type: integer 
	Parameter C_ADDR_WIDTH bound to: 64 - type: integer 
	Parameter C_STREAM_DWIDTH bound to: 512 - type: integer 
	Parameter C_MAX_BURST_LEN bound to: 64 - type: integer 
	Parameter C_CMD_WIDTH bound to: 103 - type: integer 
	Parameter C_TAG_WIDTH bound to: 4 - type: integer 
	Parameter C_BTT_USED bound to: 26 - type: integer 
	Parameter C_SUPPORT_INDET_BTT bound to: 0 - type: integer 
	Parameter C_NATIVE_XFER_WIDTH bound to: 512 - type: integer 
	Parameter C_STRT_SF_OFFSET_WIDTH bound to: 1 - type: integer 
	Parameter C_MCDMA bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'axi_datamover_strb_gen2' [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/1150/hdl/axi_datamover_v5_1_vh_rfs.vhd:4342]
	Parameter C_OP_MODE bound to: 0 - type: integer 
	Parameter C_STRB_WIDTH bound to: 64 - type: integer 
	Parameter C_OFFSET_WIDTH bound to: 6 - type: integer 
	Parameter C_NUM_BYTES_WIDTH bound to: 7 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_strb_gen2' (463#1) [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/1150/hdl/axi_datamover_v5_1_vh_rfs.vhd:4342]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_strb_gen2__parameterized0' [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/1150/hdl/axi_datamover_v5_1_vh_rfs.vhd:4342]
	Parameter C_OP_MODE bound to: 1 - type: integer 
	Parameter C_STRB_WIDTH bound to: 64 - type: integer 
	Parameter C_OFFSET_WIDTH bound to: 6 - type: integer 
	Parameter C_NUM_BYTES_WIDTH bound to: 6 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_strb_gen2__parameterized0' (463#1) [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/1150/hdl/axi_datamover_v5_1_vh_rfs.vhd:4342]
INFO: [Synth 8-226] default block is never used [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/1150/hdl/axi_datamover_v5_1_vh_rfs.vhd:9490]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_pcc' (464#1) [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/1150/hdl/axi_datamover_v5_1_vh_rfs.vhd:7416]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_addr_cntl' [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/1150/hdl/axi_datamover_v5_1_vh_rfs.vhd:10000]
	Parameter C_ADDR_FIFO_DEPTH bound to: 4 - type: integer 
	Parameter C_ADDR_WIDTH bound to: 64 - type: integer 
	Parameter C_ADDR_ID bound to: 0 - type: integer 
	Parameter C_ADDR_ID_WIDTH bound to: 4 - type: integer 
	Parameter C_TAG_WIDTH bound to: 4 - type: integer 
	Parameter C_FAMILY bound to: zynquplus - type: string 
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/1150/hdl/axi_datamover_v5_1_vh_rfs.vhd:10077]
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/1150/hdl/axi_datamover_v5_1_vh_rfs.vhd:10083]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_fifo__parameterized1' [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/1150/hdl/axi_datamover_v5_1_vh_rfs.vhd:1886]
	Parameter C_DWIDTH bound to: 91 - type: integer 
	Parameter C_DEPTH bound to: 4 - type: integer 
	Parameter C_IS_ASYNC bound to: 0 - type: integer 
	Parameter C_PRIM_TYPE bound to: 2 - type: integer 
	Parameter C_FAMILY bound to: zynquplus - type: string 
INFO: [Synth 8-638] synthesizing module 'srl_fifo_f__parameterized1' [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:1000]
	Parameter C_DWIDTH bound to: 91 - type: integer 
	Parameter C_DEPTH bound to: 4 - type: integer 
	Parameter C_FAMILY bound to: zynquplus - type: string 
INFO: [Synth 8-638] synthesizing module 'srl_fifo_rbu_f__parameterized1' [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:697]
	Parameter C_DWIDTH bound to: 91 - type: integer 
	Parameter C_DEPTH bound to: 4 - type: integer 
	Parameter C_FAMILY bound to: zynquplus - type: string 
INFO: [Synth 8-638] synthesizing module 'dynshreg_f__parameterized1' [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:397]
	Parameter C_DEPTH bound to: 4 - type: integer 
	Parameter C_DWIDTH bound to: 91 - type: integer 
	Parameter C_FAMILY bound to: zynquplus - type: string 
INFO: [Synth 8-256] done synthesizing module 'dynshreg_f__parameterized1' (464#1) [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:397]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_rbu_f__parameterized1' (464#1) [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:697]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_f__parameterized1' (464#1) [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:1000]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_fifo__parameterized1' (464#1) [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/1150/hdl/axi_datamover_v5_1_vh_rfs.vhd:1886]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_addr_cntl' (465#1) [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/1150/hdl/axi_datamover_v5_1_vh_rfs.vhd:10000]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_rddata_cntl' [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/1150/hdl/axi_datamover_v5_1_vh_rfs.vhd:12185]
	Parameter C_INCLUDE_DRE bound to: 0 - type: integer 
	Parameter C_ALIGN_WIDTH bound to: 1 - type: integer 
	Parameter C_SEL_ADDR_WIDTH bound to: 6 - type: integer 
	Parameter C_DATA_CNTL_FIFO_DEPTH bound to: 4 - type: integer 
	Parameter C_MMAP_DWIDTH bound to: 512 - type: integer 
	Parameter C_STREAM_DWIDTH bound to: 512 - type: integer 
	Parameter C_TAG_WIDTH bound to: 4 - type: integer 
	Parameter C_ENABLE_MM2S_TKEEP bound to: 1 - type: integer 
	Parameter C_FAMILY bound to: zynquplus - type: string 
INFO: [Synth 8-638] synthesizing module 'axi_datamover_rdmux' [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/1150/hdl/axi_datamover_v5_1_vh_rfs.vhd:10681]
	Parameter C_SEL_ADDR_WIDTH bound to: 6 - type: integer 
	Parameter C_MMAP_DWIDTH bound to: 512 - type: integer 
	Parameter C_STREAM_DWIDTH bound to: 512 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_rdmux' (466#1) [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/1150/hdl/axi_datamover_v5_1_vh_rfs.vhd:10681]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_fifo__parameterized2' [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/1150/hdl/axi_datamover_v5_1_vh_rfs.vhd:1886]
	Parameter C_DWIDTH bound to: 153 - type: integer 
	Parameter C_DEPTH bound to: 4 - type: integer 
	Parameter C_IS_ASYNC bound to: 0 - type: integer 
	Parameter C_PRIM_TYPE bound to: 2 - type: integer 
	Parameter C_FAMILY bound to: zynquplus - type: string 
INFO: [Synth 8-638] synthesizing module 'srl_fifo_f__parameterized2' [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:1000]
	Parameter C_DWIDTH bound to: 153 - type: integer 
	Parameter C_DEPTH bound to: 4 - type: integer 
	Parameter C_FAMILY bound to: zynquplus - type: string 
INFO: [Synth 8-638] synthesizing module 'srl_fifo_rbu_f__parameterized2' [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:697]
	Parameter C_DWIDTH bound to: 153 - type: integer 
	Parameter C_DEPTH bound to: 4 - type: integer 
	Parameter C_FAMILY bound to: zynquplus - type: string 
INFO: [Synth 8-638] synthesizing module 'dynshreg_f__parameterized2' [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:397]
	Parameter C_DEPTH bound to: 4 - type: integer 
	Parameter C_DWIDTH bound to: 153 - type: integer 
	Parameter C_FAMILY bound to: zynquplus - type: string 
INFO: [Synth 8-256] done synthesizing module 'dynshreg_f__parameterized2' (466#1) [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:397]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_rbu_f__parameterized2' (466#1) [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:697]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_f__parameterized2' (466#1) [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:1000]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_fifo__parameterized2' (466#1) [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/1150/hdl/axi_datamover_v5_1_vh_rfs.vhd:1886]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_rddata_cntl' (467#1) [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/1150/hdl/axi_datamover_v5_1_vh_rfs.vhd:12185]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_mm2s_full_wrap' (468#1) [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/1150/hdl/axi_datamover_v5_1_vh_rfs.vhd:53565]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_s2mm_full_wrap' [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/1150/hdl/axi_datamover_v5_1_vh_rfs.vhd:49990]
	Parameter C_INCLUDE_S2MM bound to: 1 - type: integer 
	Parameter C_S2MM_AWID bound to: 1 - type: integer 
	Parameter C_S2MM_ID_WIDTH bound to: 4 - type: integer 
	Parameter C_S2MM_ADDR_WIDTH bound to: 64 - type: integer 
	Parameter C_S2MM_MDATA_WIDTH bound to: 512 - type: integer 
	Parameter C_S2MM_SDATA_WIDTH bound to: 512 - type: integer 
	Parameter C_INCLUDE_S2MM_STSFIFO bound to: 1 - type: integer 
	Parameter C_S2MM_STSCMD_FIFO_DEPTH bound to: 1 - type: integer 
	Parameter C_S2MM_STSCMD_IS_ASYNC bound to: 0 - type: integer 
	Parameter C_INCLUDE_S2MM_DRE bound to: 0 - type: integer 
	Parameter C_S2MM_BURST_SIZE bound to: 64 - type: integer 
	Parameter C_S2MM_BTT_USED bound to: 26 - type: integer 
	Parameter C_S2MM_SUPPORT_INDET_BTT bound to: 0 - type: integer 
	Parameter C_S2MM_ADDR_PIPE_DEPTH bound to: 4 - type: integer 
	Parameter C_TAG_WIDTH bound to: 4 - type: integer 
	Parameter C_INCLUDE_S2MM_GP_SF bound to: 0 - type: integer 
	Parameter C_ENABLE_CACHE_USER bound to: 0 - type: integer 
	Parameter C_ENABLE_S2MM_TKEEP bound to: 1 - type: integer 
	Parameter C_ENABLE_SKID_BUF bound to: 11000 - type: string 
	Parameter C_FAMILY bound to: zynquplus - type: string 
	Parameter C_MCDMA bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'axi_datamover_wr_status_cntl' [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/1150/hdl/axi_datamover_v5_1_vh_rfs.vhd:17703]
	Parameter C_ENABLE_INDET_BTT bound to: 0 - type: integer 
	Parameter C_SF_BYTES_RCVD_WIDTH bound to: 26 - type: integer 
	Parameter C_STS_FIFO_DEPTH bound to: 6 - type: integer 
	Parameter C_STS_WIDTH bound to: 8 - type: integer 
	Parameter C_TAG_WIDTH bound to: 4 - type: integer 
	Parameter C_MCDMA bound to: 1 - type: integer 
	Parameter C_FAMILY bound to: zynquplus - type: string 
INFO: [Synth 8-638] synthesizing module 'axi_datamover_fifo__parameterized3' [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/1150/hdl/axi_datamover_v5_1_vh_rfs.vhd:1886]
	Parameter C_DWIDTH bound to: 2 - type: integer 
	Parameter C_DEPTH bound to: 6 - type: integer 
	Parameter C_IS_ASYNC bound to: 0 - type: integer 
	Parameter C_PRIM_TYPE bound to: 2 - type: integer 
	Parameter C_FAMILY bound to: zynquplus - type: string 
INFO: [Synth 8-638] synthesizing module 'srl_fifo_f__parameterized3' [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:1000]
	Parameter C_DWIDTH bound to: 2 - type: integer 
	Parameter C_DEPTH bound to: 6 - type: integer 
	Parameter C_FAMILY bound to: zynquplus - type: string 
INFO: [Synth 8-638] synthesizing module 'srl_fifo_rbu_f__parameterized3' [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:697]
	Parameter C_DWIDTH bound to: 2 - type: integer 
	Parameter C_DEPTH bound to: 6 - type: integer 
	Parameter C_FAMILY bound to: zynquplus - type: string 
INFO: [Synth 8-638] synthesizing module 'cntr_incr_decr_addn_f__parameterized0' [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:143]
	Parameter C_SIZE bound to: 4 - type: integer 
	Parameter C_FAMILY bound to: zynquplus - type: string 
INFO: [Synth 8-256] done synthesizing module 'cntr_incr_decr_addn_f__parameterized0' (468#1) [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:143]
INFO: [Synth 8-638] synthesizing module 'dynshreg_f__parameterized3' [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:397]
	Parameter C_DEPTH bound to: 6 - type: integer 
	Parameter C_DWIDTH bound to: 2 - type: integer 
	Parameter C_FAMILY bound to: zynquplus - type: string 
INFO: [Synth 8-256] done synthesizing module 'dynshreg_f__parameterized3' (468#1) [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:397]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_rbu_f__parameterized3' (468#1) [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:697]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_f__parameterized3' (468#1) [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:1000]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_fifo__parameterized3' (468#1) [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/1150/hdl/axi_datamover_v5_1_vh_rfs.vhd:1886]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_fifo__parameterized4' [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/1150/hdl/axi_datamover_v5_1_vh_rfs.vhd:1886]
	Parameter C_DWIDTH bound to: 7 - type: integer 
	Parameter C_DEPTH bound to: 6 - type: integer 
	Parameter C_IS_ASYNC bound to: 0 - type: integer 
	Parameter C_PRIM_TYPE bound to: 2 - type: integer 
	Parameter C_FAMILY bound to: zynquplus - type: string 
INFO: [Synth 8-638] synthesizing module 'srl_fifo_f__parameterized4' [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:1000]
	Parameter C_DWIDTH bound to: 7 - type: integer 
	Parameter C_DEPTH bound to: 6 - type: integer 
	Parameter C_FAMILY bound to: zynquplus - type: string 
INFO: [Synth 8-638] synthesizing module 'srl_fifo_rbu_f__parameterized4' [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:697]
	Parameter C_DWIDTH bound to: 7 - type: integer 
	Parameter C_DEPTH bound to: 6 - type: integer 
	Parameter C_FAMILY bound to: zynquplus - type: string 
INFO: [Synth 8-638] synthesizing module 'dynshreg_f__parameterized4' [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:397]
	Parameter C_DEPTH bound to: 6 - type: integer 
	Parameter C_DWIDTH bound to: 7 - type: integer 
	Parameter C_FAMILY bound to: zynquplus - type: string 
INFO: [Synth 8-256] done synthesizing module 'dynshreg_f__parameterized4' (468#1) [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:397]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_rbu_f__parameterized4' (468#1) [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:697]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_f__parameterized4' (468#1) [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:1000]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_fifo__parameterized4' (468#1) [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/1150/hdl/axi_datamover_v5_1_vh_rfs.vhd:1886]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_wr_status_cntl' (469#1) [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/1150/hdl/axi_datamover_v5_1_vh_rfs.vhd:17703]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_pcc__parameterized0' [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/1150/hdl/axi_datamover_v5_1_vh_rfs.vhd:7416]
	Parameter C_IS_MM2S bound to: 0 - type: integer 
	Parameter C_DRE_ALIGN_WIDTH bound to: 1 - type: integer 
	Parameter C_SEL_ADDR_WIDTH bound to: 6 - type: integer 
	Parameter C_ADDR_WIDTH bound to: 64 - type: integer 
	Parameter C_STREAM_DWIDTH bound to: 512 - type: integer 
	Parameter C_MAX_BURST_LEN bound to: 64 - type: integer 
	Parameter C_CMD_WIDTH bound to: 103 - type: integer 
	Parameter C_TAG_WIDTH bound to: 4 - type: integer 
	Parameter C_BTT_USED bound to: 26 - type: integer 
	Parameter C_SUPPORT_INDET_BTT bound to: 0 - type: integer 
	Parameter C_NATIVE_XFER_WIDTH bound to: 512 - type: integer 
	Parameter C_STRT_SF_OFFSET_WIDTH bound to: 1 - type: integer 
	Parameter C_MCDMA bound to: 1 - type: integer 
INFO: [Synth 8-226] default block is never used [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/1150/hdl/axi_datamover_v5_1_vh_rfs.vhd:9490]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_pcc__parameterized0' (469#1) [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/1150/hdl/axi_datamover_v5_1_vh_rfs.vhd:7416]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_addr_cntl__parameterized0' [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/1150/hdl/axi_datamover_v5_1_vh_rfs.vhd:10000]
	Parameter C_ADDR_FIFO_DEPTH bound to: 4 - type: integer 
	Parameter C_ADDR_WIDTH bound to: 64 - type: integer 
	Parameter C_ADDR_ID bound to: 1 - type: integer 
	Parameter C_ADDR_ID_WIDTH bound to: 4 - type: integer 
	Parameter C_TAG_WIDTH bound to: 4 - type: integer 
	Parameter C_FAMILY bound to: zynquplus - type: string 
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_addr_cntl__parameterized0' (469#1) [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/1150/hdl/axi_datamover_v5_1_vh_rfs.vhd:10000]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_wrdata_cntl' [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/1150/hdl/axi_datamover_v5_1_vh_rfs.vhd:15674]
	Parameter C_REALIGNER_INCLUDED bound to: 0 - type: integer 
	Parameter C_ENABLE_INDET_BTT bound to: 0 - type: integer 
	Parameter C_SF_BYTES_RCVD_WIDTH bound to: 26 - type: integer 
	Parameter C_SEL_ADDR_WIDTH bound to: 6 - type: integer 
	Parameter C_DATA_CNTL_FIFO_DEPTH bound to: 4 - type: integer 
	Parameter C_MMAP_DWIDTH bound to: 512 - type: integer 
	Parameter C_STREAM_DWIDTH bound to: 512 - type: integer 
	Parameter C_TAG_WIDTH bound to: 4 - type: integer 
	Parameter C_FAMILY bound to: zynquplus - type: string 
INFO: [Synth 8-638] synthesizing module 'axi_datamover_fifo__parameterized5' [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/1150/hdl/axi_datamover_v5_1_vh_rfs.vhd:1886]
	Parameter C_DWIDTH bound to: 151 - type: integer 
	Parameter C_DEPTH bound to: 4 - type: integer 
	Parameter C_IS_ASYNC bound to: 0 - type: integer 
	Parameter C_PRIM_TYPE bound to: 2 - type: integer 
	Parameter C_FAMILY bound to: zynquplus - type: string 
INFO: [Synth 8-638] synthesizing module 'srl_fifo_f__parameterized5' [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:1000]
	Parameter C_DWIDTH bound to: 151 - type: integer 
	Parameter C_DEPTH bound to: 4 - type: integer 
	Parameter C_FAMILY bound to: zynquplus - type: string 
INFO: [Synth 8-638] synthesizing module 'srl_fifo_rbu_f__parameterized5' [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:697]
	Parameter C_DWIDTH bound to: 151 - type: integer 
	Parameter C_DEPTH bound to: 4 - type: integer 
	Parameter C_FAMILY bound to: zynquplus - type: string 
INFO: [Synth 8-638] synthesizing module 'dynshreg_f__parameterized5' [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:397]
	Parameter C_DEPTH bound to: 4 - type: integer 
	Parameter C_DWIDTH bound to: 151 - type: integer 
	Parameter C_FAMILY bound to: zynquplus - type: string 
INFO: [Synth 8-256] done synthesizing module 'dynshreg_f__parameterized5' (469#1) [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:397]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_rbu_f__parameterized5' (469#1) [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:697]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_f__parameterized5' (469#1) [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:1000]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_fifo__parameterized5' (469#1) [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/1150/hdl/axi_datamover_v5_1_vh_rfs.vhd:1886]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_wrdata_cntl' (470#1) [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/1150/hdl/axi_datamover_v5_1_vh_rfs.vhd:15674]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_skid2mm_buf' [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/1150/hdl/axi_datamover_v5_1_vh_rfs.vhd:18996]
	Parameter C_MDATA_WIDTH bound to: 512 - type: integer 
	Parameter C_SDATA_WIDTH bound to: 512 - type: integer 
	Parameter C_ADDR_LSB_WIDTH bound to: 6 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/1150/hdl/axi_datamover_v5_1_vh_rfs.vhd:19021]
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/1150/hdl/axi_datamover_v5_1_vh_rfs.vhd:19022]
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/1150/hdl/axi_datamover_v5_1_vh_rfs.vhd:19024]
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/1150/hdl/axi_datamover_v5_1_vh_rfs.vhd:19025]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_wr_demux' [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/1150/hdl/axi_datamover_v5_1_vh_rfs.vhd:14117]
	Parameter C_SEL_ADDR_WIDTH bound to: 6 - type: integer 
	Parameter C_MMAP_DWIDTH bound to: 512 - type: integer 
	Parameter C_STREAM_DWIDTH bound to: 512 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_wr_demux' (471#1) [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/1150/hdl/axi_datamover_v5_1_vh_rfs.vhd:14117]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_skid2mm_buf' (472#1) [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/1150/hdl/axi_datamover_v5_1_vh_rfs.vhd:18996]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_s2mm_full_wrap' (473#1) [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/1150/hdl/axi_datamover_v5_1_vh_rfs.vhd:49990]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover' (474#1) [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/1150/hdl/axi_datamover_v5_1_vh_rfs.vhd:55429]
INFO: [Synth 8-638] synthesizing module 'axi_cdma_sf' [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/7359/hdl/axi_cdma_v4_1_vh_rfs.vhd:6509]
	Parameter C_WR_ADDR_PIPE_DEPTH bound to: 4 - type: integer 
	Parameter C_SF_FIFO_DEPTH bound to: 512 - type: integer 
	Parameter C_MAX_BURST_LEN bound to: 64 - type: integer 
	Parameter C_DRE_IS_USED bound to: 0 - type: integer 
	Parameter C_STREAM_DWIDTH bound to: 512 - type: integer 
	Parameter C_FAMILY bound to: zynquplus - type: string 
INFO: [Synth 8-638] synthesizing module 'axi_cdma_sfifo_autord' [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/7359/hdl/axi_cdma_v4_1_vh_rfs.vhd:5899]
	Parameter C_DWIDTH bound to: 577 - type: integer 
	Parameter C_DEPTH bound to: 512 - type: integer 
	Parameter C_DATA_CNT_WIDTH bound to: 10 - type: integer 
	Parameter C_NEED_ALMOST_EMPTY bound to: 0 - type: integer 
	Parameter C_NEED_ALMOST_FULL bound to: 0 - type: integer 
	Parameter C_USE_BLKMEM bound to: 1 - type: integer 
	Parameter C_FAMILY bound to: zynquplus - type: string 
INFO: [Synth 8-638] synthesizing module 'sync_fifo_fg' [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/6078/hdl/lib_fifo_v1_0_rfs.vhd:2250]
	Parameter C_FAMILY bound to: zynquplus - type: string 
	Parameter C_DCOUNT_WIDTH bound to: 10 - type: integer 
	Parameter C_ENABLE_RLOCS bound to: 0 - type: integer 
	Parameter C_HAS_DCOUNT bound to: 1 - type: integer 
	Parameter C_HAS_RD_ACK bound to: 1 - type: integer 
	Parameter C_HAS_RD_ERR bound to: 0 - type: integer 
	Parameter C_HAS_WR_ACK bound to: 1 - type: integer 
	Parameter C_HAS_WR_ERR bound to: 0 - type: integer 
	Parameter C_HAS_ALMOST_FULL bound to: 0 - type: integer 
	Parameter C_MEMORY_TYPE bound to: 1 - type: integer 
	Parameter C_PORTS_DIFFER bound to: 0 - type: integer 
	Parameter C_RD_ACK_LOW bound to: 0 - type: integer 
	Parameter C_USE_EMBEDDED_REG bound to: 1 - type: integer 
	Parameter C_READ_DATA_WIDTH bound to: 577 - type: integer 
	Parameter C_READ_DEPTH bound to: 512 - type: integer 
	Parameter C_RD_ERR_LOW bound to: 0 - type: integer 
	Parameter C_WR_ACK_LOW bound to: 0 - type: integer 
	Parameter C_WR_ERR_LOW bound to: 0 - type: integer 
	Parameter C_PRELOAD_REGS bound to: 1 - type: integer 
	Parameter C_PRELOAD_LATENCY bound to: 0 - type: integer 
	Parameter C_WRITE_DATA_WIDTH bound to: 577 - type: integer 
	Parameter C_WRITE_DEPTH bound to: 512 - type: integer 
	Parameter C_SYNCHRONIZER_STAGE bound to: 2 - type: integer 
	Parameter C_XPM_FIFO bound to: 1 - type: integer 
	Parameter FIFO_MEMORY_TYPE bound to: block - type: string 
	Parameter FIFO_WRITE_DEPTH bound to: 512 - type: integer 
	Parameter WRITE_DATA_WIDTH bound to: 577 - type: integer 
	Parameter READ_MODE bound to: fwft - type: string 
	Parameter FIFO_READ_LATENCY bound to: 0 - type: integer 
	Parameter FULL_RESET_VALUE bound to: 1 - type: integer 
	Parameter USE_ADV_FEATURES bound to: 1F1F - type: string 
	Parameter READ_DATA_WIDTH bound to: 577 - type: integer 
	Parameter WR_DATA_COUNT_WIDTH bound to: 10 - type: integer 
	Parameter PROG_FULL_THRESH bound to: 10 - type: integer 
	Parameter RD_DATA_COUNT_WIDTH bound to: 4 - type: integer 
	Parameter PROG_EMPTY_THRESH bound to: 10 - type: integer 
	Parameter DOUT_RESET_VALUE bound to: 0 - type: string 
	Parameter ECC_MODE bound to: no_ecc - type: string 
	Parameter WAKEUP_TIME bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'xpm_fifo_sync' declared at '/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1800' bound to instance 'xpm_fifo_sync_inst' of component 'xpm_fifo_sync' [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/6078/hdl/lib_fifo_v1_0_rfs.vhd:2627]
	Parameter FIFO_MEMORY_TYPE bound to: block - type: string 
	Parameter ECC_MODE bound to: no_ecc - type: string 
	Parameter FIFO_WRITE_DEPTH bound to: 512 - type: integer 
	Parameter WRITE_DATA_WIDTH bound to: 577 - type: integer 
	Parameter WR_DATA_COUNT_WIDTH bound to: 10 - type: integer 
	Parameter PROG_FULL_THRESH bound to: 10 - type: integer 
	Parameter FULL_RESET_VALUE bound to: 1 - type: integer 
	Parameter USE_ADV_FEATURES bound to: 1F1F - type: string 
	Parameter READ_MODE bound to: fwft - type: string 
	Parameter FIFO_READ_LATENCY bound to: 0 - type: integer 
	Parameter READ_DATA_WIDTH bound to: 577 - type: integer 
	Parameter RD_DATA_COUNT_WIDTH bound to: 4 - type: integer 
	Parameter PROG_EMPTY_THRESH bound to: 10 - type: integer 
	Parameter DOUT_RESET_VALUE bound to: 0 - type: string 
	Parameter WAKEUP_TIME bound to: 0 - type: integer 
	Parameter VERSION bound to: 0 - type: integer 
	Parameter P_FIFO_MEMORY_TYPE bound to: 2 - type: integer 
	Parameter P_COMMON_CLOCK bound to: 1 - type: integer 
	Parameter P_ECC_MODE bound to: 0 - type: integer 
	Parameter P_READ_MODE bound to: 1 - type: integer 
	Parameter P_WAKEUP_TIME bound to: 2 - type: integer 
	Parameter COMMON_CLOCK bound to: 1 - type: integer 
	Parameter RELATED_CLOCKS bound to: 0 - type: integer 
	Parameter FIFO_MEMORY_TYPE bound to: 2 - type: integer 
	Parameter ECC_MODE bound to: 0 - type: integer 
	Parameter FIFO_WRITE_DEPTH bound to: 512 - type: integer 
	Parameter WRITE_DATA_WIDTH bound to: 577 - type: integer 
	Parameter WR_DATA_COUNT_WIDTH bound to: 10 - type: integer 
	Parameter PROG_FULL_THRESH bound to: 10 - type: integer 
	Parameter USE_ADV_FEATURES bound to: 1F1F - type: string 
	Parameter READ_MODE bound to: 1 - type: integer 
	Parameter FIFO_READ_LATENCY bound to: 0 - type: integer 
	Parameter READ_DATA_WIDTH bound to: 577 - type: integer 
	Parameter RD_DATA_COUNT_WIDTH bound to: 4 - type: integer 
	Parameter PROG_EMPTY_THRESH bound to: 10 - type: integer 
	Parameter DOUT_RESET_VALUE bound to: 0 - type: string 
	Parameter CDC_DEST_SYNC_FF bound to: 2 - type: integer 
	Parameter FULL_RESET_VALUE bound to: 1 - type: integer 
	Parameter REMOVE_WR_RD_PROT_LOGIC bound to: 0 - type: integer 
	Parameter WAKEUP_TIME bound to: 0 - type: integer 
	Parameter VERSION bound to: 0 - type: integer 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
	Parameter FIFO_MEM_TYPE bound to: 2 - type: integer 
	Parameter RD_MODE bound to: 1 - type: integer 
	Parameter ENABLE_ECC bound to: 0 - type: integer 
	Parameter FIFO_READ_DEPTH bound to: 512 - type: integer 
	Parameter FIFO_SIZE bound to: 295424 - type: integer 
	Parameter WR_PNTR_WIDTH bound to: 9 - type: integer 
	Parameter RD_PNTR_WIDTH bound to: 9 - type: integer 
	Parameter FULL_RST_VAL bound to: 1'b1 
	Parameter WR_RD_RATIO bound to: 0 - type: integer 
	Parameter PF_THRESH_ADJ bound to: 8 - type: integer 
	Parameter PE_THRESH_ADJ bound to: 8 - type: integer 
	Parameter PF_THRESH_MIN bound to: 7 - type: integer 
	Parameter PF_THRESH_MAX bound to: 507 - type: integer 
	Parameter PE_THRESH_MIN bound to: 5 - type: integer 
	Parameter PE_THRESH_MAX bound to: 507 - type: integer 
	Parameter WR_DC_WIDTH_EXT bound to: 10 - type: integer 
	Parameter RD_DC_WIDTH_EXT bound to: 10 - type: integer 
	Parameter RD_LATENCY bound to: 2 - type: integer 
	Parameter EN_ADV_FEATURE bound to: 16'b0001111100011111 
	Parameter EN_OF bound to: 1'b1 
	Parameter EN_PF bound to: 1'b1 
	Parameter EN_WDC bound to: 1'b1 
	Parameter EN_AF bound to: 1'b1 
	Parameter EN_WACK bound to: 1'b1 
	Parameter FG_EQ_ASYM_DOUT bound to: 1'b0 
	Parameter EN_UF bound to: 1'b1 
	Parameter EN_PE bound to: 1'b1 
	Parameter EN_RDC bound to: 1'b1 
	Parameter EN_AE bound to: 1'b1 
	Parameter EN_DVLD bound to: 1'b1 
	Parameter COUNTER_WIDTH bound to: 9 - type: integer 
	Parameter RESET_VALUE bound to: 3 - type: integer 
	Parameter COUNTER_WIDTH bound to: 9 - type: integer 
	Parameter RESET_VALUE bound to: 2 - type: integer 
	Parameter MEMORY_TYPE bound to: 1 - type: integer 
	Parameter MEMORY_SIZE bound to: 295424 - type: integer 
	Parameter MEMORY_PRIMITIVE bound to: 2 - type: integer 
	Parameter CLOCKING_MODE bound to: 0 - type: integer 
	Parameter ECC_MODE bound to: 0 - type: integer 
	Parameter MEMORY_INIT_FILE bound to: none - type: string 
	Parameter MEMORY_INIT_PARAM bound to: (null) - type: string 
	Parameter USE_MEM_INIT bound to: 1 - type: integer 
	Parameter MEMORY_OPTIMIZATION bound to: true - type: string 
	Parameter WAKEUP_TIME bound to: 0 - type: integer 
	Parameter AUTO_SLEEP_TIME bound to: 0 - type: integer 
	Parameter MESSAGE_CONTROL bound to: 0 - type: integer 
	Parameter VERSION bound to: 0 - type: integer 
	Parameter USE_EMBEDDED_CONSTRAINT bound to: 0 - type: integer 
	Parameter WRITE_DATA_WIDTH_A bound to: 577 - type: integer 
	Parameter READ_DATA_WIDTH_A bound to: 577 - type: integer 
	Parameter BYTE_WRITE_WIDTH_A bound to: 577 - type: integer 
	Parameter ADDR_WIDTH_A bound to: 9 - type: integer 
	Parameter READ_RESET_VALUE_A bound to: 0 - type: string 
	Parameter READ_LATENCY_A bound to: 2 - type: integer 
	Parameter WRITE_MODE_A bound to: 2 - type: integer 
	Parameter WRITE_DATA_WIDTH_B bound to: 577 - type: integer 
	Parameter READ_DATA_WIDTH_B bound to: 577 - type: integer 
	Parameter BYTE_WRITE_WIDTH_B bound to: 577 - type: integer 
	Parameter ADDR_WIDTH_B bound to: 9 - type: integer 
	Parameter READ_RESET_VALUE_B bound to: 0 - type: string 
	Parameter READ_LATENCY_B bound to: 2 - type: integer 
	Parameter WRITE_MODE_B bound to: 2 - type: integer 
	Parameter P_MEMORY_PRIMITIVE bound to: block - type: string 
	Parameter P_MIN_WIDTH_DATA_A bound to: 577 - type: integer 
	Parameter P_MIN_WIDTH_DATA_B bound to: 577 - type: integer 
	Parameter P_MIN_WIDTH_DATA bound to: 577 - type: integer 
	Parameter P_MIN_WIDTH_DATA_ECC bound to: 577 - type: integer 
	Parameter P_MAX_DEPTH_DATA bound to: 512 - type: integer 
	Parameter P_ECC_MODE bound to: no_ecc - type: string 
	Parameter P_MEMORY_OPT bound to: yes - type: string 
	Parameter P_WIDTH_COL_WRITE_A bound to: 577 - type: integer 
	Parameter P_WIDTH_COL_WRITE_B bound to: 577 - type: integer 
	Parameter P_NUM_COLS_WRITE_A bound to: 1 - type: integer 
	Parameter P_NUM_COLS_WRITE_B bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_WRITE_A bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_WRITE_B bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_READ_A bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_READ_B bound to: 1 - type: integer 
	Parameter P_WIDTH_ADDR_WRITE_A bound to: 9 - type: integer 
	Parameter P_WIDTH_ADDR_WRITE_B bound to: 9 - type: integer 
	Parameter P_WIDTH_ADDR_READ_A bound to: 9 - type: integer 
	Parameter P_WIDTH_ADDR_READ_B bound to: 9 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_WRITE_A bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_WRITE_B bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_READ_A bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_READ_B bound to: 0 - type: integer 
	Parameter P_ENABLE_BYTE_WRITE_A bound to: 0 - type: integer 
	Parameter P_ENABLE_BYTE_WRITE_B bound to: 0 - type: integer 
	Parameter P_SDP_WRITE_MODE bound to: no - type: string 
	Parameter NUM_CHAR_LOC bound to: 0 - type: integer 
	Parameter MAX_NUM_CHAR bound to: 0 - type: integer 
	Parameter P_MIN_WIDTH_DATA_SHFT bound to: 577 - type: integer 
	Parameter P_MIN_WIDTH_DATA_LDW bound to: 4 - type: integer 
INFO: [Synth 8-6059] Synth Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's.   [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:459]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "no" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_ecc = "no_ecc" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
WARNING: [Synth 8-567] referenced signal 'gen_fwft.curr_fwft_state' should be on the sensitivity list [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1277]
WARNING: [Synth 8-567] referenced signal 'gen_fwft.curr_fwft_state' should be on the sensitivity list [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1284]
	Parameter RST_VALUE bound to: 0 - type: integer 
INFO: [Synth 8-226] default block is never used [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1161]
WARNING: [Synth 8-567] referenced signal 'gen_fwft.curr_fwft_state' should be on the sensitivity list [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1160]
INFO: [Synth 8-226] default block is never used [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1207]
WARNING: [Synth 8-567] referenced signal 'gen_fwft.curr_fwft_state' should be on the sensitivity list [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1206]
INFO: [Synth 8-226] default block is never used [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1218]
WARNING: [Synth 8-567] referenced signal 'gen_fwft.curr_fwft_state' should be on the sensitivity list [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1217]
WARNING: [Synth 8-567] referenced signal 'gen_fwft.curr_fwft_state' should be on the sensitivity list [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1249]
WARNING: [Synth 8-567] referenced signal 'gen_fwft.curr_fwft_state' should be on the sensitivity list [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1256]
	Parameter COUNTER_WIDTH bound to: 2 - type: integer 
	Parameter RESET_VALUE bound to: 0 - type: integer 
	Parameter COMMON_CLOCK bound to: 1 - type: integer 
	Parameter CDC_DEST_SYNC_FF bound to: 2 - type: integer 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
	Parameter COUNTER_WIDTH bound to: 10 - type: integer 
	Parameter RESET_VALUE bound to: 0 - type: integer 
	Parameter COUNTER_WIDTH bound to: 9 - type: integer 
	Parameter RESET_VALUE bound to: 1 - type: integer 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "no" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-4471] merging register 'gen_fwft.empty_fwft_fb_reg' into 'gen_fwft.empty_fwft_i_reg' [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1266]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "no" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "no" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-256] done synthesizing module 'sync_fifo_fg' (481#1) [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/6078/hdl/lib_fifo_v1_0_rfs.vhd:2250]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "no" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-256] done synthesizing module 'axi_cdma_sfifo_autord' (482#1) [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/7359/hdl/axi_cdma_v4_1_vh_rfs.vhd:5899]
INFO: [Synth 8-638] synthesizing module 'srl_fifo_f__parameterized6' [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:1000]
	Parameter C_DWIDTH bound to: 8 - type: integer 
	Parameter C_DEPTH bound to: 8 - type: integer 
	Parameter C_FAMILY bound to: zynquplus - type: string 
INFO: [Synth 8-638] synthesizing module 'srl_fifo_rbu_f__parameterized6' [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:697]
	Parameter C_DWIDTH bound to: 8 - type: integer 
	Parameter C_DEPTH bound to: 8 - type: integer 
	Parameter C_FAMILY bound to: zynquplus - type: string 
INFO: [Synth 8-638] synthesizing module 'dynshreg_f__parameterized6' [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:397]
	Parameter C_DEPTH bound to: 8 - type: integer 
	Parameter C_DWIDTH bound to: 8 - type: integer 
	Parameter C_FAMILY bound to: zynquplus - type: string 
INFO: [Synth 8-256] done synthesizing module 'dynshreg_f__parameterized6' (482#1) [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:397]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_rbu_f__parameterized6' (482#1) [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:697]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_f__parameterized6' (482#1) [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:1000]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "no" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-256] done synthesizing module 'axi_cdma_sf' (483#1) [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/7359/hdl/axi_cdma_v4_1_vh_rfs.vhd:6509]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "no" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-256] done synthesizing module 'axi_cdma_sg_wrap' (484#1) [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/7359/hdl/axi_cdma_v4_1_vh_rfs.vhd:13098]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "no" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-256] done synthesizing module 'axi_cdma' (485#1) [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/7359/hdl/axi_cdma_v4_1_vh_rfs.vhd:15316]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "no" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-256] done synthesizing module 'z920_nvdla_ps_axi_cdma_1_0' (486#1) [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ip/z920_nvdla_ps_axi_cdma_1_0/synth/z920_nvdla_ps_axi_cdma_1_0.vhd:143]
	Parameter C_FAMILY bound to: zynquplus - type: string 
	Parameter C_AXI_PROTOCOL bound to: 0 - type: integer 
	Parameter C_S_AXI_ID_WIDTH bound to: 16 - type: integer 
	Parameter C_SUPPORTS_ID bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 40 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 128 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_WRITE bound to: 1 - type: integer 
	Parameter C_AXI_SUPPORTS_READ bound to: 1 - type: integer 
	Parameter C_FIFO_MODE bound to: 0 - type: integer 
	Parameter C_S_AXI_ACLK_RATIO bound to: 1 - type: integer 
	Parameter C_M_AXI_ACLK_RATIO bound to: 2 - type: integer 
	Parameter C_AXI_IS_ACLK_ASYNC bound to: 0 - type: integer 
	Parameter C_MAX_SPLIT_BEATS bound to: 256 - type: integer 
	Parameter C_PACKING_LEVEL bound to: 1 - type: integer 
	Parameter C_SYNCHRONIZER_STAGE bound to: 3 - type: integer 
	Parameter C_S_AXI_BYTES_LOG bound to: 4 - type: integer 
	Parameter C_M_AXI_BYTES_LOG bound to: 2 - type: integer 
	Parameter C_RATIO bound to: 4 - type: integer 
	Parameter C_RATIO_LOG bound to: 2 - type: integer 
	Parameter P_AXI4 bound to: 0 - type: integer 
	Parameter P_AXI3 bound to: 1 - type: integer 
	Parameter P_AXILITE bound to: 2 - type: integer 
	Parameter P_CONVERSION bound to: 2 - type: integer 
	Parameter P_MAX_SPLIT_BEATS bound to: 256 - type: integer 
	Parameter C_FAMILY bound to: zynquplus - type: string 
	Parameter C_AXI_PROTOCOL bound to: 0 - type: integer 
	Parameter C_S_AXI_ID_WIDTH bound to: 16 - type: integer 
	Parameter C_SUPPORTS_ID bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 40 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 128 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_WRITE bound to: 1 - type: integer 
	Parameter C_AXI_SUPPORTS_READ bound to: 1 - type: integer 
	Parameter C_MAX_SPLIT_BEATS bound to: 256 - type: integer 
	Parameter C_S_AXI_BYTES_LOG bound to: 4 - type: integer 
	Parameter C_M_AXI_BYTES_LOG bound to: 2 - type: integer 
	Parameter C_RATIO bound to: 4 - type: integer 
	Parameter C_RATIO_LOG bound to: 2 - type: integer 
	Parameter P_AXI_ADDR_WIDTH bound to: 40 - type: integer 
	Parameter P_AXI4 bound to: 0 - type: integer 
	Parameter P_AXI3 bound to: 1 - type: integer 
	Parameter P_AXILITE bound to: 2 - type: integer 
	Parameter P_MAX_SPLIT_BEATS bound to: 256 - type: integer 
	Parameter P_MAX_SPLIT_BEATS_LOG bound to: 8 - type: integer 
	Parameter C_FAMILY bound to: zynquplus - type: string 
	Parameter C_AXI_ID_WIDTH bound to: 16 - type: integer 
	Parameter C_RESP_OKAY bound to: 2'b00 
	Parameter C_RESP_EXOKAY bound to: 2'b01 
	Parameter C_RESP_SLVERROR bound to: 2'b10 
	Parameter C_RESP_DECERR bound to: 2'b11 
	Parameter C_FAMILY bound to: zynquplus - type: string 
	Parameter C_AXI_PROTOCOL bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 16 - type: integer 
	Parameter C_SUPPORTS_ID bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 40 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 128 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_CHANNEL bound to: 0 - type: integer 
	Parameter C_MAX_SPLIT_BEATS bound to: 256 - type: integer 
	Parameter C_MAX_SPLIT_BEATS_LOG bound to: 8 - type: integer 
	Parameter C_S_AXI_BYTES_LOG bound to: 4 - type: integer 
	Parameter C_M_AXI_BYTES_LOG bound to: 2 - type: integer 
	Parameter C_RATIO_LOG bound to: 2 - type: integer 
	Parameter C_S_AXI_NATIVE_SIZE bound to: 3'b100 
	Parameter C_M_AXI_NATIVE_SIZE bound to: 3'b010 
	Parameter C_DOUBLE_LEN bound to: 48'b000000000000000000000000000000000000000011111111 
	Parameter C_FIX_BURST bound to: 2'b00 
	Parameter C_INCR_BURST bound to: 2'b01 
	Parameter C_WRAP_BURST bound to: 2'b10 
	Parameter C_FIFO_DEPTH_LOG bound to: 5 - type: integer 
	Parameter C_FAMILY bound to: zynquplus - type: string 
	Parameter C_FIFO_DEPTH_LOG bound to: 5 - type: integer 
	Parameter C_FIFO_WIDTH bound to: 29 - type: integer 
	Parameter C_FIFO_TYPE bound to: lut - type: string 
	Parameter C_FAMILY bound to: zynquplus - type: string 
	Parameter C_COMMON_CLOCK bound to: 1 - type: integer 
	Parameter C_SYNCHRONIZER_STAGE bound to: 3 - type: integer 
	Parameter C_FIFO_DEPTH_LOG bound to: 5 - type: integer 
	Parameter C_FIFO_WIDTH bound to: 29 - type: integer 
	Parameter C_FIFO_TYPE bound to: lut - type: string 
	Parameter C_MEMORY_TYPE bound to: 2 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE bound to: 0 - type: integer 
	Parameter C_FAMILY bound to: zynquplus - type: string 
	Parameter C_S_AXI_DATA_WIDTH bound to: 128 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_BYTES_LOG bound to: 4 - type: integer 
	Parameter C_M_AXI_BYTES_LOG bound to: 2 - type: integer 
	Parameter C_RATIO_LOG bound to: 2 - type: integer 
	Parameter C_DOUBLE_LEN bound to: 24'b000000000000000011111111 
	Parameter C_FAMILY bound to: zynquplus - type: string 
	Parameter C_AXI_PROTOCOL bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 16 - type: integer 
	Parameter C_SUPPORTS_ID bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 40 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 128 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_CHANNEL bound to: 1 - type: integer 
	Parameter C_MAX_SPLIT_BEATS bound to: 256 - type: integer 
	Parameter C_MAX_SPLIT_BEATS_LOG bound to: 8 - type: integer 
	Parameter C_S_AXI_BYTES_LOG bound to: 4 - type: integer 
	Parameter C_M_AXI_BYTES_LOG bound to: 2 - type: integer 
	Parameter C_RATIO_LOG bound to: 2 - type: integer 
	Parameter C_S_AXI_NATIVE_SIZE bound to: 3'b100 
	Parameter C_M_AXI_NATIVE_SIZE bound to: 3'b010 
	Parameter C_DOUBLE_LEN bound to: 48'b000000000000000000000000000000000000000011111111 
	Parameter C_FIX_BURST bound to: 2'b00 
	Parameter C_INCR_BURST bound to: 2'b01 
	Parameter C_WRAP_BURST bound to: 2'b10 
	Parameter C_FIFO_DEPTH_LOG bound to: 5 - type: integer 
	Parameter C_FAMILY bound to: zynquplus - type: string 
	Parameter C_AXI_ID_WIDTH bound to: 16 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 128 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_BYTES_LOG bound to: 4 - type: integer 
	Parameter C_M_AXI_BYTES_LOG bound to: 2 - type: integer 
	Parameter C_RATIO_LOG bound to: 2 - type: integer 
	Parameter C_RESP_OKAY bound to: 2'b00 
	Parameter C_RESP_EXOKAY bound to: 2'b01 
	Parameter C_RESP_SLVERROR bound to: 2'b10 
	Parameter C_RESP_DECERR bound to: 2'b11 
	Parameter C_DOUBLE_LEN bound to: 24'b000000000000000011111111 
	Parameter C_FAMILY bound to: zynquplus - type: string 
	Parameter C_M_AXI_PROTOCOL bound to: 2 - type: integer 
	Parameter C_S_AXI_PROTOCOL bound to: 0 - type: integer 
	Parameter C_IGNORE_ID bound to: 1 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 40 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_WRITE bound to: 1 - type: integer 
	Parameter C_AXI_SUPPORTS_READ bound to: 1 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_TRANSLATION_MODE bound to: 2 - type: integer 
	Parameter P_AXI4 bound to: 0 - type: integer 
	Parameter P_AXI3 bound to: 1 - type: integer 
	Parameter P_AXILITE bound to: 2 - type: integer 
	Parameter P_AXILITE_SIZE bound to: 3'b010 
	Parameter P_INCR bound to: 2'b01 
	Parameter P_DECERR bound to: 2'b11 
	Parameter P_SLVERR bound to: 2'b10 
	Parameter P_PROTECTION bound to: 1 - type: integer 
	Parameter P_CONVERSION bound to: 2 - type: integer 
	Parameter C_S_AXI_PROTOCOL bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 40 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_WRITE bound to: 1 - type: integer 
	Parameter C_AXI_SUPPORTS_READ bound to: 1 - type: integer 
	Parameter C_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 40 - type: integer 
	Parameter C_ID_WIDTH bound to: 1 - type: integer 
	Parameter LP_RESP_OKAY bound to: 2'b00 
	Parameter LP_RESP_EXOKAY bound to: 2'b01 
	Parameter LP_RESP_SLVERROR bound to: 2'b10 
	Parameter LP_RESP_DECERR bound to: 2'b11 
	Parameter P_WIDTH bound to: 9 - type: integer 
	Parameter P_DEPTH bound to: 4 - type: integer 
	Parameter P_AWIDTH bound to: 2 - type: integer 
	Parameter P_RWIDTH bound to: 2 - type: integer 
	Parameter P_RDEPTH bound to: 4 - type: integer 
	Parameter P_RAWIDTH bound to: 2 - type: integer 
	Parameter C_WIDTH bound to: 9 - type: integer 
	Parameter C_AWIDTH bound to: 2 - type: integer 
	Parameter C_DEPTH bound to: 4 - type: integer 
	Parameter C_EMPTY bound to: 2'b11 
	Parameter C_EMPTY_PRE bound to: 2'b00 
	Parameter C_FULL bound to: 2'b10 
	Parameter C_FULL_PRE bound to: 2'b01 
	Parameter C_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 40 - type: integer 
	Parameter C_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_DATA_WIDTH bound to: 32 - type: integer 
	Parameter P_WIDTH bound to: 2 - type: integer 
	Parameter P_DEPTH bound to: 32 - type: integer 
	Parameter P_AWIDTH bound to: 5 - type: integer 
	Parameter P_D_WIDTH bound to: 34 - type: integer 
	Parameter P_D_DEPTH bound to: 32 - type: integer 
	Parameter P_D_AWIDTH bound to: 5 - type: integer 
	Parameter C_WIDTH bound to: 2 - type: integer 
	Parameter C_AWIDTH bound to: 5 - type: integer 
	Parameter C_DEPTH bound to: 32 - type: integer 
	Parameter C_EMPTY bound to: 5'b11111 
	Parameter C_EMPTY_PRE bound to: 5'b00000 
	Parameter C_FULL bound to: 5'b11110 
	Parameter C_FULL_PRE bound to: 5'b11010 
	Parameter C_FAMILY bound to: virtex6 - type: string 
	Parameter C_AXI_PROTOCOL bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 40 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_REG_CONFIG_AW bound to: 1 - type: integer 
	Parameter C_REG_CONFIG_W bound to: 0 - type: integer 
	Parameter C_REG_CONFIG_B bound to: 1 - type: integer 
	Parameter C_REG_CONFIG_AR bound to: 1 - type: integer 
	Parameter C_REG_CONFIG_R bound to: 1 - type: integer 
	Parameter C_NUM_SLR_CROSSINGS bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_AW bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_W bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_B bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_AR bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_R bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_AW bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_W bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_B bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_AR bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_R bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_AW bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_W bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_B bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_AR bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_R bound to: 0 - type: integer 
	Parameter C_AXI_SUPPORTS_REGION_SIGNALS bound to: 1 - type: integer 
	Parameter P_FORWARD bound to: 0 - type: integer 
	Parameter P_RESPONSE bound to: 1 - type: integer 
	Parameter G_AXI_AWADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_AWADDR_WIDTH bound to: 40 - type: integer 
	Parameter G_AXI_AWPROT_INDEX bound to: 40 - type: integer 
	Parameter G_AXI_AWPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWSIZE_INDEX bound to: 43 - type: integer 
	Parameter G_AXI_AWSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWBURST_INDEX bound to: 46 - type: integer 
	Parameter G_AXI_AWBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_AWCACHE_INDEX bound to: 48 - type: integer 
	Parameter G_AXI_AWCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWLEN_INDEX bound to: 52 - type: integer 
	Parameter G_AXI_AWLEN_WIDTH bound to: 8 - type: integer 
	Parameter G_AXI_AWLOCK_INDEX bound to: 60 - type: integer 
	Parameter G_AXI_AWLOCK_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_AWID_INDEX bound to: 61 - type: integer 
	Parameter G_AXI_AWID_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_AWQOS_INDEX bound to: 62 - type: integer 
	Parameter G_AXI_AWQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWREGION_INDEX bound to: 66 - type: integer 
	Parameter G_AXI_AWREGION_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWUSER_INDEX bound to: 70 - type: integer 
	Parameter G_AXI_AWUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWPAYLOAD_WIDTH bound to: 70 - type: integer 
	Parameter G_AXI_ARADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_ARADDR_WIDTH bound to: 40 - type: integer 
	Parameter G_AXI_ARPROT_INDEX bound to: 40 - type: integer 
	Parameter G_AXI_ARPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARSIZE_INDEX bound to: 43 - type: integer 
	Parameter G_AXI_ARSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARBURST_INDEX bound to: 46 - type: integer 
	Parameter G_AXI_ARBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_ARCACHE_INDEX bound to: 48 - type: integer 
	Parameter G_AXI_ARCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARLEN_INDEX bound to: 52 - type: integer 
	Parameter G_AXI_ARLEN_WIDTH bound to: 8 - type: integer 
	Parameter G_AXI_ARLOCK_INDEX bound to: 60 - type: integer 
	Parameter G_AXI_ARLOCK_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_ARID_INDEX bound to: 61 - type: integer 
	Parameter G_AXI_ARID_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_ARQOS_INDEX bound to: 62 - type: integer 
	Parameter G_AXI_ARQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARREGION_INDEX bound to: 66 - type: integer 
	Parameter G_AXI_ARREGION_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARUSER_INDEX bound to: 70 - type: integer 
	Parameter G_AXI_ARUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARPAYLOAD_WIDTH bound to: 70 - type: integer 
	Parameter G_AXI_WDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_WDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_WLAST_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_WID_INDEX bound to: 37 - type: integer 
	Parameter G_AXI_WID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WUSER_INDEX bound to: 37 - type: integer 
	Parameter G_AXI_WUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WPAYLOAD_WIDTH bound to: 37 - type: integer 
	Parameter G_AXI_BRESP_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_BRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_BID_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BID_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_BUSER_INDEX bound to: 3 - type: integer 
	Parameter G_AXI_BUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BPAYLOAD_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_RDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_RDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RLAST_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_RID_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_RID_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_RUSER_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_RUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RPAYLOAD_WIDTH bound to: 36 - type: integer 
	Parameter C_FAMILY bound to: virtex6 - type: string 
	Parameter C_DATA_WIDTH bound to: 70 - type: integer 
	Parameter C_REG_CONFIG bound to: 1 - type: integer 
	Parameter C_FAMILY bound to: virtex6 - type: string 
	Parameter C_DATA_WIDTH bound to: 3 - type: integer 
	Parameter C_REG_CONFIG bound to: 1 - type: integer 
	Parameter C_FAMILY bound to: virtex6 - type: string 
	Parameter C_DATA_WIDTH bound to: 36 - type: integer 
	Parameter C_REG_CONFIG bound to: 1 - type: integer 
	Parameter C_AXI_PROTOCOL bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 40 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_SUPPORTS_REGION_SIGNALS bound to: 1 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AWPAYLOAD_WIDTH bound to: 70 - type: integer 
	Parameter C_WPAYLOAD_WIDTH bound to: 37 - type: integer 
	Parameter C_BPAYLOAD_WIDTH bound to: 3 - type: integer 
	Parameter C_ARPAYLOAD_WIDTH bound to: 70 - type: integer 
	Parameter C_RPAYLOAD_WIDTH bound to: 36 - type: integer 
	Parameter G_AXI_AWADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_AWADDR_WIDTH bound to: 40 - type: integer 
	Parameter G_AXI_AWPROT_INDEX bound to: 40 - type: integer 
	Parameter G_AXI_AWPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWSIZE_INDEX bound to: 43 - type: integer 
	Parameter G_AXI_AWSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWBURST_INDEX bound to: 46 - type: integer 
	Parameter G_AXI_AWBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_AWCACHE_INDEX bound to: 48 - type: integer 
	Parameter G_AXI_AWCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWLEN_INDEX bound to: 52 - type: integer 
	Parameter G_AXI_AWLEN_WIDTH bound to: 8 - type: integer 
	Parameter G_AXI_AWLOCK_INDEX bound to: 60 - type: integer 
	Parameter G_AXI_AWLOCK_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_AWID_INDEX bound to: 61 - type: integer 
	Parameter G_AXI_AWID_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_AWQOS_INDEX bound to: 62 - type: integer 
	Parameter G_AXI_AWQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWREGION_INDEX bound to: 66 - type: integer 
	Parameter G_AXI_AWREGION_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWUSER_INDEX bound to: 70 - type: integer 
	Parameter G_AXI_AWUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWPAYLOAD_WIDTH bound to: 70 - type: integer 
	Parameter G_AXI_ARADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_ARADDR_WIDTH bound to: 40 - type: integer 
	Parameter G_AXI_ARPROT_INDEX bound to: 40 - type: integer 
	Parameter G_AXI_ARPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARSIZE_INDEX bound to: 43 - type: integer 
	Parameter G_AXI_ARSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARBURST_INDEX bound to: 46 - type: integer 
	Parameter G_AXI_ARBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_ARCACHE_INDEX bound to: 48 - type: integer 
	Parameter G_AXI_ARCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARLEN_INDEX bound to: 52 - type: integer 
	Parameter G_AXI_ARLEN_WIDTH bound to: 8 - type: integer 
	Parameter G_AXI_ARLOCK_INDEX bound to: 60 - type: integer 
	Parameter G_AXI_ARLOCK_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_ARID_INDEX bound to: 61 - type: integer 
	Parameter G_AXI_ARID_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_ARQOS_INDEX bound to: 62 - type: integer 
	Parameter G_AXI_ARQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARREGION_INDEX bound to: 66 - type: integer 
	Parameter G_AXI_ARREGION_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARUSER_INDEX bound to: 70 - type: integer 
	Parameter G_AXI_ARUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARPAYLOAD_WIDTH bound to: 70 - type: integer 
	Parameter G_AXI_WDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_WDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_WLAST_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_WID_INDEX bound to: 37 - type: integer 
	Parameter G_AXI_WID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WUSER_INDEX bound to: 37 - type: integer 
	Parameter G_AXI_WUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WPAYLOAD_WIDTH bound to: 37 - type: integer 
	Parameter G_AXI_BRESP_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_BRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_BID_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BID_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_BUSER_INDEX bound to: 3 - type: integer 
	Parameter G_AXI_BUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BPAYLOAD_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_RDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_RDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RLAST_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_RID_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_RID_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_RUSER_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_RUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RPAYLOAD_WIDTH bound to: 36 - type: integer 
	Parameter C_AXI_PROTOCOL bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 40 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_SUPPORTS_REGION_SIGNALS bound to: 1 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AWPAYLOAD_WIDTH bound to: 70 - type: integer 
	Parameter C_WPAYLOAD_WIDTH bound to: 37 - type: integer 
	Parameter C_BPAYLOAD_WIDTH bound to: 3 - type: integer 
	Parameter C_ARPAYLOAD_WIDTH bound to: 70 - type: integer 
	Parameter C_RPAYLOAD_WIDTH bound to: 36 - type: integer 
	Parameter G_AXI_AWADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_AWADDR_WIDTH bound to: 40 - type: integer 
	Parameter G_AXI_AWPROT_INDEX bound to: 40 - type: integer 
	Parameter G_AXI_AWPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWSIZE_INDEX bound to: 43 - type: integer 
	Parameter G_AXI_AWSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWBURST_INDEX bound to: 46 - type: integer 
	Parameter G_AXI_AWBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_AWCACHE_INDEX bound to: 48 - type: integer 
	Parameter G_AXI_AWCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWLEN_INDEX bound to: 52 - type: integer 
	Parameter G_AXI_AWLEN_WIDTH bound to: 8 - type: integer 
	Parameter G_AXI_AWLOCK_INDEX bound to: 60 - type: integer 
	Parameter G_AXI_AWLOCK_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_AWID_INDEX bound to: 61 - type: integer 
	Parameter G_AXI_AWID_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_AWQOS_INDEX bound to: 62 - type: integer 
	Parameter G_AXI_AWQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWREGION_INDEX bound to: 66 - type: integer 
	Parameter G_AXI_AWREGION_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWUSER_INDEX bound to: 70 - type: integer 
	Parameter G_AXI_AWUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWPAYLOAD_WIDTH bound to: 70 - type: integer 
	Parameter G_AXI_ARADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_ARADDR_WIDTH bound to: 40 - type: integer 
	Parameter G_AXI_ARPROT_INDEX bound to: 40 - type: integer 
	Parameter G_AXI_ARPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARSIZE_INDEX bound to: 43 - type: integer 
	Parameter G_AXI_ARSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARBURST_INDEX bound to: 46 - type: integer 
	Parameter G_AXI_ARBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_ARCACHE_INDEX bound to: 48 - type: integer 
	Parameter G_AXI_ARCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARLEN_INDEX bound to: 52 - type: integer 
	Parameter G_AXI_ARLEN_WIDTH bound to: 8 - type: integer 
	Parameter G_AXI_ARLOCK_INDEX bound to: 60 - type: integer 
	Parameter G_AXI_ARLOCK_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_ARID_INDEX bound to: 61 - type: integer 
	Parameter G_AXI_ARID_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_ARQOS_INDEX bound to: 62 - type: integer 
	Parameter G_AXI_ARQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARREGION_INDEX bound to: 66 - type: integer 
	Parameter G_AXI_ARREGION_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARUSER_INDEX bound to: 70 - type: integer 
	Parameter G_AXI_ARUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARPAYLOAD_WIDTH bound to: 70 - type: integer 
	Parameter G_AXI_WDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_WDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_WLAST_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_WID_INDEX bound to: 37 - type: integer 
	Parameter G_AXI_WID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WUSER_INDEX bound to: 37 - type: integer 
	Parameter G_AXI_WUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WPAYLOAD_WIDTH bound to: 37 - type: integer 
	Parameter G_AXI_BRESP_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_BRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_BID_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BID_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_BUSER_INDEX bound to: 3 - type: integer 
	Parameter G_AXI_BUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BPAYLOAD_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_RDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_RDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RLAST_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_RID_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_RID_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_RUSER_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_RUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RPAYLOAD_WIDTH bound to: 36 - type: integer 
	Parameter C_FAMILY bound to: zynquplus - type: string 
	Parameter C_AXI_PROTOCOL bound to: 0 - type: integer 
	Parameter C_S_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_SUPPORTS_ID bound to: 0 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 49 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 512 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 128 - type: integer 
	Parameter C_AXI_SUPPORTS_WRITE bound to: 1 - type: integer 
	Parameter C_AXI_SUPPORTS_READ bound to: 1 - type: integer 
	Parameter C_FIFO_MODE bound to: 0 - type: integer 
	Parameter C_S_AXI_ACLK_RATIO bound to: 1 - type: integer 
	Parameter C_M_AXI_ACLK_RATIO bound to: 2 - type: integer 
	Parameter C_AXI_IS_ACLK_ASYNC bound to: 0 - type: integer 
	Parameter C_MAX_SPLIT_BEATS bound to: 256 - type: integer 
	Parameter C_PACKING_LEVEL bound to: 1 - type: integer 
	Parameter C_SYNCHRONIZER_STAGE bound to: 3 - type: integer 
	Parameter C_S_AXI_BYTES_LOG bound to: 6 - type: integer 
	Parameter C_M_AXI_BYTES_LOG bound to: 4 - type: integer 
	Parameter C_RATIO bound to: 4 - type: integer 
	Parameter C_RATIO_LOG bound to: 2 - type: integer 
	Parameter P_AXI4 bound to: 0 - type: integer 
	Parameter P_AXI3 bound to: 1 - type: integer 
	Parameter P_AXILITE bound to: 2 - type: integer 
	Parameter P_CONVERSION bound to: 2 - type: integer 
	Parameter P_MAX_SPLIT_BEATS bound to: 256 - type: integer 
	Parameter C_FAMILY bound to: zynquplus - type: string 
	Parameter C_AXI_PROTOCOL bound to: 0 - type: integer 
	Parameter C_S_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_SUPPORTS_ID bound to: 0 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 49 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 512 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 128 - type: integer 
	Parameter C_AXI_SUPPORTS_WRITE bound to: 1 - type: integer 
	Parameter C_AXI_SUPPORTS_READ bound to: 1 - type: integer 
	Parameter C_MAX_SPLIT_BEATS bound to: 256 - type: integer 
	Parameter C_S_AXI_BYTES_LOG bound to: 6 - type: integer 
	Parameter C_M_AXI_BYTES_LOG bound to: 4 - type: integer 
	Parameter C_RATIO bound to: 4 - type: integer 
	Parameter C_RATIO_LOG bound to: 2 - type: integer 
	Parameter P_AXI_ADDR_WIDTH bound to: 49 - type: integer 
	Parameter P_AXI4 bound to: 0 - type: integer 
	Parameter P_AXI3 bound to: 1 - type: integer 
	Parameter P_AXILITE bound to: 2 - type: integer 
	Parameter P_MAX_SPLIT_BEATS bound to: 256 - type: integer 
	Parameter P_MAX_SPLIT_BEATS_LOG bound to: 8 - type: integer 
	Parameter C_FAMILY bound to: zynquplus - type: string 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_RESP_OKAY bound to: 2'b00 
	Parameter C_RESP_EXOKAY bound to: 2'b01 
	Parameter C_RESP_SLVERROR bound to: 2'b10 
	Parameter C_RESP_DECERR bound to: 2'b11 
	Parameter C_FAMILY bound to: zynquplus - type: string 
	Parameter C_AXI_PROTOCOL bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_SUPPORTS_ID bound to: 0 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 49 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 512 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 128 - type: integer 
	Parameter C_AXI_CHANNEL bound to: 0 - type: integer 
	Parameter C_MAX_SPLIT_BEATS bound to: 256 - type: integer 
	Parameter C_MAX_SPLIT_BEATS_LOG bound to: 8 - type: integer 
	Parameter C_S_AXI_BYTES_LOG bound to: 6 - type: integer 
	Parameter C_M_AXI_BYTES_LOG bound to: 4 - type: integer 
	Parameter C_RATIO_LOG bound to: 2 - type: integer 
	Parameter C_S_AXI_NATIVE_SIZE bound to: 3'b110 
	Parameter C_M_AXI_NATIVE_SIZE bound to: 3'b100 
	Parameter C_DOUBLE_LEN bound to: 57'b000000000000000000000000000000000000000000000000011111111 
	Parameter C_FIX_BURST bound to: 2'b00 
	Parameter C_INCR_BURST bound to: 2'b01 
	Parameter C_WRAP_BURST bound to: 2'b10 
	Parameter C_FIFO_DEPTH_LOG bound to: 5 - type: integer 
	Parameter C_FAMILY bound to: zynquplus - type: string 
	Parameter C_FIFO_DEPTH_LOG bound to: 5 - type: integer 
	Parameter C_FIFO_WIDTH bound to: 35 - type: integer 
	Parameter C_FIFO_TYPE bound to: lut - type: string 
	Parameter C_FAMILY bound to: zynquplus - type: string 
	Parameter C_COMMON_CLOCK bound to: 1 - type: integer 
	Parameter C_SYNCHRONIZER_STAGE bound to: 3 - type: integer 
	Parameter C_FIFO_DEPTH_LOG bound to: 5 - type: integer 
	Parameter C_FIFO_WIDTH bound to: 35 - type: integer 
	Parameter C_FIFO_TYPE bound to: lut - type: string 
	Parameter C_MEMORY_TYPE bound to: 2 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE bound to: 0 - type: integer 
	Parameter C_FAMILY bound to: zynquplus - type: string 
	Parameter C_S_AXI_DATA_WIDTH bound to: 512 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 128 - type: integer 
	Parameter C_S_AXI_BYTES_LOG bound to: 6 - type: integer 
	Parameter C_M_AXI_BYTES_LOG bound to: 4 - type: integer 
	Parameter C_RATIO_LOG bound to: 2 - type: integer 
	Parameter C_DOUBLE_LEN bound to: 24'b000000000000000011111111 
	Parameter C_FAMILY bound to: zynquplus - type: string 
	Parameter C_AXI_PROTOCOL bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_SUPPORTS_ID bound to: 0 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 49 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 512 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 128 - type: integer 
	Parameter C_AXI_CHANNEL bound to: 1 - type: integer 
	Parameter C_MAX_SPLIT_BEATS bound to: 256 - type: integer 
	Parameter C_MAX_SPLIT_BEATS_LOG bound to: 8 - type: integer 
	Parameter C_S_AXI_BYTES_LOG bound to: 6 - type: integer 
	Parameter C_M_AXI_BYTES_LOG bound to: 4 - type: integer 
	Parameter C_RATIO_LOG bound to: 2 - type: integer 
	Parameter C_S_AXI_NATIVE_SIZE bound to: 3'b110 
	Parameter C_M_AXI_NATIVE_SIZE bound to: 3'b100 
	Parameter C_DOUBLE_LEN bound to: 57'b000000000000000000000000000000000000000000000000011111111 
	Parameter C_FIX_BURST bound to: 2'b00 
	Parameter C_INCR_BURST bound to: 2'b01 
	Parameter C_WRAP_BURST bound to: 2'b10 
	Parameter C_FIFO_DEPTH_LOG bound to: 5 - type: integer 
	Parameter C_FAMILY bound to: zynquplus - type: string 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 512 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 128 - type: integer 
	Parameter C_S_AXI_BYTES_LOG bound to: 6 - type: integer 
	Parameter C_M_AXI_BYTES_LOG bound to: 4 - type: integer 
	Parameter C_RATIO_LOG bound to: 2 - type: integer 
	Parameter C_RESP_OKAY bound to: 2'b00 
	Parameter C_RESP_EXOKAY bound to: 2'b01 
	Parameter C_RESP_SLVERROR bound to: 2'b10 
	Parameter C_RESP_DECERR bound to: 2'b11 
	Parameter C_DOUBLE_LEN bound to: 24'b000000000000000011111111 
	Parameter C_FAMILY bound to: zynquplus - type: string 
	Parameter C_AXI_PROTOCOL bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 64 - type: integer 
	Parameter C_M_AXI_ADDR_WIDTH bound to: 64 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 512 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_NUM_RANGES bound to: 3 - type: integer 
	Parameter C_BASE_ADDR bound to: 192'b000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000110100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_RANGE_SIZE bound to: 96'b000000000000000000000000001000000000000000000000000000000001010000000000000000000000000000011111 
	Parameter C_USES_DEST bound to: 0 - type: integer 
	Parameter C_DEST_WIDTH bound to: 1 - type: integer 
	Parameter C_DEST bound to: 3'b000 
	Parameter C_PREFIX_WIDTH bound to: 1 - type: integer 
	Parameter C_PREFIX bound to: 3'b000 
	Parameter C_S_AXI_SUPPORTS_WRITE bound to: 1 - type: integer 
	Parameter C_S_AXI_SUPPORTS_READ bound to: 1 - type: integer 
	Parameter C_M_AXI_SUPPORTS_WRITE bound to: 3'b111 
	Parameter C_M_AXI_SUPPORTS_READ bound to: 3'b111 
	Parameter P_AXI4 bound to: 0 - type: integer 
	Parameter P_AXI3 bound to: 1 - type: integer 
	Parameter P_AXILITE bound to: 2 - type: integer 
	Parameter P_DECERR bound to: 2'b11 
	Parameter P_NUM_RANGES_LOG bound to: 2 - type: integer 
	Parameter W_IDLE bound to: 2'b00 
	Parameter W_PENDING bound to: 2'b01 
	Parameter W_DECERR bound to: 2'b11 
	Parameter R_IDLE bound to: 2'b00 
	Parameter R_PENDING bound to: 2'b01 
	Parameter R_DECERR bound to: 2'b11 
	Parameter C_FAMILY bound to: zynquplus - type: string 
	Parameter C_NUM_RANGES bound to: 3 - type: integer 
	Parameter C_NUM_RANGES_LOG bound to: 2 - type: integer 
	Parameter C_ADDR_WIDTH bound to: 64 - type: integer 
	Parameter C_BASE_ADDR bound to: 192'b000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000110100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_RANGE_SIZE bound to: 96'b000000000000000000000000001000000000000000000000000000000001010000000000000000000000000000011111 
	Parameter C_RANGE_QUAL bound to: 4'b0111 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 512 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_PROTOCOL bound to: 0 - type: integer 
	Parameter C_AXI_SUPPORTS_WRITE bound to: 1 - type: integer 
	Parameter C_AXI_SUPPORTS_READ bound to: 1 - type: integer 
	Parameter C_RESP bound to: 3 - type: integer 
	Parameter P_WRITE_IDLE bound to: 2'b00 
	Parameter P_WRITE_DATA bound to: 2'b01 
	Parameter P_WRITE_RESP bound to: 2'b10 
	Parameter P_READ_IDLE bound to: 1'b0 
	Parameter P_READ_DATA bound to: 1'b1 
	Parameter P_AXI4 bound to: 0 - type: integer 
	Parameter P_AXI3 bound to: 1 - type: integer 
	Parameter P_AXILITE bound to: 2 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/fed1/hdl/axi_mmu_v2_1_vl_rfs.v:362]
	Parameter C_FAMILY bound to: zynquplus - type: string 
	Parameter C_AXI_PROTOCOL bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 65 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 512 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_REG_CONFIG_AW bound to: 7 - type: integer 
	Parameter C_REG_CONFIG_W bound to: 0 - type: integer 
	Parameter C_REG_CONFIG_B bound to: 0 - type: integer 
	Parameter C_REG_CONFIG_AR bound to: 7 - type: integer 
	Parameter C_REG_CONFIG_R bound to: 0 - type: integer 
	Parameter C_NUM_SLR_CROSSINGS bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_AW bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_W bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_B bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_AR bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_R bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_AW bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_W bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_B bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_AR bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_R bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_AW bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_W bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_B bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_AR bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_R bound to: 0 - type: integer 
	Parameter C_AXI_SUPPORTS_REGION_SIGNALS bound to: 1 - type: integer 
	Parameter P_FORWARD bound to: 0 - type: integer 
	Parameter P_RESPONSE bound to: 1 - type: integer 
	Parameter G_AXI_AWADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_AWADDR_WIDTH bound to: 65 - type: integer 
	Parameter G_AXI_AWPROT_INDEX bound to: 65 - type: integer 
	Parameter G_AXI_AWPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWSIZE_INDEX bound to: 68 - type: integer 
	Parameter G_AXI_AWSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWBURST_INDEX bound to: 71 - type: integer 
	Parameter G_AXI_AWBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_AWCACHE_INDEX bound to: 73 - type: integer 
	Parameter G_AXI_AWCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWLEN_INDEX bound to: 77 - type: integer 
	Parameter G_AXI_AWLEN_WIDTH bound to: 8 - type: integer 
	Parameter G_AXI_AWLOCK_INDEX bound to: 85 - type: integer 
	Parameter G_AXI_AWLOCK_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_AWID_INDEX bound to: 86 - type: integer 
	Parameter G_AXI_AWID_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_AWQOS_INDEX bound to: 87 - type: integer 
	Parameter G_AXI_AWQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWREGION_INDEX bound to: 91 - type: integer 
	Parameter G_AXI_AWREGION_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWUSER_INDEX bound to: 95 - type: integer 
	Parameter G_AXI_AWUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWPAYLOAD_WIDTH bound to: 95 - type: integer 
	Parameter G_AXI_ARADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_ARADDR_WIDTH bound to: 65 - type: integer 
	Parameter G_AXI_ARPROT_INDEX bound to: 65 - type: integer 
	Parameter G_AXI_ARPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARSIZE_INDEX bound to: 68 - type: integer 
	Parameter G_AXI_ARSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARBURST_INDEX bound to: 71 - type: integer 
	Parameter G_AXI_ARBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_ARCACHE_INDEX bound to: 73 - type: integer 
	Parameter G_AXI_ARCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARLEN_INDEX bound to: 77 - type: integer 
	Parameter G_AXI_ARLEN_WIDTH bound to: 8 - type: integer 
	Parameter G_AXI_ARLOCK_INDEX bound to: 85 - type: integer 
	Parameter G_AXI_ARLOCK_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_ARID_INDEX bound to: 86 - type: integer 
	Parameter G_AXI_ARID_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_ARQOS_INDEX bound to: 87 - type: integer 
	Parameter G_AXI_ARQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARREGION_INDEX bound to: 91 - type: integer 
	Parameter G_AXI_ARREGION_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARUSER_INDEX bound to: 95 - type: integer 
	Parameter G_AXI_ARUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARPAYLOAD_WIDTH bound to: 95 - type: integer 
	Parameter G_AXI_WDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_WDATA_WIDTH bound to: 512 - type: integer 
	Parameter G_AXI_WSTRB_INDEX bound to: 512 - type: integer 
	Parameter G_AXI_WSTRB_WIDTH bound to: 64 - type: integer 
	Parameter G_AXI_WLAST_INDEX bound to: 576 - type: integer 
	Parameter G_AXI_WLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_WID_INDEX bound to: 577 - type: integer 
	Parameter G_AXI_WID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WUSER_INDEX bound to: 577 - type: integer 
	Parameter G_AXI_WUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WPAYLOAD_WIDTH bound to: 577 - type: integer 
	Parameter G_AXI_BRESP_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_BRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_BID_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BID_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_BUSER_INDEX bound to: 3 - type: integer 
	Parameter G_AXI_BUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BPAYLOAD_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_RDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_RDATA_WIDTH bound to: 512 - type: integer 
	Parameter G_AXI_RRESP_INDEX bound to: 512 - type: integer 
	Parameter G_AXI_RRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RLAST_INDEX bound to: 514 - type: integer 
	Parameter G_AXI_RLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_RID_INDEX bound to: 515 - type: integer 
	Parameter G_AXI_RID_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_RUSER_INDEX bound to: 516 - type: integer 
	Parameter G_AXI_RUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RPAYLOAD_WIDTH bound to: 516 - type: integer 
	Parameter C_FAMILY bound to: zynquplus - type: string 
	Parameter C_DATA_WIDTH bound to: 95 - type: integer 
	Parameter C_REG_CONFIG bound to: 7 - type: integer 
	Parameter C_FAMILY bound to: zynquplus - type: string 
	Parameter C_DATA_WIDTH bound to: 577 - type: integer 
	Parameter C_REG_CONFIG bound to: 0 - type: integer 
	Parameter C_FAMILY bound to: zynquplus - type: string 
	Parameter C_DATA_WIDTH bound to: 3 - type: integer 
	Parameter C_REG_CONFIG bound to: 0 - type: integer 
	Parameter C_FAMILY bound to: zynquplus - type: string 
	Parameter C_DATA_WIDTH bound to: 516 - type: integer 
	Parameter C_REG_CONFIG bound to: 0 - type: integer 
	Parameter C_AXI_PROTOCOL bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 65 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 512 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_SUPPORTS_REGION_SIGNALS bound to: 1 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AWPAYLOAD_WIDTH bound to: 95 - type: integer 
	Parameter C_WPAYLOAD_WIDTH bound to: 577 - type: integer 
	Parameter C_BPAYLOAD_WIDTH bound to: 3 - type: integer 
	Parameter C_ARPAYLOAD_WIDTH bound to: 95 - type: integer 
	Parameter C_RPAYLOAD_WIDTH bound to: 516 - type: integer 
	Parameter G_AXI_AWADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_AWADDR_WIDTH bound to: 65 - type: integer 
	Parameter G_AXI_AWPROT_INDEX bound to: 65 - type: integer 
	Parameter G_AXI_AWPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWSIZE_INDEX bound to: 68 - type: integer 
	Parameter G_AXI_AWSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWBURST_INDEX bound to: 71 - type: integer 
	Parameter G_AXI_AWBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_AWCACHE_INDEX bound to: 73 - type: integer 
	Parameter G_AXI_AWCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWLEN_INDEX bound to: 77 - type: integer 
	Parameter G_AXI_AWLEN_WIDTH bound to: 8 - type: integer 
	Parameter G_AXI_AWLOCK_INDEX bound to: 85 - type: integer 
	Parameter G_AXI_AWLOCK_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_AWID_INDEX bound to: 86 - type: integer 
	Parameter G_AXI_AWID_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_AWQOS_INDEX bound to: 87 - type: integer 
	Parameter G_AXI_AWQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWREGION_INDEX bound to: 91 - type: integer 
	Parameter G_AXI_AWREGION_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWUSER_INDEX bound to: 95 - type: integer 
	Parameter G_AXI_AWUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWPAYLOAD_WIDTH bound to: 95 - type: integer 
	Parameter G_AXI_ARADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_ARADDR_WIDTH bound to: 65 - type: integer 
	Parameter G_AXI_ARPROT_INDEX bound to: 65 - type: integer 
	Parameter G_AXI_ARPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARSIZE_INDEX bound to: 68 - type: integer 
	Parameter G_AXI_ARSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARBURST_INDEX bound to: 71 - type: integer 
	Parameter G_AXI_ARBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_ARCACHE_INDEX bound to: 73 - type: integer 
	Parameter G_AXI_ARCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARLEN_INDEX bound to: 77 - type: integer 
	Parameter G_AXI_ARLEN_WIDTH bound to: 8 - type: integer 
	Parameter G_AXI_ARLOCK_INDEX bound to: 85 - type: integer 
	Parameter G_AXI_ARLOCK_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_ARID_INDEX bound to: 86 - type: integer 
	Parameter G_AXI_ARID_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_ARQOS_INDEX bound to: 87 - type: integer 
	Parameter G_AXI_ARQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARREGION_INDEX bound to: 91 - type: integer 
	Parameter G_AXI_ARREGION_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARUSER_INDEX bound to: 95 - type: integer 
	Parameter G_AXI_ARUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARPAYLOAD_WIDTH bound to: 95 - type: integer 
	Parameter G_AXI_WDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_WDATA_WIDTH bound to: 512 - type: integer 
	Parameter G_AXI_WSTRB_INDEX bound to: 512 - type: integer 
	Parameter G_AXI_WSTRB_WIDTH bound to: 64 - type: integer 
	Parameter G_AXI_WLAST_INDEX bound to: 576 - type: integer 
	Parameter G_AXI_WLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_WID_INDEX bound to: 577 - type: integer 
	Parameter G_AXI_WID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WUSER_INDEX bound to: 577 - type: integer 
	Parameter G_AXI_WUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WPAYLOAD_WIDTH bound to: 577 - type: integer 
	Parameter G_AXI_BRESP_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_BRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_BID_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BID_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_BUSER_INDEX bound to: 3 - type: integer 
	Parameter G_AXI_BUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BPAYLOAD_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_RDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_RDATA_WIDTH bound to: 512 - type: integer 
	Parameter G_AXI_RRESP_INDEX bound to: 512 - type: integer 
	Parameter G_AXI_RRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RLAST_INDEX bound to: 514 - type: integer 
	Parameter G_AXI_RLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_RID_INDEX bound to: 515 - type: integer 
	Parameter G_AXI_RID_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_RUSER_INDEX bound to: 516 - type: integer 
	Parameter G_AXI_RUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RPAYLOAD_WIDTH bound to: 516 - type: integer 
	Parameter C_AXI_PROTOCOL bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 65 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 512 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_SUPPORTS_REGION_SIGNALS bound to: 1 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AWPAYLOAD_WIDTH bound to: 95 - type: integer 
	Parameter C_WPAYLOAD_WIDTH bound to: 577 - type: integer 
	Parameter C_BPAYLOAD_WIDTH bound to: 3 - type: integer 
	Parameter C_ARPAYLOAD_WIDTH bound to: 95 - type: integer 
	Parameter C_RPAYLOAD_WIDTH bound to: 516 - type: integer 
	Parameter G_AXI_AWADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_AWADDR_WIDTH bound to: 65 - type: integer 
	Parameter G_AXI_AWPROT_INDEX bound to: 65 - type: integer 
	Parameter G_AXI_AWPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWSIZE_INDEX bound to: 68 - type: integer 
	Parameter G_AXI_AWSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWBURST_INDEX bound to: 71 - type: integer 
	Parameter G_AXI_AWBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_AWCACHE_INDEX bound to: 73 - type: integer 
	Parameter G_AXI_AWCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWLEN_INDEX bound to: 77 - type: integer 
	Parameter G_AXI_AWLEN_WIDTH bound to: 8 - type: integer 
	Parameter G_AXI_AWLOCK_INDEX bound to: 85 - type: integer 
	Parameter G_AXI_AWLOCK_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_AWID_INDEX bound to: 86 - type: integer 
	Parameter G_AXI_AWID_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_AWQOS_INDEX bound to: 87 - type: integer 
	Parameter G_AXI_AWQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWREGION_INDEX bound to: 91 - type: integer 
	Parameter G_AXI_AWREGION_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWUSER_INDEX bound to: 95 - type: integer 
	Parameter G_AXI_AWUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWPAYLOAD_WIDTH bound to: 95 - type: integer 
	Parameter G_AXI_ARADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_ARADDR_WIDTH bound to: 65 - type: integer 
	Parameter G_AXI_ARPROT_INDEX bound to: 65 - type: integer 
	Parameter G_AXI_ARPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARSIZE_INDEX bound to: 68 - type: integer 
	Parameter G_AXI_ARSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARBURST_INDEX bound to: 71 - type: integer 
	Parameter G_AXI_ARBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_ARCACHE_INDEX bound to: 73 - type: integer 
	Parameter G_AXI_ARCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARLEN_INDEX bound to: 77 - type: integer 
	Parameter G_AXI_ARLEN_WIDTH bound to: 8 - type: integer 
	Parameter G_AXI_ARLOCK_INDEX bound to: 85 - type: integer 
	Parameter G_AXI_ARLOCK_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_ARID_INDEX bound to: 86 - type: integer 
	Parameter G_AXI_ARID_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_ARQOS_INDEX bound to: 87 - type: integer 
	Parameter G_AXI_ARQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARREGION_INDEX bound to: 91 - type: integer 
	Parameter G_AXI_ARREGION_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARUSER_INDEX bound to: 95 - type: integer 
	Parameter G_AXI_ARUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARPAYLOAD_WIDTH bound to: 95 - type: integer 
	Parameter G_AXI_WDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_WDATA_WIDTH bound to: 512 - type: integer 
	Parameter G_AXI_WSTRB_INDEX bound to: 512 - type: integer 
	Parameter G_AXI_WSTRB_WIDTH bound to: 64 - type: integer 
	Parameter G_AXI_WLAST_INDEX bound to: 576 - type: integer 
	Parameter G_AXI_WLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_WID_INDEX bound to: 577 - type: integer 
	Parameter G_AXI_WID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WUSER_INDEX bound to: 577 - type: integer 
	Parameter G_AXI_WUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WPAYLOAD_WIDTH bound to: 577 - type: integer 
	Parameter G_AXI_BRESP_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_BRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_BID_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BID_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_BUSER_INDEX bound to: 3 - type: integer 
	Parameter G_AXI_BUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BPAYLOAD_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_RDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_RDATA_WIDTH bound to: 512 - type: integer 
	Parameter G_AXI_RRESP_INDEX bound to: 512 - type: integer 
	Parameter G_AXI_RRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RLAST_INDEX bound to: 514 - type: integer 
	Parameter G_AXI_RLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_RID_INDEX bound to: 515 - type: integer 
	Parameter G_AXI_RID_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_RUSER_INDEX bound to: 516 - type: integer 
	Parameter G_AXI_RUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RPAYLOAD_WIDTH bound to: 516 - type: integer 
	Parameter C_FAMILY bound to: zynquplus - type: string 
	Parameter C_NUM_SLAVE_SLOTS bound to: 1 - type: integer 
	Parameter C_NUM_MASTER_SLOTS bound to: 3 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 64 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 512 - type: integer 
	Parameter C_AXI_PROTOCOL bound to: 0 - type: integer 
	Parameter C_NUM_ADDR_RANGES bound to: 1 - type: integer 
	Parameter C_M_AXI_BASE_ADDR bound to: 192'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000110100000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000 
	Parameter C_M_AXI_ADDR_WIDTH bound to: 96'b000000000000000000000000000111110000000000000000000000000001010000000000000000000000000000100000 
	Parameter C_S_AXI_BASE_ID bound to: 0 - type: integer 
	Parameter C_S_AXI_THREAD_ID_WIDTH bound to: 0 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_WRITE_CONNECTIVITY bound to: 96'b000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001 
	Parameter C_M_AXI_READ_CONNECTIVITY bound to: 96'b000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001 
	Parameter C_R_REGISTER bound to: 0 - type: integer 
	Parameter C_S_AXI_SINGLE_THREAD bound to: 0 - type: integer 
	Parameter C_S_AXI_WRITE_ACCEPTANCE bound to: 2 - type: integer 
	Parameter C_S_AXI_READ_ACCEPTANCE bound to: 2 - type: integer 
	Parameter C_M_AXI_WRITE_ISSUING bound to: 96'b000000000000000000000000000100000000000000000000000000000000001000000000000000000000000000000010 
	Parameter C_M_AXI_READ_ISSUING bound to: 96'b000000000000000000000000000100000000000000000000000000000000001000000000000000000000000000000010 
	Parameter C_S_AXI_ARB_PRIORITY bound to: 0 - type: integer 
	Parameter C_M_AXI_SECURE bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_CONNECTIVITY_MODE bound to: 1 - type: integer 
	Parameter P_ONES bound to: 65'b11111111111111111111111111111111111111111111111111111111111111111 
	Parameter P_S_AXI_BASE_ID bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter P_S_AXI_HIGH_ID bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter P_AXI4 bound to: 0 - type: integer 
	Parameter P_AXI3 bound to: 1 - type: integer 
	Parameter P_AXILITE bound to: 2 - type: integer 
	Parameter P_AXILITE_SIZE bound to: 3'b010 
	Parameter P_INCR bound to: 2'b01 
	Parameter P_M_AXI_SUPPORTS_WRITE bound to: 3'b111 
	Parameter P_M_AXI_SUPPORTS_READ bound to: 3'b111 
	Parameter P_S_AXI_SUPPORTS_WRITE bound to: 1'b1 
	Parameter P_S_AXI_SUPPORTS_READ bound to: 1'b1 
	Parameter C_DEBUG bound to: 1 - type: integer 
	Parameter P_RANGE_CHECK bound to: 1 - type: integer 
	Parameter P_ADDR_DECODE bound to: 1 - type: integer 
	Parameter P_M_AXI_ERR_MODE bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter P_LEN bound to: 8 - type: integer 
	Parameter P_LOCK bound to: 1 - type: integer 
	Parameter P_FAMILY bound to: rtl - type: string 
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_NUM_SLAVE_SLOTS bound to: 1 - type: integer 
	Parameter C_NUM_MASTER_SLOTS bound to: 3 - type: integer 
	Parameter C_NUM_ADDR_RANGES bound to: 1 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 64 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 512 - type: integer 
	Parameter C_AXI_PROTOCOL bound to: 0 - type: integer 
	Parameter C_M_AXI_BASE_ADDR bound to: 192'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000110100000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000 
	Parameter C_M_AXI_HIGH_ADDR bound to: 192'b000000000000000000000000000000000111111111111111111111111111111100000000000000000000000000000000110100000000111111111111111111110000000000000000000000000000010011111111111111111111111111111111 
	Parameter C_S_AXI_BASE_ID bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_S_AXI_HIGH_ID bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_S_AXI_THREAD_ID_WIDTH bound to: 0 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_S_AXI_SUPPORTS_WRITE bound to: 1'b1 
	Parameter C_S_AXI_SUPPORTS_READ bound to: 1'b1 
	Parameter C_M_AXI_SUPPORTS_WRITE bound to: 3'b111 
	Parameter C_M_AXI_SUPPORTS_READ bound to: 3'b111 
	Parameter C_M_AXI_WRITE_CONNECTIVITY bound to: 96'b000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001 
	Parameter C_M_AXI_READ_CONNECTIVITY bound to: 96'b000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001 
	Parameter C_S_AXI_SINGLE_THREAD bound to: 0 - type: integer 
	Parameter C_S_AXI_WRITE_ACCEPTANCE bound to: 2 - type: integer 
	Parameter C_S_AXI_READ_ACCEPTANCE bound to: 2 - type: integer 
	Parameter C_M_AXI_WRITE_ISSUING bound to: 96'b000000000000000000000000000100000000000000000000000000000000001000000000000000000000000000000010 
	Parameter C_M_AXI_READ_ISSUING bound to: 96'b000000000000000000000000000100000000000000000000000000000000001000000000000000000000000000000010 
	Parameter C_S_AXI_ARB_PRIORITY bound to: 0 - type: integer 
	Parameter C_M_AXI_SECURE bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_M_AXI_ERR_MODE bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_RANGE_CHECK bound to: 1 - type: integer 
	Parameter C_ADDR_DECODE bound to: 1 - type: integer 
	Parameter C_W_ISSUE_WIDTH bound to: 128'b00000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000100000000000000000000000000000001 
	Parameter C_R_ISSUE_WIDTH bound to: 128'b00000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000100000000000000000000000000000001 
	Parameter C_W_ACCEPT_WIDTH bound to: 32'b00000000000000000000000000000001 
	Parameter C_R_ACCEPT_WIDTH bound to: 32'b00000000000000000000000000000001 
	Parameter C_DEBUG bound to: 1 - type: integer 
	Parameter P_AXI4 bound to: 0 - type: integer 
	Parameter P_AXI3 bound to: 1 - type: integer 
	Parameter P_AXILITE bound to: 2 - type: integer 
	Parameter P_WRITE bound to: 0 - type: integer 
	Parameter P_READ bound to: 1 - type: integer 
	Parameter P_NUM_MASTER_SLOTS_LOG bound to: 2 - type: integer 
	Parameter P_NUM_SLAVE_SLOTS_LOG bound to: 1 - type: integer 
	Parameter P_AXI_WID_WIDTH bound to: 1 - type: integer 
	Parameter P_ST_AWMESG_WIDTH bound to: 11 - type: integer 
	Parameter P_AA_AWMESG_WIDTH bound to: 96 - type: integer 
	Parameter P_ST_ARMESG_WIDTH bound to: 11 - type: integer 
	Parameter P_AA_ARMESG_WIDTH bound to: 96 - type: integer 
	Parameter P_ST_BMESG_WIDTH bound to: 3 - type: integer 
	Parameter P_ST_RMESG_WIDTH bound to: 515 - type: integer 
	Parameter P_WR_WMESG_WIDTH bound to: 578 - type: integer 
	Parameter P_BYPASS bound to: 0 - type: integer 
	Parameter P_FWD_REV bound to: 1 - type: integer 
	Parameter P_SIMPLE bound to: 7 - type: integer 
	Parameter P_M_AXI_SUPPORTS_READ bound to: 4'b1111 
	Parameter P_M_AXI_SUPPORTS_WRITE bound to: 4'b1111 
	Parameter P_M_AXI_WRITE_CONNECTIVITY bound to: 128'b11111111111111111111111111111111000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001 
	Parameter P_M_AXI_READ_CONNECTIVITY bound to: 128'b11111111111111111111111111111111000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001 
	Parameter P_S_AXI_WRITE_CONNECTIVITY bound to: 32'b11111111111111111111111111111111 
	Parameter P_S_AXI_READ_CONNECTIVITY bound to: 32'b11111111111111111111111111111111 
	Parameter P_M_AXI_READ_ISSUING bound to: 128'b00000000000000000000000000000001000000000000000000000000000100000000000000000000000000000000001000000000000000000000000000000010 
	Parameter P_M_AXI_WRITE_ISSUING bound to: 128'b00000000000000000000000000000001000000000000000000000000000100000000000000000000000000000000001000000000000000000000000000000010 
	Parameter P_DECERR bound to: 2'b11 
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_SI bound to: 0 - type: integer 
	Parameter C_DIR bound to: 1 - type: integer 
	Parameter C_NUM_ADDR_RANGES bound to: 1 - type: integer 
	Parameter C_NUM_M bound to: 3 - type: integer 
	Parameter C_NUM_M_LOG bound to: 2 - type: integer 
	Parameter C_ACCEPTANCE bound to: 2 - type: integer 
	Parameter C_ACCEPTANCE_LOG bound to: 1 - type: integer 
	Parameter C_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_THREAD_ID_WIDTH bound to: 0 - type: integer 
	Parameter C_ADDR_WIDTH bound to: 64 - type: integer 
	Parameter C_AMESG_WIDTH bound to: 11 - type: integer 
	Parameter C_RMESG_WIDTH bound to: 515 - type: integer 
	Parameter C_BASE_ID bound to: 1'b0 
	Parameter C_HIGH_ID bound to: 1'b0 
	Parameter C_BASE_ADDR bound to: 192'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000110100000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000 
	Parameter C_HIGH_ADDR bound to: 192'b000000000000000000000000000000000111111111111111111111111111111100000000000000000000000000000000110100000000111111111111111111110000000000000000000000000000010011111111111111111111111111111111 
	Parameter C_SINGLE_THREAD bound to: 0 - type: integer 
	Parameter C_TARGET_QUAL bound to: 3'b111 
	Parameter C_M_AXI_SECURE bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_RANGE_CHECK bound to: 1 - type: integer 
	Parameter C_ADDR_DECODE bound to: 1 - type: integer 
	Parameter C_ERR_MODE bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_DEBUG bound to: 1 - type: integer 
	Parameter P_WRITE bound to: 0 - type: integer 
	Parameter P_READ bound to: 1 - type: integer 
	Parameter P_RMUX_MESG_WIDTH bound to: 517 - type: integer 
	Parameter P_AXILITE_ERRMODE bound to: 1 - type: integer 
	Parameter P_NONSECURE_BIT bound to: 1 - type: integer 
	Parameter P_NUM_M_LOG_M1 bound to: 2 - type: integer 
	Parameter P_M_AXILITE bound to: 3'b000 
	Parameter P_FIXED bound to: 2'b00 
	Parameter P_NUM_M_DE_LOG bound to: 2 - type: integer 
	Parameter P_THREAD_ID_WIDTH_M1 bound to: 1 - type: integer 
	Parameter P_NUM_ID_VAL bound to: 1 - type: integer 
	Parameter P_NUM_THREADS bound to: 1 - type: integer 
	Parameter P_M_SECURE_MASK bound to: 3'b000 
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_NUM_TARGETS bound to: 3 - type: integer 
	Parameter C_NUM_TARGETS_LOG bound to: 2 - type: integer 
	Parameter C_NUM_RANGES bound to: 1 - type: integer 
	Parameter C_ADDR_WIDTH bound to: 64 - type: integer 
	Parameter C_TARGET_ENC bound to: 1 - type: integer 
	Parameter C_TARGET_HOT bound to: 1 - type: integer 
	Parameter C_REGION_ENC bound to: 1 - type: integer 
	Parameter C_BASE_ADDR bound to: 192'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000110100000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000 
	Parameter C_HIGH_ADDR bound to: 192'b000000000000000000000000000000000111111111111111111111111111111100000000000000000000000000000000110100000000111111111111111111110000000000000000000000000000010011111111111111111111111111111111 
	Parameter C_TARGET_QUAL bound to: 4'b0111 
	Parameter C_RESOLUTION bound to: 2 - type: integer 
	Parameter C_COMPARATOR_THRESHOLD bound to: 6 - type: integer 
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_VALUE bound to: 62'b00000000000000000000000000000100000000000000000000000000000000 
	Parameter C_DATA_WIDTH bound to: 62 - type: integer 
	Parameter C_BITS_PER_LUT bound to: 6 - type: integer 
	Parameter C_NUM_LUT bound to: 11 - type: integer 
	Parameter C_FIX_DATA_WIDTH bound to: 66 - type: integer 
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_VALUE bound to: 62'b00000000000000000000000000000000110100000000000000000000000000 
	Parameter C_DATA_WIDTH bound to: 62 - type: integer 
	Parameter C_BITS_PER_LUT bound to: 6 - type: integer 
	Parameter C_NUM_LUT bound to: 11 - type: integer 
	Parameter C_FIX_DATA_WIDTH bound to: 66 - type: integer 
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_VALUE bound to: 62'b00000000000000000000000000000000000000000000000000000000000000 
	Parameter C_DATA_WIDTH bound to: 62 - type: integer 
	Parameter C_BITS_PER_LUT bound to: 6 - type: integer 
	Parameter C_NUM_LUT bound to: 11 - type: integer 
	Parameter C_FIX_DATA_WIDTH bound to: 66 - type: integer 
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_FIFO_WIDTH bound to: 8 - type: integer 
	Parameter C_MAX_CTRL_FANOUT bound to: 33 - type: integer 
	Parameter C_FIFO_DEPTH_LOG bound to: 2 - type: integer 
	Parameter C_USE_FULL bound to: 0 - type: integer 
	Parameter P_FIFO_DEPTH_LOG bound to: 2 - type: integer 
	Parameter P_EMPTY bound to: 2'b11 
	Parameter P_ALMOSTEMPTY bound to: 2'b00 
	Parameter P_ALMOSTFULL_TEMP bound to: 3'b110 
	Parameter P_ALMOSTFULL bound to: 2'b10 
	Parameter P_NUM_REPS bound to: 1 - type: integer 
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_A_WIDTH bound to: 2 - type: integer 
	Parameter P_SRLASIZE bound to: 5 - type: integer 
	Parameter P_SRLDEPTH bound to: 32 - type: integer 
	Parameter P_NUMSRLS bound to: 1 - type: integer 
	Parameter P_SHIFT_DEPTH bound to: 4 - type: integer 
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_RATIO bound to: 4 - type: integer 
	Parameter C_SEL_WIDTH bound to: 2 - type: integer 
	Parameter C_DATA_WIDTH bound to: 517 - type: integer 
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_SI bound to: 0 - type: integer 
	Parameter C_DIR bound to: 0 - type: integer 
	Parameter C_NUM_ADDR_RANGES bound to: 1 - type: integer 
	Parameter C_NUM_M bound to: 3 - type: integer 
	Parameter C_NUM_M_LOG bound to: 2 - type: integer 
	Parameter C_ACCEPTANCE bound to: 2 - type: integer 
	Parameter C_ACCEPTANCE_LOG bound to: 1 - type: integer 
	Parameter C_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_THREAD_ID_WIDTH bound to: 0 - type: integer 
	Parameter C_ADDR_WIDTH bound to: 64 - type: integer 
	Parameter C_AMESG_WIDTH bound to: 11 - type: integer 
	Parameter C_RMESG_WIDTH bound to: 3 - type: integer 
	Parameter C_BASE_ID bound to: 1'b0 
	Parameter C_HIGH_ID bound to: 1'b0 
	Parameter C_BASE_ADDR bound to: 192'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000110100000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000 
	Parameter C_HIGH_ADDR bound to: 192'b000000000000000000000000000000000111111111111111111111111111111100000000000000000000000000000000110100000000111111111111111111110000000000000000000000000000010011111111111111111111111111111111 
	Parameter C_SINGLE_THREAD bound to: 0 - type: integer 
	Parameter C_TARGET_QUAL bound to: 3'b111 
	Parameter C_M_AXI_SECURE bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_RANGE_CHECK bound to: 1 - type: integer 
	Parameter C_ADDR_DECODE bound to: 1 - type: integer 
	Parameter C_ERR_MODE bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_DEBUG bound to: 1 - type: integer 
	Parameter P_WRITE bound to: 0 - type: integer 
	Parameter P_READ bound to: 1 - type: integer 
	Parameter P_RMUX_MESG_WIDTH bound to: 5 - type: integer 
	Parameter P_AXILITE_ERRMODE bound to: 1 - type: integer 
	Parameter P_NONSECURE_BIT bound to: 1 - type: integer 
	Parameter P_NUM_M_LOG_M1 bound to: 2 - type: integer 
	Parameter P_M_AXILITE bound to: 3'b000 
	Parameter P_FIXED bound to: 2'b00 
	Parameter P_NUM_M_DE_LOG bound to: 2 - type: integer 
	Parameter P_THREAD_ID_WIDTH_M1 bound to: 1 - type: integer 
	Parameter P_NUM_ID_VAL bound to: 1 - type: integer 
	Parameter P_NUM_THREADS bound to: 1 - type: integer 
	Parameter P_M_SECURE_MASK bound to: 3'b000 
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_RATIO bound to: 4 - type: integer 
	Parameter C_SEL_WIDTH bound to: 2 - type: integer 
	Parameter C_DATA_WIDTH bound to: 5 - type: integer 
	Parameter C_NUM_M bound to: 2 - type: integer 
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_WMESG_WIDTH bound to: 578 - type: integer 
	Parameter C_NUM_MASTER_SLOTS bound to: 4 - type: integer 
	Parameter C_SELECT_WIDTH bound to: 3 - type: integer 
	Parameter C_FIFO_DEPTH_LOG bound to: 1 - type: integer 
	Parameter P_FIFO_DEPTH_LOG bound to: 1 - type: integer 
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_FIFO_WIDTH bound to: 3 - type: integer 
	Parameter C_MAX_CTRL_FANOUT bound to: 33 - type: integer 
	Parameter C_FIFO_DEPTH_LOG bound to: 1 - type: integer 
	Parameter C_USE_FULL bound to: 1 - type: integer 
	Parameter P_FIFO_DEPTH_LOG bound to: 2 - type: integer 
	Parameter P_EMPTY bound to: 2'b11 
	Parameter P_ALMOSTEMPTY bound to: 2'b00 
	Parameter P_ALMOSTFULL_TEMP bound to: 3'b110 
	Parameter P_ALMOSTFULL bound to: 2'b10 
	Parameter P_NUM_REPS bound to: 1 - type: integer 
	Parameter ZERO bound to: 2'b10 
	Parameter ONE bound to: 2'b11 
	Parameter TWO bound to: 2'b01 
INFO: [Synth 8-155] case statement is not full and has no default [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/d114/hdl/axi_data_fifo_v2_1_vl_rfs.v:986]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_FIFO_WIDTH bound to: 8 - type: integer 
	Parameter C_MAX_CTRL_FANOUT bound to: 33 - type: integer 
	Parameter C_FIFO_DEPTH_LOG bound to: 1 - type: integer 
	Parameter C_USE_FULL bound to: 0 - type: integer 
	Parameter P_FIFO_DEPTH_LOG bound to: 2 - type: integer 
	Parameter P_EMPTY bound to: 2'b11 
	Parameter P_ALMOSTEMPTY bound to: 2'b00 
	Parameter P_ALMOSTFULL_TEMP bound to: 3'b110 
	Parameter P_ALMOSTFULL bound to: 2'b10 
	Parameter P_NUM_REPS bound to: 1 - type: integer 
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_WMESG_WIDTH bound to: 578 - type: integer 
	Parameter C_NUM_SLAVE_SLOTS bound to: 1 - type: integer 
	Parameter C_SELECT_WIDTH bound to: 1 - type: integer 
	Parameter C_FIFO_DEPTH_LOG bound to: 1 - type: integer 
	Parameter P_FIFO_DEPTH_LOG bound to: 1 - type: integer 
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_AXI_PROTOCOL bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 512 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_REG_CONFIG_AW bound to: 0 - type: integer 
	Parameter C_REG_CONFIG_W bound to: 0 - type: integer 
	Parameter C_REG_CONFIG_B bound to: 7 - type: integer 
	Parameter C_REG_CONFIG_AR bound to: 0 - type: integer 
	Parameter C_REG_CONFIG_R bound to: 1 - type: integer 
	Parameter C_NUM_SLR_CROSSINGS bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_AW bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_W bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_B bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_AR bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_R bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_AW bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_W bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_B bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_AR bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_R bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_AW bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_W bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_B bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_AR bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_R bound to: 0 - type: integer 
	Parameter C_AXI_SUPPORTS_REGION_SIGNALS bound to: 1 - type: integer 
	Parameter P_FORWARD bound to: 0 - type: integer 
	Parameter P_RESPONSE bound to: 1 - type: integer 
	Parameter G_AXI_AWADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_AWADDR_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_AWPROT_INDEX bound to: 1 - type: integer 
	Parameter G_AXI_AWPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWSIZE_INDEX bound to: 4 - type: integer 
	Parameter G_AXI_AWSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWBURST_INDEX bound to: 7 - type: integer 
	Parameter G_AXI_AWBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_AWCACHE_INDEX bound to: 9 - type: integer 
	Parameter G_AXI_AWCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWLEN_INDEX bound to: 13 - type: integer 
	Parameter G_AXI_AWLEN_WIDTH bound to: 8 - type: integer 
	Parameter G_AXI_AWLOCK_INDEX bound to: 21 - type: integer 
	Parameter G_AXI_AWLOCK_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_AWID_INDEX bound to: 22 - type: integer 
	Parameter G_AXI_AWID_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_AWQOS_INDEX bound to: 23 - type: integer 
	Parameter G_AXI_AWQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWREGION_INDEX bound to: 27 - type: integer 
	Parameter G_AXI_AWREGION_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWUSER_INDEX bound to: 31 - type: integer 
	Parameter G_AXI_AWUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWPAYLOAD_WIDTH bound to: 31 - type: integer 
	Parameter G_AXI_ARADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_ARADDR_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_ARPROT_INDEX bound to: 1 - type: integer 
	Parameter G_AXI_ARPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARSIZE_INDEX bound to: 4 - type: integer 
	Parameter G_AXI_ARSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARBURST_INDEX bound to: 7 - type: integer 
	Parameter G_AXI_ARBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_ARCACHE_INDEX bound to: 9 - type: integer 
	Parameter G_AXI_ARCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARLEN_INDEX bound to: 13 - type: integer 
	Parameter G_AXI_ARLEN_WIDTH bound to: 8 - type: integer 
	Parameter G_AXI_ARLOCK_INDEX bound to: 21 - type: integer 
	Parameter G_AXI_ARLOCK_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_ARID_INDEX bound to: 22 - type: integer 
	Parameter G_AXI_ARID_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_ARQOS_INDEX bound to: 23 - type: integer 
	Parameter G_AXI_ARQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARREGION_INDEX bound to: 27 - type: integer 
	Parameter G_AXI_ARREGION_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARUSER_INDEX bound to: 31 - type: integer 
	Parameter G_AXI_ARUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARPAYLOAD_WIDTH bound to: 31 - type: integer 
	Parameter G_AXI_WDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_WDATA_WIDTH bound to: 512 - type: integer 
	Parameter G_AXI_WSTRB_INDEX bound to: 512 - type: integer 
	Parameter G_AXI_WSTRB_WIDTH bound to: 64 - type: integer 
	Parameter G_AXI_WLAST_INDEX bound to: 576 - type: integer 
	Parameter G_AXI_WLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_WID_INDEX bound to: 577 - type: integer 
	Parameter G_AXI_WID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WUSER_INDEX bound to: 577 - type: integer 
	Parameter G_AXI_WUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WPAYLOAD_WIDTH bound to: 577 - type: integer 
	Parameter G_AXI_BRESP_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_BRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_BID_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BID_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_BUSER_INDEX bound to: 3 - type: integer 
	Parameter G_AXI_BUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BPAYLOAD_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_RDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_RDATA_WIDTH bound to: 512 - type: integer 
	Parameter G_AXI_RRESP_INDEX bound to: 512 - type: integer 
	Parameter G_AXI_RRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RLAST_INDEX bound to: 514 - type: integer 
	Parameter G_AXI_RLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_RID_INDEX bound to: 515 - type: integer 
	Parameter G_AXI_RID_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_RUSER_INDEX bound to: 516 - type: integer 
	Parameter G_AXI_RUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RPAYLOAD_WIDTH bound to: 516 - type: integer 
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_DATA_WIDTH bound to: 31 - type: integer 
	Parameter C_REG_CONFIG bound to: 0 - type: integer 
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_DATA_WIDTH bound to: 577 - type: integer 
	Parameter C_REG_CONFIG bound to: 0 - type: integer 
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_DATA_WIDTH bound to: 3 - type: integer 
	Parameter C_REG_CONFIG bound to: 7 - type: integer 
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_DATA_WIDTH bound to: 516 - type: integer 
	Parameter C_REG_CONFIG bound to: 1 - type: integer 
	Parameter C_AXI_PROTOCOL bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 512 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_SUPPORTS_REGION_SIGNALS bound to: 1 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AWPAYLOAD_WIDTH bound to: 31 - type: integer 
	Parameter C_WPAYLOAD_WIDTH bound to: 577 - type: integer 
	Parameter C_BPAYLOAD_WIDTH bound to: 3 - type: integer 
	Parameter C_ARPAYLOAD_WIDTH bound to: 31 - type: integer 
	Parameter C_RPAYLOAD_WIDTH bound to: 516 - type: integer 
	Parameter G_AXI_AWADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_AWADDR_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_AWPROT_INDEX bound to: 1 - type: integer 
	Parameter G_AXI_AWPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWSIZE_INDEX bound to: 4 - type: integer 
	Parameter G_AXI_AWSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWBURST_INDEX bound to: 7 - type: integer 
	Parameter G_AXI_AWBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_AWCACHE_INDEX bound to: 9 - type: integer 
	Parameter G_AXI_AWCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWLEN_INDEX bound to: 13 - type: integer 
	Parameter G_AXI_AWLEN_WIDTH bound to: 8 - type: integer 
	Parameter G_AXI_AWLOCK_INDEX bound to: 21 - type: integer 
	Parameter G_AXI_AWLOCK_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_AWID_INDEX bound to: 22 - type: integer 
	Parameter G_AXI_AWID_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_AWQOS_INDEX bound to: 23 - type: integer 
	Parameter G_AXI_AWQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWREGION_INDEX bound to: 27 - type: integer 
	Parameter G_AXI_AWREGION_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWUSER_INDEX bound to: 31 - type: integer 
	Parameter G_AXI_AWUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWPAYLOAD_WIDTH bound to: 31 - type: integer 
	Parameter G_AXI_ARADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_ARADDR_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_ARPROT_INDEX bound to: 1 - type: integer 
	Parameter G_AXI_ARPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARSIZE_INDEX bound to: 4 - type: integer 
	Parameter G_AXI_ARSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARBURST_INDEX bound to: 7 - type: integer 
	Parameter G_AXI_ARBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_ARCACHE_INDEX bound to: 9 - type: integer 
	Parameter G_AXI_ARCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARLEN_INDEX bound to: 13 - type: integer 
	Parameter G_AXI_ARLEN_WIDTH bound to: 8 - type: integer 
	Parameter G_AXI_ARLOCK_INDEX bound to: 21 - type: integer 
	Parameter G_AXI_ARLOCK_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_ARID_INDEX bound to: 22 - type: integer 
	Parameter G_AXI_ARID_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_ARQOS_INDEX bound to: 23 - type: integer 
	Parameter G_AXI_ARQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARREGION_INDEX bound to: 27 - type: integer 
	Parameter G_AXI_ARREGION_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARUSER_INDEX bound to: 31 - type: integer 
	Parameter G_AXI_ARUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARPAYLOAD_WIDTH bound to: 31 - type: integer 
	Parameter G_AXI_WDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_WDATA_WIDTH bound to: 512 - type: integer 
	Parameter G_AXI_WSTRB_INDEX bound to: 512 - type: integer 
	Parameter G_AXI_WSTRB_WIDTH bound to: 64 - type: integer 
	Parameter G_AXI_WLAST_INDEX bound to: 576 - type: integer 
	Parameter G_AXI_WLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_WID_INDEX bound to: 577 - type: integer 
	Parameter G_AXI_WID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WUSER_INDEX bound to: 577 - type: integer 
	Parameter G_AXI_WUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WPAYLOAD_WIDTH bound to: 577 - type: integer 
	Parameter G_AXI_BRESP_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_BRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_BID_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BID_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_BUSER_INDEX bound to: 3 - type: integer 
	Parameter G_AXI_BUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BPAYLOAD_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_RDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_RDATA_WIDTH bound to: 512 - type: integer 
	Parameter G_AXI_RRESP_INDEX bound to: 512 - type: integer 
	Parameter G_AXI_RRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RLAST_INDEX bound to: 514 - type: integer 
	Parameter G_AXI_RLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_RID_INDEX bound to: 515 - type: integer 
	Parameter G_AXI_RID_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_RUSER_INDEX bound to: 516 - type: integer 
	Parameter G_AXI_RUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RPAYLOAD_WIDTH bound to: 516 - type: integer 
	Parameter C_AXI_PROTOCOL bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 512 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_SUPPORTS_REGION_SIGNALS bound to: 1 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AWPAYLOAD_WIDTH bound to: 31 - type: integer 
	Parameter C_WPAYLOAD_WIDTH bound to: 577 - type: integer 
	Parameter C_BPAYLOAD_WIDTH bound to: 3 - type: integer 
	Parameter C_ARPAYLOAD_WIDTH bound to: 31 - type: integer 
	Parameter C_RPAYLOAD_WIDTH bound to: 516 - type: integer 
	Parameter G_AXI_AWADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_AWADDR_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_AWPROT_INDEX bound to: 1 - type: integer 
	Parameter G_AXI_AWPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWSIZE_INDEX bound to: 4 - type: integer 
	Parameter G_AXI_AWSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWBURST_INDEX bound to: 7 - type: integer 
	Parameter G_AXI_AWBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_AWCACHE_INDEX bound to: 9 - type: integer 
	Parameter G_AXI_AWCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWLEN_INDEX bound to: 13 - type: integer 
	Parameter G_AXI_AWLEN_WIDTH bound to: 8 - type: integer 
	Parameter G_AXI_AWLOCK_INDEX bound to: 21 - type: integer 
	Parameter G_AXI_AWLOCK_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_AWID_INDEX bound to: 22 - type: integer 
	Parameter G_AXI_AWID_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_AWQOS_INDEX bound to: 23 - type: integer 
	Parameter G_AXI_AWQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWREGION_INDEX bound to: 27 - type: integer 
	Parameter G_AXI_AWREGION_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWUSER_INDEX bound to: 31 - type: integer 
	Parameter G_AXI_AWUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWPAYLOAD_WIDTH bound to: 31 - type: integer 
	Parameter G_AXI_ARADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_ARADDR_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_ARPROT_INDEX bound to: 1 - type: integer 
	Parameter G_AXI_ARPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARSIZE_INDEX bound to: 4 - type: integer 
	Parameter G_AXI_ARSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARBURST_INDEX bound to: 7 - type: integer 
	Parameter G_AXI_ARBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_ARCACHE_INDEX bound to: 9 - type: integer 
	Parameter G_AXI_ARCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARLEN_INDEX bound to: 13 - type: integer 
	Parameter G_AXI_ARLEN_WIDTH bound to: 8 - type: integer 
	Parameter G_AXI_ARLOCK_INDEX bound to: 21 - type: integer 
	Parameter G_AXI_ARLOCK_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_ARID_INDEX bound to: 22 - type: integer 
	Parameter G_AXI_ARID_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_ARQOS_INDEX bound to: 23 - type: integer 
	Parameter G_AXI_ARQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARREGION_INDEX bound to: 27 - type: integer 
	Parameter G_AXI_ARREGION_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARUSER_INDEX bound to: 31 - type: integer 
	Parameter G_AXI_ARUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARPAYLOAD_WIDTH bound to: 31 - type: integer 
	Parameter G_AXI_WDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_WDATA_WIDTH bound to: 512 - type: integer 
	Parameter G_AXI_WSTRB_INDEX bound to: 512 - type: integer 
	Parameter G_AXI_WSTRB_WIDTH bound to: 64 - type: integer 
	Parameter G_AXI_WLAST_INDEX bound to: 576 - type: integer 
	Parameter G_AXI_WLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_WID_INDEX bound to: 577 - type: integer 
	Parameter G_AXI_WID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WUSER_INDEX bound to: 577 - type: integer 
	Parameter G_AXI_WUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WPAYLOAD_WIDTH bound to: 577 - type: integer 
	Parameter G_AXI_BRESP_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_BRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_BID_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BID_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_BUSER_INDEX bound to: 3 - type: integer 
	Parameter G_AXI_BUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BPAYLOAD_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_RDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_RDATA_WIDTH bound to: 512 - type: integer 
	Parameter G_AXI_RRESP_INDEX bound to: 512 - type: integer 
	Parameter G_AXI_RRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RLAST_INDEX bound to: 514 - type: integer 
	Parameter G_AXI_RLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_RID_INDEX bound to: 515 - type: integer 
	Parameter G_AXI_RID_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_RUSER_INDEX bound to: 516 - type: integer 
	Parameter G_AXI_RUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RPAYLOAD_WIDTH bound to: 516 - type: integer 
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_FIFO_WIDTH bound to: 8 - type: integer 
	Parameter C_MAX_CTRL_FANOUT bound to: 33 - type: integer 
	Parameter C_FIFO_DEPTH_LOG bound to: 4 - type: integer 
	Parameter C_USE_FULL bound to: 0 - type: integer 
	Parameter P_FIFO_DEPTH_LOG bound to: 4 - type: integer 
	Parameter P_EMPTY bound to: 4'b1111 
	Parameter P_ALMOSTEMPTY bound to: 4'b0000 
	Parameter P_ALMOSTFULL_TEMP bound to: 5'b11110 
	Parameter P_ALMOSTFULL bound to: 4'b1110 
	Parameter P_NUM_REPS bound to: 1 - type: integer 
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_A_WIDTH bound to: 4 - type: integer 
	Parameter P_SRLASIZE bound to: 5 - type: integer 
	Parameter P_SRLDEPTH bound to: 32 - type: integer 
	Parameter P_NUMSRLS bound to: 1 - type: integer 
	Parameter P_SHIFT_DEPTH bound to: 16 - type: integer 
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_WMESG_WIDTH bound to: 578 - type: integer 
	Parameter C_NUM_SLAVE_SLOTS bound to: 1 - type: integer 
	Parameter C_SELECT_WIDTH bound to: 1 - type: integer 
	Parameter C_FIFO_DEPTH_LOG bound to: 4 - type: integer 
	Parameter P_FIFO_DEPTH_LOG bound to: 4 - type: integer 
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_FIFO_WIDTH bound to: 8 - type: integer 
	Parameter C_MAX_CTRL_FANOUT bound to: 33 - type: integer 
	Parameter C_FIFO_DEPTH_LOG bound to: 0 - type: integer 
	Parameter C_USE_FULL bound to: 0 - type: integer 
	Parameter P_FIFO_DEPTH_LOG bound to: 2 - type: integer 
	Parameter P_EMPTY bound to: 2'b11 
	Parameter P_ALMOSTEMPTY bound to: 2'b00 
	Parameter P_ALMOSTFULL_TEMP bound to: 3'b110 
	Parameter P_ALMOSTFULL bound to: 2'b10 
	Parameter P_NUM_REPS bound to: 1 - type: integer 
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_WMESG_WIDTH bound to: 578 - type: integer 
	Parameter C_NUM_SLAVE_SLOTS bound to: 1 - type: integer 
	Parameter C_SELECT_WIDTH bound to: 1 - type: integer 
	Parameter C_FIFO_DEPTH_LOG bound to: 0 - type: integer 
	Parameter P_FIFO_DEPTH_LOG bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 512 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_PROTOCOL bound to: 0 - type: integer 
	Parameter C_RESP bound to: 3 - type: integer 
	Parameter P_WRITE_IDLE bound to: 2'b00 
	Parameter P_WRITE_DATA bound to: 2'b01 
	Parameter P_WRITE_RESP bound to: 2'b10 
	Parameter P_READ_IDLE bound to: 1'b0 
	Parameter P_READ_DATA bound to: 1'b1 
	Parameter P_AXI4 bound to: 0 - type: integer 
	Parameter P_AXI3 bound to: 1 - type: integer 
	Parameter P_AXILITE bound to: 2 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/d293/hdl/axi_crossbar_v2_1_vl_rfs.v:3631]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_NUM_S bound to: 1 - type: integer 
	Parameter C_NUM_S_LOG bound to: 1 - type: integer 
	Parameter C_NUM_M bound to: 4 - type: integer 
	Parameter C_MESG_WIDTH bound to: 96 - type: integer 
	Parameter C_ARB_PRIORITY bound to: 0 - type: integer 
	Parameter P_PRIO_MASK bound to: 1'b0 
	Parameter C_FAMILY bound to: zynquplus - type: string 
	Parameter C_AXI_PROTOCOL bound to: 0 - type: integer 
	Parameter C_S_AXI_ID_WIDTH bound to: 16 - type: integer 
	Parameter C_SUPPORTS_ID bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 40 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 128 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 512 - type: integer 
	Parameter C_AXI_SUPPORTS_WRITE bound to: 1 - type: integer 
	Parameter C_AXI_SUPPORTS_READ bound to: 1 - type: integer 
	Parameter C_FIFO_MODE bound to: 0 - type: integer 
	Parameter C_S_AXI_ACLK_RATIO bound to: 1 - type: integer 
	Parameter C_M_AXI_ACLK_RATIO bound to: 2 - type: integer 
	Parameter C_AXI_IS_ACLK_ASYNC bound to: 0 - type: integer 
	Parameter C_MAX_SPLIT_BEATS bound to: 16 - type: integer 
	Parameter C_PACKING_LEVEL bound to: 1 - type: integer 
	Parameter C_SYNCHRONIZER_STAGE bound to: 3 - type: integer 
	Parameter C_S_AXI_BYTES_LOG bound to: 4 - type: integer 
	Parameter C_M_AXI_BYTES_LOG bound to: 6 - type: integer 
	Parameter C_RATIO bound to: 0 - type: integer 
	Parameter C_RATIO_LOG bound to: 0 - type: integer 
	Parameter P_AXI4 bound to: 0 - type: integer 
	Parameter P_AXI3 bound to: 1 - type: integer 
	Parameter P_AXILITE bound to: 2 - type: integer 
	Parameter P_CONVERSION bound to: 2 - type: integer 
	Parameter P_MAX_SPLIT_BEATS bound to: 16 - type: integer 
	Parameter C_FAMILY bound to: zynquplus - type: string 
	Parameter C_AXI_PROTOCOL bound to: 0 - type: integer 
	Parameter C_S_AXI_ID_WIDTH bound to: 16 - type: integer 
	Parameter C_SUPPORTS_ID bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 40 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 128 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 512 - type: integer 
	Parameter C_AXI_SUPPORTS_WRITE bound to: 1 - type: integer 
	Parameter C_AXI_SUPPORTS_READ bound to: 1 - type: integer 
	Parameter C_FIFO_MODE bound to: 0 - type: integer 
	Parameter C_S_AXI_ACLK_RATIO bound to: 1 - type: integer 
	Parameter C_M_AXI_ACLK_RATIO bound to: 2 - type: integer 
	Parameter C_AXI_IS_ACLK_ASYNC bound to: 0 - type: integer 
	Parameter C_PACKING_LEVEL bound to: 1 - type: integer 
	Parameter C_SYNCHRONIZER_STAGE bound to: 3 - type: integer 
	Parameter C_S_AXI_BYTES_LOG bound to: 4 - type: integer 
	Parameter C_M_AXI_BYTES_LOG bound to: 6 - type: integer 
	Parameter C_RATIO bound to: 4 - type: integer 
	Parameter C_RATIO_LOG bound to: 2 - type: integer 
	Parameter P_BYPASS bound to: 0 - type: integer 
	Parameter P_LIGHTWT bound to: 7 - type: integer 
	Parameter P_FWD_REV bound to: 1 - type: integer 
	Parameter P_CONV_LIGHT_WT bound to: 0 - type: integer 
	Parameter P_AXI4 bound to: 0 - type: integer 
	Parameter C_FIFO_DEPTH_LOG bound to: 5 - type: integer 
	Parameter P_SI_LT_MI bound to: 1'b1 
	Parameter P_ACLK_RATIO bound to: 2 - type: integer 
	Parameter P_NO_FIFO bound to: 0 - type: integer 
	Parameter P_PKTFIFO bound to: 1 - type: integer 
	Parameter P_PKTFIFO_CLK bound to: 2 - type: integer 
	Parameter P_DATAFIFO bound to: 3 - type: integer 
	Parameter P_DATAFIFO_CLK bound to: 4 - type: integer 
	Parameter P_CLK_CONV bound to: 1'b0 
	Parameter C_M_AXI_AW_REGISTER bound to: 0 - type: integer 
	Parameter C_M_AXI_W_REGISTER bound to: 1 - type: integer 
	Parameter C_M_AXI_AR_REGISTER bound to: 0 - type: integer 
	Parameter C_S_AXI_R_REGISTER bound to: 0 - type: integer 
	Parameter C_M_AXI_R_REGISTER bound to: 1 - type: integer 
	Parameter P_RID_QUEUE bound to: 1 - type: integer 
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_S_AXI_DATA_WIDTH bound to: 128 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 512 - type: integer 
	Parameter C_M_AXI_REGISTER bound to: 1 - type: integer 
	Parameter C_PACKING_LEVEL bound to: 1 - type: integer 
	Parameter C_S_AXI_BYTES_LOG bound to: 4 - type: integer 
	Parameter C_M_AXI_BYTES_LOG bound to: 6 - type: integer 
	Parameter C_RATIO bound to: 4 - type: integer 
	Parameter C_RATIO_LOG bound to: 2 - type: integer 
	Parameter C_NEVER_PACK bound to: 0 - type: integer 
	Parameter C_DEFAULT_PACK bound to: 1 - type: integer 
	Parameter C_ALWAYS_PACK bound to: 2 - type: integer 
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_AXI_PROTOCOL bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 16 - type: integer 
	Parameter C_SUPPORTS_ID bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 40 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 128 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 512 - type: integer 
	Parameter C_M_AXI_REGISTER bound to: 0 - type: integer 
	Parameter C_AXI_CHANNEL bound to: 0 - type: integer 
	Parameter C_PACKING_LEVEL bound to: 1 - type: integer 
	Parameter C_FIFO_MODE bound to: 0 - type: integer 
	Parameter C_ID_QUEUE bound to: 1 - type: integer 
	Parameter C_S_AXI_BYTES_LOG bound to: 4 - type: integer 
	Parameter C_M_AXI_BYTES_LOG bound to: 6 - type: integer 
	Parameter C_S_AXI_NATIVE_SIZE bound to: 3'b100 
	Parameter C_M_AXI_NATIVE_SIZE bound to: 3'b110 
	Parameter C_DOUBLE_LEN bound to: 24'b000000000000000011111111 
	Parameter C_FIX_BURST bound to: 2'b00 
	Parameter C_INCR_BURST bound to: 2'b01 
	Parameter C_WRAP_BURST bound to: 2'b10 
	Parameter C_NEVER_PACK bound to: 0 - type: integer 
	Parameter C_DEFAULT_PACK bound to: 1 - type: integer 
	Parameter C_ALWAYS_PACK bound to: 2 - type: integer 
	Parameter C_FIFO_DEPTH_LOG bound to: 5 - type: integer 
	Parameter C_BURST_BYTES_LOG bound to: 8 - type: integer 
	Parameter C_SI_UNUSED_LOG bound to: 36 - type: integer 
	Parameter C_MI_UNUSED_LOG bound to: 34 - type: integer 
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_ENABLE_S_VALID_CARRY bound to: 0 - type: integer 
	Parameter C_ENABLE_REGISTERED_OUTPUT bound to: 1 - type: integer 
	Parameter C_FIFO_DEPTH_LOG bound to: 5 - type: integer 
	Parameter C_FIFO_WIDTH bound to: 16 - type: integer 
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_ENABLE_S_VALID_CARRY bound to: 1 - type: integer 
	Parameter C_ENABLE_REGISTERED_OUTPUT bound to: 1 - type: integer 
	Parameter C_FIFO_DEPTH_LOG bound to: 5 - type: integer 
	Parameter C_FIFO_WIDTH bound to: 47 - type: integer 
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_AXI_ID_WIDTH bound to: 16 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 128 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 512 - type: integer 
	Parameter C_S_AXI_REGISTER bound to: 0 - type: integer 
	Parameter C_PACKING_LEVEL bound to: 1 - type: integer 
	Parameter C_S_AXI_BYTES_LOG bound to: 4 - type: integer 
	Parameter C_M_AXI_BYTES_LOG bound to: 6 - type: integer 
	Parameter C_RATIO bound to: 4 - type: integer 
	Parameter C_RATIO_LOG bound to: 2 - type: integer 
	Parameter C_NEVER_PACK bound to: 0 - type: integer 
	Parameter C_DEFAULT_PACK bound to: 1 - type: integer 
	Parameter C_ALWAYS_PACK bound to: 2 - type: integer 
	Parameter C_FAMILY bound to: zynquplus - type: string 
	Parameter C_AXI_PROTOCOL bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 40 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 512 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_REG_CONFIG_AW bound to: 7 - type: integer 
	Parameter C_REG_CONFIG_W bound to: 1 - type: integer 
	Parameter C_REG_CONFIG_B bound to: 7 - type: integer 
	Parameter C_REG_CONFIG_AR bound to: 7 - type: integer 
	Parameter C_REG_CONFIG_R bound to: 1 - type: integer 
	Parameter C_NUM_SLR_CROSSINGS bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_AW bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_W bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_B bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_AR bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_R bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_AW bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_W bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_B bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_AR bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_R bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_AW bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_W bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_B bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_AR bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_R bound to: 0 - type: integer 
	Parameter C_AXI_SUPPORTS_REGION_SIGNALS bound to: 1 - type: integer 
	Parameter P_FORWARD bound to: 0 - type: integer 
	Parameter P_RESPONSE bound to: 1 - type: integer 
	Parameter G_AXI_AWADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_AWADDR_WIDTH bound to: 40 - type: integer 
	Parameter G_AXI_AWPROT_INDEX bound to: 40 - type: integer 
	Parameter G_AXI_AWPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWSIZE_INDEX bound to: 43 - type: integer 
	Parameter G_AXI_AWSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWBURST_INDEX bound to: 46 - type: integer 
	Parameter G_AXI_AWBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_AWCACHE_INDEX bound to: 48 - type: integer 
	Parameter G_AXI_AWCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWLEN_INDEX bound to: 52 - type: integer 
	Parameter G_AXI_AWLEN_WIDTH bound to: 8 - type: integer 
	Parameter G_AXI_AWLOCK_INDEX bound to: 60 - type: integer 
	Parameter G_AXI_AWLOCK_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_AWID_INDEX bound to: 61 - type: integer 
	Parameter G_AXI_AWID_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_AWQOS_INDEX bound to: 62 - type: integer 
	Parameter G_AXI_AWQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWREGION_INDEX bound to: 66 - type: integer 
	Parameter G_AXI_AWREGION_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWUSER_INDEX bound to: 70 - type: integer 
	Parameter G_AXI_AWUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWPAYLOAD_WIDTH bound to: 70 - type: integer 
	Parameter G_AXI_ARADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_ARADDR_WIDTH bound to: 40 - type: integer 
	Parameter G_AXI_ARPROT_INDEX bound to: 40 - type: integer 
	Parameter G_AXI_ARPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARSIZE_INDEX bound to: 43 - type: integer 
	Parameter G_AXI_ARSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARBURST_INDEX bound to: 46 - type: integer 
	Parameter G_AXI_ARBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_ARCACHE_INDEX bound to: 48 - type: integer 
	Parameter G_AXI_ARCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARLEN_INDEX bound to: 52 - type: integer 
	Parameter G_AXI_ARLEN_WIDTH bound to: 8 - type: integer 
	Parameter G_AXI_ARLOCK_INDEX bound to: 60 - type: integer 
	Parameter G_AXI_ARLOCK_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_ARID_INDEX bound to: 61 - type: integer 
	Parameter G_AXI_ARID_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_ARQOS_INDEX bound to: 62 - type: integer 
	Parameter G_AXI_ARQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARREGION_INDEX bound to: 66 - type: integer 
	Parameter G_AXI_ARREGION_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARUSER_INDEX bound to: 70 - type: integer 
	Parameter G_AXI_ARUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARPAYLOAD_WIDTH bound to: 70 - type: integer 
	Parameter G_AXI_WDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_WDATA_WIDTH bound to: 512 - type: integer 
	Parameter G_AXI_WSTRB_INDEX bound to: 512 - type: integer 
	Parameter G_AXI_WSTRB_WIDTH bound to: 64 - type: integer 
	Parameter G_AXI_WLAST_INDEX bound to: 576 - type: integer 
	Parameter G_AXI_WLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_WID_INDEX bound to: 577 - type: integer 
	Parameter G_AXI_WID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WUSER_INDEX bound to: 577 - type: integer 
	Parameter G_AXI_WUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WPAYLOAD_WIDTH bound to: 577 - type: integer 
	Parameter G_AXI_BRESP_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_BRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_BID_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BID_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_BUSER_INDEX bound to: 3 - type: integer 
	Parameter G_AXI_BUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BPAYLOAD_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_RDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_RDATA_WIDTH bound to: 512 - type: integer 
	Parameter G_AXI_RRESP_INDEX bound to: 512 - type: integer 
	Parameter G_AXI_RRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RLAST_INDEX bound to: 514 - type: integer 
	Parameter G_AXI_RLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_RID_INDEX bound to: 515 - type: integer 
	Parameter G_AXI_RID_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_RUSER_INDEX bound to: 516 - type: integer 
	Parameter G_AXI_RUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RPAYLOAD_WIDTH bound to: 516 - type: integer 
	Parameter C_FAMILY bound to: zynquplus - type: string 
	Parameter C_DATA_WIDTH bound to: 70 - type: integer 
	Parameter C_REG_CONFIG bound to: 7 - type: integer 
	Parameter C_FAMILY bound to: zynquplus - type: string 
	Parameter C_DATA_WIDTH bound to: 577 - type: integer 
	Parameter C_REG_CONFIG bound to: 1 - type: integer 
	Parameter C_FAMILY bound to: zynquplus - type: string 
	Parameter C_DATA_WIDTH bound to: 3 - type: integer 
	Parameter C_REG_CONFIG bound to: 7 - type: integer 
	Parameter C_FAMILY bound to: zynquplus - type: string 
	Parameter C_DATA_WIDTH bound to: 516 - type: integer 
	Parameter C_REG_CONFIG bound to: 1 - type: integer 
	Parameter C_AXI_PROTOCOL bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 40 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 512 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_SUPPORTS_REGION_SIGNALS bound to: 1 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AWPAYLOAD_WIDTH bound to: 70 - type: integer 
	Parameter C_WPAYLOAD_WIDTH bound to: 577 - type: integer 
	Parameter C_BPAYLOAD_WIDTH bound to: 3 - type: integer 
	Parameter C_ARPAYLOAD_WIDTH bound to: 70 - type: integer 
	Parameter C_RPAYLOAD_WIDTH bound to: 516 - type: integer 
	Parameter G_AXI_AWADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_AWADDR_WIDTH bound to: 40 - type: integer 
	Parameter G_AXI_AWPROT_INDEX bound to: 40 - type: integer 
	Parameter G_AXI_AWPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWSIZE_INDEX bound to: 43 - type: integer 
	Parameter G_AXI_AWSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWBURST_INDEX bound to: 46 - type: integer 
	Parameter G_AXI_AWBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_AWCACHE_INDEX bound to: 48 - type: integer 
	Parameter G_AXI_AWCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWLEN_INDEX bound to: 52 - type: integer 
	Parameter G_AXI_AWLEN_WIDTH bound to: 8 - type: integer 
	Parameter G_AXI_AWLOCK_INDEX bound to: 60 - type: integer 
	Parameter G_AXI_AWLOCK_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_AWID_INDEX bound to: 61 - type: integer 
	Parameter G_AXI_AWID_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_AWQOS_INDEX bound to: 62 - type: integer 
	Parameter G_AXI_AWQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWREGION_INDEX bound to: 66 - type: integer 
	Parameter G_AXI_AWREGION_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWUSER_INDEX bound to: 70 - type: integer 
	Parameter G_AXI_AWUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWPAYLOAD_WIDTH bound to: 70 - type: integer 
	Parameter G_AXI_ARADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_ARADDR_WIDTH bound to: 40 - type: integer 
	Parameter G_AXI_ARPROT_INDEX bound to: 40 - type: integer 
	Parameter G_AXI_ARPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARSIZE_INDEX bound to: 43 - type: integer 
	Parameter G_AXI_ARSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARBURST_INDEX bound to: 46 - type: integer 
	Parameter G_AXI_ARBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_ARCACHE_INDEX bound to: 48 - type: integer 
	Parameter G_AXI_ARCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARLEN_INDEX bound to: 52 - type: integer 
	Parameter G_AXI_ARLEN_WIDTH bound to: 8 - type: integer 
	Parameter G_AXI_ARLOCK_INDEX bound to: 60 - type: integer 
	Parameter G_AXI_ARLOCK_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_ARID_INDEX bound to: 61 - type: integer 
	Parameter G_AXI_ARID_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_ARQOS_INDEX bound to: 62 - type: integer 
	Parameter G_AXI_ARQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARREGION_INDEX bound to: 66 - type: integer 
	Parameter G_AXI_ARREGION_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARUSER_INDEX bound to: 70 - type: integer 
	Parameter G_AXI_ARUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARPAYLOAD_WIDTH bound to: 70 - type: integer 
	Parameter G_AXI_WDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_WDATA_WIDTH bound to: 512 - type: integer 
	Parameter G_AXI_WSTRB_INDEX bound to: 512 - type: integer 
	Parameter G_AXI_WSTRB_WIDTH bound to: 64 - type: integer 
	Parameter G_AXI_WLAST_INDEX bound to: 576 - type: integer 
	Parameter G_AXI_WLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_WID_INDEX bound to: 577 - type: integer 
	Parameter G_AXI_WID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WUSER_INDEX bound to: 577 - type: integer 
	Parameter G_AXI_WUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WPAYLOAD_WIDTH bound to: 577 - type: integer 
	Parameter G_AXI_BRESP_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_BRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_BID_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BID_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_BUSER_INDEX bound to: 3 - type: integer 
	Parameter G_AXI_BUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BPAYLOAD_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_RDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_RDATA_WIDTH bound to: 512 - type: integer 
	Parameter G_AXI_RRESP_INDEX bound to: 512 - type: integer 
	Parameter G_AXI_RRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RLAST_INDEX bound to: 514 - type: integer 
	Parameter G_AXI_RLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_RID_INDEX bound to: 515 - type: integer 
	Parameter G_AXI_RID_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_RUSER_INDEX bound to: 516 - type: integer 
	Parameter G_AXI_RUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RPAYLOAD_WIDTH bound to: 516 - type: integer 
	Parameter C_AXI_PROTOCOL bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 40 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 512 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_SUPPORTS_REGION_SIGNALS bound to: 1 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AWPAYLOAD_WIDTH bound to: 70 - type: integer 
	Parameter C_WPAYLOAD_WIDTH bound to: 577 - type: integer 
	Parameter C_BPAYLOAD_WIDTH bound to: 3 - type: integer 
	Parameter C_ARPAYLOAD_WIDTH bound to: 70 - type: integer 
	Parameter C_RPAYLOAD_WIDTH bound to: 516 - type: integer 
	Parameter G_AXI_AWADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_AWADDR_WIDTH bound to: 40 - type: integer 
	Parameter G_AXI_AWPROT_INDEX bound to: 40 - type: integer 
	Parameter G_AXI_AWPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWSIZE_INDEX bound to: 43 - type: integer 
	Parameter G_AXI_AWSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWBURST_INDEX bound to: 46 - type: integer 
	Parameter G_AXI_AWBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_AWCACHE_INDEX bound to: 48 - type: integer 
	Parameter G_AXI_AWCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWLEN_INDEX bound to: 52 - type: integer 
	Parameter G_AXI_AWLEN_WIDTH bound to: 8 - type: integer 
	Parameter G_AXI_AWLOCK_INDEX bound to: 60 - type: integer 
	Parameter G_AXI_AWLOCK_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_AWID_INDEX bound to: 61 - type: integer 
	Parameter G_AXI_AWID_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_AWQOS_INDEX bound to: 62 - type: integer 
	Parameter G_AXI_AWQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWREGION_INDEX bound to: 66 - type: integer 
	Parameter G_AXI_AWREGION_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWUSER_INDEX bound to: 70 - type: integer 
	Parameter G_AXI_AWUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWPAYLOAD_WIDTH bound to: 70 - type: integer 
	Parameter G_AXI_ARADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_ARADDR_WIDTH bound to: 40 - type: integer 
	Parameter G_AXI_ARPROT_INDEX bound to: 40 - type: integer 
	Parameter G_AXI_ARPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARSIZE_INDEX bound to: 43 - type: integer 
	Parameter G_AXI_ARSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARBURST_INDEX bound to: 46 - type: integer 
	Parameter G_AXI_ARBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_ARCACHE_INDEX bound to: 48 - type: integer 
	Parameter G_AXI_ARCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARLEN_INDEX bound to: 52 - type: integer 
	Parameter G_AXI_ARLEN_WIDTH bound to: 8 - type: integer 
	Parameter G_AXI_ARLOCK_INDEX bound to: 60 - type: integer 
	Parameter G_AXI_ARLOCK_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_ARID_INDEX bound to: 61 - type: integer 
	Parameter G_AXI_ARID_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_ARQOS_INDEX bound to: 62 - type: integer 
	Parameter G_AXI_ARQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARREGION_INDEX bound to: 66 - type: integer 
	Parameter G_AXI_ARREGION_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARUSER_INDEX bound to: 70 - type: integer 
	Parameter G_AXI_ARUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARPAYLOAD_WIDTH bound to: 70 - type: integer 
	Parameter G_AXI_WDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_WDATA_WIDTH bound to: 512 - type: integer 
	Parameter G_AXI_WSTRB_INDEX bound to: 512 - type: integer 
	Parameter G_AXI_WSTRB_WIDTH bound to: 64 - type: integer 
	Parameter G_AXI_WLAST_INDEX bound to: 576 - type: integer 
	Parameter G_AXI_WLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_WID_INDEX bound to: 577 - type: integer 
	Parameter G_AXI_WID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WUSER_INDEX bound to: 577 - type: integer 
	Parameter G_AXI_WUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WPAYLOAD_WIDTH bound to: 577 - type: integer 
	Parameter G_AXI_BRESP_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_BRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_BID_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BID_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_BUSER_INDEX bound to: 3 - type: integer 
	Parameter G_AXI_BUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BPAYLOAD_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_RDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_RDATA_WIDTH bound to: 512 - type: integer 
	Parameter G_AXI_RRESP_INDEX bound to: 512 - type: integer 
	Parameter G_AXI_RRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RLAST_INDEX bound to: 514 - type: integer 
	Parameter G_AXI_RLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_RID_INDEX bound to: 515 - type: integer 
	Parameter G_AXI_RID_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_RUSER_INDEX bound to: 516 - type: integer 
	Parameter G_AXI_RUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RPAYLOAD_WIDTH bound to: 516 - type: integer 
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_AXI_PROTOCOL bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 16 - type: integer 
	Parameter C_SUPPORTS_ID bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 40 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 128 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 512 - type: integer 
	Parameter C_M_AXI_REGISTER bound to: 0 - type: integer 
	Parameter C_AXI_CHANNEL bound to: 1 - type: integer 
	Parameter C_PACKING_LEVEL bound to: 1 - type: integer 
	Parameter C_FIFO_MODE bound to: 0 - type: integer 
	Parameter C_ID_QUEUE bound to: 1 - type: integer 
	Parameter C_S_AXI_BYTES_LOG bound to: 4 - type: integer 
	Parameter C_M_AXI_BYTES_LOG bound to: 6 - type: integer 
	Parameter C_S_AXI_NATIVE_SIZE bound to: 3'b100 
	Parameter C_M_AXI_NATIVE_SIZE bound to: 3'b110 
	Parameter C_DOUBLE_LEN bound to: 24'b000000000000000011111111 
	Parameter C_FIX_BURST bound to: 2'b00 
	Parameter C_INCR_BURST bound to: 2'b01 
	Parameter C_WRAP_BURST bound to: 2'b10 
	Parameter C_NEVER_PACK bound to: 0 - type: integer 
	Parameter C_DEFAULT_PACK bound to: 1 - type: integer 
	Parameter C_ALWAYS_PACK bound to: 2 - type: integer 
	Parameter C_FIFO_DEPTH_LOG bound to: 5 - type: integer 
	Parameter C_BURST_BYTES_LOG bound to: 8 - type: integer 
	Parameter C_SI_UNUSED_LOG bound to: 36 - type: integer 
	Parameter C_MI_UNUSED_LOG bound to: 34 - type: integer 
	Parameter C_FAMILY bound to: zynquplus - type: string 
	Parameter C_AXI_PROTOCOL bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 16 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 40 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 128 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_REG_CONFIG_AW bound to: 7 - type: integer 
	Parameter C_REG_CONFIG_W bound to: 1 - type: integer 
	Parameter C_REG_CONFIG_B bound to: 7 - type: integer 
	Parameter C_REG_CONFIG_AR bound to: 7 - type: integer 
	Parameter C_REG_CONFIG_R bound to: 1 - type: integer 
	Parameter C_NUM_SLR_CROSSINGS bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_AW bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_W bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_B bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_AR bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_R bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_AW bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_W bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_B bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_AR bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_R bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_AW bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_W bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_B bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_AR bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_R bound to: 0 - type: integer 
	Parameter C_AXI_SUPPORTS_REGION_SIGNALS bound to: 1 - type: integer 
	Parameter P_FORWARD bound to: 0 - type: integer 
	Parameter P_RESPONSE bound to: 1 - type: integer 
	Parameter G_AXI_AWADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_AWADDR_WIDTH bound to: 40 - type: integer 
	Parameter G_AXI_AWPROT_INDEX bound to: 40 - type: integer 
	Parameter G_AXI_AWPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWSIZE_INDEX bound to: 43 - type: integer 
	Parameter G_AXI_AWSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWBURST_INDEX bound to: 46 - type: integer 
	Parameter G_AXI_AWBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_AWCACHE_INDEX bound to: 48 - type: integer 
	Parameter G_AXI_AWCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWLEN_INDEX bound to: 52 - type: integer 
	Parameter G_AXI_AWLEN_WIDTH bound to: 8 - type: integer 
	Parameter G_AXI_AWLOCK_INDEX bound to: 60 - type: integer 
	Parameter G_AXI_AWLOCK_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_AWID_INDEX bound to: 61 - type: integer 
	Parameter G_AXI_AWID_WIDTH bound to: 16 - type: integer 
	Parameter G_AXI_AWQOS_INDEX bound to: 77 - type: integer 
	Parameter G_AXI_AWQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWREGION_INDEX bound to: 81 - type: integer 
	Parameter G_AXI_AWREGION_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWUSER_INDEX bound to: 85 - type: integer 
	Parameter G_AXI_AWUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWPAYLOAD_WIDTH bound to: 85 - type: integer 
	Parameter G_AXI_ARADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_ARADDR_WIDTH bound to: 40 - type: integer 
	Parameter G_AXI_ARPROT_INDEX bound to: 40 - type: integer 
	Parameter G_AXI_ARPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARSIZE_INDEX bound to: 43 - type: integer 
	Parameter G_AXI_ARSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARBURST_INDEX bound to: 46 - type: integer 
	Parameter G_AXI_ARBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_ARCACHE_INDEX bound to: 48 - type: integer 
	Parameter G_AXI_ARCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARLEN_INDEX bound to: 52 - type: integer 
	Parameter G_AXI_ARLEN_WIDTH bound to: 8 - type: integer 
	Parameter G_AXI_ARLOCK_INDEX bound to: 60 - type: integer 
	Parameter G_AXI_ARLOCK_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_ARID_INDEX bound to: 61 - type: integer 
	Parameter G_AXI_ARID_WIDTH bound to: 16 - type: integer 
	Parameter G_AXI_ARQOS_INDEX bound to: 77 - type: integer 
	Parameter G_AXI_ARQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARREGION_INDEX bound to: 81 - type: integer 
	Parameter G_AXI_ARREGION_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARUSER_INDEX bound to: 85 - type: integer 
	Parameter G_AXI_ARUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARPAYLOAD_WIDTH bound to: 85 - type: integer 
	Parameter G_AXI_WDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_WDATA_WIDTH bound to: 128 - type: integer 
	Parameter G_AXI_WSTRB_INDEX bound to: 128 - type: integer 
	Parameter G_AXI_WSTRB_WIDTH bound to: 16 - type: integer 
	Parameter G_AXI_WLAST_INDEX bound to: 144 - type: integer 
	Parameter G_AXI_WLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_WID_INDEX bound to: 145 - type: integer 
	Parameter G_AXI_WID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WUSER_INDEX bound to: 145 - type: integer 
	Parameter G_AXI_WUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WPAYLOAD_WIDTH bound to: 145 - type: integer 
	Parameter G_AXI_BRESP_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_BRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_BID_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BID_WIDTH bound to: 16 - type: integer 
	Parameter G_AXI_BUSER_INDEX bound to: 18 - type: integer 
	Parameter G_AXI_BUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BPAYLOAD_WIDTH bound to: 18 - type: integer 
	Parameter G_AXI_RDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_RDATA_WIDTH bound to: 128 - type: integer 
	Parameter G_AXI_RRESP_INDEX bound to: 128 - type: integer 
	Parameter G_AXI_RRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RLAST_INDEX bound to: 130 - type: integer 
	Parameter G_AXI_RLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_RID_INDEX bound to: 131 - type: integer 
	Parameter G_AXI_RID_WIDTH bound to: 16 - type: integer 
	Parameter G_AXI_RUSER_INDEX bound to: 147 - type: integer 
	Parameter G_AXI_RUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RPAYLOAD_WIDTH bound to: 147 - type: integer 
	Parameter C_FAMILY bound to: zynquplus - type: string 
	Parameter C_DATA_WIDTH bound to: 85 - type: integer 
	Parameter C_REG_CONFIG bound to: 7 - type: integer 
	Parameter C_FAMILY bound to: zynquplus - type: string 
	Parameter C_DATA_WIDTH bound to: 145 - type: integer 
	Parameter C_REG_CONFIG bound to: 1 - type: integer 
	Parameter C_FAMILY bound to: zynquplus - type: string 
	Parameter C_DATA_WIDTH bound to: 18 - type: integer 
	Parameter C_REG_CONFIG bound to: 7 - type: integer 
	Parameter C_FAMILY bound to: zynquplus - type: string 
	Parameter C_DATA_WIDTH bound to: 147 - type: integer 
	Parameter C_REG_CONFIG bound to: 1 - type: integer 
	Parameter C_AXI_PROTOCOL bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 16 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 40 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 128 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_SUPPORTS_REGION_SIGNALS bound to: 1 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AWPAYLOAD_WIDTH bound to: 85 - type: integer 
	Parameter C_WPAYLOAD_WIDTH bound to: 145 - type: integer 
	Parameter C_BPAYLOAD_WIDTH bound to: 18 - type: integer 
	Parameter C_ARPAYLOAD_WIDTH bound to: 85 - type: integer 
	Parameter C_RPAYLOAD_WIDTH bound to: 147 - type: integer 
	Parameter G_AXI_AWADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_AWADDR_WIDTH bound to: 40 - type: integer 
	Parameter G_AXI_AWPROT_INDEX bound to: 40 - type: integer 
	Parameter G_AXI_AWPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWSIZE_INDEX bound to: 43 - type: integer 
	Parameter G_AXI_AWSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWBURST_INDEX bound to: 46 - type: integer 
	Parameter G_AXI_AWBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_AWCACHE_INDEX bound to: 48 - type: integer 
	Parameter G_AXI_AWCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWLEN_INDEX bound to: 52 - type: integer 
	Parameter G_AXI_AWLEN_WIDTH bound to: 8 - type: integer 
	Parameter G_AXI_AWLOCK_INDEX bound to: 60 - type: integer 
	Parameter G_AXI_AWLOCK_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_AWID_INDEX bound to: 61 - type: integer 
	Parameter G_AXI_AWID_WIDTH bound to: 16 - type: integer 
	Parameter G_AXI_AWQOS_INDEX bound to: 77 - type: integer 
	Parameter G_AXI_AWQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWREGION_INDEX bound to: 81 - type: integer 
	Parameter G_AXI_AWREGION_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWUSER_INDEX bound to: 85 - type: integer 
	Parameter G_AXI_AWUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWPAYLOAD_WIDTH bound to: 85 - type: integer 
	Parameter G_AXI_ARADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_ARADDR_WIDTH bound to: 40 - type: integer 
	Parameter G_AXI_ARPROT_INDEX bound to: 40 - type: integer 
	Parameter G_AXI_ARPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARSIZE_INDEX bound to: 43 - type: integer 
	Parameter G_AXI_ARSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARBURST_INDEX bound to: 46 - type: integer 
	Parameter G_AXI_ARBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_ARCACHE_INDEX bound to: 48 - type: integer 
	Parameter G_AXI_ARCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARLEN_INDEX bound to: 52 - type: integer 
	Parameter G_AXI_ARLEN_WIDTH bound to: 8 - type: integer 
	Parameter G_AXI_ARLOCK_INDEX bound to: 60 - type: integer 
	Parameter G_AXI_ARLOCK_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_ARID_INDEX bound to: 61 - type: integer 
	Parameter G_AXI_ARID_WIDTH bound to: 16 - type: integer 
	Parameter G_AXI_ARQOS_INDEX bound to: 77 - type: integer 
	Parameter G_AXI_ARQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARREGION_INDEX bound to: 81 - type: integer 
	Parameter G_AXI_ARREGION_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARUSER_INDEX bound to: 85 - type: integer 
	Parameter G_AXI_ARUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARPAYLOAD_WIDTH bound to: 85 - type: integer 
	Parameter G_AXI_WDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_WDATA_WIDTH bound to: 128 - type: integer 
	Parameter G_AXI_WSTRB_INDEX bound to: 128 - type: integer 
	Parameter G_AXI_WSTRB_WIDTH bound to: 16 - type: integer 
	Parameter G_AXI_WLAST_INDEX bound to: 144 - type: integer 
	Parameter G_AXI_WLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_WID_INDEX bound to: 145 - type: integer 
	Parameter G_AXI_WID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WUSER_INDEX bound to: 145 - type: integer 
	Parameter G_AXI_WUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WPAYLOAD_WIDTH bound to: 145 - type: integer 
	Parameter G_AXI_BRESP_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_BRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_BID_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BID_WIDTH bound to: 16 - type: integer 
	Parameter G_AXI_BUSER_INDEX bound to: 18 - type: integer 
	Parameter G_AXI_BUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BPAYLOAD_WIDTH bound to: 18 - type: integer 
	Parameter G_AXI_RDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_RDATA_WIDTH bound to: 128 - type: integer 
	Parameter G_AXI_RRESP_INDEX bound to: 128 - type: integer 
	Parameter G_AXI_RRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RLAST_INDEX bound to: 130 - type: integer 
	Parameter G_AXI_RLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_RID_INDEX bound to: 131 - type: integer 
	Parameter G_AXI_RID_WIDTH bound to: 16 - type: integer 
	Parameter G_AXI_RUSER_INDEX bound to: 147 - type: integer 
	Parameter G_AXI_RUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RPAYLOAD_WIDTH bound to: 147 - type: integer 
	Parameter C_AXI_PROTOCOL bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 16 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 40 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 128 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_SUPPORTS_REGION_SIGNALS bound to: 1 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AWPAYLOAD_WIDTH bound to: 85 - type: integer 
	Parameter C_WPAYLOAD_WIDTH bound to: 145 - type: integer 
	Parameter C_BPAYLOAD_WIDTH bound to: 18 - type: integer 
	Parameter C_ARPAYLOAD_WIDTH bound to: 85 - type: integer 
	Parameter C_RPAYLOAD_WIDTH bound to: 147 - type: integer 
	Parameter G_AXI_AWADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_AWADDR_WIDTH bound to: 40 - type: integer 
	Parameter G_AXI_AWPROT_INDEX bound to: 40 - type: integer 
	Parameter G_AXI_AWPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWSIZE_INDEX bound to: 43 - type: integer 
	Parameter G_AXI_AWSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWBURST_INDEX bound to: 46 - type: integer 
	Parameter G_AXI_AWBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_AWCACHE_INDEX bound to: 48 - type: integer 
	Parameter G_AXI_AWCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWLEN_INDEX bound to: 52 - type: integer 
	Parameter G_AXI_AWLEN_WIDTH bound to: 8 - type: integer 
	Parameter G_AXI_AWLOCK_INDEX bound to: 60 - type: integer 
	Parameter G_AXI_AWLOCK_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_AWID_INDEX bound to: 61 - type: integer 
	Parameter G_AXI_AWID_WIDTH bound to: 16 - type: integer 
	Parameter G_AXI_AWQOS_INDEX bound to: 77 - type: integer 
	Parameter G_AXI_AWQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWREGION_INDEX bound to: 81 - type: integer 
	Parameter G_AXI_AWREGION_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWUSER_INDEX bound to: 85 - type: integer 
	Parameter G_AXI_AWUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWPAYLOAD_WIDTH bound to: 85 - type: integer 
	Parameter G_AXI_ARADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_ARADDR_WIDTH bound to: 40 - type: integer 
	Parameter G_AXI_ARPROT_INDEX bound to: 40 - type: integer 
	Parameter G_AXI_ARPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARSIZE_INDEX bound to: 43 - type: integer 
	Parameter G_AXI_ARSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARBURST_INDEX bound to: 46 - type: integer 
	Parameter G_AXI_ARBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_ARCACHE_INDEX bound to: 48 - type: integer 
	Parameter G_AXI_ARCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARLEN_INDEX bound to: 52 - type: integer 
	Parameter G_AXI_ARLEN_WIDTH bound to: 8 - type: integer 
	Parameter G_AXI_ARLOCK_INDEX bound to: 60 - type: integer 
	Parameter G_AXI_ARLOCK_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_ARID_INDEX bound to: 61 - type: integer 
	Parameter G_AXI_ARID_WIDTH bound to: 16 - type: integer 
	Parameter G_AXI_ARQOS_INDEX bound to: 77 - type: integer 
	Parameter G_AXI_ARQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARREGION_INDEX bound to: 81 - type: integer 
	Parameter G_AXI_ARREGION_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARUSER_INDEX bound to: 85 - type: integer 
	Parameter G_AXI_ARUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARPAYLOAD_WIDTH bound to: 85 - type: integer 
	Parameter G_AXI_WDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_WDATA_WIDTH bound to: 128 - type: integer 
	Parameter G_AXI_WSTRB_INDEX bound to: 128 - type: integer 
	Parameter G_AXI_WSTRB_WIDTH bound to: 16 - type: integer 
	Parameter G_AXI_WLAST_INDEX bound to: 144 - type: integer 
	Parameter G_AXI_WLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_WID_INDEX bound to: 145 - type: integer 
	Parameter G_AXI_WID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WUSER_INDEX bound to: 145 - type: integer 
	Parameter G_AXI_WUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WPAYLOAD_WIDTH bound to: 145 - type: integer 
	Parameter G_AXI_BRESP_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_BRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_BID_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BID_WIDTH bound to: 16 - type: integer 
	Parameter G_AXI_BUSER_INDEX bound to: 18 - type: integer 
	Parameter G_AXI_BUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BPAYLOAD_WIDTH bound to: 18 - type: integer 
	Parameter G_AXI_RDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_RDATA_WIDTH bound to: 128 - type: integer 
	Parameter G_AXI_RRESP_INDEX bound to: 128 - type: integer 
	Parameter G_AXI_RRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RLAST_INDEX bound to: 130 - type: integer 
	Parameter G_AXI_RLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_RID_INDEX bound to: 131 - type: integer 
	Parameter G_AXI_RID_WIDTH bound to: 16 - type: integer 
	Parameter G_AXI_RUSER_INDEX bound to: 147 - type: integer 
	Parameter G_AXI_RUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RPAYLOAD_WIDTH bound to: 147 - type: integer 
	Parameter C_FAMILY bound to: zynquplus - type: string 
	Parameter C_AXI_PROTOCOL bound to: 0 - type: integer 
	Parameter C_S_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_SUPPORTS_ID bound to: 0 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 64 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 512 - type: integer 
	Parameter C_AXI_SUPPORTS_WRITE bound to: 1 - type: integer 
	Parameter C_AXI_SUPPORTS_READ bound to: 1 - type: integer 
	Parameter C_FIFO_MODE bound to: 0 - type: integer 
	Parameter C_S_AXI_ACLK_RATIO bound to: 1 - type: integer 
	Parameter C_M_AXI_ACLK_RATIO bound to: 2 - type: integer 
	Parameter C_AXI_IS_ACLK_ASYNC bound to: 0 - type: integer 
	Parameter C_MAX_SPLIT_BEATS bound to: 16 - type: integer 
	Parameter C_PACKING_LEVEL bound to: 1 - type: integer 
	Parameter C_SYNCHRONIZER_STAGE bound to: 3 - type: integer 
	Parameter C_S_AXI_BYTES_LOG bound to: 2 - type: integer 
	Parameter C_M_AXI_BYTES_LOG bound to: 6 - type: integer 
	Parameter C_RATIO bound to: 0 - type: integer 
	Parameter C_RATIO_LOG bound to: 0 - type: integer 
	Parameter P_AXI4 bound to: 0 - type: integer 
	Parameter P_AXI3 bound to: 1 - type: integer 
	Parameter P_AXILITE bound to: 2 - type: integer 
	Parameter P_CONVERSION bound to: 2 - type: integer 
	Parameter P_MAX_SPLIT_BEATS bound to: 16 - type: integer 
	Parameter C_FAMILY bound to: zynquplus - type: string 
	Parameter C_AXI_PROTOCOL bound to: 0 - type: integer 
	Parameter C_S_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_SUPPORTS_ID bound to: 0 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 64 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 512 - type: integer 
	Parameter C_AXI_SUPPORTS_WRITE bound to: 1 - type: integer 
	Parameter C_AXI_SUPPORTS_READ bound to: 1 - type: integer 
	Parameter C_FIFO_MODE bound to: 0 - type: integer 
	Parameter C_S_AXI_ACLK_RATIO bound to: 1 - type: integer 
	Parameter C_M_AXI_ACLK_RATIO bound to: 2 - type: integer 
	Parameter C_AXI_IS_ACLK_ASYNC bound to: 0 - type: integer 
	Parameter C_PACKING_LEVEL bound to: 1 - type: integer 
	Parameter C_SYNCHRONIZER_STAGE bound to: 3 - type: integer 
	Parameter C_S_AXI_BYTES_LOG bound to: 2 - type: integer 
	Parameter C_M_AXI_BYTES_LOG bound to: 6 - type: integer 
	Parameter C_RATIO bound to: 16 - type: integer 
	Parameter C_RATIO_LOG bound to: 4 - type: integer 
	Parameter P_BYPASS bound to: 0 - type: integer 
	Parameter P_LIGHTWT bound to: 7 - type: integer 
	Parameter P_FWD_REV bound to: 1 - type: integer 
	Parameter P_CONV_LIGHT_WT bound to: 0 - type: integer 
	Parameter P_AXI4 bound to: 0 - type: integer 
	Parameter C_FIFO_DEPTH_LOG bound to: 5 - type: integer 
	Parameter P_SI_LT_MI bound to: 1'b1 
	Parameter P_ACLK_RATIO bound to: 2 - type: integer 
	Parameter P_NO_FIFO bound to: 0 - type: integer 
	Parameter P_PKTFIFO bound to: 1 - type: integer 
	Parameter P_PKTFIFO_CLK bound to: 2 - type: integer 
	Parameter P_DATAFIFO bound to: 3 - type: integer 
	Parameter P_DATAFIFO_CLK bound to: 4 - type: integer 
	Parameter P_CLK_CONV bound to: 1'b0 
	Parameter C_M_AXI_AW_REGISTER bound to: 0 - type: integer 
	Parameter C_M_AXI_W_REGISTER bound to: 1 - type: integer 
	Parameter C_M_AXI_AR_REGISTER bound to: 0 - type: integer 
	Parameter C_S_AXI_R_REGISTER bound to: 0 - type: integer 
	Parameter C_M_AXI_R_REGISTER bound to: 1 - type: integer 
	Parameter P_RID_QUEUE bound to: 0 - type: integer 
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 512 - type: integer 
	Parameter C_M_AXI_REGISTER bound to: 1 - type: integer 
	Parameter C_PACKING_LEVEL bound to: 1 - type: integer 
	Parameter C_S_AXI_BYTES_LOG bound to: 2 - type: integer 
	Parameter C_M_AXI_BYTES_LOG bound to: 6 - type: integer 
	Parameter C_RATIO bound to: 16 - type: integer 
	Parameter C_RATIO_LOG bound to: 4 - type: integer 
	Parameter C_NEVER_PACK bound to: 0 - type: integer 
	Parameter C_DEFAULT_PACK bound to: 1 - type: integer 
	Parameter C_ALWAYS_PACK bound to: 2 - type: integer 
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_AXI_PROTOCOL bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_SUPPORTS_ID bound to: 0 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 64 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 512 - type: integer 
	Parameter C_M_AXI_REGISTER bound to: 0 - type: integer 
	Parameter C_AXI_CHANNEL bound to: 0 - type: integer 
	Parameter C_PACKING_LEVEL bound to: 1 - type: integer 
	Parameter C_FIFO_MODE bound to: 0 - type: integer 
	Parameter C_ID_QUEUE bound to: 0 - type: integer 
	Parameter C_S_AXI_BYTES_LOG bound to: 2 - type: integer 
	Parameter C_M_AXI_BYTES_LOG bound to: 6 - type: integer 
	Parameter C_S_AXI_NATIVE_SIZE bound to: 3'b010 
	Parameter C_M_AXI_NATIVE_SIZE bound to: 3'b110 
	Parameter C_DOUBLE_LEN bound to: 24'b000000000000000011111111 
	Parameter C_FIX_BURST bound to: 2'b00 
	Parameter C_INCR_BURST bound to: 2'b01 
	Parameter C_WRAP_BURST bound to: 2'b10 
	Parameter C_NEVER_PACK bound to: 0 - type: integer 
	Parameter C_DEFAULT_PACK bound to: 1 - type: integer 
	Parameter C_ALWAYS_PACK bound to: 2 - type: integer 
	Parameter C_FIFO_DEPTH_LOG bound to: 5 - type: integer 
	Parameter C_BURST_BYTES_LOG bound to: 6 - type: integer 
	Parameter C_SI_UNUSED_LOG bound to: 62 - type: integer 
	Parameter C_MI_UNUSED_LOG bound to: 58 - type: integer 
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_ENABLE_S_VALID_CARRY bound to: 1 - type: integer 
	Parameter C_ENABLE_REGISTERED_OUTPUT bound to: 1 - type: integer 
	Parameter C_FIFO_DEPTH_LOG bound to: 5 - type: integer 
	Parameter C_FIFO_WIDTH bound to: 45 - type: integer 
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 512 - type: integer 
	Parameter C_S_AXI_REGISTER bound to: 0 - type: integer 
	Parameter C_PACKING_LEVEL bound to: 1 - type: integer 
	Parameter C_S_AXI_BYTES_LOG bound to: 2 - type: integer 
	Parameter C_M_AXI_BYTES_LOG bound to: 6 - type: integer 
	Parameter C_RATIO bound to: 16 - type: integer 
	Parameter C_RATIO_LOG bound to: 4 - type: integer 
	Parameter C_NEVER_PACK bound to: 0 - type: integer 
	Parameter C_DEFAULT_PACK bound to: 1 - type: integer 
	Parameter C_ALWAYS_PACK bound to: 2 - type: integer 
	Parameter C_FAMILY bound to: zynquplus - type: string 
	Parameter C_AXI_PROTOCOL bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 64 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 512 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_REG_CONFIG_AW bound to: 7 - type: integer 
	Parameter C_REG_CONFIG_W bound to: 1 - type: integer 
	Parameter C_REG_CONFIG_B bound to: 7 - type: integer 
	Parameter C_REG_CONFIG_AR bound to: 7 - type: integer 
	Parameter C_REG_CONFIG_R bound to: 1 - type: integer 
	Parameter C_NUM_SLR_CROSSINGS bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_AW bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_W bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_B bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_AR bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_R bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_AW bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_W bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_B bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_AR bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_R bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_AW bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_W bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_B bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_AR bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_R bound to: 0 - type: integer 
	Parameter C_AXI_SUPPORTS_REGION_SIGNALS bound to: 1 - type: integer 
	Parameter P_FORWARD bound to: 0 - type: integer 
	Parameter P_RESPONSE bound to: 1 - type: integer 
	Parameter G_AXI_AWADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_AWADDR_WIDTH bound to: 64 - type: integer 
	Parameter G_AXI_AWPROT_INDEX bound to: 64 - type: integer 
	Parameter G_AXI_AWPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWSIZE_INDEX bound to: 67 - type: integer 
	Parameter G_AXI_AWSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWBURST_INDEX bound to: 70 - type: integer 
	Parameter G_AXI_AWBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_AWCACHE_INDEX bound to: 72 - type: integer 
	Parameter G_AXI_AWCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWLEN_INDEX bound to: 76 - type: integer 
	Parameter G_AXI_AWLEN_WIDTH bound to: 8 - type: integer 
	Parameter G_AXI_AWLOCK_INDEX bound to: 84 - type: integer 
	Parameter G_AXI_AWLOCK_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_AWID_INDEX bound to: 85 - type: integer 
	Parameter G_AXI_AWID_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_AWQOS_INDEX bound to: 86 - type: integer 
	Parameter G_AXI_AWQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWREGION_INDEX bound to: 90 - type: integer 
	Parameter G_AXI_AWREGION_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWUSER_INDEX bound to: 94 - type: integer 
	Parameter G_AXI_AWUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWPAYLOAD_WIDTH bound to: 94 - type: integer 
	Parameter G_AXI_ARADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_ARADDR_WIDTH bound to: 64 - type: integer 
	Parameter G_AXI_ARPROT_INDEX bound to: 64 - type: integer 
	Parameter G_AXI_ARPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARSIZE_INDEX bound to: 67 - type: integer 
	Parameter G_AXI_ARSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARBURST_INDEX bound to: 70 - type: integer 
	Parameter G_AXI_ARBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_ARCACHE_INDEX bound to: 72 - type: integer 
	Parameter G_AXI_ARCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARLEN_INDEX bound to: 76 - type: integer 
	Parameter G_AXI_ARLEN_WIDTH bound to: 8 - type: integer 
	Parameter G_AXI_ARLOCK_INDEX bound to: 84 - type: integer 
	Parameter G_AXI_ARLOCK_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_ARID_INDEX bound to: 85 - type: integer 
	Parameter G_AXI_ARID_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_ARQOS_INDEX bound to: 86 - type: integer 
	Parameter G_AXI_ARQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARREGION_INDEX bound to: 90 - type: integer 
	Parameter G_AXI_ARREGION_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARUSER_INDEX bound to: 94 - type: integer 
	Parameter G_AXI_ARUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARPAYLOAD_WIDTH bound to: 94 - type: integer 
	Parameter G_AXI_WDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_WDATA_WIDTH bound to: 512 - type: integer 
	Parameter G_AXI_WSTRB_INDEX bound to: 512 - type: integer 
	Parameter G_AXI_WSTRB_WIDTH bound to: 64 - type: integer 
	Parameter G_AXI_WLAST_INDEX bound to: 576 - type: integer 
	Parameter G_AXI_WLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_WID_INDEX bound to: 577 - type: integer 
	Parameter G_AXI_WID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WUSER_INDEX bound to: 577 - type: integer 
	Parameter G_AXI_WUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WPAYLOAD_WIDTH bound to: 577 - type: integer 
	Parameter G_AXI_BRESP_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_BRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_BID_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BID_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_BUSER_INDEX bound to: 3 - type: integer 
	Parameter G_AXI_BUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BPAYLOAD_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_RDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_RDATA_WIDTH bound to: 512 - type: integer 
	Parameter G_AXI_RRESP_INDEX bound to: 512 - type: integer 
	Parameter G_AXI_RRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RLAST_INDEX bound to: 514 - type: integer 
	Parameter G_AXI_RLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_RID_INDEX bound to: 515 - type: integer 
	Parameter G_AXI_RID_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_RUSER_INDEX bound to: 516 - type: integer 
	Parameter G_AXI_RUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RPAYLOAD_WIDTH bound to: 516 - type: integer 
	Parameter C_FAMILY bound to: zynquplus - type: string 
	Parameter C_DATA_WIDTH bound to: 94 - type: integer 
	Parameter C_REG_CONFIG bound to: 7 - type: integer 
	Parameter C_AXI_PROTOCOL bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 64 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 512 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_SUPPORTS_REGION_SIGNALS bound to: 1 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AWPAYLOAD_WIDTH bound to: 94 - type: integer 
	Parameter C_WPAYLOAD_WIDTH bound to: 577 - type: integer 
	Parameter C_BPAYLOAD_WIDTH bound to: 3 - type: integer 
	Parameter C_ARPAYLOAD_WIDTH bound to: 94 - type: integer 
	Parameter C_RPAYLOAD_WIDTH bound to: 516 - type: integer 
	Parameter G_AXI_AWADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_AWADDR_WIDTH bound to: 64 - type: integer 
	Parameter G_AXI_AWPROT_INDEX bound to: 64 - type: integer 
	Parameter G_AXI_AWPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWSIZE_INDEX bound to: 67 - type: integer 
	Parameter G_AXI_AWSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWBURST_INDEX bound to: 70 - type: integer 
	Parameter G_AXI_AWBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_AWCACHE_INDEX bound to: 72 - type: integer 
	Parameter G_AXI_AWCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWLEN_INDEX bound to: 76 - type: integer 
	Parameter G_AXI_AWLEN_WIDTH bound to: 8 - type: integer 
	Parameter G_AXI_AWLOCK_INDEX bound to: 84 - type: integer 
	Parameter G_AXI_AWLOCK_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_AWID_INDEX bound to: 85 - type: integer 
	Parameter G_AXI_AWID_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_AWQOS_INDEX bound to: 86 - type: integer 
	Parameter G_AXI_AWQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWREGION_INDEX bound to: 90 - type: integer 
	Parameter G_AXI_AWREGION_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWUSER_INDEX bound to: 94 - type: integer 
	Parameter G_AXI_AWUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWPAYLOAD_WIDTH bound to: 94 - type: integer 
	Parameter G_AXI_ARADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_ARADDR_WIDTH bound to: 64 - type: integer 
	Parameter G_AXI_ARPROT_INDEX bound to: 64 - type: integer 
	Parameter G_AXI_ARPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARSIZE_INDEX bound to: 67 - type: integer 
	Parameter G_AXI_ARSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARBURST_INDEX bound to: 70 - type: integer 
	Parameter G_AXI_ARBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_ARCACHE_INDEX bound to: 72 - type: integer 
	Parameter G_AXI_ARCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARLEN_INDEX bound to: 76 - type: integer 
	Parameter G_AXI_ARLEN_WIDTH bound to: 8 - type: integer 
	Parameter G_AXI_ARLOCK_INDEX bound to: 84 - type: integer 
	Parameter G_AXI_ARLOCK_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_ARID_INDEX bound to: 85 - type: integer 
	Parameter G_AXI_ARID_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_ARQOS_INDEX bound to: 86 - type: integer 
	Parameter G_AXI_ARQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARREGION_INDEX bound to: 90 - type: integer 
	Parameter G_AXI_ARREGION_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARUSER_INDEX bound to: 94 - type: integer 
	Parameter G_AXI_ARUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARPAYLOAD_WIDTH bound to: 94 - type: integer 
	Parameter G_AXI_WDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_WDATA_WIDTH bound to: 512 - type: integer 
	Parameter G_AXI_WSTRB_INDEX bound to: 512 - type: integer 
	Parameter G_AXI_WSTRB_WIDTH bound to: 64 - type: integer 
	Parameter G_AXI_WLAST_INDEX bound to: 576 - type: integer 
	Parameter G_AXI_WLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_WID_INDEX bound to: 577 - type: integer 
	Parameter G_AXI_WID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WUSER_INDEX bound to: 577 - type: integer 
	Parameter G_AXI_WUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WPAYLOAD_WIDTH bound to: 577 - type: integer 
	Parameter G_AXI_BRESP_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_BRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_BID_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BID_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_BUSER_INDEX bound to: 3 - type: integer 
	Parameter G_AXI_BUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BPAYLOAD_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_RDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_RDATA_WIDTH bound to: 512 - type: integer 
	Parameter G_AXI_RRESP_INDEX bound to: 512 - type: integer 
	Parameter G_AXI_RRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RLAST_INDEX bound to: 514 - type: integer 
	Parameter G_AXI_RLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_RID_INDEX bound to: 515 - type: integer 
	Parameter G_AXI_RID_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_RUSER_INDEX bound to: 516 - type: integer 
	Parameter G_AXI_RUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RPAYLOAD_WIDTH bound to: 516 - type: integer 
	Parameter C_AXI_PROTOCOL bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 64 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 512 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_SUPPORTS_REGION_SIGNALS bound to: 1 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AWPAYLOAD_WIDTH bound to: 94 - type: integer 
	Parameter C_WPAYLOAD_WIDTH bound to: 577 - type: integer 
	Parameter C_BPAYLOAD_WIDTH bound to: 3 - type: integer 
	Parameter C_ARPAYLOAD_WIDTH bound to: 94 - type: integer 
	Parameter C_RPAYLOAD_WIDTH bound to: 516 - type: integer 
	Parameter G_AXI_AWADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_AWADDR_WIDTH bound to: 64 - type: integer 
	Parameter G_AXI_AWPROT_INDEX bound to: 64 - type: integer 
	Parameter G_AXI_AWPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWSIZE_INDEX bound to: 67 - type: integer 
	Parameter G_AXI_AWSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWBURST_INDEX bound to: 70 - type: integer 
	Parameter G_AXI_AWBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_AWCACHE_INDEX bound to: 72 - type: integer 
	Parameter G_AXI_AWCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWLEN_INDEX bound to: 76 - type: integer 
	Parameter G_AXI_AWLEN_WIDTH bound to: 8 - type: integer 
	Parameter G_AXI_AWLOCK_INDEX bound to: 84 - type: integer 
	Parameter G_AXI_AWLOCK_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_AWID_INDEX bound to: 85 - type: integer 
	Parameter G_AXI_AWID_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_AWQOS_INDEX bound to: 86 - type: integer 
	Parameter G_AXI_AWQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWREGION_INDEX bound to: 90 - type: integer 
	Parameter G_AXI_AWREGION_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWUSER_INDEX bound to: 94 - type: integer 
	Parameter G_AXI_AWUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWPAYLOAD_WIDTH bound to: 94 - type: integer 
	Parameter G_AXI_ARADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_ARADDR_WIDTH bound to: 64 - type: integer 
	Parameter G_AXI_ARPROT_INDEX bound to: 64 - type: integer 
	Parameter G_AXI_ARPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARSIZE_INDEX bound to: 67 - type: integer 
	Parameter G_AXI_ARSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARBURST_INDEX bound to: 70 - type: integer 
	Parameter G_AXI_ARBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_ARCACHE_INDEX bound to: 72 - type: integer 
	Parameter G_AXI_ARCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARLEN_INDEX bound to: 76 - type: integer 
	Parameter G_AXI_ARLEN_WIDTH bound to: 8 - type: integer 
	Parameter G_AXI_ARLOCK_INDEX bound to: 84 - type: integer 
	Parameter G_AXI_ARLOCK_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_ARID_INDEX bound to: 85 - type: integer 
	Parameter G_AXI_ARID_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_ARQOS_INDEX bound to: 86 - type: integer 
	Parameter G_AXI_ARQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARREGION_INDEX bound to: 90 - type: integer 
	Parameter G_AXI_ARREGION_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARUSER_INDEX bound to: 94 - type: integer 
	Parameter G_AXI_ARUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARPAYLOAD_WIDTH bound to: 94 - type: integer 
	Parameter G_AXI_WDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_WDATA_WIDTH bound to: 512 - type: integer 
	Parameter G_AXI_WSTRB_INDEX bound to: 512 - type: integer 
	Parameter G_AXI_WSTRB_WIDTH bound to: 64 - type: integer 
	Parameter G_AXI_WLAST_INDEX bound to: 576 - type: integer 
	Parameter G_AXI_WLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_WID_INDEX bound to: 577 - type: integer 
	Parameter G_AXI_WID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WUSER_INDEX bound to: 577 - type: integer 
	Parameter G_AXI_WUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WPAYLOAD_WIDTH bound to: 577 - type: integer 
	Parameter G_AXI_BRESP_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_BRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_BID_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BID_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_BUSER_INDEX bound to: 3 - type: integer 
	Parameter G_AXI_BUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BPAYLOAD_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_RDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_RDATA_WIDTH bound to: 512 - type: integer 
	Parameter G_AXI_RRESP_INDEX bound to: 512 - type: integer 
	Parameter G_AXI_RRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RLAST_INDEX bound to: 514 - type: integer 
	Parameter G_AXI_RLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_RID_INDEX bound to: 515 - type: integer 
	Parameter G_AXI_RID_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_RUSER_INDEX bound to: 516 - type: integer 
	Parameter G_AXI_RUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RPAYLOAD_WIDTH bound to: 516 - type: integer 
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_AXI_PROTOCOL bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_SUPPORTS_ID bound to: 0 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 64 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 512 - type: integer 
	Parameter C_M_AXI_REGISTER bound to: 0 - type: integer 
	Parameter C_AXI_CHANNEL bound to: 1 - type: integer 
	Parameter C_PACKING_LEVEL bound to: 1 - type: integer 
	Parameter C_FIFO_MODE bound to: 0 - type: integer 
	Parameter C_ID_QUEUE bound to: 0 - type: integer 
	Parameter C_S_AXI_BYTES_LOG bound to: 2 - type: integer 
	Parameter C_M_AXI_BYTES_LOG bound to: 6 - type: integer 
	Parameter C_S_AXI_NATIVE_SIZE bound to: 3'b010 
	Parameter C_M_AXI_NATIVE_SIZE bound to: 3'b110 
	Parameter C_DOUBLE_LEN bound to: 24'b000000000000000011111111 
	Parameter C_FIX_BURST bound to: 2'b00 
	Parameter C_INCR_BURST bound to: 2'b01 
	Parameter C_WRAP_BURST bound to: 2'b10 
	Parameter C_NEVER_PACK bound to: 0 - type: integer 
	Parameter C_DEFAULT_PACK bound to: 1 - type: integer 
	Parameter C_ALWAYS_PACK bound to: 2 - type: integer 
	Parameter C_FIFO_DEPTH_LOG bound to: 5 - type: integer 
	Parameter C_BURST_BYTES_LOG bound to: 6 - type: integer 
	Parameter C_SI_UNUSED_LOG bound to: 62 - type: integer 
	Parameter C_MI_UNUSED_LOG bound to: 58 - type: integer 
	Parameter C_FAMILY bound to: zynquplus - type: string 
	Parameter C_AXI_PROTOCOL bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 64 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_REG_CONFIG_AW bound to: 7 - type: integer 
	Parameter C_REG_CONFIG_W bound to: 1 - type: integer 
	Parameter C_REG_CONFIG_B bound to: 7 - type: integer 
	Parameter C_REG_CONFIG_AR bound to: 7 - type: integer 
	Parameter C_REG_CONFIG_R bound to: 1 - type: integer 
	Parameter C_NUM_SLR_CROSSINGS bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_AW bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_W bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_B bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_AR bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_R bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_AW bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_W bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_B bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_AR bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_R bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_AW bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_W bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_B bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_AR bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_R bound to: 0 - type: integer 
	Parameter C_AXI_SUPPORTS_REGION_SIGNALS bound to: 1 - type: integer 
	Parameter P_FORWARD bound to: 0 - type: integer 
	Parameter P_RESPONSE bound to: 1 - type: integer 
	Parameter G_AXI_AWADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_AWADDR_WIDTH bound to: 64 - type: integer 
	Parameter G_AXI_AWPROT_INDEX bound to: 64 - type: integer 
	Parameter G_AXI_AWPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWSIZE_INDEX bound to: 67 - type: integer 
	Parameter G_AXI_AWSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWBURST_INDEX bound to: 70 - type: integer 
	Parameter G_AXI_AWBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_AWCACHE_INDEX bound to: 72 - type: integer 
	Parameter G_AXI_AWCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWLEN_INDEX bound to: 76 - type: integer 
	Parameter G_AXI_AWLEN_WIDTH bound to: 8 - type: integer 
	Parameter G_AXI_AWLOCK_INDEX bound to: 84 - type: integer 
	Parameter G_AXI_AWLOCK_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_AWID_INDEX bound to: 85 - type: integer 
	Parameter G_AXI_AWID_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_AWQOS_INDEX bound to: 86 - type: integer 
	Parameter G_AXI_AWQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWREGION_INDEX bound to: 90 - type: integer 
	Parameter G_AXI_AWREGION_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWUSER_INDEX bound to: 94 - type: integer 
	Parameter G_AXI_AWUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWPAYLOAD_WIDTH bound to: 94 - type: integer 
	Parameter G_AXI_ARADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_ARADDR_WIDTH bound to: 64 - type: integer 
	Parameter G_AXI_ARPROT_INDEX bound to: 64 - type: integer 
	Parameter G_AXI_ARPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARSIZE_INDEX bound to: 67 - type: integer 
	Parameter G_AXI_ARSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARBURST_INDEX bound to: 70 - type: integer 
	Parameter G_AXI_ARBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_ARCACHE_INDEX bound to: 72 - type: integer 
	Parameter G_AXI_ARCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARLEN_INDEX bound to: 76 - type: integer 
	Parameter G_AXI_ARLEN_WIDTH bound to: 8 - type: integer 
	Parameter G_AXI_ARLOCK_INDEX bound to: 84 - type: integer 
	Parameter G_AXI_ARLOCK_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_ARID_INDEX bound to: 85 - type: integer 
	Parameter G_AXI_ARID_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_ARQOS_INDEX bound to: 86 - type: integer 
	Parameter G_AXI_ARQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARREGION_INDEX bound to: 90 - type: integer 
	Parameter G_AXI_ARREGION_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARUSER_INDEX bound to: 94 - type: integer 
	Parameter G_AXI_ARUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARPAYLOAD_WIDTH bound to: 94 - type: integer 
	Parameter G_AXI_WDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_WDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_WLAST_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_WID_INDEX bound to: 37 - type: integer 
	Parameter G_AXI_WID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WUSER_INDEX bound to: 37 - type: integer 
	Parameter G_AXI_WUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WPAYLOAD_WIDTH bound to: 37 - type: integer 
	Parameter G_AXI_BRESP_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_BRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_BID_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BID_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_BUSER_INDEX bound to: 3 - type: integer 
	Parameter G_AXI_BUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BPAYLOAD_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_RDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_RDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RLAST_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_RID_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_RID_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_RUSER_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_RUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RPAYLOAD_WIDTH bound to: 36 - type: integer 
	Parameter C_FAMILY bound to: zynquplus - type: string 
	Parameter C_DATA_WIDTH bound to: 37 - type: integer 
	Parameter C_REG_CONFIG bound to: 1 - type: integer 
	Parameter C_FAMILY bound to: zynquplus - type: string 
	Parameter C_DATA_WIDTH bound to: 36 - type: integer 
	Parameter C_REG_CONFIG bound to: 1 - type: integer 
	Parameter C_AXI_PROTOCOL bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 64 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_SUPPORTS_REGION_SIGNALS bound to: 1 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AWPAYLOAD_WIDTH bound to: 94 - type: integer 
	Parameter C_WPAYLOAD_WIDTH bound to: 37 - type: integer 
	Parameter C_BPAYLOAD_WIDTH bound to: 3 - type: integer 
	Parameter C_ARPAYLOAD_WIDTH bound to: 94 - type: integer 
	Parameter C_RPAYLOAD_WIDTH bound to: 36 - type: integer 
	Parameter G_AXI_AWADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_AWADDR_WIDTH bound to: 64 - type: integer 
	Parameter G_AXI_AWPROT_INDEX bound to: 64 - type: integer 
	Parameter G_AXI_AWPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWSIZE_INDEX bound to: 67 - type: integer 
	Parameter G_AXI_AWSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWBURST_INDEX bound to: 70 - type: integer 
	Parameter G_AXI_AWBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_AWCACHE_INDEX bound to: 72 - type: integer 
	Parameter G_AXI_AWCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWLEN_INDEX bound to: 76 - type: integer 
	Parameter G_AXI_AWLEN_WIDTH bound to: 8 - type: integer 
	Parameter G_AXI_AWLOCK_INDEX bound to: 84 - type: integer 
	Parameter G_AXI_AWLOCK_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_AWID_INDEX bound to: 85 - type: integer 
	Parameter G_AXI_AWID_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_AWQOS_INDEX bound to: 86 - type: integer 
	Parameter G_AXI_AWQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWREGION_INDEX bound to: 90 - type: integer 
	Parameter G_AXI_AWREGION_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWUSER_INDEX bound to: 94 - type: integer 
	Parameter G_AXI_AWUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWPAYLOAD_WIDTH bound to: 94 - type: integer 
	Parameter G_AXI_ARADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_ARADDR_WIDTH bound to: 64 - type: integer 
	Parameter G_AXI_ARPROT_INDEX bound to: 64 - type: integer 
	Parameter G_AXI_ARPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARSIZE_INDEX bound to: 67 - type: integer 
	Parameter G_AXI_ARSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARBURST_INDEX bound to: 70 - type: integer 
	Parameter G_AXI_ARBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_ARCACHE_INDEX bound to: 72 - type: integer 
	Parameter G_AXI_ARCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARLEN_INDEX bound to: 76 - type: integer 
	Parameter G_AXI_ARLEN_WIDTH bound to: 8 - type: integer 
	Parameter G_AXI_ARLOCK_INDEX bound to: 84 - type: integer 
	Parameter G_AXI_ARLOCK_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_ARID_INDEX bound to: 85 - type: integer 
	Parameter G_AXI_ARID_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_ARQOS_INDEX bound to: 86 - type: integer 
	Parameter G_AXI_ARQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARREGION_INDEX bound to: 90 - type: integer 
	Parameter G_AXI_ARREGION_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARUSER_INDEX bound to: 94 - type: integer 
	Parameter G_AXI_ARUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARPAYLOAD_WIDTH bound to: 94 - type: integer 
	Parameter G_AXI_WDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_WDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_WLAST_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_WID_INDEX bound to: 37 - type: integer 
	Parameter G_AXI_WID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WUSER_INDEX bound to: 37 - type: integer 
	Parameter G_AXI_WUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WPAYLOAD_WIDTH bound to: 37 - type: integer 
	Parameter G_AXI_BRESP_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_BRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_BID_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BID_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_BUSER_INDEX bound to: 3 - type: integer 
	Parameter G_AXI_BUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BPAYLOAD_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_RDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_RDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RLAST_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_RID_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_RID_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_RUSER_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_RUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RPAYLOAD_WIDTH bound to: 36 - type: integer 
	Parameter C_AXI_PROTOCOL bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 64 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_SUPPORTS_REGION_SIGNALS bound to: 1 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AWPAYLOAD_WIDTH bound to: 94 - type: integer 
	Parameter C_WPAYLOAD_WIDTH bound to: 37 - type: integer 
	Parameter C_BPAYLOAD_WIDTH bound to: 3 - type: integer 
	Parameter C_ARPAYLOAD_WIDTH bound to: 94 - type: integer 
	Parameter C_RPAYLOAD_WIDTH bound to: 36 - type: integer 
	Parameter G_AXI_AWADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_AWADDR_WIDTH bound to: 64 - type: integer 
	Parameter G_AXI_AWPROT_INDEX bound to: 64 - type: integer 
	Parameter G_AXI_AWPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWSIZE_INDEX bound to: 67 - type: integer 
	Parameter G_AXI_AWSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWBURST_INDEX bound to: 70 - type: integer 
	Parameter G_AXI_AWBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_AWCACHE_INDEX bound to: 72 - type: integer 
	Parameter G_AXI_AWCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWLEN_INDEX bound to: 76 - type: integer 
	Parameter G_AXI_AWLEN_WIDTH bound to: 8 - type: integer 
	Parameter G_AXI_AWLOCK_INDEX bound to: 84 - type: integer 
	Parameter G_AXI_AWLOCK_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_AWID_INDEX bound to: 85 - type: integer 
	Parameter G_AXI_AWID_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_AWQOS_INDEX bound to: 86 - type: integer 
	Parameter G_AXI_AWQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWREGION_INDEX bound to: 90 - type: integer 
	Parameter G_AXI_AWREGION_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWUSER_INDEX bound to: 94 - type: integer 
	Parameter G_AXI_AWUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWPAYLOAD_WIDTH bound to: 94 - type: integer 
	Parameter G_AXI_ARADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_ARADDR_WIDTH bound to: 64 - type: integer 
	Parameter G_AXI_ARPROT_INDEX bound to: 64 - type: integer 
	Parameter G_AXI_ARPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARSIZE_INDEX bound to: 67 - type: integer 
	Parameter G_AXI_ARSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARBURST_INDEX bound to: 70 - type: integer 
	Parameter G_AXI_ARBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_ARCACHE_INDEX bound to: 72 - type: integer 
	Parameter G_AXI_ARCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARLEN_INDEX bound to: 76 - type: integer 
	Parameter G_AXI_ARLEN_WIDTH bound to: 8 - type: integer 
	Parameter G_AXI_ARLOCK_INDEX bound to: 84 - type: integer 
	Parameter G_AXI_ARLOCK_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_ARID_INDEX bound to: 85 - type: integer 
	Parameter G_AXI_ARID_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_ARQOS_INDEX bound to: 86 - type: integer 
	Parameter G_AXI_ARQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARREGION_INDEX bound to: 90 - type: integer 
	Parameter G_AXI_ARREGION_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARUSER_INDEX bound to: 94 - type: integer 
	Parameter G_AXI_ARUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARPAYLOAD_WIDTH bound to: 94 - type: integer 
	Parameter G_AXI_WDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_WDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_WLAST_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_WID_INDEX bound to: 37 - type: integer 
	Parameter G_AXI_WID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WUSER_INDEX bound to: 37 - type: integer 
	Parameter G_AXI_WUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WPAYLOAD_WIDTH bound to: 37 - type: integer 
	Parameter G_AXI_BRESP_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_BRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_BID_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BID_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_BUSER_INDEX bound to: 3 - type: integer 
	Parameter G_AXI_BUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BPAYLOAD_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_RDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_RDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RLAST_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_RID_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_RID_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_RUSER_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_RUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RPAYLOAD_WIDTH bound to: 36 - type: integer 
	Parameter C_FAMILY bound to: zynquplus - type: string 
	Parameter C_NUM_SLAVE_SLOTS bound to: 3 - type: integer 
	Parameter C_NUM_MASTER_SLOTS bound to: 1 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 2 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 64 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 512 - type: integer 
	Parameter C_AXI_PROTOCOL bound to: 0 - type: integer 
	Parameter C_NUM_ADDR_RANGES bound to: 1 - type: integer 
	Parameter C_M_AXI_BASE_ADDR bound to: 64'b0000000000000000000000000000010000000000000000000000000000000000 
	Parameter C_M_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_BASE_ID bound to: 96'b000000000000000000000000000000100000000000000000000000000000000100000000000000000000000000000000 
	Parameter C_S_AXI_THREAD_ID_WIDTH bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_WRITE_CONNECTIVITY bound to: 7 - type: integer 
	Parameter C_M_AXI_READ_CONNECTIVITY bound to: 7 - type: integer 
	Parameter C_R_REGISTER bound to: 0 - type: integer 
	Parameter C_S_AXI_SINGLE_THREAD bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_S_AXI_WRITE_ACCEPTANCE bound to: 96'b000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000001000 
	Parameter C_S_AXI_READ_ACCEPTANCE bound to: 96'b000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000001000 
	Parameter C_M_AXI_WRITE_ISSUING bound to: 8 - type: integer 
	Parameter C_M_AXI_READ_ISSUING bound to: 8 - type: integer 
	Parameter C_S_AXI_ARB_PRIORITY bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_M_AXI_SECURE bound to: 0 - type: integer 
	Parameter C_CONNECTIVITY_MODE bound to: 1 - type: integer 
	Parameter P_ONES bound to: 65'b11111111111111111111111111111111111111111111111111111111111111111 
	Parameter P_S_AXI_BASE_ID bound to: 192'b000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000 
	Parameter P_S_AXI_HIGH_ID bound to: 192'b000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000 
	Parameter P_AXI4 bound to: 0 - type: integer 
	Parameter P_AXI3 bound to: 1 - type: integer 
	Parameter P_AXILITE bound to: 2 - type: integer 
	Parameter P_AXILITE_SIZE bound to: 3'b010 
	Parameter P_INCR bound to: 2'b01 
	Parameter P_M_AXI_SUPPORTS_WRITE bound to: 1'b1 
	Parameter P_M_AXI_SUPPORTS_READ bound to: 1'b1 
	Parameter P_S_AXI_SUPPORTS_WRITE bound to: 3'b111 
	Parameter P_S_AXI_SUPPORTS_READ bound to: 3'b111 
	Parameter C_DEBUG bound to: 1 - type: integer 
	Parameter P_RANGE_CHECK bound to: 1 - type: integer 
	Parameter P_ADDR_DECODE bound to: 1 - type: integer 
	Parameter P_M_AXI_ERR_MODE bound to: 32'b00000000000000000000000000000000 
	Parameter P_LEN bound to: 8 - type: integer 
	Parameter P_LOCK bound to: 1 - type: integer 
	Parameter P_FAMILY bound to: rtl - type: string 
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_NUM_SLAVE_SLOTS bound to: 3 - type: integer 
	Parameter C_NUM_MASTER_SLOTS bound to: 1 - type: integer 
	Parameter C_NUM_ADDR_RANGES bound to: 1 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 2 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 64 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 512 - type: integer 
	Parameter C_AXI_PROTOCOL bound to: 0 - type: integer 
	Parameter C_M_AXI_BASE_ADDR bound to: 64'b0000000000000000000000000000010000000000000000000000000000000000 
	Parameter C_M_AXI_HIGH_ADDR bound to: 64'b0000000000000000000000000000010011111111111111111111111111111111 
	Parameter C_S_AXI_BASE_ID bound to: 192'b000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_S_AXI_HIGH_ID bound to: 192'b000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_S_AXI_THREAD_ID_WIDTH bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_S_AXI_SUPPORTS_WRITE bound to: 3'b111 
	Parameter C_S_AXI_SUPPORTS_READ bound to: 3'b111 
	Parameter C_M_AXI_SUPPORTS_WRITE bound to: 1'b1 
	Parameter C_M_AXI_SUPPORTS_READ bound to: 1'b1 
	Parameter C_M_AXI_WRITE_CONNECTIVITY bound to: 7 - type: integer 
	Parameter C_M_AXI_READ_CONNECTIVITY bound to: 7 - type: integer 
	Parameter C_S_AXI_SINGLE_THREAD bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_S_AXI_WRITE_ACCEPTANCE bound to: 96'b000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000001000 
	Parameter C_S_AXI_READ_ACCEPTANCE bound to: 96'b000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000001000 
	Parameter C_M_AXI_WRITE_ISSUING bound to: 8 - type: integer 
	Parameter C_M_AXI_READ_ISSUING bound to: 8 - type: integer 
	Parameter C_S_AXI_ARB_PRIORITY bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_M_AXI_SECURE bound to: 0 - type: integer 
	Parameter C_M_AXI_ERR_MODE bound to: 32'b00000000000000000000000000000000 
	Parameter C_RANGE_CHECK bound to: 1 - type: integer 
	Parameter C_ADDR_DECODE bound to: 1 - type: integer 
	Parameter C_W_ISSUE_WIDTH bound to: 64'b0000000000000000000000000000000000000000000000000000000000000011 
	Parameter C_R_ISSUE_WIDTH bound to: 64'b0000000000000000000000000000000000000000000000000000000000000011 
	Parameter C_W_ACCEPT_WIDTH bound to: 96'b000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000011 
	Parameter C_R_ACCEPT_WIDTH bound to: 96'b000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000011 
	Parameter C_DEBUG bound to: 1 - type: integer 
	Parameter P_AXI4 bound to: 0 - type: integer 
	Parameter P_AXI3 bound to: 1 - type: integer 
	Parameter P_AXILITE bound to: 2 - type: integer 
	Parameter P_WRITE bound to: 0 - type: integer 
	Parameter P_READ bound to: 1 - type: integer 
	Parameter P_NUM_MASTER_SLOTS_LOG bound to: 0 - type: integer 
	Parameter P_NUM_SLAVE_SLOTS_LOG bound to: 2 - type: integer 
	Parameter P_AXI_WID_WIDTH bound to: 1 - type: integer 
	Parameter P_ST_AWMESG_WIDTH bound to: 11 - type: integer 
	Parameter P_AA_AWMESG_WIDTH bound to: 97 - type: integer 
	Parameter P_ST_ARMESG_WIDTH bound to: 11 - type: integer 
	Parameter P_AA_ARMESG_WIDTH bound to: 97 - type: integer 
	Parameter P_ST_BMESG_WIDTH bound to: 3 - type: integer 
	Parameter P_ST_RMESG_WIDTH bound to: 515 - type: integer 
	Parameter P_WR_WMESG_WIDTH bound to: 578 - type: integer 
	Parameter P_BYPASS bound to: 0 - type: integer 
	Parameter P_FWD_REV bound to: 1 - type: integer 
	Parameter P_SIMPLE bound to: 7 - type: integer 
	Parameter P_M_AXI_SUPPORTS_READ bound to: 2'b11 
	Parameter P_M_AXI_SUPPORTS_WRITE bound to: 2'b11 
	Parameter P_M_AXI_WRITE_CONNECTIVITY bound to: 64'b1111111111111111111111111111111100000000000000000000000000000111 
	Parameter P_M_AXI_READ_CONNECTIVITY bound to: 64'b1111111111111111111111111111111100000000000000000000000000000111 
	Parameter P_S_AXI_WRITE_CONNECTIVITY bound to: 96'b111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111 
	Parameter P_S_AXI_READ_CONNECTIVITY bound to: 96'b111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111 
	Parameter P_M_AXI_READ_ISSUING bound to: 64'b0000000000000000000000000000000100000000000000000000000000001000 
	Parameter P_M_AXI_WRITE_ISSUING bound to: 64'b0000000000000000000000000000000100000000000000000000000000001000 
	Parameter P_DECERR bound to: 2'b11 
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_SI bound to: 0 - type: integer 
	Parameter C_DIR bound to: 1 - type: integer 
	Parameter C_NUM_ADDR_RANGES bound to: 1 - type: integer 
	Parameter C_NUM_M bound to: 1 - type: integer 
	Parameter C_NUM_M_LOG bound to: 0 - type: integer 
	Parameter C_ACCEPTANCE bound to: 8 - type: integer 
	Parameter C_ACCEPTANCE_LOG bound to: 3 - type: integer 
	Parameter C_ID_WIDTH bound to: 2 - type: integer 
	Parameter C_THREAD_ID_WIDTH bound to: 0 - type: integer 
	Parameter C_ADDR_WIDTH bound to: 64 - type: integer 
	Parameter C_AMESG_WIDTH bound to: 11 - type: integer 
	Parameter C_RMESG_WIDTH bound to: 515 - type: integer 
	Parameter C_BASE_ID bound to: 2'b00 
	Parameter C_HIGH_ID bound to: 2'b00 
	Parameter C_BASE_ADDR bound to: 64'b0000000000000000000000000000010000000000000000000000000000000000 
	Parameter C_HIGH_ADDR bound to: 64'b0000000000000000000000000000010011111111111111111111111111111111 
	Parameter C_SINGLE_THREAD bound to: 0 - type: integer 
	Parameter C_TARGET_QUAL bound to: 1'b1 
	Parameter C_M_AXI_SECURE bound to: 0 - type: integer 
	Parameter C_RANGE_CHECK bound to: 1 - type: integer 
	Parameter C_ADDR_DECODE bound to: 1 - type: integer 
	Parameter C_ERR_MODE bound to: 32'b00000000000000000000000000000000 
	Parameter C_DEBUG bound to: 1 - type: integer 
	Parameter P_WRITE bound to: 0 - type: integer 
	Parameter P_READ bound to: 1 - type: integer 
	Parameter P_RMUX_MESG_WIDTH bound to: 518 - type: integer 
	Parameter P_AXILITE_ERRMODE bound to: 1 - type: integer 
	Parameter P_NONSECURE_BIT bound to: 1 - type: integer 
	Parameter P_NUM_M_LOG_M1 bound to: 1 - type: integer 
	Parameter P_M_AXILITE bound to: 1'b0 
	Parameter P_FIXED bound to: 2'b00 
	Parameter P_NUM_M_DE_LOG bound to: 1 - type: integer 
	Parameter P_THREAD_ID_WIDTH_M1 bound to: 1 - type: integer 
	Parameter P_NUM_ID_VAL bound to: 1 - type: integer 
	Parameter P_NUM_THREADS bound to: 1 - type: integer 
	Parameter P_M_SECURE_MASK bound to: 1'b0 
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_NUM_TARGETS bound to: 1 - type: integer 
	Parameter C_NUM_TARGETS_LOG bound to: 1 - type: integer 
	Parameter C_NUM_RANGES bound to: 1 - type: integer 
	Parameter C_ADDR_WIDTH bound to: 64 - type: integer 
	Parameter C_TARGET_ENC bound to: 1 - type: integer 
	Parameter C_TARGET_HOT bound to: 1 - type: integer 
	Parameter C_REGION_ENC bound to: 1 - type: integer 
	Parameter C_BASE_ADDR bound to: 64'b0000000000000000000000000000010000000000000000000000000000000000 
	Parameter C_HIGH_ADDR bound to: 64'b0000000000000000000000000000010011111111111111111111111111111111 
	Parameter C_TARGET_QUAL bound to: 2'b01 
	Parameter C_RESOLUTION bound to: 2 - type: integer 
	Parameter C_COMPARATOR_THRESHOLD bound to: 6 - type: integer 
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_FIFO_WIDTH bound to: 8 - type: integer 
	Parameter C_MAX_CTRL_FANOUT bound to: 33 - type: integer 
	Parameter C_FIFO_DEPTH_LOG bound to: 4 - type: integer 
	Parameter C_USE_FULL bound to: 0 - type: integer 
	Parameter P_FIFO_DEPTH_LOG bound to: 4 - type: integer 
	Parameter P_EMPTY bound to: 4'b1111 
	Parameter P_ALMOSTEMPTY bound to: 4'b0000 
	Parameter P_ALMOSTFULL_TEMP bound to: 5'b11110 
	Parameter P_ALMOSTFULL bound to: 4'b1110 
	Parameter P_NUM_REPS bound to: 1 - type: integer 
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_RATIO bound to: 2 - type: integer 
	Parameter C_SEL_WIDTH bound to: 1 - type: integer 
	Parameter C_DATA_WIDTH bound to: 518 - type: integer 
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_SI bound to: 0 - type: integer 
	Parameter C_DIR bound to: 0 - type: integer 
	Parameter C_NUM_ADDR_RANGES bound to: 1 - type: integer 
	Parameter C_NUM_M bound to: 1 - type: integer 
	Parameter C_NUM_M_LOG bound to: 0 - type: integer 
	Parameter C_ACCEPTANCE bound to: 8 - type: integer 
	Parameter C_ACCEPTANCE_LOG bound to: 3 - type: integer 
	Parameter C_ID_WIDTH bound to: 2 - type: integer 
	Parameter C_THREAD_ID_WIDTH bound to: 0 - type: integer 
	Parameter C_ADDR_WIDTH bound to: 64 - type: integer 
	Parameter C_AMESG_WIDTH bound to: 11 - type: integer 
	Parameter C_RMESG_WIDTH bound to: 3 - type: integer 
	Parameter C_BASE_ID bound to: 2'b00 
	Parameter C_HIGH_ID bound to: 2'b00 
	Parameter C_BASE_ADDR bound to: 64'b0000000000000000000000000000010000000000000000000000000000000000 
	Parameter C_HIGH_ADDR bound to: 64'b0000000000000000000000000000010011111111111111111111111111111111 
	Parameter C_SINGLE_THREAD bound to: 0 - type: integer 
	Parameter C_TARGET_QUAL bound to: 1'b1 
	Parameter C_M_AXI_SECURE bound to: 0 - type: integer 
	Parameter C_RANGE_CHECK bound to: 1 - type: integer 
	Parameter C_ADDR_DECODE bound to: 1 - type: integer 
	Parameter C_ERR_MODE bound to: 32'b00000000000000000000000000000000 
	Parameter C_DEBUG bound to: 1 - type: integer 
	Parameter P_WRITE bound to: 0 - type: integer 
	Parameter P_READ bound to: 1 - type: integer 
	Parameter P_RMUX_MESG_WIDTH bound to: 6 - type: integer 
	Parameter P_AXILITE_ERRMODE bound to: 1 - type: integer 
	Parameter P_NONSECURE_BIT bound to: 1 - type: integer 
	Parameter P_NUM_M_LOG_M1 bound to: 1 - type: integer 
	Parameter P_M_AXILITE bound to: 1'b0 
	Parameter P_FIXED bound to: 2'b00 
	Parameter P_NUM_M_DE_LOG bound to: 1 - type: integer 
	Parameter P_THREAD_ID_WIDTH_M1 bound to: 1 - type: integer 
	Parameter P_NUM_ID_VAL bound to: 1 - type: integer 
	Parameter P_NUM_THREADS bound to: 1 - type: integer 
	Parameter P_M_SECURE_MASK bound to: 1'b0 
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_RATIO bound to: 2 - type: integer 
	Parameter C_SEL_WIDTH bound to: 1 - type: integer 
	Parameter C_DATA_WIDTH bound to: 6 - type: integer 
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_WMESG_WIDTH bound to: 578 - type: integer 
	Parameter C_NUM_MASTER_SLOTS bound to: 2 - type: integer 
	Parameter C_SELECT_WIDTH bound to: 1 - type: integer 
	Parameter C_FIFO_DEPTH_LOG bound to: 3 - type: integer 
	Parameter P_FIFO_DEPTH_LOG bound to: 3 - type: integer 
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_FIFO_WIDTH bound to: 1 - type: integer 
	Parameter C_MAX_CTRL_FANOUT bound to: 33 - type: integer 
	Parameter C_FIFO_DEPTH_LOG bound to: 3 - type: integer 
	Parameter C_USE_FULL bound to: 1 - type: integer 
	Parameter P_FIFO_DEPTH_LOG bound to: 3 - type: integer 
	Parameter P_EMPTY bound to: 3'b111 
	Parameter P_ALMOSTEMPTY bound to: 3'b000 
	Parameter P_ALMOSTFULL_TEMP bound to: 4'b1110 
	Parameter P_ALMOSTFULL bound to: 3'b110 
	Parameter P_NUM_REPS bound to: 1 - type: integer 
	Parameter ZERO bound to: 2'b10 
	Parameter ONE bound to: 2'b11 
	Parameter TWO bound to: 2'b01 
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_A_WIDTH bound to: 3 - type: integer 
	Parameter P_SRLASIZE bound to: 5 - type: integer 
	Parameter P_SRLDEPTH bound to: 32 - type: integer 
	Parameter P_NUMSRLS bound to: 1 - type: integer 
	Parameter P_SHIFT_DEPTH bound to: 8 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/d114/hdl/axi_data_fifo_v2_1_vl_rfs.v:986]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_SI bound to: 1 - type: integer 
	Parameter C_DIR bound to: 1 - type: integer 
	Parameter C_NUM_ADDR_RANGES bound to: 1 - type: integer 
	Parameter C_NUM_M bound to: 1 - type: integer 
	Parameter C_NUM_M_LOG bound to: 0 - type: integer 
	Parameter C_ACCEPTANCE bound to: 2 - type: integer 
	Parameter C_ACCEPTANCE_LOG bound to: 1 - type: integer 
	Parameter C_ID_WIDTH bound to: 2 - type: integer 
	Parameter C_THREAD_ID_WIDTH bound to: 0 - type: integer 
	Parameter C_ADDR_WIDTH bound to: 64 - type: integer 
	Parameter C_AMESG_WIDTH bound to: 11 - type: integer 
	Parameter C_RMESG_WIDTH bound to: 515 - type: integer 
	Parameter C_BASE_ID bound to: 2'b01 
	Parameter C_HIGH_ID bound to: 2'b01 
	Parameter C_BASE_ADDR bound to: 64'b0000000000000000000000000000010000000000000000000000000000000000 
	Parameter C_HIGH_ADDR bound to: 64'b0000000000000000000000000000010011111111111111111111111111111111 
	Parameter C_SINGLE_THREAD bound to: 0 - type: integer 
	Parameter C_TARGET_QUAL bound to: 1'b1 
	Parameter C_M_AXI_SECURE bound to: 0 - type: integer 
	Parameter C_RANGE_CHECK bound to: 1 - type: integer 
	Parameter C_ADDR_DECODE bound to: 1 - type: integer 
	Parameter C_ERR_MODE bound to: 32'b00000000000000000000000000000000 
	Parameter C_DEBUG bound to: 1 - type: integer 
	Parameter P_WRITE bound to: 0 - type: integer 
	Parameter P_READ bound to: 1 - type: integer 
	Parameter P_RMUX_MESG_WIDTH bound to: 518 - type: integer 
	Parameter P_AXILITE_ERRMODE bound to: 1 - type: integer 
	Parameter P_NONSECURE_BIT bound to: 1 - type: integer 
	Parameter P_NUM_M_LOG_M1 bound to: 1 - type: integer 
	Parameter P_M_AXILITE bound to: 1'b0 
	Parameter P_FIXED bound to: 2'b00 
	Parameter P_NUM_M_DE_LOG bound to: 1 - type: integer 
	Parameter P_THREAD_ID_WIDTH_M1 bound to: 1 - type: integer 
	Parameter P_NUM_ID_VAL bound to: 1 - type: integer 
	Parameter P_NUM_THREADS bound to: 1 - type: integer 
	Parameter P_M_SECURE_MASK bound to: 1'b0 
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_SI bound to: 1 - type: integer 
	Parameter C_DIR bound to: 0 - type: integer 
	Parameter C_NUM_ADDR_RANGES bound to: 1 - type: integer 
	Parameter C_NUM_M bound to: 1 - type: integer 
	Parameter C_NUM_M_LOG bound to: 0 - type: integer 
	Parameter C_ACCEPTANCE bound to: 2 - type: integer 
	Parameter C_ACCEPTANCE_LOG bound to: 1 - type: integer 
	Parameter C_ID_WIDTH bound to: 2 - type: integer 
	Parameter C_THREAD_ID_WIDTH bound to: 0 - type: integer 
	Parameter C_ADDR_WIDTH bound to: 64 - type: integer 
	Parameter C_AMESG_WIDTH bound to: 11 - type: integer 
	Parameter C_RMESG_WIDTH bound to: 3 - type: integer 
	Parameter C_BASE_ID bound to: 2'b01 
	Parameter C_HIGH_ID bound to: 2'b01 
	Parameter C_BASE_ADDR bound to: 64'b0000000000000000000000000000010000000000000000000000000000000000 
	Parameter C_HIGH_ADDR bound to: 64'b0000000000000000000000000000010011111111111111111111111111111111 
	Parameter C_SINGLE_THREAD bound to: 0 - type: integer 
	Parameter C_TARGET_QUAL bound to: 1'b1 
	Parameter C_M_AXI_SECURE bound to: 0 - type: integer 
	Parameter C_RANGE_CHECK bound to: 1 - type: integer 
	Parameter C_ADDR_DECODE bound to: 1 - type: integer 
	Parameter C_ERR_MODE bound to: 32'b00000000000000000000000000000000 
	Parameter C_DEBUG bound to: 1 - type: integer 
	Parameter P_WRITE bound to: 0 - type: integer 
	Parameter P_READ bound to: 1 - type: integer 
	Parameter P_RMUX_MESG_WIDTH bound to: 6 - type: integer 
	Parameter P_AXILITE_ERRMODE bound to: 1 - type: integer 
	Parameter P_NONSECURE_BIT bound to: 1 - type: integer 
	Parameter P_NUM_M_LOG_M1 bound to: 1 - type: integer 
	Parameter P_M_AXILITE bound to: 1'b0 
	Parameter P_FIXED bound to: 2'b00 
	Parameter P_NUM_M_DE_LOG bound to: 1 - type: integer 
	Parameter P_THREAD_ID_WIDTH_M1 bound to: 1 - type: integer 
	Parameter P_NUM_ID_VAL bound to: 1 - type: integer 
	Parameter P_NUM_THREADS bound to: 1 - type: integer 
	Parameter P_M_SECURE_MASK bound to: 1'b0 
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_WMESG_WIDTH bound to: 578 - type: integer 
	Parameter C_NUM_MASTER_SLOTS bound to: 2 - type: integer 
	Parameter C_SELECT_WIDTH bound to: 1 - type: integer 
	Parameter C_FIFO_DEPTH_LOG bound to: 1 - type: integer 
	Parameter P_FIFO_DEPTH_LOG bound to: 1 - type: integer 
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_FIFO_WIDTH bound to: 1 - type: integer 
	Parameter C_MAX_CTRL_FANOUT bound to: 33 - type: integer 
	Parameter C_FIFO_DEPTH_LOG bound to: 1 - type: integer 
	Parameter C_USE_FULL bound to: 1 - type: integer 
	Parameter P_FIFO_DEPTH_LOG bound to: 2 - type: integer 
	Parameter P_EMPTY bound to: 2'b11 
	Parameter P_ALMOSTEMPTY bound to: 2'b00 
	Parameter P_ALMOSTFULL_TEMP bound to: 3'b110 
	Parameter P_ALMOSTFULL bound to: 2'b10 
	Parameter P_NUM_REPS bound to: 1 - type: integer 
	Parameter ZERO bound to: 2'b10 
	Parameter ONE bound to: 2'b11 
	Parameter TWO bound to: 2'b01 
INFO: [Synth 8-155] case statement is not full and has no default [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/d114/hdl/axi_data_fifo_v2_1_vl_rfs.v:986]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_SI bound to: 2 - type: integer 
	Parameter C_DIR bound to: 1 - type: integer 
	Parameter C_NUM_ADDR_RANGES bound to: 1 - type: integer 
	Parameter C_NUM_M bound to: 1 - type: integer 
	Parameter C_NUM_M_LOG bound to: 0 - type: integer 
	Parameter C_ACCEPTANCE bound to: 2 - type: integer 
	Parameter C_ACCEPTANCE_LOG bound to: 1 - type: integer 
	Parameter C_ID_WIDTH bound to: 2 - type: integer 
	Parameter C_THREAD_ID_WIDTH bound to: 0 - type: integer 
	Parameter C_ADDR_WIDTH bound to: 64 - type: integer 
	Parameter C_AMESG_WIDTH bound to: 11 - type: integer 
	Parameter C_RMESG_WIDTH bound to: 515 - type: integer 
	Parameter C_BASE_ID bound to: 2'b10 
	Parameter C_HIGH_ID bound to: 2'b10 
	Parameter C_BASE_ADDR bound to: 64'b0000000000000000000000000000010000000000000000000000000000000000 
	Parameter C_HIGH_ADDR bound to: 64'b0000000000000000000000000000010011111111111111111111111111111111 
	Parameter C_SINGLE_THREAD bound to: 0 - type: integer 
	Parameter C_TARGET_QUAL bound to: 1'b1 
	Parameter C_M_AXI_SECURE bound to: 0 - type: integer 
	Parameter C_RANGE_CHECK bound to: 1 - type: integer 
	Parameter C_ADDR_DECODE bound to: 1 - type: integer 
	Parameter C_ERR_MODE bound to: 32'b00000000000000000000000000000000 
	Parameter C_DEBUG bound to: 1 - type: integer 
	Parameter P_WRITE bound to: 0 - type: integer 
	Parameter P_READ bound to: 1 - type: integer 
	Parameter P_RMUX_MESG_WIDTH bound to: 518 - type: integer 
	Parameter P_AXILITE_ERRMODE bound to: 1 - type: integer 
	Parameter P_NONSECURE_BIT bound to: 1 - type: integer 
	Parameter P_NUM_M_LOG_M1 bound to: 1 - type: integer 
	Parameter P_M_AXILITE bound to: 1'b0 
	Parameter P_FIXED bound to: 2'b00 
	Parameter P_NUM_M_DE_LOG bound to: 1 - type: integer 
	Parameter P_THREAD_ID_WIDTH_M1 bound to: 1 - type: integer 
	Parameter P_NUM_ID_VAL bound to: 1 - type: integer 
	Parameter P_NUM_THREADS bound to: 1 - type: integer 
	Parameter P_M_SECURE_MASK bound to: 1'b0 
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_SI bound to: 2 - type: integer 
	Parameter C_DIR bound to: 0 - type: integer 
	Parameter C_NUM_ADDR_RANGES bound to: 1 - type: integer 
	Parameter C_NUM_M bound to: 1 - type: integer 
	Parameter C_NUM_M_LOG bound to: 0 - type: integer 
	Parameter C_ACCEPTANCE bound to: 2 - type: integer 
	Parameter C_ACCEPTANCE_LOG bound to: 1 - type: integer 
	Parameter C_ID_WIDTH bound to: 2 - type: integer 
	Parameter C_THREAD_ID_WIDTH bound to: 0 - type: integer 
	Parameter C_ADDR_WIDTH bound to: 64 - type: integer 
	Parameter C_AMESG_WIDTH bound to: 11 - type: integer 
	Parameter C_RMESG_WIDTH bound to: 3 - type: integer 
	Parameter C_BASE_ID bound to: 2'b10 
	Parameter C_HIGH_ID bound to: 2'b10 
	Parameter C_BASE_ADDR bound to: 64'b0000000000000000000000000000010000000000000000000000000000000000 
	Parameter C_HIGH_ADDR bound to: 64'b0000000000000000000000000000010011111111111111111111111111111111 
	Parameter C_SINGLE_THREAD bound to: 0 - type: integer 
	Parameter C_TARGET_QUAL bound to: 1'b1 
	Parameter C_M_AXI_SECURE bound to: 0 - type: integer 
	Parameter C_RANGE_CHECK bound to: 1 - type: integer 
	Parameter C_ADDR_DECODE bound to: 1 - type: integer 
	Parameter C_ERR_MODE bound to: 32'b00000000000000000000000000000000 
	Parameter C_DEBUG bound to: 1 - type: integer 
	Parameter P_WRITE bound to: 0 - type: integer 
	Parameter P_READ bound to: 1 - type: integer 
	Parameter P_RMUX_MESG_WIDTH bound to: 6 - type: integer 
	Parameter P_AXILITE_ERRMODE bound to: 1 - type: integer 
	Parameter P_NONSECURE_BIT bound to: 1 - type: integer 
	Parameter P_NUM_M_LOG_M1 bound to: 1 - type: integer 
	Parameter P_M_AXILITE bound to: 1'b0 
	Parameter P_FIXED bound to: 2'b00 
	Parameter P_NUM_M_DE_LOG bound to: 1 - type: integer 
	Parameter P_THREAD_ID_WIDTH_M1 bound to: 1 - type: integer 
	Parameter P_NUM_ID_VAL bound to: 1 - type: integer 
	Parameter P_NUM_THREADS bound to: 1 - type: integer 
	Parameter P_M_SECURE_MASK bound to: 1'b0 
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_NUM_TARGETS bound to: 3 - type: integer 
	Parameter C_NUM_TARGETS_LOG bound to: 2 - type: integer 
	Parameter C_NUM_RANGES bound to: 1 - type: integer 
	Parameter C_ADDR_WIDTH bound to: 2 - type: integer 
	Parameter C_TARGET_ENC bound to: 1 - type: integer 
	Parameter C_TARGET_HOT bound to: 1 - type: integer 
	Parameter C_REGION_ENC bound to: 0 - type: integer 
	Parameter C_BASE_ADDR bound to: 192'b000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_HIGH_ADDR bound to: 192'b000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_TARGET_QUAL bound to: 4'b0111 
	Parameter C_RESOLUTION bound to: 0 - type: integer 
	Parameter C_COMPARATOR_THRESHOLD bound to: 6 - type: integer 
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_FIFO_WIDTH bound to: 8 - type: integer 
	Parameter C_MAX_CTRL_FANOUT bound to: 33 - type: integer 
	Parameter C_FIFO_DEPTH_LOG bound to: 3 - type: integer 
	Parameter C_USE_FULL bound to: 0 - type: integer 
	Parameter P_FIFO_DEPTH_LOG bound to: 3 - type: integer 
	Parameter P_EMPTY bound to: 3'b111 
	Parameter P_ALMOSTEMPTY bound to: 3'b000 
	Parameter P_ALMOSTFULL_TEMP bound to: 4'b1110 
	Parameter P_ALMOSTFULL bound to: 3'b110 
	Parameter P_NUM_REPS bound to: 1 - type: integer 
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_WMESG_WIDTH bound to: 578 - type: integer 
	Parameter C_NUM_SLAVE_SLOTS bound to: 3 - type: integer 
	Parameter C_SELECT_WIDTH bound to: 2 - type: integer 
	Parameter C_FIFO_DEPTH_LOG bound to: 3 - type: integer 
	Parameter P_FIFO_DEPTH_LOG bound to: 3 - type: integer 
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_FIFO_WIDTH bound to: 2 - type: integer 
	Parameter C_MAX_CTRL_FANOUT bound to: 33 - type: integer 
	Parameter C_FIFO_DEPTH_LOG bound to: 3 - type: integer 
	Parameter C_USE_FULL bound to: 0 - type: integer 
	Parameter P_FIFO_DEPTH_LOG bound to: 3 - type: integer 
	Parameter P_EMPTY bound to: 3'b111 
	Parameter P_ALMOSTEMPTY bound to: 3'b000 
	Parameter P_ALMOSTFULL_TEMP bound to: 4'b1110 
	Parameter P_ALMOSTFULL bound to: 3'b110 
	Parameter P_NUM_REPS bound to: 1 - type: integer 
	Parameter ZERO bound to: 2'b10 
	Parameter ONE bound to: 2'b11 
	Parameter TWO bound to: 2'b01 
INFO: [Synth 8-155] case statement is not full and has no default [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/d114/hdl/axi_data_fifo_v2_1_vl_rfs.v:986]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_RATIO bound to: 3 - type: integer 
	Parameter C_SEL_WIDTH bound to: 2 - type: integer 
	Parameter C_DATA_WIDTH bound to: 578 - type: integer 
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_AXI_PROTOCOL bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 2 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 512 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_REG_CONFIG_AW bound to: 0 - type: integer 
	Parameter C_REG_CONFIG_W bound to: 0 - type: integer 
	Parameter C_REG_CONFIG_B bound to: 7 - type: integer 
	Parameter C_REG_CONFIG_AR bound to: 0 - type: integer 
	Parameter C_REG_CONFIG_R bound to: 1 - type: integer 
	Parameter C_NUM_SLR_CROSSINGS bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_AW bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_W bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_B bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_AR bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_R bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_AW bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_W bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_B bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_AR bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_R bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_AW bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_W bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_B bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_AR bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_R bound to: 0 - type: integer 
	Parameter C_AXI_SUPPORTS_REGION_SIGNALS bound to: 1 - type: integer 
	Parameter P_FORWARD bound to: 0 - type: integer 
	Parameter P_RESPONSE bound to: 1 - type: integer 
	Parameter G_AXI_AWADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_AWADDR_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_AWPROT_INDEX bound to: 1 - type: integer 
	Parameter G_AXI_AWPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWSIZE_INDEX bound to: 4 - type: integer 
	Parameter G_AXI_AWSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWBURST_INDEX bound to: 7 - type: integer 
	Parameter G_AXI_AWBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_AWCACHE_INDEX bound to: 9 - type: integer 
	Parameter G_AXI_AWCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWLEN_INDEX bound to: 13 - type: integer 
	Parameter G_AXI_AWLEN_WIDTH bound to: 8 - type: integer 
	Parameter G_AXI_AWLOCK_INDEX bound to: 21 - type: integer 
	Parameter G_AXI_AWLOCK_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_AWID_INDEX bound to: 22 - type: integer 
	Parameter G_AXI_AWID_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_AWQOS_INDEX bound to: 24 - type: integer 
	Parameter G_AXI_AWQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWREGION_INDEX bound to: 28 - type: integer 
	Parameter G_AXI_AWREGION_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWUSER_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_AWUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWPAYLOAD_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_ARADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_ARADDR_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_ARPROT_INDEX bound to: 1 - type: integer 
	Parameter G_AXI_ARPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARSIZE_INDEX bound to: 4 - type: integer 
	Parameter G_AXI_ARSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARBURST_INDEX bound to: 7 - type: integer 
	Parameter G_AXI_ARBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_ARCACHE_INDEX bound to: 9 - type: integer 
	Parameter G_AXI_ARCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARLEN_INDEX bound to: 13 - type: integer 
	Parameter G_AXI_ARLEN_WIDTH bound to: 8 - type: integer 
	Parameter G_AXI_ARLOCK_INDEX bound to: 21 - type: integer 
	Parameter G_AXI_ARLOCK_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_ARID_INDEX bound to: 22 - type: integer 
	Parameter G_AXI_ARID_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_ARQOS_INDEX bound to: 24 - type: integer 
	Parameter G_AXI_ARQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARREGION_INDEX bound to: 28 - type: integer 
	Parameter G_AXI_ARREGION_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARUSER_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_ARUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARPAYLOAD_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_WDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_WDATA_WIDTH bound to: 512 - type: integer 
	Parameter G_AXI_WSTRB_INDEX bound to: 512 - type: integer 
	Parameter G_AXI_WSTRB_WIDTH bound to: 64 - type: integer 
	Parameter G_AXI_WLAST_INDEX bound to: 576 - type: integer 
	Parameter G_AXI_WLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_WID_INDEX bound to: 577 - type: integer 
	Parameter G_AXI_WID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WUSER_INDEX bound to: 577 - type: integer 
	Parameter G_AXI_WUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WPAYLOAD_WIDTH bound to: 577 - type: integer 
	Parameter G_AXI_BRESP_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_BRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_BID_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BID_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_BUSER_INDEX bound to: 4 - type: integer 
	Parameter G_AXI_BUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BPAYLOAD_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_RDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_RDATA_WIDTH bound to: 512 - type: integer 
	Parameter G_AXI_RRESP_INDEX bound to: 512 - type: integer 
	Parameter G_AXI_RRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RLAST_INDEX bound to: 514 - type: integer 
	Parameter G_AXI_RLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_RID_INDEX bound to: 515 - type: integer 
	Parameter G_AXI_RID_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RUSER_INDEX bound to: 517 - type: integer 
	Parameter G_AXI_RUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RPAYLOAD_WIDTH bound to: 517 - type: integer 
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_REG_CONFIG bound to: 0 - type: integer 
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_DATA_WIDTH bound to: 4 - type: integer 
	Parameter C_REG_CONFIG bound to: 7 - type: integer 
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_DATA_WIDTH bound to: 517 - type: integer 
	Parameter C_REG_CONFIG bound to: 1 - type: integer 
	Parameter C_AXI_PROTOCOL bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 2 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 512 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_SUPPORTS_REGION_SIGNALS bound to: 1 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AWPAYLOAD_WIDTH bound to: 32 - type: integer 
	Parameter C_WPAYLOAD_WIDTH bound to: 577 - type: integer 
	Parameter C_BPAYLOAD_WIDTH bound to: 4 - type: integer 
	Parameter C_ARPAYLOAD_WIDTH bound to: 32 - type: integer 
	Parameter C_RPAYLOAD_WIDTH bound to: 517 - type: integer 
	Parameter G_AXI_AWADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_AWADDR_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_AWPROT_INDEX bound to: 1 - type: integer 
	Parameter G_AXI_AWPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWSIZE_INDEX bound to: 4 - type: integer 
	Parameter G_AXI_AWSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWBURST_INDEX bound to: 7 - type: integer 
	Parameter G_AXI_AWBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_AWCACHE_INDEX bound to: 9 - type: integer 
	Parameter G_AXI_AWCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWLEN_INDEX bound to: 13 - type: integer 
	Parameter G_AXI_AWLEN_WIDTH bound to: 8 - type: integer 
	Parameter G_AXI_AWLOCK_INDEX bound to: 21 - type: integer 
	Parameter G_AXI_AWLOCK_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_AWID_INDEX bound to: 22 - type: integer 
	Parameter G_AXI_AWID_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_AWQOS_INDEX bound to: 24 - type: integer 
	Parameter G_AXI_AWQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWREGION_INDEX bound to: 28 - type: integer 
	Parameter G_AXI_AWREGION_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWUSER_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_AWUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWPAYLOAD_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_ARADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_ARADDR_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_ARPROT_INDEX bound to: 1 - type: integer 
	Parameter G_AXI_ARPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARSIZE_INDEX bound to: 4 - type: integer 
	Parameter G_AXI_ARSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARBURST_INDEX bound to: 7 - type: integer 
	Parameter G_AXI_ARBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_ARCACHE_INDEX bound to: 9 - type: integer 
	Parameter G_AXI_ARCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARLEN_INDEX bound to: 13 - type: integer 
	Parameter G_AXI_ARLEN_WIDTH bound to: 8 - type: integer 
	Parameter G_AXI_ARLOCK_INDEX bound to: 21 - type: integer 
	Parameter G_AXI_ARLOCK_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_ARID_INDEX bound to: 22 - type: integer 
	Parameter G_AXI_ARID_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_ARQOS_INDEX bound to: 24 - type: integer 
	Parameter G_AXI_ARQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARREGION_INDEX bound to: 28 - type: integer 
	Parameter G_AXI_ARREGION_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARUSER_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_ARUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARPAYLOAD_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_WDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_WDATA_WIDTH bound to: 512 - type: integer 
	Parameter G_AXI_WSTRB_INDEX bound to: 512 - type: integer 
	Parameter G_AXI_WSTRB_WIDTH bound to: 64 - type: integer 
	Parameter G_AXI_WLAST_INDEX bound to: 576 - type: integer 
	Parameter G_AXI_WLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_WID_INDEX bound to: 577 - type: integer 
	Parameter G_AXI_WID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WUSER_INDEX bound to: 577 - type: integer 
	Parameter G_AXI_WUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WPAYLOAD_WIDTH bound to: 577 - type: integer 
	Parameter G_AXI_BRESP_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_BRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_BID_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BID_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_BUSER_INDEX bound to: 4 - type: integer 
	Parameter G_AXI_BUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BPAYLOAD_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_RDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_RDATA_WIDTH bound to: 512 - type: integer 
	Parameter G_AXI_RRESP_INDEX bound to: 512 - type: integer 
	Parameter G_AXI_RRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RLAST_INDEX bound to: 514 - type: integer 
	Parameter G_AXI_RLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_RID_INDEX bound to: 515 - type: integer 
	Parameter G_AXI_RID_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RUSER_INDEX bound to: 517 - type: integer 
	Parameter G_AXI_RUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RPAYLOAD_WIDTH bound to: 517 - type: integer 
	Parameter C_AXI_PROTOCOL bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 2 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 512 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_SUPPORTS_REGION_SIGNALS bound to: 1 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AWPAYLOAD_WIDTH bound to: 32 - type: integer 
	Parameter C_WPAYLOAD_WIDTH bound to: 577 - type: integer 
	Parameter C_BPAYLOAD_WIDTH bound to: 4 - type: integer 
	Parameter C_ARPAYLOAD_WIDTH bound to: 32 - type: integer 
	Parameter C_RPAYLOAD_WIDTH bound to: 517 - type: integer 
	Parameter G_AXI_AWADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_AWADDR_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_AWPROT_INDEX bound to: 1 - type: integer 
	Parameter G_AXI_AWPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWSIZE_INDEX bound to: 4 - type: integer 
	Parameter G_AXI_AWSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWBURST_INDEX bound to: 7 - type: integer 
	Parameter G_AXI_AWBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_AWCACHE_INDEX bound to: 9 - type: integer 
	Parameter G_AXI_AWCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWLEN_INDEX bound to: 13 - type: integer 
	Parameter G_AXI_AWLEN_WIDTH bound to: 8 - type: integer 
	Parameter G_AXI_AWLOCK_INDEX bound to: 21 - type: integer 
	Parameter G_AXI_AWLOCK_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_AWID_INDEX bound to: 22 - type: integer 
	Parameter G_AXI_AWID_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_AWQOS_INDEX bound to: 24 - type: integer 
	Parameter G_AXI_AWQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWREGION_INDEX bound to: 28 - type: integer 
	Parameter G_AXI_AWREGION_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWUSER_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_AWUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWPAYLOAD_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_ARADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_ARADDR_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_ARPROT_INDEX bound to: 1 - type: integer 
	Parameter G_AXI_ARPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARSIZE_INDEX bound to: 4 - type: integer 
	Parameter G_AXI_ARSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARBURST_INDEX bound to: 7 - type: integer 
	Parameter G_AXI_ARBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_ARCACHE_INDEX bound to: 9 - type: integer 
	Parameter G_AXI_ARCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARLEN_INDEX bound to: 13 - type: integer 
	Parameter G_AXI_ARLEN_WIDTH bound to: 8 - type: integer 
	Parameter G_AXI_ARLOCK_INDEX bound to: 21 - type: integer 
	Parameter G_AXI_ARLOCK_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_ARID_INDEX bound to: 22 - type: integer 
	Parameter G_AXI_ARID_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_ARQOS_INDEX bound to: 24 - type: integer 
	Parameter G_AXI_ARQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARREGION_INDEX bound to: 28 - type: integer 
	Parameter G_AXI_ARREGION_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARUSER_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_ARUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARPAYLOAD_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_WDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_WDATA_WIDTH bound to: 512 - type: integer 
	Parameter G_AXI_WSTRB_INDEX bound to: 512 - type: integer 
	Parameter G_AXI_WSTRB_WIDTH bound to: 64 - type: integer 
	Parameter G_AXI_WLAST_INDEX bound to: 576 - type: integer 
	Parameter G_AXI_WLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_WID_INDEX bound to: 577 - type: integer 
	Parameter G_AXI_WID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WUSER_INDEX bound to: 577 - type: integer 
	Parameter G_AXI_WUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WPAYLOAD_WIDTH bound to: 577 - type: integer 
	Parameter G_AXI_BRESP_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_BRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_BID_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BID_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_BUSER_INDEX bound to: 4 - type: integer 
	Parameter G_AXI_BUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BPAYLOAD_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_RDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_RDATA_WIDTH bound to: 512 - type: integer 
	Parameter G_AXI_RRESP_INDEX bound to: 512 - type: integer 
	Parameter G_AXI_RRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RLAST_INDEX bound to: 514 - type: integer 
	Parameter G_AXI_RLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_RID_INDEX bound to: 515 - type: integer 
	Parameter G_AXI_RID_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RUSER_INDEX bound to: 517 - type: integer 
	Parameter G_AXI_RUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RPAYLOAD_WIDTH bound to: 517 - type: integer 
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_WMESG_WIDTH bound to: 578 - type: integer 
	Parameter C_NUM_SLAVE_SLOTS bound to: 3 - type: integer 
	Parameter C_SELECT_WIDTH bound to: 2 - type: integer 
	Parameter C_FIFO_DEPTH_LOG bound to: 0 - type: integer 
	Parameter P_FIFO_DEPTH_LOG bound to: 0 - type: integer 
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_FIFO_WIDTH bound to: 2 - type: integer 
	Parameter C_MAX_CTRL_FANOUT bound to: 33 - type: integer 
	Parameter C_FIFO_DEPTH_LOG bound to: 0 - type: integer 
	Parameter C_USE_FULL bound to: 0 - type: integer 
	Parameter P_FIFO_DEPTH_LOG bound to: 2 - type: integer 
	Parameter P_EMPTY bound to: 2'b11 
	Parameter P_ALMOSTEMPTY bound to: 2'b00 
	Parameter P_ALMOSTFULL_TEMP bound to: 3'b110 
	Parameter P_ALMOSTFULL bound to: 2'b10 
	Parameter P_NUM_REPS bound to: 1 - type: integer 
	Parameter ZERO bound to: 2'b10 
	Parameter ONE bound to: 2'b11 
	Parameter TWO bound to: 2'b01 
INFO: [Synth 8-155] case statement is not full and has no default [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/d114/hdl/axi_data_fifo_v2_1_vl_rfs.v:986]
	Parameter C_AXI_ID_WIDTH bound to: 2 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 512 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_PROTOCOL bound to: 0 - type: integer 
	Parameter C_RESP bound to: 3 - type: integer 
	Parameter P_WRITE_IDLE bound to: 2'b00 
	Parameter P_WRITE_DATA bound to: 2'b01 
	Parameter P_WRITE_RESP bound to: 2'b10 
	Parameter P_READ_IDLE bound to: 1'b0 
	Parameter P_READ_DATA bound to: 1'b1 
	Parameter P_AXI4 bound to: 0 - type: integer 
	Parameter P_AXI3 bound to: 1 - type: integer 
	Parameter P_AXILITE bound to: 2 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/d293/hdl/axi_crossbar_v2_1_vl_rfs.v:3631]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_NUM_S bound to: 3 - type: integer 
	Parameter C_NUM_S_LOG bound to: 2 - type: integer 
	Parameter C_NUM_M bound to: 2 - type: integer 
	Parameter C_MESG_WIDTH bound to: 97 - type: integer 
	Parameter C_ARB_PRIORITY bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter P_PRIO_MASK bound to: 3'b000 
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_RATIO bound to: 3 - type: integer 
	Parameter C_SEL_WIDTH bound to: 2 - type: integer 
	Parameter C_DATA_WIDTH bound to: 97 - type: integer 
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_RATIO bound to: 3 - type: integer 
	Parameter C_SEL_WIDTH bound to: 2 - type: integer 
	Parameter C_DATA_WIDTH bound to: 2 - type: integer 
INFO: [Synth 8-3936] Found unconnected internal register 'gen_arbiter.next_rr_hot_reg' and it is trimmed from '16' to '3' bits. [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/d293/hdl/axi_crossbar_v2_1_vl_rfs.v:634]
INFO: [Synth 8-638] synthesizing module 'z920_nvdla_ps_blk_mem_gen_1_0' [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ip/z920_nvdla_ps_blk_mem_gen_1_0/synth/z920_nvdla_ps_blk_mem_gen_1_0.vhd:72]
	Parameter C_FAMILY bound to: zynquplus - type: string 
	Parameter C_XDEVICEFAMILY bound to: zynquplus - type: string 
	Parameter C_ELABORATION_DIR bound to: ./ - type: string 
	Parameter C_INTERFACE_TYPE bound to: 0 - type: integer 
	Parameter C_AXI_TYPE bound to: 1 - type: integer 
	Parameter C_AXI_SLAVE_TYPE bound to: 0 - type: integer 
	Parameter C_USE_BRAM_BLOCK bound to: 1 - type: integer 
	Parameter C_ENABLE_32BIT_ADDRESS bound to: 1 - type: integer 
	Parameter C_CTRL_ECC_ALGO bound to: NONE - type: string 
	Parameter C_HAS_AXI_ID bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 4 - type: integer 
	Parameter C_MEM_TYPE bound to: 0 - type: integer 
	Parameter C_BYTE_SIZE bound to: 8 - type: integer 
	Parameter C_ALGORITHM bound to: 1 - type: integer 
	Parameter C_PRIM_TYPE bound to: 1 - type: integer 
	Parameter C_LOAD_INIT_FILE bound to: 0 - type: integer 
	Parameter C_INIT_FILE_NAME bound to: no_coe_file_loaded - type: string 
	Parameter C_INIT_FILE bound to: NONE - type: string 
	Parameter C_USE_DEFAULT_DATA bound to: 0 - type: integer 
	Parameter C_DEFAULT_DATA bound to: 0 - type: string 
	Parameter C_HAS_RSTA bound to: 1 - type: integer 
	Parameter C_RST_PRIORITY_A bound to: CE - type: string 
	Parameter C_RSTRAM_A bound to: 0 - type: integer 
	Parameter C_INITA_VAL bound to: 0 - type: string 
	Parameter C_HAS_ENA bound to: 1 - type: integer 
	Parameter C_HAS_REGCEA bound to: 0 - type: integer 
	Parameter C_USE_BYTE_WEA bound to: 1 - type: integer 
	Parameter C_WEA_WIDTH bound to: 64 - type: integer 
	Parameter C_WRITE_MODE_A bound to: WRITE_FIRST - type: string 
	Parameter C_WRITE_WIDTH_A bound to: 512 - type: integer 
	Parameter C_READ_WIDTH_A bound to: 512 - type: integer 
	Parameter C_WRITE_DEPTH_A bound to: 16384 - type: integer 
	Parameter C_READ_DEPTH_A bound to: 16384 - type: integer 
	Parameter C_ADDRA_WIDTH bound to: 32 - type: integer 
	Parameter C_HAS_RSTB bound to: 0 - type: integer 
	Parameter C_RST_PRIORITY_B bound to: CE - type: string 
	Parameter C_RSTRAM_B bound to: 0 - type: integer 
	Parameter C_INITB_VAL bound to: 0 - type: string 
	Parameter C_HAS_ENB bound to: 0 - type: integer 
	Parameter C_HAS_REGCEB bound to: 0 - type: integer 
	Parameter C_USE_BYTE_WEB bound to: 1 - type: integer 
	Parameter C_WEB_WIDTH bound to: 64 - type: integer 
	Parameter C_WRITE_MODE_B bound to: WRITE_FIRST - type: string 
	Parameter C_WRITE_WIDTH_B bound to: 512 - type: integer 
	Parameter C_READ_WIDTH_B bound to: 512 - type: integer 
	Parameter C_WRITE_DEPTH_B bound to: 16384 - type: integer 
	Parameter C_READ_DEPTH_B bound to: 16384 - type: integer 
	Parameter C_ADDRB_WIDTH bound to: 32 - type: integer 
	Parameter C_HAS_MEM_OUTPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_MEM_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_HAS_MUX_OUTPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_MUX_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_MUX_PIPELINE_STAGES bound to: 0 - type: integer 
	Parameter C_HAS_SOFTECC_INPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_SOFTECC_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_USE_SOFTECC bound to: 0 - type: integer 
	Parameter C_USE_ECC bound to: 0 - type: integer 
	Parameter C_EN_ECC_PIPE bound to: 0 - type: integer 
	Parameter C_HAS_INJECTERR bound to: 0 - type: integer 
	Parameter C_SIM_COLLISION_CHECK bound to: ALL - type: string 
	Parameter C_COMMON_CLK bound to: 0 - type: integer 
	Parameter C_DISABLE_WARN_BHV_COLL bound to: 0 - type: integer 
	Parameter C_EN_SLEEP_PIN bound to: 0 - type: integer 
	Parameter C_USE_URAM bound to: 0 - type: integer 
	Parameter C_EN_RDADDRA_CHG bound to: 0 - type: integer 
	Parameter C_EN_RDADDRB_CHG bound to: 0 - type: integer 
	Parameter C_EN_DEEPSLEEP_PIN bound to: 0 - type: integer 
	Parameter C_EN_SHUTDOWN_PIN bound to: 0 - type: integer 
	Parameter C_EN_SAFETY_CKT bound to: 1 - type: integer 
	Parameter C_DISABLE_WARN_BHV_RANGE bound to: 0 - type: integer 
	Parameter C_COUNT_36K_BRAM bound to: 256 - type: string 
	Parameter C_COUNT_18K_BRAM bound to: 0 - type: string 
	Parameter C_EST_POWER_SUMMARY bound to: Estimated Power for IP     :     157.287888 mW - type: string 
INFO: [Synth 8-3491] module 'blk_mem_gen_v8_4_1' declared at '/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/67d8/hdl/blk_mem_gen_v8_4_vhsyn_rfs.vhd:195313' bound to instance 'U0' of component 'blk_mem_gen_v8_4_1' [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ip/z920_nvdla_ps_blk_mem_gen_1_0/synth/z920_nvdla_ps_blk_mem_gen_1_0.vhd:237]
INFO: [Synth 8-256] done synthesizing module 'z920_nvdla_ps_blk_mem_gen_1_0' (540#1) [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ip/z920_nvdla_ps_blk_mem_gen_1_0/synth/z920_nvdla_ps_blk_mem_gen_1_0.vhd:72]
	Parameter ADDR_WIDTH bound to: 17 - type: integer 
	Parameter ROW_WIDTH bound to: 15 - type: integer 
	Parameter BANK_WIDTH bound to: 2 - type: integer 
	Parameter BANK_GROUP_WIDTH bound to: 2 - type: integer 
	Parameter S_HEIGHT bound to: 1 - type: integer 
	Parameter LR_WIDTH bound to: 1 - type: integer 
	Parameter CKE_WIDTH bound to: 1 - type: integer 
	Parameter CK_WIDTH bound to: 1 - type: integer 
	Parameter COL_WIDTH bound to: 10 - type: integer 
	Parameter CS_WIDTH bound to: 1 - type: integer 
	Parameter ODT_WIDTH bound to: 1 - type: integer 
	Parameter DQ_WIDTH bound to: 64 - type: integer 
	Parameter DQS_WIDTH bound to: 8 - type: integer 
	Parameter DM_WIDTH bound to: 8 - type: integer 
	Parameter DRAM_TYPE bound to: DDR4 - type: string 
	Parameter MEM_ADDR_ORDER bound to: ROW_COLUMN_BANK - type: string 
	Parameter DM_DBI bound to: DM_NODBI - type: string 
	Parameter PARTIAL_RECONFIG bound to: Disable - type: string 
	Parameter USE_CS_PORT bound to: 1 - type: integer 
	Parameter NUMREF bound to: 1 - type: integer 
	Parameter REG_CTRL bound to: OFF - type: string 
	Parameter LRDIMM_MODE bound to: OFF - type: string 
	Parameter MCS_ECC_ENABLE bound to: FALSE - type: string 
	Parameter tCK bound to: 1600 - type: integer 
	Parameter tFAW bound to: 20 - type: integer 
	Parameter tRTW bound to: 6 - type: integer 
	Parameter tWTR_L bound to: 5 - type: integer 
	Parameter tWTR_S bound to: 2 - type: integer 
	Parameter tRFC bound to: 163 - type: integer 
	Parameter tREFI bound to: 4875 - type: integer 
	Parameter ZQINTVL bound to: 625000000 - type: integer 
	Parameter tZQCS bound to: 128 - type: integer 
	Parameter tRP bound to: 9 - type: integer 
	Parameter tRRD_L bound to: 4 - type: integer 
	Parameter tRRD_S bound to: 4 - type: integer 
	Parameter tRAS bound to: 21 - type: integer 
	Parameter tRCD bound to: 9 - type: integer 
	Parameter tRTP bound to: 5 - type: integer 
	Parameter tWR bound to: 10 - type: integer 
	Parameter PER_RD_INTVL bound to: 157 - type: integer 
	Parameter ODTWRDEL bound to: 5'b01001 
	Parameter ODTWRDUR bound to: 4'b0110 
	Parameter ODTWRODEL bound to: 5'b01001 
	Parameter ODTWRODUR bound to: 4'b0110 
	Parameter ODTRDDEL bound to: 5'b01001 
	Parameter ODTRDDUR bound to: 4'b0110 
	Parameter ODTRDODEL bound to: 5'b01001 
	Parameter ODTRDODUR bound to: 4'b0110 
	Parameter ODTNOP bound to: 16'b0000000000000000 
	Parameter TCQ bound to: 100.000000 - type: float 
	Parameter DRAM_WIDTH bound to: 8 - type: integer 
	Parameter RANKS bound to: 1 - type: integer 
	Parameter ORDERING bound to: STRICT - type: string 
	Parameter RTL_VERSION bound to: 0 - type: integer 
	Parameter TXN_FIFO_BYPASS bound to: ON - type: string 
	Parameter TXN_FIFO_PIPE bound to: OFF - type: string 
	Parameter PER_RD_PERF bound to: 1'b1 
	Parameter CAS_FIFO_BYPASS bound to: ON - type: string 
	Parameter ALIAS_PAGE bound to: OFF - type: string 
	Parameter ALIAS_P_CNT bound to: OFF - type: string 
	Parameter NOP_ADD_LOW bound to: 1'b0 
	Parameter STARVATION_EN bound to: 1'b1 
	Parameter STARVE_COUNT_WIDTH bound to: 9 - type: integer 
	Parameter EXTRA_CMD_DELAY bound to: 0 - type: integer 
	Parameter nCK_PER_CLK bound to: 4 - type: integer 
	Parameter APP_ADDR_WIDTH bound to: 29 - type: integer 
	Parameter APP_DATA_WIDTH bound to: 512 - type: integer 
	Parameter APP_MASK_WIDTH bound to: 64 - type: integer 
	Parameter CLKIN_PERIOD_MMCM bound to: 4977 - type: integer 
	Parameter CLKFBOUT_MULT_MMCM bound to: 7 - type: integer 
	Parameter DIVCLK_DIVIDE_MMCM bound to: 1 - type: integer 
	Parameter CLKOUT0_DIVIDE_MMCM bound to: 9 - type: integer 
	Parameter CLKOUT1_DIVIDE_MMCM bound to: 9 - type: integer 
	Parameter CLKOUT2_DIVIDE_MMCM bound to: 9 - type: integer 
	Parameter CLKOUT3_DIVIDE_MMCM bound to: 9 - type: integer 
	Parameter CLKOUT4_DIVIDE_MMCM bound to: 9 - type: integer 
	Parameter CLKOUT6_DIVIDE_MMCM bound to: 18 - type: integer 
	Parameter CLKOUTPHY_MODE bound to: VCO - type: string 
	Parameter C_FAMILY bound to: zynquplus - type: string 
	Parameter C_S_AXI_ID_WIDTH bound to: 2 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 512 - type: integer 
	Parameter BURST_MODE bound to: 8 - type: string 
	Parameter C_S_AXI_SUPPORTS_NARROW_BURST bound to: 1 - type: integer 
	Parameter C_RD_WR_ARB_ALGORITHM bound to: RD_PRI_REG - type: string 
	Parameter C_S_AXI_REG_EN0 bound to: 20'b00000000000000000000 
	Parameter C_S_AXI_REG_EN1 bound to: 20'b00000000000000000000 
	Parameter ECC bound to: OFF - type: string 
	Parameter ECC_TEST bound to: OFF - type: string 
	Parameter PAYLOAD_WIDTH bound to: 64 - type: integer 
	Parameter AUTO_AP_COL_A3 bound to: OFF - type: string 
	Parameter MIG_PARAM_CHECKS bound to: FALSE - type: string 
	Parameter INTERFACE bound to: AXI - type: string 
	Parameter ADV_USER_REQ bound to: NONE - type: string 
	Parameter FPGA bound to: xczu19eg-ffvc1760-2-e- - type: string 
	Parameter DEVICE bound to: xczu19eg- - type: string 
	Parameter FAMILY bound to: ULTRASCALEPLUS - type: string 
	Parameter DEBUG_SIGNAL bound to: Disable - type: string 
	Parameter AL bound to: 0 - type: string 
	Parameter SELF_REFRESH bound to: false - type: string 
	Parameter SAVE_RESTORE bound to: false - type: string 
	Parameter IS_CKE_SHARED bound to: false - type: string 
	Parameter MEMORY_PART bound to: MTA8ATF51264HZ-2G1 - type: string 
	Parameter COMPONENT_WIDTH bound to: 64 - type: integer 
	Parameter NUM_SLOT bound to: 1 - type: integer 
	Parameter RANK_SLOT bound to: 1 - type: integer 
	Parameter PING_PONG_PHY bound to: 1 - type: integer 
	Parameter MEMORY_DENSITY bound to: 4Gb - type: string 
	Parameter MEMORY_SPEED_GRADE bound to: 093E - type: string 
	Parameter MEMORY_WIDTH bound to: 8 - type: string 
	Parameter MEMORY_CONFIGURATION bound to: SODIMM - type: string 
	Parameter SYSCLK_TYPE bound to: DIFFERENTIAL - type: string 
	Parameter CALIB_HIGH_SPEED bound to: FALSE - type: string 
	Parameter CA_MIRROR bound to: OFF - type: string 
	Parameter DDR4_CLAMSHELL bound to: OFF - type: string 
	Parameter DDR4_REG_PARITY_ENABLE bound to: OFF - type: string 
	Parameter DBYTES bound to: 8 - type: integer 
	Parameter MR0 bound to: 13'b0000100000000 
	Parameter DDR4_DB_HIF_RTT_NOM bound to: 4'b0011 
	Parameter DDR4_DB_HIF_RTT_WR bound to: 4'b0000 
	Parameter DDR4_DB_HIF_RTT_PARK bound to: 4'b0000 
	Parameter DDR4_DB_HIF_DI bound to: 4'b0001 
	Parameter DDR4_DB_DIF_ODT bound to: 4'b0011 
	Parameter DDR4_DB_DIF_DI bound to: 4'b0000 
	Parameter DDR4_DB_HIF_VREF bound to: 8'b00011011 
	Parameter DDR4_DB_DIF_VREF bound to: 8'b00011011 
	Parameter ODTWR bound to: 16'b0000000000000001 
	Parameter ODTRD bound to: 16'b0000000000000000 
	Parameter MR1 bound to: 13'b0001100000001 
	Parameter MR5 bound to: 13'b0010000000000 
	Parameter MR6 bound to: 13'b0000000011011 
	Parameter MR2 bound to: 13'b0000000000000 
	Parameter MR3 bound to: 13'b0000000000000 
	Parameter MR4 bound to: 13'b0000000000000 
	Parameter RD_VREF_VAL bound to: 7'b0011101 
	Parameter SLOT0_CONFIG bound to: 8'b00000001 
	Parameter SLOT1_CONFIG bound to: 8'b00000000 
	Parameter SLOT0_FUNC_CS bound to: 8'b00000001 
	Parameter SLOT1_FUNC_CS bound to: 8'b00000000 
	Parameter SLOT0_ODD_CS bound to: 8'b00000000 
	Parameter SLOT1_ODD_CS bound to: 8'b00000000 
	Parameter DDR4_REG_RC03 bound to: 13'b0000000110000 
	Parameter DDR4_REG_RC04 bound to: 13'b0000001000000 
	Parameter DDR4_REG_RC05 bound to: 13'b0000001010000 
	Parameter tXPR bound to: 43 - type: integer 
	Parameter tMOD bound to: 6 - type: integer 
	Parameter tMRD bound to: 2 - type: integer 
	Parameter tZQINIT bound to: 256 - type: integer 
	Parameter MEM_CODE bound to: 0 - type: integer 
	Parameter C_DEBUG_ENABLED bound to: 0 - type: integer 
	Parameter CPLX_PAT_LENGTH bound to: LONG - type: string 
	Parameter EARLY_WR_DATA bound to: OFF - type: string 
	Parameter MIGRATION bound to: OFF - type: string 
	Parameter CK_SKEW bound to: 8'b00000000 
	Parameter ADDR_SKEW bound to: 136'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter BA_SKEW bound to: 16'b0000000000000000 
	Parameter BG_SKEW bound to: 16'b0000000000000000 
	Parameter ACT_SKEW bound to: 8'b00000000 
	Parameter PAR_SKEW bound to: 8'b00000000 
	Parameter CS_SKEW bound to: 8'b00000000 
	Parameter CKE_SKEW bound to: 8'b00000000 
	Parameter ODT_SKEW bound to: 8'b00000000 
	Parameter C_SKEW bound to: 8'b00000000 
	Parameter SIM_MODE bound to: FULL - type: string 
	Parameter BISC_EN bound to: 1 - type: integer 
	Parameter BYPASS_CAL bound to: FALSE - type: string 
	Parameter CAL_DQS_GATE bound to: FULL - type: string 
	Parameter CAL_WRLVL bound to: FULL - type: string 
	Parameter CAL_RDLVL bound to: FULL - type: string 
	Parameter CAL_RDLVL_DBI bound to: SKIP - type: string 
	Parameter CAL_WR_DQS_DQ bound to: FULL - type: string 
	Parameter CAL_WR_DQS_DM_DBI bound to: FULL - type: string 
	Parameter CAL_WRITE_LAT bound to: FULL - type: string 
	Parameter CAL_RDLVL_COMPLEX bound to: FULL - type: string 
	Parameter CAL_WR_DQS_COMPLEX bound to: FULL - type: string 
	Parameter CAL_RD_VREF bound to: SKIP - type: string 
	Parameter CAL_RD_VREF_PATTERN bound to: SIMPLE - type: string 
	Parameter CAL_WR_VREF bound to: SKIP - type: string 
	Parameter CAL_WR_VREF_PATTERN bound to: SIMPLE - type: string 
	Parameter CAL_DQS_TRACKING bound to: FULL - type: string 
	Parameter CAL_JITTER bound to: FULL - type: string 
	Parameter t200us bound to: 31250 - type: integer 
	Parameter t500us bound to: 78125 - type: integer 
	Parameter RANK_WIDTH bound to: 1 - type: integer 
	Parameter ECC_WIDTH bound to: 8 - type: integer 
	Parameter DATA_BUF_OFFSET_WIDTH bound to: 1 - type: integer 
	Parameter MC_ERR_ADDR_WIDTH bound to: 52 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* KEEP = "true" *) [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ip/z920_nvdla_ps_ddr4_0_0/rtl/ip_top/z920_nvdla_ps_ddr4_0_0_ddr4.sv:458]
INFO: [Synth 8-5534] Detected attribute (* KEEP = "true" *) [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ip/z920_nvdla_ps_ddr4_0_0/rtl/ip_top/z920_nvdla_ps_ddr4_0_0_ddr4.sv:459]
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ip/z920_nvdla_ps_ddr4_0_0/rtl/ip_top/z920_nvdla_ps_ddr4_0_0_ddr4.sv:529]
	Parameter CLKIN_PERIOD_MMCM bound to: 4977 - type: integer 
	Parameter CLKFBOUT_MULT_MMCM bound to: 7 - type: integer 
	Parameter DIVCLK_DIVIDE_MMCM bound to: 1 - type: integer 
	Parameter CLKOUT0_DIVIDE_MMCM bound to: 9 - type: integer 
	Parameter CLKOUT1_DIVIDE_MMCM bound to: 9 - type: integer 
	Parameter CLKOUT2_DIVIDE_MMCM bound to: 9 - type: integer 
	Parameter CLKOUT3_DIVIDE_MMCM bound to: 9 - type: integer 
	Parameter CLKOUT4_DIVIDE_MMCM bound to: 9 - type: integer 
	Parameter CLKOUT6_DIVIDE_MMCM bound to: 18 - type: integer 
	Parameter C_FAMILY bound to: zynquplus - type: string 
	Parameter TCQ bound to: 100.000000 - type: float 
	Parameter CLKIN_PERIOD_NS_MMCM bound to: 4.977000 - type: float 
	Parameter RST_SYNC_NUM bound to: 24 - type: integer 
	Parameter RST_DIV_SYNC_NUM bound to: 24 - type: integer 
	Parameter RST_RIU_SYNC_NUM bound to: 12 - type: integer 
	Parameter INPUT_RST_STRETCH bound to: 50 - type: integer 
	Parameter PLL_GATE_CNT_LIMIT bound to: 20 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ip/z920_nvdla_ps_ddr4_0_0/rtl/clocking/ddr4_v2_2_infrastructure.sv:135]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ip/z920_nvdla_ps_ddr4_0_0/rtl/clocking/ddr4_v2_2_infrastructure.sv:135]
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ip/z920_nvdla_ps_ddr4_0_0/rtl/clocking/ddr4_v2_2_infrastructure.sv:136]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ip/z920_nvdla_ps_ddr4_0_0/rtl/clocking/ddr4_v2_2_infrastructure.sv:136]
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ip/z920_nvdla_ps_ddr4_0_0/rtl/clocking/ddr4_v2_2_infrastructure.sv:137]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ip/z920_nvdla_ps_ddr4_0_0/rtl/clocking/ddr4_v2_2_infrastructure.sv:137]
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ip/z920_nvdla_ps_ddr4_0_0/rtl/clocking/ddr4_v2_2_infrastructure.sv:138]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ip/z920_nvdla_ps_ddr4_0_0/rtl/clocking/ddr4_v2_2_infrastructure.sv:138]
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ip/z920_nvdla_ps_ddr4_0_0/rtl/clocking/ddr4_v2_2_infrastructure.sv:141]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ip/z920_nvdla_ps_ddr4_0_0/rtl/clocking/ddr4_v2_2_infrastructure.sv:141]
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ip/z920_nvdla_ps_ddr4_0_0/rtl/clocking/ddr4_v2_2_infrastructure.sv:142]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ip/z920_nvdla_ps_ddr4_0_0/rtl/clocking/ddr4_v2_2_infrastructure.sv:142]
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ip/z920_nvdla_ps_ddr4_0_0/rtl/clocking/ddr4_v2_2_infrastructure.sv:143]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ip/z920_nvdla_ps_ddr4_0_0/rtl/clocking/ddr4_v2_2_infrastructure.sv:143]
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ip/z920_nvdla_ps_ddr4_0_0/rtl/clocking/ddr4_v2_2_infrastructure.sv:153]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ip/z920_nvdla_ps_ddr4_0_0/rtl/clocking/ddr4_v2_2_infrastructure.sv:153]
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ip/z920_nvdla_ps_ddr4_0_0/rtl/clocking/ddr4_v2_2_infrastructure.sv:154]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ip/z920_nvdla_ps_ddr4_0_0/rtl/clocking/ddr4_v2_2_infrastructure.sv:154]
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ip/z920_nvdla_ps_ddr4_0_0/rtl/clocking/ddr4_v2_2_infrastructure.sv:155]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ip/z920_nvdla_ps_ddr4_0_0/rtl/clocking/ddr4_v2_2_infrastructure.sv:155]
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ip/z920_nvdla_ps_ddr4_0_0/rtl/clocking/ddr4_v2_2_infrastructure.sv:164]
	Parameter BANDWIDTH bound to: OPTIMIZED - type: string 
	Parameter CLKFBOUT_MULT_F bound to: 7.000000 - type: float 
	Parameter CLKFBOUT_PHASE bound to: 0.000000 - type: float 
	Parameter CLKFBOUT_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKIN1_PERIOD bound to: 4.977000 - type: float 
	Parameter CLKIN2_PERIOD bound to: 0.000000 - type: float 
	Parameter CLKOUT0_DIVIDE_F bound to: 9.000000 - type: float 
	Parameter CLKOUT0_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT0_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT0_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT1_DIVIDE bound to: 9 - type: integer 
	Parameter CLKOUT1_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT1_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT1_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT2_DIVIDE bound to: 9 - type: integer 
	Parameter CLKOUT2_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT2_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT2_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT3_DIVIDE bound to: 9 - type: integer 
	Parameter CLKOUT3_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT3_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT3_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT4_CASCADE bound to: FALSE - type: string 
	Parameter CLKOUT4_DIVIDE bound to: 9 - type: integer 
	Parameter CLKOUT4_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT4_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT4_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT5_DIVIDE bound to: 36 - type: integer 
	Parameter CLKOUT5_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT5_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT5_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT6_DIVIDE bound to: 18 - type: integer 
	Parameter CLKOUT6_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT6_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT6_USE_FINE_PS bound to: FALSE - type: string 
	Parameter COMPENSATION bound to: INTERNAL - type: string 
	Parameter DIVCLK_DIVIDE bound to: 1 - type: integer 
	Parameter IS_CLKFBIN_INVERTED bound to: 1'b0 
	Parameter IS_CLKIN1_INVERTED bound to: 1'b0 
	Parameter IS_CLKIN2_INVERTED bound to: 1'b0 
	Parameter IS_CLKINSEL_INVERTED bound to: 1'b0 
	Parameter IS_PSEN_INVERTED bound to: 1'b0 
	Parameter IS_PSINCDEC_INVERTED bound to: 1'b0 
	Parameter IS_PWRDWN_INVERTED bound to: 1'b0 
	Parameter IS_RST_INVERTED bound to: 1'b0 
	Parameter REF_JITTER1 bound to: 0.010000 - type: float 
	Parameter REF_JITTER2 bound to: 0.010000 - type: float 
	Parameter SS_EN bound to: FALSE - type: string 
	Parameter SS_MODE bound to: CENTER_HIGH - type: string 
	Parameter SS_MOD_PERIOD bound to: 10000 - type: integer 
	Parameter STARTUP_WAIT bound to: FALSE - type: string 
WARNING: [Synth 8-115] binding instance 'i_0' in module 'ddr4_v2_2_4_infrastructure' to reference 'keep__163' which has no pins
WARNING: [Synth 8-115] binding instance 'i_1' in module 'ddr4_v2_2_4_infrastructure' to reference 'keep__164' which has no pins
	Parameter ADDR_WIDTH bound to: 17 - type: integer 
	Parameter ROW_WIDTH bound to: 15 - type: integer 
	Parameter BANK_WIDTH bound to: 2 - type: integer 
	Parameter BANK_GROUP_WIDTH bound to: 2 - type: integer 
	Parameter ADDR_FIFO_WIDTH bound to: 52 - type: integer 
	Parameter S_HEIGHT bound to: 1 - type: integer 
	Parameter LR_WIDTH bound to: 1 - type: integer 
	Parameter ALIAS_PAGE bound to: OFF - type: string 
	Parameter ALIAS_P_CNT bound to: OFF - type: string 
	Parameter CK_WIDTH bound to: 1 - type: integer 
	Parameter CKE_WIDTH bound to: 1 - type: integer 
	Parameter COL_WIDTH bound to: 10 - type: integer 
	Parameter CS_WIDTH bound to: 1 - type: integer 
	Parameter ODT_WIDTH bound to: 1 - type: integer 
	Parameter DRAM_TYPE bound to: DDR4 - type: string 
	Parameter DQ_WIDTH bound to: 64 - type: integer 
	Parameter DQS_WIDTH bound to: 8 - type: integer 
	Parameter DM_WIDTH bound to: 8 - type: integer 
	Parameter ECC bound to: OFF - type: string 
	Parameter ECC_WIDTH bound to: 8 - type: integer 
	Parameter PAYLOAD_WIDTH bound to: 64 - type: integer 
	Parameter DATA_BUF_ADDR_WIDTH bound to: 5 - type: integer 
	Parameter AUTO_AP_COL_A3 bound to: OFF - type: string 
	Parameter MEM_ADDR_ORDER bound to: ROW_COLUMN_BANK - type: string 
	Parameter NUMREF bound to: 1 - type: integer 
	Parameter SELF_REFRESH bound to: 1'b0 
	Parameter SAVE_RESTORE bound to: 1'b0 
	Parameter NUM_SLOT bound to: 1 - type: integer 
	Parameter RANK_SLOT bound to: 1 - type: integer 
	Parameter PARTIAL_RECONFIG bound to: Disable - type: string 
	Parameter REG_CTRL bound to: OFF - type: string 
	Parameter LRDIMM_MODE bound to: OFF - type: string 
	Parameter DDR4_DB_HIF_RTT_NOM bound to: 4'b0011 
	Parameter DDR4_DB_HIF_RTT_WR bound to: 4'b0000 
	Parameter DDR4_DB_HIF_RTT_PARK bound to: 4'b0000 
	Parameter DDR4_DB_HIF_DI bound to: 4'b0001 
	Parameter DDR4_DB_DIF_ODT bound to: 4'b0011 
	Parameter DDR4_DB_DIF_DI bound to: 4'b0000 
	Parameter DDR4_DB_HIF_VREF bound to: 8'b00011011 
	Parameter DDR4_DB_DIF_VREF bound to: 8'b00011011 
	Parameter MCS_ECC_ENABLE bound to: FALSE - type: string 
	Parameter tCK bound to: 1600 - type: integer 
	Parameter tFAW bound to: 20 - type: integer 
	Parameter tFAW_dlr bound to: 16 - type: integer 
	Parameter tRTW bound to: 6 - type: integer 
	Parameter tWTR_L bound to: 5 - type: integer 
	Parameter tWTR_S bound to: 2 - type: integer 
	Parameter tRFC bound to: 163 - type: integer 
	Parameter tRFC_dlr bound to: 9 - type: integer 
	Parameter tREFI bound to: 4875 - type: integer 
	Parameter ZQINTVL bound to: 625000000 - type: integer 
	Parameter tZQCS bound to: 128 - type: integer 
	Parameter tRP bound to: 9 - type: integer 
	Parameter tRRD_L bound to: 4 - type: integer 
	Parameter tRRD_S bound to: 4 - type: integer 
	Parameter tRRD_dlr bound to: 4 - type: integer 
	Parameter tRAS bound to: 21 - type: integer 
	Parameter tRCD bound to: 9 - type: integer 
	Parameter tRTP bound to: 5 - type: integer 
	Parameter tWR bound to: 10 - type: integer 
	Parameter tCCD_3ds bound to: 4 - type: integer 
	Parameter PER_RD_INTVL bound to: 157 - type: integer 
	Parameter ODTWR bound to: 16'b0000000000000001 
	Parameter ODTWRDEL bound to: 5'b01001 
	Parameter ODTWRDUR bound to: 4'b0110 
	Parameter ODTWRODEL bound to: 5'b01001 
	Parameter ODTWRODUR bound to: 4'b0110 
	Parameter ODTRD bound to: 16'b0000000000000000 
	Parameter ODTRDDEL bound to: 5'b01001 
	Parameter ODTRDDUR bound to: 4'b0110 
	Parameter ODTRDODEL bound to: 5'b01001 
	Parameter ODTRDODUR bound to: 4'b0110 
	Parameter ODTNOP bound to: 16'b0000000000000000 
	Parameter TCQ bound to: 100.000000 - type: float 
	Parameter DM_DBI bound to: DM_NODBI - type: string 
	Parameter USE_CS_PORT bound to: 1 - type: integer 
	Parameter DRAM_WIDTH bound to: 8 - type: integer 
	Parameter RANKS bound to: 1 - type: integer 
	Parameter RANK_WIDTH bound to: 1 - type: integer 
	Parameter ORDERING bound to: STRICT - type: string 
	Parameter RTL_VERSION bound to: 0 - type: integer 
	Parameter TXN_FIFO_BYPASS bound to: ON - type: string 
	Parameter TXN_FIFO_PIPE bound to: OFF - type: string 
	Parameter PER_RD_PERF bound to: 1'b1 
	Parameter CAS_FIFO_BYPASS bound to: ON - type: string 
	Parameter NOP_ADD_LOW bound to: 1'b0 
	Parameter STARVATION_EN bound to: 1'b1 
	Parameter STARVE_COUNT_WIDTH bound to: 9 - type: integer 
	Parameter EXTRA_CMD_DELAY bound to: 0 - type: integer 
	Parameter nCK_PER_CLK bound to: 4 - type: integer 
	Parameter APP_ADDR_WIDTH bound to: 29 - type: integer 
	Parameter APP_DATA_WIDTH bound to: 512 - type: integer 
	Parameter APP_MASK_WIDTH bound to: 64 - type: integer 
	Parameter MIGRATION bound to: OFF - type: string 
	Parameter CK_SKEW bound to: 8'b00000000 
	Parameter ADDR_SKEW bound to: 136'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter BA_SKEW bound to: 16'b0000000000000000 
	Parameter BG_SKEW bound to: 16'b0000000000000000 
	Parameter ACT_SKEW bound to: 8'b00000000 
	Parameter PAR_SKEW bound to: 8'b00000000 
	Parameter CS_SKEW bound to: 8'b00000000 
	Parameter CKE_SKEW bound to: 8'b00000000 
	Parameter ODT_SKEW bound to: 8'b00000000 
	Parameter C_SKEW bound to: 8'b00000000 
	Parameter MIG_PARAM_CHECKS bound to: FALSE - type: string 
	Parameter INTERFACE bound to: AXI - type: string 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter ADV_USER_REQ bound to: NONE - type: string 
	Parameter DEVICE bound to: xczu19eg- - type: string 
	Parameter MEMORY_DENSITY bound to: 4Gb - type: string 
	Parameter MEMORY_SPEED_GRADE bound to: 093E - type: string 
	Parameter MEMORY_WIDTH bound to: 8 - type: string 
	Parameter MEMORY_CONFIGURATION bound to: SODIMM - type: string 
	Parameter CALIB_HIGH_SPEED bound to: FALSE - type: string 
	Parameter DDR4_CLAMSHELL bound to: OFF - type: string 
	Parameter CA_MIRROR bound to: OFF - type: string 
	Parameter DDR4_REG_PARITY_ENABLE bound to: OFF - type: string 
	Parameter DBYTES bound to: 8 - type: integer 
	Parameter MR0 bound to: 13'b0000100000000 
	Parameter MR1 bound to: 13'b0001100000001 
	Parameter MR2 bound to: 13'b0000000000000 
	Parameter MR3 bound to: 13'b0000000000000 
	Parameter MR4 bound to: 13'b0000000000000 
	Parameter MR5 bound to: 13'b0010000000000 
	Parameter MR6 bound to: 13'b0000000011011 
	Parameter RD_VREF_VAL bound to: 7'b0011101 
	Parameter SLOT0_CONFIG bound to: 8'b00000001 
	Parameter SLOT1_CONFIG bound to: 8'b00000000 
	Parameter SLOT0_FUNC_CS bound to: 8'b00000001 
	Parameter SLOT1_FUNC_CS bound to: 8'b00000000 
	Parameter SLOT0_ODD_CS bound to: 8'b00000000 
	Parameter SLOT1_ODD_CS bound to: 8'b00000000 
	Parameter DDR4_REG_RC03 bound to: 13'b0000000110000 
	Parameter DDR4_REG_RC04 bound to: 13'b0000001000000 
	Parameter DDR4_REG_RC05 bound to: 13'b0000001010000 
	Parameter tXPR bound to: 43 - type: integer 
	Parameter tMOD bound to: 6 - type: integer 
	Parameter tMRD bound to: 2 - type: integer 
	Parameter tZQINIT bound to: 256 - type: integer 
	Parameter MEM_CODE bound to: 0 - type: integer 
	Parameter C_FAMILY bound to: zynquplus - type: string 
	Parameter C_DEBUG_ENABLED bound to: 0 - type: integer 
	Parameter CPLX_PAT_LENGTH bound to: LONG - type: string 
	Parameter BACKBONE_ROUTE bound to: FALSE - type: string 
	Parameter CLKIN_PERIOD_MMCM bound to: 3750 - type: integer 
	Parameter CLKFBOUT_MULT_MMCM bound to: 7 - type: integer 
	Parameter DIVCLK_DIVIDE_MMCM bound to: 1 - type: integer 
	Parameter CLKOUT0_DIVIDE_MMCM bound to: 9 - type: integer 
	Parameter CLKOUT1_DIVIDE_MMCM bound to: 4 - type: integer 
	Parameter CLKOUT2_DIVIDE_MMCM bound to: 4 - type: integer 
	Parameter CLKOUT3_DIVIDE_MMCM bound to: 4 - type: integer 
	Parameter CLKOUT4_DIVIDE_MMCM bound to: 4 - type: integer 
	Parameter PLL_WIDTH bound to: 1 - type: integer 
	Parameter CLKOUTPHY_MODE bound to: VCO - type: string 
	Parameter EARLY_WR_DATA bound to: OFF - type: string 
	Parameter SIM_MODE bound to: FULL - type: string 
	Parameter BISC_EN bound to: 1 - type: integer 
	Parameter BYPASS_CAL bound to: FALSE - type: string 
	Parameter CAL_DQS_GATE bound to: FULL - type: string 
	Parameter CAL_WRLVL bound to: FULL - type: string 
	Parameter CAL_RDLVL bound to: FULL - type: string 
	Parameter CAL_RDLVL_DBI bound to: SKIP - type: string 
	Parameter CAL_WR_DQS_DQ bound to: FULL - type: string 
	Parameter CAL_WR_DQS_DM_DBI bound to: FULL - type: string 
	Parameter CAL_WRITE_LAT bound to: FULL - type: string 
	Parameter CAL_RDLVL_COMPLEX bound to: FULL - type: string 
	Parameter CAL_WR_DQS_COMPLEX bound to: FULL - type: string 
	Parameter CAL_RD_VREF bound to: SKIP - type: string 
	Parameter CAL_RD_VREF_PATTERN bound to: SIMPLE - type: string 
	Parameter CAL_WR_VREF bound to: SKIP - type: string 
	Parameter CAL_WR_VREF_PATTERN bound to: SIMPLE - type: string 
	Parameter CAL_DQS_TRACKING bound to: FULL - type: string 
	Parameter CAL_JITTER bound to: FULL - type: string 
	Parameter t200us bound to: 31250 - type: integer 
	Parameter t500us bound to: 78125 - type: integer 
	Parameter PAYLOAD_DM_WIDTH bound to: 8 - type: integer 
	Parameter ADDR_FIFO_WIDTH_INT bound to: 52 - type: integer 
	Parameter LRDIMM_DELAY bound to: 6 - type: integer 
	Parameter tWTR_S_HOST bound to: 2 - type: integer 
	Parameter tWTR_L_HOST bound to: 5 - type: integer 
	Parameter tRTW_HOST bound to: 6 - type: integer 
	Parameter mts_min bound to: 1240 - type: integer 
	Parameter mts_max bound to: 3200 - type: integer 
	Parameter mts_gap bound to: 20 - type: integer 
	Parameter mts bound to: 1250 - type: integer 
	Parameter mts_final bound to: 1250 - type: integer 
	Parameter ddr4_reg_rc3x bound to: 8'b00000000 
	Parameter DDR4_REG_RC3X bound to: 13'b0001100000000 
	Parameter CLKFBOUT_MULT_PLL bound to: 8 - type: integer 
	Parameter CLKOUT0_DIVIDE_PLL bound to: 2 - type: integer 
	Parameter INSERT_DELAY bound to: 0 - type: integer 
	Parameter HANDSHAKE_MAX_DELAYf2r bound to: 5000 - type: integer 
	Parameter STATIC_MAX_DELAY bound to: 10000 - type: integer 
	Parameter SYNC_MTBF bound to: 2 - type: integer 
	Parameter HANDSHAKE_MAX_DELAYr2f bound to: 3000 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "true" *) [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ip/z920_nvdla_ps_ddr4_0_0/rtl/ip_top/z920_nvdla_ps_ddr4_0_0_ddr4_mem_intfc.sv:604]
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "true" *) [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ip/z920_nvdla_ps_ddr4_0_0/rtl/ip_top/z920_nvdla_ps_ddr4_0_0_ddr4_mem_intfc.sv:605]
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ip/z920_nvdla_ps_ddr4_0_0/rtl/ip_top/z920_nvdla_ps_ddr4_0_0_ddr4_mem_intfc.sv:1369]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ip/z920_nvdla_ps_ddr4_0_0/rtl/ip_top/z920_nvdla_ps_ddr4_0_0_ddr4_mem_intfc.sv:1369]
	Parameter PING_PONG_PHY bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 17 - type: integer 
	Parameter BANK_WIDTH bound to: 2 - type: integer 
	Parameter BANK_GROUP_WIDTH bound to: 2 - type: integer 
	Parameter LR_WIDTH bound to: 1 - type: integer 
	Parameter CK_WIDTH bound to: 1 - type: integer 
	Parameter CKE_WIDTH bound to: 1 - type: integer 
	Parameter COL_WIDTH bound to: 10 - type: integer 
	Parameter CS_WIDTH bound to: 1 - type: integer 
	Parameter ODT_WIDTH bound to: 1 - type: integer 
	Parameter DRAM_TYPE bound to: DDR4 - type: string 
	Parameter DQ_WIDTH bound to: 64 - type: integer 
	Parameter DQS_WIDTH bound to: 8 - type: integer 
	Parameter DM_WIDTH bound to: 8 - type: integer 
	Parameter C_FAMILY bound to: zynquplus - type: string 
	Parameter tCK bound to: 1600 - type: integer 
	Parameter TCQ bound to: 100.000000 - type: float 
	Parameter USE_DYNAMIC_DCI bound to: 1 - type: integer 
	Parameter RANKS bound to: 1 - type: integer 
	Parameter nCK_PER_CLK bound to: 4 - type: integer 
	Parameter SYSCLK_TYPE bound to: DIFFERENTIAL - type: string 
	Parameter BACKBONE_ROUTE bound to: TRUE - type: string 
	Parameter PLL_WIDTH bound to: 3 - type: integer 
	Parameter CLKOUTPHY_MODE bound to: VCO - type: string 
	Parameter SIM_DEVICE bound to: ULTRASCALE_PLUS - type: string 
	Parameter BYTES bound to: 11 - type: integer 
	Parameter DBYTES bound to: 8 - type: integer 
	Parameter IOBTYPE bound to: 429'b000011011011011111111011011011011000011000011011011011111111011011011011000011000011011011011111111011011011011000011000011011011011111111011011011011000011000011011011011111111011011011011000011000011011011011111111011011011011000011000011011011011111111011011011011000011000011011011011111111011011011011000011000000000000000000000000000001001001001001001001000000001001001001001001001001000001001001001101101001001001001001001 
	Parameter PLLCLK_SRC bound to: 1'b0 
	Parameter DIV_MODE bound to: 2'b00 
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter CTRL_CLK bound to: 2'b11 
	Parameter INIT bound to: 165'b111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111 
	Parameter PING_PONG_CH1_BYTES_MAP bound to: 11'b00000000000 
	Parameter RX_DATA_TYPE bound to: 165'b011110111111001011110111111001011110111111001011110111111001011110111111001011110111111001011110111111001011110111111001000000000011111111001111111111011111111111111 
	Parameter TX_OUTPUT_PHASE_90 bound to: 143'b00000110000000000011000000000001100000000000110000000000011000000000001100000000000110000000000011000000000000000111111100111111110111111111111 
	Parameter RXTX_BITSLICE_EN bound to: 143'b01111011111010111101111101011110111110101111011111010111101111101011110111110101111011111010111101111101000000000111111100111111110111101111111 
	Parameter NATIVE_ODELAY_BYPASS bound to: 143'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter EN_OTHER_PCLK bound to: 22'b0101010101010101000000 
	Parameter EN_OTHER_NCLK bound to: 22'b0101010101010101000000 
	Parameter RX_CLK_PHASE_P bound to: 22'b1111111111111111000000 
	Parameter RX_CLK_PHASE_N bound to: 22'b1111111111111111000000 
	Parameter TX_GATING bound to: 22'b1111111111111111000000 
	Parameter RX_GATING bound to: 22'b1111111111111111000000 
	Parameter EN_DYN_ODLY_MODE bound to: 22'b1111111111111111000000 
	Parameter BANK_TYPE bound to: HP_IO - type: string 
	Parameter IDLY_VT_TRACK bound to: 22'b1111111111111111111111 
	Parameter ODLY_VT_TRACK bound to: 22'b1111111111111111111111 
	Parameter QDLY_VT_TRACK bound to: 22'b1111111111111111111111 
	Parameter SIM_MODE bound to: FULL - type: string 
	Parameter SELF_CALIBRATE bound to: 22'b1111111111111111111111 
	Parameter PING_PONG_CH1_BYTES bound to: 11'b00011110000 
	Parameter PING_PONG_CH1_DBYTES bound to: 8'b11110000 
	Parameter TBYTE_CTL bound to: TBYTE_IN - type: string 
	Parameter DELAY_TYPE bound to: FIXED - type: string 
	Parameter DELAY_FORMAT bound to: TIME - type: string 
	Parameter UPDATE_MODE bound to: ASYNC - type: string 
	Parameter FIFO_SYNC_MODE bound to: 143'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter REFCLK_SRC bound to: 2'b00 
	Parameter GCLK_SRC bound to: 495'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter TRI_OUTPUT_PHASE_90 bound to: 22'b1111111111111111111111 
	Parameter SERIAL_MODE bound to: 22'b0000000000000000000000 
	Parameter INV_RXCLK bound to: 22'b0000000000000000000000 
	Parameter EN_CLK_TO_EXT_NORTH bound to: 22'b0000000000000000000000 
	Parameter EN_CLK_TO_EXT_SOUTH bound to: 22'b0000000000000000000000 
	Parameter RX_DELAY_VAL bound to: 416'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter TX_DELAY_VAL bound to: 416'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter TRI_DELAY_VAL bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter READ_IDLE_COUNT bound to: 64'b0000000000000000000000000001111100000000000000000000000000011111 
	Parameter ROUNDING_FACTOR bound to: 64'b0000000000000000000000000001000000000000000000000000000000010000 
	Parameter REFCLK_FREQ bound to: 300.000000 - type: float 
	Parameter DCI_SRC bound to: 143'b11111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111 
	Parameter RXGATE_EXTEND bound to: 22'b0000000000000000000000 
	Parameter SYNC_MTBF bound to: 2 - type: integer 
	Parameter DQS_BIAS bound to: FALSE - type: string 
	Parameter NIBBLE_WIDTH bound to: 22 - type: integer 
	Parameter NIBBLE_CNT_WIDTH bound to: 5 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "true" *) [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ip/z920_nvdla_ps_ddr4_0_0/ip_1/rtl/phy/z920_nvdla_ps_ddr4_0_0_phy_ddr4.sv:354]
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "true" *) [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ip/z920_nvdla_ps_ddr4_0_0/ip_1/rtl/phy/z920_nvdla_ps_ddr4_0_0_phy_ddr4.sv:355]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ip/z920_nvdla_ps_ddr4_0_0/ip_1/rtl/phy/z920_nvdla_ps_ddr4_0_0_phy_ddr4.sv:356]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ip/z920_nvdla_ps_ddr4_0_0/ip_1/rtl/phy/z920_nvdla_ps_ddr4_0_0_phy_ddr4.sv:356]
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ip/z920_nvdla_ps_ddr4_0_0/ip_1/rtl/phy/z920_nvdla_ps_ddr4_0_0_phy_ddr4.sv:378]
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ip/z920_nvdla_ps_ddr4_0_0/ip_1/rtl/phy/z920_nvdla_ps_ddr4_0_0_phy_ddr4.sv:421]
	Parameter BYTES bound to: 11 - type: integer 
	Parameter DBYTES bound to: 8 - type: integer 
	Parameter TBYTE_CTL bound to: TBYTE_IN - type: string 
	Parameter DELAY_TYPE bound to: FIXED - type: string 
	Parameter DELAY_FORMAT bound to: TIME - type: string 
	Parameter UPDATE_MODE bound to: ASYNC - type: string 
	Parameter PLLCLK_SRC bound to: 1'b0 
	Parameter FIFO_SYNC_MODE bound to: 143'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DIV_MODE bound to: 2'b00 
	Parameter REFCLK_SRC bound to: 2'b00 
	Parameter CTRL_CLK bound to: 2'b11 
	Parameter GCLK_SRC bound to: 495'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT bound to: 165'b111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111 
	Parameter RX_DATA_TYPE bound to: 165'b011110111111001011110111111001011110111111001011110111111001011110111111001011110111111001011110111111001011110111111001000000000011111111001111111111011111111111111 
	Parameter TX_OUTPUT_PHASE_90 bound to: 143'b00000110000000000011000000000001100000000000110000000000011000000000001100000000000110000000000011000000000000000111111100111111110111111111111 
	Parameter RXTX_BITSLICE_EN bound to: 143'b01111011111010111101111101011110111110101111011111010111101111101011110111110101111011111010111101111101000000000111111100111111110111101111111 
	Parameter TRI_OUTPUT_PHASE_90 bound to: 22'b1111111111111111111111 
	Parameter NATIVE_ODELAY_BYPASS bound to: 143'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter EN_OTHER_PCLK bound to: 22'b0101010101010101000000 
	Parameter EN_OTHER_NCLK bound to: 22'b0101010101010101000000 
	Parameter SERIAL_MODE bound to: 22'b0000000000000000000000 
	Parameter RX_CLK_PHASE_P bound to: 22'b1111111111111111000000 
	Parameter RX_CLK_PHASE_N bound to: 22'b1111111111111111000000 
	Parameter INV_RXCLK bound to: 22'b0000000000000000000000 
	Parameter TX_GATING bound to: 22'b1111111111111111000000 
	Parameter RX_GATING bound to: 22'b1111111111111111000000 
	Parameter EN_CLK_TO_EXT_NORTH bound to: 22'b0000000000000000000000 
	Parameter EN_CLK_TO_EXT_SOUTH bound to: 22'b0000000000000000000000 
	Parameter RX_DELAY_VAL bound to: 416'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter TX_DELAY_VAL bound to: 416'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter TRI_DELAY_VAL bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter READ_IDLE_COUNT bound to: 64'b0000000000000000000000000001111100000000000000000000000000011111 
	Parameter ROUNDING_FACTOR bound to: 64'b0000000000000000000000000001000000000000000000000000000000010000 
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter REFCLK_FREQ bound to: 300.000000 - type: float 
	Parameter DCI_SRC bound to: 143'b11111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111 
	Parameter EN_DYN_ODLY_MODE bound to: 22'b1111111111111111000000 
	Parameter SELF_CALIBRATE bound to: 22'b1111111111111111111111 
	Parameter IDLY_VT_TRACK bound to: 22'b1111111111111111111111 
	Parameter ODLY_VT_TRACK bound to: 22'b1111111111111111111111 
	Parameter QDLY_VT_TRACK bound to: 22'b1111111111111111111111 
	Parameter RXGATE_EXTEND bound to: 22'b0000000000000000000000 
	Parameter DRAM_TYPE bound to: DDR4 - type: string 
	Parameter SIM_DEVICE bound to: ULTRASCALE_PLUS - type: string 
	Parameter ENABLE_PRE_EMPHASIS bound to: TRUE - type: string 
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter REFCLK_FREQ bound to: 300.000000 - type: float 
	Parameter TBYTE_CTL bound to: TBYTE_IN - type: string 
	Parameter DELAY_TYPE bound to: FIXED - type: string 
	Parameter DELAY_FORMAT bound to: TIME - type: string 
	Parameter UPDATE_MODE bound to: ASYNC - type: string 
	Parameter PLLCLK_SRC bound to: 1'b0 
	Parameter RXTX_BITSLICE_EN bound to: 13'b0111101111111 
	Parameter GCLK_SRC bound to: 45'b000000000000000000000000000000000000000000000 
	Parameter DCI_SRC bound to: 13'b1111111111111 
	Parameter INIT bound to: 15'b111111111111111 
	Parameter RX_DATA_TYPE bound to: 15'b011111111111111 
	Parameter RX_DELAY_VAL bound to: 416'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter TX_DELAY_VAL bound to: 416'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter TRI_DELAY_VAL bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter TX_OUTPUT_PHASE_90 bound to: 13'b0111111111111 
	Parameter TRI_OUTPUT_PHASE_90 bound to: 2'b11 
	Parameter NATIVE_ODELAY_BYPASS bound to: 13'b0000000000000 
	Parameter NATIVE_ODELAY_BYPASS_TRI bound to: 2'b00 
	Parameter FIFO_SYNC_MODE bound to: 13'b0000000000000 
	Parameter EN_OTHER_PCLK bound to: 2'b00 
	Parameter EN_OTHER_NCLK bound to: 2'b00 
	Parameter EN_DYN_ODLY_MODE bound to: 2'b00 
	Parameter SERIAL_MODE bound to: 2'b00 
	Parameter RX_CLK_PHASE_P bound to: 2'b00 
	Parameter RX_CLK_PHASE_N bound to: 2'b00 
	Parameter INV_RXCLK bound to: 2'b00 
	Parameter TX_GATING bound to: 2'b00 
	Parameter RX_GATING bound to: 2'b00 
	Parameter SELF_CALIBRATE bound to: 2'b11 
	Parameter READ_IDLE_COUNT bound to: 64'b0000000000000000000000000001111100000000000000000000000000011111 
	Parameter DIV_MODE bound to: 2'b00 
	Parameter REFCLK_SRC bound to: 2'b00 
	Parameter ROUNDING_FACTOR bound to: 64'b0000000000000000000000000001000000000000000000000000000000010000 
	Parameter CTRL_CLK bound to: 2'b11 
	Parameter EN_CLK_TO_EXT_NORTH bound to: 2'b00 
	Parameter EN_CLK_TO_EXT_SOUTH bound to: 2'b00 
	Parameter IDLY_VT_TRACK bound to: 2'b11 
	Parameter ODLY_VT_TRACK bound to: 2'b11 
	Parameter QDLY_VT_TRACK bound to: 2'b11 
	Parameter RXGATE_EXTEND bound to: 2'b00 
	Parameter SIM_DEVICE bound to: ULTRASCALE_PLUS - type: string 
	Parameter RDATA_TYPE bound to: 26'b00010101010111010101010111 
	Parameter FIFO_SYNC_MODE bound to: FALSE - type: string 
	Parameter ENABLE_PRE_EMPHASIS bound to: TRUE - type: string 
	Parameter RX_DATA_WIDTH bound to: 8 - type: integer 
	Parameter RX_DATA_TYPE bound to: DATA_AND_CLOCK - type: string 
	Parameter RX_DELAY_FORMAT bound to: TIME - type: string 
	Parameter RX_DELAY_TYPE bound to: FIXED - type: string 
	Parameter RX_DELAY_VAL bound to: 0 - type: integer 
	Parameter RX_REFCLK_FREQ bound to: 300.000000 - type: float 
	Parameter RX_UPDATE_MODE bound to: ASYNC - type: string 
	Parameter TX_DATA_WIDTH bound to: 8 - type: integer 
	Parameter TX_DELAY_TYPE bound to: FIXED - type: string 
	Parameter TX_REFCLK_FREQ bound to: 300.000000 - type: float 
	Parameter TX_UPDATE_MODE bound to: ASYNC - type: string 
	Parameter TX_DELAY_VAL bound to: 0 - type: integer 
	Parameter INIT bound to: 1'b1 
	Parameter TBYTE_CTL bound to: TBYTE_IN - type: string 
	Parameter TX_DELAY_FORMAT bound to: TIME - type: string 
	Parameter TX_OUTPUT_PHASE_90 bound to: TRUE - type: string 
	Parameter NATIVE_ODELAY_BYPASS bound to: FALSE - type: string 
	Parameter SIM_DEVICE bound to: ULTRASCALE_PLUS - type: string 
	Parameter ENABLE_PRE_EMPHASIS bound to: TRUE - type: string 
	Parameter FIFO_SYNC_MODE bound to: FALSE - type: string 
	Parameter INIT bound to: 1'b1 
	Parameter IS_RX_CLK_INVERTED bound to: 1'b0 
	Parameter IS_RX_RST_DLY_INVERTED bound to: 1'b0 
	Parameter IS_RX_RST_INVERTED bound to: 1'b0 
	Parameter IS_TX_CLK_INVERTED bound to: 1'b0 
	Parameter IS_TX_RST_DLY_INVERTED bound to: 1'b0 
	Parameter IS_TX_RST_INVERTED bound to: 1'b0 
	Parameter LOOPBACK bound to: FALSE - type: string 
	Parameter NATIVE_ODELAY_BYPASS bound to: FALSE - type: string 
	Parameter RX_DATA_TYPE bound to: DATA_AND_CLOCK - type: string 
	Parameter RX_DATA_WIDTH bound to: 8 - type: integer 
	Parameter RX_DELAY_FORMAT bound to: TIME - type: string 
	Parameter RX_DELAY_TYPE bound to: FIXED - type: string 
	Parameter RX_DELAY_VALUE bound to: 0 - type: integer 
	Parameter RX_REFCLK_FREQUENCY bound to: 300.000000 - type: float 
	Parameter RX_UPDATE_MODE bound to: ASYNC - type: string 
	Parameter SIM_DEVICE bound to: ULTRASCALE_PLUS - type: string 
	Parameter SIM_VERSION bound to: 2.000000 - type: float 
	Parameter TBYTE_CTL bound to: TBYTE_IN - type: string 
	Parameter TX_DATA_WIDTH bound to: 8 - type: integer 
	Parameter TX_DELAY_FORMAT bound to: TIME - type: string 
	Parameter TX_DELAY_TYPE bound to: FIXED - type: string 
	Parameter TX_DELAY_VALUE bound to: 0 - type: integer 
	Parameter TX_OUTPUT_PHASE_90 bound to: TRUE - type: string 
	Parameter TX_REFCLK_FREQUENCY bound to: 300.000000 - type: float 
	Parameter TX_UPDATE_MODE bound to: ASYNC - type: string 
	Parameter FIFO_SYNC_MODE bound to: FALSE - type: string 
	Parameter ENABLE_PRE_EMPHASIS bound to: TRUE - type: string 
	Parameter RX_DATA_WIDTH bound to: 8 - type: integer 
	Parameter RX_DATA_TYPE bound to: DATA - type: string 
	Parameter RX_DELAY_FORMAT bound to: TIME - type: string 
	Parameter RX_DELAY_TYPE bound to: FIXED - type: string 
	Parameter RX_DELAY_VAL bound to: 0 - type: integer 
	Parameter RX_REFCLK_FREQ bound to: 300.000000 - type: float 
	Parameter RX_UPDATE_MODE bound to: ASYNC - type: string 
	Parameter TX_DATA_WIDTH bound to: 8 - type: integer 
	Parameter TX_DELAY_TYPE bound to: FIXED - type: string 
	Parameter TX_REFCLK_FREQ bound to: 300.000000 - type: float 
	Parameter TX_UPDATE_MODE bound to: ASYNC - type: string 
	Parameter TX_DELAY_VAL bound to: 0 - type: integer 
	Parameter INIT bound to: 1'b1 
	Parameter TBYTE_CTL bound to: TBYTE_IN - type: string 
	Parameter TX_DELAY_FORMAT bound to: TIME - type: string 
	Parameter TX_OUTPUT_PHASE_90 bound to: TRUE - type: string 
	Parameter NATIVE_ODELAY_BYPASS bound to: FALSE - type: string 
	Parameter SIM_DEVICE bound to: ULTRASCALE_PLUS - type: string 
	Parameter ENABLE_PRE_EMPHASIS bound to: TRUE - type: string 
	Parameter FIFO_SYNC_MODE bound to: FALSE - type: string 
	Parameter INIT bound to: 1'b1 
	Parameter IS_RX_CLK_INVERTED bound to: 1'b0 
	Parameter IS_RX_RST_DLY_INVERTED bound to: 1'b0 
	Parameter IS_RX_RST_INVERTED bound to: 1'b0 
	Parameter IS_TX_CLK_INVERTED bound to: 1'b0 
	Parameter IS_TX_RST_DLY_INVERTED bound to: 1'b0 
	Parameter IS_TX_RST_INVERTED bound to: 1'b0 
	Parameter LOOPBACK bound to: FALSE - type: string 
	Parameter NATIVE_ODELAY_BYPASS bound to: FALSE - type: string 
	Parameter RX_DATA_TYPE bound to: DATA - type: string 
	Parameter RX_DATA_WIDTH bound to: 8 - type: integer 
	Parameter RX_DELAY_FORMAT bound to: TIME - type: string 
	Parameter RX_DELAY_TYPE bound to: FIXED - type: string 
	Parameter RX_DELAY_VALUE bound to: 0 - type: integer 
	Parameter RX_REFCLK_FREQUENCY bound to: 300.000000 - type: float 
	Parameter RX_UPDATE_MODE bound to: ASYNC - type: string 
	Parameter SIM_DEVICE bound to: ULTRASCALE_PLUS - type: string 
	Parameter SIM_VERSION bound to: 2.000000 - type: float 
	Parameter TBYTE_CTL bound to: TBYTE_IN - type: string 
	Parameter TX_DATA_WIDTH bound to: 8 - type: integer 
	Parameter TX_DELAY_FORMAT bound to: TIME - type: string 
	Parameter TX_DELAY_TYPE bound to: FIXED - type: string 
	Parameter TX_DELAY_VALUE bound to: 0 - type: integer 
	Parameter TX_OUTPUT_PHASE_90 bound to: TRUE - type: string 
	Parameter TX_REFCLK_FREQUENCY bound to: 300.000000 - type: float 
	Parameter TX_UPDATE_MODE bound to: ASYNC - type: string 
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter INIT bound to: 1'b1 
	Parameter DELAY_TYPE bound to: FIXED - type: string 
	Parameter DELAY_FORMAT bound to: TIME - type: string 
	Parameter UPDATE_MODE bound to: ASYNC - type: string 
	Parameter DELAY_VAL bound to: 0 - type: integer 
	Parameter REFCLK_FREQ bound to: 300.000000 - type: float 
	Parameter OUTPUT_PHASE_90 bound to: TRUE - type: string 
	Parameter NATIVE_ODELAY_BYPASS bound to: FALSE - type: string 
	Parameter SIM_DEVICE bound to: ULTRASCALE_PLUS - type: string 
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter DELAY_FORMAT bound to: TIME - type: string 
	Parameter DELAY_TYPE bound to: FIXED - type: string 
	Parameter DELAY_VALUE bound to: 0 - type: integer 
	Parameter INIT bound to: 1'b1 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
	Parameter IS_RST_DLY_INVERTED bound to: 1'b0 
	Parameter IS_RST_INVERTED bound to: 1'b0 
	Parameter NATIVE_ODELAY_BYPASS bound to: FALSE - type: string 
	Parameter OUTPUT_PHASE_90 bound to: TRUE - type: string 
	Parameter REFCLK_FREQUENCY bound to: 300.000000 - type: float 
	Parameter SIM_DEVICE bound to: ULTRASCALE_PLUS - type: string 
	Parameter SIM_VERSION bound to: 2.000000 - type: float 
	Parameter UPDATE_MODE bound to: ASYNC - type: string 
	Parameter EN_OTHER_PCLK bound to: FALSE - type: string 
	Parameter EN_OTHER_NCLK bound to: FALSE - type: string 
	Parameter EN_DYN_ODLY_MODE bound to: FALSE - type: string 
	Parameter SERIAL_MODE bound to: FALSE - type: string 
	Parameter RX_CLK_PHASE_P bound to: SHIFT_0 - type: string 
	Parameter RX_CLK_PHASE_N bound to: SHIFT_0 - type: string 
	Parameter INV_RXCLK bound to: FALSE - type: string 
	Parameter TX_GATING bound to: DISABLE - type: string 
	Parameter RX_GATING bound to: DISABLE - type: string 
	Parameter SELF_CALIBRATE bound to: ENABLE - type: string 
	Parameter READ_IDLE_COUNT bound to: 31 - type: integer 
	Parameter DIV_MODE bound to: DIV4 - type: string 
	Parameter REFCLK_SRC bound to: PLLCLK - type: string 
	Parameter ROUNDING_FACTOR bound to: 16 - type: integer 
	Parameter CTRL_CLK bound to: EXTERNAL - type: string 
	Parameter EN_CLK_TO_EXT_NORTH bound to: DISABLE - type: string 
	Parameter EN_CLK_TO_EXT_SOUTH bound to: DISABLE - type: string 
	Parameter IDLY_VT_TRACK bound to: TRUE - type: string 
	Parameter ODLY_VT_TRACK bound to: TRUE - type: string 
	Parameter QDLY_VT_TRACK bound to: TRUE - type: string 
	Parameter RXGATE_EXTEND bound to: FALSE - type: string 
	Parameter SIM_DEVICE bound to: ULTRASCALE_PLUS - type: string 
	Parameter CTRL_CLK bound to: EXTERNAL - type: string 
	Parameter DIV_MODE bound to: DIV4 - type: string 
	Parameter EN_CLK_TO_EXT_NORTH bound to: DISABLE - type: string 
	Parameter EN_CLK_TO_EXT_SOUTH bound to: DISABLE - type: string 
	Parameter EN_DYN_ODLY_MODE bound to: FALSE - type: string 
	Parameter EN_OTHER_NCLK bound to: FALSE - type: string 
	Parameter EN_OTHER_PCLK bound to: FALSE - type: string 
	Parameter IDLY_VT_TRACK bound to: TRUE - type: string 
	Parameter INV_RXCLK bound to: FALSE - type: string 
	Parameter ODLY_VT_TRACK bound to: TRUE - type: string 
	Parameter QDLY_VT_TRACK bound to: TRUE - type: string 
	Parameter READ_IDLE_COUNT bound to: 31 - type: integer 
	Parameter REFCLK_SRC bound to: PLLCLK - type: string 
	Parameter ROUNDING_FACTOR bound to: 16 - type: integer 
	Parameter RXGATE_EXTEND bound to: FALSE - type: string 
	Parameter RX_CLK_PHASE_N bound to: SHIFT_0 - type: string 
	Parameter RX_CLK_PHASE_P bound to: SHIFT_0 - type: string 
	Parameter RX_GATING bound to: DISABLE - type: string 
	Parameter SELF_CALIBRATE bound to: ENABLE - type: string 
	Parameter SERIAL_MODE bound to: FALSE - type: string 
	Parameter SIM_DEVICE bound to: ULTRASCALE_PLUS - type: string 
	Parameter SIM_SPEEDUP bound to: FAST - type: string 
	Parameter SIM_VERSION bound to: 2.000000 - type: float 
	Parameter TX_GATING bound to: DISABLE - type: string 
	Parameter SIM_DEVICE bound to: ULTRASCALE_PLUS - type: string 
	Parameter SIM_DEVICE bound to: ULTRASCALE_PLUS - type: string 
	Parameter SIM_VERSION bound to: 2.000000 - type: float 
	Parameter INIT bound to: 2'b10 
	Parameter ENABLE_PRE_EMPHASIS bound to: TRUE - type: string 
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter REFCLK_FREQ bound to: 300.000000 - type: float 
	Parameter TBYTE_CTL bound to: TBYTE_IN - type: string 
	Parameter DELAY_TYPE bound to: FIXED - type: string 
	Parameter DELAY_FORMAT bound to: TIME - type: string 
	Parameter UPDATE_MODE bound to: ASYNC - type: string 
	Parameter PLLCLK_SRC bound to: 1'b0 
	Parameter RXTX_BITSLICE_EN bound to: 13'b1110011111111 
	Parameter GCLK_SRC bound to: 45'b000000000000000000000000000000000000000000000 
	Parameter DCI_SRC bound to: 13'b1111111111111 
	Parameter INIT bound to: 15'b111111111111111 
	Parameter RX_DATA_TYPE bound to: 15'b111001111111111 
	Parameter RX_DELAY_VAL bound to: 416'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter TX_DELAY_VAL bound to: 416'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter TRI_DELAY_VAL bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter TX_OUTPUT_PHASE_90 bound to: 13'b1110011111111 
	Parameter TRI_OUTPUT_PHASE_90 bound to: 2'b11 
	Parameter NATIVE_ODELAY_BYPASS bound to: 13'b0000000000000 
	Parameter NATIVE_ODELAY_BYPASS_TRI bound to: 2'b00 
	Parameter FIFO_SYNC_MODE bound to: 13'b0000000000000 
	Parameter EN_OTHER_PCLK bound to: 2'b00 
	Parameter EN_OTHER_NCLK bound to: 2'b00 
	Parameter EN_DYN_ODLY_MODE bound to: 2'b00 
	Parameter SERIAL_MODE bound to: 2'b00 
	Parameter RX_CLK_PHASE_P bound to: 2'b00 
	Parameter RX_CLK_PHASE_N bound to: 2'b00 
	Parameter INV_RXCLK bound to: 2'b00 
	Parameter TX_GATING bound to: 2'b00 
	Parameter RX_GATING bound to: 2'b00 
	Parameter SELF_CALIBRATE bound to: 2'b11 
	Parameter READ_IDLE_COUNT bound to: 64'b0000000000000000000000000001111100000000000000000000000000011111 
	Parameter DIV_MODE bound to: 2'b00 
	Parameter REFCLK_SRC bound to: 2'b00 
	Parameter ROUNDING_FACTOR bound to: 64'b0000000000000000000000000001000000000000000000000000000000010000 
	Parameter CTRL_CLK bound to: 2'b11 
	Parameter EN_CLK_TO_EXT_NORTH bound to: 2'b00 
	Parameter EN_CLK_TO_EXT_SOUTH bound to: 2'b00 
	Parameter IDLY_VT_TRACK bound to: 2'b11 
	Parameter ODLY_VT_TRACK bound to: 2'b11 
	Parameter QDLY_VT_TRACK bound to: 2'b11 
	Parameter RXGATE_EXTEND bound to: 2'b00 
	Parameter SIM_DEVICE bound to: ULTRASCALE_PLUS - type: string 
	Parameter RDATA_TYPE bound to: 26'b01010100000111010101010111 
	Parameter ENABLE_PRE_EMPHASIS bound to: TRUE - type: string 
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter REFCLK_FREQ bound to: 300.000000 - type: float 
	Parameter TBYTE_CTL bound to: TBYTE_IN - type: string 
	Parameter DELAY_TYPE bound to: FIXED - type: string 
	Parameter DELAY_FORMAT bound to: TIME - type: string 
	Parameter UPDATE_MODE bound to: ASYNC - type: string 
	Parameter PLLCLK_SRC bound to: 1'b0 
	Parameter RXTX_BITSLICE_EN bound to: 13'b0000000001111 
	Parameter GCLK_SRC bound to: 45'b000000000000000000000000000000000000000000000 
	Parameter DCI_SRC bound to: 13'b1111111111111 
	Parameter INIT bound to: 15'b111111111111111 
	Parameter RX_DATA_TYPE bound to: 15'b000000000011111 
	Parameter RX_DELAY_VAL bound to: 416'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter TX_DELAY_VAL bound to: 416'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter TRI_DELAY_VAL bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter TX_OUTPUT_PHASE_90 bound to: 13'b0000000001111 
	Parameter TRI_OUTPUT_PHASE_90 bound to: 2'b11 
	Parameter NATIVE_ODELAY_BYPASS bound to: 13'b0000000000000 
	Parameter NATIVE_ODELAY_BYPASS_TRI bound to: 2'b00 
	Parameter FIFO_SYNC_MODE bound to: 13'b0000000000000 
	Parameter EN_OTHER_PCLK bound to: 2'b00 
	Parameter EN_OTHER_NCLK bound to: 2'b00 
	Parameter EN_DYN_ODLY_MODE bound to: 2'b00 
	Parameter SERIAL_MODE bound to: 2'b00 
	Parameter RX_CLK_PHASE_P bound to: 2'b00 
	Parameter RX_CLK_PHASE_N bound to: 2'b00 
	Parameter INV_RXCLK bound to: 2'b00 
	Parameter TX_GATING bound to: 2'b00 
	Parameter RX_GATING bound to: 2'b00 
	Parameter SELF_CALIBRATE bound to: 2'b11 
	Parameter READ_IDLE_COUNT bound to: 64'b0000000000000000000000000001111100000000000000000000000000011111 
	Parameter DIV_MODE bound to: 2'b00 
	Parameter REFCLK_SRC bound to: 2'b00 
	Parameter ROUNDING_FACTOR bound to: 64'b0000000000000000000000000001000000000000000000000000000000010000 
	Parameter CTRL_CLK bound to: 2'b11 
	Parameter EN_CLK_TO_EXT_NORTH bound to: 2'b00 
	Parameter EN_CLK_TO_EXT_SOUTH bound to: 2'b00 
	Parameter IDLY_VT_TRACK bound to: 2'b11 
	Parameter ODLY_VT_TRACK bound to: 2'b11 
	Parameter QDLY_VT_TRACK bound to: 2'b11 
	Parameter RXGATE_EXTEND bound to: 2'b00 
	Parameter SIM_DEVICE bound to: ULTRASCALE_PLUS - type: string 
	Parameter RDATA_TYPE bound to: 26'b00000000000000000001010111 
	Parameter ENABLE_PRE_EMPHASIS bound to: TRUE - type: string 
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter REFCLK_FREQ bound to: 300.000000 - type: float 
	Parameter TBYTE_CTL bound to: TBYTE_IN - type: string 
	Parameter DELAY_TYPE bound to: FIXED - type: string 
	Parameter DELAY_FORMAT bound to: TIME - type: string 
	Parameter UPDATE_MODE bound to: ASYNC - type: string 
	Parameter PLLCLK_SRC bound to: 1'b0 
	Parameter RXTX_BITSLICE_EN bound to: 13'b0111101111101 
	Parameter GCLK_SRC bound to: 45'b000000000000000000000000000000000000000000000 
	Parameter DCI_SRC bound to: 13'b1111111111111 
	Parameter INIT bound to: 15'b111111111111111 
	Parameter RX_DATA_TYPE bound to: 15'b011110111111001 
	Parameter RX_DELAY_VAL bound to: 416'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter TX_DELAY_VAL bound to: 416'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter TRI_DELAY_VAL bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter TX_OUTPUT_PHASE_90 bound to: 13'b0000011000000 
	Parameter TRI_OUTPUT_PHASE_90 bound to: 2'b11 
	Parameter NATIVE_ODELAY_BYPASS bound to: 13'b0000000000000 
	Parameter NATIVE_ODELAY_BYPASS_TRI bound to: 2'b00 
	Parameter FIFO_SYNC_MODE bound to: 13'b0000000000000 
	Parameter EN_OTHER_PCLK bound to: 2'b01 
	Parameter EN_OTHER_NCLK bound to: 2'b01 
	Parameter EN_DYN_ODLY_MODE bound to: 2'b11 
	Parameter SERIAL_MODE bound to: 2'b00 
	Parameter RX_CLK_PHASE_P bound to: 2'b11 
	Parameter RX_CLK_PHASE_N bound to: 2'b11 
	Parameter INV_RXCLK bound to: 2'b00 
	Parameter TX_GATING bound to: 2'b11 
	Parameter RX_GATING bound to: 2'b11 
	Parameter SELF_CALIBRATE bound to: 2'b11 
	Parameter READ_IDLE_COUNT bound to: 64'b0000000000000000000000000001111100000000000000000000000000011111 
	Parameter DIV_MODE bound to: 2'b00 
	Parameter REFCLK_SRC bound to: 2'b00 
	Parameter ROUNDING_FACTOR bound to: 64'b0000000000000000000000000001000000000000000000000000000000010000 
	Parameter CTRL_CLK bound to: 2'b11 
	Parameter EN_CLK_TO_EXT_NORTH bound to: 2'b00 
	Parameter EN_CLK_TO_EXT_SOUTH bound to: 2'b00 
	Parameter IDLY_VT_TRACK bound to: 2'b11 
	Parameter ODLY_VT_TRACK bound to: 2'b11 
	Parameter QDLY_VT_TRACK bound to: 2'b11 
	Parameter RXGATE_EXTEND bound to: 2'b00 
	Parameter SIM_DEVICE bound to: ULTRASCALE_PLUS - type: string 
	Parameter RDATA_TYPE bound to: 26'b00010101010011010101010001 
	Parameter FIFO_SYNC_MODE bound to: FALSE - type: string 
	Parameter ENABLE_PRE_EMPHASIS bound to: TRUE - type: string 
	Parameter RX_DATA_WIDTH bound to: 8 - type: integer 
	Parameter RX_DATA_TYPE bound to: DATA - type: string 
	Parameter RX_DELAY_FORMAT bound to: TIME - type: string 
	Parameter RX_DELAY_TYPE bound to: FIXED - type: string 
	Parameter RX_DELAY_VAL bound to: 0 - type: integer 
	Parameter RX_REFCLK_FREQ bound to: 300.000000 - type: float 
	Parameter RX_UPDATE_MODE bound to: ASYNC - type: string 
	Parameter TX_DATA_WIDTH bound to: 8 - type: integer 
	Parameter TX_DELAY_TYPE bound to: FIXED - type: string 
	Parameter TX_REFCLK_FREQ bound to: 300.000000 - type: float 
	Parameter TX_UPDATE_MODE bound to: ASYNC - type: string 
	Parameter TX_DELAY_VAL bound to: 0 - type: integer 
	Parameter INIT bound to: 1'b1 
	Parameter TBYTE_CTL bound to: TBYTE_IN - type: string 
	Parameter TX_DELAY_FORMAT bound to: TIME - type: string 
	Parameter TX_OUTPUT_PHASE_90 bound to: FALSE - type: string 
	Parameter NATIVE_ODELAY_BYPASS bound to: FALSE - type: string 
	Parameter SIM_DEVICE bound to: ULTRASCALE_PLUS - type: string 
	Parameter ENABLE_PRE_EMPHASIS bound to: TRUE - type: string 
	Parameter FIFO_SYNC_MODE bound to: FALSE - type: string 
	Parameter INIT bound to: 1'b1 
	Parameter IS_RX_CLK_INVERTED bound to: 1'b0 
	Parameter IS_RX_RST_DLY_INVERTED bound to: 1'b0 
	Parameter IS_RX_RST_INVERTED bound to: 1'b0 
	Parameter IS_TX_CLK_INVERTED bound to: 1'b0 
	Parameter IS_TX_RST_DLY_INVERTED bound to: 1'b0 
	Parameter IS_TX_RST_INVERTED bound to: 1'b0 
	Parameter LOOPBACK bound to: FALSE - type: string 
	Parameter NATIVE_ODELAY_BYPASS bound to: FALSE - type: string 
	Parameter RX_DATA_TYPE bound to: DATA - type: string 
	Parameter RX_DATA_WIDTH bound to: 8 - type: integer 
	Parameter RX_DELAY_FORMAT bound to: TIME - type: string 
	Parameter RX_DELAY_TYPE bound to: FIXED - type: string 
	Parameter RX_DELAY_VALUE bound to: 0 - type: integer 
	Parameter RX_REFCLK_FREQUENCY bound to: 300.000000 - type: float 
	Parameter RX_UPDATE_MODE bound to: ASYNC - type: string 
	Parameter SIM_DEVICE bound to: ULTRASCALE_PLUS - type: string 
	Parameter SIM_VERSION bound to: 2.000000 - type: float 
	Parameter TBYTE_CTL bound to: TBYTE_IN - type: string 
	Parameter TX_DATA_WIDTH bound to: 8 - type: integer 
	Parameter TX_DELAY_FORMAT bound to: TIME - type: string 
	Parameter TX_DELAY_TYPE bound to: FIXED - type: string 
	Parameter TX_DELAY_VALUE bound to: 0 - type: integer 
	Parameter TX_OUTPUT_PHASE_90 bound to: FALSE - type: string 
	Parameter TX_REFCLK_FREQUENCY bound to: 300.000000 - type: float 
	Parameter TX_UPDATE_MODE bound to: ASYNC - type: string 
	Parameter EN_OTHER_PCLK bound to: TRUE - type: string 
	Parameter EN_OTHER_NCLK bound to: TRUE - type: string 
	Parameter EN_DYN_ODLY_MODE bound to: TRUE - type: string 
	Parameter SERIAL_MODE bound to: FALSE - type: string 
	Parameter RX_CLK_PHASE_P bound to: SHIFT_90 - type: string 
	Parameter RX_CLK_PHASE_N bound to: SHIFT_90 - type: string 
	Parameter INV_RXCLK bound to: FALSE - type: string 
	Parameter TX_GATING bound to: ENABLE - type: string 
	Parameter RX_GATING bound to: ENABLE - type: string 
	Parameter SELF_CALIBRATE bound to: ENABLE - type: string 
	Parameter READ_IDLE_COUNT bound to: 31 - type: integer 
	Parameter DIV_MODE bound to: DIV4 - type: string 
	Parameter REFCLK_SRC bound to: PLLCLK - type: string 
	Parameter ROUNDING_FACTOR bound to: 16 - type: integer 
	Parameter CTRL_CLK bound to: EXTERNAL - type: string 
	Parameter EN_CLK_TO_EXT_NORTH bound to: DISABLE - type: string 
	Parameter EN_CLK_TO_EXT_SOUTH bound to: DISABLE - type: string 
	Parameter IDLY_VT_TRACK bound to: TRUE - type: string 
	Parameter ODLY_VT_TRACK bound to: TRUE - type: string 
	Parameter QDLY_VT_TRACK bound to: TRUE - type: string 
	Parameter RXGATE_EXTEND bound to: FALSE - type: string 
	Parameter SIM_DEVICE bound to: ULTRASCALE_PLUS - type: string 
	Parameter CTRL_CLK bound to: EXTERNAL - type: string 
	Parameter DIV_MODE bound to: DIV4 - type: string 
	Parameter EN_CLK_TO_EXT_NORTH bound to: DISABLE - type: string 
	Parameter EN_CLK_TO_EXT_SOUTH bound to: DISABLE - type: string 
	Parameter EN_DYN_ODLY_MODE bound to: TRUE - type: string 
	Parameter EN_OTHER_NCLK bound to: TRUE - type: string 
	Parameter EN_OTHER_PCLK bound to: TRUE - type: string 
	Parameter IDLY_VT_TRACK bound to: TRUE - type: string 
	Parameter INV_RXCLK bound to: FALSE - type: string 
	Parameter ODLY_VT_TRACK bound to: TRUE - type: string 
	Parameter QDLY_VT_TRACK bound to: TRUE - type: string 
	Parameter READ_IDLE_COUNT bound to: 31 - type: integer 
	Parameter REFCLK_SRC bound to: PLLCLK - type: string 
	Parameter ROUNDING_FACTOR bound to: 16 - type: integer 
	Parameter RXGATE_EXTEND bound to: FALSE - type: string 
	Parameter RX_CLK_PHASE_N bound to: SHIFT_90 - type: string 
	Parameter RX_CLK_PHASE_P bound to: SHIFT_90 - type: string 
	Parameter RX_GATING bound to: ENABLE - type: string 
	Parameter SELF_CALIBRATE bound to: ENABLE - type: string 
	Parameter SERIAL_MODE bound to: FALSE - type: string 
	Parameter SIM_DEVICE bound to: ULTRASCALE_PLUS - type: string 
	Parameter SIM_SPEEDUP bound to: FAST - type: string 
	Parameter SIM_VERSION bound to: 2.000000 - type: float 
	Parameter TX_GATING bound to: ENABLE - type: string 
	Parameter EN_OTHER_PCLK bound to: FALSE - type: string 
	Parameter EN_OTHER_NCLK bound to: FALSE - type: string 
	Parameter EN_DYN_ODLY_MODE bound to: TRUE - type: string 
	Parameter SERIAL_MODE bound to: FALSE - type: string 
	Parameter RX_CLK_PHASE_P bound to: SHIFT_90 - type: string 
	Parameter RX_CLK_PHASE_N bound to: SHIFT_90 - type: string 
	Parameter INV_RXCLK bound to: FALSE - type: string 
	Parameter TX_GATING bound to: ENABLE - type: string 
	Parameter RX_GATING bound to: ENABLE - type: string 
	Parameter SELF_CALIBRATE bound to: ENABLE - type: string 
	Parameter READ_IDLE_COUNT bound to: 31 - type: integer 
	Parameter DIV_MODE bound to: DIV4 - type: string 
	Parameter REFCLK_SRC bound to: PLLCLK - type: string 
	Parameter ROUNDING_FACTOR bound to: 16 - type: integer 
	Parameter CTRL_CLK bound to: EXTERNAL - type: string 
	Parameter EN_CLK_TO_EXT_NORTH bound to: DISABLE - type: string 
	Parameter EN_CLK_TO_EXT_SOUTH bound to: DISABLE - type: string 
	Parameter IDLY_VT_TRACK bound to: TRUE - type: string 
	Parameter ODLY_VT_TRACK bound to: TRUE - type: string 
	Parameter QDLY_VT_TRACK bound to: TRUE - type: string 
	Parameter RXGATE_EXTEND bound to: FALSE - type: string 
	Parameter SIM_DEVICE bound to: ULTRASCALE_PLUS - type: string 
	Parameter CTRL_CLK bound to: EXTERNAL - type: string 
	Parameter DIV_MODE bound to: DIV4 - type: string 
	Parameter EN_CLK_TO_EXT_NORTH bound to: DISABLE - type: string 
	Parameter EN_CLK_TO_EXT_SOUTH bound to: DISABLE - type: string 
	Parameter EN_DYN_ODLY_MODE bound to: TRUE - type: string 
	Parameter EN_OTHER_NCLK bound to: FALSE - type: string 
	Parameter EN_OTHER_PCLK bound to: FALSE - type: string 
	Parameter IDLY_VT_TRACK bound to: TRUE - type: string 
	Parameter INV_RXCLK bound to: FALSE - type: string 
	Parameter ODLY_VT_TRACK bound to: TRUE - type: string 
	Parameter QDLY_VT_TRACK bound to: TRUE - type: string 
	Parameter READ_IDLE_COUNT bound to: 31 - type: integer 
	Parameter REFCLK_SRC bound to: PLLCLK - type: string 
	Parameter ROUNDING_FACTOR bound to: 16 - type: integer 
	Parameter RXGATE_EXTEND bound to: FALSE - type: string 
	Parameter RX_CLK_PHASE_N bound to: SHIFT_90 - type: string 
	Parameter RX_CLK_PHASE_P bound to: SHIFT_90 - type: string 
	Parameter RX_GATING bound to: ENABLE - type: string 
	Parameter SELF_CALIBRATE bound to: ENABLE - type: string 
	Parameter SERIAL_MODE bound to: FALSE - type: string 
	Parameter SIM_DEVICE bound to: ULTRASCALE_PLUS - type: string 
	Parameter SIM_SPEEDUP bound to: FAST - type: string 
	Parameter SIM_VERSION bound to: 2.000000 - type: float 
	Parameter TX_GATING bound to: ENABLE - type: string 
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter DRIVE bound to: 12 - type: integer 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter SLEW bound to: SLOW - type: string 
	Parameter SYSCLK_TYPE bound to: DIFFERENTIAL - type: string 
	Parameter BACKBONE_ROUTE bound to: TRUE - type: string 
	Parameter PLL_WIDTH bound to: 3 - type: integer 
	Parameter CLKOUTPHY_MODE bound to: VCO - type: string 
	Parameter CLKIN_PERIOD_PLL bound to: 6400 - type: integer 
	Parameter nCK_PER_CLK bound to: 4 - type: integer 
	Parameter C_FAMILY bound to: zynquplus - type: string 
	Parameter TCQ bound to: 100.000000 - type: float 
	Parameter CLKIN_PERIOD_NS_PLL bound to: 6.400000 - type: float 
	Parameter CLKFBOUT_MULT_PLL bound to: 8 - type: integer 
	Parameter DIVCLK_DIVIDE_PLL bound to: 1 - type: integer 
	Parameter CLKOUT0_DIVIDE_PLL bound to: 2 - type: integer 
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter DIFF_TERM bound to: FALSE - type: string 
	Parameter DQS_BIAS bound to: FALSE - type: string 
	Parameter IBUF_DELAY_VALUE bound to: 0 - type: string 
	Parameter IBUF_LOW_PWR bound to: FALSE - type: string 
	Parameter IFD_DELAY_VALUE bound to: AUTO - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter CLKFBOUT_MULT bound to: 8 - type: integer 
	Parameter CLKFBOUT_PHASE bound to: 90.000000 - type: float 
	Parameter CLKIN_PERIOD bound to: 6.400000 - type: float 
	Parameter CLKOUT0_DIVIDE bound to: 2 - type: integer 
	Parameter CLKOUT0_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT0_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT1_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT1_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT1_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUTPHY_MODE bound to: VCO - type: string 
	Parameter COMPENSATION bound to: INTERNAL - type: string 
	Parameter DIVCLK_DIVIDE bound to: 1 - type: integer 
	Parameter IS_CLKFBIN_INVERTED bound to: 1'b0 
	Parameter IS_CLKIN_INVERTED bound to: 1'b0 
	Parameter IS_PWRDWN_INVERTED bound to: 1'b0 
	Parameter IS_RST_INVERTED bound to: 1'b0 
	Parameter REF_JITTER bound to: 0.010000 - type: float 
	Parameter STARTUP_WAIT bound to: FALSE - type: string 
	Parameter BYTES bound to: 11 - type: integer 
	Parameter IOBTYPE bound to: 429'b000011011011011111111011011011011000011000011011011011111111011011011011000011000011011011011111111011011011011000011000011011011011111111011011011011000011000011011011011111111011011011011000011000011011011011111111011011011011000011000011011011011111111011011011011000011000011011011011111111011011011011000011000000000000000000000000000001001001001001001001000000001001001001001001001001000001001001001101101001001001001001001 
	Parameter DQS_BIAS bound to: FALSE - type: string 
	Parameter DRAM_TYPE bound to: DDR4 - type: string 
	Parameter BANK_TYPE bound to: HP_IO - type: string 
	Parameter USE_DYNAMIC_DCI bound to: 1 - type: integer 
	Parameter IOBTYPE bound to: 39'b000001001001001101101001001001001001001 
	Parameter DQS_BIAS bound to: FALSE - type: string 
	Parameter DRAM_TYPE bound to: DDR4 - type: string 
	Parameter BANK_TYPE bound to: HP_IO - type: string 
	Parameter USE_DYNAMIC_DCI bound to: 1 - type: integer 
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter SLEW bound to: SLOW - type: string 
	Parameter IOBTYPE bound to: 39'b001001001000000001001001001001001001001 
	Parameter DQS_BIAS bound to: FALSE - type: string 
	Parameter DRAM_TYPE bound to: DDR4 - type: string 
	Parameter BANK_TYPE bound to: HP_IO - type: string 
	Parameter USE_DYNAMIC_DCI bound to: 1 - type: integer 
	Parameter IOBTYPE bound to: 39'b000000000000000000000000000001001001001 
	Parameter DQS_BIAS bound to: FALSE - type: string 
	Parameter DRAM_TYPE bound to: DDR4 - type: string 
	Parameter BANK_TYPE bound to: HP_IO - type: string 
	Parameter USE_DYNAMIC_DCI bound to: 1 - type: integer 
	Parameter IOBTYPE bound to: 39'b000011011011011111111011011011011000011 
	Parameter DQS_BIAS bound to: FALSE - type: string 
	Parameter DRAM_TYPE bound to: DDR4 - type: string 
	Parameter BANK_TYPE bound to: HP_IO - type: string 
	Parameter USE_DYNAMIC_DCI bound to: 1 - type: integer 
	Parameter VREF_CNTR bound to: FABRIC_RANGE1 - type: string 
	Parameter DRIVE bound to: 12 - type: integer 
	Parameter IBUF_LOW_PWR bound to: TRUE - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter SIM_INPUT_BUFFER_OFFSET bound to: 0 - type: integer 
	Parameter USE_IBUFDISABLE bound to: FALSE - type: string 
	Parameter DIFF_TERM bound to: FALSE - type: string 
	Parameter DQS_BIAS bound to: FALSE - type: string 
	Parameter IBUF_LOW_PWR bound to: TRUE - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter SLEW bound to: SLOW - type: string 
WARNING: [Synth 8-3848] Net ddr4_c in module/entity z920_nvdla_ps_ddr4_0_0_phy_ddr4 does not have driver. [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ip/z920_nvdla_ps_ddr4_0_0/ip_1/rtl/phy/z920_nvdla_ps_ddr4_0_0_phy_ddr4.sv:172]
WARNING: [Synth 8-3848] Net dbg_bus in module/entity z920_nvdla_ps_ddr4_0_0_phy_ddr4 does not have driver. [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ip/z920_nvdla_ps_ddr4_0_0/ip_1/rtl/phy/z920_nvdla_ps_ddr4_0_0_phy_ddr4.sv:270]
	Parameter ABITS bound to: 17 - type: integer 
	Parameter BABITS bound to: 2 - type: integer 
	Parameter BGBITS bound to: 2 - type: integer 
	Parameter CKEBITS bound to: 1 - type: integer 
	Parameter COLBITS bound to: 10 - type: integer 
	Parameter S_HEIGHT bound to: 1 - type: integer 
	Parameter LR_WIDTH bound to: 1 - type: integer 
	Parameter ALIAS_PAGE bound to: OFF - type: string 
	Parameter ALIAS_P_CNT bound to: OFF - type: string 
	Parameter CSBITS bound to: 1 - type: integer 
	Parameter ODTBITS bound to: 1 - type: integer 
	Parameter MEM bound to: DDR4 - type: string 
	Parameter DQ_WIDTH bound to: 64 - type: integer 
	Parameter DQS_WIDTH bound to: 8 - type: integer 
	Parameter DM_WIDTH bound to: 8 - type: integer 
	Parameter PAYLOAD_WIDTH bound to: 64 - type: integer 
	Parameter PAYLOAD_DM_WIDTH bound to: 8 - type: integer 
	Parameter ECC_WIDTH bound to: 8 - type: integer 
	Parameter ECC bound to: OFF - type: string 
	Parameter ADDR_FIFO_WIDTH bound to: 52 - type: integer 
	Parameter DBAW bound to: 5 - type: integer 
	Parameter RANKS bound to: 1 - type: integer 
	Parameter RANK_SLOT bound to: 1 - type: integer 
	Parameter ORDERING bound to: STRICT - type: string 
	Parameter TXN_FIFO_BYPASS bound to: ON - type: string 
	Parameter TXN_FIFO_PIPE bound to: OFF - type: string 
	Parameter PER_RD_PERF bound to: 1'b1 
	Parameter CAS_FIFO_BYPASS bound to: ON - type: string 
	Parameter NOP_ADD_LOW bound to: 1'b0 
	Parameter STARVATION_EN bound to: 1'b1 
	Parameter STARVE_COUNT_WIDTH bound to: 9 - type: integer 
	Parameter DDR4_CLAMSHELL bound to: OFF - type: string 
	Parameter MEM_CONFIG bound to: SODIMM - type: string 
	Parameter REG_CTRL bound to: OFF - type: string 
	Parameter PARTIAL_RECONFIG bound to: Disable - type: string 
	Parameter tCK bound to: 938 - type: integer 
	Parameter tFAW bound to: 20 - type: integer 
	Parameter tFAW_dlr bound to: 16 - type: integer 
	Parameter tRTW bound to: 6 - type: integer 
	Parameter tWTR_L bound to: 5 - type: integer 
	Parameter tWTR_S bound to: 2 - type: integer 
	Parameter tRFC bound to: 163 - type: integer 
	Parameter tRFC_dlr bound to: 9 - type: integer 
	Parameter tREFI bound to: 4875 - type: integer 
	Parameter ZQINTVL bound to: 625000000 - type: integer 
	Parameter tZQCS bound to: 128 - type: integer 
	Parameter tRP bound to: 9 - type: integer 
	Parameter tRRD_L bound to: 4 - type: integer 
	Parameter tRRD_S bound to: 4 - type: integer 
	Parameter tRRD_dlr bound to: 4 - type: integer 
	Parameter tRAS bound to: 21 - type: integer 
	Parameter tRCD bound to: 9 - type: integer 
	Parameter tRTP bound to: 5 - type: integer 
	Parameter tWR bound to: 10 - type: integer 
	Parameter tCCD_3ds bound to: 4 - type: integer 
	Parameter MR6 bound to: 13'b0000000011011 
	Parameter NUMREF bound to: 1 - type: integer 
	Parameter PER_RD_INTVL bound to: 157 - type: integer 
	Parameter ODTWR bound to: 16'b0000000000000001 
	Parameter ODTWRDEL bound to: 5'b01001 
	Parameter ODTWRDUR bound to: 4'b0110 
	Parameter ODTWRODEL bound to: 5'b01001 
	Parameter ODTWRODUR bound to: 4'b0110 
	Parameter ODTRD bound to: 16'b0000000000000000 
	Parameter ODTRDDEL bound to: 5'b01001 
	Parameter ODTRDDUR bound to: 4'b0110 
	Parameter ODTRDODEL bound to: 5'b01001 
	Parameter ODTRDODUR bound to: 4'b0110 
	Parameter ODTNOP bound to: 16'b0000000000000000 
	Parameter nCK_PER_CLK bound to: 4 - type: integer 
	Parameter TCQ bound to: 0.100000 - type: float 
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ip/z920_nvdla_ps_ddr4_0_0/rtl/controller/ddr4_v2_2_mc.sv:339]
	Parameter ABITS bound to: 17 - type: integer 
	Parameter COLBITS bound to: 10 - type: integer 
	Parameter DBAW bound to: 5 - type: integer 
	Parameter ALIAS_PAGE bound to: OFF - type: string 
	Parameter S_HEIGHT bound to: 1 - type: integer 
	Parameter LR_WIDTH bound to: 1 - type: integer 
	Parameter MEM bound to: DDR4 - type: string 
	Parameter tRCD bound to: 9 - type: integer 
	Parameter tRP bound to: 9 - type: integer 
	Parameter TXN_FIFO_BYPASS bound to: ON - type: string 
	Parameter TXN_FIFO_PIPE bound to: OFF - type: string 
	Parameter PER_RD_PERF bound to: 1'b1 
	Parameter CAS_FIFO_BYPASS bound to: ON - type: string 
	Parameter TCQ bound to: 0.100000 - type: float 
	Parameter TXN_FIFO_WIDTH bound to: 49 - type: integer 
	Parameter PER_RD_FIELD bound to: 48 - type: integer 
	Parameter AP_FIELD bound to: 47 - type: integer 
	Parameter CMD_MSB bound to: 46 - type: integer 
	Parameter CMD_LSB bound to: 44 - type: integer 
	Parameter LR_UNUSED_MSB bound to: 47 - type: integer 
	Parameter LR_MSB bound to: 46 - type: integer 
	Parameter LR_LSB bound to: 44 - type: integer 
	Parameter ROW_MSB bound to: 43 - type: integer 
	Parameter ROW_LSB bound to: 24 - type: integer 
	Parameter COL_MSB bound to: 23 - type: integer 
	Parameter COL_LSB bound to: 8 - type: integer 
	Parameter WSPACE_MSB bound to: 7 - type: integer 
	Parameter RANK_MSB bound to: 5 - type: integer 
	Parameter RANK_LSB bound to: 4 - type: integer 
	Parameter GROUP_MSB bound to: 3 - type: integer 
	Parameter GROUP_LSB bound to: 2 - type: integer 
	Parameter BANK_MSB bound to: 1 - type: integer 
	Parameter BANK_LSB bound to: 0 - type: integer 
	Parameter TXN_FIFO_DEPTH bound to: 4 - type: integer 
	Parameter TXN_FIFO_FULL_THRESHOLD bound to: 2 - type: integer 
	Parameter TXN_FIFO_PWIDTH bound to: 2 - type: integer 
	Parameter CAS_FIFO_DEPTH bound to: 4 - type: integer 
	Parameter CAS_FIFO_FULL_THRESHOLD bound to: 2 - type: integer 
	Parameter CAS_FIFO_PWIDTH bound to: 2 - type: integer 
	Parameter S_HEIGHT_ALIASED bound to: 1 - type: integer 
	Parameter LR_WIDTH_ALIASED bound to: 0 - type: integer 
	Parameter PAGE_STATUS_BITS bound to: 2 - type: integer 
	Parameter grIDLE bound to: 3'b000 
	Parameter grACCEPT bound to: 3'b001 
	Parameter grPREWAIT bound to: 3'b010 
	Parameter grACTWAIT bound to: 3'b011 
	Parameter grACT bound to: 3'b100 
	Parameter grAUTOPRE bound to: 3'b101 
	Parameter grCASFSM bound to: 3'b110 
	Parameter CAS_IDLE bound to: 3'b000 
	Parameter CAS_WAIT bound to: 3'b001 
	Parameter RMW_RDWAIT bound to: 3'b010 
	Parameter RMW_DATAWAIT bound to: 3'b011 
	Parameter RMW_WRWAIT bound to: 3'b100 
	Parameter NATRD bound to: 3'b001 
	Parameter NATWR bound to: 3'b000 
	Parameter NATRMW bound to: 3'b011 
	Parameter tRCDF_TEMP bound to: 1 - type: integer 
	Parameter tRCDF bound to: 1 - type: integer 
	Parameter tRCDFLVALUE_TEMP bound to: 1 - type: integer 
	Parameter tRCDFLVALUE bound to: 1 - type: integer 
	Parameter tRPF_TEMP bound to: 0 - type: integer 
	Parameter tRPF bound to: 0 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ip/z920_nvdla_ps_ddr4_0_0/rtl/controller/ddr4_v2_2_mc_group.sv:215]
WARNING: [Synth 8-5856] 3D RAM tras_cntr_rb_nxt_reg  for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-5856] 3D RAM trcd_cntr_nxt_reg  for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-5856] 3D RAM trcd_cntr_is_zero_nxt_reg  for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-5856] 3D RAM ap_cntr_dec_reg  for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-5856] 3D RAM ap_cntr_nxt_reg  for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-5856] 3D RAM ap_cntr_zero_nxt_reg  for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-5856] 3D RAM ap_cntr_expired_nxt_reg  for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-5856] 3D RAM pageInfo_ref_reg  for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-5856] 3D RAM pageInfo_act_reg  for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-5856] 3D RAM pageInfo_exp_reg  for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-5856] 3D RAM pageInfo_nxt_reg  for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-5856] 3D RAM pageInfo_reg  for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-5856] 3D RAM ap_cntr_reg  for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-5856] 3D RAM ap_cntr_zero_reg  for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-5856] 3D RAM trcd_cntr_reg  for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-5856] 3D RAM tras_cntr_rb_reg  for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-5856] 3D RAM ap_cntr_expired_reg  for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-5856] 3D RAM trcd_cntr_is_zero_reg  for this pattern/configuration is not supported. This will most likely be implemented in registers
	Parameter tFAW bound to: 20 - type: integer 
	Parameter tFAW_dlr bound to: 16 - type: integer 
	Parameter tRRD_L bound to: 4 - type: integer 
	Parameter tRRD_S bound to: 4 - type: integer 
	Parameter tRRD_dlr bound to: 4 - type: integer 
	Parameter BGBITS bound to: 2 - type: integer 
	Parameter S_HEIGHT bound to: 1 - type: integer 
	Parameter LR_WIDTH bound to: 1 - type: integer 
	Parameter MEM bound to: DDR4 - type: string 
	Parameter TCQ bound to: 0.100000 - type: float 
	Parameter TWO_GROUP_DDR4 bound to: FALSE - type: string 
	Parameter tFAW bound to: 20 - type: integer 
	Parameter tFAW_dlr bound to: 16 - type: integer 
	Parameter tRRD_L bound to: 4 - type: integer 
	Parameter tRRD_S bound to: 4 - type: integer 
	Parameter tRRD_dlr bound to: 4 - type: integer 
	Parameter TWO_GROUP_DDR4 bound to: FALSE - type: string 
	Parameter S_HEIGHT bound to: 1 - type: integer 
	Parameter LR_WIDTH bound to: 1 - type: integer 
	Parameter TCQ bound to: 0.100000 - type: float 
	Parameter S bound to: 0 - type: integer 
	Parameter S_pipe bound to: 0 - type: integer 
	Parameter L bound to: 0 - type: integer 
	Parameter L_pipe bound to: 0 - type: integer 
	Parameter RRD_dlr bound to: 0 - type: integer 
	Parameter RRD_dlr_pipe bound to: 0 - type: integer 
	Parameter tFAWF_slr_temp bound to: 2 - type: integer 
	Parameter tFAWF_slr bound to: 2 - type: integer 
	Parameter tFAWF_dlr_temp bound to: 1 - type: integer 
	Parameter tFAWF_dlr bound to: 1 - type: integer 
	Parameter TCQ bound to: 0.100000 - type: float 
	Parameter RDSLOT bound to: 256 - type: integer 
	Parameter WRSLOT bound to: 128 - type: integer 
	Parameter tWTR_L bound to: 5 - type: integer 
	Parameter tWTR_S bound to: 2 - type: integer 
	Parameter tRTW bound to: 6 - type: integer 
	Parameter S_HEIGHT bound to: 1 - type: integer 
	Parameter LR_WIDTH bound to: 1 - type: integer 
	Parameter STARVATION_EN bound to: 1'b1 
	Parameter STARVE_COUNT_WIDTH bound to: 9 - type: integer 
	Parameter TCQ bound to: 0.100000 - type: float 
	Parameter tWTR_L bound to: 5 - type: integer 
	Parameter tWTR_S bound to: 2 - type: integer 
	Parameter LR_WIDTH bound to: 1 - type: integer 
	Parameter TCQ bound to: 0.100000 - type: float 
	Parameter TCQ bound to: 0.100000 - type: float 
	Parameter S_HEIGHT bound to: 1 - type: integer 
	Parameter LR_WIDTH bound to: 1 - type: integer 
	Parameter ORDERING bound to: STRICT - type: string 
	Parameter STRICT_FULL_THRESH bound to: 20 - type: integer 
	Parameter STRICT_FIFO_DEPTH bound to: 32 - type: integer 
	Parameter STRICT_FIFO_PTR_WIDTH bound to: 5 - type: integer 
	Parameter MEM bound to: DDR4 - type: string 
	Parameter ABITS bound to: 17 - type: integer 
	Parameter S_HEIGHT bound to: 1 - type: integer 
	Parameter ALIAS_P_CNT bound to: OFF - type: string 
	Parameter LR_WIDTH bound to: 1 - type: integer 
	Parameter TCQ bound to: 0.100000 - type: float 
	Parameter XTP_MODE bound to: RANK_GROUP_BANK - type: string 
	Parameter tRAS bound to: 21 - type: integer 
	Parameter tRTP bound to: 5 - type: integer 
	Parameter tWR bound to: 10 - type: integer 
	Parameter S_HEIGHT_ALIASED bound to: 1 - type: integer 
	Parameter TCQ bound to: 0.100000 - type: float 
	Parameter ABITS bound to: 17 - type: integer 
	Parameter LR_WIDTH bound to: 1 - type: integer 
WARNING: [Synth 8-5856] 3D RAM timerWTP_reg  for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-5856] 3D RAM timerRTP_reg  for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-5856] 3D RAM timerRAS_reg  for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-5856] 3D RAM pre_safe_reg  for this pattern/configuration is not supported. This will most likely be implemented in registers
	Parameter RANKS bound to: 1 - type: integer 
	Parameter RANK_SLOT bound to: 1 - type: integer 
	Parameter ABITS bound to: 17 - type: integer 
	Parameter BABITS bound to: 2 - type: integer 
	Parameter BGBITS bound to: 2 - type: integer 
	Parameter S_HEIGHT bound to: 1 - type: integer 
	Parameter LR_WIDTH bound to: 1 - type: integer 
	Parameter CKEBITS bound to: 1 - type: integer 
	Parameter COLBITS bound to: 10 - type: integer 
	Parameter CSBITS bound to: 1 - type: integer 
	Parameter ODTBITS bound to: 1 - type: integer 
	Parameter tCCD_3ds bound to: 4 - type: integer 
	Parameter MR6 bound to: 13'b0000000011011 
	Parameter MEM bound to: DDR4 - type: string 
	Parameter NOP_ADD_LOW bound to: 1'b0 
	Parameter tCK bound to: 938 - type: integer 
	Parameter CLAMSHELL bound to: OFF - type: string 
	Parameter REG_CTRL bound to: OFF - type: string 
	Parameter ODTWR bound to: 16'b0000000000000001 
	Parameter ODTWRDEL bound to: 5'b01001 
	Parameter ODTWRDUR bound to: 4'b0110 
	Parameter ODTWRODEL bound to: 5'b01001 
	Parameter ODTWRODUR bound to: 4'b0110 
	Parameter ODTRD bound to: 16'b0000000000000000 
	Parameter ODTRDDEL bound to: 5'b01001 
	Parameter ODTRDDUR bound to: 4'b0110 
	Parameter ODTRDODEL bound to: 5'b01001 
	Parameter ODTRDODUR bound to: 4'b0110 
	Parameter ODTNOP bound to: 4'b0000 
	Parameter TCQ bound to: 0.100000 - type: float 
	Parameter LONG_RANK_SWITCH bound to: 1'b0 
	Parameter MRS bound to: 3'b000 
	Parameter REF bound to: 3'b001 
	Parameter PRE bound to: 3'b010 
	Parameter ACT bound to: 3'b011 
	Parameter WR bound to: 3'b100 
	Parameter RD bound to: 3'b101 
	Parameter ZQC bound to: 3'b110 
	Parameter NOP bound to: 3'b111 
	Parameter tCCD_L bound to: 6 - type: integer 
	Parameter RRI bound to: 1 - type: integer 
	Parameter RR bound to: 4 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ip/z920_nvdla_ps_ddr4_0_0/rtl/controller/ddr4_v2_2_mc_ctl.sv:384]
	Parameter ODTWR bound to: 16'b0000000000000001 
	Parameter ODTWRDEL bound to: 5'b01001 
	Parameter ODTWRDUR bound to: 4'b0110 
	Parameter ODTWRODEL bound to: 5'b01001 
	Parameter ODTWRODUR bound to: 4'b0110 
	Parameter ODTRD bound to: 16'b0000000000000000 
	Parameter ODTRDDEL bound to: 5'b01001 
	Parameter ODTRDDUR bound to: 4'b0110 
	Parameter ODTRDODEL bound to: 5'b01001 
	Parameter ODTRDODUR bound to: 4'b0110 
	Parameter ODTBITS bound to: 1 - type: integer 
	Parameter ODTNOP bound to: 4'b0000 
	Parameter TCQ bound to: 0.100000 - type: float 
	Parameter COLBITS bound to: 10 - type: integer 
	Parameter LR_WIDTH bound to: 1 - type: integer 
	Parameter DBAW bound to: 5 - type: integer 
	Parameter NUMREF bound to: 1 - type: integer 
	Parameter RANKS bound to: 1 - type: integer 
	Parameter RANK_SLOT bound to: 1 - type: integer 
	Parameter LR_WIDTH bound to: 1 - type: integer 
	Parameter S_HEIGHT bound to: 1 - type: integer 
	Parameter tREFI bound to: 4875 - type: integer 
	Parameter tRFC bound to: 163 - type: integer 
	Parameter tRFC_dlr bound to: 9 - type: integer 
	Parameter tRP bound to: 9 - type: integer 
	Parameter tWR bound to: 10 - type: integer 
	Parameter ZQINTVL bound to: 625000000 - type: integer 
	Parameter tZQCS bound to: 128 - type: integer 
	Parameter TCQ bound to: 0.100000 - type: float 
	Parameter REG_CTRL bound to: OFF - type: string 
	Parameter PARTIAL_RECONFIG bound to: Disable - type: string 
	Parameter tREFIFR bound to: 1218 - type: integer 
	Parameter tREFIF bound to: 1217 - type: integer 
	Parameter USER_MODE bound to: 1'b0 
	Parameter ZQINTVLREF bound to: 65535 - type: integer 
	Parameter ALL_RANKS bound to: 1'b1 
	Parameter tSTAG bound to: 81 - type: integer 
	Parameter stRST bound to: 4'b0000 
	Parameter stTWDL bound to: 4'b0001 
	Parameter stREQ bound to: 4'b0010 
	Parameter stWAIT bound to: 4'b0011 
	Parameter stPRE bound to: 4'b0100 
	Parameter stREF bound to: 4'b0101 
	Parameter stRFC bound to: 4'b0110 
	Parameter stRFCE bound to: 4'b0111 
	Parameter stZQ bound to: 4'b1000 
	Parameter stSRE bound to: 4'b1001 
	Parameter stSR bound to: 4'b1010 
	Parameter stSRX bound to: 4'b1011 
	Parameter stERR bound to: 4'b1111 
	Parameter UM_IDLE bound to: 4'b0000 
	Parameter UM_ACK_WAIT bound to: 4'b0001 
	Parameter UM_WR_WAIT bound to: 4'b0010 
	Parameter UM_PRE bound to: 4'b0011 
	Parameter UM_PRE_CHECK bound to: 4'b0100 
	Parameter UM_PRE_WAIT bound to: 4'b0101 
	Parameter UM_REF bound to: 4'b0110 
	Parameter UM_REF_CHECK bound to: 4'b0111 
	Parameter UM_STAG_WAIT bound to: 4'b1000 
	Parameter UM_TRFC_WAIT bound to: 4'b1001 
	Parameter UM_ZQ bound to: 4'b1010 
	Parameter UM_ZQ_CHECK bound to: 4'b1011 
	Parameter UM_ZQ_WAIT bound to: 4'b1100 
	Parameter UM_ZQ_ALL bound to: 4'b1101 
	Parameter UM_TZQCS_WAIT bound to: 4'b1110 
	Parameter tRFCWAIT_TEMP bound to: 41 - type: integer 
	Parameter tRFCWAIT bound to: 33 - type: integer 
	Parameter tRPWAIT_TEMP bound to: 3 - type: integer 
	Parameter tRPWAIT bound to: 1 - type: integer 
	Parameter TCKOFF bound to: 15 - type: integer 
	Parameter TCKEV bound to: 15 - type: integer 
	Parameter SRE_SM_IDLE bound to: 3'b000 
	Parameter SRE_SM_REQ bound to: 3'b001 
	Parameter SRE_SM_VT_STOP bound to: 3'b010 
	Parameter SRE_SM_MC_CHK bound to: 3'b011 
	Parameter SRE_SM_REF_REQ bound to: 3'b100 
	Parameter SRE_SM_ISS bound to: 3'b101 
	Parameter SRE_SM_WAIT bound to: 3'b110 
	Parameter SRE_SM_DONE bound to: 3'b111 
INFO: [Synth 8-226] default block is never used [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ip/z920_nvdla_ps_ddr4_0_0/rtl/controller/ddr4_v2_2_mc_ref.sv:368]
	Parameter TCQ bound to: 0.100000 - type: float 
	Parameter IDLE bound to: 4'b0000 
	Parameter INIT bound to: 4'b0001 
	Parameter WAIT_INTERVAL bound to: 4'b0010 
	Parameter READ_INJ bound to: 4'b0011 
	Parameter WAIT_READ_INJ bound to: 4'b0100 
	Parameter GAP_INJ bound to: 4'b0101 
	Parameter WAIT_GAP_INJ bound to: 4'b0110 
	Parameter UPDATE_STATUS bound to: 4'b0111 
	Parameter CHECK_ENABLE bound to: 4'b1000 
	Parameter INJ_IDLE bound to: 4'b0000 
	Parameter INJ_WAIT_REF bound to: 4'b0001 
	Parameter INJ_BLOCK_REF bound to: 4'b0010 
	Parameter INJ_BLOCK_NI bound to: 4'b0011 
	Parameter INJ_ISSUE_TXN bound to: 4'b0100 
	Parameter INJ_WAIT_TXN_RETURN bound to: 4'b0101 
	Parameter INJ_BLOCK_READ_CAS bound to: 4'b0110 
	Parameter INJ_WAIT_CAS_BLOCK bound to: 4'b0111 
	Parameter INJ_DONE bound to: 4'b1000 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "sequential" *) [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ip/z920_nvdla_ps_ddr4_0_0/rtl/controller/ddr4_v2_2_mc_periodic.sv:115]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "sequential" *) [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ip/z920_nvdla_ps_ddr4_0_0/rtl/controller/ddr4_v2_2_mc_periodic.sv:147]
	Parameter TCQ bound to: 0.100000 - type: float 
	Parameter PAYLOAD_WIDTH bound to: 64 - type: integer 
	Parameter PAYLOAD_DM_WIDTH bound to: 8 - type: integer 
	Parameter DATA_BUF_ADDR_WIDTH bound to: 5 - type: integer 
	Parameter DQ_WIDTH bound to: 64 - type: integer 
	Parameter DQS_WIDTH bound to: 8 - type: integer 
	Parameter ECC_WIDTH bound to: 8 - type: integer 
	Parameter ADDR_FIFO_WIDTH bound to: 52 - type: integer 
	Parameter S_HEIGHT bound to: 1 - type: integer 
	Parameter LR_WIDTH bound to: 1 - type: integer 
	Parameter DM_WIDTH bound to: 8 - type: integer 
	Parameter ECC bound to: OFF - type: string 
	Parameter MEM bound to: DDR4 - type: string 
	Parameter COLBITS bound to: 10 - type: integer 
	Parameter ABITS bound to: 17 - type: integer 
	Parameter nCK_PER_CLK bound to: 4 - type: integer 
	Parameter DATA_WIDTH bound to: 64 - type: integer 
	Parameter MEM bound to: DDR4 - type: string 
	Parameter TCQ bound to: 100.000000 - type: float 
	Parameter ADDR_WIDTH bound to: 29 - type: integer 
	Parameter APP_DATA_WIDTH bound to: 512 - type: integer 
	Parameter APP_MASK_WIDTH bound to: 64 - type: integer 
	Parameter BANK_WIDTH bound to: 2 - type: integer 
	Parameter BANK_GROUP_WIDTH bound to: 2 - type: integer 
	Parameter COL_WIDTH bound to: 10 - type: integer 
	Parameter DATA_BUF_ADDR_WIDTH bound to: 5 - type: integer 
	Parameter EARLY_WR_DATA bound to: OFF - type: string 
	Parameter ECC bound to: OFF - type: string 
	Parameter ECC_TEST bound to: OFF - type: string 
	Parameter ORDERING bound to: STRICT - type: string 
	Parameter nCK_PER_CLK bound to: 4 - type: integer 
	Parameter RANKS bound to: 1 - type: integer 
	Parameter REG_CTRL bound to: OFF - type: string 
	Parameter RANK_WIDTH bound to: 1 - type: integer 
	Parameter ROW_WIDTH bound to: 15 - type: integer 
	Parameter AUTO_AP_COL_A3 bound to: OFF - type: string 
	Parameter S_HEIGHT bound to: 1 - type: integer 
	Parameter LR_WIDTH bound to: 1 - type: integer 
	Parameter MEM_ADDR_ORDER bound to: ROW_COLUMN_BANK - type: string 
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ip/z920_nvdla_ps_ddr4_0_0/rtl/ui/ddr4_v2_2_ui.sv:201]
	Parameter TCQ bound to: 100.000000 - type: float 
	Parameter ADDR_WIDTH bound to: 29 - type: integer 
	Parameter BANK_WIDTH bound to: 2 - type: integer 
	Parameter BANK_GROUP_WIDTH bound to: 2 - type: integer 
	Parameter COL_WIDTH bound to: 10 - type: integer 
	Parameter DATA_BUF_ADDR_WIDTH bound to: 5 - type: integer 
	Parameter RANK_WIDTH bound to: 1 - type: integer 
	Parameter ROW_WIDTH bound to: 15 - type: integer 
	Parameter S_HEIGHT bound to: 1 - type: integer 
	Parameter LR_WIDTH bound to: 1 - type: integer 
	Parameter RANKS bound to: 1 - type: integer 
	Parameter MEM bound to: DDR4 - type: string 
	Parameter AUTO_AP_COL_A3 bound to: OFF - type: string 
	Parameter MEM_ADDR_ORDER bound to: ROW_COLUMN_BANK - type: string 
	Parameter TCQ bound to: 100.000000 - type: float 
	Parameter APP_DATA_WIDTH bound to: 512 - type: integer 
	Parameter APP_MASK_WIDTH bound to: 64 - type: integer 
	Parameter ECC bound to: OFF - type: string 
	Parameter EARLY_WR_DATA bound to: OFF - type: string 
	Parameter nCK_PER_CLK bound to: 4 - type: integer 
	Parameter ECC_TEST bound to: OFF - type: string 
	Parameter WR_BUF_WIDTH bound to: 576 - type: integer 
	Parameter FULL_RAM_CNT bound to: 96 - type: integer 
	Parameter REMAINDER bound to: 0 - type: integer 
	Parameter RAM_CNT bound to: 96 - type: integer 
	Parameter RAM_WIDTH bound to: 576 - type: integer 
	Parameter PNTR_RAM_CNT bound to: 2 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* KEEP = "true" *) [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ip/z920_nvdla_ps_ddr4_0_0/rtl/ui/ddr4_v2_2_ui_wr_data.sv:165]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ip/z920_nvdla_ps_ddr4_0_0/rtl/ui/ddr4_v2_2_ui_wr_data.sv:177]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ip/z920_nvdla_ps_ddr4_0_0/rtl/ui/ddr4_v2_2_ui_wr_data.sv:178]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ip/z920_nvdla_ps_ddr4_0_0/rtl/ui/ddr4_v2_2_ui_wr_data.sv:179]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ip/z920_nvdla_ps_ddr4_0_0/rtl/ui/ddr4_v2_2_ui_wr_data.sv:180]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ip/z920_nvdla_ps_ddr4_0_0/rtl/ui/ddr4_v2_2_ui_wr_data.sv:181]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ip/z920_nvdla_ps_ddr4_0_0/rtl/ui/ddr4_v2_2_ui_wr_data.sv:182]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ip/z920_nvdla_ps_ddr4_0_0/rtl/ui/ddr4_v2_2_ui_wr_data.sv:183]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ip/z920_nvdla_ps_ddr4_0_0/rtl/ui/ddr4_v2_2_ui_wr_data.sv:242]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ip/z920_nvdla_ps_ddr4_0_0/rtl/ui/ddr4_v2_2_ui_wr_data.sv:243]
	Parameter INIT_A bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_B bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_C bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_D bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter IS_WCLK_INVERTED bound to: 1'b0 
INFO: [Synth 8-155] case statement is not full and has no default [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ip/z920_nvdla_ps_ddr4_0_0/rtl/ui/ddr4_v2_2_ui_wr_data.sv:362]
INFO: [Synth 8-155] case statement is not full and has no default [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ip/z920_nvdla_ps_ddr4_0_0/rtl/ui/ddr4_v2_2_ui_wr_data.sv:405]
	Parameter TCQ bound to: 100.000000 - type: float 
	Parameter APP_DATA_WIDTH bound to: 512 - type: integer 
	Parameter DATA_BUF_ADDR_WIDTH bound to: 5 - type: integer 
	Parameter ECC bound to: OFF - type: string 
	Parameter nCK_PER_CLK bound to: 4 - type: integer 
	Parameter ORDERING bound to: STRICT - type: string 
	Parameter RD_BUF_WIDTH bound to: 512 - type: integer 
	Parameter FULL_RAM_CNT bound to: 85 - type: integer 
	Parameter REMAINDER bound to: 2 - type: integer 
	Parameter RAM_CNT bound to: 86 - type: integer 
	Parameter RAM_WIDTH bound to: 516 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ip/z920_nvdla_ps_ddr4_0_0/rtl/ui/ddr4_v2_2_ui_rd_data.sv:177]
	Parameter PING_PONG_PHY bound to: 1 - type: integer 
	Parameter ABITS bound to: 17 - type: integer 
	Parameter BABITS bound to: 2 - type: integer 
	Parameter BGBITS bound to: 2 - type: integer 
	Parameter S_HEIGHT bound to: 1 - type: integer 
	Parameter LR_WIDTH bound to: 1 - type: integer 
	Parameter CKEBITS bound to: 1 - type: integer 
	Parameter CKBITS bound to: 1 - type: integer 
	Parameter COLBITS bound to: 10 - type: integer 
	Parameter CSBITS bound to: 1 - type: integer 
	Parameter ODTBITS bound to: 1 - type: integer 
	Parameter MEM bound to: DDR4 - type: string 
	Parameter DQ_WIDTH bound to: 64 - type: integer 
	Parameter DBYTES bound to: 8 - type: integer 
	Parameter CH0_DBYTES bound to: 8 - type: integer 
	Parameter CH1_DBYTES bound to: 8 - type: integer 
	Parameter NUM_CHANNELS bound to: 1 - type: integer 
	Parameter DBAW bound to: 5 - type: integer 
	Parameter ODTWR bound to: 16'b0000000000000001 
	Parameter ODTWRDEL bound to: 5'b01001 
	Parameter ODTWRDUR bound to: 4'b0110 
	Parameter ODTWRODEL bound to: 5'b01001 
	Parameter ODTWRODUR bound to: 4'b0110 
	Parameter ODTRD bound to: 16'b0000000000000000 
	Parameter ODTRDDEL bound to: 5'b01001 
	Parameter ODTRDDUR bound to: 4'b0110 
	Parameter ODTRDODEL bound to: 5'b01001 
	Parameter ODTRDODUR bound to: 4'b0110 
	Parameter ODTNOP bound to: 16'b0000000000000000 
	Parameter SELF_REFRESH bound to: 1'b0 
	Parameter SAVE_RESTORE bound to: 1'b0 
	Parameter MR0 bound to: 13'b0000100000000 
	Parameter MR1 bound to: 13'b0001100000001 
	Parameter MR2 bound to: 13'b0000000000000 
	Parameter MR3 bound to: 13'b0000000000000 
	Parameter MR4 bound to: 13'b0000000000000 
	Parameter MR5 bound to: 13'b0010000000000 
	Parameter MR6 bound to: 13'b0000000011011 
	Parameter RD_VREF_VAL bound to: 7'b0011101 
	Parameter SLOT0_CONFIG bound to: 8'b00000001 
	Parameter SLOT1_CONFIG bound to: 8'b00000000 
	Parameter SLOT0_FUNC_CS bound to: 8'b00000001 
	Parameter SLOT1_FUNC_CS bound to: 8'b00000000 
	Parameter SLOT0_ODD_CS bound to: 8'b00000000 
	Parameter SLOT1_ODD_CS bound to: 8'b00000000 
	Parameter REG_CTRL bound to: OFF - type: string 
	Parameter LRDIMM_MODE bound to: OFF - type: string 
	Parameter DDR4_DB_HIF_RTT_NOM bound to: 4'b0011 
	Parameter DDR4_DB_HIF_RTT_WR bound to: 4'b0000 
	Parameter DDR4_DB_HIF_RTT_PARK bound to: 4'b0000 
	Parameter DDR4_DB_HIF_DI bound to: 4'b0001 
	Parameter DDR4_DB_DIF_ODT bound to: 4'b0011 
	Parameter DDR4_DB_DIF_DI bound to: 4'b0000 
	Parameter DDR4_DB_HIF_VREF bound to: 8'b00011011 
	Parameter DDR4_DB_DIF_VREF bound to: 8'b00011011 
	Parameter DDR4_CLAMSHELL bound to: OFF - type: string 
	Parameter CA_MIRROR bound to: OFF - type: string 
	Parameter DDR4_REG_PARITY_ENABLE bound to: OFF - type: string 
	Parameter DDR4_REG_RC03 bound to: 13'b0000000110000 
	Parameter DDR4_REG_RC04 bound to: 13'b0000001000000 
	Parameter DDR4_REG_RC05 bound to: 13'b0000001010000 
	Parameter DDR4_REG_RC3X bound to: 13'b0001100000000 
	Parameter tCK bound to: 1600 - type: integer 
	Parameter t200us bound to: 31250 - type: integer 
	Parameter t500us bound to: 78125 - type: integer 
	Parameter tXPR bound to: 43 - type: integer 
	Parameter tMRD bound to: 2 - type: integer 
	Parameter tMOD bound to: 6 - type: integer 
	Parameter tZQINIT bound to: 256 - type: integer 
	Parameter tRFC bound to: 163 - type: integer 
	Parameter TCQ bound to: 0.100000 - type: float 
	Parameter MIGRATION bound to: OFF - type: string 
	Parameter CK_SKEW bound to: 8'b00000000 
	Parameter ADDR_SKEW bound to: 136'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ACT_SKEW bound to: 8'b00000000 
	Parameter PAR_SKEW bound to: 8'b00000000 
	Parameter BA_SKEW bound to: 16'b0000000000000000 
	Parameter BG_SKEW bound to: 16'b0000000000000000 
	Parameter CS_SKEW bound to: 8'b00000000 
	Parameter CKE_SKEW bound to: 8'b00000000 
	Parameter ODT_SKEW bound to: 8'b00000000 
	Parameter C_SKEW bound to: 8'b00000000 
	Parameter BISC_EN bound to: 1 - type: integer 
	Parameter MEMORY_CONFIGURATION bound to: SODIMM - type: string 
	Parameter EARLY_WR_DATA bound to: OFF - type: string 
	Parameter DRAM_WIDTH bound to: 8 - type: integer 
	Parameter RANKS bound to: 1 - type: integer 
	Parameter nCK_PER_CLK bound to: 4 - type: integer 
	Parameter RTL_VERSION bound to: 7 - type: integer 
	Parameter MEM_CODE bound to: 0 - type: integer 
	Parameter BYPASS_CAL bound to: FALSE - type: string 
	Parameter CAL_DQS_GATE bound to: FULL - type: string 
	Parameter CAL_WRLVL bound to: FULL - type: string 
	Parameter CAL_RDLVL bound to: FULL - type: string 
	Parameter CAL_RDLVL_DBI bound to: SKIP - type: string 
	Parameter CAL_WR_DQS_DQ bound to: FULL - type: string 
	Parameter CAL_WR_DQS_DM_DBI bound to: FULL - type: string 
	Parameter CAL_WRITE_LAT bound to: FULL - type: string 
	Parameter CAL_RDLVL_COMPLEX bound to: FULL - type: string 
	Parameter CAL_WR_DQS_COMPLEX bound to: FULL - type: string 
	Parameter CAL_RD_VREF bound to: SKIP - type: string 
	Parameter CAL_RD_VREF_PATTERN bound to: SIMPLE - type: string 
	Parameter CAL_WR_VREF bound to: SKIP - type: string 
	Parameter CAL_WR_VREF_PATTERN bound to: SIMPLE - type: string 
	Parameter CAL_DQS_TRACKING bound to: FULL - type: string 
	Parameter CAL_JITTER bound to: FULL - type: string 
	Parameter CLK_2TO1 bound to: FALSE - type: string 
	Parameter EXTRA_CMD_DELAY bound to: 0 - type: integer 
	Parameter ECC bound to: OFF - type: string 
	Parameter DM_DBI bound to: DM_NODBI - type: string 
	Parameter USE_CS_PORT bound to: 1 - type: integer 
	Parameter RDSTAGES bound to: 0 - type: integer 
	Parameter NIBBLE_CNT_WIDTH bound to: 2 - type: integer 
	Parameter CPLX_PAT_LENGTH bound to: LONG - type: string 
	Parameter C_FAMILY bound to: zynquplus - type: string 
	Parameter C_DEBUG_ENABLED bound to: 0 - type: integer 
	Parameter MEMORY_VOLTAGE bound to: 1.2V - type: string 
	Parameter CLKFBOUT_MULT_PLL bound to: 8 - type: integer 
	Parameter DIVCLK_DIVIDE_PLL bound to: 1 - type: integer 
	Parameter CLKOUT0_DIVIDE_PLL bound to: 2 - type: integer 
	Parameter CLKFBOUT_MULT_MMCM bound to: 7 - type: integer 
	Parameter DIVCLK_DIVIDE_MMCM bound to: 1 - type: integer 
	Parameter CLKOUT0_DIVIDE_MMCM bound to: 9 - type: integer 
	Parameter AL bound to: 2'b00 
	Parameter CLSELECT bound to: 5'b00000 
	Parameter TCL3 bound to: 5'bxxxxx 
	Parameter TCL4 bound to: 6'b001001 
	Parameter TCL bound to: 6'b001001 
	Parameter RL_DDR bound to: 9 - type: integer 
	Parameter RL bound to: 9 - type: integer 
	Parameter TCWL3 bound to: 5'b00100 
	Parameter TCWL4 bound to: 5'b01000 
	Parameter TCWL bound to: 8 - type: integer 
	Parameter WL_DDR bound to: 8 - type: integer 
	Parameter WL bound to: 8 - type: integer 
	Parameter CH0_DBYTES_PI bound to: 8 - type: integer 
	Parameter CH1_DBYTES_PI bound to: 8 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ip/z920_nvdla_ps_ddr4_0_0/rtl/cal/ddr4_v2_2_cal_top.sv:277]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ip/z920_nvdla_ps_ddr4_0_0/rtl/cal/ddr4_v2_2_cal_top.sv:293]
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ip/z920_nvdla_ps_ddr4_0_0/rtl/cal/ddr4_v2_2_cal_top.sv:649]
	Parameter ABITS bound to: 17 - type: integer 
	Parameter BABITS bound to: 2 - type: integer 
	Parameter BGBITS bound to: 2 - type: integer 
	Parameter S_HEIGHT bound to: 1 - type: integer 
	Parameter LR_WIDTH bound to: 1 - type: integer 
	Parameter CKEBITS bound to: 1 - type: integer 
	Parameter CKBITS bound to: 1 - type: integer 
	Parameter CSBITS bound to: 1 - type: integer 
	Parameter ODTBITS bound to: 1 - type: integer 
	Parameter ODTWR bound to: 16'b0000000000000001 
	Parameter ODTWRDEL bound to: 5'b01001 
	Parameter ODTWRDUR bound to: 4'b0110 
	Parameter ODTWRODEL bound to: 5'b01001 
	Parameter ODTWRODUR bound to: 4'b0110 
	Parameter ODTRD bound to: 16'b0000000000000000 
	Parameter ODTRDDEL bound to: 5'b01001 
	Parameter ODTRDDUR bound to: 4'b0110 
	Parameter ODTRDODEL bound to: 5'b01001 
	Parameter ODTRDODUR bound to: 4'b0110 
	Parameter ODTNOP bound to: 16'b0000000000000000 
	Parameter MEM bound to: DDR4 - type: string 
	Parameter DQ_WIDTH bound to: 64 - type: integer 
	Parameter DBYTES bound to: 8 - type: integer 
	Parameter SELF_REFRESH bound to: 1'b0 
	Parameter SAVE_RESTORE bound to: 1'b0 
	Parameter tCK bound to: 1600 - type: integer 
	Parameter t200us bound to: 31250 - type: integer 
	Parameter t500us bound to: 78125 - type: integer 
	Parameter tXPR bound to: 43 - type: integer 
	Parameter tMOD bound to: 6 - type: integer 
	Parameter tMRD bound to: 2 - type: integer 
	Parameter tZQINIT bound to: 256 - type: integer 
	Parameter tRFC bound to: 163 - type: integer 
	Parameter MR0 bound to: 13'b0000100000000 
	Parameter MR1 bound to: 13'b0001100000001 
	Parameter MR1_0 bound to: 13'b0001100000001 
	Parameter MR1_1 bound to: 13'b0000000000001 
	Parameter MR1_2 bound to: 13'b0001100000001 
	Parameter MR1_3 bound to: 13'b0000000000001 
	Parameter MR2 bound to: 13'b0000000000000 
	Parameter MR3 bound to: 13'b0000000000000 
	Parameter MR4 bound to: 13'b0000000000000 
	Parameter MR5 bound to: 13'b0010000000000 
	Parameter MR6 bound to: 13'b0000000011011 
	Parameter RD_VREF_VAL bound to: 7'b0011101 
	Parameter SLOT0_CONFIG bound to: 8'b00000001 
	Parameter SLOT1_CONFIG bound to: 8'b00000000 
	Parameter SLOT0_FUNC_CS bound to: 8'b00000001 
	Parameter SLOT1_FUNC_CS bound to: 8'b00000000 
	Parameter SLOT0_ODD_CS bound to: 8'b00000000 
	Parameter SLOT1_ODD_CS bound to: 8'b00000000 
	Parameter REG_CTRL bound to: OFF - type: string 
	Parameter LRDIMM_MODE bound to: OFF - type: string 
	Parameter DDR4_DB_HIF_RTT_NOM bound to: 4'b0011 
	Parameter DDR4_DB_HIF_RTT_WR bound to: 4'b0000 
	Parameter DDR4_DB_HIF_RTT_PARK bound to: 4'b0000 
	Parameter DDR4_DB_HIF_DI bound to: 4'b0001 
	Parameter DDR4_DB_DIF_ODT bound to: 4'b0011 
	Parameter DDR4_DB_DIF_DI bound to: 4'b0000 
	Parameter DDR4_DB_HIF_VREF bound to: 8'b00011011 
	Parameter DDR4_DB_DIF_VREF bound to: 8'b00011011 
	Parameter DDR4_CLAMSHELL bound to: OFF - type: string 
	Parameter CA_MIRROR bound to: OFF - type: string 
	Parameter DDR4_REG_PARITY_ENABLE bound to: OFF - type: string 
	Parameter DDR4_REG_RC03 bound to: 13'b0000000110000 
	Parameter DDR4_REG_RC04 bound to: 13'b0000001000000 
	Parameter DDR4_REG_RC05 bound to: 13'b0000001010000 
	Parameter DDR4_REG_RC3X bound to: 13'b0001100000000 
	Parameter RL bound to: 9 - type: integer 
	Parameter EXTRA_CMD_DELAY bound to: 0 - type: integer 
	Parameter WL bound to: 8 - type: integer 
	Parameter BYPASS_CAL bound to: FALSE - type: string 
	Parameter MEMORY_CONFIGURATION bound to: SODIMM - type: string 
	Parameter DRAM_WIDTH bound to: 8 - type: integer 
	Parameter RANKS bound to: 1 - type: integer 
	Parameter nCK_PER_CLK bound to: 4 - type: integer 
	Parameter RTL_VERSION bound to: 7 - type: integer 
	Parameter MEM_CODE bound to: 0 - type: integer 
	Parameter CAL_DQS_GATE bound to: FULL - type: string 
	Parameter CAL_WRLVL bound to: FULL - type: string 
	Parameter CAL_RDLVL bound to: FULL - type: string 
	Parameter CAL_RDLVL_DBI bound to: SKIP - type: string 
	Parameter CAL_WR_DQS_DQ bound to: FULL - type: string 
	Parameter CAL_WR_DQS_DM_DBI bound to: FULL - type: string 
	Parameter CAL_WRITE_LAT bound to: FULL - type: string 
	Parameter CAL_RDLVL_COMPLEX bound to: FULL - type: string 
	Parameter CAL_WR_DQS_COMPLEX bound to: FULL - type: string 
	Parameter CAL_RD_VREF bound to: SKIP - type: string 
	Parameter CAL_RD_VREF_PATTERN bound to: SIMPLE - type: string 
	Parameter CAL_WR_VREF bound to: SKIP - type: string 
	Parameter CAL_WR_VREF_PATTERN bound to: SIMPLE - type: string 
	Parameter CAL_DQS_TRACKING bound to: FULL - type: string 
	Parameter CAL_JITTER bound to: FULL - type: string 
	Parameter CLK_2TO1 bound to: FALSE - type: string 
	Parameter TCQ bound to: 100 - type: integer 
	Parameter NIBBLE_CNT_WIDTH bound to: 2 - type: integer 
	Parameter CPLX_PAT_LENGTH bound to: LONG - type: string 
	Parameter DM_DBI bound to: DM_NODBI - type: string 
	Parameter USE_CS_PORT bound to: 1 - type: integer 
	Parameter MIGRATION bound to: OFF - type: string 
	Parameter CK_SKEW bound to: 8'b00000000 
	Parameter ADDR_SKEW bound to: 136'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ACT_SKEW bound to: 8'b00000000 
	Parameter PAR_SKEW bound to: 8'b00000000 
	Parameter BA_SKEW bound to: 16'b0000000000000000 
	Parameter BG_SKEW bound to: 16'b0000000000000000 
	Parameter CS_SKEW bound to: 8'b00000000 
	Parameter CKE_SKEW bound to: 8'b00000000 
	Parameter ODT_SKEW bound to: 8'b00000000 
	Parameter C_SKEW bound to: 8'b00000000 
	Parameter MEMORY_VOLTAGE bound to: 1.2V - type: string 
	Parameter CLKFBOUT_MULT_PLL bound to: 8 - type: integer 
	Parameter DIVCLK_DIVIDE_PLL bound to: 1 - type: integer 
	Parameter CLKOUT0_DIVIDE_PLL bound to: 2 - type: integer 
	Parameter CLKFBOUT_MULT_MMCM bound to: 7 - type: integer 
	Parameter DIVCLK_DIVIDE_MMCM bound to: 1 - type: integer 
	Parameter CLKOUT0_DIVIDE_MMCM bound to: 9 - type: integer 
	Parameter C_FAMILY bound to: zynquplus - type: string 
	Parameter C_MAJOR_VERSION bound to: 2017 - type: integer 
	Parameter C_MINOR_VERSION bound to: 1 - type: integer 
	Parameter C_CORE_MAJOR_VER bound to: 3 - type: integer 
	Parameter C_CORE_MINOR_VER bound to: 0 - type: integer 
	Parameter C_NEXT_SLAVE bound to: 1'b0 
	Parameter C_CSE_DRV_VER bound to: 16'b0000000000000010 
	Parameter C_USE_TEST_REG bound to: 1 - type: integer 
	Parameter C_PIPE_IFACE bound to: 1 - type: integer 
	Parameter C_CORE_INFO1 bound to: 0 - type: integer 
	Parameter C_CORE_INFO2 bound to: 0 - type: integer 
	Parameter BISC_EN bound to: 1 - type: integer 
	Parameter RTL_DDR_INIT bound to: 1 - type: integer 
	Parameter LRDIMM_EN bound to: 0 - type: integer 
	Parameter DUAL_SLOT bound to: 1'b0 
	Parameter RANKS_PER_SLOT bound to: 1 - type: integer 
	Parameter SLOTS bound to: 1 - type: integer 
	Parameter LRDIMM_DUAL_RANK bound to: 0 - type: integer 
	Parameter LRDIMM_QUAD_RANK bound to: 0 - type: integer 
	Parameter MR5_0 bound to: 13'b0010000000000 
	Parameter MR5_1 bound to: 13'b0010000000000 
	Parameter MR5_2 bound to: 13'b0010000000000 
	Parameter MR5_3 bound to: 13'b0010000000000 
	Parameter XSDB_SLAVE_TYPE bound to: 16'b0000000010000010 
	Parameter PARAM_MAP_VERSION bound to: 16'b0000000000000010 
	Parameter XSDB_SLOTS bound to: 0 - type: integer 
	Parameter XSDB_RANKS bound to: 1 - type: integer 
	Parameter XSDB_MEMORY_TYPE bound to: 2 - type: integer 
	Parameter LRDIMM_CAL_SIZE bound to: 0 - type: integer 
	Parameter CAL_STATUS_REG_SIZE bound to: 7 - type: integer 
	Parameter PRE_STATUS_ADDR bound to: 28'b0000100100000000000001001110 
	Parameter POST_STATUS_ADDR bound to: 9437263 - type: integer 
	Parameter RANK0_STATUS0_ADDR bound to: 9437267 - type: integer 
	Parameter RANK1_STATUS0_ADDR bound to: 9437274 - type: integer 
	Parameter RANK2_STATUS0_ADDR bound to: 9437281 - type: integer 
	Parameter RANK3_STATUS0_ADDR bound to: 9437288 - type: integer 
	Parameter ERROR0_ADDR bound to: 9437295 - type: integer 
	Parameter ERROR1_ADDR bound to: 9437296 - type: integer 
	Parameter ERROR_CODE_ADDR bound to: 9437297 - type: integer 
	Parameter CAL_SKIP bound to: 0 - type: integer 
	Parameter CAL_FULL bound to: 1 - type: integer 
	Parameter CAL_FAST bound to: 2 - type: integer 
	Parameter CAL_FAST_ALL bound to: 3 - type: integer 
	Parameter DEBUG bound to: -1 - type: integer 
	Parameter SKIP_DEBUG bound to: 0 - type: integer 
	Parameter EN_DEBUG bound to: 0 - type: integer 
	Parameter DQS_GATE bound to: 1 - type: integer 
	Parameter WRLVL bound to: 1 - type: integer 
	Parameter RDLVL bound to: 1 - type: integer 
	Parameter RDLVL_DBI bound to: 0 - type: integer 
	Parameter WR_DQS_DQ bound to: 1 - type: integer 
	Parameter WR_DQS_DM_DBI bound to: 1 - type: integer 
	Parameter WRITE_LAT bound to: 1 - type: integer 
	Parameter RDLVL_COMPLEX bound to: 0 - type: integer 
	Parameter WR_DQS_COMPLEX bound to: 0 - type: integer 
	Parameter RD_VREF bound to: 0 - type: integer 
	Parameter RD_VREF_PATTERN bound to: 2 - type: integer 
	Parameter WR_VREF bound to: 0 - type: integer 
	Parameter WR_VREF_PATTERN bound to: 2 - type: integer 
	Parameter DQS_TRACKING bound to: 1 - type: integer 
	Parameter CAL_TIME_1S_SAMPLE_CNT bound to: 16 - type: integer 
	Parameter CAL_SIM bound to: 1'b0 
	Parameter DQS_SAMPLE_CNT bound to: 20 - type: integer 
	Parameter WRLVL_SAMPLE_CNT bound to: 16 - type: integer 
	Parameter RDLVL_SAMPLE_CNT bound to: 16 - type: integer 
	Parameter CMPLX_LOOP_CNT bound to: 16 - type: integer 
	Parameter DM_USED bound to: 1'b1 
	Parameter DBI_RD bound to: 1'b0 
	Parameter DBI_WR bound to: 1'b0 
	Parameter DM_DBI_SETTING bound to: 3'b001 
	Parameter IODELAY_SIM_TAP_VAL bound to: 5 - type: integer 
	Parameter IODELAY_QTR_CK_TAP_CNT bound to: 80 - type: integer 
	Parameter MRS bound to: 3'b000 
	Parameter REF bound to: 3'b001 
	Parameter PRE bound to: 3'b010 
	Parameter ACT bound to: 3'b011 
	Parameter WR bound to: 3'b100 
	Parameter RD bound to: 3'b101 
	Parameter ZQC bound to: 3'b110 
	Parameter NOP bound to: 3'b111 
	Parameter SLOTX_CS_ODD bound to: 8'b00000000 
	Parameter SIDE_A bound to: 1'b0 
	Parameter SIDE_B bound to: 1'b1 
	Parameter REG_CTRL_ON bound to: 0 - type: integer 
	Parameter DDR4_DB_BC0A_FREQ_CODE bound to: 3'b000 
	Parameter DDR4_DB_F0BC0A bound to: 13'b1000010100000 
	Parameter DDR4_DB_F0BC6X bound to: 13'b1011000000000 
	Parameter DDR4_DB_F0BC00 bound to: 13'b1000000000011 
	Parameter DDR4_DB_F0BC01 bound to: 13'b1000000010000 
	Parameter DDR4_DB_F0BC02 bound to: 13'b1000000100000 
	Parameter DDR4_DB_F0BC03 bound to: 13'b1000000110001 
	Parameter DDR4_DB_F0BC04 bound to: 13'b1000001000011 
	Parameter DDR4_DB_F0BC05 bound to: 13'b1000001010000 
	Parameter DDR4_DB_F5BC5X bound to: 13'b1010100011011 
	Parameter DDR4_DB_F5BC6X bound to: 13'b1011000011011 
	Parameter DDR4_DB_FXBC7X_F5 bound to: 13'b1011100000101 
	Parameter DDR4_DB_FXBC7X_F0 bound to: 13'b1011100000000 
	Parameter REG_RC0 bound to: 8'b00000000 
	Parameter REG_RC1 bound to: 8'b00000001 
	Parameter REG_RC2 bound to: 8'b00000010 
	Parameter REG_RC3 bound to: 8'b00000011 
	Parameter REG_RC4 bound to: 8'b00000100 
	Parameter REG_RC5 bound to: 8'b00000101 
	Parameter FREQUENCY_ENCODING bound to: 4'b0010 
	Parameter REG_RC10 bound to: 8'b10010010 
	Parameter VREF bound to: EXTERNAL - type: string 
	Parameter VREF_ENCODING bound to: 1'b0 
	Parameter DDR3_VOLTAGE_ENCODING bound to: 4'b0000 
	Parameter REG_RC11 bound to: 8'b10000011 
	Parameter DDR4_REG_RC00 bound to: 13'b0000000000000 
	Parameter DDR4_REG_RC01 bound to: 13'b0000000010000 
	Parameter DDR4_REG_RC02 bound to: 13'b0000000100000 
	Parameter DA17_DIS bound to: 1'b1 
	Parameter DC2_0_DIS bound to: 2'b11 
	Parameter DDR4_REG_RC08 bound to: 13'b0000010001011 
	Parameter DDR4_REG_RC0A_CONTEXT bound to: 1'b0 
	Parameter DDR4_REG_RC0A_FREQ_CODE bound to: 3'b000 
	Parameter DDR4_REG_RC0A bound to: 13'b0000010100000 
	Parameter DDR4_REG_RC0B bound to: 13'b0000010111000 
	Parameter DDR4_REG_CS_MODE bound to: 2'b00 
	Parameter DDR4_REG_RC0D bound to: 13'b0000011010100 
	Parameter DDR4_REG_RC0E bound to: 13'b0000011100000 
	Parameter DDR4_REG_RC0F bound to: 13'b0000011110000 
	Parameter DDR4_REG_RC2X bound to: 13'b0001000000001 
	Parameter DDR4_CMR_MAX_CNT bound to: 13 - type: integer 
	Parameter SLOT0_RDIMM_REG_CS bound to: 8'b00000001 
	Parameter SLOT1_RDIMM_REG_CS bound to: 8'b00000000 
	Parameter BYPASS_LAT_PAD bound to: 2 - type: integer 
	Parameter BITS_PER_BYTE bound to: 8 - type: integer 
	Parameter J0 bound to: 0 - type: integer 
	Parameter J1 bound to: 0 - type: integer 
	Parameter J2 bound to: 0 - type: integer 
	Parameter J3 bound to: 0 - type: integer 
	Parameter K0 bound to: 0 - type: integer 
	Parameter K1 bound to: 0 - type: integer 
	Parameter K2 bound to: 0 - type: integer 
	Parameter K3 bound to: 0 - type: integer 
	Parameter L0 bound to: 0 - type: integer 
	Parameter L1 bound to: 0 - type: integer 
	Parameter L2 bound to: 0 - type: integer 
	Parameter L3 bound to: 0 - type: integer 
	Parameter NUM_BRAMS bound to: 1 - type: integer 
	Parameter BRAM_SIZE bound to: 36864 - type: integer 
	Parameter TRFC_CYCLES bound to: 41 - type: integer 
	Parameter MIGRATION_EN bound to: 0 - type: integer 
	Parameter calStRECONFIG bound to: 6'b000000 
	Parameter calStBISC bound to: 6'b000001 
	Parameter calStRESET bound to: 6'b000010 
	Parameter calStWAIT bound to: 6'b000011 
	Parameter calStERROR bound to: 6'b000100 
	Parameter calStCKEON bound to: 6'b000101 
	Parameter calStMR3 bound to: 6'b000110 
	Parameter calStMR6 bound to: 6'b000111 
	Parameter calStMR5 bound to: 6'b001000 
	Parameter calStMR4 bound to: 6'b001001 
	Parameter calStMR2 bound to: 6'b001010 
	Parameter calStMR1 bound to: 6'b001011 
	Parameter calStMR0 bound to: 6'b001100 
	Parameter calStZQCL bound to: 6'b001101 
	Parameter calStGOGO bound to: 6'b001110 
	Parameter calStMR7 bound to: 6'b001111 
	Parameter tSTAB_f bound to: 937 - type: integer 
	Parameter tMRDx4_f bound to: 8 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ip/z920_nvdla_ps_ddr4_0_0/rtl/cal/ddr4_v2_2_cal.sv:795]
INFO: [Synth 8-155] case statement is not full and has no default [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ip/z920_nvdla_ps_ddr4_0_0/rtl/cal/ddr4_v2_2_cal.sv:1954]
	Parameter MEMORY_CONFIGURATION bound to: SODIMM - type: string 
	Parameter DRAM_WIDTH bound to: 8 - type: integer 
	Parameter DBYTES bound to: 8 - type: integer 
	Parameter ABITS bound to: 17 - type: integer 
	Parameter BABITS bound to: 2 - type: integer 
	Parameter BGBITS bound to: 2 - type: integer 
	Parameter CKEBITS bound to: 1 - type: integer 
	Parameter CKBITS bound to: 1 - type: integer 
	Parameter CSBITS bound to: 1 - type: integer 
	Parameter RANKS bound to: 1 - type: integer 
	Parameter S_HEIGHT bound to: 1 - type: integer 
	Parameter LR_WIDTH bound to: 1 - type: integer 
	Parameter ODTBITS bound to: 1 - type: integer 
	Parameter ODTWR bound to: 16'b0000000000000001 
	Parameter ODTWRDEL bound to: 5'b01001 
	Parameter ODTWRDUR bound to: 4'b0110 
	Parameter ODTWRODEL bound to: 5'b01001 
	Parameter ODTWRODUR bound to: 4'b0110 
	Parameter ODTRD bound to: 16'b0000000000000000 
	Parameter ODTRDDEL bound to: 5'b01001 
	Parameter ODTRDDUR bound to: 4'b0110 
	Parameter ODTRDODEL bound to: 5'b01001 
	Parameter ODTRDODUR bound to: 4'b0110 
	Parameter ODTNOP bound to: 16'b0000000000000000 
	Parameter USE_CS_PORT bound to: 1 - type: integer 
	Parameter MEM bound to: DDR4 - type: string 
	Parameter TCQ bound to: 100 - type: integer 
	Parameter CLK_2TO1 bound to: FALSE - type: string 
	Parameter LRDIMM_EN bound to: 0 - type: integer 
	Parameter NIBBLE_CNT_WIDTH bound to: 2 - type: integer 
	Parameter CPLX_PAT_LENGTH bound to: LONG - type: string 
	Parameter EXTRA_CMD_DELAY bound to: 0 - type: integer 
	Parameter WL bound to: 8 - type: integer 
	Parameter INITIAL_DBI_WR bound to: 1'b0 
	Parameter INITIAL_DBI_RD bound to: 1'b0 
	Parameter RD_VREF_VAL bound to: 7'b0011101 
	Parameter CLAMSHELL bound to: OFF - type: string 
	Parameter CAL_STATUS_REG_SIZE bound to: 7 - type: integer 
	Parameter PRE_STATUS_ADDR bound to: 28'b0000100100000000000001001110 
	Parameter POST_STATUS_ADDR bound to: 9437263 - type: integer 
	Parameter RANK0_STATUS0_ADDR bound to: 9437267 - type: integer 
	Parameter RANK1_STATUS0_ADDR bound to: 9437274 - type: integer 
	Parameter RANK2_STATUS0_ADDR bound to: 9437281 - type: integer 
	Parameter RANK3_STATUS0_ADDR bound to: 9437288 - type: integer 
	Parameter ERROR0_ADDR bound to: 9437295 - type: integer 
	Parameter ERROR1_ADDR bound to: 9437296 - type: integer 
	Parameter ERROR_CODE_ADDR bound to: 9437297 - type: integer 
	Parameter MIGRATION bound to: OFF - type: string 
	Parameter CK_SKEW bound to: 8'b00000000 
	Parameter ADDR_SKEW bound to: 136'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ACT_SKEW bound to: 8'b00000000 
	Parameter PAR_SKEW bound to: 8'b00000000 
	Parameter BA_SKEW bound to: 16'b0000000000000000 
	Parameter BG_SKEW bound to: 16'b0000000000000000 
	Parameter CS_SKEW bound to: 8'b00000000 
	Parameter CKE_SKEW bound to: 8'b00000000 
	Parameter ODT_SKEW bound to: 8'b00000000 
	Parameter C_SKEW bound to: 8'b00000000 
	Parameter MAX_AC_PINS bound to: 48 - type: integer 
	Parameter MIGRATION_INFO bound to: 384'b000000000000000000000000010010110000000000000000000000000100101100000000000000000000000001001011000000000000000000000000010010110000000000000000010010110100101100000000000000000100101101001011010010110100101100000000010010110100101101001011010010110100101101001011010010110100101101001011010010110100101101001011010010110100101101001011010010110100101100000000000000000000000001001011 
	Parameter NIBBLE_WIDTH bound to: 16 - type: integer 
	Parameter MB_DQ_CNT_WIDTH bound to: 4 - type: integer 
	Parameter MB_ADDR_CNT_WIDTH bound to: 5 - type: integer 
	Parameter MB_DM_CNT_WIDTH bound to: 3 - type: integer 
	Parameter MB_RD_EN_CNT_WIDTH bound to: 4 - type: integer 
	Parameter MB_VREF_CNT_WIDTH bound to: 3 - type: integer 
	Parameter DLY_CNTR_WIDTH bound to: 16 - type: integer 
	Parameter MAX_REG_REQ bound to: 12 - type: integer 
	Parameter CS_PAIR bound to: 1 - type: integer 
	Parameter CSBITS_CS bound to: 1 - type: integer 
	Parameter CAL_RDY bound to: 28'bzzzzzzzzzz1zzzzzzzzzzzzz0000 
	Parameter CAL_CMD_INIT_DONE bound to: 28'bzzzzzzzzzz1zzzzzzzzzzzzz0001 
	Parameter CAL_RESET bound to: 28'bzzzzzzzzzz1zzzzzzzzzzzzzz010 
	Parameter CAL_BISC bound to: 28'bzzzzzzzzzz1zzzzzzzzzzzzzz011 
	Parameter CAL_WRITE_VREF bound to: 28'bzzzzzzzzzz1zzzzzzzzzzzzzz100 
	Parameter CAL_RIU2CLB_VALID bound to: 28'bzzzzzzzzzz1zzzzzzzzzzzzzz101 
	Parameter CAL_MRS_INV bound to: 28'bzzzzzzzzzz1zzzzzzzzzzzzzz110 
	Parameter CAL_MAX_RD_LAT bound to: 28'bzzzzzzzzzz1zzzzzzzzzzzzzz111 
	Parameter CAL_RECONFIG bound to: 28'bzzzzzzzzzz1zzzzzzzzzzzzz1000 
	Parameter CAL_TIMER bound to: 28'bzzzzzzzzzz1zzzzzzzzzzzzz1001 
	Parameter CAL_DQOUT_A bound to: 28'bzzzzzzzzz1zzzzzzzzzz000zzzzz 
	Parameter CAL_DQOUT_B bound to: 28'bzzzzzzzzz1zzzzzzzzzz001zzzzz 
	Parameter CAL_DQPAT_A bound to: 28'bzzzzzzzzz1zzzzzzzzzz010zzzzz 
	Parameter CAL_DQPAT_B bound to: 28'bzzzzzzzzz1zzzzzzzzzz100zzzzz 
	Parameter CAL_CMP_EN bound to: 28'bzzzzzzzzz1zzzzzzzzzz110zzzzz 
	Parameter CAL_DMOUT_N_A bound to: 28'bzzzzzzzz1zzzzzzzzzzzzzz0zzzz 
	Parameter CAL_VREF bound to: 28'bzzzzzzzz1zzzzzzzzzzzzzz1zzzz 
	Parameter CAL_MIGRATION bound to: 28'bzzzzzzzz1zzzzzzzzzzzzz10zzzz 
	Parameter MCAL_DQIN bound to: 28'bzzzzzzzzz1zzzzzzzzzzzz0zzzzz 
	Parameter MCAL_CMP bound to: 28'bzzzzzzzzz1zzzzzzzzzzzz1zzzzz 
	Parameter MCAL_DMIN bound to: 28'bzzzzzzzz1zzzzzzzzzzzzzz0zzzz 
	Parameter CAL_SEQ bound to: 28'bzzzz0zz1zzzzzzzz00z1zzzzz000 
	Parameter CAL_SEQ_CNT bound to: 28'bzzzz0zz1zzzzzzzz00z1zzzzz001 
	Parameter CAL_SEQ_A_A_DLY bound to: 28'bzzzz0zz1zzzzzzzz00z1zzzzz010 
	Parameter CAL_SEQ_A_B_DLY bound to: 28'bzzzz0zz1zzzzzzzz00z1zzzzz011 
	Parameter CAL_SEQ_B_A_DLY bound to: 28'bzzzz0zz1zzzzzzzz00z1zzzzz100 
	Parameter CAL_SEQ_RD_CNT bound to: 28'bzzzz0zz1zzzzzzzz00z1zzzzz101 
	Parameter CAL_SEQ_CLR bound to: 28'bzzzz0zz1zzzzzzzz00z1zzzzz110 
	Parameter CAL_CS_POS bound to: 28'bzzzz0zz1zzzzzzzz00z1zzzzz111 
	Parameter CAL_OE_DIS bound to: 28'bzzzz0zz1zzzzzzzz001zzzzzzzzz 
	Parameter CAL_TRAFFIC_CNT bound to: 28'bzzzz0zz1zzzzzzzz0100zzzzzzz0 
	Parameter CAL_MARGIN_START bound to: 28'bzzzz0zz1zzzzzzzz0100zzzzzz01 
	Parameter CAL_MARGIN_RESULT bound to: 28'bzzzz0zz1zzzzzzzz0100zzzzzz10 
	Parameter CAL_MARGIN_STATUS bound to: 28'bzzzz0zz1zzzzzzzz0100zzzzzz11 
	Parameter CAL_TRAFFIC_ERR bound to: 28'bzzzz0zz1zzzzzzzz0101zzzzzzzz 
	Parameter CAL_TRAFFIC_STATUS bound to: 28'bzzzz0zz1zzzzzzzz0110zzzzzz00 
	Parameter CAL_TRAFFIC_INSTR bound to: 28'bzzzz0zz1zzzzzzzz0110zzzzzz01 
	Parameter CAL_TRAFFIC_ITER bound to: 28'bzzzz0zz1zzzzzzzz0110zzzzzz10 
	Parameter CAL_TRAFFIC_NXT bound to: 28'bzzzz0zz1zzzzzzzz0110zzzzzz11 
	Parameter CAL_TRAFFIC_START bound to: 28'bzzzz0zz1zzzzzzzz0111zzz0zz00 
	Parameter CAL_TRAFFIC_RST bound to: 28'bzzzz0zz1zzzzzzzz0111zzz0zz01 
	Parameter CAL_TRAFFIC_ERR_CHK bound to: 28'bzzzz0zz1zzzzzzzz0111zzz0zz10 
	Parameter CAL_TRAFFIC_ERR_R bound to: 28'bzzzz0zz1zzzzzzzz0111zzz1zz00 
	Parameter CAL_TRAFFIC_ERR_F bound to: 28'bzzzz0zz1zzzzzzzz0111zzz1zz01 
	Parameter CAL_TRAFFIC_ERR_RF bound to: 28'bzzzz0zz1zzzzzzzz0111zzz1zz10 
	Parameter CAL_RD_LAT bound to: 28'bzzzz0zz1zzzzzzzz1zzz1zzzzzzz 
	Parameter CPLX_CFG_STATUS bound to: 28'bzzzz0zz1zzzzzzzz1z01zzzzzzzz 
	Parameter CPLX_ERR_LOG bound to: 28'bzzzz0zz1zzzzzzzz1z10zzzzzzzz 
	Parameter PERIODIC_RD_STATUS bound to: 28'bzzzz0zz1zzzzzzzz1z11zzzzzzzz 
	Parameter CAL_LRDIMM_CONFIG bound to: 28'bzzzz0zz1zzzzzzzz11zzzzzzzzz0 
	Parameter CAL_LRDIMM_CMP_EN bound to: 28'bzzzz0zz1zzzzzzzz11zzzzzzzzz1 
	Parameter DDR_RST_CKE_ODT_PAR bound to: 28'bzzzzzz1zzzzzzzzzzzzzz1zzzzz1 
	Parameter DDR_AC_CMD_A bound to: 28'bzzzzzz1zzzzzzzzzzzzzz1zzzz1z 
	Parameter DDR_AC_CMD_B bound to: 28'bzzzzz1zzzzzzzzzzzzzzz1zzzz1z 
	Parameter DDR_AC_CS_A bound to: 28'bzzzzzz1zzzzzzzzzzz1zzzzzzzzz 
	Parameter DDR_AC_CS_B bound to: 28'bzzzzz1zzzzzzzzzzzz1zzzzzzzzz 
	Parameter DDR_AC_ADR_A bound to: 28'bzzzzzz1zzzzzzzz1zzzzzzzzzzzz 
	Parameter DDR_AC_ADR_B bound to: 28'bzzzzz1zzzzzzzzz1zzzzzzzzzzzz 
	Parameter DDR_DBI_WR bound to: 28'bzzzzzz1zzzzzzzzz1zzzzzzzzzzz 
	Parameter DDR_DBI_RD bound to: 28'bzzzzz1zzzzzzzzzz1zzzzzzzzzzz 
	Parameter DDR_AC_CAS_A bound to: 28'bzzzzzz1zzzzzzz1zzzzzzzzzzzzz 
	Parameter DDR_AC_CAS_B bound to: 28'bzzzzz1zzzzzzzz1zzzzzzzzzzzzz 
	Parameter DDR_AC_RAS_A bound to: 28'bzzzzzz1zzzzzz1zzzzzzzzzzzzzz 
	Parameter DDR_AC_RAS_B bound to: 28'bzzzzz1zzzzzzz1zzzzzzzzzzzzzz 
	Parameter DDR_AC_RANKSEL_LOW bound to: 28'bzzzzzz1zzzzz1zzzzzzzzzzzzzzz 
	Parameter DDR_AC_RANKSEL_UPP bound to: 28'bzzzzz1zzzzzz1zzzzzzzzzzzzzzz 
	Parameter CONFIGURATION bound to: 28'bzzzz1zz0zzzzzzzzz000zzzzzzzz 
	Parameter DEBUG bound to: 28'bzzzz1zz0zzzzzzzzzzz1zzzzzzz0 
	Parameter ERROR bound to: 28'bzzzz1zz0zzzzzzzzzzz1zzzzzz1z 
	Parameter WARNING bound to: 28'bzzzz1zz0zzzzzzzzzzz1zzzzz1zz 
	Parameter CAL_DONE bound to: 28'bzzzz1zz0zzzzzzzzzz1zzzzzzzzz 
	Parameter DEBUG_RAM bound to: 28'bzzzz1zz1zzzzzzzzzzzzzzzzzzzz 
	Parameter CAL_DQOUT_PRE bound to: 28'bzzz10zz0zzzzzzzzzzzzz1zzzzzz 
	Parameter CAL_DQOUT_POST bound to: 28'bzzz10zz0zzzzzzzzzzzz1zzzzzzz 
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ip/z920_nvdla_ps_ddr4_0_0/rtl/cal/ddr4_v2_2_cal_addr_decode.sv:795]
INFO: [Synth 8-155] case statement is not full and has no default [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ip/z920_nvdla_ps_ddr4_0_0/rtl/cal/ddr4_v2_2_cal_addr_decode.sv:1380]
	Parameter DBYTES bound to: 8 - type: integer 
	Parameter ABITS bound to: 17 - type: integer 
	Parameter BABITS bound to: 2 - type: integer 
	Parameter BGBITS bound to: 2 - type: integer 
	Parameter CKEBITS bound to: 1 - type: integer 
	Parameter CSBITS bound to: 1 - type: integer 
	Parameter ODTBITS bound to: 1 - type: integer 
	Parameter MEM bound to: DDR4 - type: string 
	Parameter TCQ bound to: 100 - type: integer 
	Parameter CPLX_PAT_LENGTH bound to: LONG - type: string 
	Parameter CLK_2TO1 bound to: FALSE - type: string 
	Parameter EXTRA_CMD_DELAY bound to: 0 - type: integer 
	Parameter WL bound to: 8 - type: integer 
	Parameter SHORT_PATTERN_MODE bound to: 1'b0 
	Parameter IDLE bound to: 4'b0000 
	Parameter INIT bound to: 4'b0001 
	Parameter RD_CAL_WR_START bound to: 4'b0010 
	Parameter RD_CAL_WR_WAIT_DONE bound to: 4'b0011 
	Parameter RD_CAL_RD_START bound to: 4'b0100 
	Parameter RD_CAL_RD_WAIT_DONE bound to: 4'b0101 
	Parameter WR_CAL_WR_START bound to: 4'b0110 
	Parameter WR_CAL_WR_WAIT_DONE bound to: 4'b0111 
	Parameter WR_CAL_DM_START bound to: 4'b1000 
	Parameter WR_CAL_DM_WAIT_DONE bound to: 4'b1001 
	Parameter WR_CAL_RD_START bound to: 4'b1010 
	Parameter WR_CAL_RD_WAIT_DONE bound to: 4'b1011 
	Parameter UPDATE_LOGS bound to: 4'b1100 
	Parameter SEQ_FSM_WIDTH bound to: 4 - type: integer 
	Parameter SEQ_IDLE bound to: 4'b0000 
	Parameter SEQ_INIT_ROW bound to: 4'b0001 
	Parameter SEQ_INIT_COL bound to: 4'b0010 
	Parameter SEQ_ISSUE_ACT bound to: 4'b0011 
	Parameter SEQ_ACT_WAIT bound to: 4'b0100 
	Parameter SEQ_INC_BG bound to: 4'b0101 
	Parameter SEQ_INIT_BG bound to: 4'b0110 
	Parameter SEQ_ISSUE_CAS bound to: 4'b0111 
	Parameter SEQ_GAP_WAIT bound to: 4'b1000 
	Parameter SEQ_CAS_WAIT bound to: 4'b1001 
	Parameter SEQ_INIT_PREA bound to: 4'b1010 
	Parameter SEQ_ISSUE_PREA bound to: 4'b1011 
	Parameter SEQ_PREA_WAIT bound to: 4'b1100 
	Parameter SEQ_INC_PREA bound to: 4'b1101 
	Parameter SEQ_INC_ROW bound to: 4'b1110 
	Parameter SEQ_DONE bound to: 4'b1111 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "sequential" *) [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ip/z920_nvdla_ps_ddr4_0_0/rtl/cal/ddr4_v2_2_cal_cplx.sv:117]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "sequential" *) [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ip/z920_nvdla_ps_ddr4_0_0/rtl/cal/ddr4_v2_2_cal_cplx.sv:160]
INFO: [Synth 8-5534] Detected attribute (* KEEP = "true" *) [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ip/z920_nvdla_ps_ddr4_0_0/rtl/cal/ddr4_v2_2_cal_cplx.sv:272]
INFO: [Synth 8-226] default block is never used [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ip/z920_nvdla_ps_ddr4_0_0/rtl/cal/ddr4_v2_2_cal_cplx.sv:598]
	Parameter TCQ bound to: 100 - type: integer 
	Parameter DQS_CNT_WIDTH bound to: 5 - type: integer 
	Parameter DBYTES bound to: 8 - type: integer 
	Parameter VCCO_PAT_EN bound to: 1 - type: integer 
	Parameter VCCAUX_PAT_EN bound to: 1 - type: integer 
	Parameter ISI_PAT_EN bound to: 1 - type: integer 
	Parameter FIXED_VICTIM bound to: FALSE - type: string 
	Parameter SHORT_PATTERN_MODE bound to: 1'b0 
	Parameter DQ_WIDTH bound to: 64 - type: integer 
	Parameter BRAM_ADDR_WIDTH bound to: 8 - type: integer 
	Parameter BRAM_DATA_WIDTH bound to: 16 - type: integer 
	Parameter BRAM_DEPTH bound to: 256 - type: integer 
INFO: [Synth 8-4471] merging register 'cplx_PAR_reg[7:0]' into 'cplx_CKE_reg[7:0]' [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ip/z920_nvdla_ps_ddr4_0_0/rtl/cal/ddr4_v2_2_cal_cplx.sv:817]
WARNING: [Synth 8-3936] Found unconnected internal register 'cplx_config_chip_select_reg' and it is trimmed from '4' to '1' bits. [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ip/z920_nvdla_ps_ddr4_0_0/rtl/cal/ddr4_v2_2_cal_cplx.sv:279]
WARNING: [Synth 8-3936] Found unconnected internal register 'wr_cas_delay_line_ff_reg' and it is trimmed from '16' to '15' bits. [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ip/z920_nvdla_ps_ddr4_0_0/rtl/cal/ddr4_v2_2_cal_cplx.sv:702]
INFO: [Synth 8-4471] merging register 'cplx_BG_cmd_reg[1:0]' into 'cplx_BA_cmd_reg[1:0]' [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ip/z920_nvdla_ps_ddr4_0_0/rtl/cal/ddr4_v2_2_cal_cplx.sv:411]
INFO: [Synth 8-4471] merging register 'cplx_BG_reg[1:0]' into 'cplx_BA_reg[1:0]' [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ip/z920_nvdla_ps_ddr4_0_0/rtl/cal/ddr4_v2_2_cal_cplx.sv:813]
	Parameter ODTWR bound to: 16'b0000000000000001 
	Parameter ODTWRDEL bound to: 5'b01001 
	Parameter ODTWRDUR bound to: 4'b0110 
	Parameter ODTWRODEL bound to: 5'b01001 
	Parameter ODTWRODUR bound to: 4'b0110 
	Parameter ODTRD bound to: 16'b0000000000000000 
	Parameter ODTRDDEL bound to: 5'b01001 
	Parameter ODTRDDUR bound to: 4'b0110 
	Parameter ODTRDODEL bound to: 5'b01001 
	Parameter ODTRDODUR bound to: 4'b0110 
	Parameter ODTBITS bound to: 1 - type: integer 
	Parameter ODTNOP bound to: 16'b0000000000000000 
	Parameter TCQ bound to: 0.100000 - type: float 
WARNING: [Synth 8-3936] Found unconnected internal register 'dqin_valid_shift_reg' and it is trimmed from '8' to '7' bits. [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ip/z920_nvdla_ps_ddr4_0_0/rtl/cal/ddr4_v2_2_cal_addr_decode.sv:1840]
	Parameter MEM0 bound to: 1 - type: integer 
	Parameter MEM1 bound to: 17 - type: integer 
	Parameter MEM2 bound to: 2 - type: integer 
	Parameter MEM3 bound to: 2 - type: integer 
	Parameter MEM4 bound to: 1 - type: integer 
	Parameter MEM5 bound to: 1 - type: integer 
	Parameter MEM6 bound to: 1 - type: integer 
	Parameter MEM7 bound to: 8 - type: integer 
	Parameter MEM8 bound to: 8 - type: integer 
	Parameter MEM9 bound to: 4 - type: integer 
	Parameter MEM10 bound to: 1 - type: integer 
	Parameter MEM11 bound to: 7 - type: integer 
	Parameter MEM12 bound to: 1 - type: integer 
	Parameter MEM13 bound to: 1 - type: integer 
	Parameter MEM14 bound to: 0 - type: integer 
	Parameter MEM15 bound to: 0 - type: integer 
	Parameter MEM16 bound to: 13'b0000100000000 
	Parameter MEM17 bound to: 13'b0001100000001 
	Parameter MEM18 bound to: 13'b0000000000000 
	Parameter MEM19 bound to: 13'b0000000000000 
	Parameter MEM20 bound to: 13'b0000000000000 
	Parameter MEM21 bound to: 13'b0010000000000 
	Parameter MEM22 bound to: 13'b0000000011011 
	Parameter MEM23 bound to: 1'b0 
	Parameter MEM24 bound to: 3'b001 
	Parameter MEM25 bound to: 1 - type: integer 
	Parameter MEM26 bound to: 1 - type: integer 
	Parameter MEM27 bound to: 1 - type: integer 
	Parameter MEM28 bound to: 0 - type: integer 
	Parameter MEM29 bound to: 1 - type: integer 
	Parameter MEM30 bound to: 1 - type: integer 
	Parameter MEM31 bound to: 1 - type: integer 
	Parameter MEM32 bound to: 0 - type: integer 
	Parameter MEM33 bound to: 0 - type: integer 
	Parameter MEM34 bound to: 0 - type: integer 
	Parameter MEM35 bound to: 2 - type: integer 
	Parameter MEM36 bound to: 0 - type: integer 
	Parameter MEM37 bound to: 2 - type: integer 
	Parameter MEM38 bound to: 1 - type: integer 
	Parameter MEM39 bound to: 20 - type: integer 
	Parameter MEM40 bound to: 16 - type: integer 
	Parameter MEM41 bound to: 16 - type: integer 
	Parameter MEM42 bound to: 16 - type: integer 
	Parameter MEM43 bound to: 80 - type: integer 
	Parameter MEM44 bound to: 0 - type: integer 
	Parameter MEM45 bound to: 1 - type: integer 
	Parameter MEM46 bound to: 0 - type: integer 
	Parameter MEM47 bound to: 1 - type: integer 
	Parameter MEM48 bound to: 41 - type: integer 
	Parameter MEM49 bound to: 0 - type: integer 
	Parameter MEM50 bound to: 1 - type: integer 
	Parameter MEM51 bound to: 0 - type: integer 
	Parameter MEM52 bound to: 0 - type: integer 
	Parameter MEM53 bound to: 0 - type: integer 
	Parameter MEM54 bound to: 0 - type: integer 
	Parameter MEM55 bound to: 0 - type: integer 
	Parameter MEM56 bound to: 0 - type: integer 
	Parameter MEM57 bound to: 0 - type: integer 
	Parameter MEM58 bound to: 0 - type: integer 
	Parameter MEM59 bound to: 0 - type: integer 
	Parameter MEM60 bound to: 0 - type: integer 
	Parameter MEM61 bound to: 0 - type: integer 
	Parameter MEM62 bound to: 0 - type: integer 
	Parameter MEM63 bound to: 0 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter ADDR_WIDTH bound to: 6 - type: integer 
	Parameter DEPTH bound to: 64 - type: integer 
	Parameter C_XDEVICEFAMILY bound to: zynquplus - type: string 
	Parameter C_MAJOR_VERSION bound to: 2017 - type: integer 
	Parameter C_MINOR_VERSION bound to: 1 - type: integer 
	Parameter C_BUILD_REVISION bound to: 0 - type: integer 
	Parameter C_CORE_TYPE bound to: 16'b0000000000001000 
	Parameter C_CORE_MAJOR_VER bound to: 3 - type: integer 
	Parameter C_CORE_MINOR_VER bound to: 0 - type: integer 
	Parameter C_XSDB_SLAVE_TYPE bound to: 16'b0000000010000010 
	Parameter C_NEXT_SLAVE bound to: 16'b0000000000000000 
	Parameter C_CSE_DRV_VER bound to: 16'b0000000000000010 
	Parameter C_USE_TEST_REG bound to: 1 - type: integer 
	Parameter C_PIPE_IFACE bound to: 1 - type: integer 
	Parameter C_CORE_INFO1 bound to: 0 - type: integer 
	Parameter C_CORE_INFO2 bound to: 0 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* DONT_TOUCH = "TRUE" *) [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ip/z920_nvdla_ps_ddr4_0_0/rtl/cal/ddr4_v2_2_chipscope_xsdb_slave.sv:86]
	Parameter SYNC_MTBF bound to: 2 - type: integer 
	Parameter TCQ bound to: 100 - type: integer 
	Parameter INSERT_DELAY bound to: 0 - type: integer 
	Parameter MAX_DELAY_FABRIC bound to: 3000 - type: integer 
	Parameter MAX_DELAY_DBGHUB bound to: 12000 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "true" *) [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ip/z920_nvdla_ps_ddr4_0_0/rtl/cal/ddr4_v2_2_cal_xsdb_arbiter.sv:104]
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "true" *) [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ip/z920_nvdla_ps_ddr4_0_0/rtl/cal/ddr4_v2_2_cal_xsdb_arbiter.sv:107]
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "true" *) [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ip/z920_nvdla_ps_ddr4_0_0/rtl/cal/ddr4_v2_2_cal_xsdb_arbiter.sv:108]
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "true" *) [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ip/z920_nvdla_ps_ddr4_0_0/rtl/cal/ddr4_v2_2_cal_xsdb_arbiter.sv:109]
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "true" *) [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ip/z920_nvdla_ps_ddr4_0_0/rtl/cal/ddr4_v2_2_cal_xsdb_arbiter.sv:128]
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "true" *) [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ip/z920_nvdla_ps_ddr4_0_0/rtl/cal/ddr4_v2_2_cal_xsdb_arbiter.sv:132]
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "true" *) [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ip/z920_nvdla_ps_ddr4_0_0/rtl/cal/ddr4_v2_2_cal_xsdb_arbiter.sv:135]
	Parameter SYNC_MTBF bound to: 2 - type: integer 
	Parameter WIDTH bound to: 1 - type: integer 
	Parameter INSERT_DELAY bound to: 0 - type: integer 
	Parameter MAX_DELAY bound to: 3000 - type: integer 
	Parameter TCQ bound to: 100 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "true" *) [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ip/z920_nvdla_ps_ddr4_0_0/rtl/cal/ddr4_v2_2_cal_sync.sv:83]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ip/z920_nvdla_ps_ddr4_0_0/rtl/cal/ddr4_v2_2_cal_sync.sv:83]
	Parameter SYNC_MTBF bound to: 2 - type: integer 
	Parameter WIDTH bound to: 16 - type: integer 
	Parameter INSERT_DELAY bound to: 0 - type: integer 
	Parameter MAX_DELAY bound to: 3000 - type: integer 
	Parameter TCQ bound to: 100 - type: integer 
	Parameter SYNC_MTBF bound to: 2 - type: integer 
	Parameter WIDTH bound to: 9 - type: integer 
	Parameter INSERT_DELAY bound to: 0 - type: integer 
	Parameter MAX_DELAY bound to: 3000 - type: integer 
	Parameter TCQ bound to: 100 - type: integer 
	Parameter SYNC_MTBF bound to: 2 - type: integer 
	Parameter WIDTH bound to: 1 - type: integer 
	Parameter INSERT_DELAY bound to: 0 - type: integer 
	Parameter MAX_DELAY bound to: 12000 - type: integer 
	Parameter TCQ bound to: 100 - type: integer 
	Parameter SYNC_MTBF bound to: 2 - type: integer 
	Parameter WIDTH bound to: 9 - type: integer 
	Parameter INSERT_DELAY bound to: 0 - type: integer 
	Parameter MAX_DELAY bound to: 12000 - type: integer 
	Parameter TCQ bound to: 100 - type: integer 
	Parameter MEM bound to: DDR4 - type: string 
	Parameter DBYTES bound to: 8 - type: integer 
	Parameter START_ADDRESS bound to: 18 - type: integer 
	Parameter SPREAD_SHEET_VERSION bound to: 16'b0000000000000010 
	Parameter RTL_VERSION bound to: 7 - type: integer 
	Parameter MEM_CODE bound to: 0 - type: integer 
	Parameter MEMORY_TYPE bound to: 2 - type: integer 
	Parameter MEMORY_CONFIGURATION bound to: 3 - type: integer 
	Parameter MEMORY_VOLTAGE bound to: 1 - type: integer 
	Parameter CLKFBOUT_MULT_PLL bound to: 8 - type: integer 
	Parameter DIVCLK_DIVIDE_PLL bound to: 1 - type: integer 
	Parameter CLKOUT0_DIVIDE_PLL bound to: 2 - type: integer 
	Parameter CLKFBOUT_MULT_MMCM bound to: 7 - type: integer 
	Parameter DIVCLK_DIVIDE_MMCM bound to: 1 - type: integer 
	Parameter CLKOUT0_DIVIDE_MMCM bound to: 9 - type: integer 
	Parameter DQBITS bound to: 64 - type: integer 
	Parameter NIBBLE bound to: 16 - type: integer 
	Parameter BITS_PER_BYTE bound to: 8 - type: integer 
	Parameter SLOTS bound to: 0 - type: integer 
	Parameter ABITS bound to: 17 - type: integer 
	Parameter BABITS bound to: 2 - type: integer 
	Parameter BGBITS bound to: 2 - type: integer 
	Parameter CKEBITS bound to: 1 - type: integer 
	Parameter CSBITS bound to: 1 - type: integer 
	Parameter ODTBITS bound to: 1 - type: integer 
	Parameter DRAM_WIDTH bound to: 8 - type: integer 
	Parameter RANKS bound to: 1 - type: integer 
	Parameter S_HEIGHT bound to: 1 - type: integer 
	Parameter nCK_PER_CLK bound to: 4 - type: integer 
	Parameter tCK bound to: 1600 - type: integer 
	Parameter DM_DBI_SETTING bound to: 3'b001 
	Parameter BISC_EN bound to: 1 - type: integer 
	Parameter USE_CS_PORT bound to: 1 - type: integer 
	Parameter EXTRA_CMD_DELAY bound to: 0 - type: integer 
	Parameter REG_CTRL_ON bound to: 0 - type: integer 
	Parameter CA_MIRROR bound to: 0 - type: integer 
	Parameter DQS_GATE bound to: 1 - type: integer 
	Parameter WRLVL bound to: 1 - type: integer 
	Parameter RDLVL bound to: 1 - type: integer 
	Parameter RDLVL_DBI bound to: 0 - type: integer 
	Parameter WR_DQS_DQ bound to: 1 - type: integer 
	Parameter WR_DQS_DM_DBI bound to: 1 - type: integer 
	Parameter WRITE_LAT bound to: 1 - type: integer 
	Parameter RDLVL_COMPLEX bound to: 0 - type: integer 
	Parameter WR_DQS_COMPLEX bound to: 0 - type: integer 
	Parameter DQS_TRACKING bound to: 1 - type: integer 
	Parameter RD_VREF bound to: 0 - type: integer 
	Parameter RD_VREF_PATTERN bound to: 2 - type: integer 
	Parameter WR_VREF bound to: 0 - type: integer 
	Parameter WR_VREF_PATTERN bound to: 2 - type: integer 
	Parameter DQS_SAMPLE_CNT bound to: 20 - type: integer 
	Parameter WRLVL_SAMPLE_CNT bound to: 16 - type: integer 
	Parameter RDLVL_SAMPLE_CNT bound to: 16 - type: integer 
	Parameter COMPLEX_LOOP_CNT bound to: 16 - type: integer 
	Parameter IODELAY_QTR_CK_TAP_CNT bound to: 80 - type: integer 
	Parameter DEBUG_MESSAGES bound to: 1'b0 
	Parameter MR0 bound to: 13'b0000100000000 
	Parameter MR1 bound to: 13'b0001100000001 
	Parameter MR2 bound to: 13'b0000000000000 
	Parameter MR3 bound to: 13'b0000000000000 
	Parameter MR4 bound to: 13'b0000000000000 
	Parameter MR5 bound to: 13'b0010000000000 
	Parameter MR6 bound to: 13'b0000000011011 
	Parameter ODTWR bound to: 16'b0000000000000001 
	Parameter ODTRD bound to: 16'b0000000000000000 
	Parameter SLOT0_CONFIG bound to: 8'b00000001 
	Parameter SLOT1_CONFIG bound to: 8'b00000000 
	Parameter SLOT0_FUNC_CS bound to: 8'b00000001 
	Parameter SLOT1_FUNC_CS bound to: 8'b00000000 
	Parameter SLOT0_ODD_CS bound to: 8'b00000000 
	Parameter SLOT1_ODD_CS bound to: 8'b00000000 
	Parameter DDR4_REG_RC03 bound to: 13'b0000000110000 
	Parameter DDR4_REG_RC04 bound to: 13'b0000001000000 
	Parameter DDR4_REG_RC05 bound to: 13'b0000001010000 
	Parameter DDR4_REG_RC3X bound to: 13'b0001100000000 
	Parameter MR0_0 bound to: 9'b100000000 
	Parameter MR0_1 bound to: 9'b000000000 
	Parameter MR1_0 bound to: 9'b100000001 
	Parameter MR1_1 bound to: 9'b000000001 
	Parameter MR2_0 bound to: 9'b000000000 
	Parameter MR2_1 bound to: 9'b000000000 
	Parameter MR3_0 bound to: 9'b000000000 
	Parameter MR3_1 bound to: 9'b000000000 
	Parameter MR4_0 bound to: 9'b000000000 
	Parameter MR4_1 bound to: 9'b000000000 
	Parameter MR5_0 bound to: 9'b000000000 
	Parameter MR5_1 bound to: 9'b000000010 
	Parameter MR6_0 bound to: 9'b000011011 
	Parameter MR6_1 bound to: 9'b000000000 
	Parameter NUM_BRAMS bound to: 1 - type: integer 
	Parameter SIZE bound to: 36864 - type: integer 
	Parameter ADDR_WIDTH bound to: 16 - type: integer 
	Parameter DATA_WIDTH bound to: 9 - type: integer 
	Parameter PIPELINE_REG bound to: 1 - type: integer 
	Parameter mem0_init_0 bound to: 9'b000010010 
	Parameter mem0_init_1 bound to: 9'b000000000 
	Parameter mem0_init_2 bound to: 9'b000000000 
	Parameter mem0_init_3 bound to: 9'b000000010 
	Parameter mem0_init_4 bound to: 9'b000000010 
	Parameter mem0_init_5 bound to: 9'b000000001 
	Parameter mem0_init_6 bound to: 9'b000001000 
	Parameter mem0_init_7 bound to: 9'b000010000 
	Parameter mem0_init_8 bound to: 9'b000001000 
	Parameter mem0_init_9 bound to: 9'b000000001 
	Parameter mem0_init_10 bound to: 9'b000000001 
	Parameter mem0_init_11 bound to: 9'b000000001 
	Parameter mem0_init_12 bound to: 0 - type: integer 
	Parameter mem0_init_13 bound to: 9'b000000000 
	Parameter mem0_init_14 bound to: 9'b000000000 
	Parameter mem0_init_15 bound to: 9'b000000000 
	Parameter mem0_init_16 bound to: 9'b000000000 
	Parameter mem0_init_17 bound to: 9'b000000000 
	Parameter mem0_init_18 bound to: 9'b000000111 
	Parameter mem0_init_19 bound to: 9'b000000000 
	Parameter mem0_init_20 bound to: 9'b000000001 
	Parameter mem0_init_21 bound to: 9'b101010001 
	Parameter mem0_init_22 bound to: 9'b001001001 
	Parameter mem0_init_23 bound to: 9'b000001000 
	Parameter mem0_init_24 bound to: 9'b000001000 
	Parameter mem0_init_25 bound to: 9'b000110010 
	Parameter mem0_init_26 bound to: 9'b001001001 
	Parameter mem0_init_27 bound to: 9'b001001000 
	Parameter mem0_init_28 bound to: 9'b000000001 
	Parameter mem0_init_29 bound to: 9'b010100000 
	Parameter mem0_init_30 bound to: 9'b000000001 
	Parameter mem0_init_31 bound to: 9'b000010100 
	Parameter mem0_init_32 bound to: 9'b000010000 
	Parameter mem0_init_33 bound to: 9'b000010000 
	Parameter mem0_init_34 bound to: 9'b000010000 
	Parameter mem0_init_35 bound to: 9'b001010000 
	Parameter mem0_init_36 bound to: 9'b000000001 
	Parameter mem0_init_37 bound to: 9'b000000000 
	Parameter mem0_init_38 bound to: 9'b000000000 
	Parameter mem0_init_39 bound to: 9'b000000000 
	Parameter mem0_init_40 bound to: 9'b000000001 
	Parameter mem0_init_41 bound to: 9'b000000000 
	Parameter mem0_init_42 bound to: 9'b000000000 
	Parameter mem0_init_43 bound to: 9'b000000000 
	Parameter mem0_init_44 bound to: 9'b000000001 
	Parameter mem0_init_45 bound to: 9'b000000000 
	Parameter mem0_init_46 bound to: 9'b000000001 
	Parameter mem0_init_47 bound to: 9'b000000000 
	Parameter mem0_init_48 bound to: 9'b000000000 
	Parameter mem0_init_49 bound to: 9'b000000000 
	Parameter mem0_init_50 bound to: 9'b000110000 
	Parameter mem0_init_51 bound to: 9'b001000000 
	Parameter mem0_init_52 bound to: 9'b001010000 
	Parameter mem0_init_53 bound to: 9'b100000000 
	Parameter mem0_init_54 bound to: 9'b100000000 
	Parameter mem0_init_55 bound to: 9'b000000000 
	Parameter mem0_init_56 bound to: 9'b100000001 
	Parameter mem0_init_57 bound to: 9'b000000001 
	Parameter mem0_init_58 bound to: 9'b000000000 
	Parameter mem0_init_59 bound to: 9'b000000000 
	Parameter mem0_init_60 bound to: 9'b000000000 
	Parameter mem0_init_61 bound to: 9'b000000000 
	Parameter mem0_init_62 bound to: 9'b000000000 
	Parameter mem0_init_63 bound to: 9'b000000000 
	Parameter mem0_init_64 bound to: 9'b000000000 
	Parameter mem0_init_65 bound to: 9'b000000010 
	Parameter mem0_init_66 bound to: 9'b000011011 
	Parameter mem0_init_67 bound to: 9'b000000000 
	Parameter mem0_init_68 bound to: 9'b000000000 
	Parameter mem0_init_69 bound to: 9'b001000000 
	Parameter mem0_init_70 bound to: 9'b000000011 
	Parameter mem0_init_71 bound to: 9'b000000011 
	Parameter mem0_init_72 bound to: 9'b000000001 
	Parameter mem0_init_73 bound to: 9'b000001000 
	Parameter mem0_init_74 bound to: 9'b000000001 
	Parameter mem0_init_75 bound to: 9'b000000111 
	Parameter mem0_init_76 bound to: 9'b000000001 
	Parameter mem0_init_77 bound to: 9'b000000000 
	Parameter mem0_init_78 bound to: 9'b000000000 
	Parameter mem0_init_79 bound to: 9'b000000000 
	Parameter mem0_init_80 bound to: 9'b000000000 
	Parameter mem0_init_81 bound to: 9'b000000000 
	Parameter mem0_init_82 bound to: 9'b000000000 
	Parameter mem0_init_83 bound to: 9'b000000000 
	Parameter mem0_init_84 bound to: 9'b000000000 
	Parameter mem0_init_85 bound to: 9'b000000000 
	Parameter mem0_init_86 bound to: 9'b000000000 
	Parameter mem0_init_87 bound to: 9'b000000000 
	Parameter mem0_init_88 bound to: 9'b000000000 
	Parameter mem0_init_89 bound to: 9'b000000000 
	Parameter mem0_init_90 bound to: 9'b000000000 
	Parameter mem0_init_91 bound to: 9'b000000000 
	Parameter mem0_init_92 bound to: 9'b000000000 
	Parameter mem0_init_93 bound to: 9'b000000000 
	Parameter mem0_init_94 bound to: 9'b000000000 
	Parameter mem0_init_95 bound to: 9'b000000000 
	Parameter mem0_init_96 bound to: 9'b000000000 
	Parameter mem0_init_97 bound to: 9'b000000000 
	Parameter mem0_init_98 bound to: 9'b000000000 
	Parameter mem0_init_99 bound to: 9'b000000000 
	Parameter mem0_init_100 bound to: 9'b000000000 
	Parameter mem0_init_101 bound to: 9'b000000000 
	Parameter mem0_init_102 bound to: 9'b000000000 
	Parameter mem0_init_103 bound to: 9'b000000000 
	Parameter mem0_init_104 bound to: 9'b000000000 
	Parameter mem0_init_105 bound to: 9'b000000000 
	Parameter mem0_init_106 bound to: 9'b000000000 
	Parameter mem0_init_107 bound to: 9'b000000000 
	Parameter mem0_init_108 bound to: 9'b000000000 
	Parameter mem0_init_109 bound to: 9'b000000000 
	Parameter mem0_init_110 bound to: 9'b000000000 
	Parameter mem0_init_111 bound to: 9'b000000000 
	Parameter mem0_init_112 bound to: 9'b000000000 
	Parameter mem0_init_113 bound to: 9'b000000000 
	Parameter mem0_init_114 bound to: 9'b000000000 
	Parameter mem0_init_115 bound to: 9'b000000000 
	Parameter mem0_init_116 bound to: 9'b000000000 
	Parameter mem0_init_117 bound to: 9'b000000000 
	Parameter mem0_init_118 bound to: 9'b000000000 
	Parameter mem0_init_119 bound to: 9'b000000000 
	Parameter mem0_init_120 bound to: 9'b000000000 
	Parameter mem0_init_121 bound to: 9'b000000000 
	Parameter mem0_init_122 bound to: 9'b000000000 
	Parameter mem0_init_123 bound to: 9'b000000000 
	Parameter mem0_init_124 bound to: 9'b000000000 
	Parameter mem0_init_125 bound to: 9'b000000000 
	Parameter mem0_init_126 bound to: 9'b000000000 
	Parameter mem0_init_127 bound to: 9'b000000000 
	Parameter mem0_init_128 bound to: 9'b000000000 
	Parameter mem0_init_129 bound to: 9'b000000000 
	Parameter mem0_init_130 bound to: 9'b000000000 
	Parameter mem0_init_131 bound to: 9'b000000000 
	Parameter mem0_init_132 bound to: 9'b000000000 
	Parameter mem0_init_133 bound to: 9'b000000000 
	Parameter mem0_init_134 bound to: 9'b000000000 
	Parameter mem0_init_135 bound to: 9'b000000000 
	Parameter mem0_init_136 bound to: 9'b000000000 
	Parameter mem0_init_137 bound to: 9'b000000000 
	Parameter mem0_init_138 bound to: 9'b000000000 
	Parameter mem0_init_139 bound to: 9'b000000000 
	Parameter mem0_init_140 bound to: 9'b000000000 
	Parameter mem0_init_141 bound to: 9'b000000000 
	Parameter mem0_init_142 bound to: 9'b000000000 
	Parameter mem0_init_143 bound to: 9'b000000000 
	Parameter mem0_init_144 bound to: 9'b000000000 
	Parameter mem0_init_145 bound to: 9'b000000000 
	Parameter mem0_init_146 bound to: 9'b000000000 
	Parameter mem0_init_147 bound to: 9'b000000000 
	Parameter mem0_init_148 bound to: 9'b000000000 
	Parameter mem0_init_149 bound to: 9'b000000000 
	Parameter mem0_init_150 bound to: 9'b000000000 
	Parameter mem0_init_151 bound to: 9'b000000000 
	Parameter mem0_init_152 bound to: 9'b000000000 
	Parameter mem0_init_153 bound to: 9'b000000000 
	Parameter mem0_init_154 bound to: 9'b000000000 
	Parameter mem0_init_155 bound to: 9'b000000000 
	Parameter mem0_init_156 bound to: 9'b000000000 
	Parameter mem0_init_157 bound to: 9'b000000000 
	Parameter mem0_init_158 bound to: 9'b000000000 
	Parameter mem0_init_159 bound to: 9'b000000000 
	Parameter mem0_init_160 bound to: 9'b000000000 
	Parameter mem0_init_161 bound to: 9'b000000000 
	Parameter mem0_init_162 bound to: 9'b000000000 
	Parameter mem0_init_163 bound to: 9'b000000000 
	Parameter mem0_init_164 bound to: 9'b000000000 
	Parameter mem0_init_165 bound to: 9'b000000000 
	Parameter mem0_init_166 bound to: 9'b000000000 
	Parameter mem0_init_167 bound to: 9'b000000000 
	Parameter mem0_init_168 bound to: 9'b000000000 
	Parameter mem0_init_169 bound to: 9'b000000000 
	Parameter mem0_init_170 bound to: 9'b000000000 
	Parameter mem0_init_171 bound to: 9'b000000000 
	Parameter mem0_init_172 bound to: 9'b000000000 
	Parameter mem0_init_173 bound to: 9'b000000000 
	Parameter mem0_init_174 bound to: 9'b000000000 
	Parameter mem0_init_175 bound to: 9'b000000000 
	Parameter mem0_init_176 bound to: 9'b000000000 
	Parameter mem0_init_177 bound to: 9'b000000000 
	Parameter mem0_init_178 bound to: 9'b000000000 
	Parameter mem0_init_179 bound to: 9'b000000000 
	Parameter mem0_init_180 bound to: 9'b000000000 
	Parameter mem0_init_181 bound to: 9'b000000000 
	Parameter mem0_init_182 bound to: 9'b000000000 
	Parameter mem0_init_183 bound to: 9'b000000000 
	Parameter mem0_init_184 bound to: 9'b000000000 
	Parameter mem0_init_185 bound to: 9'b000000000 
	Parameter mem0_init_186 bound to: 9'b000000000 
	Parameter mem0_init_187 bound to: 9'b000000000 
	Parameter mem0_init_188 bound to: 9'b000000000 
	Parameter mem0_init_189 bound to: 9'b000000000 
	Parameter mem0_init_190 bound to: 9'b000000000 
	Parameter mem0_init_191 bound to: 9'b000000000 
	Parameter mem0_init_192 bound to: 9'b000000000 
	Parameter mem0_init_193 bound to: 9'b000000000 
	Parameter mem0_init_194 bound to: 9'b000000000 
	Parameter mem0_init_195 bound to: 9'b000000000 
	Parameter mem0_init_196 bound to: 9'b000000000 
	Parameter mem0_init_197 bound to: 9'b000000000 
	Parameter mem0_init_198 bound to: 9'b000000000 
	Parameter mem0_init_199 bound to: 9'b000000000 
	Parameter mem0_init_200 bound to: 9'b000000000 
	Parameter mem0_init_201 bound to: 9'b000000000 
	Parameter mem0_init_202 bound to: 9'b000000000 
	Parameter mem0_init_203 bound to: 9'b000000000 
	Parameter mem0_init_204 bound to: 9'b000000000 
	Parameter mem0_init_205 bound to: 9'b000000000 
	Parameter mem0_init_206 bound to: 9'b000000000 
	Parameter mem0_init_207 bound to: 9'b000000000 
	Parameter mem0_init_208 bound to: 9'b000000000 
	Parameter mem0_init_209 bound to: 9'b000000000 
	Parameter mem0_init_210 bound to: 9'b000000000 
	Parameter mem0_init_211 bound to: 9'b000000000 
	Parameter mem0_init_212 bound to: 9'b000000000 
	Parameter mem0_init_213 bound to: 9'b000000000 
	Parameter mem0_init_214 bound to: 9'b000000000 
	Parameter mem0_init_215 bound to: 9'b000000000 
	Parameter mem0_init_216 bound to: 9'b000000000 
	Parameter mem0_init_217 bound to: 9'b000000000 
	Parameter mem0_init_218 bound to: 9'b000000000 
	Parameter mem0_init_219 bound to: 9'b000000000 
	Parameter mem0_init_220 bound to: 9'b000000000 
	Parameter mem0_init_221 bound to: 9'b000000000 
	Parameter mem0_init_222 bound to: 9'b000000000 
	Parameter mem0_init_223 bound to: 9'b000000000 
	Parameter mem0_init_224 bound to: 9'b000000000 
	Parameter mem0_init_225 bound to: 9'b000000000 
	Parameter mem0_init_226 bound to: 9'b000000000 
	Parameter mem0_init_227 bound to: 9'b000000000 
	Parameter mem0_init_228 bound to: 9'b000000000 
	Parameter mem0_init_229 bound to: 9'b000000000 
	Parameter mem0_init_230 bound to: 9'b000000000 
	Parameter mem0_init_231 bound to: 9'b000000000 
	Parameter mem0_init_232 bound to: 9'b000000000 
	Parameter mem0_init_233 bound to: 9'b000000000 
	Parameter mem0_init_234 bound to: 9'b000000000 
	Parameter mem0_init_235 bound to: 9'b000000000 
	Parameter mem0_init_236 bound to: 9'b000000000 
	Parameter mem0_init_237 bound to: 9'b000000000 
	Parameter mem0_init_238 bound to: 9'b000000000 
	Parameter mem0_init_239 bound to: 9'b000000000 
	Parameter mem0_init_240 bound to: 9'b000000000 
	Parameter mem0_init_241 bound to: 9'b000000000 
	Parameter mem0_init_242 bound to: 9'b000000000 
	Parameter mem0_init_243 bound to: 9'b000000000 
	Parameter mem0_init_244 bound to: 9'b000000000 
	Parameter mem0_init_245 bound to: 9'b000000000 
	Parameter mem0_init_246 bound to: 9'b000000000 
	Parameter mem0_init_247 bound to: 9'b000000000 
	Parameter mem0_init_248 bound to: 9'b000000000 
	Parameter mem0_init_249 bound to: 9'b000000000 
	Parameter mem0_init_250 bound to: 9'b000000000 
	Parameter mem0_init_251 bound to: 9'b000000000 
	Parameter mem0_init_252 bound to: 9'b000000000 
	Parameter mem0_init_253 bound to: 9'b000000000 
	Parameter mem0_init_254 bound to: 9'b000000000 
	Parameter mem0_init_255 bound to: 9'b000000000 
	Parameter INIT_BRAM0 bound to: 2304'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000111000000001000001000000000001000000011000000011001000000000000000000000000000011011000000010000000000000000000000000000000000000000000000000000000000000000000000001100000001000000000100000000100000000001010000001000000000110000000000000000000000000000000000000001000000000000000001000000000000000000000000000000000001000000000000000000000000000000000001001010000000010000000010000000010000000010100000000001010100000000000001001001000001001001000110010000001000000001000001001001101010001000000001000000000000000111000000000000000000000000000000000000000000000000000000000000001000000001000000001000001000000010000000001000000000001000000010000000010000000000000000000000010010 
	Parameter INIT bound to: 2304'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000111000000001000001000000000001000000011000000011001000000000000000000000000000011011000000010000000000000000000000000000000000000000000000000000000000000000000000001100000001000000000100000000100000000001010000001000000000110000000000000000000000000000000000000001000000000000000001000000000000000000000000000000000001000000000000000000000000000000000001001010000000010000000010000000010000000010100000000001010100000000000001001001000001001001000110010000001000000001000001001001101010001000000001000000000000000111000000000000000000000000000000000000000000000000000000000000001000000001000000001000001000000010000000001000000000001000000010000000010000000000000000000000010010 
	Parameter SIZE bound to: 36864 - type: integer 
	Parameter NUM_BRAMS bound to: 1 - type: integer 
	Parameter INIT bound to: 2304'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000111000000001000001000000000001000000011000000011001000000000000000000000000000011011000000010000000000000000000000000000000000000000000000000000000000000000000000001100000001000000000100000000100000000001010000001000000000110000000000000000000000000000000000000001000000000000000001000000000000000000000000000000000001000000000000000000000000000000000001001010000000010000000010000000010000000010100000000001010100000000000001001001000001001001000110010000001000000001000001001001101010001000000001000000000000000111000000000000000000000000000000000000000000000000000000000000001000000001000000001000001000000010000000001000000000001000000010000000010000000000000000000000010010 
	Parameter ADDR_WIDTH bound to: 16 - type: integer 
	Parameter DATA_WIDTH bound to: 9 - type: integer 
	Parameter PIPELINE_REG bound to: 1 - type: integer 
	Parameter ADDR_WIDTH_INT bound to: 12 - type: integer 
	Parameter ADDR_MSB bound to: 13 - type: integer 
	Parameter INIT bound to: 2304'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000111000000001000001000000000001000000011000000011001000000000000000000000000000011011000000010000000000000000000000000000000000000000000000000000000000000000000000001100000001000000000100000000100000000001010000001000000000110000000000000000000000000000000000000001000000000000000001000000000000000000000000000000000001000000000000000000000000000000000001001010000000010000000010000000010000000010100000000001010100000000000001001001000001001001000110010000001000000001000001001001101010001000000001000000000000000111000000000000000000000000000000000000000000000000000000000000001000000001000000001000001000000010000000001000000000001000000010000000010000000000000000000000010010 
	Parameter ADDR_WIDTH bound to: 12 - type: integer 
	Parameter DATA_WIDTH bound to: 9 - type: integer 
	Parameter PIPELINE_REG bound to: 1 - type: integer 
	Parameter DBAW bound to: 5 - type: integer 
	Parameter DBYTES bound to: 8 - type: integer 
	Parameter DBYTES_PI bound to: 8 - type: integer 
	Parameter MEM bound to: DDR4 - type: string 
	Parameter DM_DBI bound to: DM_NODBI - type: string 
	Parameter RL bound to: 9 - type: integer 
	Parameter WL bound to: 8 - type: integer 
	Parameter RANKS bound to: 1 - type: integer 
	Parameter RDSTAGES bound to: 0 - type: integer 
	Parameter EARLY_WR_DATA bound to: OFF - type: string 
	Parameter EXTRA_CMD_DELAY bound to: 0 - type: integer 
	Parameter ECC bound to: OFF - type: string 
	Parameter TCQ bound to: 0.100000 - type: float 
	Parameter SLOT0_CONFIG bound to: 8'b00000001 
	Parameter SLOT1_CONFIG bound to: 8'b00000000 
	Parameter SLOT0_FUNC_CS bound to: 8'b00000001 
	Parameter SLOT1_FUNC_CS bound to: 8'b00000000 
	Parameter REG_CTRL bound to: OFF - type: string 
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ip/z920_nvdla_ps_ddr4_0_0/rtl/cal/ddr4_v2_2_cal_pi.sv:158]
	Parameter RANKS bound to: 1 - type: integer 
	Parameter RL bound to: 9 - type: integer 
	Parameter EXTRA_CMD_DELAY bound to: 0 - type: integer 
	Parameter TCQ bound to: 0.100000 - type: float 
	Parameter rdcs_msb bound to: 17 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* KEEP = "true" *) [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ip/z920_nvdla_ps_ddr4_0_0/rtl/cal/ddr4_v2_2_cal_rd_en.sv:116]
	Parameter DBAW bound to: 5 - type: integer 
	Parameter DBYTES bound to: 8 - type: integer 
	Parameter RL bound to: 9 - type: integer 
	Parameter EXTRA_CMD_DELAY bound to: 0 - type: integer 
	Parameter TCQ bound to: 0.100000 - type: float 
	Parameter READ_LAT_FIFO_WIDTH bound to: 7 - type: integer 
	Parameter DBAW bound to: 5 - type: integer 
	Parameter DBYTES bound to: 8 - type: integer 
	Parameter MEM bound to: DDR4 - type: string 
	Parameter RANKS bound to: 1 - type: integer 
	Parameter DM_DBI bound to: DM_NODBI - type: string 
	Parameter WL bound to: 8 - type: integer 
	Parameter EARLY_WR_DATA bound to: OFF - type: string 
	Parameter EXTRA_CMD_DELAY bound to: 0 - type: integer 
	Parameter ECC bound to: OFF - type: string 
	Parameter TCQ bound to: 0.100000 - type: float 
	Parameter WRQ_MSB bound to: 13 - type: integer 
	Parameter ALL_WR_LATENCY bound to: 8 - type: integer 
	Parameter FABRIC_CASSLOT0 bound to: 0 - type: integer 
	Parameter FABRIC_CASSLOT2 bound to: 0 - type: integer 
	Parameter OFFSET_CASSLOT0 bound to: 0 - type: integer 
	Parameter OFFSET_CASSLOT2 bound to: 2 - type: integer 
	Parameter TCQ bound to: 0.100000 - type: float 
	Parameter TCQ bound to: 0.100000 - type: float 
WARNING: [Synth 8-3936] Found unconnected internal register 'wrQ_out_reg[0]' and it is trimmed from '10' to '3' bits. [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ip/z920_nvdla_ps_ddr4_0_0/rtl/cal/ddr4_v2_2_cal_write.sv:217]
	Parameter TCQ bound to: 100.000000 - type: float 
	Parameter MCS_ECC_ENABLE bound to: FALSE - type: string 
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "true" *) [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ip/z920_nvdla_ps_ddr4_0_0/rtl/cal/z920_nvdla_ps_ddr4_0_0_ddr4_cal_riu.sv:109]
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "true" *) [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ip/z920_nvdla_ps_ddr4_0_0/rtl/cal/z920_nvdla_ps_ddr4_0_0_ddr4_cal_riu.sv:110]
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "true" *) [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ip/z920_nvdla_ps_ddr4_0_0/rtl/cal/z920_nvdla_ps_ddr4_0_0_ddr4_cal_riu.sv:111]
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "true" *) [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ip/z920_nvdla_ps_ddr4_0_0/rtl/cal/z920_nvdla_ps_ddr4_0_0_ddr4_cal_riu.sv:112]
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "true" *) [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ip/z920_nvdla_ps_ddr4_0_0/rtl/cal/z920_nvdla_ps_ddr4_0_0_ddr4_cal_riu.sv:113]
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "true" *) [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ip/z920_nvdla_ps_ddr4_0_0/rtl/cal/z920_nvdla_ps_ddr4_0_0_ddr4_cal_riu.sv:116]
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "true" *) [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ip/z920_nvdla_ps_ddr4_0_0/rtl/cal/z920_nvdla_ps_ddr4_0_0_ddr4_cal_riu.sv:117]
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "true" *) [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ip/z920_nvdla_ps_ddr4_0_0/rtl/cal/z920_nvdla_ps_ddr4_0_0_ddr4_cal_riu.sv:120]
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ip/z920_nvdla_ps_ddr4_0_0/rtl/cal/z920_nvdla_ps_ddr4_0_0_ddr4_cal_riu.sv:167]
INFO: [Synth 8-638] synthesizing module 'bd_02cf_dlmb_0' [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ip/z920_nvdla_ps_ddr4_0_0/bd_0/ip/ip_3/synth/bd_02cf_dlmb_0.vhd:89]
	Parameter C_LMB_NUM_SLAVES bound to: 3 - type: integer 
	Parameter C_LMB_DWIDTH bound to: 32 - type: integer 
	Parameter C_LMB_AWIDTH bound to: 32 - type: integer 
	Parameter C_EXT_RESET_HIGH bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'lmb_v10' declared at '/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/78eb/hdl/lmb_v10_v3_0_vh_rfs.vhd:92' bound to instance 'U0' of component 'lmb_v10' [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ip/z920_nvdla_ps_ddr4_0_0/bd_0/ip/ip_3/synth/bd_02cf_dlmb_0.vhd:164]
INFO: [Synth 8-638] synthesizing module 'lmb_v10' [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/78eb/hdl/lmb_v10_v3_0_vh_rfs.vhd:140]
	Parameter C_LMB_NUM_SLAVES bound to: 3 - type: integer 
	Parameter C_LMB_DWIDTH bound to: 32 - type: integer 
	Parameter C_LMB_AWIDTH bound to: 32 - type: integer 
	Parameter C_EXT_RESET_HIGH bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'FDS' declared at '/opt/Xilinx/Vivado/2018.1/scripts/rt/data/unisim_comp.v:4089' bound to instance 'POR_FF_I' of component 'FDS' [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/78eb/hdl/lmb_v10_v3_0_vh_rfs.vhd:169]
	Parameter INIT bound to: 1'b1 
INFO: [Synth 8-256] done synthesizing module 'lmb_v10' (606#1) [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/78eb/hdl/lmb_v10_v3_0_vh_rfs.vhd:140]
INFO: [Synth 8-256] done synthesizing module 'bd_02cf_dlmb_0' (607#1) [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ip/z920_nvdla_ps_ddr4_0_0/bd_0/ip/ip_3/synth/bd_02cf_dlmb_0.vhd:89]
INFO: [Synth 8-638] synthesizing module 'bd_02cf_dlmb_cntlr_0' [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ip/z920_nvdla_ps_ddr4_0_0/bd_0/ip/ip_4/synth/bd_02cf_dlmb_cntlr_0.vhd:84]
	Parameter C_FAMILY bound to: zynquplus - type: string 
	Parameter C_HIGHADDR bound to: 64'b0000000000000000000000000000000000000000000000001111111111111111 
	Parameter C_BASEADDR bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_NUM_LMB bound to: 1 - type: integer 
	Parameter C_MASK bound to: 64'b0000000000000000000000000000000011000000000000010000000000000000 
	Parameter C_MASK1 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_MASK2 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_MASK3 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_LMB_AWIDTH bound to: 32 - type: integer 
	Parameter C_LMB_DWIDTH bound to: 32 - type: integer 
	Parameter C_ECC bound to: 0 - type: integer 
	Parameter C_INTERCONNECT bound to: 0 - type: integer 
	Parameter C_FAULT_INJECT bound to: 0 - type: integer 
	Parameter C_CE_FAILING_REGISTERS bound to: 0 - type: integer 
	Parameter C_UE_FAILING_REGISTERS bound to: 0 - type: integer 
	Parameter C_ECC_STATUS_REGISTERS bound to: 0 - type: integer 
	Parameter C_ECC_ONOFF_REGISTER bound to: 0 - type: integer 
	Parameter C_ECC_ONOFF_RESET_VALUE bound to: 1 - type: integer 
	Parameter C_CE_COUNTER_WIDTH bound to: 0 - type: integer 
	Parameter C_WRITE_ACCESS bound to: 2 - type: integer 
	Parameter C_BRAM_AWIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_CTRL_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_CTRL_DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'lmb_bram_if_cntlr' declared at '/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/226d/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd:3115' bound to instance 'U0' of component 'lmb_bram_if_cntlr' [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ip/z920_nvdla_ps_ddr4_0_0/bd_0/ip/ip_4/synth/bd_02cf_dlmb_cntlr_0.vhd:225]
INFO: [Synth 8-638] synthesizing module 'lmb_bram_if_cntlr' [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/226d/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd:3239]
	Parameter C_FAMILY bound to: zynquplus - type: string 
	Parameter C_HIGHADDR bound to: 64'b0000000000000000000000000000000000000000000000001111111111111111 
	Parameter C_BASEADDR bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_MASK bound to: 64'b0000000000000000000000000000000011000000000000010000000000000000 
	Parameter C_MASK1 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_MASK2 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_MASK3 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_LMB_AWIDTH bound to: 32 - type: integer 
	Parameter C_LMB_DWIDTH bound to: 32 - type: integer 
	Parameter C_ECC bound to: 0 - type: integer 
	Parameter C_INTERCONNECT bound to: 0 - type: integer 
	Parameter C_FAULT_INJECT bound to: 0 - type: integer 
	Parameter C_CE_FAILING_REGISTERS bound to: 0 - type: integer 
	Parameter C_UE_FAILING_REGISTERS bound to: 0 - type: integer 
	Parameter C_ECC_STATUS_REGISTERS bound to: 0 - type: integer 
	Parameter C_ECC_ONOFF_REGISTER bound to: 0 - type: integer 
	Parameter C_ECC_ONOFF_RESET_VALUE bound to: 1 - type: integer 
	Parameter C_CE_COUNTER_WIDTH bound to: 0 - type: integer 
	Parameter C_WRITE_ACCESS bound to: 2 - type: integer 
	Parameter C_NUM_LMB bound to: 1 - type: integer 
	Parameter C_BRAM_AWIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_CTRL_BASEADDR bound to: 32'b11111111111111111111111111111111 
	Parameter C_S_AXI_CTRL_HIGHADDR bound to: 32'b00000000000000000000000000000000 
	Parameter C_S_AXI_CTRL_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_CTRL_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_TARGET bound to: 6 - type: integer 
	Parameter C_BASEADDR bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_MASK bound to: 64'b0000000000000000000000000000000011000000000000010000000000000000 
	Parameter C_MASK1 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_MASK2 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_MASK3 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_LMB_AWIDTH bound to: 32 - type: integer 
	Parameter C_LMB_DWIDTH bound to: 32 - type: integer 
	Parameter C_ECC bound to: 0 - type: integer 
	Parameter C_NUM_LMB bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'lmb_mux' declared at '/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/226d/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd:2523' bound to instance 'lmb_mux_I' of component 'lmb_mux' [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/226d/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd:3462]
INFO: [Synth 8-638] synthesizing module 'lmb_mux' [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/226d/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd:2609]
	Parameter C_TARGET bound to: 6 - type: integer 
	Parameter C_BASEADDR bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_MASK bound to: 64'b0000000000000000000000000000000011000000000000010000000000000000 
	Parameter C_MASK1 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_MASK2 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_MASK3 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_LMB_AWIDTH bound to: 32 - type: integer 
	Parameter C_LMB_DWIDTH bound to: 32 - type: integer 
	Parameter C_ECC bound to: 0 - type: integer 
	Parameter C_NUM_LMB bound to: 1 - type: integer 
	Parameter C_AW bound to: 32 - type: integer 
	Parameter C_BAR bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_MASK bound to: 64'b0000000000000000000000000000000011000000000000010000000000000000 
INFO: [Synth 8-3491] module 'pselect_mask' declared at '/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/226d/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd:2106' bound to instance 'pselect_mask_lmb' of component 'pselect_mask' [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/226d/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd:2677]
INFO: [Synth 8-638] synthesizing module 'lmb_bram_if_cntlr_v4_0_14_pselect_mask' [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/226d/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd:2121]
	Parameter C_AW bound to: 32 - type: integer 
	Parameter C_BAR bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_MASK bound to: 64'b0000000000000000000000000000000011000000000000010000000000000000 
INFO: [Synth 8-256] done synthesizing module 'lmb_bram_if_cntlr_v4_0_14_pselect_mask' (608#1) [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/226d/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd:2121]
INFO: [Synth 8-256] done synthesizing module 'lmb_mux' (609#1) [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/226d/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd:2609]
INFO: [Synth 8-256] done synthesizing module 'lmb_bram_if_cntlr' (610#1) [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/226d/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd:3239]
INFO: [Synth 8-256] done synthesizing module 'bd_02cf_dlmb_cntlr_0' (611#1) [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ip/z920_nvdla_ps_ddr4_0_0/bd_0/ip/ip_4/synth/bd_02cf_dlmb_cntlr_0.vhd:84]
INFO: [Synth 8-638] synthesizing module 'bd_02cf_ilmb_0' [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ip/z920_nvdla_ps_ddr4_0_0/bd_0/ip/ip_2/synth/bd_02cf_ilmb_0.vhd:89]
	Parameter C_LMB_NUM_SLAVES bound to: 2 - type: integer 
	Parameter C_LMB_DWIDTH bound to: 32 - type: integer 
	Parameter C_LMB_AWIDTH bound to: 32 - type: integer 
	Parameter C_EXT_RESET_HIGH bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'lmb_v10' declared at '/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/78eb/hdl/lmb_v10_v3_0_vh_rfs.vhd:92' bound to instance 'U0' of component 'lmb_v10' [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ip/z920_nvdla_ps_ddr4_0_0/bd_0/ip/ip_2/synth/bd_02cf_ilmb_0.vhd:164]
INFO: [Synth 8-638] synthesizing module 'lmb_v10__parameterized1' [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/78eb/hdl/lmb_v10_v3_0_vh_rfs.vhd:140]
	Parameter C_LMB_NUM_SLAVES bound to: 2 - type: integer 
	Parameter C_LMB_DWIDTH bound to: 32 - type: integer 
	Parameter C_LMB_AWIDTH bound to: 32 - type: integer 
	Parameter C_EXT_RESET_HIGH bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'FDS' declared at '/opt/Xilinx/Vivado/2018.1/scripts/rt/data/unisim_comp.v:4089' bound to instance 'POR_FF_I' of component 'FDS' [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/78eb/hdl/lmb_v10_v3_0_vh_rfs.vhd:169]
INFO: [Synth 8-256] done synthesizing module 'lmb_v10__parameterized1' (611#1) [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/78eb/hdl/lmb_v10_v3_0_vh_rfs.vhd:140]
INFO: [Synth 8-256] done synthesizing module 'bd_02cf_ilmb_0' (612#1) [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ip/z920_nvdla_ps_ddr4_0_0/bd_0/ip/ip_2/synth/bd_02cf_ilmb_0.vhd:89]
INFO: [Synth 8-638] synthesizing module 'bd_02cf_ilmb_cntlr_0' [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ip/z920_nvdla_ps_ddr4_0_0/bd_0/ip/ip_5/synth/bd_02cf_ilmb_cntlr_0.vhd:84]
	Parameter C_FAMILY bound to: zynquplus - type: string 
	Parameter C_HIGHADDR bound to: 64'b0000000000000000000000000000000000000000000000001111111111111111 
	Parameter C_BASEADDR bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_NUM_LMB bound to: 1 - type: integer 
	Parameter C_MASK bound to: 64'b0000000000000000000000000000000010000000000000010000000000000000 
	Parameter C_MASK1 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_MASK2 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_MASK3 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_LMB_AWIDTH bound to: 32 - type: integer 
	Parameter C_LMB_DWIDTH bound to: 32 - type: integer 
	Parameter C_ECC bound to: 0 - type: integer 
	Parameter C_INTERCONNECT bound to: 0 - type: integer 
	Parameter C_FAULT_INJECT bound to: 0 - type: integer 
	Parameter C_CE_FAILING_REGISTERS bound to: 0 - type: integer 
	Parameter C_UE_FAILING_REGISTERS bound to: 0 - type: integer 
	Parameter C_ECC_STATUS_REGISTERS bound to: 0 - type: integer 
	Parameter C_ECC_ONOFF_REGISTER bound to: 0 - type: integer 
	Parameter C_ECC_ONOFF_RESET_VALUE bound to: 1 - type: integer 
	Parameter C_CE_COUNTER_WIDTH bound to: 0 - type: integer 
	Parameter C_WRITE_ACCESS bound to: 2 - type: integer 
	Parameter C_BRAM_AWIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_CTRL_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_CTRL_DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'lmb_bram_if_cntlr' declared at '/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/226d/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd:3115' bound to instance 'U0' of component 'lmb_bram_if_cntlr' [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ip/z920_nvdla_ps_ddr4_0_0/bd_0/ip/ip_5/synth/bd_02cf_ilmb_cntlr_0.vhd:225]
INFO: [Synth 8-638] synthesizing module 'lmb_bram_if_cntlr__parameterized1' [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/226d/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd:3239]
	Parameter C_FAMILY bound to: zynquplus - type: string 
	Parameter C_HIGHADDR bound to: 64'b0000000000000000000000000000000000000000000000001111111111111111 
	Parameter C_BASEADDR bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_MASK bound to: 64'b0000000000000000000000000000000010000000000000010000000000000000 
	Parameter C_MASK1 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_MASK2 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_MASK3 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_LMB_AWIDTH bound to: 32 - type: integer 
	Parameter C_LMB_DWIDTH bound to: 32 - type: integer 
	Parameter C_ECC bound to: 0 - type: integer 
	Parameter C_INTERCONNECT bound to: 0 - type: integer 
	Parameter C_FAULT_INJECT bound to: 0 - type: integer 
	Parameter C_CE_FAILING_REGISTERS bound to: 0 - type: integer 
	Parameter C_UE_FAILING_REGISTERS bound to: 0 - type: integer 
	Parameter C_ECC_STATUS_REGISTERS bound to: 0 - type: integer 
	Parameter C_ECC_ONOFF_REGISTER bound to: 0 - type: integer 
	Parameter C_ECC_ONOFF_RESET_VALUE bound to: 1 - type: integer 
	Parameter C_CE_COUNTER_WIDTH bound to: 0 - type: integer 
	Parameter C_WRITE_ACCESS bound to: 2 - type: integer 
	Parameter C_NUM_LMB bound to: 1 - type: integer 
	Parameter C_BRAM_AWIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_CTRL_BASEADDR bound to: 32'b11111111111111111111111111111111 
	Parameter C_S_AXI_CTRL_HIGHADDR bound to: 32'b00000000000000000000000000000000 
	Parameter C_S_AXI_CTRL_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_CTRL_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_TARGET bound to: 6 - type: integer 
	Parameter C_BASEADDR bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_MASK bound to: 64'b0000000000000000000000000000000010000000000000010000000000000000 
	Parameter C_MASK1 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_MASK2 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_MASK3 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_LMB_AWIDTH bound to: 32 - type: integer 
	Parameter C_LMB_DWIDTH bound to: 32 - type: integer 
	Parameter C_ECC bound to: 0 - type: integer 
	Parameter C_NUM_LMB bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'lmb_mux' declared at '/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/226d/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd:2523' bound to instance 'lmb_mux_I' of component 'lmb_mux' [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/226d/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd:3462]
INFO: [Synth 8-638] synthesizing module 'lmb_mux__parameterized1' [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/226d/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd:2609]
	Parameter C_TARGET bound to: 6 - type: integer 
	Parameter C_BASEADDR bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_MASK bound to: 64'b0000000000000000000000000000000010000000000000010000000000000000 
	Parameter C_MASK1 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_MASK2 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_MASK3 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_LMB_AWIDTH bound to: 32 - type: integer 
	Parameter C_LMB_DWIDTH bound to: 32 - type: integer 
	Parameter C_ECC bound to: 0 - type: integer 
	Parameter C_NUM_LMB bound to: 1 - type: integer 
	Parameter C_AW bound to: 32 - type: integer 
	Parameter C_BAR bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_MASK bound to: 64'b0000000000000000000000000000000010000000000000010000000000000000 
INFO: [Synth 8-3491] module 'pselect_mask' declared at '/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/226d/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd:2106' bound to instance 'pselect_mask_lmb' of component 'pselect_mask' [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/226d/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd:2677]
INFO: [Synth 8-638] synthesizing module 'lmb_bram_if_cntlr_v4_0_14_pselect_mask__parameterized0' [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/226d/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd:2121]
	Parameter C_AW bound to: 32 - type: integer 
	Parameter C_BAR bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_MASK bound to: 64'b0000000000000000000000000000000010000000000000010000000000000000 
INFO: [Synth 8-256] done synthesizing module 'lmb_bram_if_cntlr_v4_0_14_pselect_mask__parameterized0' (612#1) [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/226d/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd:2121]
INFO: [Synth 8-256] done synthesizing module 'lmb_mux__parameterized1' (612#1) [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/226d/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd:2609]
INFO: [Synth 8-256] done synthesizing module 'lmb_bram_if_cntlr__parameterized1' (612#1) [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/226d/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd:3239]
INFO: [Synth 8-256] done synthesizing module 'bd_02cf_ilmb_cntlr_0' (613#1) [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ip/z920_nvdla_ps_ddr4_0_0/bd_0/ip/ip_5/synth/bd_02cf_ilmb_cntlr_0.vhd:84]
INFO: [Synth 8-638] synthesizing module 'bd_02cf_iomodule_0_0' [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ip/z920_nvdla_ps_ddr4_0_0/bd_0/ip/ip_10/synth/bd_02cf_iomodule_0_0.vhd:85]
	Parameter C_FAMILY bound to: zynquplus - type: string 
	Parameter C_FREQ bound to: 100000000 - type: integer 
	Parameter C_INSTANCE bound to: iomodule - type: string 
	Parameter C_USE_CONFIG_RESET bound to: 0 - type: integer 
	Parameter C_AVOID_PRIMITIVES bound to: 0 - type: integer 
	Parameter C_TMR bound to: 0 - type: integer 
	Parameter C_USE_TMR_DISABLE bound to: 0 - type: integer 
	Parameter C_HIGHADDR bound to: 64'b0000000000000000000000000000000010000000000000001111111111111111 
	Parameter C_BASEADDR bound to: 64'b0000000000000000000000000000000010000000000000000000000000000000 
	Parameter C_MASK bound to: 64'b0000000000000000000000000000000011000000000000000000000000000000 
	Parameter C_IO_HIGHADDR bound to: 64'b0000000000000000000000000000000011111111111111111111111111111111 
	Parameter C_IO_BASEADDR bound to: 64'b0000000000000000000000000000000011000000000000000000000000000000 
	Parameter C_IO_MASK bound to: 64'b0000000000000000000000000000000011000000000000000000000000000000 
	Parameter C_LMB_AWIDTH bound to: 32 - type: integer 
	Parameter C_LMB_DWIDTH bound to: 32 - type: integer 
	Parameter C_USE_IO_BUS bound to: 1 - type: integer 
	Parameter C_USE_UART_RX bound to: 0 - type: integer 
	Parameter C_USE_UART_TX bound to: 0 - type: integer 
	Parameter C_UART_BAUDRATE bound to: 9600 - type: integer 
	Parameter C_UART_DATA_BITS bound to: 8 - type: integer 
	Parameter C_UART_USE_PARITY bound to: 0 - type: integer 
	Parameter C_UART_ODD_PARITY bound to: 0 - type: integer 
	Parameter C_UART_RX_INTERRUPT bound to: 0 - type: integer 
	Parameter C_UART_TX_INTERRUPT bound to: 0 - type: integer 
	Parameter C_UART_ERROR_INTERRUPT bound to: 0 - type: integer 
	Parameter C_UART_PROG_BAUDRATE bound to: 0 - type: integer 
	Parameter C_USE_FIT1 bound to: 0 - type: integer 
	Parameter C_FIT1_No_CLOCKS bound to: 6216 - type: integer 
	Parameter C_FIT1_INTERRUPT bound to: 0 - type: integer 
	Parameter C_USE_FIT2 bound to: 0 - type: integer 
	Parameter C_FIT2_No_CLOCKS bound to: 6216 - type: integer 
	Parameter C_FIT2_INTERRUPT bound to: 0 - type: integer 
	Parameter C_USE_FIT3 bound to: 0 - type: integer 
	Parameter C_FIT3_No_CLOCKS bound to: 6216 - type: integer 
	Parameter C_FIT3_INTERRUPT bound to: 0 - type: integer 
	Parameter C_USE_FIT4 bound to: 0 - type: integer 
	Parameter C_FIT4_No_CLOCKS bound to: 6216 - type: integer 
	Parameter C_FIT4_INTERRUPT bound to: 0 - type: integer 
	Parameter C_USE_PIT1 bound to: 0 - type: integer 
	Parameter C_PIT1_SIZE bound to: 32 - type: integer 
	Parameter C_PIT1_READABLE bound to: 1 - type: integer 
	Parameter C_PIT1_PRESCALER bound to: 0 - type: integer 
	Parameter C_PIT1_INTERRUPT bound to: 0 - type: integer 
	Parameter C_USE_PIT2 bound to: 0 - type: integer 
	Parameter C_PIT2_SIZE bound to: 32 - type: integer 
	Parameter C_PIT2_READABLE bound to: 1 - type: integer 
	Parameter C_PIT2_PRESCALER bound to: 0 - type: integer 
	Parameter C_PIT2_INTERRUPT bound to: 0 - type: integer 
	Parameter C_USE_PIT3 bound to: 0 - type: integer 
	Parameter C_PIT3_SIZE bound to: 32 - type: integer 
	Parameter C_PIT3_READABLE bound to: 1 - type: integer 
	Parameter C_PIT3_PRESCALER bound to: 0 - type: integer 
	Parameter C_PIT3_INTERRUPT bound to: 0 - type: integer 
	Parameter C_USE_PIT4 bound to: 0 - type: integer 
	Parameter C_PIT4_SIZE bound to: 32 - type: integer 
	Parameter C_PIT4_READABLE bound to: 1 - type: integer 
	Parameter C_PIT4_PRESCALER bound to: 0 - type: integer 
	Parameter C_PIT4_INTERRUPT bound to: 0 - type: integer 
	Parameter C_USE_GPO1 bound to: 0 - type: integer 
	Parameter C_GPO1_SIZE bound to: 32 - type: integer 
	Parameter C_GPO1_INIT bound to: 32'b00000000000000000000000000000000 
	Parameter C_USE_GPO2 bound to: 0 - type: integer 
	Parameter C_GPO2_SIZE bound to: 32 - type: integer 
	Parameter C_GPO2_INIT bound to: 32'b00000000000000000000000000000000 
	Parameter C_USE_GPO3 bound to: 0 - type: integer 
	Parameter C_GPO3_SIZE bound to: 32 - type: integer 
	Parameter C_GPO3_INIT bound to: 32'b00000000000000000000000000000000 
	Parameter C_USE_GPO4 bound to: 0 - type: integer 
	Parameter C_GPO4_SIZE bound to: 32 - type: integer 
	Parameter C_GPO4_INIT bound to: 32'b00000000000000000000000000000000 
	Parameter C_USE_GPI1 bound to: 0 - type: integer 
	Parameter C_GPI1_SIZE bound to: 32 - type: integer 
	Parameter C_GPI1_INTERRUPT bound to: 0 - type: integer 
	Parameter C_USE_GPI2 bound to: 0 - type: integer 
	Parameter C_GPI2_SIZE bound to: 32 - type: integer 
	Parameter C_GPI2_INTERRUPT bound to: 0 - type: integer 
	Parameter C_USE_GPI3 bound to: 0 - type: integer 
	Parameter C_GPI3_SIZE bound to: 32 - type: integer 
	Parameter C_GPI3_INTERRUPT bound to: 0 - type: integer 
	Parameter C_USE_GPI4 bound to: 0 - type: integer 
	Parameter C_GPI4_SIZE bound to: 32 - type: integer 
	Parameter C_GPI4_INTERRUPT bound to: 0 - type: integer 
	Parameter C_INTC_USE_EXT_INTR bound to: 0 - type: integer 
	Parameter C_INTC_INTR_SIZE bound to: 1 - type: integer 
	Parameter C_INTC_LEVEL_EDGE bound to: 16'b0000000000000000 
	Parameter C_INTC_POSITIVE bound to: 16'b1111111111111111 
	Parameter C_INTC_HAS_FAST bound to: 1 - type: integer 
	Parameter C_INTC_ADDR_WIDTH bound to: 17 - type: integer 
	Parameter C_INTC_BASE_VECTORS bound to: 32'b00000000000000000000000000000000 
	Parameter C_INTC_ASYNC_INTR bound to: 16'b1111111111111111 
	Parameter C_INTC_NUM_SYNC_FF bound to: 2 - type: integer 
INFO: [Synth 8-3491] module 'iomodule' declared at '/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/ca2b/hdl/iomodule_v3_1_vh_rfs.vhd:8315' bound to instance 'U0' of component 'iomodule' [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ip/z920_nvdla_ps_ddr4_0_0/bd_0/ip/ip_10/synth/bd_02cf_iomodule_0_0.vhd:288]
INFO: [Synth 8-638] synthesizing module 'iomodule' [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/ca2b/hdl/iomodule_v3_1_vh_rfs.vhd:8518]
	Parameter C_FAMILY bound to: zynquplus - type: string 
	Parameter C_FREQ bound to: 100000000 - type: integer 
	Parameter C_INSTANCE bound to: iomodule - type: string 
	Parameter C_USE_CONFIG_RESET bound to: 0 - type: integer 
	Parameter C_AVOID_PRIMITIVES bound to: 0 - type: integer 
	Parameter C_TMR bound to: 0 - type: integer 
	Parameter C_USE_TMR_DISABLE bound to: 0 - type: integer 
	Parameter C_HIGHADDR bound to: 64'b0000000000000000000000000000000010000000000000001111111111111111 
	Parameter C_BASEADDR bound to: 64'b0000000000000000000000000000000010000000000000000000000000000000 
	Parameter C_MASK bound to: 64'b0000000000000000000000000000000011000000000000000000000000000000 
	Parameter C_IO_HIGHADDR bound to: 64'b0000000000000000000000000000000011111111111111111111111111111111 
	Parameter C_IO_BASEADDR bound to: 64'b0000000000000000000000000000000011000000000000000000000000000000 
	Parameter C_IO_MASK bound to: 64'b0000000000000000000000000000000011000000000000000000000000000000 
	Parameter C_LMB_AWIDTH bound to: 32 - type: integer 
	Parameter C_LMB_DWIDTH bound to: 32 - type: integer 
	Parameter C_USE_IO_BUS bound to: 1 - type: integer 
	Parameter C_USE_UART_RX bound to: 0 - type: integer 
	Parameter C_USE_UART_TX bound to: 0 - type: integer 
	Parameter C_UART_BAUDRATE bound to: 9600 - type: integer 
	Parameter C_UART_DATA_BITS bound to: 8 - type: integer 
	Parameter C_UART_USE_PARITY bound to: 0 - type: integer 
	Parameter C_UART_ODD_PARITY bound to: 0 - type: integer 
	Parameter C_UART_RX_INTERRUPT bound to: 0 - type: integer 
	Parameter C_UART_TX_INTERRUPT bound to: 0 - type: integer 
	Parameter C_UART_ERROR_INTERRUPT bound to: 0 - type: integer 
	Parameter C_UART_PROG_BAUDRATE bound to: 0 - type: integer 
	Parameter C_USE_FIT1 bound to: 0 - type: integer 
	Parameter C_FIT1_No_CLOCKS bound to: 6216 - type: integer 
	Parameter C_FIT1_INTERRUPT bound to: 0 - type: integer 
	Parameter C_USE_FIT2 bound to: 0 - type: integer 
	Parameter C_FIT2_No_CLOCKS bound to: 6216 - type: integer 
	Parameter C_FIT2_INTERRUPT bound to: 0 - type: integer 
	Parameter C_USE_FIT3 bound to: 0 - type: integer 
	Parameter C_FIT3_No_CLOCKS bound to: 6216 - type: integer 
	Parameter C_FIT3_INTERRUPT bound to: 0 - type: integer 
	Parameter C_USE_FIT4 bound to: 0 - type: integer 
	Parameter C_FIT4_No_CLOCKS bound to: 6216 - type: integer 
	Parameter C_FIT4_INTERRUPT bound to: 0 - type: integer 
	Parameter C_USE_PIT1 bound to: 0 - type: integer 
	Parameter C_PIT1_SIZE bound to: 32 - type: integer 
	Parameter C_PIT1_READABLE bound to: 1 - type: integer 
	Parameter C_PIT1_PRESCALER bound to: 0 - type: integer 
	Parameter C_PIT1_INTERRUPT bound to: 0 - type: integer 
	Parameter C_USE_PIT2 bound to: 0 - type: integer 
	Parameter C_PIT2_SIZE bound to: 32 - type: integer 
	Parameter C_PIT2_READABLE bound to: 1 - type: integer 
	Parameter C_PIT2_PRESCALER bound to: 0 - type: integer 
	Parameter C_PIT2_INTERRUPT bound to: 0 - type: integer 
	Parameter C_USE_PIT3 bound to: 0 - type: integer 
	Parameter C_PIT3_SIZE bound to: 32 - type: integer 
	Parameter C_PIT3_READABLE bound to: 1 - type: integer 
	Parameter C_PIT3_PRESCALER bound to: 0 - type: integer 
	Parameter C_PIT3_INTERRUPT bound to: 0 - type: integer 
	Parameter C_USE_PIT4 bound to: 0 - type: integer 
	Parameter C_PIT4_SIZE bound to: 32 - type: integer 
	Parameter C_PIT4_READABLE bound to: 1 - type: integer 
	Parameter C_PIT4_PRESCALER bound to: 0 - type: integer 
	Parameter C_PIT4_INTERRUPT bound to: 0 - type: integer 
	Parameter C_USE_GPO1 bound to: 0 - type: integer 
	Parameter C_GPO1_SIZE bound to: 32 - type: integer 
	Parameter C_GPO1_INIT bound to: 0 - type: integer 
	Parameter C_USE_GPO2 bound to: 0 - type: integer 
	Parameter C_GPO2_SIZE bound to: 32 - type: integer 
	Parameter C_GPO2_INIT bound to: 0 - type: integer 
	Parameter C_USE_GPO3 bound to: 0 - type: integer 
	Parameter C_GPO3_SIZE bound to: 32 - type: integer 
	Parameter C_GPO3_INIT bound to: 0 - type: integer 
	Parameter C_USE_GPO4 bound to: 0 - type: integer 
	Parameter C_GPO4_SIZE bound to: 32 - type: integer 
	Parameter C_GPO4_INIT bound to: 0 - type: integer 
	Parameter C_USE_GPI1 bound to: 0 - type: integer 
	Parameter C_GPI1_SIZE bound to: 32 - type: integer 
	Parameter C_GPI1_INTERRUPT bound to: 0 - type: integer 
	Parameter C_USE_GPI2 bound to: 0 - type: integer 
	Parameter C_GPI2_SIZE bound to: 32 - type: integer 
	Parameter C_GPI2_INTERRUPT bound to: 0 - type: integer 
	Parameter C_USE_GPI3 bound to: 0 - type: integer 
	Parameter C_GPI3_SIZE bound to: 32 - type: integer 
	Parameter C_GPI3_INTERRUPT bound to: 0 - type: integer 
	Parameter C_USE_GPI4 bound to: 0 - type: integer 
	Parameter C_GPI4_SIZE bound to: 32 - type: integer 
	Parameter C_GPI4_INTERRUPT bound to: 0 - type: integer 
	Parameter C_INTC_USE_EXT_INTR bound to: 0 - type: integer 
	Parameter C_INTC_INTR_SIZE bound to: 1 - type: integer 
	Parameter C_INTC_LEVEL_EDGE bound to: 16'b0000000000000000 
	Parameter C_INTC_POSITIVE bound to: 16'b1111111111111111 
	Parameter C_INTC_HAS_FAST bound to: 1 - type: integer 
	Parameter C_INTC_ADDR_WIDTH bound to: 17 - type: integer 
	Parameter C_INTC_BASE_VECTORS bound to: 0 - type: integer 
	Parameter C_INTC_ASYNC_INTR bound to: 16'b1111111111111111 
	Parameter C_INTC_NUM_SYNC_FF bound to: 2 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/ca2b/hdl/iomodule_v3_1_vh_rfs.vhd:8800]
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/ca2b/hdl/iomodule_v3_1_vh_rfs.vhd:8814]
INFO: [Common 17-14] Message 'Synth 8-5534' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
	Parameter C_AW bound to: 32 - type: integer 
	Parameter C_BAR bound to: 64'b0000000000000000000000000000000010000000000000000000000000000000 
	Parameter C_MASK bound to: 64'b0000000000000000000000000000000011000000000000000000000000000000 
INFO: [Synth 8-3491] module 'pselect_mask' declared at '/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/ca2b/hdl/iomodule_v3_1_vh_rfs.vhd:8148' bound to instance 'pselect_mask_reg' of component 'pselect_mask' [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/ca2b/hdl/iomodule_v3_1_vh_rfs.vhd:8842]
INFO: [Synth 8-638] synthesizing module 'iomodule_v3_1_3_pselect_mask' [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/ca2b/hdl/iomodule_v3_1_vh_rfs.vhd:8163]
	Parameter C_AW bound to: 32 - type: integer 
	Parameter C_BAR bound to: 64'b0000000000000000000000000000000010000000000000000000000000000000 
	Parameter C_MASK bound to: 64'b0000000000000000000000000000000011000000000000000000000000000000 
INFO: [Synth 8-256] done synthesizing module 'iomodule_v3_1_3_pselect_mask' (614#1) [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/ca2b/hdl/iomodule_v3_1_vh_rfs.vhd:8163]
	Parameter C_AW bound to: 32 - type: integer 
	Parameter C_BAR bound to: 64'b0000000000000000000000000000000011000000000000000000000000000000 
	Parameter C_MASK bound to: 64'b0000000000000000000000000000000011000000000000000000000000000000 
INFO: [Synth 8-3491] module 'pselect_mask' declared at '/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/ca2b/hdl/iomodule_v3_1_vh_rfs.vhd:8148' bound to instance 'pselect_mask_io' of component 'pselect_mask' [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/ca2b/hdl/iomodule_v3_1_vh_rfs.vhd:8873]
INFO: [Synth 8-638] synthesizing module 'iomodule_v3_1_3_pselect_mask__parameterized0' [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/ca2b/hdl/iomodule_v3_1_vh_rfs.vhd:8163]
	Parameter C_AW bound to: 32 - type: integer 
	Parameter C_BAR bound to: 64'b0000000000000000000000000000000011000000000000000000000000000000 
	Parameter C_MASK bound to: 64'b0000000000000000000000000000000011000000000000000000000000000000 
INFO: [Synth 8-256] done synthesizing module 'iomodule_v3_1_3_pselect_mask__parameterized0' (614#1) [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/ca2b/hdl/iomodule_v3_1_vh_rfs.vhd:8163]
	Parameter C_TARGET bound to: 1'b0 
	Parameter C_FREQ bound to: 100000000 - type: integer 
	Parameter C_USE_CONFIG_RESET bound to: 0 - type: integer 
	Parameter C_AVOID_PRIMITIVES bound to: 0 - type: integer 
	Parameter C_TMR bound to: 0 - type: integer 
	Parameter C_USE_TMR_DISABLE bound to: 0 - type: integer 
	Parameter C_USE_UART_RX bound to: 0 - type: integer 
	Parameter C_USE_UART_TX bound to: 0 - type: integer 
	Parameter C_UART_BAUDRATE bound to: 9600 - type: integer 
	Parameter C_UART_DATA_BITS bound to: 8 - type: integer 
	Parameter C_UART_USE_PARITY bound to: 0 - type: integer 
	Parameter C_UART_ODD_PARITY bound to: 0 - type: integer 
	Parameter C_UART_RX_INTERRUPT bound to: 0 - type: integer 
	Parameter C_UART_TX_INTERRUPT bound to: 0 - type: integer 
	Parameter C_UART_ERROR_INTERRUPT bound to: 0 - type: integer 
	Parameter C_UART_PROG_BAUDRATE bound to: 0 - type: integer 
	Parameter C_USE_FIT1 bound to: 0 - type: integer 
	Parameter C_FIT1_No_CLOCKS bound to: 6216 - type: integer 
	Parameter C_FIT1_INTERRUPT bound to: 0 - type: integer 
	Parameter C_USE_FIT2 bound to: 0 - type: integer 
	Parameter C_FIT2_No_CLOCKS bound to: 6216 - type: integer 
	Parameter C_FIT2_INTERRUPT bound to: 0 - type: integer 
	Parameter C_USE_FIT3 bound to: 0 - type: integer 
	Parameter C_FIT3_No_CLOCKS bound to: 6216 - type: integer 
	Parameter C_FIT3_INTERRUPT bound to: 0 - type: integer 
	Parameter C_USE_FIT4 bound to: 0 - type: integer 
	Parameter C_FIT4_No_CLOCKS bound to: 6216 - type: integer 
	Parameter C_FIT4_INTERRUPT bound to: 0 - type: integer 
	Parameter C_USE_PIT1 bound to: 0 - type: integer 
	Parameter C_PIT1_SIZE bound to: 32 - type: integer 
	Parameter C_PIT1_READABLE bound to: 1 - type: integer 
	Parameter C_PIT1_PRESCALER bound to: 0 - type: integer 
	Parameter C_PIT1_INTERRUPT bound to: 0 - type: integer 
	Parameter C_USE_PIT2 bound to: 0 - type: integer 
	Parameter C_PIT2_SIZE bound to: 32 - type: integer 
	Parameter C_PIT2_READABLE bound to: 1 - type: integer 
	Parameter C_PIT2_PRESCALER bound to: 0 - type: integer 
	Parameter C_PIT2_INTERRUPT bound to: 0 - type: integer 
	Parameter C_USE_PIT3 bound to: 0 - type: integer 
	Parameter C_PIT3_SIZE bound to: 32 - type: integer 
	Parameter C_PIT3_READABLE bound to: 1 - type: integer 
	Parameter C_PIT3_PRESCALER bound to: 0 - type: integer 
	Parameter C_PIT3_INTERRUPT bound to: 0 - type: integer 
	Parameter C_USE_PIT4 bound to: 0 - type: integer 
	Parameter C_PIT4_SIZE bound to: 32 - type: integer 
	Parameter C_PIT4_READABLE bound to: 1 - type: integer 
	Parameter C_PIT4_PRESCALER bound to: 0 - type: integer 
	Parameter C_PIT4_INTERRUPT bound to: 0 - type: integer 
	Parameter C_USE_GPO1 bound to: 0 - type: integer 
	Parameter C_GPO1_SIZE bound to: 32 - type: integer 
	Parameter C_GPO1_INIT bound to: 0 - type: integer 
	Parameter C_USE_GPO2 bound to: 0 - type: integer 
	Parameter C_GPO2_SIZE bound to: 32 - type: integer 
	Parameter C_GPO2_INIT bound to: 0 - type: integer 
	Parameter C_USE_GPO3 bound to: 0 - type: integer 
	Parameter C_GPO3_SIZE bound to: 32 - type: integer 
	Parameter C_GPO3_INIT bound to: 0 - type: integer 
	Parameter C_USE_GPO4 bound to: 0 - type: integer 
	Parameter C_GPO4_SIZE bound to: 32 - type: integer 
	Parameter C_GPO4_INIT bound to: 0 - type: integer 
	Parameter C_USE_GPI1 bound to: 0 - type: integer 
	Parameter C_GPI1_SIZE bound to: 32 - type: integer 
	Parameter C_GPI1_INTERRUPT bound to: 0 - type: integer 
	Parameter C_USE_GPI2 bound to: 0 - type: integer 
	Parameter C_GPI2_SIZE bound to: 32 - type: integer 
	Parameter C_GPI2_INTERRUPT bound to: 0 - type: integer 
	Parameter C_USE_GPI3 bound to: 0 - type: integer 
	Parameter C_GPI3_SIZE bound to: 32 - type: integer 
	Parameter C_GPI3_INTERRUPT bound to: 0 - type: integer 
	Parameter C_USE_GPI4 bound to: 0 - type: integer 
	Parameter C_GPI4_SIZE bound to: 32 - type: integer 
	Parameter C_GPI4_INTERRUPT bound to: 0 - type: integer 
	Parameter C_INTC_USE_EXT_INTR bound to: 0 - type: integer 
	Parameter C_INTC_INTR_SIZE bound to: 1 - type: integer 
	Parameter C_INTC_LEVEL_EDGE bound to: 16'b0000000000000000 
	Parameter C_INTC_POSITIVE bound to: 16'b1111111111111111 
	Parameter C_INTC_HAS_FAST bound to: 1 - type: integer 
	Parameter C_INTC_ADDR_WIDTH bound to: 17 - type: integer 
	Parameter C_INTC_BASE_VECTORS bound to: 0 - type: integer 
	Parameter C_INTC_ASYNC_INTR bound to: 16'b1111111111111111 
	Parameter C_INTC_NUM_SYNC_FF bound to: 2 - type: integer 
INFO: [Synth 8-3491] module 'Iomodule_core' declared at '/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/ca2b/hdl/iomodule_v3_1_vh_rfs.vhd:6698' bound to instance 'IOModule_Core_I1' of component 'iomodule_core' [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/ca2b/hdl/iomodule_v3_1_vh_rfs.vhd:9005]
INFO: [Synth 8-638] synthesizing module 'Iomodule_core' [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/ca2b/hdl/iomodule_v3_1_vh_rfs.vhd:6901]
	Parameter C_TARGET bound to: 1'b0 
	Parameter C_FREQ bound to: 100000000 - type: integer 
	Parameter C_USE_CONFIG_RESET bound to: 0 - type: integer 
	Parameter C_AVOID_PRIMITIVES bound to: 0 - type: integer 
	Parameter C_TMR bound to: 0 - type: integer 
	Parameter C_USE_TMR_DISABLE bound to: 0 - type: integer 
	Parameter C_USE_UART_RX bound to: 0 - type: integer 
	Parameter C_USE_UART_TX bound to: 0 - type: integer 
	Parameter C_UART_BAUDRATE bound to: 9600 - type: integer 
	Parameter C_UART_DATA_BITS bound to: 8 - type: integer 
	Parameter C_UART_USE_PARITY bound to: 0 - type: integer 
	Parameter C_UART_ODD_PARITY bound to: 0 - type: integer 
	Parameter C_UART_RX_INTERRUPT bound to: 0 - type: integer 
	Parameter C_UART_TX_INTERRUPT bound to: 0 - type: integer 
	Parameter C_UART_ERROR_INTERRUPT bound to: 0 - type: integer 
	Parameter C_UART_PROG_BAUDRATE bound to: 0 - type: integer 
	Parameter C_USE_FIT1 bound to: 0 - type: integer 
	Parameter C_FIT1_No_CLOCKS bound to: 6216 - type: integer 
	Parameter C_FIT1_INTERRUPT bound to: 0 - type: integer 
	Parameter C_USE_FIT2 bound to: 0 - type: integer 
	Parameter C_FIT2_No_CLOCKS bound to: 6216 - type: integer 
	Parameter C_FIT2_INTERRUPT bound to: 0 - type: integer 
	Parameter C_USE_FIT3 bound to: 0 - type: integer 
	Parameter C_FIT3_No_CLOCKS bound to: 6216 - type: integer 
	Parameter C_FIT3_INTERRUPT bound to: 0 - type: integer 
	Parameter C_USE_FIT4 bound to: 0 - type: integer 
	Parameter C_FIT4_No_CLOCKS bound to: 6216 - type: integer 
	Parameter C_FIT4_INTERRUPT bound to: 0 - type: integer 
	Parameter C_USE_PIT1 bound to: 0 - type: integer 
	Parameter C_PIT1_SIZE bound to: 32 - type: integer 
	Parameter C_PIT1_READABLE bound to: 1 - type: integer 
	Parameter C_PIT1_PRESCALER bound to: 0 - type: integer 
	Parameter C_PIT1_INTERRUPT bound to: 0 - type: integer 
	Parameter C_USE_PIT2 bound to: 0 - type: integer 
	Parameter C_PIT2_SIZE bound to: 32 - type: integer 
	Parameter C_PIT2_READABLE bound to: 1 - type: integer 
	Parameter C_PIT2_PRESCALER bound to: 0 - type: integer 
	Parameter C_PIT2_INTERRUPT bound to: 0 - type: integer 
	Parameter C_USE_PIT3 bound to: 0 - type: integer 
	Parameter C_PIT3_SIZE bound to: 32 - type: integer 
	Parameter C_PIT3_READABLE bound to: 1 - type: integer 
	Parameter C_PIT3_PRESCALER bound to: 0 - type: integer 
	Parameter C_PIT3_INTERRUPT bound to: 0 - type: integer 
	Parameter C_USE_PIT4 bound to: 0 - type: integer 
	Parameter C_PIT4_SIZE bound to: 32 - type: integer 
	Parameter C_PIT4_READABLE bound to: 1 - type: integer 
	Parameter C_PIT4_PRESCALER bound to: 0 - type: integer 
	Parameter C_PIT4_INTERRUPT bound to: 0 - type: integer 
	Parameter C_USE_GPO1 bound to: 0 - type: integer 
	Parameter C_GPO1_SIZE bound to: 32 - type: integer 
	Parameter C_GPO1_INIT bound to: 0 - type: integer 
	Parameter C_USE_GPO2 bound to: 0 - type: integer 
	Parameter C_GPO2_SIZE bound to: 32 - type: integer 
	Parameter C_GPO2_INIT bound to: 0 - type: integer 
	Parameter C_USE_GPO3 bound to: 0 - type: integer 
	Parameter C_GPO3_SIZE bound to: 32 - type: integer 
	Parameter C_GPO3_INIT bound to: 0 - type: integer 
	Parameter C_USE_GPO4 bound to: 0 - type: integer 
	Parameter C_GPO4_SIZE bound to: 32 - type: integer 
	Parameter C_GPO4_INIT bound to: 0 - type: integer 
	Parameter C_USE_GPI1 bound to: 0 - type: integer 
	Parameter C_GPI1_SIZE bound to: 32 - type: integer 
	Parameter C_GPI1_INTERRUPT bound to: 0 - type: integer 
	Parameter C_USE_GPI2 bound to: 0 - type: integer 
	Parameter C_GPI2_SIZE bound to: 32 - type: integer 
	Parameter C_GPI2_INTERRUPT bound to: 0 - type: integer 
	Parameter C_USE_GPI3 bound to: 0 - type: integer 
	Parameter C_GPI3_SIZE bound to: 32 - type: integer 
	Parameter C_GPI3_INTERRUPT bound to: 0 - type: integer 
	Parameter C_USE_GPI4 bound to: 0 - type: integer 
	Parameter C_GPI4_SIZE bound to: 32 - type: integer 
	Parameter C_GPI4_INTERRUPT bound to: 0 - type: integer 
	Parameter C_INTC_USE_EXT_INTR bound to: 0 - type: integer 
	Parameter C_INTC_INTR_SIZE bound to: 1 - type: integer 
	Parameter C_INTC_LEVEL_EDGE bound to: 16'b0000000000000000 
	Parameter C_INTC_POSITIVE bound to: 16'b1111111111111111 
	Parameter C_INTC_HAS_FAST bound to: 1 - type: integer 
	Parameter C_INTC_ADDR_WIDTH bound to: 17 - type: integer 
	Parameter C_INTC_BASE_VECTORS bound to: 0 - type: integer 
	Parameter C_INTC_ASYNC_INTR bound to: 16'b1111111111111111 
	Parameter C_INTC_NUM_SYNC_FF bound to: 2 - type: integer 
	Parameter C_TARGET bound to: 1'b0 
	Parameter C_TMR bound to: 0 - type: integer 
	Parameter C_USE_TMR_DISABLE bound to: 0 - type: integer 
	Parameter C_VOTE_SIZE bound to: 34 - type: integer 
	Parameter C_USE_SRL16 bound to: yes - type: string 
	Parameter C_USE_FIT bound to: 0 - type: integer 
	Parameter C_NO_CLOCKS bound to: 6216 - type: integer 
	Parameter C_INACCURACY bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'FIT_Module' declared at '/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/ca2b/hdl/iomodule_v3_1_vh_rfs.vhd:2162' bound to instance 'FIT_I1' of component 'FIT_Module' [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/ca2b/hdl/iomodule_v3_1_vh_rfs.vhd:7538]
INFO: [Synth 8-638] synthesizing module 'FIT_Module' [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/ca2b/hdl/iomodule_v3_1_vh_rfs.vhd:2190]
	Parameter C_TARGET bound to: 1'b0 
	Parameter C_TMR bound to: 0 - type: integer 
	Parameter C_USE_TMR_DISABLE bound to: 0 - type: integer 
	Parameter C_VOTE_SIZE bound to: 34 - type: integer 
	Parameter C_USE_SRL16 bound to: yes - type: string 
	Parameter C_USE_FIT bound to: 0 - type: integer 
	Parameter C_NO_CLOCKS bound to: 6216 - type: integer 
	Parameter C_INACCURACY bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'FIT_Module' (615#1) [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/ca2b/hdl/iomodule_v3_1_vh_rfs.vhd:2190]
	Parameter C_TARGET bound to: 1'b0 
	Parameter C_TMR bound to: 0 - type: integer 
	Parameter C_USE_TMR_DISABLE bound to: 0 - type: integer 
	Parameter C_VOTE_SIZE bound to: 34 - type: integer 
	Parameter C_USE_SRL16 bound to: yes - type: string 
	Parameter C_USE_FIT bound to: 0 - type: integer 
	Parameter C_NO_CLOCKS bound to: 6216 - type: integer 
	Parameter C_INACCURACY bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'FIT_Module' declared at '/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/ca2b/hdl/iomodule_v3_1_vh_rfs.vhd:2162' bound to instance 'FIT_I2' of component 'FIT_Module' [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/ca2b/hdl/iomodule_v3_1_vh_rfs.vhd:7561]
	Parameter C_TARGET bound to: 1'b0 
	Parameter C_TMR bound to: 0 - type: integer 
	Parameter C_USE_TMR_DISABLE bound to: 0 - type: integer 
	Parameter C_VOTE_SIZE bound to: 34 - type: integer 
	Parameter C_USE_SRL16 bound to: yes - type: string 
	Parameter C_USE_FIT bound to: 0 - type: integer 
	Parameter C_NO_CLOCKS bound to: 6216 - type: integer 
	Parameter C_INACCURACY bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'FIT_Module' declared at '/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/ca2b/hdl/iomodule_v3_1_vh_rfs.vhd:2162' bound to instance 'FIT_I3' of component 'FIT_Module' [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/ca2b/hdl/iomodule_v3_1_vh_rfs.vhd:7584]
	Parameter C_TARGET bound to: 1'b0 
	Parameter C_TMR bound to: 0 - type: integer 
	Parameter C_USE_TMR_DISABLE bound to: 0 - type: integer 
	Parameter C_VOTE_SIZE bound to: 34 - type: integer 
	Parameter C_USE_SRL16 bound to: yes - type: string 
	Parameter C_USE_FIT bound to: 0 - type: integer 
	Parameter C_NO_CLOCKS bound to: 6216 - type: integer 
	Parameter C_INACCURACY bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'FIT_Module' declared at '/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/ca2b/hdl/iomodule_v3_1_vh_rfs.vhd:2162' bound to instance 'FIT_I4' of component 'FIT_Module' [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/ca2b/hdl/iomodule_v3_1_vh_rfs.vhd:7607]
	Parameter C_TARGET bound to: 1'b0 
	Parameter C_TMR bound to: 0 - type: integer 
	Parameter C_USE_TMR_DISABLE bound to: 0 - type: integer 
	Parameter C_VOTE_SIZE bound to: 70 - type: integer 
	Parameter C_USE_PIT bound to: 0 - type: integer 
	Parameter C_PIT_SIZE bound to: 32 - type: integer 
	Parameter C_PIT_READABLE bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'PIT_Module' declared at '/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/ca2b/hdl/iomodule_v3_1_vh_rfs.vhd:3859' bound to instance 'PIT_I1' of component 'PIT_Module' [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/ca2b/hdl/iomodule_v3_1_vh_rfs.vhd:7645]
INFO: [Synth 8-638] synthesizing module 'PIT_Module' [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/ca2b/hdl/iomodule_v3_1_vh_rfs.vhd:3889]
	Parameter C_TARGET bound to: 1'b0 
	Parameter C_TMR bound to: 0 - type: integer 
	Parameter C_USE_TMR_DISABLE bound to: 0 - type: integer 
	Parameter C_VOTE_SIZE bound to: 70 - type: integer 
	Parameter C_USE_PIT bound to: 0 - type: integer 
	Parameter C_PIT_SIZE bound to: 32 - type: integer 
	Parameter C_PIT_READABLE bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'PIT_Module' (616#1) [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/ca2b/hdl/iomodule_v3_1_vh_rfs.vhd:3889]
	Parameter C_TARGET bound to: 1'b0 
	Parameter C_TMR bound to: 0 - type: integer 
	Parameter C_USE_TMR_DISABLE bound to: 0 - type: integer 
	Parameter C_VOTE_SIZE bound to: 70 - type: integer 
	Parameter C_USE_PIT bound to: 0 - type: integer 
	Parameter C_PIT_SIZE bound to: 32 - type: integer 
	Parameter C_PIT_READABLE bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'PIT_Module' declared at '/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/ca2b/hdl/iomodule_v3_1_vh_rfs.vhd:3859' bound to instance 'PIT_I2' of component 'PIT_Module' [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/ca2b/hdl/iomodule_v3_1_vh_rfs.vhd:7683]
	Parameter C_TARGET bound to: 1'b0 
	Parameter C_TMR bound to: 0 - type: integer 
	Parameter C_USE_TMR_DISABLE bound to: 0 - type: integer 
	Parameter C_VOTE_SIZE bound to: 70 - type: integer 
	Parameter C_USE_PIT bound to: 0 - type: integer 
	Parameter C_PIT_SIZE bound to: 32 - type: integer 
	Parameter C_PIT_READABLE bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'PIT_Module' declared at '/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/ca2b/hdl/iomodule_v3_1_vh_rfs.vhd:3859' bound to instance 'PIT_I3' of component 'PIT_Module' [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/ca2b/hdl/iomodule_v3_1_vh_rfs.vhd:7721]
	Parameter C_TARGET bound to: 1'b0 
	Parameter C_TMR bound to: 0 - type: integer 
	Parameter C_USE_TMR_DISABLE bound to: 0 - type: integer 
	Parameter C_VOTE_SIZE bound to: 70 - type: integer 
	Parameter C_USE_PIT bound to: 0 - type: integer 
	Parameter C_PIT_SIZE bound to: 32 - type: integer 
	Parameter C_PIT_READABLE bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'PIT_Module' declared at '/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/ca2b/hdl/iomodule_v3_1_vh_rfs.vhd:3859' bound to instance 'PIT_I4' of component 'PIT_Module' [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/ca2b/hdl/iomodule_v3_1_vh_rfs.vhd:7759]
	Parameter C_TMR bound to: 0 - type: integer 
	Parameter C_USE_TMR_DISABLE bound to: 0 - type: integer 
	Parameter C_VOTE_SIZE bound to: 32 - type: integer 
	Parameter C_USE_GPO bound to: 0 - type: integer 
	Parameter C_GPO_SIZE bound to: 32 - type: integer 
	Parameter C_GPO_INIT bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'GPO_Module' declared at '/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/ca2b/hdl/iomodule_v3_1_vh_rfs.vhd:2846' bound to instance 'GPO_I1' of component 'GPO_Module' [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/ca2b/hdl/iomodule_v3_1_vh_rfs.vhd:7786]
INFO: [Synth 8-638] synthesizing module 'GPO_Module' [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/ca2b/hdl/iomodule_v3_1_vh_rfs.vhd:2870]
	Parameter C_TMR bound to: 0 - type: integer 
	Parameter C_USE_TMR_DISABLE bound to: 0 - type: integer 
	Parameter C_VOTE_SIZE bound to: 32 - type: integer 
	Parameter C_USE_GPO bound to: 0 - type: integer 
	Parameter C_GPO_SIZE bound to: 32 - type: integer 
	Parameter C_GPO_INIT bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'GPO_Module' (617#1) [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/ca2b/hdl/iomodule_v3_1_vh_rfs.vhd:2870]
	Parameter C_TMR bound to: 0 - type: integer 
	Parameter C_USE_TMR_DISABLE bound to: 0 - type: integer 
	Parameter C_VOTE_SIZE bound to: 32 - type: integer 
	Parameter C_USE_GPO bound to: 0 - type: integer 
	Parameter C_GPO_SIZE bound to: 32 - type: integer 
	Parameter C_GPO_INIT bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'GPO_Module' declared at '/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/ca2b/hdl/iomodule_v3_1_vh_rfs.vhd:2846' bound to instance 'GPO_I2' of component 'GPO_Module' [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/ca2b/hdl/iomodule_v3_1_vh_rfs.vhd:7805]
	Parameter C_TMR bound to: 0 - type: integer 
	Parameter C_USE_TMR_DISABLE bound to: 0 - type: integer 
	Parameter C_VOTE_SIZE bound to: 32 - type: integer 
	Parameter C_USE_GPO bound to: 0 - type: integer 
	Parameter C_GPO_SIZE bound to: 32 - type: integer 
	Parameter C_GPO_INIT bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'GPO_Module' declared at '/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/ca2b/hdl/iomodule_v3_1_vh_rfs.vhd:2846' bound to instance 'GPO_I3' of component 'GPO_Module' [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/ca2b/hdl/iomodule_v3_1_vh_rfs.vhd:7824]
	Parameter C_TMR bound to: 0 - type: integer 
	Parameter C_USE_TMR_DISABLE bound to: 0 - type: integer 
	Parameter C_VOTE_SIZE bound to: 32 - type: integer 
	Parameter C_USE_GPO bound to: 0 - type: integer 
	Parameter C_GPO_SIZE bound to: 32 - type: integer 
	Parameter C_GPO_INIT bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'GPO_Module' declared at '/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/ca2b/hdl/iomodule_v3_1_vh_rfs.vhd:2846' bound to instance 'GPO_I4' of component 'GPO_Module' [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/ca2b/hdl/iomodule_v3_1_vh_rfs.vhd:7843]
	Parameter C_USE_GPI bound to: 0 - type: integer 
	Parameter C_GPI_SIZE bound to: 32 - type: integer 
	Parameter C_GPI_INTERRUPT bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'GPI_Module' declared at '/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/ca2b/hdl/iomodule_v3_1_vh_rfs.vhd:2679' bound to instance 'GPI_I1' of component 'GPI_Module' [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/ca2b/hdl/iomodule_v3_1_vh_rfs.vhd:7865]
INFO: [Synth 8-638] synthesizing module 'GPI_Module' [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/ca2b/hdl/iomodule_v3_1_vh_rfs.vhd:2694]
	Parameter C_USE_GPI bound to: 0 - type: integer 
	Parameter C_GPI_SIZE bound to: 32 - type: integer 
	Parameter C_GPI_INTERRUPT bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'GPI_Module' (618#1) [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/ca2b/hdl/iomodule_v3_1_vh_rfs.vhd:2694]
	Parameter C_USE_GPI bound to: 0 - type: integer 
	Parameter C_GPI_SIZE bound to: 32 - type: integer 
	Parameter C_GPI_INTERRUPT bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'GPI_Module' declared at '/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/ca2b/hdl/iomodule_v3_1_vh_rfs.vhd:2679' bound to instance 'GPI_I2' of component 'GPI_Module' [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/ca2b/hdl/iomodule_v3_1_vh_rfs.vhd:7880]
	Parameter C_USE_GPI bound to: 0 - type: integer 
	Parameter C_GPI_SIZE bound to: 32 - type: integer 
	Parameter C_GPI_INTERRUPT bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'GPI_Module' declared at '/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/ca2b/hdl/iomodule_v3_1_vh_rfs.vhd:2679' bound to instance 'GPI_I3' of component 'GPI_Module' [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/ca2b/hdl/iomodule_v3_1_vh_rfs.vhd:7895]
	Parameter C_USE_GPI bound to: 0 - type: integer 
	Parameter C_GPI_SIZE bound to: 32 - type: integer 
	Parameter C_GPI_INTERRUPT bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'GPI_Module' declared at '/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/ca2b/hdl/iomodule_v3_1_vh_rfs.vhd:2679' bound to instance 'GPI_I4' of component 'GPI_Module' [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/ca2b/hdl/iomodule_v3_1_vh_rfs.vhd:7910]
	Parameter C_TARGET bound to: 1'b0 
	Parameter C_TMR bound to: 0 - type: integer 
	Parameter C_USE_TMR_DISABLE bound to: 0 - type: integer 
	Parameter C_VOTE_SIZE bound to: 170 - type: integer 
	Parameter C_INTC_ENABLED bound to: 0 - type: integer 
	Parameter C_INTC_LEVEL_EDGE bound to: 32'b00000000000000001111111111111111 
	Parameter C_INTC_POSITIVE bound to: 32'b11111111111111111111111111111111 
	Parameter C_INTC_ASYNC_INTR bound to: 32'b11111111111111110000000000000000 
	Parameter C_INTC_HAS_FAST bound to: 1 - type: integer 
	Parameter C_INTC_ADDR_WIDTH bound to: 17 - type: integer 
	Parameter C_INTC_NUM_SYNC_FF bound to: 2 - type: integer 
	Parameter C_INTC_BASE_VECTORS bound to: 0 - type: integer 
	Parameter C_USE_LUTRAM bound to: yes - type: string 
INFO: [Synth 8-3491] module 'intr_ctrl' declared at '/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/ca2b/hdl/iomodule_v3_1_vh_rfs.vhd:3026' bound to instance 'intr_ctrl_I1' of component 'intr_ctrl' [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/ca2b/hdl/iomodule_v3_1_vh_rfs.vhd:7951]
INFO: [Synth 8-638] synthesizing module 'intr_ctrl' [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/ca2b/hdl/iomodule_v3_1_vh_rfs.vhd:3070]
	Parameter C_TARGET bound to: 1'b0 
	Parameter C_TMR bound to: 0 - type: integer 
	Parameter C_USE_TMR_DISABLE bound to: 0 - type: integer 
	Parameter C_VOTE_SIZE bound to: 170 - type: integer 
	Parameter C_USE_COMB_MUX bound to: 0 - type: integer 
	Parameter C_INTC_ENABLED bound to: 0 - type: integer 
	Parameter C_INTC_LEVEL_EDGE bound to: 65535 - type: integer 
	Parameter C_INTC_POSITIVE bound to: -1 - type: integer 
	Parameter C_INTC_ASYNC_INTR bound to: -65536 - type: integer 
	Parameter C_INTC_HAS_FAST bound to: 1 - type: integer 
	Parameter C_INTC_ADDR_WIDTH bound to: 17 - type: integer 
	Parameter C_INTC_NUM_SYNC_FF bound to: 2 - type: integer 
	Parameter C_INTC_BASE_VECTORS bound to: 0 - type: integer 
	Parameter C_USE_LUTRAM bound to: yes - type: string 
	Parameter C_TARGET bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-3491] module 'MB_FDR' declared at '/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/ca2b/hdl/iomodule_v3_1_vh_rfs.vhd:953' bound to instance 'fdr_i' of component 'MB_FDR' [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/ca2b/hdl/iomodule_v3_1_vh_rfs.vhd:3755]
INFO: [Synth 8-638] synthesizing module 'iomodule_v3_1_3_MB_FDR' [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/ca2b/hdl/iomodule_v3_1_vh_rfs.vhd:969]
	Parameter C_TARGET bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'Native' to cell 'FDR' [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/ca2b/hdl/iomodule_v3_1_vh_rfs.vhd:998]
INFO: [Synth 8-256] done synthesizing module 'iomodule_v3_1_3_MB_FDR' (619#1) [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/ca2b/hdl/iomodule_v3_1_vh_rfs.vhd:969]
	Parameter C_TARGET bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-3491] module 'MB_FDR' declared at '/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/ca2b/hdl/iomodule_v3_1_vh_rfs.vhd:953' bound to instance 'fdr_i' of component 'MB_FDR' [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/ca2b/hdl/iomodule_v3_1_vh_rfs.vhd:3755]
	Parameter C_TARGET bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-3491] module 'MB_FDR' declared at '/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/ca2b/hdl/iomodule_v3_1_vh_rfs.vhd:953' bound to instance 'fdr_i' of component 'MB_FDR' [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/ca2b/hdl/iomodule_v3_1_vh_rfs.vhd:3755]
	Parameter C_TARGET bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-3491] module 'MB_FDR' declared at '/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/ca2b/hdl/iomodule_v3_1_vh_rfs.vhd:953' bound to instance 'fdr_i' of component 'MB_FDR' [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/ca2b/hdl/iomodule_v3_1_vh_rfs.vhd:3755]
	Parameter C_TARGET bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-3491] module 'MB_FDR' declared at '/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/ca2b/hdl/iomodule_v3_1_vh_rfs.vhd:953' bound to instance 'fdr_i' of component 'MB_FDR' [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/ca2b/hdl/iomodule_v3_1_vh_rfs.vhd:3755]
	Parameter C_TARGET bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-3491] module 'MB_FDR' declared at '/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/ca2b/hdl/iomodule_v3_1_vh_rfs.vhd:953' bound to instance 'fdr_i' of component 'MB_FDR' [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/ca2b/hdl/iomodule_v3_1_vh_rfs.vhd:3755]
	Parameter C_TARGET bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-3491] module 'MB_FDR' declared at '/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/ca2b/hdl/iomodule_v3_1_vh_rfs.vhd:953' bound to instance 'fdr_i' of component 'MB_FDR' [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/ca2b/hdl/iomodule_v3_1_vh_rfs.vhd:3755]
	Parameter C_TARGET bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-3491] module 'MB_FDR' declared at '/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/ca2b/hdl/iomodule_v3_1_vh_rfs.vhd:953' bound to instance 'fdr_i' of component 'MB_FDR' [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/ca2b/hdl/iomodule_v3_1_vh_rfs.vhd:3755]
	Parameter C_TARGET bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-3491] module 'MB_FDR' declared at '/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/ca2b/hdl/iomodule_v3_1_vh_rfs.vhd:953' bound to instance 'fdr_i' of component 'MB_FDR' [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/ca2b/hdl/iomodule_v3_1_vh_rfs.vhd:3755]
	Parameter C_TARGET bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-3491] module 'MB_FDR' declared at '/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/ca2b/hdl/iomodule_v3_1_vh_rfs.vhd:953' bound to instance 'fdr_i' of component 'MB_FDR' [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/ca2b/hdl/iomodule_v3_1_vh_rfs.vhd:3755]
	Parameter C_TARGET bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-3491] module 'MB_FDR' declared at '/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/ca2b/hdl/iomodule_v3_1_vh_rfs.vhd:953' bound to instance 'fdr_i' of component 'MB_FDR' [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/ca2b/hdl/iomodule_v3_1_vh_rfs.vhd:3755]
	Parameter C_TARGET bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-3491] module 'MB_FDR' declared at '/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/ca2b/hdl/iomodule_v3_1_vh_rfs.vhd:953' bound to instance 'fdr_i' of component 'MB_FDR' [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/ca2b/hdl/iomodule_v3_1_vh_rfs.vhd:3755]
	Parameter C_TARGET bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-3491] module 'MB_FDR' declared at '/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/ca2b/hdl/iomodule_v3_1_vh_rfs.vhd:953' bound to instance 'fdr_i' of component 'MB_FDR' [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/ca2b/hdl/iomodule_v3_1_vh_rfs.vhd:3755]
	Parameter C_TARGET bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-3491] module 'MB_FDR' declared at '/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/ca2b/hdl/iomodule_v3_1_vh_rfs.vhd:953' bound to instance 'fdr_i' of component 'MB_FDR' [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/ca2b/hdl/iomodule_v3_1_vh_rfs.vhd:3755]
	Parameter C_TARGET bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-3491] module 'MB_FDR' declared at '/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/ca2b/hdl/iomodule_v3_1_vh_rfs.vhd:953' bound to instance 'fdr_i' of component 'MB_FDR' [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/ca2b/hdl/iomodule_v3_1_vh_rfs.vhd:3755]
	Parameter C_TARGET bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-3491] module 'MB_FDR' declared at '/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/ca2b/hdl/iomodule_v3_1_vh_rfs.vhd:953' bound to instance 'fdr_i' of component 'MB_FDR' [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/ca2b/hdl/iomodule_v3_1_vh_rfs.vhd:3755]
	Parameter C_TARGET bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-3491] module 'MB_FDR' declared at '/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/ca2b/hdl/iomodule_v3_1_vh_rfs.vhd:953' bound to instance 'fdr_i' of component 'MB_FDR' [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/ca2b/hdl/iomodule_v3_1_vh_rfs.vhd:3755]
	Parameter C_TARGET bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-3491] module 'MB_FDR' declared at '/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/ca2b/hdl/iomodule_v3_1_vh_rfs.vhd:953' bound to instance 'fdr_i' of component 'MB_FDR' [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/ca2b/hdl/iomodule_v3_1_vh_rfs.vhd:3755]
	Parameter C_TARGET bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-3491] module 'MB_FDR' declared at '/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/ca2b/hdl/iomodule_v3_1_vh_rfs.vhd:953' bound to instance 'fdr_i' of component 'MB_FDR' [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/ca2b/hdl/iomodule_v3_1_vh_rfs.vhd:3755]
	Parameter C_TARGET bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-3491] module 'MB_FDR' declared at '/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/ca2b/hdl/iomodule_v3_1_vh_rfs.vhd:953' bound to instance 'fdr_i' of component 'MB_FDR' [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/ca2b/hdl/iomodule_v3_1_vh_rfs.vhd:3755]
	Parameter C_TARGET bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-3491] module 'MB_FDR' declared at '/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/ca2b/hdl/iomodule_v3_1_vh_rfs.vhd:953' bound to instance 'fdr_i' of component 'MB_FDR' [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/ca2b/hdl/iomodule_v3_1_vh_rfs.vhd:3755]
	Parameter C_TARGET bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-3491] module 'MB_FDR' declared at '/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/ca2b/hdl/iomodule_v3_1_vh_rfs.vhd:953' bound to instance 'fdr_i' of component 'MB_FDR' [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/ca2b/hdl/iomodule_v3_1_vh_rfs.vhd:3755]
	Parameter C_TARGET bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-3491] module 'MB_FDR' declared at '/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/ca2b/hdl/iomodule_v3_1_vh_rfs.vhd:953' bound to instance 'fdr_i' of component 'MB_FDR' [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/ca2b/hdl/iomodule_v3_1_vh_rfs.vhd:3755]
	Parameter C_TARGET bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-3491] module 'MB_FDR' declared at '/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/ca2b/hdl/iomodule_v3_1_vh_rfs.vhd:953' bound to instance 'fdr_i' of component 'MB_FDR' [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/ca2b/hdl/iomodule_v3_1_vh_rfs.vhd:3755]
	Parameter C_TARGET bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-3491] module 'MB_FDR' declared at '/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/ca2b/hdl/iomodule_v3_1_vh_rfs.vhd:953' bound to instance 'fdr_i' of component 'MB_FDR' [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/ca2b/hdl/iomodule_v3_1_vh_rfs.vhd:3755]
	Parameter C_TARGET bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-3491] module 'MB_FDR' declared at '/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/ca2b/hdl/iomodule_v3_1_vh_rfs.vhd:953' bound to instance 'fdr_i' of component 'MB_FDR' [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/ca2b/hdl/iomodule_v3_1_vh_rfs.vhd:3755]
	Parameter C_TARGET bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-3491] module 'MB_FDR' declared at '/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/ca2b/hdl/iomodule_v3_1_vh_rfs.vhd:953' bound to instance 'fdr_i' of component 'MB_FDR' [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/ca2b/hdl/iomodule_v3_1_vh_rfs.vhd:3755]
	Parameter C_TARGET bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-3491] module 'MB_FDR' declared at '/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/ca2b/hdl/iomodule_v3_1_vh_rfs.vhd:953' bound to instance 'fdr_i' of component 'MB_FDR' [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/ca2b/hdl/iomodule_v3_1_vh_rfs.vhd:3755]
	Parameter C_TARGET bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-3491] module 'MB_FDR' declared at '/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/ca2b/hdl/iomodule_v3_1_vh_rfs.vhd:953' bound to instance 'fdr_i' of component 'MB_FDR' [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/ca2b/hdl/iomodule_v3_1_vh_rfs.vhd:3755]
	Parameter C_TARGET bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-3491] module 'MB_FDR' declared at '/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/ca2b/hdl/iomodule_v3_1_vh_rfs.vhd:953' bound to instance 'fdr_i' of component 'MB_FDR' [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/ca2b/hdl/iomodule_v3_1_vh_rfs.vhd:3755]
	Parameter C_TARGET bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-3491] module 'MB_FDR' declared at '/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/ca2b/hdl/iomodule_v3_1_vh_rfs.vhd:953' bound to instance 'fdr_i' of component 'MB_FDR' [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/ca2b/hdl/iomodule_v3_1_vh_rfs.vhd:3755]
	Parameter C_TARGET bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-3491] module 'MB_FDR' declared at '/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/ca2b/hdl/iomodule_v3_1_vh_rfs.vhd:953' bound to instance 'fdr_i' of component 'MB_FDR' [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/ca2b/hdl/iomodule_v3_1_vh_rfs.vhd:3755]
INFO: [Synth 8-256] done synthesizing module 'intr_ctrl' (620#1) [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/ca2b/hdl/iomodule_v3_1_vh_rfs.vhd:3070]
INFO: [Synth 8-256] done synthesizing module 'Iomodule_core' (621#1) [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/ca2b/hdl/iomodule_v3_1_vh_rfs.vhd:6901]
INFO: [Synth 8-256] done synthesizing module 'iomodule' (622#1) [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/ca2b/hdl/iomodule_v3_1_vh_rfs.vhd:8518]
INFO: [Synth 8-256] done synthesizing module 'bd_02cf_iomodule_0_0' (623#1) [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ip/z920_nvdla_ps_ddr4_0_0/bd_0/ip/ip_10/synth/bd_02cf_iomodule_0_0.vhd:85]
INFO: [Synth 8-638] synthesizing module 'bd_02cf_lmb_bram_I_0' [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ip/z920_nvdla_ps_ddr4_0_0/bd_0/ip/ip_6/synth/bd_02cf_lmb_bram_I_0.vhd:80]
	Parameter C_FAMILY bound to: zynquplus - type: string 
	Parameter C_XDEVICEFAMILY bound to: zynquplus - type: string 
	Parameter C_ELABORATION_DIR bound to: ./ - type: string 
	Parameter C_INTERFACE_TYPE bound to: 0 - type: integer 
	Parameter C_AXI_TYPE bound to: 1 - type: integer 
	Parameter C_AXI_SLAVE_TYPE bound to: 0 - type: integer 
	Parameter C_USE_BRAM_BLOCK bound to: 1 - type: integer 
	Parameter C_ENABLE_32BIT_ADDRESS bound to: 1 - type: integer 
	Parameter C_CTRL_ECC_ALGO bound to: NONE - type: string 
	Parameter C_HAS_AXI_ID bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 4 - type: integer 
	Parameter C_MEM_TYPE bound to: 2 - type: integer 
	Parameter C_BYTE_SIZE bound to: 8 - type: integer 
	Parameter C_ALGORITHM bound to: 1 - type: integer 
	Parameter C_PRIM_TYPE bound to: 1 - type: integer 
	Parameter C_LOAD_INIT_FILE bound to: 0 - type: integer 
	Parameter C_INIT_FILE_NAME bound to: no_coe_file_loaded - type: string 
	Parameter C_INIT_FILE bound to: bd_02cf_lmb_bram_I_0.mem - type: string 
	Parameter C_USE_DEFAULT_DATA bound to: 0 - type: integer 
	Parameter C_DEFAULT_DATA bound to: 0 - type: string 
	Parameter C_HAS_RSTA bound to: 1 - type: integer 
	Parameter C_RST_PRIORITY_A bound to: CE - type: string 
	Parameter C_RSTRAM_A bound to: 0 - type: integer 
	Parameter C_INITA_VAL bound to: 0 - type: string 
	Parameter C_HAS_ENA bound to: 1 - type: integer 
	Parameter C_HAS_REGCEA bound to: 0 - type: integer 
	Parameter C_USE_BYTE_WEA bound to: 1 - type: integer 
	Parameter C_WEA_WIDTH bound to: 4 - type: integer 
	Parameter C_WRITE_MODE_A bound to: WRITE_FIRST - type: string 
	Parameter C_WRITE_WIDTH_A bound to: 32 - type: integer 
	Parameter C_READ_WIDTH_A bound to: 32 - type: integer 
	Parameter C_WRITE_DEPTH_A bound to: 16384 - type: integer 
	Parameter C_READ_DEPTH_A bound to: 16384 - type: integer 
	Parameter C_ADDRA_WIDTH bound to: 32 - type: integer 
	Parameter C_HAS_RSTB bound to: 1 - type: integer 
	Parameter C_RST_PRIORITY_B bound to: CE - type: string 
	Parameter C_RSTRAM_B bound to: 0 - type: integer 
	Parameter C_INITB_VAL bound to: 0 - type: string 
	Parameter C_HAS_ENB bound to: 1 - type: integer 
	Parameter C_HAS_REGCEB bound to: 0 - type: integer 
	Parameter C_USE_BYTE_WEB bound to: 1 - type: integer 
	Parameter C_WEB_WIDTH bound to: 4 - type: integer 
	Parameter C_WRITE_MODE_B bound to: WRITE_FIRST - type: string 
	Parameter C_WRITE_WIDTH_B bound to: 32 - type: integer 
	Parameter C_READ_WIDTH_B bound to: 32 - type: integer 
	Parameter C_WRITE_DEPTH_B bound to: 16384 - type: integer 
	Parameter C_READ_DEPTH_B bound to: 16384 - type: integer 
	Parameter C_ADDRB_WIDTH bound to: 32 - type: integer 
	Parameter C_HAS_MEM_OUTPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_MEM_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_HAS_MUX_OUTPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_MUX_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_MUX_PIPELINE_STAGES bound to: 0 - type: integer 
	Parameter C_HAS_SOFTECC_INPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_SOFTECC_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_USE_SOFTECC bound to: 0 - type: integer 
	Parameter C_USE_ECC bound to: 0 - type: integer 
	Parameter C_EN_ECC_PIPE bound to: 0 - type: integer 
	Parameter C_HAS_INJECTERR bound to: 0 - type: integer 
	Parameter C_SIM_COLLISION_CHECK bound to: ALL - type: string 
	Parameter C_COMMON_CLK bound to: 0 - type: integer 
	Parameter C_DISABLE_WARN_BHV_COLL bound to: 0 - type: integer 
	Parameter C_EN_SLEEP_PIN bound to: 0 - type: integer 
	Parameter C_USE_URAM bound to: 0 - type: integer 
	Parameter C_EN_RDADDRA_CHG bound to: 0 - type: integer 
	Parameter C_EN_RDADDRB_CHG bound to: 0 - type: integer 
	Parameter C_EN_DEEPSLEEP_PIN bound to: 0 - type: integer 
	Parameter C_EN_SHUTDOWN_PIN bound to: 0 - type: integer 
	Parameter C_EN_SAFETY_CKT bound to: 1 - type: integer 
	Parameter C_DISABLE_WARN_BHV_RANGE bound to: 0 - type: integer 
	Parameter C_COUNT_36K_BRAM bound to: 16 - type: string 
	Parameter C_COUNT_18K_BRAM bound to: 0 - type: string 
	Parameter C_EST_POWER_SUMMARY bound to: Estimated Power for IP     :     19.660986 mW - type: string 
INFO: [Synth 8-3491] module 'blk_mem_gen_v8_4_1' declared at '/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/67d8/hdl/blk_mem_gen_v8_4_vhsyn_rfs.vhd:195313' bound to instance 'U0' of component 'blk_mem_gen_v8_4_1' [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ip/z920_nvdla_ps_ddr4_0_0/bd_0/ip/ip_6/synth/bd_02cf_lmb_bram_I_0.vhd:253]
INFO: [Synth 8-256] done synthesizing module 'bd_02cf_lmb_bram_I_0' (624#1) [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ip/z920_nvdla_ps_ddr4_0_0/bd_0/ip/ip_6/synth/bd_02cf_lmb_bram_I_0.vhd:80]
INFO: [Synth 8-638] synthesizing module 'bd_02cf_microblaze_I_0' [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ip/z920_nvdla_ps_ddr4_0_0/bd_0/ip/ip_0/synth/bd_02cf_microblaze_I_0.vhd:118]
	Parameter C_SCO bound to: 0 - type: integer 
	Parameter C_FREQ bound to: 100000000 - type: integer 
	Parameter C_USE_CONFIG_RESET bound to: 0 - type: integer 
	Parameter C_NUM_SYNC_FF_CLK bound to: 2 - type: integer 
	Parameter C_NUM_SYNC_FF_CLK_IRQ bound to: 1 - type: integer 
	Parameter C_NUM_SYNC_FF_CLK_DEBUG bound to: 2 - type: integer 
	Parameter C_NUM_SYNC_FF_DBG_CLK bound to: 1 - type: integer 
	Parameter C_NUM_SYNC_FF_DBG_TRACE_CLK bound to: 2 - type: integer 
	Parameter C_FAULT_TOLERANT bound to: 0 - type: integer 
	Parameter C_ECC_USE_CE_EXCEPTION bound to: 0 - type: integer 
	Parameter C_LOCKSTEP_SLAVE bound to: 0 - type: integer 
	Parameter C_LOCKSTEP_MASTER bound to: 0 - type: integer 
	Parameter C_ENDIANNESS bound to: 1 - type: integer 
	Parameter C_FAMILY bound to: zynquplus - type: string 
	Parameter C_DATA_SIZE bound to: 32 - type: integer 
	Parameter C_INSTR_SIZE bound to: 32 - type: integer 
	Parameter C_IADDR_SIZE bound to: 32 - type: integer 
	Parameter C_PIADDR_SIZE bound to: 32 - type: integer 
	Parameter C_DADDR_SIZE bound to: 32 - type: integer 
	Parameter C_INSTANCE bound to: bd_02cf_microblaze_I_0 - type: string 
	Parameter C_AVOID_PRIMITIVES bound to: 0 - type: integer 
	Parameter C_AREA_OPTIMIZED bound to: 0 - type: integer 
	Parameter C_OPTIMIZATION bound to: 0 - type: integer 
	Parameter C_INTERCONNECT bound to: 2 - type: integer 
	Parameter C_BASE_VECTORS bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_M_AXI_DP_THREAD_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_DP_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_DP_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_DP_EXCLUSIVE_ACCESS bound to: 0 - type: integer 
	Parameter C_M_AXI_D_BUS_EXCEPTION bound to: 0 - type: integer 
	Parameter C_M_AXI_IP_THREAD_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_IP_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_IP_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_I_BUS_EXCEPTION bound to: 0 - type: integer 
	Parameter C_D_LMB bound to: 1 - type: integer 
	Parameter C_D_AXI bound to: 0 - type: integer 
	Parameter C_I_LMB bound to: 1 - type: integer 
	Parameter C_I_AXI bound to: 0 - type: integer 
	Parameter C_USE_MSR_INSTR bound to: 0 - type: integer 
	Parameter C_USE_PCMP_INSTR bound to: 1 - type: integer 
	Parameter C_USE_BARREL bound to: 1 - type: integer 
	Parameter C_USE_DIV bound to: 1 - type: integer 
	Parameter C_USE_HW_MUL bound to: 1 - type: integer 
	Parameter C_USE_FPU bound to: 0 - type: integer 
	Parameter C_USE_REORDER_INSTR bound to: 0 - type: integer 
	Parameter C_UNALIGNED_EXCEPTIONS bound to: 0 - type: integer 
	Parameter C_ILL_OPCODE_EXCEPTION bound to: 0 - type: integer 
	Parameter C_DIV_ZERO_EXCEPTION bound to: 0 - type: integer 
	Parameter C_FPU_EXCEPTION bound to: 0 - type: integer 
	Parameter C_FSL_LINKS bound to: 0 - type: integer 
	Parameter C_USE_EXTENDED_FSL_INSTR bound to: 0 - type: integer 
	Parameter C_FSL_EXCEPTION bound to: 0 - type: integer 
	Parameter C_USE_STACK_PROTECTION bound to: 0 - type: integer 
	Parameter C_IMPRECISE_EXCEPTIONS bound to: 0 - type: integer 
	Parameter C_USE_INTERRUPT bound to: 0 - type: integer 
	Parameter C_USE_EXT_BRK bound to: 0 - type: integer 
	Parameter C_USE_EXT_NM_BRK bound to: 0 - type: integer 
	Parameter C_USE_NON_SECURE bound to: 0 - type: integer 
	Parameter C_USE_MMU bound to: 0 - type: integer 
	Parameter C_MMU_DTLB_SIZE bound to: 4 - type: integer 
	Parameter C_MMU_ITLB_SIZE bound to: 2 - type: integer 
	Parameter C_MMU_TLB_ACCESS bound to: 3 - type: integer 
	Parameter C_MMU_ZONES bound to: 16 - type: integer 
	Parameter C_MMU_PRIVILEGED_INSTR bound to: 0 - type: integer 
	Parameter C_USE_BRANCH_TARGET_CACHE bound to: 0 - type: integer 
	Parameter C_BRANCH_TARGET_CACHE_SIZE bound to: 0 - type: integer 
	Parameter C_PC_WIDTH bound to: 17 - type: integer 
	Parameter C_PVR bound to: 0 - type: integer 
	Parameter C_PVR_USER1 bound to: 8'b00000000 
	Parameter C_PVR_USER2 bound to: 32'b00000000000000000000000000000000 
	Parameter C_DYNAMIC_BUS_SIZING bound to: 0 - type: integer 
	Parameter C_RESET_MSR bound to: 32'b00000000000000000000000000000000 
	Parameter C_OPCODE_0x0_ILLEGAL bound to: 0 - type: integer 
	Parameter C_DEBUG_ENABLED bound to: 0 - type: integer 
	Parameter C_DEBUG_INTERFACE bound to: 0 - type: integer 
	Parameter C_NUMBER_OF_PC_BRK bound to: 1 - type: integer 
	Parameter C_NUMBER_OF_RD_ADDR_BRK bound to: 0 - type: integer 
	Parameter C_NUMBER_OF_WR_ADDR_BRK bound to: 0 - type: integer 
	Parameter C_DEBUG_EVENT_COUNTERS bound to: 5 - type: integer 
	Parameter C_DEBUG_LATENCY_COUNTERS bound to: 1 - type: integer 
	Parameter C_DEBUG_COUNTER_WIDTH bound to: 32 - type: integer 
	Parameter C_DEBUG_TRACE_SIZE bound to: 8192 - type: integer 
	Parameter C_DEBUG_EXTERNAL_TRACE bound to: 0 - type: integer 
	Parameter C_DEBUG_TRACE_ASYNC_RESET bound to: 0 - type: integer 
	Parameter C_DEBUG_PROFILE_SIZE bound to: 0 - type: integer 
	Parameter C_INTERRUPT_IS_EDGE bound to: 0 - type: integer 
	Parameter C_EDGE_IS_POSITIVE bound to: 1 - type: integer 
	Parameter C_ASYNC_INTERRUPT bound to: 1 - type: integer 
	Parameter C_ASYNC_WAKEUP bound to: 3 - type: integer 
	Parameter C_M0_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S0_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M1_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S1_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M2_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S2_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M3_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S3_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M4_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S4_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M5_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S5_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M6_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S6_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M7_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S7_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M8_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S8_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M9_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S9_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M10_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S10_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M11_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S11_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M12_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S12_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M13_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S13_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M14_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S14_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M15_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S15_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_ICACHE_BASEADDR bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_ICACHE_HIGHADDR bound to: 64'b0000000000000000000000000000000000111111111111111111111111111111 
	Parameter C_USE_ICACHE bound to: 0 - type: integer 
	Parameter C_ALLOW_ICACHE_WR bound to: 1 - type: integer 
	Parameter C_ADDR_TAG_BITS bound to: 17 - type: integer 
	Parameter C_CACHE_BYTE_SIZE bound to: 8192 - type: integer 
	Parameter C_ICACHE_LINE_LEN bound to: 4 - type: integer 
	Parameter C_ICACHE_ALWAYS_USED bound to: 0 - type: integer 
	Parameter C_ICACHE_STREAMS bound to: 0 - type: integer 
	Parameter C_ICACHE_VICTIMS bound to: 0 - type: integer 
	Parameter C_ICACHE_FORCE_TAG_LUTRAM bound to: 0 - type: integer 
	Parameter C_ICACHE_DATA_WIDTH bound to: 0 - type: integer 
	Parameter C_M_AXI_IC_THREAD_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_IC_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_IC_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_IC_USER_VALUE bound to: 31 - type: integer 
	Parameter C_M_AXI_IC_AWUSER_WIDTH bound to: 5 - type: integer 
	Parameter C_M_AXI_IC_ARUSER_WIDTH bound to: 5 - type: integer 
	Parameter C_M_AXI_IC_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_IC_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_IC_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_DCACHE_BASEADDR bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_DCACHE_HIGHADDR bound to: 64'b0000000000000000000000000000000000111111111111111111111111111111 
	Parameter C_USE_DCACHE bound to: 0 - type: integer 
	Parameter C_ALLOW_DCACHE_WR bound to: 1 - type: integer 
	Parameter C_DCACHE_ADDR_TAG bound to: 17 - type: integer 
	Parameter C_DCACHE_BYTE_SIZE bound to: 8192 - type: integer 
	Parameter C_DCACHE_LINE_LEN bound to: 4 - type: integer 
	Parameter C_DCACHE_ALWAYS_USED bound to: 0 - type: integer 
	Parameter C_DCACHE_USE_WRITEBACK bound to: 0 - type: integer 
	Parameter C_DCACHE_VICTIMS bound to: 0 - type: integer 
	Parameter C_DCACHE_FORCE_TAG_LUTRAM bound to: 0 - type: integer 
	Parameter C_DCACHE_DATA_WIDTH bound to: 0 - type: integer 
	Parameter C_M_AXI_DC_THREAD_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_DC_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_DC_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_DC_EXCLUSIVE_ACCESS bound to: 0 - type: integer 
	Parameter C_M_AXI_DC_USER_VALUE bound to: 31 - type: integer 
	Parameter C_M_AXI_DC_AWUSER_WIDTH bound to: 5 - type: integer 
	Parameter C_M_AXI_DC_ARUSER_WIDTH bound to: 5 - type: integer 
	Parameter C_M_AXI_DC_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_DC_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_DC_BUSER_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'MicroBlaze' declared at '/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/6141/hdl/microblaze_v10_0_vh_rfs.vhd:157123' bound to instance 'U0' of component 'MicroBlaze' [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ip/z920_nvdla_ps_ddr4_0_0/bd_0/ip/ip_0/synth/bd_02cf_microblaze_I_0.vhd:808]
INFO: [Synth 8-256] done synthesizing module 'bd_02cf_microblaze_I_0' (675#1) [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ip/z920_nvdla_ps_ddr4_0_0/bd_0/ip/ip_0/synth/bd_02cf_microblaze_I_0.vhd:118]
INFO: [Synth 8-638] synthesizing module 'bd_02cf_rst_0_0' [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ip/z920_nvdla_ps_ddr4_0_0/bd_0/ip/ip_1/synth/bd_02cf_rst_0_0.vhd:74]
	Parameter C_FAMILY bound to: zynquplus - type: string 
	Parameter C_EXT_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_AUX_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_EXT_RESET_HIGH bound to: 1'b1 
	Parameter C_AUX_RESET_HIGH bound to: 1'b0 
	Parameter C_NUM_BUS_RST bound to: 1 - type: integer 
	Parameter C_NUM_PERP_RST bound to: 1 - type: integer 
	Parameter C_NUM_INTERCONNECT_ARESETN bound to: 1 - type: integer 
	Parameter C_NUM_PERP_ARESETN bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'proc_sys_reset' declared at '/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/f86a/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1264' bound to instance 'U0' of component 'proc_sys_reset' [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ip/z920_nvdla_ps_ddr4_0_0/bd_0/ip/ip_1/synth/bd_02cf_rst_0_0.vhd:129]
INFO: [Synth 8-256] done synthesizing module 'bd_02cf_rst_0_0' (676#1) [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ip/z920_nvdla_ps_ddr4_0_0/bd_0/ip/ip_1/synth/bd_02cf_rst_0_0.vhd:74]
INFO: [Synth 8-638] synthesizing module 'bd_02cf_second_dlmb_cntlr_0' [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ip/z920_nvdla_ps_ddr4_0_0/bd_0/ip/ip_7/synth/bd_02cf_second_dlmb_cntlr_0.vhd:84]
	Parameter C_FAMILY bound to: zynquplus - type: string 
	Parameter C_HIGHADDR bound to: 64'b0000000000000000000000000000000000000000000000010111111111111111 
	Parameter C_BASEADDR bound to: 64'b0000000000000000000000000000000000000000000000010000000000000000 
	Parameter C_NUM_LMB bound to: 1 - type: integer 
	Parameter C_MASK bound to: 64'b0000000000000000000000000000000011000000000000010000000000000000 
	Parameter C_MASK1 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_MASK2 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_MASK3 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_LMB_AWIDTH bound to: 32 - type: integer 
	Parameter C_LMB_DWIDTH bound to: 32 - type: integer 
	Parameter C_ECC bound to: 0 - type: integer 
	Parameter C_INTERCONNECT bound to: 0 - type: integer 
	Parameter C_FAULT_INJECT bound to: 0 - type: integer 
	Parameter C_CE_FAILING_REGISTERS bound to: 0 - type: integer 
	Parameter C_UE_FAILING_REGISTERS bound to: 0 - type: integer 
	Parameter C_ECC_STATUS_REGISTERS bound to: 0 - type: integer 
	Parameter C_ECC_ONOFF_REGISTER bound to: 0 - type: integer 
	Parameter C_ECC_ONOFF_RESET_VALUE bound to: 1 - type: integer 
	Parameter C_CE_COUNTER_WIDTH bound to: 0 - type: integer 
	Parameter C_WRITE_ACCESS bound to: 2 - type: integer 
	Parameter C_BRAM_AWIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_CTRL_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_CTRL_DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'lmb_bram_if_cntlr' declared at '/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/226d/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd:3115' bound to instance 'U0' of component 'lmb_bram_if_cntlr' [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ip/z920_nvdla_ps_ddr4_0_0/bd_0/ip/ip_7/synth/bd_02cf_second_dlmb_cntlr_0.vhd:225]
INFO: [Synth 8-638] synthesizing module 'lmb_bram_if_cntlr__parameterized3' [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/226d/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd:3239]
	Parameter C_FAMILY bound to: zynquplus - type: string 
	Parameter C_HIGHADDR bound to: 64'b0000000000000000000000000000000000000000000000010111111111111111 
	Parameter C_BASEADDR bound to: 64'b0000000000000000000000000000000000000000000000010000000000000000 
	Parameter C_MASK bound to: 64'b0000000000000000000000000000000011000000000000010000000000000000 
	Parameter C_MASK1 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_MASK2 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_MASK3 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_LMB_AWIDTH bound to: 32 - type: integer 
	Parameter C_LMB_DWIDTH bound to: 32 - type: integer 
	Parameter C_ECC bound to: 0 - type: integer 
	Parameter C_INTERCONNECT bound to: 0 - type: integer 
	Parameter C_FAULT_INJECT bound to: 0 - type: integer 
	Parameter C_CE_FAILING_REGISTERS bound to: 0 - type: integer 
	Parameter C_UE_FAILING_REGISTERS bound to: 0 - type: integer 
	Parameter C_ECC_STATUS_REGISTERS bound to: 0 - type: integer 
	Parameter C_ECC_ONOFF_REGISTER bound to: 0 - type: integer 
	Parameter C_ECC_ONOFF_RESET_VALUE bound to: 1 - type: integer 
	Parameter C_CE_COUNTER_WIDTH bound to: 0 - type: integer 
	Parameter C_WRITE_ACCESS bound to: 2 - type: integer 
	Parameter C_NUM_LMB bound to: 1 - type: integer 
	Parameter C_BRAM_AWIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_CTRL_BASEADDR bound to: 32'b11111111111111111111111111111111 
	Parameter C_S_AXI_CTRL_HIGHADDR bound to: 32'b00000000000000000000000000000000 
	Parameter C_S_AXI_CTRL_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_CTRL_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_TARGET bound to: 6 - type: integer 
	Parameter C_BASEADDR bound to: 64'b0000000000000000000000000000000000000000000000010000000000000000 
	Parameter C_MASK bound to: 64'b0000000000000000000000000000000011000000000000010000000000000000 
	Parameter C_MASK1 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_MASK2 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_MASK3 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_LMB_AWIDTH bound to: 32 - type: integer 
	Parameter C_LMB_DWIDTH bound to: 32 - type: integer 
	Parameter C_ECC bound to: 0 - type: integer 
	Parameter C_NUM_LMB bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'lmb_mux' declared at '/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/226d/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd:2523' bound to instance 'lmb_mux_I' of component 'lmb_mux' [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/226d/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd:3462]
INFO: [Synth 8-638] synthesizing module 'lmb_mux__parameterized3' [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/226d/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd:2609]
	Parameter C_TARGET bound to: 6 - type: integer 
	Parameter C_BASEADDR bound to: 64'b0000000000000000000000000000000000000000000000010000000000000000 
	Parameter C_MASK bound to: 64'b0000000000000000000000000000000011000000000000010000000000000000 
	Parameter C_MASK1 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_MASK2 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_MASK3 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_LMB_AWIDTH bound to: 32 - type: integer 
	Parameter C_LMB_DWIDTH bound to: 32 - type: integer 
	Parameter C_ECC bound to: 0 - type: integer 
	Parameter C_NUM_LMB bound to: 1 - type: integer 
	Parameter C_AW bound to: 32 - type: integer 
	Parameter C_BAR bound to: 64'b0000000000000000000000000000000000000000000000010000000000000000 
	Parameter C_MASK bound to: 64'b0000000000000000000000000000000011000000000000010000000000000000 
INFO: [Synth 8-3491] module 'pselect_mask' declared at '/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/226d/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd:2106' bound to instance 'pselect_mask_lmb' of component 'pselect_mask' [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/226d/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd:2677]
INFO: [Synth 8-638] synthesizing module 'lmb_bram_if_cntlr_v4_0_14_pselect_mask__parameterized1' [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/226d/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd:2121]
	Parameter C_AW bound to: 32 - type: integer 
	Parameter C_BAR bound to: 64'b0000000000000000000000000000000000000000000000010000000000000000 
	Parameter C_MASK bound to: 64'b0000000000000000000000000000000011000000000000010000000000000000 
INFO: [Synth 8-256] done synthesizing module 'lmb_bram_if_cntlr_v4_0_14_pselect_mask__parameterized1' (676#1) [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/226d/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd:2121]
INFO: [Synth 8-256] done synthesizing module 'lmb_mux__parameterized3' (676#1) [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/226d/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd:2609]
INFO: [Synth 8-256] done synthesizing module 'lmb_bram_if_cntlr__parameterized3' (676#1) [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/226d/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd:3239]
INFO: [Synth 8-256] done synthesizing module 'bd_02cf_second_dlmb_cntlr_0' (677#1) [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ip/z920_nvdla_ps_ddr4_0_0/bd_0/ip/ip_7/synth/bd_02cf_second_dlmb_cntlr_0.vhd:84]
INFO: [Synth 8-638] synthesizing module 'bd_02cf_second_ilmb_cntlr_0' [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ip/z920_nvdla_ps_ddr4_0_0/bd_0/ip/ip_8/synth/bd_02cf_second_ilmb_cntlr_0.vhd:84]
	Parameter C_FAMILY bound to: zynquplus - type: string 
	Parameter C_HIGHADDR bound to: 64'b0000000000000000000000000000000000000000000000010111111111111111 
	Parameter C_BASEADDR bound to: 64'b0000000000000000000000000000000000000000000000010000000000000000 
	Parameter C_NUM_LMB bound to: 1 - type: integer 
	Parameter C_MASK bound to: 64'b0000000000000000000000000000000010000000000000010000000000000000 
	Parameter C_MASK1 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_MASK2 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_MASK3 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_LMB_AWIDTH bound to: 32 - type: integer 
	Parameter C_LMB_DWIDTH bound to: 32 - type: integer 
	Parameter C_ECC bound to: 0 - type: integer 
	Parameter C_INTERCONNECT bound to: 0 - type: integer 
	Parameter C_FAULT_INJECT bound to: 0 - type: integer 
	Parameter C_CE_FAILING_REGISTERS bound to: 0 - type: integer 
	Parameter C_UE_FAILING_REGISTERS bound to: 0 - type: integer 
	Parameter C_ECC_STATUS_REGISTERS bound to: 0 - type: integer 
	Parameter C_ECC_ONOFF_REGISTER bound to: 0 - type: integer 
	Parameter C_ECC_ONOFF_RESET_VALUE bound to: 1 - type: integer 
	Parameter C_CE_COUNTER_WIDTH bound to: 0 - type: integer 
	Parameter C_WRITE_ACCESS bound to: 2 - type: integer 
	Parameter C_BRAM_AWIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_CTRL_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_CTRL_DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'lmb_bram_if_cntlr' declared at '/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/226d/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd:3115' bound to instance 'U0' of component 'lmb_bram_if_cntlr' [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ip/z920_nvdla_ps_ddr4_0_0/bd_0/ip/ip_8/synth/bd_02cf_second_ilmb_cntlr_0.vhd:225]
INFO: [Synth 8-638] synthesizing module 'lmb_bram_if_cntlr__parameterized5' [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/226d/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd:3239]
	Parameter C_FAMILY bound to: zynquplus - type: string 
	Parameter C_HIGHADDR bound to: 64'b0000000000000000000000000000000000000000000000010111111111111111 
	Parameter C_BASEADDR bound to: 64'b0000000000000000000000000000000000000000000000010000000000000000 
	Parameter C_MASK bound to: 64'b0000000000000000000000000000000010000000000000010000000000000000 
	Parameter C_MASK1 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_MASK2 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_MASK3 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_LMB_AWIDTH bound to: 32 - type: integer 
	Parameter C_LMB_DWIDTH bound to: 32 - type: integer 
	Parameter C_ECC bound to: 0 - type: integer 
	Parameter C_INTERCONNECT bound to: 0 - type: integer 
	Parameter C_FAULT_INJECT bound to: 0 - type: integer 
	Parameter C_CE_FAILING_REGISTERS bound to: 0 - type: integer 
	Parameter C_UE_FAILING_REGISTERS bound to: 0 - type: integer 
	Parameter C_ECC_STATUS_REGISTERS bound to: 0 - type: integer 
	Parameter C_ECC_ONOFF_REGISTER bound to: 0 - type: integer 
	Parameter C_ECC_ONOFF_RESET_VALUE bound to: 1 - type: integer 
	Parameter C_CE_COUNTER_WIDTH bound to: 0 - type: integer 
	Parameter C_WRITE_ACCESS bound to: 2 - type: integer 
	Parameter C_NUM_LMB bound to: 1 - type: integer 
	Parameter C_BRAM_AWIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_CTRL_BASEADDR bound to: 32'b11111111111111111111111111111111 
	Parameter C_S_AXI_CTRL_HIGHADDR bound to: 32'b00000000000000000000000000000000 
	Parameter C_S_AXI_CTRL_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_CTRL_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_TARGET bound to: 6 - type: integer 
	Parameter C_BASEADDR bound to: 64'b0000000000000000000000000000000000000000000000010000000000000000 
	Parameter C_MASK bound to: 64'b0000000000000000000000000000000010000000000000010000000000000000 
	Parameter C_MASK1 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_MASK2 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_MASK3 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_LMB_AWIDTH bound to: 32 - type: integer 
	Parameter C_LMB_DWIDTH bound to: 32 - type: integer 
	Parameter C_ECC bound to: 0 - type: integer 
	Parameter C_NUM_LMB bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'lmb_mux' declared at '/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/226d/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd:2523' bound to instance 'lmb_mux_I' of component 'lmb_mux' [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/226d/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd:3462]
INFO: [Synth 8-638] synthesizing module 'lmb_mux__parameterized5' [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/226d/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd:2609]
	Parameter C_TARGET bound to: 6 - type: integer 
	Parameter C_BASEADDR bound to: 64'b0000000000000000000000000000000000000000000000010000000000000000 
	Parameter C_MASK bound to: 64'b0000000000000000000000000000000010000000000000010000000000000000 
	Parameter C_MASK1 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_MASK2 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_MASK3 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_LMB_AWIDTH bound to: 32 - type: integer 
	Parameter C_LMB_DWIDTH bound to: 32 - type: integer 
	Parameter C_ECC bound to: 0 - type: integer 
	Parameter C_NUM_LMB bound to: 1 - type: integer 
	Parameter C_AW bound to: 32 - type: integer 
	Parameter C_BAR bound to: 64'b0000000000000000000000000000000000000000000000010000000000000000 
	Parameter C_MASK bound to: 64'b0000000000000000000000000000000010000000000000010000000000000000 
INFO: [Synth 8-3491] module 'pselect_mask' declared at '/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/226d/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd:2106' bound to instance 'pselect_mask_lmb' of component 'pselect_mask' [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/226d/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd:2677]
INFO: [Synth 8-638] synthesizing module 'lmb_bram_if_cntlr_v4_0_14_pselect_mask__parameterized2' [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/226d/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd:2121]
	Parameter C_AW bound to: 32 - type: integer 
	Parameter C_BAR bound to: 64'b0000000000000000000000000000000000000000000000010000000000000000 
	Parameter C_MASK bound to: 64'b0000000000000000000000000000000010000000000000010000000000000000 
INFO: [Synth 8-256] done synthesizing module 'lmb_bram_if_cntlr_v4_0_14_pselect_mask__parameterized2' (677#1) [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/226d/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd:2121]
INFO: [Synth 8-256] done synthesizing module 'lmb_mux__parameterized5' (677#1) [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/226d/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd:2609]
INFO: [Synth 8-256] done synthesizing module 'lmb_bram_if_cntlr__parameterized5' (677#1) [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/226d/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd:3239]
INFO: [Synth 8-256] done synthesizing module 'bd_02cf_second_ilmb_cntlr_0' (678#1) [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ip/z920_nvdla_ps_ddr4_0_0/bd_0/ip/ip_8/synth/bd_02cf_second_ilmb_cntlr_0.vhd:84]
INFO: [Synth 8-638] synthesizing module 'bd_02cf_second_lmb_bram_I_0' [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ip/z920_nvdla_ps_ddr4_0_0/bd_0/ip/ip_9/synth/bd_02cf_second_lmb_bram_I_0.vhd:80]
	Parameter C_FAMILY bound to: zynquplus - type: string 
	Parameter C_XDEVICEFAMILY bound to: zynquplus - type: string 
	Parameter C_ELABORATION_DIR bound to: ./ - type: string 
	Parameter C_INTERFACE_TYPE bound to: 0 - type: integer 
	Parameter C_AXI_TYPE bound to: 1 - type: integer 
	Parameter C_AXI_SLAVE_TYPE bound to: 0 - type: integer 
	Parameter C_USE_BRAM_BLOCK bound to: 1 - type: integer 
	Parameter C_ENABLE_32BIT_ADDRESS bound to: 1 - type: integer 
	Parameter C_CTRL_ECC_ALGO bound to: NONE - type: string 
	Parameter C_HAS_AXI_ID bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 4 - type: integer 
	Parameter C_MEM_TYPE bound to: 2 - type: integer 
	Parameter C_BYTE_SIZE bound to: 8 - type: integer 
	Parameter C_ALGORITHM bound to: 1 - type: integer 
	Parameter C_PRIM_TYPE bound to: 1 - type: integer 
	Parameter C_LOAD_INIT_FILE bound to: 0 - type: integer 
	Parameter C_INIT_FILE_NAME bound to: no_coe_file_loaded - type: string 
	Parameter C_INIT_FILE bound to: bd_02cf_second_lmb_bram_I_0.mem - type: string 
	Parameter C_USE_DEFAULT_DATA bound to: 0 - type: integer 
	Parameter C_DEFAULT_DATA bound to: 0 - type: string 
	Parameter C_HAS_RSTA bound to: 1 - type: integer 
	Parameter C_RST_PRIORITY_A bound to: CE - type: string 
	Parameter C_RSTRAM_A bound to: 0 - type: integer 
	Parameter C_INITA_VAL bound to: 0 - type: string 
	Parameter C_HAS_ENA bound to: 1 - type: integer 
	Parameter C_HAS_REGCEA bound to: 0 - type: integer 
	Parameter C_USE_BYTE_WEA bound to: 1 - type: integer 
	Parameter C_WEA_WIDTH bound to: 4 - type: integer 
	Parameter C_WRITE_MODE_A bound to: WRITE_FIRST - type: string 
	Parameter C_WRITE_WIDTH_A bound to: 32 - type: integer 
	Parameter C_READ_WIDTH_A bound to: 32 - type: integer 
	Parameter C_WRITE_DEPTH_A bound to: 8192 - type: integer 
	Parameter C_READ_DEPTH_A bound to: 8192 - type: integer 
	Parameter C_ADDRA_WIDTH bound to: 32 - type: integer 
	Parameter C_HAS_RSTB bound to: 1 - type: integer 
	Parameter C_RST_PRIORITY_B bound to: CE - type: string 
	Parameter C_RSTRAM_B bound to: 0 - type: integer 
	Parameter C_INITB_VAL bound to: 0 - type: string 
	Parameter C_HAS_ENB bound to: 1 - type: integer 
	Parameter C_HAS_REGCEB bound to: 0 - type: integer 
	Parameter C_USE_BYTE_WEB bound to: 1 - type: integer 
	Parameter C_WEB_WIDTH bound to: 4 - type: integer 
	Parameter C_WRITE_MODE_B bound to: WRITE_FIRST - type: string 
	Parameter C_WRITE_WIDTH_B bound to: 32 - type: integer 
	Parameter C_READ_WIDTH_B bound to: 32 - type: integer 
	Parameter C_WRITE_DEPTH_B bound to: 8192 - type: integer 
	Parameter C_READ_DEPTH_B bound to: 8192 - type: integer 
	Parameter C_ADDRB_WIDTH bound to: 32 - type: integer 
	Parameter C_HAS_MEM_OUTPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_MEM_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_HAS_MUX_OUTPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_MUX_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_MUX_PIPELINE_STAGES bound to: 0 - type: integer 
	Parameter C_HAS_SOFTECC_INPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_SOFTECC_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_USE_SOFTECC bound to: 0 - type: integer 
	Parameter C_USE_ECC bound to: 0 - type: integer 
	Parameter C_EN_ECC_PIPE bound to: 0 - type: integer 
	Parameter C_HAS_INJECTERR bound to: 0 - type: integer 
	Parameter C_SIM_COLLISION_CHECK bound to: ALL - type: string 
	Parameter C_COMMON_CLK bound to: 0 - type: integer 
	Parameter C_DISABLE_WARN_BHV_COLL bound to: 0 - type: integer 
	Parameter C_EN_SLEEP_PIN bound to: 0 - type: integer 
	Parameter C_USE_URAM bound to: 0 - type: integer 
	Parameter C_EN_RDADDRA_CHG bound to: 0 - type: integer 
	Parameter C_EN_RDADDRB_CHG bound to: 0 - type: integer 
	Parameter C_EN_DEEPSLEEP_PIN bound to: 0 - type: integer 
	Parameter C_EN_SHUTDOWN_PIN bound to: 0 - type: integer 
	Parameter C_EN_SAFETY_CKT bound to: 1 - type: integer 
	Parameter C_DISABLE_WARN_BHV_RANGE bound to: 0 - type: integer 
	Parameter C_COUNT_36K_BRAM bound to: 8 - type: string 
	Parameter C_COUNT_18K_BRAM bound to: 0 - type: string 
	Parameter C_EST_POWER_SUMMARY bound to: Estimated Power for IP     :     17.246228 mW - type: string 
INFO: [Synth 8-3491] module 'blk_mem_gen_v8_4_1' declared at '/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/67d8/hdl/blk_mem_gen_v8_4_vhsyn_rfs.vhd:195313' bound to instance 'U0' of component 'blk_mem_gen_v8_4_1' [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ip/z920_nvdla_ps_ddr4_0_0/bd_0/ip/ip_9/synth/bd_02cf_second_lmb_bram_I_0.vhd:253]
INFO: [Synth 8-256] done synthesizing module 'bd_02cf_second_lmb_bram_I_0' (679#1) [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ip/z920_nvdla_ps_ddr4_0_0/bd_0/ip/ip_9/synth/bd_02cf_second_lmb_bram_I_0.vhd:80]
	Parameter SYNC_MTBF bound to: 2 - type: integer 
	Parameter WIDTH bound to: 1 - type: integer 
	Parameter INSERT_DELAY bound to: 0 - type: integer 
	Parameter MAX_DELAY bound to: 10000 - type: integer 
	Parameter TCQ bound to: 100.000000 - type: float 
	Parameter SYNC_MTBF bound to: 2 - type: integer 
	Parameter WIDTH bound to: 32 - type: integer 
	Parameter INSERT_DELAY bound to: 0 - type: integer 
	Parameter MAX_DELAY bound to: 5000 - type: integer 
	Parameter TCQ bound to: 100.000000 - type: float 
	Parameter SYNC_MTBF bound to: 2 - type: integer 
	Parameter WIDTH bound to: 1 - type: integer 
	Parameter INSERT_DELAY bound to: 0 - type: integer 
	Parameter MAX_DELAY bound to: 5000 - type: integer 
	Parameter TCQ bound to: 100.000000 - type: float 
	Parameter SYNC_MTBF bound to: 2 - type: integer 
	Parameter WIDTH bound to: 20 - type: integer 
	Parameter INSERT_DELAY bound to: 0 - type: integer 
	Parameter MAX_DELAY bound to: 10000 - type: integer 
	Parameter TCQ bound to: 100.000000 - type: float 
	Parameter SYNC_MTBF bound to: 2 - type: integer 
	Parameter WIDTH bound to: 32 - type: integer 
	Parameter INSERT_DELAY bound to: 0 - type: integer 
	Parameter MAX_DELAY bound to: 3000 - type: integer 
	Parameter TCQ bound to: 100.000000 - type: float 
	Parameter SYNC_MTBF bound to: 2 - type: integer 
	Parameter WIDTH bound to: 1 - type: integer 
	Parameter INSERT_DELAY bound to: 0 - type: integer 
	Parameter MAX_DELAY bound to: 3000 - type: integer 
	Parameter TCQ bound to: 100.000000 - type: float 
WARNING: [Synth 8-3936] Found unconnected internal register 'io_address_r2_reg' and it is trimmed from '32' to '28' bits. [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ip/z920_nvdla_ps_ddr4_0_0/rtl/ip_top/z920_nvdla_ps_ddr4_0_0_ddr4_mem_intfc.sv:504]
WARNING: [Synth 8-3936] Found unconnected internal register 'io_address_r1_reg' and it is trimmed from '32' to '28' bits. [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ip/z920_nvdla_ps_ddr4_0_0/rtl/ip_top/z920_nvdla_ps_ddr4_0_0_ddr4_mem_intfc.sv:497]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_S_AXI_ID_WIDTH bound to: 2 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 512 - type: integer 
	Parameter C_MC_ADDR_WIDTH bound to: 29 - type: integer 
	Parameter C_MC_DATA_WIDTH bound to: 512 - type: integer 
	Parameter C_MC_BURST_MODE bound to: 8 - type: string 
	Parameter C_MC_nCK_PER_CLK bound to: 4 - type: integer 
	Parameter C_S_AXI_SUPPORTS_NARROW_BURST bound to: 1 - type: integer 
	Parameter C_S_AXI_REG_EN0 bound to: 20'b00000000000000000000 
	Parameter C_S_AXI_REG_EN1 bound to: 20'b00000000000000000000 
	Parameter C_RD_WR_ARB_ALGORITHM bound to: RD_PRI_REG - type: string 
	Parameter C_ECC bound to: OFF - type: string 
	Parameter P_AXSIZE bound to: 6 - type: integer 
	Parameter P_D1_REG_CONFIG_AW bound to: 0 - type: integer 
	Parameter P_D1_REG_CONFIG_W bound to: 0 - type: integer 
	Parameter P_D1_REG_CONFIG_B bound to: 0 - type: integer 
	Parameter P_D1_REG_CONFIG_AR bound to: 0 - type: integer 
	Parameter P_D1_REG_CONFIG_R bound to: 0 - type: integer 
	Parameter P_USE_UPSIZER bound to: 1 - type: integer 
	Parameter P_D2_REG_CONFIG_AW bound to: 1 - type: integer 
	Parameter P_D2_REG_CONFIG_W bound to: 0 - type: integer 
	Parameter P_D2_REG_CONFIG_AR bound to: 1 - type: integer 
	Parameter P_D2_REG_CONFIG_R bound to: 1 - type: integer 
	Parameter P_D3_REG_CONFIG_AW bound to: 0 - type: integer 
	Parameter P_D3_REG_CONFIG_W bound to: 0 - type: integer 
	Parameter P_D3_REG_CONFIG_B bound to: 0 - type: integer 
	Parameter P_D3_REG_CONFIG_AR bound to: 0 - type: integer 
	Parameter P_D3_REG_CONFIG_R bound to: 0 - type: integer 
	Parameter P_UPSIZER_PACKING_LEVEL bound to: 2 - type: integer 
	Parameter P_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter P_SINGLE_THREAD bound to: 0 - type: integer 
	Parameter C_MC_BURST_LEN bound to: 1 - type: integer 
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_AXI_ID_WIDTH bound to: 2 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 512 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 512 - type: integer 
	Parameter C_M_AXI_AW_REGISTER bound to: 1 - type: integer 
	Parameter C_M_AXI_W_REGISTER bound to: 0 - type: integer 
	Parameter C_M_AXI_AR_REGISTER bound to: 1 - type: integer 
	Parameter C_S_AXI_R_REGISTER bound to: 1 - type: integer 
	Parameter C_M_AXI_R_REGISTER bound to: 1 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_SUPPORTS_WRITE bound to: 1 - type: integer 
	Parameter C_AXI_SUPPORTS_READ bound to: 1 - type: integer 
	Parameter C_PACKING_LEVEL bound to: 2 - type: integer 
	Parameter C_SUPPORT_BURSTS bound to: 1 - type: integer 
	Parameter C_SINGLE_THREAD bound to: 0 - type: integer 
	Parameter C_S_AXI_BYTES_LOG bound to: 6 - type: integer 
	Parameter C_M_AXI_BYTES_LOG bound to: 6 - type: integer 
	Parameter C_RATIO bound to: 1 - type: integer 
	Parameter C_RATIO_LOG bound to: 0 - type: integer 
	Parameter P_BYPASS bound to: 0 - type: integer 
	Parameter P_LIGHTWT bound to: 7 - type: integer 
	Parameter P_FWD_REV bound to: 1 - type: integer 
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_AXI_ID_WIDTH bound to: 2 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 512 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 512 - type: integer 
	Parameter C_M_AXI_REGISTER bound to: 1 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_CHANNEL bound to: 0 - type: integer 
	Parameter C_PACKING_LEVEL bound to: 2 - type: integer 
	Parameter C_SUPPORT_BURSTS bound to: 1 - type: integer 
	Parameter C_SINGLE_THREAD bound to: 0 - type: integer 
	Parameter C_S_AXI_BYTES_LOG bound to: 6 - type: integer 
	Parameter C_M_AXI_BYTES_LOG bound to: 6 - type: integer 
	Parameter C_S_AXI_NATIVE_SIZE bound to: 3'b110 
	Parameter C_M_AXI_NATIVE_SIZE bound to: 3'b110 
	Parameter C_DOUBLE_LEN bound to: 24'b000000000000000011111111 
	Parameter C_FIX_BURST bound to: 2'b00 
	Parameter C_INCR_BURST bound to: 2'b01 
	Parameter C_WRAP_BURST bound to: 2'b10 
	Parameter C_NEVER_PACK bound to: 0 - type: integer 
	Parameter C_DEFAULT_PACK bound to: 1 - type: integer 
	Parameter C_ALWAYS_PACK bound to: 2 - type: integer 
	Parameter C_FIFO_DEPTH_LOG bound to: 5 - type: integer 
	Parameter C_BURST_BYTES_LOG bound to: 10 - type: integer 
	Parameter C_SI_UNUSED_LOG bound to: 26 - type: integer 
	Parameter C_MI_UNUSED_LOG bound to: 26 - type: integer 
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_ENABLE_S_VALID_CARRY bound to: 1 - type: integer 
	Parameter C_ENABLE_REGISTERED_OUTPUT bound to: 1 - type: integer 
	Parameter C_FIFO_DEPTH_LOG bound to: 5 - type: integer 
	Parameter C_FIFO_WIDTH bound to: 49 - type: integer 
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_S_AXI_DATA_WIDTH bound to: 512 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 512 - type: integer 
	Parameter C_M_AXI_REGISTER bound to: 1 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_PACKING_LEVEL bound to: 2 - type: integer 
	Parameter C_SUPPORT_BURSTS bound to: 1 - type: integer 
	Parameter C_S_AXI_BYTES_LOG bound to: 6 - type: integer 
	Parameter C_M_AXI_BYTES_LOG bound to: 6 - type: integer 
	Parameter C_RATIO bound to: 1 - type: integer 
	Parameter C_RATIO_LOG bound to: 0 - type: integer 
	Parameter C_NEVER_PACK bound to: 0 - type: integer 
	Parameter C_DEFAULT_PACK bound to: 1 - type: integer 
	Parameter C_ALWAYS_PACK bound to: 2 - type: integer 
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_AXI_ID_WIDTH bound to: 2 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 512 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 512 - type: integer 
	Parameter C_M_AXI_REGISTER bound to: 1 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_CHANNEL bound to: 1 - type: integer 
	Parameter C_PACKING_LEVEL bound to: 2 - type: integer 
	Parameter C_SUPPORT_BURSTS bound to: 1 - type: integer 
	Parameter C_SINGLE_THREAD bound to: 0 - type: integer 
	Parameter C_S_AXI_BYTES_LOG bound to: 6 - type: integer 
	Parameter C_M_AXI_BYTES_LOG bound to: 6 - type: integer 
	Parameter C_S_AXI_NATIVE_SIZE bound to: 3'b110 
	Parameter C_M_AXI_NATIVE_SIZE bound to: 3'b110 
	Parameter C_DOUBLE_LEN bound to: 24'b000000000000000011111111 
	Parameter C_FIX_BURST bound to: 2'b00 
	Parameter C_INCR_BURST bound to: 2'b01 
	Parameter C_WRAP_BURST bound to: 2'b10 
	Parameter C_NEVER_PACK bound to: 0 - type: integer 
	Parameter C_DEFAULT_PACK bound to: 1 - type: integer 
	Parameter C_ALWAYS_PACK bound to: 2 - type: integer 
	Parameter C_FIFO_DEPTH_LOG bound to: 5 - type: integer 
	Parameter C_BURST_BYTES_LOG bound to: 10 - type: integer 
	Parameter C_SI_UNUSED_LOG bound to: 26 - type: integer 
	Parameter C_MI_UNUSED_LOG bound to: 26 - type: integer 
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_AXI_ID_WIDTH bound to: 2 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 512 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 512 - type: integer 
	Parameter C_S_AXI_REGISTER bound to: 1 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_PACKING_LEVEL bound to: 2 - type: integer 
	Parameter C_SUPPORT_BURSTS bound to: 1 - type: integer 
	Parameter C_S_AXI_BYTES_LOG bound to: 6 - type: integer 
	Parameter C_M_AXI_BYTES_LOG bound to: 6 - type: integer 
	Parameter C_RATIO bound to: 1 - type: integer 
	Parameter C_RATIO_LOG bound to: 0 - type: integer 
	Parameter C_NEVER_PACK bound to: 0 - type: integer 
	Parameter C_DEFAULT_PACK bound to: 1 - type: integer 
	Parameter C_ALWAYS_PACK bound to: 2 - type: integer 
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_AXI_ID_WIDTH bound to: 2 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 512 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_REG_CONFIG_AW bound to: 7 - type: integer 
	Parameter C_REG_CONFIG_W bound to: 0 - type: integer 
	Parameter C_REG_CONFIG_B bound to: 0 - type: integer 
	Parameter C_REG_CONFIG_AR bound to: 7 - type: integer 
	Parameter C_REG_CONFIG_R bound to: 0 - type: integer 
	Parameter C_AWUSER_RIGHT bound to: 0 - type: integer 
	Parameter C_AWUSER_LEN bound to: 0 - type: integer 
	Parameter C_AWQOS_RIGHT bound to: 0 - type: integer 
	Parameter C_AWQOS_LEN bound to: 4 - type: integer 
	Parameter C_AWREGION_RIGHT bound to: 4 - type: integer 
	Parameter C_AWREGION_LEN bound to: 4 - type: integer 
	Parameter C_AWPROT_RIGHT bound to: 8 - type: integer 
	Parameter C_AWPROT_LEN bound to: 3 - type: integer 
	Parameter C_AWCACHE_RIGHT bound to: 11 - type: integer 
	Parameter C_AWCACHE_LEN bound to: 4 - type: integer 
	Parameter C_AWLOCK_RIGHT bound to: 15 - type: integer 
	Parameter C_AWLOCK_LEN bound to: 2 - type: integer 
	Parameter C_AWBURST_RIGHT bound to: 17 - type: integer 
	Parameter C_AWBURST_LEN bound to: 2 - type: integer 
	Parameter C_AWSIZE_RIGHT bound to: 19 - type: integer 
	Parameter C_AWSIZE_LEN bound to: 3 - type: integer 
	Parameter C_AWLEN_RIGHT bound to: 22 - type: integer 
	Parameter C_AWLEN_LEN bound to: 8 - type: integer 
	Parameter C_AWADDR_RIGHT bound to: 30 - type: integer 
	Parameter C_AWADDR_LEN bound to: 32 - type: integer 
	Parameter C_AWID_RIGHT bound to: 62 - type: integer 
	Parameter C_AWID_LEN bound to: 2 - type: integer 
	Parameter C_AW_SIZE bound to: 64 - type: integer 
	Parameter C_WUSER_RIGHT bound to: 0 - type: integer 
	Parameter C_WUSER_LEN bound to: 0 - type: integer 
	Parameter C_WLAST_RIGHT bound to: 0 - type: integer 
	Parameter C_WLAST_LEN bound to: 1 - type: integer 
	Parameter C_WSTRB_RIGHT bound to: 1 - type: integer 
	Parameter C_WSTRB_LEN bound to: 64 - type: integer 
	Parameter C_WDATA_RIGHT bound to: 65 - type: integer 
	Parameter C_WDATA_LEN bound to: 512 - type: integer 
	Parameter C_WID_RIGHT bound to: 577 - type: integer 
	Parameter C_WID_LEN bound to: 2 - type: integer 
	Parameter C_W_SIZE bound to: 579 - type: integer 
	Parameter C_BUSER_RIGHT bound to: 0 - type: integer 
	Parameter C_BUSER_LEN bound to: 0 - type: integer 
	Parameter C_BRESP_RIGHT bound to: 0 - type: integer 
	Parameter C_BRESP_LEN bound to: 2 - type: integer 
	Parameter C_BID_RIGHT bound to: 2 - type: integer 
	Parameter C_BID_LEN bound to: 2 - type: integer 
	Parameter C_B_SIZE bound to: 4 - type: integer 
	Parameter C_ARUSER_RIGHT bound to: 0 - type: integer 
	Parameter C_ARUSER_LEN bound to: 0 - type: integer 
	Parameter C_ARQOS_RIGHT bound to: 0 - type: integer 
	Parameter C_ARQOS_LEN bound to: 4 - type: integer 
	Parameter C_ARREGION_RIGHT bound to: 4 - type: integer 
	Parameter C_ARREGION_LEN bound to: 4 - type: integer 
	Parameter C_ARPROT_RIGHT bound to: 8 - type: integer 
	Parameter C_ARPROT_LEN bound to: 3 - type: integer 
	Parameter C_ARCACHE_RIGHT bound to: 11 - type: integer 
	Parameter C_ARCACHE_LEN bound to: 4 - type: integer 
	Parameter C_ARLOCK_RIGHT bound to: 15 - type: integer 
	Parameter C_ARLOCK_LEN bound to: 2 - type: integer 
	Parameter C_ARBURST_RIGHT bound to: 17 - type: integer 
	Parameter C_ARBURST_LEN bound to: 2 - type: integer 
	Parameter C_ARSIZE_RIGHT bound to: 19 - type: integer 
	Parameter C_ARSIZE_LEN bound to: 3 - type: integer 
	Parameter C_ARLEN_RIGHT bound to: 22 - type: integer 
	Parameter C_ARLEN_LEN bound to: 8 - type: integer 
	Parameter C_ARADDR_RIGHT bound to: 30 - type: integer 
	Parameter C_ARADDR_LEN bound to: 32 - type: integer 
	Parameter C_ARID_RIGHT bound to: 62 - type: integer 
	Parameter C_ARID_LEN bound to: 2 - type: integer 
	Parameter C_AR_SIZE bound to: 64 - type: integer 
	Parameter C_RUSER_RIGHT bound to: 0 - type: integer 
	Parameter C_RUSER_LEN bound to: 0 - type: integer 
	Parameter C_RLAST_RIGHT bound to: 0 - type: integer 
	Parameter C_RLAST_LEN bound to: 1 - type: integer 
	Parameter C_RRESP_RIGHT bound to: 1 - type: integer 
	Parameter C_RRESP_LEN bound to: 2 - type: integer 
	Parameter C_RDATA_RIGHT bound to: 3 - type: integer 
	Parameter C_RDATA_LEN bound to: 512 - type: integer 
	Parameter C_RID_RIGHT bound to: 515 - type: integer 
	Parameter C_RID_LEN bound to: 2 - type: integer 
	Parameter C_R_SIZE bound to: 517 - type: integer 
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_REG_CONFIG bound to: 7 - type: integer 
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_DATA_WIDTH bound to: 579 - type: integer 
	Parameter C_REG_CONFIG bound to: 0 - type: integer 
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_DATA_WIDTH bound to: 4 - type: integer 
	Parameter C_REG_CONFIG bound to: 0 - type: integer 
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_DATA_WIDTH bound to: 517 - type: integer 
	Parameter C_REG_CONFIG bound to: 0 - type: integer 
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_AXI_ID_WIDTH bound to: 2 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 512 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_REG_CONFIG_AW bound to: 0 - type: integer 
	Parameter C_REG_CONFIG_W bound to: 0 - type: integer 
	Parameter C_REG_CONFIG_B bound to: 0 - type: integer 
	Parameter C_REG_CONFIG_AR bound to: 0 - type: integer 
	Parameter C_REG_CONFIG_R bound to: 1 - type: integer 
	Parameter C_AWUSER_RIGHT bound to: 0 - type: integer 
	Parameter C_AWUSER_LEN bound to: 0 - type: integer 
	Parameter C_AWQOS_RIGHT bound to: 0 - type: integer 
	Parameter C_AWQOS_LEN bound to: 4 - type: integer 
	Parameter C_AWREGION_RIGHT bound to: 4 - type: integer 
	Parameter C_AWREGION_LEN bound to: 4 - type: integer 
	Parameter C_AWPROT_RIGHT bound to: 8 - type: integer 
	Parameter C_AWPROT_LEN bound to: 3 - type: integer 
	Parameter C_AWCACHE_RIGHT bound to: 11 - type: integer 
	Parameter C_AWCACHE_LEN bound to: 4 - type: integer 
	Parameter C_AWLOCK_RIGHT bound to: 15 - type: integer 
	Parameter C_AWLOCK_LEN bound to: 2 - type: integer 
	Parameter C_AWBURST_RIGHT bound to: 17 - type: integer 
	Parameter C_AWBURST_LEN bound to: 2 - type: integer 
	Parameter C_AWSIZE_RIGHT bound to: 19 - type: integer 
	Parameter C_AWSIZE_LEN bound to: 3 - type: integer 
	Parameter C_AWLEN_RIGHT bound to: 22 - type: integer 
	Parameter C_AWLEN_LEN bound to: 8 - type: integer 
	Parameter C_AWADDR_RIGHT bound to: 30 - type: integer 
	Parameter C_AWADDR_LEN bound to: 32 - type: integer 
	Parameter C_AWID_RIGHT bound to: 62 - type: integer 
	Parameter C_AWID_LEN bound to: 2 - type: integer 
	Parameter C_AW_SIZE bound to: 64 - type: integer 
	Parameter C_WUSER_RIGHT bound to: 0 - type: integer 
	Parameter C_WUSER_LEN bound to: 0 - type: integer 
	Parameter C_WLAST_RIGHT bound to: 0 - type: integer 
	Parameter C_WLAST_LEN bound to: 1 - type: integer 
	Parameter C_WSTRB_RIGHT bound to: 1 - type: integer 
	Parameter C_WSTRB_LEN bound to: 64 - type: integer 
	Parameter C_WDATA_RIGHT bound to: 65 - type: integer 
	Parameter C_WDATA_LEN bound to: 512 - type: integer 
	Parameter C_WID_RIGHT bound to: 577 - type: integer 
	Parameter C_WID_LEN bound to: 2 - type: integer 
	Parameter C_W_SIZE bound to: 579 - type: integer 
	Parameter C_BUSER_RIGHT bound to: 0 - type: integer 
	Parameter C_BUSER_LEN bound to: 0 - type: integer 
	Parameter C_BRESP_RIGHT bound to: 0 - type: integer 
	Parameter C_BRESP_LEN bound to: 2 - type: integer 
	Parameter C_BID_RIGHT bound to: 2 - type: integer 
	Parameter C_BID_LEN bound to: 2 - type: integer 
	Parameter C_B_SIZE bound to: 4 - type: integer 
	Parameter C_ARUSER_RIGHT bound to: 0 - type: integer 
	Parameter C_ARUSER_LEN bound to: 0 - type: integer 
	Parameter C_ARQOS_RIGHT bound to: 0 - type: integer 
	Parameter C_ARQOS_LEN bound to: 4 - type: integer 
	Parameter C_ARREGION_RIGHT bound to: 4 - type: integer 
	Parameter C_ARREGION_LEN bound to: 4 - type: integer 
	Parameter C_ARPROT_RIGHT bound to: 8 - type: integer 
	Parameter C_ARPROT_LEN bound to: 3 - type: integer 
	Parameter C_ARCACHE_RIGHT bound to: 11 - type: integer 
	Parameter C_ARCACHE_LEN bound to: 4 - type: integer 
	Parameter C_ARLOCK_RIGHT bound to: 15 - type: integer 
	Parameter C_ARLOCK_LEN bound to: 2 - type: integer 
	Parameter C_ARBURST_RIGHT bound to: 17 - type: integer 
	Parameter C_ARBURST_LEN bound to: 2 - type: integer 
	Parameter C_ARSIZE_RIGHT bound to: 19 - type: integer 
	Parameter C_ARSIZE_LEN bound to: 3 - type: integer 
	Parameter C_ARLEN_RIGHT bound to: 22 - type: integer 
	Parameter C_ARLEN_LEN bound to: 8 - type: integer 
	Parameter C_ARADDR_RIGHT bound to: 30 - type: integer 
	Parameter C_ARADDR_LEN bound to: 32 - type: integer 
	Parameter C_ARID_RIGHT bound to: 62 - type: integer 
	Parameter C_ARID_LEN bound to: 2 - type: integer 
	Parameter C_AR_SIZE bound to: 64 - type: integer 
	Parameter C_RUSER_RIGHT bound to: 0 - type: integer 
	Parameter C_RUSER_LEN bound to: 0 - type: integer 
	Parameter C_RLAST_RIGHT bound to: 0 - type: integer 
	Parameter C_RLAST_LEN bound to: 1 - type: integer 
	Parameter C_RRESP_RIGHT bound to: 1 - type: integer 
	Parameter C_RRESP_LEN bound to: 2 - type: integer 
	Parameter C_RDATA_RIGHT bound to: 3 - type: integer 
	Parameter C_RDATA_LEN bound to: 512 - type: integer 
	Parameter C_RID_RIGHT bound to: 515 - type: integer 
	Parameter C_RID_LEN bound to: 2 - type: integer 
	Parameter C_R_SIZE bound to: 517 - type: integer 
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_REG_CONFIG bound to: 0 - type: integer 
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_DATA_WIDTH bound to: 517 - type: integer 
	Parameter C_REG_CONFIG bound to: 1 - type: integer 
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_AXI_ID_WIDTH bound to: 2 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 512 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_REG_CONFIG_AW bound to: 0 - type: integer 
	Parameter C_REG_CONFIG_W bound to: 0 - type: integer 
	Parameter C_REG_CONFIG_B bound to: 0 - type: integer 
	Parameter C_REG_CONFIG_AR bound to: 0 - type: integer 
	Parameter C_REG_CONFIG_R bound to: 0 - type: integer 
	Parameter C_AWUSER_RIGHT bound to: 0 - type: integer 
	Parameter C_AWUSER_LEN bound to: 0 - type: integer 
	Parameter C_AWQOS_RIGHT bound to: 0 - type: integer 
	Parameter C_AWQOS_LEN bound to: 4 - type: integer 
	Parameter C_AWREGION_RIGHT bound to: 4 - type: integer 
	Parameter C_AWREGION_LEN bound to: 4 - type: integer 
	Parameter C_AWPROT_RIGHT bound to: 8 - type: integer 
	Parameter C_AWPROT_LEN bound to: 3 - type: integer 
	Parameter C_AWCACHE_RIGHT bound to: 11 - type: integer 
	Parameter C_AWCACHE_LEN bound to: 4 - type: integer 
	Parameter C_AWLOCK_RIGHT bound to: 15 - type: integer 
	Parameter C_AWLOCK_LEN bound to: 2 - type: integer 
	Parameter C_AWBURST_RIGHT bound to: 17 - type: integer 
	Parameter C_AWBURST_LEN bound to: 2 - type: integer 
	Parameter C_AWSIZE_RIGHT bound to: 19 - type: integer 
	Parameter C_AWSIZE_LEN bound to: 3 - type: integer 
	Parameter C_AWLEN_RIGHT bound to: 22 - type: integer 
	Parameter C_AWLEN_LEN bound to: 8 - type: integer 
	Parameter C_AWADDR_RIGHT bound to: 30 - type: integer 
	Parameter C_AWADDR_LEN bound to: 32 - type: integer 
	Parameter C_AWID_RIGHT bound to: 62 - type: integer 
	Parameter C_AWID_LEN bound to: 2 - type: integer 
	Parameter C_AW_SIZE bound to: 64 - type: integer 
	Parameter C_WUSER_RIGHT bound to: 0 - type: integer 
	Parameter C_WUSER_LEN bound to: 0 - type: integer 
	Parameter C_WLAST_RIGHT bound to: 0 - type: integer 
	Parameter C_WLAST_LEN bound to: 1 - type: integer 
	Parameter C_WSTRB_RIGHT bound to: 1 - type: integer 
	Parameter C_WSTRB_LEN bound to: 64 - type: integer 
	Parameter C_WDATA_RIGHT bound to: 65 - type: integer 
	Parameter C_WDATA_LEN bound to: 512 - type: integer 
	Parameter C_WID_RIGHT bound to: 577 - type: integer 
	Parameter C_WID_LEN bound to: 2 - type: integer 
	Parameter C_W_SIZE bound to: 579 - type: integer 
	Parameter C_BUSER_RIGHT bound to: 0 - type: integer 
	Parameter C_BUSER_LEN bound to: 0 - type: integer 
	Parameter C_BRESP_RIGHT bound to: 0 - type: integer 
	Parameter C_BRESP_LEN bound to: 2 - type: integer 
	Parameter C_BID_RIGHT bound to: 2 - type: integer 
	Parameter C_BID_LEN bound to: 2 - type: integer 
	Parameter C_B_SIZE bound to: 4 - type: integer 
	Parameter C_ARUSER_RIGHT bound to: 0 - type: integer 
	Parameter C_ARUSER_LEN bound to: 0 - type: integer 
	Parameter C_ARQOS_RIGHT bound to: 0 - type: integer 
	Parameter C_ARQOS_LEN bound to: 4 - type: integer 
	Parameter C_ARREGION_RIGHT bound to: 4 - type: integer 
	Parameter C_ARREGION_LEN bound to: 4 - type: integer 
	Parameter C_ARPROT_RIGHT bound to: 8 - type: integer 
	Parameter C_ARPROT_LEN bound to: 3 - type: integer 
	Parameter C_ARCACHE_RIGHT bound to: 11 - type: integer 
	Parameter C_ARCACHE_LEN bound to: 4 - type: integer 
	Parameter C_ARLOCK_RIGHT bound to: 15 - type: integer 
	Parameter C_ARLOCK_LEN bound to: 2 - type: integer 
	Parameter C_ARBURST_RIGHT bound to: 17 - type: integer 
	Parameter C_ARBURST_LEN bound to: 2 - type: integer 
	Parameter C_ARSIZE_RIGHT bound to: 19 - type: integer 
	Parameter C_ARSIZE_LEN bound to: 3 - type: integer 
	Parameter C_ARLEN_RIGHT bound to: 22 - type: integer 
	Parameter C_ARLEN_LEN bound to: 8 - type: integer 
	Parameter C_ARADDR_RIGHT bound to: 30 - type: integer 
	Parameter C_ARADDR_LEN bound to: 32 - type: integer 
	Parameter C_ARID_RIGHT bound to: 62 - type: integer 
	Parameter C_ARID_LEN bound to: 2 - type: integer 
	Parameter C_AR_SIZE bound to: 64 - type: integer 
	Parameter C_RUSER_RIGHT bound to: 0 - type: integer 
	Parameter C_RUSER_LEN bound to: 0 - type: integer 
	Parameter C_RLAST_RIGHT bound to: 0 - type: integer 
	Parameter C_RLAST_LEN bound to: 1 - type: integer 
	Parameter C_RRESP_RIGHT bound to: 1 - type: integer 
	Parameter C_RRESP_LEN bound to: 2 - type: integer 
	Parameter C_RDATA_RIGHT bound to: 3 - type: integer 
	Parameter C_RDATA_LEN bound to: 512 - type: integer 
	Parameter C_RID_RIGHT bound to: 515 - type: integer 
	Parameter C_RID_LEN bound to: 2 - type: integer 
	Parameter C_R_SIZE bound to: 517 - type: integer 
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_REG_CONFIG bound to: 0 - type: integer 
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_DATA_WIDTH bound to: 579 - type: integer 
	Parameter C_REG_CONFIG bound to: 0 - type: integer 
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_DATA_WIDTH bound to: 4 - type: integer 
	Parameter C_REG_CONFIG bound to: 0 - type: integer 
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_DATA_WIDTH bound to: 517 - type: integer 
	Parameter C_REG_CONFIG bound to: 0 - type: integer 
	Parameter C_ID_WIDTH bound to: 2 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_MC_ADDR_WIDTH bound to: 29 - type: integer 
	Parameter C_DATA_WIDTH bound to: 512 - type: integer 
	Parameter C_MC_BURST_LEN bound to: 1 - type: integer 
	Parameter C_MC_nCK_PER_CLK bound to: 4 - type: integer 
	Parameter C_AXSIZE bound to: 6 - type: integer 
	Parameter C_ECC bound to: OFF - type: string 
	Parameter P_CMD_WRITE bound to: 3'b000 
	Parameter P_CMD_READ bound to: 3'b001 
	Parameter P_CMD_WRITE_BYTES bound to: 3'b011 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_MC_ADDR_WIDTH bound to: 29 - type: integer 
	Parameter C_DATA_WIDTH bound to: 512 - type: integer 
	Parameter C_MC_BURST_LEN bound to: 1 - type: integer 
	Parameter C_MC_nCK_PER_CLK bound to: 4 - type: integer 
	Parameter C_AXSIZE bound to: 6 - type: integer 
	Parameter C_MC_RD_INST bound to: 0 - type: integer 
	Parameter P_MC_BURST_MASK bound to: 29'b11111111111111111111111111000 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_MC_ADDR_WIDTH bound to: 29 - type: integer 
	Parameter C_MC_BURST_LEN bound to: 1 - type: integer 
	Parameter C_DATA_WIDTH bound to: 512 - type: integer 
	Parameter C_AXSIZE bound to: 6 - type: integer 
	Parameter C_MC_RD_INST bound to: 0 - type: integer 
	Parameter P_AXLEN_WIDTH bound to: 8 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_MC_ADDR_WIDTH bound to: 29 - type: integer 
	Parameter C_MC_BURST_LEN bound to: 1 - type: integer 
	Parameter C_DATA_WIDTH bound to: 512 - type: integer 
	Parameter C_AXSIZE bound to: 6 - type: integer 
	Parameter C_MC_RD_INST bound to: 0 - type: integer 
	Parameter P_AXLEN_WIDTH bound to: 4 - type: integer 
	Parameter C_MC_BURST_LEN bound to: 1 - type: integer 
	Parameter C_MC_RD_INST bound to: 0 - type: integer 
	Parameter C_DATA_WIDTH bound to: 512 - type: integer 
	Parameter C_MC_BURST_LEN bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_ECC bound to: OFF - type: string 
	Parameter SM_FIRST_DATA bound to: 1'b0 
	Parameter SM_SECOND_DATA bound to: 1'b1 
WARNING: [Synth 8-3848] Net cmd_wr_bytes in module/entity ddr4_v2_2_4_axi_w_channel does not have driver. [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ip/z920_nvdla_ps_ddr4_0_0/rtl/axi/ddr4_v2_2_axi_w_channel.sv:108]
	Parameter C_ID_WIDTH bound to: 2 - type: integer 
	Parameter P_WIDTH bound to: 2 - type: integer 
	Parameter P_DEPTH bound to: 8 - type: integer 
	Parameter P_AWIDTH bound to: 3 - type: integer 
	Parameter P_OKAY bound to: 2'b00 
	Parameter P_EXOKAY bound to: 2'b01 
	Parameter P_SLVERR bound to: 2'b10 
	Parameter P_DECERR bound to: 2'b11 
	Parameter C_WIDTH bound to: 2 - type: integer 
	Parameter C_AWIDTH bound to: 3 - type: integer 
	Parameter C_DEPTH bound to: 8 - type: integer 
	Parameter C_EMPTY bound to: 4'b1111 
	Parameter C_EMPTY_PRE bound to: 3'b000 
	Parameter C_FULL bound to: 3'b111 
	Parameter C_FULL_PRE bound to: 3'b110 
	Parameter C_ID_WIDTH bound to: 2 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_MC_ADDR_WIDTH bound to: 29 - type: integer 
	Parameter C_DATA_WIDTH bound to: 512 - type: integer 
	Parameter C_MC_BURST_LEN bound to: 1 - type: integer 
	Parameter C_MC_nCK_PER_CLK bound to: 4 - type: integer 
	Parameter C_AXSIZE bound to: 6 - type: integer 
	Parameter P_CMD_WRITE bound to: 3'b000 
	Parameter P_CMD_READ bound to: 3'b001 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_MC_ADDR_WIDTH bound to: 29 - type: integer 
	Parameter C_DATA_WIDTH bound to: 512 - type: integer 
	Parameter C_MC_BURST_LEN bound to: 1 - type: integer 
	Parameter C_MC_nCK_PER_CLK bound to: 4 - type: integer 
	Parameter C_AXSIZE bound to: 6 - type: integer 
	Parameter C_MC_RD_INST bound to: 1 - type: integer 
	Parameter P_MC_BURST_MASK bound to: 29'b11111111111111111111111111000 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_MC_ADDR_WIDTH bound to: 29 - type: integer 
	Parameter C_MC_BURST_LEN bound to: 1 - type: integer 
	Parameter C_DATA_WIDTH bound to: 512 - type: integer 
	Parameter C_AXSIZE bound to: 6 - type: integer 
	Parameter C_MC_RD_INST bound to: 1 - type: integer 
	Parameter P_AXLEN_WIDTH bound to: 8 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_MC_ADDR_WIDTH bound to: 29 - type: integer 
	Parameter C_MC_BURST_LEN bound to: 1 - type: integer 
	Parameter C_DATA_WIDTH bound to: 512 - type: integer 
	Parameter C_AXSIZE bound to: 6 - type: integer 
	Parameter C_MC_RD_INST bound to: 1 - type: integer 
	Parameter P_AXLEN_WIDTH bound to: 4 - type: integer 
	Parameter C_MC_BURST_LEN bound to: 1 - type: integer 
	Parameter C_MC_RD_INST bound to: 1 - type: integer 
	Parameter C_ID_WIDTH bound to: 2 - type: integer 
	Parameter C_DATA_WIDTH bound to: 512 - type: integer 
	Parameter C_MC_BURST_LEN bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_MC_nCK_PER_CLK bound to: 2 - type: integer 
	Parameter C_MC_BURST_MODE bound to: 8 - type: string 
	Parameter P_WIDTH bound to: 5 - type: integer 
	Parameter P_DEPTH bound to: 30 - type: integer 
	Parameter P_AWIDTH bound to: 5 - type: integer 
	Parameter P_D_WIDTH bound to: 513 - type: integer 
	Parameter P_D_DEPTH bound to: 32 - type: integer 
	Parameter P_D_AWIDTH bound to: 5 - type: integer 
	Parameter P_OKAY bound to: 2'b00 
	Parameter P_EXOKAY bound to: 2'b01 
	Parameter P_SLVERR bound to: 2'b10 
	Parameter P_DECERR bound to: 2'b11 
	Parameter ZERO bound to: 2'b10 
	Parameter ONE bound to: 2'b11 
	Parameter TWO bound to: 2'b01 
	Parameter C_WIDTH bound to: 513 - type: integer 
	Parameter C_AWIDTH bound to: 5 - type: integer 
	Parameter C_DEPTH bound to: 32 - type: integer 
	Parameter C_EMPTY bound to: 6'b111111 
	Parameter C_EMPTY_PRE bound to: 5'b00000 
	Parameter C_FULL bound to: 5'b11111 
	Parameter C_FULL_PRE bound to: 5'b11110 
	Parameter C_WIDTH bound to: 5 - type: integer 
	Parameter C_AWIDTH bound to: 5 - type: integer 
	Parameter C_DEPTH bound to: 30 - type: integer 
	Parameter C_EMPTY bound to: 6'b111111 
	Parameter C_EMPTY_PRE bound to: 5'b00000 
	Parameter C_FULL bound to: 5'b11101 
	Parameter C_FULL_PRE bound to: 5'b11100 
	Parameter C_MC_ADDR_WIDTH bound to: 29 - type: integer 
	Parameter C_MC_BURST_LEN bound to: 1 - type: integer 
	Parameter C_AXI_WR_STARVE_LIMIT bound to: 256 - type: integer 
	Parameter C_AXI_STARVE_CNT_WIDTH bound to: 8 - type: integer 
	Parameter C_RD_WR_ARB_ALGORITHM bound to: RD_PRI_REG - type: string 
INFO: [Synth 8-638] synthesizing module 'z920_nvdla_ps_proc_sys_reset_0_0' [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ip/z920_nvdla_ps_proc_sys_reset_0_0/synth/z920_nvdla_ps_proc_sys_reset_0_0.vhd:74]
	Parameter C_FAMILY bound to: zynquplus - type: string 
	Parameter C_EXT_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_AUX_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_EXT_RESET_HIGH bound to: 1'b1 
	Parameter C_AUX_RESET_HIGH bound to: 1'b0 
	Parameter C_NUM_BUS_RST bound to: 1 - type: integer 
	Parameter C_NUM_PERP_RST bound to: 1 - type: integer 
	Parameter C_NUM_INTERCONNECT_ARESETN bound to: 1 - type: integer 
	Parameter C_NUM_PERP_ARESETN bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'proc_sys_reset' declared at '/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/f86a/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1264' bound to instance 'U0' of component 'proc_sys_reset' [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ip/z920_nvdla_ps_proc_sys_reset_0_0/synth/z920_nvdla_ps_proc_sys_reset_0_0.vhd:129]
INFO: [Synth 8-256] done synthesizing module 'z920_nvdla_ps_proc_sys_reset_0_0' (706#1) [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ip/z920_nvdla_ps_proc_sys_reset_0_0/synth/z920_nvdla_ps_proc_sys_reset_0_0.vhd:74]
	Parameter C_OPERATION bound to: not - type: string 
	Parameter C_SIZE bound to: 1 - type: integer 
	Parameter C_MAXIGP0_DATA_WIDTH bound to: 128 - type: integer 
	Parameter C_MAXIGP1_DATA_WIDTH bound to: 128 - type: integer 
	Parameter C_MAXIGP2_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_SAXIGP0_DATA_WIDTH bound to: 128 - type: integer 
	Parameter C_SAXIGP1_DATA_WIDTH bound to: 128 - type: integer 
	Parameter C_SAXIGP2_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_SAXIGP3_DATA_WIDTH bound to: 128 - type: integer 
	Parameter C_SAXIGP4_DATA_WIDTH bound to: 128 - type: integer 
	Parameter C_SAXIGP5_DATA_WIDTH bound to: 128 - type: integer 
	Parameter C_SAXIGP6_DATA_WIDTH bound to: 128 - type: integer 
	Parameter C_SD0_INTERNAL_BUS_WIDTH bound to: 8 - type: integer 
	Parameter C_SD1_INTERNAL_BUS_WIDTH bound to: 4 - type: integer 
	Parameter C_PL_CLK0_BUF bound to: FALSE - type: string 
	Parameter C_PL_CLK1_BUF bound to: FALSE - type: string 
	Parameter C_PL_CLK2_BUF bound to: FALSE - type: string 
	Parameter C_PL_CLK3_BUF bound to: FALSE - type: string 
	Parameter C_NUM_F2P_0_INTR_INPUTS bound to: 1 - type: integer 
	Parameter C_NUM_F2P_1_INTR_INPUTS bound to: 1 - type: integer 
	Parameter C_NUM_FABRIC_RESETS bound to: 0 - type: integer 
	Parameter C_EMIO_GPIO_WIDTH bound to: 1 - type: integer 
	Parameter C_USE_DIFF_RW_CLK_GP0 bound to: 0 - type: integer 
	Parameter C_USE_DIFF_RW_CLK_GP1 bound to: 0 - type: integer 
	Parameter C_USE_DIFF_RW_CLK_GP2 bound to: 0 - type: integer 
	Parameter C_USE_DIFF_RW_CLK_GP3 bound to: 0 - type: integer 
	Parameter C_USE_DIFF_RW_CLK_GP4 bound to: 0 - type: integer 
	Parameter C_USE_DIFF_RW_CLK_GP5 bound to: 0 - type: integer 
	Parameter C_USE_DIFF_RW_CLK_GP6 bound to: 0 - type: integer 
	Parameter C_TRACE_PIPELINE_WIDTH bound to: 8 - type: integer 
	Parameter C_EN_EMIO_TRACE bound to: 0 - type: integer 
	Parameter C_EN_FIFO_ENET0 bound to: 0 - type: string 
	Parameter C_EN_FIFO_ENET1 bound to: 0 - type: string 
	Parameter C_EN_FIFO_ENET2 bound to: 0 - type: string 
	Parameter C_EN_FIFO_ENET3 bound to: 0 - type: string 
	Parameter C_TRACE_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_USE_DEBUG_TEST bound to: 0 - type: integer 
	Parameter C_DP_USE_AUDIO bound to: 0 - type: integer 
	Parameter C_DP_USE_VIDEO bound to: 0 - type: integer 
WARNING: [Synth 8-689] width (4) of port connection 'EMIOSDIO1DATAIN' does not match port width (8) of module 'PS8' [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ip/z920_nvdla_ps_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_2_0.v:4631]
WARNING: [Synth 8-689] width (4) of port connection 'EMIOSDIO1DATAOUT' does not match port width (8) of module 'PS8' [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ip/z920_nvdla_ps_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_2_0.v:4632]
WARNING: [Synth 8-689] width (4) of port connection 'EMIOSDIO1DATAENA' does not match port width (8) of module 'PS8' [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ip/z920_nvdla_ps_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_2_0.v:4633]
WARNING: [Synth 8-3848] Net dp_audio_ref_clk in module/entity zynq_ultra_ps_e_v3_2_0_zynq_ultra_ps_e does not have driver. [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ip/z920_nvdla_ps_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_2_0.v:308]
WARNING: [Synth 8-3848] Net irq_ipi_pl_0 in module/entity zynq_ultra_ps_e_v3_2_0_zynq_ultra_ps_e does not have driver. [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ip/z920_nvdla_ps_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_2_0.v:1328]
WARNING: [Synth 8-3848] Net irq_ipi_pl_1 in module/entity zynq_ultra_ps_e_v3_2_0_zynq_ultra_ps_e does not have driver. [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ip/z920_nvdla_ps_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_2_0.v:1329]
WARNING: [Synth 8-3848] Net irq_ipi_pl_2 in module/entity zynq_ultra_ps_e_v3_2_0_zynq_ultra_ps_e does not have driver. [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ip/z920_nvdla_ps_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_2_0.v:1330]
WARNING: [Synth 8-3848] Net irq_ipi_pl_3 in module/entity zynq_ultra_ps_e_v3_2_0_zynq_ultra_ps_e does not have driver. [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ip/z920_nvdla_ps_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_2_0.v:1331]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "no" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "no" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
WARNING: [Synth 8-3331] design zynq_ultra_ps_e_v3_2_0_zynq_ultra_ps_e has unconnected port dp_audio_ref_clk
WARNING: [Synth 8-3331] design zynq_ultra_ps_e_v3_2_0_zynq_ultra_ps_e has unconnected port irq_ipi_pl_0
WARNING: [Synth 8-3331] design zynq_ultra_ps_e_v3_2_0_zynq_ultra_ps_e has unconnected port irq_ipi_pl_1
WARNING: [Synth 8-3331] design zynq_ultra_ps_e_v3_2_0_zynq_ultra_ps_e has unconnected port irq_ipi_pl_2
WARNING: [Synth 8-3331] design zynq_ultra_ps_e_v3_2_0_zynq_ultra_ps_e has unconnected port irq_ipi_pl_3
WARNING: [Synth 8-3331] design zynq_ultra_ps_e_v3_2_0_zynq_ultra_ps_e has unconnected port saxihpc0_fpd_rclk
WARNING: [Synth 8-3331] design zynq_ultra_ps_e_v3_2_0_zynq_ultra_ps_e has unconnected port saxihpc0_fpd_wclk
WARNING: [Synth 8-3331] design zynq_ultra_ps_e_v3_2_0_zynq_ultra_ps_e has unconnected port saxihpc1_fpd_rclk
WARNING: [Synth 8-3331] design zynq_ultra_ps_e_v3_2_0_zynq_ultra_ps_e has unconnected port saxihpc1_fpd_wclk
WARNING: [Synth 8-3331] design zynq_ultra_ps_e_v3_2_0_zynq_ultra_ps_e has unconnected port saxihp0_fpd_rclk
WARNING: [Synth 8-3331] design zynq_ultra_ps_e_v3_2_0_zynq_ultra_ps_e has unconnected port saxihp0_fpd_wclk
WARNING: [Synth 8-3331] design zynq_ultra_ps_e_v3_2_0_zynq_ultra_ps_e has unconnected port saxihp1_fpd_rclk
WARNING: [Synth 8-3331] design zynq_ultra_ps_e_v3_2_0_zynq_ultra_ps_e has unconnected port saxihp1_fpd_wclk
WARNING: [Synth 8-3331] design zynq_ultra_ps_e_v3_2_0_zynq_ultra_ps_e has unconnected port saxihp2_fpd_rclk
WARNING: [Synth 8-3331] design zynq_ultra_ps_e_v3_2_0_zynq_ultra_ps_e has unconnected port saxihp2_fpd_wclk
WARNING: [Synth 8-3331] design zynq_ultra_ps_e_v3_2_0_zynq_ultra_ps_e has unconnected port saxihp3_fpd_rclk
WARNING: [Synth 8-3331] design zynq_ultra_ps_e_v3_2_0_zynq_ultra_ps_e has unconnected port saxihp3_fpd_wclk
WARNING: [Synth 8-3331] design zynq_ultra_ps_e_v3_2_0_zynq_ultra_ps_e has unconnected port saxi_lpd_rclk
WARNING: [Synth 8-3331] design zynq_ultra_ps_e_v3_2_0_zynq_ultra_ps_e has unconnected port saxi_lpd_wclk
WARNING: [Synth 8-3331] design zynq_ultra_ps_e_v3_2_0_zynq_ultra_ps_e has unconnected port sacefpd_awuser[15]
WARNING: [Synth 8-3331] design zynq_ultra_ps_e_v3_2_0_zynq_ultra_ps_e has unconnected port sacefpd_awuser[14]
WARNING: [Synth 8-3331] design zynq_ultra_ps_e_v3_2_0_zynq_ultra_ps_e has unconnected port sacefpd_awuser[13]
WARNING: [Synth 8-3331] design zynq_ultra_ps_e_v3_2_0_zynq_ultra_ps_e has unconnected port sacefpd_awuser[12]
WARNING: [Synth 8-3331] design zynq_ultra_ps_e_v3_2_0_zynq_ultra_ps_e has unconnected port sacefpd_awuser[11]
WARNING: [Synth 8-3331] design zynq_ultra_ps_e_v3_2_0_zynq_ultra_ps_e has unconnected port sacefpd_awuser[10]
WARNING: [Synth 8-3331] design zynq_ultra_ps_e_v3_2_0_zynq_ultra_ps_e has unconnected port sacefpd_awuser[9]
WARNING: [Synth 8-3331] design zynq_ultra_ps_e_v3_2_0_zynq_ultra_ps_e has unconnected port sacefpd_awuser[8]
WARNING: [Synth 8-3331] design zynq_ultra_ps_e_v3_2_0_zynq_ultra_ps_e has unconnected port sacefpd_awuser[7]
WARNING: [Synth 8-3331] design zynq_ultra_ps_e_v3_2_0_zynq_ultra_ps_e has unconnected port sacefpd_awuser[6]
WARNING: [Synth 8-3331] design zynq_ultra_ps_e_v3_2_0_zynq_ultra_ps_e has unconnected port sacefpd_aruser[15]
WARNING: [Synth 8-3331] design zynq_ultra_ps_e_v3_2_0_zynq_ultra_ps_e has unconnected port sacefpd_aruser[14]
WARNING: [Synth 8-3331] design zynq_ultra_ps_e_v3_2_0_zynq_ultra_ps_e has unconnected port sacefpd_aruser[13]
WARNING: [Synth 8-3331] design zynq_ultra_ps_e_v3_2_0_zynq_ultra_ps_e has unconnected port sacefpd_aruser[12]
WARNING: [Synth 8-3331] design zynq_ultra_ps_e_v3_2_0_zynq_ultra_ps_e has unconnected port sacefpd_aruser[11]
WARNING: [Synth 8-3331] design zynq_ultra_ps_e_v3_2_0_zynq_ultra_ps_e has unconnected port sacefpd_aruser[10]
WARNING: [Synth 8-3331] design zynq_ultra_ps_e_v3_2_0_zynq_ultra_ps_e has unconnected port sacefpd_aruser[9]
WARNING: [Synth 8-3331] design zynq_ultra_ps_e_v3_2_0_zynq_ultra_ps_e has unconnected port sacefpd_aruser[8]
WARNING: [Synth 8-3331] design zynq_ultra_ps_e_v3_2_0_zynq_ultra_ps_e has unconnected port sacefpd_aruser[7]
WARNING: [Synth 8-3331] design zynq_ultra_ps_e_v3_2_0_zynq_ultra_ps_e has unconnected port sacefpd_aruser[6]
WARNING: [Synth 8-3331] design zynq_ultra_ps_e_v3_2_0_zynq_ultra_ps_e has unconnected port test_adc_clk[3]
WARNING: [Synth 8-3331] design zynq_ultra_ps_e_v3_2_0_zynq_ultra_ps_e has unconnected port test_adc_clk[2]
WARNING: [Synth 8-3331] design zynq_ultra_ps_e_v3_2_0_zynq_ultra_ps_e has unconnected port test_adc_clk[1]
WARNING: [Synth 8-3331] design zynq_ultra_ps_e_v3_2_0_zynq_ultra_ps_e has unconnected port test_adc_clk[0]
WARNING: [Synth 8-3331] design zynq_ultra_ps_e_v3_2_0_zynq_ultra_ps_e has unconnected port test_adc_in[31]
WARNING: [Synth 8-3331] design zynq_ultra_ps_e_v3_2_0_zynq_ultra_ps_e has unconnected port test_adc_in[30]
WARNING: [Synth 8-3331] design zynq_ultra_ps_e_v3_2_0_zynq_ultra_ps_e has unconnected port test_adc_in[29]
WARNING: [Synth 8-3331] design zynq_ultra_ps_e_v3_2_0_zynq_ultra_ps_e has unconnected port test_adc_in[28]
WARNING: [Synth 8-3331] design zynq_ultra_ps_e_v3_2_0_zynq_ultra_ps_e has unconnected port test_adc_in[27]
WARNING: [Synth 8-3331] design zynq_ultra_ps_e_v3_2_0_zynq_ultra_ps_e has unconnected port test_adc_in[26]
WARNING: [Synth 8-3331] design zynq_ultra_ps_e_v3_2_0_zynq_ultra_ps_e has unconnected port test_adc_in[25]
WARNING: [Synth 8-3331] design zynq_ultra_ps_e_v3_2_0_zynq_ultra_ps_e has unconnected port test_adc_in[24]
WARNING: [Synth 8-3331] design zynq_ultra_ps_e_v3_2_0_zynq_ultra_ps_e has unconnected port test_adc_in[23]
WARNING: [Synth 8-3331] design zynq_ultra_ps_e_v3_2_0_zynq_ultra_ps_e has unconnected port test_adc_in[22]
WARNING: [Synth 8-3331] design zynq_ultra_ps_e_v3_2_0_zynq_ultra_ps_e has unconnected port test_adc_in[21]
WARNING: [Synth 8-3331] design zynq_ultra_ps_e_v3_2_0_zynq_ultra_ps_e has unconnected port test_adc_in[20]
WARNING: [Synth 8-3331] design zynq_ultra_ps_e_v3_2_0_zynq_ultra_ps_e has unconnected port test_adc_in[19]
WARNING: [Synth 8-3331] design zynq_ultra_ps_e_v3_2_0_zynq_ultra_ps_e has unconnected port test_adc_in[18]
WARNING: [Synth 8-3331] design zynq_ultra_ps_e_v3_2_0_zynq_ultra_ps_e has unconnected port test_adc_in[17]
WARNING: [Synth 8-3331] design zynq_ultra_ps_e_v3_2_0_zynq_ultra_ps_e has unconnected port test_adc_in[16]
WARNING: [Synth 8-3331] design zynq_ultra_ps_e_v3_2_0_zynq_ultra_ps_e has unconnected port test_adc_in[15]
WARNING: [Synth 8-3331] design zynq_ultra_ps_e_v3_2_0_zynq_ultra_ps_e has unconnected port test_adc_in[14]
WARNING: [Synth 8-3331] design zynq_ultra_ps_e_v3_2_0_zynq_ultra_ps_e has unconnected port test_adc_in[13]
WARNING: [Synth 8-3331] design zynq_ultra_ps_e_v3_2_0_zynq_ultra_ps_e has unconnected port test_adc_in[12]
WARNING: [Synth 8-3331] design zynq_ultra_ps_e_v3_2_0_zynq_ultra_ps_e has unconnected port test_adc_in[11]
WARNING: [Synth 8-3331] design zynq_ultra_ps_e_v3_2_0_zynq_ultra_ps_e has unconnected port test_adc_in[10]
WARNING: [Synth 8-3331] design zynq_ultra_ps_e_v3_2_0_zynq_ultra_ps_e has unconnected port test_adc_in[9]
WARNING: [Synth 8-3331] design zynq_ultra_ps_e_v3_2_0_zynq_ultra_ps_e has unconnected port test_adc_in[8]
WARNING: [Synth 8-3331] design zynq_ultra_ps_e_v3_2_0_zynq_ultra_ps_e has unconnected port test_adc_in[7]
WARNING: [Synth 8-3331] design zynq_ultra_ps_e_v3_2_0_zynq_ultra_ps_e has unconnected port test_adc_in[6]
WARNING: [Synth 8-3331] design zynq_ultra_ps_e_v3_2_0_zynq_ultra_ps_e has unconnected port test_adc_in[5]
WARNING: [Synth 8-3331] design zynq_ultra_ps_e_v3_2_0_zynq_ultra_ps_e has unconnected port test_adc_in[4]
WARNING: [Synth 8-3331] design zynq_ultra_ps_e_v3_2_0_zynq_ultra_ps_e has unconnected port test_adc_in[3]
WARNING: [Synth 8-3331] design zynq_ultra_ps_e_v3_2_0_zynq_ultra_ps_e has unconnected port test_adc_in[2]
WARNING: [Synth 8-3331] design zynq_ultra_ps_e_v3_2_0_zynq_ultra_ps_e has unconnected port test_adc_in[1]
WARNING: [Synth 8-3331] design zynq_ultra_ps_e_v3_2_0_zynq_ultra_ps_e has unconnected port test_adc_in[0]
WARNING: [Synth 8-3331] design zynq_ultra_ps_e_v3_2_0_zynq_ultra_ps_e has unconnected port test_adc2_in[31]
WARNING: [Synth 8-3331] design zynq_ultra_ps_e_v3_2_0_zynq_ultra_ps_e has unconnected port test_adc2_in[30]
WARNING: [Synth 8-3331] design zynq_ultra_ps_e_v3_2_0_zynq_ultra_ps_e has unconnected port test_adc2_in[29]
WARNING: [Synth 8-3331] design zynq_ultra_ps_e_v3_2_0_zynq_ultra_ps_e has unconnected port test_adc2_in[28]
WARNING: [Synth 8-3331] design zynq_ultra_ps_e_v3_2_0_zynq_ultra_ps_e has unconnected port test_adc2_in[27]
WARNING: [Synth 8-3331] design zynq_ultra_ps_e_v3_2_0_zynq_ultra_ps_e has unconnected port test_adc2_in[26]
WARNING: [Synth 8-3331] design zynq_ultra_ps_e_v3_2_0_zynq_ultra_ps_e has unconnected port test_adc2_in[25]
WARNING: [Synth 8-3331] design zynq_ultra_ps_e_v3_2_0_zynq_ultra_ps_e has unconnected port test_adc2_in[24]
WARNING: [Synth 8-3331] design zynq_ultra_ps_e_v3_2_0_zynq_ultra_ps_e has unconnected port test_adc2_in[23]
WARNING: [Synth 8-3331] design zynq_ultra_ps_e_v3_2_0_zynq_ultra_ps_e has unconnected port test_adc2_in[22]
WARNING: [Synth 8-3331] design zynq_ultra_ps_e_v3_2_0_zynq_ultra_ps_e has unconnected port test_adc2_in[21]
WARNING: [Synth 8-3331] design zynq_ultra_ps_e_v3_2_0_zynq_ultra_ps_e has unconnected port test_adc2_in[20]
WARNING: [Synth 8-3331] design zynq_ultra_ps_e_v3_2_0_zynq_ultra_ps_e has unconnected port test_adc2_in[19]
WARNING: [Synth 8-3331] design zynq_ultra_ps_e_v3_2_0_zynq_ultra_ps_e has unconnected port test_adc2_in[18]
WARNING: [Synth 8-3331] design zynq_ultra_ps_e_v3_2_0_zynq_ultra_ps_e has unconnected port test_adc2_in[17]
WARNING: [Synth 8-3331] design zynq_ultra_ps_e_v3_2_0_zynq_ultra_ps_e has unconnected port test_adc2_in[16]
WARNING: [Synth 8-3331] design zynq_ultra_ps_e_v3_2_0_zynq_ultra_ps_e has unconnected port test_adc2_in[15]
WARNING: [Synth 8-3331] design zynq_ultra_ps_e_v3_2_0_zynq_ultra_ps_e has unconnected port test_adc2_in[14]
WARNING: [Synth 8-3331] design zynq_ultra_ps_e_v3_2_0_zynq_ultra_ps_e has unconnected port test_adc2_in[13]
WARNING: [Synth 8-3331] design zynq_ultra_ps_e_v3_2_0_zynq_ultra_ps_e has unconnected port test_adc2_in[12]
WARNING: [Synth 8-3331] design zynq_ultra_ps_e_v3_2_0_zynq_ultra_ps_e has unconnected port test_adc2_in[11]
WARNING: [Synth 8-3331] design zynq_ultra_ps_e_v3_2_0_zynq_ultra_ps_e has unconnected port test_adc2_in[10]
WARNING: [Synth 8-3331] design zynq_ultra_ps_e_v3_2_0_zynq_ultra_ps_e has unconnected port test_adc2_in[9]
WARNING: [Synth 8-3331] design zynq_ultra_ps_e_v3_2_0_zynq_ultra_ps_e has unconnected port test_adc2_in[8]
WARNING: [Synth 8-3331] design zynq_ultra_ps_e_v3_2_0_zynq_ultra_ps_e has unconnected port test_adc2_in[7]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:11:04 ; elapsed = 00:11:43 . Memory (MB): peak = 3093.973 ; gain = 1262.770 ; free physical = 56685 ; free virtual = 369275
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
WARNING: [Synth 8-3295] tying undriven pin u_reg:dp2reg_lut_hybrid[31] to constant 0 [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/4fb3/sources_1/imports/nvdla_rtl/vmod/nvdla/sdp/NV_NVDLA_sdp.v:365]
WARNING: [Synth 8-3295] tying undriven pin u_reg:dp2reg_lut_hybrid[30] to constant 0 [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/4fb3/sources_1/imports/nvdla_rtl/vmod/nvdla/sdp/NV_NVDLA_sdp.v:365]
WARNING: [Synth 8-3295] tying undriven pin u_reg:dp2reg_lut_hybrid[29] to constant 0 [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/4fb3/sources_1/imports/nvdla_rtl/vmod/nvdla/sdp/NV_NVDLA_sdp.v:365]
WARNING: [Synth 8-3295] tying undriven pin u_reg:dp2reg_lut_hybrid[28] to constant 0 [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/4fb3/sources_1/imports/nvdla_rtl/vmod/nvdla/sdp/NV_NVDLA_sdp.v:365]
WARNING: [Synth 8-3295] tying undriven pin u_reg:dp2reg_lut_hybrid[27] to constant 0 [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/4fb3/sources_1/imports/nvdla_rtl/vmod/nvdla/sdp/NV_NVDLA_sdp.v:365]
WARNING: [Synth 8-3295] tying undriven pin u_reg:dp2reg_lut_hybrid[26] to constant 0 [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/4fb3/sources_1/imports/nvdla_rtl/vmod/nvdla/sdp/NV_NVDLA_sdp.v:365]
WARNING: [Synth 8-3295] tying undriven pin u_reg:dp2reg_lut_hybrid[25] to constant 0 [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/4fb3/sources_1/imports/nvdla_rtl/vmod/nvdla/sdp/NV_NVDLA_sdp.v:365]
WARNING: [Synth 8-3295] tying undriven pin u_reg:dp2reg_lut_hybrid[24] to constant 0 [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/4fb3/sources_1/imports/nvdla_rtl/vmod/nvdla/sdp/NV_NVDLA_sdp.v:365]
WARNING: [Synth 8-3295] tying undriven pin u_reg:dp2reg_lut_hybrid[23] to constant 0 [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/4fb3/sources_1/imports/nvdla_rtl/vmod/nvdla/sdp/NV_NVDLA_sdp.v:365]
WARNING: [Synth 8-3295] tying undriven pin u_reg:dp2reg_lut_hybrid[22] to constant 0 [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/4fb3/sources_1/imports/nvdla_rtl/vmod/nvdla/sdp/NV_NVDLA_sdp.v:365]
WARNING: [Synth 8-3295] tying undriven pin u_reg:dp2reg_lut_hybrid[21] to constant 0 [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/4fb3/sources_1/imports/nvdla_rtl/vmod/nvdla/sdp/NV_NVDLA_sdp.v:365]
WARNING: [Synth 8-3295] tying undriven pin u_reg:dp2reg_lut_hybrid[20] to constant 0 [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/4fb3/sources_1/imports/nvdla_rtl/vmod/nvdla/sdp/NV_NVDLA_sdp.v:365]
WARNING: [Synth 8-3295] tying undriven pin u_reg:dp2reg_lut_hybrid[19] to constant 0 [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/4fb3/sources_1/imports/nvdla_rtl/vmod/nvdla/sdp/NV_NVDLA_sdp.v:365]
WARNING: [Synth 8-3295] tying undriven pin u_reg:dp2reg_lut_hybrid[18] to constant 0 [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/4fb3/sources_1/imports/nvdla_rtl/vmod/nvdla/sdp/NV_NVDLA_sdp.v:365]
WARNING: [Synth 8-3295] tying undriven pin u_reg:dp2reg_lut_hybrid[17] to constant 0 [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/4fb3/sources_1/imports/nvdla_rtl/vmod/nvdla/sdp/NV_NVDLA_sdp.v:365]
WARNING: [Synth 8-3295] tying undriven pin u_reg:dp2reg_lut_hybrid[16] to constant 0 [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/4fb3/sources_1/imports/nvdla_rtl/vmod/nvdla/sdp/NV_NVDLA_sdp.v:365]
WARNING: [Synth 8-3295] tying undriven pin u_reg:dp2reg_lut_hybrid[15] to constant 0 [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/4fb3/sources_1/imports/nvdla_rtl/vmod/nvdla/sdp/NV_NVDLA_sdp.v:365]
WARNING: [Synth 8-3295] tying undriven pin u_reg:dp2reg_lut_hybrid[14] to constant 0 [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/4fb3/sources_1/imports/nvdla_rtl/vmod/nvdla/sdp/NV_NVDLA_sdp.v:365]
WARNING: [Synth 8-3295] tying undriven pin u_reg:dp2reg_lut_hybrid[13] to constant 0 [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/4fb3/sources_1/imports/nvdla_rtl/vmod/nvdla/sdp/NV_NVDLA_sdp.v:365]
WARNING: [Synth 8-3295] tying undriven pin u_reg:dp2reg_lut_hybrid[12] to constant 0 [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/4fb3/sources_1/imports/nvdla_rtl/vmod/nvdla/sdp/NV_NVDLA_sdp.v:365]
WARNING: [Synth 8-3295] tying undriven pin u_reg:dp2reg_lut_hybrid[11] to constant 0 [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/4fb3/sources_1/imports/nvdla_rtl/vmod/nvdla/sdp/NV_NVDLA_sdp.v:365]
WARNING: [Synth 8-3295] tying undriven pin u_reg:dp2reg_lut_hybrid[10] to constant 0 [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/4fb3/sources_1/imports/nvdla_rtl/vmod/nvdla/sdp/NV_NVDLA_sdp.v:365]
WARNING: [Synth 8-3295] tying undriven pin u_reg:dp2reg_lut_hybrid[9] to constant 0 [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/4fb3/sources_1/imports/nvdla_rtl/vmod/nvdla/sdp/NV_NVDLA_sdp.v:365]
WARNING: [Synth 8-3295] tying undriven pin u_reg:dp2reg_lut_hybrid[8] to constant 0 [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/4fb3/sources_1/imports/nvdla_rtl/vmod/nvdla/sdp/NV_NVDLA_sdp.v:365]
WARNING: [Synth 8-3295] tying undriven pin u_reg:dp2reg_lut_hybrid[7] to constant 0 [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/4fb3/sources_1/imports/nvdla_rtl/vmod/nvdla/sdp/NV_NVDLA_sdp.v:365]
WARNING: [Synth 8-3295] tying undriven pin u_reg:dp2reg_lut_hybrid[6] to constant 0 [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/4fb3/sources_1/imports/nvdla_rtl/vmod/nvdla/sdp/NV_NVDLA_sdp.v:365]
WARNING: [Synth 8-3295] tying undriven pin u_reg:dp2reg_lut_hybrid[5] to constant 0 [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/4fb3/sources_1/imports/nvdla_rtl/vmod/nvdla/sdp/NV_NVDLA_sdp.v:365]
WARNING: [Synth 8-3295] tying undriven pin u_reg:dp2reg_lut_hybrid[4] to constant 0 [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/4fb3/sources_1/imports/nvdla_rtl/vmod/nvdla/sdp/NV_NVDLA_sdp.v:365]
WARNING: [Synth 8-3295] tying undriven pin u_reg:dp2reg_lut_hybrid[3] to constant 0 [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/4fb3/sources_1/imports/nvdla_rtl/vmod/nvdla/sdp/NV_NVDLA_sdp.v:365]
WARNING: [Synth 8-3295] tying undriven pin u_reg:dp2reg_lut_hybrid[2] to constant 0 [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/4fb3/sources_1/imports/nvdla_rtl/vmod/nvdla/sdp/NV_NVDLA_sdp.v:365]
WARNING: [Synth 8-3295] tying undriven pin u_reg:dp2reg_lut_hybrid[1] to constant 0 [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/4fb3/sources_1/imports/nvdla_rtl/vmod/nvdla/sdp/NV_NVDLA_sdp.v:365]
WARNING: [Synth 8-3295] tying undriven pin u_reg:dp2reg_lut_hybrid[0] to constant 0 [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/4fb3/sources_1/imports/nvdla_rtl/vmod/nvdla/sdp/NV_NVDLA_sdp.v:365]
WARNING: [Synth 8-3295] tying undriven pin u_reg:dp2reg_lut_int_data[15] to constant 0 [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/4fb3/sources_1/imports/nvdla_rtl/vmod/nvdla/sdp/NV_NVDLA_sdp.v:365]
WARNING: [Synth 8-3295] tying undriven pin u_reg:dp2reg_lut_int_data[14] to constant 0 [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/4fb3/sources_1/imports/nvdla_rtl/vmod/nvdla/sdp/NV_NVDLA_sdp.v:365]
WARNING: [Synth 8-3295] tying undriven pin u_reg:dp2reg_lut_int_data[13] to constant 0 [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/4fb3/sources_1/imports/nvdla_rtl/vmod/nvdla/sdp/NV_NVDLA_sdp.v:365]
WARNING: [Synth 8-3295] tying undriven pin u_reg:dp2reg_lut_int_data[12] to constant 0 [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/4fb3/sources_1/imports/nvdla_rtl/vmod/nvdla/sdp/NV_NVDLA_sdp.v:365]
WARNING: [Synth 8-3295] tying undriven pin u_reg:dp2reg_lut_int_data[11] to constant 0 [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/4fb3/sources_1/imports/nvdla_rtl/vmod/nvdla/sdp/NV_NVDLA_sdp.v:365]
WARNING: [Synth 8-3295] tying undriven pin u_reg:dp2reg_lut_int_data[10] to constant 0 [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/4fb3/sources_1/imports/nvdla_rtl/vmod/nvdla/sdp/NV_NVDLA_sdp.v:365]
WARNING: [Synth 8-3295] tying undriven pin u_reg:dp2reg_lut_int_data[9] to constant 0 [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/4fb3/sources_1/imports/nvdla_rtl/vmod/nvdla/sdp/NV_NVDLA_sdp.v:365]
WARNING: [Synth 8-3295] tying undriven pin u_reg:dp2reg_lut_int_data[8] to constant 0 [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/4fb3/sources_1/imports/nvdla_rtl/vmod/nvdla/sdp/NV_NVDLA_sdp.v:365]
WARNING: [Synth 8-3295] tying undriven pin u_reg:dp2reg_lut_int_data[7] to constant 0 [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/4fb3/sources_1/imports/nvdla_rtl/vmod/nvdla/sdp/NV_NVDLA_sdp.v:365]
WARNING: [Synth 8-3295] tying undriven pin u_reg:dp2reg_lut_int_data[6] to constant 0 [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/4fb3/sources_1/imports/nvdla_rtl/vmod/nvdla/sdp/NV_NVDLA_sdp.v:365]
WARNING: [Synth 8-3295] tying undriven pin u_reg:dp2reg_lut_int_data[5] to constant 0 [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/4fb3/sources_1/imports/nvdla_rtl/vmod/nvdla/sdp/NV_NVDLA_sdp.v:365]
WARNING: [Synth 8-3295] tying undriven pin u_reg:dp2reg_lut_int_data[4] to constant 0 [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/4fb3/sources_1/imports/nvdla_rtl/vmod/nvdla/sdp/NV_NVDLA_sdp.v:365]
WARNING: [Synth 8-3295] tying undriven pin u_reg:dp2reg_lut_int_data[3] to constant 0 [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/4fb3/sources_1/imports/nvdla_rtl/vmod/nvdla/sdp/NV_NVDLA_sdp.v:365]
WARNING: [Synth 8-3295] tying undriven pin u_reg:dp2reg_lut_int_data[2] to constant 0 [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/4fb3/sources_1/imports/nvdla_rtl/vmod/nvdla/sdp/NV_NVDLA_sdp.v:365]
WARNING: [Synth 8-3295] tying undriven pin u_reg:dp2reg_lut_int_data[1] to constant 0 [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/4fb3/sources_1/imports/nvdla_rtl/vmod/nvdla/sdp/NV_NVDLA_sdp.v:365]
WARNING: [Synth 8-3295] tying undriven pin u_reg:dp2reg_lut_int_data[0] to constant 0 [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/4fb3/sources_1/imports/nvdla_rtl/vmod/nvdla/sdp/NV_NVDLA_sdp.v:365]
WARNING: [Synth 8-3295] tying undriven pin u_reg:dp2reg_lut_le_hit[31] to constant 0 [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/4fb3/sources_1/imports/nvdla_rtl/vmod/nvdla/sdp/NV_NVDLA_sdp.v:365]
WARNING: [Synth 8-3295] tying undriven pin u_reg:dp2reg_lut_le_hit[30] to constant 0 [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/4fb3/sources_1/imports/nvdla_rtl/vmod/nvdla/sdp/NV_NVDLA_sdp.v:365]
WARNING: [Synth 8-3295] tying undriven pin u_reg:dp2reg_lut_le_hit[29] to constant 0 [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/4fb3/sources_1/imports/nvdla_rtl/vmod/nvdla/sdp/NV_NVDLA_sdp.v:365]
WARNING: [Synth 8-3295] tying undriven pin u_reg:dp2reg_lut_le_hit[28] to constant 0 [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/4fb3/sources_1/imports/nvdla_rtl/vmod/nvdla/sdp/NV_NVDLA_sdp.v:365]
WARNING: [Synth 8-3295] tying undriven pin u_reg:dp2reg_lut_le_hit[27] to constant 0 [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/4fb3/sources_1/imports/nvdla_rtl/vmod/nvdla/sdp/NV_NVDLA_sdp.v:365]
WARNING: [Synth 8-3295] tying undriven pin u_reg:dp2reg_lut_le_hit[26] to constant 0 [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/4fb3/sources_1/imports/nvdla_rtl/vmod/nvdla/sdp/NV_NVDLA_sdp.v:365]
WARNING: [Synth 8-3295] tying undriven pin u_reg:dp2reg_lut_le_hit[25] to constant 0 [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/4fb3/sources_1/imports/nvdla_rtl/vmod/nvdla/sdp/NV_NVDLA_sdp.v:365]
WARNING: [Synth 8-3295] tying undriven pin u_reg:dp2reg_lut_le_hit[24] to constant 0 [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/4fb3/sources_1/imports/nvdla_rtl/vmod/nvdla/sdp/NV_NVDLA_sdp.v:365]
WARNING: [Synth 8-3295] tying undriven pin u_reg:dp2reg_lut_le_hit[23] to constant 0 [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/4fb3/sources_1/imports/nvdla_rtl/vmod/nvdla/sdp/NV_NVDLA_sdp.v:365]
WARNING: [Synth 8-3295] tying undriven pin u_reg:dp2reg_lut_le_hit[22] to constant 0 [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/4fb3/sources_1/imports/nvdla_rtl/vmod/nvdla/sdp/NV_NVDLA_sdp.v:365]
WARNING: [Synth 8-3295] tying undriven pin u_reg:dp2reg_lut_le_hit[21] to constant 0 [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/4fb3/sources_1/imports/nvdla_rtl/vmod/nvdla/sdp/NV_NVDLA_sdp.v:365]
WARNING: [Synth 8-3295] tying undriven pin u_reg:dp2reg_lut_le_hit[20] to constant 0 [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/4fb3/sources_1/imports/nvdla_rtl/vmod/nvdla/sdp/NV_NVDLA_sdp.v:365]
WARNING: [Synth 8-3295] tying undriven pin u_reg:dp2reg_lut_le_hit[19] to constant 0 [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/4fb3/sources_1/imports/nvdla_rtl/vmod/nvdla/sdp/NV_NVDLA_sdp.v:365]
WARNING: [Synth 8-3295] tying undriven pin u_reg:dp2reg_lut_le_hit[18] to constant 0 [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/4fb3/sources_1/imports/nvdla_rtl/vmod/nvdla/sdp/NV_NVDLA_sdp.v:365]
WARNING: [Synth 8-3295] tying undriven pin u_reg:dp2reg_lut_le_hit[17] to constant 0 [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/4fb3/sources_1/imports/nvdla_rtl/vmod/nvdla/sdp/NV_NVDLA_sdp.v:365]
WARNING: [Synth 8-3295] tying undriven pin u_reg:dp2reg_lut_le_hit[16] to constant 0 [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/4fb3/sources_1/imports/nvdla_rtl/vmod/nvdla/sdp/NV_NVDLA_sdp.v:365]
WARNING: [Synth 8-3295] tying undriven pin u_reg:dp2reg_lut_le_hit[15] to constant 0 [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/4fb3/sources_1/imports/nvdla_rtl/vmod/nvdla/sdp/NV_NVDLA_sdp.v:365]
WARNING: [Synth 8-3295] tying undriven pin u_reg:dp2reg_lut_le_hit[14] to constant 0 [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/4fb3/sources_1/imports/nvdla_rtl/vmod/nvdla/sdp/NV_NVDLA_sdp.v:365]
WARNING: [Synth 8-3295] tying undriven pin u_reg:dp2reg_lut_le_hit[13] to constant 0 [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/4fb3/sources_1/imports/nvdla_rtl/vmod/nvdla/sdp/NV_NVDLA_sdp.v:365]
WARNING: [Synth 8-3295] tying undriven pin u_reg:dp2reg_lut_le_hit[12] to constant 0 [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/4fb3/sources_1/imports/nvdla_rtl/vmod/nvdla/sdp/NV_NVDLA_sdp.v:365]
WARNING: [Synth 8-3295] tying undriven pin u_reg:dp2reg_lut_le_hit[11] to constant 0 [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/4fb3/sources_1/imports/nvdla_rtl/vmod/nvdla/sdp/NV_NVDLA_sdp.v:365]
WARNING: [Synth 8-3295] tying undriven pin u_reg:dp2reg_lut_le_hit[10] to constant 0 [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/4fb3/sources_1/imports/nvdla_rtl/vmod/nvdla/sdp/NV_NVDLA_sdp.v:365]
WARNING: [Synth 8-3295] tying undriven pin u_reg:dp2reg_lut_le_hit[9] to constant 0 [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/4fb3/sources_1/imports/nvdla_rtl/vmod/nvdla/sdp/NV_NVDLA_sdp.v:365]
WARNING: [Synth 8-3295] tying undriven pin u_reg:dp2reg_lut_le_hit[8] to constant 0 [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/4fb3/sources_1/imports/nvdla_rtl/vmod/nvdla/sdp/NV_NVDLA_sdp.v:365]
WARNING: [Synth 8-3295] tying undriven pin u_reg:dp2reg_lut_le_hit[7] to constant 0 [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/4fb3/sources_1/imports/nvdla_rtl/vmod/nvdla/sdp/NV_NVDLA_sdp.v:365]
WARNING: [Synth 8-3295] tying undriven pin u_reg:dp2reg_lut_le_hit[6] to constant 0 [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/4fb3/sources_1/imports/nvdla_rtl/vmod/nvdla/sdp/NV_NVDLA_sdp.v:365]
WARNING: [Synth 8-3295] tying undriven pin u_reg:dp2reg_lut_le_hit[5] to constant 0 [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/4fb3/sources_1/imports/nvdla_rtl/vmod/nvdla/sdp/NV_NVDLA_sdp.v:365]
WARNING: [Synth 8-3295] tying undriven pin u_reg:dp2reg_lut_le_hit[4] to constant 0 [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/4fb3/sources_1/imports/nvdla_rtl/vmod/nvdla/sdp/NV_NVDLA_sdp.v:365]
WARNING: [Synth 8-3295] tying undriven pin u_reg:dp2reg_lut_le_hit[3] to constant 0 [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/4fb3/sources_1/imports/nvdla_rtl/vmod/nvdla/sdp/NV_NVDLA_sdp.v:365]
WARNING: [Synth 8-3295] tying undriven pin u_reg:dp2reg_lut_le_hit[2] to constant 0 [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/4fb3/sources_1/imports/nvdla_rtl/vmod/nvdla/sdp/NV_NVDLA_sdp.v:365]
WARNING: [Synth 8-3295] tying undriven pin u_reg:dp2reg_lut_le_hit[1] to constant 0 [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/4fb3/sources_1/imports/nvdla_rtl/vmod/nvdla/sdp/NV_NVDLA_sdp.v:365]
WARNING: [Synth 8-3295] tying undriven pin u_reg:dp2reg_lut_le_hit[0] to constant 0 [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/4fb3/sources_1/imports/nvdla_rtl/vmod/nvdla/sdp/NV_NVDLA_sdp.v:365]
WARNING: [Synth 8-3295] tying undriven pin u_reg:dp2reg_lut_lo_hit[31] to constant 0 [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/4fb3/sources_1/imports/nvdla_rtl/vmod/nvdla/sdp/NV_NVDLA_sdp.v:365]
WARNING: [Synth 8-3295] tying undriven pin u_reg:dp2reg_lut_lo_hit[30] to constant 0 [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/4fb3/sources_1/imports/nvdla_rtl/vmod/nvdla/sdp/NV_NVDLA_sdp.v:365]
WARNING: [Synth 8-3295] tying undriven pin u_reg:dp2reg_lut_lo_hit[29] to constant 0 [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/4fb3/sources_1/imports/nvdla_rtl/vmod/nvdla/sdp/NV_NVDLA_sdp.v:365]
WARNING: [Synth 8-3295] tying undriven pin u_reg:dp2reg_lut_lo_hit[28] to constant 0 [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/4fb3/sources_1/imports/nvdla_rtl/vmod/nvdla/sdp/NV_NVDLA_sdp.v:365]
WARNING: [Synth 8-3295] tying undriven pin u_reg:dp2reg_lut_lo_hit[27] to constant 0 [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/4fb3/sources_1/imports/nvdla_rtl/vmod/nvdla/sdp/NV_NVDLA_sdp.v:365]
WARNING: [Synth 8-3295] tying undriven pin u_reg:dp2reg_lut_lo_hit[26] to constant 0 [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/4fb3/sources_1/imports/nvdla_rtl/vmod/nvdla/sdp/NV_NVDLA_sdp.v:365]
WARNING: [Synth 8-3295] tying undriven pin u_reg:dp2reg_lut_lo_hit[25] to constant 0 [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/4fb3/sources_1/imports/nvdla_rtl/vmod/nvdla/sdp/NV_NVDLA_sdp.v:365]
WARNING: [Synth 8-3295] tying undriven pin u_reg:dp2reg_lut_lo_hit[24] to constant 0 [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/4fb3/sources_1/imports/nvdla_rtl/vmod/nvdla/sdp/NV_NVDLA_sdp.v:365]
WARNING: [Synth 8-3295] tying undriven pin u_reg:dp2reg_lut_lo_hit[23] to constant 0 [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/4fb3/sources_1/imports/nvdla_rtl/vmod/nvdla/sdp/NV_NVDLA_sdp.v:365]
WARNING: [Synth 8-3295] tying undriven pin u_reg:dp2reg_lut_lo_hit[22] to constant 0 [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/4fb3/sources_1/imports/nvdla_rtl/vmod/nvdla/sdp/NV_NVDLA_sdp.v:365]
WARNING: [Synth 8-3295] tying undriven pin u_reg:dp2reg_lut_lo_hit[21] to constant 0 [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/4fb3/sources_1/imports/nvdla_rtl/vmod/nvdla/sdp/NV_NVDLA_sdp.v:365]
WARNING: [Synth 8-3295] tying undriven pin u_reg:dp2reg_lut_lo_hit[20] to constant 0 [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/4fb3/sources_1/imports/nvdla_rtl/vmod/nvdla/sdp/NV_NVDLA_sdp.v:365]
WARNING: [Synth 8-3295] tying undriven pin u_reg:dp2reg_lut_lo_hit[19] to constant 0 [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/4fb3/sources_1/imports/nvdla_rtl/vmod/nvdla/sdp/NV_NVDLA_sdp.v:365]
WARNING: [Synth 8-3295] tying undriven pin u_reg:dp2reg_lut_lo_hit[18] to constant 0 [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/4fb3/sources_1/imports/nvdla_rtl/vmod/nvdla/sdp/NV_NVDLA_sdp.v:365]
WARNING: [Synth 8-3295] tying undriven pin u_reg:dp2reg_lut_lo_hit[17] to constant 0 [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/4fb3/sources_1/imports/nvdla_rtl/vmod/nvdla/sdp/NV_NVDLA_sdp.v:365]
WARNING: [Synth 8-3295] tying undriven pin u_reg:dp2reg_lut_lo_hit[16] to constant 0 [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/4fb3/sources_1/imports/nvdla_rtl/vmod/nvdla/sdp/NV_NVDLA_sdp.v:365]
WARNING: [Synth 8-3295] tying undriven pin u_reg:dp2reg_lut_lo_hit[15] to constant 0 [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/4fb3/sources_1/imports/nvdla_rtl/vmod/nvdla/sdp/NV_NVDLA_sdp.v:365]
WARNING: [Synth 8-3295] tying undriven pin u_reg:dp2reg_lut_lo_hit[14] to constant 0 [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/4fb3/sources_1/imports/nvdla_rtl/vmod/nvdla/sdp/NV_NVDLA_sdp.v:365]
WARNING: [Synth 8-3295] tying undriven pin u_reg:dp2reg_lut_lo_hit[13] to constant 0 [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/4fb3/sources_1/imports/nvdla_rtl/vmod/nvdla/sdp/NV_NVDLA_sdp.v:365]
WARNING: [Synth 8-3295] tying undriven pin u_reg:dp2reg_lut_lo_hit[12] to constant 0 [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/4fb3/sources_1/imports/nvdla_rtl/vmod/nvdla/sdp/NV_NVDLA_sdp.v:365]
INFO: [Common 17-14] Message 'Synth 8-3295' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:11:14 ; elapsed = 00:11:54 . Memory (MB): peak = 3093.973 ; gain = 1262.770 ; free physical = 56980 ; free virtual = 369570
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:11:14 ; elapsed = 00:11:54 . Memory (MB): peak = 3093.973 ; gain = 1262.770 ; free physical = 56980 ; free virtual = 369570
---------------------------------------------------------------------------------
INFO: [Netlist 29-17] Analyzing 992 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Device 21-403] Loading part xczu19eg-ffvc1760-2-e
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ip/z920_nvdla_ps_axi_cdma_1_0/z920_nvdla_ps_axi_cdma_1_0.xdc] for cell 'z920_nvdla_ps_i/axi_cdma_1/U0'
Finished Parsing XDC File [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ip/z920_nvdla_ps_axi_cdma_1_0/z920_nvdla_ps_axi_cdma_1_0.xdc] for cell 'z920_nvdla_ps_i/axi_cdma_1/U0'
Parsing XDC File [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ip/z920_nvdla_ps_ddr4_0_0/bd_0/ip/ip_0/bd_02cf_microblaze_I_0.xdc] for cell 'z920_nvdla_ps_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0'
Finished Parsing XDC File [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ip/z920_nvdla_ps_ddr4_0_0/bd_0/ip/ip_0/bd_02cf_microblaze_I_0.xdc] for cell 'z920_nvdla_ps_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ip/z920_nvdla_ps_ddr4_0_0/bd_0/ip/ip_0/bd_02cf_microblaze_I_0.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/z920_nvdla_ps_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/z920_nvdla_ps_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ip/z920_nvdla_ps_ddr4_0_0/bd_0/ip/ip_1/bd_02cf_rst_0_0_board.xdc] for cell 'z920_nvdla_ps_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/rst_0/U0'
Finished Parsing XDC File [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ip/z920_nvdla_ps_ddr4_0_0/bd_0/ip/ip_1/bd_02cf_rst_0_0_board.xdc] for cell 'z920_nvdla_ps_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/rst_0/U0'
Parsing XDC File [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ip/z920_nvdla_ps_ddr4_0_0/bd_0/ip/ip_1/bd_02cf_rst_0_0.xdc] for cell 'z920_nvdla_ps_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/rst_0/U0'
Finished Parsing XDC File [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ip/z920_nvdla_ps_ddr4_0_0/bd_0/ip/ip_1/bd_02cf_rst_0_0.xdc] for cell 'z920_nvdla_ps_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/rst_0/U0'
Parsing XDC File [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ip/z920_nvdla_ps_ddr4_0_0/bd_0/ip/ip_2/bd_02cf_ilmb_0.xdc] for cell 'z920_nvdla_ps_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/ilmb/U0'
Finished Parsing XDC File [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ip/z920_nvdla_ps_ddr4_0_0/bd_0/ip/ip_2/bd_02cf_ilmb_0.xdc] for cell 'z920_nvdla_ps_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/ilmb/U0'
Parsing XDC File [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ip/z920_nvdla_ps_ddr4_0_0/bd_0/ip/ip_3/bd_02cf_dlmb_0.xdc] for cell 'z920_nvdla_ps_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/dlmb/U0'
Finished Parsing XDC File [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ip/z920_nvdla_ps_ddr4_0_0/bd_0/ip/ip_3/bd_02cf_dlmb_0.xdc] for cell 'z920_nvdla_ps_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/dlmb/U0'
Parsing XDC File [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ip/z920_nvdla_ps_ddr4_0_0/bd_0/ip/ip_10/bd_02cf_iomodule_0_0_board.xdc] for cell 'z920_nvdla_ps_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/iomodule_0/U0'
Finished Parsing XDC File [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ip/z920_nvdla_ps_ddr4_0_0/bd_0/ip/ip_10/bd_02cf_iomodule_0_0_board.xdc] for cell 'z920_nvdla_ps_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/iomodule_0/U0'
Parsing XDC File [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ip/z920_nvdla_ps_ddr4_0_0/ip_0/z920_nvdla_ps_ddr4_0_0_microblaze_mcs_board.xdc] for cell 'z920_nvdla_ps_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst'
Finished Parsing XDC File [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ip/z920_nvdla_ps_ddr4_0_0/ip_0/z920_nvdla_ps_ddr4_0_0_microblaze_mcs_board.xdc] for cell 'z920_nvdla_ps_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst'
Parsing XDC File [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ip/z920_nvdla_ps_ddr4_0_0/z920_nvdla_ps_ddr4_0_0_board.xdc] for cell 'z920_nvdla_ps_i/ddr4_0/inst'
Finished Parsing XDC File [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ip/z920_nvdla_ps_ddr4_0_0/z920_nvdla_ps_ddr4_0_0_board.xdc] for cell 'z920_nvdla_ps_i/ddr4_0/inst'
Parsing XDC File [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ip/z920_nvdla_ps_ddr4_0_0/par/z920_nvdla_ps_ddr4_0_0.xdc] for cell 'z920_nvdla_ps_i/ddr4_0/inst'
WARNING: [Designutils 20-1567] Use of 'set_multicycle_path' with '-hold' is not supported by synthesis. The constraint will not be passed to synthesis. [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ip/z920_nvdla_ps_ddr4_0_0/par/z920_nvdla_ps_ddr4_0_0.xdc:260]
WARNING: [Designutils 20-1567] Use of 'set_false_path' with '-hold' is not supported by synthesis. The constraint will not be passed to synthesis. [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ip/z920_nvdla_ps_ddr4_0_0/par/z920_nvdla_ps_ddr4_0_0.xdc:267]
WARNING: [Designutils 20-1567] Use of 'set_false_path' with '-hold' is not supported by synthesis. The constraint will not be passed to synthesis. [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ip/z920_nvdla_ps_ddr4_0_0/par/z920_nvdla_ps_ddr4_0_0.xdc:268]
Finished Parsing XDC File [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ip/z920_nvdla_ps_ddr4_0_0/par/z920_nvdla_ps_ddr4_0_0.xdc] for cell 'z920_nvdla_ps_i/ddr4_0/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ip/z920_nvdla_ps_ddr4_0_0/par/z920_nvdla_ps_ddr4_0_0.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/z920_nvdla_ps_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/z920_nvdla_ps_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ip/z920_nvdla_ps_proc_sys_reset_0_0/z920_nvdla_ps_proc_sys_reset_0_0_board.xdc] for cell 'z920_nvdla_ps_i/proc_sys_reset_0/U0'
Finished Parsing XDC File [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ip/z920_nvdla_ps_proc_sys_reset_0_0/z920_nvdla_ps_proc_sys_reset_0_0_board.xdc] for cell 'z920_nvdla_ps_i/proc_sys_reset_0/U0'
Parsing XDC File [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ip/z920_nvdla_ps_proc_sys_reset_0_0/z920_nvdla_ps_proc_sys_reset_0_0.xdc] for cell 'z920_nvdla_ps_i/proc_sys_reset_0/U0'
Finished Parsing XDC File [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ip/z920_nvdla_ps_proc_sys_reset_0_0/z920_nvdla_ps_proc_sys_reset_0_0.xdc] for cell 'z920_nvdla_ps_i/proc_sys_reset_0/U0'
Parsing XDC File [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ip/z920_nvdla_ps_zynq_ultra_ps_e_0_0/z920_nvdla_ps_zynq_ultra_ps_e_0_0.xdc] for cell 'z920_nvdla_ps_i/zynq_ultra_ps_e_0/inst'
Finished Parsing XDC File [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ip/z920_nvdla_ps_zynq_ultra_ps_e_0_0/z920_nvdla_ps_zynq_ultra_ps_e_0_0.xdc] for cell 'z920_nvdla_ps_i/zynq_ultra_ps_e_0/inst'
Parsing XDC File [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ip/z920_nvdla_ps_NV_nvdla_wrapper_1_0/constrs_1/imports/vivado_nvdla_prj/Z920_PCIe_AXI_DDR4.xdc] for cell 'z920_nvdla_ps_i/NVDLA_system/NV_nvdla_wrapper_1/inst'
WARNING: [Vivado 12-584] No ports matched 'sys_rst_0'. [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ip/z920_nvdla_ps_NV_nvdla_wrapper_1_0/constrs_1/imports/vivado_nvdla_prj/Z920_PCIe_AXI_DDR4.xdc:7]
CRITICAL WARNING: [Vivado 12-4739] set_false_path:No valid object(s) found for '-from [get_ports sys_rst_0]'. [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ip/z920_nvdla_ps_NV_nvdla_wrapper_1_0/constrs_1/imports/vivado_nvdla_prj/Z920_PCIe_AXI_DDR4.xdc:7]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
WARNING: [Vivado 12-584] No ports matched 'sys_rst_0'. [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ip/z920_nvdla_ps_NV_nvdla_wrapper_1_0/constrs_1/imports/vivado_nvdla_prj/Z920_PCIe_AXI_DDR4.xdc:21]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ip/z920_nvdla_ps_NV_nvdla_wrapper_1_0/constrs_1/imports/vivado_nvdla_prj/Z920_PCIe_AXI_DDR4.xdc:21]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sys_rst_0'. [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ip/z920_nvdla_ps_NV_nvdla_wrapper_1_0/constrs_1/imports/vivado_nvdla_prj/Z920_PCIe_AXI_DDR4.xdc:22]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ip/z920_nvdla_ps_NV_nvdla_wrapper_1_0/constrs_1/imports/vivado_nvdla_prj/Z920_PCIe_AXI_DDR4.xdc:22]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'C0_SYS_CLK_0_clk_p'. [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ip/z920_nvdla_ps_NV_nvdla_wrapper_1_0/constrs_1/imports/vivado_nvdla_prj/Z920_PCIe_AXI_DDR4.xdc:50]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ip/z920_nvdla_ps_NV_nvdla_wrapper_1_0/constrs_1/imports/vivado_nvdla_prj/Z920_PCIe_AXI_DDR4.xdc:50]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'C0_SYS_CLK_0_clk_p'. [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ip/z920_nvdla_ps_NV_nvdla_wrapper_1_0/constrs_1/imports/vivado_nvdla_prj/Z920_PCIe_AXI_DDR4.xdc:52]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ip/z920_nvdla_ps_NV_nvdla_wrapper_1_0/constrs_1/imports/vivado_nvdla_prj/Z920_PCIe_AXI_DDR4.xdc:52]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'C0_SYS_CLK_0_clk_n'. [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ip/z920_nvdla_ps_NV_nvdla_wrapper_1_0/constrs_1/imports/vivado_nvdla_prj/Z920_PCIe_AXI_DDR4.xdc:53]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ip/z920_nvdla_ps_NV_nvdla_wrapper_1_0/constrs_1/imports/vivado_nvdla_prj/Z920_PCIe_AXI_DDR4.xdc:53]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'C0_SYS_CLK_0_clk_n'. [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ip/z920_nvdla_ps_NV_nvdla_wrapper_1_0/constrs_1/imports/vivado_nvdla_prj/Z920_PCIe_AXI_DDR4.xdc:54]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ip/z920_nvdla_ps_NV_nvdla_wrapper_1_0/constrs_1/imports/vivado_nvdla_prj/Z920_PCIe_AXI_DDR4.xdc:54]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'C0_DDR4_0_act_n'. [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ip/z920_nvdla_ps_NV_nvdla_wrapper_1_0/constrs_1/imports/vivado_nvdla_prj/Z920_PCIe_AXI_DDR4.xdc:56]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ip/z920_nvdla_ps_NV_nvdla_wrapper_1_0/constrs_1/imports/vivado_nvdla_prj/Z920_PCIe_AXI_DDR4.xdc:56]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'C0_DDR4_0_ba[0]'. [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ip/z920_nvdla_ps_NV_nvdla_wrapper_1_0/constrs_1/imports/vivado_nvdla_prj/Z920_PCIe_AXI_DDR4.xdc:58]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ip/z920_nvdla_ps_NV_nvdla_wrapper_1_0/constrs_1/imports/vivado_nvdla_prj/Z920_PCIe_AXI_DDR4.xdc:58]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'C0_DDR4_0_ba[1]'. [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ip/z920_nvdla_ps_NV_nvdla_wrapper_1_0/constrs_1/imports/vivado_nvdla_prj/Z920_PCIe_AXI_DDR4.xdc:59]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ip/z920_nvdla_ps_NV_nvdla_wrapper_1_0/constrs_1/imports/vivado_nvdla_prj/Z920_PCIe_AXI_DDR4.xdc:59]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'C0_DDR4_0_bg[0]'. [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ip/z920_nvdla_ps_NV_nvdla_wrapper_1_0/constrs_1/imports/vivado_nvdla_prj/Z920_PCIe_AXI_DDR4.xdc:60]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ip/z920_nvdla_ps_NV_nvdla_wrapper_1_0/constrs_1/imports/vivado_nvdla_prj/Z920_PCIe_AXI_DDR4.xdc:60]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'C0_DDR4_0_bg[1]'. [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ip/z920_nvdla_ps_NV_nvdla_wrapper_1_0/constrs_1/imports/vivado_nvdla_prj/Z920_PCIe_AXI_DDR4.xdc:61]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ip/z920_nvdla_ps_NV_nvdla_wrapper_1_0/constrs_1/imports/vivado_nvdla_prj/Z920_PCIe_AXI_DDR4.xdc:61]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'C0_DDR4_0_ck_t[0]'. [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ip/z920_nvdla_ps_NV_nvdla_wrapper_1_0/constrs_1/imports/vivado_nvdla_prj/Z920_PCIe_AXI_DDR4.xdc:62]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ip/z920_nvdla_ps_NV_nvdla_wrapper_1_0/constrs_1/imports/vivado_nvdla_prj/Z920_PCIe_AXI_DDR4.xdc:62]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'C0_DDR4_0_ck_c[0]'. [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ip/z920_nvdla_ps_NV_nvdla_wrapper_1_0/constrs_1/imports/vivado_nvdla_prj/Z920_PCIe_AXI_DDR4.xdc:63]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ip/z920_nvdla_ps_NV_nvdla_wrapper_1_0/constrs_1/imports/vivado_nvdla_prj/Z920_PCIe_AXI_DDR4.xdc:63]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'C0_DDR4_0_cke[0]'. [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ip/z920_nvdla_ps_NV_nvdla_wrapper_1_0/constrs_1/imports/vivado_nvdla_prj/Z920_PCIe_AXI_DDR4.xdc:66]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ip/z920_nvdla_ps_NV_nvdla_wrapper_1_0/constrs_1/imports/vivado_nvdla_prj/Z920_PCIe_AXI_DDR4.xdc:66]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'C0_DDR4_0_cs_n[0]'. [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ip/z920_nvdla_ps_NV_nvdla_wrapper_1_0/constrs_1/imports/vivado_nvdla_prj/Z920_PCIe_AXI_DDR4.xdc:68]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ip/z920_nvdla_ps_NV_nvdla_wrapper_1_0/constrs_1/imports/vivado_nvdla_prj/Z920_PCIe_AXI_DDR4.xdc:68]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'C0_DDR4_0_odt[0]'. [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ip/z920_nvdla_ps_NV_nvdla_wrapper_1_0/constrs_1/imports/vivado_nvdla_prj/Z920_PCIe_AXI_DDR4.xdc:72]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ip/z920_nvdla_ps_NV_nvdla_wrapper_1_0/constrs_1/imports/vivado_nvdla_prj/Z920_PCIe_AXI_DDR4.xdc:72]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'C0_DDR4_0_reset_n'. [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ip/z920_nvdla_ps_NV_nvdla_wrapper_1_0/constrs_1/imports/vivado_nvdla_prj/Z920_PCIe_AXI_DDR4.xdc:74]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ip/z920_nvdla_ps_NV_nvdla_wrapper_1_0/constrs_1/imports/vivado_nvdla_prj/Z920_PCIe_AXI_DDR4.xdc:74]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'C0_DDR4_0_adr[0]'. [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ip/z920_nvdla_ps_NV_nvdla_wrapper_1_0/constrs_1/imports/vivado_nvdla_prj/Z920_PCIe_AXI_DDR4.xdc:76]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ip/z920_nvdla_ps_NV_nvdla_wrapper_1_0/constrs_1/imports/vivado_nvdla_prj/Z920_PCIe_AXI_DDR4.xdc:76]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'C0_DDR4_0_adr[1]'. [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ip/z920_nvdla_ps_NV_nvdla_wrapper_1_0/constrs_1/imports/vivado_nvdla_prj/Z920_PCIe_AXI_DDR4.xdc:77]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ip/z920_nvdla_ps_NV_nvdla_wrapper_1_0/constrs_1/imports/vivado_nvdla_prj/Z920_PCIe_AXI_DDR4.xdc:77]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'C0_DDR4_0_adr[2]'. [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ip/z920_nvdla_ps_NV_nvdla_wrapper_1_0/constrs_1/imports/vivado_nvdla_prj/Z920_PCIe_AXI_DDR4.xdc:78]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ip/z920_nvdla_ps_NV_nvdla_wrapper_1_0/constrs_1/imports/vivado_nvdla_prj/Z920_PCIe_AXI_DDR4.xdc:78]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'C0_DDR4_0_adr[3]'. [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ip/z920_nvdla_ps_NV_nvdla_wrapper_1_0/constrs_1/imports/vivado_nvdla_prj/Z920_PCIe_AXI_DDR4.xdc:79]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ip/z920_nvdla_ps_NV_nvdla_wrapper_1_0/constrs_1/imports/vivado_nvdla_prj/Z920_PCIe_AXI_DDR4.xdc:79]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'C0_DDR4_0_adr[4]'. [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ip/z920_nvdla_ps_NV_nvdla_wrapper_1_0/constrs_1/imports/vivado_nvdla_prj/Z920_PCIe_AXI_DDR4.xdc:80]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ip/z920_nvdla_ps_NV_nvdla_wrapper_1_0/constrs_1/imports/vivado_nvdla_prj/Z920_PCIe_AXI_DDR4.xdc:80]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'C0_DDR4_0_adr[5]'. [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ip/z920_nvdla_ps_NV_nvdla_wrapper_1_0/constrs_1/imports/vivado_nvdla_prj/Z920_PCIe_AXI_DDR4.xdc:81]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ip/z920_nvdla_ps_NV_nvdla_wrapper_1_0/constrs_1/imports/vivado_nvdla_prj/Z920_PCIe_AXI_DDR4.xdc:81]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'C0_DDR4_0_adr[6]'. [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ip/z920_nvdla_ps_NV_nvdla_wrapper_1_0/constrs_1/imports/vivado_nvdla_prj/Z920_PCIe_AXI_DDR4.xdc:82]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ip/z920_nvdla_ps_NV_nvdla_wrapper_1_0/constrs_1/imports/vivado_nvdla_prj/Z920_PCIe_AXI_DDR4.xdc:82]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'C0_DDR4_0_adr[7]'. [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ip/z920_nvdla_ps_NV_nvdla_wrapper_1_0/constrs_1/imports/vivado_nvdla_prj/Z920_PCIe_AXI_DDR4.xdc:83]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ip/z920_nvdla_ps_NV_nvdla_wrapper_1_0/constrs_1/imports/vivado_nvdla_prj/Z920_PCIe_AXI_DDR4.xdc:83]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'C0_DDR4_0_adr[8]'. [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ip/z920_nvdla_ps_NV_nvdla_wrapper_1_0/constrs_1/imports/vivado_nvdla_prj/Z920_PCIe_AXI_DDR4.xdc:84]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ip/z920_nvdla_ps_NV_nvdla_wrapper_1_0/constrs_1/imports/vivado_nvdla_prj/Z920_PCIe_AXI_DDR4.xdc:84]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'C0_DDR4_0_adr[9]'. [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ip/z920_nvdla_ps_NV_nvdla_wrapper_1_0/constrs_1/imports/vivado_nvdla_prj/Z920_PCIe_AXI_DDR4.xdc:85]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ip/z920_nvdla_ps_NV_nvdla_wrapper_1_0/constrs_1/imports/vivado_nvdla_prj/Z920_PCIe_AXI_DDR4.xdc:85]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'C0_DDR4_0_adr[10]'. [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ip/z920_nvdla_ps_NV_nvdla_wrapper_1_0/constrs_1/imports/vivado_nvdla_prj/Z920_PCIe_AXI_DDR4.xdc:86]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ip/z920_nvdla_ps_NV_nvdla_wrapper_1_0/constrs_1/imports/vivado_nvdla_prj/Z920_PCIe_AXI_DDR4.xdc:86]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'C0_DDR4_0_adr[11]'. [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ip/z920_nvdla_ps_NV_nvdla_wrapper_1_0/constrs_1/imports/vivado_nvdla_prj/Z920_PCIe_AXI_DDR4.xdc:87]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ip/z920_nvdla_ps_NV_nvdla_wrapper_1_0/constrs_1/imports/vivado_nvdla_prj/Z920_PCIe_AXI_DDR4.xdc:87]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'C0_DDR4_0_adr[12]'. [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ip/z920_nvdla_ps_NV_nvdla_wrapper_1_0/constrs_1/imports/vivado_nvdla_prj/Z920_PCIe_AXI_DDR4.xdc:88]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ip/z920_nvdla_ps_NV_nvdla_wrapper_1_0/constrs_1/imports/vivado_nvdla_prj/Z920_PCIe_AXI_DDR4.xdc:88]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'C0_DDR4_0_adr[13]'. [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ip/z920_nvdla_ps_NV_nvdla_wrapper_1_0/constrs_1/imports/vivado_nvdla_prj/Z920_PCIe_AXI_DDR4.xdc:89]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ip/z920_nvdla_ps_NV_nvdla_wrapper_1_0/constrs_1/imports/vivado_nvdla_prj/Z920_PCIe_AXI_DDR4.xdc:89]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'C0_DDR4_0_adr[14]'. [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ip/z920_nvdla_ps_NV_nvdla_wrapper_1_0/constrs_1/imports/vivado_nvdla_prj/Z920_PCIe_AXI_DDR4.xdc:90]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ip/z920_nvdla_ps_NV_nvdla_wrapper_1_0/constrs_1/imports/vivado_nvdla_prj/Z920_PCIe_AXI_DDR4.xdc:90]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'C0_DDR4_0_adr[15]'. [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ip/z920_nvdla_ps_NV_nvdla_wrapper_1_0/constrs_1/imports/vivado_nvdla_prj/Z920_PCIe_AXI_DDR4.xdc:91]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ip/z920_nvdla_ps_NV_nvdla_wrapper_1_0/constrs_1/imports/vivado_nvdla_prj/Z920_PCIe_AXI_DDR4.xdc:91]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'C0_DDR4_0_adr[16]'. [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ip/z920_nvdla_ps_NV_nvdla_wrapper_1_0/constrs_1/imports/vivado_nvdla_prj/Z920_PCIe_AXI_DDR4.xdc:92]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ip/z920_nvdla_ps_NV_nvdla_wrapper_1_0/constrs_1/imports/vivado_nvdla_prj/Z920_PCIe_AXI_DDR4.xdc:92]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'C0_DDR4_0_dm_n[0]'. [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ip/z920_nvdla_ps_NV_nvdla_wrapper_1_0/constrs_1/imports/vivado_nvdla_prj/Z920_PCIe_AXI_DDR4.xdc:94]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ip/z920_nvdla_ps_NV_nvdla_wrapper_1_0/constrs_1/imports/vivado_nvdla_prj/Z920_PCIe_AXI_DDR4.xdc:94]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'C0_DDR4_0_dm_n[1]'. [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ip/z920_nvdla_ps_NV_nvdla_wrapper_1_0/constrs_1/imports/vivado_nvdla_prj/Z920_PCIe_AXI_DDR4.xdc:95]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ip/z920_nvdla_ps_NV_nvdla_wrapper_1_0/constrs_1/imports/vivado_nvdla_prj/Z920_PCIe_AXI_DDR4.xdc:95]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'C0_DDR4_0_dm_n[2]'. [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ip/z920_nvdla_ps_NV_nvdla_wrapper_1_0/constrs_1/imports/vivado_nvdla_prj/Z920_PCIe_AXI_DDR4.xdc:96]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ip/z920_nvdla_ps_NV_nvdla_wrapper_1_0/constrs_1/imports/vivado_nvdla_prj/Z920_PCIe_AXI_DDR4.xdc:96]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'C0_DDR4_0_dm_n[3]'. [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ip/z920_nvdla_ps_NV_nvdla_wrapper_1_0/constrs_1/imports/vivado_nvdla_prj/Z920_PCIe_AXI_DDR4.xdc:97]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ip/z920_nvdla_ps_NV_nvdla_wrapper_1_0/constrs_1/imports/vivado_nvdla_prj/Z920_PCIe_AXI_DDR4.xdc:97]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'C0_DDR4_0_dm_n[4]'. [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ip/z920_nvdla_ps_NV_nvdla_wrapper_1_0/constrs_1/imports/vivado_nvdla_prj/Z920_PCIe_AXI_DDR4.xdc:98]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ip/z920_nvdla_ps_NV_nvdla_wrapper_1_0/constrs_1/imports/vivado_nvdla_prj/Z920_PCIe_AXI_DDR4.xdc:98]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'C0_DDR4_0_dm_n[5]'. [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ip/z920_nvdla_ps_NV_nvdla_wrapper_1_0/constrs_1/imports/vivado_nvdla_prj/Z920_PCIe_AXI_DDR4.xdc:99]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ip/z920_nvdla_ps_NV_nvdla_wrapper_1_0/constrs_1/imports/vivado_nvdla_prj/Z920_PCIe_AXI_DDR4.xdc:99]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'C0_DDR4_0_dm_n[6]'. [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ip/z920_nvdla_ps_NV_nvdla_wrapper_1_0/constrs_1/imports/vivado_nvdla_prj/Z920_PCIe_AXI_DDR4.xdc:100]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ip/z920_nvdla_ps_NV_nvdla_wrapper_1_0/constrs_1/imports/vivado_nvdla_prj/Z920_PCIe_AXI_DDR4.xdc:100]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'C0_DDR4_0_dm_n[7]'. [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ip/z920_nvdla_ps_NV_nvdla_wrapper_1_0/constrs_1/imports/vivado_nvdla_prj/Z920_PCIe_AXI_DDR4.xdc:101]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ip/z920_nvdla_ps_NV_nvdla_wrapper_1_0/constrs_1/imports/vivado_nvdla_prj/Z920_PCIe_AXI_DDR4.xdc:101]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'C0_DDR4_0_dq[0]'. [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ip/z920_nvdla_ps_NV_nvdla_wrapper_1_0/constrs_1/imports/vivado_nvdla_prj/Z920_PCIe_AXI_DDR4.xdc:104]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ip/z920_nvdla_ps_NV_nvdla_wrapper_1_0/constrs_1/imports/vivado_nvdla_prj/Z920_PCIe_AXI_DDR4.xdc:104]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'C0_DDR4_0_dq[1]'. [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ip/z920_nvdla_ps_NV_nvdla_wrapper_1_0/constrs_1/imports/vivado_nvdla_prj/Z920_PCIe_AXI_DDR4.xdc:105]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ip/z920_nvdla_ps_NV_nvdla_wrapper_1_0/constrs_1/imports/vivado_nvdla_prj/Z920_PCIe_AXI_DDR4.xdc:105]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'C0_DDR4_0_dq[2]'. [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ip/z920_nvdla_ps_NV_nvdla_wrapper_1_0/constrs_1/imports/vivado_nvdla_prj/Z920_PCIe_AXI_DDR4.xdc:106]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ip/z920_nvdla_ps_NV_nvdla_wrapper_1_0/constrs_1/imports/vivado_nvdla_prj/Z920_PCIe_AXI_DDR4.xdc:106]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'C0_DDR4_0_dq[3]'. [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ip/z920_nvdla_ps_NV_nvdla_wrapper_1_0/constrs_1/imports/vivado_nvdla_prj/Z920_PCIe_AXI_DDR4.xdc:107]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ip/z920_nvdla_ps_NV_nvdla_wrapper_1_0/constrs_1/imports/vivado_nvdla_prj/Z920_PCIe_AXI_DDR4.xdc:107]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'C0_DDR4_0_dq[4]'. [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ip/z920_nvdla_ps_NV_nvdla_wrapper_1_0/constrs_1/imports/vivado_nvdla_prj/Z920_PCIe_AXI_DDR4.xdc:108]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ip/z920_nvdla_ps_NV_nvdla_wrapper_1_0/constrs_1/imports/vivado_nvdla_prj/Z920_PCIe_AXI_DDR4.xdc:108]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'C0_DDR4_0_dq[5]'. [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ip/z920_nvdla_ps_NV_nvdla_wrapper_1_0/constrs_1/imports/vivado_nvdla_prj/Z920_PCIe_AXI_DDR4.xdc:109]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ip/z920_nvdla_ps_NV_nvdla_wrapper_1_0/constrs_1/imports/vivado_nvdla_prj/Z920_PCIe_AXI_DDR4.xdc:109]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'C0_DDR4_0_dq[6]'. [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ip/z920_nvdla_ps_NV_nvdla_wrapper_1_0/constrs_1/imports/vivado_nvdla_prj/Z920_PCIe_AXI_DDR4.xdc:110]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ip/z920_nvdla_ps_NV_nvdla_wrapper_1_0/constrs_1/imports/vivado_nvdla_prj/Z920_PCIe_AXI_DDR4.xdc:110]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'C0_DDR4_0_dq[7]'. [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ip/z920_nvdla_ps_NV_nvdla_wrapper_1_0/constrs_1/imports/vivado_nvdla_prj/Z920_PCIe_AXI_DDR4.xdc:111]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ip/z920_nvdla_ps_NV_nvdla_wrapper_1_0/constrs_1/imports/vivado_nvdla_prj/Z920_PCIe_AXI_DDR4.xdc:111]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'C0_DDR4_0_dq[8]'. [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ip/z920_nvdla_ps_NV_nvdla_wrapper_1_0/constrs_1/imports/vivado_nvdla_prj/Z920_PCIe_AXI_DDR4.xdc:112]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ip/z920_nvdla_ps_NV_nvdla_wrapper_1_0/constrs_1/imports/vivado_nvdla_prj/Z920_PCIe_AXI_DDR4.xdc:112]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'C0_DDR4_0_dq[9]'. [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ip/z920_nvdla_ps_NV_nvdla_wrapper_1_0/constrs_1/imports/vivado_nvdla_prj/Z920_PCIe_AXI_DDR4.xdc:113]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ip/z920_nvdla_ps_NV_nvdla_wrapper_1_0/constrs_1/imports/vivado_nvdla_prj/Z920_PCIe_AXI_DDR4.xdc:113]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'C0_DDR4_0_dq[10]'. [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ip/z920_nvdla_ps_NV_nvdla_wrapper_1_0/constrs_1/imports/vivado_nvdla_prj/Z920_PCIe_AXI_DDR4.xdc:114]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ip/z920_nvdla_ps_NV_nvdla_wrapper_1_0/constrs_1/imports/vivado_nvdla_prj/Z920_PCIe_AXI_DDR4.xdc:114]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'C0_DDR4_0_dq[11]'. [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ip/z920_nvdla_ps_NV_nvdla_wrapper_1_0/constrs_1/imports/vivado_nvdla_prj/Z920_PCIe_AXI_DDR4.xdc:115]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ip/z920_nvdla_ps_NV_nvdla_wrapper_1_0/constrs_1/imports/vivado_nvdla_prj/Z920_PCIe_AXI_DDR4.xdc:115]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'C0_DDR4_0_dq[12]'. [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ip/z920_nvdla_ps_NV_nvdla_wrapper_1_0/constrs_1/imports/vivado_nvdla_prj/Z920_PCIe_AXI_DDR4.xdc:116]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ip/z920_nvdla_ps_NV_nvdla_wrapper_1_0/constrs_1/imports/vivado_nvdla_prj/Z920_PCIe_AXI_DDR4.xdc:116]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'C0_DDR4_0_dq[13]'. [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ip/z920_nvdla_ps_NV_nvdla_wrapper_1_0/constrs_1/imports/vivado_nvdla_prj/Z920_PCIe_AXI_DDR4.xdc:117]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ip/z920_nvdla_ps_NV_nvdla_wrapper_1_0/constrs_1/imports/vivado_nvdla_prj/Z920_PCIe_AXI_DDR4.xdc:117]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'C0_DDR4_0_dq[14]'. [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ip/z920_nvdla_ps_NV_nvdla_wrapper_1_0/constrs_1/imports/vivado_nvdla_prj/Z920_PCIe_AXI_DDR4.xdc:118]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ip/z920_nvdla_ps_NV_nvdla_wrapper_1_0/constrs_1/imports/vivado_nvdla_prj/Z920_PCIe_AXI_DDR4.xdc:118]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'C0_DDR4_0_dq[15]'. [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ip/z920_nvdla_ps_NV_nvdla_wrapper_1_0/constrs_1/imports/vivado_nvdla_prj/Z920_PCIe_AXI_DDR4.xdc:119]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ip/z920_nvdla_ps_NV_nvdla_wrapper_1_0/constrs_1/imports/vivado_nvdla_prj/Z920_PCIe_AXI_DDR4.xdc:119]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'C0_DDR4_0_dq[16]'. [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ip/z920_nvdla_ps_NV_nvdla_wrapper_1_0/constrs_1/imports/vivado_nvdla_prj/Z920_PCIe_AXI_DDR4.xdc:120]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ip/z920_nvdla_ps_NV_nvdla_wrapper_1_0/constrs_1/imports/vivado_nvdla_prj/Z920_PCIe_AXI_DDR4.xdc:120]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'C0_DDR4_0_dq[17]'. [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ip/z920_nvdla_ps_NV_nvdla_wrapper_1_0/constrs_1/imports/vivado_nvdla_prj/Z920_PCIe_AXI_DDR4.xdc:121]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ip/z920_nvdla_ps_NV_nvdla_wrapper_1_0/constrs_1/imports/vivado_nvdla_prj/Z920_PCIe_AXI_DDR4.xdc:121]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'C0_DDR4_0_dq[18]'. [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ip/z920_nvdla_ps_NV_nvdla_wrapper_1_0/constrs_1/imports/vivado_nvdla_prj/Z920_PCIe_AXI_DDR4.xdc:122]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ip/z920_nvdla_ps_NV_nvdla_wrapper_1_0/constrs_1/imports/vivado_nvdla_prj/Z920_PCIe_AXI_DDR4.xdc:122]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'C0_DDR4_0_dq[19]'. [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ip/z920_nvdla_ps_NV_nvdla_wrapper_1_0/constrs_1/imports/vivado_nvdla_prj/Z920_PCIe_AXI_DDR4.xdc:123]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ip/z920_nvdla_ps_NV_nvdla_wrapper_1_0/constrs_1/imports/vivado_nvdla_prj/Z920_PCIe_AXI_DDR4.xdc:123]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'C0_DDR4_0_dq[20]'. [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ip/z920_nvdla_ps_NV_nvdla_wrapper_1_0/constrs_1/imports/vivado_nvdla_prj/Z920_PCIe_AXI_DDR4.xdc:124]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ip/z920_nvdla_ps_NV_nvdla_wrapper_1_0/constrs_1/imports/vivado_nvdla_prj/Z920_PCIe_AXI_DDR4.xdc:124]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'C0_DDR4_0_dq[21]'. [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ip/z920_nvdla_ps_NV_nvdla_wrapper_1_0/constrs_1/imports/vivado_nvdla_prj/Z920_PCIe_AXI_DDR4.xdc:125]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ip/z920_nvdla_ps_NV_nvdla_wrapper_1_0/constrs_1/imports/vivado_nvdla_prj/Z920_PCIe_AXI_DDR4.xdc:125]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'C0_DDR4_0_dq[22]'. [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ip/z920_nvdla_ps_NV_nvdla_wrapper_1_0/constrs_1/imports/vivado_nvdla_prj/Z920_PCIe_AXI_DDR4.xdc:126]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ip/z920_nvdla_ps_NV_nvdla_wrapper_1_0/constrs_1/imports/vivado_nvdla_prj/Z920_PCIe_AXI_DDR4.xdc:126]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'C0_DDR4_0_dq[23]'. [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ip/z920_nvdla_ps_NV_nvdla_wrapper_1_0/constrs_1/imports/vivado_nvdla_prj/Z920_PCIe_AXI_DDR4.xdc:127]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ip/z920_nvdla_ps_NV_nvdla_wrapper_1_0/constrs_1/imports/vivado_nvdla_prj/Z920_PCIe_AXI_DDR4.xdc:127]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'C0_DDR4_0_dq[24]'. [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ip/z920_nvdla_ps_NV_nvdla_wrapper_1_0/constrs_1/imports/vivado_nvdla_prj/Z920_PCIe_AXI_DDR4.xdc:128]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ip/z920_nvdla_ps_NV_nvdla_wrapper_1_0/constrs_1/imports/vivado_nvdla_prj/Z920_PCIe_AXI_DDR4.xdc:128]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'C0_DDR4_0_dq[25]'. [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ip/z920_nvdla_ps_NV_nvdla_wrapper_1_0/constrs_1/imports/vivado_nvdla_prj/Z920_PCIe_AXI_DDR4.xdc:129]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ip/z920_nvdla_ps_NV_nvdla_wrapper_1_0/constrs_1/imports/vivado_nvdla_prj/Z920_PCIe_AXI_DDR4.xdc:129]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'C0_DDR4_0_dq[26]'. [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ip/z920_nvdla_ps_NV_nvdla_wrapper_1_0/constrs_1/imports/vivado_nvdla_prj/Z920_PCIe_AXI_DDR4.xdc:130]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ip/z920_nvdla_ps_NV_nvdla_wrapper_1_0/constrs_1/imports/vivado_nvdla_prj/Z920_PCIe_AXI_DDR4.xdc:130]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'C0_DDR4_0_dq[27]'. [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ip/z920_nvdla_ps_NV_nvdla_wrapper_1_0/constrs_1/imports/vivado_nvdla_prj/Z920_PCIe_AXI_DDR4.xdc:131]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ip/z920_nvdla_ps_NV_nvdla_wrapper_1_0/constrs_1/imports/vivado_nvdla_prj/Z920_PCIe_AXI_DDR4.xdc:131]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'C0_DDR4_0_dq[28]'. [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ip/z920_nvdla_ps_NV_nvdla_wrapper_1_0/constrs_1/imports/vivado_nvdla_prj/Z920_PCIe_AXI_DDR4.xdc:132]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ip/z920_nvdla_ps_NV_nvdla_wrapper_1_0/constrs_1/imports/vivado_nvdla_prj/Z920_PCIe_AXI_DDR4.xdc:132]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'C0_DDR4_0_dq[29]'. [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ip/z920_nvdla_ps_NV_nvdla_wrapper_1_0/constrs_1/imports/vivado_nvdla_prj/Z920_PCIe_AXI_DDR4.xdc:133]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ip/z920_nvdla_ps_NV_nvdla_wrapper_1_0/constrs_1/imports/vivado_nvdla_prj/Z920_PCIe_AXI_DDR4.xdc:133]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'C0_DDR4_0_dq[30]'. [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ip/z920_nvdla_ps_NV_nvdla_wrapper_1_0/constrs_1/imports/vivado_nvdla_prj/Z920_PCIe_AXI_DDR4.xdc:134]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ip/z920_nvdla_ps_NV_nvdla_wrapper_1_0/constrs_1/imports/vivado_nvdla_prj/Z920_PCIe_AXI_DDR4.xdc:134]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'C0_DDR4_0_dq[31]'. [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ip/z920_nvdla_ps_NV_nvdla_wrapper_1_0/constrs_1/imports/vivado_nvdla_prj/Z920_PCIe_AXI_DDR4.xdc:135]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ip/z920_nvdla_ps_NV_nvdla_wrapper_1_0/constrs_1/imports/vivado_nvdla_prj/Z920_PCIe_AXI_DDR4.xdc:135]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'C0_DDR4_0_dq[32]'. [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ip/z920_nvdla_ps_NV_nvdla_wrapper_1_0/constrs_1/imports/vivado_nvdla_prj/Z920_PCIe_AXI_DDR4.xdc:136]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ip/z920_nvdla_ps_NV_nvdla_wrapper_1_0/constrs_1/imports/vivado_nvdla_prj/Z920_PCIe_AXI_DDR4.xdc:136]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'C0_DDR4_0_dq[33]'. [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ip/z920_nvdla_ps_NV_nvdla_wrapper_1_0/constrs_1/imports/vivado_nvdla_prj/Z920_PCIe_AXI_DDR4.xdc:137]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ip/z920_nvdla_ps_NV_nvdla_wrapper_1_0/constrs_1/imports/vivado_nvdla_prj/Z920_PCIe_AXI_DDR4.xdc:137]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'C0_DDR4_0_dq[34]'. [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ip/z920_nvdla_ps_NV_nvdla_wrapper_1_0/constrs_1/imports/vivado_nvdla_prj/Z920_PCIe_AXI_DDR4.xdc:138]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ip/z920_nvdla_ps_NV_nvdla_wrapper_1_0/constrs_1/imports/vivado_nvdla_prj/Z920_PCIe_AXI_DDR4.xdc:138]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'C0_DDR4_0_dq[35]'. [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ip/z920_nvdla_ps_NV_nvdla_wrapper_1_0/constrs_1/imports/vivado_nvdla_prj/Z920_PCIe_AXI_DDR4.xdc:139]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ip/z920_nvdla_ps_NV_nvdla_wrapper_1_0/constrs_1/imports/vivado_nvdla_prj/Z920_PCIe_AXI_DDR4.xdc:139]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'C0_DDR4_0_dq[36]'. [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ip/z920_nvdla_ps_NV_nvdla_wrapper_1_0/constrs_1/imports/vivado_nvdla_prj/Z920_PCIe_AXI_DDR4.xdc:140]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ip/z920_nvdla_ps_NV_nvdla_wrapper_1_0/constrs_1/imports/vivado_nvdla_prj/Z920_PCIe_AXI_DDR4.xdc:140]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'C0_DDR4_0_dq[37]'. [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ip/z920_nvdla_ps_NV_nvdla_wrapper_1_0/constrs_1/imports/vivado_nvdla_prj/Z920_PCIe_AXI_DDR4.xdc:141]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ip/z920_nvdla_ps_NV_nvdla_wrapper_1_0/constrs_1/imports/vivado_nvdla_prj/Z920_PCIe_AXI_DDR4.xdc:141]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'C0_DDR4_0_dq[38]'. [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ip/z920_nvdla_ps_NV_nvdla_wrapper_1_0/constrs_1/imports/vivado_nvdla_prj/Z920_PCIe_AXI_DDR4.xdc:142]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ip/z920_nvdla_ps_NV_nvdla_wrapper_1_0/constrs_1/imports/vivado_nvdla_prj/Z920_PCIe_AXI_DDR4.xdc:142]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'C0_DDR4_0_dq[39]'. [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ip/z920_nvdla_ps_NV_nvdla_wrapper_1_0/constrs_1/imports/vivado_nvdla_prj/Z920_PCIe_AXI_DDR4.xdc:143]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ip/z920_nvdla_ps_NV_nvdla_wrapper_1_0/constrs_1/imports/vivado_nvdla_prj/Z920_PCIe_AXI_DDR4.xdc:143]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'C0_DDR4_0_dq[40]'. [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ip/z920_nvdla_ps_NV_nvdla_wrapper_1_0/constrs_1/imports/vivado_nvdla_prj/Z920_PCIe_AXI_DDR4.xdc:144]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ip/z920_nvdla_ps_NV_nvdla_wrapper_1_0/constrs_1/imports/vivado_nvdla_prj/Z920_PCIe_AXI_DDR4.xdc:144]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'C0_DDR4_0_dq[41]'. [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ip/z920_nvdla_ps_NV_nvdla_wrapper_1_0/constrs_1/imports/vivado_nvdla_prj/Z920_PCIe_AXI_DDR4.xdc:145]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ip/z920_nvdla_ps_NV_nvdla_wrapper_1_0/constrs_1/imports/vivado_nvdla_prj/Z920_PCIe_AXI_DDR4.xdc:145]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'C0_DDR4_0_dq[42]'. [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ip/z920_nvdla_ps_NV_nvdla_wrapper_1_0/constrs_1/imports/vivado_nvdla_prj/Z920_PCIe_AXI_DDR4.xdc:146]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ip/z920_nvdla_ps_NV_nvdla_wrapper_1_0/constrs_1/imports/vivado_nvdla_prj/Z920_PCIe_AXI_DDR4.xdc:146]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'C0_DDR4_0_dq[43]'. [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ip/z920_nvdla_ps_NV_nvdla_wrapper_1_0/constrs_1/imports/vivado_nvdla_prj/Z920_PCIe_AXI_DDR4.xdc:147]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ip/z920_nvdla_ps_NV_nvdla_wrapper_1_0/constrs_1/imports/vivado_nvdla_prj/Z920_PCIe_AXI_DDR4.xdc:147]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'C0_DDR4_0_dq[44]'. [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ip/z920_nvdla_ps_NV_nvdla_wrapper_1_0/constrs_1/imports/vivado_nvdla_prj/Z920_PCIe_AXI_DDR4.xdc:148]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ip/z920_nvdla_ps_NV_nvdla_wrapper_1_0/constrs_1/imports/vivado_nvdla_prj/Z920_PCIe_AXI_DDR4.xdc:148]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'C0_DDR4_0_dq[45]'. [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ip/z920_nvdla_ps_NV_nvdla_wrapper_1_0/constrs_1/imports/vivado_nvdla_prj/Z920_PCIe_AXI_DDR4.xdc:149]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ip/z920_nvdla_ps_NV_nvdla_wrapper_1_0/constrs_1/imports/vivado_nvdla_prj/Z920_PCIe_AXI_DDR4.xdc:149]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'C0_DDR4_0_dq[46]'. [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ip/z920_nvdla_ps_NV_nvdla_wrapper_1_0/constrs_1/imports/vivado_nvdla_prj/Z920_PCIe_AXI_DDR4.xdc:150]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ip/z920_nvdla_ps_NV_nvdla_wrapper_1_0/constrs_1/imports/vivado_nvdla_prj/Z920_PCIe_AXI_DDR4.xdc:150]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'C0_DDR4_0_dq[47]'. [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ip/z920_nvdla_ps_NV_nvdla_wrapper_1_0/constrs_1/imports/vivado_nvdla_prj/Z920_PCIe_AXI_DDR4.xdc:151]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ip/z920_nvdla_ps_NV_nvdla_wrapper_1_0/constrs_1/imports/vivado_nvdla_prj/Z920_PCIe_AXI_DDR4.xdc:151]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'C0_DDR4_0_dq[48]'. [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ip/z920_nvdla_ps_NV_nvdla_wrapper_1_0/constrs_1/imports/vivado_nvdla_prj/Z920_PCIe_AXI_DDR4.xdc:152]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ip/z920_nvdla_ps_NV_nvdla_wrapper_1_0/constrs_1/imports/vivado_nvdla_prj/Z920_PCIe_AXI_DDR4.xdc:152]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'C0_DDR4_0_dq[49]'. [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ip/z920_nvdla_ps_NV_nvdla_wrapper_1_0/constrs_1/imports/vivado_nvdla_prj/Z920_PCIe_AXI_DDR4.xdc:153]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ip/z920_nvdla_ps_NV_nvdla_wrapper_1_0/constrs_1/imports/vivado_nvdla_prj/Z920_PCIe_AXI_DDR4.xdc:153]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'C0_DDR4_0_dq[50]'. [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ip/z920_nvdla_ps_NV_nvdla_wrapper_1_0/constrs_1/imports/vivado_nvdla_prj/Z920_PCIe_AXI_DDR4.xdc:154]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ip/z920_nvdla_ps_NV_nvdla_wrapper_1_0/constrs_1/imports/vivado_nvdla_prj/Z920_PCIe_AXI_DDR4.xdc:154]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'C0_DDR4_0_dq[51]'. [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ip/z920_nvdla_ps_NV_nvdla_wrapper_1_0/constrs_1/imports/vivado_nvdla_prj/Z920_PCIe_AXI_DDR4.xdc:155]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ip/z920_nvdla_ps_NV_nvdla_wrapper_1_0/constrs_1/imports/vivado_nvdla_prj/Z920_PCIe_AXI_DDR4.xdc:155]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'C0_DDR4_0_dq[52]'. [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ip/z920_nvdla_ps_NV_nvdla_wrapper_1_0/constrs_1/imports/vivado_nvdla_prj/Z920_PCIe_AXI_DDR4.xdc:156]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ip/z920_nvdla_ps_NV_nvdla_wrapper_1_0/constrs_1/imports/vivado_nvdla_prj/Z920_PCIe_AXI_DDR4.xdc:156]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'C0_DDR4_0_dq[53]'. [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ip/z920_nvdla_ps_NV_nvdla_wrapper_1_0/constrs_1/imports/vivado_nvdla_prj/Z920_PCIe_AXI_DDR4.xdc:157]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ip/z920_nvdla_ps_NV_nvdla_wrapper_1_0/constrs_1/imports/vivado_nvdla_prj/Z920_PCIe_AXI_DDR4.xdc:157]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'C0_DDR4_0_dq[54]'. [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ip/z920_nvdla_ps_NV_nvdla_wrapper_1_0/constrs_1/imports/vivado_nvdla_prj/Z920_PCIe_AXI_DDR4.xdc:158]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ip/z920_nvdla_ps_NV_nvdla_wrapper_1_0/constrs_1/imports/vivado_nvdla_prj/Z920_PCIe_AXI_DDR4.xdc:158]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'C0_DDR4_0_dq[55]'. [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ip/z920_nvdla_ps_NV_nvdla_wrapper_1_0/constrs_1/imports/vivado_nvdla_prj/Z920_PCIe_AXI_DDR4.xdc:159]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ip/z920_nvdla_ps_NV_nvdla_wrapper_1_0/constrs_1/imports/vivado_nvdla_prj/Z920_PCIe_AXI_DDR4.xdc:159]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'C0_DDR4_0_dq[56]'. [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ip/z920_nvdla_ps_NV_nvdla_wrapper_1_0/constrs_1/imports/vivado_nvdla_prj/Z920_PCIe_AXI_DDR4.xdc:160]
INFO: [Common 17-14] Message 'Vivado 12-584' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings. [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ip/z920_nvdla_ps_NV_nvdla_wrapper_1_0/constrs_1/imports/vivado_nvdla_prj/Z920_PCIe_AXI_DDR4.xdc:160]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ip/z920_nvdla_ps_NV_nvdla_wrapper_1_0/constrs_1/imports/vivado_nvdla_prj/Z920_PCIe_AXI_DDR4.xdc:160]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ip/z920_nvdla_ps_NV_nvdla_wrapper_1_0/constrs_1/imports/vivado_nvdla_prj/Z920_PCIe_AXI_DDR4.xdc:161]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
CRITICAL WARNING: [Place 30-342] pblock resize has invalid range DSP48E2_X2Y0DSP48E2_X7Y263 [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ip/z920_nvdla_ps_NV_nvdla_wrapper_1_0/constrs_1/imports/vivado_nvdla_prj/Z920_PCIe_AXI_DDR4.xdc:201]
Finished Parsing XDC File [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ip/z920_nvdla_ps_NV_nvdla_wrapper_1_0/constrs_1/imports/vivado_nvdla_prj/Z920_PCIe_AXI_DDR4.xdc] for cell 'z920_nvdla_ps_i/NVDLA_system/NV_nvdla_wrapper_1/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ip/z920_nvdla_ps_NV_nvdla_wrapper_1_0/constrs_1/imports/vivado_nvdla_prj/Z920_PCIe_AXI_DDR4.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/z920_nvdla_ps_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/z920_nvdla_ps_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ip/z920_nvdla_ps_clk_wiz_0_0/z920_nvdla_ps_clk_wiz_0_0_board.xdc] for cell 'z920_nvdla_ps_i/NVDLA_system/clk_wiz_0/inst'
Finished Parsing XDC File [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ip/z920_nvdla_ps_clk_wiz_0_0/z920_nvdla_ps_clk_wiz_0_0_board.xdc] for cell 'z920_nvdla_ps_i/NVDLA_system/clk_wiz_0/inst'
Parsing XDC File [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ip/z920_nvdla_ps_clk_wiz_0_0/z920_nvdla_ps_clk_wiz_0_0.xdc] for cell 'z920_nvdla_ps_i/NVDLA_system/clk_wiz_0/inst'
Finished Parsing XDC File [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ip/z920_nvdla_ps_clk_wiz_0_0/z920_nvdla_ps_clk_wiz_0_0.xdc] for cell 'z920_nvdla_ps_i/NVDLA_system/clk_wiz_0/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ip/z920_nvdla_ps_clk_wiz_0_0/z920_nvdla_ps_clk_wiz_0_0.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/z920_nvdla_ps_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/z920_nvdla_ps_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ip/z920_nvdla_ps_proc_sys_reset_1_0/z920_nvdla_ps_proc_sys_reset_1_0_board.xdc] for cell 'z920_nvdla_ps_i/NVDLA_system/proc_sys_reset_1/U0'
Finished Parsing XDC File [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ip/z920_nvdla_ps_proc_sys_reset_1_0/z920_nvdla_ps_proc_sys_reset_1_0_board.xdc] for cell 'z920_nvdla_ps_i/NVDLA_system/proc_sys_reset_1/U0'
Parsing XDC File [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ip/z920_nvdla_ps_proc_sys_reset_1_0/z920_nvdla_ps_proc_sys_reset_1_0.xdc] for cell 'z920_nvdla_ps_i/NVDLA_system/proc_sys_reset_1/U0'
Finished Parsing XDC File [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ip/z920_nvdla_ps_proc_sys_reset_1_0/z920_nvdla_ps_proc_sys_reset_1_0.xdc] for cell 'z920_nvdla_ps_i/NVDLA_system/proc_sys_reset_1/U0'
INFO: [Timing 38-2] Deriving generated clocks
write_xdc: Time (s): cpu = 00:00:24 ; elapsed = 00:00:09 . Memory (MB): peak = 4946.020 ; gain = 51.000 ; free physical = 54508 ; free virtual = 367099
Parsing XDC File [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/constrs_1/imports/vivado_nvdla_prj/Z920_PCIe_AXI_DDR4.xdc]
CRITICAL WARNING: [Place 30-342] pblock resize has invalid range DSP48E2_X2Y0DSP48E2_X7Y263 [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/constrs_1/imports/vivado_nvdla_prj/Z920_PCIe_AXI_DDR4.xdc:201]
Finished Parsing XDC File [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/constrs_1/imports/vivado_nvdla_prj/Z920_PCIe_AXI_DDR4.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/constrs_1/imports/vivado_nvdla_prj/Z920_PCIe_AXI_DDR4.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/z920_nvdla_ps_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/z920_nvdla_ps_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.runs/synth_1/dont_touch.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.runs/synth_1/dont_touch.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/z920_nvdla_ps_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/z920_nvdla_ps_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'z920_nvdla_ps_i/NVDLA_system/axi_interconnect_4/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'z920_nvdla_ps_i/NVDLA_system/axi_interconnect_4/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'z920_nvdla_ps_i/NVDLA_system/axi_interconnect_4/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'z920_nvdla_ps_i/NVDLA_system/axi_interconnect_4/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'z920_nvdla_ps_i/NVDLA_system/axi_interconnect_4/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'z920_nvdla_ps_i/NVDLA_system/axi_interconnect_4/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'z920_nvdla_ps_i/NVDLA_system/axi_interconnect_4/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'z920_nvdla_ps_i/NVDLA_system/axi_interconnect_4/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'z920_nvdla_ps_i/NVDLA_system/axi_interconnect_4/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'z920_nvdla_ps_i/NVDLA_system/axi_interconnect_4/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'z920_nvdla_ps_i/NVDLA_system/axi_interconnect_4/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'z920_nvdla_ps_i/NVDLA_system/axi_interconnect_4/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'z920_nvdla_ps_i/axi_interconnect_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'z920_nvdla_ps_i/axi_interconnect_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'z920_nvdla_ps_i/axi_interconnect_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'z920_nvdla_ps_i/axi_interconnect_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'z920_nvdla_ps_i/axi_interconnect_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'z920_nvdla_ps_i/axi_interconnect_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'z920_nvdla_ps_i/axi_interconnect_2/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'z920_nvdla_ps_i/axi_interconnect_2/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'z920_nvdla_ps_i/axi_interconnect_2/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'z920_nvdla_ps_i/axi_interconnect_2/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'z920_nvdla_ps_i/axi_interconnect_2/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'z920_nvdla_ps_i/axi_interconnect_2/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/z920_nvdla_ps_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/z920_nvdla_ps_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'z920_nvdla_ps_i/axi_cdma_1/U0/GEN_SG_MODE.I_SG_MODE_WRAP/GEN_INCLUDE_SF.I_STORE_FORWARD/I_DATA_FIFO/I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'z920_nvdla_ps_i/axi_cdma_1/U0/GEN_SG_MODE.I_SG_MODE_WRAP/GEN_INCLUDE_SF.I_STORE_FORWARD/I_DATA_FIFO/I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/z920_nvdla_ps_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/z920_nvdla_ps_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 717 instances were transformed.
  BUFG => BUFGCE: 10 instances
  DSP48E1 => DSP48E2 (DSP_ALU, DSP_A_B_DATA, DSP_C_DATA, DSP_MULTIPLIER, DSP_M_DATA, DSP_OUTPUT, DSP_PREADD_DATA, DSP_PREADD): 3 instances
  FDE => FDRE: 32 instances
  FDR => FDRE: 195 instances
  FDS => FDSE: 3 instances
  IBUF => IBUF (IBUFCTRL, INBUF): 1 instances
  IBUFDS => IBUFDS (DIFFINBUF, IBUFCTRL): 1 instances
  IOBUFDS => IOBUFDS (DIFFINBUF, IBUFCTRL, INV, OBUFT, OBUFT): 8 instances
  IOBUFE3 => IOBUFE3 (IBUFCTRL, INBUF, OBUFT_DCIEN): 72 instances
  LUT6_2 => LUT6_2 (LUT5, LUT6): 79 instances
  MULT_AND => LUT2: 1 instances
  MUXCY_L => MUXCY: 194 instances
  OBUFDS => OBUFDS_DUAL_BUF (INV, OBUF, OBUF): 1 instances
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 114 instances
  SRL16 => SRL16E: 3 instances

Constraint Validation Runtime : Time (s): cpu = 00:00:00.79 ; elapsed = 00:00:00.81 . Memory (MB): peak = 4987.480 ; gain = 0.000 ; free physical = 54453 ; free virtual = 367043
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:13:33 ; elapsed = 00:14:20 . Memory (MB): peak = 4987.480 ; gain = 3156.277 ; free physical = 55462 ; free virtual = 368053
---------------------------------------------------------------------------------
INFO: [Synth 8-5580] Multithreading enabled for synth_design using a maximum of 4 processes.
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xczu19eg-ffvc1760-2-e
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:13:33 ; elapsed = 00:14:20 . Memory (MB): peak = 4987.480 ; gain = 3156.277 ; free physical = 55462 ; free virtual = 368053
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for z920_nvdla_ps_i/zynq_ultra_ps_e_0/inst/PS8_i. (constraint file  /home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ip/z920_nvdla_ps_zynq_ultra_ps_e_0_0/z920_nvdla_ps_zynq_ultra_ps_e_0_0.xdc, line 24).
Applied set_property DONT_TOUCH = true for z920_nvdla_ps_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for z920_nvdla_ps_i/axi_bram_ctrl_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for z920_nvdla_ps_i/axi_cdma_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for z920_nvdla_ps_i/axi_interconnect_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for z920_nvdla_ps_i/axi_interconnect_2. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for z920_nvdla_ps_i/axi_interconnect_3. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for z920_nvdla_ps_i/blk_mem_gen_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for z920_nvdla_ps_i/ddr4_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for z920_nvdla_ps_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for z920_nvdla_ps_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for z920_nvdla_ps_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for z920_nvdla_ps_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/rst_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for z920_nvdla_ps_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/ilmb. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for z920_nvdla_ps_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/dlmb. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for z920_nvdla_ps_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/dlmb_cntlr. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for z920_nvdla_ps_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/ilmb_cntlr. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for z920_nvdla_ps_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/lmb_bram_I. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for z920_nvdla_ps_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/second_dlmb_cntlr. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for z920_nvdla_ps_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/second_ilmb_cntlr. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for z920_nvdla_ps_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/second_lmb_bram_I. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for z920_nvdla_ps_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/iomodule_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for z920_nvdla_ps_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for z920_nvdla_ps_i/proc_sys_reset_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for z920_nvdla_ps_i/util_vector_logic_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for z920_nvdla_ps_i/zynq_ultra_ps_e_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for z920_nvdla_ps_i/axi_interconnect_3/xbar. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for z920_nvdla_ps_i/axi_interconnect_2/xbar. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for z920_nvdla_ps_i/NVDLA_system/NV_nvdla_wrapper_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for z920_nvdla_ps_i/NVDLA_system/axi_apb_bridge_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for z920_nvdla_ps_i/NVDLA_system/axi_interconnect_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for z920_nvdla_ps_i/NVDLA_system/axi_interconnect_4. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for z920_nvdla_ps_i/NVDLA_system/clk_wiz_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for z920_nvdla_ps_i/NVDLA_system/proc_sys_reset_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for z920_nvdla_ps_i/axi_interconnect_3/s02_couplers/auto_us. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for z920_nvdla_ps_i/axi_interconnect_3/s00_couplers/auto_us. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for z920_nvdla_ps_i/axi_interconnect_2/s00_mmu. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for z920_nvdla_ps_i/axi_interconnect_2/m02_couplers/auto_ds. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for z920_nvdla_ps_i/axi_interconnect_1/s00_couplers/auto_ds. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for z920_nvdla_ps_i/axi_interconnect_1/s00_couplers/auto_pc. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for z920_nvdla_ps_i/NVDLA_system/axi_interconnect_4/s00_couplers/auto_ds. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for z920_nvdla_ps_i/NVDLA_system/axi_interconnect_4/s00_couplers/auto_pc. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for z920_nvdla_ps_i/NVDLA_system/axi_interconnect_0/s00_couplers/auto_pc. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for z920_nvdla_ps_i/axi_cdma_1/U0. (constraint file  /home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.runs/synth_1/dont_touch.xdc, line 135).
Applied set_property DONT_TOUCH = true for z920_nvdla_ps_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0. (constraint file  /home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.runs/synth_1/dont_touch.xdc, line 140).
Applied set_property DONT_TOUCH = true for z920_nvdla_ps_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/rst_0/U0. (constraint file  /home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.runs/synth_1/dont_touch.xdc, line 145).
Applied set_property DONT_TOUCH = true for z920_nvdla_ps_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/ilmb/U0. (constraint file  /home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.runs/synth_1/dont_touch.xdc, line 151).
Applied set_property DONT_TOUCH = true for z920_nvdla_ps_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/dlmb/U0. (constraint file  /home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.runs/synth_1/dont_touch.xdc, line 154).
Applied set_property DONT_TOUCH = true for z920_nvdla_ps_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/iomodule_0/U0. (constraint file  /home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.runs/synth_1/dont_touch.xdc, line 161).
Applied set_property DONT_TOUCH = true for z920_nvdla_ps_i/ddr4_0/inst. (constraint file  /home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.runs/synth_1/dont_touch.xdc, line 173).
Applied set_property DONT_TOUCH = true for z920_nvdla_ps_i/proc_sys_reset_0/U0. (constraint file  /home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.runs/synth_1/dont_touch.xdc, line 179).
Applied set_property DONT_TOUCH = true for z920_nvdla_ps_i/zynq_ultra_ps_e_0/inst. (constraint file  /home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.runs/synth_1/dont_touch.xdc, line 187).
Applied set_property DONT_TOUCH = true for z920_nvdla_ps_i/NVDLA_system/NV_nvdla_wrapper_1/inst. (constraint file  /home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.runs/synth_1/dont_touch.xdc, line 190).
Applied set_property DONT_TOUCH = true for z920_nvdla_ps_i/NVDLA_system/clk_wiz_0/inst. (constraint file  /home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.runs/synth_1/dont_touch.xdc, line 195).
Applied set_property DONT_TOUCH = true for z920_nvdla_ps_i/NVDLA_system/proc_sys_reset_1/U0. (constraint file  /home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.runs/synth_1/dont_touch.xdc, line 203).
Applied set_property DONT_TOUCH = true for z920_nvdla_ps_i/axi_interconnect_3/s02_couplers/auto_us/inst. (constraint file  /home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.runs/synth_1/dont_touch.xdc, line 209).
Applied set_property DONT_TOUCH = true for z920_nvdla_ps_i/axi_interconnect_3/s00_couplers/auto_us/inst. (constraint file  /home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.runs/synth_1/dont_touch.xdc, line 214).
Applied set_property DONT_TOUCH = true for z920_nvdla_ps_i/axi_interconnect_2/m02_couplers/auto_ds/inst. (constraint file  /home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.runs/synth_1/dont_touch.xdc, line 219).
Applied set_property DONT_TOUCH = true for z920_nvdla_ps_i/axi_interconnect_1/s00_couplers/auto_ds/inst. (constraint file  /home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.runs/synth_1/dont_touch.xdc, line 224).
Applied set_property DONT_TOUCH = true for z920_nvdla_ps_i/NVDLA_system/axi_interconnect_4/s00_couplers/auto_ds/inst. (constraint file  /home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.runs/synth_1/dont_touch.xdc, line 231).
Applied set_property DONT_TOUCH = true for z920_nvdla_ps_i/NVDLA_system/axi_interconnect_4/s00_couplers/auto_ds/inst/\gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst /\gen_axi4_axi3.axi3_conv_inst /\USE_WRITE.write_addr_inst /\USE_BURSTS.cmd_queue /inst/fifo_gen_inst/inst_fifo_gen/\gconvfifo.rf /\grf.rf /rstblk/\ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for z920_nvdla_ps_i/NVDLA_system/axi_interconnect_4/s00_couplers/auto_ds/inst/\gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst /\gen_axi4_axi3.axi3_conv_inst /\USE_WRITE.write_addr_inst /\USE_B_CHANNEL.cmd_b_queue /inst/fifo_gen_inst/inst_fifo_gen/\gconvfifo.rf /\grf.rf /rstblk/\ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for z920_nvdla_ps_i/NVDLA_system/axi_interconnect_4/s00_couplers/auto_ds/inst/\gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst /\gen_axi4_axi3.axi3_conv_inst /\USE_READ.USE_SPLIT_R.read_addr_inst /\USE_R_CHANNEL.cmd_queue /inst/fifo_gen_inst/inst_fifo_gen/\gconvfifo.rf /\grf.rf /rstblk/\ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for z920_nvdla_ps_i/NVDLA_system/axi_interconnect_4/s00_couplers/auto_ds/inst/\gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst /\USE_WRITE.write_addr_inst /\USE_B_CHANNEL.cmd_b_queue /inst/fifo_gen_inst/inst_fifo_gen/\gconvfifo.rf /\grf.rf /rstblk/\ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for z920_nvdla_ps_i/NVDLA_system/axi_interconnect_4/s00_couplers/auto_ds/inst/\gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst /\USE_WRITE.write_addr_inst /cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/\gconvfifo.rf /\grf.rf /rstblk/\ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for z920_nvdla_ps_i/NVDLA_system/axi_interconnect_4/s00_couplers/auto_ds/inst/\gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst /\USE_READ.read_addr_inst /cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/\gconvfifo.rf /\grf.rf /rstblk/\ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for z920_nvdla_ps_i/axi_interconnect_1/s00_couplers/auto_ds/inst/\gen_downsizer.gen_simple_downsizer.axi_downsizer_inst /\USE_WRITE.write_addr_inst /\USE_B_CHANNEL.cmd_b_queue /inst/fifo_gen_inst/inst_fifo_gen/\gconvfifo.rf /\grf.rf /rstblk/\ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for z920_nvdla_ps_i/axi_interconnect_1/s00_couplers/auto_ds/inst/\gen_downsizer.gen_simple_downsizer.axi_downsizer_inst /\USE_WRITE.write_addr_inst /cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/\gconvfifo.rf /\grf.rf /rstblk/\ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for z920_nvdla_ps_i/axi_interconnect_1/s00_couplers/auto_ds/inst/\gen_downsizer.gen_simple_downsizer.axi_downsizer_inst /\USE_READ.read_addr_inst /cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/\gconvfifo.rf /\grf.rf /rstblk/\ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for z920_nvdla_ps_i/axi_interconnect_2/m02_couplers/auto_ds/inst/\gen_downsizer.gen_simple_downsizer.axi_downsizer_inst /\USE_WRITE.write_addr_inst /\USE_B_CHANNEL.cmd_b_queue /inst/fifo_gen_inst/inst_fifo_gen/\gconvfifo.rf /\grf.rf /rstblk/\ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for z920_nvdla_ps_i/axi_interconnect_2/m02_couplers/auto_ds/inst/\gen_downsizer.gen_simple_downsizer.axi_downsizer_inst /\USE_WRITE.write_addr_inst /cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/\gconvfifo.rf /\grf.rf /rstblk/\ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for z920_nvdla_ps_i/axi_interconnect_2/m02_couplers/auto_ds/inst/\gen_downsizer.gen_simple_downsizer.axi_downsizer_inst /\USE_READ.read_addr_inst /cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/\gconvfifo.rf /\grf.rf /rstblk/\ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for z920_nvdla_ps_i/axi_cdma_1/U0/\GEN_SG_MODE.I_SG_MODE_WRAP /\GEN_INCLUDE_SF.I_STORE_FORWARD /I_DATA_FIFO/I_SYNC_FIFOGEN_FIFO/\xpm_fifo_instance.xpm_fifo_sync_inst /xpm_fifo_base_inst. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:13:34 ; elapsed = 00:14:21 . Memory (MB): peak = 4987.480 ; gain = 3156.277 ; free physical = 55438 ; free virtual = 368030
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "reg_rd_data" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-3936] Found unconnected internal register 'req_pd_reg' and it is trimmed from '63' to '56' bits. [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/4fb3/sources_1/imports/nvdla_rtl/vmod/nvdla/nocif/NV_NVDLA_MCIF_csb.v:118]
INFO: [Synth 8-4471] merging register 'dma2bpt_req_ready_reg' into 'skid_flop_dma2bpt_req_ready_reg' [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/4fb3/sources_1/imports/nvdla_rtl/vmod/nvdla/nocif/NV_NVDLA_MCIF_READ_IG_bpt.v:414]
INFO: [Synth 8-4471] merging register 'in_rdy_p_reg' into 'skid_flop_in_rdy_p_reg' [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/4fb3/sources_1/imports/nvdla_rtl/vmod/nvdla/nocif/NV_NVDLA_MCIF_READ_IG_bpt.v:514]
INFO: [Synth 8-4471] merging register 'bpt2arb_req_ready_reg' into 'skid_flop_bpt2arb_req_ready_reg' [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/4fb3/sources_1/imports/nvdla_rtl/vmod/nvdla/nocif/NV_NVDLA_MCIF_READ_IG_arb.v:461]
INFO: [Synth 8-5544] ROM "gnt_pre" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "gnt_pre" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "gnt_pre" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "gnt_pre" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "gnt_pre" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "gnt_pre" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "gnt_pre" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "gnt_pre" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-4471] merging register 'arb_out_rdy_reg' into 'skid_flop_arb_out_rdy_reg' [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/4fb3/sources_1/imports/nvdla_rtl/vmod/nvdla/nocif/NV_NVDLA_MCIF_READ_IG_arb.v:558]
INFO: [Synth 8-4471] merging register 'axi_cmd_rdy_reg' into 'skid_flop_axi_cmd_rdy_reg' [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/4fb3/sources_1/imports/nvdla_rtl/vmod/nvdla/nocif/NV_NVDLA_MCIF_READ_IG_cvt.v:253]
INFO: [Synth 8-4471] merging register 'noc2mcif_axi_r_rready_reg' into 'skid_flop_noc2mcif_axi_r_rready_reg' [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/4fb3/sources_1/imports/nvdla_rtl/vmod/nvdla/nocif/NV_NVDLA_MCIF_READ_eg.v:564]
INFO: [Synth 8-4471] merging register 'rq_rd_pvld_int_reg' into 'rq_rd_pvld_reg' [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/4fb3/sources_1/imports/nvdla_rtl/vmod/nvdla/nocif/NV_NVDLA_MCIF_READ_eg.v:845]
INFO: [Synth 8-4471] merging register 'dma2bpt_req_ready_reg' into 'skid_flop_dma2bpt_req_ready_reg' [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/4fb3/sources_1/imports/nvdla_rtl/vmod/nvdla/nocif/NV_NVDLA_MCIF_WRITE_IG_bpt.v:362]
INFO: [Synth 8-4471] merging register 'ipipe_rdy_p_reg' into 'skid_flop_ipipe_rdy_p_reg' [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/4fb3/sources_1/imports/nvdla_rtl/vmod/nvdla/nocif/NV_NVDLA_MCIF_WRITE_IG_bpt.v:462]
INFO: [Synth 8-4471] merging register 'dfifo_wr_prdy_reg' into 'skid_flop_dfifo_wr_prdy_reg' [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/4fb3/sources_1/imports/nvdla_rtl/vmod/nvdla/nocif/NV_NVDLA_MCIF_WRITE_IG_bpt.v:621]
INFO: [Synth 8-4471] merging register 'dfifo_rd_pvld_int_reg' into 'dfifo_rd_pvld_reg' [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/4fb3/sources_1/imports/nvdla_rtl/vmod/nvdla/nocif/NV_NVDLA_MCIF_WRITE_IG_arb.v:656]
INFO: [Synth 8-5544] ROM "gnt_pre" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "gnt_pre" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "gnt_pre" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-4471] merging register 'axi_cmd_rdy_reg' into 'skid_flop_axi_cmd_rdy_reg' [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/4fb3/sources_1/imports/nvdla_rtl/vmod/nvdla/nocif/NV_NVDLA_MCIF_WRITE_IG_cvt.v:602]
INFO: [Synth 8-4471] merging register 'axi_dat_rdy_reg' into 'skid_flop_axi_dat_rdy_reg' [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/4fb3/sources_1/imports/nvdla_rtl/vmod/nvdla/nocif/NV_NVDLA_MCIF_WRITE_IG_cvt.v:702]
INFO: [Synth 8-4471] merging register 'rd_take_dly_cg_reg' into 'rd_take_dly_reg' [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/4fb3/sources_1/imports/nvdla_rtl/vmod/nvdla/nocif/NV_NVDLA_MCIF_WRITE_cq.v:2043]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/4fb3/sources_1/imports/nvdla_rtl/vmod/nvdla/nocif/NV_NVDLA_MCIF_WRITE_cq.v:2078]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/4fb3/sources_1/imports/nvdla_rtl/vmod/nvdla/nocif/NV_NVDLA_MCIF_WRITE_cq.v:2081]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/4fb3/sources_1/imports/nvdla_rtl/vmod/nvdla/nocif/NV_NVDLA_MCIF_WRITE_cq.v:2084]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/4fb3/sources_1/imports/nvdla_rtl/vmod/nvdla/nocif/NV_NVDLA_MCIF_WRITE_cq.v:2087]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/4fb3/sources_1/imports/nvdla_rtl/vmod/nvdla/nocif/NV_NVDLA_MCIF_WRITE_cq.v:2090]
INFO: [Synth 8-4471] merging register 'noc2mcif_axi_b_bready_reg' into 'skid_flop_noc2mcif_axi_b_bready_reg' [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/4fb3/sources_1/imports/nvdla_rtl/vmod/nvdla/nocif/NV_NVDLA_MCIF_WRITE_eg.v:316]
INFO: [Synth 8-4471] merging register 'mc_dma_rd_req_rdy_f_reg' into 'skid_flop_mc_dma_rd_req_rdy_f_reg' [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/4fb3/sources_1/imports/nvdla_rtl/vmod/nvdla/nocif/NV_NVDLA_DMAIF_rdreq.v:63]
INFO: [Synth 8-4471] merging register 'mcif_rd_rsp_ready_reg' into 'skid_flop_mcif_rd_rsp_ready_reg' [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/4fb3/sources_1/imports/nvdla_rtl/vmod/nvdla/nocif/NV_NVDLA_DMAIF_rdrsp.v:81]
INFO: [Synth 8-4471] merging register 'dma_rd_rsp_rdy_f_reg' into 'skid_flop_dma_rd_rsp_rdy_f_reg' [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/4fb3/sources_1/imports/nvdla_rtl/vmod/nvdla/nocif/NV_NVDLA_DMAIF_rdrsp.v:184]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/4fb3/sources_1/imports/nvdla_rtl/vmod/fifos/NV_NVDLA_CDP_RDMA_ro_fifo.v:174]
INFO: [Synth 8-4471] merging register 'skid_flop_dp_rdy_f_reg' into 'dp_rdy_f_reg' [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/4fb3/sources_1/imports/nvdla_rtl/vmod/nvdla/cdp/NV_NVDLA_CDP_RDMA_eg.v:949]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/4fb3/sources_1/imports/nvdla_rtl/vmod/fifos/NV_NVDLA_CDP_WDMA_dat_fifo.v:2983]
INFO: [Synth 8-4471] merging register 'mc_dma_wr_req_rdy_f_reg' into 'skid_flop_mc_dma_wr_req_rdy_f_reg' [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/4fb3/sources_1/imports/nvdla_rtl/vmod/nvdla/nocif/NV_NVDLA_DMAIF_wr.v:88]
INFO: [Synth 8-4471] merging register 'cdp_dp2wdma_ready_reg' into 'skid_flop_cdp_dp2wdma_ready_reg' [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/4fb3/sources_1/imports/nvdla_rtl/vmod/nvdla/cdp/NV_NVDLA_CDP_wdma.v:248]
INFO: [Synth 8-4471] merging register 'chn_in_prdy_reg' into 'p1_skid_ready_flop_reg' [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/4fb3/sources_1/imports/nvdla_rtl/vmod/vlibs/HLS_cdp_icvt.v:167]
INFO: [Synth 8-4471] merging register 'sub_out_prdy_reg' into 'p2_skid_ready_flop_reg' [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/4fb3/sources_1/imports/nvdla_rtl/vmod/vlibs/HLS_cdp_icvt.v:372]
INFO: [Synth 8-4471] merging register 'mul_out_prdy_reg' into 'p3_skid_ready_flop_reg' [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/4fb3/sources_1/imports/nvdla_rtl/vmod/vlibs/HLS_cdp_icvt.v:577]
INFO: [Synth 8-4471] merging register 'data_info_in_rdy_d0_reg' into 'skid_flop_data_info_in_rdy_d0_reg' [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/4fb3/sources_1/imports/nvdla_rtl/vmod/nvdla/cdp/NV_NVDLA_CDP_DP_cvtin.v:145]
INFO: [Synth 8-4471] merging register 'data_info_in_rdy_d1_reg' into 'skid_flop_data_info_in_rdy_d1_reg' [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/4fb3/sources_1/imports/nvdla_rtl/vmod/nvdla/cdp/NV_NVDLA_CDP_DP_cvtin.v:218]
INFO: [Synth 8-4471] merging register 'data_info_in_rdy_d2_reg' into 'skid_flop_data_info_in_rdy_d2_reg' [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/4fb3/sources_1/imports/nvdla_rtl/vmod/nvdla/cdp/NV_NVDLA_CDP_DP_cvtin.v:291]
INFO: [Synth 8-4471] merging register 'buffer_ready_reg' into 'skid_flop_buffer_ready_reg' [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/4fb3/sources_1/imports/nvdla_rtl/vmod/nvdla/cdp/NV_NVDLA_CDP_DP_bufferin_tp1.v:3049]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/4fb3/sources_1/imports/nvdla_rtl/vmod/nvdla/cdp/NV_NVDLA_CDP_DP_bufferin_tp1.v:2360]
INFO: [Synth 8-802] inferred FSM for state register 'stat_cur_reg' in module 'NV_NVDLA_CDP_DP_bufferin_tp1'
INFO: [Synth 8-5544] ROM "data_shift_00" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "data_shift_00" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "data_shift_00" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "data_shift_01" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "data_shift_01" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "data_shift_01" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "data_shift_02" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "data_shift_02" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "data_shift_02" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "data_shift_03" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "data_shift_03" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "data_shift_03" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "data_shift_04" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "data_shift_04" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "data_shift_04" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "data_shift_05" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "data_shift_05" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "data_shift_05" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "data_shift_06" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "data_shift_06" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "data_shift_06" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "data_shift_07" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "data_shift_07" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "data_shift_07" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "stat_nex" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-4471] merging register 'sum2itp_ready_reg' into 'skid_flop_sum2itp_ready_reg' [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/4fb3/sources_1/imports/nvdla_rtl/vmod/nvdla/cdp/NV_NVDLA_CDP_DP_sum.v:527]
INFO: [Synth 8-5546] ROM "raw_reg0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "raw_reg1" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "raw_reg2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "raw_reg3" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "raw_reg4" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "raw_reg5" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "raw_reg6" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "raw_reg7" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "raw_reg8" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "raw_reg9" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "raw_reg10" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "raw_reg11" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "raw_reg12" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "raw_reg13" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "raw_reg14" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "raw_reg15" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "raw_reg16" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "raw_reg17" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "raw_reg18" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "raw_reg19" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "raw_reg20" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "raw_reg21" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "raw_reg22" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "raw_reg23" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "raw_reg24" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "raw_reg25" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "raw_reg26" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "raw_reg27" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "raw_reg28" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "raw_reg29" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "raw_reg30" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "raw_reg31" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "raw_reg32" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "raw_reg33" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "raw_reg34" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "raw_reg35" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "raw_reg36" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "raw_reg37" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "raw_reg38" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "raw_reg39" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "raw_reg40" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "raw_reg41" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "raw_reg42" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "raw_reg43" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "raw_reg44" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "raw_reg45" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "raw_reg46" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "raw_reg47" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "raw_reg48" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "raw_reg49" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "raw_reg50" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "raw_reg51" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "raw_reg52" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "raw_reg53" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "raw_reg54" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "raw_reg55" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "raw_reg56" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "raw_reg57" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "raw_reg58" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "raw_reg59" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "raw_reg60" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "raw_reg61" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "raw_reg62" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "raw_reg63" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "raw_reg64" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "density_reg65" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "density_reg66" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "density_reg67" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "density_reg68" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "density_reg69" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "density_reg70" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "density_reg71" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "density_reg72" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "density_reg73" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "density_reg74" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "density_reg75" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "density_reg76" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "density_reg77" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "density_reg78" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "density_reg79" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "density_reg80" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "density_reg81" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "density_reg82" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "density_reg83" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "density_reg84" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "density_reg85" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "density_reg86" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "density_reg87" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "density_reg88" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "density_reg89" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "density_reg90" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "density_reg91" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "density_reg92" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "density_reg93" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "density_reg94" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "density_reg95" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "density_reg96" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "density_reg97" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "density_reg98" won't be mapped to RAM because it is too sparse
INFO: [Common 17-14] Message 'Synth 8-5546' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-4471] merging register 'lut2intp_prdy_reg' into 'skid_flop_lut2intp_prdy_reg' [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/4fb3/sources_1/imports/nvdla_rtl/vmod/nvdla/cdp/NV_NVDLA_CDP_DP_intp.v:464]
INFO: [Synth 8-4471] merging register 'skid_flop_ip2mul_prdy_reg' into 'ip2mul_prdy_reg' [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/4fb3/sources_1/imports/nvdla_rtl/vmod/nvdla/cdp/NV_NVDLA_CDP_DP_intp.v:1809]
INFO: [Synth 8-4471] merging register 'mul2ocvt_prdy_f_reg' into 'skid_flop_mul2ocvt_prdy_f_reg' [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/4fb3/sources_1/imports/nvdla_rtl/vmod/nvdla/cdp/NV_NVDLA_CDP_DP_mul.v:128]
INFO: [Synth 8-4471] merging register 'chn_in_prdy_reg' into 'p1_skid_ready_flop_reg' [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/4fb3/sources_1/imports/nvdla_rtl/vmod/vlibs/HLS_cdp_ocvt.v:188]
INFO: [Synth 8-4471] merging register 'sub_in_prdy_reg' into 'p2_skid_ready_flop_reg' [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/4fb3/sources_1/imports/nvdla_rtl/vmod/vlibs/HLS_cdp_ocvt.v:394]
INFO: [Synth 8-4471] merging register 'sub_out_prdy_reg' into 'p3_skid_ready_flop_reg' [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/4fb3/sources_1/imports/nvdla_rtl/vmod/vlibs/HLS_cdp_ocvt.v:599]
INFO: [Synth 8-4471] merging register 'mul_out_prdy_reg' into 'p4_skid_ready_flop_reg' [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/4fb3/sources_1/imports/nvdla_rtl/vmod/vlibs/HLS_cdp_ocvt.v:804]
INFO: [Synth 8-4471] merging register 'data_info_in_rdy_d0_reg' into 'skid_flop_data_info_in_rdy_d0_reg' [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/4fb3/sources_1/imports/nvdla_rtl/vmod/nvdla/cdp/NV_NVDLA_CDP_DP_cvtout.v:163]
INFO: [Synth 8-4471] merging register 'data_info_in_rdy_d1_reg' into 'skid_flop_data_info_in_rdy_d1_reg' [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/4fb3/sources_1/imports/nvdla_rtl/vmod/nvdla/cdp/NV_NVDLA_CDP_DP_cvtout.v:236]
INFO: [Synth 8-4471] merging register 'data_info_in_rdy_d2_reg' into 'skid_flop_data_info_in_rdy_d2_reg' [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/4fb3/sources_1/imports/nvdla_rtl/vmod/nvdla/cdp/NV_NVDLA_CDP_DP_cvtout.v:309]
INFO: [Synth 8-4471] merging register 'data_info_in_rdy_d3_reg' into 'skid_flop_data_info_in_rdy_d3_reg' [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/4fb3/sources_1/imports/nvdla_rtl/vmod/nvdla/cdp/NV_NVDLA_CDP_DP_cvtout.v:382]
INFO: [Synth 8-4471] merging register 'base_addr_line_reg[63:0]' into 'base_addr_width_reg[63:0]' [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/4fb3/sources_1/imports/nvdla_rtl/vmod/nvdla/pdp/NV_NVDLA_PDP_RDMA_ig.v:470]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/4fb3/sources_1/imports/nvdla_rtl/vmod/nvdla/pdp/NV_NVDLA_PDP_RDMA_ig.v:318]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/4fb3/sources_1/imports/nvdla_rtl/vmod/nvdla/pdp/NV_NVDLA_PDP_RDMA_ig.v:758]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/4fb3/sources_1/imports/nvdla_rtl/vmod/nvdla/pdp/NV_NVDLA_PDP_RDMA_ig.v:380]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/4fb3/sources_1/imports/nvdla_rtl/vmod/nvdla/pdp/NV_NVDLA_PDP_RDMA_ig.v:814]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/4fb3/sources_1/imports/nvdla_rtl/vmod/nvdla/pdp/NV_NVDLA_PDP_RDMA_ig.v:809]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/4fb3/sources_1/imports/nvdla_rtl/vmod/fifos/NV_NVDLA_PDP_RDMA_ro_fifo.v:2232]
INFO: [Synth 8-4471] merging register 'dma_rd_rsp_rdy_f_reg' into 'skid_flop_dma_rd_rsp_rdy_f_reg' [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/4fb3/sources_1/imports/nvdla_rtl/vmod/nvdla/pdp/NV_NVDLA_PDP_RDMA_eg.v:279]
INFO: [Synth 8-4471] merging register 'skid_flop_dp_rdy_ff_reg' into 'dp_rdy_ff_reg' [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/4fb3/sources_1/imports/nvdla_rtl/vmod/nvdla/pdp/NV_NVDLA_PDP_RDMA_eg.v:1060]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/4fb3/sources_1/imports/nvdla_rtl/vmod/fifos/NV_NVDLA_PDP_WDMA_DAT_fifo.v:2232]
INFO: [Synth 8-4471] merging register 'pdp_dp2wdma_ready_ff_reg' into 'skid_flop_pdp_dp2wdma_ready_ff_reg' [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/4fb3/sources_1/imports/nvdla_rtl/vmod/nvdla/pdp/NV_NVDLA_PDP_wdma.v:331]
INFO: [Synth 8-4471] merging register 'sdp2pdp_ready_f_reg' into 'skid_flop_sdp2pdp_ready_f_reg' [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/4fb3/sources_1/imports/nvdla_rtl/vmod/nvdla/pdp/NV_NVDLA_PDP_CORE_preproc.v:248]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/4fb3/sources_1/imports/nvdla_rtl/vmod/nvdla/pdp/NV_NVDLA_PDP_CORE_cal1d.v:2632]
INFO: [Synth 8-4471] merging register 'pdp_datin_prdy_f0_reg' into 'skid_flop_pdp_datin_prdy_f0_reg' [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/4fb3/sources_1/imports/nvdla_rtl/vmod/nvdla/pdp/NV_NVDLA_PDP_CORE_cal1d.v:453]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/4fb3/sources_1/imports/nvdla_rtl/vmod/nvdla/pdp/NV_NVDLA_PDP_CORE_cal1d.v:541]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/4fb3/sources_1/imports/nvdla_rtl/vmod/nvdla/pdp/NV_NVDLA_PDP_CORE_cal1d.v:609]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/4fb3/sources_1/imports/nvdla_rtl/vmod/nvdla/pdp/NV_NVDLA_PDP_CORE_cal1d.v:602]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/4fb3/sources_1/imports/nvdla_rtl/vmod/nvdla/pdp/NV_NVDLA_PDP_CORE_cal1d.v:892]
INFO: [Synth 8-5544] ROM "line_regs_31" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "line_regs_4" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "padding_stride3_num0" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "padding_stride4_num" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/4fb3/sources_1/imports/nvdla_rtl/vmod/nvdla/pdp/NV_NVDLA_PDP_CORE_cal2d.v:5179]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/4fb3/sources_1/imports/nvdla_rtl/vmod/nvdla/pdp/NV_NVDLA_PDP_CORE_cal2d.v:5257]
INFO: [Synth 8-5544] ROM "up_pnum1" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "up_pnum1" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "bank_merge_num" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "up_pnum1" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "up_pnum1" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "bank_merge_num" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "buffer_lines_20" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "padding_stride3_num1" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "padding_stride4_num0" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "pnum_flush1" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "pnum_flush1" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
WARNING: [Synth 8-3936] Found unconnected internal register 'req_pd_reg' and it is trimmed from '63' to '56' bits. [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/4fb3/sources_1/imports/nvdla_rtl/vmod/nvdla/glb/NV_NVDLA_GLB_csb.v:148]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/4fb3/sources_1/imports/nvdla_rtl/vmod/nvdla/cdma/NV_NVDLA_CDMA_wt.v:1245]
INFO: [Synth 8-802] inferred FSM for state register 'cur_state_reg' in module 'NV_NVDLA_CDMA_wt'
INFO: [Synth 8-5544] ROM "wt2status_state_w1" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-4471] merging register 'dc2sbuf_p0_rd_en_reg' into 'cbuf_wr_en_reg' [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/4fb3/sources_1/imports/nvdla_rtl/vmod/nvdla/cdma/NV_NVDLA_CDMA_dc.v:2463]
INFO: [Synth 8-4471] merging register 'dc_rd_stall_cen_reg' into 'dc_rd_latency_cen_reg' [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/4fb3/sources_1/imports/nvdla_rtl/vmod/nvdla/cdma/NV_NVDLA_CDMA_dc.v:3211]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/4fb3/sources_1/imports/nvdla_rtl/vmod/nvdla/cdma/NV_NVDLA_CDMA_dc.v:2586]
INFO: [Synth 8-5544] ROM "dc2status_state_w1" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/4fb3/sources_1/imports/nvdla_rtl/vmod/nvdla/cdma/NV_NVDLA_CDMA_dc.v:927]
INFO: [Synth 8-5544] ROM "dc2status_state_w1" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'cur_state_reg' in module 'NV_NVDLA_CDMA_dc'
INFO: [Synth 8-4471] merging register 'pixel_data_expand_reg' into 'pixel_packed_10b_reg' [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/4fb3/sources_1/imports/nvdla_rtl/vmod/nvdla/cdma/NV_NVDLA_CDMA_IMG_ctrl.v:849]
INFO: [Synth 8-4471] merging register 'pixel_data_shrink_reg' into 'pixel_packed_10b_reg' [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/4fb3/sources_1/imports/nvdla_rtl/vmod/nvdla/cdma/NV_NVDLA_CDMA_IMG_ctrl.v:863]
INFO: [Synth 8-5544] ROM "img2status_state_w1" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5587] ROM size for "pixel_planar0_mask_nxt" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-802] inferred FSM for state register 'cur_state_reg' in module 'NV_NVDLA_CDMA_IMG_ctrl'
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/4fb3/sources_1/imports/nvdla_rtl/vmod/nvdla/cdma/NV_NVDLA_CDMA_IMG_sg2pack_fifo.v:185]
INFO: [Synth 8-4471] merging register 'pre_sub_h_end_d1_reg[3:0]' into 'pre_sub_h_st_d1_reg[3:0]' [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/4fb3/sources_1/imports/nvdla_rtl/vmod/nvdla/cdma/NV_NVDLA_CDMA_IMG_sg.v:652]
INFO: [Synth 8-4471] merging register 'pre_entry_end_d1_reg[14:0]' into 'pre_entry_st_d1_reg[14:0]' [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/4fb3/sources_1/imports/nvdla_rtl/vmod/nvdla/cdma/NV_NVDLA_CDMA_IMG_sg.v:694]
INFO: [Synth 8-4471] merging register 'req_grant_end_d1_reg' into 'req_line_end_d1_reg' [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/4fb3/sources_1/imports/nvdla_rtl/vmod/nvdla/cdma/NV_NVDLA_CDMA_IMG_sg.v:1181]
INFO: [Common 17-14] Message 'Synth 8-4471' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/4fb3/sources_1/imports/nvdla_rtl/vmod/nvdla/cdma/NV_NVDLA_CDMA_IMG_sg.v:1067]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/4fb3/sources_1/imports/nvdla_rtl/vmod/nvdla/csc/NV_NVDLA_CSC_sg.v:1432]
INFO: [Synth 8-802] inferred FSM for state register 'cur_state_reg' in module 'NV_NVDLA_CSC_sg'
INFO: [Synth 8-5544] ROM "lower_limit_w" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "cur_r1" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sub_h_mask_3" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/4fb3/sources_1/imports/nvdla_rtl/vmod/nvdla/csc/NV_NVDLA_CSC_dl.v:985]
WARNING: [Synth 8-3936] Found unconnected internal register 'dat_rsp_l1_sft_d3_reg' and it is trimmed from '64' to '16' bits. [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/4fb3/sources_1/imports/nvdla_rtl/vmod/nvdla/csc/NV_NVDLA_CSC_dl.v:4364]
WARNING: [Synth 8-3936] Found unconnected internal register 'dat_rsp_l1_sft_d2_reg' and it is trimmed from '64' to '16' bits. [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/4fb3/sources_1/imports/nvdla_rtl/vmod/nvdla/csc/NV_NVDLA_CSC_dl.v:4412]
WARNING: [Synth 8-3936] Found unconnected internal register 'dat_rsp_l0_sft_d3_reg' and it is trimmed from '64' to '16' bits. [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/4fb3/sources_1/imports/nvdla_rtl/vmod/nvdla/csc/NV_NVDLA_CSC_dl.v:4364]
WARNING: [Synth 8-3936] Found unconnected internal register 'dat_rsp_l0_sft_d2_reg' and it is trimmed from '64' to '16' bits. [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/4fb3/sources_1/imports/nvdla_rtl/vmod/nvdla/csc/NV_NVDLA_CSC_dl.v:4392]
WARNING: [Synth 8-3936] Found unconnected internal register 'dat_rsp_l0_sft_d1_reg' and it is trimmed from '64' to '32' bits. [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/4fb3/sources_1/imports/nvdla_rtl/vmod/nvdla/csc/NV_NVDLA_CSC_dl.v:4365]
WARNING: [Synth 8-3936] Found unconnected internal register 'dat_rsp_l2_sft_d3_reg' and it is trimmed from '64' to '16' bits. [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/4fb3/sources_1/imports/nvdla_rtl/vmod/nvdla/csc/NV_NVDLA_CSC_dl.v:4364]
INFO: [Synth 8-5544] ROM "dat_rsp_cur_h_mask_p3" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "dat_rsp_cur_h_mask_p3" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rsp_sft_cnt_l0_sub" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rsp_sft_cnt_l1_sub" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rsp_sft_cnt_l2_sub" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rsp_sft_cnt_l3_sub" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "dat_rsp_cur_h_mask_p2" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "pack_seq0" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "pack_seq1" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "pack_seq2" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "pack_seq3" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "pack_seq0" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "pack_seq1" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "pack_seq2" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "pack_seq3" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "pack_seg0" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "pack_seg1" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "pack_seg2" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "pack_seg3" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "pack_seg4" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "pack_seg5" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "pack_seg6" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "pack_seg7" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'axi_wr_rd_cs_reg' in module 'axilite_sif'
INFO: [Synth 8-5544] ROM "axi_wr_rd_ns" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "axi_wr_rd_ns" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'apb_wr_rd_cs_reg' in module 'apb_mif'
INFO: [Synth 8-5544] ROM "apb_wr_rd_ns" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'axi_protocol_converter_v2_1_16_b2s_rd_cmd_fsm'
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "leaving_empty_fwft" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/1229/hdl/axi_protocol_converter_v2_1_vl_rfs.v:823]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/1229/hdl/axi_protocol_converter_v2_1_vl_rfs.v:763]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/1229/hdl/axi_protocol_converter_v2_1_vl_rfs.v:763]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/2c2b/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:1135]
INFO: [Synth 8-5544] ROM "cmd_step_i" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "split_addr_mask" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "size_mask" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "fix_len" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/2c2b/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:1056]
INFO: [Synth 8-5544] ROM "cmd_step_i" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "split_addr_mask" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "size_mask" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "fix_len" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "max_wrap_burst" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "max_wrap_burst" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "max_wrap_burst" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "wrap_burst_total_cmb" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "wrap_burst_total_cmb" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Common 17-14] Message 'Synth 8-5544' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-802] inferred FSM for state register 'GEN_WDATA_SM_NO_ECC_SNG_REG_WREADY.wr_data_sng_sm_cs_reg' in module 'wr_chnl'
INFO: [Synth 8-802] inferred FSM for state register 'rd_data_sm_cs_reg' in module 'rd_chnl'
INFO: [Synth 8-802] inferred FSM for state register 'rlast_sm_cs_reg' in module 'rd_chnl'
INFO: [Synth 8-802] inferred FSM for state register 'arb_sm_cs_reg' in module 'sng_port_arb'
INFO: [Synth 8-802] inferred FSM for state register 'sig_sm_state_reg' in module 'axi_cdma_simple_cntlr'
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/7359/hdl/axi_cdma_v4_1_vh_rfs.vhd:11119]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/7359/hdl/axi_cdma_v4_1_vh_rfs.vhd:10703]
INFO: [Synth 8-802] inferred FSM for state register 'sig_ftch_sm_state_reg' in module 'axi_cdma_sg_cntlr'
INFO: [Synth 8-802] inferred FSM for state register 'sig_sts_sm_state_reg' in module 'axi_cdma_sg_cntlr'
INFO: [Synth 8-802] inferred FSM for state register 'pntr_cs_reg' in module 'axi_sg_updt_queue'
INFO: [Synth 8-5545] ROM "var_start_vector" won't be mapped to RAM because address size (31) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "var_end_vector" won't be mapped to RAM because address size (31) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "var_start_vector" won't be mapped to RAM because address size (31) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "var_end_vector" won't be mapped to RAM because address size (31) is larger than maximum supported(25)
INFO: [Synth 8-802] inferred FSM for state register 'sig_pcc_sm_state_reg' in module 'axi_datamover_pcc'
INFO: [Synth 8-5545] ROM "sig_btt_is_zero" won't be mapped to RAM because address size (26) is larger than maximum supported(25)
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/1150/hdl/axi_datamover_v5_1_vh_rfs.vhd:18756]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/1150/hdl/axi_datamover_v5_1_vh_rfs.vhd:18181]
INFO: [Synth 8-802] inferred FSM for state register 'sig_pcc_sm_state_reg' in module 'axi_datamover_pcc__parameterized0'
INFO: [Synth 8-5545] ROM "sig_btt_is_zero" won't be mapped to RAM because address size (26) is larger than maximum supported(25)
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1030]
INFO: [Synth 8-802] inferred FSM for state register 'gen_fwft.curr_fwft_state_reg' in module 'xpm_fifo_base'
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/7359/hdl/axi_cdma_v4_1_vh_rfs.vhd:7122]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/7359/hdl/axi_cdma_v4_1_vh_rfs.vhd:7360]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/2c2b/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:1135]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/2c2b/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:1056]
INFO: [Synth 8-802] inferred FSM for state register 'gen_axi.gen_write.write_cs_reg' in module 'axi_mmu_v2_1_14_decerr_slave'
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/fed1/hdl/axi_mmu_v2_1_vl_rfs.v:924]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/fed1/hdl/axi_mmu_v2_1_vl_rfs.v:1060]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/fed1/hdl/axi_mmu_v2_1_vl_rfs.v:918]
INFO: [Synth 8-802] inferred FSM for state register 'gen_write.w_state_reg' in module 'axi_mmu_v2_1_14_top'
INFO: [Synth 8-802] inferred FSM for state register 'gen_read.r_state_reg' in module 'axi_mmu_v2_1_14_top'
INFO: [Synth 8-802] inferred FSM for state register 'gen_axi.write_cs_reg' in module 'axi_crossbar_v2_1_17_decerr_slave'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'axi_data_fifo_v2_1_15_axic_reg_srl_fifo'
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/d114/hdl/axi_data_fifo_v2_1_vl_rfs.v:759]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/d293/hdl/axi_crossbar_v2_1_vl_rfs.v:3091]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/d293/hdl/axi_crossbar_v2_1_vl_rfs.v:3086]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:868]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:868]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:868]
INFO: [Synth 8-802] inferred FSM for state register 'gen_axi.write_cs_reg' in module 'axi_crossbar_v2_1_17_decerr_slave__parameterized0'
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/d114/hdl/axi_data_fifo_v2_1_vl_rfs.v:759]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/d293/hdl/axi_crossbar_v2_1_vl_rfs.v:4153]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/d293/hdl/axi_crossbar_v2_1_vl_rfs.v:4153]
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'axi_data_fifo_v2_1_15_axic_reg_srl_fifo__parameterized0'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'axi_data_fifo_v2_1_15_axic_reg_srl_fifo__parameterized1'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'axi_data_fifo_v2_1_15_axic_reg_srl_fifo__parameterized2'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'axi_data_fifo_v2_1_15_axic_reg_srl_fifo__parameterized3'
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/d293/hdl/axi_crossbar_v2_1_vl_rfs.v:3091]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/d293/hdl/axi_crossbar_v2_1_vl_rfs.v:3086]
INFO: [Synth 8-802] inferred FSM for state register 'sre_sm_ps_reg' in module 'ddr4_v2_2_4_mc_ref'
INFO: [Synth 8-802] inferred FSM for state register 'user_fsm_reg' in module 'ddr4_v2_2_4_mc_ref'
INFO: [Synth 8-802] inferred FSM for state register 'periodic_state_reg' in module 'ddr4_v2_2_4_mc_periodic'
INFO: [Synth 8-802] inferred FSM for state register 'inject_state_reg' in module 'ddr4_v2_2_4_mc_periodic'
INFO: [Synth 8-802] inferred FSM for state register 'gr_cas_state_reg' in module 'ddr4_v2_2_4_mc_group'
INFO: [Synth 8-802] inferred FSM for state register 'grSt_reg' in module 'ddr4_v2_2_4_mc_group'
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ip/z920_nvdla_ps_ddr4_0_0/rtl/ui/ddr4_v2_2_ui_wr_data.sv:405]
WARNING: [Synth 8-3936] Found unconnected internal register 'wr_cas_delay_line_ff_reg' and it is trimmed from '15' to '14' bits. [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ip/z920_nvdla_ps_ddr4_0_0/rtl/cal/ddr4_v2_2_cal_cplx.sv:702]
INFO: [Synth 8-802] inferred FSM for state register 'cplx_state_reg' in module 'ddr4_v2_2_4_cal_cplx'
INFO: [Synth 8-802] inferred FSM for state register 'seq_state_reg' in module 'ddr4_v2_2_4_cal_cplx'
WARNING: [Synth 8-3936] Found unconnected internal register 'cal_seq_a_a_dly_reg' and it is trimmed from '32' to '8' bits. [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ip/z920_nvdla_ps_ddr4_0_0/rtl/cal/ddr4_v2_2_cal_addr_decode.sv:1337]
WARNING: [Synth 8-3936] Found unconnected internal register 'cal_seq_a_b_dly_reg' and it is trimmed from '32' to '8' bits. [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ip/z920_nvdla_ps_ddr4_0_0/rtl/cal/ddr4_v2_2_cal_addr_decode.sv:1340]
WARNING: [Synth 8-3936] Found unconnected internal register 'cal_seq_b_a_dly_reg' and it is trimmed from '32' to '8' bits. [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ip/z920_nvdla_ps_ddr4_0_0/rtl/cal/ddr4_v2_2_cal_addr_decode.sv:1343]
WARNING: [Synth 8-3936] Found unconnected internal register 'dqin_valid_shift_reg' and it is trimmed from '7' to '6' bits. [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ip/z920_nvdla_ps_ddr4_0_0/rtl/cal/ddr4_v2_2_cal_addr_decode.sv:1840]
INFO: [Synth 8-5545] ROM "cal_timer0" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "cal_error_bit" won't be mapped to RAM because address size (28) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "cal_error_nibble" won't be mapped to RAM because address size (28) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "cal_error_code" won't be mapped to RAM because address size (28) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "cal_pre_status" won't be mapped to RAM because address size (28) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "cal_post_status" won't be mapped to RAM because address size (28) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "cal_r0_status" won't be mapped to RAM because address size (28) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "cal_r0_status" won't be mapped to RAM because address size (28) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "cal_r0_status" won't be mapped to RAM because address size (28) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "cal_r0_status" won't be mapped to RAM because address size (28) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "cal_r0_status" won't be mapped to RAM because address size (28) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "cal_r0_status" won't be mapped to RAM because address size (28) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "cal_r0_status" won't be mapped to RAM because address size (28) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "cal_r1_status" won't be mapped to RAM because address size (28) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "cal_r1_status" won't be mapped to RAM because address size (28) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "cal_r1_status" won't be mapped to RAM because address size (28) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "cal_r1_status" won't be mapped to RAM because address size (28) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "cal_r1_status" won't be mapped to RAM because address size (28) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "cal_r1_status" won't be mapped to RAM because address size (28) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "cal_r1_status" won't be mapped to RAM because address size (28) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "cal_r2_status" won't be mapped to RAM because address size (28) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "cal_r2_status" won't be mapped to RAM because address size (28) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "cal_r2_status" won't be mapped to RAM because address size (28) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "cal_r2_status" won't be mapped to RAM because address size (28) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "cal_r2_status" won't be mapped to RAM because address size (28) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "cal_r2_status" won't be mapped to RAM because address size (28) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "cal_r2_status" won't be mapped to RAM because address size (28) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "cal_r3_status" won't be mapped to RAM because address size (28) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "cal_r3_status" won't be mapped to RAM because address size (28) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "cal_r3_status" won't be mapped to RAM because address size (28) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "cal_r3_status" won't be mapped to RAM because address size (28) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "cal_r3_status" won't be mapped to RAM because address size (28) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "cal_r3_status" won't be mapped to RAM because address size (28) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "cal_r3_status" won't be mapped to RAM because address size (28) is larger than maximum supported(25)
INFO: [Synth 8-5587] ROM size for "init_cal_ADR" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5587] ROM size for "init_cal_BA" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ip/z920_nvdla_ps_ddr4_0_0/rtl/axi/ddr4_v2_2_command_fifo.sv:279]
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'ddr4_v2_2_4_axic_register_slice__parameterized4'
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ip/z920_nvdla_ps_ddr4_0_0/rtl/axi/ddr4_v2_2_axi_fifo.sv:153]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ip/z920_nvdla_ps_ddr4_0_0/rtl/axi/ddr4_v2_2_axi_fifo.sv:153]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ip/z920_nvdla_ps_ddr4_0_0/rtl/axi/ddr4_v2_2_axi_fifo.sv:153]
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'ddr4_v2_2_4_axi_r_channel'
INFO: [Synth 8-6430] The Block RAM M_reg may get memory collision error if read and write address collide. Use attribute (* rw_addr_collision= "yes" *) to avoid collision 
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    WAIT |                              000 |                              000
                NORMAL_C |                              011 |                              001
                CUBE_END |                              001 |                              100
                 FIRST_C |                              100 |                              010
                SECOND_C |                              010 |                              011
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'stat_cur_reg' using encoding 'sequential' in module 'NV_NVDLA_CDP_DP_bufferin_tp1'
INFO: [Synth 8-6430] The Block RAM M_reg may get memory collision error if read and write address collide. Use attribute (* rw_addr_collision= "yes" *) to avoid collision 
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
           WT_STATE_IDLE |                               00 |                               00
           WT_STATE_PEND |                               01 |                               01
           WT_STATE_BUSY |                               10 |                               10
           WT_STATE_DONE |                               11 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'cur_state_reg' using encoding 'sequential' in module 'NV_NVDLA_CDMA_wt'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 iSTATE2 |                               01 |                               00
                  iSTATE |                               11 |                               01
                 iSTATE0 |                               10 |                               10
                 iSTATE1 |                               00 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'cur_state_reg' using encoding 'sequential' in module 'NV_NVDLA_CDMA_dc'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 iSTATE2 |                               01 |                               00
                  iSTATE |                               11 |                               01
                 iSTATE0 |                               10 |                               10
                 iSTATE1 |                               00 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'cur_state_reg' using encoding 'sequential' in module 'NV_NVDLA_CDMA_IMG_ctrl'
INFO: [Synth 8-6430] The Block RAM M_reg may get memory collision error if read and write address collide. Use attribute (* rw_addr_collision= "yes" *) to avoid collision 
INFO: [Synth 8-6430] The Block RAM M_reg may get memory collision error if read and write address collide. Use attribute (* rw_addr_collision= "yes" *) to avoid collision 
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 iSTATE2 |                               00 |                               00
                  iSTATE |                               01 |                               01
                 iSTATE0 |                               10 |                               10
                 iSTATE1 |                               11 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'cur_state_reg' using encoding 'sequential' in module 'NV_NVDLA_CSC_sg'
INFO: [Synth 8-6430] The Block RAM M_reg may get memory collision error if read and write address collide. Use attribute (* rw_addr_collision= "yes" *) to avoid collision 
INFO: [Synth 8-6430] The Block RAM M_reg may get memory collision error if read and write address collide. Use attribute (* rw_addr_collision= "yes" *) to avoid collision 
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                axi_idle |                              000 |                              000
               read_wait |                              001 |                              110
                    read |                              010 |                              101
                 rd_resp |                              011 |                              111
              write_wait |                              100 |                              011
            write_w_wait |                              101 |                              010
                   write |                              110 |                              001
                 wr_resp |                              111 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'axi_wr_rd_cs_reg' using encoding 'sequential' in module 'axilite_sif'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                apb_idle |                              001 |                               00
               apb_setup |                              010 |                               01
              apb_access |                              100 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'apb_wr_rd_cs_reg' using encoding 'one-hot' in module 'apb_mif'
INFO: [Synth 8-6159] Found Keep on FSM register 'state_reg' in module 'axi_protocol_converter_v2_1_16_b2s_rd_cmd_fsm', re-encoding will not be performed
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                              001 |                               00
            brst_wr_data |                              010 |                               10
             sng_wr_data |                              100 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'GEN_WDATA_SM_NO_ECC_SNG_REG_WREADY.wr_data_sng_sm_cs_reg' using encoding 'one-hot' in module 'wr_chnl'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                             0000 |                             0000
                sng_addr |                             0001 |                             0001
                sec_addr |                             0010 |                             0010
               full_pipe |                             0011 |                             0011
           full_throttle |                             0100 |                             0100
               last_addr |                             0101 |                             0101
           last_throttle |                             0110 |                             0110
               last_data |                             0111 |                             0111
       last_data_ar_pend |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'rd_data_sm_cs_reg' using encoding 'sequential' in module 'rd_chnl'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                              000 |                              000
          w8_throttle_b2 |                              001 |                              100
             w8_throttle |                              010 |                              001
        w8_2nd_last_data |                              011 |                              010
            w8_last_data |                              100 |                              011
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'rlast_sm_cs_reg' using encoding 'sequential' in module 'rd_chnl'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                               00 |                               00
                 wr_data |                               01 |                               10
                 rd_data |                               10 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'arb_sm_cs_reg' using encoding 'sequential' in module 'sng_port_arb'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    init |                         00000001 |                              000
             wait_for_go |                         00000010 |                              001
               ld_dm_cmd |                         00000100 |                              010
         get_mm2s_status |                         00001000 |                              011
         get_s2mm_status |                         00010000 |                              100
            score_status |                         00100000 |                              101
               xfer_done |                         01000000 |                              110
              error_trap |                         10000000 |                              111
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'sig_sm_state_reg' using encoding 'one-hot' in module 'axi_cdma_simple_cntlr'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                sts_idle |                               00 |                               00
         get_mm2s_status |                               01 |                               01
         get_s2mm_status |                               10 |                               10
               do_update |                               11 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'sig_sts_sm_state_reg' using encoding 'sequential' in module 'axi_cdma_sg_cntlr'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
               ftch_idle |                               00 |                               00
           chk_sg_dm_rdy |                               01 |                               01
               load_desc |                               10 |                               10
               xfer_done |                               11 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'sig_ftch_sm_state_reg' using encoding 'sequential' in module 'axi_cdma_sg_cntlr'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                               00 |                               00
        read_curdesc_lsb |                               01 |                               01
            write_status |                               10 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'pntr_cs_reg' using encoding 'sequential' in module 'axi_sg_updt_queue'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    init |                         00000001 |                              000
            wait_for_cmd |                         00000010 |                              001
                  calc_1 |                         00000100 |                              010
                  calc_2 |                         00001000 |                              011
                  calc_3 |                         00010000 |                              100
       wait_on_xfer_push |                         00100000 |                              101
             chk_if_done |                         01000000 |                              110
              error_trap |                         10000000 |                              111
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'sig_pcc_sm_state_reg' using encoding 'one-hot' in module 'axi_datamover_pcc'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    init |                         00000001 |                              000
            wait_for_cmd |                         00000010 |                              001
                  calc_1 |                         00000100 |                              010
                  calc_2 |                         00001000 |                              011
                  calc_3 |                         00010000 |                              100
       wait_on_xfer_push |                         00100000 |                              101
             chk_if_done |                         01000000 |                              110
              error_trap |                         10000000 |                              111
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'sig_pcc_sm_state_reg' using encoding 'one-hot' in module 'axi_datamover_pcc__parameterized0'
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 invalid |                               00 |                               00
            stage1_valid |                               01 |                               10
       both_stages_valid |                               10 |                               11
            stage2_valid |                               11 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'gen_fwft.curr_fwft_state_reg' using encoding 'sequential' in module 'xpm_fifo_base'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
            P_WRITE_IDLE |                              001 |                               00
            P_WRITE_DATA |                              010 |                               01
            P_WRITE_RESP |                              100 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'gen_axi.gen_write.write_cs_reg' using encoding 'one-hot' in module 'axi_mmu_v2_1_14_decerr_slave'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                              001 |                              000
*
               W_PENDING |                              010 |                              001
                W_DECERR |                              100 |                              011
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'gen_write.w_state_reg' using encoding 'one-hot' in module 'axi_mmu_v2_1_14_top'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                              001 |                              000
*
               R_PENDING |                              010 |                              001
                R_DECERR |                              100 |                              011
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'gen_read.r_state_reg' using encoding 'one-hot' in module 'axi_mmu_v2_1_14_top'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
            P_WRITE_IDLE |                              001 |                               00
            P_WRITE_DATA |                              010 |                               01
            P_WRITE_RESP |                              100 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'gen_axi.write_cs_reg' using encoding 'one-hot' in module 'axi_crossbar_v2_1_17_decerr_slave'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                             1000 |                               10
                     ONE |                             0010 |                               11
                     TWO |                             0001 |                               01
                  iSTATE |                             0100 |                               00
*
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'axi_data_fifo_v2_1_15_axic_reg_srl_fifo'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
            P_WRITE_IDLE |                              001 |                               00
            P_WRITE_DATA |                              010 |                               01
            P_WRITE_RESP |                              100 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'gen_axi.write_cs_reg' using encoding 'one-hot' in module 'axi_crossbar_v2_1_17_decerr_slave__parameterized0'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                             1000 |                               10
                     ONE |                             0010 |                               11
                     TWO |                             0001 |                               01
                  iSTATE |                             0100 |                               00
*
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'axi_data_fifo_v2_1_15_axic_reg_srl_fifo__parameterized0'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                             1000 |                               10
                     ONE |                             0010 |                               11
                     TWO |                             0001 |                               01
                  iSTATE |                             0100 |                               00
*
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'axi_data_fifo_v2_1_15_axic_reg_srl_fifo__parameterized1'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                             1000 |                               10
                     ONE |                             0010 |                               11
                     TWO |                             0001 |                               01
                  iSTATE |                             0100 |                               00
*
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'axi_data_fifo_v2_1_15_axic_reg_srl_fifo__parameterized2'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                             1000 |                               10
                     ONE |                             0010 |                               11
                     TWO |                             0001 |                               01
                  iSTATE |                             0100 |                               00
*
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'axi_data_fifo_v2_1_15_axic_reg_srl_fifo__parameterized3'
WARNING: [Synth 8-115] binding instance 'i_49' in module 'ddr4_v2_2_4_infrastructure' to reference 'keep__1405' which has no pins
WARNING: [Synth 8-115] binding instance 'i_50' in module 'ddr4_v2_2_4_infrastructure' to reference 'keep__1406' which has no pins
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
             SRE_SM_IDLE |                         00000001 |                              000
              SRE_SM_REQ |                         00000010 |                              001
          SRE_SM_VT_STOP |                         00000100 |                              010
           SRE_SM_MC_CHK |                         00001000 |                              011
          SRE_SM_REF_REQ |                         00010000 |                              100
              SRE_SM_ISS |                         00100000 |                              101
             SRE_SM_WAIT |                         01000000 |                              110
             SRE_SM_DONE |                         10000000 |                              111
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'sre_sm_ps_reg' using encoding 'one-hot' in module 'ddr4_v2_2_4_mc_ref'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                 UM_IDLE |                                1 |                             0000
                 UM_IDLE |                                1 |                             0000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'user_fsm_reg' using encoding 'sequential' in module 'ddr4_v2_2_4_mc_ref'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                             0000 |                             0000
                    INIT |                             0001 |                             0001
           WAIT_INTERVAL |                             0010 |                             0010
                READ_INJ |                             0011 |                             0011
           WAIT_READ_INJ |                             0100 |                             0100
                 GAP_INJ |                             0101 |                             0101
            WAIT_GAP_INJ |                             0110 |                             0110
           UPDATE_STATUS |                             0111 |                             0111
            CHECK_ENABLE |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'periodic_state_reg' using encoding 'sequential' in module 'ddr4_v2_2_4_mc_periodic'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                             0000 |                             0000
      INJ_BLOCK_READ_CAS |                             0001 |                             0110
      INJ_WAIT_CAS_BLOCK |                             0010 |                             0111
            INJ_WAIT_REF |                             0011 |                             0001
           INJ_BLOCK_REF |                             0100 |                             0010
            INJ_BLOCK_NI |                             0101 |                             0011
           INJ_ISSUE_TXN |                             0110 |                             0100
     INJ_WAIT_TXN_RETURN |                             0111 |                             0101
                INJ_DONE |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'inject_state_reg' using encoding 'sequential' in module 'ddr4_v2_2_4_mc_periodic'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                CAS_IDLE |                              000 |                              000
              RMW_RDWAIT |                              001 |                              010
            RMW_DATAWAIT |                              010 |                              011
              RMW_WRWAIT |                              011 |                              100
                CAS_WAIT |                              100 |                              001
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'gr_cas_state_reg' using encoding 'sequential' in module 'ddr4_v2_2_4_mc_group'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  grIDLE |                              110 |                              000
                grACCEPT |                              001 |                              001
               grPREWAIT |                              100 |                              010
               grAUTOPRE |                              101 |                              101
                   grACT |                              010 |                              100
               grACTWAIT |                              011 |                              011
                grCASFSM |                              000 |                              110
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'grSt_reg' using encoding 'sequential' in module 'ddr4_v2_2_4_mc_group'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                SEQ_IDLE |                             0000 |                             0000
            SEQ_INIT_ROW |                             0001 |                             0001
            SEQ_INIT_COL |                             0010 |                             0010
           SEQ_ISSUE_ACT |                             0011 |                             0011
            SEQ_ACT_WAIT |                             0100 |                             0100
              SEQ_INC_BG |                             0101 |                             0101
             SEQ_INIT_BG |                             0110 |                             0110
           SEQ_ISSUE_CAS |                             0111 |                             0111
            SEQ_CAS_WAIT |                             1000 |                             1001
           SEQ_INIT_PREA |                             1001 |                             1010
          SEQ_ISSUE_PREA |                             1010 |                             1011
           SEQ_PREA_WAIT |                             1011 |                             1100
            SEQ_INC_PREA |                             1100 |                             1101
                SEQ_DONE |                             1101 |                             1111
             SEQ_INC_ROW |                             1110 |                             1110
            SEQ_GAP_WAIT |                             1111 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'seq_state_reg' using encoding 'sequential' in module 'ddr4_v2_2_4_cal_cplx'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                             0000 |                             0000
                    INIT |                             0001 |                             0001
         WR_CAL_WR_START |                             0010 |                             0110
     WR_CAL_WR_WAIT_DONE |                             0011 |                             0111
         WR_CAL_DM_START |                             0100 |                             1000
     WR_CAL_DM_WAIT_DONE |                             0101 |                             1001
         WR_CAL_RD_START |                             0110 |                             1010
     WR_CAL_RD_WAIT_DONE |                             0111 |                             1011
         RD_CAL_WR_START |                             1000 |                             0010
     RD_CAL_WR_WAIT_DONE |                             1001 |                             0011
         RD_CAL_RD_START |                             1010 |                             0100
     RD_CAL_RD_WAIT_DONE |                             1011 |                             0101
             UPDATE_LOGS |                             1100 |                             1100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'cplx_state_reg' using encoding 'sequential' in module 'ddr4_v2_2_4_cal_cplx'
INFO: [Synth 8-3971] The signal mem_reg was recognized as a true dual port RAM template.
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                             0001 |                               10
                     ONE |                             0100 |                               11
                     TWO |                             0010 |                               01
                  iSTATE |                             1000 |                               00
*
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'ddr4_v2_2_4_axic_register_slice__parameterized4'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:14:38 ; elapsed = 00:15:32 . Memory (MB): peak = 4987.480 ; gain = 3156.277 ; free physical = 50557 ; free virtual = 363178
---------------------------------------------------------------------------------
INFO: [Synth 8-223] decloning instance 'NV_NVDLA_sync3d:/UJ_dft_xclamp_ctrl_hold_sync_i' (NV_BLKBOX_SRC0) to 'NV_NVDLA_sync3d:/UJ_dft_xclamp_scan_hold_sync_i'
INFO: [Synth 8-223] decloning instance 'NV_NVDLA_sync3d_s:/UJ_dft_xclamp_ctrl_hold_sync_i' (NV_BLKBOX_SRC0) to 'NV_NVDLA_sync3d_s:/UJ_dft_xclamp_scan_hold_sync_i'
INFO: [Synth 8-223] decloning instance 'z920_nvdla_ps_i/NVDLA_system/NV_nvdla_wrapper_1/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_cq/nvdla_core_clk_rd_mgate_skid' (NV_CLK_gate_power) to 'z920_nvdla_ps_i/NVDLA_system/NV_nvdla_wrapper_1/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_cq/nvdla_core_clk_mgate'
INFO: [Synth 8-223] decloning instance 'z920_nvdla_ps_i/NVDLA_system/NV_nvdla_wrapper_1/inst/nvdla_top/u_partition_o/u_NV_NVDLA_glb/u_ic/u_sync_core_intr/UJ_dft_xclamp_ctrl_hold_sync_i' (NV_BLKBOX_SRC0) to 'z920_nvdla_ps_i/NVDLA_system/NV_nvdla_wrapper_1/inst/nvdla_top/u_partition_o/u_NV_NVDLA_glb/u_ic/u_sync_core_intr/UJ_dft_xclamp_scan_hold_sync_i'
INFO: [Synth 8-223] decloning instance 'z920_nvdla_ps_i/NVDLA_system/NV_nvdla_wrapper_1/inst/nvdla_top/u_partition_c/u_csc_dla_clk_ovr_on_sync' (NV_NVDLA_sync3d) to 'z920_nvdla_ps_i/NVDLA_system/NV_nvdla_wrapper_1/inst/nvdla_top/u_partition_c/u_cdma_dla_clk_ovr_on_sync'
INFO: [Synth 8-223] decloning instance 'z920_nvdla_ps_i/NVDLA_system/NV_nvdla_wrapper_1/inst/nvdla_top/u_partition_c/u_global_csc_clk_ovr_on_sync' (NV_NVDLA_sync3d_s) to 'z920_nvdla_ps_i/NVDLA_system/NV_nvdla_wrapper_1/inst/nvdla_top/u_partition_c/u_global_cdma_clk_ovr_on_sync'
RAM Pipeline Warning: Read Address Register Found For RAM M_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM M_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM M_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM M_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM M_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM M_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM M_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM M_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM M_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM M_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM M_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM M_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM M_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM M_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM M_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM M_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM M_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM M_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM M_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM M_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM M_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM M_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM M_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM M_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM M_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM M_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM M_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM M_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM M_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM M_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM M_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM M_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM M_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM M_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM M_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM M_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM M_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM M_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM M_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM M_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM M_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM M_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM M_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM M_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM M_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM M_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM M_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM M_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM M_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM M_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM M_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM M_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM M_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM M_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM M_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM M_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM M_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM M_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM M_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM M_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM M_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM M_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM M_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM M_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM M_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM M_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM M_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM M_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM M_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM M_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM M_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM M_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM M_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM M_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM M_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM M_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM M_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM M_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM M_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM M_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM M_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM M_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM M_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM M_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM M_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM M_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM M_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM M_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM M_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM M_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM M_reg. We will not be able to pipeline it. This may degrade performance. 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 

Report RTL Partitions: 
+------+-------------------------------------------+------------+----------+
|      |RTL Partition                              |Replication |Instances |
+------+-------------------------------------------+------------+----------+
|1     |NV_NVDLA_CDP_dp__GB0                       |           1|     35165|
|2     |NV_NVDLA_CDP_DP_intp                       |           1|      8114|
|3     |NV_NVDLA_CDP_dp__GB2                       |           1|     13910|
|4     |NV_NVDLA_cdp__GC0                          |           1|     34405|
|5     |NV_NVDLA_PDP_core                          |           1|     28785|
|6     |NV_NVDLA_pdp__GB1                          |           1|     25020|
|7     |NV_NVDLA_pdp__GB2                          |           1|     17893|
|8     |NV_NVDLA_partition_o__GC0                  |           1|     38232|
|9     |NV_NVDLA_cdma__GB0                         |           1|     34036|
|10    |NV_NVDLA_CDMA_cvt                          |           1|     10614|
|11    |NV_NVDLA_CDMA_dma_mux                      |           1|       639|
|12    |NV_NVDLA_cdma__GB3                         |           1|     25543|
|13    |NV_NVDLA_cbuf                              |           1|     50396|
|14    |NV_NVDLA_partition_c__GCB1                 |           1|     27503|
|15    |NV_NVDLA_SDP_rdma                          |           1|     37379|
|16    |NV_NVDLA_sdp__GB1                          |           1|     26664|
|17    |NV_NVDLA_partition_p__GC0                  |           1|        18|
|18    |NV_nvdla__GC0                              |           1|     24317|
|19    |NV_NVDLA_apb2csb                           |           1|        15|
|20    |z920_nvdla_ps_clk_wiz_0_0_clk_wiz__GC0     |           1|         2|
|21    |NVDLA_system_imp_1WJXOGF__GC0              |           1|     10967|
|22    |axi_datamover_s2mm_full_wrap               |           1|     21323|
|23    |axi_datamover_mm2s_full_wrap               |           1|     19174|
|24    |axi_cdma_sg_wrap__GC0                      |           1|      8271|
|25    |ddr4_phy_v2_2_0_pll__GC0                   |           1|        10|
|26    |z920_nvdla_ps_ddr4_0_0_phy_ddr4__GC0       |           1|      7120|
|27    |ddr4_v2_2_4_mc__GB0                        |           1|     45036|
|28    |ddr4_v2_2_4_mc__GB1                        |           1|     12321|
|29    |ddr4_v2_2_4_cal_addr_decode__GB0           |           1|     46464|
|30    |ddr4_v2_2_4_cal_addr_decode__GB1           |           1|     18488|
|31    |ddr4_v2_2_4_cal__GC0                       |           1|      3778|
|32    |ddr4_v2_2_4_cal_pi__GB0                    |           1|     27687|
|33    |ddr4_v2_2_4_cal_pi__GB1                    |           1|      9280|
|34    |ddr4_v2_2_4_cal_pi__GB2                    |           1|     13920|
|35    |ddr4_v2_2_4_cal_pi__GB3                    |           1|     13920|
|36    |ddr4_v2_2_4_cal_pi__GB4                    |           1|     18561|
|37    |ddr4_v2_2_4_cal_top__GC0                   |           1|      3511|
|38    |z920_nvdla_ps_ddr4_0_0_ddr4_mem_intfc__GC0 |           1|     20154|
|39    |z920_nvdla_ps_ddr4_0_0_ddr4__GC0           |           1|     14489|
|40    |z920_nvdla_ps__GCB0                        |           1|     33436|
|41    |z920_nvdla_ps_blk_mem_gen_1_0              |           1|     12477|
|42    |z920_nvdla_ps__GCB2                        |           1|     45861|
|43    |z920_nvdla_ps_zynq_ultra_ps_e_0_0          |           1|        34|
+------+-------------------------------------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
INFO: [Synth 8-3538] Detected potentially large (wide) register phy2clb_rd_dq_r1_reg [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ip/z920_nvdla_ps_ddr4_0_0/ip_1/rtl/phy/z920_nvdla_ps_ddr4_0_0_phy_ddr4.sv:984]
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     89 Bit       Adders := 1     
	   2 Input     64 Bit       Adders := 15    
	   4 Input     64 Bit       Adders := 1     
	   3 Input     64 Bit       Adders := 1     
	   2 Input     61 Bit       Adders := 6     
	   2 Input     60 Bit       Adders := 1     
	   2 Input     58 Bit       Adders := 3     
	   2 Input     49 Bit       Adders := 2     
	   2 Input     48 Bit       Adders := 1     
	   3 Input     40 Bit       Adders := 1     
	   2 Input     40 Bit       Adders := 2     
	   2 Input     39 Bit       Adders := 1     
	   2 Input     35 Bit       Adders := 8     
	   9 Input     33 Bit       Adders := 5     
	   2 Input     33 Bit       Adders := 3     
	   3 Input     33 Bit       Adders := 2     
	   2 Input     32 Bit       Adders := 37    
	   3 Input     32 Bit       Adders := 1     
	   4 Input     32 Bit       Adders := 1     
	   3 Input     29 Bit       Adders := 1     
	   2 Input     29 Bit       Adders := 10    
	   3 Input     26 Bit       Adders := 3     
	   3 Input     23 Bit       Adders := 1     
	   3 Input     22 Bit       Adders := 2     
	   2 Input     22 Bit       Adders := 4     
	   2 Input     21 Bit       Adders := 1     
	   3 Input     20 Bit       Adders := 1     
	   2 Input     20 Bit       Adders := 1     
	   2 Input     19 Bit       Adders := 2     
	   8 Input     19 Bit       Adders := 8     
	   2 Input     18 Bit       Adders := 10    
	   3 Input     18 Bit       Adders := 9     
	   2 Input     17 Bit       Adders := 11    
	   3 Input     17 Bit       Adders := 4     
	   4 Input     17 Bit       Adders := 2     
	   2 Input     16 Bit       Adders := 23    
	   3 Input     16 Bit       Adders := 2     
	   4 Input     16 Bit       Adders := 2     
	   5 Input     16 Bit       Adders := 2     
	   4 Input     15 Bit       Adders := 7     
	   2 Input     15 Bit       Adders := 15    
	   3 Input     15 Bit       Adders := 9     
	   2 Input     14 Bit       Adders := 48    
	   4 Input     14 Bit       Adders := 4     
	   3 Input     14 Bit       Adders := 11    
	   5 Input     14 Bit       Adders := 1     
	   2 Input     13 Bit       Adders := 40    
	   3 Input     13 Bit       Adders := 6     
	   4 Input     12 Bit       Adders := 1     
	   2 Input     12 Bit       Adders := 21    
	   2 Input     11 Bit       Adders := 28    
	   3 Input     11 Bit       Adders := 4     
	   4 Input     11 Bit       Adders := 2     
	   2 Input     10 Bit       Adders := 19    
	   4 Input     10 Bit       Adders := 6     
	   3 Input     10 Bit       Adders := 3     
	   2 Input      9 Bit       Adders := 57    
	   3 Input      9 Bit       Adders := 14    
	   4 Input      9 Bit       Adders := 17    
	   2 Input      8 Bit       Adders := 126   
	   4 Input      8 Bit       Adders := 6     
	   3 Input      8 Bit       Adders := 8     
	   2 Input      7 Bit       Adders := 56    
	   3 Input      7 Bit       Adders := 5     
	   4 Input      7 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 166   
	   3 Input      6 Bit       Adders := 2     
	   4 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 199   
	   3 Input      5 Bit       Adders := 71    
	   4 Input      5 Bit       Adders := 3     
	   2 Input      4 Bit       Adders := 407   
	   3 Input      4 Bit       Adders := 138   
	   4 Input      4 Bit       Adders := 3     
	   6 Input      4 Bit       Adders := 1     
	   8 Input      4 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 210   
	   3 Input      3 Bit       Adders := 18    
	   4 Input      3 Bit       Adders := 4     
	   5 Input      3 Bit       Adders := 4     
	   8 Input      3 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 205   
	   3 Input      2 Bit       Adders := 6     
	   5 Input      2 Bit       Adders := 2     
	   4 Input      2 Bit       Adders := 5     
	   2 Input      1 Bit       Adders := 16    
+---XORs : 
	   2 Input    512 Bit         XORs := 1     
	   2 Input     64 Bit         XORs := 3     
	   2 Input      2 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 743   
	   3 Input      1 Bit         XORs := 5     
	   4 Input      1 Bit         XORs := 16    
+---XORs : 
	               17 Bit    Wide XORs := 16    
	                2 Bit    Wide XORs := 32    
+---Registers : 
	             4096 Bit    Registers := 1     
	             1144 Bit    Registers := 1     
	              577 Bit    Registers := 6     
	              576 Bit    Registers := 1     
	              517 Bit    Registers := 6     
	              516 Bit    Registers := 12    
	              512 Bit    Registers := 19    
	              272 Bit    Registers := 2     
	              258 Bit    Registers := 2     
	              256 Bit    Registers := 3     
	              176 Bit    Registers := 2     
	              147 Bit    Registers := 2     
	              145 Bit    Registers := 2     
	              144 Bit    Registers := 1     
	              136 Bit    Registers := 1     
	              129 Bit    Registers := 8     
	              128 Bit    Registers := 15    
	              122 Bit    Registers := 2     
	              104 Bit    Registers := 5     
	              103 Bit    Registers := 4     
	              100 Bit    Registers := 2     
	               98 Bit    Registers := 3     
	               97 Bit    Registers := 2     
	               96 Bit    Registers := 2     
	               95 Bit    Registers := 2     
	               94 Bit    Registers := 4     
	               89 Bit    Registers := 1     
	               85 Bit    Registers := 6     
	               81 Bit    Registers := 1     
	               80 Bit    Registers := 2     
	               73 Bit    Registers := 2     
	               70 Bit    Registers := 6     
	               68 Bit    Registers := 2     
	               66 Bit    Registers := 19    
	               65 Bit    Registers := 62    
	               64 Bit    Registers := 372   
	               63 Bit    Registers := 12    
	               61 Bit    Registers := 7     
	               57 Bit    Registers := 1     
	               56 Bit    Registers := 3     
	               51 Bit    Registers := 2     
	               50 Bit    Registers := 27    
	               49 Bit    Registers := 52    
	               48 Bit    Registers := 18    
	               47 Bit    Registers := 48    
	               46 Bit    Registers := 3     
	               45 Bit    Registers := 6     
	               44 Bit    Registers := 4     
	               43 Bit    Registers := 16    
	               42 Bit    Registers := 2     
	               40 Bit    Registers := 11    
	               39 Bit    Registers := 1     
	               38 Bit    Registers := 7     
	               37 Bit    Registers := 2     
	               36 Bit    Registers := 10    
	               35 Bit    Registers := 14    
	               34 Bit    Registers := 93    
	               33 Bit    Registers := 15    
	               32 Bit    Registers := 379   
	               31 Bit    Registers := 16    
	               29 Bit    Registers := 21    
	               28 Bit    Registers := 9     
	               27 Bit    Registers := 4     
	               26 Bit    Registers := 12    
	               25 Bit    Registers := 15    
	               24 Bit    Registers := 78    
	               23 Bit    Registers := 1     
	               22 Bit    Registers := 23    
	               21 Bit    Registers := 7     
	               20 Bit    Registers := 16    
	               19 Bit    Registers := 248   
	               18 Bit    Registers := 308   
	               17 Bit    Registers := 88    
	               16 Bit    Registers := 480   
	               15 Bit    Registers := 130   
	               14 Bit    Registers := 98    
	               13 Bit    Registers := 126   
	               12 Bit    Registers := 36    
	               11 Bit    Registers := 223   
	               10 Bit    Registers := 69    
	                9 Bit    Registers := 211   
	                8 Bit    Registers := 2255  
	                7 Bit    Registers := 365   
	                6 Bit    Registers := 188   
	                5 Bit    Registers := 705   
	                4 Bit    Registers := 613   
	                3 Bit    Registers := 310   
	                2 Bit    Registers := 846   
	                1 Bit    Registers := 7831  
+---Multipliers : 
	                17x40  Multipliers := 1     
	                16x33  Multipliers := 3     
+---RAMs : 
	             288K Bit         RAMs := 1     
	              36K Bit         RAMs := 1     
	              16K Bit         RAMs := 64    
	               4K Bit         RAMs := 2     
	               2K Bit         RAMs := 9     
	               1K Bit         RAMs := 5     
	             1024 Bit         RAMs := 16    
	              768 Bit         RAMs := 3     
	              720 Bit         RAMs := 1     
	              520 Bit         RAMs := 4     
	              256 Bit         RAMs := 2     
	              224 Bit         RAMs := 1     
	               80 Bit         RAMs := 1     
+---ROMs : 
	                              ROMs := 1     
+---Muxes : 
	   2 Input    577 Bit        Muxes := 4     
	   2 Input    517 Bit        Muxes := 5     
	   2 Input    516 Bit        Muxes := 12    
	   2 Input    512 Bit        Muxes := 15    
	   2 Input    258 Bit        Muxes := 1     
	   2 Input    256 Bit        Muxes := 4     
	   2 Input    255 Bit        Muxes := 1     
	   2 Input    147 Bit        Muxes := 2     
	   2 Input    145 Bit        Muxes := 2     
	  16 Input    144 Bit        Muxes := 1     
	   2 Input    144 Bit        Muxes := 1     
	   2 Input    136 Bit        Muxes := 3     
	  16 Input    136 Bit        Muxes := 1     
	   2 Input    129 Bit        Muxes := 4     
	   2 Input    128 Bit        Muxes := 32    
	   3 Input    128 Bit        Muxes := 4     
	  49 Input    128 Bit        Muxes := 4     
	   4 Input    128 Bit        Muxes := 3     
	   2 Input    120 Bit        Muxes := 1     
	   2 Input    107 Bit        Muxes := 2     
	   2 Input    103 Bit        Muxes := 1     
	   2 Input     98 Bit        Muxes := 1     
	   2 Input     88 Bit        Muxes := 1     
	   2 Input     85 Bit        Muxes := 4     
	   2 Input     81 Bit        Muxes := 7     
	   2 Input     80 Bit        Muxes := 1     
	   2 Input     73 Bit        Muxes := 1     
	   2 Input     70 Bit        Muxes := 4     
	   2 Input     68 Bit        Muxes := 1     
	   2 Input     66 Bit        Muxes := 10    
	   2 Input     65 Bit        Muxes := 20    
	   4 Input     65 Bit        Muxes := 3     
	   2 Input     64 Bit        Muxes := 160   
	   4 Input     64 Bit        Muxes := 16    
	   3 Input     64 Bit        Muxes := 9     
	   8 Input     64 Bit        Muxes := 4     
	  49 Input     64 Bit        Muxes := 5     
	   2 Input     61 Bit        Muxes := 7     
	   2 Input     60 Bit        Muxes := 1     
	   2 Input     58 Bit        Muxes := 5     
	  49 Input     56 Bit        Muxes := 1     
	   2 Input     56 Bit        Muxes := 1     
	   2 Input     55 Bit        Muxes := 1     
	   2 Input     54 Bit        Muxes := 1     
	   2 Input     51 Bit        Muxes := 2     
	   2 Input     50 Bit        Muxes := 3     
	   4 Input     50 Bit        Muxes := 1     
	   2 Input     49 Bit        Muxes := 31    
	   3 Input     49 Bit        Muxes := 4     
	   4 Input     49 Bit        Muxes := 8     
	   8 Input     49 Bit        Muxes := 2     
	  49 Input     48 Bit        Muxes := 2     
	   2 Input     47 Bit        Muxes := 23    
	   2 Input     43 Bit        Muxes := 8     
	   2 Input     42 Bit        Muxes := 1     
	   2 Input     40 Bit        Muxes := 30    
	   8 Input     40 Bit        Muxes := 2     
	   2 Input     39 Bit        Muxes := 8     
	   2 Input     38 Bit        Muxes := 7     
	   2 Input     37 Bit        Muxes := 2     
	   2 Input     36 Bit        Muxes := 4     
	   3 Input     35 Bit        Muxes := 1     
	   2 Input     35 Bit        Muxes := 1     
	   2 Input     34 Bit        Muxes := 39    
	   2 Input     33 Bit        Muxes := 26    
	   3 Input     33 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 312   
	   3 Input     32 Bit        Muxes := 17    
	  16 Input     32 Bit        Muxes := 2     
	  19 Input     32 Bit        Muxes := 2     
	  39 Input     32 Bit        Muxes := 2     
	   8 Input     32 Bit        Muxes := 1     
	   5 Input     32 Bit        Muxes := 1     
	  25 Input     32 Bit        Muxes := 2     
	  50 Input     32 Bit        Muxes := 2     
	  32 Input     32 Bit        Muxes := 1     
	  49 Input     32 Bit        Muxes := 1     
	   4 Input     32 Bit        Muxes := 6     
	   2 Input     31 Bit        Muxes := 2     
	   2 Input     30 Bit        Muxes := 2     
	   2 Input     29 Bit        Muxes := 17    
	   2 Input     28 Bit        Muxes := 5     
	 105 Input     28 Bit        Muxes := 1     
	   2 Input     26 Bit        Muxes := 11    
	   2 Input     25 Bit        Muxes := 8     
	   2 Input     24 Bit        Muxes := 74    
	   4 Input     24 Bit        Muxes := 72    
	   2 Input     23 Bit        Muxes := 3     
	   2 Input     22 Bit        Muxes := 42    
	   4 Input     21 Bit        Muxes := 1     
	   2 Input     21 Bit        Muxes := 4     
	   2 Input     20 Bit        Muxes := 4     
	   2 Input     19 Bit        Muxes := 7     
	   4 Input     19 Bit        Muxes := 20    
	   2 Input     18 Bit        Muxes := 18    
	   2 Input     17 Bit        Muxes := 50    
	   3 Input     17 Bit        Muxes := 9     
	   2 Input     16 Bit        Muxes := 156   
	   3 Input     16 Bit        Muxes := 12    
	  16 Input     16 Bit        Muxes := 2     
	   4 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 93    
	   2 Input     14 Bit        Muxes := 96    
	   4 Input     14 Bit        Muxes := 9     
	   5 Input     14 Bit        Muxes := 3     
	   2 Input     13 Bit        Muxes := 105   
	   2 Input     12 Bit        Muxes := 22    
	   8 Input     12 Bit        Muxes := 2     
	   2 Input     11 Bit        Muxes := 94    
	   4 Input     11 Bit        Muxes := 8     
	  64 Input     11 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 161   
	   4 Input     10 Bit        Muxes := 1     
	  11 Input     10 Bit        Muxes := 1     
	   8 Input     10 Bit        Muxes := 1     
	   7 Input     10 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 62    
	   5 Input      9 Bit        Muxes := 90    
	   3 Input      9 Bit        Muxes := 1     
	  10 Input      9 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 777   
	   3 Input      8 Bit        Muxes := 15    
	   9 Input      8 Bit        Muxes := 1     
	   6 Input      8 Bit        Muxes := 1     
	   4 Input      8 Bit        Muxes := 12    
	   8 Input      8 Bit        Muxes := 12    
	   5 Input      8 Bit        Muxes := 2     
	  16 Input      8 Bit        Muxes := 2     
	   2 Input      7 Bit        Muxes := 41    
	   8 Input      7 Bit        Muxes := 7     
	   3 Input      7 Bit        Muxes := 7     
	 189 Input      7 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 171   
	   7 Input      6 Bit        Muxes := 1     
	   3 Input      6 Bit        Muxes := 1     
	 189 Input      6 Bit        Muxes := 1     
	  16 Input      6 Bit        Muxes := 1     
	   8 Input      6 Bit        Muxes := 18    
	   2 Input      5 Bit        Muxes := 281   
	  22 Input      5 Bit        Muxes := 1     
	   6 Input      5 Bit        Muxes := 3     
	   3 Input      5 Bit        Muxes := 14    
	   8 Input      5 Bit        Muxes := 4     
	   4 Input      5 Bit        Muxes := 34    
	  25 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 856   
	   4 Input      4 Bit        Muxes := 36    
	   5 Input      4 Bit        Muxes := 4     
	  13 Input      4 Bit        Muxes := 3     
	   3 Input      4 Bit        Muxes := 3     
	   9 Input      4 Bit        Muxes := 3     
	  16 Input      4 Bit        Muxes := 1     
	   7 Input      4 Bit        Muxes := 1     
	   8 Input      4 Bit        Muxes := 4     
	   5 Input      3 Bit        Muxes := 10    
	   2 Input      3 Bit        Muxes := 529   
	   7 Input      3 Bit        Muxes := 5     
	   4 Input      3 Bit        Muxes := 13    
	   8 Input      3 Bit        Muxes := 11    
	  14 Input      3 Bit        Muxes := 4     
	  13 Input      3 Bit        Muxes := 1     
	   3 Input      3 Bit        Muxes := 4     
	   2 Input      2 Bit        Muxes := 566   
	   3 Input      2 Bit        Muxes := 32    
	   5 Input      2 Bit        Muxes := 25    
	   4 Input      2 Bit        Muxes := 38    
	   8 Input      2 Bit        Muxes := 2     
	  13 Input      2 Bit        Muxes := 1     
	   7 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4681  
	   3 Input      1 Bit        Muxes := 130   
	  22 Input      1 Bit        Muxes := 1     
	   6 Input      1 Bit        Muxes := 10    
	   4 Input      1 Bit        Muxes := 174   
	   5 Input      1 Bit        Muxes := 133   
	   8 Input      1 Bit        Muxes := 87    
	  10 Input      1 Bit        Muxes := 5     
	   7 Input      1 Bit        Muxes := 31    
	  13 Input      1 Bit        Muxes := 21    
	   9 Input      1 Bit        Muxes := 29    
	  16 Input      1 Bit        Muxes := 17    
	  49 Input      1 Bit        Muxes := 45    
	  32 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
INFO: [Synth 8-3538] Detected potentially large (wide) register phy2clb_rd_dq_r1_reg [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ip/z920_nvdla_ps_ddr4_0_0/ip_1/rtl/phy/z920_nvdla_ps_ddr4_0_0_phy_ddr4.sv:984]
Hierarchical RTL Component report 
Module NV_NVDLA_apb2csb 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module NV_NVDLA_CDP_DP_INTP_unit 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     89 Bit       Adders := 1     
	   2 Input     58 Bit       Adders := 2     
	   3 Input     40 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	               89 Bit    Registers := 1     
	               57 Bit    Registers := 1     
	               40 Bit    Registers := 1     
	               17 Bit    Registers := 3     
	                6 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Multipliers : 
	                17x40  Multipliers := 1     
+---Muxes : 
	   2 Input    120 Bit        Muxes := 1     
	   2 Input     88 Bit        Muxes := 1     
	   2 Input     58 Bit        Muxes := 3     
	   2 Input     16 Bit        Muxes := 3     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module nv_ram_rwsthp_20x4 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
+---RAMs : 
	               80 Bit         RAMs := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
Module NV_NVDLA_CDP_DP_intpinfo_fifo_20x4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 6     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                5 Bit    Registers := 4     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      5 Bit        Muxes := 6     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module NV_NVDLA_CDP_DP_intp 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     39 Bit       Adders := 1     
	   9 Input     33 Bit       Adders := 5     
+---Registers : 
	              103 Bit    Registers := 2     
	               39 Bit    Registers := 1     
	               38 Bit    Registers := 3     
	               32 Bit    Registers := 15    
	               17 Bit    Registers := 3     
	               16 Bit    Registers := 4     
	                5 Bit    Registers := 4     
	                1 Bit    Registers := 15    
+---Muxes : 
	   2 Input    103 Bit        Muxes := 1     
	   2 Input     39 Bit        Muxes := 8     
	   2 Input     38 Bit        Muxes := 5     
	   2 Input     32 Bit        Muxes := 10    
	   2 Input     17 Bit        Muxes := 8     
	   2 Input      6 Bit        Muxes := 6     
	   2 Input      1 Bit        Muxes := 4     
Module NV_NVDLA_CDP_DP_LUT_CTRL_unit 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     23 Bit       Adders := 1     
	   3 Input     22 Bit       Adders := 2     
	   2 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	               28 Bit    Registers := 2     
	               23 Bit    Registers := 1     
	               22 Bit    Registers := 3     
	               21 Bit    Registers := 1     
	               17 Bit    Registers := 2     
	               16 Bit    Registers := 2     
	               10 Bit    Registers := 2     
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 17    
+---Muxes : 
	   2 Input     55 Bit        Muxes := 1     
	   2 Input     54 Bit        Muxes := 1     
	   2 Input     23 Bit        Muxes := 3     
	   2 Input     22 Bit        Muxes := 5     
	   2 Input     16 Bit        Muxes := 3     
	   2 Input     10 Bit        Muxes := 8     
	   2 Input      6 Bit        Muxes := 1     
	  22 Input      5 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 13    
	   3 Input      1 Bit        Muxes := 2     
	  22 Input      1 Bit        Muxes := 1     
Module NV_NVDLA_CDP_DP_lut 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 2     
	               16 Bit    Registers := 328   
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 21    
	   2 Input      1 Bit        Muxes := 258   
	   6 Input      1 Bit        Muxes := 1     
Module int_sum_block_tp1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     21 Bit       Adders := 1     
	   3 Input     20 Bit       Adders := 1     
	   2 Input     20 Bit       Adders := 1     
	   2 Input     19 Bit       Adders := 1     
	   2 Input     18 Bit       Adders := 4     
+---Registers : 
	               21 Bit    Registers := 1     
	               20 Bit    Registers := 2     
	               19 Bit    Registers := 1     
	               18 Bit    Registers := 4     
	               17 Bit    Registers := 1     
+---Muxes : 
	   4 Input     21 Bit        Muxes := 1     
Module NV_NVDLA_CDP_DP_sum 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 9     
+---Registers : 
	               98 Bit    Registers := 1     
	               21 Bit    Registers := 2     
	               17 Bit    Registers := 9     
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input     21 Bit        Muxes := 1     
	   2 Input     17 Bit        Muxes := 6     
	   2 Input      9 Bit        Muxes := 9     
	   2 Input      8 Bit        Muxes := 9     
	   2 Input      1 Bit        Muxes := 4     
Module NV_NVDLA_CDP_DP_bufferin_tp1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 3     
	   2 Input      3 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               98 Bit    Registers := 2     
	               81 Bit    Registers := 1     
	               26 Bit    Registers := 1     
	                9 Bit    Registers := 104   
	                5 Bit    Registers := 3     
	                4 Bit    Registers := 15    
	                3 Bit    Registers := 3     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 22    
+---Muxes : 
	   2 Input     98 Bit        Muxes := 1     
	   2 Input     81 Bit        Muxes := 7     
	   5 Input      9 Bit        Muxes := 90    
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 13    
	   4 Input      4 Bit        Muxes := 1     
	   5 Input      3 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 48    
	   3 Input      1 Bit        Muxes := 8     
	   4 Input      1 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 26    
	   8 Input      1 Bit        Muxes := 2     
Module nv_ram_rwsthp_80x9 
Detailed RTL Component Info : 
+---Registers : 
	                9 Bit    Registers := 1     
+---RAMs : 
	              720 Bit         RAMs := 1     
+---Muxes : 
	   2 Input      9 Bit        Muxes := 1     
Module NV_NVDLA_CDP_DP_data_fifo_80x9 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      7 Bit       Adders := 7     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                7 Bit    Registers := 4     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      7 Bit        Muxes := 4     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module nv_ram_rwsthp_80x17 
Detailed RTL Component Info : 
+---Registers : 
	               17 Bit    Registers := 1     
+---RAMs : 
	               1K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     17 Bit        Muxes := 1     
Module NV_NVDLA_CDP_DP_info_fifo 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      7 Bit       Adders := 7     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                7 Bit    Registers := 4     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      7 Bit        Muxes := 4     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module nv_ram_rwsthp_60x21 
Detailed RTL Component Info : 
+---Registers : 
	               21 Bit    Registers := 1     
+---RAMs : 
	               1K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     21 Bit        Muxes := 1     
Module NV_NVDLA_CDP_DP_sumpd_fifo_60x21 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 7     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 4     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 6     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module NV_NVDLA_CDP_DP_syncfifo 
Detailed RTL Component Info : 
+---Registers : 
	               17 Bit    Registers := 1     
	                9 Bit    Registers := 1     
	                1 Bit    Registers := 2     
Module HLS_cdp_ICVT_pipe_p1 
Detailed RTL Component Info : 
+---Registers : 
	                9 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      9 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module HLS_cdp_ICVT_pipe_p2 
Detailed RTL Component Info : 
+---Registers : 
	               25 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     25 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module NV_NVDLA_HLS_shiftrightsu 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
+---Muxes : 
	   2 Input      9 Bit        Muxes := 1     
	   3 Input      9 Bit        Muxes := 1     
Module HLS_cdp_ICVT_pipe_p3 
Detailed RTL Component Info : 
+---Registers : 
	                9 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      9 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module HLS_cdp_icvt 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      9 Bit       Adders := 1     
Module NV_NVDLA_CDP_DP_cvtin 
Detailed RTL Component Info : 
+---Registers : 
	               25 Bit    Registers := 6     
	               16 Bit    Registers := 2     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 9     
+---Muxes : 
	   2 Input     25 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 3     
Module NV_NVDLA_CDP_DP_MUL_unit 
Detailed RTL Component Info : 
+---Registers : 
	               25 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module NV_NVDLA_CDP_DP_mul 
Detailed RTL Component Info : 
+---Registers : 
	               25 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     25 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 3     
Module HLS_cdp_OCVT_pipe_p1 
Detailed RTL Component Info : 
+---Registers : 
	               50 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     50 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module HLS_cdp_OCVT_pipe_p2 
Detailed RTL Component Info : 
+---Registers : 
	               26 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     26 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module HLS_cdp_OCVT_pipe_p3 
Detailed RTL Component Info : 
+---Registers : 
	               42 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     42 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module NV_NVDLA_HLS_shiftrightsu__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	   3 Input      8 Bit        Muxes := 1     
Module HLS_cdp_OCVT_pipe_p4 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module HLS_cdp_ocvt 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     26 Bit       Adders := 1     
Module NV_NVDLA_CDP_DP_cvtout 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	               17 Bit    Registers := 8     
	               16 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 12    
+---Muxes : 
	   2 Input     17 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 4     
Module NV_NVDLA_CDP_dp 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     26 Bit        Muxes := 1     
	   2 Input     21 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module NV_NVDLA_DMAIF_rdreq__1 
Detailed RTL Component Info : 
+---Registers : 
	               47 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     47 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module NV_NVDLA_CDP_RDMA_ig 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     64 Bit       Adders := 3     
	   2 Input     32 Bit       Adders := 2     
	   2 Input     14 Bit       Adders := 1     
	   2 Input     13 Bit       Adders := 1     
	   2 Input     11 Bit       Adders := 2     
	   2 Input     10 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               64 Bit    Registers := 2     
	               32 Bit    Registers := 3     
	               13 Bit    Registers := 1     
	               11 Bit    Registers := 1     
	               10 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 4     
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 1     
	   2 Input     11 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 8     
Module NV_NVDLA_CDP_RDMA_cq_flopram_rwsa_256x7 
Detailed RTL Component Info : 
+---Registers : 
	                7 Bit    Registers := 256   
Module NV_NVDLA_CDP_RDMA_cq 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 5     
	   2 Input      8 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                9 Bit    Registers := 2     
	                8 Bit    Registers := 2     
	                7 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      9 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module NV_NVDLA_DMAIF_rdrsp__1 
Detailed RTL Component Info : 
+---Registers : 
	               65 Bit    Registers := 4     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input     65 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
Module nv_ram_rwsp_8x65__1 
Detailed RTL Component Info : 
+---Registers : 
	               65 Bit    Registers := 1     
+---RAMs : 
	              520 Bit         RAMs := 1     
Module NV_NVDLA_CDP_RDMA_lat_fifo_65x8 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 6     
	   2 Input      3 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                4 Bit    Registers := 2     
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module NV_NVDLA_CDP_RDMA_ro_fifo_32x8_flopram_rwsa_32x8__1 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 32    
Module NV_NVDLA_CDP_RDMA_ro_fifo_32x8__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 3     
	   2 Input      5 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                8 Bit    Registers := 1     
	                6 Bit    Registers := 2     
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
Module NV_NVDLA_CDP_RDMA_ro_fifo_32x8_flopram_rwsa_32x8__2 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 32    
Module NV_NVDLA_CDP_RDMA_ro_fifo_32x8__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 3     
	   2 Input      5 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                8 Bit    Registers := 1     
	                6 Bit    Registers := 2     
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
Module NV_NVDLA_CDP_RDMA_ro_fifo_32x8_flopram_rwsa_32x8__3 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 32    
Module NV_NVDLA_CDP_RDMA_ro_fifo_32x8__3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 3     
	   2 Input      5 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                8 Bit    Registers := 1     
	                6 Bit    Registers := 2     
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
Module NV_NVDLA_CDP_RDMA_ro_fifo_32x8_flopram_rwsa_32x8__4 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 32    
Module NV_NVDLA_CDP_RDMA_ro_fifo_32x8__4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 3     
	   2 Input      5 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                8 Bit    Registers := 1     
	                6 Bit    Registers := 2     
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
Module NV_NVDLA_CDP_RDMA_ro_fifo_32x8_flopram_rwsa_32x8__5 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 32    
Module NV_NVDLA_CDP_RDMA_ro_fifo_32x8__5 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 3     
	   2 Input      5 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                8 Bit    Registers := 1     
	                6 Bit    Registers := 2     
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
Module NV_NVDLA_CDP_RDMA_ro_fifo_32x8_flopram_rwsa_32x8__6 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 32    
Module NV_NVDLA_CDP_RDMA_ro_fifo_32x8__6 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 3     
	   2 Input      5 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                8 Bit    Registers := 1     
	                6 Bit    Registers := 2     
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
Module NV_NVDLA_CDP_RDMA_ro_fifo_32x8_flopram_rwsa_32x8__7 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 32    
Module NV_NVDLA_CDP_RDMA_ro_fifo_32x8__7 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 3     
	   2 Input      5 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                8 Bit    Registers := 1     
	                6 Bit    Registers := 2     
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
Module NV_NVDLA_CDP_RDMA_ro_fifo_32x8_flopram_rwsa_32x8 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 32    
Module NV_NVDLA_CDP_RDMA_ro_fifo_32x8 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 3     
	   2 Input      5 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                8 Bit    Registers := 1     
	                6 Bit    Registers := 2     
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
Module NV_NVDLA_CDP_RDMA_eg 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 2     
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 3     
	   3 Input      4 Bit       Adders := 1     
+---Registers : 
	               35 Bit    Registers := 2     
	                6 Bit    Registers := 1     
	                4 Bit    Registers := 2     
	                1 Bit    Registers := 7     
+---Muxes : 
	   3 Input     35 Bit        Muxes := 1     
	   2 Input     35 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 8     
	   8 Input      1 Bit        Muxes := 1     
Module NV_NVDLA_CDP_RDMA_REG_single 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   3 Input     32 Bit        Muxes := 1     
Module NV_NVDLA_CDP_RDMA_REG_dual__1 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 5     
	               13 Bit    Registers := 3     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	  16 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 1     
Module NV_NVDLA_CDP_RDMA_REG_dual 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 5     
	               13 Bit    Registers := 3     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	  16 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 1     
Module NV_NVDLA_CDP_RDMA_reg 
Detailed RTL Component Info : 
+---Registers : 
	               63 Bit    Registers := 1     
	               34 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 8     
+---Muxes : 
	   2 Input     34 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 5     
	   2 Input     13 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 6     
Module NV_NVDLA_CDP_DP_nan 
Detailed RTL Component Info : 
+---Registers : 
	               33 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module NV_NVDLA_CDP_WDMA_dat_fifo_32x8_flopram_rwsa_32x8__1 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 32    
Module NV_NVDLA_CDP_WDMA_dat_fifo_32x8__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 3     
	   2 Input      5 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                8 Bit    Registers := 1     
	                6 Bit    Registers := 2     
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
Module NV_NVDLA_CDP_WDMA_dat_fifo_32x8_flopram_rwsa_32x8__2 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 32    
Module NV_NVDLA_CDP_WDMA_dat_fifo_32x8__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 3     
	   2 Input      5 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                8 Bit    Registers := 1     
	                6 Bit    Registers := 2     
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
Module NV_NVDLA_CDP_WDMA_dat_fifo_32x8_flopram_rwsa_32x8__3 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 32    
Module NV_NVDLA_CDP_WDMA_dat_fifo_32x8__3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 3     
	   2 Input      5 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                8 Bit    Registers := 1     
	                6 Bit    Registers := 2     
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
Module NV_NVDLA_CDP_WDMA_dat_fifo_32x8_flopram_rwsa_32x8__4 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 32    
Module NV_NVDLA_CDP_WDMA_dat_fifo_32x8__4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 3     
	   2 Input      5 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                8 Bit    Registers := 1     
	                6 Bit    Registers := 2     
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
Module NV_NVDLA_CDP_WDMA_dat_fifo_32x8_flopram_rwsa_32x8__5 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 32    
Module NV_NVDLA_CDP_WDMA_dat_fifo_32x8__5 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 3     
	   2 Input      5 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                8 Bit    Registers := 1     
	                6 Bit    Registers := 2     
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
Module NV_NVDLA_CDP_WDMA_dat_fifo_32x8_flopram_rwsa_32x8__6 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 32    
Module NV_NVDLA_CDP_WDMA_dat_fifo_32x8__6 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 3     
	   2 Input      5 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                8 Bit    Registers := 1     
	                6 Bit    Registers := 2     
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
Module NV_NVDLA_CDP_WDMA_dat_fifo_32x8_flopram_rwsa_32x8__7 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 32    
Module NV_NVDLA_CDP_WDMA_dat_fifo_32x8__7 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 3     
	   2 Input      5 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                8 Bit    Registers := 1     
	                6 Bit    Registers := 2     
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
Module NV_NVDLA_CDP_WDMA_dat_fifo_32x8_flopram_rwsa_32x8 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 32    
Module NV_NVDLA_CDP_WDMA_dat_fifo_32x8 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 3     
	   2 Input      5 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                8 Bit    Registers := 1     
	                6 Bit    Registers := 2     
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
Module NV_NVDLA_CDP_WDMA_cmd_fifo_flopram_rwsa_4x17 
Detailed RTL Component Info : 
+---Registers : 
	               17 Bit    Registers := 4     
Module NV_NVDLA_CDP_WDMA_cmd_fifo 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 5     
	   2 Input      2 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               17 Bit    Registers := 1     
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
Module NV_NVDLA_DMAIF_wr__1 
Detailed RTL Component Info : 
+---Registers : 
	               66 Bit    Registers := 2     
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input     66 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module NV_NVDLA_CDP_WDMA_intr_fifo 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module NV_NVDLA_CDP_wdma 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     64 Bit       Adders := 3     
	   2 Input     32 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               64 Bit    Registers := 2     
	               32 Bit    Registers := 3     
	               25 Bit    Registers := 2     
	                5 Bit    Registers := 1     
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 11    
+---Muxes : 
	   2 Input     65 Bit        Muxes := 1     
	   2 Input     64 Bit        Muxes := 4     
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     25 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 8     
Module NV_NVDLA_CDP_REG_single 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 4     
	               16 Bit    Registers := 4     
	                8 Bit    Registers := 3     
	                6 Bit    Registers := 4     
	                5 Bit    Registers := 4     
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module NV_NVDLA_CDP_REG_dual__1 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 6     
	               16 Bit    Registers := 3     
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module NV_NVDLA_CDP_REG_dual 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 6     
	               16 Bit    Registers := 3     
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module NV_NVDLA_CDP_reg 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	               63 Bit    Registers := 1     
	               34 Bit    Registers := 1     
	               32 Bit    Registers := 6     
	               10 Bit    Registers := 1     
	                4 Bit    Registers := 3     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     34 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 12    
	   2 Input     16 Bit        Muxes := 3     
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   3 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 13    
Module NV_NVDLA_PDP_CORE_preproc 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     13 Bit       Adders := 4     
	   2 Input     10 Bit       Adders := 2     
	   2 Input      5 Bit       Adders := 2     
+---Registers : 
	               13 Bit    Registers := 4     
	               10 Bit    Registers := 2     
	                9 Bit    Registers := 2     
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     13 Bit        Muxes := 4     
	   2 Input     10 Bit        Muxes := 2     
	   2 Input      9 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 3     
Module NV_NVDLA_PDP_cal1d_info_fifo_flopram_rwsa_8x12 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 8     
Module NV_NVDLA_PDP_cal1d_info_fifo 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 3     
	   2 Input      3 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               12 Bit    Registers := 1     
	                4 Bit    Registers := 2     
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
Module NV_NVDLA_PDP_CORE_unit1d__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               34 Bit    Registers := 4     
	               15 Bit    Registers := 8     
	               11 Bit    Registers := 8     
	                5 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     15 Bit        Muxes := 3     
	   2 Input     11 Bit        Muxes := 7     
	   4 Input     11 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 12    
	   8 Input      1 Bit        Muxes := 8     
Module NV_NVDLA_PDP_CORE_unit1d__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               34 Bit    Registers := 4     
	               15 Bit    Registers := 8     
	               11 Bit    Registers := 8     
	                5 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     15 Bit        Muxes := 3     
	   2 Input     11 Bit        Muxes := 7     
	   4 Input     11 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 12    
	   8 Input      1 Bit        Muxes := 8     
Module NV_NVDLA_PDP_CORE_unit1d__3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               34 Bit    Registers := 4     
	               15 Bit    Registers := 8     
	               11 Bit    Registers := 8     
	                5 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     15 Bit        Muxes := 3     
	   2 Input     11 Bit        Muxes := 7     
	   4 Input     11 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 12    
	   8 Input      1 Bit        Muxes := 8     
Module NV_NVDLA_PDP_CORE_unit1d__4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               34 Bit    Registers := 4     
	               15 Bit    Registers := 8     
	               11 Bit    Registers := 8     
	                5 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     15 Bit        Muxes := 3     
	   2 Input     11 Bit        Muxes := 7     
	   4 Input     11 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 12    
	   8 Input      1 Bit        Muxes := 8     
Module NV_NVDLA_PDP_CORE_unit1d__5 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               34 Bit    Registers := 4     
	               15 Bit    Registers := 8     
	               11 Bit    Registers := 8     
	                5 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     15 Bit        Muxes := 3     
	   2 Input     11 Bit        Muxes := 7     
	   4 Input     11 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 12    
	   8 Input      1 Bit        Muxes := 8     
Module NV_NVDLA_PDP_CORE_unit1d__6 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               34 Bit    Registers := 4     
	               15 Bit    Registers := 8     
	               11 Bit    Registers := 8     
	                5 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     15 Bit        Muxes := 3     
	   2 Input     11 Bit        Muxes := 7     
	   4 Input     11 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 12    
	   8 Input      1 Bit        Muxes := 8     
Module NV_NVDLA_PDP_CORE_unit1d__7 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               34 Bit    Registers := 4     
	               15 Bit    Registers := 8     
	               11 Bit    Registers := 8     
	                5 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     15 Bit        Muxes := 3     
	   2 Input     11 Bit        Muxes := 7     
	   4 Input     11 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 12    
	   8 Input      1 Bit        Muxes := 8     
Module NV_NVDLA_PDP_CORE_unit1d 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               34 Bit    Registers := 4     
	               15 Bit    Registers := 8     
	               11 Bit    Registers := 8     
	                5 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     15 Bit        Muxes := 3     
	   2 Input     11 Bit        Muxes := 7     
	   4 Input     11 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 12    
	   8 Input      1 Bit        Muxes := 8     
Module NV_NVDLA_PDP_CORE_cal1d 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     14 Bit       Adders := 1     
	   3 Input     13 Bit       Adders := 3     
	   2 Input     13 Bit       Adders := 3     
	   4 Input     12 Bit       Adders := 1     
	   3 Input     11 Bit       Adders := 1     
	   2 Input     10 Bit       Adders := 1     
	   4 Input      9 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 3     
	   4 Input      8 Bit       Adders := 1     
	   3 Input      8 Bit       Adders := 1     
	   2 Input      7 Bit       Adders := 1     
	   3 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 5     
	   3 Input      5 Bit       Adders := 2     
	   3 Input      4 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 4     
	   3 Input      3 Bit       Adders := 3     
	   2 Input      3 Bit       Adders := 9     
+---Registers : 
	               26 Bit    Registers := 2     
	               14 Bit    Registers := 1     
	               13 Bit    Registers := 3     
	               10 Bit    Registers := 1     
	                8 Bit    Registers := 2     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 8     
	                1 Bit    Registers := 26    
+---Muxes : 
	   2 Input     26 Bit        Muxes := 1     
	   2 Input     22 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 10    
	   2 Input     10 Bit        Muxes := 3     
	   2 Input      8 Bit        Muxes := 6     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 7     
	   2 Input      4 Bit        Muxes := 6     
	   2 Input      3 Bit        Muxes := 28    
	   7 Input      3 Bit        Muxes := 1     
	   4 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 63    
Module nv_ram_rws_128x18__1 
Detailed RTL Component Info : 
+---Registers : 
	                7 Bit    Registers := 1     
+---RAMs : 
	               2K Bit         RAMs := 1     
Module nv_ram_rws_128x18__2 
Detailed RTL Component Info : 
+---Registers : 
	                7 Bit    Registers := 1     
+---RAMs : 
	               2K Bit         RAMs := 1     
Module nv_ram_rws_128x18__3 
Detailed RTL Component Info : 
+---Registers : 
	                7 Bit    Registers := 1     
+---RAMs : 
	               2K Bit         RAMs := 1     
Module nv_ram_rws_128x18__4 
Detailed RTL Component Info : 
+---Registers : 
	                7 Bit    Registers := 1     
+---RAMs : 
	               2K Bit         RAMs := 1     
Module nv_ram_rws_128x18__5 
Detailed RTL Component Info : 
+---Registers : 
	                7 Bit    Registers := 1     
+---RAMs : 
	               2K Bit         RAMs := 1     
Module nv_ram_rws_128x18__6 
Detailed RTL Component Info : 
+---Registers : 
	                7 Bit    Registers := 1     
+---RAMs : 
	               2K Bit         RAMs := 1     
Module nv_ram_rws_128x18__7 
Detailed RTL Component Info : 
+---Registers : 
	                7 Bit    Registers := 1     
+---RAMs : 
	               2K Bit         RAMs := 1     
Module nv_ram_rws_128x18 
Detailed RTL Component Info : 
+---Registers : 
	                7 Bit    Registers := 1     
+---RAMs : 
	               2K Bit         RAMs := 1     
Module NV_NVDLA_PDP_CORE_cal2d 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   4 Input     15 Bit       Adders := 1     
	   2 Input     15 Bit       Adders := 1     
	   2 Input     14 Bit       Adders := 8     
	   2 Input     13 Bit       Adders := 3     
	   3 Input     13 Bit       Adders := 1     
	   2 Input     11 Bit       Adders := 1     
	   2 Input     10 Bit       Adders := 1     
	   4 Input      9 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 2     
	   2 Input      8 Bit       Adders := 3     
	   2 Input      7 Bit       Adders := 1     
	   4 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 3     
	   2 Input      4 Bit       Adders := 13    
	   3 Input      4 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 26    
	   3 Input      3 Bit       Adders := 5     
	   4 Input      3 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 8     
	               17 Bit    Registers := 18    
	               15 Bit    Registers := 1     
	               14 Bit    Registers := 3     
	               13 Bit    Registers := 4     
	               11 Bit    Registers := 1     
	               10 Bit    Registers := 1     
	                9 Bit    Registers := 5     
	                8 Bit    Registers := 9     
	                5 Bit    Registers := 2     
	                4 Bit    Registers := 2     
	                3 Bit    Registers := 41    
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 54    
+---Muxes : 
	   2 Input     31 Bit        Muxes := 1     
	   2 Input     28 Bit        Muxes := 1     
	   2 Input     17 Bit        Muxes := 8     
	   2 Input     15 Bit        Muxes := 2     
	   2 Input     14 Bit        Muxes := 24    
	   4 Input     14 Bit        Muxes := 8     
	   2 Input     13 Bit        Muxes := 6     
	   2 Input     11 Bit        Muxes := 3     
	   2 Input     10 Bit        Muxes := 3     
	   2 Input      9 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 5     
	   2 Input      5 Bit        Muxes := 3     
	   2 Input      4 Bit        Muxes := 12    
	   4 Input      4 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 128   
	   7 Input      3 Bit        Muxes := 2     
	   4 Input      3 Bit        Muxes := 9     
	   5 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 17    
	   5 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 98    
	   6 Input      1 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 2     
Module NV_NVDLA_PDP_core 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module NV_NVDLA_DMAIF_rdreq__2 
Detailed RTL Component Info : 
+---Registers : 
	               47 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     47 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module NV_NVDLA_PDP_RDMA_ig 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     64 Bit       Adders := 2     
	   4 Input     64 Bit       Adders := 1     
	   3 Input     32 Bit       Adders := 1     
	   2 Input     32 Bit       Adders := 1     
	   2 Input     14 Bit       Adders := 1     
	   2 Input     13 Bit       Adders := 1     
	   3 Input     13 Bit       Adders := 2     
	   2 Input     11 Bit       Adders := 3     
	   2 Input     10 Bit       Adders := 2     
	   3 Input      4 Bit       Adders := 1     
+---Registers : 
	               64 Bit    Registers := 3     
	               32 Bit    Registers := 3     
	               13 Bit    Registers := 1     
	               10 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 8     
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     14 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 6     
	   2 Input     11 Bit        Muxes := 2     
	   2 Input     10 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 9     
Module NV_NVDLA_PDP_RDMA_cq_flopram_rwsa_256x18 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 256   
Module NV_NVDLA_PDP_RDMA_cq 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 5     
	   2 Input      8 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               18 Bit    Registers := 1     
	                9 Bit    Registers := 2     
	                8 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      9 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module NV_NVDLA_DMAIF_rdrsp__2 
Detailed RTL Component Info : 
+---Registers : 
	               65 Bit    Registers := 4     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input     65 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
Module nv_ram_rwsp_8x65__2 
Detailed RTL Component Info : 
+---Registers : 
	               65 Bit    Registers := 1     
+---RAMs : 
	              520 Bit         RAMs := 1     
Module NV_NVDLA_PDP_RDMA_lat_fifo_65x8 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 6     
	   2 Input      3 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                4 Bit    Registers := 2     
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module NV_NVDLA_PDP_RDMA_ro_fifo_32x8_flopram_rwsa_32x8__1 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 32    
Module NV_NVDLA_PDP_RDMA_ro_fifo_32x8__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 3     
	   2 Input      5 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                8 Bit    Registers := 1     
	                6 Bit    Registers := 2     
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
Module NV_NVDLA_PDP_RDMA_ro_fifo_32x8_flopram_rwsa_32x8__2 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 32    
Module NV_NVDLA_PDP_RDMA_ro_fifo_32x8__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 3     
	   2 Input      5 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                8 Bit    Registers := 1     
	                6 Bit    Registers := 2     
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
Module NV_NVDLA_PDP_RDMA_ro_fifo_32x8_flopram_rwsa_32x8__3 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 32    
Module NV_NVDLA_PDP_RDMA_ro_fifo_32x8__3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 3     
	   2 Input      5 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                8 Bit    Registers := 1     
	                6 Bit    Registers := 2     
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
Module NV_NVDLA_PDP_RDMA_ro_fifo_32x8_flopram_rwsa_32x8__4 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 32    
Module NV_NVDLA_PDP_RDMA_ro_fifo_32x8__4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 3     
	   2 Input      5 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                8 Bit    Registers := 1     
	                6 Bit    Registers := 2     
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
Module NV_NVDLA_PDP_RDMA_ro_fifo_32x8_flopram_rwsa_32x8__5 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 32    
Module NV_NVDLA_PDP_RDMA_ro_fifo_32x8__5 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 3     
	   2 Input      5 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                8 Bit    Registers := 1     
	                6 Bit    Registers := 2     
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
Module NV_NVDLA_PDP_RDMA_ro_fifo_32x8_flopram_rwsa_32x8__6 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 32    
Module NV_NVDLA_PDP_RDMA_ro_fifo_32x8__6 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 3     
	   2 Input      5 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                8 Bit    Registers := 1     
	                6 Bit    Registers := 2     
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
Module NV_NVDLA_PDP_RDMA_ro_fifo_32x8_flopram_rwsa_32x8__7 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 32    
Module NV_NVDLA_PDP_RDMA_ro_fifo_32x8__7 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 3     
	   2 Input      5 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                8 Bit    Registers := 1     
	                6 Bit    Registers := 2     
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
Module NV_NVDLA_PDP_RDMA_ro_fifo_32x8_flopram_rwsa_32x8 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 32    
Module NV_NVDLA_PDP_RDMA_ro_fifo_32x8 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 3     
	   2 Input      5 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                8 Bit    Registers := 1     
	                6 Bit    Registers := 2     
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
Module NV_NVDLA_PDP_RDMA_eg 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     14 Bit       Adders := 2     
	   2 Input      6 Bit       Adders := 2     
	   3 Input      4 Bit       Adders := 1     
+---Registers : 
	               65 Bit    Registers := 2     
	               25 Bit    Registers := 2     
	               14 Bit    Registers := 2     
	                6 Bit    Registers := 2     
	                1 Bit    Registers := 11    
+---Muxes : 
	   2 Input     65 Bit        Muxes := 1     
	   2 Input     25 Bit        Muxes := 1     
	   2 Input     14 Bit        Muxes := 4     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 6     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 10    
Module NV_NVDLA_PDP_RDMA_REG_single 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   3 Input     32 Bit        Muxes := 1     
Module NV_NVDLA_PDP_RDMA_REG_dual__1 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 5     
	               13 Bit    Registers := 3     
	               10 Bit    Registers := 3     
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 3     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	  19 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 1     
Module NV_NVDLA_PDP_RDMA_REG_dual 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 5     
	               13 Bit    Registers := 3     
	               10 Bit    Registers := 3     
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 3     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	  19 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 1     
Module NV_NVDLA_PDP_RDMA_reg 
Detailed RTL Component Info : 
+---Registers : 
	               63 Bit    Registers := 1     
	               34 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 8     
+---Muxes : 
	   2 Input     34 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 5     
	   2 Input     13 Bit        Muxes := 3     
	   2 Input     10 Bit        Muxes := 3     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 7     
Module NV_NVDLA_PDP_WDMA_DAT_fifo_32x8_flopram_rwsa_32x8__1 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 32    
Module NV_NVDLA_PDP_WDMA_DAT_fifo_32x8__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 3     
	   2 Input      5 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                8 Bit    Registers := 1     
	                6 Bit    Registers := 2     
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
Module NV_NVDLA_PDP_WDMA_DAT_fifo_32x8_flopram_rwsa_32x8__2 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 32    
Module NV_NVDLA_PDP_WDMA_DAT_fifo_32x8__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 3     
	   2 Input      5 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                8 Bit    Registers := 1     
	                6 Bit    Registers := 2     
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
Module NV_NVDLA_PDP_WDMA_DAT_fifo_32x8_flopram_rwsa_32x8__3 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 32    
Module NV_NVDLA_PDP_WDMA_DAT_fifo_32x8__3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 3     
	   2 Input      5 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                8 Bit    Registers := 1     
	                6 Bit    Registers := 2     
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
Module NV_NVDLA_PDP_WDMA_DAT_fifo_32x8_flopram_rwsa_32x8__4 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 32    
Module NV_NVDLA_PDP_WDMA_DAT_fifo_32x8__4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 3     
	   2 Input      5 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                8 Bit    Registers := 1     
	                6 Bit    Registers := 2     
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
Module NV_NVDLA_PDP_WDMA_DAT_fifo_32x8_flopram_rwsa_32x8__5 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 32    
Module NV_NVDLA_PDP_WDMA_DAT_fifo_32x8__5 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 3     
	   2 Input      5 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                8 Bit    Registers := 1     
	                6 Bit    Registers := 2     
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
Module NV_NVDLA_PDP_WDMA_DAT_fifo_32x8_flopram_rwsa_32x8__6 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 32    
Module NV_NVDLA_PDP_WDMA_DAT_fifo_32x8__6 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 3     
	   2 Input      5 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                8 Bit    Registers := 1     
	                6 Bit    Registers := 2     
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
Module NV_NVDLA_PDP_WDMA_DAT_fifo_32x8_flopram_rwsa_32x8__7 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 32    
Module NV_NVDLA_PDP_WDMA_DAT_fifo_32x8__7 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 3     
	   2 Input      5 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                8 Bit    Registers := 1     
	                6 Bit    Registers := 2     
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
Module NV_NVDLA_PDP_WDMA_DAT_fifo_32x8_flopram_rwsa_32x8 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 32    
Module NV_NVDLA_PDP_WDMA_DAT_fifo_32x8 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 3     
	   2 Input      5 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                8 Bit    Registers := 1     
	                6 Bit    Registers := 2     
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
Module NV_NVDLA_PDP_WDMA_dat 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
+---Muxes : 
	   2 Input      5 Bit        Muxes := 1     
Module NV_NVDLA_PDP_WDMA_CMD_fifo_flopram_rwsa_1x80 
Detailed RTL Component Info : 
+---Registers : 
	               80 Bit    Registers := 2     
+---Muxes : 
	   2 Input     80 Bit        Muxes := 1     
Module NV_NVDLA_PDP_WDMA_CMD_fifo 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      1 Bit       Adders := 3     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module NV_NVDLA_PDP_WDMA_cmd 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     64 Bit       Adders := 3     
	   2 Input     14 Bit       Adders := 1     
	   2 Input     13 Bit       Adders := 1     
	   2 Input     10 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	               64 Bit    Registers := 2     
	               13 Bit    Registers := 1     
	               10 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 5     
	   2 Input     13 Bit        Muxes := 2     
	   2 Input     10 Bit        Muxes := 1     
	   4 Input     10 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module NV_NVDLA_DMAIF_wr__2 
Detailed RTL Component Info : 
+---Registers : 
	               66 Bit    Registers := 2     
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input     66 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module NV_NVDLA_PDP_WDMA_intr_fifo 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module NV_NVDLA_PDP_wdma 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input     13 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 3     
	               13 Bit    Registers := 2     
	                8 Bit    Registers := 2     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 15    
+---Muxes : 
	   2 Input     66 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 12    
Module NV_NVDLA_PDP_nan 
Detailed RTL Component Info : 
+---Registers : 
	               22 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module NV_NVDLA_PDP_REG_single 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   3 Input     32 Bit        Muxes := 1     
Module NV_NVDLA_PDP_REG_dual__1 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 9     
	               19 Bit    Registers := 7     
	               17 Bit    Registers := 2     
	               13 Bit    Registers := 6     
	               10 Bit    Registers := 6     
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 4     
	                3 Bit    Registers := 4     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---Muxes : 
	  39 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 1     
Module NV_NVDLA_PDP_REG_dual 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 9     
	               19 Bit    Registers := 7     
	               17 Bit    Registers := 2     
	               13 Bit    Registers := 6     
	               10 Bit    Registers := 6     
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 4     
	                3 Bit    Registers := 4     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---Muxes : 
	  39 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 1     
Module NV_NVDLA_PDP_reg 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	               63 Bit    Registers := 1     
	               34 Bit    Registers := 1     
	               32 Bit    Registers := 6     
	                3 Bit    Registers := 4     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     34 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 15    
	   2 Input     19 Bit        Muxes := 7     
	   2 Input     17 Bit        Muxes := 2     
	   2 Input     13 Bit        Muxes := 6     
	   2 Input     10 Bit        Muxes := 6     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 4     
	   2 Input      3 Bit        Muxes := 5     
	   2 Input      2 Bit        Muxes := 2     
	   3 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 10    
Module MUX2D4__5 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module p_SSYNC2DO_C_PP__2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module MUX2D4__4 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module MUX2D4__7 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module p_SSYNC2DO_C_PP__3 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module MUX2D4__6 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module MUX2D4__1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module p_SSYNC2DO_C_PP__4 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module MUX2D4__8 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module NV_NVDLA_core_reset 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module MUX2D4__3 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module p_SSYNC2DO_C_PP__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module MUX2D4__2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module MUX2HDD2__3 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module p_SSYNC3DO__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module MUX2HDD2__2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module p_SSYNC3DO_S_PPP__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module NV_NVDLA_CFGROM_rom 
Detailed RTL Component Info : 
+---Muxes : 
	 105 Input     28 Bit        Muxes := 1     
	   2 Input     28 Bit        Muxes := 1     
Module NV_NVDLA_cfgrom 
Detailed RTL Component Info : 
+---Registers : 
	               63 Bit    Registers := 1     
	               34 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     34 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module NV_NVDLA_CSB_MASTER_falcon2csb_fifo_flopram_rwa_4x50 
Detailed RTL Component Info : 
+---Registers : 
	               50 Bit    Registers := 5     
+---Muxes : 
	   4 Input     50 Bit        Muxes := 1     
Module NV_NVDLA_CSB_MASTER_falcon2csb_fifo_gray_cntr_strict__1 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 3     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
Module p_SSYNC3DO_C_PPP__6 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module p_STRICTSYNC3DOTM_C_PPP__5 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module p_SSYNC3DO_C_PPP__7 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module p_STRICTSYNC3DOTM_C_PPP__6 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module p_SSYNC3DO_C_PPP__8 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module p_STRICTSYNC3DOTM_C_PPP__7 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module NV_NVDLA_CSB_MASTER_falcon2csb_fifo_gray_cntr__1 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 3     
+---Registers : 
	                3 Bit    Registers := 1     
Module NV_NVDLA_CSB_MASTER_falcon2csb_fifo_gray_cntr_strict 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 3     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
Module p_SSYNC3DO_C_PPP__9 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module p_STRICTSYNC3DOTM_C_PPP__8 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module p_SSYNC3DO_C_PPP__10 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module p_STRICTSYNC3DOTM_C_PPP__9 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module p_SSYNC3DO_C_PPP 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module p_STRICTSYNC3DOTM_C_PPP 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module NV_NVDLA_CSB_MASTER_falcon2csb_fifo_gray_cntr 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 3     
+---Registers : 
	                3 Bit    Registers := 1     
Module NV_NVDLA_CSB_MASTER_falcon2csb_fifo 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 4     
	   2 Input      2 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               50 Bit    Registers := 1     
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module NV_NVDLA_CSB_MASTER_csb2falcon_fifo_flopram_rwa_2x34 
Detailed RTL Component Info : 
+---Registers : 
	               34 Bit    Registers := 3     
+---Muxes : 
	   2 Input     34 Bit        Muxes := 1     
Module NV_NVDLA_CSB_MASTER_csb2falcon_fifo_gray_cntr_strict__1 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 3     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
Module p_SSYNC3DO_C_PPP__2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module p_STRICTSYNC3DOTM_C_PPP__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module p_SSYNC3DO_C_PPP__3 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module p_STRICTSYNC3DOTM_C_PPP__2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module NV_NVDLA_CSB_MASTER_csb2falcon_fifo_gray_cntr__1 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 3     
+---Registers : 
	                2 Bit    Registers := 1     
Module NV_NVDLA_CSB_MASTER_csb2falcon_fifo_gray_cntr_strict 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 3     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
Module p_SSYNC3DO_C_PPP__4 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module p_STRICTSYNC3DOTM_C_PPP__3 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module p_SSYNC3DO_C_PPP__5 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module p_STRICTSYNC3DOTM_C_PPP__4 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module NV_NVDLA_CSB_MASTER_csb2falcon_fifo_gray_cntr 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 3     
+---Registers : 
	                2 Bit    Registers := 1     
Module NV_NVDLA_CSB_MASTER_csb2falcon_fifo 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 3     
	   2 Input      1 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               34 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module NV_NVDLA_csb_master 
Detailed RTL Component Info : 
+---Registers : 
	               50 Bit    Registers := 15    
	               34 Bit    Registers := 14    
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 49    
+---Muxes : 
	   2 Input      1 Bit        Muxes := 28    
Module NV_NVDLA_MCIF_CSB_reg 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 22    
+---Muxes : 
	   8 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 1     
	   8 Input      3 Bit        Muxes := 1     
Module NV_NVDLA_MCIF_csb 
Detailed RTL Component Info : 
+---Registers : 
	               56 Bit    Registers := 1     
	               34 Bit    Registers := 1     
	                1 Bit    Registers := 2     
Module NV_NVDLA_MCIF_READ_IG_BPT_pipe_p1__1 
Detailed RTL Component Info : 
+---Registers : 
	               47 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     47 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module NV_NVDLA_MCIF_READ_IG_BPT_pipe_p2__1 
Detailed RTL Component Info : 
+---Registers : 
	               47 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     47 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module NV_NVDLA_MCIF_READ_IG_bpt__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input     15 Bit       Adders := 1     
	   4 Input      9 Bit       Adders := 1     
	   3 Input      9 Bit       Adders := 1     
+---Registers : 
	               15 Bit    Registers := 1     
	                9 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 1     
Module NV_NVDLA_MCIF_READ_IG_BPT_pipe_p1__2 
Detailed RTL Component Info : 
+---Registers : 
	               47 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     47 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module NV_NVDLA_MCIF_READ_IG_BPT_pipe_p2__2 
Detailed RTL Component Info : 
+---Registers : 
	               47 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     47 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module NV_NVDLA_MCIF_READ_IG_bpt__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input     15 Bit       Adders := 1     
	   4 Input      9 Bit       Adders := 1     
	   3 Input      9 Bit       Adders := 1     
+---Registers : 
	               15 Bit    Registers := 1     
	                9 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 1     
Module NV_NVDLA_MCIF_READ_IG_BPT_pipe_p1__3 
Detailed RTL Component Info : 
+---Registers : 
	               47 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     47 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module NV_NVDLA_MCIF_READ_IG_BPT_pipe_p2__3 
Detailed RTL Component Info : 
+---Registers : 
	               47 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     47 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module NV_NVDLA_MCIF_READ_IG_bpt__3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input     15 Bit       Adders := 1     
	   4 Input      9 Bit       Adders := 1     
	   3 Input      9 Bit       Adders := 1     
+---Registers : 
	               15 Bit    Registers := 1     
	                9 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 1     
Module NV_NVDLA_MCIF_READ_IG_BPT_pipe_p1__4 
Detailed RTL Component Info : 
+---Registers : 
	               47 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     47 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module NV_NVDLA_MCIF_READ_IG_BPT_pipe_p2__4 
Detailed RTL Component Info : 
+---Registers : 
	               47 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     47 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module NV_NVDLA_MCIF_READ_IG_bpt__4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input     15 Bit       Adders := 1     
	   4 Input      9 Bit       Adders := 1     
	   3 Input      9 Bit       Adders := 1     
+---Registers : 
	               15 Bit    Registers := 1     
	                9 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 1     
Module NV_NVDLA_MCIF_READ_IG_BPT_pipe_p1__5 
Detailed RTL Component Info : 
+---Registers : 
	               47 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     47 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module NV_NVDLA_MCIF_READ_IG_BPT_pipe_p2__5 
Detailed RTL Component Info : 
+---Registers : 
	               47 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     47 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module NV_NVDLA_MCIF_READ_IG_bpt__5 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input     15 Bit       Adders := 1     
	   4 Input      9 Bit       Adders := 1     
	   3 Input      9 Bit       Adders := 1     
+---Registers : 
	               15 Bit    Registers := 1     
	                9 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 1     
Module NV_NVDLA_MCIF_READ_IG_BPT_pipe_p1__6 
Detailed RTL Component Info : 
+---Registers : 
	               47 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     47 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module NV_NVDLA_MCIF_READ_IG_BPT_pipe_p2__6 
Detailed RTL Component Info : 
+---Registers : 
	               47 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     47 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module NV_NVDLA_MCIF_READ_IG_bpt__6 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input     15 Bit       Adders := 1     
	   4 Input      9 Bit       Adders := 1     
	   3 Input      9 Bit       Adders := 1     
+---Registers : 
	               15 Bit    Registers := 1     
	                9 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 1     
Module NV_NVDLA_MCIF_READ_IG_BPT_pipe_p1 
Detailed RTL Component Info : 
+---Registers : 
	               47 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     47 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module NV_NVDLA_MCIF_READ_IG_BPT_pipe_p2 
Detailed RTL Component Info : 
+---Registers : 
	               47 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     47 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module NV_NVDLA_MCIF_READ_IG_bpt 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input     15 Bit       Adders := 1     
	   4 Input      9 Bit       Adders := 1     
	   3 Input      9 Bit       Adders := 1     
+---Registers : 
	               15 Bit    Registers := 1     
	                9 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 1     
Module NV_NVDLA_MCIF_READ_IG_ARB_pipe__1 
Detailed RTL Component Info : 
+---Registers : 
	               43 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     43 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module NV_NVDLA_MCIF_READ_IG_ARB_pipe__2 
Detailed RTL Component Info : 
+---Registers : 
	               43 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     43 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module NV_NVDLA_MCIF_READ_IG_ARB_pipe__3 
Detailed RTL Component Info : 
+---Registers : 
	               43 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     43 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module NV_NVDLA_MCIF_READ_IG_ARB_pipe__4 
Detailed RTL Component Info : 
+---Registers : 
	               43 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     43 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module NV_NVDLA_MCIF_READ_IG_ARB_pipe__5 
Detailed RTL Component Info : 
+---Registers : 
	               43 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     43 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module NV_NVDLA_MCIF_READ_IG_ARB_pipe__6 
Detailed RTL Component Info : 
+---Registers : 
	               43 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     43 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module NV_NVDLA_MCIF_READ_IG_ARB_pipe 
Detailed RTL Component Info : 
+---Registers : 
	               43 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     43 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module read_ig_arb 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 11    
+---Registers : 
	               10 Bit    Registers := 1     
	                8 Bit    Registers := 1     
+---Muxes : 
	  11 Input     10 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 46    
	  10 Input      9 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 82    
	   9 Input      8 Bit        Muxes := 1     
	   8 Input      7 Bit        Muxes := 1     
	   7 Input      6 Bit        Muxes := 1     
	   6 Input      5 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	   4 Input      3 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	  10 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 82    
Module NV_NVDLA_MCIF_READ_IG_ARB_pipe_out 
Detailed RTL Component Info : 
+---Registers : 
	               43 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     43 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module NV_NVDLA_MCIF_READ_IG_CVT_pipe_p1 
Detailed RTL Component Info : 
+---Registers : 
	               38 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     38 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module NV_NVDLA_MCIF_READ_IG_cvt 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input     10 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 1     
	   4 Input      9 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	                9 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      9 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
Module NV_NVDLA_MCIF_READ_EG_pipe_pr 
Detailed RTL Component Info : 
+---Registers : 
	               68 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     68 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module NV_NVDLA_MCIF_READ_EG_lat_fifo_flopram_rwsa_4x64__1 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 4     
+---Muxes : 
	   4 Input     64 Bit        Muxes := 1     
Module NV_NVDLA_MCIF_READ_EG_lat_fifo__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 6     
	   2 Input      2 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module NV_NVDLA_MCIF_READ_EG_lat_fifo_flopram_rwsa_4x64__2 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 4     
+---Muxes : 
	   4 Input     64 Bit        Muxes := 1     
Module NV_NVDLA_MCIF_READ_EG_lat_fifo__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 6     
	   2 Input      2 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module NV_NVDLA_MCIF_READ_EG_lat_fifo_flopram_rwsa_4x64__3 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 4     
+---Muxes : 
	   4 Input     64 Bit        Muxes := 1     
Module NV_NVDLA_MCIF_READ_EG_lat_fifo__3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 6     
	   2 Input      2 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module NV_NVDLA_MCIF_READ_EG_lat_fifo_flopram_rwsa_4x64__4 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 4     
+---Muxes : 
	   4 Input     64 Bit        Muxes := 1     
Module NV_NVDLA_MCIF_READ_EG_lat_fifo__4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 6     
	   2 Input      2 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module NV_NVDLA_MCIF_READ_EG_lat_fifo_flopram_rwsa_4x64__5 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 4     
+---Muxes : 
	   4 Input     64 Bit        Muxes := 1     
Module NV_NVDLA_MCIF_READ_EG_lat_fifo__5 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 6     
	   2 Input      2 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module NV_NVDLA_MCIF_READ_EG_lat_fifo_flopram_rwsa_4x64__6 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 4     
+---Muxes : 
	   4 Input     64 Bit        Muxes := 1     
Module NV_NVDLA_MCIF_READ_EG_lat_fifo__6 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 6     
	   2 Input      2 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module NV_NVDLA_MCIF_READ_EG_lat_fifo_flopram_rwsa_4x64 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 4     
+---Muxes : 
	   4 Input     64 Bit        Muxes := 1     
Module NV_NVDLA_MCIF_READ_EG_lat_fifo 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 6     
	   2 Input      2 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module NV_NVDLA_MCIF_READ_EG_OUT_pipe__1 
Detailed RTL Component Info : 
+---Registers : 
	               65 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module NV_NVDLA_MCIF_READ_EG_OUT_pipe__2 
Detailed RTL Component Info : 
+---Registers : 
	               65 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module NV_NVDLA_MCIF_READ_EG_OUT_pipe__3 
Detailed RTL Component Info : 
+---Registers : 
	               65 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module NV_NVDLA_MCIF_READ_EG_OUT_pipe__4 
Detailed RTL Component Info : 
+---Registers : 
	               65 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module NV_NVDLA_MCIF_READ_EG_OUT_pipe__5 
Detailed RTL Component Info : 
+---Registers : 
	               65 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module NV_NVDLA_MCIF_READ_EG_OUT_pipe__6 
Detailed RTL Component Info : 
+---Registers : 
	               65 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module NV_NVDLA_MCIF_READ_EG_OUT_pipe 
Detailed RTL Component Info : 
+---Registers : 
	               65 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module NV_NVDLA_MCIF_WRITE_IG_BPT_pipe_p1__1 
Detailed RTL Component Info : 
+---Registers : 
	               66 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     66 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module NV_NVDLA_MCIF_WRITE_IG_BPT_pipe_p2__1 
Detailed RTL Component Info : 
+---Registers : 
	               66 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     66 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module NV_NVDLA_MCIF_WRITE_IG_BPT_pipe_p3__1 
Detailed RTL Component Info : 
+---Registers : 
	               46 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module NV_NVDLA_MCIF_WRITE_IG_BPT_dfifo__1 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module NV_NVDLA_MCIF_WRITE_IG_bpt__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input     13 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               13 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module NV_NVDLA_MCIF_WRITE_IG_BPT_pipe_p1__2 
Detailed RTL Component Info : 
+---Registers : 
	               66 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     66 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module NV_NVDLA_MCIF_WRITE_IG_BPT_pipe_p2__2 
Detailed RTL Component Info : 
+---Registers : 
	               66 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     66 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module NV_NVDLA_MCIF_WRITE_IG_BPT_pipe_p3__2 
Detailed RTL Component Info : 
+---Registers : 
	               46 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module NV_NVDLA_MCIF_WRITE_IG_BPT_dfifo__2 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module NV_NVDLA_MCIF_WRITE_IG_bpt__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input     13 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               13 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module NV_NVDLA_MCIF_WRITE_IG_BPT_pipe_p1 
Detailed RTL Component Info : 
+---Registers : 
	               66 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     66 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module NV_NVDLA_MCIF_WRITE_IG_BPT_pipe_p2 
Detailed RTL Component Info : 
+---Registers : 
	               66 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     66 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module NV_NVDLA_MCIF_WRITE_IG_BPT_pipe_p3 
Detailed RTL Component Info : 
+---Registers : 
	               46 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module NV_NVDLA_MCIF_WRITE_IG_BPT_dfifo 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module NV_NVDLA_MCIF_WRITE_IG_bpt 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input     13 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               13 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module NV_NVDLA_MCIF_WRITE_IG_ARB_pipe__1 
Detailed RTL Component Info : 
+---Registers : 
	               45 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module NV_NVDLA_MCIF_WRITE_IG_ARB_dfifo_flopram_rwsa_4x65__1 
Detailed RTL Component Info : 
+---Registers : 
	               65 Bit    Registers := 4     
+---Muxes : 
	   4 Input     65 Bit        Muxes := 1     
Module NV_NVDLA_MCIF_WRITE_IG_ARB_dfifo__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 6     
	   2 Input      2 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module NV_NVDLA_MCIF_WRITE_IG_ARB_pipe__2 
Detailed RTL Component Info : 
+---Registers : 
	               45 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module NV_NVDLA_MCIF_WRITE_IG_ARB_dfifo_flopram_rwsa_4x65__2 
Detailed RTL Component Info : 
+---Registers : 
	               65 Bit    Registers := 4     
+---Muxes : 
	   4 Input     65 Bit        Muxes := 1     
Module NV_NVDLA_MCIF_WRITE_IG_ARB_dfifo__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 6     
	   2 Input      2 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module NV_NVDLA_MCIF_WRITE_IG_ARB_pipe 
Detailed RTL Component Info : 
+---Registers : 
	               45 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module NV_NVDLA_MCIF_WRITE_IG_ARB_dfifo_flopram_rwsa_4x65 
Detailed RTL Component Info : 
+---Registers : 
	               65 Bit    Registers := 4     
+---Muxes : 
	   4 Input     65 Bit        Muxes := 1     
Module NV_NVDLA_MCIF_WRITE_IG_ARB_dfifo 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 6     
	   2 Input      2 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module write_ig_arb 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 6     
+---Registers : 
	                8 Bit    Registers := 1     
	                5 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 17    
	   6 Input      8 Bit        Muxes := 1     
	   6 Input      5 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 11    
	   5 Input      4 Bit        Muxes := 1     
	   7 Input      3 Bit        Muxes := 2     
	   4 Input      3 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 17    
	   7 Input      1 Bit        Muxes := 1     
Module NV_NVDLA_MCIF_WRITE_IG_arb 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module NV_NVDLA_MCIF_WRITE_IG_CVT_pipe_p1 
Detailed RTL Component Info : 
+---Registers : 
	               45 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module NV_NVDLA_MCIF_WRITE_IG_CVT_pipe_p2 
Detailed RTL Component Info : 
+---Registers : 
	               65 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module NV_NVDLA_MCIF_WRITE_IG_CVT_pipe_p3 
Detailed RTL Component Info : 
+---Registers : 
	               38 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     38 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module NV_NVDLA_MCIF_WRITE_IG_CVT_pipe_p4 
Detailed RTL Component Info : 
+---Registers : 
	               73 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     73 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module NV_NVDLA_MCIF_WRITE_IG_cvt 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input     10 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 1     
	   4 Input      9 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                9 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      9 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module nv_ram_rws_256x3 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---RAMs : 
	              768 Bit         RAMs := 1     
Module nv_ram_rwst_256x8 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---RAMs : 
	               2K Bit         RAMs := 1     
Module NV_NVDLA_MCIF_WRITE_cq 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 16    
	   3 Input      9 Bit       Adders := 5     
+---XORs : 
	   2 Input      1 Bit         XORs := 6     
+---Registers : 
	                9 Bit    Registers := 11    
	                8 Bit    Registers := 11    
	                5 Bit    Registers := 3     
	                3 Bit    Registers := 16    
	                1 Bit    Registers := 28    
+---Muxes : 
	   2 Input    255 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 7     
	   2 Input      8 Bit        Muxes := 10    
	   2 Input      7 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 4     
	   2 Input      4 Bit        Muxes := 8     
	   2 Input      3 Bit        Muxes := 41    
	   2 Input      2 Bit        Muxes := 37    
	   2 Input      1 Bit        Muxes := 360   
Module NV_NVDLA_MCIF_WRITE_EG_pipe 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module NV_NVDLA_MCIF_WRITE_eg 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module NV_NVDLA_GLB_CSB_reg 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 16    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module NV_NVDLA_GLB_csb 
Detailed RTL Component Info : 
+---Registers : 
	               56 Bit    Registers := 1     
	               34 Bit    Registers := 1     
	                1 Bit    Registers := 2     
Module MUX2HDD2__1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module p_SSYNC3DO_C_PPP__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module NV_NVDLA_GLB_ic 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 13    
+---Muxes : 
	   2 Input      1 Bit        Muxes := 12    
Module NV_NVDLA_CDMA_dma_mux 
Detailed RTL Component Info : 
+---Registers : 
	               65 Bit    Registers := 2     
	               47 Bit    Registers := 2     
	                1 Bit    Registers := 8     
+---Muxes : 
	   2 Input     65 Bit        Muxes := 1     
	   2 Input     47 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module NV_NVDLA_CDMA_CVT_CELL_pipe_p1__1 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module NV_NVDLA_CDMA_CVT_CELL_pipe_p2__1 
Detailed RTL Component Info : 
+---Registers : 
	               34 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     34 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module NV_NVDLA_HLS_shiftrightsu__parameterized1__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     17 Bit       Adders := 1     
+---Muxes : 
	   2 Input     17 Bit        Muxes := 1     
	   3 Input     17 Bit        Muxes := 1     
Module NV_NVDLA_HLS_saturate__1 
Detailed RTL Component Info : 
+---Muxes : 
	   3 Input     16 Bit        Muxes := 1     
Module NV_NVDLA_HLS_saturate__parameterized0__1 
Detailed RTL Component Info : 
+---Muxes : 
	   3 Input      8 Bit        Muxes := 1     
Module NV_NVDLA_CDMA_CVT_CELL_pipe_p3__1 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module NV_NVDLA_CDMA_CVT_cell__1 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     18 Bit       Adders := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module NV_NVDLA_CDMA_CVT_CELL_pipe_p1__2 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module NV_NVDLA_CDMA_CVT_CELL_pipe_p2__2 
Detailed RTL Component Info : 
+---Registers : 
	               34 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     34 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module NV_NVDLA_HLS_shiftrightsu__parameterized1__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     17 Bit       Adders := 1     
+---Muxes : 
	   2 Input     17 Bit        Muxes := 1     
	   3 Input     17 Bit        Muxes := 1     
Module NV_NVDLA_HLS_saturate__2 
Detailed RTL Component Info : 
+---Muxes : 
	   3 Input     16 Bit        Muxes := 1     
Module NV_NVDLA_HLS_saturate__parameterized0__2 
Detailed RTL Component Info : 
+---Muxes : 
	   3 Input      8 Bit        Muxes := 1     
Module NV_NVDLA_CDMA_CVT_CELL_pipe_p3__2 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module NV_NVDLA_CDMA_CVT_cell__2 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     18 Bit       Adders := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module NV_NVDLA_CDMA_CVT_CELL_pipe_p1__3 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module NV_NVDLA_CDMA_CVT_CELL_pipe_p2__3 
Detailed RTL Component Info : 
+---Registers : 
	               34 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     34 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module NV_NVDLA_HLS_shiftrightsu__parameterized1__3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     17 Bit       Adders := 1     
+---Muxes : 
	   2 Input     17 Bit        Muxes := 1     
	   3 Input     17 Bit        Muxes := 1     
Module NV_NVDLA_HLS_saturate__3 
Detailed RTL Component Info : 
+---Muxes : 
	   3 Input     16 Bit        Muxes := 1     
Module NV_NVDLA_HLS_saturate__parameterized0__3 
Detailed RTL Component Info : 
+---Muxes : 
	   3 Input      8 Bit        Muxes := 1     
Module NV_NVDLA_CDMA_CVT_CELL_pipe_p3__3 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module NV_NVDLA_CDMA_CVT_cell__3 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     18 Bit       Adders := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module NV_NVDLA_CDMA_CVT_CELL_pipe_p1__4 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module NV_NVDLA_CDMA_CVT_CELL_pipe_p2__4 
Detailed RTL Component Info : 
+---Registers : 
	               34 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     34 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module NV_NVDLA_HLS_shiftrightsu__parameterized1__4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     17 Bit       Adders := 1     
+---Muxes : 
	   2 Input     17 Bit        Muxes := 1     
	   3 Input     17 Bit        Muxes := 1     
Module NV_NVDLA_HLS_saturate__4 
Detailed RTL Component Info : 
+---Muxes : 
	   3 Input     16 Bit        Muxes := 1     
Module NV_NVDLA_HLS_saturate__parameterized0__4 
Detailed RTL Component Info : 
+---Muxes : 
	   3 Input      8 Bit        Muxes := 1     
Module NV_NVDLA_CDMA_CVT_CELL_pipe_p3__4 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module NV_NVDLA_CDMA_CVT_cell__4 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     18 Bit       Adders := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module NV_NVDLA_CDMA_CVT_CELL_pipe_p1__5 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module NV_NVDLA_CDMA_CVT_CELL_pipe_p2__5 
Detailed RTL Component Info : 
+---Registers : 
	               34 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     34 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module NV_NVDLA_HLS_shiftrightsu__parameterized1__5 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     17 Bit       Adders := 1     
+---Muxes : 
	   2 Input     17 Bit        Muxes := 1     
	   3 Input     17 Bit        Muxes := 1     
Module NV_NVDLA_HLS_saturate__5 
Detailed RTL Component Info : 
+---Muxes : 
	   3 Input     16 Bit        Muxes := 1     
Module NV_NVDLA_HLS_saturate__parameterized0__5 
Detailed RTL Component Info : 
+---Muxes : 
	   3 Input      8 Bit        Muxes := 1     
Module NV_NVDLA_CDMA_CVT_CELL_pipe_p3__5 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module NV_NVDLA_CDMA_CVT_cell__5 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     18 Bit       Adders := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module NV_NVDLA_CDMA_CVT_CELL_pipe_p1__6 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module NV_NVDLA_CDMA_CVT_CELL_pipe_p2__6 
Detailed RTL Component Info : 
+---Registers : 
	               34 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     34 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module NV_NVDLA_HLS_shiftrightsu__parameterized1__6 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     17 Bit       Adders := 1     
+---Muxes : 
	   2 Input     17 Bit        Muxes := 1     
	   3 Input     17 Bit        Muxes := 1     
Module NV_NVDLA_HLS_saturate__6 
Detailed RTL Component Info : 
+---Muxes : 
	   3 Input     16 Bit        Muxes := 1     
Module NV_NVDLA_HLS_saturate__parameterized0__6 
Detailed RTL Component Info : 
+---Muxes : 
	   3 Input      8 Bit        Muxes := 1     
Module NV_NVDLA_CDMA_CVT_CELL_pipe_p3__6 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module NV_NVDLA_CDMA_CVT_cell__6 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     18 Bit       Adders := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module NV_NVDLA_CDMA_CVT_CELL_pipe_p1__7 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module NV_NVDLA_CDMA_CVT_CELL_pipe_p2__7 
Detailed RTL Component Info : 
+---Registers : 
	               34 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     34 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module NV_NVDLA_HLS_shiftrightsu__parameterized1__7 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     17 Bit       Adders := 1     
+---Muxes : 
	   2 Input     17 Bit        Muxes := 1     
	   3 Input     17 Bit        Muxes := 1     
Module NV_NVDLA_HLS_saturate__7 
Detailed RTL Component Info : 
+---Muxes : 
	   3 Input     16 Bit        Muxes := 1     
Module NV_NVDLA_HLS_saturate__parameterized0__7 
Detailed RTL Component Info : 
+---Muxes : 
	   3 Input      8 Bit        Muxes := 1     
Module NV_NVDLA_CDMA_CVT_CELL_pipe_p3__7 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module NV_NVDLA_CDMA_CVT_cell__7 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     18 Bit       Adders := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module NV_NVDLA_CDMA_CVT_CELL_pipe_p1 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module NV_NVDLA_CDMA_CVT_CELL_pipe_p2 
Detailed RTL Component Info : 
+---Registers : 
	               34 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     34 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module NV_NVDLA_HLS_shiftrightsu__parameterized1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     17 Bit       Adders := 1     
+---Muxes : 
	   2 Input     17 Bit        Muxes := 1     
	   3 Input     17 Bit        Muxes := 1     
Module NV_NVDLA_HLS_saturate__8 
Detailed RTL Component Info : 
+---Muxes : 
	   3 Input     16 Bit        Muxes := 1     
Module NV_NVDLA_HLS_saturate__parameterized0__8 
Detailed RTL Component Info : 
+---Muxes : 
	   3 Input      8 Bit        Muxes := 1     
Module NV_NVDLA_CDMA_CVT_CELL_pipe_p3 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module NV_NVDLA_CDMA_CVT_cell 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     18 Bit       Adders := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module NV_NVDLA_CDMA_cvt 
Detailed RTL Component Info : 
+---Registers : 
	              128 Bit    Registers := 1     
	               64 Bit    Registers := 2     
	               17 Bit    Registers := 14    
	               16 Bit    Registers := 11    
	                8 Bit    Registers := 7     
	                6 Bit    Registers := 2     
	                4 Bit    Registers := 5     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 17    
+---Muxes : 
	   2 Input     64 Bit        Muxes := 2     
	   2 Input     17 Bit        Muxes := 2     
	   2 Input     16 Bit        Muxes := 8     
	   2 Input      8 Bit        Muxes := 11    
	   2 Input      1 Bit        Muxes := 4     
Module NV_NVDLA_CDMA_single_reg 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   5 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 1     
Module NV_NVDLA_CDMA_dual_reg__1 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 16    
	               28 Bit    Registers := 1     
	               18 Bit    Registers := 1     
	               16 Bit    Registers := 7     
	               14 Bit    Registers := 1     
	               13 Bit    Registers := 6     
	               12 Bit    Registers := 1     
	               10 Bit    Registers := 2     
	                6 Bit    Registers := 4     
	                5 Bit    Registers := 7     
	                3 Bit    Registers := 4     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 17    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module NV_NVDLA_CDMA_dual_reg 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 16    
	               28 Bit    Registers := 1     
	               18 Bit    Registers := 1     
	               16 Bit    Registers := 7     
	               14 Bit    Registers := 1     
	               13 Bit    Registers := 6     
	               12 Bit    Registers := 1     
	               10 Bit    Registers := 2     
	                6 Bit    Registers := 4     
	                5 Bit    Registers := 7     
	                3 Bit    Registers := 4     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 17    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module NV_NVDLA_CDMA_regfile 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	               63 Bit    Registers := 1     
	               34 Bit    Registers := 1     
	               32 Bit    Registers := 16    
	                8 Bit    Registers := 3     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input     34 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 32    
	   2 Input     28 Bit        Muxes := 1     
	   2 Input     18 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 7     
	   2 Input     14 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 6     
	   2 Input     12 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 2     
	   2 Input      6 Bit        Muxes := 4     
	   2 Input      5 Bit        Muxes := 7     
	   2 Input      3 Bit        Muxes := 5     
	   2 Input      2 Bit        Muxes := 2     
	   3 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 23    
Module NV_NVDLA_DMAIF_rdreq__4 
Detailed RTL Component Info : 
+---Registers : 
	               47 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     47 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module NV_NVDLA_DMAIF_rdrsp__4 
Detailed RTL Component Info : 
+---Registers : 
	               65 Bit    Registers := 4     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input     65 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
Module nv_ram_rwsp_8x65__3 
Detailed RTL Component Info : 
+---Registers : 
	               65 Bit    Registers := 1     
+---RAMs : 
	              520 Bit         RAMs := 1     
Module NV_NVDLA_CDMA_WT_8ATMM_fifo_65x8 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 6     
	   2 Input      3 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                4 Bit    Registers := 2     
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module nv_ram_rwsp_128x6__1 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
+---RAMs : 
	              768 Bit         RAMs := 1     
Module NV_NVDLA_CDMA_WT_fifo 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 6     
	   2 Input      7 Bit       Adders := 3     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                8 Bit    Registers := 2     
	                7 Bit    Registers := 2     
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
	   2 Input      7 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module NV_NVDLA_CDMA_wt 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     58 Bit       Adders := 1     
	   2 Input     32 Bit       Adders := 1     
	   3 Input     29 Bit       Adders := 1     
	   2 Input     19 Bit       Adders := 1     
	   2 Input     18 Bit       Adders := 1     
	   3 Input     18 Bit       Adders := 1     
	   2 Input     17 Bit       Adders := 2     
	   3 Input     17 Bit       Adders := 2     
	   4 Input     17 Bit       Adders := 2     
	   3 Input     15 Bit       Adders := 1     
	   4 Input     14 Bit       Adders := 1     
	   2 Input     12 Bit       Adders := 2     
	   2 Input     11 Bit       Adders := 1     
	   2 Input      7 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 2     
	   2 Input      4 Bit       Adders := 5     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               64 Bit    Registers := 1     
	               61 Bit    Registers := 2     
	               32 Bit    Registers := 3     
	               29 Bit    Registers := 1     
	               26 Bit    Registers := 1     
	               19 Bit    Registers := 1     
	               17 Bit    Registers := 5     
	               15 Bit    Registers := 5     
	               14 Bit    Registers := 1     
	               12 Bit    Registers := 2     
	                7 Bit    Registers := 1     
	                6 Bit    Registers := 5     
	                5 Bit    Registers := 2     
	                4 Bit    Registers := 5     
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 21    
+---Muxes : 
	   2 Input     64 Bit        Muxes := 1     
	   2 Input     61 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 3     
	   2 Input     29 Bit        Muxes := 1     
	   2 Input     26 Bit        Muxes := 1     
	   2 Input     17 Bit        Muxes := 6     
	   2 Input     15 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 1     
	   3 Input      5 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 7     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 24    
	   4 Input      2 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 8     
Module NV_NVDLA_CDMA_IMG_ctrl 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     14 Bit       Adders := 4     
	   3 Input     14 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
	   4 Input      4 Bit       Adders := 1     
	   3 Input      4 Bit       Adders := 1     
	   4 Input      3 Bit       Adders := 2     
	   3 Input      3 Bit       Adders := 2     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               14 Bit    Registers := 2     
	               11 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 4     
	                4 Bit    Registers := 4     
	                3 Bit    Registers := 6     
	                2 Bit    Registers := 5     
	                1 Bit    Registers := 13    
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
	   8 Input     10 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 3     
	   3 Input      5 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 3     
	   8 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 20    
	   4 Input      2 Bit        Muxes := 4     
	   8 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
	   8 Input      1 Bit        Muxes := 1     
Module NV_NVDLA_DMAIF_rdreq__3 
Detailed RTL Component Info : 
+---Registers : 
	               47 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     47 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module NV_NVDLA_DMAIF_rdrsp__3 
Detailed RTL Component Info : 
+---Registers : 
	               65 Bit    Registers := 4     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input     65 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
Module nv_ram_rwsp_128x11 
Detailed RTL Component Info : 
+---Registers : 
	               11 Bit    Registers := 1     
+---RAMs : 
	               1K Bit         RAMs := 1     
Module NV_NVDLA_CDMA_IMG_fifo 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 6     
	   2 Input      7 Bit       Adders := 3     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               11 Bit    Registers := 1     
	                8 Bit    Registers := 2     
	                7 Bit    Registers := 2     
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
	   2 Input      7 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module NV_NVDLA_CDMA_IMG_sg2pack_fifo_flopram_rwsa_128x11 
Detailed RTL Component Info : 
+---Registers : 
	               11 Bit    Registers := 128   
Module NV_NVDLA_CDMA_IMG_sg2pack_fifo 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 3     
	   2 Input      7 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               11 Bit    Registers := 1     
	                8 Bit    Registers := 2     
	                7 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 3     
Module NV_NVDLA_CDMA_IMG_sg 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     64 Bit       Adders := 1     
	   2 Input     32 Bit       Adders := 2     
	   2 Input     29 Bit       Adders := 2     
	   3 Input     15 Bit       Adders := 2     
	   2 Input     15 Bit       Adders := 2     
	   4 Input     15 Bit       Adders := 1     
	   2 Input     14 Bit       Adders := 1     
	   2 Input     13 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 1     
	   2 Input      7 Bit       Adders := 2     
	   3 Input      5 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 2     
	   4 Input      5 Bit       Adders := 1     
	   3 Input      4 Bit       Adders := 1     
	   4 Input      4 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               64 Bit    Registers := 7     
	               32 Bit    Registers := 2     
	               29 Bit    Registers := 2     
	               15 Bit    Registers := 4     
	               14 Bit    Registers := 3     
	               13 Bit    Registers := 2     
	                9 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                7 Bit    Registers := 2     
	                5 Bit    Registers := 7     
	                4 Bit    Registers := 5     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 34    
+---Muxes : 
	   2 Input     64 Bit        Muxes := 2     
	   2 Input     32 Bit        Muxes := 4     
	   2 Input     29 Bit        Muxes := 2     
	   2 Input     15 Bit        Muxes := 4     
	   2 Input     13 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 4     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 7     
	   2 Input      4 Bit        Muxes := 8     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 16    
Module NV_NVDLA_CDMA_IMG_pack 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     17 Bit       Adders := 1     
	   2 Input     16 Bit       Adders := 1     
	   2 Input     15 Bit       Adders := 1     
	   3 Input     15 Bit       Adders := 2     
	   3 Input     14 Bit       Adders := 3     
	   2 Input     14 Bit       Adders := 3     
	   2 Input     13 Bit       Adders := 1     
	   2 Input      7 Bit       Adders := 2     
	   2 Input      4 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	              128 Bit    Registers := 1     
	               64 Bit    Registers := 4     
	               15 Bit    Registers := 6     
	               14 Bit    Registers := 4     
	               13 Bit    Registers := 1     
	                8 Bit    Registers := 14    
	                7 Bit    Registers := 2     
	                6 Bit    Registers := 2     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 3     
	                3 Bit    Registers := 11    
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 31    
+---Muxes : 
	   2 Input    128 Bit        Muxes := 1     
	   2 Input     64 Bit        Muxes := 4     
	   2 Input     16 Bit        Muxes := 33    
	   2 Input     15 Bit        Muxes := 8     
	   2 Input     13 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 27    
	   2 Input      7 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 8     
Module NV_NVDLA_DMAIF_rdreq__5 
Detailed RTL Component Info : 
+---Registers : 
	               47 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     47 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module NV_NVDLA_DMAIF_rdrsp__5 
Detailed RTL Component Info : 
+---Registers : 
	               65 Bit    Registers := 4     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input     65 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
Module nv_ram_rwsp_128x6 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
+---RAMs : 
	              768 Bit         RAMs := 1     
Module NV_NVDLA_CDMA_DC_fifo 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 6     
	   2 Input      7 Bit       Adders := 3     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                8 Bit    Registers := 2     
	                7 Bit    Registers := 2     
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
	   2 Input      7 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module NV_NVDLA_CDMA_dc 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     61 Bit       Adders := 6     
	   2 Input     48 Bit       Adders := 1     
	   2 Input     32 Bit       Adders := 4     
	   2 Input     18 Bit       Adders := 4     
	   3 Input     17 Bit       Adders := 1     
	   3 Input     16 Bit       Adders := 1     
	   2 Input     16 Bit       Adders := 2     
	   4 Input     16 Bit       Adders := 1     
	   4 Input     15 Bit       Adders := 1     
	   2 Input     14 Bit       Adders := 4     
	   3 Input     14 Bit       Adders := 3     
	   2 Input     13 Bit       Adders := 1     
	   2 Input     12 Bit       Adders := 1     
	   2 Input     11 Bit       Adders := 3     
	   3 Input     11 Bit       Adders := 3     
	   4 Input     11 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 7     
	   2 Input      5 Bit       Adders := 3     
	   4 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 3     
	   2 Input      3 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 1     
	   2 Input      1 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               64 Bit    Registers := 1     
	               61 Bit    Registers := 5     
	               48 Bit    Registers := 2     
	               32 Bit    Registers := 2     
	               18 Bit    Registers := 11    
	               17 Bit    Registers := 4     
	               16 Bit    Registers := 2     
	               15 Bit    Registers := 7     
	               14 Bit    Registers := 18    
	               13 Bit    Registers := 2     
	               12 Bit    Registers := 4     
	               11 Bit    Registers := 3     
	                9 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                6 Bit    Registers := 7     
	                5 Bit    Registers := 5     
	                4 Bit    Registers := 3     
	                3 Bit    Registers := 3     
	                2 Bit    Registers := 6     
	                1 Bit    Registers := 30    
+---Muxes : 
	   2 Input     61 Bit        Muxes := 6     
	   2 Input     32 Bit        Muxes := 2     
	   2 Input     18 Bit        Muxes := 6     
	   2 Input     17 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 2     
	   2 Input     15 Bit        Muxes := 3     
	   2 Input     14 Bit        Muxes := 9     
	   5 Input     14 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 3     
	   2 Input     12 Bit        Muxes := 2     
	   2 Input     11 Bit        Muxes := 7     
	   2 Input      9 Bit        Muxes := 4     
	   2 Input      6 Bit        Muxes := 5     
	   2 Input      5 Bit        Muxes := 6     
	   3 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 3     
	   2 Input      2 Bit        Muxes := 26    
	   4 Input      2 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 33    
	   5 Input      1 Bit        Muxes := 1     
Module nv_ram_rws_16x64__1 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
+---RAMs : 
	             1024 Bit         RAMs := 1     
Module nv_ram_rws_16x64__2 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
+---RAMs : 
	             1024 Bit         RAMs := 1     
Module nv_ram_rws_16x64__3 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
+---RAMs : 
	             1024 Bit         RAMs := 1     
Module nv_ram_rws_16x64__4 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
+---RAMs : 
	             1024 Bit         RAMs := 1     
Module nv_ram_rws_16x64__5 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
+---RAMs : 
	             1024 Bit         RAMs := 1     
Module nv_ram_rws_16x64__6 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
+---RAMs : 
	             1024 Bit         RAMs := 1     
Module nv_ram_rws_16x64__7 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
+---RAMs : 
	             1024 Bit         RAMs := 1     
Module nv_ram_rws_16x64__8 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
+---RAMs : 
	             1024 Bit         RAMs := 1     
Module nv_ram_rws_16x64__9 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
+---RAMs : 
	             1024 Bit         RAMs := 1     
Module nv_ram_rws_16x64__10 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
+---RAMs : 
	             1024 Bit         RAMs := 1     
Module nv_ram_rws_16x64__11 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
+---RAMs : 
	             1024 Bit         RAMs := 1     
Module nv_ram_rws_16x64__12 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
+---RAMs : 
	             1024 Bit         RAMs := 1     
Module nv_ram_rws_16x64__13 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
+---RAMs : 
	             1024 Bit         RAMs := 1     
Module nv_ram_rws_16x64__14 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
+---RAMs : 
	             1024 Bit         RAMs := 1     
Module nv_ram_rws_16x64__15 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
+---RAMs : 
	             1024 Bit         RAMs := 1     
Module nv_ram_rws_16x64 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
+---RAMs : 
	             1024 Bit         RAMs := 1     
Module NV_NVDLA_CDMA_shared_buffer 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 2     
	                1 Bit    Registers := 34    
Module NV_NVDLA_CDMA_status 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
	   4 Input     15 Bit       Adders := 2     
	   3 Input     15 Bit       Adders := 1     
	   4 Input     14 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	               15 Bit    Registers := 12    
	               14 Bit    Registers := 10    
	                6 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 14    
+---Muxes : 
	   2 Input     15 Bit        Muxes := 3     
	   2 Input     14 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module nv_ram_rws_256x64__1 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module nv_ram_rws_256x64__2 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module nv_ram_rws_256x64__3 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module nv_ram_rws_256x64__4 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module nv_ram_rws_256x64__5 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module nv_ram_rws_256x64__6 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module nv_ram_rws_256x64__7 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module nv_ram_rws_256x64__8 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module nv_ram_rws_256x64__9 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module nv_ram_rws_256x64__10 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module nv_ram_rws_256x64__11 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module nv_ram_rws_256x64__12 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module nv_ram_rws_256x64__13 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module nv_ram_rws_256x64__14 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module nv_ram_rws_256x64__15 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module nv_ram_rws_256x64__16 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module nv_ram_rws_256x64__17 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module nv_ram_rws_256x64__18 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module nv_ram_rws_256x64__19 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module nv_ram_rws_256x64__20 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module nv_ram_rws_256x64__21 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module nv_ram_rws_256x64__22 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module nv_ram_rws_256x64__23 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module nv_ram_rws_256x64__24 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module nv_ram_rws_256x64__25 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module nv_ram_rws_256x64__26 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module nv_ram_rws_256x64__27 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module nv_ram_rws_256x64__28 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module nv_ram_rws_256x64__29 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module nv_ram_rws_256x64__30 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module nv_ram_rws_256x64__31 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module nv_ram_rws_256x64__32 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module nv_ram_rws_256x64__33 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module nv_ram_rws_256x64__34 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module nv_ram_rws_256x64__35 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module nv_ram_rws_256x64__36 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module nv_ram_rws_256x64__37 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module nv_ram_rws_256x64__38 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module nv_ram_rws_256x64__39 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module nv_ram_rws_256x64__40 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module nv_ram_rws_256x64__41 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module nv_ram_rws_256x64__42 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module nv_ram_rws_256x64__43 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module nv_ram_rws_256x64__44 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module nv_ram_rws_256x64__45 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module nv_ram_rws_256x64__46 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module nv_ram_rws_256x64__47 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module nv_ram_rws_256x64__48 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module nv_ram_rws_256x64__49 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module nv_ram_rws_256x64__50 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module nv_ram_rws_256x64__51 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module nv_ram_rws_256x64__52 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module nv_ram_rws_256x64__53 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module nv_ram_rws_256x64__54 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module nv_ram_rws_256x64__55 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module nv_ram_rws_256x64__56 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module nv_ram_rws_256x64__57 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module nv_ram_rws_256x64__58 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module nv_ram_rws_256x64__59 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module nv_ram_rws_256x64__60 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module nv_ram_rws_256x64__61 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module nv_ram_rws_256x64__62 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module nv_ram_rws_256x64__63 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module nv_ram_rws_256x64 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module NV_NVDLA_cbuf 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 162   
	               14 Bit    Registers := 2     
	                8 Bit    Registers := 96    
	                7 Bit    Registers := 5     
	                1 Bit    Registers := 648   
Module MUX2HDD2__5 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module p_SSYNC3DO__2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module MUX2HDD2__4 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module p_SSYNC3DO_S_PPP__2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module MUX2D4__9 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module p_SSYNC2DO_C_PP__5 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module MUX2D4__10 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module NV_NVDLA_CSC_single_reg 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   3 Input     32 Bit        Muxes := 1     
Module NV_NVDLA_CSC_dual_reg__1 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	               28 Bit    Registers := 1     
	               21 Bit    Registers := 1     
	               16 Bit    Registers := 1     
	               14 Bit    Registers := 1     
	               13 Bit    Registers := 8     
	               12 Bit    Registers := 1     
	                5 Bit    Registers := 9     
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 4     
	                1 Bit    Registers := 7     
+---Muxes : 
	  25 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 1     
Module NV_NVDLA_CSC_dual_reg 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	               28 Bit    Registers := 1     
	               21 Bit    Registers := 1     
	               16 Bit    Registers := 1     
	               14 Bit    Registers := 1     
	               13 Bit    Registers := 8     
	               12 Bit    Registers := 1     
	                5 Bit    Registers := 9     
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 4     
	                1 Bit    Registers := 7     
+---Muxes : 
	  25 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 1     
Module NV_NVDLA_CSC_regfile 
Detailed RTL Component Info : 
+---Registers : 
	               63 Bit    Registers := 1     
	               34 Bit    Registers := 1     
	                4 Bit    Registers := 3     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     34 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 2     
	   2 Input     28 Bit        Muxes := 1     
	   2 Input     21 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     14 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 8     
	   2 Input     12 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 9     
	   2 Input      3 Bit        Muxes := 3     
	   2 Input      2 Bit        Muxes := 4     
	   3 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 11    
Module NV_NVDLA_CSC_SG_dat_fifo_flopram_rwsa_4x33 
Detailed RTL Component Info : 
+---Registers : 
	               33 Bit    Registers := 5     
Module NV_NVDLA_CSC_SG_dat_fifo 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 5     
	   2 Input      2 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 4     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module NV_NVDLA_CSC_SG_wt_fifo_flopram_rwsa_4x20 
Detailed RTL Component Info : 
+---Registers : 
	               20 Bit    Registers := 5     
Module NV_NVDLA_CSC_SG_wt_fifo 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 5     
	   2 Input      2 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 4     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module NV_NVDLA_CSC_sg 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     22 Bit       Adders := 4     
	   4 Input     15 Bit       Adders := 1     
	   2 Input     14 Bit       Adders := 6     
	   3 Input     14 Bit       Adders := 1     
	   4 Input     14 Bit       Adders := 1     
	   2 Input     13 Bit       Adders := 2     
	   2 Input     10 Bit       Adders := 3     
	   4 Input      9 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 2     
	   2 Input      7 Bit       Adders := 2     
	   3 Input      7 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 3     
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	               31 Bit    Registers := 1     
	               22 Bit    Registers := 2     
	               18 Bit    Registers := 1     
	               15 Bit    Registers := 1     
	               14 Bit    Registers := 9     
	               13 Bit    Registers := 1     
	               10 Bit    Registers := 2     
	                9 Bit    Registers := 1     
	                8 Bit    Registers := 2     
	                7 Bit    Registers := 7     
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 8     
	                3 Bit    Registers := 5     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 22    
+---Muxes : 
	   2 Input     22 Bit        Muxes := 4     
	   2 Input     15 Bit        Muxes := 1     
	   2 Input     14 Bit        Muxes := 10    
	   2 Input     13 Bit        Muxes := 2     
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   3 Input      7 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 5     
	   2 Input      6 Bit        Muxes := 5     
	   2 Input      5 Bit        Muxes := 6     
	   2 Input      4 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 19    
	   4 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 11    
Module NV_NVDLA_CSC_WL_dec 
Detailed RTL Component Info : 
+---Adders : 
	   6 Input      4 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
	   3 Input      3 Bit       Adders := 1     
	   4 Input      3 Bit       Adders := 1     
	   5 Input      3 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 1     
	   3 Input      2 Bit       Adders := 1     
+---Registers : 
	               64 Bit    Registers := 1     
	                8 Bit    Registers := 21    
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 4     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	   3 Input      8 Bit        Muxes := 1     
	   4 Input      8 Bit        Muxes := 1     
Module NV_NVDLA_CSC_wl 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     15 Bit       Adders := 2     
	   3 Input     15 Bit       Adders := 1     
	   2 Input     14 Bit       Adders := 2     
	   4 Input     11 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 1     
	   4 Input      8 Bit       Adders := 1     
	   3 Input      8 Bit       Adders := 1     
	   4 Input      7 Bit       Adders := 1     
	   2 Input      7 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 3     
	   8 Input      4 Bit       Adders := 1     
+---Registers : 
	               64 Bit    Registers := 5     
	               36 Bit    Registers := 6     
	               31 Bit    Registers := 6     
	               18 Bit    Registers := 1     
	               15 Bit    Registers := 5     
	               14 Bit    Registers := 3     
	               11 Bit    Registers := 2     
	               10 Bit    Registers := 1     
	                9 Bit    Registers := 6     
	                8 Bit    Registers := 32    
	                7 Bit    Registers := 5     
	                5 Bit    Registers := 3     
	                4 Bit    Registers := 2     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 45    
+---Muxes : 
	   2 Input     64 Bit        Muxes := 12    
	   2 Input     15 Bit        Muxes := 12    
	   2 Input     14 Bit        Muxes := 5     
	   2 Input     11 Bit        Muxes := 4     
	   2 Input      9 Bit        Muxes := 5     
	   4 Input      8 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 8     
	   3 Input      8 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 5     
	   2 Input      5 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 5     
Module NV_NVDLA_CSC_dl 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 4     
	   2 Input     15 Bit       Adders := 2     
	   3 Input     15 Bit       Adders := 1     
	   4 Input     15 Bit       Adders := 1     
	   3 Input     14 Bit       Adders := 3     
	   2 Input     14 Bit       Adders := 9     
	   4 Input     14 Bit       Adders := 1     
	   2 Input     13 Bit       Adders := 4     
	   2 Input     11 Bit       Adders := 2     
	   4 Input      8 Bit       Adders := 4     
	   2 Input      7 Bit       Adders := 1     
	   3 Input      7 Bit       Adders := 2     
	   2 Input      6 Bit       Adders := 4     
	   3 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 2     
	   2 Input      4 Bit       Adders := 4     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               64 Bit    Registers := 8     
	               34 Bit    Registers := 1     
	               32 Bit    Registers := 1     
	               31 Bit    Registers := 9     
	               29 Bit    Registers := 6     
	               27 Bit    Registers := 4     
	               22 Bit    Registers := 1     
	               16 Bit    Registers := 9     
	               15 Bit    Registers := 6     
	               14 Bit    Registers := 26    
	               13 Bit    Registers := 6     
	               12 Bit    Registers := 1     
	               11 Bit    Registers := 2     
	                9 Bit    Registers := 10    
	                8 Bit    Registers := 37    
	                7 Bit    Registers := 5     
	                6 Bit    Registers := 4     
	                5 Bit    Registers := 3     
	                4 Bit    Registers := 3     
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 14    
	                1 Bit    Registers := 73    
+---Muxes : 
	   2 Input    128 Bit        Muxes := 4     
	   2 Input     64 Bit        Muxes := 11    
	   3 Input     64 Bit        Muxes := 1     
	   2 Input     31 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 4     
	   2 Input     14 Bit        Muxes := 23    
	   4 Input     14 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 6     
	   2 Input     12 Bit        Muxes := 1     
	   2 Input     11 Bit        Muxes := 2     
	   2 Input      9 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 5     
	   3 Input      8 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 5     
	   3 Input      7 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 5     
	   3 Input      6 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 4     
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 21    
Module NV_NVDLA_SDP_MRDMA_gate 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module NV_NVDLA_SDP_MRDMA_ig 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     29 Bit       Adders := 2     
	   2 Input     13 Bit       Adders := 1     
	   2 Input     11 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	               29 Bit    Registers := 2     
	               13 Bit    Registers := 1     
	               11 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     29 Bit        Muxes := 2     
	   2 Input     13 Bit        Muxes := 2     
	   2 Input     11 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 4     
Module nv_ram_rwsp_16x14 
Detailed RTL Component Info : 
+---Registers : 
	               14 Bit    Registers := 1     
+---RAMs : 
	              224 Bit         RAMs := 1     
Module NV_NVDLA_SDP_MRDMA_cq_16x14 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 5     
	   2 Input      4 Bit       Adders := 3     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                5 Bit    Registers := 2     
	                4 Bit    Registers := 2     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input      5 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module NV_NVDLA_SDP_MRDMA_EG_CMD_sfifo_flopram_rwsa_4x13 
Detailed RTL Component Info : 
+---Registers : 
	               13 Bit    Registers := 4     
Module NV_NVDLA_SDP_MRDMA_EG_CMD_sfifo 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 3     
	   2 Input      2 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
Module NV_NVDLA_SDP_MRDMA_EG_CMD_dfifo_flopram_rwsa_4x15 
Detailed RTL Component Info : 
+---Registers : 
	               15 Bit    Registers := 4     
Module NV_NVDLA_SDP_MRDMA_EG_CMD_dfifo 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 3     
	   2 Input      2 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
Module NV_NVDLA_SDP_MRDMA_EG_cmd 
Detailed RTL Component Info : 
+---Registers : 
	               14 Bit    Registers := 1     
	               13 Bit    Registers := 1     
	                1 Bit    Registers := 2     
Module nv_ram_rwsp_8x65 
Detailed RTL Component Info : 
+---Registers : 
	               65 Bit    Registers := 1     
+---RAMs : 
	              520 Bit         RAMs := 1     
Module NV_NVDLA_SDP_MRDMA_EG_lat_fifo_8x65 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 5     
	   2 Input      3 Bit       Adders := 3     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                4 Bit    Registers := 2     
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module NV_NVDLA_SDP_RDMA_unpack 
Detailed RTL Component Info : 
+---Adders : 
	   5 Input      3 Bit       Adders := 1     
+---Registers : 
	               64 Bit    Registers := 4     
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module NV_NVDLA_SDP_MRDMA_EG_pfifo__1 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module NV_NVDLA_SDP_MRDMA_EG_pfifo__2 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module NV_NVDLA_SDP_MRDMA_EG_pfifo__3 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module NV_NVDLA_SDP_MRDMA_EG_pfifo 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module NV_NVDLA_SDP_MRDMA_EG_din 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     14 Bit       Adders := 1     
	   5 Input     14 Bit       Adders := 1     
+---Registers : 
	               13 Bit    Registers := 1     
+---Muxes : 
	   2 Input     14 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 1     
Module NV_NVDLA_SDP_MRDMA_EG_DOUT_pipe_p1 
Detailed RTL Component Info : 
+---Registers : 
	              258 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input    258 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module NV_NVDLA_SDP_MRDMA_EG_dout 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     14 Bit       Adders := 1     
+---Registers : 
	               14 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input    256 Bit        Muxes := 4     
	   2 Input     14 Bit        Muxes := 1     
Module NV_NVDLA_DMAIF_rdreq 
Detailed RTL Component Info : 
+---Registers : 
	               47 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     47 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module NV_NVDLA_DMAIF_rdrsp 
Detailed RTL Component Info : 
+---Registers : 
	               65 Bit    Registers := 4     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input     65 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
Module NV_NVDLA_SDP_RDMA_dmaif 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module NV_NVDLA_SDP_mrdma 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module NV_NVDLA_SDP_BRDMA_gate 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module NV_NVDLA_SDP_RDMA_ig 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     29 Bit       Adders := 2     
	   2 Input     13 Bit       Adders := 1     
	   2 Input     11 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	               29 Bit    Registers := 1     
	               13 Bit    Registers := 1     
	               11 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     29 Bit        Muxes := 2     
	   2 Input     15 Bit        Muxes := 6     
	   2 Input     14 Bit        Muxes := 3     
	   2 Input     13 Bit        Muxes := 4     
	   2 Input     12 Bit        Muxes := 1     
	   2 Input     11 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 4     
Module nv_ram_rwsp_16x16 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---RAMs : 
	              256 Bit         RAMs := 1     
Module NV_NVDLA_SDP_BRDMA_cq_16x16 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 5     
	   2 Input      4 Bit       Adders := 3     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                5 Bit    Registers := 2     
	                4 Bit    Registers := 2     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input      5 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module NV_NVDLA_SDP_RDMA_unpack__1 
Detailed RTL Component Info : 
+---Adders : 
	   5 Input      3 Bit       Adders := 1     
+---Registers : 
	               64 Bit    Registers := 4     
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module NV_NVDLA_SDP_RDMA_EG_RO_dfifo__7 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module NV_NVDLA_SDP_RDMA_EG_RO_dfifo__6 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module NV_NVDLA_SDP_RDMA_EG_RO_dfifo__5 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module NV_NVDLA_SDP_RDMA_EG_RO_dfifo__4 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module NV_NVDLA_SDP_RDMA_EG_RO_cfifo_flopram_rwsa_4x2__1 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 4     
Module NV_NVDLA_SDP_RDMA_EG_RO_cfifo__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 5     
	   2 Input      2 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 3     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module NV_NVDLA_SDP_RDMA_EG_RO_pipe_p1__1 
Detailed RTL Component Info : 
+---Registers : 
	              129 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input    129 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module NV_NVDLA_SDP_RDMA_EG_ro__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     13 Bit       Adders := 2     
	   2 Input     11 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	               13 Bit    Registers := 2     
	               11 Bit    Registers := 1     
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input    128 Bit        Muxes := 2     
	   3 Input    128 Bit        Muxes := 1     
	   4 Input     64 Bit        Muxes := 2     
	   2 Input     13 Bit        Muxes := 2     
	   2 Input     11 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 7     
	   3 Input      1 Bit        Muxes := 1     
Module NV_NVDLA_SDP_RDMA_EG_RO_dfifo__1 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module NV_NVDLA_SDP_RDMA_EG_RO_dfifo__2 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module NV_NVDLA_SDP_RDMA_EG_RO_dfifo__3 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module NV_NVDLA_SDP_RDMA_EG_RO_dfifo 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module NV_NVDLA_SDP_RDMA_EG_RO_cfifo_flopram_rwsa_4x2 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 4     
Module NV_NVDLA_SDP_RDMA_EG_RO_cfifo 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 5     
	   2 Input      2 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 3     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module NV_NVDLA_SDP_RDMA_EG_RO_pipe_p1 
Detailed RTL Component Info : 
+---Registers : 
	              129 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input    129 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module NV_NVDLA_SDP_RDMA_EG_ro 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     13 Bit       Adders := 2     
	   2 Input     11 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	               13 Bit    Registers := 2     
	               11 Bit    Registers := 1     
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input    128 Bit        Muxes := 2     
	   3 Input    128 Bit        Muxes := 1     
	   4 Input     64 Bit        Muxes := 2     
	   2 Input     13 Bit        Muxes := 2     
	   2 Input     11 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 7     
	   3 Input      1 Bit        Muxes := 1     
Module NV_NVDLA_SDP_RDMA_eg 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
	   5 Input     16 Bit       Adders := 1     
	   5 Input      2 Bit       Adders := 1     
+---Registers : 
	               15 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 8     
	   2 Input     15 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 12    
Module nv_ram_rwsp_16x65 
Detailed RTL Component Info : 
+---Registers : 
	               65 Bit    Registers := 1     
+---RAMs : 
	               1K Bit         RAMs := 1     
Module NV_NVDLA_SDP_BRDMA_lat_fifo_16x65 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 5     
	   2 Input      4 Bit       Adders := 3     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                5 Bit    Registers := 2     
	                4 Bit    Registers := 2     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input      5 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module NV_NVDLA_DMAIF_rdreq__7 
Detailed RTL Component Info : 
+---Registers : 
	               47 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     47 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module NV_NVDLA_DMAIF_rdrsp__7 
Detailed RTL Component Info : 
+---Registers : 
	               65 Bit    Registers := 4     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input     65 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
Module NV_NVDLA_SDP_RDMA_dmaif__2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module NV_NVDLA_SDP_brdma 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module NV_NVDLA_SDP_NRDMA_gate 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module NV_NVDLA_SDP_RDMA_ig__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     29 Bit       Adders := 2     
	   2 Input     13 Bit       Adders := 1     
	   2 Input     11 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	               29 Bit    Registers := 1     
	               13 Bit    Registers := 1     
	               11 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     29 Bit        Muxes := 2     
	   2 Input     15 Bit        Muxes := 6     
	   2 Input     14 Bit        Muxes := 3     
	   2 Input     13 Bit        Muxes := 4     
	   2 Input     12 Bit        Muxes := 1     
	   2 Input     11 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 4     
Module nv_ram_rwsp_16x16__1 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---RAMs : 
	              256 Bit         RAMs := 1     
Module NV_NVDLA_SDP_NRDMA_cq_16x16 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 5     
	   2 Input      4 Bit       Adders := 3     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                5 Bit    Registers := 2     
	                4 Bit    Registers := 2     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input      5 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module NV_NVDLA_SDP_RDMA_unpack__2 
Detailed RTL Component Info : 
+---Adders : 
	   5 Input      3 Bit       Adders := 1     
+---Registers : 
	               64 Bit    Registers := 4     
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module NV_NVDLA_SDP_RDMA_EG_RO_dfifo__15 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module NV_NVDLA_SDP_RDMA_EG_RO_dfifo__14 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module NV_NVDLA_SDP_RDMA_EG_RO_dfifo__13 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module NV_NVDLA_SDP_RDMA_EG_RO_dfifo__12 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module NV_NVDLA_SDP_RDMA_EG_RO_cfifo_flopram_rwsa_4x2__3 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 4     
Module NV_NVDLA_SDP_RDMA_EG_RO_cfifo__3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 5     
	   2 Input      2 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 3     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module NV_NVDLA_SDP_RDMA_EG_RO_pipe_p1__3 
Detailed RTL Component Info : 
+---Registers : 
	              129 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input    129 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module NV_NVDLA_SDP_RDMA_EG_ro__3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     13 Bit       Adders := 2     
	   2 Input     11 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	               13 Bit    Registers := 2     
	               11 Bit    Registers := 1     
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input    128 Bit        Muxes := 2     
	   3 Input    128 Bit        Muxes := 1     
	   4 Input     64 Bit        Muxes := 2     
	   2 Input     13 Bit        Muxes := 2     
	   2 Input     11 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 7     
	   3 Input      1 Bit        Muxes := 1     
Module NV_NVDLA_SDP_RDMA_EG_RO_dfifo__11 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module NV_NVDLA_SDP_RDMA_EG_RO_dfifo__10 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module NV_NVDLA_SDP_RDMA_EG_RO_dfifo__9 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module NV_NVDLA_SDP_RDMA_EG_RO_dfifo__8 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module NV_NVDLA_SDP_RDMA_EG_RO_cfifo_flopram_rwsa_4x2__2 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 4     
Module NV_NVDLA_SDP_RDMA_EG_RO_cfifo__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 5     
	   2 Input      2 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 3     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module NV_NVDLA_SDP_RDMA_EG_RO_pipe_p1__2 
Detailed RTL Component Info : 
+---Registers : 
	              129 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input    129 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module NV_NVDLA_SDP_RDMA_EG_ro__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     13 Bit       Adders := 2     
	   2 Input     11 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	               13 Bit    Registers := 2     
	               11 Bit    Registers := 1     
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input    128 Bit        Muxes := 2     
	   3 Input    128 Bit        Muxes := 1     
	   4 Input     64 Bit        Muxes := 2     
	   2 Input     13 Bit        Muxes := 2     
	   2 Input     11 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 7     
	   3 Input      1 Bit        Muxes := 1     
Module NV_NVDLA_SDP_RDMA_eg__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
	   5 Input     16 Bit       Adders := 1     
	   5 Input      2 Bit       Adders := 1     
+---Registers : 
	               15 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 8     
	   2 Input     15 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 12    
Module nv_ram_rwsp_16x65__1 
Detailed RTL Component Info : 
+---Registers : 
	               65 Bit    Registers := 1     
+---RAMs : 
	               1K Bit         RAMs := 1     
Module NV_NVDLA_SDP_NRDMA_lat_fifo_16x65 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 5     
	   2 Input      4 Bit       Adders := 3     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                5 Bit    Registers := 2     
	                4 Bit    Registers := 2     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input      5 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module NV_NVDLA_DMAIF_rdreq__6 
Detailed RTL Component Info : 
+---Registers : 
	               47 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     47 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module NV_NVDLA_DMAIF_rdrsp__6 
Detailed RTL Component Info : 
+---Registers : 
	               65 Bit    Registers := 4     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input     65 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
Module NV_NVDLA_SDP_RDMA_dmaif__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module NV_NVDLA_SDP_nrdma 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module NV_NVDLA_SDP_RDMA_REG_single 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   3 Input     32 Bit        Muxes := 1     
Module NV_NVDLA_SDP_RDMA_REG_dual__1 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 19    
	               13 Bit    Registers := 3     
	                5 Bit    Registers := 1     
	                2 Bit    Registers := 6     
	                1 Bit    Registers := 17    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module NV_NVDLA_SDP_RDMA_REG_dual 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 19    
	               13 Bit    Registers := 3     
	                5 Bit    Registers := 1     
	                2 Bit    Registers := 6     
	                1 Bit    Registers := 17    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module NV_NVDLA_SDP_RDMA_reg 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	               63 Bit    Registers := 1     
	               34 Bit    Registers := 1     
	               32 Bit    Registers := 12    
	                4 Bit    Registers := 3     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     34 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 31    
	   2 Input     13 Bit        Muxes := 3     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 6     
	   3 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 23    
Module NV_NVDLA_SDP_rdma 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module NV_NVDLA_SDP_WDMA_CMD_sfifo_flopram_rwsa_4x15 
Detailed RTL Component Info : 
+---Registers : 
	               15 Bit    Registers := 4     
Module NV_NVDLA_SDP_WDMA_CMD_sfifo 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 3     
	   2 Input      2 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
Module NV_NVDLA_SDP_WDMA_CMD_dfifo_flopram_rwsa_4x44 
Detailed RTL Component Info : 
+---Registers : 
	               44 Bit    Registers := 4     
Module NV_NVDLA_SDP_WDMA_CMD_dfifo 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 3     
	   2 Input      2 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
Module NV_NVDLA_SDP_WDMA_cmd 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     29 Bit       Adders := 2     
	   2 Input     13 Bit       Adders := 1     
	   2 Input     11 Bit       Adders := 1     
	   2 Input      1 Bit       Adders := 1     
+---Registers : 
	               29 Bit    Registers := 1     
	               14 Bit    Registers := 1     
	               13 Bit    Registers := 1     
	               11 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     29 Bit        Muxes := 2     
	   2 Input     13 Bit        Muxes := 3     
	   2 Input     11 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 4     
Module NV_NVDLA_SDP_WDMA_DAT_IN_dfifo__1 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module NV_NVDLA_SDP_WDMA_DAT_IN_dfifo__2 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module NV_NVDLA_SDP_WDMA_DAT_IN_dfifo__3 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module NV_NVDLA_SDP_WDMA_DAT_IN_dfifo 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module NV_NVDLA_SDP_WDMA_DAT_in 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     14 Bit       Adders := 1     
+---Registers : 
	               14 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     14 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module NV_NVDLA_SDP_WDMA_DAT_out 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     14 Bit       Adders := 2     
	   3 Input      3 Bit       Adders := 1     
+---Registers : 
	               29 Bit    Registers := 1     
	               13 Bit    Registers := 2     
	                1 Bit    Registers := 9     
+---Muxes : 
	   2 Input     65 Bit        Muxes := 1     
	   4 Input     64 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 6     
	   3 Input      1 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 1     
Module NV_NVDLA_DMAIF_wr 
Detailed RTL Component Info : 
+---Registers : 
	               66 Bit    Registers := 2     
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input     66 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module NV_NVDLA_SDP_WDMA_DAT_DMAIF_intr_fifo 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module NV_NVDLA_SDP_WDMA_intr 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 2     
Module NV_NVDLA_SDP_wdma 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module NV_NVDLA_SDP_RDMA_pack 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	              256 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module NV_NVDLA_SDP_RDMA_pack__parameterized0__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	              128 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module NV_NVDLA_SDP_RDMA_pack__parameterized0__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	              128 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module NV_NVDLA_SDP_RDMA_pack__parameterized0__3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	              128 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module NV_NVDLA_SDP_RDMA_pack__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	              128 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module NV_NVDLA_SDP_CMUX_pipe_p1 
Detailed RTL Component Info : 
+---Registers : 
	               34 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     34 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module NV_NVDLA_SDP_CMUX_pipe_p2 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module NV_NVDLA_SDP_cmux 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     34 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module NV_NVDLA_SDP_CORE_pack__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
Module NV_NVDLA_SDP_HLS_sync2data 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 6     
Module NV_NVDLA_HLS_shiftleftsu 
Detailed RTL Component Info : 
+---Muxes : 
	   3 Input     32 Bit        Muxes := 1     
Module NV_NVDLA_SDP_HLS_X_INT_ALU_pipe_p1 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module NV_NVDLA_SDP_HLS_X_INT_ALU_pipe_p2 
Detailed RTL Component Info : 
+---Registers : 
	               33 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     33 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module NV_NVDLA_SDP_HLS_X_int_alu 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     33 Bit       Adders := 1     
+---Muxes : 
	   2 Input     33 Bit        Muxes := 5     
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module NV_NVDLA_SDP_HLS_sync2data__parameterized0 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     33 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 6     
Module NV_NVDLA_SDP_HLS_prelu 
Detailed RTL Component Info : 
+---Multipliers : 
	                16x33  Multipliers := 1     
+---Muxes : 
	   2 Input     49 Bit        Muxes := 1     
Module NV_NVDLA_SDP_HLS_X_INT_MUL_pipe_p1 
Detailed RTL Component Info : 
+---Registers : 
	               50 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     50 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module NV_NVDLA_SDP_HLS_X_int_mul 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     49 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module NV_NVDLA_HLS_shiftrightsu__parameterized2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   3 Input     32 Bit        Muxes := 1     
Module NV_NVDLA_SDP_HLS_X_INT_TRT_pipe_p1 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module NV_NVDLA_SDP_HLS_X_int_trt 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     49 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 1     
Module NV_NVDLA_SDP_HLS_relu 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module NV_NVDLA_SDP_HLS_X_INT_RELU_pipe_p1 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module NV_NVDLA_SDP_HLS_X_int_relu 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module NV_NVDLA_SDP_CORE_unpack__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
Module NV_NVDLA_SDP_CORE_pack 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
Module NV_NVDLA_SDP_HLS_sync2data__1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 6     
Module NV_NVDLA_HLS_shiftleftsu__1 
Detailed RTL Component Info : 
+---Muxes : 
	   3 Input     32 Bit        Muxes := 1     
Module NV_NVDLA_SDP_HLS_X_INT_ALU_pipe_p1__1 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module NV_NVDLA_SDP_HLS_X_INT_ALU_pipe_p2__1 
Detailed RTL Component Info : 
+---Registers : 
	               33 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     33 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module NV_NVDLA_SDP_HLS_X_int_alu__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     33 Bit       Adders := 1     
+---Muxes : 
	   2 Input     33 Bit        Muxes := 5     
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module NV_NVDLA_SDP_HLS_sync2data__parameterized0__1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     33 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 6     
Module NV_NVDLA_SDP_HLS_prelu__1 
Detailed RTL Component Info : 
+---Multipliers : 
	                16x33  Multipliers := 1     
+---Muxes : 
	   2 Input     49 Bit        Muxes := 1     
Module NV_NVDLA_SDP_HLS_X_INT_MUL_pipe_p1__1 
Detailed RTL Component Info : 
+---Registers : 
	               50 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     50 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module NV_NVDLA_SDP_HLS_X_int_mul__1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     49 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module NV_NVDLA_HLS_shiftrightsu__parameterized2__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   3 Input     32 Bit        Muxes := 1     
Module NV_NVDLA_SDP_HLS_X_INT_TRT_pipe_p1__1 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module NV_NVDLA_SDP_HLS_X_int_trt__1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     49 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 1     
Module NV_NVDLA_SDP_HLS_relu__1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module NV_NVDLA_SDP_HLS_X_INT_RELU_pipe_p1__1 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module NV_NVDLA_SDP_HLS_X_int_relu__1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module NV_NVDLA_SDP_CORE_unpack 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
Module NV_NVDLA_SDP_HLS_C_INT_pipe_p1 
Detailed RTL Component Info : 
+---Registers : 
	               33 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     33 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module NV_NVDLA_SDP_HLS_C_INT_pipe_p2 
Detailed RTL Component Info : 
+---Registers : 
	               49 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     49 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module NV_NVDLA_HLS_shiftrightsatsu 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     17 Bit       Adders := 1     
+---Muxes : 
	   2 Input     17 Bit        Muxes := 1     
	   3 Input     17 Bit        Muxes := 1     
Module NV_NVDLA_SDP_HLS_C_INT_pipe_p3 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module NV_NVDLA_HLS_saturate 
Detailed RTL Component Info : 
+---Muxes : 
	   3 Input     16 Bit        Muxes := 1     
Module NV_NVDLA_HLS_saturate__parameterized0 
Detailed RTL Component Info : 
+---Muxes : 
	   3 Input      8 Bit        Muxes := 1     
Module NV_NVDLA_SDP_HLS_C_INT_pipe_p4 
Detailed RTL Component Info : 
+---Registers : 
	               17 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     17 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module NV_NVDLA_SDP_HLS_C_int 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     33 Bit       Adders := 1     
+---Multipliers : 
	                16x33  Multipliers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input     16 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 3     
Module NV_NVDLA_SDP_HLS_c 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module NV_NVDLA_SDP_CORE_unpack__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 8     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 8     
Module NV_NVDLA_SDP_CORE_pipe_p11 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module NV_NVDLA_SDP_core 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input     32 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
	               16 Bit    Registers := 5     
	                8 Bit    Registers := 2     
	                6 Bit    Registers := 3     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 21    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 4     
	   2 Input      8 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 13    
Module NV_NVDLA_SDP_REG_single 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 4     
	               16 Bit    Registers := 4     
	               10 Bit    Registers := 1     
	                8 Bit    Registers := 3     
	                5 Bit    Registers := 4     
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module NV_NVDLA_SDP_REG_dual__1 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 10    
	               16 Bit    Registers := 7     
	               13 Bit    Registers := 3     
	               10 Bit    Registers := 1     
	                8 Bit    Registers := 2     
	                6 Bit    Registers := 5     
	                5 Bit    Registers := 1     
	                2 Bit    Registers := 5     
	                1 Bit    Registers := 32    
+---Muxes : 
	  50 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 1     
Module NV_NVDLA_SDP_REG_dual 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 10    
	               16 Bit    Registers := 7     
	               13 Bit    Registers := 3     
	               10 Bit    Registers := 1     
	                8 Bit    Registers := 2     
	                6 Bit    Registers := 5     
	                5 Bit    Registers := 1     
	                2 Bit    Registers := 5     
	                1 Bit    Registers := 32    
+---Muxes : 
	  50 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 1     
Module NV_NVDLA_SDP_reg 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	               63 Bit    Registers := 1     
	               34 Bit    Registers := 1     
	               32 Bit    Registers := 20    
	               16 Bit    Registers := 1     
	               10 Bit    Registers := 1     
	                4 Bit    Registers := 3     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 12    
+---Muxes : 
	   2 Input     34 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 30    
	   2 Input     16 Bit        Muxes := 7     
	   2 Input     13 Bit        Muxes := 3     
	   2 Input     10 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 2     
	   2 Input      6 Bit        Muxes := 5     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 5     
	   3 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 42    
Module MUX2D4__11 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module p_SSYNC2DO_C_PP__6 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module MUX2D4__12 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module MUX2HDD2__7 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module p_SSYNC3DO__3 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module MUX2HDD2__6 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module p_SSYNC3DO_S_PPP__3 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module MUX2D4__17 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module p_SSYNC2DO_C_PP__8 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module MUX2D4__16 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module MUX2HDD2__12 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module p_SSYNC3DO__5 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module MUX2HDD2__11 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module p_SSYNC3DO_S_PPP__5 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module NV_NVDLA_CMAC_CORE_cfg__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 4     
Module NV_NVDLA_CMAC_CORE_rt_in__1 
Detailed RTL Component Info : 
+---Registers : 
	                9 Bit    Registers := 2     
	                8 Bit    Registers := 36    
	                4 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module NV_NVDLA_CMAC_CORE_active__1 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 104   
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 12    
+---Muxes : 
	   2 Input      1 Bit        Muxes := 9     
Module NV_NVDLA_CMAC_CORE_mac__7 
Detailed RTL Component Info : 
+---Adders : 
	   8 Input     19 Bit       Adders := 1     
+---Registers : 
	               19 Bit    Registers := 3     
	                1 Bit    Registers := 3     
Module NV_NVDLA_CMAC_CORE_mac__6 
Detailed RTL Component Info : 
+---Adders : 
	   8 Input     19 Bit       Adders := 1     
+---Registers : 
	               19 Bit    Registers := 3     
	                1 Bit    Registers := 3     
Module NV_NVDLA_CMAC_CORE_mac__5 
Detailed RTL Component Info : 
+---Adders : 
	   8 Input     19 Bit       Adders := 1     
+---Registers : 
	               19 Bit    Registers := 3     
	                1 Bit    Registers := 3     
Module NV_NVDLA_CMAC_CORE_mac__4 
Detailed RTL Component Info : 
+---Adders : 
	   8 Input     19 Bit       Adders := 1     
+---Registers : 
	               19 Bit    Registers := 3     
	                1 Bit    Registers := 3     
Module NV_NVDLA_CMAC_CORE_rt_out__1 
Detailed RTL Component Info : 
+---Registers : 
	               19 Bit    Registers := 8     
	                9 Bit    Registers := 2     
	                4 Bit    Registers := 2     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module NV_NVDLA_CMAC_core__1 
Detailed RTL Component Info : 
+---Registers : 
	                9 Bit    Registers := 2     
	                1 Bit    Registers := 2     
Module NV_NVDLA_CMAC_REG_single__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   3 Input     32 Bit        Muxes := 1     
Module NV_NVDLA_CMAC_REG_dual__3 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   3 Input     32 Bit        Muxes := 1     
Module NV_NVDLA_CMAC_REG_dual__2 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   3 Input     32 Bit        Muxes := 1     
Module NV_NVDLA_CMAC_reg__1 
Detailed RTL Component Info : 
+---Registers : 
	               63 Bit    Registers := 1     
	               34 Bit    Registers := 1     
	                7 Bit    Registers := 3     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     34 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 5     
Module MUX2D4__13 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module p_SSYNC2DO_C_PP 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module MUX2D4 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module MUX2HDD2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module p_SSYNC3DO 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module MUX2HDD2__8 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module p_SSYNC3DO_S_PPP 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module NV_NVDLA_CMAC_CORE_cfg 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 4     
Module NV_NVDLA_CMAC_CORE_rt_in 
Detailed RTL Component Info : 
+---Registers : 
	                9 Bit    Registers := 2     
	                8 Bit    Registers := 36    
	                4 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module NV_NVDLA_CMAC_CORE_active 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 104   
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 12    
+---Muxes : 
	   2 Input      1 Bit        Muxes := 9     
Module NV_NVDLA_CMAC_CORE_mac__1 
Detailed RTL Component Info : 
+---Adders : 
	   8 Input     19 Bit       Adders := 1     
+---Registers : 
	               19 Bit    Registers := 3     
	                1 Bit    Registers := 3     
Module NV_NVDLA_CMAC_CORE_mac__2 
Detailed RTL Component Info : 
+---Adders : 
	   8 Input     19 Bit       Adders := 1     
+---Registers : 
	               19 Bit    Registers := 3     
	                1 Bit    Registers := 3     
Module NV_NVDLA_CMAC_CORE_mac__3 
Detailed RTL Component Info : 
+---Adders : 
	   8 Input     19 Bit       Adders := 1     
+---Registers : 
	               19 Bit    Registers := 3     
	                1 Bit    Registers := 3     
Module NV_NVDLA_CMAC_CORE_mac 
Detailed RTL Component Info : 
+---Adders : 
	   8 Input     19 Bit       Adders := 1     
+---Registers : 
	               19 Bit    Registers := 3     
	                1 Bit    Registers := 3     
Module NV_NVDLA_CMAC_CORE_rt_out 
Detailed RTL Component Info : 
+---Registers : 
	               19 Bit    Registers := 8     
	                9 Bit    Registers := 2     
	                4 Bit    Registers := 2     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module NV_NVDLA_CMAC_core 
Detailed RTL Component Info : 
+---Registers : 
	                9 Bit    Registers := 2     
	                1 Bit    Registers := 2     
Module NV_NVDLA_CMAC_REG_single 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   3 Input     32 Bit        Muxes := 1     
Module NV_NVDLA_CMAC_REG_dual__1 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   3 Input     32 Bit        Muxes := 1     
Module NV_NVDLA_CMAC_REG_dual 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   3 Input     32 Bit        Muxes := 1     
Module NV_NVDLA_CMAC_reg 
Detailed RTL Component Info : 
+---Registers : 
	               63 Bit    Registers := 1     
	               34 Bit    Registers := 1     
	                7 Bit    Registers := 3     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     34 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 5     
Module MUX2D4__15 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module p_SSYNC2DO_C_PP__7 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module MUX2D4__14 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module MUX2HDD2__10 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module p_SSYNC3DO__4 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module MUX2HDD2__9 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module p_SSYNC3DO_S_PPP__4 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module NV_NVDLA_CACC_single_reg 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   3 Input     32 Bit        Muxes := 1     
Module NV_NVDLA_CACC_dual_reg__1 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	               24 Bit    Registers := 2     
	               13 Bit    Registers := 3     
	                5 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module NV_NVDLA_CACC_dual_reg 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	               24 Bit    Registers := 2     
	               13 Bit    Registers := 3     
	                5 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module NV_NVDLA_CACC_regfile 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	               63 Bit    Registers := 1     
	               34 Bit    Registers := 1     
	               32 Bit    Registers := 2     
	                7 Bit    Registers := 3     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     34 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 4     
	   2 Input     24 Bit        Muxes := 2     
	   2 Input     13 Bit        Muxes := 3     
	   2 Input      5 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 9     
Module NV_NVDLA_CACC_assembly_ctrl 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                9 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 2     
	                1 Bit    Registers := 14    
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module nv_ram_rws_16x272 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
+---RAMs : 
	               4K Bit         RAMs := 1     
Module NV_NVDLA_CACC_assembly_buffer 
Detailed RTL Component Info : 
+---Registers : 
	              272 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module NV_NVDLA_CACC_CALC_int8__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     35 Bit       Adders := 1     
	   2 Input     32 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               35 Bit    Registers := 1     
	               34 Bit    Registers := 1     
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     34 Bit        Muxes := 2     
	   2 Input     33 Bit        Muxes := 1     
Module NV_NVDLA_CACC_CALC_int8__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     35 Bit       Adders := 1     
	   2 Input     32 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               35 Bit    Registers := 1     
	               34 Bit    Registers := 1     
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     34 Bit        Muxes := 2     
	   2 Input     33 Bit        Muxes := 1     
Module NV_NVDLA_CACC_CALC_int8__3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     35 Bit       Adders := 1     
	   2 Input     32 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               35 Bit    Registers := 1     
	               34 Bit    Registers := 1     
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     34 Bit        Muxes := 2     
	   2 Input     33 Bit        Muxes := 1     
Module NV_NVDLA_CACC_CALC_int8__4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     35 Bit       Adders := 1     
	   2 Input     32 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               35 Bit    Registers := 1     
	               34 Bit    Registers := 1     
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     34 Bit        Muxes := 2     
	   2 Input     33 Bit        Muxes := 1     
Module NV_NVDLA_CACC_CALC_int8__5 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     35 Bit       Adders := 1     
	   2 Input     32 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               35 Bit    Registers := 1     
	               34 Bit    Registers := 1     
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     34 Bit        Muxes := 2     
	   2 Input     33 Bit        Muxes := 1     
Module NV_NVDLA_CACC_CALC_int8__6 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     35 Bit       Adders := 1     
	   2 Input     32 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               35 Bit    Registers := 1     
	               34 Bit    Registers := 1     
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     34 Bit        Muxes := 2     
	   2 Input     33 Bit        Muxes := 1     
Module NV_NVDLA_CACC_CALC_int8__7 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     35 Bit       Adders := 1     
	   2 Input     32 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               35 Bit    Registers := 1     
	               34 Bit    Registers := 1     
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     34 Bit        Muxes := 2     
	   2 Input     33 Bit        Muxes := 1     
Module NV_NVDLA_CACC_CALC_int8 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     35 Bit       Adders := 1     
	   2 Input     32 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               35 Bit    Registers := 1     
	               34 Bit    Registers := 1     
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     34 Bit        Muxes := 2     
	   2 Input     33 Bit        Muxes := 1     
Module NV_NVDLA_CACC_calculator 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     33 Bit       Adders := 1     
	   8 Input      3 Bit       Adders := 1     
+---Registers : 
	              272 Bit    Registers := 1     
	              256 Bit    Registers := 1     
	               32 Bit    Registers := 1     
	               13 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                6 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 18    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
Module NV_NVDLA_CACC_delivery_ctrl 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input     16 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 2     
+---Registers : 
	              256 Bit    Registers := 1     
	               16 Bit    Registers := 1     
	                4 Bit    Registers := 5     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module nv_ram_rws_16x256 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
+---RAMs : 
	               4K Bit         RAMs := 1     
Module NV_NVDLA_CACC_delivery_buffer 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module multiplexor 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module axilite_sif 
Detailed RTL Component Info : 
+---Registers : 
	               40 Bit    Registers := 1     
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input     40 Bit        Muxes := 3     
	   2 Input     32 Bit        Muxes := 1     
	   8 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 7     
	   8 Input      1 Bit        Muxes := 8     
Module apb_mif 
Detailed RTL Component Info : 
+---Registers : 
	               40 Bit    Registers := 1     
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     40 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 2     
	   3 Input     32 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 6     
	   3 Input      1 Bit        Muxes := 5     
Module axi_protocol_converter_v2_1_16_b2s_incr_cmd__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 3     
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	               12 Bit    Registers := 1     
	                9 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     40 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module axi_protocol_converter_v2_1_16_b2s_wrap_cmd__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 2     
+---Registers : 
	               12 Bit    Registers := 2     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 3     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     40 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 8     
	   2 Input      1 Bit        Muxes := 4     
Module axi_protocol_converter_v2_1_16_b2s_cmd_translator__2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     40 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 4     
Module axi_protocol_converter_v2_1_16_b2s_wr_cmd_fsm__1 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 4     
	   4 Input      2 Bit        Muxes := 2     
Module axi_protocol_converter_v2_1_16_b2s_aw_channel 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
	                8 Bit    Registers := 1     
Module axi_protocol_converter_v2_1_16_b2s_simple_fifo 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
Module axi_protocol_converter_v2_1_16_b2s_simple_fifo__parameterized0__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
Module axi_protocol_converter_v2_1_16_b2s_b_channel 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 3     
Module axi_protocol_converter_v2_1_16_b2s_incr_cmd__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 3     
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	               12 Bit    Registers := 1     
	                9 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     40 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module axi_protocol_converter_v2_1_16_b2s_wrap_cmd__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 2     
+---Registers : 
	               12 Bit    Registers := 2     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 3     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     40 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 8     
	   2 Input      1 Bit        Muxes := 4     
Module axi_protocol_converter_v2_1_16_b2s_cmd_translator__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     40 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 4     
Module axi_protocol_converter_v2_1_16_b2s_rd_cmd_fsm__1 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 4     
	   5 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module axi_protocol_converter_v2_1_16_b2s_ar_channel 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module axi_protocol_converter_v2_1_16_b2s_simple_fifo__parameterized1__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
Module axi_protocol_converter_v2_1_16_b2s_simple_fifo__parameterized2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 2     
+---Registers : 
	                5 Bit    Registers := 1     
+---Muxes : 
	   2 Input      5 Bit        Muxes := 2     
Module axi_protocol_converter_v2_1_16_b2s_r_channel 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 2     
Module axi_register_slice_v2_1_16_axic_register_slice__1 
Detailed RTL Component Info : 
+---Registers : 
	               85 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     85 Bit        Muxes := 2     
Module axi_register_slice_v2_1_16_axic_register_slice__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 2     
Module axi_register_slice_v2_1_16_axic_register_slice 
Detailed RTL Component Info : 
+---Registers : 
	               85 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     85 Bit        Muxes := 2     
Module axi_register_slice_v2_1_16_axic_register_slice__parameterized2 
Detailed RTL Component Info : 
+---Registers : 
	               51 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     51 Bit        Muxes := 2     
Module axi_protocol_converter_v2_1_16_b2s 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module axi_protocol_converter_v2_1_16_b_downsizer 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 4     
Module xpm_cdc_async_rst__17 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module reset_blk_ramfifo__xdcDup__1 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module dmem 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 1     
Module memory 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 1     
Module rd_bin_cntr__12 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 2     
Module compare__9 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 5     
Module compare__30 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 5     
Module rd_status_flags_ss__12 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module rd_fwft__12 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 4     
	   5 Input      2 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
	   4 Input      1 Bit        Muxes := 2     
Module wr_bin_cntr__12 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 2     
Module compare__7 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 5     
Module compare__8 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 5     
Module wr_status_flags_ss__12 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module xpm_cdc_async_rst__16 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module reset_blk_ramfifo__xdcDup__2 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module dmem__2 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 1     
Module memory__2 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 1     
Module rd_bin_cntr__11 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 2     
Module compare__29 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 5     
Module compare__28 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 5     
Module rd_status_flags_ss__11 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module rd_fwft__11 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 4     
	   5 Input      2 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
	   4 Input      1 Bit        Muxes := 2     
Module wr_bin_cntr__11 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 2     
Module compare__19 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 5     
Module compare__18 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 5     
Module wr_status_flags_ss__11 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module axi_protocol_converter_v2_1_16_a_axi3_conv 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     64 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 2     
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               64 Bit    Registers := 3     
	               16 Bit    Registers := 1     
	               12 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                6 Bit    Registers := 2     
	                4 Bit    Registers := 4     
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 13    
+---Muxes : 
	   8 Input     64 Bit        Muxes := 1     
	   2 Input     64 Bit        Muxes := 1     
	   3 Input     16 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 1     
	   8 Input     12 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 3     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 10    
Module axi_protocol_converter_v2_1_16_w_axi3_conv 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module xpm_cdc_async_rst__15 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module reset_blk_ramfifo__xdcDup__3 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module dmem__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module memory__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module rd_bin_cntr__10 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 2     
Module compare__27 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 5     
Module compare__26 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 5     
Module rd_status_flags_ss__10 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module rd_fwft__10 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 4     
	   5 Input      2 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
	   4 Input      1 Bit        Muxes := 2     
Module wr_bin_cntr__10 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 2     
Module compare__17 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 5     
Module compare__16 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 5     
Module wr_status_flags_ss__10 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module axi_protocol_converter_v2_1_16_a_axi3_conv__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     64 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               64 Bit    Registers := 3     
	               16 Bit    Registers := 1     
	               12 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                4 Bit    Registers := 4     
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 12    
+---Muxes : 
	   8 Input     64 Bit        Muxes := 1     
	   2 Input     64 Bit        Muxes := 1     
	   3 Input     16 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 1     
	   8 Input     12 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 8     
Module axi_dwidth_converter_v2_1_16_b_downsizer 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 4     
Module xpm_cdc_async_rst__14 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module reset_blk_ramfifo__xdcDup__4 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module dmem__parameterized1__3 
Detailed RTL Component Info : 
+---Registers : 
	                9 Bit    Registers := 1     
Module memory__parameterized1__3 
Detailed RTL Component Info : 
+---Registers : 
	                9 Bit    Registers := 1     
Module rd_bin_cntr__9 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 2     
Module compare__25 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 5     
Module compare__24 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 5     
Module rd_status_flags_ss__9 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module rd_fwft__9 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 4     
	   5 Input      2 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
	   4 Input      1 Bit        Muxes := 2     
Module wr_bin_cntr__9 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 2     
Module compare__15 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 5     
Module compare__14 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 5     
Module wr_status_flags_ss__9 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module xpm_cdc_async_rst__13 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module reset_blk_ramfifo__xdcDup__5 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module dmem__parameterized2 
Detailed RTL Component Info : 
+---Registers : 
	               26 Bit    Registers := 1     
Module memory__parameterized2 
Detailed RTL Component Info : 
+---Registers : 
	               26 Bit    Registers := 1     
Module rd_bin_cntr__8 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 2     
Module compare__23 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 5     
Module compare__22 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 5     
Module rd_status_flags_ss__8 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module rd_fwft__8 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 4     
	   5 Input      2 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
	   4 Input      1 Bit        Muxes := 2     
Module wr_bin_cntr__8 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 2     
Module compare__13 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 5     
Module compare__12 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 5     
Module wr_status_flags_ss__8 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module axi_dwidth_converter_v2_1_16_a_downsizer 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     64 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 2     
	   3 Input      8 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	               64 Bit    Registers := 4     
	               11 Bit    Registers := 1     
	                8 Bit    Registers := 7     
	                7 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 3     
	                3 Bit    Registers := 4     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 15    
+---Muxes : 
	   8 Input     64 Bit        Muxes := 1     
	   2 Input     64 Bit        Muxes := 2     
	   2 Input     11 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 4     
	   8 Input      7 Bit        Muxes := 1     
	   8 Input      5 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	   8 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 9     
Module axi_dwidth_converter_v2_1_16_w_downsizer 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	                8 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 1     
	   8 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
Module xpm_cdc_async_rst__12 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module reset_blk_ramfifo__xdcDup__6 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module dmem__parameterized2__2 
Detailed RTL Component Info : 
+---Registers : 
	               26 Bit    Registers := 1     
Module memory__parameterized2__2 
Detailed RTL Component Info : 
+---Registers : 
	               26 Bit    Registers := 1     
Module rd_bin_cntr__7 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 2     
Module compare__21 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 5     
Module compare__20 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 5     
Module rd_status_flags_ss__7 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module rd_fwft__7 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 4     
	   5 Input      2 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
	   4 Input      1 Bit        Muxes := 2     
Module wr_bin_cntr__7 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 2     
Module compare__11 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 5     
Module compare__10 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 5     
Module wr_status_flags_ss__7 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module axi_dwidth_converter_v2_1_16_a_downsizer__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     64 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 2     
	   3 Input      8 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	               64 Bit    Registers := 4     
	               11 Bit    Registers := 1     
	                8 Bit    Registers := 7     
	                7 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 3     
	                3 Bit    Registers := 4     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 14    
+---Muxes : 
	   8 Input     64 Bit        Muxes := 1     
	   2 Input     64 Bit        Muxes := 2     
	   2 Input     11 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 2     
	   8 Input      7 Bit        Muxes := 1     
	   8 Input      5 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	   8 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 8     
Module axi_dwidth_converter_v2_1_16_r_downsizer 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 2     
	                8 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 2     
	   8 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 1     
Module lpf__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module upcnt_n__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	                6 Bit    Registers := 1     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sequence_psr__1 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 3     
	                1 Bit    Registers := 5     
Module axi_datamover_reset 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module axi_datamover_fifo 
Detailed RTL Component Info : 
+---Registers : 
	              103 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module axi_datamover_fifo__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module axi_datamover_rd_status_cntl 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 6     
Module axi_datamover_strb_gen2 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      7 Bit       Adders := 1     
	   2 Input      7 Bit       Adders := 1     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 2     
	   2 Input      7 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module axi_datamover_pcc 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     26 Bit       Adders := 1     
	   2 Input     16 Bit       Adders := 5     
	   2 Input     13 Bit       Adders := 1     
	   2 Input     12 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 2     
+---Registers : 
	               64 Bit    Registers := 3     
	               26 Bit    Registers := 1     
	               16 Bit    Registers := 8     
	                7 Bit    Registers := 1     
	                6 Bit    Registers := 3     
	                4 Bit    Registers := 3     
	                1 Bit    Registers := 29    
+---Muxes : 
	   2 Input     64 Bit        Muxes := 4     
	   2 Input     26 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 6     
	   8 Input      8 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 4     
	   3 Input      7 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 13    
	   8 Input      1 Bit        Muxes := 3     
Module cntr_incr_decr_addn_f__4 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      3 Bit       Adders := 1     
+---Registers : 
	                3 Bit    Registers := 1     
Module srl_fifo_rbu_f__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module axi_datamover_fifo__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 4     
Module axi_datamover_addr_cntl 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 2     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 6     
Module cntr_incr_decr_addn_f__3 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      3 Bit       Adders := 1     
+---Registers : 
	                3 Bit    Registers := 1     
Module srl_fifo_rbu_f__parameterized2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module axi_datamover_fifo__parameterized2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 4     
Module axi_datamover_rddata_cntl 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               64 Bit    Registers := 2     
	                8 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                4 Bit    Registers := 2     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 20    
+---Muxes : 
	   2 Input     64 Bit        Muxes := 3     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 12    
Module axi_datamover_mm2s_full_wrap 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module axi_datamover_reset__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module axi_datamover_fifo__1 
Detailed RTL Component Info : 
+---Registers : 
	              103 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module axi_datamover_fifo__parameterized0__1 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module cntr_incr_decr_addn_f__parameterized0__2 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
Module srl_fifo_rbu_f__parameterized3 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module axi_datamover_fifo__parameterized3 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 4     
Module cntr_incr_decr_addn_f__parameterized0__1 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
Module srl_fifo_rbu_f__parameterized4 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module axi_datamover_fifo__parameterized4 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 4     
Module axi_datamover_wr_status_cntl 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 2     
+---Registers : 
	                4 Bit    Registers := 3     
	                1 Bit    Registers := 11    
+---Muxes : 
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 9     
Module cntr_incr_decr_addn_f__2 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      3 Bit       Adders := 1     
+---Registers : 
	                3 Bit    Registers := 1     
Module srl_fifo_rbu_f__parameterized1__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module axi_datamover_fifo__parameterized1__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 4     
Module axi_datamover_addr_cntl__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 2     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 6     
Module cntr_incr_decr_addn_f__1 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      3 Bit       Adders := 1     
+---Registers : 
	                3 Bit    Registers := 1     
Module srl_fifo_rbu_f__parameterized5 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module axi_datamover_fifo__parameterized5 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 4     
Module axi_datamover_wrdata_cntl 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               64 Bit    Registers := 2     
	                8 Bit    Registers := 2     
	                6 Bit    Registers := 1     
	                4 Bit    Registers := 2     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 23    
+---Muxes : 
	   2 Input     64 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 13    
Module axi_datamover_skid2mm_buf 
Detailed RTL Component Info : 
+---Registers : 
	              512 Bit    Registers := 2     
	               64 Bit    Registers := 2     
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input    512 Bit        Muxes := 1     
	   2 Input     64 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module axi_datamover_strb_gen2__1 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      7 Bit       Adders := 1     
	   2 Input      7 Bit       Adders := 1     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 2     
	   2 Input      7 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module axi_datamover_pcc__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     26 Bit       Adders := 1     
	   2 Input     16 Bit       Adders := 5     
	   2 Input     13 Bit       Adders := 1     
	   2 Input     12 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 2     
+---Registers : 
	               64 Bit    Registers := 3     
	               26 Bit    Registers := 1     
	               16 Bit    Registers := 8     
	                7 Bit    Registers := 1     
	                6 Bit    Registers := 3     
	                4 Bit    Registers := 3     
	                1 Bit    Registers := 29    
+---Muxes : 
	   2 Input     64 Bit        Muxes := 4     
	   2 Input     26 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 6     
	   8 Input      8 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 4     
	   3 Input      7 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 13    
	   8 Input      1 Bit        Muxes := 3     
Module axi_datamover_s2mm_full_wrap 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module axi_cdma_pulse_gen 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module axi_cdma_pulse_gen__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module axi_cdma_pulse_gen__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module axi_cdma_reset 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 27    
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module axi_cdma_lite_if 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	               16 Bit    Registers := 2     
	                6 Bit    Registers := 3     
	                1 Bit    Registers := 15    
+---Muxes : 
	   2 Input     16 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 35    
Module axi_cdma_register 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 9     
	                1 Bit    Registers := 25    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 7     
	   2 Input      8 Bit        Muxes := 2     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 12    
Module axi_cdma_reg_module 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module axi_cdma_simple_cntlr 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
	                1 Bit    Registers := 8     
+---Muxes : 
	   8 Input      8 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 4     
	   8 Input      1 Bit        Muxes := 4     
Module axi_cdma_pulse_gen__parameterized1__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module axi_cdma_pulse_gen__parameterized1__2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module axi_cdma_pulse_gen__parameterized1__3 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module axi_cdma_sg_cntlr 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 3     
+---Registers : 
	               33 Bit    Registers := 1     
	               32 Bit    Registers := 2     
	                8 Bit    Registers := 2     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 4     
	                1 Bit    Registers := 14    
+---Muxes : 
	   2 Input     33 Bit        Muxes := 1     
	   2 Input     28 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 3     
	   4 Input      2 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 11    
	  10 Input      1 Bit        Muxes := 4     
	   4 Input      1 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 8     
Module axi_sg_ftch_sm 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 1     
	   2 Input     58 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
	   5 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 3     
	   4 Input      1 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
Module axi_sg_ftch_pntr 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module axi_sg_ftch_cmdsts_if 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 9     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module axi_sg_ftch_queue 
Detailed RTL Component Info : 
+---Registers : 
	              122 Bit    Registers := 2     
	               64 Bit    Registers := 3     
	               32 Bit    Registers := 2     
	                1 Bit    Registers := 3     
Module axi_sg_ftch_q_mngr 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 4     
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module axi_sg_reset 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module axi_sg_fifo 
Detailed RTL Component Info : 
+---Registers : 
	              100 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module axi_sg_fifo__parameterized0__1 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module axi_sg_fifo__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module axi_sg_rd_status_cntl 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 6     
Module axi_sg_scc 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 1     
	                7 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module axi_sg_addr_cntl 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 2     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 6     
Module axi_sg_rddata_cntl 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module axi_sg_mm2s_basic_wrap 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module axi_sg_reset__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module axi_sg_fifo__1 
Detailed RTL Component Info : 
+---Registers : 
	              100 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module axi_sg_fifo__parameterized0__3 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module axi_sg_fifo__parameterized0__2 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module cntr_incr_decr_addn_f 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      3 Bit       Adders := 1     
+---Registers : 
	                3 Bit    Registers := 1     
Module srl_fifo_rbu_f 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module axi_sg_fifo__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 4     
Module cntr_incr_decr_addn_f__5 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      3 Bit       Adders := 1     
+---Registers : 
	                3 Bit    Registers := 1     
Module srl_fifo_rbu_f__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module axi_sg_fifo__parameterized2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 4     
Module axi_sg_wr_status_cntl 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 3     
+---Registers : 
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 11    
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 9     
Module axi_sg_scc_wr 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module axi_sg_addr_cntl__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 2     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 6     
Module axi_sg_wrdata_cntl 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 2     
	                4 Bit    Registers := 3     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 22    
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 11    
Module axi_sg_s2mm_basic_wrap 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module axi_sg_updt_sm 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     60 Bit       Adders := 1     
+---Registers : 
	               64 Bit    Registers := 2     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input     60 Bit        Muxes := 1     
	   2 Input     58 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 3     
	   2 Input      2 Bit        Muxes := 2     
	   6 Input      1 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
Module axi_sg_updt_cmdsts_if 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module axi_sg_updt_queue 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 1     
	               34 Bit    Registers := 2     
	               32 Bit    Registers := 2     
	                1 Bit    Registers := 17    
+---Muxes : 
	   2 Input     64 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 2     
Module axi_sg_intrpt 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 2     
+---Registers : 
	                9 Bit    Registers := 1     
	                8 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      9 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 7     
Module axi_sg 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 4     
	   2 Input     26 Bit        Muxes := 4     
Module xpm_counter_updn 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input      9 Bit       Adders := 1     
+---Registers : 
	                9 Bit    Registers := 1     
Module xpm_counter_updn__parameterized0__1 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input      9 Bit       Adders := 1     
+---Registers : 
	                9 Bit    Registers := 1     
Module xpm_memory_base 
Detailed RTL Component Info : 
+---Registers : 
	              577 Bit    Registers := 2     
+---RAMs : 
	             288K Bit         RAMs := 1     
Module xpm_fifo_reg_bit__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module xpm_fifo_reg_bit__2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module xpm_fifo_reg_bit__3 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module xpm_counter_updn__parameterized1 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
Module xpm_fifo_rst 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
Module xpm_fifo_reg_bit__4 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module xpm_fifo_reg_bit 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module xpm_counter_updn__parameterized2__1 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input     10 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 1     
Module xpm_counter_updn__parameterized3__1 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input      9 Bit       Adders := 1     
+---Registers : 
	                9 Bit    Registers := 1     
Module xpm_counter_updn__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input      9 Bit       Adders := 1     
+---Registers : 
	                9 Bit    Registers := 1     
Module xpm_counter_updn__parameterized2 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input     10 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 1     
Module xpm_counter_updn__parameterized3 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input      9 Bit       Adders := 1     
+---Registers : 
	                9 Bit    Registers := 1     
Module xpm_fifo_base 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
	   4 Input     10 Bit       Adders := 2     
	   3 Input      9 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 3     
	                9 Bit    Registers := 1     
	                1 Bit    Registers := 16    
+---Muxes : 
	   2 Input      2 Bit        Muxes := 31    
	   4 Input      2 Bit        Muxes := 7     
	   4 Input      1 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 8     
	   3 Input      1 Bit        Muxes := 1     
Module axi_cdma_sfifo_autord 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 3     
Module cntr_incr_decr_addn_f__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
Module srl_fifo_rbu_f__parameterized6 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module axi_cdma_sf 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     10 Bit       Adders := 2     
	   2 Input      9 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 2     
+---Registers : 
	               10 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 6     
Module axi_cdma_sg_wrap 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input    107 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 12    
Module blk_mem_gen_v8_4_1_bindec__1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 8     
Module blk_mem_gen_v8_4_1_bindec 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 8     
Module blk_mem_gen_v8_4_1_blk_mem_gen_prim_width 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 6     
Module blk_mem_gen_v8_4_1_blk_mem_gen_prim_width__parameterized0 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 6     
Module blk_mem_gen_v8_4_1_blk_mem_gen_prim_width__parameterized1 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 6     
Module blk_mem_gen_v8_4_1_blk_mem_gen_prim_width__parameterized2 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 6     
Module blk_mem_gen_v8_4_1_blk_mem_gen_prim_width__parameterized3 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 6     
Module blk_mem_gen_v8_4_1_blk_mem_gen_prim_width__parameterized4 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 6     
Module blk_mem_gen_v8_4_1_blk_mem_gen_prim_width__parameterized5 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 6     
Module blk_mem_gen_v8_4_1_blk_mem_gen_prim_width__parameterized6 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 6     
Module blk_mem_gen_v8_4_1_blk_mem_gen_prim_width__parameterized7 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 6     
Module blk_mem_gen_v8_4_1_blk_mem_gen_prim_width__parameterized8 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 6     
Module blk_mem_gen_v8_4_1_blk_mem_gen_prim_width__parameterized9 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 6     
Module blk_mem_gen_v8_4_1_blk_mem_gen_prim_width__parameterized10 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 6     
Module blk_mem_gen_v8_4_1_blk_mem_gen_prim_width__parameterized11 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 6     
Module blk_mem_gen_v8_4_1_blk_mem_gen_prim_width__parameterized12 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 6     
Module blk_mem_gen_v8_4_1_blk_mem_gen_prim_width__parameterized13 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 6     
Module blk_mem_gen_v8_4_1_blk_mem_gen_prim_width__parameterized14 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 6     
Module blk_mem_gen_v8_4_1_blk_mem_gen_prim_width__parameterized15 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 6     
Module blk_mem_gen_v8_4_1_blk_mem_gen_prim_width__parameterized16 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 6     
Module blk_mem_gen_v8_4_1_blk_mem_gen_prim_width__parameterized17 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 6     
Module blk_mem_gen_v8_4_1_blk_mem_gen_prim_width__parameterized18 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 6     
Module blk_mem_gen_v8_4_1_blk_mem_gen_prim_width__parameterized19 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 6     
Module blk_mem_gen_v8_4_1_blk_mem_gen_prim_width__parameterized20 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 6     
Module blk_mem_gen_v8_4_1_blk_mem_gen_prim_width__parameterized21 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 6     
Module blk_mem_gen_v8_4_1_blk_mem_gen_prim_width__parameterized22 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 6     
Module blk_mem_gen_v8_4_1_blk_mem_gen_prim_width__parameterized23 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 6     
Module blk_mem_gen_v8_4_1_blk_mem_gen_prim_width__parameterized24 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 6     
Module blk_mem_gen_v8_4_1_blk_mem_gen_prim_width__parameterized25 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 6     
Module blk_mem_gen_v8_4_1_blk_mem_gen_prim_width__parameterized26 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 6     
Module blk_mem_gen_v8_4_1_blk_mem_gen_prim_width__parameterized27 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 6     
Module blk_mem_gen_v8_4_1_blk_mem_gen_prim_width__parameterized28 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 6     
Module blk_mem_gen_v8_4_1_blk_mem_gen_prim_width__parameterized29 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 6     
Module blk_mem_gen_v8_4_1_blk_mem_gen_prim_width__parameterized30 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 6     
Module blk_mem_gen_v8_4_1_blk_mem_gen_prim_width__parameterized31 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 6     
Module blk_mem_gen_v8_4_1_blk_mem_gen_prim_width__parameterized32 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 6     
Module blk_mem_gen_v8_4_1_blk_mem_gen_prim_width__parameterized33 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 6     
Module blk_mem_gen_v8_4_1_blk_mem_gen_prim_width__parameterized34 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 6     
Module blk_mem_gen_v8_4_1_blk_mem_gen_prim_width__parameterized35 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 6     
Module blk_mem_gen_v8_4_1_blk_mem_gen_prim_width__parameterized36 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 6     
Module blk_mem_gen_v8_4_1_blk_mem_gen_prim_width__parameterized37 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 6     
Module blk_mem_gen_v8_4_1_blk_mem_gen_prim_width__parameterized38 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 6     
Module blk_mem_gen_v8_4_1_blk_mem_gen_prim_width__parameterized39 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 6     
Module blk_mem_gen_v8_4_1_blk_mem_gen_prim_width__parameterized40 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 6     
Module blk_mem_gen_v8_4_1_blk_mem_gen_prim_width__parameterized41 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 6     
Module blk_mem_gen_v8_4_1_blk_mem_gen_prim_width__parameterized42 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 6     
Module blk_mem_gen_v8_4_1_blk_mem_gen_prim_width__parameterized43 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 6     
Module blk_mem_gen_v8_4_1_blk_mem_gen_prim_width__parameterized44 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 6     
Module blk_mem_gen_v8_4_1_blk_mem_gen_prim_width__parameterized45 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 6     
Module blk_mem_gen_v8_4_1_blk_mem_gen_prim_width__parameterized46 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 6     
Module blk_mem_gen_v8_4_1_blk_mem_gen_prim_width__parameterized47 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 6     
Module blk_mem_gen_v8_4_1_blk_mem_gen_prim_width__parameterized48 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 6     
Module blk_mem_gen_v8_4_1_blk_mem_gen_prim_width__parameterized49 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 6     
Module blk_mem_gen_v8_4_1_blk_mem_gen_prim_width__parameterized50 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 6     
Module blk_mem_gen_v8_4_1_blk_mem_gen_prim_width__parameterized51 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 6     
Module blk_mem_gen_v8_4_1_blk_mem_gen_prim_width__parameterized52 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 6     
Module blk_mem_gen_v8_4_1_blk_mem_gen_prim_width__parameterized53 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 6     
Module blk_mem_gen_v8_4_1_blk_mem_gen_prim_width__parameterized54 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 6     
Module blk_mem_gen_v8_4_1_blk_mem_gen_prim_width__parameterized55 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 6     
Module blk_mem_gen_v8_4_1_blk_mem_gen_prim_width__parameterized56 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 6     
Module blk_mem_gen_v8_4_1_blk_mem_gen_prim_width__parameterized57 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 6     
Module blk_mem_gen_v8_4_1_blk_mem_gen_prim_width__parameterized58 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 6     
Module blk_mem_gen_v8_4_1_blk_mem_gen_prim_width__parameterized59 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 6     
Module blk_mem_gen_v8_4_1_blk_mem_gen_prim_width__parameterized60 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 6     
Module blk_mem_gen_v8_4_1_blk_mem_gen_prim_width__parameterized61 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 6     
Module blk_mem_gen_v8_4_1_blk_mem_gen_prim_width__parameterized62 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 6     
Module blk_mem_gen_v8_4_1_blk_mem_gen_prim_width__parameterized63 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 6     
Module blk_mem_gen_v8_4_1_blk_mem_gen_prim_width__parameterized64 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 6     
Module blk_mem_gen_v8_4_1_blk_mem_gen_prim_width__parameterized65 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 6     
Module blk_mem_gen_v8_4_1_blk_mem_gen_prim_width__parameterized66 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 6     
Module blk_mem_gen_v8_4_1_blk_mem_gen_prim_width__parameterized67 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 6     
Module blk_mem_gen_v8_4_1_blk_mem_gen_prim_width__parameterized68 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 6     
Module blk_mem_gen_v8_4_1_blk_mem_gen_prim_width__parameterized69 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 6     
Module blk_mem_gen_v8_4_1_blk_mem_gen_prim_width__parameterized70 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 6     
Module blk_mem_gen_v8_4_1_blk_mem_gen_prim_width__parameterized71 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 6     
Module blk_mem_gen_v8_4_1_blk_mem_gen_prim_width__parameterized72 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 6     
Module blk_mem_gen_v8_4_1_blk_mem_gen_prim_width__parameterized73 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 6     
Module blk_mem_gen_v8_4_1_blk_mem_gen_prim_width__parameterized74 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 6     
Module blk_mem_gen_v8_4_1_blk_mem_gen_prim_width__parameterized75 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 6     
Module blk_mem_gen_v8_4_1_blk_mem_gen_prim_width__parameterized76 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 6     
Module blk_mem_gen_v8_4_1_blk_mem_gen_prim_width__parameterized77 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 6     
Module blk_mem_gen_v8_4_1_blk_mem_gen_prim_width__parameterized78 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 6     
Module blk_mem_gen_v8_4_1_blk_mem_gen_prim_width__parameterized79 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 6     
Module blk_mem_gen_v8_4_1_blk_mem_gen_prim_width__parameterized80 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 6     
Module blk_mem_gen_v8_4_1_blk_mem_gen_prim_width__parameterized81 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 6     
Module blk_mem_gen_v8_4_1_blk_mem_gen_prim_width__parameterized82 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 6     
Module blk_mem_gen_v8_4_1_blk_mem_gen_prim_width__parameterized83 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 6     
Module blk_mem_gen_v8_4_1_blk_mem_gen_prim_width__parameterized84 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 6     
Module blk_mem_gen_v8_4_1_blk_mem_gen_prim_width__parameterized85 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 6     
Module blk_mem_gen_v8_4_1_blk_mem_gen_prim_width__parameterized86 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 6     
Module blk_mem_gen_v8_4_1_blk_mem_gen_prim_width__parameterized87 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 6     
Module blk_mem_gen_v8_4_1_blk_mem_gen_prim_width__parameterized88 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 6     
Module blk_mem_gen_v8_4_1_blk_mem_gen_prim_width__parameterized89 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 6     
Module blk_mem_gen_v8_4_1_blk_mem_gen_prim_width__parameterized90 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 6     
Module blk_mem_gen_v8_4_1_blk_mem_gen_prim_width__parameterized91 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 6     
Module blk_mem_gen_v8_4_1_blk_mem_gen_prim_width__parameterized92 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 6     
Module blk_mem_gen_v8_4_1_blk_mem_gen_prim_width__parameterized93 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 6     
Module blk_mem_gen_v8_4_1_blk_mem_gen_prim_width__parameterized94 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 6     
Module blk_mem_gen_v8_4_1_blk_mem_gen_prim_width__parameterized95 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 6     
Module blk_mem_gen_v8_4_1_blk_mem_gen_prim_width__parameterized96 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 6     
Module blk_mem_gen_v8_4_1_blk_mem_gen_prim_width__parameterized97 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 6     
Module blk_mem_gen_v8_4_1_blk_mem_gen_prim_width__parameterized98 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 6     
Module blk_mem_gen_v8_4_1_blk_mem_gen_prim_width__parameterized99 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 6     
Module blk_mem_gen_v8_4_1_blk_mem_gen_prim_width__parameterized100 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 6     
Module blk_mem_gen_v8_4_1_blk_mem_gen_prim_width__parameterized101 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 6     
Module blk_mem_gen_v8_4_1_blk_mem_gen_prim_width__parameterized102 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 6     
Module blk_mem_gen_v8_4_1_blk_mem_gen_prim_width__parameterized103 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 6     
Module blk_mem_gen_v8_4_1_blk_mem_gen_prim_width__parameterized104 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 6     
Module blk_mem_gen_v8_4_1_blk_mem_gen_prim_width__parameterized105 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 6     
Module blk_mem_gen_v8_4_1_blk_mem_gen_prim_width__parameterized106 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 6     
Module blk_mem_gen_v8_4_1_blk_mem_gen_prim_width__parameterized107 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 6     
Module blk_mem_gen_v8_4_1_blk_mem_gen_prim_width__parameterized108 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 6     
Module blk_mem_gen_v8_4_1_blk_mem_gen_prim_width__parameterized109 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 6     
Module blk_mem_gen_v8_4_1_blk_mem_gen_prim_width__parameterized110 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 6     
Module blk_mem_gen_v8_4_1_blk_mem_gen_prim_width__parameterized111 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 6     
Module blk_mem_gen_v8_4_1_blk_mem_gen_prim_width__parameterized112 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 6     
Module blk_mem_gen_v8_4_1_blk_mem_gen_prim_width__parameterized113 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 6     
Module blk_mem_gen_v8_4_1_blk_mem_gen_prim_width__parameterized114 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 6     
Module blk_mem_gen_v8_4_1_blk_mem_gen_prim_width__parameterized115 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 6     
Module blk_mem_gen_v8_4_1_blk_mem_gen_prim_width__parameterized116 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 6     
Module blk_mem_gen_v8_4_1_blk_mem_gen_prim_width__parameterized117 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 6     
Module blk_mem_gen_v8_4_1_blk_mem_gen_prim_width__parameterized118 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 6     
Module blk_mem_gen_v8_4_1_blk_mem_gen_prim_width__parameterized119 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 6     
Module blk_mem_gen_v8_4_1_blk_mem_gen_prim_width__parameterized120 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 6     
Module blk_mem_gen_v8_4_1_blk_mem_gen_prim_width__parameterized121 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 6     
Module blk_mem_gen_v8_4_1_blk_mem_gen_prim_width__parameterized122 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 6     
Module blk_mem_gen_v8_4_1_blk_mem_gen_prim_width__parameterized123 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 6     
Module blk_mem_gen_v8_4_1_blk_mem_gen_prim_width__parameterized124 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 6     
Module blk_mem_gen_v8_4_1_blk_mem_gen_prim_width__parameterized125 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 6     
Module blk_mem_gen_v8_4_1_blk_mem_gen_prim_width__parameterized126 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 6     
Module blk_mem_gen_v8_4_1_blk_mem_gen_prim_width__parameterized127 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 6     
Module blk_mem_gen_v8_4_1_blk_mem_gen_prim_width__parameterized128 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 6     
Module blk_mem_gen_v8_4_1_blk_mem_gen_prim_width__parameterized129 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 6     
Module blk_mem_gen_v8_4_1_blk_mem_gen_prim_width__parameterized130 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 6     
Module blk_mem_gen_v8_4_1_blk_mem_gen_prim_width__parameterized131 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 6     
Module blk_mem_gen_v8_4_1_blk_mem_gen_prim_width__parameterized132 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 6     
Module blk_mem_gen_v8_4_1_blk_mem_gen_prim_width__parameterized133 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 6     
Module blk_mem_gen_v8_4_1_blk_mem_gen_prim_width__parameterized134 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 6     
Module blk_mem_gen_v8_4_1_blk_mem_gen_prim_width__parameterized135 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 6     
Module blk_mem_gen_v8_4_1_blk_mem_gen_prim_width__parameterized136 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 6     
Module blk_mem_gen_v8_4_1_blk_mem_gen_prim_width__parameterized137 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 6     
Module blk_mem_gen_v8_4_1_blk_mem_gen_prim_width__parameterized138 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 6     
Module blk_mem_gen_v8_4_1_blk_mem_gen_prim_width__parameterized139 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 6     
Module blk_mem_gen_v8_4_1_blk_mem_gen_prim_width__parameterized140 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 6     
Module blk_mem_gen_v8_4_1_blk_mem_gen_prim_width__parameterized141 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 6     
Module blk_mem_gen_v8_4_1_blk_mem_gen_prim_width__parameterized142 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 6     
Module blk_mem_gen_v8_4_1_blk_mem_gen_prim_width__parameterized143 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 6     
Module blk_mem_gen_v8_4_1_blk_mem_gen_prim_width__parameterized144 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 6     
Module blk_mem_gen_v8_4_1_blk_mem_gen_prim_width__parameterized145 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 6     
Module blk_mem_gen_v8_4_1_blk_mem_gen_prim_width__parameterized146 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 6     
Module blk_mem_gen_v8_4_1_blk_mem_gen_prim_width__parameterized147 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 6     
Module blk_mem_gen_v8_4_1_blk_mem_gen_prim_width__parameterized148 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 6     
Module blk_mem_gen_v8_4_1_blk_mem_gen_prim_width__parameterized149 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 6     
Module blk_mem_gen_v8_4_1_blk_mem_gen_prim_width__parameterized150 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 6     
Module blk_mem_gen_v8_4_1_blk_mem_gen_prim_width__parameterized151 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 6     
Module blk_mem_gen_v8_4_1_blk_mem_gen_prim_width__parameterized152 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 6     
Module blk_mem_gen_v8_4_1_blk_mem_gen_prim_width__parameterized153 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 6     
Module blk_mem_gen_v8_4_1_blk_mem_gen_prim_width__parameterized154 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 6     
Module blk_mem_gen_v8_4_1_blk_mem_gen_prim_width__parameterized155 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 6     
Module blk_mem_gen_v8_4_1_blk_mem_gen_prim_width__parameterized156 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 6     
Module blk_mem_gen_v8_4_1_blk_mem_gen_prim_width__parameterized157 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 6     
Module blk_mem_gen_v8_4_1_blk_mem_gen_prim_width__parameterized158 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 6     
Module blk_mem_gen_v8_4_1_blk_mem_gen_prim_width__parameterized159 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 6     
Module blk_mem_gen_v8_4_1_blk_mem_gen_prim_width__parameterized160 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 6     
Module blk_mem_gen_v8_4_1_blk_mem_gen_prim_width__parameterized161 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 6     
Module blk_mem_gen_v8_4_1_blk_mem_gen_prim_width__parameterized162 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 6     
Module blk_mem_gen_v8_4_1_blk_mem_gen_prim_width__parameterized163 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 6     
Module blk_mem_gen_v8_4_1_blk_mem_gen_prim_width__parameterized164 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 6     
Module blk_mem_gen_v8_4_1_blk_mem_gen_prim_width__parameterized165 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 6     
Module blk_mem_gen_v8_4_1_blk_mem_gen_prim_width__parameterized166 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 6     
Module blk_mem_gen_v8_4_1_blk_mem_gen_prim_width__parameterized167 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 6     
Module blk_mem_gen_v8_4_1_blk_mem_gen_prim_width__parameterized168 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 6     
Module blk_mem_gen_v8_4_1_blk_mem_gen_prim_width__parameterized169 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 6     
Module blk_mem_gen_v8_4_1_blk_mem_gen_prim_width__parameterized170 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 6     
Module blk_mem_gen_v8_4_1_blk_mem_gen_prim_width__parameterized171 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 6     
Module blk_mem_gen_v8_4_1_blk_mem_gen_prim_width__parameterized172 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 6     
Module blk_mem_gen_v8_4_1_blk_mem_gen_prim_width__parameterized173 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 6     
Module blk_mem_gen_v8_4_1_blk_mem_gen_prim_width__parameterized174 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 6     
Module blk_mem_gen_v8_4_1_blk_mem_gen_prim_width__parameterized175 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 6     
Module blk_mem_gen_v8_4_1_blk_mem_gen_prim_width__parameterized176 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 6     
Module blk_mem_gen_v8_4_1_blk_mem_gen_prim_width__parameterized177 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 6     
Module blk_mem_gen_v8_4_1_blk_mem_gen_prim_width__parameterized178 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 6     
Module blk_mem_gen_v8_4_1_blk_mem_gen_prim_width__parameterized179 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 6     
Module blk_mem_gen_v8_4_1_blk_mem_gen_prim_width__parameterized180 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 6     
Module blk_mem_gen_v8_4_1_blk_mem_gen_prim_width__parameterized181 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 6     
Module blk_mem_gen_v8_4_1_blk_mem_gen_prim_width__parameterized182 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 6     
Module blk_mem_gen_v8_4_1_blk_mem_gen_prim_width__parameterized183 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 6     
Module blk_mem_gen_v8_4_1_blk_mem_gen_prim_width__parameterized184 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 6     
Module blk_mem_gen_v8_4_1_blk_mem_gen_prim_width__parameterized185 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 6     
Module blk_mem_gen_v8_4_1_blk_mem_gen_prim_width__parameterized186 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 6     
Module blk_mem_gen_v8_4_1_blk_mem_gen_prim_width__parameterized187 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 6     
Module blk_mem_gen_v8_4_1_blk_mem_gen_prim_width__parameterized188 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 6     
Module blk_mem_gen_v8_4_1_blk_mem_gen_prim_width__parameterized189 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 6     
Module blk_mem_gen_v8_4_1_blk_mem_gen_prim_width__parameterized190 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 6     
Module blk_mem_gen_v8_4_1_blk_mem_gen_prim_width__parameterized191 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 6     
Module blk_mem_gen_v8_4_1_blk_mem_gen_prim_width__parameterized192 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 6     
Module blk_mem_gen_v8_4_1_blk_mem_gen_prim_width__parameterized193 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 6     
Module blk_mem_gen_v8_4_1_blk_mem_gen_prim_width__parameterized194 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 6     
Module blk_mem_gen_v8_4_1_blk_mem_gen_prim_width__parameterized195 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 6     
Module blk_mem_gen_v8_4_1_blk_mem_gen_prim_width__parameterized196 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 6     
Module blk_mem_gen_v8_4_1_blk_mem_gen_prim_width__parameterized197 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 6     
Module blk_mem_gen_v8_4_1_blk_mem_gen_prim_width__parameterized198 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 6     
Module blk_mem_gen_v8_4_1_blk_mem_gen_prim_width__parameterized199 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 6     
Module blk_mem_gen_v8_4_1_blk_mem_gen_prim_width__parameterized200 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 6     
Module blk_mem_gen_v8_4_1_blk_mem_gen_prim_width__parameterized201 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 6     
Module blk_mem_gen_v8_4_1_blk_mem_gen_prim_width__parameterized202 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 6     
Module blk_mem_gen_v8_4_1_blk_mem_gen_prim_width__parameterized203 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 6     
Module blk_mem_gen_v8_4_1_blk_mem_gen_prim_width__parameterized204 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 6     
Module blk_mem_gen_v8_4_1_blk_mem_gen_prim_width__parameterized205 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 6     
Module blk_mem_gen_v8_4_1_blk_mem_gen_prim_width__parameterized206 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 6     
Module blk_mem_gen_v8_4_1_blk_mem_gen_prim_width__parameterized207 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 6     
Module blk_mem_gen_v8_4_1_blk_mem_gen_prim_width__parameterized208 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 6     
Module blk_mem_gen_v8_4_1_blk_mem_gen_prim_width__parameterized209 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 6     
Module blk_mem_gen_v8_4_1_blk_mem_gen_prim_width__parameterized210 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 6     
Module blk_mem_gen_v8_4_1_blk_mem_gen_prim_width__parameterized211 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 6     
Module blk_mem_gen_v8_4_1_blk_mem_gen_prim_width__parameterized212 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 6     
Module blk_mem_gen_v8_4_1_blk_mem_gen_prim_width__parameterized213 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 6     
Module blk_mem_gen_v8_4_1_blk_mem_gen_prim_width__parameterized214 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 6     
Module blk_mem_gen_v8_4_1_blk_mem_gen_prim_width__parameterized215 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 6     
Module blk_mem_gen_v8_4_1_blk_mem_gen_prim_width__parameterized216 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 6     
Module blk_mem_gen_v8_4_1_blk_mem_gen_prim_width__parameterized217 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 6     
Module blk_mem_gen_v8_4_1_blk_mem_gen_prim_width__parameterized218 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 6     
Module blk_mem_gen_v8_4_1_blk_mem_gen_prim_width__parameterized219 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 6     
Module blk_mem_gen_v8_4_1_blk_mem_gen_prim_width__parameterized220 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 6     
Module blk_mem_gen_v8_4_1_blk_mem_gen_prim_width__parameterized221 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 6     
Module blk_mem_gen_v8_4_1_blk_mem_gen_prim_width__parameterized222 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 6     
Module blk_mem_gen_v8_4_1_blk_mem_gen_prim_width__parameterized223 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 6     
Module blk_mem_gen_v8_4_1_blk_mem_gen_prim_width__parameterized224 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 6     
Module blk_mem_gen_v8_4_1_blk_mem_gen_prim_width__parameterized225 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 6     
Module blk_mem_gen_v8_4_1_blk_mem_gen_prim_width__parameterized226 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 6     
Module blk_mem_gen_v8_4_1_blk_mem_gen_prim_width__parameterized227 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 6     
Module blk_mem_gen_v8_4_1_blk_mem_gen_prim_width__parameterized228 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 6     
Module blk_mem_gen_v8_4_1_blk_mem_gen_prim_width__parameterized229 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 6     
Module blk_mem_gen_v8_4_1_blk_mem_gen_prim_width__parameterized230 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 6     
Module blk_mem_gen_v8_4_1_blk_mem_gen_prim_width__parameterized231 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 6     
Module blk_mem_gen_v8_4_1_blk_mem_gen_prim_width__parameterized232 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 6     
Module blk_mem_gen_v8_4_1_blk_mem_gen_prim_width__parameterized233 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 6     
Module blk_mem_gen_v8_4_1_blk_mem_gen_prim_width__parameterized234 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 6     
Module blk_mem_gen_v8_4_1_blk_mem_gen_prim_width__parameterized235 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 6     
Module blk_mem_gen_v8_4_1_blk_mem_gen_prim_width__parameterized236 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 6     
Module blk_mem_gen_v8_4_1_blk_mem_gen_prim_width__parameterized237 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 6     
Module blk_mem_gen_v8_4_1_blk_mem_gen_prim_width__parameterized238 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 6     
Module blk_mem_gen_v8_4_1_blk_mem_gen_prim_width__parameterized239 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 6     
Module blk_mem_gen_v8_4_1_blk_mem_gen_prim_width__parameterized240 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 6     
Module blk_mem_gen_v8_4_1_blk_mem_gen_prim_width__parameterized241 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 6     
Module blk_mem_gen_v8_4_1_blk_mem_gen_prim_width__parameterized242 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 6     
Module blk_mem_gen_v8_4_1_blk_mem_gen_prim_width__parameterized243 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 6     
Module blk_mem_gen_v8_4_1_blk_mem_gen_prim_width__parameterized244 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 6     
Module blk_mem_gen_v8_4_1_blk_mem_gen_prim_width__parameterized245 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 6     
Module blk_mem_gen_v8_4_1_blk_mem_gen_prim_width__parameterized246 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 6     
Module blk_mem_gen_v8_4_1_blk_mem_gen_prim_width__parameterized247 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 6     
Module blk_mem_gen_v8_4_1_blk_mem_gen_prim_width__parameterized248 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 6     
Module blk_mem_gen_v8_4_1_blk_mem_gen_prim_width__parameterized249 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 6     
Module blk_mem_gen_v8_4_1_blk_mem_gen_prim_width__parameterized250 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 6     
Module blk_mem_gen_v8_4_1_blk_mem_gen_prim_width__parameterized251 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 6     
Module blk_mem_gen_v8_4_1_blk_mem_gen_prim_width__parameterized252 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 6     
Module blk_mem_gen_v8_4_1_blk_mem_gen_prim_width__parameterized253 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 6     
Module blk_mem_gen_v8_4_1_blk_mem_gen_prim_width__parameterized254 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 6     
Module blk_mem_gen_v8_4_1_blk_mem_gen_mux 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module blk_mem_gen_v8_4_1_blk_mem_gen_mux__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module ddr4_phy_v2_2_0_pll 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module z920_nvdla_ps_ddr4_0_0_phy_ddr4 
Detailed RTL Component Info : 
+---Registers : 
	             1144 Bit    Registers := 1     
	              176 Bit    Registers := 2     
	              104 Bit    Registers := 1     
	               66 Bit    Registers := 1     
	               16 Bit    Registers := 1     
	               11 Bit    Registers := 7     
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	 189 Input      7 Bit        Muxes := 1     
	 189 Input      6 Bit        Muxes := 1     
Module ddr4_v2_2_4_mc_group__1 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      5 Bit       Adders := 16    
	   2 Input      5 Bit       Adders := 2     
	   3 Input      4 Bit       Adders := 32    
	   2 Input      3 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 4     
	   4 Input      2 Bit       Adders := 1     
	   3 Input      2 Bit       Adders := 1     
+---Registers : 
	               49 Bit    Registers := 10    
	               19 Bit    Registers := 16    
	               17 Bit    Registers := 1     
	               10 Bit    Registers := 1     
	                5 Bit    Registers := 27    
	                4 Bit    Registers := 33    
	                2 Bit    Registers := 10    
	                1 Bit    Registers := 78    
+---Muxes : 
	   3 Input     49 Bit        Muxes := 1     
	   2 Input     49 Bit        Muxes := 5     
	   4 Input     49 Bit        Muxes := 2     
	   2 Input     20 Bit        Muxes := 1     
	   4 Input     19 Bit        Muxes := 5     
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 35    
	   4 Input      5 Bit        Muxes := 8     
	   3 Input      5 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 35    
	   4 Input      4 Bit        Muxes := 5     
	   5 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	  14 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 9     
	   4 Input      1 Bit        Muxes := 5     
	   5 Input      1 Bit        Muxes := 22    
	   7 Input      1 Bit        Muxes := 6     
Module ddr4_v2_2_4_mc_group__2 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      5 Bit       Adders := 16    
	   2 Input      5 Bit       Adders := 2     
	   3 Input      4 Bit       Adders := 32    
	   2 Input      3 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 4     
	   4 Input      2 Bit       Adders := 1     
	   3 Input      2 Bit       Adders := 1     
+---Registers : 
	               49 Bit    Registers := 10    
	               19 Bit    Registers := 16    
	               17 Bit    Registers := 1     
	               10 Bit    Registers := 1     
	                5 Bit    Registers := 27    
	                4 Bit    Registers := 33    
	                2 Bit    Registers := 10    
	                1 Bit    Registers := 78    
+---Muxes : 
	   3 Input     49 Bit        Muxes := 1     
	   2 Input     49 Bit        Muxes := 5     
	   4 Input     49 Bit        Muxes := 2     
	   2 Input     20 Bit        Muxes := 1     
	   4 Input     19 Bit        Muxes := 5     
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 35    
	   4 Input      5 Bit        Muxes := 8     
	   3 Input      5 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 35    
	   4 Input      4 Bit        Muxes := 5     
	   5 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	  14 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 9     
	   4 Input      1 Bit        Muxes := 5     
	   5 Input      1 Bit        Muxes := 22    
	   7 Input      1 Bit        Muxes := 6     
Module ddr4_v2_2_4_mc_group__3 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      5 Bit       Adders := 16    
	   2 Input      5 Bit       Adders := 2     
	   3 Input      4 Bit       Adders := 32    
	   2 Input      3 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 4     
	   4 Input      2 Bit       Adders := 1     
	   3 Input      2 Bit       Adders := 1     
+---Registers : 
	               49 Bit    Registers := 10    
	               19 Bit    Registers := 16    
	               17 Bit    Registers := 1     
	               10 Bit    Registers := 1     
	                5 Bit    Registers := 27    
	                4 Bit    Registers := 33    
	                2 Bit    Registers := 10    
	                1 Bit    Registers := 78    
+---Muxes : 
	   3 Input     49 Bit        Muxes := 1     
	   2 Input     49 Bit        Muxes := 5     
	   4 Input     49 Bit        Muxes := 2     
	   2 Input     20 Bit        Muxes := 1     
	   4 Input     19 Bit        Muxes := 5     
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 35    
	   4 Input      5 Bit        Muxes := 8     
	   3 Input      5 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 35    
	   4 Input      4 Bit        Muxes := 5     
	   5 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	  14 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 9     
	   4 Input      1 Bit        Muxes := 5     
	   5 Input      1 Bit        Muxes := 22    
	   7 Input      1 Bit        Muxes := 6     
Module ddr4_v2_2_4_mc_group 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      5 Bit       Adders := 16    
	   2 Input      5 Bit       Adders := 2     
	   3 Input      4 Bit       Adders := 32    
	   2 Input      3 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 4     
	   4 Input      2 Bit       Adders := 1     
	   3 Input      2 Bit       Adders := 1     
+---Registers : 
	               49 Bit    Registers := 10    
	               19 Bit    Registers := 16    
	               17 Bit    Registers := 1     
	               10 Bit    Registers := 1     
	                5 Bit    Registers := 27    
	                4 Bit    Registers := 33    
	                2 Bit    Registers := 10    
	                1 Bit    Registers := 78    
+---Muxes : 
	   3 Input     49 Bit        Muxes := 1     
	   2 Input     49 Bit        Muxes := 5     
	   4 Input     49 Bit        Muxes := 2     
	   2 Input     20 Bit        Muxes := 1     
	   4 Input     19 Bit        Muxes := 5     
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 35    
	   4 Input      5 Bit        Muxes := 8     
	   3 Input      5 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 35    
	   4 Input      4 Bit        Muxes := 5     
	   5 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	  14 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 9     
	   4 Input      1 Bit        Muxes := 5     
	   5 Input      1 Bit        Muxes := 22    
	   7 Input      1 Bit        Muxes := 6     
Module ddr4_v2_2_4_cal_mc_odt 
Detailed RTL Component Info : 
+---Registers : 
	               24 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 1     
Module ddr4_v2_2_4_mc_ctl 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 44    
	   4 Input      8 Bit        Muxes := 8     
	   3 Input      8 Bit        Muxes := 2     
	   5 Input      8 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 49    
	   2 Input      1 Bit        Muxes := 4     
	   5 Input      1 Bit        Muxes := 2     
Module ddr4_v2_2_4_mc_ref 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     16 Bit       Adders := 1     
	   3 Input     15 Bit       Adders := 1     
	   2 Input     10 Bit       Adders := 1     
	   3 Input     10 Bit       Adders := 1     
	   2 Input      7 Bit       Adders := 2     
	   2 Input      5 Bit       Adders := 2     
	   2 Input      4 Bit       Adders := 1     
	   4 Input      4 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 4     
	   2 Input      1 Bit       Adders := 2     
+---Registers : 
	               16 Bit    Registers := 1     
	               15 Bit    Registers := 1     
	               10 Bit    Registers := 2     
	                8 Bit    Registers := 2     
	                5 Bit    Registers := 2     
	                4 Bit    Registers := 6     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 20    
+---Muxes : 
	   2 Input     15 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 5     
	   7 Input     10 Bit        Muxes := 1     
	   8 Input      8 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 8     
	   3 Input      7 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	  13 Input      4 Bit        Muxes := 2     
	   3 Input      4 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 1     
	   8 Input      3 Bit        Muxes := 1     
	  13 Input      3 Bit        Muxes := 1     
	   3 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 1     
	  13 Input      2 Bit        Muxes := 1     
	  13 Input      1 Bit        Muxes := 13    
	   2 Input      1 Bit        Muxes := 16    
	   4 Input      1 Bit        Muxes := 1     
Module ddr4_v2_2_4_mc_periodic 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 2     
	   3 Input      2 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 11    
+---Muxes : 
	   9 Input      4 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 5     
	   9 Input      1 Bit        Muxes := 10    
Module ddr4_v2_2_4_mc_arb_p 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   3 Input      4 Bit        Muxes := 1     
	   5 Input      2 Bit        Muxes := 3     
	   5 Input      1 Bit        Muxes := 6     
Module ddr4_v2_2_4_mc_arb_mux_p 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      7 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 193   
	   2 Input      2 Bit       Adders := 64    
+---Registers : 
	                4 Bit    Registers := 128   
	                2 Bit    Registers := 64    
	                1 Bit    Registers := 64    
+---Muxes : 
	   2 Input      4 Bit        Muxes := 468   
	   2 Input      3 Bit        Muxes := 148   
	   2 Input      1 Bit        Muxes := 400   
	   4 Input      1 Bit        Muxes := 84    
Module ddr4_v2_2_4_mc_arb_c 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 2     
	   3 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 3     
	                4 Bit    Registers := 33    
	                2 Bit    Registers := 4     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 11    
	   5 Input      2 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 32    
Module ddr4_v2_2_4_mc_wtr__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 4     
	   2 Input      7 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 4     
+---Registers : 
	                4 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 4     
Module ddr4_v2_2_4_mc_wtr__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 4     
	   2 Input      7 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 4     
+---Registers : 
	                4 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 4     
Module ddr4_v2_2_4_mc_wtr__3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 4     
	   2 Input      7 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 4     
+---Registers : 
	                4 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 4     
Module ddr4_v2_2_4_mc_wtr 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 4     
	   2 Input      7 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 4     
+---Registers : 
	                4 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 4     
Module ddr4_v2_2_4_mc_rd_wr 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 8     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	                9 Bit    Registers := 8     
	                4 Bit    Registers := 4     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   4 Input      2 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 5     
Module ddr4_v2_2_4_mc_arb_a 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   3 Input      4 Bit        Muxes := 1     
	   5 Input      2 Bit        Muxes := 3     
	   5 Input      1 Bit        Muxes := 6     
Module ddr4_v2_2_4_mc_act_rank__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 8     
+---Registers : 
	                5 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 8     
+---Muxes : 
	   2 Input      5 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 9     
Module ddr4_v2_2_4_mc_act_rank__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 8     
+---Registers : 
	                5 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 8     
+---Muxes : 
	   2 Input      5 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 9     
Module ddr4_v2_2_4_mc_act_rank__3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 8     
+---Registers : 
	                5 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 8     
+---Muxes : 
	   2 Input      5 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 9     
Module ddr4_v2_2_4_mc_act_rank 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 8     
+---Registers : 
	                5 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 8     
+---Muxes : 
	   2 Input      5 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 9     
Module ddr4_v2_2_4_mc_act_timer 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      4 Bit        Muxes := 8     
	   5 Input      4 Bit        Muxes := 1     
	   5 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 20    
Module ddr4_v2_2_4_mc 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 4     
Module ddr4_v2_2_4_cal_cplx_data 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 2     
+---Registers : 
	               64 Bit    Registers := 1     
	               16 Bit    Registers := 1     
	                8 Bit    Registers := 4     
+---ROMs : 
	                              ROMs := 1     
Module ddr4_v2_2_4_cal_cplx 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      7 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
	   3 Input      5 Bit       Adders := 2     
	   2 Input      5 Bit       Adders := 1     
	   4 Input      5 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 1     
+---XORs : 
	   2 Input    512 Bit         XORs := 1     
	   2 Input     64 Bit         XORs := 2     
+---Registers : 
	              512 Bit    Registers := 1     
	               64 Bit    Registers := 5     
	               32 Bit    Registers := 1     
	               17 Bit    Registers := 2     
	               14 Bit    Registers := 1     
	                8 Bit    Registers := 6     
	                7 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 5     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 14    
+---Muxes : 
	   2 Input     17 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 4     
	   4 Input      5 Bit        Muxes := 1     
	  25 Input      5 Bit        Muxes := 1     
	  16 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 8     
	  13 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 10    
	  16 Input      1 Bit        Muxes := 10    
	  13 Input      1 Bit        Muxes := 8     
Module ddr4_v2_2_4_cal_mc_odt__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	               24 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 1     
Module ddr4_v2_2_4_cal_addr_decode 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input     16 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 2     
+---XORs : 
	   2 Input     64 Bit         XORs := 1     
+---Registers : 
	              512 Bit    Registers := 5     
	              128 Bit    Registers := 4     
	              104 Bit    Registers := 1     
	               64 Bit    Registers := 19    
	               56 Bit    Registers := 1     
	               48 Bit    Registers := 8     
	               32 Bit    Registers := 20    
	               16 Bit    Registers := 3     
	                9 Bit    Registers := 5     
	                8 Bit    Registers := 37    
	                6 Bit    Registers := 8     
	                4 Bit    Registers := 11    
	                3 Bit    Registers := 7     
	                2 Bit    Registers := 7     
	                1 Bit    Registers := 95    
+---Muxes : 
	   2 Input    512 Bit        Muxes := 3     
	   2 Input    128 Bit        Muxes := 14    
	  49 Input    128 Bit        Muxes := 4     
	  49 Input     64 Bit        Muxes := 5     
	   2 Input     64 Bit        Muxes := 20    
	   3 Input     64 Bit        Muxes := 8     
	  49 Input     56 Bit        Muxes := 1     
	   2 Input     56 Bit        Muxes := 1     
	  49 Input     48 Bit        Muxes := 2     
	   2 Input     32 Bit        Muxes := 10    
	  32 Input     32 Bit        Muxes := 1     
	  49 Input     32 Bit        Muxes := 1     
	   2 Input     30 Bit        Muxes := 2     
	   2 Input     16 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 14    
	   2 Input      6 Bit        Muxes := 10    
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 42    
	  49 Input      1 Bit        Muxes := 45    
	   3 Input      1 Bit        Muxes := 1     
	  32 Input      1 Bit        Muxes := 1     
	   6 Input      1 Bit        Muxes := 5     
Module ddr4_v2_2_4_cal_config_rom 
Detailed RTL Component Info : 
+---Registers : 
	               11 Bit    Registers := 1     
+---Muxes : 
	  64 Input     11 Bit        Muxes := 1     
Module ddr4_v2_2_4_chipscope_xsdb_slave 
Detailed RTL Component Info : 
+---Registers : 
	              128 Bit    Registers := 1     
	               17 Bit    Registers := 1     
	               16 Bit    Registers := 4     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module ddr4_v2_2_4_cal_sync__1 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module ddr4_v2_2_4_cal_sync__2 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module ddr4_v2_2_4_cal_sync__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 16    
Module ddr4_v2_2_4_cal_sync__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 9     
Module ddr4_v2_2_4_cal_sync 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module ddr4_v2_2_4_cal_sync__parameterized2 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module ddr4_v2_2_4_cal_sync__parameterized3 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 9     
Module ddr4_v2_2_4_cal_xsdb_arbiter 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 3     
	                9 Bit    Registers := 4     
	                1 Bit    Registers := 19    
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 8     
Module ddr4_v2_2_4_bram_tdp 
Detailed RTL Component Info : 
+---Registers : 
	                9 Bit    Registers := 4     
+---RAMs : 
	              36K Bit         RAMs := 1     
Module ddr4_v2_2_4_cal 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	              144 Bit    Registers := 1     
	               48 Bit    Registers := 8     
	               18 Bit    Registers := 1     
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 6     
	                7 Bit    Registers := 1     
	                6 Bit    Registers := 2     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 7     
+---Muxes : 
	  16 Input    144 Bit        Muxes := 1     
	   2 Input    144 Bit        Muxes := 1     
	   2 Input    136 Bit        Muxes := 2     
	  16 Input    136 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 4     
	  16 Input     16 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 13    
	   5 Input      8 Bit        Muxes := 1     
	  16 Input      8 Bit        Muxes := 2     
	   2 Input      6 Bit        Muxes := 1     
	  16 Input      6 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 11    
	  16 Input      1 Bit        Muxes := 7     
	   3 Input      1 Bit        Muxes := 1     
Module ddr4_v2_2_4_cal_read 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 3     
+---Registers : 
	              104 Bit    Registers := 1     
	               32 Bit    Registers := 1     
	                7 Bit    Registers := 33    
	                5 Bit    Registers := 3     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 33    
Module ddr4_v2_2_4_cal_wr_bit__17 
Detailed RTL Component Info : 
+---Registers : 
	               24 Bit    Registers := 1     
	                2 Bit    Registers := 1     
+---Muxes : 
	   4 Input     24 Bit        Muxes := 1     
	   2 Input     24 Bit        Muxes := 1     
Module ddr4_v2_2_4_cal_wr_bit__16 
Detailed RTL Component Info : 
+---Registers : 
	               24 Bit    Registers := 1     
	                2 Bit    Registers := 1     
+---Muxes : 
	   4 Input     24 Bit        Muxes := 1     
	   2 Input     24 Bit        Muxes := 1     
Module ddr4_v2_2_4_cal_wr_bit__15 
Detailed RTL Component Info : 
+---Registers : 
	               24 Bit    Registers := 1     
	                2 Bit    Registers := 1     
+---Muxes : 
	   4 Input     24 Bit        Muxes := 1     
	   2 Input     24 Bit        Muxes := 1     
Module ddr4_v2_2_4_cal_wr_bit__14 
Detailed RTL Component Info : 
+---Registers : 
	               24 Bit    Registers := 1     
	                2 Bit    Registers := 1     
+---Muxes : 
	   4 Input     24 Bit        Muxes := 1     
	   2 Input     24 Bit        Muxes := 1     
Module ddr4_v2_2_4_cal_wr_bit__13 
Detailed RTL Component Info : 
+---Registers : 
	               24 Bit    Registers := 1     
	                2 Bit    Registers := 1     
+---Muxes : 
	   4 Input     24 Bit        Muxes := 1     
	   2 Input     24 Bit        Muxes := 1     
Module ddr4_v2_2_4_cal_wr_bit__12 
Detailed RTL Component Info : 
+---Registers : 
	               24 Bit    Registers := 1     
	                2 Bit    Registers := 1     
+---Muxes : 
	   4 Input     24 Bit        Muxes := 1     
	   2 Input     24 Bit        Muxes := 1     
Module ddr4_v2_2_4_cal_wr_bit__11 
Detailed RTL Component Info : 
+---Registers : 
	               24 Bit    Registers := 1     
	                2 Bit    Registers := 1     
+---Muxes : 
	   4 Input     24 Bit        Muxes := 1     
	   2 Input     24 Bit        Muxes := 1     
Module ddr4_v2_2_4_cal_wr_bit__10 
Detailed RTL Component Info : 
+---Registers : 
	               24 Bit    Registers := 1     
	                2 Bit    Registers := 1     
+---Muxes : 
	   4 Input     24 Bit        Muxes := 1     
	   2 Input     24 Bit        Muxes := 1     
Module ddr4_v2_2_4_cal_wr_bit__9 
Detailed RTL Component Info : 
+---Registers : 
	               24 Bit    Registers := 1     
	                2 Bit    Registers := 1     
+---Muxes : 
	   4 Input     24 Bit        Muxes := 1     
	   2 Input     24 Bit        Muxes := 1     
Module ddr4_v2_2_4_cal_wr_bit__26 
Detailed RTL Component Info : 
+---Registers : 
	               24 Bit    Registers := 1     
	                2 Bit    Registers := 1     
+---Muxes : 
	   4 Input     24 Bit        Muxes := 1     
	   2 Input     24 Bit        Muxes := 1     
Module ddr4_v2_2_4_cal_wr_bit__25 
Detailed RTL Component Info : 
+---Registers : 
	               24 Bit    Registers := 1     
	                2 Bit    Registers := 1     
+---Muxes : 
	   4 Input     24 Bit        Muxes := 1     
	   2 Input     24 Bit        Muxes := 1     
Module ddr4_v2_2_4_cal_wr_bit__24 
Detailed RTL Component Info : 
+---Registers : 
	               24 Bit    Registers := 1     
	                2 Bit    Registers := 1     
+---Muxes : 
	   4 Input     24 Bit        Muxes := 1     
	   2 Input     24 Bit        Muxes := 1     
Module ddr4_v2_2_4_cal_wr_bit__23 
Detailed RTL Component Info : 
+---Registers : 
	               24 Bit    Registers := 1     
	                2 Bit    Registers := 1     
+---Muxes : 
	   4 Input     24 Bit        Muxes := 1     
	   2 Input     24 Bit        Muxes := 1     
Module ddr4_v2_2_4_cal_wr_bit__22 
Detailed RTL Component Info : 
+---Registers : 
	               24 Bit    Registers := 1     
	                2 Bit    Registers := 1     
+---Muxes : 
	   4 Input     24 Bit        Muxes := 1     
	   2 Input     24 Bit        Muxes := 1     
Module ddr4_v2_2_4_cal_wr_bit__21 
Detailed RTL Component Info : 
+---Registers : 
	               24 Bit    Registers := 1     
	                2 Bit    Registers := 1     
+---Muxes : 
	   4 Input     24 Bit        Muxes := 1     
	   2 Input     24 Bit        Muxes := 1     
Module ddr4_v2_2_4_cal_wr_bit__20 
Detailed RTL Component Info : 
+---Registers : 
	               24 Bit    Registers := 1     
	                2 Bit    Registers := 1     
+---Muxes : 
	   4 Input     24 Bit        Muxes := 1     
	   2 Input     24 Bit        Muxes := 1     
Module ddr4_v2_2_4_cal_wr_bit__19 
Detailed RTL Component Info : 
+---Registers : 
	               24 Bit    Registers := 1     
	                2 Bit    Registers := 1     
+---Muxes : 
	   4 Input     24 Bit        Muxes := 1     
	   2 Input     24 Bit        Muxes := 1     
Module ddr4_v2_2_4_cal_wr_bit__18 
Detailed RTL Component Info : 
+---Registers : 
	               24 Bit    Registers := 1     
	                2 Bit    Registers := 1     
+---Muxes : 
	   4 Input     24 Bit        Muxes := 1     
	   2 Input     24 Bit        Muxes := 1     
Module ddr4_v2_2_4_cal_wr_bit__35 
Detailed RTL Component Info : 
+---Registers : 
	               24 Bit    Registers := 1     
	                2 Bit    Registers := 1     
+---Muxes : 
	   4 Input     24 Bit        Muxes := 1     
	   2 Input     24 Bit        Muxes := 1     
Module ddr4_v2_2_4_cal_wr_bit__34 
Detailed RTL Component Info : 
+---Registers : 
	               24 Bit    Registers := 1     
	                2 Bit    Registers := 1     
+---Muxes : 
	   4 Input     24 Bit        Muxes := 1     
	   2 Input     24 Bit        Muxes := 1     
Module ddr4_v2_2_4_cal_wr_bit__33 
Detailed RTL Component Info : 
+---Registers : 
	               24 Bit    Registers := 1     
	                2 Bit    Registers := 1     
+---Muxes : 
	   4 Input     24 Bit        Muxes := 1     
	   2 Input     24 Bit        Muxes := 1     
Module ddr4_v2_2_4_cal_wr_bit__32 
Detailed RTL Component Info : 
+---Registers : 
	               24 Bit    Registers := 1     
	                2 Bit    Registers := 1     
+---Muxes : 
	   4 Input     24 Bit        Muxes := 1     
	   2 Input     24 Bit        Muxes := 1     
Module ddr4_v2_2_4_cal_wr_bit__31 
Detailed RTL Component Info : 
+---Registers : 
	               24 Bit    Registers := 1     
	                2 Bit    Registers := 1     
+---Muxes : 
	   4 Input     24 Bit        Muxes := 1     
	   2 Input     24 Bit        Muxes := 1     
Module ddr4_v2_2_4_cal_wr_bit__30 
Detailed RTL Component Info : 
+---Registers : 
	               24 Bit    Registers := 1     
	                2 Bit    Registers := 1     
+---Muxes : 
	   4 Input     24 Bit        Muxes := 1     
	   2 Input     24 Bit        Muxes := 1     
Module ddr4_v2_2_4_cal_wr_bit__29 
Detailed RTL Component Info : 
+---Registers : 
	               24 Bit    Registers := 1     
	                2 Bit    Registers := 1     
+---Muxes : 
	   4 Input     24 Bit        Muxes := 1     
	   2 Input     24 Bit        Muxes := 1     
Module ddr4_v2_2_4_cal_wr_bit__28 
Detailed RTL Component Info : 
+---Registers : 
	               24 Bit    Registers := 1     
	                2 Bit    Registers := 1     
+---Muxes : 
	   4 Input     24 Bit        Muxes := 1     
	   2 Input     24 Bit        Muxes := 1     
Module ddr4_v2_2_4_cal_wr_bit__27 
Detailed RTL Component Info : 
+---Registers : 
	               24 Bit    Registers := 1     
	                2 Bit    Registers := 1     
+---Muxes : 
	   4 Input     24 Bit        Muxes := 1     
	   2 Input     24 Bit        Muxes := 1     
Module ddr4_v2_2_4_cal_wr_bit__44 
Detailed RTL Component Info : 
+---Registers : 
	               24 Bit    Registers := 1     
	                2 Bit    Registers := 1     
+---Muxes : 
	   4 Input     24 Bit        Muxes := 1     
	   2 Input     24 Bit        Muxes := 1     
Module ddr4_v2_2_4_cal_wr_bit__43 
Detailed RTL Component Info : 
+---Registers : 
	               24 Bit    Registers := 1     
	                2 Bit    Registers := 1     
+---Muxes : 
	   4 Input     24 Bit        Muxes := 1     
	   2 Input     24 Bit        Muxes := 1     
Module ddr4_v2_2_4_cal_wr_bit__42 
Detailed RTL Component Info : 
+---Registers : 
	               24 Bit    Registers := 1     
	                2 Bit    Registers := 1     
+---Muxes : 
	   4 Input     24 Bit        Muxes := 1     
	   2 Input     24 Bit        Muxes := 1     
Module ddr4_v2_2_4_cal_wr_bit__41 
Detailed RTL Component Info : 
+---Registers : 
	               24 Bit    Registers := 1     
	                2 Bit    Registers := 1     
+---Muxes : 
	   4 Input     24 Bit        Muxes := 1     
	   2 Input     24 Bit        Muxes := 1     
Module ddr4_v2_2_4_cal_wr_bit__40 
Detailed RTL Component Info : 
+---Registers : 
	               24 Bit    Registers := 1     
	                2 Bit    Registers := 1     
+---Muxes : 
	   4 Input     24 Bit        Muxes := 1     
	   2 Input     24 Bit        Muxes := 1     
Module ddr4_v2_2_4_cal_wr_bit__39 
Detailed RTL Component Info : 
+---Registers : 
	               24 Bit    Registers := 1     
	                2 Bit    Registers := 1     
+---Muxes : 
	   4 Input     24 Bit        Muxes := 1     
	   2 Input     24 Bit        Muxes := 1     
Module ddr4_v2_2_4_cal_wr_bit__38 
Detailed RTL Component Info : 
+---Registers : 
	               24 Bit    Registers := 1     
	                2 Bit    Registers := 1     
+---Muxes : 
	   4 Input     24 Bit        Muxes := 1     
	   2 Input     24 Bit        Muxes := 1     
Module ddr4_v2_2_4_cal_wr_bit__37 
Detailed RTL Component Info : 
+---Registers : 
	               24 Bit    Registers := 1     
	                2 Bit    Registers := 1     
+---Muxes : 
	   4 Input     24 Bit        Muxes := 1     
	   2 Input     24 Bit        Muxes := 1     
Module ddr4_v2_2_4_cal_wr_bit__36 
Detailed RTL Component Info : 
+---Registers : 
	               24 Bit    Registers := 1     
	                2 Bit    Registers := 1     
+---Muxes : 
	   4 Input     24 Bit        Muxes := 1     
	   2 Input     24 Bit        Muxes := 1     
Module ddr4_v2_2_4_cal_wr_bit__53 
Detailed RTL Component Info : 
+---Registers : 
	               24 Bit    Registers := 1     
	                2 Bit    Registers := 1     
+---Muxes : 
	   4 Input     24 Bit        Muxes := 1     
	   2 Input     24 Bit        Muxes := 1     
Module ddr4_v2_2_4_cal_wr_bit__52 
Detailed RTL Component Info : 
+---Registers : 
	               24 Bit    Registers := 1     
	                2 Bit    Registers := 1     
+---Muxes : 
	   4 Input     24 Bit        Muxes := 1     
	   2 Input     24 Bit        Muxes := 1     
Module ddr4_v2_2_4_cal_wr_bit__51 
Detailed RTL Component Info : 
+---Registers : 
	               24 Bit    Registers := 1     
	                2 Bit    Registers := 1     
+---Muxes : 
	   4 Input     24 Bit        Muxes := 1     
	   2 Input     24 Bit        Muxes := 1     
Module ddr4_v2_2_4_cal_wr_bit__50 
Detailed RTL Component Info : 
+---Registers : 
	               24 Bit    Registers := 1     
	                2 Bit    Registers := 1     
+---Muxes : 
	   4 Input     24 Bit        Muxes := 1     
	   2 Input     24 Bit        Muxes := 1     
Module ddr4_v2_2_4_cal_wr_bit__49 
Detailed RTL Component Info : 
+---Registers : 
	               24 Bit    Registers := 1     
	                2 Bit    Registers := 1     
+---Muxes : 
	   4 Input     24 Bit        Muxes := 1     
	   2 Input     24 Bit        Muxes := 1     
Module ddr4_v2_2_4_cal_wr_bit__48 
Detailed RTL Component Info : 
+---Registers : 
	               24 Bit    Registers := 1     
	                2 Bit    Registers := 1     
+---Muxes : 
	   4 Input     24 Bit        Muxes := 1     
	   2 Input     24 Bit        Muxes := 1     
Module ddr4_v2_2_4_cal_wr_bit__47 
Detailed RTL Component Info : 
+---Registers : 
	               24 Bit    Registers := 1     
	                2 Bit    Registers := 1     
+---Muxes : 
	   4 Input     24 Bit        Muxes := 1     
	   2 Input     24 Bit        Muxes := 1     
Module ddr4_v2_2_4_cal_wr_bit__46 
Detailed RTL Component Info : 
+---Registers : 
	               24 Bit    Registers := 1     
	                2 Bit    Registers := 1     
+---Muxes : 
	   4 Input     24 Bit        Muxes := 1     
	   2 Input     24 Bit        Muxes := 1     
Module ddr4_v2_2_4_cal_wr_bit__45 
Detailed RTL Component Info : 
+---Registers : 
	               24 Bit    Registers := 1     
	                2 Bit    Registers := 1     
+---Muxes : 
	   4 Input     24 Bit        Muxes := 1     
	   2 Input     24 Bit        Muxes := 1     
Module ddr4_v2_2_4_cal_wr_bit__62 
Detailed RTL Component Info : 
+---Registers : 
	               24 Bit    Registers := 1     
	                2 Bit    Registers := 1     
+---Muxes : 
	   4 Input     24 Bit        Muxes := 1     
	   2 Input     24 Bit        Muxes := 1     
Module ddr4_v2_2_4_cal_wr_bit__61 
Detailed RTL Component Info : 
+---Registers : 
	               24 Bit    Registers := 1     
	                2 Bit    Registers := 1     
+---Muxes : 
	   4 Input     24 Bit        Muxes := 1     
	   2 Input     24 Bit        Muxes := 1     
Module ddr4_v2_2_4_cal_wr_bit__60 
Detailed RTL Component Info : 
+---Registers : 
	               24 Bit    Registers := 1     
	                2 Bit    Registers := 1     
+---Muxes : 
	   4 Input     24 Bit        Muxes := 1     
	   2 Input     24 Bit        Muxes := 1     
Module ddr4_v2_2_4_cal_wr_bit__59 
Detailed RTL Component Info : 
+---Registers : 
	               24 Bit    Registers := 1     
	                2 Bit    Registers := 1     
+---Muxes : 
	   4 Input     24 Bit        Muxes := 1     
	   2 Input     24 Bit        Muxes := 1     
Module ddr4_v2_2_4_cal_wr_bit__58 
Detailed RTL Component Info : 
+---Registers : 
	               24 Bit    Registers := 1     
	                2 Bit    Registers := 1     
+---Muxes : 
	   4 Input     24 Bit        Muxes := 1     
	   2 Input     24 Bit        Muxes := 1     
Module ddr4_v2_2_4_cal_wr_bit__57 
Detailed RTL Component Info : 
+---Registers : 
	               24 Bit    Registers := 1     
	                2 Bit    Registers := 1     
+---Muxes : 
	   4 Input     24 Bit        Muxes := 1     
	   2 Input     24 Bit        Muxes := 1     
Module ddr4_v2_2_4_cal_wr_bit__56 
Detailed RTL Component Info : 
+---Registers : 
	               24 Bit    Registers := 1     
	                2 Bit    Registers := 1     
+---Muxes : 
	   4 Input     24 Bit        Muxes := 1     
	   2 Input     24 Bit        Muxes := 1     
Module ddr4_v2_2_4_cal_wr_bit__55 
Detailed RTL Component Info : 
+---Registers : 
	               24 Bit    Registers := 1     
	                2 Bit    Registers := 1     
+---Muxes : 
	   4 Input     24 Bit        Muxes := 1     
	   2 Input     24 Bit        Muxes := 1     
Module ddr4_v2_2_4_cal_wr_bit__54 
Detailed RTL Component Info : 
+---Registers : 
	               24 Bit    Registers := 1     
	                2 Bit    Registers := 1     
+---Muxes : 
	   4 Input     24 Bit        Muxes := 1     
	   2 Input     24 Bit        Muxes := 1     
Module ddr4_v2_2_4_cal_wr_bit__71 
Detailed RTL Component Info : 
+---Registers : 
	               24 Bit    Registers := 1     
	                2 Bit    Registers := 1     
+---Muxes : 
	   4 Input     24 Bit        Muxes := 1     
	   2 Input     24 Bit        Muxes := 1     
Module ddr4_v2_2_4_cal_wr_bit__70 
Detailed RTL Component Info : 
+---Registers : 
	               24 Bit    Registers := 1     
	                2 Bit    Registers := 1     
+---Muxes : 
	   4 Input     24 Bit        Muxes := 1     
	   2 Input     24 Bit        Muxes := 1     
Module ddr4_v2_2_4_cal_wr_bit__69 
Detailed RTL Component Info : 
+---Registers : 
	               24 Bit    Registers := 1     
	                2 Bit    Registers := 1     
+---Muxes : 
	   4 Input     24 Bit        Muxes := 1     
	   2 Input     24 Bit        Muxes := 1     
Module ddr4_v2_2_4_cal_wr_bit__68 
Detailed RTL Component Info : 
+---Registers : 
	               24 Bit    Registers := 1     
	                2 Bit    Registers := 1     
+---Muxes : 
	   4 Input     24 Bit        Muxes := 1     
	   2 Input     24 Bit        Muxes := 1     
Module ddr4_v2_2_4_cal_wr_bit__67 
Detailed RTL Component Info : 
+---Registers : 
	               24 Bit    Registers := 1     
	                2 Bit    Registers := 1     
+---Muxes : 
	   4 Input     24 Bit        Muxes := 1     
	   2 Input     24 Bit        Muxes := 1     
Module ddr4_v2_2_4_cal_wr_bit__66 
Detailed RTL Component Info : 
+---Registers : 
	               24 Bit    Registers := 1     
	                2 Bit    Registers := 1     
+---Muxes : 
	   4 Input     24 Bit        Muxes := 1     
	   2 Input     24 Bit        Muxes := 1     
Module ddr4_v2_2_4_cal_wr_bit__65 
Detailed RTL Component Info : 
+---Registers : 
	               24 Bit    Registers := 1     
	                2 Bit    Registers := 1     
+---Muxes : 
	   4 Input     24 Bit        Muxes := 1     
	   2 Input     24 Bit        Muxes := 1     
Module ddr4_v2_2_4_cal_wr_bit__64 
Detailed RTL Component Info : 
+---Registers : 
	               24 Bit    Registers := 1     
	                2 Bit    Registers := 1     
+---Muxes : 
	   4 Input     24 Bit        Muxes := 1     
	   2 Input     24 Bit        Muxes := 1     
Module ddr4_v2_2_4_cal_wr_bit__63 
Detailed RTL Component Info : 
+---Registers : 
	               24 Bit    Registers := 1     
	                2 Bit    Registers := 1     
+---Muxes : 
	   4 Input     24 Bit        Muxes := 1     
	   2 Input     24 Bit        Muxes := 1     
Module ddr4_v2_2_4_cal_wr_bit__1 
Detailed RTL Component Info : 
+---Registers : 
	               24 Bit    Registers := 1     
	                2 Bit    Registers := 1     
+---Muxes : 
	   4 Input     24 Bit        Muxes := 1     
	   2 Input     24 Bit        Muxes := 1     
Module ddr4_v2_2_4_cal_wr_bit__2 
Detailed RTL Component Info : 
+---Registers : 
	               24 Bit    Registers := 1     
	                2 Bit    Registers := 1     
+---Muxes : 
	   4 Input     24 Bit        Muxes := 1     
	   2 Input     24 Bit        Muxes := 1     
Module ddr4_v2_2_4_cal_wr_bit__3 
Detailed RTL Component Info : 
+---Registers : 
	               24 Bit    Registers := 1     
	                2 Bit    Registers := 1     
+---Muxes : 
	   4 Input     24 Bit        Muxes := 1     
	   2 Input     24 Bit        Muxes := 1     
Module ddr4_v2_2_4_cal_wr_bit__4 
Detailed RTL Component Info : 
+---Registers : 
	               24 Bit    Registers := 1     
	                2 Bit    Registers := 1     
+---Muxes : 
	   4 Input     24 Bit        Muxes := 1     
	   2 Input     24 Bit        Muxes := 1     
Module ddr4_v2_2_4_cal_wr_bit__5 
Detailed RTL Component Info : 
+---Registers : 
	               24 Bit    Registers := 1     
	                2 Bit    Registers := 1     
+---Muxes : 
	   4 Input     24 Bit        Muxes := 1     
	   2 Input     24 Bit        Muxes := 1     
Module ddr4_v2_2_4_cal_wr_bit__6 
Detailed RTL Component Info : 
+---Registers : 
	               24 Bit    Registers := 1     
	                2 Bit    Registers := 1     
+---Muxes : 
	   4 Input     24 Bit        Muxes := 1     
	   2 Input     24 Bit        Muxes := 1     
Module ddr4_v2_2_4_cal_wr_bit__7 
Detailed RTL Component Info : 
+---Registers : 
	               24 Bit    Registers := 1     
	                2 Bit    Registers := 1     
+---Muxes : 
	   4 Input     24 Bit        Muxes := 1     
	   2 Input     24 Bit        Muxes := 1     
Module ddr4_v2_2_4_cal_wr_bit__8 
Detailed RTL Component Info : 
+---Registers : 
	               24 Bit    Registers := 1     
	                2 Bit    Registers := 1     
+---Muxes : 
	   4 Input     24 Bit        Muxes := 1     
	   2 Input     24 Bit        Muxes := 1     
Module ddr4_v2_2_4_cal_wr_bit 
Detailed RTL Component Info : 
+---Registers : 
	               24 Bit    Registers := 1     
	                2 Bit    Registers := 1     
+---Muxes : 
	   4 Input     24 Bit        Muxes := 1     
	   2 Input     24 Bit        Muxes := 1     
Module ddr4_v2_2_4_cal_write 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 14    
	                8 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 69    
	   2 Input      8 Bit        Muxes := 4     
	   4 Input      8 Bit        Muxes := 2     
Module ddr4_v2_2_4_cal_rd_en__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 4     
+---Registers : 
	               22 Bit    Registers := 1     
	               19 Bit    Registers := 8     
+---Muxes : 
	   2 Input     22 Bit        Muxes := 2     
Module ddr4_v2_2_4_cal_rd_en__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 4     
+---Registers : 
	               22 Bit    Registers := 1     
	               19 Bit    Registers := 8     
+---Muxes : 
	   2 Input     22 Bit        Muxes := 2     
Module ddr4_v2_2_4_cal_rd_en__3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 4     
+---Registers : 
	               22 Bit    Registers := 1     
	               19 Bit    Registers := 8     
+---Muxes : 
	   2 Input     22 Bit        Muxes := 2     
Module ddr4_v2_2_4_cal_rd_en__4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 4     
+---Registers : 
	               22 Bit    Registers := 1     
	               19 Bit    Registers := 8     
+---Muxes : 
	   2 Input     22 Bit        Muxes := 2     
Module ddr4_v2_2_4_cal_rd_en__5 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 4     
+---Registers : 
	               22 Bit    Registers := 1     
	               19 Bit    Registers := 8     
+---Muxes : 
	   2 Input     22 Bit        Muxes := 2     
Module ddr4_v2_2_4_cal_rd_en__6 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 4     
+---Registers : 
	               22 Bit    Registers := 1     
	               19 Bit    Registers := 8     
+---Muxes : 
	   2 Input     22 Bit        Muxes := 2     
Module ddr4_v2_2_4_cal_rd_en__7 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 4     
+---Registers : 
	               22 Bit    Registers := 1     
	               19 Bit    Registers := 8     
+---Muxes : 
	   2 Input     22 Bit        Muxes := 2     
Module ddr4_v2_2_4_cal_rd_en__8 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 4     
+---Registers : 
	               22 Bit    Registers := 1     
	               19 Bit    Registers := 8     
+---Muxes : 
	   2 Input     22 Bit        Muxes := 2     
Module ddr4_v2_2_4_cal_rd_en__9 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 4     
+---Registers : 
	               22 Bit    Registers := 1     
	               19 Bit    Registers := 8     
+---Muxes : 
	   2 Input     22 Bit        Muxes := 2     
Module ddr4_v2_2_4_cal_rd_en__10 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 4     
+---Registers : 
	               22 Bit    Registers := 1     
	               19 Bit    Registers := 8     
+---Muxes : 
	   2 Input     22 Bit        Muxes := 2     
Module ddr4_v2_2_4_cal_rd_en__11 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 4     
+---Registers : 
	               22 Bit    Registers := 1     
	               19 Bit    Registers := 8     
+---Muxes : 
	   2 Input     22 Bit        Muxes := 2     
Module ddr4_v2_2_4_cal_rd_en__12 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 4     
+---Registers : 
	               22 Bit    Registers := 1     
	               19 Bit    Registers := 8     
+---Muxes : 
	   2 Input     22 Bit        Muxes := 2     
Module ddr4_v2_2_4_cal_rd_en__13 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 4     
+---Registers : 
	               22 Bit    Registers := 1     
	               19 Bit    Registers := 8     
+---Muxes : 
	   2 Input     22 Bit        Muxes := 2     
Module ddr4_v2_2_4_cal_rd_en__14 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 4     
+---Registers : 
	               22 Bit    Registers := 1     
	               19 Bit    Registers := 8     
+---Muxes : 
	   2 Input     22 Bit        Muxes := 2     
Module ddr4_v2_2_4_cal_rd_en__15 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 4     
+---Registers : 
	               22 Bit    Registers := 1     
	               19 Bit    Registers := 8     
+---Muxes : 
	   2 Input     22 Bit        Muxes := 2     
Module ddr4_v2_2_4_cal_rd_en 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 4     
+---Registers : 
	               22 Bit    Registers := 1     
	               19 Bit    Registers := 8     
+---Muxes : 
	   2 Input     22 Bit        Muxes := 2     
Module ddr4_v2_2_4_cal_pi 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ddr4_v2_2_4_cal_top 
Detailed RTL Component Info : 
+---XORs : 
	   4 Input      1 Bit         XORs := 16    
	   2 Input      1 Bit         XORs := 1     
+---XORs : 
	               17 Bit    Wide XORs := 16    
	                2 Bit    Wide XORs := 32    
+---Registers : 
	              512 Bit    Registers := 3     
	              136 Bit    Registers := 1     
	              104 Bit    Registers := 2     
	               64 Bit    Registers := 1     
	               17 Bit    Registers := 1     
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 11    
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 17    
+---Muxes : 
	   2 Input    512 Bit        Muxes := 1     
	   2 Input    136 Bit        Muxes := 1     
	   2 Input     64 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 10    
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 3     
Module ddr4_v2_2_4_ui_cmd 
Detailed RTL Component Info : 
+---Registers : 
	               29 Bit    Registers := 2     
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 9     
+---Muxes : 
	   2 Input     29 Bit        Muxes := 5     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 5     
Module ddr4_v2_2_4_ui_wr_data 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 3     
+---Registers : 
	              576 Bit    Registers := 1     
	              512 Bit    Registers := 1     
	               64 Bit    Registers := 1     
	               16 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 4     
	                1 Bit    Registers := 13    
+---Muxes : 
	   2 Input    512 Bit        Muxes := 2     
	   2 Input     64 Bit        Muxes := 2     
	   3 Input     16 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   3 Input      5 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 5     
	   3 Input      2 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 1     
Module ddr4_v2_2_4_ui_rd_data 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module ddr4_v2_2_4_ui 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module lmb_bram_if_cntlr 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module lmb_bram_if_cntlr__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module intr_ctrl 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module iomodule 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 4     
	                6 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 9     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module blk_mem_gen_v8_4_1_bindec__parameterized0__3 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module blk_mem_gen_v8_4_1_bindec__parameterized0 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module blk_mem_gen_v8_4_1_blk_mem_gen_prim_width__parameterized255 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_v8_4_1_blk_mem_gen_prim_width__parameterized256 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_v8_4_1_blk_mem_gen_prim_width__parameterized257 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_v8_4_1_blk_mem_gen_prim_width__parameterized258 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_v8_4_1_blk_mem_gen_prim_width__parameterized259 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_v8_4_1_blk_mem_gen_prim_width__parameterized260 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_v8_4_1_blk_mem_gen_prim_width__parameterized261 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_v8_4_1_blk_mem_gen_prim_width__parameterized262 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_v8_4_1_blk_mem_gen_prim_width__parameterized263 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_v8_4_1_blk_mem_gen_prim_width__parameterized264 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_v8_4_1_blk_mem_gen_prim_width__parameterized265 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_v8_4_1_blk_mem_gen_prim_width__parameterized266 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_v8_4_1_blk_mem_gen_prim_width__parameterized267 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_v8_4_1_blk_mem_gen_prim_width__parameterized268 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_v8_4_1_blk_mem_gen_prim_width__parameterized269 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_v8_4_1_blk_mem_gen_prim_width__parameterized270 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_v8_4_1_blk_mem_gen_mux__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module blk_mem_gen_v8_4_1_blk_mem_gen_mux__parameterized2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module microblaze_v10_0_6_mb_sync_bit__1 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module microblaze_v10_0_6_mb_sync_bit__2 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module microblaze_v10_0_6_mb_sync_bit 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module PC_Module_gti 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module PreFetch_Buffer_gti 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
Module jump_logic 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 9     
+---Muxes : 
	   8 Input      1 Bit        Muxes := 1     
	   7 Input      1 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 2     
Module Decode_gti 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 4     
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 4     
	                4 Bit    Registers := 2     
	                3 Bit    Registers := 3     
	                2 Bit    Registers := 4     
	                1 Bit    Registers := 140   
+---Muxes : 
	   2 Input      5 Bit        Muxes := 1     
	   4 Input      5 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 5     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 54    
	   4 Input      1 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 4     
	   7 Input      1 Bit        Muxes := 1     
Module Operand_Select_gti 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 4     
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 6     
	   4 Input     32 Bit        Muxes := 3     
Module ALU_Bit__parameterized2 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module microblaze_v10_0_6_MB_MUXF7__parameterized0__1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module microblaze_v10_0_6_MB_MUXF7__parameterized0__2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module microblaze_v10_0_6_MB_MUXF7__parameterized0__3 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module microblaze_v10_0_6_MB_MUXF7__parameterized0__4 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module microblaze_v10_0_6_MB_MUXF7__parameterized0__5 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module microblaze_v10_0_6_MB_MUXF7__parameterized0 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module count_leading_zeros 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      6 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 20    
Module Shift_Logic_Module_gti 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     26 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 4     
	   2 Input      3 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 5     
Module mul_unit 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module Barrel_Shifter_gti 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      5 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 4     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   4 Input     32 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 31    
Module Byte_Doublet_Handle_gti 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      2 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 1     
	   3 Input      1 Bit         XORs := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 5     
	   7 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 3     
Module Data_Flow_Logic 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                4 Bit    Registers := 2     
	                1 Bit    Registers := 2     
Module msr_reg_gti 
Detailed RTL Component Info : 
+---Registers : 
	               15 Bit    Registers := 1     
+---Muxes : 
	   2 Input     15 Bit        Muxes := 9     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 8     
Module exception_registers_gti 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 8     
	               13 Bit    Registers := 2     
+---Muxes : 
	   2 Input     13 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module Div_unit_gti 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     33 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 32    
+---Registers : 
	               33 Bit    Registers := 2     
	               32 Bit    Registers := 2     
	                1 Bit    Registers := 12    
+---Muxes : 
	   3 Input     33 Bit        Muxes := 1     
	   2 Input     33 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 46    
Module Data_Flow_gti 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
Module MicroBlaze_GTi 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 4     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 3     
Module MicroBlaze_Core 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module MicroBlaze 
Detailed RTL Component Info : 
+---Registers : 
	             4096 Bit    Registers := 1     
Module lpf__2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module upcnt_n__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	                6 Bit    Registers := 1     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sequence_psr__2 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 3     
	                1 Bit    Registers := 5     
Module lmb_bram_if_cntlr__parameterized3 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module lmb_bram_if_cntlr__parameterized5 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module blk_mem_gen_v8_4_1_bindec__parameterized0__1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module blk_mem_gen_v8_4_1_bindec__parameterized0__2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module blk_mem_gen_v8_4_1_blk_mem_gen_prim_width__parameterized271 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_v8_4_1_blk_mem_gen_prim_width__parameterized272 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_v8_4_1_blk_mem_gen_prim_width__parameterized273 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_v8_4_1_blk_mem_gen_prim_width__parameterized274 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_v8_4_1_blk_mem_gen_prim_width__parameterized275 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_v8_4_1_blk_mem_gen_prim_width__parameterized276 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_v8_4_1_blk_mem_gen_prim_width__parameterized277 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_v8_4_1_blk_mem_gen_prim_width__parameterized278 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_v8_4_1_blk_mem_gen_mux__parameterized3 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module blk_mem_gen_v8_4_1_blk_mem_gen_mux__parameterized4 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module z920_nvdla_ps_ddr4_0_0_ddr4_cal_riu 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               32 Bit    Registers := 2     
	               28 Bit    Registers := 1     
	               20 Bit    Registers := 1     
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 17    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 6     
Module ddr4_v2_2_4_cal_sync__parameterized4__1 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module ddr4_v2_2_4_cal_sync__parameterized4__2 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module ddr4_v2_2_4_cal_sync__parameterized5 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 32    
Module ddr4_v2_2_4_cal_sync__parameterized6 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module ddr4_v2_2_4_cal_sync__parameterized4__3 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module ddr4_v2_2_4_cal_sync__parameterized4 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module ddr4_v2_2_4_cal_sync__parameterized7__1 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 20    
Module ddr4_v2_2_4_cal_sync__parameterized7__2 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 20    
Module ddr4_v2_2_4_cal_sync__parameterized7__3 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 20    
Module ddr4_v2_2_4_cal_sync__parameterized7__4 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 20    
Module ddr4_v2_2_4_cal_sync__parameterized7 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 20    
Module ddr4_v2_2_4_cal_sync__parameterized8__1 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 32    
Module ddr4_v2_2_4_cal_sync__parameterized9__1 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module ddr4_v2_2_4_cal_sync__parameterized8 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 32    
Module ddr4_v2_2_4_cal_sync__parameterized9 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module z920_nvdla_ps_ddr4_0_0_ddr4_mem_intfc 
Detailed RTL Component Info : 
+---Registers : 
	               28 Bit    Registers := 2     
	               20 Bit    Registers := 8     
	                1 Bit    Registers := 12    
Module ddr4_v2_2_4_infrastructure 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      7 Bit       Adders := 4     
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                7 Bit    Registers := 4     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 3     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 13    
+---Muxes : 
	   2 Input      7 Bit        Muxes := 4     
	   3 Input      7 Bit        Muxes := 2     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module ddr4_v2_2_4_command_fifo 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	               49 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module ddr4_v2_2_4_a_upsizer 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 1     
	   2 Input      7 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 3     
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   2 Input      8 Bit        Muxes := 1     
	   8 Input      8 Bit        Muxes := 1     
	   8 Input      6 Bit        Muxes := 2     
	   2 Input      6 Bit        Muxes := 2     
Module ddr4_v2_2_4_w_upsizer 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 129   
	                6 Bit    Registers := 2     
	                1 Bit    Registers := 134   
+---Muxes : 
	   2 Input      8 Bit        Muxes := 130   
	   2 Input      6 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 324   
Module ddr4_v2_2_4_command_fifo__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	               49 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module ddr4_v2_2_4_a_upsizer__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   2 Input      7 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 3     
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   2 Input      8 Bit        Muxes := 1     
	   8 Input      8 Bit        Muxes := 1     
	   8 Input      6 Bit        Muxes := 2     
	   2 Input      6 Bit        Muxes := 2     
Module ddr4_v2_2_4_r_upsizer 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	              512 Bit    Registers := 2     
	                8 Bit    Registers := 1     
	                6 Bit    Registers := 2     
	                2 Bit    Registers := 4     
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input    512 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 2     
	   2 Input      6 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 3     
Module ddr4_v2_2_4_axic_register_slice__1 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   3 Input      1 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 3     
Module ddr4_v2_2_4_axic_register_slice 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   3 Input      1 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 3     
Module ddr4_v2_2_4_axi_register_slice 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ddr4_v2_2_4_axic_register_slice__parameterized4 
Detailed RTL Component Info : 
+---Registers : 
	              517 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input    517 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   7 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
	   3 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 3     
Module ddr4_v2_2_4_axi_register_slice__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ddr4_v2_2_4_axi_upsizer 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ddr4_v2_2_4_axi_register_slice__parameterized1__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ddr4_v2_2_4_axi_register_slice__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ddr4_v2_2_4_axi_incr_cmd 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                8 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module ddr4_v2_2_4_axi_wrap_cmd 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 2     
+---Registers : 
	                4 Bit    Registers := 2     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 1     
Module ddr4_v2_2_4_axi_cmd_translator 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module ddr4_v2_2_4_axi_wr_cmd_fsm 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ddr4_v2_2_4_axi_aw_channel 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 1     
Module ddr4_v2_2_4_axi_w_channel 
Detailed RTL Component Info : 
+---Registers : 
	              512 Bit    Registers := 2     
	               64 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input    512 Bit        Muxes := 5     
	   2 Input     64 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 3     
Module ddr4_v2_2_4_axi_fifo 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module ddr4_v2_2_4_axi_incr_cmd__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                8 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module ddr4_v2_2_4_axi_wrap_cmd__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 2     
+---Registers : 
	                4 Bit    Registers := 2     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 1     
Module ddr4_v2_2_4_axi_cmd_translator__parameterized0 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module ddr4_v2_2_4_axi_cmd_fsm 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ddr4_v2_2_4_axi_ar_channel 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module ddr4_v2_2_4_axi_fifo__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	                6 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module ddr4_v2_2_4_axi_fifo__parameterized1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	                6 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module ddr4_v2_2_4_axi_r_channel 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      5 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 4     
	   4 Input      1 Bit        Muxes := 1     
Module ddr4_v2_2_4_axi_cmd_arbiter 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 2     
	   2 Input      5 Bit       Adders := 2     
+---Registers : 
	               10 Bit    Registers := 2     
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     29 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 6     
Module ddr4_v2_2_4_axi 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module z920_nvdla_ps_ddr4_0_0_ddr4 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module zynq_ultra_ps_e_v3_2_0_zynq_ultra_ps_e 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module wrap_brst 
Detailed RTL Component Info : 
+---Registers : 
	               13 Bit    Registers := 1     
	                3 Bit    Registers := 1     
+---Muxes : 
	   5 Input     14 Bit        Muxes := 1     
	   5 Input      3 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module axi_bram_ctrl_v4_0_14_SRL_FIFO 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module wr_chnl 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               64 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 523   
+---Muxes : 
	   2 Input     14 Bit        Muxes := 1     
	   3 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 11    
	   3 Input      1 Bit        Muxes := 7     
Module wrap_brst__1 
Detailed RTL Component Info : 
+---Registers : 
	               13 Bit    Registers := 1     
	                3 Bit    Registers := 1     
+---Muxes : 
	   5 Input     14 Bit        Muxes := 1     
	   5 Input      3 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module rd_chnl 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	              512 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 538   
+---Muxes : 
	   2 Input    512 Bit        Muxes := 1     
	   2 Input     14 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 2     
	   9 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 9     
	   5 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 26    
	   3 Input      1 Bit        Muxes := 1     
	   9 Input      1 Bit        Muxes := 19    
	   5 Input      1 Bit        Muxes := 2     
Module sng_port_arb 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 5     
+---Muxes : 
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 2     
	   3 Input      1 Bit        Muxes := 9     
Module full_axi 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	               14 Bit    Registers := 1     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 1     
	   2 Input     14 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 1     
Module axi_dwidth_converter_v2_1_16_b_downsizer__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 4     
Module xpm_cdc_async_rst 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module reset_blk_ramfifo__xdcDup__7 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module dmem__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	                9 Bit    Registers := 1     
Module memory__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	                9 Bit    Registers := 1     
Module rd_bin_cntr 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 2     
Module compare__33 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 5     
Module compare 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 5     
Module rd_status_flags_ss 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module rd_fwft 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 4     
	   5 Input      2 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
	   4 Input      1 Bit        Muxes := 2     
Module wr_bin_cntr 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 2     
Module compare__31 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 5     
Module compare__32 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 5     
Module wr_status_flags_ss 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module xpm_cdc_async_rst__22 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module reset_blk_ramfifo__xdcDup__8 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module dmem__parameterized3 
Detailed RTL Component Info : 
+---Registers : 
	               29 Bit    Registers := 1     
Module memory__parameterized3 
Detailed RTL Component Info : 
+---Registers : 
	               29 Bit    Registers := 1     
Module rd_bin_cntr__17 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 2     
Module compare__53 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 5     
Module compare__52 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 5     
Module rd_status_flags_ss__17 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module rd_fwft__17 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 4     
	   5 Input      2 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
	   4 Input      1 Bit        Muxes := 2     
Module wr_bin_cntr__17 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 2     
Module compare__43 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 5     
Module compare__42 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 5     
Module wr_status_flags_ss__17 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module axi_dwidth_converter_v2_1_16_a_downsizer__parameterized1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     40 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 2     
	   3 Input      8 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	               40 Bit    Registers := 4     
	               16 Bit    Registers := 2     
	               12 Bit    Registers := 1     
	                8 Bit    Registers := 5     
	                7 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 5     
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 15    
+---Muxes : 
	   8 Input     40 Bit        Muxes := 1     
	   2 Input     40 Bit        Muxes := 2     
	   2 Input     12 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 4     
	   8 Input      7 Bit        Muxes := 1     
	   8 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   8 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 9     
Module axi_dwidth_converter_v2_1_16_w_downsizer__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 2     
+---Registers : 
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   4 Input     32 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 2     
	   8 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 1     
Module xpm_cdc_async_rst__21 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module reset_blk_ramfifo__xdcDup__9 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module dmem__parameterized3__2 
Detailed RTL Component Info : 
+---Registers : 
	               29 Bit    Registers := 1     
Module memory__parameterized3__2 
Detailed RTL Component Info : 
+---Registers : 
	               29 Bit    Registers := 1     
Module rd_bin_cntr__16 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 2     
Module compare__51 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 5     
Module compare__50 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 5     
Module rd_status_flags_ss__16 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module rd_fwft__16 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 4     
	   5 Input      2 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
	   4 Input      1 Bit        Muxes := 2     
Module wr_bin_cntr__16 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 2     
Module compare__41 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 5     
Module compare__40 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 5     
Module wr_status_flags_ss__16 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module axi_dwidth_converter_v2_1_16_a_downsizer__parameterized2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     40 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 2     
	   3 Input      8 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	               40 Bit    Registers := 4     
	               16 Bit    Registers := 2     
	               12 Bit    Registers := 1     
	                8 Bit    Registers := 5     
	                7 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 5     
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 14    
+---Muxes : 
	   8 Input     40 Bit        Muxes := 1     
	   2 Input     40 Bit        Muxes := 2     
	   2 Input     12 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 2     
	   8 Input      7 Bit        Muxes := 1     
	   8 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   8 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 8     
Module axi_dwidth_converter_v2_1_16_r_downsizer__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 4     
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 4     
	   2 Input      8 Bit        Muxes := 2     
	   8 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 1     
Module axi_protocol_converter_v2_1_16_b2s_incr_cmd 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 3     
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	               12 Bit    Registers := 1     
	                9 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     40 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module axi_protocol_converter_v2_1_16_b2s_wrap_cmd 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 2     
+---Registers : 
	               12 Bit    Registers := 2     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 3     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     40 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 8     
	   2 Input      1 Bit        Muxes := 4     
Module axi_protocol_converter_v2_1_16_b2s_cmd_translator 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     40 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 4     
Module axi_protocol_converter_v2_1_16_b2s_wr_cmd_fsm 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 4     
	   4 Input      2 Bit        Muxes := 2     
Module axi_protocol_converter_v2_1_16_b2s_aw_channel__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module axi_protocol_converter_v2_1_16_b2s_simple_fifo__parameterized3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
Module axi_protocol_converter_v2_1_16_b2s_simple_fifo__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
Module axi_protocol_converter_v2_1_16_b2s_b_channel__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 3     
Module axi_protocol_converter_v2_1_16_b2s_incr_cmd__3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 3     
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	               12 Bit    Registers := 1     
	                9 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     40 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module axi_protocol_converter_v2_1_16_b2s_wrap_cmd__3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 2     
+---Registers : 
	               12 Bit    Registers := 2     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 3     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     40 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 8     
	   2 Input      1 Bit        Muxes := 4     
Module axi_protocol_converter_v2_1_16_b2s_cmd_translator__3 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     40 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 4     
Module axi_protocol_converter_v2_1_16_b2s_rd_cmd_fsm 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 4     
	   5 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module axi_protocol_converter_v2_1_16_b2s_ar_channel__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module axi_protocol_converter_v2_1_16_b2s_simple_fifo__parameterized1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
Module axi_protocol_converter_v2_1_16_b2s_simple_fifo__parameterized4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 2     
+---Registers : 
	                5 Bit    Registers := 1     
+---Muxes : 
	   2 Input      5 Bit        Muxes := 2     
Module axi_protocol_converter_v2_1_16_b2s_r_channel__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module axi_register_slice_v2_1_16_axic_register_slice__parameterized7__1 
Detailed RTL Component Info : 
+---Registers : 
	               70 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     70 Bit        Muxes := 2     
Module axi_register_slice_v2_1_16_axic_register_slice__parameterized8 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 2     
Module axi_register_slice_v2_1_16_axic_register_slice__parameterized7 
Detailed RTL Component Info : 
+---Registers : 
	               70 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     70 Bit        Muxes := 2     
Module axi_register_slice_v2_1_16_axic_register_slice__parameterized9 
Detailed RTL Component Info : 
+---Registers : 
	               36 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     36 Bit        Muxes := 2     
Module axi_protocol_converter_v2_1_16_b2s__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module axi_dwidth_converter_v2_1_16_b_downsizer__parameterized1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 4     
Module xpm_cdc_async_rst__20 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module reset_blk_ramfifo__xdcDup__10 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module dmem__parameterized1__4 
Detailed RTL Component Info : 
+---Registers : 
	                9 Bit    Registers := 1     
Module memory__parameterized1__4 
Detailed RTL Component Info : 
+---Registers : 
	                9 Bit    Registers := 1     
Module rd_bin_cntr__15 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 2     
Module compare__49 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 5     
Module compare__48 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 5     
Module rd_status_flags_ss__15 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module rd_fwft__15 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 4     
	   5 Input      2 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
	   4 Input      1 Bit        Muxes := 2     
Module wr_bin_cntr__15 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 2     
Module compare__39 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 5     
Module compare__38 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 5     
Module wr_status_flags_ss__15 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module xpm_cdc_async_rst__19 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module reset_blk_ramfifo__xdcDup__11 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module dmem__parameterized4 
Detailed RTL Component Info : 
+---Registers : 
	               35 Bit    Registers := 1     
Module memory__parameterized4 
Detailed RTL Component Info : 
+---Registers : 
	               35 Bit    Registers := 1     
Module rd_bin_cntr__14 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 2     
Module compare__47 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 5     
Module compare__46 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 5     
Module rd_status_flags_ss__14 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module rd_fwft__14 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 4     
	   5 Input      2 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
	   4 Input      1 Bit        Muxes := 2     
Module wr_bin_cntr__14 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 2     
Module compare__37 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 5     
Module compare__36 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 5     
Module wr_status_flags_ss__14 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module axi_dwidth_converter_v2_1_16_a_downsizer__parameterized3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     49 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 2     
	   3 Input      8 Bit       Adders := 1     
+---Registers : 
	               49 Bit    Registers := 4     
	               14 Bit    Registers := 1     
	                8 Bit    Registers := 5     
	                7 Bit    Registers := 1     
	                6 Bit    Registers := 2     
	                4 Bit    Registers := 3     
	                3 Bit    Registers := 3     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 16    
+---Muxes : 
	   8 Input     49 Bit        Muxes := 1     
	   2 Input     49 Bit        Muxes := 2     
	   2 Input     14 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 4     
	   8 Input      7 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
	   8 Input      6 Bit        Muxes := 1     
	   8 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 8     
Module axi_dwidth_converter_v2_1_16_w_downsizer__parameterized1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 2     
+---Registers : 
	                8 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   4 Input    128 Bit        Muxes := 1     
	   4 Input     16 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 2     
	   8 Input      6 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
Module xpm_cdc_async_rst__18 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module reset_blk_ramfifo 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module dmem__parameterized4__2 
Detailed RTL Component Info : 
+---Registers : 
	               35 Bit    Registers := 1     
Module memory__parameterized4__2 
Detailed RTL Component Info : 
+---Registers : 
	               35 Bit    Registers := 1     
Module rd_bin_cntr__13 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 2     
Module compare__45 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 5     
Module compare__44 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 5     
Module rd_status_flags_ss__13 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module rd_fwft__13 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 4     
	   5 Input      2 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
	   4 Input      1 Bit        Muxes := 2     
Module wr_bin_cntr__13 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 2     
Module compare__35 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 5     
Module compare__34 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 5     
Module wr_status_flags_ss__13 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module axi_dwidth_converter_v2_1_16_a_downsizer__parameterized4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     49 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 2     
	   3 Input      8 Bit       Adders := 1     
+---Registers : 
	               49 Bit    Registers := 4     
	               14 Bit    Registers := 1     
	                8 Bit    Registers := 5     
	                7 Bit    Registers := 1     
	                6 Bit    Registers := 2     
	                4 Bit    Registers := 3     
	                3 Bit    Registers := 3     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 15    
+---Muxes : 
	   8 Input     49 Bit        Muxes := 1     
	   2 Input     49 Bit        Muxes := 2     
	   2 Input     14 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 2     
	   8 Input      7 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
	   8 Input      6 Bit        Muxes := 1     
	   8 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 7     
Module axi_dwidth_converter_v2_1_16_r_downsizer__parameterized1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 2     
+---Registers : 
	              128 Bit    Registers := 4     
	                8 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input    128 Bit        Muxes := 4     
	   2 Input      8 Bit        Muxes := 2     
	   8 Input      6 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 1     
Module axi_mmu_v2_1_14_addr_decoder__1 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
Module axi_mmu_v2_1_14_addr_decoder 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
Module axi_mmu_v2_1_14_decerr_slave 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 8     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 9     
	   2 Input      1 Bit        Muxes := 11    
Module axi_register_slice_v2_1_16_axic_register_slice__parameterized10__1 
Detailed RTL Component Info : 
+---Registers : 
	               95 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module axi_register_slice_v2_1_16_axic_register_slice__parameterized10 
Detailed RTL Component Info : 
+---Registers : 
	               95 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module axi_mmu_v2_1_14_top 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 3     
+---Registers : 
	                6 Bit    Registers := 3     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input    512 Bit        Muxes := 1     
	   3 Input      3 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 17    
	   3 Input      1 Bit        Muxes := 4     
Module axi_crossbar_v2_1_17_decerr_slave 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 8     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 9     
	   2 Input      1 Bit        Muxes := 11    
Module axi_crossbar_v2_1_17_addr_arbiter__1 
Detailed RTL Component Info : 
+---Registers : 
	               96 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module axi_crossbar_v2_1_17_addr_arbiter 
Detailed RTL Component Info : 
+---Registers : 
	               96 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module axi_crossbar_v2_1_17_splitter__1 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module axi_crossbar_v2_1_17_addr_decoder 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
Module axi_data_fifo_v2_1_15_axic_srl_fifo__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module generic_baseblocks_v2_1_0_mux_enc 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module axi_crossbar_v2_1_17_si_transactor 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 2     
	                2 Bit    Registers := 2     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module axi_crossbar_v2_1_17_addr_decoder__1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
Module axi_data_fifo_v2_1_15_axic_srl_fifo__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module generic_baseblocks_v2_1_0_mux_enc__parameterized0 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module axi_crossbar_v2_1_17_si_transactor__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 2     
	                2 Bit    Registers := 2     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module axi_crossbar_v2_1_17_splitter__2 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module axi_data_fifo_v2_1_15_axic_reg_srl_fifo 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	   4 Input      1 Bit        Muxes := 3     
Module axi_data_fifo_v2_1_15_axic_srl_fifo__parameterized0__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module axi_register_slice_v2_1_16_axic_register_slice__parameterized16__1 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module axi_register_slice_v2_1_16_axic_register_slice__parameterized17__1 
Detailed RTL Component Info : 
+---Registers : 
	              516 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input    516 Bit        Muxes := 2     
Module axi_data_fifo_v2_1_15_axic_srl_fifo__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module axi_register_slice_v2_1_16_axic_register_slice__parameterized16__2 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module axi_register_slice_v2_1_16_axic_register_slice__parameterized17__2 
Detailed RTL Component Info : 
+---Registers : 
	              516 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input    516 Bit        Muxes := 2     
Module axi_data_fifo_v2_1_15_axic_srl_fifo__parameterized1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module axi_register_slice_v2_1_16_axic_register_slice__parameterized16__3 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module axi_register_slice_v2_1_16_axic_register_slice__parameterized17__3 
Detailed RTL Component Info : 
+---Registers : 
	              516 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input    516 Bit        Muxes := 2     
Module axi_data_fifo_v2_1_15_axic_srl_fifo__parameterized2__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module axi_register_slice_v2_1_16_axic_register_slice__parameterized16 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module axi_register_slice_v2_1_16_axic_register_slice__parameterized17 
Detailed RTL Component Info : 
+---Registers : 
	              516 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input    516 Bit        Muxes := 2     
Module axi_crossbar_v2_1_17_crossbar 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 2     
	   2 Input      5 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 4     
	   2 Input      1 Bit       Adders := 2     
+---Registers : 
	                8 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 8     
	   2 Input      5 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 12    
	   2 Input      1 Bit        Muxes := 2     
Module lpf 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module upcnt_n 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	                6 Bit    Registers := 1     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sequence_psr 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 3     
	                1 Bit    Registers := 5     
Module axi_dwidth_converter_v2_1_16_w_upsizer 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 129   
	                6 Bit    Registers := 2     
	                1 Bit    Registers := 133   
+---Muxes : 
	   2 Input      8 Bit        Muxes := 130   
	   2 Input      6 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 323   
Module generic_baseblocks_v2_1_0_command_fifo 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module generic_baseblocks_v2_1_0_command_fifo__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	               47 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module axi_dwidth_converter_v2_1_16_a_upsizer 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 2     
	   2 Input      7 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     40 Bit        Muxes := 3     
	   2 Input      8 Bit        Muxes := 1     
	   8 Input      8 Bit        Muxes := 1     
	   8 Input      6 Bit        Muxes := 2     
	   2 Input      6 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
Module axi_dwidth_converter_v2_1_16_r_upsizer 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	              512 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                6 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   4 Input    128 Bit        Muxes := 2     
	   2 Input    128 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 2     
	   2 Input      6 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module axi_register_slice_v2_1_16_axic_register_slice__parameterized18__1 
Detailed RTL Component Info : 
+---Registers : 
	               70 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module axi_register_slice_v2_1_16_axic_register_slice__parameterized19 
Detailed RTL Component Info : 
+---Registers : 
	              577 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input    577 Bit        Muxes := 2     
Module axi_register_slice_v2_1_16_axic_register_slice__parameterized20 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module axi_register_slice_v2_1_16_axic_register_slice__parameterized18 
Detailed RTL Component Info : 
+---Registers : 
	               70 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module axi_register_slice_v2_1_16_axic_register_slice__parameterized21 
Detailed RTL Component Info : 
+---Registers : 
	              516 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input    516 Bit        Muxes := 2     
Module generic_baseblocks_v2_1_0_command_fifo__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module generic_baseblocks_v2_1_0_command_fifo__parameterized0__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	               47 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module axi_dwidth_converter_v2_1_16_a_upsizer__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   2 Input      7 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     40 Bit        Muxes := 3     
	   2 Input      8 Bit        Muxes := 1     
	   8 Input      8 Bit        Muxes := 1     
	   8 Input      6 Bit        Muxes := 2     
	   2 Input      6 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
Module axi_register_slice_v2_1_16_axic_register_slice__parameterized22__1 
Detailed RTL Component Info : 
+---Registers : 
	               85 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module axi_register_slice_v2_1_16_axic_register_slice__parameterized23 
Detailed RTL Component Info : 
+---Registers : 
	              145 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input    145 Bit        Muxes := 2     
Module axi_register_slice_v2_1_16_axic_register_slice__parameterized24 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module axi_register_slice_v2_1_16_axic_register_slice__parameterized22 
Detailed RTL Component Info : 
+---Registers : 
	               85 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module axi_register_slice_v2_1_16_axic_register_slice__parameterized25 
Detailed RTL Component Info : 
+---Registers : 
	              147 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input    147 Bit        Muxes := 2     
Module axi_dwidth_converter_v2_1_16_w_upsizer__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 129   
	                6 Bit    Registers := 2     
	                1 Bit    Registers := 133   
+---Muxes : 
	   2 Input      8 Bit        Muxes := 130   
	   2 Input      6 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 323   
Module generic_baseblocks_v2_1_0_command_fifo__parameterized1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	               45 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module axi_dwidth_converter_v2_1_16_a_upsizer__parameterized1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   2 Input      7 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 3     
	   8 Input      8 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 1     
	   8 Input      6 Bit        Muxes := 3     
	   2 Input      6 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
Module axi_dwidth_converter_v2_1_16_r_upsizer__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	              512 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                6 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 2     
	   2 Input      6 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module axi_register_slice_v2_1_16_axic_register_slice__parameterized26__3 
Detailed RTL Component Info : 
+---Registers : 
	               94 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module axi_register_slice_v2_1_16_axic_register_slice__parameterized19__1 
Detailed RTL Component Info : 
+---Registers : 
	              577 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input    577 Bit        Muxes := 2     
Module axi_register_slice_v2_1_16_axic_register_slice__parameterized20__2 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module axi_register_slice_v2_1_16_axic_register_slice__parameterized26 
Detailed RTL Component Info : 
+---Registers : 
	               94 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module axi_register_slice_v2_1_16_axic_register_slice__parameterized21__1 
Detailed RTL Component Info : 
+---Registers : 
	              516 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input    516 Bit        Muxes := 2     
Module generic_baseblocks_v2_1_0_command_fifo__parameterized1__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	               45 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module axi_dwidth_converter_v2_1_16_a_upsizer__parameterized2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   2 Input      7 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 3     
	   8 Input      8 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 1     
	   8 Input      6 Bit        Muxes := 3     
	   2 Input      6 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
Module axi_register_slice_v2_1_16_axic_register_slice__parameterized26__1 
Detailed RTL Component Info : 
+---Registers : 
	               94 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module axi_register_slice_v2_1_16_axic_register_slice__parameterized27 
Detailed RTL Component Info : 
+---Registers : 
	               37 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     37 Bit        Muxes := 2     
Module axi_register_slice_v2_1_16_axic_register_slice__parameterized20__1 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module axi_register_slice_v2_1_16_axic_register_slice__parameterized26__2 
Detailed RTL Component Info : 
+---Registers : 
	               94 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module axi_register_slice_v2_1_16_axic_register_slice__parameterized28 
Detailed RTL Component Info : 
+---Registers : 
	               36 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     36 Bit        Muxes := 2     
Module axi_crossbar_v2_1_17_decerr_slave__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 9     
	   2 Input      1 Bit        Muxes := 12    
Module generic_baseblocks_v2_1_0_mux_enc__parameterized4__1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module generic_baseblocks_v2_1_0_mux_enc__parameterized5__1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module axi_crossbar_v2_1_17_addr_arbiter__parameterized0__1 
Detailed RTL Component Info : 
+---Registers : 
	               97 Bit    Registers := 1     
	                3 Bit    Registers := 4     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 5     
Module generic_baseblocks_v2_1_0_mux_enc__parameterized4 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module generic_baseblocks_v2_1_0_mux_enc__parameterized5 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module axi_crossbar_v2_1_17_addr_arbiter__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	               97 Bit    Registers := 1     
	                3 Bit    Registers := 4     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 5     
Module axi_crossbar_v2_1_17_splitter__3 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module axi_crossbar_v2_1_17_addr_decoder__parameterized0 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module axi_data_fifo_v2_1_15_axic_srl_fifo__parameterized3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module axi_crossbar_v2_1_17_si_transactor__parameterized1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
Module axi_crossbar_v2_1_17_addr_decoder__parameterized0__5 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module axi_data_fifo_v2_1_15_axic_srl_fifo__parameterized3__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module axi_crossbar_v2_1_17_si_transactor__parameterized2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
Module axi_crossbar_v2_1_17_splitter__4 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module axi_data_fifo_v2_1_15_axic_reg_srl_fifo__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 6     
	   4 Input      1 Bit        Muxes := 3     
Module axi_crossbar_v2_1_17_addr_decoder__parameterized0__4 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module axi_data_fifo_v2_1_15_axic_srl_fifo 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module axi_crossbar_v2_1_17_si_transactor__parameterized3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
Module axi_crossbar_v2_1_17_addr_decoder__parameterized0__3 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module axi_data_fifo_v2_1_15_axic_srl_fifo__5 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module axi_crossbar_v2_1_17_si_transactor__parameterized4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
Module axi_crossbar_v2_1_17_splitter__5 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module axi_data_fifo_v2_1_15_axic_reg_srl_fifo__parameterized1__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 6     
	   4 Input      1 Bit        Muxes := 3     
Module axi_crossbar_v2_1_17_addr_decoder__parameterized0__2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module axi_data_fifo_v2_1_15_axic_srl_fifo__4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module axi_crossbar_v2_1_17_si_transactor__parameterized5 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
Module axi_crossbar_v2_1_17_addr_decoder__parameterized0__1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module axi_data_fifo_v2_1_15_axic_srl_fifo__3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module axi_crossbar_v2_1_17_si_transactor__parameterized6 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
Module axi_crossbar_v2_1_17_splitter 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module axi_data_fifo_v2_1_15_axic_reg_srl_fifo__parameterized1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 6     
	   4 Input      1 Bit        Muxes := 3     
Module axi_crossbar_v2_1_17_addr_decoder__parameterized1__1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module axi_crossbar_v2_1_17_addr_decoder__parameterized1__2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module axi_data_fifo_v2_1_15_axic_srl_fifo__parameterized4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module axi_data_fifo_v2_1_15_axic_reg_srl_fifo__parameterized2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 3     
Module generic_baseblocks_v2_1_0_mux_enc__parameterized3 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module axi_register_slice_v2_1_16_axic_register_slice__parameterized30__1 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module axi_register_slice_v2_1_16_axic_register_slice__parameterized31__1 
Detailed RTL Component Info : 
+---Registers : 
	              517 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input    517 Bit        Muxes := 2     
Module axi_crossbar_v2_1_17_addr_decoder__parameterized1__3 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module axi_crossbar_v2_1_17_addr_decoder__parameterized1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module axi_data_fifo_v2_1_15_axic_srl_fifo__parameterized2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module axi_data_fifo_v2_1_15_axic_reg_srl_fifo__parameterized3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 3     
Module generic_baseblocks_v2_1_0_mux_enc__parameterized3__1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module axi_register_slice_v2_1_16_axic_register_slice__parameterized30 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module axi_register_slice_v2_1_16_axic_register_slice__parameterized31 
Detailed RTL Component Info : 
+---Registers : 
	              517 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input    517 Bit        Muxes := 2     
Module axi_crossbar_v2_1_17_crossbar__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 2     
	   2 Input      4 Bit       Adders := 2     
	   2 Input      1 Bit       Adders := 4     
+---Registers : 
	                8 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 4     
	   2 Input      4 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 4     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 1968 (col length:264)
BRAMs: 1968 (col length: RAMB18 264 RAMB36 132)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/4fb3/sources_1/imports/nvdla_rtl/vmod/nvdla/cdp/NV_NVDLA_CDP_DP_INTP_unit.v:110]
DSP Report: Generating DSP int_mul0, operation Mode is: A*B.
DSP Report: operator int_mul0 is absorbed into DSP int_mul0.
DSP Report: operator int_mul0 is absorbed into DSP int_mul0.
DSP Report: Generating DSP int_mul0, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator int_mul0 is absorbed into DSP int_mul0.
DSP Report: operator int_mul0 is absorbed into DSP int_mul0.
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-3971] The signal mem_inst/gen_mem[0].inst/mem_reg was recognized as a true dual port RAM template.
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-3886] merging instance 'z920_nvdla_ps_i/NVDLA_system/NV_nvdla_wrapper_1/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_dp/u_NV_NVDLA_CDP_DP_intp/ip2mul_pd_0_reg[15]' (FDCE) to 'z920_nvdla_ps_i/NVDLA_system/NV_nvdla_wrapper_1/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_dp/u_NV_NVDLA_CDP_DP_intp/ip2mul_pd_0_reg[16]'
INFO: [Synth 8-3886] merging instance 'z920_nvdla_ps_i/NVDLA_system/NV_nvdla_wrapper_1/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_dp/u_NV_NVDLA_CDP_DP_intp/skid_flop_ip2mul_pd_reg[15]' (FDE) to 'z920_nvdla_ps_i/NVDLA_system/NV_nvdla_wrapper_1/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_dp/u_NV_NVDLA_CDP_DP_intp/skid_flop_ip2mul_pd_reg[16]'
INFO: [Synth 8-3886] merging instance 'z920_nvdla_ps_i/NVDLA_system/NV_nvdla_wrapper_1/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_dp/u_NV_NVDLA_CDP_DP_intp/pipe_skid_ip2mul_pd_reg[15]' (FDE) to 'z920_nvdla_ps_i/NVDLA_system/NV_nvdla_wrapper_1/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_dp/u_NV_NVDLA_CDP_DP_intp/pipe_skid_ip2mul_pd_reg[16]'
INFO: [Synth 8-3886] merging instance 'z920_nvdla_ps_i/axi_cdma_1/U0/GEN_SG_MODE.I_SG_MODE_WRAPi_0/I_SG_CNTLR/sig_fetch_update_reg_reg[4]' (FDRE) to 'z920_nvdla_ps_i/axi_cdma_1/U0/GEN_SG_MODE.I_SG_MODE_WRAPi_0/I_SG_CNTLR/sig_fetch_update_reg_reg[5]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (z920_nvdla_ps_i/axi_cdma_1/U0/\GEN_SG_MODE.I_SG_MODE_WRAPi_0 /\I_SG_CNTLR/sig_fetch_update_reg_reg[5] )
INFO: [Synth 8-3886] merging instance 'z920_nvdla_ps_i/axi_cdma_1/U0/GEN_SG_MODE.I_SG_MODE_WRAPi_0/I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE/GEN_QUEUE.I_UPDT_DESC_QUEUE/GEN_Q_FOR_SYNC.MM2S_CHANNEL.ptr_queue_dout_reg[4]' (FDRE) to 'z920_nvdla_ps_i/axi_cdma_1/U0/GEN_SG_MODE.I_SG_MODE_WRAPi_0/I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE/GEN_QUEUE.I_UPDT_DESC_QUEUE/GEN_Q_FOR_SYNC.MM2S_CHANNEL.ptr_queue_dout_reg[5]'
INFO: [Synth 8-3886] merging instance 'z920_nvdla_ps_i/axi_cdma_1/U0/GEN_SG_MODE.I_SG_MODE_WRAPi_0/I_SG_CNTLR/sig_dm_status_reg_reg[32]' (FDRE) to 'z920_nvdla_ps_i/axi_cdma_1/U0/GEN_SG_MODE.I_SG_MODE_WRAPi_0/I_SG_CNTLR/sig_dm_status_reg_reg[31]'
INFO: [Synth 8-3886] merging instance 'z920_nvdla_ps_i/axi_cdma_1/U0/GEN_SG_MODE.I_SG_MODE_WRAPi_0/I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE/GEN_QUEUE.I_UPDT_DESC_QUEUE/updt_curdesc_reg[4]' (FDRE) to 'z920_nvdla_ps_i/axi_cdma_1/U0/GEN_SG_MODE.I_SG_MODE_WRAPi_0/I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE/GEN_QUEUE.I_UPDT_DESC_QUEUE/updt_curdesc_reg[5]'
INFO: [Synth 8-3886] merging instance 'z920_nvdla_ps_i/axi_cdma_1/U0/GEN_SG_MODE.I_SG_MODE_WRAPi_0/I_SG_ENGINE/I_SG_FETCH_QUEUE/nxtdesc_int_reg[0]' (FDRE) to 'z920_nvdla_ps_i/axi_cdma_1/U0/GEN_SG_MODE.I_SG_MODE_WRAPi_0/I_SG_ENGINE/I_SG_FETCH_QUEUE/nxtdesc_int_reg[1]'
INFO: [Synth 8-3886] merging instance 'z920_nvdla_ps_i/axi_cdma_1/U0/GEN_SG_MODE.I_SG_MODE_WRAPi_0/I_SG_ENGINE/I_SG_FETCH_QUEUE/nxtdesc_int_reg[1]' (FDRE) to 'z920_nvdla_ps_i/axi_cdma_1/U0/GEN_SG_MODE.I_SG_MODE_WRAPi_0/I_SG_ENGINE/I_SG_FETCH_QUEUE/nxtdesc_int_reg[2]'
INFO: [Synth 8-3886] merging instance 'z920_nvdla_ps_i/axi_cdma_1/U0/GEN_SG_MODE.I_SG_MODE_WRAPi_0/I_SG_ENGINE/I_SG_FETCH_QUEUE/nxtdesc_int_reg[2]' (FDRE) to 'z920_nvdla_ps_i/axi_cdma_1/U0/GEN_SG_MODE.I_SG_MODE_WRAPi_0/I_SG_ENGINE/I_SG_FETCH_QUEUE/nxtdesc_int_reg[3]'
INFO: [Synth 8-3886] merging instance 'z920_nvdla_ps_i/axi_cdma_1/U0/GEN_SG_MODE.I_SG_MODE_WRAPi_0/I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE/GEN_QUEUE.I_UPDT_DESC_QUEUE/GEN_Q_FOR_SYNC.MM2S_CHANNEL.sts_queue_dout_reg[32]' (FDRE) to 'z920_nvdla_ps_i/axi_cdma_1/U0/GEN_SG_MODE.I_SG_MODE_WRAPi_0/I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE/GEN_QUEUE.I_UPDT_DESC_QUEUE/GEN_Q_FOR_SYNC.MM2S_CHANNEL.sts_queue_dout_reg[31]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (z920_nvdla_ps_i/axi_cdma_1/U0/\GEN_SG_MODE.I_SG_MODE_WRAPi_0 /\I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_RD_DATA_CNTL/sig_coelsc_interr_reg_reg )
INFO: [Synth 8-3886] merging instance 'z920_nvdla_ps_i/axi_cdma_1/U0/GEN_SG_MODE.I_SG_MODE_WRAPi_0/I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[6]' (FDRE) to 'z920_nvdla_ps_i/axi_cdma_1/U0/GEN_SG_MODE.I_SG_MODE_WRAPi_0/I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[0]'
INFO: [Synth 8-3886] merging instance 'z920_nvdla_ps_i/axi_cdma_1/U0/GEN_SG_MODE.I_SG_MODE_WRAPi_0/I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[3]' (FDRE) to 'z920_nvdla_ps_i/axi_cdma_1/U0/GEN_SG_MODE.I_SG_MODE_WRAPi_0/I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[0]'
INFO: [Synth 8-3886] merging instance 'z920_nvdla_ps_i/axi_cdma_1/U0/GEN_SG_MODE.I_SG_MODE_WRAPi_0/I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[2]' (FDRE) to 'z920_nvdla_ps_i/axi_cdma_1/U0/GEN_SG_MODE.I_SG_MODE_WRAPi_0/I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[0]'
INFO: [Synth 8-3886] merging instance 'z920_nvdla_ps_i/axi_cdma_1/U0/GEN_SG_MODE.I_SG_MODE_WRAPi_0/I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[1]' (FDRE) to 'z920_nvdla_ps_i/axi_cdma_1/U0/GEN_SG_MODE.I_SG_MODE_WRAPi_0/I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[0]'
INFO: [Synth 8-3886] merging instance 'z920_nvdla_ps_i/axi_cdma_1/U0/GEN_SG_MODE.I_SG_MODE_WRAPi_0/I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[0]' (FDRE) to 'z920_nvdla_ps_i/axi_cdma_1/U0/GEN_SG_MODE.I_SG_MODE_WRAPi_0/I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[32]'
INFO: [Synth 8-3886] merging instance 'z920_nvdla_ps_i/axi_cdma_1/U0/GEN_SG_MODE.I_SG_MODE_WRAPi_0/I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[5]' (FDRE) to 'z920_nvdla_ps_i/axi_cdma_1/U0/GEN_SG_MODE.I_SG_MODE_WRAPi_0/I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[0]'
INFO: [Synth 8-3886] merging instance 'z920_nvdla_ps_i/axi_cdma_1/U0/GEN_SG_MODE.I_SG_MODE_WRAPi_0/I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[6]' (FDRE) to 'z920_nvdla_ps_i/axi_cdma_1/U0/GEN_SG_MODE.I_SG_MODE_WRAPi_0/I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[0]'
INFO: [Synth 8-3886] merging instance 'z920_nvdla_ps_i/axi_cdma_1/U0/GEN_SG_MODE.I_SG_MODE_WRAPi_0/I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[4]' (FDRE) to 'z920_nvdla_ps_i/axi_cdma_1/U0/GEN_SG_MODE.I_SG_MODE_WRAPi_0/I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[0]'
INFO: [Synth 8-3886] merging instance 'z920_nvdla_ps_i/axi_cdma_1/U0/GEN_SG_MODE.I_SG_MODE_WRAPi_0/I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[3]' (FDRE) to 'z920_nvdla_ps_i/axi_cdma_1/U0/GEN_SG_MODE.I_SG_MODE_WRAPi_0/I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[0]'
INFO: [Synth 8-3886] merging instance 'z920_nvdla_ps_i/axi_cdma_1/U0/GEN_SG_MODE.I_SG_MODE_WRAPi_0/I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[2]' (FDRE) to 'z920_nvdla_ps_i/axi_cdma_1/U0/GEN_SG_MODE.I_SG_MODE_WRAPi_0/I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[23]'
INFO: [Synth 8-3886] merging instance 'z920_nvdla_ps_i/axi_cdma_1/U0/GEN_SG_MODE.I_SG_MODE_WRAPi_0/I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[1]' (FDRE) to 'z920_nvdla_ps_i/axi_cdma_1/U0/GEN_SG_MODE.I_SG_MODE_WRAPi_0/I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[0]'
INFO: [Synth 8-3886] merging instance 'z920_nvdla_ps_i/axi_cdma_1/U0/GEN_SG_MODE.I_SG_MODE_WRAPi_0/I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[0]' (FDRE) to 'z920_nvdla_ps_i/axi_cdma_1/U0/GEN_SG_MODE.I_SG_MODE_WRAPi_0/I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[32]'
INFO: [Synth 8-3886] merging instance 'z920_nvdla_ps_i/axi_cdma_1/U0/GEN_SG_MODE.I_SG_MODE_WRAPi_0/I_SG_ENGINE/I_SG_FETCH_QUEUE/nxtdesc_int_reg[3]' (FDRE) to 'z920_nvdla_ps_i/axi_cdma_1/U0/GEN_SG_MODE.I_SG_MODE_WRAPi_0/I_SG_ENGINE/I_SG_FETCH_QUEUE/nxtdesc_int_reg[4]'
INFO: [Synth 8-3886] merging instance 'z920_nvdla_ps_i/axi_cdma_1/U0/GEN_SG_MODE.I_SG_MODE_WRAPi_0/I_SG_ENGINE/I_SG_FETCH_QUEUE/nxtdesc_int_reg[4]' (FDRE) to 'z920_nvdla_ps_i/axi_cdma_1/U0/GEN_SG_MODE.I_SG_MODE_WRAPi_0/I_SG_ENGINE/I_SG_FETCH_QUEUE/nxtdesc_int_reg[5]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (z920_nvdla_ps_i/axi_cdma_1/U0/\GEN_SG_MODE.I_SG_MODE_WRAPi_0 /\I_SG_ENGINE/I_SG_FETCH_QUEUE/nxtdesc_int_reg[5] )
INFO: [Synth 8-3886] merging instance 'z920_nvdla_ps_i/axi_cdma_1/U0/GEN_SG_MODE.I_SG_MODE_WRAPi_0/I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE/GEN_QUEUE.I_UPDT_DESC_QUEUE/GEN_Q_FOR_SYNC.MM2S_CHANNEL.follower_reg_mm2s_reg[32]' (FDRE) to 'z920_nvdla_ps_i/axi_cdma_1/U0/GEN_SG_MODE.I_SG_MODE_WRAPi_0/I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE/GEN_QUEUE.I_UPDT_DESC_QUEUE/GEN_Q_FOR_SYNC.MM2S_CHANNEL.follower_reg_mm2s_reg[31]'
INFO: [Synth 8-3886] merging instance 'z920_nvdla_ps_i/axi_cdma_1/U0/GEN_SG_MODE.I_SG_MODE_WRAPi_0/I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[32]' (FDRE) to 'z920_nvdla_ps_i/axi_cdma_1/U0/GEN_SG_MODE.I_SG_MODE_WRAPi_0/I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[33]'
INFO: [Synth 8-3886] merging instance 'z920_nvdla_ps_i/axi_cdma_1/U0/GEN_SG_MODE.I_SG_MODE_WRAPi_0/I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[33]' (FDRE) to 'z920_nvdla_ps_i/axi_cdma_1/U0/GEN_SG_MODE.I_SG_MODE_WRAPi_0/I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[34]'
INFO: [Synth 8-3886] merging instance 'z920_nvdla_ps_i/axi_cdma_1/U0/GEN_SG_MODE.I_SG_MODE_WRAPi_0/I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[34]' (FDRE) to 'z920_nvdla_ps_i/axi_cdma_1/U0/GEN_SG_MODE.I_SG_MODE_WRAPi_0/I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[35]'
INFO: [Synth 8-3886] merging instance 'z920_nvdla_ps_i/axi_cdma_1/U0/GEN_SG_MODE.I_SG_MODE_WRAPi_0/I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[35]' (FDRE) to 'z920_nvdla_ps_i/axi_cdma_1/U0/GEN_SG_MODE.I_SG_MODE_WRAPi_0/I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[36]'
INFO: [Synth 8-3886] merging instance 'z920_nvdla_ps_i/axi_cdma_1/U0/GEN_SG_MODE.I_SG_MODE_WRAPi_0/I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[36]' (FDRE) to 'z920_nvdla_ps_i/axi_cdma_1/U0/GEN_SG_MODE.I_SG_MODE_WRAPi_0/I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[37]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (z920_nvdla_ps_i/axi_cdma_1/U0/\GEN_SG_MODE.I_SG_MODE_WRAPi_0 /\I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[37] )
INFO: [Synth 8-3886] merging instance 'z920_nvdla_ps_i/axi_cdma_1/U0/GEN_SG_MODE.I_SG_MODE_WRAPi_0/I_SG_CNTLR/sig_dm_status_reg_reg[0]' (FDRE) to 'z920_nvdla_ps_i/axi_cdma_1/U0/GEN_SG_MODE.I_SG_MODE_WRAPi_0/I_SG_CNTLR/sig_dm_status_reg_reg[1]'
INFO: [Synth 8-3886] merging instance 'z920_nvdla_ps_i/axi_cdma_1/U0/GEN_SG_MODE.I_SG_MODE_WRAPi_0/I_SG_CNTLR/sig_dm_status_reg_reg[1]' (FDRE) to 'z920_nvdla_ps_i/axi_cdma_1/U0/GEN_SG_MODE.I_SG_MODE_WRAPi_0/I_SG_CNTLR/sig_dm_status_reg_reg[2]'
INFO: [Synth 8-3886] merging instance 'z920_nvdla_ps_i/axi_cdma_1/U0/GEN_SG_MODE.I_SG_MODE_WRAPi_0/I_SG_CNTLR/sig_dm_status_reg_reg[2]' (FDRE) to 'z920_nvdla_ps_i/axi_cdma_1/U0/GEN_SG_MODE.I_SG_MODE_WRAPi_0/I_SG_CNTLR/sig_dm_status_reg_reg[3]'
INFO: [Synth 8-3886] merging instance 'z920_nvdla_ps_i/axi_cdma_1/U0/GEN_SG_MODE.I_SG_MODE_WRAPi_0/I_SG_CNTLR/sig_dm_status_reg_reg[3]' (FDRE) to 'z920_nvdla_ps_i/axi_cdma_1/U0/GEN_SG_MODE.I_SG_MODE_WRAPi_0/I_SG_CNTLR/sig_dm_status_reg_reg[4]'
INFO: [Synth 8-3886] merging instance 'z920_nvdla_ps_i/axi_cdma_1/U0/GEN_SG_MODE.I_SG_MODE_WRAPi_0/I_SG_CNTLR/sig_dm_status_reg_reg[4]' (FDRE) to 'z920_nvdla_ps_i/axi_cdma_1/U0/GEN_SG_MODE.I_SG_MODE_WRAPi_0/I_SG_CNTLR/sig_dm_status_reg_reg[5]'
INFO: [Synth 8-3886] merging instance 'z920_nvdla_ps_i/axi_cdma_1/U0/GEN_SG_MODE.I_SG_MODE_WRAPi_0/I_SG_CNTLR/sig_dm_status_reg_reg[5]' (FDRE) to 'z920_nvdla_ps_i/axi_cdma_1/U0/GEN_SG_MODE.I_SG_MODE_WRAPi_0/I_SG_CNTLR/sig_dm_status_reg_reg[6]'
INFO: [Synth 8-3886] merging instance 'z920_nvdla_ps_i/axi_cdma_1/U0/GEN_SG_MODE.I_SG_MODE_WRAPi_0/I_SG_CNTLR/sig_dm_status_reg_reg[6]' (FDRE) to 'z920_nvdla_ps_i/axi_cdma_1/U0/GEN_SG_MODE.I_SG_MODE_WRAPi_0/I_SG_CNTLR/sig_dm_status_reg_reg[7]'
INFO: [Synth 8-3886] merging instance 'z920_nvdla_ps_i/axi_cdma_1/U0/GEN_SG_MODE.I_SG_MODE_WRAPi_0/I_SG_CNTLR/sig_dm_status_reg_reg[7]' (FDRE) to 'z920_nvdla_ps_i/axi_cdma_1/U0/GEN_SG_MODE.I_SG_MODE_WRAPi_0/I_SG_CNTLR/sig_dm_status_reg_reg[8]'
INFO: [Synth 8-3886] merging instance 'z920_nvdla_ps_i/axi_cdma_1/U0/GEN_SG_MODE.I_SG_MODE_WRAPi_0/I_SG_CNTLR/sig_dm_status_reg_reg[8]' (FDRE) to 'z920_nvdla_ps_i/axi_cdma_1/U0/GEN_SG_MODE.I_SG_MODE_WRAPi_0/I_SG_CNTLR/sig_dm_status_reg_reg[9]'
INFO: [Synth 8-3886] merging instance 'z920_nvdla_ps_i/axi_cdma_1/U0/GEN_SG_MODE.I_SG_MODE_WRAPi_0/I_SG_CNTLR/sig_dm_status_reg_reg[9]' (FDRE) to 'z920_nvdla_ps_i/axi_cdma_1/U0/GEN_SG_MODE.I_SG_MODE_WRAPi_0/I_SG_CNTLR/sig_dm_status_reg_reg[10]'
INFO: [Synth 8-3886] merging instance 'z920_nvdla_ps_i/axi_cdma_1/U0/GEN_SG_MODE.I_SG_MODE_WRAPi_0/I_SG_CNTLR/sig_dm_status_reg_reg[10]' (FDRE) to 'z920_nvdla_ps_i/axi_cdma_1/U0/GEN_SG_MODE.I_SG_MODE_WRAPi_0/I_SG_CNTLR/sig_dm_status_reg_reg[11]'
INFO: [Synth 8-3886] merging instance 'z920_nvdla_ps_i/axi_cdma_1/U0/GEN_SG_MODE.I_SG_MODE_WRAPi_0/I_SG_CNTLR/sig_dm_status_reg_reg[11]' (FDRE) to 'z920_nvdla_ps_i/axi_cdma_1/U0/GEN_SG_MODE.I_SG_MODE_WRAPi_0/I_SG_CNTLR/sig_dm_status_reg_reg[12]'
INFO: [Synth 8-3886] merging instance 'z920_nvdla_ps_i/axi_cdma_1/U0/GEN_SG_MODE.I_SG_MODE_WRAPi_0/I_SG_CNTLR/sig_dm_status_reg_reg[12]' (FDRE) to 'z920_nvdla_ps_i/axi_cdma_1/U0/GEN_SG_MODE.I_SG_MODE_WRAPi_0/I_SG_CNTLR/sig_dm_status_reg_reg[13]'
INFO: [Synth 8-3886] merging instance 'z920_nvdla_ps_i/axi_cdma_1/U0/GEN_SG_MODE.I_SG_MODE_WRAPi_0/I_SG_CNTLR/sig_dm_status_reg_reg[13]' (FDRE) to 'z920_nvdla_ps_i/axi_cdma_1/U0/GEN_SG_MODE.I_SG_MODE_WRAPi_0/I_SG_CNTLR/sig_dm_status_reg_reg[14]'
INFO: [Synth 8-3886] merging instance 'z920_nvdla_ps_i/axi_cdma_1/U0/GEN_SG_MODE.I_SG_MODE_WRAPi_0/I_SG_CNTLR/sig_dm_status_reg_reg[14]' (FDRE) to 'z920_nvdla_ps_i/axi_cdma_1/U0/GEN_SG_MODE.I_SG_MODE_WRAPi_0/I_SG_CNTLR/sig_dm_status_reg_reg[15]'
INFO: [Synth 8-3886] merging instance 'z920_nvdla_ps_i/axi_cdma_1/U0/GEN_SG_MODE.I_SG_MODE_WRAPi_0/I_SG_CNTLR/sig_dm_status_reg_reg[15]' (FDRE) to 'z920_nvdla_ps_i/axi_cdma_1/U0/GEN_SG_MODE.I_SG_MODE_WRAPi_0/I_SG_CNTLR/sig_dm_status_reg_reg[16]'
INFO: [Synth 8-3886] merging instance 'z920_nvdla_ps_i/axi_cdma_1/U0/GEN_SG_MODE.I_SG_MODE_WRAPi_0/I_SG_CNTLR/sig_dm_status_reg_reg[16]' (FDRE) to 'z920_nvdla_ps_i/axi_cdma_1/U0/GEN_SG_MODE.I_SG_MODE_WRAPi_0/I_SG_CNTLR/sig_dm_status_reg_reg[17]'
INFO: [Synth 8-3886] merging instance 'z920_nvdla_ps_i/axi_cdma_1/U0/GEN_SG_MODE.I_SG_MODE_WRAPi_0/I_SG_CNTLR/sig_dm_status_reg_reg[17]' (FDRE) to 'z920_nvdla_ps_i/axi_cdma_1/U0/GEN_SG_MODE.I_SG_MODE_WRAPi_0/I_SG_CNTLR/sig_dm_status_reg_reg[18]'
INFO: [Synth 8-3886] merging instance 'z920_nvdla_ps_i/axi_cdma_1/U0/GEN_SG_MODE.I_SG_MODE_WRAPi_0/I_SG_CNTLR/sig_dm_status_reg_reg[18]' (FDRE) to 'z920_nvdla_ps_i/axi_cdma_1/U0/GEN_SG_MODE.I_SG_MODE_WRAPi_0/I_SG_CNTLR/sig_dm_status_reg_reg[19]'
INFO: [Synth 8-3886] merging instance 'z920_nvdla_ps_i/axi_cdma_1/U0/GEN_SG_MODE.I_SG_MODE_WRAPi_0/I_SG_CNTLR/sig_dm_status_reg_reg[19]' (FDRE) to 'z920_nvdla_ps_i/axi_cdma_1/U0/GEN_SG_MODE.I_SG_MODE_WRAPi_0/I_SG_CNTLR/sig_dm_status_reg_reg[20]'
INFO: [Synth 8-3886] merging instance 'z920_nvdla_ps_i/axi_cdma_1/U0/GEN_SG_MODE.I_SG_MODE_WRAPi_0/I_SG_CNTLR/sig_dm_status_reg_reg[20]' (FDRE) to 'z920_nvdla_ps_i/axi_cdma_1/U0/GEN_SG_MODE.I_SG_MODE_WRAPi_0/I_SG_CNTLR/sig_dm_status_reg_reg[21]'
INFO: [Synth 8-3886] merging instance 'z920_nvdla_ps_i/axi_cdma_1/U0/GEN_SG_MODE.I_SG_MODE_WRAPi_0/I_SG_CNTLR/sig_dm_status_reg_reg[21]' (FDRE) to 'z920_nvdla_ps_i/axi_cdma_1/U0/GEN_SG_MODE.I_SG_MODE_WRAPi_0/I_SG_CNTLR/sig_dm_status_reg_reg[22]'
INFO: [Synth 8-3886] merging instance 'z920_nvdla_ps_i/axi_cdma_1/U0/GEN_SG_MODE.I_SG_MODE_WRAPi_0/I_SG_CNTLR/sig_dm_status_reg_reg[22]' (FDRE) to 'z920_nvdla_ps_i/axi_cdma_1/U0/GEN_SG_MODE.I_SG_MODE_WRAPi_0/I_SG_CNTLR/sig_dm_status_reg_reg[23]'
INFO: [Synth 8-3886] merging instance 'z920_nvdla_ps_i/axi_cdma_1/U0/GEN_SG_MODE.I_SG_MODE_WRAPi_0/I_SG_CNTLR/sig_dm_status_reg_reg[23]' (FDRE) to 'z920_nvdla_ps_i/axi_cdma_1/U0/GEN_SG_MODE.I_SG_MODE_WRAPi_0/I_SG_CNTLR/sig_dm_status_reg_reg[24]'
INFO: [Synth 8-3886] merging instance 'z920_nvdla_ps_i/axi_cdma_1/U0/GEN_SG_MODE.I_SG_MODE_WRAPi_0/I_SG_CNTLR/sig_dm_status_reg_reg[24]' (FDRE) to 'z920_nvdla_ps_i/axi_cdma_1/U0/GEN_SG_MODE.I_SG_MODE_WRAPi_0/I_SG_CNTLR/sig_dm_status_reg_reg[25]'
INFO: [Synth 8-3886] merging instance 'z920_nvdla_ps_i/axi_cdma_1/U0/GEN_SG_MODE.I_SG_MODE_WRAPi_0/I_SG_CNTLR/sig_dm_status_reg_reg[25]' (FDRE) to 'z920_nvdla_ps_i/axi_cdma_1/U0/GEN_SG_MODE.I_SG_MODE_WRAPi_0/I_SG_CNTLR/sig_dm_status_reg_reg[26]'
INFO: [Synth 8-3886] merging instance 'z920_nvdla_ps_i/axi_cdma_1/U0/GEN_SG_MODE.I_SG_MODE_WRAPi_0/I_SG_CNTLR/sig_dm_status_reg_reg[26]' (FDRE) to 'z920_nvdla_ps_i/axi_cdma_1/U0/GEN_SG_MODE.I_SG_MODE_WRAPi_0/I_SG_CNTLR/sig_dm_status_reg_reg[27]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (z920_nvdla_ps_i/axi_cdma_1/U0/\GEN_SG_MODE.I_SG_MODE_WRAPi_0 /\I_SG_CNTLR/sig_dm_status_reg_reg[27] )
INFO: [Synth 8-3886] merging instance 'z920_nvdla_ps_i/axi_cdma_1/U0/GEN_SG_MODE.I_SG_MODE_WRAPi_0/I_SG_CNTLR/sig_dm_status_reg_reg[31]' (FDRE) to 'z920_nvdla_ps_i/axi_cdma_1/U0/GEN_SG_MODE.I_SG_MODE_WRAPi_0/I_SG_CNTLR/sig_dm_status_full_reg'
INFO: [Synth 8-3886] merging instance 'z920_nvdla_ps_i/axi_cdma_1/U0/GEN_SG_MODE.I_SG_MODE_WRAPi_0/I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[23]' (FDRE) to 'z920_nvdla_ps_i/axi_cdma_1/U0/GEN_SG_MODE.I_SG_MODE_WRAPi_0/I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[34]'
INFO: [Synth 8-3886] merging instance 'z920_nvdla_ps_i/axi_cdma_1/U0/GEN_SG_MODE.I_SG_MODE_WRAPi_0/I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[32]' (FDRE) to 'z920_nvdla_ps_i/axi_cdma_1/U0/GEN_SG_MODE.I_SG_MODE_WRAPi_0/I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[33]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (z920_nvdla_ps_i/axi_cdma_1/U0/\GEN_SG_MODE.I_SG_MODE_WRAPi_0 /\I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[33] )
INFO: [Synth 8-3886] merging instance 'z920_nvdla_ps_i/axi_cdma_1/U0/GEN_SG_MODE.I_SG_MODE_WRAPi_0/I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[34]' (FDRE) to 'z920_nvdla_ps_i/axi_cdma_1/U0/GEN_SG_MODE.I_SG_MODE_WRAPi_0/I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[35]'
INFO: [Synth 8-3886] merging instance 'z920_nvdla_ps_i/axi_cdma_1/U0/GEN_SG_MODE.I_SG_MODE_WRAPi_0/I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_MSTR_SCC/sig_cmd_burst_reg_reg[1]' (FDRE) to 'z920_nvdla_ps_i/axi_cdma_1/U0/GEN_SG_MODE.I_SG_MODE_WRAPi_0/I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_MSTR_SCC/sig_cmd_addr_reg_reg[0]'
INFO: [Synth 8-3886] merging instance 'z920_nvdla_ps_i/axi_cdma_1/U0/GEN_SG_MODE.I_SG_MODE_WRAPi_0/I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_MSTR_SCC/sig_cmd_addr_reg_reg[0]' (FDRE) to 'z920_nvdla_ps_i/axi_cdma_1/U0/GEN_SG_MODE.I_SG_MODE_WRAPi_0/I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_MSTR_SCC/sig_cmd_addr_reg_reg[1]'
INFO: [Synth 8-3886] merging instance 'z920_nvdla_ps_i/axi_cdma_1/U0/GEN_SG_MODE.I_SG_MODE_WRAPi_0/I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_MSTR_SCC/sig_cmd_addr_reg_reg[1]' (FDRE) to 'z920_nvdla_ps_i/axi_cdma_1/U0/GEN_SG_MODE.I_SG_MODE_WRAPi_0/I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_MSTR_SCC/sig_cmd_addr_reg_reg[2]'
INFO: [Synth 8-3886] merging instance 'z920_nvdla_ps_i/axi_cdma_1/U0/GEN_SG_MODE.I_SG_MODE_WRAPi_0/I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_MSTR_SCC/sig_cmd_addr_reg_reg[2]' (FDRE) to 'z920_nvdla_ps_i/axi_cdma_1/U0/GEN_SG_MODE.I_SG_MODE_WRAPi_0/I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_MSTR_SCC/sig_cmd_addr_reg_reg[3]'
INFO: [Synth 8-3886] merging instance 'z920_nvdla_ps_i/axi_cdma_1/U0/GEN_SG_MODE.I_SG_MODE_WRAPi_0/I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_MSTR_SCC/sig_cmd_addr_reg_reg[3]' (FDRE) to 'z920_nvdla_ps_i/axi_cdma_1/U0/GEN_SG_MODE.I_SG_MODE_WRAPi_0/I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_MSTR_SCC/sig_cmd_addr_reg_reg[4]'
INFO: [Synth 8-3886] merging instance 'z920_nvdla_ps_i/axi_cdma_1/U0/GEN_SG_MODE.I_SG_MODE_WRAPi_0/I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_MSTR_SCC/sig_cmd_addr_reg_reg[4]' (FDRE) to 'z920_nvdla_ps_i/axi_cdma_1/U0/GEN_SG_MODE.I_SG_MODE_WRAPi_0/I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_MSTR_SCC/sig_cmd_addr_reg_reg[5]'
INFO: [Synth 8-3886] merging instance 'z920_nvdla_ps_i/axi_cdma_1/U0/GEN_SG_MODE.I_SG_MODE_WRAPi_0/I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/sig_next_last_strb_reg_reg[0]' (FDRE) to 'z920_nvdla_ps_i/axi_cdma_1/U0/GEN_SG_MODE.I_SG_MODE_WRAPi_0/I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/sig_next_last_strb_reg_reg[1]'
INFO: [Synth 8-3886] merging instance 'z920_nvdla_ps_i/axi_cdma_1/U0/GEN_SG_MODE.I_SG_MODE_WRAPi_0/I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/sig_next_last_strb_reg_reg[1]' (FDRE) to 'z920_nvdla_ps_i/axi_cdma_1/U0/GEN_SG_MODE.I_SG_MODE_WRAPi_0/I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/sig_next_last_strb_reg_reg[2]'
INFO: [Synth 8-3886] merging instance 'z920_nvdla_ps_i/axi_cdma_1/U0/GEN_SG_MODE.I_SG_MODE_WRAPi_0/I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/sig_next_last_strb_reg_reg[3]' (FDRE) to 'z920_nvdla_ps_i/axi_cdma_1/U0/GEN_SG_MODE.I_SG_MODE_WRAPi_0/I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/sig_next_last_strb_reg_reg[2]'
INFO: [Synth 8-3886] merging instance 'z920_nvdla_ps_i/axi_cdma_1/U0/GEN_SG_MODE.I_SG_MODE_WRAPi_0/I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/sig_next_last_strb_reg_reg[2]' (FDRE) to 'z920_nvdla_ps_i/axi_cdma_1/U0/GEN_SG_MODE.I_SG_MODE_WRAPi_0/I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/sig_next_eof_reg_reg'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (z920_nvdla_ps_i/axi_cdma_1/U0/\GEN_SG_MODE.I_SG_MODE_WRAPi_0 /\I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_RESET/sig_s_h_halt_reg_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (z920_nvdla_ps_i/axi_cdma_1/U0/\GEN_SG_MODE.I_SG_MODE_WRAPi_0 /\I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/sig_next_sequential_reg_reg )
INFO: [Synth 8-3886] merging instance 'z920_nvdla_ps_i/axi_cdma_1/U0/GEN_SG_MODE.I_SG_MODE_WRAPi_0/I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE/GEN_QUEUE.I_UPDT_DESC_QUEUE/GEN_Q_FOR_SYNC.MM2S_CHANNEL.sts_queue_dout_reg[0]' (FDRE) to 'z920_nvdla_ps_i/axi_cdma_1/U0/GEN_SG_MODE.I_SG_MODE_WRAPi_0/I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE/GEN_QUEUE.I_UPDT_DESC_QUEUE/GEN_Q_FOR_SYNC.MM2S_CHANNEL.sts_queue_dout_reg[1]'
INFO: [Synth 8-3886] merging instance 'z920_nvdla_ps_i/axi_cdma_1/U0/GEN_SG_MODE.I_SG_MODE_WRAPi_0/I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE/GEN_QUEUE.I_UPDT_DESC_QUEUE/GEN_Q_FOR_SYNC.MM2S_CHANNEL.sts_queue_dout_reg[1]' (FDRE) to 'z920_nvdla_ps_i/axi_cdma_1/U0/GEN_SG_MODE.I_SG_MODE_WRAPi_0/I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE/GEN_QUEUE.I_UPDT_DESC_QUEUE/GEN_Q_FOR_SYNC.MM2S_CHANNEL.sts_queue_dout_reg[2]'
INFO: [Synth 8-3886] merging instance 'z920_nvdla_ps_i/axi_cdma_1/U0/GEN_SG_MODE.I_SG_MODE_WRAPi_0/I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE/GEN_QUEUE.I_UPDT_DESC_QUEUE/GEN_Q_FOR_SYNC.MM2S_CHANNEL.sts_queue_dout_reg[2]' (FDRE) to 'z920_nvdla_ps_i/axi_cdma_1/U0/GEN_SG_MODE.I_SG_MODE_WRAPi_0/I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE/GEN_QUEUE.I_UPDT_DESC_QUEUE/GEN_Q_FOR_SYNC.MM2S_CHANNEL.sts_queue_dout_reg[3]'
INFO: [Synth 8-3886] merging instance 'z920_nvdla_ps_i/axi_cdma_1/U0/GEN_SG_MODE.I_SG_MODE_WRAPi_0/I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE/GEN_QUEUE.I_UPDT_DESC_QUEUE/GEN_Q_FOR_SYNC.MM2S_CHANNEL.sts_queue_dout_reg[3]' (FDRE) to 'z920_nvdla_ps_i/axi_cdma_1/U0/GEN_SG_MODE.I_SG_MODE_WRAPi_0/I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE/GEN_QUEUE.I_UPDT_DESC_QUEUE/GEN_Q_FOR_SYNC.MM2S_CHANNEL.sts_queue_dout_reg[4]'
INFO: [Synth 8-3886] merging instance 'z920_nvdla_ps_i/axi_cdma_1/U0/GEN_SG_MODE.I_SG_MODE_WRAPi_0/I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE/GEN_QUEUE.I_UPDT_DESC_QUEUE/GEN_Q_FOR_SYNC.MM2S_CHANNEL.sts_queue_dout_reg[4]' (FDRE) to 'z920_nvdla_ps_i/axi_cdma_1/U0/GEN_SG_MODE.I_SG_MODE_WRAPi_0/I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE/GEN_QUEUE.I_UPDT_DESC_QUEUE/GEN_Q_FOR_SYNC.MM2S_CHANNEL.sts_queue_dout_reg[5]'
INFO: [Synth 8-3886] merging instance 'z920_nvdla_ps_i/axi_cdma_1/U0/GEN_SG_MODE.I_SG_MODE_WRAPi_0/I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE/GEN_QUEUE.I_UPDT_DESC_QUEUE/GEN_Q_FOR_SYNC.MM2S_CHANNEL.sts_queue_dout_reg[5]' (FDRE) to 'z920_nvdla_ps_i/axi_cdma_1/U0/GEN_SG_MODE.I_SG_MODE_WRAPi_0/I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE/GEN_QUEUE.I_UPDT_DESC_QUEUE/GEN_Q_FOR_SYNC.MM2S_CHANNEL.sts_queue_dout_reg[6]'
INFO: [Synth 8-3886] merging instance 'z920_nvdla_ps_i/axi_cdma_1/U0/GEN_SG_MODE.I_SG_MODE_WRAPi_0/I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE/GEN_QUEUE.I_UPDT_DESC_QUEUE/GEN_Q_FOR_SYNC.MM2S_CHANNEL.sts_queue_dout_reg[6]' (FDRE) to 'z920_nvdla_ps_i/axi_cdma_1/U0/GEN_SG_MODE.I_SG_MODE_WRAPi_0/I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE/GEN_QUEUE.I_UPDT_DESC_QUEUE/GEN_Q_FOR_SYNC.MM2S_CHANNEL.sts_queue_dout_reg[7]'
INFO: [Synth 8-3886] merging instance 'z920_nvdla_ps_i/axi_cdma_1/U0/GEN_SG_MODE.I_SG_MODE_WRAPi_0/I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE/GEN_QUEUE.I_UPDT_DESC_QUEUE/GEN_Q_FOR_SYNC.MM2S_CHANNEL.sts_queue_dout_reg[7]' (FDRE) to 'z920_nvdla_ps_i/axi_cdma_1/U0/GEN_SG_MODE.I_SG_MODE_WRAPi_0/I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE/GEN_QUEUE.I_UPDT_DESC_QUEUE/GEN_Q_FOR_SYNC.MM2S_CHANNEL.sts_queue_dout_reg[8]'
INFO: [Synth 8-3886] merging instance 'z920_nvdla_ps_i/axi_cdma_1/U0/GEN_SG_MODE.I_SG_MODE_WRAPi_0/I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE/GEN_QUEUE.I_UPDT_DESC_QUEUE/GEN_Q_FOR_SYNC.MM2S_CHANNEL.sts_queue_dout_reg[8]' (FDRE) to 'z920_nvdla_ps_i/axi_cdma_1/U0/GEN_SG_MODE.I_SG_MODE_WRAPi_0/I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE/GEN_QUEUE.I_UPDT_DESC_QUEUE/GEN_Q_FOR_SYNC.MM2S_CHANNEL.sts_queue_dout_reg[9]'
INFO: [Synth 8-3886] merging instance 'z920_nvdla_ps_i/axi_cdma_1/U0/GEN_SG_MODE.I_SG_MODE_WRAPi_0/I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE/GEN_QUEUE.I_UPDT_DESC_QUEUE/GEN_Q_FOR_SYNC.MM2S_CHANNEL.sts_queue_dout_reg[9]' (FDRE) to 'z920_nvdla_ps_i/axi_cdma_1/U0/GEN_SG_MODE.I_SG_MODE_WRAPi_0/I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE/GEN_QUEUE.I_UPDT_DESC_QUEUE/GEN_Q_FOR_SYNC.MM2S_CHANNEL.sts_queue_dout_reg[10]'
INFO: [Synth 8-3886] merging instance 'z920_nvdla_ps_i/axi_cdma_1/U0/GEN_SG_MODE.I_SG_MODE_WRAPi_0/I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE/GEN_QUEUE.I_UPDT_DESC_QUEUE/GEN_Q_FOR_SYNC.MM2S_CHANNEL.sts_queue_dout_reg[10]' (FDRE) to 'z920_nvdla_ps_i/axi_cdma_1/U0/GEN_SG_MODE.I_SG_MODE_WRAPi_0/I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE/GEN_QUEUE.I_UPDT_DESC_QUEUE/GEN_Q_FOR_SYNC.MM2S_CHANNEL.sts_queue_dout_reg[11]'
INFO: [Synth 8-3886] merging instance 'z920_nvdla_ps_i/axi_cdma_1/U0/GEN_SG_MODE.I_SG_MODE_WRAPi_0/I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE/GEN_QUEUE.I_UPDT_DESC_QUEUE/GEN_Q_FOR_SYNC.MM2S_CHANNEL.sts_queue_dout_reg[11]' (FDRE) to 'z920_nvdla_ps_i/axi_cdma_1/U0/GEN_SG_MODE.I_SG_MODE_WRAPi_0/I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE/GEN_QUEUE.I_UPDT_DESC_QUEUE/GEN_Q_FOR_SYNC.MM2S_CHANNEL.sts_queue_dout_reg[12]'
INFO: [Synth 8-3886] merging instance 'z920_nvdla_ps_i/axi_cdma_1/U0/GEN_SG_MODE.I_SG_MODE_WRAPi_0/I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE/GEN_QUEUE.I_UPDT_DESC_QUEUE/GEN_Q_FOR_SYNC.MM2S_CHANNEL.sts_queue_dout_reg[12]' (FDRE) to 'z920_nvdla_ps_i/axi_cdma_1/U0/GEN_SG_MODE.I_SG_MODE_WRAPi_0/I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE/GEN_QUEUE.I_UPDT_DESC_QUEUE/GEN_Q_FOR_SYNC.MM2S_CHANNEL.sts_queue_dout_reg[13]'
INFO: [Synth 8-3886] merging instance 'z920_nvdla_ps_i/axi_cdma_1/U0/GEN_SG_MODE.I_SG_MODE_WRAPi_0/I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE/GEN_QUEUE.I_UPDT_DESC_QUEUE/GEN_Q_FOR_SYNC.MM2S_CHANNEL.sts_queue_dout_reg[13]' (FDRE) to 'z920_nvdla_ps_i/axi_cdma_1/U0/GEN_SG_MODE.I_SG_MODE_WRAPi_0/I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE/GEN_QUEUE.I_UPDT_DESC_QUEUE/GEN_Q_FOR_SYNC.MM2S_CHANNEL.sts_queue_dout_reg[14]'
INFO: [Synth 8-3886] merging instance 'z920_nvdla_ps_i/axi_cdma_1/U0/GEN_SG_MODE.I_SG_MODE_WRAPi_0/I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE/GEN_QUEUE.I_UPDT_DESC_QUEUE/GEN_Q_FOR_SYNC.MM2S_CHANNEL.sts_queue_dout_reg[14]' (FDRE) to 'z920_nvdla_ps_i/axi_cdma_1/U0/GEN_SG_MODE.I_SG_MODE_WRAPi_0/I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE/GEN_QUEUE.I_UPDT_DESC_QUEUE/GEN_Q_FOR_SYNC.MM2S_CHANNEL.sts_queue_dout_reg[15]'
INFO: [Synth 8-3886] merging instance 'z920_nvdla_ps_i/axi_cdma_1/U0/GEN_SG_MODE.I_SG_MODE_WRAPi_0/I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE/GEN_QUEUE.I_UPDT_DESC_QUEUE/GEN_Q_FOR_SYNC.MM2S_CHANNEL.sts_queue_dout_reg[15]' (FDRE) to 'z920_nvdla_ps_i/axi_cdma_1/U0/GEN_SG_MODE.I_SG_MODE_WRAPi_0/I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE/GEN_QUEUE.I_UPDT_DESC_QUEUE/GEN_Q_FOR_SYNC.MM2S_CHANNEL.sts_queue_dout_reg[16]'
INFO: [Synth 8-3886] merging instance 'z920_nvdla_ps_i/axi_cdma_1/U0/GEN_SG_MODE.I_SG_MODE_WRAPi_0/I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE/GEN_QUEUE.I_UPDT_DESC_QUEUE/GEN_Q_FOR_SYNC.MM2S_CHANNEL.sts_queue_dout_reg[16]' (FDRE) to 'z920_nvdla_ps_i/axi_cdma_1/U0/GEN_SG_MODE.I_SG_MODE_WRAPi_0/I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE/GEN_QUEUE.I_UPDT_DESC_QUEUE/GEN_Q_FOR_SYNC.MM2S_CHANNEL.sts_queue_dout_reg[17]'
INFO: [Synth 8-3886] merging instance 'z920_nvdla_ps_i/axi_cdma_1/U0/GEN_SG_MODE.I_SG_MODE_WRAPi_0/I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE/GEN_QUEUE.I_UPDT_DESC_QUEUE/GEN_Q_FOR_SYNC.MM2S_CHANNEL.sts_queue_dout_reg[17]' (FDRE) to 'z920_nvdla_ps_i/axi_cdma_1/U0/GEN_SG_MODE.I_SG_MODE_WRAPi_0/I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE/GEN_QUEUE.I_UPDT_DESC_QUEUE/GEN_Q_FOR_SYNC.MM2S_CHANNEL.sts_queue_dout_reg[18]'
INFO: [Synth 8-3886] merging instance 'z920_nvdla_ps_i/axi_cdma_1/U0/GEN_SG_MODE.I_SG_MODE_WRAPi_0/I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE/GEN_QUEUE.I_UPDT_DESC_QUEUE/GEN_Q_FOR_SYNC.MM2S_CHANNEL.sts_queue_dout_reg[18]' (FDRE) to 'z920_nvdla_ps_i/axi_cdma_1/U0/GEN_SG_MODE.I_SG_MODE_WRAPi_0/I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE/GEN_QUEUE.I_UPDT_DESC_QUEUE/GEN_Q_FOR_SYNC.MM2S_CHANNEL.sts_queue_dout_reg[19]'
INFO: [Synth 8-3886] merging instance 'z920_nvdla_ps_i/axi_cdma_1/U0/GEN_SG_MODE.I_SG_MODE_WRAPi_0/I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE/GEN_QUEUE.I_UPDT_DESC_QUEUE/GEN_Q_FOR_SYNC.MM2S_CHANNEL.sts_queue_dout_reg[19]' (FDRE) to 'z920_nvdla_ps_i/axi_cdma_1/U0/GEN_SG_MODE.I_SG_MODE_WRAPi_0/I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE/GEN_QUEUE.I_UPDT_DESC_QUEUE/GEN_Q_FOR_SYNC.MM2S_CHANNEL.sts_queue_dout_reg[20]'
INFO: [Synth 8-3886] merging instance 'z920_nvdla_ps_i/axi_cdma_1/U0/GEN_SG_MODE.I_SG_MODE_WRAPi_0/I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE/GEN_QUEUE.I_UPDT_DESC_QUEUE/GEN_Q_FOR_SYNC.MM2S_CHANNEL.sts_queue_dout_reg[20]' (FDRE) to 'z920_nvdla_ps_i/axi_cdma_1/U0/GEN_SG_MODE.I_SG_MODE_WRAPi_0/I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE/GEN_QUEUE.I_UPDT_DESC_QUEUE/GEN_Q_FOR_SYNC.MM2S_CHANNEL.sts_queue_dout_reg[21]'
INFO: [Synth 8-3886] merging instance 'z920_nvdla_ps_i/axi_cdma_1/U0/GEN_SG_MODE.I_SG_MODE_WRAPi_0/I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE/GEN_QUEUE.I_UPDT_DESC_QUEUE/GEN_Q_FOR_SYNC.MM2S_CHANNEL.sts_queue_dout_reg[21]' (FDRE) to 'z920_nvdla_ps_i/axi_cdma_1/U0/GEN_SG_MODE.I_SG_MODE_WRAPi_0/I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE/GEN_QUEUE.I_UPDT_DESC_QUEUE/GEN_Q_FOR_SYNC.MM2S_CHANNEL.sts_queue_dout_reg[22]'
INFO: [Synth 8-3886] merging instance 'z920_nvdla_ps_i/axi_cdma_1/U0/GEN_SG_MODE.I_SG_MODE_WRAPi_0/I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE/GEN_QUEUE.I_UPDT_DESC_QUEUE/GEN_Q_FOR_SYNC.MM2S_CHANNEL.sts_queue_dout_reg[22]' (FDRE) to 'z920_nvdla_ps_i/axi_cdma_1/U0/GEN_SG_MODE.I_SG_MODE_WRAPi_0/I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE/GEN_QUEUE.I_UPDT_DESC_QUEUE/GEN_Q_FOR_SYNC.MM2S_CHANNEL.sts_queue_dout_reg[23]'
INFO: [Synth 8-3886] merging instance 'z920_nvdla_ps_i/axi_cdma_1/U0/GEN_SG_MODE.I_SG_MODE_WRAPi_0/I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE/GEN_QUEUE.I_UPDT_DESC_QUEUE/GEN_Q_FOR_SYNC.MM2S_CHANNEL.sts_queue_dout_reg[23]' (FDRE) to 'z920_nvdla_ps_i/axi_cdma_1/U0/GEN_SG_MODE.I_SG_MODE_WRAPi_0/I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE/GEN_QUEUE.I_UPDT_DESC_QUEUE/GEN_Q_FOR_SYNC.MM2S_CHANNEL.sts_queue_dout_reg[24]'
INFO: [Synth 8-3886] merging instance 'z920_nvdla_ps_i/axi_cdma_1/U0/GEN_SG_MODE.I_SG_MODE_WRAPi_0/I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE/GEN_QUEUE.I_UPDT_DESC_QUEUE/GEN_Q_FOR_SYNC.MM2S_CHANNEL.sts_queue_dout_reg[24]' (FDRE) to 'z920_nvdla_ps_i/axi_cdma_1/U0/GEN_SG_MODE.I_SG_MODE_WRAPi_0/I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE/GEN_QUEUE.I_UPDT_DESC_QUEUE/GEN_Q_FOR_SYNC.MM2S_CHANNEL.sts_queue_dout_reg[25]'
INFO: [Synth 8-3886] merging instance 'z920_nvdla_ps_i/axi_cdma_1/U0/GEN_SG_MODE.I_SG_MODE_WRAPi_0/I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE/GEN_QUEUE.I_UPDT_DESC_QUEUE/GEN_Q_FOR_SYNC.MM2S_CHANNEL.sts_queue_dout_reg[25]' (FDRE) to 'z920_nvdla_ps_i/axi_cdma_1/U0/GEN_SG_MODE.I_SG_MODE_WRAPi_0/I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE/GEN_QUEUE.I_UPDT_DESC_QUEUE/GEN_Q_FOR_SYNC.MM2S_CHANNEL.sts_queue_dout_reg[26]'
INFO: [Synth 8-3886] merging instance 'z920_nvdla_ps_i/axi_cdma_1/U0/GEN_SG_MODE.I_SG_MODE_WRAPi_0/I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE/GEN_QUEUE.I_UPDT_DESC_QUEUE/GEN_Q_FOR_SYNC.MM2S_CHANNEL.sts_queue_dout_reg[26]' (FDRE) to 'z920_nvdla_ps_i/axi_cdma_1/U0/GEN_SG_MODE.I_SG_MODE_WRAPi_0/I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE/GEN_QUEUE.I_UPDT_DESC_QUEUE/GEN_Q_FOR_SYNC.MM2S_CHANNEL.sts_queue_dout_reg[27]'
INFO: [Synth 8-3886] merging instance 'z920_nvdla_ps_i/axi_cdma_1/U0/GEN_SG_MODE.I_SG_MODE_WRAPi_0/I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_MSTR_SCC/sig_cmd_burst_reg_reg[0]' (FDRE) to 'z920_nvdla_ps_i/axi_cdma_1/U0/GEN_SG_MODE.I_SG_MODE_WRAPi_0/I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_MSTR_SCC/sig_cmd_addr_reg_reg[3]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (z920_nvdla_ps_i/axi_cdma_1/U0/\GEN_SG_MODE.I_SG_MODE_WRAPi_0 /\I_HYBRID_REG_MODULE/I_REGISTER_BLOCK/curdesc_lsb_i_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (z920_nvdla_ps_i/axi_cdma_1/U0/\GEN_SG_MODE.I_SG_MODE_WRAPi_0 /\I_HYBRID_REG_MODULE/I_REGISTER_BLOCK/taildesc_lsb_i_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (z920_nvdla_ps_i/axi_cdma_1/U0/\GEN_SG_MODE.I_SG_MODE_WRAPi_0 /\I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_ADDR_CNTL/sig_next_len_reg_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (z920_nvdla_ps_i/axi_cdma_1/U0/\GEN_SG_MODE.I_SG_MODE_WRAPi_0 /\I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_ADDR_CNTL/sig_next_len_reg_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (z920_nvdla_ps_i/axi_cdma_1/U0/\GEN_SG_MODE.I_SG_MODE_WRAPi_0 /\I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_RESET/sig_s_h_halt_reg_reg )
WARNING: [Synth 8-3332] Sequential element (gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[0]) is unused and will be removed from module xpm_fifo_base.
WARNING: [Synth 8-3332] Sequential element (grdc.rd_data_count_i_reg[5]) is unused and will be removed from module xpm_fifo_base.
WARNING: [Synth 8-3332] Sequential element (grdc.rd_data_count_i_reg[4]) is unused and will be removed from module xpm_fifo_base.
WARNING: [Synth 8-3332] Sequential element (grdc.rd_data_count_i_reg[3]) is unused and will be removed from module xpm_fifo_base.
WARNING: [Synth 8-3332] Sequential element (grdc.rd_data_count_i_reg[2]) is unused and will be removed from module xpm_fifo_base.
WARNING: [Synth 8-3332] Sequential element (grdc.rd_data_count_i_reg[1]) is unused and will be removed from module xpm_fifo_base.
WARNING: [Synth 8-3332] Sequential element (grdc.rd_data_count_i_reg[0]) is unused and will be removed from module xpm_fifo_base.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (z920_nvdla_ps_i/ddr4_0/inst/\u_ddr4_mem_intfc/u_mig_ddr4_phy /insti_1/\phy2clb_rd_dq_r1_reg[1136] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (z920_nvdla_ps_i/ddr4_0/inst/\u_ddr4_mem_intfc/u_mig_ddr4_phy /insti_1/\phy2clb_rd_dq_r1_reg[1032] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (z920_nvdla_ps_i/ddr4_0/inst/\u_ddr4_mem_intfc/u_mig_ddr4_phy /insti_1/\phy2clb_rd_dq_r1_reg[928] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (z920_nvdla_ps_i/ddr4_0/inst/\u_ddr4_mem_intfc/u_mig_ddr4_phy /insti_1/\phy2clb_rd_dq_r1_reg[824] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (z920_nvdla_ps_i/ddr4_0/inst/\u_ddr4_mem_intfc/u_mig_ddr4_phy /insti_1/\phy2clb_rd_dq_r1_reg[720] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (z920_nvdla_ps_i/ddr4_0/inst/\u_ddr4_mem_intfc/u_mig_ddr4_phy /insti_1/\phy2clb_rd_dq_r1_reg[616] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (z920_nvdla_ps_i/ddr4_0/inst/\u_ddr4_mem_intfc/u_mig_ddr4_phy /insti_1/\phy2clb_rd_dq_r1_reg[512] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (z920_nvdla_ps_i/ddr4_0/inst/\u_ddr4_mem_intfc/u_mig_ddr4_phy /insti_1/\phy2clb_rd_dq_r1_reg[408] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (z920_nvdla_ps_i/ddr4_0/inst/\u_ddr4_mem_intfc/u_mig_ddr4_phy /insti_1/\phy2clb_rd_dq_r1_reg[304] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (z920_nvdla_ps_i/ddr4_0/inst/\u_ddr4_mem_intfc/u_mig_ddr4_phy /insti_1/\phy2clb_rd_dq_r1_reg[200] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (z920_nvdla_ps_i/ddr4_0/inst/\u_ddr4_mem_intfc/u_mig_ddr4_phy /insti_1/\phy2clb_rd_dq_r1_reg[96] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (z920_nvdla_ps_i/ddr4_0/inst/\u_ddr4_mem_intfc/u_mig_ddr4_phy /insti_1/\phy2clb_rd_dq_r1_reg[1128] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (z920_nvdla_ps_i/ddr4_0/inst/\u_ddr4_mem_intfc/u_mig_ddr4_phy /insti_1/\phy2clb_rd_dq_r1_reg[1024] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (z920_nvdla_ps_i/ddr4_0/inst/\u_ddr4_mem_intfc/u_mig_ddr4_phy /insti_1/\phy2clb_rd_dq_r1_reg[920] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (z920_nvdla_ps_i/ddr4_0/inst/\u_ddr4_mem_intfc/u_mig_ddr4_phy /insti_1/\phy2clb_rd_dq_r1_reg[816] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (z920_nvdla_ps_i/ddr4_0/inst/\u_ddr4_mem_intfc/u_mig_ddr4_phy /insti_1/\phy2clb_rd_dq_r1_reg[712] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (z920_nvdla_ps_i/ddr4_0/inst/\u_ddr4_mem_intfc/u_mig_ddr4_phy /insti_1/\phy2clb_rd_dq_r1_reg[608] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (z920_nvdla_ps_i/ddr4_0/inst/\u_ddr4_mem_intfc/u_mig_ddr4_phy /insti_1/\phy2clb_rd_dq_r1_reg[504] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (z920_nvdla_ps_i/ddr4_0/inst/\u_ddr4_mem_intfc/u_mig_ddr4_phy /insti_1/\phy2clb_rd_dq_r1_reg[400] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (z920_nvdla_ps_i/ddr4_0/inst/\u_ddr4_mem_intfc/u_mig_ddr4_phy /insti_1/\phy2clb_rd_dq_r1_reg[296] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (z920_nvdla_ps_i/ddr4_0/inst/\u_ddr4_mem_intfc/u_mig_ddr4_phy /insti_1/\phy2clb_rd_dq_r1_reg[192] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (z920_nvdla_ps_i/ddr4_0/inst/\u_ddr4_mem_intfc/u_mig_ddr4_phy /insti_1/\phy2clb_rd_dq_r1_reg[88] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (z920_nvdla_ps_i/ddr4_0/inst/\u_ddr4_mem_intfc/u_mig_ddr4_phy /insti_1/\phy2clb_rd_dq_r1_reg[1120] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (z920_nvdla_ps_i/ddr4_0/inst/\u_ddr4_mem_intfc/u_mig_ddr4_phy /insti_1/\phy2clb_rd_dq_r1_reg[1016] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (z920_nvdla_ps_i/ddr4_0/inst/\u_ddr4_mem_intfc/u_mig_ddr4_phy /insti_1/\phy2clb_rd_dq_r1_reg[912] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (z920_nvdla_ps_i/ddr4_0/inst/\u_ddr4_mem_intfc/u_mig_ddr4_phy /insti_1/\phy2clb_rd_dq_r1_reg[808] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (z920_nvdla_ps_i/ddr4_0/inst/\u_ddr4_mem_intfc/u_mig_ddr4_phy /insti_1/\phy2clb_rd_dq_r1_reg[704] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (z920_nvdla_ps_i/ddr4_0/inst/\u_ddr4_mem_intfc/u_mig_ddr4_phy /insti_1/\phy2clb_rd_dq_r1_reg[600] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (z920_nvdla_ps_i/ddr4_0/inst/\u_ddr4_mem_intfc/u_mig_ddr4_phy /insti_1/\phy2clb_rd_dq_r1_reg[496] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (z920_nvdla_ps_i/ddr4_0/inst/\u_ddr4_mem_intfc/u_mig_ddr4_phy /insti_1/\phy2clb_rd_dq_r1_reg[392] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (z920_nvdla_ps_i/ddr4_0/inst/\u_ddr4_mem_intfc/u_mig_ddr4_phy /insti_1/\phy2clb_rd_dq_r1_reg[288] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (z920_nvdla_ps_i/ddr4_0/inst/\u_ddr4_mem_intfc/u_mig_ddr4_phy /insti_1/\phy2clb_rd_dq_r1_reg[184] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (z920_nvdla_ps_i/ddr4_0/inst/\u_ddr4_mem_intfc/u_mig_ddr4_phy /insti_1/\phy2clb_rd_dq_r1_reg[80] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (z920_nvdla_ps_i/ddr4_0/inst/\u_ddr4_mem_intfc/u_mig_ddr4_phy /insti_1/\phy2clb_rd_dq_r1_reg[1112] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (z920_nvdla_ps_i/ddr4_0/inst/\u_ddr4_mem_intfc/u_mig_ddr4_phy /insti_1/\phy2clb_rd_dq_r1_reg[1008] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (z920_nvdla_ps_i/ddr4_0/inst/\u_ddr4_mem_intfc/u_mig_ddr4_phy /insti_1/\phy2clb_rd_dq_r1_reg[904] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (z920_nvdla_ps_i/ddr4_0/inst/\u_ddr4_mem_intfc/u_mig_ddr4_phy /insti_1/\phy2clb_rd_dq_r1_reg[800] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (z920_nvdla_ps_i/ddr4_0/inst/\u_ddr4_mem_intfc/u_mig_ddr4_phy /insti_1/\phy2clb_rd_dq_r1_reg[696] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (z920_nvdla_ps_i/ddr4_0/inst/\u_ddr4_mem_intfc/u_mig_ddr4_phy /insti_1/\phy2clb_rd_dq_r1_reg[592] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (z920_nvdla_ps_i/ddr4_0/inst/\u_ddr4_mem_intfc/u_mig_ddr4_phy /insti_1/\phy2clb_rd_dq_r1_reg[488] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (z920_nvdla_ps_i/ddr4_0/inst/\u_ddr4_mem_intfc/u_mig_ddr4_phy /insti_1/\phy2clb_rd_dq_r1_reg[384] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (z920_nvdla_ps_i/ddr4_0/inst/\u_ddr4_mem_intfc/u_mig_ddr4_phy /insti_1/\phy2clb_rd_dq_r1_reg[280] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (z920_nvdla_ps_i/ddr4_0/inst/\u_ddr4_mem_intfc/u_mig_ddr4_phy /insti_1/\phy2clb_rd_dq_r1_reg[176] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (z920_nvdla_ps_i/ddr4_0/inst/\u_ddr4_mem_intfc/u_mig_ddr4_phy /insti_1/\phy2clb_rd_dq_r1_reg[72] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (z920_nvdla_ps_i/ddr4_0/inst/\u_ddr4_mem_intfc/u_mig_ddr4_phy /insti_1/\phy2clb_rd_dq_r1_reg[1104] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (z920_nvdla_ps_i/ddr4_0/inst/\u_ddr4_mem_intfc/u_mig_ddr4_phy /insti_1/\phy2clb_rd_dq_r1_reg[1000] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (z920_nvdla_ps_i/ddr4_0/inst/\u_ddr4_mem_intfc/u_mig_ddr4_phy /insti_1/\phy2clb_rd_dq_r1_reg[896] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (z920_nvdla_ps_i/ddr4_0/inst/\u_ddr4_mem_intfc/u_mig_ddr4_phy /insti_1/\phy2clb_rd_dq_r1_reg[792] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (z920_nvdla_ps_i/ddr4_0/inst/\u_ddr4_mem_intfc/u_mig_ddr4_phy /insti_1/\phy2clb_rd_dq_r1_reg[688] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (z920_nvdla_ps_i/ddr4_0/inst/\u_ddr4_mem_intfc/u_mig_ddr4_phy /insti_1/\phy2clb_rd_dq_r1_reg[584] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (z920_nvdla_ps_i/ddr4_0/inst/\u_ddr4_mem_intfc/u_mig_ddr4_phy /insti_1/\phy2clb_rd_dq_r1_reg[480] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (z920_nvdla_ps_i/ddr4_0/inst/\u_ddr4_mem_intfc/u_mig_ddr4_phy /insti_1/\phy2clb_rd_dq_r1_reg[376] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (z920_nvdla_ps_i/ddr4_0/inst/\u_ddr4_mem_intfc/u_mig_ddr4_phy /insti_1/\phy2clb_rd_dq_r1_reg[272] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (z920_nvdla_ps_i/ddr4_0/inst/\u_ddr4_mem_intfc/u_mig_ddr4_phy /insti_1/\phy2clb_rd_dq_r1_reg[168] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (z920_nvdla_ps_i/ddr4_0/inst/\u_ddr4_mem_intfc/u_mig_ddr4_phy /insti_1/\phy2clb_rd_dq_r1_reg[64] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (z920_nvdla_ps_i/ddr4_0/inst/\u_ddr4_mem_intfc/u_mig_ddr4_phy /insti_1/\phy2clb_rd_dq_r1_reg[1096] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (z920_nvdla_ps_i/ddr4_0/inst/\u_ddr4_mem_intfc/u_mig_ddr4_phy /insti_1/\phy2clb_rd_dq_r1_reg[992] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (z920_nvdla_ps_i/ddr4_0/inst/\u_ddr4_mem_intfc/u_mig_ddr4_phy /insti_1/\phy2clb_rd_dq_r1_reg[888] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (z920_nvdla_ps_i/ddr4_0/inst/\u_ddr4_mem_intfc/u_mig_ddr4_phy /insti_1/\phy2clb_rd_dq_r1_reg[784] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (z920_nvdla_ps_i/ddr4_0/inst/\u_ddr4_mem_intfc/u_mig_ddr4_phy /insti_1/\phy2clb_rd_dq_r1_reg[680] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (z920_nvdla_ps_i/ddr4_0/inst/\u_ddr4_mem_intfc/u_mig_ddr4_phy /insti_1/\phy2clb_rd_dq_r1_reg[576] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (z920_nvdla_ps_i/ddr4_0/inst/\u_ddr4_mem_intfc/u_mig_ddr4_phy /insti_1/\phy2clb_rd_dq_r1_reg[472] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (z920_nvdla_ps_i/ddr4_0/inst/\u_ddr4_mem_intfc/u_mig_ddr4_phy /insti_1/\phy2clb_rd_dq_r1_reg[368] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (z920_nvdla_ps_i/ddr4_0/inst/\u_ddr4_mem_intfc/u_mig_ddr4_phy /insti_1/\phy2clb_rd_dq_r1_reg[264] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (z920_nvdla_ps_i/ddr4_0/inst/\u_ddr4_mem_intfc/u_mig_ddr4_phy /insti_1/\phy2clb_rd_dq_r1_reg[160] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (z920_nvdla_ps_i/ddr4_0/inst/\u_ddr4_mem_intfc/u_mig_ddr4_phy /insti_1/\phy2clb_rd_dq_r1_reg[56] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (z920_nvdla_ps_i/ddr4_0/inst/\u_ddr4_mem_intfc/u_mig_ddr4_phy /insti_1/\phy2clb_rd_dq_r1_reg[1088] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (z920_nvdla_ps_i/ddr4_0/inst/\u_ddr4_mem_intfc/u_mig_ddr4_phy /insti_1/\phy2clb_rd_dq_r1_reg[984] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (z920_nvdla_ps_i/ddr4_0/inst/\u_ddr4_mem_intfc/u_mig_ddr4_phy /insti_1/\phy2clb_rd_dq_r1_reg[880] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (z920_nvdla_ps_i/ddr4_0/inst/\u_ddr4_mem_intfc/u_mig_ddr4_phy /insti_1/\phy2clb_rd_dq_r1_reg[776] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (z920_nvdla_ps_i/ddr4_0/inst/\u_ddr4_mem_intfc/u_mig_ddr4_phy /insti_1/\phy2clb_rd_dq_r1_reg[672] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (z920_nvdla_ps_i/ddr4_0/inst/\u_ddr4_mem_intfc/u_mig_ddr4_phy /insti_1/\phy2clb_rd_dq_r1_reg[568] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (z920_nvdla_ps_i/ddr4_0/inst/\u_ddr4_mem_intfc/u_mig_ddr4_phy /insti_1/\phy2clb_rd_dq_r1_reg[464] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (z920_nvdla_ps_i/ddr4_0/inst/\u_ddr4_mem_intfc/u_mig_ddr4_phy /insti_1/\phy2clb_rd_dq_r1_reg[360] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (z920_nvdla_ps_i/ddr4_0/inst/\u_ddr4_mem_intfc/u_mig_ddr4_phy /insti_1/\phy2clb_rd_dq_r1_reg[256] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (z920_nvdla_ps_i/ddr4_0/inst/\u_ddr4_mem_intfc/u_mig_ddr4_phy /insti_1/\phy2clb_rd_dq_r1_reg[152] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (z920_nvdla_ps_i/ddr4_0/inst/\u_ddr4_mem_intfc/u_mig_ddr4_phy /insti_1/\phy2clb_rd_dq_r1_reg[48] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (z920_nvdla_ps_i/ddr4_0/inst/\u_ddr4_mem_intfc/u_mig_ddr4_phy /insti_1/\phy2clb_rd_dq_r1_reg[1080] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (z920_nvdla_ps_i/ddr4_0/inst/\u_ddr4_mem_intfc/u_mig_ddr4_phy /insti_1/\phy2clb_rd_dq_r1_reg[976] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (z920_nvdla_ps_i/ddr4_0/inst/\u_ddr4_mem_intfc/u_mig_ddr4_phy /insti_1/\phy2clb_rd_dq_r1_reg[872] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (z920_nvdla_ps_i/ddr4_0/inst/\u_ddr4_mem_intfc/u_mig_ddr4_phy /insti_1/\phy2clb_rd_dq_r1_reg[768] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (z920_nvdla_ps_i/ddr4_0/inst/\u_ddr4_mem_intfc/u_mig_ddr4_phy /insti_1/\phy2clb_rd_dq_r1_reg[664] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (z920_nvdla_ps_i/ddr4_0/inst/\u_ddr4_mem_intfc/u_mig_ddr4_phy /insti_1/\phy2clb_rd_dq_r1_reg[560] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (z920_nvdla_ps_i/ddr4_0/inst/\u_ddr4_mem_intfc/u_mig_ddr4_phy /insti_1/\phy2clb_rd_dq_r1_reg[456] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (z920_nvdla_ps_i/ddr4_0/inst/\u_ddr4_mem_intfc/u_mig_ddr4_phy /insti_1/\phy2clb_rd_dq_r1_reg[352] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (z920_nvdla_ps_i/ddr4_0/inst/\u_ddr4_mem_intfc/u_mig_ddr4_phy /insti_1/\phy2clb_rd_dq_r1_reg[248] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (z920_nvdla_ps_i/ddr4_0/inst/\u_ddr4_mem_intfc/u_mig_ddr4_phy /insti_1/\phy2clb_rd_dq_r1_reg[144] )
INFO: [Common 17-14] Message 'Synth 8-3333' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-5546' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
DSP Report: Generating DSP u_HLS_cdp_icvt_0/mul_dout0, operation Mode is: A*B2.
DSP Report: register u_HLS_cdp_icvt_0/pipe_p1/p1_pipe_data_reg is absorbed into DSP u_HLS_cdp_icvt_0/mul_dout0.
DSP Report: operator u_HLS_cdp_icvt_0/mul_dout0 is absorbed into DSP u_HLS_cdp_icvt_0/mul_dout0.
DSP Report: Generating DSP u_mul_unit0/mul_unit_pd0, operation Mode is: A*B.
DSP Report: operator u_mul_unit0/mul_unit_pd0 is absorbed into DSP u_mul_unit0/mul_unit_pd0.
DSP Report: Generating DSP u_HLS_cdp_ocvt_0/mul_dout0, operation Mode is: A2*B.
DSP Report: register u_HLS_cdp_ocvt_0/pipe_p2/p2_pipe_data_reg is absorbed into DSP u_HLS_cdp_ocvt_0/mul_dout0.
DSP Report: operator u_HLS_cdp_ocvt_0/mul_dout0 is absorbed into DSP u_HLS_cdp_ocvt_0/mul_dout0.
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
DSP Report: Generating DSP pad_value0, operation Mode is: A*B.
DSP Report: operator pad_value0 is absorbed into DSP pad_value0.
DSP Report: Generating DSP data_hmult_8bit_0_ext_ff, operation Mode is: A*B.
DSP Report: operator data_hmult_8bit_0_ext_ff is absorbed into DSP data_hmult_8bit_0_ext_ff.
DSP Report: Generating DSP data_vmult_8bit_0_ext_ff, operation Mode is: A*B.
DSP Report: operator data_vmult_8bit_0_ext_ff is absorbed into DSP data_vmult_8bit_0_ext_ff.
INFO: [Synth 8-6430] The Block RAM bank0_uram_0/M_reg may get memory collision error if read and write address collide. Use attribute (* rw_addr_collision= "yes" *) to avoid collision 
INFO: [Synth 8-6430] The Block RAM bank1_uram_0/M_reg may get memory collision error if read and write address collide. Use attribute (* rw_addr_collision= "yes" *) to avoid collision 
INFO: [Synth 8-6430] The Block RAM bank2_uram_0/M_reg may get memory collision error if read and write address collide. Use attribute (* rw_addr_collision= "yes" *) to avoid collision 
INFO: [Synth 8-6430] The Block RAM bank3_uram_0/M_reg may get memory collision error if read and write address collide. Use attribute (* rw_addr_collision= "yes" *) to avoid collision 
INFO: [Synth 8-6430] The Block RAM bank4_uram_0/M_reg may get memory collision error if read and write address collide. Use attribute (* rw_addr_collision= "yes" *) to avoid collision 
INFO: [Synth 8-6430] The Block RAM bank5_uram_0/M_reg may get memory collision error if read and write address collide. Use attribute (* rw_addr_collision= "yes" *) to avoid collision 
INFO: [Synth 8-6430] The Block RAM bank6_uram_0/M_reg may get memory collision error if read and write address collide. Use attribute (* rw_addr_collision= "yes" *) to avoid collision 
INFO: [Synth 8-6430] The Block RAM bank7_uram_0/M_reg may get memory collision error if read and write address collide. Use attribute (* rw_addr_collision= "yes" *) to avoid collision 
RAM Pipeline Warning: Read Address Register Found For RAM bank0_uram_0/M_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM bank1_uram_0/M_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM bank2_uram_0/M_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM bank3_uram_0/M_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM bank4_uram_0/M_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM bank5_uram_0/M_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM bank6_uram_0/M_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM bank7_uram_0/M_reg. We will not be able to pipeline it. This may degrade performance. 
INFO: [Common 17-14] Message 'Synth 8-3333' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-6430] The Block RAM adr_ram/M_reg may get memory collision error if read and write address collide. Use attribute (* rw_addr_collision= "yes" *) to avoid collision 
RAM Pipeline Warning: Read Address Register Found For RAM adr_ram/M_reg. We will not be able to pipeline it. This may degrade performance. 
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-3332] Sequential element (req_pd_reg[62]) is unused and will be removed from module NV_NVDLA_cfgrom.
WARNING: [Synth 8-3332] Sequential element (req_pd_reg[61]) is unused and will be removed from module NV_NVDLA_cfgrom.
WARNING: [Synth 8-3332] Sequential element (req_pd_reg[60]) is unused and will be removed from module NV_NVDLA_cfgrom.
WARNING: [Synth 8-3332] Sequential element (req_pd_reg[59]) is unused and will be removed from module NV_NVDLA_cfgrom.
WARNING: [Synth 8-3332] Sequential element (req_pd_reg[58]) is unused and will be removed from module NV_NVDLA_cfgrom.
WARNING: [Synth 8-3332] Sequential element (req_pd_reg[57]) is unused and will be removed from module NV_NVDLA_cfgrom.
WARNING: [Synth 8-3332] Sequential element (req_pd_reg[56]) is unused and will be removed from module NV_NVDLA_cfgrom.
WARNING: [Synth 8-3332] Sequential element (req_pd_reg[53]) is unused and will be removed from module NV_NVDLA_cfgrom.
WARNING: [Synth 8-3332] Sequential element (req_pd_reg[52]) is unused and will be removed from module NV_NVDLA_cfgrom.
WARNING: [Synth 8-3332] Sequential element (req_pd_reg[51]) is unused and will be removed from module NV_NVDLA_cfgrom.
WARNING: [Synth 8-3332] Sequential element (req_pd_reg[50]) is unused and will be removed from module NV_NVDLA_cfgrom.
WARNING: [Synth 8-3332] Sequential element (req_pd_reg[49]) is unused and will be removed from module NV_NVDLA_cfgrom.
WARNING: [Synth 8-3332] Sequential element (req_pd_reg[48]) is unused and will be removed from module NV_NVDLA_cfgrom.
WARNING: [Synth 8-3332] Sequential element (req_pd_reg[47]) is unused and will be removed from module NV_NVDLA_cfgrom.
WARNING: [Synth 8-3332] Sequential element (req_pd_reg[46]) is unused and will be removed from module NV_NVDLA_cfgrom.
WARNING: [Synth 8-3332] Sequential element (req_pd_reg[45]) is unused and will be removed from module NV_NVDLA_cfgrom.
WARNING: [Synth 8-3332] Sequential element (req_pd_reg[44]) is unused and will be removed from module NV_NVDLA_cfgrom.
WARNING: [Synth 8-3332] Sequential element (req_pd_reg[43]) is unused and will be removed from module NV_NVDLA_cfgrom.
WARNING: [Synth 8-3332] Sequential element (req_pd_reg[42]) is unused and will be removed from module NV_NVDLA_cfgrom.
WARNING: [Synth 8-3332] Sequential element (req_pd_reg[41]) is unused and will be removed from module NV_NVDLA_cfgrom.
WARNING: [Synth 8-3332] Sequential element (req_pd_reg[40]) is unused and will be removed from module NV_NVDLA_cfgrom.
WARNING: [Synth 8-3332] Sequential element (req_pd_reg[39]) is unused and will be removed from module NV_NVDLA_cfgrom.
WARNING: [Synth 8-3332] Sequential element (req_pd_reg[38]) is unused and will be removed from module NV_NVDLA_cfgrom.
WARNING: [Synth 8-3332] Sequential element (req_pd_reg[37]) is unused and will be removed from module NV_NVDLA_cfgrom.
WARNING: [Synth 8-3332] Sequential element (req_pd_reg[36]) is unused and will be removed from module NV_NVDLA_cfgrom.
WARNING: [Synth 8-3332] Sequential element (req_pd_reg[35]) is unused and will be removed from module NV_NVDLA_cfgrom.
WARNING: [Synth 8-3332] Sequential element (req_pd_reg[34]) is unused and will be removed from module NV_NVDLA_cfgrom.
WARNING: [Synth 8-3332] Sequential element (req_pd_reg[33]) is unused and will be removed from module NV_NVDLA_cfgrom.
WARNING: [Synth 8-3332] Sequential element (req_pd_reg[32]) is unused and will be removed from module NV_NVDLA_cfgrom.
WARNING: [Synth 8-3332] Sequential element (req_pd_reg[31]) is unused and will be removed from module NV_NVDLA_cfgrom.
WARNING: [Synth 8-3332] Sequential element (req_pd_reg[30]) is unused and will be removed from module NV_NVDLA_cfgrom.
WARNING: [Synth 8-3332] Sequential element (req_pd_reg[29]) is unused and will be removed from module NV_NVDLA_cfgrom.
WARNING: [Synth 8-3332] Sequential element (req_pd_reg[28]) is unused and will be removed from module NV_NVDLA_cfgrom.
WARNING: [Synth 8-3332] Sequential element (req_pd_reg[27]) is unused and will be removed from module NV_NVDLA_cfgrom.
WARNING: [Synth 8-3332] Sequential element (req_pd_reg[26]) is unused and will be removed from module NV_NVDLA_cfgrom.
WARNING: [Synth 8-3332] Sequential element (req_pd_reg[25]) is unused and will be removed from module NV_NVDLA_cfgrom.
WARNING: [Synth 8-3332] Sequential element (req_pd_reg[24]) is unused and will be removed from module NV_NVDLA_cfgrom.
WARNING: [Synth 8-3332] Sequential element (req_pd_reg[23]) is unused and will be removed from module NV_NVDLA_cfgrom.
WARNING: [Synth 8-3332] Sequential element (req_pd_reg[22]) is unused and will be removed from module NV_NVDLA_cfgrom.
WARNING: [Synth 8-3332] Sequential element (req_pd_reg[21]) is unused and will be removed from module NV_NVDLA_cfgrom.
WARNING: [Synth 8-3332] Sequential element (req_pd_reg[20]) is unused and will be removed from module NV_NVDLA_cfgrom.
WARNING: [Synth 8-3332] Sequential element (req_pd_reg[19]) is unused and will be removed from module NV_NVDLA_cfgrom.
WARNING: [Synth 8-3332] Sequential element (req_pd_reg[18]) is unused and will be removed from module NV_NVDLA_cfgrom.
WARNING: [Synth 8-3332] Sequential element (req_pd_reg[17]) is unused and will be removed from module NV_NVDLA_cfgrom.
WARNING: [Synth 8-3332] Sequential element (req_pd_reg[16]) is unused and will be removed from module NV_NVDLA_cfgrom.
WARNING: [Synth 8-3332] Sequential element (req_pd_reg[15]) is unused and will be removed from module NV_NVDLA_cfgrom.
WARNING: [Synth 8-3332] Sequential element (req_pd_reg[14]) is unused and will be removed from module NV_NVDLA_cfgrom.
WARNING: [Synth 8-3332] Sequential element (req_pd_reg[13]) is unused and will be removed from module NV_NVDLA_cfgrom.
WARNING: [Synth 8-3332] Sequential element (req_pd_reg[12]) is unused and will be removed from module NV_NVDLA_cfgrom.
WARNING: [Synth 8-3332] Sequential element (req_pd_reg[11]) is unused and will be removed from module NV_NVDLA_cfgrom.
WARNING: [Synth 8-3332] Sequential element (req_pd_reg[10]) is unused and will be removed from module NV_NVDLA_cfgrom.
WARNING: [Synth 8-3332] Sequential element (cfgrom2csb_resp_pd_reg[31]) is unused and will be removed from module NV_NVDLA_cfgrom.
WARNING: [Synth 8-3332] Sequential element (u_fifo_nvdla2csb/ram/di_d_reg[32]) is unused and will be removed from module NV_NVDLA_csb_master.
WARNING: [Synth 8-3332] Sequential element (u_fifo_nvdla2csb/ram/ram_ff1_reg[32]) is unused and will be removed from module NV_NVDLA_csb_master.
WARNING: [Synth 8-3332] Sequential element (u_fifo_nvdla2csb/ram/ram_ff0_reg[32]) is unused and will be removed from module NV_NVDLA_csb_master.
WARNING: [Synth 8-3332] Sequential element (u_fifo_nvdla2csb/NV_AFIFO_rd_data_reg[32]) is unused and will be removed from module NV_NVDLA_csb_master.
WARNING: [Synth 8-3332] Sequential element (csb2cfgrom_req_pd_tmp_reg[47]) is unused and will be removed from module NV_NVDLA_csb_master.
WARNING: [Synth 8-3332] Sequential element (csb2cfgrom_req_pd_tmp_reg[46]) is unused and will be removed from module NV_NVDLA_csb_master.
WARNING: [Synth 8-3332] Sequential element (csb2cfgrom_req_pd_tmp_reg[45]) is unused and will be removed from module NV_NVDLA_csb_master.
WARNING: [Synth 8-3332] Sequential element (csb2cfgrom_req_pd_tmp_reg[44]) is unused and will be removed from module NV_NVDLA_csb_master.
WARNING: [Synth 8-3332] Sequential element (csb2cfgrom_req_pd_tmp_reg[43]) is unused and will be removed from module NV_NVDLA_csb_master.
WARNING: [Synth 8-3332] Sequential element (csb2cfgrom_req_pd_tmp_reg[42]) is unused and will be removed from module NV_NVDLA_csb_master.
WARNING: [Synth 8-3332] Sequential element (csb2cfgrom_req_pd_tmp_reg[41]) is unused and will be removed from module NV_NVDLA_csb_master.
WARNING: [Synth 8-3332] Sequential element (csb2cfgrom_req_pd_tmp_reg[40]) is unused and will be removed from module NV_NVDLA_csb_master.
WARNING: [Synth 8-3332] Sequential element (csb2cfgrom_req_pd_tmp_reg[39]) is unused and will be removed from module NV_NVDLA_csb_master.
WARNING: [Synth 8-3332] Sequential element (csb2cfgrom_req_pd_tmp_reg[38]) is unused and will be removed from module NV_NVDLA_csb_master.
WARNING: [Synth 8-3332] Sequential element (csb2cfgrom_req_pd_tmp_reg[37]) is unused and will be removed from module NV_NVDLA_csb_master.
WARNING: [Synth 8-3332] Sequential element (csb2cfgrom_req_pd_tmp_reg[36]) is unused and will be removed from module NV_NVDLA_csb_master.
WARNING: [Synth 8-3332] Sequential element (csb2cfgrom_req_pd_tmp_reg[35]) is unused and will be removed from module NV_NVDLA_csb_master.
WARNING: [Synth 8-3332] Sequential element (csb2cfgrom_req_pd_tmp_reg[34]) is unused and will be removed from module NV_NVDLA_csb_master.
WARNING: [Synth 8-3332] Sequential element (csb2cfgrom_req_pd_tmp_reg[33]) is unused and will be removed from module NV_NVDLA_csb_master.
WARNING: [Synth 8-3332] Sequential element (csb2cfgrom_req_pd_tmp_reg[32]) is unused and will be removed from module NV_NVDLA_csb_master.
WARNING: [Synth 8-3332] Sequential element (csb2cfgrom_req_pd_tmp_reg[31]) is unused and will be removed from module NV_NVDLA_csb_master.
WARNING: [Synth 8-3332] Sequential element (csb2cfgrom_req_pd_tmp_reg[30]) is unused and will be removed from module NV_NVDLA_csb_master.
WARNING: [Synth 8-3332] Sequential element (csb2cfgrom_req_pd_tmp_reg[29]) is unused and will be removed from module NV_NVDLA_csb_master.
WARNING: [Synth 8-3332] Sequential element (csb2cfgrom_req_pd_tmp_reg[28]) is unused and will be removed from module NV_NVDLA_csb_master.
WARNING: [Synth 8-3332] Sequential element (csb2cfgrom_req_pd_tmp_reg[27]) is unused and will be removed from module NV_NVDLA_csb_master.
WARNING: [Synth 8-3332] Sequential element (csb2cfgrom_req_pd_tmp_reg[26]) is unused and will be removed from module NV_NVDLA_csb_master.
WARNING: [Synth 8-3332] Sequential element (csb2cfgrom_req_pd_tmp_reg[25]) is unused and will be removed from module NV_NVDLA_csb_master.
WARNING: [Synth 8-3332] Sequential element (csb2cfgrom_req_pd_tmp_reg[24]) is unused and will be removed from module NV_NVDLA_csb_master.
WARNING: [Synth 8-3332] Sequential element (csb2cfgrom_req_pd_tmp_reg[23]) is unused and will be removed from module NV_NVDLA_csb_master.
WARNING: [Synth 8-3332] Sequential element (csb2cfgrom_req_pd_tmp_reg[22]) is unused and will be removed from module NV_NVDLA_csb_master.
WARNING: [Synth 8-3332] Sequential element (csb2cfgrom_req_pd_tmp_reg[21]) is unused and will be removed from module NV_NVDLA_csb_master.
WARNING: [Synth 8-3332] Sequential element (csb2cfgrom_req_pd_tmp_reg[20]) is unused and will be removed from module NV_NVDLA_csb_master.
WARNING: [Synth 8-3332] Sequential element (csb2cfgrom_req_pd_tmp_reg[19]) is unused and will be removed from module NV_NVDLA_csb_master.
WARNING: [Synth 8-3332] Sequential element (csb2cfgrom_req_pd_tmp_reg[18]) is unused and will be removed from module NV_NVDLA_csb_master.
WARNING: [Synth 8-3332] Sequential element (csb2cfgrom_req_pd_tmp_reg[17]) is unused and will be removed from module NV_NVDLA_csb_master.
WARNING: [Synth 8-3332] Sequential element (csb2cfgrom_req_pd_tmp_reg[16]) is unused and will be removed from module NV_NVDLA_csb_master.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
DSP Report: Generating DSP mul_dout0, operation Mode is: A2*B.
DSP Report: register pipe_p1/p1_pipe_data_reg is absorbed into DSP mul_dout0.
DSP Report: operator mul_dout0 is absorbed into DSP mul_dout0.
DSP Report: Generating DSP mul_dout0, operation Mode is: A2*B.
DSP Report: register pipe_p1/p1_pipe_data_reg is absorbed into DSP mul_dout0.
DSP Report: operator mul_dout0 is absorbed into DSP mul_dout0.
DSP Report: Generating DSP mul_dout0, operation Mode is: A2*B.
DSP Report: register pipe_p1/p1_pipe_data_reg is absorbed into DSP mul_dout0.
DSP Report: operator mul_dout0 is absorbed into DSP mul_dout0.
DSP Report: Generating DSP mul_dout0, operation Mode is: A2*B.
DSP Report: register pipe_p1/p1_pipe_data_reg is absorbed into DSP mul_dout0.
DSP Report: operator mul_dout0 is absorbed into DSP mul_dout0.
DSP Report: Generating DSP mul_dout0, operation Mode is: A2*B.
DSP Report: register pipe_p1/p1_pipe_data_reg is absorbed into DSP mul_dout0.
DSP Report: operator mul_dout0 is absorbed into DSP mul_dout0.
DSP Report: Generating DSP mul_dout0, operation Mode is: A2*B.
DSP Report: register pipe_p1/p1_pipe_data_reg is absorbed into DSP mul_dout0.
DSP Report: operator mul_dout0 is absorbed into DSP mul_dout0.
DSP Report: Generating DSP mul_dout0, operation Mode is: A2*B.
DSP Report: register pipe_p1/p1_pipe_data_reg is absorbed into DSP mul_dout0.
DSP Report: operator mul_dout0 is absorbed into DSP mul_dout0.
DSP Report: Generating DSP mul_dout0, operation Mode is: A2*B.
DSP Report: register pipe_p1/p1_pipe_data_reg is absorbed into DSP mul_dout0.
DSP Report: operator mul_dout0 is absorbed into DSP mul_dout0.
WARNING: [Synth 8-3917] design NV_NVDLA_CDMA_cvt has port dp2reg_nan_data_num[31] driven by constant 0
WARNING: [Synth 8-3917] design NV_NVDLA_CDMA_cvt has port dp2reg_nan_data_num[30] driven by constant 0
WARNING: [Synth 8-3917] design NV_NVDLA_CDMA_cvt has port dp2reg_nan_data_num[29] driven by constant 0
WARNING: [Synth 8-3917] design NV_NVDLA_CDMA_cvt has port dp2reg_nan_data_num[28] driven by constant 0
WARNING: [Synth 8-3917] design NV_NVDLA_CDMA_cvt has port dp2reg_nan_data_num[27] driven by constant 0
WARNING: [Synth 8-3917] design NV_NVDLA_CDMA_cvt has port dp2reg_nan_data_num[26] driven by constant 0
WARNING: [Synth 8-3917] design NV_NVDLA_CDMA_cvt has port dp2reg_nan_data_num[25] driven by constant 0
WARNING: [Synth 8-3917] design NV_NVDLA_CDMA_cvt has port dp2reg_nan_data_num[24] driven by constant 0
WARNING: [Synth 8-3917] design NV_NVDLA_CDMA_cvt has port dp2reg_nan_data_num[23] driven by constant 0
WARNING: [Synth 8-3917] design NV_NVDLA_CDMA_cvt has port dp2reg_nan_data_num[22] driven by constant 0
WARNING: [Synth 8-3917] design NV_NVDLA_CDMA_cvt has port dp2reg_nan_data_num[21] driven by constant 0
WARNING: [Synth 8-3917] design NV_NVDLA_CDMA_cvt has port dp2reg_nan_data_num[20] driven by constant 0
WARNING: [Synth 8-3917] design NV_NVDLA_CDMA_cvt has port dp2reg_nan_data_num[19] driven by constant 0
WARNING: [Synth 8-3917] design NV_NVDLA_CDMA_cvt has port dp2reg_nan_data_num[18] driven by constant 0
WARNING: [Synth 8-3917] design NV_NVDLA_CDMA_cvt has port dp2reg_nan_data_num[17] driven by constant 0
WARNING: [Synth 8-3917] design NV_NVDLA_CDMA_cvt has port dp2reg_nan_data_num[16] driven by constant 0
WARNING: [Synth 8-3917] design NV_NVDLA_CDMA_cvt has port dp2reg_nan_data_num[15] driven by constant 0
WARNING: [Synth 8-3917] design NV_NVDLA_CDMA_cvt has port dp2reg_nan_data_num[14] driven by constant 0
WARNING: [Synth 8-3917] design NV_NVDLA_CDMA_cvt has port dp2reg_nan_data_num[13] driven by constant 0
WARNING: [Synth 8-3917] design NV_NVDLA_CDMA_cvt has port dp2reg_nan_data_num[12] driven by constant 0
WARNING: [Synth 8-3917] design NV_NVDLA_CDMA_cvt has port dp2reg_nan_data_num[11] driven by constant 0
WARNING: [Synth 8-3917] design NV_NVDLA_CDMA_cvt has port dp2reg_nan_data_num[10] driven by constant 0
WARNING: [Synth 8-3917] design NV_NVDLA_CDMA_cvt has port dp2reg_nan_data_num[9] driven by constant 0
WARNING: [Synth 8-3917] design NV_NVDLA_CDMA_cvt has port dp2reg_nan_data_num[8] driven by constant 0
WARNING: [Synth 8-3917] design NV_NVDLA_CDMA_cvt has port dp2reg_nan_data_num[7] driven by constant 0
WARNING: [Synth 8-3917] design NV_NVDLA_CDMA_cvt has port dp2reg_nan_data_num[6] driven by constant 0
WARNING: [Synth 8-3917] design NV_NVDLA_CDMA_cvt has port dp2reg_nan_data_num[5] driven by constant 0
WARNING: [Synth 8-3917] design NV_NVDLA_CDMA_cvt has port dp2reg_nan_data_num[4] driven by constant 0
WARNING: [Synth 8-3917] design NV_NVDLA_CDMA_cvt has port dp2reg_nan_data_num[3] driven by constant 0
WARNING: [Synth 8-3917] design NV_NVDLA_CDMA_cvt has port dp2reg_nan_data_num[2] driven by constant 0
WARNING: [Synth 8-3917] design NV_NVDLA_CDMA_cvt has port dp2reg_nan_data_num[1] driven by constant 0
WARNING: [Synth 8-3917] design NV_NVDLA_CDMA_cvt has port dp2reg_nan_data_num[0] driven by constant 0
WARNING: [Synth 8-3917] design NV_NVDLA_CDMA_cvt has port dp2reg_inf_data_num[31] driven by constant 0
WARNING: [Synth 8-3917] design NV_NVDLA_CDMA_cvt has port dp2reg_inf_data_num[30] driven by constant 0
WARNING: [Synth 8-3917] design NV_NVDLA_CDMA_cvt has port dp2reg_inf_data_num[29] driven by constant 0
WARNING: [Synth 8-3917] design NV_NVDLA_CDMA_cvt has port dp2reg_inf_data_num[28] driven by constant 0
WARNING: [Synth 8-3917] design NV_NVDLA_CDMA_cvt has port dp2reg_inf_data_num[27] driven by constant 0
WARNING: [Synth 8-3917] design NV_NVDLA_CDMA_cvt has port dp2reg_inf_data_num[26] driven by constant 0
WARNING: [Synth 8-3917] design NV_NVDLA_CDMA_cvt has port dp2reg_inf_data_num[25] driven by constant 0
WARNING: [Synth 8-3917] design NV_NVDLA_CDMA_cvt has port dp2reg_inf_data_num[24] driven by constant 0
WARNING: [Synth 8-3917] design NV_NVDLA_CDMA_cvt has port dp2reg_inf_data_num[23] driven by constant 0
WARNING: [Synth 8-3917] design NV_NVDLA_CDMA_cvt has port dp2reg_inf_data_num[22] driven by constant 0
WARNING: [Synth 8-3917] design NV_NVDLA_CDMA_cvt has port dp2reg_inf_data_num[21] driven by constant 0
WARNING: [Synth 8-3917] design NV_NVDLA_CDMA_cvt has port dp2reg_inf_data_num[20] driven by constant 0
WARNING: [Synth 8-3917] design NV_NVDLA_CDMA_cvt has port dp2reg_inf_data_num[19] driven by constant 0
WARNING: [Synth 8-3917] design NV_NVDLA_CDMA_cvt has port dp2reg_inf_data_num[18] driven by constant 0
WARNING: [Synth 8-3917] design NV_NVDLA_CDMA_cvt has port dp2reg_inf_data_num[17] driven by constant 0
WARNING: [Synth 8-3917] design NV_NVDLA_CDMA_cvt has port dp2reg_inf_data_num[16] driven by constant 0
WARNING: [Synth 8-3917] design NV_NVDLA_CDMA_cvt has port dp2reg_inf_data_num[15] driven by constant 0
WARNING: [Synth 8-3917] design NV_NVDLA_CDMA_cvt has port dp2reg_inf_data_num[14] driven by constant 0
WARNING: [Synth 8-3917] design NV_NVDLA_CDMA_cvt has port dp2reg_inf_data_num[13] driven by constant 0
WARNING: [Synth 8-3917] design NV_NVDLA_CDMA_cvt has port dp2reg_inf_data_num[12] driven by constant 0
WARNING: [Synth 8-3917] design NV_NVDLA_CDMA_cvt has port dp2reg_inf_data_num[11] driven by constant 0
WARNING: [Synth 8-3917] design NV_NVDLA_CDMA_cvt has port dp2reg_inf_data_num[10] driven by constant 0
WARNING: [Synth 8-3917] design NV_NVDLA_CDMA_cvt has port dp2reg_inf_data_num[9] driven by constant 0
WARNING: [Synth 8-3917] design NV_NVDLA_CDMA_cvt has port dp2reg_inf_data_num[8] driven by constant 0
WARNING: [Synth 8-3917] design NV_NVDLA_CDMA_cvt has port dp2reg_inf_data_num[7] driven by constant 0
INFO: [Common 17-14] Message 'Synth 8-3917' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
DSP Report: Generating DSP entry_per_batch0, operation Mode is: A*B.
DSP Report: operator entry_per_batch0 is absorbed into DSP entry_per_batch0.
DSP Report: Generating DSP entry_required0, operation Mode is: A*B.
DSP Report: operator entry_required0 is absorbed into DSP entry_required0.
DSP Report: Generating DSP req_cur_atomic0, operation Mode is: A*B.
DSP Report: operator req_cur_atomic0 is absorbed into DSP req_cur_atomic0.
DSP Report: Generating DSP grain_addr_w, operation Mode is: A*B.
DSP Report: operator grain_addr_w is absorbed into DSP grain_addr_w.
DSP Report: operator grain_addr_w is absorbed into DSP grain_addr_w.
INFO: [Synth 8-6430] The Block RAM u_shared_buffer_00/M_reg may get memory collision error if read and write address collide. Use attribute (* rw_addr_collision= "yes" *) to avoid collision 
INFO: [Synth 8-6430] The Block RAM u_shared_buffer_01/M_reg may get memory collision error if read and write address collide. Use attribute (* rw_addr_collision= "yes" *) to avoid collision 
INFO: [Synth 8-6430] The Block RAM u_shared_buffer_02/M_reg may get memory collision error if read and write address collide. Use attribute (* rw_addr_collision= "yes" *) to avoid collision 
INFO: [Synth 8-6430] The Block RAM u_shared_buffer_03/M_reg may get memory collision error if read and write address collide. Use attribute (* rw_addr_collision= "yes" *) to avoid collision 
INFO: [Synth 8-6430] The Block RAM u_shared_buffer_04/M_reg may get memory collision error if read and write address collide. Use attribute (* rw_addr_collision= "yes" *) to avoid collision 
INFO: [Synth 8-6430] The Block RAM u_shared_buffer_05/M_reg may get memory collision error if read and write address collide. Use attribute (* rw_addr_collision= "yes" *) to avoid collision 
INFO: [Synth 8-6430] The Block RAM u_shared_buffer_06/M_reg may get memory collision error if read and write address collide. Use attribute (* rw_addr_collision= "yes" *) to avoid collision 
INFO: [Synth 8-6430] The Block RAM u_shared_buffer_07/M_reg may get memory collision error if read and write address collide. Use attribute (* rw_addr_collision= "yes" *) to avoid collision 
INFO: [Synth 8-6430] The Block RAM u_shared_buffer_08/M_reg may get memory collision error if read and write address collide. Use attribute (* rw_addr_collision= "yes" *) to avoid collision 
INFO: [Synth 8-6430] The Block RAM u_shared_buffer_09/M_reg may get memory collision error if read and write address collide. Use attribute (* rw_addr_collision= "yes" *) to avoid collision 
INFO: [Synth 8-6430] The Block RAM u_shared_buffer_10/M_reg may get memory collision error if read and write address collide. Use attribute (* rw_addr_collision= "yes" *) to avoid collision 
INFO: [Synth 8-6430] The Block RAM u_shared_buffer_11/M_reg may get memory collision error if read and write address collide. Use attribute (* rw_addr_collision= "yes" *) to avoid collision 
INFO: [Synth 8-6430] The Block RAM u_shared_buffer_12/M_reg may get memory collision error if read and write address collide. Use attribute (* rw_addr_collision= "yes" *) to avoid collision 
INFO: [Synth 8-6430] The Block RAM u_shared_buffer_13/M_reg may get memory collision error if read and write address collide. Use attribute (* rw_addr_collision= "yes" *) to avoid collision 
INFO: [Synth 8-6430] The Block RAM u_shared_buffer_14/M_reg may get memory collision error if read and write address collide. Use attribute (* rw_addr_collision= "yes" *) to avoid collision 
INFO: [Synth 8-6430] The Block RAM u_shared_buffer_15/M_reg may get memory collision error if read and write address collide. Use attribute (* rw_addr_collision= "yes" *) to avoid collision 
RAM Pipeline Warning: Read Address Register Found For RAM u_shared_buffer_00/M_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM u_shared_buffer_01/M_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM u_shared_buffer_02/M_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM u_shared_buffer_03/M_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM u_shared_buffer_04/M_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM u_shared_buffer_05/M_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM u_shared_buffer_06/M_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM u_shared_buffer_07/M_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM u_shared_buffer_08/M_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM u_shared_buffer_09/M_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM u_shared_buffer_10/M_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM u_shared_buffer_11/M_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM u_shared_buffer_12/M_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM u_shared_buffer_13/M_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM u_shared_buffer_14/M_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM u_shared_buffer_15/M_reg. We will not be able to pipeline it. This may degrade performance. 
INFO: [Synth 8-6430] The Block RAM u_cbuf_ram_bank0_ram0/M_reg may get memory collision error if read and write address collide. Use attribute (* rw_addr_collision= "yes" *) to avoid collision 
INFO: [Synth 8-6430] The Block RAM u_cbuf_ram_bank0_ram1/M_reg may get memory collision error if read and write address collide. Use attribute (* rw_addr_collision= "yes" *) to avoid collision 
INFO: [Synth 8-6430] The Block RAM u_cbuf_ram_bank1_ram0/M_reg may get memory collision error if read and write address collide. Use attribute (* rw_addr_collision= "yes" *) to avoid collision 
INFO: [Synth 8-6430] The Block RAM u_cbuf_ram_bank1_ram1/M_reg may get memory collision error if read and write address collide. Use attribute (* rw_addr_collision= "yes" *) to avoid collision 
INFO: [Synth 8-6430] The Block RAM u_cbuf_ram_bank2_ram0/M_reg may get memory collision error if read and write address collide. Use attribute (* rw_addr_collision= "yes" *) to avoid collision 
INFO: [Synth 8-6430] The Block RAM u_cbuf_ram_bank2_ram1/M_reg may get memory collision error if read and write address collide. Use attribute (* rw_addr_collision= "yes" *) to avoid collision 
INFO: [Synth 8-6430] The Block RAM u_cbuf_ram_bank3_ram0/M_reg may get memory collision error if read and write address collide. Use attribute (* rw_addr_collision= "yes" *) to avoid collision 
INFO: [Synth 8-6430] The Block RAM u_cbuf_ram_bank3_ram1/M_reg may get memory collision error if read and write address collide. Use attribute (* rw_addr_collision= "yes" *) to avoid collision 
INFO: [Synth 8-6430] The Block RAM u_cbuf_ram_bank4_ram0/M_reg may get memory collision error if read and write address collide. Use attribute (* rw_addr_collision= "yes" *) to avoid collision 
INFO: [Synth 8-6430] The Block RAM u_cbuf_ram_bank4_ram1/M_reg may get memory collision error if read and write address collide. Use attribute (* rw_addr_collision= "yes" *) to avoid collision 
INFO: [Synth 8-6430] The Block RAM u_cbuf_ram_bank5_ram0/M_reg may get memory collision error if read and write address collide. Use attribute (* rw_addr_collision= "yes" *) to avoid collision 
INFO: [Synth 8-6430] The Block RAM u_cbuf_ram_bank5_ram1/M_reg may get memory collision error if read and write address collide. Use attribute (* rw_addr_collision= "yes" *) to avoid collision 
INFO: [Synth 8-6430] The Block RAM u_cbuf_ram_bank6_ram0/M_reg may get memory collision error if read and write address collide. Use attribute (* rw_addr_collision= "yes" *) to avoid collision 
INFO: [Synth 8-6430] The Block RAM u_cbuf_ram_bank6_ram1/M_reg may get memory collision error if read and write address collide. Use attribute (* rw_addr_collision= "yes" *) to avoid collision 
INFO: [Synth 8-6430] The Block RAM u_cbuf_ram_bank7_ram0/M_reg may get memory collision error if read and write address collide. Use attribute (* rw_addr_collision= "yes" *) to avoid collision 
INFO: [Synth 8-6430] The Block RAM u_cbuf_ram_bank7_ram1/M_reg may get memory collision error if read and write address collide. Use attribute (* rw_addr_collision= "yes" *) to avoid collision 
INFO: [Synth 8-6430] The Block RAM u_cbuf_ram_bank8_ram0/M_reg may get memory collision error if read and write address collide. Use attribute (* rw_addr_collision= "yes" *) to avoid collision 
INFO: [Synth 8-6430] The Block RAM u_cbuf_ram_bank8_ram1/M_reg may get memory collision error if read and write address collide. Use attribute (* rw_addr_collision= "yes" *) to avoid collision 
INFO: [Synth 8-6430] The Block RAM u_cbuf_ram_bank9_ram0/M_reg may get memory collision error if read and write address collide. Use attribute (* rw_addr_collision= "yes" *) to avoid collision 
INFO: [Synth 8-6430] The Block RAM u_cbuf_ram_bank9_ram1/M_reg may get memory collision error if read and write address collide. Use attribute (* rw_addr_collision= "yes" *) to avoid collision 
INFO: [Synth 8-6430] The Block RAM u_cbuf_ram_bank10_ram0/M_reg may get memory collision error if read and write address collide. Use attribute (* rw_addr_collision= "yes" *) to avoid collision 
INFO: [Synth 8-6430] The Block RAM u_cbuf_ram_bank10_ram1/M_reg may get memory collision error if read and write address collide. Use attribute (* rw_addr_collision= "yes" *) to avoid collision 
INFO: [Synth 8-6430] The Block RAM u_cbuf_ram_bank11_ram0/M_reg may get memory collision error if read and write address collide. Use attribute (* rw_addr_collision= "yes" *) to avoid collision 
INFO: [Synth 8-6430] The Block RAM u_cbuf_ram_bank11_ram1/M_reg may get memory collision error if read and write address collide. Use attribute (* rw_addr_collision= "yes" *) to avoid collision 
INFO: [Synth 8-6430] The Block RAM u_cbuf_ram_bank12_ram0/M_reg may get memory collision error if read and write address collide. Use attribute (* rw_addr_collision= "yes" *) to avoid collision 
INFO: [Synth 8-6430] The Block RAM u_cbuf_ram_bank12_ram1/M_reg may get memory collision error if read and write address collide. Use attribute (* rw_addr_collision= "yes" *) to avoid collision 
INFO: [Synth 8-6430] The Block RAM u_cbuf_ram_bank13_ram0/M_reg may get memory collision error if read and write address collide. Use attribute (* rw_addr_collision= "yes" *) to avoid collision 
INFO: [Synth 8-6430] The Block RAM u_cbuf_ram_bank13_ram1/M_reg may get memory collision error if read and write address collide. Use attribute (* rw_addr_collision= "yes" *) to avoid collision 
INFO: [Synth 8-6430] The Block RAM u_cbuf_ram_bank14_ram0/M_reg may get memory collision error if read and write address collide. Use attribute (* rw_addr_collision= "yes" *) to avoid collision 
INFO: [Synth 8-6430] The Block RAM u_cbuf_ram_bank14_ram1/M_reg may get memory collision error if read and write address collide. Use attribute (* rw_addr_collision= "yes" *) to avoid collision 
INFO: [Synth 8-6430] The Block RAM u_cbuf_ram_bank15_ram0/M_reg may get memory collision error if read and write address collide. Use attribute (* rw_addr_collision= "yes" *) to avoid collision 
INFO: [Synth 8-6430] The Block RAM u_cbuf_ram_bank15_ram1/M_reg may get memory collision error if read and write address collide. Use attribute (* rw_addr_collision= "yes" *) to avoid collision 
INFO: [Synth 8-6430] The Block RAM u_cbuf_ram_bank16_ram0/M_reg may get memory collision error if read and write address collide. Use attribute (* rw_addr_collision= "yes" *) to avoid collision 
INFO: [Synth 8-6430] The Block RAM u_cbuf_ram_bank16_ram1/M_reg may get memory collision error if read and write address collide. Use attribute (* rw_addr_collision= "yes" *) to avoid collision 
INFO: [Synth 8-6430] The Block RAM u_cbuf_ram_bank17_ram0/M_reg may get memory collision error if read and write address collide. Use attribute (* rw_addr_collision= "yes" *) to avoid collision 
INFO: [Synth 8-6430] The Block RAM u_cbuf_ram_bank17_ram1/M_reg may get memory collision error if read and write address collide. Use attribute (* rw_addr_collision= "yes" *) to avoid collision 
INFO: [Synth 8-6430] The Block RAM u_cbuf_ram_bank18_ram0/M_reg may get memory collision error if read and write address collide. Use attribute (* rw_addr_collision= "yes" *) to avoid collision 
INFO: [Synth 8-6430] The Block RAM u_cbuf_ram_bank18_ram1/M_reg may get memory collision error if read and write address collide. Use attribute (* rw_addr_collision= "yes" *) to avoid collision 
INFO: [Synth 8-6430] The Block RAM u_cbuf_ram_bank19_ram0/M_reg may get memory collision error if read and write address collide. Use attribute (* rw_addr_collision= "yes" *) to avoid collision 
INFO: [Synth 8-6430] The Block RAM u_cbuf_ram_bank19_ram1/M_reg may get memory collision error if read and write address collide. Use attribute (* rw_addr_collision= "yes" *) to avoid collision 
INFO: [Synth 8-6430] The Block RAM u_cbuf_ram_bank20_ram0/M_reg may get memory collision error if read and write address collide. Use attribute (* rw_addr_collision= "yes" *) to avoid collision 
INFO: [Synth 8-6430] The Block RAM u_cbuf_ram_bank20_ram1/M_reg may get memory collision error if read and write address collide. Use attribute (* rw_addr_collision= "yes" *) to avoid collision 
INFO: [Synth 8-6430] The Block RAM u_cbuf_ram_bank21_ram0/M_reg may get memory collision error if read and write address collide. Use attribute (* rw_addr_collision= "yes" *) to avoid collision 
INFO: [Synth 8-6430] The Block RAM u_cbuf_ram_bank21_ram1/M_reg may get memory collision error if read and write address collide. Use attribute (* rw_addr_collision= "yes" *) to avoid collision 
INFO: [Synth 8-6430] The Block RAM u_cbuf_ram_bank22_ram0/M_reg may get memory collision error if read and write address collide. Use attribute (* rw_addr_collision= "yes" *) to avoid collision 
INFO: [Synth 8-6430] The Block RAM u_cbuf_ram_bank22_ram1/M_reg may get memory collision error if read and write address collide. Use attribute (* rw_addr_collision= "yes" *) to avoid collision 
INFO: [Synth 8-6430] The Block RAM u_cbuf_ram_bank23_ram0/M_reg may get memory collision error if read and write address collide. Use attribute (* rw_addr_collision= "yes" *) to avoid collision 
INFO: [Synth 8-6430] The Block RAM u_cbuf_ram_bank23_ram1/M_reg may get memory collision error if read and write address collide. Use attribute (* rw_addr_collision= "yes" *) to avoid collision 
INFO: [Synth 8-6430] The Block RAM u_cbuf_ram_bank24_ram0/M_reg may get memory collision error if read and write address collide. Use attribute (* rw_addr_collision= "yes" *) to avoid collision 
INFO: [Synth 8-6430] The Block RAM u_cbuf_ram_bank24_ram1/M_reg may get memory collision error if read and write address collide. Use attribute (* rw_addr_collision= "yes" *) to avoid collision 
INFO: [Synth 8-6430] The Block RAM u_cbuf_ram_bank25_ram0/M_reg may get memory collision error if read and write address collide. Use attribute (* rw_addr_collision= "yes" *) to avoid collision 
INFO: [Synth 8-6430] The Block RAM u_cbuf_ram_bank25_ram1/M_reg may get memory collision error if read and write address collide. Use attribute (* rw_addr_collision= "yes" *) to avoid collision 
INFO: [Synth 8-6430] The Block RAM u_cbuf_ram_bank26_ram0/M_reg may get memory collision error if read and write address collide. Use attribute (* rw_addr_collision= "yes" *) to avoid collision 
INFO: [Synth 8-6430] The Block RAM u_cbuf_ram_bank26_ram1/M_reg may get memory collision error if read and write address collide. Use attribute (* rw_addr_collision= "yes" *) to avoid collision 
INFO: [Synth 8-6430] The Block RAM u_cbuf_ram_bank27_ram0/M_reg may get memory collision error if read and write address collide. Use attribute (* rw_addr_collision= "yes" *) to avoid collision 
INFO: [Synth 8-6430] The Block RAM u_cbuf_ram_bank27_ram1/M_reg may get memory collision error if read and write address collide. Use attribute (* rw_addr_collision= "yes" *) to avoid collision 
INFO: [Synth 8-6430] The Block RAM u_cbuf_ram_bank28_ram0/M_reg may get memory collision error if read and write address collide. Use attribute (* rw_addr_collision= "yes" *) to avoid collision 
INFO: [Synth 8-6430] The Block RAM u_cbuf_ram_bank28_ram1/M_reg may get memory collision error if read and write address collide. Use attribute (* rw_addr_collision= "yes" *) to avoid collision 
INFO: [Synth 8-6430] The Block RAM u_cbuf_ram_bank29_ram0/M_reg may get memory collision error if read and write address collide. Use attribute (* rw_addr_collision= "yes" *) to avoid collision 
INFO: [Synth 8-6430] The Block RAM u_cbuf_ram_bank29_ram1/M_reg may get memory collision error if read and write address collide. Use attribute (* rw_addr_collision= "yes" *) to avoid collision 
INFO: [Synth 8-6430] The Block RAM u_cbuf_ram_bank30_ram0/M_reg may get memory collision error if read and write address collide. Use attribute (* rw_addr_collision= "yes" *) to avoid collision 
INFO: [Synth 8-6430] The Block RAM u_cbuf_ram_bank30_ram1/M_reg may get memory collision error if read and write address collide. Use attribute (* rw_addr_collision= "yes" *) to avoid collision 
INFO: [Synth 8-6430] The Block RAM u_cbuf_ram_bank31_ram0/M_reg may get memory collision error if read and write address collide. Use attribute (* rw_addr_collision= "yes" *) to avoid collision 
INFO: [Synth 8-6430] The Block RAM u_cbuf_ram_bank31_ram1/M_reg may get memory collision error if read and write address collide. Use attribute (* rw_addr_collision= "yes" *) to avoid collision 
RAM Pipeline Warning: Read Address Register Found For RAM u_cbuf_ram_bank0_ram0/M_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM u_cbuf_ram_bank0_ram1/M_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM u_cbuf_ram_bank1_ram0/M_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM u_cbuf_ram_bank1_ram1/M_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM u_cbuf_ram_bank2_ram0/M_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM u_cbuf_ram_bank2_ram1/M_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM u_cbuf_ram_bank3_ram0/M_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM u_cbuf_ram_bank3_ram1/M_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM u_cbuf_ram_bank4_ram0/M_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM u_cbuf_ram_bank4_ram1/M_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM u_cbuf_ram_bank5_ram0/M_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM u_cbuf_ram_bank5_ram1/M_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM u_cbuf_ram_bank6_ram0/M_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM u_cbuf_ram_bank6_ram1/M_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM u_cbuf_ram_bank7_ram0/M_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM u_cbuf_ram_bank7_ram1/M_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM u_cbuf_ram_bank8_ram0/M_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM u_cbuf_ram_bank8_ram1/M_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM u_cbuf_ram_bank9_ram0/M_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM u_cbuf_ram_bank9_ram1/M_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM u_cbuf_ram_bank10_ram0/M_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM u_cbuf_ram_bank10_ram1/M_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM u_cbuf_ram_bank11_ram0/M_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM u_cbuf_ram_bank11_ram1/M_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM u_cbuf_ram_bank12_ram0/M_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM u_cbuf_ram_bank12_ram1/M_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM u_cbuf_ram_bank13_ram0/M_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM u_cbuf_ram_bank13_ram1/M_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM u_cbuf_ram_bank14_ram0/M_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM u_cbuf_ram_bank14_ram1/M_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM u_cbuf_ram_bank15_ram0/M_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM u_cbuf_ram_bank15_ram1/M_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM u_cbuf_ram_bank16_ram0/M_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM u_cbuf_ram_bank16_ram1/M_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM u_cbuf_ram_bank17_ram0/M_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM u_cbuf_ram_bank17_ram1/M_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM u_cbuf_ram_bank18_ram0/M_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM u_cbuf_ram_bank18_ram1/M_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM u_cbuf_ram_bank19_ram0/M_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM u_cbuf_ram_bank19_ram1/M_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM u_cbuf_ram_bank20_ram0/M_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM u_cbuf_ram_bank20_ram1/M_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM u_cbuf_ram_bank21_ram0/M_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM u_cbuf_ram_bank21_ram1/M_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM u_cbuf_ram_bank22_ram0/M_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM u_cbuf_ram_bank22_ram1/M_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM u_cbuf_ram_bank23_ram0/M_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM u_cbuf_ram_bank23_ram1/M_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM u_cbuf_ram_bank24_ram0/M_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM u_cbuf_ram_bank24_ram1/M_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM u_cbuf_ram_bank25_ram0/M_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM u_cbuf_ram_bank25_ram1/M_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM u_cbuf_ram_bank26_ram0/M_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM u_cbuf_ram_bank26_ram1/M_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM u_cbuf_ram_bank27_ram0/M_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM u_cbuf_ram_bank27_ram1/M_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM u_cbuf_ram_bank28_ram0/M_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM u_cbuf_ram_bank28_ram1/M_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM u_cbuf_ram_bank29_ram0/M_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM u_cbuf_ram_bank29_ram1/M_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM u_cbuf_ram_bank30_ram0/M_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM u_cbuf_ram_bank30_ram1/M_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM u_cbuf_ram_bank31_ram0/M_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM u_cbuf_ram_bank31_ram1/M_reg. We will not be able to pipeline it. This may degrade performance. 
WARNING: [Synth 8-3332] Sequential element (cdma2buf_wr_addr1_d1_reg[13]) is unused and will be removed from module NV_NVDLA_cbuf.
WARNING: [Synth 8-3332] Sequential element (cdma2buf_wr_addr1_d1_reg[12]) is unused and will be removed from module NV_NVDLA_cbuf.
WARNING: [Synth 8-3332] Sequential element (cdma2buf_wr_addr1_d1_reg[11]) is unused and will be removed from module NV_NVDLA_cbuf.
WARNING: [Synth 8-3332] Sequential element (cdma2buf_wr_addr1_d1_reg[10]) is unused and will be removed from module NV_NVDLA_cbuf.
WARNING: [Synth 8-3332] Sequential element (cdma2buf_wr_addr1_d1_reg[9]) is unused and will be removed from module NV_NVDLA_cbuf.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
DSP Report: Generating DSP slice_entries_w0, operation Mode is: A*B.
DSP Report: operator slice_entries_w0 is absorbed into DSP slice_entries_w0.
DSP Report: Generating DSP h_bias_1_stride_w0, operation Mode is: A*B.
DSP Report: operator h_bias_1_stride_w0 is absorbed into DSP h_bias_1_stride_w0.
DSP Report: Generating DSP h_bias_1_w0, operation Mode is: A*B.
DSP Report: operator h_bias_1_w0 is absorbed into DSP h_bias_1_w0.
DSP Report: Generating DSP h_bias_2_w0, operation Mode is: A*B.
DSP Report: operator h_bias_2_w0 is absorbed into DSP h_bias_2_w0.
DSP Report: Generating DSP h_bias_0_stride_w0, operation Mode is: A*B.
DSP Report: operator h_bias_0_stride_w0 is absorbed into DSP h_bias_0_stride_w0.
DSP Report: Generating DSP h_bias_0_w0, operation Mode is: A*B.
DSP Report: operator h_bias_0_w0 is absorbed into DSP h_bias_0_w0.
INFO: [Common 17-14] Message 'Synth 8-3333' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-3936] Found unconnected internal register 'u_cq/ram/dout_r_reg' and it is trimmed from '16' to '15' bits. [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/4fb3/sources_1/imports/nvdla_rtl/vmod/rams/fpga/model/nv_ram_rwsp_16x16.v:39]
WARNING: [Synth 8-3936] Found unconnected internal register 'u_cq/ram/dout_r_reg' and it is trimmed from '16' to '15' bits. [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/4fb3/sources_1/imports/nvdla_rtl/vmod/rams/fpga/model/nv_ram_rwsp_16x16.v:39]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/4fb3/sources_1/imports/nvdla_rtl/vmod/nvdla/sdp/NV_NVDLA_SDP_HLS_C_int.v:103]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/4fb3/sources_1/imports/nvdla_rtl/vmod/nvdla/sdp/NV_NVDLA_SDP_HLS_prelu.v:42]
DSP Report: Generating DSP x_mul_prelu/data_out0, operation Mode is: A*B.
DSP Report: operator x_mul_prelu/data_out0 is absorbed into DSP x_mul_prelu/data_out0.
DSP Report: operator x_mul_prelu/data_out0 is absorbed into DSP x_mul_prelu/data_out0.
DSP Report: Generating DSP x_mul_prelu/data_out0, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator x_mul_prelu/data_out0 is absorbed into DSP x_mul_prelu/data_out0.
DSP Report: operator x_mul_prelu/data_out0 is absorbed into DSP x_mul_prelu/data_out0.
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/4fb3/sources_1/imports/nvdla_rtl/vmod/nvdla/sdp/NV_NVDLA_SDP_HLS_prelu.v:42]
DSP Report: Generating DSP x_mul_prelu/data_out0, operation Mode is: A*B.
DSP Report: operator x_mul_prelu/data_out0 is absorbed into DSP x_mul_prelu/data_out0.
DSP Report: operator x_mul_prelu/data_out0 is absorbed into DSP x_mul_prelu/data_out0.
DSP Report: Generating DSP x_mul_prelu/data_out0, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator x_mul_prelu/data_out0 is absorbed into DSP x_mul_prelu/data_out0.
DSP Report: operator x_mul_prelu/data_out0 is absorbed into DSP x_mul_prelu/data_out0.
DSP Report: Generating DSP c_int_0/mul_dout0, operation Mode is: A2*B.
DSP Report: register A is absorbed into DSP c_int_0/mul_dout0.
DSP Report: operator c_int_0/mul_dout0 is absorbed into DSP c_int_0/mul_dout0.
DSP Report: operator c_int_0/mul_dout0 is absorbed into DSP c_int_0/mul_dout0.
DSP Report: Generating DSP c_int_0/mul_dout0, operation Mode is: (PCIN>>17)+A2*B.
DSP Report: register A is absorbed into DSP c_int_0/mul_dout0.
DSP Report: operator c_int_0/mul_dout0 is absorbed into DSP c_int_0/mul_dout0.
DSP Report: operator c_int_0/mul_dout0 is absorbed into DSP c_int_0/mul_dout0.
INFO: [Common 17-14] Message 'Synth 8-3333' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-3917] design NV_nvdla__GC0 has port csb2cmac_a_req_prdy driven by constant 1
WARNING: [Synth 8-3917] design NV_nvdla__GC0 has port csb2cmac_b_req_prdy driven by constant 1
INFO: [Synth 8-6430] The Block RAM u_partition_a/u_NV_NVDLA_cacc/u_assembly_buffer/u_accu_abuf_0/M_reg may get memory collision error if read and write address collide. Use attribute (* rw_addr_collision= "yes" *) to avoid collision 
INFO: [Synth 8-6430] The Block RAM u_partition_a/u_NV_NVDLA_cacc/u_delivery_buffer/u_accu_dbuf/M_reg may get memory collision error if read and write address collide. Use attribute (* rw_addr_collision= "yes" *) to avoid collision 
RAM Pipeline Warning: Read Address Register Found For RAM u_partition_a/u_NV_NVDLA_cacc/u_assembly_buffer/u_accu_abuf_0/M_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM u_partition_a/u_NV_NVDLA_cacc/u_delivery_buffer/u_accu_dbuf/M_reg. We will not be able to pipeline it. This may degrade performance. 
INFO: [Synth 8-3936] Found unconnected internal register 'inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg' and it is trimmed from '85' to '77' bits. [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/0cde/hdl/axi_register_slice_v2_1_vl_rfs.v:422]
INFO: [Synth 8-3936] Found unconnected internal register 'inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg' and it is trimmed from '85' to '77' bits. [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/0cde/hdl/axi_register_slice_v2_1_vl_rfs.v:422]
INFO: [Common 17-14] Message 'Synth 8-3333' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-5545] ROM "GEN_INCLUDE_PCC.I_MSTR_PCC/sig_btt_is_zero" won't be mapped to RAM because address size (26) is larger than maximum supported(25)
INFO: [Synth 8-3917] design axi_datamover_s2mm_full_wrap has port s2mm_sts_wstrb[0] driven by constant 1
INFO: [Synth 8-3917] design axi_datamover_s2mm_full_wrap has port s2mm_sts_wlast driven by constant 1
INFO: [Synth 8-3917] design axi_datamover_s2mm_full_wrap has port s2mm_awid[3] driven by constant 0
INFO: [Synth 8-3917] design axi_datamover_s2mm_full_wrap has port s2mm_awid[2] driven by constant 0
INFO: [Synth 8-3917] design axi_datamover_s2mm_full_wrap has port s2mm_awid[1] driven by constant 0
INFO: [Synth 8-3917] design axi_datamover_s2mm_full_wrap has port s2mm_awid[0] driven by constant 1
INFO: [Synth 8-3917] design axi_datamover_s2mm_full_wrap has port s2mm_awprot[2] driven by constant 0
INFO: [Synth 8-3917] design axi_datamover_s2mm_full_wrap has port s2mm_awprot[1] driven by constant 0
INFO: [Synth 8-3917] design axi_datamover_s2mm_full_wrap has port s2mm_awprot[0] driven by constant 0
INFO: [Synth 8-3917] design axi_datamover_s2mm_full_wrap has port s2mm_awcache[3] driven by constant 0
INFO: [Synth 8-3917] design axi_datamover_s2mm_full_wrap has port s2mm_awcache[2] driven by constant 0
INFO: [Synth 8-3917] design axi_datamover_s2mm_full_wrap has port s2mm_awcache[1] driven by constant 1
INFO: [Synth 8-3917] design axi_datamover_s2mm_full_wrap has port s2mm_awcache[0] driven by constant 1
INFO: [Synth 8-3917] design axi_datamover_s2mm_full_wrap has port s2mm_awuser[3] driven by constant 0
INFO: [Synth 8-3917] design axi_datamover_s2mm_full_wrap has port s2mm_awuser[2] driven by constant 0
INFO: [Synth 8-3917] design axi_datamover_s2mm_full_wrap has port s2mm_awuser[1] driven by constant 0
INFO: [Synth 8-3917] design axi_datamover_s2mm_full_wrap has port s2mm_awuser[0] driven by constant 0
INFO: [Synth 8-3917] design axi_datamover_s2mm_full_wrap has port s2mm_dbg_data[29] driven by constant 0
INFO: [Synth 8-3917] design axi_datamover_s2mm_full_wrap has port s2mm_dbg_data[28] driven by constant 0
INFO: [Synth 8-5545] ROM "I_MSTR_PCC/sig_btt_is_zero" won't be mapped to RAM because address size (26) is larger than maximum supported(25)
INFO: [Synth 8-3917] design axi_datamover_mm2s_full_wrap has port mm2s_sts_wstrb[0] driven by constant 1
INFO: [Synth 8-3917] design axi_datamover_mm2s_full_wrap has port mm2s_sts_wlast driven by constant 1
INFO: [Synth 8-3917] design axi_datamover_mm2s_full_wrap has port mm2s_arid[3] driven by constant 0
INFO: [Synth 8-3917] design axi_datamover_mm2s_full_wrap has port mm2s_arid[2] driven by constant 0
INFO: [Synth 8-3917] design axi_datamover_mm2s_full_wrap has port mm2s_arid[1] driven by constant 0
INFO: [Synth 8-3917] design axi_datamover_mm2s_full_wrap has port mm2s_arid[0] driven by constant 0
INFO: [Synth 8-3917] design axi_datamover_mm2s_full_wrap has port mm2s_arprot[2] driven by constant 0
INFO: [Synth 8-3917] design axi_datamover_mm2s_full_wrap has port mm2s_arprot[1] driven by constant 0
INFO: [Synth 8-3917] design axi_datamover_mm2s_full_wrap has port mm2s_arprot[0] driven by constant 0
INFO: [Synth 8-3917] design axi_datamover_mm2s_full_wrap has port mm2s_arcache[3] driven by constant 0
INFO: [Synth 8-3917] design axi_datamover_mm2s_full_wrap has port mm2s_arcache[2] driven by constant 0
INFO: [Synth 8-3917] design axi_datamover_mm2s_full_wrap has port mm2s_arcache[1] driven by constant 1
INFO: [Synth 8-3917] design axi_datamover_mm2s_full_wrap has port mm2s_arcache[0] driven by constant 1
INFO: [Synth 8-3917] design axi_datamover_mm2s_full_wrap has port mm2s_aruser[3] driven by constant 0
INFO: [Synth 8-3917] design axi_datamover_mm2s_full_wrap has port mm2s_aruser[2] driven by constant 0
INFO: [Synth 8-3917] design axi_datamover_mm2s_full_wrap has port mm2s_aruser[1] driven by constant 0
INFO: [Synth 8-3917] design axi_datamover_mm2s_full_wrap has port mm2s_aruser[0] driven by constant 0
INFO: [Synth 8-3917] design axi_datamover_mm2s_full_wrap has port mm2s_dbg_data[30] driven by constant 0
INFO: [Synth 8-3917] design axi_datamover_mm2s_full_wrap has port mm2s_dbg_data[24] driven by constant 0
WARNING: [Synth 8-3917] design ddr4_v2_2_4_mc__GB0 has port O13[3] driven by constant 0
WARNING: [Synth 8-3917] design ddr4_v2_2_4_mc__GB0 has port O13[2] driven by constant 0
WARNING: [Synth 8-3917] design ddr4_v2_2_4_mc__GB0 has port O13[1] driven by constant 0
INFO: [Common 17-14] Message 'Synth 8-3917' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-3936] Found unconnected internal register 'wr_cas_delay_line_ff_reg' and it is trimmed from '14' to '13' bits. [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ip/z920_nvdla_ps_ddr4_0_0/rtl/cal/ddr4_v2_2_cal_cplx.sv:702]
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-5545] ROM "cal_r3_status" won't be mapped to RAM because address size (28) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "cal_r3_status" won't be mapped to RAM because address size (28) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "cal_r3_status" won't be mapped to RAM because address size (28) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "cal_r3_status" won't be mapped to RAM because address size (28) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "cal_r3_status" won't be mapped to RAM because address size (28) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "cal_r3_status" won't be mapped to RAM because address size (28) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "cal_r3_status" won't be mapped to RAM because address size (28) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "cal_r2_status" won't be mapped to RAM because address size (28) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "cal_r2_status" won't be mapped to RAM because address size (28) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "cal_r2_status" won't be mapped to RAM because address size (28) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "cal_r2_status" won't be mapped to RAM because address size (28) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "cal_r2_status" won't be mapped to RAM because address size (28) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "cal_r2_status" won't be mapped to RAM because address size (28) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "cal_r2_status" won't be mapped to RAM because address size (28) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "cal_r1_status" won't be mapped to RAM because address size (28) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "cal_r1_status" won't be mapped to RAM because address size (28) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "cal_r1_status" won't be mapped to RAM because address size (28) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "cal_r1_status" won't be mapped to RAM because address size (28) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "cal_r1_status" won't be mapped to RAM because address size (28) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "cal_r1_status" won't be mapped to RAM because address size (28) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "cal_r1_status" won't be mapped to RAM because address size (28) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "cal_r0_status" won't be mapped to RAM because address size (28) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "cal_r0_status" won't be mapped to RAM because address size (28) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "cal_r0_status" won't be mapped to RAM because address size (28) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "cal_r0_status" won't be mapped to RAM because address size (28) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "cal_r0_status" won't be mapped to RAM because address size (28) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "cal_r0_status" won't be mapped to RAM because address size (28) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "cal_r0_status" won't be mapped to RAM because address size (28) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "cal_r3_status" won't be mapped to RAM because address size (28) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "cal_r3_status" won't be mapped to RAM because address size (28) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "cal_r3_status" won't be mapped to RAM because address size (28) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "cal_r3_status" won't be mapped to RAM because address size (28) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "cal_r3_status" won't be mapped to RAM because address size (28) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "cal_r3_status" won't be mapped to RAM because address size (28) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "cal_r3_status" won't be mapped to RAM because address size (28) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "cal_r2_status" won't be mapped to RAM because address size (28) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "cal_r2_status" won't be mapped to RAM because address size (28) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "cal_r2_status" won't be mapped to RAM because address size (28) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "cal_r2_status" won't be mapped to RAM because address size (28) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "cal_r2_status" won't be mapped to RAM because address size (28) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "cal_r2_status" won't be mapped to RAM because address size (28) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "cal_r2_status" won't be mapped to RAM because address size (28) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "cal_r1_status" won't be mapped to RAM because address size (28) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "cal_r1_status" won't be mapped to RAM because address size (28) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "cal_r1_status" won't be mapped to RAM because address size (28) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "cal_r1_status" won't be mapped to RAM because address size (28) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "cal_r1_status" won't be mapped to RAM because address size (28) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "cal_r1_status" won't be mapped to RAM because address size (28) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "cal_r1_status" won't be mapped to RAM because address size (28) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "cal_r0_status" won't be mapped to RAM because address size (28) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "cal_r0_status" won't be mapped to RAM because address size (28) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "cal_r0_status" won't be mapped to RAM because address size (28) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "cal_r0_status" won't be mapped to RAM because address size (28) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "cal_r0_status" won't be mapped to RAM because address size (28) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "cal_r0_status" won't be mapped to RAM because address size (28) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "cal_r0_status" won't be mapped to RAM because address size (28) is larger than maximum supported(25)
INFO: [Synth 8-3936] Found unconnected internal register 'inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg' and it is trimmed from '70' to '62' bits. [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/0cde/hdl/axi_register_slice_v2_1_vl_rfs.v:422]
INFO: [Synth 8-3936] Found unconnected internal register 'inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg' and it is trimmed from '3' to '2' bits. [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/0cde/hdl/axi_register_slice_v2_1_vl_rfs.v:422]
INFO: [Synth 8-3936] Found unconnected internal register 'inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg' and it is trimmed from '70' to '62' bits. [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/0cde/hdl/axi_register_slice_v2_1_vl_rfs.v:422]
INFO: [Synth 8-3936] Found unconnected internal register 'inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg' and it is trimmed from '36' to '35' bits. [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/0cde/hdl/axi_register_slice_v2_1_vl_rfs.v:422]
INFO: [Synth 8-3936] Found unconnected internal register 'inst/register_slice_inst/aw.aw_pipe/m_payload_i_reg' and it is trimmed from '95' to '91' bits. [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/0cde/hdl/axi_register_slice_v2_1_vl_rfs.v:788]
INFO: [Synth 8-3936] Found unconnected internal register 'inst/register_slice_inst/ar.ar_pipe/m_payload_i_reg' and it is trimmed from '95' to '91' bits. [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/0cde/hdl/axi_register_slice_v2_1_vl_rfs.v:788]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-4471' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-6014' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:17:08 ; elapsed = 00:18:06 . Memory (MB): peak = 4987.480 ; gain = 3156.277 ; free physical = 49786 ; free virtual = 362691
---------------------------------------------------------------------------------
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

ROM:
+--------------------------+---------------------+---------------+----------------+
|Module Name               | RTL Object          | Depth x Width | Implemented As | 
+--------------------------+---------------------+---------------+----------------+
|ddr4_v2_2_4_cal_cplx_data | rd_addr_101_reg_rep | 256x16        | Block RAM      | 
+--------------------------+---------------------+---------------+----------------+


Block RAM: Preliminary Mapping  Report (see note below)
+----------------------+----------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+
|Module Name           | RTL Object                       | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | Cascade Heights | 
+----------------------+----------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+
|nv_ram_rws_128x18:    | M_reg                            | 128 x 18(READ_FIRST)   | W |   | 128 x 18(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      |                 | 
|nv_ram_rws_128x18:    | M_reg                            | 128 x 18(READ_FIRST)   | W |   | 128 x 18(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      |                 | 
|nv_ram_rws_128x18:    | M_reg                            | 128 x 18(READ_FIRST)   | W |   | 128 x 18(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      |                 | 
|nv_ram_rws_128x18:    | M_reg                            | 128 x 18(READ_FIRST)   | W |   | 128 x 18(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      |                 | 
|nv_ram_rws_128x18:    | M_reg                            | 128 x 18(READ_FIRST)   | W |   | 128 x 18(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      |                 | 
|nv_ram_rws_128x18:    | M_reg                            | 128 x 18(READ_FIRST)   | W |   | 128 x 18(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      |                 | 
|nv_ram_rws_128x18:    | M_reg                            | 128 x 18(READ_FIRST)   | W |   | 128 x 18(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      |                 | 
|nv_ram_rws_128x18:    | M_reg                            | 128 x 18(READ_FIRST)   | W |   | 128 x 18(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      |                 | 
|nv_ram_rwst_256x8:    | M_reg                            | 256 x 8(READ_FIRST)    | W |   | 256 x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      |                 | 
|nv_ram_rwsp_128x11:   | M_reg                            | 128 x 11(READ_FIRST)   | W |   | 128 x 11(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      |                 | 
|nv_ram_rws_16x64:     | M_reg                            | 16 x 64(READ_FIRST)    | W |   | 16 x 64(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      |                 | 
|nv_ram_rws_16x64:     | M_reg                            | 16 x 64(READ_FIRST)    | W |   | 16 x 64(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      |                 | 
|nv_ram_rws_16x64:     | M_reg                            | 16 x 64(READ_FIRST)    | W |   | 16 x 64(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      |                 | 
|nv_ram_rws_16x64:     | M_reg                            | 16 x 64(READ_FIRST)    | W |   | 16 x 64(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      |                 | 
|nv_ram_rws_16x64:     | M_reg                            | 16 x 64(READ_FIRST)    | W |   | 16 x 64(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      |                 | 
|nv_ram_rws_16x64:     | M_reg                            | 16 x 64(READ_FIRST)    | W |   | 16 x 64(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      |                 | 
|nv_ram_rws_16x64:     | M_reg                            | 16 x 64(READ_FIRST)    | W |   | 16 x 64(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      |                 | 
|nv_ram_rws_16x64:     | M_reg                            | 16 x 64(READ_FIRST)    | W |   | 16 x 64(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      |                 | 
|nv_ram_rws_16x64:     | M_reg                            | 16 x 64(READ_FIRST)    | W |   | 16 x 64(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      |                 | 
|nv_ram_rws_16x64:     | M_reg                            | 16 x 64(READ_FIRST)    | W |   | 16 x 64(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      |                 | 
|nv_ram_rws_16x64:     | M_reg                            | 16 x 64(READ_FIRST)    | W |   | 16 x 64(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      |                 | 
|nv_ram_rws_16x64:     | M_reg                            | 16 x 64(READ_FIRST)    | W |   | 16 x 64(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      |                 | 
|nv_ram_rws_16x64:     | M_reg                            | 16 x 64(READ_FIRST)    | W |   | 16 x 64(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      |                 | 
|nv_ram_rws_16x64:     | M_reg                            | 16 x 64(READ_FIRST)    | W |   | 16 x 64(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      |                 | 
|nv_ram_rws_16x64:     | M_reg                            | 16 x 64(READ_FIRST)    | W |   | 16 x 64(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      |                 | 
|nv_ram_rws_16x64:     | M_reg                            | 16 x 64(READ_FIRST)    | W |   | 16 x 64(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      |                 | 
|nv_ram_rws_256x64:    | M_reg                            | 256 x 64(READ_FIRST)   | W |   | 256 x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      |                 | 
|nv_ram_rws_256x64:    | M_reg                            | 256 x 64(READ_FIRST)   | W |   | 256 x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      |                 | 
|nv_ram_rws_256x64:    | M_reg                            | 256 x 64(READ_FIRST)   | W |   | 256 x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      |                 | 
|nv_ram_rws_256x64:    | M_reg                            | 256 x 64(READ_FIRST)   | W |   | 256 x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      |                 | 
|nv_ram_rws_256x64:    | M_reg                            | 256 x 64(READ_FIRST)   | W |   | 256 x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      |                 | 
|nv_ram_rws_256x64:    | M_reg                            | 256 x 64(READ_FIRST)   | W |   | 256 x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      |                 | 
|nv_ram_rws_256x64:    | M_reg                            | 256 x 64(READ_FIRST)   | W |   | 256 x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      |                 | 
|nv_ram_rws_256x64:    | M_reg                            | 256 x 64(READ_FIRST)   | W |   | 256 x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      |                 | 
|nv_ram_rws_256x64:    | M_reg                            | 256 x 64(READ_FIRST)   | W |   | 256 x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      |                 | 
|nv_ram_rws_256x64:    | M_reg                            | 256 x 64(READ_FIRST)   | W |   | 256 x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      |                 | 
|nv_ram_rws_256x64:    | M_reg                            | 256 x 64(READ_FIRST)   | W |   | 256 x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      |                 | 
|nv_ram_rws_256x64:    | M_reg                            | 256 x 64(READ_FIRST)   | W |   | 256 x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      |                 | 
|nv_ram_rws_256x64:    | M_reg                            | 256 x 64(READ_FIRST)   | W |   | 256 x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      |                 | 
|nv_ram_rws_256x64:    | M_reg                            | 256 x 64(READ_FIRST)   | W |   | 256 x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      |                 | 
|nv_ram_rws_256x64:    | M_reg                            | 256 x 64(READ_FIRST)   | W |   | 256 x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      |                 | 
|nv_ram_rws_256x64:    | M_reg                            | 256 x 64(READ_FIRST)   | W |   | 256 x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      |                 | 
|nv_ram_rws_256x64:    | M_reg                            | 256 x 64(READ_FIRST)   | W |   | 256 x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      |                 | 
|nv_ram_rws_256x64:    | M_reg                            | 256 x 64(READ_FIRST)   | W |   | 256 x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      |                 | 
|nv_ram_rws_256x64:    | M_reg                            | 256 x 64(READ_FIRST)   | W |   | 256 x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      |                 | 
|nv_ram_rws_256x64:    | M_reg                            | 256 x 64(READ_FIRST)   | W |   | 256 x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      |                 | 
|nv_ram_rws_256x64:    | M_reg                            | 256 x 64(READ_FIRST)   | W |   | 256 x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      |                 | 
|nv_ram_rws_256x64:    | M_reg                            | 256 x 64(READ_FIRST)   | W |   | 256 x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      |                 | 
|nv_ram_rws_256x64:    | M_reg                            | 256 x 64(READ_FIRST)   | W |   | 256 x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      |                 | 
|nv_ram_rws_256x64:    | M_reg                            | 256 x 64(READ_FIRST)   | W |   | 256 x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      |                 | 
|nv_ram_rws_256x64:    | M_reg                            | 256 x 64(READ_FIRST)   | W |   | 256 x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      |                 | 
|nv_ram_rws_256x64:    | M_reg                            | 256 x 64(READ_FIRST)   | W |   | 256 x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      |                 | 
|nv_ram_rws_256x64:    | M_reg                            | 256 x 64(READ_FIRST)   | W |   | 256 x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      |                 | 
|nv_ram_rws_256x64:    | M_reg                            | 256 x 64(READ_FIRST)   | W |   | 256 x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      |                 | 
|nv_ram_rws_256x64:    | M_reg                            | 256 x 64(READ_FIRST)   | W |   | 256 x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      |                 | 
|nv_ram_rws_256x64:    | M_reg                            | 256 x 64(READ_FIRST)   | W |   | 256 x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      |                 | 
|nv_ram_rws_256x64:    | M_reg                            | 256 x 64(READ_FIRST)   | W |   | 256 x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      |                 | 
|nv_ram_rws_256x64:    | M_reg                            | 256 x 64(READ_FIRST)   | W |   | 256 x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      |                 | 
|nv_ram_rws_256x64:    | M_reg                            | 256 x 64(READ_FIRST)   | W |   | 256 x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      |                 | 
|nv_ram_rws_256x64:    | M_reg                            | 256 x 64(READ_FIRST)   | W |   | 256 x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      |                 | 
|nv_ram_rws_256x64:    | M_reg                            | 256 x 64(READ_FIRST)   | W |   | 256 x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      |                 | 
|nv_ram_rws_256x64:    | M_reg                            | 256 x 64(READ_FIRST)   | W |   | 256 x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      |                 | 
|nv_ram_rws_256x64:    | M_reg                            | 256 x 64(READ_FIRST)   | W |   | 256 x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      |                 | 
|nv_ram_rws_256x64:    | M_reg                            | 256 x 64(READ_FIRST)   | W |   | 256 x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      |                 | 
|nv_ram_rws_256x64:    | M_reg                            | 256 x 64(READ_FIRST)   | W |   | 256 x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      |                 | 
|nv_ram_rws_256x64:    | M_reg                            | 256 x 64(READ_FIRST)   | W |   | 256 x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      |                 | 
|nv_ram_rws_256x64:    | M_reg                            | 256 x 64(READ_FIRST)   | W |   | 256 x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      |                 | 
|nv_ram_rws_256x64:    | M_reg                            | 256 x 64(READ_FIRST)   | W |   | 256 x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      |                 | 
|nv_ram_rws_256x64:    | M_reg                            | 256 x 64(READ_FIRST)   | W |   | 256 x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      |                 | 
|nv_ram_rws_256x64:    | M_reg                            | 256 x 64(READ_FIRST)   | W |   | 256 x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      |                 | 
|nv_ram_rws_256x64:    | M_reg                            | 256 x 64(READ_FIRST)   | W |   | 256 x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      |                 | 
|nv_ram_rws_256x64:    | M_reg                            | 256 x 64(READ_FIRST)   | W |   | 256 x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      |                 | 
|nv_ram_rws_256x64:    | M_reg                            | 256 x 64(READ_FIRST)   | W |   | 256 x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      |                 | 
|nv_ram_rws_256x64:    | M_reg                            | 256 x 64(READ_FIRST)   | W |   | 256 x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      |                 | 
|nv_ram_rws_256x64:    | M_reg                            | 256 x 64(READ_FIRST)   | W |   | 256 x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      |                 | 
|nv_ram_rws_256x64:    | M_reg                            | 256 x 64(READ_FIRST)   | W |   | 256 x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      |                 | 
|nv_ram_rws_256x64:    | M_reg                            | 256 x 64(READ_FIRST)   | W |   | 256 x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      |                 | 
|nv_ram_rws_256x64:    | M_reg                            | 256 x 64(READ_FIRST)   | W |   | 256 x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      |                 | 
|nv_ram_rws_256x64:    | M_reg                            | 256 x 64(READ_FIRST)   | W |   | 256 x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      |                 | 
|nv_ram_rws_256x64:    | M_reg                            | 256 x 64(READ_FIRST)   | W |   | 256 x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      |                 | 
|nv_ram_rws_256x64:    | M_reg                            | 256 x 64(READ_FIRST)   | W |   | 256 x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      |                 | 
|nv_ram_rws_256x64:    | M_reg                            | 256 x 64(READ_FIRST)   | W |   | 256 x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      |                 | 
|nv_ram_rws_256x64:    | M_reg                            | 256 x 64(READ_FIRST)   | W |   | 256 x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      |                 | 
|nv_ram_rws_256x64:    | M_reg                            | 256 x 64(READ_FIRST)   | W |   | 256 x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      |                 | 
|nv_ram_rws_256x64:    | M_reg                            | 256 x 64(READ_FIRST)   | W |   | 256 x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      |                 | 
|nv_ram_rws_256x64:    | M_reg                            | 256 x 64(READ_FIRST)   | W |   | 256 x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      |                 | 
|nv_ram_rws_256x64:    | M_reg                            | 256 x 64(READ_FIRST)   | W |   | 256 x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      |                 | 
|nv_ram_rws_256x64:    | M_reg                            | 256 x 64(READ_FIRST)   | W |   | 256 x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      |                 | 
|nv_ram_rws_256x64:    | M_reg                            | 256 x 64(READ_FIRST)   | W |   | 256 x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      |                 | 
|nv_ram_rws_256x64:    | M_reg                            | 256 x 64(READ_FIRST)   | W |   | 256 x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      |                 | 
|nv_ram_rwsp_16x65:    | M_reg                            | 16 x 65(READ_FIRST)    | W |   | 16 x 65(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      |                 | 
|nv_ram_rwsp_16x65:    | M_reg                            | 16 x 65(READ_FIRST)    | W |   | 16 x 65(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      |                 | 
|nv_ram_rws_16x272:    | M_reg                            | 16 x 272(READ_FIRST)   | W |   | 16 x 272(WRITE_FIRST)  |   | R | Port A and B     | 0      | 4      |                 | 
|nv_ram_rws_16x256:    | M_reg                            | 16 x 256(READ_FIRST)   | W |   | 16 x 256(WRITE_FIRST)  |   | R | Port A and B     | 0      | 4      |                 | 
|xpm_memory_base:      | gen_wr_a.gen_word_narrow.mem_reg | 512 x 577(NO_CHANGE)   | W |   | 512 x 577(NO_CHANGE)   |   | R | Port A and B     | 1      | 8      |                 | 
|ddr4_v2_2_4_bram_tdp: | mem_reg                          | 4 K x 9(WRITE_FIRST)   | W | R | 4 K x 9(WRITE_FIRST)   | W | R | Port A and B     | 0      | 1      |                 | 
+----------------------+----------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+

Note: The tale above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 

Distributed RAM: Preliminary Mapping  Report (see note below)
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------+----------------+----------------------+-----------------------------+
|Module Name                                                                                                                                                                                                                    | RTL Object                                                                    | Inference      | Size (Depth x Width) | Primitives                  | 
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------+----------------+----------------------+-----------------------------+
|z920_nvdla_ps_i/\NVDLA_system/NV_nvdla_wrapper_1 /inst/\nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_dp/u_NV_NVDLA_CDP_DP_intp /u_intpinfo_sync_fifo                                                                               | ram/M_reg                                                                     | Implied        | 32 x 4               | RAM32M16 x 1                | 
|u_NV_NVDLA_CDP_DP_syncfifo                                                                                                                                                                                                     | u_data_sync_fifo/ram/M_reg                                                    | Implied        | 128 x 9              | RAM64X1D x 4  RAM64M8 x 2   | 
|u_NV_NVDLA_CDP_DP_syncfifo                                                                                                                                                                                                     | u_info_sync_fifo/ram/M_reg                                                    | Implied        | 128 x 17             | RAM64M8 x 6                 | 
|u_NV_NVDLA_CDP_DP_syncfifo                                                                                                                                                                                                     | u_sumpd_sync_fifo/ram/M_reg                                                   | Implied        | 64 x 21              | RAM64M8 x 3                 | 
|u_rdma/u_eg                                                                                                                                                                                                                    | u_lat_fifo/ram/M_reg                                                          | Implied        | 8 x 65               | RAM32M16 x 5                | 
|u_rdma/u_eg                                                                                                                                                                                                                    | u_lat_fifo/ram/M_reg                                                          | Implied        | 8 x 65               | RAM32M16 x 5                | 
|u_NV_NVDLA_mcif/u_write/u_cq                                                                                                                                                                                                   | ram/M_reg                                                                     | Implied        | 256 x 3              | RAM64M8 x 4                 | 
|u_wt                                                                                                                                                                                                                           | u_8atmm_fifo/ram/M_reg                                                        | Implied        | 8 x 65               | RAM32M16 x 5                | 
|u_wt                                                                                                                                                                                                                           | u_fifo/ram/M_reg                                                              | Implied        | 128 x 6              | RAM64M8 x 2                 | 
|u_dc/u_fifo                                                                                                                                                                                                                    | ram/M_reg                                                                     | Implied        | 128 x 6              | RAM64M8 x 2                 | 
|NV_NVDLA_SDP_rdma                                                                                                                                                                                                              | u_mrdma/u_cq/ram/M_reg                                                        | Implied        | 16 x 14              | RAM32M16 x 1                | 
|NV_NVDLA_SDP_rdma                                                                                                                                                                                                              | u_mrdma/u_eg/u_din/u_lat_fifo/ram/M_reg                                       | Implied        | 8 x 65               | RAM32M16 x 5                | 
|u_brdma                                                                                                                                                                                                                        | u_cq/ram/M_reg                                                                | Implied        | 16 x 16              | RAM32M16 x 2                | 
|u_nrdma                                                                                                                                                                                                                        | u_cq/ram/M_reg                                                                | Implied        | 16 x 16              | RAM32M16 x 2                | 
|axi_interconnect_4/\s00_couplers/auto_ds /inst/\gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst               | inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg | User Attribute | 32 x 5               | RAM32M16 x 1                | 
|axi_interconnect_4/\s00_couplers/auto_ds /inst/\gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst          | inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg | User Attribute | 32 x 5               | RAM32M16 x 1                | 
|axi_interconnect_4/\s00_couplers/auto_ds /inst/\gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst  | inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg | User Attribute | 32 x 1               | RAM32X1D x 1                | 
|axi_interconnect_4/\s00_couplers/auto_ds /inst/\gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst                                               | inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg | User Attribute | 32 x 9               | RAM32M16 x 1                | 
|axi_interconnect_4/\s00_couplers/auto_ds /inst/\gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst                                                               | inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg | User Attribute | 32 x 26              | RAM32M16 x 2                | 
|axi_interconnect_4/\s00_couplers/auto_ds /inst/\gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst                                                                 | inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg | User Attribute | 32 x 26              | RAM32M16 x 2                | 
|axi_interconnect_1/\s00_couplers/auto_ds /inst/\gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst                                                   | inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg | User Attribute | 32 x 9               | RAM32M16 x 1                | 
|axi_interconnect_1/\s00_couplers/auto_ds /inst/\gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst                                                                   | inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg | User Attribute | 32 x 29              | RAM32M16 x 3                | 
|axi_interconnect_1/\s00_couplers/auto_ds /inst/\gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst                                                                     | inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg | User Attribute | 32 x 29              | RAM32M16 x 3                | 
|axi_interconnect_2/\m02_couplers/auto_ds /inst/\gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst                                                   | inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg | User Attribute | 32 x 9               | RAM32M16 x 1                | 
|axi_interconnect_2/\m02_couplers/auto_ds /inst/\gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst                                                                   | inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg | User Attribute | 32 x 35              | RAM32M16 x 3                | 
|axi_interconnect_2/\m02_couplers/auto_ds /inst/\gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst                                                                     | inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg | User Attribute | 32 x 35              | RAM32M16 x 3                | 
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------+----------------+----------------------+-----------------------------+

Note: The table above is a preliminary report that shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once.

DSP: Preliminary Mapping  Report (see note below)
+---------------------------+-----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name                | DSP Mapping     | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+---------------------------+-----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|NV_NVDLA_CDP_DP_INTP_unit  | A*B             | 18     | 17     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|NV_NVDLA_CDP_DP_INTP_unit  | (PCIN>>17)+A*B  | 23     | 17     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|NV_NVDLA_CDP_DP_cvtin      | A*B2            | 16     | 9      | -      | -      | 25     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|NV_NVDLA_CDP_DP_MUL_unit   | A*B             | 16     | 9      | -      | -      | 25     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|NV_NVDLA_CDP_DP_cvtout     | A2*B            | 26     | 16     | -      | -      | 42     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|NV_NVDLA_PDP_CORE_cal2d    | A*B             | 14     | 5      | -      | -      | 19     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|NV_NVDLA_PDP_CORE_cal2d    | A*B             | 18     | 15     | -      | -      | 33     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|NV_NVDLA_PDP_CORE_cal2d    | A*B             | 18     | 11     | -      | -      | 29     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|NV_NVDLA_CDMA_CVT_cell     | A2*B            | 18     | 16     | -      | -      | 34     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|NV_NVDLA_CDMA_CVT_cell     | A2*B            | 18     | 16     | -      | -      | 34     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|NV_NVDLA_CDMA_CVT_cell     | A2*B            | 18     | 16     | -      | -      | 34     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|NV_NVDLA_CDMA_CVT_cell     | A2*B            | 18     | 16     | -      | -      | 34     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|NV_NVDLA_CDMA_CVT_cell     | A2*B            | 18     | 16     | -      | -      | 34     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|NV_NVDLA_CDMA_CVT_cell     | A2*B            | 18     | 16     | -      | -      | 34     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|NV_NVDLA_CDMA_CVT_cell     | A2*B            | 18     | 16     | -      | -      | 34     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|NV_NVDLA_CDMA_CVT_cell     | A2*B            | 18     | 16     | -      | -      | 34     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|NV_NVDLA_CDMA_dc           | A*B             | 18     | 6      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|NV_NVDLA_CDMA_dc           | A*B             | 18     | 14     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|NV_NVDLA_CDMA_dc           | A*B             | 14     | 14     | -      | -      | 28     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|NV_NVDLA_CDMA_dc           | A*B             | 27     | 14     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|NV_NVDLA_CSC_dl            | A*B             | 15     | 14     | -      | -      | 29     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|NV_NVDLA_CSC_dl            | A*B             | 14     | 14     | -      | -      | 28     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|NV_NVDLA_CSC_dl            | A*B             | 14     | 5      | -      | -      | 19     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|NV_NVDLA_CSC_dl            | A*B             | 14     | 5      | -      | -      | 19     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|NV_NVDLA_CSC_dl            | A*B             | 14     | 6      | -      | -      | 20     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|NV_NVDLA_CSC_dl            | A*B             | 14     | 14     | -      | -      | 28     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|NV_NVDLA_SDP_HLS_X_int_mul | A*B             | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|NV_NVDLA_SDP_HLS_X_int_mul | (PCIN>>17)+A*B  | 16     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|NV_NVDLA_SDP_HLS_X_int_mul | A*B             | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|NV_NVDLA_SDP_HLS_X_int_mul | (PCIN>>17)+A*B  | 16     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|NV_NVDLA_SDP_HLS_c         | A2*B            | 18     | 16     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|NV_NVDLA_SDP_HLS_c         | (PCIN>>17)+A2*B | 16     | 16     | -      | -      | 32     | 1    | 0    | -    | -    | -     | 0    | 0    | 
+---------------------------+-----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
INFO: [Synth 8-4480] The timing for the instance z920_nvdla_ps_i/NVDLA_system/NV_nvdla_wrapper_1/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_core/u_cal2d/i_0/bank0_uram_0/M_reg_bram_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance z920_nvdla_ps_i/NVDLA_system/NV_nvdla_wrapper_1/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_core/u_cal2d/i_1/bank1_uram_0/M_reg_bram_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance z920_nvdla_ps_i/NVDLA_system/NV_nvdla_wrapper_1/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_core/u_cal2d/i_2/bank2_uram_0/M_reg_bram_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance z920_nvdla_ps_i/NVDLA_system/NV_nvdla_wrapper_1/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_core/u_cal2d/i_3/bank3_uram_0/M_reg_bram_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance z920_nvdla_ps_i/NVDLA_system/NV_nvdla_wrapper_1/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_core/u_cal2d/i_4/bank4_uram_0/M_reg_bram_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance z920_nvdla_ps_i/NVDLA_system/NV_nvdla_wrapper_1/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_core/u_cal2d/i_5/bank5_uram_0/M_reg_bram_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance z920_nvdla_ps_i/NVDLA_system/NV_nvdla_wrapper_1/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_core/u_cal2d/i_6/bank6_uram_0/M_reg_bram_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance z920_nvdla_ps_i/NVDLA_system/NV_nvdla_wrapper_1/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_core/u_cal2d/i_8/bank7_uram_0/M_reg_bram_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance z920_nvdla_ps_i/NVDLA_system/NV_nvdla_wrapper_1/inst/u_partition_oi_5/u_NV_NVDLA_mcif/u_write/u_cq/i_0/adr_ram/M_reg_bram_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance z920_nvdla_ps_i/NVDLA_system/NV_nvdla_wrapper_1/inst/u_NV_NVDLA_cdmai_6/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_fifo/rami_0/ram/M_reg_bram_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance z920_nvdla_ps_i/NVDLA_system/NV_nvdla_wrapper_1/inst/u_NV_NVDLA_cdmai_7/u_shared_buffer/i_0/u_shared_buffer_00/M_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance z920_nvdla_ps_i/NVDLA_system/NV_nvdla_wrapper_1/inst/u_NV_NVDLA_cdmai_7/u_shared_buffer/i_1/u_shared_buffer_01/M_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance z920_nvdla_ps_i/NVDLA_system/NV_nvdla_wrapper_1/inst/u_NV_NVDLA_cdmai_7/u_shared_buffer/i_2/u_shared_buffer_02/M_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance z920_nvdla_ps_i/NVDLA_system/NV_nvdla_wrapper_1/inst/u_NV_NVDLA_cdmai_7/u_shared_buffer/i_3/u_shared_buffer_03/M_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance z920_nvdla_ps_i/NVDLA_system/NV_nvdla_wrapper_1/inst/u_NV_NVDLA_cdmai_7/u_shared_buffer/i_4/u_shared_buffer_04/M_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance z920_nvdla_ps_i/NVDLA_system/NV_nvdla_wrapper_1/inst/u_NV_NVDLA_cdmai_7/u_shared_buffer/i_5/u_shared_buffer_05/M_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance z920_nvdla_ps_i/NVDLA_system/NV_nvdla_wrapper_1/inst/u_NV_NVDLA_cdmai_7/u_shared_buffer/i_6/u_shared_buffer_06/M_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance z920_nvdla_ps_i/NVDLA_system/NV_nvdla_wrapper_1/inst/u_NV_NVDLA_cdmai_7/u_shared_buffer/i_7/u_shared_buffer_07/M_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance z920_nvdla_ps_i/NVDLA_system/NV_nvdla_wrapper_1/inst/u_NV_NVDLA_cdmai_7/u_shared_buffer/i_8/u_shared_buffer_08/M_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance z920_nvdla_ps_i/NVDLA_system/NV_nvdla_wrapper_1/inst/u_NV_NVDLA_cdmai_7/u_shared_buffer/i_9/u_shared_buffer_09/M_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance z920_nvdla_ps_i/NVDLA_system/NV_nvdla_wrapper_1/inst/u_NV_NVDLA_cdmai_7/u_shared_buffer/i_10/u_shared_buffer_10/M_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance z920_nvdla_ps_i/NVDLA_system/NV_nvdla_wrapper_1/inst/u_NV_NVDLA_cdmai_7/u_shared_buffer/i_11/u_shared_buffer_11/M_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance z920_nvdla_ps_i/NVDLA_system/NV_nvdla_wrapper_1/inst/u_NV_NVDLA_cdmai_7/u_shared_buffer/i_12/u_shared_buffer_12/M_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance z920_nvdla_ps_i/NVDLA_system/NV_nvdla_wrapper_1/inst/u_NV_NVDLA_cdmai_7/u_shared_buffer/i_13/u_shared_buffer_13/M_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance z920_nvdla_ps_i/NVDLA_system/NV_nvdla_wrapper_1/inst/u_NV_NVDLA_cdmai_7/u_shared_buffer/i_14/u_shared_buffer_14/M_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance z920_nvdla_ps_i/NVDLA_system/NV_nvdla_wrapper_1/inst/u_NV_NVDLA_cdmai_7/u_shared_buffer/i_15/u_shared_buffer_15/M_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance z920_nvdla_ps_i/NVDLA_system/NV_nvdla_wrapper_1/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cbuf/i_0/u_cbuf_ram_bank0_ram0/M_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance z920_nvdla_ps_i/NVDLA_system/NV_nvdla_wrapper_1/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cbuf/i_1/u_cbuf_ram_bank0_ram1/M_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance z920_nvdla_ps_i/NVDLA_system/NV_nvdla_wrapper_1/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cbuf/i_2/u_cbuf_ram_bank1_ram0/M_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance z920_nvdla_ps_i/NVDLA_system/NV_nvdla_wrapper_1/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cbuf/i_3/u_cbuf_ram_bank1_ram1/M_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance z920_nvdla_ps_i/NVDLA_system/NV_nvdla_wrapper_1/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cbuf/i_4/u_cbuf_ram_bank2_ram0/M_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance z920_nvdla_ps_i/NVDLA_system/NV_nvdla_wrapper_1/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cbuf/i_5/u_cbuf_ram_bank2_ram1/M_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance z920_nvdla_ps_i/NVDLA_system/NV_nvdla_wrapper_1/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cbuf/i_6/u_cbuf_ram_bank3_ram0/M_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance z920_nvdla_ps_i/NVDLA_system/NV_nvdla_wrapper_1/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cbuf/i_7/u_cbuf_ram_bank3_ram1/M_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance z920_nvdla_ps_i/NVDLA_system/NV_nvdla_wrapper_1/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cbuf/i_8/u_cbuf_ram_bank4_ram0/M_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance z920_nvdla_ps_i/NVDLA_system/NV_nvdla_wrapper_1/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cbuf/i_9/u_cbuf_ram_bank4_ram1/M_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance z920_nvdla_ps_i/NVDLA_system/NV_nvdla_wrapper_1/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cbuf/i_10/u_cbuf_ram_bank5_ram0/M_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance z920_nvdla_ps_i/NVDLA_system/NV_nvdla_wrapper_1/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cbuf/i_11/u_cbuf_ram_bank5_ram1/M_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance z920_nvdla_ps_i/NVDLA_system/NV_nvdla_wrapper_1/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cbuf/i_12/u_cbuf_ram_bank6_ram0/M_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance z920_nvdla_ps_i/NVDLA_system/NV_nvdla_wrapper_1/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cbuf/i_13/u_cbuf_ram_bank6_ram1/M_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance z920_nvdla_ps_i/NVDLA_system/NV_nvdla_wrapper_1/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cbuf/i_14/u_cbuf_ram_bank7_ram0/M_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance z920_nvdla_ps_i/NVDLA_system/NV_nvdla_wrapper_1/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cbuf/i_15/u_cbuf_ram_bank7_ram1/M_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance z920_nvdla_ps_i/NVDLA_system/NV_nvdla_wrapper_1/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cbuf/i_16/u_cbuf_ram_bank8_ram0/M_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance z920_nvdla_ps_i/NVDLA_system/NV_nvdla_wrapper_1/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cbuf/i_17/u_cbuf_ram_bank8_ram1/M_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance z920_nvdla_ps_i/NVDLA_system/NV_nvdla_wrapper_1/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cbuf/i_18/u_cbuf_ram_bank9_ram0/M_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance z920_nvdla_ps_i/NVDLA_system/NV_nvdla_wrapper_1/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cbuf/i_19/u_cbuf_ram_bank9_ram1/M_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance z920_nvdla_ps_i/NVDLA_system/NV_nvdla_wrapper_1/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cbuf/i_20/u_cbuf_ram_bank10_ram0/M_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance z920_nvdla_ps_i/NVDLA_system/NV_nvdla_wrapper_1/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cbuf/i_21/u_cbuf_ram_bank10_ram1/M_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance z920_nvdla_ps_i/NVDLA_system/NV_nvdla_wrapper_1/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cbuf/i_22/u_cbuf_ram_bank11_ram0/M_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance z920_nvdla_ps_i/NVDLA_system/NV_nvdla_wrapper_1/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cbuf/i_23/u_cbuf_ram_bank11_ram1/M_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance z920_nvdla_ps_i/NVDLA_system/NV_nvdla_wrapper_1/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cbuf/i_24/u_cbuf_ram_bank12_ram0/M_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance z920_nvdla_ps_i/NVDLA_system/NV_nvdla_wrapper_1/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cbuf/i_25/u_cbuf_ram_bank12_ram1/M_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance z920_nvdla_ps_i/NVDLA_system/NV_nvdla_wrapper_1/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cbuf/i_26/u_cbuf_ram_bank13_ram0/M_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance z920_nvdla_ps_i/NVDLA_system/NV_nvdla_wrapper_1/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cbuf/i_27/u_cbuf_ram_bank13_ram1/M_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance z920_nvdla_ps_i/NVDLA_system/NV_nvdla_wrapper_1/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cbuf/i_28/u_cbuf_ram_bank14_ram0/M_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance z920_nvdla_ps_i/NVDLA_system/NV_nvdla_wrapper_1/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cbuf/i_29/u_cbuf_ram_bank14_ram1/M_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance z920_nvdla_ps_i/NVDLA_system/NV_nvdla_wrapper_1/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cbuf/i_30/u_cbuf_ram_bank15_ram0/M_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance z920_nvdla_ps_i/NVDLA_system/NV_nvdla_wrapper_1/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cbuf/i_31/u_cbuf_ram_bank15_ram1/M_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance z920_nvdla_ps_i/NVDLA_system/NV_nvdla_wrapper_1/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cbuf/i_32/u_cbuf_ram_bank16_ram0/M_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance z920_nvdla_ps_i/NVDLA_system/NV_nvdla_wrapper_1/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cbuf/i_33/u_cbuf_ram_bank16_ram1/M_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance z920_nvdla_ps_i/NVDLA_system/NV_nvdla_wrapper_1/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cbuf/i_34/u_cbuf_ram_bank17_ram0/M_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance z920_nvdla_ps_i/NVDLA_system/NV_nvdla_wrapper_1/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cbuf/i_35/u_cbuf_ram_bank17_ram1/M_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance z920_nvdla_ps_i/NVDLA_system/NV_nvdla_wrapper_1/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cbuf/i_36/u_cbuf_ram_bank18_ram0/M_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance z920_nvdla_ps_i/NVDLA_system/NV_nvdla_wrapper_1/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cbuf/i_37/u_cbuf_ram_bank18_ram1/M_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance z920_nvdla_ps_i/NVDLA_system/NV_nvdla_wrapper_1/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cbuf/i_38/u_cbuf_ram_bank19_ram0/M_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance z920_nvdla_ps_i/NVDLA_system/NV_nvdla_wrapper_1/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cbuf/i_39/u_cbuf_ram_bank19_ram1/M_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance z920_nvdla_ps_i/NVDLA_system/NV_nvdla_wrapper_1/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cbuf/i_40/u_cbuf_ram_bank20_ram0/M_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance z920_nvdla_ps_i/NVDLA_system/NV_nvdla_wrapper_1/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cbuf/i_41/u_cbuf_ram_bank20_ram1/M_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance z920_nvdla_ps_i/NVDLA_system/NV_nvdla_wrapper_1/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cbuf/i_42/u_cbuf_ram_bank21_ram0/M_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance z920_nvdla_ps_i/NVDLA_system/NV_nvdla_wrapper_1/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cbuf/i_43/u_cbuf_ram_bank21_ram1/M_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance z920_nvdla_ps_i/NVDLA_system/NV_nvdla_wrapper_1/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cbuf/i_44/u_cbuf_ram_bank22_ram0/M_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance z920_nvdla_ps_i/NVDLA_system/NV_nvdla_wrapper_1/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cbuf/i_45/u_cbuf_ram_bank22_ram1/M_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance z920_nvdla_ps_i/NVDLA_system/NV_nvdla_wrapper_1/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cbuf/i_46/u_cbuf_ram_bank23_ram0/M_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance z920_nvdla_ps_i/NVDLA_system/NV_nvdla_wrapper_1/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cbuf/i_47/u_cbuf_ram_bank23_ram1/M_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance z920_nvdla_ps_i/NVDLA_system/NV_nvdla_wrapper_1/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cbuf/i_48/u_cbuf_ram_bank24_ram0/M_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance z920_nvdla_ps_i/NVDLA_system/NV_nvdla_wrapper_1/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cbuf/i_49/u_cbuf_ram_bank24_ram1/M_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance z920_nvdla_ps_i/NVDLA_system/NV_nvdla_wrapper_1/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cbuf/i_50/u_cbuf_ram_bank25_ram0/M_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance z920_nvdla_ps_i/NVDLA_system/NV_nvdla_wrapper_1/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cbuf/i_51/u_cbuf_ram_bank25_ram1/M_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance z920_nvdla_ps_i/NVDLA_system/NV_nvdla_wrapper_1/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cbuf/i_52/u_cbuf_ram_bank26_ram0/M_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance z920_nvdla_ps_i/NVDLA_system/NV_nvdla_wrapper_1/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cbuf/i_53/u_cbuf_ram_bank26_ram1/M_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance z920_nvdla_ps_i/NVDLA_system/NV_nvdla_wrapper_1/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cbuf/i_54/u_cbuf_ram_bank27_ram0/M_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance z920_nvdla_ps_i/NVDLA_system/NV_nvdla_wrapper_1/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cbuf/i_55/u_cbuf_ram_bank27_ram1/M_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance z920_nvdla_ps_i/NVDLA_system/NV_nvdla_wrapper_1/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cbuf/i_56/u_cbuf_ram_bank28_ram0/M_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance z920_nvdla_ps_i/NVDLA_system/NV_nvdla_wrapper_1/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cbuf/i_57/u_cbuf_ram_bank28_ram1/M_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance z920_nvdla_ps_i/NVDLA_system/NV_nvdla_wrapper_1/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cbuf/i_58/u_cbuf_ram_bank29_ram0/M_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance z920_nvdla_ps_i/NVDLA_system/NV_nvdla_wrapper_1/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cbuf/i_59/u_cbuf_ram_bank29_ram1/M_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance z920_nvdla_ps_i/NVDLA_system/NV_nvdla_wrapper_1/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cbuf/i_60/u_cbuf_ram_bank30_ram0/M_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance z920_nvdla_ps_i/NVDLA_system/NV_nvdla_wrapper_1/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cbuf/i_61/u_cbuf_ram_bank30_ram1/M_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance z920_nvdla_ps_i/NVDLA_system/NV_nvdla_wrapper_1/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cbuf/i_62/u_cbuf_ram_bank31_ram0/M_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance z920_nvdla_ps_i/NVDLA_system/NV_nvdla_wrapper_1/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cbuf/i_63/u_cbuf_ram_bank31_ram1/M_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance z920_nvdla_ps_i/NVDLA_system/NV_nvdla_wrapper_1/inst/nvdla_top/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_brdma/rami_1/u_lat_fifo/ram/M_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance z920_nvdla_ps_i/NVDLA_system/NV_nvdla_wrapper_1/inst/nvdla_top/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_nrdma/rami_1/u_lat_fifo/ram/M_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance z920_nvdla_ps_i/NVDLA_system/NV_nvdla_wrapper_1/inst/nvdla_topi_11/i_70/u_partition_a/u_NV_NVDLA_cacc/u_delivery_buffer/u_accu_dbuf/M_reg_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance z920_nvdla_ps_i/NVDLA_system/NV_nvdla_wrapper_1/inst/nvdla_topi_11/i_70/u_partition_a/u_NV_NVDLA_cacc/u_delivery_buffer/u_accu_dbuf/M_reg_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance z920_nvdla_ps_i/NVDLA_system/NV_nvdla_wrapper_1/inst/nvdla_topi_11/i_70/u_partition_a/u_NV_NVDLA_cacc/u_delivery_buffer/u_accu_dbuf/M_reg_2 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance z920_nvdla_ps_i/NVDLA_system/NV_nvdla_wrapper_1/inst/nvdla_topi_11/i_70/u_partition_a/u_NV_NVDLA_cacc/u_delivery_buffer/u_accu_dbuf/M_reg_3 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance z920_nvdla_ps_i/ddr4_0/inst/u_ddr_cal_addr_decodei_3/u_ddr_cal_cplx/u_ddr_cal_cplx_data/i_0/rd_addr_101_reg_rep (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.

Report RTL Partitions: 
+------+-------------------------------------------+------------+----------+
|      |RTL Partition                              |Replication |Instances |
+------+-------------------------------------------+------------+----------+
|1     |NV_NVDLA_CDP_dp__GB0                       |           1|     25510|
|2     |NV_NVDLA_CDP_DP_intp                       |           1|      5104|
|3     |NV_NVDLA_CDP_dp__GB2                       |           1|     11440|
|4     |NV_NVDLA_cdp__GC0                          |           1|     26459|
|5     |NV_NVDLA_PDP_core                          |           1|     19460|
|6     |NV_NVDLA_pdp__GB1                          |           1|     20900|
|7     |NV_NVDLA_pdp__GB2                          |           1|     14233|
|8     |NV_NVDLA_partition_o__GC0                  |           1|     30612|
|9     |NV_NVDLA_cdma__GB0                         |           1|     22550|
|10    |NV_NVDLA_CDMA_cvt                          |           1|      7597|
|11    |NV_NVDLA_CDMA_dma_mux                      |           1|       858|
|12    |NV_NVDLA_cdma__GB3                         |           1|     12718|
|13    |NV_NVDLA_cbuf                              |           1|     48698|
|14    |NV_NVDLA_partition_c__GCB1                 |           1|     19573|
|15    |NV_NVDLA_SDP_rdma                          |           1|     28953|
|16    |NV_NVDLA_sdp__GB1                          |           1|     22772|
|17    |NV_NVDLA_partition_p__GC0                  |           1|         7|
|18    |NV_nvdla__GC0                              |           1|     42596|
|19    |NV_NVDLA_apb2csb                           |           1|        15|
|20    |z920_nvdla_ps_clk_wiz_0_0_clk_wiz__GC0     |           1|         2|
|21    |NVDLA_system_imp_1WJXOGF__GC0              |           1|      6955|
|22    |axi_datamover_s2mm_full_wrap               |           1|      5400|
|23    |axi_datamover_mm2s_full_wrap               |           1|      2805|
|24    |axi_cdma_sg_wrap__GC0                      |           1|      6196|
|25    |ddr4_phy_v2_2_0_pll__GC0                   |           1|        10|
|26    |z920_nvdla_ps_ddr4_0_0_phy_ddr4__GC0       |           1|      4078|
|27    |ddr4_v2_2_4_mc__GB0                        |           1|     22477|
|28    |ddr4_v2_2_4_mc__GB1                        |           1|      5922|
|29    |ddr4_v2_2_4_cal_addr_decode__GB0           |           1|     24694|
|30    |ddr4_v2_2_4_cal_addr_decode__GB1           |           1|       404|
|31    |ddr4_v2_2_4_cal__GC0                       |           1|      1725|
|32    |ddr4_v2_2_4_cal_pi__GB0                    |           1|      5674|
|33    |ddr4_v2_2_4_cal_pi__GB1                    |           1|      1279|
|34    |ddr4_v2_2_4_cal_pi__GB2                    |           1|      1602|
|35    |ddr4_v2_2_4_cal_pi__GB3                    |           1|      1602|
|36    |ddr4_v2_2_4_cal_pi__GB4                    |           1|      2137|
|37    |ddr4_v2_2_4_cal_top__GC0                   |           1|      2473|
|38    |z920_nvdla_ps_ddr4_0_0_ddr4_mem_intfc__GC0 |           1|     10293|
|39    |z920_nvdla_ps_ddr4_0_0_ddr4__GC0           |           1|     12731|
|40    |z920_nvdla_ps__GCB0                        |           1|     28945|
|41    |z920_nvdla_ps_blk_mem_gen_1_0              |           1|      5656|
|42    |z920_nvdla_ps__GCB2                        |           1|     33132|
|43    |z920_nvdla_ps_zynq_ultra_ps_e_0_0          |           1|        34|
+------+-------------------------------------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
INFO: [Synth 8-5578] Moved timing constraint from pin 'u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/Reset' to pin 'u_ddr_cal_riu/mcs0/inst/rst_0/U0/FDRE_inst/Q'
WARNING: [Synth 8-3321] set_false_path : Empty through list for constraint at line 310 of /home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ip/z920_nvdla_ps_ddr4_0_0/par/z920_nvdla_ps_ddr4_0_0.xdc. [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ip/z920_nvdla_ps_ddr4_0_0/par/z920_nvdla_ps_ddr4_0_0.xdc:310]
INFO: [Synth 8-5578] Moved timing constraint from pin 'z920_nvdla_ps_i/NVDLA_system/clk_wiz_0/inst/clk_in1' to pin 'u_ddr4_infrastructure/u_bufg_divClk/O'
INFO: [Synth 8-5819] Moved 2 constraints on hierarchical pins to their respective driving/loading pins
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:17:26 ; elapsed = 00:18:29 . Memory (MB): peak = 5181.465 ; gain = 3350.262 ; free physical = 48234 ; free virtual = 361347
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:19:12 ; elapsed = 00:20:17 . Memory (MB): peak = 5347.020 ; gain = 3515.816 ; free physical = 47988 ; free virtual = 361105
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Block RAM: Final Mapping  Report
+----------------------+----------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+
|Module Name           | RTL Object                       | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | Cascade Heights | 
+----------------------+----------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+
|nv_ram_rws_128x18:    | M_reg                            | 128 x 18(READ_FIRST)   | W |   | 128 x 18(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      |                 | 
|nv_ram_rws_128x18:    | M_reg                            | 128 x 18(READ_FIRST)   | W |   | 128 x 18(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      |                 | 
|nv_ram_rws_128x18:    | M_reg                            | 128 x 18(READ_FIRST)   | W |   | 128 x 18(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      |                 | 
|nv_ram_rws_128x18:    | M_reg                            | 128 x 18(READ_FIRST)   | W |   | 128 x 18(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      |                 | 
|nv_ram_rws_128x18:    | M_reg                            | 128 x 18(READ_FIRST)   | W |   | 128 x 18(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      |                 | 
|nv_ram_rws_128x18:    | M_reg                            | 128 x 18(READ_FIRST)   | W |   | 128 x 18(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      |                 | 
|nv_ram_rws_128x18:    | M_reg                            | 128 x 18(READ_FIRST)   | W |   | 128 x 18(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      |                 | 
|nv_ram_rws_128x18:    | M_reg                            | 128 x 18(READ_FIRST)   | W |   | 128 x 18(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      |                 | 
|nv_ram_rwst_256x8:    | M_reg                            | 256 x 8(READ_FIRST)    | W |   | 256 x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      |                 | 
|nv_ram_rwsp_128x11:   | M_reg                            | 128 x 11(READ_FIRST)   | W |   | 128 x 11(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      |                 | 
|nv_ram_rws_16x64:     | M_reg                            | 16 x 64(READ_FIRST)    | W |   | 16 x 64(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      |                 | 
|nv_ram_rws_16x64:     | M_reg                            | 16 x 64(READ_FIRST)    | W |   | 16 x 64(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      |                 | 
|nv_ram_rws_16x64:     | M_reg                            | 16 x 64(READ_FIRST)    | W |   | 16 x 64(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      |                 | 
|nv_ram_rws_16x64:     | M_reg                            | 16 x 64(READ_FIRST)    | W |   | 16 x 64(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      |                 | 
|nv_ram_rws_16x64:     | M_reg                            | 16 x 64(READ_FIRST)    | W |   | 16 x 64(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      |                 | 
|nv_ram_rws_16x64:     | M_reg                            | 16 x 64(READ_FIRST)    | W |   | 16 x 64(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      |                 | 
|nv_ram_rws_16x64:     | M_reg                            | 16 x 64(READ_FIRST)    | W |   | 16 x 64(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      |                 | 
|nv_ram_rws_16x64:     | M_reg                            | 16 x 64(READ_FIRST)    | W |   | 16 x 64(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      |                 | 
|nv_ram_rws_16x64:     | M_reg                            | 16 x 64(READ_FIRST)    | W |   | 16 x 64(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      |                 | 
|nv_ram_rws_16x64:     | M_reg                            | 16 x 64(READ_FIRST)    | W |   | 16 x 64(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      |                 | 
|nv_ram_rws_16x64:     | M_reg                            | 16 x 64(READ_FIRST)    | W |   | 16 x 64(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      |                 | 
|nv_ram_rws_16x64:     | M_reg                            | 16 x 64(READ_FIRST)    | W |   | 16 x 64(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      |                 | 
|nv_ram_rws_16x64:     | M_reg                            | 16 x 64(READ_FIRST)    | W |   | 16 x 64(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      |                 | 
|nv_ram_rws_16x64:     | M_reg                            | 16 x 64(READ_FIRST)    | W |   | 16 x 64(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      |                 | 
|nv_ram_rws_16x64:     | M_reg                            | 16 x 64(READ_FIRST)    | W |   | 16 x 64(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      |                 | 
|nv_ram_rws_16x64:     | M_reg                            | 16 x 64(READ_FIRST)    | W |   | 16 x 64(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      |                 | 
|nv_ram_rws_256x64:    | M_reg                            | 256 x 64(READ_FIRST)   | W |   | 256 x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      |                 | 
|nv_ram_rws_256x64:    | M_reg                            | 256 x 64(READ_FIRST)   | W |   | 256 x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      |                 | 
|nv_ram_rws_256x64:    | M_reg                            | 256 x 64(READ_FIRST)   | W |   | 256 x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      |                 | 
|nv_ram_rws_256x64:    | M_reg                            | 256 x 64(READ_FIRST)   | W |   | 256 x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      |                 | 
|nv_ram_rws_256x64:    | M_reg                            | 256 x 64(READ_FIRST)   | W |   | 256 x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      |                 | 
|nv_ram_rws_256x64:    | M_reg                            | 256 x 64(READ_FIRST)   | W |   | 256 x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      |                 | 
|nv_ram_rws_256x64:    | M_reg                            | 256 x 64(READ_FIRST)   | W |   | 256 x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      |                 | 
|nv_ram_rws_256x64:    | M_reg                            | 256 x 64(READ_FIRST)   | W |   | 256 x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      |                 | 
|nv_ram_rws_256x64:    | M_reg                            | 256 x 64(READ_FIRST)   | W |   | 256 x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      |                 | 
|nv_ram_rws_256x64:    | M_reg                            | 256 x 64(READ_FIRST)   | W |   | 256 x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      |                 | 
|nv_ram_rws_256x64:    | M_reg                            | 256 x 64(READ_FIRST)   | W |   | 256 x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      |                 | 
|nv_ram_rws_256x64:    | M_reg                            | 256 x 64(READ_FIRST)   | W |   | 256 x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      |                 | 
|nv_ram_rws_256x64:    | M_reg                            | 256 x 64(READ_FIRST)   | W |   | 256 x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      |                 | 
|nv_ram_rws_256x64:    | M_reg                            | 256 x 64(READ_FIRST)   | W |   | 256 x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      |                 | 
|nv_ram_rws_256x64:    | M_reg                            | 256 x 64(READ_FIRST)   | W |   | 256 x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      |                 | 
|nv_ram_rws_256x64:    | M_reg                            | 256 x 64(READ_FIRST)   | W |   | 256 x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      |                 | 
|nv_ram_rws_256x64:    | M_reg                            | 256 x 64(READ_FIRST)   | W |   | 256 x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      |                 | 
|nv_ram_rws_256x64:    | M_reg                            | 256 x 64(READ_FIRST)   | W |   | 256 x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      |                 | 
|nv_ram_rws_256x64:    | M_reg                            | 256 x 64(READ_FIRST)   | W |   | 256 x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      |                 | 
|nv_ram_rws_256x64:    | M_reg                            | 256 x 64(READ_FIRST)   | W |   | 256 x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      |                 | 
|nv_ram_rws_256x64:    | M_reg                            | 256 x 64(READ_FIRST)   | W |   | 256 x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      |                 | 
|nv_ram_rws_256x64:    | M_reg                            | 256 x 64(READ_FIRST)   | W |   | 256 x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      |                 | 
|nv_ram_rws_256x64:    | M_reg                            | 256 x 64(READ_FIRST)   | W |   | 256 x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      |                 | 
|nv_ram_rws_256x64:    | M_reg                            | 256 x 64(READ_FIRST)   | W |   | 256 x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      |                 | 
|nv_ram_rws_256x64:    | M_reg                            | 256 x 64(READ_FIRST)   | W |   | 256 x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      |                 | 
|nv_ram_rws_256x64:    | M_reg                            | 256 x 64(READ_FIRST)   | W |   | 256 x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      |                 | 
|nv_ram_rws_256x64:    | M_reg                            | 256 x 64(READ_FIRST)   | W |   | 256 x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      |                 | 
|nv_ram_rws_256x64:    | M_reg                            | 256 x 64(READ_FIRST)   | W |   | 256 x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      |                 | 
|nv_ram_rws_256x64:    | M_reg                            | 256 x 64(READ_FIRST)   | W |   | 256 x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      |                 | 
|nv_ram_rws_256x64:    | M_reg                            | 256 x 64(READ_FIRST)   | W |   | 256 x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      |                 | 
|nv_ram_rws_256x64:    | M_reg                            | 256 x 64(READ_FIRST)   | W |   | 256 x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      |                 | 
|nv_ram_rws_256x64:    | M_reg                            | 256 x 64(READ_FIRST)   | W |   | 256 x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      |                 | 
|nv_ram_rws_256x64:    | M_reg                            | 256 x 64(READ_FIRST)   | W |   | 256 x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      |                 | 
|nv_ram_rws_256x64:    | M_reg                            | 256 x 64(READ_FIRST)   | W |   | 256 x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      |                 | 
|nv_ram_rws_256x64:    | M_reg                            | 256 x 64(READ_FIRST)   | W |   | 256 x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      |                 | 
|nv_ram_rws_256x64:    | M_reg                            | 256 x 64(READ_FIRST)   | W |   | 256 x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      |                 | 
|nv_ram_rws_256x64:    | M_reg                            | 256 x 64(READ_FIRST)   | W |   | 256 x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      |                 | 
|nv_ram_rws_256x64:    | M_reg                            | 256 x 64(READ_FIRST)   | W |   | 256 x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      |                 | 
|nv_ram_rws_256x64:    | M_reg                            | 256 x 64(READ_FIRST)   | W |   | 256 x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      |                 | 
|nv_ram_rws_256x64:    | M_reg                            | 256 x 64(READ_FIRST)   | W |   | 256 x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      |                 | 
|nv_ram_rws_256x64:    | M_reg                            | 256 x 64(READ_FIRST)   | W |   | 256 x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      |                 | 
|nv_ram_rws_256x64:    | M_reg                            | 256 x 64(READ_FIRST)   | W |   | 256 x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      |                 | 
|nv_ram_rws_256x64:    | M_reg                            | 256 x 64(READ_FIRST)   | W |   | 256 x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      |                 | 
|nv_ram_rws_256x64:    | M_reg                            | 256 x 64(READ_FIRST)   | W |   | 256 x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      |                 | 
|nv_ram_rws_256x64:    | M_reg                            | 256 x 64(READ_FIRST)   | W |   | 256 x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      |                 | 
|nv_ram_rws_256x64:    | M_reg                            | 256 x 64(READ_FIRST)   | W |   | 256 x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      |                 | 
|nv_ram_rws_256x64:    | M_reg                            | 256 x 64(READ_FIRST)   | W |   | 256 x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      |                 | 
|nv_ram_rws_256x64:    | M_reg                            | 256 x 64(READ_FIRST)   | W |   | 256 x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      |                 | 
|nv_ram_rws_256x64:    | M_reg                            | 256 x 64(READ_FIRST)   | W |   | 256 x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      |                 | 
|nv_ram_rws_256x64:    | M_reg                            | 256 x 64(READ_FIRST)   | W |   | 256 x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      |                 | 
|nv_ram_rws_256x64:    | M_reg                            | 256 x 64(READ_FIRST)   | W |   | 256 x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      |                 | 
|nv_ram_rws_256x64:    | M_reg                            | 256 x 64(READ_FIRST)   | W |   | 256 x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      |                 | 
|nv_ram_rws_256x64:    | M_reg                            | 256 x 64(READ_FIRST)   | W |   | 256 x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      |                 | 
|nv_ram_rws_256x64:    | M_reg                            | 256 x 64(READ_FIRST)   | W |   | 256 x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      |                 | 
|nv_ram_rws_256x64:    | M_reg                            | 256 x 64(READ_FIRST)   | W |   | 256 x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      |                 | 
|nv_ram_rws_256x64:    | M_reg                            | 256 x 64(READ_FIRST)   | W |   | 256 x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      |                 | 
|nv_ram_rws_256x64:    | M_reg                            | 256 x 64(READ_FIRST)   | W |   | 256 x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      |                 | 
|nv_ram_rws_256x64:    | M_reg                            | 256 x 64(READ_FIRST)   | W |   | 256 x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      |                 | 
|nv_ram_rws_256x64:    | M_reg                            | 256 x 64(READ_FIRST)   | W |   | 256 x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      |                 | 
|nv_ram_rws_256x64:    | M_reg                            | 256 x 64(READ_FIRST)   | W |   | 256 x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      |                 | 
|nv_ram_rws_256x64:    | M_reg                            | 256 x 64(READ_FIRST)   | W |   | 256 x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      |                 | 
|nv_ram_rws_256x64:    | M_reg                            | 256 x 64(READ_FIRST)   | W |   | 256 x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      |                 | 
|nv_ram_rws_256x64:    | M_reg                            | 256 x 64(READ_FIRST)   | W |   | 256 x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      |                 | 
|nv_ram_rws_256x64:    | M_reg                            | 256 x 64(READ_FIRST)   | W |   | 256 x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      |                 | 
|nv_ram_rwsp_16x65:    | M_reg                            | 16 x 65(READ_FIRST)    | W |   | 16 x 65(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      |                 | 
|nv_ram_rwsp_16x65:    | M_reg                            | 16 x 65(READ_FIRST)    | W |   | 16 x 65(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      |                 | 
|nv_ram_rws_16x272:    | M_reg                            | 16 x 272(READ_FIRST)   | W |   | 16 x 272(WRITE_FIRST)  |   | R | Port A and B     | 0      | 4      |                 | 
|nv_ram_rws_16x256:    | M_reg                            | 16 x 256(READ_FIRST)   | W |   | 16 x 256(WRITE_FIRST)  |   | R | Port A and B     | 0      | 4      |                 | 
|xpm_memory_base:      | gen_wr_a.gen_word_narrow.mem_reg | 512 x 577(NO_CHANGE)   | W |   | 512 x 577(NO_CHANGE)   |   | R | Port A and B     | 1      | 8      |                 | 
|ddr4_v2_2_4_bram_tdp: | mem_reg                          | 4 K x 9(WRITE_FIRST)   | W | R | 4 K x 9(WRITE_FIRST)   | W | R | Port A and B     | 0      | 1      |                 | 
+----------------------+----------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+


Distributed RAM: Final Mapping  Report
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------+----------------+----------------------+-----------------------------+
|Module Name                                                                                                                                                                                                                    | RTL Object                                                                    | Inference      | Size (Depth x Width) | Primitives                  | 
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------+----------------+----------------------+-----------------------------+
|z920_nvdla_ps_i/\NVDLA_system/NV_nvdla_wrapper_1 /inst/\nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_dp/u_NV_NVDLA_CDP_DP_intp /u_intpinfo_sync_fifo                                                                               | ram/M_reg                                                                     | Implied        | 32 x 4               | RAM32M16 x 1                | 
|u_NV_NVDLA_CDP_DP_syncfifo                                                                                                                                                                                                     | u_data_sync_fifo/ram/M_reg                                                    | Implied        | 128 x 9              | RAM64X1D x 4  RAM64M8 x 2   | 
|u_NV_NVDLA_CDP_DP_syncfifo                                                                                                                                                                                                     | u_info_sync_fifo/ram/M_reg                                                    | Implied        | 128 x 17             | RAM64M8 x 6                 | 
|u_NV_NVDLA_CDP_DP_syncfifo                                                                                                                                                                                                     | u_sumpd_sync_fifo/ram/M_reg                                                   | Implied        | 64 x 21              | RAM64M8 x 3                 | 
|u_rdma/u_eg                                                                                                                                                                                                                    | u_lat_fifo/ram/M_reg                                                          | Implied        | 8 x 65               | RAM32M16 x 5                | 
|u_rdma/u_eg                                                                                                                                                                                                                    | u_lat_fifo/ram/M_reg                                                          | Implied        | 8 x 65               | RAM32M16 x 5                | 
|u_NV_NVDLA_mcif/u_write/u_cq                                                                                                                                                                                                   | ram/M_reg                                                                     | Implied        | 256 x 3              | RAM64M8 x 4                 | 
|u_wt                                                                                                                                                                                                                           | u_8atmm_fifo/ram/M_reg                                                        | Implied        | 8 x 65               | RAM32M16 x 5                | 
|u_wt                                                                                                                                                                                                                           | u_fifo/ram/M_reg                                                              | Implied        | 128 x 6              | RAM64M8 x 2                 | 
|u_dc/u_fifo                                                                                                                                                                                                                    | ram/M_reg                                                                     | Implied        | 128 x 6              | RAM64M8 x 2                 | 
|NV_NVDLA_SDP_rdma                                                                                                                                                                                                              | u_mrdma/u_cq/ram/M_reg                                                        | Implied        | 16 x 14              | RAM32M16 x 1                | 
|NV_NVDLA_SDP_rdma                                                                                                                                                                                                              | u_mrdma/u_eg/u_din/u_lat_fifo/ram/M_reg                                       | Implied        | 8 x 65               | RAM32M16 x 5                | 
|u_brdma                                                                                                                                                                                                                        | u_cq/ram/M_reg                                                                | Implied        | 16 x 16              | RAM32M16 x 2                | 
|u_nrdma                                                                                                                                                                                                                        | u_cq/ram/M_reg                                                                | Implied        | 16 x 16              | RAM32M16 x 2                | 
|axi_interconnect_4/\s00_couplers/auto_ds /inst/\gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst               | inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg | User Attribute | 32 x 5               | RAM32M16 x 1                | 
|axi_interconnect_4/\s00_couplers/auto_ds /inst/\gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst          | inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg | User Attribute | 32 x 5               | RAM32M16 x 1                | 
|axi_interconnect_4/\s00_couplers/auto_ds /inst/\gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst  | inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg | User Attribute | 32 x 1               | RAM32X1D x 1                | 
|axi_interconnect_4/\s00_couplers/auto_ds /inst/\gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst                                               | inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg | User Attribute | 32 x 9               | RAM32M16 x 1                | 
|axi_interconnect_4/\s00_couplers/auto_ds /inst/\gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst                                                               | inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg | User Attribute | 32 x 26              | RAM32M16 x 2                | 
|axi_interconnect_4/\s00_couplers/auto_ds /inst/\gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst                                                                 | inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg | User Attribute | 32 x 26              | RAM32M16 x 2                | 
|axi_interconnect_1/\s00_couplers/auto_ds /inst/\gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst                                                   | inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg | User Attribute | 32 x 9               | RAM32M16 x 1                | 
|axi_interconnect_1/\s00_couplers/auto_ds /inst/\gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst                                                                   | inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg | User Attribute | 32 x 29              | RAM32M16 x 3                | 
|axi_interconnect_1/\s00_couplers/auto_ds /inst/\gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst                                                                     | inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg | User Attribute | 32 x 29              | RAM32M16 x 3                | 
|axi_interconnect_2/\m02_couplers/auto_ds /inst/\gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst                                                   | inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg | User Attribute | 32 x 9               | RAM32M16 x 1                | 
|axi_interconnect_2/\m02_couplers/auto_ds /inst/\gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst                                                                   | inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg | User Attribute | 32 x 35              | RAM32M16 x 3                | 
|axi_interconnect_2/\m02_couplers/auto_ds /inst/\gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst                                                                     | inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg | User Attribute | 32 x 35              | RAM32M16 x 3                | 
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------+----------------+----------------------+-----------------------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+-------------------------------------------+------------+----------+
|      |RTL Partition                              |Replication |Instances |
+------+-------------------------------------------+------------+----------+
|1     |NV_NVDLA_CDP_dp__GB0                       |           1|     25510|
|2     |NV_NVDLA_CDP_DP_intp                       |           1|      4830|
|3     |NV_NVDLA_CDP_dp__GB2                       |           1|     11401|
|4     |NV_NVDLA_cdp__GC0                          |           1|     26281|
|5     |NV_NVDLA_PDP_core                          |           1|     19432|
|6     |NV_NVDLA_pdp__GB1                          |           1|     20321|
|7     |NV_NVDLA_pdp__GB2                          |           1|     14178|
|8     |NV_NVDLA_partition_o__GC0                  |           1|     29832|
|9     |NV_NVDLA_cdma__GB0                         |           1|     21970|
|10    |NV_NVDLA_CDMA_cvt                          |           1|      7610|
|11    |NV_NVDLA_CDMA_dma_mux                      |           1|       756|
|12    |NV_NVDLA_cdma__GB3                         |           1|     12572|
|13    |NV_NVDLA_cbuf                              |           1|     48688|
|14    |NV_NVDLA_partition_c__GCB1                 |           1|     19039|
|15    |NV_NVDLA_SDP_rdma                          |           1|     28951|
|16    |NV_NVDLA_sdp__GB1                          |           1|     22477|
|17    |NV_NVDLA_partition_p__GC0                  |           1|         3|
|18    |NV_nvdla__GC0                              |           1|     42578|
|19    |NV_NVDLA_apb2csb                           |           1|        15|
|20    |z920_nvdla_ps_clk_wiz_0_0_clk_wiz__GC0     |           1|         2|
|21    |NVDLA_system_imp_1WJXOGF__GC0              |           1|      6955|
|22    |axi_datamover_s2mm_full_wrap               |           1|      5365|
|23    |axi_datamover_mm2s_full_wrap               |           1|      2777|
|24    |axi_cdma_sg_wrap__GC0                      |           1|      6196|
|25    |ddr4_phy_v2_2_0_pll__GC0                   |           1|        10|
|26    |z920_nvdla_ps_ddr4_0_0_phy_ddr4__GC0       |           1|      4078|
|27    |ddr4_v2_2_4_cal_addr_decode__GB0           |           1|     20960|
|28    |ddr4_v2_2_4_cal__GC0                       |           1|      1603|
|29    |ddr4_v2_2_4_cal_pi__GB0                    |           1|      5670|
|30    |ddr4_v2_2_4_cal_pi__GB1                    |           1|      1279|
|31    |ddr4_v2_2_4_cal_pi__GB2                    |           1|      1602|
|32    |ddr4_v2_2_4_cal_pi__GB3                    |           1|      1602|
|33    |ddr4_v2_2_4_cal_pi__GB4                    |           1|      2137|
|34    |ddr4_v2_2_4_cal_top__GC0                   |           1|      2080|
|35    |z920_nvdla_ps_ddr4_0_0_ddr4_mem_intfc__GC0 |           1|     10017|
|36    |z920_nvdla_ps_ddr4_0_0_ddr4__GC0           |           1|     12724|
|37    |z920_nvdla_ps__GCB0                        |           1|     28945|
|38    |z920_nvdla_ps_blk_mem_gen_1_0              |           1|      5656|
|39    |z920_nvdla_ps__GCB2                        |           1|     33132|
|40    |z920_nvdla_ps_zynq_ultra_ps_e_0_0          |           1|        34|
|41    |z920_nvdla_ps_ddr4_0_0_ddr4_GT0            |           1|     19008|
+------+-------------------------------------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/4fb3/sources_1/imports/nvdla_rtl/vmod/nvdla/cdp/NV_NVDLA_CDP_DP_INTP_unit.v:105]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/4fb3/sources_1/imports/nvdla_rtl/vmod/nvdla/cdp/NV_NVDLA_CDP_DP_INTP_unit.v:76]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/4fb3/sources_1/imports/nvdla_rtl/vmod/nvdla/cdp/NV_NVDLA_CDP_DP_INTP_unit.v:78]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/4fb3/sources_1/imports/nvdla_rtl/vmod/nvdla/cdp/NV_NVDLA_CDP_DP_INTP_unit.v:76]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/4fb3/sources_1/imports/nvdla_rtl/vmod/nvdla/cdp/NV_NVDLA_CDP_DP_INTP_unit.v:78]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/4fb3/sources_1/imports/nvdla_rtl/vmod/nvdla/cdma/NV_NVDLA_CDMA_cvt.v:580]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/4fb3/sources_1/imports/nvdla_rtl/vmod/nvdla/cdma/NV_NVDLA_CDMA_cvt.v:580]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/4fb3/sources_1/imports/nvdla_rtl/vmod/nvdla/cdma/NV_NVDLA_CDMA_cvt.v:580]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/4fb3/sources_1/imports/nvdla_rtl/vmod/nvdla/cdma/NV_NVDLA_CDMA_cvt.v:580]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/4fb3/sources_1/imports/nvdla_rtl/vmod/nvdla/cdma/NV_NVDLA_CDMA_cvt.v:580]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/4fb3/sources_1/imports/nvdla_rtl/vmod/nvdla/cdma/NV_NVDLA_CDMA_cvt.v:580]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/4fb3/sources_1/imports/nvdla_rtl/vmod/nvdla/cdma/NV_NVDLA_CDMA_cvt.v:580]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/4fb3/sources_1/imports/nvdla_rtl/vmod/nvdla/cdma/NV_NVDLA_CDMA_cvt.v:580]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/4fb3/sources_1/imports/nvdla_rtl/vmod/nvdla/cdp/NV_NVDLA_CDP_DP_MUL_unit.v:40]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/4fb3/sources_1/imports/nvdla_rtl/vmod/nvdla/cdp/NV_NVDLA_CDP_DP_cvtin.v:400]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/4fb3/sources_1/imports/nvdla_rtl/vmod/nvdla/cdp/NV_NVDLA_CDP_DP_cvtout.v:493]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/4fb3/sources_1/imports/nvdla_rtl/vmod/nvdla/pdp/NV_NVDLA_PDP_CORE_cal2d.v:5140]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/4fb3/sources_1/imports/nvdla_rtl/vmod/nvdla/pdp/NV_NVDLA_PDP_CORE_cal2d.v:5105]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/4fb3/sources_1/imports/nvdla_rtl/vmod/nvdla/pdp/NV_NVDLA_PDP_CORE_cal2d.v:5147]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/4fb3/sources_1/imports/nvdla_rtl/vmod/nvdla/pdp/NV_NVDLA_PDP_CORE_cal2d.v:5196]
INFO: [Synth 8-4480] The timing for the instance z920_nvdla_ps_i/NVDLA_system/NV_nvdla_wrapper_1/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_core/u_cal2d/bank0_uram_0/M_reg_bram_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance z920_nvdla_ps_i/NVDLA_system/NV_nvdla_wrapper_1/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_core/u_cal2d/bank1_uram_0/M_reg_bram_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance z920_nvdla_ps_i/NVDLA_system/NV_nvdla_wrapper_1/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_core/u_cal2d/bank2_uram_0/M_reg_bram_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Common 17-14] Message 'Synth 8-4480' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/4fb3/sources_1/imports/nvdla_rtl/vmod/nvdla/cdma/NV_NVDLA_CDMA_dc.v:1076]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/4fb3/sources_1/imports/nvdla_rtl/vmod/nvdla/cdma/NV_NVDLA_CDMA_dc.v:1067]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/4fb3/sources_1/imports/nvdla_rtl/vmod/nvdla/cdma/NV_NVDLA_CDMA_dc.v:996]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/4fb3/sources_1/imports/nvdla_rtl/vmod/nvdla/cdma/NV_NVDLA_CDMA_dc.v:969]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/4fb3/sources_1/imports/nvdla_rtl/vmod/nvdla/cdma/NV_NVDLA_CDMA_dc.v:960]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/4fb3/sources_1/imports/nvdla_rtl/vmod/nvdla/cdma/NV_NVDLA_CDMA_dc.v:1085]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/4fb3/sources_1/imports/nvdla_rtl/vmod/nvdla/cdma/NV_NVDLA_CDMA_dc.v:1032]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/4fb3/sources_1/imports/nvdla_rtl/vmod/nvdla/cdma/NV_NVDLA_CDMA_dc.v:930]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/4fb3/sources_1/imports/nvdla_rtl/vmod/nvdla/csc/NV_NVDLA_CSC_dl.v:1599]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/4fb3/sources_1/imports/nvdla_rtl/vmod/nvdla/csc/NV_NVDLA_CSC_dl.v:2853]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/4fb3/sources_1/imports/nvdla_rtl/vmod/nvdla/csc/NV_NVDLA_CSC_dl.v:2867]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/4fb3/sources_1/imports/nvdla_rtl/vmod/nvdla/csc/NV_NVDLA_CSC_dl.v:1585]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/4fb3/sources_1/imports/nvdla_rtl/vmod/nvdla/csc/NV_NVDLA_CSC_dl.v:2839]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/4fb3/sources_1/imports/nvdla_rtl/vmod/nvdla/csc/NV_NVDLA_CSC_dl.v:982]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/4fb3/sources_1/imports/nvdla_rtl/vmod/nvdla/csc/NV_NVDLA_CSC_dl.v:982]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/4fb3/sources_1/imports/nvdla_rtl/vmod/nvdla/csc/NV_NVDLA_CSC_dl.v:856]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/4fb3/sources_1/imports/nvdla_rtl/vmod/nvdla/csc/NV_NVDLA_CSC_dl.v:1613]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/4fb3/sources_1/imports/nvdla_rtl/vmod/nvdla/csc/NV_NVDLA_CSC_dl.v:982]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/4fb3/sources_1/imports/nvdla_rtl/vmod/nvdla/csc/NV_NVDLA_CSC_dl.v:982]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/4fb3/sources_1/imports/nvdla_rtl/vmod/nvdla/csc/NV_NVDLA_CSC_dl.v:2514]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/4fb3/sources_1/imports/nvdla_rtl/vmod/nvdla/sdp/NV_NVDLA_SDP_core.v:363]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/4fb3/sources_1/imports/nvdla_rtl/vmod/nvdla/sdp/NV_NVDLA_SDP_core.v:363]
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:20:10 ; elapsed = 00:21:54 . Memory (MB): peak = 5381.477 ; gain = 3550.273 ; free physical = 44603 ; free virtual = 357746
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+-------------------------------------------+------------+----------+
|      |RTL Partition                              |Replication |Instances |
+------+-------------------------------------------+------------+----------+
|1     |NV_NVDLA_CDP_dp__GB0                       |           1|     14272|
|2     |NV_NVDLA_CDP_DP_intp                       |           1|      2845|
|3     |NV_NVDLA_CDP_dp__GB2                       |           1|      6487|
|4     |NV_NVDLA_cdp__GC0                          |           1|     15701|
|5     |NV_NVDLA_PDP_core                          |           1|      9750|
|6     |NV_NVDLA_pdp__GB1                          |           1|     12987|
|7     |NV_NVDLA_pdp__GB2                          |           1|      7726|
|8     |NV_NVDLA_partition_o__GC0                  |           1|     16549|
|9     |NV_NVDLA_cdma__GB0                         |           1|     12454|
|10    |NV_NVDLA_CDMA_cvt                          |           1|      3557|
|11    |NV_NVDLA_CDMA_dma_mux                      |           1|       488|
|12    |NV_NVDLA_cdma__GB3                         |           1|      5654|
|13    |NV_NVDLA_cbuf                              |           1|     24818|
|14    |NV_NVDLA_partition_c__GCB1                 |           1|      9445|
|15    |NV_NVDLA_SDP_rdma                          |           1|     15813|
|16    |NV_NVDLA_sdp__GB1                          |           1|     11425|
|17    |NV_NVDLA_partition_p__GC0                  |           1|         3|
|18    |NV_nvdla__GC0                              |           1|     16092|
|19    |NV_NVDLA_apb2csb                           |           1|         5|
|20    |z920_nvdla_ps_clk_wiz_0_0_clk_wiz__GC0     |           1|         2|
|21    |NVDLA_system_imp_1WJXOGF__GC0              |           1|      4587|
|22    |axi_datamover_s2mm_full_wrap               |           1|      3663|
|23    |axi_datamover_mm2s_full_wrap               |           1|      1811|
|24    |axi_cdma_sg_wrap__GC0                      |           1|      3612|
|25    |ddr4_phy_v2_2_0_pll__GC0                   |           1|         8|
|26    |z920_nvdla_ps_ddr4_0_0_phy_ddr4__GC0       |           1|       847|
|27    |ddr4_v2_2_4_cal_addr_decode__GB0           |           1|      9661|
|28    |ddr4_v2_2_4_cal__GC0                       |           1|       960|
|29    |ddr4_v2_2_4_cal_pi__GB0                    |           1|      3304|
|30    |ddr4_v2_2_4_cal_pi__GB1                    |           1|       506|
|31    |ddr4_v2_2_4_cal_pi__GB2                    |           1|       714|
|32    |ddr4_v2_2_4_cal_pi__GB3                    |           1|       714|
|33    |ddr4_v2_2_4_cal_pi__GB4                    |           1|       953|
|34    |ddr4_v2_2_4_cal_top__GC0                   |           1|      1699|
|35    |z920_nvdla_ps_ddr4_0_0_ddr4_mem_intfc__GC0 |           1|      6223|
|36    |z920_nvdla_ps_ddr4_0_0_ddr4__GC0           |           1|      9612|
|37    |z920_nvdla_ps__GCB0                        |           1|     14724|
|38    |z920_nvdla_ps_blk_mem_gen_1_0              |           1|      4149|
|39    |z920_nvdla_ps__GCB2                        |           1|     15459|
|40    |z920_nvdla_ps_zynq_ultra_ps_e_0_0          |           1|        34|
|41    |z920_nvdla_ps_ddr4_0_0_ddr4_GT0            |           1|      6193|
+------+-------------------------------------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/4fb3/sources_1/imports/nvdla_rtl/vmod/nvdla/cdp/NV_NVDLA_CDP_DP_INTP_unit.v:76]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/4fb3/sources_1/imports/nvdla_rtl/vmod/nvdla/cdp/NV_NVDLA_CDP_DP_INTP_unit.v:78]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/4fb3/sources_1/imports/nvdla_rtl/vmod/nvdla/cdp/NV_NVDLA_CDP_DP_INTP_unit.v:76]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/4fb3/sources_1/imports/nvdla_rtl/vmod/nvdla/cdp/NV_NVDLA_CDP_DP_INTP_unit.v:78]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/4fb3/sources_1/imports/nvdla_rtl/vmod/nvdla/cdp/NV_NVDLA_CDP_DP_cvtin.v:400]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/4fb3/sources_1/imports/nvdla_rtl/vmod/nvdla/cdp/NV_NVDLA_CDP_DP_cvtout.v:493]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/4fb3/sources_1/imports/nvdla_rtl/vmod/nvdla/pdp/NV_NVDLA_PDP_CORE_cal2d.v:5140]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/4fb3/sources_1/imports/nvdla_rtl/vmod/nvdla/pdp/NV_NVDLA_PDP_CORE_cal2d.v:5105]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/4fb3/sources_1/imports/nvdla_rtl/vmod/nvdla/pdp/NV_NVDLA_PDP_CORE_cal2d.v:5147]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/4fb3/sources_1/imports/nvdla_rtl/vmod/nvdla/pdp/NV_NVDLA_PDP_CORE_cal2d.v:5196]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/4fb3/sources_1/imports/nvdla_rtl/vmod/nvdla/cdma/NV_NVDLA_CDMA_cvt.v:580]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/4fb3/sources_1/imports/nvdla_rtl/vmod/nvdla/cdma/NV_NVDLA_CDMA_cvt.v:580]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/4fb3/sources_1/imports/nvdla_rtl/vmod/nvdla/cdma/NV_NVDLA_CDMA_cvt.v:580]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/4fb3/sources_1/imports/nvdla_rtl/vmod/nvdla/cdma/NV_NVDLA_CDMA_cvt.v:580]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/4fb3/sources_1/imports/nvdla_rtl/vmod/nvdla/cdma/NV_NVDLA_CDMA_cvt.v:580]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/4fb3/sources_1/imports/nvdla_rtl/vmod/nvdla/cdma/NV_NVDLA_CDMA_cvt.v:580]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/4fb3/sources_1/imports/nvdla_rtl/vmod/nvdla/cdma/NV_NVDLA_CDMA_cvt.v:580]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/4fb3/sources_1/imports/nvdla_rtl/vmod/nvdla/cdma/NV_NVDLA_CDMA_cvt.v:580]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/4fb3/sources_1/imports/nvdla_rtl/vmod/nvdla/cdma/NV_NVDLA_CDMA_dc.v:969]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/4fb3/sources_1/imports/nvdla_rtl/vmod/nvdla/cdma/NV_NVDLA_CDMA_dc.v:960]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/4fb3/sources_1/imports/nvdla_rtl/vmod/nvdla/cdma/NV_NVDLA_CDMA_dc.v:1085]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/4fb3/sources_1/imports/nvdla_rtl/vmod/nvdla/cdma/NV_NVDLA_CDMA_dc.v:1032]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/4fb3/sources_1/imports/nvdla_rtl/vmod/nvdla/cdma/NV_NVDLA_CDMA_dc.v:930]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/4fb3/sources_1/imports/nvdla_rtl/vmod/nvdla/csc/NV_NVDLA_CSC_dl.v:982]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/4fb3/sources_1/imports/nvdla_rtl/vmod/nvdla/csc/NV_NVDLA_CSC_dl.v:982]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/4fb3/sources_1/imports/nvdla_rtl/vmod/nvdla/csc/NV_NVDLA_CSC_dl.v:856]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/4fb3/sources_1/imports/nvdla_rtl/vmod/nvdla/csc/NV_NVDLA_CSC_dl.v:1613]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/4fb3/sources_1/imports/nvdla_rtl/vmod/nvdla/csc/NV_NVDLA_CSC_dl.v:982]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/4fb3/sources_1/imports/nvdla_rtl/vmod/nvdla/csc/NV_NVDLA_CSC_dl.v:982]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/4fb3/sources_1/imports/nvdla_rtl/vmod/nvdla/csc/NV_NVDLA_CSC_dl.v:2514]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/4fb3/sources_1/imports/nvdla_rtl/vmod/nvdla/sdp/NV_NVDLA_SDP_core.v:363]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/4fb3/sources_1/imports/nvdla_rtl/vmod/nvdla/sdp/NV_NVDLA_SDP_core.v:363]
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read [3]. Fanout reduced from 21 to 6 by creating 3 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read [4]. Fanout reduced from 20 to 9 by creating 2 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read [2]. Fanout reduced from 22 to 6 by creating 3 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read [1]. Fanout reduced from 23 to 6 by creating 3 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read [0]. Fanout reduced from 24 to 7 by creating 3 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read [0]. Fanout reduced from 32 to 8 by creating 3 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read [1]. Fanout reduced from 31 to 8 by creating 3 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read [0]. Fanout reduced from 43 to 9 by creating 4 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read [1]. Fanout reduced from 42 to 9 by creating 4 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read [2]. Fanout reduced from 41 to 9 by creating 4 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read [4]. Fanout reduced from 39 to 9 by creating 4 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read [3]. Fanout reduced from 40 to 9 by creating 4 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 20 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/state [1]. Fanout reduced from 23 to 12 by creating 1 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 20 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/state [0]. Fanout reduced from 26 to 13 by creating 1 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 20 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/state [1]. Fanout reduced from 24 to 12 by creating 1 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 20 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/state [0]. Fanout reduced from 24 to 12 by creating 1 replicas.
INFO: [Synth 8-5365] Flop u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/u_ddr_cal_cplx/cplx_RAS_cmd_reg is being inverted and renamed to u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/u_ddr_cal_cplx/cplx_RAS_cmd_reg_inv.
INFO: [Synth 8-5365] Flop u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/u_ddr_cal_cplx/cplx_CAS_cmd_reg is being inverted and renamed to u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/u_ddr_cal_cplx/cplx_CAS_cmd_reg_inv.
INFO: [Synth 8-5365] Flop u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/u_ddr_cal_cplx/cplx_WE_cmd_reg is being inverted and renamed to u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/u_ddr_cal_cplx/cplx_WE_cmd_reg_inv.
INFO: [Synth 8-4618] Found max_fanout attribute set to 50 on net \u_ddr4_mem_intfc/u_ddr_cal_top/calDone . Fanout reduced from 1049 to 50 by creating 21 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read [0]. Fanout reduced from 16 to 8 by creating 1 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read [1]. Fanout reduced from 15 to 8 by creating 1 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read [0]. Fanout reduced from 43 to 9 by creating 4 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read [1]. Fanout reduced from 42 to 9 by creating 4 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read [2]. Fanout reduced from 41 to 9 by creating 4 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read [4]. Fanout reduced from 39 to 9 by creating 4 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read [3]. Fanout reduced from 40 to 9 by creating 4 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 20 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/state [0]. Fanout reduced from 23 to 12 by creating 1 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 20 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/state [1]. Fanout reduced from 22 to 11 by creating 1 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 20 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/state [0]. Fanout reduced from 22 to 11 by creating 1 replicas.
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/1229/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2148]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/1229/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2148]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/1229/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2148]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/1229/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2148]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/1229/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2148]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/1229/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2148]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/1229/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2148]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/1229/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2148]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/2c2b/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:1812]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/2c2b/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:1812]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/2c2b/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:1812]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/2c2b/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:1812]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/2c2b/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:1812]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/2c2b/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:1812]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/2c2b/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:1812]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/2c2b/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:1812]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/2c2b/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:684]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/2c2b/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:684]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/2c2b/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:684]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/2c2b/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:684]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/2c2b/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:684]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/2c2b/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:684]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/2c2b/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:684]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/2c2b/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:684]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/2c2b/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:1133]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/2c2b/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:1133]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/2c2b/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:1133]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/2c2b/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:1133]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/2c2b/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:1133]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/2c2b/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:1133]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/2c2b/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:1443]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/2c2b/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:1443]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/2c2b/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:1443]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/2c2b/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:1443]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/2c2b/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:1443]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/2c2b/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:1443]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/2c2b/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:1443]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/2c2b/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:1443]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/1229/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2476]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/1229/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2476]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/1229/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2476]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/1229/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2476]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/1229/hdl/axi_protocol_converter_v2_1_vl_rfs.v:419]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/1229/hdl/axi_protocol_converter_v2_1_vl_rfs.v:419]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/1229/hdl/axi_protocol_converter_v2_1_vl_rfs.v:419]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/1229/hdl/axi_protocol_converter_v2_1_vl_rfs.v:419]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/1229/hdl/axi_protocol_converter_v2_1_vl_rfs.v:419]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/1229/hdl/axi_protocol_converter_v2_1_vl_rfs.v:419]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/1229/hdl/axi_protocol_converter_v2_1_vl_rfs.v:419]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/1229/hdl/axi_protocol_converter_v2_1_vl_rfs.v:419]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/2c2b/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:684]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/2c2b/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:684]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/2c2b/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:684]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/2c2b/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:684]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/2c2b/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:684]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/2c2b/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:684]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/2c2b/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:684]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/2c2b/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:684]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/2c2b/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:2257]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/2c2b/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:2257]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/2c2b/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:2257]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/2c2b/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:2257]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/2c2b/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:2257]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/2c2b/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:2257]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/2c2b/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:2257]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/2c2b/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:2257]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/2c2b/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:1054]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/2c2b/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:1054]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/2c2b/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:1054]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/2c2b/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:1054]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/2c2b/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:1054]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/2c2b/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:1054]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/2c2b/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:1894]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/2c2b/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:1894]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/2c2b/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:1914]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/2c2b/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:1914]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/2c2b/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:1914]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/2c2b/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:1914]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/2c2b/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:1914]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/2c2b/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:1914]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/2c2b/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:1914]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/2c2b/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:1914]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/2c2b/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:1914]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/2c2b/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:1914]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/2c2b/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:1914]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/2c2b/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:1914]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/2c2b/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:1914]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/2c2b/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:1914]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/2c2b/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:1914]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/2c2b/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:1914]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/2c2b/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:1914]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/2c2b/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:1914]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/2c2b/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:1914]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/2c2b/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:1914]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/2c2b/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:1914]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/2c2b/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:1914]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/2c2b/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:1914]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/2c2b/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:1914]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/2c2b/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:1914]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ipshared/2c2b/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:1914]
INFO: [Common 17-14] Message 'Synth 8-5396' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:21:05 ; elapsed = 00:22:50 . Memory (MB): peak = 5474.195 ; gain = 3642.992 ; free physical = 44344 ; free virtual = 357695
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:21:06 ; elapsed = 00:22:51 . Memory (MB): peak = 5474.195 ; gain = 3642.992 ; free physical = 44360 ; free virtual = 357711
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:21:44 ; elapsed = 00:23:30 . Memory (MB): peak = 5474.195 ; gain = 3642.992 ; free physical = 44217 ; free virtual = 357567
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:21:46 ; elapsed = 00:23:32 . Memory (MB): peak = 5474.195 ; gain = 3642.992 ; free physical = 44217 ; free virtual = 357568
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:21:55 ; elapsed = 00:23:41 . Memory (MB): peak = 5474.195 ; gain = 3642.992 ; free physical = 44207 ; free virtual = 357558
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:21:56 ; elapsed = 00:23:42 . Memory (MB): peak = 5474.195 ; gain = 3642.992 ; free physical = 44206 ; free virtual = 357557
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+----------------------------+----------------------------------------------------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name                 | RTL Name                                                                                                                               | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+----------------------------+----------------------------------------------------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|NV_nvdla_wrapper            | nvdla_top/u_partition_c/u_NV_NVDLA_cbuf/sc2buf_dat_rd_shift_d5_reg[6]                                                                  | 5      | 5     | NO           | NO                 | YES               | 5      | 0       | 
|NV_nvdla_wrapper            | nvdla_top/u_partition_c/u_NV_NVDLA_cbuf/sc2buf_dat_rd_valid_w_d4_reg                                                                   | 4      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|NV_nvdla_wrapper            | nvdla_top/u_partition_c/u_NV_NVDLA_cbuf/sc2buf_wt_rd_valid_w_d4_reg                                                                    | 4      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|NV_nvdla_wrapper            | nvdla_top/u_partition_a/u_NV_NVDLA_cacc/u_calculator/calc_valid_in_d3_reg                                                              | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|blk_mem_gen_v8_4_1          | inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[4] | 4      | 260   | NO           | NO                 | YES               | 260    | 0       | 
|MicroBlaze                  | MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/FPGA_Shift.cnt_shifts_reg[0]                                 | 32     | 1     | NO           | NO                 | YES               | 0      | 1       | 
|z920_nvdla_ps_ddr4_0_0_ddr4 | u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/traffic_clr_error_r2_reg                                                | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|z920_nvdla_ps_ddr4_0_0_ddr4 | u_ddr4_mem_intfc/u_ddr_cal_riu/riu_rd_val_r2_reg                                                                                       | 4      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|z920_nvdla_ps_ddr4_0_0_ddr4 | u_ddr4_mem_intfc/u_ddr_mc/bgr[3].u_ddr_mc_group/ref_req_dly4_reg                                                                       | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
+----------------------------+----------------------------------------------------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+


Dynamic Shift Register Report:
+------------+-------------------------------+--------+------------+--------+---------+--------+--------+--------+
|Module Name | RTL Name                      | Length | Data Width | SRL16E | SRLC32E | Mux F7 | Mux F8 | Mux F9 | 
+------------+-------------------------------+--------+------------+--------+---------+--------+--------+--------+
|dsrl        | memory_reg[3]                 | 4      | 24         | 24     | 0       | 0      | 0      | 0      | 
|dsrl__1     | memory_reg[3]                 | 4      | 2          | 2      | 0       | 0      | 0      | 0      | 
|dsrl__2     | memory_reg[31]                | 32     | 34         | 0      | 34      | 0      | 0      | 0      | 
|dsrl__3     | memory_reg[31]                | 32     | 17         | 0      | 17      | 0      | 0      | 0      | 
|dsrl__4     | INFERRED_GEN.data_reg[2]      | 4      | 2          | 2      | 0       | 0      | 0      | 0      | 
|dsrl__5     | INFERRED_GEN.data_reg[2]      | 4      | 7          | 7      | 0       | 0      | 0      | 0      | 
|dsrl__6     | INFERRED_GEN.data_reg[3]      | 4      | 91         | 91     | 0       | 0      | 0      | 0      | 
|dsrl__7     | INFERRED_GEN.data_reg[3]      | 4      | 153        | 153    | 0       | 0      | 0      | 0      | 
|dsrl__8     | INFERRED_GEN.data_reg[5]      | 8      | 2          | 2      | 0       | 0      | 0      | 0      | 
|dsrl__9     | INFERRED_GEN.data_reg[5]      | 8      | 7          | 7      | 0       | 0      | 0      | 0      | 
|dsrl__10    | INFERRED_GEN.data_reg[3]      | 4      | 151        | 151    | 0       | 0      | 0      | 0      | 
|dsrl__11    | INFERRED_GEN.data_reg[7]      | 8      | 8          | 8      | 0       | 0      | 0      | 0      | 
|dsrl__12    | memory_reg[3]                 | 4      | 9          | 9      | 0       | 0      | 0      | 0      | 
|dsrl__13    | memory_reg[31]                | 32     | 2          | 0      | 2       | 0      | 0      | 0      | 
|dsrl__14    |                               | 32     | 1          | 0      | 1       | 0      | 0      | 0      | 
|dsrl__15    |                               | 32     | 1          | 0      | 1       | 0      | 0      | 0      | 
|dsrl__16    | USE_RTL_FIFO.data_srl_reg[31] | 32     | 16         | 0      | 16      | 0      | 0      | 0      | 
|dsrl__17    | USE_RTL_FIFO.data_srl_reg[31] | 32     | 47         | 0      | 47      | 0      | 0      | 0      | 
|dsrl__18    | USE_RTL_FIFO.data_srl_reg[31] | 32     | 45         | 0      | 45      | 0      | 0      | 0      | 
|dsrl__19    |                               | 32     | 1          | 0      | 1       | 0      | 0      | 0      | 
|dsrl__20    | PC_Buffer_reg[3]              | 4      | 32         | 32     | 0       | 0      | 0      | 0      | 
|dsrl__21    | ibuffer_reg[3]                | 4      | 43         | 43     | 0       | 0      | 0      | 0      | 
|dsrl__22    | USE_RTL_FIFO.data_srl_reg[31] | 32     | 49         | 0      | 49      | 0      | 0      | 0      | 
|dsrl__23    | memory_reg[7]                 | 8      | 2          | 2      | 0       | 0      | 0      | 0      | 
|dsrl__24    | memory_reg[31]                | 32     | 513        | 0      | 513     | 0      | 0      | 0      | 
|dsrl__25    | memory_reg[29]                | 32     | 5          | 0      | 5       | 0      | 0      | 0      | 
+------------+-------------------------------+--------+------------+--------+---------+--------+--------+--------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------------------+------+
|      |Cell               |Count |
+------+-------------------+------+
|1     |AND2B1L            |     1|
|2     |BITSLICE_CONTROL   |     5|
|3     |BITSLICE_CONTROL_1 |     8|
|4     |BITSLICE_CONTROL_2 |     8|
|5     |BUFG               |    10|
|6     |CARRY8             |  1735|
|7     |DSP48E1            |     3|
|8     |DSP_ALU            |    32|
|9     |DSP_A_B_DATA       |    19|
|10    |DSP_A_B_DATA_1     |     1|
|11    |DSP_A_B_DATA_2     |    11|
|12    |DSP_A_B_DATA_3     |     1|
|13    |DSP_C_DATA         |    32|
|14    |DSP_MULTIPLIER     |    32|
|15    |DSP_M_DATA         |    32|
|16    |DSP_OUTPUT         |    14|
|17    |DSP_OUTPUT_1       |    18|
|18    |DSP_PREADD         |    32|
|19    |DSP_PREADD_DATA    |    32|
|20    |HPIO_VREF          |     8|
|21    |LUT1               |  1710|
|22    |LUT2               | 11297|
|23    |LUT3               | 24241|
|24    |LUT4               | 28577|
|25    |LUT5               | 21156|
|26    |LUT6               | 42612|
|27    |LUT6_2             |    63|
|28    |MMCME4_ADV         |     1|
|29    |MMCME4_ADV_1       |     1|
|30    |MULT_AND           |     1|
|31    |MUXCY_L            |   154|
|32    |MUXF7              |  5663|
|33    |MUXF8              |  2016|
|34    |PLLE4_ADV          |     3|
|35    |PS8                |     1|
|36    |RAM32M             |   114|
|37    |RAM32M16           |    47|
|38    |RAM32X1D           |     1|
|39    |RAM64M8            |    19|
|40    |RAM64X1D           |     4|
|41    |RAMB18E2           |    10|
|42    |RAMB18E2_3         |     1|
|43    |RAMB18E2_4         |     1|
|44    |RAMB36E2           |    86|
|45    |RAMB36E2_2         |   256|
|46    |RAMB36E2_4         |    16|
|47    |RAMB36E2_5         |     8|
|48    |RAMB36E2_6         |     8|
|49    |RAMB36E2_7         |     1|
|50    |RAMB36E2_8         |     4|
|51    |RIU_OR             |    11|
|52    |RXTX_BITSLICE      |    13|
|53    |RXTX_BITSLICE_1    |    21|
|54    |RXTX_BITSLICE_2    |    72|
|55    |SRL16              |     3|
|56    |SRL16E             |   838|
|57    |SRLC32E            |   899|
|58    |TX_BITSLICE_TRI    |    21|
|59    |XORCY              |   126|
|60    |FDCE               | 34309|
|61    |FDE                |    32|
|62    |FDPE               |   831|
|63    |FDR                |   113|
|64    |FDRE               | 97004|
|65    |FDS                |     3|
|66    |FDSE               |  1134|
|67    |IBUF               |     2|
|68    |IBUFDS             |     1|
|69    |IOBUFDS            |     8|
|70    |IOBUFE3            |    72|
|71    |OBUF               |    26|
|72    |OBUFDS             |     1|
+------+-------------------+------+

Report Instance Areas: 
+------+----------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------+-------+
|      |Instance                                                                                      |Module                                                                                              |Cells  |
+------+----------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------+-------+
|1     |top                                                                                           |                                                                                                    | 275646|
|2     |  z920_nvdla_ps_i                                                                             |z920_nvdla_ps                                                                                       | 275645|
|3     |    axi_cdma_1                                                                                |z920_nvdla_ps_axi_cdma_1_0                                                                          |   9074|
|4     |      U0                                                                                      |axi_cdma                                                                                            |   9074|
|5     |        \GEN_SG_MODE.I_SG_MODE_WRAP                                                           |axi_cdma_sg_wrap                                                                                    |   9074|
|6     |          \GEN_INCLUDE_SF.I_STORE_FORWARD                                                     |axi_cdma_sf                                                                                         |    381|
|7     |            I_DATA_FIFO                                                                       |axi_cdma_sfifo_autord                                                                               |    290|
|8     |              I_SYNC_FIFOGEN_FIFO                                                             |sync_fifo_fg                                                                                        |    290|
|9     |                \xpm_fifo_instance.xpm_fifo_sync_inst                                         |xpm_fifo_sync                                                                                       |    290|
|10    |                  xpm_fifo_base_inst                                                          |xpm_fifo_base                                                                                       |    263|
|11    |                    \gen_sdpram.xpm_memory_base_inst                                          |xpm_memory_base                                                                                     |      9|
|12    |                    \gen_fwft.rdpp1_inst                                                      |xpm_counter_updn__parameterized1                                                                    |      8|
|13    |                    rdp_inst                                                                  |xpm_counter_updn__parameterized2                                                                    |     54|
|14    |                    rdpp1_inst                                                                |xpm_counter_updn__parameterized3                                                                    |     20|
|15    |                    rst_d1_inst                                                               |xpm_fifo_reg_bit                                                                                    |      7|
|16    |                    wrp_inst                                                                  |xpm_counter_updn__parameterized2_1415                                                               |     38|
|17    |                    wrpp1_inst                                                                |xpm_counter_updn__parameterized3_1416                                                               |     31|
|18    |                    wrpp2_inst                                                                |xpm_counter_updn__parameterized0                                                                    |     20|
|19    |                    xpm_fifo_rst_inst                                                         |xpm_fifo_rst                                                                                        |     16|
|20    |            I_WR_LEN_FIFO                                                                     |srl_fifo_f__parameterized6                                                                          |     61|
|21    |              I_SRL_FIFO_RBU_F                                                                |srl_fifo_rbu_f__parameterized6                                                                      |     61|
|22    |                CNTR_INCR_DECR_ADDN_F_I                                                       |cntr_incr_decr_addn_f__parameterized0_1414                                                          |     10|
|23    |                DYNSHREG_F_I                                                                  |dynshreg_f__parameterized6                                                                          |     50|
|24    |          I_DATAMOVER                                                                         |axi_datamover                                                                                       |   5455|
|25    |            \GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER                                                |axi_datamover_mm2s_full_wrap                                                                        |   1812|
|26    |              I_ADDR_CNTL                                                                     |axi_datamover_addr_cntl                                                                             |    164|
|27    |                \GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO                                               |axi_datamover_fifo__parameterized1_1409                                                             |     85|
|28    |                  \USE_SRL_FIFO.I_SYNC_FIFO                                                   |srl_fifo_f__parameterized1_1410                                                                     |     83|
|29    |                    I_SRL_FIFO_RBU_F                                                          |srl_fifo_rbu_f__parameterized1_1411                                                                 |     83|
|30    |                      CNTR_INCR_DECR_ADDN_F_I                                                 |cntr_incr_decr_addn_f_1412                                                                          |      7|
|31    |                      DYNSHREG_F_I                                                            |dynshreg_f__parameterized1_1413                                                                     |     75|
|32    |              I_CMD_STATUS                                                                    |axi_datamover_cmd_status_1403                                                                       |    117|
|33    |                \GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO                                           |axi_datamover_fifo__parameterized0_1407                                                             |     11|
|34    |                I_CMD_FIFO                                                                    |axi_datamover_fifo_1408                                                                             |    106|
|35    |              I_MSTR_PCC                                                                      |axi_datamover_pcc                                                                                   |    958|
|36    |                I_STRT_STRB_GEN                                                               |axi_datamover_strb_gen2_1406                                                                        |    109|
|37    |              I_RD_DATA_CNTL                                                                  |axi_datamover_rddata_cntl                                                                           |    421|
|38    |                \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO                                          |axi_datamover_fifo__parameterized2                                                                  |    166|
|39    |                  \USE_SRL_FIFO.I_SYNC_FIFO                                                   |srl_fifo_f__parameterized2                                                                          |    164|
|40    |                    I_SRL_FIFO_RBU_F                                                          |srl_fifo_rbu_f__parameterized2                                                                      |    164|
|41    |                      CNTR_INCR_DECR_ADDN_F_I                                                 |cntr_incr_decr_addn_f_1405                                                                          |     12|
|42    |                      DYNSHREG_F_I                                                            |dynshreg_f__parameterized2                                                                          |    151|
|43    |              I_RD_STATUS_CNTLR                                                               |axi_datamover_rd_status_cntl                                                                        |     12|
|44    |              I_RESET                                                                         |axi_datamover_reset_1404                                                                            |      3|
|45    |            \GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER                                                |axi_datamover_s2mm_full_wrap                                                                        |   3643|
|46    |              \GEN_INCLUDE_PCC.I_MSTR_PCC                                                     |axi_datamover_pcc__parameterized0                                                                   |    923|
|47    |                I_STRT_STRB_GEN                                                               |axi_datamover_strb_gen2                                                                             |    109|
|48    |              I_ADDR_CNTL                                                                     |axi_datamover_addr_cntl__parameterized0                                                             |    169|
|49    |                \GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO                                               |axi_datamover_fifo__parameterized1                                                                  |     88|
|50    |                  \USE_SRL_FIFO.I_SYNC_FIFO                                                   |srl_fifo_f__parameterized1                                                                          |     85|
|51    |                    I_SRL_FIFO_RBU_F                                                          |srl_fifo_rbu_f__parameterized1                                                                      |     85|
|52    |                      CNTR_INCR_DECR_ADDN_F_I                                                 |cntr_incr_decr_addn_f_1402                                                                          |      9|
|53    |                      DYNSHREG_F_I                                                            |dynshreg_f__parameterized1                                                                          |     75|
|54    |              I_CMD_STATUS                                                                    |axi_datamover_cmd_status                                                                            |    121|
|55    |                \GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO                                           |axi_datamover_fifo__parameterized0                                                                  |     13|
|56    |                I_CMD_FIFO                                                                    |axi_datamover_fifo                                                                                  |    108|
|57    |              I_RESET                                                                         |axi_datamover_reset                                                                                 |      3|
|58    |              I_S2MM_MMAP_SKID_BUF                                                            |axi_datamover_skid2mm_buf                                                                           |   1672|
|59    |              I_WR_DATA_CNTL                                                                  |axi_datamover_wrdata_cntl                                                                           |    501|
|60    |                \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO                                          |axi_datamover_fifo__parameterized5                                                                  |    170|
|61    |                  \USE_SRL_FIFO.I_SYNC_FIFO                                                   |srl_fifo_f__parameterized5                                                                          |    167|
|62    |                    I_SRL_FIFO_RBU_F                                                          |srl_fifo_rbu_f__parameterized5                                                                      |    167|
|63    |                      CNTR_INCR_DECR_ADDN_F_I                                                 |cntr_incr_decr_addn_f_1401                                                                          |     20|
|64    |                      DYNSHREG_F_I                                                            |dynshreg_f__parameterized5                                                                          |    146|
|65    |              I_WR_STATUS_CNTLR                                                               |axi_datamover_wr_status_cntl                                                                        |     77|
|66    |                \GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO                                   |axi_datamover_fifo__parameterized4                                                                  |     28|
|67    |                  \USE_SRL_FIFO.I_SYNC_FIFO                                                   |srl_fifo_f__parameterized4                                                                          |     25|
|68    |                    I_SRL_FIFO_RBU_F                                                          |srl_fifo_rbu_f__parameterized4                                                                      |     25|
|69    |                      CNTR_INCR_DECR_ADDN_F_I                                                 |cntr_incr_decr_addn_f__parameterized0_1400                                                          |      9|
|70    |                      DYNSHREG_F_I                                                            |dynshreg_f__parameterized4                                                                          |     15|
|71    |                I_WRESP_STATUS_FIFO                                                           |axi_datamover_fifo__parameterized3                                                                  |     24|
|72    |                  \USE_SRL_FIFO.I_SYNC_FIFO                                                   |srl_fifo_f__parameterized3                                                                          |     21|
|73    |                    I_SRL_FIFO_RBU_F                                                          |srl_fifo_rbu_f__parameterized3                                                                      |     21|
|74    |                      CNTR_INCR_DECR_ADDN_F_I                                                 |cntr_incr_decr_addn_f__parameterized0                                                               |     10|
|75    |                      DYNSHREG_F_I                                                            |dynshreg_f__parameterized3                                                                          |      4|
|76    |          I_HYBRID_REG_MODULE                                                                 |axi_cdma_reg_module                                                                                 |    817|
|77    |            I_AXI_LITE                                                                        |axi_cdma_lite_if                                                                                    |    219|
|78    |            I_REGISTER_BLOCK                                                                  |axi_cdma_register                                                                                   |    593|
|79    |          I_RST_MODULE                                                                        |axi_cdma_reset                                                                                      |     77|
|80    |            I_SOFT_RST_CLR_PULSE                                                              |axi_cdma_pulse_gen__parameterized0                                                                  |      5|
|81    |            I_SOFT_RST_POS_EDGE_DTCT                                                          |axi_cdma_pulse_gen__parameterized1_1399                                                             |      2|
|82    |            I_SOFT_RST_PULSEGEN                                                               |axi_cdma_pulse_gen                                                                                  |     23|
|83    |          I_SG_CNTLR                                                                          |axi_cdma_sg_cntlr                                                                                   |    200|
|84    |            I_GEN_IDLE_CLR                                                                    |axi_cdma_pulse_gen__parameterized1                                                                  |      5|
|85    |            I_GEN_IDLE_SET                                                                    |axi_cdma_pulse_gen__parameterized1_1397                                                             |      4|
|86    |            I_GEN_SG_IDLE_RISE                                                                |axi_cdma_pulse_gen__parameterized1_1398                                                             |      4|
|87    |          I_SG_ENGINE                                                                         |axi_sg                                                                                              |   2108|
|88    |            \GEN_DESC_UPDATE.I_SG_UPDATE_MNGR                                                 |axi_sg_updt_mngr                                                                                    |    169|
|89    |              I_UPDT_CMDSTS_IF                                                                |axi_sg_updt_cmdsts_if                                                                               |     12|
|90    |              I_UPDT_SG                                                                       |axi_sg_updt_sm                                                                                      |    157|
|91    |            \GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE                                                |axi_sg_updt_q_mngr                                                                                  |    157|
|92    |              \GEN_QUEUE.I_UPDT_DESC_QUEUE                                                    |axi_sg_updt_queue                                                                                   |    157|
|93    |            \GEN_INTERRUPT_LOGIC.I_AXI_SG_INTRPT                                              |axi_sg_intrpt                                                                                       |     71|
|94    |            I_SG_AXI_DATAMOVER                                                                |axi_sg_datamover                                                                                    |    577|
|95    |              \GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER                                            |axi_sg_mm2s_basic_wrap                                                                              |    242|
|96    |                I_ADDR_CNTL                                                                   |axi_sg_addr_cntl                                                                                    |     69|
|97    |                I_CMD_STATUS                                                                  |axi_sg_cmd_status_1394                                                                              |     80|
|98    |                  \GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO                                         |axi_sg_fifo__parameterized0_1395                                                                    |     12|
|99    |                  I_CMD_FIFO                                                                  |axi_sg_fifo_1396                                                                                    |     68|
|100   |                I_MSTR_SCC                                                                    |axi_sg_scc                                                                                          |     65|
|101   |                I_RD_DATA_CNTL                                                                |axi_sg_rddata_cntl                                                                                  |     11|
|102   |                I_RD_STATUS_CNTLR                                                             |axi_sg_rd_status_cntl                                                                               |      9|
|103   |                I_RESET                                                                       |axi_sg_reset                                                                                        |      8|
|104   |              \GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER                                            |axi_sg_s2mm_basic_wrap                                                                              |    335|
|105   |                I_ADDR_CNTL                                                                   |axi_sg_addr_cntl__parameterized0                                                                    |     70|
|106   |                I_CMD_STATUS                                                                  |axi_sg_cmd_status                                                                                   |     80|
|107   |                  \GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO                                         |axi_sg_fifo__parameterized0                                                                         |     14|
|108   |                  I_CMD_FIFO                                                                  |axi_sg_fifo                                                                                         |     66|
|109   |                I_MSTR_SCC                                                                    |axi_sg_scc_wr                                                                                       |     67|
|110   |                I_WR_DATA_CNTL                                                                |axi_sg_wrdata_cntl                                                                                  |     64|
|111   |                I_WR_STATUS_CNTLR                                                             |axi_sg_wr_status_cntl                                                                               |     54|
|112   |                  \GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO                                 |axi_sg_fifo__parameterized2                                                                         |     24|
|113   |                    \USE_SRL_FIFO.I_SYNC_FIFO                                                 |srl_fifo_f__parameterized0                                                                          |     21|
|114   |                      I_SRL_FIFO_RBU_F                                                        |srl_fifo_rbu_f__parameterized0                                                                      |     21|
|115   |                        CNTR_INCR_DECR_ADDN_F_I                                               |cntr_incr_decr_addn_f_1393                                                                          |      7|
|116   |                        DYNSHREG_F_I                                                          |dynshreg_f__parameterized0                                                                          |     12|
|117   |                  I_WRESP_STATUS_FIFO                                                         |axi_sg_fifo__parameterized1                                                                         |     17|
|118   |                    \USE_SRL_FIFO.I_SYNC_FIFO                                                 |srl_fifo_f                                                                                          |     14|
|119   |                      I_SRL_FIFO_RBU_F                                                        |srl_fifo_rbu_f                                                                                      |     14|
|120   |                        CNTR_INCR_DECR_ADDN_F_I                                               |cntr_incr_decr_addn_f                                                                               |      7|
|121   |                        DYNSHREG_F_I                                                          |dynshreg_f                                                                                          |      5|
|122   |            I_SG_FETCH_MNGR                                                                   |axi_sg_ftch_mngr                                                                                    |    275|
|123   |              I_FTCH_CMDSTS_IF                                                                |axi_sg_ftch_cmdsts_if                                                                               |     10|
|124   |              I_FTCH_PNTR_MNGR                                                                |axi_sg_ftch_pntr                                                                                    |     68|
|125   |              I_FTCH_SG                                                                       |axi_sg_ftch_sm                                                                                      |    197|
|126   |            I_SG_FETCH_QUEUE                                                                  |axi_sg_ftch_q_mngr                                                                                  |    801|
|127   |              \GEN_QUEUE.FTCH_QUEUE_I                                                         |axi_sg_ftch_queue                                                                                   |    543|
|128   |          I_SIMPLE_DMA_CNTLR                                                                  |axi_cdma_simple_cntlr                                                                               |     36|
|129   |    blk_mem_gen_1                                                                             |z920_nvdla_ps_blk_mem_gen_1_0                                                                       |   3637|
|130   |      U0                                                                                      |blk_mem_gen_v8_4_1                                                                                  |   3637|
|131   |        inst_blk_mem_gen                                                                      |blk_mem_gen_v8_4_1_synth                                                                            |   3637|
|132   |          \gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen                              |blk_mem_gen_v8_4_1_blk_mem_gen_top                                                                  |   3637|
|133   |            \valid.cstr                                                                       |blk_mem_gen_v8_4_1_blk_mem_gen_generic_cstr                                                         |   3381|
|134   |              \has_mux_a.A                                                                    |blk_mem_gen_v8_4_1_blk_mem_gen_mux                                                                  |    514|
|135   |              \ramloop[0].ram.r                                                               |blk_mem_gen_v8_4_1_blk_mem_gen_prim_width                                                           |     11|
|136   |                \prim_noinit.ram                                                              |blk_mem_gen_v8_4_1_blk_mem_gen_prim_wrapper                                                         |      3|
|137   |              \ramloop[100].ram.r                                                             |blk_mem_gen_v8_4_1_blk_mem_gen_prim_width__parameterized99                                          |     11|
|138   |                \prim_noinit.ram                                                              |blk_mem_gen_v8_4_1_blk_mem_gen_prim_wrapper__parameterized99                                        |      3|
|139   |              \ramloop[101].ram.r                                                             |blk_mem_gen_v8_4_1_blk_mem_gen_prim_width__parameterized100                                         |     11|
|140   |                \prim_noinit.ram                                                              |blk_mem_gen_v8_4_1_blk_mem_gen_prim_wrapper__parameterized100                                       |      3|
|141   |              \ramloop[102].ram.r                                                             |blk_mem_gen_v8_4_1_blk_mem_gen_prim_width__parameterized101                                         |     11|
|142   |                \prim_noinit.ram                                                              |blk_mem_gen_v8_4_1_blk_mem_gen_prim_wrapper__parameterized101                                       |      3|
|143   |              \ramloop[103].ram.r                                                             |blk_mem_gen_v8_4_1_blk_mem_gen_prim_width__parameterized102                                         |     11|
|144   |                \prim_noinit.ram                                                              |blk_mem_gen_v8_4_1_blk_mem_gen_prim_wrapper__parameterized102                                       |      3|
|145   |              \ramloop[104].ram.r                                                             |blk_mem_gen_v8_4_1_blk_mem_gen_prim_width__parameterized103                                         |     11|
|146   |                \prim_noinit.ram                                                              |blk_mem_gen_v8_4_1_blk_mem_gen_prim_wrapper__parameterized103                                       |      3|
|147   |              \ramloop[105].ram.r                                                             |blk_mem_gen_v8_4_1_blk_mem_gen_prim_width__parameterized104                                         |     11|
|148   |                \prim_noinit.ram                                                              |blk_mem_gen_v8_4_1_blk_mem_gen_prim_wrapper__parameterized104                                       |      3|
|149   |              \ramloop[106].ram.r                                                             |blk_mem_gen_v8_4_1_blk_mem_gen_prim_width__parameterized105                                         |     11|
|150   |                \prim_noinit.ram                                                              |blk_mem_gen_v8_4_1_blk_mem_gen_prim_wrapper__parameterized105                                       |      3|
|151   |              \ramloop[107].ram.r                                                             |blk_mem_gen_v8_4_1_blk_mem_gen_prim_width__parameterized106                                         |     11|
|152   |                \prim_noinit.ram                                                              |blk_mem_gen_v8_4_1_blk_mem_gen_prim_wrapper__parameterized106                                       |      3|
|153   |              \ramloop[108].ram.r                                                             |blk_mem_gen_v8_4_1_blk_mem_gen_prim_width__parameterized107                                         |     11|
|154   |                \prim_noinit.ram                                                              |blk_mem_gen_v8_4_1_blk_mem_gen_prim_wrapper__parameterized107                                       |      3|
|155   |              \ramloop[109].ram.r                                                             |blk_mem_gen_v8_4_1_blk_mem_gen_prim_width__parameterized108                                         |     11|
|156   |                \prim_noinit.ram                                                              |blk_mem_gen_v8_4_1_blk_mem_gen_prim_wrapper__parameterized108                                       |      3|
|157   |              \ramloop[10].ram.r                                                              |blk_mem_gen_v8_4_1_blk_mem_gen_prim_width__parameterized9                                           |     11|
|158   |                \prim_noinit.ram                                                              |blk_mem_gen_v8_4_1_blk_mem_gen_prim_wrapper__parameterized9                                         |      3|
|159   |              \ramloop[110].ram.r                                                             |blk_mem_gen_v8_4_1_blk_mem_gen_prim_width__parameterized109                                         |     11|
|160   |                \prim_noinit.ram                                                              |blk_mem_gen_v8_4_1_blk_mem_gen_prim_wrapper__parameterized109                                       |      3|
|161   |              \ramloop[111].ram.r                                                             |blk_mem_gen_v8_4_1_blk_mem_gen_prim_width__parameterized110                                         |     11|
|162   |                \prim_noinit.ram                                                              |blk_mem_gen_v8_4_1_blk_mem_gen_prim_wrapper__parameterized110                                       |      3|
|163   |              \ramloop[112].ram.r                                                             |blk_mem_gen_v8_4_1_blk_mem_gen_prim_width__parameterized111                                         |     11|
|164   |                \prim_noinit.ram                                                              |blk_mem_gen_v8_4_1_blk_mem_gen_prim_wrapper__parameterized111                                       |      3|
|165   |              \ramloop[113].ram.r                                                             |blk_mem_gen_v8_4_1_blk_mem_gen_prim_width__parameterized112                                         |     11|
|166   |                \prim_noinit.ram                                                              |blk_mem_gen_v8_4_1_blk_mem_gen_prim_wrapper__parameterized112                                       |      3|
|167   |              \ramloop[114].ram.r                                                             |blk_mem_gen_v8_4_1_blk_mem_gen_prim_width__parameterized113                                         |     11|
|168   |                \prim_noinit.ram                                                              |blk_mem_gen_v8_4_1_blk_mem_gen_prim_wrapper__parameterized113                                       |      3|
|169   |              \ramloop[115].ram.r                                                             |blk_mem_gen_v8_4_1_blk_mem_gen_prim_width__parameterized114                                         |     11|
|170   |                \prim_noinit.ram                                                              |blk_mem_gen_v8_4_1_blk_mem_gen_prim_wrapper__parameterized114                                       |      3|
|171   |              \ramloop[116].ram.r                                                             |blk_mem_gen_v8_4_1_blk_mem_gen_prim_width__parameterized115                                         |     11|
|172   |                \prim_noinit.ram                                                              |blk_mem_gen_v8_4_1_blk_mem_gen_prim_wrapper__parameterized115                                       |      3|
|173   |              \ramloop[117].ram.r                                                             |blk_mem_gen_v8_4_1_blk_mem_gen_prim_width__parameterized116                                         |     11|
|174   |                \prim_noinit.ram                                                              |blk_mem_gen_v8_4_1_blk_mem_gen_prim_wrapper__parameterized116                                       |      3|
|175   |              \ramloop[118].ram.r                                                             |blk_mem_gen_v8_4_1_blk_mem_gen_prim_width__parameterized117                                         |     11|
|176   |                \prim_noinit.ram                                                              |blk_mem_gen_v8_4_1_blk_mem_gen_prim_wrapper__parameterized117                                       |      3|
|177   |              \ramloop[119].ram.r                                                             |blk_mem_gen_v8_4_1_blk_mem_gen_prim_width__parameterized118                                         |     11|
|178   |                \prim_noinit.ram                                                              |blk_mem_gen_v8_4_1_blk_mem_gen_prim_wrapper__parameterized118                                       |      3|
|179   |              \ramloop[11].ram.r                                                              |blk_mem_gen_v8_4_1_blk_mem_gen_prim_width__parameterized10                                          |     11|
|180   |                \prim_noinit.ram                                                              |blk_mem_gen_v8_4_1_blk_mem_gen_prim_wrapper__parameterized10                                        |      3|
|181   |              \ramloop[120].ram.r                                                             |blk_mem_gen_v8_4_1_blk_mem_gen_prim_width__parameterized119                                         |     11|
|182   |                \prim_noinit.ram                                                              |blk_mem_gen_v8_4_1_blk_mem_gen_prim_wrapper__parameterized119                                       |      3|
|183   |              \ramloop[121].ram.r                                                             |blk_mem_gen_v8_4_1_blk_mem_gen_prim_width__parameterized120                                         |     11|
|184   |                \prim_noinit.ram                                                              |blk_mem_gen_v8_4_1_blk_mem_gen_prim_wrapper__parameterized120                                       |      3|
|185   |              \ramloop[122].ram.r                                                             |blk_mem_gen_v8_4_1_blk_mem_gen_prim_width__parameterized121                                         |     11|
|186   |                \prim_noinit.ram                                                              |blk_mem_gen_v8_4_1_blk_mem_gen_prim_wrapper__parameterized121                                       |      3|
|187   |              \ramloop[123].ram.r                                                             |blk_mem_gen_v8_4_1_blk_mem_gen_prim_width__parameterized122                                         |     11|
|188   |                \prim_noinit.ram                                                              |blk_mem_gen_v8_4_1_blk_mem_gen_prim_wrapper__parameterized122                                       |      3|
|189   |              \ramloop[124].ram.r                                                             |blk_mem_gen_v8_4_1_blk_mem_gen_prim_width__parameterized123                                         |     11|
|190   |                \prim_noinit.ram                                                              |blk_mem_gen_v8_4_1_blk_mem_gen_prim_wrapper__parameterized123                                       |      3|
|191   |              \ramloop[125].ram.r                                                             |blk_mem_gen_v8_4_1_blk_mem_gen_prim_width__parameterized124                                         |     11|
|192   |                \prim_noinit.ram                                                              |blk_mem_gen_v8_4_1_blk_mem_gen_prim_wrapper__parameterized124                                       |      3|
|193   |              \ramloop[126].ram.r                                                             |blk_mem_gen_v8_4_1_blk_mem_gen_prim_width__parameterized125                                         |     11|
|194   |                \prim_noinit.ram                                                              |blk_mem_gen_v8_4_1_blk_mem_gen_prim_wrapper__parameterized125                                       |      3|
|195   |              \ramloop[127].ram.r                                                             |blk_mem_gen_v8_4_1_blk_mem_gen_prim_width__parameterized126                                         |     11|
|196   |                \prim_noinit.ram                                                              |blk_mem_gen_v8_4_1_blk_mem_gen_prim_wrapper__parameterized126                                       |      3|
|197   |              \ramloop[128].ram.r                                                             |blk_mem_gen_v8_4_1_blk_mem_gen_prim_width__parameterized127                                         |     11|
|198   |                \prim_noinit.ram                                                              |blk_mem_gen_v8_4_1_blk_mem_gen_prim_wrapper__parameterized127                                       |      3|
|199   |              \ramloop[129].ram.r                                                             |blk_mem_gen_v8_4_1_blk_mem_gen_prim_width__parameterized128                                         |     11|
|200   |                \prim_noinit.ram                                                              |blk_mem_gen_v8_4_1_blk_mem_gen_prim_wrapper__parameterized128                                       |      3|
|201   |              \ramloop[12].ram.r                                                              |blk_mem_gen_v8_4_1_blk_mem_gen_prim_width__parameterized11                                          |     11|
|202   |                \prim_noinit.ram                                                              |blk_mem_gen_v8_4_1_blk_mem_gen_prim_wrapper__parameterized11                                        |      3|
|203   |              \ramloop[130].ram.r                                                             |blk_mem_gen_v8_4_1_blk_mem_gen_prim_width__parameterized129                                         |     11|
|204   |                \prim_noinit.ram                                                              |blk_mem_gen_v8_4_1_blk_mem_gen_prim_wrapper__parameterized129                                       |      3|
|205   |              \ramloop[131].ram.r                                                             |blk_mem_gen_v8_4_1_blk_mem_gen_prim_width__parameterized130                                         |     11|
|206   |                \prim_noinit.ram                                                              |blk_mem_gen_v8_4_1_blk_mem_gen_prim_wrapper__parameterized130                                       |      3|
|207   |              \ramloop[132].ram.r                                                             |blk_mem_gen_v8_4_1_blk_mem_gen_prim_width__parameterized131                                         |     11|
|208   |                \prim_noinit.ram                                                              |blk_mem_gen_v8_4_1_blk_mem_gen_prim_wrapper__parameterized131                                       |      3|
|209   |              \ramloop[133].ram.r                                                             |blk_mem_gen_v8_4_1_blk_mem_gen_prim_width__parameterized132                                         |     11|
|210   |                \prim_noinit.ram                                                              |blk_mem_gen_v8_4_1_blk_mem_gen_prim_wrapper__parameterized132                                       |      3|
|211   |              \ramloop[134].ram.r                                                             |blk_mem_gen_v8_4_1_blk_mem_gen_prim_width__parameterized133                                         |     11|
|212   |                \prim_noinit.ram                                                              |blk_mem_gen_v8_4_1_blk_mem_gen_prim_wrapper__parameterized133                                       |      3|
|213   |              \ramloop[135].ram.r                                                             |blk_mem_gen_v8_4_1_blk_mem_gen_prim_width__parameterized134                                         |     11|
|214   |                \prim_noinit.ram                                                              |blk_mem_gen_v8_4_1_blk_mem_gen_prim_wrapper__parameterized134                                       |      3|
|215   |              \ramloop[136].ram.r                                                             |blk_mem_gen_v8_4_1_blk_mem_gen_prim_width__parameterized135                                         |     11|
|216   |                \prim_noinit.ram                                                              |blk_mem_gen_v8_4_1_blk_mem_gen_prim_wrapper__parameterized135                                       |      3|
|217   |              \ramloop[137].ram.r                                                             |blk_mem_gen_v8_4_1_blk_mem_gen_prim_width__parameterized136                                         |     11|
|218   |                \prim_noinit.ram                                                              |blk_mem_gen_v8_4_1_blk_mem_gen_prim_wrapper__parameterized136                                       |      3|
|219   |              \ramloop[138].ram.r                                                             |blk_mem_gen_v8_4_1_blk_mem_gen_prim_width__parameterized137                                         |     11|
|220   |                \prim_noinit.ram                                                              |blk_mem_gen_v8_4_1_blk_mem_gen_prim_wrapper__parameterized137                                       |      3|
|221   |              \ramloop[139].ram.r                                                             |blk_mem_gen_v8_4_1_blk_mem_gen_prim_width__parameterized138                                         |     11|
|222   |                \prim_noinit.ram                                                              |blk_mem_gen_v8_4_1_blk_mem_gen_prim_wrapper__parameterized138                                       |      3|
|223   |              \ramloop[13].ram.r                                                              |blk_mem_gen_v8_4_1_blk_mem_gen_prim_width__parameterized12                                          |     11|
|224   |                \prim_noinit.ram                                                              |blk_mem_gen_v8_4_1_blk_mem_gen_prim_wrapper__parameterized12                                        |      3|
|225   |              \ramloop[140].ram.r                                                             |blk_mem_gen_v8_4_1_blk_mem_gen_prim_width__parameterized139                                         |     11|
|226   |                \prim_noinit.ram                                                              |blk_mem_gen_v8_4_1_blk_mem_gen_prim_wrapper__parameterized139                                       |      3|
|227   |              \ramloop[141].ram.r                                                             |blk_mem_gen_v8_4_1_blk_mem_gen_prim_width__parameterized140                                         |     11|
|228   |                \prim_noinit.ram                                                              |blk_mem_gen_v8_4_1_blk_mem_gen_prim_wrapper__parameterized140                                       |      3|
|229   |              \ramloop[142].ram.r                                                             |blk_mem_gen_v8_4_1_blk_mem_gen_prim_width__parameterized141                                         |     11|
|230   |                \prim_noinit.ram                                                              |blk_mem_gen_v8_4_1_blk_mem_gen_prim_wrapper__parameterized141                                       |      3|
|231   |              \ramloop[143].ram.r                                                             |blk_mem_gen_v8_4_1_blk_mem_gen_prim_width__parameterized142                                         |     11|
|232   |                \prim_noinit.ram                                                              |blk_mem_gen_v8_4_1_blk_mem_gen_prim_wrapper__parameterized142                                       |      3|
|233   |              \ramloop[144].ram.r                                                             |blk_mem_gen_v8_4_1_blk_mem_gen_prim_width__parameterized143                                         |     11|
|234   |                \prim_noinit.ram                                                              |blk_mem_gen_v8_4_1_blk_mem_gen_prim_wrapper__parameterized143                                       |      3|
|235   |              \ramloop[145].ram.r                                                             |blk_mem_gen_v8_4_1_blk_mem_gen_prim_width__parameterized144                                         |     11|
|236   |                \prim_noinit.ram                                                              |blk_mem_gen_v8_4_1_blk_mem_gen_prim_wrapper__parameterized144                                       |      3|
|237   |              \ramloop[146].ram.r                                                             |blk_mem_gen_v8_4_1_blk_mem_gen_prim_width__parameterized145                                         |     11|
|238   |                \prim_noinit.ram                                                              |blk_mem_gen_v8_4_1_blk_mem_gen_prim_wrapper__parameterized145                                       |      3|
|239   |              \ramloop[147].ram.r                                                             |blk_mem_gen_v8_4_1_blk_mem_gen_prim_width__parameterized146                                         |     11|
|240   |                \prim_noinit.ram                                                              |blk_mem_gen_v8_4_1_blk_mem_gen_prim_wrapper__parameterized146                                       |      3|
|241   |              \ramloop[148].ram.r                                                             |blk_mem_gen_v8_4_1_blk_mem_gen_prim_width__parameterized147                                         |     11|
|242   |                \prim_noinit.ram                                                              |blk_mem_gen_v8_4_1_blk_mem_gen_prim_wrapper__parameterized147                                       |      3|
|243   |              \ramloop[149].ram.r                                                             |blk_mem_gen_v8_4_1_blk_mem_gen_prim_width__parameterized148                                         |     11|
|244   |                \prim_noinit.ram                                                              |blk_mem_gen_v8_4_1_blk_mem_gen_prim_wrapper__parameterized148                                       |      3|
|245   |              \ramloop[14].ram.r                                                              |blk_mem_gen_v8_4_1_blk_mem_gen_prim_width__parameterized13                                          |     11|
|246   |                \prim_noinit.ram                                                              |blk_mem_gen_v8_4_1_blk_mem_gen_prim_wrapper__parameterized13                                        |      3|
|247   |              \ramloop[150].ram.r                                                             |blk_mem_gen_v8_4_1_blk_mem_gen_prim_width__parameterized149                                         |     11|
|248   |                \prim_noinit.ram                                                              |blk_mem_gen_v8_4_1_blk_mem_gen_prim_wrapper__parameterized149                                       |      3|
|249   |              \ramloop[151].ram.r                                                             |blk_mem_gen_v8_4_1_blk_mem_gen_prim_width__parameterized150                                         |     11|
|250   |                \prim_noinit.ram                                                              |blk_mem_gen_v8_4_1_blk_mem_gen_prim_wrapper__parameterized150                                       |      3|
|251   |              \ramloop[152].ram.r                                                             |blk_mem_gen_v8_4_1_blk_mem_gen_prim_width__parameterized151                                         |     11|
|252   |                \prim_noinit.ram                                                              |blk_mem_gen_v8_4_1_blk_mem_gen_prim_wrapper__parameterized151                                       |      3|
|253   |              \ramloop[153].ram.r                                                             |blk_mem_gen_v8_4_1_blk_mem_gen_prim_width__parameterized152                                         |     11|
|254   |                \prim_noinit.ram                                                              |blk_mem_gen_v8_4_1_blk_mem_gen_prim_wrapper__parameterized152                                       |      3|
|255   |              \ramloop[154].ram.r                                                             |blk_mem_gen_v8_4_1_blk_mem_gen_prim_width__parameterized153                                         |     11|
|256   |                \prim_noinit.ram                                                              |blk_mem_gen_v8_4_1_blk_mem_gen_prim_wrapper__parameterized153                                       |      3|
|257   |              \ramloop[155].ram.r                                                             |blk_mem_gen_v8_4_1_blk_mem_gen_prim_width__parameterized154                                         |     11|
|258   |                \prim_noinit.ram                                                              |blk_mem_gen_v8_4_1_blk_mem_gen_prim_wrapper__parameterized154                                       |      3|
|259   |              \ramloop[156].ram.r                                                             |blk_mem_gen_v8_4_1_blk_mem_gen_prim_width__parameterized155                                         |     11|
|260   |                \prim_noinit.ram                                                              |blk_mem_gen_v8_4_1_blk_mem_gen_prim_wrapper__parameterized155                                       |      3|
|261   |              \ramloop[157].ram.r                                                             |blk_mem_gen_v8_4_1_blk_mem_gen_prim_width__parameterized156                                         |     11|
|262   |                \prim_noinit.ram                                                              |blk_mem_gen_v8_4_1_blk_mem_gen_prim_wrapper__parameterized156                                       |      3|
|263   |              \ramloop[158].ram.r                                                             |blk_mem_gen_v8_4_1_blk_mem_gen_prim_width__parameterized157                                         |     11|
|264   |                \prim_noinit.ram                                                              |blk_mem_gen_v8_4_1_blk_mem_gen_prim_wrapper__parameterized157                                       |      3|
|265   |              \ramloop[159].ram.r                                                             |blk_mem_gen_v8_4_1_blk_mem_gen_prim_width__parameterized158                                         |     11|
|266   |                \prim_noinit.ram                                                              |blk_mem_gen_v8_4_1_blk_mem_gen_prim_wrapper__parameterized158                                       |      3|
|267   |              \ramloop[15].ram.r                                                              |blk_mem_gen_v8_4_1_blk_mem_gen_prim_width__parameterized14                                          |     11|
|268   |                \prim_noinit.ram                                                              |blk_mem_gen_v8_4_1_blk_mem_gen_prim_wrapper__parameterized14                                        |      3|
|269   |              \ramloop[160].ram.r                                                             |blk_mem_gen_v8_4_1_blk_mem_gen_prim_width__parameterized159                                         |     11|
|270   |                \prim_noinit.ram                                                              |blk_mem_gen_v8_4_1_blk_mem_gen_prim_wrapper__parameterized159                                       |      3|
|271   |              \ramloop[161].ram.r                                                             |blk_mem_gen_v8_4_1_blk_mem_gen_prim_width__parameterized160                                         |     11|
|272   |                \prim_noinit.ram                                                              |blk_mem_gen_v8_4_1_blk_mem_gen_prim_wrapper__parameterized160                                       |      3|
|273   |              \ramloop[162].ram.r                                                             |blk_mem_gen_v8_4_1_blk_mem_gen_prim_width__parameterized161                                         |     11|
|274   |                \prim_noinit.ram                                                              |blk_mem_gen_v8_4_1_blk_mem_gen_prim_wrapper__parameterized161                                       |      3|
|275   |              \ramloop[163].ram.r                                                             |blk_mem_gen_v8_4_1_blk_mem_gen_prim_width__parameterized162                                         |     11|
|276   |                \prim_noinit.ram                                                              |blk_mem_gen_v8_4_1_blk_mem_gen_prim_wrapper__parameterized162                                       |      3|
|277   |              \ramloop[164].ram.r                                                             |blk_mem_gen_v8_4_1_blk_mem_gen_prim_width__parameterized163                                         |     11|
|278   |                \prim_noinit.ram                                                              |blk_mem_gen_v8_4_1_blk_mem_gen_prim_wrapper__parameterized163                                       |      3|
|279   |              \ramloop[165].ram.r                                                             |blk_mem_gen_v8_4_1_blk_mem_gen_prim_width__parameterized164                                         |     11|
|280   |                \prim_noinit.ram                                                              |blk_mem_gen_v8_4_1_blk_mem_gen_prim_wrapper__parameterized164                                       |      3|
|281   |              \ramloop[166].ram.r                                                             |blk_mem_gen_v8_4_1_blk_mem_gen_prim_width__parameterized165                                         |     11|
|282   |                \prim_noinit.ram                                                              |blk_mem_gen_v8_4_1_blk_mem_gen_prim_wrapper__parameterized165                                       |      3|
|283   |              \ramloop[167].ram.r                                                             |blk_mem_gen_v8_4_1_blk_mem_gen_prim_width__parameterized166                                         |     11|
|284   |                \prim_noinit.ram                                                              |blk_mem_gen_v8_4_1_blk_mem_gen_prim_wrapper__parameterized166                                       |      3|
|285   |              \ramloop[168].ram.r                                                             |blk_mem_gen_v8_4_1_blk_mem_gen_prim_width__parameterized167                                         |     11|
|286   |                \prim_noinit.ram                                                              |blk_mem_gen_v8_4_1_blk_mem_gen_prim_wrapper__parameterized167                                       |      3|
|287   |              \ramloop[169].ram.r                                                             |blk_mem_gen_v8_4_1_blk_mem_gen_prim_width__parameterized168                                         |     11|
|288   |                \prim_noinit.ram                                                              |blk_mem_gen_v8_4_1_blk_mem_gen_prim_wrapper__parameterized168                                       |      3|
|289   |              \ramloop[16].ram.r                                                              |blk_mem_gen_v8_4_1_blk_mem_gen_prim_width__parameterized15                                          |     11|
|290   |                \prim_noinit.ram                                                              |blk_mem_gen_v8_4_1_blk_mem_gen_prim_wrapper__parameterized15                                        |      3|
|291   |              \ramloop[170].ram.r                                                             |blk_mem_gen_v8_4_1_blk_mem_gen_prim_width__parameterized169                                         |     11|
|292   |                \prim_noinit.ram                                                              |blk_mem_gen_v8_4_1_blk_mem_gen_prim_wrapper__parameterized169                                       |      3|
|293   |              \ramloop[171].ram.r                                                             |blk_mem_gen_v8_4_1_blk_mem_gen_prim_width__parameterized170                                         |     11|
|294   |                \prim_noinit.ram                                                              |blk_mem_gen_v8_4_1_blk_mem_gen_prim_wrapper__parameterized170                                       |      3|
|295   |              \ramloop[172].ram.r                                                             |blk_mem_gen_v8_4_1_blk_mem_gen_prim_width__parameterized171                                         |     11|
|296   |                \prim_noinit.ram                                                              |blk_mem_gen_v8_4_1_blk_mem_gen_prim_wrapper__parameterized171                                       |      3|
|297   |              \ramloop[173].ram.r                                                             |blk_mem_gen_v8_4_1_blk_mem_gen_prim_width__parameterized172                                         |     11|
|298   |                \prim_noinit.ram                                                              |blk_mem_gen_v8_4_1_blk_mem_gen_prim_wrapper__parameterized172                                       |      3|
|299   |              \ramloop[174].ram.r                                                             |blk_mem_gen_v8_4_1_blk_mem_gen_prim_width__parameterized173                                         |     11|
|300   |                \prim_noinit.ram                                                              |blk_mem_gen_v8_4_1_blk_mem_gen_prim_wrapper__parameterized173                                       |      3|
|301   |              \ramloop[175].ram.r                                                             |blk_mem_gen_v8_4_1_blk_mem_gen_prim_width__parameterized174                                         |     11|
|302   |                \prim_noinit.ram                                                              |blk_mem_gen_v8_4_1_blk_mem_gen_prim_wrapper__parameterized174                                       |      3|
|303   |              \ramloop[176].ram.r                                                             |blk_mem_gen_v8_4_1_blk_mem_gen_prim_width__parameterized175                                         |     11|
|304   |                \prim_noinit.ram                                                              |blk_mem_gen_v8_4_1_blk_mem_gen_prim_wrapper__parameterized175                                       |      3|
|305   |              \ramloop[177].ram.r                                                             |blk_mem_gen_v8_4_1_blk_mem_gen_prim_width__parameterized176                                         |     11|
|306   |                \prim_noinit.ram                                                              |blk_mem_gen_v8_4_1_blk_mem_gen_prim_wrapper__parameterized176                                       |      3|
|307   |              \ramloop[178].ram.r                                                             |blk_mem_gen_v8_4_1_blk_mem_gen_prim_width__parameterized177                                         |     11|
|308   |                \prim_noinit.ram                                                              |blk_mem_gen_v8_4_1_blk_mem_gen_prim_wrapper__parameterized177                                       |      3|
|309   |              \ramloop[179].ram.r                                                             |blk_mem_gen_v8_4_1_blk_mem_gen_prim_width__parameterized178                                         |     11|
|310   |                \prim_noinit.ram                                                              |blk_mem_gen_v8_4_1_blk_mem_gen_prim_wrapper__parameterized178                                       |      3|
|311   |              \ramloop[17].ram.r                                                              |blk_mem_gen_v8_4_1_blk_mem_gen_prim_width__parameterized16                                          |     11|
|312   |                \prim_noinit.ram                                                              |blk_mem_gen_v8_4_1_blk_mem_gen_prim_wrapper__parameterized16                                        |      3|
|313   |              \ramloop[180].ram.r                                                             |blk_mem_gen_v8_4_1_blk_mem_gen_prim_width__parameterized179                                         |     11|
|314   |                \prim_noinit.ram                                                              |blk_mem_gen_v8_4_1_blk_mem_gen_prim_wrapper__parameterized179                                       |      3|
|315   |              \ramloop[181].ram.r                                                             |blk_mem_gen_v8_4_1_blk_mem_gen_prim_width__parameterized180                                         |     11|
|316   |                \prim_noinit.ram                                                              |blk_mem_gen_v8_4_1_blk_mem_gen_prim_wrapper__parameterized180                                       |      3|
|317   |              \ramloop[182].ram.r                                                             |blk_mem_gen_v8_4_1_blk_mem_gen_prim_width__parameterized181                                         |     11|
|318   |                \prim_noinit.ram                                                              |blk_mem_gen_v8_4_1_blk_mem_gen_prim_wrapper__parameterized181                                       |      3|
|319   |              \ramloop[183].ram.r                                                             |blk_mem_gen_v8_4_1_blk_mem_gen_prim_width__parameterized182                                         |     11|
|320   |                \prim_noinit.ram                                                              |blk_mem_gen_v8_4_1_blk_mem_gen_prim_wrapper__parameterized182                                       |      3|
|321   |              \ramloop[184].ram.r                                                             |blk_mem_gen_v8_4_1_blk_mem_gen_prim_width__parameterized183                                         |     11|
|322   |                \prim_noinit.ram                                                              |blk_mem_gen_v8_4_1_blk_mem_gen_prim_wrapper__parameterized183                                       |      3|
|323   |              \ramloop[185].ram.r                                                             |blk_mem_gen_v8_4_1_blk_mem_gen_prim_width__parameterized184                                         |     11|
|324   |                \prim_noinit.ram                                                              |blk_mem_gen_v8_4_1_blk_mem_gen_prim_wrapper__parameterized184                                       |      3|
|325   |              \ramloop[186].ram.r                                                             |blk_mem_gen_v8_4_1_blk_mem_gen_prim_width__parameterized185                                         |     11|
|326   |                \prim_noinit.ram                                                              |blk_mem_gen_v8_4_1_blk_mem_gen_prim_wrapper__parameterized185                                       |      3|
|327   |              \ramloop[187].ram.r                                                             |blk_mem_gen_v8_4_1_blk_mem_gen_prim_width__parameterized186                                         |     11|
|328   |                \prim_noinit.ram                                                              |blk_mem_gen_v8_4_1_blk_mem_gen_prim_wrapper__parameterized186                                       |      3|
|329   |              \ramloop[188].ram.r                                                             |blk_mem_gen_v8_4_1_blk_mem_gen_prim_width__parameterized187                                         |     11|
|330   |                \prim_noinit.ram                                                              |blk_mem_gen_v8_4_1_blk_mem_gen_prim_wrapper__parameterized187                                       |      3|
|331   |              \ramloop[189].ram.r                                                             |blk_mem_gen_v8_4_1_blk_mem_gen_prim_width__parameterized188                                         |     11|
|332   |                \prim_noinit.ram                                                              |blk_mem_gen_v8_4_1_blk_mem_gen_prim_wrapper__parameterized188                                       |      3|
|333   |              \ramloop[18].ram.r                                                              |blk_mem_gen_v8_4_1_blk_mem_gen_prim_width__parameterized17                                          |     11|
|334   |                \prim_noinit.ram                                                              |blk_mem_gen_v8_4_1_blk_mem_gen_prim_wrapper__parameterized17                                        |      3|
|335   |              \ramloop[190].ram.r                                                             |blk_mem_gen_v8_4_1_blk_mem_gen_prim_width__parameterized189                                         |     11|
|336   |                \prim_noinit.ram                                                              |blk_mem_gen_v8_4_1_blk_mem_gen_prim_wrapper__parameterized189                                       |      3|
|337   |              \ramloop[191].ram.r                                                             |blk_mem_gen_v8_4_1_blk_mem_gen_prim_width__parameterized190                                         |     11|
|338   |                \prim_noinit.ram                                                              |blk_mem_gen_v8_4_1_blk_mem_gen_prim_wrapper__parameterized190                                       |      3|
|339   |              \ramloop[192].ram.r                                                             |blk_mem_gen_v8_4_1_blk_mem_gen_prim_width__parameterized191                                         |     11|
|340   |                \prim_noinit.ram                                                              |blk_mem_gen_v8_4_1_blk_mem_gen_prim_wrapper__parameterized191                                       |      3|
|341   |              \ramloop[193].ram.r                                                             |blk_mem_gen_v8_4_1_blk_mem_gen_prim_width__parameterized192                                         |     11|
|342   |                \prim_noinit.ram                                                              |blk_mem_gen_v8_4_1_blk_mem_gen_prim_wrapper__parameterized192                                       |      3|
|343   |              \ramloop[194].ram.r                                                             |blk_mem_gen_v8_4_1_blk_mem_gen_prim_width__parameterized193                                         |     11|
|344   |                \prim_noinit.ram                                                              |blk_mem_gen_v8_4_1_blk_mem_gen_prim_wrapper__parameterized193                                       |      3|
|345   |              \ramloop[195].ram.r                                                             |blk_mem_gen_v8_4_1_blk_mem_gen_prim_width__parameterized194                                         |     11|
|346   |                \prim_noinit.ram                                                              |blk_mem_gen_v8_4_1_blk_mem_gen_prim_wrapper__parameterized194                                       |      3|
|347   |              \ramloop[196].ram.r                                                             |blk_mem_gen_v8_4_1_blk_mem_gen_prim_width__parameterized195                                         |     11|
|348   |                \prim_noinit.ram                                                              |blk_mem_gen_v8_4_1_blk_mem_gen_prim_wrapper__parameterized195                                       |      3|
|349   |              \ramloop[197].ram.r                                                             |blk_mem_gen_v8_4_1_blk_mem_gen_prim_width__parameterized196                                         |     11|
|350   |                \prim_noinit.ram                                                              |blk_mem_gen_v8_4_1_blk_mem_gen_prim_wrapper__parameterized196                                       |      3|
|351   |              \ramloop[198].ram.r                                                             |blk_mem_gen_v8_4_1_blk_mem_gen_prim_width__parameterized197                                         |     11|
|352   |                \prim_noinit.ram                                                              |blk_mem_gen_v8_4_1_blk_mem_gen_prim_wrapper__parameterized197                                       |      3|
|353   |              \ramloop[199].ram.r                                                             |blk_mem_gen_v8_4_1_blk_mem_gen_prim_width__parameterized198                                         |     11|
|354   |                \prim_noinit.ram                                                              |blk_mem_gen_v8_4_1_blk_mem_gen_prim_wrapper__parameterized198                                       |      3|
|355   |              \ramloop[19].ram.r                                                              |blk_mem_gen_v8_4_1_blk_mem_gen_prim_width__parameterized18                                          |     11|
|356   |                \prim_noinit.ram                                                              |blk_mem_gen_v8_4_1_blk_mem_gen_prim_wrapper__parameterized18                                        |      3|
|357   |              \ramloop[1].ram.r                                                               |blk_mem_gen_v8_4_1_blk_mem_gen_prim_width__parameterized0                                           |     11|
|358   |                \prim_noinit.ram                                                              |blk_mem_gen_v8_4_1_blk_mem_gen_prim_wrapper__parameterized0                                         |      3|
|359   |              \ramloop[200].ram.r                                                             |blk_mem_gen_v8_4_1_blk_mem_gen_prim_width__parameterized199                                         |     11|
|360   |                \prim_noinit.ram                                                              |blk_mem_gen_v8_4_1_blk_mem_gen_prim_wrapper__parameterized199                                       |      3|
|361   |              \ramloop[201].ram.r                                                             |blk_mem_gen_v8_4_1_blk_mem_gen_prim_width__parameterized200                                         |     11|
|362   |                \prim_noinit.ram                                                              |blk_mem_gen_v8_4_1_blk_mem_gen_prim_wrapper__parameterized200                                       |      3|
|363   |              \ramloop[202].ram.r                                                             |blk_mem_gen_v8_4_1_blk_mem_gen_prim_width__parameterized201                                         |     11|
|364   |                \prim_noinit.ram                                                              |blk_mem_gen_v8_4_1_blk_mem_gen_prim_wrapper__parameterized201                                       |      3|
|365   |              \ramloop[203].ram.r                                                             |blk_mem_gen_v8_4_1_blk_mem_gen_prim_width__parameterized202                                         |     11|
|366   |                \prim_noinit.ram                                                              |blk_mem_gen_v8_4_1_blk_mem_gen_prim_wrapper__parameterized202                                       |      3|
|367   |              \ramloop[204].ram.r                                                             |blk_mem_gen_v8_4_1_blk_mem_gen_prim_width__parameterized203                                         |     11|
|368   |                \prim_noinit.ram                                                              |blk_mem_gen_v8_4_1_blk_mem_gen_prim_wrapper__parameterized203                                       |      3|
|369   |              \ramloop[205].ram.r                                                             |blk_mem_gen_v8_4_1_blk_mem_gen_prim_width__parameterized204                                         |     11|
|370   |                \prim_noinit.ram                                                              |blk_mem_gen_v8_4_1_blk_mem_gen_prim_wrapper__parameterized204                                       |      3|
|371   |              \ramloop[206].ram.r                                                             |blk_mem_gen_v8_4_1_blk_mem_gen_prim_width__parameterized205                                         |     11|
|372   |                \prim_noinit.ram                                                              |blk_mem_gen_v8_4_1_blk_mem_gen_prim_wrapper__parameterized205                                       |      3|
|373   |              \ramloop[207].ram.r                                                             |blk_mem_gen_v8_4_1_blk_mem_gen_prim_width__parameterized206                                         |     11|
|374   |                \prim_noinit.ram                                                              |blk_mem_gen_v8_4_1_blk_mem_gen_prim_wrapper__parameterized206                                       |      3|
|375   |              \ramloop[208].ram.r                                                             |blk_mem_gen_v8_4_1_blk_mem_gen_prim_width__parameterized207                                         |     11|
|376   |                \prim_noinit.ram                                                              |blk_mem_gen_v8_4_1_blk_mem_gen_prim_wrapper__parameterized207                                       |      3|
|377   |              \ramloop[209].ram.r                                                             |blk_mem_gen_v8_4_1_blk_mem_gen_prim_width__parameterized208                                         |     11|
|378   |                \prim_noinit.ram                                                              |blk_mem_gen_v8_4_1_blk_mem_gen_prim_wrapper__parameterized208                                       |      3|
|379   |              \ramloop[20].ram.r                                                              |blk_mem_gen_v8_4_1_blk_mem_gen_prim_width__parameterized19                                          |     11|
|380   |                \prim_noinit.ram                                                              |blk_mem_gen_v8_4_1_blk_mem_gen_prim_wrapper__parameterized19                                        |      3|
|381   |              \ramloop[210].ram.r                                                             |blk_mem_gen_v8_4_1_blk_mem_gen_prim_width__parameterized209                                         |     11|
|382   |                \prim_noinit.ram                                                              |blk_mem_gen_v8_4_1_blk_mem_gen_prim_wrapper__parameterized209                                       |      3|
|383   |              \ramloop[211].ram.r                                                             |blk_mem_gen_v8_4_1_blk_mem_gen_prim_width__parameterized210                                         |     11|
|384   |                \prim_noinit.ram                                                              |blk_mem_gen_v8_4_1_blk_mem_gen_prim_wrapper__parameterized210                                       |      3|
|385   |              \ramloop[212].ram.r                                                             |blk_mem_gen_v8_4_1_blk_mem_gen_prim_width__parameterized211                                         |     11|
|386   |                \prim_noinit.ram                                                              |blk_mem_gen_v8_4_1_blk_mem_gen_prim_wrapper__parameterized211                                       |      3|
|387   |              \ramloop[213].ram.r                                                             |blk_mem_gen_v8_4_1_blk_mem_gen_prim_width__parameterized212                                         |     11|
|388   |                \prim_noinit.ram                                                              |blk_mem_gen_v8_4_1_blk_mem_gen_prim_wrapper__parameterized212                                       |      3|
|389   |              \ramloop[214].ram.r                                                             |blk_mem_gen_v8_4_1_blk_mem_gen_prim_width__parameterized213                                         |     11|
|390   |                \prim_noinit.ram                                                              |blk_mem_gen_v8_4_1_blk_mem_gen_prim_wrapper__parameterized213                                       |      3|
|391   |              \ramloop[215].ram.r                                                             |blk_mem_gen_v8_4_1_blk_mem_gen_prim_width__parameterized214                                         |     11|
|392   |                \prim_noinit.ram                                                              |blk_mem_gen_v8_4_1_blk_mem_gen_prim_wrapper__parameterized214                                       |      3|
|393   |              \ramloop[216].ram.r                                                             |blk_mem_gen_v8_4_1_blk_mem_gen_prim_width__parameterized215                                         |     11|
|394   |                \prim_noinit.ram                                                              |blk_mem_gen_v8_4_1_blk_mem_gen_prim_wrapper__parameterized215                                       |      3|
|395   |              \ramloop[217].ram.r                                                             |blk_mem_gen_v8_4_1_blk_mem_gen_prim_width__parameterized216                                         |     11|
|396   |                \prim_noinit.ram                                                              |blk_mem_gen_v8_4_1_blk_mem_gen_prim_wrapper__parameterized216                                       |      3|
|397   |              \ramloop[218].ram.r                                                             |blk_mem_gen_v8_4_1_blk_mem_gen_prim_width__parameterized217                                         |     11|
|398   |                \prim_noinit.ram                                                              |blk_mem_gen_v8_4_1_blk_mem_gen_prim_wrapper__parameterized217                                       |      3|
|399   |              \ramloop[219].ram.r                                                             |blk_mem_gen_v8_4_1_blk_mem_gen_prim_width__parameterized218                                         |     11|
|400   |                \prim_noinit.ram                                                              |blk_mem_gen_v8_4_1_blk_mem_gen_prim_wrapper__parameterized218                                       |      3|
|401   |              \ramloop[21].ram.r                                                              |blk_mem_gen_v8_4_1_blk_mem_gen_prim_width__parameterized20                                          |     11|
|402   |                \prim_noinit.ram                                                              |blk_mem_gen_v8_4_1_blk_mem_gen_prim_wrapper__parameterized20                                        |      3|
|403   |              \ramloop[220].ram.r                                                             |blk_mem_gen_v8_4_1_blk_mem_gen_prim_width__parameterized219                                         |     11|
|404   |                \prim_noinit.ram                                                              |blk_mem_gen_v8_4_1_blk_mem_gen_prim_wrapper__parameterized219                                       |      3|
|405   |              \ramloop[221].ram.r                                                             |blk_mem_gen_v8_4_1_blk_mem_gen_prim_width__parameterized220                                         |     11|
|406   |                \prim_noinit.ram                                                              |blk_mem_gen_v8_4_1_blk_mem_gen_prim_wrapper__parameterized220                                       |      3|
|407   |              \ramloop[222].ram.r                                                             |blk_mem_gen_v8_4_1_blk_mem_gen_prim_width__parameterized221                                         |     11|
|408   |                \prim_noinit.ram                                                              |blk_mem_gen_v8_4_1_blk_mem_gen_prim_wrapper__parameterized221                                       |      3|
|409   |              \ramloop[223].ram.r                                                             |blk_mem_gen_v8_4_1_blk_mem_gen_prim_width__parameterized222                                         |     11|
|410   |                \prim_noinit.ram                                                              |blk_mem_gen_v8_4_1_blk_mem_gen_prim_wrapper__parameterized222                                       |      3|
|411   |              \ramloop[224].ram.r                                                             |blk_mem_gen_v8_4_1_blk_mem_gen_prim_width__parameterized223                                         |     11|
|412   |                \prim_noinit.ram                                                              |blk_mem_gen_v8_4_1_blk_mem_gen_prim_wrapper__parameterized223                                       |      3|
|413   |              \ramloop[225].ram.r                                                             |blk_mem_gen_v8_4_1_blk_mem_gen_prim_width__parameterized224                                         |     11|
|414   |                \prim_noinit.ram                                                              |blk_mem_gen_v8_4_1_blk_mem_gen_prim_wrapper__parameterized224                                       |      3|
|415   |              \ramloop[226].ram.r                                                             |blk_mem_gen_v8_4_1_blk_mem_gen_prim_width__parameterized225                                         |     11|
|416   |                \prim_noinit.ram                                                              |blk_mem_gen_v8_4_1_blk_mem_gen_prim_wrapper__parameterized225                                       |      3|
|417   |              \ramloop[227].ram.r                                                             |blk_mem_gen_v8_4_1_blk_mem_gen_prim_width__parameterized226                                         |     11|
|418   |                \prim_noinit.ram                                                              |blk_mem_gen_v8_4_1_blk_mem_gen_prim_wrapper__parameterized226                                       |      3|
|419   |              \ramloop[228].ram.r                                                             |blk_mem_gen_v8_4_1_blk_mem_gen_prim_width__parameterized227                                         |     11|
|420   |                \prim_noinit.ram                                                              |blk_mem_gen_v8_4_1_blk_mem_gen_prim_wrapper__parameterized227                                       |      3|
|421   |              \ramloop[229].ram.r                                                             |blk_mem_gen_v8_4_1_blk_mem_gen_prim_width__parameterized228                                         |     11|
|422   |                \prim_noinit.ram                                                              |blk_mem_gen_v8_4_1_blk_mem_gen_prim_wrapper__parameterized228                                       |      3|
|423   |              \ramloop[22].ram.r                                                              |blk_mem_gen_v8_4_1_blk_mem_gen_prim_width__parameterized21                                          |     11|
|424   |                \prim_noinit.ram                                                              |blk_mem_gen_v8_4_1_blk_mem_gen_prim_wrapper__parameterized21                                        |      3|
|425   |              \ramloop[230].ram.r                                                             |blk_mem_gen_v8_4_1_blk_mem_gen_prim_width__parameterized229                                         |     11|
|426   |                \prim_noinit.ram                                                              |blk_mem_gen_v8_4_1_blk_mem_gen_prim_wrapper__parameterized229                                       |      3|
|427   |              \ramloop[231].ram.r                                                             |blk_mem_gen_v8_4_1_blk_mem_gen_prim_width__parameterized230                                         |     11|
|428   |                \prim_noinit.ram                                                              |blk_mem_gen_v8_4_1_blk_mem_gen_prim_wrapper__parameterized230                                       |      3|
|429   |              \ramloop[232].ram.r                                                             |blk_mem_gen_v8_4_1_blk_mem_gen_prim_width__parameterized231                                         |     11|
|430   |                \prim_noinit.ram                                                              |blk_mem_gen_v8_4_1_blk_mem_gen_prim_wrapper__parameterized231                                       |      3|
|431   |              \ramloop[233].ram.r                                                             |blk_mem_gen_v8_4_1_blk_mem_gen_prim_width__parameterized232                                         |     11|
|432   |                \prim_noinit.ram                                                              |blk_mem_gen_v8_4_1_blk_mem_gen_prim_wrapper__parameterized232                                       |      3|
|433   |              \ramloop[234].ram.r                                                             |blk_mem_gen_v8_4_1_blk_mem_gen_prim_width__parameterized233                                         |     11|
|434   |                \prim_noinit.ram                                                              |blk_mem_gen_v8_4_1_blk_mem_gen_prim_wrapper__parameterized233                                       |      3|
|435   |              \ramloop[235].ram.r                                                             |blk_mem_gen_v8_4_1_blk_mem_gen_prim_width__parameterized234                                         |     11|
|436   |                \prim_noinit.ram                                                              |blk_mem_gen_v8_4_1_blk_mem_gen_prim_wrapper__parameterized234                                       |      3|
|437   |              \ramloop[236].ram.r                                                             |blk_mem_gen_v8_4_1_blk_mem_gen_prim_width__parameterized235                                         |     11|
|438   |                \prim_noinit.ram                                                              |blk_mem_gen_v8_4_1_blk_mem_gen_prim_wrapper__parameterized235                                       |      3|
|439   |              \ramloop[237].ram.r                                                             |blk_mem_gen_v8_4_1_blk_mem_gen_prim_width__parameterized236                                         |     11|
|440   |                \prim_noinit.ram                                                              |blk_mem_gen_v8_4_1_blk_mem_gen_prim_wrapper__parameterized236                                       |      3|
|441   |              \ramloop[238].ram.r                                                             |blk_mem_gen_v8_4_1_blk_mem_gen_prim_width__parameterized237                                         |     11|
|442   |                \prim_noinit.ram                                                              |blk_mem_gen_v8_4_1_blk_mem_gen_prim_wrapper__parameterized237                                       |      3|
|443   |              \ramloop[239].ram.r                                                             |blk_mem_gen_v8_4_1_blk_mem_gen_prim_width__parameterized238                                         |     11|
|444   |                \prim_noinit.ram                                                              |blk_mem_gen_v8_4_1_blk_mem_gen_prim_wrapper__parameterized238                                       |      3|
|445   |              \ramloop[23].ram.r                                                              |blk_mem_gen_v8_4_1_blk_mem_gen_prim_width__parameterized22                                          |     11|
|446   |                \prim_noinit.ram                                                              |blk_mem_gen_v8_4_1_blk_mem_gen_prim_wrapper__parameterized22                                        |      3|
|447   |              \ramloop[240].ram.r                                                             |blk_mem_gen_v8_4_1_blk_mem_gen_prim_width__parameterized239                                         |     11|
|448   |                \prim_noinit.ram                                                              |blk_mem_gen_v8_4_1_blk_mem_gen_prim_wrapper__parameterized239                                       |      3|
|449   |              \ramloop[241].ram.r                                                             |blk_mem_gen_v8_4_1_blk_mem_gen_prim_width__parameterized240                                         |     11|
|450   |                \prim_noinit.ram                                                              |blk_mem_gen_v8_4_1_blk_mem_gen_prim_wrapper__parameterized240                                       |      3|
|451   |              \ramloop[242].ram.r                                                             |blk_mem_gen_v8_4_1_blk_mem_gen_prim_width__parameterized241                                         |     11|
|452   |                \prim_noinit.ram                                                              |blk_mem_gen_v8_4_1_blk_mem_gen_prim_wrapper__parameterized241                                       |      3|
|453   |              \ramloop[243].ram.r                                                             |blk_mem_gen_v8_4_1_blk_mem_gen_prim_width__parameterized242                                         |     11|
|454   |                \prim_noinit.ram                                                              |blk_mem_gen_v8_4_1_blk_mem_gen_prim_wrapper__parameterized242                                       |      3|
|455   |              \ramloop[244].ram.r                                                             |blk_mem_gen_v8_4_1_blk_mem_gen_prim_width__parameterized243                                         |     11|
|456   |                \prim_noinit.ram                                                              |blk_mem_gen_v8_4_1_blk_mem_gen_prim_wrapper__parameterized243                                       |      3|
|457   |              \ramloop[245].ram.r                                                             |blk_mem_gen_v8_4_1_blk_mem_gen_prim_width__parameterized244                                         |     11|
|458   |                \prim_noinit.ram                                                              |blk_mem_gen_v8_4_1_blk_mem_gen_prim_wrapper__parameterized244                                       |      3|
|459   |              \ramloop[246].ram.r                                                             |blk_mem_gen_v8_4_1_blk_mem_gen_prim_width__parameterized245                                         |     11|
|460   |                \prim_noinit.ram                                                              |blk_mem_gen_v8_4_1_blk_mem_gen_prim_wrapper__parameterized245                                       |      3|
|461   |              \ramloop[247].ram.r                                                             |blk_mem_gen_v8_4_1_blk_mem_gen_prim_width__parameterized246                                         |     11|
|462   |                \prim_noinit.ram                                                              |blk_mem_gen_v8_4_1_blk_mem_gen_prim_wrapper__parameterized246                                       |      3|
|463   |              \ramloop[248].ram.r                                                             |blk_mem_gen_v8_4_1_blk_mem_gen_prim_width__parameterized247                                         |     11|
|464   |                \prim_noinit.ram                                                              |blk_mem_gen_v8_4_1_blk_mem_gen_prim_wrapper__parameterized247                                       |      3|
|465   |              \ramloop[249].ram.r                                                             |blk_mem_gen_v8_4_1_blk_mem_gen_prim_width__parameterized248                                         |     11|
|466   |                \prim_noinit.ram                                                              |blk_mem_gen_v8_4_1_blk_mem_gen_prim_wrapper__parameterized248                                       |      3|
|467   |              \ramloop[24].ram.r                                                              |blk_mem_gen_v8_4_1_blk_mem_gen_prim_width__parameterized23                                          |     11|
|468   |                \prim_noinit.ram                                                              |blk_mem_gen_v8_4_1_blk_mem_gen_prim_wrapper__parameterized23                                        |      3|
|469   |              \ramloop[250].ram.r                                                             |blk_mem_gen_v8_4_1_blk_mem_gen_prim_width__parameterized249                                         |     11|
|470   |                \prim_noinit.ram                                                              |blk_mem_gen_v8_4_1_blk_mem_gen_prim_wrapper__parameterized249                                       |      3|
|471   |              \ramloop[251].ram.r                                                             |blk_mem_gen_v8_4_1_blk_mem_gen_prim_width__parameterized250                                         |     11|
|472   |                \prim_noinit.ram                                                              |blk_mem_gen_v8_4_1_blk_mem_gen_prim_wrapper__parameterized250                                       |      3|
|473   |              \ramloop[252].ram.r                                                             |blk_mem_gen_v8_4_1_blk_mem_gen_prim_width__parameterized251                                         |     11|
|474   |                \prim_noinit.ram                                                              |blk_mem_gen_v8_4_1_blk_mem_gen_prim_wrapper__parameterized251                                       |      3|
|475   |              \ramloop[253].ram.r                                                             |blk_mem_gen_v8_4_1_blk_mem_gen_prim_width__parameterized252                                         |     11|
|476   |                \prim_noinit.ram                                                              |blk_mem_gen_v8_4_1_blk_mem_gen_prim_wrapper__parameterized252                                       |      3|
|477   |              \ramloop[254].ram.r                                                             |blk_mem_gen_v8_4_1_blk_mem_gen_prim_width__parameterized253                                         |     11|
|478   |                \prim_noinit.ram                                                              |blk_mem_gen_v8_4_1_blk_mem_gen_prim_wrapper__parameterized253                                       |      3|
|479   |              \ramloop[255].ram.r                                                             |blk_mem_gen_v8_4_1_blk_mem_gen_prim_width__parameterized254                                         |     11|
|480   |                \prim_noinit.ram                                                              |blk_mem_gen_v8_4_1_blk_mem_gen_prim_wrapper__parameterized254                                       |      3|
|481   |              \ramloop[25].ram.r                                                              |blk_mem_gen_v8_4_1_blk_mem_gen_prim_width__parameterized24                                          |     11|
|482   |                \prim_noinit.ram                                                              |blk_mem_gen_v8_4_1_blk_mem_gen_prim_wrapper__parameterized24                                        |      3|
|483   |              \ramloop[26].ram.r                                                              |blk_mem_gen_v8_4_1_blk_mem_gen_prim_width__parameterized25                                          |     11|
|484   |                \prim_noinit.ram                                                              |blk_mem_gen_v8_4_1_blk_mem_gen_prim_wrapper__parameterized25                                        |      3|
|485   |              \ramloop[27].ram.r                                                              |blk_mem_gen_v8_4_1_blk_mem_gen_prim_width__parameterized26                                          |     11|
|486   |                \prim_noinit.ram                                                              |blk_mem_gen_v8_4_1_blk_mem_gen_prim_wrapper__parameterized26                                        |      3|
|487   |              \ramloop[28].ram.r                                                              |blk_mem_gen_v8_4_1_blk_mem_gen_prim_width__parameterized27                                          |     11|
|488   |                \prim_noinit.ram                                                              |blk_mem_gen_v8_4_1_blk_mem_gen_prim_wrapper__parameterized27                                        |      3|
|489   |              \ramloop[29].ram.r                                                              |blk_mem_gen_v8_4_1_blk_mem_gen_prim_width__parameterized28                                          |     11|
|490   |                \prim_noinit.ram                                                              |blk_mem_gen_v8_4_1_blk_mem_gen_prim_wrapper__parameterized28                                        |      3|
|491   |              \ramloop[2].ram.r                                                               |blk_mem_gen_v8_4_1_blk_mem_gen_prim_width__parameterized1                                           |     11|
|492   |                \prim_noinit.ram                                                              |blk_mem_gen_v8_4_1_blk_mem_gen_prim_wrapper__parameterized1                                         |      3|
|493   |              \ramloop[30].ram.r                                                              |blk_mem_gen_v8_4_1_blk_mem_gen_prim_width__parameterized29                                          |     11|
|494   |                \prim_noinit.ram                                                              |blk_mem_gen_v8_4_1_blk_mem_gen_prim_wrapper__parameterized29                                        |      3|
|495   |              \ramloop[31].ram.r                                                              |blk_mem_gen_v8_4_1_blk_mem_gen_prim_width__parameterized30                                          |     11|
|496   |                \prim_noinit.ram                                                              |blk_mem_gen_v8_4_1_blk_mem_gen_prim_wrapper__parameterized30                                        |      3|
|497   |              \ramloop[32].ram.r                                                              |blk_mem_gen_v8_4_1_blk_mem_gen_prim_width__parameterized31                                          |     11|
|498   |                \prim_noinit.ram                                                              |blk_mem_gen_v8_4_1_blk_mem_gen_prim_wrapper__parameterized31                                        |      3|
|499   |              \ramloop[33].ram.r                                                              |blk_mem_gen_v8_4_1_blk_mem_gen_prim_width__parameterized32                                          |     11|
|500   |                \prim_noinit.ram                                                              |blk_mem_gen_v8_4_1_blk_mem_gen_prim_wrapper__parameterized32                                        |      3|
|501   |              \ramloop[34].ram.r                                                              |blk_mem_gen_v8_4_1_blk_mem_gen_prim_width__parameterized33                                          |     11|
|502   |                \prim_noinit.ram                                                              |blk_mem_gen_v8_4_1_blk_mem_gen_prim_wrapper__parameterized33                                        |      3|
|503   |              \ramloop[35].ram.r                                                              |blk_mem_gen_v8_4_1_blk_mem_gen_prim_width__parameterized34                                          |     11|
|504   |                \prim_noinit.ram                                                              |blk_mem_gen_v8_4_1_blk_mem_gen_prim_wrapper__parameterized34                                        |      3|
|505   |              \ramloop[36].ram.r                                                              |blk_mem_gen_v8_4_1_blk_mem_gen_prim_width__parameterized35                                          |     11|
|506   |                \prim_noinit.ram                                                              |blk_mem_gen_v8_4_1_blk_mem_gen_prim_wrapper__parameterized35                                        |      3|
|507   |              \ramloop[37].ram.r                                                              |blk_mem_gen_v8_4_1_blk_mem_gen_prim_width__parameterized36                                          |     11|
|508   |                \prim_noinit.ram                                                              |blk_mem_gen_v8_4_1_blk_mem_gen_prim_wrapper__parameterized36                                        |      3|
|509   |              \ramloop[38].ram.r                                                              |blk_mem_gen_v8_4_1_blk_mem_gen_prim_width__parameterized37                                          |     11|
|510   |                \prim_noinit.ram                                                              |blk_mem_gen_v8_4_1_blk_mem_gen_prim_wrapper__parameterized37                                        |      3|
|511   |              \ramloop[39].ram.r                                                              |blk_mem_gen_v8_4_1_blk_mem_gen_prim_width__parameterized38                                          |     11|
|512   |                \prim_noinit.ram                                                              |blk_mem_gen_v8_4_1_blk_mem_gen_prim_wrapper__parameterized38                                        |      3|
|513   |              \ramloop[3].ram.r                                                               |blk_mem_gen_v8_4_1_blk_mem_gen_prim_width__parameterized2                                           |     11|
|514   |                \prim_noinit.ram                                                              |blk_mem_gen_v8_4_1_blk_mem_gen_prim_wrapper__parameterized2                                         |      3|
|515   |              \ramloop[40].ram.r                                                              |blk_mem_gen_v8_4_1_blk_mem_gen_prim_width__parameterized39                                          |     11|
|516   |                \prim_noinit.ram                                                              |blk_mem_gen_v8_4_1_blk_mem_gen_prim_wrapper__parameterized39                                        |      3|
|517   |              \ramloop[41].ram.r                                                              |blk_mem_gen_v8_4_1_blk_mem_gen_prim_width__parameterized40                                          |     11|
|518   |                \prim_noinit.ram                                                              |blk_mem_gen_v8_4_1_blk_mem_gen_prim_wrapper__parameterized40                                        |      3|
|519   |              \ramloop[42].ram.r                                                              |blk_mem_gen_v8_4_1_blk_mem_gen_prim_width__parameterized41                                          |     11|
|520   |                \prim_noinit.ram                                                              |blk_mem_gen_v8_4_1_blk_mem_gen_prim_wrapper__parameterized41                                        |      3|
|521   |              \ramloop[43].ram.r                                                              |blk_mem_gen_v8_4_1_blk_mem_gen_prim_width__parameterized42                                          |     11|
|522   |                \prim_noinit.ram                                                              |blk_mem_gen_v8_4_1_blk_mem_gen_prim_wrapper__parameterized42                                        |      3|
|523   |              \ramloop[44].ram.r                                                              |blk_mem_gen_v8_4_1_blk_mem_gen_prim_width__parameterized43                                          |     11|
|524   |                \prim_noinit.ram                                                              |blk_mem_gen_v8_4_1_blk_mem_gen_prim_wrapper__parameterized43                                        |      3|
|525   |              \ramloop[45].ram.r                                                              |blk_mem_gen_v8_4_1_blk_mem_gen_prim_width__parameterized44                                          |     11|
|526   |                \prim_noinit.ram                                                              |blk_mem_gen_v8_4_1_blk_mem_gen_prim_wrapper__parameterized44                                        |      3|
|527   |              \ramloop[46].ram.r                                                              |blk_mem_gen_v8_4_1_blk_mem_gen_prim_width__parameterized45                                          |     11|
|528   |                \prim_noinit.ram                                                              |blk_mem_gen_v8_4_1_blk_mem_gen_prim_wrapper__parameterized45                                        |      3|
|529   |              \ramloop[47].ram.r                                                              |blk_mem_gen_v8_4_1_blk_mem_gen_prim_width__parameterized46                                          |     11|
|530   |                \prim_noinit.ram                                                              |blk_mem_gen_v8_4_1_blk_mem_gen_prim_wrapper__parameterized46                                        |      3|
|531   |              \ramloop[48].ram.r                                                              |blk_mem_gen_v8_4_1_blk_mem_gen_prim_width__parameterized47                                          |     11|
|532   |                \prim_noinit.ram                                                              |blk_mem_gen_v8_4_1_blk_mem_gen_prim_wrapper__parameterized47                                        |      3|
|533   |              \ramloop[49].ram.r                                                              |blk_mem_gen_v8_4_1_blk_mem_gen_prim_width__parameterized48                                          |     11|
|534   |                \prim_noinit.ram                                                              |blk_mem_gen_v8_4_1_blk_mem_gen_prim_wrapper__parameterized48                                        |      3|
|535   |              \ramloop[4].ram.r                                                               |blk_mem_gen_v8_4_1_blk_mem_gen_prim_width__parameterized3                                           |     11|
|536   |                \prim_noinit.ram                                                              |blk_mem_gen_v8_4_1_blk_mem_gen_prim_wrapper__parameterized3                                         |      3|
|537   |              \ramloop[50].ram.r                                                              |blk_mem_gen_v8_4_1_blk_mem_gen_prim_width__parameterized49                                          |     11|
|538   |                \prim_noinit.ram                                                              |blk_mem_gen_v8_4_1_blk_mem_gen_prim_wrapper__parameterized49                                        |      3|
|539   |              \ramloop[51].ram.r                                                              |blk_mem_gen_v8_4_1_blk_mem_gen_prim_width__parameterized50                                          |     11|
|540   |                \prim_noinit.ram                                                              |blk_mem_gen_v8_4_1_blk_mem_gen_prim_wrapper__parameterized50                                        |      3|
|541   |              \ramloop[52].ram.r                                                              |blk_mem_gen_v8_4_1_blk_mem_gen_prim_width__parameterized51                                          |     11|
|542   |                \prim_noinit.ram                                                              |blk_mem_gen_v8_4_1_blk_mem_gen_prim_wrapper__parameterized51                                        |      3|
|543   |              \ramloop[53].ram.r                                                              |blk_mem_gen_v8_4_1_blk_mem_gen_prim_width__parameterized52                                          |     11|
|544   |                \prim_noinit.ram                                                              |blk_mem_gen_v8_4_1_blk_mem_gen_prim_wrapper__parameterized52                                        |      3|
|545   |              \ramloop[54].ram.r                                                              |blk_mem_gen_v8_4_1_blk_mem_gen_prim_width__parameterized53                                          |     11|
|546   |                \prim_noinit.ram                                                              |blk_mem_gen_v8_4_1_blk_mem_gen_prim_wrapper__parameterized53                                        |      3|
|547   |              \ramloop[55].ram.r                                                              |blk_mem_gen_v8_4_1_blk_mem_gen_prim_width__parameterized54                                          |     11|
|548   |                \prim_noinit.ram                                                              |blk_mem_gen_v8_4_1_blk_mem_gen_prim_wrapper__parameterized54                                        |      3|
|549   |              \ramloop[56].ram.r                                                              |blk_mem_gen_v8_4_1_blk_mem_gen_prim_width__parameterized55                                          |     11|
|550   |                \prim_noinit.ram                                                              |blk_mem_gen_v8_4_1_blk_mem_gen_prim_wrapper__parameterized55                                        |      3|
|551   |              \ramloop[57].ram.r                                                              |blk_mem_gen_v8_4_1_blk_mem_gen_prim_width__parameterized56                                          |     11|
|552   |                \prim_noinit.ram                                                              |blk_mem_gen_v8_4_1_blk_mem_gen_prim_wrapper__parameterized56                                        |      3|
|553   |              \ramloop[58].ram.r                                                              |blk_mem_gen_v8_4_1_blk_mem_gen_prim_width__parameterized57                                          |     11|
|554   |                \prim_noinit.ram                                                              |blk_mem_gen_v8_4_1_blk_mem_gen_prim_wrapper__parameterized57                                        |      3|
|555   |              \ramloop[59].ram.r                                                              |blk_mem_gen_v8_4_1_blk_mem_gen_prim_width__parameterized58                                          |     11|
|556   |                \prim_noinit.ram                                                              |blk_mem_gen_v8_4_1_blk_mem_gen_prim_wrapper__parameterized58                                        |      3|
|557   |              \ramloop[5].ram.r                                                               |blk_mem_gen_v8_4_1_blk_mem_gen_prim_width__parameterized4                                           |     11|
|558   |                \prim_noinit.ram                                                              |blk_mem_gen_v8_4_1_blk_mem_gen_prim_wrapper__parameterized4                                         |      3|
|559   |              \ramloop[60].ram.r                                                              |blk_mem_gen_v8_4_1_blk_mem_gen_prim_width__parameterized59                                          |     11|
|560   |                \prim_noinit.ram                                                              |blk_mem_gen_v8_4_1_blk_mem_gen_prim_wrapper__parameterized59                                        |      3|
|561   |              \ramloop[61].ram.r                                                              |blk_mem_gen_v8_4_1_blk_mem_gen_prim_width__parameterized60                                          |     11|
|562   |                \prim_noinit.ram                                                              |blk_mem_gen_v8_4_1_blk_mem_gen_prim_wrapper__parameterized60                                        |      3|
|563   |              \ramloop[62].ram.r                                                              |blk_mem_gen_v8_4_1_blk_mem_gen_prim_width__parameterized61                                          |     11|
|564   |                \prim_noinit.ram                                                              |blk_mem_gen_v8_4_1_blk_mem_gen_prim_wrapper__parameterized61                                        |      3|
|565   |              \ramloop[63].ram.r                                                              |blk_mem_gen_v8_4_1_blk_mem_gen_prim_width__parameterized62                                          |     11|
|566   |                \prim_noinit.ram                                                              |blk_mem_gen_v8_4_1_blk_mem_gen_prim_wrapper__parameterized62                                        |      3|
|567   |              \ramloop[64].ram.r                                                              |blk_mem_gen_v8_4_1_blk_mem_gen_prim_width__parameterized63                                          |     11|
|568   |                \prim_noinit.ram                                                              |blk_mem_gen_v8_4_1_blk_mem_gen_prim_wrapper__parameterized63                                        |      3|
|569   |              \ramloop[65].ram.r                                                              |blk_mem_gen_v8_4_1_blk_mem_gen_prim_width__parameterized64                                          |     11|
|570   |                \prim_noinit.ram                                                              |blk_mem_gen_v8_4_1_blk_mem_gen_prim_wrapper__parameterized64                                        |      3|
|571   |              \ramloop[66].ram.r                                                              |blk_mem_gen_v8_4_1_blk_mem_gen_prim_width__parameterized65                                          |     11|
|572   |                \prim_noinit.ram                                                              |blk_mem_gen_v8_4_1_blk_mem_gen_prim_wrapper__parameterized65                                        |      3|
|573   |              \ramloop[67].ram.r                                                              |blk_mem_gen_v8_4_1_blk_mem_gen_prim_width__parameterized66                                          |     11|
|574   |                \prim_noinit.ram                                                              |blk_mem_gen_v8_4_1_blk_mem_gen_prim_wrapper__parameterized66                                        |      3|
|575   |              \ramloop[68].ram.r                                                              |blk_mem_gen_v8_4_1_blk_mem_gen_prim_width__parameterized67                                          |     11|
|576   |                \prim_noinit.ram                                                              |blk_mem_gen_v8_4_1_blk_mem_gen_prim_wrapper__parameterized67                                        |      3|
|577   |              \ramloop[69].ram.r                                                              |blk_mem_gen_v8_4_1_blk_mem_gen_prim_width__parameterized68                                          |     11|
|578   |                \prim_noinit.ram                                                              |blk_mem_gen_v8_4_1_blk_mem_gen_prim_wrapper__parameterized68                                        |      3|
|579   |              \ramloop[6].ram.r                                                               |blk_mem_gen_v8_4_1_blk_mem_gen_prim_width__parameterized5                                           |     11|
|580   |                \prim_noinit.ram                                                              |blk_mem_gen_v8_4_1_blk_mem_gen_prim_wrapper__parameterized5                                         |      3|
|581   |              \ramloop[70].ram.r                                                              |blk_mem_gen_v8_4_1_blk_mem_gen_prim_width__parameterized69                                          |     11|
|582   |                \prim_noinit.ram                                                              |blk_mem_gen_v8_4_1_blk_mem_gen_prim_wrapper__parameterized69                                        |      3|
|583   |              \ramloop[71].ram.r                                                              |blk_mem_gen_v8_4_1_blk_mem_gen_prim_width__parameterized70                                          |     11|
|584   |                \prim_noinit.ram                                                              |blk_mem_gen_v8_4_1_blk_mem_gen_prim_wrapper__parameterized70                                        |      3|
|585   |              \ramloop[72].ram.r                                                              |blk_mem_gen_v8_4_1_blk_mem_gen_prim_width__parameterized71                                          |     11|
|586   |                \prim_noinit.ram                                                              |blk_mem_gen_v8_4_1_blk_mem_gen_prim_wrapper__parameterized71                                        |      3|
|587   |              \ramloop[73].ram.r                                                              |blk_mem_gen_v8_4_1_blk_mem_gen_prim_width__parameterized72                                          |     11|
|588   |                \prim_noinit.ram                                                              |blk_mem_gen_v8_4_1_blk_mem_gen_prim_wrapper__parameterized72                                        |      3|
|589   |              \ramloop[74].ram.r                                                              |blk_mem_gen_v8_4_1_blk_mem_gen_prim_width__parameterized73                                          |     11|
|590   |                \prim_noinit.ram                                                              |blk_mem_gen_v8_4_1_blk_mem_gen_prim_wrapper__parameterized73                                        |      3|
|591   |              \ramloop[75].ram.r                                                              |blk_mem_gen_v8_4_1_blk_mem_gen_prim_width__parameterized74                                          |     11|
|592   |                \prim_noinit.ram                                                              |blk_mem_gen_v8_4_1_blk_mem_gen_prim_wrapper__parameterized74                                        |      3|
|593   |              \ramloop[76].ram.r                                                              |blk_mem_gen_v8_4_1_blk_mem_gen_prim_width__parameterized75                                          |     11|
|594   |                \prim_noinit.ram                                                              |blk_mem_gen_v8_4_1_blk_mem_gen_prim_wrapper__parameterized75                                        |      3|
|595   |              \ramloop[77].ram.r                                                              |blk_mem_gen_v8_4_1_blk_mem_gen_prim_width__parameterized76                                          |     11|
|596   |                \prim_noinit.ram                                                              |blk_mem_gen_v8_4_1_blk_mem_gen_prim_wrapper__parameterized76                                        |      3|
|597   |              \ramloop[78].ram.r                                                              |blk_mem_gen_v8_4_1_blk_mem_gen_prim_width__parameterized77                                          |     11|
|598   |                \prim_noinit.ram                                                              |blk_mem_gen_v8_4_1_blk_mem_gen_prim_wrapper__parameterized77                                        |      3|
|599   |              \ramloop[79].ram.r                                                              |blk_mem_gen_v8_4_1_blk_mem_gen_prim_width__parameterized78                                          |     11|
|600   |                \prim_noinit.ram                                                              |blk_mem_gen_v8_4_1_blk_mem_gen_prim_wrapper__parameterized78                                        |      3|
|601   |              \ramloop[7].ram.r                                                               |blk_mem_gen_v8_4_1_blk_mem_gen_prim_width__parameterized6                                           |     11|
|602   |                \prim_noinit.ram                                                              |blk_mem_gen_v8_4_1_blk_mem_gen_prim_wrapper__parameterized6                                         |      3|
|603   |              \ramloop[80].ram.r                                                              |blk_mem_gen_v8_4_1_blk_mem_gen_prim_width__parameterized79                                          |     11|
|604   |                \prim_noinit.ram                                                              |blk_mem_gen_v8_4_1_blk_mem_gen_prim_wrapper__parameterized79                                        |      3|
|605   |              \ramloop[81].ram.r                                                              |blk_mem_gen_v8_4_1_blk_mem_gen_prim_width__parameterized80                                          |     11|
|606   |                \prim_noinit.ram                                                              |blk_mem_gen_v8_4_1_blk_mem_gen_prim_wrapper__parameterized80                                        |      3|
|607   |              \ramloop[82].ram.r                                                              |blk_mem_gen_v8_4_1_blk_mem_gen_prim_width__parameterized81                                          |     11|
|608   |                \prim_noinit.ram                                                              |blk_mem_gen_v8_4_1_blk_mem_gen_prim_wrapper__parameterized81                                        |      3|
|609   |              \ramloop[83].ram.r                                                              |blk_mem_gen_v8_4_1_blk_mem_gen_prim_width__parameterized82                                          |     11|
|610   |                \prim_noinit.ram                                                              |blk_mem_gen_v8_4_1_blk_mem_gen_prim_wrapper__parameterized82                                        |      3|
|611   |              \ramloop[84].ram.r                                                              |blk_mem_gen_v8_4_1_blk_mem_gen_prim_width__parameterized83                                          |     11|
|612   |                \prim_noinit.ram                                                              |blk_mem_gen_v8_4_1_blk_mem_gen_prim_wrapper__parameterized83                                        |      3|
|613   |              \ramloop[85].ram.r                                                              |blk_mem_gen_v8_4_1_blk_mem_gen_prim_width__parameterized84                                          |     11|
|614   |                \prim_noinit.ram                                                              |blk_mem_gen_v8_4_1_blk_mem_gen_prim_wrapper__parameterized84                                        |      3|
|615   |              \ramloop[86].ram.r                                                              |blk_mem_gen_v8_4_1_blk_mem_gen_prim_width__parameterized85                                          |     11|
|616   |                \prim_noinit.ram                                                              |blk_mem_gen_v8_4_1_blk_mem_gen_prim_wrapper__parameterized85                                        |      3|
|617   |              \ramloop[87].ram.r                                                              |blk_mem_gen_v8_4_1_blk_mem_gen_prim_width__parameterized86                                          |     11|
|618   |                \prim_noinit.ram                                                              |blk_mem_gen_v8_4_1_blk_mem_gen_prim_wrapper__parameterized86                                        |      3|
|619   |              \ramloop[88].ram.r                                                              |blk_mem_gen_v8_4_1_blk_mem_gen_prim_width__parameterized87                                          |     11|
|620   |                \prim_noinit.ram                                                              |blk_mem_gen_v8_4_1_blk_mem_gen_prim_wrapper__parameterized87                                        |      3|
|621   |              \ramloop[89].ram.r                                                              |blk_mem_gen_v8_4_1_blk_mem_gen_prim_width__parameterized88                                          |     11|
|622   |                \prim_noinit.ram                                                              |blk_mem_gen_v8_4_1_blk_mem_gen_prim_wrapper__parameterized88                                        |      3|
|623   |              \ramloop[8].ram.r                                                               |blk_mem_gen_v8_4_1_blk_mem_gen_prim_width__parameterized7                                           |     11|
|624   |                \prim_noinit.ram                                                              |blk_mem_gen_v8_4_1_blk_mem_gen_prim_wrapper__parameterized7                                         |      3|
|625   |              \ramloop[90].ram.r                                                              |blk_mem_gen_v8_4_1_blk_mem_gen_prim_width__parameterized89                                          |     11|
|626   |                \prim_noinit.ram                                                              |blk_mem_gen_v8_4_1_blk_mem_gen_prim_wrapper__parameterized89                                        |      3|
|627   |              \ramloop[91].ram.r                                                              |blk_mem_gen_v8_4_1_blk_mem_gen_prim_width__parameterized90                                          |     11|
|628   |                \prim_noinit.ram                                                              |blk_mem_gen_v8_4_1_blk_mem_gen_prim_wrapper__parameterized90                                        |      3|
|629   |              \ramloop[92].ram.r                                                              |blk_mem_gen_v8_4_1_blk_mem_gen_prim_width__parameterized91                                          |     11|
|630   |                \prim_noinit.ram                                                              |blk_mem_gen_v8_4_1_blk_mem_gen_prim_wrapper__parameterized91                                        |      3|
|631   |              \ramloop[93].ram.r                                                              |blk_mem_gen_v8_4_1_blk_mem_gen_prim_width__parameterized92                                          |     11|
|632   |                \prim_noinit.ram                                                              |blk_mem_gen_v8_4_1_blk_mem_gen_prim_wrapper__parameterized92                                        |      3|
|633   |              \ramloop[94].ram.r                                                              |blk_mem_gen_v8_4_1_blk_mem_gen_prim_width__parameterized93                                          |     11|
|634   |                \prim_noinit.ram                                                              |blk_mem_gen_v8_4_1_blk_mem_gen_prim_wrapper__parameterized93                                        |      3|
|635   |              \ramloop[95].ram.r                                                              |blk_mem_gen_v8_4_1_blk_mem_gen_prim_width__parameterized94                                          |     11|
|636   |                \prim_noinit.ram                                                              |blk_mem_gen_v8_4_1_blk_mem_gen_prim_wrapper__parameterized94                                        |      3|
|637   |              \ramloop[96].ram.r                                                              |blk_mem_gen_v8_4_1_blk_mem_gen_prim_width__parameterized95                                          |     11|
|638   |                \prim_noinit.ram                                                              |blk_mem_gen_v8_4_1_blk_mem_gen_prim_wrapper__parameterized95                                        |      3|
|639   |              \ramloop[97].ram.r                                                              |blk_mem_gen_v8_4_1_blk_mem_gen_prim_width__parameterized96                                          |     11|
|640   |                \prim_noinit.ram                                                              |blk_mem_gen_v8_4_1_blk_mem_gen_prim_wrapper__parameterized96                                        |      3|
|641   |              \ramloop[98].ram.r                                                              |blk_mem_gen_v8_4_1_blk_mem_gen_prim_width__parameterized97                                          |     11|
|642   |                \prim_noinit.ram                                                              |blk_mem_gen_v8_4_1_blk_mem_gen_prim_wrapper__parameterized97                                        |      3|
|643   |              \ramloop[99].ram.r                                                              |blk_mem_gen_v8_4_1_blk_mem_gen_prim_width__parameterized98                                          |     11|
|644   |                \prim_noinit.ram                                                              |blk_mem_gen_v8_4_1_blk_mem_gen_prim_wrapper__parameterized98                                        |      3|
|645   |              \ramloop[9].ram.r                                                               |blk_mem_gen_v8_4_1_blk_mem_gen_prim_width__parameterized8                                           |     11|
|646   |                \prim_noinit.ram                                                              |blk_mem_gen_v8_4_1_blk_mem_gen_prim_wrapper__parameterized8                                         |      3|
|647   |    ddr4_0                                                                                    |z920_nvdla_ps_ddr4_0_0                                                                              |  40829|
|648   |      inst                                                                                    |z920_nvdla_ps_ddr4_0_0_ddr4                                                                         |  40829|
|649   |        u_ddr4_infrastructure                                                                 |ddr4_v2_2_4_infrastructure                                                                          |    126|
|650   |        u_ddr4_mem_intfc                                                                      |z920_nvdla_ps_ddr4_0_0_ddr4_mem_intfc                                                               |  31178|
|651   |          u_mig_ddr4_phy                                                                      |z920_nvdla_ps_ddr4_0_0_phy                                                                          |    971|
|652   |            inst                                                                              |z920_nvdla_ps_ddr4_0_0_phy_ddr4                                                                     |    969|
|653   |              \generate_block1.u_ddr_xiphy                                                    |ddr4_phy_v2_2_0_xiphy                                                                               |    170|
|654   |                \byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper                          |ddr4_phy_v2_2_0_xiphy_byte_wrapper                                                                  |     17|
|655   |                  \I_BITSLICE_LOWER[0].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower            |ddr4_phy_v2_2_0_xiphy_bitslice_wrapper_1377                                                         |      1|
|656   |                  \I_BITSLICE_LOWER[1].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower            |ddr4_phy_v2_2_0_xiphy_bitslice_wrapper__parameterized0_1378                                         |      1|
|657   |                  \I_BITSLICE_LOWER[2].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower            |ddr4_phy_v2_2_0_xiphy_bitslice_wrapper__parameterized0_1379                                         |      1|
|658   |                  \I_BITSLICE_LOWER[3].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower            |ddr4_phy_v2_2_0_xiphy_bitslice_wrapper__parameterized0_1380                                         |      1|
|659   |                  \I_BITSLICE_LOWER[4].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower            |ddr4_phy_v2_2_0_xiphy_bitslice_wrapper__parameterized0_1381                                         |      1|
|660   |                  \I_BITSLICE_LOWER[5].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower            |ddr4_phy_v2_2_0_xiphy_bitslice_wrapper__parameterized0_1382                                         |      1|
|661   |                  \I_BITSLICE_UPPER[0].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper            |ddr4_phy_v2_2_0_xiphy_bitslice_wrapper_1383                                                         |      1|
|662   |                  \I_BITSLICE_UPPER[2].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper            |ddr4_phy_v2_2_0_xiphy_bitslice_wrapper__parameterized0_1384                                         |      1|
|663   |                  \I_BITSLICE_UPPER[3].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper            |ddr4_phy_v2_2_0_xiphy_bitslice_wrapper__parameterized0_1385                                         |      1|
|664   |                  \I_BITSLICE_UPPER[4].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper            |ddr4_phy_v2_2_0_xiphy_bitslice_wrapper__parameterized0_1386                                         |      1|
|665   |                  \I_BITSLICE_UPPER[5].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper            |ddr4_phy_v2_2_0_xiphy_bitslice_wrapper__parameterized0_1387                                         |      1|
|666   |                  \I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control                                 |ddr4_phy_v2_2_0_xiphy_control_wrapper_1388                                                          |      1|
|667   |                  \I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control                                 |ddr4_phy_v2_2_0_xiphy_control_wrapper_1389                                                          |      1|
|668   |                  \I_TRISTATE[0].GEN_TRISTATE.u_xiphy_tristate                                |ddr4_phy_v2_2_0_xiphy_tristate_wrapper_1390                                                         |      1|
|669   |                  \I_TRISTATE[1].GEN_TRISTATE.u_xiphy_tristate                                |ddr4_phy_v2_2_0_xiphy_tristate_wrapper_1391                                                         |      1|
|670   |                  u_xiphy_riuor                                                               |ddr4_phy_v2_2_0_xiphy_riuor_wrapper_1392                                                            |      1|
|671   |                \byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper                         |ddr4_phy_v2_2_0_xiphy_byte_wrapper__parameterized2                                                  |     16|
|672   |                  \I_BITSLICE_LOWER[0].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower            |ddr4_phy_v2_2_0_xiphy_bitslice_wrapper__parameterized1_1362                                         |      1|
|673   |                  \I_BITSLICE_LOWER[2].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower            |ddr4_phy_v2_2_0_xiphy_bitslice_wrapper__parameterized1_1363                                         |      1|
|674   |                  \I_BITSLICE_LOWER[3].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower            |ddr4_phy_v2_2_0_xiphy_bitslice_wrapper__parameterized1_1364                                         |      1|
|675   |                  \I_BITSLICE_LOWER[4].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower            |ddr4_phy_v2_2_0_xiphy_bitslice_wrapper__parameterized1_1365                                         |      1|
|676   |                  \I_BITSLICE_LOWER[5].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower            |ddr4_phy_v2_2_0_xiphy_bitslice_wrapper__parameterized1_1366                                         |      1|
|677   |                  \I_BITSLICE_UPPER[0].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper            |ddr4_phy_v2_2_0_xiphy_bitslice_wrapper_1367                                                         |      1|
|678   |                  \I_BITSLICE_UPPER[2].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper            |ddr4_phy_v2_2_0_xiphy_bitslice_wrapper__parameterized1_1368                                         |      1|
|679   |                  \I_BITSLICE_UPPER[3].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper            |ddr4_phy_v2_2_0_xiphy_bitslice_wrapper__parameterized1_1369                                         |      1|
|680   |                  \I_BITSLICE_UPPER[4].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper            |ddr4_phy_v2_2_0_xiphy_bitslice_wrapper__parameterized1_1370                                         |      1|
|681   |                  \I_BITSLICE_UPPER[5].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper            |ddr4_phy_v2_2_0_xiphy_bitslice_wrapper__parameterized1_1371                                         |      1|
|682   |                  \I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control                                 |ddr4_phy_v2_2_0_xiphy_control_wrapper__parameterized0_1372                                          |      1|
|683   |                  \I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control                                 |ddr4_phy_v2_2_0_xiphy_control_wrapper__parameterized1_1373                                          |      1|
|684   |                  \I_TRISTATE[0].GEN_TRISTATE.u_xiphy_tristate                                |ddr4_phy_v2_2_0_xiphy_tristate_wrapper_1374                                                         |      1|
|685   |                  \I_TRISTATE[1].GEN_TRISTATE.u_xiphy_tristate                                |ddr4_phy_v2_2_0_xiphy_tristate_wrapper_1375                                                         |      1|
|686   |                  u_xiphy_riuor                                                               |ddr4_phy_v2_2_0_xiphy_riuor_wrapper_1376                                                            |      1|
|687   |                \byte_num[1].xiphy_byte_wrapper.u_xiphy_byte_wrapper                          |ddr4_phy_v2_2_0_xiphy_byte_wrapper__parameterized0                                                  |     17|
|688   |                  \I_BITSLICE_LOWER[0].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower            |ddr4_phy_v2_2_0_xiphy_bitslice_wrapper_1346                                                         |      1|
|689   |                  \I_BITSLICE_LOWER[1].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower            |ddr4_phy_v2_2_0_xiphy_bitslice_wrapper__parameterized0_1347                                         |      1|
|690   |                  \I_BITSLICE_LOWER[2].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower            |ddr4_phy_v2_2_0_xiphy_bitslice_wrapper__parameterized0_1348                                         |      1|
|691   |                  \I_BITSLICE_LOWER[3].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower            |ddr4_phy_v2_2_0_xiphy_bitslice_wrapper__parameterized0_1349                                         |      1|
|692   |                  \I_BITSLICE_LOWER[4].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower            |ddr4_phy_v2_2_0_xiphy_bitslice_wrapper__parameterized0_1350                                         |      1|
|693   |                  \I_BITSLICE_LOWER[5].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower            |ddr4_phy_v2_2_0_xiphy_bitslice_wrapper__parameterized0_1351                                         |      1|
|694   |                  \I_BITSLICE_UPPER[0].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper            |ddr4_phy_v2_2_0_xiphy_bitslice_wrapper_1352                                                         |      1|
|695   |                  \I_BITSLICE_UPPER[1].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper            |ddr4_phy_v2_2_0_xiphy_bitslice_wrapper__parameterized0_1353                                         |      1|
|696   |                  \I_BITSLICE_UPPER[4].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper            |ddr4_phy_v2_2_0_xiphy_bitslice_wrapper__parameterized0_1354                                         |      1|
|697   |                  \I_BITSLICE_UPPER[5].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper            |ddr4_phy_v2_2_0_xiphy_bitslice_wrapper__parameterized0_1355                                         |      1|
|698   |                  \I_BITSLICE_UPPER[6].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper            |ddr4_phy_v2_2_0_xiphy_bitslice_wrapper__parameterized0_1356                                         |      1|
|699   |                  \I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control                                 |ddr4_phy_v2_2_0_xiphy_control_wrapper_1357                                                          |      1|
|700   |                  \I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control                                 |ddr4_phy_v2_2_0_xiphy_control_wrapper_1358                                                          |      1|
|701   |                  \I_TRISTATE[0].GEN_TRISTATE.u_xiphy_tristate                                |ddr4_phy_v2_2_0_xiphy_tristate_wrapper_1359                                                         |      1|
|702   |                  \I_TRISTATE[1].GEN_TRISTATE.u_xiphy_tristate                                |ddr4_phy_v2_2_0_xiphy_tristate_wrapper_1360                                                         |      1|
|703   |                  u_xiphy_riuor                                                               |ddr4_phy_v2_2_0_xiphy_riuor_wrapper_1361                                                            |      1|
|704   |                \byte_num[2].xiphy_byte_wrapper.u_xiphy_byte_wrapper                          |ddr4_phy_v2_2_0_xiphy_byte_wrapper__parameterized1                                                  |      8|
|705   |                  \I_BITSLICE_LOWER[0].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower            |ddr4_phy_v2_2_0_xiphy_bitslice_wrapper_1341                                                         |      1|
|706   |                  \I_BITSLICE_LOWER[1].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower            |ddr4_phy_v2_2_0_xiphy_bitslice_wrapper__parameterized0                                              |      1|
|707   |                  \I_BITSLICE_LOWER[2].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower            |ddr4_phy_v2_2_0_xiphy_bitslice_wrapper__parameterized0_1342                                         |      1|
|708   |                  \I_BITSLICE_LOWER[3].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower            |ddr4_phy_v2_2_0_xiphy_bitslice_wrapper__parameterized0_1343                                         |      1|
|709   |                  \I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control                                 |ddr4_phy_v2_2_0_xiphy_control_wrapper                                                               |      1|
|710   |                  \I_TRISTATE[0].GEN_TRISTATE.u_xiphy_tristate                                |ddr4_phy_v2_2_0_xiphy_tristate_wrapper_1344                                                         |      1|
|711   |                  u_xiphy_riuor                                                               |ddr4_phy_v2_2_0_xiphy_riuor_wrapper_1345                                                            |      1|
|712   |                \byte_num[3].xiphy_byte_wrapper.u_xiphy_byte_wrapper                          |ddr4_phy_v2_2_0_xiphy_byte_wrapper__parameterized2_1235                                             |     16|
|713   |                  \I_BITSLICE_LOWER[0].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower            |ddr4_phy_v2_2_0_xiphy_bitslice_wrapper__parameterized1_1326                                         |      1|
|714   |                  \I_BITSLICE_LOWER[2].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower            |ddr4_phy_v2_2_0_xiphy_bitslice_wrapper__parameterized1_1327                                         |      1|
|715   |                  \I_BITSLICE_LOWER[3].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower            |ddr4_phy_v2_2_0_xiphy_bitslice_wrapper__parameterized1_1328                                         |      1|
|716   |                  \I_BITSLICE_LOWER[4].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower            |ddr4_phy_v2_2_0_xiphy_bitslice_wrapper__parameterized1_1329                                         |      1|
|717   |                  \I_BITSLICE_LOWER[5].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower            |ddr4_phy_v2_2_0_xiphy_bitslice_wrapper__parameterized1_1330                                         |      1|
|718   |                  \I_BITSLICE_UPPER[0].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper            |ddr4_phy_v2_2_0_xiphy_bitslice_wrapper_1331                                                         |      1|
|719   |                  \I_BITSLICE_UPPER[2].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper            |ddr4_phy_v2_2_0_xiphy_bitslice_wrapper__parameterized1_1332                                         |      1|
|720   |                  \I_BITSLICE_UPPER[3].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper            |ddr4_phy_v2_2_0_xiphy_bitslice_wrapper__parameterized1_1333                                         |      1|
|721   |                  \I_BITSLICE_UPPER[4].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper            |ddr4_phy_v2_2_0_xiphy_bitslice_wrapper__parameterized1_1334                                         |      1|
|722   |                  \I_BITSLICE_UPPER[5].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper            |ddr4_phy_v2_2_0_xiphy_bitslice_wrapper__parameterized1_1335                                         |      1|
|723   |                  \I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control                                 |ddr4_phy_v2_2_0_xiphy_control_wrapper__parameterized0_1336                                          |      1|
|724   |                  \I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control                                 |ddr4_phy_v2_2_0_xiphy_control_wrapper__parameterized1_1337                                          |      1|
|725   |                  \I_TRISTATE[0].GEN_TRISTATE.u_xiphy_tristate                                |ddr4_phy_v2_2_0_xiphy_tristate_wrapper_1338                                                         |      1|
|726   |                  \I_TRISTATE[1].GEN_TRISTATE.u_xiphy_tristate                                |ddr4_phy_v2_2_0_xiphy_tristate_wrapper_1339                                                         |      1|
|727   |                  u_xiphy_riuor                                                               |ddr4_phy_v2_2_0_xiphy_riuor_wrapper_1340                                                            |      1|
|728   |                \byte_num[4].xiphy_byte_wrapper.u_xiphy_byte_wrapper                          |ddr4_phy_v2_2_0_xiphy_byte_wrapper__parameterized2_1236                                             |     16|
|729   |                  \I_BITSLICE_LOWER[0].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower            |ddr4_phy_v2_2_0_xiphy_bitslice_wrapper__parameterized1_1311                                         |      1|
|730   |                  \I_BITSLICE_LOWER[2].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower            |ddr4_phy_v2_2_0_xiphy_bitslice_wrapper__parameterized1_1312                                         |      1|
|731   |                  \I_BITSLICE_LOWER[3].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower            |ddr4_phy_v2_2_0_xiphy_bitslice_wrapper__parameterized1_1313                                         |      1|
|732   |                  \I_BITSLICE_LOWER[4].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower            |ddr4_phy_v2_2_0_xiphy_bitslice_wrapper__parameterized1_1314                                         |      1|
|733   |                  \I_BITSLICE_LOWER[5].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower            |ddr4_phy_v2_2_0_xiphy_bitslice_wrapper__parameterized1_1315                                         |      1|
|734   |                  \I_BITSLICE_UPPER[0].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper            |ddr4_phy_v2_2_0_xiphy_bitslice_wrapper_1316                                                         |      1|
|735   |                  \I_BITSLICE_UPPER[2].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper            |ddr4_phy_v2_2_0_xiphy_bitslice_wrapper__parameterized1_1317                                         |      1|
|736   |                  \I_BITSLICE_UPPER[3].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper            |ddr4_phy_v2_2_0_xiphy_bitslice_wrapper__parameterized1_1318                                         |      1|
|737   |                  \I_BITSLICE_UPPER[4].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper            |ddr4_phy_v2_2_0_xiphy_bitslice_wrapper__parameterized1_1319                                         |      1|
|738   |                  \I_BITSLICE_UPPER[5].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper            |ddr4_phy_v2_2_0_xiphy_bitslice_wrapper__parameterized1_1320                                         |      1|
|739   |                  \I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control                                 |ddr4_phy_v2_2_0_xiphy_control_wrapper__parameterized0_1321                                          |      1|
|740   |                  \I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control                                 |ddr4_phy_v2_2_0_xiphy_control_wrapper__parameterized1_1322                                          |      1|
|741   |                  \I_TRISTATE[0].GEN_TRISTATE.u_xiphy_tristate                                |ddr4_phy_v2_2_0_xiphy_tristate_wrapper_1323                                                         |      1|
|742   |                  \I_TRISTATE[1].GEN_TRISTATE.u_xiphy_tristate                                |ddr4_phy_v2_2_0_xiphy_tristate_wrapper_1324                                                         |      1|
|743   |                  u_xiphy_riuor                                                               |ddr4_phy_v2_2_0_xiphy_riuor_wrapper_1325                                                            |      1|
|744   |                \byte_num[5].xiphy_byte_wrapper.u_xiphy_byte_wrapper                          |ddr4_phy_v2_2_0_xiphy_byte_wrapper__parameterized2_1237                                             |     16|
|745   |                  \I_BITSLICE_LOWER[0].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower            |ddr4_phy_v2_2_0_xiphy_bitslice_wrapper__parameterized1_1296                                         |      1|
|746   |                  \I_BITSLICE_LOWER[2].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower            |ddr4_phy_v2_2_0_xiphy_bitslice_wrapper__parameterized1_1297                                         |      1|
|747   |                  \I_BITSLICE_LOWER[3].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower            |ddr4_phy_v2_2_0_xiphy_bitslice_wrapper__parameterized1_1298                                         |      1|
|748   |                  \I_BITSLICE_LOWER[4].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower            |ddr4_phy_v2_2_0_xiphy_bitslice_wrapper__parameterized1_1299                                         |      1|
|749   |                  \I_BITSLICE_LOWER[5].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower            |ddr4_phy_v2_2_0_xiphy_bitslice_wrapper__parameterized1_1300                                         |      1|
|750   |                  \I_BITSLICE_UPPER[0].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper            |ddr4_phy_v2_2_0_xiphy_bitslice_wrapper_1301                                                         |      1|
|751   |                  \I_BITSLICE_UPPER[2].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper            |ddr4_phy_v2_2_0_xiphy_bitslice_wrapper__parameterized1_1302                                         |      1|
|752   |                  \I_BITSLICE_UPPER[3].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper            |ddr4_phy_v2_2_0_xiphy_bitslice_wrapper__parameterized1_1303                                         |      1|
|753   |                  \I_BITSLICE_UPPER[4].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper            |ddr4_phy_v2_2_0_xiphy_bitslice_wrapper__parameterized1_1304                                         |      1|
|754   |                  \I_BITSLICE_UPPER[5].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper            |ddr4_phy_v2_2_0_xiphy_bitslice_wrapper__parameterized1_1305                                         |      1|
|755   |                  \I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control                                 |ddr4_phy_v2_2_0_xiphy_control_wrapper__parameterized0_1306                                          |      1|
|756   |                  \I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control                                 |ddr4_phy_v2_2_0_xiphy_control_wrapper__parameterized1_1307                                          |      1|
|757   |                  \I_TRISTATE[0].GEN_TRISTATE.u_xiphy_tristate                                |ddr4_phy_v2_2_0_xiphy_tristate_wrapper_1308                                                         |      1|
|758   |                  \I_TRISTATE[1].GEN_TRISTATE.u_xiphy_tristate                                |ddr4_phy_v2_2_0_xiphy_tristate_wrapper_1309                                                         |      1|
|759   |                  u_xiphy_riuor                                                               |ddr4_phy_v2_2_0_xiphy_riuor_wrapper_1310                                                            |      1|
|760   |                \byte_num[6].xiphy_byte_wrapper.u_xiphy_byte_wrapper                          |ddr4_phy_v2_2_0_xiphy_byte_wrapper__parameterized2_1238                                             |     16|
|761   |                  \I_BITSLICE_LOWER[0].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower            |ddr4_phy_v2_2_0_xiphy_bitslice_wrapper__parameterized1_1281                                         |      1|
|762   |                  \I_BITSLICE_LOWER[2].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower            |ddr4_phy_v2_2_0_xiphy_bitslice_wrapper__parameterized1_1282                                         |      1|
|763   |                  \I_BITSLICE_LOWER[3].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower            |ddr4_phy_v2_2_0_xiphy_bitslice_wrapper__parameterized1_1283                                         |      1|
|764   |                  \I_BITSLICE_LOWER[4].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower            |ddr4_phy_v2_2_0_xiphy_bitslice_wrapper__parameterized1_1284                                         |      1|
|765   |                  \I_BITSLICE_LOWER[5].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower            |ddr4_phy_v2_2_0_xiphy_bitslice_wrapper__parameterized1_1285                                         |      1|
|766   |                  \I_BITSLICE_UPPER[0].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper            |ddr4_phy_v2_2_0_xiphy_bitslice_wrapper_1286                                                         |      1|
|767   |                  \I_BITSLICE_UPPER[2].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper            |ddr4_phy_v2_2_0_xiphy_bitslice_wrapper__parameterized1_1287                                         |      1|
|768   |                  \I_BITSLICE_UPPER[3].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper            |ddr4_phy_v2_2_0_xiphy_bitslice_wrapper__parameterized1_1288                                         |      1|
|769   |                  \I_BITSLICE_UPPER[4].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper            |ddr4_phy_v2_2_0_xiphy_bitslice_wrapper__parameterized1_1289                                         |      1|
|770   |                  \I_BITSLICE_UPPER[5].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper            |ddr4_phy_v2_2_0_xiphy_bitslice_wrapper__parameterized1_1290                                         |      1|
|771   |                  \I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control                                 |ddr4_phy_v2_2_0_xiphy_control_wrapper__parameterized0_1291                                          |      1|
|772   |                  \I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control                                 |ddr4_phy_v2_2_0_xiphy_control_wrapper__parameterized1_1292                                          |      1|
|773   |                  \I_TRISTATE[0].GEN_TRISTATE.u_xiphy_tristate                                |ddr4_phy_v2_2_0_xiphy_tristate_wrapper_1293                                                         |      1|
|774   |                  \I_TRISTATE[1].GEN_TRISTATE.u_xiphy_tristate                                |ddr4_phy_v2_2_0_xiphy_tristate_wrapper_1294                                                         |      1|
|775   |                  u_xiphy_riuor                                                               |ddr4_phy_v2_2_0_xiphy_riuor_wrapper_1295                                                            |      1|
|776   |                \byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper                          |ddr4_phy_v2_2_0_xiphy_byte_wrapper__parameterized2_1239                                             |     16|
|777   |                  \I_BITSLICE_LOWER[0].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower            |ddr4_phy_v2_2_0_xiphy_bitslice_wrapper__parameterized1_1266                                         |      1|
|778   |                  \I_BITSLICE_LOWER[2].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower            |ddr4_phy_v2_2_0_xiphy_bitslice_wrapper__parameterized1_1267                                         |      1|
|779   |                  \I_BITSLICE_LOWER[3].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower            |ddr4_phy_v2_2_0_xiphy_bitslice_wrapper__parameterized1_1268                                         |      1|
|780   |                  \I_BITSLICE_LOWER[4].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower            |ddr4_phy_v2_2_0_xiphy_bitslice_wrapper__parameterized1_1269                                         |      1|
|781   |                  \I_BITSLICE_LOWER[5].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower            |ddr4_phy_v2_2_0_xiphy_bitslice_wrapper__parameterized1_1270                                         |      1|
|782   |                  \I_BITSLICE_UPPER[0].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper            |ddr4_phy_v2_2_0_xiphy_bitslice_wrapper_1271                                                         |      1|
|783   |                  \I_BITSLICE_UPPER[2].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper            |ddr4_phy_v2_2_0_xiphy_bitslice_wrapper__parameterized1_1272                                         |      1|
|784   |                  \I_BITSLICE_UPPER[3].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper            |ddr4_phy_v2_2_0_xiphy_bitslice_wrapper__parameterized1_1273                                         |      1|
|785   |                  \I_BITSLICE_UPPER[4].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper            |ddr4_phy_v2_2_0_xiphy_bitslice_wrapper__parameterized1_1274                                         |      1|
|786   |                  \I_BITSLICE_UPPER[5].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper            |ddr4_phy_v2_2_0_xiphy_bitslice_wrapper__parameterized1_1275                                         |      1|
|787   |                  \I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control                                 |ddr4_phy_v2_2_0_xiphy_control_wrapper__parameterized0_1276                                          |      1|
|788   |                  \I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control                                 |ddr4_phy_v2_2_0_xiphy_control_wrapper__parameterized1_1277                                          |      1|
|789   |                  \I_TRISTATE[0].GEN_TRISTATE.u_xiphy_tristate                                |ddr4_phy_v2_2_0_xiphy_tristate_wrapper_1278                                                         |      1|
|790   |                  \I_TRISTATE[1].GEN_TRISTATE.u_xiphy_tristate                                |ddr4_phy_v2_2_0_xiphy_tristate_wrapper_1279                                                         |      1|
|791   |                  u_xiphy_riuor                                                               |ddr4_phy_v2_2_0_xiphy_riuor_wrapper_1280                                                            |      1|
|792   |                \byte_num[8].xiphy_byte_wrapper.u_xiphy_byte_wrapper                          |ddr4_phy_v2_2_0_xiphy_byte_wrapper__parameterized2_1240                                             |     16|
|793   |                  \I_BITSLICE_LOWER[0].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower            |ddr4_phy_v2_2_0_xiphy_bitslice_wrapper__parameterized1_1251                                         |      1|
|794   |                  \I_BITSLICE_LOWER[2].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower            |ddr4_phy_v2_2_0_xiphy_bitslice_wrapper__parameterized1_1252                                         |      1|
|795   |                  \I_BITSLICE_LOWER[3].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower            |ddr4_phy_v2_2_0_xiphy_bitslice_wrapper__parameterized1_1253                                         |      1|
|796   |                  \I_BITSLICE_LOWER[4].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower            |ddr4_phy_v2_2_0_xiphy_bitslice_wrapper__parameterized1_1254                                         |      1|
|797   |                  \I_BITSLICE_LOWER[5].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower            |ddr4_phy_v2_2_0_xiphy_bitslice_wrapper__parameterized1_1255                                         |      1|
|798   |                  \I_BITSLICE_UPPER[0].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper            |ddr4_phy_v2_2_0_xiphy_bitslice_wrapper_1256                                                         |      1|
|799   |                  \I_BITSLICE_UPPER[2].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper            |ddr4_phy_v2_2_0_xiphy_bitslice_wrapper__parameterized1_1257                                         |      1|
|800   |                  \I_BITSLICE_UPPER[3].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper            |ddr4_phy_v2_2_0_xiphy_bitslice_wrapper__parameterized1_1258                                         |      1|
|801   |                  \I_BITSLICE_UPPER[4].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper            |ddr4_phy_v2_2_0_xiphy_bitslice_wrapper__parameterized1_1259                                         |      1|
|802   |                  \I_BITSLICE_UPPER[5].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper            |ddr4_phy_v2_2_0_xiphy_bitslice_wrapper__parameterized1_1260                                         |      1|
|803   |                  \I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control                                 |ddr4_phy_v2_2_0_xiphy_control_wrapper__parameterized0_1261                                          |      1|
|804   |                  \I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control                                 |ddr4_phy_v2_2_0_xiphy_control_wrapper__parameterized1_1262                                          |      1|
|805   |                  \I_TRISTATE[0].GEN_TRISTATE.u_xiphy_tristate                                |ddr4_phy_v2_2_0_xiphy_tristate_wrapper_1263                                                         |      1|
|806   |                  \I_TRISTATE[1].GEN_TRISTATE.u_xiphy_tristate                                |ddr4_phy_v2_2_0_xiphy_tristate_wrapper_1264                                                         |      1|
|807   |                  u_xiphy_riuor                                                               |ddr4_phy_v2_2_0_xiphy_riuor_wrapper_1265                                                            |      1|
|808   |                \byte_num[9].xiphy_byte_wrapper.u_xiphy_byte_wrapper                          |ddr4_phy_v2_2_0_xiphy_byte_wrapper__parameterized2_1241                                             |     16|
|809   |                  \I_BITSLICE_LOWER[0].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower            |ddr4_phy_v2_2_0_xiphy_bitslice_wrapper__parameterized1                                              |      1|
|810   |                  \I_BITSLICE_LOWER[2].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower            |ddr4_phy_v2_2_0_xiphy_bitslice_wrapper__parameterized1_1242                                         |      1|
|811   |                  \I_BITSLICE_LOWER[3].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower            |ddr4_phy_v2_2_0_xiphy_bitslice_wrapper__parameterized1_1243                                         |      1|
|812   |                  \I_BITSLICE_LOWER[4].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower            |ddr4_phy_v2_2_0_xiphy_bitslice_wrapper__parameterized1_1244                                         |      1|
|813   |                  \I_BITSLICE_LOWER[5].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower            |ddr4_phy_v2_2_0_xiphy_bitslice_wrapper__parameterized1_1245                                         |      1|
|814   |                  \I_BITSLICE_UPPER[0].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper            |ddr4_phy_v2_2_0_xiphy_bitslice_wrapper                                                              |      1|
|815   |                  \I_BITSLICE_UPPER[2].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper            |ddr4_phy_v2_2_0_xiphy_bitslice_wrapper__parameterized1_1246                                         |      1|
|816   |                  \I_BITSLICE_UPPER[3].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper            |ddr4_phy_v2_2_0_xiphy_bitslice_wrapper__parameterized1_1247                                         |      1|
|817   |                  \I_BITSLICE_UPPER[4].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper            |ddr4_phy_v2_2_0_xiphy_bitslice_wrapper__parameterized1_1248                                         |      1|
|818   |                  \I_BITSLICE_UPPER[5].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper            |ddr4_phy_v2_2_0_xiphy_bitslice_wrapper__parameterized1_1249                                         |      1|
|819   |                  \I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control                                 |ddr4_phy_v2_2_0_xiphy_control_wrapper__parameterized0                                               |      1|
|820   |                  \I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control                                 |ddr4_phy_v2_2_0_xiphy_control_wrapper__parameterized1                                               |      1|
|821   |                  \I_TRISTATE[0].GEN_TRISTATE.u_xiphy_tristate                                |ddr4_phy_v2_2_0_xiphy_tristate_wrapper                                                              |      1|
|822   |                  \I_TRISTATE[1].GEN_TRISTATE.u_xiphy_tristate                                |ddr4_phy_v2_2_0_xiphy_tristate_wrapper_1250                                                         |      1|
|823   |                  u_xiphy_riuor                                                               |ddr4_phy_v2_2_0_xiphy_riuor_wrapper                                                                 |      1|
|824   |              u_ddr4_phy_pll                                                                  |ddr4_phy_v2_2_0_pll                                                                                 |      9|
|825   |              u_ddr_iob                                                                       |ddr4_phy_v2_2_0_iob                                                                                 |    114|
|826   |                \genByte[0].u_ddr_iob_byte                                                    |ddr4_phy_v2_2_0_iob_byte                                                                            |     11|
|827   |                \genByte[10].u_ddr_iob_byte                                                   |ddr4_phy_v2_2_0_iob_byte__parameterized2                                                            |     11|
|828   |                \genByte[1].u_ddr_iob_byte                                                    |ddr4_phy_v2_2_0_iob_byte__parameterized0                                                            |     11|
|829   |                \genByte[2].u_ddr_iob_byte                                                    |ddr4_phy_v2_2_0_iob_byte__parameterized1                                                            |      4|
|830   |                \genByte[3].u_ddr_iob_byte                                                    |ddr4_phy_v2_2_0_iob_byte__parameterized2_1228                                                       |     11|
|831   |                \genByte[4].u_ddr_iob_byte                                                    |ddr4_phy_v2_2_0_iob_byte__parameterized2_1229                                                       |     11|
|832   |                \genByte[5].u_ddr_iob_byte                                                    |ddr4_phy_v2_2_0_iob_byte__parameterized2_1230                                                       |     11|
|833   |                \genByte[6].u_ddr_iob_byte                                                    |ddr4_phy_v2_2_0_iob_byte__parameterized2_1231                                                       |     11|
|834   |                \genByte[7].u_ddr_iob_byte                                                    |ddr4_phy_v2_2_0_iob_byte__parameterized2_1232                                                       |     11|
|835   |                \genByte[8].u_ddr_iob_byte                                                    |ddr4_phy_v2_2_0_iob_byte__parameterized2_1233                                                       |     11|
|836   |                \genByte[9].u_ddr_iob_byte                                                    |ddr4_phy_v2_2_0_iob_byte__parameterized2_1234                                                       |     11|
|837   |          u_ddr_cal_riu                                                                       |z920_nvdla_ps_ddr4_0_0_ddr4_cal_riu                                                                 |   3727|
|838   |            mcs0                                                                              |z920_nvdla_ps_ddr4_0_0_microblaze_mcs                                                               |   3507|
|839   |              inst                                                                            |bd_02cf                                                                                             |   3507|
|840   |                dlmb                                                                          |bd_02cf_dlmb_0                                                                                      |     37|
|841   |                  U0                                                                          |lmb_v10                                                                                             |     37|
|842   |                dlmb_cntlr                                                                    |bd_02cf_dlmb_cntlr_0                                                                                |      8|
|843   |                  U0                                                                          |lmb_bram_if_cntlr                                                                                   |      8|
|844   |                    lmb_mux_I                                                                 |lmb_mux                                                                                             |      1|
|845   |                      \one_lmb.pselect_mask_lmb                                               |lmb_bram_if_cntlr_v4_0_14_pselect_mask                                                              |      1|
|846   |                ilmb                                                                          |bd_02cf_ilmb_0                                                                                      |     37|
|847   |                  U0                                                                          |lmb_v10__parameterized1                                                                             |     37|
|848   |                ilmb_cntlr                                                                    |bd_02cf_ilmb_cntlr_0                                                                                |      8|
|849   |                  U0                                                                          |lmb_bram_if_cntlr__parameterized1                                                                   |      8|
|850   |                iomodule_0                                                                    |bd_02cf_iomodule_0_0                                                                                |    160|
|851   |                  U0                                                                          |iomodule                                                                                            |    160|
|852   |                lmb_bram_I                                                                    |bd_02cf_lmb_bram_I_0                                                                                |     38|
|853   |                  U0                                                                          |blk_mem_gen_v8_4_1__parameterized1                                                                  |     38|
|854   |                    inst_blk_mem_gen                                                          |blk_mem_gen_v8_4_1_synth__parameterized0                                                            |     38|
|855   |                      \gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen                  |blk_mem_gen_v8_4_1_blk_mem_gen_top__parameterized0                                                  |     38|
|856   |                        \valid.cstr                                                           |blk_mem_gen_v8_4_1_blk_mem_gen_generic_cstr__parameterized0                                         |     38|
|857   |                          \ramloop[0].ram.r                                                   |blk_mem_gen_v8_4_1_blk_mem_gen_prim_width__parameterized255                                         |      1|
|858   |                            \prim_noinit.ram                                                  |blk_mem_gen_v8_4_1_blk_mem_gen_prim_wrapper__parameterized255                                       |      1|
|859   |                          \ramloop[10].ram.r                                                  |blk_mem_gen_v8_4_1_blk_mem_gen_prim_width__parameterized265                                         |      1|
|860   |                            \prim_noinit.ram                                                  |blk_mem_gen_v8_4_1_blk_mem_gen_prim_wrapper__parameterized265                                       |      1|
|861   |                          \ramloop[11].ram.r                                                  |blk_mem_gen_v8_4_1_blk_mem_gen_prim_width__parameterized266                                         |      1|
|862   |                            \prim_noinit.ram                                                  |blk_mem_gen_v8_4_1_blk_mem_gen_prim_wrapper__parameterized266                                       |      1|
|863   |                          \ramloop[12].ram.r                                                  |blk_mem_gen_v8_4_1_blk_mem_gen_prim_width__parameterized267                                         |      1|
|864   |                            \prim_noinit.ram                                                  |blk_mem_gen_v8_4_1_blk_mem_gen_prim_wrapper__parameterized267                                       |      1|
|865   |                          \ramloop[13].ram.r                                                  |blk_mem_gen_v8_4_1_blk_mem_gen_prim_width__parameterized268                                         |      1|
|866   |                            \prim_noinit.ram                                                  |blk_mem_gen_v8_4_1_blk_mem_gen_prim_wrapper__parameterized268                                       |      1|
|867   |                          \ramloop[14].ram.r                                                  |blk_mem_gen_v8_4_1_blk_mem_gen_prim_width__parameterized269                                         |      1|
|868   |                            \prim_noinit.ram                                                  |blk_mem_gen_v8_4_1_blk_mem_gen_prim_wrapper__parameterized269                                       |      1|
|869   |                          \ramloop[15].ram.r                                                  |blk_mem_gen_v8_4_1_blk_mem_gen_prim_width__parameterized270                                         |     23|
|870   |                            \prim_noinit.ram                                                  |blk_mem_gen_v8_4_1_blk_mem_gen_prim_wrapper__parameterized270                                       |      5|
|871   |                          \ramloop[1].ram.r                                                   |blk_mem_gen_v8_4_1_blk_mem_gen_prim_width__parameterized256                                         |      1|
|872   |                            \prim_noinit.ram                                                  |blk_mem_gen_v8_4_1_blk_mem_gen_prim_wrapper__parameterized256                                       |      1|
|873   |                          \ramloop[2].ram.r                                                   |blk_mem_gen_v8_4_1_blk_mem_gen_prim_width__parameterized257                                         |      1|
|874   |                            \prim_noinit.ram                                                  |blk_mem_gen_v8_4_1_blk_mem_gen_prim_wrapper__parameterized257                                       |      1|
|875   |                          \ramloop[3].ram.r                                                   |blk_mem_gen_v8_4_1_blk_mem_gen_prim_width__parameterized258                                         |      1|
|876   |                            \prim_noinit.ram                                                  |blk_mem_gen_v8_4_1_blk_mem_gen_prim_wrapper__parameterized258                                       |      1|
|877   |                          \ramloop[4].ram.r                                                   |blk_mem_gen_v8_4_1_blk_mem_gen_prim_width__parameterized259                                         |      1|
|878   |                            \prim_noinit.ram                                                  |blk_mem_gen_v8_4_1_blk_mem_gen_prim_wrapper__parameterized259                                       |      1|
|879   |                          \ramloop[5].ram.r                                                   |blk_mem_gen_v8_4_1_blk_mem_gen_prim_width__parameterized260                                         |      1|
|880   |                            \prim_noinit.ram                                                  |blk_mem_gen_v8_4_1_blk_mem_gen_prim_wrapper__parameterized260                                       |      1|
|881   |                          \ramloop[6].ram.r                                                   |blk_mem_gen_v8_4_1_blk_mem_gen_prim_width__parameterized261                                         |      1|
|882   |                            \prim_noinit.ram                                                  |blk_mem_gen_v8_4_1_blk_mem_gen_prim_wrapper__parameterized261                                       |      1|
|883   |                          \ramloop[7].ram.r                                                   |blk_mem_gen_v8_4_1_blk_mem_gen_prim_width__parameterized262                                         |      1|
|884   |                            \prim_noinit.ram                                                  |blk_mem_gen_v8_4_1_blk_mem_gen_prim_wrapper__parameterized262                                       |      1|
|885   |                          \ramloop[8].ram.r                                                   |blk_mem_gen_v8_4_1_blk_mem_gen_prim_width__parameterized263                                         |      1|
|886   |                            \prim_noinit.ram                                                  |blk_mem_gen_v8_4_1_blk_mem_gen_prim_wrapper__parameterized263                                       |      1|
|887   |                          \ramloop[9].ram.r                                                   |blk_mem_gen_v8_4_1_blk_mem_gen_prim_width__parameterized264                                         |      1|
|888   |                            \prim_noinit.ram                                                  |blk_mem_gen_v8_4_1_blk_mem_gen_prim_wrapper__parameterized264                                       |      1|
|889   |                microblaze_I                                                                  |bd_02cf_microblaze_I_0                                                                              |   3107|
|890   |                  U0                                                                          |MicroBlaze                                                                                          |   3107|
|891   |                    MicroBlaze_Core_I                                                         |MicroBlaze_Core                                                                                     |   2819|
|892   |                      \Performance.Core                                                       |MicroBlaze_GTi                                                                                      |   2807|
|893   |                        Data_Flow_I                                                           |Data_Flow_gti                                                                                       |   1338|
|894   |                          ALU_I                                                               |ALU                                                                                                 |    161|
|895   |                            \Use_Carry_Decoding.CarryIn_MUXCY                                 |microblaze_v10_0_6_MB_MUXCY_1134                                                                    |      1|
|896   |                            \Using_FPGA.ALL_Bits[0].ALU_Bit_I1                                |ALU_Bit__parameterized2                                                                             |      6|
|897   |                              \Last_Bit.I_ALU_LUT_2                                           |MB_LUT4                                                                                             |      1|
|898   |                              \Last_Bit.I_ALU_LUT_V5                                          |microblaze_v10_0_6_MB_LUT6__parameterized5                                                          |      1|
|899   |                              \Last_Bit.MULT_AND_I                                            |microblaze_v10_0_6_MB_MULT_AND                                                                      |      1|
|900   |                              \Last_Bit.MUXCY_XOR_I                                           |microblaze_v10_0_6_MB_MUXCY_XORCY_1226                                                              |      2|
|901   |                              \Last_Bit.Pre_MUXCY_I                                           |microblaze_v10_0_6_MB_MUXCY_1227                                                                    |      1|
|902   |                            \Using_FPGA.ALL_Bits[10].ALU_Bit_I1                               |ALU_Bit                                                                                             |      6|
|903   |                              \Not_Last_Bit.I_ALU_LUT_V5                                      |MB_LUT6_2_1224                                                                                      |      1|
|904   |                              \Not_Last_Bit.MUXCY_XOR_I                                       |microblaze_v10_0_6_MB_MUXCY_XORCY_1225                                                              |      5|
|905   |                            \Using_FPGA.ALL_Bits[11].ALU_Bit_I1                               |ALU_Bit_1135                                                                                        |      6|
|906   |                              \Not_Last_Bit.I_ALU_LUT_V5                                      |MB_LUT6_2_1222                                                                                      |      1|
|907   |                              \Not_Last_Bit.MUXCY_XOR_I                                       |microblaze_v10_0_6_MB_MUXCY_XORCY_1223                                                              |      5|
|908   |                            \Using_FPGA.ALL_Bits[12].ALU_Bit_I1                               |ALU_Bit_1136                                                                                        |      6|
|909   |                              \Not_Last_Bit.I_ALU_LUT_V5                                      |MB_LUT6_2_1220                                                                                      |      1|
|910   |                              \Not_Last_Bit.MUXCY_XOR_I                                       |microblaze_v10_0_6_MB_MUXCY_XORCY_1221                                                              |      5|
|911   |                            \Using_FPGA.ALL_Bits[13].ALU_Bit_I1                               |ALU_Bit_1137                                                                                        |      6|
|912   |                              \Not_Last_Bit.I_ALU_LUT_V5                                      |MB_LUT6_2_1218                                                                                      |      1|
|913   |                              \Not_Last_Bit.MUXCY_XOR_I                                       |microblaze_v10_0_6_MB_MUXCY_XORCY_1219                                                              |      5|
|914   |                            \Using_FPGA.ALL_Bits[14].ALU_Bit_I1                               |ALU_Bit_1138                                                                                        |      6|
|915   |                              \Not_Last_Bit.I_ALU_LUT_V5                                      |MB_LUT6_2_1216                                                                                      |      1|
|916   |                              \Not_Last_Bit.MUXCY_XOR_I                                       |microblaze_v10_0_6_MB_MUXCY_XORCY_1217                                                              |      5|
|917   |                            \Using_FPGA.ALL_Bits[15].ALU_Bit_I1                               |ALU_Bit_1139                                                                                        |      6|
|918   |                              \Not_Last_Bit.I_ALU_LUT_V5                                      |MB_LUT6_2_1214                                                                                      |      1|
|919   |                              \Not_Last_Bit.MUXCY_XOR_I                                       |microblaze_v10_0_6_MB_MUXCY_XORCY_1215                                                              |      5|
|920   |                            \Using_FPGA.ALL_Bits[16].ALU_Bit_I1                               |ALU_Bit_1140                                                                                        |      3|
|921   |                              \Not_Last_Bit.I_ALU_LUT_V5                                      |MB_LUT6_2_1212                                                                                      |      1|
|922   |                              \Not_Last_Bit.MUXCY_XOR_I                                       |microblaze_v10_0_6_MB_MUXCY_XORCY_1213                                                              |      2|
|923   |                            \Using_FPGA.ALL_Bits[17].ALU_Bit_I1                               |ALU_Bit_1141                                                                                        |      3|
|924   |                              \Not_Last_Bit.I_ALU_LUT_V5                                      |MB_LUT6_2_1210                                                                                      |      1|
|925   |                              \Not_Last_Bit.MUXCY_XOR_I                                       |microblaze_v10_0_6_MB_MUXCY_XORCY_1211                                                              |      2|
|926   |                            \Using_FPGA.ALL_Bits[18].ALU_Bit_I1                               |ALU_Bit_1142                                                                                        |      3|
|927   |                              \Not_Last_Bit.I_ALU_LUT_V5                                      |MB_LUT6_2_1208                                                                                      |      1|
|928   |                              \Not_Last_Bit.MUXCY_XOR_I                                       |microblaze_v10_0_6_MB_MUXCY_XORCY_1209                                                              |      2|
|929   |                            \Using_FPGA.ALL_Bits[19].ALU_Bit_I1                               |ALU_Bit_1143                                                                                        |      3|
|930   |                              \Not_Last_Bit.I_ALU_LUT_V5                                      |MB_LUT6_2_1206                                                                                      |      1|
|931   |                              \Not_Last_Bit.MUXCY_XOR_I                                       |microblaze_v10_0_6_MB_MUXCY_XORCY_1207                                                              |      2|
|932   |                            \Using_FPGA.ALL_Bits[1].ALU_Bit_I1                                |ALU_Bit_1144                                                                                        |      6|
|933   |                              \Not_Last_Bit.I_ALU_LUT_V5                                      |MB_LUT6_2_1204                                                                                      |      1|
|934   |                              \Not_Last_Bit.MUXCY_XOR_I                                       |microblaze_v10_0_6_MB_MUXCY_XORCY_1205                                                              |      5|
|935   |                            \Using_FPGA.ALL_Bits[20].ALU_Bit_I1                               |ALU_Bit_1145                                                                                        |      3|
|936   |                              \Not_Last_Bit.I_ALU_LUT_V5                                      |MB_LUT6_2_1202                                                                                      |      1|
|937   |                              \Not_Last_Bit.MUXCY_XOR_I                                       |microblaze_v10_0_6_MB_MUXCY_XORCY_1203                                                              |      2|
|938   |                            \Using_FPGA.ALL_Bits[21].ALU_Bit_I1                               |ALU_Bit_1146                                                                                        |      3|
|939   |                              \Not_Last_Bit.I_ALU_LUT_V5                                      |MB_LUT6_2_1200                                                                                      |      1|
|940   |                              \Not_Last_Bit.MUXCY_XOR_I                                       |microblaze_v10_0_6_MB_MUXCY_XORCY_1201                                                              |      2|
|941   |                            \Using_FPGA.ALL_Bits[22].ALU_Bit_I1                               |ALU_Bit_1147                                                                                        |      3|
|942   |                              \Not_Last_Bit.I_ALU_LUT_V5                                      |MB_LUT6_2_1198                                                                                      |      1|
|943   |                              \Not_Last_Bit.MUXCY_XOR_I                                       |microblaze_v10_0_6_MB_MUXCY_XORCY_1199                                                              |      2|
|944   |                            \Using_FPGA.ALL_Bits[23].ALU_Bit_I1                               |ALU_Bit_1148                                                                                        |      3|
|945   |                              \Not_Last_Bit.I_ALU_LUT_V5                                      |MB_LUT6_2_1196                                                                                      |      1|
|946   |                              \Not_Last_Bit.MUXCY_XOR_I                                       |microblaze_v10_0_6_MB_MUXCY_XORCY_1197                                                              |      2|
|947   |                            \Using_FPGA.ALL_Bits[24].ALU_Bit_I1                               |ALU_Bit_1149                                                                                        |      3|
|948   |                              \Not_Last_Bit.I_ALU_LUT_V5                                      |MB_LUT6_2_1194                                                                                      |      1|
|949   |                              \Not_Last_Bit.MUXCY_XOR_I                                       |microblaze_v10_0_6_MB_MUXCY_XORCY_1195                                                              |      2|
|950   |                            \Using_FPGA.ALL_Bits[25].ALU_Bit_I1                               |ALU_Bit_1150                                                                                        |      3|
|951   |                              \Not_Last_Bit.I_ALU_LUT_V5                                      |MB_LUT6_2_1192                                                                                      |      1|
|952   |                              \Not_Last_Bit.MUXCY_XOR_I                                       |microblaze_v10_0_6_MB_MUXCY_XORCY_1193                                                              |      2|
|953   |                            \Using_FPGA.ALL_Bits[26].ALU_Bit_I1                               |ALU_Bit_1151                                                                                        |      7|
|954   |                              \Not_Last_Bit.I_ALU_LUT_V5                                      |MB_LUT6_2_1190                                                                                      |      1|
|955   |                              \Not_Last_Bit.MUXCY_XOR_I                                       |microblaze_v10_0_6_MB_MUXCY_XORCY_1191                                                              |      6|
|956   |                            \Using_FPGA.ALL_Bits[27].ALU_Bit_I1                               |ALU_Bit_1152                                                                                        |      7|
|957   |                              \Not_Last_Bit.I_ALU_LUT_V5                                      |MB_LUT6_2_1188                                                                                      |      1|
|958   |                              \Not_Last_Bit.MUXCY_XOR_I                                       |microblaze_v10_0_6_MB_MUXCY_XORCY_1189                                                              |      6|
|959   |                            \Using_FPGA.ALL_Bits[28].ALU_Bit_I1                               |ALU_Bit_1153                                                                                        |      7|
|960   |                              \Not_Last_Bit.I_ALU_LUT_V5                                      |MB_LUT6_2_1186                                                                                      |      1|
|961   |                              \Not_Last_Bit.MUXCY_XOR_I                                       |microblaze_v10_0_6_MB_MUXCY_XORCY_1187                                                              |      6|
|962   |                            \Using_FPGA.ALL_Bits[29].ALU_Bit_I1                               |ALU_Bit_1154                                                                                        |      4|
|963   |                              \Not_Last_Bit.I_ALU_LUT_V5                                      |MB_LUT6_2_1184                                                                                      |      1|
|964   |                              \Not_Last_Bit.MUXCY_XOR_I                                       |microblaze_v10_0_6_MB_MUXCY_XORCY_1185                                                              |      3|
|965   |                            \Using_FPGA.ALL_Bits[2].ALU_Bit_I1                                |ALU_Bit_1155                                                                                        |      6|
|966   |                              \Not_Last_Bit.I_ALU_LUT_V5                                      |MB_LUT6_2_1182                                                                                      |      1|
|967   |                              \Not_Last_Bit.MUXCY_XOR_I                                       |microblaze_v10_0_6_MB_MUXCY_XORCY_1183                                                              |      5|
|968   |                            \Using_FPGA.ALL_Bits[30].ALU_Bit_I1                               |ALU_Bit_1156                                                                                        |      4|
|969   |                              \Not_Last_Bit.I_ALU_LUT_V5                                      |MB_LUT6_2_1180                                                                                      |      1|
|970   |                              \Not_Last_Bit.MUXCY_XOR_I                                       |microblaze_v10_0_6_MB_MUXCY_XORCY_1181                                                              |      3|
|971   |                            \Using_FPGA.ALL_Bits[31].ALU_Bit_I1                               |ALU_Bit_1157                                                                                        |      4|
|972   |                              \Not_Last_Bit.I_ALU_LUT_V5                                      |MB_LUT6_2_1178                                                                                      |      1|
|973   |                              \Not_Last_Bit.MUXCY_XOR_I                                       |microblaze_v10_0_6_MB_MUXCY_XORCY_1179                                                              |      3|
|974   |                            \Using_FPGA.ALL_Bits[3].ALU_Bit_I1                                |ALU_Bit_1158                                                                                        |      6|
|975   |                              \Not_Last_Bit.I_ALU_LUT_V5                                      |MB_LUT6_2_1176                                                                                      |      1|
|976   |                              \Not_Last_Bit.MUXCY_XOR_I                                       |microblaze_v10_0_6_MB_MUXCY_XORCY_1177                                                              |      5|
|977   |                            \Using_FPGA.ALL_Bits[4].ALU_Bit_I1                                |ALU_Bit_1159                                                                                        |      6|
|978   |                              \Not_Last_Bit.I_ALU_LUT_V5                                      |MB_LUT6_2_1174                                                                                      |      1|
|979   |                              \Not_Last_Bit.MUXCY_XOR_I                                       |microblaze_v10_0_6_MB_MUXCY_XORCY_1175                                                              |      5|
|980   |                            \Using_FPGA.ALL_Bits[5].ALU_Bit_I1                                |ALU_Bit_1160                                                                                        |      6|
|981   |                              \Not_Last_Bit.I_ALU_LUT_V5                                      |MB_LUT6_2_1172                                                                                      |      1|
|982   |                              \Not_Last_Bit.MUXCY_XOR_I                                       |microblaze_v10_0_6_MB_MUXCY_XORCY_1173                                                              |      5|
|983   |                            \Using_FPGA.ALL_Bits[6].ALU_Bit_I1                                |ALU_Bit_1161                                                                                        |      6|
|984   |                              \Not_Last_Bit.I_ALU_LUT_V5                                      |MB_LUT6_2_1170                                                                                      |      1|
|985   |                              \Not_Last_Bit.MUXCY_XOR_I                                       |microblaze_v10_0_6_MB_MUXCY_XORCY_1171                                                              |      5|
|986   |                            \Using_FPGA.ALL_Bits[7].ALU_Bit_I1                                |ALU_Bit_1162                                                                                        |      6|
|987   |                              \Not_Last_Bit.I_ALU_LUT_V5                                      |MB_LUT6_2_1168                                                                                      |      1|
|988   |                              \Not_Last_Bit.MUXCY_XOR_I                                       |microblaze_v10_0_6_MB_MUXCY_XORCY_1169                                                              |      5|
|989   |                            \Using_FPGA.ALL_Bits[8].ALU_Bit_I1                                |ALU_Bit_1163                                                                                        |      6|
|990   |                              \Not_Last_Bit.I_ALU_LUT_V5                                      |MB_LUT6_2_1166                                                                                      |      1|
|991   |                              \Not_Last_Bit.MUXCY_XOR_I                                       |microblaze_v10_0_6_MB_MUXCY_XORCY_1167                                                              |      5|
|992   |                            \Using_FPGA.ALL_Bits[9].ALU_Bit_I1                                |ALU_Bit_1164                                                                                        |      6|
|993   |                              \Not_Last_Bit.I_ALU_LUT_V5                                      |MB_LUT6_2                                                                                           |      1|
|994   |                              \Not_Last_Bit.MUXCY_XOR_I                                       |microblaze_v10_0_6_MB_MUXCY_XORCY_1165                                                              |      5|
|995   |                          Barrel_Shifter_I                                                    |Barrel_Shifter_gti                                                                                  |    225|
|996   |                            \Use_HW_BS.Using_BitField.Res_Bits[0].MEM_Res_LUT6                |microblaze_v10_0_6_MB_LUT6__parameterized12                                                         |      1|
|997   |                            \Use_HW_BS.Using_BitField.Res_Bits[10].MEM_Res_LUT6               |microblaze_v10_0_6_MB_LUT6__parameterized12_1103                                                    |      2|
|998   |                            \Use_HW_BS.Using_BitField.Res_Bits[11].MEM_Res_LUT6               |microblaze_v10_0_6_MB_LUT6__parameterized12_1104                                                    |      2|
|999   |                            \Use_HW_BS.Using_BitField.Res_Bits[12].MEM_Res_LUT6               |microblaze_v10_0_6_MB_LUT6__parameterized12_1105                                                    |      2|
|1000  |                            \Use_HW_BS.Using_BitField.Res_Bits[13].MEM_Res_LUT6               |microblaze_v10_0_6_MB_LUT6__parameterized12_1106                                                    |      2|
|1001  |                            \Use_HW_BS.Using_BitField.Res_Bits[14].MEM_Res_LUT6               |microblaze_v10_0_6_MB_LUT6__parameterized12_1107                                                    |      2|
|1002  |                            \Use_HW_BS.Using_BitField.Res_Bits[15].MEM_Res_LUT6               |microblaze_v10_0_6_MB_LUT6__parameterized12_1108                                                    |      2|
|1003  |                            \Use_HW_BS.Using_BitField.Res_Bits[16].MEM_Res_LUT6               |microblaze_v10_0_6_MB_LUT6__parameterized12_1109                                                    |      2|
|1004  |                            \Use_HW_BS.Using_BitField.Res_Bits[17].MEM_Res_LUT6               |microblaze_v10_0_6_MB_LUT6__parameterized12_1110                                                    |      2|
|1005  |                            \Use_HW_BS.Using_BitField.Res_Bits[18].MEM_Res_LUT6               |microblaze_v10_0_6_MB_LUT6__parameterized12_1111                                                    |      2|
|1006  |                            \Use_HW_BS.Using_BitField.Res_Bits[19].MEM_Res_LUT6               |microblaze_v10_0_6_MB_LUT6__parameterized12_1112                                                    |      2|
|1007  |                            \Use_HW_BS.Using_BitField.Res_Bits[1].MEM_Res_LUT6                |microblaze_v10_0_6_MB_LUT6__parameterized12_1113                                                    |      2|
|1008  |                            \Use_HW_BS.Using_BitField.Res_Bits[20].MEM_Res_LUT6               |microblaze_v10_0_6_MB_LUT6__parameterized12_1114                                                    |      2|
|1009  |                            \Use_HW_BS.Using_BitField.Res_Bits[21].MEM_Res_LUT6               |microblaze_v10_0_6_MB_LUT6__parameterized12_1115                                                    |      2|
|1010  |                            \Use_HW_BS.Using_BitField.Res_Bits[22].MEM_Res_LUT6               |microblaze_v10_0_6_MB_LUT6__parameterized12_1116                                                    |      2|
|1011  |                            \Use_HW_BS.Using_BitField.Res_Bits[23].MEM_Res_LUT6               |microblaze_v10_0_6_MB_LUT6__parameterized12_1117                                                    |      2|
|1012  |                            \Use_HW_BS.Using_BitField.Res_Bits[24].MEM_Res_LUT6               |microblaze_v10_0_6_MB_LUT6__parameterized12_1118                                                    |      2|
|1013  |                            \Use_HW_BS.Using_BitField.Res_Bits[25].MEM_Res_LUT6               |microblaze_v10_0_6_MB_LUT6__parameterized12_1119                                                    |      1|
|1014  |                            \Use_HW_BS.Using_BitField.Res_Bits[26].MEM_Res_LUT6               |microblaze_v10_0_6_MB_LUT6__parameterized12_1120                                                    |      2|
|1015  |                            \Use_HW_BS.Using_BitField.Res_Bits[27].MEM_Res_LUT6               |microblaze_v10_0_6_MB_LUT6__parameterized12_1121                                                    |      2|
|1016  |                            \Use_HW_BS.Using_BitField.Res_Bits[28].MEM_Res_LUT6               |microblaze_v10_0_6_MB_LUT6__parameterized12_1122                                                    |      1|
|1017  |                            \Use_HW_BS.Using_BitField.Res_Bits[29].MEM_Res_LUT6               |microblaze_v10_0_6_MB_LUT6__parameterized12_1123                                                    |      1|
|1018  |                            \Use_HW_BS.Using_BitField.Res_Bits[2].MEM_Res_LUT6                |microblaze_v10_0_6_MB_LUT6__parameterized12_1124                                                    |      2|
|1019  |                            \Use_HW_BS.Using_BitField.Res_Bits[30].MEM_Res_LUT6               |microblaze_v10_0_6_MB_LUT6__parameterized12_1125                                                    |      1|
|1020  |                            \Use_HW_BS.Using_BitField.Res_Bits[31].MEM_Res_LUT6               |microblaze_v10_0_6_MB_LUT6__parameterized12_1126                                                    |      5|
|1021  |                            \Use_HW_BS.Using_BitField.Res_Bits[3].MEM_Res_LUT6                |microblaze_v10_0_6_MB_LUT6__parameterized12_1127                                                    |      2|
|1022  |                            \Use_HW_BS.Using_BitField.Res_Bits[4].MEM_Res_LUT6                |microblaze_v10_0_6_MB_LUT6__parameterized12_1128                                                    |      2|
|1023  |                            \Use_HW_BS.Using_BitField.Res_Bits[5].MEM_Res_LUT6                |microblaze_v10_0_6_MB_LUT6__parameterized12_1129                                                    |      2|
|1024  |                            \Use_HW_BS.Using_BitField.Res_Bits[6].MEM_Res_LUT6                |microblaze_v10_0_6_MB_LUT6__parameterized12_1130                                                    |      2|
|1025  |                            \Use_HW_BS.Using_BitField.Res_Bits[7].MEM_Res_LUT6                |microblaze_v10_0_6_MB_LUT6__parameterized12_1131                                                    |      2|
|1026  |                            \Use_HW_BS.Using_BitField.Res_Bits[8].MEM_Res_LUT6                |microblaze_v10_0_6_MB_LUT6__parameterized12_1132                                                    |      2|
|1027  |                            \Use_HW_BS.Using_BitField.Res_Bits[9].MEM_Res_LUT6                |microblaze_v10_0_6_MB_LUT6__parameterized12_1133                                                    |      2|
|1028  |                          Byte_Doublet_Handle_gti_I                                           |Byte_Doublet_Handle_gti                                                                             |     50|
|1029  |                          Data_Flow_Logic_I                                                   |Data_Flow_Logic                                                                                     |     65|
|1030  |                            \Gen_Bits[0].MEM_EX_Result_Inst                                   |microblaze_v10_0_6_MB_FDRE_1071                                                                     |      1|
|1031  |                            \Gen_Bits[10].MEM_EX_Result_Inst                                  |microblaze_v10_0_6_MB_FDRE_1072                                                                     |      1|
|1032  |                            \Gen_Bits[11].MEM_EX_Result_Inst                                  |microblaze_v10_0_6_MB_FDRE_1073                                                                     |      1|
|1033  |                            \Gen_Bits[12].MEM_EX_Result_Inst                                  |microblaze_v10_0_6_MB_FDRE_1074                                                                     |      1|
|1034  |                            \Gen_Bits[13].MEM_EX_Result_Inst                                  |microblaze_v10_0_6_MB_FDRE_1075                                                                     |      1|
|1035  |                            \Gen_Bits[14].MEM_EX_Result_Inst                                  |microblaze_v10_0_6_MB_FDRE_1076                                                                     |      1|
|1036  |                            \Gen_Bits[15].MEM_EX_Result_Inst                                  |microblaze_v10_0_6_MB_FDRE_1077                                                                     |      1|
|1037  |                            \Gen_Bits[16].MEM_EX_Result_Inst                                  |microblaze_v10_0_6_MB_FDRE_1078                                                                     |      1|
|1038  |                            \Gen_Bits[17].MEM_EX_Result_Inst                                  |microblaze_v10_0_6_MB_FDRE_1079                                                                     |      1|
|1039  |                            \Gen_Bits[18].MEM_EX_Result_Inst                                  |microblaze_v10_0_6_MB_FDRE_1080                                                                     |      1|
|1040  |                            \Gen_Bits[19].MEM_EX_Result_Inst                                  |microblaze_v10_0_6_MB_FDRE_1081                                                                     |      1|
|1041  |                            \Gen_Bits[1].MEM_EX_Result_Inst                                   |microblaze_v10_0_6_MB_FDRE_1082                                                                     |      1|
|1042  |                            \Gen_Bits[20].MEM_EX_Result_Inst                                  |microblaze_v10_0_6_MB_FDRE_1083                                                                     |      1|
|1043  |                            \Gen_Bits[21].MEM_EX_Result_Inst                                  |microblaze_v10_0_6_MB_FDRE_1084                                                                     |      1|
|1044  |                            \Gen_Bits[22].MEM_EX_Result_Inst                                  |microblaze_v10_0_6_MB_FDRE_1085                                                                     |      1|
|1045  |                            \Gen_Bits[23].MEM_EX_Result_Inst                                  |microblaze_v10_0_6_MB_FDRE_1086                                                                     |      1|
|1046  |                            \Gen_Bits[24].MEM_EX_Result_Inst                                  |microblaze_v10_0_6_MB_FDRE_1087                                                                     |      1|
|1047  |                            \Gen_Bits[25].MEM_EX_Result_Inst                                  |microblaze_v10_0_6_MB_FDRE_1088                                                                     |      1|
|1048  |                            \Gen_Bits[26].MEM_EX_Result_Inst                                  |microblaze_v10_0_6_MB_FDRE_1089                                                                     |      1|
|1049  |                            \Gen_Bits[27].MEM_EX_Result_Inst                                  |microblaze_v10_0_6_MB_FDRE_1090                                                                     |      1|
|1050  |                            \Gen_Bits[28].MEM_EX_Result_Inst                                  |microblaze_v10_0_6_MB_FDRE_1091                                                                     |      1|
|1051  |                            \Gen_Bits[29].MEM_EX_Result_Inst                                  |microblaze_v10_0_6_MB_FDRE_1092                                                                     |      1|
|1052  |                            \Gen_Bits[2].MEM_EX_Result_Inst                                   |microblaze_v10_0_6_MB_FDRE_1093                                                                     |      1|
|1053  |                            \Gen_Bits[30].MEM_EX_Result_Inst                                  |microblaze_v10_0_6_MB_FDRE_1094                                                                     |      1|
|1054  |                            \Gen_Bits[31].MEM_EX_Result_Inst                                  |microblaze_v10_0_6_MB_FDRE_1095                                                                     |      1|
|1055  |                            \Gen_Bits[3].MEM_EX_Result_Inst                                   |microblaze_v10_0_6_MB_FDRE_1096                                                                     |      1|
|1056  |                            \Gen_Bits[4].MEM_EX_Result_Inst                                   |microblaze_v10_0_6_MB_FDRE_1097                                                                     |      1|
|1057  |                            \Gen_Bits[5].MEM_EX_Result_Inst                                   |microblaze_v10_0_6_MB_FDRE_1098                                                                     |      1|
|1058  |                            \Gen_Bits[6].MEM_EX_Result_Inst                                   |microblaze_v10_0_6_MB_FDRE_1099                                                                     |      1|
|1059  |                            \Gen_Bits[7].MEM_EX_Result_Inst                                   |microblaze_v10_0_6_MB_FDRE_1100                                                                     |      1|
|1060  |                            \Gen_Bits[8].MEM_EX_Result_Inst                                   |microblaze_v10_0_6_MB_FDRE_1101                                                                     |      1|
|1061  |                            \Gen_Bits[9].MEM_EX_Result_Inst                                   |microblaze_v10_0_6_MB_FDRE_1102                                                                     |      1|
|1062  |                          MUL_Unit_I                                                          |mul_unit                                                                                            |     20|
|1063  |                            \Use_HW_MUL.Using_DSP48_Architectures.No_MUL64.dsp_module_I2      |dsp_module__parameterized1                                                                          |      1|
|1064  |                              \Using_DSP48E1.DSP48E1_I1                                       |MB_DSP48E1__parameterized1                                                                          |      1|
|1065  |                            \Use_HW_MUL.Using_DSP48_Architectures.No_MUL64.dsp_module_I3      |dsp_module__parameterized3                                                                          |      1|
|1066  |                              \Using_DSP48E1.DSP48E1_I1                                       |MB_DSP48E1__parameterized3                                                                          |      1|
|1067  |                            \Use_HW_MUL.Using_DSP48_Architectures.dsp_module_I1               |dsp_module                                                                                          |      1|
|1068  |                              \Using_DSP48E1.DSP48E1_I1                                       |MB_DSP48E1                                                                                          |      1|
|1069  |                          Operand_Select_I                                                    |Operand_Select_gti                                                                                  |    381|
|1070  |                            \Gen_Bit[0].MUXF7_I1                                              |microblaze_v10_0_6_MB_MUXF7_1039                                                                    |      1|
|1071  |                            \Gen_Bit[10].MUXF7_I1                                             |microblaze_v10_0_6_MB_MUXF7_1040                                                                    |      2|
|1072  |                            \Gen_Bit[11].MUXF7_I1                                             |microblaze_v10_0_6_MB_MUXF7_1041                                                                    |      2|
|1073  |                            \Gen_Bit[12].MUXF7_I1                                             |microblaze_v10_0_6_MB_MUXF7_1042                                                                    |      2|
|1074  |                            \Gen_Bit[13].MUXF7_I1                                             |microblaze_v10_0_6_MB_MUXF7_1043                                                                    |      2|
|1075  |                            \Gen_Bit[14].MUXF7_I1                                             |microblaze_v10_0_6_MB_MUXF7_1044                                                                    |      2|
|1076  |                            \Gen_Bit[15].MUXF7_I1                                             |microblaze_v10_0_6_MB_MUXF7_1045                                                                    |      2|
|1077  |                            \Gen_Bit[16].MUXF7_I1                                             |microblaze_v10_0_6_MB_MUXF7_1046                                                                    |      1|
|1078  |                            \Gen_Bit[17].MUXF7_I1                                             |microblaze_v10_0_6_MB_MUXF7_1047                                                                    |      1|
|1079  |                            \Gen_Bit[18].MUXF7_I1                                             |microblaze_v10_0_6_MB_MUXF7_1048                                                                    |      1|
|1080  |                            \Gen_Bit[19].MUXF7_I1                                             |microblaze_v10_0_6_MB_MUXF7_1049                                                                    |      1|
|1081  |                            \Gen_Bit[1].MUXF7_I1                                              |microblaze_v10_0_6_MB_MUXF7_1050                                                                    |      2|
|1082  |                            \Gen_Bit[20].MUXF7_I1                                             |microblaze_v10_0_6_MB_MUXF7_1051                                                                    |      1|
|1083  |                            \Gen_Bit[21].MUXF7_I1                                             |microblaze_v10_0_6_MB_MUXF7_1052                                                                    |      1|
|1084  |                            \Gen_Bit[22].MUXF7_I1                                             |microblaze_v10_0_6_MB_MUXF7_1053                                                                    |      1|
|1085  |                            \Gen_Bit[23].MUXF7_I1                                             |microblaze_v10_0_6_MB_MUXF7_1054                                                                    |      1|
|1086  |                            \Gen_Bit[24].MUXF7_I1                                             |microblaze_v10_0_6_MB_MUXF7_1055                                                                    |      1|
|1087  |                            \Gen_Bit[25].MUXF7_I1                                             |microblaze_v10_0_6_MB_MUXF7_1056                                                                    |      1|
|1088  |                            \Gen_Bit[26].MUXF7_I1                                             |microblaze_v10_0_6_MB_MUXF7_1057                                                                    |      2|
|1089  |                            \Gen_Bit[27].MUXF7_I1                                             |microblaze_v10_0_6_MB_MUXF7_1058                                                                    |      2|
|1090  |                            \Gen_Bit[28].MUXF7_I1                                             |microblaze_v10_0_6_MB_MUXF7_1059                                                                    |      2|
|1091  |                            \Gen_Bit[29].MUXF7_I1                                             |microblaze_v10_0_6_MB_MUXF7_1060                                                                    |     11|
|1092  |                            \Gen_Bit[2].MUXF7_I1                                              |microblaze_v10_0_6_MB_MUXF7_1061                                                                    |      2|
|1093  |                            \Gen_Bit[30].MUXF7_I1                                             |microblaze_v10_0_6_MB_MUXF7_1062                                                                    |     17|
|1094  |                            \Gen_Bit[31].MUXF7_I1                                             |microblaze_v10_0_6_MB_MUXF7_1063                                                                    |     20|
|1095  |                            \Gen_Bit[3].MUXF7_I1                                              |microblaze_v10_0_6_MB_MUXF7_1064                                                                    |      2|
|1096  |                            \Gen_Bit[4].MUXF7_I1                                              |microblaze_v10_0_6_MB_MUXF7_1065                                                                    |      2|
|1097  |                            \Gen_Bit[5].MUXF7_I1                                              |microblaze_v10_0_6_MB_MUXF7_1066                                                                    |      2|
|1098  |                            \Gen_Bit[6].MUXF7_I1                                              |microblaze_v10_0_6_MB_MUXF7_1067                                                                    |      2|
|1099  |                            \Gen_Bit[7].MUXF7_I1                                              |microblaze_v10_0_6_MB_MUXF7_1068                                                                    |      2|
|1100  |                            \Gen_Bit[8].MUXF7_I1                                              |microblaze_v10_0_6_MB_MUXF7_1069                                                                    |      2|
|1101  |                            \Gen_Bit[9].MUXF7_I1                                              |microblaze_v10_0_6_MB_MUXF7_1070                                                                    |      2|
|1102  |                          Register_File_I                                                     |Register_File_gti                                                                                   |     16|
|1103  |                            \Using_LUT6.All_RAM32M[0].ram32m_i                                |MB_RAM32M                                                                                           |      1|
|1104  |                            \Using_LUT6.All_RAM32M[10].ram32m_i                               |MB_RAM32M_1024                                                                                      |      1|
|1105  |                            \Using_LUT6.All_RAM32M[11].ram32m_i                               |MB_RAM32M_1025                                                                                      |      1|
|1106  |                            \Using_LUT6.All_RAM32M[12].ram32m_i                               |MB_RAM32M_1026                                                                                      |      1|
|1107  |                            \Using_LUT6.All_RAM32M[13].ram32m_i                               |MB_RAM32M_1027                                                                                      |      1|
|1108  |                            \Using_LUT6.All_RAM32M[14].ram32m_i                               |MB_RAM32M_1028                                                                                      |      1|
|1109  |                            \Using_LUT6.All_RAM32M[15].ram32m_i                               |MB_RAM32M_1029                                                                                      |      1|
|1110  |                            \Using_LUT6.All_RAM32M[1].ram32m_i                                |MB_RAM32M_1030                                                                                      |      1|
|1111  |                            \Using_LUT6.All_RAM32M[2].ram32m_i                                |MB_RAM32M_1031                                                                                      |      1|
|1112  |                            \Using_LUT6.All_RAM32M[3].ram32m_i                                |MB_RAM32M_1032                                                                                      |      1|
|1113  |                            \Using_LUT6.All_RAM32M[4].ram32m_i                                |MB_RAM32M_1033                                                                                      |      1|
|1114  |                            \Using_LUT6.All_RAM32M[5].ram32m_i                                |MB_RAM32M_1034                                                                                      |      1|
|1115  |                            \Using_LUT6.All_RAM32M[6].ram32m_i                                |MB_RAM32M_1035                                                                                      |      1|
|1116  |                            \Using_LUT6.All_RAM32M[7].ram32m_i                                |MB_RAM32M_1036                                                                                      |      1|
|1117  |                            \Using_LUT6.All_RAM32M[8].ram32m_i                                |MB_RAM32M_1037                                                                                      |      1|
|1118  |                            \Using_LUT6.All_RAM32M[9].ram32m_i                                |MB_RAM32M_1038                                                                                      |      1|
|1119  |                          Shift_Logic_Module_I                                                |Shift_Logic_Module_gti                                                                              |      0|
|1120  |                          \Using_Div_Unit.Div_unit_I1                                         |Div_unit_gti                                                                                        |    316|
|1121  |                            \FPGA_Impl1.D_Handle[0].MUXCY_XOR_I                               |microblaze_v10_0_6_MB_MUXCY_XORCY_929                                                               |      1|
|1122  |                            \FPGA_Impl1.D_Handle[10].MUXCY_XOR_I                              |microblaze_v10_0_6_MB_MUXCY_XORCY_930                                                               |      2|
|1123  |                            \FPGA_Impl1.D_Handle[11].MUXCY_XOR_I                              |microblaze_v10_0_6_MB_MUXCY_XORCY_931                                                               |      2|
|1124  |                            \FPGA_Impl1.D_Handle[12].MUXCY_XOR_I                              |microblaze_v10_0_6_MB_MUXCY_XORCY_932                                                               |      2|
|1125  |                            \FPGA_Impl1.D_Handle[13].MUXCY_XOR_I                              |microblaze_v10_0_6_MB_MUXCY_XORCY_933                                                               |      2|
|1126  |                            \FPGA_Impl1.D_Handle[14].MUXCY_XOR_I                              |microblaze_v10_0_6_MB_MUXCY_XORCY_934                                                               |      2|
|1127  |                            \FPGA_Impl1.D_Handle[15].MUXCY_XOR_I                              |microblaze_v10_0_6_MB_MUXCY_XORCY_935                                                               |      2|
|1128  |                            \FPGA_Impl1.D_Handle[16].MUXCY_XOR_I                              |microblaze_v10_0_6_MB_MUXCY_XORCY_936                                                               |      2|
|1129  |                            \FPGA_Impl1.D_Handle[17].MUXCY_XOR_I                              |microblaze_v10_0_6_MB_MUXCY_XORCY_937                                                               |      2|
|1130  |                            \FPGA_Impl1.D_Handle[18].MUXCY_XOR_I                              |microblaze_v10_0_6_MB_MUXCY_XORCY_938                                                               |      2|
|1131  |                            \FPGA_Impl1.D_Handle[19].MUXCY_XOR_I                              |microblaze_v10_0_6_MB_MUXCY_XORCY_939                                                               |      2|
|1132  |                            \FPGA_Impl1.D_Handle[1].MUXCY_XOR_I                               |microblaze_v10_0_6_MB_MUXCY_XORCY_940                                                               |      2|
|1133  |                            \FPGA_Impl1.D_Handle[20].MUXCY_XOR_I                              |microblaze_v10_0_6_MB_MUXCY_XORCY_941                                                               |      2|
|1134  |                            \FPGA_Impl1.D_Handle[21].MUXCY_XOR_I                              |microblaze_v10_0_6_MB_MUXCY_XORCY_942                                                               |      2|
|1135  |                            \FPGA_Impl1.D_Handle[22].MUXCY_XOR_I                              |microblaze_v10_0_6_MB_MUXCY_XORCY_943                                                               |      2|
|1136  |                            \FPGA_Impl1.D_Handle[23].MUXCY_XOR_I                              |microblaze_v10_0_6_MB_MUXCY_XORCY_944                                                               |      2|
|1137  |                            \FPGA_Impl1.D_Handle[24].MUXCY_XOR_I                              |microblaze_v10_0_6_MB_MUXCY_XORCY_945                                                               |      2|
|1138  |                            \FPGA_Impl1.D_Handle[25].MUXCY_XOR_I                              |microblaze_v10_0_6_MB_MUXCY_XORCY_946                                                               |      2|
|1139  |                            \FPGA_Impl1.D_Handle[26].MUXCY_XOR_I                              |microblaze_v10_0_6_MB_MUXCY_XORCY_947                                                               |      2|
|1140  |                            \FPGA_Impl1.D_Handle[27].MUXCY_XOR_I                              |microblaze_v10_0_6_MB_MUXCY_XORCY_948                                                               |      2|
|1141  |                            \FPGA_Impl1.D_Handle[28].MUXCY_XOR_I                              |microblaze_v10_0_6_MB_MUXCY_XORCY_949                                                               |      2|
|1142  |                            \FPGA_Impl1.D_Handle[29].MUXCY_XOR_I                              |microblaze_v10_0_6_MB_MUXCY_XORCY_950                                                               |      2|
|1143  |                            \FPGA_Impl1.D_Handle[2].MUXCY_XOR_I                               |microblaze_v10_0_6_MB_MUXCY_XORCY_951                                                               |      2|
|1144  |                            \FPGA_Impl1.D_Handle[30].MUXCY_XOR_I                              |microblaze_v10_0_6_MB_MUXCY_XORCY_952                                                               |      2|
|1145  |                            \FPGA_Impl1.D_Handle[31].MUXCY_XOR_I                              |microblaze_v10_0_6_MB_MUXCY_XORCY_953                                                               |      2|
|1146  |                            \FPGA_Impl1.D_Handle[3].MUXCY_XOR_I                               |microblaze_v10_0_6_MB_MUXCY_XORCY_954                                                               |      2|
|1147  |                            \FPGA_Impl1.D_Handle[4].MUXCY_XOR_I                               |microblaze_v10_0_6_MB_MUXCY_XORCY_955                                                               |      2|
|1148  |                            \FPGA_Impl1.D_Handle[5].MUXCY_XOR_I                               |microblaze_v10_0_6_MB_MUXCY_XORCY_956                                                               |      2|
|1149  |                            \FPGA_Impl1.D_Handle[6].MUXCY_XOR_I                               |microblaze_v10_0_6_MB_MUXCY_XORCY_957                                                               |      2|
|1150  |                            \FPGA_Impl1.D_Handle[7].MUXCY_XOR_I                               |microblaze_v10_0_6_MB_MUXCY_XORCY_958                                                               |      2|
|1151  |                            \FPGA_Impl1.D_Handle[8].MUXCY_XOR_I                               |microblaze_v10_0_6_MB_MUXCY_XORCY_959                                                               |      2|
|1152  |                            \FPGA_Impl1.D_Handle[9].MUXCY_XOR_I                               |microblaze_v10_0_6_MB_MUXCY_XORCY_960                                                               |      2|
|1153  |                            \FPGA_Impl2.New_Q_Handle[0].MUXCY_XOR_I                           |microblaze_v10_0_6_MB_MUXCY_XORCY_961                                                               |      2|
|1154  |                            \FPGA_Impl2.New_Q_Handle[0].New_Q_LUT4                            |MB_LUT4__parameterized1                                                                             |      1|
|1155  |                            \FPGA_Impl2.New_Q_Handle[10].MUXCY_XOR_I                          |microblaze_v10_0_6_MB_MUXCY_XORCY_962                                                               |      2|
|1156  |                            \FPGA_Impl2.New_Q_Handle[10].New_Q_LUT4                           |MB_LUT4__parameterized1_963                                                                         |      1|
|1157  |                            \FPGA_Impl2.New_Q_Handle[11].MUXCY_XOR_I                          |microblaze_v10_0_6_MB_MUXCY_XORCY_964                                                               |      2|
|1158  |                            \FPGA_Impl2.New_Q_Handle[11].New_Q_LUT4                           |MB_LUT4__parameterized1_965                                                                         |      1|
|1159  |                            \FPGA_Impl2.New_Q_Handle[12].MUXCY_XOR_I                          |microblaze_v10_0_6_MB_MUXCY_XORCY_966                                                               |      2|
|1160  |                            \FPGA_Impl2.New_Q_Handle[12].New_Q_LUT4                           |MB_LUT4__parameterized1_967                                                                         |      1|
|1161  |                            \FPGA_Impl2.New_Q_Handle[13].MUXCY_XOR_I                          |microblaze_v10_0_6_MB_MUXCY_XORCY_968                                                               |      2|
|1162  |                            \FPGA_Impl2.New_Q_Handle[13].New_Q_LUT4                           |MB_LUT4__parameterized1_969                                                                         |      1|
|1163  |                            \FPGA_Impl2.New_Q_Handle[14].MUXCY_XOR_I                          |microblaze_v10_0_6_MB_MUXCY_XORCY_970                                                               |      2|
|1164  |                            \FPGA_Impl2.New_Q_Handle[14].New_Q_LUT4                           |MB_LUT4__parameterized1_971                                                                         |      1|
|1165  |                            \FPGA_Impl2.New_Q_Handle[15].MUXCY_XOR_I                          |microblaze_v10_0_6_MB_MUXCY_XORCY_972                                                               |      2|
|1166  |                            \FPGA_Impl2.New_Q_Handle[15].New_Q_LUT4                           |MB_LUT4__parameterized1_973                                                                         |      1|
|1167  |                            \FPGA_Impl2.New_Q_Handle[16].MUXCY_XOR_I                          |microblaze_v10_0_6_MB_MUXCY_XORCY_974                                                               |      2|
|1168  |                            \FPGA_Impl2.New_Q_Handle[16].New_Q_LUT4                           |MB_LUT4__parameterized1_975                                                                         |      1|
|1169  |                            \FPGA_Impl2.New_Q_Handle[17].MUXCY_XOR_I                          |microblaze_v10_0_6_MB_MUXCY_XORCY_976                                                               |      2|
|1170  |                            \FPGA_Impl2.New_Q_Handle[17].New_Q_LUT4                           |MB_LUT4__parameterized1_977                                                                         |      1|
|1171  |                            \FPGA_Impl2.New_Q_Handle[18].MUXCY_XOR_I                          |microblaze_v10_0_6_MB_MUXCY_XORCY_978                                                               |      2|
|1172  |                            \FPGA_Impl2.New_Q_Handle[18].New_Q_LUT4                           |MB_LUT4__parameterized1_979                                                                         |      1|
|1173  |                            \FPGA_Impl2.New_Q_Handle[19].MUXCY_XOR_I                          |microblaze_v10_0_6_MB_MUXCY_XORCY_980                                                               |      2|
|1174  |                            \FPGA_Impl2.New_Q_Handle[19].New_Q_LUT4                           |MB_LUT4__parameterized1_981                                                                         |      1|
|1175  |                            \FPGA_Impl2.New_Q_Handle[1].MUXCY_XOR_I                           |microblaze_v10_0_6_MB_MUXCY_XORCY_982                                                               |      2|
|1176  |                            \FPGA_Impl2.New_Q_Handle[1].New_Q_LUT4                            |MB_LUT4__parameterized1_983                                                                         |      1|
|1177  |                            \FPGA_Impl2.New_Q_Handle[20].MUXCY_XOR_I                          |microblaze_v10_0_6_MB_MUXCY_XORCY_984                                                               |      2|
|1178  |                            \FPGA_Impl2.New_Q_Handle[20].New_Q_LUT4                           |MB_LUT4__parameterized1_985                                                                         |      1|
|1179  |                            \FPGA_Impl2.New_Q_Handle[21].MUXCY_XOR_I                          |microblaze_v10_0_6_MB_MUXCY_XORCY_986                                                               |      2|
|1180  |                            \FPGA_Impl2.New_Q_Handle[21].New_Q_LUT4                           |MB_LUT4__parameterized1_987                                                                         |      1|
|1181  |                            \FPGA_Impl2.New_Q_Handle[22].MUXCY_XOR_I                          |microblaze_v10_0_6_MB_MUXCY_XORCY_988                                                               |      2|
|1182  |                            \FPGA_Impl2.New_Q_Handle[22].New_Q_LUT4                           |MB_LUT4__parameterized1_989                                                                         |      1|
|1183  |                            \FPGA_Impl2.New_Q_Handle[23].MUXCY_XOR_I                          |microblaze_v10_0_6_MB_MUXCY_XORCY_990                                                               |      2|
|1184  |                            \FPGA_Impl2.New_Q_Handle[23].New_Q_LUT4                           |MB_LUT4__parameterized1_991                                                                         |      1|
|1185  |                            \FPGA_Impl2.New_Q_Handle[24].MUXCY_XOR_I                          |microblaze_v10_0_6_MB_MUXCY_XORCY_992                                                               |      2|
|1186  |                            \FPGA_Impl2.New_Q_Handle[24].New_Q_LUT4                           |MB_LUT4__parameterized1_993                                                                         |      1|
|1187  |                            \FPGA_Impl2.New_Q_Handle[25].MUXCY_XOR_I                          |microblaze_v10_0_6_MB_MUXCY_XORCY_994                                                               |      2|
|1188  |                            \FPGA_Impl2.New_Q_Handle[25].New_Q_LUT4                           |MB_LUT4__parameterized1_995                                                                         |      1|
|1189  |                            \FPGA_Impl2.New_Q_Handle[26].MUXCY_XOR_I                          |microblaze_v10_0_6_MB_MUXCY_XORCY_996                                                               |      2|
|1190  |                            \FPGA_Impl2.New_Q_Handle[26].New_Q_LUT4                           |MB_LUT4__parameterized1_997                                                                         |      1|
|1191  |                            \FPGA_Impl2.New_Q_Handle[27].MUXCY_XOR_I                          |microblaze_v10_0_6_MB_MUXCY_XORCY_998                                                               |      2|
|1192  |                            \FPGA_Impl2.New_Q_Handle[27].New_Q_LUT4                           |MB_LUT4__parameterized1_999                                                                         |      1|
|1193  |                            \FPGA_Impl2.New_Q_Handle[28].MUXCY_XOR_I                          |microblaze_v10_0_6_MB_MUXCY_XORCY_1000                                                              |      2|
|1194  |                            \FPGA_Impl2.New_Q_Handle[28].New_Q_LUT4                           |MB_LUT4__parameterized1_1001                                                                        |      1|
|1195  |                            \FPGA_Impl2.New_Q_Handle[29].MUXCY_XOR_I                          |microblaze_v10_0_6_MB_MUXCY_XORCY_1002                                                              |      2|
|1196  |                            \FPGA_Impl2.New_Q_Handle[29].New_Q_LUT4                           |MB_LUT4__parameterized1_1003                                                                        |      1|
|1197  |                            \FPGA_Impl2.New_Q_Handle[2].MUXCY_XOR_I                           |microblaze_v10_0_6_MB_MUXCY_XORCY_1004                                                              |      2|
|1198  |                            \FPGA_Impl2.New_Q_Handle[2].New_Q_LUT4                            |MB_LUT4__parameterized1_1005                                                                        |      1|
|1199  |                            \FPGA_Impl2.New_Q_Handle[30].MUXCY_XOR_I                          |microblaze_v10_0_6_MB_MUXCY_XORCY_1006                                                              |      2|
|1200  |                            \FPGA_Impl2.New_Q_Handle[30].New_Q_LUT4                           |MB_LUT4__parameterized1_1007                                                                        |      1|
|1201  |                            \FPGA_Impl2.New_Q_Handle[31].MUXCY_XOR_I                          |microblaze_v10_0_6_MB_MUXCY_XORCY_1008                                                              |      3|
|1202  |                            \FPGA_Impl2.New_Q_Handle[31].New_Q_LUT4                           |MB_LUT4__parameterized1_1009                                                                        |      1|
|1203  |                            \FPGA_Impl2.New_Q_Handle[3].MUXCY_XOR_I                           |microblaze_v10_0_6_MB_MUXCY_XORCY_1010                                                              |      2|
|1204  |                            \FPGA_Impl2.New_Q_Handle[3].New_Q_LUT4                            |MB_LUT4__parameterized1_1011                                                                        |      1|
|1205  |                            \FPGA_Impl2.New_Q_Handle[4].MUXCY_XOR_I                           |microblaze_v10_0_6_MB_MUXCY_XORCY_1012                                                              |      2|
|1206  |                            \FPGA_Impl2.New_Q_Handle[4].New_Q_LUT4                            |MB_LUT4__parameterized1_1013                                                                        |      1|
|1207  |                            \FPGA_Impl2.New_Q_Handle[5].MUXCY_XOR_I                           |microblaze_v10_0_6_MB_MUXCY_XORCY_1014                                                              |      2|
|1208  |                            \FPGA_Impl2.New_Q_Handle[5].New_Q_LUT4                            |MB_LUT4__parameterized1_1015                                                                        |      1|
|1209  |                            \FPGA_Impl2.New_Q_Handle[6].MUXCY_XOR_I                           |microblaze_v10_0_6_MB_MUXCY_XORCY_1016                                                              |      2|
|1210  |                            \FPGA_Impl2.New_Q_Handle[6].New_Q_LUT4                            |MB_LUT4__parameterized1_1017                                                                        |      1|
|1211  |                            \FPGA_Impl2.New_Q_Handle[7].MUXCY_XOR_I                           |microblaze_v10_0_6_MB_MUXCY_XORCY_1018                                                              |      2|
|1212  |                            \FPGA_Impl2.New_Q_Handle[7].New_Q_LUT4                            |MB_LUT4__parameterized1_1019                                                                        |      1|
|1213  |                            \FPGA_Impl2.New_Q_Handle[8].MUXCY_XOR_I                           |microblaze_v10_0_6_MB_MUXCY_XORCY_1020                                                              |      2|
|1214  |                            \FPGA_Impl2.New_Q_Handle[8].New_Q_LUT4                            |MB_LUT4__parameterized1_1021                                                                        |      1|
|1215  |                            \FPGA_Impl2.New_Q_Handle[9].MUXCY_XOR_I                           |microblaze_v10_0_6_MB_MUXCY_XORCY_1022                                                              |      2|
|1216  |                            \FPGA_Impl2.New_Q_Handle[9].New_Q_LUT4                            |MB_LUT4__parameterized1_1023                                                                        |      1|
|1217  |                          Zero_Detect_I                                                       |Zero_Detect_gti                                                                                     |     14|
|1218  |                            Part_Of_Zero_Carry_Start                                          |microblaze_v10_0_6_MB_MUXCY_922                                                                     |      1|
|1219  |                            \Zero_Detecting[0].I_Part_Of_Zero_Detect                          |microblaze_v10_0_6_MB_MUXCY_923                                                                     |      1|
|1220  |                            \Zero_Detecting[1].I_Part_Of_Zero_Detect                          |microblaze_v10_0_6_MB_MUXCY_924                                                                     |      1|
|1221  |                            \Zero_Detecting[2].I_Part_Of_Zero_Detect                          |microblaze_v10_0_6_MB_MUXCY_925                                                                     |      1|
|1222  |                            \Zero_Detecting[3].I_Part_Of_Zero_Detect                          |microblaze_v10_0_6_MB_MUXCY_926                                                                     |      1|
|1223  |                            \Zero_Detecting[4].I_Part_Of_Zero_Detect                          |microblaze_v10_0_6_MB_MUXCY_927                                                                     |      1|
|1224  |                            \Zero_Detecting[5].I_Part_Of_Zero_Detect                          |microblaze_v10_0_6_MB_MUXCY_928                                                                     |      3|
|1225  |                          exception_registers_I1                                              |exception_registers_gti                                                                             |     64|
|1226  |                            \Using_FPGA_LUT6.Gen_Ret_Addr[0].I_RET_ADDR_WB                    |MB_LUT6_2__parameterized3                                                                           |      1|
|1227  |                            \Using_FPGA_LUT6.Gen_Ret_Addr[0].WB_PC_FDE                        |MB_FDE                                                                                              |      1|
|1228  |                            \Using_FPGA_LUT6.Gen_Ret_Addr[10].I_RET_ADDR_WB                   |MB_LUT6_2__parameterized3_860                                                                       |      1|
|1229  |                            \Using_FPGA_LUT6.Gen_Ret_Addr[10].WB_PC_FDE                       |MB_FDE_861                                                                                          |      1|
|1230  |                            \Using_FPGA_LUT6.Gen_Ret_Addr[11].I_RET_ADDR_WB                   |MB_LUT6_2__parameterized3_862                                                                       |      1|
|1231  |                            \Using_FPGA_LUT6.Gen_Ret_Addr[11].WB_PC_FDE                       |MB_FDE_863                                                                                          |      1|
|1232  |                            \Using_FPGA_LUT6.Gen_Ret_Addr[12].I_RET_ADDR_WB                   |MB_LUT6_2__parameterized3_864                                                                       |      1|
|1233  |                            \Using_FPGA_LUT6.Gen_Ret_Addr[12].WB_PC_FDE                       |MB_FDE_865                                                                                          |      1|
|1234  |                            \Using_FPGA_LUT6.Gen_Ret_Addr[13].I_RET_ADDR_WB                   |MB_LUT6_2__parameterized3_866                                                                       |      1|
|1235  |                            \Using_FPGA_LUT6.Gen_Ret_Addr[13].WB_PC_FDE                       |MB_FDE_867                                                                                          |      1|
|1236  |                            \Using_FPGA_LUT6.Gen_Ret_Addr[14].I_RET_ADDR_WB                   |MB_LUT6_2__parameterized3_868                                                                       |      1|
|1237  |                            \Using_FPGA_LUT6.Gen_Ret_Addr[14].WB_PC_FDE                       |MB_FDE_869                                                                                          |      1|
|1238  |                            \Using_FPGA_LUT6.Gen_Ret_Addr[15].I_RET_ADDR_WB                   |MB_LUT6_2__parameterized3_870                                                                       |      1|
|1239  |                            \Using_FPGA_LUT6.Gen_Ret_Addr[15].WB_PC_FDE                       |MB_FDE_871                                                                                          |      1|
|1240  |                            \Using_FPGA_LUT6.Gen_Ret_Addr[16].I_RET_ADDR_WB                   |MB_LUT6_2__parameterized3_872                                                                       |      1|
|1241  |                            \Using_FPGA_LUT6.Gen_Ret_Addr[16].WB_PC_FDE                       |MB_FDE_873                                                                                          |      1|
|1242  |                            \Using_FPGA_LUT6.Gen_Ret_Addr[17].I_RET_ADDR_WB                   |MB_LUT6_2__parameterized3_874                                                                       |      1|
|1243  |                            \Using_FPGA_LUT6.Gen_Ret_Addr[17].WB_PC_FDE                       |MB_FDE_875                                                                                          |      1|
|1244  |                            \Using_FPGA_LUT6.Gen_Ret_Addr[18].I_RET_ADDR_WB                   |MB_LUT6_2__parameterized3_876                                                                       |      1|
|1245  |                            \Using_FPGA_LUT6.Gen_Ret_Addr[18].WB_PC_FDE                       |MB_FDE_877                                                                                          |      1|
|1246  |                            \Using_FPGA_LUT6.Gen_Ret_Addr[19].I_RET_ADDR_WB                   |MB_LUT6_2__parameterized3_878                                                                       |      1|
|1247  |                            \Using_FPGA_LUT6.Gen_Ret_Addr[19].WB_PC_FDE                       |MB_FDE_879                                                                                          |      1|
|1248  |                            \Using_FPGA_LUT6.Gen_Ret_Addr[1].I_RET_ADDR_WB                    |MB_LUT6_2__parameterized3_880                                                                       |      1|
|1249  |                            \Using_FPGA_LUT6.Gen_Ret_Addr[1].WB_PC_FDE                        |MB_FDE_881                                                                                          |      1|
|1250  |                            \Using_FPGA_LUT6.Gen_Ret_Addr[20].I_RET_ADDR_WB                   |MB_LUT6_2__parameterized3_882                                                                       |      1|
|1251  |                            \Using_FPGA_LUT6.Gen_Ret_Addr[20].WB_PC_FDE                       |MB_FDE_883                                                                                          |      1|
|1252  |                            \Using_FPGA_LUT6.Gen_Ret_Addr[21].I_RET_ADDR_WB                   |MB_LUT6_2__parameterized3_884                                                                       |      1|
|1253  |                            \Using_FPGA_LUT6.Gen_Ret_Addr[21].WB_PC_FDE                       |MB_FDE_885                                                                                          |      1|
|1254  |                            \Using_FPGA_LUT6.Gen_Ret_Addr[22].I_RET_ADDR_WB                   |MB_LUT6_2__parameterized3_886                                                                       |      1|
|1255  |                            \Using_FPGA_LUT6.Gen_Ret_Addr[22].WB_PC_FDE                       |MB_FDE_887                                                                                          |      1|
|1256  |                            \Using_FPGA_LUT6.Gen_Ret_Addr[23].I_RET_ADDR_WB                   |MB_LUT6_2__parameterized3_888                                                                       |      1|
|1257  |                            \Using_FPGA_LUT6.Gen_Ret_Addr[23].WB_PC_FDE                       |MB_FDE_889                                                                                          |      1|
|1258  |                            \Using_FPGA_LUT6.Gen_Ret_Addr[24].I_RET_ADDR_WB                   |MB_LUT6_2__parameterized3_890                                                                       |      1|
|1259  |                            \Using_FPGA_LUT6.Gen_Ret_Addr[24].WB_PC_FDE                       |MB_FDE_891                                                                                          |      1|
|1260  |                            \Using_FPGA_LUT6.Gen_Ret_Addr[25].I_RET_ADDR_WB                   |MB_LUT6_2__parameterized3_892                                                                       |      1|
|1261  |                            \Using_FPGA_LUT6.Gen_Ret_Addr[25].WB_PC_FDE                       |MB_FDE_893                                                                                          |      1|
|1262  |                            \Using_FPGA_LUT6.Gen_Ret_Addr[26].I_RET_ADDR_WB                   |MB_LUT6_2__parameterized3_894                                                                       |      1|
|1263  |                            \Using_FPGA_LUT6.Gen_Ret_Addr[26].WB_PC_FDE                       |MB_FDE_895                                                                                          |      1|
|1264  |                            \Using_FPGA_LUT6.Gen_Ret_Addr[27].I_RET_ADDR_WB                   |MB_LUT6_2__parameterized3_896                                                                       |      1|
|1265  |                            \Using_FPGA_LUT6.Gen_Ret_Addr[27].WB_PC_FDE                       |MB_FDE_897                                                                                          |      1|
|1266  |                            \Using_FPGA_LUT6.Gen_Ret_Addr[28].I_RET_ADDR_WB                   |MB_LUT6_2__parameterized3_898                                                                       |      1|
|1267  |                            \Using_FPGA_LUT6.Gen_Ret_Addr[28].WB_PC_FDE                       |MB_FDE_899                                                                                          |      1|
|1268  |                            \Using_FPGA_LUT6.Gen_Ret_Addr[29].I_RET_ADDR_WB                   |MB_LUT6_2__parameterized3_900                                                                       |      1|
|1269  |                            \Using_FPGA_LUT6.Gen_Ret_Addr[29].WB_PC_FDE                       |MB_FDE_901                                                                                          |      1|
|1270  |                            \Using_FPGA_LUT6.Gen_Ret_Addr[2].I_RET_ADDR_WB                    |MB_LUT6_2__parameterized3_902                                                                       |      1|
|1271  |                            \Using_FPGA_LUT6.Gen_Ret_Addr[2].WB_PC_FDE                        |MB_FDE_903                                                                                          |      1|
|1272  |                            \Using_FPGA_LUT6.Gen_Ret_Addr[30].I_RET_ADDR_WB                   |MB_LUT6_2__parameterized3_904                                                                       |      1|
|1273  |                            \Using_FPGA_LUT6.Gen_Ret_Addr[30].WB_PC_FDE                       |MB_FDE_905                                                                                          |      1|
|1274  |                            \Using_FPGA_LUT6.Gen_Ret_Addr[31].I_RET_ADDR_WB                   |MB_LUT6_2__parameterized3_906                                                                       |      1|
|1275  |                            \Using_FPGA_LUT6.Gen_Ret_Addr[31].WB_PC_FDE                       |MB_FDE_907                                                                                          |      1|
|1276  |                            \Using_FPGA_LUT6.Gen_Ret_Addr[3].I_RET_ADDR_WB                    |MB_LUT6_2__parameterized3_908                                                                       |      1|
|1277  |                            \Using_FPGA_LUT6.Gen_Ret_Addr[3].WB_PC_FDE                        |MB_FDE_909                                                                                          |      1|
|1278  |                            \Using_FPGA_LUT6.Gen_Ret_Addr[4].I_RET_ADDR_WB                    |MB_LUT6_2__parameterized3_910                                                                       |      1|
|1279  |                            \Using_FPGA_LUT6.Gen_Ret_Addr[4].WB_PC_FDE                        |MB_FDE_911                                                                                          |      1|
|1280  |                            \Using_FPGA_LUT6.Gen_Ret_Addr[5].I_RET_ADDR_WB                    |MB_LUT6_2__parameterized3_912                                                                       |      1|
|1281  |                            \Using_FPGA_LUT6.Gen_Ret_Addr[5].WB_PC_FDE                        |MB_FDE_913                                                                                          |      1|
|1282  |                            \Using_FPGA_LUT6.Gen_Ret_Addr[6].I_RET_ADDR_WB                    |MB_LUT6_2__parameterized3_914                                                                       |      1|
|1283  |                            \Using_FPGA_LUT6.Gen_Ret_Addr[6].WB_PC_FDE                        |MB_FDE_915                                                                                          |      1|
|1284  |                            \Using_FPGA_LUT6.Gen_Ret_Addr[7].I_RET_ADDR_WB                    |MB_LUT6_2__parameterized3_916                                                                       |      1|
|1285  |                            \Using_FPGA_LUT6.Gen_Ret_Addr[7].WB_PC_FDE                        |MB_FDE_917                                                                                          |      1|
|1286  |                            \Using_FPGA_LUT6.Gen_Ret_Addr[8].I_RET_ADDR_WB                    |MB_LUT6_2__parameterized3_918                                                                       |      1|
|1287  |                            \Using_FPGA_LUT6.Gen_Ret_Addr[8].WB_PC_FDE                        |MB_FDE_919                                                                                          |      1|
|1288  |                            \Using_FPGA_LUT6.Gen_Ret_Addr[9].I_RET_ADDR_WB                    |MB_LUT6_2__parameterized3_920                                                                       |      1|
|1289  |                            \Using_FPGA_LUT6.Gen_Ret_Addr[9].WB_PC_FDE                        |MB_FDE_921                                                                                          |      1|
|1290  |                          msr_reg_i                                                           |msr_reg_gti                                                                                         |     26|
|1291  |                            \MEM_MSR_Bits[25].Using_FDR.MSR_I                                 |microblaze_v10_0_6_MB_FDR_852                                                                       |      2|
|1292  |                            \MEM_MSR_Bits[28].Using_FDR.MSR_I                                 |microblaze_v10_0_6_MB_FDR_853                                                                       |      2|
|1293  |                            \MEM_MSR_Bits[29].Using_FDR.MSR_I                                 |microblaze_v10_0_6_MB_FDR_854                                                                       |      6|
|1294  |                            \MEM_MSR_Bits[30].Using_FDR.MSR_I                                 |microblaze_v10_0_6_MB_FDR_855                                                                       |      5|
|1295  |                            \OF_EX_MSR_Bits[25].Using_FDR.MSR_ex_I                            |microblaze_v10_0_6_MB_FDR_856                                                                       |      1|
|1296  |                            \OF_EX_MSR_Bits[28].Using_FDR.MSR_ex_I                            |microblaze_v10_0_6_MB_FDR_857                                                                       |      2|
|1297  |                            \OF_EX_MSR_Bits[29].Using_FDR.MSR_ex_I                            |microblaze_v10_0_6_MB_FDR_858                                                                       |      2|
|1298  |                            \OF_EX_MSR_Bits[30].Using_FDR.MSR_ex_I                            |microblaze_v10_0_6_MB_FDR_859                                                                       |      2|
|1299  |                        Decode_I                                                              |Decode_gti                                                                                          |   1356|
|1300  |                          PC_Module_I                                                         |PC_Module_gti                                                                                       |    347|
|1301  |                            \Instruction_Prefetch_Mux[0].Gen_Instr_DFF                        |microblaze_v10_0_6_MB_FDR_759                                                                       |      3|
|1302  |                            \Instruction_Prefetch_Mux[0].PC_Mux_MUXF7                         |microblaze_v10_0_6_MB_MUXF7_760                                                                     |      2|
|1303  |                            \Instruction_Prefetch_Mux[10].Gen_Instr_DFF                       |microblaze_v10_0_6_MB_FDR_761                                                                       |      3|
|1304  |                            \Instruction_Prefetch_Mux[10].PC_Mux_MUXF7                        |microblaze_v10_0_6_MB_MUXF7_762                                                                     |      2|
|1305  |                            \Instruction_Prefetch_Mux[11].Gen_Instr_DFF                       |microblaze_v10_0_6_MB_FDR_763                                                                       |      3|
|1306  |                            \Instruction_Prefetch_Mux[11].PC_Mux_MUXF7                        |microblaze_v10_0_6_MB_MUXF7_764                                                                     |      2|
|1307  |                            \Instruction_Prefetch_Mux[12].Gen_Instr_DFF                       |microblaze_v10_0_6_MB_FDR_765                                                                       |      3|
|1308  |                            \Instruction_Prefetch_Mux[12].PC_Mux_MUXF7                        |microblaze_v10_0_6_MB_MUXF7_766                                                                     |      2|
|1309  |                            \Instruction_Prefetch_Mux[13].Gen_Instr_DFF                       |microblaze_v10_0_6_MB_FDR_767                                                                       |      3|
|1310  |                            \Instruction_Prefetch_Mux[13].PC_Mux_MUXF7                        |microblaze_v10_0_6_MB_MUXF7_768                                                                     |      2|
|1311  |                            \Instruction_Prefetch_Mux[14].Gen_Instr_DFF                       |microblaze_v10_0_6_MB_FDR_769                                                                       |      3|
|1312  |                            \Instruction_Prefetch_Mux[14].PC_Mux_MUXF7                        |microblaze_v10_0_6_MB_MUXF7_770                                                                     |      2|
|1313  |                            \Instruction_Prefetch_Mux[15].Gen_Instr_DFF                       |microblaze_v10_0_6_MB_FDR_771                                                                       |      3|
|1314  |                            \Instruction_Prefetch_Mux[15].PC_Mux_MUXF7                        |microblaze_v10_0_6_MB_MUXF7_772                                                                     |      2|
|1315  |                            \Instruction_Prefetch_Mux[16].Gen_Instr_DFF                       |microblaze_v10_0_6_MB_FDR_773                                                                       |      3|
|1316  |                            \Instruction_Prefetch_Mux[16].PC_Mux_MUXF7                        |microblaze_v10_0_6_MB_MUXF7_774                                                                     |      2|
|1317  |                            \Instruction_Prefetch_Mux[17].Gen_Instr_DFF                       |microblaze_v10_0_6_MB_FDR_775                                                                       |      3|
|1318  |                            \Instruction_Prefetch_Mux[17].PC_Mux_MUXF7                        |microblaze_v10_0_6_MB_MUXF7_776                                                                     |      2|
|1319  |                            \Instruction_Prefetch_Mux[18].Gen_Instr_DFF                       |microblaze_v10_0_6_MB_FDR_777                                                                       |      3|
|1320  |                            \Instruction_Prefetch_Mux[18].PC_Mux_MUXF7                        |microblaze_v10_0_6_MB_MUXF7_778                                                                     |      2|
|1321  |                            \Instruction_Prefetch_Mux[19].Gen_Instr_DFF                       |microblaze_v10_0_6_MB_FDR_779                                                                       |      3|
|1322  |                            \Instruction_Prefetch_Mux[19].PC_Mux_MUXF7                        |microblaze_v10_0_6_MB_MUXF7_780                                                                     |      2|
|1323  |                            \Instruction_Prefetch_Mux[1].Gen_Instr_DFF                        |microblaze_v10_0_6_MB_FDR_781                                                                       |      3|
|1324  |                            \Instruction_Prefetch_Mux[1].PC_Mux_MUXF7                         |microblaze_v10_0_6_MB_MUXF7_782                                                                     |      2|
|1325  |                            \Instruction_Prefetch_Mux[20].Gen_Instr_DFF                       |microblaze_v10_0_6_MB_FDR_783                                                                       |      3|
|1326  |                            \Instruction_Prefetch_Mux[20].PC_Mux_MUXF7                        |microblaze_v10_0_6_MB_MUXF7_784                                                                     |      2|
|1327  |                            \Instruction_Prefetch_Mux[21].Gen_Instr_DFF                       |microblaze_v10_0_6_MB_FDR_785                                                                       |      3|
|1328  |                            \Instruction_Prefetch_Mux[21].PC_Mux_MUXF7                        |microblaze_v10_0_6_MB_MUXF7_786                                                                     |      2|
|1329  |                            \Instruction_Prefetch_Mux[22].Gen_Instr_DFF                       |microblaze_v10_0_6_MB_FDR_787                                                                       |      3|
|1330  |                            \Instruction_Prefetch_Mux[22].PC_Mux_MUXF7                        |microblaze_v10_0_6_MB_MUXF7_788                                                                     |      2|
|1331  |                            \Instruction_Prefetch_Mux[23].Gen_Instr_DFF                       |microblaze_v10_0_6_MB_FDR_789                                                                       |      3|
|1332  |                            \Instruction_Prefetch_Mux[23].PC_Mux_MUXF7                        |microblaze_v10_0_6_MB_MUXF7_790                                                                     |      2|
|1333  |                            \Instruction_Prefetch_Mux[24].Gen_Instr_DFF                       |microblaze_v10_0_6_MB_FDR_791                                                                       |      3|
|1334  |                            \Instruction_Prefetch_Mux[24].PC_Mux_MUXF7                        |microblaze_v10_0_6_MB_MUXF7_792                                                                     |      2|
|1335  |                            \Instruction_Prefetch_Mux[25].Gen_Instr_DFF                       |microblaze_v10_0_6_MB_FDR_793                                                                       |      3|
|1336  |                            \Instruction_Prefetch_Mux[25].PC_Mux_MUXF7                        |microblaze_v10_0_6_MB_MUXF7_794                                                                     |      2|
|1337  |                            \Instruction_Prefetch_Mux[26].Gen_Instr_DFF                       |microblaze_v10_0_6_MB_FDR_795                                                                       |      3|
|1338  |                            \Instruction_Prefetch_Mux[26].PC_Mux_MUXF7                        |microblaze_v10_0_6_MB_MUXF7_796                                                                     |      2|
|1339  |                            \Instruction_Prefetch_Mux[27].Gen_Instr_DFF                       |microblaze_v10_0_6_MB_FDR_797                                                                       |      3|
|1340  |                            \Instruction_Prefetch_Mux[27].PC_Mux_MUXF7                        |microblaze_v10_0_6_MB_MUXF7_798                                                                     |      2|
|1341  |                            \Instruction_Prefetch_Mux[28].Gen_Instr_DFF                       |microblaze_v10_0_6_MB_FDR_799                                                                       |      3|
|1342  |                            \Instruction_Prefetch_Mux[28].PC_Mux_MUXF7                        |microblaze_v10_0_6_MB_MUXF7_800                                                                     |      2|
|1343  |                            \Instruction_Prefetch_Mux[29].Gen_Instr_DFF                       |microblaze_v10_0_6_MB_FDR_801                                                                       |      3|
|1344  |                            \Instruction_Prefetch_Mux[29].PC_Mux_MUXF7                        |microblaze_v10_0_6_MB_MUXF7_802                                                                     |      2|
|1345  |                            \Instruction_Prefetch_Mux[2].Gen_Instr_DFF                        |microblaze_v10_0_6_MB_FDR_803                                                                       |      3|
|1346  |                            \Instruction_Prefetch_Mux[2].PC_Mux_MUXF7                         |microblaze_v10_0_6_MB_MUXF7_804                                                                     |      2|
|1347  |                            \Instruction_Prefetch_Mux[30].Gen_Instr_DFF                       |microblaze_v10_0_6_MB_FDR_805                                                                       |      3|
|1348  |                            \Instruction_Prefetch_Mux[30].PC_Mux_MUXF7                        |microblaze_v10_0_6_MB_MUXF7_806                                                                     |      2|
|1349  |                            \Instruction_Prefetch_Mux[31].Gen_Instr_DFF                       |microblaze_v10_0_6_MB_FDR_807                                                                       |      3|
|1350  |                            \Instruction_Prefetch_Mux[31].PC_Mux_MUXF7                        |microblaze_v10_0_6_MB_MUXF7_808                                                                     |      2|
|1351  |                            \Instruction_Prefetch_Mux[3].Gen_Instr_DFF                        |microblaze_v10_0_6_MB_FDR_809                                                                       |      3|
|1352  |                            \Instruction_Prefetch_Mux[3].PC_Mux_MUXF7                         |microblaze_v10_0_6_MB_MUXF7_810                                                                     |      2|
|1353  |                            \Instruction_Prefetch_Mux[4].Gen_Instr_DFF                        |microblaze_v10_0_6_MB_FDR_811                                                                       |      3|
|1354  |                            \Instruction_Prefetch_Mux[4].PC_Mux_MUXF7                         |microblaze_v10_0_6_MB_MUXF7_812                                                                     |      2|
|1355  |                            \Instruction_Prefetch_Mux[5].Gen_Instr_DFF                        |microblaze_v10_0_6_MB_FDR_813                                                                       |      3|
|1356  |                            \Instruction_Prefetch_Mux[5].PC_Mux_MUXF7                         |microblaze_v10_0_6_MB_MUXF7_814                                                                     |      2|
|1357  |                            \Instruction_Prefetch_Mux[6].Gen_Instr_DFF                        |microblaze_v10_0_6_MB_FDR_815                                                                       |      3|
|1358  |                            \Instruction_Prefetch_Mux[6].PC_Mux_MUXF7                         |microblaze_v10_0_6_MB_MUXF7_816                                                                     |      2|
|1359  |                            \Instruction_Prefetch_Mux[7].Gen_Instr_DFF                        |microblaze_v10_0_6_MB_FDR_817                                                                       |      3|
|1360  |                            \Instruction_Prefetch_Mux[7].PC_Mux_MUXF7                         |microblaze_v10_0_6_MB_MUXF7_818                                                                     |      2|
|1361  |                            \Instruction_Prefetch_Mux[8].Gen_Instr_DFF                        |microblaze_v10_0_6_MB_FDR_819                                                                       |      3|
|1362  |                            \Instruction_Prefetch_Mux[8].PC_Mux_MUXF7                         |microblaze_v10_0_6_MB_MUXF7_820                                                                     |      2|
|1363  |                            \Instruction_Prefetch_Mux[9].Gen_Instr_DFF                        |microblaze_v10_0_6_MB_FDR_821                                                                       |      3|
|1364  |                            \Instruction_Prefetch_Mux[9].PC_Mux_MUXF7                         |microblaze_v10_0_6_MB_MUXF7_822                                                                     |      2|
|1365  |                            \Using_FPGA.Incr_PC[0].MUXCY_XOR_I                                |microblaze_v10_0_6_MB_MUXCY_XORCY                                                                   |      1|
|1366  |                            \Using_FPGA.Incr_PC[10].MUXCY_XOR_I                               |microblaze_v10_0_6_MB_MUXCY_XORCY_823                                                               |      2|
|1367  |                            \Using_FPGA.Incr_PC[11].MUXCY_XOR_I                               |microblaze_v10_0_6_MB_MUXCY_XORCY_824                                                               |      2|
|1368  |                            \Using_FPGA.Incr_PC[12].MUXCY_XOR_I                               |microblaze_v10_0_6_MB_MUXCY_XORCY_825                                                               |      2|
|1369  |                            \Using_FPGA.Incr_PC[13].MUXCY_XOR_I                               |microblaze_v10_0_6_MB_MUXCY_XORCY_826                                                               |      2|
|1370  |                            \Using_FPGA.Incr_PC[14].MUXCY_XOR_I                               |microblaze_v10_0_6_MB_MUXCY_XORCY_827                                                               |      2|
|1371  |                            \Using_FPGA.Incr_PC[15].MUXCY_XOR_I                               |microblaze_v10_0_6_MB_MUXCY_XORCY_828                                                               |      2|
|1372  |                            \Using_FPGA.Incr_PC[16].MUXCY_XOR_I                               |microblaze_v10_0_6_MB_MUXCY_XORCY_829                                                               |      2|
|1373  |                            \Using_FPGA.Incr_PC[17].MUXCY_XOR_I                               |microblaze_v10_0_6_MB_MUXCY_XORCY_830                                                               |      2|
|1374  |                            \Using_FPGA.Incr_PC[18].MUXCY_XOR_I                               |microblaze_v10_0_6_MB_MUXCY_XORCY_831                                                               |      2|
|1375  |                            \Using_FPGA.Incr_PC[19].MUXCY_XOR_I                               |microblaze_v10_0_6_MB_MUXCY_XORCY_832                                                               |      2|
|1376  |                            \Using_FPGA.Incr_PC[1].MUXCY_XOR_I                                |microblaze_v10_0_6_MB_MUXCY_XORCY_833                                                               |      2|
|1377  |                            \Using_FPGA.Incr_PC[20].MUXCY_XOR_I                               |microblaze_v10_0_6_MB_MUXCY_XORCY_834                                                               |      2|
|1378  |                            \Using_FPGA.Incr_PC[21].MUXCY_XOR_I                               |microblaze_v10_0_6_MB_MUXCY_XORCY_835                                                               |      2|
|1379  |                            \Using_FPGA.Incr_PC[22].MUXCY_XOR_I                               |microblaze_v10_0_6_MB_MUXCY_XORCY_836                                                               |      2|
|1380  |                            \Using_FPGA.Incr_PC[23].MUXCY_XOR_I                               |microblaze_v10_0_6_MB_MUXCY_XORCY_837                                                               |      2|
|1381  |                            \Using_FPGA.Incr_PC[24].MUXCY_XOR_I                               |microblaze_v10_0_6_MB_MUXCY_XORCY_838                                                               |      2|
|1382  |                            \Using_FPGA.Incr_PC[25].MUXCY_XOR_I                               |microblaze_v10_0_6_MB_MUXCY_XORCY_839                                                               |      2|
|1383  |                            \Using_FPGA.Incr_PC[26].MUXCY_XOR_I                               |microblaze_v10_0_6_MB_MUXCY_XORCY_840                                                               |      2|
|1384  |                            \Using_FPGA.Incr_PC[27].MUXCY_XOR_I                               |microblaze_v10_0_6_MB_MUXCY_XORCY_841                                                               |      2|
|1385  |                            \Using_FPGA.Incr_PC[28].MUXCY_XOR_I                               |microblaze_v10_0_6_MB_MUXCY_XORCY_842                                                               |      2|
|1386  |                            \Using_FPGA.Incr_PC[29].MUXCY_XOR_I                               |microblaze_v10_0_6_MB_MUXCY_XORCY_843                                                               |      2|
|1387  |                            \Using_FPGA.Incr_PC[2].MUXCY_XOR_I                                |microblaze_v10_0_6_MB_MUXCY_XORCY_844                                                               |      2|
|1388  |                            \Using_FPGA.Incr_PC[3].MUXCY_XOR_I                                |microblaze_v10_0_6_MB_MUXCY_XORCY_845                                                               |      2|
|1389  |                            \Using_FPGA.Incr_PC[4].MUXCY_XOR_I                                |microblaze_v10_0_6_MB_MUXCY_XORCY_846                                                               |      2|
|1390  |                            \Using_FPGA.Incr_PC[5].MUXCY_XOR_I                                |microblaze_v10_0_6_MB_MUXCY_XORCY_847                                                               |      2|
|1391  |                            \Using_FPGA.Incr_PC[6].MUXCY_XOR_I                                |microblaze_v10_0_6_MB_MUXCY_XORCY_848                                                               |      2|
|1392  |                            \Using_FPGA.Incr_PC[7].MUXCY_XOR_I                                |microblaze_v10_0_6_MB_MUXCY_XORCY_849                                                               |      2|
|1393  |                            \Using_FPGA.Incr_PC[8].MUXCY_XOR_I                                |microblaze_v10_0_6_MB_MUXCY_XORCY_850                                                               |      2|
|1394  |                            \Using_FPGA.Incr_PC[9].MUXCY_XOR_I                                |microblaze_v10_0_6_MB_MUXCY_XORCY_851                                                               |      2|
|1395  |                          PreFetch_Buffer_I1                                                  |PreFetch_Buffer_gti                                                                                 |    433|
|1396  |                            \Gen_Mux_Select_LUT6[1].Gen_Sel_DFF                               |microblaze_v10_0_6_MB_FDR_665                                                                       |      4|
|1397  |                            \Gen_Mux_Select_LUT6[1].Mux_Select_LUT6                           |microblaze_v10_0_6_MB_LUT6                                                                          |      1|
|1398  |                            \Gen_Mux_Select_LUT6[2].Gen_Sel_DFF                               |microblaze_v10_0_6_MB_FDR_666                                                                       |      5|
|1399  |                            \Gen_Mux_Select_LUT6[2].Mux_Select_LUT6                           |microblaze_v10_0_6_MB_LUT6_667                                                                      |      1|
|1400  |                            \Gen_Mux_Select_LUT6[3].Gen_Sel_DFF                               |microblaze_v10_0_6_MB_FDR_668                                                                       |      1|
|1401  |                            \Gen_Mux_Select_LUT6[3].Mux_Select_LUT6                           |microblaze_v10_0_6_MB_LUT6_669                                                                      |      1|
|1402  |                            \Gen_Mux_Select_LUT6[4].Gen_Sel_DFF                               |microblaze_v10_0_6_MB_FDR_670                                                                       |     44|
|1403  |                            \Gen_Mux_Select_LUT6[4].Mux_Select_LUT6                           |microblaze_v10_0_6_MB_LUT6_671                                                                      |      1|
|1404  |                            \Gen_Mux_Select_LUT6[4].Using_ExtraMUX.Mux_Select_Delayslot_LUT6  |microblaze_v10_0_6_MB_LUT6__parameterized0                                                          |      1|
|1405  |                            \Gen_Mux_Select_LUT6[4].Using_ExtraMUX.Sel_Mux_MUXF7              |microblaze_v10_0_6_MB_MUXF7                                                                         |      1|
|1406  |                            \Instruction_Prefetch_Mux[0].Gen_Instr_DFF                        |microblaze_v10_0_6_MB_FDR_672                                                                       |      6|
|1407  |                            \Instruction_Prefetch_Mux[0].Instr_Mux_MUXF7                      |microblaze_v10_0_6_MB_MUXF7_673                                                                     |      1|
|1408  |                            \Instruction_Prefetch_Mux[10].Gen_Instr_DFF                       |microblaze_v10_0_6_MB_FDR_674                                                                       |      1|
|1409  |                            \Instruction_Prefetch_Mux[10].Instr_Mux_MUXF7                     |microblaze_v10_0_6_MB_MUXF7_675                                                                     |      1|
|1410  |                            \Instruction_Prefetch_Mux[11].Gen_Instr_DFF                       |microblaze_v10_0_6_MB_FDR_676                                                                       |      1|
|1411  |                            \Instruction_Prefetch_Mux[11].Instr_Mux_MUXF7                     |microblaze_v10_0_6_MB_MUXF7_677                                                                     |      1|
|1412  |                            \Instruction_Prefetch_Mux[12].Gen_Instr_DFF                       |microblaze_v10_0_6_MB_FDR_678                                                                       |      2|
|1413  |                            \Instruction_Prefetch_Mux[12].Instr_Mux_MUXF7                     |microblaze_v10_0_6_MB_MUXF7_679                                                                     |      1|
|1414  |                            \Instruction_Prefetch_Mux[13].Gen_Instr_DFF                       |microblaze_v10_0_6_MB_FDR_680                                                                       |      2|
|1415  |                            \Instruction_Prefetch_Mux[13].Instr_Mux_MUXF7                     |microblaze_v10_0_6_MB_MUXF7_681                                                                     |      1|
|1416  |                            \Instruction_Prefetch_Mux[14].Gen_Instr_DFF                       |microblaze_v10_0_6_MB_FDR_682                                                                       |      2|
|1417  |                            \Instruction_Prefetch_Mux[14].Instr_Mux_MUXF7                     |microblaze_v10_0_6_MB_MUXF7_683                                                                     |      1|
|1418  |                            \Instruction_Prefetch_Mux[15].Gen_Instr_DFF                       |microblaze_v10_0_6_MB_FDR_684                                                                       |      1|
|1419  |                            \Instruction_Prefetch_Mux[15].Instr_Mux_MUXF7                     |microblaze_v10_0_6_MB_MUXF7_685                                                                     |      1|
|1420  |                            \Instruction_Prefetch_Mux[16].Gen_Instr_DFF                       |microblaze_v10_0_6_MB_FDR_686                                                                       |     19|
|1421  |                            \Instruction_Prefetch_Mux[16].Instr_Mux_MUXF7                     |microblaze_v10_0_6_MB_MUXF7_687                                                                     |      1|
|1422  |                            \Instruction_Prefetch_Mux[17].Gen_Instr_DFF                       |microblaze_v10_0_6_MB_FDR_688                                                                       |      9|
|1423  |                            \Instruction_Prefetch_Mux[17].Instr_Mux_MUXF7                     |microblaze_v10_0_6_MB_MUXF7_689                                                                     |      1|
|1424  |                            \Instruction_Prefetch_Mux[18].Gen_Instr_DFF                       |microblaze_v10_0_6_MB_FDR_690                                                                       |      2|
|1425  |                            \Instruction_Prefetch_Mux[18].Instr_Mux_MUXF7                     |microblaze_v10_0_6_MB_MUXF7_691                                                                     |      1|
|1426  |                            \Instruction_Prefetch_Mux[19].Gen_Instr_DFF                       |microblaze_v10_0_6_MB_FDR_692                                                                       |      2|
|1427  |                            \Instruction_Prefetch_Mux[19].Instr_Mux_MUXF7                     |microblaze_v10_0_6_MB_MUXF7_693                                                                     |      1|
|1428  |                            \Instruction_Prefetch_Mux[1].Gen_Instr_DFF                        |microblaze_v10_0_6_MB_FDR_694                                                                       |      7|
|1429  |                            \Instruction_Prefetch_Mux[1].Instr_Mux_MUXF7                      |microblaze_v10_0_6_MB_MUXF7_695                                                                     |      1|
|1430  |                            \Instruction_Prefetch_Mux[20].Gen_Instr_DFF                       |microblaze_v10_0_6_MB_FDR_696                                                                       |      2|
|1431  |                            \Instruction_Prefetch_Mux[20].Instr_Mux_MUXF7                     |microblaze_v10_0_6_MB_MUXF7_697                                                                     |      1|
|1432  |                            \Instruction_Prefetch_Mux[21].Gen_Instr_DFF                       |microblaze_v10_0_6_MB_FDR_698                                                                       |      5|
|1433  |                            \Instruction_Prefetch_Mux[21].Instr_Mux_MUXF7                     |microblaze_v10_0_6_MB_MUXF7_699                                                                     |      1|
|1434  |                            \Instruction_Prefetch_Mux[22].Gen_Instr_DFF                       |microblaze_v10_0_6_MB_FDR_700                                                                       |      2|
|1435  |                            \Instruction_Prefetch_Mux[22].Instr_Mux_MUXF7                     |microblaze_v10_0_6_MB_MUXF7_701                                                                     |      1|
|1436  |                            \Instruction_Prefetch_Mux[23].Gen_Instr_DFF                       |microblaze_v10_0_6_MB_FDR_702                                                                       |      2|
|1437  |                            \Instruction_Prefetch_Mux[23].Instr_Mux_MUXF7                     |microblaze_v10_0_6_MB_MUXF7_703                                                                     |      1|
|1438  |                            \Instruction_Prefetch_Mux[24].Gen_Instr_DFF                       |microblaze_v10_0_6_MB_FDR_704                                                                       |      2|
|1439  |                            \Instruction_Prefetch_Mux[24].Instr_Mux_MUXF7                     |microblaze_v10_0_6_MB_MUXF7_705                                                                     |      1|
|1440  |                            \Instruction_Prefetch_Mux[25].Gen_Instr_DFF                       |microblaze_v10_0_6_MB_FDR_706                                                                       |      2|
|1441  |                            \Instruction_Prefetch_Mux[25].Instr_Mux_MUXF7                     |microblaze_v10_0_6_MB_MUXF7_707                                                                     |      1|
|1442  |                            \Instruction_Prefetch_Mux[26].Gen_Instr_DFF                       |microblaze_v10_0_6_MB_FDR_708                                                                       |      3|
|1443  |                            \Instruction_Prefetch_Mux[26].Instr_Mux_MUXF7                     |microblaze_v10_0_6_MB_MUXF7_709                                                                     |      1|
|1444  |                            \Instruction_Prefetch_Mux[27].Gen_Instr_DFF                       |microblaze_v10_0_6_MB_FDR_710                                                                       |      2|
|1445  |                            \Instruction_Prefetch_Mux[27].Instr_Mux_MUXF7                     |microblaze_v10_0_6_MB_MUXF7_711                                                                     |      1|
|1446  |                            \Instruction_Prefetch_Mux[28].Gen_Instr_DFF                       |microblaze_v10_0_6_MB_FDR_712                                                                       |      2|
|1447  |                            \Instruction_Prefetch_Mux[28].Instr_Mux_MUXF7                     |microblaze_v10_0_6_MB_MUXF7_713                                                                     |      1|
|1448  |                            \Instruction_Prefetch_Mux[29].Gen_Instr_DFF                       |microblaze_v10_0_6_MB_FDR_714                                                                       |      2|
|1449  |                            \Instruction_Prefetch_Mux[29].Instr_Mux_MUXF7                     |microblaze_v10_0_6_MB_MUXF7_715                                                                     |      1|
|1450  |                            \Instruction_Prefetch_Mux[2].Gen_Instr_DFF                        |microblaze_v10_0_6_MB_FDR_716                                                                       |      5|
|1451  |                            \Instruction_Prefetch_Mux[2].Instr_Mux_MUXF7                      |microblaze_v10_0_6_MB_MUXF7_717                                                                     |      1|
|1452  |                            \Instruction_Prefetch_Mux[30].Gen_Instr_DFF                       |microblaze_v10_0_6_MB_FDR_718                                                                       |      3|
|1453  |                            \Instruction_Prefetch_Mux[30].Instr_Mux_MUXF7                     |microblaze_v10_0_6_MB_MUXF7_719                                                                     |      1|
|1454  |                            \Instruction_Prefetch_Mux[31].Gen_Instr_DFF                       |microblaze_v10_0_6_MB_FDR_720                                                                       |      3|
|1455  |                            \Instruction_Prefetch_Mux[31].Instr_Mux_MUXF7                     |microblaze_v10_0_6_MB_MUXF7_721                                                                     |      1|
|1456  |                            \Instruction_Prefetch_Mux[32].Gen_Instr_DFF                       |microblaze_v10_0_6_MB_FDR_722                                                                       |      4|
|1457  |                            \Instruction_Prefetch_Mux[32].Instr_Mux_MUXF7                     |microblaze_v10_0_6_MB_MUXF7_723                                                                     |      2|
|1458  |                            \Instruction_Prefetch_Mux[33].Gen_Instr_DFF                       |microblaze_v10_0_6_MB_FDR_724                                                                       |      2|
|1459  |                            \Instruction_Prefetch_Mux[33].Instr_Mux_MUXF7                     |microblaze_v10_0_6_MB_MUXF7_725                                                                     |      1|
|1460  |                            \Instruction_Prefetch_Mux[34].Gen_Instr_DFF                       |microblaze_v10_0_6_MB_FDR_726                                                                       |     21|
|1461  |                            \Instruction_Prefetch_Mux[34].Instr_Mux_MUXF7                     |microblaze_v10_0_6_MB_MUXF7_727                                                                     |      1|
|1462  |                            \Instruction_Prefetch_Mux[35].Gen_Instr_DFF                       |microblaze_v10_0_6_MB_FDR_728                                                                       |      1|
|1463  |                            \Instruction_Prefetch_Mux[35].Instr_Mux_MUXF7                     |microblaze_v10_0_6_MB_MUXF7_729                                                                     |      1|
|1464  |                            \Instruction_Prefetch_Mux[36].Gen_Instr_DFF                       |microblaze_v10_0_6_MB_FDR_730                                                                       |      1|
|1465  |                            \Instruction_Prefetch_Mux[36].Instr_Mux_MUXF7                     |microblaze_v10_0_6_MB_MUXF7_731                                                                     |      1|
|1466  |                            \Instruction_Prefetch_Mux[37].Gen_Instr_DFF                       |microblaze_v10_0_6_MB_FDR_732                                                                       |      4|
|1467  |                            \Instruction_Prefetch_Mux[37].Instr_Mux_MUXF7                     |microblaze_v10_0_6_MB_MUXF7_733                                                                     |      1|
|1468  |                            \Instruction_Prefetch_Mux[38].Gen_Instr_DFF                       |microblaze_v10_0_6_MB_FDR_734                                                                       |      2|
|1469  |                            \Instruction_Prefetch_Mux[38].Instr_Mux_MUXF7                     |microblaze_v10_0_6_MB_MUXF7_735                                                                     |      1|
|1470  |                            \Instruction_Prefetch_Mux[39].Gen_Instr_DFF                       |microblaze_v10_0_6_MB_FDR_736                                                                       |      1|
|1471  |                            \Instruction_Prefetch_Mux[39].Instr_Mux_MUXF7                     |microblaze_v10_0_6_MB_MUXF7_737                                                                     |      1|
|1472  |                            \Instruction_Prefetch_Mux[3].Gen_Instr_DFF                        |microblaze_v10_0_6_MB_FDR_738                                                                       |      6|
|1473  |                            \Instruction_Prefetch_Mux[3].Instr_Mux_MUXF7                      |microblaze_v10_0_6_MB_MUXF7_739                                                                     |      1|
|1474  |                            \Instruction_Prefetch_Mux[40].Gen_Instr_DFF                       |microblaze_v10_0_6_MB_FDR_740                                                                       |      4|
|1475  |                            \Instruction_Prefetch_Mux[40].Instr_Mux_MUXF7                     |microblaze_v10_0_6_MB_MUXF7_741                                                                     |      1|
|1476  |                            \Instruction_Prefetch_Mux[41].Gen_Instr_DFF                       |microblaze_v10_0_6_MB_FDR_742                                                                       |      3|
|1477  |                            \Instruction_Prefetch_Mux[41].Instr_Mux_MUXF7                     |microblaze_v10_0_6_MB_MUXF7_743                                                                     |      1|
|1478  |                            \Instruction_Prefetch_Mux[42].Gen_Instr_DFF                       |microblaze_v10_0_6_MB_FDR_744                                                                       |      3|
|1479  |                            \Instruction_Prefetch_Mux[42].Instr_Mux_MUXF7                     |microblaze_v10_0_6_MB_MUXF7_745                                                                     |      1|
|1480  |                            \Instruction_Prefetch_Mux[4].Gen_Instr_DFF                        |microblaze_v10_0_6_MB_FDR_746                                                                       |     48|
|1481  |                            \Instruction_Prefetch_Mux[4].Instr_Mux_MUXF7                      |microblaze_v10_0_6_MB_MUXF7_747                                                                     |      1|
|1482  |                            \Instruction_Prefetch_Mux[5].Gen_Instr_DFF                        |microblaze_v10_0_6_MB_FDR_748                                                                       |     11|
|1483  |                            \Instruction_Prefetch_Mux[5].Instr_Mux_MUXF7                      |microblaze_v10_0_6_MB_MUXF7_749                                                                     |      1|
|1484  |                            \Instruction_Prefetch_Mux[6].Gen_Instr_DFF                        |microblaze_v10_0_6_MB_FDR_750                                                                       |      6|
|1485  |                            \Instruction_Prefetch_Mux[6].Instr_Mux_MUXF7                      |microblaze_v10_0_6_MB_MUXF7_751                                                                     |      1|
|1486  |                            \Instruction_Prefetch_Mux[7].Gen_Instr_DFF                        |microblaze_v10_0_6_MB_FDR_752                                                                       |      1|
|1487  |                            \Instruction_Prefetch_Mux[7].Instr_Mux_MUXF7                      |microblaze_v10_0_6_MB_MUXF7_753                                                                     |      1|
|1488  |                            \Instruction_Prefetch_Mux[8].Gen_Instr_DFF                        |microblaze_v10_0_6_MB_FDR_754                                                                       |     23|
|1489  |                            \Instruction_Prefetch_Mux[8].Instr_Mux_MUXF7                      |microblaze_v10_0_6_MB_MUXF7_755                                                                     |      1|
|1490  |                            \Instruction_Prefetch_Mux[9].Gen_Instr_DFF                        |microblaze_v10_0_6_MB_FDR_756                                                                       |      4|
|1491  |                            \Instruction_Prefetch_Mux[9].Instr_Mux_MUXF7                      |microblaze_v10_0_6_MB_MUXF7_757                                                                     |      1|
|1492  |                            Last_Sel_DFF                                                      |MB_FDS                                                                                              |     44|
|1493  |                            Mux_Select_Empty_LUT6                                             |microblaze_v10_0_6_MB_LUT6__parameterized1                                                          |      1|
|1494  |                            Mux_Select_OF_Valid_LUT6                                          |microblaze_v10_0_6_MB_LUT6__parameterized2                                                          |      1|
|1495  |                            OF_Valid_DFF                                                      |microblaze_v10_0_6_MB_FDR_758                                                                       |      5|
|1496  |                          \Use_MuxCy[10].OF_Piperun_Stage                                     |carry_and                                                                                           |      1|
|1497  |                            MUXCY_I                                                           |microblaze_v10_0_6_MB_MUXCY_664                                                                     |      1|
|1498  |                          \Use_MuxCy[11].OF_Piperun_Stage                                     |carry_and_614                                                                                       |      6|
|1499  |                            MUXCY_I                                                           |microblaze_v10_0_6_MB_MUXCY_663                                                                     |      6|
|1500  |                          \Use_MuxCy[1].OF_Piperun_Stage                                      |carry_and_615                                                                                       |      1|
|1501  |                            MUXCY_I                                                           |microblaze_v10_0_6_MB_MUXCY_662                                                                     |      1|
|1502  |                          \Use_MuxCy[2].OF_Piperun_Stage                                      |carry_and_616                                                                                       |      2|
|1503  |                            MUXCY_I                                                           |microblaze_v10_0_6_MB_MUXCY_661                                                                     |      2|
|1504  |                          \Use_MuxCy[3].OF_Piperun_Stage                                      |carry_and_617                                                                                       |      3|
|1505  |                            MUXCY_I                                                           |microblaze_v10_0_6_MB_MUXCY_660                                                                     |      3|
|1506  |                          \Use_MuxCy[4].OF_Piperun_Stage                                      |carry_and_618                                                                                       |      1|
|1507  |                            MUXCY_I                                                           |microblaze_v10_0_6_MB_MUXCY_659                                                                     |      1|
|1508  |                          \Use_MuxCy[5].OF_Piperun_Stage                                      |carry_and_619                                                                                       |      1|
|1509  |                            MUXCY_I                                                           |microblaze_v10_0_6_MB_MUXCY_658                                                                     |      1|
|1510  |                          \Use_MuxCy[6].OF_Piperun_Stage                                      |carry_and_620                                                                                       |      1|
|1511  |                            MUXCY_I                                                           |microblaze_v10_0_6_MB_MUXCY_657                                                                     |      1|
|1512  |                          \Use_MuxCy[7].OF_Piperun_Stage                                      |carry_and_621                                                                                       |      1|
|1513  |                            MUXCY_I                                                           |microblaze_v10_0_6_MB_MUXCY_656                                                                     |      1|
|1514  |                          \Use_MuxCy[8].OF_Piperun_Stage                                      |carry_and_622                                                                                       |      1|
|1515  |                            MUXCY_I                                                           |microblaze_v10_0_6_MB_MUXCY_655                                                                     |      1|
|1516  |                          \Use_MuxCy[9].OF_Piperun_Stage                                      |carry_and_623                                                                                       |      1|
|1517  |                            MUXCY_I                                                           |microblaze_v10_0_6_MB_MUXCY_654                                                                     |      1|
|1518  |                          \Using_FPGA_2.ex_byte_access_i_Inst                                 |microblaze_v10_0_6_MB_FDRE                                                                          |      9|
|1519  |                          \Using_FPGA_2.ex_doublet_access_i_Inst                              |microblaze_v10_0_6_MB_FDRE_624                                                                      |      1|
|1520  |                          \Using_FPGA_2.ex_is_load_instr_Inst                                 |microblaze_v10_0_6_MB_FDRE_625                                                                      |      5|
|1521  |                          \Using_FPGA_2.ex_is_lwx_instr_Inst                                  |microblaze_v10_0_6_MB_FDRE_626                                                                      |      1|
|1522  |                          \Using_FPGA_2.ex_is_swx_instr_Inst                                  |microblaze_v10_0_6_MB_FDRE_627                                                                      |      6|
|1523  |                          \Using_FPGA_2.ex_load_store_instr_Inst                              |microblaze_v10_0_6_MB_FDRE_628                                                                      |      8|
|1524  |                          \Using_FPGA_3.ex_clear_MSR_BIP_instr_Inst                           |microblaze_v10_0_6_MB_FDRE_629                                                                      |      3|
|1525  |                          \Using_FPGA_3.of_clear_MSR_BIP_hold_Inst                            |microblaze_v10_0_6_MB_FDR                                                                           |      4|
|1526  |                          \Using_FPGA_4.of_read_ex_write_op1_conflict_INST1                   |microblaze_v10_0_6_MB_LUT6__parameterized3                                                          |      1|
|1527  |                          \Using_FPGA_4.of_read_ex_write_op1_conflict_INST2                   |microblaze_v10_0_6_MB_LUT6__parameterized4                                                          |      2|
|1528  |                          \Using_FPGA_4.of_read_ex_write_op2_conflict_INST1                   |microblaze_v10_0_6_MB_LUT6__parameterized3_630                                                      |      1|
|1529  |                          \Using_FPGA_4.of_read_ex_write_op2_conflict_INST2                   |microblaze_v10_0_6_MB_LUT6__parameterized4_631                                                      |      1|
|1530  |                          \Using_FPGA_4.of_read_ex_write_op3_conflict_INST1                   |microblaze_v10_0_6_MB_LUT6__parameterized3_632                                                      |      1|
|1531  |                          \Using_FPGA_4.of_read_ex_write_op3_conflict_INST2                   |microblaze_v10_0_6_MB_LUT6__parameterized4_633                                                      |      1|
|1532  |                          \Using_FPGA_4.of_read_mem_write_op1_conflict_INST1                  |microblaze_v10_0_6_MB_LUT6__parameterized3_634                                                      |      1|
|1533  |                          \Using_FPGA_4.of_read_mem_write_op1_conflict_INST2                  |microblaze_v10_0_6_MB_LUT6__parameterized4_635                                                      |      2|
|1534  |                          \Using_FPGA_4.of_read_mem_write_op2_conflict_INST1                  |microblaze_v10_0_6_MB_LUT6__parameterized3_636                                                      |      1|
|1535  |                          \Using_FPGA_4.of_read_mem_write_op2_conflict_INST2                  |microblaze_v10_0_6_MB_LUT6__parameterized4_637                                                      |      1|
|1536  |                          \Using_FPGA_4.of_read_mem_write_op3_conflict_INST1                  |microblaze_v10_0_6_MB_LUT6__parameterized3_638                                                      |      1|
|1537  |                          \Using_FPGA_4.of_read_mem_write_op3_conflict_INST2                  |microblaze_v10_0_6_MB_LUT6__parameterized4_639                                                      |      1|
|1538  |                          if_pc_incr_carry_and_0                                              |carry_and_640                                                                                       |      2|
|1539  |                            MUXCY_I                                                           |microblaze_v10_0_6_MB_MUXCY_653                                                                     |      2|
|1540  |                          if_pc_incr_carry_and_3                                              |carry_and_641                                                                                       |      1|
|1541  |                            MUXCY_I                                                           |microblaze_v10_0_6_MB_MUXCY_652                                                                     |      1|
|1542  |                          jump_logic_I1                                                       |jump_logic                                                                                          |     59|
|1543  |                            MUXCY_JUMP_CARRY                                                  |microblaze_v10_0_6_MB_MUXCY_646                                                                     |      1|
|1544  |                            MUXCY_JUMP_CARRY2                                                 |microblaze_v10_0_6_MB_MUXCY_647                                                                     |      3|
|1545  |                            MUXCY_JUMP_CARRY3                                                 |microblaze_v10_0_6_MB_MUXCY_648                                                                     |      2|
|1546  |                            MUXCY_JUMP_CARRY4                                                 |microblaze_v10_0_6_MB_MUXCY_649                                                                     |      2|
|1547  |                            MUXCY_JUMP_CARRY5                                                 |microblaze_v10_0_6_MB_MUXCY_650                                                                     |      1|
|1548  |                            MUXCY_JUMP_CARRY6                                                 |microblaze_v10_0_6_MB_MUXCY_651                                                                     |     39|
|1549  |                          mem_PipeRun_carry_and                                               |carry_and_642                                                                                       |      4|
|1550  |                            MUXCY_I                                                           |microblaze_v10_0_6_MB_MUXCY_645                                                                     |      4|
|1551  |                          mem_wait_on_ready_N_carry_or                                        |carry_or_643                                                                                        |      2|
|1552  |                            MUXCY_I                                                           |microblaze_v10_0_6_MB_MUXCY_644                                                                     |      2|
|1553  |                        \Use_DLMB.Using_Latch_AS_Logic.AND2B1L_I1                             |MB_AND2B1L                                                                                          |      1|
|1554  |                        mem_databus_ready_sel_carry_or                                        |carry_or                                                                                            |      2|
|1555  |                          MUXCY_I                                                             |microblaze_v10_0_6_MB_MUXCY                                                                         |      2|
|1556  |                      Reset_DFF                                                               |microblaze_v10_0_6_mb_sync_bit                                                                      |      3|
|1557  |                      \Using_Async_Wakeup_0.Wakeup_DFF                                        |microblaze_v10_0_6_mb_sync_bit_612                                                                  |      3|
|1558  |                      \Using_Async_Wakeup_1.Wakeup_DFF                                        |microblaze_v10_0_6_mb_sync_bit_613                                                                  |      2|
|1559  |                rst_0                                                                         |bd_02cf_rst_0_0                                                                                     |     66|
|1560  |                  U0                                                                          |proc_sys_reset__2                                                                                   |     66|
|1561  |                    EXT_LPF                                                                   |lpf_607                                                                                             |     23|
|1562  |                      \ACTIVE_HIGH_EXT.ACT_HI_EXT                                             |cdc_sync_610                                                                                        |      6|
|1563  |                      \ACTIVE_LOW_AUX.ACT_LO_AUX                                              |cdc_sync_611                                                                                        |      6|
|1564  |                    SEQ                                                                       |sequence_psr_608                                                                                    |     38|
|1565  |                      SEQ_COUNTER                                                             |upcnt_n_609                                                                                         |     13|
|1566  |                second_dlmb_cntlr                                                             |bd_02cf_second_dlmb_cntlr_0                                                                         |      8|
|1567  |                  U0                                                                          |lmb_bram_if_cntlr__parameterized3                                                                   |      8|
|1568  |                second_ilmb_cntlr                                                             |bd_02cf_second_ilmb_cntlr_0                                                                         |      8|
|1569  |                  U0                                                                          |lmb_bram_if_cntlr__parameterized5                                                                   |      8|
|1570  |                second_lmb_bram_I                                                             |bd_02cf_second_lmb_bram_I_0                                                                         |     30|
|1571  |                  U0                                                                          |blk_mem_gen_v8_4_1__parameterized3                                                                  |     30|
|1572  |                    inst_blk_mem_gen                                                          |blk_mem_gen_v8_4_1_synth__parameterized1                                                            |     30|
|1573  |                      \gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen                  |blk_mem_gen_v8_4_1_blk_mem_gen_top__parameterized1                                                  |     30|
|1574  |                        \valid.cstr                                                           |blk_mem_gen_v8_4_1_blk_mem_gen_generic_cstr__parameterized1                                         |     30|
|1575  |                          \ramloop[0].ram.r                                                   |blk_mem_gen_v8_4_1_blk_mem_gen_prim_width__parameterized271                                         |      1|
|1576  |                            \prim_noinit.ram                                                  |blk_mem_gen_v8_4_1_blk_mem_gen_prim_wrapper__parameterized271                                       |      1|
|1577  |                          \ramloop[1].ram.r                                                   |blk_mem_gen_v8_4_1_blk_mem_gen_prim_width__parameterized272                                         |      1|
|1578  |                            \prim_noinit.ram                                                  |blk_mem_gen_v8_4_1_blk_mem_gen_prim_wrapper__parameterized272                                       |      1|
|1579  |                          \ramloop[2].ram.r                                                   |blk_mem_gen_v8_4_1_blk_mem_gen_prim_width__parameterized273                                         |      1|
|1580  |                            \prim_noinit.ram                                                  |blk_mem_gen_v8_4_1_blk_mem_gen_prim_wrapper__parameterized273                                       |      1|
|1581  |                          \ramloop[3].ram.r                                                   |blk_mem_gen_v8_4_1_blk_mem_gen_prim_width__parameterized274                                         |      1|
|1582  |                            \prim_noinit.ram                                                  |blk_mem_gen_v8_4_1_blk_mem_gen_prim_wrapper__parameterized274                                       |      1|
|1583  |                          \ramloop[4].ram.r                                                   |blk_mem_gen_v8_4_1_blk_mem_gen_prim_width__parameterized275                                         |      1|
|1584  |                            \prim_noinit.ram                                                  |blk_mem_gen_v8_4_1_blk_mem_gen_prim_wrapper__parameterized275                                       |      1|
|1585  |                          \ramloop[5].ram.r                                                   |blk_mem_gen_v8_4_1_blk_mem_gen_prim_width__parameterized276                                         |      1|
|1586  |                            \prim_noinit.ram                                                  |blk_mem_gen_v8_4_1_blk_mem_gen_prim_wrapper__parameterized276                                       |      1|
|1587  |                          \ramloop[6].ram.r                                                   |blk_mem_gen_v8_4_1_blk_mem_gen_prim_width__parameterized277                                         |      1|
|1588  |                            \prim_noinit.ram                                                  |blk_mem_gen_v8_4_1_blk_mem_gen_prim_wrapper__parameterized277                                       |      1|
|1589  |                          \ramloop[7].ram.r                                                   |blk_mem_gen_v8_4_1_blk_mem_gen_prim_width__parameterized278                                         |     23|
|1590  |                            \prim_noinit.ram                                                  |blk_mem_gen_v8_4_1_blk_mem_gen_prim_wrapper__parameterized278                                       |      5|
|1591  |          u_ddr_cal_top                                                                       |ddr4_v2_2_4_cal_top                                                                                 |  16254|
|1592  |            u_ddr_cal                                                                         |ddr4_v2_2_4_cal                                                                                     |  11026|
|1593  |              U_XSDB_SLAVE                                                                    |ddr4_v2_2_4_chipscope_xsdb_slave                                                                    |    298|
|1594  |              DDR_XSDB_BRAM                                                                   |ddr4_v2_2_4_cal_xsdb_bram                                                                           |      1|
|1595  |                mem_inst                                                                      |ddr4_v2_2_4_cfg_mem_mod                                                                             |      1|
|1596  |                  \gen_mem[0].inst                                                            |ddr4_v2_2_4_bram_tdp                                                                                |      1|
|1597  |              u_ddr_cal_addr_decode                                                           |ddr4_v2_2_4_cal_addr_decode                                                                         |   8768|
|1598  |                u_ddr_cal_cplx                                                                |ddr4_v2_2_4_cal_cplx                                                                                |   2733|
|1599  |                  u_ddr_cal_cplx_data                                                         |ddr4_v2_2_4_cal_cplx_data                                                                           |    768|
|1600  |                u_ddr_cal_odt                                                                 |ddr4_v2_2_4_cal_mc_odt__parameterized0                                                              |      8|
|1601  |              u_ddr_config_rom                                                                |ddr4_v2_2_4_cal_config_rom                                                                          |     10|
|1602  |              u_xsdb_arbiter                                                                  |ddr4_v2_2_4_cal_xsdb_arbiter                                                                        |    156|
|1603  |                u_slave_addr_sync                                                             |ddr4_v2_2_4_cal_sync__parameterized0                                                                |     32|
|1604  |                u_slave_di_sync                                                               |ddr4_v2_2_4_cal_sync__parameterized1                                                                |     18|
|1605  |                u_slave_do_sync                                                               |ddr4_v2_2_4_cal_sync__parameterized3                                                                |     18|
|1606  |                u_slave_en_sync                                                               |ddr4_v2_2_4_cal_sync                                                                                |      2|
|1607  |                u_slave_rdy_cptd_sync                                                         |ddr4_v2_2_4_cal_sync_605                                                                            |      3|
|1608  |                u_slave_rdy_sync                                                              |ddr4_v2_2_4_cal_sync__parameterized2                                                                |      2|
|1609  |                u_slave_we_sync                                                               |ddr4_v2_2_4_cal_sync_606                                                                            |      2|
|1610  |            u_ddr_mc_pi                                                                       |ddr4_v2_2_4_cal_pi                                                                                  |   4272|
|1611  |              \rdEn[0].u_ddr_mc_rd_en_low                                                     |ddr4_v2_2_4_cal_rd_en                                                                               |    154|
|1612  |              \rdEn[0].u_ddr_mc_rd_en_upp                                                     |ddr4_v2_2_4_cal_rd_en_512                                                                           |    154|
|1613  |              \rdEn[1].u_ddr_mc_rd_en_low                                                     |ddr4_v2_2_4_cal_rd_en_513                                                                           |    154|
|1614  |              \rdEn[1].u_ddr_mc_rd_en_upp                                                     |ddr4_v2_2_4_cal_rd_en_514                                                                           |    168|
|1615  |              \rdEn[2].u_ddr_mc_rd_en_low                                                     |ddr4_v2_2_4_cal_rd_en_515                                                                           |    154|
|1616  |              \rdEn[2].u_ddr_mc_rd_en_upp                                                     |ddr4_v2_2_4_cal_rd_en_516                                                                           |    154|
|1617  |              \rdEn[3].u_ddr_mc_rd_en_low                                                     |ddr4_v2_2_4_cal_rd_en_517                                                                           |    154|
|1618  |              \rdEn[3].u_ddr_mc_rd_en_upp                                                     |ddr4_v2_2_4_cal_rd_en_518                                                                           |    154|
|1619  |              \rdEn[4].u_ddr_mc_rd_en_low                                                     |ddr4_v2_2_4_cal_rd_en_519                                                                           |    154|
|1620  |              \rdEn[4].u_ddr_mc_rd_en_upp                                                     |ddr4_v2_2_4_cal_rd_en_520                                                                           |    154|
|1621  |              \rdEn[5].u_ddr_mc_rd_en_low                                                     |ddr4_v2_2_4_cal_rd_en_521                                                                           |    154|
|1622  |              \rdEn[5].u_ddr_mc_rd_en_upp                                                     |ddr4_v2_2_4_cal_rd_en_522                                                                           |    168|
|1623  |              \rdEn[6].u_ddr_mc_rd_en_low                                                     |ddr4_v2_2_4_cal_rd_en_523                                                                           |    154|
|1624  |              \rdEn[6].u_ddr_mc_rd_en_upp                                                     |ddr4_v2_2_4_cal_rd_en_524                                                                           |    154|
|1625  |              \rdEn[7].u_ddr_mc_rd_en_low                                                     |ddr4_v2_2_4_cal_rd_en_525                                                                           |    154|
|1626  |              \rdEn[7].u_ddr_mc_rd_en_upp                                                     |ddr4_v2_2_4_cal_rd_en_526                                                                           |    154|
|1627  |              u_ddr_mc_read                                                                   |ddr4_v2_2_4_cal_read                                                                                |    431|
|1628  |              u_ddr_mc_write                                                                  |ddr4_v2_2_4_cal_write                                                                               |   1348|
|1629  |                \genByte[0].u_ddr_mc_wr_byte                                                  |ddr4_v2_2_4_cal_wr_byte                                                                             |    126|
|1630  |                  \genBit[0].u_ddr_mc_wr_bit                                                  |ddr4_v2_2_4_cal_wr_bit_596                                                                          |     14|
|1631  |                  \genBit[1].u_ddr_mc_wr_bit                                                  |ddr4_v2_2_4_cal_wr_bit_597                                                                          |     14|
|1632  |                  \genBit[2].u_ddr_mc_wr_bit                                                  |ddr4_v2_2_4_cal_wr_bit_598                                                                          |     14|
|1633  |                  \genBit[3].u_ddr_mc_wr_bit                                                  |ddr4_v2_2_4_cal_wr_bit_599                                                                          |     14|
|1634  |                  \genBit[4].u_ddr_mc_wr_bit                                                  |ddr4_v2_2_4_cal_wr_bit_600                                                                          |     14|
|1635  |                  \genBit[5].u_ddr_mc_wr_bit                                                  |ddr4_v2_2_4_cal_wr_bit_601                                                                          |     14|
|1636  |                  \genBit[6].u_ddr_mc_wr_bit                                                  |ddr4_v2_2_4_cal_wr_bit_602                                                                          |     14|
|1637  |                  \genBit[7].u_ddr_mc_wr_bit                                                  |ddr4_v2_2_4_cal_wr_bit_603                                                                          |     14|
|1638  |                  u_ddr_mc_wr_dm                                                              |ddr4_v2_2_4_cal_wr_bit_604                                                                          |     14|
|1639  |                \genByte[1].u_ddr_mc_wr_byte                                                  |ddr4_v2_2_4_cal_wr_byte_527                                                                         |    126|
|1640  |                  \genBit[0].u_ddr_mc_wr_bit                                                  |ddr4_v2_2_4_cal_wr_bit_587                                                                          |     14|
|1641  |                  \genBit[1].u_ddr_mc_wr_bit                                                  |ddr4_v2_2_4_cal_wr_bit_588                                                                          |     14|
|1642  |                  \genBit[2].u_ddr_mc_wr_bit                                                  |ddr4_v2_2_4_cal_wr_bit_589                                                                          |     14|
|1643  |                  \genBit[3].u_ddr_mc_wr_bit                                                  |ddr4_v2_2_4_cal_wr_bit_590                                                                          |     14|
|1644  |                  \genBit[4].u_ddr_mc_wr_bit                                                  |ddr4_v2_2_4_cal_wr_bit_591                                                                          |     14|
|1645  |                  \genBit[5].u_ddr_mc_wr_bit                                                  |ddr4_v2_2_4_cal_wr_bit_592                                                                          |     14|
|1646  |                  \genBit[6].u_ddr_mc_wr_bit                                                  |ddr4_v2_2_4_cal_wr_bit_593                                                                          |     14|
|1647  |                  \genBit[7].u_ddr_mc_wr_bit                                                  |ddr4_v2_2_4_cal_wr_bit_594                                                                          |     14|
|1648  |                  u_ddr_mc_wr_dm                                                              |ddr4_v2_2_4_cal_wr_bit_595                                                                          |     14|
|1649  |                \genByte[2].u_ddr_mc_wr_byte                                                  |ddr4_v2_2_4_cal_wr_byte_528                                                                         |    126|
|1650  |                  \genBit[0].u_ddr_mc_wr_bit                                                  |ddr4_v2_2_4_cal_wr_bit_578                                                                          |     14|
|1651  |                  \genBit[1].u_ddr_mc_wr_bit                                                  |ddr4_v2_2_4_cal_wr_bit_579                                                                          |     14|
|1652  |                  \genBit[2].u_ddr_mc_wr_bit                                                  |ddr4_v2_2_4_cal_wr_bit_580                                                                          |     14|
|1653  |                  \genBit[3].u_ddr_mc_wr_bit                                                  |ddr4_v2_2_4_cal_wr_bit_581                                                                          |     14|
|1654  |                  \genBit[4].u_ddr_mc_wr_bit                                                  |ddr4_v2_2_4_cal_wr_bit_582                                                                          |     14|
|1655  |                  \genBit[5].u_ddr_mc_wr_bit                                                  |ddr4_v2_2_4_cal_wr_bit_583                                                                          |     14|
|1656  |                  \genBit[6].u_ddr_mc_wr_bit                                                  |ddr4_v2_2_4_cal_wr_bit_584                                                                          |     14|
|1657  |                  \genBit[7].u_ddr_mc_wr_bit                                                  |ddr4_v2_2_4_cal_wr_bit_585                                                                          |     14|
|1658  |                  u_ddr_mc_wr_dm                                                              |ddr4_v2_2_4_cal_wr_bit_586                                                                          |     14|
|1659  |                \genByte[3].u_ddr_mc_wr_byte                                                  |ddr4_v2_2_4_cal_wr_byte_529                                                                         |    126|
|1660  |                  \genBit[0].u_ddr_mc_wr_bit                                                  |ddr4_v2_2_4_cal_wr_bit_569                                                                          |     14|
|1661  |                  \genBit[1].u_ddr_mc_wr_bit                                                  |ddr4_v2_2_4_cal_wr_bit_570                                                                          |     14|
|1662  |                  \genBit[2].u_ddr_mc_wr_bit                                                  |ddr4_v2_2_4_cal_wr_bit_571                                                                          |     14|
|1663  |                  \genBit[3].u_ddr_mc_wr_bit                                                  |ddr4_v2_2_4_cal_wr_bit_572                                                                          |     14|
|1664  |                  \genBit[4].u_ddr_mc_wr_bit                                                  |ddr4_v2_2_4_cal_wr_bit_573                                                                          |     14|
|1665  |                  \genBit[5].u_ddr_mc_wr_bit                                                  |ddr4_v2_2_4_cal_wr_bit_574                                                                          |     14|
|1666  |                  \genBit[6].u_ddr_mc_wr_bit                                                  |ddr4_v2_2_4_cal_wr_bit_575                                                                          |     14|
|1667  |                  \genBit[7].u_ddr_mc_wr_bit                                                  |ddr4_v2_2_4_cal_wr_bit_576                                                                          |     14|
|1668  |                  u_ddr_mc_wr_dm                                                              |ddr4_v2_2_4_cal_wr_bit_577                                                                          |     14|
|1669  |                \genByte[4].u_ddr_mc_wr_byte                                                  |ddr4_v2_2_4_cal_wr_byte_530                                                                         |    126|
|1670  |                  \genBit[0].u_ddr_mc_wr_bit                                                  |ddr4_v2_2_4_cal_wr_bit_560                                                                          |     14|
|1671  |                  \genBit[1].u_ddr_mc_wr_bit                                                  |ddr4_v2_2_4_cal_wr_bit_561                                                                          |     14|
|1672  |                  \genBit[2].u_ddr_mc_wr_bit                                                  |ddr4_v2_2_4_cal_wr_bit_562                                                                          |     14|
|1673  |                  \genBit[3].u_ddr_mc_wr_bit                                                  |ddr4_v2_2_4_cal_wr_bit_563                                                                          |     14|
|1674  |                  \genBit[4].u_ddr_mc_wr_bit                                                  |ddr4_v2_2_4_cal_wr_bit_564                                                                          |     14|
|1675  |                  \genBit[5].u_ddr_mc_wr_bit                                                  |ddr4_v2_2_4_cal_wr_bit_565                                                                          |     14|
|1676  |                  \genBit[6].u_ddr_mc_wr_bit                                                  |ddr4_v2_2_4_cal_wr_bit_566                                                                          |     14|
|1677  |                  \genBit[7].u_ddr_mc_wr_bit                                                  |ddr4_v2_2_4_cal_wr_bit_567                                                                          |     14|
|1678  |                  u_ddr_mc_wr_dm                                                              |ddr4_v2_2_4_cal_wr_bit_568                                                                          |     14|
|1679  |                \genByte[5].u_ddr_mc_wr_byte                                                  |ddr4_v2_2_4_cal_wr_byte_531                                                                         |    126|
|1680  |                  \genBit[0].u_ddr_mc_wr_bit                                                  |ddr4_v2_2_4_cal_wr_bit_551                                                                          |     14|
|1681  |                  \genBit[1].u_ddr_mc_wr_bit                                                  |ddr4_v2_2_4_cal_wr_bit_552                                                                          |     14|
|1682  |                  \genBit[2].u_ddr_mc_wr_bit                                                  |ddr4_v2_2_4_cal_wr_bit_553                                                                          |     14|
|1683  |                  \genBit[3].u_ddr_mc_wr_bit                                                  |ddr4_v2_2_4_cal_wr_bit_554                                                                          |     14|
|1684  |                  \genBit[4].u_ddr_mc_wr_bit                                                  |ddr4_v2_2_4_cal_wr_bit_555                                                                          |     14|
|1685  |                  \genBit[5].u_ddr_mc_wr_bit                                                  |ddr4_v2_2_4_cal_wr_bit_556                                                                          |     14|
|1686  |                  \genBit[6].u_ddr_mc_wr_bit                                                  |ddr4_v2_2_4_cal_wr_bit_557                                                                          |     14|
|1687  |                  \genBit[7].u_ddr_mc_wr_bit                                                  |ddr4_v2_2_4_cal_wr_bit_558                                                                          |     14|
|1688  |                  u_ddr_mc_wr_dm                                                              |ddr4_v2_2_4_cal_wr_bit_559                                                                          |     14|
|1689  |                \genByte[6].u_ddr_mc_wr_byte                                                  |ddr4_v2_2_4_cal_wr_byte_532                                                                         |    126|
|1690  |                  \genBit[0].u_ddr_mc_wr_bit                                                  |ddr4_v2_2_4_cal_wr_bit_542                                                                          |     14|
|1691  |                  \genBit[1].u_ddr_mc_wr_bit                                                  |ddr4_v2_2_4_cal_wr_bit_543                                                                          |     14|
|1692  |                  \genBit[2].u_ddr_mc_wr_bit                                                  |ddr4_v2_2_4_cal_wr_bit_544                                                                          |     14|
|1693  |                  \genBit[3].u_ddr_mc_wr_bit                                                  |ddr4_v2_2_4_cal_wr_bit_545                                                                          |     14|
|1694  |                  \genBit[4].u_ddr_mc_wr_bit                                                  |ddr4_v2_2_4_cal_wr_bit_546                                                                          |     14|
|1695  |                  \genBit[5].u_ddr_mc_wr_bit                                                  |ddr4_v2_2_4_cal_wr_bit_547                                                                          |     14|
|1696  |                  \genBit[6].u_ddr_mc_wr_bit                                                  |ddr4_v2_2_4_cal_wr_bit_548                                                                          |     14|
|1697  |                  \genBit[7].u_ddr_mc_wr_bit                                                  |ddr4_v2_2_4_cal_wr_bit_549                                                                          |     14|
|1698  |                  u_ddr_mc_wr_dm                                                              |ddr4_v2_2_4_cal_wr_bit_550                                                                          |     14|
|1699  |                \genByte[7].u_ddr_mc_wr_byte                                                  |ddr4_v2_2_4_cal_wr_byte_533                                                                         |    423|
|1700  |                  \genBit[0].u_ddr_mc_wr_bit                                                  |ddr4_v2_2_4_cal_wr_bit                                                                              |     14|
|1701  |                  \genBit[1].u_ddr_mc_wr_bit                                                  |ddr4_v2_2_4_cal_wr_bit_534                                                                          |     14|
|1702  |                  \genBit[2].u_ddr_mc_wr_bit                                                  |ddr4_v2_2_4_cal_wr_bit_535                                                                          |     14|
|1703  |                  \genBit[3].u_ddr_mc_wr_bit                                                  |ddr4_v2_2_4_cal_wr_bit_536                                                                          |     14|
|1704  |                  \genBit[4].u_ddr_mc_wr_bit                                                  |ddr4_v2_2_4_cal_wr_bit_537                                                                          |     14|
|1705  |                  \genBit[5].u_ddr_mc_wr_bit                                                  |ddr4_v2_2_4_cal_wr_bit_538                                                                          |     14|
|1706  |                  \genBit[6].u_ddr_mc_wr_bit                                                  |ddr4_v2_2_4_cal_wr_bit_539                                                                          |     14|
|1707  |                  \genBit[7].u_ddr_mc_wr_bit                                                  |ddr4_v2_2_4_cal_wr_bit_540                                                                          |     14|
|1708  |                  u_ddr_mc_wr_dm                                                              |ddr4_v2_2_4_cal_wr_bit_541                                                                          |    311|
|1709  |          u_ddr_mc                                                                            |ddr4_v2_2_4_mc                                                                                      |   6202|
|1710  |            \bgr[0].u_ddr_mc_group                                                            |ddr4_v2_2_4_mc_group                                                                                |   1190|
|1711  |            \bgr[1].u_ddr_mc_group                                                            |ddr4_v2_2_4_mc_group_509                                                                            |   1093|
|1712  |            \bgr[2].u_ddr_mc_group                                                            |ddr4_v2_2_4_mc_group_510                                                                            |   1063|
|1713  |            \bgr[3].u_ddr_mc_group                                                            |ddr4_v2_2_4_mc_group_511                                                                            |   1072|
|1714  |            u_ddr_mc_act_timer                                                                |ddr4_v2_2_4_mc_act_timer                                                                            |     13|
|1715  |              \rr[0].u__ddr_mc_act_rank                                                       |ddr4_v2_2_4_mc_act_rank                                                                             |     13|
|1716  |            u_ddr_mc_arb_a                                                                    |ddr4_v2_2_4_mc_arb_a                                                                                |     88|
|1717  |            u_ddr_mc_arb_c                                                                    |ddr4_v2_2_4_mc_arb_c                                                                                |    721|
|1718  |            u_ddr_mc_arb_mux_p                                                                |ddr4_v2_2_4_mc_arb_mux_p                                                                            |    333|
|1719  |              u_ddr_mc_arb_p                                                                  |ddr4_v2_2_4_mc_arb_p                                                                                |     55|
|1720  |            u_ddr_mc_cmd_mux_a                                                                |ddr4_v2_2_4_mc_cmd_mux_ap                                                                           |     20|
|1721  |            u_ddr_mc_cmd_mux_c                                                                |ddr4_v2_2_4_mc_cmd_mux_c                                                                            |     29|
|1722  |            u_ddr_mc_ctl                                                                      |ddr4_v2_2_4_mc_ctl                                                                                  |      4|
|1723  |              u_ddr_mc_odt                                                                    |ddr4_v2_2_4_cal_mc_odt                                                                              |      2|
|1724  |            u_ddr_mc_periodic                                                                 |ddr4_v2_2_4_mc_periodic                                                                             |    105|
|1725  |            u_ddr_mc_rd_wr                                                                    |ddr4_v2_2_4_mc_rd_wr                                                                                |    232|
|1726  |              \wtrs[0].u_ddr_mc_wtr                                                           |ddr4_v2_2_4_mc_wtr                                                                                  |     27|
|1727  |            u_ddr_mc_ref                                                                      |ddr4_v2_2_4_mc_ref                                                                                  |    235|
|1728  |          u_ddr_ui                                                                            |ddr4_v2_2_4_ui                                                                                      |   2075|
|1729  |            u_ddr_ui_cmd                                                                      |ddr4_v2_2_4_ui_cmd                                                                                  |    105|
|1730  |            u_ddr_ui_rd_data                                                                  |ddr4_v2_2_4_ui_rd_data                                                                              |     49|
|1731  |            u_ddr_ui_wr_data                                                                  |ddr4_v2_2_4_ui_wr_data                                                                              |   1920|
|1732  |          u_en_vtc_sync                                                                       |ddr4_v2_2_4_cal_sync__parameterized4                                                                |      2|
|1733  |          u_fab_rst_sync                                                                      |ddr4_v2_2_4_cal_sync__parameterized4_500                                                            |      2|
|1734  |          u_io_addr_strobe_lvl_sync                                                           |ddr4_v2_2_4_cal_sync__parameterized9                                                                |      2|
|1735  |          u_io_addr_sync                                                                      |ddr4_v2_2_4_cal_sync__parameterized8                                                                |   1559|
|1736  |          u_io_read_data_sync                                                                 |ddr4_v2_2_4_cal_sync__parameterized5                                                                |     64|
|1737  |          u_io_ready_lvl_sync                                                                 |ddr4_v2_2_4_cal_sync__parameterized6                                                                |      2|
|1738  |          u_io_write_data_sync                                                                |ddr4_v2_2_4_cal_sync__parameterized8_501                                                            |    106|
|1739  |          u_io_write_strobe_sync                                                              |ddr4_v2_2_4_cal_sync__parameterized9_502                                                            |      2|
|1740  |          u_phy2clb_bisc_complete_sync                                                        |ddr4_v2_2_4_cal_sync__parameterized4_503                                                            |      2|
|1741  |          u_phy2clb_fixdly_rdy_low                                                            |ddr4_v2_2_4_cal_sync__parameterized7                                                                |     40|
|1742  |          u_phy2clb_fixdly_rdy_upp                                                            |ddr4_v2_2_4_cal_sync__parameterized7_504                                                            |     40|
|1743  |          u_phy2clb_phy_rdy_low                                                               |ddr4_v2_2_4_cal_sync__parameterized7_505                                                            |     40|
|1744  |          u_phy2clb_phy_rdy_upp                                                               |ddr4_v2_2_4_cal_sync__parameterized7_506                                                            |     40|
|1745  |          u_phy2clb_phy_ready_sync                                                            |ddr4_v2_2_4_cal_sync__parameterized4_507                                                            |      2|
|1746  |          u_riu2clb_valid_sync                                                                |ddr4_v2_2_4_cal_sync__parameterized7_508                                                            |     40|
|1747  |        u_ddr_axi                                                                             |ddr4_v2_2_4_axi                                                                                     |   9524|
|1748  |          \USE_UPSIZER.upsizer_d2                                                             |ddr4_v2_2_4_axi_upsizer                                                                             |   5948|
|1749  |            \USE_READ.read_addr_inst                                                          |ddr4_v2_2_4_a_upsizer__parameterized0                                                               |    202|
|1750  |              \USE_BURSTS.cmd_queue                                                           |ddr4_v2_2_4_command_fifo_499                                                                        |    145|
|1751  |            \USE_READ.read_data_inst                                                          |ddr4_v2_2_4_r_upsizer                                                                               |   1597|
|1752  |            \USE_WRITE.write_addr_inst                                                        |ddr4_v2_2_4_a_upsizer                                                                               |   1032|
|1753  |              \USE_BURSTS.cmd_queue                                                           |ddr4_v2_2_4_command_fifo                                                                            |    975|
|1754  |            \USE_WRITE.write_data_inst                                                        |ddr4_v2_2_4_w_upsizer                                                                               |   1197|
|1755  |            mi_register_slice_inst                                                            |ddr4_v2_2_4_axi_register_slice__parameterized0                                                      |   1570|
|1756  |              r_pipe                                                                          |ddr4_v2_2_4_axic_register_slice__parameterized4                                                     |   1568|
|1757  |            si_register_slice_inst                                                            |ddr4_v2_2_4_axi_register_slice                                                                      |    349|
|1758  |              ar_pipe                                                                         |ddr4_v2_2_4_axic_register_slice                                                                     |    170|
|1759  |              aw_pipe                                                                         |ddr4_v2_2_4_axic_register_slice_498                                                                 |    178|
|1760  |          axi_ar_channel_0                                                                    |ddr4_v2_2_4_axi_ar_channel                                                                          |    286|
|1761  |            ar_cmd_fsm_0                                                                      |ddr4_v2_2_4_axi_cmd_fsm                                                                             |    167|
|1762  |            axi_mc_cmd_translator_0                                                           |ddr4_v2_2_4_axi_cmd_translator__parameterized0                                                      |     69|
|1763  |              axi_mc_incr_cmd_0                                                               |ddr4_v2_2_4_axi_incr_cmd__parameterized0                                                            |     55|
|1764  |              axi_mc_wrap_cmd_0                                                               |ddr4_v2_2_4_axi_wrap_cmd__parameterized0                                                            |     14|
|1765  |          axi_aw_channel_0                                                                    |ddr4_v2_2_4_axi_aw_channel                                                                          |    284|
|1766  |            aw_cmd_fsm_0                                                                      |ddr4_v2_2_4_axi_wr_cmd_fsm                                                                          |    169|
|1767  |            axi_mc_cmd_translator_0                                                           |ddr4_v2_2_4_axi_cmd_translator                                                                      |     67|
|1768  |              axi_mc_incr_cmd_0                                                               |ddr4_v2_2_4_axi_incr_cmd                                                                            |     54|
|1769  |              axi_mc_wrap_cmd_0                                                               |ddr4_v2_2_4_axi_wrap_cmd                                                                            |     13|
|1770  |          axi_b_channel_0                                                                     |ddr4_v2_2_4_axi_b_channel                                                                           |     13|
|1771  |            bid_fifo_0                                                                        |ddr4_v2_2_4_axi_fifo                                                                                |     13|
|1772  |          axi_cmd_arbiter_0                                                                   |ddr4_v2_2_4_axi_cmd_arbiter                                                                         |     69|
|1773  |          axi_r_channel_0                                                                     |ddr4_v2_2_4_axi_r_channel                                                                           |    610|
|1774  |            rd_data_fifo_0                                                                    |ddr4_v2_2_4_axi_fifo__parameterized0                                                                |    575|
|1775  |            transaction_fifo_0                                                                |ddr4_v2_2_4_axi_fifo__parameterized1                                                                |     27|
|1776  |          axi_w_channel_0                                                                     |ddr4_v2_2_4_axi_w_channel                                                                           |   2313|
|1777  |    zynq_ultra_ps_e_0                                                                         |z920_nvdla_ps_zynq_ultra_ps_e_0_0                                                                   |    298|
|1778  |      inst                                                                                    |zynq_ultra_ps_e_v3_2_0_zynq_ultra_ps_e                                                              |    298|
|1779  |    axi_bram_ctrl_1                                                                           |z920_nvdla_ps_axi_bram_ctrl_1_0                                                                     |   2479|
|1780  |      U0                                                                                      |axi_bram_ctrl                                                                                       |   2479|
|1781  |        \gext_inst.abcv4_0_ext_inst                                                           |axi_bram_ctrl_top                                                                                   |   2479|
|1782  |          \GEN_AXI4.I_FULL_AXI                                                                |full_axi                                                                                            |   2479|
|1783  |            \GEN_ARB.I_SNG_PORT                                                               |sng_port_arb                                                                                        |     85|
|1784  |            I_RD_CHNL                                                                         |rd_chnl                                                                                             |   1720|
|1785  |              I_WRAP_BRST                                                                     |wrap_brst_497                                                                                       |     59|
|1786  |            I_WR_CHNL                                                                         |wr_chnl                                                                                             |    657|
|1787  |              I_WRAP_BRST                                                                     |wrap_brst                                                                                           |     40|
|1788  |    axi_interconnect_1                                                                        |z920_nvdla_ps_axi_interconnect_1_0                                                                  |   2914|
|1789  |      s00_couplers                                                                            |s00_couplers_imp_1CPSVTS                                                                            |   2914|
|1790  |        auto_ds                                                                               |z920_nvdla_ps_auto_ds_1                                                                             |   1854|
|1791  |          inst                                                                                |axi_dwidth_converter_v2_1_16_top__parameterized0                                                    |   1854|
|1792  |            \gen_downsizer.gen_simple_downsizer.axi_downsizer_inst                            |axi_dwidth_converter_v2_1_16_axi_downsizer__parameterized0                                          |   1854|
|1793  |              \USE_READ.read_addr_inst                                                        |axi_dwidth_converter_v2_1_16_a_downsizer__parameterized2                                            |    811|
|1794  |                cmd_queue                                                                     |axi_data_fifo_v2_1_15_axic_fifo__parameterized3                                                     |    364|
|1795  |                  inst                                                                        |axi_data_fifo_v2_1_15_fifo_gen__parameterized3                                                      |    364|
|1796  |                    fifo_gen_inst                                                             |fifo_generator_v13_2_2__parameterized3                                                              |    127|
|1797  |                      inst_fifo_gen                                                           |fifo_generator_v13_2_2_synth__parameterized3                                                        |    127|
|1798  |                        \gconvfifo.rf                                                         |fifo_generator_top__parameterized3                                                                  |    127|
|1799  |                          \grf.rf                                                             |fifo_generator_ramfifo__parameterized3                                                              |    127|
|1800  |                            \gntv_or_sync_fifo.gl0.rd                                         |rd_logic_488                                                                                        |     32|
|1801  |                              \gr1.gr1_int.rfwft                                              |rd_fwft_494                                                                                         |     15|
|1802  |                              \grss.rsts                                                      |rd_status_flags_ss_495                                                                              |      2|
|1803  |                              rpntr                                                           |rd_bin_cntr_496                                                                                     |     15|
|1804  |                            \gntv_or_sync_fifo.gl0.wr                                         |wr_logic_489                                                                                        |     28|
|1805  |                              \gwss.wsts                                                      |wr_status_flags_ss_492                                                                              |      5|
|1806  |                              wpntr                                                           |wr_bin_cntr_493                                                                                     |     23|
|1807  |                            \gntv_or_sync_fifo.mem                                            |memory__parameterized3_490                                                                          |     61|
|1808  |                              \gdm.dm_gen.dm                                                  |dmem__parameterized3_491                                                                            |     32|
|1809  |                            rstblk                                                            |reset_blk_ramfifo__xdcDup__9                                                                        |      6|
|1810  |                              \ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst            |xpm_cdc_async_rst__21                                                                               |      2|
|1811  |              \USE_READ.read_data_inst                                                        |axi_dwidth_converter_v2_1_16_r_downsizer__parameterized0                                            |    169|
|1812  |              \USE_WRITE.USE_SPLIT.write_resp_inst                                            |axi_dwidth_converter_v2_1_16_b_downsizer__parameterized0                                            |     34|
|1813  |              \USE_WRITE.write_addr_inst                                                      |axi_dwidth_converter_v2_1_16_a_downsizer__parameterized1                                            |    807|
|1814  |                \USE_B_CHANNEL.cmd_b_queue                                                    |axi_data_fifo_v2_1_15_axic_fifo__parameterized1__xdcDup__2                                          |     98|
|1815  |                  inst                                                                        |axi_data_fifo_v2_1_15_fifo_gen__parameterized1__xdcDup__2                                           |     98|
|1816  |                    fifo_gen_inst                                                             |fifo_generator_v13_2_2__parameterized1__xdcDup__2                                                   |     85|
|1817  |                      inst_fifo_gen                                                           |fifo_generator_v13_2_2_synth__parameterized1__xdcDup__2                                             |     85|
|1818  |                        \gconvfifo.rf                                                         |fifo_generator_top__parameterized1__xdcDup__2                                                       |     85|
|1819  |                          \grf.rf                                                             |fifo_generator_ramfifo__parameterized1__xdcDup__2                                                   |     85|
|1820  |                            \gntv_or_sync_fifo.gl0.rd                                         |rd_logic_479                                                                                        |     32|
|1821  |                              \gr1.gr1_int.rfwft                                              |rd_fwft_485                                                                                         |     15|
|1822  |                              \grss.rsts                                                      |rd_status_flags_ss_486                                                                              |      2|
|1823  |                              rpntr                                                           |rd_bin_cntr_487                                                                                     |     15|
|1824  |                            \gntv_or_sync_fifo.gl0.wr                                         |wr_logic_480                                                                                        |     28|
|1825  |                              \gwss.wsts                                                      |wr_status_flags_ss_483                                                                              |      5|
|1826  |                              wpntr                                                           |wr_bin_cntr_484                                                                                     |     23|
|1827  |                            \gntv_or_sync_fifo.mem                                            |memory__parameterized1_481                                                                          |     19|
|1828  |                              \gdm.dm_gen.dm                                                  |dmem__parameterized1_482                                                                            |     10|
|1829  |                            rstblk                                                            |reset_blk_ramfifo__xdcDup__7                                                                        |      6|
|1830  |                              \ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst            |xpm_cdc_async_rst                                                                                   |      2|
|1831  |                cmd_queue                                                                     |axi_data_fifo_v2_1_15_axic_fifo__parameterized3__xdcDup__1                                          |    258|
|1832  |                  inst                                                                        |axi_data_fifo_v2_1_15_fifo_gen__parameterized3__xdcDup__1                                           |    258|
|1833  |                    fifo_gen_inst                                                             |fifo_generator_v13_2_2__parameterized3__xdcDup__1                                                   |    125|
|1834  |                      inst_fifo_gen                                                           |fifo_generator_v13_2_2_synth__parameterized3__xdcDup__1                                             |    125|
|1835  |                        \gconvfifo.rf                                                         |fifo_generator_top__parameterized3__xdcDup__1                                                       |    125|
|1836  |                          \grf.rf                                                             |fifo_generator_ramfifo__parameterized3__xdcDup__1                                                   |    125|
|1837  |                            \gntv_or_sync_fifo.gl0.rd                                         |rd_logic_472                                                                                        |     32|
|1838  |                              \gr1.gr1_int.rfwft                                              |rd_fwft_476                                                                                         |     15|
|1839  |                              \grss.rsts                                                      |rd_status_flags_ss_477                                                                              |      2|
|1840  |                              rpntr                                                           |rd_bin_cntr_478                                                                                     |     15|
|1841  |                            \gntv_or_sync_fifo.gl0.wr                                         |wr_logic_473                                                                                        |     28|
|1842  |                              \gwss.wsts                                                      |wr_status_flags_ss_474                                                                              |      5|
|1843  |                              wpntr                                                           |wr_bin_cntr_475                                                                                     |     23|
|1844  |                            \gntv_or_sync_fifo.mem                                            |memory__parameterized3                                                                              |     59|
|1845  |                              \gdm.dm_gen.dm                                                  |dmem__parameterized3                                                                                |     31|
|1846  |                            rstblk                                                            |reset_blk_ramfifo__xdcDup__8                                                                        |      6|
|1847  |                              \ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst            |xpm_cdc_async_rst__22                                                                               |      2|
|1848  |              \USE_WRITE.write_data_inst                                                      |axi_dwidth_converter_v2_1_16_w_downsizer__parameterized0                                            |     33|
|1849  |        auto_pc                                                                               |z920_nvdla_ps_auto_pc_2                                                                             |   1060|
|1850  |          inst                                                                                |axi_protocol_converter_v2_1_16_axi_protocol_converter__parameterized2                               |   1060|
|1851  |            \gen_axilite.gen_b2s_conv.axilite_b2s                                             |axi_protocol_converter_v2_1_16_b2s__parameterized0                                                  |   1060|
|1852  |              \RD.ar_channel_0                                                                |axi_protocol_converter_v2_1_16_b2s_ar_channel__parameterized0                                       |    186|
|1853  |                ar_cmd_fsm_0                                                                  |axi_protocol_converter_v2_1_16_b2s_rd_cmd_fsm_468                                                   |     36|
|1854  |                cmd_translator_0                                                              |axi_protocol_converter_v2_1_16_b2s_cmd_translator_469                                               |    150|
|1855  |                  incr_cmd_0                                                                  |axi_protocol_converter_v2_1_16_b2s_incr_cmd_470                                                     |     60|
|1856  |                  wrap_cmd_0                                                                  |axi_protocol_converter_v2_1_16_b2s_wrap_cmd_471                                                     |     85|
|1857  |              \RD.r_channel_0                                                                 |axi_protocol_converter_v2_1_16_b2s_r_channel__parameterized0                                        |     85|
|1858  |                rd_data_fifo_0                                                                |axi_protocol_converter_v2_1_16_b2s_simple_fifo__parameterized1_467                                  |     69|
|1859  |                transaction_fifo_0                                                            |axi_protocol_converter_v2_1_16_b2s_simple_fifo__parameterized4                                      |     14|
|1860  |              SI_REG                                                                          |axi_register_slice_v2_1_16_axi_register_slice__parameterized1                                       |    538|
|1861  |                \ar.ar_pipe                                                                   |axi_register_slice_v2_1_16_axic_register_slice__parameterized7                                      |    205|
|1862  |                \aw.aw_pipe                                                                   |axi_register_slice_v2_1_16_axic_register_slice__parameterized7_466                                  |    210|
|1863  |                \b.b_pipe                                                                     |axi_register_slice_v2_1_16_axic_register_slice__parameterized8                                      |     12|
|1864  |                \r.r_pipe                                                                     |axi_register_slice_v2_1_16_axic_register_slice__parameterized9                                      |    111|
|1865  |              \WR.aw_channel_0                                                                |axi_protocol_converter_v2_1_16_b2s_aw_channel__parameterized0                                       |    197|
|1866  |                aw_cmd_fsm_0                                                                  |axi_protocol_converter_v2_1_16_b2s_wr_cmd_fsm_462                                                   |     43|
|1867  |                cmd_translator_0                                                              |axi_protocol_converter_v2_1_16_b2s_cmd_translator_463                                               |    146|
|1868  |                  incr_cmd_0                                                                  |axi_protocol_converter_v2_1_16_b2s_incr_cmd_464                                                     |     60|
|1869  |                  wrap_cmd_0                                                                  |axi_protocol_converter_v2_1_16_b2s_wrap_cmd_465                                                     |     83|
|1870  |              \WR.b_channel_0                                                                 |axi_protocol_converter_v2_1_16_b2s_b_channel__parameterized0                                        |     53|
|1871  |                bid_fifo_0                                                                    |axi_protocol_converter_v2_1_16_b2s_simple_fifo__parameterized3                                      |     22|
|1872  |                bresp_fifo_0                                                                  |axi_protocol_converter_v2_1_16_b2s_simple_fifo__parameterized0_461                                  |      9|
|1873  |    axi_interconnect_2                                                                        |z920_nvdla_ps_axi_interconnect_2_0                                                                  |   9324|
|1874  |      s00_mmu                                                                                 |z920_nvdla_ps_s00_mmu_0                                                                             |    887|
|1875  |        inst                                                                                  |axi_mmu_v2_1_14_top                                                                                 |    887|
|1876  |          decerr_slave_inst                                                                   |axi_mmu_v2_1_14_decerr_slave                                                                        |     50|
|1877  |          register_slice_inst                                                                 |axi_register_slice_v2_1_16_axi_register_slice__parameterized2                                       |    257|
|1878  |            \ar.ar_pipe                                                                       |axi_register_slice_v2_1_16_axic_register_slice__parameterized10                                     |    129|
|1879  |            \aw.aw_pipe                                                                       |axi_register_slice_v2_1_16_axic_register_slice__parameterized10_460                                 |    128|
|1880  |      xbar                                                                                    |z920_nvdla_ps_xbar_0                                                                                |   5697|
|1881  |        inst                                                                                  |axi_crossbar_v2_1_17_axi_crossbar                                                                   |   5695|
|1882  |          \gen_samd.crossbar_samd                                                             |axi_crossbar_v2_1_17_crossbar                                                                       |   5691|
|1883  |            addr_arbiter_ar                                                                   |axi_crossbar_v2_1_17_addr_arbiter                                                                   |    131|
|1884  |            addr_arbiter_aw                                                                   |axi_crossbar_v2_1_17_addr_arbiter_448                                                               |    124|
|1885  |            \gen_decerr_slave.decerr_slave_inst                                               |axi_crossbar_v2_1_17_decerr_slave                                                                   |     42|
|1886  |            \gen_master_slots[0].reg_slice_mi                                                 |axi_register_slice_v2_1_16_axi_register_slice__parameterized3                                       |   1561|
|1887  |              \b.b_pipe                                                                       |axi_register_slice_v2_1_16_axic_register_slice__parameterized16_458                                 |     10|
|1888  |              \r.r_pipe                                                                       |axi_register_slice_v2_1_16_axic_register_slice__parameterized17_459                                 |   1551|
|1889  |            \gen_master_slots[1].reg_slice_mi                                                 |axi_register_slice_v2_1_16_axi_register_slice__parameterized3_449                                   |   1560|
|1890  |              \b.b_pipe                                                                       |axi_register_slice_v2_1_16_axic_register_slice__parameterized16_456                                 |      9|
|1891  |              \r.r_pipe                                                                       |axi_register_slice_v2_1_16_axic_register_slice__parameterized17_457                                 |   1551|
|1892  |            \gen_master_slots[2].reg_slice_mi                                                 |axi_register_slice_v2_1_16_axi_register_slice__parameterized3_450                                   |   1560|
|1893  |              \b.b_pipe                                                                       |axi_register_slice_v2_1_16_axic_register_slice__parameterized16_454                                 |      9|
|1894  |              \r.r_pipe                                                                       |axi_register_slice_v2_1_16_axic_register_slice__parameterized17_455                                 |   1551|
|1895  |            \gen_master_slots[3].reg_slice_mi                                                 |axi_register_slice_v2_1_16_axi_register_slice__parameterized3_451                                   |     19|
|1896  |              \b.b_pipe                                                                       |axi_register_slice_v2_1_16_axic_register_slice__parameterized16                                     |      3|
|1897  |              \r.r_pipe                                                                       |axi_register_slice_v2_1_16_axic_register_slice__parameterized17                                     |     16|
|1898  |            \gen_slave_slots[0].gen_si_read.si_transactor_ar                                  |axi_crossbar_v2_1_17_si_transactor                                                                  |    577|
|1899  |            \gen_slave_slots[0].gen_si_write.si_transactor_aw                                 |axi_crossbar_v2_1_17_si_transactor__parameterized0                                                  |     38|
|1900  |            \gen_slave_slots[0].gen_si_write.splitter_aw_si                                   |axi_crossbar_v2_1_17_splitter_452                                                                   |      7|
|1901  |            \gen_slave_slots[0].gen_si_write.wdata_router_w                                   |axi_crossbar_v2_1_17_wdata_router                                                                   |     39|
|1902  |              wrouter_aw_fifo                                                                 |axi_data_fifo_v2_1_15_axic_reg_srl_fifo                                                             |     39|
|1903  |            splitter_aw_mi                                                                    |axi_crossbar_v2_1_17_splitter_453                                                                   |      4|
|1904  |      m02_couplers                                                                            |m02_couplers_imp_1U4HEGL                                                                            |   2740|
|1905  |        auto_ds                                                                               |z920_nvdla_ps_auto_ds_2                                                                             |   2740|
|1906  |          inst                                                                                |axi_dwidth_converter_v2_1_16_top__parameterized1                                                    |   2740|
|1907  |            \gen_downsizer.gen_simple_downsizer.axi_downsizer_inst                            |axi_dwidth_converter_v2_1_16_axi_downsizer__parameterized1                                          |   2740|
|1908  |              \USE_READ.read_addr_inst                                                        |axi_dwidth_converter_v2_1_16_a_downsizer__parameterized4                                            |    677|
|1909  |                cmd_queue                                                                     |axi_data_fifo_v2_1_15_axic_fifo__parameterized4                                                     |    236|
|1910  |                  inst                                                                        |axi_data_fifo_v2_1_15_fifo_gen__parameterized4                                                      |    236|
|1911  |                    fifo_gen_inst                                                             |fifo_generator_v13_2_2__parameterized4                                                              |    139|
|1912  |                      inst_fifo_gen                                                           |fifo_generator_v13_2_2_synth__parameterized4                                                        |    139|
|1913  |                        \gconvfifo.rf                                                         |fifo_generator_top__parameterized4                                                                  |    139|
|1914  |                          \grf.rf                                                             |fifo_generator_ramfifo__parameterized4                                                              |    139|
|1915  |                            \gntv_or_sync_fifo.gl0.rd                                         |rd_logic_439                                                                                        |     32|
|1916  |                              \gr1.gr1_int.rfwft                                              |rd_fwft_445                                                                                         |     15|
|1917  |                              \grss.rsts                                                      |rd_status_flags_ss_446                                                                              |      2|
|1918  |                              rpntr                                                           |rd_bin_cntr_447                                                                                     |     15|
|1919  |                            \gntv_or_sync_fifo.gl0.wr                                         |wr_logic_440                                                                                        |     28|
|1920  |                              \gwss.wsts                                                      |wr_status_flags_ss_443                                                                              |      5|
|1921  |                              wpntr                                                           |wr_bin_cntr_444                                                                                     |     23|
|1922  |                            \gntv_or_sync_fifo.mem                                            |memory__parameterized4_441                                                                          |     73|
|1923  |                              \gdm.dm_gen.dm                                                  |dmem__parameterized4_442                                                                            |     38|
|1924  |                            rstblk                                                            |reset_blk_ramfifo                                                                                   |      6|
|1925  |                              \ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst            |xpm_cdc_async_rst__18                                                                               |      2|
|1926  |              \USE_READ.read_data_inst                                                        |axi_dwidth_converter_v2_1_16_r_downsizer__parameterized1                                            |   1080|
|1927  |              \USE_WRITE.USE_SPLIT.write_resp_inst                                            |axi_dwidth_converter_v2_1_16_b_downsizer__parameterized1                                            |     34|
|1928  |              \USE_WRITE.write_addr_inst                                                      |axi_dwidth_converter_v2_1_16_a_downsizer__parameterized3                                            |    912|
|1929  |                \USE_B_CHANNEL.cmd_b_queue                                                    |axi_data_fifo_v2_1_15_axic_fifo__parameterized1                                                     |    102|
|1930  |                  inst                                                                        |axi_data_fifo_v2_1_15_fifo_gen__parameterized1                                                      |    102|
|1931  |                    fifo_gen_inst                                                             |fifo_generator_v13_2_2__parameterized1                                                              |     85|
|1932  |                      inst_fifo_gen                                                           |fifo_generator_v13_2_2_synth__parameterized1                                                        |     85|
|1933  |                        \gconvfifo.rf                                                         |fifo_generator_top__parameterized1                                                                  |     85|
|1934  |                          \grf.rf                                                             |fifo_generator_ramfifo__parameterized1                                                              |     85|
|1935  |                            \gntv_or_sync_fifo.gl0.rd                                         |rd_logic_430                                                                                        |     32|
|1936  |                              \gr1.gr1_int.rfwft                                              |rd_fwft_436                                                                                         |     15|
|1937  |                              \grss.rsts                                                      |rd_status_flags_ss_437                                                                              |      2|
|1938  |                              rpntr                                                           |rd_bin_cntr_438                                                                                     |     15|
|1939  |                            \gntv_or_sync_fifo.gl0.wr                                         |wr_logic_431                                                                                        |     28|
|1940  |                              \gwss.wsts                                                      |wr_status_flags_ss_434                                                                              |      5|
|1941  |                              wpntr                                                           |wr_bin_cntr_435                                                                                     |     23|
|1942  |                            \gntv_or_sync_fifo.mem                                            |memory__parameterized1_432                                                                          |     19|
|1943  |                              \gdm.dm_gen.dm                                                  |dmem__parameterized1_433                                                                            |     10|
|1944  |                            rstblk                                                            |reset_blk_ramfifo__xdcDup__10                                                                       |      6|
|1945  |                              \ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst            |xpm_cdc_async_rst__20                                                                               |      2|
|1946  |                cmd_queue                                                                     |axi_data_fifo_v2_1_15_axic_fifo__parameterized4__xdcDup__1                                          |    364|
|1947  |                  inst                                                                        |axi_data_fifo_v2_1_15_fifo_gen__parameterized4__xdcDup__1                                           |    364|
|1948  |                    fifo_gen_inst                                                             |fifo_generator_v13_2_2__parameterized4__xdcDup__1                                                   |    137|
|1949  |                      inst_fifo_gen                                                           |fifo_generator_v13_2_2_synth__parameterized4__xdcDup__1                                             |    137|
|1950  |                        \gconvfifo.rf                                                         |fifo_generator_top__parameterized4__xdcDup__1                                                       |    137|
|1951  |                          \grf.rf                                                             |fifo_generator_ramfifo__parameterized4__xdcDup__1                                                   |    137|
|1952  |                            \gntv_or_sync_fifo.gl0.rd                                         |rd_logic_423                                                                                        |     32|
|1953  |                              \gr1.gr1_int.rfwft                                              |rd_fwft_427                                                                                         |     15|
|1954  |                              \grss.rsts                                                      |rd_status_flags_ss_428                                                                              |      2|
|1955  |                              rpntr                                                           |rd_bin_cntr_429                                                                                     |     15|
|1956  |                            \gntv_or_sync_fifo.gl0.wr                                         |wr_logic_424                                                                                        |     28|
|1957  |                              \gwss.wsts                                                      |wr_status_flags_ss_425                                                                              |      5|
|1958  |                              wpntr                                                           |wr_bin_cntr_426                                                                                     |     23|
|1959  |                            \gntv_or_sync_fifo.mem                                            |memory__parameterized4                                                                              |     71|
|1960  |                              \gdm.dm_gen.dm                                                  |dmem__parameterized4                                                                                |     37|
|1961  |                            rstblk                                                            |reset_blk_ramfifo__xdcDup__11                                                                       |      6|
|1962  |                              \ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst            |xpm_cdc_async_rst__19                                                                               |      2|
|1963  |              \USE_WRITE.write_data_inst                                                      |axi_dwidth_converter_v2_1_16_w_downsizer__parameterized1                                            |     37|
|1964  |    proc_sys_reset_0                                                                          |z920_nvdla_ps_proc_sys_reset_0_0                                                                    |     66|
|1965  |      U0                                                                                      |proc_sys_reset                                                                                      |     66|
|1966  |        EXT_LPF                                                                               |lpf_418                                                                                             |     23|
|1967  |          \ACTIVE_HIGH_EXT.ACT_HI_EXT                                                         |cdc_sync_421                                                                                        |      6|
|1968  |          \ACTIVE_LOW_AUX.ACT_LO_AUX                                                          |cdc_sync_422                                                                                        |      6|
|1969  |        SEQ                                                                                   |sequence_psr_419                                                                                    |     38|
|1970  |          SEQ_COUNTER                                                                         |upcnt_n_420                                                                                         |     13|
|1971  |    axi_interconnect_3                                                                        |z920_nvdla_ps_axi_interconnect_3_0                                                                  |  15500|
|1972  |      xbar                                                                                    |z920_nvdla_ps_xbar_1                                                                                |   4630|
|1973  |        inst                                                                                  |axi_crossbar_v2_1_17_axi_crossbar__parameterized0                                                   |   4623|
|1974  |          \gen_samd.crossbar_samd                                                             |axi_crossbar_v2_1_17_crossbar__parameterized0                                                       |   4621|
|1975  |            addr_arbiter_ar                                                                   |axi_crossbar_v2_1_17_addr_arbiter__parameterized0                                                   |    230|
|1976  |            addr_arbiter_aw                                                                   |axi_crossbar_v2_1_17_addr_arbiter__parameterized0_409                                               |    257|
|1977  |            \gen_decerr_slave.decerr_slave_inst                                               |axi_crossbar_v2_1_17_decerr_slave__parameterized0                                                   |     46|
|1978  |            \gen_master_slots[0].gen_mi_write.wdata_mux_w                                     |axi_crossbar_v2_1_17_wdata_mux__parameterized2                                                      |    614|
|1979  |              \gen_wmux.mux_w                                                                 |generic_baseblocks_v2_1_0_mux_enc__parameterized3                                                   |    581|
|1980  |              \gen_wmux.wmux_aw_fifo                                                          |axi_data_fifo_v2_1_15_axic_reg_srl_fifo__parameterized2                                             |     33|
|1981  |            \gen_master_slots[0].reg_slice_mi                                                 |axi_register_slice_v2_1_16_axi_register_slice__parameterized8                                       |   3140|
|1982  |              \b.b_pipe                                                                       |axi_register_slice_v2_1_16_axic_register_slice__parameterized30_416                                 |     31|
|1983  |              \r.r_pipe                                                                       |axi_register_slice_v2_1_16_axic_register_slice__parameterized31_417                                 |   3109|
|1984  |            \gen_master_slots[1].gen_mi_write.wdata_mux_w                                     |axi_crossbar_v2_1_17_wdata_mux__parameterized3                                                      |     32|
|1985  |              \gen_wmux.wmux_aw_fifo                                                          |axi_data_fifo_v2_1_15_axic_reg_srl_fifo__parameterized3                                             |     32|
|1986  |            \gen_master_slots[1].reg_slice_mi                                                 |axi_register_slice_v2_1_16_axi_register_slice__parameterized8_410                                   |     55|
|1987  |              \b.b_pipe                                                                       |axi_register_slice_v2_1_16_axic_register_slice__parameterized30                                     |     19|
|1988  |              \r.r_pipe                                                                       |axi_register_slice_v2_1_16_axic_register_slice__parameterized31                                     |     36|
|1989  |            \gen_slave_slots[0].gen_si_read.si_transactor_ar                                  |axi_crossbar_v2_1_17_si_transactor__parameterized1                                                  |     31|
|1990  |            \gen_slave_slots[0].gen_si_write.si_transactor_aw                                 |axi_crossbar_v2_1_17_si_transactor__parameterized2                                                  |     15|
|1991  |            \gen_slave_slots[0].gen_si_write.splitter_aw_si                                   |axi_crossbar_v2_1_17_splitter                                                                       |      7|
|1992  |            \gen_slave_slots[0].gen_si_write.wdata_router_w                                   |axi_crossbar_v2_1_17_wdata_router__parameterized0                                                   |     34|
|1993  |              wrouter_aw_fifo                                                                 |axi_data_fifo_v2_1_15_axic_reg_srl_fifo__parameterized0                                             |     34|
|1994  |            \gen_slave_slots[1].gen_si_read.si_transactor_ar                                  |axi_crossbar_v2_1_17_si_transactor__parameterized3                                                  |     22|
|1995  |            \gen_slave_slots[1].gen_si_write.si_transactor_aw                                 |axi_crossbar_v2_1_17_si_transactor__parameterized4                                                  |     12|
|1996  |            \gen_slave_slots[1].gen_si_write.splitter_aw_si                                   |axi_crossbar_v2_1_17_splitter_411                                                                   |      7|
|1997  |            \gen_slave_slots[1].gen_si_write.wdata_router_w                                   |axi_crossbar_v2_1_17_wdata_router__parameterized1                                                   |     27|
|1998  |              wrouter_aw_fifo                                                                 |axi_data_fifo_v2_1_15_axic_reg_srl_fifo__parameterized1_415                                         |     27|
|1999  |            \gen_slave_slots[2].gen_si_read.si_transactor_ar                                  |axi_crossbar_v2_1_17_si_transactor__parameterized5                                                  |     28|
|2000  |            \gen_slave_slots[2].gen_si_write.si_transactor_aw                                 |axi_crossbar_v2_1_17_si_transactor__parameterized6                                                  |     12|
|2001  |            \gen_slave_slots[2].gen_si_write.splitter_aw_si                                   |axi_crossbar_v2_1_17_splitter_412                                                                   |      7|
|2002  |            \gen_slave_slots[2].gen_si_write.wdata_router_w                                   |axi_crossbar_v2_1_17_wdata_router__parameterized1_413                                               |     26|
|2003  |              wrouter_aw_fifo                                                                 |axi_data_fifo_v2_1_15_axic_reg_srl_fifo__parameterized1                                             |     26|
|2004  |            splitter_aw_mi                                                                    |axi_crossbar_v2_1_17_splitter_414                                                                   |      6|
|2005  |      s00_couplers                                                                            |s00_couplers_imp_VS6PPE                                                                             |   5564|
|2006  |        auto_us                                                                               |z920_nvdla_ps_auto_us_0                                                                             |   5564|
|2007  |          inst                                                                                |axi_dwidth_converter_v2_1_16_top__parameterized2                                                    |   5564|
|2008  |            \gen_upsizer.gen_full_upsizer.axi_upsizer_inst                                    |axi_dwidth_converter_v2_1_16_axi_upsizer                                                            |   5564|
|2009  |              \USE_READ.gen_non_fifo_r_upsizer.mi_register_slice_inst                         |axi_register_slice_v2_1_16_axi_register_slice__parameterized4                                       |   1808|
|2010  |                \r.r_pipe                                                                     |axi_register_slice_v2_1_16_axic_register_slice__parameterized21_408                                 |   1808|
|2011  |              \USE_READ.gen_non_fifo_r_upsizer.read_data_inst                                 |axi_dwidth_converter_v2_1_16_r_upsizer                                                              |    813|
|2012  |              \USE_READ.read_addr_inst                                                        |axi_dwidth_converter_v2_1_16_a_upsizer__parameterized0                                              |    216|
|2013  |                \GEN_CMD_QUEUE.cmd_queue                                                      |generic_baseblocks_v2_1_0_command_fifo__parameterized0_406                                          |    164|
|2014  |                \gen_id_queue.id_queue                                                        |generic_baseblocks_v2_1_0_command_fifo_407                                                          |     51|
|2015  |              \USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst                               |axi_dwidth_converter_v2_1_16_w_upsizer                                                              |   1914|
|2016  |              \USE_WRITE.write_addr_inst                                                      |axi_dwidth_converter_v2_1_16_a_upsizer                                                              |    391|
|2017  |                \GEN_CMD_QUEUE.cmd_queue                                                      |generic_baseblocks_v2_1_0_command_fifo__parameterized0                                              |    336|
|2018  |                \gen_id_queue.id_queue                                                        |generic_baseblocks_v2_1_0_command_fifo                                                              |     54|
|2019  |              si_register_slice_inst                                                          |axi_register_slice_v2_1_16_axi_register_slice__parameterized5                                       |    422|
|2020  |                \ar.ar_pipe                                                                   |axi_register_slice_v2_1_16_axic_register_slice__parameterized22                                     |    211|
|2021  |                \aw.aw_pipe                                                                   |axi_register_slice_v2_1_16_axic_register_slice__parameterized22_405                                 |    211|
|2022  |      s02_couplers                                                                            |s02_couplers_imp_18599AJ                                                                            |   5306|
|2023  |        auto_us                                                                               |z920_nvdla_ps_auto_us_1                                                                             |   5306|
|2024  |          inst                                                                                |axi_dwidth_converter_v2_1_16_top__parameterized3                                                    |   5306|
|2025  |            \gen_upsizer.gen_full_upsizer.axi_upsizer_inst                                    |axi_dwidth_converter_v2_1_16_axi_upsizer__parameterized0                                            |   5306|
|2026  |              \USE_READ.gen_non_fifo_r_upsizer.mi_register_slice_inst                         |axi_register_slice_v2_1_16_axi_register_slice__parameterized6                                       |   1743|
|2027  |                \r.r_pipe                                                                     |axi_register_slice_v2_1_16_axic_register_slice__parameterized21                                     |   1743|
|2028  |              \USE_READ.gen_non_fifo_r_upsizer.read_data_inst                                 |axi_dwidth_converter_v2_1_16_r_upsizer__parameterized0                                              |    786|
|2029  |              \USE_READ.read_addr_inst                                                        |axi_dwidth_converter_v2_1_16_a_upsizer__parameterized2                                              |    154|
|2030  |                \GEN_CMD_QUEUE.cmd_queue                                                      |generic_baseblocks_v2_1_0_command_fifo__parameterized1_404                                          |    153|
|2031  |              \USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst                               |axi_dwidth_converter_v2_1_16_w_upsizer__parameterized0                                              |   1917|
|2032  |              \USE_WRITE.write_addr_inst                                                      |axi_dwidth_converter_v2_1_16_a_upsizer__parameterized1                                              |    300|
|2033  |                \GEN_CMD_QUEUE.cmd_queue                                                      |generic_baseblocks_v2_1_0_command_fifo__parameterized1                                              |    299|
|2034  |              si_register_slice_inst                                                          |axi_register_slice_v2_1_16_axi_register_slice__parameterized7                                       |    406|
|2035  |                \ar.ar_pipe                                                                   |axi_register_slice_v2_1_16_axic_register_slice__parameterized26                                     |    203|
|2036  |                \aw.aw_pipe                                                                   |axi_register_slice_v2_1_16_axic_register_slice__parameterized26_403                                 |    203|
|2037  |    util_vector_logic_0                                                                       |z920_nvdla_ps_util_vector_logic_0_0                                                                 |      1|
|2038  |    NVDLA_system                                                                              |NVDLA_system_imp_1WJXOGF                                                                            | 191523|
|2039  |      NV_nvdla_wrapper_1                                                                      |z920_nvdla_ps_NV_nvdla_wrapper_1_0                                                                  | 186879|
|2040  |        inst                                                                                  |NV_nvdla_wrapper                                                                                    | 186879|
|2041  |          apb2csb                                                                             |NV_NVDLA_apb2csb                                                                                    |      4|
|2042  |          nvdla_top                                                                           |NV_nvdla                                                                                            | 186634|
|2043  |            u_partition_a                                                                     |NV_NVDLA_partition_a                                                                                |   5438|
|2044  |              u_NV_NVDLA_cacc                                                                 |NV_NVDLA_cacc                                                                                       |   5438|
|2045  |                u_assembly_buffer                                                             |NV_NVDLA_CACC_assembly_buffer                                                                       |    101|
|2046  |                  u_accu_abuf_0                                                               |nv_ram_rws_16x272                                                                                   |    100|
|2047  |                u_assembly_ctrl                                                               |NV_NVDLA_CACC_assembly_ctrl                                                                         |    443|
|2048  |                u_calculator                                                                  |NV_NVDLA_CACC_calculator                                                                            |   3555|
|2049  |                  u_cell_int8_0                                                               |NV_NVDLA_CACC_CALC_int8                                                                             |    362|
|2050  |                  u_cell_int8_1                                                               |NV_NVDLA_CACC_CALC_int8_396                                                                         |    362|
|2051  |                  u_cell_int8_2                                                               |NV_NVDLA_CACC_CALC_int8_397                                                                         |    362|
|2052  |                  u_cell_int8_3                                                               |NV_NVDLA_CACC_CALC_int8_398                                                                         |    362|
|2053  |                  u_cell_int8_4                                                               |NV_NVDLA_CACC_CALC_int8_399                                                                         |    362|
|2054  |                  u_cell_int8_5                                                               |NV_NVDLA_CACC_CALC_int8_400                                                                         |    362|
|2055  |                  u_cell_int8_6                                                               |NV_NVDLA_CACC_CALC_int8_401                                                                         |    362|
|2056  |                  u_cell_int8_7                                                               |NV_NVDLA_CACC_CALC_int8_402                                                                         |    362|
|2057  |                u_delivery_buffer                                                             |NV_NVDLA_CACC_delivery_buffer                                                                       |    133|
|2058  |                  u_accu_dbuf                                                                 |nv_ram_rws_16x256                                                                                   |      6|
|2059  |                u_delivery_ctrl                                                               |NV_NVDLA_CACC_delivery_ctrl                                                                         |    351|
|2060  |                u_regfile                                                                     |NV_NVDLA_CACC_regfile                                                                               |    854|
|2061  |                  u_dual_reg_d0                                                               |NV_NVDLA_CACC_dual_reg                                                                              |    276|
|2062  |                  u_dual_reg_d1                                                               |NV_NVDLA_CACC_dual_reg_395                                                                          |    293|
|2063  |                  u_single_reg                                                                |NV_NVDLA_CACC_single_reg                                                                            |    126|
|2064  |            u_partition_c                                                                     |NV_NVDLA_partition_c                                                                                |  56333|
|2065  |              u_NV_NVDLA_cbuf                                                                 |NV_NVDLA_cbuf                                                                                       |  24943|
|2066  |                u_cbuf_ram_bank0_ram0                                                         |nv_ram_rws_256x64                                                                                   |      1|
|2067  |                u_cbuf_ram_bank0_ram1                                                         |nv_ram_rws_256x64_332                                                                               |      1|
|2068  |                u_cbuf_ram_bank1_ram0                                                         |nv_ram_rws_256x64_353                                                                               |      1|
|2069  |                u_cbuf_ram_bank1_ram1                                                         |nv_ram_rws_256x64_354                                                                               |      1|
|2070  |                u_cbuf_ram_bank2_ram0                                                         |nv_ram_rws_256x64_375                                                                               |      1|
|2071  |                u_cbuf_ram_bank2_ram1                                                         |nv_ram_rws_256x64_376                                                                               |      1|
|2072  |                u_cbuf_ram_bank3_ram0                                                         |nv_ram_rws_256x64_381                                                                               |      1|
|2073  |                u_cbuf_ram_bank3_ram1                                                         |nv_ram_rws_256x64_382                                                                               |      1|
|2074  |                u_cbuf_ram_bank4_ram0                                                         |nv_ram_rws_256x64_383                                                                               |      1|
|2075  |                u_cbuf_ram_bank4_ram1                                                         |nv_ram_rws_256x64_384                                                                               |      1|
|2076  |                u_cbuf_ram_bank5_ram0                                                         |nv_ram_rws_256x64_385                                                                               |      1|
|2077  |                u_cbuf_ram_bank5_ram1                                                         |nv_ram_rws_256x64_386                                                                               |      1|
|2078  |                u_cbuf_ram_bank6_ram0                                                         |nv_ram_rws_256x64_387                                                                               |      1|
|2079  |                u_cbuf_ram_bank6_ram1                                                         |nv_ram_rws_256x64_388                                                                               |      1|
|2080  |                u_cbuf_ram_bank7_ram0                                                         |nv_ram_rws_256x64_389                                                                               |      1|
|2081  |                u_cbuf_ram_bank7_ram1                                                         |nv_ram_rws_256x64_390                                                                               |      1|
|2082  |                u_cbuf_ram_bank8_ram0                                                         |nv_ram_rws_256x64_391                                                                               |      1|
|2083  |                u_cbuf_ram_bank8_ram1                                                         |nv_ram_rws_256x64_392                                                                               |      1|
|2084  |                u_cbuf_ram_bank9_ram0                                                         |nv_ram_rws_256x64_393                                                                               |      1|
|2085  |                u_cbuf_ram_bank9_ram1                                                         |nv_ram_rws_256x64_394                                                                               |      1|
|2086  |                u_cbuf_ram_bank10_ram0                                                        |nv_ram_rws_256x64_333                                                                               |      1|
|2087  |                u_cbuf_ram_bank10_ram1                                                        |nv_ram_rws_256x64_334                                                                               |      1|
|2088  |                u_cbuf_ram_bank11_ram0                                                        |nv_ram_rws_256x64_335                                                                               |      1|
|2089  |                u_cbuf_ram_bank11_ram1                                                        |nv_ram_rws_256x64_336                                                                               |      1|
|2090  |                u_cbuf_ram_bank12_ram0                                                        |nv_ram_rws_256x64_337                                                                               |      1|
|2091  |                u_cbuf_ram_bank12_ram1                                                        |nv_ram_rws_256x64_338                                                                               |      1|
|2092  |                u_cbuf_ram_bank13_ram0                                                        |nv_ram_rws_256x64_339                                                                               |      1|
|2093  |                u_cbuf_ram_bank13_ram1                                                        |nv_ram_rws_256x64_340                                                                               |      1|
|2094  |                u_cbuf_ram_bank14_ram0                                                        |nv_ram_rws_256x64_341                                                                               |      1|
|2095  |                u_cbuf_ram_bank14_ram1                                                        |nv_ram_rws_256x64_342                                                                               |      1|
|2096  |                u_cbuf_ram_bank15_ram0                                                        |nv_ram_rws_256x64_343                                                                               |      1|
|2097  |                u_cbuf_ram_bank15_ram1                                                        |nv_ram_rws_256x64_344                                                                               |      1|
|2098  |                u_cbuf_ram_bank16_ram0                                                        |nv_ram_rws_256x64_345                                                                               |      1|
|2099  |                u_cbuf_ram_bank16_ram1                                                        |nv_ram_rws_256x64_346                                                                               |      1|
|2100  |                u_cbuf_ram_bank17_ram0                                                        |nv_ram_rws_256x64_347                                                                               |      1|
|2101  |                u_cbuf_ram_bank17_ram1                                                        |nv_ram_rws_256x64_348                                                                               |      1|
|2102  |                u_cbuf_ram_bank18_ram0                                                        |nv_ram_rws_256x64_349                                                                               |      1|
|2103  |                u_cbuf_ram_bank18_ram1                                                        |nv_ram_rws_256x64_350                                                                               |      1|
|2104  |                u_cbuf_ram_bank19_ram0                                                        |nv_ram_rws_256x64_351                                                                               |      1|
|2105  |                u_cbuf_ram_bank19_ram1                                                        |nv_ram_rws_256x64_352                                                                               |      1|
|2106  |                u_cbuf_ram_bank20_ram0                                                        |nv_ram_rws_256x64_355                                                                               |      1|
|2107  |                u_cbuf_ram_bank20_ram1                                                        |nv_ram_rws_256x64_356                                                                               |      1|
|2108  |                u_cbuf_ram_bank21_ram0                                                        |nv_ram_rws_256x64_357                                                                               |      1|
|2109  |                u_cbuf_ram_bank21_ram1                                                        |nv_ram_rws_256x64_358                                                                               |      1|
|2110  |                u_cbuf_ram_bank22_ram0                                                        |nv_ram_rws_256x64_359                                                                               |      1|
|2111  |                u_cbuf_ram_bank22_ram1                                                        |nv_ram_rws_256x64_360                                                                               |      1|
|2112  |                u_cbuf_ram_bank23_ram0                                                        |nv_ram_rws_256x64_361                                                                               |      1|
|2113  |                u_cbuf_ram_bank23_ram1                                                        |nv_ram_rws_256x64_362                                                                               |      1|
|2114  |                u_cbuf_ram_bank24_ram0                                                        |nv_ram_rws_256x64_363                                                                               |      1|
|2115  |                u_cbuf_ram_bank24_ram1                                                        |nv_ram_rws_256x64_364                                                                               |      1|
|2116  |                u_cbuf_ram_bank25_ram0                                                        |nv_ram_rws_256x64_365                                                                               |      1|
|2117  |                u_cbuf_ram_bank25_ram1                                                        |nv_ram_rws_256x64_366                                                                               |      1|
|2118  |                u_cbuf_ram_bank26_ram0                                                        |nv_ram_rws_256x64_367                                                                               |      1|
|2119  |                u_cbuf_ram_bank26_ram1                                                        |nv_ram_rws_256x64_368                                                                               |      1|
|2120  |                u_cbuf_ram_bank27_ram0                                                        |nv_ram_rws_256x64_369                                                                               |      1|
|2121  |                u_cbuf_ram_bank27_ram1                                                        |nv_ram_rws_256x64_370                                                                               |      1|
|2122  |                u_cbuf_ram_bank28_ram0                                                        |nv_ram_rws_256x64_371                                                                               |      1|
|2123  |                u_cbuf_ram_bank28_ram1                                                        |nv_ram_rws_256x64_372                                                                               |      1|
|2124  |                u_cbuf_ram_bank29_ram0                                                        |nv_ram_rws_256x64_373                                                                               |      1|
|2125  |                u_cbuf_ram_bank29_ram1                                                        |nv_ram_rws_256x64_374                                                                               |      1|
|2126  |                u_cbuf_ram_bank30_ram0                                                        |nv_ram_rws_256x64_377                                                                               |      1|
|2127  |                u_cbuf_ram_bank30_ram1                                                        |nv_ram_rws_256x64_378                                                                               |      1|
|2128  |                u_cbuf_ram_bank31_ram0                                                        |nv_ram_rws_256x64_379                                                                               |      1|
|2129  |                u_cbuf_ram_bank31_ram1                                                        |nv_ram_rws_256x64_380                                                                               |      1|
|2130  |              u_NV_NVDLA_cdma                                                                 |NV_NVDLA_cdma                                                                                       |  22101|
|2131  |                u_cvt                                                                         |NV_NVDLA_CDMA_cvt                                                                                   |   3505|
|2132  |                  u_cell_0                                                                    |NV_NVDLA_CDMA_CVT_cell                                                                              |    306|
|2133  |                    mul_dout0                                                                 |\u_cell_7/mul_dout0_funnel__7                                                                       |      8|
|2134  |                    pipe_p3                                                                   |NV_NVDLA_CDMA_CVT_CELL_pipe_p3_331                                                                  |    295|
|2135  |                  u_cell_1                                                                    |NV_NVDLA_CDMA_CVT_cell_318                                                                          |    306|
|2136  |                    mul_dout0                                                                 |\u_cell_7/mul_dout0_funnel__6                                                                       |      8|
|2137  |                    pipe_p3                                                                   |NV_NVDLA_CDMA_CVT_CELL_pipe_p3_330                                                                  |    295|
|2138  |                  u_cell_2                                                                    |NV_NVDLA_CDMA_CVT_cell_319                                                                          |    306|
|2139  |                    mul_dout0                                                                 |\u_cell_7/mul_dout0_funnel__5                                                                       |      8|
|2140  |                    pipe_p3                                                                   |NV_NVDLA_CDMA_CVT_CELL_pipe_p3_329                                                                  |    295|
|2141  |                  u_cell_3                                                                    |NV_NVDLA_CDMA_CVT_cell_320                                                                          |    306|
|2142  |                    mul_dout0                                                                 |\u_cell_7/mul_dout0_funnel__4                                                                       |      8|
|2143  |                    pipe_p3                                                                   |NV_NVDLA_CDMA_CVT_CELL_pipe_p3_328                                                                  |    295|
|2144  |                  u_cell_4                                                                    |NV_NVDLA_CDMA_CVT_cell_321                                                                          |    306|
|2145  |                    mul_dout0                                                                 |\u_cell_7/mul_dout0_funnel__3                                                                       |      8|
|2146  |                    pipe_p3                                                                   |NV_NVDLA_CDMA_CVT_CELL_pipe_p3_327                                                                  |    295|
|2147  |                  u_cell_5                                                                    |NV_NVDLA_CDMA_CVT_cell_322                                                                          |    306|
|2148  |                    mul_dout0                                                                 |\u_cell_7/mul_dout0_funnel__2                                                                       |      8|
|2149  |                    pipe_p3                                                                   |NV_NVDLA_CDMA_CVT_CELL_pipe_p3_326                                                                  |    295|
|2150  |                  u_cell_6                                                                    |NV_NVDLA_CDMA_CVT_cell_323                                                                          |    306|
|2151  |                    mul_dout0                                                                 |\u_cell_7/mul_dout0_funnel__1                                                                       |      8|
|2152  |                    pipe_p3                                                                   |NV_NVDLA_CDMA_CVT_CELL_pipe_p3_325                                                                  |    295|
|2153  |                  u_cell_7                                                                    |NV_NVDLA_CDMA_CVT_cell_324                                                                          |    308|
|2154  |                    mul_dout0                                                                 |\u_cell_7/mul_dout0_funnel                                                                          |      8|
|2155  |                    pipe_p1                                                                   |NV_NVDLA_CDMA_CVT_CELL_pipe_p1                                                                      |      1|
|2156  |                    pipe_p2                                                                   |NV_NVDLA_CDMA_CVT_CELL_pipe_p2                                                                      |      1|
|2157  |                    pipe_p3                                                                   |NV_NVDLA_CDMA_CVT_CELL_pipe_p3                                                                      |    295|
|2158  |                u_dc                                                                          |NV_NVDLA_CDMA_dc                                                                                    |   4408|
|2159  |                  entry_per_batch0                                                            |\nvdla_top/u_partition_c/u_NV_NVDLA_cdma/u_dc/entry_per_batch0_funnel                               |      8|
|2160  |                  entry_required0                                                             |entry_per_batch0_funnel__1                                                                          |      8|
|2161  |                  req_cur_atomic0                                                             |\nvdla_top/u_partition_c/u_NV_NVDLA_cdma/u_dc/entry_per_batch0_funnel__1                            |      8|
|2162  |                  grain_addr_w                                                                |\nvdla_top/u_partition_c/u_NV_NVDLA_cdma/u_dc/entry_per_batch0_funnel__2                            |      8|
|2163  |                  NV_NVDLA_PDP_RDMA_rdreq                                                     |NV_NVDLA_DMAIF_rdreq_315                                                                            |    175|
|2164  |                  NV_NVDLA_PDP_RDMA_rdrsp                                                     |NV_NVDLA_DMAIF_rdrsp_316                                                                            |   1399|
|2165  |                  u_fifo                                                                      |NV_NVDLA_CDMA_DC_fifo                                                                               |    235|
|2166  |                    ram                                                                       |nv_ram_rwsp_128x6_317                                                                               |    156|
|2167  |                u_dma_mux                                                                     |NV_NVDLA_CDMA_dma_mux                                                                               |    550|
|2168  |                u_img                                                                         |NV_NVDLA_CDMA_img                                                                                   |   6069|
|2169  |                  u_ctrl                                                                      |NV_NVDLA_CDMA_IMG_ctrl                                                                              |    332|
|2170  |                  u_pack                                                                      |NV_NVDLA_CDMA_IMG_pack                                                                              |   1933|
|2171  |                  u_sg                                                                        |NV_NVDLA_CDMA_IMG_sg                                                                                |   3804|
|2172  |                    NV_NVDLA_PDP_RDMA_rdreq                                                   |NV_NVDLA_DMAIF_rdreq_313                                                                            |    118|
|2173  |                    NV_NVDLA_PDP_RDMA_rdrsp                                                   |NV_NVDLA_DMAIF_rdrsp_314                                                                            |    340|
|2174  |                    u_NV_NVDLA_CDMA_IMG_fifo                                                  |NV_NVDLA_CDMA_IMG_fifo                                                                              |    158|
|2175  |                      ram                                                                     |nv_ram_rwsp_128x11                                                                                  |     61|
|2176  |                    u_NV_NVDLA_CDMA_IMG_sg2pack_fifo                                          |NV_NVDLA_CDMA_IMG_sg2pack_fifo                                                                      |   1563|
|2177  |                      ram                                                                     |NV_NVDLA_CDMA_IMG_sg2pack_fifo_flopram_rwsa_128x11                                                  |   1459|
|2178  |                u_regfile                                                                     |NV_NVDLA_CDMA_regfile                                                                               |   4692|
|2179  |                  u_dual_reg_d0                                                               |NV_NVDLA_CDMA_dual_reg                                                                              |   1601|
|2180  |                  u_dual_reg_d1                                                               |NV_NVDLA_CDMA_dual_reg_312                                                                          |   2386|
|2181  |                  u_single_reg                                                                |NV_NVDLA_CDMA_single_reg                                                                            |    157|
|2182  |                u_shared_buffer                                                               |NV_NVDLA_CDMA_shared_buffer                                                                         |    545|
|2183  |                  u_shared_buffer_00                                                          |nv_ram_rws_16x64                                                                                    |      1|
|2184  |                  u_shared_buffer_01                                                          |nv_ram_rws_16x64_297                                                                                |      1|
|2185  |                  u_shared_buffer_02                                                          |nv_ram_rws_16x64_298                                                                                |      1|
|2186  |                  u_shared_buffer_03                                                          |nv_ram_rws_16x64_299                                                                                |      1|
|2187  |                  u_shared_buffer_04                                                          |nv_ram_rws_16x64_300                                                                                |      1|
|2188  |                  u_shared_buffer_05                                                          |nv_ram_rws_16x64_301                                                                                |      1|
|2189  |                  u_shared_buffer_06                                                          |nv_ram_rws_16x64_302                                                                                |      1|
|2190  |                  u_shared_buffer_07                                                          |nv_ram_rws_16x64_303                                                                                |      1|
|2191  |                  u_shared_buffer_08                                                          |nv_ram_rws_16x64_304                                                                                |      1|
|2192  |                  u_shared_buffer_09                                                          |nv_ram_rws_16x64_305                                                                                |      1|
|2193  |                  u_shared_buffer_10                                                          |nv_ram_rws_16x64_306                                                                                |      1|
|2194  |                  u_shared_buffer_11                                                          |nv_ram_rws_16x64_307                                                                                |      1|
|2195  |                  u_shared_buffer_12                                                          |nv_ram_rws_16x64_308                                                                                |      1|
|2196  |                  u_shared_buffer_13                                                          |nv_ram_rws_16x64_309                                                                                |      1|
|2197  |                  u_shared_buffer_14                                                          |nv_ram_rws_16x64_310                                                                                |      1|
|2198  |                  u_shared_buffer_15                                                          |nv_ram_rws_16x64_311                                                                                |      1|
|2199  |                u_status                                                                      |NV_NVDLA_CDMA_status                                                                                |    352|
|2200  |                u_wt                                                                          |NV_NVDLA_CDMA_wt                                                                                    |   1980|
|2201  |                  NV_NVDLA_PDP_RDMA_rdreq                                                     |NV_NVDLA_DMAIF_rdreq_294                                                                            |    138|
|2202  |                  NV_NVDLA_PDP_RDMA_rdrsp                                                     |NV_NVDLA_DMAIF_rdrsp_295                                                                            |    406|
|2203  |                  u_8atmm_fifo                                                                |NV_NVDLA_CDMA_WT_8ATMM_fifo_65x8                                                                    |    194|
|2204  |                    ram                                                                       |nv_ram_rwsp_8x65_296                                                                                |    158|
|2205  |                  u_fifo                                                                      |NV_NVDLA_CDMA_WT_fifo                                                                               |    222|
|2206  |                    ram                                                                       |nv_ram_rwsp_128x6                                                                                   |    138|
|2207  |              u_NV_NVDLA_csc                                                                  |NV_NVDLA_csc                                                                                        |   9287|
|2208  |                u_dl                                                                          |NV_NVDLA_CSC_dl                                                                                     |   4251|
|2209  |                  slice_entries_w0                                                            |slice_entries_w0_funnel                                                                             |      8|
|2210  |                  h_bias_1_stride_w0                                                          |\nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/h_bias_1_stride_w0_funnel                              |      8|
|2211  |                  h_bias_1_w0                                                                 |\nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/h_bias_1_stride_w0_funnel__1                           |      8|
|2212  |                  h_bias_2_w0                                                                 |\nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/h_bias_1_stride_w0_funnel__2                           |      8|
|2213  |                  h_bias_0_stride_w0                                                          |\nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/h_bias_1_stride_w0_funnel__3                           |      8|
|2214  |                  h_bias_0_w0                                                                 |\nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/h_bias_1_stride_w0_funnel__4                           |      8|
|2215  |                u_regfile                                                                     |NV_NVDLA_CSC_regfile                                                                                |   1716|
|2216  |                  u_dual_reg_d0                                                               |NV_NVDLA_CSC_dual_reg                                                                               |    619|
|2217  |                  u_dual_reg_d1                                                               |NV_NVDLA_CSC_dual_reg_293                                                                           |    913|
|2218  |                  u_single_reg                                                                |NV_NVDLA_CSC_single_reg                                                                             |     72|
|2219  |                u_sg                                                                          |NV_NVDLA_CSC_sg                                                                                     |   1303|
|2220  |                  u_dat_fifo                                                                  |NV_NVDLA_CSC_SG_dat_fifo                                                                            |    341|
|2221  |                    ram                                                                       |NV_NVDLA_CSC_SG_dat_fifo_flopram_rwsa_4x33                                                          |    260|
|2222  |                  u_wt_fifo                                                                   |NV_NVDLA_CSC_SG_wt_fifo                                                                             |    205|
|2223  |                    ram                                                                       |NV_NVDLA_CSC_SG_wt_fifo_flopram_rwsa_4x20                                                           |    171|
|2224  |                u_wl                                                                          |NV_NVDLA_CSC_wl                                                                                     |   2017|
|2225  |                  u_dec                                                                       |NV_NVDLA_CSC_WL_dec                                                                                 |    471|
|2226  |              u_partition_c_reset                                                             |NV_NVDLA_reset_290                                                                                  |      2|
|2227  |                sync_reset_synced_rstn                                                        |sync_reset_291                                                                                      |      2|
|2228  |                  NV_GENERIC_CELL                                                             |p_SSYNC2DO_C_PP_292                                                                                 |      2|
|2229  |            u_partition_ma                                                                    |NV_NVDLA_partition_m                                                                                |   4735|
|2230  |              u_NV_NVDLA_cmac                                                                 |NV_NVDLA_cmac_277                                                                                   |   4735|
|2231  |                u_core                                                                        |NV_NVDLA_CMAC_core_278                                                                              |   4683|
|2232  |                  u_active                                                                    |NV_NVDLA_CMAC_CORE_active_283                                                                       |   3296|
|2233  |                  u_mac_0                                                                     |NV_NVDLA_CMAC_CORE_mac_284                                                                          |    252|
|2234  |                  u_mac_1                                                                     |NV_NVDLA_CMAC_CORE_mac_285                                                                          |    252|
|2235  |                  u_mac_2                                                                     |NV_NVDLA_CMAC_CORE_mac_286                                                                          |    252|
|2236  |                  u_mac_3                                                                     |NV_NVDLA_CMAC_CORE_mac_287                                                                          |    252|
|2237  |                  u_rt_in                                                                     |NV_NVDLA_CMAC_CORE_rt_in_288                                                                        |    185|
|2238  |                  u_rt_out                                                                    |NV_NVDLA_CMAC_CORE_rt_out_289                                                                       |    186|
|2239  |                u_reg                                                                         |NV_NVDLA_CMAC_reg_279                                                                               |     52|
|2240  |                  u_dual_reg_d0                                                               |NV_NVDLA_CMAC_REG_dual_280                                                                          |      3|
|2241  |                  u_dual_reg_d1                                                               |NV_NVDLA_CMAC_REG_dual_281                                                                          |      5|
|2242  |                  u_single_reg                                                                |NV_NVDLA_CMAC_REG_single_282                                                                        |     12|
|2243  |            u_partition_mb                                                                    |NV_NVDLA_partition_m_44                                                                             |   6249|
|2244  |              u_NV_NVDLA_cmac                                                                 |NV_NVDLA_cmac                                                                                       |   6249|
|2245  |                u_core                                                                        |NV_NVDLA_CMAC_core                                                                                  |   6197|
|2246  |                  u_active                                                                    |NV_NVDLA_CMAC_CORE_active                                                                           |   4703|
|2247  |                  u_mac_0                                                                     |NV_NVDLA_CMAC_CORE_mac                                                                              |    252|
|2248  |                  u_mac_1                                                                     |NV_NVDLA_CMAC_CORE_mac_274                                                                          |    252|
|2249  |                  u_mac_2                                                                     |NV_NVDLA_CMAC_CORE_mac_275                                                                          |    252|
|2250  |                  u_mac_3                                                                     |NV_NVDLA_CMAC_CORE_mac_276                                                                          |    252|
|2251  |                  u_rt_in                                                                     |NV_NVDLA_CMAC_CORE_rt_in                                                                            |    314|
|2252  |                  u_rt_out                                                                    |NV_NVDLA_CMAC_CORE_rt_out                                                                           |    172|
|2253  |                u_reg                                                                         |NV_NVDLA_CMAC_reg                                                                                   |     52|
|2254  |                  u_dual_reg_d0                                                               |NV_NVDLA_CMAC_REG_dual                                                                              |      3|
|2255  |                  u_dual_reg_d1                                                               |NV_NVDLA_CMAC_REG_dual_273                                                                          |      5|
|2256  |                  u_single_reg                                                                |NV_NVDLA_CMAC_REG_single                                                                            |     12|
|2257  |            u_partition_o                                                                     |NV_NVDLA_partition_o                                                                                |  86614|
|2258  |              u_NV_NVDLA_cdp                                                                  |NV_NVDLA_cdp                                                                                        |  39590|
|2259  |                u_DP_nan                                                                      |NV_NVDLA_CDP_DP_nan                                                                                 |     35|
|2260  |                u_dp                                                                          |NV_NVDLA_CDP_dp                                                                                     |  23047|
|2261  |                  u_NV_NVDLA_CDP_DP_LUT_ctrl                                                  |NV_NVDLA_CDP_DP_LUT_ctrl                                                                            |   1183|
|2262  |                    u_LUT_CTRL_unit0                                                          |NV_NVDLA_CDP_DP_LUT_CTRL_unit                                                                       |   1183|
|2263  |                  u_NV_NVDLA_CDP_DP_bufferin                                                  |NV_NVDLA_CDP_DP_bufferin_tp1                                                                        |   2887|
|2264  |                  u_NV_NVDLA_CDP_DP_cvtin                                                     |NV_NVDLA_CDP_DP_cvtin                                                                               |    657|
|2265  |                    u_HLS_cdp_icvt_0                                                          |HLS_cdp_icvt                                                                                        |    429|
|2266  |                      mul_dout0                                                               |\u_HLS_cdp_icvt_0/mul_dout0_funnel                                                                  |      8|
|2267  |                      pipe_p1                                                                 |HLS_cdp_ICVT_pipe_p1                                                                                |     41|
|2268  |                      pipe_p2                                                                 |HLS_cdp_ICVT_pipe_p2                                                                                |    228|
|2269  |                      pipe_p3                                                                 |HLS_cdp_ICVT_pipe_p3                                                                                |    149|
|2270  |                  u_NV_NVDLA_CDP_DP_cvtout                                                    |NV_NVDLA_CDP_DP_cvtout                                                                              |    932|
|2271  |                    u_HLS_cdp_ocvt_0                                                          |HLS_cdp_ocvt                                                                                        |    704|
|2272  |                      mul_dout0                                                               |\u_HLS_cdp_ocvt_0/mul_dout0_funnel                                                                  |      8|
|2273  |                      pipe_p1                                                                 |HLS_cdp_OCVT_pipe_p1                                                                                |    192|
|2274  |                      pipe_p2                                                                 |HLS_cdp_OCVT_pipe_p2                                                                                |     60|
|2275  |                      pipe_p3                                                                 |HLS_cdp_OCVT_pipe_p3                                                                                |    402|
|2276  |                      pipe_p4                                                                 |HLS_cdp_OCVT_pipe_p4                                                                                |     38|
|2277  |                  u_NV_NVDLA_CDP_DP_intp                                                      |NV_NVDLA_CDP_DP_intp                                                                                |   2863|
|2278  |                    u_interp_X0                                                               |NV_NVDLA_CDP_DP_INTP_unit                                                                           |   1177|
|2279  |                      int_mul0                                                                |int_mul0_funnel                                                                                     |      8|
|2280  |                      int_mul0__0                                                             |\u_interp_X0/int_mul0__0_funnel                                                                     |      8|
|2281  |                    u_intpinfo_sync_fifo                                                      |NV_NVDLA_CDP_DP_intpinfo_fifo_20x4                                                                  |     79|
|2282  |                      ram                                                                     |nv_ram_rwsthp_20x4                                                                                  |     32|
|2283  |                  u_NV_NVDLA_CDP_DP_lut                                                       |NV_NVDLA_CDP_DP_lut                                                                                 |  12532|
|2284  |                  u_NV_NVDLA_CDP_DP_mul                                                       |NV_NVDLA_CDP_DP_mul                                                                                 |    125|
|2285  |                    u_mul_unit0                                                               |NV_NVDLA_CDP_DP_MUL_unit                                                                            |     71|
|2286  |                      mul_unit_pd0                                                            |\nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_dp/u_NV_NVDLA_CDP_DP_mul/u_mul_unit0/mul_unit_pd0_funnel  |      8|
|2287  |                  u_NV_NVDLA_CDP_DP_sum                                                       |NV_NVDLA_CDP_DP_sum                                                                                 |   1483|
|2288  |                    u_sum_block_0                                                             |int_sum_block_tp1                                                                                   |    397|
|2289  |                  u_NV_NVDLA_CDP_DP_syncfifo                                                  |NV_NVDLA_CDP_DP_syncfifo                                                                            |    384|
|2290  |                    u_data_sync_fifo                                                          |NV_NVDLA_CDP_DP_data_fifo_80x9                                                                      |    116|
|2291  |                      ram                                                                     |nv_ram_rwsthp_80x9                                                                                  |     50|
|2292  |                    u_info_sync_fifo                                                          |NV_NVDLA_CDP_DP_info_fifo                                                                           |    131|
|2293  |                      ram                                                                     |nv_ram_rwsthp_80x17                                                                                 |     67|
|2294  |                    u_sumpd_sync_fifo                                                         |NV_NVDLA_CDP_DP_sumpd_fifo_60x21                                                                    |    109|
|2295  |                      ram                                                                     |nv_ram_rwsthp_60x21                                                                                 |     53|
|2296  |                u_rdma                                                                        |NV_NVDLA_CDP_rdma                                                                                   |   8934|
|2297  |                  u_cq                                                                        |NV_NVDLA_CDP_RDMA_cq                                                                                |   2691|
|2298  |                    ram                                                                       |NV_NVDLA_CDP_RDMA_cq_flopram_rwsa_256x7                                                             |   2549|
|2299  |                  u_eg                                                                        |NV_NVDLA_CDP_RDMA_eg                                                                                |   4690|
|2300  |                    NV_NVDLA_CDP_RDMA_rdrsp                                                   |NV_NVDLA_DMAIF_rdrsp_257                                                                            |    406|
|2301  |                    u_lat_fifo                                                                |NV_NVDLA_CDP_RDMA_lat_fifo_65x8                                                                     |    131|
|2302  |                      ram                                                                     |nv_ram_rwsp_8x65_272                                                                                |     93|
|2303  |                    u_ro0_fifo                                                                |NV_NVDLA_CDP_RDMA_ro_fifo_32x8                                                                      |    495|
|2304  |                      ram                                                                     |NV_NVDLA_CDP_RDMA_ro_fifo_32x8_flopram_rwsa_32x8_271                                                |    414|
|2305  |                    u_ro1_fifo                                                                |NV_NVDLA_CDP_RDMA_ro_fifo_32x8_258                                                                  |    511|
|2306  |                      ram                                                                     |NV_NVDLA_CDP_RDMA_ro_fifo_32x8_flopram_rwsa_32x8_270                                                |    414|
|2307  |                    u_ro2_fifo                                                                |NV_NVDLA_CDP_RDMA_ro_fifo_32x8_259                                                                  |    497|
|2308  |                      ram                                                                     |NV_NVDLA_CDP_RDMA_ro_fifo_32x8_flopram_rwsa_32x8_269                                                |    414|
|2309  |                    u_ro3_fifo                                                                |NV_NVDLA_CDP_RDMA_ro_fifo_32x8_260                                                                  |    526|
|2310  |                      ram                                                                     |NV_NVDLA_CDP_RDMA_ro_fifo_32x8_flopram_rwsa_32x8_268                                                |    415|
|2311  |                    u_ro4_fifo                                                                |NV_NVDLA_CDP_RDMA_ro_fifo_32x8_261                                                                  |    497|
|2312  |                      ram                                                                     |NV_NVDLA_CDP_RDMA_ro_fifo_32x8_flopram_rwsa_32x8_267                                                |    414|
|2313  |                    u_ro5_fifo                                                                |NV_NVDLA_CDP_RDMA_ro_fifo_32x8_262                                                                  |    500|
|2314  |                      ram                                                                     |NV_NVDLA_CDP_RDMA_ro_fifo_32x8_flopram_rwsa_32x8_266                                                |    417|
|2315  |                    u_ro6_fifo                                                                |NV_NVDLA_CDP_RDMA_ro_fifo_32x8_263                                                                  |    495|
|2316  |                      ram                                                                     |NV_NVDLA_CDP_RDMA_ro_fifo_32x8_flopram_rwsa_32x8_265                                                |    414|
|2317  |                    u_ro7_fifo                                                                |NV_NVDLA_CDP_RDMA_ro_fifo_32x8_264                                                                  |    506|
|2318  |                      ram                                                                     |NV_NVDLA_CDP_RDMA_ro_fifo_32x8_flopram_rwsa_32x8                                                    |    416|
|2319  |                  u_ig                                                                        |NV_NVDLA_CDP_RDMA_ig                                                                                |    460|
|2320  |                    NV_NVDLA_CDP_RDMA_rdreq                                                   |NV_NVDLA_DMAIF_rdreq_256                                                                            |    105|
|2321  |                  u_reg                                                                       |NV_NVDLA_CDP_RDMA_reg                                                                               |   1093|
|2322  |                    u_dual_reg_d0                                                             |NV_NVDLA_CDP_RDMA_REG_dual                                                                          |    366|
|2323  |                    u_dual_reg_d1                                                             |NV_NVDLA_CDP_RDMA_REG_dual_255                                                                      |    394|
|2324  |                    u_single_reg                                                              |NV_NVDLA_CDP_RDMA_REG_single                                                                        |    234|
|2325  |                u_reg                                                                         |NV_NVDLA_CDP_reg                                                                                    |   2769|
|2326  |                  u_dual_reg_d0                                                               |NV_NVDLA_CDP_REG_dual                                                                               |    586|
|2327  |                  u_dual_reg_d1                                                               |NV_NVDLA_CDP_REG_dual_254                                                                           |    789|
|2328  |                  u_single_reg                                                                |NV_NVDLA_CDP_REG_single                                                                             |    936|
|2329  |                u_wdma                                                                        |NV_NVDLA_CDP_wdma                                                                                   |   4805|
|2330  |                  NV_NVDLA_CDP_WDMA_wr                                                        |NV_NVDLA_DMAIF_wr_239                                                                               |    260|
|2331  |                  u_cmd_fifo                                                                  |NV_NVDLA_CDP_WDMA_cmd_fifo                                                                          |    218|
|2332  |                    ram                                                                       |NV_NVDLA_CDP_WDMA_cmd_fifo_flopram_rwsa_4x17                                                        |     90|
|2333  |                  u_dat0_fifo0                                                                |NV_NVDLA_CDP_WDMA_dat_fifo_32x8                                                                     |    501|
|2334  |                    ram                                                                       |NV_NVDLA_CDP_WDMA_dat_fifo_32x8_flopram_rwsa_32x8_253                                               |    414|
|2335  |                  u_dat0_fifo1                                                                |NV_NVDLA_CDP_WDMA_dat_fifo_32x8_240                                                                 |    501|
|2336  |                    ram                                                                       |NV_NVDLA_CDP_WDMA_dat_fifo_32x8_flopram_rwsa_32x8_252                                               |    415|
|2337  |                  u_dat0_fifo2                                                                |NV_NVDLA_CDP_WDMA_dat_fifo_32x8_241                                                                 |    500|
|2338  |                    ram                                                                       |NV_NVDLA_CDP_WDMA_dat_fifo_32x8_flopram_rwsa_32x8_251                                               |    413|
|2339  |                  u_dat0_fifo3                                                                |NV_NVDLA_CDP_WDMA_dat_fifo_32x8_242                                                                 |    511|
|2340  |                    ram                                                                       |NV_NVDLA_CDP_WDMA_dat_fifo_32x8_flopram_rwsa_32x8_250                                               |    422|
|2341  |                  u_dat0_fifo4                                                                |NV_NVDLA_CDP_WDMA_dat_fifo_32x8_243                                                                 |    494|
|2342  |                    ram                                                                       |NV_NVDLA_CDP_WDMA_dat_fifo_32x8_flopram_rwsa_32x8_249                                               |    415|
|2343  |                  u_dat0_fifo5                                                                |NV_NVDLA_CDP_WDMA_dat_fifo_32x8_244                                                                 |    500|
|2344  |                    ram                                                                       |NV_NVDLA_CDP_WDMA_dat_fifo_32x8_flopram_rwsa_32x8_248                                               |    419|
|2345  |                  u_dat0_fifo6                                                                |NV_NVDLA_CDP_WDMA_dat_fifo_32x8_245                                                                 |    498|
|2346  |                    ram                                                                       |NV_NVDLA_CDP_WDMA_dat_fifo_32x8_flopram_rwsa_32x8_247                                               |    414|
|2347  |                  u_dat0_fifo7                                                                |NV_NVDLA_CDP_WDMA_dat_fifo_32x8_246                                                                 |    501|
|2348  |                    ram                                                                       |NV_NVDLA_CDP_WDMA_dat_fifo_32x8_flopram_rwsa_32x8                                                   |    420|
|2349  |                  u_intr_fifo                                                                 |NV_NVDLA_CDP_WDMA_intr_fifo                                                                         |     13|
|2350  |              u_NV_NVDLA_cfgrom                                                               |NV_NVDLA_cfgrom                                                                                     |     77|
|2351  |              u_NV_NVDLA_csb_master                                                           |NV_NVDLA_csb_master                                                                                 |   1805|
|2352  |                u_fifo_csb2nvdla                                                              |NV_NVDLA_CSB_MASTER_falcon2csb_fifo                                                                 |    445|
|2353  |                  NV_AFIFO_rd_popping_sync0                                                   |p_STRICTSYNC3DOTM_C_PPP_226                                                                         |      6|
|2354  |                    sync3d                                                                    |p_SSYNC3DO_C_PPP_238                                                                                |      3|
|2355  |                  NV_AFIFO_rd_popping_sync1                                                   |p_STRICTSYNC3DOTM_C_PPP_227                                                                         |      4|
|2356  |                    sync3d                                                                    |p_SSYNC3DO_C_PPP_237                                                                                |      3|
|2357  |                  NV_AFIFO_rd_popping_sync2                                                   |p_STRICTSYNC3DOTM_C_PPP_228                                                                         |      4|
|2358  |                    sync3d                                                                    |p_SSYNC3DO_C_PPP_236                                                                                |      3|
|2359  |                  NV_AFIFO_wr_pushing_sync0                                                   |p_STRICTSYNC3DOTM_C_PPP_229                                                                         |      6|
|2360  |                    sync3d                                                                    |p_SSYNC3DO_C_PPP_235                                                                                |      3|
|2361  |                  NV_AFIFO_wr_pushing_sync1                                                   |p_STRICTSYNC3DOTM_C_PPP_230                                                                         |      4|
|2362  |                    sync3d                                                                    |p_SSYNC3DO_C_PPP_234                                                                                |      3|
|2363  |                  NV_AFIFO_wr_pushing_sync2                                                   |p_STRICTSYNC3DOTM_C_PPP_231                                                                         |      6|
|2364  |                    sync3d                                                                    |p_SSYNC3DO_C_PPP_233                                                                                |      3|
|2365  |                  ram                                                                         |NV_NVDLA_CSB_MASTER_falcon2csb_fifo_flopram_rwa_4x50                                                |    298|
|2366  |                  rd_pushing_gray                                                             |NV_NVDLA_CSB_MASTER_falcon2csb_fifo_gray_cntr                                                       |     12|
|2367  |                  wr_popping_gray                                                             |NV_NVDLA_CSB_MASTER_falcon2csb_fifo_gray_cntr_232                                                   |     13|
|2368  |                u_fifo_nvdla2csb                                                              |NV_NVDLA_CSB_MASTER_csb2falcon_fifo                                                                 |    377|
|2369  |                  NV_AFIFO_rd_popping_sync0                                                   |p_STRICTSYNC3DOTM_C_PPP                                                                             |      4|
|2370  |                    sync3d                                                                    |p_SSYNC3DO_C_PPP_225                                                                                |      3|
|2371  |                  NV_AFIFO_rd_popping_sync1                                                   |p_STRICTSYNC3DOTM_C_PPP_218                                                                         |      5|
|2372  |                    sync3d                                                                    |p_SSYNC3DO_C_PPP_224                                                                                |      3|
|2373  |                  NV_AFIFO_wr_pushing_sync0                                                   |p_STRICTSYNC3DOTM_C_PPP_219                                                                         |      5|
|2374  |                    sync3d                                                                    |p_SSYNC3DO_C_PPP_223                                                                                |      3|
|2375  |                  NV_AFIFO_wr_pushing_sync1                                                   |p_STRICTSYNC3DOTM_C_PPP_220                                                                         |      5|
|2376  |                    sync3d                                                                    |p_SSYNC3DO_C_PPP_222                                                                                |      3|
|2377  |                  ram                                                                         |NV_NVDLA_CSB_MASTER_csb2falcon_fifo_flopram_rwa_2x34                                                |    292|
|2378  |                  rd_pushing_gray                                                             |NV_NVDLA_CSB_MASTER_csb2falcon_fifo_gray_cntr                                                       |      7|
|2379  |                  wr_popping_gray                                                             |NV_NVDLA_CSB_MASTER_csb2falcon_fifo_gray_cntr_221                                                   |     10|
|2380  |              u_NV_NVDLA_glb                                                                  |NV_NVDLA_glb                                                                                        |    129|
|2381  |                u_csb                                                                         |NV_NVDLA_GLB_csb                                                                                    |     89|
|2382  |                  u_reg                                                                       |NV_NVDLA_GLB_CSB_reg                                                                                |     37|
|2383  |                u_ic                                                                          |NV_NVDLA_GLB_ic                                                                                     |     40|
|2384  |                  u_sync_core_intr                                                            |NV_NVDLA_sync3d_c                                                                                   |      3|
|2385  |                    sync_0                                                                    |sync3d_c_ppp                                                                                        |      3|
|2386  |                      NV_GENERIC_CELL                                                         |p_SSYNC3DO_C_PPP                                                                                    |      3|
|2387  |              u_NV_NVDLA_mcif                                                                 |NV_NVDLA_mcif                                                                                       |  14426|
|2388  |                u_csb                                                                         |NV_NVDLA_MCIF_csb                                                                                   |    755|
|2389  |                  u_reg                                                                       |NV_NVDLA_MCIF_CSB_reg                                                                               |    676|
|2390  |                u_read                                                                        |NV_NVDLA_MCIF_read                                                                                  |   7581|
|2391  |                  u_eg                                                                        |NV_NVDLA_MCIF_READ_eg                                                                               |   3155|
|2392  |                    lat_fifo0                                                                 |NV_NVDLA_MCIF_READ_EG_lat_fifo                                                                      |    350|
|2393  |                      ram                                                                     |NV_NVDLA_MCIF_READ_EG_lat_fifo_flopram_rwsa_4x64_217                                                |    324|
|2394  |                    lat_fifo1                                                                 |NV_NVDLA_MCIF_READ_EG_lat_fifo_200                                                                  |    350|
|2395  |                      ram                                                                     |NV_NVDLA_MCIF_READ_EG_lat_fifo_flopram_rwsa_4x64_216                                                |    324|
|2396  |                    lat_fifo2                                                                 |NV_NVDLA_MCIF_READ_EG_lat_fifo_201                                                                  |    350|
|2397  |                      ram                                                                     |NV_NVDLA_MCIF_READ_EG_lat_fifo_flopram_rwsa_4x64_215                                                |    324|
|2398  |                    lat_fifo3                                                                 |NV_NVDLA_MCIF_READ_EG_lat_fifo_202                                                                  |    350|
|2399  |                      ram                                                                     |NV_NVDLA_MCIF_READ_EG_lat_fifo_flopram_rwsa_4x64_214                                                |    324|
|2400  |                    lat_fifo4                                                                 |NV_NVDLA_MCIF_READ_EG_lat_fifo_203                                                                  |    350|
|2401  |                      ram                                                                     |NV_NVDLA_MCIF_READ_EG_lat_fifo_flopram_rwsa_4x64_213                                                |    324|
|2402  |                    lat_fifo5                                                                 |NV_NVDLA_MCIF_READ_EG_lat_fifo_204                                                                  |    350|
|2403  |                      ram                                                                     |NV_NVDLA_MCIF_READ_EG_lat_fifo_flopram_rwsa_4x64_212                                                |    324|
|2404  |                    lat_fifo6                                                                 |NV_NVDLA_MCIF_READ_EG_lat_fifo_205                                                                  |    350|
|2405  |                      ram                                                                     |NV_NVDLA_MCIF_READ_EG_lat_fifo_flopram_rwsa_4x64                                                    |    324|
|2406  |                    pipe_p0                                                                   |NV_NVDLA_MCIF_READ_EG_OUT_pipe                                                                      |     68|
|2407  |                    pipe_p1                                                                   |NV_NVDLA_MCIF_READ_EG_OUT_pipe_206                                                                  |     68|
|2408  |                    pipe_p2                                                                   |NV_NVDLA_MCIF_READ_EG_OUT_pipe_207                                                                  |     68|
|2409  |                    pipe_p3                                                                   |NV_NVDLA_MCIF_READ_EG_OUT_pipe_208                                                                  |     68|
|2410  |                    pipe_p4                                                                   |NV_NVDLA_MCIF_READ_EG_OUT_pipe_209                                                                  |     68|
|2411  |                    pipe_p5                                                                   |NV_NVDLA_MCIF_READ_EG_OUT_pipe_210                                                                  |     68|
|2412  |                    pipe_p6                                                                   |NV_NVDLA_MCIF_READ_EG_OUT_pipe_211                                                                  |     68|
|2413  |                    pipe_pr                                                                   |NV_NVDLA_MCIF_READ_EG_pipe_pr                                                                       |    229|
|2414  |                  u_ig                                                                        |NV_NVDLA_MCIF_READ_ig                                                                               |   4426|
|2415  |                    u_arb                                                                     |NV_NVDLA_MCIF_READ_IG_arb                                                                           |    906|
|2416  |                      pipe_out                                                                |NV_NVDLA_MCIF_READ_IG_ARB_pipe_out                                                                  |    103|
|2417  |                      pipe_p0                                                                 |NV_NVDLA_MCIF_READ_IG_ARB_pipe                                                                      |     94|
|2418  |                      pipe_p1                                                                 |NV_NVDLA_MCIF_READ_IG_ARB_pipe_194                                                                  |     65|
|2419  |                      pipe_p2                                                                 |NV_NVDLA_MCIF_READ_IG_ARB_pipe_195                                                                  |     63|
|2420  |                      pipe_p3                                                                 |NV_NVDLA_MCIF_READ_IG_ARB_pipe_196                                                                  |     63|
|2421  |                      pipe_p4                                                                 |NV_NVDLA_MCIF_READ_IG_ARB_pipe_197                                                                  |     92|
|2422  |                      pipe_p5                                                                 |NV_NVDLA_MCIF_READ_IG_ARB_pipe_198                                                                  |     63|
|2423  |                      pipe_p6                                                                 |NV_NVDLA_MCIF_READ_IG_ARB_pipe_199                                                                  |     64|
|2424  |                      u_read_ig_arb                                                           |read_ig_arb                                                                                         |    299|
|2425  |                    u_bpt0                                                                    |NV_NVDLA_MCIF_READ_IG_bpt                                                                           |    428|
|2426  |                      pipe_p1                                                                 |NV_NVDLA_MCIF_READ_IG_BPT_pipe_p1_192                                                               |    112|
|2427  |                      pipe_p2                                                                 |NV_NVDLA_MCIF_READ_IG_BPT_pipe_p2_193                                                               |    263|
|2428  |                    u_bpt1                                                                    |NV_NVDLA_MCIF_READ_IG_bpt_176                                                                       |    409|
|2429  |                      pipe_p1                                                                 |NV_NVDLA_MCIF_READ_IG_BPT_pipe_p1_190                                                               |    108|
|2430  |                      pipe_p2                                                                 |NV_NVDLA_MCIF_READ_IG_BPT_pipe_p2_191                                                               |    252|
|2431  |                    u_bpt2                                                                    |NV_NVDLA_MCIF_READ_IG_bpt_177                                                                       |    511|
|2432  |                      pipe_p1                                                                 |NV_NVDLA_MCIF_READ_IG_BPT_pipe_p1_188                                                               |    134|
|2433  |                      pipe_p2                                                                 |NV_NVDLA_MCIF_READ_IG_BPT_pipe_p2_189                                                               |    276|
|2434  |                    u_bpt3                                                                    |NV_NVDLA_MCIF_READ_IG_bpt_178                                                                       |    523|
|2435  |                      pipe_p1                                                                 |NV_NVDLA_MCIF_READ_IG_BPT_pipe_p1_186                                                               |    140|
|2436  |                      pipe_p2                                                                 |NV_NVDLA_MCIF_READ_IG_BPT_pipe_p2_187                                                               |    278|
|2437  |                    u_bpt4                                                                    |NV_NVDLA_MCIF_READ_IG_bpt_179                                                                       |    523|
|2438  |                      pipe_p1                                                                 |NV_NVDLA_MCIF_READ_IG_BPT_pipe_p1_184                                                               |    140|
|2439  |                      pipe_p2                                                                 |NV_NVDLA_MCIF_READ_IG_BPT_pipe_p2_185                                                               |    278|
|2440  |                    u_bpt5                                                                    |NV_NVDLA_MCIF_READ_IG_bpt_180                                                                       |    518|
|2441  |                      pipe_p1                                                                 |NV_NVDLA_MCIF_READ_IG_BPT_pipe_p1_182                                                               |    137|
|2442  |                      pipe_p2                                                                 |NV_NVDLA_MCIF_READ_IG_BPT_pipe_p2_183                                                               |    276|
|2443  |                    u_bpt6                                                                    |NV_NVDLA_MCIF_READ_IG_bpt_181                                                                       |    454|
|2444  |                      pipe_p1                                                                 |NV_NVDLA_MCIF_READ_IG_BPT_pipe_p1                                                                   |    107|
|2445  |                      pipe_p2                                                                 |NV_NVDLA_MCIF_READ_IG_BPT_pipe_p2                                                                   |    277|
|2446  |                    u_cvt                                                                     |NV_NVDLA_MCIF_READ_IG_cvt                                                                           |    154|
|2447  |                      pipe_p1                                                                 |NV_NVDLA_MCIF_READ_IG_CVT_pipe_p1                                                                   |    137|
|2448  |                u_write                                                                       |NV_NVDLA_MCIF_write                                                                                 |   6090|
|2449  |                  u_cq                                                                        |NV_NVDLA_MCIF_WRITE_cq                                                                              |   1685|
|2450  |                    adr_ram                                                                   |nv_ram_rwst_256x8                                                                                   |     86|
|2451  |                    ram                                                                       |nv_ram_rws_256x3                                                                                    |    878|
|2452  |                  u_eg                                                                        |NV_NVDLA_MCIF_WRITE_eg                                                                              |     37|
|2453  |                    u_pipe                                                                    |NV_NVDLA_MCIF_WRITE_EG_pipe                                                                         |     34|
|2454  |                  u_ig                                                                        |NV_NVDLA_MCIF_WRITE_ig                                                                              |   4368|
|2455  |                    u_arb                                                                     |NV_NVDLA_MCIF_WRITE_IG_arb                                                                          |   1340|
|2456  |                      pipe_0                                                                  |NV_NVDLA_MCIF_WRITE_IG_ARB_pipe                                                                     |     39|
|2457  |                      pipe_1                                                                  |NV_NVDLA_MCIF_WRITE_IG_ARB_pipe_170                                                                 |     39|
|2458  |                      pipe_2                                                                  |NV_NVDLA_MCIF_WRITE_IG_ARB_pipe_171                                                                 |     39|
|2459  |                      u_dfifo0                                                                |NV_NVDLA_MCIF_WRITE_IG_ARB_dfifo                                                                    |    357|
|2460  |                        ram                                                                   |NV_NVDLA_MCIF_WRITE_IG_ARB_dfifo_flopram_rwsa_4x65_175                                              |    329|
|2461  |                      u_dfifo1                                                                |NV_NVDLA_MCIF_WRITE_IG_ARB_dfifo_172                                                                |    359|
|2462  |                        ram                                                                   |NV_NVDLA_MCIF_WRITE_IG_ARB_dfifo_flopram_rwsa_4x65_174                                              |    329|
|2463  |                      u_dfifo2                                                                |NV_NVDLA_MCIF_WRITE_IG_ARB_dfifo_173                                                                |    357|
|2464  |                        ram                                                                   |NV_NVDLA_MCIF_WRITE_IG_ARB_dfifo_flopram_rwsa_4x65                                                  |    329|
|2465  |                      u_write_ig_arb                                                          |write_ig_arb                                                                                        |    146|
|2466  |                    u_bpt0                                                                    |NV_NVDLA_MCIF_WRITE_IG_bpt                                                                          |    837|
|2467  |                      pipe_p1                                                                 |NV_NVDLA_MCIF_WRITE_IG_BPT_pipe_p1_166                                                              |    203|
|2468  |                      pipe_p2                                                                 |NV_NVDLA_MCIF_WRITE_IG_BPT_pipe_p2_167                                                              |    207|
|2469  |                      pipe_p3                                                                 |NV_NVDLA_MCIF_WRITE_IG_BPT_pipe_p3_168                                                              |    134|
|2470  |                      u_dfifo                                                                 |NV_NVDLA_MCIF_WRITE_IG_BPT_dfifo_169                                                                |    200|
|2471  |                    u_bpt1                                                                    |NV_NVDLA_MCIF_WRITE_IG_bpt_160                                                                      |    837|
|2472  |                      pipe_p1                                                                 |NV_NVDLA_MCIF_WRITE_IG_BPT_pipe_p1_162                                                              |    203|
|2473  |                      pipe_p2                                                                 |NV_NVDLA_MCIF_WRITE_IG_BPT_pipe_p2_163                                                              |    207|
|2474  |                      pipe_p3                                                                 |NV_NVDLA_MCIF_WRITE_IG_BPT_pipe_p3_164                                                              |    134|
|2475  |                      u_dfifo                                                                 |NV_NVDLA_MCIF_WRITE_IG_BPT_dfifo_165                                                                |    200|
|2476  |                    u_bpt2                                                                    |NV_NVDLA_MCIF_WRITE_IG_bpt_161                                                                      |    837|
|2477  |                      pipe_p1                                                                 |NV_NVDLA_MCIF_WRITE_IG_BPT_pipe_p1                                                                  |    203|
|2478  |                      pipe_p2                                                                 |NV_NVDLA_MCIF_WRITE_IG_BPT_pipe_p2                                                                  |    207|
|2479  |                      pipe_p3                                                                 |NV_NVDLA_MCIF_WRITE_IG_BPT_pipe_p3                                                                  |    134|
|2480  |                      u_dfifo                                                                 |NV_NVDLA_MCIF_WRITE_IG_BPT_dfifo                                                                    |    200|
|2481  |                    u_cvt                                                                     |NV_NVDLA_MCIF_WRITE_IG_cvt                                                                          |    517|
|2482  |                      pipe_p1                                                                 |NV_NVDLA_MCIF_WRITE_IG_CVT_pipe_p1                                                                  |    106|
|2483  |                      pipe_p2                                                                 |NV_NVDLA_MCIF_WRITE_IG_CVT_pipe_p2                                                                  |     71|
|2484  |                      pipe_p3                                                                 |NV_NVDLA_MCIF_WRITE_IG_CVT_pipe_p3                                                                  |     75|
|2485  |                      pipe_p4                                                                 |NV_NVDLA_MCIF_WRITE_IG_CVT_pipe_p4                                                                  |    227|
|2486  |              u_NV_NVDLA_pdp                                                                  |NV_NVDLA_pdp                                                                                        |  30575|
|2487  |                u_core                                                                        |NV_NVDLA_PDP_core                                                                                   |   9135|
|2488  |                  u_cal1d                                                                     |NV_NVDLA_PDP_CORE_cal1d                                                                             |   5810|
|2489  |                    u_NV_NVDLA_PDP_cal1d_info_fifo                                            |NV_NVDLA_PDP_cal1d_info_fifo                                                                        |    297|
|2490  |                      ram                                                                     |NV_NVDLA_PDP_cal1d_info_fifo_flopram_rwsa_8x12                                                      |    136|
|2491  |                    unit1d_0                                                                  |NV_NVDLA_PDP_CORE_unit1d                                                                            |    660|
|2492  |                    unit1d_1                                                                  |NV_NVDLA_PDP_CORE_unit1d_153                                                                        |    650|
|2493  |                    unit1d_2                                                                  |NV_NVDLA_PDP_CORE_unit1d_154                                                                        |    651|
|2494  |                    unit1d_3                                                                  |NV_NVDLA_PDP_CORE_unit1d_155                                                                        |    658|
|2495  |                    unit1d_4                                                                  |NV_NVDLA_PDP_CORE_unit1d_156                                                                        |    647|
|2496  |                    unit1d_5                                                                  |NV_NVDLA_PDP_CORE_unit1d_157                                                                        |    647|
|2497  |                    unit1d_6                                                                  |NV_NVDLA_PDP_CORE_unit1d_158                                                                        |    663|
|2498  |                    unit1d_7                                                                  |NV_NVDLA_PDP_CORE_unit1d_159                                                                        |    686|
|2499  |                  u_cal2d                                                                     |NV_NVDLA_PDP_CORE_cal2d                                                                             |   2457|
|2500  |                    pad_value0                                                                |pad_value0_funnel                                                                                   |      8|
|2501  |                    data_hmult_8bit_0_ext_ff                                                  |pad_value0_funnel__1                                                                                |      8|
|2502  |                    data_vmult_8bit_0_ext_ff                                                  |pad_value0_funnel__2                                                                                |      8|
|2503  |                    bank0_uram_0                                                              |nv_ram_rws_128x18                                                                                   |     27|
|2504  |                    bank1_uram_0                                                              |nv_ram_rws_128x18_146                                                                               |     22|
|2505  |                    bank2_uram_0                                                              |nv_ram_rws_128x18_147                                                                               |     23|
|2506  |                    bank3_uram_0                                                              |nv_ram_rws_128x18_148                                                                               |     23|
|2507  |                    bank4_uram_0                                                              |nv_ram_rws_128x18_149                                                                               |     19|
|2508  |                    bank5_uram_0                                                              |nv_ram_rws_128x18_150                                                                               |     22|
|2509  |                    bank6_uram_0                                                              |nv_ram_rws_128x18_151                                                                               |     20|
|2510  |                    bank7_uram_0                                                              |nv_ram_rws_128x18_152                                                                               |     19|
|2511  |                  u_preproc                                                                   |NV_NVDLA_PDP_CORE_preproc                                                                           |    224|
|2512  |                u_nan                                                                         |NV_NVDLA_PDP_nan                                                                                    |     36|
|2513  |                u_rdma                                                                        |NV_NVDLA_PDP_rdma                                                                                   |  13090|
|2514  |                  u_cq                                                                        |NV_NVDLA_PDP_RDMA_cq                                                                                |   6094|
|2515  |                    ram                                                                       |NV_NVDLA_PDP_RDMA_cq_flopram_rwsa_256x18                                                            |   5897|
|2516  |                  u_eg                                                                        |NV_NVDLA_PDP_RDMA_eg                                                                                |   4895|
|2517  |                    NV_NVDLA_PDP_RDMA_rdrsp                                                   |NV_NVDLA_DMAIF_rdrsp_130                                                                            |    475|
|2518  |                    u_lat_fifo                                                                |NV_NVDLA_PDP_RDMA_lat_fifo_65x8                                                                     |    132|
|2519  |                      ram                                                                     |nv_ram_rwsp_8x65_145                                                                                |     94|
|2520  |                    u_ro0_fifo                                                                |NV_NVDLA_PDP_RDMA_ro_fifo_32x8                                                                      |    495|
|2521  |                      ram                                                                     |NV_NVDLA_PDP_RDMA_ro_fifo_32x8_flopram_rwsa_32x8_144                                                |    414|
|2522  |                    u_ro1_fifo                                                                |NV_NVDLA_PDP_RDMA_ro_fifo_32x8_131                                                                  |    515|
|2523  |                      ram                                                                     |NV_NVDLA_PDP_RDMA_ro_fifo_32x8_flopram_rwsa_32x8_143                                                |    414|
|2524  |                    u_ro2_fifo                                                                |NV_NVDLA_PDP_RDMA_ro_fifo_32x8_132                                                                  |    495|
|2525  |                      ram                                                                     |NV_NVDLA_PDP_RDMA_ro_fifo_32x8_flopram_rwsa_32x8_142                                                |    414|
|2526  |                    u_ro3_fifo                                                                |NV_NVDLA_PDP_RDMA_ro_fifo_32x8_133                                                                  |    526|
|2527  |                      ram                                                                     |NV_NVDLA_PDP_RDMA_ro_fifo_32x8_flopram_rwsa_32x8_141                                                |    415|
|2528  |                    u_ro4_fifo                                                                |NV_NVDLA_PDP_RDMA_ro_fifo_32x8_134                                                                  |    508|
|2529  |                      ram                                                                     |NV_NVDLA_PDP_RDMA_ro_fifo_32x8_flopram_rwsa_32x8_140                                                |    414|
|2530  |                    u_ro5_fifo                                                                |NV_NVDLA_PDP_RDMA_ro_fifo_32x8_135                                                                  |    500|
|2531  |                      ram                                                                     |NV_NVDLA_PDP_RDMA_ro_fifo_32x8_flopram_rwsa_32x8_139                                                |    417|
|2532  |                    u_ro6_fifo                                                                |NV_NVDLA_PDP_RDMA_ro_fifo_32x8_136                                                                  |    495|
|2533  |                      ram                                                                     |NV_NVDLA_PDP_RDMA_ro_fifo_32x8_flopram_rwsa_32x8_138                                                |    414|
|2534  |                    u_ro7_fifo                                                                |NV_NVDLA_PDP_RDMA_ro_fifo_32x8_137                                                                  |    506|
|2535  |                      ram                                                                     |NV_NVDLA_PDP_RDMA_ro_fifo_32x8_flopram_rwsa_32x8                                                    |    416|
|2536  |                  u_ig                                                                        |NV_NVDLA_PDP_RDMA_ig                                                                                |    484|
|2537  |                    NV_NVDLA_PDP_RDMA_rdreq                                                   |NV_NVDLA_DMAIF_rdreq_129                                                                            |    135|
|2538  |                  u_reg                                                                       |NV_NVDLA_PDP_RDMA_reg                                                                               |   1617|
|2539  |                    u_dual_reg_d0                                                             |NV_NVDLA_PDP_RDMA_REG_dual                                                                          |    649|
|2540  |                    u_dual_reg_d1                                                             |NV_NVDLA_PDP_RDMA_REG_dual_128                                                                      |    807|
|2541  |                    u_single_reg                                                              |NV_NVDLA_PDP_RDMA_REG_single                                                                        |     64|
|2542  |                u_reg                                                                         |NV_NVDLA_PDP_reg                                                                                    |   3513|
|2543  |                  u_dual_reg_d0                                                               |NV_NVDLA_PDP_REG_dual                                                                               |   1171|
|2544  |                  u_dual_reg_d1                                                               |NV_NVDLA_PDP_REG_dual_127                                                                           |   2135|
|2545  |                  u_single_reg                                                                |NV_NVDLA_PDP_REG_single                                                                             |    101|
|2546  |                u_wdma                                                                        |NV_NVDLA_PDP_wdma                                                                                   |   4801|
|2547  |                  NV_NVDLA_PDP_WDMA_wr                                                        |NV_NVDLA_DMAIF_wr_112                                                                               |    219|
|2548  |                  u_cmd                                                                       |NV_NVDLA_PDP_WDMA_cmd                                                                               |    421|
|2549  |                    u_fifo                                                                    |NV_NVDLA_PDP_WDMA_CMD_fifo                                                                          |    196|
|2550  |                      ram                                                                     |NV_NVDLA_PDP_WDMA_CMD_fifo_flopram_rwsa_1x80                                                        |    162|
|2551  |                  u_dat                                                                       |NV_NVDLA_PDP_WDMA_dat                                                                               |   3911|
|2552  |                    u_dat0_fifo0                                                              |NV_NVDLA_PDP_WDMA_DAT_fifo_32x8                                                                     |    486|
|2553  |                      ram                                                                     |NV_NVDLA_PDP_WDMA_DAT_fifo_32x8_flopram_rwsa_32x8_126                                               |    414|
|2554  |                    u_dat0_fifo1                                                              |NV_NVDLA_PDP_WDMA_DAT_fifo_32x8_113                                                                 |    492|
|2555  |                      ram                                                                     |NV_NVDLA_PDP_WDMA_DAT_fifo_32x8_flopram_rwsa_32x8_125                                               |    414|
|2556  |                    u_dat0_fifo2                                                              |NV_NVDLA_PDP_WDMA_DAT_fifo_32x8_114                                                                 |    487|
|2557  |                      ram                                                                     |NV_NVDLA_PDP_WDMA_DAT_fifo_32x8_flopram_rwsa_32x8_124                                               |    415|
|2558  |                    u_dat0_fifo3                                                              |NV_NVDLA_PDP_WDMA_DAT_fifo_32x8_115                                                                 |    487|
|2559  |                      ram                                                                     |NV_NVDLA_PDP_WDMA_DAT_fifo_32x8_flopram_rwsa_32x8_123                                               |    414|
|2560  |                    u_dat0_fifo4                                                              |NV_NVDLA_PDP_WDMA_DAT_fifo_32x8_116                                                                 |    487|
|2561  |                      ram                                                                     |NV_NVDLA_PDP_WDMA_DAT_fifo_32x8_flopram_rwsa_32x8_122                                               |    414|
|2562  |                    u_dat0_fifo5                                                              |NV_NVDLA_PDP_WDMA_DAT_fifo_32x8_117                                                                 |    488|
|2563  |                      ram                                                                     |NV_NVDLA_PDP_WDMA_DAT_fifo_32x8_flopram_rwsa_32x8_121                                               |    415|
|2564  |                    u_dat0_fifo6                                                              |NV_NVDLA_PDP_WDMA_DAT_fifo_32x8_118                                                                 |    487|
|2565  |                      ram                                                                     |NV_NVDLA_PDP_WDMA_DAT_fifo_32x8_flopram_rwsa_32x8_120                                               |    414|
|2566  |                    u_dat0_fifo7                                                              |NV_NVDLA_PDP_WDMA_DAT_fifo_32x8_119                                                                 |    487|
|2567  |                      ram                                                                     |NV_NVDLA_PDP_WDMA_DAT_fifo_32x8_flopram_rwsa_32x8                                                   |    414|
|2568  |                  u_intr_fifo                                                                 |NV_NVDLA_PDP_WDMA_intr_fifo                                                                         |     13|
|2569  |              u_sync_core_reset                                                               |NV_NVDLA_core_reset                                                                                 |      9|
|2570  |                sync_reset_synced_dla_rstn                                                    |sync_reset_108                                                                                      |      3|
|2571  |                  NV_GENERIC_CELL                                                             |p_SSYNC2DO_C_PP_111                                                                                 |      3|
|2572  |                sync_reset_synced_rstn                                                        |sync_reset_109                                                                                      |      4|
|2573  |                  NV_GENERIC_CELL                                                             |p_SSYNC2DO_C_PP_110                                                                                 |      4|
|2574  |              u_sync_falcon_reset                                                             |NV_NVDLA_reset                                                                                      |      3|
|2575  |                sync_reset_synced_rstn                                                        |sync_reset                                                                                          |      3|
|2576  |                  NV_GENERIC_CELL                                                             |p_SSYNC2DO_C_PP                                                                                     |      3|
|2577  |            u_partition_p                                                                     |NV_NVDLA_partition_p                                                                                |  27265|
|2578  |              u_NV_NVDLA_sdp                                                                  |NV_NVDLA_sdp                                                                                        |  27265|
|2579  |                u_core                                                                        |NV_NVDLA_SDP_core                                                                                   |   6083|
|2580  |                  pipe_p11                                                                    |NV_NVDLA_SDP_CORE_pipe_p11                                                                          |     21|
|2581  |                  u_NV_NVDLA_SDP_cmux                                                         |NV_NVDLA_SDP_cmux                                                                                   |    269|
|2582  |                    pipe_p1                                                                   |NV_NVDLA_SDP_CMUX_pipe_p1                                                                           |    126|
|2583  |                    pipe_p2                                                                   |NV_NVDLA_SDP_CMUX_pipe_p2                                                                           |    141|
|2584  |                  u_bn                                                                        |NV_NVDLA_SDP_HLS_x2_int                                                                             |   1479|
|2585  |                    u_sdp_x_alu_0                                                             |NV_NVDLA_SDP_HLS_X_int_alu_97                                                                       |    539|
|2586  |                      pipe_p1                                                                 |NV_NVDLA_SDP_HLS_X_INT_ALU_pipe_p1_105                                                              |    347|
|2587  |                      pipe_p2                                                                 |NV_NVDLA_SDP_HLS_X_INT_ALU_pipe_p2_106                                                              |    180|
|2588  |                      x_alu_shiftleft_su                                                      |NV_NVDLA_HLS_shiftleftsu_107                                                                        |      2|
|2589  |                    u_sdp_x_mul_0                                                             |NV_NVDLA_SDP_HLS_X_int_mul_98                                                                       |    729|
|2590  |                      pipe_p1                                                                 |NV_NVDLA_SDP_HLS_X_INT_MUL_pipe_p1_103                                                              |    696|
|2591  |                      x_mul_prelu                                                             |NV_NVDLA_SDP_HLS_prelu_104                                                                          |     33|
|2592  |                        data_out0                                                             |\u_sdp_x_mul_0/x_mul_prelu/data_out0_funnel__2                                                      |      8|
|2593  |                        data_out0__0                                                          |\u_sdp_x_mul_0/x_mul_prelu/data_out0_funnel__3                                                      |      8|
|2594  |                    u_sdp_x_relu_0                                                            |NV_NVDLA_SDP_HLS_X_int_relu_99                                                                      |     73|
|2595  |                      pipe_p1                                                                 |NV_NVDLA_SDP_HLS_X_INT_RELU_pipe_p1_102                                                             |     73|
|2596  |                    u_sdp_x_trt_0                                                             |NV_NVDLA_SDP_HLS_X_int_trt_100                                                                      |    138|
|2597  |                      pipe_p1                                                                 |NV_NVDLA_SDP_HLS_X_INT_TRT_pipe_p1_101                                                              |    138|
|2598  |                  u_bn_alu_pack                                                               |NV_NVDLA_SDP_RDMA_pack__parameterized0                                                              |    471|
|2599  |                  u_bn_dppack                                                                 |NV_NVDLA_SDP_CORE_pack                                                                              |     70|
|2600  |                  u_bn_dpunpack                                                               |NV_NVDLA_SDP_CORE_unpack                                                                            |     67|
|2601  |                  u_bn_mul_pack                                                               |NV_NVDLA_SDP_RDMA_pack__parameterized0_92                                                           |    210|
|2602  |                  u_bs                                                                        |NV_NVDLA_SDP_HLS_x1_int                                                                             |   1480|
|2603  |                    u_sdp_x_alu_0                                                             |NV_NVDLA_SDP_HLS_X_int_alu                                                                          |    539|
|2604  |                      pipe_p1                                                                 |NV_NVDLA_SDP_HLS_X_INT_ALU_pipe_p1                                                                  |    347|
|2605  |                      pipe_p2                                                                 |NV_NVDLA_SDP_HLS_X_INT_ALU_pipe_p2                                                                  |    180|
|2606  |                      x_alu_shiftleft_su                                                      |NV_NVDLA_HLS_shiftleftsu                                                                            |      2|
|2607  |                    u_sdp_x_mul_0                                                             |NV_NVDLA_SDP_HLS_X_int_mul                                                                          |    729|
|2608  |                      pipe_p1                                                                 |NV_NVDLA_SDP_HLS_X_INT_MUL_pipe_p1                                                                  |    696|
|2609  |                      x_mul_prelu                                                             |NV_NVDLA_SDP_HLS_prelu                                                                              |     33|
|2610  |                        data_out0                                                             |\u_sdp_x_mul_0/x_mul_prelu/data_out0_funnel                                                         |      8|
|2611  |                        data_out0__0                                                          |\u_sdp_x_mul_0/x_mul_prelu/data_out0_funnel__1                                                      |      8|
|2612  |                    u_sdp_x_relu_0                                                            |NV_NVDLA_SDP_HLS_X_int_relu                                                                         |     74|
|2613  |                      pipe_p1                                                                 |NV_NVDLA_SDP_HLS_X_INT_RELU_pipe_p1                                                                 |     74|
|2614  |                    u_sdp_x_trt_0                                                             |NV_NVDLA_SDP_HLS_X_int_trt                                                                          |    138|
|2615  |                      pipe_p1                                                                 |NV_NVDLA_SDP_HLS_X_INT_TRT_pipe_p1                                                                  |    138|
|2616  |                  u_bs_alu_pack                                                               |NV_NVDLA_SDP_RDMA_pack__parameterized0_93                                                           |    471|
|2617  |                  u_bs_dppack                                                                 |NV_NVDLA_SDP_CORE_pack_94                                                                           |     70|
|2618  |                  u_bs_dpunpack                                                               |NV_NVDLA_SDP_CORE_unpack_95                                                                         |     69|
|2619  |                  u_bs_mul_pack                                                               |NV_NVDLA_SDP_RDMA_pack__parameterized0_96                                                           |    210|
|2620  |                  u_c                                                                         |NV_NVDLA_SDP_HLS_c                                                                                  |    720|
|2621  |                    c_int_0                                                                   |NV_NVDLA_SDP_HLS_C_int                                                                              |    720|
|2622  |                      mul_dout0                                                               |\c_int_0/mul_dout0_funnel                                                                           |      8|
|2623  |                      mul_dout0__0                                                            |\c_int_0/mul_dout0_funnel__1                                                                        |      8|
|2624  |                      pipe_p1                                                                 |NV_NVDLA_SDP_HLS_C_INT_pipe_p1                                                                      |     77|
|2625  |                      pipe_p2                                                                 |NV_NVDLA_SDP_HLS_C_INT_pipe_p2                                                                      |    524|
|2626  |                      pipe_p3                                                                 |NV_NVDLA_SDP_HLS_C_INT_pipe_p3                                                                      |     62|
|2627  |                      pipe_p4                                                                 |NV_NVDLA_SDP_HLS_C_INT_pipe_p4                                                                      |     36|
|2628  |                  u_dpin_pack                                                                 |NV_NVDLA_SDP_RDMA_pack                                                                              |    147|
|2629  |                  u_dpout_unpack                                                              |NV_NVDLA_SDP_CORE_unpack__parameterized0                                                            |     83|
|2630  |                u_rdma                                                                        |NV_NVDLA_SDP_rdma                                                                                   |  15838|
|2631  |                  u_brdma                                                                     |NV_NVDLA_SDP_brdma                                                                                  |   4412|
|2632  |                    u_NV_NVDLA_SDP_RDMA_dmaif                                                 |NV_NVDLA_SDP_RDMA_dmaif_68                                                                          |    545|
|2633  |                      NV_NVDLA_SDP_RDMA_rdreq                                                 |NV_NVDLA_DMAIF_rdreq_90                                                                             |    139|
|2634  |                      NV_NVDLA_SDP_RDMA_rdrsp                                                 |NV_NVDLA_DMAIF_rdrsp_91                                                                             |    405|
|2635  |                    u_cq                                                                      |NV_NVDLA_SDP_BRDMA_cq_16x16                                                                         |     89|
|2636  |                      ram                                                                     |nv_ram_rwsp_16x16_89                                                                                |     49|
|2637  |                    u_eg                                                                      |NV_NVDLA_SDP_RDMA_eg_69                                                                             |   3564|
|2638  |                      u_alu                                                                   |NV_NVDLA_SDP_RDMA_EG_ro_72                                                                          |   1488|
|2639  |                        pipe_p1                                                               |NV_NVDLA_SDP_RDMA_EG_RO_pipe_p1_82                                                                  |    386|
|2640  |                        u_roc                                                                 |NV_NVDLA_SDP_RDMA_EG_RO_cfifo_83                                                                    |     59|
|2641  |                          ram                                                                 |NV_NVDLA_SDP_RDMA_EG_RO_cfifo_flopram_rwsa_4x2_88                                                   |     18|
|2642  |                        u_rod0                                                                |NV_NVDLA_SDP_RDMA_EG_RO_dfifo_84                                                                    |    243|
|2643  |                        u_rod1                                                                |NV_NVDLA_SDP_RDMA_EG_RO_dfifo_85                                                                    |    351|
|2644  |                        u_rod2                                                                |NV_NVDLA_SDP_RDMA_EG_RO_dfifo_86                                                                    |    198|
|2645  |                        u_rod3                                                                |NV_NVDLA_SDP_RDMA_EG_RO_dfifo_87                                                                    |    201|
|2646  |                      u_mul                                                                   |NV_NVDLA_SDP_RDMA_EG_ro_73                                                                          |   1488|
|2647  |                        pipe_p1                                                               |NV_NVDLA_SDP_RDMA_EG_RO_pipe_p1_75                                                                  |    386|
|2648  |                        u_roc                                                                 |NV_NVDLA_SDP_RDMA_EG_RO_cfifo_76                                                                    |     59|
|2649  |                          ram                                                                 |NV_NVDLA_SDP_RDMA_EG_RO_cfifo_flopram_rwsa_4x2_81                                                   |     18|
|2650  |                        u_rod0                                                                |NV_NVDLA_SDP_RDMA_EG_RO_dfifo_77                                                                    |    243|
|2651  |                        u_rod1                                                                |NV_NVDLA_SDP_RDMA_EG_RO_dfifo_78                                                                    |    351|
|2652  |                        u_rod2                                                                |NV_NVDLA_SDP_RDMA_EG_RO_dfifo_79                                                                    |    198|
|2653  |                        u_rod3                                                                |NV_NVDLA_SDP_RDMA_EG_RO_dfifo_80                                                                    |    201|
|2654  |                      u_rdma_unpack                                                           |NV_NVDLA_SDP_RDMA_unpack_74                                                                         |    546|
|2655  |                    u_ig                                                                      |NV_NVDLA_SDP_RDMA_ig_70                                                                             |    151|
|2656  |                    u_lat_fifo                                                                |NV_NVDLA_SDP_BRDMA_lat_fifo_16x65                                                                   |     62|
|2657  |                      ram                                                                     |nv_ram_rwsp_16x65_71                                                                                |     15|
|2658  |                  u_mrdma                                                                     |NV_NVDLA_SDP_mrdma                                                                                  |   2672|
|2659  |                    u_NV_NVDLA_SDP_RDMA_dmaif                                                 |NV_NVDLA_SDP_RDMA_dmaif_61                                                                          |    468|
|2660  |                      NV_NVDLA_SDP_RDMA_rdreq                                                 |NV_NVDLA_DMAIF_rdreq_66                                                                             |    129|
|2661  |                      NV_NVDLA_SDP_RDMA_rdrsp                                                 |NV_NVDLA_DMAIF_rdrsp_67                                                                             |    338|
|2662  |                    u_cq                                                                      |NV_NVDLA_SDP_MRDMA_cq_16x14                                                                         |     73|
|2663  |                      ram                                                                     |nv_ram_rwsp_16x14                                                                                   |     27|
|2664  |                    u_eg                                                                      |NV_NVDLA_SDP_MRDMA_eg                                                                               |   1977|
|2665  |                      u_cmd                                                                   |NV_NVDLA_SDP_MRDMA_EG_cmd                                                                           |    255|
|2666  |                        u_dfifo                                                               |NV_NVDLA_SDP_MRDMA_EG_CMD_dfifo                                                                     |    123|
|2667  |                          ram                                                                 |NV_NVDLA_SDP_MRDMA_EG_CMD_dfifo_flopram_rwsa_4x15                                                   |    101|
|2668  |                        u_sfifo                                                               |NV_NVDLA_SDP_MRDMA_EG_CMD_sfifo                                                                     |    117|
|2669  |                          ram                                                                 |NV_NVDLA_SDP_MRDMA_EG_CMD_sfifo_flopram_rwsa_4x13                                                   |     97|
|2670  |                      u_din                                                                   |NV_NVDLA_SDP_MRDMA_EG_din                                                                           |   1403|
|2671  |                        u_lat_fifo                                                            |NV_NVDLA_SDP_MRDMA_EG_lat_fifo_8x65                                                                 |    139|
|2672  |                          ram                                                                 |nv_ram_rwsp_8x65                                                                                    |    106|
|2673  |                        u_pfifo0                                                              |NV_NVDLA_SDP_MRDMA_EG_pfifo                                                                         |    241|
|2674  |                        u_pfifo1                                                              |NV_NVDLA_SDP_MRDMA_EG_pfifo_62                                                                      |    243|
|2675  |                        u_pfifo2                                                              |NV_NVDLA_SDP_MRDMA_EG_pfifo_63                                                                      |    237|
|2676  |                        u_pfifo3                                                              |NV_NVDLA_SDP_MRDMA_EG_pfifo_64                                                                      |    241|
|2677  |                        u_rdma_unpack                                                         |NV_NVDLA_SDP_RDMA_unpack_65                                                                         |    289|
|2678  |                      u_dout                                                                  |NV_NVDLA_SDP_MRDMA_EG_dout                                                                          |    319|
|2679  |                        pipe_p1                                                               |NV_NVDLA_SDP_MRDMA_EG_DOUT_pipe_p1                                                                  |    287|
|2680  |                    u_ig                                                                      |NV_NVDLA_SDP_MRDMA_ig                                                                               |    153|
|2681  |                  u_nrdma                                                                     |NV_NVDLA_SDP_nrdma                                                                                  |   4412|
|2682  |                    u_NV_NVDLA_SDP_RDMA_dmaif                                                 |NV_NVDLA_SDP_RDMA_dmaif                                                                             |    545|
|2683  |                      NV_NVDLA_SDP_RDMA_rdreq                                                 |NV_NVDLA_DMAIF_rdreq                                                                                |    139|
|2684  |                      NV_NVDLA_SDP_RDMA_rdrsp                                                 |NV_NVDLA_DMAIF_rdrsp                                                                                |    405|
|2685  |                    u_cq                                                                      |NV_NVDLA_SDP_NRDMA_cq_16x16                                                                         |     89|
|2686  |                      ram                                                                     |nv_ram_rwsp_16x16                                                                                   |     49|
|2687  |                    u_eg                                                                      |NV_NVDLA_SDP_RDMA_eg                                                                                |   3564|
|2688  |                      u_alu                                                                   |NV_NVDLA_SDP_RDMA_EG_ro                                                                             |   1488|
|2689  |                        pipe_p1                                                               |NV_NVDLA_SDP_RDMA_EG_RO_pipe_p1_54                                                                  |    386|
|2690  |                        u_roc                                                                 |NV_NVDLA_SDP_RDMA_EG_RO_cfifo_55                                                                    |     59|
|2691  |                          ram                                                                 |NV_NVDLA_SDP_RDMA_EG_RO_cfifo_flopram_rwsa_4x2_60                                                   |     18|
|2692  |                        u_rod0                                                                |NV_NVDLA_SDP_RDMA_EG_RO_dfifo_56                                                                    |    243|
|2693  |                        u_rod1                                                                |NV_NVDLA_SDP_RDMA_EG_RO_dfifo_57                                                                    |    351|
|2694  |                        u_rod2                                                                |NV_NVDLA_SDP_RDMA_EG_RO_dfifo_58                                                                    |    198|
|2695  |                        u_rod3                                                                |NV_NVDLA_SDP_RDMA_EG_RO_dfifo_59                                                                    |    201|
|2696  |                      u_mul                                                                   |NV_NVDLA_SDP_RDMA_EG_ro_50                                                                          |   1488|
|2697  |                        pipe_p1                                                               |NV_NVDLA_SDP_RDMA_EG_RO_pipe_p1                                                                     |    386|
|2698  |                        u_roc                                                                 |NV_NVDLA_SDP_RDMA_EG_RO_cfifo                                                                       |     59|
|2699  |                          ram                                                                 |NV_NVDLA_SDP_RDMA_EG_RO_cfifo_flopram_rwsa_4x2                                                      |     18|
|2700  |                        u_rod0                                                                |NV_NVDLA_SDP_RDMA_EG_RO_dfifo                                                                       |    243|
|2701  |                        u_rod1                                                                |NV_NVDLA_SDP_RDMA_EG_RO_dfifo_51                                                                    |    351|
|2702  |                        u_rod2                                                                |NV_NVDLA_SDP_RDMA_EG_RO_dfifo_52                                                                    |    198|
|2703  |                        u_rod3                                                                |NV_NVDLA_SDP_RDMA_EG_RO_dfifo_53                                                                    |    201|
|2704  |                      u_rdma_unpack                                                           |NV_NVDLA_SDP_RDMA_unpack                                                                            |    546|
|2705  |                    u_ig                                                                      |NV_NVDLA_SDP_RDMA_ig                                                                                |    151|
|2706  |                    u_lat_fifo                                                                |NV_NVDLA_SDP_NRDMA_lat_fifo_16x65                                                                   |     62|
|2707  |                      ram                                                                     |nv_ram_rwsp_16x65                                                                                   |     15|
|2708  |                  u_reg                                                                       |NV_NVDLA_SDP_RDMA_reg                                                                               |   3374|
|2709  |                    u_dual_reg_d0                                                             |NV_NVDLA_SDP_RDMA_REG_dual                                                                          |   1241|
|2710  |                    u_dual_reg_d1                                                             |NV_NVDLA_SDP_RDMA_REG_dual_49                                                                       |   1672|
|2711  |                    u_single_reg                                                              |NV_NVDLA_SDP_RDMA_REG_single                                                                        |    115|
|2712  |                u_reg                                                                         |NV_NVDLA_SDP_reg                                                                                    |   3311|
|2713  |                  u_dual_reg_d0                                                               |NV_NVDLA_SDP_REG_dual                                                                               |   1129|
|2714  |                  u_dual_reg_d1                                                               |NV_NVDLA_SDP_REG_dual_48                                                                            |   1306|
|2715  |                  u_single_reg                                                                |NV_NVDLA_SDP_REG_single                                                                             |    643|
|2716  |                u_wdma                                                                        |NV_NVDLA_SDP_wdma                                                                                   |   2033|
|2717  |                  u_cmd                                                                       |NV_NVDLA_SDP_WDMA_cmd                                                                               |    535|
|2718  |                    u_dfifo                                                                   |NV_NVDLA_SDP_WDMA_CMD_dfifo                                                                         |    300|
|2719  |                      ram                                                                     |NV_NVDLA_SDP_WDMA_CMD_dfifo_flopram_rwsa_4x44                                                       |    274|
|2720  |                    u_sfifo                                                                   |NV_NVDLA_SDP_WDMA_CMD_sfifo                                                                         |    113|
|2721  |                      ram                                                                     |NV_NVDLA_SDP_WDMA_CMD_sfifo_flopram_rwsa_4x15                                                       |     85|
|2722  |                  u_dat                                                                       |NV_NVDLA_SDP_WDMA_dat                                                                               |   1262|
|2723  |                    u_in                                                                      |NV_NVDLA_SDP_WDMA_DAT_in                                                                            |   1010|
|2724  |                      u_dfifo0                                                                |NV_NVDLA_SDP_WDMA_DAT_IN_dfifo                                                                      |    217|
|2725  |                      u_dfifo1                                                                |NV_NVDLA_SDP_WDMA_DAT_IN_dfifo_45                                                                   |    217|
|2726  |                      u_dfifo2                                                                |NV_NVDLA_SDP_WDMA_DAT_IN_dfifo_46                                                                   |    303|
|2727  |                      u_dfifo3                                                                |NV_NVDLA_SDP_WDMA_DAT_IN_dfifo_47                                                                   |    221|
|2728  |                    u_out                                                                     |NV_NVDLA_SDP_WDMA_DAT_out                                                                           |    252|
|2729  |                  u_dmaif_wr                                                                  |NV_NVDLA_DMAIF_wr                                                                                   |    151|
|2730  |                  u_intr                                                                      |NV_NVDLA_SDP_WDMA_intr                                                                              |     84|
|2731  |                    u_NV_NVDLA_SDP_WDMA_DAT_DMAIF_intr_fifo                                   |NV_NVDLA_SDP_WDMA_DAT_DMAIF_intr_fifo                                                               |     14|
|2732  |      clk_wiz_0                                                                               |z920_nvdla_ps_clk_wiz_0_0                                                                           |      3|
|2733  |        inst                                                                                  |z920_nvdla_ps_clk_wiz_0_0_clk_wiz                                                                   |      3|
|2734  |      axi_apb_bridge_0                                                                        |z920_nvdla_ps_axi_apb_bridge_0_0                                                                    |    331|
|2735  |        U0                                                                                    |axi_apb_bridge                                                                                      |    331|
|2736  |          APB_MASTER_IF_MODULE                                                                |apb_mif                                                                                             |     82|
|2737  |          AXILITE_SLAVE_IF_MODULE                                                             |axilite_sif                                                                                         |    248|
|2738  |          MULTIPLEXOR_MODULE                                                                  |multiplexor                                                                                         |      1|
|2739  |      axi_interconnect_0                                                                      |z920_nvdla_ps_axi_interconnect_0_0                                                                  |   1356|
|2740  |        s00_couplers                                                                          |s00_couplers_imp_13NCUW1                                                                            |   1356|
|2741  |          auto_pc                                                                             |z920_nvdla_ps_auto_pc_0                                                                             |   1356|
|2742  |            inst                                                                              |axi_protocol_converter_v2_1_16_axi_protocol_converter                                               |   1356|
|2743  |              \gen_axilite.gen_b2s_conv.axilite_b2s                                           |axi_protocol_converter_v2_1_16_b2s                                                                  |   1356|
|2744  |                \RD.ar_channel_0                                                              |axi_protocol_converter_v2_1_16_b2s_ar_channel                                                       |    205|
|2745  |                  ar_cmd_fsm_0                                                                |axi_protocol_converter_v2_1_16_b2s_rd_cmd_fsm                                                       |     39|
|2746  |                  cmd_translator_0                                                            |axi_protocol_converter_v2_1_16_b2s_cmd_translator_41                                                |    150|
|2747  |                    incr_cmd_0                                                                |axi_protocol_converter_v2_1_16_b2s_incr_cmd_42                                                      |     60|
|2748  |                    wrap_cmd_0                                                                |axi_protocol_converter_v2_1_16_b2s_wrap_cmd_43                                                      |     85|
|2749  |                \RD.r_channel_0                                                               |axi_protocol_converter_v2_1_16_b2s_r_channel                                                        |    131|
|2750  |                  rd_data_fifo_0                                                              |axi_protocol_converter_v2_1_16_b2s_simple_fifo__parameterized1                                      |     69|
|2751  |                  transaction_fifo_0                                                          |axi_protocol_converter_v2_1_16_b2s_simple_fifo__parameterized2                                      |     44|
|2752  |                SI_REG                                                                        |axi_register_slice_v2_1_16_axi_register_slice                                                       |    733|
|2753  |                  \ar.ar_pipe                                                                 |axi_register_slice_v2_1_16_axic_register_slice                                                      |    256|
|2754  |                  \aw.aw_pipe                                                                 |axi_register_slice_v2_1_16_axic_register_slice_40                                                   |    258|
|2755  |                  \b.b_pipe                                                                   |axi_register_slice_v2_1_16_axic_register_slice__parameterized1                                      |     60|
|2756  |                  \r.r_pipe                                                                   |axi_register_slice_v2_1_16_axic_register_slice__parameterized2                                      |    159|
|2757  |                \WR.aw_channel_0                                                              |axi_protocol_converter_v2_1_16_b2s_aw_channel                                                       |    213|
|2758  |                  aw_cmd_fsm_0                                                                |axi_protocol_converter_v2_1_16_b2s_wr_cmd_fsm                                                       |     44|
|2759  |                  cmd_translator_0                                                            |axi_protocol_converter_v2_1_16_b2s_cmd_translator                                                   |    145|
|2760  |                    incr_cmd_0                                                                |axi_protocol_converter_v2_1_16_b2s_incr_cmd                                                         |     59|
|2761  |                    wrap_cmd_0                                                                |axi_protocol_converter_v2_1_16_b2s_wrap_cmd                                                         |     83|
|2762  |                \WR.b_channel_0                                                               |axi_protocol_converter_v2_1_16_b2s_b_channel                                                        |     73|
|2763  |                  bid_fifo_0                                                                  |axi_protocol_converter_v2_1_16_b2s_simple_fifo                                                      |     42|
|2764  |                  bresp_fifo_0                                                                |axi_protocol_converter_v2_1_16_b2s_simple_fifo__parameterized0                                      |      9|
|2765  |      axi_interconnect_4                                                                      |z920_nvdla_ps_axi_interconnect_4_0                                                                  |   2888|
|2766  |        s00_couplers                                                                          |s00_couplers_imp_1UHQN8K                                                                            |   2888|
|2767  |          auto_ds                                                                             |z920_nvdla_ps_auto_ds_0                                                                             |   2888|
|2768  |            inst                                                                              |axi_dwidth_converter_v2_1_16_top                                                                    |   2888|
|2769  |              \gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst                      |axi_dwidth_converter_v2_1_16_axi_downsizer                                                          |   1910|
|2770  |                \USE_READ.read_addr_inst                                                      |axi_dwidth_converter_v2_1_16_a_downsizer__parameterized0                                            |    782|
|2771  |                  cmd_queue                                                                   |axi_data_fifo_v2_1_15_axic_fifo__parameterized2                                                     |    176|
|2772  |                    inst                                                                      |axi_data_fifo_v2_1_15_fifo_gen__parameterized2                                                      |    176|
|2773  |                      fifo_gen_inst                                                           |fifo_generator_v13_2_2__parameterized2                                                              |    120|
|2774  |                        inst_fifo_gen                                                         |fifo_generator_v13_2_2_synth__parameterized2                                                        |    120|
|2775  |                          \gconvfifo.rf                                                       |fifo_generator_top__parameterized2                                                                  |    120|
|2776  |                            \grf.rf                                                           |fifo_generator_ramfifo__parameterized2                                                              |    120|
|2777  |                              \gntv_or_sync_fifo.gl0.rd                                       |rd_logic_31                                                                                         |     32|
|2778  |                                \gr1.gr1_int.rfwft                                            |rd_fwft_37                                                                                          |     15|
|2779  |                                \grss.rsts                                                    |rd_status_flags_ss_38                                                                               |      2|
|2780  |                                rpntr                                                         |rd_bin_cntr_39                                                                                      |     15|
|2781  |                              \gntv_or_sync_fifo.gl0.wr                                       |wr_logic_32                                                                                         |     28|
|2782  |                                \gwss.wsts                                                    |wr_status_flags_ss_35                                                                               |      5|
|2783  |                                wpntr                                                         |wr_bin_cntr_36                                                                                      |     23|
|2784  |                              \gntv_or_sync_fifo.mem                                          |memory__parameterized2_33                                                                           |     54|
|2785  |                                \gdm.dm_gen.dm                                                |dmem__parameterized2_34                                                                             |     28|
|2786  |                              rstblk                                                          |reset_blk_ramfifo__xdcDup__6                                                                        |      6|
|2787  |                                \ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst          |xpm_cdc_async_rst__12                                                                               |      2|
|2788  |                \USE_READ.read_data_inst                                                      |axi_dwidth_converter_v2_1_16_r_downsizer                                                            |    162|
|2789  |                \USE_WRITE.USE_SPLIT.write_resp_inst                                          |axi_dwidth_converter_v2_1_16_b_downsizer                                                            |     33|
|2790  |                \USE_WRITE.write_addr_inst                                                    |axi_dwidth_converter_v2_1_16_a_downsizer                                                            |    864|
|2791  |                  \USE_B_CHANNEL.cmd_b_queue                                                  |axi_data_fifo_v2_1_15_axic_fifo__parameterized1__xdcDup__1                                          |     99|
|2792  |                    inst                                                                      |axi_data_fifo_v2_1_15_fifo_gen__parameterized1__xdcDup__1                                           |     99|
|2793  |                      fifo_gen_inst                                                           |fifo_generator_v13_2_2__parameterized1__xdcDup__1                                                   |     85|
|2794  |                        inst_fifo_gen                                                         |fifo_generator_v13_2_2_synth__parameterized1__xdcDup__1                                             |     85|
|2795  |                          \gconvfifo.rf                                                       |fifo_generator_top__parameterized1__xdcDup__1                                                       |     85|
|2796  |                            \grf.rf                                                           |fifo_generator_ramfifo__parameterized1__xdcDup__1                                                   |     85|
|2797  |                              \gntv_or_sync_fifo.gl0.rd                                       |rd_logic_24                                                                                         |     32|
|2798  |                                \gr1.gr1_int.rfwft                                            |rd_fwft_28                                                                                          |     15|
|2799  |                                \grss.rsts                                                    |rd_status_flags_ss_29                                                                               |      2|
|2800  |                                rpntr                                                         |rd_bin_cntr_30                                                                                      |     15|
|2801  |                              \gntv_or_sync_fifo.gl0.wr                                       |wr_logic_25                                                                                         |     28|
|2802  |                                \gwss.wsts                                                    |wr_status_flags_ss_26                                                                               |      5|
|2803  |                                wpntr                                                         |wr_bin_cntr_27                                                                                      |     23|
|2804  |                              \gntv_or_sync_fifo.mem                                          |memory__parameterized1                                                                              |     19|
|2805  |                                \gdm.dm_gen.dm                                                |dmem__parameterized1                                                                                |     10|
|2806  |                              rstblk                                                          |reset_blk_ramfifo__xdcDup__4                                                                        |      6|
|2807  |                                \ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst          |xpm_cdc_async_rst__14                                                                               |      2|
|2808  |                  cmd_queue                                                                   |axi_data_fifo_v2_1_15_axic_fifo__parameterized2__xdcDup__1                                          |    156|
|2809  |                    inst                                                                      |axi_data_fifo_v2_1_15_fifo_gen__parameterized2__xdcDup__1                                           |    156|
|2810  |                      fifo_gen_inst                                                           |fifo_generator_v13_2_2__parameterized2__xdcDup__1                                                   |    118|
|2811  |                        inst_fifo_gen                                                         |fifo_generator_v13_2_2_synth__parameterized2__xdcDup__1                                             |    118|
|2812  |                          \gconvfifo.rf                                                       |fifo_generator_top__parameterized2__xdcDup__1                                                       |    118|
|2813  |                            \grf.rf                                                           |fifo_generator_ramfifo__parameterized2__xdcDup__1                                                   |    118|
|2814  |                              \gntv_or_sync_fifo.gl0.rd                                       |rd_logic_17                                                                                         |     32|
|2815  |                                \gr1.gr1_int.rfwft                                            |rd_fwft_21                                                                                          |     15|
|2816  |                                \grss.rsts                                                    |rd_status_flags_ss_22                                                                               |      2|
|2817  |                                rpntr                                                         |rd_bin_cntr_23                                                                                      |     15|
|2818  |                              \gntv_or_sync_fifo.gl0.wr                                       |wr_logic_18                                                                                         |     28|
|2819  |                                \gwss.wsts                                                    |wr_status_flags_ss_19                                                                               |      5|
|2820  |                                wpntr                                                         |wr_bin_cntr_20                                                                                      |     23|
|2821  |                              \gntv_or_sync_fifo.mem                                          |memory__parameterized2                                                                              |     52|
|2822  |                                \gdm.dm_gen.dm                                                |dmem__parameterized2                                                                                |     27|
|2823  |                              rstblk                                                          |reset_blk_ramfifo__xdcDup__5                                                                        |      6|
|2824  |                                \ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst          |xpm_cdc_async_rst__13                                                                               |      2|
|2825  |                \USE_WRITE.write_data_inst                                                    |axi_dwidth_converter_v2_1_16_w_downsizer                                                            |     69|
|2826  |              \gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst              |axi_protocol_converter_v2_1_16_axi_protocol_converter__parameterized0                               |    978|
|2827  |                \gen_axi4_axi3.axi3_conv_inst                                                 |axi_protocol_converter_v2_1_16_axi3_conv                                                            |    978|
|2828  |                  \USE_READ.USE_SPLIT_R.read_addr_inst                                        |axi_protocol_converter_v2_1_16_a_axi3_conv__parameterized0                                          |    426|
|2829  |                    \USE_R_CHANNEL.cmd_queue                                                  |axi_data_fifo_v2_1_15_axic_fifo__parameterized0                                                     |     82|
|2830  |                      inst                                                                    |axi_data_fifo_v2_1_15_fifo_gen__parameterized0                                                      |     82|
|2831  |                        fifo_gen_inst                                                         |fifo_generator_v13_2_2__parameterized0                                                              |     69|
|2832  |                          inst_fifo_gen                                                       |fifo_generator_v13_2_2_synth__parameterized0                                                        |     69|
|2833  |                            \gconvfifo.rf                                                     |fifo_generator_top__parameterized0                                                                  |     69|
|2834  |                              \grf.rf                                                         |fifo_generator_ramfifo__parameterized0                                                              |     69|
|2835  |                                \gntv_or_sync_fifo.gl0.rd                                     |rd_logic_10                                                                                         |     32|
|2836  |                                  \gr1.gr1_int.rfwft                                          |rd_fwft_14                                                                                          |     15|
|2837  |                                  \grss.rsts                                                  |rd_status_flags_ss_15                                                                               |      2|
|2838  |                                  rpntr                                                       |rd_bin_cntr_16                                                                                      |     15|
|2839  |                                \gntv_or_sync_fifo.gl0.wr                                     |wr_logic_11                                                                                         |     28|
|2840  |                                  \gwss.wsts                                                  |wr_status_flags_ss_12                                                                               |      5|
|2841  |                                  wpntr                                                       |wr_bin_cntr_13                                                                                      |     23|
|2842  |                                \gntv_or_sync_fifo.mem                                        |memory__parameterized0                                                                              |      4|
|2843  |                                  \gdm.dm_gen.dm                                              |dmem__parameterized0                                                                                |      3|
|2844  |                                rstblk                                                        |reset_blk_ramfifo__xdcDup__3                                                                        |      5|
|2845  |                                  \ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst        |xpm_cdc_async_rst__15                                                                               |      2|
|2846  |                  \USE_WRITE.USE_SPLIT_W.write_resp_inst                                      |axi_protocol_converter_v2_1_16_b_downsizer                                                          |     20|
|2847  |                  \USE_WRITE.write_addr_inst                                                  |axi_protocol_converter_v2_1_16_a_axi3_conv                                                          |    509|
|2848  |                    \USE_BURSTS.cmd_queue                                                     |axi_data_fifo_v2_1_15_axic_fifo__xdcDup__1                                                          |     85|
|2849  |                      inst                                                                    |axi_data_fifo_v2_1_15_fifo_gen__xdcDup__1                                                           |     85|
|2850  |                        fifo_gen_inst                                                         |fifo_generator_v13_2_2__xdcDup__1                                                                   |     75|
|2851  |                          inst_fifo_gen                                                       |fifo_generator_v13_2_2_synth__xdcDup__1                                                             |     75|
|2852  |                            \gconvfifo.rf                                                     |fifo_generator_top__xdcDup__1                                                                       |     75|
|2853  |                              \grf.rf                                                         |fifo_generator_ramfifo__xdcDup__1                                                                   |     75|
|2854  |                                \gntv_or_sync_fifo.gl0.rd                                     |rd_logic_1                                                                                          |     32|
|2855  |                                  \gr1.gr1_int.rfwft                                          |rd_fwft_7                                                                                           |     15|
|2856  |                                  \grss.rsts                                                  |rd_status_flags_ss_8                                                                                |      2|
|2857  |                                  rpntr                                                       |rd_bin_cntr_9                                                                                       |     15|
|2858  |                                \gntv_or_sync_fifo.gl0.wr                                     |wr_logic_2                                                                                          |     28|
|2859  |                                  \gwss.wsts                                                  |wr_status_flags_ss_5                                                                                |      5|
|2860  |                                  wpntr                                                       |wr_bin_cntr_6                                                                                       |     23|
|2861  |                                \gntv_or_sync_fifo.mem                                        |memory_3                                                                                            |      9|
|2862  |                                  \gdm.dm_gen.dm                                              |dmem_4                                                                                              |      5|
|2863  |                                rstblk                                                        |reset_blk_ramfifo__xdcDup__1                                                                        |      6|
|2864  |                                  \ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst        |xpm_cdc_async_rst__17                                                                               |      2|
|2865  |                    \USE_B_CHANNEL.cmd_b_queue                                                |axi_data_fifo_v2_1_15_axic_fifo                                                                     |     84|
|2866  |                      inst                                                                    |axi_data_fifo_v2_1_15_fifo_gen                                                                      |     84|
|2867  |                        fifo_gen_inst                                                         |fifo_generator_v13_2_2                                                                              |     77|
|2868  |                          inst_fifo_gen                                                       |fifo_generator_v13_2_2_synth                                                                        |     77|
|2869  |                            \gconvfifo.rf                                                     |fifo_generator_top                                                                                  |     77|
|2870  |                              \grf.rf                                                         |fifo_generator_ramfifo                                                                              |     77|
|2871  |                                \gntv_or_sync_fifo.gl0.rd                                     |rd_logic                                                                                            |     32|
|2872  |                                  \gr1.gr1_int.rfwft                                          |rd_fwft                                                                                             |     15|
|2873  |                                  \grss.rsts                                                  |rd_status_flags_ss                                                                                  |      2|
|2874  |                                  rpntr                                                       |rd_bin_cntr                                                                                         |     15|
|2875  |                                \gntv_or_sync_fifo.gl0.wr                                     |wr_logic                                                                                            |     28|
|2876  |                                  \gwss.wsts                                                  |wr_status_flags_ss                                                                                  |      5|
|2877  |                                  wpntr                                                       |wr_bin_cntr                                                                                         |     23|
|2878  |                                \gntv_or_sync_fifo.mem                                        |memory                                                                                              |     11|
|2879  |                                  \gdm.dm_gen.dm                                              |dmem                                                                                                |      6|
|2880  |                                rstblk                                                        |reset_blk_ramfifo__xdcDup__2                                                                        |      6|
|2881  |                                  \ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst        |xpm_cdc_async_rst__16                                                                               |      2|
|2882  |                  \USE_WRITE.write_data_inst                                                  |axi_protocol_converter_v2_1_16_w_axi3_conv                                                          |     23|
|2883  |          auto_pc                                                                             |z920_nvdla_ps_auto_pc_1                                                                             |      0|
|2884  |      proc_sys_reset_1                                                                        |z920_nvdla_ps_proc_sys_reset_1_0                                                                    |     66|
|2885  |        U0                                                                                    |proc_sys_reset__1                                                                                   |     66|
|2886  |          EXT_LPF                                                                             |lpf                                                                                                 |     23|
|2887  |            \ACTIVE_HIGH_EXT.ACT_HI_EXT                                                       |cdc_sync                                                                                            |      6|
|2888  |            \ACTIVE_LOW_AUX.ACT_LO_AUX                                                        |cdc_sync_0                                                                                          |      6|
|2889  |          SEQ                                                                                 |sequence_psr                                                                                        |     38|
|2890  |            SEQ_COUNTER                                                                       |upcnt_n                                                                                             |     13|
+------+----------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------+-------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:21:56 ; elapsed = 00:23:42 . Memory (MB): peak = 5474.195 ; gain = 3642.992 ; free physical = 44204 ; free virtual = 357557
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 13754 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:19:51 ; elapsed = 00:21:33 . Memory (MB): peak = 5478.105 ; gain = 1753.395 ; free physical = 53147 ; free virtual = 366500
Synthesis Optimization Complete : Time (s): cpu = 00:21:57 ; elapsed = 00:23:45 . Memory (MB): peak = 5478.105 ; gain = 3646.902 ; free physical = 53193 ; free virtual = 366500
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 10228 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 1 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
WARNING: [Opt 31-32] Removing redundant IBUF since it is not being driven by a top-level port. z920_nvdla_ps_i/NVDLA_system/clk_wiz_0/inst/clkin1_ibuf 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
INFO: [Chipscope 16-324] Core: z920_nvdla_ps_i/ddr4_0 UUID: 57f2a97d-c2fb-5239-bbc6-6b74f2dbfa94 
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-326] The CLKFBOUT to CLKFBIN net for instance z920_nvdla_ps_i/NVDLA_system/clk_wiz_0/inst/mmcme4_adv_inst with COMPENSATION=INTERNAL is optimized away to aid design routability
INFO: [Opt 31-326] The CLKFBOUT to CLKFBIN net for instance z920_nvdla_ps_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[0].gen_plle4.PLLE4_BASE_INST_OTHER with COMPENSATION=INTERNAL is optimized away to aid design routability
INFO: [Opt 31-326] The CLKFBOUT to CLKFBIN net for instance z920_nvdla_ps_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[1].gen_plle4.PLLE4_BASE_INST_OTHER with COMPENSATION=INTERNAL is optimized away to aid design routability
INFO: [Opt 31-326] The CLKFBOUT to CLKFBIN net for instance z920_nvdla_ps_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[2].gen_plle4.PLLE4_BASE_INST_OTHER with COMPENSATION=INTERNAL is optimized away to aid design routability
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell z920_nvdla_ps_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.SP.SIMPLE_PRIM36.SERIES8_SP_NO_ECC_ATTR.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell z920_nvdla_ps_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[100].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.SP.SIMPLE_PRIM36.SERIES8_SP_NO_ECC_ATTR.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell z920_nvdla_ps_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[101].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.SP.SIMPLE_PRIM36.SERIES8_SP_NO_ECC_ATTR.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell z920_nvdla_ps_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[102].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.SP.SIMPLE_PRIM36.SERIES8_SP_NO_ECC_ATTR.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell z920_nvdla_ps_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[103].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.SP.SIMPLE_PRIM36.SERIES8_SP_NO_ECC_ATTR.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell z920_nvdla_ps_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[104].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.SP.SIMPLE_PRIM36.SERIES8_SP_NO_ECC_ATTR.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell z920_nvdla_ps_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[105].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.SP.SIMPLE_PRIM36.SERIES8_SP_NO_ECC_ATTR.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell z920_nvdla_ps_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[106].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.SP.SIMPLE_PRIM36.SERIES8_SP_NO_ECC_ATTR.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell z920_nvdla_ps_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[107].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.SP.SIMPLE_PRIM36.SERIES8_SP_NO_ECC_ATTR.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell z920_nvdla_ps_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[108].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.SP.SIMPLE_PRIM36.SERIES8_SP_NO_ECC_ATTR.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell z920_nvdla_ps_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[109].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.SP.SIMPLE_PRIM36.SERIES8_SP_NO_ECC_ATTR.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell z920_nvdla_ps_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.SP.SIMPLE_PRIM36.SERIES8_SP_NO_ECC_ATTR.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell z920_nvdla_ps_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[110].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.SP.SIMPLE_PRIM36.SERIES8_SP_NO_ECC_ATTR.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell z920_nvdla_ps_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[111].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.SP.SIMPLE_PRIM36.SERIES8_SP_NO_ECC_ATTR.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell z920_nvdla_ps_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[112].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.SP.SIMPLE_PRIM36.SERIES8_SP_NO_ECC_ATTR.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell z920_nvdla_ps_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[113].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.SP.SIMPLE_PRIM36.SERIES8_SP_NO_ECC_ATTR.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell z920_nvdla_ps_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[114].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.SP.SIMPLE_PRIM36.SERIES8_SP_NO_ECC_ATTR.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell z920_nvdla_ps_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[115].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.SP.SIMPLE_PRIM36.SERIES8_SP_NO_ECC_ATTR.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell z920_nvdla_ps_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[116].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.SP.SIMPLE_PRIM36.SERIES8_SP_NO_ECC_ATTR.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell z920_nvdla_ps_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[117].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.SP.SIMPLE_PRIM36.SERIES8_SP_NO_ECC_ATTR.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell z920_nvdla_ps_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[118].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.SP.SIMPLE_PRIM36.SERIES8_SP_NO_ECC_ATTR.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell z920_nvdla_ps_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[119].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.SP.SIMPLE_PRIM36.SERIES8_SP_NO_ECC_ATTR.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell z920_nvdla_ps_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.SP.SIMPLE_PRIM36.SERIES8_SP_NO_ECC_ATTR.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell z920_nvdla_ps_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[120].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.SP.SIMPLE_PRIM36.SERIES8_SP_NO_ECC_ATTR.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell z920_nvdla_ps_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[121].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.SP.SIMPLE_PRIM36.SERIES8_SP_NO_ECC_ATTR.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell z920_nvdla_ps_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[122].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.SP.SIMPLE_PRIM36.SERIES8_SP_NO_ECC_ATTR.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell z920_nvdla_ps_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[123].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.SP.SIMPLE_PRIM36.SERIES8_SP_NO_ECC_ATTR.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell z920_nvdla_ps_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[124].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.SP.SIMPLE_PRIM36.SERIES8_SP_NO_ECC_ATTR.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell z920_nvdla_ps_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[125].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.SP.SIMPLE_PRIM36.SERIES8_SP_NO_ECC_ATTR.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell z920_nvdla_ps_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[126].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.SP.SIMPLE_PRIM36.SERIES8_SP_NO_ECC_ATTR.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell z920_nvdla_ps_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[127].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.SP.SIMPLE_PRIM36.SERIES8_SP_NO_ECC_ATTR.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell z920_nvdla_ps_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[128].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.SP.SIMPLE_PRIM36.SERIES8_SP_NO_ECC_ATTR.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell z920_nvdla_ps_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[129].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.SP.SIMPLE_PRIM36.SERIES8_SP_NO_ECC_ATTR.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell z920_nvdla_ps_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.SP.SIMPLE_PRIM36.SERIES8_SP_NO_ECC_ATTR.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell z920_nvdla_ps_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[130].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.SP.SIMPLE_PRIM36.SERIES8_SP_NO_ECC_ATTR.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell z920_nvdla_ps_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[131].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.SP.SIMPLE_PRIM36.SERIES8_SP_NO_ECC_ATTR.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell z920_nvdla_ps_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[132].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.SP.SIMPLE_PRIM36.SERIES8_SP_NO_ECC_ATTR.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell z920_nvdla_ps_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[133].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.SP.SIMPLE_PRIM36.SERIES8_SP_NO_ECC_ATTR.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell z920_nvdla_ps_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[134].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.SP.SIMPLE_PRIM36.SERIES8_SP_NO_ECC_ATTR.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell z920_nvdla_ps_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[135].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.SP.SIMPLE_PRIM36.SERIES8_SP_NO_ECC_ATTR.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell z920_nvdla_ps_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[136].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.SP.SIMPLE_PRIM36.SERIES8_SP_NO_ECC_ATTR.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell z920_nvdla_ps_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[137].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.SP.SIMPLE_PRIM36.SERIES8_SP_NO_ECC_ATTR.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell z920_nvdla_ps_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[138].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.SP.SIMPLE_PRIM36.SERIES8_SP_NO_ECC_ATTR.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell z920_nvdla_ps_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[139].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.SP.SIMPLE_PRIM36.SERIES8_SP_NO_ECC_ATTR.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell z920_nvdla_ps_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.SP.SIMPLE_PRIM36.SERIES8_SP_NO_ECC_ATTR.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell z920_nvdla_ps_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[140].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.SP.SIMPLE_PRIM36.SERIES8_SP_NO_ECC_ATTR.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell z920_nvdla_ps_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[141].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.SP.SIMPLE_PRIM36.SERIES8_SP_NO_ECC_ATTR.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell z920_nvdla_ps_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[142].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.SP.SIMPLE_PRIM36.SERIES8_SP_NO_ECC_ATTR.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell z920_nvdla_ps_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[143].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.SP.SIMPLE_PRIM36.SERIES8_SP_NO_ECC_ATTR.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell z920_nvdla_ps_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[144].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.SP.SIMPLE_PRIM36.SERIES8_SP_NO_ECC_ATTR.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell z920_nvdla_ps_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[145].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.SP.SIMPLE_PRIM36.SERIES8_SP_NO_ECC_ATTR.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell z920_nvdla_ps_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[146].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.SP.SIMPLE_PRIM36.SERIES8_SP_NO_ECC_ATTR.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell z920_nvdla_ps_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[147].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.SP.SIMPLE_PRIM36.SERIES8_SP_NO_ECC_ATTR.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell z920_nvdla_ps_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[148].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.SP.SIMPLE_PRIM36.SERIES8_SP_NO_ECC_ATTR.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell z920_nvdla_ps_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[149].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.SP.SIMPLE_PRIM36.SERIES8_SP_NO_ECC_ATTR.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell z920_nvdla_ps_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.SP.SIMPLE_PRIM36.SERIES8_SP_NO_ECC_ATTR.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell z920_nvdla_ps_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[150].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.SP.SIMPLE_PRIM36.SERIES8_SP_NO_ECC_ATTR.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell z920_nvdla_ps_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[151].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.SP.SIMPLE_PRIM36.SERIES8_SP_NO_ECC_ATTR.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell z920_nvdla_ps_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[152].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.SP.SIMPLE_PRIM36.SERIES8_SP_NO_ECC_ATTR.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell z920_nvdla_ps_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[153].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.SP.SIMPLE_PRIM36.SERIES8_SP_NO_ECC_ATTR.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell z920_nvdla_ps_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[154].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.SP.SIMPLE_PRIM36.SERIES8_SP_NO_ECC_ATTR.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell z920_nvdla_ps_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[155].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.SP.SIMPLE_PRIM36.SERIES8_SP_NO_ECC_ATTR.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell z920_nvdla_ps_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[156].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.SP.SIMPLE_PRIM36.SERIES8_SP_NO_ECC_ATTR.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell z920_nvdla_ps_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[157].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.SP.SIMPLE_PRIM36.SERIES8_SP_NO_ECC_ATTR.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell z920_nvdla_ps_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[158].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.SP.SIMPLE_PRIM36.SERIES8_SP_NO_ECC_ATTR.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell z920_nvdla_ps_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[159].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.SP.SIMPLE_PRIM36.SERIES8_SP_NO_ECC_ATTR.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell z920_nvdla_ps_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.SP.SIMPLE_PRIM36.SERIES8_SP_NO_ECC_ATTR.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell z920_nvdla_ps_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[160].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.SP.SIMPLE_PRIM36.SERIES8_SP_NO_ECC_ATTR.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell z920_nvdla_ps_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[161].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.SP.SIMPLE_PRIM36.SERIES8_SP_NO_ECC_ATTR.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell z920_nvdla_ps_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[162].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.SP.SIMPLE_PRIM36.SERIES8_SP_NO_ECC_ATTR.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell z920_nvdla_ps_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[163].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.SP.SIMPLE_PRIM36.SERIES8_SP_NO_ECC_ATTR.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell z920_nvdla_ps_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[164].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.SP.SIMPLE_PRIM36.SERIES8_SP_NO_ECC_ATTR.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell z920_nvdla_ps_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[165].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.SP.SIMPLE_PRIM36.SERIES8_SP_NO_ECC_ATTR.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell z920_nvdla_ps_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[166].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.SP.SIMPLE_PRIM36.SERIES8_SP_NO_ECC_ATTR.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell z920_nvdla_ps_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[167].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.SP.SIMPLE_PRIM36.SERIES8_SP_NO_ECC_ATTR.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell z920_nvdla_ps_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[168].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.SP.SIMPLE_PRIM36.SERIES8_SP_NO_ECC_ATTR.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell z920_nvdla_ps_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[169].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.SP.SIMPLE_PRIM36.SERIES8_SP_NO_ECC_ATTR.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell z920_nvdla_ps_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.SP.SIMPLE_PRIM36.SERIES8_SP_NO_ECC_ATTR.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell z920_nvdla_ps_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[170].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.SP.SIMPLE_PRIM36.SERIES8_SP_NO_ECC_ATTR.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell z920_nvdla_ps_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[171].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.SP.SIMPLE_PRIM36.SERIES8_SP_NO_ECC_ATTR.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell z920_nvdla_ps_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[172].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.SP.SIMPLE_PRIM36.SERIES8_SP_NO_ECC_ATTR.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell z920_nvdla_ps_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[173].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.SP.SIMPLE_PRIM36.SERIES8_SP_NO_ECC_ATTR.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell z920_nvdla_ps_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[174].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.SP.SIMPLE_PRIM36.SERIES8_SP_NO_ECC_ATTR.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell z920_nvdla_ps_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[175].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.SP.SIMPLE_PRIM36.SERIES8_SP_NO_ECC_ATTR.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell z920_nvdla_ps_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[176].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.SP.SIMPLE_PRIM36.SERIES8_SP_NO_ECC_ATTR.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell z920_nvdla_ps_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[177].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.SP.SIMPLE_PRIM36.SERIES8_SP_NO_ECC_ATTR.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell z920_nvdla_ps_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[178].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.SP.SIMPLE_PRIM36.SERIES8_SP_NO_ECC_ATTR.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell z920_nvdla_ps_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[179].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.SP.SIMPLE_PRIM36.SERIES8_SP_NO_ECC_ATTR.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell z920_nvdla_ps_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.SP.SIMPLE_PRIM36.SERIES8_SP_NO_ECC_ATTR.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell z920_nvdla_ps_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[180].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.SP.SIMPLE_PRIM36.SERIES8_SP_NO_ECC_ATTR.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell z920_nvdla_ps_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[181].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.SP.SIMPLE_PRIM36.SERIES8_SP_NO_ECC_ATTR.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell z920_nvdla_ps_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[182].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.SP.SIMPLE_PRIM36.SERIES8_SP_NO_ECC_ATTR.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell z920_nvdla_ps_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[183].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.SP.SIMPLE_PRIM36.SERIES8_SP_NO_ECC_ATTR.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell z920_nvdla_ps_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[184].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.SP.SIMPLE_PRIM36.SERIES8_SP_NO_ECC_ATTR.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell z920_nvdla_ps_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[185].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.SP.SIMPLE_PRIM36.SERIES8_SP_NO_ECC_ATTR.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell z920_nvdla_ps_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[186].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.SP.SIMPLE_PRIM36.SERIES8_SP_NO_ECC_ATTR.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell z920_nvdla_ps_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[187].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.SP.SIMPLE_PRIM36.SERIES8_SP_NO_ECC_ATTR.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell z920_nvdla_ps_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[188].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.SP.SIMPLE_PRIM36.SERIES8_SP_NO_ECC_ATTR.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell z920_nvdla_ps_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[189].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.SP.SIMPLE_PRIM36.SERIES8_SP_NO_ECC_ATTR.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell z920_nvdla_ps_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.SP.SIMPLE_PRIM36.SERIES8_SP_NO_ECC_ATTR.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Common 17-14] Message 'Opt 31-422' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 549 instances were transformed.
  (CARRY4) => CARRY8: 21 instances
  BUFG => BUFGCE: 10 instances
  DSP48E1 => DSP48E2 (DSP_ALU, DSP_A_B_DATA, DSP_C_DATA, DSP_MULTIPLIER, DSP_M_DATA, DSP_OUTPUT, DSP_PREADD_DATA, DSP_PREADD): 3 instances
  DSP48E2 => DSP48E2 (DSP_ALU, DSP_A_B_DATA, DSP_C_DATA, DSP_MULTIPLIER, DSP_M_DATA, DSP_OUTPUT, DSP_PREADD_DATA, DSP_PREADD): 32 instances
  FDE => FDRE: 32 instances
  FDR => FDRE: 113 instances
  FDS => FDSE: 3 instances
  IBUF => IBUF (IBUFCTRL, INBUF): 1 instances
  IBUFDS => IBUFDS (DIFFINBUF, IBUFCTRL): 1 instances
  IOBUFDS => IOBUFDS (DIFFINBUF, IBUFCTRL, INV, OBUFT, OBUFT): 8 instances
  IOBUFE3 => IOBUFE3 (IBUFCTRL, INBUF, OBUFT_DCIEN): 72 instances
  LUT6_2 => LUT6_2 (LUT5, LUT6): 63 instances
  MULT_AND => LUT2: 1 instances
  OBUFDS => OBUFDS_DUAL_BUF (INV, OBUF, OBUF): 1 instances
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 114 instances
  RAM32M16 => RAM32M16 (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 47 instances
  RAM32X1D => RAM32X1D (RAMD32, RAMD32): 1 instances
  RAM64M8 => RAM64M8 (RAMD64E, RAMD64E, RAMD64E, RAMD64E, RAMD64E, RAMD64E, RAMD64E, RAMD64E): 19 instances
  RAM64X1D => RAM64X1D (RAMD64E, RAMD64E): 4 instances
  SRL16 => SRL16E: 3 instances

INFO: [Common 17-83] Releasing license: Synthesis
2064 Infos, 965 Warnings, 103 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:22:50 ; elapsed = 00:24:36 . Memory (MB): peak = 5835.445 ; gain = 4282.520 ; free physical = 54170 ; free virtual = 367477
INFO: [Common 17-1381] The checkpoint '/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.runs/synth_1/z920_nvdla_ps_wrapper.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:53 ; elapsed = 00:00:54 . Memory (MB): peak = 5859.457 ; gain = 24.012 ; free physical = 54096 ; free virtual = 367445
INFO: [runtcl-4] Executing : report_utilization -file z920_nvdla_ps_wrapper_utilization_synth.rpt -pb z920_nvdla_ps_wrapper_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 5859.457 ; gain = 0.000 ; free physical = 54094 ; free virtual = 367442
INFO: [Common 17-206] Exiting Vivado at Mon Sep 12 20:38:50 2022...
