This folder contain:

- src folder: contain all filter VHDL files;

- tb folder: contain VHDL and Verilog files necessary for the testbench;

- tb_valid_input_test folder: that contains a modified version of testbench, useful to verify
  the correct behaviour of the filter changing VIN signal value;
  
- sim folder: contain all scripts used for simulation and backannotation procedure;

- syn folder: contain all scripts necessary for synthesis;

- netlist folder: contain Verilog Netlist, sdc and sdf Filter files;

- vcd folder: empty but necessary to run simulation scripts for backannotation procedure;

- saif folder: empty but necessary to compleate Synopsys backannotation procedure.