<!doctype html>
<html>
<head>
<meta name="viewport" content="width=device-width, initial-scale=1.0"><title>e1000_defines.h source code [linux-4.14.y/drivers/net/ethernet/intel/igb/e1000_defines.h] - Woboq Code Browser</title>
<link rel="stylesheet" href="../../../../../../../data/qtcreator.css" title="QtCreator"/>
<link rel="alternate stylesheet" href="../../../../../../../data/kdevelop.css" title="KDevelop"/>
<script type="text/javascript" src="../../../../../../../data/jquery/jquery.min.js"></script>
<script type="text/javascript" src="../../../../../../../data/jquery/jquery-ui.min.js"></script>
<script>var file = 'linux-4.14.y/drivers/net/ethernet/intel/igb/e1000_defines.h'; var root_path = '../../../../../..'; var data_path = '../../../../../../../data';</script>
<script src='../../../../../../../data/codebrowser.js'></script>
</head>
<body><div id='header'><h1 id='breadcrumb'><span>Browse the source code of </span><a href='../../../../..'>linux-4.14.y</a>/<a href='../../../..'>drivers</a>/<a href='../../..'>net</a>/<a href='../..'>ethernet</a>/<a href='..'>intel</a>/<a href='./'>igb</a>/<a href='e1000_defines.h.html'>e1000_defines.h</a></h1></div>
<hr/><div id='content'><table class="code">
<tr><th id="1">1</th><td><i>/* Intel(R) Gigabit Ethernet Linux driver</i></td></tr>
<tr><th id="2">2</th><td><i> * Copyright(c) 2007-2014 Intel Corporation.</i></td></tr>
<tr><th id="3">3</th><td><i> *</i></td></tr>
<tr><th id="4">4</th><td><i> * This program is free software; you can redistribute it and/or modify it</i></td></tr>
<tr><th id="5">5</th><td><i> * under the terms and conditions of the GNU General Public License,</i></td></tr>
<tr><th id="6">6</th><td><i> * version 2, as published by the Free Software Foundation.</i></td></tr>
<tr><th id="7">7</th><td><i> *</i></td></tr>
<tr><th id="8">8</th><td><i> * This program is distributed in the hope it will be useful, but WITHOUT</i></td></tr>
<tr><th id="9">9</th><td><i> * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or</i></td></tr>
<tr><th id="10">10</th><td><i> * FITNESS FOR A PARTICULAR PURPOSE.  See the GNU General Public License for</i></td></tr>
<tr><th id="11">11</th><td><i> * more details.</i></td></tr>
<tr><th id="12">12</th><td><i> *</i></td></tr>
<tr><th id="13">13</th><td><i> * You should have received a copy of the GNU General Public License along with</i></td></tr>
<tr><th id="14">14</th><td><i> * this program; if not, see &lt;<a href="http://www.gnu.org/licenses/">http://www.gnu.org/licenses/</a>&gt;.</i></td></tr>
<tr><th id="15">15</th><td><i> *</i></td></tr>
<tr><th id="16">16</th><td><i> * The full GNU General Public License is included in this distribution in</i></td></tr>
<tr><th id="17">17</th><td><i> * the file called "COPYING".</i></td></tr>
<tr><th id="18">18</th><td><i> *</i></td></tr>
<tr><th id="19">19</th><td><i> * Contact Information:</i></td></tr>
<tr><th id="20">20</th><td><i> * e1000-devel Mailing List &lt;e1000-devel@lists.sourceforge.net&gt;</i></td></tr>
<tr><th id="21">21</th><td><i> * Intel Corporation, 5200 N.E. Elam Young Parkway, Hillsboro, OR 97124-6497</i></td></tr>
<tr><th id="22">22</th><td><i> */</i></td></tr>
<tr><th id="23">23</th><td></td></tr>
<tr><th id="24">24</th><td><u>#<span data-ppcond="24">ifndef</span> <span class="macro" data-ref="_M/_E1000_DEFINES_H_">_E1000_DEFINES_H_</span></u></td></tr>
<tr><th id="25">25</th><td><u>#define <dfn class="macro" id="_M/_E1000_DEFINES_H_" data-ref="_M/_E1000_DEFINES_H_">_E1000_DEFINES_H_</dfn></u></td></tr>
<tr><th id="26">26</th><td></td></tr>
<tr><th id="27">27</th><td><i>/* Number of Transmit and Receive Descriptors must be a multiple of 8 */</i></td></tr>
<tr><th id="28">28</th><td><u>#define <dfn class="macro" id="_M/REQ_TX_DESCRIPTOR_MULTIPLE" data-ref="_M/REQ_TX_DESCRIPTOR_MULTIPLE">REQ_TX_DESCRIPTOR_MULTIPLE</dfn>  8</u></td></tr>
<tr><th id="29">29</th><td><u>#define <dfn class="macro" id="_M/REQ_RX_DESCRIPTOR_MULTIPLE" data-ref="_M/REQ_RX_DESCRIPTOR_MULTIPLE">REQ_RX_DESCRIPTOR_MULTIPLE</dfn>  8</u></td></tr>
<tr><th id="30">30</th><td></td></tr>
<tr><th id="31">31</th><td><i>/* Definitions for power management and wakeup registers */</i></td></tr>
<tr><th id="32">32</th><td><i>/* Wake Up Control */</i></td></tr>
<tr><th id="33">33</th><td><u>#define <dfn class="macro" id="_M/E1000_WUC_PME_EN" data-ref="_M/E1000_WUC_PME_EN">E1000_WUC_PME_EN</dfn>     0x00000002 /* PME Enable */</u></td></tr>
<tr><th id="34">34</th><td></td></tr>
<tr><th id="35">35</th><td><i>/* Wake Up Filter Control */</i></td></tr>
<tr><th id="36">36</th><td><u>#define <dfn class="macro" id="_M/E1000_WUFC_LNKC" data-ref="_M/E1000_WUFC_LNKC">E1000_WUFC_LNKC</dfn> 0x00000001 /* Link Status Change Wakeup Enable */</u></td></tr>
<tr><th id="37">37</th><td><u>#define <dfn class="macro" id="_M/E1000_WUFC_MAG" data-ref="_M/E1000_WUFC_MAG">E1000_WUFC_MAG</dfn>  0x00000002 /* Magic Packet Wakeup Enable */</u></td></tr>
<tr><th id="38">38</th><td><u>#define <dfn class="macro" id="_M/E1000_WUFC_EX" data-ref="_M/E1000_WUFC_EX">E1000_WUFC_EX</dfn>   0x00000004 /* Directed Exact Wakeup Enable */</u></td></tr>
<tr><th id="39">39</th><td><u>#define <dfn class="macro" id="_M/E1000_WUFC_MC" data-ref="_M/E1000_WUFC_MC">E1000_WUFC_MC</dfn>   0x00000008 /* Directed Multicast Wakeup Enable */</u></td></tr>
<tr><th id="40">40</th><td><u>#define <dfn class="macro" id="_M/E1000_WUFC_BC" data-ref="_M/E1000_WUFC_BC">E1000_WUFC_BC</dfn>   0x00000010 /* Broadcast Wakeup Enable */</u></td></tr>
<tr><th id="41">41</th><td></td></tr>
<tr><th id="42">42</th><td><i>/* Wake Up Status */</i></td></tr>
<tr><th id="43">43</th><td><u>#define <dfn class="macro" id="_M/E1000_WUS_EX" data-ref="_M/E1000_WUS_EX">E1000_WUS_EX</dfn>	0x00000004 /* Directed Exact */</u></td></tr>
<tr><th id="44">44</th><td><u>#define <dfn class="macro" id="_M/E1000_WUS_ARPD" data-ref="_M/E1000_WUS_ARPD">E1000_WUS_ARPD</dfn>	0x00000020 /* Directed ARP Request */</u></td></tr>
<tr><th id="45">45</th><td><u>#define <dfn class="macro" id="_M/E1000_WUS_IPV4" data-ref="_M/E1000_WUS_IPV4">E1000_WUS_IPV4</dfn>	0x00000040 /* Directed IPv4 */</u></td></tr>
<tr><th id="46">46</th><td><u>#define <dfn class="macro" id="_M/E1000_WUS_IPV6" data-ref="_M/E1000_WUS_IPV6">E1000_WUS_IPV6</dfn>	0x00000080 /* Directed IPv6 */</u></td></tr>
<tr><th id="47">47</th><td><u>#define <dfn class="macro" id="_M/E1000_WUS_NSD" data-ref="_M/E1000_WUS_NSD">E1000_WUS_NSD</dfn>	0x00000400 /* Directed IPv6 Neighbor Solicitation */</u></td></tr>
<tr><th id="48">48</th><td></td></tr>
<tr><th id="49">49</th><td><i>/* Packet types that are enabled for wake packet delivery */</i></td></tr>
<tr><th id="50">50</th><td><u>#define <dfn class="macro" id="_M/WAKE_PKT_WUS" data-ref="_M/WAKE_PKT_WUS">WAKE_PKT_WUS</dfn> ( \</u></td></tr>
<tr><th id="51">51</th><td><u>	E1000_WUS_EX   | \</u></td></tr>
<tr><th id="52">52</th><td><u>	E1000_WUS_ARPD | \</u></td></tr>
<tr><th id="53">53</th><td><u>	E1000_WUS_IPV4 | \</u></td></tr>
<tr><th id="54">54</th><td><u>	E1000_WUS_IPV6 | \</u></td></tr>
<tr><th id="55">55</th><td><u>	E1000_WUS_NSD)</u></td></tr>
<tr><th id="56">56</th><td></td></tr>
<tr><th id="57">57</th><td><i>/* Wake Up Packet Length */</i></td></tr>
<tr><th id="58">58</th><td><u>#define <dfn class="macro" id="_M/E1000_WUPL_MASK" data-ref="_M/E1000_WUPL_MASK">E1000_WUPL_MASK</dfn>	0x00000FFF</u></td></tr>
<tr><th id="59">59</th><td></td></tr>
<tr><th id="60">60</th><td><i>/* Wake Up Packet Memory stores the first 128 bytes of the wake up packet */</i></td></tr>
<tr><th id="61">61</th><td><u>#define <dfn class="macro" id="_M/E1000_WUPM_BYTES" data-ref="_M/E1000_WUPM_BYTES">E1000_WUPM_BYTES</dfn>	128</u></td></tr>
<tr><th id="62">62</th><td></td></tr>
<tr><th id="63">63</th><td><i>/* Extended Device Control */</i></td></tr>
<tr><th id="64">64</th><td><u>#define <dfn class="macro" id="_M/E1000_CTRL_EXT_SDP2_DATA" data-ref="_M/E1000_CTRL_EXT_SDP2_DATA">E1000_CTRL_EXT_SDP2_DATA</dfn> 0x00000040 /* Value of SW Defineable Pin 2 */</u></td></tr>
<tr><th id="65">65</th><td><u>#define <dfn class="macro" id="_M/E1000_CTRL_EXT_SDP3_DATA" data-ref="_M/E1000_CTRL_EXT_SDP3_DATA">E1000_CTRL_EXT_SDP3_DATA</dfn> 0x00000080 /* Value of SW Defineable Pin 3 */</u></td></tr>
<tr><th id="66">66</th><td><u>#define <dfn class="macro" id="_M/E1000_CTRL_EXT_SDP2_DIR" data-ref="_M/E1000_CTRL_EXT_SDP2_DIR">E1000_CTRL_EXT_SDP2_DIR</dfn>  0x00000400 /* SDP2 Data direction */</u></td></tr>
<tr><th id="67">67</th><td><u>#define <dfn class="macro" id="_M/E1000_CTRL_EXT_SDP3_DIR" data-ref="_M/E1000_CTRL_EXT_SDP3_DIR">E1000_CTRL_EXT_SDP3_DIR</dfn>  0x00000800 /* SDP3 Data direction */</u></td></tr>
<tr><th id="68">68</th><td></td></tr>
<tr><th id="69">69</th><td><i>/* Physical Func Reset Done Indication */</i></td></tr>
<tr><th id="70">70</th><td><u>#define <dfn class="macro" id="_M/E1000_CTRL_EXT_PFRSTD" data-ref="_M/E1000_CTRL_EXT_PFRSTD">E1000_CTRL_EXT_PFRSTD</dfn>	0x00004000</u></td></tr>
<tr><th id="71">71</th><td><u>#define <dfn class="macro" id="_M/E1000_CTRL_EXT_SDLPE" data-ref="_M/E1000_CTRL_EXT_SDLPE">E1000_CTRL_EXT_SDLPE</dfn>	0X00040000  /* SerDes Low Power Enable */</u></td></tr>
<tr><th id="72">72</th><td><u>#define <dfn class="macro" id="_M/E1000_CTRL_EXT_LINK_MODE_MASK" data-ref="_M/E1000_CTRL_EXT_LINK_MODE_MASK">E1000_CTRL_EXT_LINK_MODE_MASK</dfn>	0x00C00000</u></td></tr>
<tr><th id="73">73</th><td><u>#define <dfn class="macro" id="_M/E1000_CTRL_EXT_LINK_MODE_PCIE_SERDES" data-ref="_M/E1000_CTRL_EXT_LINK_MODE_PCIE_SERDES">E1000_CTRL_EXT_LINK_MODE_PCIE_SERDES</dfn>	0x00C00000</u></td></tr>
<tr><th id="74">74</th><td><u>#define <dfn class="macro" id="_M/E1000_CTRL_EXT_LINK_MODE_1000BASE_KX" data-ref="_M/E1000_CTRL_EXT_LINK_MODE_1000BASE_KX">E1000_CTRL_EXT_LINK_MODE_1000BASE_KX</dfn>	0x00400000</u></td></tr>
<tr><th id="75">75</th><td><u>#define <dfn class="macro" id="_M/E1000_CTRL_EXT_LINK_MODE_SGMII" data-ref="_M/E1000_CTRL_EXT_LINK_MODE_SGMII">E1000_CTRL_EXT_LINK_MODE_SGMII</dfn>	0x00800000</u></td></tr>
<tr><th id="76">76</th><td><u>#define <dfn class="macro" id="_M/E1000_CTRL_EXT_LINK_MODE_GMII" data-ref="_M/E1000_CTRL_EXT_LINK_MODE_GMII">E1000_CTRL_EXT_LINK_MODE_GMII</dfn>	0x00000000</u></td></tr>
<tr><th id="77">77</th><td><u>#define <dfn class="macro" id="_M/E1000_CTRL_EXT_EIAME" data-ref="_M/E1000_CTRL_EXT_EIAME">E1000_CTRL_EXT_EIAME</dfn>	0x01000000</u></td></tr>
<tr><th id="78">78</th><td><u>#define <dfn class="macro" id="_M/E1000_CTRL_EXT_IRCA" data-ref="_M/E1000_CTRL_EXT_IRCA">E1000_CTRL_EXT_IRCA</dfn>		0x00000001</u></td></tr>
<tr><th id="79">79</th><td><i>/* Interrupt delay cancellation */</i></td></tr>
<tr><th id="80">80</th><td><i>/* Driver loaded bit for FW */</i></td></tr>
<tr><th id="81">81</th><td><u>#define <dfn class="macro" id="_M/E1000_CTRL_EXT_DRV_LOAD" data-ref="_M/E1000_CTRL_EXT_DRV_LOAD">E1000_CTRL_EXT_DRV_LOAD</dfn>       0x10000000</u></td></tr>
<tr><th id="82">82</th><td><i>/* Interrupt acknowledge Auto-mask */</i></td></tr>
<tr><th id="83">83</th><td><i>/* Clear Interrupt timers after IMS clear */</i></td></tr>
<tr><th id="84">84</th><td><i>/* packet buffer parity error detection enabled */</i></td></tr>
<tr><th id="85">85</th><td><i>/* descriptor FIFO parity error detection enable */</i></td></tr>
<tr><th id="86">86</th><td><u>#define <dfn class="macro" id="_M/E1000_CTRL_EXT_PBA_CLR" data-ref="_M/E1000_CTRL_EXT_PBA_CLR">E1000_CTRL_EXT_PBA_CLR</dfn>		0x80000000 /* PBA Clear */</u></td></tr>
<tr><th id="87">87</th><td><u>#define <dfn class="macro" id="_M/E1000_CTRL_EXT_PHYPDEN" data-ref="_M/E1000_CTRL_EXT_PHYPDEN">E1000_CTRL_EXT_PHYPDEN</dfn>		0x00100000</u></td></tr>
<tr><th id="88">88</th><td><u>#define <dfn class="macro" id="_M/E1000_I2CCMD_REG_ADDR_SHIFT" data-ref="_M/E1000_I2CCMD_REG_ADDR_SHIFT">E1000_I2CCMD_REG_ADDR_SHIFT</dfn>	16</u></td></tr>
<tr><th id="89">89</th><td><u>#define <dfn class="macro" id="_M/E1000_I2CCMD_PHY_ADDR_SHIFT" data-ref="_M/E1000_I2CCMD_PHY_ADDR_SHIFT">E1000_I2CCMD_PHY_ADDR_SHIFT</dfn>	24</u></td></tr>
<tr><th id="90">90</th><td><u>#define <dfn class="macro" id="_M/E1000_I2CCMD_OPCODE_READ" data-ref="_M/E1000_I2CCMD_OPCODE_READ">E1000_I2CCMD_OPCODE_READ</dfn>	0x08000000</u></td></tr>
<tr><th id="91">91</th><td><u>#define <dfn class="macro" id="_M/E1000_I2CCMD_OPCODE_WRITE" data-ref="_M/E1000_I2CCMD_OPCODE_WRITE">E1000_I2CCMD_OPCODE_WRITE</dfn>	0x00000000</u></td></tr>
<tr><th id="92">92</th><td><u>#define <dfn class="macro" id="_M/E1000_I2CCMD_READY" data-ref="_M/E1000_I2CCMD_READY">E1000_I2CCMD_READY</dfn>		0x20000000</u></td></tr>
<tr><th id="93">93</th><td><u>#define <dfn class="macro" id="_M/E1000_I2CCMD_ERROR" data-ref="_M/E1000_I2CCMD_ERROR">E1000_I2CCMD_ERROR</dfn>		0x80000000</u></td></tr>
<tr><th id="94">94</th><td><u>#define <dfn class="macro" id="_M/E1000_I2CCMD_SFP_DATA_ADDR" data-ref="_M/E1000_I2CCMD_SFP_DATA_ADDR">E1000_I2CCMD_SFP_DATA_ADDR</dfn>(a)	(0x0000 + (a))</u></td></tr>
<tr><th id="95">95</th><td><u>#define <dfn class="macro" id="_M/E1000_I2CCMD_SFP_DIAG_ADDR" data-ref="_M/E1000_I2CCMD_SFP_DIAG_ADDR">E1000_I2CCMD_SFP_DIAG_ADDR</dfn>(a)	(0x0100 + (a))</u></td></tr>
<tr><th id="96">96</th><td><u>#define <dfn class="macro" id="_M/E1000_MAX_SGMII_PHY_REG_ADDR" data-ref="_M/E1000_MAX_SGMII_PHY_REG_ADDR">E1000_MAX_SGMII_PHY_REG_ADDR</dfn>	255</u></td></tr>
<tr><th id="97">97</th><td><u>#define <dfn class="macro" id="_M/E1000_I2CCMD_PHY_TIMEOUT" data-ref="_M/E1000_I2CCMD_PHY_TIMEOUT">E1000_I2CCMD_PHY_TIMEOUT</dfn>	200</u></td></tr>
<tr><th id="98">98</th><td><u>#define <dfn class="macro" id="_M/E1000_IVAR_VALID" data-ref="_M/E1000_IVAR_VALID">E1000_IVAR_VALID</dfn>		0x80</u></td></tr>
<tr><th id="99">99</th><td><u>#define <dfn class="macro" id="_M/E1000_GPIE_NSICR" data-ref="_M/E1000_GPIE_NSICR">E1000_GPIE_NSICR</dfn>		0x00000001</u></td></tr>
<tr><th id="100">100</th><td><u>#define <dfn class="macro" id="_M/E1000_GPIE_MSIX_MODE" data-ref="_M/E1000_GPIE_MSIX_MODE">E1000_GPIE_MSIX_MODE</dfn>		0x00000010</u></td></tr>
<tr><th id="101">101</th><td><u>#define <dfn class="macro" id="_M/E1000_GPIE_EIAME" data-ref="_M/E1000_GPIE_EIAME">E1000_GPIE_EIAME</dfn>		0x40000000</u></td></tr>
<tr><th id="102">102</th><td><u>#define <dfn class="macro" id="_M/E1000_GPIE_PBA" data-ref="_M/E1000_GPIE_PBA">E1000_GPIE_PBA</dfn>			0x80000000</u></td></tr>
<tr><th id="103">103</th><td></td></tr>
<tr><th id="104">104</th><td><i>/* Receive Descriptor bit definitions */</i></td></tr>
<tr><th id="105">105</th><td><u>#define <dfn class="macro" id="_M/E1000_RXD_STAT_DD" data-ref="_M/E1000_RXD_STAT_DD">E1000_RXD_STAT_DD</dfn>       0x01    /* Descriptor Done */</u></td></tr>
<tr><th id="106">106</th><td><u>#define <dfn class="macro" id="_M/E1000_RXD_STAT_EOP" data-ref="_M/E1000_RXD_STAT_EOP">E1000_RXD_STAT_EOP</dfn>      0x02    /* End of Packet */</u></td></tr>
<tr><th id="107">107</th><td><u>#define <dfn class="macro" id="_M/E1000_RXD_STAT_IXSM" data-ref="_M/E1000_RXD_STAT_IXSM">E1000_RXD_STAT_IXSM</dfn>     0x04    /* Ignore checksum */</u></td></tr>
<tr><th id="108">108</th><td><u>#define <dfn class="macro" id="_M/E1000_RXD_STAT_VP" data-ref="_M/E1000_RXD_STAT_VP">E1000_RXD_STAT_VP</dfn>       0x08    /* IEEE VLAN Packet */</u></td></tr>
<tr><th id="109">109</th><td><u>#define <dfn class="macro" id="_M/E1000_RXD_STAT_UDPCS" data-ref="_M/E1000_RXD_STAT_UDPCS">E1000_RXD_STAT_UDPCS</dfn>    0x10    /* UDP xsum calculated */</u></td></tr>
<tr><th id="110">110</th><td><u>#define <dfn class="macro" id="_M/E1000_RXD_STAT_TCPCS" data-ref="_M/E1000_RXD_STAT_TCPCS">E1000_RXD_STAT_TCPCS</dfn>    0x20    /* TCP xsum calculated */</u></td></tr>
<tr><th id="111">111</th><td><u>#define <dfn class="macro" id="_M/E1000_RXD_STAT_TS" data-ref="_M/E1000_RXD_STAT_TS">E1000_RXD_STAT_TS</dfn>       0x10000 /* Pkt was time stamped */</u></td></tr>
<tr><th id="112">112</th><td></td></tr>
<tr><th id="113">113</th><td><u>#define <dfn class="macro" id="_M/E1000_RXDEXT_STATERR_LB" data-ref="_M/E1000_RXDEXT_STATERR_LB">E1000_RXDEXT_STATERR_LB</dfn>    0x00040000</u></td></tr>
<tr><th id="114">114</th><td><u>#define <dfn class="macro" id="_M/E1000_RXDEXT_STATERR_CE" data-ref="_M/E1000_RXDEXT_STATERR_CE">E1000_RXDEXT_STATERR_CE</dfn>    0x01000000</u></td></tr>
<tr><th id="115">115</th><td><u>#define <dfn class="macro" id="_M/E1000_RXDEXT_STATERR_SE" data-ref="_M/E1000_RXDEXT_STATERR_SE">E1000_RXDEXT_STATERR_SE</dfn>    0x02000000</u></td></tr>
<tr><th id="116">116</th><td><u>#define <dfn class="macro" id="_M/E1000_RXDEXT_STATERR_SEQ" data-ref="_M/E1000_RXDEXT_STATERR_SEQ">E1000_RXDEXT_STATERR_SEQ</dfn>   0x04000000</u></td></tr>
<tr><th id="117">117</th><td><u>#define <dfn class="macro" id="_M/E1000_RXDEXT_STATERR_CXE" data-ref="_M/E1000_RXDEXT_STATERR_CXE">E1000_RXDEXT_STATERR_CXE</dfn>   0x10000000</u></td></tr>
<tr><th id="118">118</th><td><u>#define <dfn class="macro" id="_M/E1000_RXDEXT_STATERR_TCPE" data-ref="_M/E1000_RXDEXT_STATERR_TCPE">E1000_RXDEXT_STATERR_TCPE</dfn>  0x20000000</u></td></tr>
<tr><th id="119">119</th><td><u>#define <dfn class="macro" id="_M/E1000_RXDEXT_STATERR_IPE" data-ref="_M/E1000_RXDEXT_STATERR_IPE">E1000_RXDEXT_STATERR_IPE</dfn>   0x40000000</u></td></tr>
<tr><th id="120">120</th><td><u>#define <dfn class="macro" id="_M/E1000_RXDEXT_STATERR_RXE" data-ref="_M/E1000_RXDEXT_STATERR_RXE">E1000_RXDEXT_STATERR_RXE</dfn>   0x80000000</u></td></tr>
<tr><th id="121">121</th><td></td></tr>
<tr><th id="122">122</th><td><i>/* Same mask, but for extended and packet split descriptors */</i></td></tr>
<tr><th id="123">123</th><td><u>#define <dfn class="macro" id="_M/E1000_RXDEXT_ERR_FRAME_ERR_MASK" data-ref="_M/E1000_RXDEXT_ERR_FRAME_ERR_MASK">E1000_RXDEXT_ERR_FRAME_ERR_MASK</dfn> ( \</u></td></tr>
<tr><th id="124">124</th><td><u>	E1000_RXDEXT_STATERR_CE  |            \</u></td></tr>
<tr><th id="125">125</th><td><u>	E1000_RXDEXT_STATERR_SE  |            \</u></td></tr>
<tr><th id="126">126</th><td><u>	E1000_RXDEXT_STATERR_SEQ |            \</u></td></tr>
<tr><th id="127">127</th><td><u>	E1000_RXDEXT_STATERR_CXE |            \</u></td></tr>
<tr><th id="128">128</th><td><u>	E1000_RXDEXT_STATERR_RXE)</u></td></tr>
<tr><th id="129">129</th><td></td></tr>
<tr><th id="130">130</th><td><u>#define <dfn class="macro" id="_M/E1000_MRQC_RSS_FIELD_IPV4_TCP" data-ref="_M/E1000_MRQC_RSS_FIELD_IPV4_TCP">E1000_MRQC_RSS_FIELD_IPV4_TCP</dfn>          0x00010000</u></td></tr>
<tr><th id="131">131</th><td><u>#define <dfn class="macro" id="_M/E1000_MRQC_RSS_FIELD_IPV4" data-ref="_M/E1000_MRQC_RSS_FIELD_IPV4">E1000_MRQC_RSS_FIELD_IPV4</dfn>              0x00020000</u></td></tr>
<tr><th id="132">132</th><td><u>#define <dfn class="macro" id="_M/E1000_MRQC_RSS_FIELD_IPV6_TCP_EX" data-ref="_M/E1000_MRQC_RSS_FIELD_IPV6_TCP_EX">E1000_MRQC_RSS_FIELD_IPV6_TCP_EX</dfn>       0x00040000</u></td></tr>
<tr><th id="133">133</th><td><u>#define <dfn class="macro" id="_M/E1000_MRQC_RSS_FIELD_IPV6" data-ref="_M/E1000_MRQC_RSS_FIELD_IPV6">E1000_MRQC_RSS_FIELD_IPV6</dfn>              0x00100000</u></td></tr>
<tr><th id="134">134</th><td><u>#define <dfn class="macro" id="_M/E1000_MRQC_RSS_FIELD_IPV6_TCP" data-ref="_M/E1000_MRQC_RSS_FIELD_IPV6_TCP">E1000_MRQC_RSS_FIELD_IPV6_TCP</dfn>          0x00200000</u></td></tr>
<tr><th id="135">135</th><td></td></tr>
<tr><th id="136">136</th><td></td></tr>
<tr><th id="137">137</th><td><i>/* Management Control */</i></td></tr>
<tr><th id="138">138</th><td><u>#define <dfn class="macro" id="_M/E1000_MANC_SMBUS_EN" data-ref="_M/E1000_MANC_SMBUS_EN">E1000_MANC_SMBUS_EN</dfn>      0x00000001 /* SMBus Enabled - RO */</u></td></tr>
<tr><th id="139">139</th><td><u>#define <dfn class="macro" id="_M/E1000_MANC_ASF_EN" data-ref="_M/E1000_MANC_ASF_EN">E1000_MANC_ASF_EN</dfn>        0x00000002 /* ASF Enabled - RO */</u></td></tr>
<tr><th id="140">140</th><td><u>#define <dfn class="macro" id="_M/E1000_MANC_EN_BMC2OS" data-ref="_M/E1000_MANC_EN_BMC2OS">E1000_MANC_EN_BMC2OS</dfn>     0x10000000 /* OSBMC is Enabled or not */</u></td></tr>
<tr><th id="141">141</th><td><i>/* Enable Neighbor Discovery Filtering */</i></td></tr>
<tr><th id="142">142</th><td><u>#define <dfn class="macro" id="_M/E1000_MANC_RCV_TCO_EN" data-ref="_M/E1000_MANC_RCV_TCO_EN">E1000_MANC_RCV_TCO_EN</dfn>    0x00020000 /* Receive TCO Packets Enabled */</u></td></tr>
<tr><th id="143">143</th><td><u>#define <dfn class="macro" id="_M/E1000_MANC_BLK_PHY_RST_ON_IDE" data-ref="_M/E1000_MANC_BLK_PHY_RST_ON_IDE">E1000_MANC_BLK_PHY_RST_ON_IDE</dfn>   0x00040000 /* Block phy resets */</u></td></tr>
<tr><th id="144">144</th><td><i>/* Enable MAC address filtering */</i></td></tr>
<tr><th id="145">145</th><td><u>#define <dfn class="macro" id="_M/E1000_MANC_EN_MAC_ADDR_FILTER" data-ref="_M/E1000_MANC_EN_MAC_ADDR_FILTER">E1000_MANC_EN_MAC_ADDR_FILTER</dfn>   0x00100000</u></td></tr>
<tr><th id="146">146</th><td></td></tr>
<tr><th id="147">147</th><td><i>/* Receive Control */</i></td></tr>
<tr><th id="148">148</th><td><u>#define <dfn class="macro" id="_M/E1000_RCTL_EN" data-ref="_M/E1000_RCTL_EN">E1000_RCTL_EN</dfn>             0x00000002    /* enable */</u></td></tr>
<tr><th id="149">149</th><td><u>#define <dfn class="macro" id="_M/E1000_RCTL_SBP" data-ref="_M/E1000_RCTL_SBP">E1000_RCTL_SBP</dfn>            0x00000004    /* store bad packet */</u></td></tr>
<tr><th id="150">150</th><td><u>#define <dfn class="macro" id="_M/E1000_RCTL_UPE" data-ref="_M/E1000_RCTL_UPE">E1000_RCTL_UPE</dfn>            0x00000008    /* unicast promiscuous enable */</u></td></tr>
<tr><th id="151">151</th><td><u>#define <dfn class="macro" id="_M/E1000_RCTL_MPE" data-ref="_M/E1000_RCTL_MPE">E1000_RCTL_MPE</dfn>            0x00000010    /* multicast promiscuous enab */</u></td></tr>
<tr><th id="152">152</th><td><u>#define <dfn class="macro" id="_M/E1000_RCTL_LPE" data-ref="_M/E1000_RCTL_LPE">E1000_RCTL_LPE</dfn>            0x00000020    /* long packet enable */</u></td></tr>
<tr><th id="153">153</th><td><u>#define <dfn class="macro" id="_M/E1000_RCTL_LBM_MAC" data-ref="_M/E1000_RCTL_LBM_MAC">E1000_RCTL_LBM_MAC</dfn>        0x00000040    /* MAC loopback mode */</u></td></tr>
<tr><th id="154">154</th><td><u>#define <dfn class="macro" id="_M/E1000_RCTL_LBM_TCVR" data-ref="_M/E1000_RCTL_LBM_TCVR">E1000_RCTL_LBM_TCVR</dfn>       0x000000C0    /* tcvr loopback mode */</u></td></tr>
<tr><th id="155">155</th><td><u>#define <dfn class="macro" id="_M/E1000_RCTL_RDMTS_HALF" data-ref="_M/E1000_RCTL_RDMTS_HALF">E1000_RCTL_RDMTS_HALF</dfn>     0x00000000    /* rx desc min threshold size */</u></td></tr>
<tr><th id="156">156</th><td><u>#define <dfn class="macro" id="_M/E1000_RCTL_MO_SHIFT" data-ref="_M/E1000_RCTL_MO_SHIFT">E1000_RCTL_MO_SHIFT</dfn>       12            /* multicast offset shift */</u></td></tr>
<tr><th id="157">157</th><td><u>#define <dfn class="macro" id="_M/E1000_RCTL_BAM" data-ref="_M/E1000_RCTL_BAM">E1000_RCTL_BAM</dfn>            0x00008000    /* broadcast enable */</u></td></tr>
<tr><th id="158">158</th><td><u>#define <dfn class="macro" id="_M/E1000_RCTL_SZ_512" data-ref="_M/E1000_RCTL_SZ_512">E1000_RCTL_SZ_512</dfn>         0x00020000    /* rx buffer size 512 */</u></td></tr>
<tr><th id="159">159</th><td><u>#define <dfn class="macro" id="_M/E1000_RCTL_SZ_256" data-ref="_M/E1000_RCTL_SZ_256">E1000_RCTL_SZ_256</dfn>         0x00030000    /* rx buffer size 256 */</u></td></tr>
<tr><th id="160">160</th><td><u>#define <dfn class="macro" id="_M/E1000_RCTL_VFE" data-ref="_M/E1000_RCTL_VFE">E1000_RCTL_VFE</dfn>            0x00040000    /* vlan filter enable */</u></td></tr>
<tr><th id="161">161</th><td><u>#define <dfn class="macro" id="_M/E1000_RCTL_CFIEN" data-ref="_M/E1000_RCTL_CFIEN">E1000_RCTL_CFIEN</dfn>          0x00080000    /* canonical form enable */</u></td></tr>
<tr><th id="162">162</th><td><u>#define <dfn class="macro" id="_M/E1000_RCTL_DPF" data-ref="_M/E1000_RCTL_DPF">E1000_RCTL_DPF</dfn>            0x00400000    /* Discard Pause Frames */</u></td></tr>
<tr><th id="163">163</th><td><u>#define <dfn class="macro" id="_M/E1000_RCTL_PMCF" data-ref="_M/E1000_RCTL_PMCF">E1000_RCTL_PMCF</dfn>           0x00800000    /* pass MAC control frames */</u></td></tr>
<tr><th id="164">164</th><td><u>#define <dfn class="macro" id="_M/E1000_RCTL_SECRC" data-ref="_M/E1000_RCTL_SECRC">E1000_RCTL_SECRC</dfn>          0x04000000    /* Strip Ethernet CRC */</u></td></tr>
<tr><th id="165">165</th><td></td></tr>
<tr><th id="166">166</th><td><i>/* Use byte values for the following shift parameters</i></td></tr>
<tr><th id="167">167</th><td><i> * Usage:</i></td></tr>
<tr><th id="168">168</th><td><i> *     psrctl |= (((ROUNDUP(value0, 128) &gt;&gt; E1000_PSRCTL_BSIZE0_SHIFT) &amp;</i></td></tr>
<tr><th id="169">169</th><td><i> *                  E1000_PSRCTL_BSIZE0_MASK) |</i></td></tr>
<tr><th id="170">170</th><td><i> *                ((ROUNDUP(value1, 1024) &gt;&gt; E1000_PSRCTL_BSIZE1_SHIFT) &amp;</i></td></tr>
<tr><th id="171">171</th><td><i> *                  E1000_PSRCTL_BSIZE1_MASK) |</i></td></tr>
<tr><th id="172">172</th><td><i> *                ((ROUNDUP(value2, 1024) &lt;&lt; E1000_PSRCTL_BSIZE2_SHIFT) &amp;</i></td></tr>
<tr><th id="173">173</th><td><i> *                  E1000_PSRCTL_BSIZE2_MASK) |</i></td></tr>
<tr><th id="174">174</th><td><i> *                ((ROUNDUP(value3, 1024) &lt;&lt; E1000_PSRCTL_BSIZE3_SHIFT) |;</i></td></tr>
<tr><th id="175">175</th><td><i> *                  E1000_PSRCTL_BSIZE3_MASK))</i></td></tr>
<tr><th id="176">176</th><td><i> * where value0 = [128..16256],  default=256</i></td></tr>
<tr><th id="177">177</th><td><i> *       value1 = [1024..64512], default=4096</i></td></tr>
<tr><th id="178">178</th><td><i> *       value2 = [0..64512],    default=4096</i></td></tr>
<tr><th id="179">179</th><td><i> *       value3 = [0..64512],    default=0</i></td></tr>
<tr><th id="180">180</th><td><i> */</i></td></tr>
<tr><th id="181">181</th><td></td></tr>
<tr><th id="182">182</th><td><u>#define <dfn class="macro" id="_M/E1000_PSRCTL_BSIZE0_MASK" data-ref="_M/E1000_PSRCTL_BSIZE0_MASK">E1000_PSRCTL_BSIZE0_MASK</dfn>   0x0000007F</u></td></tr>
<tr><th id="183">183</th><td><u>#define <dfn class="macro" id="_M/E1000_PSRCTL_BSIZE1_MASK" data-ref="_M/E1000_PSRCTL_BSIZE1_MASK">E1000_PSRCTL_BSIZE1_MASK</dfn>   0x00003F00</u></td></tr>
<tr><th id="184">184</th><td><u>#define <dfn class="macro" id="_M/E1000_PSRCTL_BSIZE2_MASK" data-ref="_M/E1000_PSRCTL_BSIZE2_MASK">E1000_PSRCTL_BSIZE2_MASK</dfn>   0x003F0000</u></td></tr>
<tr><th id="185">185</th><td><u>#define <dfn class="macro" id="_M/E1000_PSRCTL_BSIZE3_MASK" data-ref="_M/E1000_PSRCTL_BSIZE3_MASK">E1000_PSRCTL_BSIZE3_MASK</dfn>   0x3F000000</u></td></tr>
<tr><th id="186">186</th><td></td></tr>
<tr><th id="187">187</th><td><u>#define <dfn class="macro" id="_M/E1000_PSRCTL_BSIZE0_SHIFT" data-ref="_M/E1000_PSRCTL_BSIZE0_SHIFT">E1000_PSRCTL_BSIZE0_SHIFT</dfn>  7            /* Shift _right_ 7 */</u></td></tr>
<tr><th id="188">188</th><td><u>#define <dfn class="macro" id="_M/E1000_PSRCTL_BSIZE1_SHIFT" data-ref="_M/E1000_PSRCTL_BSIZE1_SHIFT">E1000_PSRCTL_BSIZE1_SHIFT</dfn>  2            /* Shift _right_ 2 */</u></td></tr>
<tr><th id="189">189</th><td><u>#define <dfn class="macro" id="_M/E1000_PSRCTL_BSIZE2_SHIFT" data-ref="_M/E1000_PSRCTL_BSIZE2_SHIFT">E1000_PSRCTL_BSIZE2_SHIFT</dfn>  6            /* Shift _left_ 6 */</u></td></tr>
<tr><th id="190">190</th><td><u>#define <dfn class="macro" id="_M/E1000_PSRCTL_BSIZE3_SHIFT" data-ref="_M/E1000_PSRCTL_BSIZE3_SHIFT">E1000_PSRCTL_BSIZE3_SHIFT</dfn> 14            /* Shift _left_ 14 */</u></td></tr>
<tr><th id="191">191</th><td></td></tr>
<tr><th id="192">192</th><td><i>/* SWFW_SYNC Definitions */</i></td></tr>
<tr><th id="193">193</th><td><u>#define <dfn class="macro" id="_M/E1000_SWFW_EEP_SM" data-ref="_M/E1000_SWFW_EEP_SM">E1000_SWFW_EEP_SM</dfn>   0x1</u></td></tr>
<tr><th id="194">194</th><td><u>#define <dfn class="macro" id="_M/E1000_SWFW_PHY0_SM" data-ref="_M/E1000_SWFW_PHY0_SM">E1000_SWFW_PHY0_SM</dfn>  0x2</u></td></tr>
<tr><th id="195">195</th><td><u>#define <dfn class="macro" id="_M/E1000_SWFW_PHY1_SM" data-ref="_M/E1000_SWFW_PHY1_SM">E1000_SWFW_PHY1_SM</dfn>  0x4</u></td></tr>
<tr><th id="196">196</th><td><u>#define <dfn class="macro" id="_M/E1000_SWFW_PHY2_SM" data-ref="_M/E1000_SWFW_PHY2_SM">E1000_SWFW_PHY2_SM</dfn>  0x20</u></td></tr>
<tr><th id="197">197</th><td><u>#define <dfn class="macro" id="_M/E1000_SWFW_PHY3_SM" data-ref="_M/E1000_SWFW_PHY3_SM">E1000_SWFW_PHY3_SM</dfn>  0x40</u></td></tr>
<tr><th id="198">198</th><td></td></tr>
<tr><th id="199">199</th><td><i>/* FACTPS Definitions */</i></td></tr>
<tr><th id="200">200</th><td><i>/* Device Control */</i></td></tr>
<tr><th id="201">201</th><td><u>#define <dfn class="macro" id="_M/E1000_CTRL_FD" data-ref="_M/E1000_CTRL_FD">E1000_CTRL_FD</dfn>       0x00000001  /* Full duplex.0=half; 1=full */</u></td></tr>
<tr><th id="202">202</th><td><u>#define <dfn class="macro" id="_M/E1000_CTRL_GIO_MASTER_DISABLE" data-ref="_M/E1000_CTRL_GIO_MASTER_DISABLE">E1000_CTRL_GIO_MASTER_DISABLE</dfn> 0x00000004 /*Blocks new Master requests */</u></td></tr>
<tr><th id="203">203</th><td><u>#define <dfn class="macro" id="_M/E1000_CTRL_LRST" data-ref="_M/E1000_CTRL_LRST">E1000_CTRL_LRST</dfn>     0x00000008  /* Link reset. 0=normal,1=reset */</u></td></tr>
<tr><th id="204">204</th><td><u>#define <dfn class="macro" id="_M/E1000_CTRL_ASDE" data-ref="_M/E1000_CTRL_ASDE">E1000_CTRL_ASDE</dfn>     0x00000020  /* Auto-speed detect enable */</u></td></tr>
<tr><th id="205">205</th><td><u>#define <dfn class="macro" id="_M/E1000_CTRL_SLU" data-ref="_M/E1000_CTRL_SLU">E1000_CTRL_SLU</dfn>      0x00000040  /* Set link up (Force Link) */</u></td></tr>
<tr><th id="206">206</th><td><u>#define <dfn class="macro" id="_M/E1000_CTRL_ILOS" data-ref="_M/E1000_CTRL_ILOS">E1000_CTRL_ILOS</dfn>     0x00000080  /* Invert Loss-Of Signal */</u></td></tr>
<tr><th id="207">207</th><td><u>#define <dfn class="macro" id="_M/E1000_CTRL_SPD_SEL" data-ref="_M/E1000_CTRL_SPD_SEL">E1000_CTRL_SPD_SEL</dfn>  0x00000300  /* Speed Select Mask */</u></td></tr>
<tr><th id="208">208</th><td><u>#define <dfn class="macro" id="_M/E1000_CTRL_SPD_100" data-ref="_M/E1000_CTRL_SPD_100">E1000_CTRL_SPD_100</dfn>  0x00000100  /* Force 100Mb */</u></td></tr>
<tr><th id="209">209</th><td><u>#define <dfn class="macro" id="_M/E1000_CTRL_SPD_1000" data-ref="_M/E1000_CTRL_SPD_1000">E1000_CTRL_SPD_1000</dfn> 0x00000200  /* Force 1Gb */</u></td></tr>
<tr><th id="210">210</th><td><u>#define <dfn class="macro" id="_M/E1000_CTRL_FRCSPD" data-ref="_M/E1000_CTRL_FRCSPD">E1000_CTRL_FRCSPD</dfn>   0x00000800  /* Force Speed */</u></td></tr>
<tr><th id="211">211</th><td><u>#define <dfn class="macro" id="_M/E1000_CTRL_FRCDPX" data-ref="_M/E1000_CTRL_FRCDPX">E1000_CTRL_FRCDPX</dfn>   0x00001000  /* Force Duplex */</u></td></tr>
<tr><th id="212">212</th><td><i>/* Defined polarity of Dock/Undock indication in SDP[0] */</i></td></tr>
<tr><th id="213">213</th><td><i>/* Reset both PHY ports, through PHYRST_N pin */</i></td></tr>
<tr><th id="214">214</th><td><i>/* enable link status from external LINK_0 and LINK_1 pins */</i></td></tr>
<tr><th id="215">215</th><td><u>#define <dfn class="macro" id="_M/E1000_CTRL_SWDPIN0" data-ref="_M/E1000_CTRL_SWDPIN0">E1000_CTRL_SWDPIN0</dfn>  0x00040000  /* SWDPIN 0 value */</u></td></tr>
<tr><th id="216">216</th><td><u>#define <dfn class="macro" id="_M/E1000_CTRL_SWDPIN1" data-ref="_M/E1000_CTRL_SWDPIN1">E1000_CTRL_SWDPIN1</dfn>  0x00080000  /* SWDPIN 1 value */</u></td></tr>
<tr><th id="217">217</th><td><u>#define <dfn class="macro" id="_M/E1000_CTRL_SDP0_DIR" data-ref="_M/E1000_CTRL_SDP0_DIR">E1000_CTRL_SDP0_DIR</dfn> 0x00400000  /* SDP0 Data direction */</u></td></tr>
<tr><th id="218">218</th><td><u>#define <dfn class="macro" id="_M/E1000_CTRL_SDP1_DIR" data-ref="_M/E1000_CTRL_SDP1_DIR">E1000_CTRL_SDP1_DIR</dfn> 0x00800000  /* SDP1 Data direction */</u></td></tr>
<tr><th id="219">219</th><td><u>#define <dfn class="macro" id="_M/E1000_CTRL_RST" data-ref="_M/E1000_CTRL_RST">E1000_CTRL_RST</dfn>      0x04000000  /* Global reset */</u></td></tr>
<tr><th id="220">220</th><td><u>#define <dfn class="macro" id="_M/E1000_CTRL_RFCE" data-ref="_M/E1000_CTRL_RFCE">E1000_CTRL_RFCE</dfn>     0x08000000  /* Receive Flow Control enable */</u></td></tr>
<tr><th id="221">221</th><td><u>#define <dfn class="macro" id="_M/E1000_CTRL_TFCE" data-ref="_M/E1000_CTRL_TFCE">E1000_CTRL_TFCE</dfn>     0x10000000  /* Transmit flow control enable */</u></td></tr>
<tr><th id="222">222</th><td><u>#define <dfn class="macro" id="_M/E1000_CTRL_VME" data-ref="_M/E1000_CTRL_VME">E1000_CTRL_VME</dfn>      0x40000000  /* IEEE VLAN mode enable */</u></td></tr>
<tr><th id="223">223</th><td><u>#define <dfn class="macro" id="_M/E1000_CTRL_PHY_RST" data-ref="_M/E1000_CTRL_PHY_RST">E1000_CTRL_PHY_RST</dfn>  0x80000000  /* PHY Reset */</u></td></tr>
<tr><th id="224">224</th><td><i>/* Initiate an interrupt to manageability engine */</i></td></tr>
<tr><th id="225">225</th><td><u>#define <dfn class="macro" id="_M/E1000_CTRL_I2C_ENA" data-ref="_M/E1000_CTRL_I2C_ENA">E1000_CTRL_I2C_ENA</dfn>  0x02000000  /* I2C enable */</u></td></tr>
<tr><th id="226">226</th><td></td></tr>
<tr><th id="227">227</th><td><i>/* Bit definitions for the Management Data IO (MDIO) and Management Data</i></td></tr>
<tr><th id="228">228</th><td><i> * Clock (MDC) pins in the Device Control Register.</i></td></tr>
<tr><th id="229">229</th><td><i> */</i></td></tr>
<tr><th id="230">230</th><td></td></tr>
<tr><th id="231">231</th><td><u>#define <dfn class="macro" id="_M/E1000_CONNSW_ENRGSRC" data-ref="_M/E1000_CONNSW_ENRGSRC">E1000_CONNSW_ENRGSRC</dfn>             0x4</u></td></tr>
<tr><th id="232">232</th><td><u>#define <dfn class="macro" id="_M/E1000_CONNSW_PHYSD" data-ref="_M/E1000_CONNSW_PHYSD">E1000_CONNSW_PHYSD</dfn>		0x400</u></td></tr>
<tr><th id="233">233</th><td><u>#define <dfn class="macro" id="_M/E1000_CONNSW_PHY_PDN" data-ref="_M/E1000_CONNSW_PHY_PDN">E1000_CONNSW_PHY_PDN</dfn>		0x800</u></td></tr>
<tr><th id="234">234</th><td><u>#define <dfn class="macro" id="_M/E1000_CONNSW_SERDESD" data-ref="_M/E1000_CONNSW_SERDESD">E1000_CONNSW_SERDESD</dfn>		0x200</u></td></tr>
<tr><th id="235">235</th><td><u>#define <dfn class="macro" id="_M/E1000_CONNSW_AUTOSENSE_CONF" data-ref="_M/E1000_CONNSW_AUTOSENSE_CONF">E1000_CONNSW_AUTOSENSE_CONF</dfn>	0x2</u></td></tr>
<tr><th id="236">236</th><td><u>#define <dfn class="macro" id="_M/E1000_CONNSW_AUTOSENSE_EN" data-ref="_M/E1000_CONNSW_AUTOSENSE_EN">E1000_CONNSW_AUTOSENSE_EN</dfn>	0x1</u></td></tr>
<tr><th id="237">237</th><td><u>#define <dfn class="macro" id="_M/E1000_PCS_CFG_PCS_EN" data-ref="_M/E1000_PCS_CFG_PCS_EN">E1000_PCS_CFG_PCS_EN</dfn>             8</u></td></tr>
<tr><th id="238">238</th><td><u>#define <dfn class="macro" id="_M/E1000_PCS_LCTL_FLV_LINK_UP" data-ref="_M/E1000_PCS_LCTL_FLV_LINK_UP">E1000_PCS_LCTL_FLV_LINK_UP</dfn>       1</u></td></tr>
<tr><th id="239">239</th><td><u>#define <dfn class="macro" id="_M/E1000_PCS_LCTL_FSV_100" data-ref="_M/E1000_PCS_LCTL_FSV_100">E1000_PCS_LCTL_FSV_100</dfn>           2</u></td></tr>
<tr><th id="240">240</th><td><u>#define <dfn class="macro" id="_M/E1000_PCS_LCTL_FSV_1000" data-ref="_M/E1000_PCS_LCTL_FSV_1000">E1000_PCS_LCTL_FSV_1000</dfn>          4</u></td></tr>
<tr><th id="241">241</th><td><u>#define <dfn class="macro" id="_M/E1000_PCS_LCTL_FDV_FULL" data-ref="_M/E1000_PCS_LCTL_FDV_FULL">E1000_PCS_LCTL_FDV_FULL</dfn>          8</u></td></tr>
<tr><th id="242">242</th><td><u>#define <dfn class="macro" id="_M/E1000_PCS_LCTL_FSD" data-ref="_M/E1000_PCS_LCTL_FSD">E1000_PCS_LCTL_FSD</dfn>               0x10</u></td></tr>
<tr><th id="243">243</th><td><u>#define <dfn class="macro" id="_M/E1000_PCS_LCTL_FORCE_LINK" data-ref="_M/E1000_PCS_LCTL_FORCE_LINK">E1000_PCS_LCTL_FORCE_LINK</dfn>        0x20</u></td></tr>
<tr><th id="244">244</th><td><u>#define <dfn class="macro" id="_M/E1000_PCS_LCTL_FORCE_FCTRL" data-ref="_M/E1000_PCS_LCTL_FORCE_FCTRL">E1000_PCS_LCTL_FORCE_FCTRL</dfn>       0x80</u></td></tr>
<tr><th id="245">245</th><td><u>#define <dfn class="macro" id="_M/E1000_PCS_LCTL_AN_ENABLE" data-ref="_M/E1000_PCS_LCTL_AN_ENABLE">E1000_PCS_LCTL_AN_ENABLE</dfn>         0x10000</u></td></tr>
<tr><th id="246">246</th><td><u>#define <dfn class="macro" id="_M/E1000_PCS_LCTL_AN_RESTART" data-ref="_M/E1000_PCS_LCTL_AN_RESTART">E1000_PCS_LCTL_AN_RESTART</dfn>        0x20000</u></td></tr>
<tr><th id="247">247</th><td><u>#define <dfn class="macro" id="_M/E1000_PCS_LCTL_AN_TIMEOUT" data-ref="_M/E1000_PCS_LCTL_AN_TIMEOUT">E1000_PCS_LCTL_AN_TIMEOUT</dfn>        0x40000</u></td></tr>
<tr><th id="248">248</th><td><u>#define <dfn class="macro" id="_M/E1000_ENABLE_SERDES_LOOPBACK" data-ref="_M/E1000_ENABLE_SERDES_LOOPBACK">E1000_ENABLE_SERDES_LOOPBACK</dfn>     0x0410</u></td></tr>
<tr><th id="249">249</th><td></td></tr>
<tr><th id="250">250</th><td><u>#define <dfn class="macro" id="_M/E1000_PCS_LSTS_LINK_OK" data-ref="_M/E1000_PCS_LSTS_LINK_OK">E1000_PCS_LSTS_LINK_OK</dfn>           1</u></td></tr>
<tr><th id="251">251</th><td><u>#define <dfn class="macro" id="_M/E1000_PCS_LSTS_SPEED_100" data-ref="_M/E1000_PCS_LSTS_SPEED_100">E1000_PCS_LSTS_SPEED_100</dfn>         2</u></td></tr>
<tr><th id="252">252</th><td><u>#define <dfn class="macro" id="_M/E1000_PCS_LSTS_SPEED_1000" data-ref="_M/E1000_PCS_LSTS_SPEED_1000">E1000_PCS_LSTS_SPEED_1000</dfn>        4</u></td></tr>
<tr><th id="253">253</th><td><u>#define <dfn class="macro" id="_M/E1000_PCS_LSTS_DUPLEX_FULL" data-ref="_M/E1000_PCS_LSTS_DUPLEX_FULL">E1000_PCS_LSTS_DUPLEX_FULL</dfn>       8</u></td></tr>
<tr><th id="254">254</th><td><u>#define <dfn class="macro" id="_M/E1000_PCS_LSTS_SYNK_OK" data-ref="_M/E1000_PCS_LSTS_SYNK_OK">E1000_PCS_LSTS_SYNK_OK</dfn>           0x10</u></td></tr>
<tr><th id="255">255</th><td></td></tr>
<tr><th id="256">256</th><td><i>/* Device Status */</i></td></tr>
<tr><th id="257">257</th><td><u>#define <dfn class="macro" id="_M/E1000_STATUS_FD" data-ref="_M/E1000_STATUS_FD">E1000_STATUS_FD</dfn>         0x00000001      /* Full duplex.0=half,1=full */</u></td></tr>
<tr><th id="258">258</th><td><u>#define <dfn class="macro" id="_M/E1000_STATUS_LU" data-ref="_M/E1000_STATUS_LU">E1000_STATUS_LU</dfn>         0x00000002      /* Link up.0=no,1=link */</u></td></tr>
<tr><th id="259">259</th><td><u>#define <dfn class="macro" id="_M/E1000_STATUS_FUNC_MASK" data-ref="_M/E1000_STATUS_FUNC_MASK">E1000_STATUS_FUNC_MASK</dfn>  0x0000000C      /* PCI Function Mask */</u></td></tr>
<tr><th id="260">260</th><td><u>#define <dfn class="macro" id="_M/E1000_STATUS_FUNC_SHIFT" data-ref="_M/E1000_STATUS_FUNC_SHIFT">E1000_STATUS_FUNC_SHIFT</dfn> 2</u></td></tr>
<tr><th id="261">261</th><td><u>#define <dfn class="macro" id="_M/E1000_STATUS_FUNC_1" data-ref="_M/E1000_STATUS_FUNC_1">E1000_STATUS_FUNC_1</dfn>     0x00000004      /* Function 1 */</u></td></tr>
<tr><th id="262">262</th><td><u>#define <dfn class="macro" id="_M/E1000_STATUS_TXOFF" data-ref="_M/E1000_STATUS_TXOFF">E1000_STATUS_TXOFF</dfn>      0x00000010      /* transmission paused */</u></td></tr>
<tr><th id="263">263</th><td><u>#define <dfn class="macro" id="_M/E1000_STATUS_SPEED_100" data-ref="_M/E1000_STATUS_SPEED_100">E1000_STATUS_SPEED_100</dfn>  0x00000040      /* Speed 100Mb/s */</u></td></tr>
<tr><th id="264">264</th><td><u>#define <dfn class="macro" id="_M/E1000_STATUS_SPEED_1000" data-ref="_M/E1000_STATUS_SPEED_1000">E1000_STATUS_SPEED_1000</dfn> 0x00000080      /* Speed 1000Mb/s */</u></td></tr>
<tr><th id="265">265</th><td><i>/* Change in Dock/Undock state. Clear on write '0'. */</i></td></tr>
<tr><th id="266">266</th><td><i>/* Status of Master requests. */</i></td></tr>
<tr><th id="267">267</th><td><u>#define <dfn class="macro" id="_M/E1000_STATUS_GIO_MASTER_ENABLE" data-ref="_M/E1000_STATUS_GIO_MASTER_ENABLE">E1000_STATUS_GIO_MASTER_ENABLE</dfn> 0x00080000</u></td></tr>
<tr><th id="268">268</th><td><i>/* BMC external code execution disabled */</i></td></tr>
<tr><th id="269">269</th><td></td></tr>
<tr><th id="270">270</th><td><u>#define <dfn class="macro" id="_M/E1000_STATUS_2P5_SKU" data-ref="_M/E1000_STATUS_2P5_SKU">E1000_STATUS_2P5_SKU</dfn>		0x00001000 /* Val of 2.5GBE SKU strap */</u></td></tr>
<tr><th id="271">271</th><td><u>#define <dfn class="macro" id="_M/E1000_STATUS_2P5_SKU_OVER" data-ref="_M/E1000_STATUS_2P5_SKU_OVER">E1000_STATUS_2P5_SKU_OVER</dfn>	0x00002000 /* Val of 2.5GBE SKU Over */</u></td></tr>
<tr><th id="272">272</th><td><i>/* Constants used to intrepret the masked PCI-X bus speed. */</i></td></tr>
<tr><th id="273">273</th><td></td></tr>
<tr><th id="274">274</th><td><u>#define <dfn class="macro" id="_M/SPEED_10" data-ref="_M/SPEED_10">SPEED_10</dfn>    10</u></td></tr>
<tr><th id="275">275</th><td><u>#define <dfn class="macro" id="_M/SPEED_100" data-ref="_M/SPEED_100">SPEED_100</dfn>   100</u></td></tr>
<tr><th id="276">276</th><td><u>#define <dfn class="macro" id="_M/SPEED_1000" data-ref="_M/SPEED_1000">SPEED_1000</dfn>  1000</u></td></tr>
<tr><th id="277">277</th><td><u>#define <dfn class="macro" id="_M/SPEED_2500" data-ref="_M/SPEED_2500">SPEED_2500</dfn>  2500</u></td></tr>
<tr><th id="278">278</th><td><u>#define <dfn class="macro" id="_M/HALF_DUPLEX" data-ref="_M/HALF_DUPLEX">HALF_DUPLEX</dfn> 1</u></td></tr>
<tr><th id="279">279</th><td><u>#define <dfn class="macro" id="_M/FULL_DUPLEX" data-ref="_M/FULL_DUPLEX">FULL_DUPLEX</dfn> 2</u></td></tr>
<tr><th id="280">280</th><td></td></tr>
<tr><th id="281">281</th><td></td></tr>
<tr><th id="282">282</th><td><u>#define <dfn class="macro" id="_M/ADVERTISE_10_HALF" data-ref="_M/ADVERTISE_10_HALF">ADVERTISE_10_HALF</dfn>                 0x0001</u></td></tr>
<tr><th id="283">283</th><td><u>#define <dfn class="macro" id="_M/ADVERTISE_10_FULL" data-ref="_M/ADVERTISE_10_FULL">ADVERTISE_10_FULL</dfn>                 0x0002</u></td></tr>
<tr><th id="284">284</th><td><u>#define <dfn class="macro" id="_M/ADVERTISE_100_HALF" data-ref="_M/ADVERTISE_100_HALF">ADVERTISE_100_HALF</dfn>                0x0004</u></td></tr>
<tr><th id="285">285</th><td><u>#define <dfn class="macro" id="_M/ADVERTISE_100_FULL" data-ref="_M/ADVERTISE_100_FULL">ADVERTISE_100_FULL</dfn>                0x0008</u></td></tr>
<tr><th id="286">286</th><td><u>#define <dfn class="macro" id="_M/ADVERTISE_1000_HALF" data-ref="_M/ADVERTISE_1000_HALF">ADVERTISE_1000_HALF</dfn>               0x0010 /* Not used, just FYI */</u></td></tr>
<tr><th id="287">287</th><td><u>#define <dfn class="macro" id="_M/ADVERTISE_1000_FULL" data-ref="_M/ADVERTISE_1000_FULL">ADVERTISE_1000_FULL</dfn>               0x0020</u></td></tr>
<tr><th id="288">288</th><td></td></tr>
<tr><th id="289">289</th><td><i>/* 1000/H is not supported, nor spec-compliant. */</i></td></tr>
<tr><th id="290">290</th><td><u>#define <dfn class="macro" id="_M/E1000_ALL_SPEED_DUPLEX" data-ref="_M/E1000_ALL_SPEED_DUPLEX">E1000_ALL_SPEED_DUPLEX</dfn> (ADVERTISE_10_HALF  |  ADVERTISE_10_FULL | \</u></td></tr>
<tr><th id="291">291</th><td><u>				ADVERTISE_100_HALF |  ADVERTISE_100_FULL | \</u></td></tr>
<tr><th id="292">292</th><td><u>						      ADVERTISE_1000_FULL)</u></td></tr>
<tr><th id="293">293</th><td><u>#define <dfn class="macro" id="_M/E1000_ALL_NOT_GIG" data-ref="_M/E1000_ALL_NOT_GIG">E1000_ALL_NOT_GIG</dfn>      (ADVERTISE_10_HALF  |  ADVERTISE_10_FULL | \</u></td></tr>
<tr><th id="294">294</th><td><u>				ADVERTISE_100_HALF |  ADVERTISE_100_FULL)</u></td></tr>
<tr><th id="295">295</th><td><u>#define <dfn class="macro" id="_M/E1000_ALL_100_SPEED" data-ref="_M/E1000_ALL_100_SPEED">E1000_ALL_100_SPEED</dfn>    (ADVERTISE_100_HALF |  ADVERTISE_100_FULL)</u></td></tr>
<tr><th id="296">296</th><td><u>#define <dfn class="macro" id="_M/E1000_ALL_10_SPEED" data-ref="_M/E1000_ALL_10_SPEED">E1000_ALL_10_SPEED</dfn>     (ADVERTISE_10_HALF  |  ADVERTISE_10_FULL)</u></td></tr>
<tr><th id="297">297</th><td><u>#define <dfn class="macro" id="_M/E1000_ALL_FULL_DUPLEX" data-ref="_M/E1000_ALL_FULL_DUPLEX">E1000_ALL_FULL_DUPLEX</dfn>  (ADVERTISE_10_FULL  |  ADVERTISE_100_FULL | \</u></td></tr>
<tr><th id="298">298</th><td><u>						      ADVERTISE_1000_FULL)</u></td></tr>
<tr><th id="299">299</th><td><u>#define <dfn class="macro" id="_M/E1000_ALL_HALF_DUPLEX" data-ref="_M/E1000_ALL_HALF_DUPLEX">E1000_ALL_HALF_DUPLEX</dfn>  (ADVERTISE_10_HALF  |  ADVERTISE_100_HALF)</u></td></tr>
<tr><th id="300">300</th><td></td></tr>
<tr><th id="301">301</th><td><u>#define <dfn class="macro" id="_M/AUTONEG_ADVERTISE_SPEED_DEFAULT" data-ref="_M/AUTONEG_ADVERTISE_SPEED_DEFAULT">AUTONEG_ADVERTISE_SPEED_DEFAULT</dfn>   E1000_ALL_SPEED_DUPLEX</u></td></tr>
<tr><th id="302">302</th><td></td></tr>
<tr><th id="303">303</th><td><i>/* LED Control */</i></td></tr>
<tr><th id="304">304</th><td><u>#define <dfn class="macro" id="_M/E1000_LEDCTL_LED0_MODE_SHIFT" data-ref="_M/E1000_LEDCTL_LED0_MODE_SHIFT">E1000_LEDCTL_LED0_MODE_SHIFT</dfn>	0</u></td></tr>
<tr><th id="305">305</th><td><u>#define <dfn class="macro" id="_M/E1000_LEDCTL_LED0_BLINK" data-ref="_M/E1000_LEDCTL_LED0_BLINK">E1000_LEDCTL_LED0_BLINK</dfn>		0x00000080</u></td></tr>
<tr><th id="306">306</th><td><u>#define <dfn class="macro" id="_M/E1000_LEDCTL_LED0_MODE_MASK" data-ref="_M/E1000_LEDCTL_LED0_MODE_MASK">E1000_LEDCTL_LED0_MODE_MASK</dfn>	0x0000000F</u></td></tr>
<tr><th id="307">307</th><td><u>#define <dfn class="macro" id="_M/E1000_LEDCTL_LED0_IVRT" data-ref="_M/E1000_LEDCTL_LED0_IVRT">E1000_LEDCTL_LED0_IVRT</dfn>		0x00000040</u></td></tr>
<tr><th id="308">308</th><td></td></tr>
<tr><th id="309">309</th><td><u>#define <dfn class="macro" id="_M/E1000_LEDCTL_MODE_LED_ON" data-ref="_M/E1000_LEDCTL_MODE_LED_ON">E1000_LEDCTL_MODE_LED_ON</dfn>        0xE</u></td></tr>
<tr><th id="310">310</th><td><u>#define <dfn class="macro" id="_M/E1000_LEDCTL_MODE_LED_OFF" data-ref="_M/E1000_LEDCTL_MODE_LED_OFF">E1000_LEDCTL_MODE_LED_OFF</dfn>       0xF</u></td></tr>
<tr><th id="311">311</th><td></td></tr>
<tr><th id="312">312</th><td><i>/* Transmit Descriptor bit definitions */</i></td></tr>
<tr><th id="313">313</th><td><u>#define <dfn class="macro" id="_M/E1000_TXD_POPTS_IXSM" data-ref="_M/E1000_TXD_POPTS_IXSM">E1000_TXD_POPTS_IXSM</dfn> 0x01       /* Insert IP checksum */</u></td></tr>
<tr><th id="314">314</th><td><u>#define <dfn class="macro" id="_M/E1000_TXD_POPTS_TXSM" data-ref="_M/E1000_TXD_POPTS_TXSM">E1000_TXD_POPTS_TXSM</dfn> 0x02       /* Insert TCP/UDP checksum */</u></td></tr>
<tr><th id="315">315</th><td><u>#define <dfn class="macro" id="_M/E1000_TXD_CMD_EOP" data-ref="_M/E1000_TXD_CMD_EOP">E1000_TXD_CMD_EOP</dfn>    0x01000000 /* End of Packet */</u></td></tr>
<tr><th id="316">316</th><td><u>#define <dfn class="macro" id="_M/E1000_TXD_CMD_IFCS" data-ref="_M/E1000_TXD_CMD_IFCS">E1000_TXD_CMD_IFCS</dfn>   0x02000000 /* Insert FCS (Ethernet CRC) */</u></td></tr>
<tr><th id="317">317</th><td><u>#define <dfn class="macro" id="_M/E1000_TXD_CMD_RS" data-ref="_M/E1000_TXD_CMD_RS">E1000_TXD_CMD_RS</dfn>     0x08000000 /* Report Status */</u></td></tr>
<tr><th id="318">318</th><td><u>#define <dfn class="macro" id="_M/E1000_TXD_CMD_DEXT" data-ref="_M/E1000_TXD_CMD_DEXT">E1000_TXD_CMD_DEXT</dfn>   0x20000000 /* Descriptor extension (0 = legacy) */</u></td></tr>
<tr><th id="319">319</th><td><u>#define <dfn class="macro" id="_M/E1000_TXD_STAT_DD" data-ref="_M/E1000_TXD_STAT_DD">E1000_TXD_STAT_DD</dfn>    0x00000001 /* Descriptor Done */</u></td></tr>
<tr><th id="320">320</th><td><i>/* Extended desc bits for Linksec and timesync */</i></td></tr>
<tr><th id="321">321</th><td></td></tr>
<tr><th id="322">322</th><td><i>/* Transmit Control */</i></td></tr>
<tr><th id="323">323</th><td><u>#define <dfn class="macro" id="_M/E1000_TCTL_EN" data-ref="_M/E1000_TCTL_EN">E1000_TCTL_EN</dfn>     0x00000002    /* enable tx */</u></td></tr>
<tr><th id="324">324</th><td><u>#define <dfn class="macro" id="_M/E1000_TCTL_PSP" data-ref="_M/E1000_TCTL_PSP">E1000_TCTL_PSP</dfn>    0x00000008    /* pad short packets */</u></td></tr>
<tr><th id="325">325</th><td><u>#define <dfn class="macro" id="_M/E1000_TCTL_CT" data-ref="_M/E1000_TCTL_CT">E1000_TCTL_CT</dfn>     0x00000ff0    /* collision threshold */</u></td></tr>
<tr><th id="326">326</th><td><u>#define <dfn class="macro" id="_M/E1000_TCTL_COLD" data-ref="_M/E1000_TCTL_COLD">E1000_TCTL_COLD</dfn>   0x003ff000    /* collision distance */</u></td></tr>
<tr><th id="327">327</th><td><u>#define <dfn class="macro" id="_M/E1000_TCTL_RTLC" data-ref="_M/E1000_TCTL_RTLC">E1000_TCTL_RTLC</dfn>   0x01000000    /* Re-transmit on late collision */</u></td></tr>
<tr><th id="328">328</th><td></td></tr>
<tr><th id="329">329</th><td><i>/* DMA Coalescing register fields */</i></td></tr>
<tr><th id="330">330</th><td><u>#define <dfn class="macro" id="_M/E1000_DMACR_DMACWT_MASK" data-ref="_M/E1000_DMACR_DMACWT_MASK">E1000_DMACR_DMACWT_MASK</dfn>         0x00003FFF /* DMA Coal Watchdog Timer */</u></td></tr>
<tr><th id="331">331</th><td><u>#define <dfn class="macro" id="_M/E1000_DMACR_DMACTHR_MASK" data-ref="_M/E1000_DMACR_DMACTHR_MASK">E1000_DMACR_DMACTHR_MASK</dfn>        0x00FF0000 /* DMA Coal Rx Threshold */</u></td></tr>
<tr><th id="332">332</th><td><u>#define <dfn class="macro" id="_M/E1000_DMACR_DMACTHR_SHIFT" data-ref="_M/E1000_DMACR_DMACTHR_SHIFT">E1000_DMACR_DMACTHR_SHIFT</dfn>       16</u></td></tr>
<tr><th id="333">333</th><td><u>#define <dfn class="macro" id="_M/E1000_DMACR_DMAC_LX_MASK" data-ref="_M/E1000_DMACR_DMAC_LX_MASK">E1000_DMACR_DMAC_LX_MASK</dfn>        0x30000000 /* Lx when no PCIe trans */</u></td></tr>
<tr><th id="334">334</th><td><u>#define <dfn class="macro" id="_M/E1000_DMACR_DMAC_LX_SHIFT" data-ref="_M/E1000_DMACR_DMAC_LX_SHIFT">E1000_DMACR_DMAC_LX_SHIFT</dfn>       28</u></td></tr>
<tr><th id="335">335</th><td><u>#define <dfn class="macro" id="_M/E1000_DMACR_DMAC_EN" data-ref="_M/E1000_DMACR_DMAC_EN">E1000_DMACR_DMAC_EN</dfn>             0x80000000 /* Enable DMA Coalescing */</u></td></tr>
<tr><th id="336">336</th><td><i>/* DMA Coalescing BMC-to-OS Watchdog Enable */</i></td></tr>
<tr><th id="337">337</th><td><u>#define <dfn class="macro" id="_M/E1000_DMACR_DC_BMC2OSW_EN" data-ref="_M/E1000_DMACR_DC_BMC2OSW_EN">E1000_DMACR_DC_BMC2OSW_EN</dfn>	0x00008000</u></td></tr>
<tr><th id="338">338</th><td></td></tr>
<tr><th id="339">339</th><td><u>#define <dfn class="macro" id="_M/E1000_DMCTXTH_DMCTTHR_MASK" data-ref="_M/E1000_DMCTXTH_DMCTTHR_MASK">E1000_DMCTXTH_DMCTTHR_MASK</dfn>      0x00000FFF /* DMA Coal Tx Threshold */</u></td></tr>
<tr><th id="340">340</th><td></td></tr>
<tr><th id="341">341</th><td><u>#define <dfn class="macro" id="_M/E1000_DMCTLX_TTLX_MASK" data-ref="_M/E1000_DMCTLX_TTLX_MASK">E1000_DMCTLX_TTLX_MASK</dfn>          0x00000FFF /* Time to LX request */</u></td></tr>
<tr><th id="342">342</th><td></td></tr>
<tr><th id="343">343</th><td><u>#define <dfn class="macro" id="_M/E1000_DMCRTRH_UTRESH_MASK" data-ref="_M/E1000_DMCRTRH_UTRESH_MASK">E1000_DMCRTRH_UTRESH_MASK</dfn>       0x0007FFFF /* Rx Traffic Rate Thresh */</u></td></tr>
<tr><th id="344">344</th><td><u>#define <dfn class="macro" id="_M/E1000_DMCRTRH_LRPRCW" data-ref="_M/E1000_DMCRTRH_LRPRCW">E1000_DMCRTRH_LRPRCW</dfn>            0x80000000 /* Rx pkt rate curr window */</u></td></tr>
<tr><th id="345">345</th><td></td></tr>
<tr><th id="346">346</th><td><u>#define <dfn class="macro" id="_M/E1000_DMCCNT_CCOUNT_MASK" data-ref="_M/E1000_DMCCNT_CCOUNT_MASK">E1000_DMCCNT_CCOUNT_MASK</dfn>        0x01FFFFFF /* DMA Coal Rx Current Cnt */</u></td></tr>
<tr><th id="347">347</th><td></td></tr>
<tr><th id="348">348</th><td><u>#define <dfn class="macro" id="_M/E1000_FCRTC_RTH_COAL_MASK" data-ref="_M/E1000_FCRTC_RTH_COAL_MASK">E1000_FCRTC_RTH_COAL_MASK</dfn>       0x0003FFF0 /* FC Rx Thresh High val */</u></td></tr>
<tr><th id="349">349</th><td><u>#define <dfn class="macro" id="_M/E1000_FCRTC_RTH_COAL_SHIFT" data-ref="_M/E1000_FCRTC_RTH_COAL_SHIFT">E1000_FCRTC_RTH_COAL_SHIFT</dfn>      4</u></td></tr>
<tr><th id="350">350</th><td><u>#define <dfn class="macro" id="_M/E1000_PCIEMISC_LX_DECISION" data-ref="_M/E1000_PCIEMISC_LX_DECISION">E1000_PCIEMISC_LX_DECISION</dfn>      0x00000080 /* Lx power decision */</u></td></tr>
<tr><th id="351">351</th><td></td></tr>
<tr><th id="352">352</th><td><i>/* Timestamp in Rx buffer */</i></td></tr>
<tr><th id="353">353</th><td><u>#define <dfn class="macro" id="_M/E1000_RXPBS_CFG_TS_EN" data-ref="_M/E1000_RXPBS_CFG_TS_EN">E1000_RXPBS_CFG_TS_EN</dfn>           0x80000000</u></td></tr>
<tr><th id="354">354</th><td></td></tr>
<tr><th id="355">355</th><td><u>#define <dfn class="macro" id="_M/I210_RXPBSIZE_DEFAULT" data-ref="_M/I210_RXPBSIZE_DEFAULT">I210_RXPBSIZE_DEFAULT</dfn>		0x000000A2 /* RXPBSIZE default */</u></td></tr>
<tr><th id="356">356</th><td><u>#define <dfn class="macro" id="_M/I210_TXPBSIZE_DEFAULT" data-ref="_M/I210_TXPBSIZE_DEFAULT">I210_TXPBSIZE_DEFAULT</dfn>		0x04000014 /* TXPBSIZE default */</u></td></tr>
<tr><th id="357">357</th><td></td></tr>
<tr><th id="358">358</th><td><i>/* SerDes Control */</i></td></tr>
<tr><th id="359">359</th><td><u>#define <dfn class="macro" id="_M/E1000_SCTL_DISABLE_SERDES_LOOPBACK" data-ref="_M/E1000_SCTL_DISABLE_SERDES_LOOPBACK">E1000_SCTL_DISABLE_SERDES_LOOPBACK</dfn> 0x0400</u></td></tr>
<tr><th id="360">360</th><td></td></tr>
<tr><th id="361">361</th><td><i>/* Receive Checksum Control */</i></td></tr>
<tr><th id="362">362</th><td><u>#define <dfn class="macro" id="_M/E1000_RXCSUM_IPOFL" data-ref="_M/E1000_RXCSUM_IPOFL">E1000_RXCSUM_IPOFL</dfn>     0x00000100   /* IPv4 checksum offload */</u></td></tr>
<tr><th id="363">363</th><td><u>#define <dfn class="macro" id="_M/E1000_RXCSUM_TUOFL" data-ref="_M/E1000_RXCSUM_TUOFL">E1000_RXCSUM_TUOFL</dfn>     0x00000200   /* TCP / UDP checksum offload */</u></td></tr>
<tr><th id="364">364</th><td><u>#define <dfn class="macro" id="_M/E1000_RXCSUM_CRCOFL" data-ref="_M/E1000_RXCSUM_CRCOFL">E1000_RXCSUM_CRCOFL</dfn>    0x00000800   /* CRC32 offload enable */</u></td></tr>
<tr><th id="365">365</th><td><u>#define <dfn class="macro" id="_M/E1000_RXCSUM_PCSD" data-ref="_M/E1000_RXCSUM_PCSD">E1000_RXCSUM_PCSD</dfn>      0x00002000   /* packet checksum disabled */</u></td></tr>
<tr><th id="366">366</th><td></td></tr>
<tr><th id="367">367</th><td><i>/* Header split receive */</i></td></tr>
<tr><th id="368">368</th><td><u>#define <dfn class="macro" id="_M/E1000_RFCTL_IPV6_EX_DIS" data-ref="_M/E1000_RFCTL_IPV6_EX_DIS">E1000_RFCTL_IPV6_EX_DIS</dfn>         0x00010000</u></td></tr>
<tr><th id="369">369</th><td><u>#define <dfn class="macro" id="_M/E1000_RFCTL_LEF" data-ref="_M/E1000_RFCTL_LEF">E1000_RFCTL_LEF</dfn>                 0x00040000</u></td></tr>
<tr><th id="370">370</th><td></td></tr>
<tr><th id="371">371</th><td><i>/* Collision related configuration parameters */</i></td></tr>
<tr><th id="372">372</th><td><u>#define <dfn class="macro" id="_M/E1000_COLLISION_THRESHOLD" data-ref="_M/E1000_COLLISION_THRESHOLD">E1000_COLLISION_THRESHOLD</dfn>       15</u></td></tr>
<tr><th id="373">373</th><td><u>#define <dfn class="macro" id="_M/E1000_CT_SHIFT" data-ref="_M/E1000_CT_SHIFT">E1000_CT_SHIFT</dfn>                  4</u></td></tr>
<tr><th id="374">374</th><td><u>#define <dfn class="macro" id="_M/E1000_COLLISION_DISTANCE" data-ref="_M/E1000_COLLISION_DISTANCE">E1000_COLLISION_DISTANCE</dfn>        63</u></td></tr>
<tr><th id="375">375</th><td><u>#define <dfn class="macro" id="_M/E1000_COLD_SHIFT" data-ref="_M/E1000_COLD_SHIFT">E1000_COLD_SHIFT</dfn>                12</u></td></tr>
<tr><th id="376">376</th><td></td></tr>
<tr><th id="377">377</th><td><i>/* Ethertype field values */</i></td></tr>
<tr><th id="378">378</th><td><u>#define <dfn class="macro" id="_M/ETHERNET_IEEE_VLAN_TYPE" data-ref="_M/ETHERNET_IEEE_VLAN_TYPE">ETHERNET_IEEE_VLAN_TYPE</dfn> 0x8100  /* 802.3ac packet */</u></td></tr>
<tr><th id="379">379</th><td></td></tr>
<tr><th id="380">380</th><td><i>/* As per the EAS the maximum supported size is 9.5KB (9728 bytes) */</i></td></tr>
<tr><th id="381">381</th><td><u>#define <dfn class="macro" id="_M/MAX_JUMBO_FRAME_SIZE" data-ref="_M/MAX_JUMBO_FRAME_SIZE">MAX_JUMBO_FRAME_SIZE</dfn>		0x2600</u></td></tr>
<tr><th id="382">382</th><td><u>#define <dfn class="macro" id="_M/MAX_STD_JUMBO_FRAME_SIZE" data-ref="_M/MAX_STD_JUMBO_FRAME_SIZE">MAX_STD_JUMBO_FRAME_SIZE</dfn>	9216</u></td></tr>
<tr><th id="383">383</th><td></td></tr>
<tr><th id="384">384</th><td><i>/* PBA constants */</i></td></tr>
<tr><th id="385">385</th><td><u>#define <dfn class="macro" id="_M/E1000_PBA_34K" data-ref="_M/E1000_PBA_34K">E1000_PBA_34K</dfn> 0x0022</u></td></tr>
<tr><th id="386">386</th><td><u>#define <dfn class="macro" id="_M/E1000_PBA_64K" data-ref="_M/E1000_PBA_64K">E1000_PBA_64K</dfn> 0x0040    /* 64KB */</u></td></tr>
<tr><th id="387">387</th><td></td></tr>
<tr><th id="388">388</th><td><i>/* SW Semaphore Register */</i></td></tr>
<tr><th id="389">389</th><td><u>#define <dfn class="macro" id="_M/E1000_SWSM_SMBI" data-ref="_M/E1000_SWSM_SMBI">E1000_SWSM_SMBI</dfn>         0x00000001 /* Driver Semaphore bit */</u></td></tr>
<tr><th id="390">390</th><td><u>#define <dfn class="macro" id="_M/E1000_SWSM_SWESMBI" data-ref="_M/E1000_SWSM_SWESMBI">E1000_SWSM_SWESMBI</dfn>      0x00000002 /* FW Semaphore bit */</u></td></tr>
<tr><th id="391">391</th><td></td></tr>
<tr><th id="392">392</th><td><i>/* Interrupt Cause Read */</i></td></tr>
<tr><th id="393">393</th><td><u>#define <dfn class="macro" id="_M/E1000_ICR_TXDW" data-ref="_M/E1000_ICR_TXDW">E1000_ICR_TXDW</dfn>          0x00000001 /* Transmit desc written back */</u></td></tr>
<tr><th id="394">394</th><td><u>#define <dfn class="macro" id="_M/E1000_ICR_LSC" data-ref="_M/E1000_ICR_LSC">E1000_ICR_LSC</dfn>           0x00000004 /* Link Status Change */</u></td></tr>
<tr><th id="395">395</th><td><u>#define <dfn class="macro" id="_M/E1000_ICR_RXSEQ" data-ref="_M/E1000_ICR_RXSEQ">E1000_ICR_RXSEQ</dfn>         0x00000008 /* rx sequence error */</u></td></tr>
<tr><th id="396">396</th><td><u>#define <dfn class="macro" id="_M/E1000_ICR_RXDMT0" data-ref="_M/E1000_ICR_RXDMT0">E1000_ICR_RXDMT0</dfn>        0x00000010 /* rx desc min. threshold (0) */</u></td></tr>
<tr><th id="397">397</th><td><u>#define <dfn class="macro" id="_M/E1000_ICR_RXT0" data-ref="_M/E1000_ICR_RXT0">E1000_ICR_RXT0</dfn>          0x00000080 /* rx timer intr (ring 0) */</u></td></tr>
<tr><th id="398">398</th><td><u>#define <dfn class="macro" id="_M/E1000_ICR_VMMB" data-ref="_M/E1000_ICR_VMMB">E1000_ICR_VMMB</dfn>          0x00000100 /* VM MB event */</u></td></tr>
<tr><th id="399">399</th><td><u>#define <dfn class="macro" id="_M/E1000_ICR_TS" data-ref="_M/E1000_ICR_TS">E1000_ICR_TS</dfn>            0x00080000 /* Time Sync Interrupt */</u></td></tr>
<tr><th id="400">400</th><td><u>#define <dfn class="macro" id="_M/E1000_ICR_DRSTA" data-ref="_M/E1000_ICR_DRSTA">E1000_ICR_DRSTA</dfn>         0x40000000 /* Device Reset Asserted */</u></td></tr>
<tr><th id="401">401</th><td><i>/* If this bit asserted, the driver should claim the interrupt */</i></td></tr>
<tr><th id="402">402</th><td><u>#define <dfn class="macro" id="_M/E1000_ICR_INT_ASSERTED" data-ref="_M/E1000_ICR_INT_ASSERTED">E1000_ICR_INT_ASSERTED</dfn>  0x80000000</u></td></tr>
<tr><th id="403">403</th><td><i>/* LAN connected device generates an interrupt */</i></td></tr>
<tr><th id="404">404</th><td><u>#define <dfn class="macro" id="_M/E1000_ICR_DOUTSYNC" data-ref="_M/E1000_ICR_DOUTSYNC">E1000_ICR_DOUTSYNC</dfn>      0x10000000 /* NIC DMA out of sync */</u></td></tr>
<tr><th id="405">405</th><td></td></tr>
<tr><th id="406">406</th><td><i>/* Extended Interrupt Cause Read */</i></td></tr>
<tr><th id="407">407</th><td><u>#define <dfn class="macro" id="_M/E1000_EICR_RX_QUEUE0" data-ref="_M/E1000_EICR_RX_QUEUE0">E1000_EICR_RX_QUEUE0</dfn>    0x00000001 /* Rx Queue 0 Interrupt */</u></td></tr>
<tr><th id="408">408</th><td><u>#define <dfn class="macro" id="_M/E1000_EICR_RX_QUEUE1" data-ref="_M/E1000_EICR_RX_QUEUE1">E1000_EICR_RX_QUEUE1</dfn>    0x00000002 /* Rx Queue 1 Interrupt */</u></td></tr>
<tr><th id="409">409</th><td><u>#define <dfn class="macro" id="_M/E1000_EICR_RX_QUEUE2" data-ref="_M/E1000_EICR_RX_QUEUE2">E1000_EICR_RX_QUEUE2</dfn>    0x00000004 /* Rx Queue 2 Interrupt */</u></td></tr>
<tr><th id="410">410</th><td><u>#define <dfn class="macro" id="_M/E1000_EICR_RX_QUEUE3" data-ref="_M/E1000_EICR_RX_QUEUE3">E1000_EICR_RX_QUEUE3</dfn>    0x00000008 /* Rx Queue 3 Interrupt */</u></td></tr>
<tr><th id="411">411</th><td><u>#define <dfn class="macro" id="_M/E1000_EICR_TX_QUEUE0" data-ref="_M/E1000_EICR_TX_QUEUE0">E1000_EICR_TX_QUEUE0</dfn>    0x00000100 /* Tx Queue 0 Interrupt */</u></td></tr>
<tr><th id="412">412</th><td><u>#define <dfn class="macro" id="_M/E1000_EICR_TX_QUEUE1" data-ref="_M/E1000_EICR_TX_QUEUE1">E1000_EICR_TX_QUEUE1</dfn>    0x00000200 /* Tx Queue 1 Interrupt */</u></td></tr>
<tr><th id="413">413</th><td><u>#define <dfn class="macro" id="_M/E1000_EICR_TX_QUEUE2" data-ref="_M/E1000_EICR_TX_QUEUE2">E1000_EICR_TX_QUEUE2</dfn>    0x00000400 /* Tx Queue 2 Interrupt */</u></td></tr>
<tr><th id="414">414</th><td><u>#define <dfn class="macro" id="_M/E1000_EICR_TX_QUEUE3" data-ref="_M/E1000_EICR_TX_QUEUE3">E1000_EICR_TX_QUEUE3</dfn>    0x00000800 /* Tx Queue 3 Interrupt */</u></td></tr>
<tr><th id="415">415</th><td><u>#define <dfn class="macro" id="_M/E1000_EICR_OTHER" data-ref="_M/E1000_EICR_OTHER">E1000_EICR_OTHER</dfn>        0x80000000 /* Interrupt Cause Active */</u></td></tr>
<tr><th id="416">416</th><td><i>/* TCP Timer */</i></td></tr>
<tr><th id="417">417</th><td></td></tr>
<tr><th id="418">418</th><td><i>/* This defines the bits that are set in the Interrupt Mask</i></td></tr>
<tr><th id="419">419</th><td><i> * Set/Read Register.  Each bit is documented below:</i></td></tr>
<tr><th id="420">420</th><td><i> *   o RXT0   = Receiver Timer Interrupt (ring 0)</i></td></tr>
<tr><th id="421">421</th><td><i> *   o TXDW   = Transmit Descriptor Written Back</i></td></tr>
<tr><th id="422">422</th><td><i> *   o RXDMT0 = Receive Descriptor Minimum Threshold hit (ring 0)</i></td></tr>
<tr><th id="423">423</th><td><i> *   o RXSEQ  = Receive Sequence Error</i></td></tr>
<tr><th id="424">424</th><td><i> *   o LSC    = Link Status Change</i></td></tr>
<tr><th id="425">425</th><td><i> */</i></td></tr>
<tr><th id="426">426</th><td><u>#define <dfn class="macro" id="_M/IMS_ENABLE_MASK" data-ref="_M/IMS_ENABLE_MASK">IMS_ENABLE_MASK</dfn> ( \</u></td></tr>
<tr><th id="427">427</th><td><u>	E1000_IMS_RXT0   |    \</u></td></tr>
<tr><th id="428">428</th><td><u>	E1000_IMS_TXDW   |    \</u></td></tr>
<tr><th id="429">429</th><td><u>	E1000_IMS_RXDMT0 |    \</u></td></tr>
<tr><th id="430">430</th><td><u>	E1000_IMS_RXSEQ  |    \</u></td></tr>
<tr><th id="431">431</th><td><u>	E1000_IMS_LSC    |    \</u></td></tr>
<tr><th id="432">432</th><td><u>	E1000_IMS_DOUTSYNC)</u></td></tr>
<tr><th id="433">433</th><td></td></tr>
<tr><th id="434">434</th><td><i>/* Interrupt Mask Set */</i></td></tr>
<tr><th id="435">435</th><td><u>#define <dfn class="macro" id="_M/E1000_IMS_TXDW" data-ref="_M/E1000_IMS_TXDW">E1000_IMS_TXDW</dfn>      E1000_ICR_TXDW      /* Transmit desc written back */</u></td></tr>
<tr><th id="436">436</th><td><u>#define <dfn class="macro" id="_M/E1000_IMS_LSC" data-ref="_M/E1000_IMS_LSC">E1000_IMS_LSC</dfn>       E1000_ICR_LSC       /* Link Status Change */</u></td></tr>
<tr><th id="437">437</th><td><u>#define <dfn class="macro" id="_M/E1000_IMS_VMMB" data-ref="_M/E1000_IMS_VMMB">E1000_IMS_VMMB</dfn>      E1000_ICR_VMMB      /* Mail box activity */</u></td></tr>
<tr><th id="438">438</th><td><u>#define <dfn class="macro" id="_M/E1000_IMS_TS" data-ref="_M/E1000_IMS_TS">E1000_IMS_TS</dfn>        E1000_ICR_TS        /* Time Sync Interrupt */</u></td></tr>
<tr><th id="439">439</th><td><u>#define <dfn class="macro" id="_M/E1000_IMS_RXSEQ" data-ref="_M/E1000_IMS_RXSEQ">E1000_IMS_RXSEQ</dfn>     E1000_ICR_RXSEQ     /* rx sequence error */</u></td></tr>
<tr><th id="440">440</th><td><u>#define <dfn class="macro" id="_M/E1000_IMS_RXDMT0" data-ref="_M/E1000_IMS_RXDMT0">E1000_IMS_RXDMT0</dfn>    E1000_ICR_RXDMT0    /* rx desc min. threshold */</u></td></tr>
<tr><th id="441">441</th><td><u>#define <dfn class="macro" id="_M/E1000_IMS_RXT0" data-ref="_M/E1000_IMS_RXT0">E1000_IMS_RXT0</dfn>      E1000_ICR_RXT0      /* rx timer intr */</u></td></tr>
<tr><th id="442">442</th><td><u>#define <dfn class="macro" id="_M/E1000_IMS_DRSTA" data-ref="_M/E1000_IMS_DRSTA">E1000_IMS_DRSTA</dfn>     E1000_ICR_DRSTA     /* Device Reset Asserted */</u></td></tr>
<tr><th id="443">443</th><td><u>#define <dfn class="macro" id="_M/E1000_IMS_DOUTSYNC" data-ref="_M/E1000_IMS_DOUTSYNC">E1000_IMS_DOUTSYNC</dfn>  E1000_ICR_DOUTSYNC /* NIC DMA out of sync */</u></td></tr>
<tr><th id="444">444</th><td></td></tr>
<tr><th id="445">445</th><td><i>/* Extended Interrupt Mask Set */</i></td></tr>
<tr><th id="446">446</th><td><u>#define <dfn class="macro" id="_M/E1000_EIMS_OTHER" data-ref="_M/E1000_EIMS_OTHER">E1000_EIMS_OTHER</dfn>        E1000_EICR_OTHER   /* Interrupt Cause Active */</u></td></tr>
<tr><th id="447">447</th><td></td></tr>
<tr><th id="448">448</th><td><i>/* Interrupt Cause Set */</i></td></tr>
<tr><th id="449">449</th><td><u>#define <dfn class="macro" id="_M/E1000_ICS_LSC" data-ref="_M/E1000_ICS_LSC">E1000_ICS_LSC</dfn>       E1000_ICR_LSC       /* Link Status Change */</u></td></tr>
<tr><th id="450">450</th><td><u>#define <dfn class="macro" id="_M/E1000_ICS_RXDMT0" data-ref="_M/E1000_ICS_RXDMT0">E1000_ICS_RXDMT0</dfn>    E1000_ICR_RXDMT0    /* rx desc min. threshold */</u></td></tr>
<tr><th id="451">451</th><td><u>#define <dfn class="macro" id="_M/E1000_ICS_DRSTA" data-ref="_M/E1000_ICS_DRSTA">E1000_ICS_DRSTA</dfn>     E1000_ICR_DRSTA     /* Device Reset Aserted */</u></td></tr>
<tr><th id="452">452</th><td></td></tr>
<tr><th id="453">453</th><td><i>/* Extended Interrupt Cause Set */</i></td></tr>
<tr><th id="454">454</th><td><i>/* E1000_EITR_CNT_IGNR is only for 82576 and newer */</i></td></tr>
<tr><th id="455">455</th><td><u>#define <dfn class="macro" id="_M/E1000_EITR_CNT_IGNR" data-ref="_M/E1000_EITR_CNT_IGNR">E1000_EITR_CNT_IGNR</dfn>     0x80000000 /* Don't reset counters on write */</u></td></tr>
<tr><th id="456">456</th><td></td></tr>
<tr><th id="457">457</th><td></td></tr>
<tr><th id="458">458</th><td><i>/* Transmit Descriptor Control */</i></td></tr>
<tr><th id="459">459</th><td><i>/* Enable the counting of descriptors still to be processed. */</i></td></tr>
<tr><th id="460">460</th><td></td></tr>
<tr><th id="461">461</th><td><i>/* Flow Control Constants */</i></td></tr>
<tr><th id="462">462</th><td><u>#define <dfn class="macro" id="_M/FLOW_CONTROL_ADDRESS_LOW" data-ref="_M/FLOW_CONTROL_ADDRESS_LOW">FLOW_CONTROL_ADDRESS_LOW</dfn>  0x00C28001</u></td></tr>
<tr><th id="463">463</th><td><u>#define <dfn class="macro" id="_M/FLOW_CONTROL_ADDRESS_HIGH" data-ref="_M/FLOW_CONTROL_ADDRESS_HIGH">FLOW_CONTROL_ADDRESS_HIGH</dfn> 0x00000100</u></td></tr>
<tr><th id="464">464</th><td><u>#define <dfn class="macro" id="_M/FLOW_CONTROL_TYPE" data-ref="_M/FLOW_CONTROL_TYPE">FLOW_CONTROL_TYPE</dfn>         0x8808</u></td></tr>
<tr><th id="465">465</th><td></td></tr>
<tr><th id="466">466</th><td><i>/* Transmit Config Word */</i></td></tr>
<tr><th id="467">467</th><td><u>#define <dfn class="macro" id="_M/E1000_TXCW_ASM_DIR" data-ref="_M/E1000_TXCW_ASM_DIR">E1000_TXCW_ASM_DIR</dfn>	0x00000100 /* TXCW astm pause direction */</u></td></tr>
<tr><th id="468">468</th><td><u>#define <dfn class="macro" id="_M/E1000_TXCW_PAUSE" data-ref="_M/E1000_TXCW_PAUSE">E1000_TXCW_PAUSE</dfn>	0x00000080 /* TXCW sym pause request */</u></td></tr>
<tr><th id="469">469</th><td></td></tr>
<tr><th id="470">470</th><td><i>/* 802.1q VLAN Packet Size */</i></td></tr>
<tr><th id="471">471</th><td><u>#define <dfn class="macro" id="_M/VLAN_TAG_SIZE" data-ref="_M/VLAN_TAG_SIZE">VLAN_TAG_SIZE</dfn>              4    /* 802.3ac tag (not DMA'd) */</u></td></tr>
<tr><th id="472">472</th><td><u>#define <dfn class="macro" id="_M/E1000_VLAN_FILTER_TBL_SIZE" data-ref="_M/E1000_VLAN_FILTER_TBL_SIZE">E1000_VLAN_FILTER_TBL_SIZE</dfn> 128  /* VLAN Filter Table (4096 bits) */</u></td></tr>
<tr><th id="473">473</th><td></td></tr>
<tr><th id="474">474</th><td><i>/* Receive Address */</i></td></tr>
<tr><th id="475">475</th><td><i>/* Number of high/low register pairs in the RAR. The RAR (Receive Address</i></td></tr>
<tr><th id="476">476</th><td><i> * Registers) holds the directed and multicast addresses that we monitor.</i></td></tr>
<tr><th id="477">477</th><td><i> * Technically, we have 16 spots.  However, we reserve one of these spots</i></td></tr>
<tr><th id="478">478</th><td><i> * (RAR[15]) for our directed address used by controllers with</i></td></tr>
<tr><th id="479">479</th><td><i> * manageability enabled, allowing us room for 15 multicast addresses.</i></td></tr>
<tr><th id="480">480</th><td><i> */</i></td></tr>
<tr><th id="481">481</th><td><u>#define <dfn class="macro" id="_M/E1000_RAH_AV" data-ref="_M/E1000_RAH_AV">E1000_RAH_AV</dfn>  0x80000000        /* Receive descriptor valid */</u></td></tr>
<tr><th id="482">482</th><td><u>#define <dfn class="macro" id="_M/E1000_RAL_MAC_ADDR_LEN" data-ref="_M/E1000_RAL_MAC_ADDR_LEN">E1000_RAL_MAC_ADDR_LEN</dfn> 4</u></td></tr>
<tr><th id="483">483</th><td><u>#define <dfn class="macro" id="_M/E1000_RAH_MAC_ADDR_LEN" data-ref="_M/E1000_RAH_MAC_ADDR_LEN">E1000_RAH_MAC_ADDR_LEN</dfn> 2</u></td></tr>
<tr><th id="484">484</th><td><u>#define <dfn class="macro" id="_M/E1000_RAH_POOL_MASK" data-ref="_M/E1000_RAH_POOL_MASK">E1000_RAH_POOL_MASK</dfn> 0x03FC0000</u></td></tr>
<tr><th id="485">485</th><td><u>#define <dfn class="macro" id="_M/E1000_RAH_POOL_1" data-ref="_M/E1000_RAH_POOL_1">E1000_RAH_POOL_1</dfn> 0x00040000</u></td></tr>
<tr><th id="486">486</th><td></td></tr>
<tr><th id="487">487</th><td><i>/* Error Codes */</i></td></tr>
<tr><th id="488">488</th><td><u>#define <dfn class="macro" id="_M/E1000_ERR_NVM" data-ref="_M/E1000_ERR_NVM">E1000_ERR_NVM</dfn>      1</u></td></tr>
<tr><th id="489">489</th><td><u>#define <dfn class="macro" id="_M/E1000_ERR_PHY" data-ref="_M/E1000_ERR_PHY">E1000_ERR_PHY</dfn>      2</u></td></tr>
<tr><th id="490">490</th><td><u>#define <dfn class="macro" id="_M/E1000_ERR_CONFIG" data-ref="_M/E1000_ERR_CONFIG">E1000_ERR_CONFIG</dfn>   3</u></td></tr>
<tr><th id="491">491</th><td><u>#define <dfn class="macro" id="_M/E1000_ERR_PARAM" data-ref="_M/E1000_ERR_PARAM">E1000_ERR_PARAM</dfn>    4</u></td></tr>
<tr><th id="492">492</th><td><u>#define <dfn class="macro" id="_M/E1000_ERR_MAC_INIT" data-ref="_M/E1000_ERR_MAC_INIT">E1000_ERR_MAC_INIT</dfn> 5</u></td></tr>
<tr><th id="493">493</th><td><u>#define <dfn class="macro" id="_M/E1000_ERR_RESET" data-ref="_M/E1000_ERR_RESET">E1000_ERR_RESET</dfn>   9</u></td></tr>
<tr><th id="494">494</th><td><u>#define <dfn class="macro" id="_M/E1000_ERR_MASTER_REQUESTS_PENDING" data-ref="_M/E1000_ERR_MASTER_REQUESTS_PENDING">E1000_ERR_MASTER_REQUESTS_PENDING</dfn> 10</u></td></tr>
<tr><th id="495">495</th><td><u>#define <dfn class="macro" id="_M/E1000_BLK_PHY_RESET" data-ref="_M/E1000_BLK_PHY_RESET">E1000_BLK_PHY_RESET</dfn>   12</u></td></tr>
<tr><th id="496">496</th><td><u>#define <dfn class="macro" id="_M/E1000_ERR_SWFW_SYNC" data-ref="_M/E1000_ERR_SWFW_SYNC">E1000_ERR_SWFW_SYNC</dfn> 13</u></td></tr>
<tr><th id="497">497</th><td><u>#define <dfn class="macro" id="_M/E1000_NOT_IMPLEMENTED" data-ref="_M/E1000_NOT_IMPLEMENTED">E1000_NOT_IMPLEMENTED</dfn> 14</u></td></tr>
<tr><th id="498">498</th><td><u>#define <dfn class="macro" id="_M/E1000_ERR_MBX" data-ref="_M/E1000_ERR_MBX">E1000_ERR_MBX</dfn>      15</u></td></tr>
<tr><th id="499">499</th><td><u>#define <dfn class="macro" id="_M/E1000_ERR_INVALID_ARGUMENT" data-ref="_M/E1000_ERR_INVALID_ARGUMENT">E1000_ERR_INVALID_ARGUMENT</dfn>  16</u></td></tr>
<tr><th id="500">500</th><td><u>#define <dfn class="macro" id="_M/E1000_ERR_NO_SPACE" data-ref="_M/E1000_ERR_NO_SPACE">E1000_ERR_NO_SPACE</dfn>          17</u></td></tr>
<tr><th id="501">501</th><td><u>#define <dfn class="macro" id="_M/E1000_ERR_NVM_PBA_SECTION" data-ref="_M/E1000_ERR_NVM_PBA_SECTION">E1000_ERR_NVM_PBA_SECTION</dfn>   18</u></td></tr>
<tr><th id="502">502</th><td><u>#define <dfn class="macro" id="_M/E1000_ERR_INVM_VALUE_NOT_FOUND" data-ref="_M/E1000_ERR_INVM_VALUE_NOT_FOUND">E1000_ERR_INVM_VALUE_NOT_FOUND</dfn>	19</u></td></tr>
<tr><th id="503">503</th><td><u>#define <dfn class="macro" id="_M/E1000_ERR_I2C" data-ref="_M/E1000_ERR_I2C">E1000_ERR_I2C</dfn>               20</u></td></tr>
<tr><th id="504">504</th><td></td></tr>
<tr><th id="505">505</th><td><i>/* Loop limit on how long we wait for auto-negotiation to complete */</i></td></tr>
<tr><th id="506">506</th><td><u>#define <dfn class="macro" id="_M/COPPER_LINK_UP_LIMIT" data-ref="_M/COPPER_LINK_UP_LIMIT">COPPER_LINK_UP_LIMIT</dfn>              10</u></td></tr>
<tr><th id="507">507</th><td><u>#define <dfn class="macro" id="_M/PHY_AUTO_NEG_LIMIT" data-ref="_M/PHY_AUTO_NEG_LIMIT">PHY_AUTO_NEG_LIMIT</dfn>                45</u></td></tr>
<tr><th id="508">508</th><td><u>#define <dfn class="macro" id="_M/PHY_FORCE_LIMIT" data-ref="_M/PHY_FORCE_LIMIT">PHY_FORCE_LIMIT</dfn>                   20</u></td></tr>
<tr><th id="509">509</th><td><i>/* Number of 100 microseconds we wait for PCI Express master disable */</i></td></tr>
<tr><th id="510">510</th><td><u>#define <dfn class="macro" id="_M/MASTER_DISABLE_TIMEOUT" data-ref="_M/MASTER_DISABLE_TIMEOUT">MASTER_DISABLE_TIMEOUT</dfn>      800</u></td></tr>
<tr><th id="511">511</th><td><i>/* Number of milliseconds we wait for PHY configuration done after MAC reset */</i></td></tr>
<tr><th id="512">512</th><td><u>#define <dfn class="macro" id="_M/PHY_CFG_TIMEOUT" data-ref="_M/PHY_CFG_TIMEOUT">PHY_CFG_TIMEOUT</dfn>             100</u></td></tr>
<tr><th id="513">513</th><td><i>/* Number of 2 milliseconds we wait for acquiring MDIO ownership. */</i></td></tr>
<tr><th id="514">514</th><td><i>/* Number of milliseconds for NVM auto read done after MAC reset. */</i></td></tr>
<tr><th id="515">515</th><td><u>#define <dfn class="macro" id="_M/AUTO_READ_DONE_TIMEOUT" data-ref="_M/AUTO_READ_DONE_TIMEOUT">AUTO_READ_DONE_TIMEOUT</dfn>      10</u></td></tr>
<tr><th id="516">516</th><td></td></tr>
<tr><th id="517">517</th><td><i>/* Flow Control */</i></td></tr>
<tr><th id="518">518</th><td><u>#define <dfn class="macro" id="_M/E1000_FCRTL_XONE" data-ref="_M/E1000_FCRTL_XONE">E1000_FCRTL_XONE</dfn> 0x80000000     /* Enable XON frame transmission */</u></td></tr>
<tr><th id="519">519</th><td></td></tr>
<tr><th id="520">520</th><td><u>#define <dfn class="macro" id="_M/E1000_TSYNCTXCTL_VALID" data-ref="_M/E1000_TSYNCTXCTL_VALID">E1000_TSYNCTXCTL_VALID</dfn>    0x00000001 /* tx timestamp valid */</u></td></tr>
<tr><th id="521">521</th><td><u>#define <dfn class="macro" id="_M/E1000_TSYNCTXCTL_ENABLED" data-ref="_M/E1000_TSYNCTXCTL_ENABLED">E1000_TSYNCTXCTL_ENABLED</dfn>  0x00000010 /* enable tx timestampping */</u></td></tr>
<tr><th id="522">522</th><td></td></tr>
<tr><th id="523">523</th><td><u>#define <dfn class="macro" id="_M/E1000_TSYNCRXCTL_VALID" data-ref="_M/E1000_TSYNCRXCTL_VALID">E1000_TSYNCRXCTL_VALID</dfn>      0x00000001 /* rx timestamp valid */</u></td></tr>
<tr><th id="524">524</th><td><u>#define <dfn class="macro" id="_M/E1000_TSYNCRXCTL_TYPE_MASK" data-ref="_M/E1000_TSYNCRXCTL_TYPE_MASK">E1000_TSYNCRXCTL_TYPE_MASK</dfn>  0x0000000E /* rx type mask */</u></td></tr>
<tr><th id="525">525</th><td><u>#define <dfn class="macro" id="_M/E1000_TSYNCRXCTL_TYPE_L2_V2" data-ref="_M/E1000_TSYNCRXCTL_TYPE_L2_V2">E1000_TSYNCRXCTL_TYPE_L2_V2</dfn>       0x00</u></td></tr>
<tr><th id="526">526</th><td><u>#define <dfn class="macro" id="_M/E1000_TSYNCRXCTL_TYPE_L4_V1" data-ref="_M/E1000_TSYNCRXCTL_TYPE_L4_V1">E1000_TSYNCRXCTL_TYPE_L4_V1</dfn>       0x02</u></td></tr>
<tr><th id="527">527</th><td><u>#define <dfn class="macro" id="_M/E1000_TSYNCRXCTL_TYPE_L2_L4_V2" data-ref="_M/E1000_TSYNCRXCTL_TYPE_L2_L4_V2">E1000_TSYNCRXCTL_TYPE_L2_L4_V2</dfn>    0x04</u></td></tr>
<tr><th id="528">528</th><td><u>#define <dfn class="macro" id="_M/E1000_TSYNCRXCTL_TYPE_ALL" data-ref="_M/E1000_TSYNCRXCTL_TYPE_ALL">E1000_TSYNCRXCTL_TYPE_ALL</dfn>         0x08</u></td></tr>
<tr><th id="529">529</th><td><u>#define <dfn class="macro" id="_M/E1000_TSYNCRXCTL_TYPE_EVENT_V2" data-ref="_M/E1000_TSYNCRXCTL_TYPE_EVENT_V2">E1000_TSYNCRXCTL_TYPE_EVENT_V2</dfn>    0x0A</u></td></tr>
<tr><th id="530">530</th><td><u>#define <dfn class="macro" id="_M/E1000_TSYNCRXCTL_ENABLED" data-ref="_M/E1000_TSYNCRXCTL_ENABLED">E1000_TSYNCRXCTL_ENABLED</dfn>    0x00000010 /* enable rx timestampping */</u></td></tr>
<tr><th id="531">531</th><td></td></tr>
<tr><th id="532">532</th><td><u>#define <dfn class="macro" id="_M/E1000_TSYNCRXCFG_PTP_V1_CTRLT_MASK" data-ref="_M/E1000_TSYNCRXCFG_PTP_V1_CTRLT_MASK">E1000_TSYNCRXCFG_PTP_V1_CTRLT_MASK</dfn>   0x000000FF</u></td></tr>
<tr><th id="533">533</th><td><u>#define <dfn class="macro" id="_M/E1000_TSYNCRXCFG_PTP_V1_SYNC_MESSAGE" data-ref="_M/E1000_TSYNCRXCFG_PTP_V1_SYNC_MESSAGE">E1000_TSYNCRXCFG_PTP_V1_SYNC_MESSAGE</dfn>       0x00</u></td></tr>
<tr><th id="534">534</th><td><u>#define <dfn class="macro" id="_M/E1000_TSYNCRXCFG_PTP_V1_DELAY_REQ_MESSAGE" data-ref="_M/E1000_TSYNCRXCFG_PTP_V1_DELAY_REQ_MESSAGE">E1000_TSYNCRXCFG_PTP_V1_DELAY_REQ_MESSAGE</dfn>  0x01</u></td></tr>
<tr><th id="535">535</th><td><u>#define <dfn class="macro" id="_M/E1000_TSYNCRXCFG_PTP_V1_FOLLOWUP_MESSAGE" data-ref="_M/E1000_TSYNCRXCFG_PTP_V1_FOLLOWUP_MESSAGE">E1000_TSYNCRXCFG_PTP_V1_FOLLOWUP_MESSAGE</dfn>   0x02</u></td></tr>
<tr><th id="536">536</th><td><u>#define <dfn class="macro" id="_M/E1000_TSYNCRXCFG_PTP_V1_DELAY_RESP_MESSAGE" data-ref="_M/E1000_TSYNCRXCFG_PTP_V1_DELAY_RESP_MESSAGE">E1000_TSYNCRXCFG_PTP_V1_DELAY_RESP_MESSAGE</dfn> 0x03</u></td></tr>
<tr><th id="537">537</th><td><u>#define <dfn class="macro" id="_M/E1000_TSYNCRXCFG_PTP_V1_MANAGEMENT_MESSAGE" data-ref="_M/E1000_TSYNCRXCFG_PTP_V1_MANAGEMENT_MESSAGE">E1000_TSYNCRXCFG_PTP_V1_MANAGEMENT_MESSAGE</dfn> 0x04</u></td></tr>
<tr><th id="538">538</th><td></td></tr>
<tr><th id="539">539</th><td><u>#define <dfn class="macro" id="_M/E1000_TSYNCRXCFG_PTP_V2_MSGID_MASK" data-ref="_M/E1000_TSYNCRXCFG_PTP_V2_MSGID_MASK">E1000_TSYNCRXCFG_PTP_V2_MSGID_MASK</dfn>               0x00000F00</u></td></tr>
<tr><th id="540">540</th><td><u>#define <dfn class="macro" id="_M/E1000_TSYNCRXCFG_PTP_V2_SYNC_MESSAGE" data-ref="_M/E1000_TSYNCRXCFG_PTP_V2_SYNC_MESSAGE">E1000_TSYNCRXCFG_PTP_V2_SYNC_MESSAGE</dfn>                 0x0000</u></td></tr>
<tr><th id="541">541</th><td><u>#define <dfn class="macro" id="_M/E1000_TSYNCRXCFG_PTP_V2_DELAY_REQ_MESSAGE" data-ref="_M/E1000_TSYNCRXCFG_PTP_V2_DELAY_REQ_MESSAGE">E1000_TSYNCRXCFG_PTP_V2_DELAY_REQ_MESSAGE</dfn>            0x0100</u></td></tr>
<tr><th id="542">542</th><td><u>#define <dfn class="macro" id="_M/E1000_TSYNCRXCFG_PTP_V2_PATH_DELAY_REQ_MESSAGE" data-ref="_M/E1000_TSYNCRXCFG_PTP_V2_PATH_DELAY_REQ_MESSAGE">E1000_TSYNCRXCFG_PTP_V2_PATH_DELAY_REQ_MESSAGE</dfn>       0x0200</u></td></tr>
<tr><th id="543">543</th><td><u>#define <dfn class="macro" id="_M/E1000_TSYNCRXCFG_PTP_V2_PATH_DELAY_RESP_MESSAGE" data-ref="_M/E1000_TSYNCRXCFG_PTP_V2_PATH_DELAY_RESP_MESSAGE">E1000_TSYNCRXCFG_PTP_V2_PATH_DELAY_RESP_MESSAGE</dfn>      0x0300</u></td></tr>
<tr><th id="544">544</th><td><u>#define <dfn class="macro" id="_M/E1000_TSYNCRXCFG_PTP_V2_FOLLOWUP_MESSAGE" data-ref="_M/E1000_TSYNCRXCFG_PTP_V2_FOLLOWUP_MESSAGE">E1000_TSYNCRXCFG_PTP_V2_FOLLOWUP_MESSAGE</dfn>             0x0800</u></td></tr>
<tr><th id="545">545</th><td><u>#define <dfn class="macro" id="_M/E1000_TSYNCRXCFG_PTP_V2_DELAY_RESP_MESSAGE" data-ref="_M/E1000_TSYNCRXCFG_PTP_V2_DELAY_RESP_MESSAGE">E1000_TSYNCRXCFG_PTP_V2_DELAY_RESP_MESSAGE</dfn>           0x0900</u></td></tr>
<tr><th id="546">546</th><td><u>#define <dfn class="macro" id="_M/E1000_TSYNCRXCFG_PTP_V2_PATH_DELAY_FOLLOWUP_MESSAGE" data-ref="_M/E1000_TSYNCRXCFG_PTP_V2_PATH_DELAY_FOLLOWUP_MESSAGE">E1000_TSYNCRXCFG_PTP_V2_PATH_DELAY_FOLLOWUP_MESSAGE</dfn>  0x0A00</u></td></tr>
<tr><th id="547">547</th><td><u>#define <dfn class="macro" id="_M/E1000_TSYNCRXCFG_PTP_V2_ANNOUNCE_MESSAGE" data-ref="_M/E1000_TSYNCRXCFG_PTP_V2_ANNOUNCE_MESSAGE">E1000_TSYNCRXCFG_PTP_V2_ANNOUNCE_MESSAGE</dfn>             0x0B00</u></td></tr>
<tr><th id="548">548</th><td><u>#define <dfn class="macro" id="_M/E1000_TSYNCRXCFG_PTP_V2_SIGNALLING_MESSAGE" data-ref="_M/E1000_TSYNCRXCFG_PTP_V2_SIGNALLING_MESSAGE">E1000_TSYNCRXCFG_PTP_V2_SIGNALLING_MESSAGE</dfn>           0x0C00</u></td></tr>
<tr><th id="549">549</th><td><u>#define <dfn class="macro" id="_M/E1000_TSYNCRXCFG_PTP_V2_MANAGEMENT_MESSAGE" data-ref="_M/E1000_TSYNCRXCFG_PTP_V2_MANAGEMENT_MESSAGE">E1000_TSYNCRXCFG_PTP_V2_MANAGEMENT_MESSAGE</dfn>           0x0D00</u></td></tr>
<tr><th id="550">550</th><td></td></tr>
<tr><th id="551">551</th><td><u>#define <dfn class="macro" id="_M/E1000_TIMINCA_16NS_SHIFT" data-ref="_M/E1000_TIMINCA_16NS_SHIFT">E1000_TIMINCA_16NS_SHIFT</dfn> 24</u></td></tr>
<tr><th id="552">552</th><td></td></tr>
<tr><th id="553">553</th><td><i>/* Time Sync Interrupt Cause/Mask Register Bits */</i></td></tr>
<tr><th id="554">554</th><td></td></tr>
<tr><th id="555">555</th><td><u>#define <dfn class="macro" id="_M/TSINTR_SYS_WRAP" data-ref="_M/TSINTR_SYS_WRAP">TSINTR_SYS_WRAP</dfn>  BIT(0) /* SYSTIM Wrap around. */</u></td></tr>
<tr><th id="556">556</th><td><u>#define <dfn class="macro" id="_M/TSINTR_TXTS" data-ref="_M/TSINTR_TXTS">TSINTR_TXTS</dfn>      BIT(1) /* Transmit Timestamp. */</u></td></tr>
<tr><th id="557">557</th><td><u>#define <dfn class="macro" id="_M/TSINTR_RXTS" data-ref="_M/TSINTR_RXTS">TSINTR_RXTS</dfn>      BIT(2) /* Receive Timestamp. */</u></td></tr>
<tr><th id="558">558</th><td><u>#define <dfn class="macro" id="_M/TSINTR_TT0" data-ref="_M/TSINTR_TT0">TSINTR_TT0</dfn>       BIT(3) /* Target Time 0 Trigger. */</u></td></tr>
<tr><th id="559">559</th><td><u>#define <dfn class="macro" id="_M/TSINTR_TT1" data-ref="_M/TSINTR_TT1">TSINTR_TT1</dfn>       BIT(4) /* Target Time 1 Trigger. */</u></td></tr>
<tr><th id="560">560</th><td><u>#define <dfn class="macro" id="_M/TSINTR_AUTT0" data-ref="_M/TSINTR_AUTT0">TSINTR_AUTT0</dfn>     BIT(5) /* Auxiliary Timestamp 0 Taken. */</u></td></tr>
<tr><th id="561">561</th><td><u>#define <dfn class="macro" id="_M/TSINTR_AUTT1" data-ref="_M/TSINTR_AUTT1">TSINTR_AUTT1</dfn>     BIT(6) /* Auxiliary Timestamp 1 Taken. */</u></td></tr>
<tr><th id="562">562</th><td><u>#define <dfn class="macro" id="_M/TSINTR_TADJ" data-ref="_M/TSINTR_TADJ">TSINTR_TADJ</dfn>      BIT(7) /* Time Adjust Done. */</u></td></tr>
<tr><th id="563">563</th><td></td></tr>
<tr><th id="564">564</th><td><u>#define <dfn class="macro" id="_M/TSYNC_INTERRUPTS" data-ref="_M/TSYNC_INTERRUPTS">TSYNC_INTERRUPTS</dfn> TSINTR_TXTS</u></td></tr>
<tr><th id="565">565</th><td><u>#define <dfn class="macro" id="_M/E1000_TSICR_TXTS" data-ref="_M/E1000_TSICR_TXTS">E1000_TSICR_TXTS</dfn> TSINTR_TXTS</u></td></tr>
<tr><th id="566">566</th><td></td></tr>
<tr><th id="567">567</th><td><i>/* TSAUXC Configuration Bits */</i></td></tr>
<tr><th id="568">568</th><td><u>#define <dfn class="macro" id="_M/TSAUXC_EN_TT0" data-ref="_M/TSAUXC_EN_TT0">TSAUXC_EN_TT0</dfn>    BIT(0)  /* Enable target time 0. */</u></td></tr>
<tr><th id="569">569</th><td><u>#define <dfn class="macro" id="_M/TSAUXC_EN_TT1" data-ref="_M/TSAUXC_EN_TT1">TSAUXC_EN_TT1</dfn>    BIT(1)  /* Enable target time 1. */</u></td></tr>
<tr><th id="570">570</th><td><u>#define <dfn class="macro" id="_M/TSAUXC_EN_CLK0" data-ref="_M/TSAUXC_EN_CLK0">TSAUXC_EN_CLK0</dfn>   BIT(2)  /* Enable Configurable Frequency Clock 0. */</u></td></tr>
<tr><th id="571">571</th><td><u>#define <dfn class="macro" id="_M/TSAUXC_SAMP_AUT0" data-ref="_M/TSAUXC_SAMP_AUT0">TSAUXC_SAMP_AUT0</dfn> BIT(3)  /* Latch SYSTIML/H into AUXSTMPL/0. */</u></td></tr>
<tr><th id="572">572</th><td><u>#define <dfn class="macro" id="_M/TSAUXC_ST0" data-ref="_M/TSAUXC_ST0">TSAUXC_ST0</dfn>       BIT(4)  /* Start Clock 0 Toggle on Target Time 0. */</u></td></tr>
<tr><th id="573">573</th><td><u>#define <dfn class="macro" id="_M/TSAUXC_EN_CLK1" data-ref="_M/TSAUXC_EN_CLK1">TSAUXC_EN_CLK1</dfn>   BIT(5)  /* Enable Configurable Frequency Clock 1. */</u></td></tr>
<tr><th id="574">574</th><td><u>#define <dfn class="macro" id="_M/TSAUXC_SAMP_AUT1" data-ref="_M/TSAUXC_SAMP_AUT1">TSAUXC_SAMP_AUT1</dfn> BIT(6)  /* Latch SYSTIML/H into AUXSTMPL/1. */</u></td></tr>
<tr><th id="575">575</th><td><u>#define <dfn class="macro" id="_M/TSAUXC_ST1" data-ref="_M/TSAUXC_ST1">TSAUXC_ST1</dfn>       BIT(7)  /* Start Clock 1 Toggle on Target Time 1. */</u></td></tr>
<tr><th id="576">576</th><td><u>#define <dfn class="macro" id="_M/TSAUXC_EN_TS0" data-ref="_M/TSAUXC_EN_TS0">TSAUXC_EN_TS0</dfn>    BIT(8)  /* Enable hardware timestamp 0. */</u></td></tr>
<tr><th id="577">577</th><td><u>#define <dfn class="macro" id="_M/TSAUXC_AUTT0" data-ref="_M/TSAUXC_AUTT0">TSAUXC_AUTT0</dfn>     BIT(9)  /* Auxiliary Timestamp Taken. */</u></td></tr>
<tr><th id="578">578</th><td><u>#define <dfn class="macro" id="_M/TSAUXC_EN_TS1" data-ref="_M/TSAUXC_EN_TS1">TSAUXC_EN_TS1</dfn>    BIT(10) /* Enable hardware timestamp 0. */</u></td></tr>
<tr><th id="579">579</th><td><u>#define <dfn class="macro" id="_M/TSAUXC_AUTT1" data-ref="_M/TSAUXC_AUTT1">TSAUXC_AUTT1</dfn>     BIT(11) /* Auxiliary Timestamp Taken. */</u></td></tr>
<tr><th id="580">580</th><td><u>#define <dfn class="macro" id="_M/TSAUXC_PLSG" data-ref="_M/TSAUXC_PLSG">TSAUXC_PLSG</dfn>      BIT(17) /* Generate a pulse. */</u></td></tr>
<tr><th id="581">581</th><td><u>#define <dfn class="macro" id="_M/TSAUXC_DISABLE" data-ref="_M/TSAUXC_DISABLE">TSAUXC_DISABLE</dfn>   BIT(31) /* Disable SYSTIM Count Operation. */</u></td></tr>
<tr><th id="582">582</th><td></td></tr>
<tr><th id="583">583</th><td><i>/* SDP Configuration Bits */</i></td></tr>
<tr><th id="584">584</th><td><u>#define <dfn class="macro" id="_M/AUX0_SEL_SDP0" data-ref="_M/AUX0_SEL_SDP0">AUX0_SEL_SDP0</dfn>    (0u &lt;&lt; 0)  /* Assign SDP0 to auxiliary time stamp 0. */</u></td></tr>
<tr><th id="585">585</th><td><u>#define <dfn class="macro" id="_M/AUX0_SEL_SDP1" data-ref="_M/AUX0_SEL_SDP1">AUX0_SEL_SDP1</dfn>    (1u &lt;&lt; 0)  /* Assign SDP1 to auxiliary time stamp 0. */</u></td></tr>
<tr><th id="586">586</th><td><u>#define <dfn class="macro" id="_M/AUX0_SEL_SDP2" data-ref="_M/AUX0_SEL_SDP2">AUX0_SEL_SDP2</dfn>    (2u &lt;&lt; 0)  /* Assign SDP2 to auxiliary time stamp 0. */</u></td></tr>
<tr><th id="587">587</th><td><u>#define <dfn class="macro" id="_M/AUX0_SEL_SDP3" data-ref="_M/AUX0_SEL_SDP3">AUX0_SEL_SDP3</dfn>    (3u &lt;&lt; 0)  /* Assign SDP3 to auxiliary time stamp 0. */</u></td></tr>
<tr><th id="588">588</th><td><u>#define <dfn class="macro" id="_M/AUX0_TS_SDP_EN" data-ref="_M/AUX0_TS_SDP_EN">AUX0_TS_SDP_EN</dfn>   (1u &lt;&lt; 2)  /* Enable auxiliary time stamp trigger 0. */</u></td></tr>
<tr><th id="589">589</th><td><u>#define <dfn class="macro" id="_M/AUX1_SEL_SDP0" data-ref="_M/AUX1_SEL_SDP0">AUX1_SEL_SDP0</dfn>    (0u &lt;&lt; 3)  /* Assign SDP0 to auxiliary time stamp 1. */</u></td></tr>
<tr><th id="590">590</th><td><u>#define <dfn class="macro" id="_M/AUX1_SEL_SDP1" data-ref="_M/AUX1_SEL_SDP1">AUX1_SEL_SDP1</dfn>    (1u &lt;&lt; 3)  /* Assign SDP1 to auxiliary time stamp 1. */</u></td></tr>
<tr><th id="591">591</th><td><u>#define <dfn class="macro" id="_M/AUX1_SEL_SDP2" data-ref="_M/AUX1_SEL_SDP2">AUX1_SEL_SDP2</dfn>    (2u &lt;&lt; 3)  /* Assign SDP2 to auxiliary time stamp 1. */</u></td></tr>
<tr><th id="592">592</th><td><u>#define <dfn class="macro" id="_M/AUX1_SEL_SDP3" data-ref="_M/AUX1_SEL_SDP3">AUX1_SEL_SDP3</dfn>    (3u &lt;&lt; 3)  /* Assign SDP3 to auxiliary time stamp 1. */</u></td></tr>
<tr><th id="593">593</th><td><u>#define <dfn class="macro" id="_M/AUX1_TS_SDP_EN" data-ref="_M/AUX1_TS_SDP_EN">AUX1_TS_SDP_EN</dfn>   (1u &lt;&lt; 5)  /* Enable auxiliary time stamp trigger 1. */</u></td></tr>
<tr><th id="594">594</th><td><u>#define <dfn class="macro" id="_M/TS_SDP0_SEL_TT0" data-ref="_M/TS_SDP0_SEL_TT0">TS_SDP0_SEL_TT0</dfn>  (0u &lt;&lt; 6)  /* Target time 0 is output on SDP0. */</u></td></tr>
<tr><th id="595">595</th><td><u>#define <dfn class="macro" id="_M/TS_SDP0_SEL_TT1" data-ref="_M/TS_SDP0_SEL_TT1">TS_SDP0_SEL_TT1</dfn>  (1u &lt;&lt; 6)  /* Target time 1 is output on SDP0. */</u></td></tr>
<tr><th id="596">596</th><td><u>#define <dfn class="macro" id="_M/TS_SDP0_SEL_FC0" data-ref="_M/TS_SDP0_SEL_FC0">TS_SDP0_SEL_FC0</dfn>  (2u &lt;&lt; 6)  /* Freq clock  0 is output on SDP0. */</u></td></tr>
<tr><th id="597">597</th><td><u>#define <dfn class="macro" id="_M/TS_SDP0_SEL_FC1" data-ref="_M/TS_SDP0_SEL_FC1">TS_SDP0_SEL_FC1</dfn>  (3u &lt;&lt; 6)  /* Freq clock  1 is output on SDP0. */</u></td></tr>
<tr><th id="598">598</th><td><u>#define <dfn class="macro" id="_M/TS_SDP0_EN" data-ref="_M/TS_SDP0_EN">TS_SDP0_EN</dfn>       (1u &lt;&lt; 8)  /* SDP0 is assigned to Tsync. */</u></td></tr>
<tr><th id="599">599</th><td><u>#define <dfn class="macro" id="_M/TS_SDP1_SEL_TT0" data-ref="_M/TS_SDP1_SEL_TT0">TS_SDP1_SEL_TT0</dfn>  (0u &lt;&lt; 9)  /* Target time 0 is output on SDP1. */</u></td></tr>
<tr><th id="600">600</th><td><u>#define <dfn class="macro" id="_M/TS_SDP1_SEL_TT1" data-ref="_M/TS_SDP1_SEL_TT1">TS_SDP1_SEL_TT1</dfn>  (1u &lt;&lt; 9)  /* Target time 1 is output on SDP1. */</u></td></tr>
<tr><th id="601">601</th><td><u>#define <dfn class="macro" id="_M/TS_SDP1_SEL_FC0" data-ref="_M/TS_SDP1_SEL_FC0">TS_SDP1_SEL_FC0</dfn>  (2u &lt;&lt; 9)  /* Freq clock  0 is output on SDP1. */</u></td></tr>
<tr><th id="602">602</th><td><u>#define <dfn class="macro" id="_M/TS_SDP1_SEL_FC1" data-ref="_M/TS_SDP1_SEL_FC1">TS_SDP1_SEL_FC1</dfn>  (3u &lt;&lt; 9)  /* Freq clock  1 is output on SDP1. */</u></td></tr>
<tr><th id="603">603</th><td><u>#define <dfn class="macro" id="_M/TS_SDP1_EN" data-ref="_M/TS_SDP1_EN">TS_SDP1_EN</dfn>       (1u &lt;&lt; 11) /* SDP1 is assigned to Tsync. */</u></td></tr>
<tr><th id="604">604</th><td><u>#define <dfn class="macro" id="_M/TS_SDP2_SEL_TT0" data-ref="_M/TS_SDP2_SEL_TT0">TS_SDP2_SEL_TT0</dfn>  (0u &lt;&lt; 12) /* Target time 0 is output on SDP2. */</u></td></tr>
<tr><th id="605">605</th><td><u>#define <dfn class="macro" id="_M/TS_SDP2_SEL_TT1" data-ref="_M/TS_SDP2_SEL_TT1">TS_SDP2_SEL_TT1</dfn>  (1u &lt;&lt; 12) /* Target time 1 is output on SDP2. */</u></td></tr>
<tr><th id="606">606</th><td><u>#define <dfn class="macro" id="_M/TS_SDP2_SEL_FC0" data-ref="_M/TS_SDP2_SEL_FC0">TS_SDP2_SEL_FC0</dfn>  (2u &lt;&lt; 12) /* Freq clock  0 is output on SDP2. */</u></td></tr>
<tr><th id="607">607</th><td><u>#define <dfn class="macro" id="_M/TS_SDP2_SEL_FC1" data-ref="_M/TS_SDP2_SEL_FC1">TS_SDP2_SEL_FC1</dfn>  (3u &lt;&lt; 12) /* Freq clock  1 is output on SDP2. */</u></td></tr>
<tr><th id="608">608</th><td><u>#define <dfn class="macro" id="_M/TS_SDP2_EN" data-ref="_M/TS_SDP2_EN">TS_SDP2_EN</dfn>       (1u &lt;&lt; 14) /* SDP2 is assigned to Tsync. */</u></td></tr>
<tr><th id="609">609</th><td><u>#define <dfn class="macro" id="_M/TS_SDP3_SEL_TT0" data-ref="_M/TS_SDP3_SEL_TT0">TS_SDP3_SEL_TT0</dfn>  (0u &lt;&lt; 15) /* Target time 0 is output on SDP3. */</u></td></tr>
<tr><th id="610">610</th><td><u>#define <dfn class="macro" id="_M/TS_SDP3_SEL_TT1" data-ref="_M/TS_SDP3_SEL_TT1">TS_SDP3_SEL_TT1</dfn>  (1u &lt;&lt; 15) /* Target time 1 is output on SDP3. */</u></td></tr>
<tr><th id="611">611</th><td><u>#define <dfn class="macro" id="_M/TS_SDP3_SEL_FC0" data-ref="_M/TS_SDP3_SEL_FC0">TS_SDP3_SEL_FC0</dfn>  (2u &lt;&lt; 15) /* Freq clock  0 is output on SDP3. */</u></td></tr>
<tr><th id="612">612</th><td><u>#define <dfn class="macro" id="_M/TS_SDP3_SEL_FC1" data-ref="_M/TS_SDP3_SEL_FC1">TS_SDP3_SEL_FC1</dfn>  (3u &lt;&lt; 15) /* Freq clock  1 is output on SDP3. */</u></td></tr>
<tr><th id="613">613</th><td><u>#define <dfn class="macro" id="_M/TS_SDP3_EN" data-ref="_M/TS_SDP3_EN">TS_SDP3_EN</dfn>       (1u &lt;&lt; 17) /* SDP3 is assigned to Tsync. */</u></td></tr>
<tr><th id="614">614</th><td></td></tr>
<tr><th id="615">615</th><td><u>#define <dfn class="macro" id="_M/E1000_MDICNFG_EXT_MDIO" data-ref="_M/E1000_MDICNFG_EXT_MDIO">E1000_MDICNFG_EXT_MDIO</dfn>    0x80000000      /* MDI ext/int destination */</u></td></tr>
<tr><th id="616">616</th><td><u>#define <dfn class="macro" id="_M/E1000_MDICNFG_COM_MDIO" data-ref="_M/E1000_MDICNFG_COM_MDIO">E1000_MDICNFG_COM_MDIO</dfn>    0x40000000      /* MDI shared w/ lan 0 */</u></td></tr>
<tr><th id="617">617</th><td><u>#define <dfn class="macro" id="_M/E1000_MDICNFG_PHY_MASK" data-ref="_M/E1000_MDICNFG_PHY_MASK">E1000_MDICNFG_PHY_MASK</dfn>    0x03E00000</u></td></tr>
<tr><th id="618">618</th><td><u>#define <dfn class="macro" id="_M/E1000_MDICNFG_PHY_SHIFT" data-ref="_M/E1000_MDICNFG_PHY_SHIFT">E1000_MDICNFG_PHY_SHIFT</dfn>   21</u></td></tr>
<tr><th id="619">619</th><td></td></tr>
<tr><th id="620">620</th><td><u>#define <dfn class="macro" id="_M/E1000_MEDIA_PORT_COPPER" data-ref="_M/E1000_MEDIA_PORT_COPPER">E1000_MEDIA_PORT_COPPER</dfn>			1</u></td></tr>
<tr><th id="621">621</th><td><u>#define <dfn class="macro" id="_M/E1000_MEDIA_PORT_OTHER" data-ref="_M/E1000_MEDIA_PORT_OTHER">E1000_MEDIA_PORT_OTHER</dfn>			2</u></td></tr>
<tr><th id="622">622</th><td><u>#define <dfn class="macro" id="_M/E1000_M88E1112_AUTO_COPPER_SGMII" data-ref="_M/E1000_M88E1112_AUTO_COPPER_SGMII">E1000_M88E1112_AUTO_COPPER_SGMII</dfn>	0x2</u></td></tr>
<tr><th id="623">623</th><td><u>#define <dfn class="macro" id="_M/E1000_M88E1112_AUTO_COPPER_BASEX" data-ref="_M/E1000_M88E1112_AUTO_COPPER_BASEX">E1000_M88E1112_AUTO_COPPER_BASEX</dfn>	0x3</u></td></tr>
<tr><th id="624">624</th><td><u>#define <dfn class="macro" id="_M/E1000_M88E1112_STATUS_LINK" data-ref="_M/E1000_M88E1112_STATUS_LINK">E1000_M88E1112_STATUS_LINK</dfn>		0x0004 /* Interface Link Bit */</u></td></tr>
<tr><th id="625">625</th><td><u>#define <dfn class="macro" id="_M/E1000_M88E1112_MAC_CTRL_1" data-ref="_M/E1000_M88E1112_MAC_CTRL_1">E1000_M88E1112_MAC_CTRL_1</dfn>		0x10</u></td></tr>
<tr><th id="626">626</th><td><u>#define <dfn class="macro" id="_M/E1000_M88E1112_MAC_CTRL_1_MODE_MASK" data-ref="_M/E1000_M88E1112_MAC_CTRL_1_MODE_MASK">E1000_M88E1112_MAC_CTRL_1_MODE_MASK</dfn>	0x0380 /* Mode Select */</u></td></tr>
<tr><th id="627">627</th><td><u>#define <dfn class="macro" id="_M/E1000_M88E1112_MAC_CTRL_1_MODE_SHIFT" data-ref="_M/E1000_M88E1112_MAC_CTRL_1_MODE_SHIFT">E1000_M88E1112_MAC_CTRL_1_MODE_SHIFT</dfn>	7</u></td></tr>
<tr><th id="628">628</th><td><u>#define <dfn class="macro" id="_M/E1000_M88E1112_PAGE_ADDR" data-ref="_M/E1000_M88E1112_PAGE_ADDR">E1000_M88E1112_PAGE_ADDR</dfn>		0x16</u></td></tr>
<tr><th id="629">629</th><td><u>#define <dfn class="macro" id="_M/E1000_M88E1112_STATUS" data-ref="_M/E1000_M88E1112_STATUS">E1000_M88E1112_STATUS</dfn>			0x01</u></td></tr>
<tr><th id="630">630</th><td><u>#define <dfn class="macro" id="_M/E1000_M88E1512_CFG_REG_1" data-ref="_M/E1000_M88E1512_CFG_REG_1">E1000_M88E1512_CFG_REG_1</dfn>		0x0010</u></td></tr>
<tr><th id="631">631</th><td><u>#define <dfn class="macro" id="_M/E1000_M88E1512_CFG_REG_2" data-ref="_M/E1000_M88E1512_CFG_REG_2">E1000_M88E1512_CFG_REG_2</dfn>		0x0011</u></td></tr>
<tr><th id="632">632</th><td><u>#define <dfn class="macro" id="_M/E1000_M88E1512_CFG_REG_3" data-ref="_M/E1000_M88E1512_CFG_REG_3">E1000_M88E1512_CFG_REG_3</dfn>		0x0007</u></td></tr>
<tr><th id="633">633</th><td><u>#define <dfn class="macro" id="_M/E1000_M88E1512_MODE" data-ref="_M/E1000_M88E1512_MODE">E1000_M88E1512_MODE</dfn>			0x0014</u></td></tr>
<tr><th id="634">634</th><td></td></tr>
<tr><th id="635">635</th><td><i>/* PCI Express Control */</i></td></tr>
<tr><th id="636">636</th><td><u>#define <dfn class="macro" id="_M/E1000_GCR_CMPL_TMOUT_MASK" data-ref="_M/E1000_GCR_CMPL_TMOUT_MASK">E1000_GCR_CMPL_TMOUT_MASK</dfn>       0x0000F000</u></td></tr>
<tr><th id="637">637</th><td><u>#define <dfn class="macro" id="_M/E1000_GCR_CMPL_TMOUT_10ms" data-ref="_M/E1000_GCR_CMPL_TMOUT_10ms">E1000_GCR_CMPL_TMOUT_10ms</dfn>       0x00001000</u></td></tr>
<tr><th id="638">638</th><td><u>#define <dfn class="macro" id="_M/E1000_GCR_CMPL_TMOUT_RESEND" data-ref="_M/E1000_GCR_CMPL_TMOUT_RESEND">E1000_GCR_CMPL_TMOUT_RESEND</dfn>     0x00010000</u></td></tr>
<tr><th id="639">639</th><td><u>#define <dfn class="macro" id="_M/E1000_GCR_CAP_VER2" data-ref="_M/E1000_GCR_CAP_VER2">E1000_GCR_CAP_VER2</dfn>              0x00040000</u></td></tr>
<tr><th id="640">640</th><td></td></tr>
<tr><th id="641">641</th><td><i>/* mPHY Address Control and Data Registers */</i></td></tr>
<tr><th id="642">642</th><td><u>#define <dfn class="macro" id="_M/E1000_MPHY_ADDR_CTL" data-ref="_M/E1000_MPHY_ADDR_CTL">E1000_MPHY_ADDR_CTL</dfn>          0x0024 /* mPHY Address Control Register */</u></td></tr>
<tr><th id="643">643</th><td><u>#define <dfn class="macro" id="_M/E1000_MPHY_ADDR_CTL_OFFSET_MASK" data-ref="_M/E1000_MPHY_ADDR_CTL_OFFSET_MASK">E1000_MPHY_ADDR_CTL_OFFSET_MASK</dfn> 0xFFFF0000</u></td></tr>
<tr><th id="644">644</th><td><u>#define <dfn class="macro" id="_M/E1000_MPHY_DATA" data-ref="_M/E1000_MPHY_DATA">E1000_MPHY_DATA</dfn>                 0x0E10 /* mPHY Data Register */</u></td></tr>
<tr><th id="645">645</th><td></td></tr>
<tr><th id="646">646</th><td><i>/* mPHY PCS CLK Register */</i></td></tr>
<tr><th id="647">647</th><td><u>#define <dfn class="macro" id="_M/E1000_MPHY_PCS_CLK_REG_OFFSET" data-ref="_M/E1000_MPHY_PCS_CLK_REG_OFFSET">E1000_MPHY_PCS_CLK_REG_OFFSET</dfn>  0x0004 /* mPHY PCS CLK AFE CSR Offset */</u></td></tr>
<tr><th id="648">648</th><td><i>/* mPHY Near End Digital Loopback Override Bit */</i></td></tr>
<tr><th id="649">649</th><td><u>#define <dfn class="macro" id="_M/E1000_MPHY_PCS_CLK_REG_DIGINELBEN" data-ref="_M/E1000_MPHY_PCS_CLK_REG_DIGINELBEN">E1000_MPHY_PCS_CLK_REG_DIGINELBEN</dfn> 0x10</u></td></tr>
<tr><th id="650">650</th><td></td></tr>
<tr><th id="651">651</th><td><u>#define <dfn class="macro" id="_M/E1000_PCS_LCTL_FORCE_FCTRL" data-ref="_M/E1000_PCS_LCTL_FORCE_FCTRL">E1000_PCS_LCTL_FORCE_FCTRL</dfn>	0x80</u></td></tr>
<tr><th id="652">652</th><td><u>#define <dfn class="macro" id="_M/E1000_PCS_LSTS_AN_COMPLETE" data-ref="_M/E1000_PCS_LSTS_AN_COMPLETE">E1000_PCS_LSTS_AN_COMPLETE</dfn>	0x10000</u></td></tr>
<tr><th id="653">653</th><td></td></tr>
<tr><th id="654">654</th><td><i>/* PHY Control Register */</i></td></tr>
<tr><th id="655">655</th><td><u>#define <dfn class="macro" id="_M/MII_CR_FULL_DUPLEX" data-ref="_M/MII_CR_FULL_DUPLEX">MII_CR_FULL_DUPLEX</dfn>      0x0100  /* FDX =1, half duplex =0 */</u></td></tr>
<tr><th id="656">656</th><td><u>#define <dfn class="macro" id="_M/MII_CR_RESTART_AUTO_NEG" data-ref="_M/MII_CR_RESTART_AUTO_NEG">MII_CR_RESTART_AUTO_NEG</dfn> 0x0200  /* Restart auto negotiation */</u></td></tr>
<tr><th id="657">657</th><td><u>#define <dfn class="macro" id="_M/MII_CR_POWER_DOWN" data-ref="_M/MII_CR_POWER_DOWN">MII_CR_POWER_DOWN</dfn>       0x0800  /* Power down */</u></td></tr>
<tr><th id="658">658</th><td><u>#define <dfn class="macro" id="_M/MII_CR_AUTO_NEG_EN" data-ref="_M/MII_CR_AUTO_NEG_EN">MII_CR_AUTO_NEG_EN</dfn>      0x1000  /* Auto Neg Enable */</u></td></tr>
<tr><th id="659">659</th><td><u>#define <dfn class="macro" id="_M/MII_CR_LOOPBACK" data-ref="_M/MII_CR_LOOPBACK">MII_CR_LOOPBACK</dfn>         0x4000  /* 0 = normal, 1 = loopback */</u></td></tr>
<tr><th id="660">660</th><td><u>#define <dfn class="macro" id="_M/MII_CR_RESET" data-ref="_M/MII_CR_RESET">MII_CR_RESET</dfn>            0x8000  /* 0 = normal, 1 = PHY reset */</u></td></tr>
<tr><th id="661">661</th><td><u>#define <dfn class="macro" id="_M/MII_CR_SPEED_1000" data-ref="_M/MII_CR_SPEED_1000">MII_CR_SPEED_1000</dfn>       0x0040</u></td></tr>
<tr><th id="662">662</th><td><u>#define <dfn class="macro" id="_M/MII_CR_SPEED_100" data-ref="_M/MII_CR_SPEED_100">MII_CR_SPEED_100</dfn>        0x2000</u></td></tr>
<tr><th id="663">663</th><td><u>#define <dfn class="macro" id="_M/MII_CR_SPEED_10" data-ref="_M/MII_CR_SPEED_10">MII_CR_SPEED_10</dfn>         0x0000</u></td></tr>
<tr><th id="664">664</th><td></td></tr>
<tr><th id="665">665</th><td><i>/* PHY Status Register */</i></td></tr>
<tr><th id="666">666</th><td><u>#define <dfn class="macro" id="_M/MII_SR_LINK_STATUS" data-ref="_M/MII_SR_LINK_STATUS">MII_SR_LINK_STATUS</dfn>       0x0004 /* Link Status 1 = link */</u></td></tr>
<tr><th id="667">667</th><td><u>#define <dfn class="macro" id="_M/MII_SR_AUTONEG_COMPLETE" data-ref="_M/MII_SR_AUTONEG_COMPLETE">MII_SR_AUTONEG_COMPLETE</dfn>  0x0020 /* Auto Neg Complete */</u></td></tr>
<tr><th id="668">668</th><td></td></tr>
<tr><th id="669">669</th><td><i>/* Autoneg Advertisement Register */</i></td></tr>
<tr><th id="670">670</th><td><u>#define <dfn class="macro" id="_M/NWAY_AR_10T_HD_CAPS" data-ref="_M/NWAY_AR_10T_HD_CAPS">NWAY_AR_10T_HD_CAPS</dfn>      0x0020   /* 10T   Half Duplex Capable */</u></td></tr>
<tr><th id="671">671</th><td><u>#define <dfn class="macro" id="_M/NWAY_AR_10T_FD_CAPS" data-ref="_M/NWAY_AR_10T_FD_CAPS">NWAY_AR_10T_FD_CAPS</dfn>      0x0040   /* 10T   Full Duplex Capable */</u></td></tr>
<tr><th id="672">672</th><td><u>#define <dfn class="macro" id="_M/NWAY_AR_100TX_HD_CAPS" data-ref="_M/NWAY_AR_100TX_HD_CAPS">NWAY_AR_100TX_HD_CAPS</dfn>    0x0080   /* 100TX Half Duplex Capable */</u></td></tr>
<tr><th id="673">673</th><td><u>#define <dfn class="macro" id="_M/NWAY_AR_100TX_FD_CAPS" data-ref="_M/NWAY_AR_100TX_FD_CAPS">NWAY_AR_100TX_FD_CAPS</dfn>    0x0100   /* 100TX Full Duplex Capable */</u></td></tr>
<tr><th id="674">674</th><td><u>#define <dfn class="macro" id="_M/NWAY_AR_PAUSE" data-ref="_M/NWAY_AR_PAUSE">NWAY_AR_PAUSE</dfn>            0x0400   /* Pause operation desired */</u></td></tr>
<tr><th id="675">675</th><td><u>#define <dfn class="macro" id="_M/NWAY_AR_ASM_DIR" data-ref="_M/NWAY_AR_ASM_DIR">NWAY_AR_ASM_DIR</dfn>          0x0800   /* Asymmetric Pause Direction bit */</u></td></tr>
<tr><th id="676">676</th><td></td></tr>
<tr><th id="677">677</th><td><i>/* Link Partner Ability Register (Base Page) */</i></td></tr>
<tr><th id="678">678</th><td><u>#define <dfn class="macro" id="_M/NWAY_LPAR_PAUSE" data-ref="_M/NWAY_LPAR_PAUSE">NWAY_LPAR_PAUSE</dfn>          0x0400 /* LP Pause operation desired */</u></td></tr>
<tr><th id="679">679</th><td><u>#define <dfn class="macro" id="_M/NWAY_LPAR_ASM_DIR" data-ref="_M/NWAY_LPAR_ASM_DIR">NWAY_LPAR_ASM_DIR</dfn>        0x0800 /* LP Asymmetric Pause Direction bit */</u></td></tr>
<tr><th id="680">680</th><td></td></tr>
<tr><th id="681">681</th><td><i>/* Autoneg Expansion Register */</i></td></tr>
<tr><th id="682">682</th><td></td></tr>
<tr><th id="683">683</th><td><i>/* 1000BASE-T Control Register */</i></td></tr>
<tr><th id="684">684</th><td><u>#define <dfn class="macro" id="_M/CR_1000T_HD_CAPS" data-ref="_M/CR_1000T_HD_CAPS">CR_1000T_HD_CAPS</dfn>         0x0100 /* Advertise 1000T HD capability */</u></td></tr>
<tr><th id="685">685</th><td><u>#define <dfn class="macro" id="_M/CR_1000T_FD_CAPS" data-ref="_M/CR_1000T_FD_CAPS">CR_1000T_FD_CAPS</dfn>         0x0200 /* Advertise 1000T FD capability  */</u></td></tr>
<tr><th id="686">686</th><td><u>#define <dfn class="macro" id="_M/CR_1000T_MS_VALUE" data-ref="_M/CR_1000T_MS_VALUE">CR_1000T_MS_VALUE</dfn>        0x0800 /* 1=Configure PHY as Master */</u></td></tr>
<tr><th id="687">687</th><td>					<i>/* 0=Configure PHY as Slave */</i></td></tr>
<tr><th id="688">688</th><td><u>#define <dfn class="macro" id="_M/CR_1000T_MS_ENABLE" data-ref="_M/CR_1000T_MS_ENABLE">CR_1000T_MS_ENABLE</dfn>       0x1000 /* 1=Master/Slave manual config value */</u></td></tr>
<tr><th id="689">689</th><td>					<i>/* 0=Automatic Master/Slave config */</i></td></tr>
<tr><th id="690">690</th><td></td></tr>
<tr><th id="691">691</th><td><i>/* 1000BASE-T Status Register */</i></td></tr>
<tr><th id="692">692</th><td><u>#define <dfn class="macro" id="_M/SR_1000T_REMOTE_RX_STATUS" data-ref="_M/SR_1000T_REMOTE_RX_STATUS">SR_1000T_REMOTE_RX_STATUS</dfn> 0x1000 /* Remote receiver OK */</u></td></tr>
<tr><th id="693">693</th><td><u>#define <dfn class="macro" id="_M/SR_1000T_LOCAL_RX_STATUS" data-ref="_M/SR_1000T_LOCAL_RX_STATUS">SR_1000T_LOCAL_RX_STATUS</dfn>  0x2000 /* Local receiver OK */</u></td></tr>
<tr><th id="694">694</th><td></td></tr>
<tr><th id="695">695</th><td></td></tr>
<tr><th id="696">696</th><td><i>/* PHY 1000 MII Register/Bit Definitions */</i></td></tr>
<tr><th id="697">697</th><td><i>/* PHY Registers defined by IEEE */</i></td></tr>
<tr><th id="698">698</th><td><u>#define <dfn class="macro" id="_M/PHY_CONTROL" data-ref="_M/PHY_CONTROL">PHY_CONTROL</dfn>      0x00 /* Control Register */</u></td></tr>
<tr><th id="699">699</th><td><u>#define <dfn class="macro" id="_M/PHY_STATUS" data-ref="_M/PHY_STATUS">PHY_STATUS</dfn>       0x01 /* Status Register */</u></td></tr>
<tr><th id="700">700</th><td><u>#define <dfn class="macro" id="_M/PHY_ID1" data-ref="_M/PHY_ID1">PHY_ID1</dfn>          0x02 /* Phy Id Reg (word 1) */</u></td></tr>
<tr><th id="701">701</th><td><u>#define <dfn class="macro" id="_M/PHY_ID2" data-ref="_M/PHY_ID2">PHY_ID2</dfn>          0x03 /* Phy Id Reg (word 2) */</u></td></tr>
<tr><th id="702">702</th><td><u>#define <dfn class="macro" id="_M/PHY_AUTONEG_ADV" data-ref="_M/PHY_AUTONEG_ADV">PHY_AUTONEG_ADV</dfn>  0x04 /* Autoneg Advertisement */</u></td></tr>
<tr><th id="703">703</th><td><u>#define <dfn class="macro" id="_M/PHY_LP_ABILITY" data-ref="_M/PHY_LP_ABILITY">PHY_LP_ABILITY</dfn>   0x05 /* Link Partner Ability (Base Page) */</u></td></tr>
<tr><th id="704">704</th><td><u>#define <dfn class="macro" id="_M/PHY_1000T_CTRL" data-ref="_M/PHY_1000T_CTRL">PHY_1000T_CTRL</dfn>   0x09 /* 1000Base-T Control Reg */</u></td></tr>
<tr><th id="705">705</th><td><u>#define <dfn class="macro" id="_M/PHY_1000T_STATUS" data-ref="_M/PHY_1000T_STATUS">PHY_1000T_STATUS</dfn> 0x0A /* 1000Base-T Status Reg */</u></td></tr>
<tr><th id="706">706</th><td></td></tr>
<tr><th id="707">707</th><td><i>/* NVM Control */</i></td></tr>
<tr><th id="708">708</th><td><u>#define <dfn class="macro" id="_M/E1000_EECD_SK" data-ref="_M/E1000_EECD_SK">E1000_EECD_SK</dfn>        0x00000001 /* NVM Clock */</u></td></tr>
<tr><th id="709">709</th><td><u>#define <dfn class="macro" id="_M/E1000_EECD_CS" data-ref="_M/E1000_EECD_CS">E1000_EECD_CS</dfn>        0x00000002 /* NVM Chip Select */</u></td></tr>
<tr><th id="710">710</th><td><u>#define <dfn class="macro" id="_M/E1000_EECD_DI" data-ref="_M/E1000_EECD_DI">E1000_EECD_DI</dfn>        0x00000004 /* NVM Data In */</u></td></tr>
<tr><th id="711">711</th><td><u>#define <dfn class="macro" id="_M/E1000_EECD_DO" data-ref="_M/E1000_EECD_DO">E1000_EECD_DO</dfn>        0x00000008 /* NVM Data Out */</u></td></tr>
<tr><th id="712">712</th><td><u>#define <dfn class="macro" id="_M/E1000_EECD_REQ" data-ref="_M/E1000_EECD_REQ">E1000_EECD_REQ</dfn>       0x00000040 /* NVM Access Request */</u></td></tr>
<tr><th id="713">713</th><td><u>#define <dfn class="macro" id="_M/E1000_EECD_GNT" data-ref="_M/E1000_EECD_GNT">E1000_EECD_GNT</dfn>       0x00000080 /* NVM Access Grant */</u></td></tr>
<tr><th id="714">714</th><td><u>#define <dfn class="macro" id="_M/E1000_EECD_PRES" data-ref="_M/E1000_EECD_PRES">E1000_EECD_PRES</dfn>      0x00000100 /* NVM Present */</u></td></tr>
<tr><th id="715">715</th><td><i>/* NVM Addressing bits based on type 0=small, 1=large */</i></td></tr>
<tr><th id="716">716</th><td><u>#define <dfn class="macro" id="_M/E1000_EECD_ADDR_BITS" data-ref="_M/E1000_EECD_ADDR_BITS">E1000_EECD_ADDR_BITS</dfn> 0x00000400</u></td></tr>
<tr><th id="717">717</th><td><u>#define <dfn class="macro" id="_M/E1000_NVM_GRANT_ATTEMPTS" data-ref="_M/E1000_NVM_GRANT_ATTEMPTS">E1000_NVM_GRANT_ATTEMPTS</dfn>   1000 /* NVM # attempts to gain grant */</u></td></tr>
<tr><th id="718">718</th><td><u>#define <dfn class="macro" id="_M/E1000_EECD_AUTO_RD" data-ref="_M/E1000_EECD_AUTO_RD">E1000_EECD_AUTO_RD</dfn>          0x00000200  /* NVM Auto Read done */</u></td></tr>
<tr><th id="719">719</th><td><u>#define <dfn class="macro" id="_M/E1000_EECD_SIZE_EX_MASK" data-ref="_M/E1000_EECD_SIZE_EX_MASK">E1000_EECD_SIZE_EX_MASK</dfn>     0x00007800  /* NVM Size */</u></td></tr>
<tr><th id="720">720</th><td><u>#define <dfn class="macro" id="_M/E1000_EECD_SIZE_EX_SHIFT" data-ref="_M/E1000_EECD_SIZE_EX_SHIFT">E1000_EECD_SIZE_EX_SHIFT</dfn>     11</u></td></tr>
<tr><th id="721">721</th><td><u>#define <dfn class="macro" id="_M/E1000_EECD_FLUPD_I210" data-ref="_M/E1000_EECD_FLUPD_I210">E1000_EECD_FLUPD_I210</dfn>		0x00800000 /* Update FLASH */</u></td></tr>
<tr><th id="722">722</th><td><u>#define <dfn class="macro" id="_M/E1000_EECD_FLUDONE_I210" data-ref="_M/E1000_EECD_FLUDONE_I210">E1000_EECD_FLUDONE_I210</dfn>		0x04000000 /* Update FLASH done*/</u></td></tr>
<tr><th id="723">723</th><td><u>#define <dfn class="macro" id="_M/E1000_EECD_FLASH_DETECTED_I210" data-ref="_M/E1000_EECD_FLASH_DETECTED_I210">E1000_EECD_FLASH_DETECTED_I210</dfn>	0x00080000 /* FLASH detected */</u></td></tr>
<tr><th id="724">724</th><td><u>#define <dfn class="macro" id="_M/E1000_FLUDONE_ATTEMPTS" data-ref="_M/E1000_FLUDONE_ATTEMPTS">E1000_FLUDONE_ATTEMPTS</dfn>		20000</u></td></tr>
<tr><th id="725">725</th><td><u>#define <dfn class="macro" id="_M/E1000_EERD_EEWR_MAX_COUNT" data-ref="_M/E1000_EERD_EEWR_MAX_COUNT">E1000_EERD_EEWR_MAX_COUNT</dfn>	512 /* buffered EEPROM words rw */</u></td></tr>
<tr><th id="726">726</th><td><u>#define <dfn class="macro" id="_M/E1000_I210_FIFO_SEL_RX" data-ref="_M/E1000_I210_FIFO_SEL_RX">E1000_I210_FIFO_SEL_RX</dfn>		0x00</u></td></tr>
<tr><th id="727">727</th><td><u>#define <dfn class="macro" id="_M/E1000_I210_FIFO_SEL_TX_QAV" data-ref="_M/E1000_I210_FIFO_SEL_TX_QAV">E1000_I210_FIFO_SEL_TX_QAV</dfn>(_i)	(0x02 + (_i))</u></td></tr>
<tr><th id="728">728</th><td><u>#define <dfn class="macro" id="_M/E1000_I210_FIFO_SEL_TX_LEGACY" data-ref="_M/E1000_I210_FIFO_SEL_TX_LEGACY">E1000_I210_FIFO_SEL_TX_LEGACY</dfn>	E1000_I210_FIFO_SEL_TX_QAV(0)</u></td></tr>
<tr><th id="729">729</th><td><u>#define <dfn class="macro" id="_M/E1000_I210_FIFO_SEL_BMC2OS_TX" data-ref="_M/E1000_I210_FIFO_SEL_BMC2OS_TX">E1000_I210_FIFO_SEL_BMC2OS_TX</dfn>	0x06</u></td></tr>
<tr><th id="730">730</th><td><u>#define <dfn class="macro" id="_M/E1000_I210_FIFO_SEL_BMC2OS_RX" data-ref="_M/E1000_I210_FIFO_SEL_BMC2OS_RX">E1000_I210_FIFO_SEL_BMC2OS_RX</dfn>	0x01</u></td></tr>
<tr><th id="731">731</th><td><u>#define <dfn class="macro" id="_M/E1000_I210_FLASH_SECTOR_SIZE" data-ref="_M/E1000_I210_FLASH_SECTOR_SIZE">E1000_I210_FLASH_SECTOR_SIZE</dfn>	0x1000 /* 4KB FLASH sector unit size */</u></td></tr>
<tr><th id="732">732</th><td><i>/* Secure FLASH mode requires removing MSb */</i></td></tr>
<tr><th id="733">733</th><td><u>#define <dfn class="macro" id="_M/E1000_I210_FW_PTR_MASK" data-ref="_M/E1000_I210_FW_PTR_MASK">E1000_I210_FW_PTR_MASK</dfn>		0x7FFF</u></td></tr>
<tr><th id="734">734</th><td><i>/* Firmware code revision field word offset*/</i></td></tr>
<tr><th id="735">735</th><td><u>#define <dfn class="macro" id="_M/E1000_I210_FW_VER_OFFSET" data-ref="_M/E1000_I210_FW_VER_OFFSET">E1000_I210_FW_VER_OFFSET</dfn>	328</u></td></tr>
<tr><th id="736">736</th><td><u>#define <dfn class="macro" id="_M/E1000_EECD_FLUPD_I210" data-ref="_M/E1000_EECD_FLUPD_I210">E1000_EECD_FLUPD_I210</dfn>		0x00800000 /* Update FLASH */</u></td></tr>
<tr><th id="737">737</th><td><u>#define <dfn class="macro" id="_M/E1000_EECD_FLUDONE_I210" data-ref="_M/E1000_EECD_FLUDONE_I210">E1000_EECD_FLUDONE_I210</dfn>		0x04000000 /* Update FLASH done*/</u></td></tr>
<tr><th id="738">738</th><td><u>#define <dfn class="macro" id="_M/E1000_FLUDONE_ATTEMPTS" data-ref="_M/E1000_FLUDONE_ATTEMPTS">E1000_FLUDONE_ATTEMPTS</dfn>		20000</u></td></tr>
<tr><th id="739">739</th><td><u>#define <dfn class="macro" id="_M/E1000_EERD_EEWR_MAX_COUNT" data-ref="_M/E1000_EERD_EEWR_MAX_COUNT">E1000_EERD_EEWR_MAX_COUNT</dfn>	512 /* buffered EEPROM words rw */</u></td></tr>
<tr><th id="740">740</th><td><u>#define <dfn class="macro" id="_M/E1000_I210_FIFO_SEL_RX" data-ref="_M/E1000_I210_FIFO_SEL_RX">E1000_I210_FIFO_SEL_RX</dfn>		0x00</u></td></tr>
<tr><th id="741">741</th><td><u>#define <dfn class="macro" id="_M/E1000_I210_FIFO_SEL_TX_QAV" data-ref="_M/E1000_I210_FIFO_SEL_TX_QAV">E1000_I210_FIFO_SEL_TX_QAV</dfn>(_i)	(0x02 + (_i))</u></td></tr>
<tr><th id="742">742</th><td><u>#define <dfn class="macro" id="_M/E1000_I210_FIFO_SEL_TX_LEGACY" data-ref="_M/E1000_I210_FIFO_SEL_TX_LEGACY">E1000_I210_FIFO_SEL_TX_LEGACY</dfn>	E1000_I210_FIFO_SEL_TX_QAV(0)</u></td></tr>
<tr><th id="743">743</th><td><u>#define <dfn class="macro" id="_M/E1000_I210_FIFO_SEL_BMC2OS_TX" data-ref="_M/E1000_I210_FIFO_SEL_BMC2OS_TX">E1000_I210_FIFO_SEL_BMC2OS_TX</dfn>	0x06</u></td></tr>
<tr><th id="744">744</th><td><u>#define <dfn class="macro" id="_M/E1000_I210_FIFO_SEL_BMC2OS_RX" data-ref="_M/E1000_I210_FIFO_SEL_BMC2OS_RX">E1000_I210_FIFO_SEL_BMC2OS_RX</dfn>	0x01</u></td></tr>
<tr><th id="745">745</th><td></td></tr>
<tr><th id="746">746</th><td></td></tr>
<tr><th id="747">747</th><td><i>/* Offset to data in NVM read/write registers */</i></td></tr>
<tr><th id="748">748</th><td><u>#define <dfn class="macro" id="_M/E1000_NVM_RW_REG_DATA" data-ref="_M/E1000_NVM_RW_REG_DATA">E1000_NVM_RW_REG_DATA</dfn>   16</u></td></tr>
<tr><th id="749">749</th><td><u>#define <dfn class="macro" id="_M/E1000_NVM_RW_REG_DONE" data-ref="_M/E1000_NVM_RW_REG_DONE">E1000_NVM_RW_REG_DONE</dfn>   2    /* Offset to READ/WRITE done bit */</u></td></tr>
<tr><th id="750">750</th><td><u>#define <dfn class="macro" id="_M/E1000_NVM_RW_REG_START" data-ref="_M/E1000_NVM_RW_REG_START">E1000_NVM_RW_REG_START</dfn>  1    /* Start operation */</u></td></tr>
<tr><th id="751">751</th><td><u>#define <dfn class="macro" id="_M/E1000_NVM_RW_ADDR_SHIFT" data-ref="_M/E1000_NVM_RW_ADDR_SHIFT">E1000_NVM_RW_ADDR_SHIFT</dfn> 2    /* Shift to the address bits */</u></td></tr>
<tr><th id="752">752</th><td><u>#define <dfn class="macro" id="_M/E1000_NVM_POLL_READ" data-ref="_M/E1000_NVM_POLL_READ">E1000_NVM_POLL_READ</dfn>     0    /* Flag for polling for read complete */</u></td></tr>
<tr><th id="753">753</th><td></td></tr>
<tr><th id="754">754</th><td><i>/* NVM Word Offsets */</i></td></tr>
<tr><th id="755">755</th><td><u>#define <dfn class="macro" id="_M/NVM_COMPAT" data-ref="_M/NVM_COMPAT">NVM_COMPAT</dfn>                 0x0003</u></td></tr>
<tr><th id="756">756</th><td><u>#define <dfn class="macro" id="_M/NVM_ID_LED_SETTINGS" data-ref="_M/NVM_ID_LED_SETTINGS">NVM_ID_LED_SETTINGS</dfn>        0x0004 /* SERDES output amplitude */</u></td></tr>
<tr><th id="757">757</th><td><u>#define <dfn class="macro" id="_M/NVM_VERSION" data-ref="_M/NVM_VERSION">NVM_VERSION</dfn>                0x0005</u></td></tr>
<tr><th id="758">758</th><td><u>#define <dfn class="macro" id="_M/NVM_INIT_CONTROL2_REG" data-ref="_M/NVM_INIT_CONTROL2_REG">NVM_INIT_CONTROL2_REG</dfn>      0x000F</u></td></tr>
<tr><th id="759">759</th><td><u>#define <dfn class="macro" id="_M/NVM_INIT_CONTROL3_PORT_B" data-ref="_M/NVM_INIT_CONTROL3_PORT_B">NVM_INIT_CONTROL3_PORT_B</dfn>   0x0014</u></td></tr>
<tr><th id="760">760</th><td><u>#define <dfn class="macro" id="_M/NVM_INIT_CONTROL3_PORT_A" data-ref="_M/NVM_INIT_CONTROL3_PORT_A">NVM_INIT_CONTROL3_PORT_A</dfn>   0x0024</u></td></tr>
<tr><th id="761">761</th><td><u>#define <dfn class="macro" id="_M/NVM_ALT_MAC_ADDR_PTR" data-ref="_M/NVM_ALT_MAC_ADDR_PTR">NVM_ALT_MAC_ADDR_PTR</dfn>       0x0037</u></td></tr>
<tr><th id="762">762</th><td><u>#define <dfn class="macro" id="_M/NVM_CHECKSUM_REG" data-ref="_M/NVM_CHECKSUM_REG">NVM_CHECKSUM_REG</dfn>           0x003F</u></td></tr>
<tr><th id="763">763</th><td><u>#define <dfn class="macro" id="_M/NVM_COMPATIBILITY_REG_3" data-ref="_M/NVM_COMPATIBILITY_REG_3">NVM_COMPATIBILITY_REG_3</dfn>    0x0003</u></td></tr>
<tr><th id="764">764</th><td><u>#define <dfn class="macro" id="_M/NVM_COMPATIBILITY_BIT_MASK" data-ref="_M/NVM_COMPATIBILITY_BIT_MASK">NVM_COMPATIBILITY_BIT_MASK</dfn> 0x8000</u></td></tr>
<tr><th id="765">765</th><td><u>#define <dfn class="macro" id="_M/NVM_MAC_ADDR" data-ref="_M/NVM_MAC_ADDR">NVM_MAC_ADDR</dfn>               0x0000</u></td></tr>
<tr><th id="766">766</th><td><u>#define <dfn class="macro" id="_M/NVM_SUB_DEV_ID" data-ref="_M/NVM_SUB_DEV_ID">NVM_SUB_DEV_ID</dfn>             0x000B</u></td></tr>
<tr><th id="767">767</th><td><u>#define <dfn class="macro" id="_M/NVM_SUB_VEN_ID" data-ref="_M/NVM_SUB_VEN_ID">NVM_SUB_VEN_ID</dfn>             0x000C</u></td></tr>
<tr><th id="768">768</th><td><u>#define <dfn class="macro" id="_M/NVM_DEV_ID" data-ref="_M/NVM_DEV_ID">NVM_DEV_ID</dfn>                 0x000D</u></td></tr>
<tr><th id="769">769</th><td><u>#define <dfn class="macro" id="_M/NVM_VEN_ID" data-ref="_M/NVM_VEN_ID">NVM_VEN_ID</dfn>                 0x000E</u></td></tr>
<tr><th id="770">770</th><td><u>#define <dfn class="macro" id="_M/NVM_INIT_CTRL_2" data-ref="_M/NVM_INIT_CTRL_2">NVM_INIT_CTRL_2</dfn>            0x000F</u></td></tr>
<tr><th id="771">771</th><td><u>#define <dfn class="macro" id="_M/NVM_INIT_CTRL_4" data-ref="_M/NVM_INIT_CTRL_4">NVM_INIT_CTRL_4</dfn>            0x0013</u></td></tr>
<tr><th id="772">772</th><td><u>#define <dfn class="macro" id="_M/NVM_LED_1_CFG" data-ref="_M/NVM_LED_1_CFG">NVM_LED_1_CFG</dfn>              0x001C</u></td></tr>
<tr><th id="773">773</th><td><u>#define <dfn class="macro" id="_M/NVM_LED_0_2_CFG" data-ref="_M/NVM_LED_0_2_CFG">NVM_LED_0_2_CFG</dfn>            0x001F</u></td></tr>
<tr><th id="774">774</th><td><u>#define <dfn class="macro" id="_M/NVM_ETRACK_WORD" data-ref="_M/NVM_ETRACK_WORD">NVM_ETRACK_WORD</dfn>            0x0042</u></td></tr>
<tr><th id="775">775</th><td><u>#define <dfn class="macro" id="_M/NVM_ETRACK_HIWORD" data-ref="_M/NVM_ETRACK_HIWORD">NVM_ETRACK_HIWORD</dfn>          0x0043</u></td></tr>
<tr><th id="776">776</th><td><u>#define <dfn class="macro" id="_M/NVM_COMB_VER_OFF" data-ref="_M/NVM_COMB_VER_OFF">NVM_COMB_VER_OFF</dfn>           0x0083</u></td></tr>
<tr><th id="777">777</th><td><u>#define <dfn class="macro" id="_M/NVM_COMB_VER_PTR" data-ref="_M/NVM_COMB_VER_PTR">NVM_COMB_VER_PTR</dfn>           0x003d</u></td></tr>
<tr><th id="778">778</th><td></td></tr>
<tr><th id="779">779</th><td><i>/* NVM version defines */</i></td></tr>
<tr><th id="780">780</th><td><u>#define <dfn class="macro" id="_M/NVM_MAJOR_MASK" data-ref="_M/NVM_MAJOR_MASK">NVM_MAJOR_MASK</dfn>			0xF000</u></td></tr>
<tr><th id="781">781</th><td><u>#define <dfn class="macro" id="_M/NVM_MINOR_MASK" data-ref="_M/NVM_MINOR_MASK">NVM_MINOR_MASK</dfn>			0x0FF0</u></td></tr>
<tr><th id="782">782</th><td><u>#define <dfn class="macro" id="_M/NVM_IMAGE_ID_MASK" data-ref="_M/NVM_IMAGE_ID_MASK">NVM_IMAGE_ID_MASK</dfn>		0x000F</u></td></tr>
<tr><th id="783">783</th><td><u>#define <dfn class="macro" id="_M/NVM_COMB_VER_MASK" data-ref="_M/NVM_COMB_VER_MASK">NVM_COMB_VER_MASK</dfn>		0x00FF</u></td></tr>
<tr><th id="784">784</th><td><u>#define <dfn class="macro" id="_M/NVM_MAJOR_SHIFT" data-ref="_M/NVM_MAJOR_SHIFT">NVM_MAJOR_SHIFT</dfn>			12</u></td></tr>
<tr><th id="785">785</th><td><u>#define <dfn class="macro" id="_M/NVM_MINOR_SHIFT" data-ref="_M/NVM_MINOR_SHIFT">NVM_MINOR_SHIFT</dfn>			4</u></td></tr>
<tr><th id="786">786</th><td><u>#define <dfn class="macro" id="_M/NVM_COMB_VER_SHFT" data-ref="_M/NVM_COMB_VER_SHFT">NVM_COMB_VER_SHFT</dfn>		8</u></td></tr>
<tr><th id="787">787</th><td><u>#define <dfn class="macro" id="_M/NVM_VER_INVALID" data-ref="_M/NVM_VER_INVALID">NVM_VER_INVALID</dfn>			0xFFFF</u></td></tr>
<tr><th id="788">788</th><td><u>#define <dfn class="macro" id="_M/NVM_ETRACK_SHIFT" data-ref="_M/NVM_ETRACK_SHIFT">NVM_ETRACK_SHIFT</dfn>		16</u></td></tr>
<tr><th id="789">789</th><td><u>#define <dfn class="macro" id="_M/NVM_ETRACK_VALID" data-ref="_M/NVM_ETRACK_VALID">NVM_ETRACK_VALID</dfn>		0x8000</u></td></tr>
<tr><th id="790">790</th><td><u>#define <dfn class="macro" id="_M/NVM_NEW_DEC_MASK" data-ref="_M/NVM_NEW_DEC_MASK">NVM_NEW_DEC_MASK</dfn>		0x0F00</u></td></tr>
<tr><th id="791">791</th><td><u>#define <dfn class="macro" id="_M/NVM_HEX_CONV" data-ref="_M/NVM_HEX_CONV">NVM_HEX_CONV</dfn>			16</u></td></tr>
<tr><th id="792">792</th><td><u>#define <dfn class="macro" id="_M/NVM_HEX_TENS" data-ref="_M/NVM_HEX_TENS">NVM_HEX_TENS</dfn>			10</u></td></tr>
<tr><th id="793">793</th><td></td></tr>
<tr><th id="794">794</th><td><u>#define <dfn class="macro" id="_M/NVM_ETS_CFG" data-ref="_M/NVM_ETS_CFG">NVM_ETS_CFG</dfn>			0x003E</u></td></tr>
<tr><th id="795">795</th><td><u>#define <dfn class="macro" id="_M/NVM_ETS_LTHRES_DELTA_MASK" data-ref="_M/NVM_ETS_LTHRES_DELTA_MASK">NVM_ETS_LTHRES_DELTA_MASK</dfn>	0x07C0</u></td></tr>
<tr><th id="796">796</th><td><u>#define <dfn class="macro" id="_M/NVM_ETS_LTHRES_DELTA_SHIFT" data-ref="_M/NVM_ETS_LTHRES_DELTA_SHIFT">NVM_ETS_LTHRES_DELTA_SHIFT</dfn>	6</u></td></tr>
<tr><th id="797">797</th><td><u>#define <dfn class="macro" id="_M/NVM_ETS_TYPE_MASK" data-ref="_M/NVM_ETS_TYPE_MASK">NVM_ETS_TYPE_MASK</dfn>		0x0038</u></td></tr>
<tr><th id="798">798</th><td><u>#define <dfn class="macro" id="_M/NVM_ETS_TYPE_SHIFT" data-ref="_M/NVM_ETS_TYPE_SHIFT">NVM_ETS_TYPE_SHIFT</dfn>		3</u></td></tr>
<tr><th id="799">799</th><td><u>#define <dfn class="macro" id="_M/NVM_ETS_TYPE_EMC" data-ref="_M/NVM_ETS_TYPE_EMC">NVM_ETS_TYPE_EMC</dfn>		0x000</u></td></tr>
<tr><th id="800">800</th><td><u>#define <dfn class="macro" id="_M/NVM_ETS_NUM_SENSORS_MASK" data-ref="_M/NVM_ETS_NUM_SENSORS_MASK">NVM_ETS_NUM_SENSORS_MASK</dfn>	0x0007</u></td></tr>
<tr><th id="801">801</th><td><u>#define <dfn class="macro" id="_M/NVM_ETS_DATA_LOC_MASK" data-ref="_M/NVM_ETS_DATA_LOC_MASK">NVM_ETS_DATA_LOC_MASK</dfn>		0x3C00</u></td></tr>
<tr><th id="802">802</th><td><u>#define <dfn class="macro" id="_M/NVM_ETS_DATA_LOC_SHIFT" data-ref="_M/NVM_ETS_DATA_LOC_SHIFT">NVM_ETS_DATA_LOC_SHIFT</dfn>		10</u></td></tr>
<tr><th id="803">803</th><td><u>#define <dfn class="macro" id="_M/NVM_ETS_DATA_INDEX_MASK" data-ref="_M/NVM_ETS_DATA_INDEX_MASK">NVM_ETS_DATA_INDEX_MASK</dfn>		0x0300</u></td></tr>
<tr><th id="804">804</th><td><u>#define <dfn class="macro" id="_M/NVM_ETS_DATA_INDEX_SHIFT" data-ref="_M/NVM_ETS_DATA_INDEX_SHIFT">NVM_ETS_DATA_INDEX_SHIFT</dfn>	8</u></td></tr>
<tr><th id="805">805</th><td><u>#define <dfn class="macro" id="_M/NVM_ETS_DATA_HTHRESH_MASK" data-ref="_M/NVM_ETS_DATA_HTHRESH_MASK">NVM_ETS_DATA_HTHRESH_MASK</dfn>	0x00FF</u></td></tr>
<tr><th id="806">806</th><td></td></tr>
<tr><th id="807">807</th><td><u>#define <dfn class="macro" id="_M/E1000_NVM_CFG_DONE_PORT_0" data-ref="_M/E1000_NVM_CFG_DONE_PORT_0">E1000_NVM_CFG_DONE_PORT_0</dfn>  0x040000 /* MNG config cycle done */</u></td></tr>
<tr><th id="808">808</th><td><u>#define <dfn class="macro" id="_M/E1000_NVM_CFG_DONE_PORT_1" data-ref="_M/E1000_NVM_CFG_DONE_PORT_1">E1000_NVM_CFG_DONE_PORT_1</dfn>  0x080000 /* ...for second port */</u></td></tr>
<tr><th id="809">809</th><td><u>#define <dfn class="macro" id="_M/E1000_NVM_CFG_DONE_PORT_2" data-ref="_M/E1000_NVM_CFG_DONE_PORT_2">E1000_NVM_CFG_DONE_PORT_2</dfn>  0x100000 /* ...for third port */</u></td></tr>
<tr><th id="810">810</th><td><u>#define <dfn class="macro" id="_M/E1000_NVM_CFG_DONE_PORT_3" data-ref="_M/E1000_NVM_CFG_DONE_PORT_3">E1000_NVM_CFG_DONE_PORT_3</dfn>  0x200000 /* ...for fourth port */</u></td></tr>
<tr><th id="811">811</th><td></td></tr>
<tr><th id="812">812</th><td><u>#define <dfn class="macro" id="_M/NVM_82580_LAN_FUNC_OFFSET" data-ref="_M/NVM_82580_LAN_FUNC_OFFSET">NVM_82580_LAN_FUNC_OFFSET</dfn>(a) (a ? (0x40 + (0x40 * a)) : 0)</u></td></tr>
<tr><th id="813">813</th><td></td></tr>
<tr><th id="814">814</th><td><i>/* Mask bits for fields in Word 0x24 of the NVM */</i></td></tr>
<tr><th id="815">815</th><td><u>#define <dfn class="macro" id="_M/NVM_WORD24_COM_MDIO" data-ref="_M/NVM_WORD24_COM_MDIO">NVM_WORD24_COM_MDIO</dfn>         0x0008 /* MDIO interface shared */</u></td></tr>
<tr><th id="816">816</th><td><u>#define <dfn class="macro" id="_M/NVM_WORD24_EXT_MDIO" data-ref="_M/NVM_WORD24_EXT_MDIO">NVM_WORD24_EXT_MDIO</dfn>         0x0004 /* MDIO accesses routed external */</u></td></tr>
<tr><th id="817">817</th><td></td></tr>
<tr><th id="818">818</th><td><i>/* Mask bits for fields in Word 0x0f of the NVM */</i></td></tr>
<tr><th id="819">819</th><td><u>#define <dfn class="macro" id="_M/NVM_WORD0F_PAUSE_MASK" data-ref="_M/NVM_WORD0F_PAUSE_MASK">NVM_WORD0F_PAUSE_MASK</dfn>       0x3000</u></td></tr>
<tr><th id="820">820</th><td><u>#define <dfn class="macro" id="_M/NVM_WORD0F_ASM_DIR" data-ref="_M/NVM_WORD0F_ASM_DIR">NVM_WORD0F_ASM_DIR</dfn>          0x2000</u></td></tr>
<tr><th id="821">821</th><td></td></tr>
<tr><th id="822">822</th><td><i>/* Mask bits for fields in Word 0x1a of the NVM */</i></td></tr>
<tr><th id="823">823</th><td></td></tr>
<tr><th id="824">824</th><td><i>/* length of string needed to store part num */</i></td></tr>
<tr><th id="825">825</th><td><u>#define <dfn class="macro" id="_M/E1000_PBANUM_LENGTH" data-ref="_M/E1000_PBANUM_LENGTH">E1000_PBANUM_LENGTH</dfn>         11</u></td></tr>
<tr><th id="826">826</th><td></td></tr>
<tr><th id="827">827</th><td><i>/* For checksumming, the sum of all words in the NVM should equal 0xBABA. */</i></td></tr>
<tr><th id="828">828</th><td><u>#define <dfn class="macro" id="_M/NVM_SUM" data-ref="_M/NVM_SUM">NVM_SUM</dfn>                    0xBABA</u></td></tr>
<tr><th id="829">829</th><td></td></tr>
<tr><th id="830">830</th><td><u>#define <dfn class="macro" id="_M/NVM_PBA_OFFSET_0" data-ref="_M/NVM_PBA_OFFSET_0">NVM_PBA_OFFSET_0</dfn>           8</u></td></tr>
<tr><th id="831">831</th><td><u>#define <dfn class="macro" id="_M/NVM_PBA_OFFSET_1" data-ref="_M/NVM_PBA_OFFSET_1">NVM_PBA_OFFSET_1</dfn>           9</u></td></tr>
<tr><th id="832">832</th><td><u>#define <dfn class="macro" id="_M/NVM_RESERVED_WORD" data-ref="_M/NVM_RESERVED_WORD">NVM_RESERVED_WORD</dfn>		0xFFFF</u></td></tr>
<tr><th id="833">833</th><td><u>#define <dfn class="macro" id="_M/NVM_PBA_PTR_GUARD" data-ref="_M/NVM_PBA_PTR_GUARD">NVM_PBA_PTR_GUARD</dfn>          0xFAFA</u></td></tr>
<tr><th id="834">834</th><td><u>#define <dfn class="macro" id="_M/NVM_WORD_SIZE_BASE_SHIFT" data-ref="_M/NVM_WORD_SIZE_BASE_SHIFT">NVM_WORD_SIZE_BASE_SHIFT</dfn>   6</u></td></tr>
<tr><th id="835">835</th><td></td></tr>
<tr><th id="836">836</th><td><i>/* NVM Commands - Microwire */</i></td></tr>
<tr><th id="837">837</th><td></td></tr>
<tr><th id="838">838</th><td><i>/* NVM Commands - SPI */</i></td></tr>
<tr><th id="839">839</th><td><u>#define <dfn class="macro" id="_M/NVM_MAX_RETRY_SPI" data-ref="_M/NVM_MAX_RETRY_SPI">NVM_MAX_RETRY_SPI</dfn>          5000 /* Max wait of 5ms, for RDY signal */</u></td></tr>
<tr><th id="840">840</th><td><u>#define <dfn class="macro" id="_M/NVM_WRITE_OPCODE_SPI" data-ref="_M/NVM_WRITE_OPCODE_SPI">NVM_WRITE_OPCODE_SPI</dfn>       0x02 /* NVM write opcode */</u></td></tr>
<tr><th id="841">841</th><td><u>#define <dfn class="macro" id="_M/NVM_READ_OPCODE_SPI" data-ref="_M/NVM_READ_OPCODE_SPI">NVM_READ_OPCODE_SPI</dfn>        0x03 /* NVM read opcode */</u></td></tr>
<tr><th id="842">842</th><td><u>#define <dfn class="macro" id="_M/NVM_A8_OPCODE_SPI" data-ref="_M/NVM_A8_OPCODE_SPI">NVM_A8_OPCODE_SPI</dfn>          0x08 /* opcode bit-3 = address bit-8 */</u></td></tr>
<tr><th id="843">843</th><td><u>#define <dfn class="macro" id="_M/NVM_WREN_OPCODE_SPI" data-ref="_M/NVM_WREN_OPCODE_SPI">NVM_WREN_OPCODE_SPI</dfn>        0x06 /* NVM set Write Enable latch */</u></td></tr>
<tr><th id="844">844</th><td><u>#define <dfn class="macro" id="_M/NVM_RDSR_OPCODE_SPI" data-ref="_M/NVM_RDSR_OPCODE_SPI">NVM_RDSR_OPCODE_SPI</dfn>        0x05 /* NVM read Status register */</u></td></tr>
<tr><th id="845">845</th><td></td></tr>
<tr><th id="846">846</th><td><i>/* SPI NVM Status Register */</i></td></tr>
<tr><th id="847">847</th><td><u>#define <dfn class="macro" id="_M/NVM_STATUS_RDY_SPI" data-ref="_M/NVM_STATUS_RDY_SPI">NVM_STATUS_RDY_SPI</dfn>         0x01</u></td></tr>
<tr><th id="848">848</th><td></td></tr>
<tr><th id="849">849</th><td><i>/* Word definitions for ID LED Settings */</i></td></tr>
<tr><th id="850">850</th><td><u>#define <dfn class="macro" id="_M/ID_LED_RESERVED_0000" data-ref="_M/ID_LED_RESERVED_0000">ID_LED_RESERVED_0000</dfn> 0x0000</u></td></tr>
<tr><th id="851">851</th><td><u>#define <dfn class="macro" id="_M/ID_LED_RESERVED_FFFF" data-ref="_M/ID_LED_RESERVED_FFFF">ID_LED_RESERVED_FFFF</dfn> 0xFFFF</u></td></tr>
<tr><th id="852">852</th><td><u>#define <dfn class="macro" id="_M/ID_LED_DEFAULT" data-ref="_M/ID_LED_DEFAULT">ID_LED_DEFAULT</dfn>       ((ID_LED_OFF1_ON2  &lt;&lt; 12) | \</u></td></tr>
<tr><th id="853">853</th><td><u>			      (ID_LED_OFF1_OFF2 &lt;&lt;  8) | \</u></td></tr>
<tr><th id="854">854</th><td><u>			      (ID_LED_DEF1_DEF2 &lt;&lt;  4) | \</u></td></tr>
<tr><th id="855">855</th><td><u>			      (ID_LED_DEF1_DEF2))</u></td></tr>
<tr><th id="856">856</th><td><u>#define <dfn class="macro" id="_M/ID_LED_DEF1_DEF2" data-ref="_M/ID_LED_DEF1_DEF2">ID_LED_DEF1_DEF2</dfn>     0x1</u></td></tr>
<tr><th id="857">857</th><td><u>#define <dfn class="macro" id="_M/ID_LED_DEF1_ON2" data-ref="_M/ID_LED_DEF1_ON2">ID_LED_DEF1_ON2</dfn>      0x2</u></td></tr>
<tr><th id="858">858</th><td><u>#define <dfn class="macro" id="_M/ID_LED_DEF1_OFF2" data-ref="_M/ID_LED_DEF1_OFF2">ID_LED_DEF1_OFF2</dfn>     0x3</u></td></tr>
<tr><th id="859">859</th><td><u>#define <dfn class="macro" id="_M/ID_LED_ON1_DEF2" data-ref="_M/ID_LED_ON1_DEF2">ID_LED_ON1_DEF2</dfn>      0x4</u></td></tr>
<tr><th id="860">860</th><td><u>#define <dfn class="macro" id="_M/ID_LED_ON1_ON2" data-ref="_M/ID_LED_ON1_ON2">ID_LED_ON1_ON2</dfn>       0x5</u></td></tr>
<tr><th id="861">861</th><td><u>#define <dfn class="macro" id="_M/ID_LED_ON1_OFF2" data-ref="_M/ID_LED_ON1_OFF2">ID_LED_ON1_OFF2</dfn>      0x6</u></td></tr>
<tr><th id="862">862</th><td><u>#define <dfn class="macro" id="_M/ID_LED_OFF1_DEF2" data-ref="_M/ID_LED_OFF1_DEF2">ID_LED_OFF1_DEF2</dfn>     0x7</u></td></tr>
<tr><th id="863">863</th><td><u>#define <dfn class="macro" id="_M/ID_LED_OFF1_ON2" data-ref="_M/ID_LED_OFF1_ON2">ID_LED_OFF1_ON2</dfn>      0x8</u></td></tr>
<tr><th id="864">864</th><td><u>#define <dfn class="macro" id="_M/ID_LED_OFF1_OFF2" data-ref="_M/ID_LED_OFF1_OFF2">ID_LED_OFF1_OFF2</dfn>     0x9</u></td></tr>
<tr><th id="865">865</th><td></td></tr>
<tr><th id="866">866</th><td><u>#define <dfn class="macro" id="_M/IGP_ACTIVITY_LED_MASK" data-ref="_M/IGP_ACTIVITY_LED_MASK">IGP_ACTIVITY_LED_MASK</dfn>   0xFFFFF0FF</u></td></tr>
<tr><th id="867">867</th><td><u>#define <dfn class="macro" id="_M/IGP_ACTIVITY_LED_ENABLE" data-ref="_M/IGP_ACTIVITY_LED_ENABLE">IGP_ACTIVITY_LED_ENABLE</dfn> 0x0300</u></td></tr>
<tr><th id="868">868</th><td><u>#define <dfn class="macro" id="_M/IGP_LED3_MODE" data-ref="_M/IGP_LED3_MODE">IGP_LED3_MODE</dfn>           0x07000000</u></td></tr>
<tr><th id="869">869</th><td></td></tr>
<tr><th id="870">870</th><td><i>/* PCI/PCI-X/PCI-EX Config space */</i></td></tr>
<tr><th id="871">871</th><td><u>#define <dfn class="macro" id="_M/PCIE_DEVICE_CONTROL2" data-ref="_M/PCIE_DEVICE_CONTROL2">PCIE_DEVICE_CONTROL2</dfn>         0x28</u></td></tr>
<tr><th id="872">872</th><td><u>#define <dfn class="macro" id="_M/PCIE_DEVICE_CONTROL2_16ms" data-ref="_M/PCIE_DEVICE_CONTROL2_16ms">PCIE_DEVICE_CONTROL2_16ms</dfn>    0x0005</u></td></tr>
<tr><th id="873">873</th><td></td></tr>
<tr><th id="874">874</th><td><u>#define <dfn class="macro" id="_M/PHY_REVISION_MASK" data-ref="_M/PHY_REVISION_MASK">PHY_REVISION_MASK</dfn>      0xFFFFFFF0</u></td></tr>
<tr><th id="875">875</th><td><u>#define <dfn class="macro" id="_M/MAX_PHY_REG_ADDRESS" data-ref="_M/MAX_PHY_REG_ADDRESS">MAX_PHY_REG_ADDRESS</dfn>    0x1F  /* 5 bit address bus (0-0x1F) */</u></td></tr>
<tr><th id="876">876</th><td><u>#define <dfn class="macro" id="_M/MAX_PHY_MULTI_PAGE_REG" data-ref="_M/MAX_PHY_MULTI_PAGE_REG">MAX_PHY_MULTI_PAGE_REG</dfn> 0xF</u></td></tr>
<tr><th id="877">877</th><td></td></tr>
<tr><th id="878">878</th><td><i>/* Bit definitions for valid PHY IDs. */</i></td></tr>
<tr><th id="879">879</th><td><i>/* I = Integrated</i></td></tr>
<tr><th id="880">880</th><td><i> * E = External</i></td></tr>
<tr><th id="881">881</th><td><i> */</i></td></tr>
<tr><th id="882">882</th><td><u>#define <dfn class="macro" id="_M/M88E1111_I_PHY_ID" data-ref="_M/M88E1111_I_PHY_ID">M88E1111_I_PHY_ID</dfn>    0x01410CC0</u></td></tr>
<tr><th id="883">883</th><td><u>#define <dfn class="macro" id="_M/M88E1112_E_PHY_ID" data-ref="_M/M88E1112_E_PHY_ID">M88E1112_E_PHY_ID</dfn>    0x01410C90</u></td></tr>
<tr><th id="884">884</th><td><u>#define <dfn class="macro" id="_M/I347AT4_E_PHY_ID" data-ref="_M/I347AT4_E_PHY_ID">I347AT4_E_PHY_ID</dfn>     0x01410DC0</u></td></tr>
<tr><th id="885">885</th><td><u>#define <dfn class="macro" id="_M/IGP03E1000_E_PHY_ID" data-ref="_M/IGP03E1000_E_PHY_ID">IGP03E1000_E_PHY_ID</dfn>  0x02A80390</u></td></tr>
<tr><th id="886">886</th><td><u>#define <dfn class="macro" id="_M/I82580_I_PHY_ID" data-ref="_M/I82580_I_PHY_ID">I82580_I_PHY_ID</dfn>      0x015403A0</u></td></tr>
<tr><th id="887">887</th><td><u>#define <dfn class="macro" id="_M/I350_I_PHY_ID" data-ref="_M/I350_I_PHY_ID">I350_I_PHY_ID</dfn>        0x015403B0</u></td></tr>
<tr><th id="888">888</th><td><u>#define <dfn class="macro" id="_M/M88_VENDOR" data-ref="_M/M88_VENDOR">M88_VENDOR</dfn>           0x0141</u></td></tr>
<tr><th id="889">889</th><td><u>#define <dfn class="macro" id="_M/I210_I_PHY_ID" data-ref="_M/I210_I_PHY_ID">I210_I_PHY_ID</dfn>        0x01410C00</u></td></tr>
<tr><th id="890">890</th><td><u>#define <dfn class="macro" id="_M/M88E1543_E_PHY_ID" data-ref="_M/M88E1543_E_PHY_ID">M88E1543_E_PHY_ID</dfn>    0x01410EA0</u></td></tr>
<tr><th id="891">891</th><td><u>#define <dfn class="macro" id="_M/M88E1512_E_PHY_ID" data-ref="_M/M88E1512_E_PHY_ID">M88E1512_E_PHY_ID</dfn>    0x01410DD0</u></td></tr>
<tr><th id="892">892</th><td><u>#define <dfn class="macro" id="_M/BCM54616_E_PHY_ID" data-ref="_M/BCM54616_E_PHY_ID">BCM54616_E_PHY_ID</dfn>    0x03625D10</u></td></tr>
<tr><th id="893">893</th><td></td></tr>
<tr><th id="894">894</th><td><i>/* M88E1000 Specific Registers */</i></td></tr>
<tr><th id="895">895</th><td><u>#define <dfn class="macro" id="_M/M88E1000_PHY_SPEC_CTRL" data-ref="_M/M88E1000_PHY_SPEC_CTRL">M88E1000_PHY_SPEC_CTRL</dfn>     0x10  /* PHY Specific Control Register */</u></td></tr>
<tr><th id="896">896</th><td><u>#define <dfn class="macro" id="_M/M88E1000_PHY_SPEC_STATUS" data-ref="_M/M88E1000_PHY_SPEC_STATUS">M88E1000_PHY_SPEC_STATUS</dfn>   0x11  /* PHY Specific Status Register */</u></td></tr>
<tr><th id="897">897</th><td><u>#define <dfn class="macro" id="_M/M88E1000_EXT_PHY_SPEC_CTRL" data-ref="_M/M88E1000_EXT_PHY_SPEC_CTRL">M88E1000_EXT_PHY_SPEC_CTRL</dfn> 0x14  /* Extended PHY Specific Control */</u></td></tr>
<tr><th id="898">898</th><td></td></tr>
<tr><th id="899">899</th><td><u>#define <dfn class="macro" id="_M/M88E1000_PHY_PAGE_SELECT" data-ref="_M/M88E1000_PHY_PAGE_SELECT">M88E1000_PHY_PAGE_SELECT</dfn>   0x1D  /* Reg 29 for page number setting */</u></td></tr>
<tr><th id="900">900</th><td><u>#define <dfn class="macro" id="_M/M88E1000_PHY_GEN_CONTROL" data-ref="_M/M88E1000_PHY_GEN_CONTROL">M88E1000_PHY_GEN_CONTROL</dfn>   0x1E  /* Its meaning depends on reg 29 */</u></td></tr>
<tr><th id="901">901</th><td></td></tr>
<tr><th id="902">902</th><td><i>/* M88E1000 PHY Specific Control Register */</i></td></tr>
<tr><th id="903">903</th><td><u>#define <dfn class="macro" id="_M/M88E1000_PSCR_POLARITY_REVERSAL" data-ref="_M/M88E1000_PSCR_POLARITY_REVERSAL">M88E1000_PSCR_POLARITY_REVERSAL</dfn> 0x0002 /* 1=Polarity Reversal enabled */</u></td></tr>
<tr><th id="904">904</th><td><i>/* 1=CLK125 low, 0=CLK125 toggling */</i></td></tr>
<tr><th id="905">905</th><td><u>#define <dfn class="macro" id="_M/M88E1000_PSCR_MDI_MANUAL_MODE" data-ref="_M/M88E1000_PSCR_MDI_MANUAL_MODE">M88E1000_PSCR_MDI_MANUAL_MODE</dfn>  0x0000  /* MDI Crossover Mode bits 6:5 */</u></td></tr>
<tr><th id="906">906</th><td>					       <i>/* Manual MDI configuration */</i></td></tr>
<tr><th id="907">907</th><td><u>#define <dfn class="macro" id="_M/M88E1000_PSCR_MDIX_MANUAL_MODE" data-ref="_M/M88E1000_PSCR_MDIX_MANUAL_MODE">M88E1000_PSCR_MDIX_MANUAL_MODE</dfn> 0x0020  /* Manual MDIX configuration */</u></td></tr>
<tr><th id="908">908</th><td><i>/* 1000BASE-T: Auto crossover, 100BASE-TX/10BASE-T: MDI Mode */</i></td></tr>
<tr><th id="909">909</th><td><u>#define <dfn class="macro" id="_M/M88E1000_PSCR_AUTO_X_1000T" data-ref="_M/M88E1000_PSCR_AUTO_X_1000T">M88E1000_PSCR_AUTO_X_1000T</dfn>     0x0040</u></td></tr>
<tr><th id="910">910</th><td><i>/* Auto crossover enabled all speeds */</i></td></tr>
<tr><th id="911">911</th><td><u>#define <dfn class="macro" id="_M/M88E1000_PSCR_AUTO_X_MODE" data-ref="_M/M88E1000_PSCR_AUTO_X_MODE">M88E1000_PSCR_AUTO_X_MODE</dfn>      0x0060</u></td></tr>
<tr><th id="912">912</th><td><i>/* 1=Enable Extended 10BASE-T distance (Lower 10BASE-T Rx Threshold</i></td></tr>
<tr><th id="913">913</th><td><i> * 0=Normal 10BASE-T Rx Threshold</i></td></tr>
<tr><th id="914">914</th><td><i> */</i></td></tr>
<tr><th id="915">915</th><td><i>/* 1=5-bit interface in 100BASE-TX, 0=MII interface in 100BASE-TX */</i></td></tr>
<tr><th id="916">916</th><td><u>#define <dfn class="macro" id="_M/M88E1000_PSCR_ASSERT_CRS_ON_TX" data-ref="_M/M88E1000_PSCR_ASSERT_CRS_ON_TX">M88E1000_PSCR_ASSERT_CRS_ON_TX</dfn>     0x0800 /* 1=Assert CRS on Transmit */</u></td></tr>
<tr><th id="917">917</th><td></td></tr>
<tr><th id="918">918</th><td><i>/* M88E1000 PHY Specific Status Register */</i></td></tr>
<tr><th id="919">919</th><td><u>#define <dfn class="macro" id="_M/M88E1000_PSSR_REV_POLARITY" data-ref="_M/M88E1000_PSSR_REV_POLARITY">M88E1000_PSSR_REV_POLARITY</dfn>       0x0002 /* 1=Polarity reversed */</u></td></tr>
<tr><th id="920">920</th><td><u>#define <dfn class="macro" id="_M/M88E1000_PSSR_DOWNSHIFT" data-ref="_M/M88E1000_PSSR_DOWNSHIFT">M88E1000_PSSR_DOWNSHIFT</dfn>          0x0020 /* 1=Downshifted */</u></td></tr>
<tr><th id="921">921</th><td><u>#define <dfn class="macro" id="_M/M88E1000_PSSR_MDIX" data-ref="_M/M88E1000_PSSR_MDIX">M88E1000_PSSR_MDIX</dfn>               0x0040 /* 1=MDIX; 0=MDI */</u></td></tr>
<tr><th id="922">922</th><td><i>/* 0 = &lt;50M</i></td></tr>
<tr><th id="923">923</th><td><i> * 1 = 50-80M</i></td></tr>
<tr><th id="924">924</th><td><i> * 2 = 80-110M</i></td></tr>
<tr><th id="925">925</th><td><i> * 3 = 110-140M</i></td></tr>
<tr><th id="926">926</th><td><i> * 4 = &gt;140M</i></td></tr>
<tr><th id="927">927</th><td><i> */</i></td></tr>
<tr><th id="928">928</th><td><u>#define <dfn class="macro" id="_M/M88E1000_PSSR_CABLE_LENGTH" data-ref="_M/M88E1000_PSSR_CABLE_LENGTH">M88E1000_PSSR_CABLE_LENGTH</dfn>       0x0380</u></td></tr>
<tr><th id="929">929</th><td><u>#define <dfn class="macro" id="_M/M88E1000_PSSR_SPEED" data-ref="_M/M88E1000_PSSR_SPEED">M88E1000_PSSR_SPEED</dfn>              0xC000 /* Speed, bits 14:15 */</u></td></tr>
<tr><th id="930">930</th><td><u>#define <dfn class="macro" id="_M/M88E1000_PSSR_1000MBS" data-ref="_M/M88E1000_PSSR_1000MBS">M88E1000_PSSR_1000MBS</dfn>            0x8000 /* 10=1000Mbs */</u></td></tr>
<tr><th id="931">931</th><td></td></tr>
<tr><th id="932">932</th><td><u>#define <dfn class="macro" id="_M/M88E1000_PSSR_CABLE_LENGTH_SHIFT" data-ref="_M/M88E1000_PSSR_CABLE_LENGTH_SHIFT">M88E1000_PSSR_CABLE_LENGTH_SHIFT</dfn> 7</u></td></tr>
<tr><th id="933">933</th><td></td></tr>
<tr><th id="934">934</th><td><i>/* M88E1000 Extended PHY Specific Control Register */</i></td></tr>
<tr><th id="935">935</th><td><i>/* 1 = Lost lock detect enabled.</i></td></tr>
<tr><th id="936">936</th><td><i> * Will assert lost lock and bring</i></td></tr>
<tr><th id="937">937</th><td><i> * link down if idle not seen</i></td></tr>
<tr><th id="938">938</th><td><i> * within 1ms in 1000BASE-T</i></td></tr>
<tr><th id="939">939</th><td><i> */</i></td></tr>
<tr><th id="940">940</th><td><i>/* Number of times we will attempt to autonegotiate before downshifting if we</i></td></tr>
<tr><th id="941">941</th><td><i> * are the master</i></td></tr>
<tr><th id="942">942</th><td><i> */</i></td></tr>
<tr><th id="943">943</th><td><u>#define <dfn class="macro" id="_M/M88E1000_EPSCR_MASTER_DOWNSHIFT_MASK" data-ref="_M/M88E1000_EPSCR_MASTER_DOWNSHIFT_MASK">M88E1000_EPSCR_MASTER_DOWNSHIFT_MASK</dfn> 0x0C00</u></td></tr>
<tr><th id="944">944</th><td><u>#define <dfn class="macro" id="_M/M88E1000_EPSCR_MASTER_DOWNSHIFT_1X" data-ref="_M/M88E1000_EPSCR_MASTER_DOWNSHIFT_1X">M88E1000_EPSCR_MASTER_DOWNSHIFT_1X</dfn>   0x0000</u></td></tr>
<tr><th id="945">945</th><td><i>/* Number of times we will attempt to autonegotiate before downshifting if we</i></td></tr>
<tr><th id="946">946</th><td><i> * are the slave</i></td></tr>
<tr><th id="947">947</th><td><i> */</i></td></tr>
<tr><th id="948">948</th><td><u>#define <dfn class="macro" id="_M/M88E1000_EPSCR_SLAVE_DOWNSHIFT_MASK" data-ref="_M/M88E1000_EPSCR_SLAVE_DOWNSHIFT_MASK">M88E1000_EPSCR_SLAVE_DOWNSHIFT_MASK</dfn>  0x0300</u></td></tr>
<tr><th id="949">949</th><td><u>#define <dfn class="macro" id="_M/M88E1000_EPSCR_SLAVE_DOWNSHIFT_1X" data-ref="_M/M88E1000_EPSCR_SLAVE_DOWNSHIFT_1X">M88E1000_EPSCR_SLAVE_DOWNSHIFT_1X</dfn>    0x0100</u></td></tr>
<tr><th id="950">950</th><td><u>#define <dfn class="macro" id="_M/M88E1000_EPSCR_TX_CLK_25" data-ref="_M/M88E1000_EPSCR_TX_CLK_25">M88E1000_EPSCR_TX_CLK_25</dfn>      0x0070 /* 25  MHz TX_CLK */</u></td></tr>
<tr><th id="951">951</th><td></td></tr>
<tr><th id="952">952</th><td><i>/* Intel i347-AT4 Registers */</i></td></tr>
<tr><th id="953">953</th><td></td></tr>
<tr><th id="954">954</th><td><u>#define <dfn class="macro" id="_M/I347AT4_PCDL0" data-ref="_M/I347AT4_PCDL0">I347AT4_PCDL0</dfn>                  0x10 /* Pair 0 PHY Cable Diagnostics Length */</u></td></tr>
<tr><th id="955">955</th><td><u>#define <dfn class="macro" id="_M/I347AT4_PCDL1" data-ref="_M/I347AT4_PCDL1">I347AT4_PCDL1</dfn>                  0x11 /* Pair 1 PHY Cable Diagnostics Length */</u></td></tr>
<tr><th id="956">956</th><td><u>#define <dfn class="macro" id="_M/I347AT4_PCDL2" data-ref="_M/I347AT4_PCDL2">I347AT4_PCDL2</dfn>                  0x12 /* Pair 2 PHY Cable Diagnostics Length */</u></td></tr>
<tr><th id="957">957</th><td><u>#define <dfn class="macro" id="_M/I347AT4_PCDL3" data-ref="_M/I347AT4_PCDL3">I347AT4_PCDL3</dfn>                  0x13 /* Pair 3 PHY Cable Diagnostics Length */</u></td></tr>
<tr><th id="958">958</th><td><u>#define <dfn class="macro" id="_M/I347AT4_PCDC" data-ref="_M/I347AT4_PCDC">I347AT4_PCDC</dfn>                   0x15 /* PHY Cable Diagnostics Control */</u></td></tr>
<tr><th id="959">959</th><td><u>#define <dfn class="macro" id="_M/I347AT4_PAGE_SELECT" data-ref="_M/I347AT4_PAGE_SELECT">I347AT4_PAGE_SELECT</dfn>            0x16</u></td></tr>
<tr><th id="960">960</th><td></td></tr>
<tr><th id="961">961</th><td><i>/* i347-AT4 Extended PHY Specific Control Register */</i></td></tr>
<tr><th id="962">962</th><td></td></tr>
<tr><th id="963">963</th><td><i>/*  Number of times we will attempt to autonegotiate before downshifting if we</i></td></tr>
<tr><th id="964">964</th><td><i> *  are the master</i></td></tr>
<tr><th id="965">965</th><td><i> */</i></td></tr>
<tr><th id="966">966</th><td><u>#define <dfn class="macro" id="_M/I347AT4_PSCR_DOWNSHIFT_ENABLE" data-ref="_M/I347AT4_PSCR_DOWNSHIFT_ENABLE">I347AT4_PSCR_DOWNSHIFT_ENABLE</dfn> 0x0800</u></td></tr>
<tr><th id="967">967</th><td><u>#define <dfn class="macro" id="_M/I347AT4_PSCR_DOWNSHIFT_MASK" data-ref="_M/I347AT4_PSCR_DOWNSHIFT_MASK">I347AT4_PSCR_DOWNSHIFT_MASK</dfn>   0x7000</u></td></tr>
<tr><th id="968">968</th><td><u>#define <dfn class="macro" id="_M/I347AT4_PSCR_DOWNSHIFT_1X" data-ref="_M/I347AT4_PSCR_DOWNSHIFT_1X">I347AT4_PSCR_DOWNSHIFT_1X</dfn>     0x0000</u></td></tr>
<tr><th id="969">969</th><td><u>#define <dfn class="macro" id="_M/I347AT4_PSCR_DOWNSHIFT_2X" data-ref="_M/I347AT4_PSCR_DOWNSHIFT_2X">I347AT4_PSCR_DOWNSHIFT_2X</dfn>     0x1000</u></td></tr>
<tr><th id="970">970</th><td><u>#define <dfn class="macro" id="_M/I347AT4_PSCR_DOWNSHIFT_3X" data-ref="_M/I347AT4_PSCR_DOWNSHIFT_3X">I347AT4_PSCR_DOWNSHIFT_3X</dfn>     0x2000</u></td></tr>
<tr><th id="971">971</th><td><u>#define <dfn class="macro" id="_M/I347AT4_PSCR_DOWNSHIFT_4X" data-ref="_M/I347AT4_PSCR_DOWNSHIFT_4X">I347AT4_PSCR_DOWNSHIFT_4X</dfn>     0x3000</u></td></tr>
<tr><th id="972">972</th><td><u>#define <dfn class="macro" id="_M/I347AT4_PSCR_DOWNSHIFT_5X" data-ref="_M/I347AT4_PSCR_DOWNSHIFT_5X">I347AT4_PSCR_DOWNSHIFT_5X</dfn>     0x4000</u></td></tr>
<tr><th id="973">973</th><td><u>#define <dfn class="macro" id="_M/I347AT4_PSCR_DOWNSHIFT_6X" data-ref="_M/I347AT4_PSCR_DOWNSHIFT_6X">I347AT4_PSCR_DOWNSHIFT_6X</dfn>     0x5000</u></td></tr>
<tr><th id="974">974</th><td><u>#define <dfn class="macro" id="_M/I347AT4_PSCR_DOWNSHIFT_7X" data-ref="_M/I347AT4_PSCR_DOWNSHIFT_7X">I347AT4_PSCR_DOWNSHIFT_7X</dfn>     0x6000</u></td></tr>
<tr><th id="975">975</th><td><u>#define <dfn class="macro" id="_M/I347AT4_PSCR_DOWNSHIFT_8X" data-ref="_M/I347AT4_PSCR_DOWNSHIFT_8X">I347AT4_PSCR_DOWNSHIFT_8X</dfn>     0x7000</u></td></tr>
<tr><th id="976">976</th><td></td></tr>
<tr><th id="977">977</th><td><i>/* i347-AT4 PHY Cable Diagnostics Control */</i></td></tr>
<tr><th id="978">978</th><td><u>#define <dfn class="macro" id="_M/I347AT4_PCDC_CABLE_LENGTH_UNIT" data-ref="_M/I347AT4_PCDC_CABLE_LENGTH_UNIT">I347AT4_PCDC_CABLE_LENGTH_UNIT</dfn> 0x0400 /* 0=cm 1=meters */</u></td></tr>
<tr><th id="979">979</th><td></td></tr>
<tr><th id="980">980</th><td><i>/* Marvell 1112 only registers */</i></td></tr>
<tr><th id="981">981</th><td><u>#define <dfn class="macro" id="_M/M88E1112_VCT_DSP_DISTANCE" data-ref="_M/M88E1112_VCT_DSP_DISTANCE">M88E1112_VCT_DSP_DISTANCE</dfn>       0x001A</u></td></tr>
<tr><th id="982">982</th><td></td></tr>
<tr><th id="983">983</th><td><i>/* M88EC018 Rev 2 specific DownShift settings */</i></td></tr>
<tr><th id="984">984</th><td><u>#define <dfn class="macro" id="_M/M88EC018_EPSCR_DOWNSHIFT_COUNTER_MASK" data-ref="_M/M88EC018_EPSCR_DOWNSHIFT_COUNTER_MASK">M88EC018_EPSCR_DOWNSHIFT_COUNTER_MASK</dfn>  0x0E00</u></td></tr>
<tr><th id="985">985</th><td><u>#define <dfn class="macro" id="_M/M88EC018_EPSCR_DOWNSHIFT_COUNTER_5X" data-ref="_M/M88EC018_EPSCR_DOWNSHIFT_COUNTER_5X">M88EC018_EPSCR_DOWNSHIFT_COUNTER_5X</dfn>    0x0800</u></td></tr>
<tr><th id="986">986</th><td></td></tr>
<tr><th id="987">987</th><td><i>/* MDI Control */</i></td></tr>
<tr><th id="988">988</th><td><u>#define <dfn class="macro" id="_M/E1000_MDIC_DATA_MASK" data-ref="_M/E1000_MDIC_DATA_MASK">E1000_MDIC_DATA_MASK</dfn> 0x0000FFFF</u></td></tr>
<tr><th id="989">989</th><td><u>#define <dfn class="macro" id="_M/E1000_MDIC_REG_MASK" data-ref="_M/E1000_MDIC_REG_MASK">E1000_MDIC_REG_MASK</dfn>  0x001F0000</u></td></tr>
<tr><th id="990">990</th><td><u>#define <dfn class="macro" id="_M/E1000_MDIC_REG_SHIFT" data-ref="_M/E1000_MDIC_REG_SHIFT">E1000_MDIC_REG_SHIFT</dfn> 16</u></td></tr>
<tr><th id="991">991</th><td><u>#define <dfn class="macro" id="_M/E1000_MDIC_PHY_MASK" data-ref="_M/E1000_MDIC_PHY_MASK">E1000_MDIC_PHY_MASK</dfn>  0x03E00000</u></td></tr>
<tr><th id="992">992</th><td><u>#define <dfn class="macro" id="_M/E1000_MDIC_PHY_SHIFT" data-ref="_M/E1000_MDIC_PHY_SHIFT">E1000_MDIC_PHY_SHIFT</dfn> 21</u></td></tr>
<tr><th id="993">993</th><td><u>#define <dfn class="macro" id="_M/E1000_MDIC_OP_WRITE" data-ref="_M/E1000_MDIC_OP_WRITE">E1000_MDIC_OP_WRITE</dfn>  0x04000000</u></td></tr>
<tr><th id="994">994</th><td><u>#define <dfn class="macro" id="_M/E1000_MDIC_OP_READ" data-ref="_M/E1000_MDIC_OP_READ">E1000_MDIC_OP_READ</dfn>   0x08000000</u></td></tr>
<tr><th id="995">995</th><td><u>#define <dfn class="macro" id="_M/E1000_MDIC_READY" data-ref="_M/E1000_MDIC_READY">E1000_MDIC_READY</dfn>     0x10000000</u></td></tr>
<tr><th id="996">996</th><td><u>#define <dfn class="macro" id="_M/E1000_MDIC_INT_EN" data-ref="_M/E1000_MDIC_INT_EN">E1000_MDIC_INT_EN</dfn>    0x20000000</u></td></tr>
<tr><th id="997">997</th><td><u>#define <dfn class="macro" id="_M/E1000_MDIC_ERROR" data-ref="_M/E1000_MDIC_ERROR">E1000_MDIC_ERROR</dfn>     0x40000000</u></td></tr>
<tr><th id="998">998</th><td><u>#define <dfn class="macro" id="_M/E1000_MDIC_DEST" data-ref="_M/E1000_MDIC_DEST">E1000_MDIC_DEST</dfn>      0x80000000</u></td></tr>
<tr><th id="999">999</th><td></td></tr>
<tr><th id="1000">1000</th><td><i>/* Thermal Sensor */</i></td></tr>
<tr><th id="1001">1001</th><td><u>#define <dfn class="macro" id="_M/E1000_THSTAT_PWR_DOWN" data-ref="_M/E1000_THSTAT_PWR_DOWN">E1000_THSTAT_PWR_DOWN</dfn>       0x00000001 /* Power Down Event */</u></td></tr>
<tr><th id="1002">1002</th><td><u>#define <dfn class="macro" id="_M/E1000_THSTAT_LINK_THROTTLE" data-ref="_M/E1000_THSTAT_LINK_THROTTLE">E1000_THSTAT_LINK_THROTTLE</dfn>  0x00000002 /* Link Speed Throttle Event */</u></td></tr>
<tr><th id="1003">1003</th><td></td></tr>
<tr><th id="1004">1004</th><td><i>/* Energy Efficient Ethernet */</i></td></tr>
<tr><th id="1005">1005</th><td><u>#define <dfn class="macro" id="_M/E1000_IPCNFG_EEE_1G_AN" data-ref="_M/E1000_IPCNFG_EEE_1G_AN">E1000_IPCNFG_EEE_1G_AN</dfn>       0x00000008  /* EEE Enable 1G AN */</u></td></tr>
<tr><th id="1006">1006</th><td><u>#define <dfn class="macro" id="_M/E1000_IPCNFG_EEE_100M_AN" data-ref="_M/E1000_IPCNFG_EEE_100M_AN">E1000_IPCNFG_EEE_100M_AN</dfn>     0x00000004  /* EEE Enable 100M AN */</u></td></tr>
<tr><th id="1007">1007</th><td><u>#define <dfn class="macro" id="_M/E1000_EEER_TX_LPI_EN" data-ref="_M/E1000_EEER_TX_LPI_EN">E1000_EEER_TX_LPI_EN</dfn>         0x00010000  /* EEE Tx LPI Enable */</u></td></tr>
<tr><th id="1008">1008</th><td><u>#define <dfn class="macro" id="_M/E1000_EEER_RX_LPI_EN" data-ref="_M/E1000_EEER_RX_LPI_EN">E1000_EEER_RX_LPI_EN</dfn>         0x00020000  /* EEE Rx LPI Enable */</u></td></tr>
<tr><th id="1009">1009</th><td><u>#define <dfn class="macro" id="_M/E1000_EEER_FRC_AN" data-ref="_M/E1000_EEER_FRC_AN">E1000_EEER_FRC_AN</dfn>            0x10000000  /* Enable EEE in loopback */</u></td></tr>
<tr><th id="1010">1010</th><td><u>#define <dfn class="macro" id="_M/E1000_EEER_LPI_FC" data-ref="_M/E1000_EEER_LPI_FC">E1000_EEER_LPI_FC</dfn>            0x00040000  /* EEE Enable on FC */</u></td></tr>
<tr><th id="1011">1011</th><td><u>#define <dfn class="macro" id="_M/E1000_EEE_SU_LPI_CLK_STP" data-ref="_M/E1000_EEE_SU_LPI_CLK_STP">E1000_EEE_SU_LPI_CLK_STP</dfn>     0X00800000  /* EEE LPI Clock Stop */</u></td></tr>
<tr><th id="1012">1012</th><td><u>#define <dfn class="macro" id="_M/E1000_EEER_EEE_NEG" data-ref="_M/E1000_EEER_EEE_NEG">E1000_EEER_EEE_NEG</dfn>           0x20000000  /* EEE capability nego */</u></td></tr>
<tr><th id="1013">1013</th><td><u>#define <dfn class="macro" id="_M/E1000_EEE_LP_ADV_ADDR_I350" data-ref="_M/E1000_EEE_LP_ADV_ADDR_I350">E1000_EEE_LP_ADV_ADDR_I350</dfn>   0x040F      /* EEE LP Advertisement */</u></td></tr>
<tr><th id="1014">1014</th><td><u>#define <dfn class="macro" id="_M/E1000_EEE_LP_ADV_DEV_I210" data-ref="_M/E1000_EEE_LP_ADV_DEV_I210">E1000_EEE_LP_ADV_DEV_I210</dfn>    7           /* EEE LP Adv Device */</u></td></tr>
<tr><th id="1015">1015</th><td><u>#define <dfn class="macro" id="_M/E1000_EEE_LP_ADV_ADDR_I210" data-ref="_M/E1000_EEE_LP_ADV_ADDR_I210">E1000_EEE_LP_ADV_ADDR_I210</dfn>   61          /* EEE LP Adv Register */</u></td></tr>
<tr><th id="1016">1016</th><td><u>#define <dfn class="macro" id="_M/E1000_MMDAC_FUNC_DATA" data-ref="_M/E1000_MMDAC_FUNC_DATA">E1000_MMDAC_FUNC_DATA</dfn>        0x4000      /* Data, no post increment */</u></td></tr>
<tr><th id="1017">1017</th><td><u>#define <dfn class="macro" id="_M/E1000_M88E1543_PAGE_ADDR" data-ref="_M/E1000_M88E1543_PAGE_ADDR">E1000_M88E1543_PAGE_ADDR</dfn>	0x16       /* Page Offset Register */</u></td></tr>
<tr><th id="1018">1018</th><td><u>#define <dfn class="macro" id="_M/E1000_M88E1543_EEE_CTRL_1" data-ref="_M/E1000_M88E1543_EEE_CTRL_1">E1000_M88E1543_EEE_CTRL_1</dfn>	0x0</u></td></tr>
<tr><th id="1019">1019</th><td><u>#define <dfn class="macro" id="_M/E1000_M88E1543_EEE_CTRL_1_MS" data-ref="_M/E1000_M88E1543_EEE_CTRL_1_MS">E1000_M88E1543_EEE_CTRL_1_MS</dfn>	0x0001     /* EEE Master/Slave */</u></td></tr>
<tr><th id="1020">1020</th><td><u>#define <dfn class="macro" id="_M/E1000_M88E1543_FIBER_CTRL" data-ref="_M/E1000_M88E1543_FIBER_CTRL">E1000_M88E1543_FIBER_CTRL</dfn>	0x0</u></td></tr>
<tr><th id="1021">1021</th><td><u>#define <dfn class="macro" id="_M/E1000_EEE_ADV_DEV_I354" data-ref="_M/E1000_EEE_ADV_DEV_I354">E1000_EEE_ADV_DEV_I354</dfn>		7</u></td></tr>
<tr><th id="1022">1022</th><td><u>#define <dfn class="macro" id="_M/E1000_EEE_ADV_ADDR_I354" data-ref="_M/E1000_EEE_ADV_ADDR_I354">E1000_EEE_ADV_ADDR_I354</dfn>		60</u></td></tr>
<tr><th id="1023">1023</th><td><u>#define <dfn class="macro" id="_M/E1000_EEE_ADV_100_SUPPORTED" data-ref="_M/E1000_EEE_ADV_100_SUPPORTED">E1000_EEE_ADV_100_SUPPORTED</dfn>	BIT(1)   /* 100BaseTx EEE Supported */</u></td></tr>
<tr><th id="1024">1024</th><td><u>#define <dfn class="macro" id="_M/E1000_EEE_ADV_1000_SUPPORTED" data-ref="_M/E1000_EEE_ADV_1000_SUPPORTED">E1000_EEE_ADV_1000_SUPPORTED</dfn>	BIT(2)   /* 1000BaseT EEE Supported */</u></td></tr>
<tr><th id="1025">1025</th><td><u>#define <dfn class="macro" id="_M/E1000_PCS_STATUS_DEV_I354" data-ref="_M/E1000_PCS_STATUS_DEV_I354">E1000_PCS_STATUS_DEV_I354</dfn>	3</u></td></tr>
<tr><th id="1026">1026</th><td><u>#define <dfn class="macro" id="_M/E1000_PCS_STATUS_ADDR_I354" data-ref="_M/E1000_PCS_STATUS_ADDR_I354">E1000_PCS_STATUS_ADDR_I354</dfn>	1</u></td></tr>
<tr><th id="1027">1027</th><td><u>#define <dfn class="macro" id="_M/E1000_PCS_STATUS_TX_LPI_IND" data-ref="_M/E1000_PCS_STATUS_TX_LPI_IND">E1000_PCS_STATUS_TX_LPI_IND</dfn>	0x0200     /* Tx in LPI state */</u></td></tr>
<tr><th id="1028">1028</th><td><u>#define <dfn class="macro" id="_M/E1000_PCS_STATUS_RX_LPI_RCVD" data-ref="_M/E1000_PCS_STATUS_RX_LPI_RCVD">E1000_PCS_STATUS_RX_LPI_RCVD</dfn>	0x0400</u></td></tr>
<tr><th id="1029">1029</th><td><u>#define <dfn class="macro" id="_M/E1000_PCS_STATUS_TX_LPI_RCVD" data-ref="_M/E1000_PCS_STATUS_TX_LPI_RCVD">E1000_PCS_STATUS_TX_LPI_RCVD</dfn>	0x0800</u></td></tr>
<tr><th id="1030">1030</th><td></td></tr>
<tr><th id="1031">1031</th><td><i>/* SerDes Control */</i></td></tr>
<tr><th id="1032">1032</th><td><u>#define <dfn class="macro" id="_M/E1000_GEN_CTL_READY" data-ref="_M/E1000_GEN_CTL_READY">E1000_GEN_CTL_READY</dfn>             0x80000000</u></td></tr>
<tr><th id="1033">1033</th><td><u>#define <dfn class="macro" id="_M/E1000_GEN_CTL_ADDRESS_SHIFT" data-ref="_M/E1000_GEN_CTL_ADDRESS_SHIFT">E1000_GEN_CTL_ADDRESS_SHIFT</dfn>     8</u></td></tr>
<tr><th id="1034">1034</th><td><u>#define <dfn class="macro" id="_M/E1000_GEN_POLL_TIMEOUT" data-ref="_M/E1000_GEN_POLL_TIMEOUT">E1000_GEN_POLL_TIMEOUT</dfn>          640</u></td></tr>
<tr><th id="1035">1035</th><td></td></tr>
<tr><th id="1036">1036</th><td><u>#define <dfn class="macro" id="_M/E1000_VFTA_ENTRY_SHIFT" data-ref="_M/E1000_VFTA_ENTRY_SHIFT">E1000_VFTA_ENTRY_SHIFT</dfn>               5</u></td></tr>
<tr><th id="1037">1037</th><td><u>#define <dfn class="macro" id="_M/E1000_VFTA_ENTRY_MASK" data-ref="_M/E1000_VFTA_ENTRY_MASK">E1000_VFTA_ENTRY_MASK</dfn>                0x7F</u></td></tr>
<tr><th id="1038">1038</th><td><u>#define <dfn class="macro" id="_M/E1000_VFTA_ENTRY_BIT_SHIFT_MASK" data-ref="_M/E1000_VFTA_ENTRY_BIT_SHIFT_MASK">E1000_VFTA_ENTRY_BIT_SHIFT_MASK</dfn>      0x1F</u></td></tr>
<tr><th id="1039">1039</th><td></td></tr>
<tr><th id="1040">1040</th><td><i>/* DMA Coalescing register fields */</i></td></tr>
<tr><th id="1041">1041</th><td><u>#define <dfn class="macro" id="_M/E1000_PCIEMISC_LX_DECISION" data-ref="_M/E1000_PCIEMISC_LX_DECISION">E1000_PCIEMISC_LX_DECISION</dfn>      0x00000080 /* Lx power on DMA coal */</u></td></tr>
<tr><th id="1042">1042</th><td></td></tr>
<tr><th id="1043">1043</th><td><i>/* Tx Rate-Scheduler Config fields */</i></td></tr>
<tr><th id="1044">1044</th><td><u>#define <dfn class="macro" id="_M/E1000_RTTBCNRC_RS_ENA" data-ref="_M/E1000_RTTBCNRC_RS_ENA">E1000_RTTBCNRC_RS_ENA</dfn>		0x80000000</u></td></tr>
<tr><th id="1045">1045</th><td><u>#define <dfn class="macro" id="_M/E1000_RTTBCNRC_RF_DEC_MASK" data-ref="_M/E1000_RTTBCNRC_RF_DEC_MASK">E1000_RTTBCNRC_RF_DEC_MASK</dfn>	0x00003FFF</u></td></tr>
<tr><th id="1046">1046</th><td><u>#define <dfn class="macro" id="_M/E1000_RTTBCNRC_RF_INT_SHIFT" data-ref="_M/E1000_RTTBCNRC_RF_INT_SHIFT">E1000_RTTBCNRC_RF_INT_SHIFT</dfn>	14</u></td></tr>
<tr><th id="1047">1047</th><td><u>#define <dfn class="macro" id="_M/E1000_RTTBCNRC_RF_INT_MASK" data-ref="_M/E1000_RTTBCNRC_RF_INT_MASK">E1000_RTTBCNRC_RF_INT_MASK</dfn>	\</u></td></tr>
<tr><th id="1048">1048</th><td><u>	(E1000_RTTBCNRC_RF_DEC_MASK &lt;&lt; E1000_RTTBCNRC_RF_INT_SHIFT)</u></td></tr>
<tr><th id="1049">1049</th><td></td></tr>
<tr><th id="1050">1050</th><td><u>#define <dfn class="macro" id="_M/E1000_VLAPQF_QUEUE_SEL" data-ref="_M/E1000_VLAPQF_QUEUE_SEL">E1000_VLAPQF_QUEUE_SEL</dfn>(_n, q_idx) (q_idx &lt;&lt; ((_n) * 4))</u></td></tr>
<tr><th id="1051">1051</th><td><u>#define <dfn class="macro" id="_M/E1000_VLAPQF_P_VALID" data-ref="_M/E1000_VLAPQF_P_VALID">E1000_VLAPQF_P_VALID</dfn>(_n)	(0x1 &lt;&lt; (3 + (_n) * 4))</u></td></tr>
<tr><th id="1052">1052</th><td><u>#define <dfn class="macro" id="_M/E1000_VLAPQF_QUEUE_MASK" data-ref="_M/E1000_VLAPQF_QUEUE_MASK">E1000_VLAPQF_QUEUE_MASK</dfn>	0x03</u></td></tr>
<tr><th id="1053">1053</th><td></td></tr>
<tr><th id="1054">1054</th><td><u>#<span data-ppcond="24">endif</span></u></td></tr>
<tr><th id="1055">1055</th><td></td></tr>
</table><hr/><p id='footer'>
Generated while processing <a href='e1000_82575.c.html'>linux-4.14.y/drivers/net/ethernet/intel/igb/e1000_82575.c</a><br/>Generated on <em>2018-Aug-13</em> from project linux-4.14.y revision <em>linux-4.14.y</em><br />Powered by <a href='https://woboq.com'><img alt='Woboq' src='https://code.woboq.org/woboq-16.png' width='41' height='16' /></a> <a href='https://code.woboq.org'>Code Browser</a> 2.1
<br/>Generator usage only permitted with license.</p>
</div></body></html>
