<?xml version="1.0" encoding="UTF-8"?>
<BaliProject version="3.2" title="FPGA30" device="LFE5U-85F-8BG756C" default_implementation="impl1">
    <Options/>
    <Implementation title="impl1" dir="impl1" description="impl1" synthesis="synplify" default_strategy="Strategy1">
        <Options def_top="FPGA10"/>
        <Source name="FPGA30.v" type="Verilog" type_short="Verilog">
            <Options top_module="FPGA10"/>
        </Source>
        <Source name="sys_pll/sys_pll.sbx" type="sbx" type_short="SBX">
            <Options/>
        </Source>
        <Source name="FPGA30.lpf" type="Logic Preference" type_short="LPF">
            <Options/>
        </Source>
    </Implementation>
    <Strategy name="Strategy1" file="FPGA301.sty"/>
</BaliProject>
