// Generated by CIRCT firtool-1.62.0
// Standard header to adapt well known macros for register randomization.
`ifndef RANDOMIZE
  `ifdef RANDOMIZE_MEM_INIT
    `define RANDOMIZE
  `endif // RANDOMIZE_MEM_INIT
`endif // not def RANDOMIZE
`ifndef RANDOMIZE
  `ifdef RANDOMIZE_REG_INIT
    `define RANDOMIZE
  `endif // RANDOMIZE_REG_INIT
`endif // not def RANDOMIZE

// RANDOM may be set to an expression that produces a 32-bit random unsigned value.
`ifndef RANDOM
  `define RANDOM $random
`endif // not def RANDOM

// Users can define INIT_RANDOM as general code that gets injected into the
// initializer block for modules with registers.
`ifndef INIT_RANDOM
  `define INIT_RANDOM
`endif // not def INIT_RANDOM

// If using random initialization, you can also define RANDOMIZE_DELAY to
// customize the delay used, otherwise 0.002 is used.
`ifndef RANDOMIZE_DELAY
  `define RANDOMIZE_DELAY 0.002
`endif // not def RANDOMIZE_DELAY

// Define INIT_RANDOM_PROLOG_ for use in our modules below.
`ifndef INIT_RANDOM_PROLOG_
  `ifdef RANDOMIZE
    `ifdef VERILATOR
      `define INIT_RANDOM_PROLOG_ `INIT_RANDOM
    `else  // VERILATOR
      `define INIT_RANDOM_PROLOG_ `INIT_RANDOM #`RANDOMIZE_DELAY begin end
    `endif // VERILATOR
  `else  // RANDOMIZE
    `define INIT_RANDOM_PROLOG_
  `endif // RANDOMIZE
`endif // not def INIT_RANDOM_PROLOG_

// Include register initializers in init blocks unless synthesis is set
`ifndef SYNTHESIS
  `ifndef ENABLE_INITIAL_REG_
    `define ENABLE_INITIAL_REG_
  `endif // not def ENABLE_INITIAL_REG_
`endif // not def SYNTHESIS

// Include rmemory initializers in init blocks unless synthesis is set
`ifndef SYNTHESIS
  `ifndef ENABLE_INITIAL_MEM_
    `define ENABLE_INITIAL_MEM_
  `endif // not def ENABLE_INITIAL_MEM_
`endif // not def SYNTHESIS

// Standard header to adapt well known macros for prints and assertions.

// Users can define 'PRINTF_COND' to add an extra gate to prints.
`ifndef PRINTF_COND_
  `ifdef PRINTF_COND
    `define PRINTF_COND_ (`PRINTF_COND)
  `else  // PRINTF_COND
    `define PRINTF_COND_ 1
  `endif // PRINTF_COND
`endif // not def PRINTF_COND_

// Users can define 'ASSERT_VERBOSE_COND' to add an extra gate to assert error printing.
`ifndef ASSERT_VERBOSE_COND_
  `ifdef ASSERT_VERBOSE_COND
    `define ASSERT_VERBOSE_COND_ (`ASSERT_VERBOSE_COND)
  `else  // ASSERT_VERBOSE_COND
    `define ASSERT_VERBOSE_COND_ 1
  `endif // ASSERT_VERBOSE_COND
`endif // not def ASSERT_VERBOSE_COND_

// Users can define 'STOP_COND' to add an extra gate to stop conditions.
`ifndef STOP_COND_
  `ifdef STOP_COND
    `define STOP_COND_ (`STOP_COND)
  `else  // STOP_COND
    `define STOP_COND_ 1
  `endif // STOP_COND
`endif // not def STOP_COND_

module FPUexe(	// ventus/src/pipeline/execution.scala:733:7
  input         clock,	// ventus/src/pipeline/execution.scala:733:7
                reset,	// ventus/src/pipeline/execution.scala:733:7
  output        io_in_ready,	// ventus/src/pipeline/execution.scala:735:14
  input         io_in_valid,	// ventus/src/pipeline/execution.scala:735:14
  input  [31:0] io_in_bits_in1_0,	// ventus/src/pipeline/execution.scala:735:14
                io_in_bits_in1_1,	// ventus/src/pipeline/execution.scala:735:14
                io_in_bits_in1_2,	// ventus/src/pipeline/execution.scala:735:14
                io_in_bits_in1_3,	// ventus/src/pipeline/execution.scala:735:14
                io_in_bits_in1_4,	// ventus/src/pipeline/execution.scala:735:14
                io_in_bits_in1_5,	// ventus/src/pipeline/execution.scala:735:14
                io_in_bits_in1_6,	// ventus/src/pipeline/execution.scala:735:14
                io_in_bits_in1_7,	// ventus/src/pipeline/execution.scala:735:14
                io_in_bits_in1_8,	// ventus/src/pipeline/execution.scala:735:14
                io_in_bits_in1_9,	// ventus/src/pipeline/execution.scala:735:14
                io_in_bits_in1_10,	// ventus/src/pipeline/execution.scala:735:14
                io_in_bits_in1_11,	// ventus/src/pipeline/execution.scala:735:14
                io_in_bits_in1_12,	// ventus/src/pipeline/execution.scala:735:14
                io_in_bits_in1_13,	// ventus/src/pipeline/execution.scala:735:14
                io_in_bits_in1_14,	// ventus/src/pipeline/execution.scala:735:14
                io_in_bits_in1_15,	// ventus/src/pipeline/execution.scala:735:14
                io_in_bits_in2_0,	// ventus/src/pipeline/execution.scala:735:14
                io_in_bits_in2_1,	// ventus/src/pipeline/execution.scala:735:14
                io_in_bits_in2_2,	// ventus/src/pipeline/execution.scala:735:14
                io_in_bits_in2_3,	// ventus/src/pipeline/execution.scala:735:14
                io_in_bits_in2_4,	// ventus/src/pipeline/execution.scala:735:14
                io_in_bits_in2_5,	// ventus/src/pipeline/execution.scala:735:14
                io_in_bits_in2_6,	// ventus/src/pipeline/execution.scala:735:14
                io_in_bits_in2_7,	// ventus/src/pipeline/execution.scala:735:14
                io_in_bits_in2_8,	// ventus/src/pipeline/execution.scala:735:14
                io_in_bits_in2_9,	// ventus/src/pipeline/execution.scala:735:14
                io_in_bits_in2_10,	// ventus/src/pipeline/execution.scala:735:14
                io_in_bits_in2_11,	// ventus/src/pipeline/execution.scala:735:14
                io_in_bits_in2_12,	// ventus/src/pipeline/execution.scala:735:14
                io_in_bits_in2_13,	// ventus/src/pipeline/execution.scala:735:14
                io_in_bits_in2_14,	// ventus/src/pipeline/execution.scala:735:14
                io_in_bits_in2_15,	// ventus/src/pipeline/execution.scala:735:14
                io_in_bits_in3_0,	// ventus/src/pipeline/execution.scala:735:14
                io_in_bits_in3_1,	// ventus/src/pipeline/execution.scala:735:14
                io_in_bits_in3_2,	// ventus/src/pipeline/execution.scala:735:14
                io_in_bits_in3_3,	// ventus/src/pipeline/execution.scala:735:14
                io_in_bits_in3_4,	// ventus/src/pipeline/execution.scala:735:14
                io_in_bits_in3_5,	// ventus/src/pipeline/execution.scala:735:14
                io_in_bits_in3_6,	// ventus/src/pipeline/execution.scala:735:14
                io_in_bits_in3_7,	// ventus/src/pipeline/execution.scala:735:14
                io_in_bits_in3_8,	// ventus/src/pipeline/execution.scala:735:14
                io_in_bits_in3_9,	// ventus/src/pipeline/execution.scala:735:14
                io_in_bits_in3_10,	// ventus/src/pipeline/execution.scala:735:14
                io_in_bits_in3_11,	// ventus/src/pipeline/execution.scala:735:14
                io_in_bits_in3_12,	// ventus/src/pipeline/execution.scala:735:14
                io_in_bits_in3_13,	// ventus/src/pipeline/execution.scala:735:14
                io_in_bits_in3_14,	// ventus/src/pipeline/execution.scala:735:14
                io_in_bits_in3_15,	// ventus/src/pipeline/execution.scala:735:14
  input         io_in_bits_mask_0,	// ventus/src/pipeline/execution.scala:735:14
                io_in_bits_mask_1,	// ventus/src/pipeline/execution.scala:735:14
                io_in_bits_mask_2,	// ventus/src/pipeline/execution.scala:735:14
                io_in_bits_mask_3,	// ventus/src/pipeline/execution.scala:735:14
                io_in_bits_mask_4,	// ventus/src/pipeline/execution.scala:735:14
                io_in_bits_mask_5,	// ventus/src/pipeline/execution.scala:735:14
                io_in_bits_mask_6,	// ventus/src/pipeline/execution.scala:735:14
                io_in_bits_mask_7,	// ventus/src/pipeline/execution.scala:735:14
                io_in_bits_mask_8,	// ventus/src/pipeline/execution.scala:735:14
                io_in_bits_mask_9,	// ventus/src/pipeline/execution.scala:735:14
                io_in_bits_mask_10,	// ventus/src/pipeline/execution.scala:735:14
                io_in_bits_mask_11,	// ventus/src/pipeline/execution.scala:735:14
                io_in_bits_mask_12,	// ventus/src/pipeline/execution.scala:735:14
                io_in_bits_mask_13,	// ventus/src/pipeline/execution.scala:735:14
                io_in_bits_mask_14,	// ventus/src/pipeline/execution.scala:735:14
                io_in_bits_mask_15,	// ventus/src/pipeline/execution.scala:735:14
  input  [1:0]  io_in_bits_ctrl_wid,	// ventus/src/pipeline/execution.scala:735:14
  input         io_in_bits_ctrl_reverse,	// ventus/src/pipeline/execution.scala:735:14
  input  [5:0]  io_in_bits_ctrl_alu_fn,	// ventus/src/pipeline/execution.scala:735:14
  input  [7:0]  io_in_bits_ctrl_reg_idxw,	// ventus/src/pipeline/execution.scala:735:14
  input         io_in_bits_ctrl_wvd,	// ventus/src/pipeline/execution.scala:735:14
                io_in_bits_ctrl_wxd,	// ventus/src/pipeline/execution.scala:735:14
  input  [7:0]  io_in_bits_ctrl_spike_info_sm_id,	// ventus/src/pipeline/execution.scala:735:14
  input  [31:0] io_in_bits_ctrl_spike_info_pc,	// ventus/src/pipeline/execution.scala:735:14
                io_in_bits_ctrl_spike_info_inst,	// ventus/src/pipeline/execution.scala:735:14
  input  [2:0]  io_rm,	// ventus/src/pipeline/execution.scala:735:14
  input         io_out_x_ready,	// ventus/src/pipeline/execution.scala:735:14
  output        io_out_x_valid,	// ventus/src/pipeline/execution.scala:735:14
  output [31:0] io_out_x_bits_wb_wxd_rd,	// ventus/src/pipeline/execution.scala:735:14
  output        io_out_x_bits_wxd,	// ventus/src/pipeline/execution.scala:735:14
  output [7:0]  io_out_x_bits_reg_idxw,	// ventus/src/pipeline/execution.scala:735:14
  output [1:0]  io_out_x_bits_warp_id,	// ventus/src/pipeline/execution.scala:735:14
  output [7:0]  io_out_x_bits_spike_info_sm_id,	// ventus/src/pipeline/execution.scala:735:14
  output [31:0] io_out_x_bits_spike_info_pc,	// ventus/src/pipeline/execution.scala:735:14
                io_out_x_bits_spike_info_inst,	// ventus/src/pipeline/execution.scala:735:14
  input         io_out_v_ready,	// ventus/src/pipeline/execution.scala:735:14
  output        io_out_v_valid,	// ventus/src/pipeline/execution.scala:735:14
  output [31:0] io_out_v_bits_wb_wvd_rd_0,	// ventus/src/pipeline/execution.scala:735:14
                io_out_v_bits_wb_wvd_rd_1,	// ventus/src/pipeline/execution.scala:735:14
                io_out_v_bits_wb_wvd_rd_2,	// ventus/src/pipeline/execution.scala:735:14
                io_out_v_bits_wb_wvd_rd_3,	// ventus/src/pipeline/execution.scala:735:14
                io_out_v_bits_wb_wvd_rd_4,	// ventus/src/pipeline/execution.scala:735:14
                io_out_v_bits_wb_wvd_rd_5,	// ventus/src/pipeline/execution.scala:735:14
                io_out_v_bits_wb_wvd_rd_6,	// ventus/src/pipeline/execution.scala:735:14
                io_out_v_bits_wb_wvd_rd_7,	// ventus/src/pipeline/execution.scala:735:14
                io_out_v_bits_wb_wvd_rd_8,	// ventus/src/pipeline/execution.scala:735:14
                io_out_v_bits_wb_wvd_rd_9,	// ventus/src/pipeline/execution.scala:735:14
                io_out_v_bits_wb_wvd_rd_10,	// ventus/src/pipeline/execution.scala:735:14
                io_out_v_bits_wb_wvd_rd_11,	// ventus/src/pipeline/execution.scala:735:14
                io_out_v_bits_wb_wvd_rd_12,	// ventus/src/pipeline/execution.scala:735:14
                io_out_v_bits_wb_wvd_rd_13,	// ventus/src/pipeline/execution.scala:735:14
                io_out_v_bits_wb_wvd_rd_14,	// ventus/src/pipeline/execution.scala:735:14
                io_out_v_bits_wb_wvd_rd_15,	// ventus/src/pipeline/execution.scala:735:14
  output        io_out_v_bits_wvd_mask_0,	// ventus/src/pipeline/execution.scala:735:14
                io_out_v_bits_wvd_mask_1,	// ventus/src/pipeline/execution.scala:735:14
                io_out_v_bits_wvd_mask_2,	// ventus/src/pipeline/execution.scala:735:14
                io_out_v_bits_wvd_mask_3,	// ventus/src/pipeline/execution.scala:735:14
                io_out_v_bits_wvd_mask_4,	// ventus/src/pipeline/execution.scala:735:14
                io_out_v_bits_wvd_mask_5,	// ventus/src/pipeline/execution.scala:735:14
                io_out_v_bits_wvd_mask_6,	// ventus/src/pipeline/execution.scala:735:14
                io_out_v_bits_wvd_mask_7,	// ventus/src/pipeline/execution.scala:735:14
                io_out_v_bits_wvd_mask_8,	// ventus/src/pipeline/execution.scala:735:14
                io_out_v_bits_wvd_mask_9,	// ventus/src/pipeline/execution.scala:735:14
                io_out_v_bits_wvd_mask_10,	// ventus/src/pipeline/execution.scala:735:14
                io_out_v_bits_wvd_mask_11,	// ventus/src/pipeline/execution.scala:735:14
                io_out_v_bits_wvd_mask_12,	// ventus/src/pipeline/execution.scala:735:14
                io_out_v_bits_wvd_mask_13,	// ventus/src/pipeline/execution.scala:735:14
                io_out_v_bits_wvd_mask_14,	// ventus/src/pipeline/execution.scala:735:14
                io_out_v_bits_wvd_mask_15,	// ventus/src/pipeline/execution.scala:735:14
                io_out_v_bits_wvd,	// ventus/src/pipeline/execution.scala:735:14
  output [7:0]  io_out_v_bits_reg_idxw,	// ventus/src/pipeline/execution.scala:735:14
  output [1:0]  io_out_v_bits_warp_id,	// ventus/src/pipeline/execution.scala:735:14
  output [7:0]  io_out_v_bits_spike_info_sm_id,	// ventus/src/pipeline/execution.scala:735:14
  output [31:0] io_out_v_bits_spike_info_pc,	// ventus/src/pipeline/execution.scala:735:14
                io_out_v_bits_spike_info_inst	// ventus/src/pipeline/execution.scala:735:14
);

  wire        _fpu_io_out_valid;	// ventus/src/pipeline/execution.scala:745:19
  wire [63:0] _fpu_io_out_bits_data_0_result;	// ventus/src/pipeline/execution.scala:745:19
  wire [63:0] _fpu_io_out_bits_data_1_result;	// ventus/src/pipeline/execution.scala:745:19
  wire [63:0] _fpu_io_out_bits_data_2_result;	// ventus/src/pipeline/execution.scala:745:19
  wire [63:0] _fpu_io_out_bits_data_3_result;	// ventus/src/pipeline/execution.scala:745:19
  wire [63:0] _fpu_io_out_bits_data_4_result;	// ventus/src/pipeline/execution.scala:745:19
  wire [63:0] _fpu_io_out_bits_data_5_result;	// ventus/src/pipeline/execution.scala:745:19
  wire [63:0] _fpu_io_out_bits_data_6_result;	// ventus/src/pipeline/execution.scala:745:19
  wire [63:0] _fpu_io_out_bits_data_7_result;	// ventus/src/pipeline/execution.scala:745:19
  wire [63:0] _fpu_io_out_bits_data_8_result;	// ventus/src/pipeline/execution.scala:745:19
  wire [63:0] _fpu_io_out_bits_data_9_result;	// ventus/src/pipeline/execution.scala:745:19
  wire [63:0] _fpu_io_out_bits_data_10_result;	// ventus/src/pipeline/execution.scala:745:19
  wire [63:0] _fpu_io_out_bits_data_11_result;	// ventus/src/pipeline/execution.scala:745:19
  wire [63:0] _fpu_io_out_bits_data_12_result;	// ventus/src/pipeline/execution.scala:745:19
  wire [63:0] _fpu_io_out_bits_data_13_result;	// ventus/src/pipeline/execution.scala:745:19
  wire [63:0] _fpu_io_out_bits_data_14_result;	// ventus/src/pipeline/execution.scala:745:19
  wire [63:0] _fpu_io_out_bits_data_15_result;	// ventus/src/pipeline/execution.scala:745:19
  wire [4:0]  _fpu_io_out_bits_ctrl_regIndex;	// ventus/src/pipeline/execution.scala:745:19
  wire [1:0]  _fpu_io_out_bits_ctrl_warpID;	// ventus/src/pipeline/execution.scala:745:19
  wire [15:0] _fpu_io_out_bits_ctrl_vecMask;	// ventus/src/pipeline/execution.scala:745:19
  wire        _fpu_io_out_bits_ctrl_wvd;	// ventus/src/pipeline/execution.scala:745:19
  wire        _fpu_io_out_bits_ctrl_wxd;	// ventus/src/pipeline/execution.scala:745:19
  wire [7:0]  _fpu_io_out_bits_ctrl_spike_info_sm_id;	// ventus/src/pipeline/execution.scala:745:19
  wire [31:0] _fpu_io_out_bits_ctrl_spike_info_pc;	// ventus/src/pipeline/execution.scala:745:19
  wire [31:0] _fpu_io_out_bits_ctrl_spike_info_inst;	// ventus/src/pipeline/execution.scala:745:19
  wire        _GEN =
    io_in_bits_ctrl_alu_fn == 6'hE | io_in_bits_ctrl_alu_fn == 6'hF
    | io_in_bits_ctrl_alu_fn == 6'h11 | io_in_bits_ctrl_alu_fn == 6'h10;	// ventus/src/pipeline/execution.scala:756:{33,70,107,121,145}
  wire        _GEN_0 = _GEN | ~io_in_bits_ctrl_reverse;	// ventus/src/pipeline/execution.scala:751:34, :756:{121,160}, :758:32
  wire [7:0]  io_out_v_bits_reg_idxw_0 = {3'h0, _fpu_io_out_bits_ctrl_regIndex};	// ventus/src/pipeline/execution.scala:745:19, :757:58, :781:26
  VectorFPU fpu (	// ventus/src/pipeline/execution.scala:745:19
    .clock                             (clock),
    .reset                             (reset),
    .io_in_ready                       (io_in_ready),
    .io_in_valid                       (io_in_valid),
    .io_in_bits_data_0_op
      (_GEN ? io_in_bits_ctrl_alu_fn - 6'hA : io_in_bits_ctrl_alu_fn),	// ventus/src/pipeline/execution.scala:755:31, :756:{121,160}, :757:{33,58}
    .io_in_bits_data_0_a               (_GEN_0 ? io_in_bits_in1_0 : io_in_bits_in2_0),	// ventus/src/pipeline/execution.scala:751:34, :756:160, :758:32
    .io_in_bits_data_0_b
      (_GEN
         ? io_in_bits_in3_0
         : io_in_bits_ctrl_reverse ? io_in_bits_in1_0 : io_in_bits_in2_0),	// ventus/src/pipeline/execution.scala:748:30, :751:34, :753:32, :756:{121,160}, :759:32
    .io_in_bits_data_0_c               (_GEN ? io_in_bits_in2_0 : io_in_bits_in3_0),	// ventus/src/pipeline/execution.scala:749:30, :756:{121,160}, :760:32
    .io_in_bits_data_0_rm              (io_rm),
    .io_in_bits_data_1_op
      (_GEN ? io_in_bits_ctrl_alu_fn - 6'hA : io_in_bits_ctrl_alu_fn),	// ventus/src/pipeline/execution.scala:755:31, :756:{121,160}, :757:{33,58}
    .io_in_bits_data_1_a               (_GEN_0 ? io_in_bits_in1_1 : io_in_bits_in2_1),	// ventus/src/pipeline/execution.scala:751:34, :756:160, :758:32
    .io_in_bits_data_1_b
      (_GEN
         ? io_in_bits_in3_1
         : io_in_bits_ctrl_reverse ? io_in_bits_in1_1 : io_in_bits_in2_1),	// ventus/src/pipeline/execution.scala:748:30, :751:34, :753:32, :756:{121,160}, :759:32
    .io_in_bits_data_1_c               (_GEN ? io_in_bits_in2_1 : io_in_bits_in3_1),	// ventus/src/pipeline/execution.scala:749:30, :756:{121,160}, :760:32
    .io_in_bits_data_1_rm              (io_rm),
    .io_in_bits_data_2_op
      (_GEN ? io_in_bits_ctrl_alu_fn - 6'hA : io_in_bits_ctrl_alu_fn),	// ventus/src/pipeline/execution.scala:755:31, :756:{121,160}, :757:{33,58}
    .io_in_bits_data_2_a               (_GEN_0 ? io_in_bits_in1_2 : io_in_bits_in2_2),	// ventus/src/pipeline/execution.scala:751:34, :756:160, :758:32
    .io_in_bits_data_2_b
      (_GEN
         ? io_in_bits_in3_2
         : io_in_bits_ctrl_reverse ? io_in_bits_in1_2 : io_in_bits_in2_2),	// ventus/src/pipeline/execution.scala:748:30, :751:34, :753:32, :756:{121,160}, :759:32
    .io_in_bits_data_2_c               (_GEN ? io_in_bits_in2_2 : io_in_bits_in3_2),	// ventus/src/pipeline/execution.scala:749:30, :756:{121,160}, :760:32
    .io_in_bits_data_2_rm              (io_rm),
    .io_in_bits_data_3_op
      (_GEN ? io_in_bits_ctrl_alu_fn - 6'hA : io_in_bits_ctrl_alu_fn),	// ventus/src/pipeline/execution.scala:755:31, :756:{121,160}, :757:{33,58}
    .io_in_bits_data_3_a               (_GEN_0 ? io_in_bits_in1_3 : io_in_bits_in2_3),	// ventus/src/pipeline/execution.scala:751:34, :756:160, :758:32
    .io_in_bits_data_3_b
      (_GEN
         ? io_in_bits_in3_3
         : io_in_bits_ctrl_reverse ? io_in_bits_in1_3 : io_in_bits_in2_3),	// ventus/src/pipeline/execution.scala:748:30, :751:34, :753:32, :756:{121,160}, :759:32
    .io_in_bits_data_3_c               (_GEN ? io_in_bits_in2_3 : io_in_bits_in3_3),	// ventus/src/pipeline/execution.scala:749:30, :756:{121,160}, :760:32
    .io_in_bits_data_3_rm              (io_rm),
    .io_in_bits_data_4_op
      (_GEN ? io_in_bits_ctrl_alu_fn - 6'hA : io_in_bits_ctrl_alu_fn),	// ventus/src/pipeline/execution.scala:755:31, :756:{121,160}, :757:{33,58}
    .io_in_bits_data_4_a               (_GEN_0 ? io_in_bits_in1_4 : io_in_bits_in2_4),	// ventus/src/pipeline/execution.scala:751:34, :756:160, :758:32
    .io_in_bits_data_4_b
      (_GEN
         ? io_in_bits_in3_4
         : io_in_bits_ctrl_reverse ? io_in_bits_in1_4 : io_in_bits_in2_4),	// ventus/src/pipeline/execution.scala:748:30, :751:34, :753:32, :756:{121,160}, :759:32
    .io_in_bits_data_4_c               (_GEN ? io_in_bits_in2_4 : io_in_bits_in3_4),	// ventus/src/pipeline/execution.scala:749:30, :756:{121,160}, :760:32
    .io_in_bits_data_4_rm              (io_rm),
    .io_in_bits_data_5_op
      (_GEN ? io_in_bits_ctrl_alu_fn - 6'hA : io_in_bits_ctrl_alu_fn),	// ventus/src/pipeline/execution.scala:755:31, :756:{121,160}, :757:{33,58}
    .io_in_bits_data_5_a               (_GEN_0 ? io_in_bits_in1_5 : io_in_bits_in2_5),	// ventus/src/pipeline/execution.scala:751:34, :756:160, :758:32
    .io_in_bits_data_5_b
      (_GEN
         ? io_in_bits_in3_5
         : io_in_bits_ctrl_reverse ? io_in_bits_in1_5 : io_in_bits_in2_5),	// ventus/src/pipeline/execution.scala:748:30, :751:34, :753:32, :756:{121,160}, :759:32
    .io_in_bits_data_5_c               (_GEN ? io_in_bits_in2_5 : io_in_bits_in3_5),	// ventus/src/pipeline/execution.scala:749:30, :756:{121,160}, :760:32
    .io_in_bits_data_5_rm              (io_rm),
    .io_in_bits_data_6_op
      (_GEN ? io_in_bits_ctrl_alu_fn - 6'hA : io_in_bits_ctrl_alu_fn),	// ventus/src/pipeline/execution.scala:755:31, :756:{121,160}, :757:{33,58}
    .io_in_bits_data_6_a               (_GEN_0 ? io_in_bits_in1_6 : io_in_bits_in2_6),	// ventus/src/pipeline/execution.scala:751:34, :756:160, :758:32
    .io_in_bits_data_6_b
      (_GEN
         ? io_in_bits_in3_6
         : io_in_bits_ctrl_reverse ? io_in_bits_in1_6 : io_in_bits_in2_6),	// ventus/src/pipeline/execution.scala:748:30, :751:34, :753:32, :756:{121,160}, :759:32
    .io_in_bits_data_6_c               (_GEN ? io_in_bits_in2_6 : io_in_bits_in3_6),	// ventus/src/pipeline/execution.scala:749:30, :756:{121,160}, :760:32
    .io_in_bits_data_6_rm              (io_rm),
    .io_in_bits_data_7_op
      (_GEN ? io_in_bits_ctrl_alu_fn - 6'hA : io_in_bits_ctrl_alu_fn),	// ventus/src/pipeline/execution.scala:755:31, :756:{121,160}, :757:{33,58}
    .io_in_bits_data_7_a               (_GEN_0 ? io_in_bits_in1_7 : io_in_bits_in2_7),	// ventus/src/pipeline/execution.scala:751:34, :756:160, :758:32
    .io_in_bits_data_7_b
      (_GEN
         ? io_in_bits_in3_7
         : io_in_bits_ctrl_reverse ? io_in_bits_in1_7 : io_in_bits_in2_7),	// ventus/src/pipeline/execution.scala:748:30, :751:34, :753:32, :756:{121,160}, :759:32
    .io_in_bits_data_7_c               (_GEN ? io_in_bits_in2_7 : io_in_bits_in3_7),	// ventus/src/pipeline/execution.scala:749:30, :756:{121,160}, :760:32
    .io_in_bits_data_7_rm              (io_rm),
    .io_in_bits_data_8_op
      (_GEN ? io_in_bits_ctrl_alu_fn - 6'hA : io_in_bits_ctrl_alu_fn),	// ventus/src/pipeline/execution.scala:755:31, :756:{121,160}, :757:{33,58}
    .io_in_bits_data_8_a               (_GEN_0 ? io_in_bits_in1_8 : io_in_bits_in2_8),	// ventus/src/pipeline/execution.scala:751:34, :756:160, :758:32
    .io_in_bits_data_8_b
      (_GEN
         ? io_in_bits_in3_8
         : io_in_bits_ctrl_reverse ? io_in_bits_in1_8 : io_in_bits_in2_8),	// ventus/src/pipeline/execution.scala:748:30, :751:34, :753:32, :756:{121,160}, :759:32
    .io_in_bits_data_8_c               (_GEN ? io_in_bits_in2_8 : io_in_bits_in3_8),	// ventus/src/pipeline/execution.scala:749:30, :756:{121,160}, :760:32
    .io_in_bits_data_8_rm              (io_rm),
    .io_in_bits_data_9_op
      (_GEN ? io_in_bits_ctrl_alu_fn - 6'hA : io_in_bits_ctrl_alu_fn),	// ventus/src/pipeline/execution.scala:755:31, :756:{121,160}, :757:{33,58}
    .io_in_bits_data_9_a               (_GEN_0 ? io_in_bits_in1_9 : io_in_bits_in2_9),	// ventus/src/pipeline/execution.scala:751:34, :756:160, :758:32
    .io_in_bits_data_9_b
      (_GEN
         ? io_in_bits_in3_9
         : io_in_bits_ctrl_reverse ? io_in_bits_in1_9 : io_in_bits_in2_9),	// ventus/src/pipeline/execution.scala:748:30, :751:34, :753:32, :756:{121,160}, :759:32
    .io_in_bits_data_9_c               (_GEN ? io_in_bits_in2_9 : io_in_bits_in3_9),	// ventus/src/pipeline/execution.scala:749:30, :756:{121,160}, :760:32
    .io_in_bits_data_9_rm              (io_rm),
    .io_in_bits_data_10_op
      (_GEN ? io_in_bits_ctrl_alu_fn - 6'hA : io_in_bits_ctrl_alu_fn),	// ventus/src/pipeline/execution.scala:755:31, :756:{121,160}, :757:{33,58}
    .io_in_bits_data_10_a              (_GEN_0 ? io_in_bits_in1_10 : io_in_bits_in2_10),	// ventus/src/pipeline/execution.scala:751:34, :756:160, :758:32
    .io_in_bits_data_10_b
      (_GEN
         ? io_in_bits_in3_10
         : io_in_bits_ctrl_reverse ? io_in_bits_in1_10 : io_in_bits_in2_10),	// ventus/src/pipeline/execution.scala:748:30, :751:34, :753:32, :756:{121,160}, :759:32
    .io_in_bits_data_10_c              (_GEN ? io_in_bits_in2_10 : io_in_bits_in3_10),	// ventus/src/pipeline/execution.scala:749:30, :756:{121,160}, :760:32
    .io_in_bits_data_10_rm             (io_rm),
    .io_in_bits_data_11_op
      (_GEN ? io_in_bits_ctrl_alu_fn - 6'hA : io_in_bits_ctrl_alu_fn),	// ventus/src/pipeline/execution.scala:755:31, :756:{121,160}, :757:{33,58}
    .io_in_bits_data_11_a              (_GEN_0 ? io_in_bits_in1_11 : io_in_bits_in2_11),	// ventus/src/pipeline/execution.scala:751:34, :756:160, :758:32
    .io_in_bits_data_11_b
      (_GEN
         ? io_in_bits_in3_11
         : io_in_bits_ctrl_reverse ? io_in_bits_in1_11 : io_in_bits_in2_11),	// ventus/src/pipeline/execution.scala:748:30, :751:34, :753:32, :756:{121,160}, :759:32
    .io_in_bits_data_11_c              (_GEN ? io_in_bits_in2_11 : io_in_bits_in3_11),	// ventus/src/pipeline/execution.scala:749:30, :756:{121,160}, :760:32
    .io_in_bits_data_11_rm             (io_rm),
    .io_in_bits_data_12_op
      (_GEN ? io_in_bits_ctrl_alu_fn - 6'hA : io_in_bits_ctrl_alu_fn),	// ventus/src/pipeline/execution.scala:755:31, :756:{121,160}, :757:{33,58}
    .io_in_bits_data_12_a              (_GEN_0 ? io_in_bits_in1_12 : io_in_bits_in2_12),	// ventus/src/pipeline/execution.scala:751:34, :756:160, :758:32
    .io_in_bits_data_12_b
      (_GEN
         ? io_in_bits_in3_12
         : io_in_bits_ctrl_reverse ? io_in_bits_in1_12 : io_in_bits_in2_12),	// ventus/src/pipeline/execution.scala:748:30, :751:34, :753:32, :756:{121,160}, :759:32
    .io_in_bits_data_12_c              (_GEN ? io_in_bits_in2_12 : io_in_bits_in3_12),	// ventus/src/pipeline/execution.scala:749:30, :756:{121,160}, :760:32
    .io_in_bits_data_12_rm             (io_rm),
    .io_in_bits_data_13_op
      (_GEN ? io_in_bits_ctrl_alu_fn - 6'hA : io_in_bits_ctrl_alu_fn),	// ventus/src/pipeline/execution.scala:755:31, :756:{121,160}, :757:{33,58}
    .io_in_bits_data_13_a              (_GEN_0 ? io_in_bits_in1_13 : io_in_bits_in2_13),	// ventus/src/pipeline/execution.scala:751:34, :756:160, :758:32
    .io_in_bits_data_13_b
      (_GEN
         ? io_in_bits_in3_13
         : io_in_bits_ctrl_reverse ? io_in_bits_in1_13 : io_in_bits_in2_13),	// ventus/src/pipeline/execution.scala:748:30, :751:34, :753:32, :756:{121,160}, :759:32
    .io_in_bits_data_13_c              (_GEN ? io_in_bits_in2_13 : io_in_bits_in3_13),	// ventus/src/pipeline/execution.scala:749:30, :756:{121,160}, :760:32
    .io_in_bits_data_13_rm             (io_rm),
    .io_in_bits_data_14_op
      (_GEN ? io_in_bits_ctrl_alu_fn - 6'hA : io_in_bits_ctrl_alu_fn),	// ventus/src/pipeline/execution.scala:755:31, :756:{121,160}, :757:{33,58}
    .io_in_bits_data_14_a              (_GEN_0 ? io_in_bits_in1_14 : io_in_bits_in2_14),	// ventus/src/pipeline/execution.scala:751:34, :756:160, :758:32
    .io_in_bits_data_14_b
      (_GEN
         ? io_in_bits_in3_14
         : io_in_bits_ctrl_reverse ? io_in_bits_in1_14 : io_in_bits_in2_14),	// ventus/src/pipeline/execution.scala:748:30, :751:34, :753:32, :756:{121,160}, :759:32
    .io_in_bits_data_14_c              (_GEN ? io_in_bits_in2_14 : io_in_bits_in3_14),	// ventus/src/pipeline/execution.scala:749:30, :756:{121,160}, :760:32
    .io_in_bits_data_14_rm             (io_rm),
    .io_in_bits_data_15_op
      (_GEN ? io_in_bits_ctrl_alu_fn - 6'hA : io_in_bits_ctrl_alu_fn),	// ventus/src/pipeline/execution.scala:755:31, :756:{121,160}, :757:{33,58}
    .io_in_bits_data_15_a              (_GEN_0 ? io_in_bits_in1_15 : io_in_bits_in2_15),	// ventus/src/pipeline/execution.scala:751:34, :756:160, :758:32
    .io_in_bits_data_15_b
      (_GEN
         ? io_in_bits_in3_15
         : io_in_bits_ctrl_reverse ? io_in_bits_in1_15 : io_in_bits_in2_15),	// ventus/src/pipeline/execution.scala:748:30, :751:34, :753:32, :756:{121,160}, :759:32
    .io_in_bits_data_15_c              (_GEN ? io_in_bits_in2_15 : io_in_bits_in3_15),	// ventus/src/pipeline/execution.scala:749:30, :756:{121,160}, :760:32
    .io_in_bits_data_15_rm             (io_rm),
    .io_in_bits_ctrl_regIndex          (io_in_bits_ctrl_reg_idxw[4:0]),	// ventus/src/pipeline/execution.scala:765:32
    .io_in_bits_ctrl_warpID            (io_in_bits_ctrl_wid),
    .io_in_bits_ctrl_vecMask
      ({io_in_bits_mask_15,
        io_in_bits_mask_14,
        io_in_bits_mask_13,
        io_in_bits_mask_12,
        io_in_bits_mask_11,
        io_in_bits_mask_10,
        io_in_bits_mask_9,
        io_in_bits_mask_8,
        io_in_bits_mask_7,
        io_in_bits_mask_6,
        io_in_bits_mask_5,
        io_in_bits_mask_4,
        io_in_bits_mask_3,
        io_in_bits_mask_2,
        io_in_bits_mask_1,
        io_in_bits_mask_0}),	// ventus/src/pipeline/execution.scala:767:50
    .io_in_bits_ctrl_wvd               (io_in_bits_ctrl_wvd),
    .io_in_bits_ctrl_wxd               (io_in_bits_ctrl_wxd),
    .io_in_bits_ctrl_spike_info_sm_id  (io_in_bits_ctrl_spike_info_sm_id),
    .io_in_bits_ctrl_spike_info_pc     (io_in_bits_ctrl_spike_info_pc),
    .io_in_bits_ctrl_spike_info_inst   (io_in_bits_ctrl_spike_info_inst),
    .io_out_ready
      (_fpu_io_out_bits_ctrl_wvd ? io_out_v_ready : io_out_x_ready),	// ventus/src/pipeline/execution.scala:745:19, :790:26
    .io_out_valid                      (_fpu_io_out_valid),
    .io_out_bits_data_0_result         (_fpu_io_out_bits_data_0_result),
    .io_out_bits_data_1_result         (_fpu_io_out_bits_data_1_result),
    .io_out_bits_data_2_result         (_fpu_io_out_bits_data_2_result),
    .io_out_bits_data_3_result         (_fpu_io_out_bits_data_3_result),
    .io_out_bits_data_4_result         (_fpu_io_out_bits_data_4_result),
    .io_out_bits_data_5_result         (_fpu_io_out_bits_data_5_result),
    .io_out_bits_data_6_result         (_fpu_io_out_bits_data_6_result),
    .io_out_bits_data_7_result         (_fpu_io_out_bits_data_7_result),
    .io_out_bits_data_8_result         (_fpu_io_out_bits_data_8_result),
    .io_out_bits_data_9_result         (_fpu_io_out_bits_data_9_result),
    .io_out_bits_data_10_result        (_fpu_io_out_bits_data_10_result),
    .io_out_bits_data_11_result        (_fpu_io_out_bits_data_11_result),
    .io_out_bits_data_12_result        (_fpu_io_out_bits_data_12_result),
    .io_out_bits_data_13_result        (_fpu_io_out_bits_data_13_result),
    .io_out_bits_data_14_result        (_fpu_io_out_bits_data_14_result),
    .io_out_bits_data_15_result        (_fpu_io_out_bits_data_15_result),
    .io_out_bits_ctrl_regIndex         (_fpu_io_out_bits_ctrl_regIndex),
    .io_out_bits_ctrl_warpID           (_fpu_io_out_bits_ctrl_warpID),
    .io_out_bits_ctrl_vecMask          (_fpu_io_out_bits_ctrl_vecMask),
    .io_out_bits_ctrl_wvd              (_fpu_io_out_bits_ctrl_wvd),
    .io_out_bits_ctrl_wxd              (_fpu_io_out_bits_ctrl_wxd),
    .io_out_bits_ctrl_spike_info_sm_id (_fpu_io_out_bits_ctrl_spike_info_sm_id),
    .io_out_bits_ctrl_spike_info_pc    (_fpu_io_out_bits_ctrl_spike_info_pc),
    .io_out_bits_ctrl_spike_info_inst  (_fpu_io_out_bits_ctrl_spike_info_inst)
  );
  assign io_out_x_valid = _fpu_io_out_valid & _fpu_io_out_bits_ctrl_wxd;	// ventus/src/pipeline/execution.scala:733:7, :745:19, :789:38
  assign io_out_x_bits_wb_wxd_rd = _fpu_io_out_bits_data_0_result[31:0];	// ventus/src/pipeline/execution.scala:733:7, :745:19, :772:65
  assign io_out_x_bits_wxd = _fpu_io_out_bits_ctrl_wxd;	// ventus/src/pipeline/execution.scala:733:7, :745:19
  assign io_out_x_bits_reg_idxw = io_out_v_bits_reg_idxw_0;	// ventus/src/pipeline/execution.scala:733:7, :781:26
  assign io_out_x_bits_warp_id = _fpu_io_out_bits_ctrl_warpID;	// ventus/src/pipeline/execution.scala:733:7, :745:19
  assign io_out_x_bits_spike_info_sm_id = _fpu_io_out_bits_ctrl_spike_info_sm_id;	// ventus/src/pipeline/execution.scala:733:7, :745:19
  assign io_out_x_bits_spike_info_pc = _fpu_io_out_bits_ctrl_spike_info_pc;	// ventus/src/pipeline/execution.scala:733:7, :745:19
  assign io_out_x_bits_spike_info_inst = _fpu_io_out_bits_ctrl_spike_info_inst;	// ventus/src/pipeline/execution.scala:733:7, :745:19
  assign io_out_v_valid = _fpu_io_out_valid & _fpu_io_out_bits_ctrl_wvd;	// ventus/src/pipeline/execution.scala:733:7, :745:19, :788:38
  assign io_out_v_bits_wb_wvd_rd_0 = _fpu_io_out_bits_data_0_result[31:0];	// ventus/src/pipeline/execution.scala:733:7, :745:19, :772:65
  assign io_out_v_bits_wb_wvd_rd_1 = _fpu_io_out_bits_data_1_result[31:0];	// ventus/src/pipeline/execution.scala:733:7, :745:19, :772:65
  assign io_out_v_bits_wb_wvd_rd_2 = _fpu_io_out_bits_data_2_result[31:0];	// ventus/src/pipeline/execution.scala:733:7, :745:19, :772:65
  assign io_out_v_bits_wb_wvd_rd_3 = _fpu_io_out_bits_data_3_result[31:0];	// ventus/src/pipeline/execution.scala:733:7, :745:19, :772:65
  assign io_out_v_bits_wb_wvd_rd_4 = _fpu_io_out_bits_data_4_result[31:0];	// ventus/src/pipeline/execution.scala:733:7, :745:19, :772:65
  assign io_out_v_bits_wb_wvd_rd_5 = _fpu_io_out_bits_data_5_result[31:0];	// ventus/src/pipeline/execution.scala:733:7, :745:19, :772:65
  assign io_out_v_bits_wb_wvd_rd_6 = _fpu_io_out_bits_data_6_result[31:0];	// ventus/src/pipeline/execution.scala:733:7, :745:19, :772:65
  assign io_out_v_bits_wb_wvd_rd_7 = _fpu_io_out_bits_data_7_result[31:0];	// ventus/src/pipeline/execution.scala:733:7, :745:19, :772:65
  assign io_out_v_bits_wb_wvd_rd_8 = _fpu_io_out_bits_data_8_result[31:0];	// ventus/src/pipeline/execution.scala:733:7, :745:19, :772:65
  assign io_out_v_bits_wb_wvd_rd_9 = _fpu_io_out_bits_data_9_result[31:0];	// ventus/src/pipeline/execution.scala:733:7, :745:19, :772:65
  assign io_out_v_bits_wb_wvd_rd_10 = _fpu_io_out_bits_data_10_result[31:0];	// ventus/src/pipeline/execution.scala:733:7, :745:19, :772:65
  assign io_out_v_bits_wb_wvd_rd_11 = _fpu_io_out_bits_data_11_result[31:0];	// ventus/src/pipeline/execution.scala:733:7, :745:19, :772:65
  assign io_out_v_bits_wb_wvd_rd_12 = _fpu_io_out_bits_data_12_result[31:0];	// ventus/src/pipeline/execution.scala:733:7, :745:19, :772:65
  assign io_out_v_bits_wb_wvd_rd_13 = _fpu_io_out_bits_data_13_result[31:0];	// ventus/src/pipeline/execution.scala:733:7, :745:19, :772:65
  assign io_out_v_bits_wb_wvd_rd_14 = _fpu_io_out_bits_data_14_result[31:0];	// ventus/src/pipeline/execution.scala:733:7, :745:19, :772:65
  assign io_out_v_bits_wb_wvd_rd_15 = _fpu_io_out_bits_data_15_result[31:0];	// ventus/src/pipeline/execution.scala:733:7, :745:19, :772:65
  assign io_out_v_bits_wvd_mask_0 = _fpu_io_out_bits_ctrl_vecMask[0];	// ventus/src/pipeline/execution.scala:733:7, :745:19, :785:66
  assign io_out_v_bits_wvd_mask_1 = _fpu_io_out_bits_ctrl_vecMask[1];	// ventus/src/pipeline/execution.scala:733:7, :745:19, :785:66
  assign io_out_v_bits_wvd_mask_2 = _fpu_io_out_bits_ctrl_vecMask[2];	// ventus/src/pipeline/execution.scala:733:7, :745:19, :785:66
  assign io_out_v_bits_wvd_mask_3 = _fpu_io_out_bits_ctrl_vecMask[3];	// ventus/src/pipeline/execution.scala:733:7, :745:19, :785:66
  assign io_out_v_bits_wvd_mask_4 = _fpu_io_out_bits_ctrl_vecMask[4];	// ventus/src/pipeline/execution.scala:733:7, :745:19, :785:66
  assign io_out_v_bits_wvd_mask_5 = _fpu_io_out_bits_ctrl_vecMask[5];	// ventus/src/pipeline/execution.scala:733:7, :745:19, :785:66
  assign io_out_v_bits_wvd_mask_6 = _fpu_io_out_bits_ctrl_vecMask[6];	// ventus/src/pipeline/execution.scala:733:7, :745:19, :785:66
  assign io_out_v_bits_wvd_mask_7 = _fpu_io_out_bits_ctrl_vecMask[7];	// ventus/src/pipeline/execution.scala:733:7, :745:19, :785:66
  assign io_out_v_bits_wvd_mask_8 = _fpu_io_out_bits_ctrl_vecMask[8];	// ventus/src/pipeline/execution.scala:733:7, :745:19, :785:66
  assign io_out_v_bits_wvd_mask_9 = _fpu_io_out_bits_ctrl_vecMask[9];	// ventus/src/pipeline/execution.scala:733:7, :745:19, :785:66
  assign io_out_v_bits_wvd_mask_10 = _fpu_io_out_bits_ctrl_vecMask[10];	// ventus/src/pipeline/execution.scala:733:7, :745:19, :785:66
  assign io_out_v_bits_wvd_mask_11 = _fpu_io_out_bits_ctrl_vecMask[11];	// ventus/src/pipeline/execution.scala:733:7, :745:19, :785:66
  assign io_out_v_bits_wvd_mask_12 = _fpu_io_out_bits_ctrl_vecMask[12];	// ventus/src/pipeline/execution.scala:733:7, :745:19, :785:66
  assign io_out_v_bits_wvd_mask_13 = _fpu_io_out_bits_ctrl_vecMask[13];	// ventus/src/pipeline/execution.scala:733:7, :745:19, :785:66
  assign io_out_v_bits_wvd_mask_14 = _fpu_io_out_bits_ctrl_vecMask[14];	// ventus/src/pipeline/execution.scala:733:7, :745:19, :785:66
  assign io_out_v_bits_wvd_mask_15 = _fpu_io_out_bits_ctrl_vecMask[15];	// ventus/src/pipeline/execution.scala:733:7, :745:19, :785:66
  assign io_out_v_bits_wvd = _fpu_io_out_bits_ctrl_wvd;	// ventus/src/pipeline/execution.scala:733:7, :745:19
  assign io_out_v_bits_reg_idxw = io_out_v_bits_reg_idxw_0;	// ventus/src/pipeline/execution.scala:733:7, :781:26
  assign io_out_v_bits_warp_id = _fpu_io_out_bits_ctrl_warpID;	// ventus/src/pipeline/execution.scala:733:7, :745:19
  assign io_out_v_bits_spike_info_sm_id = _fpu_io_out_bits_ctrl_spike_info_sm_id;	// ventus/src/pipeline/execution.scala:733:7, :745:19
  assign io_out_v_bits_spike_info_pc = _fpu_io_out_bits_ctrl_spike_info_pc;	// ventus/src/pipeline/execution.scala:733:7, :745:19
  assign io_out_v_bits_spike_info_inst = _fpu_io_out_bits_ctrl_spike_info_inst;	// ventus/src/pipeline/execution.scala:733:7, :745:19
endmodule

