## Build-a-RISC-V-CPU (edX course)

Course: LinuxFoundationX LFD111x

Platform: Makerchip

Language: TL-Verilog


* No need declare signal/wires 

* No need testbench, provides random stimulus.

---
**L1-Full adder**

![Full_adder_circuit_for_reference](https://user-images.githubusercontent.com/88729576/129213937-5477a5ea-b000-4cf3-baab-460bf3269fc1.png)

---
**L2 & L3-Calculator**

![Logic_modifications_for_this_lab_to_sequentialize_the_calculator_circuit](https://user-images.githubusercontent.com/88729576/129214177-0e243e94-ecd5-4c52-a4ec-0c20d5724db5.png)

* With visualization
* L2: Combinational logic 
* L3: Sequential logic 


