Source Block: hdl/library/axi_fan_control/axi_fan_control.v@141:151@HdlIdDef
reg           counter_overflow = 'h0;
reg           pwm_change_done = 1'b1;
reg           pulse_gen_load_config = 'h0;
reg           tacho_meas_int = 'h0;

reg   [31:0]  up_pwm_width = 'd0;
reg           up_wack = 'd0;
reg   [31:0]  up_rdata = 'd0;
reg           up_rack = 'd0;
reg           up_resetn = 1'b1;
reg   [3:0]   up_irq_mask = 4'b1111;

Diff Content:
+ 146 reg   [31:0]  up_temp_00_h  = THRESH_PWM_000  ;
+ 146 reg   [31:0]  up_temp_25_l  = THRESH_PWM_025_L;
+ 146 reg   [31:0]  up_temp_25_h  = THRESH_PWM_025_H;
+ 146 reg   [31:0]  up_temp_50_l  = THRESH_PWM_050_L;
+ 146 reg   [31:0]  up_temp_50_h  = THRESH_PWM_050_H;
+ 146 reg   [31:0]  up_temp_75_l  = THRESH_PWM_075_L;
+ 146 reg   [31:0]  up_temp_75_h  = THRESH_PWM_075_H;
+ 146 reg   [31:0]  up_temp_100_l = THRESH_PWM_100  ;
+ 146 reg   [31:0]  up_tacho_25 = TACHO_T25;
+ 146 reg   [31:0]  up_tacho_50 = TACHO_T50;
+ 146 reg   [31:0]  up_tacho_75 = TACHO_T75;
+ 146 reg   [31:0]  up_tacho_100 = TACHO_T100;
+ 146 reg   [31:0]  up_tacho_25_tol = TACHO_T25 * TACHO_TOL_PERCENT / 100;
+ 146 reg   [31:0]  up_tacho_50_tol = TACHO_T50 * TACHO_TOL_PERCENT / 100;
+ 146 reg   [31:0]  up_tacho_75_tol = TACHO_T75 * TACHO_TOL_PERCENT / 100;
+ 146 reg   [31:0]  up_tacho_100_tol = TACHO_T100 * TACHO_TOL_PERCENT / 100;

Clone Blocks:
Clone Blocks 1:
hdl/library/axi_fan_control/axi_fan_control.v@143:153
reg           pulse_gen_load_config = 'h0;
reg           tacho_meas_int = 'h0;

reg   [31:0]  up_pwm_width = 'd0;
reg           up_wack = 'd0;
reg   [31:0]  up_rdata = 'd0;
reg           up_rack = 'd0;
reg           up_resetn = 1'b1;
reg   [3:0]   up_irq_mask = 4'b1111;
reg   [3:0]   up_irq_source = 4'h0;


Clone Blocks 2:
hdl/library/axi_fan_control/axi_fan_control.v@137:147

reg   [31:0]  counter_reg = 'h0;
reg   [31:0]  pwm_width = 'h0;
reg   [31:0]  pwm_width_req = 'h0;
reg           counter_overflow = 'h0;
reg           pwm_change_done = 1'b1;
reg           pulse_gen_load_config = 'h0;
reg           tacho_meas_int = 'h0;

reg   [31:0]  up_pwm_width = 'd0;
reg           up_wack = 'd0;

Clone Blocks 3:
hdl/library/axi_fan_control/axi_fan_control.v@142:152
reg           pwm_change_done = 1'b1;
reg           pulse_gen_load_config = 'h0;
reg           tacho_meas_int = 'h0;

reg   [31:0]  up_pwm_width = 'd0;
reg           up_wack = 'd0;
reg   [31:0]  up_rdata = 'd0;
reg           up_rack = 'd0;
reg           up_resetn = 1'b1;
reg   [3:0]   up_irq_mask = 4'b1111;
reg   [3:0]   up_irq_source = 4'h0;

Clone Blocks 4:
hdl/library/axi_fan_control/axi_fan_control.v@139:149
reg   [31:0]  pwm_width = 'h0;
reg   [31:0]  pwm_width_req = 'h0;
reg           counter_overflow = 'h0;
reg           pwm_change_done = 1'b1;
reg           pulse_gen_load_config = 'h0;
reg           tacho_meas_int = 'h0;

reg   [31:0]  up_pwm_width = 'd0;
reg           up_wack = 'd0;
reg   [31:0]  up_rdata = 'd0;
reg           up_rack = 'd0;

Clone Blocks 5:
hdl/library/axi_fan_control/axi_fan_control.v@144:154
reg           tacho_meas_int = 'h0;

reg   [31:0]  up_pwm_width = 'd0;
reg           up_wack = 'd0;
reg   [31:0]  up_rdata = 'd0;
reg           up_rack = 'd0;
reg           up_resetn = 1'b1;
reg   [3:0]   up_irq_mask = 4'b1111;
reg   [3:0]   up_irq_source = 4'h0;

wire          counter_resetn;

Clone Blocks 6:
hdl/library/axi_fan_control/axi_fan_control.v@145:155

reg   [31:0]  up_pwm_width = 'd0;
reg           up_wack = 'd0;
reg   [31:0]  up_rdata = 'd0;
reg           up_rack = 'd0;
reg           up_resetn = 1'b1;
reg   [3:0]   up_irq_mask = 4'b1111;
reg   [3:0]   up_irq_source = 4'h0;

wire          counter_resetn;
wire  [15:0]  drp_do;

Clone Blocks 7:
hdl/library/axi_fan_control/axi_fan_control.v@146:156
reg   [31:0]  up_pwm_width = 'd0;
reg           up_wack = 'd0;
reg   [31:0]  up_rdata = 'd0;
reg           up_rack = 'd0;
reg           up_resetn = 1'b1;
reg   [3:0]   up_irq_mask = 4'b1111;
reg   [3:0]   up_irq_source = 4'h0;

wire          counter_resetn;
wire  [15:0]  drp_do;
wire          drp_drdy;

Clone Blocks 8:
hdl/library/axi_fan_control/axi_fan_control.v@136:146
reg   [31:0]  up_tacho_avg_sum = 'h0;

reg   [31:0]  counter_reg = 'h0;
reg   [31:0]  pwm_width = 'h0;
reg   [31:0]  pwm_width_req = 'h0;
reg           counter_overflow = 'h0;
reg           pwm_change_done = 1'b1;
reg           pulse_gen_load_config = 'h0;
reg           tacho_meas_int = 'h0;

reg   [31:0]  up_pwm_width = 'd0;

Clone Blocks 9:
hdl/library/axi_fan_control/axi_fan_control.v@138:148
reg   [31:0]  counter_reg = 'h0;
reg   [31:0]  pwm_width = 'h0;
reg   [31:0]  pwm_width_req = 'h0;
reg           counter_overflow = 'h0;
reg           pwm_change_done = 1'b1;
reg           pulse_gen_load_config = 'h0;
reg           tacho_meas_int = 'h0;

reg   [31:0]  up_pwm_width = 'd0;
reg           up_wack = 'd0;
reg   [31:0]  up_rdata = 'd0;

