Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Tue Sep  6 18:40:13 2022
| Host         : DESKTOP-07VUEC3 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file top_maquina_estado_calcu_con_teclado2_timing_summary_routed.rpt -pb top_maquina_estado_calcu_con_teclado2_timing_summary_routed.pb -rpx top_maquina_estado_calcu_con_teclado2_timing_summary_routed.rpx -warn_on_violation
| Design       : top_maquina_estado_calcu_con_teclado2
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 7 register/latch pins with no clock driven by root clock pin: FSM_onehot_state_reg[0]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: FSM_onehot_state_reg[1]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: FSM_onehot_state_reg[2]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: FSM_onehot_state_reg[3]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: FSM_onehot_state_reg[4]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: FSM_onehot_state_reg[5]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: FSM_onehot_state_reg[6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: mode_calculadora/module_control/leds_rgb_control/digit_select_reg[0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: mode_calculadora/module_control/leds_rgb_control/digit_select_reg[1]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 10 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 8 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 21 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 710 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     89.077        0.000                      0                 1270        0.035        0.000                      0                 1270        2.633        0.000                       0                   716  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock               Waveform(ns)         Period(ns)      Frequency(MHz)
-----               ------------         ----------      --------------
clk_100Mhz_pi       {0.000 5.000}        10.000          100.000         
  CLK_10MHZ_WCLK    {0.000 50.000}       100.000         10.000          
  clkfbout_WCLK     {0.000 25.000}       50.000          20.000          
sys_clk_pin         {0.000 5.000}        10.000          100.000         
  CLK_10MHZ_WCLK_1  {0.000 50.000}       100.000         10.000          
  clkfbout_WCLK_1   {0.000 25.000}       50.000          20.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                   WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                   -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_100Mhz_pi                                                                                                                                                         3.000        0.000                       0                     1  
  CLK_10MHZ_WCLK         89.077        0.000                      0                 1270        0.261        0.000                      0                 1270       49.500        0.000                       0                   712  
  clkfbout_WCLK                                                                                                                                                       2.633        0.000                       0                     3  
sys_clk_pin                                                                                                                                                           3.000        0.000                       0                     1  
  CLK_10MHZ_WCLK_1       89.093        0.000                      0                 1270        0.261        0.000                      0                 1270       49.500        0.000                       0                   712  
  clkfbout_WCLK_1                                                                                                                                                     2.633        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock        To Clock              WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------        --------              -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
CLK_10MHZ_WCLK_1  CLK_10MHZ_WCLK         89.077        0.000                      0                 1270        0.035        0.000                      0                 1270  
CLK_10MHZ_WCLK    CLK_10MHZ_WCLK_1       89.077        0.000                      0                 1270        0.035        0.000                      0                 1270  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_100Mhz_pi
  To Clock:  clk_100Mhz_pi

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_100Mhz_pi
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_100Mhz_pi }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     PLLE2_ADV/CLKIN1  n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y2  generate_clock_10Mhz/inst/plle2_adv_inst/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        10.000      42.633     PLLE2_ADV_X1Y2  generate_clock_10Mhz/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y2  generate_clock_10Mhz/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y2  generate_clock_10Mhz/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y2  generate_clock_10Mhz/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y2  generate_clock_10Mhz/inst/plle2_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  CLK_10MHZ_WCLK
  To Clock:  CLK_10MHZ_WCLK

Setup :            0  Failing Endpoints,  Worst Slack       89.077ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.261ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       49.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             89.077ns  (required time - arrival time)
  Source:                 module_memoria_calcu/addr_rs2_i_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            module_memoria_calcu/memoria_reg[1][8]/D
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_WCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (CLK_10MHZ_WCLK rise@100.000ns - CLK_10MHZ_WCLK rise@0.000ns)
  Data Path Delay:        10.515ns  (logic 2.092ns (19.896%)  route 8.423ns (80.104%))
  Logic Levels:           6  (LUT4=1 LUT5=2 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.124ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.859ns = ( 98.141 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.156ns
    Clock Pessimism Removal (CPR):    -0.420ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_WCLK rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=710, routed)         1.891    -2.156    module_memoria_calcu/CLK_10MHZ
    SLICE_X1Y159         FDRE                                         r  module_memoria_calcu/addr_rs2_i_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y159         FDRE (Prop_fdre_C_Q)         0.419    -1.737 r  module_memoria_calcu/addr_rs2_i_reg[0]/Q
                         net (fo=128, routed)         2.915     1.178    module_memoria_calcu/addr_rs2_i[0]
    SLICE_X9Y164         LUT5 (Prop_lut5_I3_O)        0.299     1.477 r  module_memoria_calcu/state[3]_i_12/O
                         net (fo=1, routed)           0.000     1.477    module_memoria_calcu/state[3]_i_12_n_0
    SLICE_X9Y164         MUXF7 (Prop_muxf7_I0_O)      0.238     1.715 r  module_memoria_calcu/state_reg[3]_i_5/O
                         net (fo=1, routed)           0.911     2.626    module_memoria_calcu/state_reg[3]_i_5_n_0
    SLICE_X7Y164         LUT6 (Prop_lut6_I5_O)        0.298     2.924 r  module_memoria_calcu/state[3]_i_1/O
                         net (fo=12, routed)          1.298     4.221    mode_calculadora/module_control/out_reg2[2]
    SLICE_X7Y159         LUT4 (Prop_lut4_I0_O)        0.152     4.373 r  mode_calculadora/module_control/memoria[31][15]_i_5/O
                         net (fo=6, routed)           1.465     5.838    module_memoria_calcu/memoria_reg[1][15]_0
    SLICE_X7Y159         LUT5 (Prop_lut5_I1_O)        0.354     6.192 r  module_memoria_calcu/memoria[31][8]_i_2/O
                         net (fo=1, routed)           0.266     6.458    module_memoria_calcu/memoria[31][8]_i_2_n_0
    SLICE_X7Y159         LUT6 (Prop_lut6_I4_O)        0.332     6.790 r  module_memoria_calcu/memoria[31][8]_i_1/O
                         net (fo=31, routed)          1.569     8.359    module_memoria_calcu/data_in_i[8]
    SLICE_X9Y165         FDRE                                         r  module_memoria_calcu/memoria_reg[1][8]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_WCLK rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000   100.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.592    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    94.736 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    96.370    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.461 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=710, routed)         1.679    98.141    module_memoria_calcu/CLK_10MHZ
    SLICE_X9Y165         FDRE                                         r  module_memoria_calcu/memoria_reg[1][8]/C
                         clock pessimism             -0.420    97.720    
                         clock uncertainty           -0.226    97.494    
    SLICE_X9Y165         FDRE (Setup_fdre_C_D)       -0.058    97.436    module_memoria_calcu/memoria_reg[1][8]
  -------------------------------------------------------------------
                         required time                         97.436    
                         arrival time                          -8.359    
  -------------------------------------------------------------------
                         slack                                 89.077    

Slack (MET) :             89.133ns  (required time - arrival time)
  Source:                 module_memoria_calcu/addr_rs2_i_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            module_memoria_calcu/memoria_reg[4][8]/D
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_WCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (CLK_10MHZ_WCLK rise@100.000ns - CLK_10MHZ_WCLK rise@0.000ns)
  Data Path Delay:        10.506ns  (logic 2.092ns (19.912%)  route 8.414ns (80.088%))
  Logic Levels:           6  (LUT4=1 LUT5=2 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.122ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.857ns = ( 98.143 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.156ns
    Clock Pessimism Removal (CPR):    -0.420ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_WCLK rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=710, routed)         1.891    -2.156    module_memoria_calcu/CLK_10MHZ
    SLICE_X1Y159         FDRE                                         r  module_memoria_calcu/addr_rs2_i_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y159         FDRE (Prop_fdre_C_Q)         0.419    -1.737 r  module_memoria_calcu/addr_rs2_i_reg[0]/Q
                         net (fo=128, routed)         2.915     1.178    module_memoria_calcu/addr_rs2_i[0]
    SLICE_X9Y164         LUT5 (Prop_lut5_I3_O)        0.299     1.477 r  module_memoria_calcu/state[3]_i_12/O
                         net (fo=1, routed)           0.000     1.477    module_memoria_calcu/state[3]_i_12_n_0
    SLICE_X9Y164         MUXF7 (Prop_muxf7_I0_O)      0.238     1.715 r  module_memoria_calcu/state_reg[3]_i_5/O
                         net (fo=1, routed)           0.911     2.626    module_memoria_calcu/state_reg[3]_i_5_n_0
    SLICE_X7Y164         LUT6 (Prop_lut6_I5_O)        0.298     2.924 r  module_memoria_calcu/state[3]_i_1/O
                         net (fo=12, routed)          1.298     4.221    mode_calculadora/module_control/out_reg2[2]
    SLICE_X7Y159         LUT4 (Prop_lut4_I0_O)        0.152     4.373 r  mode_calculadora/module_control/memoria[31][15]_i_5/O
                         net (fo=6, routed)           1.465     5.838    module_memoria_calcu/memoria_reg[1][15]_0
    SLICE_X7Y159         LUT5 (Prop_lut5_I1_O)        0.354     6.192 r  module_memoria_calcu/memoria[31][8]_i_2/O
                         net (fo=1, routed)           0.266     6.458    module_memoria_calcu/memoria[31][8]_i_2_n_0
    SLICE_X7Y159         LUT6 (Prop_lut6_I4_O)        0.332     6.790 r  module_memoria_calcu/memoria[31][8]_i_1/O
                         net (fo=31, routed)          1.561     8.351    module_memoria_calcu/data_in_i[8]
    SLICE_X10Y164        FDRE                                         r  module_memoria_calcu/memoria_reg[4][8]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_WCLK rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000   100.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.592    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    94.736 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    96.370    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.461 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=710, routed)         1.681    98.143    module_memoria_calcu/CLK_10MHZ
    SLICE_X10Y164        FDRE                                         r  module_memoria_calcu/memoria_reg[4][8]/C
                         clock pessimism             -0.420    97.722    
                         clock uncertainty           -0.226    97.496    
    SLICE_X10Y164        FDRE (Setup_fdre_C_D)       -0.013    97.483    module_memoria_calcu/memoria_reg[4][8]
  -------------------------------------------------------------------
                         required time                         97.483    
                         arrival time                          -8.351    
  -------------------------------------------------------------------
                         slack                                 89.133    

Slack (MET) :             89.192ns  (required time - arrival time)
  Source:                 module_memoria_calcu/addr_rs2_i_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            module_memoria_calcu/memoria_reg[14][6]/D
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_WCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (CLK_10MHZ_WCLK rise@100.000ns - CLK_10MHZ_WCLK rise@0.000ns)
  Data Path Delay:        10.397ns  (logic 1.730ns (16.639%)  route 8.667ns (83.361%))
  Logic Levels:           5  (LUT4=1 LUT5=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.127ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.862ns = ( 98.138 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.156ns
    Clock Pessimism Removal (CPR):    -0.420ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_WCLK rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=710, routed)         1.891    -2.156    module_memoria_calcu/CLK_10MHZ
    SLICE_X1Y159         FDRE                                         r  module_memoria_calcu/addr_rs2_i_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y159         FDRE (Prop_fdre_C_Q)         0.419    -1.737 r  module_memoria_calcu/addr_rs2_i_reg[0]/Q
                         net (fo=128, routed)         2.915     1.178    module_memoria_calcu/addr_rs2_i[0]
    SLICE_X9Y164         LUT5 (Prop_lut5_I3_O)        0.299     1.477 f  module_memoria_calcu/state[3]_i_12/O
                         net (fo=1, routed)           0.000     1.477    module_memoria_calcu/state[3]_i_12_n_0
    SLICE_X9Y164         MUXF7 (Prop_muxf7_I0_O)      0.238     1.715 f  module_memoria_calcu/state_reg[3]_i_5/O
                         net (fo=1, routed)           0.911     2.626    module_memoria_calcu/state_reg[3]_i_5_n_0
    SLICE_X7Y164         LUT6 (Prop_lut6_I5_O)        0.298     2.924 f  module_memoria_calcu/state[3]_i_1/O
                         net (fo=12, routed)          1.120     4.044    mode_calculadora/module_control/out_reg2[2]
    SLICE_X5Y159         LUT4 (Prop_lut4_I0_O)        0.150     4.194 f  mode_calculadora/module_control/memoria[31][7]_i_2/O
                         net (fo=5, routed)           1.480     5.674    mode_calculadora/module_control/operacion_o_reg[2]_0
    SLICE_X8Y161         LUT6 (Prop_lut6_I4_O)        0.326     6.000 r  mode_calculadora/module_control/memoria[31][6]_i_1/O
                         net (fo=31, routed)          2.241     8.241    module_memoria_calcu/D[3]
    SLICE_X17Y165        FDRE                                         r  module_memoria_calcu/memoria_reg[14][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_WCLK rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000   100.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.592    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    94.736 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    96.370    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.461 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=710, routed)         1.676    98.138    module_memoria_calcu/CLK_10MHZ
    SLICE_X17Y165        FDRE                                         r  module_memoria_calcu/memoria_reg[14][6]/C
                         clock pessimism             -0.420    97.717    
                         clock uncertainty           -0.226    97.491    
    SLICE_X17Y165        FDRE (Setup_fdre_C_D)       -0.058    97.433    module_memoria_calcu/memoria_reg[14][6]
  -------------------------------------------------------------------
                         required time                         97.433    
                         arrival time                          -8.241    
  -------------------------------------------------------------------
                         slack                                 89.192    

Slack (MET) :             89.199ns  (required time - arrival time)
  Source:                 module_memoria_calcu/addr_rs2_i_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            module_memoria_calcu/memoria_reg[2][8]/D
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_WCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (CLK_10MHZ_WCLK rise@100.000ns - CLK_10MHZ_WCLK rise@0.000ns)
  Data Path Delay:        10.405ns  (logic 2.092ns (20.106%)  route 8.313ns (79.894%))
  Logic Levels:           6  (LUT4=1 LUT5=2 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.123ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.858ns = ( 98.142 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.156ns
    Clock Pessimism Removal (CPR):    -0.420ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_WCLK rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=710, routed)         1.891    -2.156    module_memoria_calcu/CLK_10MHZ
    SLICE_X1Y159         FDRE                                         r  module_memoria_calcu/addr_rs2_i_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y159         FDRE (Prop_fdre_C_Q)         0.419    -1.737 r  module_memoria_calcu/addr_rs2_i_reg[0]/Q
                         net (fo=128, routed)         2.915     1.178    module_memoria_calcu/addr_rs2_i[0]
    SLICE_X9Y164         LUT5 (Prop_lut5_I3_O)        0.299     1.477 r  module_memoria_calcu/state[3]_i_12/O
                         net (fo=1, routed)           0.000     1.477    module_memoria_calcu/state[3]_i_12_n_0
    SLICE_X9Y164         MUXF7 (Prop_muxf7_I0_O)      0.238     1.715 r  module_memoria_calcu/state_reg[3]_i_5/O
                         net (fo=1, routed)           0.911     2.626    module_memoria_calcu/state_reg[3]_i_5_n_0
    SLICE_X7Y164         LUT6 (Prop_lut6_I5_O)        0.298     2.924 r  module_memoria_calcu/state[3]_i_1/O
                         net (fo=12, routed)          1.298     4.221    mode_calculadora/module_control/out_reg2[2]
    SLICE_X7Y159         LUT4 (Prop_lut4_I0_O)        0.152     4.373 r  mode_calculadora/module_control/memoria[31][15]_i_5/O
                         net (fo=6, routed)           1.465     5.838    module_memoria_calcu/memoria_reg[1][15]_0
    SLICE_X7Y159         LUT5 (Prop_lut5_I1_O)        0.354     6.192 r  module_memoria_calcu/memoria[31][8]_i_2/O
                         net (fo=1, routed)           0.266     6.458    module_memoria_calcu/memoria[31][8]_i_2_n_0
    SLICE_X7Y159         LUT6 (Prop_lut6_I4_O)        0.332     6.790 r  module_memoria_calcu/memoria[31][8]_i_1/O
                         net (fo=31, routed)          1.459     8.249    module_memoria_calcu/data_in_i[8]
    SLICE_X15Y164        FDRE                                         r  module_memoria_calcu/memoria_reg[2][8]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_WCLK rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000   100.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.592    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    94.736 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    96.370    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.461 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=710, routed)         1.680    98.142    module_memoria_calcu/CLK_10MHZ
    SLICE_X15Y164        FDRE                                         r  module_memoria_calcu/memoria_reg[2][8]/C
                         clock pessimism             -0.420    97.721    
                         clock uncertainty           -0.226    97.495    
    SLICE_X15Y164        FDRE (Setup_fdre_C_D)       -0.047    97.448    module_memoria_calcu/memoria_reg[2][8]
  -------------------------------------------------------------------
                         required time                         97.448    
                         arrival time                          -8.249    
  -------------------------------------------------------------------
                         slack                                 89.199    

Slack (MET) :             89.256ns  (required time - arrival time)
  Source:                 module_memoria_calcu/addr_rs2_i_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            module_memoria_calcu/memoria_reg[6][8]/D
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_WCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (CLK_10MHZ_WCLK rise@100.000ns - CLK_10MHZ_WCLK rise@0.000ns)
  Data Path Delay:        10.366ns  (logic 2.092ns (20.181%)  route 8.274ns (79.819%))
  Logic Levels:           6  (LUT4=1 LUT5=2 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.123ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.858ns = ( 98.142 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.156ns
    Clock Pessimism Removal (CPR):    -0.420ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_WCLK rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=710, routed)         1.891    -2.156    module_memoria_calcu/CLK_10MHZ
    SLICE_X1Y159         FDRE                                         r  module_memoria_calcu/addr_rs2_i_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y159         FDRE (Prop_fdre_C_Q)         0.419    -1.737 r  module_memoria_calcu/addr_rs2_i_reg[0]/Q
                         net (fo=128, routed)         2.915     1.178    module_memoria_calcu/addr_rs2_i[0]
    SLICE_X9Y164         LUT5 (Prop_lut5_I3_O)        0.299     1.477 r  module_memoria_calcu/state[3]_i_12/O
                         net (fo=1, routed)           0.000     1.477    module_memoria_calcu/state[3]_i_12_n_0
    SLICE_X9Y164         MUXF7 (Prop_muxf7_I0_O)      0.238     1.715 r  module_memoria_calcu/state_reg[3]_i_5/O
                         net (fo=1, routed)           0.911     2.626    module_memoria_calcu/state_reg[3]_i_5_n_0
    SLICE_X7Y164         LUT6 (Prop_lut6_I5_O)        0.298     2.924 r  module_memoria_calcu/state[3]_i_1/O
                         net (fo=12, routed)          1.298     4.221    mode_calculadora/module_control/out_reg2[2]
    SLICE_X7Y159         LUT4 (Prop_lut4_I0_O)        0.152     4.373 r  mode_calculadora/module_control/memoria[31][15]_i_5/O
                         net (fo=6, routed)           1.465     5.838    module_memoria_calcu/memoria_reg[1][15]_0
    SLICE_X7Y159         LUT5 (Prop_lut5_I1_O)        0.354     6.192 r  module_memoria_calcu/memoria[31][8]_i_2/O
                         net (fo=1, routed)           0.266     6.458    module_memoria_calcu/memoria[31][8]_i_2_n_0
    SLICE_X7Y159         LUT6 (Prop_lut6_I4_O)        0.332     6.790 r  module_memoria_calcu/memoria[31][8]_i_1/O
                         net (fo=31, routed)          1.421     8.211    module_memoria_calcu/data_in_i[8]
    SLICE_X10Y165        FDRE                                         r  module_memoria_calcu/memoria_reg[6][8]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_WCLK rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000   100.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.592    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    94.736 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    96.370    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.461 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=710, routed)         1.680    98.142    module_memoria_calcu/CLK_10MHZ
    SLICE_X10Y165        FDRE                                         r  module_memoria_calcu/memoria_reg[6][8]/C
                         clock pessimism             -0.420    97.721    
                         clock uncertainty           -0.226    97.495    
    SLICE_X10Y165        FDRE (Setup_fdre_C_D)       -0.028    97.467    module_memoria_calcu/memoria_reg[6][8]
  -------------------------------------------------------------------
                         required time                         97.467    
                         arrival time                          -8.211    
  -------------------------------------------------------------------
                         slack                                 89.256    

Slack (MET) :             89.276ns  (required time - arrival time)
  Source:                 module_memoria_calcu/addr_rs2_i_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            module_memoria_calcu/memoria_reg[23][12]/D
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_WCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (CLK_10MHZ_WCLK rise@100.000ns - CLK_10MHZ_WCLK rise@0.000ns)
  Data Path Delay:        10.292ns  (logic 1.797ns (17.461%)  route 8.495ns (82.539%))
  Logic Levels:           6  (LUT3=1 LUT5=1 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.125ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.860ns = ( 98.140 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.156ns
    Clock Pessimism Removal (CPR):    -0.420ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_WCLK rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=710, routed)         1.891    -2.156    module_memoria_calcu/CLK_10MHZ
    SLICE_X1Y159         FDRE                                         r  module_memoria_calcu/addr_rs2_i_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y159         FDRE (Prop_fdre_C_Q)         0.419    -1.737 r  module_memoria_calcu/addr_rs2_i_reg[0]/Q
                         net (fo=128, routed)         2.155     0.419    module_memoria_calcu/addr_rs2_i[0]
    SLICE_X2Y162         LUT6 (Prop_lut6_I4_O)        0.299     0.718 r  module_memoria_calcu/state[0]_i_9/O
                         net (fo=1, routed)           0.000     0.718    module_memoria_calcu/state[0]_i_9_n_0
    SLICE_X2Y162         MUXF7 (Prop_muxf7_I1_O)      0.214     0.932 r  module_memoria_calcu/state_reg[0]_i_3/O
                         net (fo=1, routed)           0.964     1.896    module_memoria_calcu/state_reg[0]_i_3_n_0
    SLICE_X5Y160         LUT6 (Prop_lut6_I1_O)        0.297     2.193 r  module_memoria_calcu/state[0]_i_1/O
                         net (fo=17, routed)          1.472     3.665    module_memoria_calcu/display_i[0]
    SLICE_X7Y158         LUT5 (Prop_lut5_I3_O)        0.118     3.783 r  module_memoria_calcu/memoria[31][12]_i_3/O
                         net (fo=2, routed)           0.575     4.358    module_memoria_calcu/memoria[31][12]_i_3_n_0
    SLICE_X7Y159         LUT3 (Prop_lut3_I0_O)        0.326     4.684 r  module_memoria_calcu/memoria[31][12]_i_2/O
                         net (fo=2, routed)           1.069     5.753    mode_calculadora/module_control/memoria_reg[31][12]
    SLICE_X8Y161         LUT6 (Prop_lut6_I4_O)        0.124     5.877 r  mode_calculadora/module_control/memoria[31][12]_i_1/O
                         net (fo=31, routed)          2.259     8.136    module_memoria_calcu/D[8]
    SLICE_X15Y166        FDRE                                         r  module_memoria_calcu/memoria_reg[23][12]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_WCLK rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000   100.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.592    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    94.736 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    96.370    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.461 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=710, routed)         1.678    98.140    module_memoria_calcu/CLK_10MHZ
    SLICE_X15Y166        FDRE                                         r  module_memoria_calcu/memoria_reg[23][12]/C
                         clock pessimism             -0.420    97.719    
                         clock uncertainty           -0.226    97.493    
    SLICE_X15Y166        FDRE (Setup_fdre_C_D)       -0.081    97.412    module_memoria_calcu/memoria_reg[23][12]
  -------------------------------------------------------------------
                         required time                         97.412    
                         arrival time                          -8.136    
  -------------------------------------------------------------------
                         slack                                 89.276    

Slack (MET) :             89.312ns  (required time - arrival time)
  Source:                 module_memoria_calcu/addr_rs2_i_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            module_memoria_calcu/memoria_reg[18][8]/D
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_WCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (CLK_10MHZ_WCLK rise@100.000ns - CLK_10MHZ_WCLK rise@0.000ns)
  Data Path Delay:        10.260ns  (logic 2.092ns (20.390%)  route 8.168ns (79.610%))
  Logic Levels:           6  (LUT4=1 LUT5=2 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.121ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.856ns = ( 98.144 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.156ns
    Clock Pessimism Removal (CPR):    -0.420ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_WCLK rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=710, routed)         1.891    -2.156    module_memoria_calcu/CLK_10MHZ
    SLICE_X1Y159         FDRE                                         r  module_memoria_calcu/addr_rs2_i_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y159         FDRE (Prop_fdre_C_Q)         0.419    -1.737 r  module_memoria_calcu/addr_rs2_i_reg[0]/Q
                         net (fo=128, routed)         2.915     1.178    module_memoria_calcu/addr_rs2_i[0]
    SLICE_X9Y164         LUT5 (Prop_lut5_I3_O)        0.299     1.477 r  module_memoria_calcu/state[3]_i_12/O
                         net (fo=1, routed)           0.000     1.477    module_memoria_calcu/state[3]_i_12_n_0
    SLICE_X9Y164         MUXF7 (Prop_muxf7_I0_O)      0.238     1.715 r  module_memoria_calcu/state_reg[3]_i_5/O
                         net (fo=1, routed)           0.911     2.626    module_memoria_calcu/state_reg[3]_i_5_n_0
    SLICE_X7Y164         LUT6 (Prop_lut6_I5_O)        0.298     2.924 r  module_memoria_calcu/state[3]_i_1/O
                         net (fo=12, routed)          1.298     4.221    mode_calculadora/module_control/out_reg2[2]
    SLICE_X7Y159         LUT4 (Prop_lut4_I0_O)        0.152     4.373 r  mode_calculadora/module_control/memoria[31][15]_i_5/O
                         net (fo=6, routed)           1.465     5.838    module_memoria_calcu/memoria_reg[1][15]_0
    SLICE_X7Y159         LUT5 (Prop_lut5_I1_O)        0.354     6.192 r  module_memoria_calcu/memoria[31][8]_i_2/O
                         net (fo=1, routed)           0.266     6.458    module_memoria_calcu/memoria[31][8]_i_2_n_0
    SLICE_X7Y159         LUT6 (Prop_lut6_I4_O)        0.332     6.790 r  module_memoria_calcu/memoria[31][8]_i_1/O
                         net (fo=31, routed)          1.315     8.104    module_memoria_calcu/data_in_i[8]
    SLICE_X11Y162        FDRE                                         r  module_memoria_calcu/memoria_reg[18][8]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_WCLK rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000   100.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.592    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    94.736 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    96.370    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.461 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=710, routed)         1.682    98.144    module_memoria_calcu/CLK_10MHZ
    SLICE_X11Y162        FDRE                                         r  module_memoria_calcu/memoria_reg[18][8]/C
                         clock pessimism             -0.420    97.723    
                         clock uncertainty           -0.226    97.497    
    SLICE_X11Y162        FDRE (Setup_fdre_C_D)       -0.081    97.416    module_memoria_calcu/memoria_reg[18][8]
  -------------------------------------------------------------------
                         required time                         97.416    
                         arrival time                          -8.104    
  -------------------------------------------------------------------
                         slack                                 89.312    

Slack (MET) :             89.330ns  (required time - arrival time)
  Source:                 module_memoria_calcu/addr_rs2_i_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            module_memoria_calcu/memoria_reg[16][12]/D
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_WCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (CLK_10MHZ_WCLK rise@100.000ns - CLK_10MHZ_WCLK rise@0.000ns)
  Data Path Delay:        10.249ns  (logic 1.797ns (17.533%)  route 8.452ns (82.467%))
  Logic Levels:           6  (LUT3=1 LUT5=1 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.863ns = ( 98.137 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.156ns
    Clock Pessimism Removal (CPR):    -0.420ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_WCLK rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=710, routed)         1.891    -2.156    module_memoria_calcu/CLK_10MHZ
    SLICE_X1Y159         FDRE                                         r  module_memoria_calcu/addr_rs2_i_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y159         FDRE (Prop_fdre_C_Q)         0.419    -1.737 r  module_memoria_calcu/addr_rs2_i_reg[0]/Q
                         net (fo=128, routed)         2.155     0.419    module_memoria_calcu/addr_rs2_i[0]
    SLICE_X2Y162         LUT6 (Prop_lut6_I4_O)        0.299     0.718 r  module_memoria_calcu/state[0]_i_9/O
                         net (fo=1, routed)           0.000     0.718    module_memoria_calcu/state[0]_i_9_n_0
    SLICE_X2Y162         MUXF7 (Prop_muxf7_I1_O)      0.214     0.932 r  module_memoria_calcu/state_reg[0]_i_3/O
                         net (fo=1, routed)           0.964     1.896    module_memoria_calcu/state_reg[0]_i_3_n_0
    SLICE_X5Y160         LUT6 (Prop_lut6_I1_O)        0.297     2.193 r  module_memoria_calcu/state[0]_i_1/O
                         net (fo=17, routed)          1.472     3.665    module_memoria_calcu/display_i[0]
    SLICE_X7Y158         LUT5 (Prop_lut5_I3_O)        0.118     3.783 r  module_memoria_calcu/memoria[31][12]_i_3/O
                         net (fo=2, routed)           0.575     4.358    module_memoria_calcu/memoria[31][12]_i_3_n_0
    SLICE_X7Y159         LUT3 (Prop_lut3_I0_O)        0.326     4.684 r  module_memoria_calcu/memoria[31][12]_i_2/O
                         net (fo=2, routed)           1.069     5.753    mode_calculadora/module_control/memoria_reg[31][12]
    SLICE_X8Y161         LUT6 (Prop_lut6_I4_O)        0.124     5.877 r  mode_calculadora/module_control/memoria[31][12]_i_1/O
                         net (fo=31, routed)          2.217     8.094    module_memoria_calcu/D[8]
    SLICE_X17Y166        FDRE                                         r  module_memoria_calcu/memoria_reg[16][12]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_WCLK rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000   100.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.592    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    94.736 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    96.370    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.461 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=710, routed)         1.675    98.137    module_memoria_calcu/CLK_10MHZ
    SLICE_X17Y166        FDRE                                         r  module_memoria_calcu/memoria_reg[16][12]/C
                         clock pessimism             -0.420    97.716    
                         clock uncertainty           -0.226    97.490    
    SLICE_X17Y166        FDRE (Setup_fdre_C_D)       -0.067    97.423    module_memoria_calcu/memoria_reg[16][12]
  -------------------------------------------------------------------
                         required time                         97.423    
                         arrival time                          -8.094    
  -------------------------------------------------------------------
                         slack                                 89.330    

Slack (MET) :             89.335ns  (required time - arrival time)
  Source:                 module_memoria_calcu/addr_rs2_i_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            module_memoria_calcu/memoria_reg[19][8]/D
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_WCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (CLK_10MHZ_WCLK rise@100.000ns - CLK_10MHZ_WCLK rise@0.000ns)
  Data Path Delay:        10.252ns  (logic 2.092ns (20.406%)  route 8.160ns (79.594%))
  Logic Levels:           6  (LUT4=1 LUT5=2 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.125ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.860ns = ( 98.140 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.156ns
    Clock Pessimism Removal (CPR):    -0.420ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_WCLK rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=710, routed)         1.891    -2.156    module_memoria_calcu/CLK_10MHZ
    SLICE_X1Y159         FDRE                                         r  module_memoria_calcu/addr_rs2_i_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y159         FDRE (Prop_fdre_C_Q)         0.419    -1.737 r  module_memoria_calcu/addr_rs2_i_reg[0]/Q
                         net (fo=128, routed)         2.915     1.178    module_memoria_calcu/addr_rs2_i[0]
    SLICE_X9Y164         LUT5 (Prop_lut5_I3_O)        0.299     1.477 r  module_memoria_calcu/state[3]_i_12/O
                         net (fo=1, routed)           0.000     1.477    module_memoria_calcu/state[3]_i_12_n_0
    SLICE_X9Y164         MUXF7 (Prop_muxf7_I0_O)      0.238     1.715 r  module_memoria_calcu/state_reg[3]_i_5/O
                         net (fo=1, routed)           0.911     2.626    module_memoria_calcu/state_reg[3]_i_5_n_0
    SLICE_X7Y164         LUT6 (Prop_lut6_I5_O)        0.298     2.924 r  module_memoria_calcu/state[3]_i_1/O
                         net (fo=12, routed)          1.298     4.221    mode_calculadora/module_control/out_reg2[2]
    SLICE_X7Y159         LUT4 (Prop_lut4_I0_O)        0.152     4.373 r  mode_calculadora/module_control/memoria[31][15]_i_5/O
                         net (fo=6, routed)           1.465     5.838    module_memoria_calcu/memoria_reg[1][15]_0
    SLICE_X7Y159         LUT5 (Prop_lut5_I1_O)        0.354     6.192 r  module_memoria_calcu/memoria[31][8]_i_2/O
                         net (fo=1, routed)           0.266     6.458    module_memoria_calcu/memoria[31][8]_i_2_n_0
    SLICE_X7Y159         LUT6 (Prop_lut6_I4_O)        0.332     6.790 r  module_memoria_calcu/memoria[31][8]_i_1/O
                         net (fo=31, routed)          1.307     8.096    module_memoria_calcu/data_in_i[8]
    SLICE_X17Y162        FDRE                                         r  module_memoria_calcu/memoria_reg[19][8]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_WCLK rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000   100.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.592    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    94.736 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    96.370    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.461 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=710, routed)         1.678    98.140    module_memoria_calcu/CLK_10MHZ
    SLICE_X17Y162        FDRE                                         r  module_memoria_calcu/memoria_reg[19][8]/C
                         clock pessimism             -0.420    97.719    
                         clock uncertainty           -0.226    97.493    
    SLICE_X17Y162        FDRE (Setup_fdre_C_D)       -0.062    97.431    module_memoria_calcu/memoria_reg[19][8]
  -------------------------------------------------------------------
                         required time                         97.431    
                         arrival time                          -8.096    
  -------------------------------------------------------------------
                         slack                                 89.335    

Slack (MET) :             89.339ns  (required time - arrival time)
  Source:                 module_memoria_calcu/addr_rs2_i_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            module_memoria_calcu/memoria_reg[12][8]/D
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_WCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (CLK_10MHZ_WCLK rise@100.000ns - CLK_10MHZ_WCLK rise@0.000ns)
  Data Path Delay:        10.235ns  (logic 2.092ns (20.440%)  route 8.143ns (79.560%))
  Logic Levels:           6  (LUT4=1 LUT5=2 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.119ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.854ns = ( 98.146 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.156ns
    Clock Pessimism Removal (CPR):    -0.420ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_WCLK rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=710, routed)         1.891    -2.156    module_memoria_calcu/CLK_10MHZ
    SLICE_X1Y159         FDRE                                         r  module_memoria_calcu/addr_rs2_i_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y159         FDRE (Prop_fdre_C_Q)         0.419    -1.737 r  module_memoria_calcu/addr_rs2_i_reg[0]/Q
                         net (fo=128, routed)         2.915     1.178    module_memoria_calcu/addr_rs2_i[0]
    SLICE_X9Y164         LUT5 (Prop_lut5_I3_O)        0.299     1.477 r  module_memoria_calcu/state[3]_i_12/O
                         net (fo=1, routed)           0.000     1.477    module_memoria_calcu/state[3]_i_12_n_0
    SLICE_X9Y164         MUXF7 (Prop_muxf7_I0_O)      0.238     1.715 r  module_memoria_calcu/state_reg[3]_i_5/O
                         net (fo=1, routed)           0.911     2.626    module_memoria_calcu/state_reg[3]_i_5_n_0
    SLICE_X7Y164         LUT6 (Prop_lut6_I5_O)        0.298     2.924 r  module_memoria_calcu/state[3]_i_1/O
                         net (fo=12, routed)          1.298     4.221    mode_calculadora/module_control/out_reg2[2]
    SLICE_X7Y159         LUT4 (Prop_lut4_I0_O)        0.152     4.373 r  mode_calculadora/module_control/memoria[31][15]_i_5/O
                         net (fo=6, routed)           1.465     5.838    module_memoria_calcu/memoria_reg[1][15]_0
    SLICE_X7Y159         LUT5 (Prop_lut5_I1_O)        0.354     6.192 r  module_memoria_calcu/memoria[31][8]_i_2/O
                         net (fo=1, routed)           0.266     6.458    module_memoria_calcu/memoria[31][8]_i_2_n_0
    SLICE_X7Y159         LUT6 (Prop_lut6_I4_O)        0.332     6.790 r  module_memoria_calcu/memoria[31][8]_i_1/O
                         net (fo=31, routed)          1.289     8.079    module_memoria_calcu/data_in_i[8]
    SLICE_X15Y158        FDRE                                         r  module_memoria_calcu/memoria_reg[12][8]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_WCLK rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000   100.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.592    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    94.736 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    96.370    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.461 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=710, routed)         1.684    98.146    module_memoria_calcu/CLK_10MHZ
    SLICE_X15Y158        FDRE                                         r  module_memoria_calcu/memoria_reg[12][8]/C
                         clock pessimism             -0.420    97.725    
                         clock uncertainty           -0.226    97.499    
    SLICE_X15Y158        FDRE (Setup_fdre_C_D)       -0.081    97.418    module_memoria_calcu/memoria_reg[12][8]
  -------------------------------------------------------------------
                         required time                         97.418    
                         arrival time                          -8.079    
  -------------------------------------------------------------------
                         slack                                 89.339    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 barrido/barrido/contador_full_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            barrido/barrido/contador_full_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_WCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_10MHZ_WCLK rise@0.000ns - CLK_10MHZ_WCLK rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.183ns (49.764%)  route 0.185ns (50.236%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.197ns
    Source Clock Delay      (SCD):    -0.434ns
    Clock Pessimism Removal (CPR):    0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_WCLK rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=710, routed)         0.678    -0.434    barrido/barrido/CLK_10MHZ
    SLICE_X0Y160         FDRE                                         r  barrido/barrido/contador_full_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y160         FDRE (Prop_fdre_C_Q)         0.141    -0.293 r  barrido/barrido/contador_full_reg[1]/Q
                         net (fo=4, routed)           0.185    -0.108    barrido/barrido/contador_full_reg_n_0_[1]
    SLICE_X0Y160         LUT4 (Prop_lut4_I1_O)        0.042    -0.066 r  barrido/barrido/contador_full[3]_i_2__0/O
                         net (fo=1, routed)           0.000    -0.066    barrido/barrido/contador_full[3]_i_2__0_n_0
    SLICE_X0Y160         FDRE                                         r  barrido/barrido/contador_full_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_WCLK rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=710, routed)         0.955    -0.197    barrido/barrido/CLK_10MHZ
    SLICE_X0Y160         FDRE                                         r  barrido/barrido/contador_full_reg[3]/C
                         clock pessimism             -0.237    -0.434    
    SLICE_X0Y160         FDRE (Hold_fdre_C_D)         0.107    -0.327    barrido/barrido/contador_full_reg[3]
  -------------------------------------------------------------------
                         required time                          0.327    
                         arrival time                          -0.066    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 seg7_control_calcu/seg7_control/digit_select_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            seg7_control_calcu/seg7_control/digit_select_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_WCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_10MHZ_WCLK rise@0.000ns - CLK_10MHZ_WCLK rise@0.000ns)
  Data Path Delay:        0.395ns  (logic 0.207ns (52.471%)  route 0.188ns (47.529%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.226ns
    Source Clock Delay      (SCD):    -0.461ns
    Clock Pessimism Removal (CPR):    0.235ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_WCLK rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=710, routed)         0.651    -0.461    seg7_control_calcu/seg7_control/CLK_10MHZ
    SLICE_X10Y154        FDRE                                         r  seg7_control_calcu/seg7_control/digit_select_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y154        FDRE (Prop_fdre_C_Q)         0.164    -0.297 r  seg7_control_calcu/seg7_control/digit_select_reg[1]/Q
                         net (fo=32, routed)          0.188    -0.109    seg7_control_calcu/seg7_control/digit_select[1]
    SLICE_X10Y154        LUT4 (Prop_lut4_I0_O)        0.043    -0.066 r  seg7_control_calcu/seg7_control/digit_select[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.066    seg7_control_calcu/seg7_control/digit_select[2]_i_1_n_0
    SLICE_X10Y154        FDRE                                         r  seg7_control_calcu/seg7_control/digit_select_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_WCLK rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=710, routed)         0.926    -0.226    seg7_control_calcu/seg7_control/CLK_10MHZ
    SLICE_X10Y154        FDRE                                         r  seg7_control_calcu/seg7_control/digit_select_reg[2]/C
                         clock pessimism             -0.235    -0.461    
    SLICE_X10Y154        FDRE (Hold_fdre_C_D)         0.131    -0.330    seg7_control_calcu/seg7_control/digit_select_reg[2]
  -------------------------------------------------------------------
                         required time                          0.330    
                         arrival time                          -0.066    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 mode_calculadora/module_control/leds_rgb_control/digit_select_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            mode_calculadora/module_control/leds_rgb_control/digit_select_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_WCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_10MHZ_WCLK rise@0.000ns - CLK_10MHZ_WCLK rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.209ns (54.393%)  route 0.175ns (45.607%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.196ns
    Source Clock Delay      (SCD):    -0.433ns
    Clock Pessimism Removal (CPR):    0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_WCLK rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=710, routed)         0.679    -0.433    mode_calculadora/module_control/leds_rgb_control/CLK_10MHZ
    SLICE_X6Y153         FDRE                                         r  mode_calculadora/module_control/leds_rgb_control/digit_select_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y153         FDRE (Prop_fdre_C_Q)         0.164    -0.269 r  mode_calculadora/module_control/leds_rgb_control/digit_select_reg[0]/Q
                         net (fo=5, routed)           0.175    -0.094    mode_calculadora/module_control/leds_rgb_control/digit_select_reg_n_0_[0]
    SLICE_X6Y153         LUT2 (Prop_lut2_I1_O)        0.045    -0.049 r  mode_calculadora/module_control/leds_rgb_control/digit_select[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.049    mode_calculadora/module_control/leds_rgb_control/digit_select[0]_i_1_n_0
    SLICE_X6Y153         FDRE                                         r  mode_calculadora/module_control/leds_rgb_control/digit_select_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_WCLK rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=710, routed)         0.956    -0.196    mode_calculadora/module_control/leds_rgb_control/CLK_10MHZ
    SLICE_X6Y153         FDRE                                         r  mode_calculadora/module_control/leds_rgb_control/digit_select_reg[0]/C
                         clock pessimism             -0.237    -0.433    
    SLICE_X6Y153         FDRE (Hold_fdre_C_D)         0.120    -0.313    mode_calculadora/module_control/leds_rgb_control/digit_select_reg[0]
  -------------------------------------------------------------------
                         required time                          0.313    
                         arrival time                          -0.049    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 seg7_control_calcu/seg7_control/digit_select_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            seg7_control_calcu/seg7_control/digit_select_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_WCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_10MHZ_WCLK rise@0.000ns - CLK_10MHZ_WCLK rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.209ns (54.393%)  route 0.175ns (45.607%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.226ns
    Source Clock Delay      (SCD):    -0.461ns
    Clock Pessimism Removal (CPR):    0.235ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_WCLK rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=710, routed)         0.651    -0.461    seg7_control_calcu/seg7_control/CLK_10MHZ
    SLICE_X8Y154         FDRE                                         r  seg7_control_calcu/seg7_control/digit_select_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y154         FDRE (Prop_fdre_C_Q)         0.164    -0.297 r  seg7_control_calcu/seg7_control/digit_select_reg[0]/Q
                         net (fo=39, routed)          0.175    -0.122    seg7_control_calcu/seg7_control/digit_select[0]
    SLICE_X8Y154         LUT2 (Prop_lut2_I1_O)        0.045    -0.077 r  seg7_control_calcu/seg7_control/digit_select[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.077    seg7_control_calcu/seg7_control/digit_select[0]_i_1_n_0
    SLICE_X8Y154         FDRE                                         r  seg7_control_calcu/seg7_control/digit_select_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_WCLK rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=710, routed)         0.926    -0.226    seg7_control_calcu/seg7_control/CLK_10MHZ
    SLICE_X8Y154         FDRE                                         r  seg7_control_calcu/seg7_control/digit_select_reg[0]/C
                         clock pessimism             -0.235    -0.461    
    SLICE_X8Y154         FDRE (Hold_fdre_C_D)         0.120    -0.341    seg7_control_calcu/seg7_control/digit_select_reg[0]
  -------------------------------------------------------------------
                         required time                          0.341    
                         arrival time                          -0.077    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 teclado/ffc0/Q_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            teclado/ffc0/Q_reg/D
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_WCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_10MHZ_WCLK rise@0.000ns - CLK_10MHZ_WCLK rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.209ns (54.384%)  route 0.175ns (45.616%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.194ns
    Source Clock Delay      (SCD):    -0.431ns
    Clock Pessimism Removal (CPR):    0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_WCLK rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=710, routed)         0.681    -0.431    teclado/ffc0/CLK_10MHZ
    SLICE_X2Y150         FDRE                                         r  teclado/ffc0/Q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y150         FDRE (Prop_fdre_C_Q)         0.164    -0.267 r  teclado/ffc0/Q_reg/Q
                         net (fo=12, routed)          0.175    -0.091    teclado/u1/Q_reg[1]
    SLICE_X2Y150         LUT3 (Prop_lut3_I2_O)        0.045    -0.046 r  teclado/u1/Q_i_1__0/O
                         net (fo=1, routed)           0.000    -0.046    teclado/ffc0/Q_reg_2
    SLICE_X2Y150         FDRE                                         r  teclado/ffc0/Q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_WCLK rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=710, routed)         0.958    -0.194    teclado/ffc0/CLK_10MHZ
    SLICE_X2Y150         FDRE                                         r  teclado/ffc0/Q_reg/C
                         clock pessimism             -0.237    -0.431    
    SLICE_X2Y150         FDRE (Hold_fdre_C_D)         0.120    -0.311    teclado/ffc0/Q_reg
  -------------------------------------------------------------------
                         required time                          0.311    
                         arrival time                          -0.046    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.271ns  (arrival time - required time)
  Source:                 mode_calculadora/module_control/contador_full_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by CLK_10MHZ_WCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            mode_calculadora/module_control/contador_full_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_WCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_10MHZ_WCLK rise@0.000ns - CLK_10MHZ_WCLK rise@0.000ns)
  Data Path Delay:        0.363ns  (logic 0.186ns (51.275%)  route 0.177ns (48.725%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.196ns
    Source Clock Delay      (SCD):    -0.433ns
    Clock Pessimism Removal (CPR):    0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_WCLK rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=710, routed)         0.679    -0.433    mode_calculadora/module_control/CLK_10MHZ
    SLICE_X4Y156         FDSE                                         r  mode_calculadora/module_control/contador_full_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y156         FDSE (Prop_fdse_C_Q)         0.141    -0.292 r  mode_calculadora/module_control/contador_full_reg[0]/Q
                         net (fo=5, routed)           0.177    -0.115    mode_calculadora/module_control/contador_full_reg[1]_0[0]
    SLICE_X4Y156         LUT6 (Prop_lut6_I3_O)        0.045    -0.070 r  mode_calculadora/module_control/contador_full[3]_i_2/O
                         net (fo=1, routed)           0.000    -0.070    mode_calculadora/module_control/contador_full[3]_i_2_n_0
    SLICE_X4Y156         FDRE                                         r  mode_calculadora/module_control/contador_full_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_WCLK rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=710, routed)         0.956    -0.196    mode_calculadora/module_control/CLK_10MHZ
    SLICE_X4Y156         FDRE                                         r  mode_calculadora/module_control/contador_full_reg[3]/C
                         clock pessimism             -0.237    -0.433    
    SLICE_X4Y156         FDRE (Hold_fdre_C_D)         0.092    -0.341    mode_calculadora/module_control/contador_full_reg[3]
  -------------------------------------------------------------------
                         required time                          0.341    
                         arrival time                          -0.070    
  -------------------------------------------------------------------
                         slack                                  0.271    

Slack (MET) :             0.271ns  (arrival time - required time)
  Source:                 mode_calculadora/module_control/contador_full_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by CLK_10MHZ_WCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            mode_calculadora/module_control/contador_full_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_WCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_10MHZ_WCLK rise@0.000ns - CLK_10MHZ_WCLK rise@0.000ns)
  Data Path Delay:        0.362ns  (logic 0.186ns (51.417%)  route 0.176ns (48.583%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.196ns
    Source Clock Delay      (SCD):    -0.433ns
    Clock Pessimism Removal (CPR):    0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_WCLK rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=710, routed)         0.679    -0.433    mode_calculadora/module_control/CLK_10MHZ
    SLICE_X4Y156         FDSE                                         r  mode_calculadora/module_control/contador_full_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y156         FDSE (Prop_fdse_C_Q)         0.141    -0.292 r  mode_calculadora/module_control/contador_full_reg[0]/Q
                         net (fo=5, routed)           0.176    -0.116    mode_calculadora/module_control/contador_full_reg[1]_0[0]
    SLICE_X4Y156         LUT5 (Prop_lut5_I3_O)        0.045    -0.071 r  mode_calculadora/module_control/contador_full[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.071    mode_calculadora/module_control/contador_full[2]_i_1_n_0
    SLICE_X4Y156         FDRE                                         r  mode_calculadora/module_control/contador_full_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_WCLK rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=710, routed)         0.956    -0.196    mode_calculadora/module_control/CLK_10MHZ
    SLICE_X4Y156         FDRE                                         r  mode_calculadora/module_control/contador_full_reg[2]/C
                         clock pessimism             -0.237    -0.433    
    SLICE_X4Y156         FDRE (Hold_fdre_C_D)         0.091    -0.342    mode_calculadora/module_control/contador_full_reg[2]
  -------------------------------------------------------------------
                         required time                          0.342    
                         arrival time                          -0.071    
  -------------------------------------------------------------------
                         slack                                  0.271    

Slack (MET) :             0.275ns  (arrival time - required time)
  Source:                 teclado/en10kHz/clk_out_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            teclado/ffe1/Q_reg/CE
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_WCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_10MHZ_WCLK rise@0.000ns - CLK_10MHZ_WCLK rise@0.000ns)
  Data Path Delay:        0.252ns  (logic 0.141ns (55.979%)  route 0.111ns (44.021%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.280ns
    Source Clock Delay      (SCD):    -0.513ns
    Clock Pessimism Removal (CPR):    0.217ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_WCLK rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=710, routed)         0.599    -0.513    teclado/en10kHz/CLK_10MHZ
    SLICE_X3Y147         FDRE                                         r  teclado/en10kHz/clk_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y147         FDRE (Prop_fdre_C_Q)         0.141    -0.372 r  teclado/en10kHz/clk_out_reg/Q
                         net (fo=4, routed)           0.111    -0.261    teclado/ffe1/clk_out
    SLICE_X1Y147         FDRE                                         r  teclado/ffe1/Q_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_WCLK rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=710, routed)         0.872    -0.280    teclado/ffe1/CLK_10MHZ
    SLICE_X1Y147         FDRE                                         r  teclado/ffe1/Q_reg/C
                         clock pessimism             -0.217    -0.497    
    SLICE_X1Y147         FDRE (Hold_fdre_C_CE)       -0.039    -0.536    teclado/ffe1/Q_reg
  -------------------------------------------------------------------
                         required time                          0.536    
                         arrival time                          -0.261    
  -------------------------------------------------------------------
                         slack                                  0.275    

Slack (MET) :             0.275ns  (arrival time - required time)
  Source:                 teclado/en10kHz/clk_out_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            teclado/ffe2/Q_reg/CE
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_WCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_10MHZ_WCLK rise@0.000ns - CLK_10MHZ_WCLK rise@0.000ns)
  Data Path Delay:        0.252ns  (logic 0.141ns (55.979%)  route 0.111ns (44.021%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.280ns
    Source Clock Delay      (SCD):    -0.513ns
    Clock Pessimism Removal (CPR):    0.217ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_WCLK rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=710, routed)         0.599    -0.513    teclado/en10kHz/CLK_10MHZ
    SLICE_X3Y147         FDRE                                         r  teclado/en10kHz/clk_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y147         FDRE (Prop_fdre_C_Q)         0.141    -0.372 r  teclado/en10kHz/clk_out_reg/Q
                         net (fo=4, routed)           0.111    -0.261    teclado/ffe2/clk_out
    SLICE_X1Y147         FDRE                                         r  teclado/ffe2/Q_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_WCLK rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=710, routed)         0.872    -0.280    teclado/ffe2/CLK_10MHZ
    SLICE_X1Y147         FDRE                                         r  teclado/ffe2/Q_reg/C
                         clock pessimism             -0.217    -0.497    
    SLICE_X1Y147         FDRE (Hold_fdre_C_CE)       -0.039    -0.536    teclado/ffe2/Q_reg
  -------------------------------------------------------------------
                         required time                          0.536    
                         arrival time                          -0.261    
  -------------------------------------------------------------------
                         slack                                  0.275    

Slack (MET) :             0.277ns  (arrival time - required time)
  Source:                 seg7_control_calcu/seg7_control/digit_select_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            seg7_control_calcu/seg7_control/digit_select_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_WCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_10MHZ_WCLK rise@0.000ns - CLK_10MHZ_WCLK rise@0.000ns)
  Data Path Delay:        0.397ns  (logic 0.209ns (52.711%)  route 0.188ns (47.289%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.226ns
    Source Clock Delay      (SCD):    -0.461ns
    Clock Pessimism Removal (CPR):    0.235ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_WCLK rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=710, routed)         0.651    -0.461    seg7_control_calcu/seg7_control/CLK_10MHZ
    SLICE_X10Y154        FDRE                                         r  seg7_control_calcu/seg7_control/digit_select_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y154        FDRE (Prop_fdre_C_Q)         0.164    -0.297 r  seg7_control_calcu/seg7_control/digit_select_reg[1]/Q
                         net (fo=32, routed)          0.188    -0.109    seg7_control_calcu/seg7_control/digit_select[1]
    SLICE_X10Y154        LUT3 (Prop_lut3_I2_O)        0.045    -0.064 r  seg7_control_calcu/seg7_control/digit_select[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.064    seg7_control_calcu/seg7_control/digit_select[1]_i_1_n_0
    SLICE_X10Y154        FDRE                                         r  seg7_control_calcu/seg7_control/digit_select_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_WCLK rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=710, routed)         0.926    -0.226    seg7_control_calcu/seg7_control/CLK_10MHZ
    SLICE_X10Y154        FDRE                                         r  seg7_control_calcu/seg7_control/digit_select_reg[1]/C
                         clock pessimism             -0.235    -0.461    
    SLICE_X10Y154        FDRE (Hold_fdre_C_D)         0.120    -0.341    seg7_control_calcu/seg7_control/digit_select_reg[1]
  -------------------------------------------------------------------
                         required time                          0.341    
                         arrival time                          -0.064    
  -------------------------------------------------------------------
                         slack                                  0.277    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLK_10MHZ_WCLK
Waveform(ns):       { 0.000 50.000 }
Period(ns):         100.000
Sources:            { generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I             n/a            2.155         100.000     97.845     BUFGCTRL_X0Y16  generate_clock_10Mhz/inst/clkout1_buf/I
Min Period        n/a     PLLE2_ADV/CLKOUT0  n/a            1.249         100.000     98.751     PLLE2_ADV_X1Y2  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
Min Period        n/a     FDSE/C             n/a            1.000         100.000     99.000     SLICE_X6Y155    FSM_onehot_state_reg[0]/C
Min Period        n/a     FDRE/C             n/a            1.000         100.000     99.000     SLICE_X1Y155    FSM_onehot_state_reg[1]/C
Min Period        n/a     FDRE/C             n/a            1.000         100.000     99.000     SLICE_X1Y156    FSM_onehot_state_reg[2]/C
Min Period        n/a     FDRE/C             n/a            1.000         100.000     99.000     SLICE_X2Y155    FSM_onehot_state_reg[3]/C
Min Period        n/a     FDRE/C             n/a            1.000         100.000     99.000     SLICE_X2Y155    FSM_onehot_state_reg[4]/C
Min Period        n/a     FDRE/C             n/a            1.000         100.000     99.000     SLICE_X2Y155    FSM_onehot_state_reg[5]/C
Min Period        n/a     FDRE/C             n/a            1.000         100.000     99.000     SLICE_X2Y155    FSM_onehot_state_reg[6]/C
Min Period        n/a     FDRE/C             n/a            1.000         100.000     99.000     SLICE_X5Y147    debounce/module_clock_divider/counter_reg[0]/C
Max Period        n/a     PLLE2_ADV/CLKOUT0  n/a            160.000       100.000     60.000     PLLE2_ADV_X1Y2  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
Low Pulse Width   Fast    FDRE/C             n/a            0.500         50.000      49.500     SLICE_X1Y155    FSM_onehot_state_reg[1]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         50.000      49.500     SLICE_X1Y156    FSM_onehot_state_reg[2]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         50.000      49.500     SLICE_X2Y155    FSM_onehot_state_reg[3]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         50.000      49.500     SLICE_X2Y155    FSM_onehot_state_reg[4]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         50.000      49.500     SLICE_X2Y155    FSM_onehot_state_reg[5]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         50.000      49.500     SLICE_X2Y155    FSM_onehot_state_reg[6]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         50.000      49.500     SLICE_X2Y153    debounce/q2_reg/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         50.000      49.500     SLICE_X2Y154    mode_calculadora/module_control/led_error_o_reg/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         50.000      49.500     SLICE_X1Y155    FSM_onehot_state_reg[1]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         50.000      49.500     SLICE_X1Y156    FSM_onehot_state_reg[2]/C
High Pulse Width  Slow    FDSE/C             n/a            0.500         50.000      49.500     SLICE_X6Y155    FSM_onehot_state_reg[0]/C
High Pulse Width  Fast    FDSE/C             n/a            0.500         50.000      49.500     SLICE_X6Y155    FSM_onehot_state_reg[0]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         50.000      49.500     SLICE_X5Y147    debounce/module_clock_divider/counter_reg[0]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         50.000      49.500     SLICE_X7Y149    debounce/module_clock_divider/counter_reg[10]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         50.000      49.500     SLICE_X6Y153    mode_calculadora/module_control/leds_rgb_control/digit_select_reg[1]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         50.000      49.500     SLICE_X6Y153    mode_calculadora/module_control/leds_rgb_control/digit_select_reg[1]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         50.000      49.500     SLICE_X6Y159    module_memoria_calcu/memoria_reg[10][0]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         50.000      49.500     SLICE_X6Y159    module_memoria_calcu/memoria_reg[10][0]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         50.000      49.500     SLICE_X15Y161   module_memoria_calcu/memoria_reg[10][10]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         50.000      49.500     SLICE_X6Y165    module_memoria_calcu/memoria_reg[10][11]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_WCLK
  To Clock:  clkfbout_WCLK

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.633ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_WCLK
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { generate_clock_10Mhz/inst/plle2_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I              n/a            2.155         50.000      47.845     BUFGCTRL_X0Y17  generate_clock_10Mhz/inst/clkf_buf/I
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         50.000      48.751     PLLE2_ADV_X1Y2  generate_clock_10Mhz/inst/plle2_adv_inst/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         50.000      48.751     PLLE2_ADV_X1Y2  generate_clock_10Mhz/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        50.000      2.633      PLLE2_ADV_X1Y2  generate_clock_10Mhz/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       50.000      110.000    PLLE2_ADV_X1Y2  generate_clock_10Mhz/inst/plle2_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_100Mhz_pi }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     PLLE2_ADV/CLKIN1  n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y2  generate_clock_10Mhz/inst/plle2_adv_inst/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        10.000      42.633     PLLE2_ADV_X1Y2  generate_clock_10Mhz/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y2  generate_clock_10Mhz/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y2  generate_clock_10Mhz/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y2  generate_clock_10Mhz/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y2  generate_clock_10Mhz/inst/plle2_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  CLK_10MHZ_WCLK_1
  To Clock:  CLK_10MHZ_WCLK_1

Setup :            0  Failing Endpoints,  Worst Slack       89.093ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.261ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       49.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             89.093ns  (required time - arrival time)
  Source:                 module_memoria_calcu/addr_rs2_i_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            module_memoria_calcu/memoria_reg[1][8]/D
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_WCLK_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (CLK_10MHZ_WCLK_1 rise@100.000ns - CLK_10MHZ_WCLK_1 rise@0.000ns)
  Data Path Delay:        10.515ns  (logic 2.092ns (19.896%)  route 8.423ns (80.104%))
  Logic Levels:           6  (LUT4=1 LUT5=2 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.124ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.859ns = ( 98.141 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.156ns
    Clock Pessimism Removal (CPR):    -0.420ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.415ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_WCLK_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=710, routed)         1.891    -2.156    module_memoria_calcu/CLK_10MHZ
    SLICE_X1Y159         FDRE                                         r  module_memoria_calcu/addr_rs2_i_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y159         FDRE (Prop_fdre_C_Q)         0.419    -1.737 r  module_memoria_calcu/addr_rs2_i_reg[0]/Q
                         net (fo=128, routed)         2.915     1.178    module_memoria_calcu/addr_rs2_i[0]
    SLICE_X9Y164         LUT5 (Prop_lut5_I3_O)        0.299     1.477 r  module_memoria_calcu/state[3]_i_12/O
                         net (fo=1, routed)           0.000     1.477    module_memoria_calcu/state[3]_i_12_n_0
    SLICE_X9Y164         MUXF7 (Prop_muxf7_I0_O)      0.238     1.715 r  module_memoria_calcu/state_reg[3]_i_5/O
                         net (fo=1, routed)           0.911     2.626    module_memoria_calcu/state_reg[3]_i_5_n_0
    SLICE_X7Y164         LUT6 (Prop_lut6_I5_O)        0.298     2.924 r  module_memoria_calcu/state[3]_i_1/O
                         net (fo=12, routed)          1.298     4.221    mode_calculadora/module_control/out_reg2[2]
    SLICE_X7Y159         LUT4 (Prop_lut4_I0_O)        0.152     4.373 r  mode_calculadora/module_control/memoria[31][15]_i_5/O
                         net (fo=6, routed)           1.465     5.838    module_memoria_calcu/memoria_reg[1][15]_0
    SLICE_X7Y159         LUT5 (Prop_lut5_I1_O)        0.354     6.192 r  module_memoria_calcu/memoria[31][8]_i_2/O
                         net (fo=1, routed)           0.266     6.458    module_memoria_calcu/memoria[31][8]_i_2_n_0
    SLICE_X7Y159         LUT6 (Prop_lut6_I4_O)        0.332     6.790 r  module_memoria_calcu/memoria[31][8]_i_1/O
                         net (fo=31, routed)          1.569     8.359    module_memoria_calcu/data_in_i[8]
    SLICE_X9Y165         FDRE                                         r  module_memoria_calcu/memoria_reg[1][8]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_WCLK_1 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000   100.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.592    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    94.736 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    96.370    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.461 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=710, routed)         1.679    98.141    module_memoria_calcu/CLK_10MHZ
    SLICE_X9Y165         FDRE                                         r  module_memoria_calcu/memoria_reg[1][8]/C
                         clock pessimism             -0.420    97.720    
                         clock uncertainty           -0.211    97.510    
    SLICE_X9Y165         FDRE (Setup_fdre_C_D)       -0.058    97.452    module_memoria_calcu/memoria_reg[1][8]
  -------------------------------------------------------------------
                         required time                         97.452    
                         arrival time                          -8.359    
  -------------------------------------------------------------------
                         slack                                 89.093    

Slack (MET) :             89.148ns  (required time - arrival time)
  Source:                 module_memoria_calcu/addr_rs2_i_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            module_memoria_calcu/memoria_reg[4][8]/D
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_WCLK_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (CLK_10MHZ_WCLK_1 rise@100.000ns - CLK_10MHZ_WCLK_1 rise@0.000ns)
  Data Path Delay:        10.506ns  (logic 2.092ns (19.912%)  route 8.414ns (80.088%))
  Logic Levels:           6  (LUT4=1 LUT5=2 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.122ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.857ns = ( 98.143 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.156ns
    Clock Pessimism Removal (CPR):    -0.420ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.415ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_WCLK_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=710, routed)         1.891    -2.156    module_memoria_calcu/CLK_10MHZ
    SLICE_X1Y159         FDRE                                         r  module_memoria_calcu/addr_rs2_i_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y159         FDRE (Prop_fdre_C_Q)         0.419    -1.737 r  module_memoria_calcu/addr_rs2_i_reg[0]/Q
                         net (fo=128, routed)         2.915     1.178    module_memoria_calcu/addr_rs2_i[0]
    SLICE_X9Y164         LUT5 (Prop_lut5_I3_O)        0.299     1.477 r  module_memoria_calcu/state[3]_i_12/O
                         net (fo=1, routed)           0.000     1.477    module_memoria_calcu/state[3]_i_12_n_0
    SLICE_X9Y164         MUXF7 (Prop_muxf7_I0_O)      0.238     1.715 r  module_memoria_calcu/state_reg[3]_i_5/O
                         net (fo=1, routed)           0.911     2.626    module_memoria_calcu/state_reg[3]_i_5_n_0
    SLICE_X7Y164         LUT6 (Prop_lut6_I5_O)        0.298     2.924 r  module_memoria_calcu/state[3]_i_1/O
                         net (fo=12, routed)          1.298     4.221    mode_calculadora/module_control/out_reg2[2]
    SLICE_X7Y159         LUT4 (Prop_lut4_I0_O)        0.152     4.373 r  mode_calculadora/module_control/memoria[31][15]_i_5/O
                         net (fo=6, routed)           1.465     5.838    module_memoria_calcu/memoria_reg[1][15]_0
    SLICE_X7Y159         LUT5 (Prop_lut5_I1_O)        0.354     6.192 r  module_memoria_calcu/memoria[31][8]_i_2/O
                         net (fo=1, routed)           0.266     6.458    module_memoria_calcu/memoria[31][8]_i_2_n_0
    SLICE_X7Y159         LUT6 (Prop_lut6_I4_O)        0.332     6.790 r  module_memoria_calcu/memoria[31][8]_i_1/O
                         net (fo=31, routed)          1.561     8.351    module_memoria_calcu/data_in_i[8]
    SLICE_X10Y164        FDRE                                         r  module_memoria_calcu/memoria_reg[4][8]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_WCLK_1 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000   100.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.592    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    94.736 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    96.370    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.461 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=710, routed)         1.681    98.143    module_memoria_calcu/CLK_10MHZ
    SLICE_X10Y164        FDRE                                         r  module_memoria_calcu/memoria_reg[4][8]/C
                         clock pessimism             -0.420    97.722    
                         clock uncertainty           -0.211    97.512    
    SLICE_X10Y164        FDRE (Setup_fdre_C_D)       -0.013    97.499    module_memoria_calcu/memoria_reg[4][8]
  -------------------------------------------------------------------
                         required time                         97.499    
                         arrival time                          -8.351    
  -------------------------------------------------------------------
                         slack                                 89.148    

Slack (MET) :             89.207ns  (required time - arrival time)
  Source:                 module_memoria_calcu/addr_rs2_i_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            module_memoria_calcu/memoria_reg[14][6]/D
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_WCLK_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (CLK_10MHZ_WCLK_1 rise@100.000ns - CLK_10MHZ_WCLK_1 rise@0.000ns)
  Data Path Delay:        10.397ns  (logic 1.730ns (16.639%)  route 8.667ns (83.361%))
  Logic Levels:           5  (LUT4=1 LUT5=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.127ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.862ns = ( 98.138 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.156ns
    Clock Pessimism Removal (CPR):    -0.420ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.415ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_WCLK_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=710, routed)         1.891    -2.156    module_memoria_calcu/CLK_10MHZ
    SLICE_X1Y159         FDRE                                         r  module_memoria_calcu/addr_rs2_i_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y159         FDRE (Prop_fdre_C_Q)         0.419    -1.737 r  module_memoria_calcu/addr_rs2_i_reg[0]/Q
                         net (fo=128, routed)         2.915     1.178    module_memoria_calcu/addr_rs2_i[0]
    SLICE_X9Y164         LUT5 (Prop_lut5_I3_O)        0.299     1.477 f  module_memoria_calcu/state[3]_i_12/O
                         net (fo=1, routed)           0.000     1.477    module_memoria_calcu/state[3]_i_12_n_0
    SLICE_X9Y164         MUXF7 (Prop_muxf7_I0_O)      0.238     1.715 f  module_memoria_calcu/state_reg[3]_i_5/O
                         net (fo=1, routed)           0.911     2.626    module_memoria_calcu/state_reg[3]_i_5_n_0
    SLICE_X7Y164         LUT6 (Prop_lut6_I5_O)        0.298     2.924 f  module_memoria_calcu/state[3]_i_1/O
                         net (fo=12, routed)          1.120     4.044    mode_calculadora/module_control/out_reg2[2]
    SLICE_X5Y159         LUT4 (Prop_lut4_I0_O)        0.150     4.194 f  mode_calculadora/module_control/memoria[31][7]_i_2/O
                         net (fo=5, routed)           1.480     5.674    mode_calculadora/module_control/operacion_o_reg[2]_0
    SLICE_X8Y161         LUT6 (Prop_lut6_I4_O)        0.326     6.000 r  mode_calculadora/module_control/memoria[31][6]_i_1/O
                         net (fo=31, routed)          2.241     8.241    module_memoria_calcu/D[3]
    SLICE_X17Y165        FDRE                                         r  module_memoria_calcu/memoria_reg[14][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_WCLK_1 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000   100.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.592    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    94.736 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    96.370    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.461 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=710, routed)         1.676    98.138    module_memoria_calcu/CLK_10MHZ
    SLICE_X17Y165        FDRE                                         r  module_memoria_calcu/memoria_reg[14][6]/C
                         clock pessimism             -0.420    97.717    
                         clock uncertainty           -0.211    97.507    
    SLICE_X17Y165        FDRE (Setup_fdre_C_D)       -0.058    97.449    module_memoria_calcu/memoria_reg[14][6]
  -------------------------------------------------------------------
                         required time                         97.449    
                         arrival time                          -8.241    
  -------------------------------------------------------------------
                         slack                                 89.207    

Slack (MET) :             89.215ns  (required time - arrival time)
  Source:                 module_memoria_calcu/addr_rs2_i_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            module_memoria_calcu/memoria_reg[2][8]/D
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_WCLK_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (CLK_10MHZ_WCLK_1 rise@100.000ns - CLK_10MHZ_WCLK_1 rise@0.000ns)
  Data Path Delay:        10.405ns  (logic 2.092ns (20.106%)  route 8.313ns (79.894%))
  Logic Levels:           6  (LUT4=1 LUT5=2 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.123ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.858ns = ( 98.142 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.156ns
    Clock Pessimism Removal (CPR):    -0.420ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.415ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_WCLK_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=710, routed)         1.891    -2.156    module_memoria_calcu/CLK_10MHZ
    SLICE_X1Y159         FDRE                                         r  module_memoria_calcu/addr_rs2_i_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y159         FDRE (Prop_fdre_C_Q)         0.419    -1.737 r  module_memoria_calcu/addr_rs2_i_reg[0]/Q
                         net (fo=128, routed)         2.915     1.178    module_memoria_calcu/addr_rs2_i[0]
    SLICE_X9Y164         LUT5 (Prop_lut5_I3_O)        0.299     1.477 r  module_memoria_calcu/state[3]_i_12/O
                         net (fo=1, routed)           0.000     1.477    module_memoria_calcu/state[3]_i_12_n_0
    SLICE_X9Y164         MUXF7 (Prop_muxf7_I0_O)      0.238     1.715 r  module_memoria_calcu/state_reg[3]_i_5/O
                         net (fo=1, routed)           0.911     2.626    module_memoria_calcu/state_reg[3]_i_5_n_0
    SLICE_X7Y164         LUT6 (Prop_lut6_I5_O)        0.298     2.924 r  module_memoria_calcu/state[3]_i_1/O
                         net (fo=12, routed)          1.298     4.221    mode_calculadora/module_control/out_reg2[2]
    SLICE_X7Y159         LUT4 (Prop_lut4_I0_O)        0.152     4.373 r  mode_calculadora/module_control/memoria[31][15]_i_5/O
                         net (fo=6, routed)           1.465     5.838    module_memoria_calcu/memoria_reg[1][15]_0
    SLICE_X7Y159         LUT5 (Prop_lut5_I1_O)        0.354     6.192 r  module_memoria_calcu/memoria[31][8]_i_2/O
                         net (fo=1, routed)           0.266     6.458    module_memoria_calcu/memoria[31][8]_i_2_n_0
    SLICE_X7Y159         LUT6 (Prop_lut6_I4_O)        0.332     6.790 r  module_memoria_calcu/memoria[31][8]_i_1/O
                         net (fo=31, routed)          1.459     8.249    module_memoria_calcu/data_in_i[8]
    SLICE_X15Y164        FDRE                                         r  module_memoria_calcu/memoria_reg[2][8]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_WCLK_1 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000   100.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.592    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    94.736 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    96.370    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.461 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=710, routed)         1.680    98.142    module_memoria_calcu/CLK_10MHZ
    SLICE_X15Y164        FDRE                                         r  module_memoria_calcu/memoria_reg[2][8]/C
                         clock pessimism             -0.420    97.721    
                         clock uncertainty           -0.211    97.511    
    SLICE_X15Y164        FDRE (Setup_fdre_C_D)       -0.047    97.464    module_memoria_calcu/memoria_reg[2][8]
  -------------------------------------------------------------------
                         required time                         97.464    
                         arrival time                          -8.249    
  -------------------------------------------------------------------
                         slack                                 89.215    

Slack (MET) :             89.272ns  (required time - arrival time)
  Source:                 module_memoria_calcu/addr_rs2_i_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            module_memoria_calcu/memoria_reg[6][8]/D
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_WCLK_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (CLK_10MHZ_WCLK_1 rise@100.000ns - CLK_10MHZ_WCLK_1 rise@0.000ns)
  Data Path Delay:        10.366ns  (logic 2.092ns (20.181%)  route 8.274ns (79.819%))
  Logic Levels:           6  (LUT4=1 LUT5=2 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.123ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.858ns = ( 98.142 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.156ns
    Clock Pessimism Removal (CPR):    -0.420ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.415ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_WCLK_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=710, routed)         1.891    -2.156    module_memoria_calcu/CLK_10MHZ
    SLICE_X1Y159         FDRE                                         r  module_memoria_calcu/addr_rs2_i_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y159         FDRE (Prop_fdre_C_Q)         0.419    -1.737 r  module_memoria_calcu/addr_rs2_i_reg[0]/Q
                         net (fo=128, routed)         2.915     1.178    module_memoria_calcu/addr_rs2_i[0]
    SLICE_X9Y164         LUT5 (Prop_lut5_I3_O)        0.299     1.477 r  module_memoria_calcu/state[3]_i_12/O
                         net (fo=1, routed)           0.000     1.477    module_memoria_calcu/state[3]_i_12_n_0
    SLICE_X9Y164         MUXF7 (Prop_muxf7_I0_O)      0.238     1.715 r  module_memoria_calcu/state_reg[3]_i_5/O
                         net (fo=1, routed)           0.911     2.626    module_memoria_calcu/state_reg[3]_i_5_n_0
    SLICE_X7Y164         LUT6 (Prop_lut6_I5_O)        0.298     2.924 r  module_memoria_calcu/state[3]_i_1/O
                         net (fo=12, routed)          1.298     4.221    mode_calculadora/module_control/out_reg2[2]
    SLICE_X7Y159         LUT4 (Prop_lut4_I0_O)        0.152     4.373 r  mode_calculadora/module_control/memoria[31][15]_i_5/O
                         net (fo=6, routed)           1.465     5.838    module_memoria_calcu/memoria_reg[1][15]_0
    SLICE_X7Y159         LUT5 (Prop_lut5_I1_O)        0.354     6.192 r  module_memoria_calcu/memoria[31][8]_i_2/O
                         net (fo=1, routed)           0.266     6.458    module_memoria_calcu/memoria[31][8]_i_2_n_0
    SLICE_X7Y159         LUT6 (Prop_lut6_I4_O)        0.332     6.790 r  module_memoria_calcu/memoria[31][8]_i_1/O
                         net (fo=31, routed)          1.421     8.211    module_memoria_calcu/data_in_i[8]
    SLICE_X10Y165        FDRE                                         r  module_memoria_calcu/memoria_reg[6][8]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_WCLK_1 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000   100.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.592    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    94.736 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    96.370    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.461 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=710, routed)         1.680    98.142    module_memoria_calcu/CLK_10MHZ
    SLICE_X10Y165        FDRE                                         r  module_memoria_calcu/memoria_reg[6][8]/C
                         clock pessimism             -0.420    97.721    
                         clock uncertainty           -0.211    97.511    
    SLICE_X10Y165        FDRE (Setup_fdre_C_D)       -0.028    97.483    module_memoria_calcu/memoria_reg[6][8]
  -------------------------------------------------------------------
                         required time                         97.483    
                         arrival time                          -8.211    
  -------------------------------------------------------------------
                         slack                                 89.272    

Slack (MET) :             89.292ns  (required time - arrival time)
  Source:                 module_memoria_calcu/addr_rs2_i_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            module_memoria_calcu/memoria_reg[23][12]/D
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_WCLK_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (CLK_10MHZ_WCLK_1 rise@100.000ns - CLK_10MHZ_WCLK_1 rise@0.000ns)
  Data Path Delay:        10.292ns  (logic 1.797ns (17.461%)  route 8.495ns (82.539%))
  Logic Levels:           6  (LUT3=1 LUT5=1 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.125ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.860ns = ( 98.140 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.156ns
    Clock Pessimism Removal (CPR):    -0.420ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.415ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_WCLK_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=710, routed)         1.891    -2.156    module_memoria_calcu/CLK_10MHZ
    SLICE_X1Y159         FDRE                                         r  module_memoria_calcu/addr_rs2_i_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y159         FDRE (Prop_fdre_C_Q)         0.419    -1.737 r  module_memoria_calcu/addr_rs2_i_reg[0]/Q
                         net (fo=128, routed)         2.155     0.419    module_memoria_calcu/addr_rs2_i[0]
    SLICE_X2Y162         LUT6 (Prop_lut6_I4_O)        0.299     0.718 r  module_memoria_calcu/state[0]_i_9/O
                         net (fo=1, routed)           0.000     0.718    module_memoria_calcu/state[0]_i_9_n_0
    SLICE_X2Y162         MUXF7 (Prop_muxf7_I1_O)      0.214     0.932 r  module_memoria_calcu/state_reg[0]_i_3/O
                         net (fo=1, routed)           0.964     1.896    module_memoria_calcu/state_reg[0]_i_3_n_0
    SLICE_X5Y160         LUT6 (Prop_lut6_I1_O)        0.297     2.193 r  module_memoria_calcu/state[0]_i_1/O
                         net (fo=17, routed)          1.472     3.665    module_memoria_calcu/display_i[0]
    SLICE_X7Y158         LUT5 (Prop_lut5_I3_O)        0.118     3.783 r  module_memoria_calcu/memoria[31][12]_i_3/O
                         net (fo=2, routed)           0.575     4.358    module_memoria_calcu/memoria[31][12]_i_3_n_0
    SLICE_X7Y159         LUT3 (Prop_lut3_I0_O)        0.326     4.684 r  module_memoria_calcu/memoria[31][12]_i_2/O
                         net (fo=2, routed)           1.069     5.753    mode_calculadora/module_control/memoria_reg[31][12]
    SLICE_X8Y161         LUT6 (Prop_lut6_I4_O)        0.124     5.877 r  mode_calculadora/module_control/memoria[31][12]_i_1/O
                         net (fo=31, routed)          2.259     8.136    module_memoria_calcu/D[8]
    SLICE_X15Y166        FDRE                                         r  module_memoria_calcu/memoria_reg[23][12]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_WCLK_1 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000   100.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.592    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    94.736 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    96.370    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.461 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=710, routed)         1.678    98.140    module_memoria_calcu/CLK_10MHZ
    SLICE_X15Y166        FDRE                                         r  module_memoria_calcu/memoria_reg[23][12]/C
                         clock pessimism             -0.420    97.719    
                         clock uncertainty           -0.211    97.509    
    SLICE_X15Y166        FDRE (Setup_fdre_C_D)       -0.081    97.428    module_memoria_calcu/memoria_reg[23][12]
  -------------------------------------------------------------------
                         required time                         97.428    
                         arrival time                          -8.136    
  -------------------------------------------------------------------
                         slack                                 89.292    

Slack (MET) :             89.327ns  (required time - arrival time)
  Source:                 module_memoria_calcu/addr_rs2_i_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            module_memoria_calcu/memoria_reg[18][8]/D
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_WCLK_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (CLK_10MHZ_WCLK_1 rise@100.000ns - CLK_10MHZ_WCLK_1 rise@0.000ns)
  Data Path Delay:        10.260ns  (logic 2.092ns (20.390%)  route 8.168ns (79.610%))
  Logic Levels:           6  (LUT4=1 LUT5=2 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.121ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.856ns = ( 98.144 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.156ns
    Clock Pessimism Removal (CPR):    -0.420ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.415ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_WCLK_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=710, routed)         1.891    -2.156    module_memoria_calcu/CLK_10MHZ
    SLICE_X1Y159         FDRE                                         r  module_memoria_calcu/addr_rs2_i_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y159         FDRE (Prop_fdre_C_Q)         0.419    -1.737 r  module_memoria_calcu/addr_rs2_i_reg[0]/Q
                         net (fo=128, routed)         2.915     1.178    module_memoria_calcu/addr_rs2_i[0]
    SLICE_X9Y164         LUT5 (Prop_lut5_I3_O)        0.299     1.477 r  module_memoria_calcu/state[3]_i_12/O
                         net (fo=1, routed)           0.000     1.477    module_memoria_calcu/state[3]_i_12_n_0
    SLICE_X9Y164         MUXF7 (Prop_muxf7_I0_O)      0.238     1.715 r  module_memoria_calcu/state_reg[3]_i_5/O
                         net (fo=1, routed)           0.911     2.626    module_memoria_calcu/state_reg[3]_i_5_n_0
    SLICE_X7Y164         LUT6 (Prop_lut6_I5_O)        0.298     2.924 r  module_memoria_calcu/state[3]_i_1/O
                         net (fo=12, routed)          1.298     4.221    mode_calculadora/module_control/out_reg2[2]
    SLICE_X7Y159         LUT4 (Prop_lut4_I0_O)        0.152     4.373 r  mode_calculadora/module_control/memoria[31][15]_i_5/O
                         net (fo=6, routed)           1.465     5.838    module_memoria_calcu/memoria_reg[1][15]_0
    SLICE_X7Y159         LUT5 (Prop_lut5_I1_O)        0.354     6.192 r  module_memoria_calcu/memoria[31][8]_i_2/O
                         net (fo=1, routed)           0.266     6.458    module_memoria_calcu/memoria[31][8]_i_2_n_0
    SLICE_X7Y159         LUT6 (Prop_lut6_I4_O)        0.332     6.790 r  module_memoria_calcu/memoria[31][8]_i_1/O
                         net (fo=31, routed)          1.315     8.104    module_memoria_calcu/data_in_i[8]
    SLICE_X11Y162        FDRE                                         r  module_memoria_calcu/memoria_reg[18][8]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_WCLK_1 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000   100.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.592    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    94.736 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    96.370    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.461 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=710, routed)         1.682    98.144    module_memoria_calcu/CLK_10MHZ
    SLICE_X11Y162        FDRE                                         r  module_memoria_calcu/memoria_reg[18][8]/C
                         clock pessimism             -0.420    97.723    
                         clock uncertainty           -0.211    97.513    
    SLICE_X11Y162        FDRE (Setup_fdre_C_D)       -0.081    97.432    module_memoria_calcu/memoria_reg[18][8]
  -------------------------------------------------------------------
                         required time                         97.432    
                         arrival time                          -8.104    
  -------------------------------------------------------------------
                         slack                                 89.327    

Slack (MET) :             89.345ns  (required time - arrival time)
  Source:                 module_memoria_calcu/addr_rs2_i_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            module_memoria_calcu/memoria_reg[16][12]/D
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_WCLK_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (CLK_10MHZ_WCLK_1 rise@100.000ns - CLK_10MHZ_WCLK_1 rise@0.000ns)
  Data Path Delay:        10.249ns  (logic 1.797ns (17.533%)  route 8.452ns (82.467%))
  Logic Levels:           6  (LUT3=1 LUT5=1 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.863ns = ( 98.137 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.156ns
    Clock Pessimism Removal (CPR):    -0.420ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.415ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_WCLK_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=710, routed)         1.891    -2.156    module_memoria_calcu/CLK_10MHZ
    SLICE_X1Y159         FDRE                                         r  module_memoria_calcu/addr_rs2_i_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y159         FDRE (Prop_fdre_C_Q)         0.419    -1.737 r  module_memoria_calcu/addr_rs2_i_reg[0]/Q
                         net (fo=128, routed)         2.155     0.419    module_memoria_calcu/addr_rs2_i[0]
    SLICE_X2Y162         LUT6 (Prop_lut6_I4_O)        0.299     0.718 r  module_memoria_calcu/state[0]_i_9/O
                         net (fo=1, routed)           0.000     0.718    module_memoria_calcu/state[0]_i_9_n_0
    SLICE_X2Y162         MUXF7 (Prop_muxf7_I1_O)      0.214     0.932 r  module_memoria_calcu/state_reg[0]_i_3/O
                         net (fo=1, routed)           0.964     1.896    module_memoria_calcu/state_reg[0]_i_3_n_0
    SLICE_X5Y160         LUT6 (Prop_lut6_I1_O)        0.297     2.193 r  module_memoria_calcu/state[0]_i_1/O
                         net (fo=17, routed)          1.472     3.665    module_memoria_calcu/display_i[0]
    SLICE_X7Y158         LUT5 (Prop_lut5_I3_O)        0.118     3.783 r  module_memoria_calcu/memoria[31][12]_i_3/O
                         net (fo=2, routed)           0.575     4.358    module_memoria_calcu/memoria[31][12]_i_3_n_0
    SLICE_X7Y159         LUT3 (Prop_lut3_I0_O)        0.326     4.684 r  module_memoria_calcu/memoria[31][12]_i_2/O
                         net (fo=2, routed)           1.069     5.753    mode_calculadora/module_control/memoria_reg[31][12]
    SLICE_X8Y161         LUT6 (Prop_lut6_I4_O)        0.124     5.877 r  mode_calculadora/module_control/memoria[31][12]_i_1/O
                         net (fo=31, routed)          2.217     8.094    module_memoria_calcu/D[8]
    SLICE_X17Y166        FDRE                                         r  module_memoria_calcu/memoria_reg[16][12]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_WCLK_1 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000   100.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.592    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    94.736 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    96.370    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.461 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=710, routed)         1.675    98.137    module_memoria_calcu/CLK_10MHZ
    SLICE_X17Y166        FDRE                                         r  module_memoria_calcu/memoria_reg[16][12]/C
                         clock pessimism             -0.420    97.716    
                         clock uncertainty           -0.211    97.506    
    SLICE_X17Y166        FDRE (Setup_fdre_C_D)       -0.067    97.439    module_memoria_calcu/memoria_reg[16][12]
  -------------------------------------------------------------------
                         required time                         97.439    
                         arrival time                          -8.094    
  -------------------------------------------------------------------
                         slack                                 89.345    

Slack (MET) :             89.350ns  (required time - arrival time)
  Source:                 module_memoria_calcu/addr_rs2_i_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            module_memoria_calcu/memoria_reg[19][8]/D
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_WCLK_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (CLK_10MHZ_WCLK_1 rise@100.000ns - CLK_10MHZ_WCLK_1 rise@0.000ns)
  Data Path Delay:        10.252ns  (logic 2.092ns (20.406%)  route 8.160ns (79.594%))
  Logic Levels:           6  (LUT4=1 LUT5=2 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.125ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.860ns = ( 98.140 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.156ns
    Clock Pessimism Removal (CPR):    -0.420ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.415ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_WCLK_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=710, routed)         1.891    -2.156    module_memoria_calcu/CLK_10MHZ
    SLICE_X1Y159         FDRE                                         r  module_memoria_calcu/addr_rs2_i_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y159         FDRE (Prop_fdre_C_Q)         0.419    -1.737 r  module_memoria_calcu/addr_rs2_i_reg[0]/Q
                         net (fo=128, routed)         2.915     1.178    module_memoria_calcu/addr_rs2_i[0]
    SLICE_X9Y164         LUT5 (Prop_lut5_I3_O)        0.299     1.477 r  module_memoria_calcu/state[3]_i_12/O
                         net (fo=1, routed)           0.000     1.477    module_memoria_calcu/state[3]_i_12_n_0
    SLICE_X9Y164         MUXF7 (Prop_muxf7_I0_O)      0.238     1.715 r  module_memoria_calcu/state_reg[3]_i_5/O
                         net (fo=1, routed)           0.911     2.626    module_memoria_calcu/state_reg[3]_i_5_n_0
    SLICE_X7Y164         LUT6 (Prop_lut6_I5_O)        0.298     2.924 r  module_memoria_calcu/state[3]_i_1/O
                         net (fo=12, routed)          1.298     4.221    mode_calculadora/module_control/out_reg2[2]
    SLICE_X7Y159         LUT4 (Prop_lut4_I0_O)        0.152     4.373 r  mode_calculadora/module_control/memoria[31][15]_i_5/O
                         net (fo=6, routed)           1.465     5.838    module_memoria_calcu/memoria_reg[1][15]_0
    SLICE_X7Y159         LUT5 (Prop_lut5_I1_O)        0.354     6.192 r  module_memoria_calcu/memoria[31][8]_i_2/O
                         net (fo=1, routed)           0.266     6.458    module_memoria_calcu/memoria[31][8]_i_2_n_0
    SLICE_X7Y159         LUT6 (Prop_lut6_I4_O)        0.332     6.790 r  module_memoria_calcu/memoria[31][8]_i_1/O
                         net (fo=31, routed)          1.307     8.096    module_memoria_calcu/data_in_i[8]
    SLICE_X17Y162        FDRE                                         r  module_memoria_calcu/memoria_reg[19][8]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_WCLK_1 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000   100.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.592    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    94.736 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    96.370    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.461 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=710, routed)         1.678    98.140    module_memoria_calcu/CLK_10MHZ
    SLICE_X17Y162        FDRE                                         r  module_memoria_calcu/memoria_reg[19][8]/C
                         clock pessimism             -0.420    97.719    
                         clock uncertainty           -0.211    97.509    
    SLICE_X17Y162        FDRE (Setup_fdre_C_D)       -0.062    97.447    module_memoria_calcu/memoria_reg[19][8]
  -------------------------------------------------------------------
                         required time                         97.447    
                         arrival time                          -8.096    
  -------------------------------------------------------------------
                         slack                                 89.350    

Slack (MET) :             89.355ns  (required time - arrival time)
  Source:                 module_memoria_calcu/addr_rs2_i_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            module_memoria_calcu/memoria_reg[12][8]/D
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_WCLK_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (CLK_10MHZ_WCLK_1 rise@100.000ns - CLK_10MHZ_WCLK_1 rise@0.000ns)
  Data Path Delay:        10.235ns  (logic 2.092ns (20.440%)  route 8.143ns (79.560%))
  Logic Levels:           6  (LUT4=1 LUT5=2 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.119ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.854ns = ( 98.146 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.156ns
    Clock Pessimism Removal (CPR):    -0.420ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.415ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_WCLK_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=710, routed)         1.891    -2.156    module_memoria_calcu/CLK_10MHZ
    SLICE_X1Y159         FDRE                                         r  module_memoria_calcu/addr_rs2_i_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y159         FDRE (Prop_fdre_C_Q)         0.419    -1.737 r  module_memoria_calcu/addr_rs2_i_reg[0]/Q
                         net (fo=128, routed)         2.915     1.178    module_memoria_calcu/addr_rs2_i[0]
    SLICE_X9Y164         LUT5 (Prop_lut5_I3_O)        0.299     1.477 r  module_memoria_calcu/state[3]_i_12/O
                         net (fo=1, routed)           0.000     1.477    module_memoria_calcu/state[3]_i_12_n_0
    SLICE_X9Y164         MUXF7 (Prop_muxf7_I0_O)      0.238     1.715 r  module_memoria_calcu/state_reg[3]_i_5/O
                         net (fo=1, routed)           0.911     2.626    module_memoria_calcu/state_reg[3]_i_5_n_0
    SLICE_X7Y164         LUT6 (Prop_lut6_I5_O)        0.298     2.924 r  module_memoria_calcu/state[3]_i_1/O
                         net (fo=12, routed)          1.298     4.221    mode_calculadora/module_control/out_reg2[2]
    SLICE_X7Y159         LUT4 (Prop_lut4_I0_O)        0.152     4.373 r  mode_calculadora/module_control/memoria[31][15]_i_5/O
                         net (fo=6, routed)           1.465     5.838    module_memoria_calcu/memoria_reg[1][15]_0
    SLICE_X7Y159         LUT5 (Prop_lut5_I1_O)        0.354     6.192 r  module_memoria_calcu/memoria[31][8]_i_2/O
                         net (fo=1, routed)           0.266     6.458    module_memoria_calcu/memoria[31][8]_i_2_n_0
    SLICE_X7Y159         LUT6 (Prop_lut6_I4_O)        0.332     6.790 r  module_memoria_calcu/memoria[31][8]_i_1/O
                         net (fo=31, routed)          1.289     8.079    module_memoria_calcu/data_in_i[8]
    SLICE_X15Y158        FDRE                                         r  module_memoria_calcu/memoria_reg[12][8]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_WCLK_1 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000   100.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.592    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    94.736 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    96.370    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.461 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=710, routed)         1.684    98.146    module_memoria_calcu/CLK_10MHZ
    SLICE_X15Y158        FDRE                                         r  module_memoria_calcu/memoria_reg[12][8]/C
                         clock pessimism             -0.420    97.725    
                         clock uncertainty           -0.211    97.515    
    SLICE_X15Y158        FDRE (Setup_fdre_C_D)       -0.081    97.434    module_memoria_calcu/memoria_reg[12][8]
  -------------------------------------------------------------------
                         required time                         97.434    
                         arrival time                          -8.079    
  -------------------------------------------------------------------
                         slack                                 89.355    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 barrido/barrido/contador_full_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            barrido/barrido/contador_full_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_WCLK_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_10MHZ_WCLK_1 rise@0.000ns - CLK_10MHZ_WCLK_1 rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.183ns (49.764%)  route 0.185ns (50.236%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.197ns
    Source Clock Delay      (SCD):    -0.434ns
    Clock Pessimism Removal (CPR):    0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_WCLK_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=710, routed)         0.678    -0.434    barrido/barrido/CLK_10MHZ
    SLICE_X0Y160         FDRE                                         r  barrido/barrido/contador_full_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y160         FDRE (Prop_fdre_C_Q)         0.141    -0.293 r  barrido/barrido/contador_full_reg[1]/Q
                         net (fo=4, routed)           0.185    -0.108    barrido/barrido/contador_full_reg_n_0_[1]
    SLICE_X0Y160         LUT4 (Prop_lut4_I1_O)        0.042    -0.066 r  barrido/barrido/contador_full[3]_i_2__0/O
                         net (fo=1, routed)           0.000    -0.066    barrido/barrido/contador_full[3]_i_2__0_n_0
    SLICE_X0Y160         FDRE                                         r  barrido/barrido/contador_full_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_WCLK_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=710, routed)         0.955    -0.197    barrido/barrido/CLK_10MHZ
    SLICE_X0Y160         FDRE                                         r  barrido/barrido/contador_full_reg[3]/C
                         clock pessimism             -0.237    -0.434    
    SLICE_X0Y160         FDRE (Hold_fdre_C_D)         0.107    -0.327    barrido/barrido/contador_full_reg[3]
  -------------------------------------------------------------------
                         required time                          0.327    
                         arrival time                          -0.066    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 seg7_control_calcu/seg7_control/digit_select_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            seg7_control_calcu/seg7_control/digit_select_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_WCLK_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_10MHZ_WCLK_1 rise@0.000ns - CLK_10MHZ_WCLK_1 rise@0.000ns)
  Data Path Delay:        0.395ns  (logic 0.207ns (52.471%)  route 0.188ns (47.529%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.226ns
    Source Clock Delay      (SCD):    -0.461ns
    Clock Pessimism Removal (CPR):    0.235ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_WCLK_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=710, routed)         0.651    -0.461    seg7_control_calcu/seg7_control/CLK_10MHZ
    SLICE_X10Y154        FDRE                                         r  seg7_control_calcu/seg7_control/digit_select_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y154        FDRE (Prop_fdre_C_Q)         0.164    -0.297 r  seg7_control_calcu/seg7_control/digit_select_reg[1]/Q
                         net (fo=32, routed)          0.188    -0.109    seg7_control_calcu/seg7_control/digit_select[1]
    SLICE_X10Y154        LUT4 (Prop_lut4_I0_O)        0.043    -0.066 r  seg7_control_calcu/seg7_control/digit_select[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.066    seg7_control_calcu/seg7_control/digit_select[2]_i_1_n_0
    SLICE_X10Y154        FDRE                                         r  seg7_control_calcu/seg7_control/digit_select_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_WCLK_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=710, routed)         0.926    -0.226    seg7_control_calcu/seg7_control/CLK_10MHZ
    SLICE_X10Y154        FDRE                                         r  seg7_control_calcu/seg7_control/digit_select_reg[2]/C
                         clock pessimism             -0.235    -0.461    
    SLICE_X10Y154        FDRE (Hold_fdre_C_D)         0.131    -0.330    seg7_control_calcu/seg7_control/digit_select_reg[2]
  -------------------------------------------------------------------
                         required time                          0.330    
                         arrival time                          -0.066    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 mode_calculadora/module_control/leds_rgb_control/digit_select_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            mode_calculadora/module_control/leds_rgb_control/digit_select_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_WCLK_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_10MHZ_WCLK_1 rise@0.000ns - CLK_10MHZ_WCLK_1 rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.209ns (54.393%)  route 0.175ns (45.607%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.196ns
    Source Clock Delay      (SCD):    -0.433ns
    Clock Pessimism Removal (CPR):    0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_WCLK_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=710, routed)         0.679    -0.433    mode_calculadora/module_control/leds_rgb_control/CLK_10MHZ
    SLICE_X6Y153         FDRE                                         r  mode_calculadora/module_control/leds_rgb_control/digit_select_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y153         FDRE (Prop_fdre_C_Q)         0.164    -0.269 r  mode_calculadora/module_control/leds_rgb_control/digit_select_reg[0]/Q
                         net (fo=5, routed)           0.175    -0.094    mode_calculadora/module_control/leds_rgb_control/digit_select_reg_n_0_[0]
    SLICE_X6Y153         LUT2 (Prop_lut2_I1_O)        0.045    -0.049 r  mode_calculadora/module_control/leds_rgb_control/digit_select[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.049    mode_calculadora/module_control/leds_rgb_control/digit_select[0]_i_1_n_0
    SLICE_X6Y153         FDRE                                         r  mode_calculadora/module_control/leds_rgb_control/digit_select_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_WCLK_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=710, routed)         0.956    -0.196    mode_calculadora/module_control/leds_rgb_control/CLK_10MHZ
    SLICE_X6Y153         FDRE                                         r  mode_calculadora/module_control/leds_rgb_control/digit_select_reg[0]/C
                         clock pessimism             -0.237    -0.433    
    SLICE_X6Y153         FDRE (Hold_fdre_C_D)         0.120    -0.313    mode_calculadora/module_control/leds_rgb_control/digit_select_reg[0]
  -------------------------------------------------------------------
                         required time                          0.313    
                         arrival time                          -0.049    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 seg7_control_calcu/seg7_control/digit_select_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            seg7_control_calcu/seg7_control/digit_select_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_WCLK_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_10MHZ_WCLK_1 rise@0.000ns - CLK_10MHZ_WCLK_1 rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.209ns (54.393%)  route 0.175ns (45.607%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.226ns
    Source Clock Delay      (SCD):    -0.461ns
    Clock Pessimism Removal (CPR):    0.235ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_WCLK_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=710, routed)         0.651    -0.461    seg7_control_calcu/seg7_control/CLK_10MHZ
    SLICE_X8Y154         FDRE                                         r  seg7_control_calcu/seg7_control/digit_select_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y154         FDRE (Prop_fdre_C_Q)         0.164    -0.297 r  seg7_control_calcu/seg7_control/digit_select_reg[0]/Q
                         net (fo=39, routed)          0.175    -0.122    seg7_control_calcu/seg7_control/digit_select[0]
    SLICE_X8Y154         LUT2 (Prop_lut2_I1_O)        0.045    -0.077 r  seg7_control_calcu/seg7_control/digit_select[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.077    seg7_control_calcu/seg7_control/digit_select[0]_i_1_n_0
    SLICE_X8Y154         FDRE                                         r  seg7_control_calcu/seg7_control/digit_select_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_WCLK_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=710, routed)         0.926    -0.226    seg7_control_calcu/seg7_control/CLK_10MHZ
    SLICE_X8Y154         FDRE                                         r  seg7_control_calcu/seg7_control/digit_select_reg[0]/C
                         clock pessimism             -0.235    -0.461    
    SLICE_X8Y154         FDRE (Hold_fdre_C_D)         0.120    -0.341    seg7_control_calcu/seg7_control/digit_select_reg[0]
  -------------------------------------------------------------------
                         required time                          0.341    
                         arrival time                          -0.077    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 teclado/ffc0/Q_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            teclado/ffc0/Q_reg/D
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_WCLK_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_10MHZ_WCLK_1 rise@0.000ns - CLK_10MHZ_WCLK_1 rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.209ns (54.384%)  route 0.175ns (45.616%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.194ns
    Source Clock Delay      (SCD):    -0.431ns
    Clock Pessimism Removal (CPR):    0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_WCLK_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=710, routed)         0.681    -0.431    teclado/ffc0/CLK_10MHZ
    SLICE_X2Y150         FDRE                                         r  teclado/ffc0/Q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y150         FDRE (Prop_fdre_C_Q)         0.164    -0.267 r  teclado/ffc0/Q_reg/Q
                         net (fo=12, routed)          0.175    -0.091    teclado/u1/Q_reg[1]
    SLICE_X2Y150         LUT3 (Prop_lut3_I2_O)        0.045    -0.046 r  teclado/u1/Q_i_1__0/O
                         net (fo=1, routed)           0.000    -0.046    teclado/ffc0/Q_reg_2
    SLICE_X2Y150         FDRE                                         r  teclado/ffc0/Q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_WCLK_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=710, routed)         0.958    -0.194    teclado/ffc0/CLK_10MHZ
    SLICE_X2Y150         FDRE                                         r  teclado/ffc0/Q_reg/C
                         clock pessimism             -0.237    -0.431    
    SLICE_X2Y150         FDRE (Hold_fdre_C_D)         0.120    -0.311    teclado/ffc0/Q_reg
  -------------------------------------------------------------------
                         required time                          0.311    
                         arrival time                          -0.046    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.271ns  (arrival time - required time)
  Source:                 mode_calculadora/module_control/contador_full_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by CLK_10MHZ_WCLK_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            mode_calculadora/module_control/contador_full_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_WCLK_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_10MHZ_WCLK_1 rise@0.000ns - CLK_10MHZ_WCLK_1 rise@0.000ns)
  Data Path Delay:        0.363ns  (logic 0.186ns (51.275%)  route 0.177ns (48.725%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.196ns
    Source Clock Delay      (SCD):    -0.433ns
    Clock Pessimism Removal (CPR):    0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_WCLK_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=710, routed)         0.679    -0.433    mode_calculadora/module_control/CLK_10MHZ
    SLICE_X4Y156         FDSE                                         r  mode_calculadora/module_control/contador_full_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y156         FDSE (Prop_fdse_C_Q)         0.141    -0.292 r  mode_calculadora/module_control/contador_full_reg[0]/Q
                         net (fo=5, routed)           0.177    -0.115    mode_calculadora/module_control/contador_full_reg[1]_0[0]
    SLICE_X4Y156         LUT6 (Prop_lut6_I3_O)        0.045    -0.070 r  mode_calculadora/module_control/contador_full[3]_i_2/O
                         net (fo=1, routed)           0.000    -0.070    mode_calculadora/module_control/contador_full[3]_i_2_n_0
    SLICE_X4Y156         FDRE                                         r  mode_calculadora/module_control/contador_full_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_WCLK_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=710, routed)         0.956    -0.196    mode_calculadora/module_control/CLK_10MHZ
    SLICE_X4Y156         FDRE                                         r  mode_calculadora/module_control/contador_full_reg[3]/C
                         clock pessimism             -0.237    -0.433    
    SLICE_X4Y156         FDRE (Hold_fdre_C_D)         0.092    -0.341    mode_calculadora/module_control/contador_full_reg[3]
  -------------------------------------------------------------------
                         required time                          0.341    
                         arrival time                          -0.070    
  -------------------------------------------------------------------
                         slack                                  0.271    

Slack (MET) :             0.271ns  (arrival time - required time)
  Source:                 mode_calculadora/module_control/contador_full_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by CLK_10MHZ_WCLK_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            mode_calculadora/module_control/contador_full_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_WCLK_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_10MHZ_WCLK_1 rise@0.000ns - CLK_10MHZ_WCLK_1 rise@0.000ns)
  Data Path Delay:        0.362ns  (logic 0.186ns (51.417%)  route 0.176ns (48.583%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.196ns
    Source Clock Delay      (SCD):    -0.433ns
    Clock Pessimism Removal (CPR):    0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_WCLK_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=710, routed)         0.679    -0.433    mode_calculadora/module_control/CLK_10MHZ
    SLICE_X4Y156         FDSE                                         r  mode_calculadora/module_control/contador_full_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y156         FDSE (Prop_fdse_C_Q)         0.141    -0.292 r  mode_calculadora/module_control/contador_full_reg[0]/Q
                         net (fo=5, routed)           0.176    -0.116    mode_calculadora/module_control/contador_full_reg[1]_0[0]
    SLICE_X4Y156         LUT5 (Prop_lut5_I3_O)        0.045    -0.071 r  mode_calculadora/module_control/contador_full[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.071    mode_calculadora/module_control/contador_full[2]_i_1_n_0
    SLICE_X4Y156         FDRE                                         r  mode_calculadora/module_control/contador_full_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_WCLK_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=710, routed)         0.956    -0.196    mode_calculadora/module_control/CLK_10MHZ
    SLICE_X4Y156         FDRE                                         r  mode_calculadora/module_control/contador_full_reg[2]/C
                         clock pessimism             -0.237    -0.433    
    SLICE_X4Y156         FDRE (Hold_fdre_C_D)         0.091    -0.342    mode_calculadora/module_control/contador_full_reg[2]
  -------------------------------------------------------------------
                         required time                          0.342    
                         arrival time                          -0.071    
  -------------------------------------------------------------------
                         slack                                  0.271    

Slack (MET) :             0.275ns  (arrival time - required time)
  Source:                 teclado/en10kHz/clk_out_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            teclado/ffe1/Q_reg/CE
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_WCLK_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_10MHZ_WCLK_1 rise@0.000ns - CLK_10MHZ_WCLK_1 rise@0.000ns)
  Data Path Delay:        0.252ns  (logic 0.141ns (55.979%)  route 0.111ns (44.021%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.280ns
    Source Clock Delay      (SCD):    -0.513ns
    Clock Pessimism Removal (CPR):    0.217ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_WCLK_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=710, routed)         0.599    -0.513    teclado/en10kHz/CLK_10MHZ
    SLICE_X3Y147         FDRE                                         r  teclado/en10kHz/clk_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y147         FDRE (Prop_fdre_C_Q)         0.141    -0.372 r  teclado/en10kHz/clk_out_reg/Q
                         net (fo=4, routed)           0.111    -0.261    teclado/ffe1/clk_out
    SLICE_X1Y147         FDRE                                         r  teclado/ffe1/Q_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_WCLK_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=710, routed)         0.872    -0.280    teclado/ffe1/CLK_10MHZ
    SLICE_X1Y147         FDRE                                         r  teclado/ffe1/Q_reg/C
                         clock pessimism             -0.217    -0.497    
    SLICE_X1Y147         FDRE (Hold_fdre_C_CE)       -0.039    -0.536    teclado/ffe1/Q_reg
  -------------------------------------------------------------------
                         required time                          0.536    
                         arrival time                          -0.261    
  -------------------------------------------------------------------
                         slack                                  0.275    

Slack (MET) :             0.275ns  (arrival time - required time)
  Source:                 teclado/en10kHz/clk_out_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            teclado/ffe2/Q_reg/CE
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_WCLK_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_10MHZ_WCLK_1 rise@0.000ns - CLK_10MHZ_WCLK_1 rise@0.000ns)
  Data Path Delay:        0.252ns  (logic 0.141ns (55.979%)  route 0.111ns (44.021%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.280ns
    Source Clock Delay      (SCD):    -0.513ns
    Clock Pessimism Removal (CPR):    0.217ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_WCLK_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=710, routed)         0.599    -0.513    teclado/en10kHz/CLK_10MHZ
    SLICE_X3Y147         FDRE                                         r  teclado/en10kHz/clk_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y147         FDRE (Prop_fdre_C_Q)         0.141    -0.372 r  teclado/en10kHz/clk_out_reg/Q
                         net (fo=4, routed)           0.111    -0.261    teclado/ffe2/clk_out
    SLICE_X1Y147         FDRE                                         r  teclado/ffe2/Q_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_WCLK_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=710, routed)         0.872    -0.280    teclado/ffe2/CLK_10MHZ
    SLICE_X1Y147         FDRE                                         r  teclado/ffe2/Q_reg/C
                         clock pessimism             -0.217    -0.497    
    SLICE_X1Y147         FDRE (Hold_fdre_C_CE)       -0.039    -0.536    teclado/ffe2/Q_reg
  -------------------------------------------------------------------
                         required time                          0.536    
                         arrival time                          -0.261    
  -------------------------------------------------------------------
                         slack                                  0.275    

Slack (MET) :             0.277ns  (arrival time - required time)
  Source:                 seg7_control_calcu/seg7_control/digit_select_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            seg7_control_calcu/seg7_control/digit_select_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_WCLK_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_10MHZ_WCLK_1 rise@0.000ns - CLK_10MHZ_WCLK_1 rise@0.000ns)
  Data Path Delay:        0.397ns  (logic 0.209ns (52.711%)  route 0.188ns (47.289%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.226ns
    Source Clock Delay      (SCD):    -0.461ns
    Clock Pessimism Removal (CPR):    0.235ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_WCLK_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=710, routed)         0.651    -0.461    seg7_control_calcu/seg7_control/CLK_10MHZ
    SLICE_X10Y154        FDRE                                         r  seg7_control_calcu/seg7_control/digit_select_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y154        FDRE (Prop_fdre_C_Q)         0.164    -0.297 r  seg7_control_calcu/seg7_control/digit_select_reg[1]/Q
                         net (fo=32, routed)          0.188    -0.109    seg7_control_calcu/seg7_control/digit_select[1]
    SLICE_X10Y154        LUT3 (Prop_lut3_I2_O)        0.045    -0.064 r  seg7_control_calcu/seg7_control/digit_select[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.064    seg7_control_calcu/seg7_control/digit_select[1]_i_1_n_0
    SLICE_X10Y154        FDRE                                         r  seg7_control_calcu/seg7_control/digit_select_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_WCLK_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=710, routed)         0.926    -0.226    seg7_control_calcu/seg7_control/CLK_10MHZ
    SLICE_X10Y154        FDRE                                         r  seg7_control_calcu/seg7_control/digit_select_reg[1]/C
                         clock pessimism             -0.235    -0.461    
    SLICE_X10Y154        FDRE (Hold_fdre_C_D)         0.120    -0.341    seg7_control_calcu/seg7_control/digit_select_reg[1]
  -------------------------------------------------------------------
                         required time                          0.341    
                         arrival time                          -0.064    
  -------------------------------------------------------------------
                         slack                                  0.277    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLK_10MHZ_WCLK_1
Waveform(ns):       { 0.000 50.000 }
Period(ns):         100.000
Sources:            { generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I             n/a            2.155         100.000     97.845     BUFGCTRL_X0Y16  generate_clock_10Mhz/inst/clkout1_buf/I
Min Period        n/a     PLLE2_ADV/CLKOUT0  n/a            1.249         100.000     98.751     PLLE2_ADV_X1Y2  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
Min Period        n/a     FDSE/C             n/a            1.000         100.000     99.000     SLICE_X6Y155    FSM_onehot_state_reg[0]/C
Min Period        n/a     FDRE/C             n/a            1.000         100.000     99.000     SLICE_X1Y155    FSM_onehot_state_reg[1]/C
Min Period        n/a     FDRE/C             n/a            1.000         100.000     99.000     SLICE_X1Y156    FSM_onehot_state_reg[2]/C
Min Period        n/a     FDRE/C             n/a            1.000         100.000     99.000     SLICE_X2Y155    FSM_onehot_state_reg[3]/C
Min Period        n/a     FDRE/C             n/a            1.000         100.000     99.000     SLICE_X2Y155    FSM_onehot_state_reg[4]/C
Min Period        n/a     FDRE/C             n/a            1.000         100.000     99.000     SLICE_X2Y155    FSM_onehot_state_reg[5]/C
Min Period        n/a     FDRE/C             n/a            1.000         100.000     99.000     SLICE_X2Y155    FSM_onehot_state_reg[6]/C
Min Period        n/a     FDRE/C             n/a            1.000         100.000     99.000     SLICE_X5Y147    debounce/module_clock_divider/counter_reg[0]/C
Max Period        n/a     PLLE2_ADV/CLKOUT0  n/a            160.000       100.000     60.000     PLLE2_ADV_X1Y2  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
Low Pulse Width   Fast    FDRE/C             n/a            0.500         50.000      49.500     SLICE_X1Y155    FSM_onehot_state_reg[1]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         50.000      49.500     SLICE_X1Y156    FSM_onehot_state_reg[2]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         50.000      49.500     SLICE_X2Y155    FSM_onehot_state_reg[3]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         50.000      49.500     SLICE_X2Y155    FSM_onehot_state_reg[4]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         50.000      49.500     SLICE_X2Y155    FSM_onehot_state_reg[5]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         50.000      49.500     SLICE_X2Y155    FSM_onehot_state_reg[6]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         50.000      49.500     SLICE_X2Y153    debounce/q2_reg/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         50.000      49.500     SLICE_X2Y154    mode_calculadora/module_control/led_error_o_reg/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         50.000      49.500     SLICE_X1Y155    FSM_onehot_state_reg[1]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         50.000      49.500     SLICE_X1Y156    FSM_onehot_state_reg[2]/C
High Pulse Width  Slow    FDSE/C             n/a            0.500         50.000      49.500     SLICE_X6Y155    FSM_onehot_state_reg[0]/C
High Pulse Width  Fast    FDSE/C             n/a            0.500         50.000      49.500     SLICE_X6Y155    FSM_onehot_state_reg[0]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         50.000      49.500     SLICE_X5Y147    debounce/module_clock_divider/counter_reg[0]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         50.000      49.500     SLICE_X7Y149    debounce/module_clock_divider/counter_reg[10]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         50.000      49.500     SLICE_X6Y153    mode_calculadora/module_control/leds_rgb_control/digit_select_reg[1]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         50.000      49.500     SLICE_X6Y153    mode_calculadora/module_control/leds_rgb_control/digit_select_reg[1]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         50.000      49.500     SLICE_X6Y159    module_memoria_calcu/memoria_reg[10][0]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         50.000      49.500     SLICE_X6Y159    module_memoria_calcu/memoria_reg[10][0]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         50.000      49.500     SLICE_X15Y161   module_memoria_calcu/memoria_reg[10][10]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         50.000      49.500     SLICE_X6Y165    module_memoria_calcu/memoria_reg[10][11]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_WCLK_1
  To Clock:  clkfbout_WCLK_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.633ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_WCLK_1
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { generate_clock_10Mhz/inst/plle2_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I              n/a            2.155         50.000      47.845     BUFGCTRL_X0Y17  generate_clock_10Mhz/inst/clkf_buf/I
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         50.000      48.751     PLLE2_ADV_X1Y2  generate_clock_10Mhz/inst/plle2_adv_inst/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         50.000      48.751     PLLE2_ADV_X1Y2  generate_clock_10Mhz/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        50.000      2.633      PLLE2_ADV_X1Y2  generate_clock_10Mhz/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       50.000      110.000    PLLE2_ADV_X1Y2  generate_clock_10Mhz/inst/plle2_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  CLK_10MHZ_WCLK_1
  To Clock:  CLK_10MHZ_WCLK

Setup :            0  Failing Endpoints,  Worst Slack       89.077ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.035ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             89.077ns  (required time - arrival time)
  Source:                 module_memoria_calcu/addr_rs2_i_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            module_memoria_calcu/memoria_reg[1][8]/D
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_WCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (CLK_10MHZ_WCLK rise@100.000ns - CLK_10MHZ_WCLK_1 rise@0.000ns)
  Data Path Delay:        10.515ns  (logic 2.092ns (19.896%)  route 8.423ns (80.104%))
  Logic Levels:           6  (LUT4=1 LUT5=2 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.124ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.859ns = ( 98.141 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.156ns
    Clock Pessimism Removal (CPR):    -0.420ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_WCLK_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=710, routed)         1.891    -2.156    module_memoria_calcu/CLK_10MHZ
    SLICE_X1Y159         FDRE                                         r  module_memoria_calcu/addr_rs2_i_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y159         FDRE (Prop_fdre_C_Q)         0.419    -1.737 r  module_memoria_calcu/addr_rs2_i_reg[0]/Q
                         net (fo=128, routed)         2.915     1.178    module_memoria_calcu/addr_rs2_i[0]
    SLICE_X9Y164         LUT5 (Prop_lut5_I3_O)        0.299     1.477 r  module_memoria_calcu/state[3]_i_12/O
                         net (fo=1, routed)           0.000     1.477    module_memoria_calcu/state[3]_i_12_n_0
    SLICE_X9Y164         MUXF7 (Prop_muxf7_I0_O)      0.238     1.715 r  module_memoria_calcu/state_reg[3]_i_5/O
                         net (fo=1, routed)           0.911     2.626    module_memoria_calcu/state_reg[3]_i_5_n_0
    SLICE_X7Y164         LUT6 (Prop_lut6_I5_O)        0.298     2.924 r  module_memoria_calcu/state[3]_i_1/O
                         net (fo=12, routed)          1.298     4.221    mode_calculadora/module_control/out_reg2[2]
    SLICE_X7Y159         LUT4 (Prop_lut4_I0_O)        0.152     4.373 r  mode_calculadora/module_control/memoria[31][15]_i_5/O
                         net (fo=6, routed)           1.465     5.838    module_memoria_calcu/memoria_reg[1][15]_0
    SLICE_X7Y159         LUT5 (Prop_lut5_I1_O)        0.354     6.192 r  module_memoria_calcu/memoria[31][8]_i_2/O
                         net (fo=1, routed)           0.266     6.458    module_memoria_calcu/memoria[31][8]_i_2_n_0
    SLICE_X7Y159         LUT6 (Prop_lut6_I4_O)        0.332     6.790 r  module_memoria_calcu/memoria[31][8]_i_1/O
                         net (fo=31, routed)          1.569     8.359    module_memoria_calcu/data_in_i[8]
    SLICE_X9Y165         FDRE                                         r  module_memoria_calcu/memoria_reg[1][8]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_WCLK rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000   100.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.592    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    94.736 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    96.370    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.461 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=710, routed)         1.679    98.141    module_memoria_calcu/CLK_10MHZ
    SLICE_X9Y165         FDRE                                         r  module_memoria_calcu/memoria_reg[1][8]/C
                         clock pessimism             -0.420    97.720    
                         clock uncertainty           -0.226    97.494    
    SLICE_X9Y165         FDRE (Setup_fdre_C_D)       -0.058    97.436    module_memoria_calcu/memoria_reg[1][8]
  -------------------------------------------------------------------
                         required time                         97.436    
                         arrival time                          -8.359    
  -------------------------------------------------------------------
                         slack                                 89.077    

Slack (MET) :             89.133ns  (required time - arrival time)
  Source:                 module_memoria_calcu/addr_rs2_i_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            module_memoria_calcu/memoria_reg[4][8]/D
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_WCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (CLK_10MHZ_WCLK rise@100.000ns - CLK_10MHZ_WCLK_1 rise@0.000ns)
  Data Path Delay:        10.506ns  (logic 2.092ns (19.912%)  route 8.414ns (80.088%))
  Logic Levels:           6  (LUT4=1 LUT5=2 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.122ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.857ns = ( 98.143 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.156ns
    Clock Pessimism Removal (CPR):    -0.420ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_WCLK_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=710, routed)         1.891    -2.156    module_memoria_calcu/CLK_10MHZ
    SLICE_X1Y159         FDRE                                         r  module_memoria_calcu/addr_rs2_i_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y159         FDRE (Prop_fdre_C_Q)         0.419    -1.737 r  module_memoria_calcu/addr_rs2_i_reg[0]/Q
                         net (fo=128, routed)         2.915     1.178    module_memoria_calcu/addr_rs2_i[0]
    SLICE_X9Y164         LUT5 (Prop_lut5_I3_O)        0.299     1.477 r  module_memoria_calcu/state[3]_i_12/O
                         net (fo=1, routed)           0.000     1.477    module_memoria_calcu/state[3]_i_12_n_0
    SLICE_X9Y164         MUXF7 (Prop_muxf7_I0_O)      0.238     1.715 r  module_memoria_calcu/state_reg[3]_i_5/O
                         net (fo=1, routed)           0.911     2.626    module_memoria_calcu/state_reg[3]_i_5_n_0
    SLICE_X7Y164         LUT6 (Prop_lut6_I5_O)        0.298     2.924 r  module_memoria_calcu/state[3]_i_1/O
                         net (fo=12, routed)          1.298     4.221    mode_calculadora/module_control/out_reg2[2]
    SLICE_X7Y159         LUT4 (Prop_lut4_I0_O)        0.152     4.373 r  mode_calculadora/module_control/memoria[31][15]_i_5/O
                         net (fo=6, routed)           1.465     5.838    module_memoria_calcu/memoria_reg[1][15]_0
    SLICE_X7Y159         LUT5 (Prop_lut5_I1_O)        0.354     6.192 r  module_memoria_calcu/memoria[31][8]_i_2/O
                         net (fo=1, routed)           0.266     6.458    module_memoria_calcu/memoria[31][8]_i_2_n_0
    SLICE_X7Y159         LUT6 (Prop_lut6_I4_O)        0.332     6.790 r  module_memoria_calcu/memoria[31][8]_i_1/O
                         net (fo=31, routed)          1.561     8.351    module_memoria_calcu/data_in_i[8]
    SLICE_X10Y164        FDRE                                         r  module_memoria_calcu/memoria_reg[4][8]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_WCLK rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000   100.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.592    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    94.736 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    96.370    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.461 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=710, routed)         1.681    98.143    module_memoria_calcu/CLK_10MHZ
    SLICE_X10Y164        FDRE                                         r  module_memoria_calcu/memoria_reg[4][8]/C
                         clock pessimism             -0.420    97.722    
                         clock uncertainty           -0.226    97.496    
    SLICE_X10Y164        FDRE (Setup_fdre_C_D)       -0.013    97.483    module_memoria_calcu/memoria_reg[4][8]
  -------------------------------------------------------------------
                         required time                         97.483    
                         arrival time                          -8.351    
  -------------------------------------------------------------------
                         slack                                 89.133    

Slack (MET) :             89.192ns  (required time - arrival time)
  Source:                 module_memoria_calcu/addr_rs2_i_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            module_memoria_calcu/memoria_reg[14][6]/D
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_WCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (CLK_10MHZ_WCLK rise@100.000ns - CLK_10MHZ_WCLK_1 rise@0.000ns)
  Data Path Delay:        10.397ns  (logic 1.730ns (16.639%)  route 8.667ns (83.361%))
  Logic Levels:           5  (LUT4=1 LUT5=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.127ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.862ns = ( 98.138 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.156ns
    Clock Pessimism Removal (CPR):    -0.420ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_WCLK_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=710, routed)         1.891    -2.156    module_memoria_calcu/CLK_10MHZ
    SLICE_X1Y159         FDRE                                         r  module_memoria_calcu/addr_rs2_i_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y159         FDRE (Prop_fdre_C_Q)         0.419    -1.737 r  module_memoria_calcu/addr_rs2_i_reg[0]/Q
                         net (fo=128, routed)         2.915     1.178    module_memoria_calcu/addr_rs2_i[0]
    SLICE_X9Y164         LUT5 (Prop_lut5_I3_O)        0.299     1.477 f  module_memoria_calcu/state[3]_i_12/O
                         net (fo=1, routed)           0.000     1.477    module_memoria_calcu/state[3]_i_12_n_0
    SLICE_X9Y164         MUXF7 (Prop_muxf7_I0_O)      0.238     1.715 f  module_memoria_calcu/state_reg[3]_i_5/O
                         net (fo=1, routed)           0.911     2.626    module_memoria_calcu/state_reg[3]_i_5_n_0
    SLICE_X7Y164         LUT6 (Prop_lut6_I5_O)        0.298     2.924 f  module_memoria_calcu/state[3]_i_1/O
                         net (fo=12, routed)          1.120     4.044    mode_calculadora/module_control/out_reg2[2]
    SLICE_X5Y159         LUT4 (Prop_lut4_I0_O)        0.150     4.194 f  mode_calculadora/module_control/memoria[31][7]_i_2/O
                         net (fo=5, routed)           1.480     5.674    mode_calculadora/module_control/operacion_o_reg[2]_0
    SLICE_X8Y161         LUT6 (Prop_lut6_I4_O)        0.326     6.000 r  mode_calculadora/module_control/memoria[31][6]_i_1/O
                         net (fo=31, routed)          2.241     8.241    module_memoria_calcu/D[3]
    SLICE_X17Y165        FDRE                                         r  module_memoria_calcu/memoria_reg[14][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_WCLK rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000   100.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.592    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    94.736 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    96.370    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.461 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=710, routed)         1.676    98.138    module_memoria_calcu/CLK_10MHZ
    SLICE_X17Y165        FDRE                                         r  module_memoria_calcu/memoria_reg[14][6]/C
                         clock pessimism             -0.420    97.717    
                         clock uncertainty           -0.226    97.491    
    SLICE_X17Y165        FDRE (Setup_fdre_C_D)       -0.058    97.433    module_memoria_calcu/memoria_reg[14][6]
  -------------------------------------------------------------------
                         required time                         97.433    
                         arrival time                          -8.241    
  -------------------------------------------------------------------
                         slack                                 89.192    

Slack (MET) :             89.199ns  (required time - arrival time)
  Source:                 module_memoria_calcu/addr_rs2_i_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            module_memoria_calcu/memoria_reg[2][8]/D
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_WCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (CLK_10MHZ_WCLK rise@100.000ns - CLK_10MHZ_WCLK_1 rise@0.000ns)
  Data Path Delay:        10.405ns  (logic 2.092ns (20.106%)  route 8.313ns (79.894%))
  Logic Levels:           6  (LUT4=1 LUT5=2 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.123ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.858ns = ( 98.142 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.156ns
    Clock Pessimism Removal (CPR):    -0.420ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_WCLK_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=710, routed)         1.891    -2.156    module_memoria_calcu/CLK_10MHZ
    SLICE_X1Y159         FDRE                                         r  module_memoria_calcu/addr_rs2_i_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y159         FDRE (Prop_fdre_C_Q)         0.419    -1.737 r  module_memoria_calcu/addr_rs2_i_reg[0]/Q
                         net (fo=128, routed)         2.915     1.178    module_memoria_calcu/addr_rs2_i[0]
    SLICE_X9Y164         LUT5 (Prop_lut5_I3_O)        0.299     1.477 r  module_memoria_calcu/state[3]_i_12/O
                         net (fo=1, routed)           0.000     1.477    module_memoria_calcu/state[3]_i_12_n_0
    SLICE_X9Y164         MUXF7 (Prop_muxf7_I0_O)      0.238     1.715 r  module_memoria_calcu/state_reg[3]_i_5/O
                         net (fo=1, routed)           0.911     2.626    module_memoria_calcu/state_reg[3]_i_5_n_0
    SLICE_X7Y164         LUT6 (Prop_lut6_I5_O)        0.298     2.924 r  module_memoria_calcu/state[3]_i_1/O
                         net (fo=12, routed)          1.298     4.221    mode_calculadora/module_control/out_reg2[2]
    SLICE_X7Y159         LUT4 (Prop_lut4_I0_O)        0.152     4.373 r  mode_calculadora/module_control/memoria[31][15]_i_5/O
                         net (fo=6, routed)           1.465     5.838    module_memoria_calcu/memoria_reg[1][15]_0
    SLICE_X7Y159         LUT5 (Prop_lut5_I1_O)        0.354     6.192 r  module_memoria_calcu/memoria[31][8]_i_2/O
                         net (fo=1, routed)           0.266     6.458    module_memoria_calcu/memoria[31][8]_i_2_n_0
    SLICE_X7Y159         LUT6 (Prop_lut6_I4_O)        0.332     6.790 r  module_memoria_calcu/memoria[31][8]_i_1/O
                         net (fo=31, routed)          1.459     8.249    module_memoria_calcu/data_in_i[8]
    SLICE_X15Y164        FDRE                                         r  module_memoria_calcu/memoria_reg[2][8]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_WCLK rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000   100.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.592    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    94.736 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    96.370    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.461 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=710, routed)         1.680    98.142    module_memoria_calcu/CLK_10MHZ
    SLICE_X15Y164        FDRE                                         r  module_memoria_calcu/memoria_reg[2][8]/C
                         clock pessimism             -0.420    97.721    
                         clock uncertainty           -0.226    97.495    
    SLICE_X15Y164        FDRE (Setup_fdre_C_D)       -0.047    97.448    module_memoria_calcu/memoria_reg[2][8]
  -------------------------------------------------------------------
                         required time                         97.448    
                         arrival time                          -8.249    
  -------------------------------------------------------------------
                         slack                                 89.199    

Slack (MET) :             89.256ns  (required time - arrival time)
  Source:                 module_memoria_calcu/addr_rs2_i_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            module_memoria_calcu/memoria_reg[6][8]/D
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_WCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (CLK_10MHZ_WCLK rise@100.000ns - CLK_10MHZ_WCLK_1 rise@0.000ns)
  Data Path Delay:        10.366ns  (logic 2.092ns (20.181%)  route 8.274ns (79.819%))
  Logic Levels:           6  (LUT4=1 LUT5=2 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.123ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.858ns = ( 98.142 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.156ns
    Clock Pessimism Removal (CPR):    -0.420ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_WCLK_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=710, routed)         1.891    -2.156    module_memoria_calcu/CLK_10MHZ
    SLICE_X1Y159         FDRE                                         r  module_memoria_calcu/addr_rs2_i_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y159         FDRE (Prop_fdre_C_Q)         0.419    -1.737 r  module_memoria_calcu/addr_rs2_i_reg[0]/Q
                         net (fo=128, routed)         2.915     1.178    module_memoria_calcu/addr_rs2_i[0]
    SLICE_X9Y164         LUT5 (Prop_lut5_I3_O)        0.299     1.477 r  module_memoria_calcu/state[3]_i_12/O
                         net (fo=1, routed)           0.000     1.477    module_memoria_calcu/state[3]_i_12_n_0
    SLICE_X9Y164         MUXF7 (Prop_muxf7_I0_O)      0.238     1.715 r  module_memoria_calcu/state_reg[3]_i_5/O
                         net (fo=1, routed)           0.911     2.626    module_memoria_calcu/state_reg[3]_i_5_n_0
    SLICE_X7Y164         LUT6 (Prop_lut6_I5_O)        0.298     2.924 r  module_memoria_calcu/state[3]_i_1/O
                         net (fo=12, routed)          1.298     4.221    mode_calculadora/module_control/out_reg2[2]
    SLICE_X7Y159         LUT4 (Prop_lut4_I0_O)        0.152     4.373 r  mode_calculadora/module_control/memoria[31][15]_i_5/O
                         net (fo=6, routed)           1.465     5.838    module_memoria_calcu/memoria_reg[1][15]_0
    SLICE_X7Y159         LUT5 (Prop_lut5_I1_O)        0.354     6.192 r  module_memoria_calcu/memoria[31][8]_i_2/O
                         net (fo=1, routed)           0.266     6.458    module_memoria_calcu/memoria[31][8]_i_2_n_0
    SLICE_X7Y159         LUT6 (Prop_lut6_I4_O)        0.332     6.790 r  module_memoria_calcu/memoria[31][8]_i_1/O
                         net (fo=31, routed)          1.421     8.211    module_memoria_calcu/data_in_i[8]
    SLICE_X10Y165        FDRE                                         r  module_memoria_calcu/memoria_reg[6][8]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_WCLK rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000   100.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.592    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    94.736 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    96.370    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.461 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=710, routed)         1.680    98.142    module_memoria_calcu/CLK_10MHZ
    SLICE_X10Y165        FDRE                                         r  module_memoria_calcu/memoria_reg[6][8]/C
                         clock pessimism             -0.420    97.721    
                         clock uncertainty           -0.226    97.495    
    SLICE_X10Y165        FDRE (Setup_fdre_C_D)       -0.028    97.467    module_memoria_calcu/memoria_reg[6][8]
  -------------------------------------------------------------------
                         required time                         97.467    
                         arrival time                          -8.211    
  -------------------------------------------------------------------
                         slack                                 89.256    

Slack (MET) :             89.276ns  (required time - arrival time)
  Source:                 module_memoria_calcu/addr_rs2_i_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            module_memoria_calcu/memoria_reg[23][12]/D
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_WCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (CLK_10MHZ_WCLK rise@100.000ns - CLK_10MHZ_WCLK_1 rise@0.000ns)
  Data Path Delay:        10.292ns  (logic 1.797ns (17.461%)  route 8.495ns (82.539%))
  Logic Levels:           6  (LUT3=1 LUT5=1 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.125ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.860ns = ( 98.140 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.156ns
    Clock Pessimism Removal (CPR):    -0.420ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_WCLK_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=710, routed)         1.891    -2.156    module_memoria_calcu/CLK_10MHZ
    SLICE_X1Y159         FDRE                                         r  module_memoria_calcu/addr_rs2_i_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y159         FDRE (Prop_fdre_C_Q)         0.419    -1.737 r  module_memoria_calcu/addr_rs2_i_reg[0]/Q
                         net (fo=128, routed)         2.155     0.419    module_memoria_calcu/addr_rs2_i[0]
    SLICE_X2Y162         LUT6 (Prop_lut6_I4_O)        0.299     0.718 r  module_memoria_calcu/state[0]_i_9/O
                         net (fo=1, routed)           0.000     0.718    module_memoria_calcu/state[0]_i_9_n_0
    SLICE_X2Y162         MUXF7 (Prop_muxf7_I1_O)      0.214     0.932 r  module_memoria_calcu/state_reg[0]_i_3/O
                         net (fo=1, routed)           0.964     1.896    module_memoria_calcu/state_reg[0]_i_3_n_0
    SLICE_X5Y160         LUT6 (Prop_lut6_I1_O)        0.297     2.193 r  module_memoria_calcu/state[0]_i_1/O
                         net (fo=17, routed)          1.472     3.665    module_memoria_calcu/display_i[0]
    SLICE_X7Y158         LUT5 (Prop_lut5_I3_O)        0.118     3.783 r  module_memoria_calcu/memoria[31][12]_i_3/O
                         net (fo=2, routed)           0.575     4.358    module_memoria_calcu/memoria[31][12]_i_3_n_0
    SLICE_X7Y159         LUT3 (Prop_lut3_I0_O)        0.326     4.684 r  module_memoria_calcu/memoria[31][12]_i_2/O
                         net (fo=2, routed)           1.069     5.753    mode_calculadora/module_control/memoria_reg[31][12]
    SLICE_X8Y161         LUT6 (Prop_lut6_I4_O)        0.124     5.877 r  mode_calculadora/module_control/memoria[31][12]_i_1/O
                         net (fo=31, routed)          2.259     8.136    module_memoria_calcu/D[8]
    SLICE_X15Y166        FDRE                                         r  module_memoria_calcu/memoria_reg[23][12]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_WCLK rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000   100.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.592    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    94.736 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    96.370    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.461 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=710, routed)         1.678    98.140    module_memoria_calcu/CLK_10MHZ
    SLICE_X15Y166        FDRE                                         r  module_memoria_calcu/memoria_reg[23][12]/C
                         clock pessimism             -0.420    97.719    
                         clock uncertainty           -0.226    97.493    
    SLICE_X15Y166        FDRE (Setup_fdre_C_D)       -0.081    97.412    module_memoria_calcu/memoria_reg[23][12]
  -------------------------------------------------------------------
                         required time                         97.412    
                         arrival time                          -8.136    
  -------------------------------------------------------------------
                         slack                                 89.276    

Slack (MET) :             89.312ns  (required time - arrival time)
  Source:                 module_memoria_calcu/addr_rs2_i_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            module_memoria_calcu/memoria_reg[18][8]/D
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_WCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (CLK_10MHZ_WCLK rise@100.000ns - CLK_10MHZ_WCLK_1 rise@0.000ns)
  Data Path Delay:        10.260ns  (logic 2.092ns (20.390%)  route 8.168ns (79.610%))
  Logic Levels:           6  (LUT4=1 LUT5=2 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.121ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.856ns = ( 98.144 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.156ns
    Clock Pessimism Removal (CPR):    -0.420ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_WCLK_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=710, routed)         1.891    -2.156    module_memoria_calcu/CLK_10MHZ
    SLICE_X1Y159         FDRE                                         r  module_memoria_calcu/addr_rs2_i_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y159         FDRE (Prop_fdre_C_Q)         0.419    -1.737 r  module_memoria_calcu/addr_rs2_i_reg[0]/Q
                         net (fo=128, routed)         2.915     1.178    module_memoria_calcu/addr_rs2_i[0]
    SLICE_X9Y164         LUT5 (Prop_lut5_I3_O)        0.299     1.477 r  module_memoria_calcu/state[3]_i_12/O
                         net (fo=1, routed)           0.000     1.477    module_memoria_calcu/state[3]_i_12_n_0
    SLICE_X9Y164         MUXF7 (Prop_muxf7_I0_O)      0.238     1.715 r  module_memoria_calcu/state_reg[3]_i_5/O
                         net (fo=1, routed)           0.911     2.626    module_memoria_calcu/state_reg[3]_i_5_n_0
    SLICE_X7Y164         LUT6 (Prop_lut6_I5_O)        0.298     2.924 r  module_memoria_calcu/state[3]_i_1/O
                         net (fo=12, routed)          1.298     4.221    mode_calculadora/module_control/out_reg2[2]
    SLICE_X7Y159         LUT4 (Prop_lut4_I0_O)        0.152     4.373 r  mode_calculadora/module_control/memoria[31][15]_i_5/O
                         net (fo=6, routed)           1.465     5.838    module_memoria_calcu/memoria_reg[1][15]_0
    SLICE_X7Y159         LUT5 (Prop_lut5_I1_O)        0.354     6.192 r  module_memoria_calcu/memoria[31][8]_i_2/O
                         net (fo=1, routed)           0.266     6.458    module_memoria_calcu/memoria[31][8]_i_2_n_0
    SLICE_X7Y159         LUT6 (Prop_lut6_I4_O)        0.332     6.790 r  module_memoria_calcu/memoria[31][8]_i_1/O
                         net (fo=31, routed)          1.315     8.104    module_memoria_calcu/data_in_i[8]
    SLICE_X11Y162        FDRE                                         r  module_memoria_calcu/memoria_reg[18][8]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_WCLK rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000   100.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.592    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    94.736 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    96.370    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.461 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=710, routed)         1.682    98.144    module_memoria_calcu/CLK_10MHZ
    SLICE_X11Y162        FDRE                                         r  module_memoria_calcu/memoria_reg[18][8]/C
                         clock pessimism             -0.420    97.723    
                         clock uncertainty           -0.226    97.497    
    SLICE_X11Y162        FDRE (Setup_fdre_C_D)       -0.081    97.416    module_memoria_calcu/memoria_reg[18][8]
  -------------------------------------------------------------------
                         required time                         97.416    
                         arrival time                          -8.104    
  -------------------------------------------------------------------
                         slack                                 89.312    

Slack (MET) :             89.330ns  (required time - arrival time)
  Source:                 module_memoria_calcu/addr_rs2_i_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            module_memoria_calcu/memoria_reg[16][12]/D
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_WCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (CLK_10MHZ_WCLK rise@100.000ns - CLK_10MHZ_WCLK_1 rise@0.000ns)
  Data Path Delay:        10.249ns  (logic 1.797ns (17.533%)  route 8.452ns (82.467%))
  Logic Levels:           6  (LUT3=1 LUT5=1 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.863ns = ( 98.137 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.156ns
    Clock Pessimism Removal (CPR):    -0.420ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_WCLK_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=710, routed)         1.891    -2.156    module_memoria_calcu/CLK_10MHZ
    SLICE_X1Y159         FDRE                                         r  module_memoria_calcu/addr_rs2_i_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y159         FDRE (Prop_fdre_C_Q)         0.419    -1.737 r  module_memoria_calcu/addr_rs2_i_reg[0]/Q
                         net (fo=128, routed)         2.155     0.419    module_memoria_calcu/addr_rs2_i[0]
    SLICE_X2Y162         LUT6 (Prop_lut6_I4_O)        0.299     0.718 r  module_memoria_calcu/state[0]_i_9/O
                         net (fo=1, routed)           0.000     0.718    module_memoria_calcu/state[0]_i_9_n_0
    SLICE_X2Y162         MUXF7 (Prop_muxf7_I1_O)      0.214     0.932 r  module_memoria_calcu/state_reg[0]_i_3/O
                         net (fo=1, routed)           0.964     1.896    module_memoria_calcu/state_reg[0]_i_3_n_0
    SLICE_X5Y160         LUT6 (Prop_lut6_I1_O)        0.297     2.193 r  module_memoria_calcu/state[0]_i_1/O
                         net (fo=17, routed)          1.472     3.665    module_memoria_calcu/display_i[0]
    SLICE_X7Y158         LUT5 (Prop_lut5_I3_O)        0.118     3.783 r  module_memoria_calcu/memoria[31][12]_i_3/O
                         net (fo=2, routed)           0.575     4.358    module_memoria_calcu/memoria[31][12]_i_3_n_0
    SLICE_X7Y159         LUT3 (Prop_lut3_I0_O)        0.326     4.684 r  module_memoria_calcu/memoria[31][12]_i_2/O
                         net (fo=2, routed)           1.069     5.753    mode_calculadora/module_control/memoria_reg[31][12]
    SLICE_X8Y161         LUT6 (Prop_lut6_I4_O)        0.124     5.877 r  mode_calculadora/module_control/memoria[31][12]_i_1/O
                         net (fo=31, routed)          2.217     8.094    module_memoria_calcu/D[8]
    SLICE_X17Y166        FDRE                                         r  module_memoria_calcu/memoria_reg[16][12]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_WCLK rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000   100.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.592    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    94.736 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    96.370    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.461 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=710, routed)         1.675    98.137    module_memoria_calcu/CLK_10MHZ
    SLICE_X17Y166        FDRE                                         r  module_memoria_calcu/memoria_reg[16][12]/C
                         clock pessimism             -0.420    97.716    
                         clock uncertainty           -0.226    97.490    
    SLICE_X17Y166        FDRE (Setup_fdre_C_D)       -0.067    97.423    module_memoria_calcu/memoria_reg[16][12]
  -------------------------------------------------------------------
                         required time                         97.423    
                         arrival time                          -8.094    
  -------------------------------------------------------------------
                         slack                                 89.330    

Slack (MET) :             89.335ns  (required time - arrival time)
  Source:                 module_memoria_calcu/addr_rs2_i_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            module_memoria_calcu/memoria_reg[19][8]/D
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_WCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (CLK_10MHZ_WCLK rise@100.000ns - CLK_10MHZ_WCLK_1 rise@0.000ns)
  Data Path Delay:        10.252ns  (logic 2.092ns (20.406%)  route 8.160ns (79.594%))
  Logic Levels:           6  (LUT4=1 LUT5=2 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.125ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.860ns = ( 98.140 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.156ns
    Clock Pessimism Removal (CPR):    -0.420ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_WCLK_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=710, routed)         1.891    -2.156    module_memoria_calcu/CLK_10MHZ
    SLICE_X1Y159         FDRE                                         r  module_memoria_calcu/addr_rs2_i_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y159         FDRE (Prop_fdre_C_Q)         0.419    -1.737 r  module_memoria_calcu/addr_rs2_i_reg[0]/Q
                         net (fo=128, routed)         2.915     1.178    module_memoria_calcu/addr_rs2_i[0]
    SLICE_X9Y164         LUT5 (Prop_lut5_I3_O)        0.299     1.477 r  module_memoria_calcu/state[3]_i_12/O
                         net (fo=1, routed)           0.000     1.477    module_memoria_calcu/state[3]_i_12_n_0
    SLICE_X9Y164         MUXF7 (Prop_muxf7_I0_O)      0.238     1.715 r  module_memoria_calcu/state_reg[3]_i_5/O
                         net (fo=1, routed)           0.911     2.626    module_memoria_calcu/state_reg[3]_i_5_n_0
    SLICE_X7Y164         LUT6 (Prop_lut6_I5_O)        0.298     2.924 r  module_memoria_calcu/state[3]_i_1/O
                         net (fo=12, routed)          1.298     4.221    mode_calculadora/module_control/out_reg2[2]
    SLICE_X7Y159         LUT4 (Prop_lut4_I0_O)        0.152     4.373 r  mode_calculadora/module_control/memoria[31][15]_i_5/O
                         net (fo=6, routed)           1.465     5.838    module_memoria_calcu/memoria_reg[1][15]_0
    SLICE_X7Y159         LUT5 (Prop_lut5_I1_O)        0.354     6.192 r  module_memoria_calcu/memoria[31][8]_i_2/O
                         net (fo=1, routed)           0.266     6.458    module_memoria_calcu/memoria[31][8]_i_2_n_0
    SLICE_X7Y159         LUT6 (Prop_lut6_I4_O)        0.332     6.790 r  module_memoria_calcu/memoria[31][8]_i_1/O
                         net (fo=31, routed)          1.307     8.096    module_memoria_calcu/data_in_i[8]
    SLICE_X17Y162        FDRE                                         r  module_memoria_calcu/memoria_reg[19][8]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_WCLK rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000   100.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.592    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    94.736 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    96.370    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.461 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=710, routed)         1.678    98.140    module_memoria_calcu/CLK_10MHZ
    SLICE_X17Y162        FDRE                                         r  module_memoria_calcu/memoria_reg[19][8]/C
                         clock pessimism             -0.420    97.719    
                         clock uncertainty           -0.226    97.493    
    SLICE_X17Y162        FDRE (Setup_fdre_C_D)       -0.062    97.431    module_memoria_calcu/memoria_reg[19][8]
  -------------------------------------------------------------------
                         required time                         97.431    
                         arrival time                          -8.096    
  -------------------------------------------------------------------
                         slack                                 89.335    

Slack (MET) :             89.339ns  (required time - arrival time)
  Source:                 module_memoria_calcu/addr_rs2_i_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            module_memoria_calcu/memoria_reg[12][8]/D
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_WCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (CLK_10MHZ_WCLK rise@100.000ns - CLK_10MHZ_WCLK_1 rise@0.000ns)
  Data Path Delay:        10.235ns  (logic 2.092ns (20.440%)  route 8.143ns (79.560%))
  Logic Levels:           6  (LUT4=1 LUT5=2 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.119ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.854ns = ( 98.146 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.156ns
    Clock Pessimism Removal (CPR):    -0.420ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_WCLK_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=710, routed)         1.891    -2.156    module_memoria_calcu/CLK_10MHZ
    SLICE_X1Y159         FDRE                                         r  module_memoria_calcu/addr_rs2_i_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y159         FDRE (Prop_fdre_C_Q)         0.419    -1.737 r  module_memoria_calcu/addr_rs2_i_reg[0]/Q
                         net (fo=128, routed)         2.915     1.178    module_memoria_calcu/addr_rs2_i[0]
    SLICE_X9Y164         LUT5 (Prop_lut5_I3_O)        0.299     1.477 r  module_memoria_calcu/state[3]_i_12/O
                         net (fo=1, routed)           0.000     1.477    module_memoria_calcu/state[3]_i_12_n_0
    SLICE_X9Y164         MUXF7 (Prop_muxf7_I0_O)      0.238     1.715 r  module_memoria_calcu/state_reg[3]_i_5/O
                         net (fo=1, routed)           0.911     2.626    module_memoria_calcu/state_reg[3]_i_5_n_0
    SLICE_X7Y164         LUT6 (Prop_lut6_I5_O)        0.298     2.924 r  module_memoria_calcu/state[3]_i_1/O
                         net (fo=12, routed)          1.298     4.221    mode_calculadora/module_control/out_reg2[2]
    SLICE_X7Y159         LUT4 (Prop_lut4_I0_O)        0.152     4.373 r  mode_calculadora/module_control/memoria[31][15]_i_5/O
                         net (fo=6, routed)           1.465     5.838    module_memoria_calcu/memoria_reg[1][15]_0
    SLICE_X7Y159         LUT5 (Prop_lut5_I1_O)        0.354     6.192 r  module_memoria_calcu/memoria[31][8]_i_2/O
                         net (fo=1, routed)           0.266     6.458    module_memoria_calcu/memoria[31][8]_i_2_n_0
    SLICE_X7Y159         LUT6 (Prop_lut6_I4_O)        0.332     6.790 r  module_memoria_calcu/memoria[31][8]_i_1/O
                         net (fo=31, routed)          1.289     8.079    module_memoria_calcu/data_in_i[8]
    SLICE_X15Y158        FDRE                                         r  module_memoria_calcu/memoria_reg[12][8]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_WCLK rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000   100.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.592    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    94.736 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    96.370    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.461 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=710, routed)         1.684    98.146    module_memoria_calcu/CLK_10MHZ
    SLICE_X15Y158        FDRE                                         r  module_memoria_calcu/memoria_reg[12][8]/C
                         clock pessimism             -0.420    97.725    
                         clock uncertainty           -0.226    97.499    
    SLICE_X15Y158        FDRE (Setup_fdre_C_D)       -0.081    97.418    module_memoria_calcu/memoria_reg[12][8]
  -------------------------------------------------------------------
                         required time                         97.418    
                         arrival time                          -8.079    
  -------------------------------------------------------------------
                         slack                                 89.339    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 barrido/barrido/contador_full_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            barrido/barrido/contador_full_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_WCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_10MHZ_WCLK rise@0.000ns - CLK_10MHZ_WCLK_1 rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.183ns (49.764%)  route 0.185ns (50.236%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.197ns
    Source Clock Delay      (SCD):    -0.434ns
    Clock Pessimism Removal (CPR):    0.237ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_WCLK_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=710, routed)         0.678    -0.434    barrido/barrido/CLK_10MHZ
    SLICE_X0Y160         FDRE                                         r  barrido/barrido/contador_full_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y160         FDRE (Prop_fdre_C_Q)         0.141    -0.293 r  barrido/barrido/contador_full_reg[1]/Q
                         net (fo=4, routed)           0.185    -0.108    barrido/barrido/contador_full_reg_n_0_[1]
    SLICE_X0Y160         LUT4 (Prop_lut4_I1_O)        0.042    -0.066 r  barrido/barrido/contador_full[3]_i_2__0/O
                         net (fo=1, routed)           0.000    -0.066    barrido/barrido/contador_full[3]_i_2__0_n_0
    SLICE_X0Y160         FDRE                                         r  barrido/barrido/contador_full_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_WCLK rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=710, routed)         0.955    -0.197    barrido/barrido/CLK_10MHZ
    SLICE_X0Y160         FDRE                                         r  barrido/barrido/contador_full_reg[3]/C
                         clock pessimism             -0.237    -0.434    
                         clock uncertainty            0.226    -0.208    
    SLICE_X0Y160         FDRE (Hold_fdre_C_D)         0.107    -0.101    barrido/barrido/contador_full_reg[3]
  -------------------------------------------------------------------
                         required time                          0.101    
                         arrival time                          -0.066    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 seg7_control_calcu/seg7_control/digit_select_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            seg7_control_calcu/seg7_control/digit_select_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_WCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_10MHZ_WCLK rise@0.000ns - CLK_10MHZ_WCLK_1 rise@0.000ns)
  Data Path Delay:        0.395ns  (logic 0.207ns (52.471%)  route 0.188ns (47.529%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.226ns
    Source Clock Delay      (SCD):    -0.461ns
    Clock Pessimism Removal (CPR):    0.235ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_WCLK_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=710, routed)         0.651    -0.461    seg7_control_calcu/seg7_control/CLK_10MHZ
    SLICE_X10Y154        FDRE                                         r  seg7_control_calcu/seg7_control/digit_select_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y154        FDRE (Prop_fdre_C_Q)         0.164    -0.297 r  seg7_control_calcu/seg7_control/digit_select_reg[1]/Q
                         net (fo=32, routed)          0.188    -0.109    seg7_control_calcu/seg7_control/digit_select[1]
    SLICE_X10Y154        LUT4 (Prop_lut4_I0_O)        0.043    -0.066 r  seg7_control_calcu/seg7_control/digit_select[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.066    seg7_control_calcu/seg7_control/digit_select[2]_i_1_n_0
    SLICE_X10Y154        FDRE                                         r  seg7_control_calcu/seg7_control/digit_select_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_WCLK rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=710, routed)         0.926    -0.226    seg7_control_calcu/seg7_control/CLK_10MHZ
    SLICE_X10Y154        FDRE                                         r  seg7_control_calcu/seg7_control/digit_select_reg[2]/C
                         clock pessimism             -0.235    -0.461    
                         clock uncertainty            0.226    -0.235    
    SLICE_X10Y154        FDRE (Hold_fdre_C_D)         0.131    -0.104    seg7_control_calcu/seg7_control/digit_select_reg[2]
  -------------------------------------------------------------------
                         required time                          0.104    
                         arrival time                          -0.066    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.038ns  (arrival time - required time)
  Source:                 mode_calculadora/module_control/leds_rgb_control/digit_select_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            mode_calculadora/module_control/leds_rgb_control/digit_select_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_WCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_10MHZ_WCLK rise@0.000ns - CLK_10MHZ_WCLK_1 rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.209ns (54.393%)  route 0.175ns (45.607%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.196ns
    Source Clock Delay      (SCD):    -0.433ns
    Clock Pessimism Removal (CPR):    0.237ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_WCLK_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=710, routed)         0.679    -0.433    mode_calculadora/module_control/leds_rgb_control/CLK_10MHZ
    SLICE_X6Y153         FDRE                                         r  mode_calculadora/module_control/leds_rgb_control/digit_select_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y153         FDRE (Prop_fdre_C_Q)         0.164    -0.269 r  mode_calculadora/module_control/leds_rgb_control/digit_select_reg[0]/Q
                         net (fo=5, routed)           0.175    -0.094    mode_calculadora/module_control/leds_rgb_control/digit_select_reg_n_0_[0]
    SLICE_X6Y153         LUT2 (Prop_lut2_I1_O)        0.045    -0.049 r  mode_calculadora/module_control/leds_rgb_control/digit_select[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.049    mode_calculadora/module_control/leds_rgb_control/digit_select[0]_i_1_n_0
    SLICE_X6Y153         FDRE                                         r  mode_calculadora/module_control/leds_rgb_control/digit_select_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_WCLK rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=710, routed)         0.956    -0.196    mode_calculadora/module_control/leds_rgb_control/CLK_10MHZ
    SLICE_X6Y153         FDRE                                         r  mode_calculadora/module_control/leds_rgb_control/digit_select_reg[0]/C
                         clock pessimism             -0.237    -0.433    
                         clock uncertainty            0.226    -0.207    
    SLICE_X6Y153         FDRE (Hold_fdre_C_D)         0.120    -0.087    mode_calculadora/module_control/leds_rgb_control/digit_select_reg[0]
  -------------------------------------------------------------------
                         required time                          0.087    
                         arrival time                          -0.049    
  -------------------------------------------------------------------
                         slack                                  0.038    

Slack (MET) :             0.038ns  (arrival time - required time)
  Source:                 seg7_control_calcu/seg7_control/digit_select_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            seg7_control_calcu/seg7_control/digit_select_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_WCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_10MHZ_WCLK rise@0.000ns - CLK_10MHZ_WCLK_1 rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.209ns (54.393%)  route 0.175ns (45.607%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.226ns
    Source Clock Delay      (SCD):    -0.461ns
    Clock Pessimism Removal (CPR):    0.235ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_WCLK_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=710, routed)         0.651    -0.461    seg7_control_calcu/seg7_control/CLK_10MHZ
    SLICE_X8Y154         FDRE                                         r  seg7_control_calcu/seg7_control/digit_select_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y154         FDRE (Prop_fdre_C_Q)         0.164    -0.297 r  seg7_control_calcu/seg7_control/digit_select_reg[0]/Q
                         net (fo=39, routed)          0.175    -0.122    seg7_control_calcu/seg7_control/digit_select[0]
    SLICE_X8Y154         LUT2 (Prop_lut2_I1_O)        0.045    -0.077 r  seg7_control_calcu/seg7_control/digit_select[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.077    seg7_control_calcu/seg7_control/digit_select[0]_i_1_n_0
    SLICE_X8Y154         FDRE                                         r  seg7_control_calcu/seg7_control/digit_select_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_WCLK rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=710, routed)         0.926    -0.226    seg7_control_calcu/seg7_control/CLK_10MHZ
    SLICE_X8Y154         FDRE                                         r  seg7_control_calcu/seg7_control/digit_select_reg[0]/C
                         clock pessimism             -0.235    -0.461    
                         clock uncertainty            0.226    -0.235    
    SLICE_X8Y154         FDRE (Hold_fdre_C_D)         0.120    -0.115    seg7_control_calcu/seg7_control/digit_select_reg[0]
  -------------------------------------------------------------------
                         required time                          0.115    
                         arrival time                          -0.077    
  -------------------------------------------------------------------
                         slack                                  0.038    

Slack (MET) :             0.038ns  (arrival time - required time)
  Source:                 teclado/ffc0/Q_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            teclado/ffc0/Q_reg/D
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_WCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_10MHZ_WCLK rise@0.000ns - CLK_10MHZ_WCLK_1 rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.209ns (54.384%)  route 0.175ns (45.616%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.194ns
    Source Clock Delay      (SCD):    -0.431ns
    Clock Pessimism Removal (CPR):    0.237ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_WCLK_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=710, routed)         0.681    -0.431    teclado/ffc0/CLK_10MHZ
    SLICE_X2Y150         FDRE                                         r  teclado/ffc0/Q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y150         FDRE (Prop_fdre_C_Q)         0.164    -0.267 r  teclado/ffc0/Q_reg/Q
                         net (fo=12, routed)          0.175    -0.091    teclado/u1/Q_reg[1]
    SLICE_X2Y150         LUT3 (Prop_lut3_I2_O)        0.045    -0.046 r  teclado/u1/Q_i_1__0/O
                         net (fo=1, routed)           0.000    -0.046    teclado/ffc0/Q_reg_2
    SLICE_X2Y150         FDRE                                         r  teclado/ffc0/Q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_WCLK rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=710, routed)         0.958    -0.194    teclado/ffc0/CLK_10MHZ
    SLICE_X2Y150         FDRE                                         r  teclado/ffc0/Q_reg/C
                         clock pessimism             -0.237    -0.431    
                         clock uncertainty            0.226    -0.205    
    SLICE_X2Y150         FDRE (Hold_fdre_C_D)         0.120    -0.085    teclado/ffc0/Q_reg
  -------------------------------------------------------------------
                         required time                          0.085    
                         arrival time                          -0.046    
  -------------------------------------------------------------------
                         slack                                  0.038    

Slack (MET) :             0.045ns  (arrival time - required time)
  Source:                 mode_calculadora/module_control/contador_full_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by CLK_10MHZ_WCLK_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            mode_calculadora/module_control/contador_full_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_WCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_10MHZ_WCLK rise@0.000ns - CLK_10MHZ_WCLK_1 rise@0.000ns)
  Data Path Delay:        0.362ns  (logic 0.186ns (51.417%)  route 0.176ns (48.583%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.196ns
    Source Clock Delay      (SCD):    -0.433ns
    Clock Pessimism Removal (CPR):    0.237ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_WCLK_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=710, routed)         0.679    -0.433    mode_calculadora/module_control/CLK_10MHZ
    SLICE_X4Y156         FDSE                                         r  mode_calculadora/module_control/contador_full_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y156         FDSE (Prop_fdse_C_Q)         0.141    -0.292 r  mode_calculadora/module_control/contador_full_reg[0]/Q
                         net (fo=5, routed)           0.176    -0.116    mode_calculadora/module_control/contador_full_reg[1]_0[0]
    SLICE_X4Y156         LUT5 (Prop_lut5_I3_O)        0.045    -0.071 r  mode_calculadora/module_control/contador_full[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.071    mode_calculadora/module_control/contador_full[2]_i_1_n_0
    SLICE_X4Y156         FDRE                                         r  mode_calculadora/module_control/contador_full_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_WCLK rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=710, routed)         0.956    -0.196    mode_calculadora/module_control/CLK_10MHZ
    SLICE_X4Y156         FDRE                                         r  mode_calculadora/module_control/contador_full_reg[2]/C
                         clock pessimism             -0.237    -0.433    
                         clock uncertainty            0.226    -0.207    
    SLICE_X4Y156         FDRE (Hold_fdre_C_D)         0.091    -0.116    mode_calculadora/module_control/contador_full_reg[2]
  -------------------------------------------------------------------
                         required time                          0.116    
                         arrival time                          -0.071    
  -------------------------------------------------------------------
                         slack                                  0.045    

Slack (MET) :             0.045ns  (arrival time - required time)
  Source:                 mode_calculadora/module_control/contador_full_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by CLK_10MHZ_WCLK_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            mode_calculadora/module_control/contador_full_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_WCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_10MHZ_WCLK rise@0.000ns - CLK_10MHZ_WCLK_1 rise@0.000ns)
  Data Path Delay:        0.363ns  (logic 0.186ns (51.275%)  route 0.177ns (48.725%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.196ns
    Source Clock Delay      (SCD):    -0.433ns
    Clock Pessimism Removal (CPR):    0.237ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_WCLK_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=710, routed)         0.679    -0.433    mode_calculadora/module_control/CLK_10MHZ
    SLICE_X4Y156         FDSE                                         r  mode_calculadora/module_control/contador_full_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y156         FDSE (Prop_fdse_C_Q)         0.141    -0.292 r  mode_calculadora/module_control/contador_full_reg[0]/Q
                         net (fo=5, routed)           0.177    -0.115    mode_calculadora/module_control/contador_full_reg[1]_0[0]
    SLICE_X4Y156         LUT6 (Prop_lut6_I3_O)        0.045    -0.070 r  mode_calculadora/module_control/contador_full[3]_i_2/O
                         net (fo=1, routed)           0.000    -0.070    mode_calculadora/module_control/contador_full[3]_i_2_n_0
    SLICE_X4Y156         FDRE                                         r  mode_calculadora/module_control/contador_full_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_WCLK rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=710, routed)         0.956    -0.196    mode_calculadora/module_control/CLK_10MHZ
    SLICE_X4Y156         FDRE                                         r  mode_calculadora/module_control/contador_full_reg[3]/C
                         clock pessimism             -0.237    -0.433    
                         clock uncertainty            0.226    -0.207    
    SLICE_X4Y156         FDRE (Hold_fdre_C_D)         0.092    -0.115    mode_calculadora/module_control/contador_full_reg[3]
  -------------------------------------------------------------------
                         required time                          0.115    
                         arrival time                          -0.070    
  -------------------------------------------------------------------
                         slack                                  0.045    

Slack (MET) :             0.049ns  (arrival time - required time)
  Source:                 teclado/en10kHz/clk_out_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            teclado/ffe1/Q_reg/CE
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_WCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_10MHZ_WCLK rise@0.000ns - CLK_10MHZ_WCLK_1 rise@0.000ns)
  Data Path Delay:        0.252ns  (logic 0.141ns (55.979%)  route 0.111ns (44.021%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.280ns
    Source Clock Delay      (SCD):    -0.513ns
    Clock Pessimism Removal (CPR):    0.217ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_WCLK_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=710, routed)         0.599    -0.513    teclado/en10kHz/CLK_10MHZ
    SLICE_X3Y147         FDRE                                         r  teclado/en10kHz/clk_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y147         FDRE (Prop_fdre_C_Q)         0.141    -0.372 r  teclado/en10kHz/clk_out_reg/Q
                         net (fo=4, routed)           0.111    -0.261    teclado/ffe1/clk_out
    SLICE_X1Y147         FDRE                                         r  teclado/ffe1/Q_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_WCLK rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=710, routed)         0.872    -0.280    teclado/ffe1/CLK_10MHZ
    SLICE_X1Y147         FDRE                                         r  teclado/ffe1/Q_reg/C
                         clock pessimism             -0.217    -0.497    
                         clock uncertainty            0.226    -0.271    
    SLICE_X1Y147         FDRE (Hold_fdre_C_CE)       -0.039    -0.310    teclado/ffe1/Q_reg
  -------------------------------------------------------------------
                         required time                          0.310    
                         arrival time                          -0.261    
  -------------------------------------------------------------------
                         slack                                  0.049    

Slack (MET) :             0.049ns  (arrival time - required time)
  Source:                 teclado/en10kHz/clk_out_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            teclado/ffe2/Q_reg/CE
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_WCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_10MHZ_WCLK rise@0.000ns - CLK_10MHZ_WCLK_1 rise@0.000ns)
  Data Path Delay:        0.252ns  (logic 0.141ns (55.979%)  route 0.111ns (44.021%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.280ns
    Source Clock Delay      (SCD):    -0.513ns
    Clock Pessimism Removal (CPR):    0.217ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_WCLK_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=710, routed)         0.599    -0.513    teclado/en10kHz/CLK_10MHZ
    SLICE_X3Y147         FDRE                                         r  teclado/en10kHz/clk_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y147         FDRE (Prop_fdre_C_Q)         0.141    -0.372 r  teclado/en10kHz/clk_out_reg/Q
                         net (fo=4, routed)           0.111    -0.261    teclado/ffe2/clk_out
    SLICE_X1Y147         FDRE                                         r  teclado/ffe2/Q_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_WCLK rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=710, routed)         0.872    -0.280    teclado/ffe2/CLK_10MHZ
    SLICE_X1Y147         FDRE                                         r  teclado/ffe2/Q_reg/C
                         clock pessimism             -0.217    -0.497    
                         clock uncertainty            0.226    -0.271    
    SLICE_X1Y147         FDRE (Hold_fdre_C_CE)       -0.039    -0.310    teclado/ffe2/Q_reg
  -------------------------------------------------------------------
                         required time                          0.310    
                         arrival time                          -0.261    
  -------------------------------------------------------------------
                         slack                                  0.049    

Slack (MET) :             0.050ns  (arrival time - required time)
  Source:                 seg7_control_calcu/seg7_control/digit_select_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            seg7_control_calcu/seg7_control/digit_select_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_WCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_10MHZ_WCLK rise@0.000ns - CLK_10MHZ_WCLK_1 rise@0.000ns)
  Data Path Delay:        0.397ns  (logic 0.209ns (52.711%)  route 0.188ns (47.289%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.226ns
    Source Clock Delay      (SCD):    -0.461ns
    Clock Pessimism Removal (CPR):    0.235ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_WCLK_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=710, routed)         0.651    -0.461    seg7_control_calcu/seg7_control/CLK_10MHZ
    SLICE_X10Y154        FDRE                                         r  seg7_control_calcu/seg7_control/digit_select_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y154        FDRE (Prop_fdre_C_Q)         0.164    -0.297 r  seg7_control_calcu/seg7_control/digit_select_reg[1]/Q
                         net (fo=32, routed)          0.188    -0.109    seg7_control_calcu/seg7_control/digit_select[1]
    SLICE_X10Y154        LUT3 (Prop_lut3_I2_O)        0.045    -0.064 r  seg7_control_calcu/seg7_control/digit_select[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.064    seg7_control_calcu/seg7_control/digit_select[1]_i_1_n_0
    SLICE_X10Y154        FDRE                                         r  seg7_control_calcu/seg7_control/digit_select_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_WCLK rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=710, routed)         0.926    -0.226    seg7_control_calcu/seg7_control/CLK_10MHZ
    SLICE_X10Y154        FDRE                                         r  seg7_control_calcu/seg7_control/digit_select_reg[1]/C
                         clock pessimism             -0.235    -0.461    
                         clock uncertainty            0.226    -0.235    
    SLICE_X10Y154        FDRE (Hold_fdre_C_D)         0.120    -0.115    seg7_control_calcu/seg7_control/digit_select_reg[1]
  -------------------------------------------------------------------
                         required time                          0.115    
                         arrival time                          -0.064    
  -------------------------------------------------------------------
                         slack                                  0.050    





---------------------------------------------------------------------------------------------------
From Clock:  CLK_10MHZ_WCLK
  To Clock:  CLK_10MHZ_WCLK_1

Setup :            0  Failing Endpoints,  Worst Slack       89.077ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.035ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             89.077ns  (required time - arrival time)
  Source:                 module_memoria_calcu/addr_rs2_i_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            module_memoria_calcu/memoria_reg[1][8]/D
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_WCLK_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (CLK_10MHZ_WCLK_1 rise@100.000ns - CLK_10MHZ_WCLK rise@0.000ns)
  Data Path Delay:        10.515ns  (logic 2.092ns (19.896%)  route 8.423ns (80.104%))
  Logic Levels:           6  (LUT4=1 LUT5=2 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.124ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.859ns = ( 98.141 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.156ns
    Clock Pessimism Removal (CPR):    -0.420ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_WCLK rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=710, routed)         1.891    -2.156    module_memoria_calcu/CLK_10MHZ
    SLICE_X1Y159         FDRE                                         r  module_memoria_calcu/addr_rs2_i_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y159         FDRE (Prop_fdre_C_Q)         0.419    -1.737 r  module_memoria_calcu/addr_rs2_i_reg[0]/Q
                         net (fo=128, routed)         2.915     1.178    module_memoria_calcu/addr_rs2_i[0]
    SLICE_X9Y164         LUT5 (Prop_lut5_I3_O)        0.299     1.477 r  module_memoria_calcu/state[3]_i_12/O
                         net (fo=1, routed)           0.000     1.477    module_memoria_calcu/state[3]_i_12_n_0
    SLICE_X9Y164         MUXF7 (Prop_muxf7_I0_O)      0.238     1.715 r  module_memoria_calcu/state_reg[3]_i_5/O
                         net (fo=1, routed)           0.911     2.626    module_memoria_calcu/state_reg[3]_i_5_n_0
    SLICE_X7Y164         LUT6 (Prop_lut6_I5_O)        0.298     2.924 r  module_memoria_calcu/state[3]_i_1/O
                         net (fo=12, routed)          1.298     4.221    mode_calculadora/module_control/out_reg2[2]
    SLICE_X7Y159         LUT4 (Prop_lut4_I0_O)        0.152     4.373 r  mode_calculadora/module_control/memoria[31][15]_i_5/O
                         net (fo=6, routed)           1.465     5.838    module_memoria_calcu/memoria_reg[1][15]_0
    SLICE_X7Y159         LUT5 (Prop_lut5_I1_O)        0.354     6.192 r  module_memoria_calcu/memoria[31][8]_i_2/O
                         net (fo=1, routed)           0.266     6.458    module_memoria_calcu/memoria[31][8]_i_2_n_0
    SLICE_X7Y159         LUT6 (Prop_lut6_I4_O)        0.332     6.790 r  module_memoria_calcu/memoria[31][8]_i_1/O
                         net (fo=31, routed)          1.569     8.359    module_memoria_calcu/data_in_i[8]
    SLICE_X9Y165         FDRE                                         r  module_memoria_calcu/memoria_reg[1][8]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_WCLK_1 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000   100.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.592    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    94.736 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    96.370    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.461 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=710, routed)         1.679    98.141    module_memoria_calcu/CLK_10MHZ
    SLICE_X9Y165         FDRE                                         r  module_memoria_calcu/memoria_reg[1][8]/C
                         clock pessimism             -0.420    97.720    
                         clock uncertainty           -0.226    97.494    
    SLICE_X9Y165         FDRE (Setup_fdre_C_D)       -0.058    97.436    module_memoria_calcu/memoria_reg[1][8]
  -------------------------------------------------------------------
                         required time                         97.436    
                         arrival time                          -8.359    
  -------------------------------------------------------------------
                         slack                                 89.077    

Slack (MET) :             89.133ns  (required time - arrival time)
  Source:                 module_memoria_calcu/addr_rs2_i_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            module_memoria_calcu/memoria_reg[4][8]/D
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_WCLK_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (CLK_10MHZ_WCLK_1 rise@100.000ns - CLK_10MHZ_WCLK rise@0.000ns)
  Data Path Delay:        10.506ns  (logic 2.092ns (19.912%)  route 8.414ns (80.088%))
  Logic Levels:           6  (LUT4=1 LUT5=2 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.122ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.857ns = ( 98.143 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.156ns
    Clock Pessimism Removal (CPR):    -0.420ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_WCLK rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=710, routed)         1.891    -2.156    module_memoria_calcu/CLK_10MHZ
    SLICE_X1Y159         FDRE                                         r  module_memoria_calcu/addr_rs2_i_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y159         FDRE (Prop_fdre_C_Q)         0.419    -1.737 r  module_memoria_calcu/addr_rs2_i_reg[0]/Q
                         net (fo=128, routed)         2.915     1.178    module_memoria_calcu/addr_rs2_i[0]
    SLICE_X9Y164         LUT5 (Prop_lut5_I3_O)        0.299     1.477 r  module_memoria_calcu/state[3]_i_12/O
                         net (fo=1, routed)           0.000     1.477    module_memoria_calcu/state[3]_i_12_n_0
    SLICE_X9Y164         MUXF7 (Prop_muxf7_I0_O)      0.238     1.715 r  module_memoria_calcu/state_reg[3]_i_5/O
                         net (fo=1, routed)           0.911     2.626    module_memoria_calcu/state_reg[3]_i_5_n_0
    SLICE_X7Y164         LUT6 (Prop_lut6_I5_O)        0.298     2.924 r  module_memoria_calcu/state[3]_i_1/O
                         net (fo=12, routed)          1.298     4.221    mode_calculadora/module_control/out_reg2[2]
    SLICE_X7Y159         LUT4 (Prop_lut4_I0_O)        0.152     4.373 r  mode_calculadora/module_control/memoria[31][15]_i_5/O
                         net (fo=6, routed)           1.465     5.838    module_memoria_calcu/memoria_reg[1][15]_0
    SLICE_X7Y159         LUT5 (Prop_lut5_I1_O)        0.354     6.192 r  module_memoria_calcu/memoria[31][8]_i_2/O
                         net (fo=1, routed)           0.266     6.458    module_memoria_calcu/memoria[31][8]_i_2_n_0
    SLICE_X7Y159         LUT6 (Prop_lut6_I4_O)        0.332     6.790 r  module_memoria_calcu/memoria[31][8]_i_1/O
                         net (fo=31, routed)          1.561     8.351    module_memoria_calcu/data_in_i[8]
    SLICE_X10Y164        FDRE                                         r  module_memoria_calcu/memoria_reg[4][8]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_WCLK_1 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000   100.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.592    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    94.736 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    96.370    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.461 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=710, routed)         1.681    98.143    module_memoria_calcu/CLK_10MHZ
    SLICE_X10Y164        FDRE                                         r  module_memoria_calcu/memoria_reg[4][8]/C
                         clock pessimism             -0.420    97.722    
                         clock uncertainty           -0.226    97.496    
    SLICE_X10Y164        FDRE (Setup_fdre_C_D)       -0.013    97.483    module_memoria_calcu/memoria_reg[4][8]
  -------------------------------------------------------------------
                         required time                         97.483    
                         arrival time                          -8.351    
  -------------------------------------------------------------------
                         slack                                 89.133    

Slack (MET) :             89.192ns  (required time - arrival time)
  Source:                 module_memoria_calcu/addr_rs2_i_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            module_memoria_calcu/memoria_reg[14][6]/D
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_WCLK_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (CLK_10MHZ_WCLK_1 rise@100.000ns - CLK_10MHZ_WCLK rise@0.000ns)
  Data Path Delay:        10.397ns  (logic 1.730ns (16.639%)  route 8.667ns (83.361%))
  Logic Levels:           5  (LUT4=1 LUT5=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.127ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.862ns = ( 98.138 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.156ns
    Clock Pessimism Removal (CPR):    -0.420ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_WCLK rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=710, routed)         1.891    -2.156    module_memoria_calcu/CLK_10MHZ
    SLICE_X1Y159         FDRE                                         r  module_memoria_calcu/addr_rs2_i_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y159         FDRE (Prop_fdre_C_Q)         0.419    -1.737 r  module_memoria_calcu/addr_rs2_i_reg[0]/Q
                         net (fo=128, routed)         2.915     1.178    module_memoria_calcu/addr_rs2_i[0]
    SLICE_X9Y164         LUT5 (Prop_lut5_I3_O)        0.299     1.477 f  module_memoria_calcu/state[3]_i_12/O
                         net (fo=1, routed)           0.000     1.477    module_memoria_calcu/state[3]_i_12_n_0
    SLICE_X9Y164         MUXF7 (Prop_muxf7_I0_O)      0.238     1.715 f  module_memoria_calcu/state_reg[3]_i_5/O
                         net (fo=1, routed)           0.911     2.626    module_memoria_calcu/state_reg[3]_i_5_n_0
    SLICE_X7Y164         LUT6 (Prop_lut6_I5_O)        0.298     2.924 f  module_memoria_calcu/state[3]_i_1/O
                         net (fo=12, routed)          1.120     4.044    mode_calculadora/module_control/out_reg2[2]
    SLICE_X5Y159         LUT4 (Prop_lut4_I0_O)        0.150     4.194 f  mode_calculadora/module_control/memoria[31][7]_i_2/O
                         net (fo=5, routed)           1.480     5.674    mode_calculadora/module_control/operacion_o_reg[2]_0
    SLICE_X8Y161         LUT6 (Prop_lut6_I4_O)        0.326     6.000 r  mode_calculadora/module_control/memoria[31][6]_i_1/O
                         net (fo=31, routed)          2.241     8.241    module_memoria_calcu/D[3]
    SLICE_X17Y165        FDRE                                         r  module_memoria_calcu/memoria_reg[14][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_WCLK_1 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000   100.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.592    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    94.736 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    96.370    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.461 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=710, routed)         1.676    98.138    module_memoria_calcu/CLK_10MHZ
    SLICE_X17Y165        FDRE                                         r  module_memoria_calcu/memoria_reg[14][6]/C
                         clock pessimism             -0.420    97.717    
                         clock uncertainty           -0.226    97.491    
    SLICE_X17Y165        FDRE (Setup_fdre_C_D)       -0.058    97.433    module_memoria_calcu/memoria_reg[14][6]
  -------------------------------------------------------------------
                         required time                         97.433    
                         arrival time                          -8.241    
  -------------------------------------------------------------------
                         slack                                 89.192    

Slack (MET) :             89.199ns  (required time - arrival time)
  Source:                 module_memoria_calcu/addr_rs2_i_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            module_memoria_calcu/memoria_reg[2][8]/D
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_WCLK_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (CLK_10MHZ_WCLK_1 rise@100.000ns - CLK_10MHZ_WCLK rise@0.000ns)
  Data Path Delay:        10.405ns  (logic 2.092ns (20.106%)  route 8.313ns (79.894%))
  Logic Levels:           6  (LUT4=1 LUT5=2 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.123ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.858ns = ( 98.142 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.156ns
    Clock Pessimism Removal (CPR):    -0.420ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_WCLK rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=710, routed)         1.891    -2.156    module_memoria_calcu/CLK_10MHZ
    SLICE_X1Y159         FDRE                                         r  module_memoria_calcu/addr_rs2_i_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y159         FDRE (Prop_fdre_C_Q)         0.419    -1.737 r  module_memoria_calcu/addr_rs2_i_reg[0]/Q
                         net (fo=128, routed)         2.915     1.178    module_memoria_calcu/addr_rs2_i[0]
    SLICE_X9Y164         LUT5 (Prop_lut5_I3_O)        0.299     1.477 r  module_memoria_calcu/state[3]_i_12/O
                         net (fo=1, routed)           0.000     1.477    module_memoria_calcu/state[3]_i_12_n_0
    SLICE_X9Y164         MUXF7 (Prop_muxf7_I0_O)      0.238     1.715 r  module_memoria_calcu/state_reg[3]_i_5/O
                         net (fo=1, routed)           0.911     2.626    module_memoria_calcu/state_reg[3]_i_5_n_0
    SLICE_X7Y164         LUT6 (Prop_lut6_I5_O)        0.298     2.924 r  module_memoria_calcu/state[3]_i_1/O
                         net (fo=12, routed)          1.298     4.221    mode_calculadora/module_control/out_reg2[2]
    SLICE_X7Y159         LUT4 (Prop_lut4_I0_O)        0.152     4.373 r  mode_calculadora/module_control/memoria[31][15]_i_5/O
                         net (fo=6, routed)           1.465     5.838    module_memoria_calcu/memoria_reg[1][15]_0
    SLICE_X7Y159         LUT5 (Prop_lut5_I1_O)        0.354     6.192 r  module_memoria_calcu/memoria[31][8]_i_2/O
                         net (fo=1, routed)           0.266     6.458    module_memoria_calcu/memoria[31][8]_i_2_n_0
    SLICE_X7Y159         LUT6 (Prop_lut6_I4_O)        0.332     6.790 r  module_memoria_calcu/memoria[31][8]_i_1/O
                         net (fo=31, routed)          1.459     8.249    module_memoria_calcu/data_in_i[8]
    SLICE_X15Y164        FDRE                                         r  module_memoria_calcu/memoria_reg[2][8]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_WCLK_1 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000   100.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.592    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    94.736 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    96.370    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.461 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=710, routed)         1.680    98.142    module_memoria_calcu/CLK_10MHZ
    SLICE_X15Y164        FDRE                                         r  module_memoria_calcu/memoria_reg[2][8]/C
                         clock pessimism             -0.420    97.721    
                         clock uncertainty           -0.226    97.495    
    SLICE_X15Y164        FDRE (Setup_fdre_C_D)       -0.047    97.448    module_memoria_calcu/memoria_reg[2][8]
  -------------------------------------------------------------------
                         required time                         97.448    
                         arrival time                          -8.249    
  -------------------------------------------------------------------
                         slack                                 89.199    

Slack (MET) :             89.256ns  (required time - arrival time)
  Source:                 module_memoria_calcu/addr_rs2_i_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            module_memoria_calcu/memoria_reg[6][8]/D
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_WCLK_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (CLK_10MHZ_WCLK_1 rise@100.000ns - CLK_10MHZ_WCLK rise@0.000ns)
  Data Path Delay:        10.366ns  (logic 2.092ns (20.181%)  route 8.274ns (79.819%))
  Logic Levels:           6  (LUT4=1 LUT5=2 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.123ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.858ns = ( 98.142 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.156ns
    Clock Pessimism Removal (CPR):    -0.420ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_WCLK rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=710, routed)         1.891    -2.156    module_memoria_calcu/CLK_10MHZ
    SLICE_X1Y159         FDRE                                         r  module_memoria_calcu/addr_rs2_i_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y159         FDRE (Prop_fdre_C_Q)         0.419    -1.737 r  module_memoria_calcu/addr_rs2_i_reg[0]/Q
                         net (fo=128, routed)         2.915     1.178    module_memoria_calcu/addr_rs2_i[0]
    SLICE_X9Y164         LUT5 (Prop_lut5_I3_O)        0.299     1.477 r  module_memoria_calcu/state[3]_i_12/O
                         net (fo=1, routed)           0.000     1.477    module_memoria_calcu/state[3]_i_12_n_0
    SLICE_X9Y164         MUXF7 (Prop_muxf7_I0_O)      0.238     1.715 r  module_memoria_calcu/state_reg[3]_i_5/O
                         net (fo=1, routed)           0.911     2.626    module_memoria_calcu/state_reg[3]_i_5_n_0
    SLICE_X7Y164         LUT6 (Prop_lut6_I5_O)        0.298     2.924 r  module_memoria_calcu/state[3]_i_1/O
                         net (fo=12, routed)          1.298     4.221    mode_calculadora/module_control/out_reg2[2]
    SLICE_X7Y159         LUT4 (Prop_lut4_I0_O)        0.152     4.373 r  mode_calculadora/module_control/memoria[31][15]_i_5/O
                         net (fo=6, routed)           1.465     5.838    module_memoria_calcu/memoria_reg[1][15]_0
    SLICE_X7Y159         LUT5 (Prop_lut5_I1_O)        0.354     6.192 r  module_memoria_calcu/memoria[31][8]_i_2/O
                         net (fo=1, routed)           0.266     6.458    module_memoria_calcu/memoria[31][8]_i_2_n_0
    SLICE_X7Y159         LUT6 (Prop_lut6_I4_O)        0.332     6.790 r  module_memoria_calcu/memoria[31][8]_i_1/O
                         net (fo=31, routed)          1.421     8.211    module_memoria_calcu/data_in_i[8]
    SLICE_X10Y165        FDRE                                         r  module_memoria_calcu/memoria_reg[6][8]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_WCLK_1 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000   100.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.592    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    94.736 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    96.370    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.461 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=710, routed)         1.680    98.142    module_memoria_calcu/CLK_10MHZ
    SLICE_X10Y165        FDRE                                         r  module_memoria_calcu/memoria_reg[6][8]/C
                         clock pessimism             -0.420    97.721    
                         clock uncertainty           -0.226    97.495    
    SLICE_X10Y165        FDRE (Setup_fdre_C_D)       -0.028    97.467    module_memoria_calcu/memoria_reg[6][8]
  -------------------------------------------------------------------
                         required time                         97.467    
                         arrival time                          -8.211    
  -------------------------------------------------------------------
                         slack                                 89.256    

Slack (MET) :             89.276ns  (required time - arrival time)
  Source:                 module_memoria_calcu/addr_rs2_i_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            module_memoria_calcu/memoria_reg[23][12]/D
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_WCLK_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (CLK_10MHZ_WCLK_1 rise@100.000ns - CLK_10MHZ_WCLK rise@0.000ns)
  Data Path Delay:        10.292ns  (logic 1.797ns (17.461%)  route 8.495ns (82.539%))
  Logic Levels:           6  (LUT3=1 LUT5=1 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.125ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.860ns = ( 98.140 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.156ns
    Clock Pessimism Removal (CPR):    -0.420ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_WCLK rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=710, routed)         1.891    -2.156    module_memoria_calcu/CLK_10MHZ
    SLICE_X1Y159         FDRE                                         r  module_memoria_calcu/addr_rs2_i_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y159         FDRE (Prop_fdre_C_Q)         0.419    -1.737 r  module_memoria_calcu/addr_rs2_i_reg[0]/Q
                         net (fo=128, routed)         2.155     0.419    module_memoria_calcu/addr_rs2_i[0]
    SLICE_X2Y162         LUT6 (Prop_lut6_I4_O)        0.299     0.718 r  module_memoria_calcu/state[0]_i_9/O
                         net (fo=1, routed)           0.000     0.718    module_memoria_calcu/state[0]_i_9_n_0
    SLICE_X2Y162         MUXF7 (Prop_muxf7_I1_O)      0.214     0.932 r  module_memoria_calcu/state_reg[0]_i_3/O
                         net (fo=1, routed)           0.964     1.896    module_memoria_calcu/state_reg[0]_i_3_n_0
    SLICE_X5Y160         LUT6 (Prop_lut6_I1_O)        0.297     2.193 r  module_memoria_calcu/state[0]_i_1/O
                         net (fo=17, routed)          1.472     3.665    module_memoria_calcu/display_i[0]
    SLICE_X7Y158         LUT5 (Prop_lut5_I3_O)        0.118     3.783 r  module_memoria_calcu/memoria[31][12]_i_3/O
                         net (fo=2, routed)           0.575     4.358    module_memoria_calcu/memoria[31][12]_i_3_n_0
    SLICE_X7Y159         LUT3 (Prop_lut3_I0_O)        0.326     4.684 r  module_memoria_calcu/memoria[31][12]_i_2/O
                         net (fo=2, routed)           1.069     5.753    mode_calculadora/module_control/memoria_reg[31][12]
    SLICE_X8Y161         LUT6 (Prop_lut6_I4_O)        0.124     5.877 r  mode_calculadora/module_control/memoria[31][12]_i_1/O
                         net (fo=31, routed)          2.259     8.136    module_memoria_calcu/D[8]
    SLICE_X15Y166        FDRE                                         r  module_memoria_calcu/memoria_reg[23][12]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_WCLK_1 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000   100.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.592    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    94.736 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    96.370    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.461 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=710, routed)         1.678    98.140    module_memoria_calcu/CLK_10MHZ
    SLICE_X15Y166        FDRE                                         r  module_memoria_calcu/memoria_reg[23][12]/C
                         clock pessimism             -0.420    97.719    
                         clock uncertainty           -0.226    97.493    
    SLICE_X15Y166        FDRE (Setup_fdre_C_D)       -0.081    97.412    module_memoria_calcu/memoria_reg[23][12]
  -------------------------------------------------------------------
                         required time                         97.412    
                         arrival time                          -8.136    
  -------------------------------------------------------------------
                         slack                                 89.276    

Slack (MET) :             89.312ns  (required time - arrival time)
  Source:                 module_memoria_calcu/addr_rs2_i_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            module_memoria_calcu/memoria_reg[18][8]/D
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_WCLK_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (CLK_10MHZ_WCLK_1 rise@100.000ns - CLK_10MHZ_WCLK rise@0.000ns)
  Data Path Delay:        10.260ns  (logic 2.092ns (20.390%)  route 8.168ns (79.610%))
  Logic Levels:           6  (LUT4=1 LUT5=2 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.121ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.856ns = ( 98.144 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.156ns
    Clock Pessimism Removal (CPR):    -0.420ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_WCLK rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=710, routed)         1.891    -2.156    module_memoria_calcu/CLK_10MHZ
    SLICE_X1Y159         FDRE                                         r  module_memoria_calcu/addr_rs2_i_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y159         FDRE (Prop_fdre_C_Q)         0.419    -1.737 r  module_memoria_calcu/addr_rs2_i_reg[0]/Q
                         net (fo=128, routed)         2.915     1.178    module_memoria_calcu/addr_rs2_i[0]
    SLICE_X9Y164         LUT5 (Prop_lut5_I3_O)        0.299     1.477 r  module_memoria_calcu/state[3]_i_12/O
                         net (fo=1, routed)           0.000     1.477    module_memoria_calcu/state[3]_i_12_n_0
    SLICE_X9Y164         MUXF7 (Prop_muxf7_I0_O)      0.238     1.715 r  module_memoria_calcu/state_reg[3]_i_5/O
                         net (fo=1, routed)           0.911     2.626    module_memoria_calcu/state_reg[3]_i_5_n_0
    SLICE_X7Y164         LUT6 (Prop_lut6_I5_O)        0.298     2.924 r  module_memoria_calcu/state[3]_i_1/O
                         net (fo=12, routed)          1.298     4.221    mode_calculadora/module_control/out_reg2[2]
    SLICE_X7Y159         LUT4 (Prop_lut4_I0_O)        0.152     4.373 r  mode_calculadora/module_control/memoria[31][15]_i_5/O
                         net (fo=6, routed)           1.465     5.838    module_memoria_calcu/memoria_reg[1][15]_0
    SLICE_X7Y159         LUT5 (Prop_lut5_I1_O)        0.354     6.192 r  module_memoria_calcu/memoria[31][8]_i_2/O
                         net (fo=1, routed)           0.266     6.458    module_memoria_calcu/memoria[31][8]_i_2_n_0
    SLICE_X7Y159         LUT6 (Prop_lut6_I4_O)        0.332     6.790 r  module_memoria_calcu/memoria[31][8]_i_1/O
                         net (fo=31, routed)          1.315     8.104    module_memoria_calcu/data_in_i[8]
    SLICE_X11Y162        FDRE                                         r  module_memoria_calcu/memoria_reg[18][8]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_WCLK_1 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000   100.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.592    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    94.736 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    96.370    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.461 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=710, routed)         1.682    98.144    module_memoria_calcu/CLK_10MHZ
    SLICE_X11Y162        FDRE                                         r  module_memoria_calcu/memoria_reg[18][8]/C
                         clock pessimism             -0.420    97.723    
                         clock uncertainty           -0.226    97.497    
    SLICE_X11Y162        FDRE (Setup_fdre_C_D)       -0.081    97.416    module_memoria_calcu/memoria_reg[18][8]
  -------------------------------------------------------------------
                         required time                         97.416    
                         arrival time                          -8.104    
  -------------------------------------------------------------------
                         slack                                 89.312    

Slack (MET) :             89.330ns  (required time - arrival time)
  Source:                 module_memoria_calcu/addr_rs2_i_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            module_memoria_calcu/memoria_reg[16][12]/D
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_WCLK_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (CLK_10MHZ_WCLK_1 rise@100.000ns - CLK_10MHZ_WCLK rise@0.000ns)
  Data Path Delay:        10.249ns  (logic 1.797ns (17.533%)  route 8.452ns (82.467%))
  Logic Levels:           6  (LUT3=1 LUT5=1 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.863ns = ( 98.137 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.156ns
    Clock Pessimism Removal (CPR):    -0.420ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_WCLK rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=710, routed)         1.891    -2.156    module_memoria_calcu/CLK_10MHZ
    SLICE_X1Y159         FDRE                                         r  module_memoria_calcu/addr_rs2_i_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y159         FDRE (Prop_fdre_C_Q)         0.419    -1.737 r  module_memoria_calcu/addr_rs2_i_reg[0]/Q
                         net (fo=128, routed)         2.155     0.419    module_memoria_calcu/addr_rs2_i[0]
    SLICE_X2Y162         LUT6 (Prop_lut6_I4_O)        0.299     0.718 r  module_memoria_calcu/state[0]_i_9/O
                         net (fo=1, routed)           0.000     0.718    module_memoria_calcu/state[0]_i_9_n_0
    SLICE_X2Y162         MUXF7 (Prop_muxf7_I1_O)      0.214     0.932 r  module_memoria_calcu/state_reg[0]_i_3/O
                         net (fo=1, routed)           0.964     1.896    module_memoria_calcu/state_reg[0]_i_3_n_0
    SLICE_X5Y160         LUT6 (Prop_lut6_I1_O)        0.297     2.193 r  module_memoria_calcu/state[0]_i_1/O
                         net (fo=17, routed)          1.472     3.665    module_memoria_calcu/display_i[0]
    SLICE_X7Y158         LUT5 (Prop_lut5_I3_O)        0.118     3.783 r  module_memoria_calcu/memoria[31][12]_i_3/O
                         net (fo=2, routed)           0.575     4.358    module_memoria_calcu/memoria[31][12]_i_3_n_0
    SLICE_X7Y159         LUT3 (Prop_lut3_I0_O)        0.326     4.684 r  module_memoria_calcu/memoria[31][12]_i_2/O
                         net (fo=2, routed)           1.069     5.753    mode_calculadora/module_control/memoria_reg[31][12]
    SLICE_X8Y161         LUT6 (Prop_lut6_I4_O)        0.124     5.877 r  mode_calculadora/module_control/memoria[31][12]_i_1/O
                         net (fo=31, routed)          2.217     8.094    module_memoria_calcu/D[8]
    SLICE_X17Y166        FDRE                                         r  module_memoria_calcu/memoria_reg[16][12]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_WCLK_1 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000   100.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.592    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    94.736 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    96.370    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.461 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=710, routed)         1.675    98.137    module_memoria_calcu/CLK_10MHZ
    SLICE_X17Y166        FDRE                                         r  module_memoria_calcu/memoria_reg[16][12]/C
                         clock pessimism             -0.420    97.716    
                         clock uncertainty           -0.226    97.490    
    SLICE_X17Y166        FDRE (Setup_fdre_C_D)       -0.067    97.423    module_memoria_calcu/memoria_reg[16][12]
  -------------------------------------------------------------------
                         required time                         97.423    
                         arrival time                          -8.094    
  -------------------------------------------------------------------
                         slack                                 89.330    

Slack (MET) :             89.335ns  (required time - arrival time)
  Source:                 module_memoria_calcu/addr_rs2_i_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            module_memoria_calcu/memoria_reg[19][8]/D
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_WCLK_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (CLK_10MHZ_WCLK_1 rise@100.000ns - CLK_10MHZ_WCLK rise@0.000ns)
  Data Path Delay:        10.252ns  (logic 2.092ns (20.406%)  route 8.160ns (79.594%))
  Logic Levels:           6  (LUT4=1 LUT5=2 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.125ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.860ns = ( 98.140 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.156ns
    Clock Pessimism Removal (CPR):    -0.420ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_WCLK rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=710, routed)         1.891    -2.156    module_memoria_calcu/CLK_10MHZ
    SLICE_X1Y159         FDRE                                         r  module_memoria_calcu/addr_rs2_i_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y159         FDRE (Prop_fdre_C_Q)         0.419    -1.737 r  module_memoria_calcu/addr_rs2_i_reg[0]/Q
                         net (fo=128, routed)         2.915     1.178    module_memoria_calcu/addr_rs2_i[0]
    SLICE_X9Y164         LUT5 (Prop_lut5_I3_O)        0.299     1.477 r  module_memoria_calcu/state[3]_i_12/O
                         net (fo=1, routed)           0.000     1.477    module_memoria_calcu/state[3]_i_12_n_0
    SLICE_X9Y164         MUXF7 (Prop_muxf7_I0_O)      0.238     1.715 r  module_memoria_calcu/state_reg[3]_i_5/O
                         net (fo=1, routed)           0.911     2.626    module_memoria_calcu/state_reg[3]_i_5_n_0
    SLICE_X7Y164         LUT6 (Prop_lut6_I5_O)        0.298     2.924 r  module_memoria_calcu/state[3]_i_1/O
                         net (fo=12, routed)          1.298     4.221    mode_calculadora/module_control/out_reg2[2]
    SLICE_X7Y159         LUT4 (Prop_lut4_I0_O)        0.152     4.373 r  mode_calculadora/module_control/memoria[31][15]_i_5/O
                         net (fo=6, routed)           1.465     5.838    module_memoria_calcu/memoria_reg[1][15]_0
    SLICE_X7Y159         LUT5 (Prop_lut5_I1_O)        0.354     6.192 r  module_memoria_calcu/memoria[31][8]_i_2/O
                         net (fo=1, routed)           0.266     6.458    module_memoria_calcu/memoria[31][8]_i_2_n_0
    SLICE_X7Y159         LUT6 (Prop_lut6_I4_O)        0.332     6.790 r  module_memoria_calcu/memoria[31][8]_i_1/O
                         net (fo=31, routed)          1.307     8.096    module_memoria_calcu/data_in_i[8]
    SLICE_X17Y162        FDRE                                         r  module_memoria_calcu/memoria_reg[19][8]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_WCLK_1 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000   100.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.592    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    94.736 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    96.370    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.461 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=710, routed)         1.678    98.140    module_memoria_calcu/CLK_10MHZ
    SLICE_X17Y162        FDRE                                         r  module_memoria_calcu/memoria_reg[19][8]/C
                         clock pessimism             -0.420    97.719    
                         clock uncertainty           -0.226    97.493    
    SLICE_X17Y162        FDRE (Setup_fdre_C_D)       -0.062    97.431    module_memoria_calcu/memoria_reg[19][8]
  -------------------------------------------------------------------
                         required time                         97.431    
                         arrival time                          -8.096    
  -------------------------------------------------------------------
                         slack                                 89.335    

Slack (MET) :             89.339ns  (required time - arrival time)
  Source:                 module_memoria_calcu/addr_rs2_i_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            module_memoria_calcu/memoria_reg[12][8]/D
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_WCLK_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (CLK_10MHZ_WCLK_1 rise@100.000ns - CLK_10MHZ_WCLK rise@0.000ns)
  Data Path Delay:        10.235ns  (logic 2.092ns (20.440%)  route 8.143ns (79.560%))
  Logic Levels:           6  (LUT4=1 LUT5=2 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.119ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.854ns = ( 98.146 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.156ns
    Clock Pessimism Removal (CPR):    -0.420ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_WCLK rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=710, routed)         1.891    -2.156    module_memoria_calcu/CLK_10MHZ
    SLICE_X1Y159         FDRE                                         r  module_memoria_calcu/addr_rs2_i_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y159         FDRE (Prop_fdre_C_Q)         0.419    -1.737 r  module_memoria_calcu/addr_rs2_i_reg[0]/Q
                         net (fo=128, routed)         2.915     1.178    module_memoria_calcu/addr_rs2_i[0]
    SLICE_X9Y164         LUT5 (Prop_lut5_I3_O)        0.299     1.477 r  module_memoria_calcu/state[3]_i_12/O
                         net (fo=1, routed)           0.000     1.477    module_memoria_calcu/state[3]_i_12_n_0
    SLICE_X9Y164         MUXF7 (Prop_muxf7_I0_O)      0.238     1.715 r  module_memoria_calcu/state_reg[3]_i_5/O
                         net (fo=1, routed)           0.911     2.626    module_memoria_calcu/state_reg[3]_i_5_n_0
    SLICE_X7Y164         LUT6 (Prop_lut6_I5_O)        0.298     2.924 r  module_memoria_calcu/state[3]_i_1/O
                         net (fo=12, routed)          1.298     4.221    mode_calculadora/module_control/out_reg2[2]
    SLICE_X7Y159         LUT4 (Prop_lut4_I0_O)        0.152     4.373 r  mode_calculadora/module_control/memoria[31][15]_i_5/O
                         net (fo=6, routed)           1.465     5.838    module_memoria_calcu/memoria_reg[1][15]_0
    SLICE_X7Y159         LUT5 (Prop_lut5_I1_O)        0.354     6.192 r  module_memoria_calcu/memoria[31][8]_i_2/O
                         net (fo=1, routed)           0.266     6.458    module_memoria_calcu/memoria[31][8]_i_2_n_0
    SLICE_X7Y159         LUT6 (Prop_lut6_I4_O)        0.332     6.790 r  module_memoria_calcu/memoria[31][8]_i_1/O
                         net (fo=31, routed)          1.289     8.079    module_memoria_calcu/data_in_i[8]
    SLICE_X15Y158        FDRE                                         r  module_memoria_calcu/memoria_reg[12][8]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_WCLK_1 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000   100.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.592    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    94.736 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    96.370    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.461 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=710, routed)         1.684    98.146    module_memoria_calcu/CLK_10MHZ
    SLICE_X15Y158        FDRE                                         r  module_memoria_calcu/memoria_reg[12][8]/C
                         clock pessimism             -0.420    97.725    
                         clock uncertainty           -0.226    97.499    
    SLICE_X15Y158        FDRE (Setup_fdre_C_D)       -0.081    97.418    module_memoria_calcu/memoria_reg[12][8]
  -------------------------------------------------------------------
                         required time                         97.418    
                         arrival time                          -8.079    
  -------------------------------------------------------------------
                         slack                                 89.339    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 barrido/barrido/contador_full_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            barrido/barrido/contador_full_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_WCLK_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_10MHZ_WCLK_1 rise@0.000ns - CLK_10MHZ_WCLK rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.183ns (49.764%)  route 0.185ns (50.236%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.197ns
    Source Clock Delay      (SCD):    -0.434ns
    Clock Pessimism Removal (CPR):    0.237ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_WCLK rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=710, routed)         0.678    -0.434    barrido/barrido/CLK_10MHZ
    SLICE_X0Y160         FDRE                                         r  barrido/barrido/contador_full_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y160         FDRE (Prop_fdre_C_Q)         0.141    -0.293 r  barrido/barrido/contador_full_reg[1]/Q
                         net (fo=4, routed)           0.185    -0.108    barrido/barrido/contador_full_reg_n_0_[1]
    SLICE_X0Y160         LUT4 (Prop_lut4_I1_O)        0.042    -0.066 r  barrido/barrido/contador_full[3]_i_2__0/O
                         net (fo=1, routed)           0.000    -0.066    barrido/barrido/contador_full[3]_i_2__0_n_0
    SLICE_X0Y160         FDRE                                         r  barrido/barrido/contador_full_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_WCLK_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=710, routed)         0.955    -0.197    barrido/barrido/CLK_10MHZ
    SLICE_X0Y160         FDRE                                         r  barrido/barrido/contador_full_reg[3]/C
                         clock pessimism             -0.237    -0.434    
                         clock uncertainty            0.226    -0.208    
    SLICE_X0Y160         FDRE (Hold_fdre_C_D)         0.107    -0.101    barrido/barrido/contador_full_reg[3]
  -------------------------------------------------------------------
                         required time                          0.101    
                         arrival time                          -0.066    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 seg7_control_calcu/seg7_control/digit_select_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            seg7_control_calcu/seg7_control/digit_select_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_WCLK_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_10MHZ_WCLK_1 rise@0.000ns - CLK_10MHZ_WCLK rise@0.000ns)
  Data Path Delay:        0.395ns  (logic 0.207ns (52.471%)  route 0.188ns (47.529%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.226ns
    Source Clock Delay      (SCD):    -0.461ns
    Clock Pessimism Removal (CPR):    0.235ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_WCLK rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=710, routed)         0.651    -0.461    seg7_control_calcu/seg7_control/CLK_10MHZ
    SLICE_X10Y154        FDRE                                         r  seg7_control_calcu/seg7_control/digit_select_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y154        FDRE (Prop_fdre_C_Q)         0.164    -0.297 r  seg7_control_calcu/seg7_control/digit_select_reg[1]/Q
                         net (fo=32, routed)          0.188    -0.109    seg7_control_calcu/seg7_control/digit_select[1]
    SLICE_X10Y154        LUT4 (Prop_lut4_I0_O)        0.043    -0.066 r  seg7_control_calcu/seg7_control/digit_select[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.066    seg7_control_calcu/seg7_control/digit_select[2]_i_1_n_0
    SLICE_X10Y154        FDRE                                         r  seg7_control_calcu/seg7_control/digit_select_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_WCLK_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=710, routed)         0.926    -0.226    seg7_control_calcu/seg7_control/CLK_10MHZ
    SLICE_X10Y154        FDRE                                         r  seg7_control_calcu/seg7_control/digit_select_reg[2]/C
                         clock pessimism             -0.235    -0.461    
                         clock uncertainty            0.226    -0.235    
    SLICE_X10Y154        FDRE (Hold_fdre_C_D)         0.131    -0.104    seg7_control_calcu/seg7_control/digit_select_reg[2]
  -------------------------------------------------------------------
                         required time                          0.104    
                         arrival time                          -0.066    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.038ns  (arrival time - required time)
  Source:                 mode_calculadora/module_control/leds_rgb_control/digit_select_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            mode_calculadora/module_control/leds_rgb_control/digit_select_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_WCLK_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_10MHZ_WCLK_1 rise@0.000ns - CLK_10MHZ_WCLK rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.209ns (54.393%)  route 0.175ns (45.607%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.196ns
    Source Clock Delay      (SCD):    -0.433ns
    Clock Pessimism Removal (CPR):    0.237ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_WCLK rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=710, routed)         0.679    -0.433    mode_calculadora/module_control/leds_rgb_control/CLK_10MHZ
    SLICE_X6Y153         FDRE                                         r  mode_calculadora/module_control/leds_rgb_control/digit_select_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y153         FDRE (Prop_fdre_C_Q)         0.164    -0.269 r  mode_calculadora/module_control/leds_rgb_control/digit_select_reg[0]/Q
                         net (fo=5, routed)           0.175    -0.094    mode_calculadora/module_control/leds_rgb_control/digit_select_reg_n_0_[0]
    SLICE_X6Y153         LUT2 (Prop_lut2_I1_O)        0.045    -0.049 r  mode_calculadora/module_control/leds_rgb_control/digit_select[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.049    mode_calculadora/module_control/leds_rgb_control/digit_select[0]_i_1_n_0
    SLICE_X6Y153         FDRE                                         r  mode_calculadora/module_control/leds_rgb_control/digit_select_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_WCLK_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=710, routed)         0.956    -0.196    mode_calculadora/module_control/leds_rgb_control/CLK_10MHZ
    SLICE_X6Y153         FDRE                                         r  mode_calculadora/module_control/leds_rgb_control/digit_select_reg[0]/C
                         clock pessimism             -0.237    -0.433    
                         clock uncertainty            0.226    -0.207    
    SLICE_X6Y153         FDRE (Hold_fdre_C_D)         0.120    -0.087    mode_calculadora/module_control/leds_rgb_control/digit_select_reg[0]
  -------------------------------------------------------------------
                         required time                          0.087    
                         arrival time                          -0.049    
  -------------------------------------------------------------------
                         slack                                  0.038    

Slack (MET) :             0.038ns  (arrival time - required time)
  Source:                 seg7_control_calcu/seg7_control/digit_select_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            seg7_control_calcu/seg7_control/digit_select_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_WCLK_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_10MHZ_WCLK_1 rise@0.000ns - CLK_10MHZ_WCLK rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.209ns (54.393%)  route 0.175ns (45.607%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.226ns
    Source Clock Delay      (SCD):    -0.461ns
    Clock Pessimism Removal (CPR):    0.235ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_WCLK rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=710, routed)         0.651    -0.461    seg7_control_calcu/seg7_control/CLK_10MHZ
    SLICE_X8Y154         FDRE                                         r  seg7_control_calcu/seg7_control/digit_select_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y154         FDRE (Prop_fdre_C_Q)         0.164    -0.297 r  seg7_control_calcu/seg7_control/digit_select_reg[0]/Q
                         net (fo=39, routed)          0.175    -0.122    seg7_control_calcu/seg7_control/digit_select[0]
    SLICE_X8Y154         LUT2 (Prop_lut2_I1_O)        0.045    -0.077 r  seg7_control_calcu/seg7_control/digit_select[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.077    seg7_control_calcu/seg7_control/digit_select[0]_i_1_n_0
    SLICE_X8Y154         FDRE                                         r  seg7_control_calcu/seg7_control/digit_select_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_WCLK_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=710, routed)         0.926    -0.226    seg7_control_calcu/seg7_control/CLK_10MHZ
    SLICE_X8Y154         FDRE                                         r  seg7_control_calcu/seg7_control/digit_select_reg[0]/C
                         clock pessimism             -0.235    -0.461    
                         clock uncertainty            0.226    -0.235    
    SLICE_X8Y154         FDRE (Hold_fdre_C_D)         0.120    -0.115    seg7_control_calcu/seg7_control/digit_select_reg[0]
  -------------------------------------------------------------------
                         required time                          0.115    
                         arrival time                          -0.077    
  -------------------------------------------------------------------
                         slack                                  0.038    

Slack (MET) :             0.038ns  (arrival time - required time)
  Source:                 teclado/ffc0/Q_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            teclado/ffc0/Q_reg/D
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_WCLK_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_10MHZ_WCLK_1 rise@0.000ns - CLK_10MHZ_WCLK rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.209ns (54.384%)  route 0.175ns (45.616%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.194ns
    Source Clock Delay      (SCD):    -0.431ns
    Clock Pessimism Removal (CPR):    0.237ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_WCLK rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=710, routed)         0.681    -0.431    teclado/ffc0/CLK_10MHZ
    SLICE_X2Y150         FDRE                                         r  teclado/ffc0/Q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y150         FDRE (Prop_fdre_C_Q)         0.164    -0.267 r  teclado/ffc0/Q_reg/Q
                         net (fo=12, routed)          0.175    -0.091    teclado/u1/Q_reg[1]
    SLICE_X2Y150         LUT3 (Prop_lut3_I2_O)        0.045    -0.046 r  teclado/u1/Q_i_1__0/O
                         net (fo=1, routed)           0.000    -0.046    teclado/ffc0/Q_reg_2
    SLICE_X2Y150         FDRE                                         r  teclado/ffc0/Q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_WCLK_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=710, routed)         0.958    -0.194    teclado/ffc0/CLK_10MHZ
    SLICE_X2Y150         FDRE                                         r  teclado/ffc0/Q_reg/C
                         clock pessimism             -0.237    -0.431    
                         clock uncertainty            0.226    -0.205    
    SLICE_X2Y150         FDRE (Hold_fdre_C_D)         0.120    -0.085    teclado/ffc0/Q_reg
  -------------------------------------------------------------------
                         required time                          0.085    
                         arrival time                          -0.046    
  -------------------------------------------------------------------
                         slack                                  0.038    

Slack (MET) :             0.045ns  (arrival time - required time)
  Source:                 mode_calculadora/module_control/contador_full_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by CLK_10MHZ_WCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            mode_calculadora/module_control/contador_full_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_WCLK_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_10MHZ_WCLK_1 rise@0.000ns - CLK_10MHZ_WCLK rise@0.000ns)
  Data Path Delay:        0.362ns  (logic 0.186ns (51.417%)  route 0.176ns (48.583%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.196ns
    Source Clock Delay      (SCD):    -0.433ns
    Clock Pessimism Removal (CPR):    0.237ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_WCLK rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=710, routed)         0.679    -0.433    mode_calculadora/module_control/CLK_10MHZ
    SLICE_X4Y156         FDSE                                         r  mode_calculadora/module_control/contador_full_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y156         FDSE (Prop_fdse_C_Q)         0.141    -0.292 r  mode_calculadora/module_control/contador_full_reg[0]/Q
                         net (fo=5, routed)           0.176    -0.116    mode_calculadora/module_control/contador_full_reg[1]_0[0]
    SLICE_X4Y156         LUT5 (Prop_lut5_I3_O)        0.045    -0.071 r  mode_calculadora/module_control/contador_full[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.071    mode_calculadora/module_control/contador_full[2]_i_1_n_0
    SLICE_X4Y156         FDRE                                         r  mode_calculadora/module_control/contador_full_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_WCLK_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=710, routed)         0.956    -0.196    mode_calculadora/module_control/CLK_10MHZ
    SLICE_X4Y156         FDRE                                         r  mode_calculadora/module_control/contador_full_reg[2]/C
                         clock pessimism             -0.237    -0.433    
                         clock uncertainty            0.226    -0.207    
    SLICE_X4Y156         FDRE (Hold_fdre_C_D)         0.091    -0.116    mode_calculadora/module_control/contador_full_reg[2]
  -------------------------------------------------------------------
                         required time                          0.116    
                         arrival time                          -0.071    
  -------------------------------------------------------------------
                         slack                                  0.045    

Slack (MET) :             0.045ns  (arrival time - required time)
  Source:                 mode_calculadora/module_control/contador_full_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by CLK_10MHZ_WCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            mode_calculadora/module_control/contador_full_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_WCLK_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_10MHZ_WCLK_1 rise@0.000ns - CLK_10MHZ_WCLK rise@0.000ns)
  Data Path Delay:        0.363ns  (logic 0.186ns (51.275%)  route 0.177ns (48.725%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.196ns
    Source Clock Delay      (SCD):    -0.433ns
    Clock Pessimism Removal (CPR):    0.237ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_WCLK rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=710, routed)         0.679    -0.433    mode_calculadora/module_control/CLK_10MHZ
    SLICE_X4Y156         FDSE                                         r  mode_calculadora/module_control/contador_full_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y156         FDSE (Prop_fdse_C_Q)         0.141    -0.292 r  mode_calculadora/module_control/contador_full_reg[0]/Q
                         net (fo=5, routed)           0.177    -0.115    mode_calculadora/module_control/contador_full_reg[1]_0[0]
    SLICE_X4Y156         LUT6 (Prop_lut6_I3_O)        0.045    -0.070 r  mode_calculadora/module_control/contador_full[3]_i_2/O
                         net (fo=1, routed)           0.000    -0.070    mode_calculadora/module_control/contador_full[3]_i_2_n_0
    SLICE_X4Y156         FDRE                                         r  mode_calculadora/module_control/contador_full_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_WCLK_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=710, routed)         0.956    -0.196    mode_calculadora/module_control/CLK_10MHZ
    SLICE_X4Y156         FDRE                                         r  mode_calculadora/module_control/contador_full_reg[3]/C
                         clock pessimism             -0.237    -0.433    
                         clock uncertainty            0.226    -0.207    
    SLICE_X4Y156         FDRE (Hold_fdre_C_D)         0.092    -0.115    mode_calculadora/module_control/contador_full_reg[3]
  -------------------------------------------------------------------
                         required time                          0.115    
                         arrival time                          -0.070    
  -------------------------------------------------------------------
                         slack                                  0.045    

Slack (MET) :             0.049ns  (arrival time - required time)
  Source:                 teclado/en10kHz/clk_out_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            teclado/ffe1/Q_reg/CE
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_WCLK_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_10MHZ_WCLK_1 rise@0.000ns - CLK_10MHZ_WCLK rise@0.000ns)
  Data Path Delay:        0.252ns  (logic 0.141ns (55.979%)  route 0.111ns (44.021%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.280ns
    Source Clock Delay      (SCD):    -0.513ns
    Clock Pessimism Removal (CPR):    0.217ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_WCLK rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=710, routed)         0.599    -0.513    teclado/en10kHz/CLK_10MHZ
    SLICE_X3Y147         FDRE                                         r  teclado/en10kHz/clk_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y147         FDRE (Prop_fdre_C_Q)         0.141    -0.372 r  teclado/en10kHz/clk_out_reg/Q
                         net (fo=4, routed)           0.111    -0.261    teclado/ffe1/clk_out
    SLICE_X1Y147         FDRE                                         r  teclado/ffe1/Q_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_WCLK_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=710, routed)         0.872    -0.280    teclado/ffe1/CLK_10MHZ
    SLICE_X1Y147         FDRE                                         r  teclado/ffe1/Q_reg/C
                         clock pessimism             -0.217    -0.497    
                         clock uncertainty            0.226    -0.271    
    SLICE_X1Y147         FDRE (Hold_fdre_C_CE)       -0.039    -0.310    teclado/ffe1/Q_reg
  -------------------------------------------------------------------
                         required time                          0.310    
                         arrival time                          -0.261    
  -------------------------------------------------------------------
                         slack                                  0.049    

Slack (MET) :             0.049ns  (arrival time - required time)
  Source:                 teclado/en10kHz/clk_out_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            teclado/ffe2/Q_reg/CE
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_WCLK_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_10MHZ_WCLK_1 rise@0.000ns - CLK_10MHZ_WCLK rise@0.000ns)
  Data Path Delay:        0.252ns  (logic 0.141ns (55.979%)  route 0.111ns (44.021%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.280ns
    Source Clock Delay      (SCD):    -0.513ns
    Clock Pessimism Removal (CPR):    0.217ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_WCLK rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=710, routed)         0.599    -0.513    teclado/en10kHz/CLK_10MHZ
    SLICE_X3Y147         FDRE                                         r  teclado/en10kHz/clk_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y147         FDRE (Prop_fdre_C_Q)         0.141    -0.372 r  teclado/en10kHz/clk_out_reg/Q
                         net (fo=4, routed)           0.111    -0.261    teclado/ffe2/clk_out
    SLICE_X1Y147         FDRE                                         r  teclado/ffe2/Q_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_WCLK_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=710, routed)         0.872    -0.280    teclado/ffe2/CLK_10MHZ
    SLICE_X1Y147         FDRE                                         r  teclado/ffe2/Q_reg/C
                         clock pessimism             -0.217    -0.497    
                         clock uncertainty            0.226    -0.271    
    SLICE_X1Y147         FDRE (Hold_fdre_C_CE)       -0.039    -0.310    teclado/ffe2/Q_reg
  -------------------------------------------------------------------
                         required time                          0.310    
                         arrival time                          -0.261    
  -------------------------------------------------------------------
                         slack                                  0.049    

Slack (MET) :             0.050ns  (arrival time - required time)
  Source:                 seg7_control_calcu/seg7_control/digit_select_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            seg7_control_calcu/seg7_control/digit_select_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_WCLK_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_10MHZ_WCLK_1 rise@0.000ns - CLK_10MHZ_WCLK rise@0.000ns)
  Data Path Delay:        0.397ns  (logic 0.209ns (52.711%)  route 0.188ns (47.289%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.226ns
    Source Clock Delay      (SCD):    -0.461ns
    Clock Pessimism Removal (CPR):    0.235ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_WCLK rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=710, routed)         0.651    -0.461    seg7_control_calcu/seg7_control/CLK_10MHZ
    SLICE_X10Y154        FDRE                                         r  seg7_control_calcu/seg7_control/digit_select_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y154        FDRE (Prop_fdre_C_Q)         0.164    -0.297 r  seg7_control_calcu/seg7_control/digit_select_reg[1]/Q
                         net (fo=32, routed)          0.188    -0.109    seg7_control_calcu/seg7_control/digit_select[1]
    SLICE_X10Y154        LUT3 (Prop_lut3_I2_O)        0.045    -0.064 r  seg7_control_calcu/seg7_control/digit_select[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.064    seg7_control_calcu/seg7_control/digit_select[1]_i_1_n_0
    SLICE_X10Y154        FDRE                                         r  seg7_control_calcu/seg7_control/digit_select_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_WCLK_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=710, routed)         0.926    -0.226    seg7_control_calcu/seg7_control/CLK_10MHZ
    SLICE_X10Y154        FDRE                                         r  seg7_control_calcu/seg7_control/digit_select_reg[1]/C
                         clock pessimism             -0.235    -0.461    
                         clock uncertainty            0.226    -0.235    
    SLICE_X10Y154        FDRE (Hold_fdre_C_D)         0.120    -0.115    seg7_control_calcu/seg7_control/digit_select_reg[1]
  -------------------------------------------------------------------
                         required time                          0.115    
                         arrival time                          -0.064    
  -------------------------------------------------------------------
                         slack                                  0.050    





