
*** Running vivado
    with args -log top_level.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source top_level.tcl -notrace


****** Vivado v2016.4 (64-bit)
  **** SW Build 1756540 on Mon Jan 23 19:11:19 MST 2017
  **** IP Build 1755317 on Mon Jan 23 20:30:07 MST 2017
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source top_level.tcl -notrace
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Netlist 29-17] Analyzing 21539 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
WARNING: [Netlist 29-101] Netlist 'top_level' is not ideal for floorplanning, since the cellview 'tree_reduction' contains a large number of primitives.  Please consider enabling hierarchy in synthesis if you want to do floorplanning.
INFO: [Project 1-479] Netlist was created with Vivado 2016.4
INFO: [Device 21-403] Loading part xc7z045ffg900-2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/users/tareelou/git_neural/neural_network_simul/neural_network_simul.srcs/constrs_1/new/top_constraints.xdc]
CRITICAL WARNING: [Vivado 12-2272] Clock names may not contain wildcard characters, as it confuses tcl. Skipping 'VecOut_mux[*]' [/users/tareelou/git_neural/neural_network_simul/neural_network_simul.srcs/constrs_1/new/top_constraints.xdc:2]
CRITICAL WARNING: [Vivado 12-2272] Clock names may not contain wildcard characters, as it confuses tcl. Skipping 'pixel[*]' [/users/tareelou/git_neural/neural_network_simul/neural_network_simul.srcs/constrs_1/new/top_constraints.xdc:3]
CRITICAL WARNING: [Vivado 12-2272] Clock names may not contain wildcard characters, as it confuses tcl. Skipping 'weight[*]' [/users/tareelou/git_neural/neural_network_simul/neural_network_simul.srcs/constrs_1/new/top_constraints.xdc:4]
INFO: [Timing 38-35] Done setting XDC timing constraints. [/users/tareelou/git_neural/neural_network_simul/neural_network_simul.srcs/constrs_1/new/top_constraints.xdc:7]
get_clocks: Time (s): cpu = 00:01:08 ; elapsed = 00:00:33 . Memory (MB): peak = 2804.215 ; gain = 774.281 ; free physical = 101116 ; free virtual = 109168
Finished Parsing XDC File [/users/tareelou/git_neural/neural_network_simul/neural_network_simul.srcs/constrs_1/new/top_constraints.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

link_design: Time (s): cpu = 00:02:51 ; elapsed = 00:02:04 . Memory (MB): peak = 2804.215 ; gain = 1797.852 ; free physical = 101487 ; free virtual = 109135
INFO: [Vivado_Tcl 4-424] Cannot write hardware definition file as there are no IPI block design hardware handoff files present
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z045'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z045'
INFO: [Common 17-1223] The version limit for your license is '2019.01' and will expire in -684 days. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:10 ; elapsed = 00:00:03 . Memory (MB): peak = 2876.250 ; gain = 64.031 ; free physical = 101553 ; free virtual = 109066
INFO: [Timing 38-35] Done setting XDC timing constraints.

Starting Logic Optimization Task
Implement Debug Cores | Checksum: bc1c4081

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 15d440e31

Time (s): cpu = 00:00:23 ; elapsed = 00:00:23 . Memory (MB): peak = 2876.250 ; gain = 0.000 ; free physical = 101439 ; free virtual = 108952

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-10] Eliminated 316176 cells.
Phase 2 Constant propagation | Checksum: 84e74a07

Time (s): cpu = 00:36:20 ; elapsed = 00:36:22 . Memory (MB): peak = 2876.250 ; gain = 0.000 ; free physical = 101474 ; free virtual = 109009

Phase 3 Sweep
INFO: [Opt 31-12] Eliminated 468218 unconnected nets.
INFO: [Opt 31-11] Eliminated 173194 unconnected cells.
Phase 3 Sweep | Checksum: f1ceba6f

Time (s): cpu = 00:36:56 ; elapsed = 00:36:58 . Memory (MB): peak = 2876.250 ; gain = 0.000 ; free physical = 101119 ; free virtual = 108673

Phase 4 BUFG optimization
INFO: [Opt 31-12] Eliminated 0 unconnected nets.
INFO: [Opt 31-11] Eliminated 0 unconnected cells.
Phase 4 BUFG optimization | Checksum: f1ceba6f

Time (s): cpu = 00:37:03 ; elapsed = 00:37:05 . Memory (MB): peak = 2876.250 ; gain = 0.000 ; free physical = 101207 ; free virtual = 108757

Starting Connectivity Check Task

Time (s): cpu = 00:00:00.59 ; elapsed = 00:00:00.59 . Memory (MB): peak = 2876.250 ; gain = 0.000 ; free physical = 101207 ; free virtual = 108756
Ending Logic Optimization Task | Checksum: f1ceba6f

Time (s): cpu = 00:37:04 ; elapsed = 00:37:07 . Memory (MB): peak = 2876.250 ; gain = 0.000 ; free physical = 101209 ; free virtual = 108759

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: f1ceba6f

Time (s): cpu = 00:00:00.26 ; elapsed = 00:00:00.27 . Memory (MB): peak = 2876.250 ; gain = 0.000 ; free physical = 101210 ; free virtual = 108760
INFO: [Common 17-83] Releasing license: Implementation
25 Infos, 1 Warnings, 3 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:38:08 ; elapsed = 00:37:29 . Memory (MB): peak = 2876.250 ; gain = 72.035 ; free physical = 101210 ; free virtual = 108760
INFO: [Common 17-1381] The checkpoint '/users/tareelou/git_neural/neural_network_simul/neural_network_simul.runs/imple_235/top_level_opt.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:16 ; elapsed = 00:00:12 . Memory (MB): peak = 2876.250 ; gain = 0.000 ; free physical = 101296 ; free virtual = 108851
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /users/tareelou/git_neural/neural_network_simul/neural_network_simul.runs/imple_235/top_level_drc_opted.rpt.
report_drc: Time (s): cpu = 00:00:17 ; elapsed = 00:00:07 . Memory (MB): peak = 2876.250 ; gain = 0.000 ; free physical = 101289 ; free virtual = 108843
INFO: [Chipscope 16-241] No debug cores found in the current design.
Before running the implement_debug_core command, either use the Set Up Debug wizard (GUI mode)
or use the create_debug_core and connect_debug_core Tcl commands to insert debug cores into the design.
Command: place_design -directive ExtraNetDelay_low
Attempting to get a license for feature 'Implementation' and/or device 'xc7z045'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z045'
INFO: [Common 17-1223] The version limit for your license is '2019.01' and will expire in -684 days. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 46-5] The placer was invoked with the 'ExtraNetDelay_low' directive.
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization
Netlist sorting complete. Time (s): cpu = 00:00:00.20 ; elapsed = 00:00:00.23 . Memory (MB): peak = 2876.250 ; gain = 0.000 ; free physical = 101307 ; free virtual = 108861
Netlist sorting complete. Time (s): cpu = 00:00:00.18 ; elapsed = 00:00:00.17 . Memory (MB): peak = 2876.250 ; gain = 0.000 ; free physical = 101307 ; free virtual = 108861

Phase 1.1 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.1 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 10ab7b3a5

Time (s): cpu = 00:00:37 ; elapsed = 00:00:19 . Memory (MB): peak = 2876.250 ; gain = 0.000 ; free physical = 101255 ; free virtual = 108855

Phase 1.2 Build Placer Netlist Model
INFO: [Place 30-896] Complex timing constraints detected. Disabling fast timing updates
Phase 1.2 Build Placer Netlist Model | Checksum: 134480918

Time (s): cpu = 00:01:20 ; elapsed = 00:00:39 . Memory (MB): peak = 2876.250 ; gain = 0.000 ; free physical = 101280 ; free virtual = 108849

Phase 1.3 Constrain Clocks/Macros
Phase 1.3 Constrain Clocks/Macros | Checksum: 134480918

Time (s): cpu = 00:01:20 ; elapsed = 00:00:39 . Memory (MB): peak = 2876.250 ; gain = 0.000 ; free physical = 101278 ; free virtual = 108848
Phase 1 Placer Initialization | Checksum: 134480918

Time (s): cpu = 00:01:21 ; elapsed = 00:00:39 . Memory (MB): peak = 2876.250 ; gain = 0.000 ; free physical = 101280 ; free virtual = 108849

Phase 2 Global Placement
Phase 2 Global Placement | Checksum: 10b625f31

Time (s): cpu = 00:02:30 ; elapsed = 00:01:10 . Memory (MB): peak = 2939.305 ; gain = 63.055 ; free physical = 101183 ; free virtual = 108852

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 10b625f31

Time (s): cpu = 00:02:32 ; elapsed = 00:01:11 . Memory (MB): peak = 2939.305 ; gain = 63.055 ; free physical = 101218 ; free virtual = 108850

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 1446d0585

Time (s): cpu = 00:02:56 ; elapsed = 00:01:29 . Memory (MB): peak = 2939.305 ; gain = 63.055 ; free physical = 101212 ; free virtual = 108841

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: fc25e2fc

Time (s): cpu = 00:02:58 ; elapsed = 00:01:29 . Memory (MB): peak = 2939.305 ; gain = 63.055 ; free physical = 101202 ; free virtual = 108839

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: fc25e2fc

Time (s): cpu = 00:02:59 ; elapsed = 00:01:30 . Memory (MB): peak = 2939.305 ; gain = 63.055 ; free physical = 101197 ; free virtual = 108840

Phase 3.5 Timing Path Optimizer
Phase 3.5 Timing Path Optimizer | Checksum: 100f77d52

Time (s): cpu = 00:03:03 ; elapsed = 00:01:32 . Memory (MB): peak = 2939.305 ; gain = 63.055 ; free physical = 101182 ; free virtual = 108838

Phase 3.6 Small Shape Detail Placement
Phase 3.6 Small Shape Detail Placement | Checksum: 1ecf1c160

Time (s): cpu = 00:03:30 ; elapsed = 00:01:56 . Memory (MB): peak = 2939.305 ; gain = 63.055 ; free physical = 101201 ; free virtual = 108827

Phase 3.7 Re-assign LUT pins
Phase 3.7 Re-assign LUT pins | Checksum: 1cab6f89e

Time (s): cpu = 00:03:37 ; elapsed = 00:02:03 . Memory (MB): peak = 2939.305 ; gain = 63.055 ; free physical = 101183 ; free virtual = 108832

Phase 3.8 Pipeline Register Optimization
Phase 3.8 Pipeline Register Optimization | Checksum: 1cab6f89e

Time (s): cpu = 00:03:39 ; elapsed = 00:02:05 . Memory (MB): peak = 2939.305 ; gain = 63.055 ; free physical = 101153 ; free virtual = 108828
Phase 3 Detail Placement | Checksum: 1cab6f89e

Time (s): cpu = 00:03:41 ; elapsed = 00:02:06 . Memory (MB): peak = 2939.305 ; gain = 63.055 ; free physical = 101119 ; free virtual = 108829

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization

Phase 4.1.1 Post Placement Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=1.225. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: c417d202

Time (s): cpu = 00:04:30 ; elapsed = 00:02:23 . Memory (MB): peak = 2939.305 ; gain = 63.055 ; free physical = 101036 ; free virtual = 108772
Phase 4.1 Post Commit Optimization | Checksum: c417d202

Time (s): cpu = 00:04:32 ; elapsed = 00:02:24 . Memory (MB): peak = 2939.305 ; gain = 63.055 ; free physical = 101038 ; free virtual = 108775

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: c417d202

Time (s): cpu = 00:04:34 ; elapsed = 00:02:26 . Memory (MB): peak = 2939.305 ; gain = 63.055 ; free physical = 101039 ; free virtual = 108777

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: c417d202

Time (s): cpu = 00:04:35 ; elapsed = 00:02:27 . Memory (MB): peak = 2939.305 ; gain = 63.055 ; free physical = 101037 ; free virtual = 108779

Phase 4.4 Final Placement Cleanup
Phase 4.4 Final Placement Cleanup | Checksum: 13475b6a3

Time (s): cpu = 00:04:36 ; elapsed = 00:02:28 . Memory (MB): peak = 2939.305 ; gain = 63.055 ; free physical = 101114 ; free virtual = 108774
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 13475b6a3

Time (s): cpu = 00:04:37 ; elapsed = 00:02:29 . Memory (MB): peak = 2939.305 ; gain = 63.055 ; free physical = 101115 ; free virtual = 108776
Ending Placer Task | Checksum: d90432bf

Time (s): cpu = 00:04:37 ; elapsed = 00:02:29 . Memory (MB): peak = 2939.305 ; gain = 63.055 ; free physical = 101116 ; free virtual = 108777
INFO: [Common 17-83] Releasing license: Implementation
43 Infos, 1 Warnings, 3 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:04:53 ; elapsed = 00:02:37 . Memory (MB): peak = 2939.305 ; gain = 63.055 ; free physical = 101116 ; free virtual = 108777
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:20 ; elapsed = 00:00:07 . Memory (MB): peak = 2939.305 ; gain = 0.000 ; free physical = 101054 ; free virtual = 108787
INFO: [Common 17-1381] The checkpoint '/users/tareelou/git_neural/neural_network_simul/neural_network_simul.runs/imple_235/top_level_placed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:25 ; elapsed = 00:00:13 . Memory (MB): peak = 2939.305 ; gain = 0.000 ; free physical = 101105 ; free virtual = 108780
report_io: Time (s): cpu = 00:00:00.42 ; elapsed = 00:00:00.57 . Memory (MB): peak = 2939.305 ; gain = 0.000 ; free physical = 101103 ; free virtual = 108778
report_utilization: Time (s): cpu = 00:00:00.86 ; elapsed = 00:00:00.99 . Memory (MB): peak = 2939.305 ; gain = 0.000 ; free physical = 101054 ; free virtual = 108730
report_control_sets: Time (s): cpu = 00:00:00.18 ; elapsed = 00:00:00.32 . Memory (MB): peak = 2939.305 ; gain = 0.000 ; free physical = 101053 ; free virtual = 108728
Command: phys_opt_design -directive AggressiveExplore
Attempting to get a license for feature 'Implementation' and/or device 'xc7z045'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z045'
INFO: [Common 17-1223] The version limit for your license is '2019.01' and will expire in -684 days. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
INFO: [Vivado_Tcl 4-137] Directive used for phys_opt_design is: AggressiveExplore
Netlist sorting complete. Time (s): cpu = 00:00:00.22 ; elapsed = 00:00:00.22 . Memory (MB): peak = 2939.305 ; gain = 0.000 ; free physical = 101036 ; free virtual = 108712

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs
Phase 1 Physical Synthesis Initialization | Checksum: ec325592

Time (s): cpu = 00:00:56 ; elapsed = 00:00:17 . Memory (MB): peak = 2939.305 ; gain = 0.000 ; free physical = 100982 ; free virtual = 108658
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.500 ns. Skipping all physical synthesis optimizations.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
Ending Physical Synthesis Task | Checksum: 84fc0fef

Time (s): cpu = 00:01:00 ; elapsed = 00:00:21 . Memory (MB): peak = 2939.305 ; gain = 0.000 ; free physical = 100946 ; free virtual = 108621
INFO: [Common 17-83] Releasing license: Implementation
51 Infos, 1 Warnings, 3 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
phys_opt_design: Time (s): cpu = 00:01:02 ; elapsed = 00:00:23 . Memory (MB): peak = 2939.305 ; gain = 0.000 ; free physical = 100939 ; free virtual = 108614
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:21 ; elapsed = 00:00:08 . Memory (MB): peak = 2939.305 ; gain = 0.000 ; free physical = 100371 ; free virtual = 108115
INFO: [Common 17-1381] The checkpoint '/users/tareelou/git_neural/neural_network_simul/neural_network_simul.runs/imple_235/top_level_physopt.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:25 ; elapsed = 00:00:13 . Memory (MB): peak = 2939.305 ; gain = 0.000 ; free physical = 100426 ; free virtual = 108116
Command: route_design -directive Explore
Attempting to get a license for feature 'Implementation' and/or device 'xc7z045'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z045'
INFO: [Common 17-1223] The version limit for your license is '2019.01' and will expire in -684 days. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-270] Using Router directive 'Explore'.
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs
Checksum: PlaceDB: 61489ca9 ConstDB: 0 ShapeSum: e766441 RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 12b2ee2ea

Time (s): cpu = 00:02:19 ; elapsed = 00:01:41 . Memory (MB): peak = 2939.305 ; gain = 0.000 ; free physical = 98174 ; free virtual = 105901

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 12b2ee2ea

Time (s): cpu = 00:02:21 ; elapsed = 00:01:43 . Memory (MB): peak = 2939.305 ; gain = 0.000 ; free physical = 98154 ; free virtual = 105902

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 12b2ee2ea

Time (s): cpu = 00:02:22 ; elapsed = 00:01:45 . Memory (MB): peak = 2939.305 ; gain = 0.000 ; free physical = 98096 ; free virtual = 105861

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 12b2ee2ea

Time (s): cpu = 00:02:23 ; elapsed = 00:01:45 . Memory (MB): peak = 2939.305 ; gain = 0.000 ; free physical = 98096 ; free virtual = 105861
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 15b784ffc

Time (s): cpu = 00:03:18 ; elapsed = 00:02:02 . Memory (MB): peak = 2981.375 ; gain = 42.070 ; free physical = 97907 ; free virtual = 105779
INFO: [Route 35-416] Intermediate Timing Summary | WNS=2.638  | TNS=0.000  | WHS=22.161 | THS=0.000  |

Phase 2 Router Initialization | Checksum: 2269c5219

Time (s): cpu = 00:03:45 ; elapsed = 00:02:08 . Memory (MB): peak = 2981.375 ; gain = 42.070 ; free physical = 97955 ; free virtual = 105790

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: e157bf46

Time (s): cpu = 00:06:38 ; elapsed = 00:02:57 . Memory (MB): peak = 3809.375 ; gain = 870.070 ; free physical = 97145 ; free virtual = 104957

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 11551
 Number of Nodes with overlaps = 57
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0

Phase 4.1.1 Update Timing
Phase 4.1.1 Update Timing | Checksum: ec7048a7

Time (s): cpu = 00:08:39 ; elapsed = 00:03:37 . Memory (MB): peak = 3809.375 ; gain = 870.070 ; free physical = 99030 ; free virtual = 106922
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.347  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 123923c7e

Time (s): cpu = 00:08:41 ; elapsed = 00:03:38 . Memory (MB): peak = 3809.375 ; gain = 870.070 ; free physical = 99002 ; free virtual = 106899
Phase 4 Rip-up And Reroute | Checksum: 123923c7e

Time (s): cpu = 00:08:41 ; elapsed = 00:03:38 . Memory (MB): peak = 3809.375 ; gain = 870.070 ; free physical = 98983 ; free virtual = 106880

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp
Phase 5.1 Delay CleanUp | Checksum: 123923c7e

Time (s): cpu = 00:08:42 ; elapsed = 00:03:38 . Memory (MB): peak = 3809.375 ; gain = 870.070 ; free physical = 98961 ; free virtual = 106858

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 123923c7e

Time (s): cpu = 00:08:42 ; elapsed = 00:03:38 . Memory (MB): peak = 3809.375 ; gain = 870.070 ; free physical = 98959 ; free virtual = 106856
Phase 5 Delay and Skew Optimization | Checksum: 123923c7e

Time (s): cpu = 00:08:42 ; elapsed = 00:03:39 . Memory (MB): peak = 3809.375 ; gain = 870.070 ; free physical = 98958 ; free virtual = 106855

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 12cc2600a

Time (s): cpu = 00:08:50 ; elapsed = 00:03:41 . Memory (MB): peak = 3809.375 ; gain = 870.070 ; free physical = 98893 ; free virtual = 106791
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.347  | TNS=0.000  | WHS=22.204 | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 12cc2600a

Time (s): cpu = 00:08:50 ; elapsed = 00:03:41 . Memory (MB): peak = 3809.375 ; gain = 870.070 ; free physical = 98890 ; free virtual = 106787
Phase 6 Post Hold Fix | Checksum: 12cc2600a

Time (s): cpu = 00:08:50 ; elapsed = 00:03:42 . Memory (MB): peak = 3809.375 ; gain = 870.070 ; free physical = 98889 ; free virtual = 106786

Phase 7 Timing Verification

Phase 7.1 Update Timing
Phase 7.1 Update Timing | Checksum: a521d059

Time (s): cpu = 00:09:05 ; elapsed = 00:03:45 . Memory (MB): peak = 3809.375 ; gain = 870.070 ; free physical = 101566 ; free virtual = 109463
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.347  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 7 Timing Verification | Checksum: a521d059

Time (s): cpu = 00:09:05 ; elapsed = 00:03:45 . Memory (MB): peak = 3809.375 ; gain = 870.070 ; free physical = 101564 ; free virtual = 109462

Phase 8 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 5.3233 %
  Global Horizontal Routing Utilization  = 7.74147 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 8 Route finalize | Checksum: a521d059

Time (s): cpu = 00:09:08 ; elapsed = 00:03:46 . Memory (MB): peak = 3809.375 ; gain = 870.070 ; free physical = 101564 ; free virtual = 109461

Phase 9 Verifying routed nets

 Verification completed successfully
Phase 9 Verifying routed nets | Checksum: a521d059

Time (s): cpu = 00:09:08 ; elapsed = 00:03:46 . Memory (MB): peak = 3809.375 ; gain = 870.070 ; free physical = 101563 ; free virtual = 109461

Phase 10 Depositing Routes
Phase 10 Depositing Routes | Checksum: 7d156ab3

Time (s): cpu = 00:09:17 ; elapsed = 00:03:56 . Memory (MB): peak = 3809.375 ; gain = 870.070 ; free physical = 101291 ; free virtual = 109223

Phase 11 Post Router Timing
INFO: [Route 35-20] Post Routing Timing Summary | WNS=0.367  | TNS=0.000  | WHS=22.205 | THS=0.000  |

INFO: [Route 35-61] The design met the timing requirement.
Phase 11 Post Router Timing | Checksum: 10aedd749

Time (s): cpu = 00:10:06 ; elapsed = 00:04:12 . Memory (MB): peak = 3809.375 ; gain = 870.070 ; free physical = 103224 ; free virtual = 111196
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:10:08 ; elapsed = 00:04:13 . Memory (MB): peak = 3809.375 ; gain = 870.070 ; free physical = 103225 ; free virtual = 111196

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
67 Infos, 1 Warnings, 3 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:10:24 ; elapsed = 00:04:21 . Memory (MB): peak = 3809.375 ; gain = 870.070 ; free physical = 103225 ; free virtual = 111196
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:21 ; elapsed = 00:00:08 . Memory (MB): peak = 3809.375 ; gain = 0.000 ; free physical = 102704 ; free virtual = 110786
INFO: [Common 17-1381] The checkpoint '/users/tareelou/git_neural/neural_network_simul/neural_network_simul.runs/imple_235/top_level_routed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:26 ; elapsed = 00:00:13 . Memory (MB): peak = 3809.375 ; gain = 0.000 ; free physical = 102419 ; free virtual = 110483
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /users/tareelou/git_neural/neural_network_simul/neural_network_simul.runs/imple_235/top_level_drc_routed.rpt.
report_drc: Time (s): cpu = 00:00:32 ; elapsed = 00:00:12 . Memory (MB): peak = 3841.391 ; gain = 32.016 ; free physical = 101902 ; free virtual = 109966
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 8 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file /users/tareelou/git_neural/neural_network_simul/neural_network_simul.runs/imple_235/top_level_methodology_drc_routed.rpt.
report_methodology: Time (s): cpu = 00:01:00 ; elapsed = 00:00:25 . Memory (MB): peak = 3841.391 ; gain = 0.000 ; free physical = 101630 ; free virtual = 109705
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Timing 38-35] Done setting XDC timing constraints.
report_timing_summary: Time (s): cpu = 00:00:20 ; elapsed = 00:00:07 . Memory (MB): peak = 3841.391 ; gain = 0.000 ; free physical = 100797 ; free virtual = 108941
Command: report_power -file top_level_power_routed.rpt -pb top_level_power_summary_routed.pb -rpx top_level_power_routed.rpx
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
77 Infos, 1 Warnings, 3 Critical Warnings and 0 Errors encountered.
report_power completed successfully
report_power: Time (s): cpu = 00:00:42 ; elapsed = 00:00:16 . Memory (MB): peak = 3896.605 ; gain = 55.215 ; free physical = 100066 ; free virtual = 108173
INFO: [Common 17-206] Exiting Vivado at Tue Dec 15 16:44:09 2020...
