{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1651649175179 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1651649175180 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed May 04 19:26:15 2022 " "Processing started: Wed May 04 19:26:15 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1651649175180 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1651649175180 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Timer -c Timer " "Command: quartus_map --read_settings_files=on --write_settings_files=off Timer -c Timer" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1651649175180 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1651649175589 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "timer.vhd 2 1 " "Found 2 design units, including 1 entities, in source file timer.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Timer-arc " "Found design unit 1: Timer-arc" {  } { { "Timer.vhd" "" { Text "D:/Documents/GitHub/PILK/Lab3/Timer.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1651649176110 ""} { "Info" "ISGN_ENTITY_NAME" "1 Timer " "Found entity 1: Timer" {  } { { "Timer.vhd" "" { Text "D:/Documents/GitHub/PILK/Lab3/Timer.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1651649176110 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1651649176110 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bcd_counter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file bcd_counter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 BCD_Counter-behaviour " "Found design unit 1: BCD_Counter-behaviour" {  } { { "BCD_Counter.vhd" "" { Text "D:/Documents/GitHub/PILK/Lab3/BCD_Counter.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1651649176112 ""} { "Info" "ISGN_ENTITY_NAME" "1 BCD_Counter " "Found entity 1: BCD_Counter" {  } { { "BCD_Counter.vhd" "" { Text "D:/Documents/GitHub/PILK/Lab3/BCD_Counter.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1651649176112 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1651649176112 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab3.bdf 1 1 " "Found 1 design units, including 1 entities, in source file lab3.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Lab3 " "Found entity 1: Lab3" {  } { { "Lab3.bdf" "" { Schematic "D:/Documents/GitHub/PILK/Lab3/Lab3.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1651649176113 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1651649176113 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Timer " "Elaborating entity \"Timer\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1651649176150 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BCD_Counter BCD_Counter:BCD1 " "Elaborating entity \"BCD_Counter\" for hierarchy \"BCD_Counter:BCD1\"" {  } { { "Timer.vhd" "BCD1" { Text "D:/Documents/GitHub/PILK/Lab3/Timer.vhd" 34 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1651649176154 ""}
{ "Warning" "WSGN_SEARCH_FILE" "bcd_counter_min.vhd 2 1 " "Using design file bcd_counter_min.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 BCD_Counter_Min-behaviour " "Found design unit 1: BCD_Counter_Min-behaviour" {  } { { "bcd_counter_min.vhd" "" { Text "D:/Documents/GitHub/PILK/Lab3/bcd_counter_min.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1651649176167 ""} { "Info" "ISGN_ENTITY_NAME" "1 BCD_Counter_Min " "Found entity 1: BCD_Counter_Min" {  } { { "bcd_counter_min.vhd" "" { Text "D:/Documents/GitHub/PILK/Lab3/bcd_counter_min.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1651649176167 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1651649176167 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BCD_Counter_Min BCD_Counter_Min:BCD2 " "Elaborating entity \"BCD_Counter_Min\" for hierarchy \"BCD_Counter_Min:BCD2\"" {  } { { "Timer.vhd" "BCD2" { Text "D:/Documents/GitHub/PILK/Lab3/Timer.vhd" 37 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1651649176169 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "Time_out VCC " "Pin \"Time_out\" is stuck at VCC" {  } { { "Timer.vhd" "" { Text "D:/Documents/GitHub/PILK/Lab3/Timer.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1651649176698 "|Timer|Time_out"} { "Warning" "WMLS_MLS_STUCK_PIN" "OSeg0\[0\] VCC " "Pin \"OSeg0\[0\]\" is stuck at VCC" {  } { { "Timer.vhd" "" { Text "D:/Documents/GitHub/PILK/Lab3/Timer.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1651649176698 "|Timer|OSeg0[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "OSeg1\[0\] VCC " "Pin \"OSeg1\[0\]\" is stuck at VCC" {  } { { "Timer.vhd" "" { Text "D:/Documents/GitHub/PILK/Lab3/Timer.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1651649176698 "|Timer|OSeg1[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "OSeg2\[0\] VCC " "Pin \"OSeg2\[0\]\" is stuck at VCC" {  } { { "Timer.vhd" "" { Text "D:/Documents/GitHub/PILK/Lab3/Timer.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1651649176698 "|Timer|OSeg2[0]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1651649176698 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1651649176830 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1651649177146 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1651649177146 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "10 " "Design contains 10 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Data_in\[0\] " "No output dependent on input pin \"Data_in\[0\]\"" {  } { { "Timer.vhd" "" { Text "D:/Documents/GitHub/PILK/Lab3/Timer.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1651649177177 "|Timer|Data_in[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Data_in\[1\] " "No output dependent on input pin \"Data_in\[1\]\"" {  } { { "Timer.vhd" "" { Text "D:/Documents/GitHub/PILK/Lab3/Timer.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1651649177177 "|Timer|Data_in[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Data_in\[2\] " "No output dependent on input pin \"Data_in\[2\]\"" {  } { { "Timer.vhd" "" { Text "D:/Documents/GitHub/PILK/Lab3/Timer.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1651649177177 "|Timer|Data_in[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Data_in\[3\] " "No output dependent on input pin \"Data_in\[3\]\"" {  } { { "Timer.vhd" "" { Text "D:/Documents/GitHub/PILK/Lab3/Timer.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1651649177177 "|Timer|Data_in[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Data_in\[4\] " "No output dependent on input pin \"Data_in\[4\]\"" {  } { { "Timer.vhd" "" { Text "D:/Documents/GitHub/PILK/Lab3/Timer.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1651649177177 "|Timer|Data_in[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Data_in\[5\] " "No output dependent on input pin \"Data_in\[5\]\"" {  } { { "Timer.vhd" "" { Text "D:/Documents/GitHub/PILK/Lab3/Timer.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1651649177177 "|Timer|Data_in[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Data_in\[6\] " "No output dependent on input pin \"Data_in\[6\]\"" {  } { { "Timer.vhd" "" { Text "D:/Documents/GitHub/PILK/Lab3/Timer.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1651649177177 "|Timer|Data_in[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Data_in\[7\] " "No output dependent on input pin \"Data_in\[7\]\"" {  } { { "Timer.vhd" "" { Text "D:/Documents/GitHub/PILK/Lab3/Timer.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1651649177177 "|Timer|Data_in[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Data_in\[8\] " "No output dependent on input pin \"Data_in\[8\]\"" {  } { { "Timer.vhd" "" { Text "D:/Documents/GitHub/PILK/Lab3/Timer.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1651649177177 "|Timer|Data_in[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Data_in\[9\] " "No output dependent on input pin \"Data_in\[9\]\"" {  } { { "Timer.vhd" "" { Text "D:/Documents/GitHub/PILK/Lab3/Timer.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1651649177177 "|Timer|Data_in[9]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1651649177177 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "90 " "Implemented 90 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "12 " "Implemented 12 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1651649177178 ""} { "Info" "ICUT_CUT_TM_OPINS" "29 " "Implemented 29 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1651649177178 ""} { "Info" "ICUT_CUT_TM_LCELLS" "49 " "Implemented 49 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1651649177178 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1651649177178 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 18 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 18 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4629 " "Peak virtual memory: 4629 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1651649177204 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed May 04 19:26:17 2022 " "Processing ended: Wed May 04 19:26:17 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1651649177204 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1651649177204 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1651649177204 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1651649177204 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1651649178442 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1651649178443 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed May 04 19:26:18 2022 " "Processing started: Wed May 04 19:26:18 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1651649178443 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1651649178443 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off Timer -c Timer " "Command: quartus_fit --read_settings_files=off --write_settings_files=off Timer -c Timer" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1651649178443 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1651649178556 ""}
{ "Info" "0" "" "Project  = Timer" {  } {  } 0 0 "Project  = Timer" 0 0 "Fitter" 0 0 1651649178557 ""}
{ "Info" "0" "" "Revision = Timer" {  } {  } 0 0 "Revision = Timer" 0 0 "Fitter" 0 0 1651649178557 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Fitter" 0 -1 1651649178599 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "Timer EP3C16F484C6 " "Selected device EP3C16F484C6 for design \"Timer\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1651649178607 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Core supply voltage 1.2V " "Core supply voltage is 1.2V" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1651649178665 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1651649178665 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1651649178665 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1651649178745 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1651649178759 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP3C40F484C6 " "Device EP3C40F484C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1651649179012 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP3C55F484C6 " "Device EP3C55F484C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1651649179012 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP3C80F484C6 " "Device EP3C80F484C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1651649179012 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1651649179012 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ D1 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location D1" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_ASDO_DATA1~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Documents/GitHub/PILK/Lab3/" { { 0 { 0 ""} 0 204 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1651649179013 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ E2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location E2" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_FLASH_nCE_nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Documents/GitHub/PILK/Lab3/" { { 0 { 0 ""} 0 206 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1651649179013 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ K2 " "Pin ~ALTERA_DCLK~ is reserved at location K2" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DCLK~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Documents/GitHub/PILK/Lab3/" { { 0 { 0 ""} 0 208 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1651649179013 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ K1 " "Pin ~ALTERA_DATA0~ is reserved at location K1" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DATA0~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Documents/GitHub/PILK/Lab3/" { { 0 { 0 ""} 0 210 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1651649179013 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ K22 " "Pin ~ALTERA_nCEO~ is reserved at location K22" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Documents/GitHub/PILK/Lab3/" { { 0 { 0 ""} 0 212 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1651649179013 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1651649179013 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1651649179015 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "41 41 " "No exact pin location assignment(s) for 41 pins of 41 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Data_in\[0\] " "Pin Data_in\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Data_in[0] } } } { "Timer.vhd" "" { Text "D:/Documents/GitHub/PILK/Lab3/Timer.vhd" 9 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Data_in[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Documents/GitHub/PILK/Lab3/" { { 0 { 0 ""} 0 11 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1651649180073 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Data_in\[1\] " "Pin Data_in\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Data_in[1] } } } { "Timer.vhd" "" { Text "D:/Documents/GitHub/PILK/Lab3/Timer.vhd" 9 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Data_in[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Documents/GitHub/PILK/Lab3/" { { 0 { 0 ""} 0 12 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1651649180073 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Data_in\[2\] " "Pin Data_in\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Data_in[2] } } } { "Timer.vhd" "" { Text "D:/Documents/GitHub/PILK/Lab3/Timer.vhd" 9 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Data_in[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Documents/GitHub/PILK/Lab3/" { { 0 { 0 ""} 0 13 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1651649180073 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Data_in\[3\] " "Pin Data_in\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Data_in[3] } } } { "Timer.vhd" "" { Text "D:/Documents/GitHub/PILK/Lab3/Timer.vhd" 9 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Data_in[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Documents/GitHub/PILK/Lab3/" { { 0 { 0 ""} 0 14 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1651649180073 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Data_in\[4\] " "Pin Data_in\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Data_in[4] } } } { "Timer.vhd" "" { Text "D:/Documents/GitHub/PILK/Lab3/Timer.vhd" 9 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Data_in[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Documents/GitHub/PILK/Lab3/" { { 0 { 0 ""} 0 15 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1651649180073 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Data_in\[5\] " "Pin Data_in\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Data_in[5] } } } { "Timer.vhd" "" { Text "D:/Documents/GitHub/PILK/Lab3/Timer.vhd" 9 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Data_in[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Documents/GitHub/PILK/Lab3/" { { 0 { 0 ""} 0 16 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1651649180073 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Data_in\[6\] " "Pin Data_in\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Data_in[6] } } } { "Timer.vhd" "" { Text "D:/Documents/GitHub/PILK/Lab3/Timer.vhd" 9 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Data_in[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Documents/GitHub/PILK/Lab3/" { { 0 { 0 ""} 0 17 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1651649180073 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Data_in\[7\] " "Pin Data_in\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Data_in[7] } } } { "Timer.vhd" "" { Text "D:/Documents/GitHub/PILK/Lab3/Timer.vhd" 9 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Data_in[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Documents/GitHub/PILK/Lab3/" { { 0 { 0 ""} 0 18 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1651649180073 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Data_in\[8\] " "Pin Data_in\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Data_in[8] } } } { "Timer.vhd" "" { Text "D:/Documents/GitHub/PILK/Lab3/Timer.vhd" 9 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Data_in[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Documents/GitHub/PILK/Lab3/" { { 0 { 0 ""} 0 19 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1651649180073 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Data_in\[9\] " "Pin Data_in\[9\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Data_in[9] } } } { "Timer.vhd" "" { Text "D:/Documents/GitHub/PILK/Lab3/Timer.vhd" 9 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Data_in[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Documents/GitHub/PILK/Lab3/" { { 0 { 0 ""} 0 20 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1651649180073 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Time_out " "Pin Time_out not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Time_out } } } { "Timer.vhd" "" { Text "D:/Documents/GitHub/PILK/Lab3/Timer.vhd" 10 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Time_out } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Documents/GitHub/PILK/Lab3/" { { 0 { 0 ""} 0 49 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1651649180073 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "OSeg0\[0\] " "Pin OSeg0\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { OSeg0[0] } } } { "Timer.vhd" "" { Text "D:/Documents/GitHub/PILK/Lab3/Timer.vhd" 12 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { OSeg0[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Documents/GitHub/PILK/Lab3/" { { 0 { 0 ""} 0 21 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1651649180073 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "OSeg0\[1\] " "Pin OSeg0\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { OSeg0[1] } } } { "Timer.vhd" "" { Text "D:/Documents/GitHub/PILK/Lab3/Timer.vhd" 12 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { OSeg0[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Documents/GitHub/PILK/Lab3/" { { 0 { 0 ""} 0 22 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1651649180073 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "OSeg0\[2\] " "Pin OSeg0\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { OSeg0[2] } } } { "Timer.vhd" "" { Text "D:/Documents/GitHub/PILK/Lab3/Timer.vhd" 12 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { OSeg0[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Documents/GitHub/PILK/Lab3/" { { 0 { 0 ""} 0 23 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1651649180073 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "OSeg0\[3\] " "Pin OSeg0\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { OSeg0[3] } } } { "Timer.vhd" "" { Text "D:/Documents/GitHub/PILK/Lab3/Timer.vhd" 12 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { OSeg0[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Documents/GitHub/PILK/Lab3/" { { 0 { 0 ""} 0 24 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1651649180073 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "OSeg0\[4\] " "Pin OSeg0\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { OSeg0[4] } } } { "Timer.vhd" "" { Text "D:/Documents/GitHub/PILK/Lab3/Timer.vhd" 12 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { OSeg0[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Documents/GitHub/PILK/Lab3/" { { 0 { 0 ""} 0 25 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1651649180073 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "OSeg0\[5\] " "Pin OSeg0\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { OSeg0[5] } } } { "Timer.vhd" "" { Text "D:/Documents/GitHub/PILK/Lab3/Timer.vhd" 12 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { OSeg0[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Documents/GitHub/PILK/Lab3/" { { 0 { 0 ""} 0 26 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1651649180073 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "OSeg0\[6\] " "Pin OSeg0\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { OSeg0[6] } } } { "Timer.vhd" "" { Text "D:/Documents/GitHub/PILK/Lab3/Timer.vhd" 12 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { OSeg0[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Documents/GitHub/PILK/Lab3/" { { 0 { 0 ""} 0 27 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1651649180073 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "OSeg0\[7\] " "Pin OSeg0\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { OSeg0[7] } } } { "Timer.vhd" "" { Text "D:/Documents/GitHub/PILK/Lab3/Timer.vhd" 12 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { OSeg0[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Documents/GitHub/PILK/Lab3/" { { 0 { 0 ""} 0 28 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1651649180073 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "OSeg1\[0\] " "Pin OSeg1\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { OSeg1[0] } } } { "Timer.vhd" "" { Text "D:/Documents/GitHub/PILK/Lab3/Timer.vhd" 12 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { OSeg1[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Documents/GitHub/PILK/Lab3/" { { 0 { 0 ""} 0 29 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1651649180073 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "OSeg1\[1\] " "Pin OSeg1\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { OSeg1[1] } } } { "Timer.vhd" "" { Text "D:/Documents/GitHub/PILK/Lab3/Timer.vhd" 12 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { OSeg1[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Documents/GitHub/PILK/Lab3/" { { 0 { 0 ""} 0 30 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1651649180073 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "OSeg1\[2\] " "Pin OSeg1\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { OSeg1[2] } } } { "Timer.vhd" "" { Text "D:/Documents/GitHub/PILK/Lab3/Timer.vhd" 12 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { OSeg1[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Documents/GitHub/PILK/Lab3/" { { 0 { 0 ""} 0 31 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1651649180073 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "OSeg1\[3\] " "Pin OSeg1\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { OSeg1[3] } } } { "Timer.vhd" "" { Text "D:/Documents/GitHub/PILK/Lab3/Timer.vhd" 12 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { OSeg1[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Documents/GitHub/PILK/Lab3/" { { 0 { 0 ""} 0 32 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1651649180073 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "OSeg1\[4\] " "Pin OSeg1\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { OSeg1[4] } } } { "Timer.vhd" "" { Text "D:/Documents/GitHub/PILK/Lab3/Timer.vhd" 12 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { OSeg1[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Documents/GitHub/PILK/Lab3/" { { 0 { 0 ""} 0 33 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1651649180073 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "OSeg1\[5\] " "Pin OSeg1\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { OSeg1[5] } } } { "Timer.vhd" "" { Text "D:/Documents/GitHub/PILK/Lab3/Timer.vhd" 12 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { OSeg1[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Documents/GitHub/PILK/Lab3/" { { 0 { 0 ""} 0 34 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1651649180073 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "OSeg1\[6\] " "Pin OSeg1\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { OSeg1[6] } } } { "Timer.vhd" "" { Text "D:/Documents/GitHub/PILK/Lab3/Timer.vhd" 12 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { OSeg1[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Documents/GitHub/PILK/Lab3/" { { 0 { 0 ""} 0 35 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1651649180073 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "OSeg1\[7\] " "Pin OSeg1\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { OSeg1[7] } } } { "Timer.vhd" "" { Text "D:/Documents/GitHub/PILK/Lab3/Timer.vhd" 12 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { OSeg1[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Documents/GitHub/PILK/Lab3/" { { 0 { 0 ""} 0 36 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1651649180073 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "OSeg2\[0\] " "Pin OSeg2\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { OSeg2[0] } } } { "Timer.vhd" "" { Text "D:/Documents/GitHub/PILK/Lab3/Timer.vhd" 12 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { OSeg2[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Documents/GitHub/PILK/Lab3/" { { 0 { 0 ""} 0 37 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1651649180073 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "OSeg2\[1\] " "Pin OSeg2\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { OSeg2[1] } } } { "Timer.vhd" "" { Text "D:/Documents/GitHub/PILK/Lab3/Timer.vhd" 12 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { OSeg2[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Documents/GitHub/PILK/Lab3/" { { 0 { 0 ""} 0 38 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1651649180073 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "OSeg2\[2\] " "Pin OSeg2\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { OSeg2[2] } } } { "Timer.vhd" "" { Text "D:/Documents/GitHub/PILK/Lab3/Timer.vhd" 12 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { OSeg2[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Documents/GitHub/PILK/Lab3/" { { 0 { 0 ""} 0 39 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1651649180073 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "OSeg2\[3\] " "Pin OSeg2\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { OSeg2[3] } } } { "Timer.vhd" "" { Text "D:/Documents/GitHub/PILK/Lab3/Timer.vhd" 12 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { OSeg2[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Documents/GitHub/PILK/Lab3/" { { 0 { 0 ""} 0 40 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1651649180073 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "OSeg2\[4\] " "Pin OSeg2\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { OSeg2[4] } } } { "Timer.vhd" "" { Text "D:/Documents/GitHub/PILK/Lab3/Timer.vhd" 12 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { OSeg2[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Documents/GitHub/PILK/Lab3/" { { 0 { 0 ""} 0 41 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1651649180073 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "OSeg2\[5\] " "Pin OSeg2\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { OSeg2[5] } } } { "Timer.vhd" "" { Text "D:/Documents/GitHub/PILK/Lab3/Timer.vhd" 12 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { OSeg2[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Documents/GitHub/PILK/Lab3/" { { 0 { 0 ""} 0 42 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1651649180073 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "OSeg2\[6\] " "Pin OSeg2\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { OSeg2[6] } } } { "Timer.vhd" "" { Text "D:/Documents/GitHub/PILK/Lab3/Timer.vhd" 12 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { OSeg2[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Documents/GitHub/PILK/Lab3/" { { 0 { 0 ""} 0 43 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1651649180073 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "OSeg2\[7\] " "Pin OSeg2\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { OSeg2[7] } } } { "Timer.vhd" "" { Text "D:/Documents/GitHub/PILK/Lab3/Timer.vhd" 12 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { OSeg2[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Documents/GitHub/PILK/Lab3/" { { 0 { 0 ""} 0 44 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1651649180073 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "OTens_seconds\[0\] " "Pin OTens_seconds\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { OTens_seconds[0] } } } { "Timer.vhd" "" { Text "D:/Documents/GitHub/PILK/Lab3/Timer.vhd" 13 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { OTens_seconds[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Documents/GitHub/PILK/Lab3/" { { 0 { 0 ""} 0 45 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1651649180073 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "OTens_seconds\[1\] " "Pin OTens_seconds\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { OTens_seconds[1] } } } { "Timer.vhd" "" { Text "D:/Documents/GitHub/PILK/Lab3/Timer.vhd" 13 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { OTens_seconds[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Documents/GitHub/PILK/Lab3/" { { 0 { 0 ""} 0 46 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1651649180073 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "OTens_seconds\[2\] " "Pin OTens_seconds\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { OTens_seconds[2] } } } { "Timer.vhd" "" { Text "D:/Documents/GitHub/PILK/Lab3/Timer.vhd" 13 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { OTens_seconds[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Documents/GitHub/PILK/Lab3/" { { 0 { 0 ""} 0 47 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1651649180073 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "OTens_seconds\[3\] " "Pin OTens_seconds\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { OTens_seconds[3] } } } { "Timer.vhd" "" { Text "D:/Documents/GitHub/PILK/Lab3/Timer.vhd" 13 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { OTens_seconds[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Documents/GitHub/PILK/Lab3/" { { 0 { 0 ""} 0 48 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1651649180073 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Clock " "Pin Clock not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Clock } } } { "Timer.vhd" "" { Text "D:/Documents/GitHub/PILK/Lab3/Timer.vhd" 8 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Clock } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Documents/GitHub/PILK/Lab3/" { { 0 { 0 ""} 0 50 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1651649180073 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Start " "Pin Start not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Start } } } { "Timer.vhd" "" { Text "D:/Documents/GitHub/PILK/Lab3/Timer.vhd" 8 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Start } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Documents/GitHub/PILK/Lab3/" { { 0 { 0 ""} 0 51 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1651649180073 ""}  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "Fitter" 0 -1 1651649180073 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "Timer.sdc " "Synopsys Design Constraints File file not found: 'Timer.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1651649180214 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1651649180214 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1651649180216 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1651649180217 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1651649180218 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Clock~input (placed in PIN G2 (CLK0, DIFFCLK_0p)) " "Automatically promoted node Clock~input (placed in PIN G2 (CLK0, DIFFCLK_0p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G4 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G4" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1651649180236 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "BCD_Counter:BCD1\|Q_Out1\[1\] " "Destination node BCD_Counter:BCD1\|Q_Out1\[1\]" {  } { { "BCD_Counter.vhd" "" { Text "D:/Documents/GitHub/PILK/Lab3/BCD_Counter.vhd" 18 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { BCD_Counter:BCD1|Q_Out1[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Documents/GitHub/PILK/Lab3/" { { 0 { 0 ""} 0 60 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1651649180236 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "BCD_Counter:BCD1\|Q_Out1\[2\] " "Destination node BCD_Counter:BCD1\|Q_Out1\[2\]" {  } { { "BCD_Counter.vhd" "" { Text "D:/Documents/GitHub/PILK/Lab3/BCD_Counter.vhd" 18 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { BCD_Counter:BCD1|Q_Out1[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Documents/GitHub/PILK/Lab3/" { { 0 { 0 ""} 0 61 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1651649180236 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "BCD_Counter:BCD1\|Q_Out1\[3\] " "Destination node BCD_Counter:BCD1\|Q_Out1\[3\]" {  } { { "BCD_Counter.vhd" "" { Text "D:/Documents/GitHub/PILK/Lab3/BCD_Counter.vhd" 18 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { BCD_Counter:BCD1|Q_Out1[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Documents/GitHub/PILK/Lab3/" { { 0 { 0 ""} 0 62 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1651649180236 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1651649180236 ""}  } { { "Timer.vhd" "" { Text "D:/Documents/GitHub/PILK/Lab3/Timer.vhd" 8 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Clock~input } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Documents/GitHub/PILK/Lab3/" { { 0 { 0 ""} 0 198 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1651649180236 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "rtl~1  " "Automatically promoted node rtl~1 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1651649180237 ""}  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { rtl~1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Documents/GitHub/PILK/Lab3/" { { 0 { 0 ""} 0 114 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1651649180237 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1651649180411 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1651649180412 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1651649180412 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1651649180412 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1651649180413 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1651649180413 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1651649180413 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1651649180413 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1651649180427 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1651649180427 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1651649180427 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "40 unused 2.5V 11 29 0 " "Number of I/O pins in group: 40 (unused VREF, 2.5V VCCIO, 11 input, 29 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "2.5 V. " "I/O standards used: 2.5 V." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Quartus II" 0 -1 1651649180430 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Quartus II" 0 -1 1651649180430 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1651649180430 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 5 28 " "I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 5 total pin(s) used --  28 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1651649180431 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 0 48 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  48 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1651649180431 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 46 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  46 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1651649180431 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 41 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  41 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1651649180431 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 46 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  46 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1651649180431 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 1 42 " "I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  42 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1651649180431 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 47 " "I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  47 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1651649180431 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 43 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  43 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1651649180431 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Quartus II" 0 -1 1651649180431 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1651649180431 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1651649180460 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1651649181507 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1651649181571 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1651649181579 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1651649182425 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1651649182425 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1651649182635 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "0 X0_Y10 X9_Y19 " "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X0_Y10 to location X9_Y19" {  } { { "loc" "" { Generic "D:/Documents/GitHub/PILK/Lab3/" { { 1 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X0_Y10 to location X9_Y19"} { { 11 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X0_Y10 to location X9_Y19"} 0 10 10 10 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1651649183309 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1651649183309 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1651649184537 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1651649184539 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1651649184539 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "0.25 " "Total time spent on timing analysis during the Fitter is 0.25 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1651649184546 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1651649184594 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1651649184838 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1651649184867 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1651649184965 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:01 " "Fitter post-fit operations ending: elapsed time is 00:00:01" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1651649185304 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/Documents/GitHub/PILK/Lab3/output_files/Timer.fit.smsg " "Generated suppressed messages file D:/Documents/GitHub/PILK/Lab3/output_files/Timer.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1651649186417 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 5 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4896 " "Peak virtual memory: 4896 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1651649186624 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed May 04 19:26:26 2022 " "Processing ended: Wed May 04 19:26:26 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1651649186624 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1651649186624 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:08 " "Total CPU time (on all processors): 00:00:08" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1651649186624 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1651649186624 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1651649187591 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 64-Bit " "Running Quartus II 64-Bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1651649187592 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed May 04 19:26:27 2022 " "Processing started: Wed May 04 19:26:27 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1651649187592 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1651649187592 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off Timer -c Timer " "Command: quartus_asm --read_settings_files=off --write_settings_files=off Timer -c Timer" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1651649187592 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1651649188400 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1651649188425 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4541 " "Peak virtual memory: 4541 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1651649188751 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed May 04 19:26:28 2022 " "Processing ended: Wed May 04 19:26:28 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1651649188751 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1651649188751 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1651649188751 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1651649188751 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1651649189365 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1651649189909 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1651649189909 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed May 04 19:26:29 2022 " "Processing started: Wed May 04 19:26:29 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1651649189909 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1651649189909 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta Timer -c Timer " "Command: quartus_sta Timer -c Timer" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1651649189909 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Quartus II" 0 0 1651649190035 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1651649190214 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Core supply voltage 1.2V " "Core supply voltage is 1.2V" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1651649190215 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1651649190270 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1651649190270 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "Timer.sdc " "Synopsys Design Constraints File file not found: 'Timer.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Quartus II" 0 -1 1651649190465 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Quartus II" 0 -1 1651649190465 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name Clock Clock " "create_clock -period 1.000 -name Clock Clock" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1651649190466 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name Start Start " "create_clock -period 1.000 -name Start Start" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1651649190466 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name BCD_Counter_Min:BCD2\|Q_Out1\[0\] BCD_Counter_Min:BCD2\|Q_Out1\[0\] " "create_clock -period 1.000 -name BCD_Counter_Min:BCD2\|Q_Out1\[0\] BCD_Counter_Min:BCD2\|Q_Out1\[0\]" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1651649190466 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name BCD_Counter:BCD1\|Q_Out1\[0\] BCD_Counter:BCD1\|Q_Out1\[0\] " "create_clock -period 1.000 -name BCD_Counter:BCD1\|Q_Out1\[0\] BCD_Counter:BCD1\|Q_Out1\[0\]" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1651649190466 ""}  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1651649190466 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Quartus II" 0 -1 1651649190572 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1651649190573 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1651649190574 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Quartus II" 0 0 1651649190581 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1651649190597 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1651649190597 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -2.032 " "Worst-case setup slack is -2.032" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1651649190598 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1651649190598 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.032       -21.311 Clock  " "   -2.032       -21.311 Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1651649190598 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.596        -2.169 BCD_Counter_Min:BCD2\|Q_Out1\[0\]  " "   -0.596        -2.169 BCD_Counter_Min:BCD2\|Q_Out1\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1651649190598 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.555        -1.692 BCD_Counter:BCD1\|Q_Out1\[0\]  " "   -0.555        -1.692 BCD_Counter:BCD1\|Q_Out1\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1651649190598 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.317         0.000 Start  " "    0.317         0.000 Start " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1651649190598 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1651649190598 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.382 " "Worst-case hold slack is -0.382" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1651649190601 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1651649190601 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.382        -1.168 BCD_Counter:BCD1\|Q_Out1\[0\]  " "   -0.382        -1.168 BCD_Counter:BCD1\|Q_Out1\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1651649190601 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.157        -0.555 BCD_Counter_Min:BCD2\|Q_Out1\[0\]  " "   -0.157        -0.555 BCD_Counter_Min:BCD2\|Q_Out1\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1651649190601 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.094        -0.102 Clock  " "   -0.094        -0.102 Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1651649190601 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.384         0.000 Start  " "    0.384         0.000 Start " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1651649190601 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1651649190601 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1651649190603 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1651649190605 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1651649190607 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1651649190607 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000       -28.000 Clock  " "   -3.000       -28.000 Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1651649190607 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000        -4.000 Start  " "   -3.000        -4.000 Start " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1651649190607 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000        -4.000 BCD_Counter:BCD1\|Q_Out1\[0\]  " "   -1.000        -4.000 BCD_Counter:BCD1\|Q_Out1\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1651649190607 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000        -4.000 BCD_Counter_Min:BCD2\|Q_Out1\[0\]  " "   -1.000        -4.000 BCD_Counter_Min:BCD2\|Q_Out1\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1651649190607 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1651649190607 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Quartus II" 0 0 1651649190695 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Quartus II" 0 -1 1651649190720 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Quartus II" 0 -1 1651649191094 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1651649191122 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1651649191129 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1651649191129 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -1.693 " "Worst-case setup slack is -1.693" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1651649191132 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1651649191132 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.693       -17.230 Clock  " "   -1.693       -17.230 Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1651649191132 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.422        -1.505 BCD_Counter_Min:BCD2\|Q_Out1\[0\]  " "   -0.422        -1.505 BCD_Counter_Min:BCD2\|Q_Out1\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1651649191132 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.413        -1.236 BCD_Counter:BCD1\|Q_Out1\[0\]  " "   -0.413        -1.236 BCD_Counter:BCD1\|Q_Out1\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1651649191132 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.398         0.000 Start  " "    0.398         0.000 Start " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1651649191132 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1651649191132 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.386 " "Worst-case hold slack is -0.386" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1651649191137 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1651649191137 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.386        -1.182 BCD_Counter:BCD1\|Q_Out1\[0\]  " "   -0.386        -1.182 BCD_Counter:BCD1\|Q_Out1\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1651649191137 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.130        -0.267 Clock  " "   -0.130        -0.267 Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1651649191137 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.036        -0.105 BCD_Counter_Min:BCD2\|Q_Out1\[0\]  " "   -0.036        -0.105 BCD_Counter_Min:BCD2\|Q_Out1\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1651649191137 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.341         0.000 Start  " "    0.341         0.000 Start " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1651649191137 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1651649191137 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1651649191141 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1651649191145 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1651649191148 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1651649191148 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000       -28.000 Clock  " "   -3.000       -28.000 Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1651649191148 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000        -4.000 Start  " "   -3.000        -4.000 Start " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1651649191148 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000        -4.000 BCD_Counter:BCD1\|Q_Out1\[0\]  " "   -1.000        -4.000 BCD_Counter:BCD1\|Q_Out1\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1651649191148 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000        -4.000 BCD_Counter_Min:BCD2\|Q_Out1\[0\]  " "   -1.000        -4.000 BCD_Counter_Min:BCD2\|Q_Out1\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1651649191148 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1651649191148 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Quartus II" 0 0 1651649191248 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1651649191341 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1651649191342 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1651649191342 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -0.909 " "Worst-case setup slack is -0.909" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1651649191348 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1651649191348 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.909       -10.541 Clock  " "   -0.909       -10.541 Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1651649191348 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.051        -0.135 BCD_Counter:BCD1\|Q_Out1\[0\]  " "   -0.051        -0.135 BCD_Counter:BCD1\|Q_Out1\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1651649191348 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.109         0.000 BCD_Counter_Min:BCD2\|Q_Out1\[0\]  " "    0.109         0.000 BCD_Counter_Min:BCD2\|Q_Out1\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1651649191348 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.624         0.000 Start  " "    0.624         0.000 Start " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1651649191348 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1651649191348 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.187 " "Worst-case hold slack is -0.187" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1651649191356 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1651649191356 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.187        -0.432 BCD_Counter:BCD1\|Q_Out1\[0\]  " "   -0.187        -0.432 BCD_Counter:BCD1\|Q_Out1\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1651649191356 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.125        -0.541 Clock  " "   -0.125        -0.541 Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1651649191356 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.098         0.000 BCD_Counter_Min:BCD2\|Q_Out1\[0\]  " "    0.098         0.000 BCD_Counter_Min:BCD2\|Q_Out1\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1651649191356 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.206         0.000 Start  " "    0.206         0.000 Start " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1651649191356 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1651649191356 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1651649191362 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1651649191367 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1651649191635 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1651649191635 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000       -29.418 Clock  " "   -3.000       -29.418 Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1651649191635 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000        -4.115 Start  " "   -3.000        -4.115 Start " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1651649191635 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000        -4.000 BCD_Counter:BCD1\|Q_Out1\[0\]  " "   -1.000        -4.000 BCD_Counter:BCD1\|Q_Out1\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1651649191635 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000        -4.000 BCD_Counter_Min:BCD2\|Q_Out1\[0\]  " "   -1.000        -4.000 BCD_Counter_Min:BCD2\|Q_Out1\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1651649191635 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1651649191635 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1651649191899 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1651649191899 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 5 s Quartus II 64-Bit " "Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4582 " "Peak virtual memory: 4582 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1651649191986 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed May 04 19:26:31 2022 " "Processing ended: Wed May 04 19:26:31 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1651649191986 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1651649191986 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1651649191986 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1651649191986 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1651649193022 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus II 64-Bit " "Running Quartus II 64-Bit EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1651649193023 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed May 04 19:26:32 2022 " "Processing started: Wed May 04 19:26:32 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1651649193023 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1651649193023 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off Timer -c Timer " "Command: quartus_eda --read_settings_files=off --write_settings_files=off Timer -c Timer" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1651649193023 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Timer_6_1200mv_85c_slow.vho D:/Documents/GitHub/PILK/Lab3/simulation/modelsim/ simulation " "Generated file Timer_6_1200mv_85c_slow.vho in folder \"D:/Documents/GitHub/PILK/Lab3/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1651649193451 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Timer_6_1200mv_0c_slow.vho D:/Documents/GitHub/PILK/Lab3/simulation/modelsim/ simulation " "Generated file Timer_6_1200mv_0c_slow.vho in folder \"D:/Documents/GitHub/PILK/Lab3/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1651649193478 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Timer_min_1200mv_0c_fast.vho D:/Documents/GitHub/PILK/Lab3/simulation/modelsim/ simulation " "Generated file Timer_min_1200mv_0c_fast.vho in folder \"D:/Documents/GitHub/PILK/Lab3/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1651649193507 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Timer.vho D:/Documents/GitHub/PILK/Lab3/simulation/modelsim/ simulation " "Generated file Timer.vho in folder \"D:/Documents/GitHub/PILK/Lab3/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1651649193550 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Timer_6_1200mv_85c_vhd_slow.sdo D:/Documents/GitHub/PILK/Lab3/simulation/modelsim/ simulation " "Generated file Timer_6_1200mv_85c_vhd_slow.sdo in folder \"D:/Documents/GitHub/PILK/Lab3/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1651649193576 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Timer_6_1200mv_0c_vhd_slow.sdo D:/Documents/GitHub/PILK/Lab3/simulation/modelsim/ simulation " "Generated file Timer_6_1200mv_0c_vhd_slow.sdo in folder \"D:/Documents/GitHub/PILK/Lab3/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1651649193598 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Timer_min_1200mv_0c_vhd_fast.sdo D:/Documents/GitHub/PILK/Lab3/simulation/modelsim/ simulation " "Generated file Timer_min_1200mv_0c_vhd_fast.sdo in folder \"D:/Documents/GitHub/PILK/Lab3/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1651649193624 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Timer_vhd.sdo D:/Documents/GitHub/PILK/Lab3/simulation/modelsim/ simulation " "Generated file Timer_vhd.sdo in folder \"D:/Documents/GitHub/PILK/Lab3/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1651649193650 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit EDA Netlist Writer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4509 " "Peak virtual memory: 4509 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1651649193698 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed May 04 19:26:33 2022 " "Processing ended: Wed May 04 19:26:33 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1651649193698 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1651649193698 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1651649193698 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1651649193698 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 28 s " "Quartus II Full Compilation was successful. 0 errors, 28 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1651649194336 ""}
