// Seed: 1333761735
module module_0 (
    input tri id_0
);
  assign id_2 = 1;
  id_3(
      .id_0(id_2), .id_1(1'h0), .id_2(1'b0), .id_3()
  );
  assign id_2 = id_2;
  wire id_4;
  assign id_2 = id_0;
endmodule
macromodule module_1 (
    input uwire id_0
);
  uwire id_2;
  final id_2 = 1'd0;
  tri  id_3;
  wire id_4;
  assign id_2 = 1'b0;
  wire id_5;
  module_0(
      id_0
  );
  assign id_3 = 1'b0;
  wire id_6;
  assign id_3 = id_2;
endmodule
