Release 10.1.03 - xst K.39 (nt)
Copyright (c) 1995-2008 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to M:/MASTER/Test2/VHDL/xst/projnav.tmp


Total REAL time to Xst completion: 2.00 secs
Total CPU time to Xst completion: 1.58 secs
 
--> Parameter xsthdpdir set to M:/MASTER/Test2/VHDL/xst


Total REAL time to Xst completion: 2.00 secs
Total CPU time to Xst completion: 1.58 secs
 
--> Reading design: VHDL.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
     9.1) Device utilization summary
     9.2) Partition Resource Summary
     9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "VHDL.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "VHDL"
Output Format                      : NGC
Target Device                      : xc5vlx50t-3-ff1136

---- Source Options
Top Module Name                    : VHDL
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : lut
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : YES
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : YES
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Use DSP Block                      : auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : off
Reduce Control Sets                : off
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 32
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Library Search Order               : VHDL.lso
Keep Hierarchy                     : NO
Netlist Hierarchy                  : as_optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "//aristoteles/kimei/MASTER/Test2/VHDL/VHDL.vhd" in Library work.
Architecture behavioral of Entity vhdl is up to date.

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for entity <VHDL> in library <work> (architecture <behavioral>).


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <VHDL> in library <work> (Architecture <behavioral>).
Entity <VHDL> analyzed. Unit <VHDL> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <VHDL>.
    Related source file is "//aristoteles/kimei/MASTER/Test2/VHDL/VHDL.vhd".
WARNING:Xst:1306 - Output <lyd> is never assigned.
WARNING:Xst:646 - Signal <clk_1k> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Found 14-bit up counter for signal <clkdiv_count>.
    Found 14-bit updown counter for signal <dim_count_sw>.
    Found 1-bit register for signal <lys2_S>.
    Found 14-bit comparator greater for signal <lys2_S$cmp_gt0000> created at line 64.
    Found 1-bit register for signal <snu>.
    Summary:
	inferred   2 Counter(s).
	inferred   2 D-type flip-flop(s).
	inferred   1 Comparator(s).
Unit <VHDL> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# Counters                                             : 2
 14-bit up counter                                     : 1
 14-bit updown counter                                 : 1
# Registers                                            : 2
 1-bit register                                        : 2
# Comparators                                          : 1
 14-bit comparator greater                             : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Loading device for application Rf_Device from file '5vlx50t.nph' in environment C:\Xilinx\10.1\ISE.

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Counters                                             : 2
 14-bit up counter                                     : 1
 14-bit updown counter                                 : 1
# Registers                                            : 2
 Flip-Flops                                            : 2
# Comparators                                          : 1
 14-bit comparator greater                             : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <VHDL> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block VHDL, actual ratio is 0.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 30
 Flip-Flops                                            : 30

=========================================================================

=========================================================================
*                           Partition Report                             *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : VHDL.ngr
Top Level Output File Name         : VHDL
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : NO

Design Statistics
# IOs                              : 5

Cell Usage :
# BELS                             : 117
#      GND                         : 1
#      INV                         : 2
#      LUT1                        : 13
#      LUT2                        : 16
#      LUT4                        : 15
#      LUT5                        : 3
#      LUT6                        : 5
#      MUXCY                       : 33
#      VCC                         : 1
#      XORCY                       : 28
# FlipFlops/Latches                : 30
#      FD                          : 1
#      FDR                         : 14
#      FDRE                        : 14
#      FDRS                        : 1
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 3
#      IBUF                        : 1
#      OBUF                        : 2
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 5vlx50tff1136-3 


Slice Logic Utilization: 
 Number of Slice Registers:              30  out of  28800     0%  
 Number of Slice LUTs:                   54  out of  28800     0%  
    Number used as Logic:                54  out of  28800     0%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:     54
   Number with an unused Flip Flop:      24  out of     54    44%  
   Number with an unused LUT:             0  out of     54     0%  
   Number of fully used LUT-FF pairs:    30  out of     54    55%  
   Number of unique control sets:         4

IO Utilization: 
 Number of IOs:                           5
 Number of bonded IOBs:                   4  out of    480     0%  

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                1  out of     32     3%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clk_100m                           | BUFGP                  | 30    |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -3

   Minimum period: 2.498ns (Maximum Frequency: 400.320MHz)
   Minimum input arrival time before clock: 1.486ns
   Maximum output required time after clock: 2.775ns
   Maximum combinational path delay: 3.609ns

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk_100m'
  Clock period: 2.498ns (frequency: 400.320MHz)
  Total number of paths / destination ports: 715 / 45
-------------------------------------------------------------------------
Delay:               2.498ns (Levels of Logic = 2)
  Source:            dim_count_sw_4 (FF)
  Destination:       snu (FF)
  Source Clock:      clk_100m rising
  Destination Clock: clk_100m rising

  Data Path: dim_count_sw_4 to snu
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q             5   0.396   0.866  dim_count_sw_4 (dim_count_sw_4)
     LUT6:I0->O            1   0.086   0.361  snu_cmp_eq000050 (snu_cmp_eq000050)
     LUT5:I4->O            1   0.086   0.235  snu_cmp_eq000067 (snu_cmp_eq0000)
     FDRS:S                    0.468          snu
    ----------------------------------------
    Total                      2.498ns (1.036ns logic, 1.462ns route)
                                       (41.5% logic, 58.5% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk_100m'
  Total number of paths / destination ports: 30 / 30
-------------------------------------------------------------------------
Offset:              1.486ns (Levels of Logic = 1)
  Source:            knapp (PAD)
  Destination:       dim_count_sw_0 (FF)
  Destination Clock: clk_100m rising

  Data Path: knapp to dim_count_sw_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            31   0.694   0.324  knapp_IBUF (knapp_IBUF)
     FDRE:R                    0.468          dim_count_sw_0
    ----------------------------------------
    Total                      1.486ns (1.162ns logic, 0.324ns route)
                                       (78.2% logic, 21.8% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk_100m'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              2.775ns (Levels of Logic = 1)
  Source:            lys2_S (FF)
  Destination:       lys2 (PAD)
  Source Clock:      clk_100m rising

  Data Path: lys2_S to lys2
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               1   0.396   0.235  lys2_S (lys2_S)
     OBUF:I->O                 2.144          lys2_OBUF (lys2)
    ----------------------------------------
    Total                      2.775ns (2.540ns logic, 0.235ns route)
                                       (91.5% logic, 8.5% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               3.609ns (Levels of Logic = 3)
  Source:            knapp (PAD)
  Destination:       lys (PAD)

  Data Path: knapp to lys
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            31   0.694   0.324  knapp_IBUF (knapp_IBUF)
     INV:I->O              1   0.212   0.235  lys1_INV_0 (lys_OBUF)
     OBUF:I->O                 2.144          lys_OBUF (lys)
    ----------------------------------------
    Total                      3.609ns (3.050ns logic, 0.559ns route)
                                       (84.5% logic, 15.5% route)

=========================================================================


Total REAL time to Xst completion: 16.00 secs
Total CPU time to Xst completion: 16.19 secs
 
--> 

Total memory usage is 264540 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    2 (   0 filtered)
Number of infos    :    0 (   0 filtered)

