-- ****************************************************************************
--
--  Trace file: RiccatiRegler_Anlage.trc
--
--  RTI1202 7.7 (02-Nov-2016)
--  Wed Feb 17 16:16:51 2021
--
--  Copyright 2021, dSPACE GmbH. All rights reserved.
--
-- ****************************************************************************
--
--  Used options:
--    TRCGenerateVirtualBlocks      = 0
--    TRCGenerateLabels             = 0
--    TRCGenerateStates             = 0
--    TRCGenerateDerivatives        = 0
--    TRCGenerateParamValues        = 0
--    TRCGenerateApplicationKeyword = 0
--    TRCOnlyGlobals                = 0
--    TRCIsOmitVdOn                 = 0
--
--  Trace file format: 3

-- ******** Keywords **********************************************************
-- _application "RiccatiRegler_Anlage.map"

_genname     "RTI"
_genversion  "7.7"
_gendate     "02/17/2021 16:16:54"
_description ""
_author      "RTI1202 7.7 (02-Nov-2016)"
_model       "RiccatiRegler_Anlage"

-- Default data type formats
_floating_point_type(64,IEEE)
_integer_type(32)

-- No Data Capture blocks within model: use base sample time as sampling period
sampling_period[0]
{
  value:       0.001
  alias:       "HostService"
  increment:   0.001
  unit:        "s"
}



-- Type definitions for structures

typedef RiccatiRegler_Anlage_struct_fjV6IdSatgurDUg9jrdNzD_box_sequence_13 flt(64,IEEE)[5]

struct RiccatiRegler_Anlage_struct_fjV6IdSatgurDUg9jrdNzD
{
  array-incr: 288       
}
    L_0 
    {
      type:    flt(64,IEEE)
      offs:    0
    }
    init_x1 
    {
      type:    flt(64,IEEE)
      offs:    8
    }
    phi_0 
    {
      type:    flt(64,IEEE)
      offs:    16
    }
    T_K 
    {
      type:    flt(64,IEEE)
      offs:    24
    }
    T_G 
    {
      type:    flt(64,IEEE)
      offs:    32
    }
    K_K 
    {
      type:    flt(64,IEEE)
      offs:    40
    }
    K_G 
    {
      type:    flt(64,IEEE)
      offs:    48
    }
    r_K 
    {
      type:    flt(64,IEEE)
      offs:    56
    }
    r_G 
    {
      type:    flt(64,IEEE)
      offs:    64
    }
    ue_dreh 
    {
      type:    flt(64,IEEE)
      offs:    72
    }
    ue_K 
    {
      type:    flt(64,IEEE)
      offs:    80
    }
    ue_G 
    {
      type:    flt(64,IEEE)
      offs:    88
    }
    d 
    {
      type:    flt(64,IEEE)
      offs:    96
    }
    box_sequence 
    {
      type:    RiccatiRegler_Anlage_struct_fjV6IdSatgurDUg9jrdNzD_box_sequence_13
      offs:    104
    }
    g 
    {
      type:    flt(64,IEEE)
      offs:    144
    }
    baseline_to_left_switch 
    {
      type:    flt(64,IEEE)
      offs:    152
    }
    first_box_to_baseline 
    {
      type:    flt(64,IEEE)
      offs:    160
    }
    distance_between_boxes 
    {
      type:    flt(64,IEEE)
      offs:    168
    }
    goal_to_last_box 
    {
      type:    flt(64,IEEE)
      offs:    176
    }
    box_height 
    {
      type:    flt(64,IEEE)
      offs:    184
    }
    box_width 
    {
      type:    flt(64,IEEE)
      offs:    192
    }
    box_lid_width 
    {
      type:    flt(64,IEEE)
      offs:    200
    }
    add_height_to_midpoints 
    {
      type:    flt(64,IEEE)
      offs:    208
    }
    grab_box_delta 
    {
      type:    flt(64,IEEE)
      offs:    216
    }
    total_rail_length 
    {
      type:    flt(64,IEEE)
      offs:    224
    }
    init_x_pos 
    {
      type:    flt(64,IEEE)
      offs:    232
    }
    init_y_pos 
    {
      type:    flt(64,IEEE)
      offs:    240
    }
    min_gripper_to_ground 
    {
      type:    flt(64,IEEE)
      offs:    248
    }
    gripper_max_length 
    {
      type:    flt(64,IEEE)
      offs:    256
    }
    k_AWG_K 
    {
      type:    flt(64,IEEE)
      offs:    264
    }
    k_AWG_G 
    {
      type:    flt(64,IEEE)
      offs:    272
    }
    eta_K 
    {
      type:    flt(64,IEEE)
      offs:    280
    }
endstruct

struct RiccatiRegler_Anlage_struct_isB4Cw3Ovpp8VfzP6RUqbD
{
  array-incr: 4         
}
    OutputPortsWidth 
    {
      type:    int(32)
      offs:    0
    }
endstruct


-- Type definitions for arrays
typedef RiccatiRegler_Anlage_ArrayDT0_6 flt(64,IEEE)[6]
typedef RiccatiRegler_Anlage_ArrayDT0_3_1_Col col flt(64,IEEE)[3][1]
typedef RiccatiRegler_Anlage_ArrayDT0_3 flt(64,IEEE)[3]
typedef RiccatiRegler_Anlage_ArrayDT0_4 flt(64,IEEE)[4]
typedef RiccatiRegler_Anlage_ArrayDT0_3_3_Col col flt(64,IEEE)[3][3]
typedef RiccatiRegler_Anlage_ArrayDT0_1_3_Col col flt(64,IEEE)[1][3]
typedef RiccatiRegler_Anlage_ArrayDT0_6_2_Col col flt(64,IEEE)[6][2]
typedef RiccatiRegler_Anlage_ArrayDT0_6_6_Col col flt(64,IEEE)[6][6]
typedef RiccatiRegler_Anlage_ArrayDT0_2_6_Col col flt(64,IEEE)[2][6]
typedef RiccatiRegler_Anlage_ArrayDT0_2 flt(64,IEEE)[2]
typedef RiccatiRegler_Anlage_ArrayDT0_2_1_Col col flt(64,IEEE)[2][1]
typedef RiccatiRegler_Anlage_ArrayDT0_6_1_Col col flt(64,IEEE)[6][1]
typedef RiccatiRegler_Anlage_ArrayDT0_2_2_Col col flt(64,IEEE)[2][2]
typedef RiccatiRegler_Anlage_ArrayDT1_3_3_Col col flt(32,IEEE)[3][3]
typedef RiccatiRegler_Anlage_ArrayDT1_6_6_Col col flt(32,IEEE)[6][6]
typedef RiccatiRegler_Anlage_ArrayDT5_27 uint(16)[27]
typedef RiccatiRegler_Anlage_ArrayDT5_47 uint(16)[47]
typedef RiccatiRegler_Anlage_ArrayDT5_2 uint(16)[2]
typedef RiccatiRegler_Anlage_ArrayDT0_50 flt(64,IEEE)[50]


-- ******** Simulation control variables **************************************

finalTime
{
 type:  flt(64,IEEE)*
 alias: "finalTime"
 desc:  "Simulation stop time. When reached, simState switches to STOP."
 flags:  READONLY
 unit:  "s"
 addr:    0x4804c5e4
}

currentTime
{
 type:  flt(64,IEEE)*
 alias: "currentTime"
 desc:  "Current simulation time. Increments with execution of Timer Task 1."
 flags: READONLY
 unit:  "s"
 addr:    0x4804c5e0
}

modelStepSize
{
 type:  flt(64,IEEE)
 alias: "modelStepSize"
 desc:  "Fixed step size of the model, sample time of Timer Task 1."
 flags: READONLY
 unit:  "s"
 addr:    0x4804c5e8
}

simState
{
 type:  int(32)
 alias: "simState"
 desc:  "Simulation state: STOP=0 RUN=2"
 unit:  "-"
 addr:    0x48048e08
}

p_msg_last_error_no
{
 type:  uint(32)*
 alias: "errorNumber"
 desc:  "Error number of last error message (zero if no error)."
 unit:  "-"
 flags: READONLY
 addr:    0x48046bdc
}

p_dsts_sum_of_reset_time
{
 type:  flt(64,IEEE)*
 alias: "sumOfResetTime"
 desc:  "Internal variable for summing up reset time."
 unit:  "s"
 flags: READONLY|HIDDEN
 addr:    0x48046bd8
}


-- ******** Task Information variables ****************************************
group "Task Info"
{
 flags: COLLAPSED
}
  group "Timer Task 1"
  {
   flags: COLLAPSED
  }

  pRti_TIMERA_STime
  {
   type:  flt(64,IEEE)*
   alias: "sampleTime"
   flags: READONLY
 addr:    0x4804c614
}
  pRti_TIMERA_TTime
  {
   type:  flt(64,IEEE)*
   alias: "turnaroundTime"
   flags: READONLY
 addr:    0x4804c618
}
  pRti_TIMERA_TState
  {
   type:  int(32)*
   alias: "state"
   flags: READONLY
		 addr:    0x4804c61c
		}
  pRti_TIMERA_OType
  {
   type:  int(32)*
   alias: "overrunCheckType"
   flags: READONLY
 addr:    0x4804c620
}
  pRti_TIMERA_OMax
  {
   type:  int(32)*
   alias: "overrunQueueMax"
   flags: READONLY
 addr:    0x4804c624
}
  pRti_TIMERA_ORpt
  {
   type:  int(32)*
   alias: "overrunQueueCount"
   flags: READONLY
 addr:    0x4804c628
}
  pRti_TIMERA_OCnt
  {
   type:  int(32)*
   alias: "overrunCount"
   flags: READONLY
 addr:    0x4804c62c
}
  pRti_TIMERA_TCnt
  {
   type:  flt(64,IEEE)*
   alias: "taskCallCount"
   flags: READONLY
 addr:    0x4804c630
}
  pRti_TIMERA_Prio
  {
   type:  int(32)*
   alias: "priority"
   flags: READONLY
 addr:    0x4804c634
}
  endgroup


endgroup


-- ******** Model variables ***************************************************

group "Model Root"
	group "Clock" -- block-group
	{
	 block: "Clock"
	}
		p_0_RiccatiRegler_Anlage_real_T_0[2]
		{
		 type:    flt(64,IEEE)*
		 alias:   "Out1"
		 flags:   OUTPUT|READONLY
 addr:    0x4804c540
}


	endgroup -- block-group "Clock"

	group "Constant" -- block-group
	{
	 block: "Constant"
	}
		-- Skipping output Out1
		p_1_RiccatiRegler_Anlage_real_T_1[17]
		{
		 type:    flt(64,IEEE)*
		 alias:   "Value"
		 flags:   PARAM
		 addr:    0x4804c568
		}


	endgroup -- block-group "Constant"

	group "Gain" -- block-group
	{
	 block: "Gain"
	}
		p_0_RiccatiRegler_Anlage_real_T_0[43]
		{
		 type:    flt(64,IEEE)*
		 alias:   "Out1"
		 flags:   OUTPUT|READONLY
 addr:    0x4804c540
}
		p_1_RiccatiRegler_Anlage_real_T_1[18]
		{
		 type:    flt(64,IEEE)*
		 alias:   "Gain"
		 flags:   PARAM
 addr:    0x4804c568
}


	endgroup -- block-group "Gain"

	group "Gain1" -- block-group
	{
	 block: "Gain"
	}
		p_0_RiccatiRegler_Anlage_real_T_0[55]
		{
		 type:    flt(64,IEEE)*
		 alias:   "Out1"
		 flags:   OUTPUT|READONLY
 addr:    0x4804c540
}
		p_1_RiccatiRegler_Anlage_real_T_1[26]
		{
		 type:    flt(64,IEEE)*
		 alias:   "Gain"
		 flags:   PARAM
 addr:    0x4804c568
}


	endgroup -- block-group "Gain1"

	group "K" -- block-group
	{
	 block: "Gain"
	}
		p_0_RiccatiRegler_Anlage_real_T_0[63]
		{
		 type:    flt(64,IEEE)*
		 alias:   "Out1"
		 flags:   OUTPUT|READONLY
 addr:    0x4804c540
}
		trcref0_K
		{
		 refgroup: "/Tunable Parameters"
		 refvar:   "K"
		 alias:    "K"
}
		trcref0_Gain
		{
		 refgroup: "/Tunable Parameters"
		 refvar:   "K"
		 alias:    "Gain"
		 flags:    DEPRECATED|HIDDEN
}


	endgroup -- block-group "K"

	group "Störgrößenaufschaltung" -- block-group
	{
	 block: "Gain"
	}
		p_0_RiccatiRegler_Anlage_real_T_0[57]
		{
		 type:    flt(64,IEEE)*
		 alias:   "Out1"
		 flags:   OUTPUT|READONLY
 addr:    0x4804c540
}
		p_1_RiccatiRegler_Anlage_real_T_1[27]
		{
		 type:    flt(64,IEEE)*
		 alias:   "Gain"
		 flags:   PARAM
		 addr:    0x4804c568
		}


	endgroup -- block-group "Störgrößenaufschaltung"

	group "Störgrößenaufschaltung1" -- block-group
	{
	 block: "Gain"
	}
		p_0_RiccatiRegler_Anlage_real_T_0[50]
		{
		 type:    flt(64,IEEE)*
		 alias:   "Out1"
		 flags:   OUTPUT|READONLY
		 addr:    0x4804c540
		}
		p_1_RiccatiRegler_Anlage_real_T_1[20]
		{
		 type:    flt(64,IEEE)*
		 alias:   "Gain"
		 flags:   PARAM
 addr:    0x4804c568
}


	endgroup -- block-group "Störgrößenaufschaltung1"

	group "drehzahl_spannung1" -- block-group
	{
	 block: "Gain"
	}
		p_0_RiccatiRegler_Anlage_real_T_0[54]
		{
		 type:    flt(64,IEEE)*
		 alias:   "Out1"
		 flags:   OUTPUT|READONLY
		 addr:    0x4804c540
		}
		p_1_RiccatiRegler_Anlage_real_T_1[25]
		{
		 type:    flt(64,IEEE)*
		 alias:   "Gain"
		 flags:   PARAM
 addr:    0x4804c568
}


	endgroup -- block-group "drehzahl_spannung1"

	group "spannung_strecke" -- block-group
	{
	 block: "Gain"
	}
		p_0_RiccatiRegler_Anlage_real_T_0[3]
		{
		 type:    flt(64,IEEE)*
		 alias:   "Out1"
		 flags:   OUTPUT|READONLY
 addr:    0x4804c540
}
		trcref0_param
		{
		 refgroup: "/Tunable Parameters"
		 refvar:   "param"
		 refelem:  ".k_AWG_K"
		 alias:    "param.k_AWG_K"
		}
		-- Skipping parameter "Gain"


	endgroup -- block-group "spannung_strecke"

	group "spannung_strecke1" -- block-group
	{
	 block: "Gain"
	}
		p_0_RiccatiRegler_Anlage_real_T_0[4]
		{
		 type:    flt(64,IEEE)*
		 alias:   "Out1"
		 flags:   OUTPUT|READONLY
 addr:    0x4804c540
}
		trcref0_param
		{
		 refgroup: "/Tunable Parameters"
		 refvar:   "param"
		 refelem:  ".k_AWG_K"
		 alias:    "param.k_AWG_K"
}
		trcref0_Gain
		{
		 refgroup: "/Tunable Parameters"
		 refvar:   "param"
		 refelem:  ".k_AWG_K"
		 alias:    "Gain"
		 flags:    DEPRECATED|HIDDEN
}


	endgroup -- block-group "spannung_strecke1"

	group "spannung_strecke2" -- block-group
	{
	 block: "Gain"
	}
		p_0_RiccatiRegler_Anlage_real_T_0[23]
		{
		 type:    flt(64,IEEE)*
		 alias:   "Out1"
		 flags:   OUTPUT|READONLY
 addr:    0x4804c540
}
		trcref0_param
		{
		 refgroup: "/Tunable Parameters"
		 refvar:   "param"
		 refelem:  ".k_AWG_K"
		 alias:    "param.k_AWG_K"
		}
		trcref0_Gain
		{
		 refgroup: "/Tunable Parameters"
		 refvar:   "param"
		 refelem:  ".k_AWG_K"
		 alias:    "Gain"
		 flags:    DEPRECATED|HIDDEN
}


	endgroup -- block-group "spannung_strecke2"

	group "spannung_strecke3" -- block-group
	{
	 block: "Gain"
	}
		p_0_RiccatiRegler_Anlage_real_T_0[26]
		{
		 type:    flt(64,IEEE)*
		 alias:   "Out1"
		 flags:   OUTPUT|READONLY
		 addr:    0x4804c540
		}
		trcref0_param
		{
		 refgroup: "/Tunable Parameters"
		 refvar:   "param"
		 refelem:  ".k_AWG_G"
		 alias:    "param.k_AWG_G"
}
		trcref0_Gain
		{
		 refgroup: "/Tunable Parameters"
		 refvar:   "param"
		 refelem:  ".k_AWG_G"
		 alias:    "Gain"
		 flags:    DEPRECATED|HIDDEN
		}


	endgroup -- block-group "spannung_strecke3"

	group "spannung_strecke4" -- block-group
	{
	 block: "Gain"
	}
		p_0_RiccatiRegler_Anlage_real_T_0[39]
		{
		 type:    flt(64,IEEE)*
		 alias:   "Out1"
		 flags:   OUTPUT|READONLY
		 addr:    0x4804c540
		}
		trcref0_param
		{
		 refgroup: "/Tunable Parameters"
		 refvar:   "param"
		 refelem:  ".k_AWG_G"
		 alias:    "param.k_AWG_G"
}
		trcref0_Gain
		{
		 refgroup: "/Tunable Parameters"
		 refvar:   "param"
		 refelem:  ".k_AWG_G"
		 alias:    "Gain"
		 flags:    DEPRECATED|HIDDEN
}


	endgroup -- block-group "spannung_strecke4"

	group "spannung_strecke5" -- block-group
	{
	 block: "Gain"
	}
		p_0_RiccatiRegler_Anlage_real_T_0[47]
		{
		 type:    flt(64,IEEE)*
		 alias:   "Out1"
		 flags:   OUTPUT|READONLY
		 addr:    0x4804c540
		}
		trcref0_param
		{
		 refgroup: "/Tunable Parameters"
		 refvar:   "param"
		 refelem:  ".k_AWG_G"
		 alias:    "param.k_AWG_G"
}
		-- Skipping parameter "Gain"


	endgroup -- block-group "spannung_strecke5"

	group "spannung_strecke6" -- block-group
	{
	 block: "Gain"
	}
		p_0_RiccatiRegler_Anlage_real_T_0[58]
		{
		 type:    flt(64,IEEE)*
		 alias:   "Out1"
		 flags:   OUTPUT|READONLY
 addr:    0x4804c540
}
		trcref0_param
		{
		 refgroup: "/Tunable Parameters"
		 refvar:   "param"
		 refelem:  ".k_AWG_K"
		 alias:    "param.k_AWG_K"
}
		-- Skipping parameter "Gain"


	endgroup -- block-group "spannung_strecke6"

	group "spannung_strecke7" -- block-group
	{
	 block: "Gain"
	}
		p_0_RiccatiRegler_Anlage_real_T_0[25]
		{
		 type:    flt(64,IEEE)*
		 alias:   "Out1"
		 flags:   OUTPUT|READONLY
		 addr:    0x4804c540
		}
		trcref0_param
		{
		 refgroup: "/Tunable Parameters"
		 refvar:   "param"
		 refelem:  ".k_AWG_G"
		 alias:    "param.k_AWG_G"
}
		-- Skipping parameter "Gain"


	endgroup -- block-group "spannung_strecke7"

	group "umrechnung_drehzahl_spannung" -- block-group
	{
	 block: "Gain"
	}
		p_0_RiccatiRegler_Anlage_real_T_0[68]
		{
		 type:    flt(64,IEEE)*
		 alias:   "Out1"
		 flags:   OUTPUT|READONLY
 addr:    0x4804c540
}
		p_1_RiccatiRegler_Anlage_real_T_1[35]
		{
		 type:    flt(64,IEEE)*
		 alias:   "Gain"
		 flags:   PARAM
 addr:    0x4804c568
}


	endgroup -- block-group "umrechnung_drehzahl_spannung"

	group "Rate Limiter" -- block-group
	{
	 block: "RateLimiter"
	}
		p_0_RiccatiRegler_Anlage_real_T_0[52]
		{
		 type:    flt(64,IEEE)*
		 alias:   "Out1"
		 flags:   OUTPUT|READONLY
		 addr:    0x4804c540
		}
		p_1_RiccatiRegler_Anlage_real_T_1[21]
		{
		 type:    flt(64,IEEE)*
		 alias:   "RisingSlewLimit"
		 flags:   PARAM
 addr:    0x4804c568
}
		p_1_RiccatiRegler_Anlage_real_T_1[22]
		{
		 type:    flt(64,IEEE)*
		 alias:   "FallingSlewLimit"
		 flags:   PARAM
 addr:    0x4804c568
}


	endgroup -- block-group "Rate Limiter"

	group "Saturation" -- block-group
	{
	 block: "Saturate"
	}
		p_0_RiccatiRegler_Anlage_real_T_0[67]
		{
		 type:    flt(64,IEEE)*
		 alias:   "Out1"
		 flags:   OUTPUT|READONLY
 addr:    0x4804c540
}
		p_1_RiccatiRegler_Anlage_real_T_1[33]
		{
		 type:    flt(64,IEEE)*
		 alias:   "UpperLimit"
		 flags:   PARAM
 addr:    0x4804c568
}
		p_1_RiccatiRegler_Anlage_real_T_1[34]
		{
		 type:    flt(64,IEEE)*
		 alias:   "LowerLimit"
		 flags:   PARAM
 addr:    0x4804c568
}


	endgroup -- block-group "Saturation"

	group "Saturation1" -- block-group
	{
	 block: "Saturate"
	}
		p_0_RiccatiRegler_Anlage_real_T_0[53]
		{
		 type:    flt(64,IEEE)*
		 alias:   "Out1"
		 flags:   OUTPUT|READONLY
 addr:    0x4804c540
}
		p_1_RiccatiRegler_Anlage_real_T_1[23]
		{
		 type:    flt(64,IEEE)*
		 alias:   "UpperLimit"
		 flags:   PARAM
		 addr:    0x4804c568
		}
		p_1_RiccatiRegler_Anlage_real_T_1[24]
		{
		 type:    flt(64,IEEE)*
		 alias:   "LowerLimit"
		 flags:   PARAM
 addr:    0x4804c568
}


	endgroup -- block-group "Saturation1"

	group "Sum" -- block-group
	{
	 block: "Sum"
	}
		p_0_RiccatiRegler_Anlage_real_T_0[59]
		{
		 type:    RiccatiRegler_Anlage_ArrayDT0_4*
		 alias:   "Out1"
		 flags:   OUTPUT|READONLY
		 addr:    0x4804c540
		}


	endgroup -- block-group "Sum"

	group "Sum1" -- block-group
	{
	 block: "Sum"
	}
		p_0_RiccatiRegler_Anlage_real_T_0[64]
		{
		 type:    flt(64,IEEE)*
		 alias:   "Out1"
		 flags:   OUTPUT|READONLY
 addr:    0x4804c540
}


	endgroup -- block-group "Sum1"

	group "Sum2" -- block-group
	{
	 block: "Sum"
	}
		p_0_RiccatiRegler_Anlage_real_T_0[42]
		{
		 type:    flt(64,IEEE)*
		 alias:   "Out1"
		 flags:   OUTPUT|READONLY
		 addr:    0x4804c540
		}


	endgroup -- block-group "Sum2"

	group "Sum3" -- block-group
	{
	 block: "Sum"
	}
		p_0_RiccatiRegler_Anlage_real_T_0[51]
		{
		 type:    flt(64,IEEE)*
		 alias:   "Out1"
		 flags:   OUTPUT|READONLY
 addr:    0x4804c540
}


	endgroup -- block-group "Sum3"

	group "Sum4" -- block-group
	{
	 block: "Sum"
	}
		p_0_RiccatiRegler_Anlage_real_T_0[48]
		{
		 type:    flt(64,IEEE)*
		 alias:   "Out1"
		 flags:   OUTPUT|READONLY
 addr:    0x4804c540
}


	endgroup -- block-group "Sum4"

	group "ADC_xUout" -- block-group
	{
	 block: "Scope"
	}
		p_0_RiccatiRegler_Anlage_real_T_0[0]
		{
		 type:    flt(64,IEEE)*
		 alias:   "In1"
		 flags:   READONLY
		 addr:    0x4804c540
		}



	endgroup -- block-group "ADC_xUout"

	group "Offset Abgleich" -- block-group
	{
	 block: "MATLABSystem"
	}
		p_0_RiccatiRegler_Anlage_real_T_0[434]
		{
		 type:    flt(64,IEEE)*
		 alias:   "Out1"
		 flags:   OUTPUT|READONLY
		 addr:    0x4804c540
		}


	endgroup -- block-group "Offset Abgleich"

	group "Störgröße_hub" -- block-group
	{
	 block: "Scope"
	}
		p_0_RiccatiRegler_Anlage_real_T_0[38]
		{
		 type:    flt(64,IEEE)*
		 alias:   "In1"
		 flags:   READONLY
 addr:    0x4804c540
}



	endgroup -- block-group "Störgröße_hub"

	group "Störgröße_weg" -- block-group
	{
	 block: "Scope"
	}
		p_0_RiccatiRegler_Anlage_real_T_0[21]
		{
		 type:    flt(64,IEEE)*
		 alias:   "In1"
		 flags:   READONLY
 addr:    0x4804c540
}



	endgroup -- block-group "Störgröße_weg"

	group "Taster_Schiene" -- block-group
	{
	 block: "Scope"
	}
		p_0_RiccatiRegler_Anlage_real_T_0[1]
		{
		 type:    flt(64,IEEE)*
		 alias:   "In1"
		 flags:   READONLY
		 addr:    0x4804c540
		}



	endgroup -- block-group "Taster_Schiene"

	group "Weg_Data_Valid" -- block-group
	{
	 block: "Scope"
	}
		p_0_RiccatiRegler_Anlage_boolean_T_2[2]
		{
		 type:    uint(8)*
		 alias:   "In1"
		 range:   < 0 ; 1 >
		 bitmask: 0x01
		 flags:   READONLY
		 addr:    0x4804c548
		}



	endgroup -- block-group "Weg_Data_Valid"

	group "Weg_Position" -- block-group
	{
	 block: "Scope"
	}
		p_0_RiccatiRegler_Anlage_real_T_0[417]
		{
		 type:    flt(64,IEEE)*
		 alias:   "In1"
		 flags:   READONLY
 addr:    0x4804c540
}



	endgroup -- block-group "Weg_Position"

	group "Winkel_Position" -- block-group
	{
	 block: "Scope"
	}
		p_0_RiccatiRegler_Anlage_real_T_0[42]
		{
		 type:    flt(64,IEEE)*
		 alias:   "In1"
		 flags:   READONLY
 addr:    0x4804c540
}



	endgroup -- block-group "Winkel_Position"

	group "n_hub" -- block-group
	{
	 block: "Scope"
	}
		p_0_RiccatiRegler_Anlage_real_T_0[51]
		{
		 type:    flt(64,IEEE)*
		 alias:   "In1"
		 flags:   READONLY
 addr:    0x4804c540
}



	endgroup -- block-group "n_hub"

	group "n_hub_RL" -- block-group
	{
	 block: "Scope"
	}
		p_0_RiccatiRegler_Anlage_real_T_3[0]
		{
		 type:    flt(64,IEEE)*
		 alias:   "In1"
		 flags:   READONLY
		 addr:    0x4804c54c
		}



	endgroup -- block-group "n_hub_RL"

	group "n_weg" -- block-group
	{
	 block: "Scope"
	}
		p_0_RiccatiRegler_Anlage_real_T_5[0]
		{
		 type:    flt(64,IEEE)*
		 alias:   "In1"
		 flags:   READONLY
		 addr:    0x4804c554
		}



	endgroup -- block-group "n_weg"

	group "n_weg_RL" -- block-group
	{
	 block: "Scope"
	}
		p_0_RiccatiRegler_Anlage_real_T_6[0]
		{
		 type:    flt(64,IEEE)*
		 alias:   "In1"
		 flags:   READONLY
		 addr:    0x4804c558
		}



	endgroup -- block-group "n_weg_RL"

	group "x5k" -- block-group
	{
	 block: "Scope"
	}
		p_0_RiccatiRegler_Anlage_real_T_0[36]
		{
		 type:    flt(64,IEEE)*
		 alias:   "In1"
		 flags:   READONLY
 addr:    0x4804c540
}



	endgroup -- block-group "x5k"

	group "x6k" -- block-group
	{
	 block: "Scope"
	}
		p_0_RiccatiRegler_Anlage_real_T_0[37]
		{
		 type:    flt(64,IEEE)*
		 alias:   "In1"
		 flags:   READONLY
 addr:    0x4804c540
}



	endgroup -- block-group "x6k"

	group "x_hub" -- block-group
	{
	 block: "Scope"
	}
		p_0_RiccatiRegler_Anlage_real_T_0[25]
		{
		 type:    flt(64,IEEE)*
		 alias:   "In1"
		 flags:   READONLY
		 addr:    0x4804c540
		}



	endgroup -- block-group "x_hub"

	group "x_hub_soll" -- block-group
	{
	 block: "Scope"
	}
		p_0_RiccatiRegler_Anlage_real_T_0[47]
		{
		 type:    flt(64,IEEE)*
		 alias:   "In1"
		 flags:   READONLY
		 addr:    0x4804c540
		}



	endgroup -- block-group "x_hub_soll"

	group "x_soll\n" -- block-group
	{
	 block: "Scope"
	}
		p_0_RiccatiRegler_Anlage_real_T_0[58]
		{
		 type:    flt(64,IEEE)*
		 alias:   "In1"
		 flags:   READONLY
		 addr:    0x4804c540
		}



	endgroup -- block-group "x_soll\n"

	group "x_weg" -- block-group
	{
	 block: "Scope"
	}
		p_0_RiccatiRegler_Anlage_real_T_0[3]
		{
		 type:    flt(64,IEEE)*
		 alias:   "In1"
		 flags:   READONLY
 addr:    0x4804c540
}



	endgroup -- block-group "x_weg"

  
  
	group "Anti Schlupf" -- subsystem-group

		p_0_RiccatiRegler_Anlage_real_T_0[66]
		{
		 type:    flt(64,IEEE)*
		 alias:   "Out1"
		 flags:   OUTPUT|READONLY
 addr:    0x4804c540
}


		group "Clock" -- block-group
		{
		 block: "Clock"
		}
			p_0_RiccatiRegler_Anlage_real_T_0[56]
			{
			 type:    flt(64,IEEE)*
			 alias:   "Out1"
			 flags:   OUTPUT|READONLY
 addr:    0x4804c540
}


		endgroup -- block-group "Clock"

		group "If" -- block-group
		{
		 block: "If"
		}
			-- Skipping output Out1
			-- Skipping output Out2


		endgroup -- block-group "If"

		group "Rate Limiter" -- block-group
		{
		 block: "RateLimiter"
		}
			p_0_RiccatiRegler_Anlage_real_T_0[66]
			{
			 type:    flt(64,IEEE)*
			 alias:   "Out1"
			 flags:   OUTPUT|READONLY
 addr:    0x4804c540
}
			p_1_RiccatiRegler_Anlage_real_T_1[31]
			{
			 type:    flt(64,IEEE)*
			 alias:   "RisingSlewLimit"
			 flags:   PARAM
		 addr:    0x4804c568
		}
			p_1_RiccatiRegler_Anlage_real_T_1[32]
			{
			 type:    flt(64,IEEE)*
			 alias:   "FallingSlewLimit"
			 flags:   PARAM
 addr:    0x4804c568
}


		endgroup -- block-group "Rate Limiter"

		group "Sum8" -- block-group
		{
		 block: "Sum"
		}
			p_0_RiccatiRegler_Anlage_real_T_0[65]
			{
			 type:    flt(64,IEEE)*
			 alias:   "Out1"
			 flags:   OUTPUT|READONLY
 addr:    0x4804c540
}


		endgroup -- block-group "Sum8"

  
  
		group "If Action\nSubsystem" -- subsystem-group

			p_0_RiccatiRegler_Anlage_real_T_8[0]
			{
			 type:    flt(64,IEEE)*
			 alias:   "Out1"
			 flags:   OUTPUT|READONLY
		 addr:    0x4804c560
		}


			group "Gain" -- block-group
			{
			 block: "Gain"
			}
				p_0_RiccatiRegler_Anlage_real_T_8[0]
				{
				 type:    flt(64,IEEE)*
				 alias:   "Out1"
				 flags:   OUTPUT|READONLY
 addr:    0x4804c560
}
				p_1_RiccatiRegler_Anlage_real_T_12[1]
				{
				 type:    flt(64,IEEE)*
				 alias:   "Gain"
				 flags:   PARAM
 addr:    0x4804c594
}


			endgroup -- block-group "Gain"



		endgroup -- subsystem-group "If Action\nSubsystem"
  
  
		group "If Action\nSubsystem1" -- subsystem-group

			p_0_RiccatiRegler_Anlage_real_T_7[0]
			{
			 type:    flt(64,IEEE)*
			 alias:   "Out1"
			 flags:   OUTPUT|READONLY
		 addr:    0x4804c55c
		}


			group "Gain" -- block-group
			{
			 block: "Gain"
			}
				p_0_RiccatiRegler_Anlage_real_T_7[0]
				{
				 type:    flt(64,IEEE)*
				 alias:   "Out1"
				 flags:   OUTPUT|READONLY
 addr:    0x4804c55c
}
				p_1_RiccatiRegler_Anlage_real_T_11[1]
				{
				 type:    flt(64,IEEE)*
				 alias:   "Gain"
				 flags:   PARAM
		 addr:    0x4804c590
		}


			endgroup -- block-group "Gain"



		endgroup -- subsystem-group "If Action\nSubsystem1"


	endgroup -- subsystem-group "Anti Schlupf"
  
  
	group "D2R" -- subsystem-group

		p_0_RiccatiRegler_Anlage_real_T_0[44]
		{
		 type:    flt(64,IEEE)*
		 alias:   "Radians\nout"
		 flags:   OUTPUT|READONLY
 addr:    0x4804c540
}


		group "Gain1" -- block-group
		{
		 block: "Gain"
		}
			p_0_RiccatiRegler_Anlage_real_T_0[44]
			{
			 type:    flt(64,IEEE)*
			 alias:   "Out1"
			 flags:   OUTPUT|READONLY
		 addr:    0x4804c540
		}
			p_1_RiccatiRegler_Anlage_real_T_1[19]
			{
			 type:    flt(64,IEEE)*
			 alias:   "Gain"
			 flags:   PARAM
		 addr:    0x4804c568
		}


		endgroup -- block-group "Gain1"



	endgroup -- subsystem-group "D2R"
  
  
	group "DAC_Hub_Ansteuerung" -- subsystem-group


	endgroup -- subsystem-group "DAC_Hub_Ansteuerung"
  
  
	group "DAC_Magnet" -- subsystem-group


	endgroup -- subsystem-group "DAC_Magnet"
  
  
	group "DAC_Weg_Ansteuerung" -- subsystem-group


	endgroup -- subsystem-group "DAC_Weg_Ansteuerung"
  
  
	group "KF Hub" -- subsystem-group

		p_0_RiccatiRegler_Anlage_real_T_0[36]
		{
		 type:    RiccatiRegler_Anlage_ArrayDT0_3*
		 alias:   "xhat"
		 flags:   OUTPUT|READONLY
		 addr:    0x4804c540
		}


		group "A" -- block-group
		{
		 block: "Constant"
		}
			-- Skipping output Out1
			p_1_RiccatiRegler_Anlage_real_T_1[36]
			{
			 type:    RiccatiRegler_Anlage_ArrayDT0_3_3_Col*
			 alias:   "Value"
			 flags:   PARAM
 addr:    0x4804c568
}


		endgroup -- block-group "A"

		group "B" -- block-group
		{
		 block: "Constant"
		}
			-- Skipping output Out1
			p_1_RiccatiRegler_Anlage_real_T_1[45]
			{
			 type:    RiccatiRegler_Anlage_ArrayDT0_3*
			 alias:   "Value"
			 flags:   PARAM
		 addr:    0x4804c568
		}


		endgroup -- block-group "B"

		group "C" -- block-group
		{
		 block: "Constant"
		}
			-- Skipping output Out1
			p_1_RiccatiRegler_Anlage_real_T_1[48]
			{
			 type:    RiccatiRegler_Anlage_ArrayDT0_3*
			 alias:   "Value"
			 flags:   PARAM
 addr:    0x4804c568
}


		endgroup -- block-group "C"

		group "D" -- block-group
		{
		 block: "Constant"
		}
			-- Skipping output Out1
			p_1_RiccatiRegler_Anlage_real_T_1[67]
			{
			 type:    flt(64,IEEE)*
			 alias:   "Value"
			 flags:   PARAM
			 addr:    0x4804c568
			}


		endgroup -- block-group "D"

		group "Enable" -- block-group
		{
		 block: "Constant"
		}
			-- Skipping output Out1
			p_1_RiccatiRegler_Anlage_boolean_T_6[1]
			{
			 type:    uint(8)*
			 alias:   "Value"
			 range:   < 0 ; 1 >
			 bitmask: 0x01
			 flags:   PARAM
 addr:    0x4804c57c
}


		endgroup -- block-group "Enable"

		group "G" -- block-group
		{
		 block: "Constant"
		}
			-- Skipping output Out1
			p_1_RiccatiRegler_Anlage_real_T_1[68]
			{
			 type:    RiccatiRegler_Anlage_ArrayDT0_3*
			 alias:   "Value"
			 flags:   PARAM
		 addr:    0x4804c568
		}


		endgroup -- block-group "G"

		group "H" -- block-group
		{
		 block: "Constant"
		}
			-- Skipping output Out1
			p_1_RiccatiRegler_Anlage_real_T_1[71]
			{
			 type:    flt(64,IEEE)*
			 alias:   "Value"
			 flags:   PARAM
 addr:    0x4804c568
}


		endgroup -- block-group "H"

		group "N" -- block-group
		{
		 block: "Constant"
		}
			-- Skipping output Out1
			p_1_RiccatiRegler_Anlage_real_T_1[72]
			{
			 type:    flt(64,IEEE)*
			 alias:   "Value"
			 flags:   PARAM
 addr:    0x4804c568
}


		endgroup -- block-group "N"

		group "P0" -- block-group
		{
		 block: "Constant"
		}
			-- Skipping output Out1
			p_1_RiccatiRegler_Anlage_real_T_1[73]
			{
			 type:    RiccatiRegler_Anlage_ArrayDT0_3_3_Col*
			 alias:   "Value"
			 flags:   PARAM
 addr:    0x4804c568
}


		endgroup -- block-group "P0"

		group "Q" -- block-group
		{
		 block: "Constant"
		}
			-- Skipping output Out1
			p_1_RiccatiRegler_Anlage_real_T_1[82]
			{
			 type:    flt(64,IEEE)*
			 alias:   "Value"
			 flags:   PARAM
			 addr:    0x4804c568
			}


		endgroup -- block-group "Q"

		group "R" -- block-group
		{
		 block: "Constant"
		}
			-- Skipping output Out1
			p_1_RiccatiRegler_Anlage_real_T_1[83]
			{
			 type:    flt(64,IEEE)*
			 alias:   "Value"
			 flags:   PARAM
 addr:    0x4804c568
}


		endgroup -- block-group "R"

		group "Reset" -- block-group
		{
		 block: "Constant"
		}
			-- Skipping output Out1
			p_1_RiccatiRegler_Anlage_boolean_T_6[2]
			{
			 type:    uint(8)*
			 alias:   "Value"
			 range:   < 0 ; 1 >
			 bitmask: 0x01
			 flags:   PARAM
 addr:    0x4804c57c
}


		endgroup -- block-group "Reset"

		group "X0" -- block-group
		{
		 block: "Constant"
		}
			-- Skipping output Out1
			p_1_RiccatiRegler_Anlage_real_T_1[14]
			{
			 type:    RiccatiRegler_Anlage_ArrayDT0_3*
			 alias:   "Value"
			 flags:   PARAM
 addr:    0x4804c568
}


		endgroup -- block-group "X0"

		group "DataTypeConversionEnable" -- block-group
		{
		 block: "DataTypeConversion"
		}
			p_0_RiccatiRegler_Anlage_boolean_T_2[0]
			{
			 type:    uint(8)*
			 alias:   "Out1"
			 range:   < 0 ; 1 >
			 bitmask: 0x01
			 flags:   OUTPUT|READONLY
 addr:    0x4804c548
}


		endgroup -- block-group "DataTypeConversionEnable"

		group "MemoryX" -- block-group
		{
		 block: "Integrator"
		}
			p_0_RiccatiRegler_Anlage_real_T_0[33]
			{
			 type:    RiccatiRegler_Anlage_ArrayDT0_3*
			 alias:   "Out1"
			 flags:   OUTPUT|READONLY
 addr:    0x4804c540
}


		endgroup -- block-group "MemoryX"

		group "ReshapeX0" -- block-group
		{
		 block: "Reshape"
		}
			p_0_RiccatiRegler_Anlage_real_T_0[30]
			{
			 type:    RiccatiRegler_Anlage_ArrayDT0_3*
			 alias:   "Out1"
			 flags:   OUTPUT|READONLY
		 addr:    0x4804c540
		}


		endgroup -- block-group "ReshapeX0"

		group "Reshapeu" -- block-group
		{
		 block: "Reshape"
		}
			p_0_RiccatiRegler_Anlage_real_T_0[90]
			{
			 type:    flt(64,IEEE)*
			 alias:   "Out1"
			 flags:   OUTPUT|READONLY
 addr:    0x4804c540
}


		endgroup -- block-group "Reshapeu"

		group "Reshapexhat" -- block-group
		{
		 block: "Reshape"
		}
			p_0_RiccatiRegler_Anlage_real_T_0[36]
			{
			 type:    RiccatiRegler_Anlage_ArrayDT0_3*
			 alias:   "Out1"
			 flags:   OUTPUT|READONLY
 addr:    0x4804c540
}


		endgroup -- block-group "Reshapexhat"

		group "Reshapey" -- block-group
		{
		 block: "Reshape"
		}
			p_0_RiccatiRegler_Anlage_real_T_0[140]
			{
			 type:    flt(64,IEEE)*
			 alias:   "Out1"
			 flags:   OUTPUT|READONLY
 addr:    0x4804c540
}


		endgroup -- block-group "Reshapey"

		group "Reshapeyhat" -- block-group
		{
		 block: "Reshape"
		}
			p_0_RiccatiRegler_Anlage_real_T_0[150]
			{
			 type:    flt(64,IEEE)*
			 alias:   "Out1"
			 flags:   OUTPUT|READONLY
		 addr:    0x4804c540
		}


		endgroup -- block-group "Reshapeyhat"

		group "ManualSwitchPZ" -- block-group
		{
		 block: "ManualSwitch"
		}
			p_0_RiccatiRegler_Anlage_real_T_0[125]
			{
			 type:    RiccatiRegler_Anlage_ArrayDT0_3_3_Col*
			 alias:   "Out1"
			 flags:   OUTPUT|READONLY
 addr:    0x4804c540
}
			p_1_RiccatiRegler_Anlage_uint8_T_5[0]
			{
			 type:    uint(8)*
			 alias:   "CurrentSetting"
			 flags:   PARAM
 addr:    0x4804c578
}


		endgroup -- block-group "ManualSwitchPZ"

  
  
		group "CalculatePL" -- subsystem-group

			p_0_RiccatiRegler_Anlage_real_T_0[72]
			{
			 type:    RiccatiRegler_Anlage_ArrayDT0_3*
			 alias:   "M"
			 flags:   OUTPUT|READONLY
		 addr:    0x4804c540
		}
			p_0_RiccatiRegler_Anlage_real_T_0[69]
			{
			 type:    RiccatiRegler_Anlage_ArrayDT0_3*
			 alias:   "L"
			 flags:   OUTPUT|READONLY
		 addr:    0x4804c540
		}
			p_0_RiccatiRegler_Anlage_real_T_0[76]
			{
			 type:    RiccatiRegler_Anlage_ArrayDT0_3_3_Col*
			 alias:   "Z"
			 flags:   OUTPUT|READONLY
 addr:    0x4804c540
}
			p_0_RiccatiRegler_Anlage_real_T_0[75]
			{
			 type:    flt(64,IEEE)*
			 alias:   "P"
			 flags:   OUTPUT|READONLY
		 addr:    0x4804c540
		}


			group "ConstantP" -- block-group
			{
			 block: "Constant"
			}
				-- Skipping output Out1
				p_1_RiccatiRegler_Anlage_real_T_1[51]
				{
				 type:    flt(64,IEEE)*
				 alias:   "Value"
				 flags:   PARAM
 addr:    0x4804c568
}


			endgroup -- block-group "ConstantP"

			group "CovarianceZ" -- block-group
			{
			 block: "Constant"
			}
				-- Skipping output Out1
				p_1_RiccatiRegler_Anlage_real_T_1[52]
				{
				 type:    RiccatiRegler_Anlage_ArrayDT0_3_3_Col*
				 alias:   "Value"
				 flags:   PARAM
 addr:    0x4804c568
}


			endgroup -- block-group "CovarianceZ"

			group "KalmanGainL" -- block-group
			{
			 block: "Constant"
			}
				-- Skipping output Out1
				p_1_RiccatiRegler_Anlage_real_T_1[61]
				{
				 type:    RiccatiRegler_Anlage_ArrayDT0_3*
				 alias:   "Value"
				 flags:   PARAM
 addr:    0x4804c568
}


			endgroup -- block-group "KalmanGainL"

			group "KalmanGainM" -- block-group
			{
			 block: "Constant"
			}
				-- Skipping output Out1
				p_1_RiccatiRegler_Anlage_real_T_1[64]
				{
				 type:    RiccatiRegler_Anlage_ArrayDT0_3*
				 alias:   "Value"
				 flags:   PARAM
 addr:    0x4804c568
}


			endgroup -- block-group "KalmanGainM"

  
  
			group "DataTypeConversionL" -- subsystem-group

				p_0_RiccatiRegler_Anlage_real_T_0[69]
				{
				 type:    RiccatiRegler_Anlage_ArrayDT0_3*
				 alias:   "y"
				 flags:   OUTPUT|READONLY
		 addr:    0x4804c540
		}


				group "Conversion" -- block-group
				{
				 block: "DataTypeConversion"
				}
					p_0_RiccatiRegler_Anlage_real_T_0[69]
					{
					 type:    RiccatiRegler_Anlage_ArrayDT0_3*
					 alias:   "Out1"
					 flags:   OUTPUT|READONLY
		 addr:    0x4804c540
		}


				endgroup -- block-group "Conversion"

				group "Data Type\nDuplicate" -- block-group
				{
				 block: "DataTypeDuplicate"
				}
					p_0_RiccatiRegler_Anlage_real_T_0[85]
					{
					 type:    RiccatiRegler_Anlage_ArrayDT0_1_3_Col*
					 alias:   "In1"
					 flags:   READONLY
		 addr:    0x4804c540
		}
					p_0_RiccatiRegler_Anlage_real_T_0[69]
					{
					 type:    RiccatiRegler_Anlage_ArrayDT0_3*
					 alias:   "In2"
					 flags:   READONLY
 addr:    0x4804c540
}



				endgroup -- block-group "Data Type\nDuplicate"



			endgroup -- subsystem-group "DataTypeConversionL"
  
  
			group "DataTypeConversionM" -- subsystem-group

				p_0_RiccatiRegler_Anlage_real_T_0[72]
				{
				 type:    RiccatiRegler_Anlage_ArrayDT0_3*
				 alias:   "y"
				 flags:   OUTPUT|READONLY
		 addr:    0x4804c540
		}


				group "Conversion" -- block-group
				{
				 block: "DataTypeConversion"
				}
					p_0_RiccatiRegler_Anlage_real_T_0[72]
					{
					 type:    RiccatiRegler_Anlage_ArrayDT0_3*
					 alias:   "Out1"
					 flags:   OUTPUT|READONLY
 addr:    0x4804c540
}


				endgroup -- block-group "Conversion"

				group "Data Type\nDuplicate" -- block-group
				{
				 block: "DataTypeDuplicate"
				}
					p_0_RiccatiRegler_Anlage_real_T_0[85]
					{
					 type:    RiccatiRegler_Anlage_ArrayDT0_1_3_Col*
					 alias:   "In1"
					 flags:   READONLY
 addr:    0x4804c540
}
					p_0_RiccatiRegler_Anlage_real_T_0[72]
					{
					 type:    RiccatiRegler_Anlage_ArrayDT0_3*
					 alias:   "In2"
					 flags:   READONLY
 addr:    0x4804c540
}



				endgroup -- block-group "Data Type\nDuplicate"



			endgroup -- subsystem-group "DataTypeConversionM"
  
  
			group "DataTypeConversionP" -- subsystem-group

				p_0_RiccatiRegler_Anlage_real_T_0[75]
				{
				 type:    flt(64,IEEE)*
				 alias:   "y"
				 flags:   OUTPUT|READONLY
 addr:    0x4804c540
}


				group "Conversion" -- block-group
				{
				 block: "DataTypeConversion"
				}
					p_0_RiccatiRegler_Anlage_real_T_0[75]
					{
					 type:    flt(64,IEEE)*
					 alias:   "Out1"
					 flags:   OUTPUT|READONLY
 addr:    0x4804c540
}


				endgroup -- block-group "Conversion"

				group "Data Type\nDuplicate" -- block-group
				{
				 block: "DataTypeDuplicate"
				}
					p_0_RiccatiRegler_Anlage_real_T_0[85]
					{
					 type:    RiccatiRegler_Anlage_ArrayDT0_1_3_Col*
					 alias:   "In1"
					 flags:   READONLY
		 addr:    0x4804c540
		}
					p_0_RiccatiRegler_Anlage_real_T_0[75]
					{
					 type:    flt(64,IEEE)*
					 alias:   "In2"
					 flags:   READONLY
 addr:    0x4804c540
}



				endgroup -- block-group "Data Type\nDuplicate"



			endgroup -- subsystem-group "DataTypeConversionP"
  
  
			group "DataTypeConversionZ" -- subsystem-group

				p_0_RiccatiRegler_Anlage_real_T_0[76]
				{
				 type:    RiccatiRegler_Anlage_ArrayDT0_3_3_Col*
				 alias:   "y"
				 flags:   OUTPUT|READONLY
 addr:    0x4804c540
}


				group "Conversion" -- block-group
				{
				 block: "DataTypeConversion"
				}
					p_0_RiccatiRegler_Anlage_real_T_0[76]
					{
					 type:    RiccatiRegler_Anlage_ArrayDT0_3_3_Col*
					 alias:   "Out1"
					 flags:   OUTPUT|READONLY
 addr:    0x4804c540
}


				endgroup -- block-group "Conversion"

				group "Data Type\nDuplicate" -- block-group
				{
				 block: "DataTypeDuplicate"
				}
					p_0_RiccatiRegler_Anlage_real_T_0[85]
					{
					 type:    RiccatiRegler_Anlage_ArrayDT0_1_3_Col*
					 alias:   "In1"
					 flags:   READONLY
		 addr:    0x4804c540
		}
					p_0_RiccatiRegler_Anlage_real_T_0[76]
					{
					 type:    RiccatiRegler_Anlage_ArrayDT0_3_3_Col*
					 alias:   "In2"
					 flags:   READONLY
 addr:    0x4804c540
}



				endgroup -- block-group "Data Type\nDuplicate"



			endgroup -- subsystem-group "DataTypeConversionZ"


		endgroup -- subsystem-group "CalculatePL"
  
  
		group "CalculateYhat" -- subsystem-group

			p_0_RiccatiRegler_Anlage_real_T_0[92]
			{
			 type:    flt(64,IEEE)*
			 alias:   "y"
			 flags:   OUTPUT|READONLY
 addr:    0x4804c540
}


			group "Product" -- block-group
			{
			 block: "Product"
			}
				p_0_RiccatiRegler_Anlage_real_T_0[88]
				{
				 type:    flt(64,IEEE)*
				 alias:   "Out1"
				 flags:   OUTPUT|READONLY
		 addr:    0x4804c540
		}


			endgroup -- block-group "Product"

			group "Product1" -- block-group
			{
			 block: "Product"
			}
				p_0_RiccatiRegler_Anlage_real_T_0[91]
				{
				 type:    flt(64,IEEE)*
				 alias:   "Out1"
				 flags:   OUTPUT|READONLY
		 addr:    0x4804c540
		}


			endgroup -- block-group "Product1"

			group "Add1" -- block-group
			{
			 block: "Sum"
			}
				p_0_RiccatiRegler_Anlage_real_T_0[92]
				{
				 type:    flt(64,IEEE)*
				 alias:   "Out1"
				 flags:   OUTPUT|READONLY
		 addr:    0x4804c540
		}


			endgroup -- block-group "Add1"



		endgroup -- subsystem-group "CalculateYhat"
  
  
		group "DataTypeConversionA" -- subsystem-group

			p_0_RiccatiRegler_Anlage_real_T_0[93]
			{
			 type:    RiccatiRegler_Anlage_ArrayDT0_3_3_Col*
			 alias:   "y"
			 flags:   OUTPUT|READONLY
		 addr:    0x4804c540
		}


			group "Conversion" -- block-group
			{
			 block: "DataTypeConversion"
			}
				p_0_RiccatiRegler_Anlage_real_T_0[93]
				{
				 type:    RiccatiRegler_Anlage_ArrayDT0_3_3_Col*
				 alias:   "Out1"
				 flags:   OUTPUT|READONLY
		 addr:    0x4804c540
		}


			endgroup -- block-group "Conversion"

			group "Data Type\nDuplicate" -- block-group
			{
			 block: "DataTypeDuplicate"
			}
				p_0_RiccatiRegler_Anlage_real_T_0[25]
				{
				 type:    flt(64,IEEE)*
				 alias:   "In1"
				 flags:   READONLY
 addr:    0x4804c540
}
				p_0_RiccatiRegler_Anlage_real_T_0[93]
				{
				 type:    RiccatiRegler_Anlage_ArrayDT0_3_3_Col*
				 alias:   "In2"
				 flags:   READONLY
		 addr:    0x4804c540
		}



			endgroup -- block-group "Data Type\nDuplicate"



		endgroup -- subsystem-group "DataTypeConversionA"
  
  
		group "DataTypeConversionB" -- subsystem-group

			p_0_RiccatiRegler_Anlage_real_T_0[102]
			{
			 type:    RiccatiRegler_Anlage_ArrayDT0_3_1_Col*
			 alias:   "y"
			 flags:   OUTPUT|READONLY
		 addr:    0x4804c540
		}


			group "Conversion" -- block-group
			{
			 block: "DataTypeConversion"
			}
				p_0_RiccatiRegler_Anlage_real_T_0[102]
				{
				 type:    RiccatiRegler_Anlage_ArrayDT0_3_1_Col*
				 alias:   "Out1"
				 flags:   OUTPUT|READONLY
 addr:    0x4804c540
}


			endgroup -- block-group "Conversion"

			group "Data Type\nDuplicate" -- block-group
			{
			 block: "DataTypeDuplicate"
			}
				p_0_RiccatiRegler_Anlage_real_T_0[25]
				{
				 type:    flt(64,IEEE)*
				 alias:   "In1"
				 flags:   READONLY
		 addr:    0x4804c540
		}
				p_0_RiccatiRegler_Anlage_real_T_0[102]
				{
				 type:    RiccatiRegler_Anlage_ArrayDT0_3_1_Col*
				 alias:   "In2"
				 flags:   READONLY
 addr:    0x4804c540
}



			endgroup -- block-group "Data Type\nDuplicate"



		endgroup -- subsystem-group "DataTypeConversionB"
  
  
		group "DataTypeConversionC" -- subsystem-group

			p_0_RiccatiRegler_Anlage_real_T_0[85]
			{
			 type:    RiccatiRegler_Anlage_ArrayDT0_1_3_Col*
			 alias:   "y"
			 flags:   OUTPUT|READONLY
 addr:    0x4804c540
}


			group "Conversion" -- block-group
			{
			 block: "DataTypeConversion"
			}
				p_0_RiccatiRegler_Anlage_real_T_0[85]
				{
				 type:    RiccatiRegler_Anlage_ArrayDT0_1_3_Col*
				 alias:   "Out1"
				 flags:   OUTPUT|READONLY
		 addr:    0x4804c540
		}


			endgroup -- block-group "Conversion"

			group "Data Type\nDuplicate" -- block-group
			{
			 block: "DataTypeDuplicate"
			}
				p_0_RiccatiRegler_Anlage_real_T_0[25]
				{
				 type:    flt(64,IEEE)*
				 alias:   "In1"
				 flags:   READONLY
 addr:    0x4804c540
}
				p_0_RiccatiRegler_Anlage_real_T_0[85]
				{
				 type:    RiccatiRegler_Anlage_ArrayDT0_1_3_Col*
				 alias:   "In2"
				 flags:   READONLY
 addr:    0x4804c540
}



			endgroup -- block-group "Data Type\nDuplicate"



		endgroup -- subsystem-group "DataTypeConversionC"
  
  
		group "DataTypeConversionD" -- subsystem-group

			p_0_RiccatiRegler_Anlage_real_T_0[89]
			{
			 type:    flt(64,IEEE)*
			 alias:   "y"
			 flags:   OUTPUT|READONLY
		 addr:    0x4804c540
		}


			group "Conversion" -- block-group
			{
			 block: "DataTypeConversion"
			}
				p_0_RiccatiRegler_Anlage_real_T_0[89]
				{
				 type:    flt(64,IEEE)*
				 alias:   "Out1"
				 flags:   OUTPUT|READONLY
 addr:    0x4804c540
}


			endgroup -- block-group "Conversion"

			group "Data Type\nDuplicate" -- block-group
			{
			 block: "DataTypeDuplicate"
			}
				p_0_RiccatiRegler_Anlage_real_T_0[25]
				{
				 type:    flt(64,IEEE)*
				 alias:   "In1"
				 flags:   READONLY
 addr:    0x4804c540
}
				p_0_RiccatiRegler_Anlage_real_T_0[89]
				{
				 type:    flt(64,IEEE)*
				 alias:   "In2"
				 flags:   READONLY
 addr:    0x4804c540
}



			endgroup -- block-group "Data Type\nDuplicate"



		endgroup -- subsystem-group "DataTypeConversionD"
  
  
		group "DataTypeConversionG" -- subsystem-group

			p_0_RiccatiRegler_Anlage_real_T_0[105]
			{
			 type:    RiccatiRegler_Anlage_ArrayDT0_3_1_Col*
			 alias:   "y"
			 flags:   OUTPUT|READONLY
		 addr:    0x4804c540
		}


			group "Conversion" -- block-group
			{
			 block: "DataTypeConversion"
			}
				p_0_RiccatiRegler_Anlage_real_T_0[105]
				{
				 type:    RiccatiRegler_Anlage_ArrayDT0_3_1_Col*
				 alias:   "Out1"
				 flags:   OUTPUT|READONLY
 addr:    0x4804c540
}


			endgroup -- block-group "Conversion"

			group "Data Type\nDuplicate" -- block-group
			{
			 block: "DataTypeDuplicate"
			}
				p_0_RiccatiRegler_Anlage_real_T_0[25]
				{
				 type:    flt(64,IEEE)*
				 alias:   "In1"
				 flags:   READONLY
 addr:    0x4804c540
}
				p_0_RiccatiRegler_Anlage_real_T_0[105]
				{
				 type:    RiccatiRegler_Anlage_ArrayDT0_3_1_Col*
				 alias:   "In2"
				 flags:   READONLY
 addr:    0x4804c540
}



			endgroup -- block-group "Data Type\nDuplicate"



		endgroup -- subsystem-group "DataTypeConversionG"
  
  
		group "DataTypeConversionH" -- subsystem-group

			p_0_RiccatiRegler_Anlage_real_T_0[108]
			{
			 type:    flt(64,IEEE)*
			 alias:   "y"
			 flags:   OUTPUT|READONLY
 addr:    0x4804c540
}


			group "Conversion" -- block-group
			{
			 block: "DataTypeConversion"
			}
				p_0_RiccatiRegler_Anlage_real_T_0[108]
				{
				 type:    flt(64,IEEE)*
				 alias:   "Out1"
				 flags:   OUTPUT|READONLY
 addr:    0x4804c540
}


			endgroup -- block-group "Conversion"

			group "Data Type\nDuplicate" -- block-group
			{
			 block: "DataTypeDuplicate"
			}
				p_0_RiccatiRegler_Anlage_real_T_0[25]
				{
				 type:    flt(64,IEEE)*
				 alias:   "In1"
				 flags:   READONLY
		 addr:    0x4804c540
		}
				p_0_RiccatiRegler_Anlage_real_T_0[108]
				{
				 type:    flt(64,IEEE)*
				 alias:   "In2"
				 flags:   READONLY
 addr:    0x4804c540
}



			endgroup -- block-group "Data Type\nDuplicate"



		endgroup -- subsystem-group "DataTypeConversionH"
  
  
		group "DataTypeConversionN" -- subsystem-group

			p_0_RiccatiRegler_Anlage_real_T_0[109]
			{
			 type:    flt(64,IEEE)*
			 alias:   "y"
			 flags:   OUTPUT|READONLY
 addr:    0x4804c540
}


			group "Conversion" -- block-group
			{
			 block: "DataTypeConversion"
			}
				p_0_RiccatiRegler_Anlage_real_T_0[109]
				{
				 type:    flt(64,IEEE)*
				 alias:   "Out1"
				 flags:   OUTPUT|READONLY
 addr:    0x4804c540
}


			endgroup -- block-group "Conversion"

			group "Data Type\nDuplicate" -- block-group
			{
			 block: "DataTypeDuplicate"
			}
				p_0_RiccatiRegler_Anlage_real_T_0[25]
				{
				 type:    flt(64,IEEE)*
				 alias:   "In1"
				 flags:   READONLY
 addr:    0x4804c540
}
				p_0_RiccatiRegler_Anlage_real_T_0[109]
				{
				 type:    flt(64,IEEE)*
				 alias:   "In2"
				 flags:   READONLY
 addr:    0x4804c540
}



			endgroup -- block-group "Data Type\nDuplicate"



		endgroup -- subsystem-group "DataTypeConversionN"
  
  
		group "DataTypeConversionP" -- subsystem-group

			p_0_RiccatiRegler_Anlage_real32_T_1[0]
			{
			 type:    RiccatiRegler_Anlage_ArrayDT1_3_3_Col*
			 alias:   "y"
			 flags:   OUTPUT|READONLY
 addr:    0x4804c544
}


			group "Conversion" -- block-group
			{
			 block: "DataTypeConversion"
			}
				p_0_RiccatiRegler_Anlage_real32_T_1[0]
				{
				 type:    RiccatiRegler_Anlage_ArrayDT1_3_3_Col*
				 alias:   "Out1"
				 flags:   OUTPUT|READONLY
 addr:    0x4804c544
}


			endgroup -- block-group "Conversion"

			group "Data Type\nDuplicate" -- block-group
			{
			 block: "DataTypeDuplicate"
			}

				-- Skipping inport In1

				p_0_RiccatiRegler_Anlage_real32_T_1[0]
				{
				 type:    RiccatiRegler_Anlage_ArrayDT1_3_3_Col*
				 alias:   "In2"
				 flags:   READONLY
 addr:    0x4804c544
}



			endgroup -- block-group "Data Type\nDuplicate"



		endgroup -- subsystem-group "DataTypeConversionP"
  
  
		group "DataTypeConversionP0" -- subsystem-group

			p_0_RiccatiRegler_Anlage_real_T_0[110]
			{
			 type:    RiccatiRegler_Anlage_ArrayDT0_3_3_Col*
			 alias:   "y"
			 flags:   OUTPUT|READONLY
 addr:    0x4804c540
}


			group "Conversion" -- block-group
			{
			 block: "DataTypeConversion"
			}
				p_0_RiccatiRegler_Anlage_real_T_0[110]
				{
				 type:    RiccatiRegler_Anlage_ArrayDT0_3_3_Col*
				 alias:   "Out1"
				 flags:   OUTPUT|READONLY
 addr:    0x4804c540
}


			endgroup -- block-group "Conversion"

			group "Data Type\nDuplicate" -- block-group
			{
			 block: "DataTypeDuplicate"
			}
				p_0_RiccatiRegler_Anlage_real_T_0[25]
				{
				 type:    flt(64,IEEE)*
				 alias:   "In1"
				 flags:   READONLY
 addr:    0x4804c540
}
				p_0_RiccatiRegler_Anlage_real_T_0[110]
				{
				 type:    RiccatiRegler_Anlage_ArrayDT0_3_3_Col*
				 alias:   "In2"
				 flags:   READONLY
 addr:    0x4804c540
}



			endgroup -- block-group "Data Type\nDuplicate"



		endgroup -- subsystem-group "DataTypeConversionP0"
  
  
		group "DataTypeConversionQ" -- subsystem-group

			p_0_RiccatiRegler_Anlage_real_T_0[119]
			{
			 type:    flt(64,IEEE)*
			 alias:   "y"
			 flags:   OUTPUT|READONLY
 addr:    0x4804c540
}


			group "Conversion" -- block-group
			{
			 block: "DataTypeConversion"
			}
				p_0_RiccatiRegler_Anlage_real_T_0[119]
				{
				 type:    flt(64,IEEE)*
				 alias:   "Out1"
				 flags:   OUTPUT|READONLY
 addr:    0x4804c540
}


			endgroup -- block-group "Conversion"

			group "Data Type\nDuplicate" -- block-group
			{
			 block: "DataTypeDuplicate"
			}
				p_0_RiccatiRegler_Anlage_real_T_0[25]
				{
				 type:    flt(64,IEEE)*
				 alias:   "In1"
				 flags:   READONLY
 addr:    0x4804c540
}
				p_0_RiccatiRegler_Anlage_real_T_0[119]
				{
				 type:    flt(64,IEEE)*
				 alias:   "In2"
				 flags:   READONLY
 addr:    0x4804c540
}



			endgroup -- block-group "Data Type\nDuplicate"



		endgroup -- subsystem-group "DataTypeConversionQ"
  
  
		group "DataTypeConversionR" -- subsystem-group

			p_0_RiccatiRegler_Anlage_real_T_0[120]
			{
			 type:    flt(64,IEEE)*
			 alias:   "y"
			 flags:   OUTPUT|READONLY
 addr:    0x4804c540
}


			group "Conversion" -- block-group
			{
			 block: "DataTypeConversion"
			}
				p_0_RiccatiRegler_Anlage_real_T_0[120]
				{
				 type:    flt(64,IEEE)*
				 alias:   "Out1"
				 flags:   OUTPUT|READONLY
		 addr:    0x4804c540
		}


			endgroup -- block-group "Conversion"

			group "Data Type\nDuplicate" -- block-group
			{
			 block: "DataTypeDuplicate"
			}
				p_0_RiccatiRegler_Anlage_real_T_0[25]
				{
				 type:    flt(64,IEEE)*
				 alias:   "In1"
				 flags:   READONLY
 addr:    0x4804c540
}
				p_0_RiccatiRegler_Anlage_real_T_0[120]
				{
				 type:    flt(64,IEEE)*
				 alias:   "In2"
				 flags:   READONLY
 addr:    0x4804c540
}



			endgroup -- block-group "Data Type\nDuplicate"



		endgroup -- subsystem-group "DataTypeConversionR"
  
  
		group "DataTypeConversionReset" -- subsystem-group

			p_0_RiccatiRegler_Anlage_real_T_0[121]
			{
			 type:    flt(64,IEEE)*
			 alias:   "y"
			 flags:   OUTPUT|READONLY
 addr:    0x4804c540
}


			group "Conversion" -- block-group
			{
			 block: "DataTypeConversion"
			}
				p_0_RiccatiRegler_Anlage_real_T_0[121]
				{
				 type:    flt(64,IEEE)*
				 alias:   "Out1"
				 flags:   OUTPUT|READONLY
		 addr:    0x4804c540
		}


			endgroup -- block-group "Conversion"

			group "Data Type\nDuplicate" -- block-group
			{
			 block: "DataTypeDuplicate"
			}
				p_0_RiccatiRegler_Anlage_real_T_0[25]
				{
				 type:    flt(64,IEEE)*
				 alias:   "In1"
				 flags:   READONLY
 addr:    0x4804c540
}
				p_0_RiccatiRegler_Anlage_real_T_0[121]
				{
				 type:    flt(64,IEEE)*
				 alias:   "In2"
				 flags:   READONLY
		 addr:    0x4804c540
		}



			endgroup -- block-group "Data Type\nDuplicate"



		endgroup -- subsystem-group "DataTypeConversionReset"
  
  
		group "DataTypeConversionX" -- subsystem-group

			p_0_RiccatiRegler_Anlage_real_T_0[122]
			{
			 type:    RiccatiRegler_Anlage_ArrayDT0_3*
			 alias:   "y"
			 flags:   OUTPUT|READONLY
 addr:    0x4804c540
}


			group "Conversion" -- block-group
			{
			 block: "DataTypeConversion"
			}
				p_0_RiccatiRegler_Anlage_real_T_0[122]
				{
				 type:    RiccatiRegler_Anlage_ArrayDT0_3*
				 alias:   "Out1"
				 flags:   OUTPUT|READONLY
 addr:    0x4804c540
}


			endgroup -- block-group "Conversion"

			group "Data Type\nDuplicate" -- block-group
			{
			 block: "DataTypeDuplicate"
			}
				p_0_RiccatiRegler_Anlage_real_T_0[69]
				{
				 type:    RiccatiRegler_Anlage_ArrayDT0_3*
				 alias:   "In1"
				 flags:   READONLY
 addr:    0x4804c540
}
				p_0_RiccatiRegler_Anlage_real_T_0[122]
				{
				 type:    RiccatiRegler_Anlage_ArrayDT0_3*
				 alias:   "In2"
				 flags:   READONLY
 addr:    0x4804c540
}



			endgroup -- block-group "Data Type\nDuplicate"



		endgroup -- subsystem-group "DataTypeConversionX"
  
  
		group "DataTypeConversionX0" -- subsystem-group

			p_0_RiccatiRegler_Anlage_real_T_0[27]
			{
			 type:    RiccatiRegler_Anlage_ArrayDT0_3_1_Col*
			 alias:   "y"
			 flags:   OUTPUT|READONLY
 addr:    0x4804c540
}


			group "Conversion" -- block-group
			{
			 block: "DataTypeConversion"
			}
				p_0_RiccatiRegler_Anlage_real_T_0[27]
				{
				 type:    RiccatiRegler_Anlage_ArrayDT0_3_1_Col*
				 alias:   "Out1"
				 flags:   OUTPUT|READONLY
		 addr:    0x4804c540
		}


			endgroup -- block-group "Conversion"

			group "Data Type\nDuplicate" -- block-group
			{
			 block: "DataTypeDuplicate"
			}
				p_0_RiccatiRegler_Anlage_real_T_0[25]
				{
				 type:    flt(64,IEEE)*
				 alias:   "In1"
				 flags:   READONLY
 addr:    0x4804c540
}
				p_0_RiccatiRegler_Anlage_real_T_0[27]
				{
				 type:    RiccatiRegler_Anlage_ArrayDT0_3_1_Col*
				 alias:   "In2"
				 flags:   READONLY
		 addr:    0x4804c540
		}



			endgroup -- block-group "Data Type\nDuplicate"



		endgroup -- subsystem-group "DataTypeConversionX0"
  
  
		group "DataTypeConversionu" -- subsystem-group

			p_0_RiccatiRegler_Anlage_real_T_3[0]
			{
			 type:    flt(64,IEEE)*
			 alias:   "u_"
			 flags:   OUTPUT|READONLY
 addr:    0x4804c54c
}




		endgroup -- subsystem-group "DataTypeConversionu"
  
  
		group "MemoryP" -- subsystem-group

			p_0_RiccatiRegler_Anlage_real_T_0[110]
			{
			 type:    RiccatiRegler_Anlage_ArrayDT0_3_3_Col*
			 alias:   "P_"
			 flags:   OUTPUT|READONLY
		 addr:    0x4804c540
		}




		endgroup -- subsystem-group "MemoryP"
  
  
		group "Observer" -- subsystem-group

			p_0_RiccatiRegler_Anlage_real_T_0[147]
			{
			 type:    RiccatiRegler_Anlage_ArrayDT0_3*
			 alias:   "x[k+1|k]"
			 flags:   OUTPUT|READONLY
 addr:    0x4804c540
}


			group "A[k]*xhat[k|k-1]" -- block-group
			{
			 block: "Product"
			}
				p_0_RiccatiRegler_Anlage_real_T_0[134]
				{
				 type:    RiccatiRegler_Anlage_ArrayDT0_3*
				 alias:   "Out1"
				 flags:   OUTPUT|READONLY
		 addr:    0x4804c540
		}


			endgroup -- block-group "A[k]*xhat[k|k-1]"

			group "B[k]*u[k]" -- block-group
			{
			 block: "Product"
			}
				p_0_RiccatiRegler_Anlage_real_T_0[137]
				{
				 type:    RiccatiRegler_Anlage_ArrayDT0_3_1_Col*
				 alias:   "Out1"
				 flags:   OUTPUT|READONLY
		 addr:    0x4804c540
		}


			endgroup -- block-group "B[k]*u[k]"

			group "C[k]*xhat[k|k-1]" -- block-group
			{
			 block: "Product"
			}
				p_0_RiccatiRegler_Anlage_real_T_0[141]
				{
				 type:    flt(64,IEEE)*
				 alias:   "Out1"
				 flags:   OUTPUT|READONLY
		 addr:    0x4804c540
		}


			endgroup -- block-group "C[k]*xhat[k|k-1]"

			group "D[k-1]*u[k-1]" -- block-group
			{
			 block: "Product"
			}
				p_0_RiccatiRegler_Anlage_real_T_0[142]
				{
				 type:    flt(64,IEEE)*
				 alias:   "Out1"
				 flags:   OUTPUT|READONLY
 addr:    0x4804c540
}


			endgroup -- block-group "D[k-1]*u[k-1]"

			group "Reshape" -- block-group
			{
			 block: "Reshape"
			}
				p_0_RiccatiRegler_Anlage_real_T_0[147]
				{
				 type:    RiccatiRegler_Anlage_ArrayDT0_3*
				 alias:   "Out1"
				 flags:   OUTPUT|READONLY
		 addr:    0x4804c540
		}


			endgroup -- block-group "Reshape"

			group "Add" -- block-group
			{
			 block: "Sum"
			}
				p_0_RiccatiRegler_Anlage_real_T_0[144]
				{
				 type:    RiccatiRegler_Anlage_ArrayDT0_3_1_Col*
				 alias:   "Out1"
				 flags:   OUTPUT|READONLY
 addr:    0x4804c540
}


			endgroup -- block-group "Add"

			group "Add1" -- block-group
			{
			 block: "Sum"
			}
				p_0_RiccatiRegler_Anlage_real_T_0[143]
				{
				 type:    flt(64,IEEE)*
				 alias:   "Out1"
				 flags:   OUTPUT|READONLY
 addr:    0x4804c540
}


			endgroup -- block-group "Add1"

  
  
			group "MeasurementUpdate" -- subsystem-group

				p_0_RiccatiRegler_Anlage_real_T_0[431]
				{
				 type:    RiccatiRegler_Anlage_ArrayDT0_3_1_Col*
				 alias:   "L*(y[k]-yhat[k|k-1])"
				 flags:   OUTPUT|READONLY
 addr:    0x4804c540
}


				group "Product3" -- block-group
				{
				 block: "Product"
				}
					p_0_RiccatiRegler_Anlage_real_T_0[431]
					{
					 type:    RiccatiRegler_Anlage_ArrayDT0_3_1_Col*
					 alias:   "Out1"
					 flags:   OUTPUT|READONLY
 addr:    0x4804c540
}


				endgroup -- block-group "Product3"

				group "Sum" -- block-group
				{
				 block: "Sum"
				}
					p_0_RiccatiRegler_Anlage_real_T_0[430]
					{
					 type:    flt(64,IEEE)*
					 alias:   "Out1"
					 flags:   OUTPUT|READONLY
 addr:    0x4804c540
}


				endgroup -- block-group "Sum"



			endgroup -- subsystem-group "MeasurementUpdate"


		endgroup -- subsystem-group "Observer"
  
  
		group "ReducedQRN" -- subsystem-group

			-- Skipping output Qbar
			-- Skipping output Rbar
			-- Skipping output Nbar


			group "Constant" -- block-group
			{
			 block: "Constant"
			}
				-- Skipping output Out1
				p_1_RiccatiRegler_Anlage_real32_T_2[0]
				{
				 type:    flt(32,IEEE)*
				 alias:   "Value"
				 flags:   PARAM
 addr:    0x4804c56c
}


			endgroup -- block-group "Constant"



		endgroup -- subsystem-group "ReducedQRN"
  
  
		group "ScalarExpansionP0" -- subsystem-group

			p_0_RiccatiRegler_Anlage_real_T_0[110]
			{
			 type:    RiccatiRegler_Anlage_ArrayDT0_3_3_Col*
			 alias:   "u_"
			 flags:   OUTPUT|READONLY
 addr:    0x4804c540
}




		endgroup -- subsystem-group "ScalarExpansionP0"
  
  
		group "ScalarExpansionQ" -- subsystem-group

			p_0_RiccatiRegler_Anlage_real_T_0[119]
			{
			 type:    flt(64,IEEE)*
			 alias:   "u_"
			 flags:   OUTPUT|READONLY
 addr:    0x4804c540
}




		endgroup -- subsystem-group "ScalarExpansionQ"
  
  
		group "ScalarExpansionR" -- subsystem-group

			p_0_RiccatiRegler_Anlage_real_T_0[120]
			{
			 type:    flt(64,IEEE)*
			 alias:   "u_"
			 flags:   OUTPUT|READONLY
		 addr:    0x4804c540
		}




		endgroup -- subsystem-group "ScalarExpansionR"
  
  
		group "UseCurrentEstimator" -- subsystem-group

			p_0_RiccatiRegler_Anlage_real_T_0[33]
			{
			 type:    RiccatiRegler_Anlage_ArrayDT0_3*
			 alias:   "xhat"
			 flags:   OUTPUT|READONLY
		 addr:    0x4804c540
		}




		endgroup -- subsystem-group "UseCurrentEstimator"
  
  
		group "checkA" -- subsystem-group

			-- Skipping output u_




		endgroup -- subsystem-group "checkA"
  
  
		group "checkB" -- subsystem-group

			-- Skipping output u_




		endgroup -- subsystem-group "checkB"
  
  
		group "checkC" -- subsystem-group

			-- Skipping output u_




		endgroup -- subsystem-group "checkC"
  
  
		group "checkD" -- subsystem-group

			-- Skipping output u_




		endgroup -- subsystem-group "checkD"
  
  
		group "checkEnable" -- subsystem-group

			-- Skipping output u_




		endgroup -- subsystem-group "checkEnable"
  
  
		group "checkG" -- subsystem-group

			-- Skipping output u_




		endgroup -- subsystem-group "checkG"
  
  
		group "checkH" -- subsystem-group

			-- Skipping output u_




		endgroup -- subsystem-group "checkH"
  
  
		group "checkN" -- subsystem-group

			-- Skipping output u_




		endgroup -- subsystem-group "checkN"
  
  
		group "checkP0" -- subsystem-group

			-- Skipping output u_




		endgroup -- subsystem-group "checkP0"
  
  
		group "checkQ" -- subsystem-group

			-- Skipping output u_




		endgroup -- subsystem-group "checkQ"
  
  
		group "checkR" -- subsystem-group

			-- Skipping output u_




		endgroup -- subsystem-group "checkR"
  
  
		group "checkReset" -- subsystem-group

			-- Skipping output u_




		endgroup -- subsystem-group "checkReset"
  
  
		group "checkX0" -- subsystem-group

			-- Skipping output u_




		endgroup -- subsystem-group "checkX0"
  
  
		group "checku" -- subsystem-group

			p_0_RiccatiRegler_Anlage_real_T_3[0]
			{
			 type:    flt(64,IEEE)*
			 alias:   "y"
			 flags:   OUTPUT|READONLY
 addr:    0x4804c54c
}


			group "CheckSignalProperties" -- block-group
			{
			 block: "S-Function"
			}
				p_0_RiccatiRegler_Anlage_real_T_0[25]
				{
				 type:    flt(64,IEEE)*
				 alias:   "In1"
				 flags:   READONLY
 addr:    0x4804c540
}
				p_0_RiccatiRegler_Anlage_real_T_3[0]
				{
				 type:    flt(64,IEEE)*
				 alias:   "In2"
				 flags:   READONLY
		 addr:    0x4804c54c
		}


				p_1_RiccatiRegler_Anlage_uint16_T_4[0]
				{
				 type:    RiccatiRegler_Anlage_ArrayDT5_27*
				 alias:   "P1"
				 flags:   PARAM
		 addr:    0x4804c574
		}
				p_1_RiccatiRegler_Anlage_uint16_T_4[27]
				{
				 type:    uint(16)*
				 alias:   "P2"
				 flags:   PARAM
 addr:    0x4804c574
}
				p_1_RiccatiRegler_Anlage_boolean_T_6[3]
				{
				 type:    uint(8)*
				 alias:   "P3"
				 range:   < 0 ; 1 >
				 bitmask: 0x01
				 flags:   PARAM
 addr:    0x4804c57c
}
				p_1_RiccatiRegler_Anlage_real_T_1[84]
				{
				 type:    flt(64,IEEE)*
				 alias:   "P4"
				 flags:   PARAM
		 addr:    0x4804c568
		}
				p_1_RiccatiRegler_Anlage_int32_T_3[0]
				{
				 type:    int(32)*
				 alias:   "P5"
				 flags:   PARAM
 addr:    0x4804c570
}
				p_1_RiccatiRegler_Anlage_int32_T_3[1]
				{
				 type:    int(32)*
				 alias:   "P6"
				 flags:   PARAM
 addr:    0x4804c570
}
				p_1_RiccatiRegler_Anlage_int32_T_3[2]
				{
				 type:    int(32)*
				 alias:   "P7"
				 flags:   PARAM
		 addr:    0x4804c570
		}
				p_1_RiccatiRegler_Anlage_int32_T_3[3]
				{
				 type:    int(32)*
				 alias:   "P8"
				 flags:   PARAM
 addr:    0x4804c570
}


			endgroup -- block-group "CheckSignalProperties"



		endgroup -- subsystem-group "checku"
  
  
		group "checky" -- subsystem-group

			p_0_RiccatiRegler_Anlage_real_T_0[25]
			{
			 type:    flt(64,IEEE)*
			 alias:   "y"
			 flags:   OUTPUT|READONLY
 addr:    0x4804c540
}


			group "CheckSignalProperties" -- block-group
			{
			 block: "S-Function"
			}
				p_0_RiccatiRegler_Anlage_real_T_3[0]
				{
				 type:    flt(64,IEEE)*
				 alias:   "In1"
				 flags:   READONLY
 addr:    0x4804c54c
}
				p_0_RiccatiRegler_Anlage_real_T_0[25]
				{
				 type:    flt(64,IEEE)*
				 alias:   "In2"
				 flags:   READONLY
 addr:    0x4804c540
}


				p_1_RiccatiRegler_Anlage_uint16_T_4[28]
				{
				 type:    RiccatiRegler_Anlage_ArrayDT5_27*
				 alias:   "P1"
				 flags:   PARAM
		 addr:    0x4804c574
		}
				p_1_RiccatiRegler_Anlage_uint16_T_4[55]
				{
				 type:    uint(16)*
				 alias:   "P2"
				 flags:   PARAM
 addr:    0x4804c574
}
				p_1_RiccatiRegler_Anlage_boolean_T_6[4]
				{
				 type:    uint(8)*
				 alias:   "P3"
				 range:   < 0 ; 1 >
				 bitmask: 0x01
				 flags:   PARAM
			 addr:    0x4804c57c
			}
				p_1_RiccatiRegler_Anlage_real_T_1[85]
				{
				 type:    flt(64,IEEE)*
				 alias:   "P4"
				 flags:   PARAM
		 addr:    0x4804c568
		}
				p_1_RiccatiRegler_Anlage_int32_T_3[4]
				{
				 type:    int(32)*
				 alias:   "P5"
				 flags:   PARAM
		 addr:    0x4804c570
		}
				p_1_RiccatiRegler_Anlage_int32_T_3[5]
				{
				 type:    int(32)*
				 alias:   "P6"
				 flags:   PARAM
 addr:    0x4804c570
}
				p_1_RiccatiRegler_Anlage_int32_T_3[6]
				{
				 type:    int(32)*
				 alias:   "P7"
				 flags:   PARAM
 addr:    0x4804c570
}
				p_1_RiccatiRegler_Anlage_int32_T_3[7]
				{
				 type:    int(32)*
				 alias:   "P8"
				 flags:   PARAM
 addr:    0x4804c570
}


			endgroup -- block-group "CheckSignalProperties"



		endgroup -- subsystem-group "checky"


	endgroup -- subsystem-group "KF Hub"
  
  
	group "Kalman Filter" -- subsystem-group

		-- Skipping output
		p_0_RiccatiRegler_Anlage_real_T_0[21]
		{
		 type:    flt(64,IEEE)*
		 alias:   "Stoergroeße"
		 flags:   OUTPUT|READONLY
 addr:    0x4804c540
}


		group "Constant" -- block-group
		{
		 block: "Constant"
		}
			-- Skipping output Out1
			p_1_RiccatiRegler_Anlage_real_T_1[9]
			{
			 type:    RiccatiRegler_Anlage_struct_fjV6IdSatgurDUg9jrdNzD_box_sequence_13*
			 alias:   "Value"
			 flags:   PARAM
 addr:    0x4804c568
}


		endgroup -- block-group "Constant"

		group "Sum" -- block-group
		{
		 block: "Sum"
		}
			p_0_RiccatiRegler_Anlage_real_T_0[45]
			{
			 type:    flt(64,IEEE)*
			 alias:   "Out1"
			 flags:   OUTPUT|READONLY
		 addr:    0x4804c540
		}


		endgroup -- block-group "Sum"

		group "geschätzter\nWinkeloffset" -- block-group
		{
		 block: "Scope"
		}
			p_0_RiccatiRegler_Anlage_real_T_0[151]
			{
			 type:    flt(64,IEEE)*
			 alias:   "In1"
			 flags:   READONLY
 addr:    0x4804c540
}



		endgroup -- block-group "geschätzter\nWinkeloffset"

		group "x1_k\n" -- block-group
		{
		 block: "Scope"
		}
			p_0_RiccatiRegler_Anlage_real_T_0[17]
			{
			 type:    flt(64,IEEE)*
			 alias:   "In1"
			 flags:   READONLY
 addr:    0x4804c540
}



		endgroup -- block-group "x1_k\n"

		group "x2_k" -- block-group
		{
		 block: "Scope"
		}
			p_0_RiccatiRegler_Anlage_real_T_0[18]
			{
			 type:    flt(64,IEEE)*
			 alias:   "In1"
			 flags:   READONLY
		 addr:    0x4804c540
		}



		endgroup -- block-group "x2_k"

		group "x4_k" -- block-group
		{
		 block: "Scope"
		}
			p_0_RiccatiRegler_Anlage_real_T_0[20]
			{
			 type:    flt(64,IEEE)*
			 alias:   "In1"
			 flags:   READONLY
 addr:    0x4804c540
}



		endgroup -- block-group "x4_k"

  
  
		group "KF Laufkatze" -- subsystem-group

			p_0_RiccatiRegler_Anlage_real_T_0[17]
			{
			 type:    RiccatiRegler_Anlage_ArrayDT0_6*
			 alias:   "xhat"
			 flags:   OUTPUT|READONLY
 addr:    0x4804c540
}


			group "A" -- block-group
			{
			 block: "Constant"
			}
				-- Skipping output Out1
				p_1_RiccatiRegler_Anlage_real_T_1[87]
				{
				 type:    RiccatiRegler_Anlage_ArrayDT0_6_6_Col*
				 alias:   "Value"
				 flags:   PARAM
 addr:    0x4804c568
}


			endgroup -- block-group "A"

			group "B" -- block-group
			{
			 block: "Constant"
			}
				-- Skipping output Out1
				p_1_RiccatiRegler_Anlage_real_T_1[123]
				{
				 type:    RiccatiRegler_Anlage_ArrayDT0_6*
				 alias:   "Value"
				 flags:   PARAM
 addr:    0x4804c568
}


			endgroup -- block-group "B"

			group "C" -- block-group
			{
			 block: "Constant"
			}
				-- Skipping output Out1
				p_1_RiccatiRegler_Anlage_real_T_1[129]
				{
				 type:    RiccatiRegler_Anlage_ArrayDT0_2_6_Col*
				 alias:   "Value"
				 flags:   PARAM
 addr:    0x4804c568
}


			endgroup -- block-group "C"

			group "D" -- block-group
			{
			 block: "Constant"
			}
				-- Skipping output Out1
				p_1_RiccatiRegler_Anlage_real_T_1[202]
				{
				 type:    RiccatiRegler_Anlage_ArrayDT0_2*
				 alias:   "Value"
				 flags:   PARAM
 addr:    0x4804c568
}


			endgroup -- block-group "D"

			group "Enable" -- block-group
			{
			 block: "Constant"
			}
				-- Skipping output Out1
				p_1_RiccatiRegler_Anlage_boolean_T_6[5]
				{
				 type:    uint(8)*
				 alias:   "Value"
				 range:   < 0 ; 1 >
				 bitmask: 0x01
				 flags:   PARAM
		 addr:    0x4804c57c
		}


			endgroup -- block-group "Enable"

			group "G" -- block-group
			{
			 block: "Constant"
			}
				-- Skipping output Out1
				p_1_RiccatiRegler_Anlage_real_T_1[204]
				{
				 type:    RiccatiRegler_Anlage_ArrayDT0_6_2_Col*
				 alias:   "Value"
				 flags:   PARAM
		 addr:    0x4804c568
		}


			endgroup -- block-group "G"

			group "H" -- block-group
			{
			 block: "Constant"
			}
				-- Skipping output Out1
				p_1_RiccatiRegler_Anlage_real_T_1[216]
				{
				 type:    RiccatiRegler_Anlage_ArrayDT0_2_2_Col*
				 alias:   "Value"
				 flags:   PARAM
 addr:    0x4804c568
}


			endgroup -- block-group "H"

			group "N" -- block-group
			{
			 block: "Constant"
			}
				-- Skipping output Out1
				p_1_RiccatiRegler_Anlage_real_T_1[220]
				{
				 type:    RiccatiRegler_Anlage_ArrayDT0_2_2_Col*
				 alias:   "Value"
				 flags:   PARAM
		 addr:    0x4804c568
		}


			endgroup -- block-group "N"

			group "P0" -- block-group
			{
			 block: "Constant"
			}
				-- Skipping output Out1
				p_1_RiccatiRegler_Anlage_real_T_1[224]
				{
				 type:    RiccatiRegler_Anlage_ArrayDT0_6_6_Col*
				 alias:   "Value"
				 flags:   PARAM
		 addr:    0x4804c568
		}


			endgroup -- block-group "P0"

			group "Q" -- block-group
			{
			 block: "Constant"
			}
				-- Skipping output Out1
				p_1_RiccatiRegler_Anlage_real_T_1[260]
				{
				 type:    RiccatiRegler_Anlage_ArrayDT0_2_2_Col*
				 alias:   "Value"
				 flags:   PARAM
 addr:    0x4804c568
}


			endgroup -- block-group "Q"

			group "R" -- block-group
			{
			 block: "Constant"
			}
				-- Skipping output Out1
				p_1_RiccatiRegler_Anlage_real_T_1[264]
				{
				 type:    RiccatiRegler_Anlage_ArrayDT0_2_2_Col*
				 alias:   "Value"
				 flags:   PARAM
 addr:    0x4804c568
}


			endgroup -- block-group "R"

			group "Reset" -- block-group
			{
			 block: "Constant"
			}
				-- Skipping output Out1
				p_1_RiccatiRegler_Anlage_boolean_T_6[6]
				{
				 type:    uint(8)*
				 alias:   "Value"
				 range:   < 0 ; 1 >
				 bitmask: 0x01
				 flags:   PARAM
 addr:    0x4804c57c
}


			endgroup -- block-group "Reset"

			group "DataTypeConversionEnable" -- block-group
			{
			 block: "DataTypeConversion"
			}
				p_0_RiccatiRegler_Anlage_boolean_T_2[1]
				{
				 type:    uint(8)*
				 alias:   "Out1"
				 range:   < 0 ; 1 >
				 bitmask: 0x01
				 flags:   OUTPUT|READONLY
		 addr:    0x4804c548
		}


			endgroup -- block-group "DataTypeConversionEnable"

			group "MemoryX" -- block-group
			{
			 block: "Integrator"
			}
				p_0_RiccatiRegler_Anlage_real_T_0[11]
				{
				 type:    RiccatiRegler_Anlage_ArrayDT0_6*
				 alias:   "Out1"
				 flags:   OUTPUT|READONLY
 addr:    0x4804c540
}


			endgroup -- block-group "MemoryX"

			group "ReshapeX0" -- block-group
			{
			 block: "Reshape"
			}
				p_0_RiccatiRegler_Anlage_real_T_0[5]
				{
				 type:    RiccatiRegler_Anlage_ArrayDT0_6*
				 alias:   "Out1"
				 flags:   OUTPUT|READONLY
		 addr:    0x4804c540
		}


			endgroup -- block-group "ReshapeX0"

			group "Reshapeu" -- block-group
			{
			 block: "Reshape"
			}
				p_0_RiccatiRegler_Anlage_real_T_0[229]
				{
				 type:    flt(64,IEEE)*
				 alias:   "Out1"
				 flags:   OUTPUT|READONLY
 addr:    0x4804c540
}


			endgroup -- block-group "Reshapeu"

			group "Reshapexhat" -- block-group
			{
			 block: "Reshape"
			}
				p_0_RiccatiRegler_Anlage_real_T_0[17]
				{
				 type:    RiccatiRegler_Anlage_ArrayDT0_6*
				 alias:   "Out1"
				 flags:   OUTPUT|READONLY
		 addr:    0x4804c540
		}


			endgroup -- block-group "Reshapexhat"

			group "Reshapey" -- block-group
			{
			 block: "Reshape"
			}
				p_0_RiccatiRegler_Anlage_real_T_0[395]
				{
				 type:    RiccatiRegler_Anlage_ArrayDT0_2*
				 alias:   "Out1"
				 flags:   OUTPUT|READONLY
 addr:    0x4804c540
}


			endgroup -- block-group "Reshapey"

			group "Reshapeyhat" -- block-group
			{
			 block: "Reshape"
			}
				p_0_RiccatiRegler_Anlage_real_T_0[415]
				{
				 type:    RiccatiRegler_Anlage_ArrayDT0_2*
				 alias:   "Out1"
				 flags:   OUTPUT|READONLY
		 addr:    0x4804c540
		}


			endgroup -- block-group "Reshapeyhat"

			group "ManualSwitchPZ" -- block-group
			{
			 block: "ManualSwitch"
			}
				p_0_RiccatiRegler_Anlage_real_T_0[347]
				{
				 type:    RiccatiRegler_Anlage_ArrayDT0_6_6_Col*
				 alias:   "Out1"
				 flags:   OUTPUT|READONLY
 addr:    0x4804c540
}
				p_1_RiccatiRegler_Anlage_uint8_T_5[1]
				{
				 type:    uint(8)*
				 alias:   "CurrentSetting"
				 flags:   PARAM
 addr:    0x4804c578
}


			endgroup -- block-group "ManualSwitchPZ"

  
  
			group "CalculatePL" -- subsystem-group

				p_0_RiccatiRegler_Anlage_real_T_0[164]
				{
				 type:    RiccatiRegler_Anlage_ArrayDT0_6_2_Col*
				 alias:   "M"
				 flags:   OUTPUT|READONLY
		 addr:    0x4804c540
		}
				p_0_RiccatiRegler_Anlage_real_T_0[152]
				{
				 type:    RiccatiRegler_Anlage_ArrayDT0_6_2_Col*
				 alias:   "L"
				 flags:   OUTPUT|READONLY
 addr:    0x4804c540
}
				p_0_RiccatiRegler_Anlage_real_T_0[177]
				{
				 type:    RiccatiRegler_Anlage_ArrayDT0_6_6_Col*
				 alias:   "Z"
				 flags:   OUTPUT|READONLY
 addr:    0x4804c540
}
				p_0_RiccatiRegler_Anlage_real_T_0[176]
				{
				 type:    flt(64,IEEE)*
				 alias:   "P"
				 flags:   OUTPUT|READONLY
 addr:    0x4804c540
}


				group "ConstantP" -- block-group
				{
				 block: "Constant"
				}
					-- Skipping output Out1
					p_1_RiccatiRegler_Anlage_real_T_1[141]
					{
					 type:    flt(64,IEEE)*
					 alias:   "Value"
					 flags:   PARAM
 addr:    0x4804c568
}


				endgroup -- block-group "ConstantP"

				group "CovarianceZ" -- block-group
				{
				 block: "Constant"
				}
					-- Skipping output Out1
					p_1_RiccatiRegler_Anlage_real_T_1[142]
					{
					 type:    RiccatiRegler_Anlage_ArrayDT0_6_6_Col*
					 alias:   "Value"
					 flags:   PARAM
 addr:    0x4804c568
}


				endgroup -- block-group "CovarianceZ"

				group "KalmanGainL" -- block-group
				{
				 block: "Constant"
				}
					-- Skipping output Out1
					p_1_RiccatiRegler_Anlage_real_T_1[178]
					{
					 type:    RiccatiRegler_Anlage_ArrayDT0_6_2_Col*
					 alias:   "Value"
					 flags:   PARAM
 addr:    0x4804c568
}


				endgroup -- block-group "KalmanGainL"

				group "KalmanGainM" -- block-group
				{
				 block: "Constant"
				}
					-- Skipping output Out1
					p_1_RiccatiRegler_Anlage_real_T_1[190]
					{
					 type:    RiccatiRegler_Anlage_ArrayDT0_6_2_Col*
					 alias:   "Value"
					 flags:   PARAM
 addr:    0x4804c568
}


				endgroup -- block-group "KalmanGainM"

  
  
				group "DataTypeConversionL" -- subsystem-group

					p_0_RiccatiRegler_Anlage_real_T_0[152]
					{
					 type:    RiccatiRegler_Anlage_ArrayDT0_6_2_Col*
					 alias:   "y"
					 flags:   OUTPUT|READONLY
		 addr:    0x4804c540
		}


					group "Conversion" -- block-group
					{
					 block: "DataTypeConversion"
					}
						p_0_RiccatiRegler_Anlage_real_T_0[152]
						{
						 type:    RiccatiRegler_Anlage_ArrayDT0_6_2_Col*
						 alias:   "Out1"
						 flags:   OUTPUT|READONLY
		 addr:    0x4804c540
		}


					endgroup -- block-group "Conversion"

					group "Data Type\nDuplicate" -- block-group
					{
					 block: "DataTypeDuplicate"
					}
						p_0_RiccatiRegler_Anlage_real_T_0[213]
						{
						 type:    RiccatiRegler_Anlage_ArrayDT0_2_6_Col*
						 alias:   "In1"
						 flags:   READONLY
 addr:    0x4804c540
}
						p_0_RiccatiRegler_Anlage_real_T_0[152]
						{
						 type:    RiccatiRegler_Anlage_ArrayDT0_6_2_Col*
						 alias:   "In2"
						 flags:   READONLY
		 addr:    0x4804c540
		}



					endgroup -- block-group "Data Type\nDuplicate"



				endgroup -- subsystem-group "DataTypeConversionL"
  
  
				group "DataTypeConversionM" -- subsystem-group

					p_0_RiccatiRegler_Anlage_real_T_0[164]
					{
					 type:    RiccatiRegler_Anlage_ArrayDT0_6_2_Col*
					 alias:   "y"
					 flags:   OUTPUT|READONLY
		 addr:    0x4804c540
		}


					group "Conversion" -- block-group
					{
					 block: "DataTypeConversion"
					}
						p_0_RiccatiRegler_Anlage_real_T_0[164]
						{
						 type:    RiccatiRegler_Anlage_ArrayDT0_6_2_Col*
						 alias:   "Out1"
						 flags:   OUTPUT|READONLY
 addr:    0x4804c540
}


					endgroup -- block-group "Conversion"

					group "Data Type\nDuplicate" -- block-group
					{
					 block: "DataTypeDuplicate"
					}
						p_0_RiccatiRegler_Anlage_real_T_0[213]
						{
						 type:    RiccatiRegler_Anlage_ArrayDT0_2_6_Col*
						 alias:   "In1"
						 flags:   READONLY
 addr:    0x4804c540
}
						p_0_RiccatiRegler_Anlage_real_T_0[164]
						{
						 type:    RiccatiRegler_Anlage_ArrayDT0_6_2_Col*
						 alias:   "In2"
						 flags:   READONLY
 addr:    0x4804c540
}



					endgroup -- block-group "Data Type\nDuplicate"



				endgroup -- subsystem-group "DataTypeConversionM"
  
  
				group "DataTypeConversionP" -- subsystem-group

					p_0_RiccatiRegler_Anlage_real_T_0[176]
					{
					 type:    flt(64,IEEE)*
					 alias:   "y"
					 flags:   OUTPUT|READONLY
		 addr:    0x4804c540
		}


					group "Conversion" -- block-group
					{
					 block: "DataTypeConversion"
					}
						p_0_RiccatiRegler_Anlage_real_T_0[176]
						{
						 type:    flt(64,IEEE)*
						 alias:   "Out1"
						 flags:   OUTPUT|READONLY
 addr:    0x4804c540
}


					endgroup -- block-group "Conversion"

					group "Data Type\nDuplicate" -- block-group
					{
					 block: "DataTypeDuplicate"
					}
						p_0_RiccatiRegler_Anlage_real_T_0[213]
						{
						 type:    RiccatiRegler_Anlage_ArrayDT0_2_6_Col*
						 alias:   "In1"
						 flags:   READONLY
 addr:    0x4804c540
}
						p_0_RiccatiRegler_Anlage_real_T_0[176]
						{
						 type:    flt(64,IEEE)*
						 alias:   "In2"
						 flags:   READONLY
 addr:    0x4804c540
}



					endgroup -- block-group "Data Type\nDuplicate"



				endgroup -- subsystem-group "DataTypeConversionP"
  
  
				group "DataTypeConversionZ" -- subsystem-group

					p_0_RiccatiRegler_Anlage_real_T_0[177]
					{
					 type:    RiccatiRegler_Anlage_ArrayDT0_6_6_Col*
					 alias:   "y"
					 flags:   OUTPUT|READONLY
		 addr:    0x4804c540
		}


					group "Conversion" -- block-group
					{
					 block: "DataTypeConversion"
					}
						p_0_RiccatiRegler_Anlage_real_T_0[177]
						{
						 type:    RiccatiRegler_Anlage_ArrayDT0_6_6_Col*
						 alias:   "Out1"
						 flags:   OUTPUT|READONLY
 addr:    0x4804c540
}


					endgroup -- block-group "Conversion"

					group "Data Type\nDuplicate" -- block-group
					{
					 block: "DataTypeDuplicate"
					}
						p_0_RiccatiRegler_Anlage_real_T_0[213]
						{
						 type:    RiccatiRegler_Anlage_ArrayDT0_2_6_Col*
						 alias:   "In1"
						 flags:   READONLY
 addr:    0x4804c540
}
						p_0_RiccatiRegler_Anlage_real_T_0[177]
						{
						 type:    RiccatiRegler_Anlage_ArrayDT0_6_6_Col*
						 alias:   "In2"
						 flags:   READONLY
 addr:    0x4804c540
}



					endgroup -- block-group "Data Type\nDuplicate"



				endgroup -- subsystem-group "DataTypeConversionZ"


			endgroup -- subsystem-group "CalculatePL"
  
  
			group "CalculateYhat" -- subsystem-group

				p_0_RiccatiRegler_Anlage_real_T_0[232]
				{
				 type:    RiccatiRegler_Anlage_ArrayDT0_2_1_Col*
				 alias:   "y"
				 flags:   OUTPUT|READONLY
 addr:    0x4804c540
}


				group "Product" -- block-group
				{
				 block: "Product"
				}
					p_0_RiccatiRegler_Anlage_real_T_0[225]
					{
					 type:    RiccatiRegler_Anlage_ArrayDT0_2*
					 alias:   "Out1"
					 flags:   OUTPUT|READONLY
 addr:    0x4804c540
}


				endgroup -- block-group "Product"

				group "Product1" -- block-group
				{
				 block: "Product"
				}
					p_0_RiccatiRegler_Anlage_real_T_0[230]
					{
					 type:    RiccatiRegler_Anlage_ArrayDT0_2_1_Col*
					 alias:   "Out1"
					 flags:   OUTPUT|READONLY
		 addr:    0x4804c540
		}


				endgroup -- block-group "Product1"

				group "Add1" -- block-group
				{
				 block: "Sum"
				}
					p_0_RiccatiRegler_Anlage_real_T_0[232]
					{
					 type:    RiccatiRegler_Anlage_ArrayDT0_2_1_Col*
					 alias:   "Out1"
					 flags:   OUTPUT|READONLY
		 addr:    0x4804c540
		}


				endgroup -- block-group "Add1"



			endgroup -- subsystem-group "CalculateYhat"
  
  
			group "DataTypeConversionA" -- subsystem-group

				p_0_RiccatiRegler_Anlage_real_T_0[234]
				{
				 type:    RiccatiRegler_Anlage_ArrayDT0_6_6_Col*
				 alias:   "y"
				 flags:   OUTPUT|READONLY
 addr:    0x4804c540
}


				group "Conversion" -- block-group
				{
				 block: "DataTypeConversion"
				}
					p_0_RiccatiRegler_Anlage_real_T_0[234]
					{
					 type:    RiccatiRegler_Anlage_ArrayDT0_6_6_Col*
					 alias:   "Out1"
					 flags:   OUTPUT|READONLY
 addr:    0x4804c540
}


				endgroup -- block-group "Conversion"

				group "Data Type\nDuplicate" -- block-group
				{
				 block: "DataTypeDuplicate"
				}
					-- Skipping input



				endgroup -- block-group "Data Type\nDuplicate"



			endgroup -- subsystem-group "DataTypeConversionA"
  
  
			group "DataTypeConversionB" -- subsystem-group

				p_0_RiccatiRegler_Anlage_real_T_0[270]
				{
				 type:    RiccatiRegler_Anlage_ArrayDT0_6_1_Col*
				 alias:   "y"
				 flags:   OUTPUT|READONLY
 addr:    0x4804c540
}


				group "Conversion" -- block-group
				{
				 block: "DataTypeConversion"
				}
					p_0_RiccatiRegler_Anlage_real_T_0[270]
					{
					 type:    RiccatiRegler_Anlage_ArrayDT0_6_1_Col*
					 alias:   "Out1"
					 flags:   OUTPUT|READONLY
 addr:    0x4804c540
}


				endgroup -- block-group "Conversion"

				group "Data Type\nDuplicate" -- block-group
				{
				 block: "DataTypeDuplicate"
				}
					-- Skipping input



				endgroup -- block-group "Data Type\nDuplicate"



			endgroup -- subsystem-group "DataTypeConversionB"
  
  
			group "DataTypeConversionC" -- subsystem-group

				p_0_RiccatiRegler_Anlage_real_T_0[213]
				{
				 type:    RiccatiRegler_Anlage_ArrayDT0_2_6_Col*
				 alias:   "y"
				 flags:   OUTPUT|READONLY
		 addr:    0x4804c540
		}


				group "Conversion" -- block-group
				{
				 block: "DataTypeConversion"
				}
					p_0_RiccatiRegler_Anlage_real_T_0[213]
					{
					 type:    RiccatiRegler_Anlage_ArrayDT0_2_6_Col*
					 alias:   "Out1"
					 flags:   OUTPUT|READONLY
 addr:    0x4804c540
}


				endgroup -- block-group "Conversion"

				group "Data Type\nDuplicate" -- block-group
				{
				 block: "DataTypeDuplicate"
				}
					-- Skipping input



				endgroup -- block-group "Data Type\nDuplicate"



			endgroup -- subsystem-group "DataTypeConversionC"
  
  
			group "DataTypeConversionD" -- subsystem-group

				p_0_RiccatiRegler_Anlage_real_T_0[227]
				{
				 type:    RiccatiRegler_Anlage_ArrayDT0_2_1_Col*
				 alias:   "y"
				 flags:   OUTPUT|READONLY
		 addr:    0x4804c540
		}


				group "Conversion" -- block-group
				{
				 block: "DataTypeConversion"
				}
					p_0_RiccatiRegler_Anlage_real_T_0[227]
					{
					 type:    RiccatiRegler_Anlage_ArrayDT0_2_1_Col*
					 alias:   "Out1"
					 flags:   OUTPUT|READONLY
 addr:    0x4804c540
}


				endgroup -- block-group "Conversion"

				group "Data Type\nDuplicate" -- block-group
				{
				 block: "DataTypeDuplicate"
				}
					-- Skipping input



				endgroup -- block-group "Data Type\nDuplicate"



			endgroup -- subsystem-group "DataTypeConversionD"
  
  
			group "DataTypeConversionG" -- subsystem-group

				p_0_RiccatiRegler_Anlage_real_T_0[276]
				{
				 type:    RiccatiRegler_Anlage_ArrayDT0_6_2_Col*
				 alias:   "y"
				 flags:   OUTPUT|READONLY
 addr:    0x4804c540
}


				group "Conversion" -- block-group
				{
				 block: "DataTypeConversion"
				}
					p_0_RiccatiRegler_Anlage_real_T_0[276]
					{
					 type:    RiccatiRegler_Anlage_ArrayDT0_6_2_Col*
					 alias:   "Out1"
					 flags:   OUTPUT|READONLY
 addr:    0x4804c540
}


				endgroup -- block-group "Conversion"

				group "Data Type\nDuplicate" -- block-group
				{
				 block: "DataTypeDuplicate"
				}
					-- Skipping input



				endgroup -- block-group "Data Type\nDuplicate"



			endgroup -- subsystem-group "DataTypeConversionG"
  
  
			group "DataTypeConversionH" -- subsystem-group

				p_0_RiccatiRegler_Anlage_real_T_0[288]
				{
				 type:    RiccatiRegler_Anlage_ArrayDT0_2_2_Col*
				 alias:   "y"
				 flags:   OUTPUT|READONLY
 addr:    0x4804c540
}


				group "Conversion" -- block-group
				{
				 block: "DataTypeConversion"
				}
					p_0_RiccatiRegler_Anlage_real_T_0[288]
					{
					 type:    RiccatiRegler_Anlage_ArrayDT0_2_2_Col*
					 alias:   "Out1"
					 flags:   OUTPUT|READONLY
 addr:    0x4804c540
}


				endgroup -- block-group "Conversion"

				group "Data Type\nDuplicate" -- block-group
				{
				 block: "DataTypeDuplicate"
				}
					-- Skipping input



				endgroup -- block-group "Data Type\nDuplicate"



			endgroup -- subsystem-group "DataTypeConversionH"
  
  
			group "DataTypeConversionN" -- subsystem-group

				p_0_RiccatiRegler_Anlage_real_T_0[292]
				{
				 type:    RiccatiRegler_Anlage_ArrayDT0_2_2_Col*
				 alias:   "y"
				 flags:   OUTPUT|READONLY
 addr:    0x4804c540
}


				group "Conversion" -- block-group
				{
				 block: "DataTypeConversion"
				}
					p_0_RiccatiRegler_Anlage_real_T_0[292]
					{
					 type:    RiccatiRegler_Anlage_ArrayDT0_2_2_Col*
					 alias:   "Out1"
					 flags:   OUTPUT|READONLY
		 addr:    0x4804c540
		}


				endgroup -- block-group "Conversion"

				group "Data Type\nDuplicate" -- block-group
				{
				 block: "DataTypeDuplicate"
				}
					-- Skipping input



				endgroup -- block-group "Data Type\nDuplicate"



			endgroup -- subsystem-group "DataTypeConversionN"
  
  
			group "DataTypeConversionP" -- subsystem-group

				p_0_RiccatiRegler_Anlage_real32_T_1[9]
				{
				 type:    RiccatiRegler_Anlage_ArrayDT1_6_6_Col*
				 alias:   "y"
				 flags:   OUTPUT|READONLY
 addr:    0x4804c544
}


				group "Conversion" -- block-group
				{
				 block: "DataTypeConversion"
				}
					p_0_RiccatiRegler_Anlage_real32_T_1[9]
					{
					 type:    RiccatiRegler_Anlage_ArrayDT1_6_6_Col*
					 alias:   "Out1"
					 flags:   OUTPUT|READONLY
		 addr:    0x4804c544
		}


				endgroup -- block-group "Conversion"

				group "Data Type\nDuplicate" -- block-group
				{
				 block: "DataTypeDuplicate"
				}

					-- Skipping inport In1

					p_0_RiccatiRegler_Anlage_real32_T_1[9]
					{
					 type:    RiccatiRegler_Anlage_ArrayDT1_6_6_Col*
					 alias:   "In2"
					 flags:   READONLY
 addr:    0x4804c544
}



				endgroup -- block-group "Data Type\nDuplicate"



			endgroup -- subsystem-group "DataTypeConversionP"
  
  
			group "DataTypeConversionP0" -- subsystem-group

				p_0_RiccatiRegler_Anlage_real_T_0[296]
				{
				 type:    RiccatiRegler_Anlage_ArrayDT0_6_6_Col*
				 alias:   "y"
				 flags:   OUTPUT|READONLY
 addr:    0x4804c540
}


				group "Conversion" -- block-group
				{
				 block: "DataTypeConversion"
				}
					p_0_RiccatiRegler_Anlage_real_T_0[296]
					{
					 type:    RiccatiRegler_Anlage_ArrayDT0_6_6_Col*
					 alias:   "Out1"
					 flags:   OUTPUT|READONLY
 addr:    0x4804c540
}


				endgroup -- block-group "Conversion"

				group "Data Type\nDuplicate" -- block-group
				{
				 block: "DataTypeDuplicate"
				}
					-- Skipping input



				endgroup -- block-group "Data Type\nDuplicate"



			endgroup -- subsystem-group "DataTypeConversionP0"
  
  
			group "DataTypeConversionQ" -- subsystem-group

				p_0_RiccatiRegler_Anlage_real_T_0[332]
				{
				 type:    RiccatiRegler_Anlage_ArrayDT0_2_2_Col*
				 alias:   "y"
				 flags:   OUTPUT|READONLY
 addr:    0x4804c540
}


				group "Conversion" -- block-group
				{
				 block: "DataTypeConversion"
				}
					p_0_RiccatiRegler_Anlage_real_T_0[332]
					{
					 type:    RiccatiRegler_Anlage_ArrayDT0_2_2_Col*
					 alias:   "Out1"
					 flags:   OUTPUT|READONLY
 addr:    0x4804c540
}


				endgroup -- block-group "Conversion"

				group "Data Type\nDuplicate" -- block-group
				{
				 block: "DataTypeDuplicate"
				}
					-- Skipping input



				endgroup -- block-group "Data Type\nDuplicate"



			endgroup -- subsystem-group "DataTypeConversionQ"
  
  
			group "DataTypeConversionR" -- subsystem-group

				p_0_RiccatiRegler_Anlage_real_T_0[336]
				{
				 type:    RiccatiRegler_Anlage_ArrayDT0_2_2_Col*
				 alias:   "y"
				 flags:   OUTPUT|READONLY
		 addr:    0x4804c540
		}


				group "Conversion" -- block-group
				{
				 block: "DataTypeConversion"
				}
					p_0_RiccatiRegler_Anlage_real_T_0[336]
					{
					 type:    RiccatiRegler_Anlage_ArrayDT0_2_2_Col*
					 alias:   "Out1"
					 flags:   OUTPUT|READONLY
 addr:    0x4804c540
}


				endgroup -- block-group "Conversion"

				group "Data Type\nDuplicate" -- block-group
				{
				 block: "DataTypeDuplicate"
				}
					-- Skipping input



				endgroup -- block-group "Data Type\nDuplicate"



			endgroup -- subsystem-group "DataTypeConversionR"
  
  
			group "DataTypeConversionReset" -- subsystem-group

				p_0_RiccatiRegler_Anlage_real_T_0[340]
				{
				 type:    flt(64,IEEE)*
				 alias:   "y"
				 flags:   OUTPUT|READONLY
 addr:    0x4804c540
}


				group "Conversion" -- block-group
				{
				 block: "DataTypeConversion"
				}
					p_0_RiccatiRegler_Anlage_real_T_0[340]
					{
					 type:    flt(64,IEEE)*
					 alias:   "Out1"
					 flags:   OUTPUT|READONLY
 addr:    0x4804c540
}


				endgroup -- block-group "Conversion"

				group "Data Type\nDuplicate" -- block-group
				{
				 block: "DataTypeDuplicate"
				}
					-- Skipping input



				endgroup -- block-group "Data Type\nDuplicate"



			endgroup -- subsystem-group "DataTypeConversionReset"
  
  
			group "DataTypeConversionX" -- subsystem-group

				p_0_RiccatiRegler_Anlage_real_T_0[341]
				{
				 type:    RiccatiRegler_Anlage_ArrayDT0_6*
				 alias:   "y"
				 flags:   OUTPUT|READONLY
 addr:    0x4804c540
}


				group "Conversion" -- block-group
				{
				 block: "DataTypeConversion"
				}
					p_0_RiccatiRegler_Anlage_real_T_0[341]
					{
					 type:    RiccatiRegler_Anlage_ArrayDT0_6*
					 alias:   "Out1"
					 flags:   OUTPUT|READONLY
		 addr:    0x4804c540
		}


				endgroup -- block-group "Conversion"

				group "Data Type\nDuplicate" -- block-group
				{
				 block: "DataTypeDuplicate"
				}
					p_0_RiccatiRegler_Anlage_real_T_0[152]
					{
					 type:    RiccatiRegler_Anlage_ArrayDT0_6_2_Col*
					 alias:   "In1"
					 flags:   READONLY
		 addr:    0x4804c540
		}
					p_0_RiccatiRegler_Anlage_real_T_0[341]
					{
					 type:    RiccatiRegler_Anlage_ArrayDT0_6*
					 alias:   "In2"
					 flags:   READONLY
 addr:    0x4804c540
}



				endgroup -- block-group "Data Type\nDuplicate"



			endgroup -- subsystem-group "DataTypeConversionX"
  
  
			group "DataTypeConversionX0" -- subsystem-group

				-- Skipping output




			endgroup -- subsystem-group "DataTypeConversionX0"
  
  
			group "DataTypeConversionu" -- subsystem-group

				p_0_RiccatiRegler_Anlage_real_T_6[0]
				{
				 type:    flt(64,IEEE)*
				 alias:   "u_"
				 flags:   OUTPUT|READONLY
		 addr:    0x4804c558
		}




			endgroup -- subsystem-group "DataTypeConversionu"
  
  
			group "MemoryP" -- subsystem-group

				p_0_RiccatiRegler_Anlage_real_T_0[296]
				{
				 type:    RiccatiRegler_Anlage_ArrayDT0_6_6_Col*
				 alias:   "P_"
				 flags:   OUTPUT|READONLY
 addr:    0x4804c540
}




			endgroup -- subsystem-group "MemoryP"
  
  
			group "Observer" -- subsystem-group

				p_0_RiccatiRegler_Anlage_real_T_0[409]
				{
				 type:    RiccatiRegler_Anlage_ArrayDT0_6*
				 alias:   "x[k+1|k]"
				 flags:   OUTPUT|READONLY
		 addr:    0x4804c540
		}


				group "A[k]*xhat[k|k-1]" -- block-group
				{
				 block: "Product"
				}
					p_0_RiccatiRegler_Anlage_real_T_0[383]
					{
					 type:    RiccatiRegler_Anlage_ArrayDT0_6*
					 alias:   "Out1"
					 flags:   OUTPUT|READONLY
 addr:    0x4804c540
}


				endgroup -- block-group "A[k]*xhat[k|k-1]"

				group "B[k]*u[k]" -- block-group
				{
				 block: "Product"
				}
					p_0_RiccatiRegler_Anlage_real_T_0[389]
					{
					 type:    RiccatiRegler_Anlage_ArrayDT0_6_1_Col*
					 alias:   "Out1"
					 flags:   OUTPUT|READONLY
		 addr:    0x4804c540
		}


				endgroup -- block-group "B[k]*u[k]"

				group "C[k]*xhat[k|k-1]" -- block-group
				{
				 block: "Product"
				}
					p_0_RiccatiRegler_Anlage_real_T_0[397]
					{
					 type:    RiccatiRegler_Anlage_ArrayDT0_2*
					 alias:   "Out1"
					 flags:   OUTPUT|READONLY
		 addr:    0x4804c540
		}


				endgroup -- block-group "C[k]*xhat[k|k-1]"

				group "D[k-1]*u[k-1]" -- block-group
				{
				 block: "Product"
				}
					p_0_RiccatiRegler_Anlage_real_T_0[399]
					{
					 type:    RiccatiRegler_Anlage_ArrayDT0_2_1_Col*
					 alias:   "Out1"
					 flags:   OUTPUT|READONLY
 addr:    0x4804c540
}


				endgroup -- block-group "D[k-1]*u[k-1]"

				group "Reshape" -- block-group
				{
				 block: "Reshape"
				}
					p_0_RiccatiRegler_Anlage_real_T_0[409]
					{
					 type:    RiccatiRegler_Anlage_ArrayDT0_6*
					 alias:   "Out1"
					 flags:   OUTPUT|READONLY
 addr:    0x4804c540
}


				endgroup -- block-group "Reshape"

				group "Add" -- block-group
				{
				 block: "Sum"
				}
					p_0_RiccatiRegler_Anlage_real_T_0[403]
					{
					 type:    RiccatiRegler_Anlage_ArrayDT0_6_1_Col*
					 alias:   "Out1"
					 flags:   OUTPUT|READONLY
		 addr:    0x4804c540
		}


				endgroup -- block-group "Add"

				group "Add1" -- block-group
				{
				 block: "Sum"
				}
					p_0_RiccatiRegler_Anlage_real_T_0[401]
					{
					 type:    RiccatiRegler_Anlage_ArrayDT0_2_1_Col*
					 alias:   "Out1"
					 flags:   OUTPUT|READONLY
 addr:    0x4804c540
}


				endgroup -- block-group "Add1"

  
  
				group "MeasurementUpdate" -- subsystem-group

					p_0_RiccatiRegler_Anlage_real_T_0[424]
					{
					 type:    RiccatiRegler_Anlage_ArrayDT0_6_1_Col*
					 alias:   "L*(y[k]-yhat[k|k-1])"
					 flags:   OUTPUT|READONLY
		 addr:    0x4804c540
		}


					group "Product3" -- block-group
					{
					 block: "Product"
					}
						p_0_RiccatiRegler_Anlage_real_T_0[424]
						{
						 type:    RiccatiRegler_Anlage_ArrayDT0_6_1_Col*
						 alias:   "Out1"
						 flags:   OUTPUT|READONLY
		 addr:    0x4804c540
		}


					endgroup -- block-group "Product3"

					group "Sum" -- block-group
					{
					 block: "Sum"
					}
						p_0_RiccatiRegler_Anlage_real_T_0[422]
						{
						 type:    RiccatiRegler_Anlage_ArrayDT0_2_1_Col*
						 alias:   "Out1"
						 flags:   OUTPUT|READONLY
		 addr:    0x4804c540
		}


					endgroup -- block-group "Sum"



				endgroup -- subsystem-group "MeasurementUpdate"


			endgroup -- subsystem-group "Observer"
  
  
			group "ReducedQRN" -- subsystem-group

				-- Skipping output Qbar
				-- Skipping output Rbar
				-- Skipping output Nbar


				group "Constant" -- block-group
				{
				 block: "Constant"
				}
					-- Skipping output Out1
					p_1_RiccatiRegler_Anlage_real32_T_2[1]
					{
					 type:    flt(32,IEEE)*
					 alias:   "Value"
					 flags:   PARAM
 addr:    0x4804c56c
}


				endgroup -- block-group "Constant"



			endgroup -- subsystem-group "ReducedQRN"
  
  
			group "ScalarExpansionP0" -- subsystem-group

				p_0_RiccatiRegler_Anlage_real_T_0[296]
				{
				 type:    RiccatiRegler_Anlage_ArrayDT0_6_6_Col*
				 alias:   "u_"
				 flags:   OUTPUT|READONLY
 addr:    0x4804c540
}




			endgroup -- subsystem-group "ScalarExpansionP0"
  
  
			group "ScalarExpansionQ" -- subsystem-group

				p_0_RiccatiRegler_Anlage_real_T_0[332]
				{
				 type:    RiccatiRegler_Anlage_ArrayDT0_2_2_Col*
				 alias:   "u_"
				 flags:   OUTPUT|READONLY
		 addr:    0x4804c540
		}




			endgroup -- subsystem-group "ScalarExpansionQ"
  
  
			group "ScalarExpansionR" -- subsystem-group

				p_0_RiccatiRegler_Anlage_real_T_0[336]
				{
				 type:    RiccatiRegler_Anlage_ArrayDT0_2_2_Col*
				 alias:   "u_"
				 flags:   OUTPUT|READONLY
 addr:    0x4804c540
}




			endgroup -- subsystem-group "ScalarExpansionR"
  
  
			group "UseCurrentEstimator" -- subsystem-group

				p_0_RiccatiRegler_Anlage_real_T_0[11]
				{
				 type:    RiccatiRegler_Anlage_ArrayDT0_6*
				 alias:   "xhat"
				 flags:   OUTPUT|READONLY
 addr:    0x4804c540
}




			endgroup -- subsystem-group "UseCurrentEstimator"
  
  
			group "checkA" -- subsystem-group

				-- Skipping output u_




			endgroup -- subsystem-group "checkA"
  
  
			group "checkB" -- subsystem-group

				-- Skipping output u_




			endgroup -- subsystem-group "checkB"
  
  
			group "checkC" -- subsystem-group

				-- Skipping output u_




			endgroup -- subsystem-group "checkC"
  
  
			group "checkD" -- subsystem-group

				-- Skipping output u_




			endgroup -- subsystem-group "checkD"
  
  
			group "checkEnable" -- subsystem-group

				-- Skipping output u_




			endgroup -- subsystem-group "checkEnable"
  
  
			group "checkG" -- subsystem-group

				-- Skipping output u_




			endgroup -- subsystem-group "checkG"
  
  
			group "checkH" -- subsystem-group

				-- Skipping output u_




			endgroup -- subsystem-group "checkH"
  
  
			group "checkN" -- subsystem-group

				-- Skipping output u_




			endgroup -- subsystem-group "checkN"
  
  
			group "checkP0" -- subsystem-group

				-- Skipping output u_




			endgroup -- subsystem-group "checkP0"
  
  
			group "checkQ" -- subsystem-group

				-- Skipping output u_




			endgroup -- subsystem-group "checkQ"
  
  
			group "checkR" -- subsystem-group

				-- Skipping output u_




			endgroup -- subsystem-group "checkR"
  
  
			group "checkReset" -- subsystem-group

				-- Skipping output u_




			endgroup -- subsystem-group "checkReset"
  
  
			group "checkX0" -- subsystem-group

				-- Skipping output


				group "CheckSignalProperties" -- block-group
				{
				 block: "S-Function"
				}
					-- Skipping input


					p_1_RiccatiRegler_Anlage_uint16_T_4[56]
					{
					 type:    RiccatiRegler_Anlage_ArrayDT5_47*
					 alias:   "P1"
					 flags:   PARAM
		 addr:    0x4804c574
		}
					p_1_RiccatiRegler_Anlage_uint16_T_4[103]
					{
					 type:    RiccatiRegler_Anlage_ArrayDT5_2*
					 alias:   "P2"
					 flags:   PARAM
 addr:    0x4804c574
}
					p_1_RiccatiRegler_Anlage_boolean_T_6[7]
					{
					 type:    uint(8)*
					 alias:   "P3"
					 range:   < 0 ; 1 >
					 bitmask: 0x01
					 flags:   PARAM
		 addr:    0x4804c57c
		}
					p_1_RiccatiRegler_Anlage_real_T_1[268]
					{
					 type:    flt(64,IEEE)*
					 alias:   "P4"
					 flags:   PARAM
		 addr:    0x4804c568
		}
					p_1_RiccatiRegler_Anlage_int32_T_3[8]
					{
					 type:    int(32)*
					 alias:   "P5"
					 flags:   PARAM
 addr:    0x4804c570
}
					p_1_RiccatiRegler_Anlage_int32_T_3[9]
					{
					 type:    int(32)*
					 alias:   "P6"
					 flags:   PARAM
		 addr:    0x4804c570
		}
					p_1_RiccatiRegler_Anlage_int32_T_3[10]
					{
					 type:    int(32)*
					 alias:   "P7"
					 flags:   PARAM
 addr:    0x4804c570
}
					p_1_RiccatiRegler_Anlage_int32_T_3[11]
					{
					 type:    int(32)*
					 alias:   "P8"
					 flags:   PARAM
 addr:    0x4804c570
}


				endgroup -- block-group "CheckSignalProperties"



			endgroup -- subsystem-group "checkX0"
  
  
			group "checku" -- subsystem-group

				p_0_RiccatiRegler_Anlage_real_T_6[0]
				{
				 type:    flt(64,IEEE)*
				 alias:   "y"
				 flags:   OUTPUT|READONLY
		 addr:    0x4804c558
		}


				group "CheckSignalProperties" -- block-group
				{
				 block: "S-Function"
				}
					-- Skipping input


					p_1_RiccatiRegler_Anlage_uint16_T_4[105]
					{
					 type:    RiccatiRegler_Anlage_ArrayDT5_47*
					 alias:   "P1"
					 flags:   PARAM
 addr:    0x4804c574
}
					p_1_RiccatiRegler_Anlage_uint16_T_4[152]
					{
					 type:    uint(16)*
					 alias:   "P2"
					 flags:   PARAM
 addr:    0x4804c574
}
					p_1_RiccatiRegler_Anlage_boolean_T_6[8]
					{
					 type:    uint(8)*
					 alias:   "P3"
					 range:   < 0 ; 1 >
					 bitmask: 0x01
					 flags:   PARAM
 addr:    0x4804c57c
}
					p_1_RiccatiRegler_Anlage_real_T_1[269]
					{
					 type:    flt(64,IEEE)*
					 alias:   "P4"
					 flags:   PARAM
 addr:    0x4804c568
}
					p_1_RiccatiRegler_Anlage_int32_T_3[12]
					{
					 type:    int(32)*
					 alias:   "P5"
					 flags:   PARAM
		 addr:    0x4804c570
		}
					p_1_RiccatiRegler_Anlage_int32_T_3[13]
					{
					 type:    int(32)*
					 alias:   "P6"
					 flags:   PARAM
 addr:    0x4804c570
}
					p_1_RiccatiRegler_Anlage_int32_T_3[14]
					{
					 type:    int(32)*
					 alias:   "P7"
					 flags:   PARAM
		 addr:    0x4804c570
		}
					p_1_RiccatiRegler_Anlage_int32_T_3[15]
					{
					 type:    int(32)*
					 alias:   "P8"
					 flags:   PARAM
 addr:    0x4804c570
}


				endgroup -- block-group "CheckSignalProperties"



			endgroup -- subsystem-group "checku"
  
  
			group "checky" -- subsystem-group

				-- Skipping output


				group "CheckSignalProperties" -- block-group
				{
				 block: "S-Function"
				}
					p_0_RiccatiRegler_Anlage_real_T_6[0]
					{
					 type:    flt(64,IEEE)*
					 alias:   "In1"
					 flags:   READONLY
 addr:    0x4804c558
}
					-- Skipping input


					p_1_RiccatiRegler_Anlage_uint16_T_4[153]
					{
					 type:    RiccatiRegler_Anlage_ArrayDT5_47*
					 alias:   "P1"
					 flags:   PARAM
 addr:    0x4804c574
}
					p_1_RiccatiRegler_Anlage_uint16_T_4[200]
					{
					 type:    uint(16)*
					 alias:   "P2"
					 flags:   PARAM
 addr:    0x4804c574
}
					p_1_RiccatiRegler_Anlage_boolean_T_6[9]
					{
					 type:    uint(8)*
					 alias:   "P3"
					 range:   < 0 ; 1 >
					 bitmask: 0x01
					 flags:   PARAM
		 addr:    0x4804c57c
		}
					p_1_RiccatiRegler_Anlage_real_T_1[270]
					{
					 type:    flt(64,IEEE)*
					 alias:   "P4"
					 flags:   PARAM
 addr:    0x4804c568
}
					p_1_RiccatiRegler_Anlage_int32_T_3[16]
					{
					 type:    int(32)*
					 alias:   "P5"
					 flags:   PARAM
 addr:    0x4804c570
}
					p_1_RiccatiRegler_Anlage_int32_T_3[17]
					{
					 type:    int(32)*
					 alias:   "P6"
					 flags:   PARAM
		 addr:    0x4804c570
		}
					p_1_RiccatiRegler_Anlage_int32_T_3[18]
					{
					 type:    int(32)*
					 alias:   "P7"
					 flags:   PARAM
 addr:    0x4804c570
}
					p_1_RiccatiRegler_Anlage_int32_T_3[19]
					{
					 type:    int(32)*
					 alias:   "P8"
					 flags:   PARAM
 addr:    0x4804c570
}


				endgroup -- block-group "CheckSignalProperties"



			endgroup -- subsystem-group "checky"


		endgroup -- subsystem-group "KF Laufkatze"
  
  
		group "Radians\nto Degrees" -- subsystem-group

			p_0_RiccatiRegler_Anlage_real_T_0[151]
			{
			 type:    flt(64,IEEE)*
			 alias:   "Degrees\nout"
			 flags:   OUTPUT|READONLY
		 addr:    0x4804c540
		}


			group "Gain" -- block-group
			{
			 block: "Gain"
			}
				p_0_RiccatiRegler_Anlage_real_T_0[151]
				{
				 type:    flt(64,IEEE)*
				 alias:   "Out1"
				 flags:   OUTPUT|READONLY
 addr:    0x4804c540
}
				p_1_RiccatiRegler_Anlage_real_T_1[86]
				{
				 type:    flt(64,IEEE)*
				 alias:   "Gain"
				 flags:   PARAM
 addr:    0x4804c568
}


			endgroup -- block-group "Gain"



		endgroup -- subsystem-group "Radians\nto Degrees"


	endgroup -- subsystem-group "Kalman Filter"
  
  
	group "P Regler" -- subsystem-group

		p_0_RiccatiRegler_Anlage_real_T_0[49]
		{
		 type:    flt(64,IEEE)*
		 alias:   "y"
		 flags:   OUTPUT|READONLY
 addr:    0x4804c540
}

		p_1_RiccatiRegler_Anlage_real_T_1[4]
		{
		 type:    flt(64,IEEE)*
		 alias:   "P"
		 flags:   PARAM
		 addr:    0x4804c568
		}

		group "Proportional Gain" -- block-group
		{
		 block: "Gain"
		}
			p_0_RiccatiRegler_Anlage_real_T_0[49]
			{
			 type:    flt(64,IEEE)*
			 alias:   "Out1"
			 flags:   OUTPUT|READONLY
		 addr:    0x4804c540
		}
			trcref0_P
			{
			 refgroup: ".."
			 refvar:   "P"
			 alias:    "P"
}
			trcref0_Gain
			{
			 refgroup: ".."
			 refvar:   "P"
			 alias:    "Gain"
			 flags:    DEPRECATED|HIDDEN
		}


		endgroup -- block-group "Proportional Gain"



	endgroup -- subsystem-group "P Regler"
  
  
	group "RTI Data" -- subsystem-group


	endgroup -- subsystem-group "RTI Data"
  
  
	group "Resolver_WEG" -- subsystem-group

		p_0_RiccatiRegler_Anlage_real_T_0[417]
		{
		 type:    flt(64,IEEE)*
		 alias:   "Position"
		 flags:   OUTPUT|READONLY
		 addr:    0x4804c540
		}
		p_0_RiccatiRegler_Anlage_boolean_T_2[2]
		{
		 type:    uint(8)*
		 alias:   "Data Valid"
		 range:   < 0 ; 1 >
		 bitmask: 0x01
		 flags:   OUTPUT|READONLY
 addr:    0x4804c548
}

	endgroup -- subsystem-group "Resolver_WEG"
  
  
	group "Schiene" -- subsystem-group

		p_0_RiccatiRegler_Anlage_real_T_0[1]
		{
		 type:    flt(64,IEEE)*
		 alias:   "ADC"
		 flags:   OUTPUT|READONLY
 addr:    0x4804c540
}

	endgroup -- subsystem-group "Schiene"
  
  
	group "Sollwerte" -- subsystem-group

		-- Skipping output


		group "psi" -- block-group
		{
		 block: "Constant"
		}
			-- Skipping output Out1
			p_1_RiccatiRegler_Anlage_real_T_1[29]
			{
			 type:    flt(64,IEEE)*
			 alias:   "Value"
			 flags:   PARAM
		 addr:    0x4804c568
		}


		endgroup -- block-group "psi"

		group "psi_dot" -- block-group
		{
		 block: "Constant"
		}
			-- Skipping output Out1
			p_1_RiccatiRegler_Anlage_real_T_1[30]
			{
			 type:    flt(64,IEEE)*
			 alias:   "Value"
			 flags:   PARAM
 addr:    0x4804c568
}


		endgroup -- block-group "psi_dot"

		group "x_dot" -- block-group
		{
		 block: "Constant"
		}
			-- Skipping output Out1
			p_1_RiccatiRegler_Anlage_real_T_1[28]
			{
			 type:    flt(64,IEEE)*
			 alias:   "Value"
			 flags:   PARAM
 addr:    0x4804c568
}


		endgroup -- block-group "x_dot"



	endgroup -- subsystem-group "Sollwerte"
  
  
	group "Startbedingung1" -- subsystem-group

		p_0_RiccatiRegler_Anlage_real_T_6[0]
		{
		 type:    flt(64,IEEE)*
		 alias:   "Out1"
		 flags:   OUTPUT|READONLY
 addr:    0x4804c558
}


		group "If" -- block-group
		{
		 block: "If"
		}
			-- Skipping output Out1


		endgroup -- block-group "If"

  
  
		group "If Action\nSubsystem" -- subsystem-group

			p_0_RiccatiRegler_Anlage_real_T_6[0]
			{
			 type:    flt(64,IEEE)*
			 alias:   "Out1"
			 flags:   OUTPUT|READONLY
 addr:    0x4804c558
}


			group "In1" -- block-group
			{
			 block: "Inport"
			}
				p_0_RiccatiRegler_Anlage_real_T_6[0]
				{
				 type:    flt(64,IEEE)*
				 alias:   "Out1"
				 flags:   OUTPUT|READONLY
		 addr:    0x4804c558
		}


			endgroup -- block-group "In1"



		endgroup -- subsystem-group "If Action\nSubsystem"


	endgroup -- subsystem-group "Startbedingung1"
  
  
	group "Startbedingung2" -- subsystem-group

		p_0_RiccatiRegler_Anlage_real_T_5[0]
		{
		 type:    flt(64,IEEE)*
		 alias:   "Out1"
		 flags:   OUTPUT|READONLY
 addr:    0x4804c554
}


		group "If" -- block-group
		{
		 block: "If"
		}
			-- Skipping output Out1


		endgroup -- block-group "If"

  
  
		group "If Action\nSubsystem" -- subsystem-group

			p_0_RiccatiRegler_Anlage_real_T_5[0]
			{
			 type:    flt(64,IEEE)*
			 alias:   "Out1"
			 flags:   OUTPUT|READONLY
 addr:    0x4804c554
}


			group "In1" -- block-group
			{
			 block: "Inport"
			}
				p_0_RiccatiRegler_Anlage_real_T_5[0]
				{
				 type:    flt(64,IEEE)*
				 alias:   "Out1"
				 flags:   OUTPUT|READONLY
 addr:    0x4804c554
}


			endgroup -- block-group "In1"



		endgroup -- subsystem-group "If Action\nSubsystem"


	endgroup -- subsystem-group "Startbedingung2"
  
  
	group "Startbedingung3" -- subsystem-group

		p_0_RiccatiRegler_Anlage_real_T_4[0]
		{
		 type:    flt(64,IEEE)*
		 alias:   "Out1"
		 flags:   OUTPUT|READONLY
		 addr:    0x4804c550
		}


		group "If" -- block-group
		{
		 block: "If"
		}
			-- Skipping output Out1


		endgroup -- block-group "If"

  
  
		group "If Action\nSubsystem" -- subsystem-group

			p_0_RiccatiRegler_Anlage_real_T_4[0]
			{
			 type:    flt(64,IEEE)*
			 alias:   "Out1"
			 flags:   OUTPUT|READONLY
		 addr:    0x4804c550
		}


			group "In1" -- block-group
			{
			 block: "Inport"
			}
				p_0_RiccatiRegler_Anlage_real_T_4[0]
				{
				 type:    flt(64,IEEE)*
				 alias:   "Out1"
				 flags:   OUTPUT|READONLY
		 addr:    0x4804c550
		}


			endgroup -- block-group "In1"



		endgroup -- subsystem-group "If Action\nSubsystem"


	endgroup -- subsystem-group "Startbedingung3"
  
  
	group "Startbedingung4" -- subsystem-group

		p_0_RiccatiRegler_Anlage_real_T_3[0]
		{
		 type:    flt(64,IEEE)*
		 alias:   "Out1"
		 flags:   OUTPUT|READONLY
		 addr:    0x4804c54c
		}


		group "If" -- block-group
		{
		 block: "If"
		}
			-- Skipping output Out1


		endgroup -- block-group "If"

  
  
		group "If Action\nSubsystem" -- subsystem-group

			p_0_RiccatiRegler_Anlage_real_T_3[0]
			{
			 type:    flt(64,IEEE)*
			 alias:   "Out1"
			 flags:   OUTPUT|READONLY
		 addr:    0x4804c54c
		}


			group "In1" -- block-group
			{
			 block: "Inport"
			}
				p_0_RiccatiRegler_Anlage_real_T_3[0]
				{
				 type:    flt(64,IEEE)*
				 alias:   "Out1"
				 flags:   OUTPUT|READONLY
 addr:    0x4804c54c
}


			endgroup -- block-group "In1"



		endgroup -- subsystem-group "If Action\nSubsystem"


	endgroup -- subsystem-group "Startbedingung4"
  
  
	group "Subsystem" -- subsystem-group

		p_0_RiccatiRegler_Anlage_real_T_0[419]
		{
		 type:    flt(64,IEEE)*
		 alias:   "Laufkatze_AWG_ADC_Soll"
		 flags:   OUTPUT|READONLY
 addr:    0x4804c540
}
		p_0_RiccatiRegler_Anlage_real_T_0[420]
		{
		 type:    flt(64,IEEE)*
		 alias:   "Hubmotor_AWG_ADC_Soll"
		 flags:   OUTPUT|READONLY
 addr:    0x4804c540
}
		p_0_RiccatiRegler_Anlage_real_T_0[421]
		{
		 type:    flt(64,IEEE)*
		 alias:   "Magnet"
		 flags:   OUTPUT|READONLY
 addr:    0x4804c540
}
		p_0_RiccatiRegler_Anlage_boolean_T_2[3]
		{
		 type:    uint(8)*
		 alias:   "Regler_An"
		 range:   < 0 ; 1 >
		 bitmask: 0x01
		 flags:   OUTPUT|READONLY
		 addr:    0x4804c548
		}


		group "Clock" -- block-group
		{
		 block: "Clock"
		}
			p_0_RiccatiRegler_Anlage_real_T_0[46]
			{
			 type:    flt(64,IEEE)*
			 alias:   "Out1"
			 flags:   OUTPUT|READONLY
		 addr:    0x4804c540
		}


		endgroup -- block-group "Clock"

		group "MATLAB System" -- block-group
		{
		 block: "MATLABSystem"
		}
			p_0_RiccatiRegler_Anlage_real_T_0[419]
			{
			 type:    flt(64,IEEE)*
			 alias:   "Out1"
			 flags:   OUTPUT|READONLY
 addr:    0x4804c540
}
			p_0_RiccatiRegler_Anlage_real_T_0[420]
			{
			 type:    flt(64,IEEE)*
			 alias:   "Out2"
			 flags:   OUTPUT|READONLY
 addr:    0x4804c540
}
			p_0_RiccatiRegler_Anlage_real_T_0[421]
			{
			 type:    flt(64,IEEE)*
			 alias:   "Out3"
			 flags:   OUTPUT|READONLY
		 addr:    0x4804c540
		}
			p_0_RiccatiRegler_Anlage_boolean_T_2[3]
			{
			 type:    uint(8)*
			 alias:   "Out4"
			 range:   < 0 ; 1 >
			 bitmask: 0x01
			 flags:   OUTPUT|READONLY
 addr:    0x4804c548
}
			p_0_RiccatiRegler_Anlage_boolean_T_2[4]
			{
			 type:    uint(8)*
			 alias:   "Out5"
			 range:   < 0 ; 1 >
			 bitmask: 0x01
			 flags:   OUTPUT|READONLY
		 addr:    0x4804c548
		}
			p_0_RiccatiRegler_Anlage_boolean_T_2[5]
			{
			 type:    uint(8)*
			 alias:   "Out6"
			 range:   < 0 ; 1 >
			 bitmask: 0x01
			 flags:   OUTPUT|READONLY
		 addr:    0x4804c548
		}
			p_0_RiccatiRegler_Anlage_boolean_T_2[6]
			{
			 type:    uint(8)*
			 alias:   "Out7"
			 range:   < 0 ; 1 >
			 bitmask: 0x01
			 flags:   OUTPUT|READONLY
 addr:    0x4804c548
}
			p_0_RiccatiRegler_Anlage_boolean_T_2[7]
			{
			 type:    uint(8)*
			 alias:   "Out8"
			 range:   < 0 ; 1 >
			 bitmask: 0x01
			 flags:   OUTPUT|READONLY
 addr:    0x4804c548
}
			p_0_RiccatiRegler_Anlage_boolean_T_2[8]
			{
			 type:    uint(8)*
			 alias:   "Out9"
			 range:   < 0 ; 1 >
			 bitmask: 0x01
			 flags:   OUTPUT|READONLY
 addr:    0x4804c548
}
			p_0_RiccatiRegler_Anlage_boolean_T_2[9]
			{
			 type:    uint(8)*
			 alias:   "Out10"
			 range:   < 0 ; 1 >
			 bitmask: 0x01
			 flags:   OUTPUT|READONLY
 addr:    0x4804c548
}
			p_1_RiccatiRegler_Anlage_real_T_1[7]
			{
			 type:    flt(64,IEEE)*
			 alias:   "start_time"
			 flags:   PARAM
		 addr:    0x4804c568
		}
			p_1_RiccatiRegler_Anlage_boolean_T_6[0]
			{
			 type:    uint(8)*
			 alias:   "add_midpoints"
			 range:   < 0 ; 1 >
			 bitmask: 0x01
			 flags:   PARAM
 addr:    0x4804c57c
}
			p_1_RiccatiRegler_Anlage_real_T_1[8]
			{
			 type:    flt(64,IEEE)*
			 alias:   "midpoint_height"
			 flags:   PARAM
 addr:    0x4804c568
}


		endgroup -- block-group "MATLAB System"

		group "angle" -- block-group
		{
		 block: "Scope"
		}
			p_0_RiccatiRegler_Anlage_real_T_0[45]
			{
			 type:    flt(64,IEEE)*
			 alias:   "In1"
			 flags:   READONLY
 addr:    0x4804c540
}



		endgroup -- block-group "angle"

		group "angle_OK" -- block-group
		{
		 block: "Scope"
		}
			p_0_RiccatiRegler_Anlage_boolean_T_2[8]
			{
			 type:    uint(8)*
			 alias:   "In1"
			 range:   < 0 ; 1 >
			 bitmask: 0x01
			 flags:   READONLY
		 addr:    0x4804c548
		}



		endgroup -- block-group "angle_OK"

		group "angle_speed" -- block-group
		{
		 block: "Scope"
		}
			p_0_RiccatiRegler_Anlage_real_T_0[20]
			{
			 type:    flt(64,IEEE)*
			 alias:   "In1"
			 flags:   READONLY
 addr:    0x4804c540
}



		endgroup -- block-group "angle_speed"

		group "angle_speed_OK" -- block-group
		{
		 block: "Scope"
		}
			p_0_RiccatiRegler_Anlage_boolean_T_2[9]
			{
			 type:    uint(8)*
			 alias:   "In1"
			 range:   < 0 ; 1 >
			 bitmask: 0x01
			 flags:   READONLY
		 addr:    0x4804c548
		}



		endgroup -- block-group "angle_speed_OK"

		group "horiz_pos" -- block-group
		{
		 block: "Scope"
		}
			p_0_RiccatiRegler_Anlage_real_T_0[4]
			{
			 type:    flt(64,IEEE)*
			 alias:   "In1"
			 flags:   READONLY
		 addr:    0x4804c540
		}



		endgroup -- block-group "horiz_pos"

		group "horiz_speed" -- block-group
		{
		 block: "Scope"
		}
			p_0_RiccatiRegler_Anlage_real_T_0[23]
			{
			 type:    flt(64,IEEE)*
			 alias:   "In1"
			 flags:   READONLY
 addr:    0x4804c540
}



		endgroup -- block-group "horiz_speed"

		group "magnet" -- block-group
		{
		 block: "Scope"
		}
			p_0_RiccatiRegler_Anlage_real_T_0[421]
			{
			 type:    flt(64,IEEE)*
			 alias:   "In1"
			 flags:   READONLY
 addr:    0x4804c540
}



		endgroup -- block-group "magnet"

		group "regler_an" -- block-group
		{
		 block: "Scope"
		}
			p_0_RiccatiRegler_Anlage_boolean_T_2[3]
			{
			 type:    uint(8)*
			 alias:   "In1"
			 range:   < 0 ; 1 >
			 bitmask: 0x01
			 flags:   READONLY
 addr:    0x4804c548
}



		endgroup -- block-group "regler_an"

		group "vert_pos" -- block-group
		{
		 block: "Scope"
		}
			p_0_RiccatiRegler_Anlage_real_T_0[26]
			{
			 type:    flt(64,IEEE)*
			 alias:   "In1"
			 flags:   READONLY
 addr:    0x4804c540
}



		endgroup -- block-group "vert_pos"

		group "vert_speed" -- block-group
		{
		 block: "Scope"
		}
			p_0_RiccatiRegler_Anlage_real_T_0[39]
			{
			 type:    flt(64,IEEE)*
			 alias:   "In1"
			 flags:   READONLY
		 addr:    0x4804c540
		}



		endgroup -- block-group "vert_speed"

		group "x_pos_OK" -- block-group
		{
		 block: "Scope"
		}
			p_0_RiccatiRegler_Anlage_boolean_T_2[4]
			{
			 type:    uint(8)*
			 alias:   "In1"
			 range:   < 0 ; 1 >
			 bitmask: 0x01
			 flags:   READONLY
		 addr:    0x4804c548
		}



		endgroup -- block-group "x_pos_OK"

		group "x_soll" -- block-group
		{
		 block: "Scope"
		}
			p_0_RiccatiRegler_Anlage_real_T_0[419]
			{
			 type:    flt(64,IEEE)*
			 alias:   "In1"
			 flags:   READONLY
 addr:    0x4804c540
}



		endgroup -- block-group "x_soll"

		group "x_speed_OK" -- block-group
		{
		 block: "Scope"
		}
			p_0_RiccatiRegler_Anlage_boolean_T_2[5]
			{
			 type:    uint(8)*
			 alias:   "In1"
			 range:   < 0 ; 1 >
			 bitmask: 0x01
			 flags:   READONLY
		 addr:    0x4804c548
		}



		endgroup -- block-group "x_speed_OK"

		group "y_pos_OK" -- block-group
		{
		 block: "Scope"
		}
			p_0_RiccatiRegler_Anlage_boolean_T_2[6]
			{
			 type:    uint(8)*
			 alias:   "In1"
			 range:   < 0 ; 1 >
			 bitmask: 0x01
			 flags:   READONLY
		 addr:    0x4804c548
		}



		endgroup -- block-group "y_pos_OK"

		group "y_soll" -- block-group
		{
		 block: "Scope"
		}
			p_0_RiccatiRegler_Anlage_real_T_0[420]
			{
			 type:    flt(64,IEEE)*
			 alias:   "In1"
			 flags:   READONLY
		 addr:    0x4804c540
		}



		endgroup -- block-group "y_soll"

		group "y_speed_OK" -- block-group
		{
		 block: "Scope"
		}
			p_0_RiccatiRegler_Anlage_boolean_T_2[7]
			{
			 type:    uint(8)*
			 alias:   "In1"
			 range:   < 0 ; 1 >
			 bitmask: 0x01
			 flags:   READONLY
 addr:    0x4804c548
}



		endgroup -- block-group "y_speed_OK"



	endgroup -- subsystem-group "Subsystem"
  
  
	group "Winkel" -- subsystem-group

		p_0_RiccatiRegler_Anlage_real_T_0[40]
		{
		 type:    flt(64,IEEE)*
		 alias:   "Position"
		 flags:   OUTPUT|READONLY
		 addr:    0x4804c540
		}
		p_0_RiccatiRegler_Anlage_real_T_0[41]
		{
		 type:    flt(64,IEEE)*
		 alias:   "Speed"
		 desc:    "No data (unused channel) "
		 flags:   OUTPUT|READONLY
		 addr:    0x4804c540
		}

	endgroup -- subsystem-group "Winkel"
  
  
	group "Winkelsensor_Supply" -- subsystem-group


	endgroup -- subsystem-group "Winkelsensor_Supply"
  
  
	group "xUout1" -- subsystem-group

		p_0_RiccatiRegler_Anlage_real_T_0[0]
		{
		 type:    flt(64,IEEE)*
		 alias:   "ADC"
		 flags:   OUTPUT|READONLY
 addr:    0x4804c540
}

	endgroup -- subsystem-group "xUout1"
  
  
	group "yUout1" -- subsystem-group

		p_0_RiccatiRegler_Anlage_real_T_0[24]
		{
		 type:    flt(64,IEEE)*
		 alias:   "ADC"
		 flags:   OUTPUT|READONLY
 addr:    0x4804c540
}

	endgroup -- subsystem-group "yUout1"
  
  
	group "Umrechnung Sensor" -- subsystem-group

		p_0_RiccatiRegler_Anlage_real_T_0[418]
		{
		 type:    flt(64,IEEE)*
		 alias:   "theta"
		 flags:   OUTPUT|READONLY
 addr:    0x4804c540
}




	endgroup -- subsystem-group "Umrechnung Sensor"



endgroup -- "Model Root"
-- ******** Tunable Parameters ************************************************

group "Tunable Parameters"

	p_1_RiccatiRegler_Anlage_struct_fjV6IdSatgurDUg9jrdNzD_0[0]
	{
	 type:    struct RiccatiRegler_Anlage_struct_fjV6IdSatgurDUg9jrdNzD*
	 alias:   "param"
	 flags:   PARAM
	 addr:    0x4804c564
	}
	p_1_RiccatiRegler_Anlage_real_T_1[0]
	{
	 type:    RiccatiRegler_Anlage_ArrayDT0_4*
	 alias:   "K"
	 flags:   PARAM
 addr:    0x4804c568
}

endgroup

-- ******** State Machine Data ************************************************

group "State Machine Data"


endgroup


-- ******** Labels ************************************************************

-- Generation of labels turned off with TRCGenerateLabels option.

-- ******** RTT Dynamic Variables *********************************************

group "RTT Dynamic Variables"

endgroup

-- ******** User variables from model_usr.trc *********************************

-- RTI_USR_TRC_BEGIN

-- No user file RiccatiRegler_Anlage_usr.trc found.

-- RTI_USR_TRC_END

-- ******** EESPort States Variables ******************************************
group "XIL API"
{ 
  flags: COLLAPSED
}

  group "EESPort"
  {  
    flags: COLLAPSED
  }

    p_xilapi_eesport_activeerrorset_uint32_T
    {
      type:    uint(32)*
      alias:   "Active ErrorSet"
      desc:    "Index of active ErrorSet or 0 if no ErrorSet is active."
      flags:   OUTPUT|READONLY
      range:   < 0 ; 4294967295 >
	 addr:    0x48048e24
	}

    p_xilapi_eesport_erroractivated_uint32_T
    {
      type:    uint(32)*
      alias:   "Error Activated"
      desc:    "0 - no error is activated on hardware, 1 - at least one error is activated on hardware."  
      flags:   OUTPUT|READONLY
      range:   < 0 ; 1 >
			 addr:    0x48048e20
			}

    p_xilapi_eesport_errorswitching_uint32_T
    {
      type:    uint(32)*
      alias:   "Error Switching"
      desc:    "0 - no switching operation running on hardware, 1 -  switching operation running on hardware."
      flags:   OUTPUT|READONLY
      range:   < 0 ; 1 >
			 addr:    0x48048e1c
			}

    xilapi_eesport_flags_uint32_T
    {
      type:    uint(32)
      alias:   "Flags"
      flags:   OUTPUT|READONLY
      range:   < 0 ; 4294967295 >
 addr:    0x4804c644
}

    xilapi_eesport_trigger_uint32_T
    {
      type:    uint(32)
      alias:   "Trigger"
      flags:   OUTPUT|READONLY
      range:   < 0 ; 4294967295 >
 addr:    0x4804c640
}

    endgroup -- "EESPort"

endgroup -- "XILAPI"



-- ******** [EOF] *************************************************************

