See license file for specifics of licenses. 

IMPORTANT NOTE: The license only allows you to clone this repo; you may not fork it.

Timeline ~

2-27: cell pseudocode and block diagram

3-1: create test traces, PPA analysis of compute cell, post-par sim log

3-3: control logic state machine diagram

3-6: test traces, PPA analysis, post-par sim logg

3-8: add gifs to report

3-8: determine core area of accelerator, final core/IO clock, post-par sim log
     DRC, LVS pass

OPTIONAL: checkpoint 4, optimize as much as possible, show design optimizations
          PPA results, improvements made, etc.