Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto cf176852e75f48fa93e5e2cf8a3ead93 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Div_Clk_func_synth xil_defaultlib.Div_Clk -log elaborate.log 
Using 2 slave threads.
ERROR: [XSIM 43-3225] Cannot find design unit xil_defaultlib.Div_Clk in library work located at xsim.dir/work.
