<stg><name>los_Pipeline_VITIS_LOOP_339_14</name>


<trans_list>

<trans id="88" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="89" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="90" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="91" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="95" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="92" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="32" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %err = alloca i32 1

]]></Node>
<StgValue><ssdm name="err"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="32" op_0_bw="32">
<![CDATA[
newFuncRoot:1 %y0 = alloca i32 1

]]></Node>
<StgValue><ssdm name="y0"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="32" op_0_bw="32">
<![CDATA[
newFuncRoot:2 %x0 = alloca i32 1

]]></Node>
<StgValue><ssdm name="x0"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="32" op_0_bw="32">
<![CDATA[
newFuncRoot:3 %sight_6 = alloca i32 1

]]></Node>
<StgValue><ssdm name="sight_6"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
newFuncRoot:4 %sext_ln320_read = read i7 @_ssdm_op_Read.ap_auto.i7, i7 %sext_ln320

]]></Node>
<StgValue><ssdm name="sext_ln320_read"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
newFuncRoot:5 %select_ln321_read = read i2 @_ssdm_op_Read.ap_auto.i2, i2 %select_ln321

]]></Node>
<StgValue><ssdm name="select_ln321_read"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
newFuncRoot:6 %zext_ln315_1_read = read i6 @_ssdm_op_Read.ap_auto.i6, i6 %zext_ln315_1

]]></Node>
<StgValue><ssdm name="zext_ln315_1_read"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
newFuncRoot:7 %sext_ln315_read = read i6 @_ssdm_op_Read.ap_auto.i6, i6 %sext_ln315

]]></Node>
<StgValue><ssdm name="sext_ln315_read"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
newFuncRoot:8 %sext_ln337_read = read i7 @_ssdm_op_Read.ap_auto.i7, i7 %sext_ln337

]]></Node>
<StgValue><ssdm name="sext_ln337_read"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
newFuncRoot:9 %zext_ln315_3_read = read i4 @_ssdm_op_Read.ap_auto.i4, i4 %zext_ln315_3

]]></Node>
<StgValue><ssdm name="zext_ln315_3_read"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
newFuncRoot:10 %zext_ln326_read = read i6 @_ssdm_op_Read.ap_auto.i6, i6 %zext_ln326

]]></Node>
<StgValue><ssdm name="zext_ln326_read"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="32" op_0_bw="7">
<![CDATA[
newFuncRoot:11 %sext_ln320_cast = sext i7 %sext_ln320_read

]]></Node>
<StgValue><ssdm name="sext_ln320_cast"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="32" op_0_bw="2">
<![CDATA[
newFuncRoot:12 %select_ln321_cast = sext i2 %select_ln321_read

]]></Node>
<StgValue><ssdm name="select_ln321_cast"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="32" op_0_bw="6">
<![CDATA[
newFuncRoot:13 %zext_ln315_1_cast = zext i6 %zext_ln315_1_read

]]></Node>
<StgValue><ssdm name="zext_ln315_1_cast"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="32" op_0_bw="6">
<![CDATA[
newFuncRoot:14 %sext_ln315_cast = sext i6 %sext_ln315_read

]]></Node>
<StgValue><ssdm name="sext_ln315_cast"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="32" op_0_bw="7">
<![CDATA[
newFuncRoot:15 %sext_ln337_cast = sext i7 %sext_ln337_read

]]></Node>
<StgValue><ssdm name="sext_ln337_cast"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="32" op_0_bw="4">
<![CDATA[
newFuncRoot:16 %zext_ln315_3_cast = zext i4 %zext_ln315_3_read

]]></Node>
<StgValue><ssdm name="zext_ln315_3_cast"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="32" op_0_bw="6">
<![CDATA[
newFuncRoot:17 %zext_ln326_cast = zext i6 %zext_ln326_read

]]></Node>
<StgValue><ssdm name="zext_ln326_cast"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:18 %store_ln317 = store i32 1, i32 %sight_6

]]></Node>
<StgValue><ssdm name="store_ln317"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:19 %store_ln318 = store i32 %zext_ln326_cast, i32 %x0

]]></Node>
<StgValue><ssdm name="store_ln318"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:20 %store_ln319 = store i32 %zext_ln315_3_cast, i32 %y0

]]></Node>
<StgValue><ssdm name="store_ln319"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:21 %store_ln337 = store i32 %sext_ln337_cast, i32 %err

]]></Node>
<StgValue><ssdm name="store_ln337"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:22 %br_ln0 = br void %while.body464

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
while.body464:0 %y0_7 = load i32 %y0

]]></Node>
<StgValue><ssdm name="y0_7"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
while.body464:1 %x0_7 = load i32 %x0

]]></Node>
<StgValue><ssdm name="x0_7"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
while.body464:2 %specpipeline_ln337 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_9

]]></Node>
<StgValue><ssdm name="specpipeline_ln337"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
while.body464:3 %specloopname_ln339 = specloopname void @_ssdm_op_SpecLoopName, void @empty_6

]]></Node>
<StgValue><ssdm name="specloopname_ln339"/></StgValue>
</operation>

<operation id="37" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
while.body464:4 %icmp_ln340 = icmp_eq  i32 %x0_7, i32 32

]]></Node>
<StgValue><ssdm name="icmp_ln340"/></StgValue>
</operation>

<operation id="38" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
while.body464:5 %icmp_ln340_1 = icmp_eq  i32 %y0_7, i32 32

]]></Node>
<StgValue><ssdm name="icmp_ln340_1"/></StgValue>
</operation>

<operation id="39" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
while.body464:6 %and_ln340 = and i1 %icmp_ln340, i1 %icmp_ln340_1

]]></Node>
<StgValue><ssdm name="and_ln340"/></StgValue>
</operation>

<operation id="40" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
while.body464:7 %br_ln340 = br i1 %and_ln340, void %land.lhs.true468, void %if.end475

]]></Node>
<StgValue><ssdm name="br_ln340"/></StgValue>
</operation>

<operation id="41" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln340" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="44" bw="4" op_0_bw="32">
<![CDATA[
land.lhs.true468:1 %trunc_ln340 = trunc i32 %y0_7

]]></Node>
<StgValue><ssdm name="trunc_ln340"/></StgValue>
</operation>

<operation id="42" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln340" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="45" bw="10" op_0_bw="10" op_1_bw="4" op_2_bw="6">
<![CDATA[
land.lhs.true468:2 %shl_ln6 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i4.i6, i4 %trunc_ln340, i6 0

]]></Node>
<StgValue><ssdm name="shl_ln6"/></StgValue>
</operation>

<operation id="43" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln340" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="10" op_0_bw="32">
<![CDATA[
land.lhs.true468:3 %trunc_ln337 = trunc i32 %x0_7

]]></Node>
<StgValue><ssdm name="trunc_ln337"/></StgValue>
</operation>

<operation id="44" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln340" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
land.lhs.true468:4 %add_ln340 = add i10 %shl_ln6, i10 %trunc_ln337

]]></Node>
<StgValue><ssdm name="add_ln340"/></StgValue>
</operation>
</state>

<state id="2" st_id="3">

<operation id="45" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln340" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="64" op_0_bw="10">
<![CDATA[
land.lhs.true468:5 %zext_ln340 = zext i10 %add_ln340

]]></Node>
<StgValue><ssdm name="zext_ln340"/></StgValue>
</operation>

<operation id="46" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln340" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="49" bw="10" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
land.lhs.true468:6 %obstacles_6_addr = getelementptr i1 %obstacles_6, i64 0, i64 %zext_ln340

]]></Node>
<StgValue><ssdm name="obstacles_6_addr"/></StgValue>
</operation>

<operation id="47" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln340" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="1" op_0_bw="10">
<![CDATA[
land.lhs.true468:7 %obstacles_6_load = load i10 %obstacles_6_addr

]]></Node>
<StgValue><ssdm name="obstacles_6_load"/></StgValue>
</operation>
</state>

<state id="3" st_id="4">

<operation id="48" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln340" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="1" op_0_bw="10">
<![CDATA[
land.lhs.true468:7 %obstacles_6_load = load i10 %obstacles_6_addr

]]></Node>
<StgValue><ssdm name="obstacles_6_load"/></StgValue>
</operation>
</state>

<state id="4" st_id="5">

<operation id="49" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln340" val="0"/>
<literal name="obstacles_6_load" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="43" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
land.lhs.true468:0 %sight_6_load = load i32 %sight_6

]]></Node>
<StgValue><ssdm name="sight_6_load"/></StgValue>
</operation>

<operation id="50" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln340" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="51" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
land.lhs.true468:8 %select_ln340 = select i1 %obstacles_6_load, i32 0, i32 %sight_6_load

]]></Node>
<StgValue><ssdm name="select_ln340"/></StgValue>
</operation>

<operation id="51" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln340" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="52" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
land.lhs.true468:9 %store_ln317 = store i32 %select_ln340, i32 %sight_6

]]></Node>
<StgValue><ssdm name="store_ln317"/></StgValue>
</operation>

<operation id="52" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln340" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="53" bw="0" op_0_bw="0">
<![CDATA[
land.lhs.true468:10 %br_ln340 = br void %if.end475

]]></Node>
<StgValue><ssdm name="br_ln340"/></StgValue>
</operation>
</state>

<state id="5" st_id="6">

<operation id="53" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="0">
<![CDATA[
if.end475:0 %sight_6_1 = load i32 %sight_6

]]></Node>
<StgValue><ssdm name="sight_6_1"/></StgValue>
</operation>

<operation id="54" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.end475:1 %icmp_ln342 = icmp_eq  i32 %sight_6_1, i32 0

]]></Node>
<StgValue><ssdm name="icmp_ln342"/></StgValue>
</operation>

<operation id="55" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
if.end475:2 %or_ln342 = or i1 %and_ln340, i1 %icmp_ln342

]]></Node>
<StgValue><ssdm name="or_ln342"/></StgValue>
</operation>

<operation id="56" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
if.end475:3 %br_ln342 = br i1 %or_ln342, void %if.end482, void %while.end496.exitStub

]]></Node>
<StgValue><ssdm name="br_ln342"/></StgValue>
</operation>

<operation id="57" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln342" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
if.end482:0 %err_load = load i32 %err

]]></Node>
<StgValue><ssdm name="err_load"/></StgValue>
</operation>

<operation id="58" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln342" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.end482:1 %e2 = shl i32 %err_load, i32 1

]]></Node>
<StgValue><ssdm name="e2"/></StgValue>
</operation>

<operation id="59" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln342" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.end482:2 %icmp_ln345 = icmp_sgt  i32 %e2, i32 %sext_ln315_cast

]]></Node>
<StgValue><ssdm name="icmp_ln345"/></StgValue>
</operation>

<operation id="60" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln342" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="63" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.end482:3 %err_10 = sub i32 %err_load, i32 %zext_ln315_1_cast

]]></Node>
<StgValue><ssdm name="err_10"/></StgValue>
</operation>

<operation id="61" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln342" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="64" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.end482:4 %x0_8 = add i32 %x0_7, i32 %select_ln321_cast

]]></Node>
<StgValue><ssdm name="x0_8"/></StgValue>
</operation>

<operation id="62" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln342" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="65" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
if.end482:5 %x0_9 = select i1 %icmp_ln345, i32 %x0_8, i32 %x0_7

]]></Node>
<StgValue><ssdm name="x0_9"/></StgValue>
</operation>

<operation id="63" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln342" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="66" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
if.end482:6 %err_11 = select i1 %icmp_ln345, i32 %err_10, i32 %err_load

]]></Node>
<StgValue><ssdm name="err_11"/></StgValue>
</operation>

<operation id="64" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln342" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="67" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.end482:7 %icmp_ln350 = icmp_slt  i32 %e2, i32 %sext_ln320_cast

]]></Node>
<StgValue><ssdm name="icmp_ln350"/></StgValue>
</operation>

<operation id="65" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln342" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="69" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.end482:9 %y0_8 = add i32 %y0_7, i32 1

]]></Node>
<StgValue><ssdm name="y0_8"/></StgValue>
</operation>

<operation id="66" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln342" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="70" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
if.end482:10 %y0_9 = select i1 %icmp_ln350, i32 %y0_8, i32 %y0_7

]]></Node>
<StgValue><ssdm name="y0_9"/></StgValue>
</operation>

<operation id="73" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln342" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="77" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
while.end496.exitStub:0 %write_ln0 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %sight_6_1_out, i32 %sight_6_1

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="74" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln342" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="0">
<![CDATA[
while.end496.exitStub:1 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>

<state id="6" st_id="7">

<operation id="67" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln350" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.end482:8 %err_12 = add i32 %err_11, i32 %sext_ln320_cast

]]></Node>
<StgValue><ssdm name="err_12"/></StgValue>
</operation>

<operation id="68" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
if.end482:12 %store_ln318 = store i32 %x0_9, i32 %x0

]]></Node>
<StgValue><ssdm name="store_ln318"/></StgValue>
</operation>

<operation id="69" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
if.end482:13 %store_ln319 = store i32 %y0_9, i32 %y0

]]></Node>
<StgValue><ssdm name="store_ln319"/></StgValue>
</operation>
</state>

<state id="7" st_id="8">

<operation id="70" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
if.end482:11 %err_13 = select i1 %icmp_ln350, i32 %err_12, i32 %err_11

]]></Node>
<StgValue><ssdm name="err_13"/></StgValue>
</operation>

<operation id="71" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
if.end482:14 %store_ln337 = store i32 %err_13, i32 %err

]]></Node>
<StgValue><ssdm name="store_ln337"/></StgValue>
</operation>

<operation id="72" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="0" op_0_bw="0">
<![CDATA[
if.end482:15 %br_ln339 = br void %while.body464

]]></Node>
<StgValue><ssdm name="br_ln339"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
