QuestaSim-64 vmap 2022.4 Lib Mapping Utility 2022.10 Oct 18 2022
vmap axi_tg_sc_v1_0 /home/azafeer/Desktop/test/reg_sim/reg_sim.cache/compile_simlib/questa/axi_tg_sc_v1_0 
Modifying modelsim.ini
sccom -64 -cpppath /tool/gcc/7.4.0/bin/g++ -nodebug -I /cad/xilinx/Vivado/2023.2/data/systemc/simlibs/axi_tg_sc/axi_tg_sc_v1_0/include -I /home/azafeer/Desktop/test/reg_sim/reg_sim.cache/compile_simlib/questa/axi_tlm_ext_v1_0/include -I /home/azafeer/Desktop/test/reg_sim/reg_sim.cache/compile_simlib/questa/xtlm/include -I /home/azafeer/Desktop/test/reg_sim/reg_sim.cache/compile_simlib/questa/common_cpp_v1_0/include -I /cad/xilinx/Vivado/2023.2/tps/boost_1_72_0 -Wall -fPIC -Wall -fPIC -std=gnu++14 -Wno-reorder -Wno-deprecated-declarations -Wno-unused-function -Wno-sign-compare -DSC_INCLUDE_DYNAMIC_PROCESSES -DNDEBUG -O3 -work axi_tg_sc_v1_0 -f /home/azafeer/Desktop/test/reg_sim/reg_sim.cache/compile_simlib/questa/axi_tg_sc_v1_0/.cxl.systemc.axi_tg_sc_v1_0.axi_tg_sc_v1_0.cmf 
Start time: 18:40:24 on Jan 19,2024

QuestaSim-64 sccom 2022.4 compiler 2022.10 Oct 18 2022

In file included from /cad/Siemens/2022-23/RHELx86/QUESTA-CORE-PRIME_2022.4/questasim/include/systemc/systemc:87:0,
                 from /home/azafeer/Desktop/test/reg_sim/reg_sim.cache/compile_simlib/questa/xtlm/include/utils/xtlm_cmnhdr.h:77,
                 from /home/azafeer/Desktop/test/reg_sim/reg_sim.cache/compile_simlib/questa/xtlm/include/xtlm.h:56,
                 from /cad/xilinx/Vivado/2023.2/data/systemc/simlibs/axi_tg_sc/axi_tg_sc_v1_0/include/TgAxiBase.h:12,
                 from /cad/xilinx/Vivado/2023.2/data/systemc/simlibs/axi_tg_sc/axi_tg_sc_v1_0/src/TgAxiBase.cxx:9:
/cad/Siemens/2022-23/RHELx86/QUESTA-CORE-PRIME_2022.4/questasim/include/systemc/sc_fifo.h: In instantiation of ‘void sc_core::sc_fifo<IF>::read(T&) [with T = sc_dt::sc_bit]’:
/cad/xilinx/Vivado/2023.2/data/systemc/simlibs/axi_tg_sc/axi_tg_sc_v1_0/src/TgAxiBase.cxx:275:1:   required from here
/cad/Siemens/2022-23/RHELx86/QUESTA-CORE-PRIME_2022.4/questasim/include/systemc/sc_fifo.h:354:10: warning: unused variable ‘read_success’ [-Wunused-variable]
     bool read_success = sc_fifo<T>::nb_read(val_);
          ^~~~~~~~~~~~
/cad/Siemens/2022-23/RHELx86/QUESTA-CORE-PRIME_2022.4/questasim/include/systemc/sc_fifo.h: In instantiation of ‘void sc_core::sc_fifo<IF>::write(const T&) [with T = sc_dt::sc_bit]’:
/cad/xilinx/Vivado/2023.2/data/systemc/simlibs/axi_tg_sc/axi_tg_sc_v1_0/src/TgAxiBase.cxx:275:1:   required from here
/cad/Siemens/2022-23/RHELx86/QUESTA-CORE-PRIME_2022.4/questasim/include/systemc/sc_fifo.h:399:10: warning: unused variable ‘write_success’ [-Wunused-variable]
     bool write_success = sc_fifo<T>::nb_write(val_);
          ^~~~~~~~~~~~~
/cad/Siemens/2022-23/RHELx86/QUESTA-CORE-PRIME_2022.4/questasim/include/systemc/sc_fifo.h: In instantiation of ‘void sc_core::sc_fifo<IF>::read(T&) [with T = sc_dt::sc_logic]’:
/cad/xilinx/Vivado/2023.2/data/systemc/simlibs/axi_tg_sc/axi_tg_sc_v1_0/src/TgAxiBase.cxx:275:1:   required from here
/cad/Siemens/2022-23/RHELx86/QUESTA-CORE-PRIME_2022.4/questasim/include/systemc/sc_fifo.h:354:10: warning: unused variable ‘read_success’ [-Wunused-variable]
     bool read_success = sc_fifo<T>::nb_read(val_);
          ^~~~~~~~~~~~
/cad/Siemens/2022-23/RHELx86/QUESTA-CORE-PRIME_2022.4/questasim/include/systemc/sc_fifo.h: In instantiation of ‘void sc_core::sc_fifo<IF>::write(const T&) [with T = sc_dt::sc_logic]’:
/cad/xilinx/Vivado/2023.2/data/systemc/simlibs/axi_tg_sc/axi_tg_sc_v1_0/src/TgAxiBase.cxx:275:1:   required from here
/cad/Siemens/2022-23/RHELx86/QUESTA-CORE-PRIME_2022.4/questasim/include/systemc/sc_fifo.h:399:10: warning: unused variable ‘write_success’ [-Wunused-variable]
     bool write_success = sc_fifo<T>::nb_write(val_);
          ^~~~~~~~~~~~~
/cad/Siemens/2022-23/RHELx86/QUESTA-CORE-PRIME_2022.4/questasim/include/systemc/sc_fifo.h: In instantiation of ‘void sc_core::sc_fifo<IF>::read(T&) [with T = sc_dt::sc_signed]’:
/cad/xilinx/Vivado/2023.2/data/systemc/simlibs/axi_tg_sc/axi_tg_sc_v1_0/src/TgAxiBase.cxx:275:1:   required from here
/cad/Siemens/2022-23/RHELx86/QUESTA-CORE-PRIME_2022.4/questasim/include/systemc/sc_fifo.h:354:10: warning: unused variable ‘read_success’ [-Wunused-variable]
     bool read_success = sc_fifo<T>::nb_read(val_);
          ^~~~~~~~~~~~
/cad/Siemens/2022-23/RHELx86/QUESTA-CORE-PRIME_2022.4/questasim/include/systemc/sc_fifo.h: In instantiation of ‘void sc_core::sc_fifo<IF>::write(const T&) [with T = sc_dt::sc_signed]’:
/cad/xilinx/Vivado/2023.2/data/systemc/simlibs/axi_tg_sc/axi_tg_sc_v1_0/src/TgAxiBase.cxx:275:1:   required from here
/cad/Siemens/2022-23/RHELx86/QUESTA-CORE-PRIME_2022.4/questasim/include/systemc/sc_fifo.h:399:10: warning: unused variable ‘write_success’ [-Wunused-variable]
     bool write_success = sc_fifo<T>::nb_write(val_);
          ^~~~~~~~~~~~~
/cad/Siemens/2022-23/RHELx86/QUESTA-CORE-PRIME_2022.4/questasim/include/systemc/sc_fifo.h: In instantiation of ‘void sc_core::sc_fifo<IF>::read(T&) [with T = sc_dt::sc_unsigned]’:
/cad/xilinx/Vivado/2023.2/data/systemc/simlibs/axi_tg_sc/axi_tg_sc_v1_0/src/TgAxiBase.cxx:275:1:   required from here
/cad/Siemens/2022-23/RHELx86/QUESTA-CORE-PRIME_2022.4/questasim/include/systemc/sc_fifo.h:354:10: warning: unused variable ‘read_success’ [-Wunused-variable]
     bool read_success = sc_fifo<T>::nb_read(val_);
          ^~~~~~~~~~~~
/cad/Siemens/2022-23/RHELx86/QUESTA-CORE-PRIME_2022.4/questasim/include/systemc/sc_fifo.h: In instantiation of ‘void sc_core::sc_fifo<IF>::write(const T&) [with T = sc_dt::sc_unsigned]’:
/cad/xilinx/Vivado/2023.2/data/systemc/simlibs/axi_tg_sc/axi_tg_sc_v1_0/src/TgAxiBase.cxx:275:1:   required from here
/cad/Siemens/2022-23/RHELx86/QUESTA-CORE-PRIME_2022.4/questasim/include/systemc/sc_fifo.h:399:10: warning: unused variable ‘write_success’ [-Wunused-variable]
     bool write_success = sc_fifo<T>::nb_write(val_);
          ^~~~~~~~~~~~~
In file included from /cad/Siemens/2022-23/RHELx86/QUESTA-CORE-PRIME_2022.4/questasim/include/systemc/systemc:87:0,
                 from /home/azafeer/Desktop/test/reg_sim/reg_sim.cache/compile_simlib/questa/xtlm/include/utils/xtlm_cmnhdr.h:77,
                 from /home/azafeer/Desktop/test/reg_sim/reg_sim.cache/compile_simlib/questa/xtlm/include/xtlm.h:56,
                 from /cad/xilinx/Vivado/2023.2/data/systemc/simlibs/axi_tg_sc/axi_tg_sc_v1_0/src/TgAxiCommon.h:12,
                 from /cad/xilinx/Vivado/2023.2/data/systemc/simlibs/axi_tg_sc/axi_tg_sc_v1_0/src/TgAxiCommon.cxx:9:
/cad/Siemens/2022-23/RHELx86/QUESTA-CORE-PRIME_2022.4/questasim/include/systemc/sc_fifo.h: In instantiation of ‘void sc_core::sc_fifo<IF>::read(T&) [with T = sc_dt::sc_bit]’:
/cad/xilinx/Vivado/2023.2/data/systemc/simlibs/axi_tg_sc/axi_tg_sc_v1_0/src/TgAxiCommon.cxx:143:1:   required from here
/cad/Siemens/2022-23/RHELx86/QUESTA-CORE-PRIME_2022.4/questasim/include/systemc/sc_fifo.h:354:10: warning: unused variable ‘read_success’ [-Wunused-variable]
     bool read_success = sc_fifo<T>::nb_read(val_);
          ^~~~~~~~~~~~
/cad/Siemens/2022-23/RHELx86/QUESTA-CORE-PRIME_2022.4/questasim/include/systemc/sc_fifo.h: In instantiation of ‘void sc_core::sc_fifo<IF>::write(const T&) [with T = sc_dt::sc_bit]’:
/cad/xilinx/Vivado/2023.2/data/systemc/simlibs/axi_tg_sc/axi_tg_sc_v1_0/src/TgAxiCommon.cxx:143:1:   required from here
/cad/Siemens/2022-23/RHELx86/QUESTA-CORE-PRIME_2022.4/questasim/include/systemc/sc_fifo.h:399:10: warning: unused variable ‘write_success’ [-Wunused-variable]
     bool write_success = sc_fifo<T>::nb_write(val_);
          ^~~~~~~~~~~~~
/cad/Siemens/2022-23/RHELx86/QUESTA-CORE-PRIME_2022.4/questasim/include/systemc/sc_fifo.h: In instantiation of ‘void sc_core::sc_fifo<IF>::read(T&) [with T = sc_dt::sc_logic]’:
/cad/xilinx/Vivado/2023.2/data/systemc/simlibs/axi_tg_sc/axi_tg_sc_v1_0/src/TgAxiCommon.cxx:143:1:   required from here
/cad/Siemens/2022-23/RHELx86/QUESTA-CORE-PRIME_2022.4/questasim/include/systemc/sc_fifo.h:354:10: warning: unused variable ‘read_success’ [-Wunused-variable]
     bool read_success = sc_fifo<T>::nb_read(val_);
          ^~~~~~~~~~~~
/cad/Siemens/2022-23/RHELx86/QUESTA-CORE-PRIME_2022.4/questasim/include/systemc/sc_fifo.h: In instantiation of ‘void sc_core::sc_fifo<IF>::write(const T&) [with T = sc_dt::sc_logic]’:
/cad/xilinx/Vivado/2023.2/data/systemc/simlibs/axi_tg_sc/axi_tg_sc_v1_0/src/TgAxiCommon.cxx:143:1:   required from here
/cad/Siemens/2022-23/RHELx86/QUESTA-CORE-PRIME_2022.4/questasim/include/systemc/sc_fifo.h:399:10: warning: unused variable ‘write_success’ [-Wunused-variable]
     bool write_success = sc_fifo<T>::nb_write(val_);
          ^~~~~~~~~~~~~
/cad/Siemens/2022-23/RHELx86/QUESTA-CORE-PRIME_2022.4/questasim/include/systemc/sc_fifo.h: In instantiation of ‘void sc_core::sc_fifo<IF>::read(T&) [with T = sc_dt::sc_signed]’:
/cad/xilinx/Vivado/2023.2/data/systemc/simlibs/axi_tg_sc/axi_tg_sc_v1_0/src/TgAxiCommon.cxx:143:1:   required from here
/cad/Siemens/2022-23/RHELx86/QUESTA-CORE-PRIME_2022.4/questasim/include/systemc/sc_fifo.h:354:10: warning: unused variable ‘read_success’ [-Wunused-variable]
     bool read_success = sc_fifo<T>::nb_read(val_);
          ^~~~~~~~~~~~
/cad/Siemens/2022-23/RHELx86/QUESTA-CORE-PRIME_2022.4/questasim/include/systemc/sc_fifo.h: In instantiation of ‘void sc_core::sc_fifo<IF>::write(const T&) [with T = sc_dt::sc_signed]’:
/cad/xilinx/Vivado/2023.2/data/systemc/simlibs/axi_tg_sc/axi_tg_sc_v1_0/src/TgAxiCommon.cxx:143:1:   required from here
/cad/Siemens/2022-23/RHELx86/QUESTA-CORE-PRIME_2022.4/questasim/include/systemc/sc_fifo.h:399:10: warning: unused variable ‘write_success’ [-Wunused-variable]
     bool write_success = sc_fifo<T>::nb_write(val_);
          ^~~~~~~~~~~~~
/cad/Siemens/2022-23/RHELx86/QUESTA-CORE-PRIME_2022.4/questasim/include/systemc/sc_fifo.h: In instantiation of ‘void sc_core::sc_fifo<IF>::read(T&) [with T = sc_dt::sc_unsigned]’:
/cad/xilinx/Vivado/2023.2/data/systemc/simlibs/axi_tg_sc/axi_tg_sc_v1_0/src/TgAxiCommon.cxx:143:1:   required from here
/cad/Siemens/2022-23/RHELx86/QUESTA-CORE-PRIME_2022.4/questasim/include/systemc/sc_fifo.h:354:10: warning: unused variable ‘read_success’ [-Wunused-variable]
     bool read_success = sc_fifo<T>::nb_read(val_);
          ^~~~~~~~~~~~
/cad/Siemens/2022-23/RHELx86/QUESTA-CORE-PRIME_2022.4/questasim/include/systemc/sc_fifo.h: In instantiation of ‘void sc_core::sc_fifo<IF>::write(const T&) [with T = sc_dt::sc_unsigned]’:
/cad/xilinx/Vivado/2023.2/data/systemc/simlibs/axi_tg_sc/axi_tg_sc_v1_0/src/TgAxiCommon.cxx:143:1:   required from here
/cad/Siemens/2022-23/RHELx86/QUESTA-CORE-PRIME_2022.4/questasim/include/systemc/sc_fifo.h:399:10: warning: unused variable ‘write_success’ [-Wunused-variable]
     bool write_success = sc_fifo<T>::nb_write(val_);
          ^~~~~~~~~~~~~
In file included from /cad/Siemens/2022-23/RHELx86/QUESTA-CORE-PRIME_2022.4/questasim/include/systemc/systemc:87:0,
                 from /home/azafeer/Desktop/test/reg_sim/reg_sim.cache/compile_simlib/questa/xtlm/include/utils/xtlm_cmnhdr.h:77,
                 from /home/azafeer/Desktop/test/reg_sim/reg_sim.cache/compile_simlib/questa/xtlm/include/xtlm.h:56,
                 from /cad/xilinx/Vivado/2023.2/data/systemc/simlibs/axi_tg_sc/axi_tg_sc_v1_0/include/TgAxiBase.h:12,
                 from /cad/xilinx/Vivado/2023.2/data/systemc/simlibs/axi_tg_sc/axi_tg_sc_v1_0/src/TgAxiCsv.h:12,
                 from /cad/xilinx/Vivado/2023.2/data/systemc/simlibs/axi_tg_sc/axi_tg_sc_v1_0/src/TgAxiCsv.cxx:9:
/cad/Siemens/2022-23/RHELx86/QUESTA-CORE-PRIME_2022.4/questasim/include/systemc/sc_fifo.h: In instantiation of ‘void sc_core::sc_fifo<IF>::read(T&) [with T = sc_dt::sc_bit]’:
/cad/xilinx/Vivado/2023.2/data/systemc/simlibs/axi_tg_sc/axi_tg_sc_v1_0/src/TgAxiCsv.cxx:817:1:   required from here
/cad/Siemens/2022-23/RHELx86/QUESTA-CORE-PRIME_2022.4/questasim/include/systemc/sc_fifo.h:354:10: warning: unused variable ‘read_success’ [-Wunused-variable]
     bool read_success = sc_fifo<T>::nb_read(val_);
          ^~~~~~~~~~~~
/cad/Siemens/2022-23/RHELx86/QUESTA-CORE-PRIME_2022.4/questasim/include/systemc/sc_fifo.h: In instantiation of ‘void sc_core::sc_fifo<IF>::write(const T&) [with T = sc_dt::sc_bit]’:
/cad/xilinx/Vivado/2023.2/data/systemc/simlibs/axi_tg_sc/axi_tg_sc_v1_0/src/TgAxiCsv.cxx:817:1:   required from here
/cad/Siemens/2022-23/RHELx86/QUESTA-CORE-PRIME_2022.4/questasim/include/systemc/sc_fifo.h:399:10: warning: unused variable ‘write_success’ [-Wunused-variable]
     bool write_success = sc_fifo<T>::nb_write(val_);
          ^~~~~~~~~~~~~
/cad/Siemens/2022-23/RHELx86/QUESTA-CORE-PRIME_2022.4/questasim/include/systemc/sc_fifo.h: In instantiation of ‘void sc_core::sc_fifo<IF>::read(T&) [with T = sc_dt::sc_logic]’:
/cad/xilinx/Vivado/2023.2/data/systemc/simlibs/axi_tg_sc/axi_tg_sc_v1_0/src/TgAxiCsv.cxx:817:1:   required from here
/cad/Siemens/2022-23/RHELx86/QUESTA-CORE-PRIME_2022.4/questasim/include/systemc/sc_fifo.h:354:10: warning: unused variable ‘read_success’ [-Wunused-variable]
     bool read_success = sc_fifo<T>::nb_read(val_);
          ^~~~~~~~~~~~
/cad/Siemens/2022-23/RHELx86/QUESTA-CORE-PRIME_2022.4/questasim/include/systemc/sc_fifo.h: In instantiation of ‘void sc_core::sc_fifo<IF>::write(const T&) [with T = sc_dt::sc_logic]’:
/cad/xilinx/Vivado/2023.2/data/systemc/simlibs/axi_tg_sc/axi_tg_sc_v1_0/src/TgAxiCsv.cxx:817:1:   required from here
/cad/Siemens/2022-23/RHELx86/QUESTA-CORE-PRIME_2022.4/questasim/include/systemc/sc_fifo.h:399:10: warning: unused variable ‘write_success’ [-Wunused-variable]
     bool write_success = sc_fifo<T>::nb_write(val_);
          ^~~~~~~~~~~~~
/cad/Siemens/2022-23/RHELx86/QUESTA-CORE-PRIME_2022.4/questasim/include/systemc/sc_fifo.h: In instantiation of ‘void sc_core::sc_fifo<IF>::read(T&) [with T = sc_dt::sc_signed]’:
/cad/xilinx/Vivado/2023.2/data/systemc/simlibs/axi_tg_sc/axi_tg_sc_v1_0/src/TgAxiCsv.cxx:817:1:   required from here
/cad/Siemens/2022-23/RHELx86/QUESTA-CORE-PRIME_2022.4/questasim/include/systemc/sc_fifo.h:354:10: warning: unused variable ‘read_success’ [-Wunused-variable]
     bool read_success = sc_fifo<T>::nb_read(val_);
          ^~~~~~~~~~~~
/cad/Siemens/2022-23/RHELx86/QUESTA-CORE-PRIME_2022.4/questasim/include/systemc/sc_fifo.h: In instantiation of ‘void sc_core::sc_fifo<IF>::write(const T&) [with T = sc_dt::sc_signed]’:
/cad/xilinx/Vivado/2023.2/data/systemc/simlibs/axi_tg_sc/axi_tg_sc_v1_0/src/TgAxiCsv.cxx:817:1:   required from here
/cad/Siemens/2022-23/RHELx86/QUESTA-CORE-PRIME_2022.4/questasim/include/systemc/sc_fifo.h:399:10: warning: unused variable ‘write_success’ [-Wunused-variable]
     bool write_success = sc_fifo<T>::nb_write(val_);
          ^~~~~~~~~~~~~
/cad/Siemens/2022-23/RHELx86/QUESTA-CORE-PRIME_2022.4/questasim/include/systemc/sc_fifo.h: In instantiation of ‘void sc_core::sc_fifo<IF>::read(T&) [with T = sc_dt::sc_unsigned]’:
/cad/xilinx/Vivado/2023.2/data/systemc/simlibs/axi_tg_sc/axi_tg_sc_v1_0/src/TgAxiCsv.cxx:817:1:   required from here
/cad/Siemens/2022-23/RHELx86/QUESTA-CORE-PRIME_2022.4/questasim/include/systemc/sc_fifo.h:354:10: warning: unused variable ‘read_success’ [-Wunused-variable]
     bool read_success = sc_fifo<T>::nb_read(val_);
          ^~~~~~~~~~~~
/cad/Siemens/2022-23/RHELx86/QUESTA-CORE-PRIME_2022.4/questasim/include/systemc/sc_fifo.h: In instantiation of ‘void sc_core::sc_fifo<IF>::write(const T&) [with T = sc_dt::sc_unsigned]’:
/cad/xilinx/Vivado/2023.2/data/systemc/simlibs/axi_tg_sc/axi_tg_sc_v1_0/src/TgAxiCsv.cxx:817:1:   required from here
/cad/Siemens/2022-23/RHELx86/QUESTA-CORE-PRIME_2022.4/questasim/include/systemc/sc_fifo.h:399:10: warning: unused variable ‘write_success’ [-Wunused-variable]
     bool write_success = sc_fifo<T>::nb_write(val_);
          ^~~~~~~~~~~~~
In file included from /cad/Siemens/2022-23/RHELx86/QUESTA-CORE-PRIME_2022.4/questasim/include/systemc/systemc:87:0,
                 from /home/azafeer/Desktop/test/reg_sim/reg_sim.cache/compile_simlib/questa/xtlm/include/utils/xtlm_cmnhdr.h:77,
                 from /home/azafeer/Desktop/test/reg_sim/reg_sim.cache/compile_simlib/questa/xtlm/include/xtlm.h:56,
                 from /cad/xilinx/Vivado/2023.2/data/systemc/simlibs/axi_tg_sc/axi_tg_sc_v1_0/include/TgAxiBase.h:12,
                 from /cad/xilinx/Vivado/2023.2/data/systemc/simlibs/axi_tg_sc/axi_tg_sc_v1_0/src/TgAxiCustomSeq.cxx:3:
/cad/Siemens/2022-23/RHELx86/QUESTA-CORE-PRIME_2022.4/questasim/include/systemc/sc_fifo.h: In instantiation of ‘void sc_core::sc_fifo<IF>::read(T&) [with T = sc_dt::sc_bit]’:
/cad/xilinx/Vivado/2023.2/data/systemc/simlibs/axi_tg_sc/axi_tg_sc_v1_0/src/TgAxiCustomSeq.cxx:426:1:   required from here
/cad/Siemens/2022-23/RHELx86/QUESTA-CORE-PRIME_2022.4/questasim/include/systemc/sc_fifo.h:354:10: warning: unused variable ‘read_success’ [-Wunused-variable]
     bool read_success = sc_fifo<T>::nb_read(val_);
          ^~~~~~~~~~~~
/cad/Siemens/2022-23/RHELx86/QUESTA-CORE-PRIME_2022.4/questasim/include/systemc/sc_fifo.h: In instantiation of ‘void sc_core::sc_fifo<IF>::write(const T&) [with T = sc_dt::sc_bit]’:
/cad/xilinx/Vivado/2023.2/data/systemc/simlibs/axi_tg_sc/axi_tg_sc_v1_0/src/TgAxiCustomSeq.cxx:426:1:   required from here
/cad/Siemens/2022-23/RHELx86/QUESTA-CORE-PRIME_2022.4/questasim/include/systemc/sc_fifo.h:399:10: warning: unused variable ‘write_success’ [-Wunused-variable]
     bool write_success = sc_fifo<T>::nb_write(val_);
          ^~~~~~~~~~~~~
/cad/Siemens/2022-23/RHELx86/QUESTA-CORE-PRIME_2022.4/questasim/include/systemc/sc_fifo.h: In instantiation of ‘void sc_core::sc_fifo<IF>::read(T&) [with T = sc_dt::sc_logic]’:
/cad/xilinx/Vivado/2023.2/data/systemc/simlibs/axi_tg_sc/axi_tg_sc_v1_0/src/TgAxiCustomSeq.cxx:426:1:   required from here
/cad/Siemens/2022-23/RHELx86/QUESTA-CORE-PRIME_2022.4/questasim/include/systemc/sc_fifo.h:354:10: warning: unused variable ‘read_success’ [-Wunused-variable]
     bool read_success = sc_fifo<T>::nb_read(val_);
          ^~~~~~~~~~~~
/cad/Siemens/2022-23/RHELx86/QUESTA-CORE-PRIME_2022.4/questasim/include/systemc/sc_fifo.h: In instantiation of ‘void sc_core::sc_fifo<IF>::write(const T&) [with T = sc_dt::sc_logic]’:
/cad/xilinx/Vivado/2023.2/data/systemc/simlibs/axi_tg_sc/axi_tg_sc_v1_0/src/TgAxiCustomSeq.cxx:426:1:   required from here
/cad/Siemens/2022-23/RHELx86/QUESTA-CORE-PRIME_2022.4/questasim/include/systemc/sc_fifo.h:399:10: warning: unused variable ‘write_success’ [-Wunused-variable]
     bool write_success = sc_fifo<T>::nb_write(val_);
          ^~~~~~~~~~~~~
/cad/Siemens/2022-23/RHELx86/QUESTA-CORE-PRIME_2022.4/questasim/include/systemc/sc_fifo.h: In instantiation of ‘void sc_core::sc_fifo<IF>::read(T&) [with T = sc_dt::sc_signed]’:
/cad/xilinx/Vivado/2023.2/data/systemc/simlibs/axi_tg_sc/axi_tg_sc_v1_0/src/TgAxiCustomSeq.cxx:426:1:   required from here
/cad/Siemens/2022-23/RHELx86/QUESTA-CORE-PRIME_2022.4/questasim/include/systemc/sc_fifo.h:354:10: warning: unused variable ‘read_success’ [-Wunused-variable]
     bool read_success = sc_fifo<T>::nb_read(val_);
          ^~~~~~~~~~~~
/cad/Siemens/2022-23/RHELx86/QUESTA-CORE-PRIME_2022.4/questasim/include/systemc/sc_fifo.h: In instantiation of ‘void sc_core::sc_fifo<IF>::write(const T&) [with T = sc_dt::sc_signed]’:
/cad/xilinx/Vivado/2023.2/data/systemc/simlibs/axi_tg_sc/axi_tg_sc_v1_0/src/TgAxiCustomSeq.cxx:426:1:   required from here
/cad/Siemens/2022-23/RHELx86/QUESTA-CORE-PRIME_2022.4/questasim/include/systemc/sc_fifo.h:399:10: warning: unused variable ‘write_success’ [-Wunused-variable]
     bool write_success = sc_fifo<T>::nb_write(val_);
          ^~~~~~~~~~~~~
/cad/Siemens/2022-23/RHELx86/QUESTA-CORE-PRIME_2022.4/questasim/include/systemc/sc_fifo.h: In instantiation of ‘void sc_core::sc_fifo<IF>::read(T&) [with T = sc_dt::sc_unsigned]’:
/cad/xilinx/Vivado/2023.2/data/systemc/simlibs/axi_tg_sc/axi_tg_sc_v1_0/src/TgAxiCustomSeq.cxx:426:1:   required from here
/cad/Siemens/2022-23/RHELx86/QUESTA-CORE-PRIME_2022.4/questasim/include/systemc/sc_fifo.h:354:10: warning: unused variable ‘read_success’ [-Wunused-variable]
     bool read_success = sc_fifo<T>::nb_read(val_);
          ^~~~~~~~~~~~
/cad/Siemens/2022-23/RHELx86/QUESTA-CORE-PRIME_2022.4/questasim/include/systemc/sc_fifo.h: In instantiation of ‘void sc_core::sc_fifo<IF>::write(const T&) [with T = sc_dt::sc_unsigned]’:
/cad/xilinx/Vivado/2023.2/data/systemc/simlibs/axi_tg_sc/axi_tg_sc_v1_0/src/TgAxiCustomSeq.cxx:426:1:   required from here
/cad/Siemens/2022-23/RHELx86/QUESTA-CORE-PRIME_2022.4/questasim/include/systemc/sc_fifo.h:399:10: warning: unused variable ‘write_success’ [-Wunused-variable]
     bool write_success = sc_fifo<T>::nb_write(val_);
          ^~~~~~~~~~~~~
In file included from /cad/Siemens/2022-23/RHELx86/QUESTA-CORE-PRIME_2022.4/questasim/include/systemc/systemc:87:0,
                 from /home/azafeer/Desktop/test/reg_sim/reg_sim.cache/compile_simlib/questa/xtlm/include/utils/xtlm_cmnhdr.h:77,
                 from /home/azafeer/Desktop/test/reg_sim/reg_sim.cache/compile_simlib/questa/xtlm/include/xtlm.h:56,
                 from /cad/xilinx/Vivado/2023.2/data/systemc/simlibs/axi_tg_sc/axi_tg_sc_v1_0/include/TgAxiBase.h:12,
                 from /cad/xilinx/Vivado/2023.2/data/systemc/simlibs/axi_tg_sc/axi_tg_sc_v1_0/src/TgAxiPolicySelect.h:12,
                 from /cad/xilinx/Vivado/2023.2/data/systemc/simlibs/axi_tg_sc/axi_tg_sc_v1_0/src/TgAxiPolicySelect.cxx:10:
/cad/Siemens/2022-23/RHELx86/QUESTA-CORE-PRIME_2022.4/questasim/include/systemc/sc_fifo.h: In instantiation of ‘void sc_core::sc_fifo<IF>::read(T&) [with T = sc_dt::sc_bit]’:
/cad/xilinx/Vivado/2023.2/data/systemc/simlibs/axi_tg_sc/axi_tg_sc_v1_0/src/TgAxiPolicySelect.cxx:314:1:   required from here
/cad/Siemens/2022-23/RHELx86/QUESTA-CORE-PRIME_2022.4/questasim/include/systemc/sc_fifo.h:354:10: warning: unused variable ‘read_success’ [-Wunused-variable]
     bool read_success = sc_fifo<T>::nb_read(val_);
          ^~~~~~~~~~~~
/cad/Siemens/2022-23/RHELx86/QUESTA-CORE-PRIME_2022.4/questasim/include/systemc/sc_fifo.h: In instantiation of ‘void sc_core::sc_fifo<IF>::write(const T&) [with T = sc_dt::sc_bit]’:
/cad/xilinx/Vivado/2023.2/data/systemc/simlibs/axi_tg_sc/axi_tg_sc_v1_0/src/TgAxiPolicySelect.cxx:314:1:   required from here
/cad/Siemens/2022-23/RHELx86/QUESTA-CORE-PRIME_2022.4/questasim/include/systemc/sc_fifo.h:399:10: warning: unused variable ‘write_success’ [-Wunused-variable]
     bool write_success = sc_fifo<T>::nb_write(val_);
          ^~~~~~~~~~~~~
/cad/Siemens/2022-23/RHELx86/QUESTA-CORE-PRIME_2022.4/questasim/include/systemc/sc_fifo.h: In instantiation of ‘void sc_core::sc_fifo<IF>::read(T&) [with T = sc_dt::sc_logic]’:
/cad/xilinx/Vivado/2023.2/data/systemc/simlibs/axi_tg_sc/axi_tg_sc_v1_0/src/TgAxiPolicySelect.cxx:314:1:   required from here
/cad/Siemens/2022-23/RHELx86/QUESTA-CORE-PRIME_2022.4/questasim/include/systemc/sc_fifo.h:354:10: warning: unused variable ‘read_success’ [-Wunused-variable]
     bool read_success = sc_fifo<T>::nb_read(val_);
          ^~~~~~~~~~~~
/cad/Siemens/2022-23/RHELx86/QUESTA-CORE-PRIME_2022.4/questasim/include/systemc/sc_fifo.h: In instantiation of ‘void sc_core::sc_fifo<IF>::write(const T&) [with T = sc_dt::sc_logic]’:
/cad/xilinx/Vivado/2023.2/data/systemc/simlibs/axi_tg_sc/axi_tg_sc_v1_0/src/TgAxiPolicySelect.cxx:314:1:   required from here
/cad/Siemens/2022-23/RHELx86/QUESTA-CORE-PRIME_2022.4/questasim/include/systemc/sc_fifo.h:399:10: warning: unused variable ‘write_success’ [-Wunused-variable]
     bool write_success = sc_fifo<T>::nb_write(val_);
          ^~~~~~~~~~~~~
/cad/Siemens/2022-23/RHELx86/QUESTA-CORE-PRIME_2022.4/questasim/include/systemc/sc_fifo.h: In instantiation of ‘void sc_core::sc_fifo<IF>::read(T&) [with T = sc_dt::sc_signed]’:
/cad/xilinx/Vivado/2023.2/data/systemc/simlibs/axi_tg_sc/axi_tg_sc_v1_0/src/TgAxiPolicySelect.cxx:314:1:   required from here
/cad/Siemens/2022-23/RHELx86/QUESTA-CORE-PRIME_2022.4/questasim/include/systemc/sc_fifo.h:354:10: warning: unused variable ‘read_success’ [-Wunused-variable]
     bool read_success = sc_fifo<T>::nb_read(val_);
          ^~~~~~~~~~~~
/cad/Siemens/2022-23/RHELx86/QUESTA-CORE-PRIME_2022.4/questasim/include/systemc/sc_fifo.h: In instantiation of ‘void sc_core::sc_fifo<IF>::write(const T&) [with T = sc_dt::sc_signed]’:
/cad/xilinx/Vivado/2023.2/data/systemc/simlibs/axi_tg_sc/axi_tg_sc_v1_0/src/TgAxiPolicySelect.cxx:314:1:   required from here
/cad/Siemens/2022-23/RHELx86/QUESTA-CORE-PRIME_2022.4/questasim/include/systemc/sc_fifo.h:399:10: warning: unused variable ‘write_success’ [-Wunused-variable]
     bool write_success = sc_fifo<T>::nb_write(val_);
          ^~~~~~~~~~~~~
/cad/Siemens/2022-23/RHELx86/QUESTA-CORE-PRIME_2022.4/questasim/include/systemc/sc_fifo.h: In instantiation of ‘void sc_core::sc_fifo<IF>::read(T&) [with T = sc_dt::sc_unsigned]’:
/cad/xilinx/Vivado/2023.2/data/systemc/simlibs/axi_tg_sc/axi_tg_sc_v1_0/src/TgAxiPolicySelect.cxx:314:1:   required from here
/cad/Siemens/2022-23/RHELx86/QUESTA-CORE-PRIME_2022.4/questasim/include/systemc/sc_fifo.h:354:10: warning: unused variable ‘read_success’ [-Wunused-variable]
     bool read_success = sc_fifo<T>::nb_read(val_);
          ^~~~~~~~~~~~
/cad/Siemens/2022-23/RHELx86/QUESTA-CORE-PRIME_2022.4/questasim/include/systemc/sc_fifo.h: In instantiation of ‘void sc_core::sc_fifo<IF>::write(const T&) [with T = sc_dt::sc_unsigned]’:
/cad/xilinx/Vivado/2023.2/data/systemc/simlibs/axi_tg_sc/axi_tg_sc_v1_0/src/TgAxiPolicySelect.cxx:314:1:   required from here
/cad/Siemens/2022-23/RHELx86/QUESTA-CORE-PRIME_2022.4/questasim/include/systemc/sc_fifo.h:399:10: warning: unused variable ‘write_success’ [-Wunused-variable]
     bool write_success = sc_fifo<T>::nb_write(val_);
          ^~~~~~~~~~~~~
In file included from /cad/Siemens/2022-23/RHELx86/QUESTA-CORE-PRIME_2022.4/questasim/include/systemc/systemc:87:0,
                 from /home/azafeer/Desktop/test/reg_sim/reg_sim.cache/compile_simlib/questa/xtlm/include/utils/xtlm_cmnhdr.h:77,
                 from /home/azafeer/Desktop/test/reg_sim/reg_sim.cache/compile_simlib/questa/xtlm/include/xtlm.h:56,
                 from /cad/xilinx/Vivado/2023.2/data/systemc/simlibs/axi_tg_sc/axi_tg_sc_v1_0/include/TgAxiBase.h:12,
                 from /cad/xilinx/Vivado/2023.2/data/systemc/simlibs/axi_tg_sc/axi_tg_sc_v1_0/include/TgAxiTlm.h:12,
                 from /cad/xilinx/Vivado/2023.2/data/systemc/simlibs/axi_tg_sc/axi_tg_sc_v1_0/src/TgAxiTlm.cxx:10:
/cad/Siemens/2022-23/RHELx86/QUESTA-CORE-PRIME_2022.4/questasim/include/systemc/sc_fifo.h: In instantiation of ‘void sc_core::sc_fifo<IF>::read(T&) [with T = sc_dt::sc_bit]’:
/cad/xilinx/Vivado/2023.2/data/systemc/simlibs/axi_tg_sc/axi_tg_sc_v1_0/src/TgAxiTlm.cxx:241:1:   required from here
/cad/Siemens/2022-23/RHELx86/QUESTA-CORE-PRIME_2022.4/questasim/include/systemc/sc_fifo.h:354:10: warning: unused variable ‘read_success’ [-Wunused-variable]
     bool read_success = sc_fifo<T>::nb_read(val_);
          ^~~~~~~~~~~~
/cad/Siemens/2022-23/RHELx86/QUESTA-CORE-PRIME_2022.4/questasim/include/systemc/sc_fifo.h: In instantiation of ‘void sc_core::sc_fifo<IF>::write(const T&) [with T = sc_dt::sc_bit]’:
/cad/xilinx/Vivado/2023.2/data/systemc/simlibs/axi_tg_sc/axi_tg_sc_v1_0/src/TgAxiTlm.cxx:241:1:   required from here
/cad/Siemens/2022-23/RHELx86/QUESTA-CORE-PRIME_2022.4/questasim/include/systemc/sc_fifo.h:399:10: warning: unused variable ‘write_success’ [-Wunused-variable]
     bool write_success = sc_fifo<T>::nb_write(val_);
          ^~~~~~~~~~~~~
/cad/Siemens/2022-23/RHELx86/QUESTA-CORE-PRIME_2022.4/questasim/include/systemc/sc_fifo.h: In instantiation of ‘void sc_core::sc_fifo<IF>::read(T&) [with T = sc_dt::sc_logic]’:
/cad/xilinx/Vivado/2023.2/data/systemc/simlibs/axi_tg_sc/axi_tg_sc_v1_0/src/TgAxiTlm.cxx:241:1:   required from here
/cad/Siemens/2022-23/RHELx86/QUESTA-CORE-PRIME_2022.4/questasim/include/systemc/sc_fifo.h:354:10: warning: unused variable ‘read_success’ [-Wunused-variable]
     bool read_success = sc_fifo<T>::nb_read(val_);
          ^~~~~~~~~~~~
/cad/Siemens/2022-23/RHELx86/QUESTA-CORE-PRIME_2022.4/questasim/include/systemc/sc_fifo.h: In instantiation of ‘void sc_core::sc_fifo<IF>::write(const T&) [with T = sc_dt::sc_logic]’:
/cad/xilinx/Vivado/2023.2/data/systemc/simlibs/axi_tg_sc/axi_tg_sc_v1_0/src/TgAxiTlm.cxx:241:1:   required from here
/cad/Siemens/2022-23/RHELx86/QUESTA-CORE-PRIME_2022.4/questasim/include/systemc/sc_fifo.h:399:10: warning: unused variable ‘write_success’ [-Wunused-variable]
     bool write_success = sc_fifo<T>::nb_write(val_);
          ^~~~~~~~~~~~~
/cad/Siemens/2022-23/RHELx86/QUESTA-CORE-PRIME_2022.4/questasim/include/systemc/sc_fifo.h: In instantiation of ‘void sc_core::sc_fifo<IF>::read(T&) [with T = sc_dt::sc_signed]’:
/cad/xilinx/Vivado/2023.2/data/systemc/simlibs/axi_tg_sc/axi_tg_sc_v1_0/src/TgAxiTlm.cxx:241:1:   required from here
/cad/Siemens/2022-23/RHELx86/QUESTA-CORE-PRIME_2022.4/questasim/include/systemc/sc_fifo.h:354:10: warning: unused variable ‘read_success’ [-Wunused-variable]
     bool read_success = sc_fifo<T>::nb_read(val_);
          ^~~~~~~~~~~~
/cad/Siemens/2022-23/RHELx86/QUESTA-CORE-PRIME_2022.4/questasim/include/systemc/sc_fifo.h: In instantiation of ‘void sc_core::sc_fifo<IF>::write(const T&) [with T = sc_dt::sc_signed]’:
/cad/xilinx/Vivado/2023.2/data/systemc/simlibs/axi_tg_sc/axi_tg_sc_v1_0/src/TgAxiTlm.cxx:241:1:   required from here
/cad/Siemens/2022-23/RHELx86/QUESTA-CORE-PRIME_2022.4/questasim/include/systemc/sc_fifo.h:399:10: warning: unused variable ‘write_success’ [-Wunused-variable]
     bool write_success = sc_fifo<T>::nb_write(val_);
          ^~~~~~~~~~~~~
/cad/Siemens/2022-23/RHELx86/QUESTA-CORE-PRIME_2022.4/questasim/include/systemc/sc_fifo.h: In instantiation of ‘void sc_core::sc_fifo<IF>::read(T&) [with T = sc_dt::sc_unsigned]’:
/cad/xilinx/Vivado/2023.2/data/systemc/simlibs/axi_tg_sc/axi_tg_sc_v1_0/src/TgAxiTlm.cxx:241:1:   required from here
/cad/Siemens/2022-23/RHELx86/QUESTA-CORE-PRIME_2022.4/questasim/include/systemc/sc_fifo.h:354:10: warning: unused variable ‘read_success’ [-Wunused-variable]
     bool read_success = sc_fifo<T>::nb_read(val_);
          ^~~~~~~~~~~~
/cad/Siemens/2022-23/RHELx86/QUESTA-CORE-PRIME_2022.4/questasim/include/systemc/sc_fifo.h: In instantiation of ‘void sc_core::sc_fifo<IF>::write(const T&) [with T = sc_dt::sc_unsigned]’:
/cad/xilinx/Vivado/2023.2/data/systemc/simlibs/axi_tg_sc/axi_tg_sc_v1_0/src/TgAxiTlm.cxx:241:1:   required from here
/cad/Siemens/2022-23/RHELx86/QUESTA-CORE-PRIME_2022.4/questasim/include/systemc/sc_fifo.h:399:10: warning: unused variable ‘write_success’ [-Wunused-variable]
     bool write_success = sc_fifo<T>::nb_write(val_);
          ^~~~~~~~~~~~~
In file included from /cad/Siemens/2022-23/RHELx86/QUESTA-CORE-PRIME_2022.4/questasim/include/systemc/systemc:87:0,
                 from /home/azafeer/Desktop/test/reg_sim/reg_sim.cache/compile_simlib/questa/xtlm/include/utils/xtlm_cmnhdr.h:77,
                 from /home/azafeer/Desktop/test/reg_sim/reg_sim.cache/compile_simlib/questa/xtlm/include/xtlm.h:56,
                 from /cad/xilinx/Vivado/2023.2/data/systemc/simlibs/axi_tg_sc/axi_tg_sc_v1_0/include/TgAxiBase.h:12,
                 from /cad/xilinx/Vivado/2023.2/data/systemc/simlibs/axi_tg_sc/axi_tg_sc_v1_0/src/TgAxiUniform.h:12,
                 from /cad/xilinx/Vivado/2023.2/data/systemc/simlibs/axi_tg_sc/axi_tg_sc_v1_0/src/TgAxiUniform.cxx:10:
/cad/Siemens/2022-23/RHELx86/QUESTA-CORE-PRIME_2022.4/questasim/include/systemc/sc_fifo.h: In instantiation of ‘void sc_core::sc_fifo<IF>::read(T&) [with T = sc_dt::sc_bit]’:
/cad/xilinx/Vivado/2023.2/data/systemc/simlibs/axi_tg_sc/axi_tg_sc_v1_0/src/TgAxiUniform.cxx:298:1:   required from here
/cad/Siemens/2022-23/RHELx86/QUESTA-CORE-PRIME_2022.4/questasim/include/systemc/sc_fifo.h:354:10: warning: unused variable ‘read_success’ [-Wunused-variable]
     bool read_success = sc_fifo<T>::nb_read(val_);
          ^~~~~~~~~~~~
/cad/Siemens/2022-23/RHELx86/QUESTA-CORE-PRIME_2022.4/questasim/include/systemc/sc_fifo.h: In instantiation of ‘void sc_core::sc_fifo<IF>::write(const T&) [with T = sc_dt::sc_bit]’:
/cad/xilinx/Vivado/2023.2/data/systemc/simlibs/axi_tg_sc/axi_tg_sc_v1_0/src/TgAxiUniform.cxx:298:1:   required from here
/cad/Siemens/2022-23/RHELx86/QUESTA-CORE-PRIME_2022.4/questasim/include/systemc/sc_fifo.h:399:10: warning: unused variable ‘write_success’ [-Wunused-variable]
     bool write_success = sc_fifo<T>::nb_write(val_);
          ^~~~~~~~~~~~~
/cad/Siemens/2022-23/RHELx86/QUESTA-CORE-PRIME_2022.4/questasim/include/systemc/sc_fifo.h: In instantiation of ‘void sc_core::sc_fifo<IF>::read(T&) [with T = sc_dt::sc_logic]’:
/cad/xilinx/Vivado/2023.2/data/systemc/simlibs/axi_tg_sc/axi_tg_sc_v1_0/src/TgAxiUniform.cxx:298:1:   required from here
/cad/Siemens/2022-23/RHELx86/QUESTA-CORE-PRIME_2022.4/questasim/include/systemc/sc_fifo.h:354:10: warning: unused variable ‘read_success’ [-Wunused-variable]
     bool read_success = sc_fifo<T>::nb_read(val_);
          ^~~~~~~~~~~~
/cad/Siemens/2022-23/RHELx86/QUESTA-CORE-PRIME_2022.4/questasim/include/systemc/sc_fifo.h: In instantiation of ‘void sc_core::sc_fifo<IF>::write(const T&) [with T = sc_dt::sc_logic]’:
/cad/xilinx/Vivado/2023.2/data/systemc/simlibs/axi_tg_sc/axi_tg_sc_v1_0/src/TgAxiUniform.cxx:298:1:   required from here
/cad/Siemens/2022-23/RHELx86/QUESTA-CORE-PRIME_2022.4/questasim/include/systemc/sc_fifo.h:399:10: warning: unused variable ‘write_success’ [-Wunused-variable]
     bool write_success = sc_fifo<T>::nb_write(val_);
          ^~~~~~~~~~~~~
/cad/Siemens/2022-23/RHELx86/QUESTA-CORE-PRIME_2022.4/questasim/include/systemc/sc_fifo.h: In instantiation of ‘void sc_core::sc_fifo<IF>::read(T&) [with T = sc_dt::sc_signed]’:
/cad/xilinx/Vivado/2023.2/data/systemc/simlibs/axi_tg_sc/axi_tg_sc_v1_0/src/TgAxiUniform.cxx:298:1:   required from here
/cad/Siemens/2022-23/RHELx86/QUESTA-CORE-PRIME_2022.4/questasim/include/systemc/sc_fifo.h:354:10: warning: unused variable ‘read_success’ [-Wunused-variable]
     bool read_success = sc_fifo<T>::nb_read(val_);
          ^~~~~~~~~~~~
/cad/Siemens/2022-23/RHELx86/QUESTA-CORE-PRIME_2022.4/questasim/include/systemc/sc_fifo.h: In instantiation of ‘void sc_core::sc_fifo<IF>::write(const T&) [with T = sc_dt::sc_signed]’:
/cad/xilinx/Vivado/2023.2/data/systemc/simlibs/axi_tg_sc/axi_tg_sc_v1_0/src/TgAxiUniform.cxx:298:1:   required from here
/cad/Siemens/2022-23/RHELx86/QUESTA-CORE-PRIME_2022.4/questasim/include/systemc/sc_fifo.h:399:10: warning: unused variable ‘write_success’ [-Wunused-variable]
     bool write_success = sc_fifo<T>::nb_write(val_);
          ^~~~~~~~~~~~~
/cad/Siemens/2022-23/RHELx86/QUESTA-CORE-PRIME_2022.4/questasim/include/systemc/sc_fifo.h: In instantiation of ‘void sc_core::sc_fifo<IF>::read(T&) [with T = sc_dt::sc_unsigned]’:
/cad/xilinx/Vivado/2023.2/data/systemc/simlibs/axi_tg_sc/axi_tg_sc_v1_0/src/TgAxiUniform.cxx:298:1:   required from here
/cad/Siemens/2022-23/RHELx86/QUESTA-CORE-PRIME_2022.4/questasim/include/systemc/sc_fifo.h:354:10: warning: unused variable ‘read_success’ [-Wunused-variable]
     bool read_success = sc_fifo<T>::nb_read(val_);
          ^~~~~~~~~~~~
/cad/Siemens/2022-23/RHELx86/QUESTA-CORE-PRIME_2022.4/questasim/include/systemc/sc_fifo.h: In instantiation of ‘void sc_core::sc_fifo<IF>::write(const T&) [with T = sc_dt::sc_unsigned]’:
/cad/xilinx/Vivado/2023.2/data/systemc/simlibs/axi_tg_sc/axi_tg_sc_v1_0/src/TgAxiUniform.cxx:298:1:   required from here
/cad/Siemens/2022-23/RHELx86/QUESTA-CORE-PRIME_2022.4/questasim/include/systemc/sc_fifo.h:399:10: warning: unused variable ‘write_success’ [-Wunused-variable]
     bool write_success = sc_fifo<T>::nb_write(val_);
          ^~~~~~~~~~~~~
In file included from /cad/Siemens/2022-23/RHELx86/QUESTA-CORE-PRIME_2022.4/questasim/include/systemc/systemc:87:0,
                 from /home/azafeer/Desktop/test/reg_sim/reg_sim.cache/compile_simlib/questa/xtlm/include/utils/xtlm_cmnhdr.h:77,
                 from /home/azafeer/Desktop/test/reg_sim/reg_sim.cache/compile_simlib/questa/xtlm/include/xtlm.h:56,
                 from /cad/xilinx/Vivado/2023.2/data/systemc/simlibs/axi_tg_sc/axi_tg_sc_v1_0/include/TgAxiBase.h:12,
                 from /cad/xilinx/Vivado/2023.2/data/systemc/simlibs/axi_tg_sc/axi_tg_sc_v1_0/src/TgAxiVideo.h:12,
                 from /cad/xilinx/Vivado/2023.2/data/systemc/simlibs/axi_tg_sc/axi_tg_sc_v1_0/src/TgAxiVideo.cxx:10:
/cad/Siemens/2022-23/RHELx86/QUESTA-CORE-PRIME_2022.4/questasim/include/systemc/sc_fifo.h: In instantiation of ‘void sc_core::sc_fifo<IF>::read(T&) [with T = sc_dt::sc_bit]’:
/cad/xilinx/Vivado/2023.2/data/systemc/simlibs/axi_tg_sc/axi_tg_sc_v1_0/src/TgAxiVideo.cxx:263:1:   required from here
/cad/Siemens/2022-23/RHELx86/QUESTA-CORE-PRIME_2022.4/questasim/include/systemc/sc_fifo.h:354:10: warning: unused variable ‘read_success’ [-Wunused-variable]
     bool read_success = sc_fifo<T>::nb_read(val_);
          ^~~~~~~~~~~~
/cad/Siemens/2022-23/RHELx86/QUESTA-CORE-PRIME_2022.4/questasim/include/systemc/sc_fifo.h: In instantiation of ‘void sc_core::sc_fifo<IF>::write(const T&) [with T = sc_dt::sc_bit]’:
/cad/xilinx/Vivado/2023.2/data/systemc/simlibs/axi_tg_sc/axi_tg_sc_v1_0/src/TgAxiVideo.cxx:263:1:   required from here
/cad/Siemens/2022-23/RHELx86/QUESTA-CORE-PRIME_2022.4/questasim/include/systemc/sc_fifo.h:399:10: warning: unused variable ‘write_success’ [-Wunused-variable]
     bool write_success = sc_fifo<T>::nb_write(val_);
          ^~~~~~~~~~~~~
/cad/Siemens/2022-23/RHELx86/QUESTA-CORE-PRIME_2022.4/questasim/include/systemc/sc_fifo.h: In instantiation of ‘void sc_core::sc_fifo<IF>::read(T&) [with T = sc_dt::sc_logic]’:
/cad/xilinx/Vivado/2023.2/data/systemc/simlibs/axi_tg_sc/axi_tg_sc_v1_0/src/TgAxiVideo.cxx:263:1:   required from here
/cad/Siemens/2022-23/RHELx86/QUESTA-CORE-PRIME_2022.4/questasim/include/systemc/sc_fifo.h:354:10: warning: unused variable ‘read_success’ [-Wunused-variable]
     bool read_success = sc_fifo<T>::nb_read(val_);
          ^~~~~~~~~~~~
/cad/Siemens/2022-23/RHELx86/QUESTA-CORE-PRIME_2022.4/questasim/include/systemc/sc_fifo.h: In instantiation of ‘void sc_core::sc_fifo<IF>::write(const T&) [with T = sc_dt::sc_logic]’:
/cad/xilinx/Vivado/2023.2/data/systemc/simlibs/axi_tg_sc/axi_tg_sc_v1_0/src/TgAxiVideo.cxx:263:1:   required from here
/cad/Siemens/2022-23/RHELx86/QUESTA-CORE-PRIME_2022.4/questasim/include/systemc/sc_fifo.h:399:10: warning: unused variable ‘write_success’ [-Wunused-variable]
     bool write_success = sc_fifo<T>::nb_write(val_);
          ^~~~~~~~~~~~~
/cad/Siemens/2022-23/RHELx86/QUESTA-CORE-PRIME_2022.4/questasim/include/systemc/sc_fifo.h: In instantiation of ‘void sc_core::sc_fifo<IF>::read(T&) [with T = sc_dt::sc_signed]’:
/cad/xilinx/Vivado/2023.2/data/systemc/simlibs/axi_tg_sc/axi_tg_sc_v1_0/src/TgAxiVideo.cxx:263:1:   required from here
/cad/Siemens/2022-23/RHELx86/QUESTA-CORE-PRIME_2022.4/questasim/include/systemc/sc_fifo.h:354:10: warning: unused variable ‘read_success’ [-Wunused-variable]
     bool read_success = sc_fifo<T>::nb_read(val_);
          ^~~~~~~~~~~~
/cad/Siemens/2022-23/RHELx86/QUESTA-CORE-PRIME_2022.4/questasim/include/systemc/sc_fifo.h: In instantiation of ‘void sc_core::sc_fifo<IF>::write(const T&) [with T = sc_dt::sc_signed]’:
/cad/xilinx/Vivado/2023.2/data/systemc/simlibs/axi_tg_sc/axi_tg_sc_v1_0/src/TgAxiVideo.cxx:263:1:   required from here
/cad/Siemens/2022-23/RHELx86/QUESTA-CORE-PRIME_2022.4/questasim/include/systemc/sc_fifo.h:399:10: warning: unused variable ‘write_success’ [-Wunused-variable]
     bool write_success = sc_fifo<T>::nb_write(val_);
          ^~~~~~~~~~~~~
/cad/Siemens/2022-23/RHELx86/QUESTA-CORE-PRIME_2022.4/questasim/include/systemc/sc_fifo.h: In instantiation of ‘void sc_core::sc_fifo<IF>::read(T&) [with T = sc_dt::sc_unsigned]’:
/cad/xilinx/Vivado/2023.2/data/systemc/simlibs/axi_tg_sc/axi_tg_sc_v1_0/src/TgAxiVideo.cxx:263:1:   required from here
/cad/Siemens/2022-23/RHELx86/QUESTA-CORE-PRIME_2022.4/questasim/include/systemc/sc_fifo.h:354:10: warning: unused variable ‘read_success’ [-Wunused-variable]
     bool read_success = sc_fifo<T>::nb_read(val_);
          ^~~~~~~~~~~~
/cad/Siemens/2022-23/RHELx86/QUESTA-CORE-PRIME_2022.4/questasim/include/systemc/sc_fifo.h: In instantiation of ‘void sc_core::sc_fifo<IF>::write(const T&) [with T = sc_dt::sc_unsigned]’:
/cad/xilinx/Vivado/2023.2/data/systemc/simlibs/axi_tg_sc/axi_tg_sc_v1_0/src/TgAxiVideo.cxx:263:1:   required from here
/cad/Siemens/2022-23/RHELx86/QUESTA-CORE-PRIME_2022.4/questasim/include/systemc/sc_fifo.h:399:10: warning: unused variable ‘write_success’ [-Wunused-variable]
     bool write_success = sc_fifo<T>::nb_write(val_);
          ^~~~~~~~~~~~~
In file included from /cad/Siemens/2022-23/RHELx86/QUESTA-CORE-PRIME_2022.4/questasim/include/systemc/systemc:87:0,
                 from /home/azafeer/Desktop/test/reg_sim/reg_sim.cache/compile_simlib/questa/xtlm/include/utils/xtlm_cmnhdr.h:77,
                 from /home/azafeer/Desktop/test/reg_sim/reg_sim.cache/compile_simlib/questa/xtlm/include/xtlm.h:56,
                 from /cad/xilinx/Vivado/2023.2/data/systemc/simlibs/axi_tg_sc/axi_tg_sc_v1_0/include/TgAxiBase.h:12,
                 from /cad/xilinx/Vivado/2023.2/data/systemc/simlibs/axi_tg_sc/axi_tg_sc_v1_0/include/TgAxiXtlm.h:12,
                 from /cad/xilinx/Vivado/2023.2/data/systemc/simlibs/axi_tg_sc/axi_tg_sc_v1_0/src/TgAxiXtlm.cxx:10:
/cad/Siemens/2022-23/RHELx86/QUESTA-CORE-PRIME_2022.4/questasim/include/systemc/sc_fifo.h: In instantiation of ‘void sc_core::sc_fifo<IF>::read(T&) [with T = sc_dt::sc_bit]’:
/cad/xilinx/Vivado/2023.2/data/systemc/simlibs/axi_tg_sc/axi_tg_sc_v1_0/src/TgAxiXtlm.cxx:625:1:   required from here
/cad/Siemens/2022-23/RHELx86/QUESTA-CORE-PRIME_2022.4/questasim/include/systemc/sc_fifo.h:354:10: warning: unused variable ‘read_success’ [-Wunused-variable]
     bool read_success = sc_fifo<T>::nb_read(val_);
          ^~~~~~~~~~~~
/cad/Siemens/2022-23/RHELx86/QUESTA-CORE-PRIME_2022.4/questasim/include/systemc/sc_fifo.h: In instantiation of ‘void sc_core::sc_fifo<IF>::write(const T&) [with T = sc_dt::sc_bit]’:
/cad/xilinx/Vivado/2023.2/data/systemc/simlibs/axi_tg_sc/axi_tg_sc_v1_0/src/TgAxiXtlm.cxx:625:1:   required from here
/cad/Siemens/2022-23/RHELx86/QUESTA-CORE-PRIME_2022.4/questasim/include/systemc/sc_fifo.h:399:10: warning: unused variable ‘write_success’ [-Wunused-variable]
     bool write_success = sc_fifo<T>::nb_write(val_);
          ^~~~~~~~~~~~~
/cad/Siemens/2022-23/RHELx86/QUESTA-CORE-PRIME_2022.4/questasim/include/systemc/sc_fifo.h: In instantiation of ‘void sc_core::sc_fifo<IF>::read(T&) [with T = sc_dt::sc_logic]’:
/cad/xilinx/Vivado/2023.2/data/systemc/simlibs/axi_tg_sc/axi_tg_sc_v1_0/src/TgAxiXtlm.cxx:625:1:   required from here
/cad/Siemens/2022-23/RHELx86/QUESTA-CORE-PRIME_2022.4/questasim/include/systemc/sc_fifo.h:354:10: warning: unused variable ‘read_success’ [-Wunused-variable]
     bool read_success = sc_fifo<T>::nb_read(val_);
          ^~~~~~~~~~~~
/cad/Siemens/2022-23/RHELx86/QUESTA-CORE-PRIME_2022.4/questasim/include/systemc/sc_fifo.h: In instantiation of ‘void sc_core::sc_fifo<IF>::write(const T&) [with T = sc_dt::sc_logic]’:
/cad/xilinx/Vivado/2023.2/data/systemc/simlibs/axi_tg_sc/axi_tg_sc_v1_0/src/TgAxiXtlm.cxx:625:1:   required from here
/cad/Siemens/2022-23/RHELx86/QUESTA-CORE-PRIME_2022.4/questasim/include/systemc/sc_fifo.h:399:10: warning: unused variable ‘write_success’ [-Wunused-variable]
     bool write_success = sc_fifo<T>::nb_write(val_);
          ^~~~~~~~~~~~~
/cad/Siemens/2022-23/RHELx86/QUESTA-CORE-PRIME_2022.4/questasim/include/systemc/sc_fifo.h: In instantiation of ‘void sc_core::sc_fifo<IF>::read(T&) [with T = sc_dt::sc_signed]’:
/cad/xilinx/Vivado/2023.2/data/systemc/simlibs/axi_tg_sc/axi_tg_sc_v1_0/src/TgAxiXtlm.cxx:625:1:   required from here
/cad/Siemens/2022-23/RHELx86/QUESTA-CORE-PRIME_2022.4/questasim/include/systemc/sc_fifo.h:354:10: warning: unused variable ‘read_success’ [-Wunused-variable]
     bool read_success = sc_fifo<T>::nb_read(val_);
          ^~~~~~~~~~~~
/cad/Siemens/2022-23/RHELx86/QUESTA-CORE-PRIME_2022.4/questasim/include/systemc/sc_fifo.h: In instantiation of ‘void sc_core::sc_fifo<IF>::write(const T&) [with T = sc_dt::sc_signed]’:
/cad/xilinx/Vivado/2023.2/data/systemc/simlibs/axi_tg_sc/axi_tg_sc_v1_0/src/TgAxiXtlm.cxx:625:1:   required from here
/cad/Siemens/2022-23/RHELx86/QUESTA-CORE-PRIME_2022.4/questasim/include/systemc/sc_fifo.h:399:10: warning: unused variable ‘write_success’ [-Wunused-variable]
     bool write_success = sc_fifo<T>::nb_write(val_);
          ^~~~~~~~~~~~~
/cad/Siemens/2022-23/RHELx86/QUESTA-CORE-PRIME_2022.4/questasim/include/systemc/sc_fifo.h: In instantiation of ‘void sc_core::sc_fifo<IF>::read(T&) [with T = sc_dt::sc_unsigned]’:
/cad/xilinx/Vivado/2023.2/data/systemc/simlibs/axi_tg_sc/axi_tg_sc_v1_0/src/TgAxiXtlm.cxx:625:1:   required from here
/cad/Siemens/2022-23/RHELx86/QUESTA-CORE-PRIME_2022.4/questasim/include/systemc/sc_fifo.h:354:10: warning: unused variable ‘read_success’ [-Wunused-variable]
     bool read_success = sc_fifo<T>::nb_read(val_);
          ^~~~~~~~~~~~
/cad/Siemens/2022-23/RHELx86/QUESTA-CORE-PRIME_2022.4/questasim/include/systemc/sc_fifo.h: In instantiation of ‘void sc_core::sc_fifo<IF>::write(const T&) [with T = sc_dt::sc_unsigned]’:
/cad/xilinx/Vivado/2023.2/data/systemc/simlibs/axi_tg_sc/axi_tg_sc_v1_0/src/TgAxiXtlm.cxx:625:1:   required from here
/cad/Siemens/2022-23/RHELx86/QUESTA-CORE-PRIME_2022.4/questasim/include/systemc/sc_fifo.h:399:10: warning: unused variable ‘write_success’ [-Wunused-variable]
     bool write_success = sc_fifo<T>::nb_write(val_);
          ^~~~~~~~~~~~~
In file included from /cad/Siemens/2022-23/RHELx86/QUESTA-CORE-PRIME_2022.4/questasim/include/systemc/systemc:87:0,
                 from /home/azafeer/Desktop/test/reg_sim/reg_sim.cache/compile_simlib/questa/xtlm/include/utils/xtlm_cmnhdr.h:77,
                 from /home/azafeer/Desktop/test/reg_sim/reg_sim.cache/compile_simlib/questa/xtlm/include/xtlm.h:56,
                 from /cad/xilinx/Vivado/2023.2/data/systemc/simlibs/axi_tg_sc/axi_tg_sc_v1_0/include/TgMemory.h:12,
                 from /cad/xilinx/Vivado/2023.2/data/systemc/simlibs/axi_tg_sc/axi_tg_sc_v1_0/src/TgMemory.cxx:9:
/cad/Siemens/2022-23/RHELx86/QUESTA-CORE-PRIME_2022.4/questasim/include/systemc/sc_fifo.h: In instantiation of ‘void sc_core::sc_fifo<IF>::read(T&) [with T = sc_dt::sc_bit]’:
/cad/xilinx/Vivado/2023.2/data/systemc/simlibs/axi_tg_sc/axi_tg_sc_v1_0/src/TgMemory.cxx:222:1:   required from here
/cad/Siemens/2022-23/RHELx86/QUESTA-CORE-PRIME_2022.4/questasim/include/systemc/sc_fifo.h:354:10: warning: unused variable ‘read_success’ [-Wunused-variable]
     bool read_success = sc_fifo<T>::nb_read(val_);
          ^~~~~~~~~~~~
/cad/Siemens/2022-23/RHELx86/QUESTA-CORE-PRIME_2022.4/questasim/include/systemc/sc_fifo.h: In instantiation of ‘void sc_core::sc_fifo<IF>::write(const T&) [with T = sc_dt::sc_bit]’:
/cad/xilinx/Vivado/2023.2/data/systemc/simlibs/axi_tg_sc/axi_tg_sc_v1_0/src/TgMemory.cxx:222:1:   required from here
/cad/Siemens/2022-23/RHELx86/QUESTA-CORE-PRIME_2022.4/questasim/include/systemc/sc_fifo.h:399:10: warning: unused variable ‘write_success’ [-Wunused-variable]
     bool write_success = sc_fifo<T>::nb_write(val_);
          ^~~~~~~~~~~~~
/cad/Siemens/2022-23/RHELx86/QUESTA-CORE-PRIME_2022.4/questasim/include/systemc/sc_fifo.h: In instantiation of ‘void sc_core::sc_fifo<IF>::read(T&) [with T = sc_dt::sc_logic]’:
/cad/xilinx/Vivado/2023.2/data/systemc/simlibs/axi_tg_sc/axi_tg_sc_v1_0/src/TgMemory.cxx:222:1:   required from here
/cad/Siemens/2022-23/RHELx86/QUESTA-CORE-PRIME_2022.4/questasim/include/systemc/sc_fifo.h:354:10: warning: unused variable ‘read_success’ [-Wunused-variable]
     bool read_success = sc_fifo<T>::nb_read(val_);
          ^~~~~~~~~~~~
/cad/Siemens/2022-23/RHELx86/QUESTA-CORE-PRIME_2022.4/questasim/include/systemc/sc_fifo.h: In instantiation of ‘void sc_core::sc_fifo<IF>::write(const T&) [with T = sc_dt::sc_logic]’:
/cad/xilinx/Vivado/2023.2/data/systemc/simlibs/axi_tg_sc/axi_tg_sc_v1_0/src/TgMemory.cxx:222:1:   required from here
/cad/Siemens/2022-23/RHELx86/QUESTA-CORE-PRIME_2022.4/questasim/include/systemc/sc_fifo.h:399:10: warning: unused variable ‘write_success’ [-Wunused-variable]
     bool write_success = sc_fifo<T>::nb_write(val_);
          ^~~~~~~~~~~~~
/cad/Siemens/2022-23/RHELx86/QUESTA-CORE-PRIME_2022.4/questasim/include/systemc/sc_fifo.h: In instantiation of ‘void sc_core::sc_fifo<IF>::read(T&) [with T = sc_dt::sc_signed]’:
/cad/xilinx/Vivado/2023.2/data/systemc/simlibs/axi_tg_sc/axi_tg_sc_v1_0/src/TgMemory.cxx:222:1:   required from here
/cad/Siemens/2022-23/RHELx86/QUESTA-CORE-PRIME_2022.4/questasim/include/systemc/sc_fifo.h:354:10: warning: unused variable ‘read_success’ [-Wunused-variable]
     bool read_success = sc_fifo<T>::nb_read(val_);
          ^~~~~~~~~~~~
/cad/Siemens/2022-23/RHELx86/QUESTA-CORE-PRIME_2022.4/questasim/include/systemc/sc_fifo.h: In instantiation of ‘void sc_core::sc_fifo<IF>::write(const T&) [with T = sc_dt::sc_signed]’:
/cad/xilinx/Vivado/2023.2/data/systemc/simlibs/axi_tg_sc/axi_tg_sc_v1_0/src/TgMemory.cxx:222:1:   required from here
/cad/Siemens/2022-23/RHELx86/QUESTA-CORE-PRIME_2022.4/questasim/include/systemc/sc_fifo.h:399:10: warning: unused variable ‘write_success’ [-Wunused-variable]
     bool write_success = sc_fifo<T>::nb_write(val_);
          ^~~~~~~~~~~~~
/cad/Siemens/2022-23/RHELx86/QUESTA-CORE-PRIME_2022.4/questasim/include/systemc/sc_fifo.h: In instantiation of ‘void sc_core::sc_fifo<IF>::read(T&) [with T = sc_dt::sc_unsigned]’:
/cad/xilinx/Vivado/2023.2/data/systemc/simlibs/axi_tg_sc/axi_tg_sc_v1_0/src/TgMemory.cxx:222:1:   required from here
/cad/Siemens/2022-23/RHELx86/QUESTA-CORE-PRIME_2022.4/questasim/include/systemc/sc_fifo.h:354:10: warning: unused variable ‘read_success’ [-Wunused-variable]
     bool read_success = sc_fifo<T>::nb_read(val_);
          ^~~~~~~~~~~~
/cad/Siemens/2022-23/RHELx86/QUESTA-CORE-PRIME_2022.4/questasim/include/systemc/sc_fifo.h: In instantiation of ‘void sc_core::sc_fifo<IF>::write(const T&) [with T = sc_dt::sc_unsigned]’:
/cad/xilinx/Vivado/2023.2/data/systemc/simlibs/axi_tg_sc/axi_tg_sc_v1_0/src/TgMemory.cxx:222:1:   required from here
/cad/Siemens/2022-23/RHELx86/QUESTA-CORE-PRIME_2022.4/questasim/include/systemc/sc_fifo.h:399:10: warning: unused variable ‘write_success’ [-Wunused-variable]
     bool write_success = sc_fifo<T>::nb_write(val_);
          ^~~~~~~~~~~~~
End time: 18:41:27 on Jan 19,2024, Elapsed time: 0:01:03
Errors: 0, Warnings: 0
sccom -64 -cpppath /tool/gcc/7.4.0/bin/g++ -nodebug -linkshared -lib axi_tg_sc_v1_0 -lib axi_tlm_ext_v1_0 -lib xtlm -L/home/azafeer/Desktop/test/reg_sim/reg_sim.cache/compile_simlib/questa/common_cpp_v1_0 -lcommon_cpp_v1_0 -lstdc++fs -work axi_tg_sc_v1_0 
Start time: 18:41:27 on Jan 19,2024

QuestaSim-64 sccom 2022.4 compiler 2022.10 Oct 18 2022

/usr/bin/ld: cannot find -lcommon_cpp_v1_0: No such file or directory
collect2: error: ld returned 1 exit status
** Error: (sccom-6126) Linking failed. Creation of /home/azafeer/Desktop/test/reg_sim/reg_sim.cache/compile_simlib/questa/axi_tg_sc_v1_0/systemc.so failed.
End time: 18:41:27 on Jan 19,2024, Elapsed time: 0:00:00
Errors: 1, Warnings: 0
