# Format: clock  timeReq  slackR/slackF  setupR/setupF  instName/pinName   # cycle(s)
clock(R)->clock(R)	6.311    */0.000         */1.311         minimips_core_instance/U2_ei_RC_CG_HIER_INST3/enl_reg/D    1
clock(R)->clock(R)	6.253    */0.000         */1.253         minimips_core_instance/U2_ei_RC_CG_HIER_INST2/enl_reg/D    1
clock(R)->clock(R)	6.543    */0.000         */1.543         minimips_core_instance/U1_pf_RC_CG_HIER_INST1/enl_reg/D    1
clock(R)->clock(R)	9.844    */0.925         */0.156         minimips_core_instance/U4_ex_U1_alu_hilo_reg[62]/D    1
clock(R)->clock(R)	9.872    0.927/*         0.128/*         minimips_core_instance/U4_ex_U1_alu_hilo_reg[63]/D    1
clock(R)->clock(R)	9.846    */0.943         */0.154         minimips_core_instance/U4_ex_U1_alu_hilo_reg[58]/D    1
clock(R)->clock(R)	9.833    */0.997         */0.167         minimips_core_instance/U4_ex_U1_alu_hilo_reg[57]/D    1
clock(R)->clock(R)	9.875    1.054/*         0.125/*         minimips_core_instance/U4_ex_U1_alu_hilo_reg[56]/D    1
clock(R)->clock(R)	9.908    1.070/*         0.092/*         minimips_core_instance/U4_ex_EX_adresse_reg[31]/D    1
clock(R)->clock(R)	9.845    */1.077         */0.155         minimips_core_instance/U4_ex_U1_alu_hilo_reg[61]/D    1
clock(R)->clock(R)	9.842    */1.099         */0.158         minimips_core_instance/U4_ex_EX_ecr_reg_reg/D    1
clock(R)->clock(R)	9.832    */1.116         */0.168         minimips_core_instance/U4_ex_EX_data_ual_reg[0]/D    1
clock(R)->clock(R)	9.829    */1.143         */0.171         minimips_core_instance/U4_ex_U1_alu_hilo_reg[60]/D    1
clock(R)->clock(R)	9.832    */1.195         */0.168         minimips_core_instance/U4_ex_U1_alu_hilo_reg[55]/D    1
clock(R)->clock(R)	9.863    */1.206         */0.137         minimips_core_instance/U4_ex_EX_bra_confirm_reg/D    1
clock(R)->clock(R)	9.878    1.271/*         0.122/*         minimips_core_instance/U4_ex_EX_adresse_reg[30]/D    1
clock(R)->clock(R)	9.871    1.280/*         0.129/*         minimips_core_instance/U3_di_DI_offset_reg[26]/D    1
clock(R)->clock(R)	9.875    1.303/*         0.125/*         minimips_core_instance/U3_di_DI_offset_reg[25]/D    1
clock(R)->clock(R)	9.874    1.316/*         0.126/*         minimips_core_instance/U3_di_DI_offset_reg[27]/D    1
clock(R)->clock(R)	9.839    */1.323         */0.161         minimips_core_instance/U4_ex_U1_alu_hilo_reg[54]/D    1
clock(R)->clock(R)	9.874    1.326/*         0.126/*         minimips_core_instance/U3_di_DI_offset_reg[31]/D    1
clock(R)->clock(R)	9.874    1.327/*         0.126/*         minimips_core_instance/U3_di_DI_offset_reg[19]/D    1
clock(R)->clock(R)	9.874    1.330/*         0.126/*         minimips_core_instance/U3_di_DI_offset_reg[29]/D    1
clock(R)->clock(R)	9.874    1.330/*         0.126/*         minimips_core_instance/U3_di_DI_offset_reg[20]/D    1
clock(R)->clock(R)	9.875    1.332/*         0.125/*         minimips_core_instance/U3_di_DI_offset_reg[18]/D    1
clock(R)->clock(R)	9.874    1.333/*         0.126/*         minimips_core_instance/U3_di_DI_offset_reg[30]/D    1
clock(R)->clock(R)	9.874    1.334/*         0.126/*         minimips_core_instance/U3_di_DI_offset_reg[28]/D    1
clock(R)->clock(R)	9.875    1.334/*         0.125/*         minimips_core_instance/U3_di_DI_offset_reg[21]/D    1
clock(R)->clock(R)	9.875    1.335/*         0.125/*         minimips_core_instance/U3_di_DI_offset_reg[24]/D    1
clock(R)->clock(R)	9.875    1.339/*         0.125/*         minimips_core_instance/U3_di_DI_offset_reg[23]/D    1
clock(R)->clock(R)	9.875    1.346/*         0.125/*         minimips_core_instance/U3_di_DI_offset_reg[22]/D    1
clock(R)->clock(R)	9.876    1.365/*         0.124/*         minimips_core_instance/U4_ex_EX_exc_cause_reg[1]/D    1
clock(R)->clock(R)	9.839    */1.370         */0.161         minimips_core_instance/U4_ex_U1_alu_hilo_reg[59]/D    1
clock(R)->clock(R)	9.842    */1.407         */0.158         minimips_core_instance/U4_ex_U1_alu_hilo_reg[53]/D    1
clock(R)->clock(R)	9.844    */1.441         */0.156         minimips_core_instance/U4_ex_U1_alu_hilo_reg[52]/D    1
clock(R)->clock(R)	9.839    */1.511         */0.161         minimips_core_instance/U4_ex_EX_data_ual_reg[31]/D    1
clock(R)->clock(R)	9.843    */1.603         */0.157         minimips_core_instance/U4_ex_U1_alu_hilo_reg[51]/D    1
clock(R)->clock(R)	9.878    1.613/*         0.122/*         minimips_core_instance/U4_ex_EX_adresse_reg[29]/D    1
clock(R)->clock(R)	9.874    1.620/*         0.126/*         minimips_core_instance/U4_ex_EX_data_ual_reg[27]/D    1
clock(R)->clock(R)	9.845    */1.623         */0.155         minimips_core_instance/U4_ex_EX_data_ual_reg[30]/D    1
clock(R)->clock(R)	9.844    */1.696         */0.156         minimips_core_instance/U4_ex_U1_alu_hilo_reg[50]/D    1
clock(R)->clock(R)	9.873    1.713/*         0.127/*         minimips_core_instance/U4_ex_EX_data_ual_reg[29]/D    1
clock(R)->clock(R)	9.840    */1.768         */0.160         minimips_core_instance/U4_ex_U1_alu_hilo_reg[49]/D    1
clock(R)->clock(R)	9.874    1.773/*         0.126/*         minimips_core_instance/U3_di_DI_offset_reg[9]/D    1
clock(R)->clock(R)	9.874    1.776/*         0.126/*         minimips_core_instance/U3_di_DI_offset_reg[6]/D    1
clock(R)->clock(R)	9.873    1.777/*         0.127/*         minimips_core_instance/U3_di_DI_offset_reg[5]/D    1
clock(R)->clock(R)	9.836    */1.778         */0.164         minimips_core_instance/U4_ex_EX_data_ual_reg[28]/D    1
clock(R)->clock(R)	9.874    1.783/*         0.126/*         minimips_core_instance/U3_di_DI_offset_reg[10]/D    1
clock(R)->clock(R)	9.874    1.785/*         0.126/*         minimips_core_instance/U3_di_DI_offset_reg[7]/D    1
clock(R)->clock(R)	9.874    1.785/*         0.126/*         minimips_core_instance/U3_di_DI_offset_reg[13]/D    1
clock(R)->clock(R)	9.874    1.786/*         0.126/*         minimips_core_instance/U3_di_DI_offset_reg[11]/D    1
clock(R)->clock(R)	9.874    1.787/*         0.126/*         minimips_core_instance/U3_di_DI_offset_reg[8]/D    1
clock(R)->clock(R)	9.874    1.788/*         0.126/*         minimips_core_instance/U3_di_DI_offset_reg[4]/D    1
clock(R)->clock(R)	9.874    1.789/*         0.126/*         minimips_core_instance/U3_di_DI_offset_reg[3]/D    1
clock(R)->clock(R)	9.874    1.800/*         0.126/*         minimips_core_instance/U3_di_DI_offset_reg[2]/D    1
clock(R)->clock(R)	9.842    */1.822         */0.158         minimips_core_instance/U4_ex_EX_data_ual_reg[26]/D    1
clock(R)->clock(R)	9.872    1.861/*         0.128/*         minimips_core_instance/U3_di_DI_op1_reg[1]/D    1
clock(R)->clock(R)	9.840    */1.864         */0.160         minimips_core_instance/U4_ex_U1_alu_hilo_reg[48]/D    1
clock(R)->clock(R)	9.844    */1.893         */0.156         minimips_core_instance/U4_ex_EX_data_ual_reg[25]/D    1
clock(R)->clock(R)	9.875    1.900/*         0.125/*         minimips_core_instance/U4_ex_EX_data_ual_reg[24]/D    1
clock(R)->clock(R)	9.873    1.903/*         0.127/*         minimips_core_instance/U3_di_DI_offset_reg[14]/D    1
clock(R)->clock(R)	9.873    1.915/*         0.127/*         minimips_core_instance/U3_di_DI_offset_reg[16]/D    1
clock(R)->clock(R)	9.874    1.921/*         0.126/*         minimips_core_instance/U3_di_DI_offset_reg[12]/D    1
clock(R)->clock(R)	9.873    1.931/*         0.127/*         minimips_core_instance/U3_di_DI_offset_reg[15]/D    1
clock(R)->clock(R)	9.874    1.946/*         0.126/*         minimips_core_instance/U4_ex_U1_alu_hilo_reg[42]/D    1
clock(R)->clock(R)	9.863    1.948/*         0.137/*         minimips_core_instance/U3_di_DI_op1_reg[26]/D    1
clock(R)->clock(R)	9.863    1.950/*         0.137/*         minimips_core_instance/U3_di_DI_op1_reg[16]/D    1
clock(R)->clock(R)	9.864    1.952/*         0.136/*         minimips_core_instance/U3_di_DI_op1_reg[15]/D    1
clock(R)->clock(R)	9.864    1.954/*         0.136/*         minimips_core_instance/U3_di_DI_op1_reg[11]/D    1
clock(R)->clock(R)	9.863    1.956/*         0.137/*         minimips_core_instance/U3_di_DI_op1_reg[21]/D    1
clock(R)->clock(R)	9.864    1.957/*         0.136/*         minimips_core_instance/U3_di_DI_op1_reg[14]/D    1
clock(R)->clock(R)	9.864    1.958/*         0.136/*         minimips_core_instance/U3_di_DI_op1_reg[13]/D    1
clock(R)->clock(R)	9.864    1.964/*         0.136/*         minimips_core_instance/U3_di_DI_op1_reg[25]/D    1
clock(R)->clock(R)	9.864    1.965/*         0.136/*         minimips_core_instance/U3_di_DI_op1_reg[20]/D    1
clock(R)->clock(R)	9.864    1.965/*         0.136/*         minimips_core_instance/U3_di_DI_op1_reg[17]/D    1
clock(R)->clock(R)	9.860    1.967/*         0.140/*         minimips_core_instance/U3_di_DI_op1_reg[8]/D    1
clock(R)->clock(R)	9.840    */1.968         */0.160         minimips_core_instance/U4_ex_U1_alu_hilo_reg[47]/D    1
clock(R)->clock(R)	9.864    1.968/*         0.136/*         minimips_core_instance/U3_di_DI_op1_reg[7]/D    1
clock(R)->clock(R)	9.864    1.969/*         0.136/*         minimips_core_instance/U3_di_DI_op1_reg[27]/D    1
clock(R)->clock(R)	9.864    1.970/*         0.136/*         minimips_core_instance/U3_di_DI_op1_reg[18]/D    1
clock(R)->clock(R)	9.865    1.973/*         0.135/*         minimips_core_instance/U3_di_DI_op1_reg[10]/D    1
clock(R)->clock(R)	9.865    1.974/*         0.135/*         minimips_core_instance/U3_di_DI_op1_reg[30]/D    1
clock(R)->clock(R)	9.864    1.974/*         0.136/*         minimips_core_instance/U3_di_DI_op1_reg[28]/D    1
clock(R)->clock(R)	9.873    1.975/*         0.127/*         minimips_core_instance/U3_di_DI_op1_reg[4]/D    1
clock(R)->clock(R)	9.873    1.975/*         0.127/*         minimips_core_instance/U3_di_DI_op1_reg[2]/D    1
clock(R)->clock(R)	9.874    1.976/*         0.126/*         minimips_core_instance/U3_di_DI_op1_reg[0]/D    1
clock(R)->clock(R)	9.864    1.976/*         0.136/*         minimips_core_instance/U3_di_DI_op1_reg[19]/D    1
clock(R)->clock(R)	9.864    1.978/*         0.136/*         minimips_core_instance/U3_di_DI_op1_reg[23]/D    1
clock(R)->clock(R)	9.873    1.979/*         0.127/*         minimips_core_instance/U3_di_DI_op1_reg[3]/D    1
clock(R)->clock(R)	9.865    1.984/*         0.135/*         minimips_core_instance/U3_di_DI_op1_reg[12]/D    1
clock(R)->clock(R)	9.865    1.985/*         0.135/*         minimips_core_instance/U3_di_DI_op1_reg[31]/D    1
clock(R)->clock(R)	9.866    1.987/*         0.134/*         minimips_core_instance/U3_di_DI_op1_reg[9]/D    1
clock(R)->clock(R)	9.865    1.989/*         0.135/*         minimips_core_instance/U3_di_DI_op1_reg[24]/D    1
clock(R)->clock(R)	9.865    1.993/*         0.135/*         minimips_core_instance/U3_di_DI_op1_reg[29]/D    1
clock(R)->clock(R)	9.878    1.997/*         0.122/*         minimips_core_instance/U3_di_DI_op1_reg[5]/D    1
clock(R)->clock(R)	9.866    2.001/*         0.134/*         minimips_core_instance/U3_di_DI_op1_reg[22]/D    1
clock(R)->clock(R)	9.878    2.001/*         0.122/*         minimips_core_instance/U3_di_DI_op1_reg[6]/D    1
clock(R)->clock(R)	9.844    2.013/*         0.156/*         minimips_core_instance/U3_di_DI_op2_reg[0]/D    1
clock(R)->clock(R)	9.878    2.063/*         0.122/*         minimips_core_instance/U4_ex_EX_adresse_reg[28]/D    1
clock(R)->clock(R)	9.841    */2.080         */0.159         minimips_core_instance/U4_ex_U1_alu_hilo_reg[46]/D    1
clock(R)->clock(R)	9.878    2.082/*         0.122/*         minimips_core_instance/U3_di_DI_offset_reg[0]/D    1
clock(R)->clock(R)	9.878    2.082/*         0.122/*         minimips_core_instance/U3_di_DI_offset_reg[1]/D    1
clock(R)->clock(R)	9.842    */2.083         */0.158         minimips_core_instance/U4_ex_U1_alu_hilo_reg[45]/D    1
clock(R)->clock(R)	9.874    2.086/*         0.126/*         minimips_core_instance/U3_di_DI_op2_reg[18]/D    1
clock(R)->clock(R)	9.875    2.093/*         0.125/*         minimips_core_instance/U3_di_DI_op2_reg[26]/D    1
clock(R)->clock(R)	9.859    2.099/*         0.141/*         minimips_core_instance/U3_di_DI_op2_reg[16]/D    1
clock(R)->clock(R)	9.874    2.109/*         0.126/*         minimips_core_instance/U3_di_DI_op2_reg[24]/D    1
clock(R)->clock(R)	9.875    2.110/*         0.125/*         minimips_core_instance/U3_di_DI_op2_reg[27]/D    1
clock(R)->clock(R)	9.875    2.112/*         0.125/*         minimips_core_instance/U3_di_DI_op_mem_reg/D    1
clock(R)->clock(R)	9.875    2.115/*         0.125/*         minimips_core_instance/U3_di_DI_op2_reg[19]/D    1
clock(R)->clock(R)	9.875    2.115/*         0.125/*         minimips_core_instance/U3_di_DI_op2_reg[23]/D    1
clock(R)->clock(R)	9.874    2.117/*         0.126/*         minimips_core_instance/U3_di_DI_op2_reg[17]/D    1
clock(R)->clock(R)	9.876    2.125/*         0.124/*         minimips_core_instance/U3_di_DI_op2_reg[25]/D    1
clock(R)->clock(R)	9.859    2.128/*         0.141/*         minimips_core_instance/U3_di_DI_op2_reg[13]/D    1
clock(R)->clock(R)	9.877    2.129/*         0.123/*         minimips_core_instance/U3_di_DI_op2_reg[22]/D    1
clock(R)->clock(R)	9.878    2.130/*         0.122/*         minimips_core_instance/U3_di_DI_op2_reg[29]/D    1
clock(R)->clock(R)	9.877    2.131/*         0.123/*         minimips_core_instance/U3_di_DI_op2_reg[28]/D    1
clock(R)->clock(R)	9.859    2.131/*         0.141/*         minimips_core_instance/U3_di_DI_op2_reg[12]/D    1
clock(R)->clock(R)	9.865    2.132/*         0.135/*         minimips_core_instance/U3_di_DI_op2_reg[21]/D    1
clock(R)->clock(R)	9.858    2.135/*         0.142/*         minimips_core_instance/U3_di_DI_op2_reg[6]/D    1
clock(R)->clock(R)	9.873    2.135/*         0.127/*         minimips_core_instance/U3_di_DI_op2_reg[14]/D    1
clock(R)->clock(R)	9.875    2.136/*         0.125/*         minimips_core_instance/U3_di_DI_op2_reg[20]/D    1
clock(R)->clock(R)	9.878    2.137/*         0.122/*         minimips_core_instance/U3_di_DI_op2_reg[30]/D    1
clock(R)->clock(R)	9.874    2.141/*         0.126/*         minimips_core_instance/U3_di_DI_op2_reg[10]/D    1
clock(R)->clock(R)	9.873    2.141/*         0.127/*         minimips_core_instance/U3_di_DI_op2_reg[15]/D    1
clock(R)->clock(R)	9.878    2.144/*         0.122/*         minimips_core_instance/U3_di_DI_op2_reg[31]/D    1
clock(R)->clock(R)	9.873    2.146/*         0.127/*         minimips_core_instance/U3_di_DI_op2_reg[9]/D    1
clock(R)->clock(R)	9.859    2.146/*         0.141/*         minimips_core_instance/U3_di_DI_op2_reg[4]/D    1
clock(R)->clock(R)	9.873    2.155/*         0.127/*         minimips_core_instance/U3_di_DI_op2_reg[1]/D    1
clock(R)->clock(R)	9.874    2.155/*         0.126/*         minimips_core_instance/U3_di_DI_op2_reg[8]/D    1
clock(R)->clock(R)	9.874    2.158/*         0.126/*         minimips_core_instance/U3_di_DI_op2_reg[11]/D    1
clock(R)->clock(R)	9.874    2.158/*         0.126/*         minimips_core_instance/U3_di_DI_op2_reg[7]/D    1
clock(R)->clock(R)	9.843    */2.160         */0.157         minimips_core_instance/U4_ex_U1_alu_hilo_reg[44]/D    1
clock(R)->clock(R)	9.874    2.160/*         0.126/*         minimips_core_instance/U3_di_DI_op2_reg[2]/D    1
clock(R)->clock(R)	9.874    2.160/*         0.126/*         minimips_core_instance/U3_di_DI_op2_reg[3]/D    1
clock(R)->clock(R)	9.875    2.162/*         0.125/*         minimips_core_instance/U4_ex_EX_data_ual_reg[23]/D    1
clock(R)->clock(R)	9.874    2.165/*         0.126/*         minimips_core_instance/U3_di_DI_op2_reg[5]/D    1
clock(R)->clock(R)	9.874    2.200/*         0.126/*         minimips_core_instance/U2_ei_EI_instr_reg[0]/D    1
clock(R)->clock(R)	9.862    2.229/*         0.138/*         minimips_core_instance/U2_ei_EI_instr_reg[16]/D    1
clock(R)->clock(R)	9.842    */2.254         */0.158         minimips_core_instance/U4_ex_U1_alu_hilo_reg[43]/D    1
clock(R)->clock(R)	9.866    2.302/*         0.134/*         minimips_core_instance/U2_ei_EI_instr_reg[1]/D    1
clock(R)->clock(R)	9.868    2.309/*         0.132/*         minimips_core_instance/U2_ei_EI_instr_reg[3]/D    1
clock(R)->clock(R)	9.878    2.313/*         0.122/*         minimips_core_instance/U4_ex_EX_adresse_reg[27]/D    1
clock(R)->clock(R)	9.868    2.322/*         0.132/*         minimips_core_instance/U2_ei_EI_instr_reg[4]/D    1
clock(R)->clock(R)	9.869    2.326/*         0.131/*         minimips_core_instance/U2_ei_EI_instr_reg[2]/D    1
clock(R)->clock(R)	9.874    2.410/*         0.126/*         minimips_core_instance/U3_di_DI_adr_reg_dest_reg[1]/D    1
clock(R)->clock(R)	9.875    2.413/*         0.125/*         minimips_core_instance/U3_di_DI_adr_reg_dest_reg[0]/D    1
clock(R)->clock(R)	9.874    2.414/*         0.126/*         minimips_core_instance/U3_di_DI_adr_reg_dest_reg[2]/D    1
clock(R)->clock(R)	9.840    */2.420         */0.160         minimips_core_instance/U4_ex_U1_alu_hilo_reg[41]/D    1
clock(R)->clock(R)	9.874    2.426/*         0.126/*         minimips_core_instance/U3_di_DI_adr_reg_dest_reg[3]/D    1
clock(R)->clock(R)	9.874    2.428/*         0.126/*         minimips_core_instance/U2_ei_EI_instr_reg[13]/D    1
clock(R)->clock(R)	9.874    2.430/*         0.126/*         minimips_core_instance/U3_di_DI_adr_reg_dest_reg[4]/D    1
clock(R)->clock(R)	9.873    2.430/*         0.127/*         minimips_core_instance/U2_ei_EI_instr_reg[8]/D    1
clock(R)->clock(R)	9.874    2.433/*         0.126/*         minimips_core_instance/U2_ei_EI_instr_reg[25]/D    1
clock(R)->clock(R)	9.873    2.437/*         0.127/*         minimips_core_instance/U2_ei_EI_instr_reg[12]/D    1
clock(R)->clock(R)	9.874    2.439/*         0.126/*         minimips_core_instance/U2_ei_EI_instr_reg[26]/D    1
clock(R)->clock(R)	9.874    2.443/*         0.126/*         minimips_core_instance/U2_ei_EI_instr_reg[5]/D    1
clock(R)->clock(R)	9.874    2.446/*         0.126/*         minimips_core_instance/U2_ei_EI_instr_reg[9]/D    1
clock(R)->clock(R)	9.873    2.447/*         0.127/*         minimips_core_instance/U2_ei_EI_instr_reg[7]/D    1
clock(R)->clock(R)	9.873    2.449/*         0.127/*         minimips_core_instance/U2_ei_EI_instr_reg[10]/D    1
clock(R)->clock(R)	9.875    2.453/*         0.125/*         minimips_core_instance/U2_ei_EI_instr_reg[18]/D    1
clock(R)->clock(R)	9.874    2.455/*         0.126/*         minimips_core_instance/U2_ei_EI_instr_reg[11]/D    1
clock(R)->clock(R)	9.874    2.455/*         0.126/*         minimips_core_instance/U2_ei_EI_instr_reg[19]/D    1
clock(R)->clock(R)	9.874    2.456/*         0.126/*         minimips_core_instance/U2_ei_EI_instr_reg[28]/D    1
clock(R)->clock(R)	9.874    2.456/*         0.126/*         minimips_core_instance/U2_ei_EI_instr_reg[14]/D    1
clock(R)->clock(R)	9.874    2.461/*         0.126/*         minimips_core_instance/U2_ei_EI_instr_reg[17]/D    1
clock(R)->clock(R)	9.874    2.461/*         0.126/*         minimips_core_instance/U2_ei_EI_instr_reg[27]/D    1
clock(R)->clock(R)	9.875    2.461/*         0.125/*         minimips_core_instance/U2_ei_EI_instr_reg[23]/D    1
clock(R)->clock(R)	9.874    2.462/*         0.126/*         minimips_core_instance/U2_ei_EI_instr_reg[15]/D    1
clock(R)->clock(R)	9.874    2.464/*         0.126/*         minimips_core_instance/U2_ei_EI_instr_reg[30]/D    1
clock(R)->clock(R)	9.874    2.465/*         0.126/*         minimips_core_instance/U2_ei_EI_instr_reg[6]/D    1
clock(R)->clock(R)	9.874    2.468/*         0.126/*         minimips_core_instance/U2_ei_EI_instr_reg[22]/D    1
clock(R)->clock(R)	9.875    2.477/*         0.125/*         minimips_core_instance/U2_ei_EI_instr_reg[20]/D    1
clock(R)->clock(R)	9.875    2.478/*         0.125/*         minimips_core_instance/U2_ei_EI_instr_reg[24]/D    1
clock(R)->clock(R)	9.874    2.481/*         0.126/*         minimips_core_instance/U2_ei_EI_instr_reg[31]/D    1
clock(R)->clock(R)	9.875    2.483/*         0.125/*         minimips_core_instance/U2_ei_EI_instr_reg[29]/D    1
clock(R)->clock(R)	9.875    2.493/*         0.125/*         minimips_core_instance/U2_ei_EI_instr_reg[21]/D    1
clock(R)->clock(R)	9.847    */2.503         */0.153         minimips_core_instance/U4_ex_EX_data_ual_reg[22]/D    1
clock(R)->clock(R)	9.839    */2.555         */0.161         minimips_core_instance/U4_ex_U1_alu_hilo_reg[40]/D    1
clock(R)->clock(R)	5.000    2.563/*         0.000/*         minimips_core_instance/U4_ex_U1_alu_RC_CG_HIER_INST6/enl_reg/D    1
clock(R)->clock(R)	5.000    2.571/*         0.000/*         minimips_core_instance/U4_ex_U1_alu_RC_CG_HIER_INST7/enl_reg/D    1
clock(R)->clock(R)	9.878    2.577/*         0.122/*         minimips_core_instance/U4_ex_EX_adresse_reg[26]/D    1
clock(R)->clock(R)	9.847    */2.643         */0.153         minimips_core_instance/U4_ex_EX_data_ual_reg[21]/D    1
clock(R)->clock(R)	9.846    */2.656         */0.154         minimips_core_instance/U4_ex_EX_data_ual_reg[19]/D    1
clock(R)->clock(R)	9.875    2.739/*         0.125/*         minimips_core_instance/U3_di_DI_offset_reg[17]/D    1
clock(R)->clock(R)	9.846    */2.751         */0.154         minimips_core_instance/U4_ex_EX_data_ual_reg[20]/D    1
clock(R)->clock(R)	5.000    2.762/*         0.000/*         minimips_core_instance/RC_CG_DECLONE_HIER_INST/enl_reg/D    1
clock(R)->clock(R)	9.841    */2.773         */0.159         minimips_core_instance/U4_ex_U1_alu_hilo_reg[39]/D    1
clock(R)->clock(R)	9.878    2.785/*         0.122/*         minimips_core_instance/U3_di_DI_code_ual_reg[16]/D    1
clock(R)->clock(R)	9.878    2.790/*         0.122/*         minimips_core_instance/U3_di_DI_code_ual_reg[24]/D    1
clock(R)->clock(R)	9.878    2.796/*         0.122/*         minimips_core_instance/U3_di_DI_code_ual_reg[11]/D    1
clock(R)->clock(R)	9.853    */2.824         */0.147         minimips_core_instance/U3_di_DI_code_ual_reg[1]/D    1
clock(R)->clock(R)	9.877    2.835/*         0.123/*         minimips_core_instance/U4_ex_EX_adresse_reg[25]/D    1
clock(R)->clock(R)	9.875    2.841/*         0.125/*         minimips_core_instance/U4_ex_EX_data_ual_reg[18]/D    1
clock(R)->clock(R)	9.870    2.890/*         0.130/*         minimips_core_instance/U3_di_DI_ecr_reg_reg/D    1
clock(R)->clock(R)	9.844    */2.927         */0.156         minimips_core_instance/U4_ex_U1_alu_hilo_reg[38]/D    1
clock(R)->clock(R)	9.873    2.946/*         0.127/*         minimips_core_instance/U3_di_DI_exc_cause_reg[4]/D    1
clock(F)->clock(R)	10.000   */2.965         */0.000         minimips_core_instance/U1_pf_RC_CG_HIER_INST1/g12/B    1
clock(R)->clock(R)	9.837    */3.009         */0.163         minimips_core_instance/U4_ex_U1_alu_hilo_reg[37]/D    1
clock(R)->clock(R)	9.875    3.010/*         0.125/*         minimips_core_instance/U4_ex_EX_data_ual_reg[17]/D    1
clock(R)->clock(R)	9.877    3.031/*         0.123/*         minimips_core_instance/U3_di_DI_level_reg[0]/D    1
clock(R)->clock(R)	9.837    */3.043         */0.163         minimips_core_instance/U3_di_DI_code_ual_reg[26]/D    1
clock(R)->clock(R)	9.838    */3.049         */0.162         minimips_core_instance/U3_di_DI_code_ual_reg[8]/D    1
clock(R)->clock(R)	9.838    */3.051         */0.162         minimips_core_instance/U3_di_DI_code_ual_reg[9]/D    1
clock(R)->clock(R)	9.868    */3.070         */0.132         minimips_core_instance/U3_di_DI_code_ual_reg[27]/D    1
clock(R)->clock(R)	9.875    3.093/*         0.125/*         minimips_core_instance/U3_di_DI_adr_reg_dest_reg[5]/D    1
clock(R)->clock(R)	9.878    3.103/*         0.122/*         minimips_core_instance/U4_ex_EX_adresse_reg[24]/D    1
clock(R)->clock(R)	9.872    3.123/*         0.128/*         minimips_core_instance/U4_ex_U1_alu_hilo_reg[36]/D    1
clock(R)->clock(R)	9.860    */3.130         */0.140         minimips_core_instance/U3_di_DI_code_ual_reg[18]/D    1
clock(R)->clock(R)	9.860    */3.130         */0.140         minimips_core_instance/U3_di_DI_code_ual_reg[6]/D    1
clock(R)->clock(R)	9.860    */3.131         */0.140         minimips_core_instance/U3_di_DI_code_ual_reg[5]/D    1
clock(R)->clock(R)	9.846    */3.131         */0.154         minimips_core_instance/U3_di_DI_code_ual_reg[21]/D    1
clock(R)->clock(R)	9.861    */3.132         */0.139         minimips_core_instance/U3_di_DI_code_ual_reg[13]/D    1
clock(R)->clock(R)	9.861    */3.133         */0.139         minimips_core_instance/U3_di_DI_code_ual_reg[19]/D    1
clock(R)->clock(R)	9.871    3.133/*         0.129/*         minimips_core_instance/U4_ex_EX_data_ual_reg[16]/D    1
clock(R)->clock(R)	9.846    */3.133         */0.154         minimips_core_instance/U3_di_DI_code_ual_reg[14]/D    1
clock(R)->clock(R)	9.861    */3.135         */0.139         minimips_core_instance/U3_di_DI_code_ual_reg[25]/D    1
clock(R)->clock(R)	9.846    */3.135         */0.154         minimips_core_instance/U3_di_DI_code_ual_reg[23]/D    1
clock(R)->clock(R)	9.846    */3.135         */0.154         minimips_core_instance/U3_di_DI_code_ual_reg[15]/D    1
clock(R)->clock(R)	9.860    */3.135         */0.140         minimips_core_instance/U3_di_DI_exc_cause_reg[3]/D    1
clock(R)->clock(R)	9.861    */3.136         */0.139         minimips_core_instance/U3_di_DI_code_ual_reg[3]/D    1
clock(R)->clock(R)	9.862    */3.139         */0.138         minimips_core_instance/U3_di_DI_link_reg/D    1
clock(R)->clock(R)	9.862    */3.142         */0.138         minimips_core_instance/U3_di_DI_code_ual_reg[4]/D    1
clock(R)->clock(R)	9.862    */3.143         */0.138         minimips_core_instance/U3_di_DI_code_ual_reg[20]/D    1
clock(R)->clock(R)	9.862    */3.145         */0.138         minimips_core_instance/U3_di_DI_code_ual_reg[7]/D    1
clock(R)->clock(R)	9.862    */3.146         */0.138         minimips_core_instance/U3_di_DI_code_ual_reg[10]/D    1
clock(R)->clock(R)	9.863    */3.151         */0.137         minimips_core_instance/U3_di_DI_code_ual_reg[12]/D    1
clock(R)->clock(R)	9.878    3.154/*         0.122/*         minimips_core_instance/U3_di_DI_code_ual_reg[0]/D    1
clock(R)->clock(R)	9.864    */3.155         */0.136         minimips_core_instance/U3_di_DI_code_ual_reg[17]/D    1
clock(R)->clock(R)	9.864    */3.155         */0.136         minimips_core_instance/U3_di_DI_code_ual_reg[22]/D    1
clock(R)->clock(R)	9.863    */3.156         */0.137         minimips_core_instance/U3_di_DI_code_ual_reg[2]/D    1
clock(R)->clock(R)	9.872    3.161/*         0.128/*         minimips_core_instance/U4_ex_EX_data_ual_reg[15]/D    1
clock(R)->clock(R)	9.870    */3.168         */0.130         minimips_core_instance/U3_di_DI_mode_reg/D    1
clock(F)->clock(R)	10.000   */3.191         */0.000         minimips_core_instance/U2_ei_RC_CG_HIER_INST3/g12/B    1
clock(R)->clock(R)	9.872    3.224/*         0.128/*         minimips_core_instance/U3_di_DI_level_reg[1]/D    1
clock(R)->clock(R)	5.000    */3.233         */0.000         minimips_core_instance/U7_banc_RC_CG_HIER_INST15/enl_reg/D    1
clock(R)->clock(R)	5.000    */3.234         */0.000         minimips_core_instance/U7_banc_RC_CG_HIER_INST17/enl_reg/D    1
clock(R)->clock(R)	5.000    */3.237         */0.000         minimips_core_instance/U7_banc_RC_CG_HIER_INST25/enl_reg/D    1
clock(R)->clock(R)	5.000    */3.243         */0.000         minimips_core_instance/U7_banc_RC_CG_HIER_INST32/enl_reg/D    1
clock(R)->clock(R)	5.000    */3.244         */0.000         minimips_core_instance/U7_banc_RC_CG_HIER_INST21/enl_reg/D    1
clock(R)->clock(R)	5.000    */3.253         */0.000         minimips_core_instance/U7_banc_RC_CG_HIER_INST22/enl_reg/D    1
clock(R)->clock(R)	5.000    */3.254         */0.000         minimips_core_instance/U7_banc_RC_CG_HIER_INST23/enl_reg/D    1
clock(R)->clock(R)	5.000    */3.258         */0.000         minimips_core_instance/U7_banc_RC_CG_HIER_INST24/enl_reg/D    1
clock(R)->clock(R)	5.000    */3.260         */0.000         minimips_core_instance/U7_banc_RC_CG_HIER_INST34/enl_reg/D    1
clock(R)->clock(R)	5.000    */3.260         */0.000         minimips_core_instance/U7_banc_RC_CG_HIER_INST36/enl_reg/D    1
clock(R)->clock(R)	5.000    */3.262         */0.000         minimips_core_instance/U7_banc_RC_CG_HIER_INST19/enl_reg/D    1
clock(R)->clock(R)	5.000    */3.263         */0.000         minimips_core_instance/U7_banc_RC_CG_HIER_INST16/enl_reg/D    1
clock(R)->clock(R)	5.000    */3.263         */0.000         minimips_core_instance/U7_banc_RC_CG_HIER_INST18/enl_reg/D    1
clock(R)->clock(R)	5.000    */3.264         */0.000         minimips_core_instance/U7_banc_RC_CG_HIER_INST39/enl_reg/D    1
clock(R)->clock(R)	5.000    */3.267         */0.000         minimips_core_instance/U7_banc_RC_CG_HIER_INST14/enl_reg/D    1
clock(F)->clock(R)	10.000   */3.268         */0.000         minimips_core_instance/U2_ei_RC_CG_HIER_INST2/g12/B    1
clock(R)->clock(R)	5.000    */3.269         */0.000         minimips_core_instance/U7_banc_RC_CG_HIER_INST26/enl_reg/D    1
clock(R)->clock(R)	5.000    */3.272         */0.000         minimips_core_instance/U7_banc_RC_CG_HIER_INST27/enl_reg/D    1
clock(R)->clock(R)	5.000    */3.273         */0.000         minimips_core_instance/U7_banc_RC_CG_HIER_INST38/enl_reg/D    1
clock(R)->clock(R)	5.000    */3.274         */0.000         minimips_core_instance/U7_banc_RC_CG_HIER_INST35/enl_reg/D    1
clock(R)->clock(R)	5.000    */3.274         */0.000         minimips_core_instance/U7_banc_RC_CG_HIER_INST28/enl_reg/D    1
clock(R)->clock(R)	5.000    */3.275         */0.000         minimips_core_instance/U7_banc_RC_CG_HIER_INST20/enl_reg/D    1
clock(R)->clock(R)	5.000    */3.276         */0.000         minimips_core_instance/U7_banc_RC_CG_HIER_INST9/enl_reg/D    1
clock(R)->clock(R)	5.000    */3.276         */0.000         minimips_core_instance/U7_banc_RC_CG_HIER_INST13/enl_reg/D    1
clock(R)->clock(R)	5.000    */3.277         */0.000         minimips_core_instance/U7_banc_RC_CG_HIER_INST37/enl_reg/D    1
clock(R)->clock(R)	5.000    */3.278         */0.000         minimips_core_instance/U7_banc_RC_CG_HIER_INST12/enl_reg/D    1
clock(R)->clock(R)	5.000    */3.279         */0.000         minimips_core_instance/U7_banc_RC_CG_HIER_INST31/enl_reg/D    1
clock(R)->clock(R)	5.000    */3.280         */0.000         minimips_core_instance/U7_banc_RC_CG_HIER_INST11/enl_reg/D    1
clock(R)->clock(R)	5.000    */3.285         */0.000         minimips_core_instance/U7_banc_RC_CG_HIER_INST30/enl_reg/D    1
clock(R)->clock(R)	5.000    */3.285         */0.000         minimips_core_instance/U7_banc_RC_CG_HIER_INST33/enl_reg/D    1
clock(R)->clock(R)	9.846    */3.339         */0.154         minimips_core_instance/U4_ex_U1_alu_hilo_reg[35]/D    1
clock(R)->clock(R)	9.870    3.362/*         0.130/*         minimips_core_instance/U4_ex_EX_data_ual_reg[14]/D    1
clock(R)->clock(R)	9.878    3.371/*         0.122/*         minimips_core_instance/U4_ex_EX_adresse_reg[23]/D    1
clock(R)->clock(R)	9.846    */3.465         */0.154         minimips_core_instance/U4_ex_U1_alu_hilo_reg[34]/D    1
clock(R)->clock(R)	9.834    */3.526         */0.166         minimips_core_instance/U4_ex_EX_data_ual_reg[12]/D    1
clock(R)->clock(R)	9.843    */3.561         */0.157         minimips_core_instance/U4_ex_U1_alu_hilo_reg[33]/D    1
clock(R)->clock(R)	9.878    3.599/*         0.122/*         minimips_core_instance/U4_ex_EX_adresse_reg[22]/D    1
clock(R)->clock(R)	5.000    3.607/*         0.000/*         minimips_core_instance/U7_banc_RC_CG_HIER_INST10/enl_reg/D    1
clock(R)->clock(R)	9.835    */3.629         */0.165         minimips_core_instance/U3_di_DI_exc_cause_reg[2]/D    1
clock(R)->clock(R)	9.874    3.636/*         0.126/*         minimips_core_instance/U4_ex_EX_data_ual_reg[13]/D    1
clock(R)->clock(R)	9.839    */3.637         */0.161         minimips_core_instance/U3_di_DI_bra_reg/D    1
clock(R)->clock(R)	5.000    3.638/*         0.000/*         minimips_core_instance/U7_banc_RC_CG_HIER_INST29/enl_reg/D    1
clock(R)->clock(R)	9.845    */3.657         */0.155         minimips_core_instance/U3_di_DI_r_w_reg/D    1
clock(R)->clock(R)	9.830    */3.674         */0.170         minimips_core_instance/U4_ex_U1_alu_hilo_reg[32]/D    1
clock(R)->clock(R)	9.872    3.757/*         0.128/*         minimips_core_instance/U5_mem_MEM_data_ecr_reg[0]/D    1
clock(R)->clock(R)	9.830    */3.766         */0.170         minimips_core_instance/U4_ex_U1_alu_hilo_reg[31]/D    1
clock(R)->clock(R)	9.875    3.773/*         0.125/*         minimips_core_instance/U4_ex_U1_alu_hilo_reg[29]/D    1
clock(R)->clock(R)	9.878    3.842/*         0.122/*         minimips_core_instance/U4_ex_EX_adresse_reg[21]/D    1
clock(R)->clock(R)	9.845    */3.845         */0.155         minimips_core_instance/U4_ex_U1_alu_hilo_reg[30]/D    1
clock(R)->clock(R)	5.000    3.889/*         0.000/*         minimips_core_instance/U3_di_RC_CG_HIER_INST4/enl_reg/D    1
clock(R)->clock(R)	9.868    3.911/*         0.132/*         minimips_core_instance/U5_mem_MEM_data_ecr_reg[1]/D    1
clock(R)->clock(R)	9.846    */3.931         */0.154         minimips_core_instance/U4_ex_U1_alu_hilo_reg[28]/D    1
clock(R)->clock(R)	9.835    */3.987         */0.165         minimips_core_instance/U4_ex_EX_data_ual_reg[11]/D    1
clock(R)->clock(R)	9.878    4.015/*         0.122/*         minimips_core_instance/U9_bus_ctrl_ei_buffer_reg[0]/D    1
clock(R)->clock(R)	9.868    4.061/*         0.132/*         minimips_core_instance/U5_mem_MEM_data_ecr_reg[2]/D    1
clock(R)->clock(R)	9.833    */4.070         */0.167         minimips_core_instance/U4_ex_EX_data_ual_reg[10]/D    1
clock(R)->clock(R)	9.878    4.088/*         0.122/*         minimips_core_instance/U4_ex_EX_adresse_reg[20]/D    1
clock(R)->clock(R)	9.845    */4.122         */0.155         minimips_core_instance/U4_ex_U1_alu_hilo_reg[27]/D    1
clock(R)->clock(R)	9.872    4.152/*         0.128/*         minimips_core_instance/U4_ex_EX_data_ual_reg[9]/D    1
clock(R)->clock(R)	9.878    4.180/*         0.122/*         minimips_core_instance/U9_bus_ctrl_ei_buffer_reg[1]/D    1
clock(R)->clock(R)	9.846    */4.250         */0.154         minimips_core_instance/U4_ex_U1_alu_hilo_reg[26]/D    1
clock(R)->clock(R)	5.000    */4.287         */0.000         minimips_core_instance/U8_syscop_RC_CG_HIER_INST41/enl_reg/D    1
clock(R)->clock(R)	9.878    4.314/*         0.122/*         minimips_core_instance/U9_bus_ctrl_ei_buffer_reg[2]/D    1
clock(R)->clock(R)	9.878    4.350/*         0.122/*         minimips_core_instance/U4_ex_EX_adresse_reg[19]/D    1
clock(R)->clock(R)	9.845    */4.353         */0.155         minimips_core_instance/U4_ex_U1_alu_hilo_reg[25]/D    1
clock(R)->clock(R)	9.866    4.375/*         0.134/*         minimips_core_instance/U5_mem_MEM_data_ecr_reg[4]/D    1
clock(R)->clock(R)	9.874    4.384/*         0.126/*         minimips_core_instance/U5_mem_MEM_data_ecr_reg[17]/D    1
clock(R)->clock(R)	9.872    4.419/*         0.128/*         minimips_core_instance/U4_ex_EX_data_ual_reg[8]/D    1
clock(R)->clock(R)	9.874    4.440/*         0.126/*         minimips_core_instance/U5_mem_MEM_data_ecr_reg[18]/D    1
clock(R)->clock(R)	9.869    4.442/*         0.131/*         minimips_core_instance/U5_mem_MEM_data_ecr_reg[3]/D    1
clock(R)->clock(R)	9.845    */4.496         */0.155         minimips_core_instance/U4_ex_U1_alu_hilo_reg[24]/D    1
clock(R)->clock(R)	9.879    4.539/*         0.121/*         minimips_core_instance/U9_bus_ctrl_ei_buffer_reg[17]/D    1
clock(R)->clock(R)	9.846    */4.566         */0.154         minimips_core_instance/U4_ex_U1_alu_hilo_reg[23]/D    1
clock(R)->clock(R)	9.878    4.587/*         0.122/*         minimips_core_instance/U9_bus_ctrl_ei_buffer_reg[18]/D    1
clock(R)->clock(R)	9.873    4.608/*         0.127/*         minimips_core_instance/U5_mem_MEM_data_ecr_reg[19]/D    1
clock(R)->clock(R)	9.873    4.608/*         0.127/*         minimips_core_instance/U5_mem_MEM_data_ecr_reg[5]/D    1
clock(R)->clock(R)	9.846    */4.653         */0.154         minimips_core_instance/U4_ex_U1_alu_hilo_reg[22]/D    1
clock(R)->clock(R)	9.878    4.660/*         0.122/*         minimips_core_instance/U4_ex_EX_adresse_reg[18]/D    1
clock(R)->clock(R)	9.878    4.663/*         0.122/*         minimips_core_instance/U9_bus_ctrl_ei_buffer_reg[4]/D    1
clock(R)->clock(R)	5.000    4.675/*         0.000/*         minimips_core_instance/U8_syscop_RC_CG_HIER_INST40/enl_reg/D    1
clock(R)->clock(R)	9.879    4.688/*         0.121/*         minimips_core_instance/U9_bus_ctrl_ei_buffer_reg[3]/D    1
clock(R)->clock(R)	9.874    4.698/*         0.126/*         minimips_core_instance/U5_mem_MEM_data_ecr_reg[20]/D    1
clock(R)->clock(R)	9.845    */4.732         */0.155         minimips_core_instance/U4_ex_U1_alu_hilo_reg[21]/D    1
clock(R)->clock(R)	9.874    4.748/*         0.126/*         minimips_core_instance/U5_mem_MEM_data_ecr_reg[16]/D    1
clock(R)->clock(R)	9.878    4.765/*         0.122/*         minimips_core_instance/U9_bus_ctrl_ei_buffer_reg[5]/D    1
clock(R)->clock(R)	9.834    */4.771         */0.166         minimips_core_instance/U5_mem_MEM_data_ecr_reg[21]/D    1
clock(R)->clock(R)	9.878    4.773/*         0.122/*         minimips_core_instance/U9_bus_ctrl_ei_buffer_reg[19]/D    1
clock(R)->clock(R)	9.836    */4.780         */0.164         minimips_core_instance/U5_mem_MEM_data_ecr_reg[22]/D    1
clock(R)->clock(R)	9.873    4.792/*         0.127/*         minimips_core_instance/U5_mem_MEM_data_ecr_reg[15]/D    1
clock(R)->clock(R)	9.840    */4.825         */0.160         minimips_core_instance/U5_mem_MEM_data_ecr_reg[23]/D    1
clock(R)->clock(R)	9.825    */4.828         */0.175         minimips_core_instance/U5_mem_MEM_data_ecr_reg[7]/D    1
clock(R)->clock(R)	9.832    */4.833         */0.168         minimips_core_instance/U5_mem_MEM_data_ecr_reg[6]/D    1
clock(R)->clock(R)	9.840    */4.848         */0.160         minimips_core_instance/U5_mem_MEM_data_ecr_reg[31]/D    1
clock(R)->clock(R)	9.878    4.855/*         0.122/*         minimips_core_instance/U9_bus_ctrl_ei_buffer_reg[20]/D    1
clock(R)->clock(R)	9.842    */4.859         */0.158         minimips_core_instance/U5_mem_MEM_data_ecr_reg[24]/D    1
clock(R)->clock(R)	9.840    */4.861         */0.160         minimips_core_instance/U5_mem_MEM_data_ecr_reg[29]/D    1
clock(R)->clock(R)	9.840    */4.868         */0.160         minimips_core_instance/U5_mem_MEM_data_ecr_reg[30]/D    1
clock(R)->clock(R)	9.833    */4.871         */0.167         minimips_core_instance/U5_mem_MEM_data_ecr_reg[8]/D    1
clock(R)->clock(R)	9.878    4.872/*         0.122/*         minimips_core_instance/U9_bus_ctrl_ei_buffer_reg[16]/D    1
clock(R)->clock(R)	9.837    */4.872         */0.163         minimips_core_instance/U5_mem_MEM_data_ecr_reg[25]/D    1
clock(R)->clock(R)	9.839    */4.873         */0.161         minimips_core_instance/U5_mem_MEM_data_ecr_reg[28]/D    1
clock(R)->clock(R)	9.835    */4.881         */0.165         minimips_core_instance/U5_mem_MEM_data_ecr_reg[13]/D    1
clock(R)->clock(R)	9.838    */4.885         */0.162         minimips_core_instance/U5_mem_MEM_data_ecr_reg[27]/D    1
clock(R)->clock(R)	9.835    */4.887         */0.165         minimips_core_instance/U5_mem_MEM_data_ecr_reg[14]/D    1
clock(R)->clock(R)	9.838    */4.888         */0.162         minimips_core_instance/U5_mem_MEM_data_ecr_reg[26]/D    1
clock(R)->clock(R)	9.836    */4.889         */0.164         minimips_core_instance/U5_mem_MEM_data_ecr_reg[12]/D    1
clock(R)->clock(R)	9.865    */4.902         */0.135         minimips_core_instance/U9_bus_ctrl_ei_buffer_reg[21]/D    1
clock(R)->clock(R)	9.835    */4.914         */0.165         minimips_core_instance/U5_mem_MEM_data_ecr_reg[9]/D    1
clock(R)->clock(R)	9.833    */4.918         */0.167         minimips_core_instance/U5_mem_MEM_data_ecr_reg[11]/D    1
clock(R)->clock(R)	9.865    */4.919         */0.135         minimips_core_instance/U9_bus_ctrl_ei_buffer_reg[22]/D    1
clock(R)->clock(R)	9.835    */4.923         */0.165         minimips_core_instance/U5_mem_MEM_data_ecr_reg[10]/D    1
clock(R)->clock(R)	9.878    4.924/*         0.122/*         minimips_core_instance/U9_bus_ctrl_ei_buffer_reg[15]/D    1
clock(R)->clock(R)	9.865    */4.940         */0.135         minimips_core_instance/U9_bus_ctrl_ei_buffer_reg[23]/D    1
clock(R)->clock(R)	9.864    */4.940         */0.136         minimips_core_instance/U9_bus_ctrl_ei_buffer_reg[31]/D    1
clock(R)->clock(R)	9.864    */4.951         */0.136         minimips_core_instance/U9_bus_ctrl_ei_buffer_reg[6]/D    1
clock(R)->clock(R)	9.865    */4.961         */0.135         minimips_core_instance/U9_bus_ctrl_ei_buffer_reg[30]/D    1
clock(R)->clock(R)	9.865    */4.962         */0.135         minimips_core_instance/U9_bus_ctrl_ei_buffer_reg[29]/D    1
clock(R)->clock(R)	9.865    */4.966         */0.135         minimips_core_instance/U9_bus_ctrl_ei_buffer_reg[24]/D    1
clock(R)->clock(R)	9.864    */4.969         */0.136         minimips_core_instance/U9_bus_ctrl_ei_buffer_reg[7]/D    1
clock(R)->clock(R)	9.865    */4.974         */0.135         minimips_core_instance/U9_bus_ctrl_ei_buffer_reg[28]/D    1
clock(R)->clock(R)	9.865    */4.977         */0.135         minimips_core_instance/U9_bus_ctrl_ei_buffer_reg[25]/D    1
clock(R)->clock(R)	9.865    */4.984         */0.135         minimips_core_instance/U9_bus_ctrl_ei_buffer_reg[13]/D    1
clock(R)->clock(R)	9.846    */4.984         */0.154         minimips_core_instance/U4_ex_U1_alu_hilo_reg[20]/D    1
clock(R)->clock(R)	9.865    */4.985         */0.135         minimips_core_instance/U9_bus_ctrl_ei_buffer_reg[14]/D    1
clock(R)->clock(R)	9.864    */4.986         */0.136         minimips_core_instance/U9_bus_ctrl_ei_buffer_reg[26]/D    1
clock(R)->clock(R)	9.873    4.986/*         0.127/*         minimips_core_instance/U4_ex_EX_data_ual_reg[7]/D    1
clock(R)->clock(R)	9.865    */4.989         */0.135         minimips_core_instance/U9_bus_ctrl_ei_buffer_reg[8]/D    1
clock(R)->clock(R)	9.878    4.989/*         0.122/*         minimips_core_instance/U4_ex_EX_adresse_reg[17]/D    1
clock(R)->clock(R)	9.865    */4.990         */0.135         minimips_core_instance/U9_bus_ctrl_ei_buffer_reg[27]/D    1
clock(R)->clock(R)	9.865    */4.995         */0.135         minimips_core_instance/U9_bus_ctrl_ei_buffer_reg[12]/D    1
clock(R)->clock(R)	9.876    4.998/*         0.124/*         minimips_core_instance/U4_ex_U1_alu_hilo_reg[19]/D    1
clock(R)->clock(R)	9.864    */5.010         */0.136         minimips_core_instance/U9_bus_ctrl_ei_buffer_reg[9]/D    1
clock(R)->clock(R)	9.864    */5.018         */0.136         minimips_core_instance/U9_bus_ctrl_ei_buffer_reg[11]/D    1
clock(R)->clock(R)	9.864    */5.019         */0.136         minimips_core_instance/U9_bus_ctrl_ei_buffer_reg[10]/D    1
clock(R)->clock(R)	9.875    5.054/*         0.125/*         minimips_core_instance/U4_ex_U1_alu_hilo_reg[15]/D    1
clock(R)->clock(R)	9.833    */5.056         */0.167         minimips_core_instance/U4_ex_EX_data_ual_reg[6]/D    1
clock(R)->clock(R)	9.845    */5.127         */0.155         minimips_core_instance/U4_ex_U1_alu_hilo_reg[18]/D    1
clock(R)->clock(R)	9.834    */5.225         */0.166         minimips_core_instance/U4_ex_EX_data_ual_reg[5]/D    1
clock(R)->clock(R)	9.845    */5.229         */0.155         minimips_core_instance/U4_ex_U1_alu_hilo_reg[17]/D    1
clock(R)->clock(R)	9.835    */5.235         */0.165         minimips_core_instance/U1_pf_pc_interne_reg[31]/D    1
clock(F)->clock(R)	10.000   5.285/*         0.000/*         minimips_core_instance/U4_ex_U1_alu_RC_CG_HIER_INST7/g13/B    1
clock(F)->clock(R)	10.000   5.309/*         0.000/*         minimips_core_instance/U4_ex_U1_alu_RC_CG_HIER_INST6/g13/B    1
clock(R)->clock(R)	9.878    5.330/*         0.122/*         minimips_core_instance/U4_ex_EX_adresse_reg[16]/D    1
clock(F)->clock(R)	10.000   5.334/*         0.000/*         minimips_core_instance/U7_banc_RC_CG_HIER_INST21/g13/B    1
clock(F)->clock(R)	10.000   5.348/*         0.000/*         minimips_core_instance/U7_banc_RC_CG_HIER_INST18/g13/B    1
clock(F)->clock(R)	10.000   5.352/*         0.000/*         minimips_core_instance/U7_banc_RC_CG_HIER_INST34/g13/B    1
clock(F)->clock(R)	10.000   5.361/*         0.000/*         minimips_core_instance/U7_banc_RC_CG_HIER_INST22/g13/B    1
clock(R)->clock(R)	9.845    */5.361         */0.155         minimips_core_instance/U4_ex_U1_alu_hilo_reg[16]/D    1
clock(R)->clock(R)	5.000    */5.362         */0.000         minimips_core_instance/U9_bus_ctrl_RC_CG_HIER_INST42/enl_reg/D    1
clock(F)->clock(R)	10.000   5.365/*         0.000/*         minimips_core_instance/U7_banc_RC_CG_HIER_INST39/g13/B    1
clock(F)->clock(R)	10.000   5.366/*         0.000/*         minimips_core_instance/U7_banc_RC_CG_HIER_INST9/g13/B    1
clock(F)->clock(R)	10.000   5.370/*         0.000/*         minimips_core_instance/U7_banc_RC_CG_HIER_INST25/g13/B    1
clock(R)->clock(R)	9.834    */5.374         */0.166         minimips_core_instance/U4_ex_EX_data_ual_reg[3]/D    1
clock(R)->clock(R)	9.834    */5.377         */0.166         minimips_core_instance/U1_pf_pc_interne_reg[30]/D    1
clock(F)->clock(R)	10.000   5.378/*         0.000/*         minimips_core_instance/U7_banc_RC_CG_HIER_INST26/g13/B    1
clock(F)->clock(R)	10.000   5.382/*         0.000/*         minimips_core_instance/U7_banc_RC_CG_HIER_INST15/g13/B    1
clock(F)->clock(R)	10.000   5.384/*         0.000/*         minimips_core_instance/U7_banc_RC_CG_HIER_INST10/g13/B    1
clock(F)->clock(R)	10.000   5.385/*         0.000/*         minimips_core_instance/U7_banc_RC_CG_HIER_INST36/g13/B    1
clock(R)->clock(R)	9.832    */5.385         */0.168         minimips_core_instance/U4_ex_EX_data_ual_reg[2]/D    1
clock(F)->clock(R)	10.000   5.387/*         0.000/*         minimips_core_instance/RC_CG_DECLONE_HIER_INST/g12/B    1
clock(F)->clock(R)	10.000   */5.390         */0.000         minimips_core_instance/U7_banc_RC_CG_HIER_INST17/g13/B    1
clock(F)->clock(R)	10.000   */5.392         */0.000         minimips_core_instance/U7_banc_RC_CG_HIER_INST14/g13/B    1
clock(F)->clock(R)	10.000   */5.393         */0.000         minimips_core_instance/U7_banc_RC_CG_HIER_INST27/g13/B    1
clock(F)->clock(R)	10.000   */5.398         */0.000         minimips_core_instance/U3_di_RC_CG_HIER_INST4/g12/B    1
clock(F)->clock(R)	10.000   */5.399         */0.000         minimips_core_instance/U7_banc_RC_CG_HIER_INST11/g13/B    1
clock(F)->clock(R)	10.000   */5.401         */0.000         minimips_core_instance/U7_banc_RC_CG_HIER_INST12/g13/B    1
clock(F)->clock(R)	10.000   */5.404         */0.000         minimips_core_instance/U7_banc_RC_CG_HIER_INST19/g13/B    1
clock(F)->clock(R)	10.000   */5.404         */0.000         minimips_core_instance/U7_banc_RC_CG_HIER_INST35/g13/B    1
clock(F)->clock(R)	10.000   */5.405         */0.000         minimips_core_instance/U7_banc_RC_CG_HIER_INST33/g13/B    1
clock(F)->clock(R)	10.000   */5.406         */0.000         minimips_core_instance/U7_banc_RC_CG_HIER_INST38/g13/B    1
clock(F)->clock(R)	10.000   */5.412         */0.000         minimips_core_instance/U7_banc_RC_CG_HIER_INST31/g13/B    1
clock(F)->clock(R)	10.000   */5.420         */0.000         minimips_core_instance/U7_banc_RC_CG_HIER_INST20/g13/B    1
clock(F)->clock(R)	10.000   */5.423         */0.000         minimips_core_instance/U7_banc_RC_CG_HIER_INST37/g13/B    1
clock(F)->clock(R)	10.000   */5.430         */0.000         minimips_core_instance/U8_syscop_RC_CG_HIER_INST41/g12/B    1
clock(F)->clock(R)	10.000   */5.430         */0.000         minimips_core_instance/U7_banc_RC_CG_HIER_INST30/g13/B    1
clock(F)->clock(R)	10.000   */5.432         */0.000         minimips_core_instance/U7_banc_RC_CG_HIER_INST23/g13/B    1
clock(F)->clock(R)	10.000   */5.436         */0.000         minimips_core_instance/U7_banc_RC_CG_HIER_INST32/g13/B    1
clock(F)->clock(R)	10.000   */5.437         */0.000         minimips_core_instance/U7_banc_RC_CG_HIER_INST13/g13/B    1
clock(F)->clock(R)	10.000   */5.445         */0.000         minimips_core_instance/U7_banc_RC_CG_HIER_INST28/g13/B    1
clock(F)->clock(R)	10.000   */5.447         */0.000         minimips_core_instance/U9_bus_ctrl_RC_CG_HIER_INST42/g13/B    1
clock(F)->clock(R)	10.000   */5.459         */0.000         minimips_core_instance/U7_banc_RC_CG_HIER_INST24/g13/B    1
clock(F)->clock(R)	10.000   */5.460         */0.000         minimips_core_instance/U7_banc_RC_CG_HIER_INST16/g13/B    1
clock(F)->clock(R)	10.000   */5.464         */0.000         minimips_core_instance/U7_banc_RC_CG_HIER_INST29/g13/B    1
clock(F)->clock(R)	10.000   */5.475         */0.000         minimips_core_instance/U8_syscop_RC_CG_HIER_INST40/g12/B    1
clock(R)->clock(R)	9.833    */5.524         */0.167         minimips_core_instance/U4_ex_EX_data_ual_reg[4]/D    1
clock(R)->clock(R)	9.845    */5.540         */0.155         minimips_core_instance/U1_pf_pc_interne_reg[29]/D    1
clock(R)->clock(R)	9.845    */5.544         */0.155         minimips_core_instance/U4_ex_U1_alu_hilo_reg[14]/D    1
clock(R)->clock(R)	9.877    5.561/*         0.123/*         minimips_core_instance/U4_ex_EX_adresse_reg[15]/D    1
clock(R)->clock(R)	9.845    */5.572         */0.155         minimips_core_instance/U4_ex_U1_alu_hilo_reg[13]/D    1
clock(R)->clock(R)	9.873    5.698/*         0.127/*         minimips_core_instance/U4_ex_EX_data_ual_reg[1]/D    1
clock(R)->clock(R)	9.845    */5.700         */0.155         minimips_core_instance/U1_pf_pc_interne_reg[28]/D    1
clock(R)->clock(R)	9.845    */5.800         */0.155         minimips_core_instance/U4_ex_U1_alu_hilo_reg[12]/D    1
clock(R)->clock(R)	9.877    5.814/*         0.123/*         minimips_core_instance/U4_ex_EX_adresse_reg[14]/D    1
clock(R)->clock(R)	9.846    */5.874         */0.154         minimips_core_instance/U1_pf_pc_interne_reg[27]/D    1
clock(R)->clock(R)	9.846    */6.032         */0.154         minimips_core_instance/U1_pf_pc_interne_reg[26]/D    1
clock(R)->clock(R)	9.845    */6.046         */0.155         minimips_core_instance/U4_ex_U1_alu_hilo_reg[11]/D    1
clock(R)->clock(R)	9.878    6.083/*         0.122/*         minimips_core_instance/U4_ex_EX_adresse_reg[13]/D    1
clock(R)->clock(R)	9.844    */6.153         */0.156         minimips_core_instance/U4_ex_U1_alu_hilo_reg[10]/D    1
clock(R)->clock(R)	9.846    */6.200         */0.154         minimips_core_instance/U1_pf_pc_interne_reg[25]/D    1
clock(R)->clock(R)	9.878    6.330/*         0.122/*         minimips_core_instance/U4_ex_EX_adresse_reg[12]/D    1
clock(R)->clock(R)	9.844    */6.343         */0.156         minimips_core_instance/U4_ex_U1_alu_hilo_reg[9]/D    1
clock(R)->clock(R)	9.840    */6.369         */0.160         minimips_core_instance/U1_pf_pc_interne_reg[24]/D    1
clock(R)->clock(R)	9.840    */6.550         */0.160         minimips_core_instance/U1_pf_pc_interne_reg[23]/D    1
clock(R)->clock(R)	9.878    6.578/*         0.122/*         minimips_core_instance/U4_ex_EX_adresse_reg[11]/D    1
clock(R)->clock(R)	9.845    */6.596         */0.155         minimips_core_instance/U1_pf_pc_interne_reg[18]/D    1
clock(R)->clock(R)	9.834    */6.597         */0.166         minimips_core_instance/U1_pf_pc_interne_reg[17]/D    1
clock(R)->clock(R)	9.844    */6.640         */0.156         minimips_core_instance/U4_ex_U1_alu_hilo_reg[7]/D    1
clock(R)->clock(R)	9.845    */6.646         */0.155         minimips_core_instance/U4_ex_U1_alu_hilo_reg[8]/D    1
clock(R)->clock(R)	9.841    */6.704         */0.159         minimips_core_instance/U1_pf_pc_interne_reg[22]/D    1
clock(R)->clock(R)	9.842    */6.712         */0.158         minimips_core_instance/U1_pf_pc_interne_reg[20]/D    1
clock(R)->clock(R)	9.833    */6.715         */0.167         minimips_core_instance/U1_pf_pc_interne_reg[12]/D    1
clock(R)->clock(R)	9.834    */6.717         */0.166         minimips_core_instance/U1_pf_pc_interne_reg[16]/D    1
clock(R)->clock(R)	9.841    */6.722         */0.159         minimips_core_instance/U1_pf_pc_interne_reg[21]/D    1
clock(R)->clock(R)	9.834    */6.723         */0.166         minimips_core_instance/U1_pf_pc_interne_reg[15]/D    1
clock(R)->clock(R)	9.834    */6.729         */0.166         minimips_core_instance/U1_pf_pc_interne_reg[8]/D    1
clock(R)->clock(R)	9.834    */6.730         */0.166         minimips_core_instance/U1_pf_pc_interne_reg[14]/D    1
clock(R)->clock(R)	9.834    */6.732         */0.166         minimips_core_instance/U1_pf_pc_interne_reg[9]/D    1
clock(R)->clock(R)	9.832    */6.732         */0.168         minimips_core_instance/U1_pf_pc_interne_reg[11]/D    1
clock(R)->clock(R)	9.834    */6.734         */0.166         minimips_core_instance/U1_pf_pc_interne_reg[2]/D    1
clock(R)->clock(R)	9.835    */6.734         */0.165         minimips_core_instance/U1_pf_pc_interne_reg[10]/D    1
clock(R)->clock(R)	9.834    */6.735         */0.166         minimips_core_instance/U1_pf_pc_interne_reg[13]/D    1
clock(R)->clock(R)	9.841    */6.737         */0.159         minimips_core_instance/U1_pf_pc_interne_reg[19]/D    1
clock(R)->clock(R)	9.843    */6.745         */0.157         minimips_core_instance/U1_pf_pc_interne_reg[0]/D    1
clock(R)->clock(R)	9.835    */6.745         */0.165         minimips_core_instance/U1_pf_pc_interne_reg[7]/D    1
clock(R)->clock(R)	9.835    */6.748         */0.165         minimips_core_instance/U1_pf_pc_interne_reg[6]/D    1
clock(R)->clock(R)	9.835    */6.750         */0.165         minimips_core_instance/U1_pf_pc_interne_reg[5]/D    1
clock(R)->clock(R)	9.835    */6.752         */0.165         minimips_core_instance/U1_pf_pc_interne_reg[4]/D    1
clock(R)->clock(R)	9.834    */6.753         */0.166         minimips_core_instance/U1_pf_pc_interne_reg[3]/D    1
clock(R)->clock(R)	9.845    */6.760         */0.155         minimips_core_instance/U1_pf_pc_interne_reg[1]/D    1
clock(R)->clock(R)	9.878    6.816/*         0.122/*         minimips_core_instance/U4_ex_EX_adresse_reg[10]/D    1
clock(R)->clock(R)	9.845    */7.018         */0.155         minimips_core_instance/U4_ex_U1_alu_hilo_reg[6]/D    1
clock(R)->clock(R)	9.878    7.071/*         0.122/*         minimips_core_instance/U4_ex_EX_adresse_reg[9]/D    1
clock(R)->clock(R)	9.845    */7.072         */0.155         minimips_core_instance/U4_ex_U1_alu_hilo_reg[5]/D    1
clock(R)->clock(R)	9.878    7.347/*         0.122/*         minimips_core_instance/U4_ex_EX_adresse_reg[8]/D    1
clock(R)->clock(R)	9.868    7.364/*         0.132/*         minimips_core_instance/U4_ex_U1_alu_hilo_reg[0]/D    1
clock(R)->clock(R)	9.843    */7.369         */0.157         minimips_core_instance/U4_ex_U1_alu_hilo_reg[4]/D    1
clock(R)->clock(R)	9.844    */7.467         */0.156         minimips_core_instance/U4_ex_U1_alu_hilo_reg[3]/D    1
clock(R)->clock(R)	9.875    7.560/*         0.125/*         minimips_core_instance/U4_ex_U1_alu_hilo_reg[1]/D    1
clock(R)->clock(R)	9.875    7.585/*         0.125/*         minimips_core_instance/U4_ex_U1_alu_hilo_reg[2]/D    1
clock(R)->clock(R)	9.878    7.596/*         0.122/*         minimips_core_instance/U4_ex_EX_adresse_reg[7]/D    1
clock(R)->clock(R)	9.863    */7.740         */0.137         minimips_core_instance/U4_ex_EX_adresse_reg[2]/D    1
clock(R)->clock(R)	9.863    */7.742         */0.137         minimips_core_instance/U4_ex_EX_adresse_reg[3]/D    1
clock(R)->clock(R)	9.864    */7.743         */0.136         minimips_core_instance/U4_ex_EX_adresse_reg[6]/D    1
clock(R)->clock(R)	9.864    */7.745         */0.136         minimips_core_instance/U4_ex_EX_adresse_reg[5]/D    1
clock(R)->clock(R)	9.864    */7.749         */0.136         minimips_core_instance/U4_ex_EX_adresse_reg[4]/D    1
clock(R)->clock(R)	9.864    */7.750         */0.136         minimips_core_instance/U4_ex_EX_adresse_reg[1]/D    1
clock(R)->clock(R)	9.860    */7.755         */0.140         minimips_core_instance/U4_ex_EX_exc_cause_reg[4]/D    1
clock(R)->clock(R)	9.861    */7.759         */0.139         minimips_core_instance/U4_ex_EX_exc_cause_reg[2]/D    1
clock(R)->clock(R)	9.861    */7.769         */0.139         minimips_core_instance/U4_ex_EX_adr_reg_dest_reg[4]/D    1
clock(R)->clock(R)	9.862    */7.772         */0.138         minimips_core_instance/U4_ex_EX_exc_cause_reg[3]/D    1
clock(R)->clock(R)	9.863    */7.784         */0.137         minimips_core_instance/U5_mem_MEM_ecr_reg_reg/D    1
clock(R)->clock(R)	9.864    */7.785         */0.136         minimips_core_instance/U8_syscop_scp_reg_reg[12][0]/D    1
clock(R)->clock(R)	9.864    */7.788         */0.136         minimips_core_instance/U5_mem_MEM_adr_reg_dest_reg[2]/D    1
clock(R)->clock(R)	9.864    */7.788         */0.136         minimips_core_instance/U5_mem_MEM_adr_reg_dest_reg[0]/D    1
clock(R)->clock(R)	9.864    */7.789         */0.136         minimips_core_instance/U4_ex_EX_adr_reg_dest_reg[0]/D    1
clock(R)->clock(R)	9.864    */7.789         */0.136         minimips_core_instance/U5_mem_MEM_adr_reg_dest_reg[4]/D    1
clock(R)->clock(R)	9.864    */7.789         */0.136         minimips_core_instance/U4_ex_EX_adr_reg_dest_reg[3]/D    1
clock(R)->clock(R)	9.864    */7.789         */0.136         minimips_core_instance/U4_ex_EX_adresse_reg[0]/D    1
clock(R)->clock(R)	9.864    */7.791         */0.136         minimips_core_instance/U5_mem_MEM_adr_reg_dest_reg[1]/D    1
clock(R)->clock(R)	9.865    */7.792         */0.135         minimips_core_instance/U4_ex_EX_it_ok_reg/D    1
clock(R)->clock(R)	9.865    */7.793         */0.135         minimips_core_instance/U5_mem_MEM_adr_reg_dest_reg[3]/D    1
clock(R)->clock(R)	9.864    */7.793         */0.136         minimips_core_instance/U4_ex_EX_adr_reg_dest_reg[2]/D    1
clock(R)->clock(R)	9.864    */7.794         */0.136         minimips_core_instance/U4_ex_EX_adr_reg_dest_reg[1]/D    1
clock(R)->clock(R)	9.865    */7.795         */0.135         minimips_core_instance/U5_mem_MEM_adr_reg_dest_reg[5]/D    1
clock(R)->clock(R)	9.864    */7.795         */0.136         minimips_core_instance/U4_ex_EX_adr_reg_dest_reg[5]/D    1
clock(R)->clock(R)	9.864    */7.798         */0.136         minimips_core_instance/U4_ex_EX_r_w_reg/D    1
clock(R)->clock(R)	9.864    */7.802         */0.136         minimips_core_instance/U4_ex_EX_op_mem_reg/D    1
clock(R)->clock(R)	9.873    7.857/*         0.127/*         minimips_core_instance/U4_ex_EX_level_reg[1]/D    1
clock(R)->clock(R)	9.873    7.860/*         0.127/*         minimips_core_instance/U5_mem_MEM_level_reg[1]/D    1
clock(R)->clock(R)	9.874    7.868/*         0.126/*         minimips_core_instance/U4_ex_EX_level_reg[0]/D    1
clock(R)->clock(R)	9.873    7.892/*         0.127/*         minimips_core_instance/U5_mem_MEM_level_reg[0]/D    1
clock(R)->clock(R)	9.874    8.015/*         0.126/*         minimips_core_instance/U8_syscop_scp_reg_reg[14][4]/D    1
clock(R)->clock(R)	9.873    8.016/*         0.127/*         minimips_core_instance/U8_syscop_scp_reg_reg[14][16]/D    1
clock(R)->clock(R)	9.874    8.018/*         0.126/*         minimips_core_instance/U8_syscop_scp_reg_reg[14][13]/D    1
clock(R)->clock(R)	9.873    8.019/*         0.127/*         minimips_core_instance/U8_syscop_scp_reg_reg[14][2]/D    1
clock(R)->clock(R)	9.873    8.021/*         0.127/*         minimips_core_instance/U8_syscop_scp_reg_reg[14][18]/D    1
clock(R)->clock(R)	9.874    8.023/*         0.126/*         minimips_core_instance/U8_syscop_scp_reg_reg[14][14]/D    1
clock(R)->clock(R)	9.874    8.023/*         0.126/*         minimips_core_instance/U8_syscop_scp_reg_reg[14][15]/D    1
clock(R)->clock(R)	9.874    8.025/*         0.126/*         minimips_core_instance/U8_syscop_scp_reg_reg[14][5]/D    1
clock(R)->clock(R)	9.874    8.028/*         0.126/*         minimips_core_instance/U8_syscop_scp_reg_reg[14][8]/D    1
clock(R)->clock(R)	9.874    8.028/*         0.126/*         minimips_core_instance/U8_syscop_scp_reg_reg[14][11]/D    1
clock(R)->clock(R)	9.874    8.032/*         0.126/*         minimips_core_instance/U8_syscop_scp_reg_reg[14][3]/D    1
clock(R)->clock(R)	9.874    8.033/*         0.126/*         minimips_core_instance/U8_syscop_scp_reg_reg[14][9]/D    1
clock(R)->clock(R)	9.873    8.036/*         0.127/*         minimips_core_instance/U8_syscop_scp_reg_reg[14][29]/D    1
clock(R)->clock(R)	9.874    8.039/*         0.126/*         minimips_core_instance/U8_syscop_scp_reg_reg[14][17]/D    1
clock(R)->clock(R)	9.874    8.042/*         0.126/*         minimips_core_instance/U8_syscop_scp_reg_reg[14][10]/D    1
clock(R)->clock(R)	9.874    8.042/*         0.126/*         minimips_core_instance/U8_syscop_scp_reg_reg[14][12]/D    1
clock(R)->clock(R)	9.874    8.046/*         0.126/*         minimips_core_instance/U8_syscop_scp_reg_reg[14][1]/D    1
clock(R)->clock(R)	9.874    8.046/*         0.126/*         minimips_core_instance/U8_syscop_scp_reg_reg[14][6]/D    1
clock(R)->clock(R)	9.874    8.047/*         0.126/*         minimips_core_instance/U8_syscop_scp_reg_reg[14][7]/D    1
clock(R)->clock(R)	9.874    8.050/*         0.126/*         minimips_core_instance/U8_syscop_scp_reg_reg[14][0]/D    1
clock(R)->clock(R)	9.875    8.057/*         0.125/*         minimips_core_instance/U8_syscop_scp_reg_reg[14][21]/D    1
clock(R)->clock(R)	9.875    8.057/*         0.125/*         minimips_core_instance/U8_syscop_scp_reg_reg[14][20]/D    1
clock(R)->clock(R)	9.875    8.062/*         0.125/*         minimips_core_instance/U8_syscop_scp_reg_reg[14][19]/D    1
clock(R)->clock(R)	9.875    8.127/*         0.125/*         minimips_core_instance/U8_syscop_scp_reg_reg[13][24]/D    1
clock(R)->clock(R)	9.877    8.127/*         0.123/*         minimips_core_instance/U8_syscop_scp_reg_reg[13][20]/D    1
clock(R)->clock(R)	9.873    8.128/*         0.127/*         minimips_core_instance/U8_syscop_scp_reg_reg[14][28]/D    1
clock(R)->clock(R)	9.874    8.130/*         0.126/*         minimips_core_instance/U8_syscop_scp_reg_reg[13][27]/D    1
clock(R)->clock(R)	9.873    8.131/*         0.127/*         minimips_core_instance/U8_syscop_scp_reg_reg[14][31]/D    1
clock(R)->clock(R)	9.874    8.133/*         0.126/*         minimips_core_instance/U8_syscop_scp_reg_reg[14][30]/D    1
clock(R)->clock(R)	9.874    8.134/*         0.126/*         minimips_core_instance/U8_syscop_scp_reg_reg[13][16]/D    1
clock(R)->clock(R)	9.875    8.135/*         0.125/*         minimips_core_instance/U8_syscop_scp_reg_reg[14][24]/D    1
clock(R)->clock(R)	9.876    8.136/*         0.124/*         minimips_core_instance/U8_syscop_scp_reg_reg[14][27]/D    1
clock(R)->clock(R)	9.875    8.138/*         0.125/*         minimips_core_instance/U8_syscop_scp_reg_reg[14][26]/D    1
clock(R)->clock(R)	9.874    8.138/*         0.126/*         minimips_core_instance/U8_syscop_scp_reg_reg[13][9]/D    1
clock(R)->clock(R)	9.874    8.139/*         0.126/*         minimips_core_instance/U8_syscop_scp_reg_reg[13][11]/D    1
clock(R)->clock(R)	9.875    8.140/*         0.125/*         minimips_core_instance/U8_syscop_scp_reg_reg[13][25]/D    1
clock(R)->clock(R)	9.877    8.140/*         0.123/*         minimips_core_instance/U8_syscop_scp_reg_reg[13][21]/D    1
clock(R)->clock(R)	9.874    8.141/*         0.126/*         minimips_core_instance/U8_syscop_scp_reg_reg[13][12]/D    1
clock(R)->clock(R)	9.877    8.141/*         0.123/*         minimips_core_instance/U8_syscop_scp_reg_reg[13][5]/D    1
clock(R)->clock(R)	9.874    8.141/*         0.126/*         minimips_core_instance/U8_syscop_scp_reg_reg[13][13]/D    1
clock(R)->clock(R)	9.877    8.141/*         0.123/*         minimips_core_instance/U8_syscop_scp_reg_reg[13][28]/D    1
clock(R)->clock(R)	9.874    8.143/*         0.126/*         minimips_core_instance/U8_syscop_scp_reg_reg[13][26]/D    1
clock(R)->clock(R)	9.873    8.143/*         0.127/*         minimips_core_instance/U8_syscop_scp_reg_reg[13][17]/D    1
clock(R)->clock(R)	9.874    8.143/*         0.126/*         minimips_core_instance/U8_syscop_scp_reg_reg[13][8]/D    1
clock(R)->clock(R)	9.877    8.143/*         0.123/*         minimips_core_instance/U8_syscop_scp_reg_reg[13][31]/D    1
clock(R)->clock(R)	9.877    8.144/*         0.123/*         minimips_core_instance/U8_syscop_scp_reg_reg[13][23]/D    1
clock(R)->clock(R)	9.877    8.145/*         0.123/*         minimips_core_instance/U8_syscop_scp_reg_reg[13][22]/D    1
clock(R)->clock(R)	9.874    8.145/*         0.126/*         minimips_core_instance/U8_syscop_scp_reg_reg[13][15]/D    1
clock(R)->clock(R)	9.877    8.145/*         0.123/*         minimips_core_instance/U8_syscop_scp_reg_reg[13][7]/D    1
clock(R)->clock(R)	9.874    8.145/*         0.126/*         minimips_core_instance/U8_syscop_scp_reg_reg[13][10]/D    1
clock(R)->clock(R)	9.874    8.146/*         0.126/*         minimips_core_instance/U8_syscop_scp_reg_reg[14][23]/D    1
clock(R)->clock(R)	9.877    8.147/*         0.123/*         minimips_core_instance/U8_syscop_scp_reg_reg[13][6]/D    1
clock(R)->clock(R)	9.877    8.149/*         0.123/*         minimips_core_instance/U8_syscop_scp_reg_reg[13][14]/D    1
clock(R)->clock(R)	9.876    8.150/*         0.124/*         minimips_core_instance/U8_syscop_scp_reg_reg[13][19]/D    1
clock(R)->clock(R)	9.874    8.152/*         0.126/*         minimips_core_instance/U8_syscop_scp_reg_reg[13][18]/D    1
clock(R)->clock(R)	9.876    8.154/*         0.124/*         minimips_core_instance/U8_syscop_scp_reg_reg[14][25]/D    1
clock(R)->clock(R)	9.877    8.156/*         0.123/*         minimips_core_instance/U8_syscop_scp_reg_reg[13][29]/D    1
clock(R)->clock(R)	9.877    8.157/*         0.123/*         minimips_core_instance/U8_syscop_scp_reg_reg[13][30]/D    1
clock(R)->clock(R)	9.875    8.157/*         0.125/*         minimips_core_instance/U8_syscop_scp_reg_reg[14][22]/D    1
clock(R)->clock(R)	9.877    8.160/*         0.123/*         minimips_core_instance/U8_syscop_scp_reg_reg[13][3]/D    1
clock(R)->clock(R)	9.877    8.164/*         0.123/*         minimips_core_instance/U8_syscop_scp_reg_reg[13][1]/D    1
clock(R)->clock(R)	9.877    8.171/*         0.123/*         minimips_core_instance/U8_syscop_scp_reg_reg[13][4]/D    1
clock(R)->clock(R)	9.877    8.173/*         0.123/*         minimips_core_instance/U8_syscop_scp_reg_reg[13][2]/D    1
clock(R)->clock(R)	9.866    */8.252         */0.134         minimips_core_instance/U9_bus_ctrl_cs_reg/D    1
clock(R)->clock(R)	9.824    */8.324         */0.176         minimips_core_instance/U5_mem_MEM_exc_cause_reg[4]/D    1
clock(R)->clock(R)	9.825    */8.327         */0.175         minimips_core_instance/U5_mem_MEM_exc_cause_reg[1]/D    1
clock(R)->clock(R)	9.825    */8.330         */0.175         minimips_core_instance/U5_mem_MEM_exc_cause_reg[2]/D    1
clock(R)->clock(R)	9.826    */8.335         */0.174         minimips_core_instance/U5_mem_MEM_exc_cause_reg[3]/D    1
clock(R)->clock(R)	9.498    8.898/*         0.502/*         minimips_core_instance/U8_syscop_save_msk_reg/SE    1
clock(R)->clock(R)	9.879    9.044/*         0.121/*         minimips_core_instance/U7_banc_registres_reg[30][22]/D    1
clock(R)->clock(R)	9.879    9.045/*         0.121/*         minimips_core_instance/U7_banc_registres_reg[29][22]/D    1
clock(R)->clock(R)	9.880    9.045/*         0.120/*         minimips_core_instance/U7_banc_registres_reg[28][22]/D    1
clock(R)->clock(R)	9.880    9.045/*         0.120/*         minimips_core_instance/U7_banc_registres_reg[27][22]/D    1
clock(R)->clock(R)	9.880    9.045/*         0.120/*         minimips_core_instance/U7_banc_registres_reg[25][22]/D    1
clock(R)->clock(R)	9.880    9.045/*         0.120/*         minimips_core_instance/U7_banc_registres_reg[26][22]/D    1
clock(R)->clock(R)	9.880    9.045/*         0.120/*         minimips_core_instance/U7_banc_registres_reg[24][22]/D    1
clock(R)->clock(R)	9.880    9.045/*         0.120/*         minimips_core_instance/U7_banc_registres_reg[23][22]/D    1
clock(R)->clock(R)	9.879    9.046/*         0.121/*         minimips_core_instance/U7_banc_registres_reg[11][22]/D    1
clock(R)->clock(R)	9.879    9.046/*         0.121/*         minimips_core_instance/U7_banc_registres_reg[9][22]/D    1
clock(R)->clock(R)	9.879    9.046/*         0.121/*         minimips_core_instance/U7_banc_registres_reg[10][22]/D    1
clock(R)->clock(R)	9.879    9.046/*         0.121/*         minimips_core_instance/U7_banc_registres_reg[14][22]/D    1
clock(R)->clock(R)	9.879    9.046/*         0.121/*         minimips_core_instance/U7_banc_registres_reg[15][22]/D    1
clock(R)->clock(R)	9.879    9.046/*         0.121/*         minimips_core_instance/U7_banc_registres_reg[16][22]/D    1
clock(R)->clock(R)	9.879    9.047/*         0.121/*         minimips_core_instance/U7_banc_registres_reg[13][22]/D    1
clock(R)->clock(R)	9.879    9.048/*         0.121/*         minimips_core_instance/U7_banc_registres_reg[12][22]/D    1
clock(R)->clock(R)	9.879    9.050/*         0.121/*         minimips_core_instance/U7_banc_registres_reg[28][16]/D    1
clock(R)->clock(R)	9.879    9.050/*         0.121/*         minimips_core_instance/U7_banc_registres_reg[27][16]/D    1
clock(R)->clock(R)	9.879    9.051/*         0.121/*         minimips_core_instance/U7_banc_registres_reg[6][22]/D    1
clock(R)->clock(R)	9.879    9.051/*         0.121/*         minimips_core_instance/U7_banc_registres_reg[29][16]/D    1
clock(R)->clock(R)	9.876    9.051/*         0.124/*         minimips_core_instance/U7_banc_registres_reg[27][19]/D    1
clock(R)->clock(R)	9.879    9.051/*         0.121/*         minimips_core_instance/U7_banc_registres_reg[7][22]/D    1
clock(R)->clock(R)	9.879    9.051/*         0.121/*         minimips_core_instance/U7_banc_registres_reg[4][22]/D    1
clock(R)->clock(R)	9.879    9.051/*         0.121/*         minimips_core_instance/U7_banc_registres_reg[3][22]/D    1
clock(R)->clock(R)	9.879    9.051/*         0.121/*         minimips_core_instance/U7_banc_registres_reg[2][22]/D    1
clock(R)->clock(R)	9.876    9.051/*         0.124/*         minimips_core_instance/U7_banc_registres_reg[28][19]/D    1
clock(R)->clock(R)	9.879    9.051/*         0.121/*         minimips_core_instance/U7_banc_registres_reg[8][22]/D    1
clock(R)->clock(R)	9.881    9.051/*         0.119/*         minimips_core_instance/U7_banc_registres_reg[25][16]/D    1
clock(R)->clock(R)	9.879    9.051/*         0.121/*         minimips_core_instance/U7_banc_registres_reg[5][22]/D    1
clock(R)->clock(R)	9.879    9.051/*         0.121/*         minimips_core_instance/U7_banc_registres_reg[30][16]/D    1
clock(R)->clock(R)	9.876    9.051/*         0.124/*         minimips_core_instance/U7_banc_registres_reg[29][19]/D    1
clock(R)->clock(R)	9.881    9.052/*         0.119/*         minimips_core_instance/U7_banc_registres_reg[26][16]/D    1
clock(R)->clock(R)	9.876    9.052/*         0.124/*         minimips_core_instance/U7_banc_registres_reg[30][19]/D    1
clock(R)->clock(R)	9.881    9.052/*         0.119/*         minimips_core_instance/U7_banc_registres_reg[23][16]/D    1
clock(R)->clock(R)	9.881    9.052/*         0.119/*         minimips_core_instance/U7_banc_registres_reg[24][16]/D    1
clock(R)->clock(R)	9.878    9.052/*         0.122/*         minimips_core_instance/U7_banc_registres_reg[26][19]/D    1
clock(R)->clock(R)	9.878    9.052/*         0.122/*         minimips_core_instance/U7_banc_registres_reg[25][19]/D    1
clock(R)->clock(R)	9.879    9.052/*         0.121/*         minimips_core_instance/U7_banc_registres_reg[12][16]/D    1
clock(R)->clock(R)	9.879    9.053/*         0.121/*         minimips_core_instance/U7_banc_registres_reg[9][16]/D    1
clock(R)->clock(R)	9.879    9.053/*         0.121/*         minimips_core_instance/U7_banc_registres_reg[10][16]/D    1
clock(R)->clock(R)	9.879    9.053/*         0.121/*         minimips_core_instance/U7_banc_registres_reg[16][16]/D    1
clock(R)->clock(R)	9.879    9.053/*         0.121/*         minimips_core_instance/U7_banc_registres_reg[15][16]/D    1
clock(R)->clock(R)	9.876    9.053/*         0.124/*         minimips_core_instance/U7_banc_registres_reg[9][19]/D    1
clock(R)->clock(R)	9.878    9.053/*         0.122/*         minimips_core_instance/U7_banc_registres_reg[23][19]/D    1
clock(R)->clock(R)	9.878    9.053/*         0.122/*         minimips_core_instance/U7_banc_registres_reg[24][19]/D    1
clock(R)->clock(R)	9.876    9.053/*         0.124/*         minimips_core_instance/U7_banc_registres_reg[13][19]/D    1
clock(R)->clock(R)	9.879    9.054/*         0.121/*         minimips_core_instance/U7_banc_registres_reg[11][16]/D    1
clock(R)->clock(R)	9.876    9.054/*         0.124/*         minimips_core_instance/U7_banc_registres_reg[14][19]/D    1
clock(R)->clock(R)	9.876    9.054/*         0.124/*         minimips_core_instance/U7_banc_registres_reg[10][19]/D    1
clock(R)->clock(R)	9.876    9.054/*         0.124/*         minimips_core_instance/U7_banc_registres_reg[12][19]/D    1
clock(R)->clock(R)	9.879    9.055/*         0.121/*         minimips_core_instance/U7_banc_registres_reg[13][16]/D    1
clock(R)->clock(R)	9.879    9.055/*         0.121/*         minimips_core_instance/U7_banc_registres_reg[14][16]/D    1
clock(R)->clock(R)	9.876    9.055/*         0.124/*         minimips_core_instance/U7_banc_registres_reg[11][19]/D    1
clock(R)->clock(R)	9.879    9.055/*         0.121/*         minimips_core_instance/U7_banc_registres_reg[31][22]/D    1
clock(R)->clock(R)	9.879    9.055/*         0.121/*         minimips_core_instance/U7_banc_registres_reg[18][22]/D    1
clock(R)->clock(R)	9.878    9.057/*         0.122/*         minimips_core_instance/U7_banc_registres_reg[15][19]/D    1
clock(R)->clock(R)	9.878    9.057/*         0.122/*         minimips_core_instance/U7_banc_registres_reg[16][19]/D    1
clock(R)->clock(R)	9.879    9.059/*         0.121/*         minimips_core_instance/U7_banc_registres_reg[5][16]/D    1
clock(R)->clock(R)	9.879    9.060/*         0.121/*         minimips_core_instance/U7_banc_registres_reg[17][22]/D    1
clock(R)->clock(R)	9.879    9.060/*         0.121/*         minimips_core_instance/U7_banc_registres_reg[6][16]/D    1
clock(R)->clock(R)	9.878    9.060/*         0.122/*         minimips_core_instance/U7_banc_registres_reg[7][19]/D    1
clock(R)->clock(R)	9.879    9.060/*         0.121/*         minimips_core_instance/U7_banc_registres_reg[2][16]/D    1
clock(R)->clock(R)	9.881    9.061/*         0.119/*         minimips_core_instance/U7_banc_registres_reg[8][16]/D    1
clock(R)->clock(R)	9.881    9.061/*         0.119/*         minimips_core_instance/U7_banc_registres_reg[7][16]/D    1
clock(R)->clock(R)	9.880    9.062/*         0.120/*         minimips_core_instance/U7_banc_registres_reg[22][22]/D    1
clock(R)->clock(R)	9.878    9.062/*         0.122/*         minimips_core_instance/U7_banc_registres_reg[8][19]/D    1
clock(R)->clock(R)	9.878    9.063/*         0.122/*         minimips_core_instance/U7_banc_registres_reg[5][19]/D    1
clock(R)->clock(R)	9.881    9.063/*         0.119/*         minimips_core_instance/U7_banc_registres_reg[4][16]/D    1
clock(R)->clock(R)	9.878    9.063/*         0.122/*         minimips_core_instance/U7_banc_registres_reg[6][19]/D    1
clock(R)->clock(R)	9.881    9.063/*         0.119/*         minimips_core_instance/U7_banc_registres_reg[3][16]/D    1
clock(R)->clock(R)	9.880    9.063/*         0.120/*         minimips_core_instance/U7_banc_registres_reg[21][22]/D    1
clock(R)->clock(R)	9.876    9.064/*         0.124/*         minimips_core_instance/U7_banc_registres_reg[3][19]/D    1
clock(R)->clock(R)	9.879    9.065/*         0.121/*         minimips_core_instance/U7_banc_registres_reg[17][16]/D    1
clock(R)->clock(R)	9.879    9.065/*         0.121/*         minimips_core_instance/U7_banc_registres_reg[31][16]/D    1
clock(R)->clock(R)	9.879    9.065/*         0.121/*         minimips_core_instance/U7_banc_registres_reg[20][16]/D    1
clock(R)->clock(R)	9.876    9.065/*         0.124/*         minimips_core_instance/U7_banc_registres_reg[4][19]/D    1
clock(R)->clock(R)	9.879    9.065/*         0.121/*         minimips_core_instance/U7_banc_registres_reg[19][16]/D    1
clock(R)->clock(R)	9.879    9.065/*         0.121/*         minimips_core_instance/U7_banc_registres_reg[18][16]/D    1
clock(R)->clock(R)	9.881    9.066/*         0.119/*         minimips_core_instance/U7_banc_registres_reg[21][16]/D    1
clock(R)->clock(R)	9.881    9.066/*         0.119/*         minimips_core_instance/U7_banc_registres_reg[22][16]/D    1
clock(R)->clock(R)	9.879    9.066/*         0.121/*         minimips_core_instance/U7_banc_registres_reg[20][22]/D    1
clock(R)->clock(R)	9.878    9.066/*         0.122/*         minimips_core_instance/U7_banc_registres_reg[1][19]/D    1
clock(R)->clock(R)	9.878    9.066/*         0.122/*         minimips_core_instance/U7_banc_registres_reg[2][19]/D    1
clock(R)->clock(R)	9.879    9.067/*         0.121/*         minimips_core_instance/U7_banc_registres_reg[19][22]/D    1
clock(R)->clock(R)	9.876    9.069/*         0.124/*         minimips_core_instance/U7_banc_registres_reg[18][19]/D    1
clock(R)->clock(R)	9.876    9.069/*         0.124/*         minimips_core_instance/U7_banc_registres_reg[31][19]/D    1
clock(R)->clock(R)	9.876    9.070/*         0.124/*         minimips_core_instance/U7_banc_registres_reg[17][19]/D    1
clock(R)->clock(R)	9.876    9.071/*         0.124/*         minimips_core_instance/U7_banc_registres_reg[20][19]/D    1
clock(R)->clock(R)	9.876    9.073/*         0.124/*         minimips_core_instance/U7_banc_registres_reg[19][19]/D    1
clock(R)->clock(R)	9.878    9.076/*         0.122/*         minimips_core_instance/U7_banc_registres_reg[21][19]/D    1
clock(R)->clock(R)	9.876    9.077/*         0.124/*         minimips_core_instance/U7_banc_registres_reg[24][29]/D    1
clock(R)->clock(R)	9.878    9.078/*         0.122/*         minimips_core_instance/U7_banc_registres_reg[22][19]/D    1
clock(R)->clock(R)	9.876    9.078/*         0.124/*         minimips_core_instance/U7_banc_registres_reg[23][29]/D    1
clock(R)->clock(R)	9.876    9.078/*         0.124/*         minimips_core_instance/U7_banc_registres_reg[12][29]/D    1
clock(R)->clock(R)	9.876    9.078/*         0.124/*         minimips_core_instance/U7_banc_registres_reg[29][29]/D    1
clock(R)->clock(R)	9.876    9.078/*         0.124/*         minimips_core_instance/U7_banc_registres_reg[11][29]/D    1
clock(R)->clock(R)	9.876    9.078/*         0.124/*         minimips_core_instance/U7_banc_registres_reg[30][29]/D    1
clock(R)->clock(R)	9.876    9.079/*         0.124/*         minimips_core_instance/U7_banc_registres_reg[16][29]/D    1
clock(R)->clock(R)	9.877    9.079/*         0.123/*         minimips_core_instance/U7_banc_registres_reg[26][29]/D    1
clock(R)->clock(R)	9.877    9.079/*         0.123/*         minimips_core_instance/U7_banc_registres_reg[25][29]/D    1
clock(R)->clock(R)	9.876    9.079/*         0.124/*         minimips_core_instance/U7_banc_registres_reg[15][29]/D    1
clock(R)->clock(R)	9.876    9.079/*         0.124/*         minimips_core_instance/U7_banc_registres_reg[10][29]/D    1
clock(R)->clock(R)	9.876    9.079/*         0.124/*         minimips_core_instance/U7_banc_registres_reg[9][29]/D    1
clock(R)->clock(R)	9.877    9.079/*         0.123/*         minimips_core_instance/U7_banc_registres_reg[27][29]/D    1
clock(R)->clock(R)	9.877    9.079/*         0.123/*         minimips_core_instance/U7_banc_registres_reg[28][29]/D    1
clock(R)->clock(R)	9.876    9.080/*         0.124/*         minimips_core_instance/U7_banc_registres_reg[14][29]/D    1
clock(R)->clock(R)	9.876    9.081/*         0.124/*         minimips_core_instance/U7_banc_registres_reg[13][29]/D    1
clock(R)->clock(R)	9.876    9.083/*         0.124/*         minimips_core_instance/U7_banc_registres_reg[6][29]/D    1
clock(R)->clock(R)	9.876    9.084/*         0.124/*         minimips_core_instance/U7_banc_registres_reg[5][29]/D    1
clock(R)->clock(R)	9.876    9.085/*         0.124/*         minimips_core_instance/U7_banc_registres_reg[8][29]/D    1
clock(R)->clock(R)	9.876    9.085/*         0.124/*         minimips_core_instance/U7_banc_registres_reg[7][29]/D    1
clock(R)->clock(R)	9.876    9.088/*         0.124/*         minimips_core_instance/U7_banc_registres_reg[3][29]/D    1
clock(R)->clock(R)	9.876    9.088/*         0.124/*         minimips_core_instance/U7_banc_registres_reg[4][29]/D    1
clock(R)->clock(R)	9.873    9.089/*         0.127/*         minimips_core_instance/U7_banc_registres_reg[24][18]/D    1
clock(R)->clock(R)	9.873    9.089/*         0.127/*         minimips_core_instance/U7_banc_registres_reg[23][18]/D    1
clock(R)->clock(R)	9.873    9.089/*         0.127/*         minimips_core_instance/U7_banc_registres_reg[30][18]/D    1
clock(R)->clock(R)	9.873    9.089/*         0.127/*         minimips_core_instance/U7_banc_registres_reg[29][18]/D    1
clock(R)->clock(R)	9.873    9.090/*         0.127/*         minimips_core_instance/U7_banc_registres_reg[28][18]/D    1
clock(R)->clock(R)	9.875    9.090/*         0.125/*         minimips_core_instance/U7_banc_registres_reg[26][18]/D    1
clock(R)->clock(R)	9.875    9.090/*         0.125/*         minimips_core_instance/U7_banc_registres_reg[25][18]/D    1
clock(R)->clock(R)	9.873    9.090/*         0.127/*         minimips_core_instance/U7_banc_registres_reg[27][18]/D    1
clock(R)->clock(R)	9.873    9.091/*         0.127/*         minimips_core_instance/U7_banc_registres_reg[13][18]/D    1
clock(R)->clock(R)	9.876    9.091/*         0.124/*         minimips_core_instance/U7_banc_registres_reg[2][29]/D    1
clock(R)->clock(R)	9.876    9.091/*         0.124/*         minimips_core_instance/U7_banc_registres_reg[22][29]/D    1
clock(R)->clock(R)	9.876    9.091/*         0.124/*         minimips_core_instance/U7_banc_registres_reg[31][29]/D    1
clock(R)->clock(R)	9.876    9.091/*         0.124/*         minimips_core_instance/U7_banc_registres_reg[21][29]/D    1
clock(R)->clock(R)	9.876    9.091/*         0.124/*         minimips_core_instance/U7_banc_registres_reg[18][29]/D    1
clock(R)->clock(R)	9.876    9.091/*         0.124/*         minimips_core_instance/U7_banc_registres_reg[17][29]/D    1
clock(R)->clock(R)	9.876    9.092/*         0.124/*         minimips_core_instance/U7_banc_registres_reg[20][29]/D    1
clock(R)->clock(R)	9.876    9.092/*         0.124/*         minimips_core_instance/U7_banc_registres_reg[19][29]/D    1
clock(R)->clock(R)	9.873    9.092/*         0.127/*         minimips_core_instance/U7_banc_registres_reg[14][18]/D    1
clock(R)->clock(R)	9.875    9.092/*         0.125/*         minimips_core_instance/U7_banc_registres_reg[16][18]/D    1
clock(R)->clock(R)	9.876    9.092/*         0.124/*         minimips_core_instance/U7_banc_registres_reg[1][29]/D    1
clock(R)->clock(R)	9.875    9.093/*         0.125/*         minimips_core_instance/U7_banc_registres_reg[11][18]/D    1
clock(R)->clock(R)	9.876    9.093/*         0.124/*         minimips_core_instance/U7_banc_registres_reg[30][31]/D    1
clock(R)->clock(R)	9.876    9.093/*         0.124/*         minimips_core_instance/U7_banc_registres_reg[29][31]/D    1
clock(R)->clock(R)	9.876    9.093/*         0.124/*         minimips_core_instance/U7_banc_registres_reg[28][31]/D    1
clock(R)->clock(R)	9.876    9.093/*         0.124/*         minimips_core_instance/U7_banc_registres_reg[27][31]/D    1
clock(R)->clock(R)	9.875    9.093/*         0.125/*         minimips_core_instance/U7_banc_registres_reg[12][18]/D    1
clock(R)->clock(R)	9.876    9.093/*         0.124/*         minimips_core_instance/U7_banc_registres_reg[23][31]/D    1
clock(R)->clock(R)	9.876    9.094/*         0.124/*         minimips_core_instance/U7_banc_registres_reg[24][31]/D    1
clock(R)->clock(R)	9.877    9.094/*         0.123/*         minimips_core_instance/U7_banc_registres_reg[25][31]/D    1
clock(R)->clock(R)	9.877    9.094/*         0.123/*         minimips_core_instance/U7_banc_registres_reg[26][31]/D    1
clock(R)->clock(R)	9.877    9.094/*         0.123/*         minimips_core_instance/U7_banc_registres_reg[23][5]/D    1
clock(R)->clock(R)	9.877    9.094/*         0.123/*         minimips_core_instance/U7_banc_registres_reg[24][5]/D    1
clock(R)->clock(R)	9.875    9.094/*         0.125/*         minimips_core_instance/U7_banc_registres_reg[15][18]/D    1
clock(R)->clock(R)	9.877    9.095/*         0.123/*         minimips_core_instance/U7_banc_registres_reg[29][5]/D    1
clock(R)->clock(R)	9.877    9.095/*         0.123/*         minimips_core_instance/U7_banc_registres_reg[30][5]/D    1
clock(R)->clock(R)	9.876    9.095/*         0.124/*         minimips_core_instance/U7_banc_registres_reg[21][31]/D    1
clock(R)->clock(R)	9.876    9.095/*         0.124/*         minimips_core_instance/U7_banc_registres_reg[22][31]/D    1
clock(R)->clock(R)	9.876    9.095/*         0.124/*         minimips_core_instance/U7_banc_registres_reg[20][31]/D    1
clock(R)->clock(R)	9.873    9.095/*         0.127/*         minimips_core_instance/U7_banc_registres_reg[5][18]/D    1
clock(R)->clock(R)	9.877    9.095/*         0.123/*         minimips_core_instance/U7_banc_registres_reg[10][5]/D    1
clock(R)->clock(R)	9.877    9.095/*         0.123/*         minimips_core_instance/U7_banc_registres_reg[9][5]/D    1
clock(R)->clock(R)	9.876    9.095/*         0.124/*         minimips_core_instance/U7_banc_registres_reg[31][31]/D    1
clock(R)->clock(R)	9.876    9.095/*         0.124/*         minimips_core_instance/U7_banc_registres_reg[16][31]/D    1
clock(R)->clock(R)	9.876    9.095/*         0.124/*         minimips_core_instance/U7_banc_registres_reg[17][31]/D    1
clock(R)->clock(R)	9.876    9.095/*         0.124/*         minimips_core_instance/U7_banc_registres_reg[18][31]/D    1
clock(R)->clock(R)	9.873    9.095/*         0.127/*         minimips_core_instance/U7_banc_registres_reg[3][18]/D    1
clock(R)->clock(R)	9.873    9.095/*         0.127/*         minimips_core_instance/U7_banc_registres_reg[4][18]/D    1
clock(R)->clock(R)	9.877    9.095/*         0.123/*         minimips_core_instance/U7_banc_registres_reg[11][5]/D    1
clock(R)->clock(R)	9.878    9.096/*         0.122/*         minimips_core_instance/U7_banc_registres_reg[25][5]/D    1
clock(R)->clock(R)	9.876    9.096/*         0.124/*         minimips_core_instance/U7_banc_registres_reg[15][31]/D    1
clock(R)->clock(R)	9.878    9.096/*         0.122/*         minimips_core_instance/U7_banc_registres_reg[26][5]/D    1
clock(R)->clock(R)	9.877    9.096/*         0.123/*         minimips_core_instance/U7_banc_registres_reg[12][5]/D    1
clock(R)->clock(R)	9.876    9.096/*         0.124/*         minimips_core_instance/U7_banc_registres_reg[14][31]/D    1
clock(R)->clock(R)	9.876    9.096/*         0.124/*         minimips_core_instance/U7_banc_registres_reg[12][31]/D    1
clock(R)->clock(R)	9.878    9.096/*         0.122/*         minimips_core_instance/U7_banc_registres_reg[28][5]/D    1
clock(R)->clock(R)	9.875    9.096/*         0.125/*         minimips_core_instance/U7_banc_registres_reg[10][18]/D    1
clock(R)->clock(R)	9.876    9.096/*         0.124/*         minimips_core_instance/U7_banc_registres_reg[11][31]/D    1
clock(R)->clock(R)	9.876    9.096/*         0.124/*         minimips_core_instance/U7_banc_registres_reg[19][31]/D    1
clock(R)->clock(R)	9.876    9.096/*         0.124/*         minimips_core_instance/U7_banc_registres_reg[13][31]/D    1
clock(R)->clock(R)	9.876    9.096/*         0.124/*         minimips_core_instance/U7_banc_registres_reg[10][31]/D    1
clock(R)->clock(R)	9.875    9.096/*         0.125/*         minimips_core_instance/U7_banc_registres_reg[9][18]/D    1
clock(R)->clock(R)	9.878    9.096/*         0.122/*         minimips_core_instance/U7_banc_registres_reg[27][5]/D    1
clock(R)->clock(R)	9.876    9.096/*         0.124/*         minimips_core_instance/U7_banc_registres_reg[9][31]/D    1
clock(R)->clock(R)	9.873    9.096/*         0.127/*         minimips_core_instance/U7_banc_registres_reg[6][18]/D    1
clock(R)->clock(R)	9.876    9.097/*         0.124/*         minimips_core_instance/U7_banc_registres_reg[5][31]/D    1
clock(R)->clock(R)	9.873    9.097/*         0.127/*         minimips_core_instance/U7_banc_registres_reg[2][18]/D    1
clock(R)->clock(R)	9.876    9.097/*         0.124/*         minimips_core_instance/U7_banc_registres_reg[6][31]/D    1
clock(R)->clock(R)	9.876    9.097/*         0.124/*         minimips_core_instance/U7_banc_registres_reg[7][31]/D    1
clock(R)->clock(R)	9.877    9.097/*         0.123/*         minimips_core_instance/U7_banc_registres_reg[13][5]/D    1
clock(R)->clock(R)	9.876    9.098/*         0.124/*         minimips_core_instance/U7_banc_registres_reg[8][31]/D    1
clock(R)->clock(R)	9.877    9.098/*         0.123/*         minimips_core_instance/U7_banc_registres_reg[14][5]/D    1
clock(R)->clock(R)	9.878    9.098/*         0.122/*         minimips_core_instance/U7_banc_registres_reg[30][28]/D    1
clock(R)->clock(R)	9.878    9.098/*         0.122/*         minimips_core_instance/U7_banc_registres_reg[29][28]/D    1
clock(R)->clock(R)	9.879    9.099/*         0.121/*         minimips_core_instance/U7_banc_registres_reg[26][28]/D    1
clock(R)->clock(R)	9.879    9.099/*         0.121/*         minimips_core_instance/U7_banc_registres_reg[25][28]/D    1
clock(R)->clock(R)	9.879    9.099/*         0.121/*         minimips_core_instance/U7_banc_registres_reg[28][28]/D    1
clock(R)->clock(R)	9.879    9.099/*         0.121/*         minimips_core_instance/U7_banc_registres_reg[23][28]/D    1
clock(R)->clock(R)	9.879    9.099/*         0.121/*         minimips_core_instance/U7_banc_registres_reg[24][28]/D    1
clock(R)->clock(R)	9.873    9.099/*         0.127/*         minimips_core_instance/U7_banc_registres_reg[31][18]/D    1
clock(R)->clock(R)	9.875    9.099/*         0.125/*         minimips_core_instance/U7_banc_registres_reg[7][18]/D    1
clock(R)->clock(R)	9.878    9.100/*         0.122/*         minimips_core_instance/U7_banc_registres_reg[15][5]/D    1
clock(R)->clock(R)	9.878    9.100/*         0.122/*         minimips_core_instance/U7_banc_registres_reg[16][5]/D    1
clock(R)->clock(R)	9.879    9.100/*         0.121/*         minimips_core_instance/U7_banc_registres_reg[27][28]/D    1
clock(R)->clock(R)	9.875    9.100/*         0.125/*         minimips_core_instance/U7_banc_registres_reg[8][18]/D    1
clock(R)->clock(R)	9.878    9.100/*         0.122/*         minimips_core_instance/U7_banc_registres_reg[15][28]/D    1
clock(R)->clock(R)	9.877    9.101/*         0.123/*         minimips_core_instance/U7_banc_registres_reg[29][30]/D    1
clock(R)->clock(R)	9.877    9.101/*         0.123/*         minimips_core_instance/U7_banc_registres_reg[28][30]/D    1
clock(R)->clock(R)	9.878    9.101/*         0.122/*         minimips_core_instance/U7_banc_registres_reg[10][28]/D    1
clock(R)->clock(R)	9.877    9.101/*         0.123/*         minimips_core_instance/U7_banc_registres_reg[31][5]/D    1
clock(R)->clock(R)	9.877    9.101/*         0.123/*         minimips_core_instance/U7_banc_registres_reg[30][30]/D    1
clock(R)->clock(R)	9.877    9.101/*         0.123/*         minimips_core_instance/U7_banc_registres_reg[27][30]/D    1
clock(R)->clock(R)	9.878    9.101/*         0.122/*         minimips_core_instance/U7_banc_registres_reg[16][28]/D    1
clock(R)->clock(R)	9.876    9.101/*         0.124/*         minimips_core_instance/U7_banc_registres_reg[4][31]/D    1
clock(R)->clock(R)	9.877    9.101/*         0.123/*         minimips_core_instance/U7_banc_registres_reg[23][30]/D    1
clock(R)->clock(R)	9.877    9.102/*         0.123/*         minimips_core_instance/U7_banc_registres_reg[24][30]/D    1
clock(R)->clock(R)	9.878    9.102/*         0.122/*         minimips_core_instance/U7_banc_registres_reg[9][28]/D    1
clock(R)->clock(R)	9.878    9.102/*         0.122/*         minimips_core_instance/U7_banc_registres_reg[25][30]/D    1
clock(R)->clock(R)	9.878    9.102/*         0.122/*         minimips_core_instance/U7_banc_registres_reg[26][30]/D    1
clock(R)->clock(R)	9.873    9.102/*         0.127/*         minimips_core_instance/U7_banc_registres_reg[18][18]/D    1
clock(R)->clock(R)	9.873    9.102/*         0.127/*         minimips_core_instance/U7_banc_registres_reg[17][18]/D    1
clock(R)->clock(R)	9.878    9.103/*         0.122/*         minimips_core_instance/U7_banc_registres_reg[13][28]/D    1
clock(R)->clock(R)	9.876    9.103/*         0.124/*         minimips_core_instance/U7_banc_registres_reg[3][31]/D    1
clock(R)->clock(R)	9.878    9.103/*         0.122/*         minimips_core_instance/U7_banc_registres_reg[14][28]/D    1
clock(R)->clock(R)	9.877    9.103/*         0.123/*         minimips_core_instance/U7_banc_registres_reg[16][30]/D    1
clock(R)->clock(R)	9.877    9.103/*         0.123/*         minimips_core_instance/U7_banc_registres_reg[11][30]/D    1
clock(R)->clock(R)	9.877    9.103/*         0.123/*         minimips_core_instance/U7_banc_registres_reg[15][30]/D    1
clock(R)->clock(R)	9.877    9.103/*         0.123/*         minimips_core_instance/U7_banc_registres_reg[9][30]/D    1
clock(R)->clock(R)	9.877    9.103/*         0.123/*         minimips_core_instance/U7_banc_registres_reg[10][30]/D    1
clock(R)->clock(R)	9.877    9.103/*         0.123/*         minimips_core_instance/U7_banc_registres_reg[17][5]/D    1
clock(R)->clock(R)	9.878    9.104/*         0.122/*         minimips_core_instance/U7_banc_registres_reg[13][30]/D    1
clock(R)->clock(R)	9.878    9.104/*         0.122/*         minimips_core_instance/U7_banc_registres_reg[12][28]/D    1
clock(R)->clock(R)	9.878    9.104/*         0.122/*         minimips_core_instance/U7_banc_registres_reg[11][28]/D    1
clock(R)->clock(R)	9.878    9.104/*         0.122/*         minimips_core_instance/U7_banc_registres_reg[14][30]/D    1
clock(R)->clock(R)	9.873    9.104/*         0.127/*         minimips_core_instance/U7_banc_registres_reg[19][18]/D    1
clock(R)->clock(R)	9.877    9.104/*         0.123/*         minimips_core_instance/U7_banc_registres_reg[12][30]/D    1
clock(R)->clock(R)	9.873    9.105/*         0.127/*         minimips_core_instance/U7_banc_registres_reg[20][18]/D    1
clock(R)->clock(R)	9.877    9.105/*         0.123/*         minimips_core_instance/U7_banc_registres_reg[31][30]/D    1
clock(R)->clock(R)	9.878    9.105/*         0.122/*         minimips_core_instance/U7_banc_registres_reg[8][28]/D    1
clock(R)->clock(R)	9.878    9.105/*         0.122/*         minimips_core_instance/U7_banc_registres_reg[7][28]/D    1
clock(R)->clock(R)	9.877    9.106/*         0.123/*         minimips_core_instance/U7_banc_registres_reg[8][30]/D    1
clock(R)->clock(R)	9.877    9.106/*         0.123/*         minimips_core_instance/U7_banc_registres_reg[6][30]/D    1
clock(R)->clock(R)	9.877    9.106/*         0.123/*         minimips_core_instance/U7_banc_registres_reg[4][30]/D    1
clock(R)->clock(R)	9.877    9.106/*         0.123/*         minimips_core_instance/U7_banc_registres_reg[5][30]/D    1
clock(R)->clock(R)	9.876    9.106/*         0.124/*         minimips_core_instance/U7_banc_registres_reg[2][31]/D    1
clock(R)->clock(R)	9.877    9.106/*         0.123/*         minimips_core_instance/U7_banc_registres_reg[3][30]/D    1
clock(R)->clock(R)	9.877    9.106/*         0.123/*         minimips_core_instance/U7_banc_registres_reg[7][30]/D    1
clock(R)->clock(R)	9.877    9.106/*         0.123/*         minimips_core_instance/U7_banc_registres_reg[2][30]/D    1
clock(R)->clock(R)	9.877    9.107/*         0.123/*         minimips_core_instance/U7_banc_registres_reg[20][5]/D    1
clock(R)->clock(R)	9.877    9.107/*         0.123/*         minimips_core_instance/U7_banc_registres_reg[1][30]/D    1
clock(R)->clock(R)	9.878    9.107/*         0.122/*         minimips_core_instance/U7_banc_registres_reg[21][5]/D    1
clock(R)->clock(R)	9.878    9.107/*         0.122/*         minimips_core_instance/U7_banc_registres_reg[22][5]/D    1
clock(R)->clock(R)	9.875    9.107/*         0.125/*         minimips_core_instance/U7_banc_registres_reg[22][18]/D    1
clock(R)->clock(R)	9.877    9.107/*         0.123/*         minimips_core_instance/U7_banc_registres_reg[20][30]/D    1
clock(R)->clock(R)	9.878    9.107/*         0.122/*         minimips_core_instance/U7_banc_registres_reg[3][28]/D    1
clock(R)->clock(R)	9.878    9.107/*         0.122/*         minimips_core_instance/U7_banc_registres_reg[4][28]/D    1
clock(R)->clock(R)	9.877    9.107/*         0.123/*         minimips_core_instance/U7_banc_registres_reg[19][5]/D    1
clock(R)->clock(R)	9.880    9.108/*         0.120/*         minimips_core_instance/U7_banc_registres_reg[28][10]/D    1
clock(R)->clock(R)	9.880    9.108/*         0.120/*         minimips_core_instance/U7_banc_registres_reg[27][10]/D    1
clock(R)->clock(R)	9.877    9.108/*         0.123/*         minimips_core_instance/U7_banc_registres_reg[19][30]/D    1
clock(R)->clock(R)	9.876    9.108/*         0.124/*         minimips_core_instance/U7_banc_registres_reg[1][31]/D    1
clock(R)->clock(R)	9.875    9.109/*         0.125/*         minimips_core_instance/U7_banc_registres_reg[21][18]/D    1
clock(R)->clock(R)	9.880    9.109/*         0.120/*         minimips_core_instance/U7_banc_registres_reg[29][10]/D    1
clock(R)->clock(R)	9.878    9.109/*         0.122/*         minimips_core_instance/U7_banc_registres_reg[5][28]/D    1
clock(R)->clock(R)	9.880    9.109/*         0.120/*         minimips_core_instance/U7_banc_registres_reg[30][10]/D    1
clock(R)->clock(R)	9.881    9.109/*         0.119/*         minimips_core_instance/U7_banc_registres_reg[25][10]/D    1
clock(R)->clock(R)	9.881    9.109/*         0.119/*         minimips_core_instance/U7_banc_registres_reg[24][10]/D    1
clock(R)->clock(R)	9.877    9.109/*         0.123/*         minimips_core_instance/U7_banc_registres_reg[22][30]/D    1
clock(R)->clock(R)	9.881    9.109/*         0.119/*         minimips_core_instance/U7_banc_registres_reg[26][10]/D    1
clock(R)->clock(R)	9.881    9.109/*         0.119/*         minimips_core_instance/U7_banc_registres_reg[23][10]/D    1
clock(R)->clock(R)	9.880    9.110/*         0.120/*         minimips_core_instance/U7_banc_registres_reg[10][10]/D    1
clock(R)->clock(R)	9.834    */9.110         */0.166         minimips_core_instance/U3_di_DI_it_ok_reg/D    1
clock(R)->clock(R)	9.875    9.110/*         0.125/*         minimips_core_instance/U7_banc_registres_reg[24][11]/D    1
clock(R)->clock(R)	9.875    9.110/*         0.125/*         minimips_core_instance/U7_banc_registres_reg[23][11]/D    1
clock(R)->clock(R)	9.875    9.110/*         0.125/*         minimips_core_instance/U7_banc_registres_reg[29][11]/D    1
clock(R)->clock(R)	9.875    9.110/*         0.125/*         minimips_core_instance/U7_banc_registres_reg[30][11]/D    1
clock(R)->clock(R)	9.880    9.110/*         0.120/*         minimips_core_instance/U7_banc_registres_reg[9][10]/D    1
clock(R)->clock(R)	9.875    9.111/*         0.125/*         minimips_core_instance/U7_banc_registres_reg[10][11]/D    1
clock(R)->clock(R)	9.877    9.111/*         0.123/*         minimips_core_instance/U7_banc_registres_reg[18][5]/D    1
clock(R)->clock(R)	9.875    9.111/*         0.125/*         minimips_core_instance/U7_banc_registres_reg[9][11]/D    1
clock(R)->clock(R)	9.880    9.111/*         0.120/*         minimips_core_instance/U7_banc_registres_reg[11][10]/D    1
clock(R)->clock(R)	9.875    9.111/*         0.125/*         minimips_core_instance/U7_banc_registres_reg[11][11]/D    1
clock(R)->clock(R)	9.875    9.111/*         0.125/*         minimips_core_instance/U7_banc_registres_reg[12][11]/D    1
clock(R)->clock(R)	9.875    9.111/*         0.125/*         minimips_core_instance/U7_banc_registres_reg[14][11]/D    1
clock(R)->clock(R)	9.877    9.111/*         0.123/*         minimips_core_instance/U7_banc_registres_reg[6][5]/D    1
clock(R)->clock(R)	9.877    9.111/*         0.123/*         minimips_core_instance/U7_banc_registres_reg[5][5]/D    1
clock(R)->clock(R)	9.875    9.111/*         0.125/*         minimips_core_instance/U7_banc_registres_reg[13][11]/D    1
clock(R)->clock(R)	9.880    9.112/*         0.120/*         minimips_core_instance/U7_banc_registres_reg[12][10]/D    1
clock(R)->clock(R)	9.876    9.112/*         0.124/*         minimips_core_instance/U7_banc_registres_reg[26][11]/D    1
clock(R)->clock(R)	9.876    9.112/*         0.124/*         minimips_core_instance/U7_banc_registres_reg[25][11]/D    1
clock(R)->clock(R)	9.876    9.112/*         0.124/*         minimips_core_instance/U7_banc_registres_reg[28][11]/D    1
clock(R)->clock(R)	9.876    9.112/*         0.124/*         minimips_core_instance/U7_banc_registres_reg[27][11]/D    1
clock(R)->clock(R)	9.877    9.112/*         0.123/*         minimips_core_instance/U7_banc_registres_reg[21][30]/D    1
clock(R)->clock(R)	9.876    9.112/*         0.124/*         minimips_core_instance/U7_banc_registres_reg[16][11]/D    1
clock(R)->clock(R)	9.878    9.112/*         0.122/*         minimips_core_instance/U7_banc_registres_reg[4][5]/D    1
clock(R)->clock(R)	9.878    9.112/*         0.122/*         minimips_core_instance/U7_banc_registres_reg[7][5]/D    1
clock(R)->clock(R)	9.878    9.113/*         0.122/*         minimips_core_instance/U7_banc_registres_reg[8][5]/D    1
clock(R)->clock(R)	9.878    9.113/*         0.122/*         minimips_core_instance/U7_banc_registres_reg[17][28]/D    1
clock(R)->clock(R)	9.878    9.113/*         0.122/*         minimips_core_instance/U7_banc_registres_reg[6][28]/D    1
clock(R)->clock(R)	9.880    9.113/*         0.120/*         minimips_core_instance/U7_banc_registres_reg[13][10]/D    1
clock(R)->clock(R)	9.878    9.113/*         0.122/*         minimips_core_instance/U7_banc_registres_reg[3][5]/D    1
clock(R)->clock(R)	9.878    9.113/*         0.122/*         minimips_core_instance/U7_banc_registres_reg[31][28]/D    1
clock(R)->clock(R)	9.878    9.113/*         0.122/*         minimips_core_instance/U7_banc_registres_reg[18][28]/D    1
clock(R)->clock(R)	9.876    9.113/*         0.124/*         minimips_core_instance/U7_banc_registres_reg[15][11]/D    1
clock(R)->clock(R)	9.878    9.113/*         0.122/*         minimips_core_instance/U7_banc_registres_reg[2][5]/D    1
clock(R)->clock(R)	9.878    9.113/*         0.122/*         minimips_core_instance/U7_banc_registres_reg[1][28]/D    1
clock(R)->clock(R)	9.879    9.114/*         0.121/*         minimips_core_instance/U7_banc_registres_reg[21][28]/D    1
clock(R)->clock(R)	9.879    9.114/*         0.121/*         minimips_core_instance/U7_banc_registres_reg[22][28]/D    1
clock(R)->clock(R)	9.880    9.114/*         0.120/*         minimips_core_instance/U7_banc_registres_reg[14][10]/D    1
clock(R)->clock(R)	9.878    9.114/*         0.122/*         minimips_core_instance/U7_banc_registres_reg[2][28]/D    1
clock(R)->clock(R)	9.875    9.114/*         0.125/*         minimips_core_instance/U7_banc_registres_reg[31][11]/D    1
clock(R)->clock(R)	9.880    9.114/*         0.120/*         minimips_core_instance/U7_banc_registres_reg[16][10]/D    1
clock(R)->clock(R)	9.880    9.114/*         0.120/*         minimips_core_instance/U7_banc_registres_reg[15][10]/D    1
clock(R)->clock(R)	9.877    9.115/*         0.123/*         minimips_core_instance/U7_banc_registres_reg[17][30]/D    1
clock(R)->clock(R)	9.877    9.115/*         0.123/*         minimips_core_instance/U7_banc_registres_reg[18][30]/D    1
clock(R)->clock(R)	9.878    9.115/*         0.122/*         minimips_core_instance/U7_banc_registres_reg[20][28]/D    1
clock(R)->clock(R)	9.878    9.116/*         0.122/*         minimips_core_instance/U7_banc_registres_reg[19][28]/D    1
clock(R)->clock(R)	9.875    9.117/*         0.125/*         minimips_core_instance/U7_banc_registres_reg[6][11]/D    1
clock(R)->clock(R)	9.875    9.117/*         0.125/*         minimips_core_instance/U7_banc_registres_reg[5][11]/D    1
clock(R)->clock(R)	9.880    9.118/*         0.120/*         minimips_core_instance/U7_banc_registres_reg[6][10]/D    1
clock(R)->clock(R)	9.876    9.120/*         0.124/*         minimips_core_instance/U7_banc_registres_reg[7][11]/D    1
clock(R)->clock(R)	9.880    9.121/*         0.120/*         minimips_core_instance/U7_banc_registres_reg[5][10]/D    1
clock(R)->clock(R)	9.876    9.121/*         0.124/*         minimips_core_instance/U7_banc_registres_reg[8][11]/D    1
clock(R)->clock(R)	9.877    9.121/*         0.123/*         minimips_core_instance/U7_banc_registres_reg[29][20]/D    1
clock(R)->clock(R)	9.877    9.121/*         0.123/*         minimips_core_instance/U7_banc_registres_reg[30][20]/D    1
clock(R)->clock(R)	9.877    9.121/*         0.123/*         minimips_core_instance/U7_banc_registres_reg[24][20]/D    1
clock(R)->clock(R)	9.876    9.121/*         0.124/*         minimips_core_instance/U7_banc_registres_reg[2][11]/D    1
clock(R)->clock(R)	9.877    9.121/*         0.123/*         minimips_core_instance/U7_banc_registres_reg[23][20]/D    1
clock(R)->clock(R)	9.877    9.121/*         0.123/*         minimips_core_instance/U7_banc_registres_reg[16][20]/D    1
clock(R)->clock(R)	9.877    9.122/*         0.123/*         minimips_core_instance/U7_banc_registres_reg[9][20]/D    1
clock(R)->clock(R)	9.878    9.122/*         0.122/*         minimips_core_instance/U7_banc_registres_reg[27][20]/D    1
clock(R)->clock(R)	9.878    9.122/*         0.122/*         minimips_core_instance/U7_banc_registres_reg[28][20]/D    1
clock(R)->clock(R)	9.878    9.122/*         0.122/*         minimips_core_instance/U7_banc_registres_reg[26][20]/D    1
clock(R)->clock(R)	9.881    9.122/*         0.119/*         minimips_core_instance/U7_banc_registres_reg[7][10]/D    1
clock(R)->clock(R)	9.878    9.122/*         0.122/*         minimips_core_instance/U7_banc_registres_reg[25][20]/D    1
clock(R)->clock(R)	9.877    9.123/*         0.123/*         minimips_core_instance/U7_banc_registres_reg[15][20]/D    1
clock(R)->clock(R)	9.877    9.123/*         0.123/*         minimips_core_instance/U7_banc_registres_reg[14][20]/D    1
clock(R)->clock(R)	9.877    9.123/*         0.123/*         minimips_core_instance/U7_banc_registres_reg[10][20]/D    1
clock(R)->clock(R)	9.881    9.124/*         0.119/*         minimips_core_instance/U7_banc_registres_reg[8][10]/D    1
clock(R)->clock(R)	9.876    9.124/*         0.124/*         minimips_core_instance/U7_banc_registres_reg[4][11]/D    1
clock(R)->clock(R)	9.876    9.125/*         0.124/*         minimips_core_instance/U7_banc_registres_reg[3][11]/D    1
clock(R)->clock(R)	9.877    9.125/*         0.123/*         minimips_core_instance/U7_banc_registres_reg[13][20]/D    1
clock(R)->clock(R)	9.881    9.125/*         0.119/*         minimips_core_instance/U7_banc_registres_reg[2][10]/D    1
clock(R)->clock(R)	9.881    9.125/*         0.119/*         minimips_core_instance/U7_banc_registres_reg[3][10]/D    1
clock(R)->clock(R)	9.877    9.126/*         0.123/*         minimips_core_instance/U7_banc_registres_reg[12][20]/D    1
clock(R)->clock(R)	9.877    9.126/*         0.123/*         minimips_core_instance/U7_banc_registres_reg[5][20]/D    1
clock(R)->clock(R)	9.875    9.126/*         0.125/*         minimips_core_instance/U7_banc_registres_reg[17][11]/D    1
clock(R)->clock(R)	9.877    9.126/*         0.123/*         minimips_core_instance/U7_banc_registres_reg[6][20]/D    1
clock(R)->clock(R)	9.875    9.126/*         0.125/*         minimips_core_instance/U7_banc_registres_reg[20][11]/D    1
clock(R)->clock(R)	9.875    9.126/*         0.125/*         minimips_core_instance/U7_banc_registres_reg[19][11]/D    1
clock(R)->clock(R)	9.875    9.126/*         0.125/*         minimips_core_instance/U7_banc_registres_reg[18][11]/D    1
clock(R)->clock(R)	9.881    9.126/*         0.119/*         minimips_core_instance/U7_banc_registres_reg[4][10]/D    1
clock(R)->clock(R)	9.877    9.127/*         0.123/*         minimips_core_instance/U7_banc_registres_reg[11][20]/D    1
clock(R)->clock(R)	9.876    9.127/*         0.124/*         minimips_core_instance/U7_banc_registres_reg[22][11]/D    1
clock(R)->clock(R)	9.876    9.127/*         0.124/*         minimips_core_instance/U7_banc_registres_reg[21][11]/D    1
clock(R)->clock(R)	9.880    9.127/*         0.120/*         minimips_core_instance/U7_banc_registres_reg[31][10]/D    1
clock(R)->clock(R)	9.880    9.127/*         0.120/*         minimips_core_instance/U7_banc_registres_reg[17][10]/D    1
clock(R)->clock(R)	9.877    9.127/*         0.123/*         minimips_core_instance/U7_banc_registres_reg[8][20]/D    1
clock(R)->clock(R)	9.880    9.128/*         0.120/*         minimips_core_instance/U7_banc_registres_reg[19][10]/D    1
clock(R)->clock(R)	9.880    9.128/*         0.120/*         minimips_core_instance/U7_banc_registres_reg[20][10]/D    1
clock(R)->clock(R)	9.881    9.128/*         0.119/*         minimips_core_instance/U7_banc_registres_reg[21][10]/D    1
clock(R)->clock(R)	9.881    9.128/*         0.119/*         minimips_core_instance/U7_banc_registres_reg[22][10]/D    1
clock(R)->clock(R)	9.881    9.128/*         0.119/*         minimips_core_instance/U7_banc_registres_reg[1][10]/D    1
clock(R)->clock(R)	9.880    9.129/*         0.120/*         minimips_core_instance/U7_banc_registres_reg[18][10]/D    1
clock(R)->clock(R)	9.877    9.129/*         0.123/*         minimips_core_instance/U7_banc_registres_reg[7][20]/D    1
clock(R)->clock(R)	9.878    9.132/*         0.122/*         minimips_core_instance/U7_banc_registres_reg[28][15]/D    1
clock(R)->clock(R)	9.878    9.132/*         0.122/*         minimips_core_instance/U7_banc_registres_reg[29][15]/D    1
clock(R)->clock(R)	9.878    9.132/*         0.122/*         minimips_core_instance/U7_banc_registres_reg[30][15]/D    1
clock(R)->clock(R)	9.880    9.133/*         0.120/*         minimips_core_instance/U7_banc_registres_reg[23][15]/D    1
clock(R)->clock(R)	9.880    9.133/*         0.120/*         minimips_core_instance/U7_banc_registres_reg[27][15]/D    1
clock(R)->clock(R)	9.880    9.133/*         0.120/*         minimips_core_instance/U7_banc_registres_reg[26][15]/D    1
clock(R)->clock(R)	9.880    9.133/*         0.120/*         minimips_core_instance/U7_banc_registres_reg[25][15]/D    1
clock(R)->clock(R)	9.877    9.133/*         0.123/*         minimips_core_instance/U7_banc_registres_reg[3][20]/D    1
clock(R)->clock(R)	9.878    9.133/*         0.122/*         minimips_core_instance/U7_banc_registres_reg[16][15]/D    1
clock(R)->clock(R)	9.878    9.133/*         0.122/*         minimips_core_instance/U7_banc_registres_reg[15][15]/D    1
clock(R)->clock(R)	9.878    9.133/*         0.122/*         minimips_core_instance/U7_banc_registres_reg[10][15]/D    1
clock(R)->clock(R)	9.878    9.133/*         0.122/*         minimips_core_instance/U7_banc_registres_reg[9][15]/D    1
clock(R)->clock(R)	9.880    9.133/*         0.120/*         minimips_core_instance/U7_banc_registres_reg[24][15]/D    1
clock(R)->clock(R)	9.877    9.133/*         0.123/*         minimips_core_instance/U7_banc_registres_reg[4][20]/D    1
clock(R)->clock(R)	9.878    9.133/*         0.122/*         minimips_core_instance/U7_banc_registres_reg[11][15]/D    1
clock(R)->clock(R)	9.878    9.134/*         0.122/*         minimips_core_instance/U7_banc_registres_reg[14][15]/D    1
clock(R)->clock(R)	9.878    9.135/*         0.122/*         minimips_core_instance/U7_banc_registres_reg[12][15]/D    1
clock(R)->clock(R)	9.877    9.135/*         0.123/*         minimips_core_instance/U7_banc_registres_reg[1][20]/D    1
clock(R)->clock(R)	9.878    9.135/*         0.122/*         minimips_core_instance/U7_banc_registres_reg[13][15]/D    1
clock(R)->clock(R)	9.877    9.136/*         0.123/*         minimips_core_instance/U7_banc_registres_reg[2][20]/D    1
clock(R)->clock(R)	9.879    9.138/*         0.121/*         minimips_core_instance/U7_banc_registres_reg[10][8]/D    1
clock(R)->clock(R)	9.879    9.138/*         0.121/*         minimips_core_instance/U7_banc_registres_reg[15][8]/D    1
clock(R)->clock(R)	9.877    9.138/*         0.123/*         minimips_core_instance/U7_banc_registres_reg[31][20]/D    1
clock(R)->clock(R)	9.877    9.138/*         0.123/*         minimips_core_instance/U7_banc_registres_reg[18][20]/D    1
clock(R)->clock(R)	9.879    9.138/*         0.121/*         minimips_core_instance/U7_banc_registres_reg[9][8]/D    1
clock(R)->clock(R)	9.879    9.138/*         0.121/*         minimips_core_instance/U7_banc_registres_reg[16][8]/D    1
clock(R)->clock(R)	9.877    9.138/*         0.123/*         minimips_core_instance/U7_banc_registres_reg[17][20]/D    1
clock(R)->clock(R)	9.872    9.139/*         0.128/*         minimips_core_instance/U7_banc_registres_reg[27][17]/D    1
clock(R)->clock(R)	9.872    9.139/*         0.128/*         minimips_core_instance/U7_banc_registres_reg[28][17]/D    1
clock(R)->clock(R)	9.879    9.139/*         0.121/*         minimips_core_instance/U7_banc_registres_reg[13][8]/D    1
clock(R)->clock(R)	9.879    9.139/*         0.121/*         minimips_core_instance/U7_banc_registres_reg[14][8]/D    1
clock(R)->clock(R)	9.878    9.139/*         0.122/*         minimips_core_instance/U7_banc_registres_reg[6][15]/D    1
clock(R)->clock(R)	9.877    9.139/*         0.123/*         minimips_core_instance/U7_banc_registres_reg[20][20]/D    1
clock(R)->clock(R)	9.877    9.139/*         0.123/*         minimips_core_instance/U7_banc_registres_reg[19][20]/D    1
clock(R)->clock(R)	9.878    9.139/*         0.122/*         minimips_core_instance/U7_banc_registres_reg[5][15]/D    1
clock(R)->clock(R)	9.872    9.139/*         0.128/*         minimips_core_instance/U7_banc_registres_reg[29][17]/D    1
clock(R)->clock(R)	9.872    9.139/*         0.128/*         minimips_core_instance/U7_banc_registres_reg[30][17]/D    1
clock(R)->clock(R)	9.879    9.139/*         0.121/*         minimips_core_instance/U7_banc_registres_reg[12][8]/D    1
clock(R)->clock(R)	9.878    9.139/*         0.122/*         minimips_core_instance/U7_banc_registres_reg[31][15]/D    1
clock(R)->clock(R)	9.878    9.139/*         0.122/*         minimips_core_instance/U7_banc_registres_reg[3][15]/D    1
clock(R)->clock(R)	9.879    9.140/*         0.121/*         minimips_core_instance/U7_banc_registres_reg[11][8]/D    1
clock(R)->clock(R)	9.878    9.140/*         0.122/*         minimips_core_instance/U7_banc_registres_reg[4][15]/D    1
clock(R)->clock(R)	9.878    9.140/*         0.122/*         minimips_core_instance/U7_banc_registres_reg[22][20]/D    1
clock(R)->clock(R)	9.878    9.140/*         0.122/*         minimips_core_instance/U7_banc_registres_reg[21][20]/D    1
clock(R)->clock(R)	9.873    9.140/*         0.127/*         minimips_core_instance/U7_banc_registres_reg[25][17]/D    1
clock(R)->clock(R)	9.873    9.140/*         0.127/*         minimips_core_instance/U7_banc_registres_reg[26][17]/D    1
clock(R)->clock(R)	9.879    9.140/*         0.121/*         minimips_core_instance/U7_banc_registres_reg[5][8]/D    1
clock(R)->clock(R)	9.879    9.140/*         0.121/*         minimips_core_instance/U7_banc_registres_reg[6][8]/D    1
clock(R)->clock(R)	9.872    9.140/*         0.128/*         minimips_core_instance/U7_banc_registres_reg[14][17]/D    1
clock(R)->clock(R)	9.879    9.140/*         0.121/*         minimips_core_instance/U7_banc_registres_reg[2][8]/D    1
clock(R)->clock(R)	9.879    9.140/*         0.121/*         minimips_core_instance/U7_banc_registres_reg[3][8]/D    1
clock(R)->clock(R)	9.879    9.140/*         0.121/*         minimips_core_instance/U7_banc_registres_reg[1][8]/D    1
clock(R)->clock(R)	9.879    9.141/*         0.121/*         minimips_core_instance/U7_banc_registres_reg[7][8]/D    1
clock(R)->clock(R)	9.873    9.141/*         0.127/*         minimips_core_instance/U7_banc_registres_reg[24][17]/D    1
clock(R)->clock(R)	9.872    9.141/*         0.128/*         minimips_core_instance/U7_banc_registres_reg[12][17]/D    1
clock(R)->clock(R)	9.873    9.141/*         0.127/*         minimips_core_instance/U7_banc_registres_reg[23][17]/D    1
clock(R)->clock(R)	9.880    9.141/*         0.120/*         minimips_core_instance/U7_banc_registres_reg[2][15]/D    1
clock(R)->clock(R)	9.872    9.141/*         0.128/*         minimips_core_instance/U7_banc_registres_reg[13][17]/D    1
clock(R)->clock(R)	9.872    9.141/*         0.128/*         minimips_core_instance/U7_banc_registres_reg[11][17]/D    1
clock(R)->clock(R)	9.880    9.141/*         0.120/*         minimips_core_instance/U7_banc_registres_reg[7][15]/D    1
clock(R)->clock(R)	9.872    9.141/*         0.128/*         minimips_core_instance/U7_banc_registres_reg[10][17]/D    1
clock(R)->clock(R)	9.879    9.141/*         0.121/*         minimips_core_instance/U7_banc_registres_reg[30][8]/D    1
clock(R)->clock(R)	9.872    9.142/*         0.128/*         minimips_core_instance/U7_banc_registres_reg[9][17]/D    1
clock(R)->clock(R)	9.879    9.142/*         0.121/*         minimips_core_instance/U7_banc_registres_reg[8][8]/D    1
clock(R)->clock(R)	9.879    9.142/*         0.121/*         minimips_core_instance/U7_banc_registres_reg[4][8]/D    1
clock(R)->clock(R)	9.879    9.142/*         0.121/*         minimips_core_instance/U7_banc_registres_reg[29][8]/D    1
clock(R)->clock(R)	9.873    9.142/*         0.127/*         minimips_core_instance/U7_banc_registres_reg[16][17]/D    1
clock(R)->clock(R)	9.873    9.142/*         0.127/*         minimips_core_instance/U7_banc_registres_reg[15][17]/D    1
clock(R)->clock(R)	9.879    9.142/*         0.121/*         minimips_core_instance/U7_banc_registres_reg[28][8]/D    1
clock(R)->clock(R)	9.879    9.142/*         0.121/*         minimips_core_instance/U7_banc_registres_reg[27][8]/D    1
clock(R)->clock(R)	9.880    9.142/*         0.120/*         minimips_core_instance/U7_banc_registres_reg[1][15]/D    1
clock(R)->clock(R)	9.880    9.143/*         0.120/*         minimips_core_instance/U7_banc_registres_reg[24][8]/D    1
clock(R)->clock(R)	9.880    9.143/*         0.120/*         minimips_core_instance/U7_banc_registres_reg[23][8]/D    1
clock(R)->clock(R)	9.872    9.143/*         0.128/*         minimips_core_instance/U7_banc_registres_reg[5][17]/D    1
clock(R)->clock(R)	9.872    9.143/*         0.128/*         minimips_core_instance/U7_banc_registres_reg[31][17]/D    1
clock(R)->clock(R)	9.879    9.143/*         0.121/*         minimips_core_instance/U7_banc_registres_reg[20][8]/D    1
clock(R)->clock(R)	9.879    9.143/*         0.121/*         minimips_core_instance/U7_banc_registres_reg[31][8]/D    1
clock(R)->clock(R)	9.880    9.144/*         0.120/*         minimips_core_instance/U7_banc_registres_reg[8][15]/D    1
clock(R)->clock(R)	9.880    9.144/*         0.120/*         minimips_core_instance/U7_banc_registres_reg[25][8]/D    1
clock(R)->clock(R)	9.872    9.144/*         0.128/*         minimips_core_instance/U7_banc_registres_reg[6][17]/D    1
clock(R)->clock(R)	9.878    9.144/*         0.122/*         minimips_core_instance/U7_banc_registres_reg[18][15]/D    1
clock(R)->clock(R)	9.880    9.144/*         0.120/*         minimips_core_instance/U7_banc_registres_reg[26][8]/D    1
clock(R)->clock(R)	9.872    9.145/*         0.128/*         minimips_core_instance/U7_banc_registres_reg[3][17]/D    1
clock(R)->clock(R)	9.878    9.145/*         0.122/*         minimips_core_instance/U7_banc_registres_reg[20][15]/D    1
clock(R)->clock(R)	9.879    9.145/*         0.121/*         minimips_core_instance/U7_banc_registres_reg[22][8]/D    1
clock(R)->clock(R)	9.875    9.145/*         0.125/*         minimips_core_instance/U7_banc_registres_reg[23][25]/D    1
clock(R)->clock(R)	9.875    9.145/*         0.125/*         minimips_core_instance/U7_banc_registres_reg[24][25]/D    1
clock(R)->clock(R)	9.875    9.146/*         0.125/*         minimips_core_instance/U7_banc_registres_reg[27][25]/D    1
clock(R)->clock(R)	9.872    9.146/*         0.128/*         minimips_core_instance/U7_banc_registres_reg[4][17]/D    1
clock(R)->clock(R)	9.875    9.146/*         0.125/*         minimips_core_instance/U7_banc_registres_reg[28][25]/D    1
clock(R)->clock(R)	9.879    9.146/*         0.121/*         minimips_core_instance/U7_banc_registres_reg[21][8]/D    1
clock(R)->clock(R)	9.872    9.146/*         0.128/*         minimips_core_instance/U7_banc_registres_reg[8][17]/D    1
clock(R)->clock(R)	9.872    9.146/*         0.128/*         minimips_core_instance/U7_banc_registres_reg[2][17]/D    1
clock(R)->clock(R)	9.872    9.146/*         0.128/*         minimips_core_instance/U7_banc_registres_reg[7][17]/D    1
clock(R)->clock(R)	9.879    9.146/*         0.121/*         minimips_core_instance/U7_banc_registres_reg[19][8]/D    1
clock(R)->clock(R)	9.875    9.146/*         0.125/*         minimips_core_instance/U7_banc_registres_reg[12][25]/D    1
clock(R)->clock(R)	9.875    9.146/*         0.125/*         minimips_core_instance/U7_banc_registres_reg[11][25]/D    1
clock(R)->clock(R)	9.875    9.146/*         0.125/*         minimips_core_instance/U7_banc_registres_reg[10][25]/D    1
clock(R)->clock(R)	9.875    9.146/*         0.125/*         minimips_core_instance/U7_banc_registres_reg[9][25]/D    1
clock(R)->clock(R)	9.876    9.146/*         0.124/*         minimips_core_instance/U7_banc_registres_reg[25][25]/D    1
clock(R)->clock(R)	9.876    9.146/*         0.124/*         minimips_core_instance/U7_banc_registres_reg[26][25]/D    1
clock(R)->clock(R)	9.878    9.147/*         0.122/*         minimips_core_instance/U7_banc_registres_reg[19][15]/D    1
clock(R)->clock(R)	9.876    9.147/*         0.124/*         minimips_core_instance/U7_banc_registres_reg[29][25]/D    1
clock(R)->clock(R)	9.876    9.147/*         0.124/*         minimips_core_instance/U7_banc_registres_reg[30][25]/D    1
clock(R)->clock(R)	9.875    9.148/*         0.125/*         minimips_core_instance/U7_banc_registres_reg[14][25]/D    1
clock(R)->clock(R)	9.872    9.148/*         0.128/*         minimips_core_instance/U7_banc_registres_reg[18][17]/D    1
clock(R)->clock(R)	9.872    9.148/*         0.128/*         minimips_core_instance/U7_banc_registres_reg[17][17]/D    1
clock(R)->clock(R)	9.875    9.149/*         0.125/*         minimips_core_instance/U7_banc_registres_reg[15][25]/D    1
clock(R)->clock(R)	9.879    9.149/*         0.121/*         minimips_core_instance/U7_banc_registres_reg[17][8]/D    1
clock(R)->clock(R)	9.879    9.149/*         0.121/*         minimips_core_instance/U7_banc_registres_reg[18][8]/D    1
clock(R)->clock(R)	9.875    9.149/*         0.125/*         minimips_core_instance/U7_banc_registres_reg[13][25]/D    1
clock(R)->clock(R)	9.878    9.149/*         0.122/*         minimips_core_instance/U7_banc_registres_reg[17][15]/D    1
clock(R)->clock(R)	9.875    9.150/*         0.125/*         minimips_core_instance/U7_banc_registres_reg[16][25]/D    1
clock(R)->clock(R)	9.872    9.150/*         0.128/*         minimips_core_instance/U7_banc_registres_reg[20][17]/D    1
clock(R)->clock(R)	9.872    9.151/*         0.128/*         minimips_core_instance/U7_banc_registres_reg[19][17]/D    1
clock(R)->clock(R)	9.875    9.153/*         0.125/*         minimips_core_instance/U7_banc_registres_reg[6][25]/D    1
clock(R)->clock(R)	9.880    9.153/*         0.120/*         minimips_core_instance/U7_banc_registres_reg[22][15]/D    1
clock(R)->clock(R)	9.875    9.154/*         0.125/*         minimips_core_instance/U7_banc_registres_reg[31][25]/D    1
clock(R)->clock(R)	9.880    9.154/*         0.120/*         minimips_core_instance/U7_banc_registres_reg[21][15]/D    1
clock(R)->clock(R)	9.875    9.154/*         0.125/*         minimips_core_instance/U7_banc_registres_reg[8][25]/D    1
clock(R)->clock(R)	9.875    9.154/*         0.125/*         minimips_core_instance/U7_banc_registres_reg[7][25]/D    1
clock(R)->clock(R)	9.875    9.154/*         0.125/*         minimips_core_instance/U7_banc_registres_reg[5][25]/D    1
clock(R)->clock(R)	9.873    9.154/*         0.127/*         minimips_core_instance/U7_banc_registres_reg[21][17]/D    1
clock(R)->clock(R)	9.873    9.154/*         0.127/*         minimips_core_instance/U7_banc_registres_reg[22][17]/D    1
clock(R)->clock(R)	9.833    */9.156         */0.167         minimips_core_instance/U5_mem_MEM_it_ok_reg/D    1
clock(R)->clock(R)	9.876    9.158/*         0.124/*         minimips_core_instance/U7_banc_registres_reg[2][25]/D    1
clock(R)->clock(R)	9.838    */9.158         */0.162         minimips_core_instance/U2_ei_EI_it_ok_reg/D    1
clock(R)->clock(R)	9.875    9.158/*         0.125/*         minimips_core_instance/U7_banc_registres_reg[18][25]/D    1
clock(R)->clock(R)	9.875    9.158/*         0.125/*         minimips_core_instance/U7_banc_registres_reg[17][25]/D    1
clock(R)->clock(R)	9.876    9.159/*         0.124/*         minimips_core_instance/U7_banc_registres_reg[1][25]/D    1
clock(R)->clock(R)	9.876    9.159/*         0.124/*         minimips_core_instance/U7_banc_registres_reg[3][25]/D    1
clock(R)->clock(R)	9.875    9.159/*         0.125/*         minimips_core_instance/U7_banc_registres_reg[20][25]/D    1
clock(R)->clock(R)	9.876    9.159/*         0.124/*         minimips_core_instance/U7_banc_registres_reg[4][25]/D    1
clock(R)->clock(R)	9.875    9.160/*         0.125/*         minimips_core_instance/U7_banc_registres_reg[19][25]/D    1
clock(R)->clock(R)	9.876    9.164/*         0.124/*         minimips_core_instance/U7_banc_registres_reg[22][25]/D    1
clock(R)->clock(R)	9.876    9.166/*         0.124/*         minimips_core_instance/U7_banc_registres_reg[21][25]/D    1
clock(R)->clock(R)	9.870    9.175/*         0.130/*         minimips_core_instance/U7_banc_registres_reg[27][23]/D    1
clock(R)->clock(R)	9.870    9.175/*         0.130/*         minimips_core_instance/U7_banc_registres_reg[28][23]/D    1
clock(R)->clock(R)	9.870    9.175/*         0.130/*         minimips_core_instance/U7_banc_registres_reg[23][23]/D    1
clock(R)->clock(R)	9.870    9.175/*         0.130/*         minimips_core_instance/U7_banc_registres_reg[14][23]/D    1
clock(R)->clock(R)	9.870    9.175/*         0.130/*         minimips_core_instance/U7_banc_registres_reg[13][23]/D    1
clock(R)->clock(R)	9.870    9.175/*         0.130/*         minimips_core_instance/U7_banc_registres_reg[24][23]/D    1
clock(R)->clock(R)	9.870    9.175/*         0.130/*         minimips_core_instance/U7_banc_registres_reg[12][23]/D    1
clock(R)->clock(R)	9.870    9.176/*         0.130/*         minimips_core_instance/U7_banc_registres_reg[30][23]/D    1
clock(R)->clock(R)	9.870    9.176/*         0.130/*         minimips_core_instance/U7_banc_registres_reg[29][23]/D    1
clock(R)->clock(R)	9.871    9.176/*         0.129/*         minimips_core_instance/U7_banc_registres_reg[26][23]/D    1
clock(R)->clock(R)	9.871    9.176/*         0.129/*         minimips_core_instance/U7_banc_registres_reg[25][23]/D    1
clock(R)->clock(R)	9.870    9.177/*         0.130/*         minimips_core_instance/U7_banc_registres_reg[16][23]/D    1
clock(R)->clock(R)	9.870    9.178/*         0.130/*         minimips_core_instance/U7_banc_registres_reg[10][23]/D    1
clock(R)->clock(R)	9.870    9.178/*         0.130/*         minimips_core_instance/U7_banc_registres_reg[9][23]/D    1
clock(R)->clock(R)	9.870    9.179/*         0.130/*         minimips_core_instance/U7_banc_registres_reg[11][23]/D    1
clock(R)->clock(R)	9.870    9.179/*         0.130/*         minimips_core_instance/U7_banc_registres_reg[15][23]/D    1
clock(R)->clock(R)	9.874    9.181/*         0.126/*         minimips_core_instance/U7_banc_registres_reg[29][26]/D    1
clock(R)->clock(R)	9.874    9.181/*         0.126/*         minimips_core_instance/U7_banc_registres_reg[30][26]/D    1
clock(R)->clock(R)	9.874    9.181/*         0.126/*         minimips_core_instance/U7_banc_registres_reg[23][26]/D    1
clock(R)->clock(R)	9.874    9.181/*         0.126/*         minimips_core_instance/U7_banc_registres_reg[24][26]/D    1
clock(R)->clock(R)	9.874    9.181/*         0.126/*         minimips_core_instance/U7_banc_registres_reg[10][26]/D    1
clock(R)->clock(R)	9.874    9.181/*         0.126/*         minimips_core_instance/U7_banc_registres_reg[9][26]/D    1
clock(R)->clock(R)	9.875    9.182/*         0.125/*         minimips_core_instance/U7_banc_registres_reg[26][26]/D    1
clock(R)->clock(R)	9.875    9.182/*         0.125/*         minimips_core_instance/U7_banc_registres_reg[25][26]/D    1
clock(R)->clock(R)	9.875    9.182/*         0.125/*         minimips_core_instance/U7_banc_registres_reg[28][26]/D    1
clock(R)->clock(R)	9.874    9.182/*         0.126/*         minimips_core_instance/U7_banc_registres_reg[14][26]/D    1
clock(R)->clock(R)	9.871    9.182/*         0.129/*         minimips_core_instance/U7_banc_registres_reg[23][24]/D    1
clock(R)->clock(R)	9.870    9.182/*         0.130/*         minimips_core_instance/U7_banc_registres_reg[8][23]/D    1
clock(R)->clock(R)	9.871    9.182/*         0.129/*         minimips_core_instance/U7_banc_registres_reg[30][24]/D    1
clock(R)->clock(R)	9.871    9.182/*         0.129/*         minimips_core_instance/U7_banc_registres_reg[29][24]/D    1
clock(R)->clock(R)	9.871    9.182/*         0.129/*         minimips_core_instance/U7_banc_registres_reg[25][24]/D    1
clock(R)->clock(R)	9.871    9.182/*         0.129/*         minimips_core_instance/U7_banc_registres_reg[24][24]/D    1
clock(R)->clock(R)	9.875    9.182/*         0.125/*         minimips_core_instance/U7_banc_registres_reg[27][26]/D    1
clock(R)->clock(R)	9.871    9.182/*         0.129/*         minimips_core_instance/U7_banc_registres_reg[26][24]/D    1
clock(R)->clock(R)	9.871    9.182/*         0.129/*         minimips_core_instance/U7_banc_registres_reg[27][24]/D    1
clock(R)->clock(R)	9.874    9.182/*         0.126/*         minimips_core_instance/U7_banc_registres_reg[13][26]/D    1
clock(R)->clock(R)	9.874    9.182/*         0.126/*         minimips_core_instance/U7_banc_registres_reg[16][26]/D    1
clock(R)->clock(R)	9.871    9.182/*         0.129/*         minimips_core_instance/U7_banc_registres_reg[28][24]/D    1
clock(R)->clock(R)	9.871    9.182/*         0.129/*         minimips_core_instance/U7_banc_registres_reg[14][24]/D    1
clock(R)->clock(R)	9.871    9.182/*         0.129/*         minimips_core_instance/U7_banc_registres_reg[13][24]/D    1
clock(R)->clock(R)	9.870    9.182/*         0.130/*         minimips_core_instance/U7_banc_registres_reg[22][23]/D    1
clock(R)->clock(R)	9.874    9.182/*         0.126/*         minimips_core_instance/U7_banc_registres_reg[11][26]/D    1
clock(R)->clock(R)	9.874    9.182/*         0.126/*         minimips_core_instance/U7_banc_registres_reg[12][26]/D    1
clock(R)->clock(R)	9.871    9.183/*         0.129/*         minimips_core_instance/U7_banc_registres_reg[15][24]/D    1
clock(R)->clock(R)	9.874    9.183/*         0.126/*         minimips_core_instance/U7_banc_registres_reg[15][26]/D    1
clock(R)->clock(R)	9.871    9.183/*         0.129/*         minimips_core_instance/U7_banc_registres_reg[16][24]/D    1
clock(R)->clock(R)	9.870    9.183/*         0.130/*         minimips_core_instance/U7_banc_registres_reg[7][23]/D    1
clock(R)->clock(R)	9.870    9.183/*         0.130/*         minimips_core_instance/U7_banc_registres_reg[2][23]/D    1
clock(R)->clock(R)	9.871    9.183/*         0.129/*         minimips_core_instance/U7_banc_registres_reg[9][24]/D    1
clock(R)->clock(R)	9.870    9.184/*         0.130/*         minimips_core_instance/U7_banc_registres_reg[18][23]/D    1
clock(R)->clock(R)	9.871    9.184/*         0.129/*         minimips_core_instance/U7_banc_registres_reg[10][24]/D    1
clock(R)->clock(R)	9.871    9.184/*         0.129/*         minimips_core_instance/U7_banc_registres_reg[5][23]/D    1
clock(R)->clock(R)	9.871    9.184/*         0.129/*         minimips_core_instance/U7_banc_registres_reg[3][23]/D    1
clock(R)->clock(R)	9.871    9.184/*         0.129/*         minimips_core_instance/U7_banc_registres_reg[6][23]/D    1
clock(R)->clock(R)	9.871    9.184/*         0.129/*         minimips_core_instance/U7_banc_registres_reg[4][23]/D    1
clock(R)->clock(R)	9.870    9.184/*         0.130/*         minimips_core_instance/U7_banc_registres_reg[21][23]/D    1
clock(R)->clock(R)	9.871    9.185/*         0.129/*         minimips_core_instance/U7_banc_registres_reg[31][23]/D    1
clock(R)->clock(R)	9.871    9.185/*         0.129/*         minimips_core_instance/U7_banc_registres_reg[12][24]/D    1
clock(R)->clock(R)	9.871    9.185/*         0.129/*         minimips_core_instance/U7_banc_registres_reg[11][24]/D    1
clock(R)->clock(R)	9.874    9.185/*         0.126/*         minimips_core_instance/U7_banc_registres_reg[31][26]/D    1
clock(R)->clock(R)	9.871    9.186/*         0.129/*         minimips_core_instance/U7_banc_registres_reg[6][24]/D    1
clock(R)->clock(R)	9.874    9.186/*         0.126/*         minimips_core_instance/U7_banc_registres_reg[6][26]/D    1
clock(R)->clock(R)	9.871    9.186/*         0.129/*         minimips_core_instance/U7_banc_registres_reg[4][24]/D    1
clock(R)->clock(R)	9.871    9.186/*         0.129/*         minimips_core_instance/U7_banc_registres_reg[5][24]/D    1
clock(R)->clock(R)	9.870    9.186/*         0.130/*         minimips_core_instance/U7_banc_registres_reg[19][23]/D    1
clock(R)->clock(R)	9.871    9.186/*         0.129/*         minimips_core_instance/U7_banc_registres_reg[3][24]/D    1
clock(R)->clock(R)	9.871    9.186/*         0.129/*         minimips_core_instance/U7_banc_registres_reg[2][24]/D    1
clock(R)->clock(R)	9.871    9.187/*         0.129/*         minimips_core_instance/U7_banc_registres_reg[17][23]/D    1
clock(R)->clock(R)	9.874    9.187/*         0.126/*         minimips_core_instance/U7_banc_registres_reg[5][26]/D    1
clock(R)->clock(R)	9.870    9.187/*         0.130/*         minimips_core_instance/U7_banc_registres_reg[20][23]/D    1
clock(R)->clock(R)	9.875    9.188/*         0.125/*         minimips_core_instance/U7_banc_registres_reg[2][26]/D    1
clock(R)->clock(R)	9.875    9.188/*         0.125/*         minimips_core_instance/U7_banc_registres_reg[4][26]/D    1
clock(R)->clock(R)	9.875    9.188/*         0.125/*         minimips_core_instance/U7_banc_registres_reg[1][26]/D    1
clock(R)->clock(R)	9.875    9.188/*         0.125/*         minimips_core_instance/U7_banc_registres_reg[8][26]/D    1
clock(R)->clock(R)	9.871    9.189/*         0.129/*         minimips_core_instance/U7_banc_registres_reg[1][24]/D    1
clock(R)->clock(R)	9.875    9.189/*         0.125/*         minimips_core_instance/U7_banc_registres_reg[7][26]/D    1
clock(R)->clock(R)	9.871    9.190/*         0.129/*         minimips_core_instance/U7_banc_registres_reg[31][24]/D    1
clock(R)->clock(R)	9.874    9.191/*         0.126/*         minimips_core_instance/U7_banc_registres_reg[18][26]/D    1
clock(R)->clock(R)	9.875    9.191/*         0.125/*         minimips_core_instance/U7_banc_registres_reg[3][26]/D    1
clock(R)->clock(R)	9.871    9.191/*         0.129/*         minimips_core_instance/U7_banc_registres_reg[22][24]/D    1
clock(R)->clock(R)	9.880    9.191/*         0.120/*         minimips_core_instance/U7_banc_registres_reg[27][12]/D    1
clock(R)->clock(R)	9.880    9.191/*         0.120/*         minimips_core_instance/U7_banc_registres_reg[28][12]/D    1
clock(R)->clock(R)	9.880    9.192/*         0.120/*         minimips_core_instance/U7_banc_registres_reg[29][12]/D    1
clock(R)->clock(R)	9.874    9.192/*         0.126/*         minimips_core_instance/U7_banc_registres_reg[17][26]/D    1
clock(R)->clock(R)	9.880    9.192/*         0.120/*         minimips_core_instance/U7_banc_registres_reg[30][12]/D    1
clock(R)->clock(R)	9.880    9.192/*         0.120/*         minimips_core_instance/U7_banc_registres_reg[11][12]/D    1
clock(R)->clock(R)	9.881    9.193/*         0.119/*         minimips_core_instance/U7_banc_registres_reg[26][12]/D    1
clock(R)->clock(R)	9.881    9.193/*         0.119/*         minimips_core_instance/U7_banc_registres_reg[25][12]/D    1
clock(R)->clock(R)	9.871    9.193/*         0.129/*         minimips_core_instance/U7_banc_registres_reg[20][24]/D    1
clock(R)->clock(R)	9.881    9.193/*         0.119/*         minimips_core_instance/U7_banc_registres_reg[23][12]/D    1
clock(R)->clock(R)	9.881    9.193/*         0.119/*         minimips_core_instance/U7_banc_registres_reg[24][12]/D    1
clock(R)->clock(R)	9.880    9.193/*         0.120/*         minimips_core_instance/U7_banc_registres_reg[10][12]/D    1
clock(R)->clock(R)	9.872    9.194/*         0.128/*         minimips_core_instance/U7_banc_registres_reg[7][24]/D    1
clock(R)->clock(R)	9.880    9.194/*         0.120/*         minimips_core_instance/U7_banc_registres_reg[9][12]/D    1
clock(R)->clock(R)	9.872    9.194/*         0.128/*         minimips_core_instance/U7_banc_registres_reg[8][24]/D    1
clock(R)->clock(R)	9.874    9.194/*         0.126/*         minimips_core_instance/U7_banc_registres_reg[20][26]/D    1
clock(R)->clock(R)	9.880    9.194/*         0.120/*         minimips_core_instance/U7_banc_registres_reg[12][12]/D    1
clock(R)->clock(R)	9.871    9.194/*         0.129/*         minimips_core_instance/U7_banc_registres_reg[21][24]/D    1
clock(R)->clock(R)	9.874    9.195/*         0.126/*         minimips_core_instance/U7_banc_registres_reg[24][0]/D    1
clock(R)->clock(R)	9.880    9.195/*         0.120/*         minimips_core_instance/U7_banc_registres_reg[14][12]/D    1
clock(R)->clock(R)	9.880    9.195/*         0.120/*         minimips_core_instance/U7_banc_registres_reg[13][12]/D    1
clock(R)->clock(R)	9.874    9.195/*         0.126/*         minimips_core_instance/U7_banc_registres_reg[29][0]/D    1
clock(R)->clock(R)	9.874    9.195/*         0.126/*         minimips_core_instance/U7_banc_registres_reg[30][0]/D    1
clock(R)->clock(R)	9.871    9.195/*         0.129/*         minimips_core_instance/U7_banc_registres_reg[19][24]/D    1
clock(R)->clock(R)	9.874    9.196/*         0.126/*         minimips_core_instance/U7_banc_registres_reg[23][0]/D    1
clock(R)->clock(R)	9.874    9.196/*         0.126/*         minimips_core_instance/U7_banc_registres_reg[10][0]/D    1
clock(R)->clock(R)	9.874    9.196/*         0.126/*         minimips_core_instance/U7_banc_registres_reg[9][0]/D    1
clock(R)->clock(R)	9.874    9.196/*         0.126/*         minimips_core_instance/U7_banc_registres_reg[19][26]/D    1
clock(R)->clock(R)	9.874    9.196/*         0.126/*         minimips_core_instance/U7_banc_registres_reg[15][0]/D    1
clock(R)->clock(R)	9.880    9.196/*         0.120/*         minimips_core_instance/U7_banc_registres_reg[16][12]/D    1
clock(R)->clock(R)	9.875    9.196/*         0.125/*         minimips_core_instance/U7_banc_registres_reg[25][0]/D    1
clock(R)->clock(R)	9.875    9.196/*         0.125/*         minimips_core_instance/U7_banc_registres_reg[26][0]/D    1
clock(R)->clock(R)	9.874    9.197/*         0.126/*         minimips_core_instance/U7_banc_registres_reg[16][0]/D    1
clock(R)->clock(R)	9.875    9.197/*         0.125/*         minimips_core_instance/U7_banc_registres_reg[28][0]/D    1
clock(R)->clock(R)	9.875    9.197/*         0.125/*         minimips_core_instance/U7_banc_registres_reg[27][0]/D    1
clock(R)->clock(R)	9.880    9.197/*         0.120/*         minimips_core_instance/U7_banc_registres_reg[15][12]/D    1
clock(R)->clock(R)	9.874    9.197/*         0.126/*         minimips_core_instance/U7_banc_registres_reg[12][0]/D    1
clock(R)->clock(R)	9.874    9.197/*         0.126/*         minimips_core_instance/U7_banc_registres_reg[11][0]/D    1
clock(R)->clock(R)	9.871    9.197/*         0.129/*         minimips_core_instance/U7_banc_registres_reg[18][24]/D    1
clock(R)->clock(R)	9.874    9.198/*         0.126/*         minimips_core_instance/U7_banc_registres_reg[13][0]/D    1
clock(R)->clock(R)	9.871    9.198/*         0.129/*         minimips_core_instance/U7_banc_registres_reg[17][24]/D    1
clock(R)->clock(R)	9.874    9.198/*         0.126/*         minimips_core_instance/U7_banc_registres_reg[14][0]/D    1
clock(R)->clock(R)	9.875    9.199/*         0.125/*         minimips_core_instance/U7_banc_registres_reg[21][26]/D    1
clock(R)->clock(R)	9.875    9.199/*         0.125/*         minimips_core_instance/U7_banc_registres_reg[22][26]/D    1
clock(R)->clock(R)	9.880    9.199/*         0.120/*         minimips_core_instance/U7_banc_registres_reg[6][12]/D    1
clock(R)->clock(R)	9.869    9.199/*         0.131/*         minimips_core_instance/U7_banc_registres_reg[30][21]/D    1
clock(R)->clock(R)	9.869    9.199/*         0.131/*         minimips_core_instance/U7_banc_registres_reg[23][21]/D    1
clock(R)->clock(R)	9.869    9.199/*         0.131/*         minimips_core_instance/U7_banc_registres_reg[29][21]/D    1
clock(R)->clock(R)	9.869    9.199/*         0.131/*         minimips_core_instance/U7_banc_registres_reg[24][21]/D    1
clock(R)->clock(R)	9.869    9.200/*         0.131/*         minimips_core_instance/U7_banc_registres_reg[27][21]/D    1
clock(R)->clock(R)	9.880    9.200/*         0.120/*         minimips_core_instance/U7_banc_registres_reg[5][12]/D    1
clock(R)->clock(R)	9.869    9.200/*         0.131/*         minimips_core_instance/U7_banc_registres_reg[13][21]/D    1
clock(R)->clock(R)	9.869    9.200/*         0.131/*         minimips_core_instance/U7_banc_registres_reg[28][21]/D    1
clock(R)->clock(R)	9.869    9.200/*         0.131/*         minimips_core_instance/U7_banc_registres_reg[14][21]/D    1
clock(R)->clock(R)	9.870    9.201/*         0.130/*         minimips_core_instance/U7_banc_registres_reg[26][21]/D    1
clock(R)->clock(R)	9.869    9.201/*         0.131/*         minimips_core_instance/U7_banc_registres_reg[15][21]/D    1
clock(R)->clock(R)	9.869    9.201/*         0.131/*         minimips_core_instance/U7_banc_registres_reg[16][21]/D    1
clock(R)->clock(R)	9.870    9.201/*         0.130/*         minimips_core_instance/U7_banc_registres_reg[25][21]/D    1
clock(R)->clock(R)	9.869    9.201/*         0.131/*         minimips_core_instance/U7_banc_registres_reg[9][21]/D    1
clock(R)->clock(R)	9.874    9.201/*         0.126/*         minimips_core_instance/U7_banc_registres_reg[31][0]/D    1
clock(R)->clock(R)	9.869    9.201/*         0.131/*         minimips_core_instance/U7_banc_registres_reg[12][21]/D    1
clock(R)->clock(R)	9.874    9.202/*         0.126/*         minimips_core_instance/U7_banc_registres_reg[5][0]/D    1
clock(R)->clock(R)	9.874    9.202/*         0.126/*         minimips_core_instance/U7_banc_registres_reg[6][0]/D    1
clock(R)->clock(R)	9.869    9.202/*         0.131/*         minimips_core_instance/U7_banc_registres_reg[10][21]/D    1
clock(R)->clock(R)	9.880    9.202/*         0.120/*         minimips_core_instance/it_mat_clk_reg/D    1
clock(R)->clock(R)	9.881    9.202/*         0.119/*         minimips_core_instance/U7_banc_registres_reg[8][12]/D    1
clock(R)->clock(R)	9.881    9.202/*         0.119/*         minimips_core_instance/U7_banc_registres_reg[7][12]/D    1
clock(R)->clock(R)	9.869    9.202/*         0.131/*         minimips_core_instance/U7_banc_registres_reg[11][21]/D    1
clock(R)->clock(R)	9.875    9.202/*         0.125/*         minimips_core_instance/U7_banc_registres_reg[7][0]/D    1
clock(R)->clock(R)	9.869    9.203/*         0.131/*         minimips_core_instance/U7_banc_registres_reg[5][21]/D    1
clock(R)->clock(R)	9.869    9.203/*         0.131/*         minimips_core_instance/U7_banc_registres_reg[6][21]/D    1
clock(R)->clock(R)	9.869    9.203/*         0.131/*         minimips_core_instance/U7_banc_registres_reg[4][21]/D    1
clock(R)->clock(R)	9.869    9.203/*         0.131/*         minimips_core_instance/U7_banc_registres_reg[3][21]/D    1
clock(R)->clock(R)	9.875    9.204/*         0.125/*         minimips_core_instance/U7_banc_registres_reg[8][0]/D    1
clock(R)->clock(R)	9.869    9.204/*         0.131/*         minimips_core_instance/U7_banc_registres_reg[2][21]/D    1
clock(R)->clock(R)	9.869    9.204/*         0.131/*         minimips_core_instance/U7_banc_registres_reg[1][21]/D    1
clock(R)->clock(R)	9.874    9.204/*         0.126/*         minimips_core_instance/U7_banc_registres_reg[18][0]/D    1
clock(R)->clock(R)	9.875    9.204/*         0.125/*         minimips_core_instance/U7_banc_registres_reg[1][0]/D    1
clock(R)->clock(R)	9.881    9.205/*         0.119/*         minimips_core_instance/U7_banc_registres_reg[3][12]/D    1
clock(R)->clock(R)	9.881    9.205/*         0.119/*         minimips_core_instance/U7_banc_registres_reg[2][12]/D    1
clock(R)->clock(R)	9.875    9.206/*         0.125/*         minimips_core_instance/U7_banc_registres_reg[4][0]/D    1
clock(R)->clock(R)	9.869    9.206/*         0.131/*         minimips_core_instance/U7_banc_registres_reg[31][21]/D    1
clock(R)->clock(R)	9.870    9.206/*         0.130/*         minimips_core_instance/U7_banc_registres_reg[7][21]/D    1
clock(R)->clock(R)	9.870    9.206/*         0.130/*         minimips_core_instance/U7_banc_registres_reg[8][21]/D    1
clock(R)->clock(R)	9.881    9.207/*         0.119/*         minimips_core_instance/U7_banc_registres_reg[4][12]/D    1
clock(R)->clock(R)	9.869    9.207/*         0.131/*         minimips_core_instance/U7_banc_registres_reg[21][21]/D    1
clock(R)->clock(R)	9.869    9.207/*         0.131/*         minimips_core_instance/U7_banc_registres_reg[22][21]/D    1
clock(R)->clock(R)	9.875    9.207/*         0.125/*         minimips_core_instance/U7_banc_registres_reg[2][0]/D    1
clock(R)->clock(R)	9.875    9.207/*         0.125/*         minimips_core_instance/U7_banc_registres_reg[3][0]/D    1
clock(R)->clock(R)	9.869    9.208/*         0.131/*         minimips_core_instance/U7_banc_registres_reg[20][21]/D    1
clock(R)->clock(R)	9.881    9.208/*         0.119/*         minimips_core_instance/U7_banc_registres_reg[1][12]/D    1
clock(R)->clock(R)	9.880    9.209/*         0.120/*         minimips_core_instance/U7_banc_registres_reg[31][12]/D    1
clock(R)->clock(R)	9.880    9.209/*         0.120/*         minimips_core_instance/U7_banc_registres_reg[17][12]/D    1
clock(R)->clock(R)	9.880    9.209/*         0.120/*         minimips_core_instance/U7_banc_registres_reg[19][12]/D    1
clock(R)->clock(R)	9.880    9.210/*         0.120/*         minimips_core_instance/U7_banc_registres_reg[20][12]/D    1
clock(R)->clock(R)	9.880    9.210/*         0.120/*         minimips_core_instance/U7_banc_registres_reg[18][12]/D    1
clock(R)->clock(R)	9.881    9.210/*         0.119/*         minimips_core_instance/U7_banc_registres_reg[21][12]/D    1
clock(R)->clock(R)	9.881    9.210/*         0.119/*         minimips_core_instance/U7_banc_registres_reg[22][12]/D    1
clock(R)->clock(R)	9.874    9.211/*         0.126/*         minimips_core_instance/U7_banc_registres_reg[17][0]/D    1
clock(R)->clock(R)	9.869    9.211/*         0.131/*         minimips_core_instance/U7_banc_registres_reg[19][21]/D    1
clock(R)->clock(R)	9.827    */9.213         */0.173         minimips_core_instance/U8_syscop_scp_reg_reg[13][0]/D    1
clock(R)->clock(R)	9.869    9.213/*         0.131/*         minimips_core_instance/U7_banc_registres_reg[17][21]/D    1
clock(R)->clock(R)	9.869    9.213/*         0.131/*         minimips_core_instance/U7_banc_registres_reg[18][21]/D    1
clock(R)->clock(R)	9.874    9.213/*         0.126/*         minimips_core_instance/U7_banc_registres_reg[20][0]/D    1
clock(R)->clock(R)	9.873    9.213/*         0.127/*         minimips_core_instance/U7_banc_registres_reg[28][27]/D    1
clock(R)->clock(R)	9.873    9.214/*         0.127/*         minimips_core_instance/U7_banc_registres_reg[27][27]/D    1
clock(R)->clock(R)	9.876    9.214/*         0.124/*         minimips_core_instance/U7_banc_registres_reg[10][7]/D    1
clock(R)->clock(R)	9.876    9.214/*         0.124/*         minimips_core_instance/U7_banc_registres_reg[16][7]/D    1
clock(R)->clock(R)	9.876    9.214/*         0.124/*         minimips_core_instance/U7_banc_registres_reg[15][7]/D    1
clock(R)->clock(R)	9.876    9.214/*         0.124/*         minimips_core_instance/U7_banc_registres_reg[9][7]/D    1
clock(R)->clock(R)	9.876    9.214/*         0.124/*         minimips_core_instance/U7_banc_registres_reg[14][7]/D    1
clock(R)->clock(R)	9.873    9.214/*         0.127/*         minimips_core_instance/U7_banc_registres_reg[29][27]/D    1
clock(R)->clock(R)	9.876    9.214/*         0.124/*         minimips_core_instance/U7_banc_registres_reg[13][7]/D    1
clock(R)->clock(R)	9.873    9.215/*         0.127/*         minimips_core_instance/U7_banc_registres_reg[30][27]/D    1
clock(R)->clock(R)	9.876    9.215/*         0.124/*         minimips_core_instance/U7_banc_registres_reg[11][7]/D    1
clock(R)->clock(R)	9.874    9.215/*         0.126/*         minimips_core_instance/U7_banc_registres_reg[26][27]/D    1
clock(R)->clock(R)	9.874    9.215/*         0.126/*         minimips_core_instance/U7_banc_registres_reg[25][27]/D    1
clock(R)->clock(R)	9.876    9.215/*         0.124/*         minimips_core_instance/U7_banc_registres_reg[12][7]/D    1
clock(R)->clock(R)	9.875    9.215/*         0.125/*         minimips_core_instance/U7_banc_registres_reg[10][9]/D    1
clock(R)->clock(R)	9.876    9.215/*         0.124/*         minimips_core_instance/U7_banc_registres_reg[4][7]/D    1
clock(R)->clock(R)	9.875    9.215/*         0.125/*         minimips_core_instance/U7_banc_registres_reg[7][9]/D    1
clock(R)->clock(R)	9.875    9.215/*         0.125/*         minimips_core_instance/U7_banc_registres_reg[15][9]/D    1
clock(R)->clock(R)	9.875    9.215/*         0.125/*         minimips_core_instance/U7_banc_registres_reg[9][9]/D    1
clock(R)->clock(R)	9.875    9.215/*         0.125/*         minimips_core_instance/U7_banc_registres_reg[16][9]/D    1
clock(R)->clock(R)	9.875    9.215/*         0.125/*         minimips_core_instance/U7_banc_registres_reg[6][9]/D    1
clock(R)->clock(R)	9.874    9.215/*         0.126/*         minimips_core_instance/U7_banc_registres_reg[24][27]/D    1
clock(R)->clock(R)	9.875    9.215/*         0.125/*         minimips_core_instance/U7_banc_registres_reg[5][9]/D    1
clock(R)->clock(R)	9.874    9.215/*         0.126/*         minimips_core_instance/U7_banc_registres_reg[23][27]/D    1
clock(R)->clock(R)	9.876    9.215/*         0.124/*         minimips_core_instance/U7_banc_registres_reg[3][7]/D    1
clock(R)->clock(R)	9.875    9.215/*         0.125/*         minimips_core_instance/U7_banc_registres_reg[2][9]/D    1
clock(R)->clock(R)	9.875    9.216/*         0.125/*         minimips_core_instance/U7_banc_registres_reg[8][9]/D    1
clock(R)->clock(R)	9.874    9.216/*         0.126/*         minimips_core_instance/U7_banc_registres_reg[19][0]/D    1
clock(R)->clock(R)	9.876    9.216/*         0.124/*         minimips_core_instance/U7_banc_registres_reg[5][7]/D    1
clock(R)->clock(R)	9.876    9.216/*         0.124/*         minimips_core_instance/U7_banc_registres_reg[6][7]/D    1
clock(R)->clock(R)	9.875    9.216/*         0.125/*         minimips_core_instance/U7_banc_registres_reg[3][9]/D    1
clock(R)->clock(R)	9.876    9.216/*         0.124/*         minimips_core_instance/U7_banc_registres_reg[7][7]/D    1
clock(R)->clock(R)	9.875    9.217/*         0.125/*         minimips_core_instance/U7_banc_registres_reg[21][0]/D    1
clock(R)->clock(R)	9.873    9.217/*         0.127/*         minimips_core_instance/U7_banc_registres_reg[14][27]/D    1
clock(R)->clock(R)	9.873    9.217/*         0.127/*         minimips_core_instance/U7_banc_registres_reg[13][27]/D    1
clock(R)->clock(R)	9.873    9.217/*         0.127/*         minimips_core_instance/U7_banc_registres_reg[15][27]/D    1
clock(R)->clock(R)	9.873    9.217/*         0.127/*         minimips_core_instance/U7_banc_registres_reg[16][27]/D    1
clock(R)->clock(R)	9.875    9.217/*         0.125/*         minimips_core_instance/U7_banc_registres_reg[22][0]/D    1
clock(R)->clock(R)	9.875    9.217/*         0.125/*         minimips_core_instance/U7_banc_registres_reg[1][9]/D    1
clock(R)->clock(R)	9.876    9.217/*         0.124/*         minimips_core_instance/U7_banc_registres_reg[8][7]/D    1
clock(R)->clock(R)	9.875    9.217/*         0.125/*         minimips_core_instance/U7_banc_registres_reg[4][9]/D    1
clock(R)->clock(R)	9.874    9.217/*         0.126/*         minimips_core_instance/U7_banc_registres_reg[11][27]/D    1
clock(R)->clock(R)	9.875    9.218/*         0.125/*         minimips_core_instance/U7_banc_registres_reg[11][9]/D    1
clock(R)->clock(R)	9.876    9.218/*         0.124/*         minimips_core_instance/U7_banc_registres_reg[2][7]/D    1
clock(R)->clock(R)	9.873    9.218/*         0.127/*         minimips_core_instance/U7_banc_registres_reg[5][27]/D    1
clock(R)->clock(R)	9.875    9.218/*         0.125/*         minimips_core_instance/U7_banc_registres_reg[14][9]/D    1
clock(R)->clock(R)	9.875    9.218/*         0.125/*         minimips_core_instance/U7_banc_registres_reg[13][9]/D    1
clock(R)->clock(R)	9.873    9.219/*         0.127/*         minimips_core_instance/U7_banc_registres_reg[6][27]/D    1
clock(R)->clock(R)	9.875    9.219/*         0.125/*         minimips_core_instance/U7_banc_registres_reg[29][9]/D    1
clock(R)->clock(R)	9.875    9.219/*         0.125/*         minimips_core_instance/U7_banc_registres_reg[30][9]/D    1
clock(R)->clock(R)	9.876    9.219/*         0.124/*         minimips_core_instance/U7_banc_registres_reg[1][7]/D    1
clock(R)->clock(R)	9.875    9.219/*         0.125/*         minimips_core_instance/U7_banc_registres_reg[27][9]/D    1
clock(R)->clock(R)	9.875    9.219/*         0.125/*         minimips_core_instance/U7_banc_registres_reg[28][9]/D    1
clock(R)->clock(R)	9.874    9.219/*         0.126/*         minimips_core_instance/U7_banc_registres_reg[12][27]/D    1
clock(R)->clock(R)	9.875    9.219/*         0.125/*         minimips_core_instance/U7_banc_registres_reg[12][9]/D    1
clock(R)->clock(R)	9.873    9.220/*         0.127/*         minimips_core_instance/U7_banc_registres_reg[4][27]/D    1
clock(R)->clock(R)	9.874    9.220/*         0.126/*         minimips_core_instance/U7_banc_registres_reg[10][27]/D    1
clock(R)->clock(R)	9.874    9.220/*         0.126/*         minimips_core_instance/U7_banc_registres_reg[9][27]/D    1
clock(R)->clock(R)	9.876    9.220/*         0.124/*         minimips_core_instance/U7_banc_registres_reg[23][9]/D    1
clock(R)->clock(R)	9.873    9.220/*         0.127/*         minimips_core_instance/U7_banc_registres_reg[3][27]/D    1
clock(R)->clock(R)	9.875    9.221/*         0.125/*         minimips_core_instance/U7_banc_registres_reg[27][1]/D    1
clock(R)->clock(R)	9.876    9.221/*         0.124/*         minimips_core_instance/U7_banc_registres_reg[24][9]/D    1
clock(R)->clock(R)	9.875    9.221/*         0.125/*         minimips_core_instance/U7_banc_registres_reg[29][1]/D    1
clock(R)->clock(R)	9.876    9.221/*         0.124/*         minimips_core_instance/U7_banc_registres_reg[30][7]/D    1
clock(R)->clock(R)	9.876    9.221/*         0.124/*         minimips_core_instance/U7_banc_registres_reg[29][7]/D    1
clock(R)->clock(R)	9.876    9.221/*         0.124/*         minimips_core_instance/U7_banc_registres_reg[23][7]/D    1
clock(R)->clock(R)	9.876    9.221/*         0.124/*         minimips_core_instance/U7_banc_registres_reg[24][7]/D    1
clock(R)->clock(R)	9.876    9.221/*         0.124/*         minimips_core_instance/U7_banc_registres_reg[24][1]/D    1
clock(R)->clock(R)	9.876    9.221/*         0.124/*         minimips_core_instance/U7_banc_registres_reg[26][1]/D    1
clock(R)->clock(R)	9.876    9.221/*         0.124/*         minimips_core_instance/U7_banc_registres_reg[25][9]/D    1
clock(R)->clock(R)	9.876    9.221/*         0.124/*         minimips_core_instance/U7_banc_registres_reg[25][1]/D    1
clock(R)->clock(R)	9.875    9.221/*         0.125/*         minimips_core_instance/U7_banc_registres_reg[30][1]/D    1
clock(R)->clock(R)	9.876    9.221/*         0.124/*         minimips_core_instance/U7_banc_registres_reg[20][7]/D    1
clock(R)->clock(R)	9.876    9.221/*         0.124/*         minimips_core_instance/U7_banc_registres_reg[19][7]/D    1
clock(R)->clock(R)	9.876    9.221/*         0.124/*         minimips_core_instance/U7_banc_registres_reg[18][7]/D    1
clock(R)->clock(R)	9.873    9.221/*         0.127/*         minimips_core_instance/U7_banc_registres_reg[31][27]/D    1
clock(R)->clock(R)	9.876    9.222/*         0.124/*         minimips_core_instance/U7_banc_registres_reg[23][1]/D    1
clock(R)->clock(R)	9.876    9.222/*         0.124/*         minimips_core_instance/U7_banc_registres_reg[26][9]/D    1
clock(R)->clock(R)	9.875    9.222/*         0.125/*         minimips_core_instance/U7_banc_registres_reg[28][1]/D    1
clock(R)->clock(R)	9.876    9.222/*         0.124/*         minimips_core_instance/U7_banc_registres_reg[31][7]/D    1
clock(R)->clock(R)	9.877    9.222/*         0.123/*         minimips_core_instance/U7_banc_registres_reg[28][7]/D    1
clock(R)->clock(R)	9.877    9.222/*         0.123/*         minimips_core_instance/U7_banc_registres_reg[27][7]/D    1
clock(R)->clock(R)	9.875    9.222/*         0.125/*         minimips_core_instance/U7_banc_registres_reg[31][9]/D    1
clock(R)->clock(R)	9.875    9.222/*         0.125/*         minimips_core_instance/U7_banc_registres_reg[13][1]/D    1
clock(R)->clock(R)	9.873    9.222/*         0.127/*         minimips_core_instance/U7_banc_registres_reg[7][27]/D    1
clock(R)->clock(R)	9.875    9.222/*         0.125/*         minimips_core_instance/U7_banc_registres_reg[9][1]/D    1
clock(R)->clock(R)	9.877    9.223/*         0.123/*         minimips_core_instance/U7_banc_registres_reg[26][7]/D    1
clock(R)->clock(R)	9.875    9.223/*         0.125/*         minimips_core_instance/U7_banc_registres_reg[15][1]/D    1
clock(R)->clock(R)	9.875    9.223/*         0.125/*         minimips_core_instance/U7_banc_registres_reg[20][9]/D    1
clock(R)->clock(R)	9.875    9.223/*         0.125/*         minimips_core_instance/U7_banc_registres_reg[10][1]/D    1
clock(R)->clock(R)	9.875    9.223/*         0.125/*         minimips_core_instance/U7_banc_registres_reg[14][1]/D    1
clock(R)->clock(R)	9.875    9.223/*         0.125/*         minimips_core_instance/U7_banc_registres_reg[12][1]/D    1
clock(R)->clock(R)	9.877    9.223/*         0.123/*         minimips_core_instance/U7_banc_registres_reg[25][7]/D    1
clock(R)->clock(R)	9.875    9.223/*         0.125/*         minimips_core_instance/U7_banc_registres_reg[16][1]/D    1
clock(R)->clock(R)	9.876    9.224/*         0.124/*         minimips_core_instance/U7_banc_registres_reg[17][7]/D    1
clock(R)->clock(R)	9.873    9.224/*         0.127/*         minimips_core_instance/U7_banc_registres_reg[2][27]/D    1
clock(R)->clock(R)	9.873    9.224/*         0.127/*         minimips_core_instance/U7_banc_registres_reg[8][27]/D    1
clock(R)->clock(R)	9.873    9.224/*         0.127/*         minimips_core_instance/U7_banc_registres_reg[1][27]/D    1
clock(R)->clock(R)	9.875    9.224/*         0.125/*         minimips_core_instance/U7_banc_registres_reg[19][9]/D    1
clock(R)->clock(R)	9.875    9.225/*         0.125/*         minimips_core_instance/U7_banc_registres_reg[11][1]/D    1
clock(R)->clock(R)	9.875    9.225/*         0.125/*         minimips_core_instance/U7_banc_registres_reg[22][9]/D    1
clock(R)->clock(R)	9.875    9.226/*         0.125/*         minimips_core_instance/U7_banc_registres_reg[21][9]/D    1
clock(R)->clock(R)	9.875    9.226/*         0.125/*         minimips_core_instance/U7_banc_registres_reg[6][1]/D    1
clock(R)->clock(R)	9.875    9.227/*         0.125/*         minimips_core_instance/U7_banc_registres_reg[5][1]/D    1
clock(R)->clock(R)	9.873    9.227/*         0.127/*         minimips_core_instance/U7_banc_registres_reg[18][27]/D    1
clock(R)->clock(R)	9.876    9.228/*         0.124/*         minimips_core_instance/U7_banc_registres_reg[7][1]/D    1
clock(R)->clock(R)	9.875    9.228/*         0.125/*         minimips_core_instance/U7_banc_registres_reg[4][1]/D    1
clock(R)->clock(R)	9.873    9.229/*         0.127/*         minimips_core_instance/U7_banc_registres_reg[17][27]/D    1
clock(R)->clock(R)	9.873    9.229/*         0.127/*         minimips_core_instance/U7_banc_registres_reg[20][27]/D    1
clock(R)->clock(R)	9.875    9.229/*         0.125/*         minimips_core_instance/U7_banc_registres_reg[18][9]/D    1
clock(R)->clock(R)	9.875    9.229/*         0.125/*         minimips_core_instance/U7_banc_registres_reg[17][9]/D    1
clock(R)->clock(R)	9.876    9.229/*         0.124/*         minimips_core_instance/U7_banc_registres_reg[8][1]/D    1
clock(R)->clock(R)	9.875    9.229/*         0.125/*         minimips_core_instance/U7_banc_registres_reg[3][1]/D    1
clock(R)->clock(R)	9.875    9.229/*         0.125/*         minimips_core_instance/U7_banc_registres_reg[2][1]/D    1
clock(R)->clock(R)	9.877    9.229/*         0.123/*         minimips_core_instance/U7_banc_registres_reg[22][7]/D    1
clock(R)->clock(R)	9.877    9.229/*         0.123/*         minimips_core_instance/U7_banc_registres_reg[21][7]/D    1
clock(R)->clock(R)	9.875    9.230/*         0.125/*         minimips_core_instance/U7_banc_registres_reg[1][1]/D    1
clock(R)->clock(R)	9.873    9.230/*         0.127/*         minimips_core_instance/U7_banc_registres_reg[19][27]/D    1
clock(R)->clock(R)	9.875    9.231/*         0.125/*         minimips_core_instance/U7_banc_registres_reg[31][1]/D    1
clock(R)->clock(R)	9.875    9.231/*         0.125/*         minimips_core_instance/U7_banc_registres_reg[18][1]/D    1
clock(R)->clock(R)	9.875    9.233/*         0.125/*         minimips_core_instance/U7_banc_registres_reg[17][1]/D    1
clock(R)->clock(R)	9.875    9.234/*         0.125/*         minimips_core_instance/U7_banc_registres_reg[29][14]/D    1
clock(R)->clock(R)	9.875    9.234/*         0.125/*         minimips_core_instance/U7_banc_registres_reg[30][14]/D    1
clock(R)->clock(R)	9.875    9.234/*         0.125/*         minimips_core_instance/U7_banc_registres_reg[27][14]/D    1
clock(R)->clock(R)	9.875    9.234/*         0.125/*         minimips_core_instance/U7_banc_registres_reg[28][14]/D    1
clock(R)->clock(R)	9.874    9.234/*         0.126/*         minimips_core_instance/U7_banc_registres_reg[21][27]/D    1
clock(R)->clock(R)	9.876    9.235/*         0.124/*         minimips_core_instance/U7_banc_registres_reg[23][14]/D    1
clock(R)->clock(R)	9.876    9.235/*         0.124/*         minimips_core_instance/U7_banc_registres_reg[25][14]/D    1
clock(R)->clock(R)	9.876    9.235/*         0.124/*         minimips_core_instance/U7_banc_registres_reg[26][14]/D    1
clock(R)->clock(R)	9.874    9.235/*         0.126/*         minimips_core_instance/U7_banc_registres_reg[22][27]/D    1
clock(R)->clock(R)	9.876    9.235/*         0.124/*         minimips_core_instance/U7_banc_registres_reg[24][14]/D    1
clock(R)->clock(R)	9.875    9.235/*         0.125/*         minimips_core_instance/U7_banc_registres_reg[11][14]/D    1
clock(R)->clock(R)	9.875    9.235/*         0.125/*         minimips_core_instance/U7_banc_registres_reg[10][14]/D    1
clock(R)->clock(R)	9.875    9.235/*         0.125/*         minimips_core_instance/U7_banc_registres_reg[20][1]/D    1
clock(R)->clock(R)	9.875    9.236/*         0.125/*         minimips_core_instance/U7_banc_registres_reg[9][14]/D    1
clock(R)->clock(R)	9.876    9.236/*         0.124/*         minimips_core_instance/U7_banc_registres_reg[21][1]/D    1
clock(R)->clock(R)	9.876    9.238/*         0.124/*         minimips_core_instance/U7_banc_registres_reg[16][14]/D    1
clock(R)->clock(R)	9.872    9.238/*         0.128/*         minimips_core_instance/U7_banc_registres_reg[30][13]/D    1
clock(R)->clock(R)	9.872    9.238/*         0.128/*         minimips_core_instance/U7_banc_registres_reg[29][13]/D    1
clock(R)->clock(R)	9.876    9.239/*         0.124/*         minimips_core_instance/U7_banc_registres_reg[14][14]/D    1
clock(R)->clock(R)	9.876    9.239/*         0.124/*         minimips_core_instance/U7_banc_registres_reg[13][14]/D    1
clock(R)->clock(R)	9.872    9.239/*         0.128/*         minimips_core_instance/U7_banc_registres_reg[23][13]/D    1
clock(R)->clock(R)	9.876    9.239/*         0.124/*         minimips_core_instance/U7_banc_registres_reg[15][14]/D    1
clock(R)->clock(R)	9.875    9.239/*         0.125/*         minimips_core_instance/U7_banc_registres_reg[19][1]/D    1
clock(R)->clock(R)	9.872    9.239/*         0.128/*         minimips_core_instance/U7_banc_registres_reg[24][13]/D    1
clock(R)->clock(R)	9.876    9.239/*         0.124/*         minimips_core_instance/U7_banc_registres_reg[22][1]/D    1
clock(R)->clock(R)	9.875    9.239/*         0.125/*         minimips_core_instance/U7_banc_registres_reg[12][14]/D    1
clock(R)->clock(R)	9.873    9.240/*         0.127/*         minimips_core_instance/U7_banc_registres_reg[28][13]/D    1
clock(R)->clock(R)	9.873    9.240/*         0.127/*         minimips_core_instance/U7_banc_registres_reg[27][13]/D    1
clock(R)->clock(R)	9.873    9.240/*         0.127/*         minimips_core_instance/U7_banc_registres_reg[25][13]/D    1
clock(R)->clock(R)	9.873    9.241/*         0.127/*         minimips_core_instance/U7_banc_registres_reg[26][13]/D    1
clock(R)->clock(R)	9.875    9.241/*         0.125/*         minimips_core_instance/U7_banc_registres_reg[8][14]/D    1
clock(R)->clock(R)	9.873    9.241/*         0.127/*         minimips_core_instance/U7_banc_registres_reg[15][13]/D    1
clock(R)->clock(R)	9.872    9.241/*         0.128/*         minimips_core_instance/U7_banc_registres_reg[13][13]/D    1
clock(R)->clock(R)	9.872    9.242/*         0.128/*         minimips_core_instance/U7_banc_registres_reg[14][13]/D    1
clock(R)->clock(R)	9.873    9.242/*         0.127/*         minimips_core_instance/U7_banc_registres_reg[16][13]/D    1
clock(R)->clock(R)	9.875    9.242/*         0.125/*         minimips_core_instance/U7_banc_registres_reg[4][14]/D    1
clock(R)->clock(R)	9.875    9.242/*         0.125/*         minimips_core_instance/U7_banc_registres_reg[7][14]/D    1
clock(R)->clock(R)	9.872    9.242/*         0.128/*         minimips_core_instance/U7_banc_registres_reg[11][13]/D    1
clock(R)->clock(R)	9.872    9.242/*         0.128/*         minimips_core_instance/U7_banc_registres_reg[10][13]/D    1
clock(R)->clock(R)	9.872    9.242/*         0.128/*         minimips_core_instance/U7_banc_registres_reg[12][13]/D    1
clock(R)->clock(R)	9.872    9.243/*         0.128/*         minimips_core_instance/U7_banc_registres_reg[22][13]/D    1
clock(R)->clock(R)	9.872    9.243/*         0.128/*         minimips_core_instance/U7_banc_registres_reg[21][13]/D    1
clock(R)->clock(R)	9.872    9.243/*         0.128/*         minimips_core_instance/U7_banc_registres_reg[7][13]/D    1
clock(R)->clock(R)	9.872    9.243/*         0.128/*         minimips_core_instance/U7_banc_registres_reg[31][13]/D    1
clock(R)->clock(R)	9.875    9.243/*         0.125/*         minimips_core_instance/U7_banc_registres_reg[6][14]/D    1
clock(R)->clock(R)	9.872    9.243/*         0.128/*         minimips_core_instance/U7_banc_registres_reg[20][13]/D    1
clock(R)->clock(R)	9.872    9.243/*         0.128/*         minimips_core_instance/U7_banc_registres_reg[9][13]/D    1
clock(R)->clock(R)	9.875    9.243/*         0.125/*         minimips_core_instance/U7_banc_registres_reg[5][14]/D    1
clock(R)->clock(R)	9.872    9.243/*         0.128/*         minimips_core_instance/U7_banc_registres_reg[8][13]/D    1
clock(R)->clock(R)	9.872    9.244/*         0.128/*         minimips_core_instance/U7_banc_registres_reg[6][13]/D    1
clock(R)->clock(R)	9.872    9.244/*         0.128/*         minimips_core_instance/U7_banc_registres_reg[5][13]/D    1
clock(R)->clock(R)	9.872    9.244/*         0.128/*         minimips_core_instance/U7_banc_registres_reg[4][13]/D    1
clock(R)->clock(R)	9.875    9.244/*         0.125/*         minimips_core_instance/U7_banc_registres_reg[2][14]/D    1
clock(R)->clock(R)	9.872    9.246/*         0.128/*         minimips_core_instance/U7_banc_registres_reg[18][13]/D    1
clock(R)->clock(R)	9.872    9.246/*         0.128/*         minimips_core_instance/U7_banc_registres_reg[3][13]/D    1
clock(R)->clock(R)	9.872    9.246/*         0.128/*         minimips_core_instance/U7_banc_registres_reg[17][13]/D    1
clock(R)->clock(R)	9.875    9.246/*         0.125/*         minimips_core_instance/U7_banc_registres_reg[1][14]/D    1
clock(R)->clock(R)	9.872    9.247/*         0.128/*         minimips_core_instance/U7_banc_registres_reg[2][13]/D    1
clock(R)->clock(R)	9.872    9.247/*         0.128/*         minimips_core_instance/U7_banc_registres_reg[19][13]/D    1
clock(R)->clock(R)	9.875    9.247/*         0.125/*         minimips_core_instance/U7_banc_registres_reg[3][14]/D    1
clock(R)->clock(R)	9.875    9.249/*         0.125/*         minimips_core_instance/U7_banc_registres_reg[31][14]/D    1
clock(R)->clock(R)	9.875    9.251/*         0.125/*         minimips_core_instance/U7_banc_registres_reg[18][14]/D    1
clock(R)->clock(R)	9.875    9.253/*         0.125/*         minimips_core_instance/U7_banc_registres_reg[17][14]/D    1
clock(R)->clock(R)	9.875    9.255/*         0.125/*         minimips_core_instance/U7_banc_registres_reg[20][14]/D    1
clock(R)->clock(R)	9.875    9.256/*         0.125/*         minimips_core_instance/U7_banc_registres_reg[19][14]/D    1
clock(R)->clock(R)	9.876    9.259/*         0.124/*         minimips_core_instance/U7_banc_registres_reg[22][14]/D    1
clock(R)->clock(R)	9.876    9.260/*         0.124/*         minimips_core_instance/U7_banc_registres_reg[21][14]/D    1
clock(R)->clock(R)	9.874    9.271/*         0.126/*         minimips_core_instance/U7_banc_registres_reg[23][2]/D    1
clock(R)->clock(R)	9.874    9.271/*         0.126/*         minimips_core_instance/U7_banc_registres_reg[24][2]/D    1
clock(R)->clock(R)	9.874    9.271/*         0.126/*         minimips_core_instance/U7_banc_registres_reg[30][2]/D    1
clock(R)->clock(R)	9.874    9.271/*         0.126/*         minimips_core_instance/U7_banc_registres_reg[29][2]/D    1
clock(R)->clock(R)	9.875    9.272/*         0.125/*         minimips_core_instance/U7_banc_registres_reg[26][2]/D    1
clock(R)->clock(R)	9.875    9.272/*         0.125/*         minimips_core_instance/U7_banc_registres_reg[25][2]/D    1
clock(R)->clock(R)	9.875    9.273/*         0.125/*         minimips_core_instance/U7_banc_registres_reg[28][2]/D    1
clock(R)->clock(R)	9.874    9.273/*         0.126/*         minimips_core_instance/U7_banc_registres_reg[13][2]/D    1
clock(R)->clock(R)	9.875    9.273/*         0.125/*         minimips_core_instance/U7_banc_registres_reg[27][2]/D    1
clock(R)->clock(R)	9.874    9.274/*         0.126/*         minimips_core_instance/U7_banc_registres_reg[14][2]/D    1
clock(R)->clock(R)	9.874    9.274/*         0.126/*         minimips_core_instance/U7_banc_registres_reg[6][2]/D    1
clock(R)->clock(R)	9.875    9.275/*         0.125/*         minimips_core_instance/U7_banc_registres_reg[16][2]/D    1
clock(R)->clock(R)	9.875    9.275/*         0.125/*         minimips_core_instance/U7_banc_registres_reg[15][2]/D    1
clock(R)->clock(R)	9.875    9.276/*         0.125/*         minimips_core_instance/U7_banc_registres_reg[11][2]/D    1
clock(R)->clock(R)	9.875    9.276/*         0.125/*         minimips_core_instance/U7_banc_registres_reg[12][2]/D    1
clock(R)->clock(R)	9.874    9.277/*         0.126/*         minimips_core_instance/U7_banc_registres_reg[5][2]/D    1
clock(R)->clock(R)	9.875    9.277/*         0.125/*         minimips_core_instance/U7_banc_registres_reg[10][2]/D    1
clock(R)->clock(R)	9.875    9.278/*         0.125/*         minimips_core_instance/U7_banc_registres_reg[9][2]/D    1
clock(R)->clock(R)	9.874    9.278/*         0.126/*         minimips_core_instance/U7_banc_registres_reg[7][2]/D    1
clock(R)->clock(R)	9.874    9.278/*         0.126/*         minimips_core_instance/U7_banc_registres_reg[8][2]/D    1
clock(R)->clock(R)	9.874    9.279/*         0.126/*         minimips_core_instance/U7_banc_registres_reg[4][2]/D    1
clock(R)->clock(R)	9.874    9.280/*         0.126/*         minimips_core_instance/U7_banc_registres_reg[2][2]/D    1
clock(R)->clock(R)	9.874    9.280/*         0.126/*         minimips_core_instance/U7_banc_registres_reg[1][2]/D    1
clock(R)->clock(R)	9.874    9.281/*         0.126/*         minimips_core_instance/U7_banc_registres_reg[3][2]/D    1
clock(R)->clock(R)	9.874    9.285/*         0.126/*         minimips_core_instance/U7_banc_registres_reg[31][2]/D    1
clock(R)->clock(R)	9.874    9.285/*         0.126/*         minimips_core_instance/U7_banc_registres_reg[18][2]/D    1
clock(R)->clock(R)	9.871    9.285/*         0.129/*         minimips_core_instance/U7_banc_registres_reg[24][6]/D    1
clock(R)->clock(R)	9.871    9.285/*         0.129/*         minimips_core_instance/U7_banc_registres_reg[28][6]/D    1
clock(R)->clock(R)	9.871    9.285/*         0.129/*         minimips_core_instance/U7_banc_registres_reg[23][6]/D    1
clock(R)->clock(R)	9.871    9.285/*         0.129/*         minimips_core_instance/U7_banc_registres_reg[27][6]/D    1
clock(R)->clock(R)	9.871    9.286/*         0.129/*         minimips_core_instance/U7_banc_registres_reg[29][6]/D    1
clock(R)->clock(R)	9.871    9.286/*         0.129/*         minimips_core_instance/U7_banc_registres_reg[30][6]/D    1
clock(R)->clock(R)	9.872    9.286/*         0.128/*         minimips_core_instance/U7_banc_registres_reg[25][6]/D    1
clock(R)->clock(R)	9.872    9.286/*         0.128/*         minimips_core_instance/U7_banc_registres_reg[26][6]/D    1
clock(R)->clock(R)	9.871    9.286/*         0.129/*         minimips_core_instance/U7_banc_registres_reg[10][6]/D    1
clock(R)->clock(R)	9.871    9.286/*         0.129/*         minimips_core_instance/U7_banc_registres_reg[15][6]/D    1
clock(R)->clock(R)	9.871    9.287/*         0.129/*         minimips_core_instance/U7_banc_registres_reg[9][6]/D    1
clock(R)->clock(R)	9.871    9.287/*         0.129/*         minimips_core_instance/U7_banc_registres_reg[11][6]/D    1
clock(R)->clock(R)	9.874    9.287/*         0.126/*         minimips_core_instance/U7_banc_registres_reg[17][2]/D    1
clock(R)->clock(R)	9.871    9.288/*         0.129/*         minimips_core_instance/U7_banc_registres_reg[14][6]/D    1
clock(R)->clock(R)	9.871    9.288/*         0.129/*         minimips_core_instance/U7_banc_registres_reg[16][6]/D    1
clock(R)->clock(R)	9.871    9.288/*         0.129/*         minimips_core_instance/U7_banc_registres_reg[12][6]/D    1
clock(R)->clock(R)	9.874    9.288/*         0.126/*         minimips_core_instance/U7_banc_registres_reg[20][2]/D    1
clock(R)->clock(R)	9.871    9.288/*         0.129/*         minimips_core_instance/U7_banc_registres_reg[13][6]/D    1
clock(R)->clock(R)	9.875    9.290/*         0.125/*         minimips_core_instance/U7_banc_registres_reg[22][2]/D    1
clock(R)->clock(R)	9.874    9.291/*         0.126/*         minimips_core_instance/U7_banc_registres_reg[19][2]/D    1
clock(R)->clock(R)	9.875    9.292/*         0.125/*         minimips_core_instance/U7_banc_registres_reg[21][2]/D    1
clock(R)->clock(R)	9.872    9.293/*         0.128/*         minimips_core_instance/U7_banc_registres_reg[6][6]/D    1
clock(R)->clock(R)	9.872    9.294/*         0.128/*         minimips_core_instance/U7_banc_registres_reg[5][6]/D    1
clock(R)->clock(R)	9.871    9.294/*         0.129/*         minimips_core_instance/U7_banc_registres_reg[7][6]/D    1
clock(R)->clock(R)	9.871    9.295/*         0.129/*         minimips_core_instance/U7_banc_registres_reg[8][6]/D    1
clock(R)->clock(R)	9.871    9.295/*         0.129/*         minimips_core_instance/U7_banc_registres_reg[2][6]/D    1
clock(R)->clock(R)	9.871    9.297/*         0.129/*         minimips_core_instance/U7_banc_registres_reg[31][6]/D    1
clock(R)->clock(R)	9.871    9.297/*         0.129/*         minimips_core_instance/U7_banc_registres_reg[18][6]/D    1
clock(R)->clock(R)	9.871    9.298/*         0.129/*         minimips_core_instance/U7_banc_registres_reg[17][6]/D    1
clock(R)->clock(R)	9.872    9.298/*         0.128/*         minimips_core_instance/U7_banc_registres_reg[3][6]/D    1
clock(R)->clock(R)	9.871    9.298/*         0.129/*         minimips_core_instance/U7_banc_registres_reg[19][6]/D    1
clock(R)->clock(R)	9.872    9.298/*         0.128/*         minimips_core_instance/U7_banc_registres_reg[4][6]/D    1
clock(R)->clock(R)	9.871    9.299/*         0.129/*         minimips_core_instance/U7_banc_registres_reg[20][6]/D    1
clock(R)->clock(R)	9.872    9.300/*         0.128/*         minimips_core_instance/U7_banc_registres_reg[21][6]/D    1
clock(R)->clock(R)	9.872    9.300/*         0.128/*         minimips_core_instance/U7_banc_registres_reg[22][6]/D    1
clock(R)->clock(R)	9.873    9.332/*         0.127/*         minimips_core_instance/U7_banc_registres_reg[30][3]/D    1
clock(R)->clock(R)	9.873    9.332/*         0.127/*         minimips_core_instance/U7_banc_registres_reg[29][3]/D    1
clock(R)->clock(R)	9.873    9.332/*         0.127/*         minimips_core_instance/U7_banc_registres_reg[23][3]/D    1
clock(R)->clock(R)	9.873    9.332/*         0.127/*         minimips_core_instance/U7_banc_registres_reg[24][3]/D    1
clock(R)->clock(R)	9.873    9.333/*         0.127/*         minimips_core_instance/U7_banc_registres_reg[11][3]/D    1
clock(R)->clock(R)	9.873    9.333/*         0.127/*         minimips_core_instance/U7_banc_registres_reg[12][3]/D    1
clock(R)->clock(R)	9.873    9.333/*         0.127/*         minimips_core_instance/U7_banc_registres_reg[14][3]/D    1
clock(R)->clock(R)	9.873    9.333/*         0.127/*         minimips_core_instance/U7_banc_registres_reg[13][3]/D    1
clock(R)->clock(R)	9.874    9.333/*         0.126/*         minimips_core_instance/U7_banc_registres_reg[25][3]/D    1
clock(R)->clock(R)	9.874    9.333/*         0.126/*         minimips_core_instance/U7_banc_registres_reg[26][3]/D    1
clock(R)->clock(R)	9.873    9.334/*         0.127/*         minimips_core_instance/U7_banc_registres_reg[10][3]/D    1
clock(R)->clock(R)	9.873    9.334/*         0.127/*         minimips_core_instance/U7_banc_registres_reg[9][3]/D    1
clock(R)->clock(R)	9.874    9.334/*         0.126/*         minimips_core_instance/U7_banc_registres_reg[27][3]/D    1
clock(R)->clock(R)	9.874    9.334/*         0.126/*         minimips_core_instance/U7_banc_registres_reg[28][3]/D    1
clock(R)->clock(R)	9.874    9.336/*         0.126/*         minimips_core_instance/U7_banc_registres_reg[16][3]/D    1
clock(R)->clock(R)	9.874    9.336/*         0.126/*         minimips_core_instance/U7_banc_registres_reg[15][3]/D    1
clock(R)->clock(R)	9.873    9.336/*         0.127/*         minimips_core_instance/U7_banc_registres_reg[5][3]/D    1
clock(R)->clock(R)	9.873    9.336/*         0.127/*         minimips_core_instance/U7_banc_registres_reg[6][3]/D    1
clock(R)->clock(R)	9.873    9.337/*         0.127/*         minimips_core_instance/U7_banc_registres_reg[21][3]/D    1
clock(R)->clock(R)	9.873    9.337/*         0.127/*         minimips_core_instance/U7_banc_registres_reg[22][3]/D    1
clock(R)->clock(R)	9.873    9.337/*         0.127/*         minimips_core_instance/U7_banc_registres_reg[31][3]/D    1
clock(R)->clock(R)	9.873    9.338/*         0.127/*         minimips_core_instance/U7_banc_registres_reg[8][3]/D    1
clock(R)->clock(R)	9.873    9.339/*         0.127/*         minimips_core_instance/U7_banc_registres_reg[3][3]/D    1
clock(R)->clock(R)	9.873    9.340/*         0.127/*         minimips_core_instance/U7_banc_registres_reg[7][3]/D    1
clock(R)->clock(R)	9.873    9.341/*         0.127/*         minimips_core_instance/U7_banc_registres_reg[4][3]/D    1
clock(R)->clock(R)	9.874    9.341/*         0.126/*         minimips_core_instance/U7_banc_registres_reg[24][4]/D    1
clock(R)->clock(R)	9.874    9.341/*         0.126/*         minimips_core_instance/U7_banc_registres_reg[23][4]/D    1
clock(R)->clock(R)	9.874    9.342/*         0.126/*         minimips_core_instance/U7_banc_registres_reg[27][4]/D    1
clock(R)->clock(R)	9.874    9.342/*         0.126/*         minimips_core_instance/U7_banc_registres_reg[28][4]/D    1
clock(R)->clock(R)	9.873    9.342/*         0.127/*         minimips_core_instance/U7_banc_registres_reg[2][3]/D    1
clock(R)->clock(R)	9.875    9.342/*         0.125/*         minimips_core_instance/U7_banc_registres_reg[25][4]/D    1
clock(R)->clock(R)	9.873    9.342/*         0.127/*         minimips_core_instance/U7_banc_registres_reg[1][3]/D    1
clock(R)->clock(R)	9.875    9.343/*         0.125/*         minimips_core_instance/U7_banc_registres_reg[26][4]/D    1
clock(R)->clock(R)	9.875    9.343/*         0.125/*         minimips_core_instance/U7_banc_registres_reg[29][4]/D    1
clock(R)->clock(R)	9.874    9.344/*         0.126/*         minimips_core_instance/U7_banc_registres_reg[14][4]/D    1
clock(R)->clock(R)	9.874    9.344/*         0.126/*         minimips_core_instance/U7_banc_registres_reg[13][4]/D    1
clock(R)->clock(R)	9.875    9.344/*         0.125/*         minimips_core_instance/U7_banc_registres_reg[30][4]/D    1
clock(R)->clock(R)	9.875    9.345/*         0.125/*         minimips_core_instance/U7_banc_registres_reg[15][4]/D    1
clock(R)->clock(R)	9.875    9.345/*         0.125/*         minimips_core_instance/U7_banc_registres_reg[16][4]/D    1
clock(R)->clock(R)	9.875    9.346/*         0.125/*         minimips_core_instance/U7_banc_registres_reg[11][4]/D    1
clock(R)->clock(R)	9.875    9.346/*         0.125/*         minimips_core_instance/U7_banc_registres_reg[12][4]/D    1
clock(R)->clock(R)	9.874    9.347/*         0.126/*         minimips_core_instance/U7_banc_registres_reg[5][4]/D    1
clock(R)->clock(R)	9.874    9.347/*         0.126/*         minimips_core_instance/U7_banc_registres_reg[31][4]/D    1
clock(R)->clock(R)	9.874    9.347/*         0.126/*         minimips_core_instance/U7_banc_registres_reg[6][4]/D    1
clock(R)->clock(R)	9.874    9.347/*         0.126/*         minimips_core_instance/U7_banc_registres_reg[18][3]/D    1
clock(R)->clock(R)	9.874    9.347/*         0.126/*         minimips_core_instance/U7_banc_registres_reg[17][3]/D    1
clock(R)->clock(R)	9.874    9.347/*         0.126/*         minimips_core_instance/U7_banc_registres_reg[3][4]/D    1
clock(R)->clock(R)	9.875    9.347/*         0.125/*         minimips_core_instance/U7_banc_registres_reg[9][4]/D    1
clock(R)->clock(R)	9.875    9.347/*         0.125/*         minimips_core_instance/U7_banc_registres_reg[10][4]/D    1
clock(R)->clock(R)	9.873    9.348/*         0.127/*         minimips_core_instance/U7_banc_registres_reg[20][3]/D    1
clock(R)->clock(R)	9.873    9.348/*         0.127/*         minimips_core_instance/U7_banc_registres_reg[19][3]/D    1
clock(R)->clock(R)	9.874    9.349/*         0.126/*         minimips_core_instance/U7_banc_registres_reg[7][4]/D    1
clock(R)->clock(R)	9.874    9.349/*         0.126/*         minimips_core_instance/U7_banc_registres_reg[4][4]/D    1
clock(R)->clock(R)	9.874    9.349/*         0.126/*         minimips_core_instance/U7_banc_registres_reg[8][4]/D    1
clock(R)->clock(R)	9.874    9.351/*         0.126/*         minimips_core_instance/U7_banc_registres_reg[1][4]/D    1
clock(R)->clock(R)	9.874    9.351/*         0.126/*         minimips_core_instance/U7_banc_registres_reg[2][4]/D    1
clock(R)->clock(R)	9.874    9.356/*         0.126/*         minimips_core_instance/U7_banc_registres_reg[18][4]/D    1
clock(R)->clock(R)	9.874    9.356/*         0.126/*         minimips_core_instance/U7_banc_registres_reg[17][4]/D    1
clock(R)->clock(R)	9.874    9.357/*         0.126/*         minimips_core_instance/U7_banc_registres_reg[20][4]/D    1
clock(R)->clock(R)	9.874    9.358/*         0.126/*         minimips_core_instance/U7_banc_registres_reg[19][4]/D    1
clock(R)->clock(R)	9.875    9.361/*         0.125/*         minimips_core_instance/U7_banc_registres_reg[21][4]/D    1
clock(R)->clock(R)	9.875    9.362/*         0.125/*         minimips_core_instance/U7_banc_registres_reg[22][4]/D    1
clock(R)->clock(R)	9.876    9.928/*         0.124/*         minimips_core_instance/U7_banc_registres_reg[1][18]/D    1
clock(R)->clock(R)	9.877    9.973/*         0.123/*         minimips_core_instance/U8_syscop_scp_reg_reg[15][18]/D    1
clock(R)->clock(R)	9.877    9.973/*         0.123/*         minimips_core_instance/U8_syscop_scp_reg_reg[12][18]/D    1
clock(R)->clock(R)	9.878    9.984/*         0.122/*         minimips_core_instance/U7_banc_registres_reg[1][17]/D    1
clock(R)->clock(R)	9.878    9.990/*         0.122/*         minimips_core_instance/U8_syscop_scp_reg_reg[12][21]/D    1
clock(R)->clock(R)	9.878    9.990/*         0.122/*         minimips_core_instance/U8_syscop_scp_reg_reg[15][21]/D    1
clock(R)->clock(R)	9.878    9.991/*         0.122/*         minimips_core_instance/U7_banc_registres_reg[1][23]/D    1
clock(R)->clock(R)	9.878    9.994/*         0.122/*         minimips_core_instance/U8_syscop_scp_reg_reg[15][17]/D    1
clock(R)->clock(R)	9.878    9.994/*         0.122/*         minimips_core_instance/U8_syscop_scp_reg_reg[12][17]/D    1
clock(R)->clock(R)	9.878    9.995/*         0.122/*         minimips_core_instance/U8_syscop_scp_reg_reg[15][23]/D    1
clock(R)->clock(R)	9.878    9.995/*         0.122/*         minimips_core_instance/U8_syscop_scp_reg_reg[12][23]/D    1
clock(R)->clock(R)	9.464    */9.996         */0.536         minimips_core_instance/U8_syscop_save_msk_reg/SD    1
clock(R)->clock(R)	9.877    10.004/*        0.123/*         minimips_core_instance/U8_syscop_scp_reg_reg[12][11]/D    1
clock(R)->clock(R)	9.877    10.004/*        0.123/*         minimips_core_instance/U8_syscop_scp_reg_reg[15][11]/D    1
clock(R)->clock(R)	9.878    10.005/*        0.122/*         minimips_core_instance/U8_syscop_scp_reg_reg[15][19]/D    1
clock(R)->clock(R)	9.878    10.005/*        0.122/*         minimips_core_instance/U8_syscop_scp_reg_reg[12][19]/D    1
clock(R)->clock(R)	9.874    10.009/*        0.126/*         minimips_core_instance/U7_banc_registres_reg[1][11]/D    1
clock(R)->clock(R)	9.878    10.012/*        0.122/*         minimips_core_instance/U8_syscop_scp_reg_reg[15][24]/D    1
clock(R)->clock(R)	9.878    10.012/*        0.122/*         minimips_core_instance/U8_syscop_scp_reg_reg[12][24]/D    1
clock(R)->clock(R)	9.877    10.015/*        0.123/*         minimips_core_instance/U7_banc_registres_reg[1][22]/D    1
clock(R)->clock(R)	9.877    10.015/*        0.123/*         minimips_core_instance/U8_syscop_scp_reg_reg[12][31]/D    1
clock(R)->clock(R)	9.877    10.015/*        0.123/*         minimips_core_instance/U8_syscop_scp_reg_reg[15][31]/D    1
clock(R)->clock(R)	9.878    10.025/*        0.122/*         minimips_core_instance/U8_syscop_scp_reg_reg[15][22]/D    1
clock(R)->clock(R)	9.878    10.025/*        0.122/*         minimips_core_instance/U8_syscop_scp_reg_reg[12][22]/D    1
clock(R)->clock(R)	9.878    10.033/*        0.122/*         minimips_core_instance/U8_syscop_scp_reg_reg[15][29]/D    1
clock(R)->clock(R)	9.878    10.033/*        0.122/*         minimips_core_instance/U8_syscop_scp_reg_reg[12][29]/D    1
clock(R)->clock(R)	9.874    10.042/*        0.126/*         minimips_core_instance/U7_banc_registres_reg[1][16]/D    1
clock(R)->clock(R)	9.877    10.043/*        0.123/*         minimips_core_instance/U8_syscop_scp_reg_reg[12][30]/D    1
clock(R)->clock(R)	9.877    10.043/*        0.123/*         minimips_core_instance/U8_syscop_scp_reg_reg[15][30]/D    1
clock(R)->clock(R)	9.878    10.054/*        0.122/*         minimips_core_instance/U8_syscop_scp_reg_reg[15][16]/D    1
clock(R)->clock(R)	9.878    10.054/*        0.122/*         minimips_core_instance/U8_syscop_scp_reg_reg[12][16]/D    1
clock(R)->clock(R)	9.878    10.055/*        0.122/*         minimips_core_instance/U8_syscop_scp_reg_reg[15][25]/D    1
clock(R)->clock(R)	9.878    10.055/*        0.122/*         minimips_core_instance/U8_syscop_scp_reg_reg[12][25]/D    1
clock(R)->clock(R)	9.874    10.061/*        0.126/*         minimips_core_instance/U7_banc_registres_reg[1][5]/D    1
clock(R)->clock(R)	9.876    10.068/*        0.124/*         minimips_core_instance/U7_banc_registres_reg[1][6]/D    1
clock(R)->clock(R)	9.878    10.069/*        0.122/*         minimips_core_instance/U8_syscop_scp_reg_reg[12][5]/D    1
clock(R)->clock(R)	9.878    10.069/*        0.122/*         minimips_core_instance/U8_syscop_scp_reg_reg[15][5]/D    1
clock(R)->clock(R)	9.877    10.070/*        0.123/*         minimips_core_instance/U8_syscop_scp_reg_reg[15][26]/D    1
clock(R)->clock(R)	9.877    10.070/*        0.123/*         minimips_core_instance/U8_syscop_scp_reg_reg[12][26]/D    1
clock(R)->clock(R)	9.874    10.074/*        0.126/*         minimips_core_instance/U7_banc_registres_reg[1][13]/D    1
clock(R)->clock(R)	9.878    10.080/*        0.122/*         minimips_core_instance/U8_syscop_scp_reg_reg[12][20]/D    1
clock(R)->clock(R)	9.878    10.080/*        0.122/*         minimips_core_instance/U8_syscop_scp_reg_reg[15][20]/D    1
clock(R)->clock(R)	9.878    10.084/*        0.122/*         minimips_core_instance/U8_syscop_scp_reg_reg[12][13]/D    1
clock(R)->clock(R)	9.878    10.084/*        0.122/*         minimips_core_instance/U8_syscop_scp_reg_reg[15][13]/D    1
clock(R)->clock(R)	9.877    10.087/*        0.123/*         minimips_core_instance/U8_syscop_scp_reg_reg[12][28]/D    1
clock(R)->clock(R)	9.877    10.087/*        0.123/*         minimips_core_instance/U8_syscop_scp_reg_reg[15][28]/D    1
clock(R)->clock(R)	9.877    10.089/*        0.123/*         minimips_core_instance/U8_syscop_scp_reg_reg[12][27]/D    1
clock(R)->clock(R)	9.877    10.089/*        0.123/*         minimips_core_instance/U8_syscop_scp_reg_reg[15][27]/D    1
clock(R)->clock(R)	9.878    10.112/*        0.122/*         minimips_core_instance/U8_syscop_scp_reg_reg[12][6]/D    1
clock(R)->clock(R)	9.878    10.112/*        0.122/*         minimips_core_instance/U8_syscop_scp_reg_reg[15][6]/D    1
clock(R)->clock(R)	9.877    10.116/*        0.123/*         minimips_core_instance/U8_syscop_scp_reg_reg[12][1]/D    1
clock(R)->clock(R)	9.877    10.116/*        0.123/*         minimips_core_instance/U8_syscop_scp_reg_reg[15][1]/D    1
clock(R)->clock(R)	9.878    10.125/*        0.122/*         minimips_core_instance/U8_syscop_scp_reg_reg[12][10]/D    1
clock(R)->clock(R)	9.878    10.125/*        0.122/*         minimips_core_instance/U8_syscop_scp_reg_reg[15][10]/D    1
clock(R)->clock(R)	9.877    10.142/*        0.123/*         minimips_core_instance/U8_syscop_scp_reg_reg[12][14]/D    1
clock(R)->clock(R)	9.877    10.142/*        0.123/*         minimips_core_instance/U8_syscop_scp_reg_reg[15][14]/D    1
clock(R)->clock(R)	9.878    10.150/*        0.122/*         minimips_core_instance/U8_syscop_scp_reg_reg[12][8]/D    1
clock(R)->clock(R)	9.878    10.150/*        0.122/*         minimips_core_instance/U8_syscop_scp_reg_reg[15][8]/D    1
clock(R)->clock(R)	9.877    10.151/*        0.123/*         minimips_core_instance/U8_syscop_scp_reg_reg[12][2]/D    1
clock(R)->clock(R)	9.877    10.151/*        0.123/*         minimips_core_instance/U8_syscop_scp_reg_reg[15][2]/D    1
clock(R)->clock(R)	9.877    10.151/*        0.123/*         minimips_core_instance/U8_syscop_scp_reg_reg[12][15]/D    1
clock(R)->clock(R)	9.877    10.151/*        0.123/*         minimips_core_instance/U8_syscop_scp_reg_reg[15][15]/D    1
clock(R)->clock(R)	9.878    10.152/*        0.122/*         minimips_core_instance/U8_syscop_scp_reg_reg[12][7]/D    1
clock(R)->clock(R)	9.878    10.152/*        0.122/*         minimips_core_instance/U8_syscop_scp_reg_reg[15][7]/D    1
clock(R)->clock(R)	9.878    10.167/*        0.122/*         minimips_core_instance/U8_syscop_scp_reg_reg[12][9]/D    1
clock(R)->clock(R)	9.878    10.167/*        0.122/*         minimips_core_instance/U8_syscop_scp_reg_reg[15][9]/D    1
clock(R)->clock(R)	9.878    10.185/*        0.122/*         minimips_core_instance/U8_syscop_scp_reg_reg[12][3]/D    1
clock(R)->clock(R)	9.878    10.185/*        0.122/*         minimips_core_instance/U8_syscop_scp_reg_reg[15][3]/D    1
clock(R)->clock(R)	9.878    10.189/*        0.122/*         minimips_core_instance/U8_syscop_scp_reg_reg[15][12]/D    1
clock(R)->clock(R)	9.878    10.189/*        0.122/*         minimips_core_instance/U8_syscop_scp_reg_reg[12][12]/D    1
clock(R)->clock(R)	9.878    10.190/*        0.122/*         minimips_core_instance/U8_syscop_scp_reg_reg[15][0]/D    1
clock(R)->clock(R)	9.878    10.220/*        0.122/*         minimips_core_instance/U8_syscop_scp_reg_reg[12][4]/D    1
clock(R)->clock(R)	9.878    10.220/*        0.122/*         minimips_core_instance/U8_syscop_scp_reg_reg[15][4]/D    1
clock(R)->clock(R)	9.864    */10.249        */0.136         minimips_core_instance/U4_ex_EX_adr_reg[2]/D    1
clock(R)->clock(R)	9.879    10.253/*        0.121/*         minimips_core_instance/U4_ex_EX_adr_reg[23]/D    1
clock(R)->clock(R)	9.879    10.261/*        0.121/*         minimips_core_instance/U4_ex_EX_adr_reg[21]/D    1
clock(R)->clock(R)	9.879    10.269/*        0.121/*         minimips_core_instance/U4_ex_EX_adr_reg[20]/D    1
clock(R)->clock(R)	9.879    10.270/*        0.121/*         minimips_core_instance/U4_ex_EX_adr_reg[19]/D    1
clock(R)->clock(R)	9.879    10.277/*        0.121/*         minimips_core_instance/U4_ex_EX_adr_reg[22]/D    1
clock(R)->clock(R)	9.879    10.280/*        0.121/*         minimips_core_instance/U4_ex_EX_adr_reg[16]/D    1
clock(R)->clock(R)	9.879    10.284/*        0.121/*         minimips_core_instance/U4_ex_EX_adr_reg[9]/D    1
clock(R)->clock(R)	9.866    */10.287        */0.134         minimips_core_instance/U4_ex_EX_adr_reg[7]/D    1
clock(R)->clock(R)	9.879    10.288/*        0.121/*         minimips_core_instance/U4_ex_EX_adr_reg[15]/D    1
clock(R)->clock(R)	9.879    10.292/*        0.121/*         minimips_core_instance/U4_ex_EX_adr_reg[14]/D    1
clock(R)->clock(R)	9.879    10.293/*        0.121/*         minimips_core_instance/U4_ex_EX_adr_reg[10]/D    1
clock(R)->clock(R)	9.879    10.295/*        0.121/*         minimips_core_instance/U4_ex_EX_adr_reg[12]/D    1
clock(R)->clock(R)	9.866    */10.295        */0.134         minimips_core_instance/U4_ex_EX_adr_reg[24]/D    1
clock(R)->clock(R)	9.877    10.299/*        0.123/*         minimips_core_instance/U4_ex_EX_adr_reg[1]/D    1
clock(R)->clock(R)	9.874    10.299/*        0.126/*         minimips_core_instance/U5_mem_MEM_adr_reg[30]/D    1
clock(R)->clock(R)	9.866    */10.300        */0.134         minimips_core_instance/U4_ex_EX_adr_reg[6]/D    1
clock(R)->clock(R)	9.865    */10.300        */0.135         minimips_core_instance/U4_ex_EX_adr_reg[13]/D    1
clock(R)->clock(R)	9.878    10.304/*        0.122/*         minimips_core_instance/U4_ex_EX_adr_reg[11]/D    1
clock(R)->clock(R)	9.874    10.310/*        0.126/*         minimips_core_instance/U5_mem_MEM_adr_reg[29]/D    1
clock(R)->clock(R)	9.873    10.310/*        0.127/*         minimips_core_instance/U5_mem_MEM_adr_reg[21]/D    1
clock(R)->clock(R)	9.875    10.310/*        0.125/*         minimips_core_instance/U5_mem_MEM_adr_reg[31]/D    1
clock(R)->clock(R)	9.866    */10.313        */0.134         minimips_core_instance/U4_ex_EX_adr_reg[18]/D    1
clock(R)->clock(R)	9.873    10.313/*        0.127/*         minimips_core_instance/U5_mem_MEM_adr_reg[20]/D    1
clock(R)->clock(R)	9.867    */10.314        */0.133         minimips_core_instance/U4_ex_EX_adr_reg[25]/D    1
clock(R)->clock(R)	9.865    */10.315        */0.135         minimips_core_instance/U4_ex_EX_adr_reg[30]/D    1
clock(R)->clock(R)	9.864    */10.315        */0.136         minimips_core_instance/U4_ex_EX_adr_reg[3]/D    1
clock(R)->clock(R)	9.864    */10.317        */0.136         minimips_core_instance/U4_ex_EX_adr_reg[31]/D    1
clock(R)->clock(R)	9.863    */10.317        */0.137         minimips_core_instance/U4_ex_EX_adr_reg[5]/D    1
clock(R)->clock(R)	9.863    */10.321        */0.137         minimips_core_instance/U2_ei_EI_adr_reg[21]/D    1
clock(R)->clock(R)	9.865    */10.322        */0.135         minimips_core_instance/U4_ex_EX_adr_reg[29]/D    1
clock(R)->clock(R)	9.866    */10.323        */0.134         minimips_core_instance/U4_ex_EX_adr_reg[28]/D    1
clock(R)->clock(R)	9.865    */10.323        */0.135         minimips_core_instance/U2_ei_EI_adr_reg[2]/D    1
clock(R)->clock(R)	9.865    */10.323        */0.135         minimips_core_instance/U4_ex_EX_adr_reg[8]/D    1
clock(R)->clock(R)	9.866    */10.325        */0.134         minimips_core_instance/U4_ex_EX_adr_reg[17]/D    1
clock(R)->clock(R)	9.866    */10.325        */0.134         minimips_core_instance/U4_ex_EX_adr_reg[4]/D    1
clock(R)->clock(R)	9.867    */10.325        */0.133         minimips_core_instance/U4_ex_EX_adr_reg[26]/D    1
clock(R)->clock(R)	9.862    */10.326        */0.138         minimips_core_instance/U2_ei_EI_adr_reg[24]/D    1
clock(R)->clock(R)	9.863    */10.327        */0.137         minimips_core_instance/U2_ei_EI_adr_reg[18]/D    1
clock(R)->clock(R)	9.873    10.328/*        0.127/*         minimips_core_instance/U5_mem_MEM_adr_reg[6]/D    1
clock(R)->clock(R)	9.875    10.329/*        0.125/*         minimips_core_instance/U5_mem_MEM_adr_reg[27]/D    1
clock(R)->clock(R)	9.873    10.329/*        0.127/*         minimips_core_instance/U5_mem_MEM_adr_reg[4]/D    1
clock(R)->clock(R)	9.864    */10.329        */0.136         minimips_core_instance/U2_ei_EI_adr_reg[13]/D    1
clock(R)->clock(R)	9.873    10.332/*        0.127/*         minimips_core_instance/U5_mem_MEM_adr_reg[3]/D    1
clock(R)->clock(R)	9.874    10.333/*        0.126/*         minimips_core_instance/U5_mem_MEM_adr_reg[11]/D    1
clock(R)->clock(R)	9.874    10.334/*        0.126/*         minimips_core_instance/U5_mem_MEM_adr_reg[15]/D    1
clock(R)->clock(R)	9.867    */10.336        */0.133         minimips_core_instance/U4_ex_EX_adr_reg[27]/D    1
clock(R)->clock(R)	9.873    10.336/*        0.127/*         minimips_core_instance/U5_mem_MEM_adr_reg[13]/D    1
clock(R)->clock(R)	9.875    10.336/*        0.125/*         minimips_core_instance/U5_mem_MEM_adr_reg[19]/D    1
clock(R)->clock(R)	9.873    10.337/*        0.127/*         minimips_core_instance/U5_mem_MEM_adr_reg[8]/D    1
clock(R)->clock(R)	9.864    */10.337        */0.136         minimips_core_instance/U2_ei_EI_adr_reg[23]/D    1
clock(R)->clock(R)	9.865    */10.338        */0.135         minimips_core_instance/U2_ei_EI_adr_reg[29]/D    1
clock(R)->clock(R)	9.874    10.339/*        0.126/*         minimips_core_instance/U5_mem_MEM_adr_reg[18]/D    1
clock(R)->clock(R)	9.875    10.340/*        0.125/*         minimips_core_instance/U5_mem_MEM_adr_reg[26]/D    1
clock(R)->clock(R)	9.864    */10.341        */0.136         minimips_core_instance/U2_ei_EI_adr_reg[31]/D    1
clock(R)->clock(R)	9.864    */10.341        */0.136         minimips_core_instance/U4_ex_EX_adr_reg[0]/D    1
clock(R)->clock(R)	9.873    10.341/*        0.127/*         minimips_core_instance/U5_mem_MEM_adr_reg[16]/D    1
clock(R)->clock(R)	9.864    */10.342        */0.136         minimips_core_instance/U2_ei_EI_adr_reg[20]/D    1
clock(R)->clock(R)	9.875    10.342/*        0.125/*         minimips_core_instance/U5_mem_MEM_adr_reg[22]/D    1
clock(R)->clock(R)	9.874    10.342/*        0.126/*         minimips_core_instance/U5_mem_MEM_adr_reg[12]/D    1
clock(R)->clock(R)	9.874    10.343/*        0.126/*         minimips_core_instance/U5_mem_MEM_adr_reg[10]/D    1
clock(R)->clock(R)	9.874    10.343/*        0.126/*         minimips_core_instance/U5_mem_MEM_adr_reg[0]/D    1
clock(R)->clock(R)	9.864    */10.343        */0.136         minimips_core_instance/U2_ei_EI_adr_reg[28]/D    1
clock(R)->clock(R)	9.874    10.344/*        0.126/*         minimips_core_instance/U5_mem_MEM_adr_reg[1]/D    1
clock(R)->clock(R)	9.865    */10.344        */0.135         minimips_core_instance/U2_ei_EI_adr_reg[14]/D    1
clock(R)->clock(R)	9.874    10.344/*        0.126/*         minimips_core_instance/U5_mem_MEM_adr_reg[9]/D    1
clock(R)->clock(R)	9.865    */10.344        */0.135         minimips_core_instance/U2_ei_EI_adr_reg[30]/D    1
clock(R)->clock(R)	9.874    10.345/*        0.126/*         minimips_core_instance/U5_mem_MEM_adr_reg[17]/D    1
clock(R)->clock(R)	9.874    10.346/*        0.126/*         minimips_core_instance/U5_mem_MEM_adr_reg[7]/D    1
clock(R)->clock(R)	9.866    */10.346        */0.134         minimips_core_instance/U2_ei_EI_adr_reg[25]/D    1
clock(R)->clock(R)	9.874    10.346/*        0.126/*         minimips_core_instance/U5_mem_MEM_adr_reg[5]/D    1
clock(R)->clock(R)	9.875    10.348/*        0.125/*         minimips_core_instance/U5_mem_MEM_adr_reg[23]/D    1
clock(R)->clock(R)	9.865    */10.348        */0.135         minimips_core_instance/U2_ei_EI_adr_reg[22]/D    1
clock(R)->clock(R)	9.876    10.348/*        0.124/*         minimips_core_instance/U5_mem_MEM_adr_reg[28]/D    1
clock(R)->clock(R)	9.865    */10.349        */0.135         minimips_core_instance/U2_ei_EI_adr_reg[19]/D    1
clock(R)->clock(R)	9.875    10.349/*        0.125/*         minimips_core_instance/U5_mem_MEM_adr_reg[25]/D    1
clock(R)->clock(R)	9.874    10.349/*        0.126/*         minimips_core_instance/U5_mem_MEM_adr_reg[2]/D    1
clock(R)->clock(R)	9.865    */10.351        */0.135         minimips_core_instance/U2_ei_EI_adr_reg[10]/D    1
clock(R)->clock(R)	9.866    */10.352        */0.134         minimips_core_instance/U2_ei_EI_adr_reg[27]/D    1
clock(R)->clock(R)	9.874    10.352/*        0.126/*         minimips_core_instance/U5_mem_MEM_adr_reg[14]/D    1
clock(R)->clock(R)	9.876    10.354/*        0.124/*         minimips_core_instance/U5_mem_MEM_adr_reg[24]/D    1
clock(R)->clock(R)	9.864    */10.354        */0.136         minimips_core_instance/U2_ei_EI_adr_reg[9]/D    1
clock(R)->clock(R)	9.865    */10.355        */0.135         minimips_core_instance/U2_ei_EI_adr_reg[26]/D    1
clock(R)->clock(R)	9.865    */10.355        */0.135         minimips_core_instance/U2_ei_EI_adr_reg[15]/D    1
clock(R)->clock(R)	9.865    */10.356        */0.135         minimips_core_instance/U2_ei_EI_adr_reg[17]/D    1
clock(R)->clock(R)	9.865    */10.358        */0.135         minimips_core_instance/U2_ei_EI_adr_reg[6]/D    1
clock(R)->clock(R)	9.865    */10.358        */0.135         minimips_core_instance/U2_ei_EI_adr_reg[8]/D    1
clock(R)->clock(R)	9.865    */10.358        */0.135         minimips_core_instance/U2_ei_EI_adr_reg[16]/D    1
clock(R)->clock(R)	9.865    */10.358        */0.135         minimips_core_instance/U2_ei_EI_adr_reg[4]/D    1
clock(R)->clock(R)	9.865    */10.359        */0.135         minimips_core_instance/U2_ei_EI_adr_reg[7]/D    1
clock(R)->clock(R)	9.865    */10.360        */0.135         minimips_core_instance/U2_ei_EI_adr_reg[12]/D    1
clock(R)->clock(R)	9.865    */10.360        */0.135         minimips_core_instance/U2_ei_EI_adr_reg[5]/D    1
clock(R)->clock(R)	9.865    */10.361        */0.135         minimips_core_instance/U2_ei_EI_adr_reg[11]/D    1
clock(R)->clock(R)	9.864    */10.362        */0.136         minimips_core_instance/U3_di_DI_adr_reg[18]/D    1
clock(R)->clock(R)	9.865    */10.363        */0.135         minimips_core_instance/U2_ei_EI_adr_reg[3]/D    1
clock(R)->clock(R)	9.865    */10.363        */0.135         minimips_core_instance/U2_ei_EI_adr_reg[1]/D    1
clock(R)->clock(R)	9.722    */10.364        */0.278         minimips_core_instance/U8_syscop_save_msk_reg/D    1
clock(R)->clock(R)	9.865    */10.376        */0.135         minimips_core_instance/U2_ei_EI_adr_reg[0]/D    1
clock(R)->clock(R)	9.865    */10.393        */0.135         minimips_core_instance/U3_di_DI_adr_reg[30]/D    1
clock(R)->clock(R)	9.866    */10.397        */0.134         minimips_core_instance/U3_di_DI_adr_reg[29]/D    1
clock(R)->clock(R)	9.866    */10.401        */0.134         minimips_core_instance/U3_di_DI_adr_reg[28]/D    1
clock(R)->clock(R)	9.864    */10.402        */0.136         minimips_core_instance/U3_di_DI_adr_reg[2]/D    1
clock(R)->clock(R)	9.865    */10.403        */0.135         minimips_core_instance/U3_di_DI_adr_reg[31]/D    1
clock(R)->clock(R)	9.865    */10.407        */0.135         minimips_core_instance/U3_di_DI_adr_reg[16]/D    1
clock(R)->clock(R)	9.865    */10.408        */0.135         minimips_core_instance/U3_di_DI_adr_reg[22]/D    1
clock(R)->clock(R)	9.865    */10.408        */0.135         minimips_core_instance/U3_di_DI_adr_reg[1]/D    1
clock(R)->clock(R)	9.864    */10.408        */0.136         minimips_core_instance/U3_di_DI_adr_reg[14]/D    1
clock(R)->clock(R)	9.865    */10.410        */0.135         minimips_core_instance/U3_di_DI_adr_reg[8]/D    1
clock(R)->clock(R)	9.864    */10.410        */0.136         minimips_core_instance/U3_di_DI_adr_reg[13]/D    1
clock(R)->clock(R)	9.865    */10.410        */0.135         minimips_core_instance/U3_di_DI_adr_reg[20]/D    1
clock(R)->clock(R)	9.865    */10.411        */0.135         minimips_core_instance/U3_di_DI_adr_reg[5]/D    1
clock(R)->clock(R)	9.865    */10.411        */0.135         minimips_core_instance/U3_di_DI_adr_reg[7]/D    1
clock(R)->clock(R)	9.866    */10.411        */0.134         minimips_core_instance/U3_di_DI_adr_reg[27]/D    1
clock(R)->clock(R)	9.865    */10.412        */0.135         minimips_core_instance/U3_di_DI_adr_reg[12]/D    1
clock(R)->clock(R)	9.866    */10.412        */0.134         minimips_core_instance/U3_di_DI_adr_reg[24]/D    1
clock(R)->clock(R)	9.865    */10.413        */0.135         minimips_core_instance/U3_di_DI_adr_reg[17]/D    1
clock(R)->clock(R)	9.865    */10.413        */0.135         minimips_core_instance/U3_di_DI_adr_reg[9]/D    1
clock(R)->clock(R)	9.865    */10.414        */0.135         minimips_core_instance/U3_di_DI_adr_reg[26]/D    1
clock(R)->clock(R)	9.865    */10.414        */0.135         minimips_core_instance/U3_di_DI_adr_reg[3]/D    1
clock(R)->clock(R)	9.865    */10.414        */0.135         minimips_core_instance/U3_di_DI_adr_reg[15]/D    1
clock(R)->clock(R)	9.865    */10.415        */0.135         minimips_core_instance/U3_di_DI_adr_reg[10]/D    1
clock(R)->clock(R)	9.865    */10.416        */0.135         minimips_core_instance/U3_di_DI_adr_reg[4]/D    1
clock(R)->clock(R)	9.866    */10.417        */0.134         minimips_core_instance/U3_di_DI_adr_reg[6]/D    1
clock(R)->clock(R)	9.865    */10.418        */0.135         minimips_core_instance/U3_di_DI_adr_reg[0]/D    1
clock(R)->clock(R)	9.866    */10.418        */0.134         minimips_core_instance/U3_di_DI_adr_reg[25]/D    1
clock(R)->clock(R)	9.865    */10.419        */0.135         minimips_core_instance/U3_di_DI_adr_reg[19]/D    1
clock(R)->clock(R)	9.865    */10.419        */0.135         minimips_core_instance/U3_di_DI_adr_reg[23]/D    1
clock(R)->clock(R)	9.865    */10.420        */0.135         minimips_core_instance/U3_di_DI_adr_reg[11]/D    1
clock(R)->clock(R)	9.865    */10.424        */0.135         minimips_core_instance/U3_di_DI_adr_reg[21]/D    1
