// Seed: 3960260275
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  output id_5;
  input id_4;
  input id_3;
  input id_2;
  input id_1;
  logic id_5, id_6, id_7;
  type_0 id_8 (
      .id_0(1),
      .id_1(1'b0),
      .id_2(1'b0),
      .id_3(1'd0),
      .id_4(id_2),
      .id_5(1'h0),
      .id_6(id_4 ? 1 : 1)
  );
  type_10(
      id_3
  );
endmodule
`timescale 1 ps / 1ps
