{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1525366085146 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1525366085148 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu May  3 11:48:04 2018 " "Processing started: Thu May  3 11:48:04 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1525366085148 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1525366085148 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off PC -c PC " "Command: quartus_map --read_settings_files=on --write_settings_files=off PC -c PC" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1525366085149 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1525366085657 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/media/george/7E5B-628F/CSE2440/MAR/MemAddrReg.v 1 1 " "Found 1 design units, including 1 entities, in source file /media/george/7E5B-628F/CSE2440/MAR/MemAddrReg.v" { { "Info" "ISGN_ENTITY_NAME" "1 MemAddrReg " "Found entity 1: MemAddrReg" {  } { { "../MAR/MemAddrReg.v" "" { Text "/media/george/7E5B-628F/CSE2440/MAR/MemAddrReg.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1525366085905 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1525366085905 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/media/george/7E5B-628F/CSE2440/ProgramCounter/ProgramCounter.bdf 1 1 " "Found 1 design units, including 1 entities, in source file /media/george/7E5B-628F/CSE2440/ProgramCounter/ProgramCounter.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 ProgramCounter " "Found entity 1: ProgramCounter" {  } { { "../ProgramCounter/ProgramCounter.bdf" "" { Schematic "/media/george/7E5B-628F/CSE2440/ProgramCounter/ProgramCounter.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1525366085908 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1525366085908 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/media/george/7E5B-628F/CSE2440/MAR/PC.bdf 1 1 " "Found 1 design units, including 1 entities, in source file /media/george/7E5B-628F/CSE2440/MAR/PC.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 PC " "Found entity 1: PC" {  } { { "../MAR/PC.bdf" "" { Schematic "/media/george/7E5B-628F/CSE2440/MAR/PC.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1525366085916 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1525366085916 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "PC " "Elaborating entity \"PC\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1525366086125 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MemAddrReg MemAddrReg:inst " "Elaborating entity \"MemAddrReg\" for hierarchy \"MemAddrReg:inst\"" {  } { { "../MAR/PC.bdf" "inst" { Schematic "/media/george/7E5B-628F/CSE2440/MAR/PC.bdf" { { -40 312 424 120 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1525366086141 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "in1 MemAddrReg.v(8) " "Verilog HDL Always Construct warning at MemAddrReg.v(8): variable \"in1\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../MAR/MemAddrReg.v" "" { Text "/media/george/7E5B-628F/CSE2440/MAR/MemAddrReg.v" 8 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1525366086143 "|PC|MemAddrReg:inst"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "in2 MemAddrReg.v(8) " "Verilog HDL Always Construct warning at MemAddrReg.v(8): variable \"in2\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../MAR/MemAddrReg.v" "" { Text "/media/george/7E5B-628F/CSE2440/MAR/MemAddrReg.v" 8 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1525366086143 "|PC|MemAddrReg:inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ProgramCounter ProgramCounter:inst3 " "Elaborating entity \"ProgramCounter\" for hierarchy \"ProgramCounter:inst3\"" {  } { { "../MAR/PC.bdf" "inst3" { Schematic "/media/george/7E5B-628F/CSE2440/MAR/PC.bdf" { { 192 160 312 320 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1525366086145 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "74193 ProgramCounter:inst3\|74193:inst " "Elaborating entity \"74193\" for hierarchy \"ProgramCounter:inst3\|74193:inst\"" {  } { { "../ProgramCounter/ProgramCounter.bdf" "inst" { Schematic "/media/george/7E5B-628F/CSE2440/ProgramCounter/ProgramCounter.bdf" { { 232 672 792 392 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1525366086153 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ProgramCounter:inst3\|74193:inst " "Elaborated megafunction instantiation \"ProgramCounter:inst3\|74193:inst\"" {  } { { "../ProgramCounter/ProgramCounter.bdf" "" { Schematic "/media/george/7E5B-628F/CSE2440/ProgramCounter/ProgramCounter.bdf" { { 232 672 792 392 "inst" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1525366086154 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "7404 ProgramCounter:inst3\|7404:inst5 " "Elaborating entity \"7404\" for hierarchy \"ProgramCounter:inst3\|7404:inst5\"" {  } { { "../ProgramCounter/ProgramCounter.bdf" "inst5" { Schematic "/media/george/7E5B-628F/CSE2440/ProgramCounter/ProgramCounter.bdf" { { 376 600 648 408 "inst5" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1525366086162 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ProgramCounter:inst3\|7404:inst5 " "Elaborated megafunction instantiation \"ProgramCounter:inst3\|7404:inst5\"" {  } { { "../ProgramCounter/ProgramCounter.bdf" "" { Schematic "/media/george/7E5B-628F/CSE2440/ProgramCounter/ProgramCounter.bdf" { { 376 600 648 408 "inst5" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1525366086163 ""}
{ "Warning" "WMLS_MLS_CREATED_ALOAD_CCT" "" "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." { { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "ProgramCounter:inst3\|74193:inst\|23 ProgramCounter:inst3\|74193:inst\|23~_emulated ProgramCounter:inst3\|74193:inst\|23~1 " "Register \"ProgramCounter:inst3\|74193:inst\|23\" is converted into an equivalent circuit using register \"ProgramCounter:inst3\|74193:inst\|23~_emulated\" and latch \"ProgramCounter:inst3\|74193:inst\|23~1\"" {  } { { "74193.bdf" "" { Schematic "/home/george/altera/13.0sp1/quartus/libraries/others/maxplus2/74193.bdf" { { 800 736 800 880 "23" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1525366086547 "|PC|ProgramCounter:inst3|74193:inst|23"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "ProgramCounter:inst3\|74193:inst\|24 ProgramCounter:inst3\|74193:inst\|24~_emulated ProgramCounter:inst3\|74193:inst\|24~1 " "Register \"ProgramCounter:inst3\|74193:inst\|24\" is converted into an equivalent circuit using register \"ProgramCounter:inst3\|74193:inst\|24~_emulated\" and latch \"ProgramCounter:inst3\|74193:inst\|24~1\"" {  } { { "74193.bdf" "" { Schematic "/home/george/altera/13.0sp1/quartus/libraries/others/maxplus2/74193.bdf" { { 560 736 800 640 "24" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1525366086547 "|PC|ProgramCounter:inst3|74193:inst|24"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "ProgramCounter:inst3\|74193:inst\|25 ProgramCounter:inst3\|74193:inst\|25~_emulated ProgramCounter:inst3\|74193:inst\|25~1 " "Register \"ProgramCounter:inst3\|74193:inst\|25\" is converted into an equivalent circuit using register \"ProgramCounter:inst3\|74193:inst\|25~_emulated\" and latch \"ProgramCounter:inst3\|74193:inst\|25~1\"" {  } { { "74193.bdf" "" { Schematic "/home/george/altera/13.0sp1/quartus/libraries/others/maxplus2/74193.bdf" { { 320 736 800 400 "25" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1525366086547 "|PC|ProgramCounter:inst3|74193:inst|25"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "ProgramCounter:inst3\|74193:inst\|26 ProgramCounter:inst3\|74193:inst\|26~_emulated ProgramCounter:inst3\|74193:inst\|26~1 " "Register \"ProgramCounter:inst3\|74193:inst\|26\" is converted into an equivalent circuit using register \"ProgramCounter:inst3\|74193:inst\|26~_emulated\" and latch \"ProgramCounter:inst3\|74193:inst\|26~1\"" {  } { { "74193.bdf" "" { Schematic "/home/george/altera/13.0sp1/quartus/libraries/others/maxplus2/74193.bdf" { { 80 736 800 160 "26" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1525366086547 "|PC|ProgramCounter:inst3|74193:inst|26"}  } {  } 0 13004 "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." 0 0 "Quartus II" 0 -1 1525366086547 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1525366086792 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1525366086792 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "43 " "Implemented 43 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "8 " "Implemented 8 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1525366086890 ""} { "Info" "ICUT_CUT_TM_OPINS" "4 " "Implemented 4 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1525366086890 ""} { "Info" "ICUT_CUT_TM_LCELLS" "31 " "Implemented 31 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1525366086890 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1525366086890 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 8 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 8 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "602 " "Peak virtual memory: 602 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1525366086911 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu May  3 11:48:06 2018 " "Processing ended: Thu May  3 11:48:06 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1525366086911 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1525366086911 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1525366086911 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1525366086911 ""}
