<?xml version="1.0" encoding="UTF-8"?>
<spirit:component xmlns:xilinx="http://www.xilinx.com" xmlns:spirit="http://www.spiritconsortium.org/XMLSchema/SPIRIT/1685-2009" xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance">
  <spirit:vendor>suoglu.github.io</spirit:vendor>
  <spirit:library>ip</spirit:library>
  <spirit:name>AXIS_Buffer</spirit:name>
  <spirit:version>1.0</spirit:version>
  <spirit:busInterfaces>
    <spirit:busInterface>
      <spirit:name>S00_AXIS</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="axis" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="axis_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TDATA</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axis_tdata</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TSTRB</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axis_tstrb</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TLAST</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axis_tlast</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axis_tvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axis_tready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>WIZ_DATA_WIDTH</spirit:name>
          <spirit:value spirit:format="long" spirit:id="BUSIFPARAM_VALUE.S00_AXIS.WIZ_DATA_WIDTH" spirit:choiceRef="choice_list_6fc15197">32</spirit:value>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>M00_AXIS</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="axis" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="axis_rtl" spirit:version="1.0"/>
      <spirit:master/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TDATA</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m00_axis_tdata</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TSTRB</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m00_axis_tstrb</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TLAST</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m00_axis_tlast</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m00_axis_tvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m00_axis_tready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>WIZ_DATA_WIDTH</spirit:name>
          <spirit:value spirit:format="long" spirit:id="BUSIFPARAM_VALUE.M00_AXIS.WIZ_DATA_WIDTH" spirit:choiceRef="choice_list_6fc15197">32</spirit:value>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>axis_aresetn</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RST</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>axis_aresetn</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>POLARITY</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.AXIS_ARESETN.POLARITY" spirit:choiceRef="choice_list_9d8b0d81">ACTIVE_LOW</spirit:value>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>dropped_reset</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:connectionRequired>true</spirit:connectionRequired>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RST</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>dropped_reset</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:vendorExtensions>
        <xilinx:busInterfaceInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="BUSIF_ENABLEMENT.dropped_reset" xilinx:dependency="$DROP_COUNTER_EN">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:busInterfaceInfo>
      </spirit:vendorExtensions>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>axis_aclk</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>CLK</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>axis_aclk</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_BUSIF</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.AXIS_ACLK.ASSOCIATED_BUSIF">S00_AXIS:M00_AXIS</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_RESET</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.AXIS_ACLK.ASSOCIATED_RESET">axis_aresetn</spirit:value>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
  </spirit:busInterfaces>
  <spirit:model>
    <spirit:views>
      <spirit:view>
        <spirit:name>xilinx_verilogsynthesis</spirit:name>
        <spirit:displayName>Verilog Synthesis</spirit:displayName>
        <spirit:envIdentifier>verilogSource:vivado.xilinx.com:synthesis</spirit:envIdentifier>
        <spirit:language>verilog</spirit:language>
        <spirit:modelName>AXIS_Buffer_v1_0</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_verilogsynthesis_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>33339dda</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_verilogbehavioralsimulation</spirit:name>
        <spirit:displayName>Verilog Simulation</spirit:displayName>
        <spirit:envIdentifier>verilogSource:vivado.xilinx.com:simulation</spirit:envIdentifier>
        <spirit:language>verilog</spirit:language>
        <spirit:modelName>AXIS_Buffer_v1_0</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_verilogbehavioralsimulation_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>33339dda</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_xpgui</spirit:name>
        <spirit:displayName>UI Layout</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:xgui.ui</spirit:envIdentifier>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_xpgui_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>56d78e29</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>bd_tcl</spirit:name>
        <spirit:displayName>Block Diagram</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:block.diagram</spirit:envIdentifier>
        <spirit:fileSetRef>
          <spirit:localName>bd_tcl_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>45a2f450</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_testbench</spirit:name>
        <spirit:displayName>Test Bench</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:simulation.testbench</spirit:envIdentifier>
        <spirit:modelName>tb</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_testbench_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>a032c495</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_utilityxitfiles</spirit:name>
        <spirit:displayName>Utility XIT/TTCL</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:xit.util</spirit:envIdentifier>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_utilityxitfiles_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>8afe80c2</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
    </spirit:views>
    <spirit:ports>
      <spirit:port>
        <spirit:name>axis_aclk</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>axis_aresetn</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>buffering</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.buffering" xilinx:dependency="$BUFFERING_O_EN">false</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>dropped</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.DROP_COUNTER_WIDTH&apos;)) - 1)">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.dropped" xilinx:dependency="$DROP_COUNTER_EN">false</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>dropped_reset</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axis_tvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axis_tready</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axis_tlast</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.s00_axis_tlast" xilinx:dependency="$TLAST_EN">false</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axis_tdata</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_S00_AXIS_TDATA_WIDTH&apos;)) - 1)">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axis_tstrb</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="((spirit:decode(id(&apos;MODELPARAM_VALUE.C_S00_AXIS_TDATA_WIDTH&apos;)) / 8) - 1)">3</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.s00_axis_tstrb" xilinx:dependency="$TSTRB_EN">false</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>m00_axis_tvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m00_axis_tready</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m00_axis_tlast</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.m00_axis_tlast" xilinx:dependency="$TLAST_EN">false</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>m00_axis_tdata</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_M00_AXIS_TDATA_WIDTH&apos;)) - 1)">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m00_axis_tstrb</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="((spirit:decode(id(&apos;MODELPARAM_VALUE.C_M00_AXIS_TDATA_WIDTH&apos;)) / 8) - 1)">3</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0x0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.m00_axis_tstrb" xilinx:dependency="$TSTRB_EN">false</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
    </spirit:ports>
    <spirit:modelParameters>
      <spirit:modelParameter xsi:type="spirit:nameValueTypeType" spirit:dataType="integer">
        <spirit:name>C_S00_AXIS_TDATA_WIDTH</spirit:name>
        <spirit:displayName>C S00 AXIS TDATA WIDTH</spirit:displayName>
        <spirit:description>AXI4Stream sink: Data Width</spirit:description>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.C_S00_AXIS_TDATA_WIDTH" spirit:order="3" spirit:rangeType="long">32</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="integer">
        <spirit:name>C_M00_AXIS_TDATA_WIDTH</spirit:name>
        <spirit:displayName>C M00 AXIS TDATA WIDTH</spirit:displayName>
        <spirit:description>Width of S_AXIS address bus. The slave accepts the read and write addresses of width C_M_AXIS_TDATA_WIDTH.</spirit:description>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.C_M00_AXIS_TDATA_WIDTH" spirit:order="4" spirit:rangeType="long">32</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="integer">
        <spirit:name>BUFFERING_O_EN</spirit:name>
        <spirit:displayName>Buffering O En</spirit:displayName>
        <spirit:value spirit:format="bool" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.BUFFERING_O_EN">false</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="integer">
        <spirit:name>TLAST_EN</spirit:name>
        <spirit:displayName>Tlast En</spirit:displayName>
        <spirit:value spirit:format="bool" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.TLAST_EN">false</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="integer">
        <spirit:name>TSTRB_EN</spirit:name>
        <spirit:displayName>Tstrb En</spirit:displayName>
        <spirit:value spirit:format="bool" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.TSTRB_EN">false</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="integer">
        <spirit:name>DROP_COUNTER_EN</spirit:name>
        <spirit:displayName>Drop Counter En</spirit:displayName>
        <spirit:value spirit:format="bool" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.DROP_COUNTER_EN">false</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="integer">
        <spirit:name>DROP_COUNTER_WIDTH</spirit:name>
        <spirit:displayName>Drop Counter Width</spirit:displayName>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.DROP_COUNTER_WIDTH">32</spirit:value>
        <spirit:vendorExtensions>
          <xilinx:parameterInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:id="MODELPARAM_ENABLEMENT.DROP_COUNTER_WIDTH">false</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:parameterInfo>
        </spirit:vendorExtensions>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="integer">
        <spirit:name>SLAVE_ALWAYS_READY</spirit:name>
        <spirit:displayName>Slave Always Ready</spirit:displayName>
        <spirit:value spirit:format="bool" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.SLAVE_ALWAYS_READY">false</spirit:value>
      </spirit:modelParameter>
    </spirit:modelParameters>
  </spirit:model>
  <spirit:choices>
    <spirit:choice>
      <spirit:name>choice_list_6fc15197</spirit:name>
      <spirit:enumeration>32</spirit:enumeration>
    </spirit:choice>
    <spirit:choice>
      <spirit:name>choice_list_9d8b0d81</spirit:name>
      <spirit:enumeration>ACTIVE_HIGH</spirit:enumeration>
      <spirit:enumeration>ACTIVE_LOW</spirit:enumeration>
    </spirit:choice>
  </spirit:choices>
  <spirit:fileSets>
    <spirit:fileSet>
      <spirit:name>xilinx_verilogsynthesis_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>hdl/AXIS_Buffer_v1_0.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:userFileType>CHECKSUM_33339dda</spirit:userFileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_verilogbehavioralsimulation_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>hdl/AXIS_Buffer_v1_0.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_xpgui_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>xgui/AXIS_Buffer_v1_0.tcl</spirit:name>
        <spirit:fileType>tclSource</spirit:fileType>
        <spirit:userFileType>CHECKSUM_56d78e29</spirit:userFileType>
        <spirit:userFileType>XGUI_VERSION_2</spirit:userFileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>bd_tcl_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>bd/bd.tcl</spirit:name>
        <spirit:fileType>tclSource</spirit:fileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_testbench_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>sim/tb.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:userFileType>USED_IN_implementation</spirit:userFileType>
        <spirit:userFileType>USED_IN_simulation</spirit:userFileType>
        <spirit:userFileType>USED_IN_synthesis</spirit:userFileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_utilityxitfiles_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>gui/AXIS_Buffer_v1_0.gtcl</spirit:name>
        <spirit:userFileType>GTCL</spirit:userFileType>
      </spirit:file>
    </spirit:fileSet>
  </spirit:fileSets>
  <spirit:description>Buffers the data until next stage accepts it, allowing previous stage to drop while complying AXIS protocol</spirit:description>
  <spirit:parameters>
    <spirit:parameter>
      <spirit:name>C_S00_AXIS_TDATA_WIDTH</spirit:name>
      <spirit:displayName>Slave Interface</spirit:displayName>
      <spirit:description>AXI4Stream sink: Data Width</spirit:description>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.C_S00_AXIS_TDATA_WIDTH" spirit:order="3">32</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>C_M00_AXIS_TDATA_WIDTH</spirit:name>
      <spirit:displayName>Master Interface</spirit:displayName>
      <spirit:description>Width of S_AXIS address bus. The slave accepts the read and write addresses of width C_M_AXIS_TDATA_WIDTH.</spirit:description>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.C_M00_AXIS_TDATA_WIDTH" spirit:order="4">32</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>Component_Name</spirit:name>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.Component_Name" spirit:order="1">AXIS_Buffer_v1_0</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>BUFFERING_O_EN</spirit:name>
      <spirit:displayName>Buffering Pin</spirit:displayName>
      <spirit:value spirit:format="bool" spirit:resolve="user" spirit:id="PARAM_VALUE.BUFFERING_O_EN">false</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>TLAST_EN</spirit:name>
      <spirit:displayName>AXIS Last Signal</spirit:displayName>
      <spirit:value spirit:format="bool" spirit:resolve="user" spirit:id="PARAM_VALUE.TLAST_EN">false</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>TSTRB_EN</spirit:name>
      <spirit:displayName>AXIS Strobe Signal</spirit:displayName>
      <spirit:value spirit:format="bool" spirit:resolve="user" spirit:id="PARAM_VALUE.TSTRB_EN">false</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>DROP_COUNTER_EN</spirit:name>
      <spirit:displayName>Droped Counter</spirit:displayName>
      <spirit:value spirit:format="bool" spirit:resolve="user" spirit:id="PARAM_VALUE.DROP_COUNTER_EN">false</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>DROP_COUNTER_WIDTH</spirit:name>
      <spirit:displayName>Droped Counter Width</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.DROP_COUNTER_WIDTH">32</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:resolve="generated" xilinx:id="PARAM_ENABLEMENT.DROP_COUNTER_WIDTH">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>SLAVE_ALWAYS_READY</spirit:name>
      <spirit:displayName>Slave Interface is Always Ready</spirit:displayName>
      <spirit:value spirit:format="bool" spirit:resolve="user" spirit:id="PARAM_VALUE.SLAVE_ALWAYS_READY">false</spirit:value>
    </spirit:parameter>
  </spirit:parameters>
  <spirit:vendorExtensions>
    <xilinx:coreExtensions>
      <xilinx:supportedFamilies>
        <xilinx:family xilinx:lifeCycle="Pre-Production">artix7</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Pre-Production">artix7l</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Pre-Production">kintexuplus</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Pre-Production">qartix7</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Pre-Production">qkintex7</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Pre-Production">qkintex7l</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Pre-Production">qvirtex7</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Pre-Production">qzynq</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Pre-Production">zynquplus</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Pre-Production">kintex7</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Pre-Production">kintex7l</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Pre-Production">kintexu</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Pre-Production">spartan7</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Pre-Production">versal</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Pre-Production">virtex7</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Pre-Production">virtexuplus</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Pre-Production">virtexuplusHBM</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Pre-Production">aartix7</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Pre-Production">akintex7</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Pre-Production">aspartan7</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Pre-Production">azynq</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Pre-Production">zynq</xilinx:family>
      </xilinx:supportedFamilies>
      <xilinx:taxonomies>
        <xilinx:taxonomy>/AXI_Infrastructure</xilinx:taxonomy>
        <xilinx:taxonomy>/AXI_Peripheral</xilinx:taxonomy>
        <xilinx:taxonomy>/Generic_AXI_Interface</xilinx:taxonomy>
      </xilinx:taxonomies>
      <xilinx:displayName>AXIS Buffer</xilinx:displayName>
      <xilinx:coreRevision>2</xilinx:coreRevision>
      <xilinx:upgrades>
        <xilinx:canUpgradeFrom>user.org:user:AXIS_Buffer:1.0</xilinx:canUpgradeFrom>
      </xilinx:upgrades>
      <xilinx:coreCreationDateTime>2022-03-19T21:45:03Z</xilinx:coreCreationDateTime>
      <xilinx:tags>
        <xilinx:tag xilinx:name="ui.data.coregen.df@46883baf_ARCHIVE_LOCATION">/home/suoglu/Projects/Personal/axis-drop/src/AXIS_Buffer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@422efa00_ARCHIVE_LOCATION">/home/suoglu/Projects/Personal/axis-drop/src/AXIS_Buffer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@75ae49d6_ARCHIVE_LOCATION">/home/suoglu/Projects/Personal/axis-drop/src/AXIS_Buffer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@4fb946d1_ARCHIVE_LOCATION">/home/suoglu/Projects/Personal/axis-drop/src/AXIS_Buffer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@71f907cf_ARCHIVE_LOCATION">/home/suoglu/Projects/Personal/axis-drop/src/AXIS_Buffer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@40e7aa86_ARCHIVE_LOCATION">/home/suoglu/Projects/Personal/axis-drop/src/AXIS_Buffer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@6d8430f_ARCHIVE_LOCATION">/home/suoglu/Projects/Personal/axis-drop/src/AXIS_Buffer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@178f227d_ARCHIVE_LOCATION">/home/suoglu/Projects/Personal/axis-drop/src/AXIS_Buffer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@26a39b26_ARCHIVE_LOCATION">/home/suoglu/Projects/Personal/axis-drop/src/AXIS_Buffer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@cd5f941_ARCHIVE_LOCATION">/home/suoglu/Projects/Personal/axis-drop/src/AXIS_Buffer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@11825744_ARCHIVE_LOCATION">/home/suoglu/Projects/Personal/axis-drop/src/AXIS_Buffer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@64e28985_ARCHIVE_LOCATION">/home/suoglu/Projects/Personal/axis-drop/src/AXIS_Buffer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@41f48f7f_ARCHIVE_LOCATION">/home/suoglu/Projects/Personal/axis-drop/src/AXIS_Buffer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@3f5cab4d_ARCHIVE_LOCATION">/home/suoglu/Projects/Personal/axis-drop/src/AXIS_Buffer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@452859a4_ARCHIVE_LOCATION">/home/suoglu/Projects/Personal/axis-drop/src/AXIS_Buffer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@1697b29_ARCHIVE_LOCATION">/home/suoglu/Projects/Personal/axis-drop/src/AXIS_Buffer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@79f18baa_ARCHIVE_LOCATION">/home/suoglu/Projects/Personal/axis-drop/src/AXIS_Buffer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@24b180f0_ARCHIVE_LOCATION">/home/suoglu/Projects/Personal/axis-drop/src/AXIS_Buffer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@c0910fd_ARCHIVE_LOCATION">/home/suoglu/Projects/Personal/axis-drop/src/AXIS_Buffer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@2feb78_ARCHIVE_LOCATION">/home/suoglu/Projects/Personal/axis-drop/src/AXIS_Buffer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@7b669564_ARCHIVE_LOCATION">/home/suoglu/Projects/Personal/axis-drop/src/AXIS_Buffer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@2cb518ee_ARCHIVE_LOCATION">/home/suoglu/Projects/Personal/axis-drop/src/AXIS_Buffer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@1c90acd7_ARCHIVE_LOCATION">/home/suoglu/Projects/Personal/axis-drop/src/AXIS_Buffer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@21b9dfad_ARCHIVE_LOCATION">/home/suoglu/Projects/Personal/axis-drop/src/AXIS_Buffer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@72a71358_ARCHIVE_LOCATION">/home/suoglu/Projects/Personal/axis-drop/src/AXIS_Buffer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@7a090fde_ARCHIVE_LOCATION">/home/suoglu/Projects/Personal/axis-drop/src/AXIS_Buffer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@5d2fcfc5_ARCHIVE_LOCATION">/home/suoglu/Projects/Personal/axis-drop/src/AXIS_Buffer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@19c4eed3_ARCHIVE_LOCATION">/home/suoglu/Projects/Personal/axis-drop/src/AXIS_Buffer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@2c290fa1_ARCHIVE_LOCATION">/home/suoglu/Projects/Personal/axis-drop/src/AXIS_Buffer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@72286962_ARCHIVE_LOCATION">/home/suoglu/Projects/Personal/axis-drop/src/AXIS_Buffer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@6dd9ad49_ARCHIVE_LOCATION">/home/suoglu/Projects/Personal/axis-drop/src/AXIS_Buffer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@3265a6be_ARCHIVE_LOCATION">/home/suoglu/Projects/Personal/axis-drop/src/AXIS_Buffer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@32cca8b8_ARCHIVE_LOCATION">/home/suoglu/Projects/Personal/axis-drop/src/AXIS_Buffer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@5572cc44_ARCHIVE_LOCATION">/home/suoglu/Projects/Personal/axis-drop/src/AXIS_Buffer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@15e28d63_ARCHIVE_LOCATION">/home/suoglu/Projects/Personal/axis-drop/src/AXIS_Buffer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@250e44d4_ARCHIVE_LOCATION">/home/suoglu/Projects/Personal/axis-drop/src/AXIS_Buffer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@5043bfe0_ARCHIVE_LOCATION">/home/suoglu/Projects/Personal/axis-drop/src/AXIS_Buffer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@267fec8b_ARCHIVE_LOCATION">/home/suoglu/Projects/Personal/axis-drop/src/AXIS_Buffer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@65086c79_ARCHIVE_LOCATION">/home/suoglu/Projects/Personal/axis-drop/src/AXIS_Buffer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@27c0ff7b_ARCHIVE_LOCATION">/home/suoglu/Projects/Personal/axis-drop/src/AXIS_Buffer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@3d9340eb_ARCHIVE_LOCATION">/home/suoglu/Projects/Personal/axis-drop/src/AXIS_Buffer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@66a32cee_ARCHIVE_LOCATION">/home/suoglu/Projects/Personal/axis-drop/src/AXIS_Buffer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@18af8200_ARCHIVE_LOCATION">/home/suoglu/Projects/Personal/axis-drop/src/AXIS_Buffer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@2af14eed_ARCHIVE_LOCATION">/home/suoglu/Projects/Personal/axis-drop/src/AXIS_Buffer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@642ccdf7_ARCHIVE_LOCATION">/home/suoglu/Projects/Personal/axis-drop/src/AXIS_Buffer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@693bf8e9_ARCHIVE_LOCATION">/home/suoglu/Projects/Personal/axis-drop/src/AXIS_Buffer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@64e6aff3_ARCHIVE_LOCATION">/home/suoglu/Projects/Personal/axis-drop/src/AXIS_Buffer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@68c232f_ARCHIVE_LOCATION">/home/suoglu/Projects/Personal/axis-drop/src/AXIS_Buffer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@7f6f5363_ARCHIVE_LOCATION">/home/suoglu/Projects/Personal/axis-drop/src/AXIS_Buffer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@21366f89_ARCHIVE_LOCATION">/home/suoglu/Projects/Personal/axis-drop/src/AXIS_Buffer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@131f5981_ARCHIVE_LOCATION">/home/suoglu/Projects/Personal/axis-drop/src/AXIS_Buffer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@1ecc2fab_ARCHIVE_LOCATION">/home/suoglu/Projects/Personal/axis-drop/src/AXIS_Buffer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@7c94b9b4_ARCHIVE_LOCATION">/home/suoglu/Projects/Personal/axis-drop/src/AXIS_Buffer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@5386a9cf_ARCHIVE_LOCATION">/home/suoglu/Projects/Personal/axis-drop/src/AXIS_Buffer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@4f40c401_ARCHIVE_LOCATION">/home/suoglu/Projects/Personal/axis-drop/src/AXIS_Buffer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@7810b9bb_ARCHIVE_LOCATION">/home/suoglu/Projects/Personal/axis-drop/src/AXIS_Buffer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@7bc41f16_ARCHIVE_LOCATION">/home/suoglu/Projects/Personal/axis-drop/src/AXIS_Buffer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@75831736_ARCHIVE_LOCATION">/home/suoglu/Projects/Personal/axis-drop/src/AXIS_Buffer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@3a572dd9_ARCHIVE_LOCATION">/home/suoglu/Projects/Personal/axis-drop/src/AXIS_Buffer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@5b82416e_ARCHIVE_LOCATION">/home/suoglu/Projects/Personal/axis-drop/src/AXIS_Buffer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@5d7ad354_ARCHIVE_LOCATION">/home/suoglu/Projects/Personal/axis-drop/src/AXIS_Buffer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@4f59b6e1_ARCHIVE_LOCATION">/home/suoglu/Projects/Personal/axis-drop/src/AXIS_Buffer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@72b7a73c_ARCHIVE_LOCATION">/home/suoglu/Projects/Personal/axis-drop/src/AXIS_Buffer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@5e8dbefb_ARCHIVE_LOCATION">/home/suoglu/Projects/Personal/axis-drop/src/AXIS_Buffer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@d96a67c_ARCHIVE_LOCATION">/home/suoglu/Projects/Personal/axis-drop/src/AXIS_Buffer_1.0</xilinx:tag>
      </xilinx:tags>
    </xilinx:coreExtensions>
    <xilinx:packagingInfo>
      <xilinx:xilinxVersion>2021.1.1</xilinx:xilinxVersion>
      <xilinx:checksum xilinx:scope="busInterfaces" xilinx:value="fa2d3a4a"/>
      <xilinx:checksum xilinx:scope="fileGroups" xilinx:value="82fd13b9"/>
      <xilinx:checksum xilinx:scope="ports" xilinx:value="53e2a3f3"/>
      <xilinx:checksum xilinx:scope="hdlParameters" xilinx:value="ae9fc524"/>
      <xilinx:checksum xilinx:scope="parameters" xilinx:value="b4f38cc8"/>
    </xilinx:packagingInfo>
  </spirit:vendorExtensions>
</spirit:component>
