Return-Path: <linux-tegra-owner@vger.kernel.org>
X-Original-To: lists+linux-tegra@lfdr.de
Delivered-To: lists+linux-tegra@lfdr.de
Received: from vger.kernel.org (vger.kernel.org [23.128.96.18])
	by mail.lfdr.de (Postfix) with ESMTP id 93C8A40C50E
	for <lists+linux-tegra@lfdr.de>; Wed, 15 Sep 2021 14:18:56 +0200 (CEST)
Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand
        id S236558AbhIOMUG (ORCPT <rfc822;lists+linux-tegra@lfdr.de>);
        Wed, 15 Sep 2021 08:20:06 -0400
Received: from lindbergh.monkeyblade.net ([23.128.96.19]:57268 "EHLO
        lindbergh.monkeyblade.net" rhost-flags-OK-OK-OK-OK) by vger.kernel.org
        with ESMTP id S233086AbhIOMUD (ORCPT
        <rfc822;linux-tegra@vger.kernel.org>);
        Wed, 15 Sep 2021 08:20:03 -0400
Received: from mail-lj1-x232.google.com (mail-lj1-x232.google.com [IPv6:2a00:1450:4864:20::232])
        by lindbergh.monkeyblade.net (Postfix) with ESMTPS id 65902C061574;
        Wed, 15 Sep 2021 05:18:44 -0700 (PDT)
Received: by mail-lj1-x232.google.com with SMTP id s3so687546ljp.11;
        Wed, 15 Sep 2021 05:18:44 -0700 (PDT)
DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed;
        d=gmail.com; s=20210112;
        h=subject:from:to:cc:references:message-id:date:user-agent
         :mime-version:in-reply-to:content-language:content-transfer-encoding;
        bh=1i3GCJ4doVicCCYOf0G/3mlg9/kUYxhDqZIWzyEw4ms=;
        b=Vhmi2Bm0ZkGI+gvjFqbIHxkyKObUNpOs1XqI03pHL6WYn+gn0EqHawQDT57tzPcQGV
         N9WmG3L8dWRobG9f7UNBVvlFyLCY16V0aCYvYtftpmtm48EeQmoCmeBkVD8Zqh4F1PMX
         cPwv57TqUCLBf4CBzSCPZ2ard2faHu5eGQ4c9vODf9wuuCXq3gCGAMnkQ4ihcOITa8jb
         WLDVFIv1J1O0EWpmLZS1GbCyr32rcdx/ZUqa6o64I8Tm9ccvIBXJWB2vbZ62D8TVXWty
         4Pj9MlAwvzBz2ndMTzj0lG5qmP5jJaqNmg2AaggznOruRtIn0QH9T8YKrbnFMO//bXEq
         cU3g==
X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed;
        d=1e100.net; s=20210112;
        h=x-gm-message-state:subject:from:to:cc:references:message-id:date
         :user-agent:mime-version:in-reply-to:content-language
         :content-transfer-encoding;
        bh=1i3GCJ4doVicCCYOf0G/3mlg9/kUYxhDqZIWzyEw4ms=;
        b=k69YjzUZgw7KCfFRvMwJtErhrC2pf4QrD8ScRpaah8W+634h1fWbI7t7UvK0NbW3b7
         JtZGeuOaBP0LiqPsVEBp4KwBXCtRiNgGPO7gTkfx3fMpPXYBIYqK8xoud+YgcHqLof0T
         MW0BgJmMqmvrs40DVO19Cgxmu9rkhXnDNldUmrUytId+VMetRFo9KL0F+iccdIk/D/OT
         ljnjiaGNUzB7obLtCsiBPTQN4xFoyU2mC/Q1nEMa04PYpq4svrx/7lu2FkXEmJjBlxr0
         CzFi3p3ppOIejN0iNC0Uwb4ix8V8cP2LWhAgTBIhvEh5ca3zuMkcUao3VbMYGpziwUja
         NoHA==
X-Gm-Message-State: AOAM531WEcgX0mN8558uPHLG9r9pS5NebbkrVpPh5qbMZa1BDJaFikxY
        t2yduQu5CAV4+b2yy4exz69d6swOXW8=
X-Google-Smtp-Source: ABdhPJwsgEhnVvxdvq4n/fOx+m8wCX/L09qukP2GXddLOIUV6O6QmvJMB4oXxVe/pYD2+56dqwihwQ==
X-Received: by 2002:a2e:9b14:: with SMTP id u20mr20545302lji.21.1631708322472;
        Wed, 15 Sep 2021 05:18:42 -0700 (PDT)
Received: from [192.168.2.145] (94-29-62-67.dynamic.spd-mgts.ru. [94.29.62.67])
        by smtp.googlemail.com with ESMTPSA id r13sm1624028ljh.61.2021.09.15.05.18.41
        (version=TLS1_3 cipher=TLS_AES_128_GCM_SHA256 bits=128/128);
        Wed, 15 Sep 2021 05:18:42 -0700 (PDT)
Subject: Re: [PATCH v6 6/6] iommu/tegra-smmu: Add pagetable mappings to
 debugfs
From:   Dmitry Osipenko <digetx@gmail.com>
To:     Nicolin Chen <nicoleotsuka@gmail.com>
Cc:     thierry.reding@gmail.com, joro@8bytes.org, will@kernel.org,
        vdumpa@nvidia.com, jonathanh@nvidia.com,
        linux-tegra@vger.kernel.org, iommu@lists.linux-foundation.org,
        linux-kernel@vger.kernel.org
References: <20210914013858.31192-1-nicoleotsuka@gmail.com>
 <20210914013858.31192-7-nicoleotsuka@gmail.com>
 <31501a62-3312-9f04-3bb8-790d0481746c@gmail.com>
 <20210914184933.GA32705@Asurada-Nvidia>
 <25d68aff-323a-df54-45f9-55b22f3089e0@gmail.com>
 <20210915043806.GA19185@Asurada-Nvidia>
 <a5a77169-8711-2983-d2cb-4b94061741b9@gmail.com>
Message-ID: <a69a999a-9a56-c988-ec38-a3c628179a13@gmail.com>
Date:   Wed, 15 Sep 2021 15:18:41 +0300
User-Agent: Mozilla/5.0 (X11; Linux x86_64; rv:78.0) Gecko/20100101
 Thunderbird/78.11.0
MIME-Version: 1.0
In-Reply-To: <a5a77169-8711-2983-d2cb-4b94061741b9@gmail.com>
Content-Type: text/plain; charset=utf-8
Content-Language: en-US
Content-Transfer-Encoding: 8bit
Precedence: bulk
List-ID: <linux-tegra.vger.kernel.org>
X-Mailing-List: linux-tegra@vger.kernel.org

15.09.2021 15:09, Dmitry Osipenko пишет:
> 15.09.2021 07:38, Nicolin Chen пишет:
>> On Tue, Sep 14, 2021 at 10:20:30PM +0300, Dmitry Osipenko wrote:
>>> 14.09.2021 21:49, Nicolin Chen пишет:
>>>> On Tue, Sep 14, 2021 at 04:29:15PM +0300, Dmitry Osipenko wrote:
>>>>> 14.09.2021 04:38, Nicolin Chen пишет:
>>>>>> +static unsigned long pd_pt_index_iova(unsigned int pd_index, unsigned int pt_index)
>>>>>> +{
>>>>>> +	return ((dma_addr_t)pd_index & (SMMU_NUM_PDE - 1)) << SMMU_PDE_SHIFT |
>>>>>> +	       ((dma_addr_t)pt_index & (SMMU_NUM_PTE - 1)) << SMMU_PTE_SHIFT;
>>>>>> +}
>>>>>
>>>>> We know that IOVA is fixed to u32 for this controller. Can we avoid all
>>>>> these dma_addr_t castings? It should make code cleaner a tad, IMO.
>>>>
>>>> Tegra210 actually supports 34-bit IOVA...
>>>>
>>>
>>> It doesn't. 34-bit is PA, 32-bit is VA.
>>>
>>> Quote from T210 TRM:
>>>
>>> "The SMMU is a centralized virtual-to-physical translation for MSS. It
>>> maps a 32-bit virtual address to a 34-bit physical address. If the
>>> client address is 40 bits then bits 39:32 are ignored."
>>
>> If you scroll down by a couple of sections, you can see 34-bit
>> virtual addresses in section 18.6.1.2; and if checking one ASID
>> register, you can see it mention the extra two bits va[33:32].
> 
> Thanks for the pointer. It says that only certain memory clients allow
> to combine 4 ASIDs to form 34bit VA space. In this case the PA space is
> split into 4GB areas and there are additional bitfields which configure
> the ASID mapping of each 4GB area. Still each ASID is 32bit.
> 
> This is what TRM says:
> 
> "For the GPU and other clients with 34-bit address interfaces, the ASID
> registers are extended to point to four ASIDs. The SMMU supports 4GB of
> virtual address space per ASID, so mapping addr[33:32] into ASID[1:0]
> extends the virtual address space of a client to 16GB."
> 
>> However, the driver currently sets its geometry.aperture_end to
>> 32-bit, and we can only get 32-bit IOVAs using PDE and PTE only,
>> so I think it should be safe to remove the castings here. I'll
>> wait for a couple of days and see if there'd be other comments
>> for me to address in next version.
> 
> You will need to read the special "ASID Assignment Register" which
> supports 4 sub-ASIDs to translate the PA address into the actual VA. By

* VA to PA

> default all clients are limited to a single ASID and upstream kernel
> doesn't support programming of 34bit VAs. So doesn't worth the effort to
> fully translate the VA, IMO.
> 
>>> Even if it supported more than 32bit, then the returned ulong is 32bit,
>>> which doesn't make sense.
>>
>> On ARM64 (Tegra210), isn't ulong 64-bit?
> 
> Yes, indeed.
> 

