Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Sat Aug 24 10:59:23 2024
| Host         : DESKTOP-D28N582 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file zaehler_timing_summary_routed.rpt -pb zaehler_timing_summary_routed.pb -rpx zaehler_timing_summary_routed.rpx -warn_on_violation
| Design       : zaehler
| Device       : 7s15-ftgb196
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (32)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (32)
--------------------------------
 There are 32 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      7.170        0.000                      0                  118        0.164        0.000                      0                  118        7.000        0.000                       0                    43  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock    Waveform(ns)       Period(ns)      Frequency(MHz)
-----    ------------       ----------      --------------
sys_clk  {0.000 7.500}      20.000          50.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk             7.170        0.000                      0                  118        0.164        0.000                      0                  118        7.000        0.000                       0                    43  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk
  To Clock:  sys_clk

Setup :            0  Failing Endpoints,  Worst Slack        7.170ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.164ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        7.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.170ns  (required time - arrival time)
  Source:                 fiftyLed_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@7.500ns period=20.000ns})
  Destination:            fiftyLed
                            (output port clocked by sys_clk  {rise@0.000ns fall@7.500ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Max at Slow Process Corner
  Requirement:            20.000ns  (sys_clk rise@20.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        6.979ns  (logic 4.044ns (57.948%)  route 2.935ns (42.052%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.600ns
  Clock Path Skew:        -5.216ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 20.000 - 20.000 ) 
    Source Clock Delay      (SCD):    5.216ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    H4                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.990     3.421    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.517 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.699     5.216    sys_clk_IBUF_BUFG
    SLICE_X38Y40         FDRE                                         r  fiftyLed_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y40         FDRE (Prop_fdre_C_Q)         0.518     5.734 r  fiftyLed_reg/Q
                         net (fo=1, routed)           2.935     8.669    fiftyLed_OBUF
    A13                  OBUF (Prop_obuf_I_O)         3.526    12.195 r  fiftyLed_OBUF_inst/O
                         net (fo=0)                   0.000    12.195    fiftyLed
    A13                                                               r  fiftyLed (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   20.000    20.000 r  
                         clock pessimism              0.000    20.000    
                         clock uncertainty           -0.035    19.965    
                         output delay                -0.600    19.365    
  -------------------------------------------------------------------
                         required time                         19.365    
                         arrival time                         -12.195    
  -------------------------------------------------------------------
                         slack                                  7.170    

Slack (MET) :             7.593ns  (required time - arrival time)
  Source:                 euroTap_reg_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@7.500ns period=20.000ns})
  Destination:            euroTap
                            (output port clocked by sys_clk  {rise@0.000ns fall@7.500ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Max at Slow Process Corner
  Requirement:            20.000ns  (sys_clk rise@20.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        6.556ns  (logic 4.096ns (62.479%)  route 2.460ns (37.521%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.600ns
  Clock Path Skew:        -5.216ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 20.000 - 20.000 ) 
    Source Clock Delay      (SCD):    5.216ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    H4                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.990     3.421    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.517 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.699     5.216    sys_clk_IBUF_BUFG
    SLICE_X39Y40         FDRE                                         r  euroTap_reg_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y40         FDRE (Prop_fdre_C_Q)         0.419     5.635 r  euroTap_reg_lopt_replica/Q
                         net (fo=1, routed)           2.460     8.095    euroTap_reg_lopt_replica_1
    H1                   OBUF (Prop_obuf_I_O)         3.677    11.772 r  euroTap_OBUF_inst/O
                         net (fo=0)                   0.000    11.772    euroTap
    H1                                                                r  euroTap (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   20.000    20.000 r  
                         clock pessimism              0.000    20.000    
                         clock uncertainty           -0.035    19.965    
                         output delay                -0.600    19.365    
  -------------------------------------------------------------------
                         required time                         19.365    
                         arrival time                         -11.772    
  -------------------------------------------------------------------
                         slack                                  7.593    

Slack (MET) :             7.735ns  (required time - arrival time)
  Source:                 euroLed_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@7.500ns period=20.000ns})
  Destination:            euroLed
                            (output port clocked by sys_clk  {rise@0.000ns fall@7.500ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Max at Slow Process Corner
  Requirement:            20.000ns  (sys_clk rise@20.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        6.414ns  (logic 3.961ns (61.755%)  route 2.453ns (38.245%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.600ns
  Clock Path Skew:        -5.216ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 20.000 - 20.000 ) 
    Source Clock Delay      (SCD):    5.216ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    H4                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.990     3.421    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.517 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.699     5.216    sys_clk_IBUF_BUFG
    SLICE_X39Y39         FDRE                                         r  euroLed_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y39         FDRE (Prop_fdre_C_Q)         0.456     5.672 r  euroLed_reg/Q
                         net (fo=1, routed)           2.453     8.125    euroLed_OBUF
    J1                   OBUF (Prop_obuf_I_O)         3.505    11.630 r  euroLed_OBUF_inst/O
                         net (fo=0)                   0.000    11.630    euroLed
    J1                                                                r  euroLed (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   20.000    20.000 r  
                         clock pessimism              0.000    20.000    
                         clock uncertainty           -0.035    19.965    
                         output delay                -0.600    19.365    
  -------------------------------------------------------------------
                         required time                         19.365    
                         arrival time                         -11.630    
  -------------------------------------------------------------------
                         slack                                  7.735    

Slack (MET) :             8.321ns  (required time - arrival time)
  Source:                 fiftyBuffer_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@7.500ns period=20.000ns})
  Destination:            fiftyBuffer
                            (output port clocked by sys_clk  {rise@0.000ns fall@7.500ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Max at Slow Process Corner
  Requirement:            20.000ns  (sys_clk rise@20.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        5.826ns  (logic 3.959ns (67.959%)  route 1.867ns (32.041%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.600ns
  Clock Path Skew:        -5.218ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 20.000 - 20.000 ) 
    Source Clock Delay      (SCD):    5.218ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    H4                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.990     3.421    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.517 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.701     5.218    sys_clk_IBUF_BUFG
    SLICE_X39Y45         FDRE                                         r  fiftyBuffer_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y45         FDRE (Prop_fdre_C_Q)         0.456     5.674 r  fiftyBuffer_reg/Q
                         net (fo=2, routed)           1.867     7.541    fiftyBuffer_OBUF
    B6                   OBUF (Prop_obuf_I_O)         3.503    11.044 r  fiftyBuffer_OBUF_inst/O
                         net (fo=0)                   0.000    11.044    fiftyBuffer
    B6                                                                r  fiftyBuffer (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   20.000    20.000 r  
                         clock pessimism              0.000    20.000    
                         clock uncertainty           -0.035    19.965    
                         output delay                -0.600    19.365    
  -------------------------------------------------------------------
                         required time                         19.365    
                         arrival time                         -11.044    
  -------------------------------------------------------------------
                         slack                                  8.321    

Slack (MET) :             8.414ns  (required time - arrival time)
  Source:                 euroBuffer_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@7.500ns period=20.000ns})
  Destination:            euroBuffer
                            (output port clocked by sys_clk  {rise@0.000ns fall@7.500ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Max at Slow Process Corner
  Requirement:            20.000ns  (sys_clk rise@20.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        5.735ns  (logic 4.051ns (70.632%)  route 1.684ns (29.368%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.600ns
  Clock Path Skew:        -5.216ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 20.000 - 20.000 ) 
    Source Clock Delay      (SCD):    5.216ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    H4                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.990     3.421    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.517 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.699     5.216    sys_clk_IBUF_BUFG
    SLICE_X38Y40         FDRE                                         r  euroBuffer_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y40         FDRE (Prop_fdre_C_Q)         0.518     5.734 r  euroBuffer_reg/Q
                         net (fo=2, routed)           1.684     7.418    euroBuffer_OBUF
    A5                   OBUF (Prop_obuf_I_O)         3.533    10.951 r  euroBuffer_OBUF_inst/O
                         net (fo=0)                   0.000    10.951    euroBuffer
    A5                                                                r  euroBuffer (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   20.000    20.000 r  
                         clock pessimism              0.000    20.000    
                         clock uncertainty           -0.035    19.965    
                         output delay                -0.600    19.365    
  -------------------------------------------------------------------
                         required time                         19.365    
                         arrival time                         -10.951    
  -------------------------------------------------------------------
                         slack                                  8.414    

Slack (MET) :             8.469ns  (required time - arrival time)
  Source:                 fifty_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@7.500ns period=20.000ns})
  Destination:            fifty
                            (output port clocked by sys_clk  {rise@0.000ns fall@7.500ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Max at Slow Process Corner
  Requirement:            20.000ns  (sys_clk rise@20.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        5.680ns  (logic 3.984ns (70.137%)  route 1.696ns (29.863%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.600ns
  Clock Path Skew:        -5.216ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 20.000 - 20.000 ) 
    Source Clock Delay      (SCD):    5.216ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    H4                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.990     3.421    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.517 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.699     5.216    sys_clk_IBUF_BUFG
    SLICE_X39Y40         FDRE                                         r  fifty_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y40         FDRE (Prop_fdre_C_Q)         0.456     5.672 r  fifty_reg/Q
                         net (fo=5, routed)           1.696     7.368    fifty_OBUF
    B1                   OBUF (Prop_obuf_I_O)         3.528    10.896 r  fifty_OBUF_inst/O
                         net (fo=0)                   0.000    10.896    fifty
    B1                                                                r  fifty (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   20.000    20.000 r  
                         clock pessimism              0.000    20.000    
                         clock uncertainty           -0.035    19.965    
                         output delay                -0.600    19.365    
  -------------------------------------------------------------------
                         required time                         19.365    
                         arrival time                         -10.896    
  -------------------------------------------------------------------
                         slack                                  8.469    

Slack (MET) :             8.496ns  (required time - arrival time)
  Source:                 fiftyTap_reg_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@7.500ns period=20.000ns})
  Destination:            fiftyTap
                            (output port clocked by sys_clk  {rise@0.000ns fall@7.500ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Max at Slow Process Corner
  Requirement:            20.000ns  (sys_clk rise@20.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        5.651ns  (logic 3.983ns (70.487%)  route 1.668ns (29.513%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.600ns
  Clock Path Skew:        -5.218ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 20.000 - 20.000 ) 
    Source Clock Delay      (SCD):    5.218ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    H4                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.990     3.421    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.517 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.701     5.218    sys_clk_IBUF_BUFG
    SLICE_X39Y45         FDRE                                         r  fiftyTap_reg_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y45         FDRE (Prop_fdre_C_Q)         0.456     5.674 r  fiftyTap_reg_lopt_replica/Q
                         net (fo=1, routed)           1.668     7.342    fiftyTap_reg_lopt_replica_1
    A4                   OBUF (Prop_obuf_I_O)         3.527    10.869 r  fiftyTap_OBUF_inst/O
                         net (fo=0)                   0.000    10.869    fiftyTap
    A4                                                                r  fiftyTap (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   20.000    20.000 r  
                         clock pessimism              0.000    20.000    
                         clock uncertainty           -0.035    19.965    
                         output delay                -0.600    19.365    
  -------------------------------------------------------------------
                         required time                         19.365    
                         arrival time                         -10.869    
  -------------------------------------------------------------------
                         slack                                  8.496    

Slack (MET) :             8.598ns  (required time - arrival time)
  Source:                 euro_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@7.500ns period=20.000ns})
  Destination:            euro
                            (output port clocked by sys_clk  {rise@0.000ns fall@7.500ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Max at Slow Process Corner
  Requirement:            20.000ns  (sys_clk rise@20.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        5.551ns  (logic 3.980ns (71.701%)  route 1.571ns (28.299%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.600ns
  Clock Path Skew:        -5.216ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 20.000 - 20.000 ) 
    Source Clock Delay      (SCD):    5.216ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    H4                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.990     3.421    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.517 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.699     5.216    sys_clk_IBUF_BUFG
    SLICE_X39Y40         FDRE                                         r  euro_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y40         FDRE (Prop_fdre_C_Q)         0.456     5.672 r  euro_reg/Q
                         net (fo=7, routed)           1.571     7.243    euro_OBUF
    B2                   OBUF (Prop_obuf_I_O)         3.524    10.767 r  euro_OBUF_inst/O
                         net (fo=0)                   0.000    10.767    euro
    B2                                                                r  euro (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   20.000    20.000 r  
                         clock pessimism              0.000    20.000    
                         clock uncertainty           -0.035    19.965    
                         output delay                -0.600    19.365    
  -------------------------------------------------------------------
                         required time                         19.365    
                         arrival time                         -10.767    
  -------------------------------------------------------------------
                         slack                                  8.598    

Slack (MET) :             15.322ns  (required time - arrival time)
  Source:                 counter_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@7.500ns period=20.000ns})
  Destination:            counter_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@7.500ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk rise@20.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        4.450ns  (logic 0.890ns (20.001%)  route 3.560ns (79.999%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.914ns = ( 24.914 - 20.000 ) 
    Source Clock Delay      (SCD):    5.213ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    H4                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.990     3.421    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.517 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.696     5.213    sys_clk_IBUF_BUFG
    SLICE_X38Y14         FDRE                                         r  counter_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y14         FDRE (Prop_fdre_C_Q)         0.518     5.731 f  counter_reg[9]/Q
                         net (fo=3, routed)           0.822     6.553    counter_OBUF[9]
    SLICE_X39Y13         LUT5 (Prop_lut5_I2_O)        0.124     6.677 f  counter[0]_i_8/O
                         net (fo=1, routed)           0.635     7.312    counter[0]_i_8_n_0
    SLICE_X39Y15         LUT6 (Prop_lut6_I3_O)        0.124     7.436 r  counter[0]_i_4/O
                         net (fo=3, routed)           1.158     8.594    counter[0]_i_4_n_0
    SLICE_X39Y21         LUT6 (Prop_lut6_I4_O)        0.124     8.718 r  counter[0]_i_2/O
                         net (fo=28, routed)          0.945     9.663    counter[0]_i_2_n_0
    SLICE_X38Y12         FDRE                                         r  counter_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   20.000    20.000 r  
    H4                                                0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    sys_clk
    H4                   IBUF (Prop_ibuf_I_O)         1.361    21.361 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.886    23.247    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    23.338 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.576    24.914    sys_clk_IBUF_BUFG
    SLICE_X38Y12         FDRE                                         r  counter_reg[0]/C
                         clock pessimism              0.275    25.189    
                         clock uncertainty           -0.035    25.154    
    SLICE_X38Y12         FDRE (Setup_fdre_C_CE)      -0.169    24.985    counter_reg[0]
  -------------------------------------------------------------------
                         required time                         24.985    
                         arrival time                          -9.663    
  -------------------------------------------------------------------
                         slack                                 15.322    

Slack (MET) :             15.322ns  (required time - arrival time)
  Source:                 counter_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@7.500ns period=20.000ns})
  Destination:            counter_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@7.500ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk rise@20.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        4.450ns  (logic 0.890ns (20.001%)  route 3.560ns (79.999%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.914ns = ( 24.914 - 20.000 ) 
    Source Clock Delay      (SCD):    5.213ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    H4                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.990     3.421    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.517 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.696     5.213    sys_clk_IBUF_BUFG
    SLICE_X38Y14         FDRE                                         r  counter_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y14         FDRE (Prop_fdre_C_Q)         0.518     5.731 f  counter_reg[9]/Q
                         net (fo=3, routed)           0.822     6.553    counter_OBUF[9]
    SLICE_X39Y13         LUT5 (Prop_lut5_I2_O)        0.124     6.677 f  counter[0]_i_8/O
                         net (fo=1, routed)           0.635     7.312    counter[0]_i_8_n_0
    SLICE_X39Y15         LUT6 (Prop_lut6_I3_O)        0.124     7.436 r  counter[0]_i_4/O
                         net (fo=3, routed)           1.158     8.594    counter[0]_i_4_n_0
    SLICE_X39Y21         LUT6 (Prop_lut6_I4_O)        0.124     8.718 r  counter[0]_i_2/O
                         net (fo=28, routed)          0.945     9.663    counter[0]_i_2_n_0
    SLICE_X38Y12         FDRE                                         r  counter_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   20.000    20.000 r  
    H4                                                0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    sys_clk
    H4                   IBUF (Prop_ibuf_I_O)         1.361    21.361 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.886    23.247    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    23.338 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.576    24.914    sys_clk_IBUF_BUFG
    SLICE_X38Y12         FDRE                                         r  counter_reg[1]/C
                         clock pessimism              0.275    25.189    
                         clock uncertainty           -0.035    25.154    
    SLICE_X38Y12         FDRE (Setup_fdre_C_CE)      -0.169    24.985    counter_reg[1]
  -------------------------------------------------------------------
                         required time                         24.985    
                         arrival time                          -9.663    
  -------------------------------------------------------------------
                         slack                                 15.322    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.164ns  (arrival time - required time)
  Source:                 euroTap_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@7.500ns period=20.000ns})
  Destination:            fifty_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@7.500ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.269ns  (logic 0.209ns (77.635%)  route 0.060ns (22.365%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.962ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    H4                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.630     0.830    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.856 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          0.592     1.447    sys_clk_IBUF_BUFG
    SLICE_X38Y40         FDRE                                         r  euroTap_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y40         FDRE (Prop_fdre_C_Q)         0.164     1.611 r  euroTap_reg/Q
                         net (fo=2, routed)           0.060     1.671    euroTap_OBUF
    SLICE_X39Y40         LUT6 (Prop_lut6_I2_O)        0.045     1.716 r  fifty_i_1/O
                         net (fo=1, routed)           0.000     1.716    fifty_i_1_n_0
    SLICE_X39Y40         FDRE                                         r  fifty_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    H4                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.684     1.070    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.099 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          0.863     1.962    sys_clk_IBUF_BUFG
    SLICE_X39Y40         FDRE                                         r  fifty_reg/C
                         clock pessimism             -0.502     1.460    
    SLICE_X39Y40         FDRE (Hold_fdre_C_D)         0.092     1.552    fifty_reg
  -------------------------------------------------------------------
                         required time                         -1.552    
                         arrival time                           1.716    
  -------------------------------------------------------------------
                         slack                                  0.164    

Slack (MET) :             0.227ns  (arrival time - required time)
  Source:                 fifty_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@7.500ns period=20.000ns})
  Destination:            fiftyLed_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@7.500ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.303ns  (logic 0.141ns (46.478%)  route 0.162ns (53.522%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.962ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    H4                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.630     0.830    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.856 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          0.592     1.447    sys_clk_IBUF_BUFG
    SLICE_X39Y40         FDRE                                         r  fifty_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y40         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  fifty_reg/Q
                         net (fo=5, routed)           0.162     1.750    fifty_OBUF
    SLICE_X38Y40         FDRE                                         r  fiftyLed_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    H4                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.684     1.070    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.099 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          0.863     1.962    sys_clk_IBUF_BUFG
    SLICE_X38Y40         FDRE                                         r  fiftyLed_reg/C
                         clock pessimism             -0.502     1.460    
    SLICE_X38Y40         FDRE (Hold_fdre_C_D)         0.063     1.523    fiftyLed_reg
  -------------------------------------------------------------------
                         required time                         -1.523    
                         arrival time                           1.750    
  -------------------------------------------------------------------
                         slack                                  0.227    

Slack (MET) :             0.250ns  (arrival time - required time)
  Source:                 euroTap_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@7.500ns period=20.000ns})
  Destination:            euro_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@7.500ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.355ns  (logic 0.209ns (58.839%)  route 0.146ns (41.161%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.962ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    H4                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.630     0.830    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.856 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          0.592     1.447    sys_clk_IBUF_BUFG
    SLICE_X38Y40         FDRE                                         r  euroTap_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y40         FDRE (Prop_fdre_C_Q)         0.164     1.611 r  euroTap_reg/Q
                         net (fo=2, routed)           0.146     1.757    euroTap_OBUF
    SLICE_X39Y40         LUT5 (Prop_lut5_I2_O)        0.045     1.802 r  euro_i_1/O
                         net (fo=1, routed)           0.000     1.802    euro0
    SLICE_X39Y40         FDRE                                         r  euro_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    H4                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.684     1.070    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.099 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          0.863     1.962    sys_clk_IBUF_BUFG
    SLICE_X39Y40         FDRE                                         r  euro_reg/C
                         clock pessimism             -0.502     1.460    
    SLICE_X39Y40         FDRE (Hold_fdre_C_D)         0.092     1.552    euro_reg
  -------------------------------------------------------------------
                         required time                         -1.552    
                         arrival time                           1.802    
  -------------------------------------------------------------------
                         slack                                  0.250    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 counter_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@7.500ns period=20.000ns})
  Destination:            counter_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@7.500ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.274ns (68.412%)  route 0.127ns (31.588%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    H4                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.630     0.830    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.856 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          0.589     1.444    sys_clk_IBUF_BUFG
    SLICE_X38Y14         FDRE                                         r  counter_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y14         FDRE (Prop_fdre_C_Q)         0.164     1.608 r  counter_reg[10]/Q
                         net (fo=3, routed)           0.127     1.735    counter_OBUF[10]
    SLICE_X38Y14         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.845 r  counter_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.845    counter_reg[8]_i_1_n_5
    SLICE_X38Y14         FDRE                                         r  counter_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    H4                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.684     1.070    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.099 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          0.859     1.958    sys_clk_IBUF_BUFG
    SLICE_X38Y14         FDRE                                         r  counter_reg[10]/C
                         clock pessimism             -0.514     1.444    
    SLICE_X38Y14         FDRE (Hold_fdre_C_D)         0.134     1.578    counter_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.578    
                         arrival time                           1.845    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 counter_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@7.500ns period=20.000ns})
  Destination:            counter_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@7.500ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.274ns (68.401%)  route 0.127ns (31.599%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.954ns
    Source Clock Delay      (SCD):    1.441ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    H4                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.630     0.830    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.856 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          0.586     1.441    sys_clk_IBUF_BUFG
    SLICE_X38Y18         FDRE                                         r  counter_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y18         FDRE (Prop_fdre_C_Q)         0.164     1.605 r  counter_reg[26]/Q
                         net (fo=3, routed)           0.127     1.732    counter_OBUF[26]
    SLICE_X38Y18         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.842 r  counter_reg[24]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.842    counter_reg[24]_i_1_n_5
    SLICE_X38Y18         FDRE                                         r  counter_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    H4                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.684     1.070    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.099 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          0.855     1.954    sys_clk_IBUF_BUFG
    SLICE_X38Y18         FDRE                                         r  counter_reg[26]/C
                         clock pessimism             -0.513     1.441    
    SLICE_X38Y18         FDRE (Hold_fdre_C_D)         0.134     1.575    counter_reg[26]
  -------------------------------------------------------------------
                         required time                         -1.575    
                         arrival time                           1.842    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 counter_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@7.500ns period=20.000ns})
  Destination:            counter_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@7.500ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.274ns (68.401%)  route 0.127ns (31.599%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.955ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    H4                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.630     0.830    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.856 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          0.587     1.442    sys_clk_IBUF_BUFG
    SLICE_X38Y17         FDRE                                         r  counter_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y17         FDRE (Prop_fdre_C_Q)         0.164     1.606 r  counter_reg[22]/Q
                         net (fo=3, routed)           0.127     1.733    counter_OBUF[22]
    SLICE_X38Y17         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.843 r  counter_reg[20]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.843    counter_reg[20]_i_1_n_5
    SLICE_X38Y17         FDRE                                         r  counter_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    H4                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.684     1.070    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.099 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          0.856     1.955    sys_clk_IBUF_BUFG
    SLICE_X38Y17         FDRE                                         r  counter_reg[22]/C
                         clock pessimism             -0.513     1.442    
    SLICE_X38Y17         FDRE (Hold_fdre_C_D)         0.134     1.576    counter_reg[22]
  -------------------------------------------------------------------
                         required time                         -1.576    
                         arrival time                           1.843    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.269ns  (arrival time - required time)
  Source:                 counter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@7.500ns period=20.000ns})
  Destination:            counter_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@7.500ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.403ns  (logic 0.274ns (68.033%)  route 0.129ns (31.967%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    H4                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.630     0.830    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.856 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          0.589     1.444    sys_clk_IBUF_BUFG
    SLICE_X38Y13         FDRE                                         r  counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y13         FDRE (Prop_fdre_C_Q)         0.164     1.608 r  counter_reg[6]/Q
                         net (fo=2, routed)           0.129     1.737    counter_OBUF[6]
    SLICE_X38Y13         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.847 r  counter_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.847    counter_reg[4]_i_1_n_5
    SLICE_X38Y13         FDRE                                         r  counter_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    H4                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.684     1.070    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.099 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          0.859     1.958    sys_clk_IBUF_BUFG
    SLICE_X38Y13         FDRE                                         r  counter_reg[6]/C
                         clock pessimism             -0.514     1.444    
    SLICE_X38Y13         FDRE (Hold_fdre_C_D)         0.134     1.578    counter_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.578    
                         arrival time                           1.847    
  -------------------------------------------------------------------
                         slack                                  0.269    

Slack (MET) :             0.269ns  (arrival time - required time)
  Source:                 counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@7.500ns period=20.000ns})
  Destination:            counter_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@7.500ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.403ns  (logic 0.274ns (68.033%)  route 0.129ns (31.967%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    H4                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.630     0.830    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.856 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          0.590     1.445    sys_clk_IBUF_BUFG
    SLICE_X38Y12         FDRE                                         r  counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y12         FDRE (Prop_fdre_C_Q)         0.164     1.609 r  counter_reg[2]/Q
                         net (fo=2, routed)           0.129     1.738    counter_OBUF[2]
    SLICE_X38Y12         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.848 r  counter_reg[0]_i_3/O[2]
                         net (fo=1, routed)           0.000     1.848    counter_reg[0]_i_3_n_5
    SLICE_X38Y12         FDRE                                         r  counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    H4                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.684     1.070    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.099 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          0.860     1.959    sys_clk_IBUF_BUFG
    SLICE_X38Y12         FDRE                                         r  counter_reg[2]/C
                         clock pessimism             -0.514     1.445    
    SLICE_X38Y12         FDRE (Hold_fdre_C_D)         0.134     1.579    counter_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.579    
                         arrival time                           1.848    
  -------------------------------------------------------------------
                         slack                                  0.269    

Slack (MET) :             0.278ns  (arrival time - required time)
  Source:                 ReturnLed_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@7.500ns period=20.000ns})
  Destination:            ReturnLed_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@7.500ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.186ns (50.461%)  route 0.183ns (49.539%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.962ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    H4                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.630     0.830    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.856 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          0.592     1.447    sys_clk_IBUF_BUFG
    SLICE_X39Y40         FDRE                                         r  ReturnLed_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y40         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  ReturnLed_reg/Q
                         net (fo=3, routed)           0.183     1.771    ReturnLed_OBUF
    SLICE_X39Y40         LUT3 (Prop_lut3_I2_O)        0.045     1.816 r  ReturnLed_i_1/O
                         net (fo=1, routed)           0.000     1.816    ReturnLed_i_1_n_0
    SLICE_X39Y40         FDRE                                         r  ReturnLed_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    H4                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.684     1.070    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.099 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          0.863     1.962    sys_clk_IBUF_BUFG
    SLICE_X39Y40         FDRE                                         r  ReturnLed_reg/C
                         clock pessimism             -0.515     1.447    
    SLICE_X39Y40         FDRE (Hold_fdre_C_D)         0.091     1.538    ReturnLed_reg
  -------------------------------------------------------------------
                         required time                         -1.538    
                         arrival time                           1.816    
  -------------------------------------------------------------------
                         slack                                  0.278    

Slack (MET) :             0.278ns  (arrival time - required time)
  Source:                 counter_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@7.500ns period=20.000ns})
  Destination:            counter_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@7.500ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.412ns  (logic 0.274ns (66.556%)  route 0.138ns (33.444%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    H4                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.630     0.830    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.856 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          0.589     1.444    sys_clk_IBUF_BUFG
    SLICE_X38Y15         FDRE                                         r  counter_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y15         FDRE (Prop_fdre_C_Q)         0.164     1.608 r  counter_reg[14]/Q
                         net (fo=3, routed)           0.138     1.746    counter_OBUF[14]
    SLICE_X38Y15         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.856 r  counter_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.856    counter_reg[12]_i_1_n_5
    SLICE_X38Y15         FDRE                                         r  counter_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    H4                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.684     1.070    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.099 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          0.858     1.957    sys_clk_IBUF_BUFG
    SLICE_X38Y15         FDRE                                         r  counter_reg[14]/C
                         clock pessimism             -0.513     1.444    
    SLICE_X38Y15         FDRE (Hold_fdre_C_D)         0.134     1.578    counter_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.578    
                         arrival time                           1.856    
  -------------------------------------------------------------------
                         slack                                  0.278    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk
Waveform(ns):       { 0.000 7.500 }
Period(ns):         20.000
Sources:            { sys_clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         20.000      17.845     BUFGCTRL_X0Y0  sys_clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X39Y40   ReturnLed_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X38Y39   SellLed_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X38Y12   counter_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X38Y14   counter_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X38Y14   counter_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X38Y15   counter_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X38Y15   counter_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X38Y15   counter_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X38Y15   counter_reg[15]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         12.500      12.000     SLICE_X38Y12   counter_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         12.500      12.000     SLICE_X38Y14   counter_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         12.500      12.000     SLICE_X38Y14   counter_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         12.500      12.000     SLICE_X38Y15   counter_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         12.500      12.000     SLICE_X38Y15   counter_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         12.500      12.000     SLICE_X38Y15   counter_reg[13]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         12.500      12.000     SLICE_X38Y15   counter_reg[13]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         12.500      12.000     SLICE_X38Y15   counter_reg[14]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         12.500      12.000     SLICE_X38Y15   counter_reg[14]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         12.500      12.000     SLICE_X38Y15   counter_reg[15]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         7.500       7.000      SLICE_X39Y40   ReturnLed_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         7.500       7.000      SLICE_X38Y39   SellLed_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         7.500       7.000      SLICE_X38Y12   counter_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         7.500       7.000      SLICE_X38Y14   counter_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         7.500       7.000      SLICE_X38Y14   counter_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         7.500       7.000      SLICE_X38Y12   counter_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         7.500       7.000      SLICE_X38Y17   counter_reg[20]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         7.500       7.000      SLICE_X38Y17   counter_reg[21]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         7.500       7.000      SLICE_X38Y17   counter_reg[22]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         7.500       7.000      SLICE_X38Y17   counter_reg[23]/C



