
firmware.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000000c0  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00002bc0  080000c0  080000c0  000100c0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000020  08002c80  08002c80  00012c80  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08002ca0  08002ca0  0002005c  2**0
                  CONTENTS
  4 .ARM          00000008  08002ca0  08002ca0  00012ca0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08002ca8  08002ca8  0002005c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08002ca8  08002ca8  00012ca8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08002cac  08002cac  00012cac  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         0000005c  20000000  08002cb0  00020000  2**3
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000007c  2000005c  08002d0c  0002005c  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  200000d8  08002d0c  000200d8  2**0
                  ALLOC
 11 .ARM.attributes 00000028  00000000  00000000  0002005c  2**0
                  CONTENTS, READONLY
 12 .comment      00000043  00000000  00000000  00020084  2**0
                  CONTENTS, READONLY
 13 .debug_info   00006f6d  00000000  00000000  000200c7  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00001768  00000000  00000000  00027034  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00000728  00000000  00000000  000287a0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 00000569  00000000  00000000  00028ec8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  0000fe89  00000000  00000000  00029431  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   00009bbb  00000000  00000000  000392ba  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    0005f177  00000000  00000000  00042e75  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_frame  000018a8  00000000  00000000  000a1fec  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000005e  00000000  00000000  000a3894  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080000c0 <__do_global_dtors_aux>:
 80000c0:	b510      	push	{r4, lr}
 80000c2:	4c06      	ldr	r4, [pc, #24]	; (80000dc <__do_global_dtors_aux+0x1c>)
 80000c4:	7823      	ldrb	r3, [r4, #0]
 80000c6:	2b00      	cmp	r3, #0
 80000c8:	d107      	bne.n	80000da <__do_global_dtors_aux+0x1a>
 80000ca:	4b05      	ldr	r3, [pc, #20]	; (80000e0 <__do_global_dtors_aux+0x20>)
 80000cc:	2b00      	cmp	r3, #0
 80000ce:	d002      	beq.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d0:	4804      	ldr	r0, [pc, #16]	; (80000e4 <__do_global_dtors_aux+0x24>)
 80000d2:	e000      	b.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d4:	bf00      	nop
 80000d6:	2301      	movs	r3, #1
 80000d8:	7023      	strb	r3, [r4, #0]
 80000da:	bd10      	pop	{r4, pc}
 80000dc:	2000005c 	.word	0x2000005c
 80000e0:	00000000 	.word	0x00000000
 80000e4:	08002c68 	.word	0x08002c68

080000e8 <frame_dummy>:
 80000e8:	4b04      	ldr	r3, [pc, #16]	; (80000fc <frame_dummy+0x14>)
 80000ea:	b510      	push	{r4, lr}
 80000ec:	2b00      	cmp	r3, #0
 80000ee:	d003      	beq.n	80000f8 <frame_dummy+0x10>
 80000f0:	4903      	ldr	r1, [pc, #12]	; (8000100 <frame_dummy+0x18>)
 80000f2:	4804      	ldr	r0, [pc, #16]	; (8000104 <frame_dummy+0x1c>)
 80000f4:	e000      	b.n	80000f8 <frame_dummy+0x10>
 80000f6:	bf00      	nop
 80000f8:	bd10      	pop	{r4, pc}
 80000fa:	46c0      	nop			; (mov r8, r8)
 80000fc:	00000000 	.word	0x00000000
 8000100:	20000060 	.word	0x20000060
 8000104:	08002c68 	.word	0x08002c68

08000108 <__udivsi3>:
 8000108:	2200      	movs	r2, #0
 800010a:	0843      	lsrs	r3, r0, #1
 800010c:	428b      	cmp	r3, r1
 800010e:	d374      	bcc.n	80001fa <__udivsi3+0xf2>
 8000110:	0903      	lsrs	r3, r0, #4
 8000112:	428b      	cmp	r3, r1
 8000114:	d35f      	bcc.n	80001d6 <__udivsi3+0xce>
 8000116:	0a03      	lsrs	r3, r0, #8
 8000118:	428b      	cmp	r3, r1
 800011a:	d344      	bcc.n	80001a6 <__udivsi3+0x9e>
 800011c:	0b03      	lsrs	r3, r0, #12
 800011e:	428b      	cmp	r3, r1
 8000120:	d328      	bcc.n	8000174 <__udivsi3+0x6c>
 8000122:	0c03      	lsrs	r3, r0, #16
 8000124:	428b      	cmp	r3, r1
 8000126:	d30d      	bcc.n	8000144 <__udivsi3+0x3c>
 8000128:	22ff      	movs	r2, #255	; 0xff
 800012a:	0209      	lsls	r1, r1, #8
 800012c:	ba12      	rev	r2, r2
 800012e:	0c03      	lsrs	r3, r0, #16
 8000130:	428b      	cmp	r3, r1
 8000132:	d302      	bcc.n	800013a <__udivsi3+0x32>
 8000134:	1212      	asrs	r2, r2, #8
 8000136:	0209      	lsls	r1, r1, #8
 8000138:	d065      	beq.n	8000206 <__udivsi3+0xfe>
 800013a:	0b03      	lsrs	r3, r0, #12
 800013c:	428b      	cmp	r3, r1
 800013e:	d319      	bcc.n	8000174 <__udivsi3+0x6c>
 8000140:	e000      	b.n	8000144 <__udivsi3+0x3c>
 8000142:	0a09      	lsrs	r1, r1, #8
 8000144:	0bc3      	lsrs	r3, r0, #15
 8000146:	428b      	cmp	r3, r1
 8000148:	d301      	bcc.n	800014e <__udivsi3+0x46>
 800014a:	03cb      	lsls	r3, r1, #15
 800014c:	1ac0      	subs	r0, r0, r3
 800014e:	4152      	adcs	r2, r2
 8000150:	0b83      	lsrs	r3, r0, #14
 8000152:	428b      	cmp	r3, r1
 8000154:	d301      	bcc.n	800015a <__udivsi3+0x52>
 8000156:	038b      	lsls	r3, r1, #14
 8000158:	1ac0      	subs	r0, r0, r3
 800015a:	4152      	adcs	r2, r2
 800015c:	0b43      	lsrs	r3, r0, #13
 800015e:	428b      	cmp	r3, r1
 8000160:	d301      	bcc.n	8000166 <__udivsi3+0x5e>
 8000162:	034b      	lsls	r3, r1, #13
 8000164:	1ac0      	subs	r0, r0, r3
 8000166:	4152      	adcs	r2, r2
 8000168:	0b03      	lsrs	r3, r0, #12
 800016a:	428b      	cmp	r3, r1
 800016c:	d301      	bcc.n	8000172 <__udivsi3+0x6a>
 800016e:	030b      	lsls	r3, r1, #12
 8000170:	1ac0      	subs	r0, r0, r3
 8000172:	4152      	adcs	r2, r2
 8000174:	0ac3      	lsrs	r3, r0, #11
 8000176:	428b      	cmp	r3, r1
 8000178:	d301      	bcc.n	800017e <__udivsi3+0x76>
 800017a:	02cb      	lsls	r3, r1, #11
 800017c:	1ac0      	subs	r0, r0, r3
 800017e:	4152      	adcs	r2, r2
 8000180:	0a83      	lsrs	r3, r0, #10
 8000182:	428b      	cmp	r3, r1
 8000184:	d301      	bcc.n	800018a <__udivsi3+0x82>
 8000186:	028b      	lsls	r3, r1, #10
 8000188:	1ac0      	subs	r0, r0, r3
 800018a:	4152      	adcs	r2, r2
 800018c:	0a43      	lsrs	r3, r0, #9
 800018e:	428b      	cmp	r3, r1
 8000190:	d301      	bcc.n	8000196 <__udivsi3+0x8e>
 8000192:	024b      	lsls	r3, r1, #9
 8000194:	1ac0      	subs	r0, r0, r3
 8000196:	4152      	adcs	r2, r2
 8000198:	0a03      	lsrs	r3, r0, #8
 800019a:	428b      	cmp	r3, r1
 800019c:	d301      	bcc.n	80001a2 <__udivsi3+0x9a>
 800019e:	020b      	lsls	r3, r1, #8
 80001a0:	1ac0      	subs	r0, r0, r3
 80001a2:	4152      	adcs	r2, r2
 80001a4:	d2cd      	bcs.n	8000142 <__udivsi3+0x3a>
 80001a6:	09c3      	lsrs	r3, r0, #7
 80001a8:	428b      	cmp	r3, r1
 80001aa:	d301      	bcc.n	80001b0 <__udivsi3+0xa8>
 80001ac:	01cb      	lsls	r3, r1, #7
 80001ae:	1ac0      	subs	r0, r0, r3
 80001b0:	4152      	adcs	r2, r2
 80001b2:	0983      	lsrs	r3, r0, #6
 80001b4:	428b      	cmp	r3, r1
 80001b6:	d301      	bcc.n	80001bc <__udivsi3+0xb4>
 80001b8:	018b      	lsls	r3, r1, #6
 80001ba:	1ac0      	subs	r0, r0, r3
 80001bc:	4152      	adcs	r2, r2
 80001be:	0943      	lsrs	r3, r0, #5
 80001c0:	428b      	cmp	r3, r1
 80001c2:	d301      	bcc.n	80001c8 <__udivsi3+0xc0>
 80001c4:	014b      	lsls	r3, r1, #5
 80001c6:	1ac0      	subs	r0, r0, r3
 80001c8:	4152      	adcs	r2, r2
 80001ca:	0903      	lsrs	r3, r0, #4
 80001cc:	428b      	cmp	r3, r1
 80001ce:	d301      	bcc.n	80001d4 <__udivsi3+0xcc>
 80001d0:	010b      	lsls	r3, r1, #4
 80001d2:	1ac0      	subs	r0, r0, r3
 80001d4:	4152      	adcs	r2, r2
 80001d6:	08c3      	lsrs	r3, r0, #3
 80001d8:	428b      	cmp	r3, r1
 80001da:	d301      	bcc.n	80001e0 <__udivsi3+0xd8>
 80001dc:	00cb      	lsls	r3, r1, #3
 80001de:	1ac0      	subs	r0, r0, r3
 80001e0:	4152      	adcs	r2, r2
 80001e2:	0883      	lsrs	r3, r0, #2
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d301      	bcc.n	80001ec <__udivsi3+0xe4>
 80001e8:	008b      	lsls	r3, r1, #2
 80001ea:	1ac0      	subs	r0, r0, r3
 80001ec:	4152      	adcs	r2, r2
 80001ee:	0843      	lsrs	r3, r0, #1
 80001f0:	428b      	cmp	r3, r1
 80001f2:	d301      	bcc.n	80001f8 <__udivsi3+0xf0>
 80001f4:	004b      	lsls	r3, r1, #1
 80001f6:	1ac0      	subs	r0, r0, r3
 80001f8:	4152      	adcs	r2, r2
 80001fa:	1a41      	subs	r1, r0, r1
 80001fc:	d200      	bcs.n	8000200 <__udivsi3+0xf8>
 80001fe:	4601      	mov	r1, r0
 8000200:	4152      	adcs	r2, r2
 8000202:	4610      	mov	r0, r2
 8000204:	4770      	bx	lr
 8000206:	e7ff      	b.n	8000208 <__udivsi3+0x100>
 8000208:	b501      	push	{r0, lr}
 800020a:	2000      	movs	r0, #0
 800020c:	f000 f806 	bl	800021c <__aeabi_idiv0>
 8000210:	bd02      	pop	{r1, pc}
 8000212:	46c0      	nop			; (mov r8, r8)

08000214 <__aeabi_uidivmod>:
 8000214:	2900      	cmp	r1, #0
 8000216:	d0f7      	beq.n	8000208 <__udivsi3+0x100>
 8000218:	e776      	b.n	8000108 <__udivsi3>
 800021a:	4770      	bx	lr

0800021c <__aeabi_idiv0>:
 800021c:	4770      	bx	lr
 800021e:	46c0      	nop			; (mov r8, r8)

08000220 <__aeabi_uldivmod>:
 8000220:	2b00      	cmp	r3, #0
 8000222:	d111      	bne.n	8000248 <__aeabi_uldivmod+0x28>
 8000224:	2a00      	cmp	r2, #0
 8000226:	d10f      	bne.n	8000248 <__aeabi_uldivmod+0x28>
 8000228:	2900      	cmp	r1, #0
 800022a:	d100      	bne.n	800022e <__aeabi_uldivmod+0xe>
 800022c:	2800      	cmp	r0, #0
 800022e:	d002      	beq.n	8000236 <__aeabi_uldivmod+0x16>
 8000230:	2100      	movs	r1, #0
 8000232:	43c9      	mvns	r1, r1
 8000234:	0008      	movs	r0, r1
 8000236:	b407      	push	{r0, r1, r2}
 8000238:	4802      	ldr	r0, [pc, #8]	; (8000244 <__aeabi_uldivmod+0x24>)
 800023a:	a102      	add	r1, pc, #8	; (adr r1, 8000244 <__aeabi_uldivmod+0x24>)
 800023c:	1840      	adds	r0, r0, r1
 800023e:	9002      	str	r0, [sp, #8]
 8000240:	bd03      	pop	{r0, r1, pc}
 8000242:	46c0      	nop			; (mov r8, r8)
 8000244:	ffffffd9 	.word	0xffffffd9
 8000248:	b403      	push	{r0, r1}
 800024a:	4668      	mov	r0, sp
 800024c:	b501      	push	{r0, lr}
 800024e:	9802      	ldr	r0, [sp, #8]
 8000250:	f000 f834 	bl	80002bc <__udivmoddi4>
 8000254:	9b01      	ldr	r3, [sp, #4]
 8000256:	469e      	mov	lr, r3
 8000258:	b002      	add	sp, #8
 800025a:	bc0c      	pop	{r2, r3}
 800025c:	4770      	bx	lr
 800025e:	46c0      	nop			; (mov r8, r8)

08000260 <__aeabi_lmul>:
 8000260:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000262:	46ce      	mov	lr, r9
 8000264:	4699      	mov	r9, r3
 8000266:	0c03      	lsrs	r3, r0, #16
 8000268:	469c      	mov	ip, r3
 800026a:	0413      	lsls	r3, r2, #16
 800026c:	4647      	mov	r7, r8
 800026e:	0c1b      	lsrs	r3, r3, #16
 8000270:	001d      	movs	r5, r3
 8000272:	000e      	movs	r6, r1
 8000274:	4661      	mov	r1, ip
 8000276:	0404      	lsls	r4, r0, #16
 8000278:	0c24      	lsrs	r4, r4, #16
 800027a:	b580      	push	{r7, lr}
 800027c:	0007      	movs	r7, r0
 800027e:	0c10      	lsrs	r0, r2, #16
 8000280:	434b      	muls	r3, r1
 8000282:	4365      	muls	r5, r4
 8000284:	4341      	muls	r1, r0
 8000286:	4360      	muls	r0, r4
 8000288:	0c2c      	lsrs	r4, r5, #16
 800028a:	18c0      	adds	r0, r0, r3
 800028c:	1820      	adds	r0, r4, r0
 800028e:	468c      	mov	ip, r1
 8000290:	4283      	cmp	r3, r0
 8000292:	d903      	bls.n	800029c <__aeabi_lmul+0x3c>
 8000294:	2380      	movs	r3, #128	; 0x80
 8000296:	025b      	lsls	r3, r3, #9
 8000298:	4698      	mov	r8, r3
 800029a:	44c4      	add	ip, r8
 800029c:	4649      	mov	r1, r9
 800029e:	4379      	muls	r1, r7
 80002a0:	4356      	muls	r6, r2
 80002a2:	0c03      	lsrs	r3, r0, #16
 80002a4:	042d      	lsls	r5, r5, #16
 80002a6:	0c2d      	lsrs	r5, r5, #16
 80002a8:	1989      	adds	r1, r1, r6
 80002aa:	4463      	add	r3, ip
 80002ac:	0400      	lsls	r0, r0, #16
 80002ae:	1940      	adds	r0, r0, r5
 80002b0:	18c9      	adds	r1, r1, r3
 80002b2:	bcc0      	pop	{r6, r7}
 80002b4:	46b9      	mov	r9, r7
 80002b6:	46b0      	mov	r8, r6
 80002b8:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80002ba:	46c0      	nop			; (mov r8, r8)

080002bc <__udivmoddi4>:
 80002bc:	b5f0      	push	{r4, r5, r6, r7, lr}
 80002be:	4657      	mov	r7, sl
 80002c0:	464e      	mov	r6, r9
 80002c2:	4645      	mov	r5, r8
 80002c4:	46de      	mov	lr, fp
 80002c6:	b5e0      	push	{r5, r6, r7, lr}
 80002c8:	0004      	movs	r4, r0
 80002ca:	000d      	movs	r5, r1
 80002cc:	4692      	mov	sl, r2
 80002ce:	4699      	mov	r9, r3
 80002d0:	b083      	sub	sp, #12
 80002d2:	428b      	cmp	r3, r1
 80002d4:	d830      	bhi.n	8000338 <__udivmoddi4+0x7c>
 80002d6:	d02d      	beq.n	8000334 <__udivmoddi4+0x78>
 80002d8:	4649      	mov	r1, r9
 80002da:	4650      	mov	r0, sl
 80002dc:	f000 f8ba 	bl	8000454 <__clzdi2>
 80002e0:	0029      	movs	r1, r5
 80002e2:	0006      	movs	r6, r0
 80002e4:	0020      	movs	r0, r4
 80002e6:	f000 f8b5 	bl	8000454 <__clzdi2>
 80002ea:	1a33      	subs	r3, r6, r0
 80002ec:	4698      	mov	r8, r3
 80002ee:	3b20      	subs	r3, #32
 80002f0:	d434      	bmi.n	800035c <__udivmoddi4+0xa0>
 80002f2:	469b      	mov	fp, r3
 80002f4:	4653      	mov	r3, sl
 80002f6:	465a      	mov	r2, fp
 80002f8:	4093      	lsls	r3, r2
 80002fa:	4642      	mov	r2, r8
 80002fc:	001f      	movs	r7, r3
 80002fe:	4653      	mov	r3, sl
 8000300:	4093      	lsls	r3, r2
 8000302:	001e      	movs	r6, r3
 8000304:	42af      	cmp	r7, r5
 8000306:	d83b      	bhi.n	8000380 <__udivmoddi4+0xc4>
 8000308:	42af      	cmp	r7, r5
 800030a:	d100      	bne.n	800030e <__udivmoddi4+0x52>
 800030c:	e079      	b.n	8000402 <__udivmoddi4+0x146>
 800030e:	465b      	mov	r3, fp
 8000310:	1ba4      	subs	r4, r4, r6
 8000312:	41bd      	sbcs	r5, r7
 8000314:	2b00      	cmp	r3, #0
 8000316:	da00      	bge.n	800031a <__udivmoddi4+0x5e>
 8000318:	e076      	b.n	8000408 <__udivmoddi4+0x14c>
 800031a:	2200      	movs	r2, #0
 800031c:	2300      	movs	r3, #0
 800031e:	9200      	str	r2, [sp, #0]
 8000320:	9301      	str	r3, [sp, #4]
 8000322:	2301      	movs	r3, #1
 8000324:	465a      	mov	r2, fp
 8000326:	4093      	lsls	r3, r2
 8000328:	9301      	str	r3, [sp, #4]
 800032a:	2301      	movs	r3, #1
 800032c:	4642      	mov	r2, r8
 800032e:	4093      	lsls	r3, r2
 8000330:	9300      	str	r3, [sp, #0]
 8000332:	e029      	b.n	8000388 <__udivmoddi4+0xcc>
 8000334:	4282      	cmp	r2, r0
 8000336:	d9cf      	bls.n	80002d8 <__udivmoddi4+0x1c>
 8000338:	2200      	movs	r2, #0
 800033a:	2300      	movs	r3, #0
 800033c:	9200      	str	r2, [sp, #0]
 800033e:	9301      	str	r3, [sp, #4]
 8000340:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8000342:	2b00      	cmp	r3, #0
 8000344:	d001      	beq.n	800034a <__udivmoddi4+0x8e>
 8000346:	601c      	str	r4, [r3, #0]
 8000348:	605d      	str	r5, [r3, #4]
 800034a:	9800      	ldr	r0, [sp, #0]
 800034c:	9901      	ldr	r1, [sp, #4]
 800034e:	b003      	add	sp, #12
 8000350:	bcf0      	pop	{r4, r5, r6, r7}
 8000352:	46bb      	mov	fp, r7
 8000354:	46b2      	mov	sl, r6
 8000356:	46a9      	mov	r9, r5
 8000358:	46a0      	mov	r8, r4
 800035a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800035c:	4642      	mov	r2, r8
 800035e:	469b      	mov	fp, r3
 8000360:	2320      	movs	r3, #32
 8000362:	1a9b      	subs	r3, r3, r2
 8000364:	4652      	mov	r2, sl
 8000366:	40da      	lsrs	r2, r3
 8000368:	4641      	mov	r1, r8
 800036a:	0013      	movs	r3, r2
 800036c:	464a      	mov	r2, r9
 800036e:	408a      	lsls	r2, r1
 8000370:	0017      	movs	r7, r2
 8000372:	4642      	mov	r2, r8
 8000374:	431f      	orrs	r7, r3
 8000376:	4653      	mov	r3, sl
 8000378:	4093      	lsls	r3, r2
 800037a:	001e      	movs	r6, r3
 800037c:	42af      	cmp	r7, r5
 800037e:	d9c3      	bls.n	8000308 <__udivmoddi4+0x4c>
 8000380:	2200      	movs	r2, #0
 8000382:	2300      	movs	r3, #0
 8000384:	9200      	str	r2, [sp, #0]
 8000386:	9301      	str	r3, [sp, #4]
 8000388:	4643      	mov	r3, r8
 800038a:	2b00      	cmp	r3, #0
 800038c:	d0d8      	beq.n	8000340 <__udivmoddi4+0x84>
 800038e:	07fb      	lsls	r3, r7, #31
 8000390:	0872      	lsrs	r2, r6, #1
 8000392:	431a      	orrs	r2, r3
 8000394:	4646      	mov	r6, r8
 8000396:	087b      	lsrs	r3, r7, #1
 8000398:	e00e      	b.n	80003b8 <__udivmoddi4+0xfc>
 800039a:	42ab      	cmp	r3, r5
 800039c:	d101      	bne.n	80003a2 <__udivmoddi4+0xe6>
 800039e:	42a2      	cmp	r2, r4
 80003a0:	d80c      	bhi.n	80003bc <__udivmoddi4+0x100>
 80003a2:	1aa4      	subs	r4, r4, r2
 80003a4:	419d      	sbcs	r5, r3
 80003a6:	2001      	movs	r0, #1
 80003a8:	1924      	adds	r4, r4, r4
 80003aa:	416d      	adcs	r5, r5
 80003ac:	2100      	movs	r1, #0
 80003ae:	3e01      	subs	r6, #1
 80003b0:	1824      	adds	r4, r4, r0
 80003b2:	414d      	adcs	r5, r1
 80003b4:	2e00      	cmp	r6, #0
 80003b6:	d006      	beq.n	80003c6 <__udivmoddi4+0x10a>
 80003b8:	42ab      	cmp	r3, r5
 80003ba:	d9ee      	bls.n	800039a <__udivmoddi4+0xde>
 80003bc:	3e01      	subs	r6, #1
 80003be:	1924      	adds	r4, r4, r4
 80003c0:	416d      	adcs	r5, r5
 80003c2:	2e00      	cmp	r6, #0
 80003c4:	d1f8      	bne.n	80003b8 <__udivmoddi4+0xfc>
 80003c6:	9800      	ldr	r0, [sp, #0]
 80003c8:	9901      	ldr	r1, [sp, #4]
 80003ca:	465b      	mov	r3, fp
 80003cc:	1900      	adds	r0, r0, r4
 80003ce:	4169      	adcs	r1, r5
 80003d0:	2b00      	cmp	r3, #0
 80003d2:	db24      	blt.n	800041e <__udivmoddi4+0x162>
 80003d4:	002b      	movs	r3, r5
 80003d6:	465a      	mov	r2, fp
 80003d8:	4644      	mov	r4, r8
 80003da:	40d3      	lsrs	r3, r2
 80003dc:	002a      	movs	r2, r5
 80003de:	40e2      	lsrs	r2, r4
 80003e0:	001c      	movs	r4, r3
 80003e2:	465b      	mov	r3, fp
 80003e4:	0015      	movs	r5, r2
 80003e6:	2b00      	cmp	r3, #0
 80003e8:	db2a      	blt.n	8000440 <__udivmoddi4+0x184>
 80003ea:	0026      	movs	r6, r4
 80003ec:	409e      	lsls	r6, r3
 80003ee:	0033      	movs	r3, r6
 80003f0:	0026      	movs	r6, r4
 80003f2:	4647      	mov	r7, r8
 80003f4:	40be      	lsls	r6, r7
 80003f6:	0032      	movs	r2, r6
 80003f8:	1a80      	subs	r0, r0, r2
 80003fa:	4199      	sbcs	r1, r3
 80003fc:	9000      	str	r0, [sp, #0]
 80003fe:	9101      	str	r1, [sp, #4]
 8000400:	e79e      	b.n	8000340 <__udivmoddi4+0x84>
 8000402:	42a3      	cmp	r3, r4
 8000404:	d8bc      	bhi.n	8000380 <__udivmoddi4+0xc4>
 8000406:	e782      	b.n	800030e <__udivmoddi4+0x52>
 8000408:	4642      	mov	r2, r8
 800040a:	2320      	movs	r3, #32
 800040c:	2100      	movs	r1, #0
 800040e:	1a9b      	subs	r3, r3, r2
 8000410:	2200      	movs	r2, #0
 8000412:	9100      	str	r1, [sp, #0]
 8000414:	9201      	str	r2, [sp, #4]
 8000416:	2201      	movs	r2, #1
 8000418:	40da      	lsrs	r2, r3
 800041a:	9201      	str	r2, [sp, #4]
 800041c:	e785      	b.n	800032a <__udivmoddi4+0x6e>
 800041e:	4642      	mov	r2, r8
 8000420:	2320      	movs	r3, #32
 8000422:	1a9b      	subs	r3, r3, r2
 8000424:	002a      	movs	r2, r5
 8000426:	4646      	mov	r6, r8
 8000428:	409a      	lsls	r2, r3
 800042a:	0023      	movs	r3, r4
 800042c:	40f3      	lsrs	r3, r6
 800042e:	4644      	mov	r4, r8
 8000430:	4313      	orrs	r3, r2
 8000432:	002a      	movs	r2, r5
 8000434:	40e2      	lsrs	r2, r4
 8000436:	001c      	movs	r4, r3
 8000438:	465b      	mov	r3, fp
 800043a:	0015      	movs	r5, r2
 800043c:	2b00      	cmp	r3, #0
 800043e:	dad4      	bge.n	80003ea <__udivmoddi4+0x12e>
 8000440:	4642      	mov	r2, r8
 8000442:	002f      	movs	r7, r5
 8000444:	2320      	movs	r3, #32
 8000446:	0026      	movs	r6, r4
 8000448:	4097      	lsls	r7, r2
 800044a:	1a9b      	subs	r3, r3, r2
 800044c:	40de      	lsrs	r6, r3
 800044e:	003b      	movs	r3, r7
 8000450:	4333      	orrs	r3, r6
 8000452:	e7cd      	b.n	80003f0 <__udivmoddi4+0x134>

08000454 <__clzdi2>:
 8000454:	b510      	push	{r4, lr}
 8000456:	2900      	cmp	r1, #0
 8000458:	d103      	bne.n	8000462 <__clzdi2+0xe>
 800045a:	f000 f807 	bl	800046c <__clzsi2>
 800045e:	3020      	adds	r0, #32
 8000460:	e002      	b.n	8000468 <__clzdi2+0x14>
 8000462:	0008      	movs	r0, r1
 8000464:	f000 f802 	bl	800046c <__clzsi2>
 8000468:	bd10      	pop	{r4, pc}
 800046a:	46c0      	nop			; (mov r8, r8)

0800046c <__clzsi2>:
 800046c:	211c      	movs	r1, #28
 800046e:	2301      	movs	r3, #1
 8000470:	041b      	lsls	r3, r3, #16
 8000472:	4298      	cmp	r0, r3
 8000474:	d301      	bcc.n	800047a <__clzsi2+0xe>
 8000476:	0c00      	lsrs	r0, r0, #16
 8000478:	3910      	subs	r1, #16
 800047a:	0a1b      	lsrs	r3, r3, #8
 800047c:	4298      	cmp	r0, r3
 800047e:	d301      	bcc.n	8000484 <__clzsi2+0x18>
 8000480:	0a00      	lsrs	r0, r0, #8
 8000482:	3908      	subs	r1, #8
 8000484:	091b      	lsrs	r3, r3, #4
 8000486:	4298      	cmp	r0, r3
 8000488:	d301      	bcc.n	800048e <__clzsi2+0x22>
 800048a:	0900      	lsrs	r0, r0, #4
 800048c:	3904      	subs	r1, #4
 800048e:	a202      	add	r2, pc, #8	; (adr r2, 8000498 <__clzsi2+0x2c>)
 8000490:	5c10      	ldrb	r0, [r2, r0]
 8000492:	1840      	adds	r0, r0, r1
 8000494:	4770      	bx	lr
 8000496:	46c0      	nop			; (mov r8, r8)
 8000498:	02020304 	.word	0x02020304
 800049c:	01010101 	.word	0x01010101
	...

080004a8 <acc_init>:
 * 		- HAL Status
 * side effects:
 * 		- configure the accelerometer to 100Hz polling, and turn off gyro
 **/
HAL_StatusTypeDef acc_init (volatile accelerometer_t* acc)
{
 80004a8:	b5b0      	push	{r4, r5, r7, lr}
 80004aa:	b084      	sub	sp, #16
 80004ac:	af00      	add	r7, sp, #0
 80004ae:	6078      	str	r0, [r7, #4]

	HAL_StatusTypeDef status = HAL_OK;
 80004b0:	250f      	movs	r5, #15
 80004b2:	197b      	adds	r3, r7, r5
 80004b4:	2200      	movs	r2, #0
 80004b6:	701a      	strb	r2, [r3, #0]

	// configure the accelerometer to 104Hz
	status = accelerometer_write(acc, REG_CTRL1_XL, ACC_104HZ_2G);
 80004b8:	197c      	adds	r4, r7, r5
 80004ba:	687b      	ldr	r3, [r7, #4]
 80004bc:	2240      	movs	r2, #64	; 0x40
 80004be:	2110      	movs	r1, #16
 80004c0:	0018      	movs	r0, r3
 80004c2:	f000 f93b 	bl	800073c <accelerometer_write>
 80004c6:	0003      	movs	r3, r0
 80004c8:	7023      	strb	r3, [r4, #0]
	if(status != HAL_OK) return status;
 80004ca:	197b      	adds	r3, r7, r5
 80004cc:	781b      	ldrb	r3, [r3, #0]
 80004ce:	2b00      	cmp	r3, #0
 80004d0:	d002      	beq.n	80004d8 <acc_init+0x30>
 80004d2:	197b      	adds	r3, r7, r5
 80004d4:	781b      	ldrb	r3, [r3, #0]
 80004d6:	e01c      	b.n	8000512 <acc_init+0x6a>

	// turn the gyroscope off
	status = accelerometer_write(acc, REG_CTRL2_G, GYRO_OFF);
 80004d8:	250f      	movs	r5, #15
 80004da:	197c      	adds	r4, r7, r5
 80004dc:	687b      	ldr	r3, [r7, #4]
 80004de:	2200      	movs	r2, #0
 80004e0:	2111      	movs	r1, #17
 80004e2:	0018      	movs	r0, r3
 80004e4:	f000 f92a 	bl	800073c <accelerometer_write>
 80004e8:	0003      	movs	r3, r0
 80004ea:	7023      	strb	r3, [r4, #0]
	if (status != HAL_OK) return status;
 80004ec:	197b      	adds	r3, r7, r5
 80004ee:	781b      	ldrb	r3, [r3, #0]
 80004f0:	2b00      	cmp	r3, #0
 80004f2:	d002      	beq.n	80004fa <acc_init+0x52>
 80004f4:	197b      	adds	r3, r7, r5
 80004f6:	781b      	ldrb	r3, [r3, #0]
 80004f8:	e00b      	b.n	8000512 <acc_init+0x6a>

	// enable interrupts on new data on accelerometer INT2
    status = accelerometer_write(acc, REG_INT2_CTRL, DATA_RDY);
 80004fa:	250f      	movs	r5, #15
 80004fc:	197c      	adds	r4, r7, r5
 80004fe:	687b      	ldr	r3, [r7, #4]
 8000500:	2201      	movs	r2, #1
 8000502:	210e      	movs	r1, #14
 8000504:	0018      	movs	r0, r3
 8000506:	f000 f919 	bl	800073c <accelerometer_write>
 800050a:	0003      	movs	r3, r0
 800050c:	7023      	strb	r3, [r4, #0]

    return status;
 800050e:	197b      	adds	r3, r7, r5
 8000510:	781b      	ldrb	r3, [r3, #0]

}
 8000512:	0018      	movs	r0, r3
 8000514:	46bd      	mov	sp, r7
 8000516:	b004      	add	sp, #16
 8000518:	bdb0      	pop	{r4, r5, r7, pc}
	...

0800051c <read_axis>:
 * 		- HAL Status
 * 	side effects:
 * 		- updates the acceleration values inside the accelerometer struct
 **/
HAL_StatusTypeDef read_axis(volatile accelerometer_t* acc, axis_t axis)
{
 800051c:	b5b0      	push	{r4, r5, r7, lr}
 800051e:	b088      	sub	sp, #32
 8000520:	af04      	add	r7, sp, #16
 8000522:	6078      	str	r0, [r7, #4]
 8000524:	000a      	movs	r2, r1
 8000526:	1cfb      	adds	r3, r7, #3
 8000528:	701a      	strb	r2, [r3, #0]
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 800052a:	b672      	cpsid	i
}
 800052c:	46c0      	nop			; (mov r8, r8)

	__disable_irq();

    static uint8_t read_buffer[] = { 0 };

    HAL_StatusTypeDef status = HAL_OK;
 800052e:	230f      	movs	r3, #15
 8000530:	18fb      	adds	r3, r7, r3
 8000532:	2200      	movs	r2, #0
 8000534:	701a      	strb	r2, [r3, #0]

    switch(axis){
 8000536:	1cfb      	adds	r3, r7, #3
 8000538:	781b      	ldrb	r3, [r3, #0]
 800053a:	2b03      	cmp	r3, #3
 800053c:	d00b      	beq.n	8000556 <read_axis+0x3a>
 800053e:	dd00      	ble.n	8000542 <read_axis+0x26>
 8000540:	e0ee      	b.n	8000720 <read_axis+0x204>
 8000542:	2b02      	cmp	r3, #2
 8000544:	d100      	bne.n	8000548 <read_axis+0x2c>
 8000546:	e098      	b.n	800067a <read_axis+0x15e>
 8000548:	dd00      	ble.n	800054c <read_axis+0x30>
 800054a:	e0e9      	b.n	8000720 <read_axis+0x204>
 800054c:	2b00      	cmp	r3, #0
 800054e:	d002      	beq.n	8000556 <read_axis+0x3a>
 8000550:	2b01      	cmp	r3, #1
 8000552:	d04a      	beq.n	80005ea <read_axis+0xce>
 8000554:	e0e4      	b.n	8000720 <read_axis+0x204>
	  case ALL_AXIS:
	  case X_AXIS:
		  status = HAL_I2C_Mem_Read(&hi2c1, acc->slave_r_addr, OUTX_H_A, I2C_MEMADD_SIZE_8BIT, read_buffer, sizeof(read_buffer), HAL_MAX_DELAY);
 8000556:	687b      	ldr	r3, [r7, #4]
 8000558:	781b      	ldrb	r3, [r3, #0]
 800055a:	b2db      	uxtb	r3, r3
 800055c:	b299      	uxth	r1, r3
 800055e:	250f      	movs	r5, #15
 8000560:	197c      	adds	r4, r7, r5
 8000562:	4874      	ldr	r0, [pc, #464]	; (8000734 <read_axis+0x218>)
 8000564:	2301      	movs	r3, #1
 8000566:	425b      	negs	r3, r3
 8000568:	9302      	str	r3, [sp, #8]
 800056a:	2301      	movs	r3, #1
 800056c:	9301      	str	r3, [sp, #4]
 800056e:	4b72      	ldr	r3, [pc, #456]	; (8000738 <read_axis+0x21c>)
 8000570:	9300      	str	r3, [sp, #0]
 8000572:	2301      	movs	r3, #1
 8000574:	2229      	movs	r2, #41	; 0x29
 8000576:	f000 ffef 	bl	8001558 <HAL_I2C_Mem_Read>
 800057a:	0003      	movs	r3, r0
 800057c:	7023      	strb	r3, [r4, #0]
		  if(status != HAL_OK) break;
 800057e:	0028      	movs	r0, r5
 8000580:	183b      	adds	r3, r7, r0
 8000582:	781b      	ldrb	r3, [r3, #0]
 8000584:	2b00      	cmp	r3, #0
 8000586:	d000      	beq.n	800058a <read_axis+0x6e>
 8000588:	e0bb      	b.n	8000702 <read_axis+0x1e6>
		  acc->x_xlr = *read_buffer << 8;
 800058a:	4b6b      	ldr	r3, [pc, #428]	; (8000738 <read_axis+0x21c>)
 800058c:	781b      	ldrb	r3, [r3, #0]
 800058e:	021b      	lsls	r3, r3, #8
 8000590:	b21a      	sxth	r2, r3
 8000592:	687b      	ldr	r3, [r7, #4]
 8000594:	805a      	strh	r2, [r3, #2]
		  status = HAL_I2C_Mem_Read(&hi2c1, acc->slave_r_addr, OUTX_L_A, I2C_MEMADD_SIZE_8BIT, read_buffer, sizeof(read_buffer), HAL_MAX_DELAY);
 8000596:	687b      	ldr	r3, [r7, #4]
 8000598:	781b      	ldrb	r3, [r3, #0]
 800059a:	b2db      	uxtb	r3, r3
 800059c:	b299      	uxth	r1, r3
 800059e:	0005      	movs	r5, r0
 80005a0:	183c      	adds	r4, r7, r0
 80005a2:	4864      	ldr	r0, [pc, #400]	; (8000734 <read_axis+0x218>)
 80005a4:	2301      	movs	r3, #1
 80005a6:	425b      	negs	r3, r3
 80005a8:	9302      	str	r3, [sp, #8]
 80005aa:	2301      	movs	r3, #1
 80005ac:	9301      	str	r3, [sp, #4]
 80005ae:	4b62      	ldr	r3, [pc, #392]	; (8000738 <read_axis+0x21c>)
 80005b0:	9300      	str	r3, [sp, #0]
 80005b2:	2301      	movs	r3, #1
 80005b4:	2228      	movs	r2, #40	; 0x28
 80005b6:	f000 ffcf 	bl	8001558 <HAL_I2C_Mem_Read>
 80005ba:	0003      	movs	r3, r0
 80005bc:	7023      	strb	r3, [r4, #0]
		  if(status != HAL_OK) break;
 80005be:	197b      	adds	r3, r7, r5
 80005c0:	781b      	ldrb	r3, [r3, #0]
 80005c2:	2b00      	cmp	r3, #0
 80005c4:	d000      	beq.n	80005c8 <read_axis+0xac>
 80005c6:	e09e      	b.n	8000706 <read_axis+0x1ea>
		  acc->x_xlr = acc->x_xlr + *read_buffer;
 80005c8:	687b      	ldr	r3, [r7, #4]
 80005ca:	885b      	ldrh	r3, [r3, #2]
 80005cc:	b21b      	sxth	r3, r3
 80005ce:	b29a      	uxth	r2, r3
 80005d0:	4b59      	ldr	r3, [pc, #356]	; (8000738 <read_axis+0x21c>)
 80005d2:	781b      	ldrb	r3, [r3, #0]
 80005d4:	b29b      	uxth	r3, r3
 80005d6:	18d3      	adds	r3, r2, r3
 80005d8:	b29b      	uxth	r3, r3
 80005da:	b21a      	sxth	r2, r3
 80005dc:	687b      	ldr	r3, [r7, #4]
 80005de:	805a      	strh	r2, [r3, #2]
		  if(axis != ALL_AXIS) break;
 80005e0:	1cfb      	adds	r3, r7, #3
 80005e2:	781b      	ldrb	r3, [r3, #0]
 80005e4:	2b03      	cmp	r3, #3
 80005e6:	d000      	beq.n	80005ea <read_axis+0xce>
 80005e8:	e08f      	b.n	800070a <read_axis+0x1ee>
	  case Y_AXIS:
		  status = HAL_I2C_Mem_Read(&hi2c1, acc->slave_r_addr, OUTY_H_A, I2C_MEMADD_SIZE_8BIT, read_buffer, sizeof(read_buffer), HAL_MAX_DELAY);
 80005ea:	687b      	ldr	r3, [r7, #4]
 80005ec:	781b      	ldrb	r3, [r3, #0]
 80005ee:	b2db      	uxtb	r3, r3
 80005f0:	b299      	uxth	r1, r3
 80005f2:	250f      	movs	r5, #15
 80005f4:	197c      	adds	r4, r7, r5
 80005f6:	484f      	ldr	r0, [pc, #316]	; (8000734 <read_axis+0x218>)
 80005f8:	2301      	movs	r3, #1
 80005fa:	425b      	negs	r3, r3
 80005fc:	9302      	str	r3, [sp, #8]
 80005fe:	2301      	movs	r3, #1
 8000600:	9301      	str	r3, [sp, #4]
 8000602:	4b4d      	ldr	r3, [pc, #308]	; (8000738 <read_axis+0x21c>)
 8000604:	9300      	str	r3, [sp, #0]
 8000606:	2301      	movs	r3, #1
 8000608:	222b      	movs	r2, #43	; 0x2b
 800060a:	f000 ffa5 	bl	8001558 <HAL_I2C_Mem_Read>
 800060e:	0003      	movs	r3, r0
 8000610:	7023      	strb	r3, [r4, #0]
		  if(status != HAL_OK) break;
 8000612:	0028      	movs	r0, r5
 8000614:	183b      	adds	r3, r7, r0
 8000616:	781b      	ldrb	r3, [r3, #0]
 8000618:	2b00      	cmp	r3, #0
 800061a:	d000      	beq.n	800061e <read_axis+0x102>
 800061c:	e077      	b.n	800070e <read_axis+0x1f2>
		  acc->y_xlr = *read_buffer << 8;
 800061e:	4b46      	ldr	r3, [pc, #280]	; (8000738 <read_axis+0x21c>)
 8000620:	781b      	ldrb	r3, [r3, #0]
 8000622:	021b      	lsls	r3, r3, #8
 8000624:	b21a      	sxth	r2, r3
 8000626:	687b      	ldr	r3, [r7, #4]
 8000628:	809a      	strh	r2, [r3, #4]
		  status = HAL_I2C_Mem_Read(&hi2c1, acc->slave_r_addr, OUTY_L_A, I2C_MEMADD_SIZE_8BIT, read_buffer, sizeof(read_buffer), HAL_MAX_DELAY);
 800062a:	687b      	ldr	r3, [r7, #4]
 800062c:	781b      	ldrb	r3, [r3, #0]
 800062e:	b2db      	uxtb	r3, r3
 8000630:	b299      	uxth	r1, r3
 8000632:	0005      	movs	r5, r0
 8000634:	183c      	adds	r4, r7, r0
 8000636:	483f      	ldr	r0, [pc, #252]	; (8000734 <read_axis+0x218>)
 8000638:	2301      	movs	r3, #1
 800063a:	425b      	negs	r3, r3
 800063c:	9302      	str	r3, [sp, #8]
 800063e:	2301      	movs	r3, #1
 8000640:	9301      	str	r3, [sp, #4]
 8000642:	4b3d      	ldr	r3, [pc, #244]	; (8000738 <read_axis+0x21c>)
 8000644:	9300      	str	r3, [sp, #0]
 8000646:	2301      	movs	r3, #1
 8000648:	222a      	movs	r2, #42	; 0x2a
 800064a:	f000 ff85 	bl	8001558 <HAL_I2C_Mem_Read>
 800064e:	0003      	movs	r3, r0
 8000650:	7023      	strb	r3, [r4, #0]
		  if(status != HAL_OK) break;
 8000652:	197b      	adds	r3, r7, r5
 8000654:	781b      	ldrb	r3, [r3, #0]
 8000656:	2b00      	cmp	r3, #0
 8000658:	d15b      	bne.n	8000712 <read_axis+0x1f6>
		  acc->y_xlr = acc->y_xlr + *read_buffer;
 800065a:	687b      	ldr	r3, [r7, #4]
 800065c:	889b      	ldrh	r3, [r3, #4]
 800065e:	b21b      	sxth	r3, r3
 8000660:	b29a      	uxth	r2, r3
 8000662:	4b35      	ldr	r3, [pc, #212]	; (8000738 <read_axis+0x21c>)
 8000664:	781b      	ldrb	r3, [r3, #0]
 8000666:	b29b      	uxth	r3, r3
 8000668:	18d3      	adds	r3, r2, r3
 800066a:	b29b      	uxth	r3, r3
 800066c:	b21a      	sxth	r2, r3
 800066e:	687b      	ldr	r3, [r7, #4]
 8000670:	809a      	strh	r2, [r3, #4]
		  if(axis != ALL_AXIS) break;
 8000672:	1cfb      	adds	r3, r7, #3
 8000674:	781b      	ldrb	r3, [r3, #0]
 8000676:	2b03      	cmp	r3, #3
 8000678:	d14d      	bne.n	8000716 <read_axis+0x1fa>
	  case Z_AXIS:
		  status = HAL_I2C_Mem_Read(&hi2c1, acc->slave_r_addr, OUTZ_H_A, I2C_MEMADD_SIZE_8BIT, read_buffer, sizeof(read_buffer), HAL_MAX_DELAY);
 800067a:	687b      	ldr	r3, [r7, #4]
 800067c:	781b      	ldrb	r3, [r3, #0]
 800067e:	b2db      	uxtb	r3, r3
 8000680:	b299      	uxth	r1, r3
 8000682:	250f      	movs	r5, #15
 8000684:	197c      	adds	r4, r7, r5
 8000686:	482b      	ldr	r0, [pc, #172]	; (8000734 <read_axis+0x218>)
 8000688:	2301      	movs	r3, #1
 800068a:	425b      	negs	r3, r3
 800068c:	9302      	str	r3, [sp, #8]
 800068e:	2301      	movs	r3, #1
 8000690:	9301      	str	r3, [sp, #4]
 8000692:	4b29      	ldr	r3, [pc, #164]	; (8000738 <read_axis+0x21c>)
 8000694:	9300      	str	r3, [sp, #0]
 8000696:	2301      	movs	r3, #1
 8000698:	222d      	movs	r2, #45	; 0x2d
 800069a:	f000 ff5d 	bl	8001558 <HAL_I2C_Mem_Read>
 800069e:	0003      	movs	r3, r0
 80006a0:	7023      	strb	r3, [r4, #0]
		  if(status != HAL_OK) break;
 80006a2:	0028      	movs	r0, r5
 80006a4:	183b      	adds	r3, r7, r0
 80006a6:	781b      	ldrb	r3, [r3, #0]
 80006a8:	2b00      	cmp	r3, #0
 80006aa:	d136      	bne.n	800071a <read_axis+0x1fe>
		  acc->z_xlr = *read_buffer << 8;
 80006ac:	4b22      	ldr	r3, [pc, #136]	; (8000738 <read_axis+0x21c>)
 80006ae:	781b      	ldrb	r3, [r3, #0]
 80006b0:	021b      	lsls	r3, r3, #8
 80006b2:	b21a      	sxth	r2, r3
 80006b4:	687b      	ldr	r3, [r7, #4]
 80006b6:	80da      	strh	r2, [r3, #6]
		  status = HAL_I2C_Mem_Read(&hi2c1, acc->slave_r_addr, OUTZ_L_A, I2C_MEMADD_SIZE_8BIT, read_buffer, sizeof(read_buffer), HAL_MAX_DELAY);
 80006b8:	687b      	ldr	r3, [r7, #4]
 80006ba:	781b      	ldrb	r3, [r3, #0]
 80006bc:	b2db      	uxtb	r3, r3
 80006be:	b299      	uxth	r1, r3
 80006c0:	0005      	movs	r5, r0
 80006c2:	183c      	adds	r4, r7, r0
 80006c4:	481b      	ldr	r0, [pc, #108]	; (8000734 <read_axis+0x218>)
 80006c6:	2301      	movs	r3, #1
 80006c8:	425b      	negs	r3, r3
 80006ca:	9302      	str	r3, [sp, #8]
 80006cc:	2301      	movs	r3, #1
 80006ce:	9301      	str	r3, [sp, #4]
 80006d0:	4b19      	ldr	r3, [pc, #100]	; (8000738 <read_axis+0x21c>)
 80006d2:	9300      	str	r3, [sp, #0]
 80006d4:	2301      	movs	r3, #1
 80006d6:	222c      	movs	r2, #44	; 0x2c
 80006d8:	f000 ff3e 	bl	8001558 <HAL_I2C_Mem_Read>
 80006dc:	0003      	movs	r3, r0
 80006de:	7023      	strb	r3, [r4, #0]
		  if(status != HAL_OK) break;
 80006e0:	197b      	adds	r3, r7, r5
 80006e2:	781b      	ldrb	r3, [r3, #0]
 80006e4:	2b00      	cmp	r3, #0
 80006e6:	d11a      	bne.n	800071e <read_axis+0x202>
		  acc->z_xlr = acc->z_xlr + *read_buffer;
 80006e8:	687b      	ldr	r3, [r7, #4]
 80006ea:	88db      	ldrh	r3, [r3, #6]
 80006ec:	b21b      	sxth	r3, r3
 80006ee:	b29a      	uxth	r2, r3
 80006f0:	4b11      	ldr	r3, [pc, #68]	; (8000738 <read_axis+0x21c>)
 80006f2:	781b      	ldrb	r3, [r3, #0]
 80006f4:	b29b      	uxth	r3, r3
 80006f6:	18d3      	adds	r3, r2, r3
 80006f8:	b29b      	uxth	r3, r3
 80006fa:	b21a      	sxth	r2, r3
 80006fc:	687b      	ldr	r3, [r7, #4]
 80006fe:	80da      	strh	r2, [r3, #6]
		  break;
 8000700:	e00e      	b.n	8000720 <read_axis+0x204>
		  if(status != HAL_OK) break;
 8000702:	46c0      	nop			; (mov r8, r8)
 8000704:	e00c      	b.n	8000720 <read_axis+0x204>
		  if(status != HAL_OK) break;
 8000706:	46c0      	nop			; (mov r8, r8)
 8000708:	e00a      	b.n	8000720 <read_axis+0x204>
		  if(axis != ALL_AXIS) break;
 800070a:	46c0      	nop			; (mov r8, r8)
 800070c:	e008      	b.n	8000720 <read_axis+0x204>
		  if(status != HAL_OK) break;
 800070e:	46c0      	nop			; (mov r8, r8)
 8000710:	e006      	b.n	8000720 <read_axis+0x204>
		  if(status != HAL_OK) break;
 8000712:	46c0      	nop			; (mov r8, r8)
 8000714:	e004      	b.n	8000720 <read_axis+0x204>
		  if(axis != ALL_AXIS) break;
 8000716:	46c0      	nop			; (mov r8, r8)
 8000718:	e002      	b.n	8000720 <read_axis+0x204>
		  if(status != HAL_OK) break;
 800071a:	46c0      	nop			; (mov r8, r8)
 800071c:	e000      	b.n	8000720 <read_axis+0x204>
		  if(status != HAL_OK) break;
 800071e:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("cpsie i" : : : "memory");
 8000720:	b662      	cpsie	i
}
 8000722:	46c0      	nop			; (mov r8, r8)
	}

    __enable_irq();

    return status;
 8000724:	230f      	movs	r3, #15
 8000726:	18fb      	adds	r3, r7, r3
 8000728:	781b      	ldrb	r3, [r3, #0]
}
 800072a:	0018      	movs	r0, r3
 800072c:	46bd      	mov	sp, r7
 800072e:	b004      	add	sp, #16
 8000730:	bdb0      	pop	{r4, r5, r7, pc}
 8000732:	46c0      	nop			; (mov r8, r8)
 8000734:	2000007c 	.word	0x2000007c
 8000738:	20000078 	.word	0x20000078

0800073c <accelerometer_write>:
 * 		- HAL Status
 * 	side effects:
 * 		- performs and I2C write to the passed in accelerometer
 **/
HAL_StatusTypeDef accelerometer_write(volatile accelerometer_t* acc, uint8_t reg, uint8_t data)
{
 800073c:	b5b0      	push	{r4, r5, r7, lr}
 800073e:	b088      	sub	sp, #32
 8000740:	af04      	add	r7, sp, #16
 8000742:	6078      	str	r0, [r7, #4]
 8000744:	0008      	movs	r0, r1
 8000746:	0011      	movs	r1, r2
 8000748:	1cfb      	adds	r3, r7, #3
 800074a:	1c02      	adds	r2, r0, #0
 800074c:	701a      	strb	r2, [r3, #0]
 800074e:	1cbb      	adds	r3, r7, #2
 8000750:	1c0a      	adds	r2, r1, #0
 8000752:	701a      	strb	r2, [r3, #0]
  __ASM volatile ("cpsid i" : : : "memory");
 8000754:	b672      	cpsid	i
}
 8000756:	46c0      	nop			; (mov r8, r8)
	__disable_irq();
    uint8_t write_buffer[] = { 0 };
 8000758:	250c      	movs	r5, #12
 800075a:	197b      	adds	r3, r7, r5
 800075c:	4a11      	ldr	r2, [pc, #68]	; (80007a4 <accelerometer_write+0x68>)
 800075e:	7812      	ldrb	r2, [r2, #0]
 8000760:	701a      	strb	r2, [r3, #0]
	*write_buffer = data;
 8000762:	197b      	adds	r3, r7, r5
 8000764:	1cba      	adds	r2, r7, #2
 8000766:	7812      	ldrb	r2, [r2, #0]
 8000768:	701a      	strb	r2, [r3, #0]
	HAL_StatusTypeDef status = HAL_I2C_Mem_Write(&hi2c1, acc->slave_w_addr, reg, I2C_MEMADD_SIZE_8BIT, write_buffer, sizeof(write_buffer), HAL_MAX_DELAY);
 800076a:	687b      	ldr	r3, [r7, #4]
 800076c:	785b      	ldrb	r3, [r3, #1]
 800076e:	b2db      	uxtb	r3, r3
 8000770:	b299      	uxth	r1, r3
 8000772:	1cfb      	adds	r3, r7, #3
 8000774:	781b      	ldrb	r3, [r3, #0]
 8000776:	b29a      	uxth	r2, r3
 8000778:	230f      	movs	r3, #15
 800077a:	18fc      	adds	r4, r7, r3
 800077c:	480a      	ldr	r0, [pc, #40]	; (80007a8 <accelerometer_write+0x6c>)
 800077e:	2301      	movs	r3, #1
 8000780:	425b      	negs	r3, r3
 8000782:	9302      	str	r3, [sp, #8]
 8000784:	2301      	movs	r3, #1
 8000786:	9301      	str	r3, [sp, #4]
 8000788:	197b      	adds	r3, r7, r5
 800078a:	9300      	str	r3, [sp, #0]
 800078c:	2301      	movs	r3, #1
 800078e:	f000 fdb5 	bl	80012fc <HAL_I2C_Mem_Write>
 8000792:	0003      	movs	r3, r0
 8000794:	7023      	strb	r3, [r4, #0]
  __ASM volatile ("cpsie i" : : : "memory");
 8000796:	b662      	cpsie	i
}
 8000798:	46c0      	nop			; (mov r8, r8)
	__enable_irq();
}
 800079a:	46c0      	nop			; (mov r8, r8)
 800079c:	0018      	movs	r0, r3
 800079e:	46bd      	mov	sp, r7
 80007a0:	b004      	add	sp, #16
 80007a2:	bdb0      	pop	{r4, r5, r7, pc}
 80007a4:	08002c80 	.word	0x08002c80
 80007a8:	2000007c 	.word	0x2000007c

080007ac <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80007ac:	b580      	push	{r7, lr}
 80007ae:	af00      	add	r7, sp, #0


  HAL_Init();
 80007b0:	f000 fa18 	bl	8000be4 <HAL_Init>
  SystemClock_Config();
 80007b4:	f000 f828 	bl	8000808 <SystemClock_Config>
  MX_GPIO_Init();
 80007b8:	f000 f8d2 	bl	8000960 <MX_GPIO_Init>
  MX_I2C1_Init();
 80007bc:	f000 f890 	bl	80008e0 <MX_I2C1_Init>

  acc_init(&xl_l);
 80007c0:	4b0f      	ldr	r3, [pc, #60]	; (8000800 <main+0x54>)
 80007c2:	0018      	movs	r0, r3
 80007c4:	f7ff fe70 	bl	80004a8 <acc_init>
  acc_init(&xl_r);
 80007c8:	4b0e      	ldr	r3, [pc, #56]	; (8000804 <main+0x58>)
 80007ca:	0018      	movs	r0, r3
 80007cc:	f7ff fe6c 	bl	80004a8 <acc_init>

  while (1)
  {
	if(xl_r.z_xlr < 0)
 80007d0:	4b0c      	ldr	r3, [pc, #48]	; (8000804 <main+0x58>)
 80007d2:	88db      	ldrh	r3, [r3, #6]
 80007d4:	b21b      	sxth	r3, r3
 80007d6:	2b00      	cmp	r3, #0
 80007d8:	da08      	bge.n	80007ec <main+0x40>
	{
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_8, GPIO_PIN_SET);
 80007da:	2380      	movs	r3, #128	; 0x80
 80007dc:	0059      	lsls	r1, r3, #1
 80007de:	23a0      	movs	r3, #160	; 0xa0
 80007e0:	05db      	lsls	r3, r3, #23
 80007e2:	2201      	movs	r2, #1
 80007e4:	0018      	movs	r0, r3
 80007e6:	f000 fcb9 	bl	800115c <HAL_GPIO_WritePin>
 80007ea:	e7f1      	b.n	80007d0 <main+0x24>
	}
	else
	{
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_8, GPIO_PIN_RESET);
 80007ec:	2380      	movs	r3, #128	; 0x80
 80007ee:	0059      	lsls	r1, r3, #1
 80007f0:	23a0      	movs	r3, #160	; 0xa0
 80007f2:	05db      	lsls	r3, r3, #23
 80007f4:	2200      	movs	r2, #0
 80007f6:	0018      	movs	r0, r3
 80007f8:	f000 fcb0 	bl	800115c <HAL_GPIO_WritePin>
	if(xl_r.z_xlr < 0)
 80007fc:	e7e8      	b.n	80007d0 <main+0x24>
 80007fe:	46c0      	nop			; (mov r8, r8)
 8000800:	20000028 	.word	0x20000028
 8000804:	20000000 	.word	0x20000000

08000808 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000808:	b590      	push	{r4, r7, lr}
 800080a:	b099      	sub	sp, #100	; 0x64
 800080c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800080e:	242c      	movs	r4, #44	; 0x2c
 8000810:	193b      	adds	r3, r7, r4
 8000812:	0018      	movs	r0, r3
 8000814:	2334      	movs	r3, #52	; 0x34
 8000816:	001a      	movs	r2, r3
 8000818:	2100      	movs	r1, #0
 800081a:	f002 f9f9 	bl	8002c10 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800081e:	2318      	movs	r3, #24
 8000820:	18fb      	adds	r3, r7, r3
 8000822:	0018      	movs	r0, r3
 8000824:	2314      	movs	r3, #20
 8000826:	001a      	movs	r2, r3
 8000828:	2100      	movs	r1, #0
 800082a:	f002 f9f1 	bl	8002c10 <memset>
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 800082e:	003b      	movs	r3, r7
 8000830:	0018      	movs	r0, r3
 8000832:	2318      	movs	r3, #24
 8000834:	001a      	movs	r2, r3
 8000836:	2100      	movs	r1, #0
 8000838:	f002 f9ea 	bl	8002c10 <memset>

  /** Configure the main internal regulator output voltage
  */
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 800083c:	4b26      	ldr	r3, [pc, #152]	; (80008d8 <SystemClock_Config+0xd0>)
 800083e:	681b      	ldr	r3, [r3, #0]
 8000840:	4a26      	ldr	r2, [pc, #152]	; (80008dc <SystemClock_Config+0xd4>)
 8000842:	401a      	ands	r2, r3
 8000844:	4b24      	ldr	r3, [pc, #144]	; (80008d8 <SystemClock_Config+0xd0>)
 8000846:	2180      	movs	r1, #128	; 0x80
 8000848:	0109      	lsls	r1, r1, #4
 800084a:	430a      	orrs	r2, r1
 800084c:	601a      	str	r2, [r3, #0]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_MSI;
 800084e:	0021      	movs	r1, r4
 8000850:	187b      	adds	r3, r7, r1
 8000852:	2210      	movs	r2, #16
 8000854:	601a      	str	r2, [r3, #0]
  RCC_OscInitStruct.MSIState = RCC_MSI_ON;
 8000856:	187b      	adds	r3, r7, r1
 8000858:	2201      	movs	r2, #1
 800085a:	619a      	str	r2, [r3, #24]
  RCC_OscInitStruct.MSICalibrationValue = 0;
 800085c:	187b      	adds	r3, r7, r1
 800085e:	2200      	movs	r2, #0
 8000860:	61da      	str	r2, [r3, #28]
  RCC_OscInitStruct.MSIClockRange = RCC_MSIRANGE_5;
 8000862:	187b      	adds	r3, r7, r1
 8000864:	22a0      	movs	r2, #160	; 0xa0
 8000866:	0212      	lsls	r2, r2, #8
 8000868:	621a      	str	r2, [r3, #32]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 800086a:	187b      	adds	r3, r7, r1
 800086c:	2200      	movs	r2, #0
 800086e:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000870:	187b      	adds	r3, r7, r1
 8000872:	0018      	movs	r0, r3
 8000874:	f001 fb36 	bl	8001ee4 <HAL_RCC_OscConfig>
 8000878:	1e03      	subs	r3, r0, #0
 800087a:	d001      	beq.n	8000880 <SystemClock_Config+0x78>
  {
    Error_Handler();
 800087c:	f000 f902 	bl	8000a84 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000880:	2118      	movs	r1, #24
 8000882:	187b      	adds	r3, r7, r1
 8000884:	220f      	movs	r2, #15
 8000886:	601a      	str	r2, [r3, #0]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_MSI;
 8000888:	187b      	adds	r3, r7, r1
 800088a:	2200      	movs	r2, #0
 800088c:	605a      	str	r2, [r3, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800088e:	187b      	adds	r3, r7, r1
 8000890:	2200      	movs	r2, #0
 8000892:	609a      	str	r2, [r3, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8000894:	187b      	adds	r3, r7, r1
 8000896:	2200      	movs	r2, #0
 8000898:	60da      	str	r2, [r3, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 800089a:	187b      	adds	r3, r7, r1
 800089c:	2200      	movs	r2, #0
 800089e:	611a      	str	r2, [r3, #16]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 80008a0:	187b      	adds	r3, r7, r1
 80008a2:	2100      	movs	r1, #0
 80008a4:	0018      	movs	r0, r3
 80008a6:	f001 fe99 	bl	80025dc <HAL_RCC_ClockConfig>
 80008aa:	1e03      	subs	r3, r0, #0
 80008ac:	d001      	beq.n	80008b2 <SystemClock_Config+0xaa>
  {
    Error_Handler();
 80008ae:	f000 f8e9 	bl	8000a84 <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_I2C1;
 80008b2:	003b      	movs	r3, r7
 80008b4:	2208      	movs	r2, #8
 80008b6:	601a      	str	r2, [r3, #0]
  PeriphClkInit.I2c1ClockSelection = RCC_I2C1CLKSOURCE_PCLK1;
 80008b8:	003b      	movs	r3, r7
 80008ba:	2200      	movs	r2, #0
 80008bc:	611a      	str	r2, [r3, #16]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80008be:	003b      	movs	r3, r7
 80008c0:	0018      	movs	r0, r3
 80008c2:	f002 f879 	bl	80029b8 <HAL_RCCEx_PeriphCLKConfig>
 80008c6:	1e03      	subs	r3, r0, #0
 80008c8:	d001      	beq.n	80008ce <SystemClock_Config+0xc6>
  {
    Error_Handler();
 80008ca:	f000 f8db 	bl	8000a84 <Error_Handler>
  }
}
 80008ce:	46c0      	nop			; (mov r8, r8)
 80008d0:	46bd      	mov	sp, r7
 80008d2:	b019      	add	sp, #100	; 0x64
 80008d4:	bd90      	pop	{r4, r7, pc}
 80008d6:	46c0      	nop			; (mov r8, r8)
 80008d8:	40007000 	.word	0x40007000
 80008dc:	ffffe7ff 	.word	0xffffe7ff

080008e0 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 80008e0:	b580      	push	{r7, lr}
 80008e2:	af00      	add	r7, sp, #0


  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 80008e4:	4b1c      	ldr	r3, [pc, #112]	; (8000958 <MX_I2C1_Init+0x78>)
 80008e6:	4a1d      	ldr	r2, [pc, #116]	; (800095c <MX_I2C1_Init+0x7c>)
 80008e8:	601a      	str	r2, [r3, #0]
  hi2c1.Init.Timing = 0x00000708;
 80008ea:	4b1b      	ldr	r3, [pc, #108]	; (8000958 <MX_I2C1_Init+0x78>)
 80008ec:	22e1      	movs	r2, #225	; 0xe1
 80008ee:	00d2      	lsls	r2, r2, #3
 80008f0:	605a      	str	r2, [r3, #4]
  hi2c1.Init.OwnAddress1 = 0;
 80008f2:	4b19      	ldr	r3, [pc, #100]	; (8000958 <MX_I2C1_Init+0x78>)
 80008f4:	2200      	movs	r2, #0
 80008f6:	609a      	str	r2, [r3, #8]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 80008f8:	4b17      	ldr	r3, [pc, #92]	; (8000958 <MX_I2C1_Init+0x78>)
 80008fa:	2201      	movs	r2, #1
 80008fc:	60da      	str	r2, [r3, #12]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 80008fe:	4b16      	ldr	r3, [pc, #88]	; (8000958 <MX_I2C1_Init+0x78>)
 8000900:	2200      	movs	r2, #0
 8000902:	611a      	str	r2, [r3, #16]
  hi2c1.Init.OwnAddress2 = 0;
 8000904:	4b14      	ldr	r3, [pc, #80]	; (8000958 <MX_I2C1_Init+0x78>)
 8000906:	2200      	movs	r2, #0
 8000908:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 800090a:	4b13      	ldr	r3, [pc, #76]	; (8000958 <MX_I2C1_Init+0x78>)
 800090c:	2200      	movs	r2, #0
 800090e:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8000910:	4b11      	ldr	r3, [pc, #68]	; (8000958 <MX_I2C1_Init+0x78>)
 8000912:	2200      	movs	r2, #0
 8000914:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8000916:	4b10      	ldr	r3, [pc, #64]	; (8000958 <MX_I2C1_Init+0x78>)
 8000918:	2200      	movs	r2, #0
 800091a:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 800091c:	4b0e      	ldr	r3, [pc, #56]	; (8000958 <MX_I2C1_Init+0x78>)
 800091e:	0018      	movs	r0, r3
 8000920:	f000 fc56 	bl	80011d0 <HAL_I2C_Init>
 8000924:	1e03      	subs	r3, r0, #0
 8000926:	d001      	beq.n	800092c <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 8000928:	f000 f8ac 	bl	8000a84 <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 800092c:	4b0a      	ldr	r3, [pc, #40]	; (8000958 <MX_I2C1_Init+0x78>)
 800092e:	2100      	movs	r1, #0
 8000930:	0018      	movs	r0, r3
 8000932:	f001 fa3f 	bl	8001db4 <HAL_I2CEx_ConfigAnalogFilter>
 8000936:	1e03      	subs	r3, r0, #0
 8000938:	d001      	beq.n	800093e <MX_I2C1_Init+0x5e>
  {
    Error_Handler();
 800093a:	f000 f8a3 	bl	8000a84 <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 800093e:	4b06      	ldr	r3, [pc, #24]	; (8000958 <MX_I2C1_Init+0x78>)
 8000940:	2100      	movs	r1, #0
 8000942:	0018      	movs	r0, r3
 8000944:	f001 fa82 	bl	8001e4c <HAL_I2CEx_ConfigDigitalFilter>
 8000948:	1e03      	subs	r3, r0, #0
 800094a:	d001      	beq.n	8000950 <MX_I2C1_Init+0x70>
  {
    Error_Handler();
 800094c:	f000 f89a 	bl	8000a84 <Error_Handler>
  }

}
 8000950:	46c0      	nop			; (mov r8, r8)
 8000952:	46bd      	mov	sp, r7
 8000954:	bd80      	pop	{r7, pc}
 8000956:	46c0      	nop			; (mov r8, r8)
 8000958:	2000007c 	.word	0x2000007c
 800095c:	40005400 	.word	0x40005400

08000960 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000960:	b590      	push	{r4, r7, lr}
 8000962:	b089      	sub	sp, #36	; 0x24
 8000964:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000966:	240c      	movs	r4, #12
 8000968:	193b      	adds	r3, r7, r4
 800096a:	0018      	movs	r0, r3
 800096c:	2314      	movs	r3, #20
 800096e:	001a      	movs	r2, r3
 8000970:	2100      	movs	r1, #0
 8000972:	f002 f94d 	bl	8002c10 <memset>

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000976:	4b28      	ldr	r3, [pc, #160]	; (8000a18 <MX_GPIO_Init+0xb8>)
 8000978:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800097a:	4b27      	ldr	r3, [pc, #156]	; (8000a18 <MX_GPIO_Init+0xb8>)
 800097c:	2102      	movs	r1, #2
 800097e:	430a      	orrs	r2, r1
 8000980:	62da      	str	r2, [r3, #44]	; 0x2c
 8000982:	4b25      	ldr	r3, [pc, #148]	; (8000a18 <MX_GPIO_Init+0xb8>)
 8000984:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000986:	2202      	movs	r2, #2
 8000988:	4013      	ands	r3, r2
 800098a:	60bb      	str	r3, [r7, #8]
 800098c:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800098e:	4b22      	ldr	r3, [pc, #136]	; (8000a18 <MX_GPIO_Init+0xb8>)
 8000990:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8000992:	4b21      	ldr	r3, [pc, #132]	; (8000a18 <MX_GPIO_Init+0xb8>)
 8000994:	2101      	movs	r1, #1
 8000996:	430a      	orrs	r2, r1
 8000998:	62da      	str	r2, [r3, #44]	; 0x2c
 800099a:	4b1f      	ldr	r3, [pc, #124]	; (8000a18 <MX_GPIO_Init+0xb8>)
 800099c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800099e:	2201      	movs	r2, #1
 80009a0:	4013      	ands	r3, r2
 80009a2:	607b      	str	r3, [r7, #4]
 80009a4:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_8, GPIO_PIN_RESET);
 80009a6:	2380      	movs	r3, #128	; 0x80
 80009a8:	0059      	lsls	r1, r3, #1
 80009aa:	23a0      	movs	r3, #160	; 0xa0
 80009ac:	05db      	lsls	r3, r3, #23
 80009ae:	2200      	movs	r2, #0
 80009b0:	0018      	movs	r0, r3
 80009b2:	f000 fbd3 	bl	800115c <HAL_GPIO_WritePin>

  /*Configure GPIO pins : ACC_INT0_Pin ACC_INT1_Pin */
  GPIO_InitStruct.Pin = ACC_INT0_Pin|ACC_INT1_Pin;
 80009b6:	193b      	adds	r3, r7, r4
 80009b8:	2203      	movs	r2, #3
 80009ba:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 80009bc:	193b      	adds	r3, r7, r4
 80009be:	2284      	movs	r2, #132	; 0x84
 80009c0:	0392      	lsls	r2, r2, #14
 80009c2:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80009c4:	193b      	adds	r3, r7, r4
 80009c6:	2200      	movs	r2, #0
 80009c8:	609a      	str	r2, [r3, #8]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80009ca:	193b      	adds	r3, r7, r4
 80009cc:	4a13      	ldr	r2, [pc, #76]	; (8000a1c <MX_GPIO_Init+0xbc>)
 80009ce:	0019      	movs	r1, r3
 80009d0:	0010      	movs	r0, r2
 80009d2:	f000 fa55 	bl	8000e80 <HAL_GPIO_Init>

  /*Configure GPIO pin : PA8 */
  GPIO_InitStruct.Pin = GPIO_PIN_8;
 80009d6:	0021      	movs	r1, r4
 80009d8:	193b      	adds	r3, r7, r4
 80009da:	2280      	movs	r2, #128	; 0x80
 80009dc:	0052      	lsls	r2, r2, #1
 80009de:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80009e0:	187b      	adds	r3, r7, r1
 80009e2:	2201      	movs	r2, #1
 80009e4:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80009e6:	187b      	adds	r3, r7, r1
 80009e8:	2200      	movs	r2, #0
 80009ea:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80009ec:	187b      	adds	r3, r7, r1
 80009ee:	2200      	movs	r2, #0
 80009f0:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80009f2:	187a      	adds	r2, r7, r1
 80009f4:	23a0      	movs	r3, #160	; 0xa0
 80009f6:	05db      	lsls	r3, r3, #23
 80009f8:	0011      	movs	r1, r2
 80009fa:	0018      	movs	r0, r3
 80009fc:	f000 fa40 	bl	8000e80 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI0_1_IRQn, 0, 0);
 8000a00:	2200      	movs	r2, #0
 8000a02:	2100      	movs	r1, #0
 8000a04:	2005      	movs	r0, #5
 8000a06:	f000 fa09 	bl	8000e1c <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI0_1_IRQn);
 8000a0a:	2005      	movs	r0, #5
 8000a0c:	f000 fa1b 	bl	8000e46 <HAL_NVIC_EnableIRQ>

}
 8000a10:	46c0      	nop			; (mov r8, r8)
 8000a12:	46bd      	mov	sp, r7
 8000a14:	b009      	add	sp, #36	; 0x24
 8000a16:	bd90      	pop	{r4, r7, pc}
 8000a18:	40021000 	.word	0x40021000
 8000a1c:	50000400 	.word	0x50000400

08000a20 <HAL_GPIO_EXTI_Callback>:
  * @brief Interrupt Callback function
  * @param GPIO_Pin - the pin that triggered the interrupt
  * @retval None
  */
void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 8000a20:	b580      	push	{r7, lr}
 8000a22:	b082      	sub	sp, #8
 8000a24:	af00      	add	r7, sp, #0
 8000a26:	0002      	movs	r2, r0
 8000a28:	1dbb      	adds	r3, r7, #6
 8000a2a:	801a      	strh	r2, [r3, #0]
	static HAL_StatusTypeDef status;

	if(xl_r.irq_pin == GPIO_Pin)
 8000a2c:	4b12      	ldr	r3, [pc, #72]	; (8000a78 <HAL_GPIO_EXTI_Callback+0x58>)
 8000a2e:	8c1b      	ldrh	r3, [r3, #32]
 8000a30:	b29b      	uxth	r3, r3
 8000a32:	1dba      	adds	r2, r7, #6
 8000a34:	8812      	ldrh	r2, [r2, #0]
 8000a36:	429a      	cmp	r2, r3
 8000a38:	d108      	bne.n	8000a4c <HAL_GPIO_EXTI_Callback+0x2c>
	{
		status = read_axis(&xl_r, ALL_AXIS);
 8000a3a:	4b0f      	ldr	r3, [pc, #60]	; (8000a78 <HAL_GPIO_EXTI_Callback+0x58>)
 8000a3c:	2103      	movs	r1, #3
 8000a3e:	0018      	movs	r0, r3
 8000a40:	f7ff fd6c 	bl	800051c <read_axis>
 8000a44:	0003      	movs	r3, r0
 8000a46:	001a      	movs	r2, r3
 8000a48:	4b0c      	ldr	r3, [pc, #48]	; (8000a7c <HAL_GPIO_EXTI_Callback+0x5c>)
 8000a4a:	701a      	strb	r2, [r3, #0]
	}
	if(xl_l.irq_pin == GPIO_Pin)
 8000a4c:	4b0c      	ldr	r3, [pc, #48]	; (8000a80 <HAL_GPIO_EXTI_Callback+0x60>)
 8000a4e:	8c1b      	ldrh	r3, [r3, #32]
 8000a50:	b29b      	uxth	r3, r3
 8000a52:	1dba      	adds	r2, r7, #6
 8000a54:	8812      	ldrh	r2, [r2, #0]
 8000a56:	429a      	cmp	r2, r3
 8000a58:	d109      	bne.n	8000a6e <HAL_GPIO_EXTI_Callback+0x4e>
	{
		status = read_axis(&xl_l, ALL_AXIS);
 8000a5a:	4b09      	ldr	r3, [pc, #36]	; (8000a80 <HAL_GPIO_EXTI_Callback+0x60>)
 8000a5c:	2103      	movs	r1, #3
 8000a5e:	0018      	movs	r0, r3
 8000a60:	f7ff fd5c 	bl	800051c <read_axis>
 8000a64:	0003      	movs	r3, r0
 8000a66:	001a      	movs	r2, r3
 8000a68:	4b04      	ldr	r3, [pc, #16]	; (8000a7c <HAL_GPIO_EXTI_Callback+0x5c>)
 8000a6a:	701a      	strb	r2, [r3, #0]
	}

	return;
 8000a6c:	46c0      	nop			; (mov r8, r8)
 8000a6e:	46c0      	nop			; (mov r8, r8)
}
 8000a70:	46bd      	mov	sp, r7
 8000a72:	b002      	add	sp, #8
 8000a74:	bd80      	pop	{r7, pc}
 8000a76:	46c0      	nop			; (mov r8, r8)
 8000a78:	20000000 	.word	0x20000000
 8000a7c:	200000d0 	.word	0x200000d0
 8000a80:	20000028 	.word	0x20000028

08000a84 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000a84:	b580      	push	{r7, lr}
 8000a86:	af00      	add	r7, sp, #0
  __ASM volatile ("cpsid i" : : : "memory");
 8000a88:	b672      	cpsid	i
}
 8000a8a:	46c0      	nop			; (mov r8, r8)
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000a8c:	e7fe      	b.n	8000a8c <Error_Handler+0x8>
	...

08000a90 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000a90:	b580      	push	{r7, lr}
 8000a92:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000a94:	4b07      	ldr	r3, [pc, #28]	; (8000ab4 <HAL_MspInit+0x24>)
 8000a96:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8000a98:	4b06      	ldr	r3, [pc, #24]	; (8000ab4 <HAL_MspInit+0x24>)
 8000a9a:	2101      	movs	r1, #1
 8000a9c:	430a      	orrs	r2, r1
 8000a9e:	635a      	str	r2, [r3, #52]	; 0x34
  __HAL_RCC_PWR_CLK_ENABLE();
 8000aa0:	4b04      	ldr	r3, [pc, #16]	; (8000ab4 <HAL_MspInit+0x24>)
 8000aa2:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8000aa4:	4b03      	ldr	r3, [pc, #12]	; (8000ab4 <HAL_MspInit+0x24>)
 8000aa6:	2180      	movs	r1, #128	; 0x80
 8000aa8:	0549      	lsls	r1, r1, #21
 8000aaa:	430a      	orrs	r2, r1
 8000aac:	639a      	str	r2, [r3, #56]	; 0x38
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000aae:	46c0      	nop			; (mov r8, r8)
 8000ab0:	46bd      	mov	sp, r7
 8000ab2:	bd80      	pop	{r7, pc}
 8000ab4:	40021000 	.word	0x40021000

08000ab8 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8000ab8:	b590      	push	{r4, r7, lr}
 8000aba:	b089      	sub	sp, #36	; 0x24
 8000abc:	af00      	add	r7, sp, #0
 8000abe:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000ac0:	240c      	movs	r4, #12
 8000ac2:	193b      	adds	r3, r7, r4
 8000ac4:	0018      	movs	r0, r3
 8000ac6:	2314      	movs	r3, #20
 8000ac8:	001a      	movs	r2, r3
 8000aca:	2100      	movs	r1, #0
 8000acc:	f002 f8a0 	bl	8002c10 <memset>
  if(hi2c->Instance==I2C1)
 8000ad0:	687b      	ldr	r3, [r7, #4]
 8000ad2:	681b      	ldr	r3, [r3, #0]
 8000ad4:	4a18      	ldr	r2, [pc, #96]	; (8000b38 <HAL_I2C_MspInit+0x80>)
 8000ad6:	4293      	cmp	r3, r2
 8000ad8:	d12a      	bne.n	8000b30 <HAL_I2C_MspInit+0x78>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000ada:	4b18      	ldr	r3, [pc, #96]	; (8000b3c <HAL_I2C_MspInit+0x84>)
 8000adc:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8000ade:	4b17      	ldr	r3, [pc, #92]	; (8000b3c <HAL_I2C_MspInit+0x84>)
 8000ae0:	2101      	movs	r1, #1
 8000ae2:	430a      	orrs	r2, r1
 8000ae4:	62da      	str	r2, [r3, #44]	; 0x2c
 8000ae6:	4b15      	ldr	r3, [pc, #84]	; (8000b3c <HAL_I2C_MspInit+0x84>)
 8000ae8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000aea:	2201      	movs	r2, #1
 8000aec:	4013      	ands	r3, r2
 8000aee:	60bb      	str	r3, [r7, #8]
 8000af0:	68bb      	ldr	r3, [r7, #8]
    /**I2C1 GPIO Configuration
    PA9     ------> I2C1_SCL
    PA10     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 8000af2:	193b      	adds	r3, r7, r4
 8000af4:	22c0      	movs	r2, #192	; 0xc0
 8000af6:	00d2      	lsls	r2, r2, #3
 8000af8:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8000afa:	0021      	movs	r1, r4
 8000afc:	187b      	adds	r3, r7, r1
 8000afe:	2212      	movs	r2, #18
 8000b00:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8000b02:	187b      	adds	r3, r7, r1
 8000b04:	2201      	movs	r2, #1
 8000b06:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000b08:	187b      	adds	r3, r7, r1
 8000b0a:	2203      	movs	r2, #3
 8000b0c:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF1_I2C1;
 8000b0e:	187b      	adds	r3, r7, r1
 8000b10:	2201      	movs	r2, #1
 8000b12:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000b14:	187a      	adds	r2, r7, r1
 8000b16:	23a0      	movs	r3, #160	; 0xa0
 8000b18:	05db      	lsls	r3, r3, #23
 8000b1a:	0011      	movs	r1, r2
 8000b1c:	0018      	movs	r0, r3
 8000b1e:	f000 f9af 	bl	8000e80 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8000b22:	4b06      	ldr	r3, [pc, #24]	; (8000b3c <HAL_I2C_MspInit+0x84>)
 8000b24:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8000b26:	4b05      	ldr	r3, [pc, #20]	; (8000b3c <HAL_I2C_MspInit+0x84>)
 8000b28:	2180      	movs	r1, #128	; 0x80
 8000b2a:	0389      	lsls	r1, r1, #14
 8000b2c:	430a      	orrs	r2, r1
 8000b2e:	639a      	str	r2, [r3, #56]	; 0x38
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }

}
 8000b30:	46c0      	nop			; (mov r8, r8)
 8000b32:	46bd      	mov	sp, r7
 8000b34:	b009      	add	sp, #36	; 0x24
 8000b36:	bd90      	pop	{r4, r7, pc}
 8000b38:	40005400 	.word	0x40005400
 8000b3c:	40021000 	.word	0x40021000

08000b40 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable Interrupt.
  */
void NMI_Handler(void)
{
 8000b40:	b580      	push	{r7, lr}
 8000b42:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8000b44:	e7fe      	b.n	8000b44 <NMI_Handler+0x4>

08000b46 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000b46:	b580      	push	{r7, lr}
 8000b48:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000b4a:	e7fe      	b.n	8000b4a <HardFault_Handler+0x4>

08000b4c <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000b4c:	b580      	push	{r7, lr}
 8000b4e:	af00      	add	r7, sp, #0

  /* USER CODE END SVC_IRQn 0 */
  /* USER CODE BEGIN SVC_IRQn 1 */

  /* USER CODE END SVC_IRQn 1 */
}
 8000b50:	46c0      	nop			; (mov r8, r8)
 8000b52:	46bd      	mov	sp, r7
 8000b54:	bd80      	pop	{r7, pc}

08000b56 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000b56:	b580      	push	{r7, lr}
 8000b58:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000b5a:	46c0      	nop			; (mov r8, r8)
 8000b5c:	46bd      	mov	sp, r7
 8000b5e:	bd80      	pop	{r7, pc}

08000b60 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000b60:	b580      	push	{r7, lr}
 8000b62:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000b64:	f000 f892 	bl	8000c8c <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000b68:	46c0      	nop			; (mov r8, r8)
 8000b6a:	46bd      	mov	sp, r7
 8000b6c:	bd80      	pop	{r7, pc}

08000b6e <EXTI0_1_IRQHandler>:

/**
  * @brief This function handles EXTI line 0 and line 1 interrupts.
  */
void EXTI0_1_IRQHandler(void)
{
 8000b6e:	b580      	push	{r7, lr}
 8000b70:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI0_1_IRQn 0 */

  /* USER CODE END EXTI0_1_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(ACC_INT0_Pin);
 8000b72:	2001      	movs	r0, #1
 8000b74:	f000 fb10 	bl	8001198 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(ACC_INT1_Pin);
 8000b78:	2002      	movs	r0, #2
 8000b7a:	f000 fb0d 	bl	8001198 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI0_1_IRQn 1 */

  /* USER CODE END EXTI0_1_IRQn 1 */
}
 8000b7e:	46c0      	nop			; (mov r8, r8)
 8000b80:	46bd      	mov	sp, r7
 8000b82:	bd80      	pop	{r7, pc}

08000b84 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8000b84:	b580      	push	{r7, lr}
 8000b86:	af00      	add	r7, sp, #0
  /* Configure the Vector Table location add offset address ------------------*/
#if defined (USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8000b88:	46c0      	nop			; (mov r8, r8)
 8000b8a:	46bd      	mov	sp, r7
 8000b8c:	bd80      	pop	{r7, pc}
	...

08000b90 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
   ldr   r0, =_estack
 8000b90:	480d      	ldr	r0, [pc, #52]	; (8000bc8 <LoopForever+0x2>)
   mov   sp, r0          /* set stack pointer */
 8000b92:	4685      	mov	sp, r0
   
/* Call the clock system initialization function.*/
  bl  SystemInit
 8000b94:	f7ff fff6 	bl	8000b84 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8000b98:	480c      	ldr	r0, [pc, #48]	; (8000bcc <LoopForever+0x6>)
  ldr r1, =_edata
 8000b9a:	490d      	ldr	r1, [pc, #52]	; (8000bd0 <LoopForever+0xa>)
  ldr r2, =_sidata
 8000b9c:	4a0d      	ldr	r2, [pc, #52]	; (8000bd4 <LoopForever+0xe>)
  movs r3, #0
 8000b9e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000ba0:	e002      	b.n	8000ba8 <LoopCopyDataInit>

08000ba2 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000ba2:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000ba4:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000ba6:	3304      	adds	r3, #4

08000ba8 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000ba8:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000baa:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000bac:	d3f9      	bcc.n	8000ba2 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000bae:	4a0a      	ldr	r2, [pc, #40]	; (8000bd8 <LoopForever+0x12>)
  ldr r4, =_ebss
 8000bb0:	4c0a      	ldr	r4, [pc, #40]	; (8000bdc <LoopForever+0x16>)
  movs r3, #0
 8000bb2:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000bb4:	e001      	b.n	8000bba <LoopFillZerobss>

08000bb6 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000bb6:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000bb8:	3204      	adds	r2, #4

08000bba <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000bba:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000bbc:	d3fb      	bcc.n	8000bb6 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8000bbe:	f002 f82f 	bl	8002c20 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8000bc2:	f7ff fdf3 	bl	80007ac <main>

08000bc6 <LoopForever>:

LoopForever:
    b LoopForever
 8000bc6:	e7fe      	b.n	8000bc6 <LoopForever>
   ldr   r0, =_estack
 8000bc8:	20002000 	.word	0x20002000
  ldr r0, =_sdata
 8000bcc:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000bd0:	2000005c 	.word	0x2000005c
  ldr r2, =_sidata
 8000bd4:	08002cb0 	.word	0x08002cb0
  ldr r2, =_sbss
 8000bd8:	2000005c 	.word	0x2000005c
  ldr r4, =_ebss
 8000bdc:	200000d8 	.word	0x200000d8

08000be0 <ADC1_COMP_IRQHandler>:
 * @retval : None
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8000be0:	e7fe      	b.n	8000be0 <ADC1_COMP_IRQHandler>
	...

08000be4 <HAL_Init>:
  *        In the default implementation,Systick is used as source of time base.
  *        the tick variable is incremented each 1ms in its ISR.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000be4:	b580      	push	{r7, lr}
 8000be6:	b082      	sub	sp, #8
 8000be8:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8000bea:	1dfb      	adds	r3, r7, #7
 8000bec:	2200      	movs	r2, #0
 8000bee:	701a      	strb	r2, [r3, #0]
#if (BUFFER_CACHE_DISABLE != 0)
  __HAL_FLASH_BUFFER_CACHE_DISABLE();
#endif /* BUFFER_CACHE_DISABLE */

#if (PREREAD_ENABLE != 0)
  __HAL_FLASH_PREREAD_BUFFER_ENABLE();
 8000bf0:	4b0b      	ldr	r3, [pc, #44]	; (8000c20 <HAL_Init+0x3c>)
 8000bf2:	681a      	ldr	r2, [r3, #0]
 8000bf4:	4b0a      	ldr	r3, [pc, #40]	; (8000c20 <HAL_Init+0x3c>)
 8000bf6:	2140      	movs	r1, #64	; 0x40
 8000bf8:	430a      	orrs	r2, r1
 8000bfa:	601a      	str	r2, [r3, #0]
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8000bfc:	2003      	movs	r0, #3
 8000bfe:	f000 f811 	bl	8000c24 <HAL_InitTick>
 8000c02:	1e03      	subs	r3, r0, #0
 8000c04:	d003      	beq.n	8000c0e <HAL_Init+0x2a>
  {
    status = HAL_ERROR;
 8000c06:	1dfb      	adds	r3, r7, #7
 8000c08:	2201      	movs	r2, #1
 8000c0a:	701a      	strb	r2, [r3, #0]
 8000c0c:	e001      	b.n	8000c12 <HAL_Init+0x2e>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8000c0e:	f7ff ff3f 	bl	8000a90 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8000c12:	1dfb      	adds	r3, r7, #7
 8000c14:	781b      	ldrb	r3, [r3, #0]
}
 8000c16:	0018      	movs	r0, r3
 8000c18:	46bd      	mov	sp, r7
 8000c1a:	b002      	add	sp, #8
 8000c1c:	bd80      	pop	{r7, pc}
 8000c1e:	46c0      	nop			; (mov r8, r8)
 8000c20:	40022000 	.word	0x40022000

08000c24 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000c24:	b590      	push	{r4, r7, lr}
 8000c26:	b083      	sub	sp, #12
 8000c28:	af00      	add	r7, sp, #0
 8000c2a:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8000c2c:	4b14      	ldr	r3, [pc, #80]	; (8000c80 <HAL_InitTick+0x5c>)
 8000c2e:	681c      	ldr	r4, [r3, #0]
 8000c30:	4b14      	ldr	r3, [pc, #80]	; (8000c84 <HAL_InitTick+0x60>)
 8000c32:	781b      	ldrb	r3, [r3, #0]
 8000c34:	0019      	movs	r1, r3
 8000c36:	23fa      	movs	r3, #250	; 0xfa
 8000c38:	0098      	lsls	r0, r3, #2
 8000c3a:	f7ff fa65 	bl	8000108 <__udivsi3>
 8000c3e:	0003      	movs	r3, r0
 8000c40:	0019      	movs	r1, r3
 8000c42:	0020      	movs	r0, r4
 8000c44:	f7ff fa60 	bl	8000108 <__udivsi3>
 8000c48:	0003      	movs	r3, r0
 8000c4a:	0018      	movs	r0, r3
 8000c4c:	f000 f90b 	bl	8000e66 <HAL_SYSTICK_Config>
 8000c50:	1e03      	subs	r3, r0, #0
 8000c52:	d001      	beq.n	8000c58 <HAL_InitTick+0x34>
  {
    return HAL_ERROR;
 8000c54:	2301      	movs	r3, #1
 8000c56:	e00f      	b.n	8000c78 <HAL_InitTick+0x54>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000c58:	687b      	ldr	r3, [r7, #4]
 8000c5a:	2b03      	cmp	r3, #3
 8000c5c:	d80b      	bhi.n	8000c76 <HAL_InitTick+0x52>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000c5e:	6879      	ldr	r1, [r7, #4]
 8000c60:	2301      	movs	r3, #1
 8000c62:	425b      	negs	r3, r3
 8000c64:	2200      	movs	r2, #0
 8000c66:	0018      	movs	r0, r3
 8000c68:	f000 f8d8 	bl	8000e1c <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8000c6c:	4b06      	ldr	r3, [pc, #24]	; (8000c88 <HAL_InitTick+0x64>)
 8000c6e:	687a      	ldr	r2, [r7, #4]
 8000c70:	601a      	str	r2, [r3, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8000c72:	2300      	movs	r3, #0
 8000c74:	e000      	b.n	8000c78 <HAL_InitTick+0x54>
    return HAL_ERROR;
 8000c76:	2301      	movs	r3, #1
}
 8000c78:	0018      	movs	r0, r3
 8000c7a:	46bd      	mov	sp, r7
 8000c7c:	b003      	add	sp, #12
 8000c7e:	bd90      	pop	{r4, r7, pc}
 8000c80:	20000050 	.word	0x20000050
 8000c84:	20000058 	.word	0x20000058
 8000c88:	20000054 	.word	0x20000054

08000c8c <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000c8c:	b580      	push	{r7, lr}
 8000c8e:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000c90:	4b05      	ldr	r3, [pc, #20]	; (8000ca8 <HAL_IncTick+0x1c>)
 8000c92:	781b      	ldrb	r3, [r3, #0]
 8000c94:	001a      	movs	r2, r3
 8000c96:	4b05      	ldr	r3, [pc, #20]	; (8000cac <HAL_IncTick+0x20>)
 8000c98:	681b      	ldr	r3, [r3, #0]
 8000c9a:	18d2      	adds	r2, r2, r3
 8000c9c:	4b03      	ldr	r3, [pc, #12]	; (8000cac <HAL_IncTick+0x20>)
 8000c9e:	601a      	str	r2, [r3, #0]
}
 8000ca0:	46c0      	nop			; (mov r8, r8)
 8000ca2:	46bd      	mov	sp, r7
 8000ca4:	bd80      	pop	{r7, pc}
 8000ca6:	46c0      	nop			; (mov r8, r8)
 8000ca8:	20000058 	.word	0x20000058
 8000cac:	200000d4 	.word	0x200000d4

08000cb0 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000cb0:	b580      	push	{r7, lr}
 8000cb2:	af00      	add	r7, sp, #0
  return uwTick;
 8000cb4:	4b02      	ldr	r3, [pc, #8]	; (8000cc0 <HAL_GetTick+0x10>)
 8000cb6:	681b      	ldr	r3, [r3, #0]
}
 8000cb8:	0018      	movs	r0, r3
 8000cba:	46bd      	mov	sp, r7
 8000cbc:	bd80      	pop	{r7, pc}
 8000cbe:	46c0      	nop			; (mov r8, r8)
 8000cc0:	200000d4 	.word	0x200000d4

08000cc4 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000cc4:	b580      	push	{r7, lr}
 8000cc6:	b082      	sub	sp, #8
 8000cc8:	af00      	add	r7, sp, #0
 8000cca:	0002      	movs	r2, r0
 8000ccc:	1dfb      	adds	r3, r7, #7
 8000cce:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 8000cd0:	1dfb      	adds	r3, r7, #7
 8000cd2:	781b      	ldrb	r3, [r3, #0]
 8000cd4:	2b7f      	cmp	r3, #127	; 0x7f
 8000cd6:	d809      	bhi.n	8000cec <__NVIC_EnableIRQ+0x28>
  {
    NVIC->ISER[0U] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8000cd8:	1dfb      	adds	r3, r7, #7
 8000cda:	781b      	ldrb	r3, [r3, #0]
 8000cdc:	001a      	movs	r2, r3
 8000cde:	231f      	movs	r3, #31
 8000ce0:	401a      	ands	r2, r3
 8000ce2:	4b04      	ldr	r3, [pc, #16]	; (8000cf4 <__NVIC_EnableIRQ+0x30>)
 8000ce4:	2101      	movs	r1, #1
 8000ce6:	4091      	lsls	r1, r2
 8000ce8:	000a      	movs	r2, r1
 8000cea:	601a      	str	r2, [r3, #0]
  }
}
 8000cec:	46c0      	nop			; (mov r8, r8)
 8000cee:	46bd      	mov	sp, r7
 8000cf0:	b002      	add	sp, #8
 8000cf2:	bd80      	pop	{r7, pc}
 8000cf4:	e000e100 	.word	0xe000e100

08000cf8 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000cf8:	b590      	push	{r4, r7, lr}
 8000cfa:	b083      	sub	sp, #12
 8000cfc:	af00      	add	r7, sp, #0
 8000cfe:	0002      	movs	r2, r0
 8000d00:	6039      	str	r1, [r7, #0]
 8000d02:	1dfb      	adds	r3, r7, #7
 8000d04:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 8000d06:	1dfb      	adds	r3, r7, #7
 8000d08:	781b      	ldrb	r3, [r3, #0]
 8000d0a:	2b7f      	cmp	r3, #127	; 0x7f
 8000d0c:	d828      	bhi.n	8000d60 <__NVIC_SetPriority+0x68>
  {
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8000d0e:	4a2f      	ldr	r2, [pc, #188]	; (8000dcc <__NVIC_SetPriority+0xd4>)
 8000d10:	1dfb      	adds	r3, r7, #7
 8000d12:	781b      	ldrb	r3, [r3, #0]
 8000d14:	b25b      	sxtb	r3, r3
 8000d16:	089b      	lsrs	r3, r3, #2
 8000d18:	33c0      	adds	r3, #192	; 0xc0
 8000d1a:	009b      	lsls	r3, r3, #2
 8000d1c:	589b      	ldr	r3, [r3, r2]
 8000d1e:	1dfa      	adds	r2, r7, #7
 8000d20:	7812      	ldrb	r2, [r2, #0]
 8000d22:	0011      	movs	r1, r2
 8000d24:	2203      	movs	r2, #3
 8000d26:	400a      	ands	r2, r1
 8000d28:	00d2      	lsls	r2, r2, #3
 8000d2a:	21ff      	movs	r1, #255	; 0xff
 8000d2c:	4091      	lsls	r1, r2
 8000d2e:	000a      	movs	r2, r1
 8000d30:	43d2      	mvns	r2, r2
 8000d32:	401a      	ands	r2, r3
 8000d34:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8000d36:	683b      	ldr	r3, [r7, #0]
 8000d38:	019b      	lsls	r3, r3, #6
 8000d3a:	22ff      	movs	r2, #255	; 0xff
 8000d3c:	401a      	ands	r2, r3
 8000d3e:	1dfb      	adds	r3, r7, #7
 8000d40:	781b      	ldrb	r3, [r3, #0]
 8000d42:	0018      	movs	r0, r3
 8000d44:	2303      	movs	r3, #3
 8000d46:	4003      	ands	r3, r0
 8000d48:	00db      	lsls	r3, r3, #3
 8000d4a:	409a      	lsls	r2, r3
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8000d4c:	481f      	ldr	r0, [pc, #124]	; (8000dcc <__NVIC_SetPriority+0xd4>)
 8000d4e:	1dfb      	adds	r3, r7, #7
 8000d50:	781b      	ldrb	r3, [r3, #0]
 8000d52:	b25b      	sxtb	r3, r3
 8000d54:	089b      	lsrs	r3, r3, #2
 8000d56:	430a      	orrs	r2, r1
 8000d58:	33c0      	adds	r3, #192	; 0xc0
 8000d5a:	009b      	lsls	r3, r3, #2
 8000d5c:	501a      	str	r2, [r3, r0]
  else
  {
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
  }
}
 8000d5e:	e031      	b.n	8000dc4 <__NVIC_SetPriority+0xcc>
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8000d60:	4a1b      	ldr	r2, [pc, #108]	; (8000dd0 <__NVIC_SetPriority+0xd8>)
 8000d62:	1dfb      	adds	r3, r7, #7
 8000d64:	781b      	ldrb	r3, [r3, #0]
 8000d66:	0019      	movs	r1, r3
 8000d68:	230f      	movs	r3, #15
 8000d6a:	400b      	ands	r3, r1
 8000d6c:	3b08      	subs	r3, #8
 8000d6e:	089b      	lsrs	r3, r3, #2
 8000d70:	3306      	adds	r3, #6
 8000d72:	009b      	lsls	r3, r3, #2
 8000d74:	18d3      	adds	r3, r2, r3
 8000d76:	3304      	adds	r3, #4
 8000d78:	681b      	ldr	r3, [r3, #0]
 8000d7a:	1dfa      	adds	r2, r7, #7
 8000d7c:	7812      	ldrb	r2, [r2, #0]
 8000d7e:	0011      	movs	r1, r2
 8000d80:	2203      	movs	r2, #3
 8000d82:	400a      	ands	r2, r1
 8000d84:	00d2      	lsls	r2, r2, #3
 8000d86:	21ff      	movs	r1, #255	; 0xff
 8000d88:	4091      	lsls	r1, r2
 8000d8a:	000a      	movs	r2, r1
 8000d8c:	43d2      	mvns	r2, r2
 8000d8e:	401a      	ands	r2, r3
 8000d90:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8000d92:	683b      	ldr	r3, [r7, #0]
 8000d94:	019b      	lsls	r3, r3, #6
 8000d96:	22ff      	movs	r2, #255	; 0xff
 8000d98:	401a      	ands	r2, r3
 8000d9a:	1dfb      	adds	r3, r7, #7
 8000d9c:	781b      	ldrb	r3, [r3, #0]
 8000d9e:	0018      	movs	r0, r3
 8000da0:	2303      	movs	r3, #3
 8000da2:	4003      	ands	r3, r0
 8000da4:	00db      	lsls	r3, r3, #3
 8000da6:	409a      	lsls	r2, r3
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8000da8:	4809      	ldr	r0, [pc, #36]	; (8000dd0 <__NVIC_SetPriority+0xd8>)
 8000daa:	1dfb      	adds	r3, r7, #7
 8000dac:	781b      	ldrb	r3, [r3, #0]
 8000dae:	001c      	movs	r4, r3
 8000db0:	230f      	movs	r3, #15
 8000db2:	4023      	ands	r3, r4
 8000db4:	3b08      	subs	r3, #8
 8000db6:	089b      	lsrs	r3, r3, #2
 8000db8:	430a      	orrs	r2, r1
 8000dba:	3306      	adds	r3, #6
 8000dbc:	009b      	lsls	r3, r3, #2
 8000dbe:	18c3      	adds	r3, r0, r3
 8000dc0:	3304      	adds	r3, #4
 8000dc2:	601a      	str	r2, [r3, #0]
}
 8000dc4:	46c0      	nop			; (mov r8, r8)
 8000dc6:	46bd      	mov	sp, r7
 8000dc8:	b003      	add	sp, #12
 8000dca:	bd90      	pop	{r4, r7, pc}
 8000dcc:	e000e100 	.word	0xe000e100
 8000dd0:	e000ed00 	.word	0xe000ed00

08000dd4 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8000dd4:	b580      	push	{r7, lr}
 8000dd6:	b082      	sub	sp, #8
 8000dd8:	af00      	add	r7, sp, #0
 8000dda:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8000ddc:	687b      	ldr	r3, [r7, #4]
 8000dde:	1e5a      	subs	r2, r3, #1
 8000de0:	2380      	movs	r3, #128	; 0x80
 8000de2:	045b      	lsls	r3, r3, #17
 8000de4:	429a      	cmp	r2, r3
 8000de6:	d301      	bcc.n	8000dec <SysTick_Config+0x18>
  {
    return (1UL);                                                   /* Reload value impossible */
 8000de8:	2301      	movs	r3, #1
 8000dea:	e010      	b.n	8000e0e <SysTick_Config+0x3a>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8000dec:	4b0a      	ldr	r3, [pc, #40]	; (8000e18 <SysTick_Config+0x44>)
 8000dee:	687a      	ldr	r2, [r7, #4]
 8000df0:	3a01      	subs	r2, #1
 8000df2:	605a      	str	r2, [r3, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8000df4:	2301      	movs	r3, #1
 8000df6:	425b      	negs	r3, r3
 8000df8:	2103      	movs	r1, #3
 8000dfa:	0018      	movs	r0, r3
 8000dfc:	f7ff ff7c 	bl	8000cf8 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000e00:	4b05      	ldr	r3, [pc, #20]	; (8000e18 <SysTick_Config+0x44>)
 8000e02:	2200      	movs	r2, #0
 8000e04:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000e06:	4b04      	ldr	r3, [pc, #16]	; (8000e18 <SysTick_Config+0x44>)
 8000e08:	2207      	movs	r2, #7
 8000e0a:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8000e0c:	2300      	movs	r3, #0
}
 8000e0e:	0018      	movs	r0, r3
 8000e10:	46bd      	mov	sp, r7
 8000e12:	b002      	add	sp, #8
 8000e14:	bd80      	pop	{r7, pc}
 8000e16:	46c0      	nop			; (mov r8, r8)
 8000e18:	e000e010 	.word	0xe000e010

08000e1c <HAL_NVIC_SetPriority>:
  *         with stm32l0xx devices, this parameter is a dummy value and it is ignored, because 
  *         no subpriority supported in Cortex M0+ based products.   
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8000e1c:	b580      	push	{r7, lr}
 8000e1e:	b084      	sub	sp, #16
 8000e20:	af00      	add	r7, sp, #0
 8000e22:	60b9      	str	r1, [r7, #8]
 8000e24:	607a      	str	r2, [r7, #4]
 8000e26:	210f      	movs	r1, #15
 8000e28:	187b      	adds	r3, r7, r1
 8000e2a:	1c02      	adds	r2, r0, #0
 8000e2c:	701a      	strb	r2, [r3, #0]
    /* Check the parameters */
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  NVIC_SetPriority(IRQn,PreemptPriority);
 8000e2e:	68ba      	ldr	r2, [r7, #8]
 8000e30:	187b      	adds	r3, r7, r1
 8000e32:	781b      	ldrb	r3, [r3, #0]
 8000e34:	b25b      	sxtb	r3, r3
 8000e36:	0011      	movs	r1, r2
 8000e38:	0018      	movs	r0, r3
 8000e3a:	f7ff ff5d 	bl	8000cf8 <__NVIC_SetPriority>
}
 8000e3e:	46c0      	nop			; (mov r8, r8)
 8000e40:	46bd      	mov	sp, r7
 8000e42:	b004      	add	sp, #16
 8000e44:	bd80      	pop	{r7, pc}

08000e46 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of  IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to stm32l0xx.h file)  
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000e46:	b580      	push	{r7, lr}
 8000e48:	b082      	sub	sp, #8
 8000e4a:	af00      	add	r7, sp, #0
 8000e4c:	0002      	movs	r2, r0
 8000e4e:	1dfb      	adds	r3, r7, #7
 8000e50:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8000e52:	1dfb      	adds	r3, r7, #7
 8000e54:	781b      	ldrb	r3, [r3, #0]
 8000e56:	b25b      	sxtb	r3, r3
 8000e58:	0018      	movs	r0, r3
 8000e5a:	f7ff ff33 	bl	8000cc4 <__NVIC_EnableIRQ>
}
 8000e5e:	46c0      	nop			; (mov r8, r8)
 8000e60:	46bd      	mov	sp, r7
 8000e62:	b002      	add	sp, #8
 8000e64:	bd80      	pop	{r7, pc}

08000e66 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8000e66:	b580      	push	{r7, lr}
 8000e68:	b082      	sub	sp, #8
 8000e6a:	af00      	add	r7, sp, #0
 8000e6c:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8000e6e:	687b      	ldr	r3, [r7, #4]
 8000e70:	0018      	movs	r0, r3
 8000e72:	f7ff ffaf 	bl	8000dd4 <SysTick_Config>
 8000e76:	0003      	movs	r3, r0
}
 8000e78:	0018      	movs	r0, r3
 8000e7a:	46bd      	mov	sp, r7
 8000e7c:	b002      	add	sp, #8
 8000e7e:	bd80      	pop	{r7, pc}

08000e80 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *                    the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8000e80:	b580      	push	{r7, lr}
 8000e82:	b086      	sub	sp, #24
 8000e84:	af00      	add	r7, sp, #0
 8000e86:	6078      	str	r0, [r7, #4]
 8000e88:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 8000e8a:	2300      	movs	r3, #0
 8000e8c:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8000e8e:	2300      	movs	r3, #0
 8000e90:	60fb      	str	r3, [r7, #12]
  uint32_t temp = 0x00U;
 8000e92:	2300      	movs	r3, #0
 8000e94:	613b      	str	r3, [r7, #16]
  /* Check the parameters */
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PIN_AVAILABLE(GPIOx, (GPIO_Init->Pin)));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0)
 8000e96:	e149      	b.n	800112c <HAL_GPIO_Init+0x2ac>
  {
    /* Get the IO position */
    iocurrent = (GPIO_Init->Pin) & (1U << position);
 8000e98:	683b      	ldr	r3, [r7, #0]
 8000e9a:	681b      	ldr	r3, [r3, #0]
 8000e9c:	2101      	movs	r1, #1
 8000e9e:	697a      	ldr	r2, [r7, #20]
 8000ea0:	4091      	lsls	r1, r2
 8000ea2:	000a      	movs	r2, r1
 8000ea4:	4013      	ands	r3, r2
 8000ea6:	60fb      	str	r3, [r7, #12]

    if (iocurrent)
 8000ea8:	68fb      	ldr	r3, [r7, #12]
 8000eaa:	2b00      	cmp	r3, #0
 8000eac:	d100      	bne.n	8000eb0 <HAL_GPIO_Init+0x30>
 8000eae:	e13a      	b.n	8001126 <HAL_GPIO_Init+0x2a6>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8000eb0:	683b      	ldr	r3, [r7, #0]
 8000eb2:	685b      	ldr	r3, [r3, #4]
 8000eb4:	2203      	movs	r2, #3
 8000eb6:	4013      	ands	r3, r2
 8000eb8:	2b01      	cmp	r3, #1
 8000eba:	d005      	beq.n	8000ec8 <HAL_GPIO_Init+0x48>
          ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8000ebc:	683b      	ldr	r3, [r7, #0]
 8000ebe:	685b      	ldr	r3, [r3, #4]
 8000ec0:	2203      	movs	r2, #3
 8000ec2:	4013      	ands	r3, r2
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8000ec4:	2b02      	cmp	r3, #2
 8000ec6:	d130      	bne.n	8000f2a <HAL_GPIO_Init+0xaa>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8000ec8:	687b      	ldr	r3, [r7, #4]
 8000eca:	689b      	ldr	r3, [r3, #8]
 8000ecc:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDER_OSPEED0 << (position * 2U));
 8000ece:	697b      	ldr	r3, [r7, #20]
 8000ed0:	005b      	lsls	r3, r3, #1
 8000ed2:	2203      	movs	r2, #3
 8000ed4:	409a      	lsls	r2, r3
 8000ed6:	0013      	movs	r3, r2
 8000ed8:	43da      	mvns	r2, r3
 8000eda:	693b      	ldr	r3, [r7, #16]
 8000edc:	4013      	ands	r3, r2
 8000ede:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8000ee0:	683b      	ldr	r3, [r7, #0]
 8000ee2:	68da      	ldr	r2, [r3, #12]
 8000ee4:	697b      	ldr	r3, [r7, #20]
 8000ee6:	005b      	lsls	r3, r3, #1
 8000ee8:	409a      	lsls	r2, r3
 8000eea:	0013      	movs	r3, r2
 8000eec:	693a      	ldr	r2, [r7, #16]
 8000eee:	4313      	orrs	r3, r2
 8000ef0:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8000ef2:	687b      	ldr	r3, [r7, #4]
 8000ef4:	693a      	ldr	r2, [r7, #16]
 8000ef6:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8000ef8:	687b      	ldr	r3, [r7, #4]
 8000efa:	685b      	ldr	r3, [r3, #4]
 8000efc:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8000efe:	2201      	movs	r2, #1
 8000f00:	697b      	ldr	r3, [r7, #20]
 8000f02:	409a      	lsls	r2, r3
 8000f04:	0013      	movs	r3, r2
 8000f06:	43da      	mvns	r2, r3
 8000f08:	693b      	ldr	r3, [r7, #16]
 8000f0a:	4013      	ands	r3, r2
 8000f0c:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8000f0e:	683b      	ldr	r3, [r7, #0]
 8000f10:	685b      	ldr	r3, [r3, #4]
 8000f12:	091b      	lsrs	r3, r3, #4
 8000f14:	2201      	movs	r2, #1
 8000f16:	401a      	ands	r2, r3
 8000f18:	697b      	ldr	r3, [r7, #20]
 8000f1a:	409a      	lsls	r2, r3
 8000f1c:	0013      	movs	r3, r2
 8000f1e:	693a      	ldr	r2, [r7, #16]
 8000f20:	4313      	orrs	r3, r2
 8000f22:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8000f24:	687b      	ldr	r3, [r7, #4]
 8000f26:	693a      	ldr	r2, [r7, #16]
 8000f28:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8000f2a:	683b      	ldr	r3, [r7, #0]
 8000f2c:	685b      	ldr	r3, [r3, #4]
 8000f2e:	2203      	movs	r2, #3
 8000f30:	4013      	ands	r3, r2
 8000f32:	2b03      	cmp	r3, #3
 8000f34:	d017      	beq.n	8000f66 <HAL_GPIO_Init+0xe6>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8000f36:	687b      	ldr	r3, [r7, #4]
 8000f38:	68db      	ldr	r3, [r3, #12]
 8000f3a:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8000f3c:	697b      	ldr	r3, [r7, #20]
 8000f3e:	005b      	lsls	r3, r3, #1
 8000f40:	2203      	movs	r2, #3
 8000f42:	409a      	lsls	r2, r3
 8000f44:	0013      	movs	r3, r2
 8000f46:	43da      	mvns	r2, r3
 8000f48:	693b      	ldr	r3, [r7, #16]
 8000f4a:	4013      	ands	r3, r2
 8000f4c:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8000f4e:	683b      	ldr	r3, [r7, #0]
 8000f50:	689a      	ldr	r2, [r3, #8]
 8000f52:	697b      	ldr	r3, [r7, #20]
 8000f54:	005b      	lsls	r3, r3, #1
 8000f56:	409a      	lsls	r2, r3
 8000f58:	0013      	movs	r3, r2
 8000f5a:	693a      	ldr	r2, [r7, #16]
 8000f5c:	4313      	orrs	r3, r2
 8000f5e:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8000f60:	687b      	ldr	r3, [r7, #4]
 8000f62:	693a      	ldr	r2, [r7, #16]
 8000f64:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8000f66:	683b      	ldr	r3, [r7, #0]
 8000f68:	685b      	ldr	r3, [r3, #4]
 8000f6a:	2203      	movs	r2, #3
 8000f6c:	4013      	ands	r3, r2
 8000f6e:	2b02      	cmp	r3, #2
 8000f70:	d123      	bne.n	8000fba <HAL_GPIO_Init+0x13a>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8000f72:	697b      	ldr	r3, [r7, #20]
 8000f74:	08da      	lsrs	r2, r3, #3
 8000f76:	687b      	ldr	r3, [r7, #4]
 8000f78:	3208      	adds	r2, #8
 8000f7a:	0092      	lsls	r2, r2, #2
 8000f7c:	58d3      	ldr	r3, [r2, r3]
 8000f7e:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFUL << ((uint32_t)(position & 0x07UL) * 4U));
 8000f80:	697b      	ldr	r3, [r7, #20]
 8000f82:	2207      	movs	r2, #7
 8000f84:	4013      	ands	r3, r2
 8000f86:	009b      	lsls	r3, r3, #2
 8000f88:	220f      	movs	r2, #15
 8000f8a:	409a      	lsls	r2, r3
 8000f8c:	0013      	movs	r3, r2
 8000f8e:	43da      	mvns	r2, r3
 8000f90:	693b      	ldr	r3, [r7, #16]
 8000f92:	4013      	ands	r3, r2
 8000f94:	613b      	str	r3, [r7, #16]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & (uint32_t)0x07U) * 4U));
 8000f96:	683b      	ldr	r3, [r7, #0]
 8000f98:	691a      	ldr	r2, [r3, #16]
 8000f9a:	697b      	ldr	r3, [r7, #20]
 8000f9c:	2107      	movs	r1, #7
 8000f9e:	400b      	ands	r3, r1
 8000fa0:	009b      	lsls	r3, r3, #2
 8000fa2:	409a      	lsls	r2, r3
 8000fa4:	0013      	movs	r3, r2
 8000fa6:	693a      	ldr	r2, [r7, #16]
 8000fa8:	4313      	orrs	r3, r2
 8000faa:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3U] = temp;
 8000fac:	697b      	ldr	r3, [r7, #20]
 8000fae:	08da      	lsrs	r2, r3, #3
 8000fb0:	687b      	ldr	r3, [r7, #4]
 8000fb2:	3208      	adds	r2, #8
 8000fb4:	0092      	lsls	r2, r2, #2
 8000fb6:	6939      	ldr	r1, [r7, #16]
 8000fb8:	50d1      	str	r1, [r2, r3]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8000fba:	687b      	ldr	r3, [r7, #4]
 8000fbc:	681b      	ldr	r3, [r3, #0]
 8000fbe:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 8000fc0:	697b      	ldr	r3, [r7, #20]
 8000fc2:	005b      	lsls	r3, r3, #1
 8000fc4:	2203      	movs	r2, #3
 8000fc6:	409a      	lsls	r2, r3
 8000fc8:	0013      	movs	r3, r2
 8000fca:	43da      	mvns	r2, r3
 8000fcc:	693b      	ldr	r3, [r7, #16]
 8000fce:	4013      	ands	r3, r2
 8000fd0:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8000fd2:	683b      	ldr	r3, [r7, #0]
 8000fd4:	685b      	ldr	r3, [r3, #4]
 8000fd6:	2203      	movs	r2, #3
 8000fd8:	401a      	ands	r2, r3
 8000fda:	697b      	ldr	r3, [r7, #20]
 8000fdc:	005b      	lsls	r3, r3, #1
 8000fde:	409a      	lsls	r2, r3
 8000fe0:	0013      	movs	r3, r2
 8000fe2:	693a      	ldr	r2, [r7, #16]
 8000fe4:	4313      	orrs	r3, r2
 8000fe6:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8000fe8:	687b      	ldr	r3, [r7, #4]
 8000fea:	693a      	ldr	r2, [r7, #16]
 8000fec:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8000fee:	683b      	ldr	r3, [r7, #0]
 8000ff0:	685a      	ldr	r2, [r3, #4]
 8000ff2:	23c0      	movs	r3, #192	; 0xc0
 8000ff4:	029b      	lsls	r3, r3, #10
 8000ff6:	4013      	ands	r3, r2
 8000ff8:	d100      	bne.n	8000ffc <HAL_GPIO_Init+0x17c>
 8000ffa:	e094      	b.n	8001126 <HAL_GPIO_Init+0x2a6>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000ffc:	4b51      	ldr	r3, [pc, #324]	; (8001144 <HAL_GPIO_Init+0x2c4>)
 8000ffe:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8001000:	4b50      	ldr	r3, [pc, #320]	; (8001144 <HAL_GPIO_Init+0x2c4>)
 8001002:	2101      	movs	r1, #1
 8001004:	430a      	orrs	r2, r1
 8001006:	635a      	str	r2, [r3, #52]	; 0x34

        temp = SYSCFG->EXTICR[position >> 2U];
 8001008:	4a4f      	ldr	r2, [pc, #316]	; (8001148 <HAL_GPIO_Init+0x2c8>)
 800100a:	697b      	ldr	r3, [r7, #20]
 800100c:	089b      	lsrs	r3, r3, #2
 800100e:	3302      	adds	r3, #2
 8001010:	009b      	lsls	r3, r3, #2
 8001012:	589b      	ldr	r3, [r3, r2]
 8001014:	613b      	str	r3, [r7, #16]
        CLEAR_BIT(temp, (0x0FUL) << (4U * (position & 0x03U)));
 8001016:	697b      	ldr	r3, [r7, #20]
 8001018:	2203      	movs	r2, #3
 800101a:	4013      	ands	r3, r2
 800101c:	009b      	lsls	r3, r3, #2
 800101e:	220f      	movs	r2, #15
 8001020:	409a      	lsls	r2, r3
 8001022:	0013      	movs	r3, r2
 8001024:	43da      	mvns	r2, r3
 8001026:	693b      	ldr	r3, [r7, #16]
 8001028:	4013      	ands	r3, r2
 800102a:	613b      	str	r3, [r7, #16]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03U)));
 800102c:	687a      	ldr	r2, [r7, #4]
 800102e:	23a0      	movs	r3, #160	; 0xa0
 8001030:	05db      	lsls	r3, r3, #23
 8001032:	429a      	cmp	r2, r3
 8001034:	d013      	beq.n	800105e <HAL_GPIO_Init+0x1de>
 8001036:	687b      	ldr	r3, [r7, #4]
 8001038:	4a44      	ldr	r2, [pc, #272]	; (800114c <HAL_GPIO_Init+0x2cc>)
 800103a:	4293      	cmp	r3, r2
 800103c:	d00d      	beq.n	800105a <HAL_GPIO_Init+0x1da>
 800103e:	687b      	ldr	r3, [r7, #4]
 8001040:	4a43      	ldr	r2, [pc, #268]	; (8001150 <HAL_GPIO_Init+0x2d0>)
 8001042:	4293      	cmp	r3, r2
 8001044:	d007      	beq.n	8001056 <HAL_GPIO_Init+0x1d6>
 8001046:	687b      	ldr	r3, [r7, #4]
 8001048:	4a42      	ldr	r2, [pc, #264]	; (8001154 <HAL_GPIO_Init+0x2d4>)
 800104a:	4293      	cmp	r3, r2
 800104c:	d101      	bne.n	8001052 <HAL_GPIO_Init+0x1d2>
 800104e:	2305      	movs	r3, #5
 8001050:	e006      	b.n	8001060 <HAL_GPIO_Init+0x1e0>
 8001052:	2306      	movs	r3, #6
 8001054:	e004      	b.n	8001060 <HAL_GPIO_Init+0x1e0>
 8001056:	2302      	movs	r3, #2
 8001058:	e002      	b.n	8001060 <HAL_GPIO_Init+0x1e0>
 800105a:	2301      	movs	r3, #1
 800105c:	e000      	b.n	8001060 <HAL_GPIO_Init+0x1e0>
 800105e:	2300      	movs	r3, #0
 8001060:	697a      	ldr	r2, [r7, #20]
 8001062:	2103      	movs	r1, #3
 8001064:	400a      	ands	r2, r1
 8001066:	0092      	lsls	r2, r2, #2
 8001068:	4093      	lsls	r3, r2
 800106a:	693a      	ldr	r2, [r7, #16]
 800106c:	4313      	orrs	r3, r2
 800106e:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8001070:	4935      	ldr	r1, [pc, #212]	; (8001148 <HAL_GPIO_Init+0x2c8>)
 8001072:	697b      	ldr	r3, [r7, #20]
 8001074:	089b      	lsrs	r3, r3, #2
 8001076:	3302      	adds	r3, #2
 8001078:	009b      	lsls	r3, r3, #2
 800107a:	693a      	ldr	r2, [r7, #16]
 800107c:	505a      	str	r2, [r3, r1]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 800107e:	4b36      	ldr	r3, [pc, #216]	; (8001158 <HAL_GPIO_Init+0x2d8>)
 8001080:	689b      	ldr	r3, [r3, #8]
 8001082:	613b      	str	r3, [r7, #16]
        temp &= ~((uint32_t)iocurrent);
 8001084:	68fb      	ldr	r3, [r7, #12]
 8001086:	43da      	mvns	r2, r3
 8001088:	693b      	ldr	r3, [r7, #16]
 800108a:	4013      	ands	r3, r2
 800108c:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 800108e:	683b      	ldr	r3, [r7, #0]
 8001090:	685a      	ldr	r2, [r3, #4]
 8001092:	2380      	movs	r3, #128	; 0x80
 8001094:	035b      	lsls	r3, r3, #13
 8001096:	4013      	ands	r3, r2
 8001098:	d003      	beq.n	80010a2 <HAL_GPIO_Init+0x222>
        {
          temp |= iocurrent;
 800109a:	693a      	ldr	r2, [r7, #16]
 800109c:	68fb      	ldr	r3, [r7, #12]
 800109e:	4313      	orrs	r3, r2
 80010a0:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR = temp;
 80010a2:	4b2d      	ldr	r3, [pc, #180]	; (8001158 <HAL_GPIO_Init+0x2d8>)
 80010a4:	693a      	ldr	r2, [r7, #16]
 80010a6:	609a      	str	r2, [r3, #8]

        temp = EXTI->FTSR;
 80010a8:	4b2b      	ldr	r3, [pc, #172]	; (8001158 <HAL_GPIO_Init+0x2d8>)
 80010aa:	68db      	ldr	r3, [r3, #12]
 80010ac:	613b      	str	r3, [r7, #16]
        temp &= ~((uint32_t)iocurrent);
 80010ae:	68fb      	ldr	r3, [r7, #12]
 80010b0:	43da      	mvns	r2, r3
 80010b2:	693b      	ldr	r3, [r7, #16]
 80010b4:	4013      	ands	r3, r2
 80010b6:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 80010b8:	683b      	ldr	r3, [r7, #0]
 80010ba:	685a      	ldr	r2, [r3, #4]
 80010bc:	2380      	movs	r3, #128	; 0x80
 80010be:	039b      	lsls	r3, r3, #14
 80010c0:	4013      	ands	r3, r2
 80010c2:	d003      	beq.n	80010cc <HAL_GPIO_Init+0x24c>
        {
          temp |= iocurrent;
 80010c4:	693a      	ldr	r2, [r7, #16]
 80010c6:	68fb      	ldr	r3, [r7, #12]
 80010c8:	4313      	orrs	r3, r2
 80010ca:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR = temp;
 80010cc:	4b22      	ldr	r3, [pc, #136]	; (8001158 <HAL_GPIO_Init+0x2d8>)
 80010ce:	693a      	ldr	r2, [r7, #16]
 80010d0:	60da      	str	r2, [r3, #12]

        temp = EXTI->EMR;
 80010d2:	4b21      	ldr	r3, [pc, #132]	; (8001158 <HAL_GPIO_Init+0x2d8>)
 80010d4:	685b      	ldr	r3, [r3, #4]
 80010d6:	613b      	str	r3, [r7, #16]
        temp &= ~((uint32_t)iocurrent);
 80010d8:	68fb      	ldr	r3, [r7, #12]
 80010da:	43da      	mvns	r2, r3
 80010dc:	693b      	ldr	r3, [r7, #16]
 80010de:	4013      	ands	r3, r2
 80010e0:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 80010e2:	683b      	ldr	r3, [r7, #0]
 80010e4:	685a      	ldr	r2, [r3, #4]
 80010e6:	2380      	movs	r3, #128	; 0x80
 80010e8:	029b      	lsls	r3, r3, #10
 80010ea:	4013      	ands	r3, r2
 80010ec:	d003      	beq.n	80010f6 <HAL_GPIO_Init+0x276>
        {
          temp |= iocurrent;
 80010ee:	693a      	ldr	r2, [r7, #16]
 80010f0:	68fb      	ldr	r3, [r7, #12]
 80010f2:	4313      	orrs	r3, r2
 80010f4:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR = temp;
 80010f6:	4b18      	ldr	r3, [pc, #96]	; (8001158 <HAL_GPIO_Init+0x2d8>)
 80010f8:	693a      	ldr	r2, [r7, #16]
 80010fa:	605a      	str	r2, [r3, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 80010fc:	4b16      	ldr	r3, [pc, #88]	; (8001158 <HAL_GPIO_Init+0x2d8>)
 80010fe:	681b      	ldr	r3, [r3, #0]
 8001100:	613b      	str	r3, [r7, #16]
        temp &= ~((uint32_t)iocurrent);
 8001102:	68fb      	ldr	r3, [r7, #12]
 8001104:	43da      	mvns	r2, r3
 8001106:	693b      	ldr	r3, [r7, #16]
 8001108:	4013      	ands	r3, r2
 800110a:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 800110c:	683b      	ldr	r3, [r7, #0]
 800110e:	685a      	ldr	r2, [r3, #4]
 8001110:	2380      	movs	r3, #128	; 0x80
 8001112:	025b      	lsls	r3, r3, #9
 8001114:	4013      	ands	r3, r2
 8001116:	d003      	beq.n	8001120 <HAL_GPIO_Init+0x2a0>
        {
          temp |= iocurrent;
 8001118:	693a      	ldr	r2, [r7, #16]
 800111a:	68fb      	ldr	r3, [r7, #12]
 800111c:	4313      	orrs	r3, r2
 800111e:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR = temp;
 8001120:	4b0d      	ldr	r3, [pc, #52]	; (8001158 <HAL_GPIO_Init+0x2d8>)
 8001122:	693a      	ldr	r2, [r7, #16]
 8001124:	601a      	str	r2, [r3, #0]
      }
    }
    position++;
 8001126:	697b      	ldr	r3, [r7, #20]
 8001128:	3301      	adds	r3, #1
 800112a:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0)
 800112c:	683b      	ldr	r3, [r7, #0]
 800112e:	681a      	ldr	r2, [r3, #0]
 8001130:	697b      	ldr	r3, [r7, #20]
 8001132:	40da      	lsrs	r2, r3
 8001134:	1e13      	subs	r3, r2, #0
 8001136:	d000      	beq.n	800113a <HAL_GPIO_Init+0x2ba>
 8001138:	e6ae      	b.n	8000e98 <HAL_GPIO_Init+0x18>
  }
}
 800113a:	46c0      	nop			; (mov r8, r8)
 800113c:	46c0      	nop			; (mov r8, r8)
 800113e:	46bd      	mov	sp, r7
 8001140:	b006      	add	sp, #24
 8001142:	bd80      	pop	{r7, pc}
 8001144:	40021000 	.word	0x40021000
 8001148:	40010000 	.word	0x40010000
 800114c:	50000400 	.word	0x50000400
 8001150:	50000800 	.word	0x50000800
 8001154:	50001c00 	.word	0x50001c00
 8001158:	40010400 	.word	0x40010400

0800115c <HAL_GPIO_WritePin>:
  *                        GPIO_PIN_RESET: to clear the port pin
  *                        GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 800115c:	b580      	push	{r7, lr}
 800115e:	b082      	sub	sp, #8
 8001160:	af00      	add	r7, sp, #0
 8001162:	6078      	str	r0, [r7, #4]
 8001164:	0008      	movs	r0, r1
 8001166:	0011      	movs	r1, r2
 8001168:	1cbb      	adds	r3, r7, #2
 800116a:	1c02      	adds	r2, r0, #0
 800116c:	801a      	strh	r2, [r3, #0]
 800116e:	1c7b      	adds	r3, r7, #1
 8001170:	1c0a      	adds	r2, r1, #0
 8001172:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN_AVAILABLE(GPIOx, GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8001174:	1c7b      	adds	r3, r7, #1
 8001176:	781b      	ldrb	r3, [r3, #0]
 8001178:	2b00      	cmp	r3, #0
 800117a:	d004      	beq.n	8001186 <HAL_GPIO_WritePin+0x2a>
  {
    GPIOx->BSRR = GPIO_Pin;
 800117c:	1cbb      	adds	r3, r7, #2
 800117e:	881a      	ldrh	r2, [r3, #0]
 8001180:	687b      	ldr	r3, [r7, #4]
 8001182:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = GPIO_Pin ;
  }
}
 8001184:	e003      	b.n	800118e <HAL_GPIO_WritePin+0x32>
    GPIOx->BRR = GPIO_Pin ;
 8001186:	1cbb      	adds	r3, r7, #2
 8001188:	881a      	ldrh	r2, [r3, #0]
 800118a:	687b      	ldr	r3, [r7, #4]
 800118c:	629a      	str	r2, [r3, #40]	; 0x28
}
 800118e:	46c0      	nop			; (mov r8, r8)
 8001190:	46bd      	mov	sp, r7
 8001192:	b002      	add	sp, #8
 8001194:	bd80      	pop	{r7, pc}
	...

08001198 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin Specifies the pins connected to the EXTI line.
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8001198:	b580      	push	{r7, lr}
 800119a:	b082      	sub	sp, #8
 800119c:	af00      	add	r7, sp, #0
 800119e:	0002      	movs	r2, r0
 80011a0:	1dbb      	adds	r3, r7, #6
 80011a2:	801a      	strh	r2, [r3, #0]
  /* EXTI line interrupt detected */
  if (__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != RESET)
 80011a4:	4b09      	ldr	r3, [pc, #36]	; (80011cc <HAL_GPIO_EXTI_IRQHandler+0x34>)
 80011a6:	695b      	ldr	r3, [r3, #20]
 80011a8:	1dba      	adds	r2, r7, #6
 80011aa:	8812      	ldrh	r2, [r2, #0]
 80011ac:	4013      	ands	r3, r2
 80011ae:	d008      	beq.n	80011c2 <HAL_GPIO_EXTI_IRQHandler+0x2a>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 80011b0:	4b06      	ldr	r3, [pc, #24]	; (80011cc <HAL_GPIO_EXTI_IRQHandler+0x34>)
 80011b2:	1dba      	adds	r2, r7, #6
 80011b4:	8812      	ldrh	r2, [r2, #0]
 80011b6:	615a      	str	r2, [r3, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 80011b8:	1dbb      	adds	r3, r7, #6
 80011ba:	881b      	ldrh	r3, [r3, #0]
 80011bc:	0018      	movs	r0, r3
 80011be:	f7ff fc2f 	bl	8000a20 <HAL_GPIO_EXTI_Callback>
  }
}
 80011c2:	46c0      	nop			; (mov r8, r8)
 80011c4:	46bd      	mov	sp, r7
 80011c6:	b002      	add	sp, #8
 80011c8:	bd80      	pop	{r7, pc}
 80011ca:	46c0      	nop			; (mov r8, r8)
 80011cc:	40010400 	.word	0x40010400

080011d0 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 80011d0:	b580      	push	{r7, lr}
 80011d2:	b082      	sub	sp, #8
 80011d4:	af00      	add	r7, sp, #0
 80011d6:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 80011d8:	687b      	ldr	r3, [r7, #4]
 80011da:	2b00      	cmp	r3, #0
 80011dc:	d101      	bne.n	80011e2 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 80011de:	2301      	movs	r3, #1
 80011e0:	e082      	b.n	80012e8 <HAL_I2C_Init+0x118>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 80011e2:	687b      	ldr	r3, [r7, #4]
 80011e4:	2241      	movs	r2, #65	; 0x41
 80011e6:	5c9b      	ldrb	r3, [r3, r2]
 80011e8:	b2db      	uxtb	r3, r3
 80011ea:	2b00      	cmp	r3, #0
 80011ec:	d107      	bne.n	80011fe <HAL_I2C_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 80011ee:	687b      	ldr	r3, [r7, #4]
 80011f0:	2240      	movs	r2, #64	; 0x40
 80011f2:	2100      	movs	r1, #0
 80011f4:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 80011f6:	687b      	ldr	r3, [r7, #4]
 80011f8:	0018      	movs	r0, r3
 80011fa:	f7ff fc5d 	bl	8000ab8 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 80011fe:	687b      	ldr	r3, [r7, #4]
 8001200:	2241      	movs	r2, #65	; 0x41
 8001202:	2124      	movs	r1, #36	; 0x24
 8001204:	5499      	strb	r1, [r3, r2]

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8001206:	687b      	ldr	r3, [r7, #4]
 8001208:	681b      	ldr	r3, [r3, #0]
 800120a:	681a      	ldr	r2, [r3, #0]
 800120c:	687b      	ldr	r3, [r7, #4]
 800120e:	681b      	ldr	r3, [r3, #0]
 8001210:	2101      	movs	r1, #1
 8001212:	438a      	bics	r2, r1
 8001214:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 8001216:	687b      	ldr	r3, [r7, #4]
 8001218:	685a      	ldr	r2, [r3, #4]
 800121a:	687b      	ldr	r3, [r7, #4]
 800121c:	681b      	ldr	r3, [r3, #0]
 800121e:	4934      	ldr	r1, [pc, #208]	; (80012f0 <HAL_I2C_Init+0x120>)
 8001220:	400a      	ands	r2, r1
 8001222:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 8001224:	687b      	ldr	r3, [r7, #4]
 8001226:	681b      	ldr	r3, [r3, #0]
 8001228:	689a      	ldr	r2, [r3, #8]
 800122a:	687b      	ldr	r3, [r7, #4]
 800122c:	681b      	ldr	r3, [r3, #0]
 800122e:	4931      	ldr	r1, [pc, #196]	; (80012f4 <HAL_I2C_Init+0x124>)
 8001230:	400a      	ands	r2, r1
 8001232:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8001234:	687b      	ldr	r3, [r7, #4]
 8001236:	68db      	ldr	r3, [r3, #12]
 8001238:	2b01      	cmp	r3, #1
 800123a:	d108      	bne.n	800124e <HAL_I2C_Init+0x7e>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 800123c:	687b      	ldr	r3, [r7, #4]
 800123e:	689a      	ldr	r2, [r3, #8]
 8001240:	687b      	ldr	r3, [r7, #4]
 8001242:	681b      	ldr	r3, [r3, #0]
 8001244:	2180      	movs	r1, #128	; 0x80
 8001246:	0209      	lsls	r1, r1, #8
 8001248:	430a      	orrs	r2, r1
 800124a:	609a      	str	r2, [r3, #8]
 800124c:	e007      	b.n	800125e <HAL_I2C_Init+0x8e>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 800124e:	687b      	ldr	r3, [r7, #4]
 8001250:	689a      	ldr	r2, [r3, #8]
 8001252:	687b      	ldr	r3, [r7, #4]
 8001254:	681b      	ldr	r3, [r3, #0]
 8001256:	2184      	movs	r1, #132	; 0x84
 8001258:	0209      	lsls	r1, r1, #8
 800125a:	430a      	orrs	r2, r1
 800125c:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 800125e:	687b      	ldr	r3, [r7, #4]
 8001260:	68db      	ldr	r3, [r3, #12]
 8001262:	2b02      	cmp	r3, #2
 8001264:	d104      	bne.n	8001270 <HAL_I2C_Init+0xa0>
  {
    hi2c->Instance->CR2 = (I2C_CR2_ADD10);
 8001266:	687b      	ldr	r3, [r7, #4]
 8001268:	681b      	ldr	r3, [r3, #0]
 800126a:	2280      	movs	r2, #128	; 0x80
 800126c:	0112      	lsls	r2, r2, #4
 800126e:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 8001270:	687b      	ldr	r3, [r7, #4]
 8001272:	681b      	ldr	r3, [r3, #0]
 8001274:	685a      	ldr	r2, [r3, #4]
 8001276:	687b      	ldr	r3, [r7, #4]
 8001278:	681b      	ldr	r3, [r3, #0]
 800127a:	491f      	ldr	r1, [pc, #124]	; (80012f8 <HAL_I2C_Init+0x128>)
 800127c:	430a      	orrs	r2, r1
 800127e:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 8001280:	687b      	ldr	r3, [r7, #4]
 8001282:	681b      	ldr	r3, [r3, #0]
 8001284:	68da      	ldr	r2, [r3, #12]
 8001286:	687b      	ldr	r3, [r7, #4]
 8001288:	681b      	ldr	r3, [r3, #0]
 800128a:	491a      	ldr	r1, [pc, #104]	; (80012f4 <HAL_I2C_Init+0x124>)
 800128c:	400a      	ands	r2, r1
 800128e:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8001290:	687b      	ldr	r3, [r7, #4]
 8001292:	691a      	ldr	r2, [r3, #16]
 8001294:	687b      	ldr	r3, [r7, #4]
 8001296:	695b      	ldr	r3, [r3, #20]
 8001298:	431a      	orrs	r2, r3
 800129a:	0011      	movs	r1, r2
                          (hi2c->Init.OwnAddress2Masks << 8));
 800129c:	687b      	ldr	r3, [r7, #4]
 800129e:	699b      	ldr	r3, [r3, #24]
 80012a0:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 80012a2:	687b      	ldr	r3, [r7, #4]
 80012a4:	681b      	ldr	r3, [r3, #0]
 80012a6:	430a      	orrs	r2, r1
 80012a8:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 80012aa:	687b      	ldr	r3, [r7, #4]
 80012ac:	69d9      	ldr	r1, [r3, #28]
 80012ae:	687b      	ldr	r3, [r7, #4]
 80012b0:	6a1a      	ldr	r2, [r3, #32]
 80012b2:	687b      	ldr	r3, [r7, #4]
 80012b4:	681b      	ldr	r3, [r3, #0]
 80012b6:	430a      	orrs	r2, r1
 80012b8:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 80012ba:	687b      	ldr	r3, [r7, #4]
 80012bc:	681b      	ldr	r3, [r3, #0]
 80012be:	681a      	ldr	r2, [r3, #0]
 80012c0:	687b      	ldr	r3, [r7, #4]
 80012c2:	681b      	ldr	r3, [r3, #0]
 80012c4:	2101      	movs	r1, #1
 80012c6:	430a      	orrs	r2, r1
 80012c8:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80012ca:	687b      	ldr	r3, [r7, #4]
 80012cc:	2200      	movs	r2, #0
 80012ce:	645a      	str	r2, [r3, #68]	; 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 80012d0:	687b      	ldr	r3, [r7, #4]
 80012d2:	2241      	movs	r2, #65	; 0x41
 80012d4:	2120      	movs	r1, #32
 80012d6:	5499      	strb	r1, [r3, r2]
  hi2c->PreviousState = I2C_STATE_NONE;
 80012d8:	687b      	ldr	r3, [r7, #4]
 80012da:	2200      	movs	r2, #0
 80012dc:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 80012de:	687b      	ldr	r3, [r7, #4]
 80012e0:	2242      	movs	r2, #66	; 0x42
 80012e2:	2100      	movs	r1, #0
 80012e4:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 80012e6:	2300      	movs	r3, #0
}
 80012e8:	0018      	movs	r0, r3
 80012ea:	46bd      	mov	sp, r7
 80012ec:	b002      	add	sp, #8
 80012ee:	bd80      	pop	{r7, pc}
 80012f0:	f0ffffff 	.word	0xf0ffffff
 80012f4:	ffff7fff 	.word	0xffff7fff
 80012f8:	02008000 	.word	0x02008000

080012fc <HAL_I2C_Mem_Write>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                    uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80012fc:	b590      	push	{r4, r7, lr}
 80012fe:	b089      	sub	sp, #36	; 0x24
 8001300:	af02      	add	r7, sp, #8
 8001302:	60f8      	str	r0, [r7, #12]
 8001304:	000c      	movs	r4, r1
 8001306:	0010      	movs	r0, r2
 8001308:	0019      	movs	r1, r3
 800130a:	230a      	movs	r3, #10
 800130c:	18fb      	adds	r3, r7, r3
 800130e:	1c22      	adds	r2, r4, #0
 8001310:	801a      	strh	r2, [r3, #0]
 8001312:	2308      	movs	r3, #8
 8001314:	18fb      	adds	r3, r7, r3
 8001316:	1c02      	adds	r2, r0, #0
 8001318:	801a      	strh	r2, [r3, #0]
 800131a:	1dbb      	adds	r3, r7, #6
 800131c:	1c0a      	adds	r2, r1, #0
 800131e:	801a      	strh	r2, [r3, #0]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8001320:	68fb      	ldr	r3, [r7, #12]
 8001322:	2241      	movs	r2, #65	; 0x41
 8001324:	5c9b      	ldrb	r3, [r3, r2]
 8001326:	b2db      	uxtb	r3, r3
 8001328:	2b20      	cmp	r3, #32
 800132a:	d000      	beq.n	800132e <HAL_I2C_Mem_Write+0x32>
 800132c:	e10c      	b.n	8001548 <HAL_I2C_Mem_Write+0x24c>
  {
    if ((pData == NULL) || (Size == 0U))
 800132e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001330:	2b00      	cmp	r3, #0
 8001332:	d004      	beq.n	800133e <HAL_I2C_Mem_Write+0x42>
 8001334:	232c      	movs	r3, #44	; 0x2c
 8001336:	18fb      	adds	r3, r7, r3
 8001338:	881b      	ldrh	r3, [r3, #0]
 800133a:	2b00      	cmp	r3, #0
 800133c:	d105      	bne.n	800134a <HAL_I2C_Mem_Write+0x4e>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 800133e:	68fb      	ldr	r3, [r7, #12]
 8001340:	2280      	movs	r2, #128	; 0x80
 8001342:	0092      	lsls	r2, r2, #2
 8001344:	645a      	str	r2, [r3, #68]	; 0x44
      return  HAL_ERROR;
 8001346:	2301      	movs	r3, #1
 8001348:	e0ff      	b.n	800154a <HAL_I2C_Mem_Write+0x24e>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 800134a:	68fb      	ldr	r3, [r7, #12]
 800134c:	2240      	movs	r2, #64	; 0x40
 800134e:	5c9b      	ldrb	r3, [r3, r2]
 8001350:	2b01      	cmp	r3, #1
 8001352:	d101      	bne.n	8001358 <HAL_I2C_Mem_Write+0x5c>
 8001354:	2302      	movs	r3, #2
 8001356:	e0f8      	b.n	800154a <HAL_I2C_Mem_Write+0x24e>
 8001358:	68fb      	ldr	r3, [r7, #12]
 800135a:	2240      	movs	r2, #64	; 0x40
 800135c:	2101      	movs	r1, #1
 800135e:	5499      	strb	r1, [r3, r2]

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 8001360:	f7ff fca6 	bl	8000cb0 <HAL_GetTick>
 8001364:	0003      	movs	r3, r0
 8001366:	617b      	str	r3, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8001368:	2380      	movs	r3, #128	; 0x80
 800136a:	0219      	lsls	r1, r3, #8
 800136c:	68f8      	ldr	r0, [r7, #12]
 800136e:	697b      	ldr	r3, [r7, #20]
 8001370:	9300      	str	r3, [sp, #0]
 8001372:	2319      	movs	r3, #25
 8001374:	2201      	movs	r2, #1
 8001376:	f000 fb0b 	bl	8001990 <I2C_WaitOnFlagUntilTimeout>
 800137a:	1e03      	subs	r3, r0, #0
 800137c:	d001      	beq.n	8001382 <HAL_I2C_Mem_Write+0x86>
    {
      return HAL_ERROR;
 800137e:	2301      	movs	r3, #1
 8001380:	e0e3      	b.n	800154a <HAL_I2C_Mem_Write+0x24e>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8001382:	68fb      	ldr	r3, [r7, #12]
 8001384:	2241      	movs	r2, #65	; 0x41
 8001386:	2121      	movs	r1, #33	; 0x21
 8001388:	5499      	strb	r1, [r3, r2]
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 800138a:	68fb      	ldr	r3, [r7, #12]
 800138c:	2242      	movs	r2, #66	; 0x42
 800138e:	2140      	movs	r1, #64	; 0x40
 8001390:	5499      	strb	r1, [r3, r2]
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8001392:	68fb      	ldr	r3, [r7, #12]
 8001394:	2200      	movs	r2, #0
 8001396:	645a      	str	r2, [r3, #68]	; 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 8001398:	68fb      	ldr	r3, [r7, #12]
 800139a:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800139c:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount = Size;
 800139e:	68fb      	ldr	r3, [r7, #12]
 80013a0:	222c      	movs	r2, #44	; 0x2c
 80013a2:	18ba      	adds	r2, r7, r2
 80013a4:	8812      	ldrh	r2, [r2, #0]
 80013a6:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferISR   = NULL;
 80013a8:	68fb      	ldr	r3, [r7, #12]
 80013aa:	2200      	movs	r2, #0
 80013ac:	635a      	str	r2, [r3, #52]	; 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 80013ae:	1dbb      	adds	r3, r7, #6
 80013b0:	881c      	ldrh	r4, [r3, #0]
 80013b2:	2308      	movs	r3, #8
 80013b4:	18fb      	adds	r3, r7, r3
 80013b6:	881a      	ldrh	r2, [r3, #0]
 80013b8:	230a      	movs	r3, #10
 80013ba:	18fb      	adds	r3, r7, r3
 80013bc:	8819      	ldrh	r1, [r3, #0]
 80013be:	68f8      	ldr	r0, [r7, #12]
 80013c0:	697b      	ldr	r3, [r7, #20]
 80013c2:	9301      	str	r3, [sp, #4]
 80013c4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80013c6:	9300      	str	r3, [sp, #0]
 80013c8:	0023      	movs	r3, r4
 80013ca:	f000 f9f9 	bl	80017c0 <I2C_RequestMemoryWrite>
 80013ce:	1e03      	subs	r3, r0, #0
 80013d0:	d005      	beq.n	80013de <HAL_I2C_Mem_Write+0xe2>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 80013d2:	68fb      	ldr	r3, [r7, #12]
 80013d4:	2240      	movs	r2, #64	; 0x40
 80013d6:	2100      	movs	r1, #0
 80013d8:	5499      	strb	r1, [r3, r2]
      return HAL_ERROR;
 80013da:	2301      	movs	r3, #1
 80013dc:	e0b5      	b.n	800154a <HAL_I2C_Mem_Write+0x24e>
    }

    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 80013de:	68fb      	ldr	r3, [r7, #12]
 80013e0:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80013e2:	b29b      	uxth	r3, r3
 80013e4:	2bff      	cmp	r3, #255	; 0xff
 80013e6:	d911      	bls.n	800140c <HAL_I2C_Mem_Write+0x110>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 80013e8:	68fb      	ldr	r3, [r7, #12]
 80013ea:	22ff      	movs	r2, #255	; 0xff
 80013ec:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 80013ee:	68fb      	ldr	r3, [r7, #12]
 80013f0:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80013f2:	b2da      	uxtb	r2, r3
 80013f4:	2380      	movs	r3, #128	; 0x80
 80013f6:	045c      	lsls	r4, r3, #17
 80013f8:	230a      	movs	r3, #10
 80013fa:	18fb      	adds	r3, r7, r3
 80013fc:	8819      	ldrh	r1, [r3, #0]
 80013fe:	68f8      	ldr	r0, [r7, #12]
 8001400:	2300      	movs	r3, #0
 8001402:	9300      	str	r3, [sp, #0]
 8001404:	0023      	movs	r3, r4
 8001406:	f000 fc9b 	bl	8001d40 <I2C_TransferConfig>
 800140a:	e012      	b.n	8001432 <HAL_I2C_Mem_Write+0x136>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 800140c:	68fb      	ldr	r3, [r7, #12]
 800140e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8001410:	b29a      	uxth	r2, r3
 8001412:	68fb      	ldr	r3, [r7, #12]
 8001414:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 8001416:	68fb      	ldr	r3, [r7, #12]
 8001418:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800141a:	b2da      	uxtb	r2, r3
 800141c:	2380      	movs	r3, #128	; 0x80
 800141e:	049c      	lsls	r4, r3, #18
 8001420:	230a      	movs	r3, #10
 8001422:	18fb      	adds	r3, r7, r3
 8001424:	8819      	ldrh	r1, [r3, #0]
 8001426:	68f8      	ldr	r0, [r7, #12]
 8001428:	2300      	movs	r3, #0
 800142a:	9300      	str	r3, [sp, #0]
 800142c:	0023      	movs	r3, r4
 800142e:	f000 fc87 	bl	8001d40 <I2C_TransferConfig>
    }

    do
    {
      /* Wait until TXIS flag is set */
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8001432:	697a      	ldr	r2, [r7, #20]
 8001434:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8001436:	68fb      	ldr	r3, [r7, #12]
 8001438:	0018      	movs	r0, r3
 800143a:	f000 faf7 	bl	8001a2c <I2C_WaitOnTXISFlagUntilTimeout>
 800143e:	1e03      	subs	r3, r0, #0
 8001440:	d001      	beq.n	8001446 <HAL_I2C_Mem_Write+0x14a>
      {
        return HAL_ERROR;
 8001442:	2301      	movs	r3, #1
 8001444:	e081      	b.n	800154a <HAL_I2C_Mem_Write+0x24e>
      }

      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 8001446:	68fb      	ldr	r3, [r7, #12]
 8001448:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800144a:	781a      	ldrb	r2, [r3, #0]
 800144c:	68fb      	ldr	r3, [r7, #12]
 800144e:	681b      	ldr	r3, [r3, #0]
 8001450:	629a      	str	r2, [r3, #40]	; 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8001452:	68fb      	ldr	r3, [r7, #12]
 8001454:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001456:	1c5a      	adds	r2, r3, #1
 8001458:	68fb      	ldr	r3, [r7, #12]
 800145a:	625a      	str	r2, [r3, #36]	; 0x24

      hi2c->XferCount--;
 800145c:	68fb      	ldr	r3, [r7, #12]
 800145e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8001460:	b29b      	uxth	r3, r3
 8001462:	3b01      	subs	r3, #1
 8001464:	b29a      	uxth	r2, r3
 8001466:	68fb      	ldr	r3, [r7, #12]
 8001468:	855a      	strh	r2, [r3, #42]	; 0x2a
      hi2c->XferSize--;
 800146a:	68fb      	ldr	r3, [r7, #12]
 800146c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800146e:	3b01      	subs	r3, #1
 8001470:	b29a      	uxth	r2, r3
 8001472:	68fb      	ldr	r3, [r7, #12]
 8001474:	851a      	strh	r2, [r3, #40]	; 0x28

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8001476:	68fb      	ldr	r3, [r7, #12]
 8001478:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800147a:	b29b      	uxth	r3, r3
 800147c:	2b00      	cmp	r3, #0
 800147e:	d03a      	beq.n	80014f6 <HAL_I2C_Mem_Write+0x1fa>
 8001480:	68fb      	ldr	r3, [r7, #12]
 8001482:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8001484:	2b00      	cmp	r3, #0
 8001486:	d136      	bne.n	80014f6 <HAL_I2C_Mem_Write+0x1fa>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8001488:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800148a:	68f8      	ldr	r0, [r7, #12]
 800148c:	697b      	ldr	r3, [r7, #20]
 800148e:	9300      	str	r3, [sp, #0]
 8001490:	0013      	movs	r3, r2
 8001492:	2200      	movs	r2, #0
 8001494:	2180      	movs	r1, #128	; 0x80
 8001496:	f000 fa7b 	bl	8001990 <I2C_WaitOnFlagUntilTimeout>
 800149a:	1e03      	subs	r3, r0, #0
 800149c:	d001      	beq.n	80014a2 <HAL_I2C_Mem_Write+0x1a6>
        {
          return HAL_ERROR;
 800149e:	2301      	movs	r3, #1
 80014a0:	e053      	b.n	800154a <HAL_I2C_Mem_Write+0x24e>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 80014a2:	68fb      	ldr	r3, [r7, #12]
 80014a4:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80014a6:	b29b      	uxth	r3, r3
 80014a8:	2bff      	cmp	r3, #255	; 0xff
 80014aa:	d911      	bls.n	80014d0 <HAL_I2C_Mem_Write+0x1d4>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 80014ac:	68fb      	ldr	r3, [r7, #12]
 80014ae:	22ff      	movs	r2, #255	; 0xff
 80014b0:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 80014b2:	68fb      	ldr	r3, [r7, #12]
 80014b4:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80014b6:	b2da      	uxtb	r2, r3
 80014b8:	2380      	movs	r3, #128	; 0x80
 80014ba:	045c      	lsls	r4, r3, #17
 80014bc:	230a      	movs	r3, #10
 80014be:	18fb      	adds	r3, r7, r3
 80014c0:	8819      	ldrh	r1, [r3, #0]
 80014c2:	68f8      	ldr	r0, [r7, #12]
 80014c4:	2300      	movs	r3, #0
 80014c6:	9300      	str	r3, [sp, #0]
 80014c8:	0023      	movs	r3, r4
 80014ca:	f000 fc39 	bl	8001d40 <I2C_TransferConfig>
 80014ce:	e012      	b.n	80014f6 <HAL_I2C_Mem_Write+0x1fa>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 80014d0:	68fb      	ldr	r3, [r7, #12]
 80014d2:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80014d4:	b29a      	uxth	r2, r3
 80014d6:	68fb      	ldr	r3, [r7, #12]
 80014d8:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 80014da:	68fb      	ldr	r3, [r7, #12]
 80014dc:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80014de:	b2da      	uxtb	r2, r3
 80014e0:	2380      	movs	r3, #128	; 0x80
 80014e2:	049c      	lsls	r4, r3, #18
 80014e4:	230a      	movs	r3, #10
 80014e6:	18fb      	adds	r3, r7, r3
 80014e8:	8819      	ldrh	r1, [r3, #0]
 80014ea:	68f8      	ldr	r0, [r7, #12]
 80014ec:	2300      	movs	r3, #0
 80014ee:	9300      	str	r3, [sp, #0]
 80014f0:	0023      	movs	r3, r4
 80014f2:	f000 fc25 	bl	8001d40 <I2C_TransferConfig>
                             I2C_NO_STARTSTOP);
        }
      }

    } while (hi2c->XferCount > 0U);
 80014f6:	68fb      	ldr	r3, [r7, #12]
 80014f8:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80014fa:	b29b      	uxth	r3, r3
 80014fc:	2b00      	cmp	r3, #0
 80014fe:	d198      	bne.n	8001432 <HAL_I2C_Mem_Write+0x136>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8001500:	697a      	ldr	r2, [r7, #20]
 8001502:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8001504:	68fb      	ldr	r3, [r7, #12]
 8001506:	0018      	movs	r0, r3
 8001508:	f000 fad6 	bl	8001ab8 <I2C_WaitOnSTOPFlagUntilTimeout>
 800150c:	1e03      	subs	r3, r0, #0
 800150e:	d001      	beq.n	8001514 <HAL_I2C_Mem_Write+0x218>
    {
      return HAL_ERROR;
 8001510:	2301      	movs	r3, #1
 8001512:	e01a      	b.n	800154a <HAL_I2C_Mem_Write+0x24e>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8001514:	68fb      	ldr	r3, [r7, #12]
 8001516:	681b      	ldr	r3, [r3, #0]
 8001518:	2220      	movs	r2, #32
 800151a:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 800151c:	68fb      	ldr	r3, [r7, #12]
 800151e:	681b      	ldr	r3, [r3, #0]
 8001520:	685a      	ldr	r2, [r3, #4]
 8001522:	68fb      	ldr	r3, [r7, #12]
 8001524:	681b      	ldr	r3, [r3, #0]
 8001526:	490b      	ldr	r1, [pc, #44]	; (8001554 <HAL_I2C_Mem_Write+0x258>)
 8001528:	400a      	ands	r2, r1
 800152a:	605a      	str	r2, [r3, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 800152c:	68fb      	ldr	r3, [r7, #12]
 800152e:	2241      	movs	r2, #65	; 0x41
 8001530:	2120      	movs	r1, #32
 8001532:	5499      	strb	r1, [r3, r2]
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8001534:	68fb      	ldr	r3, [r7, #12]
 8001536:	2242      	movs	r2, #66	; 0x42
 8001538:	2100      	movs	r1, #0
 800153a:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800153c:	68fb      	ldr	r3, [r7, #12]
 800153e:	2240      	movs	r2, #64	; 0x40
 8001540:	2100      	movs	r1, #0
 8001542:	5499      	strb	r1, [r3, r2]

    return HAL_OK;
 8001544:	2300      	movs	r3, #0
 8001546:	e000      	b.n	800154a <HAL_I2C_Mem_Write+0x24e>
  }
  else
  {
    return HAL_BUSY;
 8001548:	2302      	movs	r3, #2
  }
}
 800154a:	0018      	movs	r0, r3
 800154c:	46bd      	mov	sp, r7
 800154e:	b007      	add	sp, #28
 8001550:	bd90      	pop	{r4, r7, pc}
 8001552:	46c0      	nop			; (mov r8, r8)
 8001554:	fe00e800 	.word	0xfe00e800

08001558 <HAL_I2C_Mem_Read>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                   uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8001558:	b590      	push	{r4, r7, lr}
 800155a:	b089      	sub	sp, #36	; 0x24
 800155c:	af02      	add	r7, sp, #8
 800155e:	60f8      	str	r0, [r7, #12]
 8001560:	000c      	movs	r4, r1
 8001562:	0010      	movs	r0, r2
 8001564:	0019      	movs	r1, r3
 8001566:	230a      	movs	r3, #10
 8001568:	18fb      	adds	r3, r7, r3
 800156a:	1c22      	adds	r2, r4, #0
 800156c:	801a      	strh	r2, [r3, #0]
 800156e:	2308      	movs	r3, #8
 8001570:	18fb      	adds	r3, r7, r3
 8001572:	1c02      	adds	r2, r0, #0
 8001574:	801a      	strh	r2, [r3, #0]
 8001576:	1dbb      	adds	r3, r7, #6
 8001578:	1c0a      	adds	r2, r1, #0
 800157a:	801a      	strh	r2, [r3, #0]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800157c:	68fb      	ldr	r3, [r7, #12]
 800157e:	2241      	movs	r2, #65	; 0x41
 8001580:	5c9b      	ldrb	r3, [r3, r2]
 8001582:	b2db      	uxtb	r3, r3
 8001584:	2b20      	cmp	r3, #32
 8001586:	d000      	beq.n	800158a <HAL_I2C_Mem_Read+0x32>
 8001588:	e110      	b.n	80017ac <HAL_I2C_Mem_Read+0x254>
  {
    if ((pData == NULL) || (Size == 0U))
 800158a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800158c:	2b00      	cmp	r3, #0
 800158e:	d004      	beq.n	800159a <HAL_I2C_Mem_Read+0x42>
 8001590:	232c      	movs	r3, #44	; 0x2c
 8001592:	18fb      	adds	r3, r7, r3
 8001594:	881b      	ldrh	r3, [r3, #0]
 8001596:	2b00      	cmp	r3, #0
 8001598:	d105      	bne.n	80015a6 <HAL_I2C_Mem_Read+0x4e>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 800159a:	68fb      	ldr	r3, [r7, #12]
 800159c:	2280      	movs	r2, #128	; 0x80
 800159e:	0092      	lsls	r2, r2, #2
 80015a0:	645a      	str	r2, [r3, #68]	; 0x44
      return  HAL_ERROR;
 80015a2:	2301      	movs	r3, #1
 80015a4:	e103      	b.n	80017ae <HAL_I2C_Mem_Read+0x256>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 80015a6:	68fb      	ldr	r3, [r7, #12]
 80015a8:	2240      	movs	r2, #64	; 0x40
 80015aa:	5c9b      	ldrb	r3, [r3, r2]
 80015ac:	2b01      	cmp	r3, #1
 80015ae:	d101      	bne.n	80015b4 <HAL_I2C_Mem_Read+0x5c>
 80015b0:	2302      	movs	r3, #2
 80015b2:	e0fc      	b.n	80017ae <HAL_I2C_Mem_Read+0x256>
 80015b4:	68fb      	ldr	r3, [r7, #12]
 80015b6:	2240      	movs	r2, #64	; 0x40
 80015b8:	2101      	movs	r1, #1
 80015ba:	5499      	strb	r1, [r3, r2]

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 80015bc:	f7ff fb78 	bl	8000cb0 <HAL_GetTick>
 80015c0:	0003      	movs	r3, r0
 80015c2:	617b      	str	r3, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 80015c4:	2380      	movs	r3, #128	; 0x80
 80015c6:	0219      	lsls	r1, r3, #8
 80015c8:	68f8      	ldr	r0, [r7, #12]
 80015ca:	697b      	ldr	r3, [r7, #20]
 80015cc:	9300      	str	r3, [sp, #0]
 80015ce:	2319      	movs	r3, #25
 80015d0:	2201      	movs	r2, #1
 80015d2:	f000 f9dd 	bl	8001990 <I2C_WaitOnFlagUntilTimeout>
 80015d6:	1e03      	subs	r3, r0, #0
 80015d8:	d001      	beq.n	80015de <HAL_I2C_Mem_Read+0x86>
    {
      return HAL_ERROR;
 80015da:	2301      	movs	r3, #1
 80015dc:	e0e7      	b.n	80017ae <HAL_I2C_Mem_Read+0x256>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 80015de:	68fb      	ldr	r3, [r7, #12]
 80015e0:	2241      	movs	r2, #65	; 0x41
 80015e2:	2122      	movs	r1, #34	; 0x22
 80015e4:	5499      	strb	r1, [r3, r2]
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 80015e6:	68fb      	ldr	r3, [r7, #12]
 80015e8:	2242      	movs	r2, #66	; 0x42
 80015ea:	2140      	movs	r1, #64	; 0x40
 80015ec:	5499      	strb	r1, [r3, r2]
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80015ee:	68fb      	ldr	r3, [r7, #12]
 80015f0:	2200      	movs	r2, #0
 80015f2:	645a      	str	r2, [r3, #68]	; 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 80015f4:	68fb      	ldr	r3, [r7, #12]
 80015f6:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80015f8:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount = Size;
 80015fa:	68fb      	ldr	r3, [r7, #12]
 80015fc:	222c      	movs	r2, #44	; 0x2c
 80015fe:	18ba      	adds	r2, r7, r2
 8001600:	8812      	ldrh	r2, [r2, #0]
 8001602:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferISR   = NULL;
 8001604:	68fb      	ldr	r3, [r7, #12]
 8001606:	2200      	movs	r2, #0
 8001608:	635a      	str	r2, [r3, #52]	; 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 800160a:	1dbb      	adds	r3, r7, #6
 800160c:	881c      	ldrh	r4, [r3, #0]
 800160e:	2308      	movs	r3, #8
 8001610:	18fb      	adds	r3, r7, r3
 8001612:	881a      	ldrh	r2, [r3, #0]
 8001614:	230a      	movs	r3, #10
 8001616:	18fb      	adds	r3, r7, r3
 8001618:	8819      	ldrh	r1, [r3, #0]
 800161a:	68f8      	ldr	r0, [r7, #12]
 800161c:	697b      	ldr	r3, [r7, #20]
 800161e:	9301      	str	r3, [sp, #4]
 8001620:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001622:	9300      	str	r3, [sp, #0]
 8001624:	0023      	movs	r3, r4
 8001626:	f000 f92f 	bl	8001888 <I2C_RequestMemoryRead>
 800162a:	1e03      	subs	r3, r0, #0
 800162c:	d005      	beq.n	800163a <HAL_I2C_Mem_Read+0xe2>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 800162e:	68fb      	ldr	r3, [r7, #12]
 8001630:	2240      	movs	r2, #64	; 0x40
 8001632:	2100      	movs	r1, #0
 8001634:	5499      	strb	r1, [r3, r2]
      return HAL_ERROR;
 8001636:	2301      	movs	r3, #1
 8001638:	e0b9      	b.n	80017ae <HAL_I2C_Mem_Read+0x256>
    }

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 800163a:	68fb      	ldr	r3, [r7, #12]
 800163c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800163e:	b29b      	uxth	r3, r3
 8001640:	2bff      	cmp	r3, #255	; 0xff
 8001642:	d911      	bls.n	8001668 <HAL_I2C_Mem_Read+0x110>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8001644:	68fb      	ldr	r3, [r7, #12]
 8001646:	22ff      	movs	r2, #255	; 0xff
 8001648:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 800164a:	68fb      	ldr	r3, [r7, #12]
 800164c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800164e:	b2da      	uxtb	r2, r3
 8001650:	2380      	movs	r3, #128	; 0x80
 8001652:	045c      	lsls	r4, r3, #17
 8001654:	230a      	movs	r3, #10
 8001656:	18fb      	adds	r3, r7, r3
 8001658:	8819      	ldrh	r1, [r3, #0]
 800165a:	68f8      	ldr	r0, [r7, #12]
 800165c:	4b56      	ldr	r3, [pc, #344]	; (80017b8 <HAL_I2C_Mem_Read+0x260>)
 800165e:	9300      	str	r3, [sp, #0]
 8001660:	0023      	movs	r3, r4
 8001662:	f000 fb6d 	bl	8001d40 <I2C_TransferConfig>
 8001666:	e012      	b.n	800168e <HAL_I2C_Mem_Read+0x136>
                         I2C_GENERATE_START_READ);
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8001668:	68fb      	ldr	r3, [r7, #12]
 800166a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800166c:	b29a      	uxth	r2, r3
 800166e:	68fb      	ldr	r3, [r7, #12]
 8001670:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8001672:	68fb      	ldr	r3, [r7, #12]
 8001674:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8001676:	b2da      	uxtb	r2, r3
 8001678:	2380      	movs	r3, #128	; 0x80
 800167a:	049c      	lsls	r4, r3, #18
 800167c:	230a      	movs	r3, #10
 800167e:	18fb      	adds	r3, r7, r3
 8001680:	8819      	ldrh	r1, [r3, #0]
 8001682:	68f8      	ldr	r0, [r7, #12]
 8001684:	4b4c      	ldr	r3, [pc, #304]	; (80017b8 <HAL_I2C_Mem_Read+0x260>)
 8001686:	9300      	str	r3, [sp, #0]
 8001688:	0023      	movs	r3, r4
 800168a:	f000 fb59 	bl	8001d40 <I2C_TransferConfig>
    }

    do
    {
      /* Wait until RXNE flag is set */
      if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_RXNE, RESET, Timeout, tickstart) != HAL_OK)
 800168e:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8001690:	68f8      	ldr	r0, [r7, #12]
 8001692:	697b      	ldr	r3, [r7, #20]
 8001694:	9300      	str	r3, [sp, #0]
 8001696:	0013      	movs	r3, r2
 8001698:	2200      	movs	r2, #0
 800169a:	2104      	movs	r1, #4
 800169c:	f000 f978 	bl	8001990 <I2C_WaitOnFlagUntilTimeout>
 80016a0:	1e03      	subs	r3, r0, #0
 80016a2:	d001      	beq.n	80016a8 <HAL_I2C_Mem_Read+0x150>
      {
        return HAL_ERROR;
 80016a4:	2301      	movs	r3, #1
 80016a6:	e082      	b.n	80017ae <HAL_I2C_Mem_Read+0x256>
      }

      /* Read data from RXDR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 80016a8:	68fb      	ldr	r3, [r7, #12]
 80016aa:	681b      	ldr	r3, [r3, #0]
 80016ac:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80016ae:	68fb      	ldr	r3, [r7, #12]
 80016b0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80016b2:	b2d2      	uxtb	r2, r2
 80016b4:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80016b6:	68fb      	ldr	r3, [r7, #12]
 80016b8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80016ba:	1c5a      	adds	r2, r3, #1
 80016bc:	68fb      	ldr	r3, [r7, #12]
 80016be:	625a      	str	r2, [r3, #36]	; 0x24

      hi2c->XferSize--;
 80016c0:	68fb      	ldr	r3, [r7, #12]
 80016c2:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80016c4:	3b01      	subs	r3, #1
 80016c6:	b29a      	uxth	r2, r3
 80016c8:	68fb      	ldr	r3, [r7, #12]
 80016ca:	851a      	strh	r2, [r3, #40]	; 0x28
      hi2c->XferCount--;
 80016cc:	68fb      	ldr	r3, [r7, #12]
 80016ce:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80016d0:	b29b      	uxth	r3, r3
 80016d2:	3b01      	subs	r3, #1
 80016d4:	b29a      	uxth	r2, r3
 80016d6:	68fb      	ldr	r3, [r7, #12]
 80016d8:	855a      	strh	r2, [r3, #42]	; 0x2a

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 80016da:	68fb      	ldr	r3, [r7, #12]
 80016dc:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80016de:	b29b      	uxth	r3, r3
 80016e0:	2b00      	cmp	r3, #0
 80016e2:	d03a      	beq.n	800175a <HAL_I2C_Mem_Read+0x202>
 80016e4:	68fb      	ldr	r3, [r7, #12]
 80016e6:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80016e8:	2b00      	cmp	r3, #0
 80016ea:	d136      	bne.n	800175a <HAL_I2C_Mem_Read+0x202>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 80016ec:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80016ee:	68f8      	ldr	r0, [r7, #12]
 80016f0:	697b      	ldr	r3, [r7, #20]
 80016f2:	9300      	str	r3, [sp, #0]
 80016f4:	0013      	movs	r3, r2
 80016f6:	2200      	movs	r2, #0
 80016f8:	2180      	movs	r1, #128	; 0x80
 80016fa:	f000 f949 	bl	8001990 <I2C_WaitOnFlagUntilTimeout>
 80016fe:	1e03      	subs	r3, r0, #0
 8001700:	d001      	beq.n	8001706 <HAL_I2C_Mem_Read+0x1ae>
        {
          return HAL_ERROR;
 8001702:	2301      	movs	r3, #1
 8001704:	e053      	b.n	80017ae <HAL_I2C_Mem_Read+0x256>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8001706:	68fb      	ldr	r3, [r7, #12]
 8001708:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800170a:	b29b      	uxth	r3, r3
 800170c:	2bff      	cmp	r3, #255	; 0xff
 800170e:	d911      	bls.n	8001734 <HAL_I2C_Mem_Read+0x1dc>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8001710:	68fb      	ldr	r3, [r7, #12]
 8001712:	22ff      	movs	r2, #255	; 0xff
 8001714:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t) hi2c->XferSize, I2C_RELOAD_MODE,
 8001716:	68fb      	ldr	r3, [r7, #12]
 8001718:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800171a:	b2da      	uxtb	r2, r3
 800171c:	2380      	movs	r3, #128	; 0x80
 800171e:	045c      	lsls	r4, r3, #17
 8001720:	230a      	movs	r3, #10
 8001722:	18fb      	adds	r3, r7, r3
 8001724:	8819      	ldrh	r1, [r3, #0]
 8001726:	68f8      	ldr	r0, [r7, #12]
 8001728:	2300      	movs	r3, #0
 800172a:	9300      	str	r3, [sp, #0]
 800172c:	0023      	movs	r3, r4
 800172e:	f000 fb07 	bl	8001d40 <I2C_TransferConfig>
 8001732:	e012      	b.n	800175a <HAL_I2C_Mem_Read+0x202>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8001734:	68fb      	ldr	r3, [r7, #12]
 8001736:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8001738:	b29a      	uxth	r2, r3
 800173a:	68fb      	ldr	r3, [r7, #12]
 800173c:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 800173e:	68fb      	ldr	r3, [r7, #12]
 8001740:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8001742:	b2da      	uxtb	r2, r3
 8001744:	2380      	movs	r3, #128	; 0x80
 8001746:	049c      	lsls	r4, r3, #18
 8001748:	230a      	movs	r3, #10
 800174a:	18fb      	adds	r3, r7, r3
 800174c:	8819      	ldrh	r1, [r3, #0]
 800174e:	68f8      	ldr	r0, [r7, #12]
 8001750:	2300      	movs	r3, #0
 8001752:	9300      	str	r3, [sp, #0]
 8001754:	0023      	movs	r3, r4
 8001756:	f000 faf3 	bl	8001d40 <I2C_TransferConfig>
                             I2C_NO_STARTSTOP);
        }
      }
    } while (hi2c->XferCount > 0U);
 800175a:	68fb      	ldr	r3, [r7, #12]
 800175c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800175e:	b29b      	uxth	r3, r3
 8001760:	2b00      	cmp	r3, #0
 8001762:	d194      	bne.n	800168e <HAL_I2C_Mem_Read+0x136>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8001764:	697a      	ldr	r2, [r7, #20]
 8001766:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8001768:	68fb      	ldr	r3, [r7, #12]
 800176a:	0018      	movs	r0, r3
 800176c:	f000 f9a4 	bl	8001ab8 <I2C_WaitOnSTOPFlagUntilTimeout>
 8001770:	1e03      	subs	r3, r0, #0
 8001772:	d001      	beq.n	8001778 <HAL_I2C_Mem_Read+0x220>
    {
      return HAL_ERROR;
 8001774:	2301      	movs	r3, #1
 8001776:	e01a      	b.n	80017ae <HAL_I2C_Mem_Read+0x256>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8001778:	68fb      	ldr	r3, [r7, #12]
 800177a:	681b      	ldr	r3, [r3, #0]
 800177c:	2220      	movs	r2, #32
 800177e:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8001780:	68fb      	ldr	r3, [r7, #12]
 8001782:	681b      	ldr	r3, [r3, #0]
 8001784:	685a      	ldr	r2, [r3, #4]
 8001786:	68fb      	ldr	r3, [r7, #12]
 8001788:	681b      	ldr	r3, [r3, #0]
 800178a:	490c      	ldr	r1, [pc, #48]	; (80017bc <HAL_I2C_Mem_Read+0x264>)
 800178c:	400a      	ands	r2, r1
 800178e:	605a      	str	r2, [r3, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 8001790:	68fb      	ldr	r3, [r7, #12]
 8001792:	2241      	movs	r2, #65	; 0x41
 8001794:	2120      	movs	r1, #32
 8001796:	5499      	strb	r1, [r3, r2]
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8001798:	68fb      	ldr	r3, [r7, #12]
 800179a:	2242      	movs	r2, #66	; 0x42
 800179c:	2100      	movs	r1, #0
 800179e:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80017a0:	68fb      	ldr	r3, [r7, #12]
 80017a2:	2240      	movs	r2, #64	; 0x40
 80017a4:	2100      	movs	r1, #0
 80017a6:	5499      	strb	r1, [r3, r2]

    return HAL_OK;
 80017a8:	2300      	movs	r3, #0
 80017aa:	e000      	b.n	80017ae <HAL_I2C_Mem_Read+0x256>
  }
  else
  {
    return HAL_BUSY;
 80017ac:	2302      	movs	r3, #2
  }
}
 80017ae:	0018      	movs	r0, r3
 80017b0:	46bd      	mov	sp, r7
 80017b2:	b007      	add	sp, #28
 80017b4:	bd90      	pop	{r4, r7, pc}
 80017b6:	46c0      	nop			; (mov r8, r8)
 80017b8:	80002400 	.word	0x80002400
 80017bc:	fe00e800 	.word	0xfe00e800

080017c0 <I2C_RequestMemoryWrite>:
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress,
                                                uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout,
                                                uint32_t Tickstart)
{
 80017c0:	b5b0      	push	{r4, r5, r7, lr}
 80017c2:	b086      	sub	sp, #24
 80017c4:	af02      	add	r7, sp, #8
 80017c6:	60f8      	str	r0, [r7, #12]
 80017c8:	000c      	movs	r4, r1
 80017ca:	0010      	movs	r0, r2
 80017cc:	0019      	movs	r1, r3
 80017ce:	250a      	movs	r5, #10
 80017d0:	197b      	adds	r3, r7, r5
 80017d2:	1c22      	adds	r2, r4, #0
 80017d4:	801a      	strh	r2, [r3, #0]
 80017d6:	2308      	movs	r3, #8
 80017d8:	18fb      	adds	r3, r7, r3
 80017da:	1c02      	adds	r2, r0, #0
 80017dc:	801a      	strh	r2, [r3, #0]
 80017de:	1dbb      	adds	r3, r7, #6
 80017e0:	1c0a      	adds	r2, r1, #0
 80017e2:	801a      	strh	r2, [r3, #0]
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_RELOAD_MODE, I2C_GENERATE_START_WRITE);
 80017e4:	1dbb      	adds	r3, r7, #6
 80017e6:	881b      	ldrh	r3, [r3, #0]
 80017e8:	b2da      	uxtb	r2, r3
 80017ea:	2380      	movs	r3, #128	; 0x80
 80017ec:	045c      	lsls	r4, r3, #17
 80017ee:	197b      	adds	r3, r7, r5
 80017f0:	8819      	ldrh	r1, [r3, #0]
 80017f2:	68f8      	ldr	r0, [r7, #12]
 80017f4:	4b23      	ldr	r3, [pc, #140]	; (8001884 <I2C_RequestMemoryWrite+0xc4>)
 80017f6:	9300      	str	r3, [sp, #0]
 80017f8:	0023      	movs	r3, r4
 80017fa:	f000 faa1 	bl	8001d40 <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80017fe:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8001800:	6a39      	ldr	r1, [r7, #32]
 8001802:	68fb      	ldr	r3, [r7, #12]
 8001804:	0018      	movs	r0, r3
 8001806:	f000 f911 	bl	8001a2c <I2C_WaitOnTXISFlagUntilTimeout>
 800180a:	1e03      	subs	r3, r0, #0
 800180c:	d001      	beq.n	8001812 <I2C_RequestMemoryWrite+0x52>
  {
    return HAL_ERROR;
 800180e:	2301      	movs	r3, #1
 8001810:	e033      	b.n	800187a <I2C_RequestMemoryWrite+0xba>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8001812:	1dbb      	adds	r3, r7, #6
 8001814:	881b      	ldrh	r3, [r3, #0]
 8001816:	2b01      	cmp	r3, #1
 8001818:	d107      	bne.n	800182a <I2C_RequestMemoryWrite+0x6a>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 800181a:	2308      	movs	r3, #8
 800181c:	18fb      	adds	r3, r7, r3
 800181e:	881b      	ldrh	r3, [r3, #0]
 8001820:	b2da      	uxtb	r2, r3
 8001822:	68fb      	ldr	r3, [r7, #12]
 8001824:	681b      	ldr	r3, [r3, #0]
 8001826:	629a      	str	r2, [r3, #40]	; 0x28
 8001828:	e019      	b.n	800185e <I2C_RequestMemoryWrite+0x9e>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 800182a:	2308      	movs	r3, #8
 800182c:	18fb      	adds	r3, r7, r3
 800182e:	881b      	ldrh	r3, [r3, #0]
 8001830:	0a1b      	lsrs	r3, r3, #8
 8001832:	b29b      	uxth	r3, r3
 8001834:	b2da      	uxtb	r2, r3
 8001836:	68fb      	ldr	r3, [r7, #12]
 8001838:	681b      	ldr	r3, [r3, #0]
 800183a:	629a      	str	r2, [r3, #40]	; 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800183c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800183e:	6a39      	ldr	r1, [r7, #32]
 8001840:	68fb      	ldr	r3, [r7, #12]
 8001842:	0018      	movs	r0, r3
 8001844:	f000 f8f2 	bl	8001a2c <I2C_WaitOnTXISFlagUntilTimeout>
 8001848:	1e03      	subs	r3, r0, #0
 800184a:	d001      	beq.n	8001850 <I2C_RequestMemoryWrite+0x90>
    {
      return HAL_ERROR;
 800184c:	2301      	movs	r3, #1
 800184e:	e014      	b.n	800187a <I2C_RequestMemoryWrite+0xba>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8001850:	2308      	movs	r3, #8
 8001852:	18fb      	adds	r3, r7, r3
 8001854:	881b      	ldrh	r3, [r3, #0]
 8001856:	b2da      	uxtb	r2, r3
 8001858:	68fb      	ldr	r3, [r7, #12]
 800185a:	681b      	ldr	r3, [r3, #0]
 800185c:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Wait until TCR flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, Tickstart) != HAL_OK)
 800185e:	6a3a      	ldr	r2, [r7, #32]
 8001860:	68f8      	ldr	r0, [r7, #12]
 8001862:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001864:	9300      	str	r3, [sp, #0]
 8001866:	0013      	movs	r3, r2
 8001868:	2200      	movs	r2, #0
 800186a:	2180      	movs	r1, #128	; 0x80
 800186c:	f000 f890 	bl	8001990 <I2C_WaitOnFlagUntilTimeout>
 8001870:	1e03      	subs	r3, r0, #0
 8001872:	d001      	beq.n	8001878 <I2C_RequestMemoryWrite+0xb8>
  {
    return HAL_ERROR;
 8001874:	2301      	movs	r3, #1
 8001876:	e000      	b.n	800187a <I2C_RequestMemoryWrite+0xba>
  }

  return HAL_OK;
 8001878:	2300      	movs	r3, #0
}
 800187a:	0018      	movs	r0, r3
 800187c:	46bd      	mov	sp, r7
 800187e:	b004      	add	sp, #16
 8001880:	bdb0      	pop	{r4, r5, r7, pc}
 8001882:	46c0      	nop			; (mov r8, r8)
 8001884:	80002000 	.word	0x80002000

08001888 <I2C_RequestMemoryRead>:
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress,
                                               uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout,
                                               uint32_t Tickstart)
{
 8001888:	b5b0      	push	{r4, r5, r7, lr}
 800188a:	b086      	sub	sp, #24
 800188c:	af02      	add	r7, sp, #8
 800188e:	60f8      	str	r0, [r7, #12]
 8001890:	000c      	movs	r4, r1
 8001892:	0010      	movs	r0, r2
 8001894:	0019      	movs	r1, r3
 8001896:	250a      	movs	r5, #10
 8001898:	197b      	adds	r3, r7, r5
 800189a:	1c22      	adds	r2, r4, #0
 800189c:	801a      	strh	r2, [r3, #0]
 800189e:	2308      	movs	r3, #8
 80018a0:	18fb      	adds	r3, r7, r3
 80018a2:	1c02      	adds	r2, r0, #0
 80018a4:	801a      	strh	r2, [r3, #0]
 80018a6:	1dbb      	adds	r3, r7, #6
 80018a8:	1c0a      	adds	r2, r1, #0
 80018aa:	801a      	strh	r2, [r3, #0]
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_SOFTEND_MODE, I2C_GENERATE_START_WRITE);
 80018ac:	1dbb      	adds	r3, r7, #6
 80018ae:	881b      	ldrh	r3, [r3, #0]
 80018b0:	b2da      	uxtb	r2, r3
 80018b2:	197b      	adds	r3, r7, r5
 80018b4:	8819      	ldrh	r1, [r3, #0]
 80018b6:	68f8      	ldr	r0, [r7, #12]
 80018b8:	4b23      	ldr	r3, [pc, #140]	; (8001948 <I2C_RequestMemoryRead+0xc0>)
 80018ba:	9300      	str	r3, [sp, #0]
 80018bc:	2300      	movs	r3, #0
 80018be:	f000 fa3f 	bl	8001d40 <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80018c2:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80018c4:	6a39      	ldr	r1, [r7, #32]
 80018c6:	68fb      	ldr	r3, [r7, #12]
 80018c8:	0018      	movs	r0, r3
 80018ca:	f000 f8af 	bl	8001a2c <I2C_WaitOnTXISFlagUntilTimeout>
 80018ce:	1e03      	subs	r3, r0, #0
 80018d0:	d001      	beq.n	80018d6 <I2C_RequestMemoryRead+0x4e>
  {
    return HAL_ERROR;
 80018d2:	2301      	movs	r3, #1
 80018d4:	e033      	b.n	800193e <I2C_RequestMemoryRead+0xb6>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 80018d6:	1dbb      	adds	r3, r7, #6
 80018d8:	881b      	ldrh	r3, [r3, #0]
 80018da:	2b01      	cmp	r3, #1
 80018dc:	d107      	bne.n	80018ee <I2C_RequestMemoryRead+0x66>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 80018de:	2308      	movs	r3, #8
 80018e0:	18fb      	adds	r3, r7, r3
 80018e2:	881b      	ldrh	r3, [r3, #0]
 80018e4:	b2da      	uxtb	r2, r3
 80018e6:	68fb      	ldr	r3, [r7, #12]
 80018e8:	681b      	ldr	r3, [r3, #0]
 80018ea:	629a      	str	r2, [r3, #40]	; 0x28
 80018ec:	e019      	b.n	8001922 <I2C_RequestMemoryRead+0x9a>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 80018ee:	2308      	movs	r3, #8
 80018f0:	18fb      	adds	r3, r7, r3
 80018f2:	881b      	ldrh	r3, [r3, #0]
 80018f4:	0a1b      	lsrs	r3, r3, #8
 80018f6:	b29b      	uxth	r3, r3
 80018f8:	b2da      	uxtb	r2, r3
 80018fa:	68fb      	ldr	r3, [r7, #12]
 80018fc:	681b      	ldr	r3, [r3, #0]
 80018fe:	629a      	str	r2, [r3, #40]	; 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8001900:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8001902:	6a39      	ldr	r1, [r7, #32]
 8001904:	68fb      	ldr	r3, [r7, #12]
 8001906:	0018      	movs	r0, r3
 8001908:	f000 f890 	bl	8001a2c <I2C_WaitOnTXISFlagUntilTimeout>
 800190c:	1e03      	subs	r3, r0, #0
 800190e:	d001      	beq.n	8001914 <I2C_RequestMemoryRead+0x8c>
    {
      return HAL_ERROR;
 8001910:	2301      	movs	r3, #1
 8001912:	e014      	b.n	800193e <I2C_RequestMemoryRead+0xb6>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8001914:	2308      	movs	r3, #8
 8001916:	18fb      	adds	r3, r7, r3
 8001918:	881b      	ldrh	r3, [r3, #0]
 800191a:	b2da      	uxtb	r2, r3
 800191c:	68fb      	ldr	r3, [r7, #12]
 800191e:	681b      	ldr	r3, [r3, #0]
 8001920:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Wait until TC flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TC, RESET, Timeout, Tickstart) != HAL_OK)
 8001922:	6a3a      	ldr	r2, [r7, #32]
 8001924:	68f8      	ldr	r0, [r7, #12]
 8001926:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001928:	9300      	str	r3, [sp, #0]
 800192a:	0013      	movs	r3, r2
 800192c:	2200      	movs	r2, #0
 800192e:	2140      	movs	r1, #64	; 0x40
 8001930:	f000 f82e 	bl	8001990 <I2C_WaitOnFlagUntilTimeout>
 8001934:	1e03      	subs	r3, r0, #0
 8001936:	d001      	beq.n	800193c <I2C_RequestMemoryRead+0xb4>
  {
    return HAL_ERROR;
 8001938:	2301      	movs	r3, #1
 800193a:	e000      	b.n	800193e <I2C_RequestMemoryRead+0xb6>
  }

  return HAL_OK;
 800193c:	2300      	movs	r3, #0
}
 800193e:	0018      	movs	r0, r3
 8001940:	46bd      	mov	sp, r7
 8001942:	b004      	add	sp, #16
 8001944:	bdb0      	pop	{r4, r5, r7, pc}
 8001946:	46c0      	nop			; (mov r8, r8)
 8001948:	80002000 	.word	0x80002000

0800194c <I2C_Flush_TXDR>:
  * @brief  I2C Tx data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
 800194c:	b580      	push	{r7, lr}
 800194e:	b082      	sub	sp, #8
 8001950:	af00      	add	r7, sp, #0
 8001952:	6078      	str	r0, [r7, #4]
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 8001954:	687b      	ldr	r3, [r7, #4]
 8001956:	681b      	ldr	r3, [r3, #0]
 8001958:	699b      	ldr	r3, [r3, #24]
 800195a:	2202      	movs	r2, #2
 800195c:	4013      	ands	r3, r2
 800195e:	2b02      	cmp	r3, #2
 8001960:	d103      	bne.n	800196a <I2C_Flush_TXDR+0x1e>
  {
    hi2c->Instance->TXDR = 0x00U;
 8001962:	687b      	ldr	r3, [r7, #4]
 8001964:	681b      	ldr	r3, [r3, #0]
 8001966:	2200      	movs	r2, #0
 8001968:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 800196a:	687b      	ldr	r3, [r7, #4]
 800196c:	681b      	ldr	r3, [r3, #0]
 800196e:	699b      	ldr	r3, [r3, #24]
 8001970:	2201      	movs	r2, #1
 8001972:	4013      	ands	r3, r2
 8001974:	2b01      	cmp	r3, #1
 8001976:	d007      	beq.n	8001988 <I2C_Flush_TXDR+0x3c>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 8001978:	687b      	ldr	r3, [r7, #4]
 800197a:	681b      	ldr	r3, [r3, #0]
 800197c:	699a      	ldr	r2, [r3, #24]
 800197e:	687b      	ldr	r3, [r7, #4]
 8001980:	681b      	ldr	r3, [r3, #0]
 8001982:	2101      	movs	r1, #1
 8001984:	430a      	orrs	r2, r1
 8001986:	619a      	str	r2, [r3, #24]
  }
}
 8001988:	46c0      	nop			; (mov r8, r8)
 800198a:	46bd      	mov	sp, r7
 800198c:	b002      	add	sp, #8
 800198e:	bd80      	pop	{r7, pc}

08001990 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status,
                                                    uint32_t Timeout, uint32_t Tickstart)
{
 8001990:	b580      	push	{r7, lr}
 8001992:	b084      	sub	sp, #16
 8001994:	af00      	add	r7, sp, #0
 8001996:	60f8      	str	r0, [r7, #12]
 8001998:	60b9      	str	r1, [r7, #8]
 800199a:	603b      	str	r3, [r7, #0]
 800199c:	1dfb      	adds	r3, r7, #7
 800199e:	701a      	strb	r2, [r3, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80019a0:	e030      	b.n	8001a04 <I2C_WaitOnFlagUntilTimeout+0x74>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80019a2:	683b      	ldr	r3, [r7, #0]
 80019a4:	3301      	adds	r3, #1
 80019a6:	d02d      	beq.n	8001a04 <I2C_WaitOnFlagUntilTimeout+0x74>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80019a8:	f7ff f982 	bl	8000cb0 <HAL_GetTick>
 80019ac:	0002      	movs	r2, r0
 80019ae:	69bb      	ldr	r3, [r7, #24]
 80019b0:	1ad3      	subs	r3, r2, r3
 80019b2:	683a      	ldr	r2, [r7, #0]
 80019b4:	429a      	cmp	r2, r3
 80019b6:	d302      	bcc.n	80019be <I2C_WaitOnFlagUntilTimeout+0x2e>
 80019b8:	683b      	ldr	r3, [r7, #0]
 80019ba:	2b00      	cmp	r3, #0
 80019bc:	d122      	bne.n	8001a04 <I2C_WaitOnFlagUntilTimeout+0x74>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 80019be:	68fb      	ldr	r3, [r7, #12]
 80019c0:	681b      	ldr	r3, [r3, #0]
 80019c2:	699b      	ldr	r3, [r3, #24]
 80019c4:	68ba      	ldr	r2, [r7, #8]
 80019c6:	4013      	ands	r3, r2
 80019c8:	68ba      	ldr	r2, [r7, #8]
 80019ca:	1ad3      	subs	r3, r2, r3
 80019cc:	425a      	negs	r2, r3
 80019ce:	4153      	adcs	r3, r2
 80019d0:	b2db      	uxtb	r3, r3
 80019d2:	001a      	movs	r2, r3
 80019d4:	1dfb      	adds	r3, r7, #7
 80019d6:	781b      	ldrb	r3, [r3, #0]
 80019d8:	429a      	cmp	r2, r3
 80019da:	d113      	bne.n	8001a04 <I2C_WaitOnFlagUntilTimeout+0x74>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 80019dc:	68fb      	ldr	r3, [r7, #12]
 80019de:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80019e0:	2220      	movs	r2, #32
 80019e2:	431a      	orrs	r2, r3
 80019e4:	68fb      	ldr	r3, [r7, #12]
 80019e6:	645a      	str	r2, [r3, #68]	; 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 80019e8:	68fb      	ldr	r3, [r7, #12]
 80019ea:	2241      	movs	r2, #65	; 0x41
 80019ec:	2120      	movs	r1, #32
 80019ee:	5499      	strb	r1, [r3, r2]
          hi2c->Mode = HAL_I2C_MODE_NONE;
 80019f0:	68fb      	ldr	r3, [r7, #12]
 80019f2:	2242      	movs	r2, #66	; 0x42
 80019f4:	2100      	movs	r1, #0
 80019f6:	5499      	strb	r1, [r3, r2]

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 80019f8:	68fb      	ldr	r3, [r7, #12]
 80019fa:	2240      	movs	r2, #64	; 0x40
 80019fc:	2100      	movs	r1, #0
 80019fe:	5499      	strb	r1, [r3, r2]
          return HAL_ERROR;
 8001a00:	2301      	movs	r3, #1
 8001a02:	e00f      	b.n	8001a24 <I2C_WaitOnFlagUntilTimeout+0x94>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8001a04:	68fb      	ldr	r3, [r7, #12]
 8001a06:	681b      	ldr	r3, [r3, #0]
 8001a08:	699b      	ldr	r3, [r3, #24]
 8001a0a:	68ba      	ldr	r2, [r7, #8]
 8001a0c:	4013      	ands	r3, r2
 8001a0e:	68ba      	ldr	r2, [r7, #8]
 8001a10:	1ad3      	subs	r3, r2, r3
 8001a12:	425a      	negs	r2, r3
 8001a14:	4153      	adcs	r3, r2
 8001a16:	b2db      	uxtb	r3, r3
 8001a18:	001a      	movs	r2, r3
 8001a1a:	1dfb      	adds	r3, r7, #7
 8001a1c:	781b      	ldrb	r3, [r3, #0]
 8001a1e:	429a      	cmp	r2, r3
 8001a20:	d0bf      	beq.n	80019a2 <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8001a22:	2300      	movs	r3, #0
}
 8001a24:	0018      	movs	r0, r3
 8001a26:	46bd      	mov	sp, r7
 8001a28:	b004      	add	sp, #16
 8001a2a:	bd80      	pop	{r7, pc}

08001a2c <I2C_WaitOnTXISFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXISFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8001a2c:	b580      	push	{r7, lr}
 8001a2e:	b084      	sub	sp, #16
 8001a30:	af00      	add	r7, sp, #0
 8001a32:	60f8      	str	r0, [r7, #12]
 8001a34:	60b9      	str	r1, [r7, #8]
 8001a36:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8001a38:	e032      	b.n	8001aa0 <I2C_WaitOnTXISFlagUntilTimeout+0x74>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8001a3a:	687a      	ldr	r2, [r7, #4]
 8001a3c:	68b9      	ldr	r1, [r7, #8]
 8001a3e:	68fb      	ldr	r3, [r7, #12]
 8001a40:	0018      	movs	r0, r3
 8001a42:	f000 f87d 	bl	8001b40 <I2C_IsErrorOccurred>
 8001a46:	1e03      	subs	r3, r0, #0
 8001a48:	d001      	beq.n	8001a4e <I2C_WaitOnTXISFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8001a4a:	2301      	movs	r3, #1
 8001a4c:	e030      	b.n	8001ab0 <I2C_WaitOnTXISFlagUntilTimeout+0x84>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8001a4e:	68bb      	ldr	r3, [r7, #8]
 8001a50:	3301      	adds	r3, #1
 8001a52:	d025      	beq.n	8001aa0 <I2C_WaitOnTXISFlagUntilTimeout+0x74>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8001a54:	f7ff f92c 	bl	8000cb0 <HAL_GetTick>
 8001a58:	0002      	movs	r2, r0
 8001a5a:	687b      	ldr	r3, [r7, #4]
 8001a5c:	1ad3      	subs	r3, r2, r3
 8001a5e:	68ba      	ldr	r2, [r7, #8]
 8001a60:	429a      	cmp	r2, r3
 8001a62:	d302      	bcc.n	8001a6a <I2C_WaitOnTXISFlagUntilTimeout+0x3e>
 8001a64:	68bb      	ldr	r3, [r7, #8]
 8001a66:	2b00      	cmp	r3, #0
 8001a68:	d11a      	bne.n	8001aa0 <I2C_WaitOnTXISFlagUntilTimeout+0x74>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET))
 8001a6a:	68fb      	ldr	r3, [r7, #12]
 8001a6c:	681b      	ldr	r3, [r3, #0]
 8001a6e:	699b      	ldr	r3, [r3, #24]
 8001a70:	2202      	movs	r2, #2
 8001a72:	4013      	ands	r3, r2
 8001a74:	2b02      	cmp	r3, #2
 8001a76:	d013      	beq.n	8001aa0 <I2C_WaitOnTXISFlagUntilTimeout+0x74>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8001a78:	68fb      	ldr	r3, [r7, #12]
 8001a7a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001a7c:	2220      	movs	r2, #32
 8001a7e:	431a      	orrs	r2, r3
 8001a80:	68fb      	ldr	r3, [r7, #12]
 8001a82:	645a      	str	r2, [r3, #68]	; 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 8001a84:	68fb      	ldr	r3, [r7, #12]
 8001a86:	2241      	movs	r2, #65	; 0x41
 8001a88:	2120      	movs	r1, #32
 8001a8a:	5499      	strb	r1, [r3, r2]
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8001a8c:	68fb      	ldr	r3, [r7, #12]
 8001a8e:	2242      	movs	r2, #66	; 0x42
 8001a90:	2100      	movs	r1, #0
 8001a92:	5499      	strb	r1, [r3, r2]

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8001a94:	68fb      	ldr	r3, [r7, #12]
 8001a96:	2240      	movs	r2, #64	; 0x40
 8001a98:	2100      	movs	r1, #0
 8001a9a:	5499      	strb	r1, [r3, r2]

          return HAL_ERROR;
 8001a9c:	2301      	movs	r3, #1
 8001a9e:	e007      	b.n	8001ab0 <I2C_WaitOnTXISFlagUntilTimeout+0x84>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8001aa0:	68fb      	ldr	r3, [r7, #12]
 8001aa2:	681b      	ldr	r3, [r3, #0]
 8001aa4:	699b      	ldr	r3, [r3, #24]
 8001aa6:	2202      	movs	r2, #2
 8001aa8:	4013      	ands	r3, r2
 8001aaa:	2b02      	cmp	r3, #2
 8001aac:	d1c5      	bne.n	8001a3a <I2C_WaitOnTXISFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 8001aae:	2300      	movs	r3, #0
}
 8001ab0:	0018      	movs	r0, r3
 8001ab2:	46bd      	mov	sp, r7
 8001ab4:	b004      	add	sp, #16
 8001ab6:	bd80      	pop	{r7, pc}

08001ab8 <I2C_WaitOnSTOPFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8001ab8:	b580      	push	{r7, lr}
 8001aba:	b084      	sub	sp, #16
 8001abc:	af00      	add	r7, sp, #0
 8001abe:	60f8      	str	r0, [r7, #12]
 8001ac0:	60b9      	str	r1, [r7, #8]
 8001ac2:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8001ac4:	e02f      	b.n	8001b26 <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8001ac6:	687a      	ldr	r2, [r7, #4]
 8001ac8:	68b9      	ldr	r1, [r7, #8]
 8001aca:	68fb      	ldr	r3, [r7, #12]
 8001acc:	0018      	movs	r0, r3
 8001ace:	f000 f837 	bl	8001b40 <I2C_IsErrorOccurred>
 8001ad2:	1e03      	subs	r3, r0, #0
 8001ad4:	d001      	beq.n	8001ada <I2C_WaitOnSTOPFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8001ad6:	2301      	movs	r3, #1
 8001ad8:	e02d      	b.n	8001b36 <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8001ada:	f7ff f8e9 	bl	8000cb0 <HAL_GetTick>
 8001ade:	0002      	movs	r2, r0
 8001ae0:	687b      	ldr	r3, [r7, #4]
 8001ae2:	1ad3      	subs	r3, r2, r3
 8001ae4:	68ba      	ldr	r2, [r7, #8]
 8001ae6:	429a      	cmp	r2, r3
 8001ae8:	d302      	bcc.n	8001af0 <I2C_WaitOnSTOPFlagUntilTimeout+0x38>
 8001aea:	68bb      	ldr	r3, [r7, #8]
 8001aec:	2b00      	cmp	r3, #0
 8001aee:	d11a      	bne.n	8001b26 <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET))
 8001af0:	68fb      	ldr	r3, [r7, #12]
 8001af2:	681b      	ldr	r3, [r3, #0]
 8001af4:	699b      	ldr	r3, [r3, #24]
 8001af6:	2220      	movs	r2, #32
 8001af8:	4013      	ands	r3, r2
 8001afa:	2b20      	cmp	r3, #32
 8001afc:	d013      	beq.n	8001b26 <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8001afe:	68fb      	ldr	r3, [r7, #12]
 8001b00:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001b02:	2220      	movs	r2, #32
 8001b04:	431a      	orrs	r2, r3
 8001b06:	68fb      	ldr	r3, [r7, #12]
 8001b08:	645a      	str	r2, [r3, #68]	; 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 8001b0a:	68fb      	ldr	r3, [r7, #12]
 8001b0c:	2241      	movs	r2, #65	; 0x41
 8001b0e:	2120      	movs	r1, #32
 8001b10:	5499      	strb	r1, [r3, r2]
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8001b12:	68fb      	ldr	r3, [r7, #12]
 8001b14:	2242      	movs	r2, #66	; 0x42
 8001b16:	2100      	movs	r1, #0
 8001b18:	5499      	strb	r1, [r3, r2]

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8001b1a:	68fb      	ldr	r3, [r7, #12]
 8001b1c:	2240      	movs	r2, #64	; 0x40
 8001b1e:	2100      	movs	r1, #0
 8001b20:	5499      	strb	r1, [r3, r2]

        return HAL_ERROR;
 8001b22:	2301      	movs	r3, #1
 8001b24:	e007      	b.n	8001b36 <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8001b26:	68fb      	ldr	r3, [r7, #12]
 8001b28:	681b      	ldr	r3, [r3, #0]
 8001b2a:	699b      	ldr	r3, [r3, #24]
 8001b2c:	2220      	movs	r2, #32
 8001b2e:	4013      	ands	r3, r2
 8001b30:	2b20      	cmp	r3, #32
 8001b32:	d1c8      	bne.n	8001ac6 <I2C_WaitOnSTOPFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8001b34:	2300      	movs	r3, #0
}
 8001b36:	0018      	movs	r0, r3
 8001b38:	46bd      	mov	sp, r7
 8001b3a:	b004      	add	sp, #16
 8001b3c:	bd80      	pop	{r7, pc}
	...

08001b40 <I2C_IsErrorOccurred>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsErrorOccurred(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8001b40:	b590      	push	{r4, r7, lr}
 8001b42:	b08b      	sub	sp, #44	; 0x2c
 8001b44:	af00      	add	r7, sp, #0
 8001b46:	60f8      	str	r0, [r7, #12]
 8001b48:	60b9      	str	r1, [r7, #8]
 8001b4a:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8001b4c:	2327      	movs	r3, #39	; 0x27
 8001b4e:	18fb      	adds	r3, r7, r3
 8001b50:	2200      	movs	r2, #0
 8001b52:	701a      	strb	r2, [r3, #0]
  uint32_t itflag   = hi2c->Instance->ISR;
 8001b54:	68fb      	ldr	r3, [r7, #12]
 8001b56:	681b      	ldr	r3, [r3, #0]
 8001b58:	699b      	ldr	r3, [r3, #24]
 8001b5a:	61bb      	str	r3, [r7, #24]
  uint32_t error_code = 0;
 8001b5c:	2300      	movs	r3, #0
 8001b5e:	623b      	str	r3, [r7, #32]
  uint32_t tickstart = Tickstart;
 8001b60:	687b      	ldr	r3, [r7, #4]
 8001b62:	61fb      	str	r3, [r7, #28]
  uint32_t tmp1;
  HAL_I2C_ModeTypeDef tmp2;

  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_AF))
 8001b64:	69bb      	ldr	r3, [r7, #24]
 8001b66:	2210      	movs	r2, #16
 8001b68:	4013      	ands	r3, r2
 8001b6a:	d100      	bne.n	8001b6e <I2C_IsErrorOccurred+0x2e>
 8001b6c:	e082      	b.n	8001c74 <I2C_IsErrorOccurred+0x134>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8001b6e:	68fb      	ldr	r3, [r7, #12]
 8001b70:	681b      	ldr	r3, [r3, #0]
 8001b72:	2210      	movs	r2, #16
 8001b74:	61da      	str	r2, [r3, #28]

    /* Wait until STOP Flag is set or timeout occurred */
    /* AutoEnd should be initiate after AF */
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 8001b76:	e060      	b.n	8001c3a <I2C_IsErrorOccurred+0xfa>
 8001b78:	2427      	movs	r4, #39	; 0x27
 8001b7a:	193b      	adds	r3, r7, r4
 8001b7c:	193a      	adds	r2, r7, r4
 8001b7e:	7812      	ldrb	r2, [r2, #0]
 8001b80:	701a      	strb	r2, [r3, #0]
    {
      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 8001b82:	68bb      	ldr	r3, [r7, #8]
 8001b84:	3301      	adds	r3, #1
 8001b86:	d058      	beq.n	8001c3a <I2C_IsErrorOccurred+0xfa>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 8001b88:	f7ff f892 	bl	8000cb0 <HAL_GetTick>
 8001b8c:	0002      	movs	r2, r0
 8001b8e:	69fb      	ldr	r3, [r7, #28]
 8001b90:	1ad3      	subs	r3, r2, r3
 8001b92:	68ba      	ldr	r2, [r7, #8]
 8001b94:	429a      	cmp	r2, r3
 8001b96:	d306      	bcc.n	8001ba6 <I2C_IsErrorOccurred+0x66>
 8001b98:	193b      	adds	r3, r7, r4
 8001b9a:	193a      	adds	r2, r7, r4
 8001b9c:	7812      	ldrb	r2, [r2, #0]
 8001b9e:	701a      	strb	r2, [r3, #0]
 8001ba0:	68bb      	ldr	r3, [r7, #8]
 8001ba2:	2b00      	cmp	r3, #0
 8001ba4:	d149      	bne.n	8001c3a <I2C_IsErrorOccurred+0xfa>
        {
          tmp1 = (uint32_t)(hi2c->Instance->CR2 & I2C_CR2_STOP);
 8001ba6:	68fb      	ldr	r3, [r7, #12]
 8001ba8:	681b      	ldr	r3, [r3, #0]
 8001baa:	685a      	ldr	r2, [r3, #4]
 8001bac:	2380      	movs	r3, #128	; 0x80
 8001bae:	01db      	lsls	r3, r3, #7
 8001bb0:	4013      	ands	r3, r2
 8001bb2:	617b      	str	r3, [r7, #20]
          tmp2 = hi2c->Mode;
 8001bb4:	2013      	movs	r0, #19
 8001bb6:	183b      	adds	r3, r7, r0
 8001bb8:	68fa      	ldr	r2, [r7, #12]
 8001bba:	2142      	movs	r1, #66	; 0x42
 8001bbc:	5c52      	ldrb	r2, [r2, r1]
 8001bbe:	701a      	strb	r2, [r3, #0]

          /* In case of I2C still busy, try to regenerate a STOP manually */
          if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET) && \
 8001bc0:	68fb      	ldr	r3, [r7, #12]
 8001bc2:	681b      	ldr	r3, [r3, #0]
 8001bc4:	699a      	ldr	r2, [r3, #24]
 8001bc6:	2380      	movs	r3, #128	; 0x80
 8001bc8:	021b      	lsls	r3, r3, #8
 8001bca:	401a      	ands	r2, r3
 8001bcc:	2380      	movs	r3, #128	; 0x80
 8001bce:	021b      	lsls	r3, r3, #8
 8001bd0:	429a      	cmp	r2, r3
 8001bd2:	d126      	bne.n	8001c22 <I2C_IsErrorOccurred+0xe2>
 8001bd4:	697a      	ldr	r2, [r7, #20]
 8001bd6:	2380      	movs	r3, #128	; 0x80
 8001bd8:	01db      	lsls	r3, r3, #7
 8001bda:	429a      	cmp	r2, r3
 8001bdc:	d021      	beq.n	8001c22 <I2C_IsErrorOccurred+0xe2>
              (tmp1 != I2C_CR2_STOP) && \
 8001bde:	183b      	adds	r3, r7, r0
 8001be0:	781b      	ldrb	r3, [r3, #0]
 8001be2:	2b20      	cmp	r3, #32
 8001be4:	d01d      	beq.n	8001c22 <I2C_IsErrorOccurred+0xe2>
              (tmp2 != HAL_I2C_MODE_SLAVE))
          {
            /* Generate Stop */
            hi2c->Instance->CR2 |= I2C_CR2_STOP;
 8001be6:	68fb      	ldr	r3, [r7, #12]
 8001be8:	681b      	ldr	r3, [r3, #0]
 8001bea:	685a      	ldr	r2, [r3, #4]
 8001bec:	68fb      	ldr	r3, [r7, #12]
 8001bee:	681b      	ldr	r3, [r3, #0]
 8001bf0:	2180      	movs	r1, #128	; 0x80
 8001bf2:	01c9      	lsls	r1, r1, #7
 8001bf4:	430a      	orrs	r2, r1
 8001bf6:	605a      	str	r2, [r3, #4]

            /* Update Tick with new reference */
            tickstart = HAL_GetTick();
 8001bf8:	f7ff f85a 	bl	8000cb0 <HAL_GetTick>
 8001bfc:	0003      	movs	r3, r0
 8001bfe:	61fb      	str	r3, [r7, #28]
          }

          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8001c00:	e00f      	b.n	8001c22 <I2C_IsErrorOccurred+0xe2>
          {
            /* Check for the Timeout */
            if ((HAL_GetTick() - tickstart) > I2C_TIMEOUT_STOPF)
 8001c02:	f7ff f855 	bl	8000cb0 <HAL_GetTick>
 8001c06:	0002      	movs	r2, r0
 8001c08:	69fb      	ldr	r3, [r7, #28]
 8001c0a:	1ad3      	subs	r3, r2, r3
 8001c0c:	2b19      	cmp	r3, #25
 8001c0e:	d908      	bls.n	8001c22 <I2C_IsErrorOccurred+0xe2>
            {
              error_code |= HAL_I2C_ERROR_TIMEOUT;
 8001c10:	6a3b      	ldr	r3, [r7, #32]
 8001c12:	2220      	movs	r2, #32
 8001c14:	4313      	orrs	r3, r2
 8001c16:	623b      	str	r3, [r7, #32]

              status = HAL_ERROR;
 8001c18:	2327      	movs	r3, #39	; 0x27
 8001c1a:	18fb      	adds	r3, r7, r3
 8001c1c:	2201      	movs	r2, #1
 8001c1e:	701a      	strb	r2, [r3, #0]

              break;
 8001c20:	e00b      	b.n	8001c3a <I2C_IsErrorOccurred+0xfa>
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8001c22:	68fb      	ldr	r3, [r7, #12]
 8001c24:	681b      	ldr	r3, [r3, #0]
 8001c26:	699b      	ldr	r3, [r3, #24]
 8001c28:	2220      	movs	r2, #32
 8001c2a:	4013      	ands	r3, r2
 8001c2c:	2127      	movs	r1, #39	; 0x27
 8001c2e:	187a      	adds	r2, r7, r1
 8001c30:	1879      	adds	r1, r7, r1
 8001c32:	7809      	ldrb	r1, [r1, #0]
 8001c34:	7011      	strb	r1, [r2, #0]
 8001c36:	2b20      	cmp	r3, #32
 8001c38:	d1e3      	bne.n	8001c02 <I2C_IsErrorOccurred+0xc2>
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 8001c3a:	68fb      	ldr	r3, [r7, #12]
 8001c3c:	681b      	ldr	r3, [r3, #0]
 8001c3e:	699b      	ldr	r3, [r3, #24]
 8001c40:	2220      	movs	r2, #32
 8001c42:	4013      	ands	r3, r2
 8001c44:	2b20      	cmp	r3, #32
 8001c46:	d004      	beq.n	8001c52 <I2C_IsErrorOccurred+0x112>
 8001c48:	2327      	movs	r3, #39	; 0x27
 8001c4a:	18fb      	adds	r3, r7, r3
 8001c4c:	781b      	ldrb	r3, [r3, #0]
 8001c4e:	2b00      	cmp	r3, #0
 8001c50:	d092      	beq.n	8001b78 <I2C_IsErrorOccurred+0x38>
        }
      }
    }

    /* In case STOP Flag is detected, clear it */
    if (status == HAL_OK)
 8001c52:	2327      	movs	r3, #39	; 0x27
 8001c54:	18fb      	adds	r3, r7, r3
 8001c56:	781b      	ldrb	r3, [r3, #0]
 8001c58:	2b00      	cmp	r3, #0
 8001c5a:	d103      	bne.n	8001c64 <I2C_IsErrorOccurred+0x124>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8001c5c:	68fb      	ldr	r3, [r7, #12]
 8001c5e:	681b      	ldr	r3, [r3, #0]
 8001c60:	2220      	movs	r2, #32
 8001c62:	61da      	str	r2, [r3, #28]
    }

    error_code |= HAL_I2C_ERROR_AF;
 8001c64:	6a3b      	ldr	r3, [r7, #32]
 8001c66:	2204      	movs	r2, #4
 8001c68:	4313      	orrs	r3, r2
 8001c6a:	623b      	str	r3, [r7, #32]

    status = HAL_ERROR;
 8001c6c:	2327      	movs	r3, #39	; 0x27
 8001c6e:	18fb      	adds	r3, r7, r3
 8001c70:	2201      	movs	r2, #1
 8001c72:	701a      	strb	r2, [r3, #0]
  }

  /* Refresh Content of Status register */
  itflag = hi2c->Instance->ISR;
 8001c74:	68fb      	ldr	r3, [r7, #12]
 8001c76:	681b      	ldr	r3, [r3, #0]
 8001c78:	699b      	ldr	r3, [r3, #24]
 8001c7a:	61bb      	str	r3, [r7, #24]

  /* Then verify if an additional errors occurs */
  /* Check if a Bus error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_BERR))
 8001c7c:	69ba      	ldr	r2, [r7, #24]
 8001c7e:	2380      	movs	r3, #128	; 0x80
 8001c80:	005b      	lsls	r3, r3, #1
 8001c82:	4013      	ands	r3, r2
 8001c84:	d00c      	beq.n	8001ca0 <I2C_IsErrorOccurred+0x160>
  {
    error_code |= HAL_I2C_ERROR_BERR;
 8001c86:	6a3b      	ldr	r3, [r7, #32]
 8001c88:	2201      	movs	r2, #1
 8001c8a:	4313      	orrs	r3, r2
 8001c8c:	623b      	str	r3, [r7, #32]

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 8001c8e:	68fb      	ldr	r3, [r7, #12]
 8001c90:	681b      	ldr	r3, [r3, #0]
 8001c92:	2280      	movs	r2, #128	; 0x80
 8001c94:	0052      	lsls	r2, r2, #1
 8001c96:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8001c98:	2327      	movs	r3, #39	; 0x27
 8001c9a:	18fb      	adds	r3, r7, r3
 8001c9c:	2201      	movs	r2, #1
 8001c9e:	701a      	strb	r2, [r3, #0]
  }

  /* Check if an Over-Run/Under-Run error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_OVR))
 8001ca0:	69ba      	ldr	r2, [r7, #24]
 8001ca2:	2380      	movs	r3, #128	; 0x80
 8001ca4:	00db      	lsls	r3, r3, #3
 8001ca6:	4013      	ands	r3, r2
 8001ca8:	d00c      	beq.n	8001cc4 <I2C_IsErrorOccurred+0x184>
  {
    error_code |= HAL_I2C_ERROR_OVR;
 8001caa:	6a3b      	ldr	r3, [r7, #32]
 8001cac:	2208      	movs	r2, #8
 8001cae:	4313      	orrs	r3, r2
 8001cb0:	623b      	str	r3, [r7, #32]

    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 8001cb2:	68fb      	ldr	r3, [r7, #12]
 8001cb4:	681b      	ldr	r3, [r3, #0]
 8001cb6:	2280      	movs	r2, #128	; 0x80
 8001cb8:	00d2      	lsls	r2, r2, #3
 8001cba:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8001cbc:	2327      	movs	r3, #39	; 0x27
 8001cbe:	18fb      	adds	r3, r7, r3
 8001cc0:	2201      	movs	r2, #1
 8001cc2:	701a      	strb	r2, [r3, #0]
  }

  /* Check if an Arbitration Loss error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_ARLO))
 8001cc4:	69ba      	ldr	r2, [r7, #24]
 8001cc6:	2380      	movs	r3, #128	; 0x80
 8001cc8:	009b      	lsls	r3, r3, #2
 8001cca:	4013      	ands	r3, r2
 8001ccc:	d00c      	beq.n	8001ce8 <I2C_IsErrorOccurred+0x1a8>
  {
    error_code |= HAL_I2C_ERROR_ARLO;
 8001cce:	6a3b      	ldr	r3, [r7, #32]
 8001cd0:	2202      	movs	r2, #2
 8001cd2:	4313      	orrs	r3, r2
 8001cd4:	623b      	str	r3, [r7, #32]

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 8001cd6:	68fb      	ldr	r3, [r7, #12]
 8001cd8:	681b      	ldr	r3, [r3, #0]
 8001cda:	2280      	movs	r2, #128	; 0x80
 8001cdc:	0092      	lsls	r2, r2, #2
 8001cde:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8001ce0:	2327      	movs	r3, #39	; 0x27
 8001ce2:	18fb      	adds	r3, r7, r3
 8001ce4:	2201      	movs	r2, #1
 8001ce6:	701a      	strb	r2, [r3, #0]
  }

  if (status != HAL_OK)
 8001ce8:	2327      	movs	r3, #39	; 0x27
 8001cea:	18fb      	adds	r3, r7, r3
 8001cec:	781b      	ldrb	r3, [r3, #0]
 8001cee:	2b00      	cmp	r3, #0
 8001cf0:	d01d      	beq.n	8001d2e <I2C_IsErrorOccurred+0x1ee>
  {
    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 8001cf2:	68fb      	ldr	r3, [r7, #12]
 8001cf4:	0018      	movs	r0, r3
 8001cf6:	f7ff fe29 	bl	800194c <I2C_Flush_TXDR>

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8001cfa:	68fb      	ldr	r3, [r7, #12]
 8001cfc:	681b      	ldr	r3, [r3, #0]
 8001cfe:	685a      	ldr	r2, [r3, #4]
 8001d00:	68fb      	ldr	r3, [r7, #12]
 8001d02:	681b      	ldr	r3, [r3, #0]
 8001d04:	490d      	ldr	r1, [pc, #52]	; (8001d3c <I2C_IsErrorOccurred+0x1fc>)
 8001d06:	400a      	ands	r2, r1
 8001d08:	605a      	str	r2, [r3, #4]

    hi2c->ErrorCode |= error_code;
 8001d0a:	68fb      	ldr	r3, [r7, #12]
 8001d0c:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8001d0e:	6a3b      	ldr	r3, [r7, #32]
 8001d10:	431a      	orrs	r2, r3
 8001d12:	68fb      	ldr	r3, [r7, #12]
 8001d14:	645a      	str	r2, [r3, #68]	; 0x44
    hi2c->State = HAL_I2C_STATE_READY;
 8001d16:	68fb      	ldr	r3, [r7, #12]
 8001d18:	2241      	movs	r2, #65	; 0x41
 8001d1a:	2120      	movs	r1, #32
 8001d1c:	5499      	strb	r1, [r3, r2]
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8001d1e:	68fb      	ldr	r3, [r7, #12]
 8001d20:	2242      	movs	r2, #66	; 0x42
 8001d22:	2100      	movs	r1, #0
 8001d24:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8001d26:	68fb      	ldr	r3, [r7, #12]
 8001d28:	2240      	movs	r2, #64	; 0x40
 8001d2a:	2100      	movs	r1, #0
 8001d2c:	5499      	strb	r1, [r3, r2]
  }

  return status;
 8001d2e:	2327      	movs	r3, #39	; 0x27
 8001d30:	18fb      	adds	r3, r7, r3
 8001d32:	781b      	ldrb	r3, [r3, #0]
}
 8001d34:	0018      	movs	r0, r3
 8001d36:	46bd      	mov	sp, r7
 8001d38:	b00b      	add	sp, #44	; 0x2c
 8001d3a:	bd90      	pop	{r4, r7, pc}
 8001d3c:	fe00e800 	.word	0xfe00e800

08001d40 <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode,
                               uint32_t Request)
{
 8001d40:	b590      	push	{r4, r7, lr}
 8001d42:	b087      	sub	sp, #28
 8001d44:	af00      	add	r7, sp, #0
 8001d46:	60f8      	str	r0, [r7, #12]
 8001d48:	0008      	movs	r0, r1
 8001d4a:	0011      	movs	r1, r2
 8001d4c:	607b      	str	r3, [r7, #4]
 8001d4e:	240a      	movs	r4, #10
 8001d50:	193b      	adds	r3, r7, r4
 8001d52:	1c02      	adds	r2, r0, #0
 8001d54:	801a      	strh	r2, [r3, #0]
 8001d56:	2009      	movs	r0, #9
 8001d58:	183b      	adds	r3, r7, r0
 8001d5a:	1c0a      	adds	r2, r1, #0
 8001d5c:	701a      	strb	r2, [r3, #0]
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));

  /* Declaration of tmp to prevent undefined behavior of volatile usage */
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8001d5e:	193b      	adds	r3, r7, r4
 8001d60:	881b      	ldrh	r3, [r3, #0]
 8001d62:	059b      	lsls	r3, r3, #22
 8001d64:	0d9a      	lsrs	r2, r3, #22
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 8001d66:	183b      	adds	r3, r7, r0
 8001d68:	781b      	ldrb	r3, [r3, #0]
 8001d6a:	0419      	lsls	r1, r3, #16
 8001d6c:	23ff      	movs	r3, #255	; 0xff
 8001d6e:	041b      	lsls	r3, r3, #16
 8001d70:	400b      	ands	r3, r1
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8001d72:	431a      	orrs	r2, r3
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 8001d74:	687b      	ldr	r3, [r7, #4]
 8001d76:	431a      	orrs	r2, r3
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8001d78:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001d7a:	4313      	orrs	r3, r2
 8001d7c:	005b      	lsls	r3, r3, #1
 8001d7e:	085b      	lsrs	r3, r3, #1
 8001d80:	617b      	str	r3, [r7, #20]
                             (uint32_t)Mode | (uint32_t)Request) & (~0x80000000U));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2, \
 8001d82:	68fb      	ldr	r3, [r7, #12]
 8001d84:	681b      	ldr	r3, [r3, #0]
 8001d86:	685b      	ldr	r3, [r3, #4]
 8001d88:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8001d8a:	0d51      	lsrs	r1, r2, #21
 8001d8c:	2280      	movs	r2, #128	; 0x80
 8001d8e:	00d2      	lsls	r2, r2, #3
 8001d90:	400a      	ands	r2, r1
 8001d92:	4907      	ldr	r1, [pc, #28]	; (8001db0 <I2C_TransferConfig+0x70>)
 8001d94:	430a      	orrs	r2, r1
 8001d96:	43d2      	mvns	r2, r2
 8001d98:	401a      	ands	r2, r3
 8001d9a:	0011      	movs	r1, r2
 8001d9c:	68fb      	ldr	r3, [r7, #12]
 8001d9e:	681b      	ldr	r3, [r3, #0]
 8001da0:	697a      	ldr	r2, [r7, #20]
 8001da2:	430a      	orrs	r2, r1
 8001da4:	605a      	str	r2, [r3, #4]
             ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | \
               (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | \
               I2C_CR2_START | I2C_CR2_STOP)), tmp);
}
 8001da6:	46c0      	nop			; (mov r8, r8)
 8001da8:	46bd      	mov	sp, r7
 8001daa:	b007      	add	sp, #28
 8001dac:	bd90      	pop	{r4, r7, pc}
 8001dae:	46c0      	nop			; (mov r8, r8)
 8001db0:	03ff63ff 	.word	0x03ff63ff

08001db4 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 8001db4:	b580      	push	{r7, lr}
 8001db6:	b082      	sub	sp, #8
 8001db8:	af00      	add	r7, sp, #0
 8001dba:	6078      	str	r0, [r7, #4]
 8001dbc:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8001dbe:	687b      	ldr	r3, [r7, #4]
 8001dc0:	2241      	movs	r2, #65	; 0x41
 8001dc2:	5c9b      	ldrb	r3, [r3, r2]
 8001dc4:	b2db      	uxtb	r3, r3
 8001dc6:	2b20      	cmp	r3, #32
 8001dc8:	d138      	bne.n	8001e3c <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8001dca:	687b      	ldr	r3, [r7, #4]
 8001dcc:	2240      	movs	r2, #64	; 0x40
 8001dce:	5c9b      	ldrb	r3, [r3, r2]
 8001dd0:	2b01      	cmp	r3, #1
 8001dd2:	d101      	bne.n	8001dd8 <HAL_I2CEx_ConfigAnalogFilter+0x24>
 8001dd4:	2302      	movs	r3, #2
 8001dd6:	e032      	b.n	8001e3e <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 8001dd8:	687b      	ldr	r3, [r7, #4]
 8001dda:	2240      	movs	r2, #64	; 0x40
 8001ddc:	2101      	movs	r1, #1
 8001dde:	5499      	strb	r1, [r3, r2]

    hi2c->State = HAL_I2C_STATE_BUSY;
 8001de0:	687b      	ldr	r3, [r7, #4]
 8001de2:	2241      	movs	r2, #65	; 0x41
 8001de4:	2124      	movs	r1, #36	; 0x24
 8001de6:	5499      	strb	r1, [r3, r2]

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8001de8:	687b      	ldr	r3, [r7, #4]
 8001dea:	681b      	ldr	r3, [r3, #0]
 8001dec:	681a      	ldr	r2, [r3, #0]
 8001dee:	687b      	ldr	r3, [r7, #4]
 8001df0:	681b      	ldr	r3, [r3, #0]
 8001df2:	2101      	movs	r1, #1
 8001df4:	438a      	bics	r2, r1
 8001df6:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 8001df8:	687b      	ldr	r3, [r7, #4]
 8001dfa:	681b      	ldr	r3, [r3, #0]
 8001dfc:	681a      	ldr	r2, [r3, #0]
 8001dfe:	687b      	ldr	r3, [r7, #4]
 8001e00:	681b      	ldr	r3, [r3, #0]
 8001e02:	4911      	ldr	r1, [pc, #68]	; (8001e48 <HAL_I2CEx_ConfigAnalogFilter+0x94>)
 8001e04:	400a      	ands	r2, r1
 8001e06:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 8001e08:	687b      	ldr	r3, [r7, #4]
 8001e0a:	681b      	ldr	r3, [r3, #0]
 8001e0c:	6819      	ldr	r1, [r3, #0]
 8001e0e:	687b      	ldr	r3, [r7, #4]
 8001e10:	681b      	ldr	r3, [r3, #0]
 8001e12:	683a      	ldr	r2, [r7, #0]
 8001e14:	430a      	orrs	r2, r1
 8001e16:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8001e18:	687b      	ldr	r3, [r7, #4]
 8001e1a:	681b      	ldr	r3, [r3, #0]
 8001e1c:	681a      	ldr	r2, [r3, #0]
 8001e1e:	687b      	ldr	r3, [r7, #4]
 8001e20:	681b      	ldr	r3, [r3, #0]
 8001e22:	2101      	movs	r1, #1
 8001e24:	430a      	orrs	r2, r1
 8001e26:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8001e28:	687b      	ldr	r3, [r7, #4]
 8001e2a:	2241      	movs	r2, #65	; 0x41
 8001e2c:	2120      	movs	r1, #32
 8001e2e:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8001e30:	687b      	ldr	r3, [r7, #4]
 8001e32:	2240      	movs	r2, #64	; 0x40
 8001e34:	2100      	movs	r1, #0
 8001e36:	5499      	strb	r1, [r3, r2]

    return HAL_OK;
 8001e38:	2300      	movs	r3, #0
 8001e3a:	e000      	b.n	8001e3e <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 8001e3c:	2302      	movs	r3, #2
  }
}
 8001e3e:	0018      	movs	r0, r3
 8001e40:	46bd      	mov	sp, r7
 8001e42:	b002      	add	sp, #8
 8001e44:	bd80      	pop	{r7, pc}
 8001e46:	46c0      	nop			; (mov r8, r8)
 8001e48:	ffffefff 	.word	0xffffefff

08001e4c <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 8001e4c:	b580      	push	{r7, lr}
 8001e4e:	b084      	sub	sp, #16
 8001e50:	af00      	add	r7, sp, #0
 8001e52:	6078      	str	r0, [r7, #4]
 8001e54:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8001e56:	687b      	ldr	r3, [r7, #4]
 8001e58:	2241      	movs	r2, #65	; 0x41
 8001e5a:	5c9b      	ldrb	r3, [r3, r2]
 8001e5c:	b2db      	uxtb	r3, r3
 8001e5e:	2b20      	cmp	r3, #32
 8001e60:	d139      	bne.n	8001ed6 <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8001e62:	687b      	ldr	r3, [r7, #4]
 8001e64:	2240      	movs	r2, #64	; 0x40
 8001e66:	5c9b      	ldrb	r3, [r3, r2]
 8001e68:	2b01      	cmp	r3, #1
 8001e6a:	d101      	bne.n	8001e70 <HAL_I2CEx_ConfigDigitalFilter+0x24>
 8001e6c:	2302      	movs	r3, #2
 8001e6e:	e033      	b.n	8001ed8 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 8001e70:	687b      	ldr	r3, [r7, #4]
 8001e72:	2240      	movs	r2, #64	; 0x40
 8001e74:	2101      	movs	r1, #1
 8001e76:	5499      	strb	r1, [r3, r2]

    hi2c->State = HAL_I2C_STATE_BUSY;
 8001e78:	687b      	ldr	r3, [r7, #4]
 8001e7a:	2241      	movs	r2, #65	; 0x41
 8001e7c:	2124      	movs	r1, #36	; 0x24
 8001e7e:	5499      	strb	r1, [r3, r2]

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8001e80:	687b      	ldr	r3, [r7, #4]
 8001e82:	681b      	ldr	r3, [r3, #0]
 8001e84:	681a      	ldr	r2, [r3, #0]
 8001e86:	687b      	ldr	r3, [r7, #4]
 8001e88:	681b      	ldr	r3, [r3, #0]
 8001e8a:	2101      	movs	r1, #1
 8001e8c:	438a      	bics	r2, r1
 8001e8e:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 8001e90:	687b      	ldr	r3, [r7, #4]
 8001e92:	681b      	ldr	r3, [r3, #0]
 8001e94:	681b      	ldr	r3, [r3, #0]
 8001e96:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 8001e98:	68fb      	ldr	r3, [r7, #12]
 8001e9a:	4a11      	ldr	r2, [pc, #68]	; (8001ee0 <HAL_I2CEx_ConfigDigitalFilter+0x94>)
 8001e9c:	4013      	ands	r3, r2
 8001e9e:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 8001ea0:	683b      	ldr	r3, [r7, #0]
 8001ea2:	021b      	lsls	r3, r3, #8
 8001ea4:	68fa      	ldr	r2, [r7, #12]
 8001ea6:	4313      	orrs	r3, r2
 8001ea8:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 8001eaa:	687b      	ldr	r3, [r7, #4]
 8001eac:	681b      	ldr	r3, [r3, #0]
 8001eae:	68fa      	ldr	r2, [r7, #12]
 8001eb0:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8001eb2:	687b      	ldr	r3, [r7, #4]
 8001eb4:	681b      	ldr	r3, [r3, #0]
 8001eb6:	681a      	ldr	r2, [r3, #0]
 8001eb8:	687b      	ldr	r3, [r7, #4]
 8001eba:	681b      	ldr	r3, [r3, #0]
 8001ebc:	2101      	movs	r1, #1
 8001ebe:	430a      	orrs	r2, r1
 8001ec0:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8001ec2:	687b      	ldr	r3, [r7, #4]
 8001ec4:	2241      	movs	r2, #65	; 0x41
 8001ec6:	2120      	movs	r1, #32
 8001ec8:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8001eca:	687b      	ldr	r3, [r7, #4]
 8001ecc:	2240      	movs	r2, #64	; 0x40
 8001ece:	2100      	movs	r1, #0
 8001ed0:	5499      	strb	r1, [r3, r2]

    return HAL_OK;
 8001ed2:	2300      	movs	r3, #0
 8001ed4:	e000      	b.n	8001ed8 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 8001ed6:	2302      	movs	r3, #2
  }
}
 8001ed8:	0018      	movs	r0, r3
 8001eda:	46bd      	mov	sp, r7
 8001edc:	b004      	add	sp, #16
 8001ede:	bd80      	pop	{r7, pc}
 8001ee0:	fffff0ff 	.word	0xfffff0ff

08001ee4 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001ee4:	b5b0      	push	{r4, r5, r7, lr}
 8001ee6:	b08a      	sub	sp, #40	; 0x28
 8001ee8:	af00      	add	r7, sp, #0
 8001eea:	6078      	str	r0, [r7, #4]
  uint32_t hsi_state;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8001eec:	687b      	ldr	r3, [r7, #4]
 8001eee:	2b00      	cmp	r3, #0
 8001ef0:	d102      	bne.n	8001ef8 <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 8001ef2:	2301      	movs	r3, #1
 8001ef4:	f000 fb6c 	bl	80025d0 <HAL_RCC_OscConfig+0x6ec>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8001ef8:	4bc8      	ldr	r3, [pc, #800]	; (800221c <HAL_RCC_OscConfig+0x338>)
 8001efa:	68db      	ldr	r3, [r3, #12]
 8001efc:	220c      	movs	r2, #12
 8001efe:	4013      	ands	r3, r2
 8001f00:	61fb      	str	r3, [r7, #28]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 8001f02:	4bc6      	ldr	r3, [pc, #792]	; (800221c <HAL_RCC_OscConfig+0x338>)
 8001f04:	68da      	ldr	r2, [r3, #12]
 8001f06:	2380      	movs	r3, #128	; 0x80
 8001f08:	025b      	lsls	r3, r3, #9
 8001f0a:	4013      	ands	r3, r2
 8001f0c:	61bb      	str	r3, [r7, #24]

  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001f0e:	687b      	ldr	r3, [r7, #4]
 8001f10:	681b      	ldr	r3, [r3, #0]
 8001f12:	2201      	movs	r2, #1
 8001f14:	4013      	ands	r3, r2
 8001f16:	d100      	bne.n	8001f1a <HAL_RCC_OscConfig+0x36>
 8001f18:	e07d      	b.n	8002016 <HAL_RCC_OscConfig+0x132>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSE)
 8001f1a:	69fb      	ldr	r3, [r7, #28]
 8001f1c:	2b08      	cmp	r3, #8
 8001f1e:	d007      	beq.n	8001f30 <HAL_RCC_OscConfig+0x4c>
       || ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_HSE)))
 8001f20:	69fb      	ldr	r3, [r7, #28]
 8001f22:	2b0c      	cmp	r3, #12
 8001f24:	d112      	bne.n	8001f4c <HAL_RCC_OscConfig+0x68>
 8001f26:	69ba      	ldr	r2, [r7, #24]
 8001f28:	2380      	movs	r3, #128	; 0x80
 8001f2a:	025b      	lsls	r3, r3, #9
 8001f2c:	429a      	cmp	r2, r3
 8001f2e:	d10d      	bne.n	8001f4c <HAL_RCC_OscConfig+0x68>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001f30:	4bba      	ldr	r3, [pc, #744]	; (800221c <HAL_RCC_OscConfig+0x338>)
 8001f32:	681a      	ldr	r2, [r3, #0]
 8001f34:	2380      	movs	r3, #128	; 0x80
 8001f36:	029b      	lsls	r3, r3, #10
 8001f38:	4013      	ands	r3, r2
 8001f3a:	d100      	bne.n	8001f3e <HAL_RCC_OscConfig+0x5a>
 8001f3c:	e06a      	b.n	8002014 <HAL_RCC_OscConfig+0x130>
 8001f3e:	687b      	ldr	r3, [r7, #4]
 8001f40:	685b      	ldr	r3, [r3, #4]
 8001f42:	2b00      	cmp	r3, #0
 8001f44:	d166      	bne.n	8002014 <HAL_RCC_OscConfig+0x130>
      {
        return HAL_ERROR;
 8001f46:	2301      	movs	r3, #1
 8001f48:	f000 fb42 	bl	80025d0 <HAL_RCC_OscConfig+0x6ec>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001f4c:	687b      	ldr	r3, [r7, #4]
 8001f4e:	685a      	ldr	r2, [r3, #4]
 8001f50:	2380      	movs	r3, #128	; 0x80
 8001f52:	025b      	lsls	r3, r3, #9
 8001f54:	429a      	cmp	r2, r3
 8001f56:	d107      	bne.n	8001f68 <HAL_RCC_OscConfig+0x84>
 8001f58:	4bb0      	ldr	r3, [pc, #704]	; (800221c <HAL_RCC_OscConfig+0x338>)
 8001f5a:	681a      	ldr	r2, [r3, #0]
 8001f5c:	4baf      	ldr	r3, [pc, #700]	; (800221c <HAL_RCC_OscConfig+0x338>)
 8001f5e:	2180      	movs	r1, #128	; 0x80
 8001f60:	0249      	lsls	r1, r1, #9
 8001f62:	430a      	orrs	r2, r1
 8001f64:	601a      	str	r2, [r3, #0]
 8001f66:	e027      	b.n	8001fb8 <HAL_RCC_OscConfig+0xd4>
 8001f68:	687b      	ldr	r3, [r7, #4]
 8001f6a:	685a      	ldr	r2, [r3, #4]
 8001f6c:	23a0      	movs	r3, #160	; 0xa0
 8001f6e:	02db      	lsls	r3, r3, #11
 8001f70:	429a      	cmp	r2, r3
 8001f72:	d10e      	bne.n	8001f92 <HAL_RCC_OscConfig+0xae>
 8001f74:	4ba9      	ldr	r3, [pc, #676]	; (800221c <HAL_RCC_OscConfig+0x338>)
 8001f76:	681a      	ldr	r2, [r3, #0]
 8001f78:	4ba8      	ldr	r3, [pc, #672]	; (800221c <HAL_RCC_OscConfig+0x338>)
 8001f7a:	2180      	movs	r1, #128	; 0x80
 8001f7c:	02c9      	lsls	r1, r1, #11
 8001f7e:	430a      	orrs	r2, r1
 8001f80:	601a      	str	r2, [r3, #0]
 8001f82:	4ba6      	ldr	r3, [pc, #664]	; (800221c <HAL_RCC_OscConfig+0x338>)
 8001f84:	681a      	ldr	r2, [r3, #0]
 8001f86:	4ba5      	ldr	r3, [pc, #660]	; (800221c <HAL_RCC_OscConfig+0x338>)
 8001f88:	2180      	movs	r1, #128	; 0x80
 8001f8a:	0249      	lsls	r1, r1, #9
 8001f8c:	430a      	orrs	r2, r1
 8001f8e:	601a      	str	r2, [r3, #0]
 8001f90:	e012      	b.n	8001fb8 <HAL_RCC_OscConfig+0xd4>
 8001f92:	4ba2      	ldr	r3, [pc, #648]	; (800221c <HAL_RCC_OscConfig+0x338>)
 8001f94:	681a      	ldr	r2, [r3, #0]
 8001f96:	4ba1      	ldr	r3, [pc, #644]	; (800221c <HAL_RCC_OscConfig+0x338>)
 8001f98:	49a1      	ldr	r1, [pc, #644]	; (8002220 <HAL_RCC_OscConfig+0x33c>)
 8001f9a:	400a      	ands	r2, r1
 8001f9c:	601a      	str	r2, [r3, #0]
 8001f9e:	4b9f      	ldr	r3, [pc, #636]	; (800221c <HAL_RCC_OscConfig+0x338>)
 8001fa0:	681a      	ldr	r2, [r3, #0]
 8001fa2:	2380      	movs	r3, #128	; 0x80
 8001fa4:	025b      	lsls	r3, r3, #9
 8001fa6:	4013      	ands	r3, r2
 8001fa8:	60fb      	str	r3, [r7, #12]
 8001faa:	68fb      	ldr	r3, [r7, #12]
 8001fac:	4b9b      	ldr	r3, [pc, #620]	; (800221c <HAL_RCC_OscConfig+0x338>)
 8001fae:	681a      	ldr	r2, [r3, #0]
 8001fb0:	4b9a      	ldr	r3, [pc, #616]	; (800221c <HAL_RCC_OscConfig+0x338>)
 8001fb2:	499c      	ldr	r1, [pc, #624]	; (8002224 <HAL_RCC_OscConfig+0x340>)
 8001fb4:	400a      	ands	r2, r1
 8001fb6:	601a      	str	r2, [r3, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8001fb8:	687b      	ldr	r3, [r7, #4]
 8001fba:	685b      	ldr	r3, [r3, #4]
 8001fbc:	2b00      	cmp	r3, #0
 8001fbe:	d014      	beq.n	8001fea <HAL_RCC_OscConfig+0x106>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001fc0:	f7fe fe76 	bl	8000cb0 <HAL_GetTick>
 8001fc4:	0003      	movs	r3, r0
 8001fc6:	617b      	str	r3, [r7, #20]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8001fc8:	e008      	b.n	8001fdc <HAL_RCC_OscConfig+0xf8>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8001fca:	f7fe fe71 	bl	8000cb0 <HAL_GetTick>
 8001fce:	0002      	movs	r2, r0
 8001fd0:	697b      	ldr	r3, [r7, #20]
 8001fd2:	1ad3      	subs	r3, r2, r3
 8001fd4:	2b64      	cmp	r3, #100	; 0x64
 8001fd6:	d901      	bls.n	8001fdc <HAL_RCC_OscConfig+0xf8>
          {
            return HAL_TIMEOUT;
 8001fd8:	2303      	movs	r3, #3
 8001fda:	e2f9      	b.n	80025d0 <HAL_RCC_OscConfig+0x6ec>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8001fdc:	4b8f      	ldr	r3, [pc, #572]	; (800221c <HAL_RCC_OscConfig+0x338>)
 8001fde:	681a      	ldr	r2, [r3, #0]
 8001fe0:	2380      	movs	r3, #128	; 0x80
 8001fe2:	029b      	lsls	r3, r3, #10
 8001fe4:	4013      	ands	r3, r2
 8001fe6:	d0f0      	beq.n	8001fca <HAL_RCC_OscConfig+0xe6>
 8001fe8:	e015      	b.n	8002016 <HAL_RCC_OscConfig+0x132>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001fea:	f7fe fe61 	bl	8000cb0 <HAL_GetTick>
 8001fee:	0003      	movs	r3, r0
 8001ff0:	617b      	str	r3, [r7, #20]

        /* Wait till HSE is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 8001ff2:	e008      	b.n	8002006 <HAL_RCC_OscConfig+0x122>
        {
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8001ff4:	f7fe fe5c 	bl	8000cb0 <HAL_GetTick>
 8001ff8:	0002      	movs	r2, r0
 8001ffa:	697b      	ldr	r3, [r7, #20]
 8001ffc:	1ad3      	subs	r3, r2, r3
 8001ffe:	2b64      	cmp	r3, #100	; 0x64
 8002000:	d901      	bls.n	8002006 <HAL_RCC_OscConfig+0x122>
          {
            return HAL_TIMEOUT;
 8002002:	2303      	movs	r3, #3
 8002004:	e2e4      	b.n	80025d0 <HAL_RCC_OscConfig+0x6ec>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 8002006:	4b85      	ldr	r3, [pc, #532]	; (800221c <HAL_RCC_OscConfig+0x338>)
 8002008:	681a      	ldr	r2, [r3, #0]
 800200a:	2380      	movs	r3, #128	; 0x80
 800200c:	029b      	lsls	r3, r3, #10
 800200e:	4013      	ands	r3, r2
 8002010:	d1f0      	bne.n	8001ff4 <HAL_RCC_OscConfig+0x110>
 8002012:	e000      	b.n	8002016 <HAL_RCC_OscConfig+0x132>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002014:	46c0      	nop			; (mov r8, r8)
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8002016:	687b      	ldr	r3, [r7, #4]
 8002018:	681b      	ldr	r3, [r3, #0]
 800201a:	2202      	movs	r2, #2
 800201c:	4013      	ands	r3, r2
 800201e:	d100      	bne.n	8002022 <HAL_RCC_OscConfig+0x13e>
 8002020:	e099      	b.n	8002156 <HAL_RCC_OscConfig+0x272>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    hsi_state = RCC_OscInitStruct->HSIState;
 8002022:	687b      	ldr	r3, [r7, #4]
 8002024:	68db      	ldr	r3, [r3, #12]
 8002026:	627b      	str	r3, [r7, #36]	; 0x24

#if defined(RCC_CR_HSIOUTEN)
    if((hsi_state & RCC_HSI_OUTEN) != 0U)
 8002028:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800202a:	2220      	movs	r2, #32
 800202c:	4013      	ands	r3, r2
 800202e:	d009      	beq.n	8002044 <HAL_RCC_OscConfig+0x160>
    {
      /* HSI Output enable for timer requested */
      SET_BIT(RCC->CR, RCC_CR_HSIOUTEN);
 8002030:	4b7a      	ldr	r3, [pc, #488]	; (800221c <HAL_RCC_OscConfig+0x338>)
 8002032:	681a      	ldr	r2, [r3, #0]
 8002034:	4b79      	ldr	r3, [pc, #484]	; (800221c <HAL_RCC_OscConfig+0x338>)
 8002036:	2120      	movs	r1, #32
 8002038:	430a      	orrs	r2, r1
 800203a:	601a      	str	r2, [r3, #0]

      hsi_state &= ~RCC_CR_HSIOUTEN;
 800203c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800203e:	2220      	movs	r2, #32
 8002040:	4393      	bics	r3, r2
 8002042:	627b      	str	r3, [r7, #36]	; 0x24
    }
#endif

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSI)
 8002044:	69fb      	ldr	r3, [r7, #28]
 8002046:	2b04      	cmp	r3, #4
 8002048:	d005      	beq.n	8002056 <HAL_RCC_OscConfig+0x172>
       || ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_HSI)))
 800204a:	69fb      	ldr	r3, [r7, #28]
 800204c:	2b0c      	cmp	r3, #12
 800204e:	d13e      	bne.n	80020ce <HAL_RCC_OscConfig+0x1ea>
 8002050:	69bb      	ldr	r3, [r7, #24]
 8002052:	2b00      	cmp	r3, #0
 8002054:	d13b      	bne.n	80020ce <HAL_RCC_OscConfig+0x1ea>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (hsi_state == RCC_HSI_OFF))
 8002056:	4b71      	ldr	r3, [pc, #452]	; (800221c <HAL_RCC_OscConfig+0x338>)
 8002058:	681b      	ldr	r3, [r3, #0]
 800205a:	2204      	movs	r2, #4
 800205c:	4013      	ands	r3, r2
 800205e:	d004      	beq.n	800206a <HAL_RCC_OscConfig+0x186>
 8002060:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002062:	2b00      	cmp	r3, #0
 8002064:	d101      	bne.n	800206a <HAL_RCC_OscConfig+0x186>
      {
        return HAL_ERROR;
 8002066:	2301      	movs	r3, #1
 8002068:	e2b2      	b.n	80025d0 <HAL_RCC_OscConfig+0x6ec>
      }
      /* Otherwise, just the calibration and HSI or HSIdiv4 are allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800206a:	4b6c      	ldr	r3, [pc, #432]	; (800221c <HAL_RCC_OscConfig+0x338>)
 800206c:	685b      	ldr	r3, [r3, #4]
 800206e:	4a6e      	ldr	r2, [pc, #440]	; (8002228 <HAL_RCC_OscConfig+0x344>)
 8002070:	4013      	ands	r3, r2
 8002072:	0019      	movs	r1, r3
 8002074:	687b      	ldr	r3, [r7, #4]
 8002076:	691b      	ldr	r3, [r3, #16]
 8002078:	021a      	lsls	r2, r3, #8
 800207a:	4b68      	ldr	r3, [pc, #416]	; (800221c <HAL_RCC_OscConfig+0x338>)
 800207c:	430a      	orrs	r2, r1
 800207e:	605a      	str	r2, [r3, #4]

        /* Enable the Internal High Speed oscillator (HSI or HSIdiv4) */
        __HAL_RCC_HSI_CONFIG(hsi_state);
 8002080:	4b66      	ldr	r3, [pc, #408]	; (800221c <HAL_RCC_OscConfig+0x338>)
 8002082:	681b      	ldr	r3, [r3, #0]
 8002084:	2209      	movs	r2, #9
 8002086:	4393      	bics	r3, r2
 8002088:	0019      	movs	r1, r3
 800208a:	4b64      	ldr	r3, [pc, #400]	; (800221c <HAL_RCC_OscConfig+0x338>)
 800208c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800208e:	430a      	orrs	r2, r1
 8002090:	601a      	str	r2, [r3, #0]
      }

      /* Update the SystemCoreClock global variable */
      SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8002092:	f000 fbeb 	bl	800286c <HAL_RCC_GetSysClockFreq>
 8002096:	0001      	movs	r1, r0
 8002098:	4b60      	ldr	r3, [pc, #384]	; (800221c <HAL_RCC_OscConfig+0x338>)
 800209a:	68db      	ldr	r3, [r3, #12]
 800209c:	091b      	lsrs	r3, r3, #4
 800209e:	220f      	movs	r2, #15
 80020a0:	4013      	ands	r3, r2
 80020a2:	4a62      	ldr	r2, [pc, #392]	; (800222c <HAL_RCC_OscConfig+0x348>)
 80020a4:	5cd3      	ldrb	r3, [r2, r3]
 80020a6:	000a      	movs	r2, r1
 80020a8:	40da      	lsrs	r2, r3
 80020aa:	4b61      	ldr	r3, [pc, #388]	; (8002230 <HAL_RCC_OscConfig+0x34c>)
 80020ac:	601a      	str	r2, [r3, #0]

      /* Configure the source of time base considering new system clocks settings*/
      status = HAL_InitTick (uwTickPrio);
 80020ae:	4b61      	ldr	r3, [pc, #388]	; (8002234 <HAL_RCC_OscConfig+0x350>)
 80020b0:	681b      	ldr	r3, [r3, #0]
 80020b2:	2513      	movs	r5, #19
 80020b4:	197c      	adds	r4, r7, r5
 80020b6:	0018      	movs	r0, r3
 80020b8:	f7fe fdb4 	bl	8000c24 <HAL_InitTick>
 80020bc:	0003      	movs	r3, r0
 80020be:	7023      	strb	r3, [r4, #0]
      if(status != HAL_OK)
 80020c0:	197b      	adds	r3, r7, r5
 80020c2:	781b      	ldrb	r3, [r3, #0]
 80020c4:	2b00      	cmp	r3, #0
 80020c6:	d046      	beq.n	8002156 <HAL_RCC_OscConfig+0x272>
      {
        return status;
 80020c8:	197b      	adds	r3, r7, r5
 80020ca:	781b      	ldrb	r3, [r3, #0]
 80020cc:	e280      	b.n	80025d0 <HAL_RCC_OscConfig+0x6ec>
      }
    }
    else
    {
      /* Check the HSI State */
      if(hsi_state != RCC_HSI_OFF)
 80020ce:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80020d0:	2b00      	cmp	r3, #0
 80020d2:	d027      	beq.n	8002124 <HAL_RCC_OscConfig+0x240>
      {
        /* Enable the Internal High Speed oscillator (HSI or HSIdiv4) */
        __HAL_RCC_HSI_CONFIG(hsi_state);
 80020d4:	4b51      	ldr	r3, [pc, #324]	; (800221c <HAL_RCC_OscConfig+0x338>)
 80020d6:	681b      	ldr	r3, [r3, #0]
 80020d8:	2209      	movs	r2, #9
 80020da:	4393      	bics	r3, r2
 80020dc:	0019      	movs	r1, r3
 80020de:	4b4f      	ldr	r3, [pc, #316]	; (800221c <HAL_RCC_OscConfig+0x338>)
 80020e0:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80020e2:	430a      	orrs	r2, r1
 80020e4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80020e6:	f7fe fde3 	bl	8000cb0 <HAL_GetTick>
 80020ea:	0003      	movs	r3, r0
 80020ec:	617b      	str	r3, [r7, #20]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 80020ee:	e008      	b.n	8002102 <HAL_RCC_OscConfig+0x21e>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80020f0:	f7fe fdde 	bl	8000cb0 <HAL_GetTick>
 80020f4:	0002      	movs	r2, r0
 80020f6:	697b      	ldr	r3, [r7, #20]
 80020f8:	1ad3      	subs	r3, r2, r3
 80020fa:	2b02      	cmp	r3, #2
 80020fc:	d901      	bls.n	8002102 <HAL_RCC_OscConfig+0x21e>
          {
            return HAL_TIMEOUT;
 80020fe:	2303      	movs	r3, #3
 8002100:	e266      	b.n	80025d0 <HAL_RCC_OscConfig+0x6ec>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8002102:	4b46      	ldr	r3, [pc, #280]	; (800221c <HAL_RCC_OscConfig+0x338>)
 8002104:	681b      	ldr	r3, [r3, #0]
 8002106:	2204      	movs	r2, #4
 8002108:	4013      	ands	r3, r2
 800210a:	d0f1      	beq.n	80020f0 <HAL_RCC_OscConfig+0x20c>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800210c:	4b43      	ldr	r3, [pc, #268]	; (800221c <HAL_RCC_OscConfig+0x338>)
 800210e:	685b      	ldr	r3, [r3, #4]
 8002110:	4a45      	ldr	r2, [pc, #276]	; (8002228 <HAL_RCC_OscConfig+0x344>)
 8002112:	4013      	ands	r3, r2
 8002114:	0019      	movs	r1, r3
 8002116:	687b      	ldr	r3, [r7, #4]
 8002118:	691b      	ldr	r3, [r3, #16]
 800211a:	021a      	lsls	r2, r3, #8
 800211c:	4b3f      	ldr	r3, [pc, #252]	; (800221c <HAL_RCC_OscConfig+0x338>)
 800211e:	430a      	orrs	r2, r1
 8002120:	605a      	str	r2, [r3, #4]
 8002122:	e018      	b.n	8002156 <HAL_RCC_OscConfig+0x272>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8002124:	4b3d      	ldr	r3, [pc, #244]	; (800221c <HAL_RCC_OscConfig+0x338>)
 8002126:	681a      	ldr	r2, [r3, #0]
 8002128:	4b3c      	ldr	r3, [pc, #240]	; (800221c <HAL_RCC_OscConfig+0x338>)
 800212a:	2101      	movs	r1, #1
 800212c:	438a      	bics	r2, r1
 800212e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002130:	f7fe fdbe 	bl	8000cb0 <HAL_GetTick>
 8002134:	0003      	movs	r3, r0
 8002136:	617b      	str	r3, [r7, #20]

        /* Wait till HSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 8002138:	e008      	b.n	800214c <HAL_RCC_OscConfig+0x268>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 800213a:	f7fe fdb9 	bl	8000cb0 <HAL_GetTick>
 800213e:	0002      	movs	r2, r0
 8002140:	697b      	ldr	r3, [r7, #20]
 8002142:	1ad3      	subs	r3, r2, r3
 8002144:	2b02      	cmp	r3, #2
 8002146:	d901      	bls.n	800214c <HAL_RCC_OscConfig+0x268>
          {
            return HAL_TIMEOUT;
 8002148:	2303      	movs	r3, #3
 800214a:	e241      	b.n	80025d0 <HAL_RCC_OscConfig+0x6ec>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 800214c:	4b33      	ldr	r3, [pc, #204]	; (800221c <HAL_RCC_OscConfig+0x338>)
 800214e:	681b      	ldr	r3, [r3, #0]
 8002150:	2204      	movs	r2, #4
 8002152:	4013      	ands	r3, r2
 8002154:	d1f1      	bne.n	800213a <HAL_RCC_OscConfig+0x256>
        }
      }
    }
  }
  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 8002156:	687b      	ldr	r3, [r7, #4]
 8002158:	681b      	ldr	r3, [r3, #0]
 800215a:	2210      	movs	r2, #16
 800215c:	4013      	ands	r3, r2
 800215e:	d100      	bne.n	8002162 <HAL_RCC_OscConfig+0x27e>
 8002160:	e0a1      	b.n	80022a6 <HAL_RCC_OscConfig+0x3c2>
  {
    /* When the MSI is used as system clock it will not be disabled */
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8002162:	69fb      	ldr	r3, [r7, #28]
 8002164:	2b00      	cmp	r3, #0
 8002166:	d140      	bne.n	80021ea <HAL_RCC_OscConfig+0x306>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8002168:	4b2c      	ldr	r3, [pc, #176]	; (800221c <HAL_RCC_OscConfig+0x338>)
 800216a:	681a      	ldr	r2, [r3, #0]
 800216c:	2380      	movs	r3, #128	; 0x80
 800216e:	009b      	lsls	r3, r3, #2
 8002170:	4013      	ands	r3, r2
 8002172:	d005      	beq.n	8002180 <HAL_RCC_OscConfig+0x29c>
 8002174:	687b      	ldr	r3, [r7, #4]
 8002176:	699b      	ldr	r3, [r3, #24]
 8002178:	2b00      	cmp	r3, #0
 800217a:	d101      	bne.n	8002180 <HAL_RCC_OscConfig+0x29c>
      {
        return HAL_ERROR;
 800217c:	2301      	movs	r3, #1
 800217e:	e227      	b.n	80025d0 <HAL_RCC_OscConfig+0x6ec>
        /* Check MSICalibrationValue and MSIClockRange input parameters */
        assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
        assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

        /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8002180:	4b26      	ldr	r3, [pc, #152]	; (800221c <HAL_RCC_OscConfig+0x338>)
 8002182:	685b      	ldr	r3, [r3, #4]
 8002184:	4a2c      	ldr	r2, [pc, #176]	; (8002238 <HAL_RCC_OscConfig+0x354>)
 8002186:	4013      	ands	r3, r2
 8002188:	0019      	movs	r1, r3
 800218a:	687b      	ldr	r3, [r7, #4]
 800218c:	6a1a      	ldr	r2, [r3, #32]
 800218e:	4b23      	ldr	r3, [pc, #140]	; (800221c <HAL_RCC_OscConfig+0x338>)
 8002190:	430a      	orrs	r2, r1
 8002192:	605a      	str	r2, [r3, #4]
        /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8002194:	4b21      	ldr	r3, [pc, #132]	; (800221c <HAL_RCC_OscConfig+0x338>)
 8002196:	685b      	ldr	r3, [r3, #4]
 8002198:	021b      	lsls	r3, r3, #8
 800219a:	0a19      	lsrs	r1, r3, #8
 800219c:	687b      	ldr	r3, [r7, #4]
 800219e:	69db      	ldr	r3, [r3, #28]
 80021a0:	061a      	lsls	r2, r3, #24
 80021a2:	4b1e      	ldr	r3, [pc, #120]	; (800221c <HAL_RCC_OscConfig+0x338>)
 80021a4:	430a      	orrs	r2, r1
 80021a6:	605a      	str	r2, [r3, #4]


        /* Update the SystemCoreClock global variable */
        SystemCoreClock =  (32768U * (1UL << ((RCC_OscInitStruct->MSIClockRange >> RCC_ICSCR_MSIRANGE_Pos) + 1U)))
 80021a8:	687b      	ldr	r3, [r7, #4]
 80021aa:	6a1b      	ldr	r3, [r3, #32]
 80021ac:	0b5b      	lsrs	r3, r3, #13
 80021ae:	3301      	adds	r3, #1
 80021b0:	2280      	movs	r2, #128	; 0x80
 80021b2:	0212      	lsls	r2, r2, #8
 80021b4:	409a      	lsls	r2, r3
                           >> AHBPrescTable[((RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos)];
 80021b6:	4b19      	ldr	r3, [pc, #100]	; (800221c <HAL_RCC_OscConfig+0x338>)
 80021b8:	68db      	ldr	r3, [r3, #12]
 80021ba:	091b      	lsrs	r3, r3, #4
 80021bc:	210f      	movs	r1, #15
 80021be:	400b      	ands	r3, r1
 80021c0:	491a      	ldr	r1, [pc, #104]	; (800222c <HAL_RCC_OscConfig+0x348>)
 80021c2:	5ccb      	ldrb	r3, [r1, r3]
 80021c4:	40da      	lsrs	r2, r3
        SystemCoreClock =  (32768U * (1UL << ((RCC_OscInitStruct->MSIClockRange >> RCC_ICSCR_MSIRANGE_Pos) + 1U)))
 80021c6:	4b1a      	ldr	r3, [pc, #104]	; (8002230 <HAL_RCC_OscConfig+0x34c>)
 80021c8:	601a      	str	r2, [r3, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick (uwTickPrio);
 80021ca:	4b1a      	ldr	r3, [pc, #104]	; (8002234 <HAL_RCC_OscConfig+0x350>)
 80021cc:	681b      	ldr	r3, [r3, #0]
 80021ce:	2513      	movs	r5, #19
 80021d0:	197c      	adds	r4, r7, r5
 80021d2:	0018      	movs	r0, r3
 80021d4:	f7fe fd26 	bl	8000c24 <HAL_InitTick>
 80021d8:	0003      	movs	r3, r0
 80021da:	7023      	strb	r3, [r4, #0]
        if(status != HAL_OK)
 80021dc:	197b      	adds	r3, r7, r5
 80021de:	781b      	ldrb	r3, [r3, #0]
 80021e0:	2b00      	cmp	r3, #0
 80021e2:	d060      	beq.n	80022a6 <HAL_RCC_OscConfig+0x3c2>
        {
          return status;
 80021e4:	197b      	adds	r3, r7, r5
 80021e6:	781b      	ldrb	r3, [r3, #0]
 80021e8:	e1f2      	b.n	80025d0 <HAL_RCC_OscConfig+0x6ec>
    {
      /* Check MSI State */
      assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));

      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 80021ea:	687b      	ldr	r3, [r7, #4]
 80021ec:	699b      	ldr	r3, [r3, #24]
 80021ee:	2b00      	cmp	r3, #0
 80021f0:	d03f      	beq.n	8002272 <HAL_RCC_OscConfig+0x38e>
      {
        /* Enable the Multi Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 80021f2:	4b0a      	ldr	r3, [pc, #40]	; (800221c <HAL_RCC_OscConfig+0x338>)
 80021f4:	681a      	ldr	r2, [r3, #0]
 80021f6:	4b09      	ldr	r3, [pc, #36]	; (800221c <HAL_RCC_OscConfig+0x338>)
 80021f8:	2180      	movs	r1, #128	; 0x80
 80021fa:	0049      	lsls	r1, r1, #1
 80021fc:	430a      	orrs	r2, r1
 80021fe:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002200:	f7fe fd56 	bl	8000cb0 <HAL_GetTick>
 8002204:	0003      	movs	r3, r0
 8002206:	617b      	str	r3, [r7, #20]

        /* Wait till MSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) == 0U)
 8002208:	e018      	b.n	800223c <HAL_RCC_OscConfig+0x358>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 800220a:	f7fe fd51 	bl	8000cb0 <HAL_GetTick>
 800220e:	0002      	movs	r2, r0
 8002210:	697b      	ldr	r3, [r7, #20]
 8002212:	1ad3      	subs	r3, r2, r3
 8002214:	2b02      	cmp	r3, #2
 8002216:	d911      	bls.n	800223c <HAL_RCC_OscConfig+0x358>
          {
            return HAL_TIMEOUT;
 8002218:	2303      	movs	r3, #3
 800221a:	e1d9      	b.n	80025d0 <HAL_RCC_OscConfig+0x6ec>
 800221c:	40021000 	.word	0x40021000
 8002220:	fffeffff 	.word	0xfffeffff
 8002224:	fffbffff 	.word	0xfffbffff
 8002228:	ffffe0ff 	.word	0xffffe0ff
 800222c:	08002c84 	.word	0x08002c84
 8002230:	20000050 	.word	0x20000050
 8002234:	20000054 	.word	0x20000054
 8002238:	ffff1fff 	.word	0xffff1fff
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) == 0U)
 800223c:	4bc9      	ldr	r3, [pc, #804]	; (8002564 <HAL_RCC_OscConfig+0x680>)
 800223e:	681a      	ldr	r2, [r3, #0]
 8002240:	2380      	movs	r3, #128	; 0x80
 8002242:	009b      	lsls	r3, r3, #2
 8002244:	4013      	ands	r3, r2
 8002246:	d0e0      	beq.n	800220a <HAL_RCC_OscConfig+0x326>
        /* Check MSICalibrationValue and MSIClockRange input parameters */
        assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
        assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

        /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8002248:	4bc6      	ldr	r3, [pc, #792]	; (8002564 <HAL_RCC_OscConfig+0x680>)
 800224a:	685b      	ldr	r3, [r3, #4]
 800224c:	4ac6      	ldr	r2, [pc, #792]	; (8002568 <HAL_RCC_OscConfig+0x684>)
 800224e:	4013      	ands	r3, r2
 8002250:	0019      	movs	r1, r3
 8002252:	687b      	ldr	r3, [r7, #4]
 8002254:	6a1a      	ldr	r2, [r3, #32]
 8002256:	4bc3      	ldr	r3, [pc, #780]	; (8002564 <HAL_RCC_OscConfig+0x680>)
 8002258:	430a      	orrs	r2, r1
 800225a:	605a      	str	r2, [r3, #4]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 800225c:	4bc1      	ldr	r3, [pc, #772]	; (8002564 <HAL_RCC_OscConfig+0x680>)
 800225e:	685b      	ldr	r3, [r3, #4]
 8002260:	021b      	lsls	r3, r3, #8
 8002262:	0a19      	lsrs	r1, r3, #8
 8002264:	687b      	ldr	r3, [r7, #4]
 8002266:	69db      	ldr	r3, [r3, #28]
 8002268:	061a      	lsls	r2, r3, #24
 800226a:	4bbe      	ldr	r3, [pc, #760]	; (8002564 <HAL_RCC_OscConfig+0x680>)
 800226c:	430a      	orrs	r2, r1
 800226e:	605a      	str	r2, [r3, #4]
 8002270:	e019      	b.n	80022a6 <HAL_RCC_OscConfig+0x3c2>
      }
      else
      {
        /* Disable the Multi Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 8002272:	4bbc      	ldr	r3, [pc, #752]	; (8002564 <HAL_RCC_OscConfig+0x680>)
 8002274:	681a      	ldr	r2, [r3, #0]
 8002276:	4bbb      	ldr	r3, [pc, #748]	; (8002564 <HAL_RCC_OscConfig+0x680>)
 8002278:	49bc      	ldr	r1, [pc, #752]	; (800256c <HAL_RCC_OscConfig+0x688>)
 800227a:	400a      	ands	r2, r1
 800227c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800227e:	f7fe fd17 	bl	8000cb0 <HAL_GetTick>
 8002282:	0003      	movs	r3, r0
 8002284:	617b      	str	r3, [r7, #20]

        /* Wait till MSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) != 0U)
 8002286:	e008      	b.n	800229a <HAL_RCC_OscConfig+0x3b6>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8002288:	f7fe fd12 	bl	8000cb0 <HAL_GetTick>
 800228c:	0002      	movs	r2, r0
 800228e:	697b      	ldr	r3, [r7, #20]
 8002290:	1ad3      	subs	r3, r2, r3
 8002292:	2b02      	cmp	r3, #2
 8002294:	d901      	bls.n	800229a <HAL_RCC_OscConfig+0x3b6>
          {
            return HAL_TIMEOUT;
 8002296:	2303      	movs	r3, #3
 8002298:	e19a      	b.n	80025d0 <HAL_RCC_OscConfig+0x6ec>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) != 0U)
 800229a:	4bb2      	ldr	r3, [pc, #712]	; (8002564 <HAL_RCC_OscConfig+0x680>)
 800229c:	681a      	ldr	r2, [r3, #0]
 800229e:	2380      	movs	r3, #128	; 0x80
 80022a0:	009b      	lsls	r3, r3, #2
 80022a2:	4013      	ands	r3, r2
 80022a4:	d1f0      	bne.n	8002288 <HAL_RCC_OscConfig+0x3a4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80022a6:	687b      	ldr	r3, [r7, #4]
 80022a8:	681b      	ldr	r3, [r3, #0]
 80022aa:	2208      	movs	r2, #8
 80022ac:	4013      	ands	r3, r2
 80022ae:	d036      	beq.n	800231e <HAL_RCC_OscConfig+0x43a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80022b0:	687b      	ldr	r3, [r7, #4]
 80022b2:	695b      	ldr	r3, [r3, #20]
 80022b4:	2b00      	cmp	r3, #0
 80022b6:	d019      	beq.n	80022ec <HAL_RCC_OscConfig+0x408>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80022b8:	4baa      	ldr	r3, [pc, #680]	; (8002564 <HAL_RCC_OscConfig+0x680>)
 80022ba:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 80022bc:	4ba9      	ldr	r3, [pc, #676]	; (8002564 <HAL_RCC_OscConfig+0x680>)
 80022be:	2101      	movs	r1, #1
 80022c0:	430a      	orrs	r2, r1
 80022c2:	651a      	str	r2, [r3, #80]	; 0x50

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80022c4:	f7fe fcf4 	bl	8000cb0 <HAL_GetTick>
 80022c8:	0003      	movs	r3, r0
 80022ca:	617b      	str	r3, [r7, #20]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 80022cc:	e008      	b.n	80022e0 <HAL_RCC_OscConfig+0x3fc>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80022ce:	f7fe fcef 	bl	8000cb0 <HAL_GetTick>
 80022d2:	0002      	movs	r2, r0
 80022d4:	697b      	ldr	r3, [r7, #20]
 80022d6:	1ad3      	subs	r3, r2, r3
 80022d8:	2b02      	cmp	r3, #2
 80022da:	d901      	bls.n	80022e0 <HAL_RCC_OscConfig+0x3fc>
        {
          return HAL_TIMEOUT;
 80022dc:	2303      	movs	r3, #3
 80022de:	e177      	b.n	80025d0 <HAL_RCC_OscConfig+0x6ec>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 80022e0:	4ba0      	ldr	r3, [pc, #640]	; (8002564 <HAL_RCC_OscConfig+0x680>)
 80022e2:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80022e4:	2202      	movs	r2, #2
 80022e6:	4013      	ands	r3, r2
 80022e8:	d0f1      	beq.n	80022ce <HAL_RCC_OscConfig+0x3ea>
 80022ea:	e018      	b.n	800231e <HAL_RCC_OscConfig+0x43a>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80022ec:	4b9d      	ldr	r3, [pc, #628]	; (8002564 <HAL_RCC_OscConfig+0x680>)
 80022ee:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 80022f0:	4b9c      	ldr	r3, [pc, #624]	; (8002564 <HAL_RCC_OscConfig+0x680>)
 80022f2:	2101      	movs	r1, #1
 80022f4:	438a      	bics	r2, r1
 80022f6:	651a      	str	r2, [r3, #80]	; 0x50

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80022f8:	f7fe fcda 	bl	8000cb0 <HAL_GetTick>
 80022fc:	0003      	movs	r3, r0
 80022fe:	617b      	str	r3, [r7, #20]

      /* Wait till LSI is disabled */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 8002300:	e008      	b.n	8002314 <HAL_RCC_OscConfig+0x430>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8002302:	f7fe fcd5 	bl	8000cb0 <HAL_GetTick>
 8002306:	0002      	movs	r2, r0
 8002308:	697b      	ldr	r3, [r7, #20]
 800230a:	1ad3      	subs	r3, r2, r3
 800230c:	2b02      	cmp	r3, #2
 800230e:	d901      	bls.n	8002314 <HAL_RCC_OscConfig+0x430>
        {
          return HAL_TIMEOUT;
 8002310:	2303      	movs	r3, #3
 8002312:	e15d      	b.n	80025d0 <HAL_RCC_OscConfig+0x6ec>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 8002314:	4b93      	ldr	r3, [pc, #588]	; (8002564 <HAL_RCC_OscConfig+0x680>)
 8002316:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8002318:	2202      	movs	r2, #2
 800231a:	4013      	ands	r3, r2
 800231c:	d1f1      	bne.n	8002302 <HAL_RCC_OscConfig+0x41e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800231e:	687b      	ldr	r3, [r7, #4]
 8002320:	681b      	ldr	r3, [r3, #0]
 8002322:	2204      	movs	r2, #4
 8002324:	4013      	ands	r3, r2
 8002326:	d100      	bne.n	800232a <HAL_RCC_OscConfig+0x446>
 8002328:	e0ae      	b.n	8002488 <HAL_RCC_OscConfig+0x5a4>
  {
    FlagStatus       pwrclkchanged = RESET;
 800232a:	2023      	movs	r0, #35	; 0x23
 800232c:	183b      	adds	r3, r7, r0
 800232e:	2200      	movs	r2, #0
 8002330:	701a      	strb	r2, [r3, #0]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8002332:	4b8c      	ldr	r3, [pc, #560]	; (8002564 <HAL_RCC_OscConfig+0x680>)
 8002334:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8002336:	2380      	movs	r3, #128	; 0x80
 8002338:	055b      	lsls	r3, r3, #21
 800233a:	4013      	ands	r3, r2
 800233c:	d109      	bne.n	8002352 <HAL_RCC_OscConfig+0x46e>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800233e:	4b89      	ldr	r3, [pc, #548]	; (8002564 <HAL_RCC_OscConfig+0x680>)
 8002340:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8002342:	4b88      	ldr	r3, [pc, #544]	; (8002564 <HAL_RCC_OscConfig+0x680>)
 8002344:	2180      	movs	r1, #128	; 0x80
 8002346:	0549      	lsls	r1, r1, #21
 8002348:	430a      	orrs	r2, r1
 800234a:	639a      	str	r2, [r3, #56]	; 0x38
      pwrclkchanged = SET;
 800234c:	183b      	adds	r3, r7, r0
 800234e:	2201      	movs	r2, #1
 8002350:	701a      	strb	r2, [r3, #0]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002352:	4b87      	ldr	r3, [pc, #540]	; (8002570 <HAL_RCC_OscConfig+0x68c>)
 8002354:	681a      	ldr	r2, [r3, #0]
 8002356:	2380      	movs	r3, #128	; 0x80
 8002358:	005b      	lsls	r3, r3, #1
 800235a:	4013      	ands	r3, r2
 800235c:	d11a      	bne.n	8002394 <HAL_RCC_OscConfig+0x4b0>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800235e:	4b84      	ldr	r3, [pc, #528]	; (8002570 <HAL_RCC_OscConfig+0x68c>)
 8002360:	681a      	ldr	r2, [r3, #0]
 8002362:	4b83      	ldr	r3, [pc, #524]	; (8002570 <HAL_RCC_OscConfig+0x68c>)
 8002364:	2180      	movs	r1, #128	; 0x80
 8002366:	0049      	lsls	r1, r1, #1
 8002368:	430a      	orrs	r2, r1
 800236a:	601a      	str	r2, [r3, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800236c:	f7fe fca0 	bl	8000cb0 <HAL_GetTick>
 8002370:	0003      	movs	r3, r0
 8002372:	617b      	str	r3, [r7, #20]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002374:	e008      	b.n	8002388 <HAL_RCC_OscConfig+0x4a4>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002376:	f7fe fc9b 	bl	8000cb0 <HAL_GetTick>
 800237a:	0002      	movs	r2, r0
 800237c:	697b      	ldr	r3, [r7, #20]
 800237e:	1ad3      	subs	r3, r2, r3
 8002380:	2b64      	cmp	r3, #100	; 0x64
 8002382:	d901      	bls.n	8002388 <HAL_RCC_OscConfig+0x4a4>
        {
          return HAL_TIMEOUT;
 8002384:	2303      	movs	r3, #3
 8002386:	e123      	b.n	80025d0 <HAL_RCC_OscConfig+0x6ec>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002388:	4b79      	ldr	r3, [pc, #484]	; (8002570 <HAL_RCC_OscConfig+0x68c>)
 800238a:	681a      	ldr	r2, [r3, #0]
 800238c:	2380      	movs	r3, #128	; 0x80
 800238e:	005b      	lsls	r3, r3, #1
 8002390:	4013      	ands	r3, r2
 8002392:	d0f0      	beq.n	8002376 <HAL_RCC_OscConfig+0x492>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002394:	687b      	ldr	r3, [r7, #4]
 8002396:	689a      	ldr	r2, [r3, #8]
 8002398:	2380      	movs	r3, #128	; 0x80
 800239a:	005b      	lsls	r3, r3, #1
 800239c:	429a      	cmp	r2, r3
 800239e:	d107      	bne.n	80023b0 <HAL_RCC_OscConfig+0x4cc>
 80023a0:	4b70      	ldr	r3, [pc, #448]	; (8002564 <HAL_RCC_OscConfig+0x680>)
 80023a2:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 80023a4:	4b6f      	ldr	r3, [pc, #444]	; (8002564 <HAL_RCC_OscConfig+0x680>)
 80023a6:	2180      	movs	r1, #128	; 0x80
 80023a8:	0049      	lsls	r1, r1, #1
 80023aa:	430a      	orrs	r2, r1
 80023ac:	651a      	str	r2, [r3, #80]	; 0x50
 80023ae:	e031      	b.n	8002414 <HAL_RCC_OscConfig+0x530>
 80023b0:	687b      	ldr	r3, [r7, #4]
 80023b2:	689b      	ldr	r3, [r3, #8]
 80023b4:	2b00      	cmp	r3, #0
 80023b6:	d10c      	bne.n	80023d2 <HAL_RCC_OscConfig+0x4ee>
 80023b8:	4b6a      	ldr	r3, [pc, #424]	; (8002564 <HAL_RCC_OscConfig+0x680>)
 80023ba:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 80023bc:	4b69      	ldr	r3, [pc, #420]	; (8002564 <HAL_RCC_OscConfig+0x680>)
 80023be:	496b      	ldr	r1, [pc, #428]	; (800256c <HAL_RCC_OscConfig+0x688>)
 80023c0:	400a      	ands	r2, r1
 80023c2:	651a      	str	r2, [r3, #80]	; 0x50
 80023c4:	4b67      	ldr	r3, [pc, #412]	; (8002564 <HAL_RCC_OscConfig+0x680>)
 80023c6:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 80023c8:	4b66      	ldr	r3, [pc, #408]	; (8002564 <HAL_RCC_OscConfig+0x680>)
 80023ca:	496a      	ldr	r1, [pc, #424]	; (8002574 <HAL_RCC_OscConfig+0x690>)
 80023cc:	400a      	ands	r2, r1
 80023ce:	651a      	str	r2, [r3, #80]	; 0x50
 80023d0:	e020      	b.n	8002414 <HAL_RCC_OscConfig+0x530>
 80023d2:	687b      	ldr	r3, [r7, #4]
 80023d4:	689a      	ldr	r2, [r3, #8]
 80023d6:	23a0      	movs	r3, #160	; 0xa0
 80023d8:	00db      	lsls	r3, r3, #3
 80023da:	429a      	cmp	r2, r3
 80023dc:	d10e      	bne.n	80023fc <HAL_RCC_OscConfig+0x518>
 80023de:	4b61      	ldr	r3, [pc, #388]	; (8002564 <HAL_RCC_OscConfig+0x680>)
 80023e0:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 80023e2:	4b60      	ldr	r3, [pc, #384]	; (8002564 <HAL_RCC_OscConfig+0x680>)
 80023e4:	2180      	movs	r1, #128	; 0x80
 80023e6:	00c9      	lsls	r1, r1, #3
 80023e8:	430a      	orrs	r2, r1
 80023ea:	651a      	str	r2, [r3, #80]	; 0x50
 80023ec:	4b5d      	ldr	r3, [pc, #372]	; (8002564 <HAL_RCC_OscConfig+0x680>)
 80023ee:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 80023f0:	4b5c      	ldr	r3, [pc, #368]	; (8002564 <HAL_RCC_OscConfig+0x680>)
 80023f2:	2180      	movs	r1, #128	; 0x80
 80023f4:	0049      	lsls	r1, r1, #1
 80023f6:	430a      	orrs	r2, r1
 80023f8:	651a      	str	r2, [r3, #80]	; 0x50
 80023fa:	e00b      	b.n	8002414 <HAL_RCC_OscConfig+0x530>
 80023fc:	4b59      	ldr	r3, [pc, #356]	; (8002564 <HAL_RCC_OscConfig+0x680>)
 80023fe:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8002400:	4b58      	ldr	r3, [pc, #352]	; (8002564 <HAL_RCC_OscConfig+0x680>)
 8002402:	495a      	ldr	r1, [pc, #360]	; (800256c <HAL_RCC_OscConfig+0x688>)
 8002404:	400a      	ands	r2, r1
 8002406:	651a      	str	r2, [r3, #80]	; 0x50
 8002408:	4b56      	ldr	r3, [pc, #344]	; (8002564 <HAL_RCC_OscConfig+0x680>)
 800240a:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 800240c:	4b55      	ldr	r3, [pc, #340]	; (8002564 <HAL_RCC_OscConfig+0x680>)
 800240e:	4959      	ldr	r1, [pc, #356]	; (8002574 <HAL_RCC_OscConfig+0x690>)
 8002410:	400a      	ands	r2, r1
 8002412:	651a      	str	r2, [r3, #80]	; 0x50

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8002414:	687b      	ldr	r3, [r7, #4]
 8002416:	689b      	ldr	r3, [r3, #8]
 8002418:	2b00      	cmp	r3, #0
 800241a:	d015      	beq.n	8002448 <HAL_RCC_OscConfig+0x564>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800241c:	f7fe fc48 	bl	8000cb0 <HAL_GetTick>
 8002420:	0003      	movs	r3, r0
 8002422:	617b      	str	r3, [r7, #20]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8002424:	e009      	b.n	800243a <HAL_RCC_OscConfig+0x556>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8002426:	f7fe fc43 	bl	8000cb0 <HAL_GetTick>
 800242a:	0002      	movs	r2, r0
 800242c:	697b      	ldr	r3, [r7, #20]
 800242e:	1ad3      	subs	r3, r2, r3
 8002430:	4a51      	ldr	r2, [pc, #324]	; (8002578 <HAL_RCC_OscConfig+0x694>)
 8002432:	4293      	cmp	r3, r2
 8002434:	d901      	bls.n	800243a <HAL_RCC_OscConfig+0x556>
        {
          return HAL_TIMEOUT;
 8002436:	2303      	movs	r3, #3
 8002438:	e0ca      	b.n	80025d0 <HAL_RCC_OscConfig+0x6ec>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 800243a:	4b4a      	ldr	r3, [pc, #296]	; (8002564 <HAL_RCC_OscConfig+0x680>)
 800243c:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 800243e:	2380      	movs	r3, #128	; 0x80
 8002440:	009b      	lsls	r3, r3, #2
 8002442:	4013      	ands	r3, r2
 8002444:	d0ef      	beq.n	8002426 <HAL_RCC_OscConfig+0x542>
 8002446:	e014      	b.n	8002472 <HAL_RCC_OscConfig+0x58e>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002448:	f7fe fc32 	bl	8000cb0 <HAL_GetTick>
 800244c:	0003      	movs	r3, r0
 800244e:	617b      	str	r3, [r7, #20]

      /* Wait till LSE is disabled */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 8002450:	e009      	b.n	8002466 <HAL_RCC_OscConfig+0x582>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8002452:	f7fe fc2d 	bl	8000cb0 <HAL_GetTick>
 8002456:	0002      	movs	r2, r0
 8002458:	697b      	ldr	r3, [r7, #20]
 800245a:	1ad3      	subs	r3, r2, r3
 800245c:	4a46      	ldr	r2, [pc, #280]	; (8002578 <HAL_RCC_OscConfig+0x694>)
 800245e:	4293      	cmp	r3, r2
 8002460:	d901      	bls.n	8002466 <HAL_RCC_OscConfig+0x582>
        {
          return HAL_TIMEOUT;
 8002462:	2303      	movs	r3, #3
 8002464:	e0b4      	b.n	80025d0 <HAL_RCC_OscConfig+0x6ec>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 8002466:	4b3f      	ldr	r3, [pc, #252]	; (8002564 <HAL_RCC_OscConfig+0x680>)
 8002468:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 800246a:	2380      	movs	r3, #128	; 0x80
 800246c:	009b      	lsls	r3, r3, #2
 800246e:	4013      	ands	r3, r2
 8002470:	d1ef      	bne.n	8002452 <HAL_RCC_OscConfig+0x56e>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8002472:	2323      	movs	r3, #35	; 0x23
 8002474:	18fb      	adds	r3, r7, r3
 8002476:	781b      	ldrb	r3, [r3, #0]
 8002478:	2b01      	cmp	r3, #1
 800247a:	d105      	bne.n	8002488 <HAL_RCC_OscConfig+0x5a4>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800247c:	4b39      	ldr	r3, [pc, #228]	; (8002564 <HAL_RCC_OscConfig+0x680>)
 800247e:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8002480:	4b38      	ldr	r3, [pc, #224]	; (8002564 <HAL_RCC_OscConfig+0x680>)
 8002482:	493e      	ldr	r1, [pc, #248]	; (800257c <HAL_RCC_OscConfig+0x698>)
 8002484:	400a      	ands	r2, r1
 8002486:	639a      	str	r2, [r3, #56]	; 0x38
#endif /* RCC_HSI48_SUPPORT */

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8002488:	687b      	ldr	r3, [r7, #4]
 800248a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800248c:	2b00      	cmp	r3, #0
 800248e:	d100      	bne.n	8002492 <HAL_RCC_OscConfig+0x5ae>
 8002490:	e09d      	b.n	80025ce <HAL_RCC_OscConfig+0x6ea>
  {
    /* Check if the PLL is used as system clock or not */
    if(sysclk_source != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8002492:	69fb      	ldr	r3, [r7, #28]
 8002494:	2b0c      	cmp	r3, #12
 8002496:	d100      	bne.n	800249a <HAL_RCC_OscConfig+0x5b6>
 8002498:	e076      	b.n	8002588 <HAL_RCC_OscConfig+0x6a4>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800249a:	687b      	ldr	r3, [r7, #4]
 800249c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800249e:	2b02      	cmp	r3, #2
 80024a0:	d145      	bne.n	800252e <HAL_RCC_OscConfig+0x64a>
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));
        assert_param(IS_RCC_PLL_DIV(RCC_OscInitStruct->PLL.PLLDIV));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80024a2:	4b30      	ldr	r3, [pc, #192]	; (8002564 <HAL_RCC_OscConfig+0x680>)
 80024a4:	681a      	ldr	r2, [r3, #0]
 80024a6:	4b2f      	ldr	r3, [pc, #188]	; (8002564 <HAL_RCC_OscConfig+0x680>)
 80024a8:	4935      	ldr	r1, [pc, #212]	; (8002580 <HAL_RCC_OscConfig+0x69c>)
 80024aa:	400a      	ands	r2, r1
 80024ac:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80024ae:	f7fe fbff 	bl	8000cb0 <HAL_GetTick>
 80024b2:	0003      	movs	r3, r0
 80024b4:	617b      	str	r3, [r7, #20]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != 0U)
 80024b6:	e008      	b.n	80024ca <HAL_RCC_OscConfig+0x5e6>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80024b8:	f7fe fbfa 	bl	8000cb0 <HAL_GetTick>
 80024bc:	0002      	movs	r2, r0
 80024be:	697b      	ldr	r3, [r7, #20]
 80024c0:	1ad3      	subs	r3, r2, r3
 80024c2:	2b02      	cmp	r3, #2
 80024c4:	d901      	bls.n	80024ca <HAL_RCC_OscConfig+0x5e6>
          {
            return HAL_TIMEOUT;
 80024c6:	2303      	movs	r3, #3
 80024c8:	e082      	b.n	80025d0 <HAL_RCC_OscConfig+0x6ec>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != 0U)
 80024ca:	4b26      	ldr	r3, [pc, #152]	; (8002564 <HAL_RCC_OscConfig+0x680>)
 80024cc:	681a      	ldr	r2, [r3, #0]
 80024ce:	2380      	movs	r3, #128	; 0x80
 80024d0:	049b      	lsls	r3, r3, #18
 80024d2:	4013      	ands	r3, r2
 80024d4:	d1f0      	bne.n	80024b8 <HAL_RCC_OscConfig+0x5d4>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80024d6:	4b23      	ldr	r3, [pc, #140]	; (8002564 <HAL_RCC_OscConfig+0x680>)
 80024d8:	68db      	ldr	r3, [r3, #12]
 80024da:	4a2a      	ldr	r2, [pc, #168]	; (8002584 <HAL_RCC_OscConfig+0x6a0>)
 80024dc:	4013      	ands	r3, r2
 80024de:	0019      	movs	r1, r3
 80024e0:	687b      	ldr	r3, [r7, #4]
 80024e2:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 80024e4:	687b      	ldr	r3, [r7, #4]
 80024e6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80024e8:	431a      	orrs	r2, r3
 80024ea:	687b      	ldr	r3, [r7, #4]
 80024ec:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80024ee:	431a      	orrs	r2, r3
 80024f0:	4b1c      	ldr	r3, [pc, #112]	; (8002564 <HAL_RCC_OscConfig+0x680>)
 80024f2:	430a      	orrs	r2, r1
 80024f4:	60da      	str	r2, [r3, #12]
                             RCC_OscInitStruct->PLL.PLLMUL,
                             RCC_OscInitStruct->PLL.PLLDIV);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80024f6:	4b1b      	ldr	r3, [pc, #108]	; (8002564 <HAL_RCC_OscConfig+0x680>)
 80024f8:	681a      	ldr	r2, [r3, #0]
 80024fa:	4b1a      	ldr	r3, [pc, #104]	; (8002564 <HAL_RCC_OscConfig+0x680>)
 80024fc:	2180      	movs	r1, #128	; 0x80
 80024fe:	0449      	lsls	r1, r1, #17
 8002500:	430a      	orrs	r2, r1
 8002502:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002504:	f7fe fbd4 	bl	8000cb0 <HAL_GetTick>
 8002508:	0003      	movs	r3, r0
 800250a:	617b      	str	r3, [r7, #20]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == 0U)
 800250c:	e008      	b.n	8002520 <HAL_RCC_OscConfig+0x63c>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800250e:	f7fe fbcf 	bl	8000cb0 <HAL_GetTick>
 8002512:	0002      	movs	r2, r0
 8002514:	697b      	ldr	r3, [r7, #20]
 8002516:	1ad3      	subs	r3, r2, r3
 8002518:	2b02      	cmp	r3, #2
 800251a:	d901      	bls.n	8002520 <HAL_RCC_OscConfig+0x63c>
          {
            return HAL_TIMEOUT;
 800251c:	2303      	movs	r3, #3
 800251e:	e057      	b.n	80025d0 <HAL_RCC_OscConfig+0x6ec>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == 0U)
 8002520:	4b10      	ldr	r3, [pc, #64]	; (8002564 <HAL_RCC_OscConfig+0x680>)
 8002522:	681a      	ldr	r2, [r3, #0]
 8002524:	2380      	movs	r3, #128	; 0x80
 8002526:	049b      	lsls	r3, r3, #18
 8002528:	4013      	ands	r3, r2
 800252a:	d0f0      	beq.n	800250e <HAL_RCC_OscConfig+0x62a>
 800252c:	e04f      	b.n	80025ce <HAL_RCC_OscConfig+0x6ea>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800252e:	4b0d      	ldr	r3, [pc, #52]	; (8002564 <HAL_RCC_OscConfig+0x680>)
 8002530:	681a      	ldr	r2, [r3, #0]
 8002532:	4b0c      	ldr	r3, [pc, #48]	; (8002564 <HAL_RCC_OscConfig+0x680>)
 8002534:	4912      	ldr	r1, [pc, #72]	; (8002580 <HAL_RCC_OscConfig+0x69c>)
 8002536:	400a      	ands	r2, r1
 8002538:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800253a:	f7fe fbb9 	bl	8000cb0 <HAL_GetTick>
 800253e:	0003      	movs	r3, r0
 8002540:	617b      	str	r3, [r7, #20]

        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != 0U)
 8002542:	e008      	b.n	8002556 <HAL_RCC_OscConfig+0x672>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8002544:	f7fe fbb4 	bl	8000cb0 <HAL_GetTick>
 8002548:	0002      	movs	r2, r0
 800254a:	697b      	ldr	r3, [r7, #20]
 800254c:	1ad3      	subs	r3, r2, r3
 800254e:	2b02      	cmp	r3, #2
 8002550:	d901      	bls.n	8002556 <HAL_RCC_OscConfig+0x672>
          {
            return HAL_TIMEOUT;
 8002552:	2303      	movs	r3, #3
 8002554:	e03c      	b.n	80025d0 <HAL_RCC_OscConfig+0x6ec>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != 0U)
 8002556:	4b03      	ldr	r3, [pc, #12]	; (8002564 <HAL_RCC_OscConfig+0x680>)
 8002558:	681a      	ldr	r2, [r3, #0]
 800255a:	2380      	movs	r3, #128	; 0x80
 800255c:	049b      	lsls	r3, r3, #18
 800255e:	4013      	ands	r3, r2
 8002560:	d1f0      	bne.n	8002544 <HAL_RCC_OscConfig+0x660>
 8002562:	e034      	b.n	80025ce <HAL_RCC_OscConfig+0x6ea>
 8002564:	40021000 	.word	0x40021000
 8002568:	ffff1fff 	.word	0xffff1fff
 800256c:	fffffeff 	.word	0xfffffeff
 8002570:	40007000 	.word	0x40007000
 8002574:	fffffbff 	.word	0xfffffbff
 8002578:	00001388 	.word	0x00001388
 800257c:	efffffff 	.word	0xefffffff
 8002580:	feffffff 	.word	0xfeffffff
 8002584:	ff02ffff 	.word	0xff02ffff
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8002588:	687b      	ldr	r3, [r7, #4]
 800258a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800258c:	2b01      	cmp	r3, #1
 800258e:	d101      	bne.n	8002594 <HAL_RCC_OscConfig+0x6b0>
      {
        return HAL_ERROR;
 8002590:	2301      	movs	r3, #1
 8002592:	e01d      	b.n	80025d0 <HAL_RCC_OscConfig+0x6ec>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8002594:	4b10      	ldr	r3, [pc, #64]	; (80025d8 <HAL_RCC_OscConfig+0x6f4>)
 8002596:	68db      	ldr	r3, [r3, #12]
 8002598:	61bb      	str	r3, [r7, #24]
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800259a:	69ba      	ldr	r2, [r7, #24]
 800259c:	2380      	movs	r3, #128	; 0x80
 800259e:	025b      	lsls	r3, r3, #9
 80025a0:	401a      	ands	r2, r3
 80025a2:	687b      	ldr	r3, [r7, #4]
 80025a4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80025a6:	429a      	cmp	r2, r3
 80025a8:	d10f      	bne.n	80025ca <HAL_RCC_OscConfig+0x6e6>
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL) != RCC_OscInitStruct->PLL.PLLMUL) ||
 80025aa:	69ba      	ldr	r2, [r7, #24]
 80025ac:	23f0      	movs	r3, #240	; 0xf0
 80025ae:	039b      	lsls	r3, r3, #14
 80025b0:	401a      	ands	r2, r3
 80025b2:	687b      	ldr	r3, [r7, #4]
 80025b4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80025b6:	429a      	cmp	r2, r3
 80025b8:	d107      	bne.n	80025ca <HAL_RCC_OscConfig+0x6e6>
           (READ_BIT(pll_config, RCC_CFGR_PLLDIV) != RCC_OscInitStruct->PLL.PLLDIV))
 80025ba:	69ba      	ldr	r2, [r7, #24]
 80025bc:	23c0      	movs	r3, #192	; 0xc0
 80025be:	041b      	lsls	r3, r3, #16
 80025c0:	401a      	ands	r2, r3
 80025c2:	687b      	ldr	r3, [r7, #4]
 80025c4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL) != RCC_OscInitStruct->PLL.PLLMUL) ||
 80025c6:	429a      	cmp	r2, r3
 80025c8:	d001      	beq.n	80025ce <HAL_RCC_OscConfig+0x6ea>
        {
          return HAL_ERROR;
 80025ca:	2301      	movs	r3, #1
 80025cc:	e000      	b.n	80025d0 <HAL_RCC_OscConfig+0x6ec>
        }
      }
    }
  }
  return HAL_OK;
 80025ce:	2300      	movs	r3, #0
}
 80025d0:	0018      	movs	r0, r3
 80025d2:	46bd      	mov	sp, r7
 80025d4:	b00a      	add	sp, #40	; 0x28
 80025d6:	bdb0      	pop	{r4, r5, r7, pc}
 80025d8:	40021000 	.word	0x40021000

080025dc <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80025dc:	b5b0      	push	{r4, r5, r7, lr}
 80025de:	b084      	sub	sp, #16
 80025e0:	af00      	add	r7, sp, #0
 80025e2:	6078      	str	r0, [r7, #4]
 80025e4:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 80025e6:	687b      	ldr	r3, [r7, #4]
 80025e8:	2b00      	cmp	r3, #0
 80025ea:	d101      	bne.n	80025f0 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80025ec:	2301      	movs	r3, #1
 80025ee:	e128      	b.n	8002842 <HAL_RCC_ClockConfig+0x266>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
  must be correctly programmed according to the frequency of the CPU clock
  (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 80025f0:	4b96      	ldr	r3, [pc, #600]	; (800284c <HAL_RCC_ClockConfig+0x270>)
 80025f2:	681b      	ldr	r3, [r3, #0]
 80025f4:	2201      	movs	r2, #1
 80025f6:	4013      	ands	r3, r2
 80025f8:	683a      	ldr	r2, [r7, #0]
 80025fa:	429a      	cmp	r2, r3
 80025fc:	d91e      	bls.n	800263c <HAL_RCC_ClockConfig+0x60>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80025fe:	4b93      	ldr	r3, [pc, #588]	; (800284c <HAL_RCC_ClockConfig+0x270>)
 8002600:	681b      	ldr	r3, [r3, #0]
 8002602:	2201      	movs	r2, #1
 8002604:	4393      	bics	r3, r2
 8002606:	0019      	movs	r1, r3
 8002608:	4b90      	ldr	r3, [pc, #576]	; (800284c <HAL_RCC_ClockConfig+0x270>)
 800260a:	683a      	ldr	r2, [r7, #0]
 800260c:	430a      	orrs	r2, r1
 800260e:	601a      	str	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 8002610:	f7fe fb4e 	bl	8000cb0 <HAL_GetTick>
 8002614:	0003      	movs	r3, r0
 8002616:	60fb      	str	r3, [r7, #12]

    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002618:	e009      	b.n	800262e <HAL_RCC_ClockConfig+0x52>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800261a:	f7fe fb49 	bl	8000cb0 <HAL_GetTick>
 800261e:	0002      	movs	r2, r0
 8002620:	68fb      	ldr	r3, [r7, #12]
 8002622:	1ad3      	subs	r3, r2, r3
 8002624:	4a8a      	ldr	r2, [pc, #552]	; (8002850 <HAL_RCC_ClockConfig+0x274>)
 8002626:	4293      	cmp	r3, r2
 8002628:	d901      	bls.n	800262e <HAL_RCC_ClockConfig+0x52>
      {
        return HAL_TIMEOUT;
 800262a:	2303      	movs	r3, #3
 800262c:	e109      	b.n	8002842 <HAL_RCC_ClockConfig+0x266>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 800262e:	4b87      	ldr	r3, [pc, #540]	; (800284c <HAL_RCC_ClockConfig+0x270>)
 8002630:	681b      	ldr	r3, [r3, #0]
 8002632:	2201      	movs	r2, #1
 8002634:	4013      	ands	r3, r2
 8002636:	683a      	ldr	r2, [r7, #0]
 8002638:	429a      	cmp	r2, r3
 800263a:	d1ee      	bne.n	800261a <HAL_RCC_ClockConfig+0x3e>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800263c:	687b      	ldr	r3, [r7, #4]
 800263e:	681b      	ldr	r3, [r3, #0]
 8002640:	2202      	movs	r2, #2
 8002642:	4013      	ands	r3, r2
 8002644:	d009      	beq.n	800265a <HAL_RCC_ClockConfig+0x7e>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002646:	4b83      	ldr	r3, [pc, #524]	; (8002854 <HAL_RCC_ClockConfig+0x278>)
 8002648:	68db      	ldr	r3, [r3, #12]
 800264a:	22f0      	movs	r2, #240	; 0xf0
 800264c:	4393      	bics	r3, r2
 800264e:	0019      	movs	r1, r3
 8002650:	687b      	ldr	r3, [r7, #4]
 8002652:	689a      	ldr	r2, [r3, #8]
 8002654:	4b7f      	ldr	r3, [pc, #508]	; (8002854 <HAL_RCC_ClockConfig+0x278>)
 8002656:	430a      	orrs	r2, r1
 8002658:	60da      	str	r2, [r3, #12]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800265a:	687b      	ldr	r3, [r7, #4]
 800265c:	681b      	ldr	r3, [r3, #0]
 800265e:	2201      	movs	r2, #1
 8002660:	4013      	ands	r3, r2
 8002662:	d100      	bne.n	8002666 <HAL_RCC_ClockConfig+0x8a>
 8002664:	e089      	b.n	800277a <HAL_RCC_ClockConfig+0x19e>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002666:	687b      	ldr	r3, [r7, #4]
 8002668:	685b      	ldr	r3, [r3, #4]
 800266a:	2b02      	cmp	r3, #2
 800266c:	d107      	bne.n	800267e <HAL_RCC_ClockConfig+0xa2>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 800266e:	4b79      	ldr	r3, [pc, #484]	; (8002854 <HAL_RCC_ClockConfig+0x278>)
 8002670:	681a      	ldr	r2, [r3, #0]
 8002672:	2380      	movs	r3, #128	; 0x80
 8002674:	029b      	lsls	r3, r3, #10
 8002676:	4013      	ands	r3, r2
 8002678:	d120      	bne.n	80026bc <HAL_RCC_ClockConfig+0xe0>
      {
        return HAL_ERROR;
 800267a:	2301      	movs	r3, #1
 800267c:	e0e1      	b.n	8002842 <HAL_RCC_ClockConfig+0x266>
      }
    }
    /* PLL is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800267e:	687b      	ldr	r3, [r7, #4]
 8002680:	685b      	ldr	r3, [r3, #4]
 8002682:	2b03      	cmp	r3, #3
 8002684:	d107      	bne.n	8002696 <HAL_RCC_ClockConfig+0xba>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8002686:	4b73      	ldr	r3, [pc, #460]	; (8002854 <HAL_RCC_ClockConfig+0x278>)
 8002688:	681a      	ldr	r2, [r3, #0]
 800268a:	2380      	movs	r3, #128	; 0x80
 800268c:	049b      	lsls	r3, r3, #18
 800268e:	4013      	ands	r3, r2
 8002690:	d114      	bne.n	80026bc <HAL_RCC_ClockConfig+0xe0>
      {
        return HAL_ERROR;
 8002692:	2301      	movs	r3, #1
 8002694:	e0d5      	b.n	8002842 <HAL_RCC_ClockConfig+0x266>
      }
    }
    /* HSI is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI)
 8002696:	687b      	ldr	r3, [r7, #4]
 8002698:	685b      	ldr	r3, [r3, #4]
 800269a:	2b01      	cmp	r3, #1
 800269c:	d106      	bne.n	80026ac <HAL_RCC_ClockConfig+0xd0>
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 800269e:	4b6d      	ldr	r3, [pc, #436]	; (8002854 <HAL_RCC_ClockConfig+0x278>)
 80026a0:	681b      	ldr	r3, [r3, #0]
 80026a2:	2204      	movs	r2, #4
 80026a4:	4013      	ands	r3, r2
 80026a6:	d109      	bne.n	80026bc <HAL_RCC_ClockConfig+0xe0>
      {
        return HAL_ERROR;
 80026a8:	2301      	movs	r3, #1
 80026aa:	e0ca      	b.n	8002842 <HAL_RCC_ClockConfig+0x266>
    }
    /* MSI is selected as System Clock Source */
    else
    {
      /* Check the MSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) == 0U)
 80026ac:	4b69      	ldr	r3, [pc, #420]	; (8002854 <HAL_RCC_ClockConfig+0x278>)
 80026ae:	681a      	ldr	r2, [r3, #0]
 80026b0:	2380      	movs	r3, #128	; 0x80
 80026b2:	009b      	lsls	r3, r3, #2
 80026b4:	4013      	ands	r3, r2
 80026b6:	d101      	bne.n	80026bc <HAL_RCC_ClockConfig+0xe0>
      {
        return HAL_ERROR;
 80026b8:	2301      	movs	r3, #1
 80026ba:	e0c2      	b.n	8002842 <HAL_RCC_ClockConfig+0x266>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80026bc:	4b65      	ldr	r3, [pc, #404]	; (8002854 <HAL_RCC_ClockConfig+0x278>)
 80026be:	68db      	ldr	r3, [r3, #12]
 80026c0:	2203      	movs	r2, #3
 80026c2:	4393      	bics	r3, r2
 80026c4:	0019      	movs	r1, r3
 80026c6:	687b      	ldr	r3, [r7, #4]
 80026c8:	685a      	ldr	r2, [r3, #4]
 80026ca:	4b62      	ldr	r3, [pc, #392]	; (8002854 <HAL_RCC_ClockConfig+0x278>)
 80026cc:	430a      	orrs	r2, r1
 80026ce:	60da      	str	r2, [r3, #12]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80026d0:	f7fe faee 	bl	8000cb0 <HAL_GetTick>
 80026d4:	0003      	movs	r3, r0
 80026d6:	60fb      	str	r3, [r7, #12]

    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80026d8:	687b      	ldr	r3, [r7, #4]
 80026da:	685b      	ldr	r3, [r3, #4]
 80026dc:	2b02      	cmp	r3, #2
 80026de:	d111      	bne.n	8002704 <HAL_RCC_ClockConfig+0x128>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 80026e0:	e009      	b.n	80026f6 <HAL_RCC_ClockConfig+0x11a>
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 80026e2:	f7fe fae5 	bl	8000cb0 <HAL_GetTick>
 80026e6:	0002      	movs	r2, r0
 80026e8:	68fb      	ldr	r3, [r7, #12]
 80026ea:	1ad3      	subs	r3, r2, r3
 80026ec:	4a58      	ldr	r2, [pc, #352]	; (8002850 <HAL_RCC_ClockConfig+0x274>)
 80026ee:	4293      	cmp	r3, r2
 80026f0:	d901      	bls.n	80026f6 <HAL_RCC_ClockConfig+0x11a>
        {
          return HAL_TIMEOUT;
 80026f2:	2303      	movs	r3, #3
 80026f4:	e0a5      	b.n	8002842 <HAL_RCC_ClockConfig+0x266>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 80026f6:	4b57      	ldr	r3, [pc, #348]	; (8002854 <HAL_RCC_ClockConfig+0x278>)
 80026f8:	68db      	ldr	r3, [r3, #12]
 80026fa:	220c      	movs	r2, #12
 80026fc:	4013      	ands	r3, r2
 80026fe:	2b08      	cmp	r3, #8
 8002700:	d1ef      	bne.n	80026e2 <HAL_RCC_ClockConfig+0x106>
 8002702:	e03a      	b.n	800277a <HAL_RCC_ClockConfig+0x19e>
        }
      }
    }
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8002704:	687b      	ldr	r3, [r7, #4]
 8002706:	685b      	ldr	r3, [r3, #4]
 8002708:	2b03      	cmp	r3, #3
 800270a:	d111      	bne.n	8002730 <HAL_RCC_ClockConfig+0x154>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 800270c:	e009      	b.n	8002722 <HAL_RCC_ClockConfig+0x146>
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 800270e:	f7fe facf 	bl	8000cb0 <HAL_GetTick>
 8002712:	0002      	movs	r2, r0
 8002714:	68fb      	ldr	r3, [r7, #12]
 8002716:	1ad3      	subs	r3, r2, r3
 8002718:	4a4d      	ldr	r2, [pc, #308]	; (8002850 <HAL_RCC_ClockConfig+0x274>)
 800271a:	4293      	cmp	r3, r2
 800271c:	d901      	bls.n	8002722 <HAL_RCC_ClockConfig+0x146>
        {
          return HAL_TIMEOUT;
 800271e:	2303      	movs	r3, #3
 8002720:	e08f      	b.n	8002842 <HAL_RCC_ClockConfig+0x266>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8002722:	4b4c      	ldr	r3, [pc, #304]	; (8002854 <HAL_RCC_ClockConfig+0x278>)
 8002724:	68db      	ldr	r3, [r3, #12]
 8002726:	220c      	movs	r2, #12
 8002728:	4013      	ands	r3, r2
 800272a:	2b0c      	cmp	r3, #12
 800272c:	d1ef      	bne.n	800270e <HAL_RCC_ClockConfig+0x132>
 800272e:	e024      	b.n	800277a <HAL_RCC_ClockConfig+0x19e>
        }
      }
    }
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI)
 8002730:	687b      	ldr	r3, [r7, #4]
 8002732:	685b      	ldr	r3, [r3, #4]
 8002734:	2b01      	cmp	r3, #1
 8002736:	d11b      	bne.n	8002770 <HAL_RCC_ClockConfig+0x194>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
 8002738:	e009      	b.n	800274e <HAL_RCC_ClockConfig+0x172>
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 800273a:	f7fe fab9 	bl	8000cb0 <HAL_GetTick>
 800273e:	0002      	movs	r2, r0
 8002740:	68fb      	ldr	r3, [r7, #12]
 8002742:	1ad3      	subs	r3, r2, r3
 8002744:	4a42      	ldr	r2, [pc, #264]	; (8002850 <HAL_RCC_ClockConfig+0x274>)
 8002746:	4293      	cmp	r3, r2
 8002748:	d901      	bls.n	800274e <HAL_RCC_ClockConfig+0x172>
        {
          return HAL_TIMEOUT;
 800274a:	2303      	movs	r3, #3
 800274c:	e079      	b.n	8002842 <HAL_RCC_ClockConfig+0x266>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
 800274e:	4b41      	ldr	r3, [pc, #260]	; (8002854 <HAL_RCC_ClockConfig+0x278>)
 8002750:	68db      	ldr	r3, [r3, #12]
 8002752:	220c      	movs	r2, #12
 8002754:	4013      	ands	r3, r2
 8002756:	2b04      	cmp	r3, #4
 8002758:	d1ef      	bne.n	800273a <HAL_RCC_ClockConfig+0x15e>
 800275a:	e00e      	b.n	800277a <HAL_RCC_ClockConfig+0x19e>
    }
    else
    {
      while(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_MSI)
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 800275c:	f7fe faa8 	bl	8000cb0 <HAL_GetTick>
 8002760:	0002      	movs	r2, r0
 8002762:	68fb      	ldr	r3, [r7, #12]
 8002764:	1ad3      	subs	r3, r2, r3
 8002766:	4a3a      	ldr	r2, [pc, #232]	; (8002850 <HAL_RCC_ClockConfig+0x274>)
 8002768:	4293      	cmp	r3, r2
 800276a:	d901      	bls.n	8002770 <HAL_RCC_ClockConfig+0x194>
        {
          return HAL_TIMEOUT;
 800276c:	2303      	movs	r3, #3
 800276e:	e068      	b.n	8002842 <HAL_RCC_ClockConfig+0x266>
      while(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_MSI)
 8002770:	4b38      	ldr	r3, [pc, #224]	; (8002854 <HAL_RCC_ClockConfig+0x278>)
 8002772:	68db      	ldr	r3, [r3, #12]
 8002774:	220c      	movs	r2, #12
 8002776:	4013      	ands	r3, r2
 8002778:	d1f0      	bne.n	800275c <HAL_RCC_ClockConfig+0x180>
        }
      }
    }
  }
  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 800277a:	4b34      	ldr	r3, [pc, #208]	; (800284c <HAL_RCC_ClockConfig+0x270>)
 800277c:	681b      	ldr	r3, [r3, #0]
 800277e:	2201      	movs	r2, #1
 8002780:	4013      	ands	r3, r2
 8002782:	683a      	ldr	r2, [r7, #0]
 8002784:	429a      	cmp	r2, r3
 8002786:	d21e      	bcs.n	80027c6 <HAL_RCC_ClockConfig+0x1ea>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002788:	4b30      	ldr	r3, [pc, #192]	; (800284c <HAL_RCC_ClockConfig+0x270>)
 800278a:	681b      	ldr	r3, [r3, #0]
 800278c:	2201      	movs	r2, #1
 800278e:	4393      	bics	r3, r2
 8002790:	0019      	movs	r1, r3
 8002792:	4b2e      	ldr	r3, [pc, #184]	; (800284c <HAL_RCC_ClockConfig+0x270>)
 8002794:	683a      	ldr	r2, [r7, #0]
 8002796:	430a      	orrs	r2, r1
 8002798:	601a      	str	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 800279a:	f7fe fa89 	bl	8000cb0 <HAL_GetTick>
 800279e:	0003      	movs	r3, r0
 80027a0:	60fb      	str	r3, [r7, #12]

    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 80027a2:	e009      	b.n	80027b8 <HAL_RCC_ClockConfig+0x1dc>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80027a4:	f7fe fa84 	bl	8000cb0 <HAL_GetTick>
 80027a8:	0002      	movs	r2, r0
 80027aa:	68fb      	ldr	r3, [r7, #12]
 80027ac:	1ad3      	subs	r3, r2, r3
 80027ae:	4a28      	ldr	r2, [pc, #160]	; (8002850 <HAL_RCC_ClockConfig+0x274>)
 80027b0:	4293      	cmp	r3, r2
 80027b2:	d901      	bls.n	80027b8 <HAL_RCC_ClockConfig+0x1dc>
      {
        return HAL_TIMEOUT;
 80027b4:	2303      	movs	r3, #3
 80027b6:	e044      	b.n	8002842 <HAL_RCC_ClockConfig+0x266>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 80027b8:	4b24      	ldr	r3, [pc, #144]	; (800284c <HAL_RCC_ClockConfig+0x270>)
 80027ba:	681b      	ldr	r3, [r3, #0]
 80027bc:	2201      	movs	r2, #1
 80027be:	4013      	ands	r3, r2
 80027c0:	683a      	ldr	r2, [r7, #0]
 80027c2:	429a      	cmp	r2, r3
 80027c4:	d1ee      	bne.n	80027a4 <HAL_RCC_ClockConfig+0x1c8>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80027c6:	687b      	ldr	r3, [r7, #4]
 80027c8:	681b      	ldr	r3, [r3, #0]
 80027ca:	2204      	movs	r2, #4
 80027cc:	4013      	ands	r3, r2
 80027ce:	d009      	beq.n	80027e4 <HAL_RCC_ClockConfig+0x208>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80027d0:	4b20      	ldr	r3, [pc, #128]	; (8002854 <HAL_RCC_ClockConfig+0x278>)
 80027d2:	68db      	ldr	r3, [r3, #12]
 80027d4:	4a20      	ldr	r2, [pc, #128]	; (8002858 <HAL_RCC_ClockConfig+0x27c>)
 80027d6:	4013      	ands	r3, r2
 80027d8:	0019      	movs	r1, r3
 80027da:	687b      	ldr	r3, [r7, #4]
 80027dc:	68da      	ldr	r2, [r3, #12]
 80027de:	4b1d      	ldr	r3, [pc, #116]	; (8002854 <HAL_RCC_ClockConfig+0x278>)
 80027e0:	430a      	orrs	r2, r1
 80027e2:	60da      	str	r2, [r3, #12]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80027e4:	687b      	ldr	r3, [r7, #4]
 80027e6:	681b      	ldr	r3, [r3, #0]
 80027e8:	2208      	movs	r2, #8
 80027ea:	4013      	ands	r3, r2
 80027ec:	d00a      	beq.n	8002804 <HAL_RCC_ClockConfig+0x228>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 80027ee:	4b19      	ldr	r3, [pc, #100]	; (8002854 <HAL_RCC_ClockConfig+0x278>)
 80027f0:	68db      	ldr	r3, [r3, #12]
 80027f2:	4a1a      	ldr	r2, [pc, #104]	; (800285c <HAL_RCC_ClockConfig+0x280>)
 80027f4:	4013      	ands	r3, r2
 80027f6:	0019      	movs	r1, r3
 80027f8:	687b      	ldr	r3, [r7, #4]
 80027fa:	691b      	ldr	r3, [r3, #16]
 80027fc:	00da      	lsls	r2, r3, #3
 80027fe:	4b15      	ldr	r3, [pc, #84]	; (8002854 <HAL_RCC_ClockConfig+0x278>)
 8002800:	430a      	orrs	r2, r1
 8002802:	60da      	str	r2, [r3, #12]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8002804:	f000 f832 	bl	800286c <HAL_RCC_GetSysClockFreq>
 8002808:	0001      	movs	r1, r0
 800280a:	4b12      	ldr	r3, [pc, #72]	; (8002854 <HAL_RCC_ClockConfig+0x278>)
 800280c:	68db      	ldr	r3, [r3, #12]
 800280e:	091b      	lsrs	r3, r3, #4
 8002810:	220f      	movs	r2, #15
 8002812:	4013      	ands	r3, r2
 8002814:	4a12      	ldr	r2, [pc, #72]	; (8002860 <HAL_RCC_ClockConfig+0x284>)
 8002816:	5cd3      	ldrb	r3, [r2, r3]
 8002818:	000a      	movs	r2, r1
 800281a:	40da      	lsrs	r2, r3
 800281c:	4b11      	ldr	r3, [pc, #68]	; (8002864 <HAL_RCC_ClockConfig+0x288>)
 800281e:	601a      	str	r2, [r3, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 8002820:	4b11      	ldr	r3, [pc, #68]	; (8002868 <HAL_RCC_ClockConfig+0x28c>)
 8002822:	681b      	ldr	r3, [r3, #0]
 8002824:	250b      	movs	r5, #11
 8002826:	197c      	adds	r4, r7, r5
 8002828:	0018      	movs	r0, r3
 800282a:	f7fe f9fb 	bl	8000c24 <HAL_InitTick>
 800282e:	0003      	movs	r3, r0
 8002830:	7023      	strb	r3, [r4, #0]
  if(status != HAL_OK)
 8002832:	197b      	adds	r3, r7, r5
 8002834:	781b      	ldrb	r3, [r3, #0]
 8002836:	2b00      	cmp	r3, #0
 8002838:	d002      	beq.n	8002840 <HAL_RCC_ClockConfig+0x264>
  {
    return status;
 800283a:	197b      	adds	r3, r7, r5
 800283c:	781b      	ldrb	r3, [r3, #0]
 800283e:	e000      	b.n	8002842 <HAL_RCC_ClockConfig+0x266>
  }

  return HAL_OK;
 8002840:	2300      	movs	r3, #0
}
 8002842:	0018      	movs	r0, r3
 8002844:	46bd      	mov	sp, r7
 8002846:	b004      	add	sp, #16
 8002848:	bdb0      	pop	{r4, r5, r7, pc}
 800284a:	46c0      	nop			; (mov r8, r8)
 800284c:	40022000 	.word	0x40022000
 8002850:	00001388 	.word	0x00001388
 8002854:	40021000 	.word	0x40021000
 8002858:	fffff8ff 	.word	0xfffff8ff
 800285c:	ffffc7ff 	.word	0xffffc7ff
 8002860:	08002c84 	.word	0x08002c84
 8002864:	20000050 	.word	0x20000050
 8002868:	20000054 	.word	0x20000054

0800286c <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800286c:	b5b0      	push	{r4, r5, r7, lr}
 800286e:	b08e      	sub	sp, #56	; 0x38
 8002870:	af00      	add	r7, sp, #0
  uint32_t tmpreg, pllm, plld, pllvco, msiclkrange;    /* no init needed */
  uint32_t sysclockfreq;

  tmpreg = RCC->CFGR;
 8002872:	4b4c      	ldr	r3, [pc, #304]	; (80029a4 <HAL_RCC_GetSysClockFreq+0x138>)
 8002874:	68db      	ldr	r3, [r3, #12]
 8002876:	62fb      	str	r3, [r7, #44]	; 0x2c

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8002878:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800287a:	230c      	movs	r3, #12
 800287c:	4013      	ands	r3, r2
 800287e:	2b0c      	cmp	r3, #12
 8002880:	d014      	beq.n	80028ac <HAL_RCC_GetSysClockFreq+0x40>
 8002882:	d900      	bls.n	8002886 <HAL_RCC_GetSysClockFreq+0x1a>
 8002884:	e07b      	b.n	800297e <HAL_RCC_GetSysClockFreq+0x112>
 8002886:	2b04      	cmp	r3, #4
 8002888:	d002      	beq.n	8002890 <HAL_RCC_GetSysClockFreq+0x24>
 800288a:	2b08      	cmp	r3, #8
 800288c:	d00b      	beq.n	80028a6 <HAL_RCC_GetSysClockFreq+0x3a>
 800288e:	e076      	b.n	800297e <HAL_RCC_GetSysClockFreq+0x112>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    {
      if ((RCC->CR & RCC_CR_HSIDIVF) != 0U)
 8002890:	4b44      	ldr	r3, [pc, #272]	; (80029a4 <HAL_RCC_GetSysClockFreq+0x138>)
 8002892:	681b      	ldr	r3, [r3, #0]
 8002894:	2210      	movs	r2, #16
 8002896:	4013      	ands	r3, r2
 8002898:	d002      	beq.n	80028a0 <HAL_RCC_GetSysClockFreq+0x34>
      {
        sysclockfreq =  (HSI_VALUE >> 2);
 800289a:	4b43      	ldr	r3, [pc, #268]	; (80029a8 <HAL_RCC_GetSysClockFreq+0x13c>)
 800289c:	633b      	str	r3, [r7, #48]	; 0x30
      }
      else
      {
        sysclockfreq =  HSI_VALUE;
      }
      break;
 800289e:	e07c      	b.n	800299a <HAL_RCC_GetSysClockFreq+0x12e>
        sysclockfreq =  HSI_VALUE;
 80028a0:	4b42      	ldr	r3, [pc, #264]	; (80029ac <HAL_RCC_GetSysClockFreq+0x140>)
 80028a2:	633b      	str	r3, [r7, #48]	; 0x30
      break;
 80028a4:	e079      	b.n	800299a <HAL_RCC_GetSysClockFreq+0x12e>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 80028a6:	4b42      	ldr	r3, [pc, #264]	; (80029b0 <HAL_RCC_GetSysClockFreq+0x144>)
 80028a8:	633b      	str	r3, [r7, #48]	; 0x30
      break;
 80028aa:	e076      	b.n	800299a <HAL_RCC_GetSysClockFreq+0x12e>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllm = PLLMulTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> RCC_CFGR_PLLMUL_Pos];
 80028ac:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80028ae:	0c9a      	lsrs	r2, r3, #18
 80028b0:	230f      	movs	r3, #15
 80028b2:	401a      	ands	r2, r3
 80028b4:	4b3f      	ldr	r3, [pc, #252]	; (80029b4 <HAL_RCC_GetSysClockFreq+0x148>)
 80028b6:	5c9b      	ldrb	r3, [r3, r2]
 80028b8:	62bb      	str	r3, [r7, #40]	; 0x28
      plld = ((uint32_t)(tmpreg & RCC_CFGR_PLLDIV) >> RCC_CFGR_PLLDIV_Pos) + 1U;
 80028ba:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80028bc:	0d9a      	lsrs	r2, r3, #22
 80028be:	2303      	movs	r3, #3
 80028c0:	4013      	ands	r3, r2
 80028c2:	3301      	adds	r3, #1
 80028c4:	627b      	str	r3, [r7, #36]	; 0x24
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 80028c6:	4b37      	ldr	r3, [pc, #220]	; (80029a4 <HAL_RCC_GetSysClockFreq+0x138>)
 80028c8:	68da      	ldr	r2, [r3, #12]
 80028ca:	2380      	movs	r3, #128	; 0x80
 80028cc:	025b      	lsls	r3, r3, #9
 80028ce:	4013      	ands	r3, r2
 80028d0:	d01a      	beq.n	8002908 <HAL_RCC_GetSysClockFreq+0x9c>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)(((uint64_t)HSE_VALUE * (uint64_t)pllm) / (uint64_t)plld);
 80028d2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80028d4:	61bb      	str	r3, [r7, #24]
 80028d6:	2300      	movs	r3, #0
 80028d8:	61fb      	str	r3, [r7, #28]
 80028da:	4a35      	ldr	r2, [pc, #212]	; (80029b0 <HAL_RCC_GetSysClockFreq+0x144>)
 80028dc:	2300      	movs	r3, #0
 80028de:	69b8      	ldr	r0, [r7, #24]
 80028e0:	69f9      	ldr	r1, [r7, #28]
 80028e2:	f7fd fcbd 	bl	8000260 <__aeabi_lmul>
 80028e6:	0002      	movs	r2, r0
 80028e8:	000b      	movs	r3, r1
 80028ea:	0010      	movs	r0, r2
 80028ec:	0019      	movs	r1, r3
 80028ee:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80028f0:	613b      	str	r3, [r7, #16]
 80028f2:	2300      	movs	r3, #0
 80028f4:	617b      	str	r3, [r7, #20]
 80028f6:	693a      	ldr	r2, [r7, #16]
 80028f8:	697b      	ldr	r3, [r7, #20]
 80028fa:	f7fd fc91 	bl	8000220 <__aeabi_uldivmod>
 80028fe:	0002      	movs	r2, r0
 8002900:	000b      	movs	r3, r1
 8002902:	0013      	movs	r3, r2
 8002904:	637b      	str	r3, [r7, #52]	; 0x34
 8002906:	e037      	b.n	8002978 <HAL_RCC_GetSysClockFreq+0x10c>
      }
      else
      {
        if ((RCC->CR & RCC_CR_HSIDIVF) != 0U)
 8002908:	4b26      	ldr	r3, [pc, #152]	; (80029a4 <HAL_RCC_GetSysClockFreq+0x138>)
 800290a:	681b      	ldr	r3, [r3, #0]
 800290c:	2210      	movs	r2, #16
 800290e:	4013      	ands	r3, r2
 8002910:	d01a      	beq.n	8002948 <HAL_RCC_GetSysClockFreq+0xdc>
        {
          pllvco = (uint32_t)((((uint64_t)(HSI_VALUE >> 2)) * (uint64_t)pllm) / (uint64_t)plld);
 8002912:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002914:	60bb      	str	r3, [r7, #8]
 8002916:	2300      	movs	r3, #0
 8002918:	60fb      	str	r3, [r7, #12]
 800291a:	4a23      	ldr	r2, [pc, #140]	; (80029a8 <HAL_RCC_GetSysClockFreq+0x13c>)
 800291c:	2300      	movs	r3, #0
 800291e:	68b8      	ldr	r0, [r7, #8]
 8002920:	68f9      	ldr	r1, [r7, #12]
 8002922:	f7fd fc9d 	bl	8000260 <__aeabi_lmul>
 8002926:	0002      	movs	r2, r0
 8002928:	000b      	movs	r3, r1
 800292a:	0010      	movs	r0, r2
 800292c:	0019      	movs	r1, r3
 800292e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002930:	603b      	str	r3, [r7, #0]
 8002932:	2300      	movs	r3, #0
 8002934:	607b      	str	r3, [r7, #4]
 8002936:	683a      	ldr	r2, [r7, #0]
 8002938:	687b      	ldr	r3, [r7, #4]
 800293a:	f7fd fc71 	bl	8000220 <__aeabi_uldivmod>
 800293e:	0002      	movs	r2, r0
 8002940:	000b      	movs	r3, r1
 8002942:	0013      	movs	r3, r2
 8002944:	637b      	str	r3, [r7, #52]	; 0x34
 8002946:	e017      	b.n	8002978 <HAL_RCC_GetSysClockFreq+0x10c>
        }
        else
        {
         pllvco = (uint32_t)(((uint64_t)HSI_VALUE * (uint64_t)pllm) / (uint64_t)plld);
 8002948:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800294a:	0018      	movs	r0, r3
 800294c:	2300      	movs	r3, #0
 800294e:	0019      	movs	r1, r3
 8002950:	4a16      	ldr	r2, [pc, #88]	; (80029ac <HAL_RCC_GetSysClockFreq+0x140>)
 8002952:	2300      	movs	r3, #0
 8002954:	f7fd fc84 	bl	8000260 <__aeabi_lmul>
 8002958:	0002      	movs	r2, r0
 800295a:	000b      	movs	r3, r1
 800295c:	0010      	movs	r0, r2
 800295e:	0019      	movs	r1, r3
 8002960:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002962:	001c      	movs	r4, r3
 8002964:	2300      	movs	r3, #0
 8002966:	001d      	movs	r5, r3
 8002968:	0022      	movs	r2, r4
 800296a:	002b      	movs	r3, r5
 800296c:	f7fd fc58 	bl	8000220 <__aeabi_uldivmod>
 8002970:	0002      	movs	r2, r0
 8002972:	000b      	movs	r3, r1
 8002974:	0013      	movs	r3, r2
 8002976:	637b      	str	r3, [r7, #52]	; 0x34
        }
      }
      sysclockfreq = pllvco;
 8002978:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800297a:	633b      	str	r3, [r7, #48]	; 0x30
      break;
 800297c:	e00d      	b.n	800299a <HAL_RCC_GetSysClockFreq+0x12e>
    }
    case RCC_SYSCLKSOURCE_STATUS_MSI:  /* MSI used as system clock source */
    default: /* MSI used as system clock */
    {
      msiclkrange = (RCC->ICSCR & RCC_ICSCR_MSIRANGE ) >> RCC_ICSCR_MSIRANGE_Pos;
 800297e:	4b09      	ldr	r3, [pc, #36]	; (80029a4 <HAL_RCC_GetSysClockFreq+0x138>)
 8002980:	685b      	ldr	r3, [r3, #4]
 8002982:	0b5b      	lsrs	r3, r3, #13
 8002984:	2207      	movs	r2, #7
 8002986:	4013      	ands	r3, r2
 8002988:	623b      	str	r3, [r7, #32]
      sysclockfreq = (32768U * (1UL << (msiclkrange + 1U)));
 800298a:	6a3b      	ldr	r3, [r7, #32]
 800298c:	3301      	adds	r3, #1
 800298e:	2280      	movs	r2, #128	; 0x80
 8002990:	0212      	lsls	r2, r2, #8
 8002992:	409a      	lsls	r2, r3
 8002994:	0013      	movs	r3, r2
 8002996:	633b      	str	r3, [r7, #48]	; 0x30
      break;
 8002998:	46c0      	nop			; (mov r8, r8)
    }
  }
  return sysclockfreq;
 800299a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
}
 800299c:	0018      	movs	r0, r3
 800299e:	46bd      	mov	sp, r7
 80029a0:	b00e      	add	sp, #56	; 0x38
 80029a2:	bdb0      	pop	{r4, r5, r7, pc}
 80029a4:	40021000 	.word	0x40021000
 80029a8:	003d0900 	.word	0x003d0900
 80029ac:	00f42400 	.word	0x00f42400
 80029b0:	007a1200 	.word	0x007a1200
 80029b4:	08002c94 	.word	0x08002c94

080029b8 <HAL_RCCEx_PeriphCLKConfig>:
  * @retval HAL status
  * @note   If HAL_ERROR returned, first switch-OFF HSE clock oscillator with @ref HAL_RCC_OscConfig()
  *         to possibly update HSE divider.
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 80029b8:	b580      	push	{r7, lr}
 80029ba:	b086      	sub	sp, #24
 80029bc:	af00      	add	r7, sp, #0
 80029be:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp_reg;
  FlagStatus       pwrclkchanged = RESET;
 80029c0:	2017      	movs	r0, #23
 80029c2:	183b      	adds	r3, r7, r0
 80029c4:	2200      	movs	r2, #0
 80029c6:	701a      	strb	r2, [r3, #0]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*------------------------------- RTC/LCD Configuration ------------------------*/
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 80029c8:	687b      	ldr	r3, [r7, #4]
 80029ca:	681b      	ldr	r3, [r3, #0]
 80029cc:	2220      	movs	r2, #32
 80029ce:	4013      	ands	r3, r2
 80029d0:	d100      	bne.n	80029d4 <HAL_RCCEx_PeriphCLKConfig+0x1c>
 80029d2:	e0c7      	b.n	8002b64 <HAL_RCCEx_PeriphCLKConfig+0x1ac>
#endif /* LCD */

    /* As soon as function is called to change RTC clock source, activation of the
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80029d4:	4b84      	ldr	r3, [pc, #528]	; (8002be8 <HAL_RCCEx_PeriphCLKConfig+0x230>)
 80029d6:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80029d8:	2380      	movs	r3, #128	; 0x80
 80029da:	055b      	lsls	r3, r3, #21
 80029dc:	4013      	ands	r3, r2
 80029de:	d109      	bne.n	80029f4 <HAL_RCCEx_PeriphCLKConfig+0x3c>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80029e0:	4b81      	ldr	r3, [pc, #516]	; (8002be8 <HAL_RCCEx_PeriphCLKConfig+0x230>)
 80029e2:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80029e4:	4b80      	ldr	r3, [pc, #512]	; (8002be8 <HAL_RCCEx_PeriphCLKConfig+0x230>)
 80029e6:	2180      	movs	r1, #128	; 0x80
 80029e8:	0549      	lsls	r1, r1, #21
 80029ea:	430a      	orrs	r2, r1
 80029ec:	639a      	str	r2, [r3, #56]	; 0x38
      pwrclkchanged = SET;
 80029ee:	183b      	adds	r3, r7, r0
 80029f0:	2201      	movs	r2, #1
 80029f2:	701a      	strb	r2, [r3, #0]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80029f4:	4b7d      	ldr	r3, [pc, #500]	; (8002bec <HAL_RCCEx_PeriphCLKConfig+0x234>)
 80029f6:	681a      	ldr	r2, [r3, #0]
 80029f8:	2380      	movs	r3, #128	; 0x80
 80029fa:	005b      	lsls	r3, r3, #1
 80029fc:	4013      	ands	r3, r2
 80029fe:	d11a      	bne.n	8002a36 <HAL_RCCEx_PeriphCLKConfig+0x7e>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8002a00:	4b7a      	ldr	r3, [pc, #488]	; (8002bec <HAL_RCCEx_PeriphCLKConfig+0x234>)
 8002a02:	681a      	ldr	r2, [r3, #0]
 8002a04:	4b79      	ldr	r3, [pc, #484]	; (8002bec <HAL_RCCEx_PeriphCLKConfig+0x234>)
 8002a06:	2180      	movs	r1, #128	; 0x80
 8002a08:	0049      	lsls	r1, r1, #1
 8002a0a:	430a      	orrs	r2, r1
 8002a0c:	601a      	str	r2, [r3, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8002a0e:	f7fe f94f 	bl	8000cb0 <HAL_GetTick>
 8002a12:	0003      	movs	r3, r0
 8002a14:	613b      	str	r3, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002a16:	e008      	b.n	8002a2a <HAL_RCCEx_PeriphCLKConfig+0x72>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002a18:	f7fe f94a 	bl	8000cb0 <HAL_GetTick>
 8002a1c:	0002      	movs	r2, r0
 8002a1e:	693b      	ldr	r3, [r7, #16]
 8002a20:	1ad3      	subs	r3, r2, r3
 8002a22:	2b64      	cmp	r3, #100	; 0x64
 8002a24:	d901      	bls.n	8002a2a <HAL_RCCEx_PeriphCLKConfig+0x72>
        {
          return HAL_TIMEOUT;
 8002a26:	2303      	movs	r3, #3
 8002a28:	e0d9      	b.n	8002bde <HAL_RCCEx_PeriphCLKConfig+0x226>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002a2a:	4b70      	ldr	r3, [pc, #448]	; (8002bec <HAL_RCCEx_PeriphCLKConfig+0x234>)
 8002a2c:	681a      	ldr	r2, [r3, #0]
 8002a2e:	2380      	movs	r3, #128	; 0x80
 8002a30:	005b      	lsls	r3, r3, #1
 8002a32:	4013      	ands	r3, r2
 8002a34:	d0f0      	beq.n	8002a18 <HAL_RCCEx_PeriphCLKConfig+0x60>
        }
      }
    }

    /* Check if user wants to change HSE RTC prescaler whereas HSE is enabled */
    temp_reg = (RCC->CR & RCC_CR_RTCPRE);
 8002a36:	4b6c      	ldr	r3, [pc, #432]	; (8002be8 <HAL_RCCEx_PeriphCLKConfig+0x230>)
 8002a38:	681a      	ldr	r2, [r3, #0]
 8002a3a:	23c0      	movs	r3, #192	; 0xc0
 8002a3c:	039b      	lsls	r3, r3, #14
 8002a3e:	4013      	ands	r3, r2
 8002a40:	60fb      	str	r3, [r7, #12]
    if ((temp_reg != (PeriphClkInit->RTCClockSelection & RCC_CR_RTCPRE))
 8002a42:	687b      	ldr	r3, [r7, #4]
 8002a44:	685a      	ldr	r2, [r3, #4]
 8002a46:	23c0      	movs	r3, #192	; 0xc0
 8002a48:	039b      	lsls	r3, r3, #14
 8002a4a:	4013      	ands	r3, r2
 8002a4c:	68fa      	ldr	r2, [r7, #12]
 8002a4e:	429a      	cmp	r2, r3
 8002a50:	d013      	beq.n	8002a7a <HAL_RCCEx_PeriphCLKConfig+0xc2>
#if defined (LCD)
     || (temp_reg != (PeriphClkInit->LCDClockSelection & RCC_CR_RTCPRE))
#endif /* LCD */
       )
    { /* Check HSE State */
      if ((PeriphClkInit->RTCClockSelection & RCC_CSR_RTCSEL) == RCC_CSR_RTCSEL_HSE)
 8002a52:	687b      	ldr	r3, [r7, #4]
 8002a54:	685a      	ldr	r2, [r3, #4]
 8002a56:	23c0      	movs	r3, #192	; 0xc0
 8002a58:	029b      	lsls	r3, r3, #10
 8002a5a:	401a      	ands	r2, r3
 8002a5c:	23c0      	movs	r3, #192	; 0xc0
 8002a5e:	029b      	lsls	r3, r3, #10
 8002a60:	429a      	cmp	r2, r3
 8002a62:	d10a      	bne.n	8002a7a <HAL_RCCEx_PeriphCLKConfig+0xc2>
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY))
 8002a64:	4b60      	ldr	r3, [pc, #384]	; (8002be8 <HAL_RCCEx_PeriphCLKConfig+0x230>)
 8002a66:	681a      	ldr	r2, [r3, #0]
 8002a68:	2380      	movs	r3, #128	; 0x80
 8002a6a:	029b      	lsls	r3, r3, #10
 8002a6c:	401a      	ands	r2, r3
 8002a6e:	2380      	movs	r3, #128	; 0x80
 8002a70:	029b      	lsls	r3, r3, #10
 8002a72:	429a      	cmp	r2, r3
 8002a74:	d101      	bne.n	8002a7a <HAL_RCCEx_PeriphCLKConfig+0xc2>
        {
          /* To update HSE divider, first switch-OFF HSE clock oscillator*/
          return HAL_ERROR;
 8002a76:	2301      	movs	r3, #1
 8002a78:	e0b1      	b.n	8002bde <HAL_RCCEx_PeriphCLKConfig+0x226>
        }
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    temp_reg = (RCC->CSR & RCC_CSR_RTCSEL);
 8002a7a:	4b5b      	ldr	r3, [pc, #364]	; (8002be8 <HAL_RCCEx_PeriphCLKConfig+0x230>)
 8002a7c:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8002a7e:	23c0      	movs	r3, #192	; 0xc0
 8002a80:	029b      	lsls	r3, r3, #10
 8002a82:	4013      	ands	r3, r2
 8002a84:	60fb      	str	r3, [r7, #12]

    if((temp_reg != 0x00000000U) && (((temp_reg != (PeriphClkInit->RTCClockSelection & RCC_CSR_RTCSEL)) \
 8002a86:	68fb      	ldr	r3, [r7, #12]
 8002a88:	2b00      	cmp	r3, #0
 8002a8a:	d03b      	beq.n	8002b04 <HAL_RCCEx_PeriphCLKConfig+0x14c>
 8002a8c:	687b      	ldr	r3, [r7, #4]
 8002a8e:	685a      	ldr	r2, [r3, #4]
 8002a90:	23c0      	movs	r3, #192	; 0xc0
 8002a92:	029b      	lsls	r3, r3, #10
 8002a94:	4013      	ands	r3, r2
 8002a96:	68fa      	ldr	r2, [r7, #12]
 8002a98:	429a      	cmp	r2, r3
 8002a9a:	d033      	beq.n	8002b04 <HAL_RCCEx_PeriphCLKConfig+0x14c>
      && (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC))
 8002a9c:	687b      	ldr	r3, [r7, #4]
 8002a9e:	681b      	ldr	r3, [r3, #0]
 8002aa0:	2220      	movs	r2, #32
 8002aa2:	4013      	ands	r3, r2
 8002aa4:	d02e      	beq.n	8002b04 <HAL_RCCEx_PeriphCLKConfig+0x14c>
       && (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LCD) == RCC_PERIPHCLK_LCD))
#endif /* LCD */
     ))
    {
      /* Store the content of CSR register before the reset of Backup Domain */
      temp_reg = (RCC->CSR & ~(RCC_CSR_RTCSEL));
 8002aa6:	4b50      	ldr	r3, [pc, #320]	; (8002be8 <HAL_RCCEx_PeriphCLKConfig+0x230>)
 8002aa8:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8002aaa:	4a51      	ldr	r2, [pc, #324]	; (8002bf0 <HAL_RCCEx_PeriphCLKConfig+0x238>)
 8002aac:	4013      	ands	r3, r2
 8002aae:	60fb      	str	r3, [r7, #12]

      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8002ab0:	4b4d      	ldr	r3, [pc, #308]	; (8002be8 <HAL_RCCEx_PeriphCLKConfig+0x230>)
 8002ab2:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8002ab4:	4b4c      	ldr	r3, [pc, #304]	; (8002be8 <HAL_RCCEx_PeriphCLKConfig+0x230>)
 8002ab6:	2180      	movs	r1, #128	; 0x80
 8002ab8:	0309      	lsls	r1, r1, #12
 8002aba:	430a      	orrs	r2, r1
 8002abc:	651a      	str	r2, [r3, #80]	; 0x50
      __HAL_RCC_BACKUPRESET_RELEASE();
 8002abe:	4b4a      	ldr	r3, [pc, #296]	; (8002be8 <HAL_RCCEx_PeriphCLKConfig+0x230>)
 8002ac0:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8002ac2:	4b49      	ldr	r3, [pc, #292]	; (8002be8 <HAL_RCCEx_PeriphCLKConfig+0x230>)
 8002ac4:	494b      	ldr	r1, [pc, #300]	; (8002bf4 <HAL_RCCEx_PeriphCLKConfig+0x23c>)
 8002ac6:	400a      	ands	r2, r1
 8002ac8:	651a      	str	r2, [r3, #80]	; 0x50

      /* Restore the Content of CSR register */
      RCC->CSR = temp_reg;
 8002aca:	4b47      	ldr	r3, [pc, #284]	; (8002be8 <HAL_RCCEx_PeriphCLKConfig+0x230>)
 8002acc:	68fa      	ldr	r2, [r7, #12]
 8002ace:	651a      	str	r2, [r3, #80]	; 0x50

       /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_CSR_LSEON))
 8002ad0:	68fa      	ldr	r2, [r7, #12]
 8002ad2:	2380      	movs	r3, #128	; 0x80
 8002ad4:	005b      	lsls	r3, r3, #1
 8002ad6:	4013      	ands	r3, r2
 8002ad8:	d014      	beq.n	8002b04 <HAL_RCCEx_PeriphCLKConfig+0x14c>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002ada:	f7fe f8e9 	bl	8000cb0 <HAL_GetTick>
 8002ade:	0003      	movs	r3, r0
 8002ae0:	613b      	str	r3, [r7, #16]

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8002ae2:	e009      	b.n	8002af8 <HAL_RCCEx_PeriphCLKConfig+0x140>
        {
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8002ae4:	f7fe f8e4 	bl	8000cb0 <HAL_GetTick>
 8002ae8:	0002      	movs	r2, r0
 8002aea:	693b      	ldr	r3, [r7, #16]
 8002aec:	1ad3      	subs	r3, r2, r3
 8002aee:	4a42      	ldr	r2, [pc, #264]	; (8002bf8 <HAL_RCCEx_PeriphCLKConfig+0x240>)
 8002af0:	4293      	cmp	r3, r2
 8002af2:	d901      	bls.n	8002af8 <HAL_RCCEx_PeriphCLKConfig+0x140>
          {
            return HAL_TIMEOUT;
 8002af4:	2303      	movs	r3, #3
 8002af6:	e072      	b.n	8002bde <HAL_RCCEx_PeriphCLKConfig+0x226>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8002af8:	4b3b      	ldr	r3, [pc, #236]	; (8002be8 <HAL_RCCEx_PeriphCLKConfig+0x230>)
 8002afa:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8002afc:	2380      	movs	r3, #128	; 0x80
 8002afe:	009b      	lsls	r3, r3, #2
 8002b00:	4013      	ands	r3, r2
 8002b02:	d0ef      	beq.n	8002ae4 <HAL_RCCEx_PeriphCLKConfig+0x12c>
    {
      __HAL_RCC_LCD_CONFIG(PeriphClkInit->LCDClockSelection);
    } 
#endif /* LCD */

    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8002b04:	687b      	ldr	r3, [r7, #4]
 8002b06:	681b      	ldr	r3, [r3, #0]
 8002b08:	2220      	movs	r2, #32
 8002b0a:	4013      	ands	r3, r2
 8002b0c:	d01f      	beq.n	8002b4e <HAL_RCCEx_PeriphCLKConfig+0x196>
    {
      __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8002b0e:	687b      	ldr	r3, [r7, #4]
 8002b10:	685a      	ldr	r2, [r3, #4]
 8002b12:	23c0      	movs	r3, #192	; 0xc0
 8002b14:	029b      	lsls	r3, r3, #10
 8002b16:	401a      	ands	r2, r3
 8002b18:	23c0      	movs	r3, #192	; 0xc0
 8002b1a:	029b      	lsls	r3, r3, #10
 8002b1c:	429a      	cmp	r2, r3
 8002b1e:	d10c      	bne.n	8002b3a <HAL_RCCEx_PeriphCLKConfig+0x182>
 8002b20:	4b31      	ldr	r3, [pc, #196]	; (8002be8 <HAL_RCCEx_PeriphCLKConfig+0x230>)
 8002b22:	681b      	ldr	r3, [r3, #0]
 8002b24:	4a35      	ldr	r2, [pc, #212]	; (8002bfc <HAL_RCCEx_PeriphCLKConfig+0x244>)
 8002b26:	4013      	ands	r3, r2
 8002b28:	0019      	movs	r1, r3
 8002b2a:	687b      	ldr	r3, [r7, #4]
 8002b2c:	685a      	ldr	r2, [r3, #4]
 8002b2e:	23c0      	movs	r3, #192	; 0xc0
 8002b30:	039b      	lsls	r3, r3, #14
 8002b32:	401a      	ands	r2, r3
 8002b34:	4b2c      	ldr	r3, [pc, #176]	; (8002be8 <HAL_RCCEx_PeriphCLKConfig+0x230>)
 8002b36:	430a      	orrs	r2, r1
 8002b38:	601a      	str	r2, [r3, #0]
 8002b3a:	4b2b      	ldr	r3, [pc, #172]	; (8002be8 <HAL_RCCEx_PeriphCLKConfig+0x230>)
 8002b3c:	6d19      	ldr	r1, [r3, #80]	; 0x50
 8002b3e:	687b      	ldr	r3, [r7, #4]
 8002b40:	685a      	ldr	r2, [r3, #4]
 8002b42:	23c0      	movs	r3, #192	; 0xc0
 8002b44:	029b      	lsls	r3, r3, #10
 8002b46:	401a      	ands	r2, r3
 8002b48:	4b27      	ldr	r3, [pc, #156]	; (8002be8 <HAL_RCCEx_PeriphCLKConfig+0x230>)
 8002b4a:	430a      	orrs	r2, r1
 8002b4c:	651a      	str	r2, [r3, #80]	; 0x50
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8002b4e:	2317      	movs	r3, #23
 8002b50:	18fb      	adds	r3, r7, r3
 8002b52:	781b      	ldrb	r3, [r3, #0]
 8002b54:	2b01      	cmp	r3, #1
 8002b56:	d105      	bne.n	8002b64 <HAL_RCCEx_PeriphCLKConfig+0x1ac>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002b58:	4b23      	ldr	r3, [pc, #140]	; (8002be8 <HAL_RCCEx_PeriphCLKConfig+0x230>)
 8002b5a:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8002b5c:	4b22      	ldr	r3, [pc, #136]	; (8002be8 <HAL_RCCEx_PeriphCLKConfig+0x230>)
 8002b5e:	4928      	ldr	r1, [pc, #160]	; (8002c00 <HAL_RCCEx_PeriphCLKConfig+0x248>)
 8002b60:	400a      	ands	r2, r1
 8002b62:	639a      	str	r2, [r3, #56]	; 0x38
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
  }
#endif /* RCC_CCIPR_USART1SEL */

  /*----------------------------- USART2 Configuration --------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8002b64:	687b      	ldr	r3, [r7, #4]
 8002b66:	681b      	ldr	r3, [r3, #0]
 8002b68:	2202      	movs	r2, #2
 8002b6a:	4013      	ands	r3, r2
 8002b6c:	d009      	beq.n	8002b82 <HAL_RCCEx_PeriphCLKConfig+0x1ca>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8002b6e:	4b1e      	ldr	r3, [pc, #120]	; (8002be8 <HAL_RCCEx_PeriphCLKConfig+0x230>)
 8002b70:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002b72:	220c      	movs	r2, #12
 8002b74:	4393      	bics	r3, r2
 8002b76:	0019      	movs	r1, r3
 8002b78:	687b      	ldr	r3, [r7, #4]
 8002b7a:	689a      	ldr	r2, [r3, #8]
 8002b7c:	4b1a      	ldr	r3, [pc, #104]	; (8002be8 <HAL_RCCEx_PeriphCLKConfig+0x230>)
 8002b7e:	430a      	orrs	r2, r1
 8002b80:	64da      	str	r2, [r3, #76]	; 0x4c
  }

  /*------------------------------ LPUART1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8002b82:	687b      	ldr	r3, [r7, #4]
 8002b84:	681b      	ldr	r3, [r3, #0]
 8002b86:	2204      	movs	r2, #4
 8002b88:	4013      	ands	r3, r2
 8002b8a:	d009      	beq.n	8002ba0 <HAL_RCCEx_PeriphCLKConfig+0x1e8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUAR1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8002b8c:	4b16      	ldr	r3, [pc, #88]	; (8002be8 <HAL_RCCEx_PeriphCLKConfig+0x230>)
 8002b8e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002b90:	4a1c      	ldr	r2, [pc, #112]	; (8002c04 <HAL_RCCEx_PeriphCLKConfig+0x24c>)
 8002b92:	4013      	ands	r3, r2
 8002b94:	0019      	movs	r1, r3
 8002b96:	687b      	ldr	r3, [r7, #4]
 8002b98:	68da      	ldr	r2, [r3, #12]
 8002b9a:	4b13      	ldr	r3, [pc, #76]	; (8002be8 <HAL_RCCEx_PeriphCLKConfig+0x230>)
 8002b9c:	430a      	orrs	r2, r1
 8002b9e:	64da      	str	r2, [r3, #76]	; 0x4c
  }

  /*------------------------------ I2C1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8002ba0:	687b      	ldr	r3, [r7, #4]
 8002ba2:	681b      	ldr	r3, [r3, #0]
 8002ba4:	2208      	movs	r2, #8
 8002ba6:	4013      	ands	r3, r2
 8002ba8:	d009      	beq.n	8002bbe <HAL_RCCEx_PeriphCLKConfig+0x206>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8002baa:	4b0f      	ldr	r3, [pc, #60]	; (8002be8 <HAL_RCCEx_PeriphCLKConfig+0x230>)
 8002bac:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002bae:	4a16      	ldr	r2, [pc, #88]	; (8002c08 <HAL_RCCEx_PeriphCLKConfig+0x250>)
 8002bb0:	4013      	ands	r3, r2
 8002bb2:	0019      	movs	r1, r3
 8002bb4:	687b      	ldr	r3, [r7, #4]
 8002bb6:	691a      	ldr	r2, [r3, #16]
 8002bb8:	4b0b      	ldr	r3, [pc, #44]	; (8002be8 <HAL_RCCEx_PeriphCLKConfig+0x230>)
 8002bba:	430a      	orrs	r2, r1
 8002bbc:	64da      	str	r2, [r3, #76]	; 0x4c
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
  }
#endif /* USB */

  /*---------------------------- LPTIM1 configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 8002bbe:	687b      	ldr	r3, [r7, #4]
 8002bc0:	681b      	ldr	r3, [r3, #0]
 8002bc2:	2280      	movs	r2, #128	; 0x80
 8002bc4:	4013      	ands	r3, r2
 8002bc6:	d009      	beq.n	8002bdc <HAL_RCCEx_PeriphCLKConfig+0x224>
  {
    assert_param(IS_RCC_LPTIMCLK(PeriphClkInit->LptimClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->LptimClockSelection);
 8002bc8:	4b07      	ldr	r3, [pc, #28]	; (8002be8 <HAL_RCCEx_PeriphCLKConfig+0x230>)
 8002bca:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002bcc:	4a0f      	ldr	r2, [pc, #60]	; (8002c0c <HAL_RCCEx_PeriphCLKConfig+0x254>)
 8002bce:	4013      	ands	r3, r2
 8002bd0:	0019      	movs	r1, r3
 8002bd2:	687b      	ldr	r3, [r7, #4]
 8002bd4:	695a      	ldr	r2, [r3, #20]
 8002bd6:	4b04      	ldr	r3, [pc, #16]	; (8002be8 <HAL_RCCEx_PeriphCLKConfig+0x230>)
 8002bd8:	430a      	orrs	r2, r1
 8002bda:	64da      	str	r2, [r3, #76]	; 0x4c
  }

  return HAL_OK;
 8002bdc:	2300      	movs	r3, #0
}
 8002bde:	0018      	movs	r0, r3
 8002be0:	46bd      	mov	sp, r7
 8002be2:	b006      	add	sp, #24
 8002be4:	bd80      	pop	{r7, pc}
 8002be6:	46c0      	nop			; (mov r8, r8)
 8002be8:	40021000 	.word	0x40021000
 8002bec:	40007000 	.word	0x40007000
 8002bf0:	fffcffff 	.word	0xfffcffff
 8002bf4:	fff7ffff 	.word	0xfff7ffff
 8002bf8:	00001388 	.word	0x00001388
 8002bfc:	ffcfffff 	.word	0xffcfffff
 8002c00:	efffffff 	.word	0xefffffff
 8002c04:	fffff3ff 	.word	0xfffff3ff
 8002c08:	ffffcfff 	.word	0xffffcfff
 8002c0c:	fff3ffff 	.word	0xfff3ffff

08002c10 <memset>:
 8002c10:	0003      	movs	r3, r0
 8002c12:	1882      	adds	r2, r0, r2
 8002c14:	4293      	cmp	r3, r2
 8002c16:	d100      	bne.n	8002c1a <memset+0xa>
 8002c18:	4770      	bx	lr
 8002c1a:	7019      	strb	r1, [r3, #0]
 8002c1c:	3301      	adds	r3, #1
 8002c1e:	e7f9      	b.n	8002c14 <memset+0x4>

08002c20 <__libc_init_array>:
 8002c20:	b570      	push	{r4, r5, r6, lr}
 8002c22:	2600      	movs	r6, #0
 8002c24:	4c0c      	ldr	r4, [pc, #48]	; (8002c58 <__libc_init_array+0x38>)
 8002c26:	4d0d      	ldr	r5, [pc, #52]	; (8002c5c <__libc_init_array+0x3c>)
 8002c28:	1b64      	subs	r4, r4, r5
 8002c2a:	10a4      	asrs	r4, r4, #2
 8002c2c:	42a6      	cmp	r6, r4
 8002c2e:	d109      	bne.n	8002c44 <__libc_init_array+0x24>
 8002c30:	2600      	movs	r6, #0
 8002c32:	f000 f819 	bl	8002c68 <_init>
 8002c36:	4c0a      	ldr	r4, [pc, #40]	; (8002c60 <__libc_init_array+0x40>)
 8002c38:	4d0a      	ldr	r5, [pc, #40]	; (8002c64 <__libc_init_array+0x44>)
 8002c3a:	1b64      	subs	r4, r4, r5
 8002c3c:	10a4      	asrs	r4, r4, #2
 8002c3e:	42a6      	cmp	r6, r4
 8002c40:	d105      	bne.n	8002c4e <__libc_init_array+0x2e>
 8002c42:	bd70      	pop	{r4, r5, r6, pc}
 8002c44:	00b3      	lsls	r3, r6, #2
 8002c46:	58eb      	ldr	r3, [r5, r3]
 8002c48:	4798      	blx	r3
 8002c4a:	3601      	adds	r6, #1
 8002c4c:	e7ee      	b.n	8002c2c <__libc_init_array+0xc>
 8002c4e:	00b3      	lsls	r3, r6, #2
 8002c50:	58eb      	ldr	r3, [r5, r3]
 8002c52:	4798      	blx	r3
 8002c54:	3601      	adds	r6, #1
 8002c56:	e7f2      	b.n	8002c3e <__libc_init_array+0x1e>
 8002c58:	08002ca8 	.word	0x08002ca8
 8002c5c:	08002ca8 	.word	0x08002ca8
 8002c60:	08002cac 	.word	0x08002cac
 8002c64:	08002ca8 	.word	0x08002ca8

08002c68 <_init>:
 8002c68:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002c6a:	46c0      	nop			; (mov r8, r8)
 8002c6c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8002c6e:	bc08      	pop	{r3}
 8002c70:	469e      	mov	lr, r3
 8002c72:	4770      	bx	lr

08002c74 <_fini>:
 8002c74:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002c76:	46c0      	nop			; (mov r8, r8)
 8002c78:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8002c7a:	bc08      	pop	{r3}
 8002c7c:	469e      	mov	lr, r3
 8002c7e:	4770      	bx	lr
