DP_LINK_TRAIN_OFF,VAR_0
DP_LINK_TRAIN_PAT_2,VAR_1
DP_TRAINING_PATTERN_2,VAR_2
DP_TRAINING_PATTERN_DISABLE,VAR_3
DP_TRAINING_PATTERN_SET,VAR_4
DRM_DEBUG_KMS,FUNC_0
DRM_ERROR,FUNC_1
REG_READ,FUNC_2
REG_WRITE,FUNC_3
cdv_intel_channel_eq_ok,FUNC_4
cdv_intel_clock_recovery_ok,FUNC_5
cdv_intel_dp_aux_native_write_1,FUNC_6
cdv_intel_dp_get_link_status,FUNC_7
cdv_intel_dp_link_down,FUNC_8
cdv_intel_dp_set_link_train,FUNC_9
cdv_intel_dp_set_vswing_premph,FUNC_10
cdv_intel_dp_start_link_train,FUNC_11
cdv_intel_dplink_set_level,FUNC_12
cdv_intel_get_adjust_train,FUNC_13
udelay,FUNC_14
cdv_intel_dp_complete_link_train,FUNC_15
encoder,VAR_5
dev,VAR_6
intel_dp,VAR_7
channel_eq,VAR_8
tries,VAR_9
cr_tries,VAR_10
reg,VAR_11
DP,VAR_12
