(edif pipeline
  (edifVersion 2 0 0)
  (edifLevel 0)
  (keywordMap (keywordLevel 0))
  (status
    (written
      (timestamp 2015 1 16 15 26 31)
      (program "Xilinx ngc2edif" (version "P.20131013"))
      (author "Xilinx. Inc ")
      (comment "This EDIF netlist is to be used within supported synthesis tools")
      (comment "for determining resource/timing estimates of the design component")
      (comment "represented by this netlist.")
      (comment "Command line: -mdp2sp -w -secure pipeline.ngc pipeline.edif ")))
  (external UNISIMS
    (edifLevel 0)
    (technology (numberDefinition))
    (cell VCC
      (cellType GENERIC)
        (view view_1
          (viewType NETLIST)
          (interface
            (port P
              (direction OUTPUT)
              (property PIN_BUSNAME (string "out<1:3>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer -1) (owner "Xilinx"))
            )
          )
      )
    )
    (cell GND
      (cellType GENERIC)
        (view view_1
          (viewType NETLIST)
          (interface
            (port G
              (direction OUTPUT)
            )
          )
      )
    )
    (cell OBUF
      (cellType GENERIC)
        (view view_1
          (viewType NETLIST)
          (interface
            (port I
              (direction INPUT)
            )
            (port O
              (direction OUTPUT)
            )
          )
      )
    )
  )

  (library pipeline_lib
    (edifLevel 0)
    (technology (numberDefinition))
    (cell pipeline
      (cellType GENERIC)
        (view view_1
          (viewType NETLIST)
          (interface
            (port clk
              (direction INPUT)
            )
            (port (array (rename outPc "outPc<2:0>") 3)
              (direction OUTPUT))
            (designator "xc6slx16-3-csg324")
            (property TYPE (string "pipeline") (owner "Xilinx"))
            (property BUS_INFO (string "3:OUTPUT:outPc<2:0>") (owner "Xilinx"))
            (property SHREG_MIN_SIZE (string "2") (owner "Xilinx"))
            (property SHREG_EXTRACT_NGC (string "YES") (owner "Xilinx"))
            (property NLW_UNIQUE_ID (integer 0) (owner "Xilinx"))
            (property NLW_MACRO_TAG (integer 0) (owner "Xilinx"))
            (property NLW_MACRO_ALIAS (string "pipeline_pipeline") (owner "Xilinx"))
          )
          (contents
            (instance XST_VCC
              (viewRef view_1 (cellRef VCC (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property BUS_INFO (string "3:OUTPUT:out<1:3>") (owner "Xilinx"))
            )
            (instance XST_GND
              (viewRef view_1 (cellRef GND (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename outPc_2_OBUF_renamed_0 "outPc_2_OBUF")
              (viewRef view_1 (cellRef OBUF (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename outPc_1_OBUF_renamed_1 "outPc_1_OBUF")
              (viewRef view_1 (cellRef OBUF (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance outPc_0_OBUF
              (viewRef view_1 (cellRef OBUF (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (net outPc_2_OBUF
              (joined
                (portRef P (instanceRef XST_VCC))
                (portRef I (instanceRef outPc_2_OBUF_renamed_0))
              )
            )
            (net outPc_1_OBUF
              (joined
                (portRef G (instanceRef XST_GND))
                (portRef I (instanceRef outPc_1_OBUF_renamed_1))
                (portRef I (instanceRef outPc_0_OBUF))
              )
            )
            (net (rename outPc_2_ "outPc<2>")
              (joined
                (portRef (member outPc 0))
                (portRef O (instanceRef outPc_2_OBUF_renamed_0))
              )
            )
            (net (rename outPc_1_ "outPc<1>")
              (joined
                (portRef (member outPc 1))
                (portRef O (instanceRef outPc_1_OBUF_renamed_1))
              )
            )
            (net (rename outPc_0_ "outPc<0>")
              (joined
                (portRef (member outPc 2))
                (portRef O (instanceRef outPc_0_OBUF))
              )
            )
          )
      )
    )
  )

  (design pipeline
    (cellRef pipeline
      (libraryRef pipeline_lib)
    )
    (property PART (string "xc6slx16-3-csg324") (owner "Xilinx"))
  )
)

