# Reading C:/intelFPGA_lite/18.1/modelsim_ase/tcl/vsim/pref.tcl
# do interpolation_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/18.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -sv -work work +incdir+C:/Users/Admin/OneDrive/Desktop/parallel_bilineal_interpolation_fpga/fpga {C:/Users/Admin/OneDrive/Desktop/parallel_bilineal_interpolation_fpga/fpga/dsa_datapath_simd.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:59:40 on Nov 20,2025
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/Admin/OneDrive/Desktop/parallel_bilineal_interpolation_fpga/fpga" C:/Users/Admin/OneDrive/Desktop/parallel_bilineal_interpolation_fpga/fpga/dsa_datapath_simd.sv 
# -- Compiling module dsa_datapath_simd
# 
# Top level modules:
# 	dsa_datapath_simd
# End time: 23:59:40 on Nov 20,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/Admin/OneDrive/Desktop/parallel_bilineal_interpolation_fpga/fpga {C:/Users/Admin/OneDrive/Desktop/parallel_bilineal_interpolation_fpga/fpga/testbench_simd.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:59:40 on Nov 20,2025
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/Admin/OneDrive/Desktop/parallel_bilineal_interpolation_fpga/fpga" C:/Users/Admin/OneDrive/Desktop/parallel_bilineal_interpolation_fpga/fpga/testbench_simd.sv 
# -- Compiling module testbench_simd
# 
# Top level modules:
# 	testbench_simd
# End time: 23:59:40 on Nov 20,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -sv -work work +incdir+C:/Users/Admin/OneDrive/Desktop/parallel_bilineal_interpolation_fpga/fpga {C:/Users/Admin/OneDrive/Desktop/parallel_bilineal_interpolation_fpga/fpga/testbench_simd.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:59:40 on Nov 20,2025
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/Admin/OneDrive/Desktop/parallel_bilineal_interpolation_fpga/fpga" C:/Users/Admin/OneDrive/Desktop/parallel_bilineal_interpolation_fpga/fpga/testbench_simd.sv 
# -- Compiling module testbench_simd
# 
# Top level modules:
# 	testbench_simd
# End time: 23:59:40 on Nov 20,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -voptargs="+acc"  testbench_simd
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -voptargs=""+acc"" testbench_simd 
# Start time: 23:59:40 on Nov 20,2025
# Loading sv_std.std
# Loading work.testbench_simd
# Loading work.dsa_datapath_simd
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# ===============================================
#         TESTBENCH SIMD INTERPOLACIÃ“N          
# ===============================================
# 
# === CASO 1 ===
# Lane 0 = 130 (esperado ~130)
# Lane 1 = 130 (esperado ~130)
# Lane 2 = 130 (esperado ~130)
# Lane 3 = 130 (esperado ~130)
# 
# === CASO 2 ===
# Lane 0 = 137
# Lane 1 = 137
# Lane 2 = 137
# Lane 3 = 137
# 
# ---- TEST COMPLETADO CORRECTAMENTE ----
# ** Note: $stop    : C:/Users/Admin/OneDrive/Desktop/parallel_bilineal_interpolation_fpga/fpga/testbench_simd.sv(83)
#    Time: 44 ns  Iteration: 0  Instance: /testbench_simd
# Break in Module testbench_simd at C:/Users/Admin/OneDrive/Desktop/parallel_bilineal_interpolation_fpga/fpga/testbench_simd.sv line 83
# End time: 23:59:52 on Nov 20,2025, Elapsed time: 0:00:12
# Errors: 0, Warnings: 0
