Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Tue Jun  4 13:15:27 2024
| Host         : dev running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file design_1_wrapper_timing_summary_routed.rpt -pb design_1_wrapper_timing_summary_routed.pb -rpx design_1_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : design_1_wrapper
| Device       : 7z020-clg400
| Speed File   : -3  PRODUCTION 1.11 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.836        0.000                      0               104435        0.054        0.000                      0               104435        8.950        0.000                       0                 36554  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)       Period(ns)      Frequency(MHz)
-----       ------------       ----------      --------------
clk_fpga_0  {0.000 10.000}     20.000          50.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0          5.836        0.000                      0               104435        0.054        0.000                      0               104435        8.950        0.000                       0                 36554  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        5.836ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.054ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        8.950ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.836ns  (required time - arrival time)
  Source:                 design_1_i/gaussianF_ip_0/U0/u_gaussianF_ip_dut_inst/u_gaussianF_ip_src_gaussianFilter/u_Output_FIFOs/u_y_FIFO/fifo_sample_count_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/gaussianF_ip_0/U0/u_gaussianF_ip_dut_inst/u_gaussianF_ip_src_gaussianFilter/u_frameBasedGaussianFilter/u_gaussianKernel/u_nfp_add_comp_6/Delay3_out1_1_reg/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        13.799ns  (logic 0.632ns (4.580%)  route 13.167ns (95.420%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        0.087ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.274ns = ( 22.274 - 20.000 ) 
    Source Clock Delay      (SCD):    2.270ns
    Clock Pessimism Removal (CPR):    0.084ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.863     0.863    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.079     0.942 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=36558, routed)       1.328     2.270    design_1_i/gaussianF_ip_0/U0/u_gaussianF_ip_dut_inst/u_gaussianF_ip_src_gaussianFilter/u_Output_FIFOs/u_y_FIFO/IPCORE_CLK
    SLICE_X73Y44         FDRE                                         r  design_1_i/gaussianF_ip_0/U0/u_gaussianF_ip_dut_inst/u_gaussianF_ip_src_gaussianFilter/u_Output_FIFOs/u_y_FIFO/fifo_sample_count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y44         FDRE (Prop_fdre_C_Q)         0.341     2.611 r  design_1_i/gaussianF_ip_0/U0/u_gaussianF_ip_dut_inst/u_gaussianF_ip_src_gaussianFilter/u_Output_FIFOs/u_y_FIFO/fifo_sample_count_reg[5]/Q
                         net (fo=8, routed)           0.749     3.360    design_1_i/gaussianF_ip_0/U0/u_gaussianF_ip_dut_inst/u_gaussianF_ip_src_gaussianFilter/u_Output_FIFOs/u_y_FIFO/fifo_sample_count_reg[5]
    SLICE_X73Y42         LUT6 (Prop_lut6_I2_O)        0.097     3.457 r  design_1_i/gaussianF_ip_0/U0/u_gaussianF_ip_dut_inst/u_gaussianF_ip_src_gaussianFilter/u_Output_FIFOs/u_y_FIFO/Delay1_out1_1[6]_i_3/O
                         net (fo=1, routed)           0.188     3.645    design_1_i/gaussianF_ip_0/U0/u_gaussianF_ip_dut_inst/u_gaussianF_ip_src_gaussianFilter/u_Output_FIFOs/u_y_FIFO/Delay1_out1_1[6]_i_3_n_0
    SLICE_X73Y43         LUT6 (Prop_lut6_I5_O)        0.097     3.742 f  design_1_i/gaussianF_ip_0/U0/u_gaussianF_ip_dut_inst/u_gaussianF_ip_src_gaussianFilter/u_Output_FIFOs/u_y_FIFO/Delay1_out1_1[6]_i_2__7/O
                         net (fo=53, routed)          1.437     5.178    design_1_i/gaussianF_ip_0/U0/u_gaussianF_ip_axi_lite_inst/u_gaussianF_ip_addr_decoder_inst/ram_reg
    SLICE_X44Y25         LUT2 (Prop_lut2_I1_O)        0.097     5.275 r  design_1_i/gaussianF_ip_0/U0/u_gaussianF_ip_axi_lite_inst/u_gaussianF_ip_addr_decoder_inst/Delay1_out1_1[6]_i_1__22/O
                         net (fo=17888, routed)      10.794    16.069    design_1_i/gaussianF_ip_0/U0/u_gaussianF_ip_dut_inst/u_gaussianF_ip_src_gaussianFilter/u_frameBasedGaussianFilter/u_gaussianKernel/u_nfp_add_comp_6/enb
    SLICE_X106Y148       FDRE                                         r  design_1_i/gaussianF_ip_0/U0/u_gaussianF_ip_dut_inst/u_gaussianF_ip_src_gaussianFilter/u_frameBasedGaussianFilter/u_gaussianKernel/u_nfp_add_comp_6/Delay3_out1_1_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.786    20.786    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    20.858 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=36558, routed)       1.415    22.274    design_1_i/gaussianF_ip_0/U0/u_gaussianF_ip_dut_inst/u_gaussianF_ip_src_gaussianFilter/u_frameBasedGaussianFilter/u_gaussianKernel/u_nfp_add_comp_6/IPCORE_CLK
    SLICE_X106Y148       FDRE                                         r  design_1_i/gaussianF_ip_0/U0/u_gaussianF_ip_dut_inst/u_gaussianF_ip_src_gaussianFilter/u_frameBasedGaussianFilter/u_gaussianKernel/u_nfp_add_comp_6/Delay3_out1_1_reg/C
                         clock pessimism              0.084    22.357    
                         clock uncertainty           -0.302    22.055    
    SLICE_X106Y148       FDRE (Setup_fdre_C_CE)      -0.150    21.905    design_1_i/gaussianF_ip_0/U0/u_gaussianF_ip_dut_inst/u_gaussianF_ip_src_gaussianFilter/u_frameBasedGaussianFilter/u_gaussianKernel/u_nfp_add_comp_6/Delay3_out1_1_reg
  -------------------------------------------------------------------
                         required time                         21.905    
                         arrival time                         -16.069    
  -------------------------------------------------------------------
                         slack                                  5.836    

Slack (MET) :             5.876ns  (required time - arrival time)
  Source:                 design_1_i/gaussianF_ip_0/U0/u_gaussianF_ip_dut_inst/u_gaussianF_ip_src_gaussianFilter/u_Output_FIFOs/u_y_FIFO/fifo_sample_count_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/gaussianF_ip_0/U0/u_gaussianF_ip_dut_inst/u_gaussianF_ip_src_gaussianFilter/u_frameBasedGaussianFilter/u_gaussianKernel/u_nfp_add_comp_6/Delay15_reg_reg[0][1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        13.760ns  (logic 0.632ns (4.593%)  route 13.128ns (95.407%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        0.088ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.275ns = ( 22.275 - 20.000 ) 
    Source Clock Delay      (SCD):    2.270ns
    Clock Pessimism Removal (CPR):    0.084ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.863     0.863    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.079     0.942 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=36558, routed)       1.328     2.270    design_1_i/gaussianF_ip_0/U0/u_gaussianF_ip_dut_inst/u_gaussianF_ip_src_gaussianFilter/u_Output_FIFOs/u_y_FIFO/IPCORE_CLK
    SLICE_X73Y44         FDRE                                         r  design_1_i/gaussianF_ip_0/U0/u_gaussianF_ip_dut_inst/u_gaussianF_ip_src_gaussianFilter/u_Output_FIFOs/u_y_FIFO/fifo_sample_count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y44         FDRE (Prop_fdre_C_Q)         0.341     2.611 r  design_1_i/gaussianF_ip_0/U0/u_gaussianF_ip_dut_inst/u_gaussianF_ip_src_gaussianFilter/u_Output_FIFOs/u_y_FIFO/fifo_sample_count_reg[5]/Q
                         net (fo=8, routed)           0.749     3.360    design_1_i/gaussianF_ip_0/U0/u_gaussianF_ip_dut_inst/u_gaussianF_ip_src_gaussianFilter/u_Output_FIFOs/u_y_FIFO/fifo_sample_count_reg[5]
    SLICE_X73Y42         LUT6 (Prop_lut6_I2_O)        0.097     3.457 r  design_1_i/gaussianF_ip_0/U0/u_gaussianF_ip_dut_inst/u_gaussianF_ip_src_gaussianFilter/u_Output_FIFOs/u_y_FIFO/Delay1_out1_1[6]_i_3/O
                         net (fo=1, routed)           0.188     3.645    design_1_i/gaussianF_ip_0/U0/u_gaussianF_ip_dut_inst/u_gaussianF_ip_src_gaussianFilter/u_Output_FIFOs/u_y_FIFO/Delay1_out1_1[6]_i_3_n_0
    SLICE_X73Y43         LUT6 (Prop_lut6_I5_O)        0.097     3.742 f  design_1_i/gaussianF_ip_0/U0/u_gaussianF_ip_dut_inst/u_gaussianF_ip_src_gaussianFilter/u_Output_FIFOs/u_y_FIFO/Delay1_out1_1[6]_i_2__7/O
                         net (fo=53, routed)          1.437     5.178    design_1_i/gaussianF_ip_0/U0/u_gaussianF_ip_axi_lite_inst/u_gaussianF_ip_addr_decoder_inst/ram_reg
    SLICE_X44Y25         LUT2 (Prop_lut2_I1_O)        0.097     5.275 r  design_1_i/gaussianF_ip_0/U0/u_gaussianF_ip_axi_lite_inst/u_gaussianF_ip_addr_decoder_inst/Delay1_out1_1[6]_i_1__22/O
                         net (fo=17888, routed)      10.755    16.030    design_1_i/gaussianF_ip_0/U0/u_gaussianF_ip_dut_inst/u_gaussianF_ip_src_gaussianFilter/u_frameBasedGaussianFilter/u_gaussianKernel/u_nfp_add_comp_6/enb
    SLICE_X110Y144       FDRE                                         r  design_1_i/gaussianF_ip_0/U0/u_gaussianF_ip_dut_inst/u_gaussianF_ip_src_gaussianFilter/u_frameBasedGaussianFilter/u_gaussianKernel/u_nfp_add_comp_6/Delay15_reg_reg[0][1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.786    20.786    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    20.858 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=36558, routed)       1.416    22.275    design_1_i/gaussianF_ip_0/U0/u_gaussianF_ip_dut_inst/u_gaussianF_ip_src_gaussianFilter/u_frameBasedGaussianFilter/u_gaussianKernel/u_nfp_add_comp_6/IPCORE_CLK
    SLICE_X110Y144       FDRE                                         r  design_1_i/gaussianF_ip_0/U0/u_gaussianF_ip_dut_inst/u_gaussianF_ip_src_gaussianFilter/u_frameBasedGaussianFilter/u_gaussianKernel/u_nfp_add_comp_6/Delay15_reg_reg[0][1]/C
                         clock pessimism              0.084    22.358    
                         clock uncertainty           -0.302    22.056    
    SLICE_X110Y144       FDRE (Setup_fdre_C_CE)      -0.150    21.906    design_1_i/gaussianF_ip_0/U0/u_gaussianF_ip_dut_inst/u_gaussianF_ip_src_gaussianFilter/u_frameBasedGaussianFilter/u_gaussianKernel/u_nfp_add_comp_6/Delay15_reg_reg[0][1]
  -------------------------------------------------------------------
                         required time                         21.906    
                         arrival time                         -16.030    
  -------------------------------------------------------------------
                         slack                                  5.876    

Slack (MET) :             5.876ns  (required time - arrival time)
  Source:                 design_1_i/gaussianF_ip_0/U0/u_gaussianF_ip_dut_inst/u_gaussianF_ip_src_gaussianFilter/u_Output_FIFOs/u_y_FIFO/fifo_sample_count_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/gaussianF_ip_0/U0/u_gaussianF_ip_dut_inst/u_gaussianF_ip_src_gaussianFilter/u_frameBasedGaussianFilter/u_gaussianKernel/u_nfp_add_comp_6/Delay15_reg_reg[0][4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        13.760ns  (logic 0.632ns (4.593%)  route 13.128ns (95.407%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        0.088ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.275ns = ( 22.275 - 20.000 ) 
    Source Clock Delay      (SCD):    2.270ns
    Clock Pessimism Removal (CPR):    0.084ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.863     0.863    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.079     0.942 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=36558, routed)       1.328     2.270    design_1_i/gaussianF_ip_0/U0/u_gaussianF_ip_dut_inst/u_gaussianF_ip_src_gaussianFilter/u_Output_FIFOs/u_y_FIFO/IPCORE_CLK
    SLICE_X73Y44         FDRE                                         r  design_1_i/gaussianF_ip_0/U0/u_gaussianF_ip_dut_inst/u_gaussianF_ip_src_gaussianFilter/u_Output_FIFOs/u_y_FIFO/fifo_sample_count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y44         FDRE (Prop_fdre_C_Q)         0.341     2.611 r  design_1_i/gaussianF_ip_0/U0/u_gaussianF_ip_dut_inst/u_gaussianF_ip_src_gaussianFilter/u_Output_FIFOs/u_y_FIFO/fifo_sample_count_reg[5]/Q
                         net (fo=8, routed)           0.749     3.360    design_1_i/gaussianF_ip_0/U0/u_gaussianF_ip_dut_inst/u_gaussianF_ip_src_gaussianFilter/u_Output_FIFOs/u_y_FIFO/fifo_sample_count_reg[5]
    SLICE_X73Y42         LUT6 (Prop_lut6_I2_O)        0.097     3.457 r  design_1_i/gaussianF_ip_0/U0/u_gaussianF_ip_dut_inst/u_gaussianF_ip_src_gaussianFilter/u_Output_FIFOs/u_y_FIFO/Delay1_out1_1[6]_i_3/O
                         net (fo=1, routed)           0.188     3.645    design_1_i/gaussianF_ip_0/U0/u_gaussianF_ip_dut_inst/u_gaussianF_ip_src_gaussianFilter/u_Output_FIFOs/u_y_FIFO/Delay1_out1_1[6]_i_3_n_0
    SLICE_X73Y43         LUT6 (Prop_lut6_I5_O)        0.097     3.742 f  design_1_i/gaussianF_ip_0/U0/u_gaussianF_ip_dut_inst/u_gaussianF_ip_src_gaussianFilter/u_Output_FIFOs/u_y_FIFO/Delay1_out1_1[6]_i_2__7/O
                         net (fo=53, routed)          1.437     5.178    design_1_i/gaussianF_ip_0/U0/u_gaussianF_ip_axi_lite_inst/u_gaussianF_ip_addr_decoder_inst/ram_reg
    SLICE_X44Y25         LUT2 (Prop_lut2_I1_O)        0.097     5.275 r  design_1_i/gaussianF_ip_0/U0/u_gaussianF_ip_axi_lite_inst/u_gaussianF_ip_addr_decoder_inst/Delay1_out1_1[6]_i_1__22/O
                         net (fo=17888, routed)      10.755    16.030    design_1_i/gaussianF_ip_0/U0/u_gaussianF_ip_dut_inst/u_gaussianF_ip_src_gaussianFilter/u_frameBasedGaussianFilter/u_gaussianKernel/u_nfp_add_comp_6/enb
    SLICE_X110Y144       FDRE                                         r  design_1_i/gaussianF_ip_0/U0/u_gaussianF_ip_dut_inst/u_gaussianF_ip_src_gaussianFilter/u_frameBasedGaussianFilter/u_gaussianKernel/u_nfp_add_comp_6/Delay15_reg_reg[0][4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.786    20.786    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    20.858 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=36558, routed)       1.416    22.275    design_1_i/gaussianF_ip_0/U0/u_gaussianF_ip_dut_inst/u_gaussianF_ip_src_gaussianFilter/u_frameBasedGaussianFilter/u_gaussianKernel/u_nfp_add_comp_6/IPCORE_CLK
    SLICE_X110Y144       FDRE                                         r  design_1_i/gaussianF_ip_0/U0/u_gaussianF_ip_dut_inst/u_gaussianF_ip_src_gaussianFilter/u_frameBasedGaussianFilter/u_gaussianKernel/u_nfp_add_comp_6/Delay15_reg_reg[0][4]/C
                         clock pessimism              0.084    22.358    
                         clock uncertainty           -0.302    22.056    
    SLICE_X110Y144       FDRE (Setup_fdre_C_CE)      -0.150    21.906    design_1_i/gaussianF_ip_0/U0/u_gaussianF_ip_dut_inst/u_gaussianF_ip_src_gaussianFilter/u_frameBasedGaussianFilter/u_gaussianKernel/u_nfp_add_comp_6/Delay15_reg_reg[0][4]
  -------------------------------------------------------------------
                         required time                         21.906    
                         arrival time                         -16.030    
  -------------------------------------------------------------------
                         slack                                  5.876    

Slack (MET) :             5.876ns  (required time - arrival time)
  Source:                 design_1_i/gaussianF_ip_0/U0/u_gaussianF_ip_dut_inst/u_gaussianF_ip_src_gaussianFilter/u_Output_FIFOs/u_y_FIFO/fifo_sample_count_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/gaussianF_ip_0/U0/u_gaussianF_ip_dut_inst/u_gaussianF_ip_src_gaussianFilter/u_frameBasedGaussianFilter/u_gaussianKernel/u_nfp_add_comp_6/Delay34_out1_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        13.760ns  (logic 0.632ns (4.593%)  route 13.128ns (95.407%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        0.088ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.275ns = ( 22.275 - 20.000 ) 
    Source Clock Delay      (SCD):    2.270ns
    Clock Pessimism Removal (CPR):    0.084ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.863     0.863    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.079     0.942 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=36558, routed)       1.328     2.270    design_1_i/gaussianF_ip_0/U0/u_gaussianF_ip_dut_inst/u_gaussianF_ip_src_gaussianFilter/u_Output_FIFOs/u_y_FIFO/IPCORE_CLK
    SLICE_X73Y44         FDRE                                         r  design_1_i/gaussianF_ip_0/U0/u_gaussianF_ip_dut_inst/u_gaussianF_ip_src_gaussianFilter/u_Output_FIFOs/u_y_FIFO/fifo_sample_count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y44         FDRE (Prop_fdre_C_Q)         0.341     2.611 r  design_1_i/gaussianF_ip_0/U0/u_gaussianF_ip_dut_inst/u_gaussianF_ip_src_gaussianFilter/u_Output_FIFOs/u_y_FIFO/fifo_sample_count_reg[5]/Q
                         net (fo=8, routed)           0.749     3.360    design_1_i/gaussianF_ip_0/U0/u_gaussianF_ip_dut_inst/u_gaussianF_ip_src_gaussianFilter/u_Output_FIFOs/u_y_FIFO/fifo_sample_count_reg[5]
    SLICE_X73Y42         LUT6 (Prop_lut6_I2_O)        0.097     3.457 r  design_1_i/gaussianF_ip_0/U0/u_gaussianF_ip_dut_inst/u_gaussianF_ip_src_gaussianFilter/u_Output_FIFOs/u_y_FIFO/Delay1_out1_1[6]_i_3/O
                         net (fo=1, routed)           0.188     3.645    design_1_i/gaussianF_ip_0/U0/u_gaussianF_ip_dut_inst/u_gaussianF_ip_src_gaussianFilter/u_Output_FIFOs/u_y_FIFO/Delay1_out1_1[6]_i_3_n_0
    SLICE_X73Y43         LUT6 (Prop_lut6_I5_O)        0.097     3.742 f  design_1_i/gaussianF_ip_0/U0/u_gaussianF_ip_dut_inst/u_gaussianF_ip_src_gaussianFilter/u_Output_FIFOs/u_y_FIFO/Delay1_out1_1[6]_i_2__7/O
                         net (fo=53, routed)          1.437     5.178    design_1_i/gaussianF_ip_0/U0/u_gaussianF_ip_axi_lite_inst/u_gaussianF_ip_addr_decoder_inst/ram_reg
    SLICE_X44Y25         LUT2 (Prop_lut2_I1_O)        0.097     5.275 r  design_1_i/gaussianF_ip_0/U0/u_gaussianF_ip_axi_lite_inst/u_gaussianF_ip_addr_decoder_inst/Delay1_out1_1[6]_i_1__22/O
                         net (fo=17888, routed)      10.755    16.030    design_1_i/gaussianF_ip_0/U0/u_gaussianF_ip_dut_inst/u_gaussianF_ip_src_gaussianFilter/u_frameBasedGaussianFilter/u_gaussianKernel/u_nfp_add_comp_6/enb
    SLICE_X110Y144       FDRE                                         r  design_1_i/gaussianF_ip_0/U0/u_gaussianF_ip_dut_inst/u_gaussianF_ip_src_gaussianFilter/u_frameBasedGaussianFilter/u_gaussianKernel/u_nfp_add_comp_6/Delay34_out1_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.786    20.786    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    20.858 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=36558, routed)       1.416    22.275    design_1_i/gaussianF_ip_0/U0/u_gaussianF_ip_dut_inst/u_gaussianF_ip_src_gaussianFilter/u_frameBasedGaussianFilter/u_gaussianKernel/u_nfp_add_comp_6/IPCORE_CLK
    SLICE_X110Y144       FDRE                                         r  design_1_i/gaussianF_ip_0/U0/u_gaussianF_ip_dut_inst/u_gaussianF_ip_src_gaussianFilter/u_frameBasedGaussianFilter/u_gaussianKernel/u_nfp_add_comp_6/Delay34_out1_reg[4]/C
                         clock pessimism              0.084    22.358    
                         clock uncertainty           -0.302    22.056    
    SLICE_X110Y144       FDRE (Setup_fdre_C_CE)      -0.150    21.906    design_1_i/gaussianF_ip_0/U0/u_gaussianF_ip_dut_inst/u_gaussianF_ip_src_gaussianFilter/u_frameBasedGaussianFilter/u_gaussianKernel/u_nfp_add_comp_6/Delay34_out1_reg[4]
  -------------------------------------------------------------------
                         required time                         21.906    
                         arrival time                         -16.030    
  -------------------------------------------------------------------
                         slack                                  5.876    

Slack (MET) :             5.876ns  (required time - arrival time)
  Source:                 design_1_i/gaussianF_ip_0/U0/u_gaussianF_ip_dut_inst/u_gaussianF_ip_src_gaussianFilter/u_Output_FIFOs/u_y_FIFO/fifo_sample_count_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/gaussianF_ip_0/U0/u_gaussianF_ip_dut_inst/u_gaussianF_ip_src_gaussianFilter/u_frameBasedGaussianFilter/u_gaussianKernel/u_nfp_add_comp_6/Delay_out1_3_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        13.760ns  (logic 0.632ns (4.593%)  route 13.128ns (95.407%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        0.088ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.275ns = ( 22.275 - 20.000 ) 
    Source Clock Delay      (SCD):    2.270ns
    Clock Pessimism Removal (CPR):    0.084ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.863     0.863    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.079     0.942 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=36558, routed)       1.328     2.270    design_1_i/gaussianF_ip_0/U0/u_gaussianF_ip_dut_inst/u_gaussianF_ip_src_gaussianFilter/u_Output_FIFOs/u_y_FIFO/IPCORE_CLK
    SLICE_X73Y44         FDRE                                         r  design_1_i/gaussianF_ip_0/U0/u_gaussianF_ip_dut_inst/u_gaussianF_ip_src_gaussianFilter/u_Output_FIFOs/u_y_FIFO/fifo_sample_count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y44         FDRE (Prop_fdre_C_Q)         0.341     2.611 r  design_1_i/gaussianF_ip_0/U0/u_gaussianF_ip_dut_inst/u_gaussianF_ip_src_gaussianFilter/u_Output_FIFOs/u_y_FIFO/fifo_sample_count_reg[5]/Q
                         net (fo=8, routed)           0.749     3.360    design_1_i/gaussianF_ip_0/U0/u_gaussianF_ip_dut_inst/u_gaussianF_ip_src_gaussianFilter/u_Output_FIFOs/u_y_FIFO/fifo_sample_count_reg[5]
    SLICE_X73Y42         LUT6 (Prop_lut6_I2_O)        0.097     3.457 r  design_1_i/gaussianF_ip_0/U0/u_gaussianF_ip_dut_inst/u_gaussianF_ip_src_gaussianFilter/u_Output_FIFOs/u_y_FIFO/Delay1_out1_1[6]_i_3/O
                         net (fo=1, routed)           0.188     3.645    design_1_i/gaussianF_ip_0/U0/u_gaussianF_ip_dut_inst/u_gaussianF_ip_src_gaussianFilter/u_Output_FIFOs/u_y_FIFO/Delay1_out1_1[6]_i_3_n_0
    SLICE_X73Y43         LUT6 (Prop_lut6_I5_O)        0.097     3.742 f  design_1_i/gaussianF_ip_0/U0/u_gaussianF_ip_dut_inst/u_gaussianF_ip_src_gaussianFilter/u_Output_FIFOs/u_y_FIFO/Delay1_out1_1[6]_i_2__7/O
                         net (fo=53, routed)          1.437     5.178    design_1_i/gaussianF_ip_0/U0/u_gaussianF_ip_axi_lite_inst/u_gaussianF_ip_addr_decoder_inst/ram_reg
    SLICE_X44Y25         LUT2 (Prop_lut2_I1_O)        0.097     5.275 r  design_1_i/gaussianF_ip_0/U0/u_gaussianF_ip_axi_lite_inst/u_gaussianF_ip_addr_decoder_inst/Delay1_out1_1[6]_i_1__22/O
                         net (fo=17888, routed)      10.755    16.030    design_1_i/gaussianF_ip_0/U0/u_gaussianF_ip_dut_inst/u_gaussianF_ip_src_gaussianFilter/u_frameBasedGaussianFilter/u_gaussianKernel/u_nfp_add_comp_6/enb
    SLICE_X110Y144       FDRE                                         r  design_1_i/gaussianF_ip_0/U0/u_gaussianF_ip_dut_inst/u_gaussianF_ip_src_gaussianFilter/u_frameBasedGaussianFilter/u_gaussianKernel/u_nfp_add_comp_6/Delay_out1_3_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.786    20.786    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    20.858 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=36558, routed)       1.416    22.275    design_1_i/gaussianF_ip_0/U0/u_gaussianF_ip_dut_inst/u_gaussianF_ip_src_gaussianFilter/u_frameBasedGaussianFilter/u_gaussianKernel/u_nfp_add_comp_6/IPCORE_CLK
    SLICE_X110Y144       FDRE                                         r  design_1_i/gaussianF_ip_0/U0/u_gaussianF_ip_dut_inst/u_gaussianF_ip_src_gaussianFilter/u_frameBasedGaussianFilter/u_gaussianKernel/u_nfp_add_comp_6/Delay_out1_3_reg[4]/C
                         clock pessimism              0.084    22.358    
                         clock uncertainty           -0.302    22.056    
    SLICE_X110Y144       FDRE (Setup_fdre_C_CE)      -0.150    21.906    design_1_i/gaussianF_ip_0/U0/u_gaussianF_ip_dut_inst/u_gaussianF_ip_src_gaussianFilter/u_frameBasedGaussianFilter/u_gaussianKernel/u_nfp_add_comp_6/Delay_out1_3_reg[4]
  -------------------------------------------------------------------
                         required time                         21.906    
                         arrival time                         -16.030    
  -------------------------------------------------------------------
                         slack                                  5.876    

Slack (MET) :             5.893ns  (required time - arrival time)
  Source:                 design_1_i/gaussianF_ip_0/U0/u_gaussianF_ip_dut_inst/u_gaussianF_ip_src_gaussianFilter/u_Output_FIFOs/u_y_FIFO/fifo_sample_count_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/gaussianF_ip_0/U0/u_gaussianF_ip_dut_inst/u_gaussianF_ip_src_gaussianFilter/u_frameBasedGaussianFilter/u_gaussianKernel/u_nfp_add_comp_6/Delay1_out1_2_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        13.742ns  (logic 0.632ns (4.599%)  route 13.110ns (95.401%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        0.087ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.274ns = ( 22.274 - 20.000 ) 
    Source Clock Delay      (SCD):    2.270ns
    Clock Pessimism Removal (CPR):    0.084ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.863     0.863    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.079     0.942 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=36558, routed)       1.328     2.270    design_1_i/gaussianF_ip_0/U0/u_gaussianF_ip_dut_inst/u_gaussianF_ip_src_gaussianFilter/u_Output_FIFOs/u_y_FIFO/IPCORE_CLK
    SLICE_X73Y44         FDRE                                         r  design_1_i/gaussianF_ip_0/U0/u_gaussianF_ip_dut_inst/u_gaussianF_ip_src_gaussianFilter/u_Output_FIFOs/u_y_FIFO/fifo_sample_count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y44         FDRE (Prop_fdre_C_Q)         0.341     2.611 r  design_1_i/gaussianF_ip_0/U0/u_gaussianF_ip_dut_inst/u_gaussianF_ip_src_gaussianFilter/u_Output_FIFOs/u_y_FIFO/fifo_sample_count_reg[5]/Q
                         net (fo=8, routed)           0.749     3.360    design_1_i/gaussianF_ip_0/U0/u_gaussianF_ip_dut_inst/u_gaussianF_ip_src_gaussianFilter/u_Output_FIFOs/u_y_FIFO/fifo_sample_count_reg[5]
    SLICE_X73Y42         LUT6 (Prop_lut6_I2_O)        0.097     3.457 r  design_1_i/gaussianF_ip_0/U0/u_gaussianF_ip_dut_inst/u_gaussianF_ip_src_gaussianFilter/u_Output_FIFOs/u_y_FIFO/Delay1_out1_1[6]_i_3/O
                         net (fo=1, routed)           0.188     3.645    design_1_i/gaussianF_ip_0/U0/u_gaussianF_ip_dut_inst/u_gaussianF_ip_src_gaussianFilter/u_Output_FIFOs/u_y_FIFO/Delay1_out1_1[6]_i_3_n_0
    SLICE_X73Y43         LUT6 (Prop_lut6_I5_O)        0.097     3.742 f  design_1_i/gaussianF_ip_0/U0/u_gaussianF_ip_dut_inst/u_gaussianF_ip_src_gaussianFilter/u_Output_FIFOs/u_y_FIFO/Delay1_out1_1[6]_i_2__7/O
                         net (fo=53, routed)          1.437     5.178    design_1_i/gaussianF_ip_0/U0/u_gaussianF_ip_axi_lite_inst/u_gaussianF_ip_addr_decoder_inst/ram_reg
    SLICE_X44Y25         LUT2 (Prop_lut2_I1_O)        0.097     5.275 r  design_1_i/gaussianF_ip_0/U0/u_gaussianF_ip_axi_lite_inst/u_gaussianF_ip_addr_decoder_inst/Delay1_out1_1[6]_i_1__22/O
                         net (fo=17888, routed)      10.737    16.012    design_1_i/gaussianF_ip_0/U0/u_gaussianF_ip_dut_inst/u_gaussianF_ip_src_gaussianFilter/u_frameBasedGaussianFilter/u_gaussianKernel/u_nfp_add_comp_6/enb
    SLICE_X109Y147       FDRE                                         r  design_1_i/gaussianF_ip_0/U0/u_gaussianF_ip_dut_inst/u_gaussianF_ip_src_gaussianFilter/u_frameBasedGaussianFilter/u_gaussianKernel/u_nfp_add_comp_6/Delay1_out1_2_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.786    20.786    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    20.858 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=36558, routed)       1.415    22.274    design_1_i/gaussianF_ip_0/U0/u_gaussianF_ip_dut_inst/u_gaussianF_ip_src_gaussianFilter/u_frameBasedGaussianFilter/u_gaussianKernel/u_nfp_add_comp_6/IPCORE_CLK
    SLICE_X109Y147       FDRE                                         r  design_1_i/gaussianF_ip_0/U0/u_gaussianF_ip_dut_inst/u_gaussianF_ip_src_gaussianFilter/u_frameBasedGaussianFilter/u_gaussianKernel/u_nfp_add_comp_6/Delay1_out1_2_reg[8]/C
                         clock pessimism              0.084    22.357    
                         clock uncertainty           -0.302    22.055    
    SLICE_X109Y147       FDRE (Setup_fdre_C_CE)      -0.150    21.905    design_1_i/gaussianF_ip_0/U0/u_gaussianF_ip_dut_inst/u_gaussianF_ip_src_gaussianFilter/u_frameBasedGaussianFilter/u_gaussianKernel/u_nfp_add_comp_6/Delay1_out1_2_reg[8]
  -------------------------------------------------------------------
                         required time                         21.905    
                         arrival time                         -16.012    
  -------------------------------------------------------------------
                         slack                                  5.893    

Slack (MET) :             5.893ns  (required time - arrival time)
  Source:                 design_1_i/gaussianF_ip_0/U0/u_gaussianF_ip_dut_inst/u_gaussianF_ip_src_gaussianFilter/u_Output_FIFOs/u_y_FIFO/fifo_sample_count_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/gaussianF_ip_0/U0/u_gaussianF_ip_dut_inst/u_gaussianF_ip_src_gaussianFilter/u_frameBasedGaussianFilter/u_gaussianKernel/u_nfp_add_comp_6/Delay1_out1_2_reg[9]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        13.742ns  (logic 0.632ns (4.599%)  route 13.110ns (95.401%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        0.087ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.274ns = ( 22.274 - 20.000 ) 
    Source Clock Delay      (SCD):    2.270ns
    Clock Pessimism Removal (CPR):    0.084ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.863     0.863    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.079     0.942 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=36558, routed)       1.328     2.270    design_1_i/gaussianF_ip_0/U0/u_gaussianF_ip_dut_inst/u_gaussianF_ip_src_gaussianFilter/u_Output_FIFOs/u_y_FIFO/IPCORE_CLK
    SLICE_X73Y44         FDRE                                         r  design_1_i/gaussianF_ip_0/U0/u_gaussianF_ip_dut_inst/u_gaussianF_ip_src_gaussianFilter/u_Output_FIFOs/u_y_FIFO/fifo_sample_count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y44         FDRE (Prop_fdre_C_Q)         0.341     2.611 r  design_1_i/gaussianF_ip_0/U0/u_gaussianF_ip_dut_inst/u_gaussianF_ip_src_gaussianFilter/u_Output_FIFOs/u_y_FIFO/fifo_sample_count_reg[5]/Q
                         net (fo=8, routed)           0.749     3.360    design_1_i/gaussianF_ip_0/U0/u_gaussianF_ip_dut_inst/u_gaussianF_ip_src_gaussianFilter/u_Output_FIFOs/u_y_FIFO/fifo_sample_count_reg[5]
    SLICE_X73Y42         LUT6 (Prop_lut6_I2_O)        0.097     3.457 r  design_1_i/gaussianF_ip_0/U0/u_gaussianF_ip_dut_inst/u_gaussianF_ip_src_gaussianFilter/u_Output_FIFOs/u_y_FIFO/Delay1_out1_1[6]_i_3/O
                         net (fo=1, routed)           0.188     3.645    design_1_i/gaussianF_ip_0/U0/u_gaussianF_ip_dut_inst/u_gaussianF_ip_src_gaussianFilter/u_Output_FIFOs/u_y_FIFO/Delay1_out1_1[6]_i_3_n_0
    SLICE_X73Y43         LUT6 (Prop_lut6_I5_O)        0.097     3.742 f  design_1_i/gaussianF_ip_0/U0/u_gaussianF_ip_dut_inst/u_gaussianF_ip_src_gaussianFilter/u_Output_FIFOs/u_y_FIFO/Delay1_out1_1[6]_i_2__7/O
                         net (fo=53, routed)          1.437     5.178    design_1_i/gaussianF_ip_0/U0/u_gaussianF_ip_axi_lite_inst/u_gaussianF_ip_addr_decoder_inst/ram_reg
    SLICE_X44Y25         LUT2 (Prop_lut2_I1_O)        0.097     5.275 r  design_1_i/gaussianF_ip_0/U0/u_gaussianF_ip_axi_lite_inst/u_gaussianF_ip_addr_decoder_inst/Delay1_out1_1[6]_i_1__22/O
                         net (fo=17888, routed)      10.737    16.012    design_1_i/gaussianF_ip_0/U0/u_gaussianF_ip_dut_inst/u_gaussianF_ip_src_gaussianFilter/u_frameBasedGaussianFilter/u_gaussianKernel/u_nfp_add_comp_6/enb
    SLICE_X109Y147       FDRE                                         r  design_1_i/gaussianF_ip_0/U0/u_gaussianF_ip_dut_inst/u_gaussianF_ip_src_gaussianFilter/u_frameBasedGaussianFilter/u_gaussianKernel/u_nfp_add_comp_6/Delay1_out1_2_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.786    20.786    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    20.858 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=36558, routed)       1.415    22.274    design_1_i/gaussianF_ip_0/U0/u_gaussianF_ip_dut_inst/u_gaussianF_ip_src_gaussianFilter/u_frameBasedGaussianFilter/u_gaussianKernel/u_nfp_add_comp_6/IPCORE_CLK
    SLICE_X109Y147       FDRE                                         r  design_1_i/gaussianF_ip_0/U0/u_gaussianF_ip_dut_inst/u_gaussianF_ip_src_gaussianFilter/u_frameBasedGaussianFilter/u_gaussianKernel/u_nfp_add_comp_6/Delay1_out1_2_reg[9]/C
                         clock pessimism              0.084    22.357    
                         clock uncertainty           -0.302    22.055    
    SLICE_X109Y147       FDRE (Setup_fdre_C_CE)      -0.150    21.905    design_1_i/gaussianF_ip_0/U0/u_gaussianF_ip_dut_inst/u_gaussianF_ip_src_gaussianFilter/u_frameBasedGaussianFilter/u_gaussianKernel/u_nfp_add_comp_6/Delay1_out1_2_reg[9]
  -------------------------------------------------------------------
                         required time                         21.905    
                         arrival time                         -16.012    
  -------------------------------------------------------------------
                         slack                                  5.893    

Slack (MET) :             5.895ns  (required time - arrival time)
  Source:                 design_1_i/gaussianF_ip_0/U0/u_gaussianF_ip_dut_inst/u_gaussianF_ip_src_gaussianFilter/u_Output_FIFOs/u_y_FIFO/fifo_sample_count_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/gaussianF_ip_0/U0/u_gaussianF_ip_dut_inst/u_gaussianF_ip_src_gaussianFilter/u_frameBasedGaussianFilter/u_gaussianKernel/u_nfp_add_comp_6/Delay1_out1_3_reg[22]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        13.740ns  (logic 0.632ns (4.600%)  route 13.108ns (95.400%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        0.087ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.274ns = ( 22.274 - 20.000 ) 
    Source Clock Delay      (SCD):    2.270ns
    Clock Pessimism Removal (CPR):    0.084ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.863     0.863    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.079     0.942 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=36558, routed)       1.328     2.270    design_1_i/gaussianF_ip_0/U0/u_gaussianF_ip_dut_inst/u_gaussianF_ip_src_gaussianFilter/u_Output_FIFOs/u_y_FIFO/IPCORE_CLK
    SLICE_X73Y44         FDRE                                         r  design_1_i/gaussianF_ip_0/U0/u_gaussianF_ip_dut_inst/u_gaussianF_ip_src_gaussianFilter/u_Output_FIFOs/u_y_FIFO/fifo_sample_count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y44         FDRE (Prop_fdre_C_Q)         0.341     2.611 r  design_1_i/gaussianF_ip_0/U0/u_gaussianF_ip_dut_inst/u_gaussianF_ip_src_gaussianFilter/u_Output_FIFOs/u_y_FIFO/fifo_sample_count_reg[5]/Q
                         net (fo=8, routed)           0.749     3.360    design_1_i/gaussianF_ip_0/U0/u_gaussianF_ip_dut_inst/u_gaussianF_ip_src_gaussianFilter/u_Output_FIFOs/u_y_FIFO/fifo_sample_count_reg[5]
    SLICE_X73Y42         LUT6 (Prop_lut6_I2_O)        0.097     3.457 r  design_1_i/gaussianF_ip_0/U0/u_gaussianF_ip_dut_inst/u_gaussianF_ip_src_gaussianFilter/u_Output_FIFOs/u_y_FIFO/Delay1_out1_1[6]_i_3/O
                         net (fo=1, routed)           0.188     3.645    design_1_i/gaussianF_ip_0/U0/u_gaussianF_ip_dut_inst/u_gaussianF_ip_src_gaussianFilter/u_Output_FIFOs/u_y_FIFO/Delay1_out1_1[6]_i_3_n_0
    SLICE_X73Y43         LUT6 (Prop_lut6_I5_O)        0.097     3.742 f  design_1_i/gaussianF_ip_0/U0/u_gaussianF_ip_dut_inst/u_gaussianF_ip_src_gaussianFilter/u_Output_FIFOs/u_y_FIFO/Delay1_out1_1[6]_i_2__7/O
                         net (fo=53, routed)          1.437     5.178    design_1_i/gaussianF_ip_0/U0/u_gaussianF_ip_axi_lite_inst/u_gaussianF_ip_addr_decoder_inst/ram_reg
    SLICE_X44Y25         LUT2 (Prop_lut2_I1_O)        0.097     5.275 r  design_1_i/gaussianF_ip_0/U0/u_gaussianF_ip_axi_lite_inst/u_gaussianF_ip_addr_decoder_inst/Delay1_out1_1[6]_i_1__22/O
                         net (fo=17888, routed)      10.735    16.010    design_1_i/gaussianF_ip_0/U0/u_gaussianF_ip_dut_inst/u_gaussianF_ip_src_gaussianFilter/u_frameBasedGaussianFilter/u_gaussianKernel/u_nfp_add_comp_6/enb
    SLICE_X106Y147       FDRE                                         r  design_1_i/gaussianF_ip_0/U0/u_gaussianF_ip_dut_inst/u_gaussianF_ip_src_gaussianFilter/u_frameBasedGaussianFilter/u_gaussianKernel/u_nfp_add_comp_6/Delay1_out1_3_reg[22]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.786    20.786    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    20.858 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=36558, routed)       1.415    22.274    design_1_i/gaussianF_ip_0/U0/u_gaussianF_ip_dut_inst/u_gaussianF_ip_src_gaussianFilter/u_frameBasedGaussianFilter/u_gaussianKernel/u_nfp_add_comp_6/IPCORE_CLK
    SLICE_X106Y147       FDRE                                         r  design_1_i/gaussianF_ip_0/U0/u_gaussianF_ip_dut_inst/u_gaussianF_ip_src_gaussianFilter/u_frameBasedGaussianFilter/u_gaussianKernel/u_nfp_add_comp_6/Delay1_out1_3_reg[22]/C
                         clock pessimism              0.084    22.357    
                         clock uncertainty           -0.302    22.055    
    SLICE_X106Y147       FDRE (Setup_fdre_C_CE)      -0.150    21.905    design_1_i/gaussianF_ip_0/U0/u_gaussianF_ip_dut_inst/u_gaussianF_ip_src_gaussianFilter/u_frameBasedGaussianFilter/u_gaussianKernel/u_nfp_add_comp_6/Delay1_out1_3_reg[22]
  -------------------------------------------------------------------
                         required time                         21.905    
                         arrival time                         -16.010    
  -------------------------------------------------------------------
                         slack                                  5.895    

Slack (MET) :             5.895ns  (required time - arrival time)
  Source:                 design_1_i/gaussianF_ip_0/U0/u_gaussianF_ip_dut_inst/u_gaussianF_ip_src_gaussianFilter/u_Output_FIFOs/u_y_FIFO/fifo_sample_count_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/gaussianF_ip_0/U0/u_gaussianF_ip_dut_inst/u_gaussianF_ip_src_gaussianFilter/u_frameBasedGaussianFilter/u_gaussianKernel/u_nfp_add_comp_6/Delay1_out1_3_reg[23]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        13.740ns  (logic 0.632ns (4.600%)  route 13.108ns (95.400%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        0.087ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.274ns = ( 22.274 - 20.000 ) 
    Source Clock Delay      (SCD):    2.270ns
    Clock Pessimism Removal (CPR):    0.084ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.863     0.863    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.079     0.942 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=36558, routed)       1.328     2.270    design_1_i/gaussianF_ip_0/U0/u_gaussianF_ip_dut_inst/u_gaussianF_ip_src_gaussianFilter/u_Output_FIFOs/u_y_FIFO/IPCORE_CLK
    SLICE_X73Y44         FDRE                                         r  design_1_i/gaussianF_ip_0/U0/u_gaussianF_ip_dut_inst/u_gaussianF_ip_src_gaussianFilter/u_Output_FIFOs/u_y_FIFO/fifo_sample_count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y44         FDRE (Prop_fdre_C_Q)         0.341     2.611 r  design_1_i/gaussianF_ip_0/U0/u_gaussianF_ip_dut_inst/u_gaussianF_ip_src_gaussianFilter/u_Output_FIFOs/u_y_FIFO/fifo_sample_count_reg[5]/Q
                         net (fo=8, routed)           0.749     3.360    design_1_i/gaussianF_ip_0/U0/u_gaussianF_ip_dut_inst/u_gaussianF_ip_src_gaussianFilter/u_Output_FIFOs/u_y_FIFO/fifo_sample_count_reg[5]
    SLICE_X73Y42         LUT6 (Prop_lut6_I2_O)        0.097     3.457 r  design_1_i/gaussianF_ip_0/U0/u_gaussianF_ip_dut_inst/u_gaussianF_ip_src_gaussianFilter/u_Output_FIFOs/u_y_FIFO/Delay1_out1_1[6]_i_3/O
                         net (fo=1, routed)           0.188     3.645    design_1_i/gaussianF_ip_0/U0/u_gaussianF_ip_dut_inst/u_gaussianF_ip_src_gaussianFilter/u_Output_FIFOs/u_y_FIFO/Delay1_out1_1[6]_i_3_n_0
    SLICE_X73Y43         LUT6 (Prop_lut6_I5_O)        0.097     3.742 f  design_1_i/gaussianF_ip_0/U0/u_gaussianF_ip_dut_inst/u_gaussianF_ip_src_gaussianFilter/u_Output_FIFOs/u_y_FIFO/Delay1_out1_1[6]_i_2__7/O
                         net (fo=53, routed)          1.437     5.178    design_1_i/gaussianF_ip_0/U0/u_gaussianF_ip_axi_lite_inst/u_gaussianF_ip_addr_decoder_inst/ram_reg
    SLICE_X44Y25         LUT2 (Prop_lut2_I1_O)        0.097     5.275 r  design_1_i/gaussianF_ip_0/U0/u_gaussianF_ip_axi_lite_inst/u_gaussianF_ip_addr_decoder_inst/Delay1_out1_1[6]_i_1__22/O
                         net (fo=17888, routed)      10.735    16.010    design_1_i/gaussianF_ip_0/U0/u_gaussianF_ip_dut_inst/u_gaussianF_ip_src_gaussianFilter/u_frameBasedGaussianFilter/u_gaussianKernel/u_nfp_add_comp_6/enb
    SLICE_X106Y147       FDRE                                         r  design_1_i/gaussianF_ip_0/U0/u_gaussianF_ip_dut_inst/u_gaussianF_ip_src_gaussianFilter/u_frameBasedGaussianFilter/u_gaussianKernel/u_nfp_add_comp_6/Delay1_out1_3_reg[23]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.786    20.786    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    20.858 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=36558, routed)       1.415    22.274    design_1_i/gaussianF_ip_0/U0/u_gaussianF_ip_dut_inst/u_gaussianF_ip_src_gaussianFilter/u_frameBasedGaussianFilter/u_gaussianKernel/u_nfp_add_comp_6/IPCORE_CLK
    SLICE_X106Y147       FDRE                                         r  design_1_i/gaussianF_ip_0/U0/u_gaussianF_ip_dut_inst/u_gaussianF_ip_src_gaussianFilter/u_frameBasedGaussianFilter/u_gaussianKernel/u_nfp_add_comp_6/Delay1_out1_3_reg[23]/C
                         clock pessimism              0.084    22.357    
                         clock uncertainty           -0.302    22.055    
    SLICE_X106Y147       FDRE (Setup_fdre_C_CE)      -0.150    21.905    design_1_i/gaussianF_ip_0/U0/u_gaussianF_ip_dut_inst/u_gaussianF_ip_src_gaussianFilter/u_frameBasedGaussianFilter/u_gaussianKernel/u_nfp_add_comp_6/Delay1_out1_3_reg[23]
  -------------------------------------------------------------------
                         required time                         21.905    
                         arrival time                         -16.010    
  -------------------------------------------------------------------
                         slack                                  5.895    

Slack (MET) :             5.895ns  (required time - arrival time)
  Source:                 design_1_i/gaussianF_ip_0/U0/u_gaussianF_ip_dut_inst/u_gaussianF_ip_src_gaussianFilter/u_Output_FIFOs/u_y_FIFO/fifo_sample_count_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/gaussianF_ip_0/U0/u_gaussianF_ip_dut_inst/u_gaussianF_ip_src_gaussianFilter/u_frameBasedGaussianFilter/u_gaussianKernel/u_nfp_add_comp_6/Delay1_out1_3_reg[24]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        13.740ns  (logic 0.632ns (4.600%)  route 13.108ns (95.400%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        0.087ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.274ns = ( 22.274 - 20.000 ) 
    Source Clock Delay      (SCD):    2.270ns
    Clock Pessimism Removal (CPR):    0.084ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.863     0.863    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.079     0.942 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=36558, routed)       1.328     2.270    design_1_i/gaussianF_ip_0/U0/u_gaussianF_ip_dut_inst/u_gaussianF_ip_src_gaussianFilter/u_Output_FIFOs/u_y_FIFO/IPCORE_CLK
    SLICE_X73Y44         FDRE                                         r  design_1_i/gaussianF_ip_0/U0/u_gaussianF_ip_dut_inst/u_gaussianF_ip_src_gaussianFilter/u_Output_FIFOs/u_y_FIFO/fifo_sample_count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y44         FDRE (Prop_fdre_C_Q)         0.341     2.611 r  design_1_i/gaussianF_ip_0/U0/u_gaussianF_ip_dut_inst/u_gaussianF_ip_src_gaussianFilter/u_Output_FIFOs/u_y_FIFO/fifo_sample_count_reg[5]/Q
                         net (fo=8, routed)           0.749     3.360    design_1_i/gaussianF_ip_0/U0/u_gaussianF_ip_dut_inst/u_gaussianF_ip_src_gaussianFilter/u_Output_FIFOs/u_y_FIFO/fifo_sample_count_reg[5]
    SLICE_X73Y42         LUT6 (Prop_lut6_I2_O)        0.097     3.457 r  design_1_i/gaussianF_ip_0/U0/u_gaussianF_ip_dut_inst/u_gaussianF_ip_src_gaussianFilter/u_Output_FIFOs/u_y_FIFO/Delay1_out1_1[6]_i_3/O
                         net (fo=1, routed)           0.188     3.645    design_1_i/gaussianF_ip_0/U0/u_gaussianF_ip_dut_inst/u_gaussianF_ip_src_gaussianFilter/u_Output_FIFOs/u_y_FIFO/Delay1_out1_1[6]_i_3_n_0
    SLICE_X73Y43         LUT6 (Prop_lut6_I5_O)        0.097     3.742 f  design_1_i/gaussianF_ip_0/U0/u_gaussianF_ip_dut_inst/u_gaussianF_ip_src_gaussianFilter/u_Output_FIFOs/u_y_FIFO/Delay1_out1_1[6]_i_2__7/O
                         net (fo=53, routed)          1.437     5.178    design_1_i/gaussianF_ip_0/U0/u_gaussianF_ip_axi_lite_inst/u_gaussianF_ip_addr_decoder_inst/ram_reg
    SLICE_X44Y25         LUT2 (Prop_lut2_I1_O)        0.097     5.275 r  design_1_i/gaussianF_ip_0/U0/u_gaussianF_ip_axi_lite_inst/u_gaussianF_ip_addr_decoder_inst/Delay1_out1_1[6]_i_1__22/O
                         net (fo=17888, routed)      10.735    16.010    design_1_i/gaussianF_ip_0/U0/u_gaussianF_ip_dut_inst/u_gaussianF_ip_src_gaussianFilter/u_frameBasedGaussianFilter/u_gaussianKernel/u_nfp_add_comp_6/enb
    SLICE_X106Y147       FDRE                                         r  design_1_i/gaussianF_ip_0/U0/u_gaussianF_ip_dut_inst/u_gaussianF_ip_src_gaussianFilter/u_frameBasedGaussianFilter/u_gaussianKernel/u_nfp_add_comp_6/Delay1_out1_3_reg[24]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.786    20.786    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    20.858 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=36558, routed)       1.415    22.274    design_1_i/gaussianF_ip_0/U0/u_gaussianF_ip_dut_inst/u_gaussianF_ip_src_gaussianFilter/u_frameBasedGaussianFilter/u_gaussianKernel/u_nfp_add_comp_6/IPCORE_CLK
    SLICE_X106Y147       FDRE                                         r  design_1_i/gaussianF_ip_0/U0/u_gaussianF_ip_dut_inst/u_gaussianF_ip_src_gaussianFilter/u_frameBasedGaussianFilter/u_gaussianKernel/u_nfp_add_comp_6/Delay1_out1_3_reg[24]/C
                         clock pessimism              0.084    22.357    
                         clock uncertainty           -0.302    22.055    
    SLICE_X106Y147       FDRE (Setup_fdre_C_CE)      -0.150    21.905    design_1_i/gaussianF_ip_0/U0/u_gaussianF_ip_dut_inst/u_gaussianF_ip_src_gaussianFilter/u_frameBasedGaussianFilter/u_gaussianKernel/u_nfp_add_comp_6/Delay1_out1_3_reg[24]
  -------------------------------------------------------------------
                         required time                         21.905    
                         arrival time                         -16.010    
  -------------------------------------------------------------------
                         slack                                  5.895    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 design_1_i/axi_vdma_3/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/I_CMDSTS/s_axis_cmd_tdata_reg[32]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/axi_vdma_3/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][35]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.141ns (55.655%)  route 0.112ns (44.345%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.190ns
    Source Clock Delay      (SCD):    0.892ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=36558, routed)       0.556     0.892    design_1_i/axi_vdma_3/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/I_CMDSTS/m_axi_mm2s_aclk
    SLICE_X37Y56         FDRE                                         r  design_1_i/axi_vdma_3/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/I_CMDSTS/s_axis_cmd_tdata_reg[32]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y56         FDRE (Prop_fdre_C_Q)         0.141     1.033 r  design_1_i/axi_vdma_3/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/I_CMDSTS/s_axis_cmd_tdata_reg[32]/Q
                         net (fo=1, routed)           0.112     1.145    design_1_i/axi_vdma_3/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/in[17]
    SLICE_X36Y55         SRL16E                                       r  design_1_i/axi_vdma_3/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][35]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=36558, routed)       0.824     1.190    design_1_i/axi_vdma_3/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/m_axi_mm2s_aclk
    SLICE_X36Y55         SRL16E                                       r  design_1_i/axi_vdma_3/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][35]_srl4/CLK
                         clock pessimism             -0.282     0.908    
    SLICE_X36Y55         SRL16E (Hold_srl16e_CLK_D)
                                                      0.183     1.091    design_1_i/axi_vdma_3/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][35]_srl4
  -------------------------------------------------------------------
                         required time                         -1.091    
                         arrival time                           1.145    
  -------------------------------------------------------------------
                         slack                                  0.054    

Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 design_1_i/gaussianF_ip_0/U0/u_gaussianF_ip_dut_inst/u_gaussianF_ip_src_gaussianFilter/u_singleToUint32/u_nfp_recip_comp/Delay13_P5_28_reg_reg[0][7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/gaussianF_ip_0/U0/u_gaussianF_ip_dut_inst/u_gaussianF_ip_src_gaussianFilter/u_singleToUint32/u_nfp_recip_comp/Delay13_P5_28_reg_reg[11][7]_srl11___U0_u_gaussianF_ip_dut_inst_u_gaussianF_ip_src_gaussianFilter_delayMatch_reg_reg_r_9/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.141ns (55.655%)  route 0.112ns (44.345%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.264ns
    Source Clock Delay      (SCD):    0.965ns
    Clock Pessimism Removal (CPR):    0.284ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=36558, routed)       0.629     0.965    design_1_i/gaussianF_ip_0/U0/u_gaussianF_ip_dut_inst/u_gaussianF_ip_src_gaussianFilter/u_singleToUint32/u_nfp_recip_comp/IPCORE_CLK
    SLICE_X109Y67        FDRE                                         r  design_1_i/gaussianF_ip_0/U0/u_gaussianF_ip_dut_inst/u_gaussianF_ip_src_gaussianFilter/u_singleToUint32/u_nfp_recip_comp/Delay13_P5_28_reg_reg[0][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y67        FDRE (Prop_fdre_C_Q)         0.141     1.106 r  design_1_i/gaussianF_ip_0/U0/u_gaussianF_ip_dut_inst/u_gaussianF_ip_src_gaussianFilter/u_singleToUint32/u_nfp_recip_comp/Delay13_P5_28_reg_reg[0][7]/Q
                         net (fo=1, routed)           0.112     1.218    design_1_i/gaussianF_ip_0/U0/u_gaussianF_ip_dut_inst/u_gaussianF_ip_src_gaussianFilter/u_singleToUint32/u_nfp_recip_comp/Delay13_P5_28_reg_reg[0]_177[7]
    SLICE_X108Y66        SRL16E                                       r  design_1_i/gaussianF_ip_0/U0/u_gaussianF_ip_dut_inst/u_gaussianF_ip_src_gaussianFilter/u_singleToUint32/u_nfp_recip_comp/Delay13_P5_28_reg_reg[11][7]_srl11___U0_u_gaussianF_ip_dut_inst_u_gaussianF_ip_src_gaussianFilter_delayMatch_reg_reg_r_9/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=36558, routed)       0.898     1.264    design_1_i/gaussianF_ip_0/U0/u_gaussianF_ip_dut_inst/u_gaussianF_ip_src_gaussianFilter/u_singleToUint32/u_nfp_recip_comp/IPCORE_CLK
    SLICE_X108Y66        SRL16E                                       r  design_1_i/gaussianF_ip_0/U0/u_gaussianF_ip_dut_inst/u_gaussianF_ip_src_gaussianFilter/u_singleToUint32/u_nfp_recip_comp/Delay13_P5_28_reg_reg[11][7]_srl11___U0_u_gaussianF_ip_dut_inst_u_gaussianF_ip_src_gaussianFilter_delayMatch_reg_reg_r_9/CLK
                         clock pessimism             -0.284     0.980    
    SLICE_X108Y66        SRL16E (Hold_srl16e_CLK_D)
                                                      0.183     1.163    design_1_i/gaussianF_ip_0/U0/u_gaussianF_ip_dut_inst/u_gaussianF_ip_src_gaussianFilter/u_singleToUint32/u_nfp_recip_comp/Delay13_P5_28_reg_reg[11][7]_srl11___U0_u_gaussianF_ip_dut_inst_u_gaussianF_ip_src_gaussianFilter_delayMatch_reg_reg_r_9
  -------------------------------------------------------------------
                         required time                         -1.163    
                         arrival time                           1.218    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 design_1_i/axi_vdma_1/U0/GEN_SPRT_FOR_S2MM.GEN_S2MM_DRE_OFF_SKID.I_S2MM_SKID_FLUSH_SOF/sig_data_reg_out_reg[35]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/axi_vdma_1/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_SYNC_FIFO_FLUSH_SOF.I_LINEBUFFER_FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/DIBDI[3]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.266ns  (logic 0.164ns (61.701%)  route 0.102ns (38.299%))
  Logic Levels:           0  
  Clock Path Skew:        0.052ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.258ns
    Source Clock Delay      (SCD):    0.924ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=36558, routed)       0.588     0.924    design_1_i/axi_vdma_1/U0/GEN_SPRT_FOR_S2MM.GEN_S2MM_DRE_OFF_SKID.I_S2MM_SKID_FLUSH_SOF/s_axis_s2mm_aclk
    SLICE_X22Y18         FDRE                                         r  design_1_i/axi_vdma_1/U0/GEN_SPRT_FOR_S2MM.GEN_S2MM_DRE_OFF_SKID.I_S2MM_SKID_FLUSH_SOF/sig_data_reg_out_reg[35]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y18         FDRE (Prop_fdre_C_Q)         0.164     1.088 r  design_1_i/axi_vdma_1/U0/GEN_SPRT_FOR_S2MM.GEN_S2MM_DRE_OFF_SKID.I_S2MM_SKID_FLUSH_SOF/sig_data_reg_out_reg[35]/Q
                         net (fo=1, routed)           0.102     1.189    design_1_i/axi_vdma_1/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_SYNC_FIFO_FLUSH_SOF.I_LINEBUFFER_FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/dina[35]
    RAMB36_X1Y3          RAMB36E1                                     r  design_1_i/axi_vdma_1/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_SYNC_FIFO_FLUSH_SOF.I_LINEBUFFER_FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/DIBDI[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=36558, routed)       0.892     1.258    design_1_i/axi_vdma_1/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_SYNC_FIFO_FLUSH_SOF.I_LINEBUFFER_FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clka
    RAMB36_X1Y3          RAMB36E1                                     r  design_1_i/axi_vdma_1/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_SYNC_FIFO_FLUSH_SOF.I_LINEBUFFER_FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKBWRCLK
                         clock pessimism             -0.282     0.975    
    RAMB36_X1Y3          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIBDI[3])
                                                      0.155     1.130    design_1_i/axi_vdma_1/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_SYNC_FIFO_FLUSH_SOF.I_LINEBUFFER_FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg
  -------------------------------------------------------------------
                         required time                         -1.130    
                         arrival time                           1.189    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 design_1_i/axi_vdma_1/U0/GEN_SPRT_FOR_S2MM.GEN_S2MM_DRE_OFF_SKID.I_S2MM_SKID_FLUSH_SOF/sig_data_reg_out_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/axi_vdma_1/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_SYNC_FIFO_FLUSH_SOF.I_LINEBUFFER_FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/DIADI[14]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.264ns  (logic 0.164ns (62.088%)  route 0.100ns (37.912%))
  Logic Levels:           0  
  Clock Path Skew:        0.050ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.258ns
    Source Clock Delay      (SCD):    0.926ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=36558, routed)       0.590     0.926    design_1_i/axi_vdma_1/U0/GEN_SPRT_FOR_S2MM.GEN_S2MM_DRE_OFF_SKID.I_S2MM_SKID_FLUSH_SOF/s_axis_s2mm_aclk
    SLICE_X22Y16         FDRE                                         r  design_1_i/axi_vdma_1/U0/GEN_SPRT_FOR_S2MM.GEN_S2MM_DRE_OFF_SKID.I_S2MM_SKID_FLUSH_SOF/sig_data_reg_out_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y16         FDRE (Prop_fdre_C_Q)         0.164     1.090 r  design_1_i/axi_vdma_1/U0/GEN_SPRT_FOR_S2MM.GEN_S2MM_DRE_OFF_SKID.I_S2MM_SKID_FLUSH_SOF/sig_data_reg_out_reg[14]/Q
                         net (fo=1, routed)           0.100     1.190    design_1_i/axi_vdma_1/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_SYNC_FIFO_FLUSH_SOF.I_LINEBUFFER_FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/dina[14]
    RAMB36_X1Y3          RAMB36E1                                     r  design_1_i/axi_vdma_1/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_SYNC_FIFO_FLUSH_SOF.I_LINEBUFFER_FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/DIADI[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=36558, routed)       0.892     1.258    design_1_i/axi_vdma_1/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_SYNC_FIFO_FLUSH_SOF.I_LINEBUFFER_FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clka
    RAMB36_X1Y3          RAMB36E1                                     r  design_1_i/axi_vdma_1/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_SYNC_FIFO_FLUSH_SOF.I_LINEBUFFER_FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKBWRCLK
                         clock pessimism             -0.282     0.975    
    RAMB36_X1Y3          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIADI[14])
                                                      0.155     1.130    design_1_i/axi_vdma_1/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_SYNC_FIFO_FLUSH_SOF.I_LINEBUFFER_FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg
  -------------------------------------------------------------------
                         required time                         -1.130    
                         arrival time                           1.190    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 design_1_i/axi_vdma_1/U0/GEN_SPRT_FOR_S2MM.GEN_S2MM_DRE_OFF_SKID.I_S2MM_SKID_FLUSH_SOF/sig_data_reg_out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/axi_vdma_1/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_SYNC_FIFO_FLUSH_SOF.I_LINEBUFFER_FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/DIADI[2]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.264ns  (logic 0.164ns (62.088%)  route 0.100ns (37.912%))
  Logic Levels:           0  
  Clock Path Skew:        0.050ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.258ns
    Source Clock Delay      (SCD):    0.926ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=36558, routed)       0.590     0.926    design_1_i/axi_vdma_1/U0/GEN_SPRT_FOR_S2MM.GEN_S2MM_DRE_OFF_SKID.I_S2MM_SKID_FLUSH_SOF/s_axis_s2mm_aclk
    SLICE_X22Y16         FDRE                                         r  design_1_i/axi_vdma_1/U0/GEN_SPRT_FOR_S2MM.GEN_S2MM_DRE_OFF_SKID.I_S2MM_SKID_FLUSH_SOF/sig_data_reg_out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y16         FDRE (Prop_fdre_C_Q)         0.164     1.090 r  design_1_i/axi_vdma_1/U0/GEN_SPRT_FOR_S2MM.GEN_S2MM_DRE_OFF_SKID.I_S2MM_SKID_FLUSH_SOF/sig_data_reg_out_reg[2]/Q
                         net (fo=1, routed)           0.100     1.190    design_1_i/axi_vdma_1/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_SYNC_FIFO_FLUSH_SOF.I_LINEBUFFER_FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/dina[2]
    RAMB36_X1Y3          RAMB36E1                                     r  design_1_i/axi_vdma_1/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_SYNC_FIFO_FLUSH_SOF.I_LINEBUFFER_FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/DIADI[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=36558, routed)       0.892     1.258    design_1_i/axi_vdma_1/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_SYNC_FIFO_FLUSH_SOF.I_LINEBUFFER_FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clka
    RAMB36_X1Y3          RAMB36E1                                     r  design_1_i/axi_vdma_1/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_SYNC_FIFO_FLUSH_SOF.I_LINEBUFFER_FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKBWRCLK
                         clock pessimism             -0.282     0.975    
    RAMB36_X1Y3          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIADI[2])
                                                      0.155     1.130    design_1_i/axi_vdma_1/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_SYNC_FIFO_FLUSH_SOF.I_LINEBUFFER_FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg
  -------------------------------------------------------------------
                         required time                         -1.130    
                         arrival time                           1.190    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 design_1_i/smartconnect_0/inst/s01_entry_pipeline/s01_mmu/inst/r_sreg/m_vector_i_reg[1078]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/axi_vdma_3/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_FLUSH_SOF.GEN_LINEBUFFER.GEN_SYNC_FIFO.I_LINEBUFFER_FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/DIADI[19]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.264ns  (logic 0.164ns (62.088%)  route 0.100ns (37.912%))
  Logic Levels:           0  
  Clock Path Skew:        0.050ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.253ns
    Source Clock Delay      (SCD):    0.921ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=36558, routed)       0.585     0.921    design_1_i/smartconnect_0/inst/s01_entry_pipeline/s01_mmu/inst/r_sreg/aclk
    SLICE_X22Y22         FDRE                                         r  design_1_i/smartconnect_0/inst/s01_entry_pipeline/s01_mmu/inst/r_sreg/m_vector_i_reg[1078]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y22         FDRE (Prop_fdre_C_Q)         0.164     1.085 r  design_1_i/smartconnect_0/inst/s01_entry_pipeline/s01_mmu/inst/r_sreg/m_vector_i_reg[1078]/Q
                         net (fo=1, routed)           0.100     1.185    design_1_i/axi_vdma_3/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_FLUSH_SOF.GEN_LINEBUFFER.GEN_SYNC_FIFO.I_LINEBUFFER_FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/dina[19]
    RAMB36_X1Y4          RAMB36E1                                     r  design_1_i/axi_vdma_3/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_FLUSH_SOF.GEN_LINEBUFFER.GEN_SYNC_FIFO.I_LINEBUFFER_FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/DIADI[19]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=36558, routed)       0.887     1.253    design_1_i/axi_vdma_3/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_FLUSH_SOF.GEN_LINEBUFFER.GEN_SYNC_FIFO.I_LINEBUFFER_FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clka
    RAMB36_X1Y4          RAMB36E1                                     r  design_1_i/axi_vdma_3/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_FLUSH_SOF.GEN_LINEBUFFER.GEN_SYNC_FIFO.I_LINEBUFFER_FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKBWRCLK
                         clock pessimism             -0.282     0.970    
    RAMB36_X1Y4          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIADI[19])
                                                      0.155     1.125    design_1_i/axi_vdma_3/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_FLUSH_SOF.GEN_LINEBUFFER.GEN_SYNC_FIFO.I_LINEBUFFER_FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg
  -------------------------------------------------------------------
                         required time                         -1.125    
                         arrival time                           1.185    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 design_1_i/gaussianF_ip_0/U0/u_gaussianF_ip_dut_inst/u_gaussianF_ip_src_gaussianFilter/u_frameBasedGaussianFilter/u_gaussianKernel/mergedDelay_regin_2_reg[124]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/gaussianF_ip_0/U0/u_gaussianF_ip_dut_inst/u_gaussianF_ip_src_gaussianFilter/u_frameBasedGaussianFilter/u_gaussianKernel/u_ShiftRegisterRAM_3/ram_reg_1/DIBDI[20]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.266ns  (logic 0.164ns (61.622%)  route 0.102ns (38.378%))
  Logic Levels:           0  
  Clock Path Skew:        0.052ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.355ns
    Source Clock Delay      (SCD):    1.015ns
    Clock Pessimism Removal (CPR):    0.288ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=36558, routed)       0.679     1.015    design_1_i/gaussianF_ip_0/U0/u_gaussianF_ip_dut_inst/u_gaussianF_ip_src_gaussianFilter/u_frameBasedGaussianFilter/u_gaussianKernel/IPCORE_CLK
    SLICE_X90Y129        FDRE                                         r  design_1_i/gaussianF_ip_0/U0/u_gaussianF_ip_dut_inst/u_gaussianF_ip_src_gaussianFilter/u_frameBasedGaussianFilter/u_gaussianKernel/mergedDelay_regin_2_reg[124]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y129        FDRE (Prop_fdre_C_Q)         0.164     1.179 r  design_1_i/gaussianF_ip_0/U0/u_gaussianF_ip_dut_inst/u_gaussianF_ip_src_gaussianFilter/u_frameBasedGaussianFilter/u_gaussianKernel/mergedDelay_regin_2_reg[124]/Q
                         net (fo=1, routed)           0.102     1.281    design_1_i/gaussianF_ip_0/U0/u_gaussianF_ip_dut_inst/u_gaussianF_ip_src_gaussianFilter/u_frameBasedGaussianFilter/u_gaussianKernel/u_ShiftRegisterRAM_3/wr_din[124]
    RAMB36_X4Y26         RAMB36E1                                     r  design_1_i/gaussianF_ip_0/U0/u_gaussianF_ip_dut_inst/u_gaussianF_ip_src_gaussianFilter/u_frameBasedGaussianFilter/u_gaussianKernel/u_ShiftRegisterRAM_3/ram_reg_1/DIBDI[20]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=36558, routed)       0.989     1.355    design_1_i/gaussianF_ip_0/U0/u_gaussianF_ip_dut_inst/u_gaussianF_ip_src_gaussianFilter/u_frameBasedGaussianFilter/u_gaussianKernel/u_ShiftRegisterRAM_3/IPCORE_CLK
    RAMB36_X4Y26         RAMB36E1                                     r  design_1_i/gaussianF_ip_0/U0/u_gaussianF_ip_dut_inst/u_gaussianF_ip_src_gaussianFilter/u_frameBasedGaussianFilter/u_gaussianKernel/u_ShiftRegisterRAM_3/ram_reg_1/CLKBWRCLK
                         clock pessimism             -0.288     1.067    
    RAMB36_X4Y26         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIBDI[20])
                                                      0.155     1.222    design_1_i/gaussianF_ip_0/U0/u_gaussianF_ip_dut_inst/u_gaussianF_ip_src_gaussianFilter/u_frameBasedGaussianFilter/u_gaussianKernel/u_ShiftRegisterRAM_3/ram_reg_1
  -------------------------------------------------------------------
                         required time                         -1.222    
                         arrival time                           1.281    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 design_1_i/axi_vdma_1/U0/GEN_SPRT_FOR_S2MM.GEN_S2MM_DRE_OFF_SKID.I_S2MM_SKID_FLUSH_SOF/sig_data_reg_out_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/axi_vdma_1/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_SYNC_FIFO_FLUSH_SOF.I_LINEBUFFER_FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/DIADI[21]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.267ns  (logic 0.164ns (61.470%)  route 0.103ns (38.530%))
  Logic Levels:           0  
  Clock Path Skew:        0.052ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.258ns
    Source Clock Delay      (SCD):    0.924ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=36558, routed)       0.588     0.924    design_1_i/axi_vdma_1/U0/GEN_SPRT_FOR_S2MM.GEN_S2MM_DRE_OFF_SKID.I_S2MM_SKID_FLUSH_SOF/s_axis_s2mm_aclk
    SLICE_X22Y18         FDRE                                         r  design_1_i/axi_vdma_1/U0/GEN_SPRT_FOR_S2MM.GEN_S2MM_DRE_OFF_SKID.I_S2MM_SKID_FLUSH_SOF/sig_data_reg_out_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y18         FDRE (Prop_fdre_C_Q)         0.164     1.088 r  design_1_i/axi_vdma_1/U0/GEN_SPRT_FOR_S2MM.GEN_S2MM_DRE_OFF_SKID.I_S2MM_SKID_FLUSH_SOF/sig_data_reg_out_reg[21]/Q
                         net (fo=1, routed)           0.103     1.190    design_1_i/axi_vdma_1/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_SYNC_FIFO_FLUSH_SOF.I_LINEBUFFER_FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/dina[21]
    RAMB36_X1Y3          RAMB36E1                                     r  design_1_i/axi_vdma_1/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_SYNC_FIFO_FLUSH_SOF.I_LINEBUFFER_FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/DIADI[21]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=36558, routed)       0.892     1.258    design_1_i/axi_vdma_1/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_SYNC_FIFO_FLUSH_SOF.I_LINEBUFFER_FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clka
    RAMB36_X1Y3          RAMB36E1                                     r  design_1_i/axi_vdma_1/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_SYNC_FIFO_FLUSH_SOF.I_LINEBUFFER_FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKBWRCLK
                         clock pessimism             -0.282     0.975    
    RAMB36_X1Y3          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIADI[21])
                                                      0.155     1.130    design_1_i/axi_vdma_1/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_SYNC_FIFO_FLUSH_SOF.I_LINEBUFFER_FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg
  -------------------------------------------------------------------
                         required time                         -1.130    
                         arrival time                           1.190    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 design_1_i/smartconnect_0/inst/s01_entry_pipeline/s01_mmu/inst/r_sreg/m_vector_i_reg[1080]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/axi_vdma_3/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_FLUSH_SOF.GEN_LINEBUFFER.GEN_SYNC_FIFO.I_LINEBUFFER_FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/DIADI[21]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.267ns  (logic 0.164ns (61.470%)  route 0.103ns (38.530%))
  Logic Levels:           0  
  Clock Path Skew:        0.052ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.253ns
    Source Clock Delay      (SCD):    0.919ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=36558, routed)       0.583     0.919    design_1_i/smartconnect_0/inst/s01_entry_pipeline/s01_mmu/inst/r_sreg/aclk
    SLICE_X22Y23         FDRE                                         r  design_1_i/smartconnect_0/inst/s01_entry_pipeline/s01_mmu/inst/r_sreg/m_vector_i_reg[1080]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y23         FDRE (Prop_fdre_C_Q)         0.164     1.082 r  design_1_i/smartconnect_0/inst/s01_entry_pipeline/s01_mmu/inst/r_sreg/m_vector_i_reg[1080]/Q
                         net (fo=1, routed)           0.103     1.185    design_1_i/axi_vdma_3/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_FLUSH_SOF.GEN_LINEBUFFER.GEN_SYNC_FIFO.I_LINEBUFFER_FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/dina[21]
    RAMB36_X1Y4          RAMB36E1                                     r  design_1_i/axi_vdma_3/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_FLUSH_SOF.GEN_LINEBUFFER.GEN_SYNC_FIFO.I_LINEBUFFER_FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/DIADI[21]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=36558, routed)       0.887     1.253    design_1_i/axi_vdma_3/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_FLUSH_SOF.GEN_LINEBUFFER.GEN_SYNC_FIFO.I_LINEBUFFER_FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clka
    RAMB36_X1Y4          RAMB36E1                                     r  design_1_i/axi_vdma_3/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_FLUSH_SOF.GEN_LINEBUFFER.GEN_SYNC_FIFO.I_LINEBUFFER_FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKBWRCLK
                         clock pessimism             -0.282     0.970    
    RAMB36_X1Y4          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIADI[21])
                                                      0.155     1.125    design_1_i/axi_vdma_3/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_FLUSH_SOF.GEN_LINEBUFFER.GEN_SYNC_FIFO.I_LINEBUFFER_FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg
  -------------------------------------------------------------------
                         required time                         -1.125    
                         arrival time                           1.185    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 design_1_i/gaussianF_ip_0/U0/u_gaussianF_ip_dut_inst/u_gaussianF_ip_src_gaussianFilter/u_frameBasedGaussianFilter/u_gaussianKernel/mergedDelay_regin_2_reg[75]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/gaussianF_ip_0/U0/u_gaussianF_ip_dut_inst/u_gaussianF_ip_src_gaussianFilter/u_frameBasedGaussianFilter/u_gaussianKernel/u_ShiftRegisterRAM_3/ram_reg_1/DIADI[3]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.264ns  (logic 0.164ns (62.088%)  route 0.100ns (37.912%))
  Logic Levels:           0  
  Clock Path Skew:        0.049ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.355ns
    Source Clock Delay      (SCD):    1.018ns
    Clock Pessimism Removal (CPR):    0.288ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=36558, routed)       0.682     1.018    design_1_i/gaussianF_ip_0/U0/u_gaussianF_ip_dut_inst/u_gaussianF_ip_src_gaussianFilter/u_frameBasedGaussianFilter/u_gaussianKernel/IPCORE_CLK
    SLICE_X90Y132        FDRE                                         r  design_1_i/gaussianF_ip_0/U0/u_gaussianF_ip_dut_inst/u_gaussianF_ip_src_gaussianFilter/u_frameBasedGaussianFilter/u_gaussianKernel/mergedDelay_regin_2_reg[75]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y132        FDRE (Prop_fdre_C_Q)         0.164     1.182 r  design_1_i/gaussianF_ip_0/U0/u_gaussianF_ip_dut_inst/u_gaussianF_ip_src_gaussianFilter/u_frameBasedGaussianFilter/u_gaussianKernel/mergedDelay_regin_2_reg[75]/Q
                         net (fo=1, routed)           0.100     1.282    design_1_i/gaussianF_ip_0/U0/u_gaussianF_ip_dut_inst/u_gaussianF_ip_src_gaussianFilter/u_frameBasedGaussianFilter/u_gaussianKernel/u_ShiftRegisterRAM_3/wr_din[75]
    RAMB36_X4Y26         RAMB36E1                                     r  design_1_i/gaussianF_ip_0/U0/u_gaussianF_ip_dut_inst/u_gaussianF_ip_src_gaussianFilter/u_frameBasedGaussianFilter/u_gaussianKernel/u_ShiftRegisterRAM_3/ram_reg_1/DIADI[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=36558, routed)       0.989     1.355    design_1_i/gaussianF_ip_0/U0/u_gaussianF_ip_dut_inst/u_gaussianF_ip_src_gaussianFilter/u_frameBasedGaussianFilter/u_gaussianKernel/u_ShiftRegisterRAM_3/IPCORE_CLK
    RAMB36_X4Y26         RAMB36E1                                     r  design_1_i/gaussianF_ip_0/U0/u_gaussianF_ip_dut_inst/u_gaussianF_ip_src_gaussianFilter/u_frameBasedGaussianFilter/u_gaussianKernel/u_ShiftRegisterRAM_3/ram_reg_1/CLKBWRCLK
                         clock pessimism             -0.288     1.067    
    RAMB36_X4Y26         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIADI[3])
                                                      0.155     1.222    design_1_i/gaussianF_ip_0/U0/u_gaussianF_ip_dut_inst/u_gaussianF_ip_src_gaussianFilter/u_frameBasedGaussianFilter/u_gaussianKernel/u_ShiftRegisterRAM_3/ram_reg_1
  -------------------------------------------------------------------
                         required time                         -1.222    
                         arrival time                           1.282    
  -------------------------------------------------------------------
                         slack                                  0.060    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     DSP48E1/CLK         n/a            2.863         20.000      17.137     DSP48_X3Y23   design_1_i/gaussianF_ip_0/U0/u_gaussianF_ip_dut_inst/u_gaussianF_ip_src_gaussianFilter/u_singleToUint32/u_nfp_pow_comp/Delay2_reg_1_reg[0]/CLK
Min Period        n/a     DSP48E1/CLK         n/a            2.863         20.000      17.137     DSP48_X3Y6    design_1_i/gaussianF_ip_0/U0/u_gaussianF_ip_dut_inst/u_gaussianF_ip_src_gaussianFilter/u_uint32Tosingle2/u_nfp_pow_comp/Delay2_reg_1_reg[0]/CLK
Min Period        n/a     DSP48E1/CLK         n/a            2.863         20.000      17.137     DSP48_X4Y10   design_1_i/gaussianF_ip_0/U0/u_gaussianF_ip_dut_inst/u_gaussianF_ip_src_gaussianFilter/u_uint32Tosingle2/u_nfp_pow_comp_1/Delay2_reg_1_reg[0]/CLK
Min Period        n/a     DSP48E1/CLK         n/a            2.863         20.000      17.137     DSP48_X3Y39   design_1_i/gaussianF_ip_0/U0/u_gaussianF_ip_dut_inst/u_gaussianF_ip_src_gaussianFilter/u_singleToUint32/u_nfp_log_comp/Delay14_PS_17_18_reg_reg[0]/CLK
Min Period        n/a     DSP48E1/CLK         n/a            2.723         20.000      17.277     DSP48_X3Y37   design_1_i/gaussianF_ip_0/U0/u_gaussianF_ip_dut_inst/u_gaussianF_ip_src_gaussianFilter/u_singleToUint32/u_nfp_log_comp/Delay14_PS_17_18_reg_reg[0]__0/CLK
Min Period        n/a     DSP48E1/CLK         n/a            2.723         20.000      17.277     DSP48_X3Y20   design_1_i/gaussianF_ip_0/U0/u_gaussianF_ip_dut_inst/u_gaussianF_ip_src_gaussianFilter/u_singleToUint32/u_nfp_pow_comp/Delay_reg_2_reg[0]/CLK
Min Period        n/a     DSP48E1/CLK         n/a            2.723         20.000      17.277     DSP48_X2Y4    design_1_i/gaussianF_ip_0/U0/u_gaussianF_ip_dut_inst/u_gaussianF_ip_src_gaussianFilter/u_uint32Tosingle2/u_nfp_pow_comp/Delay_reg_2_reg[0]/CLK
Min Period        n/a     DSP48E1/CLK         n/a            2.723         20.000      17.277     DSP48_X3Y8    design_1_i/gaussianF_ip_0/U0/u_gaussianF_ip_dut_inst/u_gaussianF_ip_src_gaussianFilter/u_uint32Tosingle2/u_nfp_pow_comp_1/Delay_reg_2_reg[0]/CLK
Min Period        n/a     DSP48E1/CLK         n/a            2.723         20.000      17.277     DSP48_X4Y46   design_1_i/gaussianF_ip_0/U0/u_gaussianF_ip_dut_inst/u_gaussianF_ip_src_gaussianFilter/u_singleToUint32/u_nfp_log_comp/Delay2_PS_19_20_reg_reg[0]/CLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.234         20.000      17.766     RAMB18_X5Y16  design_1_i/gaussianF_ip_0/U0/u_gaussianF_ip_dut_inst/u_gaussianF_ip_src_gaussianFilter/u_singleToUint32/u_ShiftRegisterRAM/ram_reg/CLKARDCLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.050         10.000      8.950      SLICE_X34Y58  design_1_i/smartconnect_1/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_114_119/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.050         10.000      8.950      SLICE_X34Y58  design_1_i/smartconnect_1/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_114_119/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.050         10.000      8.950      SLICE_X34Y58  design_1_i/smartconnect_1/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_114_119/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.050         10.000      8.950      SLICE_X34Y58  design_1_i/smartconnect_1/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_114_119/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.050         10.000      8.950      SLICE_X34Y58  design_1_i/smartconnect_1/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_114_119/RAMC/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.050         10.000      8.950      SLICE_X34Y58  design_1_i/smartconnect_1/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_114_119/RAMC_D1/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.050         10.000      8.950      SLICE_X34Y58  design_1_i/smartconnect_1/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_114_119/RAMD/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.050         10.000      8.950      SLICE_X34Y58  design_1_i/smartconnect_1/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_114_119/RAMD_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.050         10.000      8.950      SLICE_X34Y59  design_1_i/smartconnect_1/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_90_95/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.050         10.000      8.950      SLICE_X34Y59  design_1_i/smartconnect_1/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_90_95/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.050         10.000      8.950      SLICE_X38Y29  design_1_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.050         10.000      8.950      SLICE_X38Y29  design_1_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.050         10.000      8.950      SLICE_X38Y29  design_1_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.050         10.000      8.950      SLICE_X38Y29  design_1_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.050         10.000      8.950      SLICE_X38Y29  design_1_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.050         10.000      8.950      SLICE_X38Y29  design_1_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMC_D1/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.050         10.000      8.950      SLICE_X38Y29  design_1_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMD/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.050         10.000      8.950      SLICE_X38Y29  design_1_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMD_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.050         10.000      8.950      SLICE_X38Y28  design_1_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_12_13/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.050         10.000      8.950      SLICE_X38Y28  design_1_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_12_13/RAMA_D1/CLK



