Timing Violation Report Min Delay Analysis

SmartTime Version v12.3
Microsemi Corporation - Microsemi Libero Software Release v12.3 (Version 12.800.0.16)
Date: Tue Jan  7 18:04:14 2020


Design: top
Family: PolarFire
Die: MPF300TS
Package: FCG1152
Temperature Range: -40 - 100 C
Voltage Range: 1.0185 - 1.0815 V
Speed Grade: -1
Design State: Post-Layout
Data source: Production
Multi Corner Report Operating Conditions: slow_lv_ht, slow_lv_lt, fast_hv_lt
Scenario for Timing Analysis: timing_analysis


Path 1
  From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/cmd_fifo_wr_data_reg3[59]:CLK
  To:   PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/cmd_fifo_wr_data_reg4[59]:D
  Delay (ns):              0.169
  Slack (ns):              0.025
  Arrival (ns):            3.751
  Required (ns):           3.726
  Operating Conditions: fast_hv_lt

Path 2
  From: AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[2].slvcnv/slvCDC/genblk1.cdc_AWChan/wrPtr_s1[1]:CLK
  To:   AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[2].slvcnv/slvCDC/genblk1.cdc_AWChan/wrPtr_s2[1]:D
  Delay (ns):              0.175
  Slack (ns):              0.028
  Arrival (ns):            3.767
  Required (ns):           3.739
  Operating Conditions: fast_hv_lt

Path 3
  From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/wr_data_delay_fifo_rd_data_reg[48]:CLK
  To:   PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/wr_data_packed[112]:D
  Delay (ns):              0.172
  Slack (ns):              0.029
  Arrival (ns):            3.791
  Required (ns):           3.762
  Operating Conditions: fast_hv_lt

Path 4
  From: PF_DDR4_SS_0/MSC_i_229/MSC_i_230/MSC_i_233/MSC_i_235/wr_data_packed[72]:CLK
  To:   PF_DDR4_SS_0/MSC_i_229/MSC_i_230/MSC_i_233/MSC_i_235/wr_data_fifo_wr_data[72]:D
  Delay (ns):              0.186
  Slack (ns):              0.041
  Arrival (ns):            7.934
  Required (ns):           7.893
  Operating Conditions: fast_hv_lt

Path 5
  From: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/u_register_bank/pipelined_generate_block.IOG_DM_TXDATA_OUT[12]:CLK
  To:   PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dm_txdata_in_reg[12]:D
  Delay (ns):              0.183
  Slack (ns):              0.042
  Arrival (ns):            7.933
  Required (ns):           7.891
  Operating Conditions: fast_hv_lt

Path 6
  From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/cmd_fifo_wr_data_reg3[50]:CLK
  To:   PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/cmd_fifo_wr_data_reg4[50]:D
  Delay (ns):              0.187
  Slack (ns):              0.043
  Arrival (ns):            3.769
  Required (ns):           3.726
  Operating Conditions: fast_hv_lt

Path 7
  From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/cmd_fifo_wr_data_reg3[57]:CLK
  To:   PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/cmd_fifo_wr_data_reg4[57]:D
  Delay (ns):              0.187
  Slack (ns):              0.043
  Arrival (ns):            3.769
  Required (ns):           3.726
  Operating Conditions: fast_hv_lt

Path 8
  From: PF_DDR4_SS_0/MSC_i_229/MSC_i_230/MSC_i_233/MSC_i_543/MSC_i_546/data_r1_Z[13]:CLK
  To:   PF_DDR4_SS_0/MSC_i_229/MSC_i_230/MSC_i_233/MSC_i_543/MSC_i_546/data_r2_Z[13]:D
  Delay (ns):              0.194
  Slack (ns):              0.049
  Arrival (ns):            7.942
  Required (ns):           7.893
  Operating Conditions: fast_hv_lt

Path 9
  From: PF_DDR4_SS_0/MSC_i_229/MSC_i_230/MSC_i_233/MSC_i_359/MSC_i_360/MSC_i_376/data_shifter_gen[30].data_shifter[30][1]:CLK
  To:   PF_DDR4_SS_0/MSC_i_229/MSC_i_230/MSC_i_233/MSC_i_359/MSC_i_360/MSC_i_376/data_shifter_gen[29].data_shifter[29][1]:D
  Delay (ns):              0.163
  Slack (ns):              0.056
  Arrival (ns):            7.920
  Required (ns):           7.864
  Operating Conditions: fast_hv_lt

Path 10
  From: PF_DDR4_SS_0/MSC_i_229/MSC_i_230/MSC_i_233/MSC_i_359/MSC_i_360/MSC_i_376/data_shifter_gen[4].data_shifter[4][0]:CLK
  To:   PF_DDR4_SS_0/MSC_i_229/MSC_i_230/MSC_i_233/MSC_i_359/MSC_i_360/MSC_i_376/data_shifter_gen[3].data_shifter[3][0]:D
  Delay (ns):              0.130
  Slack (ns):              0.062
  Arrival (ns):            7.866
  Required (ns):           7.804
  Operating Conditions: fast_hv_lt

Path 11
  From: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[2].RDLVL_TRAIN/gate_training/pre_iog_counter[1]:CLK
  To:   PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[2].RDLVL_TRAIN/gate_training/pre_iog_en_output_registered_2[3]:SLn
  Delay (ns):              0.162
  Slack (ns):              0.062
  Arrival (ns):            7.898
  Required (ns):           7.836
  Operating Conditions: fast_hv_lt

Path 12
  From: PF_DDR4_SS_0/MSC_i_229/MSC_i_230/MSC_i_233/MSC_i_564/dfi_address_r2[4]:CLK
  To:   PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/u_register_bank/pipelined_generate_block.DFI_ADDRESS_P0_OUT[4]:D
  Delay (ns):              0.131
  Slack (ns):              0.063
  Arrival (ns):            7.868
  Required (ns):           7.805
  Operating Conditions: fast_hv_lt

Path 13
  From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/w_valid_attr_sh_gen[0].w_valid_attr_sh[0][15]:CLK
  To:   PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/w_valid_attr_sh_gen[0].w_valid_attr_sh[0][16]:D
  Delay (ns):              0.131
  Slack (ns):              0.063
  Arrival (ns):            3.745
  Required (ns):           3.682
  Operating Conditions: fast_hv_lt

Path 14
  From: AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk4.wrs/holdDat[36]:CLK
  To:   AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk4.wrs/sDat[36]:D
  Delay (ns):              0.213
  Slack (ns):              0.063
  Arrival (ns):            7.959
  Required (ns):           7.896
  Operating Conditions: fast_hv_lt

Path 15
  From: PF_DDR4_SS_0/MSC_i_229/MSC_i_230/MSC_i_233/MSC_i_235/MSC_i_276/MSC_i_277/MSC_i_289/MSC_i_291/MSC_i_294/s0:CLK
  To:   PF_DDR4_SS_0/MSC_i_229/MSC_i_230/MSC_i_233/MSC_i_235/MSC_i_276/MSC_i_277/MSC_i_289/MSC_i_291/MSC_i_294/s1:D
  Delay (ns):              0.131
  Slack (ns):              0.063
  Arrival (ns):            7.871
  Required (ns):           7.808
  Operating Conditions: fast_hv_lt

Path 16
  From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/MSC_i_104/MSC_i_105/MSC_i_121/MSC_i_123/MSC_i_128/s0:CLK
  To:   PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/MSC_i_104/MSC_i_105/MSC_i_121/MSC_i_123/MSC_i_128/s1:D
  Delay (ns):              0.131
  Slack (ns):              0.063
  Arrival (ns):            3.727
  Required (ns):           3.664
  Operating Conditions: fast_hv_lt

Path 17
  From: PF_DDR4_SS_0/MSC_i_229/MSC_i_230/MSC_i_233/MSC_i_564/dfi_bank_r2[2]:CLK
  To:   PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/u_register_bank/pipelined_generate_block.DFI_BG_P0_OUT[0]:D
  Delay (ns):              0.131
  Slack (ns):              0.063
  Arrival (ns):            7.863
  Required (ns):           7.800
  Operating Conditions: fast_hv_lt

Path 18
  From: PF_DDR4_SS_0/MSC_i_229/MSC_i_230/MSC_i_233/MSC_i_235/cmd_fifo_wr_data_reg3[8]:CLK
  To:   PF_DDR4_SS_0/MSC_i_229/MSC_i_230/MSC_i_233/MSC_i_235/cmd_fifo_wr_data_reg4[8]:D
  Delay (ns):              0.131
  Slack (ns):              0.064
  Arrival (ns):            7.877
  Required (ns):           7.813
  Operating Conditions: fast_hv_lt

Path 19
  From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/cmd_fifo_wr_data_reg3[5]:CLK
  To:   PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/cmd_fifo_wr_data_reg4[5]:D
  Delay (ns):              0.131
  Slack (ns):              0.064
  Arrival (ns):            3.713
  Required (ns):           3.649
  Operating Conditions: fast_hv_lt

Path 20
  From: PF_DDR4_SS_0/MSC_i_229/MSC_i_230/MSC_i_233/MSC_i_564/dfi_bank_r2[0]:CLK
  To:   PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/u_register_bank/pipelined_generate_block.DFI_BANK_P0_OUT[0]:D
  Delay (ns):              0.131
  Slack (ns):              0.064
  Arrival (ns):            7.863
  Required (ns):           7.799
  Operating Conditions: fast_hv_lt

Path 21
  From: PF_DDR4_SS_0/MSC_i_229/MSC_i_230/MSC_i_233/MSC_i_235/MSC_i_248/MSC_i_249/MSC_i_251/MSC_i_253/MSC_i_260/s0:CLK
  To:   PF_DDR4_SS_0/MSC_i_229/MSC_i_230/MSC_i_233/MSC_i_235/MSC_i_248/MSC_i_249/MSC_i_251/MSC_i_253/MSC_i_260/s1:D
  Delay (ns):              0.131
  Slack (ns):              0.064
  Arrival (ns):            7.885
  Required (ns):           7.821
  Operating Conditions: fast_hv_lt

Path 22
  From: PF_DDR4_SS_0/MSC_i_229/MSC_i_230/MSC_i_233/MSC_i_564/dfi_act_n_r2:CLK
  To:   PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/u_register_bank/pipelined_generate_block.DFI_ACT_N_P0_OUT:D
  Delay (ns):              0.131
  Slack (ns):              0.064
  Arrival (ns):            7.863
  Required (ns):           7.799
  Operating Conditions: fast_hv_lt

Path 23
  From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/cmd_fifo_wr_data_reg3[0]:CLK
  To:   PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/cmd_fifo_wr_data_reg4[0]:D
  Delay (ns):              0.131
  Slack (ns):              0.064
  Arrival (ns):            3.717
  Required (ns):           3.653
  Operating Conditions: fast_hv_lt

Path 24
  From: PF_DDR4_SS_0/MSC_i_229/MSC_i_230/MSC_i_233/MSC_i_235/awaddr_r1[29]:CLK
  To:   PF_DDR4_SS_0/MSC_i_229/MSC_i_230/MSC_i_233/MSC_i_235/wr_cmd_wr_data[29]:D
  Delay (ns):              0.131
  Slack (ns):              0.064
  Arrival (ns):            7.879
  Required (ns):           7.815
  Operating Conditions: fast_hv_lt

Path 25
  From: CoreDMA_IO_CTRL_0/UART_SD_0/cmd_ctrlr_0/clk_count2[17]:CLK
  To:   CoreDMA_IO_CTRL_0/UART_SD_0/cmd_ctrlr_0/clk_cnt[6][1]:D
  Delay (ns):              0.131
  Slack (ns):              0.064
  Arrival (ns):            7.877
  Required (ns):           7.813
  Operating Conditions: fast_hv_lt

Path 26
  From: CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAI00OI/CAXI4DMAI10_Z[2]:CLK
  To:   CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAOOlOI/CAXI4DMAO0O1I/CAXI4DMAOOOll[2]:D
  Delay (ns):              0.211
  Slack (ns):              0.064
  Arrival (ns):            7.971
  Required (ns):           7.907
  Operating Conditions: fast_hv_lt

Path 27
  From: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[2].RDLVL_TRAIN/gate_training/pre_iog_counter[1]:CLK
  To:   PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[2].RDLVL_TRAIN/gate_training/pre_iog_en_output_registered_2[15]:SLn
  Delay (ns):              0.164
  Slack (ns):              0.064
  Arrival (ns):            7.900
  Required (ns):           7.836
  Operating Conditions: fast_hv_lt

Path 28
  From: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[2].RDLVL_TRAIN/gate_training/pre_iog_counter[1]:CLK
  To:   PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[2].RDLVL_TRAIN/gate_training/pre_iog_en_output_registered_2[10]:SLn
  Delay (ns):              0.164
  Slack (ns):              0.064
  Arrival (ns):            7.900
  Required (ns):           7.836
  Operating Conditions: fast_hv_lt

Path 29
  From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/MSC_i_202/data_shifter_gen[8].data_shifter[8][0]:CLK
  To:   PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/MSC_i_202/data_shifter_gen[7].data_shifter[7][0]:D
  Delay (ns):              0.131
  Slack (ns):              0.064
  Arrival (ns):            3.747
  Required (ns):           3.683
  Operating Conditions: fast_hv_lt

Path 30
  From: PF_DDR4_SS_0/MSC_i_229/MSC_i_230/MSC_i_233/MSC_i_359/MSC_i_360/rd_cmd_sh[0]:CLK
  To:   PF_DDR4_SS_0/MSC_i_229/MSC_i_230/MSC_i_233/MSC_i_359/MSC_i_360/rd_cmd_sh[1]:D
  Delay (ns):              0.132
  Slack (ns):              0.065
  Arrival (ns):            7.874
  Required (ns):           7.809
  Operating Conditions: fast_hv_lt

Path 31
  From: CoreDMA_IO_CTRL_0/UART_SD_0/cmd_ctrlr_0/clk_count2[3]:CLK
  To:   CoreDMA_IO_CTRL_0/UART_SD_0/cmd_ctrlr_0/clk_cnt[4][3]:D
  Delay (ns):              0.132
  Slack (ns):              0.065
  Arrival (ns):            7.876
  Required (ns):           7.811
  Operating Conditions: fast_hv_lt

Path 32
  From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/MSC_i_192/lat_n0.resettable.data_shifter_1_[0]:CLK
  To:   PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/MSC_i_192/lat_n0.resettable.data_shifter_2_[0]:D
  Delay (ns):              0.132
  Slack (ns):              0.065
  Arrival (ns):            3.753
  Required (ns):           3.688
  Operating Conditions: fast_hv_lt

Path 33
  From: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/u_register_bank/pipelined_generate_block.IOG_DQ_TXDATA_OUT[70]:CLK
  To:   PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg[70]:D
  Delay (ns):              0.132
  Slack (ns):              0.065
  Arrival (ns):            7.870
  Required (ns):           7.805
  Operating Conditions: fast_hv_lt

Path 34
  From: PF_DDR4_SS_0/MSC_i_229/MSC_i_230/MSC_i_233/MSC_i_235/wr_data_packed[96]:CLK
  To:   PF_DDR4_SS_0/MSC_i_229/MSC_i_230/MSC_i_233/MSC_i_235/wr_data_fifo_wr_data[96]:D
  Delay (ns):              0.133
  Slack (ns):              0.065
  Arrival (ns):            7.902
  Required (ns):           7.837
  Operating Conditions: fast_hv_lt

Path 35
  From: PF_DDR4_SS_0/MSC_i_229/MSC_i_230/MSC_i_233/MSC_i_359/MSC_i_360/rd_cmd_sh[3]:CLK
  To:   PF_DDR4_SS_0/MSC_i_229/MSC_i_230/MSC_i_233/MSC_i_359/MSC_i_360/rd_cmd_sh[4]:D
  Delay (ns):              0.133
  Slack (ns):              0.065
  Arrival (ns):            7.875
  Required (ns):           7.810
  Operating Conditions: fast_hv_lt

Path 36
  From: PF_DDR4_SS_0/MSC_i_229/MSC_i_230/MSC_i_233/MSC_i_359/MSC_i_360/MSC_i_376/data_shifter_gen[4].data_shifter[4][1]:CLK
  To:   PF_DDR4_SS_0/MSC_i_229/MSC_i_230/MSC_i_233/MSC_i_359/MSC_i_360/MSC_i_376/data_shifter_gen[3].data_shifter[3][1]:D
  Delay (ns):              0.133
  Slack (ns):              0.066
  Arrival (ns):            7.875
  Required (ns):           7.809
  Operating Conditions: fast_hv_lt

Path 37
  From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/MSC_i_198/lat_n0.resettable.data_shifter_1_[115]:CLK
  To:   PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/MSC_i_198/lat_n0.resettable.data_shifter_2_[115]:D
  Delay (ns):              0.134
  Slack (ns):              0.066
  Arrival (ns):            3.758
  Required (ns):           3.692
  Operating Conditions: fast_hv_lt

Path 38
  From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_213/MSC_i_216/data_r1[1]:CLK
  To:   PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_213/MSC_i_216/data_r2[1]:D
  Delay (ns):              0.133
  Slack (ns):              0.066
  Arrival (ns):            3.722
  Required (ns):           3.656
  Operating Conditions: fast_hv_lt

Path 39
  From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/MSC_i_21/MSC_i_22/MSC_i_24/din_gray_r[8]:CLK
  To:   PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/MSC_i_21/MSC_i_22/MSC_i_24/MSC_i_26/MSC_i_29/s0:D
  Delay (ns):              0.133
  Slack (ns):              0.066
  Arrival (ns):            3.738
  Required (ns):           3.672
  Operating Conditions: fast_hv_lt

Path 40
  From: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/IOG_IF/move_int[15]:CLK
  To:   PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[15]:D
  Delay (ns):              0.134
  Slack (ns):              0.066
  Arrival (ns):            7.864
  Required (ns):           7.798
  Operating Conditions: fast_hv_lt

Path 41
  From: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/genblk2[2].u_dqsw270_flags/noise_detect/data_0[0]:CLK
  To:   PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/genblk2[2].u_dqsw270_flags/noise_detect/data_1[0]:D
  Delay (ns):              0.133
  Slack (ns):              0.066
  Arrival (ns):            7.863
  Required (ns):           7.797
  Operating Conditions: fast_hv_lt

Path 42
  From: PF_DDR4_SS_0/MSC_i_229/MSC_i_230/MSC_i_233/MSC_i_235/cmd_fifo_wr_data_reg3[1]:CLK
  To:   PF_DDR4_SS_0/MSC_i_229/MSC_i_230/MSC_i_233/MSC_i_235/cmd_fifo_wr_data_reg4[1]:D
  Delay (ns):              0.133
  Slack (ns):              0.066
  Arrival (ns):            7.880
  Required (ns):           7.814
  Operating Conditions: fast_hv_lt

Path 43
  From: PF_DDR4_SS_0/MSC_i_229/MSC_i_230/MSC_i_233/MSC_i_563/data_shifter_gen[1].data_shifter[1][20]:CLK
  To:   PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/u_register_bank/pipelined_generate_block.IOG_DQ_TXDATA_OUT[38]:D
  Delay (ns):              0.132
  Slack (ns):              0.066
  Arrival (ns):            7.879
  Required (ns):           7.813
  Operating Conditions: fast_hv_lt

Path 44
  From: PF_DDR4_SS_0/MSC_i_229/MSC_i_230/MSC_i_233/MSC_i_359/MSC_i_360/rd_cmd_sh[4]:CLK
  To:   PF_DDR4_SS_0/MSC_i_229/MSC_i_230/MSC_i_233/MSC_i_359/MSC_i_360/rd_cmd_sh[5]:D
  Delay (ns):              0.134
  Slack (ns):              0.067
  Arrival (ns):            7.876
  Required (ns):           7.809
  Operating Conditions: fast_hv_lt

Path 45
  From: PF_DDR4_SS_0/MSC_i_229/MSC_i_230/MSC_i_233/MSC_i_235/wr_data_packed[232]:CLK
  To:   PF_DDR4_SS_0/MSC_i_229/MSC_i_230/MSC_i_233/MSC_i_235/wr_data_fifo_wr_data[232]:D
  Delay (ns):              0.135
  Slack (ns):              0.067
  Arrival (ns):            7.901
  Required (ns):           7.834
  Operating Conditions: fast_hv_lt

Path 46
  From: PF_DDR4_SS_0/MSC_i_229/MSC_i_230/MSC_i_233/MSC_i_235/cmd_fifo_wr_data_reg3[79]:CLK
  To:   PF_DDR4_SS_0/MSC_i_229/MSC_i_230/MSC_i_233/MSC_i_235/cmd_fifo_wr_data_reg4[79]:D
  Delay (ns):              0.132
  Slack (ns):              0.067
  Arrival (ns):            7.869
  Required (ns):           7.802
  Operating Conditions: fast_hv_lt

Path 47
  From: PF_DDR4_SS_0/MSC_i_229/MSC_i_230/MSC_i_233/MSC_i_235/cmd_fifo_wr_data_reg3[6]:CLK
  To:   PF_DDR4_SS_0/MSC_i_229/MSC_i_230/MSC_i_233/MSC_i_235/cmd_fifo_wr_data_reg4[6]:D
  Delay (ns):              0.134
  Slack (ns):              0.067
  Arrival (ns):            7.881
  Required (ns):           7.814
  Operating Conditions: fast_hv_lt

Path 48
  From: PF_DDR4_SS_0/MSC_i_229/MSC_i_230/MSC_i_233/MSC_i_235/cmd_fifo_wr_data_reg2[28]:CLK
  To:   PF_DDR4_SS_0/MSC_i_229/MSC_i_230/MSC_i_233/MSC_i_235/cmd_fifo_wr_data_reg3[28]:D
  Delay (ns):              0.134
  Slack (ns):              0.067
  Arrival (ns):            7.872
  Required (ns):           7.805
  Operating Conditions: fast_hv_lt

Path 49
  From: CoreDMA_IO_CTRL_0/UART_SD_0/cmd_ctrlr_0/clk_count1[14]:CLK
  To:   CoreDMA_IO_CTRL_0/UART_SD_0/cmd_ctrlr_0/clk_cnt[1][6]:D
  Delay (ns):              0.135
  Slack (ns):              0.067
  Arrival (ns):            7.882
  Required (ns):           7.815
  Operating Conditions: fast_hv_lt

Path 50
  From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/cmd_fifo_wr_data_reg2[87]:CLK
  To:   PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/cmd_fifo_wr_data_reg3[87]:D
  Delay (ns):              0.134
  Slack (ns):              0.067
  Arrival (ns):            3.712
  Required (ns):           3.645
  Operating Conditions: fast_hv_lt

Path 51
  From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/MSC_i_198/lat_n0.resettable.data_shifter_0_[117]:CLK
  To:   PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/MSC_i_198/lat_n0.resettable.data_shifter_1_[117]:D
  Delay (ns):              0.133
  Slack (ns):              0.067
  Arrival (ns):            3.721
  Required (ns):           3.654
  Operating Conditions: fast_hv_lt

Path 52
  From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/MSC_i_202/data_shifter_gen[18].data_shifter[18][1]:CLK
  To:   PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/MSC_i_202/data_shifter_gen[17].data_shifter[17][1]:D
  Delay (ns):              0.132
  Slack (ns):              0.067
  Arrival (ns):            3.728
  Required (ns):           3.661
  Operating Conditions: fast_hv_lt

Path 53
  From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/MSC_i_202/data_shifter_gen[39].data_shifter[39][0]:CLK
  To:   PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/MSC_i_202/data_shifter_gen[38].data_shifter[38][0]:D
  Delay (ns):              0.134
  Slack (ns):              0.067
  Arrival (ns):            3.750
  Required (ns):           3.683
  Operating Conditions: fast_hv_lt

Path 54
  From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/MSC_i_21/MSC_i_22/MSC_i_24/MSC_i_26/MSC_i_28/s0:CLK
  To:   PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/MSC_i_21/MSC_i_22/MSC_i_24/MSC_i_26/MSC_i_28/s1:D
  Delay (ns):              0.133
  Slack (ns):              0.067
  Arrival (ns):            3.736
  Required (ns):           3.669
  Operating Conditions: fast_hv_lt

Path 55
  From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/cmd_fifo_wr_data_reg2[68]:CLK
  To:   PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/cmd_fifo_wr_data_reg3[68]:D
  Delay (ns):              0.134
  Slack (ns):              0.067
  Arrival (ns):            3.720
  Required (ns):           3.653
  Operating Conditions: fast_hv_lt

Path 56
  From: PF_RESET_0/PF_RESET_0/dff_7:CLK
  To:   PF_RESET_0/PF_RESET_0/dff_8:D
  Delay (ns):              0.134
  Slack (ns):              0.067
  Arrival (ns):            7.886
  Required (ns):           7.819
  Operating Conditions: fast_hv_lt

Path 57
  From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/MSC_i_192/lat_n0.resettable.data_shifter_2_[0]:CLK
  To:   PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_222/dfi_we_n_r1:D
  Delay (ns):              0.134
  Slack (ns):              0.067
  Arrival (ns):            3.755
  Required (ns):           3.688
  Operating Conditions: fast_hv_lt

Path 58
  From: PF_DDR4_SS_0/MSC_i_229/MSC_i_230/MSC_i_233/MSC_i_564/dfi_bank_r2[3]:CLK
  To:   PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/u_register_bank/pipelined_generate_block.DFI_BG_P0_OUT[1]:D
  Delay (ns):              0.134
  Slack (ns):              0.067
  Arrival (ns):            7.867
  Required (ns):           7.800
  Operating Conditions: fast_hv_lt

Path 59
  From: PF_DDR4_SS_0/MSC_i_229/MSC_i_230/MSC_i_233/MSC_i_388/MSC_i_517/fr4.dfi_in_p3_r:CLK
  To:   PF_DDR4_SS_0/MSC_i_229/MSC_i_230/MSC_i_233/MSC_i_563/data_shifter_gen[1].data_shifter[1][258]:D
  Delay (ns):              0.134
  Slack (ns):              0.067
  Arrival (ns):            7.883
  Required (ns):           7.816
  Operating Conditions: fast_hv_lt

Path 60
  From: PF_DDR4_SS_0/MSC_i_229/MSC_i_230/MSC_i_233/MSC_i_388/MSC_i_514/fr4.dfi_in_p3_r:CLK
  To:   PF_DDR4_SS_0/MSC_i_229/MSC_i_230/MSC_i_233/MSC_i_563/data_shifter_gen[1].data_shifter[1][222]:D
  Delay (ns):              0.134
  Slack (ns):              0.067
  Arrival (ns):            7.880
  Required (ns):           7.813
  Operating Conditions: fast_hv_lt

Path 61
  From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/w_valid_attr_sh_gen[0].w_valid_attr_sh[0][14]:CLK
  To:   PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/w_valid_attr_sh_gen[0].w_valid_attr_sh[0][15]:D
  Delay (ns):              0.134
  Slack (ns):              0.068
  Arrival (ns):            3.749
  Required (ns):           3.681
  Operating Conditions: fast_hv_lt

Path 62
  From: PF_DDR4_SS_0/MSC_i_229/MSC_i_230/MSC_i_233/MSC_i_235/wr_data_packed[166]:CLK
  To:   PF_DDR4_SS_0/MSC_i_229/MSC_i_230/MSC_i_233/MSC_i_235/wr_data_fifo_wr_data[166]:D
  Delay (ns):              0.135
  Slack (ns):              0.068
  Arrival (ns):            7.902
  Required (ns):           7.834
  Operating Conditions: fast_hv_lt

Path 63
  From: PF_DDR4_SS_0/MSC_i_229/MSC_i_230/MSC_i_233/MSC_i_235/MSC_i_298/MSC_i_299/MSC_i_301/MSC_i_303/MSC_i_304/s0:CLK
  To:   PF_DDR4_SS_0/MSC_i_229/MSC_i_230/MSC_i_233/MSC_i_235/MSC_i_298/MSC_i_299/MSC_i_301/MSC_i_303/MSC_i_304/s1:D
  Delay (ns):              0.135
  Slack (ns):              0.068
  Arrival (ns):            7.895
  Required (ns):           7.827
  Operating Conditions: fast_hv_lt

Path 64
  From: PF_DDR4_SS_0/MSC_i_229/MSC_i_230/MSC_i_233/MSC_i_235/MSC_i_248/MSC_i_249/MSC_i_251/MSC_i_253/MSC_i_257/s0:CLK
  To:   PF_DDR4_SS_0/MSC_i_229/MSC_i_230/MSC_i_233/MSC_i_235/MSC_i_248/MSC_i_249/MSC_i_251/MSC_i_253/MSC_i_257/s1:D
  Delay (ns):              0.135
  Slack (ns):              0.068
  Arrival (ns):            7.889
  Required (ns):           7.821
  Operating Conditions: fast_hv_lt

Path 65
  From: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/u_register_bank/pipelined_generate_block.IOG_DQ_TXDATA_OUT[62]:CLK
  To:   PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg[62]:D
  Delay (ns):              0.135
  Slack (ns):              0.068
  Arrival (ns):            7.877
  Required (ns):           7.809
  Operating Conditions: fast_hv_lt

Path 66
  From: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/IOG_IF/move_int[11]:CLK
  To:   PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[11]:D
  Delay (ns):              0.136
  Slack (ns):              0.068
  Arrival (ns):            7.866
  Required (ns):           7.798
  Operating Conditions: fast_hv_lt

Path 67
  From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/MSC_i_51/MSC_i_52/MSC_i_54/MSC_i_56/MSC_i_57/s0:CLK
  To:   PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/MSC_i_51/MSC_i_52/MSC_i_54/MSC_i_56/MSC_i_57/s1:D
  Delay (ns):              0.134
  Slack (ns):              0.068
  Arrival (ns):            3.718
  Required (ns):           3.650
  Operating Conditions: fast_hv_lt

Path 68
  From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/MSC_i_104/MSC_i_105/MSC_i_121/din_gray_r[10]:CLK
  To:   PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/MSC_i_104/MSC_i_105/MSC_i_121/MSC_i_123/MSC_i_126/s0:D
  Delay (ns):              0.135
  Slack (ns):              0.068
  Arrival (ns):            3.721
  Required (ns):           3.653
  Operating Conditions: fast_hv_lt

Path 69
  From: PF_DDR4_SS_0/MSC_i_229/MSC_i_230/MSC_i_233/MSC_i_564/dfi_cas_n_r2:CLK
  To:   PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/u_register_bank/pipelined_generate_block.DFI_CAS_N_P0_OUT:D
  Delay (ns):              0.134
  Slack (ns):              0.068
  Arrival (ns):            7.869
  Required (ns):           7.801
  Operating Conditions: fast_hv_lt

Path 70
  From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/MSC_i_198/lat_n0.resettable.data_shifter_1_[110]:CLK
  To:   PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/MSC_i_198/lat_n0.resettable.data_shifter_2_[110]:D
  Delay (ns):              0.136
  Slack (ns):              0.068
  Arrival (ns):            3.763
  Required (ns):           3.695
  Operating Conditions: fast_hv_lt

Path 71
  From: PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/gate_training/burst_detect_s:CLK
  To:   PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/gate_training/burst_detect_ss:D
  Delay (ns):              0.134
  Slack (ns):              0.068
  Arrival (ns):            3.723
  Required (ns):           3.655
  Operating Conditions: fast_hv_lt

Path 72
  From: PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/IOG_IF/move_int[14]:CLK
  To:   PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[14]:D
  Delay (ns):              0.136
  Slack (ns):              0.068
  Arrival (ns):            3.726
  Required (ns):           3.658
  Operating Conditions: fast_hv_lt

Path 73
  From: PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/IOG_IF/move_int[11]:CLK
  To:   PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[11]:D
  Delay (ns):              0.172
  Slack (ns):              0.068
  Arrival (ns):            3.762
  Required (ns):           3.694
  Operating Conditions: fast_hv_lt

Path 74
  From: AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[4].slvcnv/rgsl/genblk2.arrs/sDat[56]:CLK
  To:   PF_DDR4_SS_0/MSC_i_229/MSC_i_230/MSC_i_233/MSC_i_235/araddr_r1[25]:D
  Delay (ns):              0.135
  Slack (ns):              0.068
  Arrival (ns):            7.857
  Required (ns):           7.789
  Operating Conditions: fast_hv_lt

Path 75
  From: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/WRLVL/wrlvl_instances[3].uWrlvl/dq_in_reg[0]:CLK
  To:   PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/WRLVL/wrlvl_instances[3].uWrlvl/dq_in_reg_2[0]:D
  Delay (ns):              0.136
  Slack (ns):              0.068
  Arrival (ns):            7.876
  Required (ns):           7.808
  Operating Conditions: fast_hv_lt

Path 76
  From: PF_DDR4_SS_0/MSC_i_229/MSC_i_230/MSC_i_233/dfi_rddata_postdbi_r[112]:CLK
  To:   PF_DDR4_SS_0/MSC_i_229/MSC_i_230/MSC_i_233/l_rd_data_to_mp_r[112]:D
  Delay (ns):              0.135
  Slack (ns):              0.068
  Arrival (ns):            7.880
  Required (ns):           7.812
  Operating Conditions: fast_hv_lt

Path 77
  From: PF_DDR4_SS_0/MSC_i_229/MSC_i_230/MSC_i_233/MSC_i_563/data_shifter_gen[1].data_shifter[1][250]:CLK
  To:   PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/u_register_bank/pipelined_generate_block.IOG_DQ_TXDATA_OUT[81]:D
  Delay (ns):              0.135
  Slack (ns):              0.068
  Arrival (ns):            7.884
  Required (ns):           7.816
  Operating Conditions: fast_hv_lt

Path 78
  From: PF_DDR4_SS_0/MSC_i_229/MSC_i_230/MSC_i_233/MSC_i_359/MSC_i_360/MSC_i_380/data_shifter_gen[26].data_shifter[26][1]:CLK
  To:   PF_DDR4_SS_0/MSC_i_229/MSC_i_230/MSC_i_233/MSC_i_359/MSC_i_360/MSC_i_380/data_shifter_gen[25].data_shifter[25][1]:D
  Delay (ns):              0.134
  Slack (ns):              0.069
  Arrival (ns):            7.878
  Required (ns):           7.809
  Operating Conditions: fast_hv_lt

Path 79
  From: PF_DDR4_SS_0/MSC_i_229/MSC_i_230/MSC_i_233/MSC_i_359/MSC_i_360/MSC_i_380/data_shifter_gen[33].data_shifter[33][0]:CLK
  To:   PF_DDR4_SS_0/MSC_i_229/MSC_i_230/MSC_i_233/MSC_i_359/MSC_i_360/MSC_i_380/data_shifter_gen[32].data_shifter[32][0]:D
  Delay (ns):              0.134
  Slack (ns):              0.069
  Arrival (ns):            7.881
  Required (ns):           7.812
  Operating Conditions: fast_hv_lt

Path 80
  From: PF_DDR4_SS_0/MSC_i_229/MSC_i_230/MSC_i_233/MSC_i_388/MSC_i_393/fr4.dfi_in_p3_r:CLK
  To:   PF_DDR4_SS_0/MSC_i_229/MSC_i_230/MSC_i_233/MSC_i_563/data_shifter_gen[1].data_shifter[1][267]:D
  Delay (ns):              0.136
  Slack (ns):              0.069
  Arrival (ns):            7.881
  Required (ns):           7.812
  Operating Conditions: fast_hv_lt

Path 81
  From: PF_DDR4_SS_0/MSC_i_229/MSC_i_230/MSC_i_233/MSC_i_359/MSC_i_360/MSC_i_375/lat_n0.resettable.data_shifter_1_[113]:CLK
  To:   PF_DDR4_SS_0/MSC_i_229/MSC_i_230/MSC_i_233/MSC_i_359/MSC_i_360/MSC_i_375/lat_n0.resettable.data_shifter_2_[113]:D
  Delay (ns):              0.134
  Slack (ns):              0.069
  Arrival (ns):            7.874
  Required (ns):           7.805
  Operating Conditions: fast_hv_lt

Path 82
  From: AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[2].slvcnv/rgsl/genblk4.wrs/holdDat[70]:CLK
  To:   AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[2].slvcnv/rgsl/genblk4.wrs/sDat[70]:D
  Delay (ns):              0.215
  Slack (ns):              0.069
  Arrival (ns):            7.963
  Required (ns):           7.894
  Operating Conditions: fast_hv_lt

Path 83
  From: CoreDMA_IO_CTRL_0/CoreAXI4_Lite_0/CoreAXI4_Lite_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_AXILtePC/SlvPCRd/rdDataFif/fifoWrite_f1:CLK
  To:   CoreDMA_IO_CTRL_0/CoreAXI4_Lite_0/CoreAXI4_Lite_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_AXILtePC/SlvPCRd/rdDataFif/fifoEmpty:D
  Delay (ns):              0.217
  Slack (ns):              0.069
  Arrival (ns):            7.973
  Required (ns):           7.904
  Operating Conditions: fast_hv_lt

Path 84
  From: CoreDMA_IO_CTRL_0/UART_SD_0/cmd_ctrlr_0/clk_count1[29]:CLK
  To:   CoreDMA_IO_CTRL_0/UART_SD_0/cmd_ctrlr_0/clk_cnt[3][5]:D
  Delay (ns):              0.134
  Slack (ns):              0.069
  Arrival (ns):            7.874
  Required (ns):           7.805
  Operating Conditions: fast_hv_lt

Path 85
  From: CoreDMA_IO_CTRL_0/UART_SD_0/pattern_gen_checker_0/awaddr_o[6]:CLK
  To:   AXI4_Interconnect_0/AXI4_Interconnect_0/MstConvertor_loop[2].mstrconv/rgsl/genblk1.awrs/holdDat[37]:D
  Delay (ns):              0.136
  Slack (ns):              0.069
  Arrival (ns):            7.888
  Required (ns):           7.819
  Operating Conditions: fast_hv_lt

Path 86
  From: PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/WRLVL/wrlvl_instances[1].uWrlvl/dq_in_reg[0]:CLK
  To:   PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/WRLVL/wrlvl_instances[1].uWrlvl/dq_in_reg_2[0]:D
  Delay (ns):              0.136
  Slack (ns):              0.069
  Arrival (ns):            3.724
  Required (ns):           3.655
  Operating Conditions: fast_hv_lt

Path 87
  From: PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/WRLVL/wrlvl_instances[1].uWrlvl/dq_in_reg[4]:CLK
  To:   PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/WRLVL/wrlvl_instances[1].uWrlvl/dq_in_reg_2[4]:D
  Delay (ns):              0.136
  Slack (ns):              0.069
  Arrival (ns):            3.722
  Required (ns):           3.653
  Operating Conditions: fast_hv_lt

Path 88
  From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_224/data_shifter_gen[1].data_shifter[1][51]:CLK
  To:   PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg[92]:D
  Delay (ns):              0.136
  Slack (ns):              0.069
  Arrival (ns):            3.725
  Required (ns):           3.656
  Operating Conditions: fast_hv_lt

Path 89
  From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/MSC_i_72/MSC_i_73/MSC_i_75/din_gray_r[6]:CLK
  To:   PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/MSC_i_72/MSC_i_73/MSC_i_75/MSC_i_77/MSC_i_87/s0:D
  Delay (ns):              0.134
  Slack (ns):              0.069
  Arrival (ns):            3.715
  Required (ns):           3.646
  Operating Conditions: fast_hv_lt

Path 90
  From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/wr_data_packed[0]:CLK
  To:   PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/wr_data_fifo_wr_data[0]:D
  Delay (ns):              0.136
  Slack (ns):              0.069
  Arrival (ns):            3.747
  Required (ns):           3.678
  Operating Conditions: fast_hv_lt

Path 91
  From: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/IOG_IF/APB_IOG_CTRL_SM/csr_reg[2]:CLK
  To:   PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/IOG_IF/APB_IOG_CTRL_SM/direction:D
  Delay (ns):              0.137
  Slack (ns):              0.069
  Arrival (ns):            7.869
  Required (ns):           7.800
  Operating Conditions: fast_hv_lt

Path 92
  From: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/IOG_IF/direction_int[35]:CLK
  To:   PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/DIRECTION[35]:D
  Delay (ns):              0.137
  Slack (ns):              0.069
  Arrival (ns):            7.869
  Required (ns):           7.800
  Operating Conditions: fast_hv_lt

Path 93
  From: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/IOG_IF/move_int[13]:CLK
  To:   PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[13]:D
  Delay (ns):              0.137
  Slack (ns):              0.069
  Arrival (ns):            7.867
  Required (ns):           7.798
  Operating Conditions: fast_hv_lt

Path 94
  From: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/IOG_IF/move_int[26]:CLK
  To:   PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[26]:D
  Delay (ns):              0.134
  Slack (ns):              0.069
  Arrival (ns):            7.859
  Required (ns):           7.790
  Operating Conditions: fast_hv_lt

Path 95
  From: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/WRLVL/wrlvl_instances[3].uWrlvl/dq_in_reg[1]:CLK
  To:   PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/WRLVL/wrlvl_instances[3].uWrlvl/dq_in_reg_2[1]:D
  Delay (ns):              0.136
  Slack (ns):              0.069
  Arrival (ns):            7.876
  Required (ns):           7.807
  Operating Conditions: fast_hv_lt

Path 96
  From: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/WRLVL/wrlvl_instances[3].uWrlvl/dq_in_reg[3]:CLK
  To:   PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/WRLVL/wrlvl_instances[3].uWrlvl/dq_in_reg_2[3]:D
  Delay (ns):              0.136
  Slack (ns):              0.069
  Arrival (ns):            7.878
  Required (ns):           7.809
  Operating Conditions: fast_hv_lt

Path 97
  From: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/u_register_bank/pipelined_generate_block.IOG_DQ_TXDATA_OUT[19]:CLK
  To:   PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg[19]:D
  Delay (ns):              0.136
  Slack (ns):              0.069
  Arrival (ns):            7.881
  Required (ns):           7.812
  Operating Conditions: fast_hv_lt

Path 98
  From: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/u_register_bank/pipelined_generate_block.IOG_DQ_TXDATA_OUT[222]:CLK
  To:   PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg[222]:D
  Delay (ns):              0.134
  Slack (ns):              0.069
  Arrival (ns):            7.890
  Required (ns):           7.821
  Operating Conditions: fast_hv_lt

Path 99
  From: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/u_register_bank/pipelined_generate_block.IOG_DQ_TXDATA_OUT[30]:CLK
  To:   PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg[30]:D
  Delay (ns):              0.134
  Slack (ns):              0.069
  Arrival (ns):            7.895
  Required (ns):           7.826
  Operating Conditions: fast_hv_lt

Path 100
  From: PF_DDR4_SS_0/MSC_i_229/MSC_i_230/MSC_i_233/MSC_i_359/MSC_i_360/MSC_i_376/data_shifter_gen[9].data_shifter[9][0]:CLK
  To:   PF_DDR4_SS_0/MSC_i_229/MSC_i_230/MSC_i_233/MSC_i_359/MSC_i_360/MSC_i_376/data_shifter_gen[8].data_shifter[8][0]:D
  Delay (ns):              0.136
  Slack (ns):              0.069
  Arrival (ns):            7.868
  Required (ns):           7.799
  Operating Conditions: fast_hv_lt

