

================================================================
== Vitis HLS Report for 'write_q_FT1_1'
================================================================
* Date:           Thu Dec 19 22:13:10 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        kernel_nlp_slr0
* Solution:       solution (Vitis Kernel Flow Target)
* Product family: virtexuplusHBM
* Target device:  xcu55c-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  4.55 ns|  1.951 ns|     1.23 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+-----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min   |    max    | min | max |   Type  |
    +---------+---------+----------+-----------+-----+-----+---------+
    |        1|        8|  4.545 ns|  36.360 ns|    1|    8|       no|
    +---------+---------+----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +----------------------------------------------------+-----------------------------------------+---------+---------+-----------+-----------+-----+-----+---------+
        |                                                    |                                         |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
        |                      Instance                      |                  Module                 |   min   |   max   |    min    |    max    | min | max |   Type  |
        +----------------------------------------------------+-----------------------------------------+---------+---------+-----------+-----------+-----+-----+---------+
        |grp_write_q_FT1_1_Pipeline_VITIS_LOOP_794_1_fu_122  |write_q_FT1_1_Pipeline_VITIS_LOOP_794_1  |        7|        7|  31.815 ns|  31.815 ns|    7|    7|       no|
        +----------------------------------------------------+-----------------------------------------+---------+---------+-----------+-----------+-----+-----+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|        4|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|     -|       71|      125|    -|
|Memory               |        -|     -|        -|        -|    -|
|Multiplexer          |        -|     -|        -|      122|    -|
|Register             |        -|     -|      325|        -|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        0|     0|      396|      251|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1344|  3008|   869120|   434560|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4032|  9024|  2607360|  1303680|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    +----------------------------------------------------+-----------------------------------------+---------+----+----+-----+-----+
    |                      Instance                      |                  Module                 | BRAM_18K| DSP| FF | LUT | URAM|
    +----------------------------------------------------+-----------------------------------------+---------+----+----+-----+-----+
    |grp_write_q_FT1_1_Pipeline_VITIS_LOOP_794_1_fu_122  |write_q_FT1_1_Pipeline_VITIS_LOOP_794_1  |        0|   0|  71|  125|    0|
    +----------------------------------------------------+-----------------------------------------+---------+----+----+-----+-----+
    |Total                                               |                                         |        0|   0|  71|  125|    0|
    +----------------------------------------------------+-----------------------------------------+---------+----+----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------------+----------+----+---+----+------------+------------+
    |          Variable Name          | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------------+----------+----+---+----+------------+------------+
    |ap_block_state2_on_subcall_done  |       and|   0|  0|   2|           1|           1|
    |ap_block_state1                  |        or|   0|  0|   2|           1|           1|
    +---------------------------------+----------+----+---+----+------------+------------+
    |Total                            |          |   0|  0|   4|           2|           2|
    +---------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +--------------------------+----+-----------+-----+-----------+
    |           Name           | LUT| Input Size| Bits| Total Bits|
    +--------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                 |  14|          3|    1|          3|
    |ap_done                   |   9|          2|    1|          2|
    |fifo_q_to_off_chip_write  |   9|          2|    1|          2|
    |q_1_0_0_0_val_blk_n       |   9|          2|    1|          2|
    |q_1_1_0_0_val_blk_n       |   9|          2|    1|          2|
    |q_1_2_0_0_val_blk_n       |   9|          2|    1|          2|
    |q_1_3_0_0_val_blk_n       |   9|          2|    1|          2|
    |q_1_4_0_0_val_blk_n       |   9|          2|    1|          2|
    |q_1_5_0_0_val_blk_n       |   9|          2|    1|          2|
    |q_1_6_0_0_val_blk_n       |   9|          2|    1|          2|
    |q_1_7_0_0_val_blk_n       |   9|          2|    1|          2|
    |q_1_8_0_0_val_blk_n       |   9|          2|    1|          2|
    |q_1_9_0_0_val_blk_n       |   9|          2|    1|          2|
    +--------------------------+----+-----------+-----+-----------+
    |Total                     | 122|         27|   13|         27|
    +--------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------------------------------------+----+----+-----+-----------+
    |                               Name                              | FF | LUT| Bits| Const Bits|
    +-----------------------------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                                        |   2|   0|    2|          0|
    |ap_done_reg                                                      |   1|   0|    1|          0|
    |grp_write_q_FT1_1_Pipeline_VITIS_LOOP_794_1_fu_122_ap_start_reg  |   1|   0|    1|          0|
    |q_1_0_0_0_val_read_reg_201                                       |  32|   0|   32|          0|
    |q_1_1_0_0_val_read_reg_196                                       |  32|   0|   32|          0|
    |q_1_2_0_0_val_read_reg_191                                       |  32|   0|   32|          0|
    |q_1_3_0_0_val_read_reg_186                                       |  32|   0|   32|          0|
    |q_1_4_0_0_val_read_reg_181                                       |  32|   0|   32|          0|
    |q_1_5_0_0_val_read_reg_176                                       |  32|   0|   32|          0|
    |q_1_6_0_0_val_read_reg_171                                       |  32|   0|   32|          0|
    |q_1_7_0_0_val_read_reg_166                                       |  32|   0|   32|          0|
    |q_1_8_0_0_val_read_reg_161                                       |  32|   0|   32|          0|
    |q_1_9_0_0_val_read_reg_156                                       |  32|   0|   32|          0|
    |tmp_reg_206                                                      |   1|   0|    1|          0|
    +-----------------------------------------------------------------+----+----+-----+-----------+
    |Total                                                            | 325|   0|  325|          0|
    +-----------------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------------------+-----+-----+------------+--------------------+--------------+
|             RTL Ports             | Dir | Bits|  Protocol  |    Source Object   |    C Type    |
+-----------------------------------+-----+-----+------------+--------------------+--------------+
|ap_clk                             |   in|    1|  ap_ctrl_hs|       write_q_FT1.1|  return value|
|ap_rst                             |   in|    1|  ap_ctrl_hs|       write_q_FT1.1|  return value|
|ap_start                           |   in|    1|  ap_ctrl_hs|       write_q_FT1.1|  return value|
|ap_done                            |  out|    1|  ap_ctrl_hs|       write_q_FT1.1|  return value|
|ap_continue                        |   in|    1|  ap_ctrl_hs|       write_q_FT1.1|  return value|
|ap_idle                            |  out|    1|  ap_ctrl_hs|       write_q_FT1.1|  return value|
|ap_ready                           |  out|    1|  ap_ctrl_hs|       write_q_FT1.1|  return value|
|q_1_0_0_0_val_dout                 |   in|   32|     ap_fifo|       q_1_0_0_0_val|       pointer|
|q_1_0_0_0_val_num_data_valid       |   in|    3|     ap_fifo|       q_1_0_0_0_val|       pointer|
|q_1_0_0_0_val_fifo_cap             |   in|    3|     ap_fifo|       q_1_0_0_0_val|       pointer|
|q_1_0_0_0_val_empty_n              |   in|    1|     ap_fifo|       q_1_0_0_0_val|       pointer|
|q_1_0_0_0_val_read                 |  out|    1|     ap_fifo|       q_1_0_0_0_val|       pointer|
|q_1_1_0_0_val_dout                 |   in|   32|     ap_fifo|       q_1_1_0_0_val|       pointer|
|q_1_1_0_0_val_num_data_valid       |   in|    3|     ap_fifo|       q_1_1_0_0_val|       pointer|
|q_1_1_0_0_val_fifo_cap             |   in|    3|     ap_fifo|       q_1_1_0_0_val|       pointer|
|q_1_1_0_0_val_empty_n              |   in|    1|     ap_fifo|       q_1_1_0_0_val|       pointer|
|q_1_1_0_0_val_read                 |  out|    1|     ap_fifo|       q_1_1_0_0_val|       pointer|
|q_1_2_0_0_val_dout                 |   in|   32|     ap_fifo|       q_1_2_0_0_val|       pointer|
|q_1_2_0_0_val_num_data_valid       |   in|    3|     ap_fifo|       q_1_2_0_0_val|       pointer|
|q_1_2_0_0_val_fifo_cap             |   in|    3|     ap_fifo|       q_1_2_0_0_val|       pointer|
|q_1_2_0_0_val_empty_n              |   in|    1|     ap_fifo|       q_1_2_0_0_val|       pointer|
|q_1_2_0_0_val_read                 |  out|    1|     ap_fifo|       q_1_2_0_0_val|       pointer|
|q_1_3_0_0_val_dout                 |   in|   32|     ap_fifo|       q_1_3_0_0_val|       pointer|
|q_1_3_0_0_val_num_data_valid       |   in|    3|     ap_fifo|       q_1_3_0_0_val|       pointer|
|q_1_3_0_0_val_fifo_cap             |   in|    3|     ap_fifo|       q_1_3_0_0_val|       pointer|
|q_1_3_0_0_val_empty_n              |   in|    1|     ap_fifo|       q_1_3_0_0_val|       pointer|
|q_1_3_0_0_val_read                 |  out|    1|     ap_fifo|       q_1_3_0_0_val|       pointer|
|q_1_4_0_0_val_dout                 |   in|   32|     ap_fifo|       q_1_4_0_0_val|       pointer|
|q_1_4_0_0_val_num_data_valid       |   in|    3|     ap_fifo|       q_1_4_0_0_val|       pointer|
|q_1_4_0_0_val_fifo_cap             |   in|    3|     ap_fifo|       q_1_4_0_0_val|       pointer|
|q_1_4_0_0_val_empty_n              |   in|    1|     ap_fifo|       q_1_4_0_0_val|       pointer|
|q_1_4_0_0_val_read                 |  out|    1|     ap_fifo|       q_1_4_0_0_val|       pointer|
|q_1_5_0_0_val_dout                 |   in|   32|     ap_fifo|       q_1_5_0_0_val|       pointer|
|q_1_5_0_0_val_num_data_valid       |   in|    3|     ap_fifo|       q_1_5_0_0_val|       pointer|
|q_1_5_0_0_val_fifo_cap             |   in|    3|     ap_fifo|       q_1_5_0_0_val|       pointer|
|q_1_5_0_0_val_empty_n              |   in|    1|     ap_fifo|       q_1_5_0_0_val|       pointer|
|q_1_5_0_0_val_read                 |  out|    1|     ap_fifo|       q_1_5_0_0_val|       pointer|
|q_1_6_0_0_val_dout                 |   in|   32|     ap_fifo|       q_1_6_0_0_val|       pointer|
|q_1_6_0_0_val_num_data_valid       |   in|    3|     ap_fifo|       q_1_6_0_0_val|       pointer|
|q_1_6_0_0_val_fifo_cap             |   in|    3|     ap_fifo|       q_1_6_0_0_val|       pointer|
|q_1_6_0_0_val_empty_n              |   in|    1|     ap_fifo|       q_1_6_0_0_val|       pointer|
|q_1_6_0_0_val_read                 |  out|    1|     ap_fifo|       q_1_6_0_0_val|       pointer|
|q_1_7_0_0_val_dout                 |   in|   32|     ap_fifo|       q_1_7_0_0_val|       pointer|
|q_1_7_0_0_val_num_data_valid       |   in|    3|     ap_fifo|       q_1_7_0_0_val|       pointer|
|q_1_7_0_0_val_fifo_cap             |   in|    3|     ap_fifo|       q_1_7_0_0_val|       pointer|
|q_1_7_0_0_val_empty_n              |   in|    1|     ap_fifo|       q_1_7_0_0_val|       pointer|
|q_1_7_0_0_val_read                 |  out|    1|     ap_fifo|       q_1_7_0_0_val|       pointer|
|q_1_8_0_0_val_dout                 |   in|   32|     ap_fifo|       q_1_8_0_0_val|       pointer|
|q_1_8_0_0_val_num_data_valid       |   in|    3|     ap_fifo|       q_1_8_0_0_val|       pointer|
|q_1_8_0_0_val_fifo_cap             |   in|    3|     ap_fifo|       q_1_8_0_0_val|       pointer|
|q_1_8_0_0_val_empty_n              |   in|    1|     ap_fifo|       q_1_8_0_0_val|       pointer|
|q_1_8_0_0_val_read                 |  out|    1|     ap_fifo|       q_1_8_0_0_val|       pointer|
|q_1_9_0_0_val_dout                 |   in|   32|     ap_fifo|       q_1_9_0_0_val|       pointer|
|q_1_9_0_0_val_num_data_valid       |   in|    3|     ap_fifo|       q_1_9_0_0_val|       pointer|
|q_1_9_0_0_val_fifo_cap             |   in|    3|     ap_fifo|       q_1_9_0_0_val|       pointer|
|q_1_9_0_0_val_empty_n              |   in|    1|     ap_fifo|       q_1_9_0_0_val|       pointer|
|q_1_9_0_0_val_read                 |  out|    1|     ap_fifo|       q_1_9_0_0_val|       pointer|
|fifo_q_to_off_chip_din             |  out|   64|     ap_fifo|  fifo_q_to_off_chip|       pointer|
|fifo_q_to_off_chip_num_data_valid  |   in|   11|     ap_fifo|  fifo_q_to_off_chip|       pointer|
|fifo_q_to_off_chip_fifo_cap        |   in|   11|     ap_fifo|  fifo_q_to_off_chip|       pointer|
|fifo_q_to_off_chip_full_n          |   in|    1|     ap_fifo|  fifo_q_to_off_chip|       pointer|
|fifo_q_to_off_chip_write           |  out|    1|     ap_fifo|  fifo_q_to_off_chip|       pointer|
|p_read                             |   in|    7|     ap_none|              p_read|        scalar|
+-----------------------------------+-----+-----+------------+--------------------+--------------+

