<head>
  <style>
    .log { font-family: "Courier New", Consolas, monospace; font-size: 80%; }
    .test-failed { background-color: #ffaaaa; }
    .test-passed { background-color: #aaffaa; }
  </style>
</head>
<body>
<h3><a href="https://github.com/alainmarcel/uhdm-integration" target="_blank">yosys-uhdm</a></h3>
<pre class="test-failed">
description: Tests imported from hdlconv
rc: 1 (means success: 0)
tags: hdlconv
incdirs: /tmpfs/src/github/sv-tests/third_party/tests/hdlconvertor/tests/sv_test/std2017
top_module: 
type: parsing
mode: parsing
files: <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p294.sv.html" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p294.sv</a>
defines: 
time_elapsed: 2.256s
ram usage: 41760 KB
</pre>
<pre class="log">

sh /tmpfs/tmp/tmpp__xeiiz/scr.sh
+ surelog-uhdm -nopython -nobuiltin -parse -sverilog -I/tmpfs/src/github/sv-tests/third_party/tests/hdlconvertor/tests/sv_test/std2017 <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p294.sv.html" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p294.sv</a>
[INF:CM0023] Creating log file ./slpp_all/surelog.log.

[WRN:PA0205] <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p294.sv.html#l-1" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p294.sv:1</a>: No timescale set for &#34;m&#34;.

[WRN:PA0205] <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p294.sv.html#l-29" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p294.sv:29</a>: No timescale set for &#34;top&#34;.

[INF:CP0300] Compilation...

[INF:CP0303] <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p294.sv.html#l-1" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p294.sv:1</a>: Compile module &#34;work@m&#34;.

[INF:CP0303] <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p294.sv.html#l-29" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p294.sv:29</a>: Compile module &#34;work@top&#34;.

[ERR:CP0334] <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p294.sv.html#l-16" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p294.sv:16</a>: Colliding compilation unit name: &#34;m&#34;,
             <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p294.sv.html#l-1" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p294.sv:1</a>: previous usage.

[ERR:CP0334] <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p294.sv.html#l-41" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p294.sv:41</a>: Colliding compilation unit name: &#34;top&#34;,
             <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p294.sv.html#l-29" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p294.sv:29</a>: previous usage.

[INF:EL0526] Design Elaboration...

[NTE:EL0503] <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p294.sv.html#l-1" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p294.sv:1</a>: Top level module &#34;work@m&#34;.

[NTE:EL0503] <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p294.sv.html#l-29" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p294.sv:29</a>: Top level module &#34;work@top&#34;.

[WRN:EL0505] <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p294.sv.html#l-16" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p294.sv:16</a>: Multiply defined module &#34;work@m&#34;,
             <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p294.sv.html#l-1" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p294.sv:1</a>: previous definition.

[WRN:EL0505] <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p294.sv.html#l-41" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p294.sv:41</a>: Multiply defined module &#34;work@top&#34;,
             <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p294.sv.html#l-29" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p294.sv:29</a>: previous definition.

[NTE:EL0504] Multiple top level modules in design.

[NTE:EL0508] Nb Top level modules: 2.

[NTE:EL0509] Max instance depth: 1.

[NTE:EL0510] Nb instances: 2.

[NTE:EL0511] Nb leaf instances: 0.

[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 2
[WARNING] : 4
[   NOTE] : 7
+ cat /tmpfs/tmp/tmpp__xeiiz/yosys-script
read_uhdm slpp_all/surelog.uhdm
hierarchy -check -top \work_m
proc
check
memory_dff
memory_collect
stat
check
write_json
write_verilog
+ yosys-uhdm -s /tmpfs/tmp/tmpp__xeiiz/yosys-script

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2020  Claire Wolf &lt;claire@symbioticeda.com&gt;          |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED &#34;AS IS&#34; AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9+2406 (git sha1 897adb4e, clang 7.0.0 -fvisibility-inlines-hidden -fmessage-length=0 -march=nocona -mtune=haswell -ftree-vectorize -fPIC -fstack-protector-strong -fno-plt -O2 -ffunction-sections -fdebug-prefix-map=/tmp/really-really-really-really-really-really-really-really-really-really-really-really-really-long-path/conda/conda-bld/uhdm-integration_1594645251277/work=/usr/local/src/conda/uhdm-integration-0.0_0097_gfa6ade0 -fdebug-prefix-map=/home/kbuilder/miniconda/envs/sv-test-env=/usr/local/src/conda-prefix -fPIC -Os)


-- Executing script file `/tmpfs/tmp/tmpp__xeiiz/yosys-script&#39; --

1. Executing UHDM frontend.
design: (work@m)
 |vpiName:work@m
 |uhdmallPackages:
 \_package: builtin, parent:work@m
   |vpiDefName:builtin
   |vpiFullName:builtin
 |uhdmallClasses:
 \_class_defn: (builtin::array)
   |vpiName:builtin::array
   |vpiFullName:builtin::builtin::array
 |uhdmallClasses:
 \_class_defn: (builtin::queue)
   |vpiName:builtin::queue
   |vpiFullName:builtin::builtin::queue
 |uhdmallClasses:
 \_class_defn: (builtin::string)
   |vpiName:builtin::string
   |vpiFullName:builtin::builtin::string
 |uhdmallClasses:
 \_class_defn: (builtin::system)
   |vpiName:builtin::system
   |vpiFullName:builtin::builtin::system
 |uhdmallModules:
 \_module: work@m, file:<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p294.sv.html" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p294.sv</a>, line:1, parent:work@m
   |vpiDefName:work@m
   |vpiFullName:work@m
   |vpiProcess:
   \_always: , line:9
     |vpiAlwaysType:2
     |vpiStmt:
     \_begin: , line:9
       |vpiFullName:work@m
       |vpiStmt:
       \_immediate_assert: (a2), line:10
         |vpiName:a2
         |vpiExpr:
         \_func_call: (eq), line:10, parent:a2
           |vpiName:eq
           |vpiArgument:
           \_ref_obj: (r), line:10
             |vpiName:r
       |vpiStmt:
       \_immediate_assert: (a3), line:11
         |vpiName:a3
         |vpiExpr:
         \_ref_obj: (tmp), line:11, parent:a3
           |vpiName:tmp
           |vpiFullName:work@m.a3.tmp
   |vpiNet:
   \_logic_net: (clk), line:2
     |vpiName:clk
     |vpiFullName:work@m.clk
     |vpiNetType:36
   |vpiNet:
   \_logic_net: (a), line:2
     |vpiName:a
     |vpiFullName:work@m.a
     |vpiNetType:36
   |vpiNet:
   \_logic_net: (b), line:2
     |vpiName:b
     |vpiFullName:work@m.b
     |vpiNetType:36
   |vpiNet:
   \_logic_net: (p), line:3
     |vpiName:p
     |vpiFullName:work@m.p
     |vpiNetType:36
   |vpiNet:
   \_logic_net: (q), line:3
     |vpiName:q
     |vpiFullName:work@m.q
     |vpiNetType:36
   |vpiNet:
   \_logic_net: (r), line:3
     |vpiName:r
     |vpiFullName:work@m.r
     |vpiNetType:36
 |uhdmallModules:
 \_module: work@top, file:<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p294.sv.html" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p294.sv</a>, line:29, parent:work@m
   |vpiDefName:work@top
   |vpiFullName:work@top
   |vpiProcess:
   \_always: , line:33
     |vpiAlwaysType:2
     |vpiStmt:
     \_begin: , line:33
       |vpiFullName:work@top
       |vpiStmt:
       \_assign_stmt: 
         |vpiRhs:
         \_constant: , line:36
           |vpiConstType:3
           |vpiDecompile:&#39;b0
           |vpiSize:1
           |BIN:0
         |vpiLhs:
         \_bit_var: (x), line:36
           |vpiName:x
           |vpiFullName:work@top.x
       |vpiStmt:
       \_assignment: , line:37
         |vpiOpType:82
         |vpiBlocking:1
         |vpiLhs:
         \_ref_obj: (b), line:37
           |vpiName:b
           |vpiFullName:work@top.b
         |vpiRhs:
         \_operation: , line:37
           |vpiOpType:29
           |vpiOperand:
           \_ref_obj: (a), line:37
             |vpiName:a
             |vpiFullName:work@top.a
           |vpiOperand:
           \_ref_obj: (y), line:37
             |vpiName:y
             |vpiFullName:work@top.y
   |vpiNet:
   \_logic_net: (x), line:30
     |vpiName:x
     |vpiFullName:work@top.x
     |vpiNetType:36
   |vpiNet:
   \_logic_net: (a), line:31
     |vpiName:a
     |vpiFullName:work@top.a
     |vpiNetType:36
   |vpiNet:
   \_logic_net: (b), line:31
     |vpiName:b
     |vpiFullName:work@top.b
     |vpiNetType:36
 |uhdmtopModules:
 \_module: work@m (work@m), file:<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p294.sv.html" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p294.sv</a>, line:1
   |vpiDefName:work@m
   |vpiName:work@m
   |vpiNet:
   \_logic_net: (clk), line:2, parent:work@m
     |vpiName:clk
     |vpiFullName:work@m.clk
     |vpiNetType:36
   |vpiNet:
   \_logic_net: (a), line:2, parent:work@m
     |vpiName:a
     |vpiFullName:work@m.a
     |vpiNetType:36
   |vpiNet:
   \_logic_net: (b), line:2, parent:work@m
     |vpiName:b
     |vpiFullName:work@m.b
     |vpiNetType:36
   |vpiNet:
   \_logic_net: (p), line:3, parent:work@m
     |vpiName:p
     |vpiFullName:work@m.p
     |vpiNetType:36
   |vpiNet:
   \_logic_net: (q), line:3, parent:work@m
     |vpiName:q
     |vpiFullName:work@m.q
     |vpiNetType:36
   |vpiNet:
   \_logic_net: (r), line:3, parent:work@m
     |vpiName:r
     |vpiFullName:work@m.r
     |vpiNetType:36
 |uhdmtopModules:
 \_module: work@top (work@top), file:<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p294.sv.html" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p294.sv</a>, line:29
   |vpiDefName:work@top
   |vpiName:work@top
   |vpiNet:
   \_logic_net: (x), line:30, parent:work@top
     |vpiName:x
     |vpiFullName:work@top.x
     |vpiNetType:36
   |vpiNet:
   \_logic_net: (a), line:31, parent:work@top
     |vpiName:a
     |vpiFullName:work@top.a
     |vpiNetType:36
   |vpiNet:
   \_logic_net: (b), line:31, parent:work@top
     |vpiName:b
     |vpiFullName:work@top.b
     |vpiNetType:36
Object: \work_m of type 3000
Object: \work_m of type 32
Object: \clk of type 36
Object: \a of type 36
Object: \b of type 36
Object: \p of type 36
Object: \q of type 36
Object: \r of type 36
Object: \work_top of type 32
Object: \x of type 36
Object: \a of type 36
Object: \b of type 36
Object: \work_m of type 32
Object:  of type 1
Object:  of type 4
Object: \a2 of type 665
ERROR: Encountered unhandled object type: 665

</pre>
</body>