Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (win64) Build 3865809 Sun May  7 15:05:29 MDT 2023
| Date         : Wed Dec  6 08:35:16 2023
| Host         : Abdullah-Champaign-PC running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file Final_Top_Level_timing_summary_routed.rpt -pb Final_Top_Level_timing_summary_routed.pb -rpx Final_Top_Level_timing_summary_routed.rpx -warn_on_violation
| Design       : Final_Top_Level
| Device       : 7s50-csga324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                                             Violations  
---------  ----------------  ------------------------------------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell                             1           
LUTAR-1    Warning           LUT drives async reset alert                            4           
TIMING-9   Warning           Unknown CDC Logic                                       1           
TIMING-18  Warning           Missing input or output delay                           9           
TIMING-20  Warning           Non-clocked latch                                       226         
XDCC-7     Warning           Scoped Clock constraint overwritten on the same source  1           
LATCH-1    Advisory          Existing latches in the design                          1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (2803)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (227)
5. checking no_input_delay (4)
6. checking no_output_delay (25)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (2803)
---------------------------
 There are 192 register/latch pins with no clock driven by root clock pin: mb_block_i/GameIP_0/inst/HDMI_Controller_Instance/axi_awaddr_reg[10]/Q (HIGH)

 There are 192 register/latch pins with no clock driven by root clock pin: mb_block_i/GameIP_0/inst/HDMI_Controller_Instance/axi_awaddr_reg[11]/Q (HIGH)

 There are 192 register/latch pins with no clock driven by root clock pin: mb_block_i/GameIP_0/inst/HDMI_Controller_Instance/axi_awaddr_reg[2]/Q (HIGH)

 There are 192 register/latch pins with no clock driven by root clock pin: mb_block_i/GameIP_0/inst/HDMI_Controller_Instance/axi_awaddr_reg[3]/Q (HIGH)

 There are 192 register/latch pins with no clock driven by root clock pin: mb_block_i/GameIP_0/inst/HDMI_Controller_Instance/axi_awaddr_reg[4]/Q (HIGH)

 There are 224 register/latch pins with no clock driven by root clock pin: mb_block_i/GameIP_0/inst/HDMI_Controller_Instance/axi_awready_reg/Q (HIGH)

 There are 224 register/latch pins with no clock driven by root clock pin: mb_block_i/GameIP_0/inst/HDMI_Controller_Instance/axi_wready_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mb_block_i/GameIP_0/inst/Timer/seconds_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mb_block_i/GameIP_0/inst/color_instance/anim_sig_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mb_block_i/GameIP_0/inst/game/FSM_sequential_state_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mb_block_i/GameIP_0/inst/game/FSM_sequential_state_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mb_block_i/GameIP_0/inst/vga/hc_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mb_block_i/GameIP_0/inst/vga/hc_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mb_block_i/GameIP_0/inst/vga/hc_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mb_block_i/GameIP_0/inst/vga/hc_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mb_block_i/GameIP_0/inst/vga/hc_reg[4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mb_block_i/GameIP_0/inst/vga/hc_reg[5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mb_block_i/GameIP_0/inst/vga/hc_reg[6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mb_block_i/GameIP_0/inst/vga/hc_reg[7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mb_block_i/GameIP_0/inst/vga/hc_reg[8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mb_block_i/GameIP_0/inst/vga/hc_reg[9]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mb_block_i/GameIP_0/inst/vga/vc_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mb_block_i/GameIP_0/inst/vga/vc_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mb_block_i/GameIP_0/inst/vga/vc_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mb_block_i/GameIP_0/inst/vga/vc_reg[3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: mb_block_i/GameIP_0/inst/vga/vc_reg[4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: mb_block_i/GameIP_0/inst/vga/vc_reg[5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: mb_block_i/GameIP_0/inst/vga/vc_reg[6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: mb_block_i/GameIP_0/inst/vga/vc_reg[7]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: mb_block_i/GameIP_0/inst/vga/vc_reg[8]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: mb_block_i/GameIP_0/inst/vga/vc_reg[9]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mb_block_i/gpio_player_pos/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mb_block_i/gpio_player_pos/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[12]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mb_block_i/gpio_player_pos/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[13]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mb_block_i/gpio_player_pos/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[14]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mb_block_i/gpio_player_pos/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[15]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mb_block_i/gpio_player_pos/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[16]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mb_block_i/gpio_player_pos/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[17]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mb_block_i/gpio_player_pos/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[18]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mb_block_i/gpio_player_pos/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[19]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mb_block_i/gpio_player_pos/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[20]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mb_block_i/gpio_player_pos/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[21]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mb_block_i/gpio_player_pos/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[22]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mb_block_i/gpio_player_pos/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[23]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mb_block_i/gpio_player_pos/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[24]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mb_block_i/gpio_player_pos/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[25]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mb_block_i/gpio_player_pos/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[26]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mb_block_i/gpio_player_pos/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[27]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mb_block_i/gpio_player_pos/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[28]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mb_block_i/gpio_player_pos/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[29]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mb_block_i/gpio_player_pos/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[30]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mb_block_i/gpio_player_pos/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[31]/Q (HIGH)

 There are 224 register/latch pins with no clock driven by root clock pin: mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Using_Ext_Databus.DAXI_Interface_I1/M_AXI_DP_WVALID_i_reg/Q (HIGH)

 There are 224 register/latch pins with no clock driven by root clock pin: mb_block_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.grant_rnw_reg/Q (HIGH)

 There are 224 register/latch pins with no clock driven by root clock pin: mb_block_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_valid_i_reg/Q (HIGH)

 There are 224 register/latch pins with no clock driven by root clock pin: mb_block_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/m_atarget_hot_reg[7]/Q (HIGH)

 There are 224 register/latch pins with no clock driven by root clock pin: mb_block_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/splitter_aw/m_ready_d_reg[1]/Q (HIGH)

 There are 224 register/latch pins with no clock driven by root clock pin: mb_block_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/splitter_aw/m_ready_d_reg[2]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (227)
--------------------------------------------------
 There are 227 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (4)
------------------------------
 There are 4 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (25)
--------------------------------
 There are 25 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.810        0.000                      0                 9014        0.012        0.000                      0                 9014        3.000        0.000                       0                  3419  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                                       Waveform(ns)         Period(ns)      Frequency(MHz)
-----                                                       ------------         ----------      --------------
clk_100                                                     {0.000 5.000}        10.000          100.000         
  clk_out1_microblaze_clk_wiz_1_1_1                         {0.000 5.000}        10.000          100.000         
    clk_out1_clk_wiz_0_1                                    {0.000 20.000}       40.000          25.000          
    clk_out2_clk_wiz_0_1                                    {0.000 4.000}        8.000           125.000         
    clk_out3_clk_wiz_0_1                                    {0.000 50.000}       100.000         10.000          
    clkfbout_clk_wiz_0_1                                    {0.000 5.000}        10.000          100.000         
  clkfbout_microblaze_clk_wiz_1_1_1                         {0.000 5.000}        10.000          100.000         
mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK    {0.000 16.666}       33.333          30.000          
mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {0.000 16.666}       33.333          30.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                                           WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                                           -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_100                                                                                                                                                                                                       3.000        0.000                       0                     1  
  clk_out1_microblaze_clk_wiz_1_1_1                               1.586        0.000                      0                 8426        0.012        0.000                      0                 8426        3.000        0.000                       0                  2939  
    clk_out1_clk_wiz_0_1                                         28.221        0.000                      0                  178        0.143        0.000                      0                  178       19.020        0.000                       0                   148  
    clk_out2_clk_wiz_0_1                                                                                                                                                                                      5.845        0.000                       0                    10  
    clk_out3_clk_wiz_0_1                                         92.442        0.000                      0                   60        0.335        0.000                      0                   60       49.500        0.000                       0                    40  
    clkfbout_clk_wiz_0_1                                                                                                                                                                                      7.845        0.000                       0                     3  
  clkfbout_microblaze_clk_wiz_1_1_1                                                                                                                                                                           7.845        0.000                       0                     3  
mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK         13.615        0.000                      0                  222        0.165        0.000                      0                  222       15.686        0.000                       0                   234  
mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE       11.642        0.000                      0                   47        0.263        0.000                      0                   47       16.166        0.000                       0                    41  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                         To Clock                               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                         --------                               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out1_clk_wiz_0_1               clk_out1_microblaze_clk_wiz_1_1_1        3.265        0.000                      0                    9        0.297        0.000                      0                    9  
clk_out1_microblaze_clk_wiz_1_1_1  clk_out1_clk_wiz_0_1                     0.810        0.000                      0                   20        0.260        0.000                      0                   20  
clk_out3_clk_wiz_0_1               clk_out1_clk_wiz_0_1                     1.311        0.000                      0                   12        1.697        0.000                      0                   12  
clk_out1_microblaze_clk_wiz_1_1_1  clk_out3_clk_wiz_0_1                     2.271        0.000                      0                   60        0.830        0.000                      0                   60  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group                         From Clock                         To Clock                               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                         ----------                         --------                               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**                  clk_out1_microblaze_clk_wiz_1_1_1  clk_out1_clk_wiz_0_1                     1.694        0.000                      0                   64        2.270        0.000                      0                   64  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group                                                  From Clock                                                  To Clock                                                  
----------                                                  ----------                                                  --------                                                  
(none)                                                                                                                  clk_out1_microblaze_clk_wiz_1_1_1                           
(none)                                                      clk_out1_microblaze_clk_wiz_1_1_1                           clk_out1_microblaze_clk_wiz_1_1_1                           
(none)                                                      mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK    clk_out1_microblaze_clk_wiz_1_1_1                           
(none)                                                      mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  clk_out1_microblaze_clk_wiz_1_1_1                           
(none)                                                                                                                  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK    
(none)                                                      clk_out1_microblaze_clk_wiz_1_1_1                           mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK    
(none)                                                      mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK    
(none)                                                                                                                  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  
(none)                                                      clk_out1_microblaze_clk_wiz_1_1_1                           mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  
(none)                                                      mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK    mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group                         From Clock                         To Clock                         
----------                         ----------                         --------                         
(none)                                                                                                   
(none)                             clk_out1_clk_wiz_0_1                                                  
(none)                             clk_out1_microblaze_clk_wiz_1_1_1                                     
(none)                             clk_out2_clk_wiz_0_1                                                  
(none)                             clk_out3_clk_wiz_0_1                                                  
(none)                             clkfbout_clk_wiz_0_1                                                  
(none)                             clkfbout_microblaze_clk_wiz_1_1_1                                     
(none)                                                                clk_out1_clk_wiz_0_1               
(none)                                                                clk_out1_microblaze_clk_wiz_1_1_1  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_100
  To Clock:  clk_100

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_100
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_100MHz }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y0  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_microblaze_clk_wiz_1_1_1
  To Clock:  clk_out1_microblaze_clk_wiz_1_1_1

Setup :            0  Failing Endpoints,  Worst Slack        1.586ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.012ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.586ns  (required time - arrival time)
  Source:                 mb_block_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_microblaze_clk_wiz_1_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Operand_Select_I/OpSelect_Bits[25].Operand_Select_Bit_I/Op2_DFF/Using_FPGA.Native/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_microblaze_clk_wiz_1_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_microblaze_clk_wiz_1_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_microblaze_clk_wiz_1_1_1 rise@10.000ns - clk_out1_microblaze_clk_wiz_1_1_1 rise@0.000ns)
  Data Path Delay:        7.932ns  (logic 3.068ns (38.678%)  route 4.864ns (61.322%))
  Logic Levels:           5  (LUT3=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.159ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.570ns = ( 8.430 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.928ns
    Clock Pessimism Removal (CPR):    0.482ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_microblaze_clk_wiz_1_1_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    mb_block_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  mb_block_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.673    mb_block_i/clk_wiz_1/inst/clk_in1_microblaze_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.291 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.625    mb_block_i/clk_wiz_1/inst/clk_out1_microblaze_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.529 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2937, routed)        1.600    -0.928    mb_block_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y11         RAMB36E1                                     r  mb_block_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y11         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[0])
                                                      2.454     1.526 r  mb_block_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/DOADO[0]
                         net (fo=1, routed)           1.946     3.472    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Using_Ext_Databus.DAXI_Interface_I1/Data_Read[8]
    SLICE_X35Y48         LUT6 (Prop_lut6_I0_O)        0.124     3.596 r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Using_Ext_Databus.DAXI_Interface_I1/Using_FPGA.Native_i_1__98/O
                         net (fo=2, routed)           1.180     4.776    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Using_Ext_Databus.DAXI_Interface_I1/extend_Data_Read[8]
    SLICE_X33Y32         LUT6 (Prop_lut6_I0_O)        0.124     4.900 r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Using_Ext_Databus.DAXI_Interface_I1/Using_FPGA.Native_i_2__44/O
                         net (fo=1, routed)           0.291     5.191    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Result_Mux_I/Result_Mux_Bits[25].Result_Mux_Bit_I/Data_Shift_Mux/extend_Data_Read[0]
    SLICE_X33Y32         LUT5 (Prop_lut5_I2_O)        0.124     5.315 r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Result_Mux_I/Result_Mux_Bits[25].Result_Mux_Bit_I/Data_Shift_Mux/Using_FPGA.Native/O
                         net (fo=8, routed)           0.501     5.816    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Result_Mux_I/Result_Mux_Bits[25].Result_Mux_Bit_I/Data_Shift_Mux/ex_Result[0]
    SLICE_X35Y35         LUT5 (Prop_lut5_I0_O)        0.124     5.940 r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Result_Mux_I/Result_Mux_Bits[25].Result_Mux_Bit_I/Data_Shift_Mux/Using_FPGA.Native_i_2__37/O
                         net (fo=1, routed)           0.563     6.503    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[25].SRL16E_I/Using_FPGA.Native_0
    SLICE_X36Y37         LUT3 (Prop_lut3_I2_O)        0.118     6.621 r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[25].SRL16E_I/Using_FPGA.Native_i_1__51/O
                         net (fo=1, routed)           0.382     7.004    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Operand_Select_I/OpSelect_Bits[25].Operand_Select_Bit_I/Op2_DFF/D_6
    SLICE_X37Y37         FDRE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Operand_Select_I/OpSelect_Bits[25].Operand_Select_Bit_I/Op2_DFF/Using_FPGA.Native/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_microblaze_clk_wiz_1_1_1 rise edge)
                                                     10.000    10.000 r  
    N15                                               0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    mb_block_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370    11.370 r  mb_block_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.532    mb_block_i/clk_wiz_1/inst/clk_in1_microblaze_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.311 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.898    mb_block_i/clk_wiz_1/inst/clk_out1_microblaze_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.989 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2937, routed)        1.441     8.430    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Operand_Select_I/OpSelect_Bits[25].Operand_Select_Bit_I/Op2_DFF/Clk
    SLICE_X37Y37         FDRE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Operand_Select_I/OpSelect_Bits[25].Operand_Select_Bit_I/Op2_DFF/Using_FPGA.Native/C
                         clock pessimism              0.482     8.912    
                         clock uncertainty           -0.074     8.839    
    SLICE_X37Y37         FDRE (Setup_fdre_C_D)       -0.249     8.590    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Operand_Select_I/OpSelect_Bits[25].Operand_Select_Bit_I/Op2_DFF/Using_FPGA.Native
  -------------------------------------------------------------------
                         required time                          8.590    
                         arrival time                          -7.004    
  -------------------------------------------------------------------
                         slack                                  1.586    

Slack (MET) :             1.791ns  (required time - arrival time)
  Source:                 mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Operand_Select_I/OpSelect_Bits[29].Operand_Select_Bit_I/Op1_Reg_DFF/Using_FPGA.Native/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_microblaze_clk_wiz_1_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_block_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[29].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_microblaze_clk_wiz_1_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_microblaze_clk_wiz_1_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_microblaze_clk_wiz_1_1_1 rise@10.000ns - clk_out1_microblaze_clk_wiz_1_1_1 rise@0.000ns)
  Data Path Delay:        7.483ns  (logic 1.751ns (23.400%)  route 5.732ns (76.600%))
  Logic Levels:           4  (CARRY4=2 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.086ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.533ns = ( 8.467 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.965ns
    Clock Pessimism Removal (CPR):    0.482ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_microblaze_clk_wiz_1_1_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    mb_block_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  mb_block_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.673    mb_block_i/clk_wiz_1/inst/clk_in1_microblaze_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.291 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.625    mb_block_i/clk_wiz_1/inst/clk_out1_microblaze_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.529 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2937, routed)        1.564    -0.965    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Operand_Select_I/OpSelect_Bits[29].Operand_Select_Bit_I/Op1_Reg_DFF/Clk
    SLICE_X40Y40         FDRE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Operand_Select_I/OpSelect_Bits[29].Operand_Select_Bit_I/Op1_Reg_DFF/Using_FPGA.Native/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y40         FDRE (Prop_fdre_C_Q)         0.419    -0.546 f  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Operand_Select_I/OpSelect_Bits[29].Operand_Select_Bit_I/Op1_Reg_DFF/Using_FPGA.Native/Q
                         net (fo=3, routed)           1.531     0.986    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Zero_Detect_I/EX_Op1[0]
    SLICE_X32Y41         LUT6 (Prop_lut6_I0_O)        0.296     1.282 r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Zero_Detect_I/S0_inferred__0/i_/O
                         net (fo=1, routed)           0.000     1.282    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Zero_Detect_I/Zero_Detecting[3].I_Part_Of_Zero_Detect/lopt_2
    SLICE_X32Y41         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.832 r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Zero_Detect_I/Zero_Detecting[3].I_Part_Of_Zero_Detect/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.832    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Using_FPGA.MUXCY_JUMP_CARRY2/jump_Carry1
    SLICE_X32Y42         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     1.989 r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Using_FPGA.MUXCY_JUMP_CARRY2/Using_FPGA.Native_CARRY4/CO[1]
                         net (fo=48, routed)          1.394     3.382    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/PC_Module_I/All_Bits.Using_FPGA.PC_GEN[15].PC_Bit_I/NewPC_Mux/jump
    SLICE_X42Y36         LUT3 (Prop_lut3_I2_O)        0.329     3.711 r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/PC_Module_I/All_Bits.Using_FPGA.PC_GEN[15].PC_Bit_I/NewPC_Mux/Using_FPGA.Native/O
                         net (fo=33, routed)          2.807     6.518    mb_block_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[29].ram.r/prim_noinit.ram/addrb[14]
    RAMB36_X2Y13         RAMB36E1                                     r  mb_block_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[29].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_microblaze_clk_wiz_1_1_1 rise edge)
                                                     10.000    10.000 r  
    N15                                               0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    mb_block_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370    11.370 r  mb_block_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.532    mb_block_i/clk_wiz_1/inst/clk_in1_microblaze_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.311 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.898    mb_block_i/clk_wiz_1/inst/clk_out1_microblaze_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.989 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2937, routed)        1.478     8.467    mb_block_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[29].ram.r/prim_noinit.ram/clkb
    RAMB36_X2Y13         RAMB36E1                                     r  mb_block_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[29].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
                         clock pessimism              0.482     8.949    
                         clock uncertainty           -0.074     8.876    
    RAMB36_X2Y13         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[14])
                                                     -0.566     8.310    mb_block_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[29].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                          8.310    
                         arrival time                          -6.518    
  -------------------------------------------------------------------
                         slack                                  1.791    

Slack (MET) :             1.834ns  (required time - arrival time)
  Source:                 mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Operand_Select_I/OpSelect_Bits[29].Operand_Select_Bit_I/Op1_Reg_DFF/Using_FPGA.Native/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_microblaze_clk_wiz_1_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_block_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_microblaze_clk_wiz_1_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_microblaze_clk_wiz_1_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_microblaze_clk_wiz_1_1_1 rise@10.000ns - clk_out1_microblaze_clk_wiz_1_1_1 rise@0.000ns)
  Data Path Delay:        7.363ns  (logic 1.652ns (22.436%)  route 5.711ns (77.564%))
  Logic Levels:           5  (CARRY4=2 LUT2=1 LUT6=2)
  Clock Path Skew:        -0.079ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.533ns = ( 8.467 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.965ns
    Clock Pessimism Removal (CPR):    0.490ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_microblaze_clk_wiz_1_1_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    mb_block_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  mb_block_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.673    mb_block_i/clk_wiz_1/inst/clk_in1_microblaze_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.291 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.625    mb_block_i/clk_wiz_1/inst/clk_out1_microblaze_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.529 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2937, routed)        1.564    -0.965    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Operand_Select_I/OpSelect_Bits[29].Operand_Select_Bit_I/Op1_Reg_DFF/Clk
    SLICE_X40Y40         FDRE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Operand_Select_I/OpSelect_Bits[29].Operand_Select_Bit_I/Op1_Reg_DFF/Using_FPGA.Native/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y40         FDRE (Prop_fdre_C_Q)         0.419    -0.546 f  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Operand_Select_I/OpSelect_Bits[29].Operand_Select_Bit_I/Op1_Reg_DFF/Using_FPGA.Native/Q
                         net (fo=3, routed)           1.531     0.986    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Zero_Detect_I/EX_Op1[0]
    SLICE_X32Y41         LUT6 (Prop_lut6_I0_O)        0.296     1.282 r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Zero_Detect_I/S0_inferred__0/i_/O
                         net (fo=1, routed)           0.000     1.282    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Zero_Detect_I/Zero_Detecting[3].I_Part_Of_Zero_Detect/lopt_2
    SLICE_X32Y41         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.832 r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Zero_Detect_I/Zero_Detecting[3].I_Part_Of_Zero_Detect/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.832    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Using_FPGA.MUXCY_JUMP_CARRY2/jump_Carry1
    SLICE_X32Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.946 r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Using_FPGA.MUXCY_JUMP_CARRY2/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=2, routed)           0.791     2.737    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Using_FPGA.iFetch_MuxCY_2/ifetch_carry2
    SLICE_X43Y42         LUT6 (Prop_lut6_I3_O)        0.124     2.861 r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Using_FPGA.iFetch_MuxCY_2/I_AS_INST_0/O
                         net (fo=10, routed)          0.789     3.649    mb_block_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_noinit.ram/enb
    SLICE_X47Y47         LUT2 (Prop_lut2_I1_O)        0.149     3.798 r  mb_block_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_i_2__0/O
                         net (fo=10, routed)          2.600     6.398    mb_block_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_1
    RAMB36_X0Y5          RAMB36E1                                     r  mb_block_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_microblaze_clk_wiz_1_1_1 rise edge)
                                                     10.000    10.000 r  
    N15                                               0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    mb_block_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370    11.370 r  mb_block_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.532    mb_block_i/clk_wiz_1/inst/clk_in1_microblaze_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.311 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.898    mb_block_i/clk_wiz_1/inst/clk_out1_microblaze_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.989 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2937, routed)        1.478     8.467    mb_block_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/clkb
    RAMB36_X0Y5          RAMB36E1                                     r  mb_block_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
                         clock pessimism              0.490     8.957    
                         clock uncertainty           -0.074     8.883    
    RAMB36_X0Y5          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.651     8.232    mb_block_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                          8.232    
                         arrival time                          -6.398    
  -------------------------------------------------------------------
                         slack                                  1.834    

Slack (MET) :             1.973ns  (required time - arrival time)
  Source:                 mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Using_FPGA.ALU_OP0_FDRE/Using_FPGA.Native/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_microblaze_clk_wiz_1_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_block_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/WEA[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_microblaze_clk_wiz_1_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_microblaze_clk_wiz_1_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_microblaze_clk_wiz_1_1_1 rise@10.000ns - clk_out1_microblaze_clk_wiz_1_1_1 rise@0.000ns)
  Data Path Delay:        7.214ns  (logic 2.181ns (30.235%)  route 5.033ns (69.766%))
  Logic Levels:           9  (CARRY4=7 LUT3=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.525ns = ( 8.475 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.964ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_microblaze_clk_wiz_1_1_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    mb_block_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  mb_block_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.673    mb_block_i/clk_wiz_1/inst/clk_in1_microblaze_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.291 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.625    mb_block_i/clk_wiz_1/inst/clk_out1_microblaze_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.529 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2937, routed)        1.565    -0.964    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Using_FPGA.ALU_OP0_FDRE/Clk
    SLICE_X36Y43         FDRE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Using_FPGA.ALU_OP0_FDRE/Using_FPGA.Native/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y43         FDRE (Prop_fdre_C_Q)         0.456    -0.508 r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Using_FPGA.ALU_OP0_FDRE/Using_FPGA.Native/Q
                         net (fo=64, routed)          1.671     1.163    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[25].ALU_Bit_I1/Not_Last_Bit.I_ALU_LUT_V5/Using_FPGA.Native/I1
    SLICE_X33Y36         LUT6 (Prop_lut6_I1_O)        0.124     1.287 r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[25].ALU_Bit_I1/Not_Last_Bit.I_ALU_LUT_V5/Using_FPGA.Native/LUT6/O
                         net (fo=1, routed)           0.000     1.287    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[28].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/lopt_9
    SLICE_X33Y36         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     1.688 r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[28].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/Using_FPGA.Native_I1_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.688    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[24].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/LO
    SLICE_X33Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.802 r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[24].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/Using_FPGA.Native_I1_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.802    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[20].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/LO
    SLICE_X33Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.916 r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[20].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/Using_FPGA.Native_I1_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.916    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[16].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/LO
    SLICE_X33Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.030 r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[16].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/Using_FPGA.Native_I1_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     2.030    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[12].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/LO
    SLICE_X33Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.144 r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[12].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/Using_FPGA.Native_I1_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     2.144    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[8].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/LO
    SLICE_X33Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.258 r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[8].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/Using_FPGA.Native_I1_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     2.258    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[4].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/LO
    SLICE_X33Y42         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.329     2.587 f  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[4].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/Using_FPGA.Native_I1_CARRY4/O[3]
                         net (fo=8, routed)           0.887     3.474    mb_block_i/microblaze_0_local_memory/dlmb_bram_if_cntlr/U0/LMB_ABus[1]
    SLICE_X29Y45         LUT3 (Prop_lut3_I0_O)        0.301     3.775 r  mb_block_i/microblaze_0_local_memory/dlmb_bram_if_cntlr/U0/BRAM_WEN_A[3]_INST_0/O
                         net (fo=8, routed)           2.475     6.250    mb_block_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/wea[0]
    RAMB36_X2Y3          RAMB36E1                                     r  mb_block_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_microblaze_clk_wiz_1_1_1 rise edge)
                                                     10.000    10.000 r  
    N15                                               0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    mb_block_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370    11.370 r  mb_block_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.532    mb_block_i/clk_wiz_1/inst/clk_in1_microblaze_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.311 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.898    mb_block_i/clk_wiz_1/inst/clk_out1_microblaze_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.989 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2937, routed)        1.486     8.475    mb_block_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y3          RAMB36E1                                     r  mb_block_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
                         clock pessimism              0.562     9.037    
                         clock uncertainty           -0.074     8.963    
    RAMB36_X2Y3          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_WEA[0])
                                                     -0.740     8.223    mb_block_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                          8.223    
                         arrival time                          -6.250    
  -------------------------------------------------------------------
                         slack                                  1.973    

Slack (MET) :             1.978ns  (required time - arrival time)
  Source:                 mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Operand_Select_I/OpSelect_Bits[29].Operand_Select_Bit_I/Op1_Reg_DFF/Using_FPGA.Native/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_microblaze_clk_wiz_1_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_block_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[29].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[6]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_microblaze_clk_wiz_1_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_microblaze_clk_wiz_1_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_microblaze_clk_wiz_1_1_1 rise@10.000ns - clk_out1_microblaze_clk_wiz_1_1_1 rise@0.000ns)
  Data Path Delay:        7.296ns  (logic 1.751ns (23.998%)  route 5.545ns (76.002%))
  Logic Levels:           4  (CARRY4=2 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.086ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.533ns = ( 8.467 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.965ns
    Clock Pessimism Removal (CPR):    0.482ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_microblaze_clk_wiz_1_1_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    mb_block_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  mb_block_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.673    mb_block_i/clk_wiz_1/inst/clk_in1_microblaze_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.291 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.625    mb_block_i/clk_wiz_1/inst/clk_out1_microblaze_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.529 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2937, routed)        1.564    -0.965    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Operand_Select_I/OpSelect_Bits[29].Operand_Select_Bit_I/Op1_Reg_DFF/Clk
    SLICE_X40Y40         FDRE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Operand_Select_I/OpSelect_Bits[29].Operand_Select_Bit_I/Op1_Reg_DFF/Using_FPGA.Native/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y40         FDRE (Prop_fdre_C_Q)         0.419    -0.546 f  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Operand_Select_I/OpSelect_Bits[29].Operand_Select_Bit_I/Op1_Reg_DFF/Using_FPGA.Native/Q
                         net (fo=3, routed)           1.531     0.986    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Zero_Detect_I/EX_Op1[0]
    SLICE_X32Y41         LUT6 (Prop_lut6_I0_O)        0.296     1.282 r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Zero_Detect_I/S0_inferred__0/i_/O
                         net (fo=1, routed)           0.000     1.282    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Zero_Detect_I/Zero_Detecting[3].I_Part_Of_Zero_Detect/lopt_2
    SLICE_X32Y41         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.832 r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Zero_Detect_I/Zero_Detecting[3].I_Part_Of_Zero_Detect/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.832    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Using_FPGA.MUXCY_JUMP_CARRY2/jump_Carry1
    SLICE_X32Y42         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     1.989 r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Using_FPGA.MUXCY_JUMP_CARRY2/Using_FPGA.Native_CARRY4/CO[1]
                         net (fo=48, routed)          1.424     3.413    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/PC_Module_I/All_Bits.Using_FPGA.PC_GEN[23].PC_Bit_I/NewPC_Mux/jump
    SLICE_X40Y36         LUT3 (Prop_lut3_I2_O)        0.329     3.742 r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/PC_Module_I/All_Bits.Using_FPGA.PC_GEN[23].PC_Bit_I/NewPC_Mux/Using_FPGA.Native/O
                         net (fo=33, routed)          2.590     6.332    mb_block_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[29].ram.r/prim_noinit.ram/addrb[6]
    RAMB36_X2Y13         RAMB36E1                                     r  mb_block_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[29].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_microblaze_clk_wiz_1_1_1 rise edge)
                                                     10.000    10.000 r  
    N15                                               0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    mb_block_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370    11.370 r  mb_block_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.532    mb_block_i/clk_wiz_1/inst/clk_in1_microblaze_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.311 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.898    mb_block_i/clk_wiz_1/inst/clk_out1_microblaze_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.989 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2937, routed)        1.478     8.467    mb_block_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[29].ram.r/prim_noinit.ram/clkb
    RAMB36_X2Y13         RAMB36E1                                     r  mb_block_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[29].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
                         clock pessimism              0.482     8.949    
                         clock uncertainty           -0.074     8.876    
    RAMB36_X2Y13         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[6])
                                                     -0.566     8.310    mb_block_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[29].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                          8.310    
                         arrival time                          -6.332    
  -------------------------------------------------------------------
                         slack                                  1.978    

Slack (MET) :             1.992ns  (required time - arrival time)
  Source:                 mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Using_FPGA.ALU_OP0_FDRE/Using_FPGA.Native/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_microblaze_clk_wiz_1_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_block_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[29].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_microblaze_clk_wiz_1_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_microblaze_clk_wiz_1_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_microblaze_clk_wiz_1_1_1 rise@10.000ns - clk_out1_microblaze_clk_wiz_1_1_1 rise@0.000ns)
  Data Path Delay:        7.073ns  (logic 1.760ns (24.882%)  route 5.313ns (75.118%))
  Logic Levels:           5  (CARRY4=3 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.087ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.533ns = ( 8.467 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.964ns
    Clock Pessimism Removal (CPR):    0.482ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_microblaze_clk_wiz_1_1_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    mb_block_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  mb_block_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.673    mb_block_i/clk_wiz_1/inst/clk_in1_microblaze_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.291 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.625    mb_block_i/clk_wiz_1/inst/clk_out1_microblaze_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.529 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2937, routed)        1.565    -0.964    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Using_FPGA.ALU_OP0_FDRE/Clk
    SLICE_X36Y43         FDRE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Using_FPGA.ALU_OP0_FDRE/Using_FPGA.Native/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y43         FDRE (Prop_fdre_C_Q)         0.456    -0.508 r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Using_FPGA.ALU_OP0_FDRE/Using_FPGA.Native/Q
                         net (fo=64, routed)          1.671     1.163    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[25].ALU_Bit_I1/Not_Last_Bit.I_ALU_LUT_V5/Using_FPGA.Native/I1
    SLICE_X33Y36         LUT6 (Prop_lut6_I1_O)        0.124     1.287 r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[25].ALU_Bit_I1/Not_Last_Bit.I_ALU_LUT_V5/Using_FPGA.Native/LUT6/O
                         net (fo=1, routed)           0.000     1.287    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[28].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/lopt_9
    SLICE_X33Y36         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     1.688 r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[28].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/Using_FPGA.Native_I1_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.688    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[24].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/LO
    SLICE_X33Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.802 r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[24].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/Using_FPGA.Native_I1_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.802    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[20].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/LO
    SLICE_X33Y38         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     2.136 r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[20].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/Using_FPGA.Native_I1_CARRY4/O[1]
                         net (fo=34, routed)          1.229     3.365    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/PC_Module_I/All_Bits.Using_FPGA.PC_GEN[19].PC_Bit_I/NewPC_Mux/Using_FPGA.Native_0[0]
    SLICE_X40Y37         LUT3 (Prop_lut3_I1_O)        0.331     3.696 r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/PC_Module_I/All_Bits.Using_FPGA.PC_GEN[19].PC_Bit_I/NewPC_Mux/Using_FPGA.Native/O
                         net (fo=33, routed)          2.414     6.110    mb_block_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[29].ram.r/prim_noinit.ram/addrb[10]
    RAMB36_X2Y13         RAMB36E1                                     r  mb_block_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[29].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_microblaze_clk_wiz_1_1_1 rise edge)
                                                     10.000    10.000 r  
    N15                                               0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    mb_block_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370    11.370 r  mb_block_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.532    mb_block_i/clk_wiz_1/inst/clk_in1_microblaze_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.311 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.898    mb_block_i/clk_wiz_1/inst/clk_out1_microblaze_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.989 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2937, routed)        1.478     8.467    mb_block_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[29].ram.r/prim_noinit.ram/clkb
    RAMB36_X2Y13         RAMB36E1                                     r  mb_block_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[29].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
                         clock pessimism              0.482     8.949    
                         clock uncertainty           -0.074     8.876    
    RAMB36_X2Y13         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[10])
                                                     -0.774     8.102    mb_block_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[29].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                          8.102    
                         arrival time                          -6.110    
  -------------------------------------------------------------------
                         slack                                  1.992    

Slack (MET) :             1.996ns  (required time - arrival time)
  Source:                 mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Operand_Select_I/OpSelect_Bits[29].Operand_Select_Bit_I/Op1_Reg_DFF/Using_FPGA.Native/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_microblaze_clk_wiz_1_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_block_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_microblaze_clk_wiz_1_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_microblaze_clk_wiz_1_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_microblaze_clk_wiz_1_1_1 rise@10.000ns - clk_out1_microblaze_clk_wiz_1_1_1 rise@0.000ns)
  Data Path Delay:        7.284ns  (logic 1.751ns (24.040%)  route 5.533ns (75.960%))
  Logic Levels:           4  (CARRY4=2 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.081ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.528ns = ( 8.472 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.965ns
    Clock Pessimism Removal (CPR):    0.482ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_microblaze_clk_wiz_1_1_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    mb_block_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  mb_block_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.673    mb_block_i/clk_wiz_1/inst/clk_in1_microblaze_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.291 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.625    mb_block_i/clk_wiz_1/inst/clk_out1_microblaze_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.529 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2937, routed)        1.564    -0.965    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Operand_Select_I/OpSelect_Bits[29].Operand_Select_Bit_I/Op1_Reg_DFF/Clk
    SLICE_X40Y40         FDRE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Operand_Select_I/OpSelect_Bits[29].Operand_Select_Bit_I/Op1_Reg_DFF/Using_FPGA.Native/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y40         FDRE (Prop_fdre_C_Q)         0.419    -0.546 f  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Operand_Select_I/OpSelect_Bits[29].Operand_Select_Bit_I/Op1_Reg_DFF/Using_FPGA.Native/Q
                         net (fo=3, routed)           1.531     0.986    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Zero_Detect_I/EX_Op1[0]
    SLICE_X32Y41         LUT6 (Prop_lut6_I0_O)        0.296     1.282 r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Zero_Detect_I/S0_inferred__0/i_/O
                         net (fo=1, routed)           0.000     1.282    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Zero_Detect_I/Zero_Detecting[3].I_Part_Of_Zero_Detect/lopt_2
    SLICE_X32Y41         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.832 r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Zero_Detect_I/Zero_Detecting[3].I_Part_Of_Zero_Detect/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.832    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Using_FPGA.MUXCY_JUMP_CARRY2/jump_Carry1
    SLICE_X32Y42         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     1.989 r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Using_FPGA.MUXCY_JUMP_CARRY2/Using_FPGA.Native_CARRY4/CO[1]
                         net (fo=48, routed)          1.394     3.382    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/PC_Module_I/All_Bits.Using_FPGA.PC_GEN[15].PC_Bit_I/NewPC_Mux/jump
    SLICE_X42Y36         LUT3 (Prop_lut3_I2_O)        0.329     3.711 r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/PC_Module_I/All_Bits.Using_FPGA.PC_GEN[15].PC_Bit_I/NewPC_Mux/Using_FPGA.Native/O
                         net (fo=33, routed)          2.608     6.319    mb_block_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/addrb[14]
    RAMB36_X0Y10         RAMB36E1                                     r  mb_block_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_microblaze_clk_wiz_1_1_1 rise edge)
                                                     10.000    10.000 r  
    N15                                               0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    mb_block_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370    11.370 r  mb_block_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.532    mb_block_i/clk_wiz_1/inst/clk_in1_microblaze_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.311 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.898    mb_block_i/clk_wiz_1/inst/clk_out1_microblaze_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.989 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2937, routed)        1.483     8.472    mb_block_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/clkb
    RAMB36_X0Y10         RAMB36E1                                     r  mb_block_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
                         clock pessimism              0.482     8.954    
                         clock uncertainty           -0.074     8.881    
    RAMB36_X0Y10         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[14])
                                                     -0.566     8.315    mb_block_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                          8.315    
                         arrival time                          -6.319    
  -------------------------------------------------------------------
                         slack                                  1.996    

Slack (MET) :             2.017ns  (required time - arrival time)
  Source:                 mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Operand_Select_I/OpSelect_Bits[29].Operand_Select_Bit_I/Op1_Reg_DFF/Using_FPGA.Native/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_microblaze_clk_wiz_1_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_block_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[2]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_microblaze_clk_wiz_1_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_microblaze_clk_wiz_1_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_microblaze_clk_wiz_1_1_1 rise@10.000ns - clk_out1_microblaze_clk_wiz_1_1_1 rise@0.000ns)
  Data Path Delay:        7.060ns  (logic 1.777ns (25.169%)  route 5.283ns (74.831%))
  Logic Levels:           4  (CARRY4=2 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.081ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.528ns = ( 8.472 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.965ns
    Clock Pessimism Removal (CPR):    0.482ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_microblaze_clk_wiz_1_1_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    mb_block_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  mb_block_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.673    mb_block_i/clk_wiz_1/inst/clk_in1_microblaze_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.291 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.625    mb_block_i/clk_wiz_1/inst/clk_out1_microblaze_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.529 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2937, routed)        1.564    -0.965    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Operand_Select_I/OpSelect_Bits[29].Operand_Select_Bit_I/Op1_Reg_DFF/Clk
    SLICE_X40Y40         FDRE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Operand_Select_I/OpSelect_Bits[29].Operand_Select_Bit_I/Op1_Reg_DFF/Using_FPGA.Native/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y40         FDRE (Prop_fdre_C_Q)         0.419    -0.546 f  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Operand_Select_I/OpSelect_Bits[29].Operand_Select_Bit_I/Op1_Reg_DFF/Using_FPGA.Native/Q
                         net (fo=3, routed)           1.531     0.986    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Zero_Detect_I/EX_Op1[0]
    SLICE_X32Y41         LUT6 (Prop_lut6_I0_O)        0.296     1.282 r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Zero_Detect_I/S0_inferred__0/i_/O
                         net (fo=1, routed)           0.000     1.282    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Zero_Detect_I/Zero_Detecting[3].I_Part_Of_Zero_Detect/lopt_2
    SLICE_X32Y41         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.832 r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Zero_Detect_I/Zero_Detecting[3].I_Part_Of_Zero_Detect/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.832    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Using_FPGA.MUXCY_JUMP_CARRY2/jump_Carry1
    SLICE_X32Y42         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     1.989 r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Using_FPGA.MUXCY_JUMP_CARRY2/Using_FPGA.Native_CARRY4/CO[1]
                         net (fo=48, routed)          1.128     3.116    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/PC_Module_I/All_Bits.Using_FPGA.PC_GEN[27].PC_Bit_I/NewPC_Mux/jump
    SLICE_X40Y35         LUT3 (Prop_lut3_I2_O)        0.355     3.471 r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/PC_Module_I/All_Bits.Using_FPGA.PC_GEN[27].PC_Bit_I/NewPC_Mux/Using_FPGA.Native/O
                         net (fo=33, routed)          2.624     6.096    mb_block_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/addrb[2]
    RAMB36_X0Y10         RAMB36E1                                     r  mb_block_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_microblaze_clk_wiz_1_1_1 rise edge)
                                                     10.000    10.000 r  
    N15                                               0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    mb_block_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370    11.370 r  mb_block_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.532    mb_block_i/clk_wiz_1/inst/clk_in1_microblaze_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.311 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.898    mb_block_i/clk_wiz_1/inst/clk_out1_microblaze_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.989 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2937, routed)        1.483     8.472    mb_block_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/clkb
    RAMB36_X0Y10         RAMB36E1                                     r  mb_block_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
                         clock pessimism              0.482     8.954    
                         clock uncertainty           -0.074     8.881    
    RAMB36_X0Y10         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[2])
                                                     -0.768     8.113    mb_block_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                          8.113    
                         arrival time                          -6.096    
  -------------------------------------------------------------------
                         slack                                  2.017    

Slack (MET) :             2.048ns  (required time - arrival time)
  Source:                 mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Using_FPGA.ALU_OP0_FDRE/Using_FPGA.Native/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_microblaze_clk_wiz_1_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_block_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/WEA[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_microblaze_clk_wiz_1_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_microblaze_clk_wiz_1_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_microblaze_clk_wiz_1_1_1 rise@10.000ns - clk_out1_microblaze_clk_wiz_1_1_1 rise@0.000ns)
  Data Path Delay:        7.064ns  (logic 2.181ns (30.877%)  route 4.883ns (69.123%))
  Logic Levels:           9  (CARRY4=7 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.075ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.528ns = ( 8.472 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.964ns
    Clock Pessimism Removal (CPR):    0.490ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_microblaze_clk_wiz_1_1_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    mb_block_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  mb_block_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.673    mb_block_i/clk_wiz_1/inst/clk_in1_microblaze_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.291 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.625    mb_block_i/clk_wiz_1/inst/clk_out1_microblaze_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.529 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2937, routed)        1.565    -0.964    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Using_FPGA.ALU_OP0_FDRE/Clk
    SLICE_X36Y43         FDRE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Using_FPGA.ALU_OP0_FDRE/Using_FPGA.Native/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y43         FDRE (Prop_fdre_C_Q)         0.456    -0.508 r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Using_FPGA.ALU_OP0_FDRE/Using_FPGA.Native/Q
                         net (fo=64, routed)          1.671     1.163    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[25].ALU_Bit_I1/Not_Last_Bit.I_ALU_LUT_V5/Using_FPGA.Native/I1
    SLICE_X33Y36         LUT6 (Prop_lut6_I1_O)        0.124     1.287 r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[25].ALU_Bit_I1/Not_Last_Bit.I_ALU_LUT_V5/Using_FPGA.Native/LUT6/O
                         net (fo=1, routed)           0.000     1.287    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[28].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/lopt_9
    SLICE_X33Y36         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     1.688 r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[28].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/Using_FPGA.Native_I1_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.688    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[24].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/LO
    SLICE_X33Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.802 r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[24].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/Using_FPGA.Native_I1_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.802    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[20].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/LO
    SLICE_X33Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.916 r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[20].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/Using_FPGA.Native_I1_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.916    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[16].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/LO
    SLICE_X33Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.030 r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[16].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/Using_FPGA.Native_I1_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     2.030    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[12].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/LO
    SLICE_X33Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.144 r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[12].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/Using_FPGA.Native_I1_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     2.144    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[8].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/LO
    SLICE_X33Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.258 r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[8].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/Using_FPGA.Native_I1_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     2.258    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[4].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/LO
    SLICE_X33Y42         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.329     2.587 f  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[4].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/Using_FPGA.Native_I1_CARRY4/O[3]
                         net (fo=8, routed)           0.887     3.474    mb_block_i/microblaze_0_local_memory/dlmb_bram_if_cntlr/U0/LMB_ABus[1]
    SLICE_X29Y45         LUT3 (Prop_lut3_I0_O)        0.301     3.775 r  mb_block_i/microblaze_0_local_memory/dlmb_bram_if_cntlr/U0/BRAM_WEN_A[3]_INST_0/O
                         net (fo=8, routed)           2.325     6.100    mb_block_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/wea[0]
    RAMB36_X0Y3          RAMB36E1                                     r  mb_block_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_microblaze_clk_wiz_1_1_1 rise edge)
                                                     10.000    10.000 r  
    N15                                               0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    mb_block_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370    11.370 r  mb_block_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.532    mb_block_i/clk_wiz_1/inst/clk_in1_microblaze_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.311 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.898    mb_block_i/clk_wiz_1/inst/clk_out1_microblaze_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.989 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2937, routed)        1.483     8.472    mb_block_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y3          RAMB36E1                                     r  mb_block_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
                         clock pessimism              0.490     8.962    
                         clock uncertainty           -0.074     8.888    
    RAMB36_X0Y3          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_WEA[0])
                                                     -0.740     8.148    mb_block_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                          8.148    
                         arrival time                          -6.100    
  -------------------------------------------------------------------
                         slack                                  2.048    

Slack (MET) :             2.055ns  (required time - arrival time)
  Source:                 mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Operand_Select_I/OpSelect_Bits[29].Operand_Select_Bit_I/Op1_Reg_DFF/Using_FPGA.Native/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_microblaze_clk_wiz_1_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_block_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_microblaze_clk_wiz_1_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_microblaze_clk_wiz_1_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_microblaze_clk_wiz_1_1_1 rise@10.000ns - clk_out1_microblaze_clk_wiz_1_1_1 rise@0.000ns)
  Data Path Delay:        7.027ns  (logic 1.776ns (25.275%)  route 5.251ns (74.725%))
  Logic Levels:           4  (CARRY4=2 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.071ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.525ns = ( 8.475 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.965ns
    Clock Pessimism Removal (CPR):    0.490ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_microblaze_clk_wiz_1_1_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    mb_block_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  mb_block_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.673    mb_block_i/clk_wiz_1/inst/clk_in1_microblaze_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.291 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.625    mb_block_i/clk_wiz_1/inst/clk_out1_microblaze_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.529 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2937, routed)        1.564    -0.965    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Operand_Select_I/OpSelect_Bits[29].Operand_Select_Bit_I/Op1_Reg_DFF/Clk
    SLICE_X40Y40         FDRE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Operand_Select_I/OpSelect_Bits[29].Operand_Select_Bit_I/Op1_Reg_DFF/Using_FPGA.Native/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y40         FDRE (Prop_fdre_C_Q)         0.419    -0.546 f  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Operand_Select_I/OpSelect_Bits[29].Operand_Select_Bit_I/Op1_Reg_DFF/Using_FPGA.Native/Q
                         net (fo=3, routed)           1.531     0.986    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Zero_Detect_I/EX_Op1[0]
    SLICE_X32Y41         LUT6 (Prop_lut6_I0_O)        0.296     1.282 r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Zero_Detect_I/S0_inferred__0/i_/O
                         net (fo=1, routed)           0.000     1.282    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Zero_Detect_I/Zero_Detecting[3].I_Part_Of_Zero_Detect/lopt_2
    SLICE_X32Y41         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.832 r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Zero_Detect_I/Zero_Detecting[3].I_Part_Of_Zero_Detect/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.832    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Using_FPGA.MUXCY_JUMP_CARRY2/jump_Carry1
    SLICE_X32Y42         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     1.989 r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Using_FPGA.MUXCY_JUMP_CARRY2/Using_FPGA.Native_CARRY4/CO[1]
                         net (fo=48, routed)          1.424     3.413    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/PC_Module_I/All_Bits.Using_FPGA.PC_GEN[16].PC_Bit_I/NewPC_Mux/jump
    SLICE_X40Y36         LUT3 (Prop_lut3_I2_O)        0.354     3.767 r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/PC_Module_I/All_Bits.Using_FPGA.PC_GEN[16].PC_Bit_I/NewPC_Mux/Using_FPGA.Native/O
                         net (fo=33, routed)          2.295     6.062    mb_block_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/addrb[13]
    RAMB36_X0Y3          RAMB36E1                                     r  mb_block_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_microblaze_clk_wiz_1_1_1 rise edge)
                                                     10.000    10.000 r  
    N15                                               0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    mb_block_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370    11.370 r  mb_block_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.532    mb_block_i/clk_wiz_1/inst/clk_in1_microblaze_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.311 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.898    mb_block_i/clk_wiz_1/inst/clk_out1_microblaze_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.989 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2937, routed)        1.486     8.475    mb_block_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/clkb
    RAMB36_X0Y3          RAMB36E1                                     r  mb_block_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
                         clock pessimism              0.490     8.965    
                         clock uncertainty           -0.074     8.891    
    RAMB36_X0Y3          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[13])
                                                     -0.774     8.117    mb_block_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                          8.117    
                         arrival time                          -6.062    
  -------------------------------------------------------------------
                         slack                                  2.055    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.012ns  (arrival time - required time)
  Source:                 mb_block_i/timer_usb_axi/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/LOAD_REG_GEN[31].LOAD_REG_I/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_microblaze_clk_wiz_1_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_block_i/timer_usb_axi/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/INFERRED_GEN.icount_out_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_microblaze_clk_wiz_1_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_microblaze_clk_wiz_1_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_microblaze_clk_wiz_1_1_1 rise@0.000ns - clk_out1_microblaze_clk_wiz_1_1_1 rise@0.000ns)
  Data Path Delay:        0.400ns  (logic 0.186ns (46.492%)  route 0.214ns (53.508%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.875ns
    Source Clock Delay      (SCD):    -0.635ns
    Clock Pessimism Removal (CPR):    -0.508ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_microblaze_clk_wiz_1_1_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    mb_block_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  mb_block_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.649    mb_block_i/clk_wiz_1/inst/clk_in1_microblaze_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.714 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.225    mb_block_i/clk_wiz_1/inst/clk_out1_microblaze_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.199 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2937, routed)        0.564    -0.635    mb_block_i/timer_usb_axi/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/s_axi_aclk
    SLICE_X43Y49         FDRE                                         r  mb_block_i/timer_usb_axi/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/LOAD_REG_GEN[31].LOAD_REG_I/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y49         FDRE (Prop_fdre_C_Q)         0.141    -0.494 r  mb_block_i/timer_usb_axi/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/LOAD_REG_GEN[31].LOAD_REG_I/Q
                         net (fo=2, routed)           0.214    -0.280    mb_block_i/timer_usb_axi/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/loadReg_DBus_0[0]
    SLICE_X42Y50         LUT3 (Prop_lut3_I2_O)        0.045    -0.235 r  mb_block_i/timer_usb_axi/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/INFERRED_GEN.icount_out[0]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.235    mb_block_i/timer_usb_axi/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/INFERRED_GEN.icount_out[0]_i_1__0_n_0
    SLICE_X42Y50         FDRE                                         r  mb_block_i/timer_usb_axi/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/INFERRED_GEN.icount_out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_microblaze_clk_wiz_1_1_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    mb_block_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  mb_block_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.876    mb_block_i/clk_wiz_1/inst/clk_in1_microblaze_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.269 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.735    mb_block_i/clk_wiz_1/inst/clk_out1_microblaze_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2937, routed)        0.832    -0.875    mb_block_i/timer_usb_axi/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/s_axi_aclk
    SLICE_X42Y50         FDRE                                         r  mb_block_i/timer_usb_axi/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/INFERRED_GEN.icount_out_reg[0]/C
                         clock pessimism              0.508    -0.367    
    SLICE_X42Y50         FDRE (Hold_fdre_C_D)         0.120    -0.247    mb_block_i/timer_usb_axi/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/INFERRED_GEN.icount_out_reg[0]
  -------------------------------------------------------------------
                         required time                          0.247    
                         arrival time                          -0.235    
  -------------------------------------------------------------------
                         slack                                  0.012    

Slack (MET) :             0.029ns  (arrival time - required time)
  Source:                 mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LEGACY_MD_IP2BUS_DATA_GEN.IP2Bus_Data_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_microblaze_clk_wiz_1_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_microblaze_clk_wiz_1_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_microblaze_clk_wiz_1_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_microblaze_clk_wiz_1_1_1 rise@0.000ns - clk_out1_microblaze_clk_wiz_1_1_1 rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.141ns (38.476%)  route 0.225ns (61.524%))
  Logic Levels:           0  
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.872ns
    Source Clock Delay      (SCD):    -0.632ns
    Clock Pessimism Removal (CPR):    -0.508ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_microblaze_clk_wiz_1_1_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    mb_block_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  mb_block_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.649    mb_block_i/clk_wiz_1/inst/clk_in1_microblaze_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.714 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.225    mb_block_i/clk_wiz_1/inst/clk_out1_microblaze_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.199 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2937, routed)        0.567    -0.632    mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/s_axi_aclk
    SLICE_X9Y49          FDRE                                         r  mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LEGACY_MD_IP2BUS_DATA_GEN.IP2Bus_Data_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y49          FDRE (Prop_fdre_C_Q)         0.141    -0.491 r  mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LEGACY_MD_IP2BUS_DATA_GEN.IP2Bus_Data_reg[31]/Q
                         net (fo=1, routed)           0.225    -0.266    mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[31]_0[0]
    SLICE_X11Y52         FDRE                                         r  mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_microblaze_clk_wiz_1_1_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    mb_block_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  mb_block_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.876    mb_block_i/clk_wiz_1/inst/clk_in1_microblaze_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.269 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.735    mb_block_i/clk_wiz_1/inst/clk_out1_microblaze_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2937, routed)        0.834    -0.872    mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X11Y52         FDRE                                         r  mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[0]/C
                         clock pessimism              0.508    -0.364    
    SLICE_X11Y52         FDRE (Hold_fdre_C_D)         0.070    -0.294    mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[0]
  -------------------------------------------------------------------
                         required time                          0.294    
                         arrival time                          -0.266    
  -------------------------------------------------------------------
                         slack                                  0.029    

Slack (MET) :             0.030ns  (arrival time - required time)
  Source:                 mb_block_i/gpio_usb_rst/U0/ip2bus_data_i_D1_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_microblaze_clk_wiz_1_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_block_i/gpio_usb_rst/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_microblaze_clk_wiz_1_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_microblaze_clk_wiz_1_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_microblaze_clk_wiz_1_1_1 rise@0.000ns - clk_out1_microblaze_clk_wiz_1_1_1 rise@0.000ns)
  Data Path Delay:        0.390ns  (logic 0.186ns (47.699%)  route 0.204ns (52.301%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.875ns
    Source Clock Delay      (SCD):    -0.635ns
    Clock Pessimism Removal (CPR):    -0.508ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_microblaze_clk_wiz_1_1_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    mb_block_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  mb_block_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.649    mb_block_i/clk_wiz_1/inst/clk_in1_microblaze_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.714 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.225    mb_block_i/clk_wiz_1/inst/clk_out1_microblaze_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.199 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2937, routed)        0.564    -0.635    mb_block_i/gpio_usb_rst/U0/s_axi_aclk
    SLICE_X29Y49         FDRE                                         r  mb_block_i/gpio_usb_rst/U0/ip2bus_data_i_D1_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y49         FDRE (Prop_fdre_C_Q)         0.141    -0.494 r  mb_block_i/gpio_usb_rst/U0/ip2bus_data_i_D1_reg[31]/Q
                         net (fo=1, routed)           0.204    -0.290    mb_block_i/gpio_usb_rst/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/Q[0]
    SLICE_X29Y51         LUT3 (Prop_lut3_I0_O)        0.045    -0.245 r  mb_block_i/gpio_usb_rst/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.245    mb_block_i/gpio_usb_rst/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i[0]_i_1_n_0
    SLICE_X29Y51         FDRE                                         r  mb_block_i/gpio_usb_rst/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_microblaze_clk_wiz_1_1_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    mb_block_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  mb_block_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.876    mb_block_i/clk_wiz_1/inst/clk_in1_microblaze_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.269 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.735    mb_block_i/clk_wiz_1/inst/clk_out1_microblaze_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2937, routed)        0.832    -0.875    mb_block_i/gpio_usb_rst/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X29Y51         FDRE                                         r  mb_block_i/gpio_usb_rst/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[0]/C
                         clock pessimism              0.508    -0.367    
    SLICE_X29Y51         FDRE (Hold_fdre_C_D)         0.092    -0.275    mb_block_i/gpio_usb_rst/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[0]
  -------------------------------------------------------------------
                         required time                          0.275    
                         arrival time                          -0.245    
  -------------------------------------------------------------------
                         slack                                  0.030    

Slack (MET) :             0.033ns  (arrival time - required time)
  Source:                 mb_block_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_microblaze_clk_wiz_1_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_block_i/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_microblaze_clk_wiz_1_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_microblaze_clk_wiz_1_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_microblaze_clk_wiz_1_1_1 rise@0.000ns - clk_out1_microblaze_clk_wiz_1_1_1 rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.141ns (38.395%)  route 0.226ns (61.605%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.874ns
    Source Clock Delay      (SCD):    -0.635ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_microblaze_clk_wiz_1_1_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    mb_block_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  mb_block_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.649    mb_block_i/clk_wiz_1/inst/clk_in1_microblaze_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.714 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.225    mb_block_i/clk_wiz_1/inst/clk_out1_microblaze_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.199 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2937, routed)        0.564    -0.635    mb_block_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aclk
    SLICE_X33Y47         FDRE                                         r  mb_block_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y47         FDRE (Prop_fdre_C_Q)         0.141    -0.494 r  mb_block_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[5]/Q
                         net (fo=6, routed)           0.226    -0.268    mb_block_i/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_awaddr[2]
    SLICE_X37Y49         FDRE                                         r  mb_block_i/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_microblaze_clk_wiz_1_1_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    mb_block_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  mb_block_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.876    mb_block_i/clk_wiz_1/inst/clk_in1_microblaze_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.269 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.735    mb_block_i/clk_wiz_1/inst/clk_out1_microblaze_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2937, routed)        0.833    -0.874    mb_block_i/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X37Y49         FDRE                                         r  mb_block_i/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[4]/C
                         clock pessimism              0.503    -0.371    
    SLICE_X37Y49         FDRE (Hold_fdre_C_D)         0.070    -0.301    mb_block_i/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[4]
  -------------------------------------------------------------------
                         required time                          0.301    
                         arrival time                          -0.268    
  -------------------------------------------------------------------
                         slack                                  0.033    

Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 mb_block_i/timer_usb_axi/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/LOAD_REG_GEN[28].LOAD_REG_I/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_microblaze_clk_wiz_1_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_block_i/timer_usb_axi/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_microblaze_clk_wiz_1_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_microblaze_clk_wiz_1_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_microblaze_clk_wiz_1_1_1 rise@0.000ns - clk_out1_microblaze_clk_wiz_1_1_1 rise@0.000ns)
  Data Path Delay:        0.434ns  (logic 0.321ns (74.033%)  route 0.113ns (25.967%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.874ns
    Source Clock Delay      (SCD):    -0.634ns
    Clock Pessimism Removal (CPR):    -0.508ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_microblaze_clk_wiz_1_1_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    mb_block_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  mb_block_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.649    mb_block_i/clk_wiz_1/inst/clk_in1_microblaze_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.714 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.225    mb_block_i/clk_wiz_1/inst/clk_out1_microblaze_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.199 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2937, routed)        0.565    -0.634    mb_block_i/timer_usb_axi/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/s_axi_aclk
    SLICE_X44Y49         FDRE                                         r  mb_block_i/timer_usb_axi/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/LOAD_REG_GEN[28].LOAD_REG_I/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y49         FDRE (Prop_fdre_C_Q)         0.141    -0.493 f  mb_block_i/timer_usb_axi/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/LOAD_REG_GEN[28].LOAD_REG_I/Q
                         net (fo=2, routed)           0.113    -0.381    mb_block_i/timer_usb_axi/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/loadReg_DBus_0[3]
    SLICE_X46Y50         LUT6 (Prop_lut6_I2_O)        0.045    -0.336 r  mb_block_i/timer_usb_axi/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/GEN.DATA_WIDTH_GEN[28].NUM_BUSES_GEN[1].MUXCY_GEN.MUXCY_I_i_1/O
                         net (fo=1, routed)           0.000    -0.336    mb_block_i/timer_usb_axi/U0/TC_CORE_I/READ_MUX_I/GEN.DATA_WIDTH_GEN[28].NUM_BUSES_GEN[1].MUXCY_GEN.MUXCY_I_0
    SLICE_X46Y50         CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.135    -0.201 r  mb_block_i/timer_usb_axi/U0/TC_CORE_I/READ_MUX_I/GEN.DATA_WIDTH_GEN[28].NUM_BUSES_GEN[0].MUXCY_GEN.MUXCY_I_CARRY4/CO[1]
                         net (fo=1, routed)           0.000    -0.201    mb_block_i/timer_usb_axi/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/D[3]
    SLICE_X46Y50         FDRE                                         r  mb_block_i/timer_usb_axi/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_microblaze_clk_wiz_1_1_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    mb_block_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  mb_block_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.876    mb_block_i/clk_wiz_1/inst/clk_in1_microblaze_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.269 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.735    mb_block_i/clk_wiz_1/inst/clk_out1_microblaze_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2937, routed)        0.833    -0.874    mb_block_i/timer_usb_axi/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X46Y50         FDRE                                         r  mb_block_i/timer_usb_axi/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[3]/C
                         clock pessimism              0.508    -0.366    
    SLICE_X46Y50         FDRE (Hold_fdre_C_D)         0.129    -0.237    mb_block_i/timer_usb_axi/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[3]
  -------------------------------------------------------------------
                         required time                          0.237    
                         arrival time                          -0.201    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.043ns  (arrival time - required time)
  Source:                 mb_block_i/gpio_usb_rst/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus_RNW_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_microblaze_clk_wiz_1_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_block_i/gpio_usb_rst/U0/ip2bus_data_i_D1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_microblaze_clk_wiz_1_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_microblaze_clk_wiz_1_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_microblaze_clk_wiz_1_1_1 rise@0.000ns - clk_out1_microblaze_clk_wiz_1_1_1 rise@0.000ns)
  Data Path Delay:        0.407ns  (logic 0.186ns (45.737%)  route 0.221ns (54.263%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.873ns
    Source Clock Delay      (SCD):    -0.637ns
    Clock Pessimism Removal (CPR):    -0.508ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_microblaze_clk_wiz_1_1_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    mb_block_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  mb_block_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.649    mb_block_i/clk_wiz_1/inst/clk_in1_microblaze_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.714 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.225    mb_block_i/clk_wiz_1/inst/clk_out1_microblaze_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.199 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2937, routed)        0.562    -0.637    mb_block_i/gpio_usb_rst/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_aclk
    SLICE_X29Y50         FDRE                                         r  mb_block_i/gpio_usb_rst/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus_RNW_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y50         FDRE (Prop_fdre_C_Q)         0.141    -0.496 r  mb_block_i/gpio_usb_rst/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus_RNW_reg_reg/Q
                         net (fo=3, routed)           0.221    -0.275    mb_block_i/gpio_usb_rst/U0/gpio_core_1/Bus_RNW_reg
    SLICE_X29Y49         LUT5 (Prop_lut5_I3_O)        0.045    -0.230 r  mb_block_i/gpio_usb_rst/U0/gpio_core_1/ip2bus_data_i_D1[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.230    mb_block_i/gpio_usb_rst/U0/ip2bus_data[0]
    SLICE_X29Y49         FDRE                                         r  mb_block_i/gpio_usb_rst/U0/ip2bus_data_i_D1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_microblaze_clk_wiz_1_1_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    mb_block_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  mb_block_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.876    mb_block_i/clk_wiz_1/inst/clk_in1_microblaze_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.269 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.735    mb_block_i/clk_wiz_1/inst/clk_out1_microblaze_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2937, routed)        0.834    -0.873    mb_block_i/gpio_usb_rst/U0/s_axi_aclk
    SLICE_X29Y49         FDRE                                         r  mb_block_i/gpio_usb_rst/U0/ip2bus_data_i_D1_reg[0]/C
                         clock pessimism              0.508    -0.365    
    SLICE_X29Y49         FDRE (Hold_fdre_C_D)         0.092    -0.273    mb_block_i/gpio_usb_rst/U0/ip2bus_data_i_D1_reg[0]
  -------------------------------------------------------------------
                         required time                          0.273    
                         arrival time                          -0.230    
  -------------------------------------------------------------------
                         slack                                  0.043    

Slack (MET) :             0.045ns  (arrival time - required time)
  Source:                 mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[7].ce_out_i_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_microblaze_clk_wiz_1_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LEGACY_MD_IP2BUS_DATA_GEN.IP2Bus_Data_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_microblaze_clk_wiz_1_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_microblaze_clk_wiz_1_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_microblaze_clk_wiz_1_1_1 rise@0.000ns - clk_out1_microblaze_clk_wiz_1_1_1 rise@0.000ns)
  Data Path Delay:        0.433ns  (logic 0.209ns (48.282%)  route 0.224ns (51.718%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.872ns
    Source Clock Delay      (SCD):    -0.632ns
    Clock Pessimism Removal (CPR):    -0.508ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_microblaze_clk_wiz_1_1_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    mb_block_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  mb_block_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.649    mb_block_i/clk_wiz_1/inst/clk_in1_microblaze_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.714 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.225    mb_block_i/clk_wiz_1/inst/clk_out1_microblaze_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.199 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2937, routed)        0.567    -0.632    mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_aclk
    SLICE_X10Y49         FDRE                                         r  mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[7].ce_out_i_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y49         FDRE (Prop_fdre_C_Q)         0.164    -0.468 r  mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[7].ce_out_i_reg[7]/Q
                         net (fo=6, routed)           0.224    -0.244    mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/p_24_in
    SLICE_X10Y51         LUT6 (Prop_lut6_I3_O)        0.045    -0.199 r  mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/LEGACY_MD_IP2BUS_DATA_GEN.IP2Bus_Data[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.199    mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/D[6]
    SLICE_X10Y51         FDRE                                         r  mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LEGACY_MD_IP2BUS_DATA_GEN.IP2Bus_Data_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_microblaze_clk_wiz_1_1_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    mb_block_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  mb_block_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.876    mb_block_i/clk_wiz_1/inst/clk_in1_microblaze_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.269 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.735    mb_block_i/clk_wiz_1/inst/clk_out1_microblaze_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2937, routed)        0.834    -0.872    mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/s_axi_aclk
    SLICE_X10Y51         FDRE                                         r  mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LEGACY_MD_IP2BUS_DATA_GEN.IP2Bus_Data_reg[0]/C
                         clock pessimism              0.508    -0.364    
    SLICE_X10Y51         FDRE (Hold_fdre_C_D)         0.120    -0.244    mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LEGACY_MD_IP2BUS_DATA_GEN.IP2Bus_Data_reg[0]
  -------------------------------------------------------------------
                         required time                          0.244    
                         arrival time                          -0.199    
  -------------------------------------------------------------------
                         slack                                  0.045    

Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/write_Addr_I_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_microblaze_clk_wiz_1_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[26].Register_File_Bit_I/RegFile_X1/Using_FPGA.Native/DP/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_microblaze_clk_wiz_1_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_microblaze_clk_wiz_1_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_microblaze_clk_wiz_1_1_1 rise@0.000ns - clk_out1_microblaze_clk_wiz_1_1_1 rise@0.000ns)
  Data Path Delay:        0.615ns  (logic 0.141ns (22.936%)  route 0.474ns (77.064%))
  Logic Levels:           0  
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.881ns
    Source Clock Delay      (SCD):    -0.637ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_microblaze_clk_wiz_1_1_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    mb_block_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  mb_block_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.649    mb_block_i/clk_wiz_1/inst/clk_in1_microblaze_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.714 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.225    mb_block_i/clk_wiz_1/inst/clk_out1_microblaze_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.199 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2937, routed)        0.562    -0.637    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Clk
    SLICE_X41Y41         FDRE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/write_Addr_I_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y41         FDRE (Prop_fdre_C_Q)         0.141    -0.496 r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/write_Addr_I_reg[1]/Q
                         net (fo=195, routed)         0.474    -0.022    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[26].Register_File_Bit_I/RegFile_X1/Using_FPGA.Native/A1
    SLICE_X30Y34         RAMD32                                       r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[26].Register_File_Bit_I/RegFile_X1/Using_FPGA.Native/DP/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_microblaze_clk_wiz_1_1_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    mb_block_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  mb_block_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.876    mb_block_i/clk_wiz_1/inst/clk_in1_microblaze_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.269 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.735    mb_block_i/clk_wiz_1/inst/clk_out1_microblaze_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2937, routed)        0.826    -0.881    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[26].Register_File_Bit_I/RegFile_X1/Using_FPGA.Native/WCLK
    SLICE_X30Y34         RAMD32                                       r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[26].Register_File_Bit_I/RegFile_X1/Using_FPGA.Native/DP/CLK
                         clock pessimism              0.503    -0.378    
    SLICE_X30Y34         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309    -0.069    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[26].Register_File_Bit_I/RegFile_X1/Using_FPGA.Native/DP
  -------------------------------------------------------------------
                         required time                          0.069    
                         arrival time                          -0.022    
  -------------------------------------------------------------------
                         slack                                  0.047    

Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/write_Addr_I_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_microblaze_clk_wiz_1_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[26].Register_File_Bit_I/RegFile_X1/Using_FPGA.Native/SP/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_microblaze_clk_wiz_1_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_microblaze_clk_wiz_1_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_microblaze_clk_wiz_1_1_1 rise@0.000ns - clk_out1_microblaze_clk_wiz_1_1_1 rise@0.000ns)
  Data Path Delay:        0.615ns  (logic 0.141ns (22.936%)  route 0.474ns (77.064%))
  Logic Levels:           0  
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.881ns
    Source Clock Delay      (SCD):    -0.637ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_microblaze_clk_wiz_1_1_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    mb_block_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  mb_block_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.649    mb_block_i/clk_wiz_1/inst/clk_in1_microblaze_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.714 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.225    mb_block_i/clk_wiz_1/inst/clk_out1_microblaze_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.199 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2937, routed)        0.562    -0.637    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Clk
    SLICE_X41Y41         FDRE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/write_Addr_I_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y41         FDRE (Prop_fdre_C_Q)         0.141    -0.496 r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/write_Addr_I_reg[1]/Q
                         net (fo=195, routed)         0.474    -0.022    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[26].Register_File_Bit_I/RegFile_X1/Using_FPGA.Native/A1
    SLICE_X30Y34         RAMD32                                       r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[26].Register_File_Bit_I/RegFile_X1/Using_FPGA.Native/SP/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_microblaze_clk_wiz_1_1_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    mb_block_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  mb_block_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.876    mb_block_i/clk_wiz_1/inst/clk_in1_microblaze_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.269 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.735    mb_block_i/clk_wiz_1/inst/clk_out1_microblaze_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2937, routed)        0.826    -0.881    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[26].Register_File_Bit_I/RegFile_X1/Using_FPGA.Native/WCLK
    SLICE_X30Y34         RAMD32                                       r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[26].Register_File_Bit_I/RegFile_X1/Using_FPGA.Native/SP/CLK
                         clock pessimism              0.503    -0.378    
    SLICE_X30Y34         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309    -0.069    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[26].Register_File_Bit_I/RegFile_X1/Using_FPGA.Native/SP
  -------------------------------------------------------------------
                         required time                          0.069    
                         arrival time                          -0.022    
  -------------------------------------------------------------------
                         slack                                  0.047    

Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/write_Addr_I_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_microblaze_clk_wiz_1_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[26].Register_File_Bit_I/RegFile_X2/Using_FPGA.Native/DP/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_microblaze_clk_wiz_1_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_microblaze_clk_wiz_1_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_microblaze_clk_wiz_1_1_1 rise@0.000ns - clk_out1_microblaze_clk_wiz_1_1_1 rise@0.000ns)
  Data Path Delay:        0.615ns  (logic 0.141ns (22.936%)  route 0.474ns (77.064%))
  Logic Levels:           0  
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.881ns
    Source Clock Delay      (SCD):    -0.637ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_microblaze_clk_wiz_1_1_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    mb_block_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  mb_block_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.649    mb_block_i/clk_wiz_1/inst/clk_in1_microblaze_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.714 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.225    mb_block_i/clk_wiz_1/inst/clk_out1_microblaze_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.199 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2937, routed)        0.562    -0.637    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Clk
    SLICE_X41Y41         FDRE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/write_Addr_I_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y41         FDRE (Prop_fdre_C_Q)         0.141    -0.496 r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/write_Addr_I_reg[1]/Q
                         net (fo=195, routed)         0.474    -0.022    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[26].Register_File_Bit_I/RegFile_X2/Using_FPGA.Native/A1
    SLICE_X30Y34         RAMD32                                       r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[26].Register_File_Bit_I/RegFile_X2/Using_FPGA.Native/DP/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_microblaze_clk_wiz_1_1_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    mb_block_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  mb_block_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.876    mb_block_i/clk_wiz_1/inst/clk_in1_microblaze_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.269 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.735    mb_block_i/clk_wiz_1/inst/clk_out1_microblaze_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2937, routed)        0.826    -0.881    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[26].Register_File_Bit_I/RegFile_X2/Using_FPGA.Native/WCLK
    SLICE_X30Y34         RAMD32                                       r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[26].Register_File_Bit_I/RegFile_X2/Using_FPGA.Native/DP/CLK
                         clock pessimism              0.503    -0.378    
    SLICE_X30Y34         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309    -0.069    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[26].Register_File_Bit_I/RegFile_X2/Using_FPGA.Native/DP
  -------------------------------------------------------------------
                         required time                          0.069    
                         arrival time                          -0.022    
  -------------------------------------------------------------------
                         slack                                  0.047    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_microblaze_clk_wiz_1_1_1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y12     mb_block_i/GameIP_0/inst/HDMI_Controller_Instance/BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y12     mb_block_i/GameIP_0/inst/HDMI_Controller_Instance/BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y3      mb_block_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y3      mb_block_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y11     mb_block_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y11     mb_block_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X2Y7      mb_block_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X2Y7      mb_block_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y10     mb_block_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y10     mb_block_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
Max Period        n/a     MMCME2_ADV/CLKIN1   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  mb_block_i/GameIP_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       10.000      203.360    MMCME2_ADV_X0Y0  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1   n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  mb_block_i/GameIP_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1   n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  mb_block_i/GameIP_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X30Y41     mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[0].Register_File_Bit_I/RegFile_X1/Using_FPGA.Native/DP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X30Y41     mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[0].Register_File_Bit_I/RegFile_X1/Using_FPGA.Native/DP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X30Y41     mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[0].Register_File_Bit_I/RegFile_X1/Using_FPGA.Native/SP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X30Y41     mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[0].Register_File_Bit_I/RegFile_X1/Using_FPGA.Native/SP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X30Y41     mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[0].Register_File_Bit_I/RegFile_X2/Using_FPGA.Native/DP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X30Y41     mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[0].Register_File_Bit_I/RegFile_X2/Using_FPGA.Native/DP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X30Y41     mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[0].Register_File_Bit_I/RegFile_X2/Using_FPGA.Native/SP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X30Y41     mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[0].Register_File_Bit_I/RegFile_X2/Using_FPGA.Native/SP/CLK
High Pulse Width  Slow    MMCME2_ADV/CLKIN1   n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  mb_block_i/GameIP_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1   n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  mb_block_i/GameIP_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X30Y41     mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[0].Register_File_Bit_I/RegFile_X1/Using_FPGA.Native/DP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X30Y41     mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[0].Register_File_Bit_I/RegFile_X1/Using_FPGA.Native/DP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X30Y41     mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[0].Register_File_Bit_I/RegFile_X1/Using_FPGA.Native/SP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X30Y41     mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[0].Register_File_Bit_I/RegFile_X1/Using_FPGA.Native/SP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X30Y41     mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[0].Register_File_Bit_I/RegFile_X2/Using_FPGA.Native/DP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X30Y41     mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[0].Register_File_Bit_I/RegFile_X2/Using_FPGA.Native/DP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X30Y41     mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[0].Register_File_Bit_I/RegFile_X2/Using_FPGA.Native/SP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X30Y41     mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[0].Register_File_Bit_I/RegFile_X2/Using_FPGA.Native/SP/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack       28.221ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.143ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             28.221ns  (required time - arrival time)
  Source:                 mb_block_i/GameIP_0/inst/vga/vc_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/srldly_0/srl[21].srl16_i/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        11.520ns  (logic 2.947ns (25.581%)  route 8.573ns (74.419%))
  Logic Levels:           11  (CARRY4=2 LUT2=1 LUT5=5 LUT6=3)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.573ns = ( 38.427 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.906ns
    Clock Pessimism Removal (CPR):    0.561ns
  Clock Uncertainty:      0.101ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.188ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    mb_block_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  mb_block_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.673    mb_block_i/clk_wiz_1/inst/clk_in1_microblaze_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.291 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.625    mb_block_i/clk_wiz_1/inst/clk_out1_microblaze_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.529 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2937, routed)        1.575    -0.954    mb_block_i/GameIP_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -4.286 r  mb_block_i/GameIP_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.625    mb_block_i/GameIP_0/inst/clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.529 r  mb_block_i/GameIP_0/inst/clk_wiz/inst/clkout1_buf/O
                         net (fo=146, routed)         1.623    -0.906    mb_block_i/GameIP_0/inst/vga/CLK
    SLICE_X6Y54          FDCE                                         r  mb_block_i/GameIP_0/inst/vga/vc_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y54          FDCE (Prop_fdce_C_Q)         0.518    -0.388 r  mb_block_i/GameIP_0/inst/vga/vc_reg[4]/Q
                         net (fo=54, routed)          2.693     2.305    mb_block_i/GameIP_0/inst/vga/Q[4]
    SLICE_X1Y60          LUT2 (Prop_lut2_I0_O)        0.152     2.457 r  mb_block_i/GameIP_0/inst/vga/BOTTOM_NUM1_carry_i_2/O
                         net (fo=19, routed)          1.529     3.986    mb_block_i/GameIP_0/inst/vga/DI[0]
    SLICE_X6Y61          LUT5 (Prop_lut5_I4_O)        0.332     4.318 r  mb_block_i/GameIP_0/inst/vga/i__carry_i_3/O
                         net (fo=1, routed)           0.000     4.318    mb_block_i/GameIP_0/inst/color_instance/bot_draw/g0_b0__0_1[3]
    SLICE_X6Y61          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     4.694 r  mb_block_i/GameIP_0/inst/color_instance/bot_draw/BOTTOM_NUM1_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     4.694    mb_block_i/GameIP_0/inst/color_instance/bot_draw/BOTTOM_NUM1_inferred__0/i__carry_n_0
    SLICE_X6Y62          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     5.017 r  mb_block_i/GameIP_0/inst/color_instance/bot_draw/BOTTOM_NUM1_inferred__0/i__carry__0/O[1]
                         net (fo=3, routed)           0.433     5.450    mb_block_i/GameIP_0/inst/color_instance/bot_draw/BOTTOM_NUM1_inferred__0/i__carry__0_n_6
    SLICE_X7Y61          LUT6 (Prop_lut6_I5_O)        0.306     5.756 r  mb_block_i/GameIP_0/inst/color_instance/bot_draw/g0_b2__0/O
                         net (fo=2, routed)           0.587     6.343    mb_block_i/GameIP_0/inst/color_instance/bot_draw/out[2]
    SLICE_X5Y60          LUT5 (Prop_lut5_I0_O)        0.124     6.467 r  mb_block_i/GameIP_0/inst/color_instance/bot_draw/vga_to_hdmi_i_347/O
                         net (fo=1, routed)           0.440     6.907    mb_block_i/GameIP_0/inst/vga/bot_red25_in
    SLICE_X4Y59          LUT6 (Prop_lut6_I2_O)        0.124     7.031 r  mb_block_i/GameIP_0/inst/vga/vga_to_hdmi_i_262/O
                         net (fo=1, routed)           0.426     7.457    mb_block_i/GameIP_0/inst/vga/vga_to_hdmi_i_262_n_0
    SLICE_X4Y59          LUT5 (Prop_lut5_I0_O)        0.124     7.581 r  mb_block_i/GameIP_0/inst/vga/vga_to_hdmi_i_148/O
                         net (fo=2, routed)           0.412     7.994    mb_block_i/GameIP_0/inst/vga/vga_to_hdmi_i_148_n_0
    SLICE_X5Y59          LUT6 (Prop_lut6_I2_O)        0.124     8.118 r  mb_block_i/GameIP_0/inst/vga/vga_to_hdmi_i_59/O
                         net (fo=4, routed)           0.646     8.764    mb_block_i/GameIP_0/inst/vga/vga_to_hdmi_i_59_n_0
    SLICE_X8Y60          LUT5 (Prop_lut5_I0_O)        0.116     8.880 r  mb_block_i/GameIP_0/inst/vga/vga_to_hdmi_i_22/O
                         net (fo=4, routed)           0.776     9.656    mb_block_i/GameIP_0/inst/HDMI_Controller_Instance/srl[20].srl16_i_0
    SLICE_X12Y62         LUT5 (Prop_lut5_I4_O)        0.328     9.984 r  mb_block_i/GameIP_0/inst/HDMI_Controller_Instance/vga_to_hdmi_i_4/O
                         net (fo=1, routed)           0.631    10.614    mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/srldly_0/data_i[4]
    SLICE_X10Y60         SRL16E                                       r  mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/srldly_0/srl[21].srl16_i/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    N15                                               0.000    40.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    40.000    mb_block_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370    41.370 r  mb_block_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.532    mb_block_i/clk_wiz_1/inst/clk_in1_microblaze_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    35.311 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    36.898    mb_block_i/clk_wiz_1/inst/clk_out1_microblaze_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.989 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2937, routed)        1.457    38.446    mb_block_i/GameIP_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    35.317 r  mb_block_i/GameIP_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.898    mb_block_i/GameIP_0/inst/clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    36.989 r  mb_block_i/GameIP_0/inst/clk_wiz/inst/clkout1_buf/O
                         net (fo=146, routed)         1.439    38.427    mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/srldly_0/pix_clk
    SLICE_X10Y60         SRL16E                                       r  mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/srldly_0/srl[21].srl16_i/CLK
                         clock pessimism              0.561    38.988    
                         clock uncertainty           -0.101    38.887    
    SLICE_X10Y60         SRL16E (Setup_srl16e_CLK_D)
                                                     -0.052    38.835    mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/srldly_0/srl[21].srl16_i
  -------------------------------------------------------------------
                         required time                         38.835    
                         arrival time                         -10.614    
  -------------------------------------------------------------------
                         slack                                 28.221    

Slack (MET) :             28.225ns  (required time - arrival time)
  Source:                 mb_block_i/GameIP_0/inst/vga/vc_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/srldly_0/srl[20].srl16_i/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        11.522ns  (logic 2.947ns (25.577%)  route 8.575ns (74.423%))
  Logic Levels:           11  (CARRY4=2 LUT2=1 LUT5=5 LUT6=3)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.573ns = ( 38.427 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.906ns
    Clock Pessimism Removal (CPR):    0.561ns
  Clock Uncertainty:      0.101ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.188ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    mb_block_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  mb_block_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.673    mb_block_i/clk_wiz_1/inst/clk_in1_microblaze_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.291 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.625    mb_block_i/clk_wiz_1/inst/clk_out1_microblaze_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.529 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2937, routed)        1.575    -0.954    mb_block_i/GameIP_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -4.286 r  mb_block_i/GameIP_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.625    mb_block_i/GameIP_0/inst/clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.529 r  mb_block_i/GameIP_0/inst/clk_wiz/inst/clkout1_buf/O
                         net (fo=146, routed)         1.623    -0.906    mb_block_i/GameIP_0/inst/vga/CLK
    SLICE_X6Y54          FDCE                                         r  mb_block_i/GameIP_0/inst/vga/vc_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y54          FDCE (Prop_fdce_C_Q)         0.518    -0.388 r  mb_block_i/GameIP_0/inst/vga/vc_reg[4]/Q
                         net (fo=54, routed)          2.693     2.305    mb_block_i/GameIP_0/inst/vga/Q[4]
    SLICE_X1Y60          LUT2 (Prop_lut2_I0_O)        0.152     2.457 r  mb_block_i/GameIP_0/inst/vga/BOTTOM_NUM1_carry_i_2/O
                         net (fo=19, routed)          1.529     3.986    mb_block_i/GameIP_0/inst/vga/DI[0]
    SLICE_X6Y61          LUT5 (Prop_lut5_I4_O)        0.332     4.318 r  mb_block_i/GameIP_0/inst/vga/i__carry_i_3/O
                         net (fo=1, routed)           0.000     4.318    mb_block_i/GameIP_0/inst/color_instance/bot_draw/g0_b0__0_1[3]
    SLICE_X6Y61          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     4.694 r  mb_block_i/GameIP_0/inst/color_instance/bot_draw/BOTTOM_NUM1_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     4.694    mb_block_i/GameIP_0/inst/color_instance/bot_draw/BOTTOM_NUM1_inferred__0/i__carry_n_0
    SLICE_X6Y62          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     5.017 r  mb_block_i/GameIP_0/inst/color_instance/bot_draw/BOTTOM_NUM1_inferred__0/i__carry__0/O[1]
                         net (fo=3, routed)           0.433     5.450    mb_block_i/GameIP_0/inst/color_instance/bot_draw/BOTTOM_NUM1_inferred__0/i__carry__0_n_6
    SLICE_X7Y61          LUT6 (Prop_lut6_I5_O)        0.306     5.756 r  mb_block_i/GameIP_0/inst/color_instance/bot_draw/g0_b2__0/O
                         net (fo=2, routed)           0.587     6.343    mb_block_i/GameIP_0/inst/color_instance/bot_draw/out[2]
    SLICE_X5Y60          LUT5 (Prop_lut5_I0_O)        0.124     6.467 r  mb_block_i/GameIP_0/inst/color_instance/bot_draw/vga_to_hdmi_i_347/O
                         net (fo=1, routed)           0.440     6.907    mb_block_i/GameIP_0/inst/vga/bot_red25_in
    SLICE_X4Y59          LUT6 (Prop_lut6_I2_O)        0.124     7.031 r  mb_block_i/GameIP_0/inst/vga/vga_to_hdmi_i_262/O
                         net (fo=1, routed)           0.426     7.457    mb_block_i/GameIP_0/inst/vga/vga_to_hdmi_i_262_n_0
    SLICE_X4Y59          LUT5 (Prop_lut5_I0_O)        0.124     7.581 r  mb_block_i/GameIP_0/inst/vga/vga_to_hdmi_i_148/O
                         net (fo=2, routed)           0.412     7.994    mb_block_i/GameIP_0/inst/vga/vga_to_hdmi_i_148_n_0
    SLICE_X5Y59          LUT6 (Prop_lut6_I2_O)        0.124     8.118 r  mb_block_i/GameIP_0/inst/vga/vga_to_hdmi_i_59/O
                         net (fo=4, routed)           0.646     8.764    mb_block_i/GameIP_0/inst/vga/vga_to_hdmi_i_59_n_0
    SLICE_X8Y60          LUT5 (Prop_lut5_I0_O)        0.116     8.880 r  mb_block_i/GameIP_0/inst/vga/vga_to_hdmi_i_22/O
                         net (fo=4, routed)           0.671     9.551    mb_block_i/GameIP_0/inst/HDMI_Controller_Instance/srl[20].srl16_i_0
    SLICE_X12Y63         LUT5 (Prop_lut5_I4_O)        0.328     9.879 r  mb_block_i/GameIP_0/inst/HDMI_Controller_Instance/vga_to_hdmi_i_5/O
                         net (fo=1, routed)           0.737    10.616    mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/srldly_0/data_i[3]
    SLICE_X10Y60         SRL16E                                       r  mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/srldly_0/srl[20].srl16_i/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    N15                                               0.000    40.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    40.000    mb_block_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370    41.370 r  mb_block_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.532    mb_block_i/clk_wiz_1/inst/clk_in1_microblaze_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    35.311 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    36.898    mb_block_i/clk_wiz_1/inst/clk_out1_microblaze_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.989 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2937, routed)        1.457    38.446    mb_block_i/GameIP_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    35.317 r  mb_block_i/GameIP_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.898    mb_block_i/GameIP_0/inst/clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    36.989 r  mb_block_i/GameIP_0/inst/clk_wiz/inst/clkout1_buf/O
                         net (fo=146, routed)         1.439    38.427    mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/srldly_0/pix_clk
    SLICE_X10Y60         SRL16E                                       r  mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/srldly_0/srl[20].srl16_i/CLK
                         clock pessimism              0.561    38.988    
                         clock uncertainty           -0.101    38.887    
    SLICE_X10Y60         SRL16E (Setup_srl16e_CLK_D)
                                                     -0.047    38.840    mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/srldly_0/srl[20].srl16_i
  -------------------------------------------------------------------
                         required time                         38.840    
                         arrival time                         -10.616    
  -------------------------------------------------------------------
                         slack                                 28.225    

Slack (MET) :             28.646ns  (required time - arrival time)
  Source:                 mb_block_i/GameIP_0/inst/vga/vc_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/srldly_0/srl[22].srl16_i/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        11.129ns  (logic 2.947ns (26.480%)  route 8.182ns (73.520%))
  Logic Levels:           11  (CARRY4=2 LUT2=1 LUT5=5 LUT6=3)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.573ns = ( 38.427 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.906ns
    Clock Pessimism Removal (CPR):    0.561ns
  Clock Uncertainty:      0.101ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.188ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    mb_block_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  mb_block_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.673    mb_block_i/clk_wiz_1/inst/clk_in1_microblaze_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.291 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.625    mb_block_i/clk_wiz_1/inst/clk_out1_microblaze_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.529 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2937, routed)        1.575    -0.954    mb_block_i/GameIP_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -4.286 r  mb_block_i/GameIP_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.625    mb_block_i/GameIP_0/inst/clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.529 r  mb_block_i/GameIP_0/inst/clk_wiz/inst/clkout1_buf/O
                         net (fo=146, routed)         1.623    -0.906    mb_block_i/GameIP_0/inst/vga/CLK
    SLICE_X6Y54          FDCE                                         r  mb_block_i/GameIP_0/inst/vga/vc_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y54          FDCE (Prop_fdce_C_Q)         0.518    -0.388 r  mb_block_i/GameIP_0/inst/vga/vc_reg[4]/Q
                         net (fo=54, routed)          2.693     2.305    mb_block_i/GameIP_0/inst/vga/Q[4]
    SLICE_X1Y60          LUT2 (Prop_lut2_I0_O)        0.152     2.457 r  mb_block_i/GameIP_0/inst/vga/BOTTOM_NUM1_carry_i_2/O
                         net (fo=19, routed)          1.529     3.986    mb_block_i/GameIP_0/inst/vga/DI[0]
    SLICE_X6Y61          LUT5 (Prop_lut5_I4_O)        0.332     4.318 r  mb_block_i/GameIP_0/inst/vga/i__carry_i_3/O
                         net (fo=1, routed)           0.000     4.318    mb_block_i/GameIP_0/inst/color_instance/bot_draw/g0_b0__0_1[3]
    SLICE_X6Y61          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     4.694 r  mb_block_i/GameIP_0/inst/color_instance/bot_draw/BOTTOM_NUM1_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     4.694    mb_block_i/GameIP_0/inst/color_instance/bot_draw/BOTTOM_NUM1_inferred__0/i__carry_n_0
    SLICE_X6Y62          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     5.017 r  mb_block_i/GameIP_0/inst/color_instance/bot_draw/BOTTOM_NUM1_inferred__0/i__carry__0/O[1]
                         net (fo=3, routed)           0.433     5.450    mb_block_i/GameIP_0/inst/color_instance/bot_draw/BOTTOM_NUM1_inferred__0/i__carry__0_n_6
    SLICE_X7Y61          LUT6 (Prop_lut6_I5_O)        0.306     5.756 r  mb_block_i/GameIP_0/inst/color_instance/bot_draw/g0_b2__0/O
                         net (fo=2, routed)           0.587     6.343    mb_block_i/GameIP_0/inst/color_instance/bot_draw/out[2]
    SLICE_X5Y60          LUT5 (Prop_lut5_I0_O)        0.124     6.467 r  mb_block_i/GameIP_0/inst/color_instance/bot_draw/vga_to_hdmi_i_347/O
                         net (fo=1, routed)           0.440     6.907    mb_block_i/GameIP_0/inst/vga/bot_red25_in
    SLICE_X4Y59          LUT6 (Prop_lut6_I2_O)        0.124     7.031 r  mb_block_i/GameIP_0/inst/vga/vga_to_hdmi_i_262/O
                         net (fo=1, routed)           0.426     7.457    mb_block_i/GameIP_0/inst/vga/vga_to_hdmi_i_262_n_0
    SLICE_X4Y59          LUT5 (Prop_lut5_I0_O)        0.124     7.581 r  mb_block_i/GameIP_0/inst/vga/vga_to_hdmi_i_148/O
                         net (fo=2, routed)           0.412     7.994    mb_block_i/GameIP_0/inst/vga/vga_to_hdmi_i_148_n_0
    SLICE_X5Y59          LUT6 (Prop_lut6_I2_O)        0.124     8.118 r  mb_block_i/GameIP_0/inst/vga/vga_to_hdmi_i_59/O
                         net (fo=4, routed)           0.646     8.764    mb_block_i/GameIP_0/inst/vga/vga_to_hdmi_i_59_n_0
    SLICE_X8Y60          LUT5 (Prop_lut5_I0_O)        0.116     8.880 r  mb_block_i/GameIP_0/inst/vga/vga_to_hdmi_i_22/O
                         net (fo=4, routed)           0.532     9.412    mb_block_i/GameIP_0/inst/HDMI_Controller_Instance/srl[20].srl16_i_0
    SLICE_X12Y60         LUT5 (Prop_lut5_I4_O)        0.328     9.740 r  mb_block_i/GameIP_0/inst/HDMI_Controller_Instance/vga_to_hdmi_i_3/O
                         net (fo=1, routed)           0.483    10.223    mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/srldly_0/data_i[5]
    SLICE_X10Y60         SRL16E                                       r  mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/srldly_0/srl[22].srl16_i/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    N15                                               0.000    40.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    40.000    mb_block_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370    41.370 r  mb_block_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.532    mb_block_i/clk_wiz_1/inst/clk_in1_microblaze_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    35.311 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    36.898    mb_block_i/clk_wiz_1/inst/clk_out1_microblaze_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.989 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2937, routed)        1.457    38.446    mb_block_i/GameIP_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    35.317 r  mb_block_i/GameIP_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.898    mb_block_i/GameIP_0/inst/clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    36.989 r  mb_block_i/GameIP_0/inst/clk_wiz/inst/clkout1_buf/O
                         net (fo=146, routed)         1.439    38.427    mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/srldly_0/pix_clk
    SLICE_X10Y60         SRL16E                                       r  mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/srldly_0/srl[22].srl16_i/CLK
                         clock pessimism              0.561    38.988    
                         clock uncertainty           -0.101    38.887    
    SLICE_X10Y60         SRL16E (Setup_srl16e_CLK_D)
                                                     -0.018    38.869    mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/srldly_0/srl[22].srl16_i
  -------------------------------------------------------------------
                         required time                         38.869    
                         arrival time                         -10.223    
  -------------------------------------------------------------------
                         slack                                 28.646    

Slack (MET) :             28.699ns  (required time - arrival time)
  Source:                 mb_block_i/GameIP_0/inst/vga/vc_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/srldly_0/srl[30].srl16_i/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        11.075ns  (logic 2.947ns (26.609%)  route 8.128ns (73.391%))
  Logic Levels:           11  (CARRY4=2 LUT2=1 LUT5=4 LUT6=4)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.574ns = ( 38.426 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.906ns
    Clock Pessimism Removal (CPR):    0.561ns
  Clock Uncertainty:      0.101ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.188ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    mb_block_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  mb_block_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.673    mb_block_i/clk_wiz_1/inst/clk_in1_microblaze_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.291 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.625    mb_block_i/clk_wiz_1/inst/clk_out1_microblaze_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.529 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2937, routed)        1.575    -0.954    mb_block_i/GameIP_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -4.286 r  mb_block_i/GameIP_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.625    mb_block_i/GameIP_0/inst/clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.529 r  mb_block_i/GameIP_0/inst/clk_wiz/inst/clkout1_buf/O
                         net (fo=146, routed)         1.623    -0.906    mb_block_i/GameIP_0/inst/vga/CLK
    SLICE_X6Y54          FDCE                                         r  mb_block_i/GameIP_0/inst/vga/vc_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y54          FDCE (Prop_fdce_C_Q)         0.518    -0.388 r  mb_block_i/GameIP_0/inst/vga/vc_reg[4]/Q
                         net (fo=54, routed)          2.693     2.305    mb_block_i/GameIP_0/inst/vga/Q[4]
    SLICE_X1Y60          LUT2 (Prop_lut2_I0_O)        0.152     2.457 r  mb_block_i/GameIP_0/inst/vga/BOTTOM_NUM1_carry_i_2/O
                         net (fo=19, routed)          1.529     3.986    mb_block_i/GameIP_0/inst/vga/DI[0]
    SLICE_X6Y61          LUT5 (Prop_lut5_I4_O)        0.332     4.318 r  mb_block_i/GameIP_0/inst/vga/i__carry_i_3/O
                         net (fo=1, routed)           0.000     4.318    mb_block_i/GameIP_0/inst/color_instance/bot_draw/g0_b0__0_1[3]
    SLICE_X6Y61          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     4.694 r  mb_block_i/GameIP_0/inst/color_instance/bot_draw/BOTTOM_NUM1_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     4.694    mb_block_i/GameIP_0/inst/color_instance/bot_draw/BOTTOM_NUM1_inferred__0/i__carry_n_0
    SLICE_X6Y62          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     5.017 r  mb_block_i/GameIP_0/inst/color_instance/bot_draw/BOTTOM_NUM1_inferred__0/i__carry__0/O[1]
                         net (fo=3, routed)           0.433     5.450    mb_block_i/GameIP_0/inst/color_instance/bot_draw/BOTTOM_NUM1_inferred__0/i__carry__0_n_6
    SLICE_X7Y61          LUT6 (Prop_lut6_I5_O)        0.306     5.756 r  mb_block_i/GameIP_0/inst/color_instance/bot_draw/g0_b2__0/O
                         net (fo=2, routed)           0.587     6.343    mb_block_i/GameIP_0/inst/color_instance/bot_draw/out[2]
    SLICE_X5Y60          LUT5 (Prop_lut5_I0_O)        0.124     6.467 r  mb_block_i/GameIP_0/inst/color_instance/bot_draw/vga_to_hdmi_i_347/O
                         net (fo=1, routed)           0.440     6.907    mb_block_i/GameIP_0/inst/vga/bot_red25_in
    SLICE_X4Y59          LUT6 (Prop_lut6_I2_O)        0.124     7.031 r  mb_block_i/GameIP_0/inst/vga/vga_to_hdmi_i_262/O
                         net (fo=1, routed)           0.426     7.457    mb_block_i/GameIP_0/inst/vga/vga_to_hdmi_i_262_n_0
    SLICE_X4Y59          LUT5 (Prop_lut5_I0_O)        0.124     7.581 r  mb_block_i/GameIP_0/inst/vga/vga_to_hdmi_i_148/O
                         net (fo=2, routed)           0.412     7.994    mb_block_i/GameIP_0/inst/vga/vga_to_hdmi_i_148_n_0
    SLICE_X5Y59          LUT6 (Prop_lut6_I2_O)        0.124     8.118 r  mb_block_i/GameIP_0/inst/vga/vga_to_hdmi_i_59/O
                         net (fo=4, routed)           0.646     8.764    mb_block_i/GameIP_0/inst/vga/vga_to_hdmi_i_59_n_0
    SLICE_X8Y60          LUT5 (Prop_lut5_I0_O)        0.116     8.880 r  mb_block_i/GameIP_0/inst/vga/vga_to_hdmi_i_22/O
                         net (fo=4, routed)           0.345     9.225    mb_block_i/GameIP_0/inst/vga/FSM_sequential_state_reg[1]
    SLICE_X9Y61          LUT6 (Prop_lut6_I4_O)        0.328     9.553 r  mb_block_i/GameIP_0/inst/vga/vga_to_hdmi_i_7/O
                         net (fo=1, routed)           0.617    10.169    mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/srldly_0/data_i[9]
    SLICE_X10Y61         SRL16E                                       r  mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/srldly_0/srl[30].srl16_i/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    N15                                               0.000    40.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    40.000    mb_block_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370    41.370 r  mb_block_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.532    mb_block_i/clk_wiz_1/inst/clk_in1_microblaze_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    35.311 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    36.898    mb_block_i/clk_wiz_1/inst/clk_out1_microblaze_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.989 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2937, routed)        1.457    38.446    mb_block_i/GameIP_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    35.317 r  mb_block_i/GameIP_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.898    mb_block_i/GameIP_0/inst/clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    36.989 r  mb_block_i/GameIP_0/inst/clk_wiz/inst/clkout1_buf/O
                         net (fo=146, routed)         1.438    38.426    mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/srldly_0/pix_clk
    SLICE_X10Y61         SRL16E                                       r  mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/srldly_0/srl[30].srl16_i/CLK
                         clock pessimism              0.561    38.987    
                         clock uncertainty           -0.101    38.886    
    SLICE_X10Y61         SRL16E (Setup_srl16e_CLK_D)
                                                     -0.018    38.868    mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/srldly_0/srl[30].srl16_i
  -------------------------------------------------------------------
                         required time                         38.868    
                         arrival time                         -10.169    
  -------------------------------------------------------------------
                         slack                                 28.699    

Slack (MET) :             28.706ns  (required time - arrival time)
  Source:                 mb_block_i/GameIP_0/inst/vga/vc_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/srldly_0/srl[38].srl16_i/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        11.068ns  (logic 2.751ns (24.855%)  route 8.317ns (75.145%))
  Logic Levels:           11  (CARRY4=2 LUT2=1 LUT4=1 LUT5=3 LUT6=4)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.574ns = ( 38.426 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.906ns
    Clock Pessimism Removal (CPR):    0.561ns
  Clock Uncertainty:      0.101ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.188ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    mb_block_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  mb_block_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.673    mb_block_i/clk_wiz_1/inst/clk_in1_microblaze_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.291 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.625    mb_block_i/clk_wiz_1/inst/clk_out1_microblaze_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.529 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2937, routed)        1.575    -0.954    mb_block_i/GameIP_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -4.286 r  mb_block_i/GameIP_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.625    mb_block_i/GameIP_0/inst/clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.529 r  mb_block_i/GameIP_0/inst/clk_wiz/inst/clkout1_buf/O
                         net (fo=146, routed)         1.623    -0.906    mb_block_i/GameIP_0/inst/vga/CLK
    SLICE_X6Y54          FDCE                                         r  mb_block_i/GameIP_0/inst/vga/vc_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y54          FDCE (Prop_fdce_C_Q)         0.518    -0.388 r  mb_block_i/GameIP_0/inst/vga/vc_reg[4]/Q
                         net (fo=54, routed)          2.693     2.305    mb_block_i/GameIP_0/inst/vga/Q[4]
    SLICE_X1Y60          LUT2 (Prop_lut2_I0_O)        0.152     2.457 r  mb_block_i/GameIP_0/inst/vga/BOTTOM_NUM1_carry_i_2/O
                         net (fo=19, routed)          1.529     3.986    mb_block_i/GameIP_0/inst/vga/DI[0]
    SLICE_X6Y61          LUT5 (Prop_lut5_I4_O)        0.332     4.318 r  mb_block_i/GameIP_0/inst/vga/i__carry_i_3/O
                         net (fo=1, routed)           0.000     4.318    mb_block_i/GameIP_0/inst/color_instance/bot_draw/g0_b0__0_1[3]
    SLICE_X6Y61          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     4.694 r  mb_block_i/GameIP_0/inst/color_instance/bot_draw/BOTTOM_NUM1_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     4.694    mb_block_i/GameIP_0/inst/color_instance/bot_draw/BOTTOM_NUM1_inferred__0/i__carry_n_0
    SLICE_X6Y62          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     5.017 r  mb_block_i/GameIP_0/inst/color_instance/bot_draw/BOTTOM_NUM1_inferred__0/i__carry__0/O[1]
                         net (fo=3, routed)           0.433     5.450    mb_block_i/GameIP_0/inst/color_instance/bot_draw/BOTTOM_NUM1_inferred__0/i__carry__0_n_6
    SLICE_X7Y61          LUT6 (Prop_lut6_I5_O)        0.306     5.756 r  mb_block_i/GameIP_0/inst/color_instance/bot_draw/g0_b2__0/O
                         net (fo=2, routed)           0.587     6.343    mb_block_i/GameIP_0/inst/color_instance/bot_draw/out[2]
    SLICE_X5Y60          LUT5 (Prop_lut5_I0_O)        0.124     6.467 r  mb_block_i/GameIP_0/inst/color_instance/bot_draw/vga_to_hdmi_i_347/O
                         net (fo=1, routed)           0.440     6.907    mb_block_i/GameIP_0/inst/vga/bot_red25_in
    SLICE_X4Y59          LUT6 (Prop_lut6_I2_O)        0.124     7.031 r  mb_block_i/GameIP_0/inst/vga/vga_to_hdmi_i_262/O
                         net (fo=1, routed)           0.426     7.457    mb_block_i/GameIP_0/inst/vga/vga_to_hdmi_i_262_n_0
    SLICE_X4Y59          LUT5 (Prop_lut5_I0_O)        0.124     7.581 r  mb_block_i/GameIP_0/inst/vga/vga_to_hdmi_i_148/O
                         net (fo=2, routed)           0.411     7.993    mb_block_i/GameIP_0/inst/vga/vga_to_hdmi_i_148_n_0
    SLICE_X5Y59          LUT4 (Prop_lut4_I2_O)        0.124     8.117 r  mb_block_i/GameIP_0/inst/vga/vga_to_hdmi_i_124/O
                         net (fo=4, routed)           0.670     8.787    mb_block_i/GameIP_0/inst/vga/vga_to_hdmi_i_124_n_0
    SLICE_X8Y60          LUT6 (Prop_lut6_I2_O)        0.124     8.911 r  mb_block_i/GameIP_0/inst/vga/vga_to_hdmi_i_47/O
                         net (fo=1, routed)           0.607     9.518    mb_block_i/GameIP_0/inst/vga/vga_to_hdmi_i_47_n_0
    SLICE_X8Y61          LUT6 (Prop_lut6_I2_O)        0.124     9.642 r  mb_block_i/GameIP_0/inst/vga/vga_to_hdmi_i_11/O
                         net (fo=1, routed)           0.520    10.162    mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/srldly_0/data_i[13]
    SLICE_X8Y59          SRL16E                                       r  mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/srldly_0/srl[38].srl16_i/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    N15                                               0.000    40.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    40.000    mb_block_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370    41.370 r  mb_block_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.532    mb_block_i/clk_wiz_1/inst/clk_in1_microblaze_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    35.311 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    36.898    mb_block_i/clk_wiz_1/inst/clk_out1_microblaze_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.989 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2937, routed)        1.457    38.446    mb_block_i/GameIP_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    35.317 r  mb_block_i/GameIP_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.898    mb_block_i/GameIP_0/inst/clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    36.989 r  mb_block_i/GameIP_0/inst/clk_wiz/inst/clkout1_buf/O
                         net (fo=146, routed)         1.438    38.426    mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/srldly_0/pix_clk
    SLICE_X8Y59          SRL16E                                       r  mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/srldly_0/srl[38].srl16_i/CLK
                         clock pessimism              0.561    38.987    
                         clock uncertainty           -0.101    38.886    
    SLICE_X8Y59          SRL16E (Setup_srl16e_CLK_D)
                                                     -0.018    38.868    mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/srldly_0/srl[38].srl16_i
  -------------------------------------------------------------------
                         required time                         38.868    
                         arrival time                         -10.162    
  -------------------------------------------------------------------
                         slack                                 28.706    

Slack (MET) :             28.758ns  (required time - arrival time)
  Source:                 mb_block_i/GameIP_0/inst/vga/vc_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/srldly_0/srl[39].srl16_i/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        10.995ns  (logic 2.751ns (25.020%)  route 8.244ns (74.980%))
  Logic Levels:           11  (CARRY4=2 LUT2=1 LUT4=1 LUT5=3 LUT6=4)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.574ns = ( 38.426 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.906ns
    Clock Pessimism Removal (CPR):    0.561ns
  Clock Uncertainty:      0.101ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.188ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    mb_block_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  mb_block_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.673    mb_block_i/clk_wiz_1/inst/clk_in1_microblaze_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.291 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.625    mb_block_i/clk_wiz_1/inst/clk_out1_microblaze_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.529 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2937, routed)        1.575    -0.954    mb_block_i/GameIP_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -4.286 r  mb_block_i/GameIP_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.625    mb_block_i/GameIP_0/inst/clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.529 r  mb_block_i/GameIP_0/inst/clk_wiz/inst/clkout1_buf/O
                         net (fo=146, routed)         1.623    -0.906    mb_block_i/GameIP_0/inst/vga/CLK
    SLICE_X6Y54          FDCE                                         r  mb_block_i/GameIP_0/inst/vga/vc_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y54          FDCE (Prop_fdce_C_Q)         0.518    -0.388 r  mb_block_i/GameIP_0/inst/vga/vc_reg[4]/Q
                         net (fo=54, routed)          2.693     2.305    mb_block_i/GameIP_0/inst/vga/Q[4]
    SLICE_X1Y60          LUT2 (Prop_lut2_I0_O)        0.152     2.457 r  mb_block_i/GameIP_0/inst/vga/BOTTOM_NUM1_carry_i_2/O
                         net (fo=19, routed)          1.529     3.986    mb_block_i/GameIP_0/inst/vga/DI[0]
    SLICE_X6Y61          LUT5 (Prop_lut5_I4_O)        0.332     4.318 r  mb_block_i/GameIP_0/inst/vga/i__carry_i_3/O
                         net (fo=1, routed)           0.000     4.318    mb_block_i/GameIP_0/inst/color_instance/bot_draw/g0_b0__0_1[3]
    SLICE_X6Y61          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     4.694 r  mb_block_i/GameIP_0/inst/color_instance/bot_draw/BOTTOM_NUM1_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     4.694    mb_block_i/GameIP_0/inst/color_instance/bot_draw/BOTTOM_NUM1_inferred__0/i__carry_n_0
    SLICE_X6Y62          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     5.017 r  mb_block_i/GameIP_0/inst/color_instance/bot_draw/BOTTOM_NUM1_inferred__0/i__carry__0/O[1]
                         net (fo=3, routed)           0.433     5.450    mb_block_i/GameIP_0/inst/color_instance/bot_draw/BOTTOM_NUM1_inferred__0/i__carry__0_n_6
    SLICE_X7Y61          LUT6 (Prop_lut6_I5_O)        0.306     5.756 r  mb_block_i/GameIP_0/inst/color_instance/bot_draw/g0_b2__0/O
                         net (fo=2, routed)           0.587     6.343    mb_block_i/GameIP_0/inst/color_instance/bot_draw/out[2]
    SLICE_X5Y60          LUT5 (Prop_lut5_I0_O)        0.124     6.467 r  mb_block_i/GameIP_0/inst/color_instance/bot_draw/vga_to_hdmi_i_347/O
                         net (fo=1, routed)           0.440     6.907    mb_block_i/GameIP_0/inst/vga/bot_red25_in
    SLICE_X4Y59          LUT6 (Prop_lut6_I2_O)        0.124     7.031 r  mb_block_i/GameIP_0/inst/vga/vga_to_hdmi_i_262/O
                         net (fo=1, routed)           0.426     7.457    mb_block_i/GameIP_0/inst/vga/vga_to_hdmi_i_262_n_0
    SLICE_X4Y59          LUT5 (Prop_lut5_I0_O)        0.124     7.581 r  mb_block_i/GameIP_0/inst/vga/vga_to_hdmi_i_148/O
                         net (fo=2, routed)           0.411     7.993    mb_block_i/GameIP_0/inst/vga/vga_to_hdmi_i_148_n_0
    SLICE_X5Y59          LUT4 (Prop_lut4_I2_O)        0.124     8.117 r  mb_block_i/GameIP_0/inst/vga/vga_to_hdmi_i_124/O
                         net (fo=4, routed)           0.663     8.780    mb_block_i/GameIP_0/inst/vga/vga_to_hdmi_i_124_n_0
    SLICE_X9Y60          LUT6 (Prop_lut6_I1_O)        0.124     8.904 r  mb_block_i/GameIP_0/inst/vga/vga_to_hdmi_i_43/O
                         net (fo=1, routed)           0.434     9.337    mb_block_i/GameIP_0/inst/vga/vga_to_hdmi_i_43_n_0
    SLICE_X9Y61          LUT6 (Prop_lut6_I2_O)        0.124     9.461 r  mb_block_i/GameIP_0/inst/vga/vga_to_hdmi_i_10/O
                         net (fo=1, routed)           0.628    10.089    mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/srldly_0/data_i[14]
    SLICE_X8Y59          SRL16E                                       r  mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/srldly_0/srl[39].srl16_i/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    N15                                               0.000    40.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    40.000    mb_block_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370    41.370 r  mb_block_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.532    mb_block_i/clk_wiz_1/inst/clk_in1_microblaze_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    35.311 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    36.898    mb_block_i/clk_wiz_1/inst/clk_out1_microblaze_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.989 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2937, routed)        1.457    38.446    mb_block_i/GameIP_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    35.317 r  mb_block_i/GameIP_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.898    mb_block_i/GameIP_0/inst/clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    36.989 r  mb_block_i/GameIP_0/inst/clk_wiz/inst/clkout1_buf/O
                         net (fo=146, routed)         1.438    38.426    mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/srldly_0/pix_clk
    SLICE_X8Y59          SRL16E                                       r  mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/srldly_0/srl[39].srl16_i/CLK
                         clock pessimism              0.561    38.987    
                         clock uncertainty           -0.101    38.886    
    SLICE_X8Y59          SRL16E (Setup_srl16e_CLK_D)
                                                     -0.039    38.847    mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/srldly_0/srl[39].srl16_i
  -------------------------------------------------------------------
                         required time                         38.847    
                         arrival time                         -10.089    
  -------------------------------------------------------------------
                         slack                                 28.758    

Slack (MET) :             28.784ns  (required time - arrival time)
  Source:                 mb_block_i/GameIP_0/inst/vga/vc_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/srldly_0/srl[23].srl16_i/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        10.971ns  (logic 2.751ns (25.076%)  route 8.220ns (74.924%))
  Logic Levels:           11  (CARRY4=2 LUT2=1 LUT3=1 LUT5=3 LUT6=4)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.573ns = ( 38.427 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.906ns
    Clock Pessimism Removal (CPR):    0.561ns
  Clock Uncertainty:      0.101ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.188ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    mb_block_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  mb_block_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.673    mb_block_i/clk_wiz_1/inst/clk_in1_microblaze_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.291 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.625    mb_block_i/clk_wiz_1/inst/clk_out1_microblaze_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.529 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2937, routed)        1.575    -0.954    mb_block_i/GameIP_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -4.286 r  mb_block_i/GameIP_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.625    mb_block_i/GameIP_0/inst/clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.529 r  mb_block_i/GameIP_0/inst/clk_wiz/inst/clkout1_buf/O
                         net (fo=146, routed)         1.623    -0.906    mb_block_i/GameIP_0/inst/vga/CLK
    SLICE_X6Y54          FDCE                                         r  mb_block_i/GameIP_0/inst/vga/vc_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y54          FDCE (Prop_fdce_C_Q)         0.518    -0.388 r  mb_block_i/GameIP_0/inst/vga/vc_reg[4]/Q
                         net (fo=54, routed)          2.693     2.305    mb_block_i/GameIP_0/inst/vga/Q[4]
    SLICE_X1Y60          LUT2 (Prop_lut2_I0_O)        0.152     2.457 r  mb_block_i/GameIP_0/inst/vga/BOTTOM_NUM1_carry_i_2/O
                         net (fo=19, routed)          1.529     3.986    mb_block_i/GameIP_0/inst/vga/DI[0]
    SLICE_X6Y61          LUT5 (Prop_lut5_I4_O)        0.332     4.318 r  mb_block_i/GameIP_0/inst/vga/i__carry_i_3/O
                         net (fo=1, routed)           0.000     4.318    mb_block_i/GameIP_0/inst/color_instance/bot_draw/g0_b0__0_1[3]
    SLICE_X6Y61          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     4.694 r  mb_block_i/GameIP_0/inst/color_instance/bot_draw/BOTTOM_NUM1_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     4.694    mb_block_i/GameIP_0/inst/color_instance/bot_draw/BOTTOM_NUM1_inferred__0/i__carry_n_0
    SLICE_X6Y62          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     5.017 r  mb_block_i/GameIP_0/inst/color_instance/bot_draw/BOTTOM_NUM1_inferred__0/i__carry__0/O[1]
                         net (fo=3, routed)           0.433     5.450    mb_block_i/GameIP_0/inst/color_instance/bot_draw/BOTTOM_NUM1_inferred__0/i__carry__0_n_6
    SLICE_X7Y61          LUT6 (Prop_lut6_I5_O)        0.306     5.756 r  mb_block_i/GameIP_0/inst/color_instance/bot_draw/g0_b2__0/O
                         net (fo=2, routed)           0.587     6.343    mb_block_i/GameIP_0/inst/color_instance/bot_draw/out[2]
    SLICE_X5Y60          LUT5 (Prop_lut5_I0_O)        0.124     6.467 r  mb_block_i/GameIP_0/inst/color_instance/bot_draw/vga_to_hdmi_i_347/O
                         net (fo=1, routed)           0.440     6.907    mb_block_i/GameIP_0/inst/vga/bot_red25_in
    SLICE_X4Y59          LUT6 (Prop_lut6_I2_O)        0.124     7.031 r  mb_block_i/GameIP_0/inst/vga/vga_to_hdmi_i_262/O
                         net (fo=1, routed)           0.426     7.457    mb_block_i/GameIP_0/inst/vga/vga_to_hdmi_i_262_n_0
    SLICE_X4Y59          LUT5 (Prop_lut5_I0_O)        0.124     7.581 r  mb_block_i/GameIP_0/inst/vga/vga_to_hdmi_i_148/O
                         net (fo=2, routed)           0.412     7.994    mb_block_i/GameIP_0/inst/vga/vga_to_hdmi_i_148_n_0
    SLICE_X5Y59          LUT6 (Prop_lut6_I2_O)        0.124     8.118 r  mb_block_i/GameIP_0/inst/vga/vga_to_hdmi_i_59/O
                         net (fo=4, routed)           0.646     8.764    mb_block_i/GameIP_0/inst/vga/vga_to_hdmi_i_59_n_0
    SLICE_X8Y60          LUT3 (Prop_lut3_I2_O)        0.124     8.888 r  mb_block_i/GameIP_0/inst/vga/vga_to_hdmi_i_15/O
                         net (fo=1, routed)           0.298     9.186    mb_block_i/GameIP_0/inst/game/srl[23].srl16_i_0
    SLICE_X11Y60         LUT6 (Prop_lut6_I0_O)        0.124     9.310 r  mb_block_i/GameIP_0/inst/game/vga_to_hdmi_i_2/O
                         net (fo=1, routed)           0.754    10.065    mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/srldly_0/data_i[6]
    SLICE_X10Y60         SRL16E                                       r  mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/srldly_0/srl[23].srl16_i/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    N15                                               0.000    40.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    40.000    mb_block_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370    41.370 r  mb_block_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.532    mb_block_i/clk_wiz_1/inst/clk_in1_microblaze_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    35.311 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    36.898    mb_block_i/clk_wiz_1/inst/clk_out1_microblaze_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.989 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2937, routed)        1.457    38.446    mb_block_i/GameIP_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    35.317 r  mb_block_i/GameIP_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.898    mb_block_i/GameIP_0/inst/clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    36.989 r  mb_block_i/GameIP_0/inst/clk_wiz/inst/clkout1_buf/O
                         net (fo=146, routed)         1.439    38.427    mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/srldly_0/pix_clk
    SLICE_X10Y60         SRL16E                                       r  mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/srldly_0/srl[23].srl16_i/CLK
                         clock pessimism              0.561    38.988    
                         clock uncertainty           -0.101    38.887    
    SLICE_X10Y60         SRL16E (Setup_srl16e_CLK_D)
                                                     -0.039    38.848    mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/srldly_0/srl[23].srl16_i
  -------------------------------------------------------------------
                         required time                         38.848    
                         arrival time                         -10.065    
  -------------------------------------------------------------------
                         slack                                 28.784    

Slack (MET) :             28.884ns  (required time - arrival time)
  Source:                 mb_block_i/GameIP_0/inst/vga/vc_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/srldly_0/srl[36].srl16_i/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        10.862ns  (logic 2.954ns (27.196%)  route 7.908ns (72.804%))
  Logic Levels:           11  (CARRY4=2 LUT2=1 LUT3=1 LUT4=1 LUT5=3 LUT6=3)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.574ns = ( 38.426 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.906ns
    Clock Pessimism Removal (CPR):    0.561ns
  Clock Uncertainty:      0.101ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.188ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    mb_block_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  mb_block_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.673    mb_block_i/clk_wiz_1/inst/clk_in1_microblaze_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.291 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.625    mb_block_i/clk_wiz_1/inst/clk_out1_microblaze_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.529 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2937, routed)        1.575    -0.954    mb_block_i/GameIP_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -4.286 r  mb_block_i/GameIP_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.625    mb_block_i/GameIP_0/inst/clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.529 r  mb_block_i/GameIP_0/inst/clk_wiz/inst/clkout1_buf/O
                         net (fo=146, routed)         1.623    -0.906    mb_block_i/GameIP_0/inst/vga/CLK
    SLICE_X6Y54          FDCE                                         r  mb_block_i/GameIP_0/inst/vga/vc_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y54          FDCE (Prop_fdce_C_Q)         0.518    -0.388 r  mb_block_i/GameIP_0/inst/vga/vc_reg[4]/Q
                         net (fo=54, routed)          2.693     2.305    mb_block_i/GameIP_0/inst/vga/Q[4]
    SLICE_X1Y60          LUT2 (Prop_lut2_I0_O)        0.152     2.457 r  mb_block_i/GameIP_0/inst/vga/BOTTOM_NUM1_carry_i_2/O
                         net (fo=19, routed)          1.529     3.986    mb_block_i/GameIP_0/inst/vga/DI[0]
    SLICE_X6Y61          LUT5 (Prop_lut5_I4_O)        0.332     4.318 r  mb_block_i/GameIP_0/inst/vga/i__carry_i_3/O
                         net (fo=1, routed)           0.000     4.318    mb_block_i/GameIP_0/inst/color_instance/bot_draw/g0_b0__0_1[3]
    SLICE_X6Y61          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     4.694 r  mb_block_i/GameIP_0/inst/color_instance/bot_draw/BOTTOM_NUM1_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     4.694    mb_block_i/GameIP_0/inst/color_instance/bot_draw/BOTTOM_NUM1_inferred__0/i__carry_n_0
    SLICE_X6Y62          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     5.017 r  mb_block_i/GameIP_0/inst/color_instance/bot_draw/BOTTOM_NUM1_inferred__0/i__carry__0/O[1]
                         net (fo=3, routed)           0.433     5.450    mb_block_i/GameIP_0/inst/color_instance/bot_draw/BOTTOM_NUM1_inferred__0/i__carry__0_n_6
    SLICE_X7Y61          LUT6 (Prop_lut6_I5_O)        0.306     5.756 r  mb_block_i/GameIP_0/inst/color_instance/bot_draw/g0_b2__0/O
                         net (fo=2, routed)           0.587     6.343    mb_block_i/GameIP_0/inst/color_instance/bot_draw/out[2]
    SLICE_X5Y60          LUT5 (Prop_lut5_I0_O)        0.124     6.467 r  mb_block_i/GameIP_0/inst/color_instance/bot_draw/vga_to_hdmi_i_347/O
                         net (fo=1, routed)           0.440     6.907    mb_block_i/GameIP_0/inst/vga/bot_red25_in
    SLICE_X4Y59          LUT6 (Prop_lut6_I2_O)        0.124     7.031 r  mb_block_i/GameIP_0/inst/vga/vga_to_hdmi_i_262/O
                         net (fo=1, routed)           0.426     7.457    mb_block_i/GameIP_0/inst/vga/vga_to_hdmi_i_262_n_0
    SLICE_X4Y59          LUT5 (Prop_lut5_I0_O)        0.124     7.581 r  mb_block_i/GameIP_0/inst/vga/vga_to_hdmi_i_148/O
                         net (fo=2, routed)           0.411     7.993    mb_block_i/GameIP_0/inst/vga/vga_to_hdmi_i_148_n_0
    SLICE_X5Y59          LUT4 (Prop_lut4_I2_O)        0.124     8.117 r  mb_block_i/GameIP_0/inst/vga/vga_to_hdmi_i_124/O
                         net (fo=4, routed)           0.791     8.908    mb_block_i/GameIP_0/inst/vga/vga_to_hdmi_i_124_n_0
    SLICE_X9Y59          LUT3 (Prop_lut3_I2_O)        0.119     9.027 r  mb_block_i/GameIP_0/inst/vga/vga_to_hdmi_i_57/O
                         net (fo=1, routed)           0.266     9.292    mb_block_i/GameIP_0/inst/vga/vga_to_hdmi_i_57_n_0
    SLICE_X9Y59          LUT6 (Prop_lut6_I5_O)        0.332     9.624 r  mb_block_i/GameIP_0/inst/vga/vga_to_hdmi_i_13/O
                         net (fo=1, routed)           0.332     9.956    mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/srldly_0/data_i[11]
    SLICE_X8Y59          SRL16E                                       r  mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/srldly_0/srl[36].srl16_i/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    N15                                               0.000    40.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    40.000    mb_block_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370    41.370 r  mb_block_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.532    mb_block_i/clk_wiz_1/inst/clk_in1_microblaze_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    35.311 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    36.898    mb_block_i/clk_wiz_1/inst/clk_out1_microblaze_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.989 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2937, routed)        1.457    38.446    mb_block_i/GameIP_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    35.317 r  mb_block_i/GameIP_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.898    mb_block_i/GameIP_0/inst/clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    36.989 r  mb_block_i/GameIP_0/inst/clk_wiz/inst/clkout1_buf/O
                         net (fo=146, routed)         1.438    38.426    mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/srldly_0/pix_clk
    SLICE_X8Y59          SRL16E                                       r  mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/srldly_0/srl[36].srl16_i/CLK
                         clock pessimism              0.561    38.987    
                         clock uncertainty           -0.101    38.886    
    SLICE_X8Y59          SRL16E (Setup_srl16e_CLK_D)
                                                     -0.047    38.839    mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/srldly_0/srl[36].srl16_i
  -------------------------------------------------------------------
                         required time                         38.839    
                         arrival time                          -9.956    
  -------------------------------------------------------------------
                         slack                                 28.884    

Slack (MET) :             28.901ns  (required time - arrival time)
  Source:                 mb_block_i/GameIP_0/inst/vga/vc_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/srldly_0/srl[29].srl16_i/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        10.840ns  (logic 2.751ns (25.379%)  route 8.089ns (74.621%))
  Logic Levels:           11  (CARRY4=2 LUT2=1 LUT5=4 LUT6=4)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.574ns = ( 38.426 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.906ns
    Clock Pessimism Removal (CPR):    0.561ns
  Clock Uncertainty:      0.101ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.188ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    mb_block_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  mb_block_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.673    mb_block_i/clk_wiz_1/inst/clk_in1_microblaze_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.291 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.625    mb_block_i/clk_wiz_1/inst/clk_out1_microblaze_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.529 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2937, routed)        1.575    -0.954    mb_block_i/GameIP_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -4.286 r  mb_block_i/GameIP_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.625    mb_block_i/GameIP_0/inst/clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.529 r  mb_block_i/GameIP_0/inst/clk_wiz/inst/clkout1_buf/O
                         net (fo=146, routed)         1.623    -0.906    mb_block_i/GameIP_0/inst/vga/CLK
    SLICE_X6Y54          FDCE                                         r  mb_block_i/GameIP_0/inst/vga/vc_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y54          FDCE (Prop_fdce_C_Q)         0.518    -0.388 r  mb_block_i/GameIP_0/inst/vga/vc_reg[4]/Q
                         net (fo=54, routed)          2.693     2.305    mb_block_i/GameIP_0/inst/vga/Q[4]
    SLICE_X1Y60          LUT2 (Prop_lut2_I0_O)        0.152     2.457 r  mb_block_i/GameIP_0/inst/vga/BOTTOM_NUM1_carry_i_2/O
                         net (fo=19, routed)          1.529     3.986    mb_block_i/GameIP_0/inst/vga/DI[0]
    SLICE_X6Y61          LUT5 (Prop_lut5_I4_O)        0.332     4.318 r  mb_block_i/GameIP_0/inst/vga/i__carry_i_3/O
                         net (fo=1, routed)           0.000     4.318    mb_block_i/GameIP_0/inst/color_instance/bot_draw/g0_b0__0_1[3]
    SLICE_X6Y61          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     4.694 r  mb_block_i/GameIP_0/inst/color_instance/bot_draw/BOTTOM_NUM1_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     4.694    mb_block_i/GameIP_0/inst/color_instance/bot_draw/BOTTOM_NUM1_inferred__0/i__carry_n_0
    SLICE_X6Y62          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     5.017 r  mb_block_i/GameIP_0/inst/color_instance/bot_draw/BOTTOM_NUM1_inferred__0/i__carry__0/O[1]
                         net (fo=3, routed)           0.433     5.450    mb_block_i/GameIP_0/inst/color_instance/bot_draw/BOTTOM_NUM1_inferred__0/i__carry__0_n_6
    SLICE_X7Y61          LUT6 (Prop_lut6_I5_O)        0.306     5.756 r  mb_block_i/GameIP_0/inst/color_instance/bot_draw/g0_b2__0/O
                         net (fo=2, routed)           0.587     6.343    mb_block_i/GameIP_0/inst/color_instance/bot_draw/out[2]
    SLICE_X5Y60          LUT5 (Prop_lut5_I0_O)        0.124     6.467 r  mb_block_i/GameIP_0/inst/color_instance/bot_draw/vga_to_hdmi_i_347/O
                         net (fo=1, routed)           0.440     6.907    mb_block_i/GameIP_0/inst/vga/bot_red25_in
    SLICE_X4Y59          LUT6 (Prop_lut6_I2_O)        0.124     7.031 r  mb_block_i/GameIP_0/inst/vga/vga_to_hdmi_i_262/O
                         net (fo=1, routed)           0.426     7.457    mb_block_i/GameIP_0/inst/vga/vga_to_hdmi_i_262_n_0
    SLICE_X4Y59          LUT5 (Prop_lut5_I0_O)        0.124     7.581 r  mb_block_i/GameIP_0/inst/vga/vga_to_hdmi_i_148/O
                         net (fo=2, routed)           0.412     7.994    mb_block_i/GameIP_0/inst/vga/vga_to_hdmi_i_148_n_0
    SLICE_X5Y59          LUT6 (Prop_lut6_I2_O)        0.124     8.118 r  mb_block_i/GameIP_0/inst/vga/vga_to_hdmi_i_59/O
                         net (fo=4, routed)           0.560     8.677    mb_block_i/GameIP_0/inst/vga/vga_to_hdmi_i_59_n_0
    SLICE_X8Y60          LUT6 (Prop_lut6_I1_O)        0.124     8.801 r  mb_block_i/GameIP_0/inst/vga/vga_to_hdmi_i_39/O
                         net (fo=2, routed)           0.467     9.268    mb_block_i/GameIP_0/inst/vga/vga_to_hdmi_i_39_n_0
    SLICE_X8Y62          LUT5 (Prop_lut5_I4_O)        0.124     9.392 r  mb_block_i/GameIP_0/inst/vga/vga_to_hdmi_i_8/O
                         net (fo=1, routed)           0.541     9.934    mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/srldly_0/data_i[8]
    SLICE_X10Y61         SRL16E                                       r  mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/srldly_0/srl[29].srl16_i/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    N15                                               0.000    40.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    40.000    mb_block_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370    41.370 r  mb_block_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.532    mb_block_i/clk_wiz_1/inst/clk_in1_microblaze_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    35.311 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    36.898    mb_block_i/clk_wiz_1/inst/clk_out1_microblaze_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.989 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2937, routed)        1.457    38.446    mb_block_i/GameIP_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    35.317 r  mb_block_i/GameIP_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.898    mb_block_i/GameIP_0/inst/clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    36.989 r  mb_block_i/GameIP_0/inst/clk_wiz/inst/clkout1_buf/O
                         net (fo=146, routed)         1.438    38.426    mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/srldly_0/pix_clk
    SLICE_X10Y61         SRL16E                                       r  mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/srldly_0/srl[29].srl16_i/CLK
                         clock pessimism              0.561    38.987    
                         clock uncertainty           -0.101    38.886    
    SLICE_X10Y61         SRL16E (Setup_srl16e_CLK_D)
                                                     -0.052    38.834    mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/srldly_0/srl[29].srl16_i
  -------------------------------------------------------------------
                         required time                         38.834    
                         arrival time                          -9.934    
  -------------------------------------------------------------------
                         slack                                 28.901    

Slack (MET) :             28.918ns  (required time - arrival time)
  Source:                 mb_block_i/GameIP_0/inst/vga/vc_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/srldly_0/srl[37].srl16_i/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        10.823ns  (logic 2.751ns (25.419%)  route 8.072ns (74.581%))
  Logic Levels:           11  (CARRY4=2 LUT2=1 LUT3=1 LUT4=1 LUT5=3 LUT6=3)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.574ns = ( 38.426 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.906ns
    Clock Pessimism Removal (CPR):    0.561ns
  Clock Uncertainty:      0.101ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.188ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    mb_block_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  mb_block_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.673    mb_block_i/clk_wiz_1/inst/clk_in1_microblaze_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.291 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.625    mb_block_i/clk_wiz_1/inst/clk_out1_microblaze_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.529 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2937, routed)        1.575    -0.954    mb_block_i/GameIP_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -4.286 r  mb_block_i/GameIP_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.625    mb_block_i/GameIP_0/inst/clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.529 r  mb_block_i/GameIP_0/inst/clk_wiz/inst/clkout1_buf/O
                         net (fo=146, routed)         1.623    -0.906    mb_block_i/GameIP_0/inst/vga/CLK
    SLICE_X6Y54          FDCE                                         r  mb_block_i/GameIP_0/inst/vga/vc_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y54          FDCE (Prop_fdce_C_Q)         0.518    -0.388 r  mb_block_i/GameIP_0/inst/vga/vc_reg[4]/Q
                         net (fo=54, routed)          2.693     2.305    mb_block_i/GameIP_0/inst/vga/Q[4]
    SLICE_X1Y60          LUT2 (Prop_lut2_I0_O)        0.152     2.457 r  mb_block_i/GameIP_0/inst/vga/BOTTOM_NUM1_carry_i_2/O
                         net (fo=19, routed)          1.529     3.986    mb_block_i/GameIP_0/inst/vga/DI[0]
    SLICE_X6Y61          LUT5 (Prop_lut5_I4_O)        0.332     4.318 r  mb_block_i/GameIP_0/inst/vga/i__carry_i_3/O
                         net (fo=1, routed)           0.000     4.318    mb_block_i/GameIP_0/inst/color_instance/bot_draw/g0_b0__0_1[3]
    SLICE_X6Y61          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     4.694 r  mb_block_i/GameIP_0/inst/color_instance/bot_draw/BOTTOM_NUM1_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     4.694    mb_block_i/GameIP_0/inst/color_instance/bot_draw/BOTTOM_NUM1_inferred__0/i__carry_n_0
    SLICE_X6Y62          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     5.017 r  mb_block_i/GameIP_0/inst/color_instance/bot_draw/BOTTOM_NUM1_inferred__0/i__carry__0/O[1]
                         net (fo=3, routed)           0.433     5.450    mb_block_i/GameIP_0/inst/color_instance/bot_draw/BOTTOM_NUM1_inferred__0/i__carry__0_n_6
    SLICE_X7Y61          LUT6 (Prop_lut6_I5_O)        0.306     5.756 r  mb_block_i/GameIP_0/inst/color_instance/bot_draw/g0_b2__0/O
                         net (fo=2, routed)           0.587     6.343    mb_block_i/GameIP_0/inst/color_instance/bot_draw/out[2]
    SLICE_X5Y60          LUT5 (Prop_lut5_I0_O)        0.124     6.467 r  mb_block_i/GameIP_0/inst/color_instance/bot_draw/vga_to_hdmi_i_347/O
                         net (fo=1, routed)           0.440     6.907    mb_block_i/GameIP_0/inst/vga/bot_red25_in
    SLICE_X4Y59          LUT6 (Prop_lut6_I2_O)        0.124     7.031 r  mb_block_i/GameIP_0/inst/vga/vga_to_hdmi_i_262/O
                         net (fo=1, routed)           0.426     7.457    mb_block_i/GameIP_0/inst/vga/vga_to_hdmi_i_262_n_0
    SLICE_X4Y59          LUT5 (Prop_lut5_I0_O)        0.124     7.581 r  mb_block_i/GameIP_0/inst/vga/vga_to_hdmi_i_148/O
                         net (fo=2, routed)           0.411     7.993    mb_block_i/GameIP_0/inst/vga/vga_to_hdmi_i_148_n_0
    SLICE_X5Y59          LUT4 (Prop_lut4_I2_O)        0.124     8.117 r  mb_block_i/GameIP_0/inst/vga/vga_to_hdmi_i_124/O
                         net (fo=4, routed)           0.791     8.908    mb_block_i/GameIP_0/inst/vga/vga_to_hdmi_i_124_n_0
    SLICE_X9Y59          LUT3 (Prop_lut3_I2_O)        0.124     9.032 r  mb_block_i/GameIP_0/inst/vga/vga_to_hdmi_i_54/O
                         net (fo=1, routed)           0.149     9.180    mb_block_i/GameIP_0/inst/vga/vga_to_hdmi_i_54_n_0
    SLICE_X9Y59          LUT6 (Prop_lut6_I5_O)        0.124     9.304 r  mb_block_i/GameIP_0/inst/vga/vga_to_hdmi_i_12/O
                         net (fo=1, routed)           0.612     9.917    mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/srldly_0/data_i[12]
    SLICE_X8Y59          SRL16E                                       r  mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/srldly_0/srl[37].srl16_i/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    N15                                               0.000    40.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    40.000    mb_block_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370    41.370 r  mb_block_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.532    mb_block_i/clk_wiz_1/inst/clk_in1_microblaze_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    35.311 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    36.898    mb_block_i/clk_wiz_1/inst/clk_out1_microblaze_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.989 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2937, routed)        1.457    38.446    mb_block_i/GameIP_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    35.317 r  mb_block_i/GameIP_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.898    mb_block_i/GameIP_0/inst/clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    36.989 r  mb_block_i/GameIP_0/inst/clk_wiz/inst/clkout1_buf/O
                         net (fo=146, routed)         1.438    38.426    mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/srldly_0/pix_clk
    SLICE_X8Y59          SRL16E                                       r  mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/srldly_0/srl[37].srl16_i/CLK
                         clock pessimism              0.561    38.987    
                         clock uncertainty           -0.101    38.886    
    SLICE_X8Y59          SRL16E (Setup_srl16e_CLK_D)
                                                     -0.052    38.834    mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/srldly_0/srl[37].srl16_i
  -------------------------------------------------------------------
                         required time                         38.834    
                         arrival time                          -9.917    
  -------------------------------------------------------------------
                         slack                                 28.918    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.143ns  (arrival time - required time)
  Source:                 mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/encb/q_m_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/encb/dout_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.277ns  (logic 0.186ns (67.123%)  route 0.091ns (32.877%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.852ns
    Source Clock Delay      (SCD):    -0.613ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    mb_block_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  mb_block_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.649    mb_block_i/clk_wiz_1/inst/clk_in1_microblaze_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.714 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.225    mb_block_i/clk_wiz_1/inst/clk_out1_microblaze_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.199 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2937, routed)        0.549    -0.650    mb_block_i/GameIP_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -1.711 r  mb_block_i/GameIP_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.225    mb_block_i/GameIP_0/inst/clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.199 r  mb_block_i/GameIP_0/inst/clk_wiz/inst/clkout1_buf/O
                         net (fo=146, routed)         0.586    -0.613    mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/encb/pix_clk
    SLICE_X3Y20          FDRE                                         r  mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/encb/q_m_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y20          FDRE (Prop_fdre_C_Q)         0.141    -0.472 r  mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/encb/q_m_reg_reg[1]/Q
                         net (fo=1, routed)           0.091    -0.381    mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/encb/q_m_reg_reg_n_0_[1]
    SLICE_X2Y20          LUT6 (Prop_lut6_I2_O)        0.045    -0.336 r  mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/encb/dout[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.336    mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/encb/dout[1]_i_1_n_0
    SLICE_X2Y20          FDCE                                         r  mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/encb/dout_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    mb_block_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  mb_block_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.876    mb_block_i/clk_wiz_1/inst/clk_in1_microblaze_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.269 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.735    mb_block_i/clk_wiz_1/inst/clk_out1_microblaze_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2937, routed)        0.817    -0.890    mb_block_i/GameIP_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -2.265 r  mb_block_i/GameIP_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.735    mb_block_i/GameIP_0/inst/clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  mb_block_i/GameIP_0/inst/clk_wiz/inst/clkout1_buf/O
                         net (fo=146, routed)         0.855    -0.852    mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/encb/pix_clk
    SLICE_X2Y20          FDCE                                         r  mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/encb/dout_reg[1]/C
                         clock pessimism              0.252    -0.600    
    SLICE_X2Y20          FDCE (Hold_fdce_C_D)         0.121    -0.479    mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/encb/dout_reg[1]
  -------------------------------------------------------------------
                         required time                          0.479    
                         arrival time                          -0.336    
  -------------------------------------------------------------------
                         slack                                  0.143    

Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 mb_block_i/GameIP_0/inst/vga/vc_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            mb_block_i/GameIP_0/inst/vga/vc_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.302ns  (logic 0.186ns (61.568%)  route 0.116ns (38.432%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.845ns
    Source Clock Delay      (SCD):    -0.608ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    mb_block_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  mb_block_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.649    mb_block_i/clk_wiz_1/inst/clk_in1_microblaze_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.714 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.225    mb_block_i/clk_wiz_1/inst/clk_out1_microblaze_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.199 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2937, routed)        0.549    -0.650    mb_block_i/GameIP_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -1.711 r  mb_block_i/GameIP_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.225    mb_block_i/GameIP_0/inst/clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.199 r  mb_block_i/GameIP_0/inst/clk_wiz/inst/clkout1_buf/O
                         net (fo=146, routed)         0.591    -0.608    mb_block_i/GameIP_0/inst/vga/CLK
    SLICE_X7Y54          FDCE                                         r  mb_block_i/GameIP_0/inst/vga/vc_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y54          FDCE (Prop_fdce_C_Q)         0.141    -0.467 r  mb_block_i/GameIP_0/inst/vga/vc_reg[5]/Q
                         net (fo=37, routed)          0.116    -0.351    mb_block_i/GameIP_0/inst/vga/Q[5]
    SLICE_X6Y54          LUT6 (Prop_lut6_I4_O)        0.045    -0.306 r  mb_block_i/GameIP_0/inst/vga/vc[8]_i_1/O
                         net (fo=1, routed)           0.000    -0.306    mb_block_i/GameIP_0/inst/vga/vc[8]_i_1_n_0
    SLICE_X6Y54          FDCE                                         r  mb_block_i/GameIP_0/inst/vga/vc_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    mb_block_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  mb_block_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.876    mb_block_i/clk_wiz_1/inst/clk_in1_microblaze_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.269 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.735    mb_block_i/clk_wiz_1/inst/clk_out1_microblaze_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2937, routed)        0.817    -0.890    mb_block_i/GameIP_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -2.265 r  mb_block_i/GameIP_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.735    mb_block_i/GameIP_0/inst/clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  mb_block_i/GameIP_0/inst/clk_wiz/inst/clkout1_buf/O
                         net (fo=146, routed)         0.861    -0.845    mb_block_i/GameIP_0/inst/vga/CLK
    SLICE_X6Y54          FDCE                                         r  mb_block_i/GameIP_0/inst/vga/vc_reg[8]/C
                         clock pessimism              0.250    -0.595    
    SLICE_X6Y54          FDCE (Hold_fdce_C_D)         0.121    -0.474    mb_block_i/GameIP_0/inst/vga/vc_reg[8]
  -------------------------------------------------------------------
                         required time                          0.474    
                         arrival time                          -0.306    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.186ns  (arrival time - required time)
  Source:                 mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/encr/q_m_reg_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/encr/dout_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.319ns  (logic 0.186ns (58.398%)  route 0.133ns (41.602%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.857ns
    Source Clock Delay      (SCD):    -0.616ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    mb_block_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  mb_block_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.649    mb_block_i/clk_wiz_1/inst/clk_in1_microblaze_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.714 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.225    mb_block_i/clk_wiz_1/inst/clk_out1_microblaze_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.199 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2937, routed)        0.549    -0.650    mb_block_i/GameIP_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -1.711 r  mb_block_i/GameIP_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.225    mb_block_i/GameIP_0/inst/clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.199 r  mb_block_i/GameIP_0/inst/clk_wiz/inst/clkout1_buf/O
                         net (fo=146, routed)         0.583    -0.616    mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/encr/pix_clk
    SLICE_X3Y26          FDRE                                         r  mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/encr/q_m_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y26          FDRE (Prop_fdre_C_Q)         0.141    -0.475 r  mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/encr/q_m_reg_reg[8]/Q
                         net (fo=13, routed)          0.133    -0.343    mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/encr/q_m_reg_reg_n_0_[8]
    SLICE_X2Y25          LUT3 (Prop_lut3_I0_O)        0.045    -0.298 r  mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/encr/dout[8]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.298    mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/encr/dout[8]_i_1__0_n_0
    SLICE_X2Y25          FDCE                                         r  mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/encr/dout_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    mb_block_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  mb_block_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.876    mb_block_i/clk_wiz_1/inst/clk_in1_microblaze_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.269 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.735    mb_block_i/clk_wiz_1/inst/clk_out1_microblaze_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2937, routed)        0.817    -0.890    mb_block_i/GameIP_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -2.265 r  mb_block_i/GameIP_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.735    mb_block_i/GameIP_0/inst/clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  mb_block_i/GameIP_0/inst/clk_wiz/inst/clkout1_buf/O
                         net (fo=146, routed)         0.850    -0.857    mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/encr/pix_clk
    SLICE_X2Y25          FDCE                                         r  mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/encr/dout_reg[8]/C
                         clock pessimism              0.253    -0.604    
    SLICE_X2Y25          FDCE (Hold_fdce_C_D)         0.121    -0.483    mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/encr/dout_reg[8]
  -------------------------------------------------------------------
                         required time                          0.483    
                         arrival time                          -0.298    
  -------------------------------------------------------------------
                         slack                                  0.186    

Slack (MET) :             0.192ns  (arrival time - required time)
  Source:                 mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/encg/vdin_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/encg/q_m_reg_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.320ns  (logic 0.186ns (58.162%)  route 0.134ns (41.838%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.857ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    mb_block_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  mb_block_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.649    mb_block_i/clk_wiz_1/inst/clk_in1_microblaze_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.714 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.225    mb_block_i/clk_wiz_1/inst/clk_out1_microblaze_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.199 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2937, routed)        0.549    -0.650    mb_block_i/GameIP_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -1.711 r  mb_block_i/GameIP_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.225    mb_block_i/GameIP_0/inst/clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.199 r  mb_block_i/GameIP_0/inst/clk_wiz/inst/clkout1_buf/O
                         net (fo=146, routed)         0.580    -0.619    mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/encg/pix_clk
    SLICE_X5Y25          FDRE                                         r  mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/encg/vdin_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y25          FDRE (Prop_fdre_C_Q)         0.141    -0.478 r  mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/encg/vdin_q_reg[6]/Q
                         net (fo=6, routed)           0.134    -0.344    mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/encg/p_0_in0_in
    SLICE_X3Y25          LUT3 (Prop_lut3_I2_O)        0.045    -0.299 r  mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/encg/q_m_reg[6]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.299    mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/encg/q_m_6
    SLICE_X3Y25          FDRE                                         r  mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/encg/q_m_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    mb_block_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  mb_block_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.876    mb_block_i/clk_wiz_1/inst/clk_in1_microblaze_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.269 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.735    mb_block_i/clk_wiz_1/inst/clk_out1_microblaze_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2937, routed)        0.817    -0.890    mb_block_i/GameIP_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -2.265 r  mb_block_i/GameIP_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.735    mb_block_i/GameIP_0/inst/clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  mb_block_i/GameIP_0/inst/clk_wiz/inst/clkout1_buf/O
                         net (fo=146, routed)         0.850    -0.857    mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/encg/pix_clk
    SLICE_X3Y25          FDRE                                         r  mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/encg/q_m_reg_reg[6]/C
                         clock pessimism              0.274    -0.583    
    SLICE_X3Y25          FDRE (Hold_fdre_C_D)         0.092    -0.491    mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/encg/q_m_reg_reg[6]
  -------------------------------------------------------------------
                         required time                          0.491    
                         arrival time                          -0.299    
  -------------------------------------------------------------------
                         slack                                  0.192    

Slack (MET) :             0.194ns  (arrival time - required time)
  Source:                 mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/encb/c1_q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/encb/c1_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.274ns  (logic 0.164ns (59.853%)  route 0.110ns (40.147%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.856ns
    Source Clock Delay      (SCD):    -0.617ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    mb_block_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  mb_block_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.649    mb_block_i/clk_wiz_1/inst/clk_in1_microblaze_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.714 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.225    mb_block_i/clk_wiz_1/inst/clk_out1_microblaze_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.199 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2937, routed)        0.549    -0.650    mb_block_i/GameIP_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -1.711 r  mb_block_i/GameIP_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.225    mb_block_i/GameIP_0/inst/clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.199 r  mb_block_i/GameIP_0/inst/clk_wiz/inst/clkout1_buf/O
                         net (fo=146, routed)         0.582    -0.617    mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/encb/pix_clk
    SLICE_X2Y24          FDRE                                         r  mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/encb/c1_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y24          FDRE (Prop_fdre_C_Q)         0.164    -0.453 r  mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/encb/c1_q_reg/Q
                         net (fo=1, routed)           0.110    -0.343    mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/encb/c1_q
    SLICE_X3Y23          FDRE                                         r  mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/encb/c1_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    mb_block_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  mb_block_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.876    mb_block_i/clk_wiz_1/inst/clk_in1_microblaze_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.269 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.735    mb_block_i/clk_wiz_1/inst/clk_out1_microblaze_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2937, routed)        0.817    -0.890    mb_block_i/GameIP_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -2.265 r  mb_block_i/GameIP_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.735    mb_block_i/GameIP_0/inst/clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  mb_block_i/GameIP_0/inst/clk_wiz/inst/clkout1_buf/O
                         net (fo=146, routed)         0.851    -0.856    mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/encb/pix_clk
    SLICE_X3Y23          FDRE                                         r  mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/encb/c1_reg_reg/C
                         clock pessimism              0.253    -0.603    
    SLICE_X3Y23          FDRE (Hold_fdre_C_D)         0.066    -0.537    mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/encb/c1_reg_reg
  -------------------------------------------------------------------
                         required time                          0.537    
                         arrival time                          -0.343    
  -------------------------------------------------------------------
                         slack                                  0.194    

Slack (MET) :             0.205ns  (arrival time - required time)
  Source:                 mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/encb/q_m_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/encb/dout_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.186ns (59.728%)  route 0.125ns (40.272%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.852ns
    Source Clock Delay      (SCD):    -0.614ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    mb_block_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  mb_block_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.649    mb_block_i/clk_wiz_1/inst/clk_in1_microblaze_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.714 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.225    mb_block_i/clk_wiz_1/inst/clk_out1_microblaze_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.199 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2937, routed)        0.549    -0.650    mb_block_i/GameIP_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -1.711 r  mb_block_i/GameIP_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.225    mb_block_i/GameIP_0/inst/clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.199 r  mb_block_i/GameIP_0/inst/clk_wiz/inst/clkout1_buf/O
                         net (fo=146, routed)         0.585    -0.614    mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/encb/pix_clk
    SLICE_X3Y21          FDRE                                         r  mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/encb/q_m_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y21          FDRE (Prop_fdre_C_Q)         0.141    -0.473 r  mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/encb/q_m_reg_reg[4]/Q
                         net (fo=1, routed)           0.125    -0.348    mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/encb/q_m_reg_reg_n_0_[4]
    SLICE_X1Y20          LUT4 (Prop_lut4_I1_O)        0.045    -0.303 r  mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/encb/dout[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.303    mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/encb/dout[4]_i_1_n_0
    SLICE_X1Y20          FDCE                                         r  mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/encb/dout_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    mb_block_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  mb_block_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.876    mb_block_i/clk_wiz_1/inst/clk_in1_microblaze_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.269 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.735    mb_block_i/clk_wiz_1/inst/clk_out1_microblaze_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2937, routed)        0.817    -0.890    mb_block_i/GameIP_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -2.265 r  mb_block_i/GameIP_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.735    mb_block_i/GameIP_0/inst/clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  mb_block_i/GameIP_0/inst/clk_wiz/inst/clkout1_buf/O
                         net (fo=146, routed)         0.855    -0.852    mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/encb/pix_clk
    SLICE_X1Y20          FDCE                                         r  mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/encb/dout_reg[4]/C
                         clock pessimism              0.253    -0.599    
    SLICE_X1Y20          FDCE (Hold_fdce_C_D)         0.091    -0.508    mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/encb/dout_reg[4]
  -------------------------------------------------------------------
                         required time                          0.508    
                         arrival time                          -0.303    
  -------------------------------------------------------------------
                         slack                                  0.205    

Slack (MET) :             0.206ns  (arrival time - required time)
  Source:                 mb_block_i/GameIP_0/inst/vga/vc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            mb_block_i/GameIP_0/inst/vga/vc_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.350ns  (logic 0.189ns (54.018%)  route 0.161ns (45.982%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.845ns
    Source Clock Delay      (SCD):    -0.608ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    mb_block_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  mb_block_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.649    mb_block_i/clk_wiz_1/inst/clk_in1_microblaze_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.714 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.225    mb_block_i/clk_wiz_1/inst/clk_out1_microblaze_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.199 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2937, routed)        0.549    -0.650    mb_block_i/GameIP_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -1.711 r  mb_block_i/GameIP_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.225    mb_block_i/GameIP_0/inst/clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.199 r  mb_block_i/GameIP_0/inst/clk_wiz/inst/clkout1_buf/O
                         net (fo=146, routed)         0.591    -0.608    mb_block_i/GameIP_0/inst/vga/CLK
    SLICE_X7Y54          FDCE                                         r  mb_block_i/GameIP_0/inst/vga/vc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y54          FDCE (Prop_fdce_C_Q)         0.141    -0.467 r  mb_block_i/GameIP_0/inst/vga/vc_reg[1]/Q
                         net (fo=30, routed)          0.161    -0.306    mb_block_i/GameIP_0/inst/vga/Q[1]
    SLICE_X6Y54          LUT5 (Prop_lut5_I1_O)        0.048    -0.258 r  mb_block_i/GameIP_0/inst/vga/vc[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.258    mb_block_i/GameIP_0/inst/vga/vc[3]_i_1_n_0
    SLICE_X6Y54          FDCE                                         r  mb_block_i/GameIP_0/inst/vga/vc_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    mb_block_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  mb_block_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.876    mb_block_i/clk_wiz_1/inst/clk_in1_microblaze_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.269 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.735    mb_block_i/clk_wiz_1/inst/clk_out1_microblaze_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2937, routed)        0.817    -0.890    mb_block_i/GameIP_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -2.265 r  mb_block_i/GameIP_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.735    mb_block_i/GameIP_0/inst/clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  mb_block_i/GameIP_0/inst/clk_wiz/inst/clkout1_buf/O
                         net (fo=146, routed)         0.861    -0.845    mb_block_i/GameIP_0/inst/vga/CLK
    SLICE_X6Y54          FDCE                                         r  mb_block_i/GameIP_0/inst/vga/vc_reg[3]/C
                         clock pessimism              0.250    -0.595    
    SLICE_X6Y54          FDCE (Hold_fdce_C_D)         0.131    -0.464    mb_block_i/GameIP_0/inst/vga/vc_reg[3]
  -------------------------------------------------------------------
                         required time                          0.464    
                         arrival time                          -0.258    
  -------------------------------------------------------------------
                         slack                                  0.206    

Slack (MET) :             0.206ns  (arrival time - required time)
  Source:                 mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/encb/q_m_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/encb/dout_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.334ns  (logic 0.186ns (55.690%)  route 0.148ns (44.310%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.853ns
    Source Clock Delay      (SCD):    -0.616ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    mb_block_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  mb_block_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.649    mb_block_i/clk_wiz_1/inst/clk_in1_microblaze_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.714 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.225    mb_block_i/clk_wiz_1/inst/clk_out1_microblaze_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.199 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2937, routed)        0.549    -0.650    mb_block_i/GameIP_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -1.711 r  mb_block_i/GameIP_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.225    mb_block_i/GameIP_0/inst/clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.199 r  mb_block_i/GameIP_0/inst/clk_wiz/inst/clkout1_buf/O
                         net (fo=146, routed)         0.583    -0.616    mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/encb/pix_clk
    SLICE_X4Y21          FDRE                                         r  mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/encb/q_m_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y21          FDRE (Prop_fdre_C_Q)         0.141    -0.475 r  mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/encb/q_m_reg_reg[5]/Q
                         net (fo=1, routed)           0.148    -0.327    mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/encb/q_m_reg_reg_n_0_[5]
    SLICE_X1Y21          LUT5 (Prop_lut5_I2_O)        0.045    -0.282 r  mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/encb/dout[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.282    mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/encb/dout[5]_i_1_n_0
    SLICE_X1Y21          FDCE                                         r  mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/encb/dout_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    mb_block_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  mb_block_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.876    mb_block_i/clk_wiz_1/inst/clk_in1_microblaze_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.269 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.735    mb_block_i/clk_wiz_1/inst/clk_out1_microblaze_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2937, routed)        0.817    -0.890    mb_block_i/GameIP_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -2.265 r  mb_block_i/GameIP_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.735    mb_block_i/GameIP_0/inst/clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  mb_block_i/GameIP_0/inst/clk_wiz/inst/clkout1_buf/O
                         net (fo=146, routed)         0.854    -0.853    mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/encb/pix_clk
    SLICE_X1Y21          FDCE                                         r  mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/encb/dout_reg[5]/C
                         clock pessimism              0.274    -0.579    
    SLICE_X1Y21          FDCE (Hold_fdce_C_D)         0.091    -0.488    mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/encb/dout_reg[5]
  -------------------------------------------------------------------
                         required time                          0.488    
                         arrival time                          -0.282    
  -------------------------------------------------------------------
                         slack                                  0.206    

Slack (MET) :             0.206ns  (arrival time - required time)
  Source:                 mb_block_i/GameIP_0/inst/vga/vc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            mb_block_i/GameIP_0/inst/vga/vc_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.343ns  (logic 0.186ns (54.214%)  route 0.157ns (45.786%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.845ns
    Source Clock Delay      (SCD):    -0.608ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    mb_block_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  mb_block_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.649    mb_block_i/clk_wiz_1/inst/clk_in1_microblaze_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.714 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.225    mb_block_i/clk_wiz_1/inst/clk_out1_microblaze_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.199 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2937, routed)        0.549    -0.650    mb_block_i/GameIP_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -1.711 r  mb_block_i/GameIP_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.225    mb_block_i/GameIP_0/inst/clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.199 r  mb_block_i/GameIP_0/inst/clk_wiz/inst/clkout1_buf/O
                         net (fo=146, routed)         0.591    -0.608    mb_block_i/GameIP_0/inst/vga/CLK
    SLICE_X5Y54          FDCE                                         r  mb_block_i/GameIP_0/inst/vga/vc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y54          FDCE (Prop_fdce_C_Q)         0.141    -0.467 r  mb_block_i/GameIP_0/inst/vga/vc_reg[0]/Q
                         net (fo=31, routed)          0.157    -0.310    mb_block_i/GameIP_0/inst/vga/Q[0]
    SLICE_X6Y54          LUT6 (Prop_lut6_I5_O)        0.045    -0.265 r  mb_block_i/GameIP_0/inst/vga/vc[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.265    mb_block_i/GameIP_0/inst/vga/vc[4]_i_1_n_0
    SLICE_X6Y54          FDCE                                         r  mb_block_i/GameIP_0/inst/vga/vc_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    mb_block_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  mb_block_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.876    mb_block_i/clk_wiz_1/inst/clk_in1_microblaze_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.269 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.735    mb_block_i/clk_wiz_1/inst/clk_out1_microblaze_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2937, routed)        0.817    -0.890    mb_block_i/GameIP_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -2.265 r  mb_block_i/GameIP_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.735    mb_block_i/GameIP_0/inst/clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  mb_block_i/GameIP_0/inst/clk_wiz/inst/clkout1_buf/O
                         net (fo=146, routed)         0.861    -0.845    mb_block_i/GameIP_0/inst/vga/CLK
    SLICE_X6Y54          FDCE                                         r  mb_block_i/GameIP_0/inst/vga/vc_reg[4]/C
                         clock pessimism              0.253    -0.592    
    SLICE_X6Y54          FDCE (Hold_fdce_C_D)         0.121    -0.471    mb_block_i/GameIP_0/inst/vga/vc_reg[4]
  -------------------------------------------------------------------
                         required time                          0.471    
                         arrival time                          -0.265    
  -------------------------------------------------------------------
                         slack                                  0.206    

Slack (MET) :             0.213ns  (arrival time - required time)
  Source:                 mb_block_i/GameIP_0/inst/vga/vc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            mb_block_i/GameIP_0/inst/vga/vc_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.186ns (53.620%)  route 0.161ns (46.380%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.845ns
    Source Clock Delay      (SCD):    -0.608ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    mb_block_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  mb_block_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.649    mb_block_i/clk_wiz_1/inst/clk_in1_microblaze_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.714 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.225    mb_block_i/clk_wiz_1/inst/clk_out1_microblaze_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.199 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2937, routed)        0.549    -0.650    mb_block_i/GameIP_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -1.711 r  mb_block_i/GameIP_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.225    mb_block_i/GameIP_0/inst/clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.199 r  mb_block_i/GameIP_0/inst/clk_wiz/inst/clkout1_buf/O
                         net (fo=146, routed)         0.591    -0.608    mb_block_i/GameIP_0/inst/vga/CLK
    SLICE_X7Y54          FDCE                                         r  mb_block_i/GameIP_0/inst/vga/vc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y54          FDCE (Prop_fdce_C_Q)         0.141    -0.467 r  mb_block_i/GameIP_0/inst/vga/vc_reg[1]/Q
                         net (fo=30, routed)          0.161    -0.306    mb_block_i/GameIP_0/inst/vga/Q[1]
    SLICE_X6Y54          LUT4 (Prop_lut4_I3_O)        0.045    -0.261 r  mb_block_i/GameIP_0/inst/vga/vc[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.261    mb_block_i/GameIP_0/inst/vga/vc[2]_i_1_n_0
    SLICE_X6Y54          FDCE                                         r  mb_block_i/GameIP_0/inst/vga/vc_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    mb_block_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  mb_block_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.876    mb_block_i/clk_wiz_1/inst/clk_in1_microblaze_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.269 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.735    mb_block_i/clk_wiz_1/inst/clk_out1_microblaze_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2937, routed)        0.817    -0.890    mb_block_i/GameIP_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -2.265 r  mb_block_i/GameIP_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.735    mb_block_i/GameIP_0/inst/clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  mb_block_i/GameIP_0/inst/clk_wiz/inst/clkout1_buf/O
                         net (fo=146, routed)         0.861    -0.845    mb_block_i/GameIP_0/inst/vga/CLK
    SLICE_X6Y54          FDCE                                         r  mb_block_i/GameIP_0/inst/vga/vc_reg[2]/C
                         clock pessimism              0.250    -0.595    
    SLICE_X6Y54          FDCE (Hold_fdce_C_D)         0.121    -0.474    mb_block_i/GameIP_0/inst/vga/vc_reg[2]
  -------------------------------------------------------------------
                         required time                          0.474    
                         arrival time                          -0.261    
  -------------------------------------------------------------------
                         slack                                  0.213    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0_1
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { mb_block_i/GameIP_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         40.000      37.845     BUFGCTRL_X0Y1    mb_block_i/GameIP_0/inst/clk_wiz/inst/clkout1_buf/I
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.667         40.000      38.333     OLOGIC_X0Y20     mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/serial_b/oserdes_m/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.667         40.000      38.333     OLOGIC_X0Y19     mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/serial_b/oserdes_s/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.667         40.000      38.333     OLOGIC_X0Y18     mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/serial_clk/oserdes_m/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.667         40.000      38.333     OLOGIC_X0Y17     mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/serial_clk/oserdes_s/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.667         40.000      38.333     OLOGIC_X0Y22     mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/serial_g/oserdes_m/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.667         40.000      38.333     OLOGIC_X0Y21     mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/serial_g/oserdes_s/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.667         40.000      38.333     OLOGIC_X0Y24     mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/serial_r/oserdes_m/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.667         40.000      38.333     OLOGIC_X0Y23     mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/serial_r/oserdes_s/CLKDIV
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         40.000      38.751     MMCME2_ADV_X1Y0  mb_block_i/GameIP_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       40.000      173.360    MMCME2_ADV_X1Y0  mb_block_i/GameIP_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X2Y23      mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/encg/c0_q_reg_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X2Y23      mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/encg/c0_q_reg_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X2Y24      mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/srldly_0/srl[1].srl16_i/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X2Y24      mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/srldly_0/srl[1].srl16_i/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X10Y60     mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/srldly_0/srl[20].srl16_i/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X10Y60     mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/srldly_0/srl[20].srl16_i/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X10Y60     mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/srldly_0/srl[21].srl16_i/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X10Y60     mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/srldly_0/srl[21].srl16_i/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X10Y60     mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/srldly_0/srl[22].srl16_i/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X10Y60     mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/srldly_0/srl[22].srl16_i/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X2Y23      mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/encg/c0_q_reg_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X2Y23      mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/encg/c0_q_reg_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X2Y24      mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/srldly_0/srl[1].srl16_i/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X2Y24      mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/srldly_0/srl[1].srl16_i/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X10Y60     mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/srldly_0/srl[20].srl16_i/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X10Y60     mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/srldly_0/srl[20].srl16_i/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X10Y60     mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/srldly_0/srl[21].srl16_i/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X10Y60     mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/srldly_0/srl[21].srl16_i/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X10Y60     mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/srldly_0/srl[22].srl16_i/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X10Y60     mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/srldly_0/srl[22].srl16_i/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_clk_wiz_0_1
  To Clock:  clk_out2_clk_wiz_0_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        5.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out2_clk_wiz_0_1
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { mb_block_i/GameIP_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT1 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I              n/a            2.155         8.000       5.845      BUFGCTRL_X0Y2    mb_block_i/GameIP_0/inst/clk_wiz/inst/clkout2_buf/I
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         8.000       6.333      OLOGIC_X0Y20     mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/serial_b/oserdes_m/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         8.000       6.333      OLOGIC_X0Y19     mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/serial_b/oserdes_s/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         8.000       6.333      OLOGIC_X0Y18     mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/serial_clk/oserdes_m/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         8.000       6.333      OLOGIC_X0Y17     mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/serial_clk/oserdes_s/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         8.000       6.333      OLOGIC_X0Y22     mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/serial_g/oserdes_m/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         8.000       6.333      OLOGIC_X0Y21     mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/serial_g/oserdes_s/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         8.000       6.333      OLOGIC_X0Y24     mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/serial_r/oserdes_m/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         8.000       6.333      OLOGIC_X0Y23     mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/serial_r/oserdes_s/CLK
Min Period  n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         8.000       6.751      MMCME2_ADV_X1Y0  mb_block_i/GameIP_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
Max Period  n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       8.000       205.360    MMCME2_ADV_X1Y0  mb_block_i/GameIP_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out3_clk_wiz_0_1
  To Clock:  clk_out3_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack       92.442ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.335ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       49.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             92.442ns  (required time - arrival time)
  Source:                 mb_block_i/GameIP_0/inst/Timer/internal_clk_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            mb_block_i/GameIP_0/inst/Timer/seconds_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out3_clk_wiz_0_1 rise@100.000ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        7.458ns  (logic 3.589ns (48.122%)  route 3.869ns (51.878%))
  Logic Levels:           13  (CARRY4=8 LUT3=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.513ns = ( 98.487 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.913ns
    Clock Pessimism Removal (CPR):    0.561ns
  Clock Uncertainty:      0.123ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    mb_block_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  mb_block_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.673    mb_block_i/clk_wiz_1/inst/clk_in1_microblaze_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.291 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.625    mb_block_i/clk_wiz_1/inst/clk_out1_microblaze_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.529 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2937, routed)        1.575    -0.954    mb_block_i/GameIP_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.333    -4.286 r  mb_block_i/GameIP_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.625    mb_block_i/GameIP_0/inst/clk_wiz/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.096    -2.529 r  mb_block_i/GameIP_0/inst/clk_wiz/inst/clkout3_buf/O
                         net (fo=38, routed)          1.616    -0.913    mb_block_i/GameIP_0/inst/Timer/CLK
    SLICE_X4Y65          FDRE                                         r  mb_block_i/GameIP_0/inst/Timer/internal_clk_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y65          FDRE (Prop_fdre_C_Q)         0.419    -0.494 r  mb_block_i/GameIP_0/inst/Timer/internal_clk_reg[1]/Q
                         net (fo=1, routed)           0.808     0.314    mb_block_i/GameIP_0/inst/Timer/internal_clk_reg_n_0_[1]
    SLICE_X3Y65          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.831     1.145 r  mb_block_i/GameIP_0/inst/Timer/internal_clk0_carry/CO[3]
                         net (fo=1, routed)           0.000     1.145    mb_block_i/GameIP_0/inst/Timer/internal_clk0_carry_n_0
    SLICE_X3Y66          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.259 r  mb_block_i/GameIP_0/inst/Timer/internal_clk0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.259    mb_block_i/GameIP_0/inst/Timer/internal_clk0_carry__0_n_0
    SLICE_X3Y67          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.373 r  mb_block_i/GameIP_0/inst/Timer/internal_clk0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.373    mb_block_i/GameIP_0/inst/Timer/internal_clk0_carry__1_n_0
    SLICE_X3Y68          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     1.595 r  mb_block_i/GameIP_0/inst/Timer/internal_clk0_carry__2/O[0]
                         net (fo=5, routed)           1.002     2.597    mb_block_i/GameIP_0/inst/Timer/internal_clk0_carry__2_n_7
    SLICE_X2Y66          LUT5 (Prop_lut5_I3_O)        0.299     2.896 r  mb_block_i/GameIP_0/inst/Timer/internal_clk[21]_i_7/O
                         net (fo=1, routed)           0.608     3.505    mb_block_i/GameIP_0/inst/Timer/internal_clk[21]_i_7_n_0
    SLICE_X2Y65          LUT6 (Prop_lut6_I3_O)        0.124     3.629 r  mb_block_i/GameIP_0/inst/Timer/internal_clk[21]_i_6/O
                         net (fo=1, routed)           0.282     3.911    mb_block_i/GameIP_0/inst/Timer/internal_clk[21]_i_6_n_0
    SLICE_X2Y65          LUT6 (Prop_lut6_I5_O)        0.124     4.035 r  mb_block_i/GameIP_0/inst/Timer/internal_clk[21]_i_3/O
                         net (fo=1, routed)           0.455     4.490    mb_block_i/GameIP_0/inst/Timer/internal_clk[21]_i_3_n_0
    SLICE_X2Y68          LUT6 (Prop_lut6_I2_O)        0.124     4.614 r  mb_block_i/GameIP_0/inst/Timer/internal_clk[21]_i_1/O
                         net (fo=23, routed)          0.714     5.327    mb_block_i/GameIP_0/inst/Timer/seconds1
    SLICE_X1Y65          LUT3 (Prop_lut3_I2_O)        0.124     5.451 r  mb_block_i/GameIP_0/inst/Timer/seconds[3]_i_6/O
                         net (fo=1, routed)           0.000     5.451    mb_block_i/GameIP_0/inst/Timer/seconds[3]_i_6_n_0
    SLICE_X1Y65          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.983 r  mb_block_i/GameIP_0/inst/Timer/seconds_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.983    mb_block_i/GameIP_0/inst/Timer/seconds_reg[3]_i_1_n_0
    SLICE_X1Y66          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.097 r  mb_block_i/GameIP_0/inst/Timer/seconds_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.097    mb_block_i/GameIP_0/inst/Timer/seconds_reg[7]_i_1_n_0
    SLICE_X1Y67          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.211 r  mb_block_i/GameIP_0/inst/Timer/seconds_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.211    mb_block_i/GameIP_0/inst/Timer/seconds_reg[11]_i_1_n_0
    SLICE_X1Y68          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     6.545 r  mb_block_i/GameIP_0/inst/Timer/seconds_reg[15]_i_1/O[1]
                         net (fo=1, routed)           0.000     6.545    mb_block_i/GameIP_0/inst/Timer/seconds_reg[15]_i_1_n_6
    SLICE_X1Y68          FDRE                                         r  mb_block_i/GameIP_0/inst/Timer/seconds_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                    100.000   100.000 r  
    N15                                               0.000   100.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000   100.000    mb_block_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370   101.370 r  mb_block_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.532    mb_block_i/clk_wiz_1/inst/clk_in1_microblaze_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    95.311 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    96.898    mb_block_i/clk_wiz_1/inst/clk_out1_microblaze_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    96.989 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2937, routed)        1.457    98.446    mb_block_i/GameIP_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.129    95.317 r  mb_block_i/GameIP_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    96.898    mb_block_i/GameIP_0/inst/clk_wiz/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091    96.989 r  mb_block_i/GameIP_0/inst/clk_wiz/inst/clkout3_buf/O
                         net (fo=38, routed)          1.499    98.487    mb_block_i/GameIP_0/inst/Timer/CLK
    SLICE_X1Y68          FDRE                                         r  mb_block_i/GameIP_0/inst/Timer/seconds_reg[13]/C
                         clock pessimism              0.561    99.048    
                         clock uncertainty           -0.123    98.925    
    SLICE_X1Y68          FDRE (Setup_fdre_C_D)        0.062    98.987    mb_block_i/GameIP_0/inst/Timer/seconds_reg[13]
  -------------------------------------------------------------------
                         required time                         98.987    
                         arrival time                          -6.545    
  -------------------------------------------------------------------
                         slack                                 92.442    

Slack (MET) :             92.463ns  (required time - arrival time)
  Source:                 mb_block_i/GameIP_0/inst/Timer/internal_clk_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            mb_block_i/GameIP_0/inst/Timer/seconds_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out3_clk_wiz_0_1 rise@100.000ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        7.437ns  (logic 3.568ns (47.976%)  route 3.869ns (52.024%))
  Logic Levels:           13  (CARRY4=8 LUT3=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.513ns = ( 98.487 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.913ns
    Clock Pessimism Removal (CPR):    0.561ns
  Clock Uncertainty:      0.123ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    mb_block_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  mb_block_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.673    mb_block_i/clk_wiz_1/inst/clk_in1_microblaze_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.291 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.625    mb_block_i/clk_wiz_1/inst/clk_out1_microblaze_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.529 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2937, routed)        1.575    -0.954    mb_block_i/GameIP_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.333    -4.286 r  mb_block_i/GameIP_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.625    mb_block_i/GameIP_0/inst/clk_wiz/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.096    -2.529 r  mb_block_i/GameIP_0/inst/clk_wiz/inst/clkout3_buf/O
                         net (fo=38, routed)          1.616    -0.913    mb_block_i/GameIP_0/inst/Timer/CLK
    SLICE_X4Y65          FDRE                                         r  mb_block_i/GameIP_0/inst/Timer/internal_clk_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y65          FDRE (Prop_fdre_C_Q)         0.419    -0.494 r  mb_block_i/GameIP_0/inst/Timer/internal_clk_reg[1]/Q
                         net (fo=1, routed)           0.808     0.314    mb_block_i/GameIP_0/inst/Timer/internal_clk_reg_n_0_[1]
    SLICE_X3Y65          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.831     1.145 r  mb_block_i/GameIP_0/inst/Timer/internal_clk0_carry/CO[3]
                         net (fo=1, routed)           0.000     1.145    mb_block_i/GameIP_0/inst/Timer/internal_clk0_carry_n_0
    SLICE_X3Y66          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.259 r  mb_block_i/GameIP_0/inst/Timer/internal_clk0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.259    mb_block_i/GameIP_0/inst/Timer/internal_clk0_carry__0_n_0
    SLICE_X3Y67          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.373 r  mb_block_i/GameIP_0/inst/Timer/internal_clk0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.373    mb_block_i/GameIP_0/inst/Timer/internal_clk0_carry__1_n_0
    SLICE_X3Y68          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     1.595 r  mb_block_i/GameIP_0/inst/Timer/internal_clk0_carry__2/O[0]
                         net (fo=5, routed)           1.002     2.597    mb_block_i/GameIP_0/inst/Timer/internal_clk0_carry__2_n_7
    SLICE_X2Y66          LUT5 (Prop_lut5_I3_O)        0.299     2.896 r  mb_block_i/GameIP_0/inst/Timer/internal_clk[21]_i_7/O
                         net (fo=1, routed)           0.608     3.505    mb_block_i/GameIP_0/inst/Timer/internal_clk[21]_i_7_n_0
    SLICE_X2Y65          LUT6 (Prop_lut6_I3_O)        0.124     3.629 r  mb_block_i/GameIP_0/inst/Timer/internal_clk[21]_i_6/O
                         net (fo=1, routed)           0.282     3.911    mb_block_i/GameIP_0/inst/Timer/internal_clk[21]_i_6_n_0
    SLICE_X2Y65          LUT6 (Prop_lut6_I5_O)        0.124     4.035 r  mb_block_i/GameIP_0/inst/Timer/internal_clk[21]_i_3/O
                         net (fo=1, routed)           0.455     4.490    mb_block_i/GameIP_0/inst/Timer/internal_clk[21]_i_3_n_0
    SLICE_X2Y68          LUT6 (Prop_lut6_I2_O)        0.124     4.614 r  mb_block_i/GameIP_0/inst/Timer/internal_clk[21]_i_1/O
                         net (fo=23, routed)          0.714     5.327    mb_block_i/GameIP_0/inst/Timer/seconds1
    SLICE_X1Y65          LUT3 (Prop_lut3_I2_O)        0.124     5.451 r  mb_block_i/GameIP_0/inst/Timer/seconds[3]_i_6/O
                         net (fo=1, routed)           0.000     5.451    mb_block_i/GameIP_0/inst/Timer/seconds[3]_i_6_n_0
    SLICE_X1Y65          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.983 r  mb_block_i/GameIP_0/inst/Timer/seconds_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.983    mb_block_i/GameIP_0/inst/Timer/seconds_reg[3]_i_1_n_0
    SLICE_X1Y66          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.097 r  mb_block_i/GameIP_0/inst/Timer/seconds_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.097    mb_block_i/GameIP_0/inst/Timer/seconds_reg[7]_i_1_n_0
    SLICE_X1Y67          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.211 r  mb_block_i/GameIP_0/inst/Timer/seconds_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.211    mb_block_i/GameIP_0/inst/Timer/seconds_reg[11]_i_1_n_0
    SLICE_X1Y68          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     6.524 r  mb_block_i/GameIP_0/inst/Timer/seconds_reg[15]_i_1/O[3]
                         net (fo=1, routed)           0.000     6.524    mb_block_i/GameIP_0/inst/Timer/seconds_reg[15]_i_1_n_4
    SLICE_X1Y68          FDRE                                         r  mb_block_i/GameIP_0/inst/Timer/seconds_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                    100.000   100.000 r  
    N15                                               0.000   100.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000   100.000    mb_block_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370   101.370 r  mb_block_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.532    mb_block_i/clk_wiz_1/inst/clk_in1_microblaze_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    95.311 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    96.898    mb_block_i/clk_wiz_1/inst/clk_out1_microblaze_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    96.989 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2937, routed)        1.457    98.446    mb_block_i/GameIP_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.129    95.317 r  mb_block_i/GameIP_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    96.898    mb_block_i/GameIP_0/inst/clk_wiz/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091    96.989 r  mb_block_i/GameIP_0/inst/clk_wiz/inst/clkout3_buf/O
                         net (fo=38, routed)          1.499    98.487    mb_block_i/GameIP_0/inst/Timer/CLK
    SLICE_X1Y68          FDRE                                         r  mb_block_i/GameIP_0/inst/Timer/seconds_reg[15]/C
                         clock pessimism              0.561    99.048    
                         clock uncertainty           -0.123    98.925    
    SLICE_X1Y68          FDRE (Setup_fdre_C_D)        0.062    98.987    mb_block_i/GameIP_0/inst/Timer/seconds_reg[15]
  -------------------------------------------------------------------
                         required time                         98.987    
                         arrival time                          -6.524    
  -------------------------------------------------------------------
                         slack                                 92.463    

Slack (MET) :             92.537ns  (required time - arrival time)
  Source:                 mb_block_i/GameIP_0/inst/Timer/internal_clk_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            mb_block_i/GameIP_0/inst/Timer/seconds_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out3_clk_wiz_0_1 rise@100.000ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        7.363ns  (logic 3.494ns (47.453%)  route 3.869ns (52.547%))
  Logic Levels:           13  (CARRY4=8 LUT3=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.513ns = ( 98.487 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.913ns
    Clock Pessimism Removal (CPR):    0.561ns
  Clock Uncertainty:      0.123ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    mb_block_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  mb_block_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.673    mb_block_i/clk_wiz_1/inst/clk_in1_microblaze_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.291 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.625    mb_block_i/clk_wiz_1/inst/clk_out1_microblaze_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.529 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2937, routed)        1.575    -0.954    mb_block_i/GameIP_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.333    -4.286 r  mb_block_i/GameIP_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.625    mb_block_i/GameIP_0/inst/clk_wiz/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.096    -2.529 r  mb_block_i/GameIP_0/inst/clk_wiz/inst/clkout3_buf/O
                         net (fo=38, routed)          1.616    -0.913    mb_block_i/GameIP_0/inst/Timer/CLK
    SLICE_X4Y65          FDRE                                         r  mb_block_i/GameIP_0/inst/Timer/internal_clk_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y65          FDRE (Prop_fdre_C_Q)         0.419    -0.494 r  mb_block_i/GameIP_0/inst/Timer/internal_clk_reg[1]/Q
                         net (fo=1, routed)           0.808     0.314    mb_block_i/GameIP_0/inst/Timer/internal_clk_reg_n_0_[1]
    SLICE_X3Y65          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.831     1.145 r  mb_block_i/GameIP_0/inst/Timer/internal_clk0_carry/CO[3]
                         net (fo=1, routed)           0.000     1.145    mb_block_i/GameIP_0/inst/Timer/internal_clk0_carry_n_0
    SLICE_X3Y66          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.259 r  mb_block_i/GameIP_0/inst/Timer/internal_clk0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.259    mb_block_i/GameIP_0/inst/Timer/internal_clk0_carry__0_n_0
    SLICE_X3Y67          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.373 r  mb_block_i/GameIP_0/inst/Timer/internal_clk0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.373    mb_block_i/GameIP_0/inst/Timer/internal_clk0_carry__1_n_0
    SLICE_X3Y68          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     1.595 r  mb_block_i/GameIP_0/inst/Timer/internal_clk0_carry__2/O[0]
                         net (fo=5, routed)           1.002     2.597    mb_block_i/GameIP_0/inst/Timer/internal_clk0_carry__2_n_7
    SLICE_X2Y66          LUT5 (Prop_lut5_I3_O)        0.299     2.896 r  mb_block_i/GameIP_0/inst/Timer/internal_clk[21]_i_7/O
                         net (fo=1, routed)           0.608     3.505    mb_block_i/GameIP_0/inst/Timer/internal_clk[21]_i_7_n_0
    SLICE_X2Y65          LUT6 (Prop_lut6_I3_O)        0.124     3.629 r  mb_block_i/GameIP_0/inst/Timer/internal_clk[21]_i_6/O
                         net (fo=1, routed)           0.282     3.911    mb_block_i/GameIP_0/inst/Timer/internal_clk[21]_i_6_n_0
    SLICE_X2Y65          LUT6 (Prop_lut6_I5_O)        0.124     4.035 r  mb_block_i/GameIP_0/inst/Timer/internal_clk[21]_i_3/O
                         net (fo=1, routed)           0.455     4.490    mb_block_i/GameIP_0/inst/Timer/internal_clk[21]_i_3_n_0
    SLICE_X2Y68          LUT6 (Prop_lut6_I2_O)        0.124     4.614 r  mb_block_i/GameIP_0/inst/Timer/internal_clk[21]_i_1/O
                         net (fo=23, routed)          0.714     5.327    mb_block_i/GameIP_0/inst/Timer/seconds1
    SLICE_X1Y65          LUT3 (Prop_lut3_I2_O)        0.124     5.451 r  mb_block_i/GameIP_0/inst/Timer/seconds[3]_i_6/O
                         net (fo=1, routed)           0.000     5.451    mb_block_i/GameIP_0/inst/Timer/seconds[3]_i_6_n_0
    SLICE_X1Y65          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.983 r  mb_block_i/GameIP_0/inst/Timer/seconds_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.983    mb_block_i/GameIP_0/inst/Timer/seconds_reg[3]_i_1_n_0
    SLICE_X1Y66          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.097 r  mb_block_i/GameIP_0/inst/Timer/seconds_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.097    mb_block_i/GameIP_0/inst/Timer/seconds_reg[7]_i_1_n_0
    SLICE_X1Y67          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.211 r  mb_block_i/GameIP_0/inst/Timer/seconds_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.211    mb_block_i/GameIP_0/inst/Timer/seconds_reg[11]_i_1_n_0
    SLICE_X1Y68          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     6.450 r  mb_block_i/GameIP_0/inst/Timer/seconds_reg[15]_i_1/O[2]
                         net (fo=1, routed)           0.000     6.450    mb_block_i/GameIP_0/inst/Timer/seconds_reg[15]_i_1_n_5
    SLICE_X1Y68          FDRE                                         r  mb_block_i/GameIP_0/inst/Timer/seconds_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                    100.000   100.000 r  
    N15                                               0.000   100.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000   100.000    mb_block_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370   101.370 r  mb_block_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.532    mb_block_i/clk_wiz_1/inst/clk_in1_microblaze_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    95.311 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    96.898    mb_block_i/clk_wiz_1/inst/clk_out1_microblaze_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    96.989 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2937, routed)        1.457    98.446    mb_block_i/GameIP_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.129    95.317 r  mb_block_i/GameIP_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    96.898    mb_block_i/GameIP_0/inst/clk_wiz/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091    96.989 r  mb_block_i/GameIP_0/inst/clk_wiz/inst/clkout3_buf/O
                         net (fo=38, routed)          1.499    98.487    mb_block_i/GameIP_0/inst/Timer/CLK
    SLICE_X1Y68          FDRE                                         r  mb_block_i/GameIP_0/inst/Timer/seconds_reg[14]/C
                         clock pessimism              0.561    99.048    
                         clock uncertainty           -0.123    98.925    
    SLICE_X1Y68          FDRE (Setup_fdre_C_D)        0.062    98.987    mb_block_i/GameIP_0/inst/Timer/seconds_reg[14]
  -------------------------------------------------------------------
                         required time                         98.987    
                         arrival time                          -6.450    
  -------------------------------------------------------------------
                         slack                                 92.537    

Slack (MET) :             92.553ns  (required time - arrival time)
  Source:                 mb_block_i/GameIP_0/inst/Timer/internal_clk_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            mb_block_i/GameIP_0/inst/Timer/seconds_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out3_clk_wiz_0_1 rise@100.000ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        7.347ns  (logic 3.478ns (47.339%)  route 3.869ns (52.661%))
  Logic Levels:           13  (CARRY4=8 LUT3=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.513ns = ( 98.487 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.913ns
    Clock Pessimism Removal (CPR):    0.561ns
  Clock Uncertainty:      0.123ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    mb_block_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  mb_block_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.673    mb_block_i/clk_wiz_1/inst/clk_in1_microblaze_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.291 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.625    mb_block_i/clk_wiz_1/inst/clk_out1_microblaze_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.529 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2937, routed)        1.575    -0.954    mb_block_i/GameIP_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.333    -4.286 r  mb_block_i/GameIP_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.625    mb_block_i/GameIP_0/inst/clk_wiz/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.096    -2.529 r  mb_block_i/GameIP_0/inst/clk_wiz/inst/clkout3_buf/O
                         net (fo=38, routed)          1.616    -0.913    mb_block_i/GameIP_0/inst/Timer/CLK
    SLICE_X4Y65          FDRE                                         r  mb_block_i/GameIP_0/inst/Timer/internal_clk_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y65          FDRE (Prop_fdre_C_Q)         0.419    -0.494 r  mb_block_i/GameIP_0/inst/Timer/internal_clk_reg[1]/Q
                         net (fo=1, routed)           0.808     0.314    mb_block_i/GameIP_0/inst/Timer/internal_clk_reg_n_0_[1]
    SLICE_X3Y65          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.831     1.145 r  mb_block_i/GameIP_0/inst/Timer/internal_clk0_carry/CO[3]
                         net (fo=1, routed)           0.000     1.145    mb_block_i/GameIP_0/inst/Timer/internal_clk0_carry_n_0
    SLICE_X3Y66          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.259 r  mb_block_i/GameIP_0/inst/Timer/internal_clk0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.259    mb_block_i/GameIP_0/inst/Timer/internal_clk0_carry__0_n_0
    SLICE_X3Y67          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.373 r  mb_block_i/GameIP_0/inst/Timer/internal_clk0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.373    mb_block_i/GameIP_0/inst/Timer/internal_clk0_carry__1_n_0
    SLICE_X3Y68          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     1.595 r  mb_block_i/GameIP_0/inst/Timer/internal_clk0_carry__2/O[0]
                         net (fo=5, routed)           1.002     2.597    mb_block_i/GameIP_0/inst/Timer/internal_clk0_carry__2_n_7
    SLICE_X2Y66          LUT5 (Prop_lut5_I3_O)        0.299     2.896 r  mb_block_i/GameIP_0/inst/Timer/internal_clk[21]_i_7/O
                         net (fo=1, routed)           0.608     3.505    mb_block_i/GameIP_0/inst/Timer/internal_clk[21]_i_7_n_0
    SLICE_X2Y65          LUT6 (Prop_lut6_I3_O)        0.124     3.629 r  mb_block_i/GameIP_0/inst/Timer/internal_clk[21]_i_6/O
                         net (fo=1, routed)           0.282     3.911    mb_block_i/GameIP_0/inst/Timer/internal_clk[21]_i_6_n_0
    SLICE_X2Y65          LUT6 (Prop_lut6_I5_O)        0.124     4.035 r  mb_block_i/GameIP_0/inst/Timer/internal_clk[21]_i_3/O
                         net (fo=1, routed)           0.455     4.490    mb_block_i/GameIP_0/inst/Timer/internal_clk[21]_i_3_n_0
    SLICE_X2Y68          LUT6 (Prop_lut6_I2_O)        0.124     4.614 r  mb_block_i/GameIP_0/inst/Timer/internal_clk[21]_i_1/O
                         net (fo=23, routed)          0.714     5.327    mb_block_i/GameIP_0/inst/Timer/seconds1
    SLICE_X1Y65          LUT3 (Prop_lut3_I2_O)        0.124     5.451 r  mb_block_i/GameIP_0/inst/Timer/seconds[3]_i_6/O
                         net (fo=1, routed)           0.000     5.451    mb_block_i/GameIP_0/inst/Timer/seconds[3]_i_6_n_0
    SLICE_X1Y65          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.983 r  mb_block_i/GameIP_0/inst/Timer/seconds_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.983    mb_block_i/GameIP_0/inst/Timer/seconds_reg[3]_i_1_n_0
    SLICE_X1Y66          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.097 r  mb_block_i/GameIP_0/inst/Timer/seconds_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.097    mb_block_i/GameIP_0/inst/Timer/seconds_reg[7]_i_1_n_0
    SLICE_X1Y67          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.211 r  mb_block_i/GameIP_0/inst/Timer/seconds_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.211    mb_block_i/GameIP_0/inst/Timer/seconds_reg[11]_i_1_n_0
    SLICE_X1Y68          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     6.434 r  mb_block_i/GameIP_0/inst/Timer/seconds_reg[15]_i_1/O[0]
                         net (fo=1, routed)           0.000     6.434    mb_block_i/GameIP_0/inst/Timer/seconds_reg[15]_i_1_n_7
    SLICE_X1Y68          FDRE                                         r  mb_block_i/GameIP_0/inst/Timer/seconds_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                    100.000   100.000 r  
    N15                                               0.000   100.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000   100.000    mb_block_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370   101.370 r  mb_block_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.532    mb_block_i/clk_wiz_1/inst/clk_in1_microblaze_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    95.311 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    96.898    mb_block_i/clk_wiz_1/inst/clk_out1_microblaze_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    96.989 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2937, routed)        1.457    98.446    mb_block_i/GameIP_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.129    95.317 r  mb_block_i/GameIP_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    96.898    mb_block_i/GameIP_0/inst/clk_wiz/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091    96.989 r  mb_block_i/GameIP_0/inst/clk_wiz/inst/clkout3_buf/O
                         net (fo=38, routed)          1.499    98.487    mb_block_i/GameIP_0/inst/Timer/CLK
    SLICE_X1Y68          FDRE                                         r  mb_block_i/GameIP_0/inst/Timer/seconds_reg[12]/C
                         clock pessimism              0.561    99.048    
                         clock uncertainty           -0.123    98.925    
    SLICE_X1Y68          FDRE (Setup_fdre_C_D)        0.062    98.987    mb_block_i/GameIP_0/inst/Timer/seconds_reg[12]
  -------------------------------------------------------------------
                         required time                         98.987    
                         arrival time                          -6.434    
  -------------------------------------------------------------------
                         slack                                 92.553    

Slack (MET) :             92.558ns  (required time - arrival time)
  Source:                 mb_block_i/GameIP_0/inst/Timer/internal_clk_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            mb_block_i/GameIP_0/inst/Timer/seconds_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out3_clk_wiz_0_1 rise@100.000ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        7.344ns  (logic 3.475ns (47.317%)  route 3.869ns (52.683%))
  Logic Levels:           12  (CARRY4=7 LUT3=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.511ns = ( 98.489 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.913ns
    Clock Pessimism Removal (CPR):    0.561ns
  Clock Uncertainty:      0.123ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    mb_block_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  mb_block_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.673    mb_block_i/clk_wiz_1/inst/clk_in1_microblaze_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.291 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.625    mb_block_i/clk_wiz_1/inst/clk_out1_microblaze_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.529 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2937, routed)        1.575    -0.954    mb_block_i/GameIP_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.333    -4.286 r  mb_block_i/GameIP_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.625    mb_block_i/GameIP_0/inst/clk_wiz/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.096    -2.529 r  mb_block_i/GameIP_0/inst/clk_wiz/inst/clkout3_buf/O
                         net (fo=38, routed)          1.616    -0.913    mb_block_i/GameIP_0/inst/Timer/CLK
    SLICE_X4Y65          FDRE                                         r  mb_block_i/GameIP_0/inst/Timer/internal_clk_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y65          FDRE (Prop_fdre_C_Q)         0.419    -0.494 r  mb_block_i/GameIP_0/inst/Timer/internal_clk_reg[1]/Q
                         net (fo=1, routed)           0.808     0.314    mb_block_i/GameIP_0/inst/Timer/internal_clk_reg_n_0_[1]
    SLICE_X3Y65          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.831     1.145 r  mb_block_i/GameIP_0/inst/Timer/internal_clk0_carry/CO[3]
                         net (fo=1, routed)           0.000     1.145    mb_block_i/GameIP_0/inst/Timer/internal_clk0_carry_n_0
    SLICE_X3Y66          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.259 r  mb_block_i/GameIP_0/inst/Timer/internal_clk0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.259    mb_block_i/GameIP_0/inst/Timer/internal_clk0_carry__0_n_0
    SLICE_X3Y67          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.373 r  mb_block_i/GameIP_0/inst/Timer/internal_clk0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.373    mb_block_i/GameIP_0/inst/Timer/internal_clk0_carry__1_n_0
    SLICE_X3Y68          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     1.595 r  mb_block_i/GameIP_0/inst/Timer/internal_clk0_carry__2/O[0]
                         net (fo=5, routed)           1.002     2.597    mb_block_i/GameIP_0/inst/Timer/internal_clk0_carry__2_n_7
    SLICE_X2Y66          LUT5 (Prop_lut5_I3_O)        0.299     2.896 r  mb_block_i/GameIP_0/inst/Timer/internal_clk[21]_i_7/O
                         net (fo=1, routed)           0.608     3.505    mb_block_i/GameIP_0/inst/Timer/internal_clk[21]_i_7_n_0
    SLICE_X2Y65          LUT6 (Prop_lut6_I3_O)        0.124     3.629 r  mb_block_i/GameIP_0/inst/Timer/internal_clk[21]_i_6/O
                         net (fo=1, routed)           0.282     3.911    mb_block_i/GameIP_0/inst/Timer/internal_clk[21]_i_6_n_0
    SLICE_X2Y65          LUT6 (Prop_lut6_I5_O)        0.124     4.035 r  mb_block_i/GameIP_0/inst/Timer/internal_clk[21]_i_3/O
                         net (fo=1, routed)           0.455     4.490    mb_block_i/GameIP_0/inst/Timer/internal_clk[21]_i_3_n_0
    SLICE_X2Y68          LUT6 (Prop_lut6_I2_O)        0.124     4.614 r  mb_block_i/GameIP_0/inst/Timer/internal_clk[21]_i_1/O
                         net (fo=23, routed)          0.714     5.327    mb_block_i/GameIP_0/inst/Timer/seconds1
    SLICE_X1Y65          LUT3 (Prop_lut3_I2_O)        0.124     5.451 r  mb_block_i/GameIP_0/inst/Timer/seconds[3]_i_6/O
                         net (fo=1, routed)           0.000     5.451    mb_block_i/GameIP_0/inst/Timer/seconds[3]_i_6_n_0
    SLICE_X1Y65          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.983 r  mb_block_i/GameIP_0/inst/Timer/seconds_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.983    mb_block_i/GameIP_0/inst/Timer/seconds_reg[3]_i_1_n_0
    SLICE_X1Y66          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.097 r  mb_block_i/GameIP_0/inst/Timer/seconds_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.097    mb_block_i/GameIP_0/inst/Timer/seconds_reg[7]_i_1_n_0
    SLICE_X1Y67          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     6.431 r  mb_block_i/GameIP_0/inst/Timer/seconds_reg[11]_i_1/O[1]
                         net (fo=1, routed)           0.000     6.431    mb_block_i/GameIP_0/inst/Timer/seconds_reg[11]_i_1_n_6
    SLICE_X1Y67          FDRE                                         r  mb_block_i/GameIP_0/inst/Timer/seconds_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                    100.000   100.000 r  
    N15                                               0.000   100.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000   100.000    mb_block_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370   101.370 r  mb_block_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.532    mb_block_i/clk_wiz_1/inst/clk_in1_microblaze_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    95.311 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    96.898    mb_block_i/clk_wiz_1/inst/clk_out1_microblaze_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    96.989 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2937, routed)        1.457    98.446    mb_block_i/GameIP_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.129    95.317 r  mb_block_i/GameIP_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    96.898    mb_block_i/GameIP_0/inst/clk_wiz/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091    96.989 r  mb_block_i/GameIP_0/inst/clk_wiz/inst/clkout3_buf/O
                         net (fo=38, routed)          1.501    98.489    mb_block_i/GameIP_0/inst/Timer/CLK
    SLICE_X1Y67          FDRE                                         r  mb_block_i/GameIP_0/inst/Timer/seconds_reg[9]/C
                         clock pessimism              0.561    99.050    
                         clock uncertainty           -0.123    98.927    
    SLICE_X1Y67          FDRE (Setup_fdre_C_D)        0.062    98.989    mb_block_i/GameIP_0/inst/Timer/seconds_reg[9]
  -------------------------------------------------------------------
                         required time                         98.989    
                         arrival time                          -6.431    
  -------------------------------------------------------------------
                         slack                                 92.558    

Slack (MET) :             92.579ns  (required time - arrival time)
  Source:                 mb_block_i/GameIP_0/inst/Timer/internal_clk_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            mb_block_i/GameIP_0/inst/Timer/seconds_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out3_clk_wiz_0_1 rise@100.000ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        7.323ns  (logic 3.454ns (47.166%)  route 3.869ns (52.834%))
  Logic Levels:           12  (CARRY4=7 LUT3=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.511ns = ( 98.489 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.913ns
    Clock Pessimism Removal (CPR):    0.561ns
  Clock Uncertainty:      0.123ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    mb_block_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  mb_block_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.673    mb_block_i/clk_wiz_1/inst/clk_in1_microblaze_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.291 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.625    mb_block_i/clk_wiz_1/inst/clk_out1_microblaze_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.529 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2937, routed)        1.575    -0.954    mb_block_i/GameIP_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.333    -4.286 r  mb_block_i/GameIP_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.625    mb_block_i/GameIP_0/inst/clk_wiz/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.096    -2.529 r  mb_block_i/GameIP_0/inst/clk_wiz/inst/clkout3_buf/O
                         net (fo=38, routed)          1.616    -0.913    mb_block_i/GameIP_0/inst/Timer/CLK
    SLICE_X4Y65          FDRE                                         r  mb_block_i/GameIP_0/inst/Timer/internal_clk_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y65          FDRE (Prop_fdre_C_Q)         0.419    -0.494 r  mb_block_i/GameIP_0/inst/Timer/internal_clk_reg[1]/Q
                         net (fo=1, routed)           0.808     0.314    mb_block_i/GameIP_0/inst/Timer/internal_clk_reg_n_0_[1]
    SLICE_X3Y65          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.831     1.145 r  mb_block_i/GameIP_0/inst/Timer/internal_clk0_carry/CO[3]
                         net (fo=1, routed)           0.000     1.145    mb_block_i/GameIP_0/inst/Timer/internal_clk0_carry_n_0
    SLICE_X3Y66          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.259 r  mb_block_i/GameIP_0/inst/Timer/internal_clk0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.259    mb_block_i/GameIP_0/inst/Timer/internal_clk0_carry__0_n_0
    SLICE_X3Y67          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.373 r  mb_block_i/GameIP_0/inst/Timer/internal_clk0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.373    mb_block_i/GameIP_0/inst/Timer/internal_clk0_carry__1_n_0
    SLICE_X3Y68          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     1.595 r  mb_block_i/GameIP_0/inst/Timer/internal_clk0_carry__2/O[0]
                         net (fo=5, routed)           1.002     2.597    mb_block_i/GameIP_0/inst/Timer/internal_clk0_carry__2_n_7
    SLICE_X2Y66          LUT5 (Prop_lut5_I3_O)        0.299     2.896 r  mb_block_i/GameIP_0/inst/Timer/internal_clk[21]_i_7/O
                         net (fo=1, routed)           0.608     3.505    mb_block_i/GameIP_0/inst/Timer/internal_clk[21]_i_7_n_0
    SLICE_X2Y65          LUT6 (Prop_lut6_I3_O)        0.124     3.629 r  mb_block_i/GameIP_0/inst/Timer/internal_clk[21]_i_6/O
                         net (fo=1, routed)           0.282     3.911    mb_block_i/GameIP_0/inst/Timer/internal_clk[21]_i_6_n_0
    SLICE_X2Y65          LUT6 (Prop_lut6_I5_O)        0.124     4.035 r  mb_block_i/GameIP_0/inst/Timer/internal_clk[21]_i_3/O
                         net (fo=1, routed)           0.455     4.490    mb_block_i/GameIP_0/inst/Timer/internal_clk[21]_i_3_n_0
    SLICE_X2Y68          LUT6 (Prop_lut6_I2_O)        0.124     4.614 r  mb_block_i/GameIP_0/inst/Timer/internal_clk[21]_i_1/O
                         net (fo=23, routed)          0.714     5.327    mb_block_i/GameIP_0/inst/Timer/seconds1
    SLICE_X1Y65          LUT3 (Prop_lut3_I2_O)        0.124     5.451 r  mb_block_i/GameIP_0/inst/Timer/seconds[3]_i_6/O
                         net (fo=1, routed)           0.000     5.451    mb_block_i/GameIP_0/inst/Timer/seconds[3]_i_6_n_0
    SLICE_X1Y65          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.983 r  mb_block_i/GameIP_0/inst/Timer/seconds_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.983    mb_block_i/GameIP_0/inst/Timer/seconds_reg[3]_i_1_n_0
    SLICE_X1Y66          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.097 r  mb_block_i/GameIP_0/inst/Timer/seconds_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.097    mb_block_i/GameIP_0/inst/Timer/seconds_reg[7]_i_1_n_0
    SLICE_X1Y67          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     6.410 r  mb_block_i/GameIP_0/inst/Timer/seconds_reg[11]_i_1/O[3]
                         net (fo=1, routed)           0.000     6.410    mb_block_i/GameIP_0/inst/Timer/seconds_reg[11]_i_1_n_4
    SLICE_X1Y67          FDRE                                         r  mb_block_i/GameIP_0/inst/Timer/seconds_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                    100.000   100.000 r  
    N15                                               0.000   100.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000   100.000    mb_block_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370   101.370 r  mb_block_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.532    mb_block_i/clk_wiz_1/inst/clk_in1_microblaze_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    95.311 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    96.898    mb_block_i/clk_wiz_1/inst/clk_out1_microblaze_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    96.989 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2937, routed)        1.457    98.446    mb_block_i/GameIP_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.129    95.317 r  mb_block_i/GameIP_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    96.898    mb_block_i/GameIP_0/inst/clk_wiz/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091    96.989 r  mb_block_i/GameIP_0/inst/clk_wiz/inst/clkout3_buf/O
                         net (fo=38, routed)          1.501    98.489    mb_block_i/GameIP_0/inst/Timer/CLK
    SLICE_X1Y67          FDRE                                         r  mb_block_i/GameIP_0/inst/Timer/seconds_reg[11]/C
                         clock pessimism              0.561    99.050    
                         clock uncertainty           -0.123    98.927    
    SLICE_X1Y67          FDRE (Setup_fdre_C_D)        0.062    98.989    mb_block_i/GameIP_0/inst/Timer/seconds_reg[11]
  -------------------------------------------------------------------
                         required time                         98.989    
                         arrival time                          -6.410    
  -------------------------------------------------------------------
                         slack                                 92.579    

Slack (MET) :             92.653ns  (required time - arrival time)
  Source:                 mb_block_i/GameIP_0/inst/Timer/internal_clk_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            mb_block_i/GameIP_0/inst/Timer/seconds_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out3_clk_wiz_0_1 rise@100.000ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        7.249ns  (logic 3.380ns (46.627%)  route 3.869ns (53.373%))
  Logic Levels:           12  (CARRY4=7 LUT3=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.511ns = ( 98.489 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.913ns
    Clock Pessimism Removal (CPR):    0.561ns
  Clock Uncertainty:      0.123ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    mb_block_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  mb_block_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.673    mb_block_i/clk_wiz_1/inst/clk_in1_microblaze_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.291 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.625    mb_block_i/clk_wiz_1/inst/clk_out1_microblaze_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.529 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2937, routed)        1.575    -0.954    mb_block_i/GameIP_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.333    -4.286 r  mb_block_i/GameIP_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.625    mb_block_i/GameIP_0/inst/clk_wiz/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.096    -2.529 r  mb_block_i/GameIP_0/inst/clk_wiz/inst/clkout3_buf/O
                         net (fo=38, routed)          1.616    -0.913    mb_block_i/GameIP_0/inst/Timer/CLK
    SLICE_X4Y65          FDRE                                         r  mb_block_i/GameIP_0/inst/Timer/internal_clk_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y65          FDRE (Prop_fdre_C_Q)         0.419    -0.494 r  mb_block_i/GameIP_0/inst/Timer/internal_clk_reg[1]/Q
                         net (fo=1, routed)           0.808     0.314    mb_block_i/GameIP_0/inst/Timer/internal_clk_reg_n_0_[1]
    SLICE_X3Y65          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.831     1.145 r  mb_block_i/GameIP_0/inst/Timer/internal_clk0_carry/CO[3]
                         net (fo=1, routed)           0.000     1.145    mb_block_i/GameIP_0/inst/Timer/internal_clk0_carry_n_0
    SLICE_X3Y66          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.259 r  mb_block_i/GameIP_0/inst/Timer/internal_clk0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.259    mb_block_i/GameIP_0/inst/Timer/internal_clk0_carry__0_n_0
    SLICE_X3Y67          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.373 r  mb_block_i/GameIP_0/inst/Timer/internal_clk0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.373    mb_block_i/GameIP_0/inst/Timer/internal_clk0_carry__1_n_0
    SLICE_X3Y68          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     1.595 r  mb_block_i/GameIP_0/inst/Timer/internal_clk0_carry__2/O[0]
                         net (fo=5, routed)           1.002     2.597    mb_block_i/GameIP_0/inst/Timer/internal_clk0_carry__2_n_7
    SLICE_X2Y66          LUT5 (Prop_lut5_I3_O)        0.299     2.896 r  mb_block_i/GameIP_0/inst/Timer/internal_clk[21]_i_7/O
                         net (fo=1, routed)           0.608     3.505    mb_block_i/GameIP_0/inst/Timer/internal_clk[21]_i_7_n_0
    SLICE_X2Y65          LUT6 (Prop_lut6_I3_O)        0.124     3.629 r  mb_block_i/GameIP_0/inst/Timer/internal_clk[21]_i_6/O
                         net (fo=1, routed)           0.282     3.911    mb_block_i/GameIP_0/inst/Timer/internal_clk[21]_i_6_n_0
    SLICE_X2Y65          LUT6 (Prop_lut6_I5_O)        0.124     4.035 r  mb_block_i/GameIP_0/inst/Timer/internal_clk[21]_i_3/O
                         net (fo=1, routed)           0.455     4.490    mb_block_i/GameIP_0/inst/Timer/internal_clk[21]_i_3_n_0
    SLICE_X2Y68          LUT6 (Prop_lut6_I2_O)        0.124     4.614 r  mb_block_i/GameIP_0/inst/Timer/internal_clk[21]_i_1/O
                         net (fo=23, routed)          0.714     5.327    mb_block_i/GameIP_0/inst/Timer/seconds1
    SLICE_X1Y65          LUT3 (Prop_lut3_I2_O)        0.124     5.451 r  mb_block_i/GameIP_0/inst/Timer/seconds[3]_i_6/O
                         net (fo=1, routed)           0.000     5.451    mb_block_i/GameIP_0/inst/Timer/seconds[3]_i_6_n_0
    SLICE_X1Y65          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.983 r  mb_block_i/GameIP_0/inst/Timer/seconds_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.983    mb_block_i/GameIP_0/inst/Timer/seconds_reg[3]_i_1_n_0
    SLICE_X1Y66          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.097 r  mb_block_i/GameIP_0/inst/Timer/seconds_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.097    mb_block_i/GameIP_0/inst/Timer/seconds_reg[7]_i_1_n_0
    SLICE_X1Y67          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     6.336 r  mb_block_i/GameIP_0/inst/Timer/seconds_reg[11]_i_1/O[2]
                         net (fo=1, routed)           0.000     6.336    mb_block_i/GameIP_0/inst/Timer/seconds_reg[11]_i_1_n_5
    SLICE_X1Y67          FDRE                                         r  mb_block_i/GameIP_0/inst/Timer/seconds_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                    100.000   100.000 r  
    N15                                               0.000   100.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000   100.000    mb_block_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370   101.370 r  mb_block_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.532    mb_block_i/clk_wiz_1/inst/clk_in1_microblaze_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    95.311 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    96.898    mb_block_i/clk_wiz_1/inst/clk_out1_microblaze_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    96.989 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2937, routed)        1.457    98.446    mb_block_i/GameIP_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.129    95.317 r  mb_block_i/GameIP_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    96.898    mb_block_i/GameIP_0/inst/clk_wiz/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091    96.989 r  mb_block_i/GameIP_0/inst/clk_wiz/inst/clkout3_buf/O
                         net (fo=38, routed)          1.501    98.489    mb_block_i/GameIP_0/inst/Timer/CLK
    SLICE_X1Y67          FDRE                                         r  mb_block_i/GameIP_0/inst/Timer/seconds_reg[10]/C
                         clock pessimism              0.561    99.050    
                         clock uncertainty           -0.123    98.927    
    SLICE_X1Y67          FDRE (Setup_fdre_C_D)        0.062    98.989    mb_block_i/GameIP_0/inst/Timer/seconds_reg[10]
  -------------------------------------------------------------------
                         required time                         98.989    
                         arrival time                          -6.336    
  -------------------------------------------------------------------
                         slack                                 92.653    

Slack (MET) :             92.669ns  (required time - arrival time)
  Source:                 mb_block_i/GameIP_0/inst/Timer/internal_clk_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            mb_block_i/GameIP_0/inst/Timer/seconds_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out3_clk_wiz_0_1 rise@100.000ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        7.233ns  (logic 3.364ns (46.509%)  route 3.869ns (53.491%))
  Logic Levels:           12  (CARRY4=7 LUT3=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.511ns = ( 98.489 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.913ns
    Clock Pessimism Removal (CPR):    0.561ns
  Clock Uncertainty:      0.123ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    mb_block_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  mb_block_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.673    mb_block_i/clk_wiz_1/inst/clk_in1_microblaze_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.291 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.625    mb_block_i/clk_wiz_1/inst/clk_out1_microblaze_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.529 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2937, routed)        1.575    -0.954    mb_block_i/GameIP_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.333    -4.286 r  mb_block_i/GameIP_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.625    mb_block_i/GameIP_0/inst/clk_wiz/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.096    -2.529 r  mb_block_i/GameIP_0/inst/clk_wiz/inst/clkout3_buf/O
                         net (fo=38, routed)          1.616    -0.913    mb_block_i/GameIP_0/inst/Timer/CLK
    SLICE_X4Y65          FDRE                                         r  mb_block_i/GameIP_0/inst/Timer/internal_clk_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y65          FDRE (Prop_fdre_C_Q)         0.419    -0.494 r  mb_block_i/GameIP_0/inst/Timer/internal_clk_reg[1]/Q
                         net (fo=1, routed)           0.808     0.314    mb_block_i/GameIP_0/inst/Timer/internal_clk_reg_n_0_[1]
    SLICE_X3Y65          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.831     1.145 r  mb_block_i/GameIP_0/inst/Timer/internal_clk0_carry/CO[3]
                         net (fo=1, routed)           0.000     1.145    mb_block_i/GameIP_0/inst/Timer/internal_clk0_carry_n_0
    SLICE_X3Y66          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.259 r  mb_block_i/GameIP_0/inst/Timer/internal_clk0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.259    mb_block_i/GameIP_0/inst/Timer/internal_clk0_carry__0_n_0
    SLICE_X3Y67          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.373 r  mb_block_i/GameIP_0/inst/Timer/internal_clk0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.373    mb_block_i/GameIP_0/inst/Timer/internal_clk0_carry__1_n_0
    SLICE_X3Y68          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     1.595 r  mb_block_i/GameIP_0/inst/Timer/internal_clk0_carry__2/O[0]
                         net (fo=5, routed)           1.002     2.597    mb_block_i/GameIP_0/inst/Timer/internal_clk0_carry__2_n_7
    SLICE_X2Y66          LUT5 (Prop_lut5_I3_O)        0.299     2.896 r  mb_block_i/GameIP_0/inst/Timer/internal_clk[21]_i_7/O
                         net (fo=1, routed)           0.608     3.505    mb_block_i/GameIP_0/inst/Timer/internal_clk[21]_i_7_n_0
    SLICE_X2Y65          LUT6 (Prop_lut6_I3_O)        0.124     3.629 r  mb_block_i/GameIP_0/inst/Timer/internal_clk[21]_i_6/O
                         net (fo=1, routed)           0.282     3.911    mb_block_i/GameIP_0/inst/Timer/internal_clk[21]_i_6_n_0
    SLICE_X2Y65          LUT6 (Prop_lut6_I5_O)        0.124     4.035 r  mb_block_i/GameIP_0/inst/Timer/internal_clk[21]_i_3/O
                         net (fo=1, routed)           0.455     4.490    mb_block_i/GameIP_0/inst/Timer/internal_clk[21]_i_3_n_0
    SLICE_X2Y68          LUT6 (Prop_lut6_I2_O)        0.124     4.614 r  mb_block_i/GameIP_0/inst/Timer/internal_clk[21]_i_1/O
                         net (fo=23, routed)          0.714     5.327    mb_block_i/GameIP_0/inst/Timer/seconds1
    SLICE_X1Y65          LUT3 (Prop_lut3_I2_O)        0.124     5.451 r  mb_block_i/GameIP_0/inst/Timer/seconds[3]_i_6/O
                         net (fo=1, routed)           0.000     5.451    mb_block_i/GameIP_0/inst/Timer/seconds[3]_i_6_n_0
    SLICE_X1Y65          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.983 r  mb_block_i/GameIP_0/inst/Timer/seconds_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.983    mb_block_i/GameIP_0/inst/Timer/seconds_reg[3]_i_1_n_0
    SLICE_X1Y66          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.097 r  mb_block_i/GameIP_0/inst/Timer/seconds_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.097    mb_block_i/GameIP_0/inst/Timer/seconds_reg[7]_i_1_n_0
    SLICE_X1Y67          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     6.320 r  mb_block_i/GameIP_0/inst/Timer/seconds_reg[11]_i_1/O[0]
                         net (fo=1, routed)           0.000     6.320    mb_block_i/GameIP_0/inst/Timer/seconds_reg[11]_i_1_n_7
    SLICE_X1Y67          FDRE                                         r  mb_block_i/GameIP_0/inst/Timer/seconds_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                    100.000   100.000 r  
    N15                                               0.000   100.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000   100.000    mb_block_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370   101.370 r  mb_block_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.532    mb_block_i/clk_wiz_1/inst/clk_in1_microblaze_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    95.311 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    96.898    mb_block_i/clk_wiz_1/inst/clk_out1_microblaze_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    96.989 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2937, routed)        1.457    98.446    mb_block_i/GameIP_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.129    95.317 r  mb_block_i/GameIP_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    96.898    mb_block_i/GameIP_0/inst/clk_wiz/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091    96.989 r  mb_block_i/GameIP_0/inst/clk_wiz/inst/clkout3_buf/O
                         net (fo=38, routed)          1.501    98.489    mb_block_i/GameIP_0/inst/Timer/CLK
    SLICE_X1Y67          FDRE                                         r  mb_block_i/GameIP_0/inst/Timer/seconds_reg[8]/C
                         clock pessimism              0.561    99.050    
                         clock uncertainty           -0.123    98.927    
    SLICE_X1Y67          FDRE (Setup_fdre_C_D)        0.062    98.989    mb_block_i/GameIP_0/inst/Timer/seconds_reg[8]
  -------------------------------------------------------------------
                         required time                         98.989    
                         arrival time                          -6.320    
  -------------------------------------------------------------------
                         slack                                 92.669    

Slack (MET) :             92.673ns  (required time - arrival time)
  Source:                 mb_block_i/GameIP_0/inst/Timer/internal_clk_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            mb_block_i/GameIP_0/inst/Timer/seconds_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out3_clk_wiz_0_1 rise@100.000ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        7.230ns  (logic 3.361ns (46.486%)  route 3.869ns (53.514%))
  Logic Levels:           11  (CARRY4=6 LUT3=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.510ns = ( 98.490 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.913ns
    Clock Pessimism Removal (CPR):    0.561ns
  Clock Uncertainty:      0.123ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    mb_block_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  mb_block_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.673    mb_block_i/clk_wiz_1/inst/clk_in1_microblaze_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.291 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.625    mb_block_i/clk_wiz_1/inst/clk_out1_microblaze_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.529 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2937, routed)        1.575    -0.954    mb_block_i/GameIP_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.333    -4.286 r  mb_block_i/GameIP_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.625    mb_block_i/GameIP_0/inst/clk_wiz/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.096    -2.529 r  mb_block_i/GameIP_0/inst/clk_wiz/inst/clkout3_buf/O
                         net (fo=38, routed)          1.616    -0.913    mb_block_i/GameIP_0/inst/Timer/CLK
    SLICE_X4Y65          FDRE                                         r  mb_block_i/GameIP_0/inst/Timer/internal_clk_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y65          FDRE (Prop_fdre_C_Q)         0.419    -0.494 r  mb_block_i/GameIP_0/inst/Timer/internal_clk_reg[1]/Q
                         net (fo=1, routed)           0.808     0.314    mb_block_i/GameIP_0/inst/Timer/internal_clk_reg_n_0_[1]
    SLICE_X3Y65          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.831     1.145 r  mb_block_i/GameIP_0/inst/Timer/internal_clk0_carry/CO[3]
                         net (fo=1, routed)           0.000     1.145    mb_block_i/GameIP_0/inst/Timer/internal_clk0_carry_n_0
    SLICE_X3Y66          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.259 r  mb_block_i/GameIP_0/inst/Timer/internal_clk0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.259    mb_block_i/GameIP_0/inst/Timer/internal_clk0_carry__0_n_0
    SLICE_X3Y67          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.373 r  mb_block_i/GameIP_0/inst/Timer/internal_clk0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.373    mb_block_i/GameIP_0/inst/Timer/internal_clk0_carry__1_n_0
    SLICE_X3Y68          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     1.595 r  mb_block_i/GameIP_0/inst/Timer/internal_clk0_carry__2/O[0]
                         net (fo=5, routed)           1.002     2.597    mb_block_i/GameIP_0/inst/Timer/internal_clk0_carry__2_n_7
    SLICE_X2Y66          LUT5 (Prop_lut5_I3_O)        0.299     2.896 r  mb_block_i/GameIP_0/inst/Timer/internal_clk[21]_i_7/O
                         net (fo=1, routed)           0.608     3.505    mb_block_i/GameIP_0/inst/Timer/internal_clk[21]_i_7_n_0
    SLICE_X2Y65          LUT6 (Prop_lut6_I3_O)        0.124     3.629 r  mb_block_i/GameIP_0/inst/Timer/internal_clk[21]_i_6/O
                         net (fo=1, routed)           0.282     3.911    mb_block_i/GameIP_0/inst/Timer/internal_clk[21]_i_6_n_0
    SLICE_X2Y65          LUT6 (Prop_lut6_I5_O)        0.124     4.035 r  mb_block_i/GameIP_0/inst/Timer/internal_clk[21]_i_3/O
                         net (fo=1, routed)           0.455     4.490    mb_block_i/GameIP_0/inst/Timer/internal_clk[21]_i_3_n_0
    SLICE_X2Y68          LUT6 (Prop_lut6_I2_O)        0.124     4.614 r  mb_block_i/GameIP_0/inst/Timer/internal_clk[21]_i_1/O
                         net (fo=23, routed)          0.714     5.327    mb_block_i/GameIP_0/inst/Timer/seconds1
    SLICE_X1Y65          LUT3 (Prop_lut3_I2_O)        0.124     5.451 r  mb_block_i/GameIP_0/inst/Timer/seconds[3]_i_6/O
                         net (fo=1, routed)           0.000     5.451    mb_block_i/GameIP_0/inst/Timer/seconds[3]_i_6_n_0
    SLICE_X1Y65          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.983 r  mb_block_i/GameIP_0/inst/Timer/seconds_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.983    mb_block_i/GameIP_0/inst/Timer/seconds_reg[3]_i_1_n_0
    SLICE_X1Y66          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     6.317 r  mb_block_i/GameIP_0/inst/Timer/seconds_reg[7]_i_1/O[1]
                         net (fo=1, routed)           0.000     6.317    mb_block_i/GameIP_0/inst/Timer/seconds_reg[7]_i_1_n_6
    SLICE_X1Y66          FDRE                                         r  mb_block_i/GameIP_0/inst/Timer/seconds_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                    100.000   100.000 r  
    N15                                               0.000   100.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000   100.000    mb_block_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370   101.370 r  mb_block_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.532    mb_block_i/clk_wiz_1/inst/clk_in1_microblaze_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    95.311 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    96.898    mb_block_i/clk_wiz_1/inst/clk_out1_microblaze_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    96.989 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2937, routed)        1.457    98.446    mb_block_i/GameIP_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.129    95.317 r  mb_block_i/GameIP_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    96.898    mb_block_i/GameIP_0/inst/clk_wiz/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091    96.989 r  mb_block_i/GameIP_0/inst/clk_wiz/inst/clkout3_buf/O
                         net (fo=38, routed)          1.502    98.490    mb_block_i/GameIP_0/inst/Timer/CLK
    SLICE_X1Y66          FDRE                                         r  mb_block_i/GameIP_0/inst/Timer/seconds_reg[5]/C
                         clock pessimism              0.561    99.051    
                         clock uncertainty           -0.123    98.928    
    SLICE_X1Y66          FDRE (Setup_fdre_C_D)        0.062    98.990    mb_block_i/GameIP_0/inst/Timer/seconds_reg[5]
  -------------------------------------------------------------------
                         required time                         98.990    
                         arrival time                          -6.317    
  -------------------------------------------------------------------
                         slack                                 92.673    

Slack (MET) :             92.694ns  (required time - arrival time)
  Source:                 mb_block_i/GameIP_0/inst/Timer/internal_clk_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            mb_block_i/GameIP_0/inst/Timer/seconds_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out3_clk_wiz_0_1 rise@100.000ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        7.209ns  (logic 3.340ns (46.331%)  route 3.869ns (53.669%))
  Logic Levels:           11  (CARRY4=6 LUT3=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.510ns = ( 98.490 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.913ns
    Clock Pessimism Removal (CPR):    0.561ns
  Clock Uncertainty:      0.123ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    mb_block_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  mb_block_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.673    mb_block_i/clk_wiz_1/inst/clk_in1_microblaze_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.291 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.625    mb_block_i/clk_wiz_1/inst/clk_out1_microblaze_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.529 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2937, routed)        1.575    -0.954    mb_block_i/GameIP_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.333    -4.286 r  mb_block_i/GameIP_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.625    mb_block_i/GameIP_0/inst/clk_wiz/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.096    -2.529 r  mb_block_i/GameIP_0/inst/clk_wiz/inst/clkout3_buf/O
                         net (fo=38, routed)          1.616    -0.913    mb_block_i/GameIP_0/inst/Timer/CLK
    SLICE_X4Y65          FDRE                                         r  mb_block_i/GameIP_0/inst/Timer/internal_clk_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y65          FDRE (Prop_fdre_C_Q)         0.419    -0.494 r  mb_block_i/GameIP_0/inst/Timer/internal_clk_reg[1]/Q
                         net (fo=1, routed)           0.808     0.314    mb_block_i/GameIP_0/inst/Timer/internal_clk_reg_n_0_[1]
    SLICE_X3Y65          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.831     1.145 r  mb_block_i/GameIP_0/inst/Timer/internal_clk0_carry/CO[3]
                         net (fo=1, routed)           0.000     1.145    mb_block_i/GameIP_0/inst/Timer/internal_clk0_carry_n_0
    SLICE_X3Y66          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.259 r  mb_block_i/GameIP_0/inst/Timer/internal_clk0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.259    mb_block_i/GameIP_0/inst/Timer/internal_clk0_carry__0_n_0
    SLICE_X3Y67          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.373 r  mb_block_i/GameIP_0/inst/Timer/internal_clk0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.373    mb_block_i/GameIP_0/inst/Timer/internal_clk0_carry__1_n_0
    SLICE_X3Y68          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     1.595 r  mb_block_i/GameIP_0/inst/Timer/internal_clk0_carry__2/O[0]
                         net (fo=5, routed)           1.002     2.597    mb_block_i/GameIP_0/inst/Timer/internal_clk0_carry__2_n_7
    SLICE_X2Y66          LUT5 (Prop_lut5_I3_O)        0.299     2.896 r  mb_block_i/GameIP_0/inst/Timer/internal_clk[21]_i_7/O
                         net (fo=1, routed)           0.608     3.505    mb_block_i/GameIP_0/inst/Timer/internal_clk[21]_i_7_n_0
    SLICE_X2Y65          LUT6 (Prop_lut6_I3_O)        0.124     3.629 r  mb_block_i/GameIP_0/inst/Timer/internal_clk[21]_i_6/O
                         net (fo=1, routed)           0.282     3.911    mb_block_i/GameIP_0/inst/Timer/internal_clk[21]_i_6_n_0
    SLICE_X2Y65          LUT6 (Prop_lut6_I5_O)        0.124     4.035 r  mb_block_i/GameIP_0/inst/Timer/internal_clk[21]_i_3/O
                         net (fo=1, routed)           0.455     4.490    mb_block_i/GameIP_0/inst/Timer/internal_clk[21]_i_3_n_0
    SLICE_X2Y68          LUT6 (Prop_lut6_I2_O)        0.124     4.614 r  mb_block_i/GameIP_0/inst/Timer/internal_clk[21]_i_1/O
                         net (fo=23, routed)          0.714     5.327    mb_block_i/GameIP_0/inst/Timer/seconds1
    SLICE_X1Y65          LUT3 (Prop_lut3_I2_O)        0.124     5.451 r  mb_block_i/GameIP_0/inst/Timer/seconds[3]_i_6/O
                         net (fo=1, routed)           0.000     5.451    mb_block_i/GameIP_0/inst/Timer/seconds[3]_i_6_n_0
    SLICE_X1Y65          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.983 r  mb_block_i/GameIP_0/inst/Timer/seconds_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.983    mb_block_i/GameIP_0/inst/Timer/seconds_reg[3]_i_1_n_0
    SLICE_X1Y66          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     6.296 r  mb_block_i/GameIP_0/inst/Timer/seconds_reg[7]_i_1/O[3]
                         net (fo=1, routed)           0.000     6.296    mb_block_i/GameIP_0/inst/Timer/seconds_reg[7]_i_1_n_4
    SLICE_X1Y66          FDRE                                         r  mb_block_i/GameIP_0/inst/Timer/seconds_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                    100.000   100.000 r  
    N15                                               0.000   100.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000   100.000    mb_block_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370   101.370 r  mb_block_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.532    mb_block_i/clk_wiz_1/inst/clk_in1_microblaze_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    95.311 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    96.898    mb_block_i/clk_wiz_1/inst/clk_out1_microblaze_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    96.989 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2937, routed)        1.457    98.446    mb_block_i/GameIP_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.129    95.317 r  mb_block_i/GameIP_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    96.898    mb_block_i/GameIP_0/inst/clk_wiz/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091    96.989 r  mb_block_i/GameIP_0/inst/clk_wiz/inst/clkout3_buf/O
                         net (fo=38, routed)          1.502    98.490    mb_block_i/GameIP_0/inst/Timer/CLK
    SLICE_X1Y66          FDRE                                         r  mb_block_i/GameIP_0/inst/Timer/seconds_reg[7]/C
                         clock pessimism              0.561    99.051    
                         clock uncertainty           -0.123    98.928    
    SLICE_X1Y66          FDRE (Setup_fdre_C_D)        0.062    98.990    mb_block_i/GameIP_0/inst/Timer/seconds_reg[7]
  -------------------------------------------------------------------
                         required time                         98.990    
                         arrival time                          -6.296    
  -------------------------------------------------------------------
                         slack                                 92.694    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.335ns  (arrival time - required time)
  Source:                 mb_block_i/GameIP_0/inst/Timer/seconds_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            mb_block_i/GameIP_0/inst/Timer/seconds_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0_1 rise@0.000ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.440ns  (logic 0.256ns (58.181%)  route 0.184ns (41.819%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.849ns
    Source Clock Delay      (SCD):    -0.610ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    mb_block_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  mb_block_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.649    mb_block_i/clk_wiz_1/inst/clk_in1_microblaze_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.714 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.225    mb_block_i/clk_wiz_1/inst/clk_out1_microblaze_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.199 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2937, routed)        0.549    -0.650    mb_block_i/GameIP_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.061    -1.711 r  mb_block_i/GameIP_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.225    mb_block_i/GameIP_0/inst/clk_wiz/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026    -1.199 r  mb_block_i/GameIP_0/inst/clk_wiz/inst/clkout3_buf/O
                         net (fo=38, routed)          0.589    -0.610    mb_block_i/GameIP_0/inst/Timer/CLK
    SLICE_X1Y65          FDRE                                         r  mb_block_i/GameIP_0/inst/Timer/seconds_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y65          FDRE (Prop_fdre_C_Q)         0.141    -0.469 r  mb_block_i/GameIP_0/inst/Timer/seconds_reg[0]/Q
                         net (fo=4, routed)           0.184    -0.285    mb_block_i/GameIP_0/inst/Timer/seconds_reg[15]_1[0]
    SLICE_X1Y65          LUT3 (Prop_lut3_I0_O)        0.045    -0.240 r  mb_block_i/GameIP_0/inst/Timer/seconds[3]_i_6/O
                         net (fo=1, routed)           0.000    -0.240    mb_block_i/GameIP_0/inst/Timer/seconds[3]_i_6_n_0
    SLICE_X1Y65          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070    -0.170 r  mb_block_i/GameIP_0/inst/Timer/seconds_reg[3]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.170    mb_block_i/GameIP_0/inst/Timer/seconds_reg[3]_i_1_n_7
    SLICE_X1Y65          FDRE                                         r  mb_block_i/GameIP_0/inst/Timer/seconds_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    mb_block_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  mb_block_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.876    mb_block_i/clk_wiz_1/inst/clk_in1_microblaze_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.269 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.735    mb_block_i/clk_wiz_1/inst/clk_out1_microblaze_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2937, routed)        0.817    -0.890    mb_block_i/GameIP_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.375    -2.265 r  mb_block_i/GameIP_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.735    mb_block_i/GameIP_0/inst/clk_wiz/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  mb_block_i/GameIP_0/inst/clk_wiz/inst/clkout3_buf/O
                         net (fo=38, routed)          0.857    -0.849    mb_block_i/GameIP_0/inst/Timer/CLK
    SLICE_X1Y65          FDRE                                         r  mb_block_i/GameIP_0/inst/Timer/seconds_reg[0]/C
                         clock pessimism              0.239    -0.610    
    SLICE_X1Y65          FDRE (Hold_fdre_C_D)         0.105    -0.505    mb_block_i/GameIP_0/inst/Timer/seconds_reg[0]
  -------------------------------------------------------------------
                         required time                          0.505    
                         arrival time                          -0.170    
  -------------------------------------------------------------------
                         slack                                  0.335    

Slack (MET) :             0.343ns  (arrival time - required time)
  Source:                 mb_block_i/GameIP_0/inst/Timer/seconds_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            mb_block_i/GameIP_0/inst/Timer/seconds_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0_1 rise@0.000ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.448ns  (logic 0.249ns (55.584%)  route 0.199ns (44.416%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.849ns
    Source Clock Delay      (SCD):    -0.610ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    mb_block_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  mb_block_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.649    mb_block_i/clk_wiz_1/inst/clk_in1_microblaze_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.714 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.225    mb_block_i/clk_wiz_1/inst/clk_out1_microblaze_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.199 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2937, routed)        0.549    -0.650    mb_block_i/GameIP_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.061    -1.711 r  mb_block_i/GameIP_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.225    mb_block_i/GameIP_0/inst/clk_wiz/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026    -1.199 r  mb_block_i/GameIP_0/inst/clk_wiz/inst/clkout3_buf/O
                         net (fo=38, routed)          0.589    -0.610    mb_block_i/GameIP_0/inst/Timer/CLK
    SLICE_X1Y65          FDRE                                         r  mb_block_i/GameIP_0/inst/Timer/seconds_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y65          FDRE (Prop_fdre_C_Q)         0.141    -0.469 r  mb_block_i/GameIP_0/inst/Timer/seconds_reg[3]/Q
                         net (fo=11, routed)          0.199    -0.270    mb_block_i/GameIP_0/inst/Timer/seconds_reg[15]_1[3]
    SLICE_X1Y65          LUT2 (Prop_lut2_I1_O)        0.045    -0.225 r  mb_block_i/GameIP_0/inst/Timer/seconds[3]_i_3/O
                         net (fo=1, routed)           0.000    -0.225    mb_block_i/GameIP_0/inst/Timer/seconds[3]_i_3_n_0
    SLICE_X1Y65          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063    -0.162 r  mb_block_i/GameIP_0/inst/Timer/seconds_reg[3]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.162    mb_block_i/GameIP_0/inst/Timer/seconds_reg[3]_i_1_n_4
    SLICE_X1Y65          FDRE                                         r  mb_block_i/GameIP_0/inst/Timer/seconds_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    mb_block_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  mb_block_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.876    mb_block_i/clk_wiz_1/inst/clk_in1_microblaze_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.269 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.735    mb_block_i/clk_wiz_1/inst/clk_out1_microblaze_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2937, routed)        0.817    -0.890    mb_block_i/GameIP_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.375    -2.265 r  mb_block_i/GameIP_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.735    mb_block_i/GameIP_0/inst/clk_wiz/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  mb_block_i/GameIP_0/inst/clk_wiz/inst/clkout3_buf/O
                         net (fo=38, routed)          0.857    -0.849    mb_block_i/GameIP_0/inst/Timer/CLK
    SLICE_X1Y65          FDRE                                         r  mb_block_i/GameIP_0/inst/Timer/seconds_reg[3]/C
                         clock pessimism              0.239    -0.610    
    SLICE_X1Y65          FDRE (Hold_fdre_C_D)         0.105    -0.505    mb_block_i/GameIP_0/inst/Timer/seconds_reg[3]
  -------------------------------------------------------------------
                         required time                          0.505    
                         arrival time                          -0.162    
  -------------------------------------------------------------------
                         slack                                  0.343    

Slack (MET) :             0.348ns  (arrival time - required time)
  Source:                 mb_block_i/GameIP_0/inst/Timer/seconds_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            mb_block_i/GameIP_0/inst/Timer/seconds_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0_1 rise@0.000ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.453ns  (logic 0.256ns (56.508%)  route 0.197ns (43.492%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.851ns
    Source Clock Delay      (SCD):    -0.612ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    mb_block_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  mb_block_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.649    mb_block_i/clk_wiz_1/inst/clk_in1_microblaze_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.714 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.225    mb_block_i/clk_wiz_1/inst/clk_out1_microblaze_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.199 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2937, routed)        0.549    -0.650    mb_block_i/GameIP_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.061    -1.711 r  mb_block_i/GameIP_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.225    mb_block_i/GameIP_0/inst/clk_wiz/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026    -1.199 r  mb_block_i/GameIP_0/inst/clk_wiz/inst/clkout3_buf/O
                         net (fo=38, routed)          0.587    -0.612    mb_block_i/GameIP_0/inst/Timer/CLK
    SLICE_X1Y67          FDRE                                         r  mb_block_i/GameIP_0/inst/Timer/seconds_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y67          FDRE (Prop_fdre_C_Q)         0.141    -0.471 r  mb_block_i/GameIP_0/inst/Timer/seconds_reg[8]/Q
                         net (fo=18, routed)          0.197    -0.274    mb_block_i/GameIP_0/inst/Timer/seconds_reg[15]_1[8]
    SLICE_X1Y67          LUT2 (Prop_lut2_I1_O)        0.045    -0.229 r  mb_block_i/GameIP_0/inst/Timer/seconds[11]_i_5/O
                         net (fo=1, routed)           0.000    -0.229    mb_block_i/GameIP_0/inst/Timer/seconds[11]_i_5_n_0
    SLICE_X1Y67          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070    -0.159 r  mb_block_i/GameIP_0/inst/Timer/seconds_reg[11]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.159    mb_block_i/GameIP_0/inst/Timer/seconds_reg[11]_i_1_n_7
    SLICE_X1Y67          FDRE                                         r  mb_block_i/GameIP_0/inst/Timer/seconds_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    mb_block_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  mb_block_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.876    mb_block_i/clk_wiz_1/inst/clk_in1_microblaze_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.269 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.735    mb_block_i/clk_wiz_1/inst/clk_out1_microblaze_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2937, routed)        0.817    -0.890    mb_block_i/GameIP_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.375    -2.265 r  mb_block_i/GameIP_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.735    mb_block_i/GameIP_0/inst/clk_wiz/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  mb_block_i/GameIP_0/inst/clk_wiz/inst/clkout3_buf/O
                         net (fo=38, routed)          0.855    -0.851    mb_block_i/GameIP_0/inst/Timer/CLK
    SLICE_X1Y67          FDRE                                         r  mb_block_i/GameIP_0/inst/Timer/seconds_reg[8]/C
                         clock pessimism              0.239    -0.612    
    SLICE_X1Y67          FDRE (Hold_fdre_C_D)         0.105    -0.507    mb_block_i/GameIP_0/inst/Timer/seconds_reg[8]
  -------------------------------------------------------------------
                         required time                          0.507    
                         arrival time                          -0.159    
  -------------------------------------------------------------------
                         slack                                  0.348    

Slack (MET) :             0.348ns  (arrival time - required time)
  Source:                 mb_block_i/GameIP_0/inst/Timer/seconds_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            mb_block_i/GameIP_0/inst/Timer/seconds_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0_1 rise@0.000ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.453ns  (logic 0.256ns (56.508%)  route 0.197ns (43.492%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.850ns
    Source Clock Delay      (SCD):    -0.611ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    mb_block_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  mb_block_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.649    mb_block_i/clk_wiz_1/inst/clk_in1_microblaze_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.714 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.225    mb_block_i/clk_wiz_1/inst/clk_out1_microblaze_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.199 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2937, routed)        0.549    -0.650    mb_block_i/GameIP_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.061    -1.711 r  mb_block_i/GameIP_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.225    mb_block_i/GameIP_0/inst/clk_wiz/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026    -1.199 r  mb_block_i/GameIP_0/inst/clk_wiz/inst/clkout3_buf/O
                         net (fo=38, routed)          0.588    -0.611    mb_block_i/GameIP_0/inst/Timer/CLK
    SLICE_X1Y66          FDRE                                         r  mb_block_i/GameIP_0/inst/Timer/seconds_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y66          FDRE (Prop_fdre_C_Q)         0.141    -0.470 r  mb_block_i/GameIP_0/inst/Timer/seconds_reg[4]/Q
                         net (fo=15, routed)          0.197    -0.273    mb_block_i/GameIP_0/inst/Timer/seconds_reg[15]_1[4]
    SLICE_X1Y66          LUT2 (Prop_lut2_I1_O)        0.045    -0.228 r  mb_block_i/GameIP_0/inst/Timer/seconds[7]_i_5/O
                         net (fo=1, routed)           0.000    -0.228    mb_block_i/GameIP_0/inst/Timer/seconds[7]_i_5_n_0
    SLICE_X1Y66          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070    -0.158 r  mb_block_i/GameIP_0/inst/Timer/seconds_reg[7]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.158    mb_block_i/GameIP_0/inst/Timer/seconds_reg[7]_i_1_n_7
    SLICE_X1Y66          FDRE                                         r  mb_block_i/GameIP_0/inst/Timer/seconds_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    mb_block_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  mb_block_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.876    mb_block_i/clk_wiz_1/inst/clk_in1_microblaze_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.269 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.735    mb_block_i/clk_wiz_1/inst/clk_out1_microblaze_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2937, routed)        0.817    -0.890    mb_block_i/GameIP_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.375    -2.265 r  mb_block_i/GameIP_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.735    mb_block_i/GameIP_0/inst/clk_wiz/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  mb_block_i/GameIP_0/inst/clk_wiz/inst/clkout3_buf/O
                         net (fo=38, routed)          0.856    -0.850    mb_block_i/GameIP_0/inst/Timer/CLK
    SLICE_X1Y66          FDRE                                         r  mb_block_i/GameIP_0/inst/Timer/seconds_reg[4]/C
                         clock pessimism              0.239    -0.611    
    SLICE_X1Y66          FDRE (Hold_fdre_C_D)         0.105    -0.506    mb_block_i/GameIP_0/inst/Timer/seconds_reg[4]
  -------------------------------------------------------------------
                         required time                          0.506    
                         arrival time                          -0.158    
  -------------------------------------------------------------------
                         slack                                  0.348    

Slack (MET) :             0.355ns  (arrival time - required time)
  Source:                 mb_block_i/GameIP_0/inst/Timer/seconds_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            mb_block_i/GameIP_0/inst/Timer/seconds_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0_1 rise@0.000ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.460ns  (logic 0.249ns (54.103%)  route 0.211ns (45.897%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.851ns
    Source Clock Delay      (SCD):    -0.612ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    mb_block_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  mb_block_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.649    mb_block_i/clk_wiz_1/inst/clk_in1_microblaze_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.714 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.225    mb_block_i/clk_wiz_1/inst/clk_out1_microblaze_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.199 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2937, routed)        0.549    -0.650    mb_block_i/GameIP_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.061    -1.711 r  mb_block_i/GameIP_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.225    mb_block_i/GameIP_0/inst/clk_wiz/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026    -1.199 r  mb_block_i/GameIP_0/inst/clk_wiz/inst/clkout3_buf/O
                         net (fo=38, routed)          0.587    -0.612    mb_block_i/GameIP_0/inst/Timer/CLK
    SLICE_X1Y67          FDRE                                         r  mb_block_i/GameIP_0/inst/Timer/seconds_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y67          FDRE (Prop_fdre_C_Q)         0.141    -0.471 r  mb_block_i/GameIP_0/inst/Timer/seconds_reg[11]/Q
                         net (fo=22, routed)          0.211    -0.260    mb_block_i/GameIP_0/inst/Timer/seconds_reg[15]_1[11]
    SLICE_X1Y67          LUT2 (Prop_lut2_I1_O)        0.045    -0.215 r  mb_block_i/GameIP_0/inst/Timer/seconds[11]_i_2/O
                         net (fo=1, routed)           0.000    -0.215    mb_block_i/GameIP_0/inst/Timer/seconds[11]_i_2_n_0
    SLICE_X1Y67          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063    -0.152 r  mb_block_i/GameIP_0/inst/Timer/seconds_reg[11]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.152    mb_block_i/GameIP_0/inst/Timer/seconds_reg[11]_i_1_n_4
    SLICE_X1Y67          FDRE                                         r  mb_block_i/GameIP_0/inst/Timer/seconds_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    mb_block_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  mb_block_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.876    mb_block_i/clk_wiz_1/inst/clk_in1_microblaze_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.269 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.735    mb_block_i/clk_wiz_1/inst/clk_out1_microblaze_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2937, routed)        0.817    -0.890    mb_block_i/GameIP_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.375    -2.265 r  mb_block_i/GameIP_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.735    mb_block_i/GameIP_0/inst/clk_wiz/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  mb_block_i/GameIP_0/inst/clk_wiz/inst/clkout3_buf/O
                         net (fo=38, routed)          0.855    -0.851    mb_block_i/GameIP_0/inst/Timer/CLK
    SLICE_X1Y67          FDRE                                         r  mb_block_i/GameIP_0/inst/Timer/seconds_reg[11]/C
                         clock pessimism              0.239    -0.612    
    SLICE_X1Y67          FDRE (Hold_fdre_C_D)         0.105    -0.507    mb_block_i/GameIP_0/inst/Timer/seconds_reg[11]
  -------------------------------------------------------------------
                         required time                          0.507    
                         arrival time                          -0.152    
  -------------------------------------------------------------------
                         slack                                  0.355    

Slack (MET) :             0.359ns  (arrival time - required time)
  Source:                 mb_block_i/GameIP_0/inst/Timer/seconds_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            mb_block_i/GameIP_0/inst/Timer/seconds_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0_1 rise@0.000ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.464ns  (logic 0.280ns (60.344%)  route 0.184ns (39.656%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.849ns
    Source Clock Delay      (SCD):    -0.610ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    mb_block_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  mb_block_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.649    mb_block_i/clk_wiz_1/inst/clk_in1_microblaze_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.714 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.225    mb_block_i/clk_wiz_1/inst/clk_out1_microblaze_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.199 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2937, routed)        0.549    -0.650    mb_block_i/GameIP_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.061    -1.711 r  mb_block_i/GameIP_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.225    mb_block_i/GameIP_0/inst/clk_wiz/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026    -1.199 r  mb_block_i/GameIP_0/inst/clk_wiz/inst/clkout3_buf/O
                         net (fo=38, routed)          0.589    -0.610    mb_block_i/GameIP_0/inst/Timer/CLK
    SLICE_X1Y65          FDRE                                         r  mb_block_i/GameIP_0/inst/Timer/seconds_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y65          FDRE (Prop_fdre_C_Q)         0.141    -0.469 r  mb_block_i/GameIP_0/inst/Timer/seconds_reg[0]/Q
                         net (fo=4, routed)           0.184    -0.285    mb_block_i/GameIP_0/inst/Timer/seconds_reg[15]_1[0]
    SLICE_X1Y65          LUT2 (Prop_lut2_I1_O)        0.042    -0.243 r  mb_block_i/GameIP_0/inst/Timer/seconds[3]_i_2/O
                         net (fo=1, routed)           0.000    -0.243    mb_block_i/GameIP_0/inst/Timer/seconds[3]_i_2_n_0
    SLICE_X1Y65          CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.097    -0.146 r  mb_block_i/GameIP_0/inst/Timer/seconds_reg[3]_i_1/O[1]
                         net (fo=1, routed)           0.000    -0.146    mb_block_i/GameIP_0/inst/Timer/seconds_reg[3]_i_1_n_6
    SLICE_X1Y65          FDRE                                         r  mb_block_i/GameIP_0/inst/Timer/seconds_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    mb_block_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  mb_block_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.876    mb_block_i/clk_wiz_1/inst/clk_in1_microblaze_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.269 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.735    mb_block_i/clk_wiz_1/inst/clk_out1_microblaze_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2937, routed)        0.817    -0.890    mb_block_i/GameIP_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.375    -2.265 r  mb_block_i/GameIP_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.735    mb_block_i/GameIP_0/inst/clk_wiz/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  mb_block_i/GameIP_0/inst/clk_wiz/inst/clkout3_buf/O
                         net (fo=38, routed)          0.857    -0.849    mb_block_i/GameIP_0/inst/Timer/CLK
    SLICE_X1Y65          FDRE                                         r  mb_block_i/GameIP_0/inst/Timer/seconds_reg[1]/C
                         clock pessimism              0.239    -0.610    
    SLICE_X1Y65          FDRE (Hold_fdre_C_D)         0.105    -0.505    mb_block_i/GameIP_0/inst/Timer/seconds_reg[1]
  -------------------------------------------------------------------
                         required time                          0.505    
                         arrival time                          -0.146    
  -------------------------------------------------------------------
                         slack                                  0.359    

Slack (MET) :             0.367ns  (arrival time - required time)
  Source:                 mb_block_i/GameIP_0/inst/Timer/seconds_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            mb_block_i/GameIP_0/inst/Timer/seconds_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0_1 rise@0.000ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.472ns  (logic 0.249ns (52.713%)  route 0.223ns (47.287%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.850ns
    Source Clock Delay      (SCD):    -0.611ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    mb_block_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  mb_block_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.649    mb_block_i/clk_wiz_1/inst/clk_in1_microblaze_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.714 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.225    mb_block_i/clk_wiz_1/inst/clk_out1_microblaze_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.199 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2937, routed)        0.549    -0.650    mb_block_i/GameIP_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.061    -1.711 r  mb_block_i/GameIP_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.225    mb_block_i/GameIP_0/inst/clk_wiz/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026    -1.199 r  mb_block_i/GameIP_0/inst/clk_wiz/inst/clkout3_buf/O
                         net (fo=38, routed)          0.588    -0.611    mb_block_i/GameIP_0/inst/Timer/CLK
    SLICE_X1Y66          FDRE                                         r  mb_block_i/GameIP_0/inst/Timer/seconds_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y66          FDRE (Prop_fdre_C_Q)         0.141    -0.470 r  mb_block_i/GameIP_0/inst/Timer/seconds_reg[7]/Q
                         net (fo=19, routed)          0.223    -0.247    mb_block_i/GameIP_0/inst/Timer/seconds_reg[15]_1[7]
    SLICE_X1Y66          LUT2 (Prop_lut2_I1_O)        0.045    -0.202 r  mb_block_i/GameIP_0/inst/Timer/seconds[7]_i_2/O
                         net (fo=1, routed)           0.000    -0.202    mb_block_i/GameIP_0/inst/Timer/seconds[7]_i_2_n_0
    SLICE_X1Y66          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063    -0.139 r  mb_block_i/GameIP_0/inst/Timer/seconds_reg[7]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.139    mb_block_i/GameIP_0/inst/Timer/seconds_reg[7]_i_1_n_4
    SLICE_X1Y66          FDRE                                         r  mb_block_i/GameIP_0/inst/Timer/seconds_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    mb_block_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  mb_block_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.876    mb_block_i/clk_wiz_1/inst/clk_in1_microblaze_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.269 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.735    mb_block_i/clk_wiz_1/inst/clk_out1_microblaze_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2937, routed)        0.817    -0.890    mb_block_i/GameIP_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.375    -2.265 r  mb_block_i/GameIP_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.735    mb_block_i/GameIP_0/inst/clk_wiz/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  mb_block_i/GameIP_0/inst/clk_wiz/inst/clkout3_buf/O
                         net (fo=38, routed)          0.856    -0.850    mb_block_i/GameIP_0/inst/Timer/CLK
    SLICE_X1Y66          FDRE                                         r  mb_block_i/GameIP_0/inst/Timer/seconds_reg[7]/C
                         clock pessimism              0.239    -0.611    
    SLICE_X1Y66          FDRE (Hold_fdre_C_D)         0.105    -0.506    mb_block_i/GameIP_0/inst/Timer/seconds_reg[7]
  -------------------------------------------------------------------
                         required time                          0.506    
                         arrival time                          -0.139    
  -------------------------------------------------------------------
                         slack                                  0.367    

Slack (MET) :             0.370ns  (arrival time - required time)
  Source:                 mb_block_i/GameIP_0/inst/Timer/seconds_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            mb_block_i/GameIP_0/inst/Timer/seconds_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0_1 rise@0.000ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.475ns  (logic 0.249ns (52.472%)  route 0.226ns (47.528%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.852ns
    Source Clock Delay      (SCD):    -0.613ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    mb_block_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  mb_block_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.649    mb_block_i/clk_wiz_1/inst/clk_in1_microblaze_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.714 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.225    mb_block_i/clk_wiz_1/inst/clk_out1_microblaze_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.199 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2937, routed)        0.549    -0.650    mb_block_i/GameIP_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.061    -1.711 r  mb_block_i/GameIP_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.225    mb_block_i/GameIP_0/inst/clk_wiz/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026    -1.199 r  mb_block_i/GameIP_0/inst/clk_wiz/inst/clkout3_buf/O
                         net (fo=38, routed)          0.586    -0.613    mb_block_i/GameIP_0/inst/Timer/CLK
    SLICE_X1Y68          FDRE                                         r  mb_block_i/GameIP_0/inst/Timer/seconds_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y68          FDRE (Prop_fdre_C_Q)         0.141    -0.472 r  mb_block_i/GameIP_0/inst/Timer/seconds_reg[15]/Q
                         net (fo=25, routed)          0.226    -0.247    mb_block_i/GameIP_0/inst/Timer/seconds_reg[15]_1[15]
    SLICE_X1Y68          LUT2 (Prop_lut2_I1_O)        0.045    -0.202 r  mb_block_i/GameIP_0/inst/Timer/seconds[15]_i_2/O
                         net (fo=1, routed)           0.000    -0.202    mb_block_i/GameIP_0/inst/Timer/seconds[15]_i_2_n_0
    SLICE_X1Y68          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063    -0.139 r  mb_block_i/GameIP_0/inst/Timer/seconds_reg[15]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.139    mb_block_i/GameIP_0/inst/Timer/seconds_reg[15]_i_1_n_4
    SLICE_X1Y68          FDRE                                         r  mb_block_i/GameIP_0/inst/Timer/seconds_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    mb_block_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  mb_block_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.876    mb_block_i/clk_wiz_1/inst/clk_in1_microblaze_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.269 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.735    mb_block_i/clk_wiz_1/inst/clk_out1_microblaze_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2937, routed)        0.817    -0.890    mb_block_i/GameIP_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.375    -2.265 r  mb_block_i/GameIP_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.735    mb_block_i/GameIP_0/inst/clk_wiz/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  mb_block_i/GameIP_0/inst/clk_wiz/inst/clkout3_buf/O
                         net (fo=38, routed)          0.854    -0.852    mb_block_i/GameIP_0/inst/Timer/CLK
    SLICE_X1Y68          FDRE                                         r  mb_block_i/GameIP_0/inst/Timer/seconds_reg[15]/C
                         clock pessimism              0.239    -0.613    
    SLICE_X1Y68          FDRE (Hold_fdre_C_D)         0.105    -0.508    mb_block_i/GameIP_0/inst/Timer/seconds_reg[15]
  -------------------------------------------------------------------
                         required time                          0.508    
                         arrival time                          -0.139    
  -------------------------------------------------------------------
                         slack                                  0.370    

Slack (MET) :             0.375ns  (arrival time - required time)
  Source:                 mb_block_i/GameIP_0/inst/Timer/seconds_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            mb_block_i/GameIP_0/inst/Timer/seconds_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0_1 rise@0.000ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.480ns  (logic 0.256ns (53.385%)  route 0.224ns (46.615%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.852ns
    Source Clock Delay      (SCD):    -0.613ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    mb_block_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  mb_block_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.649    mb_block_i/clk_wiz_1/inst/clk_in1_microblaze_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.714 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.225    mb_block_i/clk_wiz_1/inst/clk_out1_microblaze_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.199 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2937, routed)        0.549    -0.650    mb_block_i/GameIP_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.061    -1.711 r  mb_block_i/GameIP_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.225    mb_block_i/GameIP_0/inst/clk_wiz/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026    -1.199 r  mb_block_i/GameIP_0/inst/clk_wiz/inst/clkout3_buf/O
                         net (fo=38, routed)          0.586    -0.613    mb_block_i/GameIP_0/inst/Timer/CLK
    SLICE_X1Y68          FDRE                                         r  mb_block_i/GameIP_0/inst/Timer/seconds_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y68          FDRE (Prop_fdre_C_Q)         0.141    -0.472 r  mb_block_i/GameIP_0/inst/Timer/seconds_reg[12]/Q
                         net (fo=20, routed)          0.224    -0.249    mb_block_i/GameIP_0/inst/Timer/seconds_reg[15]_1[12]
    SLICE_X1Y68          LUT2 (Prop_lut2_I1_O)        0.045    -0.204 r  mb_block_i/GameIP_0/inst/Timer/seconds[15]_i_5/O
                         net (fo=1, routed)           0.000    -0.204    mb_block_i/GameIP_0/inst/Timer/seconds[15]_i_5_n_0
    SLICE_X1Y68          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070    -0.134 r  mb_block_i/GameIP_0/inst/Timer/seconds_reg[15]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.134    mb_block_i/GameIP_0/inst/Timer/seconds_reg[15]_i_1_n_7
    SLICE_X1Y68          FDRE                                         r  mb_block_i/GameIP_0/inst/Timer/seconds_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    mb_block_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  mb_block_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.876    mb_block_i/clk_wiz_1/inst/clk_in1_microblaze_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.269 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.735    mb_block_i/clk_wiz_1/inst/clk_out1_microblaze_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2937, routed)        0.817    -0.890    mb_block_i/GameIP_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.375    -2.265 r  mb_block_i/GameIP_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.735    mb_block_i/GameIP_0/inst/clk_wiz/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  mb_block_i/GameIP_0/inst/clk_wiz/inst/clkout3_buf/O
                         net (fo=38, routed)          0.854    -0.852    mb_block_i/GameIP_0/inst/Timer/CLK
    SLICE_X1Y68          FDRE                                         r  mb_block_i/GameIP_0/inst/Timer/seconds_reg[12]/C
                         clock pessimism              0.239    -0.613    
    SLICE_X1Y68          FDRE (Hold_fdre_C_D)         0.105    -0.508    mb_block_i/GameIP_0/inst/Timer/seconds_reg[12]
  -------------------------------------------------------------------
                         required time                          0.508    
                         arrival time                          -0.134    
  -------------------------------------------------------------------
                         slack                                  0.375    

Slack (MET) :             0.384ns  (arrival time - required time)
  Source:                 mb_block_i/GameIP_0/inst/Timer/seconds_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            mb_block_i/GameIP_0/inst/Timer/seconds_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0_1 rise@0.000ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.489ns  (logic 0.292ns (59.710%)  route 0.197ns (40.291%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.851ns
    Source Clock Delay      (SCD):    -0.612ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    mb_block_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  mb_block_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.649    mb_block_i/clk_wiz_1/inst/clk_in1_microblaze_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.714 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.225    mb_block_i/clk_wiz_1/inst/clk_out1_microblaze_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.199 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2937, routed)        0.549    -0.650    mb_block_i/GameIP_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.061    -1.711 r  mb_block_i/GameIP_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.225    mb_block_i/GameIP_0/inst/clk_wiz/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026    -1.199 r  mb_block_i/GameIP_0/inst/clk_wiz/inst/clkout3_buf/O
                         net (fo=38, routed)          0.587    -0.612    mb_block_i/GameIP_0/inst/Timer/CLK
    SLICE_X1Y67          FDRE                                         r  mb_block_i/GameIP_0/inst/Timer/seconds_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y67          FDRE (Prop_fdre_C_Q)         0.141    -0.471 r  mb_block_i/GameIP_0/inst/Timer/seconds_reg[8]/Q
                         net (fo=18, routed)          0.197    -0.274    mb_block_i/GameIP_0/inst/Timer/seconds_reg[15]_1[8]
    SLICE_X1Y67          LUT2 (Prop_lut2_I1_O)        0.045    -0.229 r  mb_block_i/GameIP_0/inst/Timer/seconds[11]_i_5/O
                         net (fo=1, routed)           0.000    -0.229    mb_block_i/GameIP_0/inst/Timer/seconds[11]_i_5_n_0
    SLICE_X1Y67          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.106    -0.123 r  mb_block_i/GameIP_0/inst/Timer/seconds_reg[11]_i_1/O[1]
                         net (fo=1, routed)           0.000    -0.123    mb_block_i/GameIP_0/inst/Timer/seconds_reg[11]_i_1_n_6
    SLICE_X1Y67          FDRE                                         r  mb_block_i/GameIP_0/inst/Timer/seconds_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    mb_block_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  mb_block_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.876    mb_block_i/clk_wiz_1/inst/clk_in1_microblaze_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.269 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.735    mb_block_i/clk_wiz_1/inst/clk_out1_microblaze_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2937, routed)        0.817    -0.890    mb_block_i/GameIP_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.375    -2.265 r  mb_block_i/GameIP_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.735    mb_block_i/GameIP_0/inst/clk_wiz/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  mb_block_i/GameIP_0/inst/clk_wiz/inst/clkout3_buf/O
                         net (fo=38, routed)          0.855    -0.851    mb_block_i/GameIP_0/inst/Timer/CLK
    SLICE_X1Y67          FDRE                                         r  mb_block_i/GameIP_0/inst/Timer/seconds_reg[9]/C
                         clock pessimism              0.239    -0.612    
    SLICE_X1Y67          FDRE (Hold_fdre_C_D)         0.105    -0.507    mb_block_i/GameIP_0/inst/Timer/seconds_reg[9]
  -------------------------------------------------------------------
                         required time                          0.507    
                         arrival time                          -0.123    
  -------------------------------------------------------------------
                         slack                                  0.384    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out3_clk_wiz_0_1
Waveform(ns):       { 0.000 50.000 }
Period(ns):         100.000
Sources:            { mb_block_i/GameIP_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT2 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         100.000     97.845     BUFGCTRL_X0Y6    mb_block_i/GameIP_0/inst/clk_wiz/inst/clkout3_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT2  n/a            1.249         100.000     98.751     MMCME2_ADV_X1Y0  mb_block_i/GameIP_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT2
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X4Y65      mb_block_i/GameIP_0/inst/Timer/internal_clk_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X2Y67      mb_block_i/GameIP_0/inst/Timer/internal_clk_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X2Y67      mb_block_i/GameIP_0/inst/Timer/internal_clk_reg[11]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X2Y67      mb_block_i/GameIP_0/inst/Timer/internal_clk_reg[12]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X3Y66      mb_block_i/GameIP_0/inst/Timer/internal_clk_reg[13]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X2Y67      mb_block_i/GameIP_0/inst/Timer/internal_clk_reg[14]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X3Y67      mb_block_i/GameIP_0/inst/Timer/internal_clk_reg[15]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X2Y68      mb_block_i/GameIP_0/inst/Timer/internal_clk_reg[16]/C
Max Period        n/a     MMCME2_ADV/CLKOUT2  n/a            213.360       100.000     113.360    MMCME2_ADV_X1Y0  mb_block_i/GameIP_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT2
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X4Y65      mb_block_i/GameIP_0/inst/Timer/internal_clk_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X4Y65      mb_block_i/GameIP_0/inst/Timer/internal_clk_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X2Y67      mb_block_i/GameIP_0/inst/Timer/internal_clk_reg[10]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X2Y67      mb_block_i/GameIP_0/inst/Timer/internal_clk_reg[10]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X2Y67      mb_block_i/GameIP_0/inst/Timer/internal_clk_reg[11]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X2Y67      mb_block_i/GameIP_0/inst/Timer/internal_clk_reg[11]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X2Y67      mb_block_i/GameIP_0/inst/Timer/internal_clk_reg[12]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X2Y67      mb_block_i/GameIP_0/inst/Timer/internal_clk_reg[12]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X3Y66      mb_block_i/GameIP_0/inst/Timer/internal_clk_reg[13]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X3Y66      mb_block_i/GameIP_0/inst/Timer/internal_clk_reg[13]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X4Y65      mb_block_i/GameIP_0/inst/Timer/internal_clk_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X4Y65      mb_block_i/GameIP_0/inst/Timer/internal_clk_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X2Y67      mb_block_i/GameIP_0/inst/Timer/internal_clk_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X2Y67      mb_block_i/GameIP_0/inst/Timer/internal_clk_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X2Y67      mb_block_i/GameIP_0/inst/Timer/internal_clk_reg[11]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X2Y67      mb_block_i/GameIP_0/inst/Timer/internal_clk_reg[11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X2Y67      mb_block_i/GameIP_0/inst/Timer/internal_clk_reg[12]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X2Y67      mb_block_i/GameIP_0/inst/Timer/internal_clk_reg[12]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X3Y66      mb_block_i/GameIP_0/inst/Timer/internal_clk_reg[13]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X3Y66      mb_block_i/GameIP_0/inst/Timer/internal_clk_reg[13]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0_1
  To Clock:  clkfbout_clk_wiz_0_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0_1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { mb_block_i/GameIP_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y7    mb_block_i/GameIP_0/inst/clk_wiz/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  mb_block_i/GameIP_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  mb_block_i/GameIP_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  mb_block_i/GameIP_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0  mb_block_i/GameIP_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_microblaze_clk_wiz_1_1_1
  To Clock:  clkfbout_microblaze_clk_wiz_1_1_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_microblaze_clk_wiz_1_1_1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y8    mb_block_i/clk_wiz_1/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y0  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X0Y0  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  To Clock:  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK

Setup :            0  Failing Endpoints,  Worst Slack       13.615ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.165ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       15.686ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             13.615ns  (required time - arrival time)
  Source:                 mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/CE
                            (falling edge-triggered cell FDRE clocked by mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns - mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        2.827ns  (logic 0.704ns (24.900%)  route 2.123ns (75.100%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.909ns = ( 19.575 - 16.667 ) 
    Source Clock Delay      (SCD):    3.262ns
    Clock Pessimism Removal (CPR):    0.328ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.593     1.593    mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     1.689 r  mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.572     3.262    mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X51Y47         FDRE                                         r  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y47         FDRE (Prop_fdre_C_Q)         0.456     3.718 f  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[0]/Q
                         net (fo=5, routed)           1.170     4.887    mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/p_0_in_1
    SLICE_X51Y49         LUT6 (Prop_lut6_I3_O)        0.124     5.011 r  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native_i_2/O
                         net (fo=1, routed)           0.433     5.445    mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native_i_2_n_0
    SLICE_X51Y49         LUT5 (Prop_lut5_I0_O)        0.124     5.569 r  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native_i_1/O
                         net (fo=1, routed)           0.520     6.089    mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/CE
    SLICE_X50Y48         FDRE                                         r  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/CE
  -------------------------------------------------------------------    -------------------

                         (clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.364    18.031    mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    18.122 f  mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.453    19.575    mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native_0
    SLICE_X50Y48         FDRE                                         r  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
                         clock pessimism              0.328    19.903    
                         clock uncertainty           -0.035    19.868    
    SLICE_X50Y48         FDRE (Setup_fdre_C_CE)      -0.164    19.704    mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native
  -------------------------------------------------------------------
                         required time                         19.704    
                         arrival time                          -6.089    
  -------------------------------------------------------------------
                         slack                                 13.615    

Slack (MET) :             14.347ns  (required time - arrival time)
  Source:                 mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_count_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        2.287ns  (logic 0.772ns (33.752%)  route 1.515ns (66.248%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.908ns = ( 36.241 - 33.333 ) 
    Source Clock Delay      (SCD):    3.262ns = ( 19.928 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.328ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.593    18.260    mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    18.356 f  mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.572    19.928    mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native_0
    SLICE_X50Y48         FDRE                                         r  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y48         FDRE (Prop_fdre_C_Q)         0.524    20.452 r  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=4, routed)           0.314    20.766    mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/sync
    SLICE_X52Y48         LUT6 (Prop_lut6_I0_O)        0.124    20.890 r  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_0_INST_0/O
                         net (fo=8, routed)           1.201    22.091    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Shift
    SLICE_X51Y43         LUT3 (Prop_lut3_I1_O)        0.124    22.215 r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_count[6]_i_1/O
                         net (fo=1, routed)           0.000    22.215    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/p_0_in[6]
    SLICE_X51Y43         FDRE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_count_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.364    34.697    mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    34.788 r  mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.452    36.241    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X51Y43         FDRE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_count_reg[6]/C
                         clock pessimism              0.328    36.569    
                         clock uncertainty           -0.035    36.533    
    SLICE_X51Y43         FDRE (Setup_fdre_C_D)        0.029    36.562    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_count_reg[6]
  -------------------------------------------------------------------
                         required time                         36.562    
                         arrival time                         -22.215    
  -------------------------------------------------------------------
                         slack                                 14.347    

Slack (MET) :             14.365ns  (required time - arrival time)
  Source:                 mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_count_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        2.315ns  (logic 0.800ns (34.553%)  route 1.515ns (65.447%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.908ns = ( 36.241 - 33.333 ) 
    Source Clock Delay      (SCD):    3.262ns = ( 19.928 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.328ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.593    18.260    mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    18.356 f  mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.572    19.928    mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native_0
    SLICE_X50Y48         FDRE                                         r  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y48         FDRE (Prop_fdre_C_Q)         0.524    20.452 r  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=4, routed)           0.314    20.766    mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/sync
    SLICE_X52Y48         LUT6 (Prop_lut6_I0_O)        0.124    20.890 r  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_0_INST_0/O
                         net (fo=8, routed)           1.201    22.091    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Shift
    SLICE_X51Y43         LUT4 (Prop_lut4_I2_O)        0.152    22.243 r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_count[7]_i_1/O
                         net (fo=1, routed)           0.000    22.243    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/p_0_in[7]
    SLICE_X51Y43         FDRE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_count_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.364    34.697    mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    34.788 r  mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.452    36.241    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X51Y43         FDRE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_count_reg[7]/C
                         clock pessimism              0.328    36.569    
                         clock uncertainty           -0.035    36.533    
    SLICE_X51Y43         FDRE (Setup_fdre_C_D)        0.075    36.608    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_count_reg[7]
  -------------------------------------------------------------------
                         required time                         36.608    
                         arrival time                         -22.243    
  -------------------------------------------------------------------
                         slack                                 14.365    

Slack (MET) :             14.380ns  (required time - arrival time)
  Source:                 mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_count_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        2.302ns  (logic 0.772ns (33.532%)  route 1.530ns (66.468%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.908ns = ( 36.241 - 33.333 ) 
    Source Clock Delay      (SCD):    3.262ns = ( 19.928 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.328ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.593    18.260    mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    18.356 f  mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.572    19.928    mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native_0
    SLICE_X50Y48         FDRE                                         r  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y48         FDRE (Prop_fdre_C_Q)         0.524    20.452 r  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=4, routed)           0.314    20.766    mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/sync
    SLICE_X52Y48         LUT6 (Prop_lut6_I0_O)        0.124    20.890 r  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_0_INST_0/O
                         net (fo=8, routed)           1.216    22.106    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Shift
    SLICE_X50Y43         LUT2 (Prop_lut2_I0_O)        0.124    22.230 r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_count[0]_i_1/O
                         net (fo=1, routed)           0.000    22.230    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/p_0_in[0]
    SLICE_X50Y43         FDRE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.364    34.697    mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    34.788 r  mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.452    36.241    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X50Y43         FDRE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_count_reg[0]/C
                         clock pessimism              0.328    36.569    
                         clock uncertainty           -0.035    36.533    
    SLICE_X50Y43         FDRE (Setup_fdre_C_D)        0.077    36.610    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_count_reg[0]
  -------------------------------------------------------------------
                         required time                         36.610    
                         arrival time                         -22.230    
  -------------------------------------------------------------------
                         slack                                 14.380    

Slack (MET) :             14.394ns  (required time - arrival time)
  Source:                 mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_count_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        2.292ns  (logic 0.772ns (33.678%)  route 1.520ns (66.322%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.908ns = ( 36.241 - 33.333 ) 
    Source Clock Delay      (SCD):    3.262ns = ( 19.928 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.328ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.593    18.260    mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    18.356 f  mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.572    19.928    mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native_0
    SLICE_X50Y48         FDRE                                         r  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y48         FDRE (Prop_fdre_C_Q)         0.524    20.452 r  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=4, routed)           0.314    20.766    mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/sync
    SLICE_X52Y48         LUT6 (Prop_lut6_I0_O)        0.124    20.890 r  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_0_INST_0/O
                         net (fo=8, routed)           1.206    22.096    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Shift
    SLICE_X50Y43         LUT6 (Prop_lut6_I4_O)        0.124    22.220 r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_count[4]_i_1/O
                         net (fo=1, routed)           0.000    22.220    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/p_0_in[4]
    SLICE_X50Y43         FDRE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.364    34.697    mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    34.788 r  mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.452    36.241    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X50Y43         FDRE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_count_reg[4]/C
                         clock pessimism              0.328    36.569    
                         clock uncertainty           -0.035    36.533    
    SLICE_X50Y43         FDRE (Setup_fdre_C_D)        0.081    36.614    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_count_reg[4]
  -------------------------------------------------------------------
                         required time                         36.614    
                         arrival time                         -22.220    
  -------------------------------------------------------------------
                         slack                                 14.394    

Slack (MET) :             14.429ns  (required time - arrival time)
  Source:                 mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_instr_overrun_reg/D
                            (rising edge-triggered cell FDRE clocked by mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        2.208ns  (logic 0.772ns (34.965%)  route 1.436ns (65.035%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.909ns = ( 36.242 - 33.333 ) 
    Source Clock Delay      (SCD):    3.262ns = ( 19.928 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.328ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.593    18.260    mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    18.356 f  mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.572    19.928    mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native_0
    SLICE_X50Y48         FDRE                                         r  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y48         FDRE (Prop_fdre_C_Q)         0.524    20.452 r  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=4, routed)           0.809    21.261    mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/sync
    SLICE_X53Y48         LUT6 (Prop_lut6_I4_O)        0.124    21.385 r  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.mb_instr_overrun_i_3/O
                         net (fo=2, routed)           0.627    22.012    mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.mb_instr_overrun1__0
    SLICE_X53Y49         LUT6 (Prop_lut6_I1_O)        0.124    22.136 r  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.mb_instr_overrun_i_1/O
                         net (fo=1, routed)           0.000    22.136    mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I_n_30
    SLICE_X53Y49         FDRE                                         r  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_instr_overrun_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.364    34.697    mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    34.788 r  mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.453    36.242    mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X53Y49         FDRE                                         r  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_instr_overrun_reg/C
                         clock pessimism              0.328    36.570    
                         clock uncertainty           -0.035    36.534    
    SLICE_X53Y49         FDRE (Setup_fdre_C_D)        0.031    36.565    mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_instr_overrun_reg
  -------------------------------------------------------------------
                         required time                         36.565    
                         arrival time                         -22.136    
  -------------------------------------------------------------------
                         slack                                 14.429    

Slack (MET) :             14.431ns  (required time - arrival time)
  Source:                 mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_instr_error_reg/D
                            (rising edge-triggered cell FDRE clocked by mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        2.204ns  (logic 0.772ns (35.029%)  route 1.432ns (64.971%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.909ns = ( 36.242 - 33.333 ) 
    Source Clock Delay      (SCD):    3.262ns = ( 19.928 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.328ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.593    18.260    mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    18.356 f  mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.572    19.928    mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native_0
    SLICE_X50Y48         FDRE                                         r  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y48         FDRE (Prop_fdre_C_Q)         0.524    20.452 r  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=4, routed)           0.809    21.261    mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/sync
    SLICE_X53Y48         LUT6 (Prop_lut6_I4_O)        0.124    21.385 r  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.mb_instr_overrun_i_3/O
                         net (fo=2, routed)           0.623    22.008    mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.mb_instr_overrun1__0
    SLICE_X53Y49         LUT6 (Prop_lut6_I1_O)        0.124    22.132 r  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.mb_instr_error_i_1/O
                         net (fo=1, routed)           0.000    22.132    mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I_n_31
    SLICE_X53Y49         FDRE                                         r  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_instr_error_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.364    34.697    mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    34.788 r  mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.453    36.242    mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X53Y49         FDRE                                         r  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_instr_error_reg/C
                         clock pessimism              0.328    36.570    
                         clock uncertainty           -0.035    36.534    
    SLICE_X53Y49         FDRE (Setup_fdre_C_D)        0.029    36.563    mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_instr_error_reg
  -------------------------------------------------------------------
                         required time                         36.563    
                         arrival time                         -22.132    
  -------------------------------------------------------------------
                         slack                                 14.431    

Slack (MET) :             14.538ns  (required time - arrival time)
  Source:                 mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_count_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        2.144ns  (logic 0.772ns (36.005%)  route 1.372ns (63.995%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.908ns = ( 36.241 - 33.333 ) 
    Source Clock Delay      (SCD):    3.262ns = ( 19.928 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.328ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.593    18.260    mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    18.356 f  mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.572    19.928    mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native_0
    SLICE_X50Y48         FDRE                                         r  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y48         FDRE (Prop_fdre_C_Q)         0.524    20.452 r  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=4, routed)           0.314    20.766    mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/sync
    SLICE_X52Y48         LUT6 (Prop_lut6_I0_O)        0.124    20.890 r  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_0_INST_0/O
                         net (fo=8, routed)           1.058    21.948    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Shift
    SLICE_X50Y44         LUT3 (Prop_lut3_I2_O)        0.124    22.072 r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_count[1]_i_1/O
                         net (fo=1, routed)           0.000    22.072    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/p_0_in[1]
    SLICE_X50Y44         FDRE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.364    34.697    mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    34.788 r  mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.452    36.241    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X50Y44         FDRE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_count_reg[1]/C
                         clock pessimism              0.328    36.569    
                         clock uncertainty           -0.035    36.533    
    SLICE_X50Y44         FDRE (Setup_fdre_C_D)        0.077    36.610    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_count_reg[1]
  -------------------------------------------------------------------
                         required time                         36.610    
                         arrival time                         -22.072    
  -------------------------------------------------------------------
                         slack                                 14.538    

Slack (MET) :             14.552ns  (required time - arrival time)
  Source:                 mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_count_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        2.134ns  (logic 0.772ns (36.173%)  route 1.362ns (63.827%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.908ns = ( 36.241 - 33.333 ) 
    Source Clock Delay      (SCD):    3.262ns = ( 19.928 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.328ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.593    18.260    mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    18.356 f  mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.572    19.928    mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native_0
    SLICE_X50Y48         FDRE                                         r  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y48         FDRE (Prop_fdre_C_Q)         0.524    20.452 r  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=4, routed)           0.314    20.766    mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/sync
    SLICE_X52Y48         LUT6 (Prop_lut6_I0_O)        0.124    20.890 r  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_0_INST_0/O
                         net (fo=8, routed)           1.048    21.938    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Shift
    SLICE_X50Y44         LUT4 (Prop_lut4_I2_O)        0.124    22.062 r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_count[2]_i_1/O
                         net (fo=1, routed)           0.000    22.062    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/p_0_in[2]
    SLICE_X50Y44         FDRE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.364    34.697    mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    34.788 r  mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.452    36.241    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X50Y44         FDRE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_count_reg[2]/C
                         clock pessimism              0.328    36.569    
                         clock uncertainty           -0.035    36.533    
    SLICE_X50Y44         FDRE (Setup_fdre_C_D)        0.081    36.614    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_count_reg[2]
  -------------------------------------------------------------------
                         required time                         36.614    
                         arrival time                         -22.062    
  -------------------------------------------------------------------
                         slack                                 14.552    

Slack (MET) :             14.561ns  (required time - arrival time)
  Source:                 mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_count_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        2.162ns  (logic 0.800ns (37.000%)  route 1.362ns (63.000%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.908ns = ( 36.241 - 33.333 ) 
    Source Clock Delay      (SCD):    3.262ns = ( 19.928 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.328ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.593    18.260    mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    18.356 f  mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.572    19.928    mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native_0
    SLICE_X50Y48         FDRE                                         r  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y48         FDRE (Prop_fdre_C_Q)         0.524    20.452 r  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=4, routed)           0.314    20.766    mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/sync
    SLICE_X52Y48         LUT6 (Prop_lut6_I0_O)        0.124    20.890 r  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_0_INST_0/O
                         net (fo=8, routed)           1.048    21.938    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Shift
    SLICE_X50Y44         LUT5 (Prop_lut5_I3_O)        0.152    22.090 r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_count[3]_i_1/O
                         net (fo=1, routed)           0.000    22.090    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/p_0_in[3]
    SLICE_X50Y44         FDRE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.364    34.697    mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    34.788 r  mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.452    36.241    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X50Y44         FDRE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_count_reg[3]/C
                         clock pessimism              0.328    36.569    
                         clock uncertainty           -0.035    36.533    
    SLICE_X50Y44         FDRE (Setup_fdre_C_D)        0.118    36.651    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_count_reg[3]
  -------------------------------------------------------------------
                         required time                         36.651    
                         arrival time                         -22.090    
  -------------------------------------------------------------------
                         slack                                 14.561    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.165ns  (arrival time - required time)
  Source:                 mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.sync_dbg_hit/sync_bits[0].sync_bit/Single_Synchronize.use_async_reset.sync_reg__0/C
                            (rising edge-triggered cell FDRE clocked by mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.status_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.560ns
    Source Clock Delay      (SCD):    1.186ns
    Clock Pessimism Removal (CPR):    0.358ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.594     0.594    mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.620 r  mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         0.566     1.186    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.sync_dbg_hit/sync_bits[0].sync_bit/Dbg_Clk
    SLICE_X51Y43         FDRE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.sync_dbg_hit/sync_bits[0].sync_bit/Single_Synchronize.use_async_reset.sync_reg__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y43         FDRE (Prop_fdre_C_Q)         0.141     1.327 r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.sync_dbg_hit/sync_bits[0].sync_bit/Single_Synchronize.use_async_reset.sync_reg__0/Q
                         net (fo=1, routed)           0.110     1.437    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Single_Synchronize.use_async_reset.sync_reg
    SLICE_X51Y44         FDRE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.status_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.694     0.694    mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.723 r  mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         0.837     1.560    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X51Y44         FDRE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.status_reg_reg[0]/C
                         clock pessimism             -0.358     1.202    
    SLICE_X51Y44         FDRE (Hold_fdre_C_D)         0.070     1.272    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.status_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.272    
                         arrival time                           1.437    
  -------------------------------------------------------------------
                         slack                                  0.165    

Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.300ns  (logic 0.186ns (61.929%)  route 0.114ns (38.071%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.560ns
    Source Clock Delay      (SCD):    1.186ns
    Clock Pessimism Removal (CPR):    0.361ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.594     0.594    mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.620 r  mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         0.566     1.186    mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X51Y46         FDRE                                         r  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y46         FDRE (Prop_fdre_C_Q)         0.141     1.327 r  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[4]/Q
                         net (fo=4, routed)           0.114     1.441    mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/completion_status[4]
    SLICE_X50Y46         LUT5 (Prop_lut5_I4_O)        0.045     1.486 r  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.completion_status[3]_i_1/O
                         net (fo=1, routed)           0.000     1.486    mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/p_1_in[3]
    SLICE_X50Y46         FDRE                                         r  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.694     0.694    mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.723 r  mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         0.837     1.560    mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X50Y46         FDRE                                         r  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[3]/C
                         clock pessimism             -0.361     1.199    
    SLICE_X50Y46         FDRE (Hold_fdre_C_D)         0.121     1.320    mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.320    
                         arrival time                           1.486    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_datain_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.555ns
    Source Clock Delay      (SCD):    1.183ns
    Clock Pessimism Removal (CPR):    0.358ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.594     0.594    mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.620 r  mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         0.563     1.183    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X51Y37         FDRE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_datain_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y37         FDRE (Prop_fdre_C_Q)         0.141     1.324 r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_datain_reg[1]/Q
                         net (fo=1, routed)           0.110     1.434    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_datain_reg_n_0_[1]
    SLICE_X51Y36         FDRE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.694     0.694    mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.723 r  mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         0.832     1.555    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X51Y36         FDRE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[0]/C
                         clock pessimism             -0.358     1.197    
    SLICE_X51Y36         FDRE (Hold_fdre_C_D)         0.070     1.267    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.267    
                         arrival time                           1.434    
  -------------------------------------------------------------------
                         slack                                  0.167    

Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.sync_stop_CPU/Single_Synchronize.use_async_reset.sync_reg/C
                            (rising edge-triggered cell FDRE clocked by mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.status_reg_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.559ns
    Source Clock Delay      (SCD):    1.186ns
    Clock Pessimism Removal (CPR):    0.360ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.594     0.594    mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.620 r  mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         0.566     1.186    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.sync_stop_CPU/Dbg_Clk
    SLICE_X49Y43         FDRE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.sync_stop_CPU/Single_Synchronize.use_async_reset.sync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y43         FDRE (Prop_fdre_C_Q)         0.141     1.327 r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.sync_stop_CPU/Single_Synchronize.use_async_reset.sync_reg/Q
                         net (fo=1, routed)           0.110     1.437    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.sync_stop_CPU_n_0
    SLICE_X48Y43         FDRE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.status_reg_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.694     0.694    mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.723 r  mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         0.836     1.559    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X48Y43         FDRE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.status_reg_reg[16]/C
                         clock pessimism             -0.360     1.199    
    SLICE_X48Y43         FDRE (Hold_fdre_C_D)         0.070     1.269    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.status_reg_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.269    
                         arrival time                           1.437    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.Data_Read_Status.count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.Data_Read_Status.count_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.282ns  (logic 0.209ns (74.032%)  route 0.073ns (25.968%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.559ns
    Source Clock Delay      (SCD):    1.185ns
    Clock Pessimism Removal (CPR):    0.361ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.594     0.594    mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.620 r  mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         0.565     1.185    mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X52Y51         FDRE                                         r  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.Data_Read_Status.count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y51         FDRE (Prop_fdre_C_Q)         0.164     1.349 r  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.Data_Read_Status.count_reg[1]/Q
                         net (fo=3, routed)           0.073     1.422    mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.Data_Read_Status.count_reg[1]
    SLICE_X53Y51         LUT4 (Prop_lut4_I0_O)        0.045     1.467 r  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.Data_Read_Status.count[0]_i_2/O
                         net (fo=1, routed)           0.000     1.467    mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/p_0_in[5]
    SLICE_X53Y51         FDRE                                         r  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.Data_Read_Status.count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.694     0.694    mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.723 r  mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         0.835     1.559    mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X53Y51         FDRE                                         r  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.Data_Read_Status.count_reg[0]/C
                         clock pessimism             -0.361     1.198    
    SLICE_X53Y51         FDRE (Hold_fdre_C_D)         0.091     1.289    mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.Data_Read_Status.count_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.289    
                         arrival time                           1.467    
  -------------------------------------------------------------------
                         slack                                  0.178    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_datain_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.263ns  (logic 0.141ns (53.584%)  route 0.122ns (46.416%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.553ns
    Source Clock Delay      (SCD):    1.182ns
    Clock Pessimism Removal (CPR):    0.357ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.594     0.594    mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.620 r  mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         0.562     1.182    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X49Y35         FDRE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_datain_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y35         FDRE (Prop_fdre_C_Q)         0.141     1.323 r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_datain_reg[12]/Q
                         net (fo=2, routed)           0.122     1.445    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_datain_reg_n_0_[12]
    SLICE_X49Y34         FDRE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.694     0.694    mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.723 r  mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         0.830     1.553    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X49Y34         FDRE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[11]/C
                         clock pessimism             -0.357     1.196    
    SLICE_X49Y34         FDRE (Hold_fdre_C_D)         0.070     1.266    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.266    
                         arrival time                           1.445    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.182ns  (arrival time - required time)
  Source:                 mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_datain_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.265ns  (logic 0.141ns (53.167%)  route 0.124ns (46.833%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.558ns
    Source Clock Delay      (SCD):    1.183ns
    Clock Pessimism Removal (CPR):    0.358ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.594     0.594    mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.620 r  mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         0.563     1.183    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X51Y37         FDRE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_datain_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y37         FDRE (Prop_fdre_C_Q)         0.141     1.324 r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_datain_reg[2]/Q
                         net (fo=2, routed)           0.124     1.448    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_datain_reg_n_0_[2]
    SLICE_X51Y38         FDRE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.694     0.694    mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.723 r  mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         0.835     1.558    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X51Y38         FDRE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[1]/C
                         clock pessimism             -0.358     1.200    
    SLICE_X51Y38         FDRE (Hold_fdre_C_D)         0.066     1.266    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.266    
                         arrival time                           1.448    
  -------------------------------------------------------------------
                         slack                                  0.182    

Slack (MET) :             0.183ns  (arrival time - required time)
  Source:                 mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_datain_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.263ns  (logic 0.141ns (53.584%)  route 0.122ns (46.416%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.553ns
    Source Clock Delay      (SCD):    1.182ns
    Clock Pessimism Removal (CPR):    0.357ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.594     0.594    mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.620 r  mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         0.562     1.182    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X49Y35         FDRE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_datain_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y35         FDRE (Prop_fdre_C_Q)         0.141     1.323 r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_datain_reg[13]/Q
                         net (fo=2, routed)           0.122     1.445    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_datain_reg_n_0_[13]
    SLICE_X49Y34         FDRE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.694     0.694    mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.723 r  mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         0.830     1.553    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X49Y34         FDRE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[12]/C
                         clock pessimism             -0.357     1.196    
    SLICE_X49Y34         FDRE (Hold_fdre_C_D)         0.066     1.262    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.262    
                         arrival time                           1.445    
  -------------------------------------------------------------------
                         slack                                  0.183    

Slack (MET) :             0.186ns  (arrival time - required time)
  Source:                 mb_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c_11/C
                            (rising edge-triggered cell FDCE clocked by mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c_12/D
                            (rising edge-triggered cell FDCE clocked by mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.828%)  route 0.116ns (45.172%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.560ns
    Source Clock Delay      (SCD):    1.186ns
    Clock Pessimism Removal (CPR):    0.374ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.594     0.594    mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.620 r  mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         0.566     1.186    mb_block_i/mdm_1/U0/MDM_Core_I1/Use_unisim.MB_SRL16E_I1
    SLICE_X53Y44         FDCE                                         r  mb_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c_11/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y44         FDCE (Prop_fdce_C_Q)         0.141     1.327 r  mb_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c_11/Q
                         net (fo=1, routed)           0.116     1.443    mb_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c_11_n_0
    SLICE_X53Y44         FDCE                                         r  mb_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c_12/D
  -------------------------------------------------------------------    -------------------

                         (clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.694     0.694    mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.723 r  mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         0.837     1.560    mb_block_i/mdm_1/U0/MDM_Core_I1/Use_unisim.MB_SRL16E_I1
    SLICE_X53Y44         FDCE                                         r  mb_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c_12/C
                         clock pessimism             -0.374     1.186    
    SLICE_X53Y44         FDCE (Hold_fdce_C_D)         0.071     1.257    mb_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c_12
  -------------------------------------------------------------------
                         required time                         -1.257    
                         arrival time                           1.443    
  -------------------------------------------------------------------
                         slack                                  0.186    

Slack (MET) :             0.186ns  (arrival time - required time)
  Source:                 mb_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c_9/C
                            (rising edge-triggered cell FDCE clocked by mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c_10/D
                            (rising edge-triggered cell FDCE clocked by mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.180ns  (logic 0.128ns (71.030%)  route 0.052ns (28.970%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.560ns
    Source Clock Delay      (SCD):    1.186ns
    Clock Pessimism Removal (CPR):    0.374ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.594     0.594    mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.620 r  mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         0.566     1.186    mb_block_i/mdm_1/U0/MDM_Core_I1/Use_unisim.MB_SRL16E_I1
    SLICE_X53Y44         FDCE                                         r  mb_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c_9/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y44         FDCE (Prop_fdce_C_Q)         0.128     1.314 r  mb_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c_9/Q
                         net (fo=1, routed)           0.052     1.366    mb_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c_9_n_0
    SLICE_X53Y44         FDCE                                         r  mb_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c_10/D
  -------------------------------------------------------------------    -------------------

                         (clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.694     0.694    mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.723 r  mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         0.837     1.560    mb_block_i/mdm_1/U0/MDM_Core_I1/Use_unisim.MB_SRL16E_I1
    SLICE_X53Y44         FDCE                                         r  mb_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c_10/C
                         clock pessimism             -0.374     1.186    
    SLICE_X53Y44         FDCE (Hold_fdce_C_D)        -0.006     1.180    mb_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c_10
  -------------------------------------------------------------------
                         required time                         -1.180    
                         arrival time                           1.366    
  -------------------------------------------------------------------
                         slack                                  0.186    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
Waveform(ns):       { 0.000 16.667 }
Period(ns):         33.333
Sources:            { mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFGCTRL/I0  n/a            2.155         33.333      31.178     BUFGCTRL_X0Y3  mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/I0
Min Period        n/a     FDCE/C       n/a            1.000         33.333      32.333     SLICE_X52Y45   mb_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[0]/C
Min Period        n/a     FDCE/C       n/a            1.000         33.333      32.333     SLICE_X53Y44   mb_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[10]/C
Min Period        n/a     FDRE/C       n/a            1.000         33.333      32.333     SLICE_X52Y44   mb_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[11]_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_12/C
Min Period        n/a     FDPE/C       n/a            1.000         33.333      32.333     SLICE_X53Y45   mb_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[1]/C
Min Period        n/a     FDPE/C       n/a            1.000         33.333      32.333     SLICE_X52Y45   mb_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[25]/C
Min Period        n/a     FDCE/C       n/a            1.000         33.333      32.333     SLICE_X52Y45   mb_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[26]/C
Min Period        n/a     FDRE/C       n/a            1.000         33.333      32.333     SLICE_X52Y44   mb_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[27]_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_1/C
Min Period        n/a     FDPE/C       n/a            1.000         33.333      32.333     SLICE_X53Y45   mb_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[2]/C
Min Period        n/a     FDPE/C       n/a            1.000         33.333      32.333     SLICE_X53Y44   mb_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[30]/C
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         16.666      15.686     SLICE_X52Y44   mb_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[12]_srl13_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_11/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980         16.666      15.686     SLICE_X52Y44   mb_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[12]_srl13_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_11/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         16.666      15.686     SLICE_X52Y44   mb_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[28]_srl2_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_0/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980         16.666      15.686     SLICE_X52Y44   mb_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[28]_srl2_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_0/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         16.666      15.686     SLICE_X52Y44   mb_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[5]_srl4_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_2/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980         16.666      15.686     SLICE_X52Y44   mb_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[5]_srl4_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_2/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         16.667      15.687     SLICE_X52Y47   mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Config_SRL16E.SRL16E_1/Use_unisim.MB_SRL16E_I1/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980         16.666      15.686     SLICE_X52Y47   mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Config_SRL16E.SRL16E_1/Use_unisim.MB_SRL16E_I1/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         16.667      15.687     SLICE_X52Y47   mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Config_SRL16E.SRL16E_2/Use_unisim.MB_SRL16E_I1/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980         16.666      15.686     SLICE_X52Y47   mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Config_SRL16E.SRL16E_2/Use_unisim.MB_SRL16E_I1/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         16.666      15.686     SLICE_X52Y44   mb_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[12]_srl13_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_11/CLK
High Pulse Width  Fast    SRL16E/CLK   n/a            0.980         16.666      15.686     SLICE_X52Y44   mb_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[12]_srl13_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_11/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         16.666      15.686     SLICE_X52Y44   mb_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[28]_srl2_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_0/CLK
High Pulse Width  Fast    SRL16E/CLK   n/a            0.980         16.666      15.686     SLICE_X52Y44   mb_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[28]_srl2_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_0/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         16.666      15.686     SLICE_X52Y44   mb_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[5]_srl4_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_2/CLK
High Pulse Width  Fast    SRL16E/CLK   n/a            0.980         16.666      15.686     SLICE_X52Y44   mb_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[5]_srl4_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_2/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         16.666      15.686     SLICE_X52Y47   mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Config_SRL16E.SRL16E_1/Use_unisim.MB_SRL16E_I1/CLK
High Pulse Width  Fast    SRL16E/CLK   n/a            0.980         16.666      15.686     SLICE_X52Y47   mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Config_SRL16E.SRL16E_1/Use_unisim.MB_SRL16E_I1/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         16.666      15.686     SLICE_X52Y47   mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Config_SRL16E.SRL16E_2/Use_unisim.MB_SRL16E_I1/CLK
High Pulse Width  Fast    SRL16E/CLK   n/a            0.980         16.666      15.686     SLICE_X52Y47   mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Config_SRL16E.SRL16E_2/Use_unisim.MB_SRL16E_I1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  To Clock:  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE

Setup :            0  Failing Endpoints,  Worst Slack       11.642ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.263ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       16.166ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             11.642ns  (required time - arrival time)
  Source:                 mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/C
                            (falling edge-triggered cell FDRE clocked by mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.normal_stop_TClk_reg/CE
                            (rising edge-triggered cell FDCE clocked by mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        4.553ns  (logic 0.827ns (18.163%)  route 3.726ns (81.837%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.907ns = ( 36.240 - 33.333 ) 
    Source Clock Delay      (SCD):    3.263ns = ( 19.929 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.328ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.595    18.262    mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    18.358 f  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.571    19.929    mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X49Y49         FDRE                                         r  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y49         FDRE (Prop_fdre_C_Q)         0.459    20.388 f  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/Q
                         net (fo=12, routed)          1.167    21.555    mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/command[2]
    SLICE_X49Y47         LUT3 (Prop_lut3_I2_O)        0.124    21.679 f  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[2]_INST_0/O
                         net (fo=2, routed)           0.847    22.526    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Reg_En[2]
    SLICE_X49Y47         LUT4 (Prop_lut4_I0_O)        0.124    22.650 f  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_TDO_INST_0_i_18/O
                         net (fo=7, routed)           0.448    23.098    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_TDO_INST_0_i_18_n_0
    SLICE_X48Y46         LUT5 (Prop_lut5_I4_O)        0.120    23.218 r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.normal_stop_TClk_i_1/O
                         net (fo=9, routed)           1.265    24.482    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Control_Reg_En
    SLICE_X49Y39         FDCE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.normal_stop_TClk_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.366    34.699    mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    34.790 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.449    36.240    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Update
    SLICE_X49Y39         FDCE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.normal_stop_TClk_reg/C
                         clock pessimism              0.328    36.568    
                         clock uncertainty           -0.035    36.532    
    SLICE_X49Y39         FDCE (Setup_fdce_C_CE)      -0.408    36.124    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.normal_stop_TClk_reg
  -------------------------------------------------------------------
                         required time                         36.124    
                         arrival time                         -24.482    
  -------------------------------------------------------------------
                         slack                                 11.642    

Slack (MET) :             11.761ns  (required time - arrival time)
  Source:                 mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/C
                            (falling edge-triggered cell FDRE clocked by mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        4.433ns  (logic 0.827ns (18.655%)  route 3.606ns (81.345%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.906ns = ( 36.239 - 33.333 ) 
    Source Clock Delay      (SCD):    3.263ns = ( 19.929 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.328ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.595    18.262    mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    18.358 f  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.571    19.929    mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X49Y49         FDRE                                         r  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y49         FDRE (Prop_fdre_C_Q)         0.459    20.388 f  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/Q
                         net (fo=12, routed)          1.167    21.555    mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/command[2]
    SLICE_X49Y47         LUT3 (Prop_lut3_I2_O)        0.124    21.679 f  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[2]_INST_0/O
                         net (fo=2, routed)           0.847    22.526    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Reg_En[2]
    SLICE_X49Y47         LUT4 (Prop_lut4_I0_O)        0.124    22.650 f  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_TDO_INST_0_i_18/O
                         net (fo=7, routed)           0.448    23.098    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_TDO_INST_0_i_18_n_0
    SLICE_X48Y46         LUT5 (Prop_lut5_I4_O)        0.120    23.218 r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.normal_stop_TClk_i_1/O
                         net (fo=9, routed)           1.145    24.362    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Control_Reg_En
    SLICE_X49Y38         FDRE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.366    34.699    mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    34.790 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.448    36.239    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Update
    SLICE_X49Y38         FDRE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[0]/C
                         clock pessimism              0.328    36.567    
                         clock uncertainty           -0.035    36.531    
    SLICE_X49Y38         FDRE (Setup_fdre_C_CE)      -0.408    36.123    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         36.123    
                         arrival time                         -24.362    
  -------------------------------------------------------------------
                         slack                                 11.761    

Slack (MET) :             11.761ns  (required time - arrival time)
  Source:                 mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/C
                            (falling edge-triggered cell FDRE clocked by mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        4.433ns  (logic 0.827ns (18.655%)  route 3.606ns (81.345%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.906ns = ( 36.239 - 33.333 ) 
    Source Clock Delay      (SCD):    3.263ns = ( 19.929 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.328ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.595    18.262    mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    18.358 f  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.571    19.929    mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X49Y49         FDRE                                         r  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y49         FDRE (Prop_fdre_C_Q)         0.459    20.388 f  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/Q
                         net (fo=12, routed)          1.167    21.555    mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/command[2]
    SLICE_X49Y47         LUT3 (Prop_lut3_I2_O)        0.124    21.679 f  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[2]_INST_0/O
                         net (fo=2, routed)           0.847    22.526    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Reg_En[2]
    SLICE_X49Y47         LUT4 (Prop_lut4_I0_O)        0.124    22.650 f  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_TDO_INST_0_i_18/O
                         net (fo=7, routed)           0.448    23.098    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_TDO_INST_0_i_18_n_0
    SLICE_X48Y46         LUT5 (Prop_lut5_I4_O)        0.120    23.218 r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.normal_stop_TClk_i_1/O
                         net (fo=9, routed)           1.145    24.362    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Control_Reg_En
    SLICE_X49Y38         FDRE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.366    34.699    mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    34.790 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.448    36.239    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Update
    SLICE_X49Y38         FDRE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[8]/C
                         clock pessimism              0.328    36.567    
                         clock uncertainty           -0.035    36.531    
    SLICE_X49Y38         FDRE (Setup_fdre_C_CE)      -0.408    36.123    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[8]
  -------------------------------------------------------------------
                         required time                         36.123    
                         arrival time                         -24.362    
  -------------------------------------------------------------------
                         slack                                 11.761    

Slack (MET) :             11.811ns  (required time - arrival time)
  Source:                 mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/C
                            (falling edge-triggered cell FDRE clocked by mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        4.406ns  (logic 0.827ns (18.770%)  route 3.579ns (81.230%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.907ns = ( 36.240 - 33.333 ) 
    Source Clock Delay      (SCD):    3.263ns = ( 19.929 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.314ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.595    18.262    mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    18.358 f  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.571    19.929    mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X49Y49         FDRE                                         r  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y49         FDRE (Prop_fdre_C_Q)         0.459    20.388 f  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/Q
                         net (fo=12, routed)          1.167    21.555    mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/command[2]
    SLICE_X49Y47         LUT3 (Prop_lut3_I2_O)        0.124    21.679 f  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[2]_INST_0/O
                         net (fo=2, routed)           0.847    22.526    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Reg_En[2]
    SLICE_X49Y47         LUT4 (Prop_lut4_I0_O)        0.124    22.650 f  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_TDO_INST_0_i_18/O
                         net (fo=7, routed)           0.448    23.098    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_TDO_INST_0_i_18_n_0
    SLICE_X48Y46         LUT5 (Prop_lut5_I4_O)        0.120    23.218 r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.normal_stop_TClk_i_1/O
                         net (fo=9, routed)           1.118    24.335    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Control_Reg_En
    SLICE_X50Y38         FDRE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.366    34.699    mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    34.790 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.449    36.240    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Update
    SLICE_X50Y38         FDRE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[3]/C
                         clock pessimism              0.314    36.554    
                         clock uncertainty           -0.035    36.518    
    SLICE_X50Y38         FDRE (Setup_fdre_C_CE)      -0.372    36.146    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         36.146    
                         arrival time                         -24.335    
  -------------------------------------------------------------------
                         slack                                 11.811    

Slack (MET) :             11.811ns  (required time - arrival time)
  Source:                 mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/C
                            (falling edge-triggered cell FDRE clocked by mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        4.406ns  (logic 0.827ns (18.770%)  route 3.579ns (81.230%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.907ns = ( 36.240 - 33.333 ) 
    Source Clock Delay      (SCD):    3.263ns = ( 19.929 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.314ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.595    18.262    mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    18.358 f  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.571    19.929    mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X49Y49         FDRE                                         r  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y49         FDRE (Prop_fdre_C_Q)         0.459    20.388 f  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/Q
                         net (fo=12, routed)          1.167    21.555    mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/command[2]
    SLICE_X49Y47         LUT3 (Prop_lut3_I2_O)        0.124    21.679 f  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[2]_INST_0/O
                         net (fo=2, routed)           0.847    22.526    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Reg_En[2]
    SLICE_X49Y47         LUT4 (Prop_lut4_I0_O)        0.124    22.650 f  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_TDO_INST_0_i_18/O
                         net (fo=7, routed)           0.448    23.098    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_TDO_INST_0_i_18_n_0
    SLICE_X48Y46         LUT5 (Prop_lut5_I4_O)        0.120    23.218 r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.normal_stop_TClk_i_1/O
                         net (fo=9, routed)           1.118    24.335    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Control_Reg_En
    SLICE_X50Y38         FDRE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.366    34.699    mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    34.790 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.449    36.240    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Update
    SLICE_X50Y38         FDRE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[4]/C
                         clock pessimism              0.314    36.554    
                         clock uncertainty           -0.035    36.518    
    SLICE_X50Y38         FDRE (Setup_fdre_C_CE)      -0.372    36.146    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         36.146    
                         arrival time                         -24.335    
  -------------------------------------------------------------------
                         slack                                 11.811    

Slack (MET) :             11.811ns  (required time - arrival time)
  Source:                 mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/C
                            (falling edge-triggered cell FDRE clocked by mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        4.406ns  (logic 0.827ns (18.770%)  route 3.579ns (81.230%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.907ns = ( 36.240 - 33.333 ) 
    Source Clock Delay      (SCD):    3.263ns = ( 19.929 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.314ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.595    18.262    mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    18.358 f  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.571    19.929    mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X49Y49         FDRE                                         r  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y49         FDRE (Prop_fdre_C_Q)         0.459    20.388 f  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/Q
                         net (fo=12, routed)          1.167    21.555    mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/command[2]
    SLICE_X49Y47         LUT3 (Prop_lut3_I2_O)        0.124    21.679 f  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[2]_INST_0/O
                         net (fo=2, routed)           0.847    22.526    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Reg_En[2]
    SLICE_X49Y47         LUT4 (Prop_lut4_I0_O)        0.124    22.650 f  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_TDO_INST_0_i_18/O
                         net (fo=7, routed)           0.448    23.098    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_TDO_INST_0_i_18_n_0
    SLICE_X48Y46         LUT5 (Prop_lut5_I4_O)        0.120    23.218 r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.normal_stop_TClk_i_1/O
                         net (fo=9, routed)           1.118    24.335    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Control_Reg_En
    SLICE_X50Y38         FDRE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.366    34.699    mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    34.790 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.449    36.240    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Update
    SLICE_X50Y38         FDRE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[5]/C
                         clock pessimism              0.314    36.554    
                         clock uncertainty           -0.035    36.518    
    SLICE_X50Y38         FDRE (Setup_fdre_C_CE)      -0.372    36.146    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         36.146    
                         arrival time                         -24.335    
  -------------------------------------------------------------------
                         slack                                 11.811    

Slack (MET) :             11.908ns  (required time - arrival time)
  Source:                 mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/C
                            (falling edge-triggered cell FDRE clocked by mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.continue_from_brk_TClk_reg/CE
                            (rising edge-triggered cell FDCE clocked by mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        4.274ns  (logic 0.827ns (19.349%)  route 3.447ns (80.651%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.908ns = ( 36.241 - 33.333 ) 
    Source Clock Delay      (SCD):    3.263ns = ( 19.929 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.314ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.595    18.262    mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    18.358 f  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.571    19.929    mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X49Y49         FDRE                                         r  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y49         FDRE (Prop_fdre_C_Q)         0.459    20.388 f  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/Q
                         net (fo=12, routed)          1.167    21.555    mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/command[2]
    SLICE_X49Y47         LUT3 (Prop_lut3_I2_O)        0.124    21.679 f  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[2]_INST_0/O
                         net (fo=2, routed)           0.847    22.526    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Reg_En[2]
    SLICE_X49Y47         LUT4 (Prop_lut4_I0_O)        0.124    22.650 f  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_TDO_INST_0_i_18/O
                         net (fo=7, routed)           0.448    23.098    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_TDO_INST_0_i_18_n_0
    SLICE_X48Y46         LUT5 (Prop_lut5_I4_O)        0.120    23.218 r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.normal_stop_TClk_i_1/O
                         net (fo=9, routed)           0.986    24.203    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Control_Reg_En
    SLICE_X51Y39         FDCE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.continue_from_brk_TClk_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.366    34.699    mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    34.790 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.450    36.241    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Update
    SLICE_X51Y39         FDCE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.continue_from_brk_TClk_reg/C
                         clock pessimism              0.314    36.555    
                         clock uncertainty           -0.035    36.519    
    SLICE_X51Y39         FDCE (Setup_fdce_C_CE)      -0.408    36.111    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.continue_from_brk_TClk_reg
  -------------------------------------------------------------------
                         required time                         36.111    
                         arrival time                         -24.203    
  -------------------------------------------------------------------
                         slack                                 11.908    

Slack (MET) :             11.944ns  (required time - arrival time)
  Source:                 mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/C
                            (falling edge-triggered cell FDRE clocked by mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.single_Step_TClk_reg/CE
                            (rising edge-triggered cell FDCE clocked by mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        4.274ns  (logic 0.827ns (19.349%)  route 3.447ns (80.651%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.908ns = ( 36.241 - 33.333 ) 
    Source Clock Delay      (SCD):    3.263ns = ( 19.929 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.314ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.595    18.262    mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    18.358 f  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.571    19.929    mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X49Y49         FDRE                                         r  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y49         FDRE (Prop_fdre_C_Q)         0.459    20.388 f  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/Q
                         net (fo=12, routed)          1.167    21.555    mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/command[2]
    SLICE_X49Y47         LUT3 (Prop_lut3_I2_O)        0.124    21.679 f  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[2]_INST_0/O
                         net (fo=2, routed)           0.847    22.526    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Reg_En[2]
    SLICE_X49Y47         LUT4 (Prop_lut4_I0_O)        0.124    22.650 f  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_TDO_INST_0_i_18/O
                         net (fo=7, routed)           0.448    23.098    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_TDO_INST_0_i_18_n_0
    SLICE_X48Y46         LUT5 (Prop_lut5_I4_O)        0.120    23.218 r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.normal_stop_TClk_i_1/O
                         net (fo=9, routed)           0.986    24.203    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Control_Reg_En
    SLICE_X50Y39         FDCE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.single_Step_TClk_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.366    34.699    mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    34.790 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.450    36.241    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Update
    SLICE_X50Y39         FDCE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.single_Step_TClk_reg/C
                         clock pessimism              0.314    36.555    
                         clock uncertainty           -0.035    36.519    
    SLICE_X50Y39         FDCE (Setup_fdce_C_CE)      -0.372    36.147    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.single_Step_TClk_reg
  -------------------------------------------------------------------
                         required time                         36.147    
                         arrival time                         -24.203    
  -------------------------------------------------------------------
                         slack                                 11.944    

Slack (MET) :             12.208ns  (required time - arrival time)
  Source:                 mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/C
                            (falling edge-triggered cell FDRE clocked by mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.force_stop_TClk_reg/CE
                            (rising edge-triggered cell FDCE clocked by mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        4.011ns  (logic 0.827ns (20.618%)  route 3.184ns (79.382%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.909ns = ( 36.242 - 33.333 ) 
    Source Clock Delay      (SCD):    3.263ns = ( 19.929 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.314ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.595    18.262    mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    18.358 f  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.571    19.929    mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X49Y49         FDRE                                         r  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y49         FDRE (Prop_fdre_C_Q)         0.459    20.388 f  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/Q
                         net (fo=12, routed)          1.167    21.555    mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/command[2]
    SLICE_X49Y47         LUT3 (Prop_lut3_I2_O)        0.124    21.679 f  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[2]_INST_0/O
                         net (fo=2, routed)           0.847    22.526    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Reg_En[2]
    SLICE_X49Y47         LUT4 (Prop_lut4_I0_O)        0.124    22.650 f  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_TDO_INST_0_i_18/O
                         net (fo=7, routed)           0.448    23.098    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_TDO_INST_0_i_18_n_0
    SLICE_X48Y46         LUT5 (Prop_lut5_I4_O)        0.120    23.218 r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.normal_stop_TClk_i_1/O
                         net (fo=9, routed)           0.723    23.940    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Control_Reg_En
    SLICE_X50Y41         FDCE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.force_stop_TClk_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.366    34.699    mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    34.790 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.451    36.242    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Update
    SLICE_X50Y41         FDCE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.force_stop_TClk_reg/C
                         clock pessimism              0.314    36.556    
                         clock uncertainty           -0.035    36.520    
    SLICE_X50Y41         FDCE (Setup_fdce_C_CE)      -0.372    36.148    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.force_stop_TClk_reg
  -------------------------------------------------------------------
                         required time                         36.148    
                         arrival time                         -23.940    
  -------------------------------------------------------------------
                         slack                                 12.208    

Slack (MET) :             12.421ns  (required time - arrival time)
  Source:                 mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/C
                            (falling edge-triggered cell FDRE clocked by mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.command_reg_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        4.000ns  (logic 0.831ns (20.777%)  route 3.169ns (79.223%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.907ns = ( 36.240 - 33.333 ) 
    Source Clock Delay      (SCD):    3.263ns = ( 19.929 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.314ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.595    18.262    mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    18.358 f  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.571    19.929    mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X49Y49         FDRE                                         r  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y49         FDRE (Prop_fdre_C_Q)         0.459    20.388 f  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/Q
                         net (fo=12, routed)          1.167    21.555    mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/command[2]
    SLICE_X49Y47         LUT3 (Prop_lut3_I2_O)        0.124    21.679 f  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[2]_INST_0/O
                         net (fo=2, routed)           0.847    22.526    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Reg_En[2]
    SLICE_X49Y47         LUT4 (Prop_lut4_I0_O)        0.124    22.650 f  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_TDO_INST_0_i_18/O
                         net (fo=7, routed)           0.448    23.098    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_TDO_INST_0_i_18_n_0
    SLICE_X48Y46         LUT5 (Prop_lut5_I4_O)        0.124    23.222 r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.command_reg[0]_i_1/O
                         net (fo=2, routed)           0.707    23.929    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Command_Reg_En
    SLICE_X52Y38         FDCE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.command_reg_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.366    34.699    mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    34.790 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.449    36.240    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Update
    SLICE_X52Y38         FDCE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.command_reg_reg[0]/C
                         clock pessimism              0.314    36.554    
                         clock uncertainty           -0.035    36.518    
    SLICE_X52Y38         FDCE (Setup_fdce_C_CE)      -0.169    36.349    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.command_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         36.349    
                         arrival time                         -23.929    
  -------------------------------------------------------------------
                         slack                                 12.421    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg/C
                            (rising edge-triggered cell FDRE clocked by mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg/D
                            (rising edge-triggered cell FDRE clocked by mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@0.000ns - mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.498%)  route 0.168ns (47.502%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.565ns
    Source Clock Delay      (SCD):    1.191ns
    Clock Pessimism Removal (CPR):    0.374ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.600     0.600    mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.626 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.565     1.191    mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X51Y50         FDRE                                         r  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y50         FDRE (Prop_fdre_C_Q)         0.141     1.332 r  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg/Q
                         net (fo=2, routed)           0.168     1.500    mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Rst_0
    SLICE_X51Y50         LUT6 (Prop_lut6_I5_O)        0.045     1.545 r  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Debug_Rst_i_i_1/O
                         net (fo=1, routed)           0.000     1.545    mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I_n_34
    SLICE_X51Y50         FDRE                                         r  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.700     0.700    mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     0.729 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.835     1.565    mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X51Y50         FDRE                                         r  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg/C
                         clock pessimism             -0.374     1.191    
    SLICE_X51Y50         FDRE (Hold_fdre_C_D)         0.091     1.282    mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg
  -------------------------------------------------------------------
                         required time                         -1.282    
                         arrival time                           1.545    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.279ns  (arrival time - required time)
  Source:                 mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg/C
                            (rising edge-triggered cell FDRE clocked by mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg/D
                            (rising edge-triggered cell FDRE clocked by mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@0.000ns - mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.209ns (52.425%)  route 0.190ns (47.575%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.565ns
    Source Clock Delay      (SCD):    1.191ns
    Clock Pessimism Removal (CPR):    0.374ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.600     0.600    mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.626 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.565     1.191    mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X50Y50         FDRE                                         r  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y50         FDRE (Prop_fdre_C_Q)         0.164     1.355 r  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg/Q
                         net (fo=3, routed)           0.190     1.545    mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Debug_SYS_Rst
    SLICE_X50Y50         LUT6 (Prop_lut6_I5_O)        0.045     1.590 r  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Debug_SYS_Rst_i_i_1/O
                         net (fo=1, routed)           0.000     1.590    mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I_n_35
    SLICE_X50Y50         FDRE                                         r  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.700     0.700    mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     0.729 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.835     1.565    mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X50Y50         FDRE                                         r  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg/C
                         clock pessimism             -0.374     1.191    
    SLICE_X50Y50         FDRE (Hold_fdre_C_D)         0.120     1.311    mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg
  -------------------------------------------------------------------
                         required time                         -1.311    
                         arrival time                           1.590    
  -------------------------------------------------------------------
                         slack                                  0.279    

Slack (MET) :             0.321ns  (arrival time - required time)
  Source:                 mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@0.000ns - mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@0.000ns)
  Data Path Delay:        0.442ns  (logic 0.209ns (47.253%)  route 0.233ns (52.747%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.567ns
    Source Clock Delay      (SCD):    1.193ns
    Clock Pessimism Removal (CPR):    0.374ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.600     0.600    mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.626 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.567     1.193    mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X52Y49         FDRE                                         r  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y49         FDRE (Prop_fdre_C_Q)         0.164     1.357 r  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]/Q
                         net (fo=2, routed)           0.233     1.590    mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/completion_ctrl
    SLICE_X52Y49         LUT3 (Prop_lut3_I2_O)        0.045     1.635 r  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/completion_ctrl[0]_i_1/O
                         net (fo=1, routed)           0.000     1.635    mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I_n_36
    SLICE_X52Y49         FDRE                                         r  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.700     0.700    mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     0.729 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.838     1.567    mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X52Y49         FDRE                                         r  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]/C
                         clock pessimism             -0.374     1.193    
    SLICE_X52Y49         FDRE (Hold_fdre_C_D)         0.121     1.314    mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.314    
                         arrival time                           1.635    
  -------------------------------------------------------------------
                         slack                                  0.321    

Slack (MET) :             0.324ns  (arrival time - required time)
  Source:                 mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C
                            (falling edge-triggered cell FDCE clocked by mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/D
                            (falling edge-triggered cell FDCE clocked by mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns - mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        0.422ns  (logic 0.191ns (45.218%)  route 0.231ns (54.782%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.566ns = ( 18.233 - 16.667 ) 
    Source Clock Delay      (SCD):    1.193ns = ( 17.860 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.373ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.600    17.267    mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    17.293 f  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.567    17.860    mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/CLK
    SLICE_X48Y48         FDCE                                         r  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y48         FDCE (Prop_fdce_C_Q)         0.146    18.006 f  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/Q
                         net (fo=16, routed)          0.231    18.237    mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q_0
    SLICE_X48Y48         LUT1 (Prop_lut1_I0_O)        0.045    18.282 r  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native_i_1__0/O
                         net (fo=2, routed)           0.000    18.282    mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/D
    SLICE_X48Y48         FDCE                                         r  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/D
  -------------------------------------------------------------------    -------------------

                         (clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.700    17.367    mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    17.396 f  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.837    18.233    mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/CLK
    SLICE_X48Y48         FDCE                                         r  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C  (IS_INVERTED)
                         clock pessimism             -0.373    17.860    
    SLICE_X48Y48         FDCE (Hold_fdce_C_D)         0.098    17.958    mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native
  -------------------------------------------------------------------
                         required time                        -17.958    
                         arrival time                          18.282    
  -------------------------------------------------------------------
                         slack                                  0.324    

Slack (MET) :             0.583ns  (arrival time - required time)
  Source:                 mb_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/C
                            (falling edge-triggered cell FDCE clocked by mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[0]/CE
                            (falling edge-triggered cell FDRE clocked by mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns - mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        0.587ns  (logic 0.212ns (36.109%)  route 0.375ns (63.891%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.566ns = ( 18.233 - 16.667 ) 
    Source Clock Delay      (SCD):    1.193ns = ( 17.860 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.337ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.600    17.267    mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    17.293 f  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.567    17.860    mb_block_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X50Y47         FDCE                                         r  mb_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y47         FDCE (Prop_fdce_C_Q)         0.167    18.027 f  mb_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/Q
                         net (fo=9, routed)           0.200    18.227    mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Q[1]
    SLICE_X50Y48         LUT5 (Prop_lut5_I2_O)        0.045    18.272 r  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1/O
                         net (fo=8, routed)           0.175    18.447    mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0
    SLICE_X49Y49         FDRE                                         r  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.700    17.367    mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    17.396 f  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.837    18.233    mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X49Y49         FDRE                                         r  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[0]/C  (IS_INVERTED)
                         clock pessimism             -0.337    17.896    
    SLICE_X49Y49         FDRE (Hold_fdre_C_CE)       -0.032    17.864    mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[0]
  -------------------------------------------------------------------
                         required time                        -17.864    
                         arrival time                          18.447    
  -------------------------------------------------------------------
                         slack                                  0.583    

Slack (MET) :             0.583ns  (arrival time - required time)
  Source:                 mb_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/C
                            (falling edge-triggered cell FDCE clocked by mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/CE
                            (falling edge-triggered cell FDRE clocked by mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns - mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        0.587ns  (logic 0.212ns (36.109%)  route 0.375ns (63.891%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.566ns = ( 18.233 - 16.667 ) 
    Source Clock Delay      (SCD):    1.193ns = ( 17.860 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.337ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.600    17.267    mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    17.293 f  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.567    17.860    mb_block_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X50Y47         FDCE                                         r  mb_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y47         FDCE (Prop_fdce_C_Q)         0.167    18.027 f  mb_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/Q
                         net (fo=9, routed)           0.200    18.227    mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Q[1]
    SLICE_X50Y48         LUT5 (Prop_lut5_I2_O)        0.045    18.272 r  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1/O
                         net (fo=8, routed)           0.175    18.447    mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0
    SLICE_X49Y49         FDRE                                         r  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.700    17.367    mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    17.396 f  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.837    18.233    mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X49Y49         FDRE                                         r  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/C  (IS_INVERTED)
                         clock pessimism             -0.337    17.896    
    SLICE_X49Y49         FDRE (Hold_fdre_C_CE)       -0.032    17.864    mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]
  -------------------------------------------------------------------
                         required time                        -17.864    
                         arrival time                          18.447    
  -------------------------------------------------------------------
                         slack                                  0.583    

Slack (MET) :             0.583ns  (arrival time - required time)
  Source:                 mb_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/C
                            (falling edge-triggered cell FDCE clocked by mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/CE
                            (falling edge-triggered cell FDRE clocked by mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns - mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        0.587ns  (logic 0.212ns (36.109%)  route 0.375ns (63.891%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.566ns = ( 18.233 - 16.667 ) 
    Source Clock Delay      (SCD):    1.193ns = ( 17.860 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.337ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.600    17.267    mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    17.293 f  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.567    17.860    mb_block_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X50Y47         FDCE                                         r  mb_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y47         FDCE (Prop_fdce_C_Q)         0.167    18.027 f  mb_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/Q
                         net (fo=9, routed)           0.200    18.227    mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Q[1]
    SLICE_X50Y48         LUT5 (Prop_lut5_I2_O)        0.045    18.272 r  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1/O
                         net (fo=8, routed)           0.175    18.447    mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0
    SLICE_X49Y49         FDRE                                         r  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.700    17.367    mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    17.396 f  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.837    18.233    mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X49Y49         FDRE                                         r  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/C  (IS_INVERTED)
                         clock pessimism             -0.337    17.896    
    SLICE_X49Y49         FDRE (Hold_fdre_C_CE)       -0.032    17.864    mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]
  -------------------------------------------------------------------
                         required time                        -17.864    
                         arrival time                          18.447    
  -------------------------------------------------------------------
                         slack                                  0.583    

Slack (MET) :             0.583ns  (arrival time - required time)
  Source:                 mb_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/C
                            (falling edge-triggered cell FDCE clocked by mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[3]/CE
                            (falling edge-triggered cell FDRE clocked by mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns - mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        0.587ns  (logic 0.212ns (36.109%)  route 0.375ns (63.891%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.566ns = ( 18.233 - 16.667 ) 
    Source Clock Delay      (SCD):    1.193ns = ( 17.860 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.337ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.600    17.267    mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    17.293 f  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.567    17.860    mb_block_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X50Y47         FDCE                                         r  mb_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y47         FDCE (Prop_fdce_C_Q)         0.167    18.027 f  mb_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/Q
                         net (fo=9, routed)           0.200    18.227    mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Q[1]
    SLICE_X50Y48         LUT5 (Prop_lut5_I2_O)        0.045    18.272 r  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1/O
                         net (fo=8, routed)           0.175    18.447    mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0
    SLICE_X49Y49         FDRE                                         r  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.700    17.367    mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    17.396 f  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.837    18.233    mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X49Y49         FDRE                                         r  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[3]/C  (IS_INVERTED)
                         clock pessimism             -0.337    17.896    
    SLICE_X49Y49         FDRE (Hold_fdre_C_CE)       -0.032    17.864    mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[3]
  -------------------------------------------------------------------
                         required time                        -17.864    
                         arrival time                          18.447    
  -------------------------------------------------------------------
                         slack                                  0.583    

Slack (MET) :             0.583ns  (arrival time - required time)
  Source:                 mb_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/C
                            (falling edge-triggered cell FDCE clocked by mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[4]/CE
                            (falling edge-triggered cell FDRE clocked by mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns - mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        0.587ns  (logic 0.212ns (36.109%)  route 0.375ns (63.891%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.566ns = ( 18.233 - 16.667 ) 
    Source Clock Delay      (SCD):    1.193ns = ( 17.860 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.337ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.600    17.267    mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    17.293 f  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.567    17.860    mb_block_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X50Y47         FDCE                                         r  mb_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y47         FDCE (Prop_fdce_C_Q)         0.167    18.027 f  mb_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/Q
                         net (fo=9, routed)           0.200    18.227    mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Q[1]
    SLICE_X50Y48         LUT5 (Prop_lut5_I2_O)        0.045    18.272 r  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1/O
                         net (fo=8, routed)           0.175    18.447    mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0
    SLICE_X49Y49         FDRE                                         r  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.700    17.367    mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    17.396 f  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.837    18.233    mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X49Y49         FDRE                                         r  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[4]/C  (IS_INVERTED)
                         clock pessimism             -0.337    17.896    
    SLICE_X49Y49         FDRE (Hold_fdre_C_CE)       -0.032    17.864    mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[4]
  -------------------------------------------------------------------
                         required time                        -17.864    
                         arrival time                          18.447    
  -------------------------------------------------------------------
                         slack                                  0.583    

Slack (MET) :             0.583ns  (arrival time - required time)
  Source:                 mb_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/C
                            (falling edge-triggered cell FDCE clocked by mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[5]/CE
                            (falling edge-triggered cell FDRE clocked by mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns - mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        0.587ns  (logic 0.212ns (36.109%)  route 0.375ns (63.891%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.566ns = ( 18.233 - 16.667 ) 
    Source Clock Delay      (SCD):    1.193ns = ( 17.860 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.337ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.600    17.267    mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    17.293 f  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.567    17.860    mb_block_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X50Y47         FDCE                                         r  mb_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y47         FDCE (Prop_fdce_C_Q)         0.167    18.027 f  mb_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/Q
                         net (fo=9, routed)           0.200    18.227    mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Q[1]
    SLICE_X50Y48         LUT5 (Prop_lut5_I2_O)        0.045    18.272 r  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1/O
                         net (fo=8, routed)           0.175    18.447    mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0
    SLICE_X49Y49         FDRE                                         r  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.700    17.367    mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    17.396 f  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.837    18.233    mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X49Y49         FDRE                                         r  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[5]/C  (IS_INVERTED)
                         clock pessimism             -0.337    17.896    
    SLICE_X49Y49         FDRE (Hold_fdre_C_CE)       -0.032    17.864    mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[5]
  -------------------------------------------------------------------
                         required time                        -17.864    
                         arrival time                          18.447    
  -------------------------------------------------------------------
                         slack                                  0.583    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
Waveform(ns):       { 0.000 16.667 }
Period(ns):         33.333
Sources:            { mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         33.333      31.178     BUFGCTRL_X0Y5  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         33.333      32.333     SLICE_X52Y48   mb_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         33.333      32.333     SLICE_X52Y48   mb_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         33.333      32.333     SLICE_X52Y48   mb_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[2]/C
Min Period        n/a     FDCE/C   n/a            1.000         33.333      32.333     SLICE_X52Y48   mb_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[3]/C
Min Period        n/a     FDCE/C   n/a            1.000         33.333      32.333     SLICE_X50Y47   mb_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         33.333      32.333     SLICE_X50Y47   mb_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         33.333      32.333     SLICE_X50Y47   mb_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[2]/C
Min Period        n/a     FDCE/C   n/a            1.000         33.333      32.333     SLICE_X50Y47   mb_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         33.333      32.333     SLICE_X51Y50   mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         16.667      16.167     SLICE_X52Y48   mb_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X52Y48   mb_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         16.667      16.167     SLICE_X52Y48   mb_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[1]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X52Y48   mb_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[1]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         16.667      16.167     SLICE_X52Y48   mb_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[2]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X52Y48   mb_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[2]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         16.667      16.167     SLICE_X52Y48   mb_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[3]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X52Y48   mb_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[3]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X50Y47   mb_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X50Y47   mb_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X52Y48   mb_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X52Y48   mb_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X52Y48   mb_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[1]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X52Y48   mb_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X52Y48   mb_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[2]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X52Y48   mb_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[2]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X52Y48   mb_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[3]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X52Y48   mb_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[3]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         16.667      16.167     SLICE_X50Y47   mb_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X50Y47   mb_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out1_microblaze_clk_wiz_1_1_1

Setup :            0  Failing Endpoints,  Worst Slack        3.265ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.297ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.265ns  (required time - arrival time)
  Source:                 mb_block_i/GameIP_0/inst/vga/vc_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            mb_block_i/GameIP_0/inst/HDMI_Controller_Instance/BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_microblaze_clk_wiz_1_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_microblaze_clk_wiz_1_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_microblaze_clk_wiz_1_1_1 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.611ns  (logic 2.269ns (40.438%)  route 3.342ns (59.562%))
  Logic Levels:           4  (CARRY4=3 LUT2=1)
  Clock Path Skew:        -0.149ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.537ns = ( 8.463 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.906ns
    Clock Pessimism Removal (CPR):    0.482ns
  Clock Uncertainty:      0.230ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.139ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    mb_block_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  mb_block_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.673    mb_block_i/clk_wiz_1/inst/clk_in1_microblaze_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.291 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.625    mb_block_i/clk_wiz_1/inst/clk_out1_microblaze_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.529 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2937, routed)        1.575    -0.954    mb_block_i/GameIP_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -4.286 r  mb_block_i/GameIP_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.625    mb_block_i/GameIP_0/inst/clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.529 r  mb_block_i/GameIP_0/inst/clk_wiz/inst/clkout1_buf/O
                         net (fo=146, routed)         1.623    -0.906    mb_block_i/GameIP_0/inst/vga/CLK
    SLICE_X6Y54          FDCE                                         r  mb_block_i/GameIP_0/inst/vga/vc_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y54          FDCE (Prop_fdce_C_Q)         0.518    -0.388 r  mb_block_i/GameIP_0/inst/vga/vc_reg[4]/Q
                         net (fo=54, routed)          2.060     1.672    mb_block_i/GameIP_0/inst/HDMI_Controller_Instance/BRAM_i_16[0]
    SLICE_X6Y59          LUT2 (Prop_lut2_I1_O)        0.124     1.796 r  mb_block_i/GameIP_0/inst/HDMI_Controller_Instance/BRAM_i_24/O
                         net (fo=1, routed)           0.000     1.796    mb_block_i/GameIP_0/inst/vga/S[0]
    SLICE_X6Y59          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     2.329 r  mb_block_i/GameIP_0/inst/vga/BRAM_i_17/CO[3]
                         net (fo=1, routed)           0.000     2.329    mb_block_i/GameIP_0/inst/vga/BRAM_i_17_n_0
    SLICE_X6Y60          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     2.548 r  mb_block_i/GameIP_0/inst/vga/BRAM_i_16/O[0]
                         net (fo=1, routed)           0.586     3.135    mb_block_i/GameIP_0/inst/vga/addrb2[8]
    SLICE_X7Y60          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.875     4.010 r  mb_block_i/GameIP_0/inst/vga/BRAM_i_14/O[2]
                         net (fo=1, routed)           0.695     4.705    mb_block_i/GameIP_0/inst/HDMI_Controller_Instance/BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addrb[8]
    RAMB36_X0Y12         RAMB36E1                                     r  mb_block_i/GameIP_0/inst/HDMI_Controller_Instance/BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_microblaze_clk_wiz_1_1_1 rise edge)
                                                     10.000    10.000 r  
    N15                                               0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    mb_block_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370    11.370 r  mb_block_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.532    mb_block_i/clk_wiz_1/inst/clk_in1_microblaze_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.311 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.898    mb_block_i/clk_wiz_1/inst/clk_out1_microblaze_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.989 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2937, routed)        1.474     8.463    mb_block_i/GameIP_0/inst/HDMI_Controller_Instance/BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y12         RAMB36E1                                     r  mb_block_i/GameIP_0/inst/HDMI_Controller_Instance/BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.482     8.945    
                         clock uncertainty           -0.230     8.715    
    RAMB36_X0Y12         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[13])
                                                     -0.744     7.971    mb_block_i/GameIP_0/inst/HDMI_Controller_Instance/BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          7.971    
                         arrival time                          -4.705    
  -------------------------------------------------------------------
                         slack                                  3.265    

Slack (MET) :             3.369ns  (required time - arrival time)
  Source:                 mb_block_i/GameIP_0/inst/vga/vc_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            mb_block_i/GameIP_0/inst/HDMI_Controller_Instance/BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[12]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_microblaze_clk_wiz_1_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_microblaze_clk_wiz_1_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_microblaze_clk_wiz_1_1_1 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.506ns  (logic 2.256ns (40.972%)  route 3.250ns (59.028%))
  Logic Levels:           4  (CARRY4=3 LUT2=1)
  Clock Path Skew:        -0.149ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.537ns = ( 8.463 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.906ns
    Clock Pessimism Removal (CPR):    0.482ns
  Clock Uncertainty:      0.230ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.139ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    mb_block_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  mb_block_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.673    mb_block_i/clk_wiz_1/inst/clk_in1_microblaze_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.291 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.625    mb_block_i/clk_wiz_1/inst/clk_out1_microblaze_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.529 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2937, routed)        1.575    -0.954    mb_block_i/GameIP_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -4.286 r  mb_block_i/GameIP_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.625    mb_block_i/GameIP_0/inst/clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.529 r  mb_block_i/GameIP_0/inst/clk_wiz/inst/clkout1_buf/O
                         net (fo=146, routed)         1.623    -0.906    mb_block_i/GameIP_0/inst/vga/CLK
    SLICE_X6Y54          FDCE                                         r  mb_block_i/GameIP_0/inst/vga/vc_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y54          FDCE (Prop_fdce_C_Q)         0.518    -0.388 r  mb_block_i/GameIP_0/inst/vga/vc_reg[4]/Q
                         net (fo=54, routed)          2.060     1.672    mb_block_i/GameIP_0/inst/HDMI_Controller_Instance/BRAM_i_16[0]
    SLICE_X6Y59          LUT2 (Prop_lut2_I1_O)        0.124     1.796 r  mb_block_i/GameIP_0/inst/HDMI_Controller_Instance/BRAM_i_24/O
                         net (fo=1, routed)           0.000     1.796    mb_block_i/GameIP_0/inst/vga/S[0]
    SLICE_X6Y59          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578     2.374 r  mb_block_i/GameIP_0/inst/vga/BRAM_i_17/O[2]
                         net (fo=1, routed)           0.488     2.862    mb_block_i/GameIP_0/inst/vga/addrb2[6]
    SLICE_X7Y59          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.702     3.564 r  mb_block_i/GameIP_0/inst/vga/BRAM_i_15/CO[3]
                         net (fo=1, routed)           0.000     3.564    mb_block_i/GameIP_0/inst/vga/BRAM_i_15_n_0
    SLICE_X7Y60          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     3.898 r  mb_block_i/GameIP_0/inst/vga/BRAM_i_14/O[1]
                         net (fo=1, routed)           0.702     4.600    mb_block_i/GameIP_0/inst/HDMI_Controller_Instance/BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addrb[7]
    RAMB36_X0Y12         RAMB36E1                                     r  mb_block_i/GameIP_0/inst/HDMI_Controller_Instance/BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_microblaze_clk_wiz_1_1_1 rise edge)
                                                     10.000    10.000 r  
    N15                                               0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    mb_block_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370    11.370 r  mb_block_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.532    mb_block_i/clk_wiz_1/inst/clk_in1_microblaze_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.311 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.898    mb_block_i/clk_wiz_1/inst/clk_out1_microblaze_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.989 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2937, routed)        1.474     8.463    mb_block_i/GameIP_0/inst/HDMI_Controller_Instance/BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y12         RAMB36E1                                     r  mb_block_i/GameIP_0/inst/HDMI_Controller_Instance/BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.482     8.945    
                         clock uncertainty           -0.230     8.715    
    RAMB36_X0Y12         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[12])
                                                     -0.745     7.970    mb_block_i/GameIP_0/inst/HDMI_Controller_Instance/BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          7.970    
                         arrival time                          -4.600    
  -------------------------------------------------------------------
                         slack                                  3.369    

Slack (MET) :             3.504ns  (required time - arrival time)
  Source:                 mb_block_i/GameIP_0/inst/vga/vc_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            mb_block_i/GameIP_0/inst/HDMI_Controller_Instance/BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_microblaze_clk_wiz_1_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_microblaze_clk_wiz_1_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_microblaze_clk_wiz_1_1_1 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.376ns  (logic 2.144ns (39.883%)  route 3.232ns (60.117%))
  Logic Levels:           4  (CARRY4=3 LUT2=1)
  Clock Path Skew:        -0.149ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.537ns = ( 8.463 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.906ns
    Clock Pessimism Removal (CPR):    0.482ns
  Clock Uncertainty:      0.230ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.139ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    mb_block_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  mb_block_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.673    mb_block_i/clk_wiz_1/inst/clk_in1_microblaze_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.291 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.625    mb_block_i/clk_wiz_1/inst/clk_out1_microblaze_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.529 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2937, routed)        1.575    -0.954    mb_block_i/GameIP_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -4.286 r  mb_block_i/GameIP_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.625    mb_block_i/GameIP_0/inst/clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.529 r  mb_block_i/GameIP_0/inst/clk_wiz/inst/clkout1_buf/O
                         net (fo=146, routed)         1.623    -0.906    mb_block_i/GameIP_0/inst/vga/CLK
    SLICE_X6Y54          FDCE                                         r  mb_block_i/GameIP_0/inst/vga/vc_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y54          FDCE (Prop_fdce_C_Q)         0.518    -0.388 r  mb_block_i/GameIP_0/inst/vga/vc_reg[4]/Q
                         net (fo=54, routed)          2.060     1.672    mb_block_i/GameIP_0/inst/HDMI_Controller_Instance/BRAM_i_16[0]
    SLICE_X6Y59          LUT2 (Prop_lut2_I1_O)        0.124     1.796 r  mb_block_i/GameIP_0/inst/HDMI_Controller_Instance/BRAM_i_24/O
                         net (fo=1, routed)           0.000     1.796    mb_block_i/GameIP_0/inst/vga/S[0]
    SLICE_X6Y59          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578     2.374 r  mb_block_i/GameIP_0/inst/vga/BRAM_i_17/O[2]
                         net (fo=1, routed)           0.488     2.862    mb_block_i/GameIP_0/inst/vga/addrb2[6]
    SLICE_X7Y59          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.702     3.564 r  mb_block_i/GameIP_0/inst/vga/BRAM_i_15/CO[3]
                         net (fo=1, routed)           0.000     3.564    mb_block_i/GameIP_0/inst/vga/BRAM_i_15_n_0
    SLICE_X7Y60          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     3.786 r  mb_block_i/GameIP_0/inst/vga/BRAM_i_14/O[0]
                         net (fo=1, routed)           0.684     4.470    mb_block_i/GameIP_0/inst/HDMI_Controller_Instance/BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addrb[6]
    RAMB36_X0Y12         RAMB36E1                                     r  mb_block_i/GameIP_0/inst/HDMI_Controller_Instance/BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_microblaze_clk_wiz_1_1_1 rise edge)
                                                     10.000    10.000 r  
    N15                                               0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    mb_block_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370    11.370 r  mb_block_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.532    mb_block_i/clk_wiz_1/inst/clk_in1_microblaze_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.311 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.898    mb_block_i/clk_wiz_1/inst/clk_out1_microblaze_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.989 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2937, routed)        1.474     8.463    mb_block_i/GameIP_0/inst/HDMI_Controller_Instance/BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y12         RAMB36E1                                     r  mb_block_i/GameIP_0/inst/HDMI_Controller_Instance/BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.482     8.945    
                         clock uncertainty           -0.230     8.715    
    RAMB36_X0Y12         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[11])
                                                     -0.741     7.974    mb_block_i/GameIP_0/inst/HDMI_Controller_Instance/BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          7.974    
                         arrival time                          -4.470    
  -------------------------------------------------------------------
                         slack                                  3.504    

Slack (MET) :             3.669ns  (required time - arrival time)
  Source:                 mb_block_i/GameIP_0/inst/vga/vc_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            mb_block_i/GameIP_0/inst/HDMI_Controller_Instance/BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_microblaze_clk_wiz_1_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_microblaze_clk_wiz_1_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_microblaze_clk_wiz_1_1_1 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.204ns  (logic 1.492ns (28.672%)  route 3.712ns (71.328%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        -0.149ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.537ns = ( 8.463 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.906ns
    Clock Pessimism Removal (CPR):    0.482ns
  Clock Uncertainty:      0.230ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.139ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    mb_block_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  mb_block_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.673    mb_block_i/clk_wiz_1/inst/clk_in1_microblaze_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.291 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.625    mb_block_i/clk_wiz_1/inst/clk_out1_microblaze_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.529 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2937, routed)        1.575    -0.954    mb_block_i/GameIP_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -4.286 r  mb_block_i/GameIP_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.625    mb_block_i/GameIP_0/inst/clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.529 r  mb_block_i/GameIP_0/inst/clk_wiz/inst/clkout1_buf/O
                         net (fo=146, routed)         1.623    -0.906    mb_block_i/GameIP_0/inst/vga/CLK
    SLICE_X6Y54          FDCE                                         r  mb_block_i/GameIP_0/inst/vga/vc_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y54          FDCE (Prop_fdce_C_Q)         0.518    -0.388 r  mb_block_i/GameIP_0/inst/vga/vc_reg[4]/Q
                         net (fo=54, routed)          2.060     1.672    mb_block_i/GameIP_0/inst/HDMI_Controller_Instance/BRAM_i_16[0]
    SLICE_X6Y59          LUT2 (Prop_lut2_I1_O)        0.124     1.796 r  mb_block_i/GameIP_0/inst/HDMI_Controller_Instance/BRAM_i_24/O
                         net (fo=1, routed)           0.000     1.796    mb_block_i/GameIP_0/inst/vga/S[0]
    SLICE_X6Y59          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.230     2.026 r  mb_block_i/GameIP_0/inst/vga/BRAM_i_17/O[1]
                         net (fo=2, routed)           0.825     2.851    mb_block_i/GameIP_0/inst/vga/O[1]
    SLICE_X7Y59          CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.620     3.471 r  mb_block_i/GameIP_0/inst/vga/BRAM_i_15/O[3]
                         net (fo=1, routed)           0.827     4.298    mb_block_i/GameIP_0/inst/HDMI_Controller_Instance/BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addrb[5]
    RAMB36_X0Y12         RAMB36E1                                     r  mb_block_i/GameIP_0/inst/HDMI_Controller_Instance/BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_microblaze_clk_wiz_1_1_1 rise edge)
                                                     10.000    10.000 r  
    N15                                               0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    mb_block_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370    11.370 r  mb_block_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.532    mb_block_i/clk_wiz_1/inst/clk_in1_microblaze_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.311 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.898    mb_block_i/clk_wiz_1/inst/clk_out1_microblaze_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.989 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2937, routed)        1.474     8.463    mb_block_i/GameIP_0/inst/HDMI_Controller_Instance/BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y12         RAMB36E1                                     r  mb_block_i/GameIP_0/inst/HDMI_Controller_Instance/BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.482     8.945    
                         clock uncertainty           -0.230     8.715    
    RAMB36_X0Y12         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[10])
                                                     -0.748     7.967    mb_block_i/GameIP_0/inst/HDMI_Controller_Instance/BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          7.967    
                         arrival time                          -4.298    
  -------------------------------------------------------------------
                         slack                                  3.669    

Slack (MET) :             4.149ns  (required time - arrival time)
  Source:                 mb_block_i/GameIP_0/inst/vga/vc_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            mb_block_i/GameIP_0/inst/HDMI_Controller_Instance/BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_microblaze_clk_wiz_1_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_microblaze_clk_wiz_1_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_microblaze_clk_wiz_1_1_1 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.728ns  (logic 1.426ns (30.162%)  route 3.302ns (69.838%))
  Logic Levels:           4  (CARRY4=2 LUT2=2)
  Clock Path Skew:        -0.149ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.537ns = ( 8.463 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.906ns
    Clock Pessimism Removal (CPR):    0.482ns
  Clock Uncertainty:      0.230ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.139ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    mb_block_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  mb_block_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.673    mb_block_i/clk_wiz_1/inst/clk_in1_microblaze_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.291 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.625    mb_block_i/clk_wiz_1/inst/clk_out1_microblaze_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.529 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2937, routed)        1.575    -0.954    mb_block_i/GameIP_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -4.286 r  mb_block_i/GameIP_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.625    mb_block_i/GameIP_0/inst/clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.529 r  mb_block_i/GameIP_0/inst/clk_wiz/inst/clkout1_buf/O
                         net (fo=146, routed)         1.623    -0.906    mb_block_i/GameIP_0/inst/vga/CLK
    SLICE_X6Y54          FDCE                                         r  mb_block_i/GameIP_0/inst/vga/vc_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y54          FDCE (Prop_fdce_C_Q)         0.518    -0.388 r  mb_block_i/GameIP_0/inst/vga/vc_reg[4]/Q
                         net (fo=54, routed)          2.060     1.672    mb_block_i/GameIP_0/inst/HDMI_Controller_Instance/BRAM_i_16[0]
    SLICE_X6Y59          LUT2 (Prop_lut2_I1_O)        0.124     1.796 r  mb_block_i/GameIP_0/inst/HDMI_Controller_Instance/BRAM_i_24/O
                         net (fo=1, routed)           0.000     1.796    mb_block_i/GameIP_0/inst/vga/S[0]
    SLICE_X6Y59          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.230     2.026 r  mb_block_i/GameIP_0/inst/vga/BRAM_i_17/O[1]
                         net (fo=2, routed)           0.311     2.338    mb_block_i/GameIP_0/inst/HDMI_Controller_Instance/O[1]
    SLICE_X7Y59          LUT2 (Prop_lut2_I0_O)        0.306     2.644 r  mb_block_i/GameIP_0/inst/HDMI_Controller_Instance/BRAM_i_18/O
                         net (fo=1, routed)           0.000     2.644    mb_block_i/GameIP_0/inst/vga/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_1[2]
    SLICE_X7Y59          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248     2.892 r  mb_block_i/GameIP_0/inst/vga/BRAM_i_15/O[2]
                         net (fo=1, routed)           0.930     3.822    mb_block_i/GameIP_0/inst/HDMI_Controller_Instance/BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addrb[4]
    RAMB36_X0Y12         RAMB36E1                                     r  mb_block_i/GameIP_0/inst/HDMI_Controller_Instance/BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_microblaze_clk_wiz_1_1_1 rise edge)
                                                     10.000    10.000 r  
    N15                                               0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    mb_block_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370    11.370 r  mb_block_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.532    mb_block_i/clk_wiz_1/inst/clk_in1_microblaze_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.311 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.898    mb_block_i/clk_wiz_1/inst/clk_out1_microblaze_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.989 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2937, routed)        1.474     8.463    mb_block_i/GameIP_0/inst/HDMI_Controller_Instance/BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y12         RAMB36E1                                     r  mb_block_i/GameIP_0/inst/HDMI_Controller_Instance/BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.482     8.945    
                         clock uncertainty           -0.230     8.715    
    RAMB36_X0Y12         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[9])
                                                     -0.744     7.971    mb_block_i/GameIP_0/inst/HDMI_Controller_Instance/BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          7.971    
                         arrival time                          -3.822    
  -------------------------------------------------------------------
                         slack                                  4.149    

Slack (MET) :             5.074ns  (required time - arrival time)
  Source:                 mb_block_i/GameIP_0/inst/vga/vc_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            mb_block_i/GameIP_0/inst/HDMI_Controller_Instance/BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_microblaze_clk_wiz_1_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_microblaze_clk_wiz_1_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_microblaze_clk_wiz_1_1_1 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.801ns  (logic 1.354ns (35.619%)  route 2.447ns (64.381%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        -0.149ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.537ns = ( 8.463 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.906ns
    Clock Pessimism Removal (CPR):    0.482ns
  Clock Uncertainty:      0.230ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.139ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    mb_block_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  mb_block_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.673    mb_block_i/clk_wiz_1/inst/clk_in1_microblaze_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.291 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.625    mb_block_i/clk_wiz_1/inst/clk_out1_microblaze_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.529 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2937, routed)        1.575    -0.954    mb_block_i/GameIP_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -4.286 r  mb_block_i/GameIP_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.625    mb_block_i/GameIP_0/inst/clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.529 r  mb_block_i/GameIP_0/inst/clk_wiz/inst/clkout1_buf/O
                         net (fo=146, routed)         1.623    -0.906    mb_block_i/GameIP_0/inst/vga/CLK
    SLICE_X7Y54          FDCE                                         r  mb_block_i/GameIP_0/inst/vga/vc_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y54          FDCE (Prop_fdce_C_Q)         0.456    -0.450 r  mb_block_i/GameIP_0/inst/vga/vc_reg[5]/Q
                         net (fo=37, routed)          1.123     0.673    mb_block_i/GameIP_0/inst/vga/Q[5]
    SLICE_X6Y59          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.376     1.049 r  mb_block_i/GameIP_0/inst/vga/BRAM_i_17/O[0]
                         net (fo=2, routed)           0.639     1.688    mb_block_i/GameIP_0/inst/HDMI_Controller_Instance/O[0]
    SLICE_X7Y59          LUT2 (Prop_lut2_I0_O)        0.295     1.983 r  mb_block_i/GameIP_0/inst/HDMI_Controller_Instance/BRAM_i_19/O
                         net (fo=1, routed)           0.000     1.983    mb_block_i/GameIP_0/inst/vga/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_1[1]
    SLICE_X7Y59          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227     2.210 r  mb_block_i/GameIP_0/inst/vga/BRAM_i_15/O[1]
                         net (fo=1, routed)           0.685     2.895    mb_block_i/GameIP_0/inst/HDMI_Controller_Instance/BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addrb[3]
    RAMB36_X0Y12         RAMB36E1                                     r  mb_block_i/GameIP_0/inst/HDMI_Controller_Instance/BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_microblaze_clk_wiz_1_1_1 rise edge)
                                                     10.000    10.000 r  
    N15                                               0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    mb_block_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370    11.370 r  mb_block_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.532    mb_block_i/clk_wiz_1/inst/clk_in1_microblaze_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.311 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.898    mb_block_i/clk_wiz_1/inst/clk_out1_microblaze_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.989 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2937, routed)        1.474     8.463    mb_block_i/GameIP_0/inst/HDMI_Controller_Instance/BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y12         RAMB36E1                                     r  mb_block_i/GameIP_0/inst/HDMI_Controller_Instance/BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.482     8.945    
                         clock uncertainty           -0.230     8.715    
    RAMB36_X0Y12         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[8])
                                                     -0.745     7.970    mb_block_i/GameIP_0/inst/HDMI_Controller_Instance/BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          7.970    
                         arrival time                          -2.895    
  -------------------------------------------------------------------
                         slack                                  5.074    

Slack (MET) :             5.117ns  (required time - arrival time)
  Source:                 mb_block_i/GameIP_0/inst/vga/vc_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            mb_block_i/GameIP_0/inst/HDMI_Controller_Instance/BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_microblaze_clk_wiz_1_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_microblaze_clk_wiz_1_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_microblaze_clk_wiz_1_1_1 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.762ns  (logic 0.889ns (23.630%)  route 2.873ns (76.369%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        -0.149ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.537ns = ( 8.463 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.906ns
    Clock Pessimism Removal (CPR):    0.482ns
  Clock Uncertainty:      0.230ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.139ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    mb_block_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  mb_block_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.673    mb_block_i/clk_wiz_1/inst/clk_in1_microblaze_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.291 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.625    mb_block_i/clk_wiz_1/inst/clk_out1_microblaze_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.529 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2937, routed)        1.575    -0.954    mb_block_i/GameIP_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -4.286 r  mb_block_i/GameIP_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.625    mb_block_i/GameIP_0/inst/clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.529 r  mb_block_i/GameIP_0/inst/clk_wiz/inst/clkout1_buf/O
                         net (fo=146, routed)         1.623    -0.906    mb_block_i/GameIP_0/inst/vga/CLK
    SLICE_X6Y54          FDCE                                         r  mb_block_i/GameIP_0/inst/vga/vc_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y54          FDCE (Prop_fdce_C_Q)         0.518    -0.388 r  mb_block_i/GameIP_0/inst/vga/vc_reg[4]/Q
                         net (fo=54, routed)          2.034     1.646    mb_block_i/GameIP_0/inst/HDMI_Controller_Instance/BRAM_i_16[0]
    SLICE_X7Y59          LUT2 (Prop_lut2_I0_O)        0.124     1.770 r  mb_block_i/GameIP_0/inst/HDMI_Controller_Instance/BRAM_i_20/O
                         net (fo=1, routed)           0.000     1.770    mb_block_i/GameIP_0/inst/vga/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_1[0]
    SLICE_X7Y59          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247     2.017 r  mb_block_i/GameIP_0/inst/vga/BRAM_i_15/O[0]
                         net (fo=1, routed)           0.839     2.856    mb_block_i/GameIP_0/inst/HDMI_Controller_Instance/BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addrb[2]
    RAMB36_X0Y12         RAMB36E1                                     r  mb_block_i/GameIP_0/inst/HDMI_Controller_Instance/BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_microblaze_clk_wiz_1_1_1 rise edge)
                                                     10.000    10.000 r  
    N15                                               0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    mb_block_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370    11.370 r  mb_block_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.532    mb_block_i/clk_wiz_1/inst/clk_in1_microblaze_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.311 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.898    mb_block_i/clk_wiz_1/inst/clk_out1_microblaze_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.989 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2937, routed)        1.474     8.463    mb_block_i/GameIP_0/inst/HDMI_Controller_Instance/BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y12         RAMB36E1                                     r  mb_block_i/GameIP_0/inst/HDMI_Controller_Instance/BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.482     8.945    
                         clock uncertainty           -0.230     8.715    
    RAMB36_X0Y12         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[7])
                                                     -0.741     7.974    mb_block_i/GameIP_0/inst/HDMI_Controller_Instance/BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          7.974    
                         arrival time                          -2.856    
  -------------------------------------------------------------------
                         slack                                  5.117    

Slack (MET) :             6.304ns  (required time - arrival time)
  Source:                 mb_block_i/GameIP_0/inst/vga/hc_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            mb_block_i/GameIP_0/inst/HDMI_Controller_Instance/BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[5]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_microblaze_clk_wiz_1_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_microblaze_clk_wiz_1_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_microblaze_clk_wiz_1_1_1 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.750ns  (logic 0.456ns (16.582%)  route 2.294ns (83.418%))
  Logic Levels:           0  
  Clock Path Skew:        -0.149ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.537ns = ( 8.463 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.906ns
    Clock Pessimism Removal (CPR):    0.482ns
  Clock Uncertainty:      0.230ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.139ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    mb_block_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  mb_block_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.673    mb_block_i/clk_wiz_1/inst/clk_in1_microblaze_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.291 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.625    mb_block_i/clk_wiz_1/inst/clk_out1_microblaze_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.529 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2937, routed)        1.575    -0.954    mb_block_i/GameIP_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -4.286 r  mb_block_i/GameIP_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.625    mb_block_i/GameIP_0/inst/clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.529 r  mb_block_i/GameIP_0/inst/clk_wiz/inst/clkout1_buf/O
                         net (fo=146, routed)         1.623    -0.906    mb_block_i/GameIP_0/inst/vga/CLK
    SLICE_X4Y55          FDCE                                         r  mb_block_i/GameIP_0/inst/vga/hc_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y55          FDCE (Prop_fdce_C_Q)         0.456    -0.450 r  mb_block_i/GameIP_0/inst/vga/hc_reg[5]/Q
                         net (fo=39, routed)          2.294     1.844    mb_block_i/GameIP_0/inst/HDMI_Controller_Instance/BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addrb[0]
    RAMB36_X0Y12         RAMB36E1                                     r  mb_block_i/GameIP_0/inst/HDMI_Controller_Instance/BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_microblaze_clk_wiz_1_1_1 rise edge)
                                                     10.000    10.000 r  
    N15                                               0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    mb_block_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370    11.370 r  mb_block_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.532    mb_block_i/clk_wiz_1/inst/clk_in1_microblaze_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.311 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.898    mb_block_i/clk_wiz_1/inst/clk_out1_microblaze_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.989 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2937, routed)        1.474     8.463    mb_block_i/GameIP_0/inst/HDMI_Controller_Instance/BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y12         RAMB36E1                                     r  mb_block_i/GameIP_0/inst/HDMI_Controller_Instance/BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.482     8.945    
                         clock uncertainty           -0.230     8.715    
    RAMB36_X0Y12         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[5])
                                                     -0.566     8.149    mb_block_i/GameIP_0/inst/HDMI_Controller_Instance/BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          8.149    
                         arrival time                          -1.844    
  -------------------------------------------------------------------
                         slack                                  6.304    

Slack (MET) :             6.584ns  (required time - arrival time)
  Source:                 mb_block_i/GameIP_0/inst/vga/hc_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            mb_block_i/GameIP_0/inst/HDMI_Controller_Instance/BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[6]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_microblaze_clk_wiz_1_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_microblaze_clk_wiz_1_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_microblaze_clk_wiz_1_1_1 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.296ns  (logic 0.419ns (18.252%)  route 1.877ns (81.748%))
  Logic Levels:           0  
  Clock Path Skew:        -0.149ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.537ns = ( 8.463 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.906ns
    Clock Pessimism Removal (CPR):    0.482ns
  Clock Uncertainty:      0.230ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.139ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    mb_block_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  mb_block_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.673    mb_block_i/clk_wiz_1/inst/clk_in1_microblaze_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.291 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.625    mb_block_i/clk_wiz_1/inst/clk_out1_microblaze_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.529 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2937, routed)        1.575    -0.954    mb_block_i/GameIP_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -4.286 r  mb_block_i/GameIP_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.625    mb_block_i/GameIP_0/inst/clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.529 r  mb_block_i/GameIP_0/inst/clk_wiz/inst/clkout1_buf/O
                         net (fo=146, routed)         1.623    -0.906    mb_block_i/GameIP_0/inst/vga/CLK
    SLICE_X4Y55          FDCE                                         r  mb_block_i/GameIP_0/inst/vga/hc_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y55          FDCE (Prop_fdce_C_Q)         0.419    -0.487 r  mb_block_i/GameIP_0/inst/vga/hc_reg[6]/Q
                         net (fo=37, routed)          1.877     1.390    mb_block_i/GameIP_0/inst/HDMI_Controller_Instance/BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addrb[1]
    RAMB36_X0Y12         RAMB36E1                                     r  mb_block_i/GameIP_0/inst/HDMI_Controller_Instance/BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_microblaze_clk_wiz_1_1_1 rise edge)
                                                     10.000    10.000 r  
    N15                                               0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    mb_block_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370    11.370 r  mb_block_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.532    mb_block_i/clk_wiz_1/inst/clk_in1_microblaze_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.311 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.898    mb_block_i/clk_wiz_1/inst/clk_out1_microblaze_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.989 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2937, routed)        1.474     8.463    mb_block_i/GameIP_0/inst/HDMI_Controller_Instance/BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y12         RAMB36E1                                     r  mb_block_i/GameIP_0/inst/HDMI_Controller_Instance/BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.482     8.945    
                         clock uncertainty           -0.230     8.715    
    RAMB36_X0Y12         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[6])
                                                     -0.741     7.974    mb_block_i/GameIP_0/inst/HDMI_Controller_Instance/BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          7.974    
                         arrival time                          -1.390    
  -------------------------------------------------------------------
                         slack                                  6.584    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.297ns  (arrival time - required time)
  Source:                 mb_block_i/GameIP_0/inst/vga/hc_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            mb_block_i/GameIP_0/inst/HDMI_Controller_Instance/BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_microblaze_clk_wiz_1_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_microblaze_clk_wiz_1_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_microblaze_clk_wiz_1_1_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.932ns  (logic 0.251ns (26.933%)  route 0.681ns (73.067%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.283ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.608ns
    Clock Pessimism Removal (CPR):    -0.508ns
  Clock Uncertainty:      0.230ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.139ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    mb_block_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  mb_block_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.649    mb_block_i/clk_wiz_1/inst/clk_in1_microblaze_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.714 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.225    mb_block_i/clk_wiz_1/inst/clk_out1_microblaze_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.199 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2937, routed)        0.549    -0.650    mb_block_i/GameIP_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -1.711 r  mb_block_i/GameIP_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.225    mb_block_i/GameIP_0/inst/clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.199 r  mb_block_i/GameIP_0/inst/clk_wiz/inst/clkout1_buf/O
                         net (fo=146, routed)         0.591    -0.608    mb_block_i/GameIP_0/inst/vga/CLK
    SLICE_X4Y56          FDCE                                         r  mb_block_i/GameIP_0/inst/vga/hc_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y56          FDCE (Prop_fdce_C_Q)         0.141    -0.467 r  mb_block_i/GameIP_0/inst/vga/hc_reg[8]/Q
                         net (fo=28, routed)          0.363    -0.105    mb_block_i/GameIP_0/inst/HDMI_Controller_Instance/Q[2]
    SLICE_X7Y59          LUT2 (Prop_lut2_I1_O)        0.045    -0.060 r  mb_block_i/GameIP_0/inst/HDMI_Controller_Instance/BRAM_i_19/O
                         net (fo=1, routed)           0.000    -0.060    mb_block_i/GameIP_0/inst/vga/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_1[1]
    SLICE_X7Y59          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.065     0.005 r  mb_block_i/GameIP_0/inst/vga/BRAM_i_15/O[1]
                         net (fo=1, routed)           0.318     0.324    mb_block_i/GameIP_0/inst/HDMI_Controller_Instance/BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addrb[3]
    RAMB36_X0Y12         RAMB36E1                                     r  mb_block_i/GameIP_0/inst/HDMI_Controller_Instance/BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_microblaze_clk_wiz_1_1_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    mb_block_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  mb_block_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.876    mb_block_i/clk_wiz_1/inst/clk_in1_microblaze_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.269 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.735    mb_block_i/clk_wiz_1/inst/clk_out1_microblaze_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2937, routed)        0.874    -0.832    mb_block_i/GameIP_0/inst/HDMI_Controller_Instance/BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y12         RAMB36E1                                     r  mb_block_i/GameIP_0/inst/HDMI_Controller_Instance/BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.508    -0.325    
                         clock uncertainty            0.230    -0.094    
    RAMB36_X0Y12         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[8])
                                                      0.121     0.027    mb_block_i/GameIP_0/inst/HDMI_Controller_Instance/BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -0.027    
                         arrival time                           0.324    
  -------------------------------------------------------------------
                         slack                                  0.297    

Slack (MET) :             0.357ns  (arrival time - required time)
  Source:                 mb_block_i/GameIP_0/inst/vga/hc_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            mb_block_i/GameIP_0/inst/HDMI_Controller_Instance/BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[6]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_microblaze_clk_wiz_1_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_microblaze_clk_wiz_1_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_microblaze_clk_wiz_1_1_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.000ns  (logic 0.128ns (12.805%)  route 0.872ns (87.195%))
  Logic Levels:           0  
  Clock Path Skew:        0.283ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.608ns
    Clock Pessimism Removal (CPR):    -0.508ns
  Clock Uncertainty:      0.230ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.139ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    mb_block_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  mb_block_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.649    mb_block_i/clk_wiz_1/inst/clk_in1_microblaze_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.714 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.225    mb_block_i/clk_wiz_1/inst/clk_out1_microblaze_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.199 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2937, routed)        0.549    -0.650    mb_block_i/GameIP_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -1.711 r  mb_block_i/GameIP_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.225    mb_block_i/GameIP_0/inst/clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.199 r  mb_block_i/GameIP_0/inst/clk_wiz/inst/clkout1_buf/O
                         net (fo=146, routed)         0.591    -0.608    mb_block_i/GameIP_0/inst/vga/CLK
    SLICE_X4Y55          FDCE                                         r  mb_block_i/GameIP_0/inst/vga/hc_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y55          FDCE (Prop_fdce_C_Q)         0.128    -0.480 r  mb_block_i/GameIP_0/inst/vga/hc_reg[6]/Q
                         net (fo=37, routed)          0.872     0.391    mb_block_i/GameIP_0/inst/HDMI_Controller_Instance/BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addrb[1]
    RAMB36_X0Y12         RAMB36E1                                     r  mb_block_i/GameIP_0/inst/HDMI_Controller_Instance/BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_microblaze_clk_wiz_1_1_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    mb_block_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  mb_block_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.876    mb_block_i/clk_wiz_1/inst/clk_in1_microblaze_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.269 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.735    mb_block_i/clk_wiz_1/inst/clk_out1_microblaze_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2937, routed)        0.874    -0.832    mb_block_i/GameIP_0/inst/HDMI_Controller_Instance/BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y12         RAMB36E1                                     r  mb_block_i/GameIP_0/inst/HDMI_Controller_Instance/BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.508    -0.325    
                         clock uncertainty            0.230    -0.094    
    RAMB36_X0Y12         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[6])
                                                      0.129     0.035    mb_block_i/GameIP_0/inst/HDMI_Controller_Instance/BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -0.035    
                         arrival time                           0.391    
  -------------------------------------------------------------------
                         slack                                  0.357    

Slack (MET) :             0.439ns  (arrival time - required time)
  Source:                 mb_block_i/GameIP_0/inst/vga/hc_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            mb_block_i/GameIP_0/inst/HDMI_Controller_Instance/BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_microblaze_clk_wiz_1_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_microblaze_clk_wiz_1_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_microblaze_clk_wiz_1_1_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.074ns  (logic 0.395ns (36.777%)  route 0.679ns (63.223%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        0.283ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.608ns
    Clock Pessimism Removal (CPR):    -0.508ns
  Clock Uncertainty:      0.230ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.139ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    mb_block_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  mb_block_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.649    mb_block_i/clk_wiz_1/inst/clk_in1_microblaze_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.714 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.225    mb_block_i/clk_wiz_1/inst/clk_out1_microblaze_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.199 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2937, routed)        0.549    -0.650    mb_block_i/GameIP_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -1.711 r  mb_block_i/GameIP_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.225    mb_block_i/GameIP_0/inst/clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.199 r  mb_block_i/GameIP_0/inst/clk_wiz/inst/clkout1_buf/O
                         net (fo=146, routed)         0.591    -0.608    mb_block_i/GameIP_0/inst/vga/CLK
    SLICE_X4Y56          FDCE                                         r  mb_block_i/GameIP_0/inst/vga/hc_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y56          FDCE (Prop_fdce_C_Q)         0.141    -0.467 r  mb_block_i/GameIP_0/inst/vga/hc_reg[8]/Q
                         net (fo=28, routed)          0.363    -0.105    mb_block_i/GameIP_0/inst/HDMI_Controller_Instance/Q[2]
    SLICE_X7Y59          LUT2 (Prop_lut2_I1_O)        0.045    -0.060 r  mb_block_i/GameIP_0/inst/HDMI_Controller_Instance/BRAM_i_19/O
                         net (fo=1, routed)           0.000    -0.060    mb_block_i/GameIP_0/inst/vga/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_1[1]
    SLICE_X7Y59          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.155     0.095 r  mb_block_i/GameIP_0/inst/vga/BRAM_i_15/CO[3]
                         net (fo=1, routed)           0.000     0.095    mb_block_i/GameIP_0/inst/vga/BRAM_i_15_n_0
    SLICE_X7Y60          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     0.149 r  mb_block_i/GameIP_0/inst/vga/BRAM_i_14/O[0]
                         net (fo=1, routed)           0.317     0.466    mb_block_i/GameIP_0/inst/HDMI_Controller_Instance/BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addrb[6]
    RAMB36_X0Y12         RAMB36E1                                     r  mb_block_i/GameIP_0/inst/HDMI_Controller_Instance/BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_microblaze_clk_wiz_1_1_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    mb_block_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  mb_block_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.876    mb_block_i/clk_wiz_1/inst/clk_in1_microblaze_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.269 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.735    mb_block_i/clk_wiz_1/inst/clk_out1_microblaze_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2937, routed)        0.874    -0.832    mb_block_i/GameIP_0/inst/HDMI_Controller_Instance/BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y12         RAMB36E1                                     r  mb_block_i/GameIP_0/inst/HDMI_Controller_Instance/BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.508    -0.325    
                         clock uncertainty            0.230    -0.094    
    RAMB36_X0Y12         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[11])
                                                      0.121     0.027    mb_block_i/GameIP_0/inst/HDMI_Controller_Instance/BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -0.027    
                         arrival time                           0.466    
  -------------------------------------------------------------------
                         slack                                  0.439    

Slack (MET) :             0.447ns  (arrival time - required time)
  Source:                 mb_block_i/GameIP_0/inst/vga/hc_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            mb_block_i/GameIP_0/inst/HDMI_Controller_Instance/BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_microblaze_clk_wiz_1_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_microblaze_clk_wiz_1_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_microblaze_clk_wiz_1_1_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.081ns  (logic 0.406ns (37.565%)  route 0.675ns (62.435%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        0.283ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.608ns
    Clock Pessimism Removal (CPR):    -0.508ns
  Clock Uncertainty:      0.230ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.139ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    mb_block_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  mb_block_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.649    mb_block_i/clk_wiz_1/inst/clk_in1_microblaze_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.714 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.225    mb_block_i/clk_wiz_1/inst/clk_out1_microblaze_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.199 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2937, routed)        0.549    -0.650    mb_block_i/GameIP_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -1.711 r  mb_block_i/GameIP_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.225    mb_block_i/GameIP_0/inst/clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.199 r  mb_block_i/GameIP_0/inst/clk_wiz/inst/clkout1_buf/O
                         net (fo=146, routed)         0.591    -0.608    mb_block_i/GameIP_0/inst/vga/CLK
    SLICE_X4Y56          FDCE                                         r  mb_block_i/GameIP_0/inst/vga/hc_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y56          FDCE (Prop_fdce_C_Q)         0.141    -0.467 r  mb_block_i/GameIP_0/inst/vga/hc_reg[8]/Q
                         net (fo=28, routed)          0.363    -0.105    mb_block_i/GameIP_0/inst/HDMI_Controller_Instance/Q[2]
    SLICE_X7Y59          LUT2 (Prop_lut2_I1_O)        0.045    -0.060 r  mb_block_i/GameIP_0/inst/HDMI_Controller_Instance/BRAM_i_19/O
                         net (fo=1, routed)           0.000    -0.060    mb_block_i/GameIP_0/inst/vga/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_1[1]
    SLICE_X7Y59          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.155     0.095 r  mb_block_i/GameIP_0/inst/vga/BRAM_i_15/CO[3]
                         net (fo=1, routed)           0.000     0.095    mb_block_i/GameIP_0/inst/vga/BRAM_i_15_n_0
    SLICE_X7Y60          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     0.160 r  mb_block_i/GameIP_0/inst/vga/BRAM_i_14/O[2]
                         net (fo=1, routed)           0.312     0.473    mb_block_i/GameIP_0/inst/HDMI_Controller_Instance/BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addrb[8]
    RAMB36_X0Y12         RAMB36E1                                     r  mb_block_i/GameIP_0/inst/HDMI_Controller_Instance/BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_microblaze_clk_wiz_1_1_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    mb_block_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  mb_block_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.876    mb_block_i/clk_wiz_1/inst/clk_in1_microblaze_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.269 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.735    mb_block_i/clk_wiz_1/inst/clk_out1_microblaze_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2937, routed)        0.874    -0.832    mb_block_i/GameIP_0/inst/HDMI_Controller_Instance/BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y12         RAMB36E1                                     r  mb_block_i/GameIP_0/inst/HDMI_Controller_Instance/BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.508    -0.325    
                         clock uncertainty            0.230    -0.094    
    RAMB36_X0Y12         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[13])
                                                      0.120     0.026    mb_block_i/GameIP_0/inst/HDMI_Controller_Instance/BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -0.026    
                         arrival time                           0.473    
  -------------------------------------------------------------------
                         slack                                  0.447    

Slack (MET) :             0.465ns  (arrival time - required time)
  Source:                 mb_block_i/GameIP_0/inst/vga/hc_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            mb_block_i/GameIP_0/inst/HDMI_Controller_Instance/BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_microblaze_clk_wiz_1_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_microblaze_clk_wiz_1_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_microblaze_clk_wiz_1_1_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.097ns  (logic 0.358ns (32.631%)  route 0.739ns (67.369%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.283ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.608ns
    Clock Pessimism Removal (CPR):    -0.508ns
  Clock Uncertainty:      0.230ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.139ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    mb_block_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  mb_block_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.649    mb_block_i/clk_wiz_1/inst/clk_in1_microblaze_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.714 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.225    mb_block_i/clk_wiz_1/inst/clk_out1_microblaze_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.199 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2937, routed)        0.549    -0.650    mb_block_i/GameIP_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -1.711 r  mb_block_i/GameIP_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.225    mb_block_i/GameIP_0/inst/clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.199 r  mb_block_i/GameIP_0/inst/clk_wiz/inst/clkout1_buf/O
                         net (fo=146, routed)         0.591    -0.608    mb_block_i/GameIP_0/inst/vga/CLK
    SLICE_X4Y56          FDCE                                         r  mb_block_i/GameIP_0/inst/vga/hc_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y56          FDCE (Prop_fdce_C_Q)         0.141    -0.467 r  mb_block_i/GameIP_0/inst/vga/hc_reg[8]/Q
                         net (fo=28, routed)          0.363    -0.105    mb_block_i/GameIP_0/inst/HDMI_Controller_Instance/Q[2]
    SLICE_X7Y59          LUT2 (Prop_lut2_I1_O)        0.045    -0.060 r  mb_block_i/GameIP_0/inst/HDMI_Controller_Instance/BRAM_i_19/O
                         net (fo=1, routed)           0.000    -0.060    mb_block_i/GameIP_0/inst/vga/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_1[1]
    SLICE_X7Y59          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.172     0.112 r  mb_block_i/GameIP_0/inst/vga/BRAM_i_15/O[3]
                         net (fo=1, routed)           0.377     0.489    mb_block_i/GameIP_0/inst/HDMI_Controller_Instance/BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addrb[5]
    RAMB36_X0Y12         RAMB36E1                                     r  mb_block_i/GameIP_0/inst/HDMI_Controller_Instance/BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_microblaze_clk_wiz_1_1_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    mb_block_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  mb_block_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.876    mb_block_i/clk_wiz_1/inst/clk_in1_microblaze_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.269 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.735    mb_block_i/clk_wiz_1/inst/clk_out1_microblaze_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2937, routed)        0.874    -0.832    mb_block_i/GameIP_0/inst/HDMI_Controller_Instance/BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y12         RAMB36E1                                     r  mb_block_i/GameIP_0/inst/HDMI_Controller_Instance/BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.508    -0.325    
                         clock uncertainty            0.230    -0.094    
    RAMB36_X0Y12         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[10])
                                                      0.118     0.024    mb_block_i/GameIP_0/inst/HDMI_Controller_Instance/BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -0.024    
                         arrival time                           0.489    
  -------------------------------------------------------------------
                         slack                                  0.465    

Slack (MET) :             0.466ns  (arrival time - required time)
  Source:                 mb_block_i/GameIP_0/inst/vga/hc_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            mb_block_i/GameIP_0/inst/HDMI_Controller_Instance/BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[5]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_microblaze_clk_wiz_1_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_microblaze_clk_wiz_1_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_microblaze_clk_wiz_1_1_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.163ns  (logic 0.141ns (12.124%)  route 1.022ns (87.876%))
  Logic Levels:           0  
  Clock Path Skew:        0.283ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.608ns
    Clock Pessimism Removal (CPR):    -0.508ns
  Clock Uncertainty:      0.230ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.139ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    mb_block_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  mb_block_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.649    mb_block_i/clk_wiz_1/inst/clk_in1_microblaze_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.714 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.225    mb_block_i/clk_wiz_1/inst/clk_out1_microblaze_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.199 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2937, routed)        0.549    -0.650    mb_block_i/GameIP_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -1.711 r  mb_block_i/GameIP_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.225    mb_block_i/GameIP_0/inst/clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.199 r  mb_block_i/GameIP_0/inst/clk_wiz/inst/clkout1_buf/O
                         net (fo=146, routed)         0.591    -0.608    mb_block_i/GameIP_0/inst/vga/CLK
    SLICE_X4Y55          FDCE                                         r  mb_block_i/GameIP_0/inst/vga/hc_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y55          FDCE (Prop_fdce_C_Q)         0.141    -0.467 r  mb_block_i/GameIP_0/inst/vga/hc_reg[5]/Q
                         net (fo=39, routed)          1.022     0.555    mb_block_i/GameIP_0/inst/HDMI_Controller_Instance/BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addrb[0]
    RAMB36_X0Y12         RAMB36E1                                     r  mb_block_i/GameIP_0/inst/HDMI_Controller_Instance/BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_microblaze_clk_wiz_1_1_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    mb_block_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  mb_block_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.876    mb_block_i/clk_wiz_1/inst/clk_in1_microblaze_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.269 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.735    mb_block_i/clk_wiz_1/inst/clk_out1_microblaze_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2937, routed)        0.874    -0.832    mb_block_i/GameIP_0/inst/HDMI_Controller_Instance/BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y12         RAMB36E1                                     r  mb_block_i/GameIP_0/inst/HDMI_Controller_Instance/BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.508    -0.325    
                         clock uncertainty            0.230    -0.094    
    RAMB36_X0Y12         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[5])
                                                      0.183     0.089    mb_block_i/GameIP_0/inst/HDMI_Controller_Instance/BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -0.089    
                         arrival time                           0.555    
  -------------------------------------------------------------------
                         slack                                  0.466    

Slack (MET) :             0.469ns  (arrival time - required time)
  Source:                 mb_block_i/GameIP_0/inst/vga/hc_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            mb_block_i/GameIP_0/inst/HDMI_Controller_Instance/BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_microblaze_clk_wiz_1_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_microblaze_clk_wiz_1_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_microblaze_clk_wiz_1_1_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.103ns  (logic 0.338ns (30.652%)  route 0.765ns (69.348%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.283ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.608ns
    Clock Pessimism Removal (CPR):    -0.508ns
  Clock Uncertainty:      0.230ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.139ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    mb_block_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  mb_block_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.649    mb_block_i/clk_wiz_1/inst/clk_in1_microblaze_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.714 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.225    mb_block_i/clk_wiz_1/inst/clk_out1_microblaze_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.199 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2937, routed)        0.549    -0.650    mb_block_i/GameIP_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -1.711 r  mb_block_i/GameIP_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.225    mb_block_i/GameIP_0/inst/clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.199 r  mb_block_i/GameIP_0/inst/clk_wiz/inst/clkout1_buf/O
                         net (fo=146, routed)         0.591    -0.608    mb_block_i/GameIP_0/inst/vga/CLK
    SLICE_X4Y56          FDCE                                         r  mb_block_i/GameIP_0/inst/vga/hc_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y56          FDCE (Prop_fdce_C_Q)         0.141    -0.467 r  mb_block_i/GameIP_0/inst/vga/hc_reg[8]/Q
                         net (fo=28, routed)          0.363    -0.105    mb_block_i/GameIP_0/inst/HDMI_Controller_Instance/Q[2]
    SLICE_X7Y59          LUT2 (Prop_lut2_I1_O)        0.045    -0.060 r  mb_block_i/GameIP_0/inst/HDMI_Controller_Instance/BRAM_i_19/O
                         net (fo=1, routed)           0.000    -0.060    mb_block_i/GameIP_0/inst/vga/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_1[1]
    SLICE_X7Y59          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.152     0.092 r  mb_block_i/GameIP_0/inst/vga/BRAM_i_15/O[2]
                         net (fo=1, routed)           0.402     0.495    mb_block_i/GameIP_0/inst/HDMI_Controller_Instance/BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addrb[4]
    RAMB36_X0Y12         RAMB36E1                                     r  mb_block_i/GameIP_0/inst/HDMI_Controller_Instance/BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_microblaze_clk_wiz_1_1_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    mb_block_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  mb_block_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.876    mb_block_i/clk_wiz_1/inst/clk_in1_microblaze_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.269 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.735    mb_block_i/clk_wiz_1/inst/clk_out1_microblaze_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2937, routed)        0.874    -0.832    mb_block_i/GameIP_0/inst/HDMI_Controller_Instance/BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y12         RAMB36E1                                     r  mb_block_i/GameIP_0/inst/HDMI_Controller_Instance/BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.508    -0.325    
                         clock uncertainty            0.230    -0.094    
    RAMB36_X0Y12         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[9])
                                                      0.120     0.026    mb_block_i/GameIP_0/inst/HDMI_Controller_Instance/BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -0.026    
                         arrival time                           0.495    
  -------------------------------------------------------------------
                         slack                                  0.469    

Slack (MET) :             0.478ns  (arrival time - required time)
  Source:                 mb_block_i/GameIP_0/inst/vga/hc_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            mb_block_i/GameIP_0/inst/HDMI_Controller_Instance/BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[12]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_microblaze_clk_wiz_1_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_microblaze_clk_wiz_1_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_microblaze_clk_wiz_1_1_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.112ns  (logic 0.432ns (38.834%)  route 0.680ns (61.166%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        0.283ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.608ns
    Clock Pessimism Removal (CPR):    -0.508ns
  Clock Uncertainty:      0.230ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.139ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    mb_block_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  mb_block_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.649    mb_block_i/clk_wiz_1/inst/clk_in1_microblaze_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.714 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.225    mb_block_i/clk_wiz_1/inst/clk_out1_microblaze_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.199 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2937, routed)        0.549    -0.650    mb_block_i/GameIP_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -1.711 r  mb_block_i/GameIP_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.225    mb_block_i/GameIP_0/inst/clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.199 r  mb_block_i/GameIP_0/inst/clk_wiz/inst/clkout1_buf/O
                         net (fo=146, routed)         0.591    -0.608    mb_block_i/GameIP_0/inst/vga/CLK
    SLICE_X4Y56          FDCE                                         r  mb_block_i/GameIP_0/inst/vga/hc_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y56          FDCE (Prop_fdce_C_Q)         0.141    -0.467 r  mb_block_i/GameIP_0/inst/vga/hc_reg[8]/Q
                         net (fo=28, routed)          0.363    -0.105    mb_block_i/GameIP_0/inst/HDMI_Controller_Instance/Q[2]
    SLICE_X7Y59          LUT2 (Prop_lut2_I1_O)        0.045    -0.060 r  mb_block_i/GameIP_0/inst/HDMI_Controller_Instance/BRAM_i_19/O
                         net (fo=1, routed)           0.000    -0.060    mb_block_i/GameIP_0/inst/vga/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_1[1]
    SLICE_X7Y59          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.155     0.095 r  mb_block_i/GameIP_0/inst/vga/BRAM_i_15/CO[3]
                         net (fo=1, routed)           0.000     0.095    mb_block_i/GameIP_0/inst/vga/BRAM_i_15_n_0
    SLICE_X7Y60          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.091     0.186 r  mb_block_i/GameIP_0/inst/vga/BRAM_i_14/O[1]
                         net (fo=1, routed)           0.318     0.504    mb_block_i/GameIP_0/inst/HDMI_Controller_Instance/BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addrb[7]
    RAMB36_X0Y12         RAMB36E1                                     r  mb_block_i/GameIP_0/inst/HDMI_Controller_Instance/BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_microblaze_clk_wiz_1_1_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    mb_block_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  mb_block_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.876    mb_block_i/clk_wiz_1/inst/clk_in1_microblaze_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.269 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.735    mb_block_i/clk_wiz_1/inst/clk_out1_microblaze_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2937, routed)        0.874    -0.832    mb_block_i/GameIP_0/inst/HDMI_Controller_Instance/BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y12         RAMB36E1                                     r  mb_block_i/GameIP_0/inst/HDMI_Controller_Instance/BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.508    -0.325    
                         clock uncertainty            0.230    -0.094    
    RAMB36_X0Y12         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[12])
                                                      0.121     0.027    mb_block_i/GameIP_0/inst/HDMI_Controller_Instance/BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -0.027    
                         arrival time                           0.504    
  -------------------------------------------------------------------
                         slack                                  0.478    

Slack (MET) :             0.662ns  (arrival time - required time)
  Source:                 mb_block_i/GameIP_0/inst/vga/hc_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            mb_block_i/GameIP_0/inst/HDMI_Controller_Instance/BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_microblaze_clk_wiz_1_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_microblaze_clk_wiz_1_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_microblaze_clk_wiz_1_1_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.297ns  (logic 0.256ns (19.741%)  route 1.041ns (80.259%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.283ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.608ns
    Clock Pessimism Removal (CPR):    -0.508ns
  Clock Uncertainty:      0.230ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.139ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    mb_block_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  mb_block_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.649    mb_block_i/clk_wiz_1/inst/clk_in1_microblaze_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.714 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.225    mb_block_i/clk_wiz_1/inst/clk_out1_microblaze_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.199 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2937, routed)        0.549    -0.650    mb_block_i/GameIP_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -1.711 r  mb_block_i/GameIP_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.225    mb_block_i/GameIP_0/inst/clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.199 r  mb_block_i/GameIP_0/inst/clk_wiz/inst/clkout1_buf/O
                         net (fo=146, routed)         0.591    -0.608    mb_block_i/GameIP_0/inst/vga/CLK
    SLICE_X4Y55          FDCE                                         r  mb_block_i/GameIP_0/inst/vga/hc_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y55          FDCE (Prop_fdce_C_Q)         0.141    -0.467 r  mb_block_i/GameIP_0/inst/vga/hc_reg[7]/Q
                         net (fo=30, routed)          0.671     0.204    mb_block_i/GameIP_0/inst/HDMI_Controller_Instance/Q[1]
    SLICE_X7Y59          LUT2 (Prop_lut2_I1_O)        0.045     0.249 r  mb_block_i/GameIP_0/inst/HDMI_Controller_Instance/BRAM_i_20/O
                         net (fo=1, routed)           0.000     0.249    mb_block_i/GameIP_0/inst/vga/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_1[0]
    SLICE_X7Y59          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     0.319 r  mb_block_i/GameIP_0/inst/vga/BRAM_i_15/O[0]
                         net (fo=1, routed)           0.370     0.689    mb_block_i/GameIP_0/inst/HDMI_Controller_Instance/BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addrb[2]
    RAMB36_X0Y12         RAMB36E1                                     r  mb_block_i/GameIP_0/inst/HDMI_Controller_Instance/BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_microblaze_clk_wiz_1_1_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    mb_block_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  mb_block_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.876    mb_block_i/clk_wiz_1/inst/clk_in1_microblaze_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.269 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.735    mb_block_i/clk_wiz_1/inst/clk_out1_microblaze_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2937, routed)        0.874    -0.832    mb_block_i/GameIP_0/inst/HDMI_Controller_Instance/BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y12         RAMB36E1                                     r  mb_block_i/GameIP_0/inst/HDMI_Controller_Instance/BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.508    -0.325    
                         clock uncertainty            0.230    -0.094    
    RAMB36_X0Y12         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[7])
                                                      0.121     0.027    mb_block_i/GameIP_0/inst/HDMI_Controller_Instance/BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -0.027    
                         arrival time                           0.689    
  -------------------------------------------------------------------
                         slack                                  0.662    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_microblaze_clk_wiz_1_1_1
  To Clock:  clk_out1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        0.810ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.260ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.810ns  (required time - arrival time)
  Source:                 mb_block_i/gpio_player_pos/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_microblaze_clk_wiz_1_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/srldly_0/srl[37].srl16_i/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_microblaze_clk_wiz_1_1_1 rise@30.000ns)
  Data Path Delay:        8.782ns  (logic 2.276ns (25.916%)  route 6.506ns (74.084%))
  Logic Levels:           10  (CARRY4=2 LUT4=1 LUT5=2 LUT6=5)
  Clock Path Skew:        -0.119ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.574ns = ( 38.426 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.972ns = ( 29.028 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.482ns
  Clock Uncertainty:      0.236ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.180ns
    Phase Error              (PE):    0.139ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_microblaze_clk_wiz_1_1_1 rise edge)
                                                     30.000    30.000 r  
    N15                                               0.000    30.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    30.000    mb_block_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.440    31.440 r  mb_block_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    32.673    mb_block_i/clk_wiz_1/inst/clk_in1_microblaze_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    25.709 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    27.375    mb_block_i/clk_wiz_1/inst/clk_out1_microblaze_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    27.471 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2937, routed)        1.557    29.028    mb_block_i/gpio_player_pos/U0/gpio_core_1/s_axi_aclk
    SLICE_X8Y56          FDRE                                         r  mb_block_i/gpio_player_pos/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y56          FDRE (Prop_fdre_C_Q)         0.518    29.546 f  mb_block_i/gpio_player_pos/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[30]/Q
                         net (fo=7, routed)           0.673    30.219    mb_block_i/GameIP_0/inst/color_instance/player_pos[1]
    SLICE_X8Y56          LUT4 (Prop_lut4_I2_O)        0.124    30.343 r  mb_block_i/GameIP_0/inst/color_instance/i__carry_i_8__2/O
                         net (fo=1, routed)           0.454    30.798    mb_block_i/GameIP_0/inst/vga/addr0_inferred__0/i__carry
    SLICE_X8Y54          LUT6 (Prop_lut6_I5_O)        0.124    30.922 r  mb_block_i/GameIP_0/inst/vga/i__carry_i_4/O
                         net (fo=1, routed)           0.000    30.922    mb_block_i/GameIP_0/inst/color_instance/vga_to_hdmi_i_277_1[3]
    SLICE_X8Y54          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    31.298 r  mb_block_i/GameIP_0/inst/color_instance/addr0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    31.298    mb_block_i/GameIP_0/inst/color_instance/addr0_inferred__0/i__carry_n_0
    SLICE_X8Y55          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    31.517 r  mb_block_i/GameIP_0/inst/color_instance/addr0_inferred__0/i__carry__0/O[0]
                         net (fo=20, routed)          0.899    32.416    mb_block_i/GameIP_0/inst/color_instance/addr0_inferred__0/i__carry__0_n_7
    SLICE_X9Y54          LUT6 (Prop_lut6_I3_O)        0.295    32.711 f  mb_block_i/GameIP_0/inst/color_instance/vga_to_hdmi_i_283/O
                         net (fo=1, routed)           0.665    33.375    mb_block_i/GameIP_0/inst/color_instance/player_data[13]
    SLICE_X9Y54          LUT6 (Prop_lut6_I3_O)        0.124    33.499 f  mb_block_i/GameIP_0/inst/color_instance/vga_to_hdmi_i_157/O
                         net (fo=2, routed)           0.704    34.204    mb_block_i/GameIP_0/inst/vga/vga_to_hdmi_i_16_2
    SLICE_X12Y54         LUT5 (Prop_lut5_I1_O)        0.124    34.328 f  mb_block_i/GameIP_0/inst/vga/vga_to_hdmi_i_62/O
                         net (fo=1, routed)           0.608    34.935    mb_block_i/GameIP_0/inst/vga/vga_to_hdmi_i_62_n_0
    SLICE_X12Y57         LUT6 (Prop_lut6_I3_O)        0.124    35.059 r  mb_block_i/GameIP_0/inst/vga/vga_to_hdmi_i_16/O
                         net (fo=13, routed)          0.902    35.961    mb_block_i/GameIP_0/inst/vga/vc_reg[5]_3
    SLICE_X9Y60          LUT5 (Prop_lut5_I0_O)        0.124    36.085 r  mb_block_i/GameIP_0/inst/vga/vga_to_hdmi_i_49/O
                         net (fo=2, routed)           0.989    37.074    mb_block_i/GameIP_0/inst/vga/vga_to_hdmi_i_49_n_0
    SLICE_X9Y59          LUT6 (Prop_lut6_I0_O)        0.124    37.198 r  mb_block_i/GameIP_0/inst/vga/vga_to_hdmi_i_12/O
                         net (fo=1, routed)           0.612    37.810    mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/srldly_0/data_i[12]
    SLICE_X8Y59          SRL16E                                       r  mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/srldly_0/srl[37].srl16_i/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    N15                                               0.000    40.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    40.000    mb_block_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370    41.370 r  mb_block_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.532    mb_block_i/clk_wiz_1/inst/clk_in1_microblaze_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    35.311 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    36.898    mb_block_i/clk_wiz_1/inst/clk_out1_microblaze_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.989 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2937, routed)        1.457    38.446    mb_block_i/GameIP_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    35.317 r  mb_block_i/GameIP_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.898    mb_block_i/GameIP_0/inst/clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    36.989 r  mb_block_i/GameIP_0/inst/clk_wiz/inst/clkout1_buf/O
                         net (fo=146, routed)         1.438    38.426    mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/srldly_0/pix_clk
    SLICE_X8Y59          SRL16E                                       r  mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/srldly_0/srl[37].srl16_i/CLK
                         clock pessimism              0.482    38.909    
                         clock uncertainty           -0.236    38.673    
    SLICE_X8Y59          SRL16E (Setup_srl16e_CLK_D)
                                                     -0.052    38.621    mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/srldly_0/srl[37].srl16_i
  -------------------------------------------------------------------
                         required time                         38.621    
                         arrival time                         -37.810    
  -------------------------------------------------------------------
                         slack                                  0.810    

Slack (MET) :             0.958ns  (required time - arrival time)
  Source:                 mb_block_i/gpio_player_pos/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_microblaze_clk_wiz_1_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/srldly_0/srl[30].srl16_i/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_microblaze_clk_wiz_1_1_1 rise@30.000ns)
  Data Path Delay:        8.669ns  (logic 2.276ns (26.256%)  route 6.393ns (73.744%))
  Logic Levels:           10  (CARRY4=2 LUT4=1 LUT5=1 LUT6=6)
  Clock Path Skew:        -0.119ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.574ns = ( 38.426 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.972ns = ( 29.028 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.482ns
  Clock Uncertainty:      0.236ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.180ns
    Phase Error              (PE):    0.139ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_microblaze_clk_wiz_1_1_1 rise edge)
                                                     30.000    30.000 r  
    N15                                               0.000    30.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    30.000    mb_block_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.440    31.440 r  mb_block_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    32.673    mb_block_i/clk_wiz_1/inst/clk_in1_microblaze_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    25.709 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    27.375    mb_block_i/clk_wiz_1/inst/clk_out1_microblaze_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    27.471 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2937, routed)        1.557    29.028    mb_block_i/gpio_player_pos/U0/gpio_core_1/s_axi_aclk
    SLICE_X8Y56          FDRE                                         r  mb_block_i/gpio_player_pos/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y56          FDRE (Prop_fdre_C_Q)         0.518    29.546 f  mb_block_i/gpio_player_pos/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[30]/Q
                         net (fo=7, routed)           0.673    30.219    mb_block_i/GameIP_0/inst/color_instance/player_pos[1]
    SLICE_X8Y56          LUT4 (Prop_lut4_I2_O)        0.124    30.343 r  mb_block_i/GameIP_0/inst/color_instance/i__carry_i_8__2/O
                         net (fo=1, routed)           0.454    30.798    mb_block_i/GameIP_0/inst/vga/addr0_inferred__0/i__carry
    SLICE_X8Y54          LUT6 (Prop_lut6_I5_O)        0.124    30.922 r  mb_block_i/GameIP_0/inst/vga/i__carry_i_4/O
                         net (fo=1, routed)           0.000    30.922    mb_block_i/GameIP_0/inst/color_instance/vga_to_hdmi_i_277_1[3]
    SLICE_X8Y54          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    31.298 r  mb_block_i/GameIP_0/inst/color_instance/addr0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    31.298    mb_block_i/GameIP_0/inst/color_instance/addr0_inferred__0/i__carry_n_0
    SLICE_X8Y55          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    31.517 r  mb_block_i/GameIP_0/inst/color_instance/addr0_inferred__0/i__carry__0/O[0]
                         net (fo=20, routed)          0.899    32.416    mb_block_i/GameIP_0/inst/color_instance/addr0_inferred__0/i__carry__0_n_7
    SLICE_X9Y54          LUT6 (Prop_lut6_I3_O)        0.295    32.711 f  mb_block_i/GameIP_0/inst/color_instance/vga_to_hdmi_i_283/O
                         net (fo=1, routed)           0.665    33.375    mb_block_i/GameIP_0/inst/color_instance/player_data[13]
    SLICE_X9Y54          LUT6 (Prop_lut6_I3_O)        0.124    33.499 f  mb_block_i/GameIP_0/inst/color_instance/vga_to_hdmi_i_157/O
                         net (fo=2, routed)           0.704    34.204    mb_block_i/GameIP_0/inst/vga/vga_to_hdmi_i_16_2
    SLICE_X12Y54         LUT5 (Prop_lut5_I1_O)        0.124    34.328 f  mb_block_i/GameIP_0/inst/vga/vga_to_hdmi_i_62/O
                         net (fo=1, routed)           0.608    34.935    mb_block_i/GameIP_0/inst/vga/vga_to_hdmi_i_62_n_0
    SLICE_X12Y57         LUT6 (Prop_lut6_I3_O)        0.124    35.059 r  mb_block_i/GameIP_0/inst/vga/vga_to_hdmi_i_16/O
                         net (fo=13, routed)          0.740    35.799    mb_block_i/GameIP_0/inst/vga/vc_reg[5]_3
    SLICE_X9Y62          LUT6 (Prop_lut6_I5_O)        0.124    35.923 r  mb_block_i/GameIP_0/inst/vga/vga_to_hdmi_i_33/O
                         net (fo=4, routed)           1.033    36.956    mb_block_i/GameIP_0/inst/vga/vga_to_hdmi_i_33_n_0
    SLICE_X9Y61          LUT6 (Prop_lut6_I0_O)        0.124    37.080 r  mb_block_i/GameIP_0/inst/vga/vga_to_hdmi_i_7/O
                         net (fo=1, routed)           0.617    37.697    mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/srldly_0/data_i[9]
    SLICE_X10Y61         SRL16E                                       r  mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/srldly_0/srl[30].srl16_i/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    N15                                               0.000    40.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    40.000    mb_block_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370    41.370 r  mb_block_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.532    mb_block_i/clk_wiz_1/inst/clk_in1_microblaze_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    35.311 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    36.898    mb_block_i/clk_wiz_1/inst/clk_out1_microblaze_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.989 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2937, routed)        1.457    38.446    mb_block_i/GameIP_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    35.317 r  mb_block_i/GameIP_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.898    mb_block_i/GameIP_0/inst/clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    36.989 r  mb_block_i/GameIP_0/inst/clk_wiz/inst/clkout1_buf/O
                         net (fo=146, routed)         1.438    38.426    mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/srldly_0/pix_clk
    SLICE_X10Y61         SRL16E                                       r  mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/srldly_0/srl[30].srl16_i/CLK
                         clock pessimism              0.482    38.909    
                         clock uncertainty           -0.236    38.673    
    SLICE_X10Y61         SRL16E (Setup_srl16e_CLK_D)
                                                     -0.018    38.655    mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/srldly_0/srl[30].srl16_i
  -------------------------------------------------------------------
                         required time                         38.655    
                         arrival time                         -37.697    
  -------------------------------------------------------------------
                         slack                                  0.958    

Slack (MET) :             1.128ns  (required time - arrival time)
  Source:                 mb_block_i/gpio_player_pos/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_microblaze_clk_wiz_1_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/srldly_0/srl[39].srl16_i/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_microblaze_clk_wiz_1_1_1 rise@30.000ns)
  Data Path Delay:        8.477ns  (logic 2.276ns (26.848%)  route 6.201ns (73.152%))
  Logic Levels:           10  (CARRY4=2 LUT4=1 LUT5=1 LUT6=6)
  Clock Path Skew:        -0.119ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.574ns = ( 38.426 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.972ns = ( 29.028 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.482ns
  Clock Uncertainty:      0.236ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.180ns
    Phase Error              (PE):    0.139ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_microblaze_clk_wiz_1_1_1 rise edge)
                                                     30.000    30.000 r  
    N15                                               0.000    30.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    30.000    mb_block_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.440    31.440 r  mb_block_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    32.673    mb_block_i/clk_wiz_1/inst/clk_in1_microblaze_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    25.709 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    27.375    mb_block_i/clk_wiz_1/inst/clk_out1_microblaze_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    27.471 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2937, routed)        1.557    29.028    mb_block_i/gpio_player_pos/U0/gpio_core_1/s_axi_aclk
    SLICE_X8Y56          FDRE                                         r  mb_block_i/gpio_player_pos/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y56          FDRE (Prop_fdre_C_Q)         0.518    29.546 f  mb_block_i/gpio_player_pos/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[30]/Q
                         net (fo=7, routed)           0.673    30.219    mb_block_i/GameIP_0/inst/color_instance/player_pos[1]
    SLICE_X8Y56          LUT4 (Prop_lut4_I2_O)        0.124    30.343 r  mb_block_i/GameIP_0/inst/color_instance/i__carry_i_8__2/O
                         net (fo=1, routed)           0.454    30.798    mb_block_i/GameIP_0/inst/vga/addr0_inferred__0/i__carry
    SLICE_X8Y54          LUT6 (Prop_lut6_I5_O)        0.124    30.922 r  mb_block_i/GameIP_0/inst/vga/i__carry_i_4/O
                         net (fo=1, routed)           0.000    30.922    mb_block_i/GameIP_0/inst/color_instance/vga_to_hdmi_i_277_1[3]
    SLICE_X8Y54          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    31.298 r  mb_block_i/GameIP_0/inst/color_instance/addr0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    31.298    mb_block_i/GameIP_0/inst/color_instance/addr0_inferred__0/i__carry_n_0
    SLICE_X8Y55          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    31.517 r  mb_block_i/GameIP_0/inst/color_instance/addr0_inferred__0/i__carry__0/O[0]
                         net (fo=20, routed)          0.899    32.416    mb_block_i/GameIP_0/inst/color_instance/addr0_inferred__0/i__carry__0_n_7
    SLICE_X9Y54          LUT6 (Prop_lut6_I3_O)        0.295    32.711 f  mb_block_i/GameIP_0/inst/color_instance/vga_to_hdmi_i_283/O
                         net (fo=1, routed)           0.665    33.375    mb_block_i/GameIP_0/inst/color_instance/player_data[13]
    SLICE_X9Y54          LUT6 (Prop_lut6_I3_O)        0.124    33.499 f  mb_block_i/GameIP_0/inst/color_instance/vga_to_hdmi_i_157/O
                         net (fo=2, routed)           0.704    34.204    mb_block_i/GameIP_0/inst/vga/vga_to_hdmi_i_16_2
    SLICE_X12Y54         LUT5 (Prop_lut5_I1_O)        0.124    34.328 f  mb_block_i/GameIP_0/inst/vga/vga_to_hdmi_i_62/O
                         net (fo=1, routed)           0.608    34.935    mb_block_i/GameIP_0/inst/vga/vga_to_hdmi_i_62_n_0
    SLICE_X12Y57         LUT6 (Prop_lut6_I3_O)        0.124    35.059 r  mb_block_i/GameIP_0/inst/vga/vga_to_hdmi_i_16/O
                         net (fo=13, routed)          0.743    35.802    mb_block_i/GameIP_0/inst/vga/vc_reg[5]_3
    SLICE_X9Y62          LUT6 (Prop_lut6_I1_O)        0.124    35.926 r  mb_block_i/GameIP_0/inst/vga/vga_to_hdmi_i_29/O
                         net (fo=6, routed)           0.828    36.754    mb_block_i/GameIP_0/inst/vga/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
    SLICE_X9Y61          LUT6 (Prop_lut6_I0_O)        0.124    36.878 r  mb_block_i/GameIP_0/inst/vga/vga_to_hdmi_i_10/O
                         net (fo=1, routed)           0.628    37.505    mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/srldly_0/data_i[14]
    SLICE_X8Y59          SRL16E                                       r  mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/srldly_0/srl[39].srl16_i/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    N15                                               0.000    40.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    40.000    mb_block_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370    41.370 r  mb_block_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.532    mb_block_i/clk_wiz_1/inst/clk_in1_microblaze_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    35.311 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    36.898    mb_block_i/clk_wiz_1/inst/clk_out1_microblaze_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.989 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2937, routed)        1.457    38.446    mb_block_i/GameIP_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    35.317 r  mb_block_i/GameIP_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.898    mb_block_i/GameIP_0/inst/clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    36.989 r  mb_block_i/GameIP_0/inst/clk_wiz/inst/clkout1_buf/O
                         net (fo=146, routed)         1.438    38.426    mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/srldly_0/pix_clk
    SLICE_X8Y59          SRL16E                                       r  mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/srldly_0/srl[39].srl16_i/CLK
                         clock pessimism              0.482    38.909    
                         clock uncertainty           -0.236    38.673    
    SLICE_X8Y59          SRL16E (Setup_srl16e_CLK_D)
                                                     -0.039    38.634    mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/srldly_0/srl[39].srl16_i
  -------------------------------------------------------------------
                         required time                         38.634    
                         arrival time                         -37.505    
  -------------------------------------------------------------------
                         slack                                  1.128    

Slack (MET) :             1.190ns  (required time - arrival time)
  Source:                 mb_block_i/gpio_player_pos/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_microblaze_clk_wiz_1_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/srldly_0/srl[29].srl16_i/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_microblaze_clk_wiz_1_1_1 rise@30.000ns)
  Data Path Delay:        8.403ns  (logic 2.276ns (27.086%)  route 6.127ns (72.914%))
  Logic Levels:           10  (CARRY4=2 LUT4=1 LUT5=2 LUT6=5)
  Clock Path Skew:        -0.119ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.574ns = ( 38.426 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.972ns = ( 29.028 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.482ns
  Clock Uncertainty:      0.236ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.180ns
    Phase Error              (PE):    0.139ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_microblaze_clk_wiz_1_1_1 rise edge)
                                                     30.000    30.000 r  
    N15                                               0.000    30.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    30.000    mb_block_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.440    31.440 r  mb_block_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    32.673    mb_block_i/clk_wiz_1/inst/clk_in1_microblaze_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    25.709 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    27.375    mb_block_i/clk_wiz_1/inst/clk_out1_microblaze_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    27.471 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2937, routed)        1.557    29.028    mb_block_i/gpio_player_pos/U0/gpio_core_1/s_axi_aclk
    SLICE_X8Y56          FDRE                                         r  mb_block_i/gpio_player_pos/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y56          FDRE (Prop_fdre_C_Q)         0.518    29.546 f  mb_block_i/gpio_player_pos/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[30]/Q
                         net (fo=7, routed)           0.673    30.219    mb_block_i/GameIP_0/inst/color_instance/player_pos[1]
    SLICE_X8Y56          LUT4 (Prop_lut4_I2_O)        0.124    30.343 r  mb_block_i/GameIP_0/inst/color_instance/i__carry_i_8__2/O
                         net (fo=1, routed)           0.454    30.798    mb_block_i/GameIP_0/inst/vga/addr0_inferred__0/i__carry
    SLICE_X8Y54          LUT6 (Prop_lut6_I5_O)        0.124    30.922 r  mb_block_i/GameIP_0/inst/vga/i__carry_i_4/O
                         net (fo=1, routed)           0.000    30.922    mb_block_i/GameIP_0/inst/color_instance/vga_to_hdmi_i_277_1[3]
    SLICE_X8Y54          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    31.298 r  mb_block_i/GameIP_0/inst/color_instance/addr0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    31.298    mb_block_i/GameIP_0/inst/color_instance/addr0_inferred__0/i__carry_n_0
    SLICE_X8Y55          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    31.517 r  mb_block_i/GameIP_0/inst/color_instance/addr0_inferred__0/i__carry__0/O[0]
                         net (fo=20, routed)          0.899    32.416    mb_block_i/GameIP_0/inst/color_instance/addr0_inferred__0/i__carry__0_n_7
    SLICE_X9Y54          LUT6 (Prop_lut6_I3_O)        0.295    32.711 f  mb_block_i/GameIP_0/inst/color_instance/vga_to_hdmi_i_283/O
                         net (fo=1, routed)           0.665    33.375    mb_block_i/GameIP_0/inst/color_instance/player_data[13]
    SLICE_X9Y54          LUT6 (Prop_lut6_I3_O)        0.124    33.499 f  mb_block_i/GameIP_0/inst/color_instance/vga_to_hdmi_i_157/O
                         net (fo=2, routed)           0.704    34.204    mb_block_i/GameIP_0/inst/vga/vga_to_hdmi_i_16_2
    SLICE_X12Y54         LUT5 (Prop_lut5_I1_O)        0.124    34.328 f  mb_block_i/GameIP_0/inst/vga/vga_to_hdmi_i_62/O
                         net (fo=1, routed)           0.608    34.935    mb_block_i/GameIP_0/inst/vga/vga_to_hdmi_i_62_n_0
    SLICE_X12Y57         LUT6 (Prop_lut6_I3_O)        0.124    35.059 r  mb_block_i/GameIP_0/inst/vga/vga_to_hdmi_i_16/O
                         net (fo=13, routed)          0.743    35.802    mb_block_i/GameIP_0/inst/vga/vc_reg[5]_3
    SLICE_X9Y62          LUT6 (Prop_lut6_I1_O)        0.124    35.926 r  mb_block_i/GameIP_0/inst/vga/vga_to_hdmi_i_29/O
                         net (fo=6, routed)           0.840    36.766    mb_block_i/GameIP_0/inst/vga/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
    SLICE_X8Y62          LUT5 (Prop_lut5_I2_O)        0.124    36.890 r  mb_block_i/GameIP_0/inst/vga/vga_to_hdmi_i_8/O
                         net (fo=1, routed)           0.541    37.431    mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/srldly_0/data_i[8]
    SLICE_X10Y61         SRL16E                                       r  mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/srldly_0/srl[29].srl16_i/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    N15                                               0.000    40.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    40.000    mb_block_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370    41.370 r  mb_block_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.532    mb_block_i/clk_wiz_1/inst/clk_in1_microblaze_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    35.311 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    36.898    mb_block_i/clk_wiz_1/inst/clk_out1_microblaze_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.989 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2937, routed)        1.457    38.446    mb_block_i/GameIP_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    35.317 r  mb_block_i/GameIP_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.898    mb_block_i/GameIP_0/inst/clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    36.989 r  mb_block_i/GameIP_0/inst/clk_wiz/inst/clkout1_buf/O
                         net (fo=146, routed)         1.438    38.426    mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/srldly_0/pix_clk
    SLICE_X10Y61         SRL16E                                       r  mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/srldly_0/srl[29].srl16_i/CLK
                         clock pessimism              0.482    38.909    
                         clock uncertainty           -0.236    38.673    
    SLICE_X10Y61         SRL16E (Setup_srl16e_CLK_D)
                                                     -0.052    38.621    mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/srldly_0/srl[29].srl16_i
  -------------------------------------------------------------------
                         required time                         38.621    
                         arrival time                         -37.431    
  -------------------------------------------------------------------
                         slack                                  1.190    

Slack (MET) :             1.192ns  (required time - arrival time)
  Source:                 mb_block_i/gpio_player_pos/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_microblaze_clk_wiz_1_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/srldly_0/srl[38].srl16_i/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_microblaze_clk_wiz_1_1_1 rise@30.000ns)
  Data Path Delay:        8.434ns  (logic 2.276ns (26.986%)  route 6.158ns (73.014%))
  Logic Levels:           10  (CARRY4=2 LUT4=1 LUT5=1 LUT6=6)
  Clock Path Skew:        -0.119ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.574ns = ( 38.426 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.972ns = ( 29.028 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.482ns
  Clock Uncertainty:      0.236ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.180ns
    Phase Error              (PE):    0.139ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_microblaze_clk_wiz_1_1_1 rise edge)
                                                     30.000    30.000 r  
    N15                                               0.000    30.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    30.000    mb_block_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.440    31.440 r  mb_block_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    32.673    mb_block_i/clk_wiz_1/inst/clk_in1_microblaze_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    25.709 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    27.375    mb_block_i/clk_wiz_1/inst/clk_out1_microblaze_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    27.471 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2937, routed)        1.557    29.028    mb_block_i/gpio_player_pos/U0/gpio_core_1/s_axi_aclk
    SLICE_X8Y56          FDRE                                         r  mb_block_i/gpio_player_pos/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y56          FDRE (Prop_fdre_C_Q)         0.518    29.546 f  mb_block_i/gpio_player_pos/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[30]/Q
                         net (fo=7, routed)           0.673    30.219    mb_block_i/GameIP_0/inst/color_instance/player_pos[1]
    SLICE_X8Y56          LUT4 (Prop_lut4_I2_O)        0.124    30.343 r  mb_block_i/GameIP_0/inst/color_instance/i__carry_i_8__2/O
                         net (fo=1, routed)           0.454    30.798    mb_block_i/GameIP_0/inst/vga/addr0_inferred__0/i__carry
    SLICE_X8Y54          LUT6 (Prop_lut6_I5_O)        0.124    30.922 r  mb_block_i/GameIP_0/inst/vga/i__carry_i_4/O
                         net (fo=1, routed)           0.000    30.922    mb_block_i/GameIP_0/inst/color_instance/vga_to_hdmi_i_277_1[3]
    SLICE_X8Y54          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    31.298 r  mb_block_i/GameIP_0/inst/color_instance/addr0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    31.298    mb_block_i/GameIP_0/inst/color_instance/addr0_inferred__0/i__carry_n_0
    SLICE_X8Y55          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    31.517 r  mb_block_i/GameIP_0/inst/color_instance/addr0_inferred__0/i__carry__0/O[0]
                         net (fo=20, routed)          0.899    32.416    mb_block_i/GameIP_0/inst/color_instance/addr0_inferred__0/i__carry__0_n_7
    SLICE_X9Y54          LUT6 (Prop_lut6_I3_O)        0.295    32.711 f  mb_block_i/GameIP_0/inst/color_instance/vga_to_hdmi_i_283/O
                         net (fo=1, routed)           0.665    33.375    mb_block_i/GameIP_0/inst/color_instance/player_data[13]
    SLICE_X9Y54          LUT6 (Prop_lut6_I3_O)        0.124    33.499 f  mb_block_i/GameIP_0/inst/color_instance/vga_to_hdmi_i_157/O
                         net (fo=2, routed)           0.704    34.204    mb_block_i/GameIP_0/inst/vga/vga_to_hdmi_i_16_2
    SLICE_X12Y54         LUT5 (Prop_lut5_I1_O)        0.124    34.328 f  mb_block_i/GameIP_0/inst/vga/vga_to_hdmi_i_62/O
                         net (fo=1, routed)           0.608    34.935    mb_block_i/GameIP_0/inst/vga/vga_to_hdmi_i_62_n_0
    SLICE_X12Y57         LUT6 (Prop_lut6_I3_O)        0.124    35.059 r  mb_block_i/GameIP_0/inst/vga/vga_to_hdmi_i_16/O
                         net (fo=13, routed)          0.743    35.802    mb_block_i/GameIP_0/inst/vga/vc_reg[5]_3
    SLICE_X9Y62          LUT6 (Prop_lut6_I1_O)        0.124    35.926 r  mb_block_i/GameIP_0/inst/vga/vga_to_hdmi_i_29/O
                         net (fo=6, routed)           0.892    36.818    mb_block_i/GameIP_0/inst/vga/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
    SLICE_X8Y61          LUT6 (Prop_lut6_I0_O)        0.124    36.942 r  mb_block_i/GameIP_0/inst/vga/vga_to_hdmi_i_11/O
                         net (fo=1, routed)           0.520    37.462    mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/srldly_0/data_i[13]
    SLICE_X8Y59          SRL16E                                       r  mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/srldly_0/srl[38].srl16_i/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    N15                                               0.000    40.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    40.000    mb_block_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370    41.370 r  mb_block_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.532    mb_block_i/clk_wiz_1/inst/clk_in1_microblaze_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    35.311 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    36.898    mb_block_i/clk_wiz_1/inst/clk_out1_microblaze_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.989 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2937, routed)        1.457    38.446    mb_block_i/GameIP_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    35.317 r  mb_block_i/GameIP_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.898    mb_block_i/GameIP_0/inst/clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    36.989 r  mb_block_i/GameIP_0/inst/clk_wiz/inst/clkout1_buf/O
                         net (fo=146, routed)         1.438    38.426    mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/srldly_0/pix_clk
    SLICE_X8Y59          SRL16E                                       r  mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/srldly_0/srl[38].srl16_i/CLK
                         clock pessimism              0.482    38.909    
                         clock uncertainty           -0.236    38.673    
    SLICE_X8Y59          SRL16E (Setup_srl16e_CLK_D)
                                                     -0.018    38.655    mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/srldly_0/srl[38].srl16_i
  -------------------------------------------------------------------
                         required time                         38.655    
                         arrival time                         -37.462    
  -------------------------------------------------------------------
                         slack                                  1.192    

Slack (MET) :             1.225ns  (required time - arrival time)
  Source:                 mb_block_i/gpio_player_pos/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_microblaze_clk_wiz_1_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/srldly_0/srl[36].srl16_i/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_microblaze_clk_wiz_1_1_1 rise@30.000ns)
  Data Path Delay:        8.372ns  (logic 2.479ns (29.610%)  route 5.893ns (70.390%))
  Logic Levels:           10  (CARRY4=2 LUT4=1 LUT5=2 LUT6=5)
  Clock Path Skew:        -0.119ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.574ns = ( 38.426 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.972ns = ( 29.028 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.482ns
  Clock Uncertainty:      0.236ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.180ns
    Phase Error              (PE):    0.139ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_microblaze_clk_wiz_1_1_1 rise edge)
                                                     30.000    30.000 r  
    N15                                               0.000    30.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    30.000    mb_block_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.440    31.440 r  mb_block_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    32.673    mb_block_i/clk_wiz_1/inst/clk_in1_microblaze_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    25.709 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    27.375    mb_block_i/clk_wiz_1/inst/clk_out1_microblaze_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    27.471 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2937, routed)        1.557    29.028    mb_block_i/gpio_player_pos/U0/gpio_core_1/s_axi_aclk
    SLICE_X8Y56          FDRE                                         r  mb_block_i/gpio_player_pos/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y56          FDRE (Prop_fdre_C_Q)         0.518    29.546 f  mb_block_i/gpio_player_pos/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[30]/Q
                         net (fo=7, routed)           0.673    30.219    mb_block_i/GameIP_0/inst/color_instance/player_pos[1]
    SLICE_X8Y56          LUT4 (Prop_lut4_I2_O)        0.124    30.343 r  mb_block_i/GameIP_0/inst/color_instance/i__carry_i_8__2/O
                         net (fo=1, routed)           0.454    30.798    mb_block_i/GameIP_0/inst/vga/addr0_inferred__0/i__carry
    SLICE_X8Y54          LUT6 (Prop_lut6_I5_O)        0.124    30.922 r  mb_block_i/GameIP_0/inst/vga/i__carry_i_4/O
                         net (fo=1, routed)           0.000    30.922    mb_block_i/GameIP_0/inst/color_instance/vga_to_hdmi_i_277_1[3]
    SLICE_X8Y54          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    31.298 r  mb_block_i/GameIP_0/inst/color_instance/addr0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    31.298    mb_block_i/GameIP_0/inst/color_instance/addr0_inferred__0/i__carry_n_0
    SLICE_X8Y55          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    31.517 r  mb_block_i/GameIP_0/inst/color_instance/addr0_inferred__0/i__carry__0/O[0]
                         net (fo=20, routed)          0.899    32.416    mb_block_i/GameIP_0/inst/color_instance/addr0_inferred__0/i__carry__0_n_7
    SLICE_X9Y54          LUT6 (Prop_lut6_I3_O)        0.295    32.711 f  mb_block_i/GameIP_0/inst/color_instance/vga_to_hdmi_i_283/O
                         net (fo=1, routed)           0.665    33.375    mb_block_i/GameIP_0/inst/color_instance/player_data[13]
    SLICE_X9Y54          LUT6 (Prop_lut6_I3_O)        0.124    33.499 f  mb_block_i/GameIP_0/inst/color_instance/vga_to_hdmi_i_157/O
                         net (fo=2, routed)           0.704    34.204    mb_block_i/GameIP_0/inst/vga/vga_to_hdmi_i_16_2
    SLICE_X12Y54         LUT5 (Prop_lut5_I1_O)        0.124    34.328 f  mb_block_i/GameIP_0/inst/vga/vga_to_hdmi_i_62/O
                         net (fo=1, routed)           0.608    34.935    mb_block_i/GameIP_0/inst/vga/vga_to_hdmi_i_62_n_0
    SLICE_X12Y57         LUT6 (Prop_lut6_I3_O)        0.124    35.059 r  mb_block_i/GameIP_0/inst/vga/vga_to_hdmi_i_16/O
                         net (fo=13, routed)          0.902    35.961    mb_block_i/GameIP_0/inst/vga/vc_reg[5]_3
    SLICE_X9Y60          LUT5 (Prop_lut5_I1_O)        0.119    36.080 r  mb_block_i/GameIP_0/inst/vga/vga_to_hdmi_i_51/O
                         net (fo=2, routed)           0.656    36.736    mb_block_i/GameIP_0/inst/vga/vga_to_hdmi_i_51_n_0
    SLICE_X9Y59          LUT6 (Prop_lut6_I2_O)        0.332    37.068 r  mb_block_i/GameIP_0/inst/vga/vga_to_hdmi_i_13/O
                         net (fo=1, routed)           0.332    37.400    mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/srldly_0/data_i[11]
    SLICE_X8Y59          SRL16E                                       r  mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/srldly_0/srl[36].srl16_i/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    N15                                               0.000    40.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    40.000    mb_block_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370    41.370 r  mb_block_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.532    mb_block_i/clk_wiz_1/inst/clk_in1_microblaze_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    35.311 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    36.898    mb_block_i/clk_wiz_1/inst/clk_out1_microblaze_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.989 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2937, routed)        1.457    38.446    mb_block_i/GameIP_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    35.317 r  mb_block_i/GameIP_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.898    mb_block_i/GameIP_0/inst/clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    36.989 r  mb_block_i/GameIP_0/inst/clk_wiz/inst/clkout1_buf/O
                         net (fo=146, routed)         1.438    38.426    mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/srldly_0/pix_clk
    SLICE_X8Y59          SRL16E                                       r  mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/srldly_0/srl[36].srl16_i/CLK
                         clock pessimism              0.482    38.909    
                         clock uncertainty           -0.236    38.673    
    SLICE_X8Y59          SRL16E (Setup_srl16e_CLK_D)
                                                     -0.047    38.626    mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/srldly_0/srl[36].srl16_i
  -------------------------------------------------------------------
                         required time                         38.626    
                         arrival time                         -37.400    
  -------------------------------------------------------------------
                         slack                                  1.225    

Slack (MET) :             1.344ns  (required time - arrival time)
  Source:                 mb_block_i/gpio_player_pos/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_microblaze_clk_wiz_1_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/srldly_0/srl[31].srl16_i/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_microblaze_clk_wiz_1_1_1 rise@30.000ns)
  Data Path Delay:        8.261ns  (logic 2.276ns (27.550%)  route 5.985ns (72.450%))
  Logic Levels:           10  (CARRY4=2 LUT4=1 LUT5=1 LUT6=6)
  Clock Path Skew:        -0.119ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.574ns = ( 38.426 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.972ns = ( 29.028 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.482ns
  Clock Uncertainty:      0.236ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.180ns
    Phase Error              (PE):    0.139ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_microblaze_clk_wiz_1_1_1 rise edge)
                                                     30.000    30.000 r  
    N15                                               0.000    30.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    30.000    mb_block_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.440    31.440 r  mb_block_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    32.673    mb_block_i/clk_wiz_1/inst/clk_in1_microblaze_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    25.709 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    27.375    mb_block_i/clk_wiz_1/inst/clk_out1_microblaze_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    27.471 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2937, routed)        1.557    29.028    mb_block_i/gpio_player_pos/U0/gpio_core_1/s_axi_aclk
    SLICE_X8Y56          FDRE                                         r  mb_block_i/gpio_player_pos/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y56          FDRE (Prop_fdre_C_Q)         0.518    29.546 f  mb_block_i/gpio_player_pos/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[30]/Q
                         net (fo=7, routed)           0.673    30.219    mb_block_i/GameIP_0/inst/color_instance/player_pos[1]
    SLICE_X8Y56          LUT4 (Prop_lut4_I2_O)        0.124    30.343 r  mb_block_i/GameIP_0/inst/color_instance/i__carry_i_8__2/O
                         net (fo=1, routed)           0.454    30.798    mb_block_i/GameIP_0/inst/vga/addr0_inferred__0/i__carry
    SLICE_X8Y54          LUT6 (Prop_lut6_I5_O)        0.124    30.922 r  mb_block_i/GameIP_0/inst/vga/i__carry_i_4/O
                         net (fo=1, routed)           0.000    30.922    mb_block_i/GameIP_0/inst/color_instance/vga_to_hdmi_i_277_1[3]
    SLICE_X8Y54          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    31.298 r  mb_block_i/GameIP_0/inst/color_instance/addr0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    31.298    mb_block_i/GameIP_0/inst/color_instance/addr0_inferred__0/i__carry_n_0
    SLICE_X8Y55          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    31.517 r  mb_block_i/GameIP_0/inst/color_instance/addr0_inferred__0/i__carry__0/O[0]
                         net (fo=20, routed)          0.899    32.416    mb_block_i/GameIP_0/inst/color_instance/addr0_inferred__0/i__carry__0_n_7
    SLICE_X9Y54          LUT6 (Prop_lut6_I3_O)        0.295    32.711 f  mb_block_i/GameIP_0/inst/color_instance/vga_to_hdmi_i_283/O
                         net (fo=1, routed)           0.665    33.375    mb_block_i/GameIP_0/inst/color_instance/player_data[13]
    SLICE_X9Y54          LUT6 (Prop_lut6_I3_O)        0.124    33.499 f  mb_block_i/GameIP_0/inst/color_instance/vga_to_hdmi_i_157/O
                         net (fo=2, routed)           0.704    34.204    mb_block_i/GameIP_0/inst/vga/vga_to_hdmi_i_16_2
    SLICE_X12Y54         LUT5 (Prop_lut5_I1_O)        0.124    34.328 f  mb_block_i/GameIP_0/inst/vga/vga_to_hdmi_i_62/O
                         net (fo=1, routed)           0.608    34.935    mb_block_i/GameIP_0/inst/vga/vga_to_hdmi_i_62_n_0
    SLICE_X12Y57         LUT6 (Prop_lut6_I3_O)        0.124    35.059 r  mb_block_i/GameIP_0/inst/vga/vga_to_hdmi_i_16/O
                         net (fo=13, routed)          0.743    35.802    mb_block_i/GameIP_0/inst/vga/vc_reg[5]_3
    SLICE_X9Y62          LUT6 (Prop_lut6_I1_O)        0.124    35.926 r  mb_block_i/GameIP_0/inst/vga/vga_to_hdmi_i_29/O
                         net (fo=6, routed)           0.621    36.547    mb_block_i/GameIP_0/inst/game/srl[31].srl16_i
    SLICE_X8Y61          LUT6 (Prop_lut6_I0_O)        0.124    36.671 r  mb_block_i/GameIP_0/inst/game/vga_to_hdmi_i_6/O
                         net (fo=1, routed)           0.618    37.289    mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/srldly_0/data_i[10]
    SLICE_X10Y61         SRL16E                                       r  mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/srldly_0/srl[31].srl16_i/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    N15                                               0.000    40.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    40.000    mb_block_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370    41.370 r  mb_block_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.532    mb_block_i/clk_wiz_1/inst/clk_in1_microblaze_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    35.311 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    36.898    mb_block_i/clk_wiz_1/inst/clk_out1_microblaze_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.989 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2937, routed)        1.457    38.446    mb_block_i/GameIP_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    35.317 r  mb_block_i/GameIP_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.898    mb_block_i/GameIP_0/inst/clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    36.989 r  mb_block_i/GameIP_0/inst/clk_wiz/inst/clkout1_buf/O
                         net (fo=146, routed)         1.438    38.426    mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/srldly_0/pix_clk
    SLICE_X10Y61         SRL16E                                       r  mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/srldly_0/srl[31].srl16_i/CLK
                         clock pessimism              0.482    38.909    
                         clock uncertainty           -0.236    38.673    
    SLICE_X10Y61         SRL16E (Setup_srl16e_CLK_D)
                                                     -0.039    38.634    mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/srldly_0/srl[31].srl16_i
  -------------------------------------------------------------------
                         required time                         38.634    
                         arrival time                         -37.289    
  -------------------------------------------------------------------
                         slack                                  1.344    

Slack (MET) :             1.374ns  (required time - arrival time)
  Source:                 mb_block_i/gpio_player_pos/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_microblaze_clk_wiz_1_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/srldly_0/srl[28].srl16_i/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_microblaze_clk_wiz_1_1_1 rise@30.000ns)
  Data Path Delay:        8.223ns  (logic 2.276ns (27.678%)  route 5.947ns (72.322%))
  Logic Levels:           10  (CARRY4=2 LUT4=1 LUT5=2 LUT6=5)
  Clock Path Skew:        -0.119ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.574ns = ( 38.426 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.972ns = ( 29.028 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.482ns
  Clock Uncertainty:      0.236ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.180ns
    Phase Error              (PE):    0.139ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_microblaze_clk_wiz_1_1_1 rise edge)
                                                     30.000    30.000 r  
    N15                                               0.000    30.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    30.000    mb_block_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.440    31.440 r  mb_block_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    32.673    mb_block_i/clk_wiz_1/inst/clk_in1_microblaze_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    25.709 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    27.375    mb_block_i/clk_wiz_1/inst/clk_out1_microblaze_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    27.471 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2937, routed)        1.557    29.028    mb_block_i/gpio_player_pos/U0/gpio_core_1/s_axi_aclk
    SLICE_X8Y56          FDRE                                         r  mb_block_i/gpio_player_pos/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y56          FDRE (Prop_fdre_C_Q)         0.518    29.546 f  mb_block_i/gpio_player_pos/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[30]/Q
                         net (fo=7, routed)           0.673    30.219    mb_block_i/GameIP_0/inst/color_instance/player_pos[1]
    SLICE_X8Y56          LUT4 (Prop_lut4_I2_O)        0.124    30.343 r  mb_block_i/GameIP_0/inst/color_instance/i__carry_i_8__2/O
                         net (fo=1, routed)           0.454    30.798    mb_block_i/GameIP_0/inst/vga/addr0_inferred__0/i__carry
    SLICE_X8Y54          LUT6 (Prop_lut6_I5_O)        0.124    30.922 r  mb_block_i/GameIP_0/inst/vga/i__carry_i_4/O
                         net (fo=1, routed)           0.000    30.922    mb_block_i/GameIP_0/inst/color_instance/vga_to_hdmi_i_277_1[3]
    SLICE_X8Y54          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    31.298 r  mb_block_i/GameIP_0/inst/color_instance/addr0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    31.298    mb_block_i/GameIP_0/inst/color_instance/addr0_inferred__0/i__carry_n_0
    SLICE_X8Y55          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    31.517 r  mb_block_i/GameIP_0/inst/color_instance/addr0_inferred__0/i__carry__0/O[0]
                         net (fo=20, routed)          0.899    32.416    mb_block_i/GameIP_0/inst/color_instance/addr0_inferred__0/i__carry__0_n_7
    SLICE_X9Y54          LUT6 (Prop_lut6_I3_O)        0.295    32.711 f  mb_block_i/GameIP_0/inst/color_instance/vga_to_hdmi_i_283/O
                         net (fo=1, routed)           0.665    33.375    mb_block_i/GameIP_0/inst/color_instance/player_data[13]
    SLICE_X9Y54          LUT6 (Prop_lut6_I3_O)        0.124    33.499 f  mb_block_i/GameIP_0/inst/color_instance/vga_to_hdmi_i_157/O
                         net (fo=2, routed)           0.704    34.204    mb_block_i/GameIP_0/inst/vga/vga_to_hdmi_i_16_2
    SLICE_X12Y54         LUT5 (Prop_lut5_I1_O)        0.124    34.328 f  mb_block_i/GameIP_0/inst/vga/vga_to_hdmi_i_62/O
                         net (fo=1, routed)           0.608    34.935    mb_block_i/GameIP_0/inst/vga/vga_to_hdmi_i_62_n_0
    SLICE_X12Y57         LUT6 (Prop_lut6_I3_O)        0.124    35.059 r  mb_block_i/GameIP_0/inst/vga/vga_to_hdmi_i_16/O
                         net (fo=13, routed)          0.740    35.799    mb_block_i/GameIP_0/inst/vga/vc_reg[5]_3
    SLICE_X9Y62          LUT6 (Prop_lut6_I5_O)        0.124    35.923 r  mb_block_i/GameIP_0/inst/vga/vga_to_hdmi_i_33/O
                         net (fo=4, routed)           0.663    36.586    mb_block_i/GameIP_0/inst/vga/vga_to_hdmi_i_33_n_0
    SLICE_X9Y62          LUT5 (Prop_lut5_I0_O)        0.124    36.710 r  mb_block_i/GameIP_0/inst/vga/vga_to_hdmi_i_9/O
                         net (fo=1, routed)           0.542    37.251    mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/srldly_0/data_i[7]
    SLICE_X10Y61         SRL16E                                       r  mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/srldly_0/srl[28].srl16_i/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    N15                                               0.000    40.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    40.000    mb_block_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370    41.370 r  mb_block_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.532    mb_block_i/clk_wiz_1/inst/clk_in1_microblaze_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    35.311 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    36.898    mb_block_i/clk_wiz_1/inst/clk_out1_microblaze_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.989 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2937, routed)        1.457    38.446    mb_block_i/GameIP_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    35.317 r  mb_block_i/GameIP_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.898    mb_block_i/GameIP_0/inst/clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    36.989 r  mb_block_i/GameIP_0/inst/clk_wiz/inst/clkout1_buf/O
                         net (fo=146, routed)         1.438    38.426    mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/srldly_0/pix_clk
    SLICE_X10Y61         SRL16E                                       r  mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/srldly_0/srl[28].srl16_i/CLK
                         clock pessimism              0.482    38.909    
                         clock uncertainty           -0.236    38.673    
    SLICE_X10Y61         SRL16E (Setup_srl16e_CLK_D)
                                                     -0.047    38.626    mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/srldly_0/srl[28].srl16_i
  -------------------------------------------------------------------
                         required time                         38.626    
                         arrival time                         -37.251    
  -------------------------------------------------------------------
                         slack                                  1.374    

Slack (MET) :             1.403ns  (required time - arrival time)
  Source:                 mb_block_i/GameIP_0/inst/HDMI_Controller_Instance/BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_microblaze_clk_wiz_1_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/srldly_0/srl[23].srl16_i/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_microblaze_clk_wiz_1_1_1 rise@30.000ns)
  Data Path Delay:        8.164ns  (logic 1.986ns (24.326%)  route 6.178ns (75.674%))
  Logic Levels:           7  (LUT3=1 LUT4=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.158ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.573ns = ( 38.427 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.932ns = ( 29.068 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.482ns
  Clock Uncertainty:      0.236ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.180ns
    Phase Error              (PE):    0.139ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_microblaze_clk_wiz_1_1_1 rise edge)
                                                     30.000    30.000 r  
    N15                                               0.000    30.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    30.000    mb_block_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.440    31.440 r  mb_block_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    32.673    mb_block_i/clk_wiz_1/inst/clk_in1_microblaze_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    25.709 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    27.375    mb_block_i/clk_wiz_1/inst/clk_out1_microblaze_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    27.471 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2937, routed)        1.596    29.068    mb_block_i/GameIP_0/inst/HDMI_Controller_Instance/BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y12         RAMB36E1                                     r  mb_block_i/GameIP_0/inst/HDMI_Controller_Instance/BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y12         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[2])
                                                      0.882    29.950 r  mb_block_i/GameIP_0/inst/HDMI_Controller_Instance/BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOBDO[2]
                         net (fo=5, routed)           1.296    31.245    mb_block_i/GameIP_0/inst/HDMI_Controller_Instance/user_dout[2]
    SLICE_X8Y62          LUT3 (Prop_lut3_I2_O)        0.153    31.398 r  mb_block_i/GameIP_0/inst/HDMI_Controller_Instance/vga_to_hdmi_i_365/O
                         net (fo=12, routed)          1.071    32.470    mb_block_i/GameIP_0/inst/HDMI_Controller_Instance/sel0[1]
    SLICE_X13Y73         LUT6 (Prop_lut6_I3_O)        0.331    32.801 r  mb_block_i/GameIP_0/inst/HDMI_Controller_Instance/vga_to_hdmi_i_357/O
                         net (fo=1, routed)           0.423    33.224    mb_block_i/GameIP_0/inst/HDMI_Controller_Instance/vga_to_hdmi_i_357_n_0
    SLICE_X12Y71         LUT4 (Prop_lut4_I2_O)        0.124    33.348 r  mb_block_i/GameIP_0/inst/HDMI_Controller_Instance/vga_to_hdmi_i_285/O
                         net (fo=1, routed)           0.731    34.079    mb_block_i/GameIP_0/inst/HDMI_Controller_Instance/vga_to_hdmi_i_285_n_0
    SLICE_X12Y67         LUT5 (Prop_lut5_I4_O)        0.124    34.203 r  mb_block_i/GameIP_0/inst/HDMI_Controller_Instance/vga_to_hdmi_i_165/O
                         net (fo=1, routed)           0.609    34.813    mb_block_i/GameIP_0/inst/HDMI_Controller_Instance/vga_to_hdmi_i_165_n_0
    SLICE_X14Y67         LUT6 (Prop_lut6_I3_O)        0.124    34.937 r  mb_block_i/GameIP_0/inst/HDMI_Controller_Instance/vga_to_hdmi_i_67/O
                         net (fo=1, routed)           0.535    35.471    mb_block_i/GameIP_0/inst/HDMI_Controller_Instance/vga_to_hdmi_i_67_n_0
    SLICE_X13Y66         LUT6 (Prop_lut6_I4_O)        0.124    35.595 r  mb_block_i/GameIP_0/inst/HDMI_Controller_Instance/vga_to_hdmi_i_17/O
                         net (fo=1, routed)           0.758    36.353    mb_block_i/GameIP_0/inst/game/srl[23].srl16_i_1
    SLICE_X11Y60         LUT6 (Prop_lut6_I4_O)        0.124    36.477 r  mb_block_i/GameIP_0/inst/game/vga_to_hdmi_i_2/O
                         net (fo=1, routed)           0.754    37.232    mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/srldly_0/data_i[6]
    SLICE_X10Y60         SRL16E                                       r  mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/srldly_0/srl[23].srl16_i/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    N15                                               0.000    40.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    40.000    mb_block_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370    41.370 r  mb_block_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.532    mb_block_i/clk_wiz_1/inst/clk_in1_microblaze_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    35.311 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    36.898    mb_block_i/clk_wiz_1/inst/clk_out1_microblaze_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.989 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2937, routed)        1.457    38.446    mb_block_i/GameIP_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    35.317 r  mb_block_i/GameIP_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.898    mb_block_i/GameIP_0/inst/clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    36.989 r  mb_block_i/GameIP_0/inst/clk_wiz/inst/clkout1_buf/O
                         net (fo=146, routed)         1.439    38.427    mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/srldly_0/pix_clk
    SLICE_X10Y60         SRL16E                                       r  mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/srldly_0/srl[23].srl16_i/CLK
                         clock pessimism              0.482    38.910    
                         clock uncertainty           -0.236    38.674    
    SLICE_X10Y60         SRL16E (Setup_srl16e_CLK_D)
                                                     -0.039    38.635    mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/srldly_0/srl[23].srl16_i
  -------------------------------------------------------------------
                         required time                         38.635    
                         arrival time                         -37.232    
  -------------------------------------------------------------------
                         slack                                  1.403    

Slack (MET) :             1.417ns  (required time - arrival time)
  Source:                 mb_block_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_microblaze_clk_wiz_1_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/serial_g/oserdes_m/RST
                            (rising edge-triggered cell OSERDESE2 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_microblaze_clk_wiz_1_1_1 rise@30.000ns)
  Data Path Delay:        7.463ns  (logic 0.774ns (10.371%)  route 6.689ns (89.629%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.490ns = ( 38.510 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.972ns = ( 29.028 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.482ns
  Clock Uncertainty:      0.236ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.180ns
    Phase Error              (PE):    0.139ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_microblaze_clk_wiz_1_1_1 rise edge)
                                                     30.000    30.000 r  
    N15                                               0.000    30.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    30.000    mb_block_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.440    31.440 r  mb_block_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    32.673    mb_block_i/clk_wiz_1/inst/clk_in1_microblaze_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    25.709 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    27.375    mb_block_i/clk_wiz_1/inst/clk_out1_microblaze_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    27.471 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2937, routed)        1.557    29.028    mb_block_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X50Y60         FDRE                                         r  mb_block_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y60         FDRE (Prop_fdre_C_Q)         0.478    29.506 f  mb_block_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=103, routed)         4.901    34.407    mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/encr/lopt
    SLICE_X9Y15          LUT2 (Prop_lut2_I0_O)        0.296    34.703 r  mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/encr/oserdes_m_i_1/O
                         net (fo=50, routed)          1.787    36.491    mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/serial_g/AR[0]
    OLOGIC_X0Y22         OSERDESE2                                    r  mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/serial_g/oserdes_m/RST
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    N15                                               0.000    40.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    40.000    mb_block_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370    41.370 r  mb_block_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.532    mb_block_i/clk_wiz_1/inst/clk_in1_microblaze_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    35.311 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    36.898    mb_block_i/clk_wiz_1/inst/clk_out1_microblaze_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.989 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2937, routed)        1.457    38.446    mb_block_i/GameIP_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    35.317 r  mb_block_i/GameIP_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.898    mb_block_i/GameIP_0/inst/clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    36.989 r  mb_block_i/GameIP_0/inst/clk_wiz/inst/clkout1_buf/O
                         net (fo=146, routed)         1.522    38.510    mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/serial_g/pix_clk
    OLOGIC_X0Y22         OSERDESE2                                    r  mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/serial_g/oserdes_m/CLKDIV
                         clock pessimism              0.482    38.993    
                         clock uncertainty           -0.236    38.757    
    OLOGIC_X0Y22         OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -0.849    37.908    mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/serial_g/oserdes_m
  -------------------------------------------------------------------
                         required time                         37.908    
                         arrival time                         -36.491    
  -------------------------------------------------------------------
                         slack                                  1.417    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.260ns  (arrival time - required time)
  Source:                 mb_block_i/GameIP_0/inst/game/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_microblaze_clk_wiz_1_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/srldly_0/srl[23].srl16_i/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_microblaze_clk_wiz_1_1_1 rise@0.000ns)
  Data Path Delay:        0.874ns  (logic 0.209ns (23.920%)  route 0.665ns (76.080%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.875ns
    Source Clock Delay      (SCD):    -0.637ns
    Clock Pessimism Removal (CPR):    -0.508ns
  Clock Uncertainty:      0.236ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.180ns
    Phase Error              (PE):    0.139ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_microblaze_clk_wiz_1_1_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    mb_block_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  mb_block_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.649    mb_block_i/clk_wiz_1/inst/clk_in1_microblaze_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.714 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.225    mb_block_i/clk_wiz_1/inst/clk_out1_microblaze_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.199 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2937, routed)        0.562    -0.637    mb_block_i/GameIP_0/inst/game/axi_aclk
    SLICE_X12Y60         FDRE                                         r  mb_block_i/GameIP_0/inst/game/FSM_sequential_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y60         FDRE (Prop_fdre_C_Q)         0.164    -0.473 r  mb_block_i/GameIP_0/inst/game/FSM_sequential_state_reg[1]/Q
                         net (fo=18, routed)          0.402    -0.071    mb_block_i/GameIP_0/inst/game/state[1]
    SLICE_X11Y60         LUT6 (Prop_lut6_I1_O)        0.045    -0.026 r  mb_block_i/GameIP_0/inst/game/vga_to_hdmi_i_2/O
                         net (fo=1, routed)           0.262     0.237    mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/srldly_0/data_i[6]
    SLICE_X10Y60         SRL16E                                       r  mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/srldly_0/srl[23].srl16_i/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    mb_block_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  mb_block_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.876    mb_block_i/clk_wiz_1/inst/clk_in1_microblaze_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.269 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.735    mb_block_i/clk_wiz_1/inst/clk_out1_microblaze_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2937, routed)        0.817    -0.890    mb_block_i/GameIP_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -2.265 r  mb_block_i/GameIP_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.735    mb_block_i/GameIP_0/inst/clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  mb_block_i/GameIP_0/inst/clk_wiz/inst/clkout1_buf/O
                         net (fo=146, routed)         0.831    -0.875    mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/srldly_0/pix_clk
    SLICE_X10Y60         SRL16E                                       r  mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/srldly_0/srl[23].srl16_i/CLK
                         clock pessimism              0.508    -0.367    
                         clock uncertainty            0.236    -0.131    
    SLICE_X10Y60         SRL16E (Hold_srl16e_CLK_D)
                                                      0.108    -0.023    mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/srldly_0/srl[23].srl16_i
  -------------------------------------------------------------------
                         required time                          0.023    
                         arrival time                           0.237    
  -------------------------------------------------------------------
                         slack                                  0.260    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 mb_block_i/GameIP_0/inst/game/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_microblaze_clk_wiz_1_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/srldly_0/srl[36].srl16_i/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_microblaze_clk_wiz_1_1_1 rise@0.000ns)
  Data Path Delay:        0.873ns  (logic 0.254ns (29.081%)  route 0.619ns (70.919%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.874ns
    Source Clock Delay      (SCD):    -0.637ns
    Clock Pessimism Removal (CPR):    -0.508ns
  Clock Uncertainty:      0.236ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.180ns
    Phase Error              (PE):    0.139ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_microblaze_clk_wiz_1_1_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    mb_block_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  mb_block_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.649    mb_block_i/clk_wiz_1/inst/clk_in1_microblaze_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.714 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.225    mb_block_i/clk_wiz_1/inst/clk_out1_microblaze_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.199 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2937, routed)        0.562    -0.637    mb_block_i/GameIP_0/inst/game/axi_aclk
    SLICE_X12Y60         FDRE                                         r  mb_block_i/GameIP_0/inst/game/FSM_sequential_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y60         FDRE (Prop_fdre_C_Q)         0.164    -0.473 r  mb_block_i/GameIP_0/inst/game/FSM_sequential_state_reg[1]/Q
                         net (fo=18, routed)          0.390    -0.084    mb_block_i/GameIP_0/inst/vga/state[1]
    SLICE_X9Y60          LUT5 (Prop_lut5_I3_O)        0.045    -0.039 r  mb_block_i/GameIP_0/inst/vga/vga_to_hdmi_i_49/O
                         net (fo=2, routed)           0.118     0.079    mb_block_i/GameIP_0/inst/vga/vga_to_hdmi_i_49_n_0
    SLICE_X9Y59          LUT6 (Prop_lut6_I0_O)        0.045     0.124 r  mb_block_i/GameIP_0/inst/vga/vga_to_hdmi_i_13/O
                         net (fo=1, routed)           0.112     0.236    mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/srldly_0/data_i[11]
    SLICE_X8Y59          SRL16E                                       r  mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/srldly_0/srl[36].srl16_i/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    mb_block_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  mb_block_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.876    mb_block_i/clk_wiz_1/inst/clk_in1_microblaze_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.269 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.735    mb_block_i/clk_wiz_1/inst/clk_out1_microblaze_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2937, routed)        0.817    -0.890    mb_block_i/GameIP_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -2.265 r  mb_block_i/GameIP_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.735    mb_block_i/GameIP_0/inst/clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  mb_block_i/GameIP_0/inst/clk_wiz/inst/clkout1_buf/O
                         net (fo=146, routed)         0.832    -0.874    mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/srldly_0/pix_clk
    SLICE_X8Y59          SRL16E                                       r  mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/srldly_0/srl[36].srl16_i/CLK
                         clock pessimism              0.508    -0.366    
                         clock uncertainty            0.236    -0.130    
    SLICE_X8Y59          SRL16E (Hold_srl16e_CLK_D)
                                                      0.102    -0.028    mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/srldly_0/srl[36].srl16_i
  -------------------------------------------------------------------
                         required time                          0.028    
                         arrival time                           0.236    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.315ns  (arrival time - required time)
  Source:                 mb_block_i/GameIP_0/inst/game/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_microblaze_clk_wiz_1_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/srldly_0/srl[38].srl16_i/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_microblaze_clk_wiz_1_1_1 rise@0.000ns)
  Data Path Delay:        0.916ns  (logic 0.254ns (27.730%)  route 0.662ns (72.270%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.874ns
    Source Clock Delay      (SCD):    -0.637ns
    Clock Pessimism Removal (CPR):    -0.508ns
  Clock Uncertainty:      0.236ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.180ns
    Phase Error              (PE):    0.139ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_microblaze_clk_wiz_1_1_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    mb_block_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  mb_block_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.649    mb_block_i/clk_wiz_1/inst/clk_in1_microblaze_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.714 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.225    mb_block_i/clk_wiz_1/inst/clk_out1_microblaze_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.199 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2937, routed)        0.562    -0.637    mb_block_i/GameIP_0/inst/game/axi_aclk
    SLICE_X12Y60         FDRE                                         r  mb_block_i/GameIP_0/inst/game/FSM_sequential_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y60         FDRE (Prop_fdre_C_Q)         0.164    -0.473 f  mb_block_i/GameIP_0/inst/game/FSM_sequential_state_reg[1]/Q
                         net (fo=18, routed)          0.309    -0.165    mb_block_i/GameIP_0/inst/vga/state[1]
    SLICE_X8Y60          LUT6 (Prop_lut6_I4_O)        0.045    -0.120 r  mb_block_i/GameIP_0/inst/vga/vga_to_hdmi_i_47/O
                         net (fo=1, routed)           0.178     0.058    mb_block_i/GameIP_0/inst/vga/vga_to_hdmi_i_47_n_0
    SLICE_X8Y61          LUT6 (Prop_lut6_I2_O)        0.045     0.103 r  mb_block_i/GameIP_0/inst/vga/vga_to_hdmi_i_11/O
                         net (fo=1, routed)           0.175     0.279    mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/srldly_0/data_i[13]
    SLICE_X8Y59          SRL16E                                       r  mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/srldly_0/srl[38].srl16_i/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    mb_block_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  mb_block_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.876    mb_block_i/clk_wiz_1/inst/clk_in1_microblaze_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.269 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.735    mb_block_i/clk_wiz_1/inst/clk_out1_microblaze_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2937, routed)        0.817    -0.890    mb_block_i/GameIP_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -2.265 r  mb_block_i/GameIP_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.735    mb_block_i/GameIP_0/inst/clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  mb_block_i/GameIP_0/inst/clk_wiz/inst/clkout1_buf/O
                         net (fo=146, routed)         0.832    -0.874    mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/srldly_0/pix_clk
    SLICE_X8Y59          SRL16E                                       r  mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/srldly_0/srl[38].srl16_i/CLK
                         clock pessimism              0.508    -0.366    
                         clock uncertainty            0.236    -0.130    
    SLICE_X8Y59          SRL16E (Hold_srl16e_CLK_D)
                                                      0.094    -0.036    mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/srldly_0/srl[38].srl16_i
  -------------------------------------------------------------------
                         required time                          0.036    
                         arrival time                           0.279    
  -------------------------------------------------------------------
                         slack                                  0.315    

Slack (MET) :             0.420ns  (arrival time - required time)
  Source:                 mb_block_i/GameIP_0/inst/game/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_microblaze_clk_wiz_1_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/srldly_0/srl[39].srl16_i/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_microblaze_clk_wiz_1_1_1 rise@0.000ns)
  Data Path Delay:        1.035ns  (logic 0.254ns (24.545%)  route 0.781ns (75.455%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.874ns
    Source Clock Delay      (SCD):    -0.637ns
    Clock Pessimism Removal (CPR):    -0.508ns
  Clock Uncertainty:      0.236ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.180ns
    Phase Error              (PE):    0.139ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_microblaze_clk_wiz_1_1_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    mb_block_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  mb_block_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.649    mb_block_i/clk_wiz_1/inst/clk_in1_microblaze_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.714 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.225    mb_block_i/clk_wiz_1/inst/clk_out1_microblaze_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.199 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2937, routed)        0.562    -0.637    mb_block_i/GameIP_0/inst/game/axi_aclk
    SLICE_X12Y60         FDRE                                         r  mb_block_i/GameIP_0/inst/game/FSM_sequential_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y60         FDRE (Prop_fdre_C_Q)         0.164    -0.473 r  mb_block_i/GameIP_0/inst/game/FSM_sequential_state_reg[1]/Q
                         net (fo=18, routed)          0.385    -0.089    mb_block_i/GameIP_0/inst/game/state[1]
    SLICE_X9Y61          LUT6 (Prop_lut6_I1_O)        0.045    -0.044 r  mb_block_i/GameIP_0/inst/game/vga_to_hdmi_i_45/O
                         net (fo=1, routed)           0.159     0.115    mb_block_i/GameIP_0/inst/vga/srl[39].srl16_i_0
    SLICE_X9Y61          LUT6 (Prop_lut6_I5_O)        0.045     0.160 r  mb_block_i/GameIP_0/inst/vga/vga_to_hdmi_i_10/O
                         net (fo=1, routed)           0.238     0.398    mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/srldly_0/data_i[14]
    SLICE_X8Y59          SRL16E                                       r  mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/srldly_0/srl[39].srl16_i/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    mb_block_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  mb_block_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.876    mb_block_i/clk_wiz_1/inst/clk_in1_microblaze_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.269 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.735    mb_block_i/clk_wiz_1/inst/clk_out1_microblaze_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2937, routed)        0.817    -0.890    mb_block_i/GameIP_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -2.265 r  mb_block_i/GameIP_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.735    mb_block_i/GameIP_0/inst/clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  mb_block_i/GameIP_0/inst/clk_wiz/inst/clkout1_buf/O
                         net (fo=146, routed)         0.832    -0.874    mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/srldly_0/pix_clk
    SLICE_X8Y59          SRL16E                                       r  mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/srldly_0/srl[39].srl16_i/CLK
                         clock pessimism              0.508    -0.366    
                         clock uncertainty            0.236    -0.130    
    SLICE_X8Y59          SRL16E (Hold_srl16e_CLK_D)
                                                      0.108    -0.022    mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/srldly_0/srl[39].srl16_i
  -------------------------------------------------------------------
                         required time                          0.022    
                         arrival time                           0.398    
  -------------------------------------------------------------------
                         slack                                  0.420    

Slack (MET) :             0.454ns  (arrival time - required time)
  Source:                 mb_block_i/GameIP_0/inst/game/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_microblaze_clk_wiz_1_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/srldly_0/srl[31].srl16_i/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_microblaze_clk_wiz_1_1_1 rise@0.000ns)
  Data Path Delay:        1.068ns  (logic 0.231ns (21.624%)  route 0.837ns (78.376%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.875ns
    Source Clock Delay      (SCD):    -0.637ns
    Clock Pessimism Removal (CPR):    -0.508ns
  Clock Uncertainty:      0.236ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.180ns
    Phase Error              (PE):    0.139ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_microblaze_clk_wiz_1_1_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    mb_block_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  mb_block_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.649    mb_block_i/clk_wiz_1/inst/clk_in1_microblaze_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.714 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.225    mb_block_i/clk_wiz_1/inst/clk_out1_microblaze_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.199 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2937, routed)        0.562    -0.637    mb_block_i/GameIP_0/inst/game/axi_aclk
    SLICE_X13Y60         FDRE                                         r  mb_block_i/GameIP_0/inst/game/FSM_sequential_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y60         FDRE (Prop_fdre_C_Q)         0.141    -0.496 r  mb_block_i/GameIP_0/inst/game/FSM_sequential_state_reg[0]/Q
                         net (fo=18, routed)          0.462    -0.035    mb_block_i/GameIP_0/inst/game/state[0]
    SLICE_X8Y61          LUT6 (Prop_lut6_I0_O)        0.045     0.010 r  mb_block_i/GameIP_0/inst/game/vga_to_hdmi_i_32/O
                         net (fo=1, routed)           0.149     0.160    mb_block_i/GameIP_0/inst/game/vga_to_hdmi_i_32_n_0
    SLICE_X8Y61          LUT6 (Prop_lut6_I5_O)        0.045     0.205 r  mb_block_i/GameIP_0/inst/game/vga_to_hdmi_i_6/O
                         net (fo=1, routed)           0.226     0.431    mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/srldly_0/data_i[10]
    SLICE_X10Y61         SRL16E                                       r  mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/srldly_0/srl[31].srl16_i/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    mb_block_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  mb_block_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.876    mb_block_i/clk_wiz_1/inst/clk_in1_microblaze_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.269 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.735    mb_block_i/clk_wiz_1/inst/clk_out1_microblaze_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2937, routed)        0.817    -0.890    mb_block_i/GameIP_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -2.265 r  mb_block_i/GameIP_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.735    mb_block_i/GameIP_0/inst/clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  mb_block_i/GameIP_0/inst/clk_wiz/inst/clkout1_buf/O
                         net (fo=146, routed)         0.831    -0.875    mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/srldly_0/pix_clk
    SLICE_X10Y61         SRL16E                                       r  mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/srldly_0/srl[31].srl16_i/CLK
                         clock pessimism              0.508    -0.367    
                         clock uncertainty            0.236    -0.131    
    SLICE_X10Y61         SRL16E (Hold_srl16e_CLK_D)
                                                      0.108    -0.023    mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/srldly_0/srl[31].srl16_i
  -------------------------------------------------------------------
                         required time                          0.023    
                         arrival time                           0.431    
  -------------------------------------------------------------------
                         slack                                  0.454    

Slack (MET) :             0.485ns  (arrival time - required time)
  Source:                 mb_block_i/GameIP_0/inst/HDMI_Controller_Instance/BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_microblaze_clk_wiz_1_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/srldly_0/srl[28].srl16_i/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_microblaze_clk_wiz_1_1_1 rise@0.000ns)
  Data Path Delay:        1.057ns  (logic 0.294ns (27.810%)  route 0.763ns (72.190%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.233ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.875ns
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    -0.508ns
  Clock Uncertainty:      0.236ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.180ns
    Phase Error              (PE):    0.139ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_microblaze_clk_wiz_1_1_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    mb_block_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  mb_block_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.649    mb_block_i/clk_wiz_1/inst/clk_in1_microblaze_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.714 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.225    mb_block_i/clk_wiz_1/inst/clk_out1_microblaze_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.199 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2937, routed)        0.598    -0.601    mb_block_i/GameIP_0/inst/HDMI_Controller_Instance/BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y12         RAMB36E1                                     r  mb_block_i/GameIP_0/inst/HDMI_Controller_Instance/BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y12         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[15])
                                                      0.204    -0.397 r  mb_block_i/GameIP_0/inst/HDMI_Controller_Instance/BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOBDO[15]
                         net (fo=4, routed)           0.423     0.026    mb_block_i/GameIP_0/inst/vga/doutb[0]
    SLICE_X9Y62          LUT6 (Prop_lut6_I5_O)        0.045     0.071 r  mb_block_i/GameIP_0/inst/vga/vga_to_hdmi_i_29/O
                         net (fo=6, routed)           0.166     0.237    mb_block_i/GameIP_0/inst/vga/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
    SLICE_X9Y62          LUT5 (Prop_lut5_I2_O)        0.045     0.282 r  mb_block_i/GameIP_0/inst/vga/vga_to_hdmi_i_9/O
                         net (fo=1, routed)           0.175     0.456    mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/srldly_0/data_i[7]
    SLICE_X10Y61         SRL16E                                       r  mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/srldly_0/srl[28].srl16_i/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    mb_block_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  mb_block_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.876    mb_block_i/clk_wiz_1/inst/clk_in1_microblaze_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.269 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.735    mb_block_i/clk_wiz_1/inst/clk_out1_microblaze_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2937, routed)        0.817    -0.890    mb_block_i/GameIP_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -2.265 r  mb_block_i/GameIP_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.735    mb_block_i/GameIP_0/inst/clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  mb_block_i/GameIP_0/inst/clk_wiz/inst/clkout1_buf/O
                         net (fo=146, routed)         0.831    -0.875    mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/srldly_0/pix_clk
    SLICE_X10Y61         SRL16E                                       r  mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/srldly_0/srl[28].srl16_i/CLK
                         clock pessimism              0.508    -0.367    
                         clock uncertainty            0.236    -0.131    
    SLICE_X10Y61         SRL16E (Hold_srl16e_CLK_D)
                                                      0.102    -0.029    mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/srldly_0/srl[28].srl16_i
  -------------------------------------------------------------------
                         required time                          0.029    
                         arrival time                           0.456    
  -------------------------------------------------------------------
                         slack                                  0.485    

Slack (MET) :             0.495ns  (arrival time - required time)
  Source:                 mb_block_i/GameIP_0/inst/game/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_microblaze_clk_wiz_1_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/srldly_0/srl[30].srl16_i/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_microblaze_clk_wiz_1_1_1 rise@0.000ns)
  Data Path Delay:        1.095ns  (logic 0.321ns (29.323%)  route 0.774ns (70.677%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.875ns
    Source Clock Delay      (SCD):    -0.637ns
    Clock Pessimism Removal (CPR):    -0.508ns
  Clock Uncertainty:      0.236ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.180ns
    Phase Error              (PE):    0.139ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_microblaze_clk_wiz_1_1_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    mb_block_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  mb_block_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.649    mb_block_i/clk_wiz_1/inst/clk_in1_microblaze_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.714 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.225    mb_block_i/clk_wiz_1/inst/clk_out1_microblaze_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.199 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2937, routed)        0.562    -0.637    mb_block_i/GameIP_0/inst/game/axi_aclk
    SLICE_X12Y60         FDRE                                         r  mb_block_i/GameIP_0/inst/game/FSM_sequential_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y60         FDRE (Prop_fdre_C_Q)         0.164    -0.473 f  mb_block_i/GameIP_0/inst/game/FSM_sequential_state_reg[1]/Q
                         net (fo=18, routed)          0.395    -0.079    mb_block_i/GameIP_0/inst/vga/state[1]
    SLICE_X8Y60          LUT5 (Prop_lut5_I3_O)        0.046    -0.033 r  mb_block_i/GameIP_0/inst/vga/vga_to_hdmi_i_22/O
                         net (fo=4, routed)           0.157     0.124    mb_block_i/GameIP_0/inst/vga/FSM_sequential_state_reg[1]
    SLICE_X9Y61          LUT6 (Prop_lut6_I4_O)        0.111     0.235 r  mb_block_i/GameIP_0/inst/vga/vga_to_hdmi_i_7/O
                         net (fo=1, routed)           0.223     0.458    mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/srldly_0/data_i[9]
    SLICE_X10Y61         SRL16E                                       r  mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/srldly_0/srl[30].srl16_i/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    mb_block_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  mb_block_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.876    mb_block_i/clk_wiz_1/inst/clk_in1_microblaze_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.269 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.735    mb_block_i/clk_wiz_1/inst/clk_out1_microblaze_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2937, routed)        0.817    -0.890    mb_block_i/GameIP_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -2.265 r  mb_block_i/GameIP_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.735    mb_block_i/GameIP_0/inst/clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  mb_block_i/GameIP_0/inst/clk_wiz/inst/clkout1_buf/O
                         net (fo=146, routed)         0.831    -0.875    mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/srldly_0/pix_clk
    SLICE_X10Y61         SRL16E                                       r  mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/srldly_0/srl[30].srl16_i/CLK
                         clock pessimism              0.508    -0.367    
                         clock uncertainty            0.236    -0.131    
    SLICE_X10Y61         SRL16E (Hold_srl16e_CLK_D)
                                                      0.094    -0.037    mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/srldly_0/srl[30].srl16_i
  -------------------------------------------------------------------
                         required time                          0.037    
                         arrival time                           0.458    
  -------------------------------------------------------------------
                         slack                                  0.495    

Slack (MET) :             0.521ns  (arrival time - required time)
  Source:                 mb_block_i/GameIP_0/inst/game/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_microblaze_clk_wiz_1_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/srldly_0/srl[22].srl16_i/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_microblaze_clk_wiz_1_1_1 rise@0.000ns)
  Data Path Delay:        1.121ns  (logic 0.321ns (28.640%)  route 0.800ns (71.360%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.875ns
    Source Clock Delay      (SCD):    -0.637ns
    Clock Pessimism Removal (CPR):    -0.508ns
  Clock Uncertainty:      0.236ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.180ns
    Phase Error              (PE):    0.139ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_microblaze_clk_wiz_1_1_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    mb_block_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  mb_block_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.649    mb_block_i/clk_wiz_1/inst/clk_in1_microblaze_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.714 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.225    mb_block_i/clk_wiz_1/inst/clk_out1_microblaze_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.199 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2937, routed)        0.562    -0.637    mb_block_i/GameIP_0/inst/game/axi_aclk
    SLICE_X12Y60         FDRE                                         r  mb_block_i/GameIP_0/inst/game/FSM_sequential_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y60         FDRE (Prop_fdre_C_Q)         0.164    -0.473 f  mb_block_i/GameIP_0/inst/game/FSM_sequential_state_reg[1]/Q
                         net (fo=18, routed)          0.395    -0.079    mb_block_i/GameIP_0/inst/vga/state[1]
    SLICE_X8Y60          LUT5 (Prop_lut5_I3_O)        0.046    -0.033 r  mb_block_i/GameIP_0/inst/vga/vga_to_hdmi_i_22/O
                         net (fo=4, routed)           0.235     0.203    mb_block_i/GameIP_0/inst/HDMI_Controller_Instance/srl[20].srl16_i_0
    SLICE_X12Y60         LUT5 (Prop_lut5_I4_O)        0.111     0.314 r  mb_block_i/GameIP_0/inst/HDMI_Controller_Instance/vga_to_hdmi_i_3/O
                         net (fo=1, routed)           0.170     0.484    mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/srldly_0/data_i[5]
    SLICE_X10Y60         SRL16E                                       r  mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/srldly_0/srl[22].srl16_i/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    mb_block_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  mb_block_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.876    mb_block_i/clk_wiz_1/inst/clk_in1_microblaze_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.269 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.735    mb_block_i/clk_wiz_1/inst/clk_out1_microblaze_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2937, routed)        0.817    -0.890    mb_block_i/GameIP_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -2.265 r  mb_block_i/GameIP_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.735    mb_block_i/GameIP_0/inst/clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  mb_block_i/GameIP_0/inst/clk_wiz/inst/clkout1_buf/O
                         net (fo=146, routed)         0.831    -0.875    mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/srldly_0/pix_clk
    SLICE_X10Y60         SRL16E                                       r  mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/srldly_0/srl[22].srl16_i/CLK
                         clock pessimism              0.508    -0.367    
                         clock uncertainty            0.236    -0.131    
    SLICE_X10Y60         SRL16E (Hold_srl16e_CLK_D)
                                                      0.094    -0.037    mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/srldly_0/srl[22].srl16_i
  -------------------------------------------------------------------
                         required time                          0.037    
                         arrival time                           0.484    
  -------------------------------------------------------------------
                         slack                                  0.521    

Slack (MET) :             0.532ns  (arrival time - required time)
  Source:                 mb_block_i/GameIP_0/inst/HDMI_Controller_Instance/BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_microblaze_clk_wiz_1_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/srldly_0/srl[29].srl16_i/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_microblaze_clk_wiz_1_1_1 rise@0.000ns)
  Data Path Delay:        1.111ns  (logic 0.294ns (26.458%)  route 0.817ns (73.542%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.233ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.875ns
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    -0.508ns
  Clock Uncertainty:      0.236ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.180ns
    Phase Error              (PE):    0.139ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_microblaze_clk_wiz_1_1_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    mb_block_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  mb_block_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.649    mb_block_i/clk_wiz_1/inst/clk_in1_microblaze_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.714 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.225    mb_block_i/clk_wiz_1/inst/clk_out1_microblaze_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.199 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2937, routed)        0.598    -0.601    mb_block_i/GameIP_0/inst/HDMI_Controller_Instance/BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y12         RAMB36E1                                     r  mb_block_i/GameIP_0/inst/HDMI_Controller_Instance/BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y12         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[15])
                                                      0.204    -0.397 r  mb_block_i/GameIP_0/inst/HDMI_Controller_Instance/BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOBDO[15]
                         net (fo=4, routed)           0.422     0.025    mb_block_i/GameIP_0/inst/vga/doutb[0]
    SLICE_X9Y62          LUT6 (Prop_lut6_I0_O)        0.045     0.070 r  mb_block_i/GameIP_0/inst/vga/vga_to_hdmi_i_33/O
                         net (fo=4, routed)           0.221     0.291    mb_block_i/GameIP_0/inst/vga/vga_to_hdmi_i_33_n_0
    SLICE_X8Y62          LUT5 (Prop_lut5_I0_O)        0.045     0.336 r  mb_block_i/GameIP_0/inst/vga/vga_to_hdmi_i_8/O
                         net (fo=1, routed)           0.174     0.510    mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/srldly_0/data_i[8]
    SLICE_X10Y61         SRL16E                                       r  mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/srldly_0/srl[29].srl16_i/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    mb_block_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  mb_block_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.876    mb_block_i/clk_wiz_1/inst/clk_in1_microblaze_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.269 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.735    mb_block_i/clk_wiz_1/inst/clk_out1_microblaze_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2937, routed)        0.817    -0.890    mb_block_i/GameIP_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -2.265 r  mb_block_i/GameIP_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.735    mb_block_i/GameIP_0/inst/clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  mb_block_i/GameIP_0/inst/clk_wiz/inst/clkout1_buf/O
                         net (fo=146, routed)         0.831    -0.875    mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/srldly_0/pix_clk
    SLICE_X10Y61         SRL16E                                       r  mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/srldly_0/srl[29].srl16_i/CLK
                         clock pessimism              0.508    -0.367    
                         clock uncertainty            0.236    -0.131    
    SLICE_X10Y61         SRL16E (Hold_srl16e_CLK_D)
                                                      0.109    -0.022    mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/srldly_0/srl[29].srl16_i
  -------------------------------------------------------------------
                         required time                          0.022    
                         arrival time                           0.510    
  -------------------------------------------------------------------
                         slack                                  0.532    

Slack (MET) :             0.552ns  (arrival time - required time)
  Source:                 mb_block_i/GameIP_0/inst/game/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_microblaze_clk_wiz_1_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/srldly_0/srl[37].srl16_i/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_microblaze_clk_wiz_1_1_1 rise@0.000ns)
  Data Path Delay:        1.168ns  (logic 0.276ns (23.621%)  route 0.892ns (76.379%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.874ns
    Source Clock Delay      (SCD):    -0.637ns
    Clock Pessimism Removal (CPR):    -0.508ns
  Clock Uncertainty:      0.236ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.180ns
    Phase Error              (PE):    0.139ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_microblaze_clk_wiz_1_1_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    mb_block_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  mb_block_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.649    mb_block_i/clk_wiz_1/inst/clk_in1_microblaze_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.714 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.225    mb_block_i/clk_wiz_1/inst/clk_out1_microblaze_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.199 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2937, routed)        0.562    -0.637    mb_block_i/GameIP_0/inst/game/axi_aclk
    SLICE_X13Y60         FDRE                                         r  mb_block_i/GameIP_0/inst/game/FSM_sequential_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y60         FDRE (Prop_fdre_C_Q)         0.141    -0.496 r  mb_block_i/GameIP_0/inst/game/FSM_sequential_state_reg[0]/Q
                         net (fo=18, routed)          0.412    -0.085    mb_block_i/GameIP_0/inst/vga/state[0]
    SLICE_X9Y60          LUT4 (Prop_lut4_I3_O)        0.045    -0.040 r  mb_block_i/GameIP_0/inst/vga/vga_to_hdmi_i_125/O
                         net (fo=3, routed)           0.234     0.194    mb_block_i/GameIP_0/inst/vga/vga_to_hdmi_i_125_n_0
    SLICE_X9Y59          LUT3 (Prop_lut3_I0_O)        0.045     0.239 r  mb_block_i/GameIP_0/inst/vga/vga_to_hdmi_i_54/O
                         net (fo=1, routed)           0.049     0.288    mb_block_i/GameIP_0/inst/vga/vga_to_hdmi_i_54_n_0
    SLICE_X9Y59          LUT6 (Prop_lut6_I5_O)        0.045     0.333 r  mb_block_i/GameIP_0/inst/vga/vga_to_hdmi_i_12/O
                         net (fo=1, routed)           0.198     0.531    mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/srldly_0/data_i[12]
    SLICE_X8Y59          SRL16E                                       r  mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/srldly_0/srl[37].srl16_i/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    mb_block_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  mb_block_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.876    mb_block_i/clk_wiz_1/inst/clk_in1_microblaze_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.269 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.735    mb_block_i/clk_wiz_1/inst/clk_out1_microblaze_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2937, routed)        0.817    -0.890    mb_block_i/GameIP_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -2.265 r  mb_block_i/GameIP_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.735    mb_block_i/GameIP_0/inst/clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  mb_block_i/GameIP_0/inst/clk_wiz/inst/clkout1_buf/O
                         net (fo=146, routed)         0.832    -0.874    mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/srldly_0/pix_clk
    SLICE_X8Y59          SRL16E                                       r  mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/srldly_0/srl[37].srl16_i/CLK
                         clock pessimism              0.508    -0.366    
                         clock uncertainty            0.236    -0.130    
    SLICE_X8Y59          SRL16E (Hold_srl16e_CLK_D)
                                                      0.109    -0.021    mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/srldly_0/srl[37].srl16_i
  -------------------------------------------------------------------
                         required time                          0.021    
                         arrival time                           0.531    
  -------------------------------------------------------------------
                         slack                                  0.552    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out3_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        1.311ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.697ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.311ns  (required time - arrival time)
  Source:                 mb_block_i/GameIP_0/inst/Timer/seconds_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/srldly_0/srl[21].srl16_i/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@120.000ns - clk_out3_clk_wiz_0_1 rise@100.000ns)
  Data Path Delay:        18.149ns  (logic 6.509ns (35.864%)  route 11.640ns (64.136%))
  Logic Levels:           23  (CARRY4=7 LUT2=1 LUT3=2 LUT4=1 LUT5=6 LUT6=6)
  Clock Path Skew:        -0.262ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.573ns = ( 118.427 - 120.000 ) 
    Source Clock Delay      (SCD):    -0.914ns = ( 99.086 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.397ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                    100.000   100.000 r  
    N15                                               0.000   100.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000   100.000    mb_block_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.440   101.440 r  mb_block_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   102.673    mb_block_i/clk_wiz_1/inst/clk_in1_microblaze_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    95.709 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    97.375    mb_block_i/clk_wiz_1/inst/clk_out1_microblaze_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    97.471 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2937, routed)        1.575    99.046    mb_block_i/GameIP_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.333    95.714 r  mb_block_i/GameIP_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    97.375    mb_block_i/GameIP_0/inst/clk_wiz/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.096    97.471 r  mb_block_i/GameIP_0/inst/clk_wiz/inst/clkout3_buf/O
                         net (fo=38, routed)          1.615    99.086    mb_block_i/GameIP_0/inst/Timer/CLK
    SLICE_X1Y68          FDRE                                         r  mb_block_i/GameIP_0/inst/Timer/seconds_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y68          FDRE (Prop_fdre_C_Q)         0.456    99.542 r  mb_block_i/GameIP_0/inst/Timer/seconds_reg[12]/Q
                         net (fo=20, routed)          1.188   100.730    mb_block_i/GameIP_0/inst/Timer/seconds_reg[15]_1[12]
    SLICE_X1Y62          LUT3 (Prop_lut3_I0_O)        0.124   100.854 r  mb_block_i/GameIP_0/inst/Timer/BOTTOM_NUM5__4_carry__1_i_4/O
                         net (fo=2, routed)           0.486   101.339    mb_block_i/GameIP_0/inst/color_instance/bot_draw/i__carry__0_i_5__0[0]
    SLICE_X2Y62          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550   101.889 r  mb_block_i/GameIP_0/inst/color_instance/bot_draw/BOTTOM_NUM5__4_carry__1/CO[3]
                         net (fo=1, routed)           0.000   101.889    mb_block_i/GameIP_0/inst/color_instance/bot_draw/BOTTOM_NUM5__4_carry__1_n_0
    SLICE_X2Y63          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219   102.108 r  mb_block_i/GameIP_0/inst/color_instance/bot_draw/BOTTOM_NUM5__4_carry__2/O[0]
                         net (fo=9, routed)           0.666   102.774    mb_block_i/GameIP_0/inst/color_instance/bot_draw/seconds_reg[12][1]
    SLICE_X3Y63          LUT2 (Prop_lut2_I0_O)        0.295   103.069 r  mb_block_i/GameIP_0/inst/color_instance/bot_draw/BOTTOM_NUM5__42_carry__0_i_3/O
                         net (fo=1, routed)           0.000   103.069    mb_block_i/GameIP_0/inst/color_instance/bot_draw/BOTTOM_NUM5__42_carry__0_i_3_n_0
    SLICE_X3Y63          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   103.619 r  mb_block_i/GameIP_0/inst/color_instance/bot_draw/BOTTOM_NUM5__42_carry__0/CO[3]
                         net (fo=1, routed)           0.000   103.619    mb_block_i/GameIP_0/inst/color_instance/bot_draw/BOTTOM_NUM5__42_carry__0_n_0
    SLICE_X3Y64          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334   103.953 r  mb_block_i/GameIP_0/inst/color_instance/bot_draw/BOTTOM_NUM5__42_carry__1/O[1]
                         net (fo=3, routed)           0.582   104.536    mb_block_i/GameIP_0/inst/Timer/i__carry__0_i_2_0[1]
    SLICE_X4Y64          LUT4 (Prop_lut4_I1_O)        0.303   104.839 r  mb_block_i/GameIP_0/inst/Timer/BOTTOM_NUM5__70_carry__1_i_5/O
                         net (fo=1, routed)           0.000   104.839    mb_block_i/GameIP_0/inst/color_instance/bot_draw/i__carry__0_i_5__0_2[1]
    SLICE_X4Y64          CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570   105.409 r  mb_block_i/GameIP_0/inst/color_instance/bot_draw/BOTTOM_NUM5__70_carry__1/CO[2]
                         net (fo=6, routed)           0.621   106.029    mb_block_i/GameIP_0/inst/Timer/i__carry__0_i_2_1[0]
    SLICE_X6Y64          LUT3 (Prop_lut3_I2_O)        0.339   106.368 r  mb_block_i/GameIP_0/inst/Timer/i__carry_i_14/O
                         net (fo=9, routed)           0.352   106.721    mb_block_i/GameIP_0/inst/Timer/seconds_reg[15]_6
    SLICE_X7Y65          LUT6 (Prop_lut6_I2_O)        0.328   107.049 r  mb_block_i/GameIP_0/inst/Timer/i__carry_i_19/O
                         net (fo=3, routed)           1.112   108.160    mb_block_i/GameIP_0/inst/Timer/i__carry_i_19_n_0
    SLICE_X7Y65          LUT6 (Prop_lut6_I0_O)        0.124   108.284 r  mb_block_i/GameIP_0/inst/Timer/i__carry_i_12__0/O
                         net (fo=4, routed)           0.839   109.123    mb_block_i/GameIP_0/inst/Timer/i__carry_i_12__0_n_0
    SLICE_X7Y63          LUT6 (Prop_lut6_I1_O)        0.124   109.247 r  mb_block_i/GameIP_0/inst/Timer/i__carry_i_15/O
                         net (fo=4, routed)           0.816   110.064    mb_block_i/GameIP_0/inst/Timer/color_instance/bot_draw/A__0[2]
    SLICE_X7Y62          LUT5 (Prop_lut5_I0_O)        0.124   110.188 r  mb_block_i/GameIP_0/inst/Timer/i__carry_i_7__1/O
                         net (fo=3, routed)           0.627   110.815    mb_block_i/GameIP_0/inst/vga/BOTTOM_NUM1_inferred__0/i__carry
    SLICE_X6Y61          LUT5 (Prop_lut5_I3_O)        0.124   110.939 r  mb_block_i/GameIP_0/inst/vga/i__carry_i_3/O
                         net (fo=1, routed)           0.000   110.939    mb_block_i/GameIP_0/inst/color_instance/bot_draw/g0_b0__0_1[3]
    SLICE_X6Y61          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376   111.315 r  mb_block_i/GameIP_0/inst/color_instance/bot_draw/BOTTOM_NUM1_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000   111.315    mb_block_i/GameIP_0/inst/color_instance/bot_draw/BOTTOM_NUM1_inferred__0/i__carry_n_0
    SLICE_X6Y62          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323   111.638 r  mb_block_i/GameIP_0/inst/color_instance/bot_draw/BOTTOM_NUM1_inferred__0/i__carry__0/O[1]
                         net (fo=3, routed)           0.433   112.071    mb_block_i/GameIP_0/inst/color_instance/bot_draw/BOTTOM_NUM1_inferred__0/i__carry__0_n_6
    SLICE_X7Y61          LUT6 (Prop_lut6_I5_O)        0.306   112.377 r  mb_block_i/GameIP_0/inst/color_instance/bot_draw/g0_b2__0/O
                         net (fo=2, routed)           0.587   112.964    mb_block_i/GameIP_0/inst/color_instance/bot_draw/out[2]
    SLICE_X5Y60          LUT5 (Prop_lut5_I0_O)        0.124   113.088 r  mb_block_i/GameIP_0/inst/color_instance/bot_draw/vga_to_hdmi_i_347/O
                         net (fo=1, routed)           0.440   113.528    mb_block_i/GameIP_0/inst/vga/bot_red25_in
    SLICE_X4Y59          LUT6 (Prop_lut6_I2_O)        0.124   113.652 r  mb_block_i/GameIP_0/inst/vga/vga_to_hdmi_i_262/O
                         net (fo=1, routed)           0.426   114.078    mb_block_i/GameIP_0/inst/vga/vga_to_hdmi_i_262_n_0
    SLICE_X4Y59          LUT5 (Prop_lut5_I0_O)        0.124   114.202 r  mb_block_i/GameIP_0/inst/vga/vga_to_hdmi_i_148/O
                         net (fo=2, routed)           0.412   114.614    mb_block_i/GameIP_0/inst/vga/vga_to_hdmi_i_148_n_0
    SLICE_X5Y59          LUT6 (Prop_lut6_I2_O)        0.124   114.738 r  mb_block_i/GameIP_0/inst/vga/vga_to_hdmi_i_59/O
                         net (fo=4, routed)           0.646   115.385    mb_block_i/GameIP_0/inst/vga/vga_to_hdmi_i_59_n_0
    SLICE_X8Y60          LUT5 (Prop_lut5_I0_O)        0.116   115.501 r  mb_block_i/GameIP_0/inst/vga/vga_to_hdmi_i_22/O
                         net (fo=4, routed)           0.776   116.277    mb_block_i/GameIP_0/inst/HDMI_Controller_Instance/srl[20].srl16_i_0
    SLICE_X12Y62         LUT5 (Prop_lut5_I4_O)        0.328   116.605 r  mb_block_i/GameIP_0/inst/HDMI_Controller_Instance/vga_to_hdmi_i_4/O
                         net (fo=1, routed)           0.631   117.235    mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/srldly_0/data_i[4]
    SLICE_X10Y60         SRL16E                                       r  mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/srldly_0/srl[21].srl16_i/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    120.000   120.000 r  
    N15                                               0.000   120.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000   120.000    mb_block_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370   121.370 r  mb_block_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   122.532    mb_block_i/clk_wiz_1/inst/clk_in1_microblaze_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221   115.311 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587   116.898    mb_block_i/clk_wiz_1/inst/clk_out1_microblaze_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   116.989 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2937, routed)        1.457   118.446    mb_block_i/GameIP_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129   115.317 r  mb_block_i/GameIP_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581   116.898    mb_block_i/GameIP_0/inst/clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   116.989 r  mb_block_i/GameIP_0/inst/clk_wiz/inst/clkout1_buf/O
                         net (fo=146, routed)         1.439   118.427    mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/srldly_0/pix_clk
    SLICE_X10Y60         SRL16E                                       r  mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/srldly_0/srl[21].srl16_i/CLK
                         clock pessimism              0.397   118.824    
                         clock uncertainty           -0.226   118.598    
    SLICE_X10Y60         SRL16E (Setup_srl16e_CLK_D)
                                                     -0.052   118.546    mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/srldly_0/srl[21].srl16_i
  -------------------------------------------------------------------
                         required time                        118.546    
                         arrival time                        -117.235    
  -------------------------------------------------------------------
                         slack                                  1.311    

Slack (MET) :             1.315ns  (required time - arrival time)
  Source:                 mb_block_i/GameIP_0/inst/Timer/seconds_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/srldly_0/srl[20].srl16_i/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@120.000ns - clk_out3_clk_wiz_0_1 rise@100.000ns)
  Data Path Delay:        18.151ns  (logic 6.509ns (35.861%)  route 11.642ns (64.139%))
  Logic Levels:           23  (CARRY4=7 LUT2=1 LUT3=2 LUT4=1 LUT5=6 LUT6=6)
  Clock Path Skew:        -0.262ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.573ns = ( 118.427 - 120.000 ) 
    Source Clock Delay      (SCD):    -0.914ns = ( 99.086 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.397ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                    100.000   100.000 r  
    N15                                               0.000   100.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000   100.000    mb_block_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.440   101.440 r  mb_block_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   102.673    mb_block_i/clk_wiz_1/inst/clk_in1_microblaze_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    95.709 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    97.375    mb_block_i/clk_wiz_1/inst/clk_out1_microblaze_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    97.471 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2937, routed)        1.575    99.046    mb_block_i/GameIP_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.333    95.714 r  mb_block_i/GameIP_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    97.375    mb_block_i/GameIP_0/inst/clk_wiz/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.096    97.471 r  mb_block_i/GameIP_0/inst/clk_wiz/inst/clkout3_buf/O
                         net (fo=38, routed)          1.615    99.086    mb_block_i/GameIP_0/inst/Timer/CLK
    SLICE_X1Y68          FDRE                                         r  mb_block_i/GameIP_0/inst/Timer/seconds_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y68          FDRE (Prop_fdre_C_Q)         0.456    99.542 r  mb_block_i/GameIP_0/inst/Timer/seconds_reg[12]/Q
                         net (fo=20, routed)          1.188   100.730    mb_block_i/GameIP_0/inst/Timer/seconds_reg[15]_1[12]
    SLICE_X1Y62          LUT3 (Prop_lut3_I0_O)        0.124   100.854 r  mb_block_i/GameIP_0/inst/Timer/BOTTOM_NUM5__4_carry__1_i_4/O
                         net (fo=2, routed)           0.486   101.339    mb_block_i/GameIP_0/inst/color_instance/bot_draw/i__carry__0_i_5__0[0]
    SLICE_X2Y62          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550   101.889 r  mb_block_i/GameIP_0/inst/color_instance/bot_draw/BOTTOM_NUM5__4_carry__1/CO[3]
                         net (fo=1, routed)           0.000   101.889    mb_block_i/GameIP_0/inst/color_instance/bot_draw/BOTTOM_NUM5__4_carry__1_n_0
    SLICE_X2Y63          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219   102.108 r  mb_block_i/GameIP_0/inst/color_instance/bot_draw/BOTTOM_NUM5__4_carry__2/O[0]
                         net (fo=9, routed)           0.666   102.774    mb_block_i/GameIP_0/inst/color_instance/bot_draw/seconds_reg[12][1]
    SLICE_X3Y63          LUT2 (Prop_lut2_I0_O)        0.295   103.069 r  mb_block_i/GameIP_0/inst/color_instance/bot_draw/BOTTOM_NUM5__42_carry__0_i_3/O
                         net (fo=1, routed)           0.000   103.069    mb_block_i/GameIP_0/inst/color_instance/bot_draw/BOTTOM_NUM5__42_carry__0_i_3_n_0
    SLICE_X3Y63          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   103.619 r  mb_block_i/GameIP_0/inst/color_instance/bot_draw/BOTTOM_NUM5__42_carry__0/CO[3]
                         net (fo=1, routed)           0.000   103.619    mb_block_i/GameIP_0/inst/color_instance/bot_draw/BOTTOM_NUM5__42_carry__0_n_0
    SLICE_X3Y64          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334   103.953 r  mb_block_i/GameIP_0/inst/color_instance/bot_draw/BOTTOM_NUM5__42_carry__1/O[1]
                         net (fo=3, routed)           0.582   104.536    mb_block_i/GameIP_0/inst/Timer/i__carry__0_i_2_0[1]
    SLICE_X4Y64          LUT4 (Prop_lut4_I1_O)        0.303   104.839 r  mb_block_i/GameIP_0/inst/Timer/BOTTOM_NUM5__70_carry__1_i_5/O
                         net (fo=1, routed)           0.000   104.839    mb_block_i/GameIP_0/inst/color_instance/bot_draw/i__carry__0_i_5__0_2[1]
    SLICE_X4Y64          CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570   105.409 r  mb_block_i/GameIP_0/inst/color_instance/bot_draw/BOTTOM_NUM5__70_carry__1/CO[2]
                         net (fo=6, routed)           0.621   106.029    mb_block_i/GameIP_0/inst/Timer/i__carry__0_i_2_1[0]
    SLICE_X6Y64          LUT3 (Prop_lut3_I2_O)        0.339   106.368 r  mb_block_i/GameIP_0/inst/Timer/i__carry_i_14/O
                         net (fo=9, routed)           0.352   106.721    mb_block_i/GameIP_0/inst/Timer/seconds_reg[15]_6
    SLICE_X7Y65          LUT6 (Prop_lut6_I2_O)        0.328   107.049 r  mb_block_i/GameIP_0/inst/Timer/i__carry_i_19/O
                         net (fo=3, routed)           1.112   108.160    mb_block_i/GameIP_0/inst/Timer/i__carry_i_19_n_0
    SLICE_X7Y65          LUT6 (Prop_lut6_I0_O)        0.124   108.284 r  mb_block_i/GameIP_0/inst/Timer/i__carry_i_12__0/O
                         net (fo=4, routed)           0.839   109.123    mb_block_i/GameIP_0/inst/Timer/i__carry_i_12__0_n_0
    SLICE_X7Y63          LUT6 (Prop_lut6_I1_O)        0.124   109.247 r  mb_block_i/GameIP_0/inst/Timer/i__carry_i_15/O
                         net (fo=4, routed)           0.816   110.064    mb_block_i/GameIP_0/inst/Timer/color_instance/bot_draw/A__0[2]
    SLICE_X7Y62          LUT5 (Prop_lut5_I0_O)        0.124   110.188 r  mb_block_i/GameIP_0/inst/Timer/i__carry_i_7__1/O
                         net (fo=3, routed)           0.627   110.815    mb_block_i/GameIP_0/inst/vga/BOTTOM_NUM1_inferred__0/i__carry
    SLICE_X6Y61          LUT5 (Prop_lut5_I3_O)        0.124   110.939 r  mb_block_i/GameIP_0/inst/vga/i__carry_i_3/O
                         net (fo=1, routed)           0.000   110.939    mb_block_i/GameIP_0/inst/color_instance/bot_draw/g0_b0__0_1[3]
    SLICE_X6Y61          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376   111.315 r  mb_block_i/GameIP_0/inst/color_instance/bot_draw/BOTTOM_NUM1_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000   111.315    mb_block_i/GameIP_0/inst/color_instance/bot_draw/BOTTOM_NUM1_inferred__0/i__carry_n_0
    SLICE_X6Y62          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323   111.638 r  mb_block_i/GameIP_0/inst/color_instance/bot_draw/BOTTOM_NUM1_inferred__0/i__carry__0/O[1]
                         net (fo=3, routed)           0.433   112.071    mb_block_i/GameIP_0/inst/color_instance/bot_draw/BOTTOM_NUM1_inferred__0/i__carry__0_n_6
    SLICE_X7Y61          LUT6 (Prop_lut6_I5_O)        0.306   112.377 r  mb_block_i/GameIP_0/inst/color_instance/bot_draw/g0_b2__0/O
                         net (fo=2, routed)           0.587   112.964    mb_block_i/GameIP_0/inst/color_instance/bot_draw/out[2]
    SLICE_X5Y60          LUT5 (Prop_lut5_I0_O)        0.124   113.088 r  mb_block_i/GameIP_0/inst/color_instance/bot_draw/vga_to_hdmi_i_347/O
                         net (fo=1, routed)           0.440   113.528    mb_block_i/GameIP_0/inst/vga/bot_red25_in
    SLICE_X4Y59          LUT6 (Prop_lut6_I2_O)        0.124   113.652 r  mb_block_i/GameIP_0/inst/vga/vga_to_hdmi_i_262/O
                         net (fo=1, routed)           0.426   114.078    mb_block_i/GameIP_0/inst/vga/vga_to_hdmi_i_262_n_0
    SLICE_X4Y59          LUT5 (Prop_lut5_I0_O)        0.124   114.202 r  mb_block_i/GameIP_0/inst/vga/vga_to_hdmi_i_148/O
                         net (fo=2, routed)           0.412   114.614    mb_block_i/GameIP_0/inst/vga/vga_to_hdmi_i_148_n_0
    SLICE_X5Y59          LUT6 (Prop_lut6_I2_O)        0.124   114.738 r  mb_block_i/GameIP_0/inst/vga/vga_to_hdmi_i_59/O
                         net (fo=4, routed)           0.646   115.385    mb_block_i/GameIP_0/inst/vga/vga_to_hdmi_i_59_n_0
    SLICE_X8Y60          LUT5 (Prop_lut5_I0_O)        0.116   115.501 r  mb_block_i/GameIP_0/inst/vga/vga_to_hdmi_i_22/O
                         net (fo=4, routed)           0.671   116.172    mb_block_i/GameIP_0/inst/HDMI_Controller_Instance/srl[20].srl16_i_0
    SLICE_X12Y63         LUT5 (Prop_lut5_I4_O)        0.328   116.500 r  mb_block_i/GameIP_0/inst/HDMI_Controller_Instance/vga_to_hdmi_i_5/O
                         net (fo=1, routed)           0.737   117.237    mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/srldly_0/data_i[3]
    SLICE_X10Y60         SRL16E                                       r  mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/srldly_0/srl[20].srl16_i/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    120.000   120.000 r  
    N15                                               0.000   120.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000   120.000    mb_block_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370   121.370 r  mb_block_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   122.532    mb_block_i/clk_wiz_1/inst/clk_in1_microblaze_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221   115.311 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587   116.898    mb_block_i/clk_wiz_1/inst/clk_out1_microblaze_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   116.989 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2937, routed)        1.457   118.446    mb_block_i/GameIP_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129   115.317 r  mb_block_i/GameIP_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581   116.898    mb_block_i/GameIP_0/inst/clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   116.989 r  mb_block_i/GameIP_0/inst/clk_wiz/inst/clkout1_buf/O
                         net (fo=146, routed)         1.439   118.427    mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/srldly_0/pix_clk
    SLICE_X10Y60         SRL16E                                       r  mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/srldly_0/srl[20].srl16_i/CLK
                         clock pessimism              0.397   118.824    
                         clock uncertainty           -0.226   118.598    
    SLICE_X10Y60         SRL16E (Setup_srl16e_CLK_D)
                                                     -0.047   118.551    mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/srldly_0/srl[20].srl16_i
  -------------------------------------------------------------------
                         required time                        118.551    
                         arrival time                        -117.237    
  -------------------------------------------------------------------
                         slack                                  1.315    

Slack (MET) :             1.736ns  (required time - arrival time)
  Source:                 mb_block_i/GameIP_0/inst/Timer/seconds_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/srldly_0/srl[22].srl16_i/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@120.000ns - clk_out3_clk_wiz_0_1 rise@100.000ns)
  Data Path Delay:        17.758ns  (logic 6.509ns (36.654%)  route 11.249ns (63.346%))
  Logic Levels:           23  (CARRY4=7 LUT2=1 LUT3=2 LUT4=1 LUT5=6 LUT6=6)
  Clock Path Skew:        -0.262ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.573ns = ( 118.427 - 120.000 ) 
    Source Clock Delay      (SCD):    -0.914ns = ( 99.086 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.397ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                    100.000   100.000 r  
    N15                                               0.000   100.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000   100.000    mb_block_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.440   101.440 r  mb_block_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   102.673    mb_block_i/clk_wiz_1/inst/clk_in1_microblaze_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    95.709 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    97.375    mb_block_i/clk_wiz_1/inst/clk_out1_microblaze_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    97.471 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2937, routed)        1.575    99.046    mb_block_i/GameIP_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.333    95.714 r  mb_block_i/GameIP_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    97.375    mb_block_i/GameIP_0/inst/clk_wiz/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.096    97.471 r  mb_block_i/GameIP_0/inst/clk_wiz/inst/clkout3_buf/O
                         net (fo=38, routed)          1.615    99.086    mb_block_i/GameIP_0/inst/Timer/CLK
    SLICE_X1Y68          FDRE                                         r  mb_block_i/GameIP_0/inst/Timer/seconds_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y68          FDRE (Prop_fdre_C_Q)         0.456    99.542 r  mb_block_i/GameIP_0/inst/Timer/seconds_reg[12]/Q
                         net (fo=20, routed)          1.188   100.730    mb_block_i/GameIP_0/inst/Timer/seconds_reg[15]_1[12]
    SLICE_X1Y62          LUT3 (Prop_lut3_I0_O)        0.124   100.854 r  mb_block_i/GameIP_0/inst/Timer/BOTTOM_NUM5__4_carry__1_i_4/O
                         net (fo=2, routed)           0.486   101.339    mb_block_i/GameIP_0/inst/color_instance/bot_draw/i__carry__0_i_5__0[0]
    SLICE_X2Y62          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550   101.889 r  mb_block_i/GameIP_0/inst/color_instance/bot_draw/BOTTOM_NUM5__4_carry__1/CO[3]
                         net (fo=1, routed)           0.000   101.889    mb_block_i/GameIP_0/inst/color_instance/bot_draw/BOTTOM_NUM5__4_carry__1_n_0
    SLICE_X2Y63          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219   102.108 r  mb_block_i/GameIP_0/inst/color_instance/bot_draw/BOTTOM_NUM5__4_carry__2/O[0]
                         net (fo=9, routed)           0.666   102.774    mb_block_i/GameIP_0/inst/color_instance/bot_draw/seconds_reg[12][1]
    SLICE_X3Y63          LUT2 (Prop_lut2_I0_O)        0.295   103.069 r  mb_block_i/GameIP_0/inst/color_instance/bot_draw/BOTTOM_NUM5__42_carry__0_i_3/O
                         net (fo=1, routed)           0.000   103.069    mb_block_i/GameIP_0/inst/color_instance/bot_draw/BOTTOM_NUM5__42_carry__0_i_3_n_0
    SLICE_X3Y63          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   103.619 r  mb_block_i/GameIP_0/inst/color_instance/bot_draw/BOTTOM_NUM5__42_carry__0/CO[3]
                         net (fo=1, routed)           0.000   103.619    mb_block_i/GameIP_0/inst/color_instance/bot_draw/BOTTOM_NUM5__42_carry__0_n_0
    SLICE_X3Y64          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334   103.953 r  mb_block_i/GameIP_0/inst/color_instance/bot_draw/BOTTOM_NUM5__42_carry__1/O[1]
                         net (fo=3, routed)           0.582   104.536    mb_block_i/GameIP_0/inst/Timer/i__carry__0_i_2_0[1]
    SLICE_X4Y64          LUT4 (Prop_lut4_I1_O)        0.303   104.839 r  mb_block_i/GameIP_0/inst/Timer/BOTTOM_NUM5__70_carry__1_i_5/O
                         net (fo=1, routed)           0.000   104.839    mb_block_i/GameIP_0/inst/color_instance/bot_draw/i__carry__0_i_5__0_2[1]
    SLICE_X4Y64          CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570   105.409 r  mb_block_i/GameIP_0/inst/color_instance/bot_draw/BOTTOM_NUM5__70_carry__1/CO[2]
                         net (fo=6, routed)           0.621   106.029    mb_block_i/GameIP_0/inst/Timer/i__carry__0_i_2_1[0]
    SLICE_X6Y64          LUT3 (Prop_lut3_I2_O)        0.339   106.368 r  mb_block_i/GameIP_0/inst/Timer/i__carry_i_14/O
                         net (fo=9, routed)           0.352   106.721    mb_block_i/GameIP_0/inst/Timer/seconds_reg[15]_6
    SLICE_X7Y65          LUT6 (Prop_lut6_I2_O)        0.328   107.049 r  mb_block_i/GameIP_0/inst/Timer/i__carry_i_19/O
                         net (fo=3, routed)           1.112   108.160    mb_block_i/GameIP_0/inst/Timer/i__carry_i_19_n_0
    SLICE_X7Y65          LUT6 (Prop_lut6_I0_O)        0.124   108.284 r  mb_block_i/GameIP_0/inst/Timer/i__carry_i_12__0/O
                         net (fo=4, routed)           0.839   109.123    mb_block_i/GameIP_0/inst/Timer/i__carry_i_12__0_n_0
    SLICE_X7Y63          LUT6 (Prop_lut6_I1_O)        0.124   109.247 r  mb_block_i/GameIP_0/inst/Timer/i__carry_i_15/O
                         net (fo=4, routed)           0.816   110.064    mb_block_i/GameIP_0/inst/Timer/color_instance/bot_draw/A__0[2]
    SLICE_X7Y62          LUT5 (Prop_lut5_I0_O)        0.124   110.188 r  mb_block_i/GameIP_0/inst/Timer/i__carry_i_7__1/O
                         net (fo=3, routed)           0.627   110.815    mb_block_i/GameIP_0/inst/vga/BOTTOM_NUM1_inferred__0/i__carry
    SLICE_X6Y61          LUT5 (Prop_lut5_I3_O)        0.124   110.939 r  mb_block_i/GameIP_0/inst/vga/i__carry_i_3/O
                         net (fo=1, routed)           0.000   110.939    mb_block_i/GameIP_0/inst/color_instance/bot_draw/g0_b0__0_1[3]
    SLICE_X6Y61          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376   111.315 r  mb_block_i/GameIP_0/inst/color_instance/bot_draw/BOTTOM_NUM1_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000   111.315    mb_block_i/GameIP_0/inst/color_instance/bot_draw/BOTTOM_NUM1_inferred__0/i__carry_n_0
    SLICE_X6Y62          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323   111.638 r  mb_block_i/GameIP_0/inst/color_instance/bot_draw/BOTTOM_NUM1_inferred__0/i__carry__0/O[1]
                         net (fo=3, routed)           0.433   112.071    mb_block_i/GameIP_0/inst/color_instance/bot_draw/BOTTOM_NUM1_inferred__0/i__carry__0_n_6
    SLICE_X7Y61          LUT6 (Prop_lut6_I5_O)        0.306   112.377 r  mb_block_i/GameIP_0/inst/color_instance/bot_draw/g0_b2__0/O
                         net (fo=2, routed)           0.587   112.964    mb_block_i/GameIP_0/inst/color_instance/bot_draw/out[2]
    SLICE_X5Y60          LUT5 (Prop_lut5_I0_O)        0.124   113.088 r  mb_block_i/GameIP_0/inst/color_instance/bot_draw/vga_to_hdmi_i_347/O
                         net (fo=1, routed)           0.440   113.528    mb_block_i/GameIP_0/inst/vga/bot_red25_in
    SLICE_X4Y59          LUT6 (Prop_lut6_I2_O)        0.124   113.652 r  mb_block_i/GameIP_0/inst/vga/vga_to_hdmi_i_262/O
                         net (fo=1, routed)           0.426   114.078    mb_block_i/GameIP_0/inst/vga/vga_to_hdmi_i_262_n_0
    SLICE_X4Y59          LUT5 (Prop_lut5_I0_O)        0.124   114.202 r  mb_block_i/GameIP_0/inst/vga/vga_to_hdmi_i_148/O
                         net (fo=2, routed)           0.412   114.614    mb_block_i/GameIP_0/inst/vga/vga_to_hdmi_i_148_n_0
    SLICE_X5Y59          LUT6 (Prop_lut6_I2_O)        0.124   114.738 r  mb_block_i/GameIP_0/inst/vga/vga_to_hdmi_i_59/O
                         net (fo=4, routed)           0.646   115.385    mb_block_i/GameIP_0/inst/vga/vga_to_hdmi_i_59_n_0
    SLICE_X8Y60          LUT5 (Prop_lut5_I0_O)        0.116   115.501 r  mb_block_i/GameIP_0/inst/vga/vga_to_hdmi_i_22/O
                         net (fo=4, routed)           0.532   116.033    mb_block_i/GameIP_0/inst/HDMI_Controller_Instance/srl[20].srl16_i_0
    SLICE_X12Y60         LUT5 (Prop_lut5_I4_O)        0.328   116.361 r  mb_block_i/GameIP_0/inst/HDMI_Controller_Instance/vga_to_hdmi_i_3/O
                         net (fo=1, routed)           0.483   116.844    mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/srldly_0/data_i[5]
    SLICE_X10Y60         SRL16E                                       r  mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/srldly_0/srl[22].srl16_i/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    120.000   120.000 r  
    N15                                               0.000   120.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000   120.000    mb_block_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370   121.370 r  mb_block_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   122.532    mb_block_i/clk_wiz_1/inst/clk_in1_microblaze_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221   115.311 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587   116.898    mb_block_i/clk_wiz_1/inst/clk_out1_microblaze_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   116.989 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2937, routed)        1.457   118.446    mb_block_i/GameIP_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129   115.317 r  mb_block_i/GameIP_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581   116.898    mb_block_i/GameIP_0/inst/clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   116.989 r  mb_block_i/GameIP_0/inst/clk_wiz/inst/clkout1_buf/O
                         net (fo=146, routed)         1.439   118.427    mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/srldly_0/pix_clk
    SLICE_X10Y60         SRL16E                                       r  mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/srldly_0/srl[22].srl16_i/CLK
                         clock pessimism              0.397   118.824    
                         clock uncertainty           -0.226   118.598    
    SLICE_X10Y60         SRL16E (Setup_srl16e_CLK_D)
                                                     -0.018   118.580    mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/srldly_0/srl[22].srl16_i
  -------------------------------------------------------------------
                         required time                        118.580    
                         arrival time                        -116.844    
  -------------------------------------------------------------------
                         slack                                  1.736    

Slack (MET) :             1.790ns  (required time - arrival time)
  Source:                 mb_block_i/GameIP_0/inst/Timer/seconds_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/srldly_0/srl[30].srl16_i/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@120.000ns - clk_out3_clk_wiz_0_1 rise@100.000ns)
  Data Path Delay:        17.704ns  (logic 6.509ns (36.766%)  route 11.195ns (63.234%))
  Logic Levels:           23  (CARRY4=7 LUT2=1 LUT3=2 LUT4=1 LUT5=5 LUT6=7)
  Clock Path Skew:        -0.263ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.574ns = ( 118.426 - 120.000 ) 
    Source Clock Delay      (SCD):    -0.914ns = ( 99.086 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.397ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                    100.000   100.000 r  
    N15                                               0.000   100.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000   100.000    mb_block_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.440   101.440 r  mb_block_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   102.673    mb_block_i/clk_wiz_1/inst/clk_in1_microblaze_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    95.709 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    97.375    mb_block_i/clk_wiz_1/inst/clk_out1_microblaze_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    97.471 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2937, routed)        1.575    99.046    mb_block_i/GameIP_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.333    95.714 r  mb_block_i/GameIP_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    97.375    mb_block_i/GameIP_0/inst/clk_wiz/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.096    97.471 r  mb_block_i/GameIP_0/inst/clk_wiz/inst/clkout3_buf/O
                         net (fo=38, routed)          1.615    99.086    mb_block_i/GameIP_0/inst/Timer/CLK
    SLICE_X1Y68          FDRE                                         r  mb_block_i/GameIP_0/inst/Timer/seconds_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y68          FDRE (Prop_fdre_C_Q)         0.456    99.542 r  mb_block_i/GameIP_0/inst/Timer/seconds_reg[12]/Q
                         net (fo=20, routed)          1.188   100.730    mb_block_i/GameIP_0/inst/Timer/seconds_reg[15]_1[12]
    SLICE_X1Y62          LUT3 (Prop_lut3_I0_O)        0.124   100.854 r  mb_block_i/GameIP_0/inst/Timer/BOTTOM_NUM5__4_carry__1_i_4/O
                         net (fo=2, routed)           0.486   101.339    mb_block_i/GameIP_0/inst/color_instance/bot_draw/i__carry__0_i_5__0[0]
    SLICE_X2Y62          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550   101.889 r  mb_block_i/GameIP_0/inst/color_instance/bot_draw/BOTTOM_NUM5__4_carry__1/CO[3]
                         net (fo=1, routed)           0.000   101.889    mb_block_i/GameIP_0/inst/color_instance/bot_draw/BOTTOM_NUM5__4_carry__1_n_0
    SLICE_X2Y63          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219   102.108 r  mb_block_i/GameIP_0/inst/color_instance/bot_draw/BOTTOM_NUM5__4_carry__2/O[0]
                         net (fo=9, routed)           0.666   102.774    mb_block_i/GameIP_0/inst/color_instance/bot_draw/seconds_reg[12][1]
    SLICE_X3Y63          LUT2 (Prop_lut2_I0_O)        0.295   103.069 r  mb_block_i/GameIP_0/inst/color_instance/bot_draw/BOTTOM_NUM5__42_carry__0_i_3/O
                         net (fo=1, routed)           0.000   103.069    mb_block_i/GameIP_0/inst/color_instance/bot_draw/BOTTOM_NUM5__42_carry__0_i_3_n_0
    SLICE_X3Y63          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   103.619 r  mb_block_i/GameIP_0/inst/color_instance/bot_draw/BOTTOM_NUM5__42_carry__0/CO[3]
                         net (fo=1, routed)           0.000   103.619    mb_block_i/GameIP_0/inst/color_instance/bot_draw/BOTTOM_NUM5__42_carry__0_n_0
    SLICE_X3Y64          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334   103.953 r  mb_block_i/GameIP_0/inst/color_instance/bot_draw/BOTTOM_NUM5__42_carry__1/O[1]
                         net (fo=3, routed)           0.582   104.536    mb_block_i/GameIP_0/inst/Timer/i__carry__0_i_2_0[1]
    SLICE_X4Y64          LUT4 (Prop_lut4_I1_O)        0.303   104.839 r  mb_block_i/GameIP_0/inst/Timer/BOTTOM_NUM5__70_carry__1_i_5/O
                         net (fo=1, routed)           0.000   104.839    mb_block_i/GameIP_0/inst/color_instance/bot_draw/i__carry__0_i_5__0_2[1]
    SLICE_X4Y64          CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570   105.409 r  mb_block_i/GameIP_0/inst/color_instance/bot_draw/BOTTOM_NUM5__70_carry__1/CO[2]
                         net (fo=6, routed)           0.621   106.029    mb_block_i/GameIP_0/inst/Timer/i__carry__0_i_2_1[0]
    SLICE_X6Y64          LUT3 (Prop_lut3_I2_O)        0.339   106.368 r  mb_block_i/GameIP_0/inst/Timer/i__carry_i_14/O
                         net (fo=9, routed)           0.352   106.721    mb_block_i/GameIP_0/inst/Timer/seconds_reg[15]_6
    SLICE_X7Y65          LUT6 (Prop_lut6_I2_O)        0.328   107.049 r  mb_block_i/GameIP_0/inst/Timer/i__carry_i_19/O
                         net (fo=3, routed)           1.112   108.160    mb_block_i/GameIP_0/inst/Timer/i__carry_i_19_n_0
    SLICE_X7Y65          LUT6 (Prop_lut6_I0_O)        0.124   108.284 r  mb_block_i/GameIP_0/inst/Timer/i__carry_i_12__0/O
                         net (fo=4, routed)           0.839   109.123    mb_block_i/GameIP_0/inst/Timer/i__carry_i_12__0_n_0
    SLICE_X7Y63          LUT6 (Prop_lut6_I1_O)        0.124   109.247 r  mb_block_i/GameIP_0/inst/Timer/i__carry_i_15/O
                         net (fo=4, routed)           0.816   110.064    mb_block_i/GameIP_0/inst/Timer/color_instance/bot_draw/A__0[2]
    SLICE_X7Y62          LUT5 (Prop_lut5_I0_O)        0.124   110.188 r  mb_block_i/GameIP_0/inst/Timer/i__carry_i_7__1/O
                         net (fo=3, routed)           0.627   110.815    mb_block_i/GameIP_0/inst/vga/BOTTOM_NUM1_inferred__0/i__carry
    SLICE_X6Y61          LUT5 (Prop_lut5_I3_O)        0.124   110.939 r  mb_block_i/GameIP_0/inst/vga/i__carry_i_3/O
                         net (fo=1, routed)           0.000   110.939    mb_block_i/GameIP_0/inst/color_instance/bot_draw/g0_b0__0_1[3]
    SLICE_X6Y61          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376   111.315 r  mb_block_i/GameIP_0/inst/color_instance/bot_draw/BOTTOM_NUM1_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000   111.315    mb_block_i/GameIP_0/inst/color_instance/bot_draw/BOTTOM_NUM1_inferred__0/i__carry_n_0
    SLICE_X6Y62          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323   111.638 r  mb_block_i/GameIP_0/inst/color_instance/bot_draw/BOTTOM_NUM1_inferred__0/i__carry__0/O[1]
                         net (fo=3, routed)           0.433   112.071    mb_block_i/GameIP_0/inst/color_instance/bot_draw/BOTTOM_NUM1_inferred__0/i__carry__0_n_6
    SLICE_X7Y61          LUT6 (Prop_lut6_I5_O)        0.306   112.377 r  mb_block_i/GameIP_0/inst/color_instance/bot_draw/g0_b2__0/O
                         net (fo=2, routed)           0.587   112.964    mb_block_i/GameIP_0/inst/color_instance/bot_draw/out[2]
    SLICE_X5Y60          LUT5 (Prop_lut5_I0_O)        0.124   113.088 r  mb_block_i/GameIP_0/inst/color_instance/bot_draw/vga_to_hdmi_i_347/O
                         net (fo=1, routed)           0.440   113.528    mb_block_i/GameIP_0/inst/vga/bot_red25_in
    SLICE_X4Y59          LUT6 (Prop_lut6_I2_O)        0.124   113.652 r  mb_block_i/GameIP_0/inst/vga/vga_to_hdmi_i_262/O
                         net (fo=1, routed)           0.426   114.078    mb_block_i/GameIP_0/inst/vga/vga_to_hdmi_i_262_n_0
    SLICE_X4Y59          LUT5 (Prop_lut5_I0_O)        0.124   114.202 r  mb_block_i/GameIP_0/inst/vga/vga_to_hdmi_i_148/O
                         net (fo=2, routed)           0.412   114.614    mb_block_i/GameIP_0/inst/vga/vga_to_hdmi_i_148_n_0
    SLICE_X5Y59          LUT6 (Prop_lut6_I2_O)        0.124   114.738 r  mb_block_i/GameIP_0/inst/vga/vga_to_hdmi_i_59/O
                         net (fo=4, routed)           0.646   115.385    mb_block_i/GameIP_0/inst/vga/vga_to_hdmi_i_59_n_0
    SLICE_X8Y60          LUT5 (Prop_lut5_I0_O)        0.116   115.501 r  mb_block_i/GameIP_0/inst/vga/vga_to_hdmi_i_22/O
                         net (fo=4, routed)           0.345   115.845    mb_block_i/GameIP_0/inst/vga/FSM_sequential_state_reg[1]
    SLICE_X9Y61          LUT6 (Prop_lut6_I4_O)        0.328   116.173 r  mb_block_i/GameIP_0/inst/vga/vga_to_hdmi_i_7/O
                         net (fo=1, routed)           0.617   116.790    mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/srldly_0/data_i[9]
    SLICE_X10Y61         SRL16E                                       r  mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/srldly_0/srl[30].srl16_i/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    120.000   120.000 r  
    N15                                               0.000   120.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000   120.000    mb_block_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370   121.370 r  mb_block_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   122.532    mb_block_i/clk_wiz_1/inst/clk_in1_microblaze_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221   115.311 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587   116.898    mb_block_i/clk_wiz_1/inst/clk_out1_microblaze_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   116.989 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2937, routed)        1.457   118.446    mb_block_i/GameIP_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129   115.317 r  mb_block_i/GameIP_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581   116.898    mb_block_i/GameIP_0/inst/clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   116.989 r  mb_block_i/GameIP_0/inst/clk_wiz/inst/clkout1_buf/O
                         net (fo=146, routed)         1.438   118.426    mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/srldly_0/pix_clk
    SLICE_X10Y61         SRL16E                                       r  mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/srldly_0/srl[30].srl16_i/CLK
                         clock pessimism              0.397   118.823    
                         clock uncertainty           -0.226   118.597    
    SLICE_X10Y61         SRL16E (Setup_srl16e_CLK_D)
                                                     -0.018   118.579    mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/srldly_0/srl[30].srl16_i
  -------------------------------------------------------------------
                         required time                        118.579    
                         arrival time                        -116.790    
  -------------------------------------------------------------------
                         slack                                  1.790    

Slack (MET) :             1.796ns  (required time - arrival time)
  Source:                 mb_block_i/GameIP_0/inst/Timer/seconds_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/srldly_0/srl[38].srl16_i/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@120.000ns - clk_out3_clk_wiz_0_1 rise@100.000ns)
  Data Path Delay:        17.697ns  (logic 6.313ns (35.672%)  route 11.384ns (64.328%))
  Logic Levels:           23  (CARRY4=7 LUT2=1 LUT3=2 LUT4=2 LUT5=4 LUT6=7)
  Clock Path Skew:        -0.263ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.574ns = ( 118.426 - 120.000 ) 
    Source Clock Delay      (SCD):    -0.914ns = ( 99.086 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.397ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                    100.000   100.000 r  
    N15                                               0.000   100.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000   100.000    mb_block_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.440   101.440 r  mb_block_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   102.673    mb_block_i/clk_wiz_1/inst/clk_in1_microblaze_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    95.709 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    97.375    mb_block_i/clk_wiz_1/inst/clk_out1_microblaze_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    97.471 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2937, routed)        1.575    99.046    mb_block_i/GameIP_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.333    95.714 r  mb_block_i/GameIP_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    97.375    mb_block_i/GameIP_0/inst/clk_wiz/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.096    97.471 r  mb_block_i/GameIP_0/inst/clk_wiz/inst/clkout3_buf/O
                         net (fo=38, routed)          1.615    99.086    mb_block_i/GameIP_0/inst/Timer/CLK
    SLICE_X1Y68          FDRE                                         r  mb_block_i/GameIP_0/inst/Timer/seconds_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y68          FDRE (Prop_fdre_C_Q)         0.456    99.542 r  mb_block_i/GameIP_0/inst/Timer/seconds_reg[12]/Q
                         net (fo=20, routed)          1.188   100.730    mb_block_i/GameIP_0/inst/Timer/seconds_reg[15]_1[12]
    SLICE_X1Y62          LUT3 (Prop_lut3_I0_O)        0.124   100.854 r  mb_block_i/GameIP_0/inst/Timer/BOTTOM_NUM5__4_carry__1_i_4/O
                         net (fo=2, routed)           0.486   101.339    mb_block_i/GameIP_0/inst/color_instance/bot_draw/i__carry__0_i_5__0[0]
    SLICE_X2Y62          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550   101.889 r  mb_block_i/GameIP_0/inst/color_instance/bot_draw/BOTTOM_NUM5__4_carry__1/CO[3]
                         net (fo=1, routed)           0.000   101.889    mb_block_i/GameIP_0/inst/color_instance/bot_draw/BOTTOM_NUM5__4_carry__1_n_0
    SLICE_X2Y63          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219   102.108 r  mb_block_i/GameIP_0/inst/color_instance/bot_draw/BOTTOM_NUM5__4_carry__2/O[0]
                         net (fo=9, routed)           0.666   102.774    mb_block_i/GameIP_0/inst/color_instance/bot_draw/seconds_reg[12][1]
    SLICE_X3Y63          LUT2 (Prop_lut2_I0_O)        0.295   103.069 r  mb_block_i/GameIP_0/inst/color_instance/bot_draw/BOTTOM_NUM5__42_carry__0_i_3/O
                         net (fo=1, routed)           0.000   103.069    mb_block_i/GameIP_0/inst/color_instance/bot_draw/BOTTOM_NUM5__42_carry__0_i_3_n_0
    SLICE_X3Y63          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   103.619 r  mb_block_i/GameIP_0/inst/color_instance/bot_draw/BOTTOM_NUM5__42_carry__0/CO[3]
                         net (fo=1, routed)           0.000   103.619    mb_block_i/GameIP_0/inst/color_instance/bot_draw/BOTTOM_NUM5__42_carry__0_n_0
    SLICE_X3Y64          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334   103.953 r  mb_block_i/GameIP_0/inst/color_instance/bot_draw/BOTTOM_NUM5__42_carry__1/O[1]
                         net (fo=3, routed)           0.582   104.536    mb_block_i/GameIP_0/inst/Timer/i__carry__0_i_2_0[1]
    SLICE_X4Y64          LUT4 (Prop_lut4_I1_O)        0.303   104.839 r  mb_block_i/GameIP_0/inst/Timer/BOTTOM_NUM5__70_carry__1_i_5/O
                         net (fo=1, routed)           0.000   104.839    mb_block_i/GameIP_0/inst/color_instance/bot_draw/i__carry__0_i_5__0_2[1]
    SLICE_X4Y64          CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570   105.409 r  mb_block_i/GameIP_0/inst/color_instance/bot_draw/BOTTOM_NUM5__70_carry__1/CO[2]
                         net (fo=6, routed)           0.621   106.029    mb_block_i/GameIP_0/inst/Timer/i__carry__0_i_2_1[0]
    SLICE_X6Y64          LUT3 (Prop_lut3_I2_O)        0.339   106.368 r  mb_block_i/GameIP_0/inst/Timer/i__carry_i_14/O
                         net (fo=9, routed)           0.352   106.721    mb_block_i/GameIP_0/inst/Timer/seconds_reg[15]_6
    SLICE_X7Y65          LUT6 (Prop_lut6_I2_O)        0.328   107.049 r  mb_block_i/GameIP_0/inst/Timer/i__carry_i_19/O
                         net (fo=3, routed)           1.112   108.160    mb_block_i/GameIP_0/inst/Timer/i__carry_i_19_n_0
    SLICE_X7Y65          LUT6 (Prop_lut6_I0_O)        0.124   108.284 r  mb_block_i/GameIP_0/inst/Timer/i__carry_i_12__0/O
                         net (fo=4, routed)           0.839   109.123    mb_block_i/GameIP_0/inst/Timer/i__carry_i_12__0_n_0
    SLICE_X7Y63          LUT6 (Prop_lut6_I1_O)        0.124   109.247 r  mb_block_i/GameIP_0/inst/Timer/i__carry_i_15/O
                         net (fo=4, routed)           0.816   110.064    mb_block_i/GameIP_0/inst/Timer/color_instance/bot_draw/A__0[2]
    SLICE_X7Y62          LUT5 (Prop_lut5_I0_O)        0.124   110.188 r  mb_block_i/GameIP_0/inst/Timer/i__carry_i_7__1/O
                         net (fo=3, routed)           0.627   110.815    mb_block_i/GameIP_0/inst/vga/BOTTOM_NUM1_inferred__0/i__carry
    SLICE_X6Y61          LUT5 (Prop_lut5_I3_O)        0.124   110.939 r  mb_block_i/GameIP_0/inst/vga/i__carry_i_3/O
                         net (fo=1, routed)           0.000   110.939    mb_block_i/GameIP_0/inst/color_instance/bot_draw/g0_b0__0_1[3]
    SLICE_X6Y61          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376   111.315 r  mb_block_i/GameIP_0/inst/color_instance/bot_draw/BOTTOM_NUM1_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000   111.315    mb_block_i/GameIP_0/inst/color_instance/bot_draw/BOTTOM_NUM1_inferred__0/i__carry_n_0
    SLICE_X6Y62          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323   111.638 r  mb_block_i/GameIP_0/inst/color_instance/bot_draw/BOTTOM_NUM1_inferred__0/i__carry__0/O[1]
                         net (fo=3, routed)           0.433   112.071    mb_block_i/GameIP_0/inst/color_instance/bot_draw/BOTTOM_NUM1_inferred__0/i__carry__0_n_6
    SLICE_X7Y61          LUT6 (Prop_lut6_I5_O)        0.306   112.377 r  mb_block_i/GameIP_0/inst/color_instance/bot_draw/g0_b2__0/O
                         net (fo=2, routed)           0.587   112.964    mb_block_i/GameIP_0/inst/color_instance/bot_draw/out[2]
    SLICE_X5Y60          LUT5 (Prop_lut5_I0_O)        0.124   113.088 r  mb_block_i/GameIP_0/inst/color_instance/bot_draw/vga_to_hdmi_i_347/O
                         net (fo=1, routed)           0.440   113.528    mb_block_i/GameIP_0/inst/vga/bot_red25_in
    SLICE_X4Y59          LUT6 (Prop_lut6_I2_O)        0.124   113.652 r  mb_block_i/GameIP_0/inst/vga/vga_to_hdmi_i_262/O
                         net (fo=1, routed)           0.426   114.078    mb_block_i/GameIP_0/inst/vga/vga_to_hdmi_i_262_n_0
    SLICE_X4Y59          LUT5 (Prop_lut5_I0_O)        0.124   114.202 r  mb_block_i/GameIP_0/inst/vga/vga_to_hdmi_i_148/O
                         net (fo=2, routed)           0.411   114.613    mb_block_i/GameIP_0/inst/vga/vga_to_hdmi_i_148_n_0
    SLICE_X5Y59          LUT4 (Prop_lut4_I2_O)        0.124   114.737 r  mb_block_i/GameIP_0/inst/vga/vga_to_hdmi_i_124/O
                         net (fo=4, routed)           0.670   115.408    mb_block_i/GameIP_0/inst/vga/vga_to_hdmi_i_124_n_0
    SLICE_X8Y60          LUT6 (Prop_lut6_I2_O)        0.124   115.532 r  mb_block_i/GameIP_0/inst/vga/vga_to_hdmi_i_47/O
                         net (fo=1, routed)           0.607   116.139    mb_block_i/GameIP_0/inst/vga/vga_to_hdmi_i_47_n_0
    SLICE_X8Y61          LUT6 (Prop_lut6_I2_O)        0.124   116.263 r  mb_block_i/GameIP_0/inst/vga/vga_to_hdmi_i_11/O
                         net (fo=1, routed)           0.520   116.783    mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/srldly_0/data_i[13]
    SLICE_X8Y59          SRL16E                                       r  mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/srldly_0/srl[38].srl16_i/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    120.000   120.000 r  
    N15                                               0.000   120.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000   120.000    mb_block_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370   121.370 r  mb_block_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   122.532    mb_block_i/clk_wiz_1/inst/clk_in1_microblaze_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221   115.311 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587   116.898    mb_block_i/clk_wiz_1/inst/clk_out1_microblaze_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   116.989 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2937, routed)        1.457   118.446    mb_block_i/GameIP_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129   115.317 r  mb_block_i/GameIP_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581   116.898    mb_block_i/GameIP_0/inst/clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   116.989 r  mb_block_i/GameIP_0/inst/clk_wiz/inst/clkout1_buf/O
                         net (fo=146, routed)         1.438   118.426    mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/srldly_0/pix_clk
    SLICE_X8Y59          SRL16E                                       r  mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/srldly_0/srl[38].srl16_i/CLK
                         clock pessimism              0.397   118.823    
                         clock uncertainty           -0.226   118.597    
    SLICE_X8Y59          SRL16E (Setup_srl16e_CLK_D)
                                                     -0.018   118.579    mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/srldly_0/srl[38].srl16_i
  -------------------------------------------------------------------
                         required time                        118.579    
                         arrival time                        -116.783    
  -------------------------------------------------------------------
                         slack                                  1.796    

Slack (MET) :             1.849ns  (required time - arrival time)
  Source:                 mb_block_i/GameIP_0/inst/Timer/seconds_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/srldly_0/srl[39].srl16_i/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@120.000ns - clk_out3_clk_wiz_0_1 rise@100.000ns)
  Data Path Delay:        17.624ns  (logic 6.313ns (35.821%)  route 11.311ns (64.179%))
  Logic Levels:           23  (CARRY4=7 LUT2=1 LUT3=2 LUT4=2 LUT5=4 LUT6=7)
  Clock Path Skew:        -0.263ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.574ns = ( 118.426 - 120.000 ) 
    Source Clock Delay      (SCD):    -0.914ns = ( 99.086 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.397ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                    100.000   100.000 r  
    N15                                               0.000   100.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000   100.000    mb_block_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.440   101.440 r  mb_block_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   102.673    mb_block_i/clk_wiz_1/inst/clk_in1_microblaze_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    95.709 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    97.375    mb_block_i/clk_wiz_1/inst/clk_out1_microblaze_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    97.471 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2937, routed)        1.575    99.046    mb_block_i/GameIP_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.333    95.714 r  mb_block_i/GameIP_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    97.375    mb_block_i/GameIP_0/inst/clk_wiz/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.096    97.471 r  mb_block_i/GameIP_0/inst/clk_wiz/inst/clkout3_buf/O
                         net (fo=38, routed)          1.615    99.086    mb_block_i/GameIP_0/inst/Timer/CLK
    SLICE_X1Y68          FDRE                                         r  mb_block_i/GameIP_0/inst/Timer/seconds_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y68          FDRE (Prop_fdre_C_Q)         0.456    99.542 r  mb_block_i/GameIP_0/inst/Timer/seconds_reg[12]/Q
                         net (fo=20, routed)          1.188   100.730    mb_block_i/GameIP_0/inst/Timer/seconds_reg[15]_1[12]
    SLICE_X1Y62          LUT3 (Prop_lut3_I0_O)        0.124   100.854 r  mb_block_i/GameIP_0/inst/Timer/BOTTOM_NUM5__4_carry__1_i_4/O
                         net (fo=2, routed)           0.486   101.339    mb_block_i/GameIP_0/inst/color_instance/bot_draw/i__carry__0_i_5__0[0]
    SLICE_X2Y62          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550   101.889 r  mb_block_i/GameIP_0/inst/color_instance/bot_draw/BOTTOM_NUM5__4_carry__1/CO[3]
                         net (fo=1, routed)           0.000   101.889    mb_block_i/GameIP_0/inst/color_instance/bot_draw/BOTTOM_NUM5__4_carry__1_n_0
    SLICE_X2Y63          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219   102.108 r  mb_block_i/GameIP_0/inst/color_instance/bot_draw/BOTTOM_NUM5__4_carry__2/O[0]
                         net (fo=9, routed)           0.666   102.774    mb_block_i/GameIP_0/inst/color_instance/bot_draw/seconds_reg[12][1]
    SLICE_X3Y63          LUT2 (Prop_lut2_I0_O)        0.295   103.069 r  mb_block_i/GameIP_0/inst/color_instance/bot_draw/BOTTOM_NUM5__42_carry__0_i_3/O
                         net (fo=1, routed)           0.000   103.069    mb_block_i/GameIP_0/inst/color_instance/bot_draw/BOTTOM_NUM5__42_carry__0_i_3_n_0
    SLICE_X3Y63          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   103.619 r  mb_block_i/GameIP_0/inst/color_instance/bot_draw/BOTTOM_NUM5__42_carry__0/CO[3]
                         net (fo=1, routed)           0.000   103.619    mb_block_i/GameIP_0/inst/color_instance/bot_draw/BOTTOM_NUM5__42_carry__0_n_0
    SLICE_X3Y64          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334   103.953 r  mb_block_i/GameIP_0/inst/color_instance/bot_draw/BOTTOM_NUM5__42_carry__1/O[1]
                         net (fo=3, routed)           0.582   104.536    mb_block_i/GameIP_0/inst/Timer/i__carry__0_i_2_0[1]
    SLICE_X4Y64          LUT4 (Prop_lut4_I1_O)        0.303   104.839 r  mb_block_i/GameIP_0/inst/Timer/BOTTOM_NUM5__70_carry__1_i_5/O
                         net (fo=1, routed)           0.000   104.839    mb_block_i/GameIP_0/inst/color_instance/bot_draw/i__carry__0_i_5__0_2[1]
    SLICE_X4Y64          CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570   105.409 r  mb_block_i/GameIP_0/inst/color_instance/bot_draw/BOTTOM_NUM5__70_carry__1/CO[2]
                         net (fo=6, routed)           0.621   106.029    mb_block_i/GameIP_0/inst/Timer/i__carry__0_i_2_1[0]
    SLICE_X6Y64          LUT3 (Prop_lut3_I2_O)        0.339   106.368 r  mb_block_i/GameIP_0/inst/Timer/i__carry_i_14/O
                         net (fo=9, routed)           0.352   106.721    mb_block_i/GameIP_0/inst/Timer/seconds_reg[15]_6
    SLICE_X7Y65          LUT6 (Prop_lut6_I2_O)        0.328   107.049 r  mb_block_i/GameIP_0/inst/Timer/i__carry_i_19/O
                         net (fo=3, routed)           1.112   108.160    mb_block_i/GameIP_0/inst/Timer/i__carry_i_19_n_0
    SLICE_X7Y65          LUT6 (Prop_lut6_I0_O)        0.124   108.284 r  mb_block_i/GameIP_0/inst/Timer/i__carry_i_12__0/O
                         net (fo=4, routed)           0.839   109.123    mb_block_i/GameIP_0/inst/Timer/i__carry_i_12__0_n_0
    SLICE_X7Y63          LUT6 (Prop_lut6_I1_O)        0.124   109.247 r  mb_block_i/GameIP_0/inst/Timer/i__carry_i_15/O
                         net (fo=4, routed)           0.816   110.064    mb_block_i/GameIP_0/inst/Timer/color_instance/bot_draw/A__0[2]
    SLICE_X7Y62          LUT5 (Prop_lut5_I0_O)        0.124   110.188 r  mb_block_i/GameIP_0/inst/Timer/i__carry_i_7__1/O
                         net (fo=3, routed)           0.627   110.815    mb_block_i/GameIP_0/inst/vga/BOTTOM_NUM1_inferred__0/i__carry
    SLICE_X6Y61          LUT5 (Prop_lut5_I3_O)        0.124   110.939 r  mb_block_i/GameIP_0/inst/vga/i__carry_i_3/O
                         net (fo=1, routed)           0.000   110.939    mb_block_i/GameIP_0/inst/color_instance/bot_draw/g0_b0__0_1[3]
    SLICE_X6Y61          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376   111.315 r  mb_block_i/GameIP_0/inst/color_instance/bot_draw/BOTTOM_NUM1_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000   111.315    mb_block_i/GameIP_0/inst/color_instance/bot_draw/BOTTOM_NUM1_inferred__0/i__carry_n_0
    SLICE_X6Y62          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323   111.638 r  mb_block_i/GameIP_0/inst/color_instance/bot_draw/BOTTOM_NUM1_inferred__0/i__carry__0/O[1]
                         net (fo=3, routed)           0.433   112.071    mb_block_i/GameIP_0/inst/color_instance/bot_draw/BOTTOM_NUM1_inferred__0/i__carry__0_n_6
    SLICE_X7Y61          LUT6 (Prop_lut6_I5_O)        0.306   112.377 r  mb_block_i/GameIP_0/inst/color_instance/bot_draw/g0_b2__0/O
                         net (fo=2, routed)           0.587   112.964    mb_block_i/GameIP_0/inst/color_instance/bot_draw/out[2]
    SLICE_X5Y60          LUT5 (Prop_lut5_I0_O)        0.124   113.088 r  mb_block_i/GameIP_0/inst/color_instance/bot_draw/vga_to_hdmi_i_347/O
                         net (fo=1, routed)           0.440   113.528    mb_block_i/GameIP_0/inst/vga/bot_red25_in
    SLICE_X4Y59          LUT6 (Prop_lut6_I2_O)        0.124   113.652 r  mb_block_i/GameIP_0/inst/vga/vga_to_hdmi_i_262/O
                         net (fo=1, routed)           0.426   114.078    mb_block_i/GameIP_0/inst/vga/vga_to_hdmi_i_262_n_0
    SLICE_X4Y59          LUT5 (Prop_lut5_I0_O)        0.124   114.202 r  mb_block_i/GameIP_0/inst/vga/vga_to_hdmi_i_148/O
                         net (fo=2, routed)           0.411   114.613    mb_block_i/GameIP_0/inst/vga/vga_to_hdmi_i_148_n_0
    SLICE_X5Y59          LUT4 (Prop_lut4_I2_O)        0.124   114.737 r  mb_block_i/GameIP_0/inst/vga/vga_to_hdmi_i_124/O
                         net (fo=4, routed)           0.663   115.401    mb_block_i/GameIP_0/inst/vga/vga_to_hdmi_i_124_n_0
    SLICE_X9Y60          LUT6 (Prop_lut6_I1_O)        0.124   115.525 r  mb_block_i/GameIP_0/inst/vga/vga_to_hdmi_i_43/O
                         net (fo=1, routed)           0.434   115.958    mb_block_i/GameIP_0/inst/vga/vga_to_hdmi_i_43_n_0
    SLICE_X9Y61          LUT6 (Prop_lut6_I2_O)        0.124   116.082 r  mb_block_i/GameIP_0/inst/vga/vga_to_hdmi_i_10/O
                         net (fo=1, routed)           0.628   116.710    mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/srldly_0/data_i[14]
    SLICE_X8Y59          SRL16E                                       r  mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/srldly_0/srl[39].srl16_i/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    120.000   120.000 r  
    N15                                               0.000   120.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000   120.000    mb_block_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370   121.370 r  mb_block_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   122.532    mb_block_i/clk_wiz_1/inst/clk_in1_microblaze_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221   115.311 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587   116.898    mb_block_i/clk_wiz_1/inst/clk_out1_microblaze_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   116.989 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2937, routed)        1.457   118.446    mb_block_i/GameIP_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129   115.317 r  mb_block_i/GameIP_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581   116.898    mb_block_i/GameIP_0/inst/clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   116.989 r  mb_block_i/GameIP_0/inst/clk_wiz/inst/clkout1_buf/O
                         net (fo=146, routed)         1.438   118.426    mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/srldly_0/pix_clk
    SLICE_X8Y59          SRL16E                                       r  mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/srldly_0/srl[39].srl16_i/CLK
                         clock pessimism              0.397   118.823    
                         clock uncertainty           -0.226   118.597    
    SLICE_X8Y59          SRL16E (Setup_srl16e_CLK_D)
                                                     -0.039   118.558    mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/srldly_0/srl[39].srl16_i
  -------------------------------------------------------------------
                         required time                        118.558    
                         arrival time                        -116.710    
  -------------------------------------------------------------------
                         slack                                  1.849    

Slack (MET) :             1.874ns  (required time - arrival time)
  Source:                 mb_block_i/GameIP_0/inst/Timer/seconds_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/srldly_0/srl[23].srl16_i/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@120.000ns - clk_out3_clk_wiz_0_1 rise@100.000ns)
  Data Path Delay:        17.599ns  (logic 6.313ns (35.870%)  route 11.286ns (64.130%))
  Logic Levels:           23  (CARRY4=7 LUT2=1 LUT3=3 LUT4=1 LUT5=4 LUT6=7)
  Clock Path Skew:        -0.262ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.573ns = ( 118.427 - 120.000 ) 
    Source Clock Delay      (SCD):    -0.914ns = ( 99.086 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.397ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                    100.000   100.000 r  
    N15                                               0.000   100.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000   100.000    mb_block_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.440   101.440 r  mb_block_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   102.673    mb_block_i/clk_wiz_1/inst/clk_in1_microblaze_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    95.709 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    97.375    mb_block_i/clk_wiz_1/inst/clk_out1_microblaze_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    97.471 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2937, routed)        1.575    99.046    mb_block_i/GameIP_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.333    95.714 r  mb_block_i/GameIP_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    97.375    mb_block_i/GameIP_0/inst/clk_wiz/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.096    97.471 r  mb_block_i/GameIP_0/inst/clk_wiz/inst/clkout3_buf/O
                         net (fo=38, routed)          1.615    99.086    mb_block_i/GameIP_0/inst/Timer/CLK
    SLICE_X1Y68          FDRE                                         r  mb_block_i/GameIP_0/inst/Timer/seconds_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y68          FDRE (Prop_fdre_C_Q)         0.456    99.542 r  mb_block_i/GameIP_0/inst/Timer/seconds_reg[12]/Q
                         net (fo=20, routed)          1.188   100.730    mb_block_i/GameIP_0/inst/Timer/seconds_reg[15]_1[12]
    SLICE_X1Y62          LUT3 (Prop_lut3_I0_O)        0.124   100.854 r  mb_block_i/GameIP_0/inst/Timer/BOTTOM_NUM5__4_carry__1_i_4/O
                         net (fo=2, routed)           0.486   101.339    mb_block_i/GameIP_0/inst/color_instance/bot_draw/i__carry__0_i_5__0[0]
    SLICE_X2Y62          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550   101.889 r  mb_block_i/GameIP_0/inst/color_instance/bot_draw/BOTTOM_NUM5__4_carry__1/CO[3]
                         net (fo=1, routed)           0.000   101.889    mb_block_i/GameIP_0/inst/color_instance/bot_draw/BOTTOM_NUM5__4_carry__1_n_0
    SLICE_X2Y63          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219   102.108 r  mb_block_i/GameIP_0/inst/color_instance/bot_draw/BOTTOM_NUM5__4_carry__2/O[0]
                         net (fo=9, routed)           0.666   102.774    mb_block_i/GameIP_0/inst/color_instance/bot_draw/seconds_reg[12][1]
    SLICE_X3Y63          LUT2 (Prop_lut2_I0_O)        0.295   103.069 r  mb_block_i/GameIP_0/inst/color_instance/bot_draw/BOTTOM_NUM5__42_carry__0_i_3/O
                         net (fo=1, routed)           0.000   103.069    mb_block_i/GameIP_0/inst/color_instance/bot_draw/BOTTOM_NUM5__42_carry__0_i_3_n_0
    SLICE_X3Y63          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   103.619 r  mb_block_i/GameIP_0/inst/color_instance/bot_draw/BOTTOM_NUM5__42_carry__0/CO[3]
                         net (fo=1, routed)           0.000   103.619    mb_block_i/GameIP_0/inst/color_instance/bot_draw/BOTTOM_NUM5__42_carry__0_n_0
    SLICE_X3Y64          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334   103.953 r  mb_block_i/GameIP_0/inst/color_instance/bot_draw/BOTTOM_NUM5__42_carry__1/O[1]
                         net (fo=3, routed)           0.582   104.536    mb_block_i/GameIP_0/inst/Timer/i__carry__0_i_2_0[1]
    SLICE_X4Y64          LUT4 (Prop_lut4_I1_O)        0.303   104.839 r  mb_block_i/GameIP_0/inst/Timer/BOTTOM_NUM5__70_carry__1_i_5/O
                         net (fo=1, routed)           0.000   104.839    mb_block_i/GameIP_0/inst/color_instance/bot_draw/i__carry__0_i_5__0_2[1]
    SLICE_X4Y64          CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570   105.409 r  mb_block_i/GameIP_0/inst/color_instance/bot_draw/BOTTOM_NUM5__70_carry__1/CO[2]
                         net (fo=6, routed)           0.621   106.029    mb_block_i/GameIP_0/inst/Timer/i__carry__0_i_2_1[0]
    SLICE_X6Y64          LUT3 (Prop_lut3_I2_O)        0.339   106.368 r  mb_block_i/GameIP_0/inst/Timer/i__carry_i_14/O
                         net (fo=9, routed)           0.352   106.721    mb_block_i/GameIP_0/inst/Timer/seconds_reg[15]_6
    SLICE_X7Y65          LUT6 (Prop_lut6_I2_O)        0.328   107.049 r  mb_block_i/GameIP_0/inst/Timer/i__carry_i_19/O
                         net (fo=3, routed)           1.112   108.160    mb_block_i/GameIP_0/inst/Timer/i__carry_i_19_n_0
    SLICE_X7Y65          LUT6 (Prop_lut6_I0_O)        0.124   108.284 r  mb_block_i/GameIP_0/inst/Timer/i__carry_i_12__0/O
                         net (fo=4, routed)           0.839   109.123    mb_block_i/GameIP_0/inst/Timer/i__carry_i_12__0_n_0
    SLICE_X7Y63          LUT6 (Prop_lut6_I1_O)        0.124   109.247 r  mb_block_i/GameIP_0/inst/Timer/i__carry_i_15/O
                         net (fo=4, routed)           0.816   110.064    mb_block_i/GameIP_0/inst/Timer/color_instance/bot_draw/A__0[2]
    SLICE_X7Y62          LUT5 (Prop_lut5_I0_O)        0.124   110.188 r  mb_block_i/GameIP_0/inst/Timer/i__carry_i_7__1/O
                         net (fo=3, routed)           0.627   110.815    mb_block_i/GameIP_0/inst/vga/BOTTOM_NUM1_inferred__0/i__carry
    SLICE_X6Y61          LUT5 (Prop_lut5_I3_O)        0.124   110.939 r  mb_block_i/GameIP_0/inst/vga/i__carry_i_3/O
                         net (fo=1, routed)           0.000   110.939    mb_block_i/GameIP_0/inst/color_instance/bot_draw/g0_b0__0_1[3]
    SLICE_X6Y61          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376   111.315 r  mb_block_i/GameIP_0/inst/color_instance/bot_draw/BOTTOM_NUM1_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000   111.315    mb_block_i/GameIP_0/inst/color_instance/bot_draw/BOTTOM_NUM1_inferred__0/i__carry_n_0
    SLICE_X6Y62          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323   111.638 r  mb_block_i/GameIP_0/inst/color_instance/bot_draw/BOTTOM_NUM1_inferred__0/i__carry__0/O[1]
                         net (fo=3, routed)           0.433   112.071    mb_block_i/GameIP_0/inst/color_instance/bot_draw/BOTTOM_NUM1_inferred__0/i__carry__0_n_6
    SLICE_X7Y61          LUT6 (Prop_lut6_I5_O)        0.306   112.377 r  mb_block_i/GameIP_0/inst/color_instance/bot_draw/g0_b2__0/O
                         net (fo=2, routed)           0.587   112.964    mb_block_i/GameIP_0/inst/color_instance/bot_draw/out[2]
    SLICE_X5Y60          LUT5 (Prop_lut5_I0_O)        0.124   113.088 r  mb_block_i/GameIP_0/inst/color_instance/bot_draw/vga_to_hdmi_i_347/O
                         net (fo=1, routed)           0.440   113.528    mb_block_i/GameIP_0/inst/vga/bot_red25_in
    SLICE_X4Y59          LUT6 (Prop_lut6_I2_O)        0.124   113.652 r  mb_block_i/GameIP_0/inst/vga/vga_to_hdmi_i_262/O
                         net (fo=1, routed)           0.426   114.078    mb_block_i/GameIP_0/inst/vga/vga_to_hdmi_i_262_n_0
    SLICE_X4Y59          LUT5 (Prop_lut5_I0_O)        0.124   114.202 r  mb_block_i/GameIP_0/inst/vga/vga_to_hdmi_i_148/O
                         net (fo=2, routed)           0.412   114.614    mb_block_i/GameIP_0/inst/vga/vga_to_hdmi_i_148_n_0
    SLICE_X5Y59          LUT6 (Prop_lut6_I2_O)        0.124   114.738 r  mb_block_i/GameIP_0/inst/vga/vga_to_hdmi_i_59/O
                         net (fo=4, routed)           0.646   115.385    mb_block_i/GameIP_0/inst/vga/vga_to_hdmi_i_59_n_0
    SLICE_X8Y60          LUT3 (Prop_lut3_I2_O)        0.124   115.509 r  mb_block_i/GameIP_0/inst/vga/vga_to_hdmi_i_15/O
                         net (fo=1, routed)           0.298   115.807    mb_block_i/GameIP_0/inst/game/srl[23].srl16_i_0
    SLICE_X11Y60         LUT6 (Prop_lut6_I0_O)        0.124   115.931 r  mb_block_i/GameIP_0/inst/game/vga_to_hdmi_i_2/O
                         net (fo=1, routed)           0.754   116.685    mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/srldly_0/data_i[6]
    SLICE_X10Y60         SRL16E                                       r  mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/srldly_0/srl[23].srl16_i/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    120.000   120.000 r  
    N15                                               0.000   120.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000   120.000    mb_block_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370   121.370 r  mb_block_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   122.532    mb_block_i/clk_wiz_1/inst/clk_in1_microblaze_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221   115.311 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587   116.898    mb_block_i/clk_wiz_1/inst/clk_out1_microblaze_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   116.989 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2937, routed)        1.457   118.446    mb_block_i/GameIP_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129   115.317 r  mb_block_i/GameIP_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581   116.898    mb_block_i/GameIP_0/inst/clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   116.989 r  mb_block_i/GameIP_0/inst/clk_wiz/inst/clkout1_buf/O
                         net (fo=146, routed)         1.439   118.427    mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/srldly_0/pix_clk
    SLICE_X10Y60         SRL16E                                       r  mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/srldly_0/srl[23].srl16_i/CLK
                         clock pessimism              0.397   118.824    
                         clock uncertainty           -0.226   118.598    
    SLICE_X10Y60         SRL16E (Setup_srl16e_CLK_D)
                                                     -0.039   118.559    mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/srldly_0/srl[23].srl16_i
  -------------------------------------------------------------------
                         required time                        118.559    
                         arrival time                        -116.685    
  -------------------------------------------------------------------
                         slack                                  1.874    

Slack (MET) :             1.974ns  (required time - arrival time)
  Source:                 mb_block_i/GameIP_0/inst/Timer/seconds_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/srldly_0/srl[36].srl16_i/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@120.000ns - clk_out3_clk_wiz_0_1 rise@100.000ns)
  Data Path Delay:        17.491ns  (logic 6.516ns (37.254%)  route 10.975ns (62.746%))
  Logic Levels:           23  (CARRY4=7 LUT2=1 LUT3=3 LUT4=2 LUT5=4 LUT6=6)
  Clock Path Skew:        -0.263ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.574ns = ( 118.426 - 120.000 ) 
    Source Clock Delay      (SCD):    -0.914ns = ( 99.086 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.397ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                    100.000   100.000 r  
    N15                                               0.000   100.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000   100.000    mb_block_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.440   101.440 r  mb_block_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   102.673    mb_block_i/clk_wiz_1/inst/clk_in1_microblaze_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    95.709 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    97.375    mb_block_i/clk_wiz_1/inst/clk_out1_microblaze_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    97.471 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2937, routed)        1.575    99.046    mb_block_i/GameIP_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.333    95.714 r  mb_block_i/GameIP_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    97.375    mb_block_i/GameIP_0/inst/clk_wiz/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.096    97.471 r  mb_block_i/GameIP_0/inst/clk_wiz/inst/clkout3_buf/O
                         net (fo=38, routed)          1.615    99.086    mb_block_i/GameIP_0/inst/Timer/CLK
    SLICE_X1Y68          FDRE                                         r  mb_block_i/GameIP_0/inst/Timer/seconds_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y68          FDRE (Prop_fdre_C_Q)         0.456    99.542 r  mb_block_i/GameIP_0/inst/Timer/seconds_reg[12]/Q
                         net (fo=20, routed)          1.188   100.730    mb_block_i/GameIP_0/inst/Timer/seconds_reg[15]_1[12]
    SLICE_X1Y62          LUT3 (Prop_lut3_I0_O)        0.124   100.854 r  mb_block_i/GameIP_0/inst/Timer/BOTTOM_NUM5__4_carry__1_i_4/O
                         net (fo=2, routed)           0.486   101.339    mb_block_i/GameIP_0/inst/color_instance/bot_draw/i__carry__0_i_5__0[0]
    SLICE_X2Y62          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550   101.889 r  mb_block_i/GameIP_0/inst/color_instance/bot_draw/BOTTOM_NUM5__4_carry__1/CO[3]
                         net (fo=1, routed)           0.000   101.889    mb_block_i/GameIP_0/inst/color_instance/bot_draw/BOTTOM_NUM5__4_carry__1_n_0
    SLICE_X2Y63          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219   102.108 r  mb_block_i/GameIP_0/inst/color_instance/bot_draw/BOTTOM_NUM5__4_carry__2/O[0]
                         net (fo=9, routed)           0.666   102.774    mb_block_i/GameIP_0/inst/color_instance/bot_draw/seconds_reg[12][1]
    SLICE_X3Y63          LUT2 (Prop_lut2_I0_O)        0.295   103.069 r  mb_block_i/GameIP_0/inst/color_instance/bot_draw/BOTTOM_NUM5__42_carry__0_i_3/O
                         net (fo=1, routed)           0.000   103.069    mb_block_i/GameIP_0/inst/color_instance/bot_draw/BOTTOM_NUM5__42_carry__0_i_3_n_0
    SLICE_X3Y63          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   103.619 r  mb_block_i/GameIP_0/inst/color_instance/bot_draw/BOTTOM_NUM5__42_carry__0/CO[3]
                         net (fo=1, routed)           0.000   103.619    mb_block_i/GameIP_0/inst/color_instance/bot_draw/BOTTOM_NUM5__42_carry__0_n_0
    SLICE_X3Y64          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334   103.953 r  mb_block_i/GameIP_0/inst/color_instance/bot_draw/BOTTOM_NUM5__42_carry__1/O[1]
                         net (fo=3, routed)           0.582   104.536    mb_block_i/GameIP_0/inst/Timer/i__carry__0_i_2_0[1]
    SLICE_X4Y64          LUT4 (Prop_lut4_I1_O)        0.303   104.839 r  mb_block_i/GameIP_0/inst/Timer/BOTTOM_NUM5__70_carry__1_i_5/O
                         net (fo=1, routed)           0.000   104.839    mb_block_i/GameIP_0/inst/color_instance/bot_draw/i__carry__0_i_5__0_2[1]
    SLICE_X4Y64          CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570   105.409 r  mb_block_i/GameIP_0/inst/color_instance/bot_draw/BOTTOM_NUM5__70_carry__1/CO[2]
                         net (fo=6, routed)           0.621   106.029    mb_block_i/GameIP_0/inst/Timer/i__carry__0_i_2_1[0]
    SLICE_X6Y64          LUT3 (Prop_lut3_I2_O)        0.339   106.368 r  mb_block_i/GameIP_0/inst/Timer/i__carry_i_14/O
                         net (fo=9, routed)           0.352   106.721    mb_block_i/GameIP_0/inst/Timer/seconds_reg[15]_6
    SLICE_X7Y65          LUT6 (Prop_lut6_I2_O)        0.328   107.049 r  mb_block_i/GameIP_0/inst/Timer/i__carry_i_19/O
                         net (fo=3, routed)           1.112   108.160    mb_block_i/GameIP_0/inst/Timer/i__carry_i_19_n_0
    SLICE_X7Y65          LUT6 (Prop_lut6_I0_O)        0.124   108.284 r  mb_block_i/GameIP_0/inst/Timer/i__carry_i_12__0/O
                         net (fo=4, routed)           0.839   109.123    mb_block_i/GameIP_0/inst/Timer/i__carry_i_12__0_n_0
    SLICE_X7Y63          LUT6 (Prop_lut6_I1_O)        0.124   109.247 r  mb_block_i/GameIP_0/inst/Timer/i__carry_i_15/O
                         net (fo=4, routed)           0.816   110.064    mb_block_i/GameIP_0/inst/Timer/color_instance/bot_draw/A__0[2]
    SLICE_X7Y62          LUT5 (Prop_lut5_I0_O)        0.124   110.188 r  mb_block_i/GameIP_0/inst/Timer/i__carry_i_7__1/O
                         net (fo=3, routed)           0.627   110.815    mb_block_i/GameIP_0/inst/vga/BOTTOM_NUM1_inferred__0/i__carry
    SLICE_X6Y61          LUT5 (Prop_lut5_I3_O)        0.124   110.939 r  mb_block_i/GameIP_0/inst/vga/i__carry_i_3/O
                         net (fo=1, routed)           0.000   110.939    mb_block_i/GameIP_0/inst/color_instance/bot_draw/g0_b0__0_1[3]
    SLICE_X6Y61          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376   111.315 r  mb_block_i/GameIP_0/inst/color_instance/bot_draw/BOTTOM_NUM1_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000   111.315    mb_block_i/GameIP_0/inst/color_instance/bot_draw/BOTTOM_NUM1_inferred__0/i__carry_n_0
    SLICE_X6Y62          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323   111.638 r  mb_block_i/GameIP_0/inst/color_instance/bot_draw/BOTTOM_NUM1_inferred__0/i__carry__0/O[1]
                         net (fo=3, routed)           0.433   112.071    mb_block_i/GameIP_0/inst/color_instance/bot_draw/BOTTOM_NUM1_inferred__0/i__carry__0_n_6
    SLICE_X7Y61          LUT6 (Prop_lut6_I5_O)        0.306   112.377 r  mb_block_i/GameIP_0/inst/color_instance/bot_draw/g0_b2__0/O
                         net (fo=2, routed)           0.587   112.964    mb_block_i/GameIP_0/inst/color_instance/bot_draw/out[2]
    SLICE_X5Y60          LUT5 (Prop_lut5_I0_O)        0.124   113.088 r  mb_block_i/GameIP_0/inst/color_instance/bot_draw/vga_to_hdmi_i_347/O
                         net (fo=1, routed)           0.440   113.528    mb_block_i/GameIP_0/inst/vga/bot_red25_in
    SLICE_X4Y59          LUT6 (Prop_lut6_I2_O)        0.124   113.652 r  mb_block_i/GameIP_0/inst/vga/vga_to_hdmi_i_262/O
                         net (fo=1, routed)           0.426   114.078    mb_block_i/GameIP_0/inst/vga/vga_to_hdmi_i_262_n_0
    SLICE_X4Y59          LUT5 (Prop_lut5_I0_O)        0.124   114.202 r  mb_block_i/GameIP_0/inst/vga/vga_to_hdmi_i_148/O
                         net (fo=2, routed)           0.411   114.613    mb_block_i/GameIP_0/inst/vga/vga_to_hdmi_i_148_n_0
    SLICE_X5Y59          LUT4 (Prop_lut4_I2_O)        0.124   114.737 r  mb_block_i/GameIP_0/inst/vga/vga_to_hdmi_i_124/O
                         net (fo=4, routed)           0.791   115.528    mb_block_i/GameIP_0/inst/vga/vga_to_hdmi_i_124_n_0
    SLICE_X9Y59          LUT3 (Prop_lut3_I2_O)        0.119   115.647 r  mb_block_i/GameIP_0/inst/vga/vga_to_hdmi_i_57/O
                         net (fo=1, routed)           0.266   115.913    mb_block_i/GameIP_0/inst/vga/vga_to_hdmi_i_57_n_0
    SLICE_X9Y59          LUT6 (Prop_lut6_I5_O)        0.332   116.245 r  mb_block_i/GameIP_0/inst/vga/vga_to_hdmi_i_13/O
                         net (fo=1, routed)           0.332   116.577    mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/srldly_0/data_i[11]
    SLICE_X8Y59          SRL16E                                       r  mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/srldly_0/srl[36].srl16_i/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    120.000   120.000 r  
    N15                                               0.000   120.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000   120.000    mb_block_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370   121.370 r  mb_block_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   122.532    mb_block_i/clk_wiz_1/inst/clk_in1_microblaze_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221   115.311 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587   116.898    mb_block_i/clk_wiz_1/inst/clk_out1_microblaze_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   116.989 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2937, routed)        1.457   118.446    mb_block_i/GameIP_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129   115.317 r  mb_block_i/GameIP_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581   116.898    mb_block_i/GameIP_0/inst/clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   116.989 r  mb_block_i/GameIP_0/inst/clk_wiz/inst/clkout1_buf/O
                         net (fo=146, routed)         1.438   118.426    mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/srldly_0/pix_clk
    SLICE_X8Y59          SRL16E                                       r  mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/srldly_0/srl[36].srl16_i/CLK
                         clock pessimism              0.397   118.823    
                         clock uncertainty           -0.226   118.597    
    SLICE_X8Y59          SRL16E (Setup_srl16e_CLK_D)
                                                     -0.047   118.550    mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/srldly_0/srl[36].srl16_i
  -------------------------------------------------------------------
                         required time                        118.550    
                         arrival time                        -116.577    
  -------------------------------------------------------------------
                         slack                                  1.974    

Slack (MET) :             1.991ns  (required time - arrival time)
  Source:                 mb_block_i/GameIP_0/inst/Timer/seconds_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/srldly_0/srl[29].srl16_i/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@120.000ns - clk_out3_clk_wiz_0_1 rise@100.000ns)
  Data Path Delay:        17.468ns  (logic 6.313ns (36.140%)  route 11.155ns (63.860%))
  Logic Levels:           23  (CARRY4=7 LUT2=1 LUT3=2 LUT4=1 LUT5=5 LUT6=7)
  Clock Path Skew:        -0.263ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.574ns = ( 118.426 - 120.000 ) 
    Source Clock Delay      (SCD):    -0.914ns = ( 99.086 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.397ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                    100.000   100.000 r  
    N15                                               0.000   100.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000   100.000    mb_block_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.440   101.440 r  mb_block_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   102.673    mb_block_i/clk_wiz_1/inst/clk_in1_microblaze_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    95.709 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    97.375    mb_block_i/clk_wiz_1/inst/clk_out1_microblaze_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    97.471 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2937, routed)        1.575    99.046    mb_block_i/GameIP_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.333    95.714 r  mb_block_i/GameIP_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    97.375    mb_block_i/GameIP_0/inst/clk_wiz/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.096    97.471 r  mb_block_i/GameIP_0/inst/clk_wiz/inst/clkout3_buf/O
                         net (fo=38, routed)          1.615    99.086    mb_block_i/GameIP_0/inst/Timer/CLK
    SLICE_X1Y68          FDRE                                         r  mb_block_i/GameIP_0/inst/Timer/seconds_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y68          FDRE (Prop_fdre_C_Q)         0.456    99.542 r  mb_block_i/GameIP_0/inst/Timer/seconds_reg[12]/Q
                         net (fo=20, routed)          1.188   100.730    mb_block_i/GameIP_0/inst/Timer/seconds_reg[15]_1[12]
    SLICE_X1Y62          LUT3 (Prop_lut3_I0_O)        0.124   100.854 r  mb_block_i/GameIP_0/inst/Timer/BOTTOM_NUM5__4_carry__1_i_4/O
                         net (fo=2, routed)           0.486   101.339    mb_block_i/GameIP_0/inst/color_instance/bot_draw/i__carry__0_i_5__0[0]
    SLICE_X2Y62          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550   101.889 r  mb_block_i/GameIP_0/inst/color_instance/bot_draw/BOTTOM_NUM5__4_carry__1/CO[3]
                         net (fo=1, routed)           0.000   101.889    mb_block_i/GameIP_0/inst/color_instance/bot_draw/BOTTOM_NUM5__4_carry__1_n_0
    SLICE_X2Y63          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219   102.108 r  mb_block_i/GameIP_0/inst/color_instance/bot_draw/BOTTOM_NUM5__4_carry__2/O[0]
                         net (fo=9, routed)           0.666   102.774    mb_block_i/GameIP_0/inst/color_instance/bot_draw/seconds_reg[12][1]
    SLICE_X3Y63          LUT2 (Prop_lut2_I0_O)        0.295   103.069 r  mb_block_i/GameIP_0/inst/color_instance/bot_draw/BOTTOM_NUM5__42_carry__0_i_3/O
                         net (fo=1, routed)           0.000   103.069    mb_block_i/GameIP_0/inst/color_instance/bot_draw/BOTTOM_NUM5__42_carry__0_i_3_n_0
    SLICE_X3Y63          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   103.619 r  mb_block_i/GameIP_0/inst/color_instance/bot_draw/BOTTOM_NUM5__42_carry__0/CO[3]
                         net (fo=1, routed)           0.000   103.619    mb_block_i/GameIP_0/inst/color_instance/bot_draw/BOTTOM_NUM5__42_carry__0_n_0
    SLICE_X3Y64          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334   103.953 r  mb_block_i/GameIP_0/inst/color_instance/bot_draw/BOTTOM_NUM5__42_carry__1/O[1]
                         net (fo=3, routed)           0.582   104.536    mb_block_i/GameIP_0/inst/Timer/i__carry__0_i_2_0[1]
    SLICE_X4Y64          LUT4 (Prop_lut4_I1_O)        0.303   104.839 r  mb_block_i/GameIP_0/inst/Timer/BOTTOM_NUM5__70_carry__1_i_5/O
                         net (fo=1, routed)           0.000   104.839    mb_block_i/GameIP_0/inst/color_instance/bot_draw/i__carry__0_i_5__0_2[1]
    SLICE_X4Y64          CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570   105.409 r  mb_block_i/GameIP_0/inst/color_instance/bot_draw/BOTTOM_NUM5__70_carry__1/CO[2]
                         net (fo=6, routed)           0.621   106.029    mb_block_i/GameIP_0/inst/Timer/i__carry__0_i_2_1[0]
    SLICE_X6Y64          LUT3 (Prop_lut3_I2_O)        0.339   106.368 r  mb_block_i/GameIP_0/inst/Timer/i__carry_i_14/O
                         net (fo=9, routed)           0.352   106.721    mb_block_i/GameIP_0/inst/Timer/seconds_reg[15]_6
    SLICE_X7Y65          LUT6 (Prop_lut6_I2_O)        0.328   107.049 r  mb_block_i/GameIP_0/inst/Timer/i__carry_i_19/O
                         net (fo=3, routed)           1.112   108.160    mb_block_i/GameIP_0/inst/Timer/i__carry_i_19_n_0
    SLICE_X7Y65          LUT6 (Prop_lut6_I0_O)        0.124   108.284 r  mb_block_i/GameIP_0/inst/Timer/i__carry_i_12__0/O
                         net (fo=4, routed)           0.839   109.123    mb_block_i/GameIP_0/inst/Timer/i__carry_i_12__0_n_0
    SLICE_X7Y63          LUT6 (Prop_lut6_I1_O)        0.124   109.247 r  mb_block_i/GameIP_0/inst/Timer/i__carry_i_15/O
                         net (fo=4, routed)           0.816   110.064    mb_block_i/GameIP_0/inst/Timer/color_instance/bot_draw/A__0[2]
    SLICE_X7Y62          LUT5 (Prop_lut5_I0_O)        0.124   110.188 r  mb_block_i/GameIP_0/inst/Timer/i__carry_i_7__1/O
                         net (fo=3, routed)           0.627   110.815    mb_block_i/GameIP_0/inst/vga/BOTTOM_NUM1_inferred__0/i__carry
    SLICE_X6Y61          LUT5 (Prop_lut5_I3_O)        0.124   110.939 r  mb_block_i/GameIP_0/inst/vga/i__carry_i_3/O
                         net (fo=1, routed)           0.000   110.939    mb_block_i/GameIP_0/inst/color_instance/bot_draw/g0_b0__0_1[3]
    SLICE_X6Y61          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376   111.315 r  mb_block_i/GameIP_0/inst/color_instance/bot_draw/BOTTOM_NUM1_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000   111.315    mb_block_i/GameIP_0/inst/color_instance/bot_draw/BOTTOM_NUM1_inferred__0/i__carry_n_0
    SLICE_X6Y62          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323   111.638 r  mb_block_i/GameIP_0/inst/color_instance/bot_draw/BOTTOM_NUM1_inferred__0/i__carry__0/O[1]
                         net (fo=3, routed)           0.433   112.071    mb_block_i/GameIP_0/inst/color_instance/bot_draw/BOTTOM_NUM1_inferred__0/i__carry__0_n_6
    SLICE_X7Y61          LUT6 (Prop_lut6_I5_O)        0.306   112.377 r  mb_block_i/GameIP_0/inst/color_instance/bot_draw/g0_b2__0/O
                         net (fo=2, routed)           0.587   112.964    mb_block_i/GameIP_0/inst/color_instance/bot_draw/out[2]
    SLICE_X5Y60          LUT5 (Prop_lut5_I0_O)        0.124   113.088 r  mb_block_i/GameIP_0/inst/color_instance/bot_draw/vga_to_hdmi_i_347/O
                         net (fo=1, routed)           0.440   113.528    mb_block_i/GameIP_0/inst/vga/bot_red25_in
    SLICE_X4Y59          LUT6 (Prop_lut6_I2_O)        0.124   113.652 r  mb_block_i/GameIP_0/inst/vga/vga_to_hdmi_i_262/O
                         net (fo=1, routed)           0.426   114.078    mb_block_i/GameIP_0/inst/vga/vga_to_hdmi_i_262_n_0
    SLICE_X4Y59          LUT5 (Prop_lut5_I0_O)        0.124   114.202 r  mb_block_i/GameIP_0/inst/vga/vga_to_hdmi_i_148/O
                         net (fo=2, routed)           0.412   114.614    mb_block_i/GameIP_0/inst/vga/vga_to_hdmi_i_148_n_0
    SLICE_X5Y59          LUT6 (Prop_lut6_I2_O)        0.124   114.738 r  mb_block_i/GameIP_0/inst/vga/vga_to_hdmi_i_59/O
                         net (fo=4, routed)           0.560   115.298    mb_block_i/GameIP_0/inst/vga/vga_to_hdmi_i_59_n_0
    SLICE_X8Y60          LUT6 (Prop_lut6_I1_O)        0.124   115.422 r  mb_block_i/GameIP_0/inst/vga/vga_to_hdmi_i_39/O
                         net (fo=2, routed)           0.467   115.889    mb_block_i/GameIP_0/inst/vga/vga_to_hdmi_i_39_n_0
    SLICE_X8Y62          LUT5 (Prop_lut5_I4_O)        0.124   116.013 r  mb_block_i/GameIP_0/inst/vga/vga_to_hdmi_i_8/O
                         net (fo=1, routed)           0.541   116.554    mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/srldly_0/data_i[8]
    SLICE_X10Y61         SRL16E                                       r  mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/srldly_0/srl[29].srl16_i/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    120.000   120.000 r  
    N15                                               0.000   120.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000   120.000    mb_block_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370   121.370 r  mb_block_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   122.532    mb_block_i/clk_wiz_1/inst/clk_in1_microblaze_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221   115.311 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587   116.898    mb_block_i/clk_wiz_1/inst/clk_out1_microblaze_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   116.989 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2937, routed)        1.457   118.446    mb_block_i/GameIP_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129   115.317 r  mb_block_i/GameIP_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581   116.898    mb_block_i/GameIP_0/inst/clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   116.989 r  mb_block_i/GameIP_0/inst/clk_wiz/inst/clkout1_buf/O
                         net (fo=146, routed)         1.438   118.426    mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/srldly_0/pix_clk
    SLICE_X10Y61         SRL16E                                       r  mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/srldly_0/srl[29].srl16_i/CLK
                         clock pessimism              0.397   118.823    
                         clock uncertainty           -0.226   118.597    
    SLICE_X10Y61         SRL16E (Setup_srl16e_CLK_D)
                                                     -0.052   118.545    mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/srldly_0/srl[29].srl16_i
  -------------------------------------------------------------------
                         required time                        118.545    
                         arrival time                        -116.554    
  -------------------------------------------------------------------
                         slack                                  1.991    

Slack (MET) :             2.008ns  (required time - arrival time)
  Source:                 mb_block_i/GameIP_0/inst/Timer/seconds_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/srldly_0/srl[37].srl16_i/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@120.000ns - clk_out3_clk_wiz_0_1 rise@100.000ns)
  Data Path Delay:        17.451ns  (logic 6.313ns (36.175%)  route 11.138ns (63.825%))
  Logic Levels:           23  (CARRY4=7 LUT2=1 LUT3=3 LUT4=2 LUT5=4 LUT6=6)
  Clock Path Skew:        -0.263ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.574ns = ( 118.426 - 120.000 ) 
    Source Clock Delay      (SCD):    -0.914ns = ( 99.086 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.397ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                    100.000   100.000 r  
    N15                                               0.000   100.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000   100.000    mb_block_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.440   101.440 r  mb_block_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   102.673    mb_block_i/clk_wiz_1/inst/clk_in1_microblaze_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    95.709 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    97.375    mb_block_i/clk_wiz_1/inst/clk_out1_microblaze_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    97.471 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2937, routed)        1.575    99.046    mb_block_i/GameIP_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.333    95.714 r  mb_block_i/GameIP_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    97.375    mb_block_i/GameIP_0/inst/clk_wiz/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.096    97.471 r  mb_block_i/GameIP_0/inst/clk_wiz/inst/clkout3_buf/O
                         net (fo=38, routed)          1.615    99.086    mb_block_i/GameIP_0/inst/Timer/CLK
    SLICE_X1Y68          FDRE                                         r  mb_block_i/GameIP_0/inst/Timer/seconds_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y68          FDRE (Prop_fdre_C_Q)         0.456    99.542 r  mb_block_i/GameIP_0/inst/Timer/seconds_reg[12]/Q
                         net (fo=20, routed)          1.188   100.730    mb_block_i/GameIP_0/inst/Timer/seconds_reg[15]_1[12]
    SLICE_X1Y62          LUT3 (Prop_lut3_I0_O)        0.124   100.854 r  mb_block_i/GameIP_0/inst/Timer/BOTTOM_NUM5__4_carry__1_i_4/O
                         net (fo=2, routed)           0.486   101.339    mb_block_i/GameIP_0/inst/color_instance/bot_draw/i__carry__0_i_5__0[0]
    SLICE_X2Y62          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550   101.889 r  mb_block_i/GameIP_0/inst/color_instance/bot_draw/BOTTOM_NUM5__4_carry__1/CO[3]
                         net (fo=1, routed)           0.000   101.889    mb_block_i/GameIP_0/inst/color_instance/bot_draw/BOTTOM_NUM5__4_carry__1_n_0
    SLICE_X2Y63          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219   102.108 r  mb_block_i/GameIP_0/inst/color_instance/bot_draw/BOTTOM_NUM5__4_carry__2/O[0]
                         net (fo=9, routed)           0.666   102.774    mb_block_i/GameIP_0/inst/color_instance/bot_draw/seconds_reg[12][1]
    SLICE_X3Y63          LUT2 (Prop_lut2_I0_O)        0.295   103.069 r  mb_block_i/GameIP_0/inst/color_instance/bot_draw/BOTTOM_NUM5__42_carry__0_i_3/O
                         net (fo=1, routed)           0.000   103.069    mb_block_i/GameIP_0/inst/color_instance/bot_draw/BOTTOM_NUM5__42_carry__0_i_3_n_0
    SLICE_X3Y63          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   103.619 r  mb_block_i/GameIP_0/inst/color_instance/bot_draw/BOTTOM_NUM5__42_carry__0/CO[3]
                         net (fo=1, routed)           0.000   103.619    mb_block_i/GameIP_0/inst/color_instance/bot_draw/BOTTOM_NUM5__42_carry__0_n_0
    SLICE_X3Y64          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334   103.953 r  mb_block_i/GameIP_0/inst/color_instance/bot_draw/BOTTOM_NUM5__42_carry__1/O[1]
                         net (fo=3, routed)           0.582   104.536    mb_block_i/GameIP_0/inst/Timer/i__carry__0_i_2_0[1]
    SLICE_X4Y64          LUT4 (Prop_lut4_I1_O)        0.303   104.839 r  mb_block_i/GameIP_0/inst/Timer/BOTTOM_NUM5__70_carry__1_i_5/O
                         net (fo=1, routed)           0.000   104.839    mb_block_i/GameIP_0/inst/color_instance/bot_draw/i__carry__0_i_5__0_2[1]
    SLICE_X4Y64          CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570   105.409 r  mb_block_i/GameIP_0/inst/color_instance/bot_draw/BOTTOM_NUM5__70_carry__1/CO[2]
                         net (fo=6, routed)           0.621   106.029    mb_block_i/GameIP_0/inst/Timer/i__carry__0_i_2_1[0]
    SLICE_X6Y64          LUT3 (Prop_lut3_I2_O)        0.339   106.368 r  mb_block_i/GameIP_0/inst/Timer/i__carry_i_14/O
                         net (fo=9, routed)           0.352   106.721    mb_block_i/GameIP_0/inst/Timer/seconds_reg[15]_6
    SLICE_X7Y65          LUT6 (Prop_lut6_I2_O)        0.328   107.049 r  mb_block_i/GameIP_0/inst/Timer/i__carry_i_19/O
                         net (fo=3, routed)           1.112   108.160    mb_block_i/GameIP_0/inst/Timer/i__carry_i_19_n_0
    SLICE_X7Y65          LUT6 (Prop_lut6_I0_O)        0.124   108.284 r  mb_block_i/GameIP_0/inst/Timer/i__carry_i_12__0/O
                         net (fo=4, routed)           0.839   109.123    mb_block_i/GameIP_0/inst/Timer/i__carry_i_12__0_n_0
    SLICE_X7Y63          LUT6 (Prop_lut6_I1_O)        0.124   109.247 r  mb_block_i/GameIP_0/inst/Timer/i__carry_i_15/O
                         net (fo=4, routed)           0.816   110.064    mb_block_i/GameIP_0/inst/Timer/color_instance/bot_draw/A__0[2]
    SLICE_X7Y62          LUT5 (Prop_lut5_I0_O)        0.124   110.188 r  mb_block_i/GameIP_0/inst/Timer/i__carry_i_7__1/O
                         net (fo=3, routed)           0.627   110.815    mb_block_i/GameIP_0/inst/vga/BOTTOM_NUM1_inferred__0/i__carry
    SLICE_X6Y61          LUT5 (Prop_lut5_I3_O)        0.124   110.939 r  mb_block_i/GameIP_0/inst/vga/i__carry_i_3/O
                         net (fo=1, routed)           0.000   110.939    mb_block_i/GameIP_0/inst/color_instance/bot_draw/g0_b0__0_1[3]
    SLICE_X6Y61          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376   111.315 r  mb_block_i/GameIP_0/inst/color_instance/bot_draw/BOTTOM_NUM1_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000   111.315    mb_block_i/GameIP_0/inst/color_instance/bot_draw/BOTTOM_NUM1_inferred__0/i__carry_n_0
    SLICE_X6Y62          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323   111.638 r  mb_block_i/GameIP_0/inst/color_instance/bot_draw/BOTTOM_NUM1_inferred__0/i__carry__0/O[1]
                         net (fo=3, routed)           0.433   112.071    mb_block_i/GameIP_0/inst/color_instance/bot_draw/BOTTOM_NUM1_inferred__0/i__carry__0_n_6
    SLICE_X7Y61          LUT6 (Prop_lut6_I5_O)        0.306   112.377 r  mb_block_i/GameIP_0/inst/color_instance/bot_draw/g0_b2__0/O
                         net (fo=2, routed)           0.587   112.964    mb_block_i/GameIP_0/inst/color_instance/bot_draw/out[2]
    SLICE_X5Y60          LUT5 (Prop_lut5_I0_O)        0.124   113.088 r  mb_block_i/GameIP_0/inst/color_instance/bot_draw/vga_to_hdmi_i_347/O
                         net (fo=1, routed)           0.440   113.528    mb_block_i/GameIP_0/inst/vga/bot_red25_in
    SLICE_X4Y59          LUT6 (Prop_lut6_I2_O)        0.124   113.652 r  mb_block_i/GameIP_0/inst/vga/vga_to_hdmi_i_262/O
                         net (fo=1, routed)           0.426   114.078    mb_block_i/GameIP_0/inst/vga/vga_to_hdmi_i_262_n_0
    SLICE_X4Y59          LUT5 (Prop_lut5_I0_O)        0.124   114.202 r  mb_block_i/GameIP_0/inst/vga/vga_to_hdmi_i_148/O
                         net (fo=2, routed)           0.411   114.613    mb_block_i/GameIP_0/inst/vga/vga_to_hdmi_i_148_n_0
    SLICE_X5Y59          LUT4 (Prop_lut4_I2_O)        0.124   114.737 r  mb_block_i/GameIP_0/inst/vga/vga_to_hdmi_i_124/O
                         net (fo=4, routed)           0.791   115.528    mb_block_i/GameIP_0/inst/vga/vga_to_hdmi_i_124_n_0
    SLICE_X9Y59          LUT3 (Prop_lut3_I2_O)        0.124   115.652 r  mb_block_i/GameIP_0/inst/vga/vga_to_hdmi_i_54/O
                         net (fo=1, routed)           0.149   115.801    mb_block_i/GameIP_0/inst/vga/vga_to_hdmi_i_54_n_0
    SLICE_X9Y59          LUT6 (Prop_lut6_I5_O)        0.124   115.925 r  mb_block_i/GameIP_0/inst/vga/vga_to_hdmi_i_12/O
                         net (fo=1, routed)           0.612   116.538    mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/srldly_0/data_i[12]
    SLICE_X8Y59          SRL16E                                       r  mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/srldly_0/srl[37].srl16_i/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    120.000   120.000 r  
    N15                                               0.000   120.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000   120.000    mb_block_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370   121.370 r  mb_block_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   122.532    mb_block_i/clk_wiz_1/inst/clk_in1_microblaze_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221   115.311 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587   116.898    mb_block_i/clk_wiz_1/inst/clk_out1_microblaze_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   116.989 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2937, routed)        1.457   118.446    mb_block_i/GameIP_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129   115.317 r  mb_block_i/GameIP_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581   116.898    mb_block_i/GameIP_0/inst/clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   116.989 r  mb_block_i/GameIP_0/inst/clk_wiz/inst/clkout1_buf/O
                         net (fo=146, routed)         1.438   118.426    mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/srldly_0/pix_clk
    SLICE_X8Y59          SRL16E                                       r  mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/srldly_0/srl[37].srl16_i/CLK
                         clock pessimism              0.397   118.823    
                         clock uncertainty           -0.226   118.597    
    SLICE_X8Y59          SRL16E (Setup_srl16e_CLK_D)
                                                     -0.052   118.545    mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/srldly_0/srl[37].srl16_i
  -------------------------------------------------------------------
                         required time                        118.545    
                         arrival time                        -116.537    
  -------------------------------------------------------------------
                         slack                                  2.008    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.697ns  (arrival time - required time)
  Source:                 mb_block_i/GameIP_0/inst/Timer/seconds_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/srldly_0/srl[28].srl16_i/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.315ns  (logic 0.630ns (27.210%)  route 1.685ns (72.790%))
  Logic Levels:           9  (CARRY4=1 LUT3=1 LUT5=2 LUT6=5)
  Clock Path Skew:        0.290ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.875ns
    Source Clock Delay      (SCD):    -0.611ns
    Clock Pessimism Removal (CPR):    -0.554ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    mb_block_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  mb_block_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.649    mb_block_i/clk_wiz_1/inst/clk_in1_microblaze_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.714 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.225    mb_block_i/clk_wiz_1/inst/clk_out1_microblaze_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.199 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2937, routed)        0.549    -0.650    mb_block_i/GameIP_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.061    -1.711 r  mb_block_i/GameIP_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.225    mb_block_i/GameIP_0/inst/clk_wiz/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026    -1.199 r  mb_block_i/GameIP_0/inst/clk_wiz/inst/clkout3_buf/O
                         net (fo=38, routed)          0.588    -0.611    mb_block_i/GameIP_0/inst/Timer/CLK
    SLICE_X1Y66          FDRE                                         r  mb_block_i/GameIP_0/inst/Timer/seconds_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y66          FDRE (Prop_fdre_C_Q)         0.141    -0.470 r  mb_block_i/GameIP_0/inst/Timer/seconds_reg[5]/Q
                         net (fo=18, routed)          0.317    -0.153    mb_block_i/GameIP_0/inst/Timer/seconds_reg[15]_1[5]
    SLICE_X0Y60          LUT6 (Prop_lut6_I0_O)        0.045    -0.108 r  mb_block_i/GameIP_0/inst/Timer/i__carry_i_9/O
                         net (fo=3, routed)           0.117     0.009    mb_block_i/GameIP_0/inst/Timer/i__carry_i_9_n_0
    SLICE_X1Y60          LUT3 (Prop_lut3_I2_O)        0.045     0.054 r  mb_block_i/GameIP_0/inst/Timer/i__carry_i_4__1/O
                         net (fo=1, routed)           0.000     0.054    mb_block_i/GameIP_0/inst/color_instance/bot_draw/g0_b0__2_1[2]
    SLICE_X1Y60          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.066     0.120 r  mb_block_i/GameIP_0/inst/color_instance/bot_draw/BOTTOM_NUM1_inferred__2/i__carry/O[2]
                         net (fo=3, routed)           0.208     0.328    mb_block_i/GameIP_0/inst/color_instance/bot_draw/BOTTOM_NUM1_inferred__2/i__carry_n_5
    SLICE_X3Y60          LUT6 (Prop_lut6_I2_O)        0.108     0.436 r  mb_block_i/GameIP_0/inst/color_instance/bot_draw/g0_b1__2/O
                         net (fo=1, routed)           0.052     0.488    mb_block_i/GameIP_0/inst/vga/vga_to_hdmi_i_148_0[1]
    SLICE_X3Y60          LUT6 (Prop_lut6_I5_O)        0.045     0.533 r  mb_block_i/GameIP_0/inst/vga/vga_to_hdmi_i_263/O
                         net (fo=1, routed)           0.288     0.821    mb_block_i/GameIP_0/inst/vga/vga_to_hdmi_i_263_n_0
    SLICE_X4Y59          LUT5 (Prop_lut5_I3_O)        0.045     0.866 r  mb_block_i/GameIP_0/inst/vga/vga_to_hdmi_i_148/O
                         net (fo=2, routed)           0.144     1.011    mb_block_i/GameIP_0/inst/vga/vga_to_hdmi_i_148_n_0
    SLICE_X5Y59          LUT6 (Prop_lut6_I2_O)        0.045     1.056 r  mb_block_i/GameIP_0/inst/vga/vga_to_hdmi_i_59/O
                         net (fo=4, routed)           0.263     1.318    mb_block_i/GameIP_0/inst/vga/vga_to_hdmi_i_59_n_0
    SLICE_X8Y60          LUT6 (Prop_lut6_I1_O)        0.045     1.363 r  mb_block_i/GameIP_0/inst/vga/vga_to_hdmi_i_39/O
                         net (fo=2, routed)           0.121     1.485    mb_block_i/GameIP_0/inst/vga/vga_to_hdmi_i_39_n_0
    SLICE_X9Y62          LUT5 (Prop_lut5_I4_O)        0.045     1.530 r  mb_block_i/GameIP_0/inst/vga/vga_to_hdmi_i_9/O
                         net (fo=1, routed)           0.175     1.704    mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/srldly_0/data_i[7]
    SLICE_X10Y61         SRL16E                                       r  mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/srldly_0/srl[28].srl16_i/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    mb_block_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  mb_block_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.876    mb_block_i/clk_wiz_1/inst/clk_in1_microblaze_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.269 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.735    mb_block_i/clk_wiz_1/inst/clk_out1_microblaze_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2937, routed)        0.817    -0.890    mb_block_i/GameIP_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -2.265 r  mb_block_i/GameIP_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.735    mb_block_i/GameIP_0/inst/clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  mb_block_i/GameIP_0/inst/clk_wiz/inst/clkout1_buf/O
                         net (fo=146, routed)         0.831    -0.875    mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/srldly_0/pix_clk
    SLICE_X10Y61         SRL16E                                       r  mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/srldly_0/srl[28].srl16_i/CLK
                         clock pessimism              0.554    -0.321    
                         clock uncertainty            0.226    -0.095    
    SLICE_X10Y61         SRL16E (Hold_srl16e_CLK_D)
                                                      0.102     0.007    mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/srldly_0/srl[28].srl16_i
  -------------------------------------------------------------------
                         required time                         -0.007    
                         arrival time                           1.704    
  -------------------------------------------------------------------
                         slack                                  1.697    

Slack (MET) :             1.727ns  (arrival time - required time)
  Source:                 mb_block_i/GameIP_0/inst/Timer/seconds_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/srldly_0/srl[37].srl16_i/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.354ns  (logic 0.630ns (26.764%)  route 1.724ns (73.236%))
  Logic Levels:           9  (CARRY4=1 LUT3=2 LUT4=1 LUT5=1 LUT6=4)
  Clock Path Skew:        0.291ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.874ns
    Source Clock Delay      (SCD):    -0.611ns
    Clock Pessimism Removal (CPR):    -0.554ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    mb_block_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  mb_block_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.649    mb_block_i/clk_wiz_1/inst/clk_in1_microblaze_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.714 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.225    mb_block_i/clk_wiz_1/inst/clk_out1_microblaze_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.199 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2937, routed)        0.549    -0.650    mb_block_i/GameIP_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.061    -1.711 r  mb_block_i/GameIP_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.225    mb_block_i/GameIP_0/inst/clk_wiz/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026    -1.199 r  mb_block_i/GameIP_0/inst/clk_wiz/inst/clkout3_buf/O
                         net (fo=38, routed)          0.588    -0.611    mb_block_i/GameIP_0/inst/Timer/CLK
    SLICE_X1Y66          FDRE                                         r  mb_block_i/GameIP_0/inst/Timer/seconds_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y66          FDRE (Prop_fdre_C_Q)         0.141    -0.470 r  mb_block_i/GameIP_0/inst/Timer/seconds_reg[5]/Q
                         net (fo=18, routed)          0.317    -0.153    mb_block_i/GameIP_0/inst/Timer/seconds_reg[15]_1[5]
    SLICE_X0Y60          LUT6 (Prop_lut6_I0_O)        0.045    -0.108 r  mb_block_i/GameIP_0/inst/Timer/i__carry_i_9/O
                         net (fo=3, routed)           0.117     0.009    mb_block_i/GameIP_0/inst/Timer/i__carry_i_9_n_0
    SLICE_X1Y60          LUT3 (Prop_lut3_I2_O)        0.045     0.054 r  mb_block_i/GameIP_0/inst/Timer/i__carry_i_4__1/O
                         net (fo=1, routed)           0.000     0.054    mb_block_i/GameIP_0/inst/color_instance/bot_draw/g0_b0__2_1[2]
    SLICE_X1Y60          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.066     0.120 r  mb_block_i/GameIP_0/inst/color_instance/bot_draw/BOTTOM_NUM1_inferred__2/i__carry/O[2]
                         net (fo=3, routed)           0.208     0.328    mb_block_i/GameIP_0/inst/color_instance/bot_draw/BOTTOM_NUM1_inferred__2/i__carry_n_5
    SLICE_X3Y60          LUT6 (Prop_lut6_I2_O)        0.108     0.436 r  mb_block_i/GameIP_0/inst/color_instance/bot_draw/g0_b1__2/O
                         net (fo=1, routed)           0.052     0.488    mb_block_i/GameIP_0/inst/vga/vga_to_hdmi_i_148_0[1]
    SLICE_X3Y60          LUT6 (Prop_lut6_I5_O)        0.045     0.533 r  mb_block_i/GameIP_0/inst/vga/vga_to_hdmi_i_263/O
                         net (fo=1, routed)           0.288     0.821    mb_block_i/GameIP_0/inst/vga/vga_to_hdmi_i_263_n_0
    SLICE_X4Y59          LUT5 (Prop_lut5_I3_O)        0.045     0.866 r  mb_block_i/GameIP_0/inst/vga/vga_to_hdmi_i_148/O
                         net (fo=2, routed)           0.144     1.011    mb_block_i/GameIP_0/inst/vga/vga_to_hdmi_i_148_n_0
    SLICE_X5Y59          LUT4 (Prop_lut4_I2_O)        0.045     1.056 r  mb_block_i/GameIP_0/inst/vga/vga_to_hdmi_i_124/O
                         net (fo=4, routed)           0.350     1.406    mb_block_i/GameIP_0/inst/vga/vga_to_hdmi_i_124_n_0
    SLICE_X9Y59          LUT3 (Prop_lut3_I2_O)        0.045     1.451 r  mb_block_i/GameIP_0/inst/vga/vga_to_hdmi_i_54/O
                         net (fo=1, routed)           0.049     1.500    mb_block_i/GameIP_0/inst/vga/vga_to_hdmi_i_54_n_0
    SLICE_X9Y59          LUT6 (Prop_lut6_I5_O)        0.045     1.545 r  mb_block_i/GameIP_0/inst/vga/vga_to_hdmi_i_12/O
                         net (fo=1, routed)           0.198     1.743    mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/srldly_0/data_i[12]
    SLICE_X8Y59          SRL16E                                       r  mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/srldly_0/srl[37].srl16_i/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    mb_block_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  mb_block_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.876    mb_block_i/clk_wiz_1/inst/clk_in1_microblaze_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.269 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.735    mb_block_i/clk_wiz_1/inst/clk_out1_microblaze_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2937, routed)        0.817    -0.890    mb_block_i/GameIP_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -2.265 r  mb_block_i/GameIP_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.735    mb_block_i/GameIP_0/inst/clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  mb_block_i/GameIP_0/inst/clk_wiz/inst/clkout1_buf/O
                         net (fo=146, routed)         0.832    -0.874    mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/srldly_0/pix_clk
    SLICE_X8Y59          SRL16E                                       r  mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/srldly_0/srl[37].srl16_i/CLK
                         clock pessimism              0.554    -0.320    
                         clock uncertainty            0.226    -0.094    
    SLICE_X8Y59          SRL16E (Hold_srl16e_CLK_D)
                                                      0.109     0.015    mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/srldly_0/srl[37].srl16_i
  -------------------------------------------------------------------
                         required time                         -0.015    
                         arrival time                           1.743    
  -------------------------------------------------------------------
                         slack                                  1.727    

Slack (MET) :             1.728ns  (arrival time - required time)
  Source:                 mb_block_i/GameIP_0/inst/Timer/seconds_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/srldly_0/srl[31].srl16_i/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.352ns  (logic 0.630ns (26.784%)  route 1.722ns (73.216%))
  Logic Levels:           9  (CARRY4=1 LUT3=1 LUT5=2 LUT6=5)
  Clock Path Skew:        0.290ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.875ns
    Source Clock Delay      (SCD):    -0.611ns
    Clock Pessimism Removal (CPR):    -0.554ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    mb_block_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  mb_block_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.649    mb_block_i/clk_wiz_1/inst/clk_in1_microblaze_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.714 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.225    mb_block_i/clk_wiz_1/inst/clk_out1_microblaze_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.199 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2937, routed)        0.549    -0.650    mb_block_i/GameIP_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.061    -1.711 r  mb_block_i/GameIP_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.225    mb_block_i/GameIP_0/inst/clk_wiz/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026    -1.199 r  mb_block_i/GameIP_0/inst/clk_wiz/inst/clkout3_buf/O
                         net (fo=38, routed)          0.588    -0.611    mb_block_i/GameIP_0/inst/Timer/CLK
    SLICE_X1Y66          FDRE                                         r  mb_block_i/GameIP_0/inst/Timer/seconds_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y66          FDRE (Prop_fdre_C_Q)         0.141    -0.470 r  mb_block_i/GameIP_0/inst/Timer/seconds_reg[5]/Q
                         net (fo=18, routed)          0.317    -0.153    mb_block_i/GameIP_0/inst/Timer/seconds_reg[15]_1[5]
    SLICE_X0Y60          LUT6 (Prop_lut6_I0_O)        0.045    -0.108 r  mb_block_i/GameIP_0/inst/Timer/i__carry_i_9/O
                         net (fo=3, routed)           0.117     0.009    mb_block_i/GameIP_0/inst/Timer/i__carry_i_9_n_0
    SLICE_X1Y60          LUT3 (Prop_lut3_I2_O)        0.045     0.054 r  mb_block_i/GameIP_0/inst/Timer/i__carry_i_4__1/O
                         net (fo=1, routed)           0.000     0.054    mb_block_i/GameIP_0/inst/color_instance/bot_draw/g0_b0__2_1[2]
    SLICE_X1Y60          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.066     0.120 r  mb_block_i/GameIP_0/inst/color_instance/bot_draw/BOTTOM_NUM1_inferred__2/i__carry/O[2]
                         net (fo=3, routed)           0.208     0.328    mb_block_i/GameIP_0/inst/color_instance/bot_draw/BOTTOM_NUM1_inferred__2/i__carry_n_5
    SLICE_X3Y60          LUT6 (Prop_lut6_I2_O)        0.108     0.436 r  mb_block_i/GameIP_0/inst/color_instance/bot_draw/g0_b1__2/O
                         net (fo=1, routed)           0.052     0.488    mb_block_i/GameIP_0/inst/vga/vga_to_hdmi_i_148_0[1]
    SLICE_X3Y60          LUT6 (Prop_lut6_I5_O)        0.045     0.533 r  mb_block_i/GameIP_0/inst/vga/vga_to_hdmi_i_263/O
                         net (fo=1, routed)           0.288     0.821    mb_block_i/GameIP_0/inst/vga/vga_to_hdmi_i_263_n_0
    SLICE_X4Y59          LUT5 (Prop_lut5_I3_O)        0.045     0.866 r  mb_block_i/GameIP_0/inst/vga/vga_to_hdmi_i_148/O
                         net (fo=2, routed)           0.144     1.011    mb_block_i/GameIP_0/inst/vga/vga_to_hdmi_i_148_n_0
    SLICE_X5Y59          LUT6 (Prop_lut6_I2_O)        0.045     1.056 r  mb_block_i/GameIP_0/inst/vga/vga_to_hdmi_i_59/O
                         net (fo=4, routed)           0.261     1.316    mb_block_i/GameIP_0/inst/vga/vga_to_hdmi_i_59_n_0
    SLICE_X8Y60          LUT5 (Prop_lut5_I4_O)        0.045     1.361 r  mb_block_i/GameIP_0/inst/vga/vga_to_hdmi_i_31/O
                         net (fo=1, routed)           0.108     1.470    mb_block_i/GameIP_0/inst/game/srl[31].srl16_i_1
    SLICE_X8Y61          LUT6 (Prop_lut6_I3_O)        0.045     1.515 r  mb_block_i/GameIP_0/inst/game/vga_to_hdmi_i_6/O
                         net (fo=1, routed)           0.226     1.741    mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/srldly_0/data_i[10]
    SLICE_X10Y61         SRL16E                                       r  mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/srldly_0/srl[31].srl16_i/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    mb_block_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  mb_block_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.876    mb_block_i/clk_wiz_1/inst/clk_in1_microblaze_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.269 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.735    mb_block_i/clk_wiz_1/inst/clk_out1_microblaze_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2937, routed)        0.817    -0.890    mb_block_i/GameIP_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -2.265 r  mb_block_i/GameIP_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.735    mb_block_i/GameIP_0/inst/clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  mb_block_i/GameIP_0/inst/clk_wiz/inst/clkout1_buf/O
                         net (fo=146, routed)         0.831    -0.875    mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/srldly_0/pix_clk
    SLICE_X10Y61         SRL16E                                       r  mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/srldly_0/srl[31].srl16_i/CLK
                         clock pessimism              0.554    -0.321    
                         clock uncertainty            0.226    -0.095    
    SLICE_X10Y61         SRL16E (Hold_srl16e_CLK_D)
                                                      0.108     0.013    mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/srldly_0/srl[31].srl16_i
  -------------------------------------------------------------------
                         required time                         -0.013    
                         arrival time                           1.741    
  -------------------------------------------------------------------
                         slack                                  1.728    

Slack (MET) :             1.744ns  (arrival time - required time)
  Source:                 mb_block_i/GameIP_0/inst/Timer/seconds_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/srldly_0/srl[29].srl16_i/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.370ns  (logic 0.630ns (26.585%)  route 1.740ns (73.415%))
  Logic Levels:           9  (CARRY4=1 LUT3=1 LUT5=2 LUT6=5)
  Clock Path Skew:        0.290ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.875ns
    Source Clock Delay      (SCD):    -0.611ns
    Clock Pessimism Removal (CPR):    -0.554ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    mb_block_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  mb_block_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.649    mb_block_i/clk_wiz_1/inst/clk_in1_microblaze_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.714 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.225    mb_block_i/clk_wiz_1/inst/clk_out1_microblaze_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.199 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2937, routed)        0.549    -0.650    mb_block_i/GameIP_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.061    -1.711 r  mb_block_i/GameIP_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.225    mb_block_i/GameIP_0/inst/clk_wiz/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026    -1.199 r  mb_block_i/GameIP_0/inst/clk_wiz/inst/clkout3_buf/O
                         net (fo=38, routed)          0.588    -0.611    mb_block_i/GameIP_0/inst/Timer/CLK
    SLICE_X1Y66          FDRE                                         r  mb_block_i/GameIP_0/inst/Timer/seconds_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y66          FDRE (Prop_fdre_C_Q)         0.141    -0.470 r  mb_block_i/GameIP_0/inst/Timer/seconds_reg[5]/Q
                         net (fo=18, routed)          0.317    -0.153    mb_block_i/GameIP_0/inst/Timer/seconds_reg[15]_1[5]
    SLICE_X0Y60          LUT6 (Prop_lut6_I0_O)        0.045    -0.108 r  mb_block_i/GameIP_0/inst/Timer/i__carry_i_9/O
                         net (fo=3, routed)           0.117     0.009    mb_block_i/GameIP_0/inst/Timer/i__carry_i_9_n_0
    SLICE_X1Y60          LUT3 (Prop_lut3_I2_O)        0.045     0.054 r  mb_block_i/GameIP_0/inst/Timer/i__carry_i_4__1/O
                         net (fo=1, routed)           0.000     0.054    mb_block_i/GameIP_0/inst/color_instance/bot_draw/g0_b0__2_1[2]
    SLICE_X1Y60          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.066     0.120 r  mb_block_i/GameIP_0/inst/color_instance/bot_draw/BOTTOM_NUM1_inferred__2/i__carry/O[2]
                         net (fo=3, routed)           0.208     0.328    mb_block_i/GameIP_0/inst/color_instance/bot_draw/BOTTOM_NUM1_inferred__2/i__carry_n_5
    SLICE_X3Y60          LUT6 (Prop_lut6_I2_O)        0.108     0.436 r  mb_block_i/GameIP_0/inst/color_instance/bot_draw/g0_b1__2/O
                         net (fo=1, routed)           0.052     0.488    mb_block_i/GameIP_0/inst/vga/vga_to_hdmi_i_148_0[1]
    SLICE_X3Y60          LUT6 (Prop_lut6_I5_O)        0.045     0.533 r  mb_block_i/GameIP_0/inst/vga/vga_to_hdmi_i_263/O
                         net (fo=1, routed)           0.288     0.821    mb_block_i/GameIP_0/inst/vga/vga_to_hdmi_i_263_n_0
    SLICE_X4Y59          LUT5 (Prop_lut5_I3_O)        0.045     0.866 r  mb_block_i/GameIP_0/inst/vga/vga_to_hdmi_i_148/O
                         net (fo=2, routed)           0.144     1.011    mb_block_i/GameIP_0/inst/vga/vga_to_hdmi_i_148_n_0
    SLICE_X5Y59          LUT6 (Prop_lut6_I2_O)        0.045     1.056 r  mb_block_i/GameIP_0/inst/vga/vga_to_hdmi_i_59/O
                         net (fo=4, routed)           0.263     1.318    mb_block_i/GameIP_0/inst/vga/vga_to_hdmi_i_59_n_0
    SLICE_X8Y60          LUT6 (Prop_lut6_I1_O)        0.045     1.363 r  mb_block_i/GameIP_0/inst/vga/vga_to_hdmi_i_39/O
                         net (fo=2, routed)           0.176     1.539    mb_block_i/GameIP_0/inst/vga/vga_to_hdmi_i_39_n_0
    SLICE_X8Y62          LUT5 (Prop_lut5_I4_O)        0.045     1.584 r  mb_block_i/GameIP_0/inst/vga/vga_to_hdmi_i_8/O
                         net (fo=1, routed)           0.174     1.759    mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/srldly_0/data_i[8]
    SLICE_X10Y61         SRL16E                                       r  mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/srldly_0/srl[29].srl16_i/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    mb_block_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  mb_block_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.876    mb_block_i/clk_wiz_1/inst/clk_in1_microblaze_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.269 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.735    mb_block_i/clk_wiz_1/inst/clk_out1_microblaze_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2937, routed)        0.817    -0.890    mb_block_i/GameIP_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -2.265 r  mb_block_i/GameIP_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.735    mb_block_i/GameIP_0/inst/clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  mb_block_i/GameIP_0/inst/clk_wiz/inst/clkout1_buf/O
                         net (fo=146, routed)         0.831    -0.875    mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/srldly_0/pix_clk
    SLICE_X10Y61         SRL16E                                       r  mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/srldly_0/srl[29].srl16_i/CLK
                         clock pessimism              0.554    -0.321    
                         clock uncertainty            0.226    -0.095    
    SLICE_X10Y61         SRL16E (Hold_srl16e_CLK_D)
                                                      0.109     0.014    mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/srldly_0/srl[29].srl16_i
  -------------------------------------------------------------------
                         required time                         -0.014    
                         arrival time                           1.759    
  -------------------------------------------------------------------
                         slack                                  1.744    

Slack (MET) :             1.756ns  (arrival time - required time)
  Source:                 mb_block_i/GameIP_0/inst/Timer/seconds_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/srldly_0/srl[36].srl16_i/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.375ns  (logic 0.701ns (29.515%)  route 1.674ns (70.485%))
  Logic Levels:           9  (CARRY4=1 LUT3=2 LUT4=1 LUT5=1 LUT6=4)
  Clock Path Skew:        0.291ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.874ns
    Source Clock Delay      (SCD):    -0.611ns
    Clock Pessimism Removal (CPR):    -0.554ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    mb_block_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  mb_block_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.649    mb_block_i/clk_wiz_1/inst/clk_in1_microblaze_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.714 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.225    mb_block_i/clk_wiz_1/inst/clk_out1_microblaze_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.199 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2937, routed)        0.549    -0.650    mb_block_i/GameIP_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.061    -1.711 r  mb_block_i/GameIP_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.225    mb_block_i/GameIP_0/inst/clk_wiz/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026    -1.199 r  mb_block_i/GameIP_0/inst/clk_wiz/inst/clkout3_buf/O
                         net (fo=38, routed)          0.588    -0.611    mb_block_i/GameIP_0/inst/Timer/CLK
    SLICE_X1Y66          FDRE                                         r  mb_block_i/GameIP_0/inst/Timer/seconds_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y66          FDRE (Prop_fdre_C_Q)         0.141    -0.470 r  mb_block_i/GameIP_0/inst/Timer/seconds_reg[5]/Q
                         net (fo=18, routed)          0.317    -0.153    mb_block_i/GameIP_0/inst/Timer/seconds_reg[15]_1[5]
    SLICE_X0Y60          LUT6 (Prop_lut6_I0_O)        0.045    -0.108 r  mb_block_i/GameIP_0/inst/Timer/i__carry_i_9/O
                         net (fo=3, routed)           0.117     0.009    mb_block_i/GameIP_0/inst/Timer/i__carry_i_9_n_0
    SLICE_X1Y60          LUT3 (Prop_lut3_I2_O)        0.045     0.054 r  mb_block_i/GameIP_0/inst/Timer/i__carry_i_4__1/O
                         net (fo=1, routed)           0.000     0.054    mb_block_i/GameIP_0/inst/color_instance/bot_draw/g0_b0__2_1[2]
    SLICE_X1Y60          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.066     0.120 r  mb_block_i/GameIP_0/inst/color_instance/bot_draw/BOTTOM_NUM1_inferred__2/i__carry/O[2]
                         net (fo=3, routed)           0.208     0.328    mb_block_i/GameIP_0/inst/color_instance/bot_draw/BOTTOM_NUM1_inferred__2/i__carry_n_5
    SLICE_X3Y60          LUT6 (Prop_lut6_I2_O)        0.108     0.436 r  mb_block_i/GameIP_0/inst/color_instance/bot_draw/g0_b1__2/O
                         net (fo=1, routed)           0.052     0.488    mb_block_i/GameIP_0/inst/vga/vga_to_hdmi_i_148_0[1]
    SLICE_X3Y60          LUT6 (Prop_lut6_I5_O)        0.045     0.533 r  mb_block_i/GameIP_0/inst/vga/vga_to_hdmi_i_263/O
                         net (fo=1, routed)           0.288     0.821    mb_block_i/GameIP_0/inst/vga/vga_to_hdmi_i_263_n_0
    SLICE_X4Y59          LUT5 (Prop_lut5_I3_O)        0.045     0.866 r  mb_block_i/GameIP_0/inst/vga/vga_to_hdmi_i_148/O
                         net (fo=2, routed)           0.144     1.011    mb_block_i/GameIP_0/inst/vga/vga_to_hdmi_i_148_n_0
    SLICE_X5Y59          LUT4 (Prop_lut4_I2_O)        0.045     1.056 r  mb_block_i/GameIP_0/inst/vga/vga_to_hdmi_i_124/O
                         net (fo=4, routed)           0.350     1.406    mb_block_i/GameIP_0/inst/vga/vga_to_hdmi_i_124_n_0
    SLICE_X9Y59          LUT3 (Prop_lut3_I2_O)        0.049     1.455 r  mb_block_i/GameIP_0/inst/vga/vga_to_hdmi_i_57/O
                         net (fo=1, routed)           0.086     1.540    mb_block_i/GameIP_0/inst/vga/vga_to_hdmi_i_57_n_0
    SLICE_X9Y59          LUT6 (Prop_lut6_I5_O)        0.112     1.652 r  mb_block_i/GameIP_0/inst/vga/vga_to_hdmi_i_13/O
                         net (fo=1, routed)           0.112     1.764    mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/srldly_0/data_i[11]
    SLICE_X8Y59          SRL16E                                       r  mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/srldly_0/srl[36].srl16_i/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    mb_block_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  mb_block_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.876    mb_block_i/clk_wiz_1/inst/clk_in1_microblaze_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.269 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.735    mb_block_i/clk_wiz_1/inst/clk_out1_microblaze_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2937, routed)        0.817    -0.890    mb_block_i/GameIP_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -2.265 r  mb_block_i/GameIP_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.735    mb_block_i/GameIP_0/inst/clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  mb_block_i/GameIP_0/inst/clk_wiz/inst/clkout1_buf/O
                         net (fo=146, routed)         0.832    -0.874    mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/srldly_0/pix_clk
    SLICE_X8Y59          SRL16E                                       r  mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/srldly_0/srl[36].srl16_i/CLK
                         clock pessimism              0.554    -0.320    
                         clock uncertainty            0.226    -0.094    
    SLICE_X8Y59          SRL16E (Hold_srl16e_CLK_D)
                                                      0.102     0.008    mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/srldly_0/srl[36].srl16_i
  -------------------------------------------------------------------
                         required time                         -0.008    
                         arrival time                           1.764    
  -------------------------------------------------------------------
                         slack                                  1.756    

Slack (MET) :             1.787ns  (arrival time - required time)
  Source:                 mb_block_i/GameIP_0/inst/Timer/seconds_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/srldly_0/srl[38].srl16_i/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.399ns  (logic 0.630ns (26.266%)  route 1.769ns (73.734%))
  Logic Levels:           9  (CARRY4=1 LUT3=1 LUT4=1 LUT5=1 LUT6=5)
  Clock Path Skew:        0.291ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.874ns
    Source Clock Delay      (SCD):    -0.611ns
    Clock Pessimism Removal (CPR):    -0.554ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    mb_block_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  mb_block_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.649    mb_block_i/clk_wiz_1/inst/clk_in1_microblaze_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.714 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.225    mb_block_i/clk_wiz_1/inst/clk_out1_microblaze_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.199 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2937, routed)        0.549    -0.650    mb_block_i/GameIP_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.061    -1.711 r  mb_block_i/GameIP_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.225    mb_block_i/GameIP_0/inst/clk_wiz/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026    -1.199 r  mb_block_i/GameIP_0/inst/clk_wiz/inst/clkout3_buf/O
                         net (fo=38, routed)          0.588    -0.611    mb_block_i/GameIP_0/inst/Timer/CLK
    SLICE_X1Y66          FDRE                                         r  mb_block_i/GameIP_0/inst/Timer/seconds_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y66          FDRE (Prop_fdre_C_Q)         0.141    -0.470 r  mb_block_i/GameIP_0/inst/Timer/seconds_reg[5]/Q
                         net (fo=18, routed)          0.317    -0.153    mb_block_i/GameIP_0/inst/Timer/seconds_reg[15]_1[5]
    SLICE_X0Y60          LUT6 (Prop_lut6_I0_O)        0.045    -0.108 r  mb_block_i/GameIP_0/inst/Timer/i__carry_i_9/O
                         net (fo=3, routed)           0.117     0.009    mb_block_i/GameIP_0/inst/Timer/i__carry_i_9_n_0
    SLICE_X1Y60          LUT3 (Prop_lut3_I2_O)        0.045     0.054 r  mb_block_i/GameIP_0/inst/Timer/i__carry_i_4__1/O
                         net (fo=1, routed)           0.000     0.054    mb_block_i/GameIP_0/inst/color_instance/bot_draw/g0_b0__2_1[2]
    SLICE_X1Y60          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.066     0.120 r  mb_block_i/GameIP_0/inst/color_instance/bot_draw/BOTTOM_NUM1_inferred__2/i__carry/O[2]
                         net (fo=3, routed)           0.208     0.328    mb_block_i/GameIP_0/inst/color_instance/bot_draw/BOTTOM_NUM1_inferred__2/i__carry_n_5
    SLICE_X3Y60          LUT6 (Prop_lut6_I2_O)        0.108     0.436 r  mb_block_i/GameIP_0/inst/color_instance/bot_draw/g0_b1__2/O
                         net (fo=1, routed)           0.052     0.488    mb_block_i/GameIP_0/inst/vga/vga_to_hdmi_i_148_0[1]
    SLICE_X3Y60          LUT6 (Prop_lut6_I5_O)        0.045     0.533 r  mb_block_i/GameIP_0/inst/vga/vga_to_hdmi_i_263/O
                         net (fo=1, routed)           0.288     0.821    mb_block_i/GameIP_0/inst/vga/vga_to_hdmi_i_263_n_0
    SLICE_X4Y59          LUT5 (Prop_lut5_I3_O)        0.045     0.866 r  mb_block_i/GameIP_0/inst/vga/vga_to_hdmi_i_148/O
                         net (fo=2, routed)           0.144     1.011    mb_block_i/GameIP_0/inst/vga/vga_to_hdmi_i_148_n_0
    SLICE_X5Y59          LUT4 (Prop_lut4_I2_O)        0.045     1.056 r  mb_block_i/GameIP_0/inst/vga/vga_to_hdmi_i_124/O
                         net (fo=4, routed)           0.288     1.344    mb_block_i/GameIP_0/inst/vga/vga_to_hdmi_i_124_n_0
    SLICE_X8Y60          LUT6 (Prop_lut6_I2_O)        0.045     1.389 r  mb_block_i/GameIP_0/inst/vga/vga_to_hdmi_i_47/O
                         net (fo=1, routed)           0.178     1.567    mb_block_i/GameIP_0/inst/vga/vga_to_hdmi_i_47_n_0
    SLICE_X8Y61          LUT6 (Prop_lut6_I2_O)        0.045     1.612 r  mb_block_i/GameIP_0/inst/vga/vga_to_hdmi_i_11/O
                         net (fo=1, routed)           0.175     1.787    mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/srldly_0/data_i[13]
    SLICE_X8Y59          SRL16E                                       r  mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/srldly_0/srl[38].srl16_i/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    mb_block_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  mb_block_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.876    mb_block_i/clk_wiz_1/inst/clk_in1_microblaze_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.269 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.735    mb_block_i/clk_wiz_1/inst/clk_out1_microblaze_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2937, routed)        0.817    -0.890    mb_block_i/GameIP_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -2.265 r  mb_block_i/GameIP_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.735    mb_block_i/GameIP_0/inst/clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  mb_block_i/GameIP_0/inst/clk_wiz/inst/clkout1_buf/O
                         net (fo=146, routed)         0.832    -0.874    mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/srldly_0/pix_clk
    SLICE_X8Y59          SRL16E                                       r  mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/srldly_0/srl[38].srl16_i/CLK
                         clock pessimism              0.554    -0.320    
                         clock uncertainty            0.226    -0.094    
    SLICE_X8Y59          SRL16E (Hold_srl16e_CLK_D)
                                                      0.094     0.000    mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/srldly_0/srl[38].srl16_i
  -------------------------------------------------------------------
                         required time                         -0.000    
                         arrival time                           1.787    
  -------------------------------------------------------------------
                         slack                                  1.787    

Slack (MET) :             1.793ns  (arrival time - required time)
  Source:                 mb_block_i/GameIP_0/inst/Timer/seconds_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/srldly_0/srl[23].srl16_i/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.418ns  (logic 0.630ns (26.056%)  route 1.788ns (73.944%))
  Logic Levels:           9  (CARRY4=1 LUT3=2 LUT5=1 LUT6=5)
  Clock Path Skew:        0.290ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.875ns
    Source Clock Delay      (SCD):    -0.611ns
    Clock Pessimism Removal (CPR):    -0.554ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    mb_block_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  mb_block_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.649    mb_block_i/clk_wiz_1/inst/clk_in1_microblaze_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.714 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.225    mb_block_i/clk_wiz_1/inst/clk_out1_microblaze_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.199 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2937, routed)        0.549    -0.650    mb_block_i/GameIP_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.061    -1.711 r  mb_block_i/GameIP_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.225    mb_block_i/GameIP_0/inst/clk_wiz/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026    -1.199 r  mb_block_i/GameIP_0/inst/clk_wiz/inst/clkout3_buf/O
                         net (fo=38, routed)          0.588    -0.611    mb_block_i/GameIP_0/inst/Timer/CLK
    SLICE_X1Y66          FDRE                                         r  mb_block_i/GameIP_0/inst/Timer/seconds_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y66          FDRE (Prop_fdre_C_Q)         0.141    -0.470 r  mb_block_i/GameIP_0/inst/Timer/seconds_reg[5]/Q
                         net (fo=18, routed)          0.317    -0.153    mb_block_i/GameIP_0/inst/Timer/seconds_reg[15]_1[5]
    SLICE_X0Y60          LUT6 (Prop_lut6_I0_O)        0.045    -0.108 r  mb_block_i/GameIP_0/inst/Timer/i__carry_i_9/O
                         net (fo=3, routed)           0.117     0.009    mb_block_i/GameIP_0/inst/Timer/i__carry_i_9_n_0
    SLICE_X1Y60          LUT3 (Prop_lut3_I2_O)        0.045     0.054 r  mb_block_i/GameIP_0/inst/Timer/i__carry_i_4__1/O
                         net (fo=1, routed)           0.000     0.054    mb_block_i/GameIP_0/inst/color_instance/bot_draw/g0_b0__2_1[2]
    SLICE_X1Y60          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.066     0.120 r  mb_block_i/GameIP_0/inst/color_instance/bot_draw/BOTTOM_NUM1_inferred__2/i__carry/O[2]
                         net (fo=3, routed)           0.208     0.328    mb_block_i/GameIP_0/inst/color_instance/bot_draw/BOTTOM_NUM1_inferred__2/i__carry_n_5
    SLICE_X3Y60          LUT6 (Prop_lut6_I2_O)        0.108     0.436 r  mb_block_i/GameIP_0/inst/color_instance/bot_draw/g0_b1__2/O
                         net (fo=1, routed)           0.052     0.488    mb_block_i/GameIP_0/inst/vga/vga_to_hdmi_i_148_0[1]
    SLICE_X3Y60          LUT6 (Prop_lut6_I5_O)        0.045     0.533 r  mb_block_i/GameIP_0/inst/vga/vga_to_hdmi_i_263/O
                         net (fo=1, routed)           0.288     0.821    mb_block_i/GameIP_0/inst/vga/vga_to_hdmi_i_263_n_0
    SLICE_X4Y59          LUT5 (Prop_lut5_I3_O)        0.045     0.866 r  mb_block_i/GameIP_0/inst/vga/vga_to_hdmi_i_148/O
                         net (fo=2, routed)           0.144     1.011    mb_block_i/GameIP_0/inst/vga/vga_to_hdmi_i_148_n_0
    SLICE_X5Y59          LUT6 (Prop_lut6_I2_O)        0.045     1.056 r  mb_block_i/GameIP_0/inst/vga/vga_to_hdmi_i_59/O
                         net (fo=4, routed)           0.288     1.344    mb_block_i/GameIP_0/inst/vga/vga_to_hdmi_i_59_n_0
    SLICE_X8Y60          LUT3 (Prop_lut3_I2_O)        0.045     1.389 r  mb_block_i/GameIP_0/inst/vga/vga_to_hdmi_i_15/O
                         net (fo=1, routed)           0.110     1.499    mb_block_i/GameIP_0/inst/game/srl[23].srl16_i_0
    SLICE_X11Y60         LUT6 (Prop_lut6_I0_O)        0.045     1.544 r  mb_block_i/GameIP_0/inst/game/vga_to_hdmi_i_2/O
                         net (fo=1, routed)           0.262     1.807    mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/srldly_0/data_i[6]
    SLICE_X10Y60         SRL16E                                       r  mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/srldly_0/srl[23].srl16_i/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    mb_block_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  mb_block_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.876    mb_block_i/clk_wiz_1/inst/clk_in1_microblaze_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.269 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.735    mb_block_i/clk_wiz_1/inst/clk_out1_microblaze_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2937, routed)        0.817    -0.890    mb_block_i/GameIP_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -2.265 r  mb_block_i/GameIP_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.735    mb_block_i/GameIP_0/inst/clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  mb_block_i/GameIP_0/inst/clk_wiz/inst/clkout1_buf/O
                         net (fo=146, routed)         0.831    -0.875    mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/srldly_0/pix_clk
    SLICE_X10Y60         SRL16E                                       r  mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/srldly_0/srl[23].srl16_i/CLK
                         clock pessimism              0.554    -0.321    
                         clock uncertainty            0.226    -0.095    
    SLICE_X10Y60         SRL16E (Hold_srl16e_CLK_D)
                                                      0.108     0.013    mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/srldly_0/srl[23].srl16_i
  -------------------------------------------------------------------
                         required time                         -0.013    
                         arrival time                           1.807    
  -------------------------------------------------------------------
                         slack                                  1.793    

Slack (MET) :             1.802ns  (arrival time - required time)
  Source:                 mb_block_i/GameIP_0/inst/Timer/seconds_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/srldly_0/srl[39].srl16_i/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.427ns  (logic 0.630ns (25.955%)  route 1.797ns (74.045%))
  Logic Levels:           9  (CARRY4=1 LUT3=1 LUT4=1 LUT5=1 LUT6=5)
  Clock Path Skew:        0.291ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.874ns
    Source Clock Delay      (SCD):    -0.611ns
    Clock Pessimism Removal (CPR):    -0.554ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    mb_block_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  mb_block_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.649    mb_block_i/clk_wiz_1/inst/clk_in1_microblaze_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.714 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.225    mb_block_i/clk_wiz_1/inst/clk_out1_microblaze_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.199 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2937, routed)        0.549    -0.650    mb_block_i/GameIP_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.061    -1.711 r  mb_block_i/GameIP_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.225    mb_block_i/GameIP_0/inst/clk_wiz/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026    -1.199 r  mb_block_i/GameIP_0/inst/clk_wiz/inst/clkout3_buf/O
                         net (fo=38, routed)          0.588    -0.611    mb_block_i/GameIP_0/inst/Timer/CLK
    SLICE_X1Y66          FDRE                                         r  mb_block_i/GameIP_0/inst/Timer/seconds_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y66          FDRE (Prop_fdre_C_Q)         0.141    -0.470 r  mb_block_i/GameIP_0/inst/Timer/seconds_reg[5]/Q
                         net (fo=18, routed)          0.317    -0.153    mb_block_i/GameIP_0/inst/Timer/seconds_reg[15]_1[5]
    SLICE_X0Y60          LUT6 (Prop_lut6_I0_O)        0.045    -0.108 r  mb_block_i/GameIP_0/inst/Timer/i__carry_i_9/O
                         net (fo=3, routed)           0.117     0.009    mb_block_i/GameIP_0/inst/Timer/i__carry_i_9_n_0
    SLICE_X1Y60          LUT3 (Prop_lut3_I2_O)        0.045     0.054 r  mb_block_i/GameIP_0/inst/Timer/i__carry_i_4__1/O
                         net (fo=1, routed)           0.000     0.054    mb_block_i/GameIP_0/inst/color_instance/bot_draw/g0_b0__2_1[2]
    SLICE_X1Y60          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.066     0.120 r  mb_block_i/GameIP_0/inst/color_instance/bot_draw/BOTTOM_NUM1_inferred__2/i__carry/O[2]
                         net (fo=3, routed)           0.208     0.328    mb_block_i/GameIP_0/inst/color_instance/bot_draw/BOTTOM_NUM1_inferred__2/i__carry_n_5
    SLICE_X3Y60          LUT6 (Prop_lut6_I2_O)        0.108     0.436 r  mb_block_i/GameIP_0/inst/color_instance/bot_draw/g0_b1__2/O
                         net (fo=1, routed)           0.052     0.488    mb_block_i/GameIP_0/inst/vga/vga_to_hdmi_i_148_0[1]
    SLICE_X3Y60          LUT6 (Prop_lut6_I5_O)        0.045     0.533 r  mb_block_i/GameIP_0/inst/vga/vga_to_hdmi_i_263/O
                         net (fo=1, routed)           0.288     0.821    mb_block_i/GameIP_0/inst/vga/vga_to_hdmi_i_263_n_0
    SLICE_X4Y59          LUT5 (Prop_lut5_I3_O)        0.045     0.866 r  mb_block_i/GameIP_0/inst/vga/vga_to_hdmi_i_148/O
                         net (fo=2, routed)           0.144     1.011    mb_block_i/GameIP_0/inst/vga/vga_to_hdmi_i_148_n_0
    SLICE_X5Y59          LUT4 (Prop_lut4_I2_O)        0.045     1.056 r  mb_block_i/GameIP_0/inst/vga/vga_to_hdmi_i_124/O
                         net (fo=4, routed)           0.293     1.349    mb_block_i/GameIP_0/inst/vga/vga_to_hdmi_i_124_n_0
    SLICE_X9Y60          LUT6 (Prop_lut6_I1_O)        0.045     1.394 r  mb_block_i/GameIP_0/inst/vga/vga_to_hdmi_i_43/O
                         net (fo=1, routed)           0.140     1.533    mb_block_i/GameIP_0/inst/vga/vga_to_hdmi_i_43_n_0
    SLICE_X9Y61          LUT6 (Prop_lut6_I2_O)        0.045     1.578 r  mb_block_i/GameIP_0/inst/vga/vga_to_hdmi_i_10/O
                         net (fo=1, routed)           0.238     1.816    mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/srldly_0/data_i[14]
    SLICE_X8Y59          SRL16E                                       r  mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/srldly_0/srl[39].srl16_i/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    mb_block_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  mb_block_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.876    mb_block_i/clk_wiz_1/inst/clk_in1_microblaze_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.269 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.735    mb_block_i/clk_wiz_1/inst/clk_out1_microblaze_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2937, routed)        0.817    -0.890    mb_block_i/GameIP_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -2.265 r  mb_block_i/GameIP_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.735    mb_block_i/GameIP_0/inst/clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  mb_block_i/GameIP_0/inst/clk_wiz/inst/clkout1_buf/O
                         net (fo=146, routed)         0.832    -0.874    mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/srldly_0/pix_clk
    SLICE_X8Y59          SRL16E                                       r  mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/srldly_0/srl[39].srl16_i/CLK
                         clock pessimism              0.554    -0.320    
                         clock uncertainty            0.226    -0.094    
    SLICE_X8Y59          SRL16E (Hold_srl16e_CLK_D)
                                                      0.108     0.014    mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/srldly_0/srl[39].srl16_i
  -------------------------------------------------------------------
                         required time                         -0.014    
                         arrival time                           1.816    
  -------------------------------------------------------------------
                         slack                                  1.802    

Slack (MET) :             1.883ns  (arrival time - required time)
  Source:                 mb_block_i/GameIP_0/inst/Timer/seconds_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/srldly_0/srl[30].srl16_i/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.493ns  (logic 0.699ns (28.035%)  route 1.794ns (71.965%))
  Logic Levels:           9  (CARRY4=1 LUT3=1 LUT5=2 LUT6=5)
  Clock Path Skew:        0.290ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.875ns
    Source Clock Delay      (SCD):    -0.611ns
    Clock Pessimism Removal (CPR):    -0.554ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    mb_block_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  mb_block_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.649    mb_block_i/clk_wiz_1/inst/clk_in1_microblaze_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.714 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.225    mb_block_i/clk_wiz_1/inst/clk_out1_microblaze_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.199 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2937, routed)        0.549    -0.650    mb_block_i/GameIP_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.061    -1.711 r  mb_block_i/GameIP_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.225    mb_block_i/GameIP_0/inst/clk_wiz/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026    -1.199 r  mb_block_i/GameIP_0/inst/clk_wiz/inst/clkout3_buf/O
                         net (fo=38, routed)          0.588    -0.611    mb_block_i/GameIP_0/inst/Timer/CLK
    SLICE_X1Y66          FDRE                                         r  mb_block_i/GameIP_0/inst/Timer/seconds_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y66          FDRE (Prop_fdre_C_Q)         0.141    -0.470 r  mb_block_i/GameIP_0/inst/Timer/seconds_reg[5]/Q
                         net (fo=18, routed)          0.317    -0.153    mb_block_i/GameIP_0/inst/Timer/seconds_reg[15]_1[5]
    SLICE_X0Y60          LUT6 (Prop_lut6_I0_O)        0.045    -0.108 r  mb_block_i/GameIP_0/inst/Timer/i__carry_i_9/O
                         net (fo=3, routed)           0.117     0.009    mb_block_i/GameIP_0/inst/Timer/i__carry_i_9_n_0
    SLICE_X1Y60          LUT3 (Prop_lut3_I2_O)        0.045     0.054 r  mb_block_i/GameIP_0/inst/Timer/i__carry_i_4__1/O
                         net (fo=1, routed)           0.000     0.054    mb_block_i/GameIP_0/inst/color_instance/bot_draw/g0_b0__2_1[2]
    SLICE_X1Y60          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.066     0.120 r  mb_block_i/GameIP_0/inst/color_instance/bot_draw/BOTTOM_NUM1_inferred__2/i__carry/O[2]
                         net (fo=3, routed)           0.208     0.328    mb_block_i/GameIP_0/inst/color_instance/bot_draw/BOTTOM_NUM1_inferred__2/i__carry_n_5
    SLICE_X3Y60          LUT6 (Prop_lut6_I2_O)        0.108     0.436 r  mb_block_i/GameIP_0/inst/color_instance/bot_draw/g0_b1__2/O
                         net (fo=1, routed)           0.052     0.488    mb_block_i/GameIP_0/inst/vga/vga_to_hdmi_i_148_0[1]
    SLICE_X3Y60          LUT6 (Prop_lut6_I5_O)        0.045     0.533 r  mb_block_i/GameIP_0/inst/vga/vga_to_hdmi_i_263/O
                         net (fo=1, routed)           0.288     0.821    mb_block_i/GameIP_0/inst/vga/vga_to_hdmi_i_263_n_0
    SLICE_X4Y59          LUT5 (Prop_lut5_I3_O)        0.045     0.866 r  mb_block_i/GameIP_0/inst/vga/vga_to_hdmi_i_148/O
                         net (fo=2, routed)           0.144     1.011    mb_block_i/GameIP_0/inst/vga/vga_to_hdmi_i_148_n_0
    SLICE_X5Y59          LUT6 (Prop_lut6_I2_O)        0.045     1.056 r  mb_block_i/GameIP_0/inst/vga/vga_to_hdmi_i_59/O
                         net (fo=4, routed)           0.288     1.344    mb_block_i/GameIP_0/inst/vga/vga_to_hdmi_i_59_n_0
    SLICE_X8Y60          LUT5 (Prop_lut5_I0_O)        0.048     1.392 r  mb_block_i/GameIP_0/inst/vga/vga_to_hdmi_i_22/O
                         net (fo=4, routed)           0.157     1.549    mb_block_i/GameIP_0/inst/vga/FSM_sequential_state_reg[1]
    SLICE_X9Y61          LUT6 (Prop_lut6_I4_O)        0.111     1.660 r  mb_block_i/GameIP_0/inst/vga/vga_to_hdmi_i_7/O
                         net (fo=1, routed)           0.223     1.882    mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/srldly_0/data_i[9]
    SLICE_X10Y61         SRL16E                                       r  mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/srldly_0/srl[30].srl16_i/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    mb_block_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  mb_block_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.876    mb_block_i/clk_wiz_1/inst/clk_in1_microblaze_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.269 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.735    mb_block_i/clk_wiz_1/inst/clk_out1_microblaze_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2937, routed)        0.817    -0.890    mb_block_i/GameIP_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -2.265 r  mb_block_i/GameIP_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.735    mb_block_i/GameIP_0/inst/clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  mb_block_i/GameIP_0/inst/clk_wiz/inst/clkout1_buf/O
                         net (fo=146, routed)         0.831    -0.875    mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/srldly_0/pix_clk
    SLICE_X10Y61         SRL16E                                       r  mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/srldly_0/srl[30].srl16_i/CLK
                         clock pessimism              0.554    -0.321    
                         clock uncertainty            0.226    -0.095    
    SLICE_X10Y61         SRL16E (Hold_srl16e_CLK_D)
                                                      0.094    -0.001    mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/srldly_0/srl[30].srl16_i
  -------------------------------------------------------------------
                         required time                          0.001    
                         arrival time                           1.882    
  -------------------------------------------------------------------
                         slack                                  1.883    

Slack (MET) :             1.909ns  (arrival time - required time)
  Source:                 mb_block_i/GameIP_0/inst/Timer/seconds_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/srldly_0/srl[22].srl16_i/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.519ns  (logic 0.699ns (27.745%)  route 1.820ns (72.255%))
  Logic Levels:           9  (CARRY4=1 LUT3=1 LUT5=3 LUT6=4)
  Clock Path Skew:        0.290ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.875ns
    Source Clock Delay      (SCD):    -0.611ns
    Clock Pessimism Removal (CPR):    -0.554ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    mb_block_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  mb_block_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.649    mb_block_i/clk_wiz_1/inst/clk_in1_microblaze_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.714 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.225    mb_block_i/clk_wiz_1/inst/clk_out1_microblaze_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.199 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2937, routed)        0.549    -0.650    mb_block_i/GameIP_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.061    -1.711 r  mb_block_i/GameIP_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.225    mb_block_i/GameIP_0/inst/clk_wiz/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026    -1.199 r  mb_block_i/GameIP_0/inst/clk_wiz/inst/clkout3_buf/O
                         net (fo=38, routed)          0.588    -0.611    mb_block_i/GameIP_0/inst/Timer/CLK
    SLICE_X1Y66          FDRE                                         r  mb_block_i/GameIP_0/inst/Timer/seconds_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y66          FDRE (Prop_fdre_C_Q)         0.141    -0.470 r  mb_block_i/GameIP_0/inst/Timer/seconds_reg[5]/Q
                         net (fo=18, routed)          0.317    -0.153    mb_block_i/GameIP_0/inst/Timer/seconds_reg[15]_1[5]
    SLICE_X0Y60          LUT6 (Prop_lut6_I0_O)        0.045    -0.108 r  mb_block_i/GameIP_0/inst/Timer/i__carry_i_9/O
                         net (fo=3, routed)           0.117     0.009    mb_block_i/GameIP_0/inst/Timer/i__carry_i_9_n_0
    SLICE_X1Y60          LUT3 (Prop_lut3_I2_O)        0.045     0.054 r  mb_block_i/GameIP_0/inst/Timer/i__carry_i_4__1/O
                         net (fo=1, routed)           0.000     0.054    mb_block_i/GameIP_0/inst/color_instance/bot_draw/g0_b0__2_1[2]
    SLICE_X1Y60          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.066     0.120 r  mb_block_i/GameIP_0/inst/color_instance/bot_draw/BOTTOM_NUM1_inferred__2/i__carry/O[2]
                         net (fo=3, routed)           0.208     0.328    mb_block_i/GameIP_0/inst/color_instance/bot_draw/BOTTOM_NUM1_inferred__2/i__carry_n_5
    SLICE_X3Y60          LUT6 (Prop_lut6_I2_O)        0.108     0.436 r  mb_block_i/GameIP_0/inst/color_instance/bot_draw/g0_b1__2/O
                         net (fo=1, routed)           0.052     0.488    mb_block_i/GameIP_0/inst/vga/vga_to_hdmi_i_148_0[1]
    SLICE_X3Y60          LUT6 (Prop_lut6_I5_O)        0.045     0.533 r  mb_block_i/GameIP_0/inst/vga/vga_to_hdmi_i_263/O
                         net (fo=1, routed)           0.288     0.821    mb_block_i/GameIP_0/inst/vga/vga_to_hdmi_i_263_n_0
    SLICE_X4Y59          LUT5 (Prop_lut5_I3_O)        0.045     0.866 r  mb_block_i/GameIP_0/inst/vga/vga_to_hdmi_i_148/O
                         net (fo=2, routed)           0.144     1.011    mb_block_i/GameIP_0/inst/vga/vga_to_hdmi_i_148_n_0
    SLICE_X5Y59          LUT6 (Prop_lut6_I2_O)        0.045     1.056 r  mb_block_i/GameIP_0/inst/vga/vga_to_hdmi_i_59/O
                         net (fo=4, routed)           0.288     1.344    mb_block_i/GameIP_0/inst/vga/vga_to_hdmi_i_59_n_0
    SLICE_X8Y60          LUT5 (Prop_lut5_I0_O)        0.048     1.392 r  mb_block_i/GameIP_0/inst/vga/vga_to_hdmi_i_22/O
                         net (fo=4, routed)           0.235     1.627    mb_block_i/GameIP_0/inst/HDMI_Controller_Instance/srl[20].srl16_i_0
    SLICE_X12Y60         LUT5 (Prop_lut5_I4_O)        0.111     1.738 r  mb_block_i/GameIP_0/inst/HDMI_Controller_Instance/vga_to_hdmi_i_3/O
                         net (fo=1, routed)           0.170     1.908    mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/srldly_0/data_i[5]
    SLICE_X10Y60         SRL16E                                       r  mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/srldly_0/srl[22].srl16_i/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    mb_block_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  mb_block_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.876    mb_block_i/clk_wiz_1/inst/clk_in1_microblaze_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.269 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.735    mb_block_i/clk_wiz_1/inst/clk_out1_microblaze_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2937, routed)        0.817    -0.890    mb_block_i/GameIP_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -2.265 r  mb_block_i/GameIP_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.735    mb_block_i/GameIP_0/inst/clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  mb_block_i/GameIP_0/inst/clk_wiz/inst/clkout1_buf/O
                         net (fo=146, routed)         0.831    -0.875    mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/srldly_0/pix_clk
    SLICE_X10Y60         SRL16E                                       r  mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/srldly_0/srl[22].srl16_i/CLK
                         clock pessimism              0.554    -0.321    
                         clock uncertainty            0.226    -0.095    
    SLICE_X10Y60         SRL16E (Hold_srl16e_CLK_D)
                                                      0.094    -0.001    mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/srldly_0/srl[22].srl16_i
  -------------------------------------------------------------------
                         required time                          0.001    
                         arrival time                           1.908    
  -------------------------------------------------------------------
                         slack                                  1.909    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_microblaze_clk_wiz_1_1_1
  To Clock:  clk_out3_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        2.271ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.830ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.271ns  (required time - arrival time)
  Source:                 mb_block_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_microblaze_clk_wiz_1_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_block_i/GameIP_0/inst/Timer/seconds_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_clk_wiz_0_1 rise@100.000ns - clk_out1_microblaze_clk_wiz_1_1_1 rise@90.000ns)
  Data Path Delay:        7.480ns  (logic 2.600ns (34.759%)  route 4.880ns (65.241%))
  Logic Levels:           9  (CARRY4=4 LUT3=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.513ns = ( 98.487 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.972ns = ( 89.028 - 90.000 ) 
    Clock Pessimism Removal (CPR):    0.482ns
  Clock Uncertainty:      0.253ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.216ns
    Phase Error              (PE):    0.139ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_microblaze_clk_wiz_1_1_1 rise edge)
                                                     90.000    90.000 r  
    N15                                               0.000    90.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    90.000    mb_block_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.440    91.440 r  mb_block_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    92.673    mb_block_i/clk_wiz_1/inst/clk_in1_microblaze_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    85.709 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    87.375    mb_block_i/clk_wiz_1/inst/clk_out1_microblaze_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    87.471 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2937, routed)        1.557    89.028    mb_block_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X50Y60         FDRE                                         r  mb_block_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y60         FDRE (Prop_fdre_C_Q)         0.478    89.506 r  mb_block_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=103, routed)         2.972    92.478    mb_block_i/GameIP_0/inst/Timer/axi_aresetn
    SLICE_X2Y67          LUT5 (Prop_lut5_I4_O)        0.325    92.803 r  mb_block_i/GameIP_0/inst/Timer/internal_clk[21]_i_8/O
                         net (fo=1, routed)           0.457    93.261    mb_block_i/GameIP_0/inst/Timer/internal_clk[21]_i_8_n_0
    SLICE_X2Y65          LUT6 (Prop_lut6_I5_O)        0.331    93.592 r  mb_block_i/GameIP_0/inst/Timer/internal_clk[21]_i_6/O
                         net (fo=1, routed)           0.282    93.874    mb_block_i/GameIP_0/inst/Timer/internal_clk[21]_i_6_n_0
    SLICE_X2Y65          LUT6 (Prop_lut6_I5_O)        0.124    93.998 r  mb_block_i/GameIP_0/inst/Timer/internal_clk[21]_i_3/O
                         net (fo=1, routed)           0.455    94.453    mb_block_i/GameIP_0/inst/Timer/internal_clk[21]_i_3_n_0
    SLICE_X2Y68          LUT6 (Prop_lut6_I2_O)        0.124    94.577 r  mb_block_i/GameIP_0/inst/Timer/internal_clk[21]_i_1/O
                         net (fo=23, routed)          0.714    95.290    mb_block_i/GameIP_0/inst/Timer/seconds1
    SLICE_X1Y65          LUT3 (Prop_lut3_I2_O)        0.124    95.414 r  mb_block_i/GameIP_0/inst/Timer/seconds[3]_i_6/O
                         net (fo=1, routed)           0.000    95.414    mb_block_i/GameIP_0/inst/Timer/seconds[3]_i_6_n_0
    SLICE_X1Y65          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    95.946 r  mb_block_i/GameIP_0/inst/Timer/seconds_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    95.946    mb_block_i/GameIP_0/inst/Timer/seconds_reg[3]_i_1_n_0
    SLICE_X1Y66          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.060 r  mb_block_i/GameIP_0/inst/Timer/seconds_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    96.060    mb_block_i/GameIP_0/inst/Timer/seconds_reg[7]_i_1_n_0
    SLICE_X1Y67          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.174 r  mb_block_i/GameIP_0/inst/Timer/seconds_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    96.174    mb_block_i/GameIP_0/inst/Timer/seconds_reg[11]_i_1_n_0
    SLICE_X1Y68          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    96.508 r  mb_block_i/GameIP_0/inst/Timer/seconds_reg[15]_i_1/O[1]
                         net (fo=1, routed)           0.000    96.508    mb_block_i/GameIP_0/inst/Timer/seconds_reg[15]_i_1_n_6
    SLICE_X1Y68          FDRE                                         r  mb_block_i/GameIP_0/inst/Timer/seconds_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                    100.000   100.000 r  
    N15                                               0.000   100.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000   100.000    mb_block_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370   101.370 r  mb_block_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.532    mb_block_i/clk_wiz_1/inst/clk_in1_microblaze_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    95.311 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    96.898    mb_block_i/clk_wiz_1/inst/clk_out1_microblaze_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    96.989 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2937, routed)        1.457    98.446    mb_block_i/GameIP_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.129    95.317 r  mb_block_i/GameIP_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    96.898    mb_block_i/GameIP_0/inst/clk_wiz/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091    96.989 r  mb_block_i/GameIP_0/inst/clk_wiz/inst/clkout3_buf/O
                         net (fo=38, routed)          1.499    98.487    mb_block_i/GameIP_0/inst/Timer/CLK
    SLICE_X1Y68          FDRE                                         r  mb_block_i/GameIP_0/inst/Timer/seconds_reg[13]/C
                         clock pessimism              0.482    98.970    
                         clock uncertainty           -0.253    98.717    
    SLICE_X1Y68          FDRE (Setup_fdre_C_D)        0.062    98.779    mb_block_i/GameIP_0/inst/Timer/seconds_reg[13]
  -------------------------------------------------------------------
                         required time                         98.779    
                         arrival time                         -96.508    
  -------------------------------------------------------------------
                         slack                                  2.271    

Slack (MET) :             2.292ns  (required time - arrival time)
  Source:                 mb_block_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_microblaze_clk_wiz_1_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_block_i/GameIP_0/inst/Timer/seconds_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_clk_wiz_0_1 rise@100.000ns - clk_out1_microblaze_clk_wiz_1_1_1 rise@90.000ns)
  Data Path Delay:        7.459ns  (logic 2.579ns (34.575%)  route 4.880ns (65.425%))
  Logic Levels:           9  (CARRY4=4 LUT3=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.513ns = ( 98.487 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.972ns = ( 89.028 - 90.000 ) 
    Clock Pessimism Removal (CPR):    0.482ns
  Clock Uncertainty:      0.253ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.216ns
    Phase Error              (PE):    0.139ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_microblaze_clk_wiz_1_1_1 rise edge)
                                                     90.000    90.000 r  
    N15                                               0.000    90.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    90.000    mb_block_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.440    91.440 r  mb_block_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    92.673    mb_block_i/clk_wiz_1/inst/clk_in1_microblaze_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    85.709 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    87.375    mb_block_i/clk_wiz_1/inst/clk_out1_microblaze_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    87.471 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2937, routed)        1.557    89.028    mb_block_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X50Y60         FDRE                                         r  mb_block_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y60         FDRE (Prop_fdre_C_Q)         0.478    89.506 r  mb_block_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=103, routed)         2.972    92.478    mb_block_i/GameIP_0/inst/Timer/axi_aresetn
    SLICE_X2Y67          LUT5 (Prop_lut5_I4_O)        0.325    92.803 r  mb_block_i/GameIP_0/inst/Timer/internal_clk[21]_i_8/O
                         net (fo=1, routed)           0.457    93.261    mb_block_i/GameIP_0/inst/Timer/internal_clk[21]_i_8_n_0
    SLICE_X2Y65          LUT6 (Prop_lut6_I5_O)        0.331    93.592 r  mb_block_i/GameIP_0/inst/Timer/internal_clk[21]_i_6/O
                         net (fo=1, routed)           0.282    93.874    mb_block_i/GameIP_0/inst/Timer/internal_clk[21]_i_6_n_0
    SLICE_X2Y65          LUT6 (Prop_lut6_I5_O)        0.124    93.998 r  mb_block_i/GameIP_0/inst/Timer/internal_clk[21]_i_3/O
                         net (fo=1, routed)           0.455    94.453    mb_block_i/GameIP_0/inst/Timer/internal_clk[21]_i_3_n_0
    SLICE_X2Y68          LUT6 (Prop_lut6_I2_O)        0.124    94.577 r  mb_block_i/GameIP_0/inst/Timer/internal_clk[21]_i_1/O
                         net (fo=23, routed)          0.714    95.290    mb_block_i/GameIP_0/inst/Timer/seconds1
    SLICE_X1Y65          LUT3 (Prop_lut3_I2_O)        0.124    95.414 r  mb_block_i/GameIP_0/inst/Timer/seconds[3]_i_6/O
                         net (fo=1, routed)           0.000    95.414    mb_block_i/GameIP_0/inst/Timer/seconds[3]_i_6_n_0
    SLICE_X1Y65          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    95.946 r  mb_block_i/GameIP_0/inst/Timer/seconds_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    95.946    mb_block_i/GameIP_0/inst/Timer/seconds_reg[3]_i_1_n_0
    SLICE_X1Y66          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.060 r  mb_block_i/GameIP_0/inst/Timer/seconds_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    96.060    mb_block_i/GameIP_0/inst/Timer/seconds_reg[7]_i_1_n_0
    SLICE_X1Y67          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.174 r  mb_block_i/GameIP_0/inst/Timer/seconds_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    96.174    mb_block_i/GameIP_0/inst/Timer/seconds_reg[11]_i_1_n_0
    SLICE_X1Y68          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    96.487 r  mb_block_i/GameIP_0/inst/Timer/seconds_reg[15]_i_1/O[3]
                         net (fo=1, routed)           0.000    96.487    mb_block_i/GameIP_0/inst/Timer/seconds_reg[15]_i_1_n_4
    SLICE_X1Y68          FDRE                                         r  mb_block_i/GameIP_0/inst/Timer/seconds_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                    100.000   100.000 r  
    N15                                               0.000   100.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000   100.000    mb_block_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370   101.370 r  mb_block_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.532    mb_block_i/clk_wiz_1/inst/clk_in1_microblaze_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    95.311 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    96.898    mb_block_i/clk_wiz_1/inst/clk_out1_microblaze_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    96.989 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2937, routed)        1.457    98.446    mb_block_i/GameIP_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.129    95.317 r  mb_block_i/GameIP_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    96.898    mb_block_i/GameIP_0/inst/clk_wiz/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091    96.989 r  mb_block_i/GameIP_0/inst/clk_wiz/inst/clkout3_buf/O
                         net (fo=38, routed)          1.499    98.487    mb_block_i/GameIP_0/inst/Timer/CLK
    SLICE_X1Y68          FDRE                                         r  mb_block_i/GameIP_0/inst/Timer/seconds_reg[15]/C
                         clock pessimism              0.482    98.970    
                         clock uncertainty           -0.253    98.717    
    SLICE_X1Y68          FDRE (Setup_fdre_C_D)        0.062    98.779    mb_block_i/GameIP_0/inst/Timer/seconds_reg[15]
  -------------------------------------------------------------------
                         required time                         98.779    
                         arrival time                         -96.487    
  -------------------------------------------------------------------
                         slack                                  2.292    

Slack (MET) :             2.366ns  (required time - arrival time)
  Source:                 mb_block_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_microblaze_clk_wiz_1_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_block_i/GameIP_0/inst/Timer/seconds_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_clk_wiz_0_1 rise@100.000ns - clk_out1_microblaze_clk_wiz_1_1_1 rise@90.000ns)
  Data Path Delay:        7.385ns  (logic 2.505ns (33.919%)  route 4.880ns (66.081%))
  Logic Levels:           9  (CARRY4=4 LUT3=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.513ns = ( 98.487 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.972ns = ( 89.028 - 90.000 ) 
    Clock Pessimism Removal (CPR):    0.482ns
  Clock Uncertainty:      0.253ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.216ns
    Phase Error              (PE):    0.139ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_microblaze_clk_wiz_1_1_1 rise edge)
                                                     90.000    90.000 r  
    N15                                               0.000    90.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    90.000    mb_block_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.440    91.440 r  mb_block_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    92.673    mb_block_i/clk_wiz_1/inst/clk_in1_microblaze_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    85.709 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    87.375    mb_block_i/clk_wiz_1/inst/clk_out1_microblaze_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    87.471 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2937, routed)        1.557    89.028    mb_block_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X50Y60         FDRE                                         r  mb_block_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y60         FDRE (Prop_fdre_C_Q)         0.478    89.506 r  mb_block_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=103, routed)         2.972    92.478    mb_block_i/GameIP_0/inst/Timer/axi_aresetn
    SLICE_X2Y67          LUT5 (Prop_lut5_I4_O)        0.325    92.803 r  mb_block_i/GameIP_0/inst/Timer/internal_clk[21]_i_8/O
                         net (fo=1, routed)           0.457    93.261    mb_block_i/GameIP_0/inst/Timer/internal_clk[21]_i_8_n_0
    SLICE_X2Y65          LUT6 (Prop_lut6_I5_O)        0.331    93.592 r  mb_block_i/GameIP_0/inst/Timer/internal_clk[21]_i_6/O
                         net (fo=1, routed)           0.282    93.874    mb_block_i/GameIP_0/inst/Timer/internal_clk[21]_i_6_n_0
    SLICE_X2Y65          LUT6 (Prop_lut6_I5_O)        0.124    93.998 r  mb_block_i/GameIP_0/inst/Timer/internal_clk[21]_i_3/O
                         net (fo=1, routed)           0.455    94.453    mb_block_i/GameIP_0/inst/Timer/internal_clk[21]_i_3_n_0
    SLICE_X2Y68          LUT6 (Prop_lut6_I2_O)        0.124    94.577 r  mb_block_i/GameIP_0/inst/Timer/internal_clk[21]_i_1/O
                         net (fo=23, routed)          0.714    95.290    mb_block_i/GameIP_0/inst/Timer/seconds1
    SLICE_X1Y65          LUT3 (Prop_lut3_I2_O)        0.124    95.414 r  mb_block_i/GameIP_0/inst/Timer/seconds[3]_i_6/O
                         net (fo=1, routed)           0.000    95.414    mb_block_i/GameIP_0/inst/Timer/seconds[3]_i_6_n_0
    SLICE_X1Y65          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    95.946 r  mb_block_i/GameIP_0/inst/Timer/seconds_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    95.946    mb_block_i/GameIP_0/inst/Timer/seconds_reg[3]_i_1_n_0
    SLICE_X1Y66          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.060 r  mb_block_i/GameIP_0/inst/Timer/seconds_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    96.060    mb_block_i/GameIP_0/inst/Timer/seconds_reg[7]_i_1_n_0
    SLICE_X1Y67          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.174 r  mb_block_i/GameIP_0/inst/Timer/seconds_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    96.174    mb_block_i/GameIP_0/inst/Timer/seconds_reg[11]_i_1_n_0
    SLICE_X1Y68          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    96.413 r  mb_block_i/GameIP_0/inst/Timer/seconds_reg[15]_i_1/O[2]
                         net (fo=1, routed)           0.000    96.413    mb_block_i/GameIP_0/inst/Timer/seconds_reg[15]_i_1_n_5
    SLICE_X1Y68          FDRE                                         r  mb_block_i/GameIP_0/inst/Timer/seconds_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                    100.000   100.000 r  
    N15                                               0.000   100.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000   100.000    mb_block_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370   101.370 r  mb_block_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.532    mb_block_i/clk_wiz_1/inst/clk_in1_microblaze_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    95.311 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    96.898    mb_block_i/clk_wiz_1/inst/clk_out1_microblaze_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    96.989 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2937, routed)        1.457    98.446    mb_block_i/GameIP_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.129    95.317 r  mb_block_i/GameIP_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    96.898    mb_block_i/GameIP_0/inst/clk_wiz/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091    96.989 r  mb_block_i/GameIP_0/inst/clk_wiz/inst/clkout3_buf/O
                         net (fo=38, routed)          1.499    98.487    mb_block_i/GameIP_0/inst/Timer/CLK
    SLICE_X1Y68          FDRE                                         r  mb_block_i/GameIP_0/inst/Timer/seconds_reg[14]/C
                         clock pessimism              0.482    98.970    
                         clock uncertainty           -0.253    98.717    
    SLICE_X1Y68          FDRE (Setup_fdre_C_D)        0.062    98.779    mb_block_i/GameIP_0/inst/Timer/seconds_reg[14]
  -------------------------------------------------------------------
                         required time                         98.779    
                         arrival time                         -96.413    
  -------------------------------------------------------------------
                         slack                                  2.366    

Slack (MET) :             2.382ns  (required time - arrival time)
  Source:                 mb_block_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_microblaze_clk_wiz_1_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_block_i/GameIP_0/inst/Timer/seconds_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_clk_wiz_0_1 rise@100.000ns - clk_out1_microblaze_clk_wiz_1_1_1 rise@90.000ns)
  Data Path Delay:        7.369ns  (logic 2.489ns (33.776%)  route 4.880ns (66.224%))
  Logic Levels:           9  (CARRY4=4 LUT3=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.513ns = ( 98.487 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.972ns = ( 89.028 - 90.000 ) 
    Clock Pessimism Removal (CPR):    0.482ns
  Clock Uncertainty:      0.253ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.216ns
    Phase Error              (PE):    0.139ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_microblaze_clk_wiz_1_1_1 rise edge)
                                                     90.000    90.000 r  
    N15                                               0.000    90.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    90.000    mb_block_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.440    91.440 r  mb_block_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    92.673    mb_block_i/clk_wiz_1/inst/clk_in1_microblaze_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    85.709 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    87.375    mb_block_i/clk_wiz_1/inst/clk_out1_microblaze_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    87.471 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2937, routed)        1.557    89.028    mb_block_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X50Y60         FDRE                                         r  mb_block_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y60         FDRE (Prop_fdre_C_Q)         0.478    89.506 r  mb_block_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=103, routed)         2.972    92.478    mb_block_i/GameIP_0/inst/Timer/axi_aresetn
    SLICE_X2Y67          LUT5 (Prop_lut5_I4_O)        0.325    92.803 r  mb_block_i/GameIP_0/inst/Timer/internal_clk[21]_i_8/O
                         net (fo=1, routed)           0.457    93.261    mb_block_i/GameIP_0/inst/Timer/internal_clk[21]_i_8_n_0
    SLICE_X2Y65          LUT6 (Prop_lut6_I5_O)        0.331    93.592 r  mb_block_i/GameIP_0/inst/Timer/internal_clk[21]_i_6/O
                         net (fo=1, routed)           0.282    93.874    mb_block_i/GameIP_0/inst/Timer/internal_clk[21]_i_6_n_0
    SLICE_X2Y65          LUT6 (Prop_lut6_I5_O)        0.124    93.998 r  mb_block_i/GameIP_0/inst/Timer/internal_clk[21]_i_3/O
                         net (fo=1, routed)           0.455    94.453    mb_block_i/GameIP_0/inst/Timer/internal_clk[21]_i_3_n_0
    SLICE_X2Y68          LUT6 (Prop_lut6_I2_O)        0.124    94.577 r  mb_block_i/GameIP_0/inst/Timer/internal_clk[21]_i_1/O
                         net (fo=23, routed)          0.714    95.290    mb_block_i/GameIP_0/inst/Timer/seconds1
    SLICE_X1Y65          LUT3 (Prop_lut3_I2_O)        0.124    95.414 r  mb_block_i/GameIP_0/inst/Timer/seconds[3]_i_6/O
                         net (fo=1, routed)           0.000    95.414    mb_block_i/GameIP_0/inst/Timer/seconds[3]_i_6_n_0
    SLICE_X1Y65          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    95.946 r  mb_block_i/GameIP_0/inst/Timer/seconds_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    95.946    mb_block_i/GameIP_0/inst/Timer/seconds_reg[3]_i_1_n_0
    SLICE_X1Y66          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.060 r  mb_block_i/GameIP_0/inst/Timer/seconds_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    96.060    mb_block_i/GameIP_0/inst/Timer/seconds_reg[7]_i_1_n_0
    SLICE_X1Y67          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.174 r  mb_block_i/GameIP_0/inst/Timer/seconds_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    96.174    mb_block_i/GameIP_0/inst/Timer/seconds_reg[11]_i_1_n_0
    SLICE_X1Y68          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    96.397 r  mb_block_i/GameIP_0/inst/Timer/seconds_reg[15]_i_1/O[0]
                         net (fo=1, routed)           0.000    96.397    mb_block_i/GameIP_0/inst/Timer/seconds_reg[15]_i_1_n_7
    SLICE_X1Y68          FDRE                                         r  mb_block_i/GameIP_0/inst/Timer/seconds_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                    100.000   100.000 r  
    N15                                               0.000   100.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000   100.000    mb_block_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370   101.370 r  mb_block_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.532    mb_block_i/clk_wiz_1/inst/clk_in1_microblaze_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    95.311 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    96.898    mb_block_i/clk_wiz_1/inst/clk_out1_microblaze_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    96.989 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2937, routed)        1.457    98.446    mb_block_i/GameIP_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.129    95.317 r  mb_block_i/GameIP_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    96.898    mb_block_i/GameIP_0/inst/clk_wiz/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091    96.989 r  mb_block_i/GameIP_0/inst/clk_wiz/inst/clkout3_buf/O
                         net (fo=38, routed)          1.499    98.487    mb_block_i/GameIP_0/inst/Timer/CLK
    SLICE_X1Y68          FDRE                                         r  mb_block_i/GameIP_0/inst/Timer/seconds_reg[12]/C
                         clock pessimism              0.482    98.970    
                         clock uncertainty           -0.253    98.717    
    SLICE_X1Y68          FDRE (Setup_fdre_C_D)        0.062    98.779    mb_block_i/GameIP_0/inst/Timer/seconds_reg[12]
  -------------------------------------------------------------------
                         required time                         98.779    
                         arrival time                         -96.397    
  -------------------------------------------------------------------
                         slack                                  2.382    

Slack (MET) :             2.387ns  (required time - arrival time)
  Source:                 mb_block_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_microblaze_clk_wiz_1_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_block_i/GameIP_0/inst/Timer/seconds_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_clk_wiz_0_1 rise@100.000ns - clk_out1_microblaze_clk_wiz_1_1_1 rise@90.000ns)
  Data Path Delay:        7.366ns  (logic 2.486ns (33.749%)  route 4.880ns (66.251%))
  Logic Levels:           8  (CARRY4=3 LUT3=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.511ns = ( 98.489 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.972ns = ( 89.028 - 90.000 ) 
    Clock Pessimism Removal (CPR):    0.482ns
  Clock Uncertainty:      0.253ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.216ns
    Phase Error              (PE):    0.139ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_microblaze_clk_wiz_1_1_1 rise edge)
                                                     90.000    90.000 r  
    N15                                               0.000    90.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    90.000    mb_block_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.440    91.440 r  mb_block_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    92.673    mb_block_i/clk_wiz_1/inst/clk_in1_microblaze_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    85.709 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    87.375    mb_block_i/clk_wiz_1/inst/clk_out1_microblaze_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    87.471 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2937, routed)        1.557    89.028    mb_block_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X50Y60         FDRE                                         r  mb_block_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y60         FDRE (Prop_fdre_C_Q)         0.478    89.506 r  mb_block_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=103, routed)         2.972    92.478    mb_block_i/GameIP_0/inst/Timer/axi_aresetn
    SLICE_X2Y67          LUT5 (Prop_lut5_I4_O)        0.325    92.803 r  mb_block_i/GameIP_0/inst/Timer/internal_clk[21]_i_8/O
                         net (fo=1, routed)           0.457    93.261    mb_block_i/GameIP_0/inst/Timer/internal_clk[21]_i_8_n_0
    SLICE_X2Y65          LUT6 (Prop_lut6_I5_O)        0.331    93.592 r  mb_block_i/GameIP_0/inst/Timer/internal_clk[21]_i_6/O
                         net (fo=1, routed)           0.282    93.874    mb_block_i/GameIP_0/inst/Timer/internal_clk[21]_i_6_n_0
    SLICE_X2Y65          LUT6 (Prop_lut6_I5_O)        0.124    93.998 r  mb_block_i/GameIP_0/inst/Timer/internal_clk[21]_i_3/O
                         net (fo=1, routed)           0.455    94.453    mb_block_i/GameIP_0/inst/Timer/internal_clk[21]_i_3_n_0
    SLICE_X2Y68          LUT6 (Prop_lut6_I2_O)        0.124    94.577 r  mb_block_i/GameIP_0/inst/Timer/internal_clk[21]_i_1/O
                         net (fo=23, routed)          0.714    95.290    mb_block_i/GameIP_0/inst/Timer/seconds1
    SLICE_X1Y65          LUT3 (Prop_lut3_I2_O)        0.124    95.414 r  mb_block_i/GameIP_0/inst/Timer/seconds[3]_i_6/O
                         net (fo=1, routed)           0.000    95.414    mb_block_i/GameIP_0/inst/Timer/seconds[3]_i_6_n_0
    SLICE_X1Y65          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    95.946 r  mb_block_i/GameIP_0/inst/Timer/seconds_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    95.946    mb_block_i/GameIP_0/inst/Timer/seconds_reg[3]_i_1_n_0
    SLICE_X1Y66          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.060 r  mb_block_i/GameIP_0/inst/Timer/seconds_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    96.060    mb_block_i/GameIP_0/inst/Timer/seconds_reg[7]_i_1_n_0
    SLICE_X1Y67          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    96.394 r  mb_block_i/GameIP_0/inst/Timer/seconds_reg[11]_i_1/O[1]
                         net (fo=1, routed)           0.000    96.394    mb_block_i/GameIP_0/inst/Timer/seconds_reg[11]_i_1_n_6
    SLICE_X1Y67          FDRE                                         r  mb_block_i/GameIP_0/inst/Timer/seconds_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                    100.000   100.000 r  
    N15                                               0.000   100.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000   100.000    mb_block_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370   101.370 r  mb_block_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.532    mb_block_i/clk_wiz_1/inst/clk_in1_microblaze_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    95.311 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    96.898    mb_block_i/clk_wiz_1/inst/clk_out1_microblaze_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    96.989 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2937, routed)        1.457    98.446    mb_block_i/GameIP_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.129    95.317 r  mb_block_i/GameIP_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    96.898    mb_block_i/GameIP_0/inst/clk_wiz/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091    96.989 r  mb_block_i/GameIP_0/inst/clk_wiz/inst/clkout3_buf/O
                         net (fo=38, routed)          1.501    98.489    mb_block_i/GameIP_0/inst/Timer/CLK
    SLICE_X1Y67          FDRE                                         r  mb_block_i/GameIP_0/inst/Timer/seconds_reg[9]/C
                         clock pessimism              0.482    98.972    
                         clock uncertainty           -0.253    98.719    
    SLICE_X1Y67          FDRE (Setup_fdre_C_D)        0.062    98.781    mb_block_i/GameIP_0/inst/Timer/seconds_reg[9]
  -------------------------------------------------------------------
                         required time                         98.781    
                         arrival time                         -96.394    
  -------------------------------------------------------------------
                         slack                                  2.387    

Slack (MET) :             2.408ns  (required time - arrival time)
  Source:                 mb_block_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_microblaze_clk_wiz_1_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_block_i/GameIP_0/inst/Timer/seconds_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_clk_wiz_0_1 rise@100.000ns - clk_out1_microblaze_clk_wiz_1_1_1 rise@90.000ns)
  Data Path Delay:        7.345ns  (logic 2.465ns (33.559%)  route 4.880ns (66.441%))
  Logic Levels:           8  (CARRY4=3 LUT3=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.511ns = ( 98.489 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.972ns = ( 89.028 - 90.000 ) 
    Clock Pessimism Removal (CPR):    0.482ns
  Clock Uncertainty:      0.253ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.216ns
    Phase Error              (PE):    0.139ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_microblaze_clk_wiz_1_1_1 rise edge)
                                                     90.000    90.000 r  
    N15                                               0.000    90.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    90.000    mb_block_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.440    91.440 r  mb_block_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    92.673    mb_block_i/clk_wiz_1/inst/clk_in1_microblaze_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    85.709 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    87.375    mb_block_i/clk_wiz_1/inst/clk_out1_microblaze_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    87.471 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2937, routed)        1.557    89.028    mb_block_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X50Y60         FDRE                                         r  mb_block_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y60         FDRE (Prop_fdre_C_Q)         0.478    89.506 r  mb_block_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=103, routed)         2.972    92.478    mb_block_i/GameIP_0/inst/Timer/axi_aresetn
    SLICE_X2Y67          LUT5 (Prop_lut5_I4_O)        0.325    92.803 r  mb_block_i/GameIP_0/inst/Timer/internal_clk[21]_i_8/O
                         net (fo=1, routed)           0.457    93.261    mb_block_i/GameIP_0/inst/Timer/internal_clk[21]_i_8_n_0
    SLICE_X2Y65          LUT6 (Prop_lut6_I5_O)        0.331    93.592 r  mb_block_i/GameIP_0/inst/Timer/internal_clk[21]_i_6/O
                         net (fo=1, routed)           0.282    93.874    mb_block_i/GameIP_0/inst/Timer/internal_clk[21]_i_6_n_0
    SLICE_X2Y65          LUT6 (Prop_lut6_I5_O)        0.124    93.998 r  mb_block_i/GameIP_0/inst/Timer/internal_clk[21]_i_3/O
                         net (fo=1, routed)           0.455    94.453    mb_block_i/GameIP_0/inst/Timer/internal_clk[21]_i_3_n_0
    SLICE_X2Y68          LUT6 (Prop_lut6_I2_O)        0.124    94.577 r  mb_block_i/GameIP_0/inst/Timer/internal_clk[21]_i_1/O
                         net (fo=23, routed)          0.714    95.290    mb_block_i/GameIP_0/inst/Timer/seconds1
    SLICE_X1Y65          LUT3 (Prop_lut3_I2_O)        0.124    95.414 r  mb_block_i/GameIP_0/inst/Timer/seconds[3]_i_6/O
                         net (fo=1, routed)           0.000    95.414    mb_block_i/GameIP_0/inst/Timer/seconds[3]_i_6_n_0
    SLICE_X1Y65          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    95.946 r  mb_block_i/GameIP_0/inst/Timer/seconds_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    95.946    mb_block_i/GameIP_0/inst/Timer/seconds_reg[3]_i_1_n_0
    SLICE_X1Y66          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.060 r  mb_block_i/GameIP_0/inst/Timer/seconds_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    96.060    mb_block_i/GameIP_0/inst/Timer/seconds_reg[7]_i_1_n_0
    SLICE_X1Y67          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    96.373 r  mb_block_i/GameIP_0/inst/Timer/seconds_reg[11]_i_1/O[3]
                         net (fo=1, routed)           0.000    96.373    mb_block_i/GameIP_0/inst/Timer/seconds_reg[11]_i_1_n_4
    SLICE_X1Y67          FDRE                                         r  mb_block_i/GameIP_0/inst/Timer/seconds_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                    100.000   100.000 r  
    N15                                               0.000   100.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000   100.000    mb_block_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370   101.370 r  mb_block_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.532    mb_block_i/clk_wiz_1/inst/clk_in1_microblaze_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    95.311 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    96.898    mb_block_i/clk_wiz_1/inst/clk_out1_microblaze_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    96.989 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2937, routed)        1.457    98.446    mb_block_i/GameIP_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.129    95.317 r  mb_block_i/GameIP_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    96.898    mb_block_i/GameIP_0/inst/clk_wiz/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091    96.989 r  mb_block_i/GameIP_0/inst/clk_wiz/inst/clkout3_buf/O
                         net (fo=38, routed)          1.501    98.489    mb_block_i/GameIP_0/inst/Timer/CLK
    SLICE_X1Y67          FDRE                                         r  mb_block_i/GameIP_0/inst/Timer/seconds_reg[11]/C
                         clock pessimism              0.482    98.972    
                         clock uncertainty           -0.253    98.719    
    SLICE_X1Y67          FDRE (Setup_fdre_C_D)        0.062    98.781    mb_block_i/GameIP_0/inst/Timer/seconds_reg[11]
  -------------------------------------------------------------------
                         required time                         98.781    
                         arrival time                         -96.373    
  -------------------------------------------------------------------
                         slack                                  2.408    

Slack (MET) :             2.482ns  (required time - arrival time)
  Source:                 mb_block_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_microblaze_clk_wiz_1_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_block_i/GameIP_0/inst/Timer/seconds_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_clk_wiz_0_1 rise@100.000ns - clk_out1_microblaze_clk_wiz_1_1_1 rise@90.000ns)
  Data Path Delay:        7.271ns  (logic 2.391ns (32.883%)  route 4.880ns (67.117%))
  Logic Levels:           8  (CARRY4=3 LUT3=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.511ns = ( 98.489 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.972ns = ( 89.028 - 90.000 ) 
    Clock Pessimism Removal (CPR):    0.482ns
  Clock Uncertainty:      0.253ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.216ns
    Phase Error              (PE):    0.139ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_microblaze_clk_wiz_1_1_1 rise edge)
                                                     90.000    90.000 r  
    N15                                               0.000    90.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    90.000    mb_block_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.440    91.440 r  mb_block_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    92.673    mb_block_i/clk_wiz_1/inst/clk_in1_microblaze_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    85.709 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    87.375    mb_block_i/clk_wiz_1/inst/clk_out1_microblaze_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    87.471 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2937, routed)        1.557    89.028    mb_block_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X50Y60         FDRE                                         r  mb_block_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y60         FDRE (Prop_fdre_C_Q)         0.478    89.506 r  mb_block_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=103, routed)         2.972    92.478    mb_block_i/GameIP_0/inst/Timer/axi_aresetn
    SLICE_X2Y67          LUT5 (Prop_lut5_I4_O)        0.325    92.803 r  mb_block_i/GameIP_0/inst/Timer/internal_clk[21]_i_8/O
                         net (fo=1, routed)           0.457    93.261    mb_block_i/GameIP_0/inst/Timer/internal_clk[21]_i_8_n_0
    SLICE_X2Y65          LUT6 (Prop_lut6_I5_O)        0.331    93.592 r  mb_block_i/GameIP_0/inst/Timer/internal_clk[21]_i_6/O
                         net (fo=1, routed)           0.282    93.874    mb_block_i/GameIP_0/inst/Timer/internal_clk[21]_i_6_n_0
    SLICE_X2Y65          LUT6 (Prop_lut6_I5_O)        0.124    93.998 r  mb_block_i/GameIP_0/inst/Timer/internal_clk[21]_i_3/O
                         net (fo=1, routed)           0.455    94.453    mb_block_i/GameIP_0/inst/Timer/internal_clk[21]_i_3_n_0
    SLICE_X2Y68          LUT6 (Prop_lut6_I2_O)        0.124    94.577 r  mb_block_i/GameIP_0/inst/Timer/internal_clk[21]_i_1/O
                         net (fo=23, routed)          0.714    95.290    mb_block_i/GameIP_0/inst/Timer/seconds1
    SLICE_X1Y65          LUT3 (Prop_lut3_I2_O)        0.124    95.414 r  mb_block_i/GameIP_0/inst/Timer/seconds[3]_i_6/O
                         net (fo=1, routed)           0.000    95.414    mb_block_i/GameIP_0/inst/Timer/seconds[3]_i_6_n_0
    SLICE_X1Y65          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    95.946 r  mb_block_i/GameIP_0/inst/Timer/seconds_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    95.946    mb_block_i/GameIP_0/inst/Timer/seconds_reg[3]_i_1_n_0
    SLICE_X1Y66          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.060 r  mb_block_i/GameIP_0/inst/Timer/seconds_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    96.060    mb_block_i/GameIP_0/inst/Timer/seconds_reg[7]_i_1_n_0
    SLICE_X1Y67          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    96.299 r  mb_block_i/GameIP_0/inst/Timer/seconds_reg[11]_i_1/O[2]
                         net (fo=1, routed)           0.000    96.299    mb_block_i/GameIP_0/inst/Timer/seconds_reg[11]_i_1_n_5
    SLICE_X1Y67          FDRE                                         r  mb_block_i/GameIP_0/inst/Timer/seconds_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                    100.000   100.000 r  
    N15                                               0.000   100.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000   100.000    mb_block_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370   101.370 r  mb_block_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.532    mb_block_i/clk_wiz_1/inst/clk_in1_microblaze_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    95.311 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    96.898    mb_block_i/clk_wiz_1/inst/clk_out1_microblaze_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    96.989 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2937, routed)        1.457    98.446    mb_block_i/GameIP_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.129    95.317 r  mb_block_i/GameIP_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    96.898    mb_block_i/GameIP_0/inst/clk_wiz/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091    96.989 r  mb_block_i/GameIP_0/inst/clk_wiz/inst/clkout3_buf/O
                         net (fo=38, routed)          1.501    98.489    mb_block_i/GameIP_0/inst/Timer/CLK
    SLICE_X1Y67          FDRE                                         r  mb_block_i/GameIP_0/inst/Timer/seconds_reg[10]/C
                         clock pessimism              0.482    98.972    
                         clock uncertainty           -0.253    98.719    
    SLICE_X1Y67          FDRE (Setup_fdre_C_D)        0.062    98.781    mb_block_i/GameIP_0/inst/Timer/seconds_reg[10]
  -------------------------------------------------------------------
                         required time                         98.781    
                         arrival time                         -96.299    
  -------------------------------------------------------------------
                         slack                                  2.482    

Slack (MET) :             2.498ns  (required time - arrival time)
  Source:                 mb_block_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_microblaze_clk_wiz_1_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_block_i/GameIP_0/inst/Timer/seconds_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_clk_wiz_0_1 rise@100.000ns - clk_out1_microblaze_clk_wiz_1_1_1 rise@90.000ns)
  Data Path Delay:        7.255ns  (logic 2.375ns (32.735%)  route 4.880ns (67.265%))
  Logic Levels:           8  (CARRY4=3 LUT3=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.511ns = ( 98.489 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.972ns = ( 89.028 - 90.000 ) 
    Clock Pessimism Removal (CPR):    0.482ns
  Clock Uncertainty:      0.253ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.216ns
    Phase Error              (PE):    0.139ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_microblaze_clk_wiz_1_1_1 rise edge)
                                                     90.000    90.000 r  
    N15                                               0.000    90.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    90.000    mb_block_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.440    91.440 r  mb_block_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    92.673    mb_block_i/clk_wiz_1/inst/clk_in1_microblaze_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    85.709 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    87.375    mb_block_i/clk_wiz_1/inst/clk_out1_microblaze_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    87.471 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2937, routed)        1.557    89.028    mb_block_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X50Y60         FDRE                                         r  mb_block_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y60         FDRE (Prop_fdre_C_Q)         0.478    89.506 r  mb_block_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=103, routed)         2.972    92.478    mb_block_i/GameIP_0/inst/Timer/axi_aresetn
    SLICE_X2Y67          LUT5 (Prop_lut5_I4_O)        0.325    92.803 r  mb_block_i/GameIP_0/inst/Timer/internal_clk[21]_i_8/O
                         net (fo=1, routed)           0.457    93.261    mb_block_i/GameIP_0/inst/Timer/internal_clk[21]_i_8_n_0
    SLICE_X2Y65          LUT6 (Prop_lut6_I5_O)        0.331    93.592 r  mb_block_i/GameIP_0/inst/Timer/internal_clk[21]_i_6/O
                         net (fo=1, routed)           0.282    93.874    mb_block_i/GameIP_0/inst/Timer/internal_clk[21]_i_6_n_0
    SLICE_X2Y65          LUT6 (Prop_lut6_I5_O)        0.124    93.998 r  mb_block_i/GameIP_0/inst/Timer/internal_clk[21]_i_3/O
                         net (fo=1, routed)           0.455    94.453    mb_block_i/GameIP_0/inst/Timer/internal_clk[21]_i_3_n_0
    SLICE_X2Y68          LUT6 (Prop_lut6_I2_O)        0.124    94.577 r  mb_block_i/GameIP_0/inst/Timer/internal_clk[21]_i_1/O
                         net (fo=23, routed)          0.714    95.290    mb_block_i/GameIP_0/inst/Timer/seconds1
    SLICE_X1Y65          LUT3 (Prop_lut3_I2_O)        0.124    95.414 r  mb_block_i/GameIP_0/inst/Timer/seconds[3]_i_6/O
                         net (fo=1, routed)           0.000    95.414    mb_block_i/GameIP_0/inst/Timer/seconds[3]_i_6_n_0
    SLICE_X1Y65          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    95.946 r  mb_block_i/GameIP_0/inst/Timer/seconds_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    95.946    mb_block_i/GameIP_0/inst/Timer/seconds_reg[3]_i_1_n_0
    SLICE_X1Y66          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.060 r  mb_block_i/GameIP_0/inst/Timer/seconds_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    96.060    mb_block_i/GameIP_0/inst/Timer/seconds_reg[7]_i_1_n_0
    SLICE_X1Y67          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    96.283 r  mb_block_i/GameIP_0/inst/Timer/seconds_reg[11]_i_1/O[0]
                         net (fo=1, routed)           0.000    96.283    mb_block_i/GameIP_0/inst/Timer/seconds_reg[11]_i_1_n_7
    SLICE_X1Y67          FDRE                                         r  mb_block_i/GameIP_0/inst/Timer/seconds_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                    100.000   100.000 r  
    N15                                               0.000   100.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000   100.000    mb_block_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370   101.370 r  mb_block_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.532    mb_block_i/clk_wiz_1/inst/clk_in1_microblaze_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    95.311 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    96.898    mb_block_i/clk_wiz_1/inst/clk_out1_microblaze_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    96.989 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2937, routed)        1.457    98.446    mb_block_i/GameIP_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.129    95.317 r  mb_block_i/GameIP_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    96.898    mb_block_i/GameIP_0/inst/clk_wiz/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091    96.989 r  mb_block_i/GameIP_0/inst/clk_wiz/inst/clkout3_buf/O
                         net (fo=38, routed)          1.501    98.489    mb_block_i/GameIP_0/inst/Timer/CLK
    SLICE_X1Y67          FDRE                                         r  mb_block_i/GameIP_0/inst/Timer/seconds_reg[8]/C
                         clock pessimism              0.482    98.972    
                         clock uncertainty           -0.253    98.719    
    SLICE_X1Y67          FDRE (Setup_fdre_C_D)        0.062    98.781    mb_block_i/GameIP_0/inst/Timer/seconds_reg[8]
  -------------------------------------------------------------------
                         required time                         98.781    
                         arrival time                         -96.283    
  -------------------------------------------------------------------
                         slack                                  2.498    

Slack (MET) :             2.502ns  (required time - arrival time)
  Source:                 mb_block_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_microblaze_clk_wiz_1_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_block_i/GameIP_0/inst/Timer/seconds_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_clk_wiz_0_1 rise@100.000ns - clk_out1_microblaze_clk_wiz_1_1_1 rise@90.000ns)
  Data Path Delay:        7.252ns  (logic 2.372ns (32.707%)  route 4.880ns (67.293%))
  Logic Levels:           7  (CARRY4=2 LUT3=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.510ns = ( 98.490 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.972ns = ( 89.028 - 90.000 ) 
    Clock Pessimism Removal (CPR):    0.482ns
  Clock Uncertainty:      0.253ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.216ns
    Phase Error              (PE):    0.139ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_microblaze_clk_wiz_1_1_1 rise edge)
                                                     90.000    90.000 r  
    N15                                               0.000    90.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    90.000    mb_block_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.440    91.440 r  mb_block_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    92.673    mb_block_i/clk_wiz_1/inst/clk_in1_microblaze_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    85.709 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    87.375    mb_block_i/clk_wiz_1/inst/clk_out1_microblaze_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    87.471 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2937, routed)        1.557    89.028    mb_block_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X50Y60         FDRE                                         r  mb_block_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y60         FDRE (Prop_fdre_C_Q)         0.478    89.506 r  mb_block_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=103, routed)         2.972    92.478    mb_block_i/GameIP_0/inst/Timer/axi_aresetn
    SLICE_X2Y67          LUT5 (Prop_lut5_I4_O)        0.325    92.803 r  mb_block_i/GameIP_0/inst/Timer/internal_clk[21]_i_8/O
                         net (fo=1, routed)           0.457    93.261    mb_block_i/GameIP_0/inst/Timer/internal_clk[21]_i_8_n_0
    SLICE_X2Y65          LUT6 (Prop_lut6_I5_O)        0.331    93.592 r  mb_block_i/GameIP_0/inst/Timer/internal_clk[21]_i_6/O
                         net (fo=1, routed)           0.282    93.874    mb_block_i/GameIP_0/inst/Timer/internal_clk[21]_i_6_n_0
    SLICE_X2Y65          LUT6 (Prop_lut6_I5_O)        0.124    93.998 r  mb_block_i/GameIP_0/inst/Timer/internal_clk[21]_i_3/O
                         net (fo=1, routed)           0.455    94.453    mb_block_i/GameIP_0/inst/Timer/internal_clk[21]_i_3_n_0
    SLICE_X2Y68          LUT6 (Prop_lut6_I2_O)        0.124    94.577 r  mb_block_i/GameIP_0/inst/Timer/internal_clk[21]_i_1/O
                         net (fo=23, routed)          0.714    95.290    mb_block_i/GameIP_0/inst/Timer/seconds1
    SLICE_X1Y65          LUT3 (Prop_lut3_I2_O)        0.124    95.414 r  mb_block_i/GameIP_0/inst/Timer/seconds[3]_i_6/O
                         net (fo=1, routed)           0.000    95.414    mb_block_i/GameIP_0/inst/Timer/seconds[3]_i_6_n_0
    SLICE_X1Y65          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    95.946 r  mb_block_i/GameIP_0/inst/Timer/seconds_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    95.946    mb_block_i/GameIP_0/inst/Timer/seconds_reg[3]_i_1_n_0
    SLICE_X1Y66          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    96.280 r  mb_block_i/GameIP_0/inst/Timer/seconds_reg[7]_i_1/O[1]
                         net (fo=1, routed)           0.000    96.280    mb_block_i/GameIP_0/inst/Timer/seconds_reg[7]_i_1_n_6
    SLICE_X1Y66          FDRE                                         r  mb_block_i/GameIP_0/inst/Timer/seconds_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                    100.000   100.000 r  
    N15                                               0.000   100.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000   100.000    mb_block_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370   101.370 r  mb_block_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.532    mb_block_i/clk_wiz_1/inst/clk_in1_microblaze_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    95.311 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    96.898    mb_block_i/clk_wiz_1/inst/clk_out1_microblaze_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    96.989 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2937, routed)        1.457    98.446    mb_block_i/GameIP_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.129    95.317 r  mb_block_i/GameIP_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    96.898    mb_block_i/GameIP_0/inst/clk_wiz/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091    96.989 r  mb_block_i/GameIP_0/inst/clk_wiz/inst/clkout3_buf/O
                         net (fo=38, routed)          1.502    98.490    mb_block_i/GameIP_0/inst/Timer/CLK
    SLICE_X1Y66          FDRE                                         r  mb_block_i/GameIP_0/inst/Timer/seconds_reg[5]/C
                         clock pessimism              0.482    98.973    
                         clock uncertainty           -0.253    98.720    
    SLICE_X1Y66          FDRE (Setup_fdre_C_D)        0.062    98.782    mb_block_i/GameIP_0/inst/Timer/seconds_reg[5]
  -------------------------------------------------------------------
                         required time                         98.782    
                         arrival time                         -96.280    
  -------------------------------------------------------------------
                         slack                                  2.502    

Slack (MET) :             2.523ns  (required time - arrival time)
  Source:                 mb_block_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_microblaze_clk_wiz_1_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_block_i/GameIP_0/inst/Timer/seconds_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_clk_wiz_0_1 rise@100.000ns - clk_out1_microblaze_clk_wiz_1_1_1 rise@90.000ns)
  Data Path Delay:        7.231ns  (logic 2.351ns (32.512%)  route 4.880ns (67.488%))
  Logic Levels:           7  (CARRY4=2 LUT3=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.510ns = ( 98.490 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.972ns = ( 89.028 - 90.000 ) 
    Clock Pessimism Removal (CPR):    0.482ns
  Clock Uncertainty:      0.253ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.216ns
    Phase Error              (PE):    0.139ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_microblaze_clk_wiz_1_1_1 rise edge)
                                                     90.000    90.000 r  
    N15                                               0.000    90.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    90.000    mb_block_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.440    91.440 r  mb_block_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    92.673    mb_block_i/clk_wiz_1/inst/clk_in1_microblaze_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    85.709 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    87.375    mb_block_i/clk_wiz_1/inst/clk_out1_microblaze_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    87.471 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2937, routed)        1.557    89.028    mb_block_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X50Y60         FDRE                                         r  mb_block_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y60         FDRE (Prop_fdre_C_Q)         0.478    89.506 r  mb_block_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=103, routed)         2.972    92.478    mb_block_i/GameIP_0/inst/Timer/axi_aresetn
    SLICE_X2Y67          LUT5 (Prop_lut5_I4_O)        0.325    92.803 r  mb_block_i/GameIP_0/inst/Timer/internal_clk[21]_i_8/O
                         net (fo=1, routed)           0.457    93.261    mb_block_i/GameIP_0/inst/Timer/internal_clk[21]_i_8_n_0
    SLICE_X2Y65          LUT6 (Prop_lut6_I5_O)        0.331    93.592 r  mb_block_i/GameIP_0/inst/Timer/internal_clk[21]_i_6/O
                         net (fo=1, routed)           0.282    93.874    mb_block_i/GameIP_0/inst/Timer/internal_clk[21]_i_6_n_0
    SLICE_X2Y65          LUT6 (Prop_lut6_I5_O)        0.124    93.998 r  mb_block_i/GameIP_0/inst/Timer/internal_clk[21]_i_3/O
                         net (fo=1, routed)           0.455    94.453    mb_block_i/GameIP_0/inst/Timer/internal_clk[21]_i_3_n_0
    SLICE_X2Y68          LUT6 (Prop_lut6_I2_O)        0.124    94.577 r  mb_block_i/GameIP_0/inst/Timer/internal_clk[21]_i_1/O
                         net (fo=23, routed)          0.714    95.290    mb_block_i/GameIP_0/inst/Timer/seconds1
    SLICE_X1Y65          LUT3 (Prop_lut3_I2_O)        0.124    95.414 r  mb_block_i/GameIP_0/inst/Timer/seconds[3]_i_6/O
                         net (fo=1, routed)           0.000    95.414    mb_block_i/GameIP_0/inst/Timer/seconds[3]_i_6_n_0
    SLICE_X1Y65          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    95.946 r  mb_block_i/GameIP_0/inst/Timer/seconds_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    95.946    mb_block_i/GameIP_0/inst/Timer/seconds_reg[3]_i_1_n_0
    SLICE_X1Y66          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    96.259 r  mb_block_i/GameIP_0/inst/Timer/seconds_reg[7]_i_1/O[3]
                         net (fo=1, routed)           0.000    96.259    mb_block_i/GameIP_0/inst/Timer/seconds_reg[7]_i_1_n_4
    SLICE_X1Y66          FDRE                                         r  mb_block_i/GameIP_0/inst/Timer/seconds_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                    100.000   100.000 r  
    N15                                               0.000   100.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000   100.000    mb_block_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370   101.370 r  mb_block_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.532    mb_block_i/clk_wiz_1/inst/clk_in1_microblaze_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    95.311 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    96.898    mb_block_i/clk_wiz_1/inst/clk_out1_microblaze_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    96.989 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2937, routed)        1.457    98.446    mb_block_i/GameIP_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.129    95.317 r  mb_block_i/GameIP_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    96.898    mb_block_i/GameIP_0/inst/clk_wiz/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091    96.989 r  mb_block_i/GameIP_0/inst/clk_wiz/inst/clkout3_buf/O
                         net (fo=38, routed)          1.502    98.490    mb_block_i/GameIP_0/inst/Timer/CLK
    SLICE_X1Y66          FDRE                                         r  mb_block_i/GameIP_0/inst/Timer/seconds_reg[7]/C
                         clock pessimism              0.482    98.973    
                         clock uncertainty           -0.253    98.720    
    SLICE_X1Y66          FDRE (Setup_fdre_C_D)        0.062    98.782    mb_block_i/GameIP_0/inst/Timer/seconds_reg[7]
  -------------------------------------------------------------------
                         required time                         98.782    
                         arrival time                         -96.259    
  -------------------------------------------------------------------
                         slack                                  2.523    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.830ns  (arrival time - required time)
  Source:                 mb_block_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_microblaze_clk_wiz_1_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_block_i/GameIP_0/inst/Timer/internal_clk_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0_1 rise@0.000ns - clk_out1_microblaze_clk_wiz_1_1_1 rise@0.000ns)
  Data Path Delay:        1.509ns  (logic 0.248ns (16.434%)  route 1.261ns (83.566%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.295ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.850ns
    Source Clock Delay      (SCD):    -0.637ns
    Clock Pessimism Removal (CPR):    -0.508ns
  Clock Uncertainty:      0.253ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.216ns
    Phase Error              (PE):    0.139ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_microblaze_clk_wiz_1_1_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    mb_block_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  mb_block_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.649    mb_block_i/clk_wiz_1/inst/clk_in1_microblaze_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.714 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.225    mb_block_i/clk_wiz_1/inst/clk_out1_microblaze_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.199 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2937, routed)        0.562    -0.637    mb_block_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X50Y60         FDRE                                         r  mb_block_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y60         FDRE (Prop_fdre_C_Q)         0.148    -0.489 r  mb_block_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=103, routed)         1.261     0.772    mb_block_i/GameIP_0/inst/Timer/axi_aresetn
    SLICE_X2Y66          LUT2 (Prop_lut2_I0_O)        0.100     0.872 r  mb_block_i/GameIP_0/inst/Timer/internal_clk[7]_i_1/O
                         net (fo=1, routed)           0.000     0.872    mb_block_i/GameIP_0/inst/Timer/internal_clk[7]
    SLICE_X2Y66          FDRE                                         r  mb_block_i/GameIP_0/inst/Timer/internal_clk_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    mb_block_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  mb_block_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.876    mb_block_i/clk_wiz_1/inst/clk_in1_microblaze_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.269 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.735    mb_block_i/clk_wiz_1/inst/clk_out1_microblaze_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2937, routed)        0.817    -0.890    mb_block_i/GameIP_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.375    -2.265 r  mb_block_i/GameIP_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.735    mb_block_i/GameIP_0/inst/clk_wiz/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  mb_block_i/GameIP_0/inst/clk_wiz/inst/clkout3_buf/O
                         net (fo=38, routed)          0.856    -0.850    mb_block_i/GameIP_0/inst/Timer/CLK
    SLICE_X2Y66          FDRE                                         r  mb_block_i/GameIP_0/inst/Timer/internal_clk_reg[7]/C
                         clock pessimism              0.508    -0.342    
                         clock uncertainty            0.253    -0.089    
    SLICE_X2Y66          FDRE (Hold_fdre_C_D)         0.131     0.042    mb_block_i/GameIP_0/inst/Timer/internal_clk_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.042    
                         arrival time                           0.872    
  -------------------------------------------------------------------
                         slack                                  0.830    

Slack (MET) :             0.831ns  (arrival time - required time)
  Source:                 mb_block_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_microblaze_clk_wiz_1_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_block_i/GameIP_0/inst/Timer/internal_clk_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0_1 rise@0.000ns - clk_out1_microblaze_clk_wiz_1_1_1 rise@0.000ns)
  Data Path Delay:        1.510ns  (logic 0.250ns (16.556%)  route 1.260ns (83.444%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.295ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.850ns
    Source Clock Delay      (SCD):    -0.637ns
    Clock Pessimism Removal (CPR):    -0.508ns
  Clock Uncertainty:      0.253ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.216ns
    Phase Error              (PE):    0.139ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_microblaze_clk_wiz_1_1_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    mb_block_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  mb_block_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.649    mb_block_i/clk_wiz_1/inst/clk_in1_microblaze_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.714 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.225    mb_block_i/clk_wiz_1/inst/clk_out1_microblaze_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.199 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2937, routed)        0.562    -0.637    mb_block_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X50Y60         FDRE                                         r  mb_block_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y60         FDRE (Prop_fdre_C_Q)         0.148    -0.489 r  mb_block_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=103, routed)         1.260     0.771    mb_block_i/GameIP_0/inst/Timer/axi_aresetn
    SLICE_X2Y66          LUT2 (Prop_lut2_I0_O)        0.102     0.873 r  mb_block_i/GameIP_0/inst/Timer/internal_clk[9]_i_1/O
                         net (fo=1, routed)           0.000     0.873    mb_block_i/GameIP_0/inst/Timer/internal_clk[9]
    SLICE_X2Y66          FDRE                                         r  mb_block_i/GameIP_0/inst/Timer/internal_clk_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    mb_block_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  mb_block_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.876    mb_block_i/clk_wiz_1/inst/clk_in1_microblaze_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.269 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.735    mb_block_i/clk_wiz_1/inst/clk_out1_microblaze_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2937, routed)        0.817    -0.890    mb_block_i/GameIP_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.375    -2.265 r  mb_block_i/GameIP_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.735    mb_block_i/GameIP_0/inst/clk_wiz/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  mb_block_i/GameIP_0/inst/clk_wiz/inst/clkout3_buf/O
                         net (fo=38, routed)          0.856    -0.850    mb_block_i/GameIP_0/inst/Timer/CLK
    SLICE_X2Y66          FDRE                                         r  mb_block_i/GameIP_0/inst/Timer/internal_clk_reg[9]/C
                         clock pessimism              0.508    -0.342    
                         clock uncertainty            0.253    -0.089    
    SLICE_X2Y66          FDRE (Hold_fdre_C_D)         0.131     0.042    mb_block_i/GameIP_0/inst/Timer/internal_clk_reg[9]
  -------------------------------------------------------------------
                         required time                         -0.042    
                         arrival time                           0.873    
  -------------------------------------------------------------------
                         slack                                  0.831    

Slack (MET) :             0.837ns  (arrival time - required time)
  Source:                 mb_block_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_microblaze_clk_wiz_1_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_block_i/GameIP_0/inst/Timer/internal_clk_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0_1 rise@0.000ns - clk_out1_microblaze_clk_wiz_1_1_1 rise@0.000ns)
  Data Path Delay:        1.506ns  (logic 0.246ns (16.334%)  route 1.260ns (83.666%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.295ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.850ns
    Source Clock Delay      (SCD):    -0.637ns
    Clock Pessimism Removal (CPR):    -0.508ns
  Clock Uncertainty:      0.253ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.216ns
    Phase Error              (PE):    0.139ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_microblaze_clk_wiz_1_1_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    mb_block_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  mb_block_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.649    mb_block_i/clk_wiz_1/inst/clk_in1_microblaze_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.714 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.225    mb_block_i/clk_wiz_1/inst/clk_out1_microblaze_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.199 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2937, routed)        0.562    -0.637    mb_block_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X50Y60         FDRE                                         r  mb_block_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y60         FDRE (Prop_fdre_C_Q)         0.148    -0.489 r  mb_block_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=103, routed)         1.260     0.771    mb_block_i/GameIP_0/inst/Timer/axi_aresetn
    SLICE_X2Y66          LUT2 (Prop_lut2_I0_O)        0.098     0.869 r  mb_block_i/GameIP_0/inst/Timer/internal_clk[8]_i_1/O
                         net (fo=1, routed)           0.000     0.869    mb_block_i/GameIP_0/inst/Timer/internal_clk[8]
    SLICE_X2Y66          FDRE                                         r  mb_block_i/GameIP_0/inst/Timer/internal_clk_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    mb_block_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  mb_block_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.876    mb_block_i/clk_wiz_1/inst/clk_in1_microblaze_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.269 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.735    mb_block_i/clk_wiz_1/inst/clk_out1_microblaze_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2937, routed)        0.817    -0.890    mb_block_i/GameIP_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.375    -2.265 r  mb_block_i/GameIP_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.735    mb_block_i/GameIP_0/inst/clk_wiz/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  mb_block_i/GameIP_0/inst/clk_wiz/inst/clkout3_buf/O
                         net (fo=38, routed)          0.856    -0.850    mb_block_i/GameIP_0/inst/Timer/CLK
    SLICE_X2Y66          FDRE                                         r  mb_block_i/GameIP_0/inst/Timer/internal_clk_reg[8]/C
                         clock pessimism              0.508    -0.342    
                         clock uncertainty            0.253    -0.089    
    SLICE_X2Y66          FDRE (Hold_fdre_C_D)         0.121     0.032    mb_block_i/GameIP_0/inst/Timer/internal_clk_reg[8]
  -------------------------------------------------------------------
                         required time                         -0.032    
                         arrival time                           0.869    
  -------------------------------------------------------------------
                         slack                                  0.837    

Slack (MET) :             0.838ns  (arrival time - required time)
  Source:                 mb_block_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_microblaze_clk_wiz_1_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_block_i/GameIP_0/inst/Timer/internal_clk_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0_1 rise@0.000ns - clk_out1_microblaze_clk_wiz_1_1_1 rise@0.000ns)
  Data Path Delay:        1.507ns  (logic 0.246ns (16.323%)  route 1.261ns (83.677%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.295ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.850ns
    Source Clock Delay      (SCD):    -0.637ns
    Clock Pessimism Removal (CPR):    -0.508ns
  Clock Uncertainty:      0.253ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.216ns
    Phase Error              (PE):    0.139ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_microblaze_clk_wiz_1_1_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    mb_block_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  mb_block_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.649    mb_block_i/clk_wiz_1/inst/clk_in1_microblaze_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.714 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.225    mb_block_i/clk_wiz_1/inst/clk_out1_microblaze_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.199 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2937, routed)        0.562    -0.637    mb_block_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X50Y60         FDRE                                         r  mb_block_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y60         FDRE (Prop_fdre_C_Q)         0.148    -0.489 r  mb_block_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=103, routed)         1.261     0.772    mb_block_i/GameIP_0/inst/Timer/axi_aresetn
    SLICE_X2Y66          LUT2 (Prop_lut2_I0_O)        0.098     0.870 r  mb_block_i/GameIP_0/inst/Timer/internal_clk[6]_i_1/O
                         net (fo=1, routed)           0.000     0.870    mb_block_i/GameIP_0/inst/Timer/internal_clk[6]
    SLICE_X2Y66          FDRE                                         r  mb_block_i/GameIP_0/inst/Timer/internal_clk_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    mb_block_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  mb_block_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.876    mb_block_i/clk_wiz_1/inst/clk_in1_microblaze_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.269 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.735    mb_block_i/clk_wiz_1/inst/clk_out1_microblaze_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2937, routed)        0.817    -0.890    mb_block_i/GameIP_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.375    -2.265 r  mb_block_i/GameIP_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.735    mb_block_i/GameIP_0/inst/clk_wiz/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  mb_block_i/GameIP_0/inst/clk_wiz/inst/clkout3_buf/O
                         net (fo=38, routed)          0.856    -0.850    mb_block_i/GameIP_0/inst/Timer/CLK
    SLICE_X2Y66          FDRE                                         r  mb_block_i/GameIP_0/inst/Timer/internal_clk_reg[6]/C
                         clock pessimism              0.508    -0.342    
                         clock uncertainty            0.253    -0.089    
    SLICE_X2Y66          FDRE (Hold_fdre_C_D)         0.121     0.032    mb_block_i/GameIP_0/inst/Timer/internal_clk_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.032    
                         arrival time                           0.870    
  -------------------------------------------------------------------
                         slack                                  0.838    

Slack (MET) :             0.915ns  (arrival time - required time)
  Source:                 mb_block_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_microblaze_clk_wiz_1_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_block_i/GameIP_0/inst/Timer/internal_clk_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0_1 rise@0.000ns - clk_out1_microblaze_clk_wiz_1_1_1 rise@0.000ns)
  Data Path Delay:        1.593ns  (logic 0.249ns (15.634%)  route 1.344ns (84.366%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.294ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.851ns
    Source Clock Delay      (SCD):    -0.637ns
    Clock Pessimism Removal (CPR):    -0.508ns
  Clock Uncertainty:      0.253ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.216ns
    Phase Error              (PE):    0.139ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_microblaze_clk_wiz_1_1_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    mb_block_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  mb_block_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.649    mb_block_i/clk_wiz_1/inst/clk_in1_microblaze_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.714 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.225    mb_block_i/clk_wiz_1/inst/clk_out1_microblaze_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.199 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2937, routed)        0.562    -0.637    mb_block_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X50Y60         FDRE                                         r  mb_block_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y60         FDRE (Prop_fdre_C_Q)         0.148    -0.489 r  mb_block_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=103, routed)         1.344     0.855    mb_block_i/GameIP_0/inst/Timer/axi_aresetn
    SLICE_X2Y67          LUT2 (Prop_lut2_I0_O)        0.101     0.956 r  mb_block_i/GameIP_0/inst/Timer/internal_clk[11]_i_1/O
                         net (fo=1, routed)           0.000     0.956    mb_block_i/GameIP_0/inst/Timer/internal_clk[11]
    SLICE_X2Y67          FDRE                                         r  mb_block_i/GameIP_0/inst/Timer/internal_clk_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    mb_block_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  mb_block_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.876    mb_block_i/clk_wiz_1/inst/clk_in1_microblaze_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.269 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.735    mb_block_i/clk_wiz_1/inst/clk_out1_microblaze_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2937, routed)        0.817    -0.890    mb_block_i/GameIP_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.375    -2.265 r  mb_block_i/GameIP_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.735    mb_block_i/GameIP_0/inst/clk_wiz/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  mb_block_i/GameIP_0/inst/clk_wiz/inst/clkout3_buf/O
                         net (fo=38, routed)          0.855    -0.851    mb_block_i/GameIP_0/inst/Timer/CLK
    SLICE_X2Y67          FDRE                                         r  mb_block_i/GameIP_0/inst/Timer/internal_clk_reg[11]/C
                         clock pessimism              0.508    -0.343    
                         clock uncertainty            0.253    -0.090    
    SLICE_X2Y67          FDRE (Hold_fdre_C_D)         0.131     0.041    mb_block_i/GameIP_0/inst/Timer/internal_clk_reg[11]
  -------------------------------------------------------------------
                         required time                         -0.041    
                         arrival time                           0.956    
  -------------------------------------------------------------------
                         slack                                  0.915    

Slack (MET) :             0.919ns  (arrival time - required time)
  Source:                 mb_block_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_microblaze_clk_wiz_1_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_block_i/GameIP_0/inst/Timer/internal_clk_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0_1 rise@0.000ns - clk_out1_microblaze_clk_wiz_1_1_1 rise@0.000ns)
  Data Path Delay:        1.597ns  (logic 0.249ns (15.595%)  route 1.348ns (84.405%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.294ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.851ns
    Source Clock Delay      (SCD):    -0.637ns
    Clock Pessimism Removal (CPR):    -0.508ns
  Clock Uncertainty:      0.253ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.216ns
    Phase Error              (PE):    0.139ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_microblaze_clk_wiz_1_1_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    mb_block_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  mb_block_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.649    mb_block_i/clk_wiz_1/inst/clk_in1_microblaze_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.714 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.225    mb_block_i/clk_wiz_1/inst/clk_out1_microblaze_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.199 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2937, routed)        0.562    -0.637    mb_block_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X50Y60         FDRE                                         r  mb_block_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y60         FDRE (Prop_fdre_C_Q)         0.148    -0.489 r  mb_block_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=103, routed)         1.348     0.859    mb_block_i/GameIP_0/inst/Timer/axi_aresetn
    SLICE_X2Y67          LUT2 (Prop_lut2_I0_O)        0.101     0.960 r  mb_block_i/GameIP_0/inst/Timer/internal_clk[14]_i_1/O
                         net (fo=1, routed)           0.000     0.960    mb_block_i/GameIP_0/inst/Timer/internal_clk[14]
    SLICE_X2Y67          FDRE                                         r  mb_block_i/GameIP_0/inst/Timer/internal_clk_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    mb_block_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  mb_block_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.876    mb_block_i/clk_wiz_1/inst/clk_in1_microblaze_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.269 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.735    mb_block_i/clk_wiz_1/inst/clk_out1_microblaze_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2937, routed)        0.817    -0.890    mb_block_i/GameIP_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.375    -2.265 r  mb_block_i/GameIP_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.735    mb_block_i/GameIP_0/inst/clk_wiz/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  mb_block_i/GameIP_0/inst/clk_wiz/inst/clkout3_buf/O
                         net (fo=38, routed)          0.855    -0.851    mb_block_i/GameIP_0/inst/Timer/CLK
    SLICE_X2Y67          FDRE                                         r  mb_block_i/GameIP_0/inst/Timer/internal_clk_reg[14]/C
                         clock pessimism              0.508    -0.343    
                         clock uncertainty            0.253    -0.090    
    SLICE_X2Y67          FDRE (Hold_fdre_C_D)         0.131     0.041    mb_block_i/GameIP_0/inst/Timer/internal_clk_reg[14]
  -------------------------------------------------------------------
                         required time                         -0.041    
                         arrival time                           0.960    
  -------------------------------------------------------------------
                         slack                                  0.919    

Slack (MET) :             0.923ns  (arrival time - required time)
  Source:                 mb_block_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_microblaze_clk_wiz_1_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_block_i/GameIP_0/inst/Timer/internal_clk_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0_1 rise@0.000ns - clk_out1_microblaze_clk_wiz_1_1_1 rise@0.000ns)
  Data Path Delay:        1.590ns  (logic 0.246ns (15.475%)  route 1.344ns (84.525%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.294ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.851ns
    Source Clock Delay      (SCD):    -0.637ns
    Clock Pessimism Removal (CPR):    -0.508ns
  Clock Uncertainty:      0.253ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.216ns
    Phase Error              (PE):    0.139ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_microblaze_clk_wiz_1_1_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    mb_block_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  mb_block_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.649    mb_block_i/clk_wiz_1/inst/clk_in1_microblaze_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.714 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.225    mb_block_i/clk_wiz_1/inst/clk_out1_microblaze_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.199 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2937, routed)        0.562    -0.637    mb_block_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X50Y60         FDRE                                         r  mb_block_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y60         FDRE (Prop_fdre_C_Q)         0.148    -0.489 r  mb_block_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=103, routed)         1.344     0.855    mb_block_i/GameIP_0/inst/Timer/axi_aresetn
    SLICE_X2Y67          LUT2 (Prop_lut2_I0_O)        0.098     0.953 r  mb_block_i/GameIP_0/inst/Timer/internal_clk[10]_i_1/O
                         net (fo=1, routed)           0.000     0.953    mb_block_i/GameIP_0/inst/Timer/internal_clk[10]
    SLICE_X2Y67          FDRE                                         r  mb_block_i/GameIP_0/inst/Timer/internal_clk_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    mb_block_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  mb_block_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.876    mb_block_i/clk_wiz_1/inst/clk_in1_microblaze_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.269 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.735    mb_block_i/clk_wiz_1/inst/clk_out1_microblaze_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2937, routed)        0.817    -0.890    mb_block_i/GameIP_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.375    -2.265 r  mb_block_i/GameIP_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.735    mb_block_i/GameIP_0/inst/clk_wiz/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  mb_block_i/GameIP_0/inst/clk_wiz/inst/clkout3_buf/O
                         net (fo=38, routed)          0.855    -0.851    mb_block_i/GameIP_0/inst/Timer/CLK
    SLICE_X2Y67          FDRE                                         r  mb_block_i/GameIP_0/inst/Timer/internal_clk_reg[10]/C
                         clock pessimism              0.508    -0.343    
                         clock uncertainty            0.253    -0.090    
    SLICE_X2Y67          FDRE (Hold_fdre_C_D)         0.120     0.030    mb_block_i/GameIP_0/inst/Timer/internal_clk_reg[10]
  -------------------------------------------------------------------
                         required time                         -0.030    
                         arrival time                           0.953    
  -------------------------------------------------------------------
                         slack                                  0.923    

Slack (MET) :             0.926ns  (arrival time - required time)
  Source:                 mb_block_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_microblaze_clk_wiz_1_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_block_i/GameIP_0/inst/Timer/internal_clk_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0_1 rise@0.000ns - clk_out1_microblaze_clk_wiz_1_1_1 rise@0.000ns)
  Data Path Delay:        1.594ns  (logic 0.246ns (15.436%)  route 1.348ns (84.564%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.294ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.851ns
    Source Clock Delay      (SCD):    -0.637ns
    Clock Pessimism Removal (CPR):    -0.508ns
  Clock Uncertainty:      0.253ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.216ns
    Phase Error              (PE):    0.139ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_microblaze_clk_wiz_1_1_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    mb_block_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  mb_block_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.649    mb_block_i/clk_wiz_1/inst/clk_in1_microblaze_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.714 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.225    mb_block_i/clk_wiz_1/inst/clk_out1_microblaze_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.199 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2937, routed)        0.562    -0.637    mb_block_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X50Y60         FDRE                                         r  mb_block_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y60         FDRE (Prop_fdre_C_Q)         0.148    -0.489 r  mb_block_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=103, routed)         1.348     0.859    mb_block_i/GameIP_0/inst/Timer/axi_aresetn
    SLICE_X2Y67          LUT2 (Prop_lut2_I0_O)        0.098     0.957 r  mb_block_i/GameIP_0/inst/Timer/internal_clk[12]_i_1/O
                         net (fo=1, routed)           0.000     0.957    mb_block_i/GameIP_0/inst/Timer/internal_clk[12]
    SLICE_X2Y67          FDRE                                         r  mb_block_i/GameIP_0/inst/Timer/internal_clk_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    mb_block_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  mb_block_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.876    mb_block_i/clk_wiz_1/inst/clk_in1_microblaze_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.269 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.735    mb_block_i/clk_wiz_1/inst/clk_out1_microblaze_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2937, routed)        0.817    -0.890    mb_block_i/GameIP_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.375    -2.265 r  mb_block_i/GameIP_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.735    mb_block_i/GameIP_0/inst/clk_wiz/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  mb_block_i/GameIP_0/inst/clk_wiz/inst/clkout3_buf/O
                         net (fo=38, routed)          0.855    -0.851    mb_block_i/GameIP_0/inst/Timer/CLK
    SLICE_X2Y67          FDRE                                         r  mb_block_i/GameIP_0/inst/Timer/internal_clk_reg[12]/C
                         clock pessimism              0.508    -0.343    
                         clock uncertainty            0.253    -0.090    
    SLICE_X2Y67          FDRE (Hold_fdre_C_D)         0.121     0.031    mb_block_i/GameIP_0/inst/Timer/internal_clk_reg[12]
  -------------------------------------------------------------------
                         required time                         -0.031    
                         arrival time                           0.957    
  -------------------------------------------------------------------
                         slack                                  0.926    

Slack (MET) :             1.016ns  (arrival time - required time)
  Source:                 mb_block_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_microblaze_clk_wiz_1_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_block_i/GameIP_0/inst/Timer/seconds_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0_1 rise@0.000ns - clk_out1_microblaze_clk_wiz_1_1_1 rise@0.000ns)
  Data Path Delay:        1.667ns  (logic 0.312ns (18.716%)  route 1.355ns (81.284%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.293ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.852ns
    Source Clock Delay      (SCD):    -0.637ns
    Clock Pessimism Removal (CPR):    -0.508ns
  Clock Uncertainty:      0.253ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.216ns
    Phase Error              (PE):    0.139ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_microblaze_clk_wiz_1_1_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    mb_block_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  mb_block_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.649    mb_block_i/clk_wiz_1/inst/clk_in1_microblaze_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.714 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.225    mb_block_i/clk_wiz_1/inst/clk_out1_microblaze_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.199 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2937, routed)        0.562    -0.637    mb_block_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X50Y60         FDRE                                         r  mb_block_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y60         FDRE (Prop_fdre_C_Q)         0.148    -0.489 r  mb_block_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=103, routed)         1.355     0.866    mb_block_i/GameIP_0/inst/Timer/axi_aresetn
    SLICE_X1Y68          LUT2 (Prop_lut2_I0_O)        0.098     0.964 r  mb_block_i/GameIP_0/inst/Timer/seconds[15]_i_3/O
                         net (fo=1, routed)           0.000     0.964    mb_block_i/GameIP_0/inst/Timer/seconds[15]_i_3_n_0
    SLICE_X1Y68          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.066     1.030 r  mb_block_i/GameIP_0/inst/Timer/seconds_reg[15]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.030    mb_block_i/GameIP_0/inst/Timer/seconds_reg[15]_i_1_n_5
    SLICE_X1Y68          FDRE                                         r  mb_block_i/GameIP_0/inst/Timer/seconds_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    mb_block_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  mb_block_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.876    mb_block_i/clk_wiz_1/inst/clk_in1_microblaze_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.269 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.735    mb_block_i/clk_wiz_1/inst/clk_out1_microblaze_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2937, routed)        0.817    -0.890    mb_block_i/GameIP_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.375    -2.265 r  mb_block_i/GameIP_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.735    mb_block_i/GameIP_0/inst/clk_wiz/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  mb_block_i/GameIP_0/inst/clk_wiz/inst/clkout3_buf/O
                         net (fo=38, routed)          0.854    -0.852    mb_block_i/GameIP_0/inst/Timer/CLK
    SLICE_X1Y68          FDRE                                         r  mb_block_i/GameIP_0/inst/Timer/seconds_reg[14]/C
                         clock pessimism              0.508    -0.344    
                         clock uncertainty            0.253    -0.091    
    SLICE_X1Y68          FDRE (Hold_fdre_C_D)         0.105     0.014    mb_block_i/GameIP_0/inst/Timer/seconds_reg[14]
  -------------------------------------------------------------------
                         required time                         -0.014    
                         arrival time                           1.030    
  -------------------------------------------------------------------
                         slack                                  1.016    

Slack (MET) :             1.038ns  (arrival time - required time)
  Source:                 mb_block_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_microblaze_clk_wiz_1_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_block_i/GameIP_0/inst/Timer/seconds_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0_1 rise@0.000ns - clk_out1_microblaze_clk_wiz_1_1_1 rise@0.000ns)
  Data Path Delay:        1.689ns  (logic 0.311ns (18.413%)  route 1.378ns (81.587%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.293ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.852ns
    Source Clock Delay      (SCD):    -0.637ns
    Clock Pessimism Removal (CPR):    -0.508ns
  Clock Uncertainty:      0.253ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.216ns
    Phase Error              (PE):    0.139ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_microblaze_clk_wiz_1_1_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    mb_block_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  mb_block_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.649    mb_block_i/clk_wiz_1/inst/clk_in1_microblaze_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.714 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.225    mb_block_i/clk_wiz_1/inst/clk_out1_microblaze_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.199 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2937, routed)        0.562    -0.637    mb_block_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X50Y60         FDRE                                         r  mb_block_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y60         FDRE (Prop_fdre_C_Q)         0.148    -0.489 r  mb_block_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=103, routed)         1.378     0.889    mb_block_i/GameIP_0/inst/Timer/axi_aresetn
    SLICE_X1Y68          LUT2 (Prop_lut2_I0_O)        0.098     0.987 r  mb_block_i/GameIP_0/inst/Timer/seconds[15]_i_4/O
                         net (fo=1, routed)           0.000     0.987    mb_block_i/GameIP_0/inst/Timer/seconds[15]_i_4_n_0
    SLICE_X1Y68          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.065     1.052 r  mb_block_i/GameIP_0/inst/Timer/seconds_reg[15]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.052    mb_block_i/GameIP_0/inst/Timer/seconds_reg[15]_i_1_n_6
    SLICE_X1Y68          FDRE                                         r  mb_block_i/GameIP_0/inst/Timer/seconds_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    mb_block_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  mb_block_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.876    mb_block_i/clk_wiz_1/inst/clk_in1_microblaze_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.269 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.735    mb_block_i/clk_wiz_1/inst/clk_out1_microblaze_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2937, routed)        0.817    -0.890    mb_block_i/GameIP_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.375    -2.265 r  mb_block_i/GameIP_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.735    mb_block_i/GameIP_0/inst/clk_wiz/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  mb_block_i/GameIP_0/inst/clk_wiz/inst/clkout3_buf/O
                         net (fo=38, routed)          0.854    -0.852    mb_block_i/GameIP_0/inst/Timer/CLK
    SLICE_X1Y68          FDRE                                         r  mb_block_i/GameIP_0/inst/Timer/seconds_reg[13]/C
                         clock pessimism              0.508    -0.344    
                         clock uncertainty            0.253    -0.091    
    SLICE_X1Y68          FDRE (Hold_fdre_C_D)         0.105     0.014    mb_block_i/GameIP_0/inst/Timer/seconds_reg[13]
  -------------------------------------------------------------------
                         required time                         -0.014    
                         arrival time                           1.052    
  -------------------------------------------------------------------
                         slack                                  1.038    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_microblaze_clk_wiz_1_1_1
  To Clock:  clk_out1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        1.694ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        2.270ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.694ns  (required time - arrival time)
  Source:                 mb_block_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_microblaze_clk_wiz_1_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/encr/dout_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_microblaze_clk_wiz_1_1_1 rise@30.000ns)
  Data Path Delay:        7.611ns  (logic 0.774ns (10.170%)  route 6.837ns (89.830%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.509ns = ( 38.491 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.972ns = ( 29.028 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.482ns
  Clock Uncertainty:      0.236ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.180ns
    Phase Error              (PE):    0.139ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_microblaze_clk_wiz_1_1_1 rise edge)
                                                     30.000    30.000 r  
    N15                                               0.000    30.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    30.000    mb_block_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.440    31.440 r  mb_block_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    32.673    mb_block_i/clk_wiz_1/inst/clk_in1_microblaze_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    25.709 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    27.375    mb_block_i/clk_wiz_1/inst/clk_out1_microblaze_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    27.471 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2937, routed)        1.557    29.028    mb_block_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X50Y60         FDRE                                         r  mb_block_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y60         FDRE (Prop_fdre_C_Q)         0.478    29.506 r  mb_block_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=103, routed)         4.901    34.407    mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/encr/lopt
    SLICE_X9Y15          LUT2 (Prop_lut2_I0_O)        0.296    34.703 f  mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/encr/oserdes_m_i_1/O
                         net (fo=50, routed)          1.935    36.639    mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/encr/AR[0]
    SLICE_X4Y26          FDCE                                         f  mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/encr/dout_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    N15                                               0.000    40.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    40.000    mb_block_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370    41.370 r  mb_block_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.532    mb_block_i/clk_wiz_1/inst/clk_in1_microblaze_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    35.311 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    36.898    mb_block_i/clk_wiz_1/inst/clk_out1_microblaze_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.989 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2937, routed)        1.457    38.446    mb_block_i/GameIP_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    35.317 r  mb_block_i/GameIP_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.898    mb_block_i/GameIP_0/inst/clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    36.989 r  mb_block_i/GameIP_0/inst/clk_wiz/inst/clkout1_buf/O
                         net (fo=146, routed)         1.502    38.491    mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/encr/pix_clk
    SLICE_X4Y26          FDCE                                         r  mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/encr/dout_reg[1]/C
                         clock pessimism              0.482    38.973    
                         clock uncertainty           -0.236    38.737    
    SLICE_X4Y26          FDCE (Recov_fdce_C_CLR)     -0.405    38.332    mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/encr/dout_reg[1]
  -------------------------------------------------------------------
                         required time                         38.332    
                         arrival time                         -36.639    
  -------------------------------------------------------------------
                         slack                                  1.694    

Slack (MET) :             1.694ns  (required time - arrival time)
  Source:                 mb_block_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_microblaze_clk_wiz_1_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/encr/dout_reg[5]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_microblaze_clk_wiz_1_1_1 rise@30.000ns)
  Data Path Delay:        7.611ns  (logic 0.774ns (10.170%)  route 6.837ns (89.830%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.509ns = ( 38.491 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.972ns = ( 29.028 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.482ns
  Clock Uncertainty:      0.236ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.180ns
    Phase Error              (PE):    0.139ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_microblaze_clk_wiz_1_1_1 rise edge)
                                                     30.000    30.000 r  
    N15                                               0.000    30.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    30.000    mb_block_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.440    31.440 r  mb_block_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    32.673    mb_block_i/clk_wiz_1/inst/clk_in1_microblaze_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    25.709 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    27.375    mb_block_i/clk_wiz_1/inst/clk_out1_microblaze_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    27.471 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2937, routed)        1.557    29.028    mb_block_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X50Y60         FDRE                                         r  mb_block_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y60         FDRE (Prop_fdre_C_Q)         0.478    29.506 r  mb_block_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=103, routed)         4.901    34.407    mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/encr/lopt
    SLICE_X9Y15          LUT2 (Prop_lut2_I0_O)        0.296    34.703 f  mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/encr/oserdes_m_i_1/O
                         net (fo=50, routed)          1.935    36.639    mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/encr/AR[0]
    SLICE_X4Y26          FDCE                                         f  mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/encr/dout_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    N15                                               0.000    40.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    40.000    mb_block_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370    41.370 r  mb_block_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.532    mb_block_i/clk_wiz_1/inst/clk_in1_microblaze_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    35.311 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    36.898    mb_block_i/clk_wiz_1/inst/clk_out1_microblaze_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.989 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2937, routed)        1.457    38.446    mb_block_i/GameIP_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    35.317 r  mb_block_i/GameIP_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.898    mb_block_i/GameIP_0/inst/clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    36.989 r  mb_block_i/GameIP_0/inst/clk_wiz/inst/clkout1_buf/O
                         net (fo=146, routed)         1.502    38.491    mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/encr/pix_clk
    SLICE_X4Y26          FDCE                                         r  mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/encr/dout_reg[5]/C
                         clock pessimism              0.482    38.973    
                         clock uncertainty           -0.236    38.737    
    SLICE_X4Y26          FDCE (Recov_fdce_C_CLR)     -0.405    38.332    mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/encr/dout_reg[5]
  -------------------------------------------------------------------
                         required time                         38.332    
                         arrival time                         -36.639    
  -------------------------------------------------------------------
                         slack                                  1.694    

Slack (MET) :             1.769ns  (required time - arrival time)
  Source:                 mb_block_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_microblaze_clk_wiz_1_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/encr/dout_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_microblaze_clk_wiz_1_1_1 rise@30.000ns)
  Data Path Delay:        7.535ns  (logic 0.774ns (10.272%)  route 6.761ns (89.728%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.509ns = ( 38.491 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.972ns = ( 29.028 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.482ns
  Clock Uncertainty:      0.236ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.180ns
    Phase Error              (PE):    0.139ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_microblaze_clk_wiz_1_1_1 rise edge)
                                                     30.000    30.000 r  
    N15                                               0.000    30.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    30.000    mb_block_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.440    31.440 r  mb_block_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    32.673    mb_block_i/clk_wiz_1/inst/clk_in1_microblaze_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    25.709 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    27.375    mb_block_i/clk_wiz_1/inst/clk_out1_microblaze_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    27.471 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2937, routed)        1.557    29.028    mb_block_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X50Y60         FDRE                                         r  mb_block_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y60         FDRE (Prop_fdre_C_Q)         0.478    29.506 r  mb_block_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=103, routed)         4.901    34.407    mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/encr/lopt
    SLICE_X9Y15          LUT2 (Prop_lut2_I0_O)        0.296    34.703 f  mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/encr/oserdes_m_i_1/O
                         net (fo=50, routed)          1.860    36.563    mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/encr/AR[0]
    SLICE_X0Y24          FDCE                                         f  mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/encr/dout_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    N15                                               0.000    40.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    40.000    mb_block_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370    41.370 r  mb_block_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.532    mb_block_i/clk_wiz_1/inst/clk_in1_microblaze_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    35.311 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    36.898    mb_block_i/clk_wiz_1/inst/clk_out1_microblaze_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.989 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2937, routed)        1.457    38.446    mb_block_i/GameIP_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    35.317 r  mb_block_i/GameIP_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.898    mb_block_i/GameIP_0/inst/clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    36.989 r  mb_block_i/GameIP_0/inst/clk_wiz/inst/clkout1_buf/O
                         net (fo=146, routed)         1.502    38.491    mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/encr/pix_clk
    SLICE_X0Y24          FDCE                                         r  mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/encr/dout_reg[0]/C
                         clock pessimism              0.482    38.973    
                         clock uncertainty           -0.236    38.737    
    SLICE_X0Y24          FDCE (Recov_fdce_C_CLR)     -0.405    38.332    mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/encr/dout_reg[0]
  -------------------------------------------------------------------
                         required time                         38.332    
                         arrival time                         -36.563    
  -------------------------------------------------------------------
                         slack                                  1.769    

Slack (MET) :             1.769ns  (required time - arrival time)
  Source:                 mb_block_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_microblaze_clk_wiz_1_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/encr/dout_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_microblaze_clk_wiz_1_1_1 rise@30.000ns)
  Data Path Delay:        7.535ns  (logic 0.774ns (10.272%)  route 6.761ns (89.728%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.509ns = ( 38.491 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.972ns = ( 29.028 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.482ns
  Clock Uncertainty:      0.236ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.180ns
    Phase Error              (PE):    0.139ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_microblaze_clk_wiz_1_1_1 rise edge)
                                                     30.000    30.000 r  
    N15                                               0.000    30.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    30.000    mb_block_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.440    31.440 r  mb_block_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    32.673    mb_block_i/clk_wiz_1/inst/clk_in1_microblaze_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    25.709 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    27.375    mb_block_i/clk_wiz_1/inst/clk_out1_microblaze_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    27.471 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2937, routed)        1.557    29.028    mb_block_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X50Y60         FDRE                                         r  mb_block_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y60         FDRE (Prop_fdre_C_Q)         0.478    29.506 r  mb_block_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=103, routed)         4.901    34.407    mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/encr/lopt
    SLICE_X9Y15          LUT2 (Prop_lut2_I0_O)        0.296    34.703 f  mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/encr/oserdes_m_i_1/O
                         net (fo=50, routed)          1.860    36.563    mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/encr/AR[0]
    SLICE_X0Y24          FDCE                                         f  mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/encr/dout_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    N15                                               0.000    40.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    40.000    mb_block_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370    41.370 r  mb_block_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.532    mb_block_i/clk_wiz_1/inst/clk_in1_microblaze_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    35.311 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    36.898    mb_block_i/clk_wiz_1/inst/clk_out1_microblaze_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.989 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2937, routed)        1.457    38.446    mb_block_i/GameIP_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    35.317 r  mb_block_i/GameIP_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.898    mb_block_i/GameIP_0/inst/clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    36.989 r  mb_block_i/GameIP_0/inst/clk_wiz/inst/clkout1_buf/O
                         net (fo=146, routed)         1.502    38.491    mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/encr/pix_clk
    SLICE_X0Y24          FDCE                                         r  mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/encr/dout_reg[2]/C
                         clock pessimism              0.482    38.973    
                         clock uncertainty           -0.236    38.737    
    SLICE_X0Y24          FDCE (Recov_fdce_C_CLR)     -0.405    38.332    mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/encr/dout_reg[2]
  -------------------------------------------------------------------
                         required time                         38.332    
                         arrival time                         -36.563    
  -------------------------------------------------------------------
                         slack                                  1.769    

Slack (MET) :             1.769ns  (required time - arrival time)
  Source:                 mb_block_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_microblaze_clk_wiz_1_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/encr/dout_reg[4]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_microblaze_clk_wiz_1_1_1 rise@30.000ns)
  Data Path Delay:        7.535ns  (logic 0.774ns (10.272%)  route 6.761ns (89.728%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.509ns = ( 38.491 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.972ns = ( 29.028 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.482ns
  Clock Uncertainty:      0.236ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.180ns
    Phase Error              (PE):    0.139ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_microblaze_clk_wiz_1_1_1 rise edge)
                                                     30.000    30.000 r  
    N15                                               0.000    30.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    30.000    mb_block_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.440    31.440 r  mb_block_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    32.673    mb_block_i/clk_wiz_1/inst/clk_in1_microblaze_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    25.709 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    27.375    mb_block_i/clk_wiz_1/inst/clk_out1_microblaze_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    27.471 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2937, routed)        1.557    29.028    mb_block_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X50Y60         FDRE                                         r  mb_block_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y60         FDRE (Prop_fdre_C_Q)         0.478    29.506 r  mb_block_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=103, routed)         4.901    34.407    mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/encr/lopt
    SLICE_X9Y15          LUT2 (Prop_lut2_I0_O)        0.296    34.703 f  mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/encr/oserdes_m_i_1/O
                         net (fo=50, routed)          1.860    36.563    mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/encr/AR[0]
    SLICE_X0Y24          FDCE                                         f  mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/encr/dout_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    N15                                               0.000    40.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    40.000    mb_block_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370    41.370 r  mb_block_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.532    mb_block_i/clk_wiz_1/inst/clk_in1_microblaze_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    35.311 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    36.898    mb_block_i/clk_wiz_1/inst/clk_out1_microblaze_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.989 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2937, routed)        1.457    38.446    mb_block_i/GameIP_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    35.317 r  mb_block_i/GameIP_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.898    mb_block_i/GameIP_0/inst/clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    36.989 r  mb_block_i/GameIP_0/inst/clk_wiz/inst/clkout1_buf/O
                         net (fo=146, routed)         1.502    38.491    mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/encr/pix_clk
    SLICE_X0Y24          FDCE                                         r  mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/encr/dout_reg[4]/C
                         clock pessimism              0.482    38.973    
                         clock uncertainty           -0.236    38.737    
    SLICE_X0Y24          FDCE (Recov_fdce_C_CLR)     -0.405    38.332    mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/encr/dout_reg[4]
  -------------------------------------------------------------------
                         required time                         38.332    
                         arrival time                         -36.563    
  -------------------------------------------------------------------
                         slack                                  1.769    

Slack (MET) :             1.769ns  (required time - arrival time)
  Source:                 mb_block_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_microblaze_clk_wiz_1_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/encr/dout_reg[9]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_microblaze_clk_wiz_1_1_1 rise@30.000ns)
  Data Path Delay:        7.535ns  (logic 0.774ns (10.272%)  route 6.761ns (89.728%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.509ns = ( 38.491 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.972ns = ( 29.028 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.482ns
  Clock Uncertainty:      0.236ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.180ns
    Phase Error              (PE):    0.139ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_microblaze_clk_wiz_1_1_1 rise edge)
                                                     30.000    30.000 r  
    N15                                               0.000    30.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    30.000    mb_block_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.440    31.440 r  mb_block_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    32.673    mb_block_i/clk_wiz_1/inst/clk_in1_microblaze_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    25.709 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    27.375    mb_block_i/clk_wiz_1/inst/clk_out1_microblaze_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    27.471 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2937, routed)        1.557    29.028    mb_block_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X50Y60         FDRE                                         r  mb_block_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y60         FDRE (Prop_fdre_C_Q)         0.478    29.506 r  mb_block_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=103, routed)         4.901    34.407    mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/encr/lopt
    SLICE_X9Y15          LUT2 (Prop_lut2_I0_O)        0.296    34.703 f  mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/encr/oserdes_m_i_1/O
                         net (fo=50, routed)          1.860    36.563    mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/encr/AR[0]
    SLICE_X0Y24          FDCE                                         f  mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/encr/dout_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    N15                                               0.000    40.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    40.000    mb_block_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370    41.370 r  mb_block_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.532    mb_block_i/clk_wiz_1/inst/clk_in1_microblaze_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    35.311 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    36.898    mb_block_i/clk_wiz_1/inst/clk_out1_microblaze_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.989 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2937, routed)        1.457    38.446    mb_block_i/GameIP_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    35.317 r  mb_block_i/GameIP_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.898    mb_block_i/GameIP_0/inst/clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    36.989 r  mb_block_i/GameIP_0/inst/clk_wiz/inst/clkout1_buf/O
                         net (fo=146, routed)         1.502    38.491    mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/encr/pix_clk
    SLICE_X0Y24          FDCE                                         r  mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/encr/dout_reg[9]/C
                         clock pessimism              0.482    38.973    
                         clock uncertainty           -0.236    38.737    
    SLICE_X0Y24          FDCE (Recov_fdce_C_CLR)     -0.405    38.332    mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/encr/dout_reg[9]
  -------------------------------------------------------------------
                         required time                         38.332    
                         arrival time                         -36.563    
  -------------------------------------------------------------------
                         slack                                  1.769    

Slack (MET) :             1.806ns  (required time - arrival time)
  Source:                 mb_block_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_microblaze_clk_wiz_1_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/encr/cnt_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_microblaze_clk_wiz_1_1_1 rise@30.000ns)
  Data Path Delay:        7.582ns  (logic 0.774ns (10.208%)  route 6.808ns (89.792%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.511ns = ( 38.489 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.972ns = ( 29.028 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.482ns
  Clock Uncertainty:      0.236ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.180ns
    Phase Error              (PE):    0.139ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_microblaze_clk_wiz_1_1_1 rise edge)
                                                     30.000    30.000 r  
    N15                                               0.000    30.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    30.000    mb_block_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.440    31.440 r  mb_block_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    32.673    mb_block_i/clk_wiz_1/inst/clk_in1_microblaze_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    25.709 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    27.375    mb_block_i/clk_wiz_1/inst/clk_out1_microblaze_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    27.471 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2937, routed)        1.557    29.028    mb_block_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X50Y60         FDRE                                         r  mb_block_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y60         FDRE (Prop_fdre_C_Q)         0.478    29.506 r  mb_block_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=103, routed)         4.901    34.407    mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/encr/lopt
    SLICE_X9Y15          LUT2 (Prop_lut2_I0_O)        0.296    34.703 f  mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/encr/oserdes_m_i_1/O
                         net (fo=50, routed)          1.907    36.610    mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/encr/AR[0]
    SLICE_X6Y25          FDCE                                         f  mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/encr/cnt_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    N15                                               0.000    40.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    40.000    mb_block_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370    41.370 r  mb_block_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.532    mb_block_i/clk_wiz_1/inst/clk_in1_microblaze_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    35.311 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    36.898    mb_block_i/clk_wiz_1/inst/clk_out1_microblaze_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.989 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2937, routed)        1.457    38.446    mb_block_i/GameIP_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    35.317 r  mb_block_i/GameIP_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.898    mb_block_i/GameIP_0/inst/clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    36.989 r  mb_block_i/GameIP_0/inst/clk_wiz/inst/clkout1_buf/O
                         net (fo=146, routed)         1.500    38.489    mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/encr/pix_clk
    SLICE_X6Y25          FDCE                                         r  mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/encr/cnt_reg[1]/C
                         clock pessimism              0.482    38.971    
                         clock uncertainty           -0.236    38.735    
    SLICE_X6Y25          FDCE (Recov_fdce_C_CLR)     -0.319    38.416    mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/encr/cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         38.416    
                         arrival time                         -36.610    
  -------------------------------------------------------------------
                         slack                                  1.806    

Slack (MET) :             1.913ns  (required time - arrival time)
  Source:                 mb_block_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_microblaze_clk_wiz_1_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/encg/dout_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_microblaze_clk_wiz_1_1_1 rise@30.000ns)
  Data Path Delay:        7.393ns  (logic 0.774ns (10.469%)  route 6.619ns (89.531%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.507ns = ( 38.493 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.972ns = ( 29.028 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.482ns
  Clock Uncertainty:      0.236ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.180ns
    Phase Error              (PE):    0.139ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_microblaze_clk_wiz_1_1_1 rise edge)
                                                     30.000    30.000 r  
    N15                                               0.000    30.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    30.000    mb_block_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.440    31.440 r  mb_block_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    32.673    mb_block_i/clk_wiz_1/inst/clk_in1_microblaze_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    25.709 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    27.375    mb_block_i/clk_wiz_1/inst/clk_out1_microblaze_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    27.471 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2937, routed)        1.557    29.028    mb_block_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X50Y60         FDRE                                         r  mb_block_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y60         FDRE (Prop_fdre_C_Q)         0.478    29.506 r  mb_block_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=103, routed)         4.901    34.407    mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/encr/lopt
    SLICE_X9Y15          LUT2 (Prop_lut2_I0_O)        0.296    34.703 f  mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/encr/oserdes_m_i_1/O
                         net (fo=50, routed)          1.718    36.421    mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/encg/AR[0]
    SLICE_X0Y23          FDCE                                         f  mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/encg/dout_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    N15                                               0.000    40.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    40.000    mb_block_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370    41.370 r  mb_block_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.532    mb_block_i/clk_wiz_1/inst/clk_in1_microblaze_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    35.311 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    36.898    mb_block_i/clk_wiz_1/inst/clk_out1_microblaze_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.989 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2937, routed)        1.457    38.446    mb_block_i/GameIP_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    35.317 r  mb_block_i/GameIP_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.898    mb_block_i/GameIP_0/inst/clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    36.989 r  mb_block_i/GameIP_0/inst/clk_wiz/inst/clkout1_buf/O
                         net (fo=146, routed)         1.504    38.493    mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/encg/pix_clk
    SLICE_X0Y23          FDCE                                         r  mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/encg/dout_reg[1]/C
                         clock pessimism              0.482    38.975    
                         clock uncertainty           -0.236    38.739    
    SLICE_X0Y23          FDCE (Recov_fdce_C_CLR)     -0.405    38.334    mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/encg/dout_reg[1]
  -------------------------------------------------------------------
                         required time                         38.334    
                         arrival time                         -36.421    
  -------------------------------------------------------------------
                         slack                                  1.913    

Slack (MET) :             1.913ns  (required time - arrival time)
  Source:                 mb_block_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_microblaze_clk_wiz_1_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/encg/dout_reg[3]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_microblaze_clk_wiz_1_1_1 rise@30.000ns)
  Data Path Delay:        7.393ns  (logic 0.774ns (10.469%)  route 6.619ns (89.531%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.507ns = ( 38.493 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.972ns = ( 29.028 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.482ns
  Clock Uncertainty:      0.236ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.180ns
    Phase Error              (PE):    0.139ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_microblaze_clk_wiz_1_1_1 rise edge)
                                                     30.000    30.000 r  
    N15                                               0.000    30.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    30.000    mb_block_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.440    31.440 r  mb_block_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    32.673    mb_block_i/clk_wiz_1/inst/clk_in1_microblaze_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    25.709 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    27.375    mb_block_i/clk_wiz_1/inst/clk_out1_microblaze_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    27.471 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2937, routed)        1.557    29.028    mb_block_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X50Y60         FDRE                                         r  mb_block_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y60         FDRE (Prop_fdre_C_Q)         0.478    29.506 r  mb_block_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=103, routed)         4.901    34.407    mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/encr/lopt
    SLICE_X9Y15          LUT2 (Prop_lut2_I0_O)        0.296    34.703 f  mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/encr/oserdes_m_i_1/O
                         net (fo=50, routed)          1.718    36.421    mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/encg/AR[0]
    SLICE_X0Y23          FDCE                                         f  mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/encg/dout_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    N15                                               0.000    40.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    40.000    mb_block_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370    41.370 r  mb_block_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.532    mb_block_i/clk_wiz_1/inst/clk_in1_microblaze_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    35.311 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    36.898    mb_block_i/clk_wiz_1/inst/clk_out1_microblaze_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.989 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2937, routed)        1.457    38.446    mb_block_i/GameIP_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    35.317 r  mb_block_i/GameIP_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.898    mb_block_i/GameIP_0/inst/clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    36.989 r  mb_block_i/GameIP_0/inst/clk_wiz/inst/clkout1_buf/O
                         net (fo=146, routed)         1.504    38.493    mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/encg/pix_clk
    SLICE_X0Y23          FDCE                                         r  mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/encg/dout_reg[3]/C
                         clock pessimism              0.482    38.975    
                         clock uncertainty           -0.236    38.739    
    SLICE_X0Y23          FDCE (Recov_fdce_C_CLR)     -0.405    38.334    mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/encg/dout_reg[3]
  -------------------------------------------------------------------
                         required time                         38.334    
                         arrival time                         -36.421    
  -------------------------------------------------------------------
                         slack                                  1.913    

Slack (MET) :             1.913ns  (required time - arrival time)
  Source:                 mb_block_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_microblaze_clk_wiz_1_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/encg/dout_reg[6]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_microblaze_clk_wiz_1_1_1 rise@30.000ns)
  Data Path Delay:        7.393ns  (logic 0.774ns (10.469%)  route 6.619ns (89.531%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.507ns = ( 38.493 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.972ns = ( 29.028 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.482ns
  Clock Uncertainty:      0.236ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.180ns
    Phase Error              (PE):    0.139ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_microblaze_clk_wiz_1_1_1 rise edge)
                                                     30.000    30.000 r  
    N15                                               0.000    30.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    30.000    mb_block_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.440    31.440 r  mb_block_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    32.673    mb_block_i/clk_wiz_1/inst/clk_in1_microblaze_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    25.709 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    27.375    mb_block_i/clk_wiz_1/inst/clk_out1_microblaze_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    27.471 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2937, routed)        1.557    29.028    mb_block_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X50Y60         FDRE                                         r  mb_block_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y60         FDRE (Prop_fdre_C_Q)         0.478    29.506 r  mb_block_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=103, routed)         4.901    34.407    mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/encr/lopt
    SLICE_X9Y15          LUT2 (Prop_lut2_I0_O)        0.296    34.703 f  mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/encr/oserdes_m_i_1/O
                         net (fo=50, routed)          1.718    36.421    mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/encg/AR[0]
    SLICE_X0Y23          FDCE                                         f  mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/encg/dout_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    N15                                               0.000    40.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    40.000    mb_block_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370    41.370 r  mb_block_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.532    mb_block_i/clk_wiz_1/inst/clk_in1_microblaze_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    35.311 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    36.898    mb_block_i/clk_wiz_1/inst/clk_out1_microblaze_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.989 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2937, routed)        1.457    38.446    mb_block_i/GameIP_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    35.317 r  mb_block_i/GameIP_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.898    mb_block_i/GameIP_0/inst/clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    36.989 r  mb_block_i/GameIP_0/inst/clk_wiz/inst/clkout1_buf/O
                         net (fo=146, routed)         1.504    38.493    mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/encg/pix_clk
    SLICE_X0Y23          FDCE                                         r  mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/encg/dout_reg[6]/C
                         clock pessimism              0.482    38.975    
                         clock uncertainty           -0.236    38.739    
    SLICE_X0Y23          FDCE (Recov_fdce_C_CLR)     -0.405    38.334    mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/encg/dout_reg[6]
  -------------------------------------------------------------------
                         required time                         38.334    
                         arrival time                         -36.421    
  -------------------------------------------------------------------
                         slack                                  1.913    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.270ns  (arrival time - required time)
  Source:                 mb_block_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_microblaze_clk_wiz_1_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_block_i/GameIP_0/inst/vga/hc_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_microblaze_clk_wiz_1_1_1 rise@0.000ns)
  Data Path Delay:        2.739ns  (logic 0.246ns (8.983%)  route 2.493ns (91.017%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.300ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.845ns
    Source Clock Delay      (SCD):    -0.637ns
    Clock Pessimism Removal (CPR):    -0.508ns
  Clock Uncertainty:      0.236ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.180ns
    Phase Error              (PE):    0.139ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_microblaze_clk_wiz_1_1_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    mb_block_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  mb_block_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.649    mb_block_i/clk_wiz_1/inst/clk_in1_microblaze_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.714 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.225    mb_block_i/clk_wiz_1/inst/clk_out1_microblaze_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.199 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2937, routed)        0.562    -0.637    mb_block_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X50Y60         FDRE                                         r  mb_block_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y60         FDRE (Prop_fdre_C_Q)         0.148    -0.489 r  mb_block_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=103, routed)         1.957     1.468    mb_block_i/GameIP_0/inst/HDMI_Controller_Instance/axi_aresetn
    SLICE_X7Y62          LUT1 (Prop_lut1_I0_O)        0.098     1.566 f  mb_block_i/GameIP_0/inst/HDMI_Controller_Instance/vga_to_hdmi_i_1/O
                         net (fo=71, routed)          0.536     2.101    mb_block_i/GameIP_0/inst/vga/reset_ah
    SLICE_X6Y55          FDCE                                         f  mb_block_i/GameIP_0/inst/vga/hc_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    mb_block_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  mb_block_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.876    mb_block_i/clk_wiz_1/inst/clk_in1_microblaze_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.269 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.735    mb_block_i/clk_wiz_1/inst/clk_out1_microblaze_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2937, routed)        0.817    -0.890    mb_block_i/GameIP_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -2.265 r  mb_block_i/GameIP_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.735    mb_block_i/GameIP_0/inst/clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  mb_block_i/GameIP_0/inst/clk_wiz/inst/clkout1_buf/O
                         net (fo=146, routed)         0.861    -0.845    mb_block_i/GameIP_0/inst/vga/CLK
    SLICE_X6Y55          FDCE                                         r  mb_block_i/GameIP_0/inst/vga/hc_reg[0]/C
                         clock pessimism              0.508    -0.337    
                         clock uncertainty            0.236    -0.101    
    SLICE_X6Y55          FDCE (Remov_fdce_C_CLR)     -0.067    -0.168    mb_block_i/GameIP_0/inst/vga/hc_reg[0]
  -------------------------------------------------------------------
                         required time                          0.168    
                         arrival time                           2.101    
  -------------------------------------------------------------------
                         slack                                  2.270    

Slack (MET) :             2.270ns  (arrival time - required time)
  Source:                 mb_block_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_microblaze_clk_wiz_1_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_block_i/GameIP_0/inst/vga/hc_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_microblaze_clk_wiz_1_1_1 rise@0.000ns)
  Data Path Delay:        2.739ns  (logic 0.246ns (8.983%)  route 2.493ns (91.017%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.300ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.845ns
    Source Clock Delay      (SCD):    -0.637ns
    Clock Pessimism Removal (CPR):    -0.508ns
  Clock Uncertainty:      0.236ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.180ns
    Phase Error              (PE):    0.139ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_microblaze_clk_wiz_1_1_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    mb_block_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  mb_block_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.649    mb_block_i/clk_wiz_1/inst/clk_in1_microblaze_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.714 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.225    mb_block_i/clk_wiz_1/inst/clk_out1_microblaze_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.199 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2937, routed)        0.562    -0.637    mb_block_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X50Y60         FDRE                                         r  mb_block_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y60         FDRE (Prop_fdre_C_Q)         0.148    -0.489 r  mb_block_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=103, routed)         1.957     1.468    mb_block_i/GameIP_0/inst/HDMI_Controller_Instance/axi_aresetn
    SLICE_X7Y62          LUT1 (Prop_lut1_I0_O)        0.098     1.566 f  mb_block_i/GameIP_0/inst/HDMI_Controller_Instance/vga_to_hdmi_i_1/O
                         net (fo=71, routed)          0.536     2.101    mb_block_i/GameIP_0/inst/vga/reset_ah
    SLICE_X6Y55          FDCE                                         f  mb_block_i/GameIP_0/inst/vga/hc_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    mb_block_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  mb_block_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.876    mb_block_i/clk_wiz_1/inst/clk_in1_microblaze_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.269 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.735    mb_block_i/clk_wiz_1/inst/clk_out1_microblaze_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2937, routed)        0.817    -0.890    mb_block_i/GameIP_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -2.265 r  mb_block_i/GameIP_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.735    mb_block_i/GameIP_0/inst/clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  mb_block_i/GameIP_0/inst/clk_wiz/inst/clkout1_buf/O
                         net (fo=146, routed)         0.861    -0.845    mb_block_i/GameIP_0/inst/vga/CLK
    SLICE_X6Y55          FDCE                                         r  mb_block_i/GameIP_0/inst/vga/hc_reg[1]/C
                         clock pessimism              0.508    -0.337    
                         clock uncertainty            0.236    -0.101    
    SLICE_X6Y55          FDCE (Remov_fdce_C_CLR)     -0.067    -0.168    mb_block_i/GameIP_0/inst/vga/hc_reg[1]
  -------------------------------------------------------------------
                         required time                          0.168    
                         arrival time                           2.101    
  -------------------------------------------------------------------
                         slack                                  2.270    

Slack (MET) :             2.270ns  (arrival time - required time)
  Source:                 mb_block_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_microblaze_clk_wiz_1_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_block_i/GameIP_0/inst/vga/hc_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_microblaze_clk_wiz_1_1_1 rise@0.000ns)
  Data Path Delay:        2.739ns  (logic 0.246ns (8.983%)  route 2.493ns (91.017%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.300ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.845ns
    Source Clock Delay      (SCD):    -0.637ns
    Clock Pessimism Removal (CPR):    -0.508ns
  Clock Uncertainty:      0.236ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.180ns
    Phase Error              (PE):    0.139ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_microblaze_clk_wiz_1_1_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    mb_block_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  mb_block_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.649    mb_block_i/clk_wiz_1/inst/clk_in1_microblaze_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.714 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.225    mb_block_i/clk_wiz_1/inst/clk_out1_microblaze_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.199 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2937, routed)        0.562    -0.637    mb_block_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X50Y60         FDRE                                         r  mb_block_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y60         FDRE (Prop_fdre_C_Q)         0.148    -0.489 r  mb_block_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=103, routed)         1.957     1.468    mb_block_i/GameIP_0/inst/HDMI_Controller_Instance/axi_aresetn
    SLICE_X7Y62          LUT1 (Prop_lut1_I0_O)        0.098     1.566 f  mb_block_i/GameIP_0/inst/HDMI_Controller_Instance/vga_to_hdmi_i_1/O
                         net (fo=71, routed)          0.536     2.101    mb_block_i/GameIP_0/inst/vga/reset_ah
    SLICE_X6Y55          FDCE                                         f  mb_block_i/GameIP_0/inst/vga/hc_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    mb_block_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  mb_block_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.876    mb_block_i/clk_wiz_1/inst/clk_in1_microblaze_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.269 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.735    mb_block_i/clk_wiz_1/inst/clk_out1_microblaze_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2937, routed)        0.817    -0.890    mb_block_i/GameIP_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -2.265 r  mb_block_i/GameIP_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.735    mb_block_i/GameIP_0/inst/clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  mb_block_i/GameIP_0/inst/clk_wiz/inst/clkout1_buf/O
                         net (fo=146, routed)         0.861    -0.845    mb_block_i/GameIP_0/inst/vga/CLK
    SLICE_X6Y55          FDCE                                         r  mb_block_i/GameIP_0/inst/vga/hc_reg[2]/C
                         clock pessimism              0.508    -0.337    
                         clock uncertainty            0.236    -0.101    
    SLICE_X6Y55          FDCE (Remov_fdce_C_CLR)     -0.067    -0.168    mb_block_i/GameIP_0/inst/vga/hc_reg[2]
  -------------------------------------------------------------------
                         required time                          0.168    
                         arrival time                           2.101    
  -------------------------------------------------------------------
                         slack                                  2.270    

Slack (MET) :             2.270ns  (arrival time - required time)
  Source:                 mb_block_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_microblaze_clk_wiz_1_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_block_i/GameIP_0/inst/vga/hc_reg[3]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_microblaze_clk_wiz_1_1_1 rise@0.000ns)
  Data Path Delay:        2.739ns  (logic 0.246ns (8.983%)  route 2.493ns (91.017%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.300ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.845ns
    Source Clock Delay      (SCD):    -0.637ns
    Clock Pessimism Removal (CPR):    -0.508ns
  Clock Uncertainty:      0.236ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.180ns
    Phase Error              (PE):    0.139ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_microblaze_clk_wiz_1_1_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    mb_block_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  mb_block_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.649    mb_block_i/clk_wiz_1/inst/clk_in1_microblaze_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.714 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.225    mb_block_i/clk_wiz_1/inst/clk_out1_microblaze_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.199 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2937, routed)        0.562    -0.637    mb_block_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X50Y60         FDRE                                         r  mb_block_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y60         FDRE (Prop_fdre_C_Q)         0.148    -0.489 r  mb_block_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=103, routed)         1.957     1.468    mb_block_i/GameIP_0/inst/HDMI_Controller_Instance/axi_aresetn
    SLICE_X7Y62          LUT1 (Prop_lut1_I0_O)        0.098     1.566 f  mb_block_i/GameIP_0/inst/HDMI_Controller_Instance/vga_to_hdmi_i_1/O
                         net (fo=71, routed)          0.536     2.101    mb_block_i/GameIP_0/inst/vga/reset_ah
    SLICE_X6Y55          FDCE                                         f  mb_block_i/GameIP_0/inst/vga/hc_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    mb_block_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  mb_block_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.876    mb_block_i/clk_wiz_1/inst/clk_in1_microblaze_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.269 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.735    mb_block_i/clk_wiz_1/inst/clk_out1_microblaze_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2937, routed)        0.817    -0.890    mb_block_i/GameIP_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -2.265 r  mb_block_i/GameIP_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.735    mb_block_i/GameIP_0/inst/clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  mb_block_i/GameIP_0/inst/clk_wiz/inst/clkout1_buf/O
                         net (fo=146, routed)         0.861    -0.845    mb_block_i/GameIP_0/inst/vga/CLK
    SLICE_X6Y55          FDCE                                         r  mb_block_i/GameIP_0/inst/vga/hc_reg[3]/C
                         clock pessimism              0.508    -0.337    
                         clock uncertainty            0.236    -0.101    
    SLICE_X6Y55          FDCE (Remov_fdce_C_CLR)     -0.067    -0.168    mb_block_i/GameIP_0/inst/vga/hc_reg[3]
  -------------------------------------------------------------------
                         required time                          0.168    
                         arrival time                           2.101    
  -------------------------------------------------------------------
                         slack                                  2.270    

Slack (MET) :             2.270ns  (arrival time - required time)
  Source:                 mb_block_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_microblaze_clk_wiz_1_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_block_i/GameIP_0/inst/vga/hc_reg[4]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_microblaze_clk_wiz_1_1_1 rise@0.000ns)
  Data Path Delay:        2.739ns  (logic 0.246ns (8.983%)  route 2.493ns (91.017%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.300ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.845ns
    Source Clock Delay      (SCD):    -0.637ns
    Clock Pessimism Removal (CPR):    -0.508ns
  Clock Uncertainty:      0.236ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.180ns
    Phase Error              (PE):    0.139ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_microblaze_clk_wiz_1_1_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    mb_block_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  mb_block_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.649    mb_block_i/clk_wiz_1/inst/clk_in1_microblaze_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.714 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.225    mb_block_i/clk_wiz_1/inst/clk_out1_microblaze_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.199 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2937, routed)        0.562    -0.637    mb_block_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X50Y60         FDRE                                         r  mb_block_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y60         FDRE (Prop_fdre_C_Q)         0.148    -0.489 r  mb_block_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=103, routed)         1.957     1.468    mb_block_i/GameIP_0/inst/HDMI_Controller_Instance/axi_aresetn
    SLICE_X7Y62          LUT1 (Prop_lut1_I0_O)        0.098     1.566 f  mb_block_i/GameIP_0/inst/HDMI_Controller_Instance/vga_to_hdmi_i_1/O
                         net (fo=71, routed)          0.536     2.101    mb_block_i/GameIP_0/inst/vga/reset_ah
    SLICE_X6Y55          FDCE                                         f  mb_block_i/GameIP_0/inst/vga/hc_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    mb_block_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  mb_block_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.876    mb_block_i/clk_wiz_1/inst/clk_in1_microblaze_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.269 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.735    mb_block_i/clk_wiz_1/inst/clk_out1_microblaze_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2937, routed)        0.817    -0.890    mb_block_i/GameIP_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -2.265 r  mb_block_i/GameIP_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.735    mb_block_i/GameIP_0/inst/clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  mb_block_i/GameIP_0/inst/clk_wiz/inst/clkout1_buf/O
                         net (fo=146, routed)         0.861    -0.845    mb_block_i/GameIP_0/inst/vga/CLK
    SLICE_X6Y55          FDCE                                         r  mb_block_i/GameIP_0/inst/vga/hc_reg[4]/C
                         clock pessimism              0.508    -0.337    
                         clock uncertainty            0.236    -0.101    
    SLICE_X6Y55          FDCE (Remov_fdce_C_CLR)     -0.067    -0.168    mb_block_i/GameIP_0/inst/vga/hc_reg[4]
  -------------------------------------------------------------------
                         required time                          0.168    
                         arrival time                           2.101    
  -------------------------------------------------------------------
                         slack                                  2.270    

Slack (MET) :             2.273ns  (arrival time - required time)
  Source:                 mb_block_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_microblaze_clk_wiz_1_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_block_i/GameIP_0/inst/vga/vc_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_microblaze_clk_wiz_1_1_1 rise@0.000ns)
  Data Path Delay:        2.742ns  (logic 0.246ns (8.972%)  route 2.496ns (91.028%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.300ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.845ns
    Source Clock Delay      (SCD):    -0.637ns
    Clock Pessimism Removal (CPR):    -0.508ns
  Clock Uncertainty:      0.236ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.180ns
    Phase Error              (PE):    0.139ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_microblaze_clk_wiz_1_1_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    mb_block_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  mb_block_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.649    mb_block_i/clk_wiz_1/inst/clk_in1_microblaze_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.714 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.225    mb_block_i/clk_wiz_1/inst/clk_out1_microblaze_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.199 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2937, routed)        0.562    -0.637    mb_block_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X50Y60         FDRE                                         r  mb_block_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y60         FDRE (Prop_fdre_C_Q)         0.148    -0.489 r  mb_block_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=103, routed)         1.957     1.468    mb_block_i/GameIP_0/inst/HDMI_Controller_Instance/axi_aresetn
    SLICE_X7Y62          LUT1 (Prop_lut1_I0_O)        0.098     1.566 f  mb_block_i/GameIP_0/inst/HDMI_Controller_Instance/vga_to_hdmi_i_1/O
                         net (fo=71, routed)          0.539     2.105    mb_block_i/GameIP_0/inst/vga/reset_ah
    SLICE_X6Y54          FDCE                                         f  mb_block_i/GameIP_0/inst/vga/vc_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    mb_block_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  mb_block_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.876    mb_block_i/clk_wiz_1/inst/clk_in1_microblaze_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.269 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.735    mb_block_i/clk_wiz_1/inst/clk_out1_microblaze_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2937, routed)        0.817    -0.890    mb_block_i/GameIP_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -2.265 r  mb_block_i/GameIP_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.735    mb_block_i/GameIP_0/inst/clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  mb_block_i/GameIP_0/inst/clk_wiz/inst/clkout1_buf/O
                         net (fo=146, routed)         0.861    -0.845    mb_block_i/GameIP_0/inst/vga/CLK
    SLICE_X6Y54          FDCE                                         r  mb_block_i/GameIP_0/inst/vga/vc_reg[2]/C
                         clock pessimism              0.508    -0.337    
                         clock uncertainty            0.236    -0.101    
    SLICE_X6Y54          FDCE (Remov_fdce_C_CLR)     -0.067    -0.168    mb_block_i/GameIP_0/inst/vga/vc_reg[2]
  -------------------------------------------------------------------
                         required time                          0.168    
                         arrival time                           2.105    
  -------------------------------------------------------------------
                         slack                                  2.273    

Slack (MET) :             2.273ns  (arrival time - required time)
  Source:                 mb_block_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_microblaze_clk_wiz_1_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_block_i/GameIP_0/inst/vga/vc_reg[3]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_microblaze_clk_wiz_1_1_1 rise@0.000ns)
  Data Path Delay:        2.742ns  (logic 0.246ns (8.972%)  route 2.496ns (91.028%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.300ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.845ns
    Source Clock Delay      (SCD):    -0.637ns
    Clock Pessimism Removal (CPR):    -0.508ns
  Clock Uncertainty:      0.236ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.180ns
    Phase Error              (PE):    0.139ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_microblaze_clk_wiz_1_1_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    mb_block_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  mb_block_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.649    mb_block_i/clk_wiz_1/inst/clk_in1_microblaze_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.714 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.225    mb_block_i/clk_wiz_1/inst/clk_out1_microblaze_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.199 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2937, routed)        0.562    -0.637    mb_block_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X50Y60         FDRE                                         r  mb_block_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y60         FDRE (Prop_fdre_C_Q)         0.148    -0.489 r  mb_block_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=103, routed)         1.957     1.468    mb_block_i/GameIP_0/inst/HDMI_Controller_Instance/axi_aresetn
    SLICE_X7Y62          LUT1 (Prop_lut1_I0_O)        0.098     1.566 f  mb_block_i/GameIP_0/inst/HDMI_Controller_Instance/vga_to_hdmi_i_1/O
                         net (fo=71, routed)          0.539     2.105    mb_block_i/GameIP_0/inst/vga/reset_ah
    SLICE_X6Y54          FDCE                                         f  mb_block_i/GameIP_0/inst/vga/vc_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    mb_block_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  mb_block_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.876    mb_block_i/clk_wiz_1/inst/clk_in1_microblaze_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.269 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.735    mb_block_i/clk_wiz_1/inst/clk_out1_microblaze_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2937, routed)        0.817    -0.890    mb_block_i/GameIP_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -2.265 r  mb_block_i/GameIP_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.735    mb_block_i/GameIP_0/inst/clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  mb_block_i/GameIP_0/inst/clk_wiz/inst/clkout1_buf/O
                         net (fo=146, routed)         0.861    -0.845    mb_block_i/GameIP_0/inst/vga/CLK
    SLICE_X6Y54          FDCE                                         r  mb_block_i/GameIP_0/inst/vga/vc_reg[3]/C
                         clock pessimism              0.508    -0.337    
                         clock uncertainty            0.236    -0.101    
    SLICE_X6Y54          FDCE (Remov_fdce_C_CLR)     -0.067    -0.168    mb_block_i/GameIP_0/inst/vga/vc_reg[3]
  -------------------------------------------------------------------
                         required time                          0.168    
                         arrival time                           2.105    
  -------------------------------------------------------------------
                         slack                                  2.273    

Slack (MET) :             2.273ns  (arrival time - required time)
  Source:                 mb_block_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_microblaze_clk_wiz_1_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_block_i/GameIP_0/inst/vga/vc_reg[4]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_microblaze_clk_wiz_1_1_1 rise@0.000ns)
  Data Path Delay:        2.742ns  (logic 0.246ns (8.972%)  route 2.496ns (91.028%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.300ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.845ns
    Source Clock Delay      (SCD):    -0.637ns
    Clock Pessimism Removal (CPR):    -0.508ns
  Clock Uncertainty:      0.236ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.180ns
    Phase Error              (PE):    0.139ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_microblaze_clk_wiz_1_1_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    mb_block_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  mb_block_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.649    mb_block_i/clk_wiz_1/inst/clk_in1_microblaze_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.714 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.225    mb_block_i/clk_wiz_1/inst/clk_out1_microblaze_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.199 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2937, routed)        0.562    -0.637    mb_block_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X50Y60         FDRE                                         r  mb_block_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y60         FDRE (Prop_fdre_C_Q)         0.148    -0.489 r  mb_block_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=103, routed)         1.957     1.468    mb_block_i/GameIP_0/inst/HDMI_Controller_Instance/axi_aresetn
    SLICE_X7Y62          LUT1 (Prop_lut1_I0_O)        0.098     1.566 f  mb_block_i/GameIP_0/inst/HDMI_Controller_Instance/vga_to_hdmi_i_1/O
                         net (fo=71, routed)          0.539     2.105    mb_block_i/GameIP_0/inst/vga/reset_ah
    SLICE_X6Y54          FDCE                                         f  mb_block_i/GameIP_0/inst/vga/vc_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    mb_block_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  mb_block_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.876    mb_block_i/clk_wiz_1/inst/clk_in1_microblaze_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.269 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.735    mb_block_i/clk_wiz_1/inst/clk_out1_microblaze_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2937, routed)        0.817    -0.890    mb_block_i/GameIP_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -2.265 r  mb_block_i/GameIP_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.735    mb_block_i/GameIP_0/inst/clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  mb_block_i/GameIP_0/inst/clk_wiz/inst/clkout1_buf/O
                         net (fo=146, routed)         0.861    -0.845    mb_block_i/GameIP_0/inst/vga/CLK
    SLICE_X6Y54          FDCE                                         r  mb_block_i/GameIP_0/inst/vga/vc_reg[4]/C
                         clock pessimism              0.508    -0.337    
                         clock uncertainty            0.236    -0.101    
    SLICE_X6Y54          FDCE (Remov_fdce_C_CLR)     -0.067    -0.168    mb_block_i/GameIP_0/inst/vga/vc_reg[4]
  -------------------------------------------------------------------
                         required time                          0.168    
                         arrival time                           2.105    
  -------------------------------------------------------------------
                         slack                                  2.273    

Slack (MET) :             2.273ns  (arrival time - required time)
  Source:                 mb_block_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_microblaze_clk_wiz_1_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_block_i/GameIP_0/inst/vga/vc_reg[8]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_microblaze_clk_wiz_1_1_1 rise@0.000ns)
  Data Path Delay:        2.742ns  (logic 0.246ns (8.972%)  route 2.496ns (91.028%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.300ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.845ns
    Source Clock Delay      (SCD):    -0.637ns
    Clock Pessimism Removal (CPR):    -0.508ns
  Clock Uncertainty:      0.236ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.180ns
    Phase Error              (PE):    0.139ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_microblaze_clk_wiz_1_1_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    mb_block_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  mb_block_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.649    mb_block_i/clk_wiz_1/inst/clk_in1_microblaze_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.714 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.225    mb_block_i/clk_wiz_1/inst/clk_out1_microblaze_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.199 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2937, routed)        0.562    -0.637    mb_block_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X50Y60         FDRE                                         r  mb_block_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y60         FDRE (Prop_fdre_C_Q)         0.148    -0.489 r  mb_block_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=103, routed)         1.957     1.468    mb_block_i/GameIP_0/inst/HDMI_Controller_Instance/axi_aresetn
    SLICE_X7Y62          LUT1 (Prop_lut1_I0_O)        0.098     1.566 f  mb_block_i/GameIP_0/inst/HDMI_Controller_Instance/vga_to_hdmi_i_1/O
                         net (fo=71, routed)          0.539     2.105    mb_block_i/GameIP_0/inst/vga/reset_ah
    SLICE_X6Y54          FDCE                                         f  mb_block_i/GameIP_0/inst/vga/vc_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    mb_block_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  mb_block_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.876    mb_block_i/clk_wiz_1/inst/clk_in1_microblaze_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.269 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.735    mb_block_i/clk_wiz_1/inst/clk_out1_microblaze_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2937, routed)        0.817    -0.890    mb_block_i/GameIP_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -2.265 r  mb_block_i/GameIP_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.735    mb_block_i/GameIP_0/inst/clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  mb_block_i/GameIP_0/inst/clk_wiz/inst/clkout1_buf/O
                         net (fo=146, routed)         0.861    -0.845    mb_block_i/GameIP_0/inst/vga/CLK
    SLICE_X6Y54          FDCE                                         r  mb_block_i/GameIP_0/inst/vga/vc_reg[8]/C
                         clock pessimism              0.508    -0.337    
                         clock uncertainty            0.236    -0.101    
    SLICE_X6Y54          FDCE (Remov_fdce_C_CLR)     -0.067    -0.168    mb_block_i/GameIP_0/inst/vga/vc_reg[8]
  -------------------------------------------------------------------
                         required time                          0.168    
                         arrival time                           2.105    
  -------------------------------------------------------------------
                         slack                                  2.273    

Slack (MET) :             2.298ns  (arrival time - required time)
  Source:                 mb_block_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_microblaze_clk_wiz_1_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_block_i/GameIP_0/inst/vga/vc_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_microblaze_clk_wiz_1_1_1 rise@0.000ns)
  Data Path Delay:        2.742ns  (logic 0.246ns (8.972%)  route 2.496ns (91.028%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.300ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.845ns
    Source Clock Delay      (SCD):    -0.637ns
    Clock Pessimism Removal (CPR):    -0.508ns
  Clock Uncertainty:      0.236ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.180ns
    Phase Error              (PE):    0.139ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_microblaze_clk_wiz_1_1_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    mb_block_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  mb_block_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.649    mb_block_i/clk_wiz_1/inst/clk_in1_microblaze_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.714 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.225    mb_block_i/clk_wiz_1/inst/clk_out1_microblaze_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.199 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2937, routed)        0.562    -0.637    mb_block_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X50Y60         FDRE                                         r  mb_block_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y60         FDRE (Prop_fdre_C_Q)         0.148    -0.489 r  mb_block_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=103, routed)         1.957     1.468    mb_block_i/GameIP_0/inst/HDMI_Controller_Instance/axi_aresetn
    SLICE_X7Y62          LUT1 (Prop_lut1_I0_O)        0.098     1.566 f  mb_block_i/GameIP_0/inst/HDMI_Controller_Instance/vga_to_hdmi_i_1/O
                         net (fo=71, routed)          0.539     2.105    mb_block_i/GameIP_0/inst/vga/reset_ah
    SLICE_X7Y54          FDCE                                         f  mb_block_i/GameIP_0/inst/vga/vc_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    mb_block_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  mb_block_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.876    mb_block_i/clk_wiz_1/inst/clk_in1_microblaze_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.269 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.735    mb_block_i/clk_wiz_1/inst/clk_out1_microblaze_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2937, routed)        0.817    -0.890    mb_block_i/GameIP_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -2.265 r  mb_block_i/GameIP_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.735    mb_block_i/GameIP_0/inst/clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  mb_block_i/GameIP_0/inst/clk_wiz/inst/clkout1_buf/O
                         net (fo=146, routed)         0.861    -0.845    mb_block_i/GameIP_0/inst/vga/CLK
    SLICE_X7Y54          FDCE                                         r  mb_block_i/GameIP_0/inst/vga/vc_reg[1]/C
                         clock pessimism              0.508    -0.337    
                         clock uncertainty            0.236    -0.101    
    SLICE_X7Y54          FDCE (Remov_fdce_C_CLR)     -0.092    -0.193    mb_block_i/GameIP_0/inst/vga/vc_reg[1]
  -------------------------------------------------------------------
                         required time                          0.193    
                         arrival time                           2.105    
  -------------------------------------------------------------------
                         slack                                  2.298    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_out1_microblaze_clk_wiz_1_1_1

Max Delay             5 Endpoints
Min Delay             5 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 gpio_usb_int_tri_i[0]
                            (input port)
  Destination:            mb_block_i/gpio_usb_int/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[0].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_microblaze_clk_wiz_1_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.710ns  (logic 1.438ns (30.533%)  route 3.272ns (69.467%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.582ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.582ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T13                                               0.000     0.000 r  gpio_usb_int_tri_i[0] (IN)
                         net (fo=0)                   0.000     0.000    gpio_usb_int_tri_i[0]
    T13                  IBUF (Prop_ibuf_I_O)         1.438     1.438 r  gpio_usb_int_tri_i_IBUF[0]_inst/O
                         net (fo=1, routed)           3.272     4.710    mb_block_i/gpio_usb_int/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/gpio_io_i[0]
    SLICE_X38Y63         FDRE                                         r  mb_block_i/gpio_usb_int/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[0].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_microblaze_clk_wiz_1_1_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    mb_block_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370     1.370 r  mb_block_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.532    mb_block_i/clk_wiz_1/inst/clk_in1_microblaze_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.689 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.102    mb_block_i/clk_wiz_1/inst/clk_out1_microblaze_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.011 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2937, routed)        1.430    -1.582    mb_block_i/gpio_usb_int/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X38Y63         FDRE                                         r  mb_block_i/gpio_usb_int/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[0].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 uart_rtl_0_rxd
                            (input port)
  Destination:            mb_block_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_microblaze_clk_wiz_1_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.334ns  (logic 1.494ns (34.466%)  route 2.840ns (65.534%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.578ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.578ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B16                                               0.000     0.000 r  uart_rtl_0_rxd (IN)
                         net (fo=0)                   0.000     0.000    uart_rtl_0_rxd
    B16                  IBUF (Prop_ibuf_I_O)         1.494     1.494 r  uart_rtl_0_rxd_IBUF_inst/O
                         net (fo=1, routed)           2.840     4.334    mb_block_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/rx
    SLICE_X44Y62         FDRE                                         r  mb_block_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_microblaze_clk_wiz_1_1_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    mb_block_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370     1.370 r  mb_block_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.532    mb_block_i/clk_wiz_1/inst/clk_in1_microblaze_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.689 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.102    mb_block_i/clk_wiz_1/inst/clk_out1_microblaze_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.011 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2937, routed)        1.434    -1.578    mb_block_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X44Y62         FDRE                                         r  mb_block_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 reset_rtl_0
                            (input port)
  Destination:            mb_block_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_microblaze_clk_wiz_1_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.021ns  (logic 1.440ns (47.677%)  route 1.581ns (52.323%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -1.570ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.570ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J2                                                0.000     0.000 r  reset_rtl_0 (IN)
                         net (fo=0)                   0.000     0.000    reset_rtl_0
    J2                   IBUF (Prop_ibuf_I_O)         1.316     1.316 r  reset_rtl_0_IBUF_inst/O
                         net (fo=1, routed)           1.581     2.897    mb_block_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/ext_reset_in
    SLICE_X51Y54         LUT2 (Prop_lut2_I1_O)        0.124     3.021 r  mb_block_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.000     3.021    mb_block_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/exr_d1
    SLICE_X51Y54         FDRE                                         r  mb_block_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_microblaze_clk_wiz_1_1_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    mb_block_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370     1.370 r  mb_block_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.532    mb_block_i/clk_wiz_1/inst/clk_in1_microblaze_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.689 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.102    mb_block_i/clk_wiz_1/inst/clk_out1_microblaze_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.011 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2937, routed)        1.442    -1.570    mb_block_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X51Y54         FDRE                                         r  mb_block_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 mb_block_i/GameIP_0/inst/color_instance/button_press_reg/G
                            (positive level-sensitive latch)
  Destination:            mb_block_i/gpio_deugging/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[5].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_microblaze_clk_wiz_1_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.722ns  (logic 0.778ns (28.579%)  route 1.944ns (71.421%))
  Logic Levels:           2  (LDCE=1 LUT3=1)
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y58          LDCE                         0.000     0.000 r  mb_block_i/GameIP_0/inst/color_instance/button_press_reg/G
    SLICE_X8Y58          LDCE (EnToQ_ldce_G_Q)        0.625     0.625 r  mb_block_i/GameIP_0/inst/color_instance/button_press_reg/Q
                         net (fo=4, routed)           1.148     1.773    mb_block_i/GameIP_0/inst/game/button_press
    SLICE_X12Y60         LUT3 (Prop_lut3_I0_O)        0.153     1.926 r  mb_block_i/GameIP_0/inst/game/debugging[5]_INST_0/O
                         net (fo=1, routed)           0.796     2.722    mb_block_i/gpio_deugging/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/gpio_io_i[5]
    SLICE_X13Y64         FDRE                                         r  mb_block_i/gpio_deugging/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[5].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_microblaze_clk_wiz_1_1_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    mb_block_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370     1.370 r  mb_block_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.532    mb_block_i/clk_wiz_1/inst/clk_in1_microblaze_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.689 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.102    mb_block_i/clk_wiz_1/inst/clk_out1_microblaze_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.011 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2937, routed)        1.435    -1.577    mb_block_i/gpio_deugging/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X13Y64         FDRE                                         r  mb_block_i/gpio_deugging/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[5].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 mb_block_i/GameIP_0/inst/color_instance/button_press_reg/G
                            (positive level-sensitive latch)
  Destination:            mb_block_i/gpio_deugging/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[4].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_microblaze_clk_wiz_1_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.575ns  (logic 0.749ns (47.557%)  route 0.826ns (52.443%))
  Logic Levels:           2  (LDCE=1 LUT6=1)
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y58          LDCE                         0.000     0.000 r  mb_block_i/GameIP_0/inst/color_instance/button_press_reg/G
    SLICE_X8Y58          LDCE (EnToQ_ldce_G_Q)        0.625     0.625 f  mb_block_i/GameIP_0/inst/color_instance/button_press_reg/Q
                         net (fo=4, routed)           0.826     1.451    mb_block_i/GameIP_0/inst/game/button_press
    SLICE_X13Y59         LUT6 (Prop_lut6_I0_O)        0.124     1.575 r  mb_block_i/GameIP_0/inst/game/debugging[4]_INST_0/O
                         net (fo=1, routed)           0.000     1.575    mb_block_i/gpio_deugging/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/gpio_io_i[4]
    SLICE_X13Y59         FDRE                                         r  mb_block_i/gpio_deugging/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[4].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_microblaze_clk_wiz_1_1_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    mb_block_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370     1.370 r  mb_block_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.532    mb_block_i/clk_wiz_1/inst/clk_in1_microblaze_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.689 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.102    mb_block_i/clk_wiz_1/inst/clk_out1_microblaze_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.011 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2937, routed)        1.438    -1.574    mb_block_i/gpio_deugging/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X13Y59         FDRE                                         r  mb_block_i/gpio_deugging/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[4].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 mb_block_i/GameIP_0/inst/color_instance/button_press_reg/G
                            (positive level-sensitive latch)
  Destination:            mb_block_i/gpio_deugging/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[4].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_microblaze_clk_wiz_1_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.519ns  (logic 0.223ns (42.972%)  route 0.296ns (57.028%))
  Logic Levels:           2  (LDCE=1 LUT6=1)
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y58          LDCE                         0.000     0.000 r  mb_block_i/GameIP_0/inst/color_instance/button_press_reg/G
    SLICE_X8Y58          LDCE (EnToQ_ldce_G_Q)        0.178     0.178 f  mb_block_i/GameIP_0/inst/color_instance/button_press_reg/Q
                         net (fo=4, routed)           0.296     0.474    mb_block_i/GameIP_0/inst/game/button_press
    SLICE_X13Y59         LUT6 (Prop_lut6_I0_O)        0.045     0.519 r  mb_block_i/GameIP_0/inst/game/debugging[4]_INST_0/O
                         net (fo=1, routed)           0.000     0.519    mb_block_i/gpio_deugging/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/gpio_io_i[4]
    SLICE_X13Y59         FDRE                                         r  mb_block_i/gpio_deugging/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[4].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_microblaze_clk_wiz_1_1_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    mb_block_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  mb_block_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.876    mb_block_i/clk_wiz_1/inst/clk_in1_microblaze_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.269 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.735    mb_block_i/clk_wiz_1/inst/clk_out1_microblaze_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2937, routed)        0.832    -0.874    mb_block_i/gpio_deugging/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X13Y59         FDRE                                         r  mb_block_i/gpio_deugging/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[4].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 mb_block_i/GameIP_0/inst/color_instance/button_press_reg/G
                            (positive level-sensitive latch)
  Destination:            mb_block_i/gpio_deugging/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[5].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_microblaze_clk_wiz_1_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.970ns  (logic 0.222ns (22.880%)  route 0.748ns (77.120%))
  Logic Levels:           2  (LDCE=1 LUT3=1)
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y58          LDCE                         0.000     0.000 r  mb_block_i/GameIP_0/inst/color_instance/button_press_reg/G
    SLICE_X8Y58          LDCE (EnToQ_ldce_G_Q)        0.178     0.178 r  mb_block_i/GameIP_0/inst/color_instance/button_press_reg/Q
                         net (fo=4, routed)           0.427     0.605    mb_block_i/GameIP_0/inst/game/button_press
    SLICE_X12Y60         LUT3 (Prop_lut3_I0_O)        0.044     0.649 r  mb_block_i/GameIP_0/inst/game/debugging[5]_INST_0/O
                         net (fo=1, routed)           0.321     0.970    mb_block_i/gpio_deugging/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/gpio_io_i[5]
    SLICE_X13Y64         FDRE                                         r  mb_block_i/gpio_deugging/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[5].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_microblaze_clk_wiz_1_1_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    mb_block_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  mb_block_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.876    mb_block_i/clk_wiz_1/inst/clk_in1_microblaze_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.269 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.735    mb_block_i/clk_wiz_1/inst/clk_out1_microblaze_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2937, routed)        0.828    -0.878    mb_block_i/gpio_deugging/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X13Y64         FDRE                                         r  mb_block_i/gpio_deugging/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[5].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 reset_rtl_0
                            (input port)
  Destination:            mb_block_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_microblaze_clk_wiz_1_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.086ns  (logic 0.439ns (40.367%)  route 0.648ns (59.633%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -0.872ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.872ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J2                                                0.000     0.000 r  reset_rtl_0 (IN)
                         net (fo=0)                   0.000     0.000    reset_rtl_0
    J2                   IBUF (Prop_ibuf_I_O)         0.394     0.394 r  reset_rtl_0_IBUF_inst/O
                         net (fo=1, routed)           0.648     1.041    mb_block_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/ext_reset_in
    SLICE_X51Y54         LUT2 (Prop_lut2_I1_O)        0.045     1.086 r  mb_block_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.000     1.086    mb_block_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/exr_d1
    SLICE_X51Y54         FDRE                                         r  mb_block_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_microblaze_clk_wiz_1_1_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    mb_block_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  mb_block_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.876    mb_block_i/clk_wiz_1/inst/clk_in1_microblaze_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.269 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.735    mb_block_i/clk_wiz_1/inst/clk_out1_microblaze_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2937, routed)        0.834    -0.872    mb_block_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X51Y54         FDRE                                         r  mb_block_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 uart_rtl_0_rxd
                            (input port)
  Destination:            mb_block_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_microblaze_clk_wiz_1_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.503ns  (logic 0.261ns (17.383%)  route 1.242ns (82.617%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.879ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.879ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B16                                               0.000     0.000 r  uart_rtl_0_rxd (IN)
                         net (fo=0)                   0.000     0.000    uart_rtl_0_rxd
    B16                  IBUF (Prop_ibuf_I_O)         0.261     0.261 r  uart_rtl_0_rxd_IBUF_inst/O
                         net (fo=1, routed)           1.242     1.503    mb_block_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/rx
    SLICE_X44Y62         FDRE                                         r  mb_block_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_microblaze_clk_wiz_1_1_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    mb_block_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  mb_block_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.876    mb_block_i/clk_wiz_1/inst/clk_in1_microblaze_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.269 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.735    mb_block_i/clk_wiz_1/inst/clk_out1_microblaze_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2937, routed)        0.827    -0.879    mb_block_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X44Y62         FDRE                                         r  mb_block_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 gpio_usb_int_tri_i[0]
                            (input port)
  Destination:            mb_block_i/gpio_usb_int/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[0].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_microblaze_clk_wiz_1_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.676ns  (logic 0.206ns (12.310%)  route 1.470ns (87.690%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.882ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.882ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T13                                               0.000     0.000 r  gpio_usb_int_tri_i[0] (IN)
                         net (fo=0)                   0.000     0.000    gpio_usb_int_tri_i[0]
    T13                  IBUF (Prop_ibuf_I_O)         0.206     0.206 r  gpio_usb_int_tri_i_IBUF[0]_inst/O
                         net (fo=1, routed)           1.470     1.676    mb_block_i/gpio_usb_int/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/gpio_io_i[0]
    SLICE_X38Y63         FDRE                                         r  mb_block_i/gpio_usb_int/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[0].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_microblaze_clk_wiz_1_1_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    mb_block_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  mb_block_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.876    mb_block_i/clk_wiz_1/inst/clk_in1_microblaze_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.269 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.735    mb_block_i/clk_wiz_1/inst/clk_out1_microblaze_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2937, routed)        0.824    -0.882    mb_block_i/gpio_usb_int/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X38Y63         FDRE                                         r  mb_block_i/gpio_usb_int/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[0].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out1_microblaze_clk_wiz_1_1_1
  To Clock:  clk_out1_microblaze_clk_wiz_1_1_1

Max Delay            34 Endpoints
Min Delay            34 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 mb_block_i/GameIP_0/inst/game/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_microblaze_clk_wiz_1_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_block_i/gpio_deugging/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[1].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_microblaze_clk_wiz_1_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.586ns  (logic 0.608ns (23.515%)  route 1.978ns (76.485%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.599ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.573ns
    Source Clock Delay      (SCD):    -0.974ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_microblaze_clk_wiz_1_1_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    mb_block_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  mb_block_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.673    mb_block_i/clk_wiz_1/inst/clk_in1_microblaze_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.291 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.625    mb_block_i/clk_wiz_1/inst/clk_out1_microblaze_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.529 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2937, routed)        1.555    -0.974    mb_block_i/GameIP_0/inst/game/axi_aclk
    SLICE_X13Y60         FDRE                                         r  mb_block_i/GameIP_0/inst/game/FSM_sequential_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y60         FDRE (Prop_fdre_C_Q)         0.456    -0.518 f  mb_block_i/GameIP_0/inst/game/FSM_sequential_state_reg[0]/Q
                         net (fo=18, routed)          1.506     0.988    mb_block_i/GameIP_0/inst/game/state[0]
    SLICE_X9Y59          LUT2 (Prop_lut2_I1_O)        0.152     1.140 r  mb_block_i/GameIP_0/inst/game/debugging[1]_INST_0/O
                         net (fo=1, routed)           0.471     1.612    mb_block_i/gpio_deugging/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/gpio_io_i[1]
    SLICE_X10Y59         FDRE                                         r  mb_block_i/gpio_deugging/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[1].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_microblaze_clk_wiz_1_1_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    mb_block_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370     1.370 r  mb_block_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.532    mb_block_i/clk_wiz_1/inst/clk_in1_microblaze_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.689 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.102    mb_block_i/clk_wiz_1/inst/clk_out1_microblaze_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.011 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2937, routed)        1.439    -1.573    mb_block_i/gpio_deugging/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X10Y59         FDRE                                         r  mb_block_i/gpio_deugging/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[1].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 mb_block_i/gpio_player_pos/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_microblaze_clk_wiz_1_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_block_i/gpio_deugging/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[4].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_microblaze_clk_wiz_1_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.422ns  (logic 0.704ns (29.063%)  route 1.718ns (70.937%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.597ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.574ns
    Source Clock Delay      (SCD):    -0.977ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_microblaze_clk_wiz_1_1_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    mb_block_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  mb_block_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.673    mb_block_i/clk_wiz_1/inst/clk_in1_microblaze_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.291 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.625    mb_block_i/clk_wiz_1/inst/clk_out1_microblaze_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.529 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2937, routed)        1.552    -0.977    mb_block_i/gpio_player_pos/U0/gpio_core_1/s_axi_aclk
    SLICE_X31Y57         FDRE                                         r  mb_block_i/gpio_player_pos/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y57         FDRE (Prop_fdre_C_Q)         0.456    -0.521 r  mb_block_i/gpio_player_pos/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[2]/Q
                         net (fo=4, routed)           0.917     0.396    mb_block_i/GameIP_0/inst/game/player_pos[5]
    SLICE_X14Y59         LUT6 (Prop_lut6_I2_O)        0.124     0.520 r  mb_block_i/GameIP_0/inst/game/debugging[4]_INST_0_i_1/O
                         net (fo=1, routed)           0.801     1.321    mb_block_i/GameIP_0/inst/game/debugging[4]_INST_0_i_1_n_0
    SLICE_X13Y59         LUT6 (Prop_lut6_I5_O)        0.124     1.445 r  mb_block_i/GameIP_0/inst/game/debugging[4]_INST_0/O
                         net (fo=1, routed)           0.000     1.445    mb_block_i/gpio_deugging/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/gpio_io_i[4]
    SLICE_X13Y59         FDRE                                         r  mb_block_i/gpio_deugging/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[4].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_microblaze_clk_wiz_1_1_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    mb_block_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370     1.370 r  mb_block_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.532    mb_block_i/clk_wiz_1/inst/clk_in1_microblaze_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.689 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.102    mb_block_i/clk_wiz_1/inst/clk_out1_microblaze_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.011 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2937, routed)        1.438    -1.574    mb_block_i/gpio_deugging/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X13Y59         FDRE                                         r  mb_block_i/gpio_deugging/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[4].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 mb_block_i/GameIP_0/inst/game/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_microblaze_clk_wiz_1_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_block_i/gpio_deugging/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[5].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_microblaze_clk_wiz_1_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.181ns  (logic 0.671ns (30.765%)  route 1.510ns (69.235%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.603ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.577ns
    Source Clock Delay      (SCD):    -0.974ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_microblaze_clk_wiz_1_1_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    mb_block_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  mb_block_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.673    mb_block_i/clk_wiz_1/inst/clk_in1_microblaze_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.291 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.625    mb_block_i/clk_wiz_1/inst/clk_out1_microblaze_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.529 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2937, routed)        1.555    -0.974    mb_block_i/GameIP_0/inst/game/axi_aclk
    SLICE_X12Y60         FDRE                                         r  mb_block_i/GameIP_0/inst/game/FSM_sequential_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y60         FDRE (Prop_fdre_C_Q)         0.518    -0.456 r  mb_block_i/GameIP_0/inst/game/FSM_sequential_state_reg[1]/Q
                         net (fo=18, routed)          0.714     0.258    mb_block_i/GameIP_0/inst/game/state[1]
    SLICE_X12Y60         LUT3 (Prop_lut3_I2_O)        0.153     0.411 r  mb_block_i/GameIP_0/inst/game/debugging[5]_INST_0/O
                         net (fo=1, routed)           0.796     1.207    mb_block_i/gpio_deugging/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/gpio_io_i[5]
    SLICE_X13Y64         FDRE                                         r  mb_block_i/gpio_deugging/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[5].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_microblaze_clk_wiz_1_1_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    mb_block_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370     1.370 r  mb_block_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.532    mb_block_i/clk_wiz_1/inst/clk_in1_microblaze_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.689 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.102    mb_block_i/clk_wiz_1/inst/clk_out1_microblaze_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.011 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2937, routed)        1.435    -1.577    mb_block_i/gpio_deugging/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X13Y64         FDRE                                         r  mb_block_i/gpio_deugging/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[5].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 mb_block_i/GameIP_0/inst/game/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_microblaze_clk_wiz_1_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_block_i/gpio_deugging/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[0].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_microblaze_clk_wiz_1_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.989ns  (logic 0.580ns (29.162%)  route 1.409ns (70.838%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.599ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.573ns
    Source Clock Delay      (SCD):    -0.974ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_microblaze_clk_wiz_1_1_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    mb_block_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  mb_block_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.673    mb_block_i/clk_wiz_1/inst/clk_in1_microblaze_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.291 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.625    mb_block_i/clk_wiz_1/inst/clk_out1_microblaze_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.529 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2937, routed)        1.555    -0.974    mb_block_i/GameIP_0/inst/game/axi_aclk
    SLICE_X13Y60         FDRE                                         r  mb_block_i/GameIP_0/inst/game/FSM_sequential_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y60         FDRE (Prop_fdre_C_Q)         0.456    -0.518 r  mb_block_i/GameIP_0/inst/game/FSM_sequential_state_reg[0]/Q
                         net (fo=18, routed)          1.118     0.600    mb_block_i/GameIP_0/inst/game/state[0]
    SLICE_X11Y60         LUT2 (Prop_lut2_I0_O)        0.124     0.724 r  mb_block_i/GameIP_0/inst/game/debugging[0]_INST_0/O
                         net (fo=1, routed)           0.291     1.015    mb_block_i/gpio_deugging/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/gpio_io_i[0]
    SLICE_X11Y60         FDRE                                         r  mb_block_i/gpio_deugging/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[0].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_microblaze_clk_wiz_1_1_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    mb_block_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370     1.370 r  mb_block_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.532    mb_block_i/clk_wiz_1/inst/clk_in1_microblaze_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.689 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.102    mb_block_i/clk_wiz_1/inst/clk_out1_microblaze_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.011 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2937, routed)        1.439    -1.573    mb_block_i/gpio_deugging/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X11Y60         FDRE                                         r  mb_block_i/gpio_deugging/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[0].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 mb_block_i/gpio_player_pos/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_microblaze_clk_wiz_1_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_block_i/gpio_deugging/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[8].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_microblaze_clk_wiz_1_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.874ns  (logic 0.456ns (24.329%)  route 1.418ns (75.671%))
  Logic Levels:           0  
  Clock Path Skew:        -0.597ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.574ns
    Source Clock Delay      (SCD):    -0.977ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_microblaze_clk_wiz_1_1_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    mb_block_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  mb_block_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.673    mb_block_i/clk_wiz_1/inst/clk_in1_microblaze_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.291 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.625    mb_block_i/clk_wiz_1/inst/clk_out1_microblaze_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.529 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2937, routed)        1.552    -0.977    mb_block_i/gpio_player_pos/U0/gpio_core_1/s_axi_aclk
    SLICE_X31Y57         FDRE                                         r  mb_block_i/gpio_player_pos/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y57         FDRE (Prop_fdre_C_Q)         0.456    -0.521 r  mb_block_i/gpio_player_pos/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[7]/Q
                         net (fo=4, routed)           1.418     0.897    mb_block_i/gpio_deugging/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/gpio_io_i[8]
    SLICE_X15Y60         FDRE                                         r  mb_block_i/gpio_deugging/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[8].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_microblaze_clk_wiz_1_1_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    mb_block_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370     1.370 r  mb_block_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.532    mb_block_i/clk_wiz_1/inst/clk_in1_microblaze_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.689 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.102    mb_block_i/clk_wiz_1/inst/clk_out1_microblaze_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.011 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2937, routed)        1.438    -1.574    mb_block_i/gpio_deugging/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X15Y60         FDRE                                         r  mb_block_i/gpio_deugging/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[8].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 mb_block_i/GameIP_0/inst/game/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_microblaze_clk_wiz_1_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_block_i/gpio_deugging/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[16].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_microblaze_clk_wiz_1_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.637ns  (logic 0.580ns (35.430%)  route 1.057ns (64.570%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.600ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.574ns
    Source Clock Delay      (SCD):    -0.974ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_microblaze_clk_wiz_1_1_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    mb_block_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  mb_block_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.673    mb_block_i/clk_wiz_1/inst/clk_in1_microblaze_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.291 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.625    mb_block_i/clk_wiz_1/inst/clk_out1_microblaze_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.529 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2937, routed)        1.555    -0.974    mb_block_i/GameIP_0/inst/game/axi_aclk
    SLICE_X13Y60         FDRE                                         r  mb_block_i/GameIP_0/inst/game/FSM_sequential_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y60         FDRE (Prop_fdre_C_Q)         0.456    -0.518 f  mb_block_i/GameIP_0/inst/game/FSM_sequential_state_reg[0]/Q
                         net (fo=18, routed)          0.692     0.174    mb_block_i/GameIP_0/inst/game/state[0]
    SLICE_X13Y60         LUT2 (Prop_lut2_I0_O)        0.124     0.298 r  mb_block_i/GameIP_0/inst/game/debugging[16]_INST_0/O
                         net (fo=5, routed)           0.365     0.663    mb_block_i/gpio_deugging/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/gpio_io_i[16]
    SLICE_X12Y60         FDRE                                         r  mb_block_i/gpio_deugging/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[16].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_microblaze_clk_wiz_1_1_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    mb_block_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370     1.370 r  mb_block_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.532    mb_block_i/clk_wiz_1/inst/clk_in1_microblaze_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.689 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.102    mb_block_i/clk_wiz_1/inst/clk_out1_microblaze_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.011 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2937, routed)        1.438    -1.574    mb_block_i/gpio_deugging/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X12Y60         FDRE                                         r  mb_block_i/gpio_deugging/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[16].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMA/CLK
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_microblaze_clk_wiz_1_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_nc_narrow_pipe.doutb_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_microblaze_clk_wiz_1_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.344ns  (logic 1.344ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        -0.601ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.491ns
    Source Clock Delay      (SCD):    -0.890ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_microblaze_clk_wiz_1_1_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    mb_block_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  mb_block_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.673    mb_block_i/clk_wiz_1/inst/clk_in1_microblaze_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.291 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.625    mb_block_i/clk_wiz_1/inst/clk_out1_microblaze_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.529 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2937, routed)        1.639    -0.890    mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/WCLK
    SLICE_X2Y48          RAMD32                                       r  mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMA/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y48          RAMD32 (Prop_ramd32_CLK_O)
                                                      1.344     0.454 r  mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMA/O
                         net (fo=1, routed)           0.000     0.454    mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_nc_narrow_pipe.doutb_reg_reg0[0]
    SLICE_X2Y48          FDRE                                         r  mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_nc_narrow_pipe.doutb_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_microblaze_clk_wiz_1_1_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    mb_block_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370     1.370 r  mb_block_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.532    mb_block_i/clk_wiz_1/inst/clk_in1_microblaze_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.689 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.102    mb_block_i/clk_wiz_1/inst/clk_out1_microblaze_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.011 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2937, routed)        1.520    -1.491    mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clkb
    SLICE_X2Y48          FDRE                                         r  mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_nc_narrow_pipe.doutb_reg_reg[0]/C

Slack:                    inf
  Source:                 mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMB/CLK
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_microblaze_clk_wiz_1_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_nc_narrow_pipe.doutb_reg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_microblaze_clk_wiz_1_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.343ns  (logic 1.343ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        -0.601ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.491ns
    Source Clock Delay      (SCD):    -0.890ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_microblaze_clk_wiz_1_1_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    mb_block_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  mb_block_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.673    mb_block_i/clk_wiz_1/inst/clk_in1_microblaze_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.291 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.625    mb_block_i/clk_wiz_1/inst/clk_out1_microblaze_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.529 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2937, routed)        1.639    -0.890    mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/WCLK
    SLICE_X2Y48          RAMD32                                       r  mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMB/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y48          RAMD32 (Prop_ramd32_CLK_O)
                                                      1.343     0.453 r  mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMB/O
                         net (fo=1, routed)           0.000     0.453    mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_nc_narrow_pipe.doutb_reg_reg0[2]
    SLICE_X2Y48          FDRE                                         r  mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_nc_narrow_pipe.doutb_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_microblaze_clk_wiz_1_1_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    mb_block_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370     1.370 r  mb_block_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.532    mb_block_i/clk_wiz_1/inst/clk_in1_microblaze_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.689 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.102    mb_block_i/clk_wiz_1/inst/clk_out1_microblaze_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.011 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2937, routed)        1.520    -1.491    mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clkb
    SLICE_X2Y48          FDRE                                         r  mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_nc_narrow_pipe.doutb_reg_reg[2]/C

Slack:                    inf
  Source:                 mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMA/CLK
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_microblaze_clk_wiz_1_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_nc_narrow_pipe.doutb_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_microblaze_clk_wiz_1_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.344ns  (logic 1.344ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        -0.600ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.494ns
    Source Clock Delay      (SCD):    -0.894ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_microblaze_clk_wiz_1_1_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    mb_block_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  mb_block_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.673    mb_block_i/clk_wiz_1/inst/clk_in1_microblaze_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.291 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.625    mb_block_i/clk_wiz_1/inst/clk_out1_microblaze_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.529 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2937, routed)        1.635    -0.894    mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/WCLK
    SLICE_X6Y43          RAMD32                                       r  mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMA/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y43          RAMD32 (Prop_ramd32_CLK_O)
                                                      1.344     0.450 r  mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMA/O
                         net (fo=1, routed)           0.000     0.450    mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_nc_narrow_pipe.doutb_reg_reg0[0]
    SLICE_X6Y43          FDRE                                         r  mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_nc_narrow_pipe.doutb_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_microblaze_clk_wiz_1_1_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    mb_block_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370     1.370 r  mb_block_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.532    mb_block_i/clk_wiz_1/inst/clk_in1_microblaze_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.689 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.102    mb_block_i/clk_wiz_1/inst/clk_out1_microblaze_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.011 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2937, routed)        1.517    -1.494    mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clkb
    SLICE_X6Y43          FDRE                                         r  mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_nc_narrow_pipe.doutb_reg_reg[0]/C

Slack:                    inf
  Source:                 mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMB/CLK
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_microblaze_clk_wiz_1_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_nc_narrow_pipe.doutb_reg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_microblaze_clk_wiz_1_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.343ns  (logic 1.343ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        -0.600ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.494ns
    Source Clock Delay      (SCD):    -0.894ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_microblaze_clk_wiz_1_1_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    mb_block_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  mb_block_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.673    mb_block_i/clk_wiz_1/inst/clk_in1_microblaze_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.291 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.625    mb_block_i/clk_wiz_1/inst/clk_out1_microblaze_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.529 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2937, routed)        1.635    -0.894    mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/WCLK
    SLICE_X6Y43          RAMD32                                       r  mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMB/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y43          RAMD32 (Prop_ramd32_CLK_O)
                                                      1.343     0.449 r  mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMB/O
                         net (fo=1, routed)           0.000     0.449    mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_nc_narrow_pipe.doutb_reg_reg0[2]
    SLICE_X6Y43          FDRE                                         r  mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_nc_narrow_pipe.doutb_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_microblaze_clk_wiz_1_1_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    mb_block_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370     1.370 r  mb_block_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.532    mb_block_i/clk_wiz_1/inst/clk_in1_microblaze_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.689 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.102    mb_block_i/clk_wiz_1/inst/clk_out1_microblaze_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.011 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2937, routed)        1.517    -1.494    mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clkb
    SLICE_X6Y43          FDRE                                         r  mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_nc_narrow_pipe.doutb_reg_reg[2]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 mb_block_i/GameIP_0/inst/game/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_microblaze_clk_wiz_1_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_block_i/gpio_deugging/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[4].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_microblaze_clk_wiz_1_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.755ns  (logic 0.467ns (61.825%)  route 0.288ns (38.175%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.600ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.974ns
    Source Clock Delay      (SCD):    -1.574ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_microblaze_clk_wiz_1_1_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    mb_block_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370     1.370 r  mb_block_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.532    mb_block_i/clk_wiz_1/inst/clk_in1_microblaze_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.689 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.102    mb_block_i/clk_wiz_1/inst/clk_out1_microblaze_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.011 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2937, routed)        1.438    -1.574    mb_block_i/GameIP_0/inst/game/axi_aclk
    SLICE_X13Y60         FDRE                                         r  mb_block_i/GameIP_0/inst/game/FSM_sequential_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y60         FDRE (Prop_fdre_C_Q)         0.367    -1.207 r  mb_block_i/GameIP_0/inst/game/FSM_sequential_state_reg[0]/Q
                         net (fo=18, routed)          0.288    -0.918    mb_block_i/GameIP_0/inst/game/state[0]
    SLICE_X13Y59         LUT6 (Prop_lut6_I2_O)        0.100    -0.818 r  mb_block_i/GameIP_0/inst/game/debugging[4]_INST_0/O
                         net (fo=1, routed)           0.000    -0.818    mb_block_i/gpio_deugging/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/gpio_io_i[4]
    SLICE_X13Y59         FDRE                                         r  mb_block_i/gpio_deugging/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[4].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_microblaze_clk_wiz_1_1_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    mb_block_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  mb_block_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.673    mb_block_i/clk_wiz_1/inst/clk_in1_microblaze_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.291 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.625    mb_block_i/clk_wiz_1/inst/clk_out1_microblaze_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.529 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2937, routed)        1.555    -0.974    mb_block_i/gpio_deugging/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X13Y59         FDRE                                         r  mb_block_i/gpio_deugging/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[4].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_microblaze_clk_wiz_1_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_rd_inst/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_microblaze_clk_wiz_1_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.734ns  (logic 0.367ns (49.990%)  route 0.367ns (50.010%))
  Logic Levels:           0  
  Clock Path Skew:        0.602ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.890ns
    Source Clock Delay      (SCD):    -1.492ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_microblaze_clk_wiz_1_1_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    mb_block_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370     1.370 r  mb_block_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.532    mb_block_i/clk_wiz_1/inst/clk_in1_microblaze_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.689 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.102    mb_block_i/clk_wiz_1/inst/clk_out1_microblaze_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.011 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2937, routed)        1.519    -1.492    mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wr_clk
    SLICE_X1Y46          FDRE                                         r  mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y46          FDRE (Prop_fdre_C_Q)         0.367    -1.125 r  mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_wr_rst_ic_reg/Q
                         net (fo=2, routed)           0.367    -0.758    mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_rd_inst/src_rst
    SLICE_X3Y47          FDRE                                         r  mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_rd_inst/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_microblaze_clk_wiz_1_1_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    mb_block_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  mb_block_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.673    mb_block_i/clk_wiz_1/inst/clk_in1_microblaze_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.291 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.625    mb_block_i/clk_wiz_1/inst/clk_out1_microblaze_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.529 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2937, routed)        1.639    -0.890    mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_rd_inst/dest_clk
    SLICE_X3Y47          FDRE                                         r  mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_rd_inst/syncstages_ff_reg[0]/C

Slack:                    inf
  Source:                 mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_microblaze_clk_wiz_1_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_wr_inst/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_microblaze_clk_wiz_1_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.759ns  (logic 0.418ns (55.036%)  route 0.341ns (44.964%))
  Logic Levels:           0  
  Clock Path Skew:        0.601ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.893ns
    Source Clock Delay      (SCD):    -1.494ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_microblaze_clk_wiz_1_1_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    mb_block_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370     1.370 r  mb_block_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.532    mb_block_i/clk_wiz_1/inst/clk_in1_microblaze_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.689 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.102    mb_block_i/clk_wiz_1/inst/clk_out1_microblaze_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.011 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2937, routed)        1.517    -1.494    mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/rd_clk
    SLICE_X2Y39          FDRE                                         r  mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y39          FDRE (Prop_fdre_C_Q)         0.418    -1.076 r  mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg/Q
                         net (fo=28, routed)          0.341    -0.734    mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_wr_inst/src_rst
    SLICE_X2Y39          FDRE                                         r  mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_wr_inst/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_microblaze_clk_wiz_1_1_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    mb_block_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  mb_block_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.673    mb_block_i/clk_wiz_1/inst/clk_in1_microblaze_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.291 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.625    mb_block_i/clk_wiz_1/inst/clk_out1_microblaze_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.529 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2937, routed)        1.636    -0.893    mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_wr_inst/dest_clk
    SLICE_X2Y39          FDRE                                         r  mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_wr_inst/syncstages_ff_reg[0]/C

Slack:                    inf
  Source:                 mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_microblaze_clk_wiz_1_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_wr_inst/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_microblaze_clk_wiz_1_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.784ns  (logic 0.367ns (46.802%)  route 0.417ns (53.198%))
  Logic Levels:           0  
  Clock Path Skew:        0.601ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.890ns
    Source Clock Delay      (SCD):    -1.491ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_microblaze_clk_wiz_1_1_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    mb_block_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370     1.370 r  mb_block_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.532    mb_block_i/clk_wiz_1/inst/clk_in1_microblaze_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.689 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.102    mb_block_i/clk_wiz_1/inst/clk_out1_microblaze_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.011 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2937, routed)        1.520    -1.491    mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/rd_clk
    SLICE_X3Y48          FDRE                                         r  mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y48          FDRE (Prop_fdre_C_Q)         0.367    -1.124 r  mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg/Q
                         net (fo=34, routed)          0.417    -0.707    mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_wr_inst/src_rst
    SLICE_X3Y47          FDRE                                         r  mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_wr_inst/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_microblaze_clk_wiz_1_1_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    mb_block_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  mb_block_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.673    mb_block_i/clk_wiz_1/inst/clk_in1_microblaze_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.291 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.625    mb_block_i/clk_wiz_1/inst/clk_out1_microblaze_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.529 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2937, routed)        1.639    -0.890    mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_wr_inst/dest_clk
    SLICE_X3Y47          FDRE                                         r  mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_wr_inst/syncstages_ff_reg[0]/C

Slack:                    inf
  Source:                 mb_block_i/gpio_player_pos/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_microblaze_clk_wiz_1_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_block_i/gpio_deugging/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[12].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_microblaze_clk_wiz_1_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.872ns  (logic 0.367ns (42.092%)  route 0.505ns (57.908%))
  Logic Levels:           0  
  Clock Path Skew:        0.600ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.974ns
    Source Clock Delay      (SCD):    -1.574ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_microblaze_clk_wiz_1_1_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    mb_block_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370     1.370 r  mb_block_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.532    mb_block_i/clk_wiz_1/inst/clk_in1_microblaze_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.689 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.102    mb_block_i/clk_wiz_1/inst/clk_out1_microblaze_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.011 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2937, routed)        1.438    -1.574    mb_block_i/gpio_player_pos/U0/gpio_core_1/s_axi_aclk
    SLICE_X15Y59         FDRE                                         r  mb_block_i/gpio_player_pos/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y59         FDRE (Prop_fdre_C_Q)         0.367    -1.207 r  mb_block_i/gpio_player_pos/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[3]/Q
                         net (fo=4, routed)           0.505    -0.702    mb_block_i/gpio_deugging/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/gpio_io_i[12]
    SLICE_X12Y59         FDRE                                         r  mb_block_i/gpio_deugging/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[12].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_microblaze_clk_wiz_1_1_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    mb_block_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  mb_block_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.673    mb_block_i/clk_wiz_1/inst/clk_in1_microblaze_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.291 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.625    mb_block_i/clk_wiz_1/inst/clk_out1_microblaze_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.529 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2937, routed)        1.555    -0.974    mb_block_i/gpio_deugging/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X12Y59         FDRE                                         r  mb_block_i/gpio_deugging/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[12].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 mb_block_i/gpio_player_pos/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_microblaze_clk_wiz_1_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_block_i/gpio_deugging/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[11].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_microblaze_clk_wiz_1_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.880ns  (logic 0.337ns (38.309%)  route 0.543ns (61.691%))
  Logic Levels:           0  
  Clock Path Skew:        0.597ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.977ns
    Source Clock Delay      (SCD):    -1.574ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_microblaze_clk_wiz_1_1_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    mb_block_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370     1.370 r  mb_block_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.532    mb_block_i/clk_wiz_1/inst/clk_in1_microblaze_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.689 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.102    mb_block_i/clk_wiz_1/inst/clk_out1_microblaze_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.011 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2937, routed)        1.438    -1.574    mb_block_i/gpio_player_pos/U0/gpio_core_1/s_axi_aclk
    SLICE_X15Y59         FDRE                                         r  mb_block_i/gpio_player_pos/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y59         FDRE (Prop_fdre_C_Q)         0.337    -1.237 r  mb_block_i/gpio_player_pos/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[4]/Q
                         net (fo=4, routed)           0.543    -0.694    mb_block_i/gpio_deugging/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/gpio_io_i[11]
    SLICE_X14Y64         FDRE                                         r  mb_block_i/gpio_deugging/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[11].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_microblaze_clk_wiz_1_1_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    mb_block_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  mb_block_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.673    mb_block_i/clk_wiz_1/inst/clk_in1_microblaze_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.291 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.625    mb_block_i/clk_wiz_1/inst/clk_out1_microblaze_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.529 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2937, routed)        1.552    -0.977    mb_block_i/gpio_deugging/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X14Y64         FDRE                                         r  mb_block_i/gpio_deugging/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[11].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 mb_block_i/gpio_player_pos/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_microblaze_clk_wiz_1_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_block_i/gpio_deugging/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[13].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_microblaze_clk_wiz_1_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.919ns  (logic 0.367ns (39.949%)  route 0.552ns (60.051%))
  Logic Levels:           0  
  Clock Path Skew:        0.599ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.979ns
    Source Clock Delay      (SCD):    -1.578ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_microblaze_clk_wiz_1_1_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    mb_block_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370     1.370 r  mb_block_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.532    mb_block_i/clk_wiz_1/inst/clk_in1_microblaze_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.689 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.102    mb_block_i/clk_wiz_1/inst/clk_out1_microblaze_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.011 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2937, routed)        1.434    -1.578    mb_block_i/gpio_player_pos/U0/gpio_core_1/s_axi_aclk
    SLICE_X31Y57         FDRE                                         r  mb_block_i/gpio_player_pos/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y57         FDRE (Prop_fdre_C_Q)         0.367    -1.211 r  mb_block_i/gpio_player_pos/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[2]/Q
                         net (fo=4, routed)           0.552    -0.659    mb_block_i/gpio_deugging/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/gpio_io_i[13]
    SLICE_X29Y62         FDRE                                         r  mb_block_i/gpio_deugging/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[13].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_microblaze_clk_wiz_1_1_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    mb_block_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  mb_block_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.673    mb_block_i/clk_wiz_1/inst/clk_in1_microblaze_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.291 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.625    mb_block_i/clk_wiz_1/inst/clk_out1_microblaze_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.529 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2937, routed)        1.550    -0.979    mb_block_i/gpio_deugging/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X29Y62         FDRE                                         r  mb_block_i/gpio_deugging/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[13].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_microblaze_clk_wiz_1_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_rd_inst/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_microblaze_clk_wiz_1_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.863ns  (logic 0.418ns (48.415%)  route 0.445ns (51.585%))
  Logic Levels:           0  
  Clock Path Skew:        0.601ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.893ns
    Source Clock Delay      (SCD):    -1.494ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_microblaze_clk_wiz_1_1_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    mb_block_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370     1.370 r  mb_block_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.532    mb_block_i/clk_wiz_1/inst/clk_in1_microblaze_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.689 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.102    mb_block_i/clk_wiz_1/inst/clk_out1_microblaze_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.011 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2937, routed)        1.517    -1.494    mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wr_clk
    SLICE_X2Y40          FDRE                                         r  mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y40          FDRE (Prop_fdre_C_Q)         0.418    -1.076 r  mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_wr_rst_ic_reg/Q
                         net (fo=2, routed)           0.445    -0.631    mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_rd_inst/src_rst
    SLICE_X2Y40          FDRE                                         r  mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_rd_inst/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_microblaze_clk_wiz_1_1_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    mb_block_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  mb_block_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.673    mb_block_i/clk_wiz_1/inst/clk_in1_microblaze_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.291 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.625    mb_block_i/clk_wiz_1/inst/clk_out1_microblaze_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.529 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2937, routed)        1.636    -0.893    mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_rd_inst/dest_clk
    SLICE_X2Y40          FDRE                                         r  mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_rd_inst/syncstages_ff_reg[0]/C

Slack:                    inf
  Source:                 mb_block_i/gpio_player_pos/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_microblaze_clk_wiz_1_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_block_i/gpio_deugging/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[14].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_microblaze_clk_wiz_1_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.976ns  (logic 0.367ns (37.594%)  route 0.609ns (62.406%))
  Logic Levels:           0  
  Clock Path Skew:        0.595ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.979ns
    Source Clock Delay      (SCD):    -1.574ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_microblaze_clk_wiz_1_1_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    mb_block_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370     1.370 r  mb_block_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.532    mb_block_i/clk_wiz_1/inst/clk_in1_microblaze_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.689 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.102    mb_block_i/clk_wiz_1/inst/clk_out1_microblaze_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.011 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2937, routed)        1.438    -1.574    mb_block_i/gpio_player_pos/U0/gpio_core_1/s_axi_aclk
    SLICE_X15Y59         FDRE                                         r  mb_block_i/gpio_player_pos/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y59         FDRE (Prop_fdre_C_Q)         0.367    -1.207 r  mb_block_i/gpio_player_pos/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[1]/Q
                         net (fo=4, routed)           0.609    -0.597    mb_block_i/gpio_deugging/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/gpio_io_i[14]
    SLICE_X13Y65         FDRE                                         r  mb_block_i/gpio_deugging/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[14].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_microblaze_clk_wiz_1_1_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    mb_block_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  mb_block_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.673    mb_block_i/clk_wiz_1/inst/clk_in1_microblaze_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.291 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.625    mb_block_i/clk_wiz_1/inst/clk_out1_microblaze_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.529 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2937, routed)        1.550    -0.979    mb_block_i/gpio_deugging/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X13Y65         FDRE                                         r  mb_block_i/gpio_deugging/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[14].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 mb_block_i/rst_clk_wiz_1_100M/U0/FDRE_inst/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_microblaze_clk_wiz_1_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/Synchronize.use_sync_reset.sync_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_microblaze_clk_wiz_1_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        1.045ns  (logic 0.518ns (49.551%)  route 0.527ns (50.449%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.600ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.970ns
    Source Clock Delay      (SCD):    -1.570ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_microblaze_clk_wiz_1_1_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    mb_block_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370     1.370 r  mb_block_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.532    mb_block_i/clk_wiz_1/inst/clk_in1_microblaze_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.689 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.102    mb_block_i/clk_wiz_1/inst/clk_out1_microblaze_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.011 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2937, routed)        1.442    -1.570    mb_block_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X52Y53         FDRE                                         r  mb_block_i/rst_clk_wiz_1_100M/U0/FDRE_inst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y53         FDRE (Prop_fdre_C_Q)         0.418    -1.152 r  mb_block_i/rst_clk_wiz_1_100M/U0/FDRE_inst/Q
                         net (fo=1, routed)           0.527    -0.624    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/Reset
    SLICE_X52Y53         LUT2 (Prop_lut2_I0_O)        0.100    -0.524 r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/Synchronize.use_sync_reset.sync[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.524    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/reset_temp
    SLICE_X52Y53         FDRE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/Synchronize.use_sync_reset.sync_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_microblaze_clk_wiz_1_1_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    mb_block_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  mb_block_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.673    mb_block_i/clk_wiz_1/inst/clk_in1_microblaze_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.291 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.625    mb_block_i/clk_wiz_1/inst/clk_out1_microblaze_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.529 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2937, routed)        1.559    -0.970    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/Clk
    SLICE_X52Y53         FDRE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/Synchronize.use_sync_reset.sync_reg[1]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  To Clock:  clk_out1_microblaze_clk_wiz_1_1_1

Max Delay            39 Endpoints
Min Delay            39 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CLK
                            (rising edge-triggered cell SRL16E clocked by mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Dbg_Inhibit_EX_FDRSE/Using_FPGA.Native/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_microblaze_clk_wiz_1_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.172ns  (logic 3.257ns (62.968%)  route 1.915ns (37.032%))
  Logic Levels:           4  (CARRY4=3 LUT6=1)
  Clock Path Skew:        -4.811ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.562ns
    Source Clock Delay      (SCD):    3.249ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.593     1.593    mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     1.689 r  mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.559     3.249    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Dbg_Clk
    SLICE_X42Y34         SRL16E                                       r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y34         SRL16E (Prop_srl16e_CLK_Q)
                                                      1.617     4.866 r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/Q
                         net (fo=1, routed)           0.718     5.584    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].MUXCY_I/SRL16_Sel_7
    SLICE_X47Y37         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.860     6.444 r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].MUXCY_I/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     6.444    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[4].MUXCY_I/carry_4
    SLICE_X47Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.558 r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[4].MUXCY_I/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     6.558    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/The_First_BreakPoints.MUXCY_Post/carry_0
    SLICE_X47Y39         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.293     6.851 r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/The_First_BreakPoints.MUXCY_Post/Using_FPGA.Native_CARRY4/CO[0]
                         net (fo=2, routed)           0.436     7.287    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/The_First_BreakPoints.MUXCY_Post/Hit
    SLICE_X47Y39         LUT6 (Prop_lut6_I2_O)        0.373     7.660 r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/The_First_BreakPoints.MUXCY_Post/Using_FPGA.Native_i_3/O
                         net (fo=3, routed)           0.761     8.421    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Dbg_Inhibit_EX_FDRSE/Using_FPGA.Native_3
    SLICE_X48Y40         FDRE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Dbg_Inhibit_EX_FDRSE/Using_FPGA.Native/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_microblaze_clk_wiz_1_1_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    mb_block_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370     1.370 r  mb_block_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.532    mb_block_i/clk_wiz_1/inst/clk_in1_microblaze_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.689 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.102    mb_block_i/clk_wiz_1/inst/clk_out1_microblaze_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.011 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2937, routed)        1.449    -1.562    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Dbg_Inhibit_EX_FDRSE/Clk
    SLICE_X48Y40         FDRE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Dbg_Inhibit_EX_FDRSE/Using_FPGA.Native/C

Slack:                    inf
  Source:                 mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CLK
                            (rising edge-triggered cell SRL16E clocked by mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Stop_Instr_Fetch_FDRSE/Using_FPGA.Native/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_microblaze_clk_wiz_1_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.065ns  (logic 3.381ns (66.748%)  route 1.684ns (33.252%))
  Logic Levels:           5  (CARRY4=3 LUT2=1 LUT6=1)
  Clock Path Skew:        -4.811ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.562ns
    Source Clock Delay      (SCD):    3.249ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.593     1.593    mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     1.689 r  mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.559     3.249    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Dbg_Clk
    SLICE_X42Y34         SRL16E                                       r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y34         SRL16E (Prop_srl16e_CLK_Q)
                                                      1.617     4.866 r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/Q
                         net (fo=1, routed)           0.718     5.584    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].MUXCY_I/SRL16_Sel_7
    SLICE_X47Y37         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.860     6.444 r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].MUXCY_I/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     6.444    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[4].MUXCY_I/carry_4
    SLICE_X47Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.558 r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[4].MUXCY_I/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     6.558    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/The_First_BreakPoints.MUXCY_Post/carry_0
    SLICE_X47Y39         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.293     6.851 r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/The_First_BreakPoints.MUXCY_Post/Using_FPGA.Native_CARRY4/CO[0]
                         net (fo=2, routed)           0.436     7.287    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/The_First_BreakPoints.MUXCY_Post/Hit
    SLICE_X47Y39         LUT6 (Prop_lut6_I2_O)        0.373     7.660 r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/The_First_BreakPoints.MUXCY_Post/Using_FPGA.Native_i_3/O
                         net (fo=3, routed)           0.530     8.190    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/The_First_BreakPoints.MUXCY_Post/Area_Debug_Control.force_stop_cmd_hold_reg
    SLICE_X49Y40         LUT2 (Prop_lut2_I1_O)        0.124     8.314 r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/The_First_BreakPoints.MUXCY_Post/Using_FPGA.Native_i_2__5/O
                         net (fo=1, routed)           0.000     8.314    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Stop_Instr_Fetch_FDRSE/Using_FPGA.Native_3
    SLICE_X49Y40         FDRE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Stop_Instr_Fetch_FDRSE/Using_FPGA.Native/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_microblaze_clk_wiz_1_1_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    mb_block_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370     1.370 r  mb_block_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.532    mb_block_i/clk_wiz_1/inst/clk_in1_microblaze_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.689 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.102    mb_block_i/clk_wiz_1/inst/clk_out1_microblaze_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.011 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2937, routed)        1.449    -1.562    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Stop_Instr_Fetch_FDRSE/Clk
    SLICE_X49Y40         FDRE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Stop_Instr_Fetch_FDRSE/Using_FPGA.Native/C

Slack:                    inf
  Source:                 mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CLK
                            (rising edge-triggered cell SRL16E clocked by mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Stop_CPU_FDRSE/Using_FPGA.Native/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_microblaze_clk_wiz_1_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.968ns  (logic 3.257ns (65.563%)  route 1.711ns (34.437%))
  Logic Levels:           4  (CARRY4=3 LUT6=1)
  Clock Path Skew:        -4.814ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.565ns
    Source Clock Delay      (SCD):    3.249ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.593     1.593    mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     1.689 r  mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.559     3.249    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Dbg_Clk
    SLICE_X42Y34         SRL16E                                       r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y34         SRL16E (Prop_srl16e_CLK_Q)
                                                      1.617     4.866 r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/Q
                         net (fo=1, routed)           0.718     5.584    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].MUXCY_I/SRL16_Sel_7
    SLICE_X47Y37         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.860     6.444 r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].MUXCY_I/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     6.444    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[4].MUXCY_I/carry_4
    SLICE_X47Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.558 r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[4].MUXCY_I/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     6.558    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/The_First_BreakPoints.MUXCY_Post/carry_0
    SLICE_X47Y39         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.293     6.851 r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/The_First_BreakPoints.MUXCY_Post/Using_FPGA.Native_CARRY4/CO[0]
                         net (fo=2, routed)           0.436     7.287    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/The_First_BreakPoints.MUXCY_Post/Hit
    SLICE_X47Y39         LUT6 (Prop_lut6_I2_O)        0.373     7.660 r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/The_First_BreakPoints.MUXCY_Post/Using_FPGA.Native_i_3/O
                         net (fo=3, routed)           0.556     8.216    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Stop_CPU_FDRSE/Using_FPGA.Native_1
    SLICE_X47Y40         FDRE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Stop_CPU_FDRSE/Using_FPGA.Native/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_microblaze_clk_wiz_1_1_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    mb_block_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370     1.370 r  mb_block_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.532    mb_block_i/clk_wiz_1/inst/clk_in1_microblaze_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.689 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.102    mb_block_i/clk_wiz_1/inst/clk_out1_microblaze_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.011 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2937, routed)        1.446    -1.565    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Stop_CPU_FDRSE/Clk
    SLICE_X47Y40         FDRE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Stop_CPU_FDRSE/Using_FPGA.Native/C

Slack:                    inf
  Source:                 mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CLK
                            (rising edge-triggered cell SRL16E clocked by mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Locking_Dbg_Hit.dbg_hit_i_1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_microblaze_clk_wiz_1_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.602ns  (logic 2.884ns (80.068%)  route 0.718ns (19.932%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        -4.814ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.565ns
    Source Clock Delay      (SCD):    3.249ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.593     1.593    mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     1.689 r  mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.559     3.249    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Dbg_Clk
    SLICE_X42Y34         SRL16E                                       r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y34         SRL16E (Prop_srl16e_CLK_Q)
                                                      1.617     4.866 r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/Q
                         net (fo=1, routed)           0.718     5.584    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].MUXCY_I/SRL16_Sel_7
    SLICE_X47Y37         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.860     6.444 r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].MUXCY_I/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     6.444    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[4].MUXCY_I/carry_4
    SLICE_X47Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.558 r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[4].MUXCY_I/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     6.558    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/The_First_BreakPoints.MUXCY_Post/carry_0
    SLICE_X47Y39         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.293     6.851 r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/The_First_BreakPoints.MUXCY_Post/Using_FPGA.Native_CARRY4/CO[0]
                         net (fo=2, routed)           0.000     6.851    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I_n_2
    SLICE_X47Y39         FDRE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Locking_Dbg_Hit.dbg_hit_i_1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_microblaze_clk_wiz_1_1_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    mb_block_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370     1.370 r  mb_block_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.532    mb_block_i/clk_wiz_1/inst/clk_in1_microblaze_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.689 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.102    mb_block_i/clk_wiz_1/inst/clk_out1_microblaze_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.011 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2937, routed)        1.446    -1.565    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Clk
    SLICE_X47Y39         FDRE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Locking_Dbg_Hit.dbg_hit_i_1_reg[0]/C

Slack:                    inf
  Source:                 mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[14].SRL16E_I/Use_unisim.MB_SRL16E_I1/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_microblaze_clk_wiz_1_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.558ns  (logic 0.664ns (25.958%)  route 1.894ns (74.042%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -4.824ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.568ns
    Source Clock Delay      (SCD):    3.256ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.593     1.593    mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     1.689 r  mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.566     3.256    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X50Y35         FDRE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y35         FDRE (Prop_fdre_C_Q)         0.518     3.774 r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[14]/Q
                         net (fo=2, routed)           1.163     4.936    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/instr_mux_I1/Mux_LD.LD_inst/Mux_Loop[14].I_MUX_LUT6/Using_FPGA.Native/I1
    SLICE_X50Y35         LUT5 (Prop_lut5_I1_O)        0.146     5.082 r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/instr_mux_I1/Mux_LD.LD_inst/Mux_Loop[14].I_MUX_LUT6/Using_FPGA.Native/LUT5/O
                         net (fo=1, routed)           0.731     5.814    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[14].SRL16E_I/Y[0]
    SLICE_X46Y35         SRL16E                                       r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[14].SRL16E_I/Use_unisim.MB_SRL16E_I1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_microblaze_clk_wiz_1_1_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    mb_block_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370     1.370 r  mb_block_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.532    mb_block_i/clk_wiz_1/inst/clk_in1_microblaze_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.689 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.102    mb_block_i/clk_wiz_1/inst/clk_out1_microblaze_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.011 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2937, routed)        1.443    -1.568    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[14].SRL16E_I/Clk
    SLICE_X46Y35         SRL16E                                       r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[14].SRL16E_I/Use_unisim.MB_SRL16E_I1/CLK

Slack:                    inf
  Source:                 mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[6].SRL16E_I/Use_unisim.MB_SRL16E_I1/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_microblaze_clk_wiz_1_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.550ns  (logic 0.610ns (23.921%)  route 1.940ns (76.079%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -4.823ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.566ns
    Source Clock Delay      (SCD):    3.257ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.593     1.593    mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     1.689 r  mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.567     3.257    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X48Y38         FDRE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y38         FDRE (Prop_fdre_C_Q)         0.456     3.713 r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[6]/Q
                         net (fo=2, routed)           1.090     4.803    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/instr_mux_I1/Mux_LD.LD_inst/Mux_Loop[6].I_MUX_LUT6/Using_FPGA.Native/I1
    SLICE_X48Y38         LUT5 (Prop_lut5_I1_O)        0.154     4.957 r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/instr_mux_I1/Mux_LD.LD_inst/Mux_Loop[6].I_MUX_LUT6/Using_FPGA.Native/LUT5/O
                         net (fo=1, routed)           0.850     5.807    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[6].SRL16E_I/Y[0]
    SLICE_X46Y38         SRL16E                                       r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[6].SRL16E_I/Use_unisim.MB_SRL16E_I1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_microblaze_clk_wiz_1_1_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    mb_block_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370     1.370 r  mb_block_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.532    mb_block_i/clk_wiz_1/inst/clk_in1_microblaze_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.689 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.102    mb_block_i/clk_wiz_1/inst/clk_out1_microblaze_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.011 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2937, routed)        1.445    -1.566    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[6].SRL16E_I/Clk
    SLICE_X46Y38         SRL16E                                       r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[6].SRL16E_I/Use_unisim.MB_SRL16E_I1/CLK

Slack:                    inf
  Source:                 mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[4].SRL16E_I/Use_unisim.MB_SRL16E_I1/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_microblaze_clk_wiz_1_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.543ns  (logic 0.744ns (29.252%)  route 1.799ns (70.748%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -4.822ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.566ns
    Source Clock Delay      (SCD):    3.256ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.593     1.593    mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     1.689 r  mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.566     3.256    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X49Y37         FDRE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y37         FDRE (Prop_fdre_C_Q)         0.419     3.675 r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[4]/Q
                         net (fo=2, routed)           1.083     4.757    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/instr_mux_I1/Mux_LD.LD_inst/Mux_Loop[4].I_MUX_LUT6/Using_FPGA.Native/I1
    SLICE_X49Y37         LUT5 (Prop_lut5_I1_O)        0.325     5.082 r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/instr_mux_I1/Mux_LD.LD_inst/Mux_Loop[4].I_MUX_LUT6/Using_FPGA.Native/LUT5/O
                         net (fo=1, routed)           0.717     5.799    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[4].SRL16E_I/Y[0]
    SLICE_X46Y38         SRL16E                                       r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[4].SRL16E_I/Use_unisim.MB_SRL16E_I1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_microblaze_clk_wiz_1_1_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    mb_block_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370     1.370 r  mb_block_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.532    mb_block_i/clk_wiz_1/inst/clk_in1_microblaze_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.689 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.102    mb_block_i/clk_wiz_1/inst/clk_out1_microblaze_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.011 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2937, routed)        1.445    -1.566    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[4].SRL16E_I/Clk
    SLICE_X46Y38         SRL16E                                       r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[4].SRL16E_I/Use_unisim.MB_SRL16E_I1/CLK

Slack:                    inf
  Source:                 mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[19].SRL16E_I/Use_unisim.MB_SRL16E_I1/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_microblaze_clk_wiz_1_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.462ns  (logic 0.580ns (23.562%)  route 1.882ns (76.438%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -4.825ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.569ns
    Source Clock Delay      (SCD):    3.256ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.593     1.593    mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     1.689 r  mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.566     3.256    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X49Y37         FDRE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y37         FDRE (Prop_fdre_C_Q)         0.456     3.712 r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[19]/Q
                         net (fo=2, routed)           0.982     4.693    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/instr_mux_I1/Mux_LD.LD_inst/Mux_Loop[3].I_MUX_LUT6/Using_FPGA.Native/I3
    SLICE_X48Y38         LUT6 (Prop_lut6_I3_O)        0.124     4.817 r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/instr_mux_I1/Mux_LD.LD_inst/Mux_Loop[3].I_MUX_LUT6/Using_FPGA.Native/LUT6/O
                         net (fo=1, routed)           0.900     5.717    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[19].SRL16E_I/Y[0]
    SLICE_X46Y34         SRL16E                                       r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[19].SRL16E_I/Use_unisim.MB_SRL16E_I1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_microblaze_clk_wiz_1_1_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    mb_block_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370     1.370 r  mb_block_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.532    mb_block_i/clk_wiz_1/inst/clk_in1_microblaze_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.689 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.102    mb_block_i/clk_wiz_1/inst/clk_out1_microblaze_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.011 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2937, routed)        1.442    -1.569    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[19].SRL16E_I/Clk
    SLICE_X46Y34         SRL16E                                       r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[19].SRL16E_I/Use_unisim.MB_SRL16E_I1/CLK

Slack:                    inf
  Source:                 mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[0].SRL16E_I/Use_unisim.MB_SRL16E_I1/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_microblaze_clk_wiz_1_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.406ns  (logic 0.608ns (25.266%)  route 1.798ns (74.734%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -4.821ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.565ns
    Source Clock Delay      (SCD):    3.256ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.593     1.593    mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     1.689 r  mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.566     3.256    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X51Y36         FDRE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y36         FDRE (Prop_fdre_C_Q)         0.456     3.712 r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[0]/Q
                         net (fo=2, routed)           1.177     4.888    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/instr_mux_I1/Mux_LD.LD_inst/Mux_Loop[0].I_MUX_LUT6/Using_FPGA.Native/I1
    SLICE_X51Y36         LUT5 (Prop_lut5_I1_O)        0.152     5.040 r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/instr_mux_I1/Mux_LD.LD_inst/Mux_Loop[0].I_MUX_LUT6/Using_FPGA.Native/LUT5/O
                         net (fo=1, routed)           0.622     5.662    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[0].SRL16E_I/Y[0]
    SLICE_X52Y34         SRL16E                                       r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[0].SRL16E_I/Use_unisim.MB_SRL16E_I1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_microblaze_clk_wiz_1_1_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    mb_block_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370     1.370 r  mb_block_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.532    mb_block_i/clk_wiz_1/inst/clk_in1_microblaze_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.689 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.102    mb_block_i/clk_wiz_1/inst/clk_out1_microblaze_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.011 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2937, routed)        1.446    -1.565    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[0].SRL16E_I/Clk
    SLICE_X52Y34         SRL16E                                       r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[0].SRL16E_I/Use_unisim.MB_SRL16E_I1/CLK

Slack:                    inf
  Source:                 mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[8].SRL16E_I/Use_unisim.MB_SRL16E_I1/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_microblaze_clk_wiz_1_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.367ns  (logic 0.664ns (28.057%)  route 1.703ns (71.943%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -4.817ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.563ns
    Source Clock Delay      (SCD):    3.254ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.593     1.593    mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     1.689 r  mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.564     3.254    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X50Y34         FDRE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y34         FDRE (Prop_fdre_C_Q)         0.518     3.772 r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[8]/Q
                         net (fo=2, routed)           1.083     4.855    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/instr_mux_I1/Mux_LD.LD_inst/Mux_Loop[8].I_MUX_LUT6/Using_FPGA.Native/I1
    SLICE_X50Y34         LUT5 (Prop_lut5_I1_O)        0.146     5.001 r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/instr_mux_I1/Mux_LD.LD_inst/Mux_Loop[8].I_MUX_LUT6/Using_FPGA.Native/LUT5/O
                         net (fo=1, routed)           0.619     5.620    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[8].SRL16E_I/Y[0]
    SLICE_X52Y37         SRL16E                                       r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[8].SRL16E_I/Use_unisim.MB_SRL16E_I1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_microblaze_clk_wiz_1_1_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    mb_block_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370     1.370 r  mb_block_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.532    mb_block_i/clk_wiz_1/inst/clk_in1_microblaze_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.689 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.102    mb_block_i/clk_wiz_1/inst/clk_out1_microblaze_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.011 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2937, routed)        1.448    -1.563    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[8].SRL16E_I/Clk
    SLICE_X52Y37         SRL16E                                       r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[8].SRL16E_I/Use_unisim.MB_SRL16E_I1/CLK





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.Instr_Insert_Reg_En_1_reg/C
                            (rising edge-triggered cell FDRE clocked by mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.new_dbg_instr_shifting_CLK_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_microblaze_clk_wiz_1_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.253ns  (logic 0.141ns (55.730%)  route 0.112ns (44.270%))
  Logic Levels:           0  
  Clock Path Skew:        -2.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.872ns
    Source Clock Delay      (SCD):    1.185ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.594     0.594    mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.620 r  mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         0.565     1.185    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X49Y42         FDRE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.Instr_Insert_Reg_En_1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y42         FDRE (Prop_fdre_C_Q)         0.141     1.326 r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.Instr_Insert_Reg_En_1_reg/Q
                         net (fo=1, routed)           0.112     1.438    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.Instr_Insert_Reg_En_1
    SLICE_X49Y41         FDRE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.new_dbg_instr_shifting_CLK_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_microblaze_clk_wiz_1_1_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    mb_block_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  mb_block_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.876    mb_block_i/clk_wiz_1/inst/clk_in1_microblaze_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.269 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.735    mb_block_i/clk_wiz_1/inst/clk_out1_microblaze_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2937, routed)        0.835    -0.872    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Clk
    SLICE_X49Y41         FDRE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.new_dbg_instr_shifting_CLK_reg/C

Slack:                    inf
  Source:                 mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.capture_1_reg/C
                            (rising edge-triggered cell FDRE clocked by mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/running_clock_reg/CLR
                            (removal check against rising-edge clock clk_out1_microblaze_clk_wiz_1_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.318ns  (logic 0.141ns (44.340%)  route 0.177ns (55.660%))
  Logic Levels:           0  
  Clock Path Skew:        -2.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.871ns
    Source Clock Delay      (SCD):    1.186ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.594     0.594    mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.620 r  mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         0.566     1.186    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X48Y46         FDRE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.capture_1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y46         FDRE (Prop_fdre_C_Q)         0.141     1.327 f  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.capture_1_reg/Q
                         net (fo=1, routed)           0.177     1.504    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/running_clock_rst
    SLICE_X49Y46         FDCE                                         f  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/running_clock_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_microblaze_clk_wiz_1_1_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    mb_block_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  mb_block_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.876    mb_block_i/clk_wiz_1/inst/clk_in1_microblaze_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.269 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.735    mb_block_i/clk_wiz_1/inst/clk_out1_microblaze_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2937, routed)        0.836    -0.871    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Clk
    SLICE_X49Y46         FDCE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/running_clock_reg/C

Slack:                    inf
  Source:                 mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.New_Dbg_Instr2_TCK_reg/C
                            (rising edge-triggered cell FDRE clocked by mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.sync_sample/sync_bits[6].sync_bit/Synchronize.use_sync_reset.sync_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_microblaze_clk_wiz_1_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.343ns  (logic 0.141ns (41.162%)  route 0.202ns (58.838%))
  Logic Levels:           0  
  Clock Path Skew:        -2.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.875ns
    Source Clock Delay      (SCD):    1.182ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.594     0.594    mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.620 r  mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         0.562     1.182    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X49Y36         FDRE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.New_Dbg_Instr2_TCK_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y36         FDRE (Prop_fdre_C_Q)         0.141     1.323 r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.New_Dbg_Instr2_TCK_reg/Q
                         net (fo=1, routed)           0.202     1.524    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.sync_sample/sync_bits[6].sync_bit/Synchronize.use_sync_reset.sync_reg[1]_0[0]
    SLICE_X48Y37         FDRE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.sync_sample/sync_bits[6].sync_bit/Synchronize.use_sync_reset.sync_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_microblaze_clk_wiz_1_1_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    mb_block_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  mb_block_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.876    mb_block_i/clk_wiz_1/inst/clk_in1_microblaze_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.269 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.735    mb_block_i/clk_wiz_1/inst/clk_out1_microblaze_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2937, routed)        0.832    -0.875    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.sync_sample/sync_bits[6].sync_bit/Clk
    SLICE_X48Y37         FDRE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.sync_sample/sync_bits[6].sync_bit/Synchronize.use_sync_reset.sync_reg[1]/C

Slack:                    inf
  Source:                 mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[25].SRL16E_I/Use_unisim.MB_SRL16E_I1/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_microblaze_clk_wiz_1_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.538ns  (logic 0.186ns (34.554%)  route 0.352ns (65.446%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -2.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.876ns
    Source Clock Delay      (SCD):    1.182ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.594     0.594    mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.620 r  mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         0.562     1.182    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X51Y36         FDRE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y36         FDRE (Prop_fdre_C_Q)         0.141     1.323 r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[25]/Q
                         net (fo=2, routed)           0.195     1.518    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/instr_mux_I1/Mux_LD.LD_inst/Mux_Loop[9].I_MUX_LUT6/Using_FPGA.Native/I3
    SLICE_X51Y36         LUT6 (Prop_lut6_I3_O)        0.045     1.563 r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/instr_mux_I1/Mux_LD.LD_inst/Mux_Loop[9].I_MUX_LUT6/Using_FPGA.Native/LUT6/O
                         net (fo=1, routed)           0.157     1.720    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[25].SRL16E_I/Y[0]
    SLICE_X52Y34         SRL16E                                       r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[25].SRL16E_I/Use_unisim.MB_SRL16E_I1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_microblaze_clk_wiz_1_1_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    mb_block_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  mb_block_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.876    mb_block_i/clk_wiz_1/inst/clk_in1_microblaze_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.269 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.735    mb_block_i/clk_wiz_1/inst/clk_out1_microblaze_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2937, routed)        0.831    -0.876    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[25].SRL16E_I/Clk
    SLICE_X52Y34         SRL16E                                       r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[25].SRL16E_I/Use_unisim.MB_SRL16E_I1/CLK

Slack:                    inf
  Source:                 mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[24].SRL16E_I/Use_unisim.MB_SRL16E_I1/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_microblaze_clk_wiz_1_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.566ns  (logic 0.209ns (36.939%)  route 0.357ns (63.061%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -2.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.876ns
    Source Clock Delay      (SCD):    1.182ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.594     0.594    mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.620 r  mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         0.562     1.182    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X50Y34         FDRE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y34         FDRE (Prop_fdre_C_Q)         0.164     1.346 r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[24]/Q
                         net (fo=2, routed)           0.254     1.600    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/instr_mux_I1/Mux_LD.LD_inst/Mux_Loop[8].I_MUX_LUT6/Using_FPGA.Native/I3
    SLICE_X50Y34         LUT6 (Prop_lut6_I3_O)        0.045     1.645 r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/instr_mux_I1/Mux_LD.LD_inst/Mux_Loop[8].I_MUX_LUT6/Using_FPGA.Native/LUT6/O
                         net (fo=1, routed)           0.102     1.748    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[24].SRL16E_I/Y[0]
    SLICE_X52Y34         SRL16E                                       r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[24].SRL16E_I/Use_unisim.MB_SRL16E_I1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_microblaze_clk_wiz_1_1_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    mb_block_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  mb_block_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.876    mb_block_i/clk_wiz_1/inst/clk_in1_microblaze_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.269 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.735    mb_block_i/clk_wiz_1/inst/clk_out1_microblaze_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2937, routed)        0.831    -0.876    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[24].SRL16E_I/Clk
    SLICE_X52Y34         SRL16E                                       r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[24].SRL16E_I/Use_unisim.MB_SRL16E_I1/CLK

Slack:                    inf
  Source:                 mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[29].SRL16E_I/Use_unisim.MB_SRL16E_I1/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_microblaze_clk_wiz_1_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.615ns  (logic 0.186ns (30.263%)  route 0.429ns (69.737%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -2.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.874ns
    Source Clock Delay      (SCD):    1.184ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.594     0.594    mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.620 r  mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         0.564     1.184    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X48Y38         FDRE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y38         FDRE (Prop_fdre_C_Q)         0.141     1.325 r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[29]/Q
                         net (fo=2, routed)           0.209     1.534    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/instr_mux_I1/Mux_LD.LD_inst/Mux_Loop[13].I_MUX_LUT6/Using_FPGA.Native/I3
    SLICE_X48Y38         LUT6 (Prop_lut6_I3_O)        0.045     1.579 r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/instr_mux_I1/Mux_LD.LD_inst/Mux_Loop[13].I_MUX_LUT6/Using_FPGA.Native/LUT6/O
                         net (fo=1, routed)           0.219     1.798    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[29].SRL16E_I/Y[0]
    SLICE_X52Y37         SRL16E                                       r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[29].SRL16E_I/Use_unisim.MB_SRL16E_I1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_microblaze_clk_wiz_1_1_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    mb_block_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  mb_block_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.876    mb_block_i/clk_wiz_1/inst/clk_in1_microblaze_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.269 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.735    mb_block_i/clk_wiz_1/inst/clk_out1_microblaze_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2937, routed)        0.833    -0.874    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[29].SRL16E_I/Clk
    SLICE_X52Y37         SRL16E                                       r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[29].SRL16E_I/Use_unisim.MB_SRL16E_I1/CLK

Slack:                    inf
  Source:                 mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[12].SRL16E_I/Use_unisim.MB_SRL16E_I1/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_microblaze_clk_wiz_1_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.660ns  (logic 0.185ns (28.011%)  route 0.475ns (71.989%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -2.060ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.878ns
    Source Clock Delay      (SCD):    1.182ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.594     0.594    mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.620 r  mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         0.562     1.182    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X49Y34         FDRE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y34         FDRE (Prop_fdre_C_Q)         0.141     1.323 r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[12]/Q
                         net (fo=2, routed)           0.362     1.685    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/instr_mux_I1/Mux_LD.LD_inst/Mux_Loop[12].I_MUX_LUT6/Using_FPGA.Native/I1
    SLICE_X47Y34         LUT5 (Prop_lut5_I1_O)        0.044     1.729 r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/instr_mux_I1/Mux_LD.LD_inst/Mux_Loop[12].I_MUX_LUT6/Using_FPGA.Native/LUT5/O
                         net (fo=1, routed)           0.114     1.842    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[12].SRL16E_I/Y[0]
    SLICE_X46Y35         SRL16E                                       r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[12].SRL16E_I/Use_unisim.MB_SRL16E_I1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_microblaze_clk_wiz_1_1_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    mb_block_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  mb_block_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.876    mb_block_i/clk_wiz_1/inst/clk_in1_microblaze_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.269 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.735    mb_block_i/clk_wiz_1/inst/clk_out1_microblaze_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2937, routed)        0.829    -0.878    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[12].SRL16E_I/Clk
    SLICE_X46Y35         SRL16E                                       r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[12].SRL16E_I/Use_unisim.MB_SRL16E_I1/CLK

Slack:                    inf
  Source:                 mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[9].SRL16E_I/Use_unisim.MB_SRL16E_I1/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_microblaze_clk_wiz_1_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.670ns  (logic 0.184ns (27.476%)  route 0.486ns (72.524%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -2.056ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.874ns
    Source Clock Delay      (SCD):    1.182ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.594     0.594    mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.620 r  mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         0.562     1.182    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X51Y35         FDRE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y35         FDRE (Prop_fdre_C_Q)         0.141     1.323 r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[9]/Q
                         net (fo=2, routed)           0.327     1.650    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/instr_mux_I1/Mux_LD.LD_inst/Mux_Loop[9].I_MUX_LUT6/Using_FPGA.Native/I1
    SLICE_X51Y36         LUT5 (Prop_lut5_I1_O)        0.043     1.693 r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/instr_mux_I1/Mux_LD.LD_inst/Mux_Loop[9].I_MUX_LUT6/Using_FPGA.Native/LUT5/O
                         net (fo=1, routed)           0.159     1.851    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[9].SRL16E_I/Y[0]
    SLICE_X52Y37         SRL16E                                       r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[9].SRL16E_I/Use_unisim.MB_SRL16E_I1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_microblaze_clk_wiz_1_1_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    mb_block_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  mb_block_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.876    mb_block_i/clk_wiz_1/inst/clk_in1_microblaze_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.269 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.735    mb_block_i/clk_wiz_1/inst/clk_out1_microblaze_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2937, routed)        0.833    -0.874    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[9].SRL16E_I/Clk
    SLICE_X52Y37         SRL16E                                       r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[9].SRL16E_I/Use_unisim.MB_SRL16E_I1/CLK

Slack:                    inf
  Source:                 mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[21].SRL16E_I/Use_unisim.MB_SRL16E_I1/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_microblaze_clk_wiz_1_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.671ns  (logic 0.186ns (27.715%)  route 0.485ns (72.285%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -2.060ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.877ns
    Source Clock Delay      (SCD):    1.183ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.594     0.594    mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.620 r  mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         0.563     1.183    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X49Y37         FDRE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y37         FDRE (Prop_fdre_C_Q)         0.141     1.324 r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[21]/Q
                         net (fo=2, routed)           0.195     1.519    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/instr_mux_I1/Mux_LD.LD_inst/Mux_Loop[5].I_MUX_LUT6/Using_FPGA.Native/I3
    SLICE_X49Y37         LUT6 (Prop_lut6_I3_O)        0.045     1.564 r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/instr_mux_I1/Mux_LD.LD_inst/Mux_Loop[5].I_MUX_LUT6/Using_FPGA.Native/LUT6/O
                         net (fo=1, routed)           0.290     1.854    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[21].SRL16E_I/Y[0]
    SLICE_X46Y37         SRL16E                                       r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[21].SRL16E_I/Use_unisim.MB_SRL16E_I1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_microblaze_clk_wiz_1_1_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    mb_block_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  mb_block_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.876    mb_block_i/clk_wiz_1/inst/clk_in1_microblaze_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.269 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.735    mb_block_i/clk_wiz_1/inst/clk_out1_microblaze_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2937, routed)        0.830    -0.877    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[21].SRL16E_I/Clk
    SLICE_X46Y37         SRL16E                                       r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[21].SRL16E_I/Use_unisim.MB_SRL16E_I1/CLK

Slack:                    inf
  Source:                 mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[22].SRL16E_I/Use_unisim.MB_SRL16E_I1/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_microblaze_clk_wiz_1_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.680ns  (logic 0.186ns (27.354%)  route 0.494ns (72.646%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -2.061ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.877ns
    Source Clock Delay      (SCD):    1.184ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.594     0.594    mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.620 r  mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         0.564     1.184    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X48Y38         FDRE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y38         FDRE (Prop_fdre_C_Q)         0.141     1.325 r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[22]/Q
                         net (fo=2, routed)           0.260     1.584    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/instr_mux_I1/Mux_LD.LD_inst/Mux_Loop[6].I_MUX_LUT6/Using_FPGA.Native/I3
    SLICE_X48Y38         LUT6 (Prop_lut6_I3_O)        0.045     1.629 r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/instr_mux_I1/Mux_LD.LD_inst/Mux_Loop[6].I_MUX_LUT6/Using_FPGA.Native/LUT6/O
                         net (fo=1, routed)           0.234     1.864    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[22].SRL16E_I/Y[0]
    SLICE_X46Y37         SRL16E                                       r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[22].SRL16E_I/Use_unisim.MB_SRL16E_I1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_microblaze_clk_wiz_1_1_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    mb_block_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  mb_block_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.876    mb_block_i/clk_wiz_1/inst/clk_in1_microblaze_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.269 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.735    mb_block_i/clk_wiz_1/inst/clk_out1_microblaze_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2937, routed)        0.830    -0.877    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[22].SRL16E_I/Clk
    SLICE_X46Y37         SRL16E                                       r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[22].SRL16E_I/Use_unisim.MB_SRL16E_I1/CLK





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  To Clock:  clk_out1_microblaze_clk_wiz_1_1_1

Max Delay            19 Endpoints
Min Delay            19 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg/C
                            (rising edge-triggered cell FDRE clocked by mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_block_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_microblaze_clk_wiz_1_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.445ns  (logic 0.642ns (44.429%)  route 0.803ns (55.571%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -4.821ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.570ns
    Source Clock Delay      (SCD):    3.251ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.595     1.595    mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096     1.691 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.560     3.251    mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X50Y50         FDRE                                         r  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y50         FDRE (Prop_fdre_C_Q)         0.518     3.769 r  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg/Q
                         net (fo=3, routed)           0.803     4.572    mb_block_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/mb_debug_sys_rst
    SLICE_X51Y54         LUT2 (Prop_lut2_I0_O)        0.124     4.696 r  mb_block_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.000     4.696    mb_block_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/exr_d1
    SLICE_X51Y54         FDRE                                         r  mb_block_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_microblaze_clk_wiz_1_1_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    mb_block_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370     1.370 r  mb_block_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.532    mb_block_i/clk_wiz_1/inst/clk_in1_microblaze_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.689 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.102    mb_block_i/clk_wiz_1/inst/clk_out1_microblaze_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.011 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2937, routed)        1.442    -1.570    mb_block_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X51Y54         FDRE                                         r  mb_block_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Dbg_Inhibit_EX_FDRSE/Using_FPGA.Native/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_microblaze_clk_wiz_1_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.637ns  (logic 0.828ns (22.765%)  route 2.809ns (77.235%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -4.821ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.562ns
    Source Clock Delay      (SCD):    3.259ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.595     1.595    mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096     1.691 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.567     3.259    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Update
    SLICE_X49Y38         FDRE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y38         FDRE (Prop_fdre_C_Q)         0.456     3.715 r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[8]/Q
                         net (fo=1, routed)           0.801     4.516    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[31].SRL16E_I/Area_Debug_Control.dbg_brki_hit_i_2
    SLICE_X47Y39         LUT6 (Prop_lut6_I0_O)        0.124     4.640 r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[31].SRL16E_I/Area_Debug_Control.dbg_brki_hit_i_4/O
                         net (fo=1, routed)           0.738     5.378    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[21].SRL16E_I/Area_Debug_Control.dbg_brki_hit_reg
    SLICE_X46Y39         LUT5 (Prop_lut5_I1_O)        0.124     5.502 r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[21].SRL16E_I/Area_Debug_Control.dbg_brki_hit_i_2/O
                         net (fo=2, routed)           0.509     6.011    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/The_First_BreakPoints.MUXCY_Post/Using_FPGA.Native_2
    SLICE_X47Y39         LUT6 (Prop_lut6_I5_O)        0.124     6.135 r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/The_First_BreakPoints.MUXCY_Post/Using_FPGA.Native_i_3/O
                         net (fo=3, routed)           0.761     6.896    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Dbg_Inhibit_EX_FDRSE/Using_FPGA.Native_3
    SLICE_X48Y40         FDRE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Dbg_Inhibit_EX_FDRSE/Using_FPGA.Native/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_microblaze_clk_wiz_1_1_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    mb_block_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370     1.370 r  mb_block_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.532    mb_block_i/clk_wiz_1/inst/clk_in1_microblaze_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.689 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.102    mb_block_i/clk_wiz_1/inst/clk_out1_microblaze_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.011 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2937, routed)        1.449    -1.562    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Dbg_Inhibit_EX_FDRSE/Clk
    SLICE_X48Y40         FDRE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Dbg_Inhibit_EX_FDRSE/Using_FPGA.Native/C

Slack:                    inf
  Source:                 mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Stop_Instr_Fetch_FDRSE/Using_FPGA.Native/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_microblaze_clk_wiz_1_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.530ns  (logic 0.952ns (26.968%)  route 2.578ns (73.032%))
  Logic Levels:           4  (LUT2=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -4.821ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.562ns
    Source Clock Delay      (SCD):    3.259ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.595     1.595    mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096     1.691 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.567     3.259    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Update
    SLICE_X49Y38         FDRE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y38         FDRE (Prop_fdre_C_Q)         0.456     3.715 r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[8]/Q
                         net (fo=1, routed)           0.801     4.516    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[31].SRL16E_I/Area_Debug_Control.dbg_brki_hit_i_2
    SLICE_X47Y39         LUT6 (Prop_lut6_I0_O)        0.124     4.640 r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[31].SRL16E_I/Area_Debug_Control.dbg_brki_hit_i_4/O
                         net (fo=1, routed)           0.738     5.378    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[21].SRL16E_I/Area_Debug_Control.dbg_brki_hit_reg
    SLICE_X46Y39         LUT5 (Prop_lut5_I1_O)        0.124     5.502 r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[21].SRL16E_I/Area_Debug_Control.dbg_brki_hit_i_2/O
                         net (fo=2, routed)           0.509     6.011    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/The_First_BreakPoints.MUXCY_Post/Using_FPGA.Native_2
    SLICE_X47Y39         LUT6 (Prop_lut6_I5_O)        0.124     6.135 r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/The_First_BreakPoints.MUXCY_Post/Using_FPGA.Native_i_3/O
                         net (fo=3, routed)           0.530     6.665    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/The_First_BreakPoints.MUXCY_Post/Area_Debug_Control.force_stop_cmd_hold_reg
    SLICE_X49Y40         LUT2 (Prop_lut2_I1_O)        0.124     6.789 r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/The_First_BreakPoints.MUXCY_Post/Using_FPGA.Native_i_2__5/O
                         net (fo=1, routed)           0.000     6.789    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Stop_Instr_Fetch_FDRSE/Using_FPGA.Native_3
    SLICE_X49Y40         FDRE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Stop_Instr_Fetch_FDRSE/Using_FPGA.Native/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_microblaze_clk_wiz_1_1_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    mb_block_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370     1.370 r  mb_block_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.532    mb_block_i/clk_wiz_1/inst/clk_in1_microblaze_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.689 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.102    mb_block_i/clk_wiz_1/inst/clk_out1_microblaze_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.011 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2937, routed)        1.449    -1.562    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Stop_Instr_Fetch_FDRSE/Clk
    SLICE_X49Y40         FDRE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Stop_Instr_Fetch_FDRSE/Using_FPGA.Native/C

Slack:                    inf
  Source:                 mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Stop_CPU_FDRSE/Using_FPGA.Native/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_microblaze_clk_wiz_1_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.432ns  (logic 0.828ns (24.123%)  route 2.604ns (75.877%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -4.824ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.565ns
    Source Clock Delay      (SCD):    3.259ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.595     1.595    mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096     1.691 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.567     3.259    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Update
    SLICE_X49Y38         FDRE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y38         FDRE (Prop_fdre_C_Q)         0.456     3.715 r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[8]/Q
                         net (fo=1, routed)           0.801     4.516    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[31].SRL16E_I/Area_Debug_Control.dbg_brki_hit_i_2
    SLICE_X47Y39         LUT6 (Prop_lut6_I0_O)        0.124     4.640 r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[31].SRL16E_I/Area_Debug_Control.dbg_brki_hit_i_4/O
                         net (fo=1, routed)           0.738     5.378    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[21].SRL16E_I/Area_Debug_Control.dbg_brki_hit_reg
    SLICE_X46Y39         LUT5 (Prop_lut5_I1_O)        0.124     5.502 r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[21].SRL16E_I/Area_Debug_Control.dbg_brki_hit_i_2/O
                         net (fo=2, routed)           0.509     6.011    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/The_First_BreakPoints.MUXCY_Post/Using_FPGA.Native_2
    SLICE_X47Y39         LUT6 (Prop_lut6_I5_O)        0.124     6.135 r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/The_First_BreakPoints.MUXCY_Post/Using_FPGA.Native_i_3/O
                         net (fo=3, routed)           0.556     6.691    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Stop_CPU_FDRSE/Using_FPGA.Native_1
    SLICE_X47Y40         FDRE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Stop_CPU_FDRSE/Using_FPGA.Native/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_microblaze_clk_wiz_1_1_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    mb_block_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370     1.370 r  mb_block_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.532    mb_block_i/clk_wiz_1/inst/clk_in1_microblaze_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.689 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.102    mb_block_i/clk_wiz_1/inst/clk_out1_microblaze_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.011 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2937, routed)        1.446    -1.565    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Stop_CPU_FDRSE/Clk
    SLICE_X47Y40         FDRE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Stop_CPU_FDRSE/Using_FPGA.Native/C

Slack:                    inf
  Source:                 mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.dbg_brki_hit_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_microblaze_clk_wiz_1_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.004ns  (logic 0.828ns (27.567%)  route 2.176ns (72.433%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -4.822ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.563ns
    Source Clock Delay      (SCD):    3.259ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.595     1.595    mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096     1.691 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.567     3.259    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Update
    SLICE_X49Y38         FDRE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y38         FDRE (Prop_fdre_C_Q)         0.456     3.715 r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[8]/Q
                         net (fo=1, routed)           0.801     4.516    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[31].SRL16E_I/Area_Debug_Control.dbg_brki_hit_i_2
    SLICE_X47Y39         LUT6 (Prop_lut6_I0_O)        0.124     4.640 r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[31].SRL16E_I/Area_Debug_Control.dbg_brki_hit_i_4/O
                         net (fo=1, routed)           0.738     5.378    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[21].SRL16E_I/Area_Debug_Control.dbg_brki_hit_reg
    SLICE_X46Y39         LUT5 (Prop_lut5_I1_O)        0.124     5.502 r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[21].SRL16E_I/Area_Debug_Control.dbg_brki_hit_i_2/O
                         net (fo=2, routed)           0.637     6.138    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Using_FPGA.of_PipeRun_MuxCY_1/Area_Debug_Control.dbg_brki_hit_reg
    SLICE_X46Y45         LUT3 (Prop_lut3_I2_O)        0.124     6.262 r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Using_FPGA.of_PipeRun_MuxCY_1/Area_Debug_Control.dbg_brki_hit_i_1/O
                         net (fo=1, routed)           0.000     6.262    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/dbg_brki_hit0
    SLICE_X46Y45         FDRE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.dbg_brki_hit_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_microblaze_clk_wiz_1_1_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    mb_block_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370     1.370 r  mb_block_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.532    mb_block_i/clk_wiz_1/inst/clk_in1_microblaze_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.689 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.102    mb_block_i/clk_wiz_1/inst/clk_out1_microblaze_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.011 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2937, routed)        1.448    -1.563    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Clk
    SLICE_X46Y45         FDRE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.dbg_brki_hit_reg/C

Slack:                    inf
  Source:                 mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Locking_Dbg_Hit.dbg_hit_i_1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_microblaze_clk_wiz_1_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.016ns  (logic 1.443ns (71.568%)  route 0.573ns (28.432%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        -4.824ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.565ns
    Source Clock Delay      (SCD):    3.259ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.595     1.595    mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096     1.691 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.567     3.259    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Update
    SLICE_X49Y38         FDRE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y38         FDRE (Prop_fdre_C_Q)         0.456     3.715 r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[0]/Q
                         net (fo=4, routed)           0.573     4.288    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].MUXCY_I/Using_FPGA.Native_0
    SLICE_X47Y37         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     4.868 r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].MUXCY_I/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     4.868    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[4].MUXCY_I/carry_4
    SLICE_X47Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.982 r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[4].MUXCY_I/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     4.982    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/The_First_BreakPoints.MUXCY_Post/carry_0
    SLICE_X47Y39         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.293     5.275 r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/The_First_BreakPoints.MUXCY_Post/Using_FPGA.Native_CARRY4/CO[0]
                         net (fo=2, routed)           0.000     5.275    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I_n_2
    SLICE_X47Y39         FDRE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Locking_Dbg_Hit.dbg_hit_i_1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_microblaze_clk_wiz_1_1_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    mb_block_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370     1.370 r  mb_block_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.532    mb_block_i/clk_wiz_1/inst/clk_in1_microblaze_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.689 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.102    mb_block_i/clk_wiz_1/inst/clk_out1_microblaze_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.011 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2937, routed)        1.446    -1.565    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Clk
    SLICE_X47Y39         FDRE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Locking_Dbg_Hit.dbg_hit_i_1_reg[0]/C

Slack:                    inf
  Source:                 mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Stop_CPU_FDRSE/Using_FPGA.Native/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_microblaze_clk_wiz_1_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.768ns  (logic 0.580ns (32.807%)  route 1.188ns (67.193%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -4.824ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.565ns
    Source Clock Delay      (SCD):    3.259ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.595     1.595    mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096     1.691 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.567     3.259    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Update
    SLICE_X49Y38         FDRE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y38         FDRE (Prop_fdre_C_Q)         0.456     3.715 f  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[0]/Q
                         net (fo=4, routed)           0.568     4.282    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Stop_CPU_FDRSE/Using_FPGA.Native_5
    SLICE_X49Y40         LUT5 (Prop_lut5_I2_O)        0.124     4.406 r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Stop_CPU_FDRSE/Using_FPGA.Native_i_1__83/O
                         net (fo=1, routed)           0.620     5.027    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Stop_CPU_FDRSE/Using_FPGA.Native_i_1__83_n_0
    SLICE_X47Y40         FDRE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Stop_CPU_FDRSE/Using_FPGA.Native/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_microblaze_clk_wiz_1_1_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    mb_block_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370     1.370 r  mb_block_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.532    mb_block_i/clk_wiz_1/inst/clk_in1_microblaze_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.689 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.102    mb_block_i/clk_wiz_1/inst/clk_out1_microblaze_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.011 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2937, routed)        1.446    -1.565    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Stop_CPU_FDRSE/Clk
    SLICE_X47Y40         FDRE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Stop_CPU_FDRSE/Using_FPGA.Native/C

Slack:                    inf
  Source:                 mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Stop_Instr_Fetch_FDRSE/Using_FPGA.Native/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_microblaze_clk_wiz_1_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.661ns  (logic 0.608ns (36.598%)  route 1.053ns (63.402%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -4.821ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.562ns
    Source Clock Delay      (SCD):    3.259ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.595     1.595    mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096     1.691 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.567     3.259    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Update
    SLICE_X49Y38         FDRE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y38         FDRE (Prop_fdre_C_Q)         0.456     3.715 f  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[0]/Q
                         net (fo=4, routed)           0.663     4.377    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Stop_Instr_Fetch_FDRSE/Using_FPGA.Native_6
    SLICE_X49Y40         LUT4 (Prop_lut4_I2_O)        0.152     4.529 r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Stop_Instr_Fetch_FDRSE/Using_FPGA.Native_i_1__84/O
                         net (fo=1, routed)           0.391     4.920    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Stop_Instr_Fetch_FDRSE/Using_FPGA.Native_i_1__84_n_0
    SLICE_X49Y40         FDRE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Stop_Instr_Fetch_FDRSE/Using_FPGA.Native/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_microblaze_clk_wiz_1_1_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    mb_block_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370     1.370 r  mb_block_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.532    mb_block_i/clk_wiz_1/inst/clk_in1_microblaze_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.689 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.102    mb_block_i/clk_wiz_1/inst/clk_out1_microblaze_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.011 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2937, routed)        1.449    -1.562    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Stop_Instr_Fetch_FDRSE/Clk
    SLICE_X49Y40         FDRE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Stop_Instr_Fetch_FDRSE/Using_FPGA.Native/C

Slack:                    inf
  Source:                 mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Dbg_Inhibit_EX_FDRSE/Using_FPGA.Native/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_microblaze_clk_wiz_1_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.634ns  (logic 0.580ns (35.493%)  route 1.054ns (64.507%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -4.821ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.562ns
    Source Clock Delay      (SCD):    3.259ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.595     1.595    mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096     1.691 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.567     3.259    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Update
    SLICE_X49Y38         FDRE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y38         FDRE (Prop_fdre_C_Q)         0.456     3.715 f  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[0]/Q
                         net (fo=4, routed)           0.663     4.377    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Dbg_Inhibit_EX_FDRSE/Using_FPGA.Native_5
    SLICE_X49Y40         LUT5 (Prop_lut5_I2_O)        0.124     4.501 r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Dbg_Inhibit_EX_FDRSE/Using_FPGA.Native_i_1__82/O
                         net (fo=1, routed)           0.391     4.893    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Dbg_Inhibit_EX_FDRSE/Using_FPGA.Native_i_1__82_n_0
    SLICE_X48Y40         FDRE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Dbg_Inhibit_EX_FDRSE/Using_FPGA.Native/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_microblaze_clk_wiz_1_1_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    mb_block_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370     1.370 r  mb_block_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.532    mb_block_i/clk_wiz_1/inst/clk_in1_microblaze_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.689 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.102    mb_block_i/clk_wiz_1/inst/clk_out1_microblaze_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.011 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2937, routed)        1.449    -1.562    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Dbg_Inhibit_EX_FDRSE/Clk
    SLICE_X48Y40         FDRE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Dbg_Inhibit_EX_FDRSE/Using_FPGA.Native/C

Slack:                    inf
  Source:                 mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg/C
                            (rising edge-triggered cell FDRE clocked by mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/Synchronize.use_sync_reset.sync_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_microblaze_clk_wiz_1_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.399ns  (logic 0.580ns (41.469%)  route 0.819ns (58.531%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -4.821ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.570ns
    Source Clock Delay      (SCD):    3.251ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.595     1.595    mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096     1.691 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.560     3.251    mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X51Y50         FDRE                                         r  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y50         FDRE (Prop_fdre_C_Q)         0.456     3.707 r  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg/Q
                         net (fo=2, routed)           0.819     4.526    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/Debug_Rst
    SLICE_X52Y53         LUT2 (Prop_lut2_I1_O)        0.124     4.650 r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/Synchronize.use_sync_reset.sync[1]_i_1/O
                         net (fo=1, routed)           0.000     4.650    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/reset_temp
    SLICE_X52Y53         FDRE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/Synchronize.use_sync_reset.sync_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_microblaze_clk_wiz_1_1_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    mb_block_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370     1.370 r  mb_block_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.532    mb_block_i/clk_wiz_1/inst/clk_in1_microblaze_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.689 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.102    mb_block_i/clk_wiz_1/inst/clk_out1_microblaze_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.011 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2937, routed)        1.442    -1.570    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/Clk
    SLICE_X52Y53         FDRE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/Synchronize.use_sync_reset.sync_reg[1]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg/C
                            (rising edge-triggered cell FDRE clocked by mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_block_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_microblaze_clk_wiz_1_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.511ns  (logic 0.209ns (40.900%)  route 0.302ns (59.100%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -2.063ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.872ns
    Source Clock Delay      (SCD):    1.191ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.600     0.600    mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.626 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.565     1.191    mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X50Y50         FDRE                                         r  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y50         FDRE (Prop_fdre_C_Q)         0.164     1.355 r  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg/Q
                         net (fo=3, routed)           0.302     1.657    mb_block_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/mb_debug_sys_rst
    SLICE_X51Y54         LUT2 (Prop_lut2_I0_O)        0.045     1.702 r  mb_block_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.000     1.702    mb_block_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/exr_d1
    SLICE_X51Y54         FDRE                                         r  mb_block_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_microblaze_clk_wiz_1_1_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    mb_block_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  mb_block_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.876    mb_block_i/clk_wiz_1/inst/clk_in1_microblaze_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.269 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.735    mb_block_i/clk_wiz_1/inst/clk_out1_microblaze_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2937, routed)        0.834    -0.872    mb_block_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X51Y54         FDRE                                         r  mb_block_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.continue_from_brk_TClk_reg/C
                            (rising edge-triggered cell FDCE clocked by mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.sync_sample/sync_bits[5].sync_bit/Synchronize.use_sync_reset.sync_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_microblaze_clk_wiz_1_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.243ns  (logic 0.141ns (57.984%)  route 0.102ns (42.016%))
  Logic Levels:           0  
  Clock Path Skew:        -2.062ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.872ns
    Source Clock Delay      (SCD):    1.190ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.600     0.600    mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.626 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.564     1.190    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Update
    SLICE_X51Y39         FDCE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.continue_from_brk_TClk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y39         FDCE (Prop_fdce_C_Q)         0.141     1.331 r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.continue_from_brk_TClk_reg/Q
                         net (fo=1, routed)           0.102     1.433    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.sync_sample/sync_bits[5].sync_bit/Synchronize.use_sync_reset.sync_reg[1]_0[0]
    SLICE_X52Y39         FDRE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.sync_sample/sync_bits[5].sync_bit/Synchronize.use_sync_reset.sync_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_microblaze_clk_wiz_1_1_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    mb_block_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  mb_block_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.876    mb_block_i/clk_wiz_1/inst/clk_in1_microblaze_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.269 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.735    mb_block_i/clk_wiz_1/inst/clk_out1_microblaze_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2937, routed)        0.835    -0.872    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.sync_sample/sync_bits[5].sync_bit/Clk
    SLICE_X52Y39         FDRE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.sync_sample/sync_bits[5].sync_bit/Synchronize.use_sync_reset.sync_reg[1]/C

Slack:                    inf
  Source:                 mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/single_step_count_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_microblaze_clk_wiz_1_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.321ns  (logic 0.209ns (65.025%)  route 0.112ns (34.975%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -2.061ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.871ns
    Source Clock Delay      (SCD):    1.190ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.600     0.600    mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.626 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.564     1.190    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Update
    SLICE_X50Y38         FDRE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y38         FDRE (Prop_fdre_C_Q)         0.164     1.354 r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[5]/Q
                         net (fo=1, routed)           0.112     1.466    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg_n_0_[5]
    SLICE_X50Y40         LUT4 (Prop_lut4_I0_O)        0.045     1.511 r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/single_step_count[1]_i_1/O
                         net (fo=1, routed)           0.000     1.511    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/single_step_count[1]_i_1_n_0
    SLICE_X50Y40         FDRE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/single_step_count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_microblaze_clk_wiz_1_1_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    mb_block_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  mb_block_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.876    mb_block_i/clk_wiz_1/inst/clk_in1_microblaze_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.269 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.735    mb_block_i/clk_wiz_1/inst/clk_out1_microblaze_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2937, routed)        0.836    -0.871    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Clk
    SLICE_X50Y40         FDRE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/single_step_count_reg[1]/C

Slack:                    inf
  Source:                 mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.command_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.sync_sample/sync_bits[3].sync_bit/Synchronize.use_sync_reset.sync_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_microblaze_clk_wiz_1_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.328ns  (logic 0.164ns (49.993%)  route 0.164ns (50.007%))
  Logic Levels:           0  
  Clock Path Skew:        -2.065ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.875ns
    Source Clock Delay      (SCD):    1.190ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.600     0.600    mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.626 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.564     1.190    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Update
    SLICE_X52Y38         FDCE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.command_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y38         FDCE (Prop_fdce_C_Q)         0.164     1.354 r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.command_reg_reg[0]/Q
                         net (fo=1, routed)           0.164     1.518    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.sync_sample/sync_bits[3].sync_bit/Synchronize.use_sync_reset.sync_reg[1]_0[0]
    SLICE_X52Y36         FDRE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.sync_sample/sync_bits[3].sync_bit/Synchronize.use_sync_reset.sync_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_microblaze_clk_wiz_1_1_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    mb_block_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  mb_block_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.876    mb_block_i/clk_wiz_1/inst/clk_in1_microblaze_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.269 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.735    mb_block_i/clk_wiz_1/inst/clk_out1_microblaze_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2937, routed)        0.832    -0.875    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.sync_sample/sync_bits[3].sync_bit/Clk
    SLICE_X52Y36         FDRE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.sync_sample/sync_bits[3].sync_bit/Synchronize.use_sync_reset.sync_reg[1]/C

Slack:                    inf
  Source:                 mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.single_Step_TClk_reg/C
                            (rising edge-triggered cell FDCE clocked by mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.sync_sample/sync_bits[2].sync_bit/Synchronize.use_sync_reset.sync_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_microblaze_clk_wiz_1_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.328ns  (logic 0.164ns (49.953%)  route 0.164ns (50.047%))
  Logic Levels:           0  
  Clock Path Skew:        -2.061ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.871ns
    Source Clock Delay      (SCD):    1.190ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.600     0.600    mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.626 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.564     1.190    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Update
    SLICE_X50Y39         FDCE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.single_Step_TClk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y39         FDCE (Prop_fdce_C_Q)         0.164     1.354 r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.single_Step_TClk_reg/Q
                         net (fo=1, routed)           0.164     1.518    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.sync_sample/sync_bits[2].sync_bit/Synchronize.use_sync_reset.sync_reg[1]_0[0]
    SLICE_X51Y41         FDRE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.sync_sample/sync_bits[2].sync_bit/Synchronize.use_sync_reset.sync_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_microblaze_clk_wiz_1_1_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    mb_block_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  mb_block_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.876    mb_block_i/clk_wiz_1/inst/clk_in1_microblaze_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.269 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.735    mb_block_i/clk_wiz_1/inst/clk_out1_microblaze_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2937, routed)        0.836    -0.871    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.sync_sample/sync_bits[2].sync_bit/Clk
    SLICE_X51Y41         FDRE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.sync_sample/sync_bits[2].sync_bit/Synchronize.use_sync_reset.sync_reg[1]/C

Slack:                    inf
  Source:                 mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.command_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.sync_sample/sync_bits[4].sync_bit/Synchronize.use_sync_reset.sync_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_microblaze_clk_wiz_1_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.328ns  (logic 0.164ns (49.926%)  route 0.164ns (50.074%))
  Logic Levels:           0  
  Clock Path Skew:        -2.062ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.872ns
    Source Clock Delay      (SCD):    1.190ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.600     0.600    mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.626 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.564     1.190    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Update
    SLICE_X52Y38         FDCE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.command_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y38         FDCE (Prop_fdce_C_Q)         0.164     1.354 r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.command_reg_reg[1]/Q
                         net (fo=1, routed)           0.164     1.519    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.sync_sample/sync_bits[4].sync_bit/Synchronize.use_sync_reset.sync_reg[1]_0[0]
    SLICE_X53Y38         FDRE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.sync_sample/sync_bits[4].sync_bit/Synchronize.use_sync_reset.sync_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_microblaze_clk_wiz_1_1_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    mb_block_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  mb_block_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.876    mb_block_i/clk_wiz_1/inst/clk_in1_microblaze_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.269 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.735    mb_block_i/clk_wiz_1/inst/clk_out1_microblaze_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2937, routed)        0.835    -0.872    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.sync_sample/sync_bits[4].sync_bit/Clk
    SLICE_X53Y38         FDRE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.sync_sample/sync_bits[4].sync_bit/Synchronize.use_sync_reset.sync_reg[1]/C

Slack:                    inf
  Source:                 mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.force_stop_TClk_reg/C
                            (rising edge-triggered cell FDCE clocked by mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.sync_sample/sync_bits[1].sync_bit/Synchronize.use_sync_reset.sync_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_microblaze_clk_wiz_1_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.335ns  (logic 0.164ns (48.917%)  route 0.171ns (51.083%))
  Logic Levels:           0  
  Clock Path Skew:        -2.063ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.872ns
    Source Clock Delay      (SCD):    1.191ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.600     0.600    mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.626 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.565     1.191    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Update
    SLICE_X50Y41         FDCE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.force_stop_TClk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y41         FDCE (Prop_fdce_C_Q)         0.164     1.355 r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.force_stop_TClk_reg/Q
                         net (fo=1, routed)           0.171     1.526    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.sync_sample/sync_bits[1].sync_bit/Synchronize.use_sync_reset.sync_reg[1]_0[0]
    SLICE_X49Y41         FDRE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.sync_sample/sync_bits[1].sync_bit/Synchronize.use_sync_reset.sync_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_microblaze_clk_wiz_1_1_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    mb_block_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  mb_block_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.876    mb_block_i/clk_wiz_1/inst/clk_in1_microblaze_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.269 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.735    mb_block_i/clk_wiz_1/inst/clk_out1_microblaze_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2937, routed)        0.835    -0.872    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.sync_sample/sync_bits[1].sync_bit/Clk
    SLICE_X49Y41         FDRE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.sync_sample/sync_bits[1].sync_bit/Synchronize.use_sync_reset.sync_reg[1]/C

Slack:                    inf
  Source:                 mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.sync_sample/sync_bits[9].sync_bit/Synchronize.use_sync_reset.sync_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_microblaze_clk_wiz_1_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.338ns  (logic 0.164ns (48.491%)  route 0.174ns (51.509%))
  Logic Levels:           0  
  Clock Path Skew:        -2.063ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.873ns
    Source Clock Delay      (SCD):    1.190ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.600     0.600    mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.626 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.564     1.190    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Update
    SLICE_X50Y38         FDRE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y38         FDRE (Prop_fdre_C_Q)         0.164     1.354 r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[3]/Q
                         net (fo=1, routed)           0.174     1.528    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.sync_sample/sync_bits[9].sync_bit/Synchronize.use_sync_reset.sync_reg[1]_0[0]
    SLICE_X48Y39         FDRE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.sync_sample/sync_bits[9].sync_bit/Synchronize.use_sync_reset.sync_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_microblaze_clk_wiz_1_1_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    mb_block_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  mb_block_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.876    mb_block_i/clk_wiz_1/inst/clk_in1_microblaze_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.269 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.735    mb_block_i/clk_wiz_1/inst/clk_out1_microblaze_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2937, routed)        0.834    -0.873    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.sync_sample/sync_bits[9].sync_bit/Clk
    SLICE_X48Y39         FDRE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.sync_sample/sync_bits[9].sync_bit/Synchronize.use_sync_reset.sync_reg[1]/C

Slack:                    inf
  Source:                 mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.normal_stop_TClk_reg/C
                            (rising edge-triggered cell FDCE clocked by mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.sync_sample/sync_bits[0].sync_bit/Synchronize.use_sync_reset.sync_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_microblaze_clk_wiz_1_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.344ns  (logic 0.141ns (40.940%)  route 0.203ns (59.060%))
  Logic Levels:           0  
  Clock Path Skew:        -2.063ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.873ns
    Source Clock Delay      (SCD):    1.190ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.600     0.600    mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.626 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.564     1.190    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Update
    SLICE_X49Y39         FDCE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.normal_stop_TClk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y39         FDCE (Prop_fdce_C_Q)         0.141     1.331 r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.normal_stop_TClk_reg/Q
                         net (fo=1, routed)           0.203     1.534    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.sync_sample/sync_bits[0].sync_bit/D[0]
    SLICE_X48Y39         FDRE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.sync_sample/sync_bits[0].sync_bit/Synchronize.use_sync_reset.sync_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_microblaze_clk_wiz_1_1_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    mb_block_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  mb_block_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.876    mb_block_i/clk_wiz_1/inst/clk_in1_microblaze_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.269 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.735    mb_block_i/clk_wiz_1/inst/clk_out1_microblaze_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2937, routed)        0.834    -0.873    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.sync_sample/sync_bits[0].sync_bit/Clk
    SLICE_X48Y39         FDRE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.sync_sample/sync_bits[0].sync_bit/Synchronize.use_sync_reset.sync_reg[1]/C

Slack:                    inf
  Source:                 mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/single_step_count_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_microblaze_clk_wiz_1_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.375ns  (logic 0.209ns (55.726%)  route 0.166ns (44.274%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -2.061ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.871ns
    Source Clock Delay      (SCD):    1.190ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.600     0.600    mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.626 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.564     1.190    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Update
    SLICE_X50Y38         FDRE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y38         FDRE (Prop_fdre_C_Q)         0.164     1.354 r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[4]/Q
                         net (fo=1, routed)           0.166     1.520    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg_n_0_[4]
    SLICE_X50Y40         LUT5 (Prop_lut5_I0_O)        0.045     1.565 r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/single_step_count[0]_i_1/O
                         net (fo=1, routed)           0.000     1.565    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/single_step_count[0]_i_1_n_0
    SLICE_X50Y40         FDRE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/single_step_count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_microblaze_clk_wiz_1_1_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    mb_block_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  mb_block_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.876    mb_block_i/clk_wiz_1/inst/clk_in1_microblaze_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.269 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.735    mb_block_i/clk_wiz_1/inst/clk_out1_microblaze_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2937, routed)        0.836    -0.871    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Clk
    SLICE_X50Y40         FDRE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/single_step_count_reg[0]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK

Max Delay           148 Endpoints
Min Delay           148 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/CAPTURE
                            (internal pin)
  Destination:            mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_instr_overrun_reg/D
                            (rising edge-triggered cell FDRE clocked by mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.685ns  (logic 0.484ns (8.514%)  route 5.201ns (91.486%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 f  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/CAPTURE
                         net (fo=70, routed)          4.328     4.328    mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I_0
    SLICE_X52Y50         LUT2 (Prop_lut2_I1_O)        0.153     4.481 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_Serial_Unified_Completion.mb_instr_overrun_i_2/O
                         net (fo=2, routed)           0.872     5.354    mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.mb_instr_overrun_reg
    SLICE_X53Y49         LUT6 (Prop_lut6_I0_O)        0.331     5.685 r  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.mb_instr_overrun_i_1/O
                         net (fo=1, routed)           0.000     5.685    mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I_n_30
    SLICE_X53Y49         FDRE                                         r  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_instr_overrun_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.364     1.364    mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     1.455 r  mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.453     2.909    mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X53Y49         FDRE                                         r  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_instr_overrun_reg/C

Slack:                    inf
  Source:                 mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/CAPTURE
                            (internal pin)
  Destination:            mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_instr_error_reg/D
                            (rising edge-triggered cell FDRE clocked by mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.683ns  (logic 0.484ns (8.517%)  route 5.199ns (91.483%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 f  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/CAPTURE
                         net (fo=70, routed)          4.328     4.328    mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I_0
    SLICE_X52Y50         LUT2 (Prop_lut2_I1_O)        0.153     4.481 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_Serial_Unified_Completion.mb_instr_overrun_i_2/O
                         net (fo=2, routed)           0.870     5.352    mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.mb_instr_overrun_reg
    SLICE_X53Y49         LUT6 (Prop_lut6_I0_O)        0.331     5.683 r  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.mb_instr_error_i_1/O
                         net (fo=1, routed)           0.000     5.683    mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I_n_31
    SLICE_X53Y49         FDRE                                         r  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_instr_error_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.364     1.364    mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     1.455 r  mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.453     2.909    mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X53Y49         FDRE                                         r  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_instr_error_reg/C

Slack:                    inf
  Source:                 mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/CAPTURE
                            (internal pin)
  Destination:            mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.Data_Read_Status.count_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.079ns  (logic 0.124ns (2.441%)  route 4.955ns (97.559%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/CAPTURE
                         net (fo=70, routed)          4.100     4.100    mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I_0
    SLICE_X53Y50         LUT3 (Prop_lut3_I1_O)        0.124     4.224 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_Serial_Unified_Completion.Data_Read_Status.count[0]_i_1/O
                         net (fo=6, routed)           0.855     5.079    mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/sel
    SLICE_X52Y51         FDRE                                         r  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.Data_Read_Status.count_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.364     1.364    mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     1.455 r  mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.443     2.898    mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X52Y51         FDRE                                         r  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.Data_Read_Status.count_reg[1]/C

Slack:                    inf
  Source:                 mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/CAPTURE
                            (internal pin)
  Destination:            mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.Data_Read_Status.count_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.079ns  (logic 0.124ns (2.441%)  route 4.955ns (97.559%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/CAPTURE
                         net (fo=70, routed)          4.100     4.100    mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I_0
    SLICE_X53Y50         LUT3 (Prop_lut3_I1_O)        0.124     4.224 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_Serial_Unified_Completion.Data_Read_Status.count[0]_i_1/O
                         net (fo=6, routed)           0.855     5.079    mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/sel
    SLICE_X52Y51         FDRE                                         r  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.Data_Read_Status.count_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.364     1.364    mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     1.455 r  mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.443     2.898    mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X52Y51         FDRE                                         r  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.Data_Read_Status.count_reg[3]/C

Slack:                    inf
  Source:                 mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/CAPTURE
                            (internal pin)
  Destination:            mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.Data_Read_Status.count_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.079ns  (logic 0.124ns (2.441%)  route 4.955ns (97.559%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/CAPTURE
                         net (fo=70, routed)          4.100     4.100    mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I_0
    SLICE_X53Y50         LUT3 (Prop_lut3_I1_O)        0.124     4.224 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_Serial_Unified_Completion.Data_Read_Status.count[0]_i_1/O
                         net (fo=6, routed)           0.855     5.079    mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/sel
    SLICE_X52Y51         FDRE                                         r  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.Data_Read_Status.count_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.364     1.364    mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     1.455 r  mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.443     2.898    mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X52Y51         FDRE                                         r  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.Data_Read_Status.count_reg[4]/C

Slack:                    inf
  Source:                 mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/CAPTURE
                            (internal pin)
  Destination:            mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.Data_Read_Status.count_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.079ns  (logic 0.124ns (2.441%)  route 4.955ns (97.559%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/CAPTURE
                         net (fo=70, routed)          4.100     4.100    mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I_0
    SLICE_X53Y50         LUT3 (Prop_lut3_I1_O)        0.124     4.224 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_Serial_Unified_Completion.Data_Read_Status.count[0]_i_1/O
                         net (fo=6, routed)           0.855     5.079    mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/sel
    SLICE_X52Y51         FDRE                                         r  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.Data_Read_Status.count_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.364     1.364    mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     1.455 r  mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.443     2.898    mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X52Y51         FDRE                                         r  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.Data_Read_Status.count_reg[5]/C

Slack:                    inf
  Source:                 mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/CAPTURE
                            (internal pin)
  Destination:            mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.Data_Read_Status.count_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.782ns  (logic 0.124ns (2.593%)  route 4.658ns (97.407%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 f  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/CAPTURE
                         net (fo=70, routed)          4.328     4.328    mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I_0
    SLICE_X52Y50         LUT2 (Prop_lut2_I0_O)        0.124     4.452 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_Serial_Unified_Completion.Data_Read_Status.count[5]_i_1/O
                         net (fo=1, routed)           0.330     4.782    mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.Data_Read_Status.count_reg[5]_1[0]
    SLICE_X52Y51         FDRE                                         r  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.Data_Read_Status.count_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.364     1.364    mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     1.455 r  mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.443     2.898    mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X52Y51         FDRE                                         r  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.Data_Read_Status.count_reg[5]/C

Slack:                    inf
  Source:                 mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/CAPTURE
                            (internal pin)
  Destination:            mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.Data_Read_Status.count_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.763ns  (logic 0.124ns (2.603%)  route 4.639ns (97.397%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 f  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/CAPTURE
                         net (fo=70, routed)          4.071     4.071    mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/sel_n_reg_0
    SLICE_X52Y51         LUT4 (Prop_lut4_I3_O)        0.124     4.195 r  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.Data_Read_Status.count[3]_i_1/O
                         net (fo=1, routed)           0.568     4.763    mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/p_0_in[2]
    SLICE_X52Y51         FDRE                                         r  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.Data_Read_Status.count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.364     1.364    mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     1.455 r  mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.443     2.898    mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X52Y51         FDRE                                         r  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.Data_Read_Status.count_reg[3]/C

Slack:                    inf
  Source:                 mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/CAPTURE
                            (internal pin)
  Destination:            mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.759ns  (logic 0.152ns (3.194%)  route 4.607ns (96.806%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/CAPTURE
                         net (fo=70, routed)          4.607     4.607    mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/sel_n_reg_0
    SLICE_X55Y49         LUT3 (Prop_lut3_I1_O)        0.152     4.759 r  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status[14]_i_1/O
                         net (fo=1, routed)           0.000     4.759    mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/p_1_in[14]
    SLICE_X55Y49         FDRE                                         r  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.364     1.364    mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     1.455 r  mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.453     2.909    mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X55Y49         FDRE                                         r  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[14]/C

Slack:                    inf
  Source:                 mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/CAPTURE
                            (internal pin)
  Destination:            mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.752ns  (logic 0.152ns (3.198%)  route 4.600ns (96.802%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/CAPTURE
                         net (fo=70, routed)          4.100     4.100    mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I_0
    SLICE_X53Y50         LUT3 (Prop_lut3_I1_O)        0.152     4.252 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_Serial_Unified_Completion.completion_status[15]_i_1/O
                         net (fo=6, routed)           0.500     4.752    mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[10]_0
    SLICE_X55Y49         FDRE                                         r  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.364     1.364    mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     1.455 r  mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.453     2.909    mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X55Y49         FDRE                                         r  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[10]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/CAPTURE
                            (internal pin)
  Destination:            mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.data_read_reg_reg[17]/CE
                            (rising edge-triggered cell FDRE clocked by mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.563ns  (logic 0.000ns (0.000%)  route 0.563ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/CAPTURE
                         net (fo=70, routed)          0.563     0.563    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Capture
    SLICE_X45Y36         FDRE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.data_read_reg_reg[17]/CE
  -------------------------------------------------------------------    -------------------

                         (clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.694     0.694    mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.723 r  mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         0.829     1.552    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X45Y36         FDRE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.data_read_reg_reg[17]/C

Slack:                    inf
  Source:                 mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/CAPTURE
                            (internal pin)
  Destination:            mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.data_read_reg_reg[18]/CE
                            (rising edge-triggered cell FDRE clocked by mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.563ns  (logic 0.000ns (0.000%)  route 0.563ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/CAPTURE
                         net (fo=70, routed)          0.563     0.563    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Capture
    SLICE_X45Y36         FDRE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.data_read_reg_reg[18]/CE
  -------------------------------------------------------------------    -------------------

                         (clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.694     0.694    mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.723 r  mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         0.829     1.552    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X45Y36         FDRE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.data_read_reg_reg[18]/C

Slack:                    inf
  Source:                 mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/CAPTURE
                            (internal pin)
  Destination:            mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.data_read_reg_reg[19]/CE
                            (rising edge-triggered cell FDRE clocked by mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.563ns  (logic 0.000ns (0.000%)  route 0.563ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/CAPTURE
                         net (fo=70, routed)          0.563     0.563    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Capture
    SLICE_X45Y36         FDRE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.data_read_reg_reg[19]/CE
  -------------------------------------------------------------------    -------------------

                         (clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.694     0.694    mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.723 r  mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         0.829     1.552    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X45Y36         FDRE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.data_read_reg_reg[19]/C

Slack:                    inf
  Source:                 mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/CAPTURE
                            (internal pin)
  Destination:            mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.data_read_reg_reg[20]/CE
                            (rising edge-triggered cell FDRE clocked by mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.563ns  (logic 0.000ns (0.000%)  route 0.563ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/CAPTURE
                         net (fo=70, routed)          0.563     0.563    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Capture
    SLICE_X45Y36         FDRE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.data_read_reg_reg[20]/CE
  -------------------------------------------------------------------    -------------------

                         (clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.694     0.694    mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.723 r  mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         0.829     1.552    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X45Y36         FDRE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.data_read_reg_reg[20]/C

Slack:                    inf
  Source:                 mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/CAPTURE
                            (internal pin)
  Destination:            mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.data_read_reg_reg[27]/CE
                            (rising edge-triggered cell FDRE clocked by mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.563ns  (logic 0.000ns (0.000%)  route 0.563ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/CAPTURE
                         net (fo=70, routed)          0.563     0.563    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Capture
    SLICE_X45Y36         FDRE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.data_read_reg_reg[27]/CE
  -------------------------------------------------------------------    -------------------

                         (clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.694     0.694    mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.723 r  mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         0.829     1.552    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X45Y36         FDRE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.data_read_reg_reg[27]/C

Slack:                    inf
  Source:                 mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/CAPTURE
                            (internal pin)
  Destination:            mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.data_read_reg_reg[30]/CE
                            (rising edge-triggered cell FDRE clocked by mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.563ns  (logic 0.000ns (0.000%)  route 0.563ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/CAPTURE
                         net (fo=70, routed)          0.563     0.563    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Capture
    SLICE_X45Y36         FDRE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.data_read_reg_reg[30]/CE
  -------------------------------------------------------------------    -------------------

                         (clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.694     0.694    mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.723 r  mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         0.829     1.552    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X45Y36         FDRE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.data_read_reg_reg[30]/C

Slack:                    inf
  Source:                 mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/CAPTURE
                            (internal pin)
  Destination:            mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.data_read_reg_reg[31]/CE
                            (rising edge-triggered cell FDRE clocked by mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.622ns  (logic 0.000ns (0.000%)  route 0.622ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/CAPTURE
                         net (fo=70, routed)          0.622     0.622    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Capture
    SLICE_X45Y34         FDRE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.data_read_reg_reg[31]/CE
  -------------------------------------------------------------------    -------------------

                         (clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.694     0.694    mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.723 r  mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         0.828     1.551    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X45Y34         FDRE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.data_read_reg_reg[31]/C

Slack:                    inf
  Source:                 mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/CAPTURE
                            (internal pin)
  Destination:            mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.data_read_reg_reg[13]/CE
                            (rising edge-triggered cell FDRE clocked by mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.646ns  (logic 0.000ns (0.000%)  route 0.646ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/CAPTURE
                         net (fo=70, routed)          0.646     0.646    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Capture
    SLICE_X45Y37         FDRE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.data_read_reg_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.694     0.694    mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.723 r  mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         0.830     1.553    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X45Y37         FDRE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.data_read_reg_reg[13]/C

Slack:                    inf
  Source:                 mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/CAPTURE
                            (internal pin)
  Destination:            mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.data_read_reg_reg[14]/CE
                            (rising edge-triggered cell FDRE clocked by mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.646ns  (logic 0.000ns (0.000%)  route 0.646ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/CAPTURE
                         net (fo=70, routed)          0.646     0.646    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Capture
    SLICE_X45Y37         FDRE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.data_read_reg_reg[14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.694     0.694    mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.723 r  mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         0.830     1.553    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X45Y37         FDRE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.data_read_reg_reg[14]/C

Slack:                    inf
  Source:                 mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/CAPTURE
                            (internal pin)
  Destination:            mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.data_read_reg_reg[16]/CE
                            (rising edge-triggered cell FDRE clocked by mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.646ns  (logic 0.000ns (0.000%)  route 0.646ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/CAPTURE
                         net (fo=70, routed)          0.646     0.646    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Capture
    SLICE_X45Y37         FDRE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.data_read_reg_reg[16]/CE
  -------------------------------------------------------------------    -------------------

                         (clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.694     0.694    mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.723 r  mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         0.830     1.553    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X45Y37         FDRE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.data_read_reg_reg[16]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out1_microblaze_clk_wiz_1_1_1
  To Clock:  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK

Max Delay            46 Endpoints
Min Delay            46 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Operand_Select_I/OpSelect_Bits[29].Operand_Select_Bit_I/Op1_Reg_DFF/Using_FPGA.Native/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_microblaze_clk_wiz_1_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.status_reg_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.181ns  (logic 1.650ns (51.866%)  route 1.531ns (48.134%))
  Logic Levels:           4  (CARRY4=3 LUT6=1)
  Clock Path Skew:        3.865ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.901ns
    Source Clock Delay      (SCD):    -0.965ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_microblaze_clk_wiz_1_1_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    mb_block_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  mb_block_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.673    mb_block_i/clk_wiz_1/inst/clk_in1_microblaze_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.291 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.625    mb_block_i/clk_wiz_1/inst/clk_out1_microblaze_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.529 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2937, routed)        1.564    -0.965    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Operand_Select_I/OpSelect_Bits[29].Operand_Select_Bit_I/Op1_Reg_DFF/Clk
    SLICE_X40Y40         FDRE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Operand_Select_I/OpSelect_Bits[29].Operand_Select_Bit_I/Op1_Reg_DFF/Using_FPGA.Native/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y40         FDRE (Prop_fdre_C_Q)         0.419    -0.546 f  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Operand_Select_I/OpSelect_Bits[29].Operand_Select_Bit_I/Op1_Reg_DFF/Using_FPGA.Native/Q
                         net (fo=3, routed)           1.531     0.986    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Zero_Detect_I/EX_Op1[0]
    SLICE_X32Y41         LUT6 (Prop_lut6_I0_O)        0.296     1.282 r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Zero_Detect_I/S0_inferred__0/i_/O
                         net (fo=1, routed)           0.000     1.282    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Zero_Detect_I/Zero_Detecting[3].I_Part_Of_Zero_Detect/lopt_2
    SLICE_X32Y41         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.832 r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Zero_Detect_I/Zero_Detecting[3].I_Part_Of_Zero_Detect/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.832    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Using_FPGA.MUXCY_JUMP_CARRY2/jump_Carry1
    SLICE_X32Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.946 r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Using_FPGA.MUXCY_JUMP_CARRY2/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=2, routed)           0.000     1.946    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Using_FPGA.iFetch_MuxCY_3/ifetch_carry2
    SLICE_X32Y43         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     2.217 r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Using_FPGA.iFetch_MuxCY_3/Using_FPGA.Native_CARRY4/CO[0]
                         net (fo=1, routed)           0.000     2.217    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/IFetch
    SLICE_X32Y43         FDRE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.status_reg_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.364     1.364    mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     1.455 r  mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.445     2.901    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X32Y43         FDRE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.status_reg_reg[25]/C

Slack:                    inf
  Source:                 mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Dbg_Inhibit_EX_FDRSE/Using_FPGA.Native/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_microblaze_clk_wiz_1_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.status_reg_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.639ns  (logic 0.580ns (21.982%)  route 2.059ns (78.018%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        3.864ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.904ns
    Source Clock Delay      (SCD):    -0.961ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_microblaze_clk_wiz_1_1_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    mb_block_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  mb_block_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.673    mb_block_i/clk_wiz_1/inst/clk_in1_microblaze_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.291 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.625    mb_block_i/clk_wiz_1/inst/clk_out1_microblaze_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.529 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2937, routed)        1.568    -0.961    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Dbg_Inhibit_EX_FDRSE/Clk
    SLICE_X48Y40         FDRE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Dbg_Inhibit_EX_FDRSE/Using_FPGA.Native/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y40         FDRE (Prop_fdre_C_Q)         0.456    -0.505 f  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Dbg_Inhibit_EX_FDRSE/Using_FPGA.Native/Q
                         net (fo=60, routed)          2.059     1.554    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Using_FPGA.Native_11
    SLICE_X47Y44         LUT5 (Prop_lut5_I2_O)        0.124     1.678 r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Serial_Dbg_Intf.status_reg[22]_i_1/O
                         net (fo=1, routed)           0.000     1.678    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/mem_Strobe
    SLICE_X47Y44         FDRE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.status_reg_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.364     1.364    mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     1.455 r  mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.448     2.904    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X47Y44         FDRE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.status_reg_reg[22]/C

Slack:                    inf
  Source:                 mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Use_Async_Reset.sync_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_microblaze_clk_wiz_1_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.status_reg_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.949ns  (logic 0.518ns (26.582%)  route 1.431ns (73.418%))
  Logic Levels:           0  
  Clock Path Skew:        3.877ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.907ns
    Source Clock Delay      (SCD):    -0.970ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_microblaze_clk_wiz_1_1_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    mb_block_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  mb_block_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.673    mb_block_i/clk_wiz_1/inst/clk_in1_microblaze_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.291 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.625    mb_block_i/clk_wiz_1/inst/clk_out1_microblaze_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.529 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2937, routed)        1.559    -0.970    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Clk
    SLICE_X52Y53         FDRE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Use_Async_Reset.sync_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y53         FDRE (Prop_fdre_C_Q)         0.518    -0.452 r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Use_Async_Reset.sync_reset_reg/Q
                         net (fo=430, routed)         1.431     0.979    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/reset_bool_for_rst
    SLICE_X48Y43         FDRE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.status_reg_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.364     1.364    mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     1.455 r  mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.451     2.907    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X48Y43         FDRE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.status_reg_reg[17]/C

Slack:                    inf
  Source:                 mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_microblaze_clk_wiz_1_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.data_read_reg_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.501ns  (logic 0.456ns (30.373%)  route 1.045ns (69.627%))
  Logic Levels:           0  
  Clock Path Skew:        3.865ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.899ns
    Source Clock Delay      (SCD):    -0.967ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_microblaze_clk_wiz_1_1_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    mb_block_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  mb_block_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.673    mb_block_i/clk_wiz_1/inst/clk_in1_microblaze_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.291 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.625    mb_block_i/clk_wiz_1/inst/clk_out1_microblaze_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.529 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2937, routed)        1.562    -0.967    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Clk
    SLICE_X45Y35         FDRE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y35         FDRE (Prop_fdre_C_Q)         0.456    -0.511 r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg_reg[22]/Q
                         net (fo=1, routed)           1.045     0.535    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg[22]
    SLICE_X47Y35         FDRE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.data_read_reg_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.364     1.364    mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     1.455 r  mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.443     2.899    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X47Y35         FDRE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.data_read_reg_reg[22]/C

Slack:                    inf
  Source:                 mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_microblaze_clk_wiz_1_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.data_read_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.258ns  (logic 0.456ns (36.260%)  route 0.802ns (63.740%))
  Logic Levels:           0  
  Clock Path Skew:        3.865ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.902ns
    Source Clock Delay      (SCD):    -0.964ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_microblaze_clk_wiz_1_1_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    mb_block_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  mb_block_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.673    mb_block_i/clk_wiz_1/inst/clk_in1_microblaze_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.291 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.625    mb_block_i/clk_wiz_1/inst/clk_out1_microblaze_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.529 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2937, routed)        1.565    -0.964    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Clk
    SLICE_X44Y40         FDRE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y40         FDRE (Prop_fdre_C_Q)         0.456    -0.508 r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg_reg[1]/Q
                         net (fo=1, routed)           0.802     0.294    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg[1]
    SLICE_X46Y40         FDRE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.data_read_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.364     1.364    mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     1.455 r  mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.446     2.902    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X46Y40         FDRE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.data_read_reg_reg[1]/C

Slack:                    inf
  Source:                 mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_microblaze_clk_wiz_1_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.data_read_reg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.245ns  (logic 0.456ns (36.628%)  route 0.789ns (63.372%))
  Logic Levels:           0  
  Clock Path Skew:        3.865ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.902ns
    Source Clock Delay      (SCD):    -0.964ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_microblaze_clk_wiz_1_1_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    mb_block_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  mb_block_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.673    mb_block_i/clk_wiz_1/inst/clk_in1_microblaze_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.291 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.625    mb_block_i/clk_wiz_1/inst/clk_out1_microblaze_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.529 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2937, routed)        1.565    -0.964    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Clk
    SLICE_X45Y39         FDRE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y39         FDRE (Prop_fdre_C_Q)         0.456    -0.508 r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg_reg[2]/Q
                         net (fo=1, routed)           0.789     0.281    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg[2]
    SLICE_X46Y40         FDRE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.data_read_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.364     1.364    mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     1.455 r  mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.446     2.902    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X46Y40         FDRE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.data_read_reg_reg[2]/C

Slack:                    inf
  Source:                 mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_microblaze_clk_wiz_1_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.data_read_reg_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.241ns  (logic 0.456ns (36.759%)  route 0.785ns (63.241%))
  Logic Levels:           0  
  Clock Path Skew:        3.868ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.900ns
    Source Clock Delay      (SCD):    -0.969ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_microblaze_clk_wiz_1_1_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    mb_block_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  mb_block_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.673    mb_block_i/clk_wiz_1/inst/clk_in1_microblaze_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.291 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.625    mb_block_i/clk_wiz_1/inst/clk_out1_microblaze_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.529 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2937, routed)        1.560    -0.969    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Clk
    SLICE_X44Y34         FDRE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y34         FDRE (Prop_fdre_C_Q)         0.456    -0.513 r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg_reg[16]/Q
                         net (fo=1, routed)           0.785     0.272    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg[16]
    SLICE_X45Y37         FDRE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.data_read_reg_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.364     1.364    mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     1.455 r  mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.444     2.900    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X45Y37         FDRE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.data_read_reg_reg[16]/C

Slack:                    inf
  Source:                 mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg_reg[32]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_microblaze_clk_wiz_1_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.data_read_reg_reg[32]/D
                            (rising edge-triggered cell FDRE clocked by mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.160ns  (logic 0.456ns (39.313%)  route 0.704ns (60.687%))
  Logic Levels:           0  
  Clock Path Skew:        3.861ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.899ns
    Source Clock Delay      (SCD):    -0.963ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_microblaze_clk_wiz_1_1_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    mb_block_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  mb_block_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.673    mb_block_i/clk_wiz_1/inst/clk_in1_microblaze_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.291 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.625    mb_block_i/clk_wiz_1/inst/clk_out1_microblaze_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.529 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2937, routed)        1.566    -0.963    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Clk
    SLICE_X48Y37         FDRE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg_reg[32]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y37         FDRE (Prop_fdre_C_Q)         0.456    -0.507 r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg_reg[32]/Q
                         net (fo=2, routed)           0.704     0.197    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg[32]
    SLICE_X47Y36         FDRE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.data_read_reg_reg[32]/D
  -------------------------------------------------------------------    -------------------

                         (clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.364     1.364    mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     1.455 r  mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.443     2.899    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X47Y36         FDRE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.data_read_reg_reg[32]/C

Slack:                    inf
  Source:                 mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.dbg_brki_hit_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_microblaze_clk_wiz_1_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.sync_dbg_brk_hit/Single_Synchronize.use_async_reset.sync_reg/D
                            (rising edge-triggered cell FDRE clocked by mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.144ns  (logic 0.518ns (45.275%)  route 0.626ns (54.725%))
  Logic Levels:           0  
  Clock Path Skew:        3.865ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.904ns
    Source Clock Delay      (SCD):    -0.962ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_microblaze_clk_wiz_1_1_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    mb_block_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  mb_block_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.673    mb_block_i/clk_wiz_1/inst/clk_in1_microblaze_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.291 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.625    mb_block_i/clk_wiz_1/inst/clk_out1_microblaze_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.529 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2937, routed)        1.567    -0.962    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Clk
    SLICE_X46Y45         FDRE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.dbg_brki_hit_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y45         FDRE (Prop_fdre_C_Q)         0.518    -0.444 r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.dbg_brki_hit_reg/Q
                         net (fo=2, routed)           0.626     0.183    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.sync_dbg_brk_hit/dbg_brki_hit
    SLICE_X47Y45         FDRE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.sync_dbg_brk_hit/Single_Synchronize.use_async_reset.sync_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.364     1.364    mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     1.455 r  mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.448     2.904    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.sync_dbg_brk_hit/Dbg_Clk
    SLICE_X47Y45         FDRE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.sync_dbg_brk_hit/Single_Synchronize.use_async_reset.sync_reg/C

Slack:                    inf
  Source:                 mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/executing_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_microblaze_clk_wiz_1_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.instr_read_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.139ns  (logic 0.518ns (45.483%)  route 0.621ns (54.517%))
  Logic Levels:           0  
  Clock Path Skew:        3.868ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.907ns
    Source Clock Delay      (SCD):    -0.962ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_microblaze_clk_wiz_1_1_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    mb_block_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  mb_block_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.673    mb_block_i/clk_wiz_1/inst/clk_in1_microblaze_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.291 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.625    mb_block_i/clk_wiz_1/inst/clk_out1_microblaze_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.529 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2937, routed)        1.567    -0.962    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Clk
    SLICE_X46Y43         FDRE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/executing_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y43         FDRE (Prop_fdre_C_Q)         0.518    -0.444 r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/executing_reg/Q
                         net (fo=2, routed)           0.621     0.177    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.instr_rd_reg[0]
    SLICE_X48Y43         FDRE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.instr_read_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.364     1.364    mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     1.455 r  mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.451     2.907    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X48Y43         FDRE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.instr_read_reg_reg[0]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_microblaze_clk_wiz_1_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.data_read_reg_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.497ns  (logic 0.367ns (73.850%)  route 0.130ns (26.150%))
  Logic Levels:           0  
  Clock Path Skew:        4.820ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.252ns
    Source Clock Delay      (SCD):    -1.568ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_microblaze_clk_wiz_1_1_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    mb_block_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370     1.370 r  mb_block_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.532    mb_block_i/clk_wiz_1/inst/clk_in1_microblaze_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.689 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.102    mb_block_i/clk_wiz_1/inst/clk_out1_microblaze_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.011 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2937, routed)        1.443    -1.568    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Clk
    SLICE_X44Y36         FDRE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y36         FDRE (Prop_fdre_C_Q)         0.367    -1.201 r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg_reg[18]/Q
                         net (fo=1, routed)           0.130    -1.071    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg[18]
    SLICE_X45Y36         FDRE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.data_read_reg_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.593     1.593    mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     1.689 r  mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.562     3.252    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X45Y36         FDRE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.data_read_reg_reg[18]/C

Slack:                    inf
  Source:                 mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_microblaze_clk_wiz_1_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.data_read_reg_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.637ns  (logic 0.367ns (57.613%)  route 0.270ns (42.387%))
  Logic Levels:           0  
  Clock Path Skew:        4.820ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.252ns
    Source Clock Delay      (SCD):    -1.568ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_microblaze_clk_wiz_1_1_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    mb_block_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370     1.370 r  mb_block_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.532    mb_block_i/clk_wiz_1/inst/clk_in1_microblaze_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.689 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.102    mb_block_i/clk_wiz_1/inst/clk_out1_microblaze_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.011 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2937, routed)        1.443    -1.568    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Clk
    SLICE_X45Y35         FDRE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y35         FDRE (Prop_fdre_C_Q)         0.367    -1.201 r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg_reg[25]/Q
                         net (fo=1, routed)           0.270    -0.931    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg[25]
    SLICE_X47Y35         FDRE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.data_read_reg_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.593     1.593    mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     1.689 r  mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.562     3.252    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X47Y35         FDRE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.data_read_reg_reg[25]/C

Slack:                    inf
  Source:                 mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_microblaze_clk_wiz_1_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.data_read_reg_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.638ns  (logic 0.367ns (57.523%)  route 0.271ns (42.477%))
  Logic Levels:           0  
  Clock Path Skew:        4.820ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.252ns
    Source Clock Delay      (SCD):    -1.568ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_microblaze_clk_wiz_1_1_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    mb_block_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370     1.370 r  mb_block_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.532    mb_block_i/clk_wiz_1/inst/clk_in1_microblaze_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.689 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.102    mb_block_i/clk_wiz_1/inst/clk_out1_microblaze_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.011 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2937, routed)        1.443    -1.568    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Clk
    SLICE_X45Y35         FDRE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y35         FDRE (Prop_fdre_C_Q)         0.367    -1.201 r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg_reg[28]/Q
                         net (fo=1, routed)           0.271    -0.930    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg[28]
    SLICE_X47Y35         FDRE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.data_read_reg_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.593     1.593    mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     1.689 r  mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.562     3.252    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X47Y35         FDRE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.data_read_reg_reg[28]/C

Slack:                    inf
  Source:                 mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_microblaze_clk_wiz_1_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.data_read_reg_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.640ns  (logic 0.367ns (57.357%)  route 0.273ns (42.643%))
  Logic Levels:           0  
  Clock Path Skew:        4.820ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.255ns
    Source Clock Delay      (SCD):    -1.565ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_microblaze_clk_wiz_1_1_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    mb_block_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370     1.370 r  mb_block_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.532    mb_block_i/clk_wiz_1/inst/clk_in1_microblaze_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.689 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.102    mb_block_i/clk_wiz_1/inst/clk_out1_microblaze_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.011 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2937, routed)        1.446    -1.565    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Clk
    SLICE_X44Y40         FDRE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y40         FDRE (Prop_fdre_C_Q)         0.367    -1.198 r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg_reg[5]/Q
                         net (fo=1, routed)           0.273    -0.925    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg[5]
    SLICE_X46Y40         FDRE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.data_read_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.593     1.593    mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     1.689 r  mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.565     3.255    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X46Y40         FDRE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.data_read_reg_reg[5]/C

Slack:                    inf
  Source:                 mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Full_32_bit_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_microblaze_clk_wiz_1_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.status_reg_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.639ns  (logic 0.367ns (57.433%)  route 0.272ns (42.567%))
  Logic Levels:           0  
  Clock Path Skew:        4.820ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.257ns
    Source Clock Delay      (SCD):    -1.563ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_microblaze_clk_wiz_1_1_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    mb_block_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370     1.370 r  mb_block_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.532    mb_block_i/clk_wiz_1/inst/clk_in1_microblaze_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.689 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.102    mb_block_i/clk_wiz_1/inst/clk_out1_microblaze_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.011 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2937, routed)        1.448    -1.563    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Clk
    SLICE_X45Y44         FDRE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Full_32_bit_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y44         FDRE (Prop_fdre_C_Q)         0.367    -1.196 r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Full_32_bit_reg/Q
                         net (fo=1, routed)           0.272    -0.924    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Full_32_bit
    SLICE_X47Y44         FDRE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.status_reg_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.593     1.593    mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     1.689 r  mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.567     3.257    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X47Y44         FDRE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.status_reg_reg[18]/C

Slack:                    inf
  Source:                 mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_microblaze_clk_wiz_1_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.data_read_reg_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.644ns  (logic 0.367ns (56.987%)  route 0.277ns (43.013%))
  Logic Levels:           0  
  Clock Path Skew:        4.820ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.256ns
    Source Clock Delay      (SCD):    -1.564ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_microblaze_clk_wiz_1_1_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    mb_block_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370     1.370 r  mb_block_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.532    mb_block_i/clk_wiz_1/inst/clk_in1_microblaze_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.689 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.102    mb_block_i/clk_wiz_1/inst/clk_out1_microblaze_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.011 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2937, routed)        1.447    -1.564    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Clk
    SLICE_X47Y41         FDRE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y41         FDRE (Prop_fdre_C_Q)         0.367    -1.197 r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg_reg[6]/Q
                         net (fo=1, routed)           0.277    -0.920    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg[6]
    SLICE_X47Y42         FDRE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.data_read_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.593     1.593    mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     1.689 r  mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.566     3.256    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X47Y42         FDRE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.data_read_reg_reg[6]/C

Slack:                    inf
  Source:                 mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_microblaze_clk_wiz_1_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.data_read_reg_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.647ns  (logic 0.367ns (56.738%)  route 0.280ns (43.262%))
  Logic Levels:           0  
  Clock Path Skew:        4.821ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.255ns
    Source Clock Delay      (SCD):    -1.566ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_microblaze_clk_wiz_1_1_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    mb_block_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370     1.370 r  mb_block_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.532    mb_block_i/clk_wiz_1/inst/clk_in1_microblaze_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.689 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.102    mb_block_i/clk_wiz_1/inst/clk_out1_microblaze_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.011 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2937, routed)        1.445    -1.566    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Clk
    SLICE_X44Y38         FDRE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y38         FDRE (Prop_fdre_C_Q)         0.367    -1.199 r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg_reg[11]/Q
                         net (fo=1, routed)           0.280    -0.919    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg[11]
    SLICE_X44Y39         FDRE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.data_read_reg_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.593     1.593    mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     1.689 r  mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.565     3.255    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X44Y39         FDRE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.data_read_reg_reg[11]/C

Slack:                    inf
  Source:                 mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_microblaze_clk_wiz_1_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.data_read_reg_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.647ns  (logic 0.367ns (56.736%)  route 0.280ns (43.264%))
  Logic Levels:           0  
  Clock Path Skew:        4.821ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.255ns
    Source Clock Delay      (SCD):    -1.566ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_microblaze_clk_wiz_1_1_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    mb_block_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370     1.370 r  mb_block_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.532    mb_block_i/clk_wiz_1/inst/clk_in1_microblaze_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.689 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.102    mb_block_i/clk_wiz_1/inst/clk_out1_microblaze_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.011 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2937, routed)        1.445    -1.566    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Clk
    SLICE_X44Y38         FDRE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y38         FDRE (Prop_fdre_C_Q)         0.367    -1.199 r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg_reg[12]/Q
                         net (fo=1, routed)           0.280    -0.919    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg[12]
    SLICE_X44Y39         FDRE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.data_read_reg_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.593     1.593    mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     1.689 r  mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.565     3.255    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X44Y39         FDRE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.data_read_reg_reg[12]/C

Slack:                    inf
  Source:                 mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_microblaze_clk_wiz_1_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.data_read_reg_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.655ns  (logic 0.367ns (56.043%)  route 0.288ns (43.957%))
  Logic Levels:           0  
  Clock Path Skew:        4.819ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.250ns
    Source Clock Delay      (SCD):    -1.569ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_microblaze_clk_wiz_1_1_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    mb_block_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370     1.370 r  mb_block_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.532    mb_block_i/clk_wiz_1/inst/clk_in1_microblaze_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.689 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.102    mb_block_i/clk_wiz_1/inst/clk_out1_microblaze_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.011 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2937, routed)        1.442    -1.569    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Clk
    SLICE_X44Y34         FDRE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y34         FDRE (Prop_fdre_C_Q)         0.367    -1.202 r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg_reg[31]/Q
                         net (fo=1, routed)           0.288    -0.914    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg[31]
    SLICE_X45Y34         FDRE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.data_read_reg_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.593     1.593    mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     1.689 r  mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.560     3.250    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X45Y34         FDRE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.data_read_reg_reg[31]/C

Slack:                    inf
  Source:                 mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_microblaze_clk_wiz_1_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.data_read_reg_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.652ns  (logic 0.367ns (56.288%)  route 0.285ns (43.712%))
  Logic Levels:           0  
  Clock Path Skew:        4.819ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.255ns
    Source Clock Delay      (SCD):    -1.564ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_microblaze_clk_wiz_1_1_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    mb_block_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370     1.370 r  mb_block_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.532    mb_block_i/clk_wiz_1/inst/clk_in1_microblaze_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.689 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.102    mb_block_i/clk_wiz_1/inst/clk_out1_microblaze_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.011 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2937, routed)        1.447    -1.564    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Clk
    SLICE_X47Y41         FDRE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y41         FDRE (Prop_fdre_C_Q)         0.367    -1.197 r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg_reg[4]/Q
                         net (fo=1, routed)           0.285    -0.912    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg[4]
    SLICE_X46Y40         FDRE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.data_read_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.593     1.593    mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     1.689 r  mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.565     3.255    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X46Y40         FDRE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.data_read_reg_reg[4]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  To Clock:  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK

Max Delay            82 Endpoints
Min Delay            82 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/C
                            (falling edge-triggered cell FDRE clocked by mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_instr_overrun_reg/D
                            (rising edge-triggered cell FDRE clocked by mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.956ns  (logic 1.793ns (22.537%)  route 6.163ns (77.463%))
  Logic Levels:           7  (LUT2=1 LUT3=1 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.354ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.909ns
    Source Clock Delay      (SCD):    3.263ns = ( 19.929 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.595    18.262    mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    18.358 f  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.571    19.929    mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X49Y49         FDRE                                         r  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y49         FDRE (Prop_fdre_C_Q)         0.459    20.388 f  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/Q
                         net (fo=12, routed)          1.167    21.555    mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/command[2]
    SLICE_X49Y47         LUT3 (Prop_lut3_I2_O)        0.124    21.679 f  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[2]_INST_0/O
                         net (fo=2, routed)           0.847    22.526    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Reg_En[2]
    SLICE_X49Y47         LUT4 (Prop_lut4_I0_O)        0.124    22.650 f  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_TDO_INST_0_i_18/O
                         net (fo=7, routed)           0.842    23.492    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.The_Base_Vector[1].SRL16E_Base_Vector/Dbg_TDO_1
    SLICE_X48Y46         LUT5 (Prop_lut5_I4_O)        0.152    23.644 r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.The_Base_Vector[1].SRL16E_Base_Vector/Dbg_TDO_INST_0_i_7/O
                         net (fo=2, routed)           0.470    24.115    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.The_Base_Vector[1].SRL16E_Base_Vector/Config_Reg_En
    SLICE_X51Y43         LUT6 (Prop_lut6_I5_O)        0.326    24.441 r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.The_Base_Vector[1].SRL16E_Base_Vector/Dbg_TDO_INST_0_i_2/O
                         net (fo=1, routed)           0.882    25.323    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.The_Base_Vector[1].SRL16E_Base_Vector/Dbg_TDO_INST_0_i_2_n_0
    SLICE_X48Y44         LUT6 (Prop_lut6_I1_O)        0.124    25.447 r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.The_Base_Vector[1].SRL16E_Base_Vector/Dbg_TDO_INST_0/O
                         net (fo=5, routed)           1.082    26.529    mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_TDO_0
    SLICE_X52Y50         LUT2 (Prop_lut2_I0_O)        0.153    26.682 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_Serial_Unified_Completion.mb_instr_overrun_i_2/O
                         net (fo=2, routed)           0.872    27.554    mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.mb_instr_overrun_reg
    SLICE_X53Y49         LUT6 (Prop_lut6_I0_O)        0.331    27.885 r  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.mb_instr_overrun_i_1/O
                         net (fo=1, routed)           0.000    27.885    mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I_n_30
    SLICE_X53Y49         FDRE                                         r  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_instr_overrun_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.364     1.364    mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     1.455 r  mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.453     2.909    mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X53Y49         FDRE                                         r  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_instr_overrun_reg/C

Slack:                    inf
  Source:                 mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/C
                            (falling edge-triggered cell FDRE clocked by mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_instr_error_reg/D
                            (rising edge-triggered cell FDRE clocked by mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.954ns  (logic 1.793ns (22.542%)  route 6.161ns (77.457%))
  Logic Levels:           7  (LUT2=1 LUT3=1 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.354ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.909ns
    Source Clock Delay      (SCD):    3.263ns = ( 19.929 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.595    18.262    mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    18.358 f  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.571    19.929    mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X49Y49         FDRE                                         r  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y49         FDRE (Prop_fdre_C_Q)         0.459    20.388 f  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/Q
                         net (fo=12, routed)          1.167    21.555    mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/command[2]
    SLICE_X49Y47         LUT3 (Prop_lut3_I2_O)        0.124    21.679 f  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[2]_INST_0/O
                         net (fo=2, routed)           0.847    22.526    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Reg_En[2]
    SLICE_X49Y47         LUT4 (Prop_lut4_I0_O)        0.124    22.650 f  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_TDO_INST_0_i_18/O
                         net (fo=7, routed)           0.842    23.492    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.The_Base_Vector[1].SRL16E_Base_Vector/Dbg_TDO_1
    SLICE_X48Y46         LUT5 (Prop_lut5_I4_O)        0.152    23.644 r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.The_Base_Vector[1].SRL16E_Base_Vector/Dbg_TDO_INST_0_i_7/O
                         net (fo=2, routed)           0.470    24.115    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.The_Base_Vector[1].SRL16E_Base_Vector/Config_Reg_En
    SLICE_X51Y43         LUT6 (Prop_lut6_I5_O)        0.326    24.441 r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.The_Base_Vector[1].SRL16E_Base_Vector/Dbg_TDO_INST_0_i_2/O
                         net (fo=1, routed)           0.882    25.323    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.The_Base_Vector[1].SRL16E_Base_Vector/Dbg_TDO_INST_0_i_2_n_0
    SLICE_X48Y44         LUT6 (Prop_lut6_I1_O)        0.124    25.447 r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.The_Base_Vector[1].SRL16E_Base_Vector/Dbg_TDO_INST_0/O
                         net (fo=5, routed)           1.082    26.529    mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_TDO_0
    SLICE_X52Y50         LUT2 (Prop_lut2_I0_O)        0.153    26.682 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_Serial_Unified_Completion.mb_instr_overrun_i_2/O
                         net (fo=2, routed)           0.870    27.552    mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.mb_instr_overrun_reg
    SLICE_X53Y49         LUT6 (Prop_lut6_I0_O)        0.331    27.883 r  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.mb_instr_error_i_1/O
                         net (fo=1, routed)           0.000    27.883    mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I_n_31
    SLICE_X53Y49         FDRE                                         r  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_instr_error_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.364     1.364    mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     1.455 r  mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.453     2.909    mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X53Y49         FDRE                                         r  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_instr_error_reg/C

Slack:                    inf
  Source:                 mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/C
                            (falling edge-triggered cell FDRE clocked by mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_data_overrun_reg/D
                            (rising edge-triggered cell FDRE clocked by mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.723ns  (logic 1.433ns (21.314%)  route 5.290ns (78.686%))
  Logic Levels:           6  (LUT3=1 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.365ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.898ns
    Source Clock Delay      (SCD):    3.263ns = ( 19.929 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.595    18.262    mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    18.358 f  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.571    19.929    mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X49Y49         FDRE                                         r  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y49         FDRE (Prop_fdre_C_Q)         0.459    20.388 r  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/Q
                         net (fo=12, routed)          1.167    21.555    mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/command[2]
    SLICE_X49Y47         LUT3 (Prop_lut3_I2_O)        0.124    21.679 r  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[2]_INST_0/O
                         net (fo=2, routed)           0.847    22.526    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Reg_En[2]
    SLICE_X49Y47         LUT4 (Prop_lut4_I0_O)        0.124    22.650 r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_TDO_INST_0_i_18/O
                         net (fo=7, routed)           0.842    23.492    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.The_Base_Vector[1].SRL16E_Base_Vector/Dbg_TDO_1
    SLICE_X48Y46         LUT5 (Prop_lut5_I4_O)        0.152    23.644 f  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.The_Base_Vector[1].SRL16E_Base_Vector/Dbg_TDO_INST_0_i_7/O
                         net (fo=2, routed)           0.470    24.115    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.The_Base_Vector[1].SRL16E_Base_Vector/Config_Reg_En
    SLICE_X51Y43         LUT6 (Prop_lut6_I5_O)        0.326    24.441 f  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.The_Base_Vector[1].SRL16E_Base_Vector/Dbg_TDO_INST_0_i_2/O
                         net (fo=1, routed)           0.882    25.323    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.The_Base_Vector[1].SRL16E_Base_Vector/Dbg_TDO_INST_0_i_2_n_0
    SLICE_X48Y44         LUT6 (Prop_lut6_I1_O)        0.124    25.447 f  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.The_Base_Vector[1].SRL16E_Base_Vector/Dbg_TDO_INST_0/O
                         net (fo=5, routed)           1.082    26.529    mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_TDO_0
    SLICE_X52Y50         LUT6 (Prop_lut6_I0_O)        0.124    26.653 r  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.mb_data_overrun_i_1/O
                         net (fo=1, routed)           0.000    26.653    mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I_n_32
    SLICE_X52Y50         FDRE                                         r  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_data_overrun_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.364     1.364    mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     1.455 r  mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.443     2.898    mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X52Y50         FDRE                                         r  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_data_overrun_reg/C

Slack:                    inf
  Source:                 mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/C
                            (falling edge-triggered cell FDRE clocked by mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CE
                            (rising edge-triggered cell SRL16E clocked by mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.351ns  (logic 1.065ns (19.904%)  route 4.286ns (80.096%))
  Logic Levels:           3  (LUT3=2 LUT6=1)
  Clock Path Skew:        -0.366ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.897ns
    Source Clock Delay      (SCD):    3.263ns = ( 19.929 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.595    18.262    mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    18.358 f  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.571    19.929    mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X49Y49         FDRE                                         r  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y49         FDRE (Prop_fdre_C_Q)         0.459    20.388 f  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/Q
                         net (fo=12, routed)          1.167    21.555    mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/command[2]
    SLICE_X49Y47         LUT3 (Prop_lut3_I2_O)        0.124    21.679 f  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[2]_INST_0/O
                         net (fo=2, routed)           0.847    22.526    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Dbg_Reg_En[2]
    SLICE_X49Y47         LUT3 (Prop_lut3_I2_O)        0.150    22.676 f  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Use_unisim.MB_SRL16CE_I1_i_2/O
                         net (fo=1, routed)           0.662    23.338    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Use_unisim.MB_SRL16CE_I1_i_2_n_0
    SLICE_X48Y47         LUT6 (Prop_lut6_I5_O)        0.332    23.670 r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Use_unisim.MB_SRL16CE_I1_i_1/O
                         net (fo=8, routed)           1.610    25.280    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/which_pc
    SLICE_X42Y34         SRL16E                                       r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CE
  -------------------------------------------------------------------    -------------------

                         (clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.364     1.364    mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     1.455 r  mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.441     2.897    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Dbg_Clk
    SLICE_X42Y34         SRL16E                                       r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CLK

Slack:                    inf
  Source:                 mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/C
                            (falling edge-triggered cell FDRE clocked by mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[1].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CE
                            (rising edge-triggered cell SRLC16E clocked by mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.351ns  (logic 1.065ns (19.904%)  route 4.286ns (80.096%))
  Logic Levels:           3  (LUT3=2 LUT6=1)
  Clock Path Skew:        -0.366ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.897ns
    Source Clock Delay      (SCD):    3.263ns = ( 19.929 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.595    18.262    mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    18.358 f  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.571    19.929    mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X49Y49         FDRE                                         r  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y49         FDRE (Prop_fdre_C_Q)         0.459    20.388 f  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/Q
                         net (fo=12, routed)          1.167    21.555    mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/command[2]
    SLICE_X49Y47         LUT3 (Prop_lut3_I2_O)        0.124    21.679 f  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[2]_INST_0/O
                         net (fo=2, routed)           0.847    22.526    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Dbg_Reg_En[2]
    SLICE_X49Y47         LUT3 (Prop_lut3_I2_O)        0.150    22.676 f  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Use_unisim.MB_SRL16CE_I1_i_2/O
                         net (fo=1, routed)           0.662    23.338    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Use_unisim.MB_SRL16CE_I1_i_2_n_0
    SLICE_X48Y47         LUT6 (Prop_lut6_I5_O)        0.332    23.670 r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Use_unisim.MB_SRL16CE_I1_i_1/O
                         net (fo=8, routed)           1.610    25.280    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[1].SRLC16E_I/which_pc
    SLICE_X42Y34         SRLC16E                                      r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[1].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CE
  -------------------------------------------------------------------    -------------------

                         (clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.364     1.364    mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     1.455 r  mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.441     2.897    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[1].SRLC16E_I/Dbg_Clk
    SLICE_X42Y34         SRLC16E                                      r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[1].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CLK

Slack:                    inf
  Source:                 mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/C
                            (falling edge-triggered cell FDRE clocked by mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[3].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CE
                            (rising edge-triggered cell SRLC16E clocked by mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.311ns  (logic 1.065ns (20.055%)  route 4.246ns (79.945%))
  Logic Levels:           3  (LUT3=2 LUT6=1)
  Clock Path Skew:        -0.365ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.898ns
    Source Clock Delay      (SCD):    3.263ns = ( 19.929 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.595    18.262    mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    18.358 f  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.571    19.929    mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X49Y49         FDRE                                         r  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y49         FDRE (Prop_fdre_C_Q)         0.459    20.388 f  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/Q
                         net (fo=12, routed)          1.167    21.555    mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/command[2]
    SLICE_X49Y47         LUT3 (Prop_lut3_I2_O)        0.124    21.679 f  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[2]_INST_0/O
                         net (fo=2, routed)           0.847    22.526    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Dbg_Reg_En[2]
    SLICE_X49Y47         LUT3 (Prop_lut3_I2_O)        0.150    22.676 f  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Use_unisim.MB_SRL16CE_I1_i_2/O
                         net (fo=1, routed)           0.662    23.338    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Use_unisim.MB_SRL16CE_I1_i_2_n_0
    SLICE_X48Y47         LUT6 (Prop_lut6_I5_O)        0.332    23.670 r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Use_unisim.MB_SRL16CE_I1_i_1/O
                         net (fo=8, routed)           1.570    25.240    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[3].SRLC16E_I/which_pc
    SLICE_X42Y36         SRLC16E                                      r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[3].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CE
  -------------------------------------------------------------------    -------------------

                         (clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.364     1.364    mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     1.455 r  mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.442     2.898    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[3].SRLC16E_I/Dbg_Clk
    SLICE_X42Y36         SRLC16E                                      r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[3].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CLK

Slack:                    inf
  Source:                 mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/C
                            (falling edge-triggered cell FDRE clocked by mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[4].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CE
                            (rising edge-triggered cell SRLC16E clocked by mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.183ns  (logic 1.065ns (20.549%)  route 4.118ns (79.451%))
  Logic Levels:           3  (LUT3=2 LUT6=1)
  Clock Path Skew:        -0.363ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.900ns
    Source Clock Delay      (SCD):    3.263ns = ( 19.929 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.595    18.262    mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    18.358 f  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.571    19.929    mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X49Y49         FDRE                                         r  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y49         FDRE (Prop_fdre_C_Q)         0.459    20.388 f  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/Q
                         net (fo=12, routed)          1.167    21.555    mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/command[2]
    SLICE_X49Y47         LUT3 (Prop_lut3_I2_O)        0.124    21.679 f  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[2]_INST_0/O
                         net (fo=2, routed)           0.847    22.526    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Dbg_Reg_En[2]
    SLICE_X49Y47         LUT3 (Prop_lut3_I2_O)        0.150    22.676 f  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Use_unisim.MB_SRL16CE_I1_i_2/O
                         net (fo=1, routed)           0.662    23.338    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Use_unisim.MB_SRL16CE_I1_i_2_n_0
    SLICE_X48Y47         LUT6 (Prop_lut6_I5_O)        0.332    23.670 r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Use_unisim.MB_SRL16CE_I1_i_1/O
                         net (fo=8, routed)           1.442    25.112    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[4].SRLC16E_I/which_pc
    SLICE_X42Y38         SRLC16E                                      r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[4].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CE
  -------------------------------------------------------------------    -------------------

                         (clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.364     1.364    mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     1.455 r  mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.444     2.900    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[4].SRLC16E_I/Dbg_Clk
    SLICE_X42Y38         SRLC16E                                      r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[4].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CLK

Slack:                    inf
  Source:                 mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/C
                            (falling edge-triggered cell FDRE clocked by mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[2].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CE
                            (rising edge-triggered cell SRLC16E clocked by mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.013ns  (logic 1.065ns (21.247%)  route 3.948ns (78.753%))
  Logic Levels:           3  (LUT3=2 LUT6=1)
  Clock Path Skew:        -0.365ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.898ns
    Source Clock Delay      (SCD):    3.263ns = ( 19.929 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.595    18.262    mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    18.358 f  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.571    19.929    mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X49Y49         FDRE                                         r  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y49         FDRE (Prop_fdre_C_Q)         0.459    20.388 f  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/Q
                         net (fo=12, routed)          1.167    21.555    mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/command[2]
    SLICE_X49Y47         LUT3 (Prop_lut3_I2_O)        0.124    21.679 f  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[2]_INST_0/O
                         net (fo=2, routed)           0.847    22.526    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Dbg_Reg_En[2]
    SLICE_X49Y47         LUT3 (Prop_lut3_I2_O)        0.150    22.676 f  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Use_unisim.MB_SRL16CE_I1_i_2/O
                         net (fo=1, routed)           0.662    23.338    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Use_unisim.MB_SRL16CE_I1_i_2_n_0
    SLICE_X48Y47         LUT6 (Prop_lut6_I5_O)        0.332    23.670 r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Use_unisim.MB_SRL16CE_I1_i_1/O
                         net (fo=8, routed)           1.272    24.942    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[2].SRLC16E_I/which_pc
    SLICE_X42Y35         SRLC16E                                      r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[2].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CE
  -------------------------------------------------------------------    -------------------

                         (clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.364     1.364    mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     1.455 r  mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.442     2.898    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[2].SRLC16E_I/Dbg_Clk
    SLICE_X42Y35         SRLC16E                                      r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[2].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CLK

Slack:                    inf
  Source:                 mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/C
                            (falling edge-triggered cell FDRE clocked by mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[7].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CE
                            (rising edge-triggered cell SRLC16E clocked by mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.981ns  (logic 1.065ns (21.381%)  route 3.916ns (78.619%))
  Logic Levels:           3  (LUT3=2 LUT6=1)
  Clock Path Skew:        -0.361ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.902ns
    Source Clock Delay      (SCD):    3.263ns = ( 19.929 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.595    18.262    mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    18.358 f  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.571    19.929    mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X49Y49         FDRE                                         r  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y49         FDRE (Prop_fdre_C_Q)         0.459    20.388 f  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/Q
                         net (fo=12, routed)          1.167    21.555    mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/command[2]
    SLICE_X49Y47         LUT3 (Prop_lut3_I2_O)        0.124    21.679 f  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[2]_INST_0/O
                         net (fo=2, routed)           0.847    22.526    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Dbg_Reg_En[2]
    SLICE_X49Y47         LUT3 (Prop_lut3_I2_O)        0.150    22.676 f  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Use_unisim.MB_SRL16CE_I1_i_2/O
                         net (fo=1, routed)           0.662    23.338    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Use_unisim.MB_SRL16CE_I1_i_2_n_0
    SLICE_X48Y47         LUT6 (Prop_lut6_I5_O)        0.332    23.670 r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Use_unisim.MB_SRL16CE_I1_i_1/O
                         net (fo=8, routed)           1.240    24.910    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[7].SRLC16E_I/which_pc
    SLICE_X42Y42         SRLC16E                                      r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[7].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CE
  -------------------------------------------------------------------    -------------------

                         (clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.364     1.364    mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     1.455 r  mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.446     2.902    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[7].SRLC16E_I/Dbg_Clk
    SLICE_X42Y42         SRLC16E                                      r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[7].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CLK

Slack:                    inf
  Source:                 mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/C
                            (falling edge-triggered cell FDRE clocked by mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[5].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CE
                            (rising edge-triggered cell SRLC16E clocked by mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.695ns  (logic 1.065ns (22.683%)  route 3.630ns (77.317%))
  Logic Levels:           3  (LUT3=2 LUT6=1)
  Clock Path Skew:        -0.362ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.901ns
    Source Clock Delay      (SCD):    3.263ns = ( 19.929 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.595    18.262    mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    18.358 f  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.571    19.929    mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X49Y49         FDRE                                         r  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y49         FDRE (Prop_fdre_C_Q)         0.459    20.388 f  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/Q
                         net (fo=12, routed)          1.167    21.555    mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/command[2]
    SLICE_X49Y47         LUT3 (Prop_lut3_I2_O)        0.124    21.679 f  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[2]_INST_0/O
                         net (fo=2, routed)           0.847    22.526    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Dbg_Reg_En[2]
    SLICE_X49Y47         LUT3 (Prop_lut3_I2_O)        0.150    22.676 f  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Use_unisim.MB_SRL16CE_I1_i_2/O
                         net (fo=1, routed)           0.662    23.338    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Use_unisim.MB_SRL16CE_I1_i_2_n_0
    SLICE_X48Y47         LUT6 (Prop_lut6_I5_O)        0.332    23.670 r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Use_unisim.MB_SRL16CE_I1_i_1/O
                         net (fo=8, routed)           0.954    24.624    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[5].SRLC16E_I/which_pc
    SLICE_X42Y39         SRLC16E                                      r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[5].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CE
  -------------------------------------------------------------------    -------------------

                         (clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.364     1.364    mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     1.455 r  mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.445     2.901    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[5].SRLC16E_I/Dbg_Clk
    SLICE_X42Y39         SRLC16E                                      r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[5].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CLK





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/D
                            (rising edge-triggered cell FDRE clocked by mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.414ns  (logic 0.209ns (50.460%)  route 0.205ns (49.540%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.366ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.559ns
    Source Clock Delay      (SCD):    1.193ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.600     0.600    mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.626 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.567     1.193    mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X52Y49         FDRE                                         r  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y49         FDRE (Prop_fdre_C_Q)         0.164     1.357 r  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]/Q
                         net (fo=2, routed)           0.205     1.562    mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/completion_ctrl
    SLICE_X52Y50         LUT6 (Prop_lut6_I2_O)        0.045     1.607 r  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.completion_block_i_1/O
                         net (fo=1, routed)           0.000     1.607    mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I_n_33
    SLICE_X52Y50         FDRE                                         r  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.694     0.694    mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.723 r  mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         0.835     1.559    mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X52Y50         FDRE                                         r  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/C

Slack:                    inf
  Source:                 mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                            (clock source 'mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE'  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/sel_n_reg/PRE
                            (removal check against rising-edge clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.547ns  (logic 0.071ns (4.590%)  route 1.476ns (95.410%))
  Logic Levels:           2  (BUFG=1 LUT6=1)
  Clock Path Skew:        1.561ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.561ns
    Source Clock Delay      (SCD):    0.000ns = ( 16.667 - 16.667 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.600    17.267    mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    17.293 f  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.680    17.973    mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X51Y48         LUT6 (Prop_lut6_I0_O)        0.045    18.018 f  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/sel_n_i_2/O
                         net (fo=1, routed)           0.196    18.213    mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Functional_Reset
    SLICE_X51Y48         FDPE                                         f  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/sel_n_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.694     0.694    mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.723 r  mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         0.838     1.561    mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X51Y48         FDPE                                         r  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/sel_n_reg/C

Slack:                    inf
  Source:                 mb_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[2]/C
                            (falling edge-triggered cell FDCE clocked by mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/sel_n_reg/D
                            (rising edge-triggered cell FDPE clocked by mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.442ns  (logic 0.212ns (47.911%)  route 0.230ns (52.089%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.368ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.561ns
    Source Clock Delay      (SCD):    1.193ns = ( 17.860 - 16.667 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.600    17.267    mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    17.293 f  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.567    17.860    mb_block_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X50Y47         FDCE                                         r  mb_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y47         FDCE (Prop_fdce_C_Q)         0.167    18.027 r  mb_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[2]/Q
                         net (fo=8, routed)           0.230    18.257    mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Q[2]
    SLICE_X51Y48         LUT5 (Prop_lut5_I0_O)        0.045    18.302 r  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/sel_n_i_1/O
                         net (fo=1, routed)           0.000    18.302    mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/sel_n0
    SLICE_X51Y48         FDPE                                         r  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/sel_n_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.694     0.694    mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.723 r  mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         0.838     1.561    mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X51Y48         FDPE                                         r  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/sel_n_reg/C

Slack:                    inf
  Source:                 mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C
                            (falling edge-triggered cell FDCE clocked by mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.unchanged_reg/D
                            (rising edge-triggered cell FDRE clocked by mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.529ns  (logic 0.236ns (44.589%)  route 0.293ns (55.411%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        0.366ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.559ns
    Source Clock Delay      (SCD):    1.193ns = ( 17.860 - 16.667 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.600    17.267    mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    17.293 f  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.567    17.860    mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/CLK
    SLICE_X48Y48         FDCE                                         r  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y48         FDCE (Prop_fdce_C_Q)         0.146    18.006 r  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/Q
                         net (fo=16, routed)          0.145    18.151    mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q_0
    SLICE_X49Y48         LUT3 (Prop_lut3_I1_O)        0.045    18.196 r  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[7]_INST_0/O
                         net (fo=8, routed)           0.148    18.344    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Reg_En[7]
    SLICE_X48Y46         LUT6 (Prop_lut6_I2_O)        0.045    18.389 r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.unchanged_i_1/O
                         net (fo=1, routed)           0.000    18.389    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.unchanged_i_1_n_0
    SLICE_X48Y46         FDRE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.unchanged_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.694     0.694    mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.723 r  mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         0.836     1.559    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X48Y46         FDRE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.unchanged_reg/C

Slack:                    inf
  Source:                 mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[7]/C
                            (falling edge-triggered cell FDRE clocked by mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.Completion_Status_Register.sample_1_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.550ns  (logic 0.231ns (41.993%)  route 0.319ns (58.007%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.368ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.561ns
    Source Clock Delay      (SCD):    1.193ns = ( 17.860 - 16.667 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.600    17.267    mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    17.293 f  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.567    17.860    mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X49Y49         FDRE                                         r  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[7]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y49         FDRE (Prop_fdre_C_Q)         0.133    17.993 r  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[7]/Q
                         net (fo=10, routed)          0.165    18.158    mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/command[7]
    SLICE_X52Y49         LUT6 (Prop_lut6_I3_O)        0.098    18.256 r  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.Completion_Status_Register.sample_1[15]_i_2/O
                         net (fo=19, routed)          0.154    18.410    mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/sample_1
    SLICE_X54Y49         FDRE                                         r  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.Completion_Status_Register.sample_1_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.694     0.694    mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.723 r  mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         0.838     1.561    mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X54Y49         FDRE                                         r  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.Completion_Status_Register.sample_1_reg[10]/C

Slack:                    inf
  Source:                 mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[7]/C
                            (falling edge-triggered cell FDRE clocked by mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.Completion_Status_Register.sample_1_reg[11]/CE
                            (rising edge-triggered cell FDRE clocked by mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.550ns  (logic 0.231ns (41.993%)  route 0.319ns (58.007%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.368ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.561ns
    Source Clock Delay      (SCD):    1.193ns = ( 17.860 - 16.667 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.600    17.267    mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    17.293 f  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.567    17.860    mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X49Y49         FDRE                                         r  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[7]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y49         FDRE (Prop_fdre_C_Q)         0.133    17.993 r  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[7]/Q
                         net (fo=10, routed)          0.165    18.158    mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/command[7]
    SLICE_X52Y49         LUT6 (Prop_lut6_I3_O)        0.098    18.256 r  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.Completion_Status_Register.sample_1[15]_i_2/O
                         net (fo=19, routed)          0.154    18.410    mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/sample_1
    SLICE_X54Y49         FDRE                                         r  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.Completion_Status_Register.sample_1_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.694     0.694    mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.723 r  mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         0.838     1.561    mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X54Y49         FDRE                                         r  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.Completion_Status_Register.sample_1_reg[11]/C

Slack:                    inf
  Source:                 mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[7]/C
                            (falling edge-triggered cell FDRE clocked by mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.Completion_Status_Register.sample_1_reg[12]/CE
                            (rising edge-triggered cell FDRE clocked by mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.550ns  (logic 0.231ns (41.993%)  route 0.319ns (58.007%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.368ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.561ns
    Source Clock Delay      (SCD):    1.193ns = ( 17.860 - 16.667 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.600    17.267    mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    17.293 f  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.567    17.860    mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X49Y49         FDRE                                         r  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[7]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y49         FDRE (Prop_fdre_C_Q)         0.133    17.993 r  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[7]/Q
                         net (fo=10, routed)          0.165    18.158    mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/command[7]
    SLICE_X52Y49         LUT6 (Prop_lut6_I3_O)        0.098    18.256 r  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.Completion_Status_Register.sample_1[15]_i_2/O
                         net (fo=19, routed)          0.154    18.410    mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/sample_1
    SLICE_X54Y49         FDRE                                         r  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.Completion_Status_Register.sample_1_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.694     0.694    mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.723 r  mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         0.838     1.561    mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X54Y49         FDRE                                         r  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.Completion_Status_Register.sample_1_reg[12]/C

Slack:                    inf
  Source:                 mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[7]/C
                            (falling edge-triggered cell FDRE clocked by mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.Completion_Status_Register.sample_1_reg[13]/CE
                            (rising edge-triggered cell FDRE clocked by mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.550ns  (logic 0.231ns (41.993%)  route 0.319ns (58.007%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.368ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.561ns
    Source Clock Delay      (SCD):    1.193ns = ( 17.860 - 16.667 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.600    17.267    mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    17.293 f  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.567    17.860    mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X49Y49         FDRE                                         r  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[7]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y49         FDRE (Prop_fdre_C_Q)         0.133    17.993 r  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[7]/Q
                         net (fo=10, routed)          0.165    18.158    mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/command[7]
    SLICE_X52Y49         LUT6 (Prop_lut6_I3_O)        0.098    18.256 r  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.Completion_Status_Register.sample_1[15]_i_2/O
                         net (fo=19, routed)          0.154    18.410    mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/sample_1
    SLICE_X54Y49         FDRE                                         r  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.Completion_Status_Register.sample_1_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.694     0.694    mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.723 r  mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         0.838     1.561    mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X54Y49         FDRE                                         r  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.Completion_Status_Register.sample_1_reg[13]/C

Slack:                    inf
  Source:                 mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[7]/C
                            (falling edge-triggered cell FDRE clocked by mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.Completion_Status_Register.sample_1_reg[14]/CE
                            (rising edge-triggered cell FDRE clocked by mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.550ns  (logic 0.231ns (41.993%)  route 0.319ns (58.007%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.368ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.561ns
    Source Clock Delay      (SCD):    1.193ns = ( 17.860 - 16.667 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.600    17.267    mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    17.293 f  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.567    17.860    mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X49Y49         FDRE                                         r  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[7]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y49         FDRE (Prop_fdre_C_Q)         0.133    17.993 r  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[7]/Q
                         net (fo=10, routed)          0.165    18.158    mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/command[7]
    SLICE_X52Y49         LUT6 (Prop_lut6_I3_O)        0.098    18.256 r  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.Completion_Status_Register.sample_1[15]_i_2/O
                         net (fo=19, routed)          0.154    18.410    mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/sample_1
    SLICE_X54Y49         FDRE                                         r  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.Completion_Status_Register.sample_1_reg[14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.694     0.694    mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.723 r  mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         0.838     1.561    mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X54Y49         FDRE                                         r  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.Completion_Status_Register.sample_1_reg[14]/C

Slack:                    inf
  Source:                 mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[7]/C
                            (falling edge-triggered cell FDRE clocked by mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.Completion_Status_Register.sample_1_reg[15]/CE
                            (rising edge-triggered cell FDRE clocked by mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.550ns  (logic 0.231ns (41.993%)  route 0.319ns (58.007%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.368ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.561ns
    Source Clock Delay      (SCD):    1.193ns = ( 17.860 - 16.667 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.600    17.267    mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    17.293 f  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.567    17.860    mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X49Y49         FDRE                                         r  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[7]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y49         FDRE (Prop_fdre_C_Q)         0.133    17.993 r  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[7]/Q
                         net (fo=10, routed)          0.165    18.158    mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/command[7]
    SLICE_X52Y49         LUT6 (Prop_lut6_I3_O)        0.098    18.256 r  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.Completion_Status_Register.sample_1[15]_i_2/O
                         net (fo=19, routed)          0.154    18.410    mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/sample_1
    SLICE_X54Y49         FDRE                                         r  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.Completion_Status_Register.sample_1_reg[15]/CE
  -------------------------------------------------------------------    -------------------

                         (clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.694     0.694    mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.723 r  mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         0.838     1.561    mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X54Y49         FDRE                                         r  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.Completion_Status_Register.sample_1_reg[15]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE

Max Delay            28 Endpoints
Min Delay            28 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                            (internal pin)
  Destination:            mb_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/CLR
                            (recovery check against rising-edge clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.220ns  (logic 0.124ns (3.851%)  route 3.096ns (96.149%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                         net (fo=8, routed)           2.355     2.355    mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/SEL
    SLICE_X50Y48         LUT1 (Prop_lut1_I0_O)        0.124     2.479 f  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_BSCAN.TDI_Shifter[3]_i_2/O
                         net (fo=12, routed)          0.741     3.220    mb_block_i/mdm_1/U0/MDM_Core_I1/AR[0]
    SLICE_X50Y47         FDCE                                         f  mb_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.366    18.033    mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    18.124 f  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.453    19.577    mb_block_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X50Y47         FDCE                                         r  mb_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                            (internal pin)
  Destination:            mb_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/CLR
                            (recovery check against rising-edge clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.220ns  (logic 0.124ns (3.851%)  route 3.096ns (96.149%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                         net (fo=8, routed)           2.355     2.355    mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/SEL
    SLICE_X50Y48         LUT1 (Prop_lut1_I0_O)        0.124     2.479 f  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_BSCAN.TDI_Shifter[3]_i_2/O
                         net (fo=12, routed)          0.741     3.220    mb_block_i/mdm_1/U0/MDM_Core_I1/AR[0]
    SLICE_X50Y47         FDCE                                         f  mb_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.366    18.033    mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    18.124 f  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.453    19.577    mb_block_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X50Y47         FDCE                                         r  mb_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                            (internal pin)
  Destination:            mb_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[2]/CLR
                            (recovery check against rising-edge clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.220ns  (logic 0.124ns (3.851%)  route 3.096ns (96.149%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                         net (fo=8, routed)           2.355     2.355    mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/SEL
    SLICE_X50Y48         LUT1 (Prop_lut1_I0_O)        0.124     2.479 f  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_BSCAN.TDI_Shifter[3]_i_2/O
                         net (fo=12, routed)          0.741     3.220    mb_block_i/mdm_1/U0/MDM_Core_I1/AR[0]
    SLICE_X50Y47         FDCE                                         f  mb_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.366    18.033    mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    18.124 f  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.453    19.577    mb_block_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X50Y47         FDCE                                         r  mb_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[2]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                            (internal pin)
  Destination:            mb_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[3]/CLR
                            (recovery check against rising-edge clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.220ns  (logic 0.124ns (3.851%)  route 3.096ns (96.149%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                         net (fo=8, routed)           2.355     2.355    mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/SEL
    SLICE_X50Y48         LUT1 (Prop_lut1_I0_O)        0.124     2.479 f  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_BSCAN.TDI_Shifter[3]_i_2/O
                         net (fo=12, routed)          0.741     3.220    mb_block_i/mdm_1/U0/MDM_Core_I1/AR[0]
    SLICE_X50Y47         FDCE                                         f  mb_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.366    18.033    mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    18.124 f  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.453    19.577    mb_block_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X50Y47         FDCE                                         r  mb_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[3]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                            (internal pin)
  Destination:            mb_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.141ns  (logic 0.150ns (4.775%)  route 2.991ns (95.225%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                         net (fo=8, routed)           2.509     2.509    mb_block_i/mdm_1/U0/MDM_Core_I1/SEL
    SLICE_X50Y48         LUT5 (Prop_lut5_I0_O)        0.150     2.659 r  mb_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1[3]_i_1/O
                         net (fo=4, routed)           0.483     3.141    mb_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.MDM_SEL
    SLICE_X52Y48         FDCE                                         r  mb_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.366     1.366    mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091     1.457 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.453     2.911    mb_block_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X52Y48         FDCE                                         r  mb_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[0]/C

Slack:                    inf
  Source:                 mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                            (internal pin)
  Destination:            mb_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.141ns  (logic 0.150ns (4.775%)  route 2.991ns (95.225%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                         net (fo=8, routed)           2.509     2.509    mb_block_i/mdm_1/U0/MDM_Core_I1/SEL
    SLICE_X50Y48         LUT5 (Prop_lut5_I0_O)        0.150     2.659 r  mb_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1[3]_i_1/O
                         net (fo=4, routed)           0.483     3.141    mb_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.MDM_SEL
    SLICE_X52Y48         FDCE                                         r  mb_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.366     1.366    mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091     1.457 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.453     2.911    mb_block_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X52Y48         FDCE                                         r  mb_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[1]/C

Slack:                    inf
  Source:                 mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                            (internal pin)
  Destination:            mb_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.141ns  (logic 0.150ns (4.775%)  route 2.991ns (95.225%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                         net (fo=8, routed)           2.509     2.509    mb_block_i/mdm_1/U0/MDM_Core_I1/SEL
    SLICE_X50Y48         LUT5 (Prop_lut5_I0_O)        0.150     2.659 r  mb_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1[3]_i_1/O
                         net (fo=4, routed)           0.483     3.141    mb_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.MDM_SEL
    SLICE_X52Y48         FDCE                                         r  mb_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.366     1.366    mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091     1.457 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.453     2.911    mb_block_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X52Y48         FDCE                                         r  mb_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[2]/C

Slack:                    inf
  Source:                 mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                            (internal pin)
  Destination:            mb_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.141ns  (logic 0.150ns (4.775%)  route 2.991ns (95.225%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                         net (fo=8, routed)           2.509     2.509    mb_block_i/mdm_1/U0/MDM_Core_I1/SEL
    SLICE_X50Y48         LUT5 (Prop_lut5_I0_O)        0.150     2.659 r  mb_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1[3]_i_1/O
                         net (fo=4, routed)           0.483     3.141    mb_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.MDM_SEL
    SLICE_X52Y48         FDCE                                         r  mb_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.366     1.366    mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091     1.457 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.453     2.911    mb_block_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X52Y48         FDCE                                         r  mb_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[3]/C

Slack:                    inf
  Source:                 mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                            (internal pin)
  Destination:            mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[0]/CE
                            (falling edge-triggered cell FDRE clocked by mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.116ns  (logic 0.124ns (3.979%)  route 2.992ns (96.021%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                         net (fo=8, routed)           2.509     2.509    mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/SEL
    SLICE_X50Y48         LUT5 (Prop_lut5_I0_O)        0.124     2.633 r  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1/O
                         net (fo=8, routed)           0.484     3.116    mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0
    SLICE_X49Y49         FDRE                                         r  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.366    18.033    mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    18.124 f  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.452    19.576    mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X49Y49         FDRE                                         r  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[0]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                            (internal pin)
  Destination:            mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/CE
                            (falling edge-triggered cell FDRE clocked by mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.116ns  (logic 0.124ns (3.979%)  route 2.992ns (96.021%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                         net (fo=8, routed)           2.509     2.509    mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/SEL
    SLICE_X50Y48         LUT5 (Prop_lut5_I0_O)        0.124     2.633 r  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1/O
                         net (fo=8, routed)           0.484     3.116    mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0
    SLICE_X49Y49         FDRE                                         r  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.366    18.033    mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    18.124 f  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.452    19.576    mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X49Y49         FDRE                                         r  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/C  (IS_INVERTED)





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                            (internal pin)
  Destination:            mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.170ns  (logic 0.045ns (3.848%)  route 1.125ns (96.152%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                         net (fo=8, routed)           1.013     1.013    mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/SEL
    SLICE_X50Y48         LUT6 (Prop_lut6_I4_O)        0.045     1.058 r  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/command_1[0]_i_1/O
                         net (fo=8, routed)           0.112     1.170    mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_10
    SLICE_X50Y49         FDRE                                         r  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.700     0.700    mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     0.729 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.838     1.567    mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X50Y49         FDRE                                         r  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[0]/C

Slack:                    inf
  Source:                 mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                            (internal pin)
  Destination:            mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.170ns  (logic 0.045ns (3.848%)  route 1.125ns (96.152%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                         net (fo=8, routed)           1.013     1.013    mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/SEL
    SLICE_X50Y48         LUT6 (Prop_lut6_I4_O)        0.045     1.058 r  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/command_1[0]_i_1/O
                         net (fo=8, routed)           0.112     1.170    mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_10
    SLICE_X50Y49         FDRE                                         r  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.700     0.700    mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     0.729 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.838     1.567    mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X50Y49         FDRE                                         r  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[1]/C

Slack:                    inf
  Source:                 mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                            (internal pin)
  Destination:            mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.170ns  (logic 0.045ns (3.848%)  route 1.125ns (96.152%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                         net (fo=8, routed)           1.013     1.013    mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/SEL
    SLICE_X50Y48         LUT6 (Prop_lut6_I4_O)        0.045     1.058 r  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/command_1[0]_i_1/O
                         net (fo=8, routed)           0.112     1.170    mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_10
    SLICE_X50Y49         FDRE                                         r  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.700     0.700    mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     0.729 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.838     1.567    mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X50Y49         FDRE                                         r  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[2]/C

Slack:                    inf
  Source:                 mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                            (internal pin)
  Destination:            mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.170ns  (logic 0.045ns (3.848%)  route 1.125ns (96.152%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                         net (fo=8, routed)           1.013     1.013    mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/SEL
    SLICE_X50Y48         LUT6 (Prop_lut6_I4_O)        0.045     1.058 r  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/command_1[0]_i_1/O
                         net (fo=8, routed)           0.112     1.170    mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_10
    SLICE_X50Y49         FDRE                                         r  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.700     0.700    mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     0.729 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.838     1.567    mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X50Y49         FDRE                                         r  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[3]/C

Slack:                    inf
  Source:                 mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                            (internal pin)
  Destination:            mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.170ns  (logic 0.045ns (3.848%)  route 1.125ns (96.152%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                         net (fo=8, routed)           1.013     1.013    mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/SEL
    SLICE_X50Y48         LUT6 (Prop_lut6_I4_O)        0.045     1.058 r  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/command_1[0]_i_1/O
                         net (fo=8, routed)           0.112     1.170    mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_10
    SLICE_X50Y49         FDRE                                         r  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.700     0.700    mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     0.729 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.838     1.567    mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X50Y49         FDRE                                         r  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[4]/C

Slack:                    inf
  Source:                 mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                            (internal pin)
  Destination:            mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.170ns  (logic 0.045ns (3.848%)  route 1.125ns (96.152%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                         net (fo=8, routed)           1.013     1.013    mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/SEL
    SLICE_X50Y48         LUT6 (Prop_lut6_I4_O)        0.045     1.058 r  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/command_1[0]_i_1/O
                         net (fo=8, routed)           0.112     1.170    mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_10
    SLICE_X50Y49         FDRE                                         r  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.700     0.700    mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     0.729 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.838     1.567    mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X50Y49         FDRE                                         r  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[5]/C

Slack:                    inf
  Source:                 mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                            (internal pin)
  Destination:            mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.170ns  (logic 0.045ns (3.848%)  route 1.125ns (96.152%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                         net (fo=8, routed)           1.013     1.013    mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/SEL
    SLICE_X50Y48         LUT6 (Prop_lut6_I4_O)        0.045     1.058 r  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/command_1[0]_i_1/O
                         net (fo=8, routed)           0.112     1.170    mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_10
    SLICE_X50Y49         FDRE                                         r  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.700     0.700    mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     0.729 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.838     1.567    mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X50Y49         FDRE                                         r  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[6]/C

Slack:                    inf
  Source:                 mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                            (internal pin)
  Destination:            mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.170ns  (logic 0.045ns (3.848%)  route 1.125ns (96.152%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                         net (fo=8, routed)           1.013     1.013    mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/SEL
    SLICE_X50Y48         LUT6 (Prop_lut6_I4_O)        0.045     1.058 r  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/command_1[0]_i_1/O
                         net (fo=8, routed)           0.112     1.170    mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_10
    SLICE_X50Y49         FDRE                                         r  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.700     0.700    mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     0.729 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.838     1.567    mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X50Y49         FDRE                                         r  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[7]/C

Slack:                    inf
  Source:                 mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                            (internal pin)
  Destination:            mb_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[0]/CLR
                            (removal check against rising-edge clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.242ns  (logic 0.045ns (3.623%)  route 1.197ns (96.377%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                         net (fo=8, routed)           0.988     0.988    mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/SEL
    SLICE_X50Y48         LUT1 (Prop_lut1_I0_O)        0.045     1.033 f  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_BSCAN.TDI_Shifter[3]_i_2/O
                         net (fo=12, routed)          0.210     1.242    mb_block_i/mdm_1/U0/MDM_Core_I1/AR[0]
    SLICE_X52Y48         FDCE                                         f  mb_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.700     0.700    mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     0.729 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.838     1.567    mb_block_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X52Y48         FDCE                                         r  mb_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[0]/C

Slack:                    inf
  Source:                 mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                            (internal pin)
  Destination:            mb_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[1]/CLR
                            (removal check against rising-edge clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.242ns  (logic 0.045ns (3.623%)  route 1.197ns (96.377%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                         net (fo=8, routed)           0.988     0.988    mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/SEL
    SLICE_X50Y48         LUT1 (Prop_lut1_I0_O)        0.045     1.033 f  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_BSCAN.TDI_Shifter[3]_i_2/O
                         net (fo=12, routed)          0.210     1.242    mb_block_i/mdm_1/U0/MDM_Core_I1/AR[0]
    SLICE_X52Y48         FDCE                                         f  mb_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.700     0.700    mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     0.729 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.838     1.567    mb_block_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X52Y48         FDCE                                         r  mb_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[1]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out1_microblaze_clk_wiz_1_1_1
  To Clock:  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE

Max Delay             6 Endpoints
Min Delay             6 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.force_stop_cmd_hold_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_microblaze_clk_wiz_1_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.force_stop_TClk_reg/CLR
                            (recovery check against rising-edge clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        1.979ns  (logic 0.668ns (33.747%)  route 1.311ns (66.253%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        3.871ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.909ns
    Source Clock Delay      (SCD):    -0.963ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_microblaze_clk_wiz_1_1_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    mb_block_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  mb_block_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.673    mb_block_i/clk_wiz_1/inst/clk_in1_microblaze_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.291 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.625    mb_block_i/clk_wiz_1/inst/clk_out1_microblaze_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.529 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2937, routed)        1.566    -0.963    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Clk
    SLICE_X46Y41         FDRE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.force_stop_cmd_hold_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y41         FDRE (Prop_fdre_C_Q)         0.518    -0.445 f  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.force_stop_cmd_hold_reg/Q
                         net (fo=8, routed)           0.758     0.314    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.force_stop_cmd_hold
    SLICE_X49Y41         LUT2 (Prop_lut2_I0_O)        0.150     0.464 f  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.force_stop_cmd_rst_i_i_1/O
                         net (fo=2, routed)           0.553     1.017    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.force_stop_cmd_rst
    SLICE_X50Y41         FDCE                                         f  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.force_stop_TClk_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.366     1.366    mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091     1.457 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.451     2.909    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Update
    SLICE_X50Y41         FDCE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.force_stop_TClk_reg/C

Slack:                    inf
  Source:                 mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.normal_stop_cmd_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_microblaze_clk_wiz_1_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.normal_stop_TClk_reg/CLR
                            (recovery check against rising-edge clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        1.671ns  (logic 0.580ns (34.703%)  route 1.091ns (65.297%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        3.867ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.907ns
    Source Clock Delay      (SCD):    -0.961ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_microblaze_clk_wiz_1_1_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    mb_block_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  mb_block_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.673    mb_block_i/clk_wiz_1/inst/clk_in1_microblaze_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.291 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.625    mb_block_i/clk_wiz_1/inst/clk_out1_microblaze_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.529 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2937, routed)        1.568    -0.961    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Clk
    SLICE_X48Y39         FDRE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.normal_stop_cmd_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y39         FDRE (Prop_fdre_C_Q)         0.456    -0.505 f  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.normal_stop_cmd_i_reg/Q
                         net (fo=4, routed)           0.458    -0.046    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/normal_stop_cmd_i
    SLICE_X49Y39         LUT2 (Prop_lut2_I1_O)        0.124     0.078 f  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.normal_stop_cmd_rst_i_i_1/O
                         net (fo=1, routed)           0.633     0.711    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.normal_stop_cmd_rst
    SLICE_X49Y39         FDCE                                         f  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.normal_stop_TClk_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.366     1.366    mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091     1.457 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.449     2.907    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Update
    SLICE_X49Y39         FDCE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.normal_stop_TClk_reg/C

Slack:                    inf
  Source:                 mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.continue_from_brk_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_microblaze_clk_wiz_1_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.continue_from_brk_TClk_reg/CLR
                            (recovery check against rising-edge clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        1.322ns  (logic 0.518ns (39.193%)  route 0.804ns (60.807%))
  Logic Levels:           0  
  Clock Path Skew:        3.867ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.908ns
    Source Clock Delay      (SCD):    -0.960ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_microblaze_clk_wiz_1_1_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    mb_block_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  mb_block_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.673    mb_block_i/clk_wiz_1/inst/clk_in1_microblaze_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.291 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.625    mb_block_i/clk_wiz_1/inst/clk_out1_microblaze_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.529 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2937, routed)        1.569    -0.960    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Clk
    SLICE_X52Y39         FDRE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.continue_from_brk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y39         FDRE (Prop_fdre_C_Q)         0.518    -0.442 f  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.continue_from_brk_reg/Q
                         net (fo=5, routed)           0.804     0.362    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.continue_from_brk_rst
    SLICE_X51Y39         FDCE                                         f  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.continue_from_brk_TClk_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.366     1.366    mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091     1.457 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.450     2.908    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Update
    SLICE_X51Y39         FDCE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.continue_from_brk_TClk_reg/C

Slack:                    inf
  Source:                 mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/command_reg_clear_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_microblaze_clk_wiz_1_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.command_reg_reg[0]/CLR
                            (recovery check against rising-edge clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        0.999ns  (logic 0.518ns (51.868%)  route 0.481ns (48.132%))
  Logic Levels:           0  
  Clock Path Skew:        3.866ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.907ns
    Source Clock Delay      (SCD):    -0.960ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_microblaze_clk_wiz_1_1_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    mb_block_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  mb_block_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.673    mb_block_i/clk_wiz_1/inst/clk_in1_microblaze_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.291 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.625    mb_block_i/clk_wiz_1/inst/clk_out1_microblaze_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.529 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2937, routed)        1.569    -0.960    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Clk
    SLICE_X52Y39         FDRE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/command_reg_clear_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y39         FDRE (Prop_fdre_C_Q)         0.518    -0.442 f  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/command_reg_clear_reg/Q
                         net (fo=2, routed)           0.481     0.039    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.command_reg_rst
    SLICE_X52Y38         FDCE                                         f  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.command_reg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.366     1.366    mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091     1.457 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.449     2.907    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Update
    SLICE_X52Y38         FDCE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.command_reg_reg[0]/C

Slack:                    inf
  Source:                 mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/command_reg_clear_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_microblaze_clk_wiz_1_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.command_reg_reg[1]/CLR
                            (recovery check against rising-edge clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        0.999ns  (logic 0.518ns (51.868%)  route 0.481ns (48.132%))
  Logic Levels:           0  
  Clock Path Skew:        3.866ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.907ns
    Source Clock Delay      (SCD):    -0.960ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_microblaze_clk_wiz_1_1_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    mb_block_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  mb_block_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.673    mb_block_i/clk_wiz_1/inst/clk_in1_microblaze_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.291 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.625    mb_block_i/clk_wiz_1/inst/clk_out1_microblaze_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.529 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2937, routed)        1.569    -0.960    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Clk
    SLICE_X52Y39         FDRE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/command_reg_clear_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y39         FDRE (Prop_fdre_C_Q)         0.518    -0.442 f  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/command_reg_clear_reg/Q
                         net (fo=2, routed)           0.481     0.039    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.command_reg_rst
    SLICE_X52Y38         FDCE                                         f  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.command_reg_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.366     1.366    mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091     1.457 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.449     2.907    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Update
    SLICE_X52Y38         FDCE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.command_reg_reg[1]/C

Slack:                    inf
  Source:                 mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/start_single_step_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_microblaze_clk_wiz_1_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.single_Step_TClk_reg/CLR
                            (recovery check against rising-edge clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        0.850ns  (logic 0.456ns (53.661%)  route 0.394ns (46.339%))
  Logic Levels:           0  
  Clock Path Skew:        3.867ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.908ns
    Source Clock Delay      (SCD):    -0.960ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_microblaze_clk_wiz_1_1_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    mb_block_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  mb_block_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.673    mb_block_i/clk_wiz_1/inst/clk_in1_microblaze_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.291 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.625    mb_block_i/clk_wiz_1/inst/clk_out1_microblaze_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.529 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2937, routed)        1.569    -0.960    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Clk
    SLICE_X51Y40         FDRE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/start_single_step_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y40         FDRE (Prop_fdre_C_Q)         0.456    -0.504 f  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/start_single_step_reg/Q
                         net (fo=7, routed)           0.394    -0.110    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.start_single_step_rst
    SLICE_X50Y39         FDCE                                         f  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.single_Step_TClk_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.366     1.366    mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091     1.457 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.450     2.908    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Update
    SLICE_X50Y39         FDCE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.single_Step_TClk_reg/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/start_single_step_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_microblaze_clk_wiz_1_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.single_Step_TClk_reg/CLR
                            (removal check against rising-edge clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Slow Process Corner)
  Data Path Delay:        0.704ns  (logic 0.367ns (52.146%)  route 0.337ns (47.854%))
  Logic Levels:           0  
  Clock Path Skew:        4.822ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.261ns
    Source Clock Delay      (SCD):    -1.561ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_microblaze_clk_wiz_1_1_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    mb_block_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370     1.370 r  mb_block_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.532    mb_block_i/clk_wiz_1/inst/clk_in1_microblaze_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.689 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.102    mb_block_i/clk_wiz_1/inst/clk_out1_microblaze_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.011 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2937, routed)        1.450    -1.561    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Clk
    SLICE_X51Y40         FDRE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/start_single_step_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y40         FDRE (Prop_fdre_C_Q)         0.367    -1.194 f  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/start_single_step_reg/Q
                         net (fo=7, routed)           0.337    -0.857    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.start_single_step_rst
    SLICE_X50Y39         FDCE                                         f  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.single_Step_TClk_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.595     1.595    mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096     1.691 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.569     3.261    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Update
    SLICE_X50Y39         FDCE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.single_Step_TClk_reg/C

Slack:                    inf
  Source:                 mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/command_reg_clear_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_microblaze_clk_wiz_1_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.command_reg_reg[0]/CLR
                            (removal check against rising-edge clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Slow Process Corner)
  Data Path Delay:        0.820ns  (logic 0.418ns (50.995%)  route 0.402ns (49.005%))
  Logic Levels:           0  
  Clock Path Skew:        4.821ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.260ns
    Source Clock Delay      (SCD):    -1.561ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_microblaze_clk_wiz_1_1_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    mb_block_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370     1.370 r  mb_block_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.532    mb_block_i/clk_wiz_1/inst/clk_in1_microblaze_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.689 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.102    mb_block_i/clk_wiz_1/inst/clk_out1_microblaze_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.011 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2937, routed)        1.450    -1.561    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Clk
    SLICE_X52Y39         FDRE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/command_reg_clear_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y39         FDRE (Prop_fdre_C_Q)         0.418    -1.143 f  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/command_reg_clear_reg/Q
                         net (fo=2, routed)           0.402    -0.741    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.command_reg_rst
    SLICE_X52Y38         FDCE                                         f  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.command_reg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.595     1.595    mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096     1.691 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.568     3.260    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Update
    SLICE_X52Y38         FDCE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.command_reg_reg[0]/C

Slack:                    inf
  Source:                 mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/command_reg_clear_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_microblaze_clk_wiz_1_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.command_reg_reg[1]/CLR
                            (removal check against rising-edge clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Slow Process Corner)
  Data Path Delay:        0.820ns  (logic 0.418ns (50.995%)  route 0.402ns (49.005%))
  Logic Levels:           0  
  Clock Path Skew:        4.821ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.260ns
    Source Clock Delay      (SCD):    -1.561ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_microblaze_clk_wiz_1_1_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    mb_block_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370     1.370 r  mb_block_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.532    mb_block_i/clk_wiz_1/inst/clk_in1_microblaze_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.689 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.102    mb_block_i/clk_wiz_1/inst/clk_out1_microblaze_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.011 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2937, routed)        1.450    -1.561    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Clk
    SLICE_X52Y39         FDRE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/command_reg_clear_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y39         FDRE (Prop_fdre_C_Q)         0.418    -1.143 f  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/command_reg_clear_reg/Q
                         net (fo=2, routed)           0.402    -0.741    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.command_reg_rst
    SLICE_X52Y38         FDCE                                         f  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.command_reg_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.595     1.595    mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096     1.691 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.568     3.260    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Update
    SLICE_X52Y38         FDCE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.command_reg_reg[1]/C

Slack:                    inf
  Source:                 mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.continue_from_brk_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_microblaze_clk_wiz_1_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.continue_from_brk_TClk_reg/CLR
                            (removal check against rising-edge clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Slow Process Corner)
  Data Path Delay:        1.103ns  (logic 0.418ns (37.908%)  route 0.685ns (62.092%))
  Logic Levels:           0  
  Clock Path Skew:        4.822ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.261ns
    Source Clock Delay      (SCD):    -1.561ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_microblaze_clk_wiz_1_1_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    mb_block_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370     1.370 r  mb_block_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.532    mb_block_i/clk_wiz_1/inst/clk_in1_microblaze_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.689 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.102    mb_block_i/clk_wiz_1/inst/clk_out1_microblaze_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.011 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2937, routed)        1.450    -1.561    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Clk
    SLICE_X52Y39         FDRE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.continue_from_brk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y39         FDRE (Prop_fdre_C_Q)         0.418    -1.143 f  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.continue_from_brk_reg/Q
                         net (fo=5, routed)           0.685    -0.458    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.continue_from_brk_rst
    SLICE_X51Y39         FDCE                                         f  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.continue_from_brk_TClk_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.595     1.595    mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096     1.691 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.569     3.261    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Update
    SLICE_X51Y39         FDCE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.continue_from_brk_TClk_reg/C

Slack:                    inf
  Source:                 mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.normal_stop_cmd_hold_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_microblaze_clk_wiz_1_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.normal_stop_TClk_reg/CLR
                            (removal check against rising-edge clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Slow Process Corner)
  Data Path Delay:        1.244ns  (logic 0.467ns (37.538%)  route 0.777ns (62.462%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        4.822ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.260ns
    Source Clock Delay      (SCD):    -1.562ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_microblaze_clk_wiz_1_1_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    mb_block_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370     1.370 r  mb_block_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.532    mb_block_i/clk_wiz_1/inst/clk_in1_microblaze_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.689 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.102    mb_block_i/clk_wiz_1/inst/clk_out1_microblaze_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.011 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2937, routed)        1.449    -1.562    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Clk
    SLICE_X48Y39         FDRE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.normal_stop_cmd_hold_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y39         FDRE (Prop_fdre_C_Q)         0.367    -1.195 f  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.normal_stop_cmd_hold_reg/Q
                         net (fo=4, routed)           0.243    -0.952    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.normal_stop_cmd_hold
    SLICE_X49Y39         LUT2 (Prop_lut2_I0_O)        0.100    -0.852 f  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.normal_stop_cmd_rst_i_i_1/O
                         net (fo=1, routed)           0.534    -0.318    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.normal_stop_cmd_rst
    SLICE_X49Y39         FDCE                                         f  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.normal_stop_TClk_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.595     1.595    mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096     1.691 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.568     3.260    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Update
    SLICE_X49Y39         FDCE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.normal_stop_TClk_reg/C

Slack:                    inf
  Source:                 mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.force_stop_cmd_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_microblaze_clk_wiz_1_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.force_stop_TClk_reg/CLR
                            (removal check against rising-edge clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Slow Process Corner)
  Data Path Delay:        1.518ns  (logic 0.489ns (32.218%)  route 1.029ns (67.782%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        4.823ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.262ns
    Source Clock Delay      (SCD):    -1.561ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_microblaze_clk_wiz_1_1_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    mb_block_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370     1.370 r  mb_block_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.532    mb_block_i/clk_wiz_1/inst/clk_in1_microblaze_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.689 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.102    mb_block_i/clk_wiz_1/inst/clk_out1_microblaze_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.011 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2937, routed)        1.450    -1.561    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Clk
    SLICE_X49Y41         FDRE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.force_stop_cmd_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y41         FDRE (Prop_fdre_C_Q)         0.367    -1.194 f  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.force_stop_cmd_i_reg/Q
                         net (fo=8, routed)           0.561    -0.633    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/force_stop_cmd_i
    SLICE_X49Y41         LUT2 (Prop_lut2_I1_O)        0.122    -0.511 f  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.force_stop_cmd_rst_i_i_1/O
                         net (fo=2, routed)           0.468    -0.043    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.force_stop_cmd_rst
    SLICE_X50Y41         FDCE                                         f  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.force_stop_TClk_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.595     1.595    mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096     1.691 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.570     3.262    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Update
    SLICE_X50Y41         FDCE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.force_stop_TClk_reg/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  To Clock:  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE

Max Delay            46 Endpoints
Min Delay            46 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/C
                            (rising edge-triggered cell FDRE clocked by mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.normal_stop_TClk_reg/CE
                            (rising edge-triggered cell FDCE clocked by mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.797ns  (logic 0.886ns (18.470%)  route 3.911ns (81.530%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.342ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.907ns
    Source Clock Delay      (SCD):    3.249ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.593     1.593    mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     1.689 r  mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.560     3.249    mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X52Y50         FDRE                                         r  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y50         FDRE (Prop_fdre_C_Q)         0.518     3.767 r  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/Q
                         net (fo=13, routed)          1.351     5.119    mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.completion_block_reg_0
    SLICE_X49Y47         LUT3 (Prop_lut3_I0_O)        0.124     5.243 f  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[2]_INST_0/O
                         net (fo=2, routed)           0.847     6.090    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Reg_En[2]
    SLICE_X49Y47         LUT4 (Prop_lut4_I0_O)        0.124     6.214 f  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_TDO_INST_0_i_18/O
                         net (fo=7, routed)           0.448     6.662    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_TDO_INST_0_i_18_n_0
    SLICE_X48Y46         LUT5 (Prop_lut5_I4_O)        0.120     6.782 r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.normal_stop_TClk_i_1/O
                         net (fo=9, routed)           1.265     8.046    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Control_Reg_En
    SLICE_X49Y39         FDCE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.normal_stop_TClk_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.366     1.366    mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091     1.457 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.449     2.907    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Update
    SLICE_X49Y39         FDCE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.normal_stop_TClk_reg/C

Slack:                    inf
  Source:                 mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/C
                            (rising edge-triggered cell FDRE clocked by mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.677ns  (logic 0.886ns (18.944%)  route 3.791ns (81.056%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.343ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.906ns
    Source Clock Delay      (SCD):    3.249ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.593     1.593    mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     1.689 r  mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.560     3.249    mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X52Y50         FDRE                                         r  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y50         FDRE (Prop_fdre_C_Q)         0.518     3.767 r  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/Q
                         net (fo=13, routed)          1.351     5.119    mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.completion_block_reg_0
    SLICE_X49Y47         LUT3 (Prop_lut3_I0_O)        0.124     5.243 f  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[2]_INST_0/O
                         net (fo=2, routed)           0.847     6.090    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Reg_En[2]
    SLICE_X49Y47         LUT4 (Prop_lut4_I0_O)        0.124     6.214 f  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_TDO_INST_0_i_18/O
                         net (fo=7, routed)           0.448     6.662    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_TDO_INST_0_i_18_n_0
    SLICE_X48Y46         LUT5 (Prop_lut5_I4_O)        0.120     6.782 r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.normal_stop_TClk_i_1/O
                         net (fo=9, routed)           1.145     7.926    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Control_Reg_En
    SLICE_X49Y38         FDRE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.366     1.366    mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091     1.457 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.448     2.906    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Update
    SLICE_X49Y38         FDRE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[0]/C

Slack:                    inf
  Source:                 mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/C
                            (rising edge-triggered cell FDRE clocked by mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.677ns  (logic 0.886ns (18.944%)  route 3.791ns (81.056%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.343ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.906ns
    Source Clock Delay      (SCD):    3.249ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.593     1.593    mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     1.689 r  mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.560     3.249    mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X52Y50         FDRE                                         r  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y50         FDRE (Prop_fdre_C_Q)         0.518     3.767 r  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/Q
                         net (fo=13, routed)          1.351     5.119    mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.completion_block_reg_0
    SLICE_X49Y47         LUT3 (Prop_lut3_I0_O)        0.124     5.243 f  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[2]_INST_0/O
                         net (fo=2, routed)           0.847     6.090    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Reg_En[2]
    SLICE_X49Y47         LUT4 (Prop_lut4_I0_O)        0.124     6.214 f  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_TDO_INST_0_i_18/O
                         net (fo=7, routed)           0.448     6.662    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_TDO_INST_0_i_18_n_0
    SLICE_X48Y46         LUT5 (Prop_lut5_I4_O)        0.120     6.782 r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.normal_stop_TClk_i_1/O
                         net (fo=9, routed)           1.145     7.926    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Control_Reg_En
    SLICE_X49Y38         FDRE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.366     1.366    mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091     1.457 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.448     2.906    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Update
    SLICE_X49Y38         FDRE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[8]/C

Slack:                    inf
  Source:                 mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/C
                            (rising edge-triggered cell FDRE clocked by mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.650ns  (logic 0.886ns (19.054%)  route 3.764ns (80.946%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.342ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.907ns
    Source Clock Delay      (SCD):    3.249ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.593     1.593    mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     1.689 r  mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.560     3.249    mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X52Y50         FDRE                                         r  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y50         FDRE (Prop_fdre_C_Q)         0.518     3.767 r  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/Q
                         net (fo=13, routed)          1.351     5.119    mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.completion_block_reg_0
    SLICE_X49Y47         LUT3 (Prop_lut3_I0_O)        0.124     5.243 f  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[2]_INST_0/O
                         net (fo=2, routed)           0.847     6.090    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Reg_En[2]
    SLICE_X49Y47         LUT4 (Prop_lut4_I0_O)        0.124     6.214 f  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_TDO_INST_0_i_18/O
                         net (fo=7, routed)           0.448     6.662    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_TDO_INST_0_i_18_n_0
    SLICE_X48Y46         LUT5 (Prop_lut5_I4_O)        0.120     6.782 r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.normal_stop_TClk_i_1/O
                         net (fo=9, routed)           1.118     7.899    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Control_Reg_En
    SLICE_X50Y38         FDRE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.366     1.366    mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091     1.457 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.449     2.907    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Update
    SLICE_X50Y38         FDRE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[3]/C

Slack:                    inf
  Source:                 mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/C
                            (rising edge-triggered cell FDRE clocked by mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.650ns  (logic 0.886ns (19.054%)  route 3.764ns (80.946%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.342ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.907ns
    Source Clock Delay      (SCD):    3.249ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.593     1.593    mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     1.689 r  mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.560     3.249    mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X52Y50         FDRE                                         r  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y50         FDRE (Prop_fdre_C_Q)         0.518     3.767 r  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/Q
                         net (fo=13, routed)          1.351     5.119    mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.completion_block_reg_0
    SLICE_X49Y47         LUT3 (Prop_lut3_I0_O)        0.124     5.243 f  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[2]_INST_0/O
                         net (fo=2, routed)           0.847     6.090    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Reg_En[2]
    SLICE_X49Y47         LUT4 (Prop_lut4_I0_O)        0.124     6.214 f  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_TDO_INST_0_i_18/O
                         net (fo=7, routed)           0.448     6.662    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_TDO_INST_0_i_18_n_0
    SLICE_X48Y46         LUT5 (Prop_lut5_I4_O)        0.120     6.782 r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.normal_stop_TClk_i_1/O
                         net (fo=9, routed)           1.118     7.899    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Control_Reg_En
    SLICE_X50Y38         FDRE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.366     1.366    mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091     1.457 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.449     2.907    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Update
    SLICE_X50Y38         FDRE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[4]/C

Slack:                    inf
  Source:                 mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/C
                            (rising edge-triggered cell FDRE clocked by mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.650ns  (logic 0.886ns (19.054%)  route 3.764ns (80.946%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.342ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.907ns
    Source Clock Delay      (SCD):    3.249ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.593     1.593    mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     1.689 r  mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.560     3.249    mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X52Y50         FDRE                                         r  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y50         FDRE (Prop_fdre_C_Q)         0.518     3.767 r  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/Q
                         net (fo=13, routed)          1.351     5.119    mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.completion_block_reg_0
    SLICE_X49Y47         LUT3 (Prop_lut3_I0_O)        0.124     5.243 f  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[2]_INST_0/O
                         net (fo=2, routed)           0.847     6.090    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Reg_En[2]
    SLICE_X49Y47         LUT4 (Prop_lut4_I0_O)        0.124     6.214 f  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_TDO_INST_0_i_18/O
                         net (fo=7, routed)           0.448     6.662    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_TDO_INST_0_i_18_n_0
    SLICE_X48Y46         LUT5 (Prop_lut5_I4_O)        0.120     6.782 r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.normal_stop_TClk_i_1/O
                         net (fo=9, routed)           1.118     7.899    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Control_Reg_En
    SLICE_X50Y38         FDRE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.366     1.366    mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091     1.457 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.449     2.907    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Update
    SLICE_X50Y38         FDRE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[5]/C

Slack:                    inf
  Source:                 mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/C
                            (rising edge-triggered cell FDRE clocked by mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.continue_from_brk_TClk_reg/CE
                            (rising edge-triggered cell FDCE clocked by mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.518ns  (logic 0.886ns (19.611%)  route 3.632ns (80.389%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.341ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.908ns
    Source Clock Delay      (SCD):    3.249ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.593     1.593    mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     1.689 r  mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.560     3.249    mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X52Y50         FDRE                                         r  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y50         FDRE (Prop_fdre_C_Q)         0.518     3.767 r  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/Q
                         net (fo=13, routed)          1.351     5.119    mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.completion_block_reg_0
    SLICE_X49Y47         LUT3 (Prop_lut3_I0_O)        0.124     5.243 f  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[2]_INST_0/O
                         net (fo=2, routed)           0.847     6.090    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Reg_En[2]
    SLICE_X49Y47         LUT4 (Prop_lut4_I0_O)        0.124     6.214 f  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_TDO_INST_0_i_18/O
                         net (fo=7, routed)           0.448     6.662    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_TDO_INST_0_i_18_n_0
    SLICE_X48Y46         LUT5 (Prop_lut5_I4_O)        0.120     6.782 r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.normal_stop_TClk_i_1/O
                         net (fo=9, routed)           0.986     7.767    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Control_Reg_En
    SLICE_X51Y39         FDCE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.continue_from_brk_TClk_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.366     1.366    mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091     1.457 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.450     2.908    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Update
    SLICE_X51Y39         FDCE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.continue_from_brk_TClk_reg/C

Slack:                    inf
  Source:                 mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/C
                            (rising edge-triggered cell FDRE clocked by mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.single_Step_TClk_reg/CE
                            (rising edge-triggered cell FDCE clocked by mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.518ns  (logic 0.886ns (19.611%)  route 3.632ns (80.389%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.341ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.908ns
    Source Clock Delay      (SCD):    3.249ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.593     1.593    mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     1.689 r  mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.560     3.249    mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X52Y50         FDRE                                         r  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y50         FDRE (Prop_fdre_C_Q)         0.518     3.767 r  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/Q
                         net (fo=13, routed)          1.351     5.119    mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.completion_block_reg_0
    SLICE_X49Y47         LUT3 (Prop_lut3_I0_O)        0.124     5.243 f  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[2]_INST_0/O
                         net (fo=2, routed)           0.847     6.090    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Reg_En[2]
    SLICE_X49Y47         LUT4 (Prop_lut4_I0_O)        0.124     6.214 f  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_TDO_INST_0_i_18/O
                         net (fo=7, routed)           0.448     6.662    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_TDO_INST_0_i_18_n_0
    SLICE_X48Y46         LUT5 (Prop_lut5_I4_O)        0.120     6.782 r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.normal_stop_TClk_i_1/O
                         net (fo=9, routed)           0.986     7.767    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Control_Reg_En
    SLICE_X50Y39         FDCE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.single_Step_TClk_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.366     1.366    mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091     1.457 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.450     2.908    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Update
    SLICE_X50Y39         FDCE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.single_Step_TClk_reg/C

Slack:                    inf
  Source:                 mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/C
                            (rising edge-triggered cell FDRE clocked by mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.force_stop_TClk_reg/CE
                            (rising edge-triggered cell FDCE clocked by mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.255ns  (logic 0.886ns (20.823%)  route 3.369ns (79.177%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.340ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.909ns
    Source Clock Delay      (SCD):    3.249ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.593     1.593    mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     1.689 r  mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.560     3.249    mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X52Y50         FDRE                                         r  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y50         FDRE (Prop_fdre_C_Q)         0.518     3.767 r  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/Q
                         net (fo=13, routed)          1.351     5.119    mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.completion_block_reg_0
    SLICE_X49Y47         LUT3 (Prop_lut3_I0_O)        0.124     5.243 f  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[2]_INST_0/O
                         net (fo=2, routed)           0.847     6.090    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Reg_En[2]
    SLICE_X49Y47         LUT4 (Prop_lut4_I0_O)        0.124     6.214 f  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_TDO_INST_0_i_18/O
                         net (fo=7, routed)           0.448     6.662    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_TDO_INST_0_i_18_n_0
    SLICE_X48Y46         LUT5 (Prop_lut5_I4_O)        0.120     6.782 r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.normal_stop_TClk_i_1/O
                         net (fo=9, routed)           0.723     7.504    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Control_Reg_En
    SLICE_X50Y41         FDCE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.force_stop_TClk_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.366     1.366    mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091     1.457 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.451     2.909    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Update
    SLICE_X50Y41         FDCE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.force_stop_TClk_reg/C

Slack:                    inf
  Source:                 mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/C
                            (rising edge-triggered cell FDRE clocked by mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.command_reg_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.243ns  (logic 0.890ns (20.973%)  route 3.353ns (79.027%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.342ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.907ns
    Source Clock Delay      (SCD):    3.249ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.593     1.593    mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     1.689 r  mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.560     3.249    mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X52Y50         FDRE                                         r  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y50         FDRE (Prop_fdre_C_Q)         0.518     3.767 r  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/Q
                         net (fo=13, routed)          1.351     5.119    mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.completion_block_reg_0
    SLICE_X49Y47         LUT3 (Prop_lut3_I0_O)        0.124     5.243 f  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[2]_INST_0/O
                         net (fo=2, routed)           0.847     6.090    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Reg_En[2]
    SLICE_X49Y47         LUT4 (Prop_lut4_I0_O)        0.124     6.214 f  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_TDO_INST_0_i_18/O
                         net (fo=7, routed)           0.448     6.662    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_TDO_INST_0_i_18_n_0
    SLICE_X48Y46         LUT5 (Prop_lut5_I4_O)        0.124     6.786 r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.command_reg[0]_i_1/O
                         net (fo=2, routed)           0.707     7.493    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Command_Reg_En
    SLICE_X52Y38         FDCE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.command_reg_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.366     1.366    mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091     1.457 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.449     2.907    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Update
    SLICE_X52Y38         FDCE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.command_reg_reg[0]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.187ns  (logic 0.128ns (68.397%)  route 0.059ns (31.603%))
  Logic Levels:           0  
  Clock Path Skew:        0.380ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.567ns
    Source Clock Delay      (SCD):    1.187ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.594     0.594    mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.620 r  mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         0.567     1.187    mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X51Y49         FDRE                                         r  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y49         FDRE (Prop_fdre_C_Q)         0.128     1.315 r  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[6]/Q
                         net (fo=3, routed)           0.059     1.374    mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg_n_0_[6]
    SLICE_X50Y49         FDRE                                         r  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.700     0.700    mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     0.729 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.838     1.567    mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X50Y49         FDRE                                         r  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[6]/C

Slack:                    inf
  Source:                 mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.202ns  (logic 0.128ns (63.428%)  route 0.074ns (36.572%))
  Logic Levels:           0  
  Clock Path Skew:        0.380ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.567ns
    Source Clock Delay      (SCD):    1.187ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.594     0.594    mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.620 r  mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         0.567     1.187    mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X51Y49         FDRE                                         r  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y49         FDRE (Prop_fdre_C_Q)         0.128     1.315 r  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[7]/Q
                         net (fo=2, routed)           0.074     1.389    mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg_n_0_[7]
    SLICE_X50Y49         FDRE                                         r  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.700     0.700    mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     0.729 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.838     1.567    mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X50Y49         FDRE                                         r  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[7]/C

Slack:                    inf
  Source:                 mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.205ns  (logic 0.141ns (68.679%)  route 0.064ns (31.321%))
  Logic Levels:           0  
  Clock Path Skew:        0.380ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.567ns
    Source Clock Delay      (SCD):    1.187ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.594     0.594    mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.620 r  mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         0.567     1.187    mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X51Y49         FDRE                                         r  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y49         FDRE (Prop_fdre_C_Q)         0.141     1.328 r  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[3]/Q
                         net (fo=3, routed)           0.064     1.392    mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg_n_0_[3]
    SLICE_X50Y49         FDRE                                         r  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.700     0.700    mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     0.729 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.838     1.567    mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X50Y49         FDRE                                         r  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[3]/C

Slack:                    inf
  Source:                 mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.271ns  (logic 0.141ns (52.046%)  route 0.130ns (47.954%))
  Logic Levels:           0  
  Clock Path Skew:        0.380ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.567ns
    Source Clock Delay      (SCD):    1.187ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.594     0.594    mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.620 r  mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         0.567     1.187    mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X51Y49         FDRE                                         r  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y49         FDRE (Prop_fdre_C_Q)         0.141     1.328 r  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[5]/Q
                         net (fo=3, routed)           0.130     1.458    mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg_n_0_[5]
    SLICE_X50Y49         FDRE                                         r  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.700     0.700    mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     0.729 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.838     1.567    mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X50Y49         FDRE                                         r  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[5]/C

Slack:                    inf
  Source:                 mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_datain_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.287ns  (logic 0.148ns (51.622%)  route 0.139ns (48.378%))
  Logic Levels:           0  
  Clock Path Skew:        0.380ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.563ns
    Source Clock Delay      (SCD):    1.183ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.594     0.594    mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.620 r  mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         0.563     1.183    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X50Y37         FDRE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_datain_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y37         FDRE (Prop_fdre_C_Q)         0.148     1.331 r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_datain_reg[22]/Q
                         net (fo=3, routed)           0.139     1.469    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_datain_reg_n_0_[22]
    SLICE_X49Y38         FDRE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.700     0.700    mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     0.729 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.834     1.563    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Update
    SLICE_X49Y38         FDRE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[0]/C

Slack:                    inf
  Source:                 mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_datain_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.292ns  (logic 0.164ns (56.080%)  route 0.128ns (43.920%))
  Logic Levels:           0  
  Clock Path Skew:        0.382ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.564ns
    Source Clock Delay      (SCD):    1.182ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.594     0.594    mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.620 r  mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         0.562     1.182    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X50Y36         FDRE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_datain_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y36         FDRE (Prop_fdre_C_Q)         0.164     1.346 r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_datain_reg[26]/Q
                         net (fo=3, routed)           0.128     1.474    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_datain_reg_n_0_[26]
    SLICE_X50Y38         FDRE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.700     0.700    mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     0.729 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.835     1.564    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Update
    SLICE_X50Y38         FDRE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[4]/C

Slack:                    inf
  Source:                 mb_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.TDI_Shifter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.311ns  (logic 0.141ns (45.298%)  route 0.170ns (54.702%))
  Logic Levels:           0  
  Clock Path Skew:        0.380ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.567ns
    Source Clock Delay      (SCD):    1.187ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.594     0.594    mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.620 r  mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         0.567     1.187    mb_block_i/mdm_1/U0/MDM_Core_I1/Use_unisim.MB_SRL16E_I1
    SLICE_X53Y48         FDCE                                         r  mb_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.TDI_Shifter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y48         FDCE (Prop_fdce_C_Q)         0.141     1.328 r  mb_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.TDI_Shifter_reg[0]/Q
                         net (fo=1, routed)           0.170     1.498    mb_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.TDI_Shifter[0]
    SLICE_X52Y48         FDCE                                         r  mb_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.700     0.700    mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     0.729 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.838     1.567    mb_block_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X52Y48         FDCE                                         r  mb_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[0]/C

Slack:                    inf
  Source:                 mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/sel_n_reg/C
                            (rising edge-triggered cell FDPE clocked by mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/CLR
                            (removal check against rising-edge clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.327ns  (logic 0.141ns (43.076%)  route 0.186ns (56.924%))
  Logic Levels:           0  
  Clock Path Skew:        0.379ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.566ns = ( 18.233 - 16.667 ) 
    Source Clock Delay      (SCD):    1.187ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.594     0.594    mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.620 r  mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         0.567     1.187    mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X51Y48         FDPE                                         r  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/sel_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y48         FDPE (Prop_fdpe_C_Q)         0.141     1.328 f  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/sel_n_reg/Q
                         net (fo=1, routed)           0.186     1.514    mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/sel_n
    SLICE_X48Y48         FDCE                                         f  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.700    17.367    mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    17.396 f  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.837    18.233    mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/CLK
    SLICE_X48Y48         FDCE                                         r  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C  (IS_INVERTED)

Slack:                    inf
  Source:                 mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.328ns  (logic 0.141ns (43.045%)  route 0.187ns (56.955%))
  Logic Levels:           0  
  Clock Path Skew:        0.380ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.567ns
    Source Clock Delay      (SCD):    1.187ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.594     0.594    mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.620 r  mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         0.567     1.187    mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X51Y49         FDRE                                         r  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y49         FDRE (Prop_fdre_C_Q)         0.141     1.328 r  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[2]/Q
                         net (fo=3, routed)           0.187     1.514    mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg_n_0_[2]
    SLICE_X50Y49         FDRE                                         r  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.700     0.700    mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     0.729 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.838     1.567    mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X50Y49         FDRE                                         r  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[2]/C

Slack:                    inf
  Source:                 mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_datain_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.command_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.342ns  (logic 0.148ns (43.255%)  route 0.194ns (56.745%))
  Logic Levels:           0  
  Clock Path Skew:        0.382ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.564ns
    Source Clock Delay      (SCD):    1.182ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.594     0.594    mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.620 r  mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         0.562     1.182    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X50Y36         FDRE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_datain_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y36         FDRE (Prop_fdre_C_Q)         0.148     1.330 r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_datain_reg[30]/Q
                         net (fo=4, routed)           0.194     1.524    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_datain_reg_n_0_[30]
    SLICE_X52Y38         FDCE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.command_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.700     0.700    mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     0.729 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.835     1.564    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Update
    SLICE_X52Y38         FDCE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.command_reg_reg[0]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           193 Endpoints
Min Delay           193 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 mb_block_i/GameIP_0/inst/HDMI_Controller_Instance/axi_write_data_reg[7]/G
                            (positive level-sensitive latch)
  Destination:            mb_block_i/GameIP_0/inst/HDMI_Controller_Instance/pallette_reg_reg[1][7]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.957ns  (logic 0.625ns (21.138%)  route 2.332ns (78.862%))
  Logic Levels:           1  (LDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y63         LDCE                         0.000     0.000 r  mb_block_i/GameIP_0/inst/HDMI_Controller_Instance/axi_write_data_reg[7]/G
    SLICE_X12Y63         LDCE (EnToQ_ldce_G_Q)        0.625     0.625 r  mb_block_i/GameIP_0/inst/HDMI_Controller_Instance/axi_write_data_reg[7]/Q
                         net (fo=9, routed)           2.332     2.957    mb_block_i/GameIP_0/inst/HDMI_Controller_Instance/axi_write_data[7]
    SLICE_X10Y73         LDCE                                         r  mb_block_i/GameIP_0/inst/HDMI_Controller_Instance/pallette_reg_reg[1][7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mb_block_i/GameIP_0/inst/HDMI_Controller_Instance/axi_write_data_reg[10]/G
                            (positive level-sensitive latch)
  Destination:            mb_block_i/GameIP_0/inst/HDMI_Controller_Instance/pallette_reg_reg[1][10]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.676ns  (logic 0.625ns (23.352%)  route 2.051ns (76.648%))
  Logic Levels:           1  (LDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y62         LDCE                         0.000     0.000 r  mb_block_i/GameIP_0/inst/HDMI_Controller_Instance/axi_write_data_reg[10]/G
    SLICE_X12Y62         LDCE (EnToQ_ldce_G_Q)        0.625     0.625 r  mb_block_i/GameIP_0/inst/HDMI_Controller_Instance/axi_write_data_reg[10]/Q
                         net (fo=9, routed)           2.051     2.676    mb_block_i/GameIP_0/inst/HDMI_Controller_Instance/axi_write_data[10]
    SLICE_X12Y70         LDCE                                         r  mb_block_i/GameIP_0/inst/HDMI_Controller_Instance/pallette_reg_reg[1][10]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mb_block_i/GameIP_0/inst/HDMI_Controller_Instance/axi_write_data_reg[10]/G
                            (positive level-sensitive latch)
  Destination:            mb_block_i/GameIP_0/inst/HDMI_Controller_Instance/pallette_reg_reg[3][10]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.676ns  (logic 0.625ns (23.352%)  route 2.051ns (76.648%))
  Logic Levels:           1  (LDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y62         LDCE                         0.000     0.000 r  mb_block_i/GameIP_0/inst/HDMI_Controller_Instance/axi_write_data_reg[10]/G
    SLICE_X12Y62         LDCE (EnToQ_ldce_G_Q)        0.625     0.625 r  mb_block_i/GameIP_0/inst/HDMI_Controller_Instance/axi_write_data_reg[10]/Q
                         net (fo=9, routed)           2.051     2.676    mb_block_i/GameIP_0/inst/HDMI_Controller_Instance/axi_write_data[10]
    SLICE_X13Y70         LDCE                                         r  mb_block_i/GameIP_0/inst/HDMI_Controller_Instance/pallette_reg_reg[3][10]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mb_block_i/GameIP_0/inst/HDMI_Controller_Instance/axi_write_data_reg[7]/G
                            (positive level-sensitive latch)
  Destination:            mb_block_i/GameIP_0/inst/HDMI_Controller_Instance/pallette_reg_reg[6][7]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.660ns  (logic 0.625ns (23.495%)  route 2.035ns (76.505%))
  Logic Levels:           1  (LDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y63         LDCE                         0.000     0.000 r  mb_block_i/GameIP_0/inst/HDMI_Controller_Instance/axi_write_data_reg[7]/G
    SLICE_X12Y63         LDCE (EnToQ_ldce_G_Q)        0.625     0.625 r  mb_block_i/GameIP_0/inst/HDMI_Controller_Instance/axi_write_data_reg[7]/Q
                         net (fo=9, routed)           2.035     2.660    mb_block_i/GameIP_0/inst/HDMI_Controller_Instance/axi_write_data[7]
    SLICE_X14Y72         LDCE                                         r  mb_block_i/GameIP_0/inst/HDMI_Controller_Instance/pallette_reg_reg[6][7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mb_block_i/GameIP_0/inst/HDMI_Controller_Instance/axi_write_data_reg[10]/G
                            (positive level-sensitive latch)
  Destination:            mb_block_i/GameIP_0/inst/HDMI_Controller_Instance/pallette_reg_reg[0][10]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.528ns  (logic 0.625ns (24.726%)  route 1.903ns (75.274%))
  Logic Levels:           1  (LDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y62         LDCE                         0.000     0.000 r  mb_block_i/GameIP_0/inst/HDMI_Controller_Instance/axi_write_data_reg[10]/G
    SLICE_X12Y62         LDCE (EnToQ_ldce_G_Q)        0.625     0.625 r  mb_block_i/GameIP_0/inst/HDMI_Controller_Instance/axi_write_data_reg[10]/Q
                         net (fo=9, routed)           1.903     2.528    mb_block_i/GameIP_0/inst/HDMI_Controller_Instance/axi_write_data[10]
    SLICE_X13Y71         LDCE                                         r  mb_block_i/GameIP_0/inst/HDMI_Controller_Instance/pallette_reg_reg[0][10]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mb_block_i/GameIP_0/inst/HDMI_Controller_Instance/axi_write_data_reg[10]/G
                            (positive level-sensitive latch)
  Destination:            mb_block_i/GameIP_0/inst/HDMI_Controller_Instance/pallette_reg_reg[4][10]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.528ns  (logic 0.625ns (24.726%)  route 1.903ns (75.274%))
  Logic Levels:           1  (LDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y62         LDCE                         0.000     0.000 r  mb_block_i/GameIP_0/inst/HDMI_Controller_Instance/axi_write_data_reg[10]/G
    SLICE_X12Y62         LDCE (EnToQ_ldce_G_Q)        0.625     0.625 r  mb_block_i/GameIP_0/inst/HDMI_Controller_Instance/axi_write_data_reg[10]/Q
                         net (fo=9, routed)           1.903     2.528    mb_block_i/GameIP_0/inst/HDMI_Controller_Instance/axi_write_data[10]
    SLICE_X12Y71         LDCE                                         r  mb_block_i/GameIP_0/inst/HDMI_Controller_Instance/pallette_reg_reg[4][10]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mb_block_i/GameIP_0/inst/HDMI_Controller_Instance/axi_write_data_reg[7]/G
                            (positive level-sensitive latch)
  Destination:            mb_block_i/GameIP_0/inst/HDMI_Controller_Instance/pallette_reg_reg[7][7]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.520ns  (logic 0.625ns (24.799%)  route 1.895ns (75.201%))
  Logic Levels:           1  (LDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y63         LDCE                         0.000     0.000 r  mb_block_i/GameIP_0/inst/HDMI_Controller_Instance/axi_write_data_reg[7]/G
    SLICE_X12Y63         LDCE (EnToQ_ldce_G_Q)        0.625     0.625 r  mb_block_i/GameIP_0/inst/HDMI_Controller_Instance/axi_write_data_reg[7]/Q
                         net (fo=9, routed)           1.895     2.520    mb_block_i/GameIP_0/inst/HDMI_Controller_Instance/axi_write_data[7]
    SLICE_X14Y73         LDCE                                         r  mb_block_i/GameIP_0/inst/HDMI_Controller_Instance/pallette_reg_reg[7][7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mb_block_i/GameIP_0/inst/HDMI_Controller_Instance/axi_write_data_reg[16]/G
                            (positive level-sensitive latch)
  Destination:            mb_block_i/GameIP_0/inst/HDMI_Controller_Instance/pallette_reg_reg[1][16]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.517ns  (logic 0.559ns (22.207%)  route 1.958ns (77.793%))
  Logic Levels:           1  (LDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y60          LDCE                         0.000     0.000 r  mb_block_i/GameIP_0/inst/HDMI_Controller_Instance/axi_write_data_reg[16]/G
    SLICE_X9Y60          LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  mb_block_i/GameIP_0/inst/HDMI_Controller_Instance/axi_write_data_reg[16]/Q
                         net (fo=9, routed)           1.958     2.517    mb_block_i/GameIP_0/inst/HDMI_Controller_Instance/axi_write_data[16]
    SLICE_X4Y72          LDCE                                         r  mb_block_i/GameIP_0/inst/HDMI_Controller_Instance/pallette_reg_reg[1][16]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mb_block_i/GameIP_0/inst/HDMI_Controller_Instance/axi_write_data_reg[7]/G
                            (positive level-sensitive latch)
  Destination:            mb_block_i/GameIP_0/inst/HDMI_Controller_Instance/pallette_reg_reg[4][7]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.512ns  (logic 0.625ns (24.882%)  route 1.887ns (75.118%))
  Logic Levels:           1  (LDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y63         LDCE                         0.000     0.000 r  mb_block_i/GameIP_0/inst/HDMI_Controller_Instance/axi_write_data_reg[7]/G
    SLICE_X12Y63         LDCE (EnToQ_ldce_G_Q)        0.625     0.625 r  mb_block_i/GameIP_0/inst/HDMI_Controller_Instance/axi_write_data_reg[7]/Q
                         net (fo=9, routed)           1.887     2.512    mb_block_i/GameIP_0/inst/HDMI_Controller_Instance/axi_write_data[7]
    SLICE_X13Y73         LDCE                                         r  mb_block_i/GameIP_0/inst/HDMI_Controller_Instance/pallette_reg_reg[4][7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mb_block_i/GameIP_0/inst/HDMI_Controller_Instance/axi_write_data_reg[2]/G
                            (positive level-sensitive latch)
  Destination:            mb_block_i/GameIP_0/inst/HDMI_Controller_Instance/pallette_reg_reg[5][2]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.496ns  (logic 0.625ns (25.040%)  route 1.871ns (74.960%))
  Logic Levels:           1  (LDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y59          LDCE                         0.000     0.000 r  mb_block_i/GameIP_0/inst/HDMI_Controller_Instance/axi_write_data_reg[2]/G
    SLICE_X6Y59          LDCE (EnToQ_ldce_G_Q)        0.625     0.625 r  mb_block_i/GameIP_0/inst/HDMI_Controller_Instance/axi_write_data_reg[2]/Q
                         net (fo=9, routed)           1.871     2.496    mb_block_i/GameIP_0/inst/HDMI_Controller_Instance/axi_write_data[2]
    SLICE_X8Y71          LDCE                                         r  mb_block_i/GameIP_0/inst/HDMI_Controller_Instance/pallette_reg_reg[5][2]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 mb_block_i/GameIP_0/inst/HDMI_Controller_Instance/axi_write_data_reg[24]/G
                            (positive level-sensitive latch)
  Destination:            mb_block_i/GameIP_0/inst/HDMI_Controller_Instance/pallette_reg_reg[0][24]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.281ns  (logic 0.158ns (56.168%)  route 0.123ns (43.832%))
  Logic Levels:           1  (LDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y65         LDCE                         0.000     0.000 r  mb_block_i/GameIP_0/inst/HDMI_Controller_Instance/axi_write_data_reg[24]/G
    SLICE_X15Y65         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  mb_block_i/GameIP_0/inst/HDMI_Controller_Instance/axi_write_data_reg[24]/Q
                         net (fo=9, routed)           0.123     0.281    mb_block_i/GameIP_0/inst/HDMI_Controller_Instance/axi_write_data[24]
    SLICE_X13Y66         LDCE                                         r  mb_block_i/GameIP_0/inst/HDMI_Controller_Instance/pallette_reg_reg[0][24]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mb_block_i/GameIP_0/inst/HDMI_Controller_Instance/axi_write_data_reg[24]/G
                            (positive level-sensitive latch)
  Destination:            mb_block_i/GameIP_0/inst/HDMI_Controller_Instance/pallette_reg_reg[1][24]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.354ns  (logic 0.158ns (44.620%)  route 0.196ns (55.380%))
  Logic Levels:           1  (LDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y65         LDCE                         0.000     0.000 r  mb_block_i/GameIP_0/inst/HDMI_Controller_Instance/axi_write_data_reg[24]/G
    SLICE_X15Y65         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  mb_block_i/GameIP_0/inst/HDMI_Controller_Instance/axi_write_data_reg[24]/Q
                         net (fo=9, routed)           0.196     0.354    mb_block_i/GameIP_0/inst/HDMI_Controller_Instance/axi_write_data[24]
    SLICE_X13Y67         LDCE                                         r  mb_block_i/GameIP_0/inst/HDMI_Controller_Instance/pallette_reg_reg[1][24]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mb_block_i/GameIP_0/inst/HDMI_Controller_Instance/axi_write_data_reg[24]/G
                            (positive level-sensitive latch)
  Destination:            mb_block_i/GameIP_0/inst/HDMI_Controller_Instance/pallette_reg_reg[5][24]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.358ns  (logic 0.158ns (44.148%)  route 0.200ns (55.852%))
  Logic Levels:           1  (LDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y65         LDCE                         0.000     0.000 r  mb_block_i/GameIP_0/inst/HDMI_Controller_Instance/axi_write_data_reg[24]/G
    SLICE_X15Y65         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  mb_block_i/GameIP_0/inst/HDMI_Controller_Instance/axi_write_data_reg[24]/Q
                         net (fo=9, routed)           0.200     0.358    mb_block_i/GameIP_0/inst/HDMI_Controller_Instance/axi_write_data[24]
    SLICE_X15Y67         LDCE                                         r  mb_block_i/GameIP_0/inst/HDMI_Controller_Instance/pallette_reg_reg[5][24]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mb_block_i/GameIP_0/inst/HDMI_Controller_Instance/axi_write_data_reg[11]/G
                            (positive level-sensitive latch)
  Destination:            mb_block_i/GameIP_0/inst/HDMI_Controller_Instance/pallette_reg_reg[3][11]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.361ns  (logic 0.178ns (49.256%)  route 0.183ns (50.744%))
  Logic Levels:           1  (LDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y63         LDCE                         0.000     0.000 r  mb_block_i/GameIP_0/inst/HDMI_Controller_Instance/axi_write_data_reg[11]/G
    SLICE_X12Y63         LDCE (EnToQ_ldce_G_Q)        0.178     0.178 r  mb_block_i/GameIP_0/inst/HDMI_Controller_Instance/axi_write_data_reg[11]/Q
                         net (fo=9, routed)           0.183     0.361    mb_block_i/GameIP_0/inst/HDMI_Controller_Instance/axi_write_data[11]
    SLICE_X12Y66         LDCE                                         r  mb_block_i/GameIP_0/inst/HDMI_Controller_Instance/pallette_reg_reg[3][11]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mb_block_i/GameIP_0/inst/HDMI_Controller_Instance/axi_write_data_reg[17]/G
                            (positive level-sensitive latch)
  Destination:            mb_block_i/GameIP_0/inst/HDMI_Controller_Instance/pallette_reg_reg[3][17]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.379ns  (logic 0.158ns (41.666%)  route 0.221ns (58.334%))
  Logic Levels:           1  (LDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y62         LDCE                         0.000     0.000 r  mb_block_i/GameIP_0/inst/HDMI_Controller_Instance/axi_write_data_reg[17]/G
    SLICE_X11Y62         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  mb_block_i/GameIP_0/inst/HDMI_Controller_Instance/axi_write_data_reg[17]/Q
                         net (fo=9, routed)           0.221     0.379    mb_block_i/GameIP_0/inst/HDMI_Controller_Instance/axi_write_data[17]
    SLICE_X10Y70         LDCE                                         r  mb_block_i/GameIP_0/inst/HDMI_Controller_Instance/pallette_reg_reg[3][17]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mb_block_i/GameIP_0/inst/color_instance/anim_sig_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            mb_block_i/GameIP_0/inst/color_instance/anim_sig_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.395ns  (logic 0.209ns (52.885%)  route 0.186ns (47.115%))
  Logic Levels:           2  (FDRE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y57          FDRE                         0.000     0.000 r  mb_block_i/GameIP_0/inst/color_instance/anim_sig_reg/C
    SLICE_X8Y57          FDRE (Prop_fdre_C_Q)         0.164     0.164 r  mb_block_i/GameIP_0/inst/color_instance/anim_sig_reg/Q
                         net (fo=7, routed)           0.186     0.350    mb_block_i/GameIP_0/inst/color_instance/anim_sig
    SLICE_X8Y57          LUT2 (Prop_lut2_I1_O)        0.045     0.395 r  mb_block_i/GameIP_0/inst/color_instance/anim_sig_i_1/O
                         net (fo=1, routed)           0.000     0.395    mb_block_i/GameIP_0/inst/color_instance/anim_sig_i_1_n_0
    SLICE_X8Y57          FDRE                                         r  mb_block_i/GameIP_0/inst/color_instance/anim_sig_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mb_block_i/GameIP_0/inst/HDMI_Controller_Instance/axi_write_data_reg[24]/G
                            (positive level-sensitive latch)
  Destination:            mb_block_i/GameIP_0/inst/HDMI_Controller_Instance/pallette_reg_reg[2][24]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.411ns  (logic 0.158ns (38.432%)  route 0.253ns (61.568%))
  Logic Levels:           1  (LDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y65         LDCE                         0.000     0.000 r  mb_block_i/GameIP_0/inst/HDMI_Controller_Instance/axi_write_data_reg[24]/G
    SLICE_X15Y65         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  mb_block_i/GameIP_0/inst/HDMI_Controller_Instance/axi_write_data_reg[24]/Q
                         net (fo=9, routed)           0.253     0.411    mb_block_i/GameIP_0/inst/HDMI_Controller_Instance/axi_write_data[24]
    SLICE_X12Y67         LDCE                                         r  mb_block_i/GameIP_0/inst/HDMI_Controller_Instance/pallette_reg_reg[2][24]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mb_block_i/GameIP_0/inst/HDMI_Controller_Instance/axi_write_data_reg[24]/G
                            (positive level-sensitive latch)
  Destination:            mb_block_i/GameIP_0/inst/HDMI_Controller_Instance/pallette_reg_reg[3][24]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.414ns  (logic 0.158ns (38.130%)  route 0.256ns (61.870%))
  Logic Levels:           1  (LDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y65         LDCE                         0.000     0.000 r  mb_block_i/GameIP_0/inst/HDMI_Controller_Instance/axi_write_data_reg[24]/G
    SLICE_X15Y65         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  mb_block_i/GameIP_0/inst/HDMI_Controller_Instance/axi_write_data_reg[24]/Q
                         net (fo=9, routed)           0.256     0.414    mb_block_i/GameIP_0/inst/HDMI_Controller_Instance/axi_write_data[24]
    SLICE_X12Y66         LDCE                                         r  mb_block_i/GameIP_0/inst/HDMI_Controller_Instance/pallette_reg_reg[3][24]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mb_block_i/GameIP_0/inst/HDMI_Controller_Instance/axi_write_data_reg[24]/G
                            (positive level-sensitive latch)
  Destination:            mb_block_i/GameIP_0/inst/HDMI_Controller_Instance/pallette_reg_reg[4][24]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.418ns  (logic 0.158ns (37.785%)  route 0.260ns (62.215%))
  Logic Levels:           1  (LDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y65         LDCE                         0.000     0.000 r  mb_block_i/GameIP_0/inst/HDMI_Controller_Instance/axi_write_data_reg[24]/G
    SLICE_X15Y65         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  mb_block_i/GameIP_0/inst/HDMI_Controller_Instance/axi_write_data_reg[24]/Q
                         net (fo=9, routed)           0.260     0.418    mb_block_i/GameIP_0/inst/HDMI_Controller_Instance/axi_write_data[24]
    SLICE_X14Y67         LDCE                                         r  mb_block_i/GameIP_0/inst/HDMI_Controller_Instance/pallette_reg_reg[4][24]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mb_block_i/GameIP_0/inst/HDMI_Controller_Instance/axi_write_data_reg[23]/G
                            (positive level-sensitive latch)
  Destination:            mb_block_i/GameIP_0/inst/HDMI_Controller_Instance/pallette_reg_reg[1][23]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.434ns  (logic 0.158ns (36.401%)  route 0.276ns (63.599%))
  Logic Levels:           1  (LDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y63         LDCE                         0.000     0.000 r  mb_block_i/GameIP_0/inst/HDMI_Controller_Instance/axi_write_data_reg[23]/G
    SLICE_X28Y63         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  mb_block_i/GameIP_0/inst/HDMI_Controller_Instance/axi_write_data_reg[23]/Q
                         net (fo=9, routed)           0.276     0.434    mb_block_i/GameIP_0/inst/HDMI_Controller_Instance/axi_write_data[23]
    SLICE_X12Y68         LDCE                                         r  mb_block_i/GameIP_0/inst/HDMI_Controller_Instance/pallette_reg_reg[1][23]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 mb_block_i/GameIP_0/inst/vga/vc_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            mb_block_i/GameIP_0/inst/color_instance/ball_on_reg/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.030ns  (logic 1.738ns (15.758%)  route 9.292ns (84.242%))
  Logic Levels:           8  (LUT2=1 LUT6=7)
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    mb_block_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  mb_block_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.673    mb_block_i/clk_wiz_1/inst/clk_in1_microblaze_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.291 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.625    mb_block_i/clk_wiz_1/inst/clk_out1_microblaze_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.529 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2937, routed)        1.575    -0.954    mb_block_i/GameIP_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -4.286 r  mb_block_i/GameIP_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.625    mb_block_i/GameIP_0/inst/clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.529 r  mb_block_i/GameIP_0/inst/clk_wiz/inst/clkout1_buf/O
                         net (fo=146, routed)         1.623    -0.906    mb_block_i/GameIP_0/inst/vga/CLK
    SLICE_X6Y54          FDCE                                         r  mb_block_i/GameIP_0/inst/vga/vc_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y54          FDCE (Prop_fdce_C_Q)         0.518    -0.388 f  mb_block_i/GameIP_0/inst/vga/vc_reg[4]/Q
                         net (fo=54, routed)          2.455     2.067    mb_block_i/GameIP_0/inst/vga/Q[4]
    SLICE_X8Y58          LUT6 (Prop_lut6_I1_O)        0.124     2.191 r  mb_block_i/GameIP_0/inst/vga/ball_on_reg_i_2/O
                         net (fo=19, routed)          1.563     3.754    mb_block_i/GameIP_0/inst/vga/block_addr1
    SLICE_X9Y60          LUT2 (Prop_lut2_I0_O)        0.150     3.904 r  mb_block_i/GameIP_0/inst/vga/g0_b0__3_i_4/O
                         net (fo=28, routed)          1.856     5.760    mb_block_i/GameIP_0/inst/vga/color_instance/sel[3]
    SLICE_X10Y63         LUT6 (Prop_lut6_I3_O)        0.326     6.086 r  mb_block_i/GameIP_0/inst/vga/g1_b6/O
                         net (fo=2, routed)           0.808     6.894    mb_block_i/GameIP_0/inst/color_instance/blocks/ball_on_reg_i_15_5
    SLICE_X10Y62         LUT6 (Prop_lut6_I0_O)        0.124     7.018 r  mb_block_i/GameIP_0/inst/color_instance/blocks/ball_on_reg_i_28/O
                         net (fo=1, routed)           0.656     7.674    mb_block_i/GameIP_0/inst/vga/ball_on_reg_i_7_0
    SLICE_X11Y62         LUT6 (Prop_lut6_I0_O)        0.124     7.798 r  mb_block_i/GameIP_0/inst/vga/ball_on_reg_i_15/O
                         net (fo=1, routed)           0.433     8.231    mb_block_i/GameIP_0/inst/vga/ball_on_reg_i_15_n_0
    SLICE_X11Y62         LUT6 (Prop_lut6_I1_O)        0.124     8.355 r  mb_block_i/GameIP_0/inst/vga/ball_on_reg_i_7/O
                         net (fo=1, routed)           0.641     8.996    mb_block_i/GameIP_0/inst/vga/ball_on_reg_i_7_n_0
    SLICE_X11Y63         LUT6 (Prop_lut6_I0_O)        0.124     9.120 r  mb_block_i/GameIP_0/inst/vga/ball_on_reg_i_3/O
                         net (fo=1, routed)           0.311     9.431    mb_block_i/GameIP_0/inst/vga/ball_on_reg_i_3_n_0
    SLICE_X8Y63          LUT6 (Prop_lut6_I0_O)        0.124     9.555 r  mb_block_i/GameIP_0/inst/vga/ball_on_reg_i_1/O
                         net (fo=1, routed)           0.568    10.124    mb_block_i/GameIP_0/inst/color_instance/vga_to_hdmi_i_72
    SLICE_X9Y63          LDCE                                         r  mb_block_i/GameIP_0/inst/color_instance/ball_on_reg/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 mb_block_i/GameIP_0/inst/vga/hc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            mb_block_i/GameIP_0/inst/color_instance/ball_on_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.181ns  (logic 0.254ns (21.512%)  route 0.927ns (78.488%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    mb_block_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  mb_block_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.649    mb_block_i/clk_wiz_1/inst/clk_in1_microblaze_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.714 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.225    mb_block_i/clk_wiz_1/inst/clk_out1_microblaze_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.199 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2937, routed)        0.549    -0.650    mb_block_i/GameIP_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -1.711 r  mb_block_i/GameIP_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.225    mb_block_i/GameIP_0/inst/clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.199 r  mb_block_i/GameIP_0/inst/clk_wiz/inst/clkout1_buf/O
                         net (fo=146, routed)         0.591    -0.608    mb_block_i/GameIP_0/inst/vga/CLK
    SLICE_X6Y55          FDCE                                         r  mb_block_i/GameIP_0/inst/vga/hc_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y55          FDCE (Prop_fdce_C_Q)         0.164    -0.444 r  mb_block_i/GameIP_0/inst/vga/hc_reg[2]/Q
                         net (fo=34, routed)          0.445     0.001    mb_block_i/GameIP_0/inst/vga/hc_reg[9]_1[2]
    SLICE_X7Y63          LUT4 (Prop_lut4_I1_O)        0.045     0.046 r  mb_block_i/GameIP_0/inst/vga/ball_on_reg_i_5/O
                         net (fo=1, routed)           0.306     0.351    mb_block_i/GameIP_0/inst/vga/ball_on_reg_i_5_n_0
    SLICE_X8Y63          LUT6 (Prop_lut6_I2_O)        0.045     0.396 r  mb_block_i/GameIP_0/inst/vga/ball_on_reg_i_1/O
                         net (fo=1, routed)           0.176     0.573    mb_block_i/GameIP_0/inst/color_instance/vga_to_hdmi_i_72
    SLICE_X9Y63          LDCE                                         r  mb_block_i/GameIP_0/inst/color_instance/ball_on_reg/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out1_microblaze_clk_wiz_1_1_1
  To Clock:  

Max Delay            40 Endpoints
Min Delay            40 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 mb_block_i/gpio_usb_rst/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_microblaze_clk_wiz_1_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gpio_usb_rst_tri_o[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.779ns  (logic 4.024ns (51.732%)  route 3.755ns (48.268%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_microblaze_clk_wiz_1_1_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    mb_block_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  mb_block_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.673    mb_block_i/clk_wiz_1/inst/clk_in1_microblaze_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.291 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.625    mb_block_i/clk_wiz_1/inst/clk_out1_microblaze_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.529 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2937, routed)        1.554    -0.975    mb_block_i/gpio_usb_rst/U0/gpio_core_1/s_axi_aclk
    SLICE_X30Y50         FDRE                                         r  mb_block_i/gpio_usb_rst/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y50         FDRE (Prop_fdre_C_Q)         0.518    -0.457 r  mb_block_i/gpio_usb_rst/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=3, routed)           3.755     3.298    gpio_usb_rst_tri_o_OBUF[0]
    V13                  OBUF (Prop_obuf_I_O)         3.506     6.804 r  gpio_usb_rst_tri_o_OBUF[0]_inst/O
                         net (fo=0)                   0.000     6.804    gpio_usb_rst_tri_o[0]
    V13                                                               r  gpio_usb_rst_tri_o[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mb_block_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_TX_I/TX_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_microblaze_clk_wiz_1_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_rtl_0_txd
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.547ns  (logic 4.001ns (53.012%)  route 3.546ns (46.988%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_microblaze_clk_wiz_1_1_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    mb_block_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  mb_block_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.673    mb_block_i/clk_wiz_1/inst/clk_in1_microblaze_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.291 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.625    mb_block_i/clk_wiz_1/inst/clk_out1_microblaze_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.529 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2937, routed)        1.553    -0.976    mb_block_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_TX_I/s_axi_aclk
    SLICE_X47Y59         FDSE                                         r  mb_block_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_TX_I/TX_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y59         FDSE (Prop_fdse_C_Q)         0.456    -0.520 r  mb_block_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_TX_I/TX_reg/Q
                         net (fo=1, routed)           3.546     3.026    uart_rtl_0_txd_OBUF
    A16                  OBUF (Prop_obuf_I_O)         3.545     6.571 r  uart_rtl_0_txd_OBUF_inst/O
                         net (fo=0)                   0.000     6.571    uart_rtl_0_txd
    A16                                                               r  uart_rtl_0_txd (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mb_block_i/GameIP_0/inst/HDMI_Controller_Instance/BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_microblaze_clk_wiz_1_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_block_i/GameIP_0/inst/color_instance/ball_on_reg/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.493ns  (logic 2.052ns (27.387%)  route 5.441ns (72.613%))
  Logic Levels:           6  (LUT4=1 LUT5=1 LUT6=4)
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_microblaze_clk_wiz_1_1_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    mb_block_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  mb_block_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.673    mb_block_i/clk_wiz_1/inst/clk_in1_microblaze_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.291 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.625    mb_block_i/clk_wiz_1/inst/clk_out1_microblaze_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.529 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2937, routed)        1.596    -0.932    mb_block_i/GameIP_0/inst/HDMI_Controller_Instance/BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y12         RAMB36E1                                     r  mb_block_i/GameIP_0/inst/HDMI_Controller_Instance/BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y12         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[8])
                                                      0.882    -0.050 f  mb_block_i/GameIP_0/inst/HDMI_Controller_Instance/BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOBDO[8]
                         net (fo=1, routed)           1.229     1.178    mb_block_i/GameIP_0/inst/HDMI_Controller_Instance/user_dout[8]
    SLICE_X8Y61          LUT4 (Prop_lut4_I2_O)        0.116     1.294 f  mb_block_i/GameIP_0/inst/HDMI_Controller_Instance/g0_b0__3_i_5/O
                         net (fo=28, routed)          0.655     1.949    mb_block_i/GameIP_0/inst/vga/ball_on_reg_i_3_0[0]
    SLICE_X9Y64          LUT6 (Prop_lut6_I4_O)        0.328     2.277 r  mb_block_i/GameIP_0/inst/vga/g0_b0__3/O
                         net (fo=2, routed)           0.888     3.166    mb_block_i/GameIP_0/inst/vga/g0_b0__3_n_0
    SLICE_X9Y64          LUT5 (Prop_lut5_I2_O)        0.152     3.318 r  mb_block_i/GameIP_0/inst/vga/ball_on_reg_i_22/O
                         net (fo=1, routed)           0.964     4.282    mb_block_i/GameIP_0/inst/vga/ball_on_reg_i_22_n_0
    SLICE_X12Y63         LUT6 (Prop_lut6_I0_O)        0.326     4.608 r  mb_block_i/GameIP_0/inst/vga/ball_on_reg_i_12/O
                         net (fo=1, routed)           0.825     5.433    mb_block_i/GameIP_0/inst/vga/ball_on_reg_i_12_n_0
    SLICE_X11Y63         LUT6 (Prop_lut6_I5_O)        0.124     5.557 r  mb_block_i/GameIP_0/inst/vga/ball_on_reg_i_3/O
                         net (fo=1, routed)           0.311     5.868    mb_block_i/GameIP_0/inst/vga/ball_on_reg_i_3_n_0
    SLICE_X8Y63          LUT6 (Prop_lut6_I0_O)        0.124     5.992 r  mb_block_i/GameIP_0/inst/vga/ball_on_reg_i_1/O
                         net (fo=1, routed)           0.568     6.560    mb_block_i/GameIP_0/inst/color_instance/vga_to_hdmi_i_72
    SLICE_X9Y63          LDCE                                         r  mb_block_i/GameIP_0/inst/color_instance/ball_on_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/OTHER_RATIO_GENERATE.Serial_Dout_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_microblaze_clk_wiz_1_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            usb_spi_mosi
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.972ns  (logic 4.024ns (57.720%)  route 2.948ns (42.280%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_microblaze_clk_wiz_1_1_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    mb_block_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  mb_block_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.673    mb_block_i/clk_wiz_1/inst/clk_in1_microblaze_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.291 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.625    mb_block_i/clk_wiz_1/inst/clk_out1_microblaze_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.529 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2937, routed)        1.638    -0.891    mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/ext_spi_clk
    SLICE_X2Y43          FDSE                                         r  mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/OTHER_RATIO_GENERATE.Serial_Dout_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y43          FDSE (Prop_fdse_C_Q)         0.518    -0.373 r  mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/OTHER_RATIO_GENERATE.Serial_Dout_reg/Q
                         net (fo=3, routed)           2.948     2.575    usb_spi_mosi_OBUF
    V15                  OBUF (Prop_obuf_I_O)         3.506     6.081 r  usb_spi_mosi_OBUF_inst/O
                         net (fo=0)                   0.000     6.081    usb_spi_mosi
    V15                                                               r  usb_spi_mosi (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/SS_O_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_microblaze_clk_wiz_1_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            usb_spi_ss[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.892ns  (logic 3.948ns (57.284%)  route 2.944ns (42.716%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_microblaze_clk_wiz_1_1_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    mb_block_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  mb_block_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.673    mb_block_i/clk_wiz_1/inst/clk_in1_microblaze_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.291 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.625    mb_block_i/clk_wiz_1/inst/clk_out1_microblaze_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.529 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2937, routed)        1.634    -0.895    mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/ext_spi_clk
    SLICE_X4Y42          FDRE                                         r  mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/SS_O_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y42          FDRE (Prop_fdre_C_Q)         0.456    -0.439 r  mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/SS_O_reg[0]/Q
                         net (fo=1, routed)           2.944     2.505    usb_spi_ss_OBUF[0]
    T12                  OBUF (Prop_obuf_I_O)         3.492     5.997 r  usb_spi_ss_OBUF[0]_inst/O
                         net (fo=0)                   0.000     5.997    usb_spi_ss[0]
    T12                                                               r  usb_spi_ss[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RATIO_OF_4_GENERATE.SCK_O_EQ_4_NO_STARTUP_USED.SCK_O_EQ_4_FDRE_INST/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_microblaze_clk_wiz_1_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            usb_spi_sclk
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.979ns  (logic 3.978ns (99.975%)  route 0.001ns (0.025%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_microblaze_clk_wiz_1_1_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    mb_block_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  mb_block_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.673    mb_block_i/clk_wiz_1/inst/clk_in1_microblaze_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.291 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.625    mb_block_i/clk_wiz_1/inst/clk_out1_microblaze_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.529 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2937, routed)        1.677    -0.852    mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/ext_spi_clk
    OLOGIC_X0Y10         FDRE                                         r  mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RATIO_OF_4_GENERATE.SCK_O_EQ_4_NO_STARTUP_USED.SCK_O_EQ_4_FDRE_INST/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y10         FDRE (Prop_fdre_C_Q)         0.472    -0.380 r  mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RATIO_OF_4_GENERATE.SCK_O_EQ_4_NO_STARTUP_USED.SCK_O_EQ_4_FDRE_INST/Q
                         net (fo=1, routed)           0.001    -0.379    usb_spi_sclk_OBUF
    V14                  OBUF (Prop_obuf_I_O)         3.506     3.127 r  usb_spi_sclk_OBUF_inst/O
                         net (fo=0)                   0.000     3.127    usb_spi_sclk
    V14                                                               r  usb_spi_sclk (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Using_Ext_Databus.DAXI_Interface_I1/Add_Output_DFFs.M_AXI_DP_WDATA_i_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_microblaze_clk_wiz_1_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_block_i/GameIP_0/inst/HDMI_Controller_Instance/axi_write_data_reg[7]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.637ns  (logic 0.456ns (12.538%)  route 3.181ns (87.462%))
  Logic Levels:           0  
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_microblaze_clk_wiz_1_1_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    mb_block_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  mb_block_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.673    mb_block_i/clk_wiz_1/inst/clk_in1_microblaze_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.291 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.625    mb_block_i/clk_wiz_1/inst/clk_out1_microblaze_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.529 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2937, routed)        1.565    -0.964    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Using_Ext_Databus.DAXI_Interface_I1/Clk
    SLICE_X29Y42         FDRE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Using_Ext_Databus.DAXI_Interface_I1/Add_Output_DFFs.M_AXI_DP_WDATA_i_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y42         FDRE (Prop_fdre_C_Q)         0.456    -0.508 r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Using_Ext_Databus.DAXI_Interface_I1/Add_Output_DFFs.M_AXI_DP_WDATA_i_reg[7]/Q
                         net (fo=15, routed)          3.181     2.673    mb_block_i/GameIP_0/inst/HDMI_Controller_Instance/axi_wdata[7]
    SLICE_X12Y63         LDCE                                         r  mb_block_i/GameIP_0/inst/HDMI_Controller_Instance/axi_write_data_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Using_Ext_Databus.DAXI_Interface_I1/Add_Output_DFFs.M_AXI_DP_WDATA_i_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_microblaze_clk_wiz_1_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_block_i/GameIP_0/inst/HDMI_Controller_Instance/axi_write_data_reg[4]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.482ns  (logic 0.456ns (13.096%)  route 3.026ns (86.904%))
  Logic Levels:           0  
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_microblaze_clk_wiz_1_1_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    mb_block_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  mb_block_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.673    mb_block_i/clk_wiz_1/inst/clk_in1_microblaze_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.291 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.625    mb_block_i/clk_wiz_1/inst/clk_out1_microblaze_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.529 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2937, routed)        1.565    -0.964    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Using_Ext_Databus.DAXI_Interface_I1/Clk
    SLICE_X33Y43         FDRE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Using_Ext_Databus.DAXI_Interface_I1/Add_Output_DFFs.M_AXI_DP_WDATA_i_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y43         FDRE (Prop_fdre_C_Q)         0.456    -0.508 r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Using_Ext_Databus.DAXI_Interface_I1/Add_Output_DFFs.M_AXI_DP_WDATA_i_reg[4]/Q
                         net (fo=15, routed)          3.026     2.518    mb_block_i/GameIP_0/inst/HDMI_Controller_Instance/axi_wdata[4]
    SLICE_X6Y59          LDCE                                         r  mb_block_i/GameIP_0/inst/HDMI_Controller_Instance/axi_write_data_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Using_Ext_Databus.DAXI_Interface_I1/Add_Output_DFFs.M_AXI_DP_WDATA_i_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_microblaze_clk_wiz_1_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_block_i/GameIP_0/inst/HDMI_Controller_Instance/axi_write_data_reg[5]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.417ns  (logic 0.456ns (13.345%)  route 2.961ns (86.655%))
  Logic Levels:           0  
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_microblaze_clk_wiz_1_1_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    mb_block_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  mb_block_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.673    mb_block_i/clk_wiz_1/inst/clk_in1_microblaze_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.291 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.625    mb_block_i/clk_wiz_1/inst/clk_out1_microblaze_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.529 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2937, routed)        1.565    -0.964    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Using_Ext_Databus.DAXI_Interface_I1/Clk
    SLICE_X29Y42         FDRE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Using_Ext_Databus.DAXI_Interface_I1/Add_Output_DFFs.M_AXI_DP_WDATA_i_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y42         FDRE (Prop_fdre_C_Q)         0.456    -0.508 r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Using_Ext_Databus.DAXI_Interface_I1/Add_Output_DFFs.M_AXI_DP_WDATA_i_reg[5]/Q
                         net (fo=14, routed)          2.961     2.453    mb_block_i/GameIP_0/inst/HDMI_Controller_Instance/axi_wdata[5]
    SLICE_X10Y62         LDCE                                         r  mb_block_i/GameIP_0/inst/HDMI_Controller_Instance/axi_write_data_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Using_Ext_Databus.DAXI_Interface_I1/Add_Output_DFFs.M_AXI_DP_WDATA_i_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_microblaze_clk_wiz_1_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_block_i/GameIP_0/inst/HDMI_Controller_Instance/axi_write_data_reg[8]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.257ns  (logic 0.419ns (12.866%)  route 2.838ns (87.134%))
  Logic Levels:           0  
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_microblaze_clk_wiz_1_1_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    mb_block_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  mb_block_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.673    mb_block_i/clk_wiz_1/inst/clk_in1_microblaze_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.291 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.625    mb_block_i/clk_wiz_1/inst/clk_out1_microblaze_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.529 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2937, routed)        1.565    -0.964    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Using_Ext_Databus.DAXI_Interface_I1/Clk
    SLICE_X37Y44         FDRE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Using_Ext_Databus.DAXI_Interface_I1/Add_Output_DFFs.M_AXI_DP_WDATA_i_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y44         FDRE (Prop_fdre_C_Q)         0.419    -0.545 r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Using_Ext_Databus.DAXI_Interface_I1/Add_Output_DFFs.M_AXI_DP_WDATA_i_reg[8]/Q
                         net (fo=12, routed)          2.838     2.293    mb_block_i/GameIP_0/inst/HDMI_Controller_Instance/axi_wdata[8]
    SLICE_X5Y61          LDCE                                         r  mb_block_i/GameIP_0/inst/HDMI_Controller_Instance/axi_write_data_reg[8]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Using_Ext_Databus.DAXI_Interface_I1/Add_Output_DFFs.M_AXI_DP_WDATA_i_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_microblaze_clk_wiz_1_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_block_i/GameIP_0/inst/HDMI_Controller_Instance/axi_write_data_reg[10]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        1.154ns  (logic 0.367ns (31.789%)  route 0.787ns (68.211%))
  Logic Levels:           0  
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_microblaze_clk_wiz_1_1_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    mb_block_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370     1.370 r  mb_block_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.532    mb_block_i/clk_wiz_1/inst/clk_in1_microblaze_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.689 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.102    mb_block_i/clk_wiz_1/inst/clk_out1_microblaze_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.011 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2937, routed)        1.438    -1.574    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Using_Ext_Databus.DAXI_Interface_I1/Clk
    SLICE_X28Y52         FDRE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Using_Ext_Databus.DAXI_Interface_I1/Add_Output_DFFs.M_AXI_DP_WDATA_i_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y52         FDRE (Prop_fdre_C_Q)         0.367    -1.207 r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Using_Ext_Databus.DAXI_Interface_I1/Add_Output_DFFs.M_AXI_DP_WDATA_i_reg[10]/Q
                         net (fo=11, routed)          0.787    -0.419    mb_block_i/GameIP_0/inst/HDMI_Controller_Instance/axi_wdata[10]
    SLICE_X12Y62         LDCE                                         r  mb_block_i/GameIP_0/inst/HDMI_Controller_Instance/axi_write_data_reg[10]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mb_block_i/gpio_player_pos/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_microblaze_clk_wiz_1_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_block_i/GameIP_0/inst/color_instance/anim_sig_reg/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        1.306ns  (logic 0.467ns (35.761%)  route 0.839ns (64.239%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_microblaze_clk_wiz_1_1_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    mb_block_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370     1.370 r  mb_block_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.532    mb_block_i/clk_wiz_1/inst/clk_in1_microblaze_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.689 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.102    mb_block_i/clk_wiz_1/inst/clk_out1_microblaze_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.011 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2937, routed)        1.438    -1.574    mb_block_i/gpio_player_pos/U0/gpio_core_1/s_axi_aclk
    SLICE_X15Y59         FDRE                                         r  mb_block_i/gpio_player_pos/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y59         FDRE (Prop_fdre_C_Q)         0.367    -1.207 r  mb_block_i/gpio_player_pos/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[10]/Q
                         net (fo=2, routed)           0.839    -0.368    mb_block_i/GameIP_0/inst/color_instance/player_pos[17]
    SLICE_X8Y57          LUT2 (Prop_lut2_I0_O)        0.100    -0.268 r  mb_block_i/GameIP_0/inst/color_instance/anim_sig_i_1/O
                         net (fo=1, routed)           0.000    -0.268    mb_block_i/GameIP_0/inst/color_instance/anim_sig_i_1_n_0
    SLICE_X8Y57          FDRE                                         r  mb_block_i/GameIP_0/inst/color_instance/anim_sig_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Using_Ext_Databus.DAXI_Interface_I1/Add_Output_DFFs.M_AXI_DP_WDATA_i_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_microblaze_clk_wiz_1_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_block_i/GameIP_0/inst/HDMI_Controller_Instance/axi_write_data_reg[12]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        1.499ns  (logic 0.418ns (27.880%)  route 1.081ns (72.120%))
  Logic Levels:           0  
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_microblaze_clk_wiz_1_1_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    mb_block_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370     1.370 r  mb_block_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.532    mb_block_i/clk_wiz_1/inst/clk_in1_microblaze_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.689 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.102    mb_block_i/clk_wiz_1/inst/clk_out1_microblaze_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.011 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2937, routed)        1.446    -1.565    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Using_Ext_Databus.DAXI_Interface_I1/Clk
    SLICE_X30Y47         FDRE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Using_Ext_Databus.DAXI_Interface_I1/Add_Output_DFFs.M_AXI_DP_WDATA_i_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y47         FDRE (Prop_fdre_C_Q)         0.418    -1.147 r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Using_Ext_Databus.DAXI_Interface_I1/Add_Output_DFFs.M_AXI_DP_WDATA_i_reg[12]/Q
                         net (fo=7, routed)           1.081    -0.066    mb_block_i/GameIP_0/inst/HDMI_Controller_Instance/axi_wdata[12]
    SLICE_X12Y62         LDCE                                         r  mb_block_i/GameIP_0/inst/HDMI_Controller_Instance/axi_write_data_reg[12]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Using_Ext_Databus.DAXI_Interface_I1/Add_Output_DFFs.M_AXI_DP_WDATA_i_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_microblaze_clk_wiz_1_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_block_i/GameIP_0/inst/HDMI_Controller_Instance/axi_write_data_reg[28]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        1.571ns  (logic 0.367ns (23.361%)  route 1.204ns (76.639%))
  Logic Levels:           0  
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_microblaze_clk_wiz_1_1_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    mb_block_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370     1.370 r  mb_block_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.532    mb_block_i/clk_wiz_1/inst/clk_in1_microblaze_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.689 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.102    mb_block_i/clk_wiz_1/inst/clk_out1_microblaze_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.011 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2937, routed)        1.436    -1.576    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Using_Ext_Databus.DAXI_Interface_I1/Clk
    SLICE_X37Y51         FDRE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Using_Ext_Databus.DAXI_Interface_I1/Add_Output_DFFs.M_AXI_DP_WDATA_i_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y51         FDRE (Prop_fdre_C_Q)         0.367    -1.209 r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Using_Ext_Databus.DAXI_Interface_I1/Add_Output_DFFs.M_AXI_DP_WDATA_i_reg[28]/Q
                         net (fo=7, routed)           1.204    -0.005    mb_block_i/GameIP_0/inst/HDMI_Controller_Instance/axi_wdata[28]
    SLICE_X11Y62         LDCE                                         r  mb_block_i/GameIP_0/inst/HDMI_Controller_Instance/axi_write_data_reg[28]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Using_Ext_Databus.DAXI_Interface_I1/Add_Output_DFFs.M_AXI_DP_WDATA_i_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_microblaze_clk_wiz_1_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_block_i/GameIP_0/inst/HDMI_Controller_Instance/axi_write_data_reg[23]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        1.566ns  (logic 0.418ns (26.693%)  route 1.148ns (73.307%))
  Logic Levels:           0  
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_microblaze_clk_wiz_1_1_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    mb_block_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370     1.370 r  mb_block_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.532    mb_block_i/clk_wiz_1/inst/clk_in1_microblaze_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.689 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.102    mb_block_i/clk_wiz_1/inst/clk_out1_microblaze_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.011 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2937, routed)        1.446    -1.565    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Using_Ext_Databus.DAXI_Interface_I1/Clk
    SLICE_X30Y47         FDRE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Using_Ext_Databus.DAXI_Interface_I1/Add_Output_DFFs.M_AXI_DP_WDATA_i_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y47         FDRE (Prop_fdre_C_Q)         0.418    -1.147 r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Using_Ext_Databus.DAXI_Interface_I1/Add_Output_DFFs.M_AXI_DP_WDATA_i_reg[23]/Q
                         net (fo=7, routed)           1.148     0.001    mb_block_i/GameIP_0/inst/HDMI_Controller_Instance/axi_wdata[23]
    SLICE_X28Y63         LDCE                                         r  mb_block_i/GameIP_0/inst/HDMI_Controller_Instance/axi_write_data_reg[23]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Using_Ext_Databus.DAXI_Interface_I1/Add_Output_DFFs.M_AXI_DP_WDATA_i_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_microblaze_clk_wiz_1_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_block_i/GameIP_0/inst/HDMI_Controller_Instance/axi_write_data_reg[18]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        1.581ns  (logic 0.367ns (23.206%)  route 1.214ns (76.794%))
  Logic Levels:           0  
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_microblaze_clk_wiz_1_1_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    mb_block_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370     1.370 r  mb_block_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.532    mb_block_i/clk_wiz_1/inst/clk_in1_microblaze_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.689 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.102    mb_block_i/clk_wiz_1/inst/clk_out1_microblaze_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.011 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2937, routed)        1.436    -1.576    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Using_Ext_Databus.DAXI_Interface_I1/Clk
    SLICE_X36Y51         FDRE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Using_Ext_Databus.DAXI_Interface_I1/Add_Output_DFFs.M_AXI_DP_WDATA_i_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y51         FDRE (Prop_fdre_C_Q)         0.367    -1.209 r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Using_Ext_Databus.DAXI_Interface_I1/Add_Output_DFFs.M_AXI_DP_WDATA_i_reg[18]/Q
                         net (fo=7, routed)           1.214     0.006    mb_block_i/GameIP_0/inst/HDMI_Controller_Instance/axi_wdata[18]
    SLICE_X11Y57         LDCE                                         r  mb_block_i/GameIP_0/inst/HDMI_Controller_Instance/axi_write_data_reg[18]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Using_Ext_Databus.DAXI_Interface_I1/Add_Output_DFFs.M_AXI_DP_WDATA_i_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_microblaze_clk_wiz_1_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_block_i/GameIP_0/inst/HDMI_Controller_Instance/axi_write_data_reg[30]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        1.626ns  (logic 0.367ns (22.568%)  route 1.259ns (77.432%))
  Logic Levels:           0  
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_microblaze_clk_wiz_1_1_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    mb_block_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370     1.370 r  mb_block_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.532    mb_block_i/clk_wiz_1/inst/clk_in1_microblaze_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.689 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.102    mb_block_i/clk_wiz_1/inst/clk_out1_microblaze_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.011 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2937, routed)        1.436    -1.576    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Using_Ext_Databus.DAXI_Interface_I1/Clk
    SLICE_X37Y51         FDRE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Using_Ext_Databus.DAXI_Interface_I1/Add_Output_DFFs.M_AXI_DP_WDATA_i_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y51         FDRE (Prop_fdre_C_Q)         0.367    -1.209 r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Using_Ext_Databus.DAXI_Interface_I1/Add_Output_DFFs.M_AXI_DP_WDATA_i_reg[30]/Q
                         net (fo=7, routed)           1.259     0.051    mb_block_i/GameIP_0/inst/HDMI_Controller_Instance/axi_wdata[30]
    SLICE_X11Y62         LDCE                                         r  mb_block_i/GameIP_0/inst/HDMI_Controller_Instance/axi_write_data_reg[30]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mb_block_i/gpio_player_pos/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_microblaze_clk_wiz_1_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_block_i/GameIP_0/inst/color_instance/button_press_reg/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        1.625ns  (logic 0.618ns (38.037%)  route 1.007ns (61.963%))
  Logic Levels:           2  (LUT6=2)
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_microblaze_clk_wiz_1_1_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    mb_block_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370     1.370 r  mb_block_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.532    mb_block_i/clk_wiz_1/inst/clk_in1_microblaze_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.689 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.102    mb_block_i/clk_wiz_1/inst/clk_out1_microblaze_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.011 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2937, routed)        1.440    -1.572    mb_block_i/gpio_player_pos/U0/gpio_core_1/s_axi_aclk
    SLICE_X12Y53         FDRE                                         r  mb_block_i/gpio_player_pos/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y53         FDRE (Prop_fdre_C_Q)         0.418    -1.154 r  mb_block_i/gpio_player_pos/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[13]/Q
                         net (fo=4, routed)           0.380    -0.773    mb_block_i/GameIP_0/inst/color_instance/player_pos[15]
    SLICE_X12Y53         LUT6 (Prop_lut6_I4_O)        0.100    -0.673 f  mb_block_i/GameIP_0/inst/color_instance/button_press_reg_i_5/O
                         net (fo=1, routed)           0.136    -0.537    mb_block_i/GameIP_0/inst/color_instance/button_press_reg_i_5_n_0
    SLICE_X12Y53         LUT6 (Prop_lut6_I3_O)        0.100    -0.437 r  mb_block_i/GameIP_0/inst/color_instance/button_press_reg_i_1/O
                         net (fo=3, routed)           0.491     0.053    mb_block_i/GameIP_0/inst/color_instance/button_press0
    SLICE_X8Y58          LDCE                                         r  mb_block_i/GameIP_0/inst/color_instance/button_press_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Using_Ext_Databus.DAXI_Interface_I1/Add_Output_DFFs.M_AXI_DP_WDATA_i_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_microblaze_clk_wiz_1_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_block_i/GameIP_0/inst/HDMI_Controller_Instance/axi_write_data_reg[13]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        1.634ns  (logic 0.367ns (22.454%)  route 1.267ns (77.546%))
  Logic Levels:           0  
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_microblaze_clk_wiz_1_1_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    mb_block_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370     1.370 r  mb_block_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.532    mb_block_i/clk_wiz_1/inst/clk_in1_microblaze_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.689 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.102    mb_block_i/clk_wiz_1/inst/clk_out1_microblaze_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.011 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2937, routed)        1.447    -1.564    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Using_Ext_Databus.DAXI_Interface_I1/Clk
    SLICE_X28Y44         FDRE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Using_Ext_Databus.DAXI_Interface_I1/Add_Output_DFFs.M_AXI_DP_WDATA_i_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y44         FDRE (Prop_fdre_C_Q)         0.367    -1.197 r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Using_Ext_Databus.DAXI_Interface_I1/Add_Output_DFFs.M_AXI_DP_WDATA_i_reg[13]/Q
                         net (fo=7, routed)           1.267     0.071    mb_block_i/GameIP_0/inst/HDMI_Controller_Instance/axi_wdata[13]
    SLICE_X12Y64         LDCE                                         r  mb_block_i/GameIP_0/inst/HDMI_Controller_Instance/axi_write_data_reg[13]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Using_Ext_Databus.DAXI_Interface_I1/Add_Output_DFFs.M_AXI_DP_WDATA_i_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_microblaze_clk_wiz_1_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_block_i/GameIP_0/inst/HDMI_Controller_Instance/axi_write_data_reg[21]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        1.650ns  (logic 0.418ns (25.338%)  route 1.232ns (74.662%))
  Logic Levels:           0  
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_microblaze_clk_wiz_1_1_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    mb_block_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370     1.370 r  mb_block_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.532    mb_block_i/clk_wiz_1/inst/clk_in1_microblaze_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.689 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.102    mb_block_i/clk_wiz_1/inst/clk_out1_microblaze_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.011 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2937, routed)        1.445    -1.566    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Using_Ext_Databus.DAXI_Interface_I1/Clk
    SLICE_X30Y45         FDRE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Using_Ext_Databus.DAXI_Interface_I1/Add_Output_DFFs.M_AXI_DP_WDATA_i_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y45         FDRE (Prop_fdre_C_Q)         0.418    -1.148 r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Using_Ext_Databus.DAXI_Interface_I1/Add_Output_DFFs.M_AXI_DP_WDATA_i_reg[21]/Q
                         net (fo=7, routed)           1.232     0.084    mb_block_i/GameIP_0/inst/HDMI_Controller_Instance/axi_wdata[21]
    SLICE_X12Y63         LDCE                                         r  mb_block_i/GameIP_0/inst/HDMI_Controller_Instance/axi_write_data_reg[21]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out2_clk_wiz_0_1
  To Clock:  

Max Delay             8 Endpoints
Min Delay             8 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/serial_clk/oserdes_m/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            HDMI_tmds_clk_n
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.311ns  (logic 2.310ns (99.957%)  route 0.001ns (0.043%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    mb_block_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  mb_block_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.673    mb_block_i/clk_wiz_1/inst/clk_in1_microblaze_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.291 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.625    mb_block_i/clk_wiz_1/inst/clk_out1_microblaze_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.529 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2937, routed)        1.575    -0.954    mb_block_i/GameIP_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.333    -4.286 r  mb_block_i/GameIP_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.625    mb_block_i/GameIP_0/inst/clk_wiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.529 r  mb_block_i/GameIP_0/inst/clk_wiz/inst/clkout2_buf/O
                         net (fo=8, routed)           1.671    -0.858    mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/serial_clk/pix_clkx5
    OLOGIC_X0Y18         OSERDESE2                                    r  mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/serial_clk/oserdes_m/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y18         OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.472    -0.386 r  mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/serial_clk/oserdes_m/OQ
                         net (fo=1, routed)           0.001    -0.385    mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/tmdsclk
    U16                  OBUFDS (Prop_obufds_I_OB)    1.838     1.453 r  mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/OBUFDS_CLK/OB
                         net (fo=0)                   0.000     1.453    HDMI_tmds_clk_n
    V17                                                               r  HDMI_tmds_clk_n (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/serial_clk/oserdes_m/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            HDMI_tmds_clk_p
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.310ns  (logic 2.309ns (99.957%)  route 0.001ns (0.043%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    mb_block_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  mb_block_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.673    mb_block_i/clk_wiz_1/inst/clk_in1_microblaze_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.291 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.625    mb_block_i/clk_wiz_1/inst/clk_out1_microblaze_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.529 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2937, routed)        1.575    -0.954    mb_block_i/GameIP_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.333    -4.286 r  mb_block_i/GameIP_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.625    mb_block_i/GameIP_0/inst/clk_wiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.529 r  mb_block_i/GameIP_0/inst/clk_wiz/inst/clkout2_buf/O
                         net (fo=8, routed)           1.671    -0.858    mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/serial_clk/pix_clkx5
    OLOGIC_X0Y18         OSERDESE2                                    r  mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/serial_clk/oserdes_m/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y18         OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.472    -0.386 r  mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/serial_clk/oserdes_m/OQ
                         net (fo=1, routed)           0.001    -0.385    mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/tmdsclk
    U16                  OBUFDS (Prop_obufds_I_O)     1.837     1.452 r  mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/OBUFDS_CLK/O
                         net (fo=0)                   0.000     1.452    HDMI_tmds_clk_p
    U16                                                               r  HDMI_tmds_clk_p (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/serial_g/oserdes_m/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            HDMI_tmds_data_n[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.312ns  (logic 2.311ns (99.957%)  route 0.001ns (0.043%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    mb_block_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  mb_block_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.673    mb_block_i/clk_wiz_1/inst/clk_in1_microblaze_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.291 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.625    mb_block_i/clk_wiz_1/inst/clk_out1_microblaze_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.529 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2937, routed)        1.575    -0.954    mb_block_i/GameIP_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.333    -4.286 r  mb_block_i/GameIP_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.625    mb_block_i/GameIP_0/inst/clk_wiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.529 r  mb_block_i/GameIP_0/inst/clk_wiz/inst/clkout2_buf/O
                         net (fo=8, routed)           1.665    -0.864    mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/serial_g/pix_clkx5
    OLOGIC_X0Y22         OSERDESE2                                    r  mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/serial_g/oserdes_m/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y22         OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.472    -0.392 r  mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/serial_g/oserdes_m/OQ
                         net (fo=1, routed)           0.001    -0.391    mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/TMDSINT_1
    R16                  OBUFDS (Prop_obufds_I_OB)    1.839     1.447 r  mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/OBUFDS_G/OB
                         net (fo=0)                   0.000     1.447    HDMI_tmds_data_n[1]
    R17                                                               r  HDMI_tmds_data_n[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/serial_b/oserdes_m/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            HDMI_tmds_data_n[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.310ns  (logic 2.309ns (99.957%)  route 0.001ns (0.043%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    mb_block_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  mb_block_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.673    mb_block_i/clk_wiz_1/inst/clk_in1_microblaze_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.291 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.625    mb_block_i/clk_wiz_1/inst/clk_out1_microblaze_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.529 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2937, routed)        1.575    -0.954    mb_block_i/GameIP_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.333    -4.286 r  mb_block_i/GameIP_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.625    mb_block_i/GameIP_0/inst/clk_wiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.529 r  mb_block_i/GameIP_0/inst/clk_wiz/inst/clkout2_buf/O
                         net (fo=8, routed)           1.666    -0.863    mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/serial_b/pix_clkx5
    OLOGIC_X0Y20         OSERDESE2                                    r  mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/serial_b/oserdes_m/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y20         OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.472    -0.391 r  mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/serial_b/oserdes_m/OQ
                         net (fo=1, routed)           0.001    -0.390    mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/TMDSINT_0
    U17                  OBUFDS (Prop_obufds_I_OB)    1.837     1.447 r  mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/OBUFDS_B/OB
                         net (fo=0)                   0.000     1.447    HDMI_tmds_data_n[0]
    U18                                                               r  HDMI_tmds_data_n[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/serial_g/oserdes_m/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            HDMI_tmds_data_p[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.311ns  (logic 2.310ns (99.957%)  route 0.001ns (0.043%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    mb_block_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  mb_block_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.673    mb_block_i/clk_wiz_1/inst/clk_in1_microblaze_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.291 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.625    mb_block_i/clk_wiz_1/inst/clk_out1_microblaze_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.529 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2937, routed)        1.575    -0.954    mb_block_i/GameIP_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.333    -4.286 r  mb_block_i/GameIP_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.625    mb_block_i/GameIP_0/inst/clk_wiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.529 r  mb_block_i/GameIP_0/inst/clk_wiz/inst/clkout2_buf/O
                         net (fo=8, routed)           1.665    -0.864    mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/serial_g/pix_clkx5
    OLOGIC_X0Y22         OSERDESE2                                    r  mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/serial_g/oserdes_m/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y22         OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.472    -0.392 r  mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/serial_g/oserdes_m/OQ
                         net (fo=1, routed)           0.001    -0.391    mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/TMDSINT_1
    R16                  OBUFDS (Prop_obufds_I_O)     1.838     1.446 r  mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/OBUFDS_G/O
                         net (fo=0)                   0.000     1.446    HDMI_tmds_data_p[1]
    R16                                                               r  HDMI_tmds_data_p[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/serial_b/oserdes_m/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            HDMI_tmds_data_p[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.309ns  (logic 2.308ns (99.957%)  route 0.001ns (0.043%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    mb_block_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  mb_block_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.673    mb_block_i/clk_wiz_1/inst/clk_in1_microblaze_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.291 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.625    mb_block_i/clk_wiz_1/inst/clk_out1_microblaze_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.529 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2937, routed)        1.575    -0.954    mb_block_i/GameIP_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.333    -4.286 r  mb_block_i/GameIP_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.625    mb_block_i/GameIP_0/inst/clk_wiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.529 r  mb_block_i/GameIP_0/inst/clk_wiz/inst/clkout2_buf/O
                         net (fo=8, routed)           1.666    -0.863    mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/serial_b/pix_clkx5
    OLOGIC_X0Y20         OSERDESE2                                    r  mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/serial_b/oserdes_m/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y20         OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.472    -0.391 r  mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/serial_b/oserdes_m/OQ
                         net (fo=1, routed)           0.001    -0.390    mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/TMDSINT_0
    U17                  OBUFDS (Prop_obufds_I_O)     1.836     1.446 r  mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/OBUFDS_B/O
                         net (fo=0)                   0.000     1.446    HDMI_tmds_data_p[0]
    U17                                                               r  HDMI_tmds_data_p[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/serial_r/oserdes_m/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            HDMI_tmds_data_n[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.299ns  (logic 2.298ns (99.956%)  route 0.001ns (0.043%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    mb_block_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  mb_block_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.673    mb_block_i/clk_wiz_1/inst/clk_in1_microblaze_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.291 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.625    mb_block_i/clk_wiz_1/inst/clk_out1_microblaze_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.529 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2937, routed)        1.575    -0.954    mb_block_i/GameIP_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.333    -4.286 r  mb_block_i/GameIP_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.625    mb_block_i/GameIP_0/inst/clk_wiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.529 r  mb_block_i/GameIP_0/inst/clk_wiz/inst/clkout2_buf/O
                         net (fo=8, routed)           1.663    -0.866    mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/serial_r/pix_clkx5
    OLOGIC_X0Y24         OSERDESE2                                    r  mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/serial_r/oserdes_m/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y24         OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.472    -0.394 r  mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/serial_r/oserdes_m/OQ
                         net (fo=1, routed)           0.001    -0.393    mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/TMDSINT_2
    R14                  OBUFDS (Prop_obufds_I_OB)    1.826     1.433 r  mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/OBUFDS_R/OB
                         net (fo=0)                   0.000     1.433    HDMI_tmds_data_n[2]
    T14                                                               r  HDMI_tmds_data_n[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/serial_r/oserdes_m/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            HDMI_tmds_data_p[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.298ns  (logic 2.297ns (99.956%)  route 0.001ns (0.044%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    mb_block_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  mb_block_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.673    mb_block_i/clk_wiz_1/inst/clk_in1_microblaze_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.291 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.625    mb_block_i/clk_wiz_1/inst/clk_out1_microblaze_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.529 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2937, routed)        1.575    -0.954    mb_block_i/GameIP_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.333    -4.286 r  mb_block_i/GameIP_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.625    mb_block_i/GameIP_0/inst/clk_wiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.529 r  mb_block_i/GameIP_0/inst/clk_wiz/inst/clkout2_buf/O
                         net (fo=8, routed)           1.663    -0.866    mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/serial_r/pix_clkx5
    OLOGIC_X0Y24         OSERDESE2                                    r  mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/serial_r/oserdes_m/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y24         OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.472    -0.394 r  mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/serial_r/oserdes_m/OQ
                         net (fo=1, routed)           0.001    -0.393    mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/TMDSINT_2
    R14                  OBUFDS (Prop_obufds_I_O)     1.825     1.432 r  mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/OBUFDS_R/O
                         net (fo=0)                   0.000     1.432    HDMI_tmds_data_p[2]
    R14                                                               r  HDMI_tmds_data_p[2] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/serial_r/oserdes_m/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            HDMI_tmds_data_p[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.952ns  (logic 0.951ns (99.895%)  route 0.001ns (0.105%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    mb_block_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  mb_block_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.649    mb_block_i/clk_wiz_1/inst/clk_in1_microblaze_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.714 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.225    mb_block_i/clk_wiz_1/inst/clk_out1_microblaze_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.199 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2937, routed)        0.549    -0.650    mb_block_i/GameIP_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.061    -1.711 r  mb_block_i/GameIP_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.225    mb_block_i/GameIP_0/inst/clk_wiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.199 r  mb_block_i/GameIP_0/inst/clk_wiz/inst/clkout2_buf/O
                         net (fo=8, routed)           0.580    -0.619    mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/serial_r/pix_clkx5
    OLOGIC_X0Y24         OSERDESE2                                    r  mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/serial_r/oserdes_m/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y24         OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.177    -0.442 r  mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/serial_r/oserdes_m/OQ
                         net (fo=1, routed)           0.001    -0.441    mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/TMDSINT_2
    R14                  OBUFDS (Prop_obufds_I_O)     0.774     0.333 r  mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/OBUFDS_R/O
                         net (fo=0)                   0.000     0.333    HDMI_tmds_data_p[2]
    R14                                                               r  HDMI_tmds_data_p[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/serial_r/oserdes_m/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            HDMI_tmds_data_n[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.953ns  (logic 0.952ns (99.895%)  route 0.001ns (0.105%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    mb_block_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  mb_block_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.649    mb_block_i/clk_wiz_1/inst/clk_in1_microblaze_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.714 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.225    mb_block_i/clk_wiz_1/inst/clk_out1_microblaze_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.199 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2937, routed)        0.549    -0.650    mb_block_i/GameIP_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.061    -1.711 r  mb_block_i/GameIP_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.225    mb_block_i/GameIP_0/inst/clk_wiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.199 r  mb_block_i/GameIP_0/inst/clk_wiz/inst/clkout2_buf/O
                         net (fo=8, routed)           0.580    -0.619    mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/serial_r/pix_clkx5
    OLOGIC_X0Y24         OSERDESE2                                    r  mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/serial_r/oserdes_m/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y24         OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.177    -0.442 r  mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/serial_r/oserdes_m/OQ
                         net (fo=1, routed)           0.001    -0.441    mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/TMDSINT_2
    R14                  OBUFDS (Prop_obufds_I_OB)    0.775     0.334 r  mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/OBUFDS_R/OB
                         net (fo=0)                   0.000     0.334    HDMI_tmds_data_n[2]
    T14                                                               r  HDMI_tmds_data_n[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/serial_b/oserdes_m/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            HDMI_tmds_data_p[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.963ns  (logic 0.962ns (99.896%)  route 0.001ns (0.104%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    mb_block_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  mb_block_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.649    mb_block_i/clk_wiz_1/inst/clk_in1_microblaze_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.714 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.225    mb_block_i/clk_wiz_1/inst/clk_out1_microblaze_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.199 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2937, routed)        0.549    -0.650    mb_block_i/GameIP_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.061    -1.711 r  mb_block_i/GameIP_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.225    mb_block_i/GameIP_0/inst/clk_wiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.199 r  mb_block_i/GameIP_0/inst/clk_wiz/inst/clkout2_buf/O
                         net (fo=8, routed)           0.582    -0.617    mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/serial_b/pix_clkx5
    OLOGIC_X0Y20         OSERDESE2                                    r  mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/serial_b/oserdes_m/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y20         OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.177    -0.440 r  mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/serial_b/oserdes_m/OQ
                         net (fo=1, routed)           0.001    -0.439    mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/TMDSINT_0
    U17                  OBUFDS (Prop_obufds_I_O)     0.785     0.346 r  mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/OBUFDS_B/O
                         net (fo=0)                   0.000     0.346    HDMI_tmds_data_p[0]
    U17                                                               r  HDMI_tmds_data_p[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/serial_g/oserdes_m/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            HDMI_tmds_data_p[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.965ns  (logic 0.964ns (99.896%)  route 0.001ns (0.104%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    mb_block_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  mb_block_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.649    mb_block_i/clk_wiz_1/inst/clk_in1_microblaze_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.714 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.225    mb_block_i/clk_wiz_1/inst/clk_out1_microblaze_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.199 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2937, routed)        0.549    -0.650    mb_block_i/GameIP_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.061    -1.711 r  mb_block_i/GameIP_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.225    mb_block_i/GameIP_0/inst/clk_wiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.199 r  mb_block_i/GameIP_0/inst/clk_wiz/inst/clkout2_buf/O
                         net (fo=8, routed)           0.581    -0.618    mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/serial_g/pix_clkx5
    OLOGIC_X0Y22         OSERDESE2                                    r  mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/serial_g/oserdes_m/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y22         OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.177    -0.441 r  mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/serial_g/oserdes_m/OQ
                         net (fo=1, routed)           0.001    -0.440    mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/TMDSINT_1
    R16                  OBUFDS (Prop_obufds_I_O)     0.787     0.346 r  mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/OBUFDS_G/O
                         net (fo=0)                   0.000     0.346    HDMI_tmds_data_p[1]
    R16                                                               r  HDMI_tmds_data_p[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/serial_b/oserdes_m/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            HDMI_tmds_data_n[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.964ns  (logic 0.963ns (99.896%)  route 0.001ns (0.104%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    mb_block_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  mb_block_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.649    mb_block_i/clk_wiz_1/inst/clk_in1_microblaze_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.714 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.225    mb_block_i/clk_wiz_1/inst/clk_out1_microblaze_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.199 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2937, routed)        0.549    -0.650    mb_block_i/GameIP_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.061    -1.711 r  mb_block_i/GameIP_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.225    mb_block_i/GameIP_0/inst/clk_wiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.199 r  mb_block_i/GameIP_0/inst/clk_wiz/inst/clkout2_buf/O
                         net (fo=8, routed)           0.582    -0.617    mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/serial_b/pix_clkx5
    OLOGIC_X0Y20         OSERDESE2                                    r  mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/serial_b/oserdes_m/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y20         OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.177    -0.440 r  mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/serial_b/oserdes_m/OQ
                         net (fo=1, routed)           0.001    -0.439    mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/TMDSINT_0
    U17                  OBUFDS (Prop_obufds_I_OB)    0.786     0.347 r  mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/OBUFDS_B/OB
                         net (fo=0)                   0.000     0.347    HDMI_tmds_data_n[0]
    U18                                                               r  HDMI_tmds_data_n[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/serial_g/oserdes_m/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            HDMI_tmds_data_n[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.966ns  (logic 0.965ns (99.896%)  route 0.001ns (0.104%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    mb_block_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  mb_block_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.649    mb_block_i/clk_wiz_1/inst/clk_in1_microblaze_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.714 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.225    mb_block_i/clk_wiz_1/inst/clk_out1_microblaze_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.199 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2937, routed)        0.549    -0.650    mb_block_i/GameIP_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.061    -1.711 r  mb_block_i/GameIP_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.225    mb_block_i/GameIP_0/inst/clk_wiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.199 r  mb_block_i/GameIP_0/inst/clk_wiz/inst/clkout2_buf/O
                         net (fo=8, routed)           0.581    -0.618    mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/serial_g/pix_clkx5
    OLOGIC_X0Y22         OSERDESE2                                    r  mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/serial_g/oserdes_m/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y22         OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.177    -0.441 r  mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/serial_g/oserdes_m/OQ
                         net (fo=1, routed)           0.001    -0.440    mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/TMDSINT_1
    R16                  OBUFDS (Prop_obufds_I_OB)    0.788     0.347 r  mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/OBUFDS_G/OB
                         net (fo=0)                   0.000     0.347    HDMI_tmds_data_n[1]
    R17                                                               r  HDMI_tmds_data_n[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/serial_clk/oserdes_m/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            HDMI_tmds_clk_p
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.964ns  (logic 0.963ns (99.896%)  route 0.001ns (0.104%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    mb_block_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  mb_block_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.649    mb_block_i/clk_wiz_1/inst/clk_in1_microblaze_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.714 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.225    mb_block_i/clk_wiz_1/inst/clk_out1_microblaze_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.199 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2937, routed)        0.549    -0.650    mb_block_i/GameIP_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.061    -1.711 r  mb_block_i/GameIP_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.225    mb_block_i/GameIP_0/inst/clk_wiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.199 r  mb_block_i/GameIP_0/inst/clk_wiz/inst/clkout2_buf/O
                         net (fo=8, routed)           0.584    -0.615    mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/serial_clk/pix_clkx5
    OLOGIC_X0Y18         OSERDESE2                                    r  mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/serial_clk/oserdes_m/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y18         OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.177    -0.438 r  mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/serial_clk/oserdes_m/OQ
                         net (fo=1, routed)           0.001    -0.437    mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/tmdsclk
    U16                  OBUFDS (Prop_obufds_I_O)     0.786     0.349 r  mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/OBUFDS_CLK/O
                         net (fo=0)                   0.000     0.349    HDMI_tmds_clk_p
    U16                                                               r  HDMI_tmds_clk_p (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/serial_clk/oserdes_m/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            HDMI_tmds_clk_n
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.965ns  (logic 0.964ns (99.896%)  route 0.001ns (0.104%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    mb_block_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  mb_block_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.649    mb_block_i/clk_wiz_1/inst/clk_in1_microblaze_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.714 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.225    mb_block_i/clk_wiz_1/inst/clk_out1_microblaze_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.199 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2937, routed)        0.549    -0.650    mb_block_i/GameIP_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.061    -1.711 r  mb_block_i/GameIP_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.225    mb_block_i/GameIP_0/inst/clk_wiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.199 r  mb_block_i/GameIP_0/inst/clk_wiz/inst/clkout2_buf/O
                         net (fo=8, routed)           0.584    -0.615    mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/serial_clk/pix_clkx5
    OLOGIC_X0Y18         OSERDESE2                                    r  mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/serial_clk/oserdes_m/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y18         OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.177    -0.438 r  mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/serial_clk/oserdes_m/OQ
                         net (fo=1, routed)           0.001    -0.437    mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/tmdsclk
    U16                  OBUFDS (Prop_obufds_I_OB)    0.787     0.350 r  mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/OBUFDS_CLK/OB
                         net (fo=0)                   0.000     0.350    HDMI_tmds_clk_n
    V17                                                               r  HDMI_tmds_clk_n (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out3_clk_wiz_0_1
  To Clock:  

Max Delay            16 Endpoints
Min Delay            16 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 mb_block_i/GameIP_0/inst/Timer/seconds_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            led[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.804ns  (logic 4.002ns (58.814%)  route 2.802ns (41.186%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    mb_block_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  mb_block_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.673    mb_block_i/clk_wiz_1/inst/clk_in1_microblaze_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.291 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.625    mb_block_i/clk_wiz_1/inst/clk_out1_microblaze_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.529 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2937, routed)        1.575    -0.954    mb_block_i/GameIP_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.333    -4.286 r  mb_block_i/GameIP_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.625    mb_block_i/GameIP_0/inst/clk_wiz/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.096    -2.529 r  mb_block_i/GameIP_0/inst/clk_wiz/inst/clkout3_buf/O
                         net (fo=38, routed)          1.618    -0.911    mb_block_i/GameIP_0/inst/Timer/CLK
    SLICE_X1Y66          FDRE                                         r  mb_block_i/GameIP_0/inst/Timer/seconds_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y66          FDRE (Prop_fdre_C_Q)         0.456    -0.455 r  mb_block_i/GameIP_0/inst/Timer/seconds_reg[7]/Q
                         net (fo=19, routed)          2.802     2.347    led_OBUF[7]
    D17                  OBUF (Prop_obuf_I_O)         3.546     5.893 r  led_OBUF[7]_inst/O
                         net (fo=0)                   0.000     5.893    led[7]
    D17                                                               r  led[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mb_block_i/GameIP_0/inst/Timer/seconds_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            led[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.754ns  (logic 4.003ns (59.263%)  route 2.751ns (40.737%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    mb_block_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  mb_block_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.673    mb_block_i/clk_wiz_1/inst/clk_in1_microblaze_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.291 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.625    mb_block_i/clk_wiz_1/inst/clk_out1_microblaze_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.529 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2937, routed)        1.575    -0.954    mb_block_i/GameIP_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.333    -4.286 r  mb_block_i/GameIP_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.625    mb_block_i/GameIP_0/inst/clk_wiz/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.096    -2.529 r  mb_block_i/GameIP_0/inst/clk_wiz/inst/clkout3_buf/O
                         net (fo=38, routed)          1.617    -0.912    mb_block_i/GameIP_0/inst/Timer/CLK
    SLICE_X1Y67          FDRE                                         r  mb_block_i/GameIP_0/inst/Timer/seconds_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y67          FDRE (Prop_fdre_C_Q)         0.456    -0.456 r  mb_block_i/GameIP_0/inst/Timer/seconds_reg[11]/Q
                         net (fo=22, routed)          2.751     2.295    led_OBUF[11]
    B17                  OBUF (Prop_obuf_I_O)         3.547     5.842 r  led_OBUF[11]_inst/O
                         net (fo=0)                   0.000     5.842    led[11]
    B17                                                               r  led[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mb_block_i/GameIP_0/inst/Timer/seconds_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            led[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.746ns  (logic 4.002ns (59.330%)  route 2.744ns (40.670%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    mb_block_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  mb_block_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.673    mb_block_i/clk_wiz_1/inst/clk_in1_microblaze_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.291 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.625    mb_block_i/clk_wiz_1/inst/clk_out1_microblaze_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.529 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2937, routed)        1.575    -0.954    mb_block_i/GameIP_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.333    -4.286 r  mb_block_i/GameIP_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.625    mb_block_i/GameIP_0/inst/clk_wiz/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.096    -2.529 r  mb_block_i/GameIP_0/inst/clk_wiz/inst/clkout3_buf/O
                         net (fo=38, routed)          1.617    -0.912    mb_block_i/GameIP_0/inst/Timer/CLK
    SLICE_X1Y67          FDRE                                         r  mb_block_i/GameIP_0/inst/Timer/seconds_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y67          FDRE (Prop_fdre_C_Q)         0.456    -0.456 r  mb_block_i/GameIP_0/inst/Timer/seconds_reg[8]/Q
                         net (fo=18, routed)          2.744     2.288    led_OBUF[8]
    C17                  OBUF (Prop_obuf_I_O)         3.546     5.834 r  led_OBUF[8]_inst/O
                         net (fo=0)                   0.000     5.834    led[8]
    C17                                                               r  led[8] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mb_block_i/GameIP_0/inst/Timer/seconds_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            led[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.571ns  (logic 4.003ns (60.918%)  route 2.568ns (39.082%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    mb_block_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  mb_block_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.673    mb_block_i/clk_wiz_1/inst/clk_in1_microblaze_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.291 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.625    mb_block_i/clk_wiz_1/inst/clk_out1_microblaze_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.529 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2937, routed)        1.575    -0.954    mb_block_i/GameIP_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.333    -4.286 r  mb_block_i/GameIP_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.625    mb_block_i/GameIP_0/inst/clk_wiz/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.096    -2.529 r  mb_block_i/GameIP_0/inst/clk_wiz/inst/clkout3_buf/O
                         net (fo=38, routed)          1.617    -0.912    mb_block_i/GameIP_0/inst/Timer/CLK
    SLICE_X1Y67          FDRE                                         r  mb_block_i/GameIP_0/inst/Timer/seconds_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y67          FDRE (Prop_fdre_C_Q)         0.456    -0.456 r  mb_block_i/GameIP_0/inst/Timer/seconds_reg[10]/Q
                         net (fo=20, routed)          2.568     2.112    led_OBUF[10]
    A17                  OBUF (Prop_obuf_I_O)         3.547     5.659 r  led_OBUF[10]_inst/O
                         net (fo=0)                   0.000     5.659    led[10]
    A17                                                               r  led[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mb_block_i/GameIP_0/inst/Timer/seconds_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            led[12]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.562ns  (logic 3.986ns (60.740%)  route 2.576ns (39.260%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    mb_block_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  mb_block_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.673    mb_block_i/clk_wiz_1/inst/clk_in1_microblaze_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.291 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.625    mb_block_i/clk_wiz_1/inst/clk_out1_microblaze_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.529 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2937, routed)        1.575    -0.954    mb_block_i/GameIP_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.333    -4.286 r  mb_block_i/GameIP_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.625    mb_block_i/GameIP_0/inst/clk_wiz/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.096    -2.529 r  mb_block_i/GameIP_0/inst/clk_wiz/inst/clkout3_buf/O
                         net (fo=38, routed)          1.615    -0.914    mb_block_i/GameIP_0/inst/Timer/CLK
    SLICE_X1Y68          FDRE                                         r  mb_block_i/GameIP_0/inst/Timer/seconds_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y68          FDRE (Prop_fdre_C_Q)         0.456    -0.458 r  mb_block_i/GameIP_0/inst/Timer/seconds_reg[12]/Q
                         net (fo=20, routed)          2.576     2.118    led_OBUF[12]
    C18                  OBUF (Prop_obuf_I_O)         3.530     5.648 r  led_OBUF[12]_inst/O
                         net (fo=0)                   0.000     5.648    led[12]
    C18                                                               r  led[12] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mb_block_i/GameIP_0/inst/Timer/seconds_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            led[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.503ns  (logic 4.000ns (61.514%)  route 2.503ns (38.486%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    mb_block_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  mb_block_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.673    mb_block_i/clk_wiz_1/inst/clk_in1_microblaze_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.291 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.625    mb_block_i/clk_wiz_1/inst/clk_out1_microblaze_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.529 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2937, routed)        1.575    -0.954    mb_block_i/GameIP_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.333    -4.286 r  mb_block_i/GameIP_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.625    mb_block_i/GameIP_0/inst/clk_wiz/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.096    -2.529 r  mb_block_i/GameIP_0/inst/clk_wiz/inst/clkout3_buf/O
                         net (fo=38, routed)          1.617    -0.912    mb_block_i/GameIP_0/inst/Timer/CLK
    SLICE_X1Y67          FDRE                                         r  mb_block_i/GameIP_0/inst/Timer/seconds_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y67          FDRE (Prop_fdre_C_Q)         0.456    -0.456 r  mb_block_i/GameIP_0/inst/Timer/seconds_reg[9]/Q
                         net (fo=16, routed)          2.503     2.047    led_OBUF[9]
    B18                  OBUF (Prop_obuf_I_O)         3.544     5.591 r  led_OBUF[9]_inst/O
                         net (fo=0)                   0.000     5.591    led[9]
    B18                                                               r  led[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mb_block_i/GameIP_0/inst/Timer/seconds_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            led[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.469ns  (logic 3.975ns (61.449%)  route 2.494ns (38.551%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    mb_block_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  mb_block_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.673    mb_block_i/clk_wiz_1/inst/clk_in1_microblaze_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.291 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.625    mb_block_i/clk_wiz_1/inst/clk_out1_microblaze_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.529 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2937, routed)        1.575    -0.954    mb_block_i/GameIP_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.333    -4.286 r  mb_block_i/GameIP_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.625    mb_block_i/GameIP_0/inst/clk_wiz/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.096    -2.529 r  mb_block_i/GameIP_0/inst/clk_wiz/inst/clkout3_buf/O
                         net (fo=38, routed)          1.619    -0.910    mb_block_i/GameIP_0/inst/Timer/CLK
    SLICE_X1Y65          FDRE                                         r  mb_block_i/GameIP_0/inst/Timer/seconds_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y65          FDRE (Prop_fdre_C_Q)         0.456    -0.454 r  mb_block_i/GameIP_0/inst/Timer/seconds_reg[0]/Q
                         net (fo=4, routed)           2.494     2.040    led_OBUF[0]
    C13                  OBUF (Prop_obuf_I_O)         3.519     5.559 r  led_OBUF[0]_inst/O
                         net (fo=0)                   0.000     5.559    led[0]
    C13                                                               r  led[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mb_block_i/GameIP_0/inst/Timer/seconds_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            led[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.461ns  (logic 3.970ns (61.442%)  route 2.491ns (38.558%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    mb_block_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  mb_block_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.673    mb_block_i/clk_wiz_1/inst/clk_in1_microblaze_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.291 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.625    mb_block_i/clk_wiz_1/inst/clk_out1_microblaze_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.529 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2937, routed)        1.575    -0.954    mb_block_i/GameIP_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.333    -4.286 r  mb_block_i/GameIP_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.625    mb_block_i/GameIP_0/inst/clk_wiz/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.096    -2.529 r  mb_block_i/GameIP_0/inst/clk_wiz/inst/clkout3_buf/O
                         net (fo=38, routed)          1.619    -0.910    mb_block_i/GameIP_0/inst/Timer/CLK
    SLICE_X1Y65          FDRE                                         r  mb_block_i/GameIP_0/inst/Timer/seconds_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y65          FDRE (Prop_fdre_C_Q)         0.456    -0.454 r  mb_block_i/GameIP_0/inst/Timer/seconds_reg[1]/Q
                         net (fo=2, routed)           2.491     2.037    led_OBUF[1]
    C14                  OBUF (Prop_obuf_I_O)         3.514     5.551 r  led_OBUF[1]_inst/O
                         net (fo=0)                   0.000     5.551    led[1]
    C14                                                               r  led[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mb_block_i/GameIP_0/inst/Timer/seconds_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            led[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.459ns  (logic 3.988ns (61.735%)  route 2.472ns (38.265%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    mb_block_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  mb_block_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.673    mb_block_i/clk_wiz_1/inst/clk_in1_microblaze_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.291 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.625    mb_block_i/clk_wiz_1/inst/clk_out1_microblaze_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.529 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2937, routed)        1.575    -0.954    mb_block_i/GameIP_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.333    -4.286 r  mb_block_i/GameIP_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.625    mb_block_i/GameIP_0/inst/clk_wiz/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.096    -2.529 r  mb_block_i/GameIP_0/inst/clk_wiz/inst/clkout3_buf/O
                         net (fo=38, routed)          1.618    -0.911    mb_block_i/GameIP_0/inst/Timer/CLK
    SLICE_X1Y66          FDRE                                         r  mb_block_i/GameIP_0/inst/Timer/seconds_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y66          FDRE (Prop_fdre_C_Q)         0.456    -0.455 r  mb_block_i/GameIP_0/inst/Timer/seconds_reg[6]/Q
                         net (fo=19, routed)          2.472     2.017    led_OBUF[6]
    E17                  OBUF (Prop_obuf_I_O)         3.532     5.548 r  led_OBUF[6]_inst/O
                         net (fo=0)                   0.000     5.548    led[6]
    E17                                                               r  led[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mb_block_i/GameIP_0/inst/Timer/seconds_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            led[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.370ns  (logic 3.981ns (62.485%)  route 2.390ns (37.515%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    mb_block_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  mb_block_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.673    mb_block_i/clk_wiz_1/inst/clk_in1_microblaze_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.291 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.625    mb_block_i/clk_wiz_1/inst/clk_out1_microblaze_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.529 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2937, routed)        1.575    -0.954    mb_block_i/GameIP_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.333    -4.286 r  mb_block_i/GameIP_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.625    mb_block_i/GameIP_0/inst/clk_wiz/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.096    -2.529 r  mb_block_i/GameIP_0/inst/clk_wiz/inst/clkout3_buf/O
                         net (fo=38, routed)          1.619    -0.910    mb_block_i/GameIP_0/inst/Timer/CLK
    SLICE_X1Y65          FDRE                                         r  mb_block_i/GameIP_0/inst/Timer/seconds_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y65          FDRE (Prop_fdre_C_Q)         0.456    -0.454 r  mb_block_i/GameIP_0/inst/Timer/seconds_reg[3]/Q
                         net (fo=11, routed)          2.390     1.936    led_OBUF[3]
    D15                  OBUF (Prop_obuf_I_O)         3.525     5.460 r  led_OBUF[3]_inst/O
                         net (fo=0)                   0.000     5.460    led[3]
    D15                                                               r  led[3] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 mb_block_i/GameIP_0/inst/Timer/seconds_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            led[14]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.742ns  (logic 1.365ns (78.358%)  route 0.377ns (21.642%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    mb_block_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  mb_block_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.649    mb_block_i/clk_wiz_1/inst/clk_in1_microblaze_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.714 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.225    mb_block_i/clk_wiz_1/inst/clk_out1_microblaze_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.199 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2937, routed)        0.549    -0.650    mb_block_i/GameIP_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.061    -1.711 r  mb_block_i/GameIP_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.225    mb_block_i/GameIP_0/inst/clk_wiz/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026    -1.199 r  mb_block_i/GameIP_0/inst/clk_wiz/inst/clkout3_buf/O
                         net (fo=38, routed)          0.586    -0.613    mb_block_i/GameIP_0/inst/Timer/CLK
    SLICE_X1Y68          FDRE                                         r  mb_block_i/GameIP_0/inst/Timer/seconds_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y68          FDRE (Prop_fdre_C_Q)         0.141    -0.472 r  mb_block_i/GameIP_0/inst/Timer/seconds_reg[14]/Q
                         net (fo=20, routed)          0.377    -0.095    led_OBUF[14]
    E18                  OBUF (Prop_obuf_I_O)         1.224     1.129 r  led_OBUF[14]_inst/O
                         net (fo=0)                   0.000     1.129    led[14]
    E18                                                               r  led[14] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mb_block_i/GameIP_0/inst/Timer/seconds_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            led[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.744ns  (logic 1.364ns (78.198%)  route 0.380ns (21.802%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    mb_block_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  mb_block_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.649    mb_block_i/clk_wiz_1/inst/clk_in1_microblaze_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.714 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.225    mb_block_i/clk_wiz_1/inst/clk_out1_microblaze_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.199 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2937, routed)        0.549    -0.650    mb_block_i/GameIP_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.061    -1.711 r  mb_block_i/GameIP_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.225    mb_block_i/GameIP_0/inst/clk_wiz/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026    -1.199 r  mb_block_i/GameIP_0/inst/clk_wiz/inst/clkout3_buf/O
                         net (fo=38, routed)          0.588    -0.611    mb_block_i/GameIP_0/inst/Timer/CLK
    SLICE_X1Y66          FDRE                                         r  mb_block_i/GameIP_0/inst/Timer/seconds_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y66          FDRE (Prop_fdre_C_Q)         0.141    -0.470 r  mb_block_i/GameIP_0/inst/Timer/seconds_reg[5]/Q
                         net (fo=18, routed)          0.380    -0.090    led_OBUF[5]
    F18                  OBUF (Prop_obuf_I_O)         1.223     1.133 r  led_OBUF[5]_inst/O
                         net (fo=0)                   0.000     1.133    led[5]
    F18                                                               r  led[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mb_block_i/GameIP_0/inst/Timer/seconds_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            led[15]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.843ns  (logic 1.362ns (73.917%)  route 0.481ns (26.083%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    mb_block_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  mb_block_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.649    mb_block_i/clk_wiz_1/inst/clk_in1_microblaze_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.714 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.225    mb_block_i/clk_wiz_1/inst/clk_out1_microblaze_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.199 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2937, routed)        0.549    -0.650    mb_block_i/GameIP_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.061    -1.711 r  mb_block_i/GameIP_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.225    mb_block_i/GameIP_0/inst/clk_wiz/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026    -1.199 r  mb_block_i/GameIP_0/inst/clk_wiz/inst/clkout3_buf/O
                         net (fo=38, routed)          0.586    -0.613    mb_block_i/GameIP_0/inst/Timer/CLK
    SLICE_X1Y68          FDRE                                         r  mb_block_i/GameIP_0/inst/Timer/seconds_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y68          FDRE (Prop_fdre_C_Q)         0.141    -0.472 r  mb_block_i/GameIP_0/inst/Timer/seconds_reg[15]/Q
                         net (fo=25, routed)          0.481     0.009    led_OBUF[15]
    G17                  OBUF (Prop_obuf_I_O)         1.221     1.230 r  led_OBUF[15]_inst/O
                         net (fo=0)                   0.000     1.230    led[15]
    G17                                                               r  led[15] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mb_block_i/GameIP_0/inst/Timer/seconds_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            led[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.914ns  (logic 1.359ns (71.017%)  route 0.555ns (28.983%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    mb_block_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  mb_block_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.649    mb_block_i/clk_wiz_1/inst/clk_in1_microblaze_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.714 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.225    mb_block_i/clk_wiz_1/inst/clk_out1_microblaze_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.199 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2937, routed)        0.549    -0.650    mb_block_i/GameIP_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.061    -1.711 r  mb_block_i/GameIP_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.225    mb_block_i/GameIP_0/inst/clk_wiz/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026    -1.199 r  mb_block_i/GameIP_0/inst/clk_wiz/inst/clkout3_buf/O
                         net (fo=38, routed)          0.589    -0.610    mb_block_i/GameIP_0/inst/Timer/CLK
    SLICE_X1Y65          FDRE                                         r  mb_block_i/GameIP_0/inst/Timer/seconds_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y65          FDRE (Prop_fdre_C_Q)         0.141    -0.469 r  mb_block_i/GameIP_0/inst/Timer/seconds_reg[2]/Q
                         net (fo=10, routed)          0.555     0.086    led_OBUF[2]
    D14                  OBUF (Prop_obuf_I_O)         1.218     1.304 r  led_OBUF[2]_inst/O
                         net (fo=0)                   0.000     1.304    led[2]
    D14                                                               r  led[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mb_block_i/GameIP_0/inst/Timer/seconds_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            led[13]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.025ns  (logic 1.366ns (67.428%)  route 0.660ns (32.572%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    mb_block_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  mb_block_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.649    mb_block_i/clk_wiz_1/inst/clk_in1_microblaze_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.714 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.225    mb_block_i/clk_wiz_1/inst/clk_out1_microblaze_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.199 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2937, routed)        0.549    -0.650    mb_block_i/GameIP_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.061    -1.711 r  mb_block_i/GameIP_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.225    mb_block_i/GameIP_0/inst/clk_wiz/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026    -1.199 r  mb_block_i/GameIP_0/inst/clk_wiz/inst/clkout3_buf/O
                         net (fo=38, routed)          0.586    -0.613    mb_block_i/GameIP_0/inst/Timer/CLK
    SLICE_X1Y68          FDRE                                         r  mb_block_i/GameIP_0/inst/Timer/seconds_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y68          FDRE (Prop_fdre_C_Q)         0.141    -0.472 r  mb_block_i/GameIP_0/inst/Timer/seconds_reg[13]/Q
                         net (fo=19, routed)          0.660     0.188    led_OBUF[13]
    D18                  OBUF (Prop_obuf_I_O)         1.225     1.412 r  led_OBUF[13]_inst/O
                         net (fo=0)                   0.000     1.412    led[13]
    D18                                                               r  led[13] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mb_block_i/GameIP_0/inst/Timer/seconds_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            led[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.056ns  (logic 1.389ns (67.570%)  route 0.667ns (32.430%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    mb_block_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  mb_block_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.649    mb_block_i/clk_wiz_1/inst/clk_in1_microblaze_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.714 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.225    mb_block_i/clk_wiz_1/inst/clk_out1_microblaze_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.199 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2937, routed)        0.549    -0.650    mb_block_i/GameIP_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.061    -1.711 r  mb_block_i/GameIP_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.225    mb_block_i/GameIP_0/inst/clk_wiz/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026    -1.199 r  mb_block_i/GameIP_0/inst/clk_wiz/inst/clkout3_buf/O
                         net (fo=38, routed)          0.588    -0.611    mb_block_i/GameIP_0/inst/Timer/CLK
    SLICE_X1Y66          FDRE                                         r  mb_block_i/GameIP_0/inst/Timer/seconds_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y66          FDRE (Prop_fdre_C_Q)         0.141    -0.470 r  mb_block_i/GameIP_0/inst/Timer/seconds_reg[4]/Q
                         net (fo=15, routed)          0.667     0.197    led_OBUF[4]
    D16                  OBUF (Prop_obuf_I_O)         1.248     1.445 r  led_OBUF[4]_inst/O
                         net (fo=0)                   0.000     1.445    led[4]
    D16                                                               r  led[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mb_block_i/GameIP_0/inst/Timer/seconds_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            led[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.057ns  (logic 1.367ns (66.422%)  route 0.691ns (33.578%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    mb_block_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  mb_block_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.649    mb_block_i/clk_wiz_1/inst/clk_in1_microblaze_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.714 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.225    mb_block_i/clk_wiz_1/inst/clk_out1_microblaze_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.199 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2937, routed)        0.549    -0.650    mb_block_i/GameIP_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.061    -1.711 r  mb_block_i/GameIP_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.225    mb_block_i/GameIP_0/inst/clk_wiz/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026    -1.199 r  mb_block_i/GameIP_0/inst/clk_wiz/inst/clkout3_buf/O
                         net (fo=38, routed)          0.589    -0.610    mb_block_i/GameIP_0/inst/Timer/CLK
    SLICE_X1Y65          FDRE                                         r  mb_block_i/GameIP_0/inst/Timer/seconds_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y65          FDRE (Prop_fdre_C_Q)         0.141    -0.469 r  mb_block_i/GameIP_0/inst/Timer/seconds_reg[3]/Q
                         net (fo=11, routed)          0.691     0.222    led_OBUF[3]
    D15                  OBUF (Prop_obuf_I_O)         1.226     1.447 r  led_OBUF[3]_inst/O
                         net (fo=0)                   0.000     1.447    led[3]
    D15                                                               r  led[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mb_block_i/GameIP_0/inst/Timer/seconds_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            led[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.059ns  (logic 1.356ns (65.847%)  route 0.703ns (34.153%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    mb_block_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  mb_block_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.649    mb_block_i/clk_wiz_1/inst/clk_in1_microblaze_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.714 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.225    mb_block_i/clk_wiz_1/inst/clk_out1_microblaze_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.199 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2937, routed)        0.549    -0.650    mb_block_i/GameIP_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.061    -1.711 r  mb_block_i/GameIP_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.225    mb_block_i/GameIP_0/inst/clk_wiz/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026    -1.199 r  mb_block_i/GameIP_0/inst/clk_wiz/inst/clkout3_buf/O
                         net (fo=38, routed)          0.589    -0.610    mb_block_i/GameIP_0/inst/Timer/CLK
    SLICE_X1Y65          FDRE                                         r  mb_block_i/GameIP_0/inst/Timer/seconds_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y65          FDRE (Prop_fdre_C_Q)         0.141    -0.469 r  mb_block_i/GameIP_0/inst/Timer/seconds_reg[1]/Q
                         net (fo=2, routed)           0.703     0.234    led_OBUF[1]
    C14                  OBUF (Prop_obuf_I_O)         1.215     1.449 r  led_OBUF[1]_inst/O
                         net (fo=0)                   0.000     1.449    led[1]
    C14                                                               r  led[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mb_block_i/GameIP_0/inst/Timer/seconds_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            led[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.072ns  (logic 1.361ns (65.692%)  route 0.711ns (34.308%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    mb_block_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  mb_block_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.649    mb_block_i/clk_wiz_1/inst/clk_in1_microblaze_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.714 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.225    mb_block_i/clk_wiz_1/inst/clk_out1_microblaze_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.199 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2937, routed)        0.549    -0.650    mb_block_i/GameIP_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.061    -1.711 r  mb_block_i/GameIP_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.225    mb_block_i/GameIP_0/inst/clk_wiz/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026    -1.199 r  mb_block_i/GameIP_0/inst/clk_wiz/inst/clkout3_buf/O
                         net (fo=38, routed)          0.589    -0.610    mb_block_i/GameIP_0/inst/Timer/CLK
    SLICE_X1Y65          FDRE                                         r  mb_block_i/GameIP_0/inst/Timer/seconds_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y65          FDRE (Prop_fdre_C_Q)         0.141    -0.469 r  mb_block_i/GameIP_0/inst/Timer/seconds_reg[0]/Q
                         net (fo=4, routed)           0.711     0.242    led_OBUF[0]
    C13                  OBUF (Prop_obuf_I_O)         1.220     1.462 r  led_OBUF[0]_inst/O
                         net (fo=0)                   0.000     1.462    led[0]
    C13                                                               r  led[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mb_block_i/GameIP_0/inst/Timer/seconds_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            led[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.107ns  (logic 1.373ns (65.184%)  route 0.734ns (34.816%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    mb_block_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  mb_block_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.649    mb_block_i/clk_wiz_1/inst/clk_in1_microblaze_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.714 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.225    mb_block_i/clk_wiz_1/inst/clk_out1_microblaze_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.199 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2937, routed)        0.549    -0.650    mb_block_i/GameIP_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.061    -1.711 r  mb_block_i/GameIP_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.225    mb_block_i/GameIP_0/inst/clk_wiz/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026    -1.199 r  mb_block_i/GameIP_0/inst/clk_wiz/inst/clkout3_buf/O
                         net (fo=38, routed)          0.588    -0.611    mb_block_i/GameIP_0/inst/Timer/CLK
    SLICE_X1Y66          FDRE                                         r  mb_block_i/GameIP_0/inst/Timer/seconds_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y66          FDRE (Prop_fdre_C_Q)         0.141    -0.470 r  mb_block_i/GameIP_0/inst/Timer/seconds_reg[6]/Q
                         net (fo=19, routed)          0.734     0.263    led_OBUF[6]
    E17                  OBUF (Prop_obuf_I_O)         1.232     1.496 r  led_OBUF[6]_inst/O
                         net (fo=0)                   0.000     1.496    led[6]
    E17                                                               r  led[6] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_clk_wiz_0_1
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 mb_block_i/GameIP_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0_1'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_block_i/GameIP_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        1.375ns  (logic 0.029ns (2.109%)  route 1.346ns (97.891%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.083ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0_1 fall edge)
                                                      5.000     5.000 f  
    N15                                               0.000     5.000 f  clk_100MHz (IN)
                         net (fo=0)                   0.000     5.000    mb_block_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.396     5.396 f  mb_block_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     5.876    mb_block_i/clk_wiz_1/inst/clk_in1_microblaze_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145     2.731 f  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534     3.265    mb_block_i/clk_wiz_1/inst/clk_out1_microblaze_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.294 f  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2937, routed)        0.817     4.110    mb_block_i/GameIP_0/inst/clk_wiz/inst/clk_in1
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.375     2.735 f  mb_block_i/GameIP_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.530     3.265    mb_block_i/GameIP_0/inst/clk_wiz/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029     3.294 f  mb_block_i/GameIP_0/inst/clk_wiz/inst/clkf_buf/O
                         net (fo=1, routed)           0.817     4.110    mb_block_i/GameIP_0/inst/clk_wiz/inst/clkfbout_buf_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV                                   f  mb_block_i/GameIP_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 mb_block_i/GameIP_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0_1'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_block_i/GameIP_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        3.129ns  (logic 0.091ns (2.908%)  route 3.038ns (97.092%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.083ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    mb_block_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370     1.370 r  mb_block_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.532    mb_block_i/clk_wiz_1/inst/clk_in1_microblaze_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.689 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.102    mb_block_i/clk_wiz_1/inst/clk_out1_microblaze_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.011 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2937, routed)        1.457    -1.554    mb_block_i/GameIP_0/inst/clk_wiz/inst/clk_in1
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.129    -4.683 r  mb_block_i/GameIP_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.581    -3.102    mb_block_i/GameIP_0/inst/clk_wiz/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091    -3.011 r  mb_block_i/GameIP_0/inst/clk_wiz/inst/clkf_buf/O
                         net (fo=1, routed)           1.457    -1.554    mb_block_i/GameIP_0/inst/clk_wiz/inst/clkfbout_buf_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV                                   r  mb_block_i/GameIP_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_microblaze_clk_wiz_1_1_1
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_microblaze_clk_wiz_1_1_1'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        1.378ns  (logic 0.029ns (2.104%)  route 1.349ns (97.896%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.083ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_microblaze_clk_wiz_1_1_1 fall edge)
                                                      5.000     5.000 f  
    N15                                               0.000     5.000 f  clk_100MHz (IN)
                         net (fo=0)                   0.000     5.000    mb_block_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.396     5.396 f  mb_block_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     5.876    mb_block_i/clk_wiz_1/inst/clk_in1_microblaze_clk_wiz_1_1
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.145     2.731 f  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.534     3.265    mb_block_i/clk_wiz_1/inst/clkfbout_microblaze_clk_wiz_1_1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.029     3.294 f  mb_block_i/clk_wiz_1/inst/clkf_buf/O
                         net (fo=1, routed)           0.816     4.109    mb_block_i/clk_wiz_1/inst/clkfbout_buf_microblaze_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV                                   f  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_microblaze_clk_wiz_1_1_1'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        3.133ns  (logic 0.091ns (2.904%)  route 3.042ns (97.096%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.083ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_microblaze_clk_wiz_1_1_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    mb_block_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370     1.370 r  mb_block_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.532    mb_block_i/clk_wiz_1/inst/clk_in1_microblaze_clk_wiz_1_1
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -7.221    -4.689 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.587    -3.102    mb_block_i/clk_wiz_1/inst/clkfbout_microblaze_clk_wiz_1_1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.091    -3.011 r  mb_block_i/clk_wiz_1/inst/clkf_buf/O
                         net (fo=1, routed)           1.455    -1.556    mb_block_i/clk_wiz_1/inst/clkfbout_buf_microblaze_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV                                   r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_out1_clk_wiz_0_1

Max Delay            62 Endpoints
Min Delay            62 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 mb_block_i/GameIP_0/inst/color_instance/anim_sig_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/srldly_0/srl[37].srl16_i/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.002ns  (logic 2.276ns (25.285%)  route 6.726ns (74.715%))
  Logic Levels:           11  (CARRY4=2 FDRE=1 LUT4=1 LUT5=2 LUT6=5)
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y57          FDRE                         0.000     0.000 r  mb_block_i/GameIP_0/inst/color_instance/anim_sig_reg/C
    SLICE_X8Y57          FDRE (Prop_fdre_C_Q)         0.518     0.518 f  mb_block_i/GameIP_0/inst/color_instance/anim_sig_reg/Q
                         net (fo=7, routed)           0.893     1.411    mb_block_i/GameIP_0/inst/color_instance/anim_sig
    SLICE_X8Y56          LUT4 (Prop_lut4_I1_O)        0.124     1.535 r  mb_block_i/GameIP_0/inst/color_instance/i__carry_i_8__2/O
                         net (fo=1, routed)           0.454     1.989    mb_block_i/GameIP_0/inst/vga/addr0_inferred__0/i__carry
    SLICE_X8Y54          LUT6 (Prop_lut6_I5_O)        0.124     2.113 r  mb_block_i/GameIP_0/inst/vga/i__carry_i_4/O
                         net (fo=1, routed)           0.000     2.113    mb_block_i/GameIP_0/inst/color_instance/vga_to_hdmi_i_277_1[3]
    SLICE_X8Y54          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     2.489 r  mb_block_i/GameIP_0/inst/color_instance/addr0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     2.489    mb_block_i/GameIP_0/inst/color_instance/addr0_inferred__0/i__carry_n_0
    SLICE_X8Y55          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     2.708 r  mb_block_i/GameIP_0/inst/color_instance/addr0_inferred__0/i__carry__0/O[0]
                         net (fo=20, routed)          0.899     3.607    mb_block_i/GameIP_0/inst/color_instance/addr0_inferred__0/i__carry__0_n_7
    SLICE_X9Y54          LUT6 (Prop_lut6_I3_O)        0.295     3.902 f  mb_block_i/GameIP_0/inst/color_instance/vga_to_hdmi_i_283/O
                         net (fo=1, routed)           0.665     4.567    mb_block_i/GameIP_0/inst/color_instance/player_data[13]
    SLICE_X9Y54          LUT6 (Prop_lut6_I3_O)        0.124     4.691 f  mb_block_i/GameIP_0/inst/color_instance/vga_to_hdmi_i_157/O
                         net (fo=2, routed)           0.704     5.395    mb_block_i/GameIP_0/inst/vga/vga_to_hdmi_i_16_2
    SLICE_X12Y54         LUT5 (Prop_lut5_I1_O)        0.124     5.519 f  mb_block_i/GameIP_0/inst/vga/vga_to_hdmi_i_62/O
                         net (fo=1, routed)           0.608     6.127    mb_block_i/GameIP_0/inst/vga/vga_to_hdmi_i_62_n_0
    SLICE_X12Y57         LUT6 (Prop_lut6_I3_O)        0.124     6.251 r  mb_block_i/GameIP_0/inst/vga/vga_to_hdmi_i_16/O
                         net (fo=13, routed)          0.902     7.153    mb_block_i/GameIP_0/inst/vga/vc_reg[5]_3
    SLICE_X9Y60          LUT5 (Prop_lut5_I0_O)        0.124     7.277 r  mb_block_i/GameIP_0/inst/vga/vga_to_hdmi_i_49/O
                         net (fo=2, routed)           0.989     8.265    mb_block_i/GameIP_0/inst/vga/vga_to_hdmi_i_49_n_0
    SLICE_X9Y59          LUT6 (Prop_lut6_I0_O)        0.124     8.389 r  mb_block_i/GameIP_0/inst/vga/vga_to_hdmi_i_12/O
                         net (fo=1, routed)           0.612     9.002    mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/srldly_0/data_i[12]
    SLICE_X8Y59          SRL16E                                       r  mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/srldly_0/srl[37].srl16_i/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    mb_block_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370     1.370 r  mb_block_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.532    mb_block_i/clk_wiz_1/inst/clk_in1_microblaze_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.689 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.102    mb_block_i/clk_wiz_1/inst/clk_out1_microblaze_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.011 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2937, routed)        1.457    -1.554    mb_block_i/GameIP_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    -4.683 r  mb_block_i/GameIP_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.102    mb_block_i/GameIP_0/inst/clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -3.011 r  mb_block_i/GameIP_0/inst/clk_wiz/inst/clkout1_buf/O
                         net (fo=146, routed)         1.438    -1.574    mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/srldly_0/pix_clk
    SLICE_X8Y59          SRL16E                                       r  mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/srldly_0/srl[37].srl16_i/CLK

Slack:                    inf
  Source:                 mb_block_i/GameIP_0/inst/color_instance/anim_sig_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/srldly_0/srl[30].srl16_i/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.888ns  (logic 2.276ns (25.608%)  route 6.612ns (74.392%))
  Logic Levels:           11  (CARRY4=2 FDRE=1 LUT4=1 LUT5=1 LUT6=6)
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y57          FDRE                         0.000     0.000 r  mb_block_i/GameIP_0/inst/color_instance/anim_sig_reg/C
    SLICE_X8Y57          FDRE (Prop_fdre_C_Q)         0.518     0.518 f  mb_block_i/GameIP_0/inst/color_instance/anim_sig_reg/Q
                         net (fo=7, routed)           0.893     1.411    mb_block_i/GameIP_0/inst/color_instance/anim_sig
    SLICE_X8Y56          LUT4 (Prop_lut4_I1_O)        0.124     1.535 r  mb_block_i/GameIP_0/inst/color_instance/i__carry_i_8__2/O
                         net (fo=1, routed)           0.454     1.989    mb_block_i/GameIP_0/inst/vga/addr0_inferred__0/i__carry
    SLICE_X8Y54          LUT6 (Prop_lut6_I5_O)        0.124     2.113 r  mb_block_i/GameIP_0/inst/vga/i__carry_i_4/O
                         net (fo=1, routed)           0.000     2.113    mb_block_i/GameIP_0/inst/color_instance/vga_to_hdmi_i_277_1[3]
    SLICE_X8Y54          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     2.489 r  mb_block_i/GameIP_0/inst/color_instance/addr0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     2.489    mb_block_i/GameIP_0/inst/color_instance/addr0_inferred__0/i__carry_n_0
    SLICE_X8Y55          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     2.708 r  mb_block_i/GameIP_0/inst/color_instance/addr0_inferred__0/i__carry__0/O[0]
                         net (fo=20, routed)          0.899     3.607    mb_block_i/GameIP_0/inst/color_instance/addr0_inferred__0/i__carry__0_n_7
    SLICE_X9Y54          LUT6 (Prop_lut6_I3_O)        0.295     3.902 f  mb_block_i/GameIP_0/inst/color_instance/vga_to_hdmi_i_283/O
                         net (fo=1, routed)           0.665     4.567    mb_block_i/GameIP_0/inst/color_instance/player_data[13]
    SLICE_X9Y54          LUT6 (Prop_lut6_I3_O)        0.124     4.691 f  mb_block_i/GameIP_0/inst/color_instance/vga_to_hdmi_i_157/O
                         net (fo=2, routed)           0.704     5.395    mb_block_i/GameIP_0/inst/vga/vga_to_hdmi_i_16_2
    SLICE_X12Y54         LUT5 (Prop_lut5_I1_O)        0.124     5.519 f  mb_block_i/GameIP_0/inst/vga/vga_to_hdmi_i_62/O
                         net (fo=1, routed)           0.608     6.127    mb_block_i/GameIP_0/inst/vga/vga_to_hdmi_i_62_n_0
    SLICE_X12Y57         LUT6 (Prop_lut6_I3_O)        0.124     6.251 r  mb_block_i/GameIP_0/inst/vga/vga_to_hdmi_i_16/O
                         net (fo=13, routed)          0.740     6.990    mb_block_i/GameIP_0/inst/vga/vc_reg[5]_3
    SLICE_X9Y62          LUT6 (Prop_lut6_I5_O)        0.124     7.114 r  mb_block_i/GameIP_0/inst/vga/vga_to_hdmi_i_33/O
                         net (fo=4, routed)           1.033     8.147    mb_block_i/GameIP_0/inst/vga/vga_to_hdmi_i_33_n_0
    SLICE_X9Y61          LUT6 (Prop_lut6_I0_O)        0.124     8.271 r  mb_block_i/GameIP_0/inst/vga/vga_to_hdmi_i_7/O
                         net (fo=1, routed)           0.617     8.888    mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/srldly_0/data_i[9]
    SLICE_X10Y61         SRL16E                                       r  mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/srldly_0/srl[30].srl16_i/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    mb_block_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370     1.370 r  mb_block_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.532    mb_block_i/clk_wiz_1/inst/clk_in1_microblaze_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.689 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.102    mb_block_i/clk_wiz_1/inst/clk_out1_microblaze_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.011 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2937, routed)        1.457    -1.554    mb_block_i/GameIP_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    -4.683 r  mb_block_i/GameIP_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.102    mb_block_i/GameIP_0/inst/clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -3.011 r  mb_block_i/GameIP_0/inst/clk_wiz/inst/clkout1_buf/O
                         net (fo=146, routed)         1.438    -1.574    mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/srldly_0/pix_clk
    SLICE_X10Y61         SRL16E                                       r  mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/srldly_0/srl[30].srl16_i/CLK

Slack:                    inf
  Source:                 mb_block_i/GameIP_0/inst/color_instance/anim_sig_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/srldly_0/srl[39].srl16_i/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.697ns  (logic 2.276ns (26.170%)  route 6.421ns (73.830%))
  Logic Levels:           11  (CARRY4=2 FDRE=1 LUT4=1 LUT5=1 LUT6=6)
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y57          FDRE                         0.000     0.000 r  mb_block_i/GameIP_0/inst/color_instance/anim_sig_reg/C
    SLICE_X8Y57          FDRE (Prop_fdre_C_Q)         0.518     0.518 f  mb_block_i/GameIP_0/inst/color_instance/anim_sig_reg/Q
                         net (fo=7, routed)           0.893     1.411    mb_block_i/GameIP_0/inst/color_instance/anim_sig
    SLICE_X8Y56          LUT4 (Prop_lut4_I1_O)        0.124     1.535 r  mb_block_i/GameIP_0/inst/color_instance/i__carry_i_8__2/O
                         net (fo=1, routed)           0.454     1.989    mb_block_i/GameIP_0/inst/vga/addr0_inferred__0/i__carry
    SLICE_X8Y54          LUT6 (Prop_lut6_I5_O)        0.124     2.113 r  mb_block_i/GameIP_0/inst/vga/i__carry_i_4/O
                         net (fo=1, routed)           0.000     2.113    mb_block_i/GameIP_0/inst/color_instance/vga_to_hdmi_i_277_1[3]
    SLICE_X8Y54          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     2.489 r  mb_block_i/GameIP_0/inst/color_instance/addr0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     2.489    mb_block_i/GameIP_0/inst/color_instance/addr0_inferred__0/i__carry_n_0
    SLICE_X8Y55          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     2.708 r  mb_block_i/GameIP_0/inst/color_instance/addr0_inferred__0/i__carry__0/O[0]
                         net (fo=20, routed)          0.899     3.607    mb_block_i/GameIP_0/inst/color_instance/addr0_inferred__0/i__carry__0_n_7
    SLICE_X9Y54          LUT6 (Prop_lut6_I3_O)        0.295     3.902 f  mb_block_i/GameIP_0/inst/color_instance/vga_to_hdmi_i_283/O
                         net (fo=1, routed)           0.665     4.567    mb_block_i/GameIP_0/inst/color_instance/player_data[13]
    SLICE_X9Y54          LUT6 (Prop_lut6_I3_O)        0.124     4.691 f  mb_block_i/GameIP_0/inst/color_instance/vga_to_hdmi_i_157/O
                         net (fo=2, routed)           0.704     5.395    mb_block_i/GameIP_0/inst/vga/vga_to_hdmi_i_16_2
    SLICE_X12Y54         LUT5 (Prop_lut5_I1_O)        0.124     5.519 f  mb_block_i/GameIP_0/inst/vga/vga_to_hdmi_i_62/O
                         net (fo=1, routed)           0.608     6.127    mb_block_i/GameIP_0/inst/vga/vga_to_hdmi_i_62_n_0
    SLICE_X12Y57         LUT6 (Prop_lut6_I3_O)        0.124     6.251 r  mb_block_i/GameIP_0/inst/vga/vga_to_hdmi_i_16/O
                         net (fo=13, routed)          0.743     6.993    mb_block_i/GameIP_0/inst/vga/vc_reg[5]_3
    SLICE_X9Y62          LUT6 (Prop_lut6_I1_O)        0.124     7.117 r  mb_block_i/GameIP_0/inst/vga/vga_to_hdmi_i_29/O
                         net (fo=6, routed)           0.828     7.945    mb_block_i/GameIP_0/inst/vga/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
    SLICE_X9Y61          LUT6 (Prop_lut6_I0_O)        0.124     8.069 r  mb_block_i/GameIP_0/inst/vga/vga_to_hdmi_i_10/O
                         net (fo=1, routed)           0.628     8.697    mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/srldly_0/data_i[14]
    SLICE_X8Y59          SRL16E                                       r  mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/srldly_0/srl[39].srl16_i/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    mb_block_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370     1.370 r  mb_block_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.532    mb_block_i/clk_wiz_1/inst/clk_in1_microblaze_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.689 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.102    mb_block_i/clk_wiz_1/inst/clk_out1_microblaze_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.011 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2937, routed)        1.457    -1.554    mb_block_i/GameIP_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    -4.683 r  mb_block_i/GameIP_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.102    mb_block_i/GameIP_0/inst/clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -3.011 r  mb_block_i/GameIP_0/inst/clk_wiz/inst/clkout1_buf/O
                         net (fo=146, routed)         1.438    -1.574    mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/srldly_0/pix_clk
    SLICE_X8Y59          SRL16E                                       r  mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/srldly_0/srl[39].srl16_i/CLK

Slack:                    inf
  Source:                 mb_block_i/GameIP_0/inst/color_instance/anim_sig_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/srldly_0/srl[38].srl16_i/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.653ns  (logic 2.276ns (26.302%)  route 6.377ns (73.698%))
  Logic Levels:           11  (CARRY4=2 FDRE=1 LUT4=1 LUT5=1 LUT6=6)
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y57          FDRE                         0.000     0.000 r  mb_block_i/GameIP_0/inst/color_instance/anim_sig_reg/C
    SLICE_X8Y57          FDRE (Prop_fdre_C_Q)         0.518     0.518 f  mb_block_i/GameIP_0/inst/color_instance/anim_sig_reg/Q
                         net (fo=7, routed)           0.893     1.411    mb_block_i/GameIP_0/inst/color_instance/anim_sig
    SLICE_X8Y56          LUT4 (Prop_lut4_I1_O)        0.124     1.535 r  mb_block_i/GameIP_0/inst/color_instance/i__carry_i_8__2/O
                         net (fo=1, routed)           0.454     1.989    mb_block_i/GameIP_0/inst/vga/addr0_inferred__0/i__carry
    SLICE_X8Y54          LUT6 (Prop_lut6_I5_O)        0.124     2.113 r  mb_block_i/GameIP_0/inst/vga/i__carry_i_4/O
                         net (fo=1, routed)           0.000     2.113    mb_block_i/GameIP_0/inst/color_instance/vga_to_hdmi_i_277_1[3]
    SLICE_X8Y54          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     2.489 r  mb_block_i/GameIP_0/inst/color_instance/addr0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     2.489    mb_block_i/GameIP_0/inst/color_instance/addr0_inferred__0/i__carry_n_0
    SLICE_X8Y55          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     2.708 r  mb_block_i/GameIP_0/inst/color_instance/addr0_inferred__0/i__carry__0/O[0]
                         net (fo=20, routed)          0.899     3.607    mb_block_i/GameIP_0/inst/color_instance/addr0_inferred__0/i__carry__0_n_7
    SLICE_X9Y54          LUT6 (Prop_lut6_I3_O)        0.295     3.902 f  mb_block_i/GameIP_0/inst/color_instance/vga_to_hdmi_i_283/O
                         net (fo=1, routed)           0.665     4.567    mb_block_i/GameIP_0/inst/color_instance/player_data[13]
    SLICE_X9Y54          LUT6 (Prop_lut6_I3_O)        0.124     4.691 f  mb_block_i/GameIP_0/inst/color_instance/vga_to_hdmi_i_157/O
                         net (fo=2, routed)           0.704     5.395    mb_block_i/GameIP_0/inst/vga/vga_to_hdmi_i_16_2
    SLICE_X12Y54         LUT5 (Prop_lut5_I1_O)        0.124     5.519 f  mb_block_i/GameIP_0/inst/vga/vga_to_hdmi_i_62/O
                         net (fo=1, routed)           0.608     6.127    mb_block_i/GameIP_0/inst/vga/vga_to_hdmi_i_62_n_0
    SLICE_X12Y57         LUT6 (Prop_lut6_I3_O)        0.124     6.251 r  mb_block_i/GameIP_0/inst/vga/vga_to_hdmi_i_16/O
                         net (fo=13, routed)          0.743     6.993    mb_block_i/GameIP_0/inst/vga/vc_reg[5]_3
    SLICE_X9Y62          LUT6 (Prop_lut6_I1_O)        0.124     7.117 r  mb_block_i/GameIP_0/inst/vga/vga_to_hdmi_i_29/O
                         net (fo=6, routed)           0.892     8.009    mb_block_i/GameIP_0/inst/vga/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
    SLICE_X8Y61          LUT6 (Prop_lut6_I0_O)        0.124     8.133 r  mb_block_i/GameIP_0/inst/vga/vga_to_hdmi_i_11/O
                         net (fo=1, routed)           0.520     8.653    mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/srldly_0/data_i[13]
    SLICE_X8Y59          SRL16E                                       r  mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/srldly_0/srl[38].srl16_i/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    mb_block_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370     1.370 r  mb_block_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.532    mb_block_i/clk_wiz_1/inst/clk_in1_microblaze_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.689 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.102    mb_block_i/clk_wiz_1/inst/clk_out1_microblaze_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.011 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2937, routed)        1.457    -1.554    mb_block_i/GameIP_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    -4.683 r  mb_block_i/GameIP_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.102    mb_block_i/GameIP_0/inst/clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -3.011 r  mb_block_i/GameIP_0/inst/clk_wiz/inst/clkout1_buf/O
                         net (fo=146, routed)         1.438    -1.574    mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/srldly_0/pix_clk
    SLICE_X8Y59          SRL16E                                       r  mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/srldly_0/srl[38].srl16_i/CLK

Slack:                    inf
  Source:                 mb_block_i/GameIP_0/inst/color_instance/anim_sig_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/srldly_0/srl[29].srl16_i/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.622ns  (logic 2.276ns (26.396%)  route 6.346ns (73.603%))
  Logic Levels:           11  (CARRY4=2 FDRE=1 LUT4=1 LUT5=2 LUT6=5)
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y57          FDRE                         0.000     0.000 r  mb_block_i/GameIP_0/inst/color_instance/anim_sig_reg/C
    SLICE_X8Y57          FDRE (Prop_fdre_C_Q)         0.518     0.518 f  mb_block_i/GameIP_0/inst/color_instance/anim_sig_reg/Q
                         net (fo=7, routed)           0.893     1.411    mb_block_i/GameIP_0/inst/color_instance/anim_sig
    SLICE_X8Y56          LUT4 (Prop_lut4_I1_O)        0.124     1.535 r  mb_block_i/GameIP_0/inst/color_instance/i__carry_i_8__2/O
                         net (fo=1, routed)           0.454     1.989    mb_block_i/GameIP_0/inst/vga/addr0_inferred__0/i__carry
    SLICE_X8Y54          LUT6 (Prop_lut6_I5_O)        0.124     2.113 r  mb_block_i/GameIP_0/inst/vga/i__carry_i_4/O
                         net (fo=1, routed)           0.000     2.113    mb_block_i/GameIP_0/inst/color_instance/vga_to_hdmi_i_277_1[3]
    SLICE_X8Y54          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     2.489 r  mb_block_i/GameIP_0/inst/color_instance/addr0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     2.489    mb_block_i/GameIP_0/inst/color_instance/addr0_inferred__0/i__carry_n_0
    SLICE_X8Y55          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     2.708 r  mb_block_i/GameIP_0/inst/color_instance/addr0_inferred__0/i__carry__0/O[0]
                         net (fo=20, routed)          0.899     3.607    mb_block_i/GameIP_0/inst/color_instance/addr0_inferred__0/i__carry__0_n_7
    SLICE_X9Y54          LUT6 (Prop_lut6_I3_O)        0.295     3.902 f  mb_block_i/GameIP_0/inst/color_instance/vga_to_hdmi_i_283/O
                         net (fo=1, routed)           0.665     4.567    mb_block_i/GameIP_0/inst/color_instance/player_data[13]
    SLICE_X9Y54          LUT6 (Prop_lut6_I3_O)        0.124     4.691 f  mb_block_i/GameIP_0/inst/color_instance/vga_to_hdmi_i_157/O
                         net (fo=2, routed)           0.704     5.395    mb_block_i/GameIP_0/inst/vga/vga_to_hdmi_i_16_2
    SLICE_X12Y54         LUT5 (Prop_lut5_I1_O)        0.124     5.519 f  mb_block_i/GameIP_0/inst/vga/vga_to_hdmi_i_62/O
                         net (fo=1, routed)           0.608     6.127    mb_block_i/GameIP_0/inst/vga/vga_to_hdmi_i_62_n_0
    SLICE_X12Y57         LUT6 (Prop_lut6_I3_O)        0.124     6.251 r  mb_block_i/GameIP_0/inst/vga/vga_to_hdmi_i_16/O
                         net (fo=13, routed)          0.743     6.993    mb_block_i/GameIP_0/inst/vga/vc_reg[5]_3
    SLICE_X9Y62          LUT6 (Prop_lut6_I1_O)        0.124     7.117 r  mb_block_i/GameIP_0/inst/vga/vga_to_hdmi_i_29/O
                         net (fo=6, routed)           0.840     7.957    mb_block_i/GameIP_0/inst/vga/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
    SLICE_X8Y62          LUT5 (Prop_lut5_I2_O)        0.124     8.081 r  mb_block_i/GameIP_0/inst/vga/vga_to_hdmi_i_8/O
                         net (fo=1, routed)           0.541     8.622    mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/srldly_0/data_i[8]
    SLICE_X10Y61         SRL16E                                       r  mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/srldly_0/srl[29].srl16_i/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    mb_block_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370     1.370 r  mb_block_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.532    mb_block_i/clk_wiz_1/inst/clk_in1_microblaze_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.689 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.102    mb_block_i/clk_wiz_1/inst/clk_out1_microblaze_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.011 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2937, routed)        1.457    -1.554    mb_block_i/GameIP_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    -4.683 r  mb_block_i/GameIP_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.102    mb_block_i/GameIP_0/inst/clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -3.011 r  mb_block_i/GameIP_0/inst/clk_wiz/inst/clkout1_buf/O
                         net (fo=146, routed)         1.438    -1.574    mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/srldly_0/pix_clk
    SLICE_X10Y61         SRL16E                                       r  mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/srldly_0/srl[29].srl16_i/CLK

Slack:                    inf
  Source:                 mb_block_i/GameIP_0/inst/color_instance/anim_sig_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/srldly_0/srl[36].srl16_i/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.591ns  (logic 2.479ns (28.854%)  route 6.112ns (71.146%))
  Logic Levels:           11  (CARRY4=2 FDRE=1 LUT4=1 LUT5=2 LUT6=5)
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y57          FDRE                         0.000     0.000 r  mb_block_i/GameIP_0/inst/color_instance/anim_sig_reg/C
    SLICE_X8Y57          FDRE (Prop_fdre_C_Q)         0.518     0.518 f  mb_block_i/GameIP_0/inst/color_instance/anim_sig_reg/Q
                         net (fo=7, routed)           0.893     1.411    mb_block_i/GameIP_0/inst/color_instance/anim_sig
    SLICE_X8Y56          LUT4 (Prop_lut4_I1_O)        0.124     1.535 r  mb_block_i/GameIP_0/inst/color_instance/i__carry_i_8__2/O
                         net (fo=1, routed)           0.454     1.989    mb_block_i/GameIP_0/inst/vga/addr0_inferred__0/i__carry
    SLICE_X8Y54          LUT6 (Prop_lut6_I5_O)        0.124     2.113 r  mb_block_i/GameIP_0/inst/vga/i__carry_i_4/O
                         net (fo=1, routed)           0.000     2.113    mb_block_i/GameIP_0/inst/color_instance/vga_to_hdmi_i_277_1[3]
    SLICE_X8Y54          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     2.489 r  mb_block_i/GameIP_0/inst/color_instance/addr0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     2.489    mb_block_i/GameIP_0/inst/color_instance/addr0_inferred__0/i__carry_n_0
    SLICE_X8Y55          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     2.708 r  mb_block_i/GameIP_0/inst/color_instance/addr0_inferred__0/i__carry__0/O[0]
                         net (fo=20, routed)          0.899     3.607    mb_block_i/GameIP_0/inst/color_instance/addr0_inferred__0/i__carry__0_n_7
    SLICE_X9Y54          LUT6 (Prop_lut6_I3_O)        0.295     3.902 f  mb_block_i/GameIP_0/inst/color_instance/vga_to_hdmi_i_283/O
                         net (fo=1, routed)           0.665     4.567    mb_block_i/GameIP_0/inst/color_instance/player_data[13]
    SLICE_X9Y54          LUT6 (Prop_lut6_I3_O)        0.124     4.691 f  mb_block_i/GameIP_0/inst/color_instance/vga_to_hdmi_i_157/O
                         net (fo=2, routed)           0.704     5.395    mb_block_i/GameIP_0/inst/vga/vga_to_hdmi_i_16_2
    SLICE_X12Y54         LUT5 (Prop_lut5_I1_O)        0.124     5.519 f  mb_block_i/GameIP_0/inst/vga/vga_to_hdmi_i_62/O
                         net (fo=1, routed)           0.608     6.127    mb_block_i/GameIP_0/inst/vga/vga_to_hdmi_i_62_n_0
    SLICE_X12Y57         LUT6 (Prop_lut6_I3_O)        0.124     6.251 r  mb_block_i/GameIP_0/inst/vga/vga_to_hdmi_i_16/O
                         net (fo=13, routed)          0.902     7.153    mb_block_i/GameIP_0/inst/vga/vc_reg[5]_3
    SLICE_X9Y60          LUT5 (Prop_lut5_I1_O)        0.119     7.272 r  mb_block_i/GameIP_0/inst/vga/vga_to_hdmi_i_51/O
                         net (fo=2, routed)           0.656     7.928    mb_block_i/GameIP_0/inst/vga/vga_to_hdmi_i_51_n_0
    SLICE_X9Y59          LUT6 (Prop_lut6_I2_O)        0.332     8.260 r  mb_block_i/GameIP_0/inst/vga/vga_to_hdmi_i_13/O
                         net (fo=1, routed)           0.332     8.591    mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/srldly_0/data_i[11]
    SLICE_X8Y59          SRL16E                                       r  mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/srldly_0/srl[36].srl16_i/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    mb_block_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370     1.370 r  mb_block_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.532    mb_block_i/clk_wiz_1/inst/clk_in1_microblaze_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.689 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.102    mb_block_i/clk_wiz_1/inst/clk_out1_microblaze_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.011 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2937, routed)        1.457    -1.554    mb_block_i/GameIP_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    -4.683 r  mb_block_i/GameIP_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.102    mb_block_i/GameIP_0/inst/clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -3.011 r  mb_block_i/GameIP_0/inst/clk_wiz/inst/clkout1_buf/O
                         net (fo=146, routed)         1.438    -1.574    mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/srldly_0/pix_clk
    SLICE_X8Y59          SRL16E                                       r  mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/srldly_0/srl[36].srl16_i/CLK

Slack:                    inf
  Source:                 mb_block_i/GameIP_0/inst/color_instance/anim_sig_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/srldly_0/srl[31].srl16_i/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.481ns  (logic 2.276ns (26.838%)  route 6.205ns (73.162%))
  Logic Levels:           11  (CARRY4=2 FDRE=1 LUT4=1 LUT5=1 LUT6=6)
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y57          FDRE                         0.000     0.000 r  mb_block_i/GameIP_0/inst/color_instance/anim_sig_reg/C
    SLICE_X8Y57          FDRE (Prop_fdre_C_Q)         0.518     0.518 f  mb_block_i/GameIP_0/inst/color_instance/anim_sig_reg/Q
                         net (fo=7, routed)           0.893     1.411    mb_block_i/GameIP_0/inst/color_instance/anim_sig
    SLICE_X8Y56          LUT4 (Prop_lut4_I1_O)        0.124     1.535 r  mb_block_i/GameIP_0/inst/color_instance/i__carry_i_8__2/O
                         net (fo=1, routed)           0.454     1.989    mb_block_i/GameIP_0/inst/vga/addr0_inferred__0/i__carry
    SLICE_X8Y54          LUT6 (Prop_lut6_I5_O)        0.124     2.113 r  mb_block_i/GameIP_0/inst/vga/i__carry_i_4/O
                         net (fo=1, routed)           0.000     2.113    mb_block_i/GameIP_0/inst/color_instance/vga_to_hdmi_i_277_1[3]
    SLICE_X8Y54          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     2.489 r  mb_block_i/GameIP_0/inst/color_instance/addr0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     2.489    mb_block_i/GameIP_0/inst/color_instance/addr0_inferred__0/i__carry_n_0
    SLICE_X8Y55          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     2.708 r  mb_block_i/GameIP_0/inst/color_instance/addr0_inferred__0/i__carry__0/O[0]
                         net (fo=20, routed)          0.899     3.607    mb_block_i/GameIP_0/inst/color_instance/addr0_inferred__0/i__carry__0_n_7
    SLICE_X9Y54          LUT6 (Prop_lut6_I3_O)        0.295     3.902 f  mb_block_i/GameIP_0/inst/color_instance/vga_to_hdmi_i_283/O
                         net (fo=1, routed)           0.665     4.567    mb_block_i/GameIP_0/inst/color_instance/player_data[13]
    SLICE_X9Y54          LUT6 (Prop_lut6_I3_O)        0.124     4.691 f  mb_block_i/GameIP_0/inst/color_instance/vga_to_hdmi_i_157/O
                         net (fo=2, routed)           0.704     5.395    mb_block_i/GameIP_0/inst/vga/vga_to_hdmi_i_16_2
    SLICE_X12Y54         LUT5 (Prop_lut5_I1_O)        0.124     5.519 f  mb_block_i/GameIP_0/inst/vga/vga_to_hdmi_i_62/O
                         net (fo=1, routed)           0.608     6.127    mb_block_i/GameIP_0/inst/vga/vga_to_hdmi_i_62_n_0
    SLICE_X12Y57         LUT6 (Prop_lut6_I3_O)        0.124     6.251 r  mb_block_i/GameIP_0/inst/vga/vga_to_hdmi_i_16/O
                         net (fo=13, routed)          0.743     6.993    mb_block_i/GameIP_0/inst/vga/vc_reg[5]_3
    SLICE_X9Y62          LUT6 (Prop_lut6_I1_O)        0.124     7.117 r  mb_block_i/GameIP_0/inst/vga/vga_to_hdmi_i_29/O
                         net (fo=6, routed)           0.621     7.738    mb_block_i/GameIP_0/inst/game/srl[31].srl16_i
    SLICE_X8Y61          LUT6 (Prop_lut6_I0_O)        0.124     7.862 r  mb_block_i/GameIP_0/inst/game/vga_to_hdmi_i_6/O
                         net (fo=1, routed)           0.618     8.481    mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/srldly_0/data_i[10]
    SLICE_X10Y61         SRL16E                                       r  mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/srldly_0/srl[31].srl16_i/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    mb_block_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370     1.370 r  mb_block_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.532    mb_block_i/clk_wiz_1/inst/clk_in1_microblaze_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.689 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.102    mb_block_i/clk_wiz_1/inst/clk_out1_microblaze_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.011 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2937, routed)        1.457    -1.554    mb_block_i/GameIP_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    -4.683 r  mb_block_i/GameIP_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.102    mb_block_i/GameIP_0/inst/clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -3.011 r  mb_block_i/GameIP_0/inst/clk_wiz/inst/clkout1_buf/O
                         net (fo=146, routed)         1.438    -1.574    mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/srldly_0/pix_clk
    SLICE_X10Y61         SRL16E                                       r  mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/srldly_0/srl[31].srl16_i/CLK

Slack:                    inf
  Source:                 mb_block_i/GameIP_0/inst/color_instance/anim_sig_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/srldly_0/srl[28].srl16_i/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.443ns  (logic 2.276ns (26.959%)  route 6.167ns (73.041%))
  Logic Levels:           11  (CARRY4=2 FDRE=1 LUT4=1 LUT5=2 LUT6=5)
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y57          FDRE                         0.000     0.000 r  mb_block_i/GameIP_0/inst/color_instance/anim_sig_reg/C
    SLICE_X8Y57          FDRE (Prop_fdre_C_Q)         0.518     0.518 f  mb_block_i/GameIP_0/inst/color_instance/anim_sig_reg/Q
                         net (fo=7, routed)           0.893     1.411    mb_block_i/GameIP_0/inst/color_instance/anim_sig
    SLICE_X8Y56          LUT4 (Prop_lut4_I1_O)        0.124     1.535 r  mb_block_i/GameIP_0/inst/color_instance/i__carry_i_8__2/O
                         net (fo=1, routed)           0.454     1.989    mb_block_i/GameIP_0/inst/vga/addr0_inferred__0/i__carry
    SLICE_X8Y54          LUT6 (Prop_lut6_I5_O)        0.124     2.113 r  mb_block_i/GameIP_0/inst/vga/i__carry_i_4/O
                         net (fo=1, routed)           0.000     2.113    mb_block_i/GameIP_0/inst/color_instance/vga_to_hdmi_i_277_1[3]
    SLICE_X8Y54          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     2.489 r  mb_block_i/GameIP_0/inst/color_instance/addr0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     2.489    mb_block_i/GameIP_0/inst/color_instance/addr0_inferred__0/i__carry_n_0
    SLICE_X8Y55          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     2.708 r  mb_block_i/GameIP_0/inst/color_instance/addr0_inferred__0/i__carry__0/O[0]
                         net (fo=20, routed)          0.899     3.607    mb_block_i/GameIP_0/inst/color_instance/addr0_inferred__0/i__carry__0_n_7
    SLICE_X9Y54          LUT6 (Prop_lut6_I3_O)        0.295     3.902 f  mb_block_i/GameIP_0/inst/color_instance/vga_to_hdmi_i_283/O
                         net (fo=1, routed)           0.665     4.567    mb_block_i/GameIP_0/inst/color_instance/player_data[13]
    SLICE_X9Y54          LUT6 (Prop_lut6_I3_O)        0.124     4.691 f  mb_block_i/GameIP_0/inst/color_instance/vga_to_hdmi_i_157/O
                         net (fo=2, routed)           0.704     5.395    mb_block_i/GameIP_0/inst/vga/vga_to_hdmi_i_16_2
    SLICE_X12Y54         LUT5 (Prop_lut5_I1_O)        0.124     5.519 f  mb_block_i/GameIP_0/inst/vga/vga_to_hdmi_i_62/O
                         net (fo=1, routed)           0.608     6.127    mb_block_i/GameIP_0/inst/vga/vga_to_hdmi_i_62_n_0
    SLICE_X12Y57         LUT6 (Prop_lut6_I3_O)        0.124     6.251 r  mb_block_i/GameIP_0/inst/vga/vga_to_hdmi_i_16/O
                         net (fo=13, routed)          0.740     6.990    mb_block_i/GameIP_0/inst/vga/vc_reg[5]_3
    SLICE_X9Y62          LUT6 (Prop_lut6_I5_O)        0.124     7.114 r  mb_block_i/GameIP_0/inst/vga/vga_to_hdmi_i_33/O
                         net (fo=4, routed)           0.663     7.777    mb_block_i/GameIP_0/inst/vga/vga_to_hdmi_i_33_n_0
    SLICE_X9Y62          LUT5 (Prop_lut5_I0_O)        0.124     7.901 r  mb_block_i/GameIP_0/inst/vga/vga_to_hdmi_i_9/O
                         net (fo=1, routed)           0.542     8.443    mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/srldly_0/data_i[7]
    SLICE_X10Y61         SRL16E                                       r  mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/srldly_0/srl[28].srl16_i/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    mb_block_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370     1.370 r  mb_block_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.532    mb_block_i/clk_wiz_1/inst/clk_in1_microblaze_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.689 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.102    mb_block_i/clk_wiz_1/inst/clk_out1_microblaze_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.011 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2937, routed)        1.457    -1.554    mb_block_i/GameIP_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    -4.683 r  mb_block_i/GameIP_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.102    mb_block_i/GameIP_0/inst/clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -3.011 r  mb_block_i/GameIP_0/inst/clk_wiz/inst/clkout1_buf/O
                         net (fo=146, routed)         1.438    -1.574    mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/srldly_0/pix_clk
    SLICE_X10Y61         SRL16E                                       r  mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/srldly_0/srl[28].srl16_i/CLK

Slack:                    inf
  Source:                 mb_block_i/GameIP_0/inst/color_instance/anim_sig_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/srldly_0/srl[23].srl16_i/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.168ns  (logic 2.152ns (26.345%)  route 6.016ns (73.655%))
  Logic Levels:           10  (CARRY4=2 FDRE=1 LUT4=1 LUT5=1 LUT6=5)
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y57          FDRE                         0.000     0.000 r  mb_block_i/GameIP_0/inst/color_instance/anim_sig_reg/C
    SLICE_X8Y57          FDRE (Prop_fdre_C_Q)         0.518     0.518 f  mb_block_i/GameIP_0/inst/color_instance/anim_sig_reg/Q
                         net (fo=7, routed)           0.893     1.411    mb_block_i/GameIP_0/inst/color_instance/anim_sig
    SLICE_X8Y56          LUT4 (Prop_lut4_I1_O)        0.124     1.535 r  mb_block_i/GameIP_0/inst/color_instance/i__carry_i_8__2/O
                         net (fo=1, routed)           0.454     1.989    mb_block_i/GameIP_0/inst/vga/addr0_inferred__0/i__carry
    SLICE_X8Y54          LUT6 (Prop_lut6_I5_O)        0.124     2.113 r  mb_block_i/GameIP_0/inst/vga/i__carry_i_4/O
                         net (fo=1, routed)           0.000     2.113    mb_block_i/GameIP_0/inst/color_instance/vga_to_hdmi_i_277_1[3]
    SLICE_X8Y54          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     2.489 r  mb_block_i/GameIP_0/inst/color_instance/addr0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     2.489    mb_block_i/GameIP_0/inst/color_instance/addr0_inferred__0/i__carry_n_0
    SLICE_X8Y55          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     2.708 r  mb_block_i/GameIP_0/inst/color_instance/addr0_inferred__0/i__carry__0/O[0]
                         net (fo=20, routed)          0.899     3.607    mb_block_i/GameIP_0/inst/color_instance/addr0_inferred__0/i__carry__0_n_7
    SLICE_X9Y54          LUT6 (Prop_lut6_I3_O)        0.295     3.902 f  mb_block_i/GameIP_0/inst/color_instance/vga_to_hdmi_i_283/O
                         net (fo=1, routed)           0.665     4.567    mb_block_i/GameIP_0/inst/color_instance/player_data[13]
    SLICE_X9Y54          LUT6 (Prop_lut6_I3_O)        0.124     4.691 f  mb_block_i/GameIP_0/inst/color_instance/vga_to_hdmi_i_157/O
                         net (fo=2, routed)           0.704     5.395    mb_block_i/GameIP_0/inst/vga/vga_to_hdmi_i_16_2
    SLICE_X12Y54         LUT5 (Prop_lut5_I1_O)        0.124     5.519 f  mb_block_i/GameIP_0/inst/vga/vga_to_hdmi_i_62/O
                         net (fo=1, routed)           0.608     6.127    mb_block_i/GameIP_0/inst/vga/vga_to_hdmi_i_62_n_0
    SLICE_X12Y57         LUT6 (Prop_lut6_I3_O)        0.124     6.251 r  mb_block_i/GameIP_0/inst/vga/vga_to_hdmi_i_16/O
                         net (fo=13, routed)          1.039     7.290    mb_block_i/GameIP_0/inst/game/srl[23].srl16_i
    SLICE_X11Y60         LUT6 (Prop_lut6_I3_O)        0.124     7.414 r  mb_block_i/GameIP_0/inst/game/vga_to_hdmi_i_2/O
                         net (fo=1, routed)           0.754     8.168    mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/srldly_0/data_i[6]
    SLICE_X10Y60         SRL16E                                       r  mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/srldly_0/srl[23].srl16_i/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    mb_block_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370     1.370 r  mb_block_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.532    mb_block_i/clk_wiz_1/inst/clk_in1_microblaze_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.689 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.102    mb_block_i/clk_wiz_1/inst/clk_out1_microblaze_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.011 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2937, routed)        1.457    -1.554    mb_block_i/GameIP_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    -4.683 r  mb_block_i/GameIP_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.102    mb_block_i/GameIP_0/inst/clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -3.011 r  mb_block_i/GameIP_0/inst/clk_wiz/inst/clkout1_buf/O
                         net (fo=146, routed)         1.439    -1.573    mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/srldly_0/pix_clk
    SLICE_X10Y60         SRL16E                                       r  mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/srldly_0/srl[23].srl16_i/CLK

Slack:                    inf
  Source:                 mb_block_i/GameIP_0/inst/color_instance/anim_sig_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/srldly_0/srl[21].srl16_i/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.146ns  (logic 2.152ns (26.417%)  route 5.994ns (73.583%))
  Logic Levels:           10  (CARRY4=2 FDRE=1 LUT4=1 LUT5=2 LUT6=4)
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y57          FDRE                         0.000     0.000 r  mb_block_i/GameIP_0/inst/color_instance/anim_sig_reg/C
    SLICE_X8Y57          FDRE (Prop_fdre_C_Q)         0.518     0.518 f  mb_block_i/GameIP_0/inst/color_instance/anim_sig_reg/Q
                         net (fo=7, routed)           0.893     1.411    mb_block_i/GameIP_0/inst/color_instance/anim_sig
    SLICE_X8Y56          LUT4 (Prop_lut4_I1_O)        0.124     1.535 r  mb_block_i/GameIP_0/inst/color_instance/i__carry_i_8__2/O
                         net (fo=1, routed)           0.454     1.989    mb_block_i/GameIP_0/inst/vga/addr0_inferred__0/i__carry
    SLICE_X8Y54          LUT6 (Prop_lut6_I5_O)        0.124     2.113 r  mb_block_i/GameIP_0/inst/vga/i__carry_i_4/O
                         net (fo=1, routed)           0.000     2.113    mb_block_i/GameIP_0/inst/color_instance/vga_to_hdmi_i_277_1[3]
    SLICE_X8Y54          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     2.489 r  mb_block_i/GameIP_0/inst/color_instance/addr0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     2.489    mb_block_i/GameIP_0/inst/color_instance/addr0_inferred__0/i__carry_n_0
    SLICE_X8Y55          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     2.708 r  mb_block_i/GameIP_0/inst/color_instance/addr0_inferred__0/i__carry__0/O[0]
                         net (fo=20, routed)          0.899     3.607    mb_block_i/GameIP_0/inst/color_instance/addr0_inferred__0/i__carry__0_n_7
    SLICE_X9Y54          LUT6 (Prop_lut6_I3_O)        0.295     3.902 f  mb_block_i/GameIP_0/inst/color_instance/vga_to_hdmi_i_283/O
                         net (fo=1, routed)           0.665     4.567    mb_block_i/GameIP_0/inst/color_instance/player_data[13]
    SLICE_X9Y54          LUT6 (Prop_lut6_I3_O)        0.124     4.691 f  mb_block_i/GameIP_0/inst/color_instance/vga_to_hdmi_i_157/O
                         net (fo=2, routed)           0.704     5.395    mb_block_i/GameIP_0/inst/vga/vga_to_hdmi_i_16_2
    SLICE_X12Y54         LUT5 (Prop_lut5_I1_O)        0.124     5.519 f  mb_block_i/GameIP_0/inst/vga/vga_to_hdmi_i_62/O
                         net (fo=1, routed)           0.608     6.127    mb_block_i/GameIP_0/inst/vga/vga_to_hdmi_i_62_n_0
    SLICE_X12Y57         LUT6 (Prop_lut6_I3_O)        0.124     6.251 r  mb_block_i/GameIP_0/inst/vga/vga_to_hdmi_i_16/O
                         net (fo=13, routed)          1.141     7.392    mb_block_i/GameIP_0/inst/HDMI_Controller_Instance/srl[20].srl16_i
    SLICE_X12Y62         LUT5 (Prop_lut5_I3_O)        0.124     7.516 r  mb_block_i/GameIP_0/inst/HDMI_Controller_Instance/vga_to_hdmi_i_4/O
                         net (fo=1, routed)           0.631     8.146    mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/srldly_0/data_i[4]
    SLICE_X10Y60         SRL16E                                       r  mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/srldly_0/srl[21].srl16_i/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    mb_block_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370     1.370 r  mb_block_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.532    mb_block_i/clk_wiz_1/inst/clk_in1_microblaze_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.689 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.102    mb_block_i/clk_wiz_1/inst/clk_out1_microblaze_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.011 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2937, routed)        1.457    -1.554    mb_block_i/GameIP_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    -4.683 r  mb_block_i/GameIP_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.102    mb_block_i/GameIP_0/inst/clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -3.011 r  mb_block_i/GameIP_0/inst/clk_wiz/inst/clkout1_buf/O
                         net (fo=146, routed)         1.439    -1.573    mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/srldly_0/pix_clk
    SLICE_X10Y60         SRL16E                                       r  mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/srldly_0/srl[21].srl16_i/CLK





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 mb_block_i/GameIP_0/inst/color_instance/ball_on_reg/G
                            (positive level-sensitive latch)
  Destination:            mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/srldly_0/srl[38].srl16_i/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.857ns  (logic 0.248ns (28.929%)  route 0.609ns (71.071%))
  Logic Levels:           3  (LDCE=1 LUT6=2)
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y63          LDCE                         0.000     0.000 r  mb_block_i/GameIP_0/inst/color_instance/ball_on_reg/G
    SLICE_X9Y63          LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  mb_block_i/GameIP_0/inst/color_instance/ball_on_reg/Q
                         net (fo=4, routed)           0.296     0.454    mb_block_i/GameIP_0/inst/vga/ball_on
    SLICE_X9Y62          LUT6 (Prop_lut6_I3_O)        0.045     0.499 r  mb_block_i/GameIP_0/inst/vga/vga_to_hdmi_i_33/O
                         net (fo=4, routed)           0.137     0.637    mb_block_i/GameIP_0/inst/vga/vga_to_hdmi_i_33_n_0
    SLICE_X8Y61          LUT6 (Prop_lut6_I4_O)        0.045     0.682 r  mb_block_i/GameIP_0/inst/vga/vga_to_hdmi_i_11/O
                         net (fo=1, routed)           0.175     0.857    mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/srldly_0/data_i[13]
    SLICE_X8Y59          SRL16E                                       r  mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/srldly_0/srl[38].srl16_i/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    mb_block_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  mb_block_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.876    mb_block_i/clk_wiz_1/inst/clk_in1_microblaze_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.269 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.735    mb_block_i/clk_wiz_1/inst/clk_out1_microblaze_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2937, routed)        0.817    -0.890    mb_block_i/GameIP_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -2.265 r  mb_block_i/GameIP_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.735    mb_block_i/GameIP_0/inst/clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  mb_block_i/GameIP_0/inst/clk_wiz/inst/clkout1_buf/O
                         net (fo=146, routed)         0.832    -0.874    mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/srldly_0/pix_clk
    SLICE_X8Y59          SRL16E                                       r  mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/srldly_0/srl[38].srl16_i/CLK

Slack:                    inf
  Source:                 mb_block_i/GameIP_0/inst/color_instance/ball_on_reg/G
                            (positive level-sensitive latch)
  Destination:            mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/srldly_0/srl[28].srl16_i/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.885ns  (logic 0.248ns (28.034%)  route 0.637ns (71.966%))
  Logic Levels:           3  (LDCE=1 LUT5=1 LUT6=1)
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y63          LDCE                         0.000     0.000 r  mb_block_i/GameIP_0/inst/color_instance/ball_on_reg/G
    SLICE_X9Y63          LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  mb_block_i/GameIP_0/inst/color_instance/ball_on_reg/Q
                         net (fo=4, routed)           0.296     0.454    mb_block_i/GameIP_0/inst/vga/ball_on
    SLICE_X9Y62          LUT6 (Prop_lut6_I2_O)        0.045     0.499 r  mb_block_i/GameIP_0/inst/vga/vga_to_hdmi_i_29/O
                         net (fo=6, routed)           0.166     0.665    mb_block_i/GameIP_0/inst/vga/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
    SLICE_X9Y62          LUT5 (Prop_lut5_I2_O)        0.045     0.710 r  mb_block_i/GameIP_0/inst/vga/vga_to_hdmi_i_9/O
                         net (fo=1, routed)           0.175     0.885    mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/srldly_0/data_i[7]
    SLICE_X10Y61         SRL16E                                       r  mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/srldly_0/srl[28].srl16_i/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    mb_block_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  mb_block_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.876    mb_block_i/clk_wiz_1/inst/clk_in1_microblaze_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.269 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.735    mb_block_i/clk_wiz_1/inst/clk_out1_microblaze_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2937, routed)        0.817    -0.890    mb_block_i/GameIP_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -2.265 r  mb_block_i/GameIP_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.735    mb_block_i/GameIP_0/inst/clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  mb_block_i/GameIP_0/inst/clk_wiz/inst/clkout1_buf/O
                         net (fo=146, routed)         0.831    -0.875    mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/srldly_0/pix_clk
    SLICE_X10Y61         SRL16E                                       r  mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/srldly_0/srl[28].srl16_i/CLK

Slack:                    inf
  Source:                 mb_block_i/GameIP_0/inst/color_instance/ball_on_reg/G
                            (positive level-sensitive latch)
  Destination:            mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/srldly_0/srl[29].srl16_i/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.940ns  (logic 0.248ns (26.393%)  route 0.692ns (73.607%))
  Logic Levels:           3  (LDCE=1 LUT5=1 LUT6=1)
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y63          LDCE                         0.000     0.000 r  mb_block_i/GameIP_0/inst/color_instance/ball_on_reg/G
    SLICE_X9Y63          LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  mb_block_i/GameIP_0/inst/color_instance/ball_on_reg/Q
                         net (fo=4, routed)           0.296     0.454    mb_block_i/GameIP_0/inst/vga/ball_on
    SLICE_X9Y62          LUT6 (Prop_lut6_I3_O)        0.045     0.499 r  mb_block_i/GameIP_0/inst/vga/vga_to_hdmi_i_33/O
                         net (fo=4, routed)           0.221     0.720    mb_block_i/GameIP_0/inst/vga/vga_to_hdmi_i_33_n_0
    SLICE_X8Y62          LUT5 (Prop_lut5_I0_O)        0.045     0.765 r  mb_block_i/GameIP_0/inst/vga/vga_to_hdmi_i_8/O
                         net (fo=1, routed)           0.174     0.940    mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/srldly_0/data_i[8]
    SLICE_X10Y61         SRL16E                                       r  mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/srldly_0/srl[29].srl16_i/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    mb_block_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  mb_block_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.876    mb_block_i/clk_wiz_1/inst/clk_in1_microblaze_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.269 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.735    mb_block_i/clk_wiz_1/inst/clk_out1_microblaze_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2937, routed)        0.817    -0.890    mb_block_i/GameIP_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -2.265 r  mb_block_i/GameIP_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.735    mb_block_i/GameIP_0/inst/clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  mb_block_i/GameIP_0/inst/clk_wiz/inst/clkout1_buf/O
                         net (fo=146, routed)         0.831    -0.875    mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/srldly_0/pix_clk
    SLICE_X10Y61         SRL16E                                       r  mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/srldly_0/srl[29].srl16_i/CLK

Slack:                    inf
  Source:                 mb_block_i/GameIP_0/inst/color_instance/ball_on_reg/G
                            (positive level-sensitive latch)
  Destination:            mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/srldly_0/srl[31].srl16_i/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.995ns  (logic 0.248ns (24.936%)  route 0.747ns (75.064%))
  Logic Levels:           3  (LDCE=1 LUT6=2)
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y63          LDCE                         0.000     0.000 r  mb_block_i/GameIP_0/inst/color_instance/ball_on_reg/G
    SLICE_X9Y63          LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  mb_block_i/GameIP_0/inst/color_instance/ball_on_reg/Q
                         net (fo=4, routed)           0.296     0.454    mb_block_i/GameIP_0/inst/vga/ball_on
    SLICE_X9Y62          LUT6 (Prop_lut6_I2_O)        0.045     0.499 r  mb_block_i/GameIP_0/inst/vga/vga_to_hdmi_i_29/O
                         net (fo=6, routed)           0.224     0.723    mb_block_i/GameIP_0/inst/game/srl[31].srl16_i
    SLICE_X8Y61          LUT6 (Prop_lut6_I0_O)        0.045     0.768 r  mb_block_i/GameIP_0/inst/game/vga_to_hdmi_i_6/O
                         net (fo=1, routed)           0.226     0.995    mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/srldly_0/data_i[10]
    SLICE_X10Y61         SRL16E                                       r  mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/srldly_0/srl[31].srl16_i/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    mb_block_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  mb_block_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.876    mb_block_i/clk_wiz_1/inst/clk_in1_microblaze_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.269 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.735    mb_block_i/clk_wiz_1/inst/clk_out1_microblaze_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2937, routed)        0.817    -0.890    mb_block_i/GameIP_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -2.265 r  mb_block_i/GameIP_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.735    mb_block_i/GameIP_0/inst/clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  mb_block_i/GameIP_0/inst/clk_wiz/inst/clkout1_buf/O
                         net (fo=146, routed)         0.831    -0.875    mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/srldly_0/pix_clk
    SLICE_X10Y61         SRL16E                                       r  mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/srldly_0/srl[31].srl16_i/CLK

Slack:                    inf
  Source:                 mb_block_i/GameIP_0/inst/color_instance/ball_on_reg/G
                            (positive level-sensitive latch)
  Destination:            mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/srldly_0/srl[30].srl16_i/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.998ns  (logic 0.248ns (24.860%)  route 0.750ns (75.140%))
  Logic Levels:           3  (LDCE=1 LUT6=2)
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y63          LDCE                         0.000     0.000 r  mb_block_i/GameIP_0/inst/color_instance/ball_on_reg/G
    SLICE_X9Y63          LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  mb_block_i/GameIP_0/inst/color_instance/ball_on_reg/Q
                         net (fo=4, routed)           0.296     0.454    mb_block_i/GameIP_0/inst/vga/ball_on
    SLICE_X9Y62          LUT6 (Prop_lut6_I2_O)        0.045     0.499 r  mb_block_i/GameIP_0/inst/vga/vga_to_hdmi_i_29/O
                         net (fo=6, routed)           0.231     0.730    mb_block_i/GameIP_0/inst/vga/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
    SLICE_X9Y61          LUT6 (Prop_lut6_I2_O)        0.045     0.775 r  mb_block_i/GameIP_0/inst/vga/vga_to_hdmi_i_7/O
                         net (fo=1, routed)           0.223     0.998    mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/srldly_0/data_i[9]
    SLICE_X10Y61         SRL16E                                       r  mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/srldly_0/srl[30].srl16_i/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    mb_block_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  mb_block_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.876    mb_block_i/clk_wiz_1/inst/clk_in1_microblaze_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.269 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.735    mb_block_i/clk_wiz_1/inst/clk_out1_microblaze_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2937, routed)        0.817    -0.890    mb_block_i/GameIP_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -2.265 r  mb_block_i/GameIP_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.735    mb_block_i/GameIP_0/inst/clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  mb_block_i/GameIP_0/inst/clk_wiz/inst/clkout1_buf/O
                         net (fo=146, routed)         0.831    -0.875    mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/srldly_0/pix_clk
    SLICE_X10Y61         SRL16E                                       r  mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/srldly_0/srl[30].srl16_i/CLK

Slack:                    inf
  Source:                 mb_block_i/GameIP_0/inst/HDMI_Controller_Instance/pallette_reg_reg[0][22]/G
                            (positive level-sensitive latch)
  Destination:            mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/srldly_0/srl[21].srl16_i/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.999ns  (logic 0.248ns (24.818%)  route 0.751ns (75.182%))
  Logic Levels:           3  (LDCE=1 LUT5=1 LUT6=1)
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y69         LDCE                         0.000     0.000 r  mb_block_i/GameIP_0/inst/HDMI_Controller_Instance/pallette_reg_reg[0][22]/G
    SLICE_X15Y69         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  mb_block_i/GameIP_0/inst/HDMI_Controller_Instance/pallette_reg_reg[0][22]/Q
                         net (fo=2, routed)           0.335     0.493    mb_block_i/GameIP_0/inst/HDMI_Controller_Instance/pallette_reg_reg_n_0_[0][22]
    SLICE_X13Y69         LUT6 (Prop_lut6_I5_O)        0.045     0.538 r  mb_block_i/GameIP_0/inst/HDMI_Controller_Instance/vga_to_hdmi_i_25/O
                         net (fo=1, routed)           0.195     0.733    mb_block_i/GameIP_0/inst/HDMI_Controller_Instance/vga_to_hdmi_i_25_n_0
    SLICE_X12Y62         LUT5 (Prop_lut5_I2_O)        0.045     0.778 r  mb_block_i/GameIP_0/inst/HDMI_Controller_Instance/vga_to_hdmi_i_4/O
                         net (fo=1, routed)           0.222     0.999    mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/srldly_0/data_i[4]
    SLICE_X10Y60         SRL16E                                       r  mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/srldly_0/srl[21].srl16_i/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    mb_block_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  mb_block_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.876    mb_block_i/clk_wiz_1/inst/clk_in1_microblaze_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.269 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.735    mb_block_i/clk_wiz_1/inst/clk_out1_microblaze_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2937, routed)        0.817    -0.890    mb_block_i/GameIP_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -2.265 r  mb_block_i/GameIP_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.735    mb_block_i/GameIP_0/inst/clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  mb_block_i/GameIP_0/inst/clk_wiz/inst/clkout1_buf/O
                         net (fo=146, routed)         0.831    -0.875    mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/srldly_0/pix_clk
    SLICE_X10Y60         SRL16E                                       r  mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/srldly_0/srl[21].srl16_i/CLK

Slack:                    inf
  Source:                 mb_block_i/GameIP_0/inst/HDMI_Controller_Instance/pallette_reg_reg[3][23]/G
                            (positive level-sensitive latch)
  Destination:            mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/srldly_0/srl[22].srl16_i/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.000ns  (logic 0.248ns (24.790%)  route 0.752ns (75.210%))
  Logic Levels:           3  (LDCE=1 LUT5=1 LUT6=1)
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y66         LDCE                         0.000     0.000 r  mb_block_i/GameIP_0/inst/HDMI_Controller_Instance/pallette_reg_reg[3][23]/G
    SLICE_X11Y66         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  mb_block_i/GameIP_0/inst/HDMI_Controller_Instance/pallette_reg_reg[3][23]/Q
                         net (fo=2, routed)           0.170     0.328    mb_block_i/GameIP_0/inst/HDMI_Controller_Instance/pallette_reg_reg_n_0_[3][23]
    SLICE_X13Y66         LUT6 (Prop_lut6_I2_O)        0.045     0.373 r  mb_block_i/GameIP_0/inst/HDMI_Controller_Instance/vga_to_hdmi_i_19/O
                         net (fo=1, routed)           0.413     0.786    mb_block_i/GameIP_0/inst/HDMI_Controller_Instance/vga_to_hdmi_i_19_n_0
    SLICE_X12Y60         LUT5 (Prop_lut5_I0_O)        0.045     0.831 r  mb_block_i/GameIP_0/inst/HDMI_Controller_Instance/vga_to_hdmi_i_3/O
                         net (fo=1, routed)           0.170     1.000    mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/srldly_0/data_i[5]
    SLICE_X10Y60         SRL16E                                       r  mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/srldly_0/srl[22].srl16_i/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    mb_block_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  mb_block_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.876    mb_block_i/clk_wiz_1/inst/clk_in1_microblaze_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.269 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.735    mb_block_i/clk_wiz_1/inst/clk_out1_microblaze_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2937, routed)        0.817    -0.890    mb_block_i/GameIP_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -2.265 r  mb_block_i/GameIP_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.735    mb_block_i/GameIP_0/inst/clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  mb_block_i/GameIP_0/inst/clk_wiz/inst/clkout1_buf/O
                         net (fo=146, routed)         0.831    -0.875    mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/srldly_0/pix_clk
    SLICE_X10Y60         SRL16E                                       r  mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/srldly_0/srl[22].srl16_i/CLK

Slack:                    inf
  Source:                 mb_block_i/GameIP_0/inst/HDMI_Controller_Instance/pallette_reg_reg[0][21]/G
                            (positive level-sensitive latch)
  Destination:            mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/srldly_0/srl[20].srl16_i/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.045ns  (logic 0.248ns (23.739%)  route 0.797ns (76.261%))
  Logic Levels:           3  (LDCE=1 LUT5=1 LUT6=1)
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y69         LDCE                         0.000     0.000 r  mb_block_i/GameIP_0/inst/HDMI_Controller_Instance/pallette_reg_reg[0][21]/G
    SLICE_X15Y69         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  mb_block_i/GameIP_0/inst/HDMI_Controller_Instance/pallette_reg_reg[0][21]/Q
                         net (fo=2, routed)           0.256     0.414    mb_block_i/GameIP_0/inst/HDMI_Controller_Instance/pallette_reg_reg_n_0_[0][21]
    SLICE_X14Y69         LUT6 (Prop_lut6_I5_O)        0.045     0.459 r  mb_block_i/GameIP_0/inst/HDMI_Controller_Instance/vga_to_hdmi_i_28/O
                         net (fo=1, routed)           0.269     0.728    mb_block_i/GameIP_0/inst/HDMI_Controller_Instance/vga_to_hdmi_i_28_n_0
    SLICE_X12Y63         LUT5 (Prop_lut5_I2_O)        0.045     0.773 r  mb_block_i/GameIP_0/inst/HDMI_Controller_Instance/vga_to_hdmi_i_5/O
                         net (fo=1, routed)           0.272     1.045    mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/srldly_0/data_i[3]
    SLICE_X10Y60         SRL16E                                       r  mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/srldly_0/srl[20].srl16_i/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    mb_block_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  mb_block_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.876    mb_block_i/clk_wiz_1/inst/clk_in1_microblaze_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.269 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.735    mb_block_i/clk_wiz_1/inst/clk_out1_microblaze_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2937, routed)        0.817    -0.890    mb_block_i/GameIP_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -2.265 r  mb_block_i/GameIP_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.735    mb_block_i/GameIP_0/inst/clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  mb_block_i/GameIP_0/inst/clk_wiz/inst/clkout1_buf/O
                         net (fo=146, routed)         0.831    -0.875    mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/srldly_0/pix_clk
    SLICE_X10Y60         SRL16E                                       r  mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/srldly_0/srl[20].srl16_i/CLK

Slack:                    inf
  Source:                 mb_block_i/GameIP_0/inst/HDMI_Controller_Instance/pallette_reg_reg[2][13]/G
                            (positive level-sensitive latch)
  Destination:            mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/srldly_0/srl[36].srl16_i/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.056ns  (logic 0.248ns (23.487%)  route 0.808ns (76.513%))
  Logic Levels:           3  (LDCE=1 LUT5=1 LUT6=1)
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y71         LDCE                         0.000     0.000 r  mb_block_i/GameIP_0/inst/HDMI_Controller_Instance/pallette_reg_reg[2][13]/G
    SLICE_X11Y71         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  mb_block_i/GameIP_0/inst/HDMI_Controller_Instance/pallette_reg_reg[2][13]/Q
                         net (fo=2, routed)           0.293     0.451    mb_block_i/GameIP_0/inst/HDMI_Controller_Instance/pallette_reg_reg_n_0_[2][13]
    SLICE_X11Y71         LUT5 (Prop_lut5_I4_O)        0.045     0.496 r  mb_block_i/GameIP_0/inst/HDMI_Controller_Instance/vga_to_hdmi_i_56/O
                         net (fo=1, routed)           0.403     0.899    mb_block_i/GameIP_0/inst/vga/srl[30].srl16_i[6]
    SLICE_X9Y59          LUT6 (Prop_lut6_I3_O)        0.045     0.944 r  mb_block_i/GameIP_0/inst/vga/vga_to_hdmi_i_13/O
                         net (fo=1, routed)           0.112     1.056    mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/srldly_0/data_i[11]
    SLICE_X8Y59          SRL16E                                       r  mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/srldly_0/srl[36].srl16_i/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    mb_block_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  mb_block_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.876    mb_block_i/clk_wiz_1/inst/clk_in1_microblaze_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.269 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.735    mb_block_i/clk_wiz_1/inst/clk_out1_microblaze_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2937, routed)        0.817    -0.890    mb_block_i/GameIP_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -2.265 r  mb_block_i/GameIP_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.735    mb_block_i/GameIP_0/inst/clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  mb_block_i/GameIP_0/inst/clk_wiz/inst/clkout1_buf/O
                         net (fo=146, routed)         0.832    -0.874    mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/srldly_0/pix_clk
    SLICE_X8Y59          SRL16E                                       r  mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/srldly_0/srl[36].srl16_i/CLK

Slack:                    inf
  Source:                 mb_block_i/GameIP_0/inst/color_instance/ball_on_reg/G
                            (positive level-sensitive latch)
  Destination:            mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/srldly_0/srl[39].srl16_i/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.088ns  (logic 0.248ns (22.799%)  route 0.840ns (77.201%))
  Logic Levels:           3  (LDCE=1 LUT6=2)
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y63          LDCE                         0.000     0.000 r  mb_block_i/GameIP_0/inst/color_instance/ball_on_reg/G
    SLICE_X9Y63          LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  mb_block_i/GameIP_0/inst/color_instance/ball_on_reg/Q
                         net (fo=4, routed)           0.296     0.454    mb_block_i/GameIP_0/inst/vga/ball_on
    SLICE_X9Y62          LUT6 (Prop_lut6_I2_O)        0.045     0.499 r  mb_block_i/GameIP_0/inst/vga/vga_to_hdmi_i_29/O
                         net (fo=6, routed)           0.306     0.805    mb_block_i/GameIP_0/inst/vga/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
    SLICE_X9Y61          LUT6 (Prop_lut6_I0_O)        0.045     0.850 r  mb_block_i/GameIP_0/inst/vga/vga_to_hdmi_i_10/O
                         net (fo=1, routed)           0.238     1.088    mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/srldly_0/data_i[14]
    SLICE_X8Y59          SRL16E                                       r  mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/srldly_0/srl[39].srl16_i/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    mb_block_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  mb_block_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.876    mb_block_i/clk_wiz_1/inst/clk_in1_microblaze_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.269 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.735    mb_block_i/clk_wiz_1/inst/clk_out1_microblaze_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2937, routed)        0.817    -0.890    mb_block_i/GameIP_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -2.265 r  mb_block_i/GameIP_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.735    mb_block_i/GameIP_0/inst/clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  mb_block_i/GameIP_0/inst/clk_wiz/inst/clkout1_buf/O
                         net (fo=146, routed)         0.832    -0.874    mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/srldly_0/pix_clk
    SLICE_X8Y59          SRL16E                                       r  mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/srldly_0/srl[39].srl16_i/CLK





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_out1_microblaze_clk_wiz_1_1_1

Max Delay            36 Endpoints
Min Delay            36 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            mb_block_i/rst_clk_wiz_1_100M/U0/EXT_LPF/lpf_int_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_microblaze_clk_wiz_1_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.395ns  (logic 0.124ns (2.821%)  route 4.271ns (97.179%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV                   0.000     0.000 f  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/LOCKED
                         net (fo=1, routed)           4.271     4.271    mb_block_i/rst_clk_wiz_1_100M/U0/EXT_LPF/dcm_locked
    SLICE_X51Y57         LUT4 (Prop_lut4_I0_O)        0.124     4.395 r  mb_block_i/rst_clk_wiz_1_100M/U0/EXT_LPF/lpf_int0/O
                         net (fo=1, routed)           0.000     4.395    mb_block_i/rst_clk_wiz_1_100M/U0/EXT_LPF/lpf_int0__0
    SLICE_X51Y57         FDRE                                         r  mb_block_i/rst_clk_wiz_1_100M/U0/EXT_LPF/lpf_int_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_microblaze_clk_wiz_1_1_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    mb_block_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370     1.370 r  mb_block_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.532    mb_block_i/clk_wiz_1/inst/clk_in1_microblaze_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.689 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.102    mb_block_i/clk_wiz_1/inst/clk_out1_microblaze_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.011 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2937, routed)        1.441    -1.571    mb_block_i/rst_clk_wiz_1_100M/U0/EXT_LPF/slowest_sync_clk
    SLICE_X51Y57         FDRE                                         r  mb_block_i/rst_clk_wiz_1_100M/U0/EXT_LPF/lpf_int_reg/C

Slack:                    inf
  Source:                 mb_block_i/GameIP_0/inst/HDMI_Controller_Instance/axi_write_data_reg[23]/G
                            (positive level-sensitive latch)
  Destination:            mb_block_i/GameIP_0/inst/HDMI_Controller_Instance/BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIADI[23]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_microblaze_clk_wiz_1_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.210ns  (logic 0.559ns (25.292%)  route 1.651ns (74.708%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y63         LDCE                         0.000     0.000 r  mb_block_i/GameIP_0/inst/HDMI_Controller_Instance/axi_write_data_reg[23]/G
    SLICE_X28Y63         LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  mb_block_i/GameIP_0/inst/HDMI_Controller_Instance/axi_write_data_reg[23]/Q
                         net (fo=9, routed)           1.651     2.210    mb_block_i/GameIP_0/inst/HDMI_Controller_Instance/BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/dina[23]
    RAMB36_X0Y12         RAMB36E1                                     r  mb_block_i/GameIP_0/inst/HDMI_Controller_Instance/BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIADI[23]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_microblaze_clk_wiz_1_1_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    mb_block_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370     1.370 r  mb_block_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.532    mb_block_i/clk_wiz_1/inst/clk_in1_microblaze_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.689 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.102    mb_block_i/clk_wiz_1/inst/clk_out1_microblaze_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.011 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2937, routed)        1.471    -1.540    mb_block_i/GameIP_0/inst/HDMI_Controller_Instance/BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y12         RAMB36E1                                     r  mb_block_i/GameIP_0/inst/HDMI_Controller_Instance/BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK

Slack:                    inf
  Source:                 mb_block_i/GameIP_0/inst/color_instance/button_press_reg/G
                            (positive level-sensitive latch)
  Destination:            mb_block_i/GameIP_0/inst/game/FSM_sequential_state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_microblaze_clk_wiz_1_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.897ns  (logic 0.749ns (39.483%)  route 1.148ns (60.517%))
  Logic Levels:           2  (LDCE=1 LUT4=1)
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y58          LDCE                         0.000     0.000 r  mb_block_i/GameIP_0/inst/color_instance/button_press_reg/G
    SLICE_X8Y58          LDCE (EnToQ_ldce_G_Q)        0.625     0.625 r  mb_block_i/GameIP_0/inst/color_instance/button_press_reg/Q
                         net (fo=4, routed)           1.148     1.773    mb_block_i/GameIP_0/inst/game/button_press
    SLICE_X12Y60         LUT4 (Prop_lut4_I2_O)        0.124     1.897 r  mb_block_i/GameIP_0/inst/game/FSM_sequential_state[1]_i_1/O
                         net (fo=1, routed)           0.000     1.897    mb_block_i/GameIP_0/inst/game/FSM_sequential_state[1]_i_1_n_0
    SLICE_X12Y60         FDRE                                         r  mb_block_i/GameIP_0/inst/game/FSM_sequential_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_microblaze_clk_wiz_1_1_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    mb_block_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370     1.370 r  mb_block_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.532    mb_block_i/clk_wiz_1/inst/clk_in1_microblaze_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.689 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.102    mb_block_i/clk_wiz_1/inst/clk_out1_microblaze_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.011 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2937, routed)        1.438    -1.574    mb_block_i/GameIP_0/inst/game/axi_aclk
    SLICE_X12Y60         FDRE                                         r  mb_block_i/GameIP_0/inst/game/FSM_sequential_state_reg[1]/C

Slack:                    inf
  Source:                 mb_block_i/GameIP_0/inst/color_instance/button_press_reg/G
                            (positive level-sensitive latch)
  Destination:            mb_block_i/GameIP_0/inst/game/FSM_sequential_state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_microblaze_clk_wiz_1_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.893ns  (logic 0.749ns (39.566%)  route 1.144ns (60.434%))
  Logic Levels:           2  (LDCE=1 LUT6=1)
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y58          LDCE                         0.000     0.000 r  mb_block_i/GameIP_0/inst/color_instance/button_press_reg/G
    SLICE_X8Y58          LDCE (EnToQ_ldce_G_Q)        0.625     0.625 f  mb_block_i/GameIP_0/inst/color_instance/button_press_reg/Q
                         net (fo=4, routed)           1.144     1.769    mb_block_i/GameIP_0/inst/game/button_press
    SLICE_X13Y60         LUT6 (Prop_lut6_I2_O)        0.124     1.893 r  mb_block_i/GameIP_0/inst/game/FSM_sequential_state[0]_i_1/O
                         net (fo=1, routed)           0.000     1.893    mb_block_i/GameIP_0/inst/game/FSM_sequential_state[0]_i_1_n_0
    SLICE_X13Y60         FDRE                                         r  mb_block_i/GameIP_0/inst/game/FSM_sequential_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_microblaze_clk_wiz_1_1_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    mb_block_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370     1.370 r  mb_block_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.532    mb_block_i/clk_wiz_1/inst/clk_in1_microblaze_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.689 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.102    mb_block_i/clk_wiz_1/inst/clk_out1_microblaze_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.011 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2937, routed)        1.438    -1.574    mb_block_i/GameIP_0/inst/game/axi_aclk
    SLICE_X13Y60         FDRE                                         r  mb_block_i/GameIP_0/inst/game/FSM_sequential_state_reg[0]/C

Slack:                    inf
  Source:                 mb_block_i/GameIP_0/inst/HDMI_Controller_Instance/axi_write_data_reg[14]/G
                            (positive level-sensitive latch)
  Destination:            mb_block_i/GameIP_0/inst/HDMI_Controller_Instance/BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIADI[14]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_microblaze_clk_wiz_1_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.831ns  (logic 0.625ns (34.142%)  route 1.206ns (65.858%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y62         LDCE                         0.000     0.000 r  mb_block_i/GameIP_0/inst/HDMI_Controller_Instance/axi_write_data_reg[14]/G
    SLICE_X10Y62         LDCE (EnToQ_ldce_G_Q)        0.625     0.625 r  mb_block_i/GameIP_0/inst/HDMI_Controller_Instance/axi_write_data_reg[14]/Q
                         net (fo=9, routed)           1.206     1.831    mb_block_i/GameIP_0/inst/HDMI_Controller_Instance/BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/dina[14]
    RAMB36_X0Y12         RAMB36E1                                     r  mb_block_i/GameIP_0/inst/HDMI_Controller_Instance/BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIADI[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_microblaze_clk_wiz_1_1_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    mb_block_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370     1.370 r  mb_block_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.532    mb_block_i/clk_wiz_1/inst/clk_in1_microblaze_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.689 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.102    mb_block_i/clk_wiz_1/inst/clk_out1_microblaze_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.011 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2937, routed)        1.471    -1.540    mb_block_i/GameIP_0/inst/HDMI_Controller_Instance/BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y12         RAMB36E1                                     r  mb_block_i/GameIP_0/inst/HDMI_Controller_Instance/BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK

Slack:                    inf
  Source:                 mb_block_i/GameIP_0/inst/HDMI_Controller_Instance/axi_write_data_reg[15]/G
                            (positive level-sensitive latch)
  Destination:            mb_block_i/GameIP_0/inst/HDMI_Controller_Instance/BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIADI[15]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_microblaze_clk_wiz_1_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.780ns  (logic 0.625ns (35.110%)  route 1.155ns (64.890%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y64         LDCE                         0.000     0.000 r  mb_block_i/GameIP_0/inst/HDMI_Controller_Instance/axi_write_data_reg[15]/G
    SLICE_X12Y64         LDCE (EnToQ_ldce_G_Q)        0.625     0.625 r  mb_block_i/GameIP_0/inst/HDMI_Controller_Instance/axi_write_data_reg[15]/Q
                         net (fo=9, routed)           1.155     1.780    mb_block_i/GameIP_0/inst/HDMI_Controller_Instance/BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/dina[15]
    RAMB36_X0Y12         RAMB36E1                                     r  mb_block_i/GameIP_0/inst/HDMI_Controller_Instance/BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIADI[15]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_microblaze_clk_wiz_1_1_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    mb_block_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370     1.370 r  mb_block_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.532    mb_block_i/clk_wiz_1/inst/clk_in1_microblaze_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.689 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.102    mb_block_i/clk_wiz_1/inst/clk_out1_microblaze_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.011 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2937, routed)        1.471    -1.540    mb_block_i/GameIP_0/inst/HDMI_Controller_Instance/BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y12         RAMB36E1                                     r  mb_block_i/GameIP_0/inst/HDMI_Controller_Instance/BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK

Slack:                    inf
  Source:                 mb_block_i/GameIP_0/inst/HDMI_Controller_Instance/axi_write_data_reg[22]/G
                            (positive level-sensitive latch)
  Destination:            mb_block_i/GameIP_0/inst/HDMI_Controller_Instance/BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIADI[22]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_microblaze_clk_wiz_1_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.571ns  (logic 0.625ns (39.790%)  route 0.946ns (60.210%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y56         LDCE                         0.000     0.000 r  mb_block_i/GameIP_0/inst/HDMI_Controller_Instance/axi_write_data_reg[22]/G
    SLICE_X12Y56         LDCE (EnToQ_ldce_G_Q)        0.625     0.625 r  mb_block_i/GameIP_0/inst/HDMI_Controller_Instance/axi_write_data_reg[22]/Q
                         net (fo=9, routed)           0.946     1.571    mb_block_i/GameIP_0/inst/HDMI_Controller_Instance/BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/dina[22]
    RAMB36_X0Y12         RAMB36E1                                     r  mb_block_i/GameIP_0/inst/HDMI_Controller_Instance/BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIADI[22]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_microblaze_clk_wiz_1_1_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    mb_block_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370     1.370 r  mb_block_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.532    mb_block_i/clk_wiz_1/inst/clk_in1_microblaze_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.689 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.102    mb_block_i/clk_wiz_1/inst/clk_out1_microblaze_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.011 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2937, routed)        1.471    -1.540    mb_block_i/GameIP_0/inst/HDMI_Controller_Instance/BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y12         RAMB36E1                                     r  mb_block_i/GameIP_0/inst/HDMI_Controller_Instance/BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK

Slack:                    inf
  Source:                 usb_spi_miso
                            (input port)
  Destination:            mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/IO1_I_REG/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_microblaze_clk_wiz_1_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.455ns  (logic 1.455ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.479ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.479ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U12                                               0.000     0.000 r  usb_spi_miso (IN)
                         net (fo=0)                   0.000     0.000    usb_spi_miso
    U12                  IBUF (Prop_ibuf_I_O)         1.455     1.455 r  usb_spi_miso_IBUF_inst/O
                         net (fo=1, routed)           0.000     1.455    mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/io1_i
    ILOGIC_X0Y8          FDRE                                         r  mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/IO1_I_REG/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_microblaze_clk_wiz_1_1_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    mb_block_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370     1.370 r  mb_block_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.532    mb_block_i/clk_wiz_1/inst/clk_in1_microblaze_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.689 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.102    mb_block_i/clk_wiz_1/inst/clk_out1_microblaze_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.011 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2937, routed)        1.533    -1.479    mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/ext_spi_clk
    ILOGIC_X0Y8          FDRE                                         r  mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/IO1_I_REG/C

Slack:                    inf
  Source:                 mb_block_i/GameIP_0/inst/HDMI_Controller_Instance/axi_write_data_reg[24]/G
                            (positive level-sensitive latch)
  Destination:            mb_block_i/GameIP_0/inst/HDMI_Controller_Instance/BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIADI[24]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_microblaze_clk_wiz_1_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.400ns  (logic 0.559ns (39.916%)  route 0.841ns (60.084%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y65         LDCE                         0.000     0.000 r  mb_block_i/GameIP_0/inst/HDMI_Controller_Instance/axi_write_data_reg[24]/G
    SLICE_X15Y65         LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  mb_block_i/GameIP_0/inst/HDMI_Controller_Instance/axi_write_data_reg[24]/Q
                         net (fo=9, routed)           0.841     1.400    mb_block_i/GameIP_0/inst/HDMI_Controller_Instance/BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/dina[24]
    RAMB36_X0Y12         RAMB36E1                                     r  mb_block_i/GameIP_0/inst/HDMI_Controller_Instance/BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIADI[24]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_microblaze_clk_wiz_1_1_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    mb_block_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370     1.370 r  mb_block_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.532    mb_block_i/clk_wiz_1/inst/clk_in1_microblaze_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.689 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.102    mb_block_i/clk_wiz_1/inst/clk_out1_microblaze_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.011 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2937, routed)        1.471    -1.540    mb_block_i/GameIP_0/inst/HDMI_Controller_Instance/BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y12         RAMB36E1                                     r  mb_block_i/GameIP_0/inst/HDMI_Controller_Instance/BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK

Slack:                    inf
  Source:                 mb_block_i/GameIP_0/inst/HDMI_Controller_Instance/axi_write_data_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            mb_block_i/GameIP_0/inst/HDMI_Controller_Instance/BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIADI[1]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_microblaze_clk_wiz_1_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.367ns  (logic 0.625ns (45.722%)  route 0.742ns (54.278%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y62         LDCE                         0.000     0.000 r  mb_block_i/GameIP_0/inst/HDMI_Controller_Instance/axi_write_data_reg[1]/G
    SLICE_X12Y62         LDCE (EnToQ_ldce_G_Q)        0.625     0.625 r  mb_block_i/GameIP_0/inst/HDMI_Controller_Instance/axi_write_data_reg[1]/Q
                         net (fo=9, routed)           0.742     1.367    mb_block_i/GameIP_0/inst/HDMI_Controller_Instance/BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/dina[1]
    RAMB36_X0Y12         RAMB36E1                                     r  mb_block_i/GameIP_0/inst/HDMI_Controller_Instance/BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIADI[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_microblaze_clk_wiz_1_1_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    mb_block_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370     1.370 r  mb_block_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.532    mb_block_i/clk_wiz_1/inst/clk_in1_microblaze_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.689 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.102    mb_block_i/clk_wiz_1/inst/clk_out1_microblaze_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.011 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2937, routed)        1.471    -1.540    mb_block_i/GameIP_0/inst/HDMI_Controller_Instance/BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y12         RAMB36E1                                     r  mb_block_i/GameIP_0/inst/HDMI_Controller_Instance/BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 usb_spi_miso
                            (input port)
  Destination:            mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/IO1_I_REG/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_microblaze_clk_wiz_1_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.223ns  (logic 0.223ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.848ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.848ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U12                                               0.000     0.000 r  usb_spi_miso (IN)
                         net (fo=0)                   0.000     0.000    usb_spi_miso
    U12                  IBUF (Prop_ibuf_I_O)         0.223     0.223 r  usb_spi_miso_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.223    mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/io1_i
    ILOGIC_X0Y8          FDRE                                         r  mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/IO1_I_REG/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_microblaze_clk_wiz_1_1_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    mb_block_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  mb_block_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.876    mb_block_i/clk_wiz_1/inst/clk_in1_microblaze_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.269 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.735    mb_block_i/clk_wiz_1/inst/clk_out1_microblaze_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2937, routed)        0.859    -0.848    mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/ext_spi_clk
    ILOGIC_X0Y8          FDRE                                         r  mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/IO1_I_REG/C

Slack:                    inf
  Source:                 mb_block_i/GameIP_0/inst/HDMI_Controller_Instance/axi_write_data_reg[16]/G
                            (positive level-sensitive latch)
  Destination:            mb_block_i/GameIP_0/inst/HDMI_Controller_Instance/BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIADI[16]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_microblaze_clk_wiz_1_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.280ns  (logic 0.158ns (56.392%)  route 0.122ns (43.608%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y60          LDCE                         0.000     0.000 r  mb_block_i/GameIP_0/inst/HDMI_Controller_Instance/axi_write_data_reg[16]/G
    SLICE_X9Y60          LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  mb_block_i/GameIP_0/inst/HDMI_Controller_Instance/axi_write_data_reg[16]/Q
                         net (fo=9, routed)           0.122     0.280    mb_block_i/GameIP_0/inst/HDMI_Controller_Instance/BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/dina[16]
    RAMB36_X0Y12         RAMB36E1                                     r  mb_block_i/GameIP_0/inst/HDMI_Controller_Instance/BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIADI[16]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_microblaze_clk_wiz_1_1_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    mb_block_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  mb_block_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.876    mb_block_i/clk_wiz_1/inst/clk_in1_microblaze_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.269 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.735    mb_block_i/clk_wiz_1/inst/clk_out1_microblaze_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2937, routed)        0.871    -0.835    mb_block_i/GameIP_0/inst/HDMI_Controller_Instance/BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y12         RAMB36E1                                     r  mb_block_i/GameIP_0/inst/HDMI_Controller_Instance/BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK

Slack:                    inf
  Source:                 mb_block_i/GameIP_0/inst/HDMI_Controller_Instance/axi_write_data_reg[25]/G
                            (positive level-sensitive latch)
  Destination:            mb_block_i/GameIP_0/inst/HDMI_Controller_Instance/BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIADI[25]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_microblaze_clk_wiz_1_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.285ns  (logic 0.178ns (62.497%)  route 0.107ns (37.503%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y64          LDCE                         0.000     0.000 r  mb_block_i/GameIP_0/inst/HDMI_Controller_Instance/axi_write_data_reg[25]/G
    SLICE_X8Y64          LDCE (EnToQ_ldce_G_Q)        0.178     0.178 r  mb_block_i/GameIP_0/inst/HDMI_Controller_Instance/axi_write_data_reg[25]/Q
                         net (fo=1, routed)           0.107     0.285    mb_block_i/GameIP_0/inst/HDMI_Controller_Instance/BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/dina[25]
    RAMB36_X0Y12         RAMB36E1                                     r  mb_block_i/GameIP_0/inst/HDMI_Controller_Instance/BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIADI[25]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_microblaze_clk_wiz_1_1_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    mb_block_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  mb_block_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.876    mb_block_i/clk_wiz_1/inst/clk_in1_microblaze_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.269 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.735    mb_block_i/clk_wiz_1/inst/clk_out1_microblaze_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2937, routed)        0.871    -0.835    mb_block_i/GameIP_0/inst/HDMI_Controller_Instance/BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y12         RAMB36E1                                     r  mb_block_i/GameIP_0/inst/HDMI_Controller_Instance/BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK

Slack:                    inf
  Source:                 mb_block_i/GameIP_0/inst/HDMI_Controller_Instance/axi_write_data_reg[31]/G
                            (positive level-sensitive latch)
  Destination:            mb_block_i/GameIP_0/inst/HDMI_Controller_Instance/BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIADI[31]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_microblaze_clk_wiz_1_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.286ns  (logic 0.178ns (62.278%)  route 0.108ns (37.722%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y64          LDCE                         0.000     0.000 r  mb_block_i/GameIP_0/inst/HDMI_Controller_Instance/axi_write_data_reg[31]/G
    SLICE_X8Y64          LDCE (EnToQ_ldce_G_Q)        0.178     0.178 r  mb_block_i/GameIP_0/inst/HDMI_Controller_Instance/axi_write_data_reg[31]/Q
                         net (fo=1, routed)           0.108     0.286    mb_block_i/GameIP_0/inst/HDMI_Controller_Instance/BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/dina[31]
    RAMB36_X0Y12         RAMB36E1                                     r  mb_block_i/GameIP_0/inst/HDMI_Controller_Instance/BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIADI[31]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_microblaze_clk_wiz_1_1_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    mb_block_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  mb_block_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.876    mb_block_i/clk_wiz_1/inst/clk_in1_microblaze_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.269 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.735    mb_block_i/clk_wiz_1/inst/clk_out1_microblaze_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2937, routed)        0.871    -0.835    mb_block_i/GameIP_0/inst/HDMI_Controller_Instance/BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y12         RAMB36E1                                     r  mb_block_i/GameIP_0/inst/HDMI_Controller_Instance/BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK

Slack:                    inf
  Source:                 mb_block_i/GameIP_0/inst/HDMI_Controller_Instance/axi_write_data_reg[30]/G
                            (positive level-sensitive latch)
  Destination:            mb_block_i/GameIP_0/inst/HDMI_Controller_Instance/BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIADI[30]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_microblaze_clk_wiz_1_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.339ns  (logic 0.158ns (46.615%)  route 0.181ns (53.385%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y62         LDCE                         0.000     0.000 r  mb_block_i/GameIP_0/inst/HDMI_Controller_Instance/axi_write_data_reg[30]/G
    SLICE_X11Y62         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  mb_block_i/GameIP_0/inst/HDMI_Controller_Instance/axi_write_data_reg[30]/Q
                         net (fo=1, routed)           0.181     0.339    mb_block_i/GameIP_0/inst/HDMI_Controller_Instance/BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/dina[30]
    RAMB36_X0Y12         RAMB36E1                                     r  mb_block_i/GameIP_0/inst/HDMI_Controller_Instance/BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIADI[30]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_microblaze_clk_wiz_1_1_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    mb_block_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  mb_block_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.876    mb_block_i/clk_wiz_1/inst/clk_in1_microblaze_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.269 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.735    mb_block_i/clk_wiz_1/inst/clk_out1_microblaze_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2937, routed)        0.871    -0.835    mb_block_i/GameIP_0/inst/HDMI_Controller_Instance/BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y12         RAMB36E1                                     r  mb_block_i/GameIP_0/inst/HDMI_Controller_Instance/BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK

Slack:                    inf
  Source:                 mb_block_i/GameIP_0/inst/HDMI_Controller_Instance/axi_write_data_reg[17]/G
                            (positive level-sensitive latch)
  Destination:            mb_block_i/GameIP_0/inst/HDMI_Controller_Instance/BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIADI[17]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_microblaze_clk_wiz_1_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.341ns  (logic 0.158ns (46.379%)  route 0.183ns (53.621%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y62         LDCE                         0.000     0.000 r  mb_block_i/GameIP_0/inst/HDMI_Controller_Instance/axi_write_data_reg[17]/G
    SLICE_X11Y62         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  mb_block_i/GameIP_0/inst/HDMI_Controller_Instance/axi_write_data_reg[17]/Q
                         net (fo=9, routed)           0.183     0.341    mb_block_i/GameIP_0/inst/HDMI_Controller_Instance/BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/dina[17]
    RAMB36_X0Y12         RAMB36E1                                     r  mb_block_i/GameIP_0/inst/HDMI_Controller_Instance/BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIADI[17]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_microblaze_clk_wiz_1_1_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    mb_block_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  mb_block_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.876    mb_block_i/clk_wiz_1/inst/clk_in1_microblaze_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.269 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.735    mb_block_i/clk_wiz_1/inst/clk_out1_microblaze_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2937, routed)        0.871    -0.835    mb_block_i/GameIP_0/inst/HDMI_Controller_Instance/BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y12         RAMB36E1                                     r  mb_block_i/GameIP_0/inst/HDMI_Controller_Instance/BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK

Slack:                    inf
  Source:                 mb_block_i/GameIP_0/inst/HDMI_Controller_Instance/axi_write_data_reg[26]/G
                            (positive level-sensitive latch)
  Destination:            mb_block_i/GameIP_0/inst/HDMI_Controller_Instance/BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIADI[26]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_microblaze_clk_wiz_1_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.345ns  (logic 0.178ns (51.663%)  route 0.167ns (48.337%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y62         LDCE                         0.000     0.000 r  mb_block_i/GameIP_0/inst/HDMI_Controller_Instance/axi_write_data_reg[26]/G
    SLICE_X10Y62         LDCE (EnToQ_ldce_G_Q)        0.178     0.178 r  mb_block_i/GameIP_0/inst/HDMI_Controller_Instance/axi_write_data_reg[26]/Q
                         net (fo=1, routed)           0.167     0.345    mb_block_i/GameIP_0/inst/HDMI_Controller_Instance/BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/dina[26]
    RAMB36_X0Y12         RAMB36E1                                     r  mb_block_i/GameIP_0/inst/HDMI_Controller_Instance/BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIADI[26]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_microblaze_clk_wiz_1_1_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    mb_block_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  mb_block_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.876    mb_block_i/clk_wiz_1/inst/clk_in1_microblaze_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.269 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.735    mb_block_i/clk_wiz_1/inst/clk_out1_microblaze_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2937, routed)        0.871    -0.835    mb_block_i/GameIP_0/inst/HDMI_Controller_Instance/BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y12         RAMB36E1                                     r  mb_block_i/GameIP_0/inst/HDMI_Controller_Instance/BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK

Slack:                    inf
  Source:                 mb_block_i/GameIP_0/inst/HDMI_Controller_Instance/axi_write_data_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            mb_block_i/GameIP_0/inst/HDMI_Controller_Instance/BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIADI[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_microblaze_clk_wiz_1_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.376ns  (logic 0.178ns (47.368%)  route 0.198ns (52.632%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y61          LDCE                         0.000     0.000 r  mb_block_i/GameIP_0/inst/HDMI_Controller_Instance/axi_write_data_reg[0]/G
    SLICE_X8Y61          LDCE (EnToQ_ldce_G_Q)        0.178     0.178 r  mb_block_i/GameIP_0/inst/HDMI_Controller_Instance/axi_write_data_reg[0]/Q
                         net (fo=1, routed)           0.198     0.376    mb_block_i/GameIP_0/inst/HDMI_Controller_Instance/BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/dina[0]
    RAMB36_X0Y12         RAMB36E1                                     r  mb_block_i/GameIP_0/inst/HDMI_Controller_Instance/BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIADI[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_microblaze_clk_wiz_1_1_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    mb_block_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  mb_block_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.876    mb_block_i/clk_wiz_1/inst/clk_in1_microblaze_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.269 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.735    mb_block_i/clk_wiz_1/inst/clk_out1_microblaze_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2937, routed)        0.871    -0.835    mb_block_i/GameIP_0/inst/HDMI_Controller_Instance/BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y12         RAMB36E1                                     r  mb_block_i/GameIP_0/inst/HDMI_Controller_Instance/BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK

Slack:                    inf
  Source:                 mb_block_i/GameIP_0/inst/HDMI_Controller_Instance/axi_write_data_reg[8]/G
                            (positive level-sensitive latch)
  Destination:            mb_block_i/GameIP_0/inst/HDMI_Controller_Instance/BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIADI[8]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_microblaze_clk_wiz_1_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.378ns  (logic 0.158ns (41.751%)  route 0.220ns (58.249%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y61          LDCE                         0.000     0.000 r  mb_block_i/GameIP_0/inst/HDMI_Controller_Instance/axi_write_data_reg[8]/G
    SLICE_X5Y61          LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  mb_block_i/GameIP_0/inst/HDMI_Controller_Instance/axi_write_data_reg[8]/Q
                         net (fo=9, routed)           0.220     0.378    mb_block_i/GameIP_0/inst/HDMI_Controller_Instance/BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/dina[8]
    RAMB36_X0Y12         RAMB36E1                                     r  mb_block_i/GameIP_0/inst/HDMI_Controller_Instance/BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIADI[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_microblaze_clk_wiz_1_1_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    mb_block_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  mb_block_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.876    mb_block_i/clk_wiz_1/inst/clk_in1_microblaze_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.269 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.735    mb_block_i/clk_wiz_1/inst/clk_out1_microblaze_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2937, routed)        0.871    -0.835    mb_block_i/GameIP_0/inst/HDMI_Controller_Instance/BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y12         RAMB36E1                                     r  mb_block_i/GameIP_0/inst/HDMI_Controller_Instance/BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK

Slack:                    inf
  Source:                 mb_block_i/GameIP_0/inst/HDMI_Controller_Instance/axi_write_data_reg[10]/G
                            (positive level-sensitive latch)
  Destination:            mb_block_i/GameIP_0/inst/HDMI_Controller_Instance/BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIADI[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_microblaze_clk_wiz_1_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.397ns  (logic 0.178ns (44.834%)  route 0.219ns (55.166%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y62         LDCE                         0.000     0.000 r  mb_block_i/GameIP_0/inst/HDMI_Controller_Instance/axi_write_data_reg[10]/G
    SLICE_X12Y62         LDCE (EnToQ_ldce_G_Q)        0.178     0.178 r  mb_block_i/GameIP_0/inst/HDMI_Controller_Instance/axi_write_data_reg[10]/Q
                         net (fo=9, routed)           0.219     0.397    mb_block_i/GameIP_0/inst/HDMI_Controller_Instance/BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/dina[10]
    RAMB36_X0Y12         RAMB36E1                                     r  mb_block_i/GameIP_0/inst/HDMI_Controller_Instance/BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIADI[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_microblaze_clk_wiz_1_1_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    mb_block_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  mb_block_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.876    mb_block_i/clk_wiz_1/inst/clk_in1_microblaze_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.269 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.735    mb_block_i/clk_wiz_1/inst/clk_out1_microblaze_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2937, routed)        0.871    -0.835    mb_block_i/GameIP_0/inst/HDMI_Controller_Instance/BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y12         RAMB36E1                                     r  mb_block_i/GameIP_0/inst/HDMI_Controller_Instance/BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK





