$date
   Tue Dec 23 20:20:37 2025
$end

$version
  2025.1.0
  $dumpfile ("regfile.vcd") 
$end

$timescale
  1ps
$end

$scope module regfile_tb $end
$var reg 1 ! clk $end
$var reg 1 " reset $end
$var reg 5 # rs1_addr [4:0] $end
$var reg 5 $ rs2_addr [4:0] $end
$var reg 5 % rd [4:0] $end
$var reg 32 & write_data [31:0] $end
$var reg 1 ' wr_en $end
$var wire 32 ( rs1_data [31:0] $end
$var wire 32 ) rs2_data [31:0] $end
$scope module regfile_dut $end
$var wire 1 * clk $end
$var wire 1 + reset $end
$var wire 5 , rs1_addr [4:0] $end
$var wire 5 - rs2_addr [4:0] $end
$var wire 5 . rd [4:0] $end
$var wire 32 / write_data [31:0] $end
$var wire 1 0 wr_en $end
$var wire 32 ( rs1_data [31:0] $end
$var wire 32 ) rs2_data [31:0] $end
$upscope $end
$scope task test_write $end
$var reg 5 1 addr [4:0] $end
$var reg 32 2 data [31:0] $end
$upscope $end
$scope task test_read $end
$var reg 5 3 addr [4:0] $end
$var reg 32 4 expected [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end

#0
$dumpvars
0!
1"
b0 #
b0 $
bx %
bx &
0'
b0 (
b0 )
0*
1+
b0 ,
b0 -
bx .
bx /
00
bx 1
bx 2
bx 3
bx 4
$end

#5
1!
1*

#10
0!
0"
0*
0+
b1010 1
b0 2

#15
1!
b1010 %
b0 &
1'
1*
b1010 .
b0 /
10

#20
0!
0*

#25
1!
0'
1*
00
b1 1
b1 2

#30
0!
0*

#35
1!
b1 %
b1 &
1'
1*
b1 .
b1 /
10

#40
0!
0*

#45
1!
0'
1*
00
b10 1
b10000 2

#50
0!
0*

#55
1!
b10 %
b10000 &
1'
1*
b10 .
b10000 /
10

#60
0!
0*

#65
1!
0'
1*
00
b11 1
b100000000 2

#70
0!
0*

#75
1!
b11 %
b100000000 &
1'
1*
b11 .
b100000000 /
10

#80
0!
0*

#85
1!
0'
1*
00
b1 3
b1 4

#90
0!
0*

#95
1!
b1 #
b1 (
1*
b1 ,

#100
0!
0*

#105
1!
1*
b10 3
b10000 4

#110
0!
0*

#115
1!
b10 #
b10000 (
1*
b10 ,

#120
0!
0*

#125
1!
1*
b11 3
b0 4

#130
0!
0*

#135
1!
b11 #
b100000000 (
1*
b11 ,

#140
0!
0*

#145
1!
1*

#150
0!
0*

#155
1!
1*

#160
0!
0*

#165
1!
1*

#170
0!
0*

#175
1!
1*

#180
0!
0*

#185
1!
1*

#190
0!
0*

#195
1!
1*

#200
0!
0*

#205
1!
1*

#210
0!
0*

#215
1!
1*

#220
0!
0*

#225
1!
1*

#230
0!
0*

#235
1!
1*

#240
0!
0*
