{ "Info" "IFLOW_ASSIGNMENT_CHANGED_BASE" "" "Detected changes in Quartus Prime Settings File (.qsf)." { { "Info" "IFLOW_ASSIGNMENT_ADDED" "LOCATION PIN_H13 " "New assignment LOCATION with value PIN_H13 has been added." {  } {  } 0 293029 "New assignment %1!s! with value %2!s! has been added." 0 0 "Design Software" 0 -1 1571934044565 ""}  } {  } 0 293031 "Detected changes in Quartus Prime Settings File (.qsf)." 0 0 "Design Software" 0 -1 1571934044564 ""}
{ "Info" "IFLOW_ASSIGNMENT_CHANGED_BASE" "" "Detected changes in Quartus Prime Settings File (.qsf)." { { "Info" "IFLOW_ASSIGNMENT_ADDED" "LOCATION PIN_H13 " "New assignment LOCATION with value PIN_H13 has been added." {  } {  } 0 293029 "New assignment %1!s! with value %2!s! has been added." 0 0 "Design Software" 0 -1 1571934044607 ""}  } {  } 0 293031 "Detected changes in Quartus Prime Settings File (.qsf)." 0 0 "Design Software" 0 -1 1571934044607 ""}
{ "Info" "IFLOW_ASSIGNMENT_CHANGED_BASE" "" "Detected changes in Quartus Prime Settings File (.qsf)." { { "Info" "IFLOW_ASSIGNMENT_ADDED" "LOCATION PIN_H13 " "New assignment LOCATION with value PIN_H13 has been added." {  } {  } 0 293029 "New assignment %1!s! with value %2!s! has been added." 0 0 "Design Software" 0 -1 1571934044648 ""}  } {  } 0 293031 "Detected changes in Quartus Prime Settings File (.qsf)." 0 0 "Design Software" 0 -1 1571934044648 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1571934045299 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1571934045308 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Oct 24 12:20:45 2019 " "Processing started: Thu Oct 24 12:20:45 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1571934045308 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1571934045308 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Register_File_and_Memory_Lab -c Register_File_and_Memory " "Command: quartus_map --read_settings_files=on --write_settings_files=off Register_File_and_Memory_Lab -c Register_File_and_Memory" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1571934045309 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1571934046144 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/zach/documents/college_bs/ece473_arch_org/ece473_processor/vga_demo_v1.6/vga_components/vram.v 1 1 " "Found 1 design units, including 1 entities, in source file /zach/documents/college_bs/ece473_arch_org/ece473_processor/vga_demo_v1.6/vga_components/vram.v" { { "Info" "ISGN_ENTITY_NAME" "1 vram " "Found entity 1: vram" {  } { { "../VGA_Demo_V1.6/VGA_Components/vram.v" "" { Text "D:/Zach/Documents/College_BS/ECE473_Arch_Org/ECE473_Processor/VGA_Demo_V1.6/VGA_Components/vram.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1571934059701 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1571934059701 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/zach/documents/college_bs/ece473_arch_org/ece473_processor/vga_demo_v1.6/vga_components/vgaclk_0002.v 1 1 " "Found 1 design units, including 1 entities, in source file /zach/documents/college_bs/ece473_arch_org/ece473_processor/vga_demo_v1.6/vga_components/vgaclk_0002.v" { { "Info" "ISGN_ENTITY_NAME" "1 vgaclk_0002 " "Found entity 1: vgaclk_0002" {  } { { "../VGA_Demo_V1.6/VGA_Components/vgaclk_0002.v" "" { Text "D:/Zach/Documents/College_BS/ECE473_Arch_Org/ECE473_Processor/VGA_Demo_V1.6/VGA_Components/vgaclk_0002.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1571934059704 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1571934059704 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/zach/documents/college_bs/ece473_arch_org/ece473_processor/vga_demo_v1.6/vga_components/vgaclk.v 1 1 " "Found 1 design units, including 1 entities, in source file /zach/documents/college_bs/ece473_arch_org/ece473_processor/vga_demo_v1.6/vga_components/vgaclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 vgaclk " "Found entity 1: vgaclk" {  } { { "../VGA_Demo_V1.6/VGA_Components/vgaclk.v" "" { Text "D:/Zach/Documents/College_BS/ECE473_Arch_Org/ECE473_Processor/VGA_Demo_V1.6/VGA_Components/vgaclk.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1571934059706 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1571934059706 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "vga_control.v(44) " "Verilog HDL information at vga_control.v(44): always construct contains both blocking and non-blocking assignments" {  } { { "../VGA_Demo_V1.6/VGA_Components/vga_control.v" "" { Text "D:/Zach/Documents/College_BS/ECE473_Arch_Org/ECE473_Processor/VGA_Demo_V1.6/VGA_Components/vga_control.v" 44 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1571934059709 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/zach/documents/college_bs/ece473_arch_org/ece473_processor/vga_demo_v1.6/vga_components/vga_control.v 1 1 " "Found 1 design units, including 1 entities, in source file /zach/documents/college_bs/ece473_arch_org/ece473_processor/vga_demo_v1.6/vga_components/vga_control.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_control " "Found entity 1: vga_control" {  } { { "../VGA_Demo_V1.6/VGA_Components/vga_control.v" "" { Text "D:/Zach/Documents/College_BS/ECE473_Arch_Org/ECE473_Processor/VGA_Demo_V1.6/VGA_Components/vga_control.v" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1571934059710 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1571934059710 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/zach/documents/college_bs/ece473_arch_org/ece473_processor/vga_demo_v1.6/vga_components/vga_block.bdf 1 1 " "Found 1 design units, including 1 entities, in source file /zach/documents/college_bs/ece473_arch_org/ece473_processor/vga_demo_v1.6/vga_components/vga_block.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 VGA_BLOCK " "Found entity 1: VGA_BLOCK" {  } { { "../VGA_Demo_V1.6/VGA_Components/VGA_BLOCK.bdf" "" { Schematic "D:/Zach/Documents/College_BS/ECE473_Arch_Org/ECE473_Processor/VGA_Demo_V1.6/VGA_Components/VGA_BLOCK.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1571934059711 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1571934059711 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/zach/documents/college_bs/ece473_arch_org/ece473_processor/vga_demo_v1.6/vga_components/color_encoder.v 1 1 " "Found 1 design units, including 1 entities, in source file /zach/documents/college_bs/ece473_arch_org/ece473_processor/vga_demo_v1.6/vga_components/color_encoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 color_encoder " "Found entity 1: color_encoder" {  } { { "../VGA_Demo_V1.6/VGA_Components/color_encoder.v" "" { Text "D:/Zach/Documents/College_BS/ECE473_Arch_Org/ECE473_Processor/VGA_Demo_V1.6/VGA_Components/color_encoder.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1571934059720 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1571934059720 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "char_engine.v(170) " "Verilog HDL information at char_engine.v(170): always construct contains both blocking and non-blocking assignments" {  } { { "../VGA_Demo_V1.6/VGA_Components/char_engine.v" "" { Text "D:/Zach/Documents/College_BS/ECE473_Arch_Org/ECE473_Processor/VGA_Demo_V1.6/VGA_Components/char_engine.v" 170 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1571934059725 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "char_engine.v(204) " "Verilog HDL information at char_engine.v(204): always construct contains both blocking and non-blocking assignments" {  } { { "../VGA_Demo_V1.6/VGA_Components/char_engine.v" "" { Text "D:/Zach/Documents/College_BS/ECE473_Arch_Org/ECE473_Processor/VGA_Demo_V1.6/VGA_Components/char_engine.v" 204 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1571934059725 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/zach/documents/college_bs/ece473_arch_org/ece473_processor/vga_demo_v1.6/vga_components/char_engine.v 1 1 " "Found 1 design units, including 1 entities, in source file /zach/documents/college_bs/ece473_arch_org/ece473_processor/vga_demo_v1.6/vga_components/char_engine.v" { { "Info" "ISGN_ENTITY_NAME" "1 char_engine " "Found entity 1: char_engine" {  } { { "../VGA_Demo_V1.6/VGA_Components/char_engine.v" "" { Text "D:/Zach/Documents/College_BS/ECE473_Arch_Org/ECE473_Processor/VGA_Demo_V1.6/VGA_Components/char_engine.v" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1571934059728 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1571934059728 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pc_register.v 1 1 " "Found 1 design units, including 1 entities, in source file pc_register.v" { { "Info" "ISGN_ENTITY_NAME" "1 PC_register " "Found entity 1: PC_register" {  } { { "PC_register.v" "" { Text "D:/Zach/Documents/College_BS/ECE473_Arch_Org/ECE473_Processor/Pipeline_registers/PC_register.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1571934059732 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1571934059732 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register_file_and_memory.bdf 1 1 " "Found 1 design units, including 1 entities, in source file register_file_and_memory.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Register_File_and_Memory " "Found entity 1: Register_File_and_Memory" {  } { { "Register_File_and_Memory.bdf" "" { Schematic "D:/Zach/Documents/College_BS/ECE473_Arch_Org/ECE473_Processor/Pipeline_registers/Register_File_and_Memory.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1571934059734 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1571934059734 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "instruction_memory.v 1 1 " "Found 1 design units, including 1 entities, in source file instruction_memory.v" { { "Info" "ISGN_ENTITY_NAME" "1 instruction_memory " "Found entity 1: instruction_memory" {  } { { "instruction_memory.v" "" { Text "D:/Zach/Documents/College_BS/ECE473_Arch_Org/ECE473_Processor/Pipeline_registers/instruction_memory.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1571934059737 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1571934059737 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "data_memory.v 1 1 " "Found 1 design units, including 1 entities, in source file data_memory.v" { { "Info" "ISGN_ENTITY_NAME" "1 data_memory " "Found entity 1: data_memory" {  } { { "data_memory.v" "" { Text "D:/Zach/Documents/College_BS/ECE473_Arch_Org/ECE473_Processor/Pipeline_registers/data_memory.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1571934059740 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1571934059740 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register_file.v 1 1 " "Found 1 design units, including 1 entities, in source file register_file.v" { { "Info" "ISGN_ENTITY_NAME" "1 Register_File " "Found entity 1: Register_File" {  } { { "Register_File.v" "" { Text "D:/Zach/Documents/College_BS/ECE473_Arch_Org/ECE473_Processor/Pipeline_registers/Register_File.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1571934059743 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1571934059743 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register.v 1 1 " "Found 1 design units, including 1 entities, in source file register.v" { { "Info" "ISGN_ENTITY_NAME" "1 register " "Found entity 1: register" {  } { { "register.v" "" { Text "D:/Zach/Documents/College_BS/ECE473_Arch_Org/ECE473_Processor/Pipeline_registers/register.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1571934059746 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1571934059746 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "three_register.v 1 1 " "Found 1 design units, including 1 entities, in source file three_register.v" { { "Info" "ISGN_ENTITY_NAME" "1 three_register " "Found entity 1: three_register" {  } { { "three_register.v" "" { Text "D:/Zach/Documents/College_BS/ECE473_Arch_Org/ECE473_Processor/Pipeline_registers/three_register.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1571934059749 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1571934059749 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "two_mux.v 1 1 " "Found 1 design units, including 1 entities, in source file two_mux.v" { { "Info" "ISGN_ENTITY_NAME" "1 two_mux " "Found entity 1: two_mux" {  } { { "two_mux.v" "" { Text "D:/Zach/Documents/College_BS/ECE473_Arch_Org/ECE473_Processor/Pipeline_registers/two_mux.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1571934059752 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1571934059752 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu_add.v 1 1 " "Found 1 design units, including 1 entities, in source file alu_add.v" { { "Info" "ISGN_ENTITY_NAME" "1 ALU_add " "Found entity 1: ALU_add" {  } { { "ALU_add.v" "" { Text "D:/Zach/Documents/College_BS/ECE473_Arch_Org/ECE473_Processor/Pipeline_registers/ALU_add.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1571934059754 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1571934059754 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Register_File_and_Memory " "Elaborating entity \"Register_File_and_Memory\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1571934059911 ""}
{ "Error" "EGDFX_NO_SOURCE_FOR_PORT" "gp_reg_05\[31..0\] VGA_BLOCK inst20 " "Port \"gp_reg_05\[31..0\]\" of type VGA_BLOCK of instance \"inst20\" is missing source signal" {  } { { "Register_File_and_Memory.bdf" "" { Schematic "D:/Zach/Documents/College_BS/ECE473_Arch_Org/ECE473_Processor/Pipeline_registers/Register_File_and_Memory.bdf" { { -80 -592 -448 -80 "" "" } { -320 -448 -192 128 "inst20" "" } } } }  } 0 275044 "Port \"%1!s!\" of type %2!s! of instance \"%3!s!\" is missing source signal" 0 0 "Analysis & Synthesis" 0 -1 1571934059921 ""}
{ "Error" "ESGN_TOP_HIER_ELABORATION_FAILURE" "" "Can't elaborate top-level user hierarchy" {  } {  } 0 12153 "Can't elaborate top-level user hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1571934059922 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/Zach/Documents/College_BS/ECE473_Arch_Org/ECE473_Processor/Pipeline_registers/output_files/Register_File_and_Memory.map.smsg " "Generated suppressed messages file D:/Zach/Documents/College_BS/ECE473_Arch_Org/ECE473_Processor/Pipeline_registers/output_files/Register_File_and_Memory.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1571934059967 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 0 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 2 errors, 0 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4782 " "Peak virtual memory: 4782 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1571934060107 ""} { "Error" "EQEXE_END_BANNER_TIME" "Thu Oct 24 12:21:00 2019 " "Processing ended: Thu Oct 24 12:21:00 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1571934060107 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:15 " "Elapsed time: 00:00:15" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1571934060107 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:35 " "Total CPU time (on all processors): 00:00:35" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1571934060107 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1571934060107 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 4 s 0 s " "Quartus Prime Full Compilation was unsuccessful. 4 errors, 0 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1571934060815 ""}
