{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1689790678067 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.0 Build 915 10/25/2022 SC Lite Edition " "Version 22.1std.0 Build 915 10/25/2022 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1689790678068 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jul 19 21:17:57 2023 " "Processing started: Wed Jul 19 21:17:57 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1689790678068 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689790678068 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ipselector -c ipselector " "Command: quartus_map --read_settings_files=on --write_settings_files=off ipselector -c ipselector" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689790678068 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1689790678647 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1689790678647 ""}
{ "Info" "ISGN_START_ELABORATION_QSYS" "ipselector.qsys " "Elaborating Platform Designer system entity \"ipselector.qsys\"" {  } {  } 0 12248 "Elaborating Platform Designer system entity \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689790687308 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.07.19.21:18:11 Progress: Loading ipselector/ipselector.qsys " "2023.07.19.21:18:11 Progress: Loading ipselector/ipselector.qsys" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689790691041 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.07.19.21:18:12 Progress: Reading input file " "2023.07.19.21:18:12 Progress: Reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689790692159 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.07.19.21:18:12 Progress: Adding button \[altera_avalon_pio 22.1\] " "2023.07.19.21:18:12 Progress: Adding button \[altera_avalon_pio 22.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689790692229 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.07.19.21:18:12 Progress: Parameterizing module button " "2023.07.19.21:18:12 Progress: Parameterizing module button" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689790692291 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.07.19.21:18:12 Progress: Adding clk_0 \[clock_source 22.1\] " "2023.07.19.21:18:12 Progress: Adding clk_0 \[clock_source 22.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689790692294 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.07.19.21:18:12 Progress: Parameterizing module clk_0 " "2023.07.19.21:18:12 Progress: Parameterizing module clk_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689790692782 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.07.19.21:18:12 Progress: Adding debug \[altera_avalon_jtag_uart 22.1\] " "2023.07.19.21:18:12 Progress: Adding debug \[altera_avalon_jtag_uart 22.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689790692782 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.07.19.21:18:12 Progress: Parameterizing module debug " "2023.07.19.21:18:12 Progress: Parameterizing module debug" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689790692800 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.07.19.21:18:12 Progress: Adding ipselector \[altera_nios2_gen2 22.1\] " "2023.07.19.21:18:12 Progress: Adding ipselector \[altera_nios2_gen2 22.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689790692801 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.07.19.21:18:12 Progress: Parameterizing module ipselector " "2023.07.19.21:18:12 Progress: Parameterizing module ipselector" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689790692990 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.07.19.21:18:12 Progress: Adding nios_top \[nios_top 1.0\] " "2023.07.19.21:18:12 Progress: Adding nios_top \[nios_top 1.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689790692994 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.07.19.21:18:13 Progress: Parameterizing module nios_top " "2023.07.19.21:18:13 Progress: Parameterizing module nios_top" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689790693264 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.07.19.21:18:13 Progress: Adding sdram \[altera_avalon_onchip_memory2 22.1\] " "2023.07.19.21:18:13 Progress: Adding sdram \[altera_avalon_onchip_memory2 22.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689790693265 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.07.19.21:18:13 Progress: Parameterizing module sdram " "2023.07.19.21:18:13 Progress: Parameterizing module sdram" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689790693289 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.07.19.21:18:13 Progress: Adding seg7 \[altera_avalon_pio 22.1\] " "2023.07.19.21:18:13 Progress: Adding seg7 \[altera_avalon_pio 22.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689790693291 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.07.19.21:18:13 Progress: Parameterizing module seg7 " "2023.07.19.21:18:13 Progress: Parameterizing module seg7" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689790693292 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.07.19.21:18:13 Progress: Building connections " "2023.07.19.21:18:13 Progress: Building connections" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689790693293 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.07.19.21:18:13 Progress: Parameterizing connections " "2023.07.19.21:18:13 Progress: Parameterizing connections" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689790693320 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.07.19.21:18:13 Progress: Validating " "2023.07.19.21:18:13 Progress: Validating" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689790693321 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.07.19.21:18:14 Progress: Done reading input file " "2023.07.19.21:18:14 Progress: Done reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689790694648 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Ipselector.button: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation. " "Ipselector.button: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689790696620 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Ipselector.debug: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board " "Ipselector.debug: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689790696621 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Ipselector: Generating ipselector \"ipselector\" for QUARTUS_SYNTH " "Ipselector: Generating ipselector \"ipselector\" for QUARTUS_SYNTH" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689790697287 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Button: Starting RTL generation for module 'ipselector_button' " "Button: Starting RTL generation for module 'ipselector_button'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689790706173 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Button:   Generation command is \[exec C:/intelfpga_lite/22.1std/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/22.1std/quartus/bin64/perl/lib -I C:/intelfpga_lite/22.1std/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/22.1std/quartus/sopc_builder/bin -I C:/intelfpga_lite/22.1std/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/22.1std/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/22.1std/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=ipselector_button --dir=C:/Users/minut/AppData/Local/Temp/alt9557_190565916127796515.dir/0002_button_gen/ --quartus_dir=C:/intelfpga_lite/22.1std/quartus --verilog --config=C:/Users/minut/AppData/Local/Temp/alt9557_190565916127796515.dir/0002_button_gen//ipselector_button_component_configuration.pl  --do_build_sim=0  \] " "Button:   Generation command is \[exec C:/intelfpga_lite/22.1std/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/22.1std/quartus/bin64/perl/lib -I C:/intelfpga_lite/22.1std/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/22.1std/quartus/sopc_builder/bin -I C:/intelfpga_lite/22.1std/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/22.1std/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/22.1std/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=ipselector_button --dir=C:/Users/minut/AppData/Local/Temp/alt9557_190565916127796515.dir/0002_button_gen/ --quartus_dir=C:/intelfpga_lite/22.1std/quartus --verilog --config=C:/Users/minut/AppData/Local/Temp/alt9557_190565916127796515.dir/0002_button_gen//ipselector_button_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689790706173 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Button: Done RTL generation for module 'ipselector_button' " "Button: Done RTL generation for module 'ipselector_button'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689790706399 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Button: \"ipselector\" instantiated altera_avalon_pio \"button\" " "Button: \"ipselector\" instantiated altera_avalon_pio \"button\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689790706404 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Debug: Starting RTL generation for module 'ipselector_debug' " "Debug: Starting RTL generation for module 'ipselector_debug'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689790706410 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Debug:   Generation command is \[exec C:/intelfpga_lite/22.1std/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/22.1std/quartus/bin64/perl/lib -I C:/intelfpga_lite/22.1std/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/22.1std/quartus/sopc_builder/bin -I C:/intelfpga_lite/22.1std/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/22.1std/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- C:/intelfpga_lite/22.1std/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=ipselector_debug --dir=C:/Users/minut/AppData/Local/Temp/alt9557_190565916127796515.dir/0003_debug_gen/ --quartus_dir=C:/intelfpga_lite/22.1std/quartus --verilog --config=C:/Users/minut/AppData/Local/Temp/alt9557_190565916127796515.dir/0003_debug_gen//ipselector_debug_component_configuration.pl  --do_build_sim=0  \] " "Debug:   Generation command is \[exec C:/intelfpga_lite/22.1std/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/22.1std/quartus/bin64/perl/lib -I C:/intelfpga_lite/22.1std/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/22.1std/quartus/sopc_builder/bin -I C:/intelfpga_lite/22.1std/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/22.1std/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- C:/intelfpga_lite/22.1std/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=ipselector_debug --dir=C:/Users/minut/AppData/Local/Temp/alt9557_190565916127796515.dir/0003_debug_gen/ --quartus_dir=C:/intelfpga_lite/22.1std/quartus --verilog --config=C:/Users/minut/AppData/Local/Temp/alt9557_190565916127796515.dir/0003_debug_gen//ipselector_debug_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689790706411 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Debug: Done RTL generation for module 'ipselector_debug' " "Debug: Done RTL generation for module 'ipselector_debug'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689790706725 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Debug: \"ipselector\" instantiated altera_avalon_jtag_uart \"debug\" " "Debug: \"ipselector\" instantiated altera_avalon_jtag_uart \"debug\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689790706744 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Ipselector: \"ipselector\" instantiated altera_nios2_gen2 \"ipselector\" " "Ipselector: \"ipselector\" instantiated altera_nios2_gen2 \"ipselector\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689790708466 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios_top: \"ipselector\" instantiated nios_top \"nios_top\" " "Nios_top: \"ipselector\" instantiated nios_top \"nios_top\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689790708469 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Sdram: Starting RTL generation for module 'ipselector_sdram' " "Sdram: Starting RTL generation for module 'ipselector_sdram'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689790708474 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Sdram:   Generation command is \[exec C:/intelfpga_lite/22.1std/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/22.1std/quartus/bin64/perl/lib -I C:/intelfpga_lite/22.1std/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/22.1std/quartus/sopc_builder/bin -I C:/intelfpga_lite/22.1std/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/22.1std/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/intelfpga_lite/22.1std/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=ipselector_sdram --dir=C:/Users/minut/AppData/Local/Temp/alt9557_190565916127796515.dir/0005_sdram_gen/ --quartus_dir=C:/intelfpga_lite/22.1std/quartus --verilog --config=C:/Users/minut/AppData/Local/Temp/alt9557_190565916127796515.dir/0005_sdram_gen//ipselector_sdram_component_configuration.pl  --do_build_sim=0  \] " "Sdram:   Generation command is \[exec C:/intelfpga_lite/22.1std/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/22.1std/quartus/bin64/perl/lib -I C:/intelfpga_lite/22.1std/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/22.1std/quartus/sopc_builder/bin -I C:/intelfpga_lite/22.1std/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/22.1std/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/intelfpga_lite/22.1std/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=ipselector_sdram --dir=C:/Users/minut/AppData/Local/Temp/alt9557_190565916127796515.dir/0005_sdram_gen/ --quartus_dir=C:/intelfpga_lite/22.1std/quartus --verilog --config=C:/Users/minut/AppData/Local/Temp/alt9557_190565916127796515.dir/0005_sdram_gen//ipselector_sdram_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689790708474 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Sdram: Done RTL generation for module 'ipselector_sdram' " "Sdram: Done RTL generation for module 'ipselector_sdram'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689790708804 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Sdram: \"ipselector\" instantiated altera_avalon_onchip_memory2 \"sdram\" " "Sdram: \"ipselector\" instantiated altera_avalon_onchip_memory2 \"sdram\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689790708820 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Seg7: Starting RTL generation for module 'ipselector_seg7' " "Seg7: Starting RTL generation for module 'ipselector_seg7'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689790708828 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Seg7:   Generation command is \[exec C:/intelfpga_lite/22.1std/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/22.1std/quartus/bin64/perl/lib -I C:/intelfpga_lite/22.1std/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/22.1std/quartus/sopc_builder/bin -I C:/intelfpga_lite/22.1std/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/22.1std/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/22.1std/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=ipselector_seg7 --dir=C:/Users/minut/AppData/Local/Temp/alt9557_190565916127796515.dir/0006_seg7_gen/ --quartus_dir=C:/intelfpga_lite/22.1std/quartus --verilog --config=C:/Users/minut/AppData/Local/Temp/alt9557_190565916127796515.dir/0006_seg7_gen//ipselector_seg7_component_configuration.pl  --do_build_sim=0  \] " "Seg7:   Generation command is \[exec C:/intelfpga_lite/22.1std/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/22.1std/quartus/bin64/perl/lib -I C:/intelfpga_lite/22.1std/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/22.1std/quartus/sopc_builder/bin -I C:/intelfpga_lite/22.1std/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/22.1std/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/22.1std/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=ipselector_seg7 --dir=C:/Users/minut/AppData/Local/Temp/alt9557_190565916127796515.dir/0006_seg7_gen/ --quartus_dir=C:/intelfpga_lite/22.1std/quartus --verilog --config=C:/Users/minut/AppData/Local/Temp/alt9557_190565916127796515.dir/0006_seg7_gen//ipselector_seg7_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689790708828 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Seg7: Done RTL generation for module 'ipselector_seg7' " "Seg7: Done RTL generation for module 'ipselector_seg7'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689790709044 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Seg7: \"ipselector\" instantiated altera_avalon_pio \"seg7\" " "Seg7: \"ipselector\" instantiated altera_avalon_pio \"seg7\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689790709048 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689790717920 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_001: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_001: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689790718799 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_002: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_002: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689790719692 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_003: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_003: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689790720573 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_004: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_004: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689790721469 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_005: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_005: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689790722366 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Mm_interconnect_0: \"ipselector\" instantiated altera_mm_interconnect \"mm_interconnect_0\" " "Mm_interconnect_0: \"ipselector\" instantiated altera_mm_interconnect \"mm_interconnect_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689790728559 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Irq_mapper: \"ipselector\" instantiated altera_irq_mapper \"irq_mapper\" " "Irq_mapper: \"ipselector\" instantiated altera_irq_mapper \"irq_mapper\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689790728567 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rst_controller: \"ipselector\" instantiated altera_reset_controller \"rst_controller\" " "Rst_controller: \"ipselector\" instantiated altera_reset_controller \"rst_controller\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689790728573 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: Starting RTL generation for module 'ipselector_ipselector_cpu' " "Cpu: Starting RTL generation for module 'ipselector_ipselector_cpu'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689790728589 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu:   Generation command is \[exec C:/intelFPGA_lite/22.1std/quartus/bin64//perl/bin/perl.exe -I C:/intelFPGA_lite/22.1std/quartus/bin64//perl/lib -I C:/intelfpga_lite/22.1std/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/22.1std/quartus/sopc_builder/bin -I C:/intelfpga_lite/22.1std/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib -I C:/intelfpga_lite/22.1std/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib -I C:/intelfpga_lite/22.1std/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -I C:/intelfpga_lite/22.1std/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -- C:/intelfpga_lite/22.1std/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.pl --name=ipselector_ipselector_cpu --dir=C:/Users/minut/AppData/Local/Temp/alt9557_190565916127796515.dir/0009_cpu_gen/ --quartus_bindir=C:/intelFPGA_lite/22.1std/quartus/bin64/ --verilog --config=C:/Users/minut/AppData/Local/Temp/alt9557_190565916127796515.dir/0009_cpu_gen//ipselector_ipselector_cpu_processor_configuration.pl  --do_build_sim=0  \] " "Cpu:   Generation command is \[exec C:/intelFPGA_lite/22.1std/quartus/bin64//perl/bin/perl.exe -I C:/intelFPGA_lite/22.1std/quartus/bin64//perl/lib -I C:/intelfpga_lite/22.1std/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/22.1std/quartus/sopc_builder/bin -I C:/intelfpga_lite/22.1std/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib -I C:/intelfpga_lite/22.1std/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib -I C:/intelfpga_lite/22.1std/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -I C:/intelfpga_lite/22.1std/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -- C:/intelfpga_lite/22.1std/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.pl --name=ipselector_ipselector_cpu --dir=C:/Users/minut/AppData/Local/Temp/alt9557_190565916127796515.dir/0009_cpu_gen/ --quartus_bindir=C:/intelFPGA_lite/22.1std/quartus/bin64/ --verilog --config=C:/Users/minut/AppData/Local/Temp/alt9557_190565916127796515.dir/0009_cpu_gen//ipselector_ipselector_cpu_processor_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689790728589 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2023.07.19 21:18:49 (*) Starting Nios II generation " "Cpu: # 2023.07.19 21:18:49 (*) Starting Nios II generation" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689790730411 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2023.07.19 21:18:49 (*)   Elaborating CPU configuration settings " "Cpu: # 2023.07.19 21:18:49 (*)   Elaborating CPU configuration settings" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689790730412 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2023.07.19 21:18:49 (*)   Creating all objects for CPU " "Cpu: # 2023.07.19 21:18:49 (*)   Creating all objects for CPU" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689790730412 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2023.07.19 21:18:49 (*)   Generating RTL from CPU objects " "Cpu: # 2023.07.19 21:18:49 (*)   Generating RTL from CPU objects" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689790730412 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2023.07.19 21:18:49 (*)   Creating plain-text RTL " "Cpu: # 2023.07.19 21:18:49 (*)   Creating plain-text RTL" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689790730412 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2023.07.19 21:18:50 (*) Done Nios II generation " "Cpu: # 2023.07.19 21:18:50 (*) Done Nios II generation" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689790730413 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: Done RTL generation for module 'ipselector_ipselector_cpu' " "Cpu: Done RTL generation for module 'ipselector_ipselector_cpu'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689790730414 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: \"ipselector\" instantiated altera_nios2_gen2_unit \"cpu\" " "Cpu: \"ipselector\" instantiated altera_nios2_gen2_unit \"cpu\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689790730474 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Ipselector_data_master_translator: \"mm_interconnect_0\" instantiated altera_merlin_master_translator \"ipselector_data_master_translator\" " "Ipselector_data_master_translator: \"mm_interconnect_0\" instantiated altera_merlin_master_translator \"ipselector_data_master_translator\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689790730479 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Debug_avalon_jtag_slave_translator: \"mm_interconnect_0\" instantiated altera_merlin_slave_translator \"debug_avalon_jtag_slave_translator\" " "Debug_avalon_jtag_slave_translator: \"mm_interconnect_0\" instantiated altera_merlin_slave_translator \"debug_avalon_jtag_slave_translator\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689790730481 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Ipselector_data_master_agent: \"mm_interconnect_0\" instantiated altera_merlin_master_agent \"ipselector_data_master_agent\" " "Ipselector_data_master_agent: \"mm_interconnect_0\" instantiated altera_merlin_master_agent \"ipselector_data_master_agent\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689790730483 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Debug_avalon_jtag_slave_agent: \"mm_interconnect_0\" instantiated altera_merlin_slave_agent \"debug_avalon_jtag_slave_agent\" " "Debug_avalon_jtag_slave_agent: \"mm_interconnect_0\" instantiated altera_merlin_slave_agent \"debug_avalon_jtag_slave_agent\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689790730486 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Debug_avalon_jtag_slave_agent_rsp_fifo: \"mm_interconnect_0\" instantiated altera_avalon_sc_fifo \"debug_avalon_jtag_slave_agent_rsp_fifo\" " "Debug_avalon_jtag_slave_agent_rsp_fifo: \"mm_interconnect_0\" instantiated altera_avalon_sc_fifo \"debug_avalon_jtag_slave_agent_rsp_fifo\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689790730489 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router: \"mm_interconnect_0\" instantiated altera_merlin_router \"router\" " "Router: \"mm_interconnect_0\" instantiated altera_merlin_router \"router\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689790730509 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_001: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_001\" " "Router_001: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_001\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689790730520 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_002: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_002\" " "Router_002: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_002\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689790730540 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_003: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_003\" " "Router_003: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_003\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689790730551 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_004: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_004\" " "Router_004: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_004\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689790730562 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_005: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_005\" " "Router_005: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_005\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689790730582 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios_top_avalon_slave_0_burst_adapter: \"mm_interconnect_0\" instantiated altera_merlin_burst_adapter \"nios_top_avalon_slave_0_burst_adapter\" " "Nios_top_avalon_slave_0_burst_adapter: \"mm_interconnect_0\" instantiated altera_merlin_burst_adapter \"nios_top_avalon_slave_0_burst_adapter\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689790730589 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux\" " "Cmd_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689790730599 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_demux_001: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux_001\" " "Cmd_demux_001: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux_001\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689790730604 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux\" " "Cmd_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689790730619 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_mux_002: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux_002\" " "Cmd_mux_002: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux_002\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689790730642 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file C:/Users/minut/Desktop/projects/Clasificare-imagini-pe-FPGA--NIOS-II-/ipselector/db/ip/ipselector/submodules/altera_merlin_arbitrator.sv " "Reusing file C:/Users/minut/Desktop/projects/Clasificare-imagini-pe-FPGA--NIOS-II-/ipselector/db/ip/ipselector/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689790730654 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux\" " "Rsp_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689790730662 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux\" " "Rsp_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689790730688 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file C:/Users/minut/Desktop/projects/Clasificare-imagini-pe-FPGA--NIOS-II-/ipselector/db/ip/ipselector/submodules/altera_merlin_arbitrator.sv " "Reusing file C:/Users/minut/Desktop/projects/Clasificare-imagini-pe-FPGA--NIOS-II-/ipselector/db/ip/ipselector/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689790730689 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_mux_001: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux_001\" " "Rsp_mux_001: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux_001\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689790730708 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file C:/Users/minut/Desktop/projects/Clasificare-imagini-pe-FPGA--NIOS-II-/ipselector/db/ip/ipselector/submodules/altera_merlin_arbitrator.sv " "Reusing file C:/Users/minut/Desktop/projects/Clasificare-imagini-pe-FPGA--NIOS-II-/ipselector/db/ip/ipselector/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689790730709 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios_top_avalon_slave_0_rsp_width_adapter: \"mm_interconnect_0\" instantiated altera_merlin_width_adapter \"nios_top_avalon_slave_0_rsp_width_adapter\" " "Nios_top_avalon_slave_0_rsp_width_adapter: \"mm_interconnect_0\" instantiated altera_merlin_width_adapter \"nios_top_avalon_slave_0_rsp_width_adapter\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689790730713 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file C:/Users/minut/Desktop/projects/Clasificare-imagini-pe-FPGA--NIOS-II-/ipselector/db/ip/ipselector/submodules/altera_merlin_address_alignment.sv " "Reusing file C:/Users/minut/Desktop/projects/Clasificare-imagini-pe-FPGA--NIOS-II-/ipselector/db/ip/ipselector/submodules/altera_merlin_address_alignment.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689790730725 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file C:/Users/minut/Desktop/projects/Clasificare-imagini-pe-FPGA--NIOS-II-/ipselector/db/ip/ipselector/submodules/altera_merlin_burst_uncompressor.sv " "Reusing file C:/Users/minut/Desktop/projects/Clasificare-imagini-pe-FPGA--NIOS-II-/ipselector/db/ip/ipselector/submodules/altera_merlin_burst_uncompressor.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689790730736 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter\" " "Avalon_st_adapter: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689790732421 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_001: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter_001\" " "Avalon_st_adapter_001: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter_001\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689790734146 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_003: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter_003\" " "Avalon_st_adapter_003: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter_003\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689790735833 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Error_adapter_0: \"avalon_st_adapter\" instantiated error_adapter \"error_adapter_0\" " "Error_adapter_0: \"avalon_st_adapter\" instantiated error_adapter \"error_adapter_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689790735838 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Error_adapter_0: \"avalon_st_adapter_001\" instantiated error_adapter \"error_adapter_0\" " "Error_adapter_0: \"avalon_st_adapter_001\" instantiated error_adapter \"error_adapter_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689790735843 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Error_adapter_0: \"avalon_st_adapter_003\" instantiated error_adapter \"error_adapter_0\" " "Error_adapter_0: \"avalon_st_adapter_003\" instantiated error_adapter \"error_adapter_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689790735848 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Ipselector: Done \"ipselector\" with 37 modules, 59 files " "Ipselector: Done \"ipselector\" with 37 modules, 59 files" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689790735849 ""}
{ "Info" "ISGN_END_ELABORATION_QSYS" "ipselector.qsys " "Finished elaborating Platform Designer system entity \"ipselector.qsys\"" {  } {  } 0 12249 "Finished elaborating Platform Designer system entity \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689790736783 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/minut/desktop/projects/clasificare-imagini-pe-fpga--nios-ii-/verilog/lenet_top.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/minut/desktop/projects/clasificare-imagini-pe-fpga--nios-ii-/verilog/lenet_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 lenet_top " "Found entity 1: lenet_top" {  } { { "../verilog/lenet_top.v" "" { Text "C:/Users/minut/Desktop/projects/Clasificare-imagini-pe-FPGA--NIOS-II-/verilog/lenet_top.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689790736952 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689790736952 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/minut/desktop/projects/clasificare-imagini-pe-fpga--nios-ii-/verilog/x7seg/x7seg_scan.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/minut/desktop/projects/clasificare-imagini-pe-fpga--nios-ii-/verilog/x7seg/x7seg_scan.sv" { { "Info" "ISGN_ENTITY_NAME" "1 x7seg_scan " "Found entity 1: x7seg_scan" {  } { { "../verilog/x7seg/x7seg_scan.sv" "" { Text "C:/Users/minut/Desktop/projects/Clasificare-imagini-pe-FPGA--NIOS-II-/verilog/x7seg/x7seg_scan.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689790736965 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689790736965 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/minut/desktop/projects/clasificare-imagini-pe-fpga--nios-ii-/verilog/x7seg/x7seg_dec.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/minut/desktop/projects/clasificare-imagini-pe-fpga--nios-ii-/verilog/x7seg/x7seg_dec.sv" { { "Info" "ISGN_ENTITY_NAME" "1 x7seg_dec " "Found entity 1: x7seg_dec" {  } { { "../verilog/x7seg/x7seg_dec.sv" "" { Text "C:/Users/minut/Desktop/projects/Clasificare-imagini-pe-FPGA--NIOS-II-/verilog/x7seg/x7seg_dec.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689790736967 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689790736967 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/minut/desktop/projects/clasificare-imagini-pe-fpga--nios-ii-/verilog/layers/relu_1.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/minut/desktop/projects/clasificare-imagini-pe-fpga--nios-ii-/verilog/layers/relu_1.v" { { "Info" "ISGN_ENTITY_NAME" "1 relu_1 " "Found entity 1: relu_1" {  } { { "../verilog/layers/relu_1.v" "" { Text "C:/Users/minut/Desktop/projects/Clasificare-imagini-pe-FPGA--NIOS-II-/verilog/layers/relu_1.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689790736982 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689790736982 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "pool_2.v(71) " "Verilog HDL information at pool_2.v(71): always construct contains both blocking and non-blocking assignments" {  } { { "../verilog/layers/pool_2.v" "" { Text "C:/Users/minut/Desktop/projects/Clasificare-imagini-pe-FPGA--NIOS-II-/verilog/layers/pool_2.v" 71 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1689790736999 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/minut/desktop/projects/clasificare-imagini-pe-fpga--nios-ii-/verilog/layers/pool_2.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/minut/desktop/projects/clasificare-imagini-pe-fpga--nios-ii-/verilog/layers/pool_2.v" { { "Info" "ISGN_ENTITY_NAME" "1 pool_2 " "Found entity 1: pool_2" {  } { { "../verilog/layers/pool_2.v" "" { Text "C:/Users/minut/Desktop/projects/Clasificare-imagini-pe-FPGA--NIOS-II-/verilog/layers/pool_2.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689790736999 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689790736999 ""}
{ "Warning" "WVRFX_L2_VERI_MACRO_REDEFINITION" "CONV1_DEEP ../verilog/lenet_top.v 14 pool_1.v(24) " "Verilog HDL macro warning at pool_1.v(24): overriding existing definition for macro \"CONV1_DEEP\", which was defined in \"../verilog/lenet_top.v\", line 14" {  } { { "../verilog/layers/pool_1.v" "" { Text "C:/Users/minut/Desktop/projects/Clasificare-imagini-pe-FPGA--NIOS-II-/verilog/layers/pool_1.v" 24 0 0 } }  } 0 10274 "Verilog HDL macro warning at %4!s!: overriding existing definition for macro \"%1!s!\", which was defined in \"%2!s!\", line %3!d!" 0 0 "Analysis & Synthesis" 0 -1 1689790737013 ""}
{ "Warning" "WVRFX_L2_VERI_MACRO_REDEFINITION" "DATA_SIZE ../verilog/lenet_top.v 32 pool_1.v(28) " "Verilog HDL macro warning at pool_1.v(28): overriding existing definition for macro \"DATA_SIZE\", which was defined in \"../verilog/lenet_top.v\", line 32" {  } { { "../verilog/layers/pool_1.v" "" { Text "C:/Users/minut/Desktop/projects/Clasificare-imagini-pe-FPGA--NIOS-II-/verilog/layers/pool_1.v" 28 0 0 } }  } 0 10274 "Verilog HDL macro warning at %4!s!: overriding existing definition for macro \"%1!s!\", which was defined in \"%2!s!\", line %3!d!" 0 0 "Analysis & Synthesis" 0 -1 1689790737013 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "pool_1.v(77) " "Verilog HDL information at pool_1.v(77): always construct contains both blocking and non-blocking assignments" {  } { { "../verilog/layers/pool_1.v" "" { Text "C:/Users/minut/Desktop/projects/Clasificare-imagini-pe-FPGA--NIOS-II-/verilog/layers/pool_1.v" 77 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1689790737014 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/minut/desktop/projects/clasificare-imagini-pe-fpga--nios-ii-/verilog/layers/pool_1.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/minut/desktop/projects/clasificare-imagini-pe-fpga--nios-ii-/verilog/layers/pool_1.v" { { "Info" "ISGN_ENTITY_NAME" "1 pool_1 " "Found entity 1: pool_1" {  } { { "../verilog/layers/pool_1.v" "" { Text "C:/Users/minut/Desktop/projects/Clasificare-imagini-pe-FPGA--NIOS-II-/verilog/layers/pool_1.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689790737015 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689790737015 ""}
{ "Warning" "WVRFX_L2_VERI_MACRO_REDEFINITION" "DATA_SIZE ../verilog/lenet_top.v 32 multi_add.v(25) " "Verilog HDL macro warning at multi_add.v(25): overriding existing definition for macro \"DATA_SIZE\", which was defined in \"../verilog/lenet_top.v\", line 32" {  } { { "../verilog/layers/multi_add.v" "" { Text "C:/Users/minut/Desktop/projects/Clasificare-imagini-pe-FPGA--NIOS-II-/verilog/layers/multi_add.v" 25 0 0 } }  } 0 10274 "Verilog HDL macro warning at %4!s!: overriding existing definition for macro \"%1!s!\", which was defined in \"%2!s!\", line %3!d!" 0 0 "Analysis & Synthesis" 0 -1 1689790737028 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/minut/desktop/projects/clasificare-imagini-pe-fpga--nios-ii-/verilog/layers/multi_add.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/minut/desktop/projects/clasificare-imagini-pe-fpga--nios-ii-/verilog/layers/multi_add.v" { { "Info" "ISGN_ENTITY_NAME" "1 multi_add " "Found entity 1: multi_add" {  } { { "../verilog/layers/multi_add.v" "" { Text "C:/Users/minut/Desktop/projects/Clasificare-imagini-pe-FPGA--NIOS-II-/verilog/layers/multi_add.v" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689790737029 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689790737029 ""}
{ "Warning" "WVRFX_L2_VERI_MACRO_REDEFINITION" "DATA_SIZE ../verilog/lenet_top.v 32 max_pool.v(23) " "Verilog HDL macro warning at max_pool.v(23): overriding existing definition for macro \"DATA_SIZE\", which was defined in \"../verilog/lenet_top.v\", line 32" {  } { { "../verilog/layers/max_pool.v" "" { Text "C:/Users/minut/Desktop/projects/Clasificare-imagini-pe-FPGA--NIOS-II-/verilog/layers/max_pool.v" 23 0 0 } }  } 0 10274 "Verilog HDL macro warning at %4!s!: overriding existing definition for macro \"%1!s!\", which was defined in \"%2!s!\", line %3!d!" 0 0 "Analysis & Synthesis" 0 -1 1689790737042 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/minut/desktop/projects/clasificare-imagini-pe-fpga--nios-ii-/verilog/layers/max_pool.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/minut/desktop/projects/clasificare-imagini-pe-fpga--nios-ii-/verilog/layers/max_pool.v" { { "Info" "ISGN_ENTITY_NAME" "1 max_pool " "Found entity 1: max_pool" {  } { { "../verilog/layers/max_pool.v" "" { Text "C:/Users/minut/Desktop/projects/Clasificare-imagini-pe-FPGA--NIOS-II-/verilog/layers/max_pool.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689790737043 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689790737043 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/minut/desktop/projects/clasificare-imagini-pe-fpga--nios-ii-/verilog/layers/max_index_10.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/minut/desktop/projects/clasificare-imagini-pe-fpga--nios-ii-/verilog/layers/max_index_10.v" { { "Info" "ISGN_ENTITY_NAME" "1 max_index_10 " "Found entity 1: max_index_10" {  } { { "../verilog/layers/max_index_10.v" "" { Text "C:/Users/minut/Desktop/projects/Clasificare-imagini-pe-FPGA--NIOS-II-/verilog/layers/max_index_10.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689790737057 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689790737057 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/minut/desktop/projects/clasificare-imagini-pe-fpga--nios-ii-/verilog/layers/larger_index.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/minut/desktop/projects/clasificare-imagini-pe-fpga--nios-ii-/verilog/layers/larger_index.v" { { "Info" "ISGN_ENTITY_NAME" "1 larger_index " "Found entity 1: larger_index" {  } { { "../verilog/layers/larger_index.v" "" { Text "C:/Users/minut/Desktop/projects/Clasificare-imagini-pe-FPGA--NIOS-II-/verilog/layers/larger_index.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689790737072 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689790737072 ""}
{ "Warning" "WVRFX_L2_VERI_MACRO_REDEFINITION" "DATA_SIZE ../verilog/lenet_top.v 32 fc_2.v(25) " "Verilog HDL macro warning at fc_2.v(25): overriding existing definition for macro \"DATA_SIZE\", which was defined in \"../verilog/lenet_top.v\", line 32" {  } { { "../verilog/layers/fc_2.v" "" { Text "C:/Users/minut/Desktop/projects/Clasificare-imagini-pe-FPGA--NIOS-II-/verilog/layers/fc_2.v" 25 0 0 } }  } 0 10274 "Verilog HDL macro warning at %4!s!: overriding existing definition for macro \"%1!s!\", which was defined in \"%2!s!\", line %3!d!" 0 0 "Analysis & Synthesis" 0 -1 1689790737084 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "fc_2.v(81) " "Verilog HDL information at fc_2.v(81): always construct contains both blocking and non-blocking assignments" {  } { { "../verilog/layers/fc_2.v" "" { Text "C:/Users/minut/Desktop/projects/Clasificare-imagini-pe-FPGA--NIOS-II-/verilog/layers/fc_2.v" 81 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1689790737085 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/minut/desktop/projects/clasificare-imagini-pe-fpga--nios-ii-/verilog/layers/fc_2.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/minut/desktop/projects/clasificare-imagini-pe-fpga--nios-ii-/verilog/layers/fc_2.v" { { "Info" "ISGN_ENTITY_NAME" "1 fc_2 " "Found entity 1: fc_2" {  } { { "../verilog/layers/fc_2.v" "" { Text "C:/Users/minut/Desktop/projects/Clasificare-imagini-pe-FPGA--NIOS-II-/verilog/layers/fc_2.v" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689790737085 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689790737085 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "fc_1.v(86) " "Verilog HDL information at fc_1.v(86): always construct contains both blocking and non-blocking assignments" {  } { { "../verilog/layers/fc_1.v" "" { Text "C:/Users/minut/Desktop/projects/Clasificare-imagini-pe-FPGA--NIOS-II-/verilog/layers/fc_1.v" 86 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1689790737097 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/minut/desktop/projects/clasificare-imagini-pe-fpga--nios-ii-/verilog/layers/fc_1.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/minut/desktop/projects/clasificare-imagini-pe-fpga--nios-ii-/verilog/layers/fc_1.v" { { "Info" "ISGN_ENTITY_NAME" "1 fc_1 " "Found entity 1: fc_1" {  } { { "../verilog/layers/fc_1.v" "" { Text "C:/Users/minut/Desktop/projects/Clasificare-imagini-pe-FPGA--NIOS-II-/verilog/layers/fc_1.v" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689790737098 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689790737098 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "conv_3.v(92) " "Verilog HDL information at conv_3.v(92): always construct contains both blocking and non-blocking assignments" {  } { { "../verilog/layers/conv_3.v" "" { Text "C:/Users/minut/Desktop/projects/Clasificare-imagini-pe-FPGA--NIOS-II-/verilog/layers/conv_3.v" 92 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1689790737110 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/minut/desktop/projects/clasificare-imagini-pe-fpga--nios-ii-/verilog/layers/conv_3.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/minut/desktop/projects/clasificare-imagini-pe-fpga--nios-ii-/verilog/layers/conv_3.v" { { "Info" "ISGN_ENTITY_NAME" "1 conv_3 " "Found entity 1: conv_3" {  } { { "../verilog/layers/conv_3.v" "" { Text "C:/Users/minut/Desktop/projects/Clasificare-imagini-pe-FPGA--NIOS-II-/verilog/layers/conv_3.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689790737111 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689790737111 ""}
{ "Warning" "WVRFX_L2_VERI_MACRO_REDEFINITION" "CONV1_DEEP ../verilog/lenet_top.v 14 conv_2.v(23) " "Verilog HDL macro warning at conv_2.v(23): overriding existing definition for macro \"CONV1_DEEP\", which was defined in \"../verilog/lenet_top.v\", line 14" {  } { { "../verilog/layers/conv_2.v" "" { Text "C:/Users/minut/Desktop/projects/Clasificare-imagini-pe-FPGA--NIOS-II-/verilog/layers/conv_2.v" 23 0 0 } }  } 0 10274 "Verilog HDL macro warning at %4!s!: overriding existing definition for macro \"%1!s!\", which was defined in \"%2!s!\", line %3!d!" 0 0 "Analysis & Synthesis" 0 -1 1689790737122 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "conv_2.v(91) " "Verilog HDL information at conv_2.v(91): always construct contains both blocking and non-blocking assignments" {  } { { "../verilog/layers/conv_2.v" "" { Text "C:/Users/minut/Desktop/projects/Clasificare-imagini-pe-FPGA--NIOS-II-/verilog/layers/conv_2.v" 91 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1689790737122 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/minut/desktop/projects/clasificare-imagini-pe-fpga--nios-ii-/verilog/layers/conv_2.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/minut/desktop/projects/clasificare-imagini-pe-fpga--nios-ii-/verilog/layers/conv_2.v" { { "Info" "ISGN_ENTITY_NAME" "1 conv_2 " "Found entity 1: conv_2" {  } { { "../verilog/layers/conv_2.v" "" { Text "C:/Users/minut/Desktop/projects/Clasificare-imagini-pe-FPGA--NIOS-II-/verilog/layers/conv_2.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689790737123 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689790737123 ""}
{ "Warning" "WVRFX_L2_VERI_MACRO_REDEFINITION" "CONV1_SIZE ../verilog/lenet_top.v 15 conv_1.v(8) " "Verilog HDL macro warning at conv_1.v(8): overriding existing definition for macro \"CONV1_SIZE\", which was defined in \"../verilog/lenet_top.v\", line 15" {  } { { "../verilog/layers/conv_1.v" "" { Text "C:/Users/minut/Desktop/projects/Clasificare-imagini-pe-FPGA--NIOS-II-/verilog/layers/conv_1.v" 8 0 0 } }  } 0 10274 "Verilog HDL macro warning at %4!s!: overriding existing definition for macro \"%1!s!\", which was defined in \"%2!s!\", line %3!d!" 0 0 "Analysis & Synthesis" 0 -1 1689790737124 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "conv_1.v(81) " "Verilog HDL information at conv_1.v(81): always construct contains both blocking and non-blocking assignments" {  } { { "../verilog/layers/conv_1.v" "" { Text "C:/Users/minut/Desktop/projects/Clasificare-imagini-pe-FPGA--NIOS-II-/verilog/layers/conv_1.v" 81 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1689790737125 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/minut/desktop/projects/clasificare-imagini-pe-fpga--nios-ii-/verilog/layers/conv_1.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/minut/desktop/projects/clasificare-imagini-pe-fpga--nios-ii-/verilog/layers/conv_1.v" { { "Info" "ISGN_ENTITY_NAME" "1 conv_1 " "Found entity 1: conv_1" {  } { { "../verilog/layers/conv_1.v" "" { Text "C:/Users/minut/Desktop/projects/Clasificare-imagini-pe-FPGA--NIOS-II-/verilog/layers/conv_1.v" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689790737126 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689790737126 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "blk_mem_gen_0.v 1 1 " "Found 1 design units, including 1 entities, in source file blk_mem_gen_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 blk_mem_gen_0 " "Found entity 1: blk_mem_gen_0" {  } { { "blk_mem_gen_0.v" "" { Text "C:/Users/minut/Desktop/projects/Clasificare-imagini-pe-FPGA--NIOS-II-/ipselector/blk_mem_gen_0.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689790737128 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689790737128 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "blk_mem_gen_1.v 1 1 " "Found 1 design units, including 1 entities, in source file blk_mem_gen_1.v" { { "Info" "ISGN_ENTITY_NAME" "1 blk_mem_gen_1 " "Found entity 1: blk_mem_gen_1" {  } { { "blk_mem_gen_1.v" "" { Text "C:/Users/minut/Desktop/projects/Clasificare-imagini-pe-FPGA--NIOS-II-/ipselector/blk_mem_gen_1.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689790737130 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689790737130 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "blk_mem_gen_2.v 1 1 " "Found 1 design units, including 1 entities, in source file blk_mem_gen_2.v" { { "Info" "ISGN_ENTITY_NAME" "1 blk_mem_gen_2 " "Found entity 1: blk_mem_gen_2" {  } { { "blk_mem_gen_2.v" "" { Text "C:/Users/minut/Desktop/projects/Clasificare-imagini-pe-FPGA--NIOS-II-/ipselector/blk_mem_gen_2.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689790737132 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689790737132 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/ipselector/ipselector.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/ipselector/ipselector.v" { { "Info" "ISGN_ENTITY_NAME" "1 ipselector " "Found entity 1: ipselector" {  } { { "db/ip/ipselector/ipselector.v" "" { Text "C:/Users/minut/Desktop/projects/Clasificare-imagini-pe-FPGA--NIOS-II-/ipselector/db/ip/ipselector/ipselector.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689790737146 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689790737146 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/ipselector/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/ipselector/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "db/ip/ipselector/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/minut/Desktop/projects/Clasificare-imagini-pe-FPGA--NIOS-II-/ipselector/db/ip/ipselector/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689790737162 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689790737162 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/ipselector/submodules/altera_avalon_st_pipeline_base.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/ipselector/submodules/altera_avalon_st_pipeline_base.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_base " "Found entity 1: altera_avalon_st_pipeline_base" {  } { { "db/ip/ipselector/submodules/altera_avalon_st_pipeline_base.v" "" { Text "C:/Users/minut/Desktop/projects/Clasificare-imagini-pe-FPGA--NIOS-II-/ipselector/db/ip/ipselector/submodules/altera_avalon_st_pipeline_base.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689790737165 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689790737165 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/ipselector/submodules/altera_avalon_st_pipeline_stage.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/ipselector/submodules/altera_avalon_st_pipeline_stage.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_stage " "Found entity 1: altera_avalon_st_pipeline_stage" {  } { { "db/ip/ipselector/submodules/altera_avalon_st_pipeline_stage.sv" "" { Text "C:/Users/minut/Desktop/projects/Clasificare-imagini-pe-FPGA--NIOS-II-/ipselector/db/ip/ipselector/submodules/altera_avalon_st_pipeline_stage.sv" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689790737167 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689790737167 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/ipselector/submodules/altera_default_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/ipselector/submodules/altera_default_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_default_burst_converter " "Found entity 1: altera_default_burst_converter" {  } { { "db/ip/ipselector/submodules/altera_default_burst_converter.sv" "" { Text "C:/Users/minut/Desktop/projects/Clasificare-imagini-pe-FPGA--NIOS-II-/ipselector/db/ip/ipselector/submodules/altera_default_burst_converter.sv" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689790737170 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689790737170 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/ipselector/submodules/altera_incr_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/ipselector/submodules/altera_incr_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_incr_burst_converter " "Found entity 1: altera_incr_burst_converter" {  } { { "db/ip/ipselector/submodules/altera_incr_burst_converter.sv" "" { Text "C:/Users/minut/Desktop/projects/Clasificare-imagini-pe-FPGA--NIOS-II-/ipselector/db/ip/ipselector/submodules/altera_incr_burst_converter.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689790737181 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689790737181 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/ipselector/submodules/altera_merlin_address_alignment.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/ipselector/submodules/altera_merlin_address_alignment.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_address_alignment " "Found entity 1: altera_merlin_address_alignment" {  } { { "db/ip/ipselector/submodules/altera_merlin_address_alignment.sv" "" { Text "C:/Users/minut/Desktop/projects/Clasificare-imagini-pe-FPGA--NIOS-II-/ipselector/db/ip/ipselector/submodules/altera_merlin_address_alignment.sv" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689790737183 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689790737183 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/ipselector/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/ipselector/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "db/ip/ipselector/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/minut/Desktop/projects/Clasificare-imagini-pe-FPGA--NIOS-II-/ipselector/db/ip/ipselector/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689790737185 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "db/ip/ipselector/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/minut/Desktop/projects/Clasificare-imagini-pe-FPGA--NIOS-II-/ipselector/db/ip/ipselector/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689790737185 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689790737185 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/ipselector/submodules/altera_merlin_burst_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/ipselector/submodules/altera_merlin_burst_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter " "Found entity 1: altera_merlin_burst_adapter" {  } { { "db/ip/ipselector/submodules/altera_merlin_burst_adapter.sv" "" { Text "C:/Users/minut/Desktop/projects/Clasificare-imagini-pe-FPGA--NIOS-II-/ipselector/db/ip/ipselector/submodules/altera_merlin_burst_adapter.sv" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689790737194 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689790737194 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/ipselector/submodules/altera_merlin_burst_adapter_13_1.sv 5 5 " "Found 5 design units, including 5 entities, in source file db/ip/ipselector/submodules/altera_merlin_burst_adapter_13_1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_burstwrap_increment " "Found entity 1: altera_merlin_burst_adapter_burstwrap_increment" {  } { { "db/ip/ipselector/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/Users/minut/Desktop/projects/Clasificare-imagini-pe-FPGA--NIOS-II-/ipselector/db/ip/ipselector/submodules/altera_merlin_burst_adapter_13_1.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689790737210 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_burst_adapter_adder " "Found entity 2: altera_merlin_burst_adapter_adder" {  } { { "db/ip/ipselector/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/Users/minut/Desktop/projects/Clasificare-imagini-pe-FPGA--NIOS-II-/ipselector/db/ip/ipselector/submodules/altera_merlin_burst_adapter_13_1.sv" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689790737210 ""} { "Info" "ISGN_ENTITY_NAME" "3 altera_merlin_burst_adapter_subtractor " "Found entity 3: altera_merlin_burst_adapter_subtractor" {  } { { "db/ip/ipselector/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/Users/minut/Desktop/projects/Clasificare-imagini-pe-FPGA--NIOS-II-/ipselector/db/ip/ipselector/submodules/altera_merlin_burst_adapter_13_1.sv" 77 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689790737210 ""} { "Info" "ISGN_ENTITY_NAME" "4 altera_merlin_burst_adapter_min " "Found entity 4: altera_merlin_burst_adapter_min" {  } { { "db/ip/ipselector/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/Users/minut/Desktop/projects/Clasificare-imagini-pe-FPGA--NIOS-II-/ipselector/db/ip/ipselector/submodules/altera_merlin_burst_adapter_13_1.sv" 98 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689790737210 ""} { "Info" "ISGN_ENTITY_NAME" "5 altera_merlin_burst_adapter_13_1 " "Found entity 5: altera_merlin_burst_adapter_13_1" {  } { { "db/ip/ipselector/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/Users/minut/Desktop/projects/Clasificare-imagini-pe-FPGA--NIOS-II-/ipselector/db/ip/ipselector/submodules/altera_merlin_burst_adapter_13_1.sv" 264 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689790737210 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689790737210 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "BYTE_TO_WORD_SHIFT byte_to_word_shift altera_merlin_burst_adapter_new.sv(139) " "Verilog HDL Declaration information at altera_merlin_burst_adapter_new.sv(139): object \"BYTE_TO_WORD_SHIFT\" differs only in case from object \"byte_to_word_shift\" in the same scope" {  } { { "db/ip/ipselector/submodules/altera_merlin_burst_adapter_new.sv" "" { Text "C:/Users/minut/Desktop/projects/Clasificare-imagini-pe-FPGA--NIOS-II-/ipselector/db/ip/ipselector/submodules/altera_merlin_burst_adapter_new.sv" 139 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1689790737228 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/ipselector/submodules/altera_merlin_burst_adapter_new.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/ipselector/submodules/altera_merlin_burst_adapter_new.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_new " "Found entity 1: altera_merlin_burst_adapter_new" {  } { { "db/ip/ipselector/submodules/altera_merlin_burst_adapter_new.sv" "" { Text "C:/Users/minut/Desktop/projects/Clasificare-imagini-pe-FPGA--NIOS-II-/ipselector/db/ip/ipselector/submodules/altera_merlin_burst_adapter_new.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689790737230 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689790737230 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/ipselector/submodules/altera_merlin_burst_adapter_uncmpr.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/ipselector/submodules/altera_merlin_burst_adapter_uncmpr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_uncompressed_only " "Found entity 1: altera_merlin_burst_adapter_uncompressed_only" {  } { { "db/ip/ipselector/submodules/altera_merlin_burst_adapter_uncmpr.sv" "" { Text "C:/Users/minut/Desktop/projects/Clasificare-imagini-pe-FPGA--NIOS-II-/ipselector/db/ip/ipselector/submodules/altera_merlin_burst_adapter_uncmpr.sv" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689790737232 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689790737232 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/ipselector/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/ipselector/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "db/ip/ipselector/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "C:/Users/minut/Desktop/projects/Clasificare-imagini-pe-FPGA--NIOS-II-/ipselector/db/ip/ipselector/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689790737235 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689790737235 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/ipselector/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/ipselector/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "db/ip/ipselector/submodules/altera_merlin_master_agent.sv" "" { Text "C:/Users/minut/Desktop/projects/Clasificare-imagini-pe-FPGA--NIOS-II-/ipselector/db/ip/ipselector/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689790737247 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689790737247 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/ipselector/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/ipselector/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "db/ip/ipselector/submodules/altera_merlin_master_translator.sv" "" { Text "C:/Users/minut/Desktop/projects/Clasificare-imagini-pe-FPGA--NIOS-II-/ipselector/db/ip/ipselector/submodules/altera_merlin_master_translator.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689790737259 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689790737259 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/ipselector/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/ipselector/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "db/ip/ipselector/submodules/altera_merlin_slave_agent.sv" "" { Text "C:/Users/minut/Desktop/projects/Clasificare-imagini-pe-FPGA--NIOS-II-/ipselector/db/ip/ipselector/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689790737269 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689790737269 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/ipselector/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/ipselector/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "db/ip/ipselector/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Users/minut/Desktop/projects/Clasificare-imagini-pe-FPGA--NIOS-II-/ipselector/db/ip/ipselector/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689790737280 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689790737280 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/ipselector/submodules/altera_merlin_width_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/ipselector/submodules/altera_merlin_width_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_width_adapter " "Found entity 1: altera_merlin_width_adapter" {  } { { "db/ip/ipselector/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/Users/minut/Desktop/projects/Clasificare-imagini-pe-FPGA--NIOS-II-/ipselector/db/ip/ipselector/submodules/altera_merlin_width_adapter.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689790737296 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689790737296 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/ipselector/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/ipselector/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "db/ip/ipselector/submodules/altera_reset_controller.v" "" { Text "C:/Users/minut/Desktop/projects/Clasificare-imagini-pe-FPGA--NIOS-II-/ipselector/db/ip/ipselector/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689790737307 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689790737307 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/ipselector/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/ipselector/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "db/ip/ipselector/submodules/altera_reset_synchronizer.v" "" { Text "C:/Users/minut/Desktop/projects/Clasificare-imagini-pe-FPGA--NIOS-II-/ipselector/db/ip/ipselector/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689790737317 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689790737317 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "addr_incr ADDR_INCR altera_wrap_burst_converter.sv(279) " "Verilog HDL Declaration information at altera_wrap_burst_converter.sv(279): object \"addr_incr\" differs only in case from object \"ADDR_INCR\" in the same scope" {  } { { "db/ip/ipselector/submodules/altera_wrap_burst_converter.sv" "" { Text "C:/Users/minut/Desktop/projects/Clasificare-imagini-pe-FPGA--NIOS-II-/ipselector/db/ip/ipselector/submodules/altera_wrap_burst_converter.sv" 279 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1689790737328 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/ipselector/submodules/altera_wrap_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/ipselector/submodules/altera_wrap_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_wrap_burst_converter " "Found entity 1: altera_wrap_burst_converter" {  } { { "db/ip/ipselector/submodules/altera_wrap_burst_converter.sv" "" { Text "C:/Users/minut/Desktop/projects/Clasificare-imagini-pe-FPGA--NIOS-II-/ipselector/db/ip/ipselector/submodules/altera_wrap_burst_converter.sv" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689790737329 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689790737329 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/ipselector/submodules/ipselector_button.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/ipselector/submodules/ipselector_button.v" { { "Info" "ISGN_ENTITY_NAME" "1 ipselector_button " "Found entity 1: ipselector_button" {  } { { "db/ip/ipselector/submodules/ipselector_button.v" "" { Text "C:/Users/minut/Desktop/projects/Clasificare-imagini-pe-FPGA--NIOS-II-/ipselector/db/ip/ipselector/submodules/ipselector_button.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689790737332 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689790737332 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/ipselector/submodules/ipselector_debug.v 5 5 " "Found 5 design units, including 5 entities, in source file db/ip/ipselector/submodules/ipselector_debug.v" { { "Info" "ISGN_ENTITY_NAME" "1 ipselector_debug_sim_scfifo_w " "Found entity 1: ipselector_debug_sim_scfifo_w" {  } { { "db/ip/ipselector/submodules/ipselector_debug.v" "" { Text "C:/Users/minut/Desktop/projects/Clasificare-imagini-pe-FPGA--NIOS-II-/ipselector/db/ip/ipselector/submodules/ipselector_debug.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689790737346 ""} { "Info" "ISGN_ENTITY_NAME" "2 ipselector_debug_scfifo_w " "Found entity 2: ipselector_debug_scfifo_w" {  } { { "db/ip/ipselector/submodules/ipselector_debug.v" "" { Text "C:/Users/minut/Desktop/projects/Clasificare-imagini-pe-FPGA--NIOS-II-/ipselector/db/ip/ipselector/submodules/ipselector_debug.v" 78 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689790737346 ""} { "Info" "ISGN_ENTITY_NAME" "3 ipselector_debug_sim_scfifo_r " "Found entity 3: ipselector_debug_sim_scfifo_r" {  } { { "db/ip/ipselector/submodules/ipselector_debug.v" "" { Text "C:/Users/minut/Desktop/projects/Clasificare-imagini-pe-FPGA--NIOS-II-/ipselector/db/ip/ipselector/submodules/ipselector_debug.v" 164 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689790737346 ""} { "Info" "ISGN_ENTITY_NAME" "4 ipselector_debug_scfifo_r " "Found entity 4: ipselector_debug_scfifo_r" {  } { { "db/ip/ipselector/submodules/ipselector_debug.v" "" { Text "C:/Users/minut/Desktop/projects/Clasificare-imagini-pe-FPGA--NIOS-II-/ipselector/db/ip/ipselector/submodules/ipselector_debug.v" 243 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689790737346 ""} { "Info" "ISGN_ENTITY_NAME" "5 ipselector_debug " "Found entity 5: ipselector_debug" {  } { { "db/ip/ipselector/submodules/ipselector_debug.v" "" { Text "C:/Users/minut/Desktop/projects/Clasificare-imagini-pe-FPGA--NIOS-II-/ipselector/db/ip/ipselector/submodules/ipselector_debug.v" 331 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689790737346 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689790737346 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/ipselector/submodules/ipselector_ipselector.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/ipselector/submodules/ipselector_ipselector.v" { { "Info" "ISGN_ENTITY_NAME" "1 ipselector_ipselector " "Found entity 1: ipselector_ipselector" {  } { { "db/ip/ipselector/submodules/ipselector_ipselector.v" "" { Text "C:/Users/minut/Desktop/projects/Clasificare-imagini-pe-FPGA--NIOS-II-/ipselector/db/ip/ipselector/submodules/ipselector_ipselector.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689790737349 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689790737349 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/ipselector/submodules/ipselector_ipselector_cpu.v 21 21 " "Found 21 design units, including 21 entities, in source file db/ip/ipselector/submodules/ipselector_ipselector_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 ipselector_ipselector_cpu_register_bank_a_module " "Found entity 1: ipselector_ipselector_cpu_register_bank_a_module" {  } { { "db/ip/ipselector/submodules/ipselector_ipselector_cpu.v" "" { Text "C:/Users/minut/Desktop/projects/Clasificare-imagini-pe-FPGA--NIOS-II-/ipselector/db/ip/ipselector/submodules/ipselector_ipselector_cpu.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689790737373 ""} { "Info" "ISGN_ENTITY_NAME" "2 ipselector_ipselector_cpu_register_bank_b_module " "Found entity 2: ipselector_ipselector_cpu_register_bank_b_module" {  } { { "db/ip/ipselector/submodules/ipselector_ipselector_cpu.v" "" { Text "C:/Users/minut/Desktop/projects/Clasificare-imagini-pe-FPGA--NIOS-II-/ipselector/db/ip/ipselector/submodules/ipselector_ipselector_cpu.v" 87 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689790737373 ""} { "Info" "ISGN_ENTITY_NAME" "3 ipselector_ipselector_cpu_nios2_oci_debug " "Found entity 3: ipselector_ipselector_cpu_nios2_oci_debug" {  } { { "db/ip/ipselector/submodules/ipselector_ipselector_cpu.v" "" { Text "C:/Users/minut/Desktop/projects/Clasificare-imagini-pe-FPGA--NIOS-II-/ipselector/db/ip/ipselector/submodules/ipselector_ipselector_cpu.v" 153 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689790737373 ""} { "Info" "ISGN_ENTITY_NAME" "4 ipselector_ipselector_cpu_nios2_oci_break " "Found entity 4: ipselector_ipselector_cpu_nios2_oci_break" {  } { { "db/ip/ipselector/submodules/ipselector_ipselector_cpu.v" "" { Text "C:/Users/minut/Desktop/projects/Clasificare-imagini-pe-FPGA--NIOS-II-/ipselector/db/ip/ipselector/submodules/ipselector_ipselector_cpu.v" 308 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689790737373 ""} { "Info" "ISGN_ENTITY_NAME" "5 ipselector_ipselector_cpu_nios2_oci_xbrk " "Found entity 5: ipselector_ipselector_cpu_nios2_oci_xbrk" {  } { { "db/ip/ipselector/submodules/ipselector_ipselector_cpu.v" "" { Text "C:/Users/minut/Desktop/projects/Clasificare-imagini-pe-FPGA--NIOS-II-/ipselector/db/ip/ipselector/submodules/ipselector_ipselector_cpu.v" 601 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689790737373 ""} { "Info" "ISGN_ENTITY_NAME" "6 ipselector_ipselector_cpu_nios2_oci_dbrk " "Found entity 6: ipselector_ipselector_cpu_nios2_oci_dbrk" {  } { { "db/ip/ipselector/submodules/ipselector_ipselector_cpu.v" "" { Text "C:/Users/minut/Desktop/projects/Clasificare-imagini-pe-FPGA--NIOS-II-/ipselector/db/ip/ipselector/submodules/ipselector_ipselector_cpu.v" 808 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689790737373 ""} { "Info" "ISGN_ENTITY_NAME" "7 ipselector_ipselector_cpu_nios2_oci_itrace " "Found entity 7: ipselector_ipselector_cpu_nios2_oci_itrace" {  } { { "db/ip/ipselector/submodules/ipselector_ipselector_cpu.v" "" { Text "C:/Users/minut/Desktop/projects/Clasificare-imagini-pe-FPGA--NIOS-II-/ipselector/db/ip/ipselector/submodules/ipselector_ipselector_cpu.v" 995 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689790737373 ""} { "Info" "ISGN_ENTITY_NAME" "8 ipselector_ipselector_cpu_nios2_oci_td_mode " "Found entity 8: ipselector_ipselector_cpu_nios2_oci_td_mode" {  } { { "db/ip/ipselector/submodules/ipselector_ipselector_cpu.v" "" { Text "C:/Users/minut/Desktop/projects/Clasificare-imagini-pe-FPGA--NIOS-II-/ipselector/db/ip/ipselector/submodules/ipselector_ipselector_cpu.v" 1136 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689790737373 ""} { "Info" "ISGN_ENTITY_NAME" "9 ipselector_ipselector_cpu_nios2_oci_dtrace " "Found entity 9: ipselector_ipselector_cpu_nios2_oci_dtrace" {  } { { "db/ip/ipselector/submodules/ipselector_ipselector_cpu.v" "" { Text "C:/Users/minut/Desktop/projects/Clasificare-imagini-pe-FPGA--NIOS-II-/ipselector/db/ip/ipselector/submodules/ipselector_ipselector_cpu.v" 1204 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689790737373 ""} { "Info" "ISGN_ENTITY_NAME" "10 ipselector_ipselector_cpu_nios2_oci_compute_input_tm_cnt " "Found entity 10: ipselector_ipselector_cpu_nios2_oci_compute_input_tm_cnt" {  } { { "db/ip/ipselector/submodules/ipselector_ipselector_cpu.v" "" { Text "C:/Users/minut/Desktop/projects/Clasificare-imagini-pe-FPGA--NIOS-II-/ipselector/db/ip/ipselector/submodules/ipselector_ipselector_cpu.v" 1286 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689790737373 ""} { "Info" "ISGN_ENTITY_NAME" "11 ipselector_ipselector_cpu_nios2_oci_fifo_wrptr_inc " "Found entity 11: ipselector_ipselector_cpu_nios2_oci_fifo_wrptr_inc" {  } { { "db/ip/ipselector/submodules/ipselector_ipselector_cpu.v" "" { Text "C:/Users/minut/Desktop/projects/Clasificare-imagini-pe-FPGA--NIOS-II-/ipselector/db/ip/ipselector/submodules/ipselector_ipselector_cpu.v" 1358 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689790737373 ""} { "Info" "ISGN_ENTITY_NAME" "12 ipselector_ipselector_cpu_nios2_oci_fifo_cnt_inc " "Found entity 12: ipselector_ipselector_cpu_nios2_oci_fifo_cnt_inc" {  } { { "db/ip/ipselector/submodules/ipselector_ipselector_cpu.v" "" { Text "C:/Users/minut/Desktop/projects/Clasificare-imagini-pe-FPGA--NIOS-II-/ipselector/db/ip/ipselector/submodules/ipselector_ipselector_cpu.v" 1401 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689790737373 ""} { "Info" "ISGN_ENTITY_NAME" "13 ipselector_ipselector_cpu_nios2_oci_fifo " "Found entity 13: ipselector_ipselector_cpu_nios2_oci_fifo" {  } { { "db/ip/ipselector/submodules/ipselector_ipselector_cpu.v" "" { Text "C:/Users/minut/Desktop/projects/Clasificare-imagini-pe-FPGA--NIOS-II-/ipselector/db/ip/ipselector/submodules/ipselector_ipselector_cpu.v" 1448 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689790737373 ""} { "Info" "ISGN_ENTITY_NAME" "14 ipselector_ipselector_cpu_nios2_oci_pib " "Found entity 14: ipselector_ipselector_cpu_nios2_oci_pib" {  } { { "db/ip/ipselector/submodules/ipselector_ipselector_cpu.v" "" { Text "C:/Users/minut/Desktop/projects/Clasificare-imagini-pe-FPGA--NIOS-II-/ipselector/db/ip/ipselector/submodules/ipselector_ipselector_cpu.v" 1934 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689790737373 ""} { "Info" "ISGN_ENTITY_NAME" "15 ipselector_ipselector_cpu_nios2_oci_im " "Found entity 15: ipselector_ipselector_cpu_nios2_oci_im" {  } { { "db/ip/ipselector/submodules/ipselector_ipselector_cpu.v" "" { Text "C:/Users/minut/Desktop/projects/Clasificare-imagini-pe-FPGA--NIOS-II-/ipselector/db/ip/ipselector/submodules/ipselector_ipselector_cpu.v" 1957 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689790737373 ""} { "Info" "ISGN_ENTITY_NAME" "16 ipselector_ipselector_cpu_nios2_performance_monitors " "Found entity 16: ipselector_ipselector_cpu_nios2_performance_monitors" {  } { { "db/ip/ipselector/submodules/ipselector_ipselector_cpu.v" "" { Text "C:/Users/minut/Desktop/projects/Clasificare-imagini-pe-FPGA--NIOS-II-/ipselector/db/ip/ipselector/submodules/ipselector_ipselector_cpu.v" 2027 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689790737373 ""} { "Info" "ISGN_ENTITY_NAME" "17 ipselector_ipselector_cpu_nios2_avalon_reg " "Found entity 17: ipselector_ipselector_cpu_nios2_avalon_reg" {  } { { "db/ip/ipselector/submodules/ipselector_ipselector_cpu.v" "" { Text "C:/Users/minut/Desktop/projects/Clasificare-imagini-pe-FPGA--NIOS-II-/ipselector/db/ip/ipselector/submodules/ipselector_ipselector_cpu.v" 2044 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689790737373 ""} { "Info" "ISGN_ENTITY_NAME" "18 ipselector_ipselector_cpu_ociram_sp_ram_module " "Found entity 18: ipselector_ipselector_cpu_ociram_sp_ram_module" {  } { { "db/ip/ipselector/submodules/ipselector_ipselector_cpu.v" "" { Text "C:/Users/minut/Desktop/projects/Clasificare-imagini-pe-FPGA--NIOS-II-/ipselector/db/ip/ipselector/submodules/ipselector_ipselector_cpu.v" 2137 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689790737373 ""} { "Info" "ISGN_ENTITY_NAME" "19 ipselector_ipselector_cpu_nios2_ocimem " "Found entity 19: ipselector_ipselector_cpu_nios2_ocimem" {  } { { "db/ip/ipselector/submodules/ipselector_ipselector_cpu.v" "" { Text "C:/Users/minut/Desktop/projects/Clasificare-imagini-pe-FPGA--NIOS-II-/ipselector/db/ip/ipselector/submodules/ipselector_ipselector_cpu.v" 2202 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689790737373 ""} { "Info" "ISGN_ENTITY_NAME" "20 ipselector_ipselector_cpu_nios2_oci " "Found entity 20: ipselector_ipselector_cpu_nios2_oci" {  } { { "db/ip/ipselector/submodules/ipselector_ipselector_cpu.v" "" { Text "C:/Users/minut/Desktop/projects/Clasificare-imagini-pe-FPGA--NIOS-II-/ipselector/db/ip/ipselector/submodules/ipselector_ipselector_cpu.v" 2383 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689790737373 ""} { "Info" "ISGN_ENTITY_NAME" "21 ipselector_ipselector_cpu " "Found entity 21: ipselector_ipselector_cpu" {  } { { "db/ip/ipselector/submodules/ipselector_ipselector_cpu.v" "" { Text "C:/Users/minut/Desktop/projects/Clasificare-imagini-pe-FPGA--NIOS-II-/ipselector/db/ip/ipselector/submodules/ipselector_ipselector_cpu.v" 2855 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689790737373 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689790737373 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/ipselector/submodules/ipselector_ipselector_cpu_debug_slave_sysclk.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/ipselector/submodules/ipselector_ipselector_cpu_debug_slave_sysclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 ipselector_ipselector_cpu_debug_slave_sysclk " "Found entity 1: ipselector_ipselector_cpu_debug_slave_sysclk" {  } { { "db/ip/ipselector/submodules/ipselector_ipselector_cpu_debug_slave_sysclk.v" "" { Text "C:/Users/minut/Desktop/projects/Clasificare-imagini-pe-FPGA--NIOS-II-/ipselector/db/ip/ipselector/submodules/ipselector_ipselector_cpu_debug_slave_sysclk.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689790737376 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689790737376 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/ipselector/submodules/ipselector_ipselector_cpu_debug_slave_tck.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/ipselector/submodules/ipselector_ipselector_cpu_debug_slave_tck.v" { { "Info" "ISGN_ENTITY_NAME" "1 ipselector_ipselector_cpu_debug_slave_tck " "Found entity 1: ipselector_ipselector_cpu_debug_slave_tck" {  } { { "db/ip/ipselector/submodules/ipselector_ipselector_cpu_debug_slave_tck.v" "" { Text "C:/Users/minut/Desktop/projects/Clasificare-imagini-pe-FPGA--NIOS-II-/ipselector/db/ip/ipselector/submodules/ipselector_ipselector_cpu_debug_slave_tck.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689790737388 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689790737388 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/ipselector/submodules/ipselector_ipselector_cpu_debug_slave_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/ipselector/submodules/ipselector_ipselector_cpu_debug_slave_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 ipselector_ipselector_cpu_debug_slave_wrapper " "Found entity 1: ipselector_ipselector_cpu_debug_slave_wrapper" {  } { { "db/ip/ipselector/submodules/ipselector_ipselector_cpu_debug_slave_wrapper.v" "" { Text "C:/Users/minut/Desktop/projects/Clasificare-imagini-pe-FPGA--NIOS-II-/ipselector/db/ip/ipselector/submodules/ipselector_ipselector_cpu_debug_slave_wrapper.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689790737399 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689790737399 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/ipselector/submodules/ipselector_ipselector_cpu_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/ipselector/submodules/ipselector_ipselector_cpu_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 ipselector_ipselector_cpu_test_bench " "Found entity 1: ipselector_ipselector_cpu_test_bench" {  } { { "db/ip/ipselector/submodules/ipselector_ipselector_cpu_test_bench.v" "" { Text "C:/Users/minut/Desktop/projects/Clasificare-imagini-pe-FPGA--NIOS-II-/ipselector/db/ip/ipselector/submodules/ipselector_ipselector_cpu_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689790737412 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689790737412 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/ipselector/submodules/ipselector_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/ipselector/submodules/ipselector_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ipselector_irq_mapper " "Found entity 1: ipselector_irq_mapper" {  } { { "db/ip/ipselector/submodules/ipselector_irq_mapper.sv" "" { Text "C:/Users/minut/Desktop/projects/Clasificare-imagini-pe-FPGA--NIOS-II-/ipselector/db/ip/ipselector/submodules/ipselector_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689790737415 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689790737415 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/ipselector/submodules/ipselector_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/ipselector/submodules/ipselector_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 ipselector_mm_interconnect_0 " "Found entity 1: ipselector_mm_interconnect_0" {  } { { "db/ip/ipselector/submodules/ipselector_mm_interconnect_0.v" "" { Text "C:/Users/minut/Desktop/projects/Clasificare-imagini-pe-FPGA--NIOS-II-/ipselector/db/ip/ipselector/submodules/ipselector_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689790737440 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689790737440 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/ipselector/submodules/ipselector_mm_interconnect_0_avalon_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/ipselector/submodules/ipselector_mm_interconnect_0_avalon_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 ipselector_mm_interconnect_0_avalon_st_adapter " "Found entity 1: ipselector_mm_interconnect_0_avalon_st_adapter" {  } { { "db/ip/ipselector/submodules/ipselector_mm_interconnect_0_avalon_st_adapter.v" "" { Text "C:/Users/minut/Desktop/projects/Clasificare-imagini-pe-FPGA--NIOS-II-/ipselector/db/ip/ipselector/submodules/ipselector_mm_interconnect_0_avalon_st_adapter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689790737443 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689790737443 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/ipselector/submodules/ipselector_mm_interconnect_0_avalon_st_adapter_001.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/ipselector/submodules/ipselector_mm_interconnect_0_avalon_st_adapter_001.v" { { "Info" "ISGN_ENTITY_NAME" "1 ipselector_mm_interconnect_0_avalon_st_adapter_001 " "Found entity 1: ipselector_mm_interconnect_0_avalon_st_adapter_001" {  } { { "db/ip/ipselector/submodules/ipselector_mm_interconnect_0_avalon_st_adapter_001.v" "" { Text "C:/Users/minut/Desktop/projects/Clasificare-imagini-pe-FPGA--NIOS-II-/ipselector/db/ip/ipselector/submodules/ipselector_mm_interconnect_0_avalon_st_adapter_001.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689790737446 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689790737446 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/ipselector/submodules/ipselector_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/ipselector/submodules/ipselector_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ipselector_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0 " "Found entity 1: ipselector_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0" {  } { { "db/ip/ipselector/submodules/ipselector_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0.sv" "" { Text "C:/Users/minut/Desktop/projects/Clasificare-imagini-pe-FPGA--NIOS-II-/ipselector/db/ip/ipselector/submodules/ipselector_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689790737449 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689790737449 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/ipselector/submodules/ipselector_mm_interconnect_0_avalon_st_adapter_003.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/ipselector/submodules/ipselector_mm_interconnect_0_avalon_st_adapter_003.v" { { "Info" "ISGN_ENTITY_NAME" "1 ipselector_mm_interconnect_0_avalon_st_adapter_003 " "Found entity 1: ipselector_mm_interconnect_0_avalon_st_adapter_003" {  } { { "db/ip/ipselector/submodules/ipselector_mm_interconnect_0_avalon_st_adapter_003.v" "" { Text "C:/Users/minut/Desktop/projects/Clasificare-imagini-pe-FPGA--NIOS-II-/ipselector/db/ip/ipselector/submodules/ipselector_mm_interconnect_0_avalon_st_adapter_003.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689790737453 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689790737453 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/ipselector/submodules/ipselector_mm_interconnect_0_avalon_st_adapter_003_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/ipselector/submodules/ipselector_mm_interconnect_0_avalon_st_adapter_003_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ipselector_mm_interconnect_0_avalon_st_adapter_003_error_adapter_0 " "Found entity 1: ipselector_mm_interconnect_0_avalon_st_adapter_003_error_adapter_0" {  } { { "db/ip/ipselector/submodules/ipselector_mm_interconnect_0_avalon_st_adapter_003_error_adapter_0.sv" "" { Text "C:/Users/minut/Desktop/projects/Clasificare-imagini-pe-FPGA--NIOS-II-/ipselector/db/ip/ipselector/submodules/ipselector_mm_interconnect_0_avalon_st_adapter_003_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689790737456 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689790737456 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/ipselector/submodules/ipselector_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/ipselector/submodules/ipselector_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ipselector_mm_interconnect_0_avalon_st_adapter_error_adapter_0 " "Found entity 1: ipselector_mm_interconnect_0_avalon_st_adapter_error_adapter_0" {  } { { "db/ip/ipselector/submodules/ipselector_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" "" { Text "C:/Users/minut/Desktop/projects/Clasificare-imagini-pe-FPGA--NIOS-II-/ipselector/db/ip/ipselector/submodules/ipselector_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689790737466 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689790737466 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/ipselector/submodules/ipselector_mm_interconnect_0_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/ipselector/submodules/ipselector_mm_interconnect_0_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ipselector_mm_interconnect_0_cmd_demux " "Found entity 1: ipselector_mm_interconnect_0_cmd_demux" {  } { { "db/ip/ipselector/submodules/ipselector_mm_interconnect_0_cmd_demux.sv" "" { Text "C:/Users/minut/Desktop/projects/Clasificare-imagini-pe-FPGA--NIOS-II-/ipselector/db/ip/ipselector/submodules/ipselector_mm_interconnect_0_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689790737470 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689790737470 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/ipselector/submodules/ipselector_mm_interconnect_0_cmd_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/ipselector/submodules/ipselector_mm_interconnect_0_cmd_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ipselector_mm_interconnect_0_cmd_demux_001 " "Found entity 1: ipselector_mm_interconnect_0_cmd_demux_001" {  } { { "db/ip/ipselector/submodules/ipselector_mm_interconnect_0_cmd_demux_001.sv" "" { Text "C:/Users/minut/Desktop/projects/Clasificare-imagini-pe-FPGA--NIOS-II-/ipselector/db/ip/ipselector/submodules/ipselector_mm_interconnect_0_cmd_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689790737473 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689790737473 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/ipselector/submodules/ipselector_mm_interconnect_0_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/ipselector/submodules/ipselector_mm_interconnect_0_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ipselector_mm_interconnect_0_cmd_mux " "Found entity 1: ipselector_mm_interconnect_0_cmd_mux" {  } { { "db/ip/ipselector/submodules/ipselector_mm_interconnect_0_cmd_mux.sv" "" { Text "C:/Users/minut/Desktop/projects/Clasificare-imagini-pe-FPGA--NIOS-II-/ipselector/db/ip/ipselector/submodules/ipselector_mm_interconnect_0_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689790737483 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689790737483 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/ipselector/submodules/ipselector_mm_interconnect_0_cmd_mux_002.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/ipselector/submodules/ipselector_mm_interconnect_0_cmd_mux_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ipselector_mm_interconnect_0_cmd_mux_002 " "Found entity 1: ipselector_mm_interconnect_0_cmd_mux_002" {  } { { "db/ip/ipselector/submodules/ipselector_mm_interconnect_0_cmd_mux_002.sv" "" { Text "C:/Users/minut/Desktop/projects/Clasificare-imagini-pe-FPGA--NIOS-II-/ipselector/db/ip/ipselector/submodules/ipselector_mm_interconnect_0_cmd_mux_002.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689790737496 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689790737496 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel ipselector_mm_interconnect_0_router.sv(48) " "Verilog HDL Declaration information at ipselector_mm_interconnect_0_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/ipselector/submodules/ipselector_mm_interconnect_0_router.sv" "" { Text "C:/Users/minut/Desktop/projects/Clasificare-imagini-pe-FPGA--NIOS-II-/ipselector/db/ip/ipselector/submodules/ipselector_mm_interconnect_0_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1689790737506 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel ipselector_mm_interconnect_0_router.sv(49) " "Verilog HDL Declaration information at ipselector_mm_interconnect_0_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/ipselector/submodules/ipselector_mm_interconnect_0_router.sv" "" { Text "C:/Users/minut/Desktop/projects/Clasificare-imagini-pe-FPGA--NIOS-II-/ipselector/db/ip/ipselector/submodules/ipselector_mm_interconnect_0_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1689790737507 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/ipselector/submodules/ipselector_mm_interconnect_0_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/ipselector/submodules/ipselector_mm_interconnect_0_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ipselector_mm_interconnect_0_router_default_decode " "Found entity 1: ipselector_mm_interconnect_0_router_default_decode" {  } { { "db/ip/ipselector/submodules/ipselector_mm_interconnect_0_router.sv" "" { Text "C:/Users/minut/Desktop/projects/Clasificare-imagini-pe-FPGA--NIOS-II-/ipselector/db/ip/ipselector/submodules/ipselector_mm_interconnect_0_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689790737508 ""} { "Info" "ISGN_ENTITY_NAME" "2 ipselector_mm_interconnect_0_router " "Found entity 2: ipselector_mm_interconnect_0_router" {  } { { "db/ip/ipselector/submodules/ipselector_mm_interconnect_0_router.sv" "" { Text "C:/Users/minut/Desktop/projects/Clasificare-imagini-pe-FPGA--NIOS-II-/ipselector/db/ip/ipselector/submodules/ipselector_mm_interconnect_0_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689790737508 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689790737508 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel ipselector_mm_interconnect_0_router_001.sv(48) " "Verilog HDL Declaration information at ipselector_mm_interconnect_0_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/ipselector/submodules/ipselector_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/minut/Desktop/projects/Clasificare-imagini-pe-FPGA--NIOS-II-/ipselector/db/ip/ipselector/submodules/ipselector_mm_interconnect_0_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1689790737510 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel ipselector_mm_interconnect_0_router_001.sv(49) " "Verilog HDL Declaration information at ipselector_mm_interconnect_0_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/ipselector/submodules/ipselector_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/minut/Desktop/projects/Clasificare-imagini-pe-FPGA--NIOS-II-/ipselector/db/ip/ipselector/submodules/ipselector_mm_interconnect_0_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1689790737510 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/ipselector/submodules/ipselector_mm_interconnect_0_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/ipselector/submodules/ipselector_mm_interconnect_0_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ipselector_mm_interconnect_0_router_001_default_decode " "Found entity 1: ipselector_mm_interconnect_0_router_001_default_decode" {  } { { "db/ip/ipselector/submodules/ipselector_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/minut/Desktop/projects/Clasificare-imagini-pe-FPGA--NIOS-II-/ipselector/db/ip/ipselector/submodules/ipselector_mm_interconnect_0_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689790737511 ""} { "Info" "ISGN_ENTITY_NAME" "2 ipselector_mm_interconnect_0_router_001 " "Found entity 2: ipselector_mm_interconnect_0_router_001" {  } { { "db/ip/ipselector/submodules/ipselector_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/minut/Desktop/projects/Clasificare-imagini-pe-FPGA--NIOS-II-/ipselector/db/ip/ipselector/submodules/ipselector_mm_interconnect_0_router_001.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689790737511 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689790737511 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel ipselector_mm_interconnect_0_router_002.sv(48) " "Verilog HDL Declaration information at ipselector_mm_interconnect_0_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/ipselector/submodules/ipselector_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/minut/Desktop/projects/Clasificare-imagini-pe-FPGA--NIOS-II-/ipselector/db/ip/ipselector/submodules/ipselector_mm_interconnect_0_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1689790737513 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel ipselector_mm_interconnect_0_router_002.sv(49) " "Verilog HDL Declaration information at ipselector_mm_interconnect_0_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/ipselector/submodules/ipselector_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/minut/Desktop/projects/Clasificare-imagini-pe-FPGA--NIOS-II-/ipselector/db/ip/ipselector/submodules/ipselector_mm_interconnect_0_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1689790737513 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/ipselector/submodules/ipselector_mm_interconnect_0_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/ipselector/submodules/ipselector_mm_interconnect_0_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ipselector_mm_interconnect_0_router_002_default_decode " "Found entity 1: ipselector_mm_interconnect_0_router_002_default_decode" {  } { { "db/ip/ipselector/submodules/ipselector_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/minut/Desktop/projects/Clasificare-imagini-pe-FPGA--NIOS-II-/ipselector/db/ip/ipselector/submodules/ipselector_mm_interconnect_0_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689790737514 ""} { "Info" "ISGN_ENTITY_NAME" "2 ipselector_mm_interconnect_0_router_002 " "Found entity 2: ipselector_mm_interconnect_0_router_002" {  } { { "db/ip/ipselector/submodules/ipselector_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/minut/Desktop/projects/Clasificare-imagini-pe-FPGA--NIOS-II-/ipselector/db/ip/ipselector/submodules/ipselector_mm_interconnect_0_router_002.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689790737514 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689790737514 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel ipselector_mm_interconnect_0_router_003.sv(48) " "Verilog HDL Declaration information at ipselector_mm_interconnect_0_router_003.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/ipselector/submodules/ipselector_mm_interconnect_0_router_003.sv" "" { Text "C:/Users/minut/Desktop/projects/Clasificare-imagini-pe-FPGA--NIOS-II-/ipselector/db/ip/ipselector/submodules/ipselector_mm_interconnect_0_router_003.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1689790737516 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel ipselector_mm_interconnect_0_router_003.sv(49) " "Verilog HDL Declaration information at ipselector_mm_interconnect_0_router_003.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/ipselector/submodules/ipselector_mm_interconnect_0_router_003.sv" "" { Text "C:/Users/minut/Desktop/projects/Clasificare-imagini-pe-FPGA--NIOS-II-/ipselector/db/ip/ipselector/submodules/ipselector_mm_interconnect_0_router_003.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1689790737516 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/ipselector/submodules/ipselector_mm_interconnect_0_router_003.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/ipselector/submodules/ipselector_mm_interconnect_0_router_003.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ipselector_mm_interconnect_0_router_003_default_decode " "Found entity 1: ipselector_mm_interconnect_0_router_003_default_decode" {  } { { "db/ip/ipselector/submodules/ipselector_mm_interconnect_0_router_003.sv" "" { Text "C:/Users/minut/Desktop/projects/Clasificare-imagini-pe-FPGA--NIOS-II-/ipselector/db/ip/ipselector/submodules/ipselector_mm_interconnect_0_router_003.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689790737518 ""} { "Info" "ISGN_ENTITY_NAME" "2 ipselector_mm_interconnect_0_router_003 " "Found entity 2: ipselector_mm_interconnect_0_router_003" {  } { { "db/ip/ipselector/submodules/ipselector_mm_interconnect_0_router_003.sv" "" { Text "C:/Users/minut/Desktop/projects/Clasificare-imagini-pe-FPGA--NIOS-II-/ipselector/db/ip/ipselector/submodules/ipselector_mm_interconnect_0_router_003.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689790737518 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689790737518 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel ipselector_mm_interconnect_0_router_004.sv(48) " "Verilog HDL Declaration information at ipselector_mm_interconnect_0_router_004.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/ipselector/submodules/ipselector_mm_interconnect_0_router_004.sv" "" { Text "C:/Users/minut/Desktop/projects/Clasificare-imagini-pe-FPGA--NIOS-II-/ipselector/db/ip/ipselector/submodules/ipselector_mm_interconnect_0_router_004.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1689790737519 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel ipselector_mm_interconnect_0_router_004.sv(49) " "Verilog HDL Declaration information at ipselector_mm_interconnect_0_router_004.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/ipselector/submodules/ipselector_mm_interconnect_0_router_004.sv" "" { Text "C:/Users/minut/Desktop/projects/Clasificare-imagini-pe-FPGA--NIOS-II-/ipselector/db/ip/ipselector/submodules/ipselector_mm_interconnect_0_router_004.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1689790737520 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/ipselector/submodules/ipselector_mm_interconnect_0_router_004.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/ipselector/submodules/ipselector_mm_interconnect_0_router_004.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ipselector_mm_interconnect_0_router_004_default_decode " "Found entity 1: ipselector_mm_interconnect_0_router_004_default_decode" {  } { { "db/ip/ipselector/submodules/ipselector_mm_interconnect_0_router_004.sv" "" { Text "C:/Users/minut/Desktop/projects/Clasificare-imagini-pe-FPGA--NIOS-II-/ipselector/db/ip/ipselector/submodules/ipselector_mm_interconnect_0_router_004.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689790737521 ""} { "Info" "ISGN_ENTITY_NAME" "2 ipselector_mm_interconnect_0_router_004 " "Found entity 2: ipselector_mm_interconnect_0_router_004" {  } { { "db/ip/ipselector/submodules/ipselector_mm_interconnect_0_router_004.sv" "" { Text "C:/Users/minut/Desktop/projects/Clasificare-imagini-pe-FPGA--NIOS-II-/ipselector/db/ip/ipselector/submodules/ipselector_mm_interconnect_0_router_004.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689790737521 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689790737521 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel ipselector_mm_interconnect_0_router_005.sv(48) " "Verilog HDL Declaration information at ipselector_mm_interconnect_0_router_005.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/ipselector/submodules/ipselector_mm_interconnect_0_router_005.sv" "" { Text "C:/Users/minut/Desktop/projects/Clasificare-imagini-pe-FPGA--NIOS-II-/ipselector/db/ip/ipselector/submodules/ipselector_mm_interconnect_0_router_005.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1689790737523 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel ipselector_mm_interconnect_0_router_005.sv(49) " "Verilog HDL Declaration information at ipselector_mm_interconnect_0_router_005.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/ipselector/submodules/ipselector_mm_interconnect_0_router_005.sv" "" { Text "C:/Users/minut/Desktop/projects/Clasificare-imagini-pe-FPGA--NIOS-II-/ipselector/db/ip/ipselector/submodules/ipselector_mm_interconnect_0_router_005.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1689790737523 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/ipselector/submodules/ipselector_mm_interconnect_0_router_005.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/ipselector/submodules/ipselector_mm_interconnect_0_router_005.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ipselector_mm_interconnect_0_router_005_default_decode " "Found entity 1: ipselector_mm_interconnect_0_router_005_default_decode" {  } { { "db/ip/ipselector/submodules/ipselector_mm_interconnect_0_router_005.sv" "" { Text "C:/Users/minut/Desktop/projects/Clasificare-imagini-pe-FPGA--NIOS-II-/ipselector/db/ip/ipselector/submodules/ipselector_mm_interconnect_0_router_005.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689790737524 ""} { "Info" "ISGN_ENTITY_NAME" "2 ipselector_mm_interconnect_0_router_005 " "Found entity 2: ipselector_mm_interconnect_0_router_005" {  } { { "db/ip/ipselector/submodules/ipselector_mm_interconnect_0_router_005.sv" "" { Text "C:/Users/minut/Desktop/projects/Clasificare-imagini-pe-FPGA--NIOS-II-/ipselector/db/ip/ipselector/submodules/ipselector_mm_interconnect_0_router_005.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689790737524 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689790737524 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/ipselector/submodules/ipselector_mm_interconnect_0_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/ipselector/submodules/ipselector_mm_interconnect_0_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ipselector_mm_interconnect_0_rsp_demux " "Found entity 1: ipselector_mm_interconnect_0_rsp_demux" {  } { { "db/ip/ipselector/submodules/ipselector_mm_interconnect_0_rsp_demux.sv" "" { Text "C:/Users/minut/Desktop/projects/Clasificare-imagini-pe-FPGA--NIOS-II-/ipselector/db/ip/ipselector/submodules/ipselector_mm_interconnect_0_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689790737534 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689790737534 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/ipselector/submodules/ipselector_mm_interconnect_0_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/ipselector/submodules/ipselector_mm_interconnect_0_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ipselector_mm_interconnect_0_rsp_mux " "Found entity 1: ipselector_mm_interconnect_0_rsp_mux" {  } { { "db/ip/ipselector/submodules/ipselector_mm_interconnect_0_rsp_mux.sv" "" { Text "C:/Users/minut/Desktop/projects/Clasificare-imagini-pe-FPGA--NIOS-II-/ipselector/db/ip/ipselector/submodules/ipselector_mm_interconnect_0_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689790737546 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689790737546 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/ipselector/submodules/ipselector_mm_interconnect_0_rsp_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/ipselector/submodules/ipselector_mm_interconnect_0_rsp_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ipselector_mm_interconnect_0_rsp_mux_001 " "Found entity 1: ipselector_mm_interconnect_0_rsp_mux_001" {  } { { "db/ip/ipselector/submodules/ipselector_mm_interconnect_0_rsp_mux_001.sv" "" { Text "C:/Users/minut/Desktop/projects/Clasificare-imagini-pe-FPGA--NIOS-II-/ipselector/db/ip/ipselector/submodules/ipselector_mm_interconnect_0_rsp_mux_001.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689790737559 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689790737559 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/ipselector/submodules/ipselector_sdram.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/ipselector/submodules/ipselector_sdram.v" { { "Info" "ISGN_ENTITY_NAME" "1 ipselector_sdram " "Found entity 1: ipselector_sdram" {  } { { "db/ip/ipselector/submodules/ipselector_sdram.v" "" { Text "C:/Users/minut/Desktop/projects/Clasificare-imagini-pe-FPGA--NIOS-II-/ipselector/db/ip/ipselector/submodules/ipselector_sdram.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689790737563 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689790737563 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/ipselector/submodules/ipselector_seg7.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/ipselector/submodules/ipselector_seg7.v" { { "Info" "ISGN_ENTITY_NAME" "1 ipselector_seg7 " "Found entity 1: ipselector_seg7" {  } { { "db/ip/ipselector/submodules/ipselector_seg7.v" "" { Text "C:/Users/minut/Desktop/projects/Clasificare-imagini-pe-FPGA--NIOS-II-/ipselector/db/ip/ipselector/submodules/ipselector_seg7.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689790737566 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689790737566 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/ipselector/submodules/tops.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/ipselector/submodules/tops.sv" { { "Info" "ISGN_ENTITY_NAME" "1 tops " "Found entity 1: tops" {  } { { "db/ip/ipselector/submodules/tops.sv" "" { Text "C:/Users/minut/Desktop/projects/Clasificare-imagini-pe-FPGA--NIOS-II-/ipselector/db/ip/ipselector/submodules/tops.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689790737569 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689790737569 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "ipselector " "Elaborating entity \"ipselector\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1689790737785 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ipselector_button ipselector_button:button " "Elaborating entity \"ipselector_button\" for hierarchy \"ipselector_button:button\"" {  } { { "db/ip/ipselector/ipselector.v" "button" { Text "C:/Users/minut/Desktop/projects/Clasificare-imagini-pe-FPGA--NIOS-II-/ipselector/db/ip/ipselector/ipselector.v" 70 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689790737789 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ipselector_debug ipselector_debug:debug " "Elaborating entity \"ipselector_debug\" for hierarchy \"ipselector_debug:debug\"" {  } { { "db/ip/ipselector/ipselector.v" "debug" { Text "C:/Users/minut/Desktop/projects/Clasificare-imagini-pe-FPGA--NIOS-II-/ipselector/db/ip/ipselector/ipselector.v" 83 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689790737791 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ipselector_debug_scfifo_w ipselector_debug:debug\|ipselector_debug_scfifo_w:the_ipselector_debug_scfifo_w " "Elaborating entity \"ipselector_debug_scfifo_w\" for hierarchy \"ipselector_debug:debug\|ipselector_debug_scfifo_w:the_ipselector_debug_scfifo_w\"" {  } { { "db/ip/ipselector/submodules/ipselector_debug.v" "the_ipselector_debug_scfifo_w" { Text "C:/Users/minut/Desktop/projects/Clasificare-imagini-pe-FPGA--NIOS-II-/ipselector/db/ip/ipselector/submodules/ipselector_debug.v" 420 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689790737793 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo ipselector_debug:debug\|ipselector_debug_scfifo_w:the_ipselector_debug_scfifo_w\|scfifo:wfifo " "Elaborating entity \"scfifo\" for hierarchy \"ipselector_debug:debug\|ipselector_debug_scfifo_w:the_ipselector_debug_scfifo_w\|scfifo:wfifo\"" {  } { { "db/ip/ipselector/submodules/ipselector_debug.v" "wfifo" { Text "C:/Users/minut/Desktop/projects/Clasificare-imagini-pe-FPGA--NIOS-II-/ipselector/db/ip/ipselector/submodules/ipselector_debug.v" 139 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689790737977 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ipselector_debug:debug\|ipselector_debug_scfifo_w:the_ipselector_debug_scfifo_w\|scfifo:wfifo " "Elaborated megafunction instantiation \"ipselector_debug:debug\|ipselector_debug_scfifo_w:the_ipselector_debug_scfifo_w\|scfifo:wfifo\"" {  } { { "db/ip/ipselector/submodules/ipselector_debug.v" "" { Text "C:/Users/minut/Desktop/projects/Clasificare-imagini-pe-FPGA--NIOS-II-/ipselector/db/ip/ipselector/submodules/ipselector_debug.v" 139 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689790737977 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ipselector_debug:debug\|ipselector_debug_scfifo_w:the_ipselector_debug_scfifo_w\|scfifo:wfifo " "Instantiated megafunction \"ipselector_debug:debug\|ipselector_debug_scfifo_w:the_ipselector_debug_scfifo_w\|scfifo:wfifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint RAM_BLOCK_TYPE=AUTO " "Parameter \"lpm_hint\" = \"RAM_BLOCK_TYPE=AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689790737978 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 64 " "Parameter \"lpm_numwords\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689790737978 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689790737978 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689790737978 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689790737978 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 6 " "Parameter \"lpm_widthu\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689790737978 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689790737978 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689790737978 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689790737978 ""}  } { { "db/ip/ipselector/submodules/ipselector_debug.v" "" { Text "C:/Users/minut/Desktop/projects/Clasificare-imagini-pe-FPGA--NIOS-II-/ipselector/db/ip/ipselector/submodules/ipselector_debug.v" 139 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1689790737978 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_9621.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_9621.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_9621 " "Found entity 1: scfifo_9621" {  } { { "db/scfifo_9621.tdf" "" { Text "C:/Users/minut/Desktop/projects/Clasificare-imagini-pe-FPGA--NIOS-II-/ipselector/db/scfifo_9621.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689790738024 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689790738024 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_9621 ipselector_debug:debug\|ipselector_debug_scfifo_w:the_ipselector_debug_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated " "Elaborating entity \"scfifo_9621\" for hierarchy \"ipselector_debug:debug\|ipselector_debug_scfifo_w:the_ipselector_debug_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689790738025 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_bb01.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_bb01.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_bb01 " "Found entity 1: a_dpfifo_bb01" {  } { { "db/a_dpfifo_bb01.tdf" "" { Text "C:/Users/minut/Desktop/projects/Clasificare-imagini-pe-FPGA--NIOS-II-/ipselector/db/a_dpfifo_bb01.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689790738039 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689790738039 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_bb01 ipselector_debug:debug\|ipselector_debug_scfifo_w:the_ipselector_debug_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo " "Elaborating entity \"a_dpfifo_bb01\" for hierarchy \"ipselector_debug:debug\|ipselector_debug_scfifo_w:the_ipselector_debug_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\"" {  } { { "db/scfifo_9621.tdf" "dpfifo" { Text "C:/Users/minut/Desktop/projects/Clasificare-imagini-pe-FPGA--NIOS-II-/ipselector/db/scfifo_9621.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689790738040 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_fefifo_7cf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_fefifo_7cf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_fefifo_7cf " "Found entity 1: a_fefifo_7cf" {  } { { "db/a_fefifo_7cf.tdf" "" { Text "C:/Users/minut/Desktop/projects/Clasificare-imagini-pe-FPGA--NIOS-II-/ipselector/db/a_fefifo_7cf.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689790738053 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689790738053 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_fefifo_7cf ipselector_debug:debug\|ipselector_debug_scfifo_w:the_ipselector_debug_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\|a_fefifo_7cf:fifo_state " "Elaborating entity \"a_fefifo_7cf\" for hierarchy \"ipselector_debug:debug\|ipselector_debug_scfifo_w:the_ipselector_debug_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\|a_fefifo_7cf:fifo_state\"" {  } { { "db/a_dpfifo_bb01.tdf" "fifo_state" { Text "C:/Users/minut/Desktop/projects/Clasificare-imagini-pe-FPGA--NIOS-II-/ipselector/db/a_dpfifo_bb01.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689790738054 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_337.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_337.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_337 " "Found entity 1: cntr_337" {  } { { "db/cntr_337.tdf" "" { Text "C:/Users/minut/Desktop/projects/Clasificare-imagini-pe-FPGA--NIOS-II-/ipselector/db/cntr_337.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689790738098 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689790738098 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_337 ipselector_debug:debug\|ipselector_debug_scfifo_w:the_ipselector_debug_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_337:count_usedw " "Elaborating entity \"cntr_337\" for hierarchy \"ipselector_debug:debug\|ipselector_debug_scfifo_w:the_ipselector_debug_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_337:count_usedw\"" {  } { { "db/a_fefifo_7cf.tdf" "count_usedw" { Text "C:/Users/minut/Desktop/projects/Clasificare-imagini-pe-FPGA--NIOS-II-/ipselector/db/a_fefifo_7cf.tdf" 39 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689790738099 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_dtn1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_dtn1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_dtn1 " "Found entity 1: altsyncram_dtn1" {  } { { "db/altsyncram_dtn1.tdf" "" { Text "C:/Users/minut/Desktop/projects/Clasificare-imagini-pe-FPGA--NIOS-II-/ipselector/db/altsyncram_dtn1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689790738146 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689790738146 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_dtn1 ipselector_debug:debug\|ipselector_debug_scfifo_w:the_ipselector_debug_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\|altsyncram_dtn1:FIFOram " "Elaborating entity \"altsyncram_dtn1\" for hierarchy \"ipselector_debug:debug\|ipselector_debug_scfifo_w:the_ipselector_debug_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\|altsyncram_dtn1:FIFOram\"" {  } { { "db/a_dpfifo_bb01.tdf" "FIFOram" { Text "C:/Users/minut/Desktop/projects/Clasificare-imagini-pe-FPGA--NIOS-II-/ipselector/db/a_dpfifo_bb01.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689790738148 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_n2b.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_n2b.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_n2b " "Found entity 1: cntr_n2b" {  } { { "db/cntr_n2b.tdf" "" { Text "C:/Users/minut/Desktop/projects/Clasificare-imagini-pe-FPGA--NIOS-II-/ipselector/db/cntr_n2b.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689790738191 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689790738191 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_n2b ipselector_debug:debug\|ipselector_debug_scfifo_w:the_ipselector_debug_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\|cntr_n2b:rd_ptr_count " "Elaborating entity \"cntr_n2b\" for hierarchy \"ipselector_debug:debug\|ipselector_debug_scfifo_w:the_ipselector_debug_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\|cntr_n2b:rd_ptr_count\"" {  } { { "db/a_dpfifo_bb01.tdf" "rd_ptr_count" { Text "C:/Users/minut/Desktop/projects/Clasificare-imagini-pe-FPGA--NIOS-II-/ipselector/db/a_dpfifo_bb01.tdf" 45 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689790738193 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ipselector_debug_scfifo_r ipselector_debug:debug\|ipselector_debug_scfifo_r:the_ipselector_debug_scfifo_r " "Elaborating entity \"ipselector_debug_scfifo_r\" for hierarchy \"ipselector_debug:debug\|ipselector_debug_scfifo_r:the_ipselector_debug_scfifo_r\"" {  } { { "db/ip/ipselector/submodules/ipselector_debug.v" "the_ipselector_debug_scfifo_r" { Text "C:/Users/minut/Desktop/projects/Clasificare-imagini-pe-FPGA--NIOS-II-/ipselector/db/ip/ipselector/submodules/ipselector_debug.v" 434 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689790738199 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_jtag_atlantic ipselector_debug:debug\|alt_jtag_atlantic:ipselector_debug_alt_jtag_atlantic " "Elaborating entity \"alt_jtag_atlantic\" for hierarchy \"ipselector_debug:debug\|alt_jtag_atlantic:ipselector_debug_alt_jtag_atlantic\"" {  } { { "db/ip/ipselector/submodules/ipselector_debug.v" "ipselector_debug_alt_jtag_atlantic" { Text "C:/Users/minut/Desktop/projects/Clasificare-imagini-pe-FPGA--NIOS-II-/ipselector/db/ip/ipselector/submodules/ipselector_debug.v" 569 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689790738472 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ipselector_debug:debug\|alt_jtag_atlantic:ipselector_debug_alt_jtag_atlantic " "Elaborated megafunction instantiation \"ipselector_debug:debug\|alt_jtag_atlantic:ipselector_debug_alt_jtag_atlantic\"" {  } { { "db/ip/ipselector/submodules/ipselector_debug.v" "" { Text "C:/Users/minut/Desktop/projects/Clasificare-imagini-pe-FPGA--NIOS-II-/ipselector/db/ip/ipselector/submodules/ipselector_debug.v" 569 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689790738473 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ipselector_debug:debug\|alt_jtag_atlantic:ipselector_debug_alt_jtag_atlantic " "Instantiated megafunction \"ipselector_debug:debug\|alt_jtag_atlantic:ipselector_debug_alt_jtag_atlantic\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "INSTANCE_ID 0 " "Parameter \"INSTANCE_ID\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689790738473 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_RXFIFO_DEPTH 6 " "Parameter \"LOG2_RXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689790738473 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_TXFIFO_DEPTH 6 " "Parameter \"LOG2_TXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689790738473 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_AUTO_INSTANCE_INDEX YES " "Parameter \"SLD_AUTO_INSTANCE_INDEX\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689790738473 ""}  } { { "db/ip/ipselector/submodules/ipselector_debug.v" "" { Text "C:/Users/minut/Desktop/projects/Clasificare-imagini-pe-FPGA--NIOS-II-/ipselector/db/ip/ipselector/submodules/ipselector_debug.v" 569 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1689790738473 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter ipselector_debug:debug\|alt_jtag_atlantic:ipselector_debug_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"ipselector_debug:debug\|alt_jtag_atlantic:ipselector_debug_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\"" {  } { { "alt_jtag_atlantic.v" "inst" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 276 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689790738961 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl ipselector_debug:debug\|alt_jtag_atlantic:ipselector_debug_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"ipselector_debug:debug\|alt_jtag_atlantic:ipselector_debug_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689790739074 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ipselector_ipselector ipselector_ipselector:ipselector " "Elaborating entity \"ipselector_ipselector\" for hierarchy \"ipselector_ipselector:ipselector\"" {  } { { "db/ip/ipselector/ipselector.v" "ipselector" { Text "C:/Users/minut/Desktop/projects/Clasificare-imagini-pe-FPGA--NIOS-II-/ipselector/db/ip/ipselector/ipselector.v" 112 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689790739107 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ipselector_ipselector_cpu ipselector_ipselector:ipselector\|ipselector_ipselector_cpu:cpu " "Elaborating entity \"ipselector_ipselector_cpu\" for hierarchy \"ipselector_ipselector:ipselector\|ipselector_ipselector_cpu:cpu\"" {  } { { "db/ip/ipselector/submodules/ipselector_ipselector.v" "cpu" { Text "C:/Users/minut/Desktop/projects/Clasificare-imagini-pe-FPGA--NIOS-II-/ipselector/db/ip/ipselector/submodules/ipselector_ipselector.v" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689790739110 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ipselector_ipselector_cpu_test_bench ipselector_ipselector:ipselector\|ipselector_ipselector_cpu:cpu\|ipselector_ipselector_cpu_test_bench:the_ipselector_ipselector_cpu_test_bench " "Elaborating entity \"ipselector_ipselector_cpu_test_bench\" for hierarchy \"ipselector_ipselector:ipselector\|ipselector_ipselector_cpu:cpu\|ipselector_ipselector_cpu_test_bench:the_ipselector_ipselector_cpu_test_bench\"" {  } { { "db/ip/ipselector/submodules/ipselector_ipselector_cpu.v" "the_ipselector_ipselector_cpu_test_bench" { Text "C:/Users/minut/Desktop/projects/Clasificare-imagini-pe-FPGA--NIOS-II-/ipselector/db/ip/ipselector/submodules/ipselector_ipselector_cpu.v" 3566 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689790739121 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ipselector_ipselector_cpu_register_bank_a_module ipselector_ipselector:ipselector\|ipselector_ipselector_cpu:cpu\|ipselector_ipselector_cpu_register_bank_a_module:ipselector_ipselector_cpu_register_bank_a " "Elaborating entity \"ipselector_ipselector_cpu_register_bank_a_module\" for hierarchy \"ipselector_ipselector:ipselector\|ipselector_ipselector_cpu:cpu\|ipselector_ipselector_cpu_register_bank_a_module:ipselector_ipselector_cpu_register_bank_a\"" {  } { { "db/ip/ipselector/submodules/ipselector_ipselector_cpu.v" "ipselector_ipselector_cpu_register_bank_a" { Text "C:/Users/minut/Desktop/projects/Clasificare-imagini-pe-FPGA--NIOS-II-/ipselector/db/ip/ipselector/submodules/ipselector_ipselector_cpu.v" 4082 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689790739123 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram ipselector_ipselector:ipselector\|ipselector_ipselector_cpu:cpu\|ipselector_ipselector_cpu_register_bank_a_module:ipselector_ipselector_cpu_register_bank_a\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"ipselector_ipselector:ipselector\|ipselector_ipselector_cpu:cpu\|ipselector_ipselector_cpu_register_bank_a_module:ipselector_ipselector_cpu_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "db/ip/ipselector/submodules/ipselector_ipselector_cpu.v" "the_altsyncram" { Text "C:/Users/minut/Desktop/projects/Clasificare-imagini-pe-FPGA--NIOS-II-/ipselector/db/ip/ipselector/submodules/ipselector_ipselector_cpu.v" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689790739165 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ipselector_ipselector:ipselector\|ipselector_ipselector_cpu:cpu\|ipselector_ipselector_cpu_register_bank_a_module:ipselector_ipselector_cpu_register_bank_a\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"ipselector_ipselector:ipselector\|ipselector_ipselector_cpu:cpu\|ipselector_ipselector_cpu_register_bank_a_module:ipselector_ipselector_cpu_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "db/ip/ipselector/submodules/ipselector_ipselector_cpu.v" "" { Text "C:/Users/minut/Desktop/projects/Clasificare-imagini-pe-FPGA--NIOS-II-/ipselector/db/ip/ipselector/submodules/ipselector_ipselector_cpu.v" 58 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689790739166 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ipselector_ipselector:ipselector\|ipselector_ipselector_cpu:cpu\|ipselector_ipselector_cpu_register_bank_a_module:ipselector_ipselector_cpu_register_bank_a\|altsyncram:the_altsyncram " "Instantiated megafunction \"ipselector_ipselector:ipselector\|ipselector_ipselector_cpu:cpu\|ipselector_ipselector_cpu_register_bank_a_module:ipselector_ipselector_cpu_register_bank_a\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689790739166 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689790739166 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689790739166 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689790739166 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 32 " "Parameter \"numwords_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689790739166 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689790739166 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689790739166 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689790739166 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689790739166 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689790739166 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689790739166 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689790739166 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689790739166 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 5 " "Parameter \"widthad_b\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689790739166 ""}  } { { "db/ip/ipselector/submodules/ipselector_ipselector_cpu.v" "" { Text "C:/Users/minut/Desktop/projects/Clasificare-imagini-pe-FPGA--NIOS-II-/ipselector/db/ip/ipselector/submodules/ipselector_ipselector_cpu.v" 58 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1689790739166 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_s0c1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_s0c1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_s0c1 " "Found entity 1: altsyncram_s0c1" {  } { { "db/altsyncram_s0c1.tdf" "" { Text "C:/Users/minut/Desktop/projects/Clasificare-imagini-pe-FPGA--NIOS-II-/ipselector/db/altsyncram_s0c1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689790739218 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689790739218 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_s0c1 ipselector_ipselector:ipselector\|ipselector_ipselector_cpu:cpu\|ipselector_ipselector_cpu_register_bank_a_module:ipselector_ipselector_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_s0c1:auto_generated " "Elaborating entity \"altsyncram_s0c1\" for hierarchy \"ipselector_ipselector:ipselector\|ipselector_ipselector_cpu:cpu\|ipselector_ipselector_cpu_register_bank_a_module:ipselector_ipselector_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_s0c1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689790739220 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ipselector_ipselector_cpu_register_bank_b_module ipselector_ipselector:ipselector\|ipselector_ipselector_cpu:cpu\|ipselector_ipselector_cpu_register_bank_b_module:ipselector_ipselector_cpu_register_bank_b " "Elaborating entity \"ipselector_ipselector_cpu_register_bank_b_module\" for hierarchy \"ipselector_ipselector:ipselector\|ipselector_ipselector_cpu:cpu\|ipselector_ipselector_cpu_register_bank_b_module:ipselector_ipselector_cpu_register_bank_b\"" {  } { { "db/ip/ipselector/submodules/ipselector_ipselector_cpu.v" "ipselector_ipselector_cpu_register_bank_b" { Text "C:/Users/minut/Desktop/projects/Clasificare-imagini-pe-FPGA--NIOS-II-/ipselector/db/ip/ipselector/submodules/ipselector_ipselector_cpu.v" 4100 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689790739225 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ipselector_ipselector_cpu_nios2_oci ipselector_ipselector:ipselector\|ipselector_ipselector_cpu:cpu\|ipselector_ipselector_cpu_nios2_oci:the_ipselector_ipselector_cpu_nios2_oci " "Elaborating entity \"ipselector_ipselector_cpu_nios2_oci\" for hierarchy \"ipselector_ipselector:ipselector\|ipselector_ipselector_cpu:cpu\|ipselector_ipselector_cpu_nios2_oci:the_ipselector_ipselector_cpu_nios2_oci\"" {  } { { "db/ip/ipselector/submodules/ipselector_ipselector_cpu.v" "the_ipselector_ipselector_cpu_nios2_oci" { Text "C:/Users/minut/Desktop/projects/Clasificare-imagini-pe-FPGA--NIOS-II-/ipselector/db/ip/ipselector/submodules/ipselector_ipselector_cpu.v" 4596 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689790739239 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ipselector_ipselector_cpu_nios2_oci_debug ipselector_ipselector:ipselector\|ipselector_ipselector_cpu:cpu\|ipselector_ipselector_cpu_nios2_oci:the_ipselector_ipselector_cpu_nios2_oci\|ipselector_ipselector_cpu_nios2_oci_debug:the_ipselector_ipselector_cpu_nios2_oci_debug " "Elaborating entity \"ipselector_ipselector_cpu_nios2_oci_debug\" for hierarchy \"ipselector_ipselector:ipselector\|ipselector_ipselector_cpu:cpu\|ipselector_ipselector_cpu_nios2_oci:the_ipselector_ipselector_cpu_nios2_oci\|ipselector_ipselector_cpu_nios2_oci_debug:the_ipselector_ipselector_cpu_nios2_oci_debug\"" {  } { { "db/ip/ipselector/submodules/ipselector_ipselector_cpu.v" "the_ipselector_ipselector_cpu_nios2_oci_debug" { Text "C:/Users/minut/Desktop/projects/Clasificare-imagini-pe-FPGA--NIOS-II-/ipselector/db/ip/ipselector/submodules/ipselector_ipselector_cpu.v" 2552 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689790739244 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer ipselector_ipselector:ipselector\|ipselector_ipselector_cpu:cpu\|ipselector_ipselector_cpu_nios2_oci:the_ipselector_ipselector_cpu_nios2_oci\|ipselector_ipselector_cpu_nios2_oci_debug:the_ipselector_ipselector_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborating entity \"altera_std_synchronizer\" for hierarchy \"ipselector_ipselector:ipselector\|ipselector_ipselector_cpu:cpu\|ipselector_ipselector_cpu_nios2_oci:the_ipselector_ipselector_cpu_nios2_oci\|ipselector_ipselector_cpu_nios2_oci_debug:the_ipselector_ipselector_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "db/ip/ipselector/submodules/ipselector_ipselector_cpu.v" "the_altera_std_synchronizer" { Text "C:/Users/minut/Desktop/projects/Clasificare-imagini-pe-FPGA--NIOS-II-/ipselector/db/ip/ipselector/submodules/ipselector_ipselector_cpu.v" 222 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689790739263 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ipselector_ipselector:ipselector\|ipselector_ipselector_cpu:cpu\|ipselector_ipselector_cpu_nios2_oci:the_ipselector_ipselector_cpu_nios2_oci\|ipselector_ipselector_cpu_nios2_oci_debug:the_ipselector_ipselector_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborated megafunction instantiation \"ipselector_ipselector:ipselector\|ipselector_ipselector_cpu:cpu\|ipselector_ipselector_cpu_nios2_oci:the_ipselector_ipselector_cpu_nios2_oci\|ipselector_ipselector_cpu_nios2_oci_debug:the_ipselector_ipselector_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "db/ip/ipselector/submodules/ipselector_ipselector_cpu.v" "" { Text "C:/Users/minut/Desktop/projects/Clasificare-imagini-pe-FPGA--NIOS-II-/ipselector/db/ip/ipselector/submodules/ipselector_ipselector_cpu.v" 222 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689790739263 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ipselector_ipselector:ipselector\|ipselector_ipselector_cpu:cpu\|ipselector_ipselector_cpu_nios2_oci:the_ipselector_ipselector_cpu_nios2_oci\|ipselector_ipselector_cpu_nios2_oci_debug:the_ipselector_ipselector_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Instantiated megafunction \"ipselector_ipselector:ipselector\|ipselector_ipselector_cpu:cpu\|ipselector_ipselector_cpu_nios2_oci:the_ipselector_ipselector_cpu_nios2_oci\|ipselector_ipselector_cpu_nios2_oci_debug:the_ipselector_ipselector_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "depth 2 " "Parameter \"depth\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689790739263 ""}  } { { "db/ip/ipselector/submodules/ipselector_ipselector_cpu.v" "" { Text "C:/Users/minut/Desktop/projects/Clasificare-imagini-pe-FPGA--NIOS-II-/ipselector/db/ip/ipselector/submodules/ipselector_ipselector_cpu.v" 222 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1689790739263 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ipselector_ipselector_cpu_nios2_oci_break ipselector_ipselector:ipselector\|ipselector_ipselector_cpu:cpu\|ipselector_ipselector_cpu_nios2_oci:the_ipselector_ipselector_cpu_nios2_oci\|ipselector_ipselector_cpu_nios2_oci_break:the_ipselector_ipselector_cpu_nios2_oci_break " "Elaborating entity \"ipselector_ipselector_cpu_nios2_oci_break\" for hierarchy \"ipselector_ipselector:ipselector\|ipselector_ipselector_cpu:cpu\|ipselector_ipselector_cpu_nios2_oci:the_ipselector_ipselector_cpu_nios2_oci\|ipselector_ipselector_cpu_nios2_oci_break:the_ipselector_ipselector_cpu_nios2_oci_break\"" {  } { { "db/ip/ipselector/submodules/ipselector_ipselector_cpu.v" "the_ipselector_ipselector_cpu_nios2_oci_break" { Text "C:/Users/minut/Desktop/projects/Clasificare-imagini-pe-FPGA--NIOS-II-/ipselector/db/ip/ipselector/submodules/ipselector_ipselector_cpu.v" 2582 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689790739267 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ipselector_ipselector_cpu_nios2_oci_xbrk ipselector_ipselector:ipselector\|ipselector_ipselector_cpu:cpu\|ipselector_ipselector_cpu_nios2_oci:the_ipselector_ipselector_cpu_nios2_oci\|ipselector_ipselector_cpu_nios2_oci_xbrk:the_ipselector_ipselector_cpu_nios2_oci_xbrk " "Elaborating entity \"ipselector_ipselector_cpu_nios2_oci_xbrk\" for hierarchy \"ipselector_ipselector:ipselector\|ipselector_ipselector_cpu:cpu\|ipselector_ipselector_cpu_nios2_oci:the_ipselector_ipselector_cpu_nios2_oci\|ipselector_ipselector_cpu_nios2_oci_xbrk:the_ipselector_ipselector_cpu_nios2_oci_xbrk\"" {  } { { "db/ip/ipselector/submodules/ipselector_ipselector_cpu.v" "the_ipselector_ipselector_cpu_nios2_oci_xbrk" { Text "C:/Users/minut/Desktop/projects/Clasificare-imagini-pe-FPGA--NIOS-II-/ipselector/db/ip/ipselector/submodules/ipselector_ipselector_cpu.v" 2603 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689790739270 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ipselector_ipselector_cpu_nios2_oci_dbrk ipselector_ipselector:ipselector\|ipselector_ipselector_cpu:cpu\|ipselector_ipselector_cpu_nios2_oci:the_ipselector_ipselector_cpu_nios2_oci\|ipselector_ipselector_cpu_nios2_oci_dbrk:the_ipselector_ipselector_cpu_nios2_oci_dbrk " "Elaborating entity \"ipselector_ipselector_cpu_nios2_oci_dbrk\" for hierarchy \"ipselector_ipselector:ipselector\|ipselector_ipselector_cpu:cpu\|ipselector_ipselector_cpu_nios2_oci:the_ipselector_ipselector_cpu_nios2_oci\|ipselector_ipselector_cpu_nios2_oci_dbrk:the_ipselector_ipselector_cpu_nios2_oci_dbrk\"" {  } { { "db/ip/ipselector/submodules/ipselector_ipselector_cpu.v" "the_ipselector_ipselector_cpu_nios2_oci_dbrk" { Text "C:/Users/minut/Desktop/projects/Clasificare-imagini-pe-FPGA--NIOS-II-/ipselector/db/ip/ipselector/submodules/ipselector_ipselector_cpu.v" 2629 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689790739273 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ipselector_ipselector_cpu_nios2_oci_itrace ipselector_ipselector:ipselector\|ipselector_ipselector_cpu:cpu\|ipselector_ipselector_cpu_nios2_oci:the_ipselector_ipselector_cpu_nios2_oci\|ipselector_ipselector_cpu_nios2_oci_itrace:the_ipselector_ipselector_cpu_nios2_oci_itrace " "Elaborating entity \"ipselector_ipselector_cpu_nios2_oci_itrace\" for hierarchy \"ipselector_ipselector:ipselector\|ipselector_ipselector_cpu:cpu\|ipselector_ipselector_cpu_nios2_oci:the_ipselector_ipselector_cpu_nios2_oci\|ipselector_ipselector_cpu_nios2_oci_itrace:the_ipselector_ipselector_cpu_nios2_oci_itrace\"" {  } { { "db/ip/ipselector/submodules/ipselector_ipselector_cpu.v" "the_ipselector_ipselector_cpu_nios2_oci_itrace" { Text "C:/Users/minut/Desktop/projects/Clasificare-imagini-pe-FPGA--NIOS-II-/ipselector/db/ip/ipselector/submodules/ipselector_ipselector_cpu.v" 2645 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689790739276 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ipselector_ipselector_cpu_nios2_oci_dtrace ipselector_ipselector:ipselector\|ipselector_ipselector_cpu:cpu\|ipselector_ipselector_cpu_nios2_oci:the_ipselector_ipselector_cpu_nios2_oci\|ipselector_ipselector_cpu_nios2_oci_dtrace:the_ipselector_ipselector_cpu_nios2_oci_dtrace " "Elaborating entity \"ipselector_ipselector_cpu_nios2_oci_dtrace\" for hierarchy \"ipselector_ipselector:ipselector\|ipselector_ipselector_cpu:cpu\|ipselector_ipselector_cpu_nios2_oci:the_ipselector_ipselector_cpu_nios2_oci\|ipselector_ipselector_cpu_nios2_oci_dtrace:the_ipselector_ipselector_cpu_nios2_oci_dtrace\"" {  } { { "db/ip/ipselector/submodules/ipselector_ipselector_cpu.v" "the_ipselector_ipselector_cpu_nios2_oci_dtrace" { Text "C:/Users/minut/Desktop/projects/Clasificare-imagini-pe-FPGA--NIOS-II-/ipselector/db/ip/ipselector/submodules/ipselector_ipselector_cpu.v" 2660 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689790739278 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ipselector_ipselector_cpu_nios2_oci_td_mode ipselector_ipselector:ipselector\|ipselector_ipselector_cpu:cpu\|ipselector_ipselector_cpu_nios2_oci:the_ipselector_ipselector_cpu_nios2_oci\|ipselector_ipselector_cpu_nios2_oci_dtrace:the_ipselector_ipselector_cpu_nios2_oci_dtrace\|ipselector_ipselector_cpu_nios2_oci_td_mode:ipselector_ipselector_cpu_nios2_oci_trc_ctrl_td_mode " "Elaborating entity \"ipselector_ipselector_cpu_nios2_oci_td_mode\" for hierarchy \"ipselector_ipselector:ipselector\|ipselector_ipselector_cpu:cpu\|ipselector_ipselector_cpu_nios2_oci:the_ipselector_ipselector_cpu_nios2_oci\|ipselector_ipselector_cpu_nios2_oci_dtrace:the_ipselector_ipselector_cpu_nios2_oci_dtrace\|ipselector_ipselector_cpu_nios2_oci_td_mode:ipselector_ipselector_cpu_nios2_oci_trc_ctrl_td_mode\"" {  } { { "db/ip/ipselector/submodules/ipselector_ipselector_cpu.v" "ipselector_ipselector_cpu_nios2_oci_trc_ctrl_td_mode" { Text "C:/Users/minut/Desktop/projects/Clasificare-imagini-pe-FPGA--NIOS-II-/ipselector/db/ip/ipselector/submodules/ipselector_ipselector_cpu.v" 1254 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689790739281 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ipselector_ipselector_cpu_nios2_oci_fifo ipselector_ipselector:ipselector\|ipselector_ipselector_cpu:cpu\|ipselector_ipselector_cpu_nios2_oci:the_ipselector_ipselector_cpu_nios2_oci\|ipselector_ipselector_cpu_nios2_oci_fifo:the_ipselector_ipselector_cpu_nios2_oci_fifo " "Elaborating entity \"ipselector_ipselector_cpu_nios2_oci_fifo\" for hierarchy \"ipselector_ipselector:ipselector\|ipselector_ipselector_cpu:cpu\|ipselector_ipselector_cpu_nios2_oci:the_ipselector_ipselector_cpu_nios2_oci\|ipselector_ipselector_cpu_nios2_oci_fifo:the_ipselector_ipselector_cpu_nios2_oci_fifo\"" {  } { { "db/ip/ipselector/submodules/ipselector_ipselector_cpu.v" "the_ipselector_ipselector_cpu_nios2_oci_fifo" { Text "C:/Users/minut/Desktop/projects/Clasificare-imagini-pe-FPGA--NIOS-II-/ipselector/db/ip/ipselector/submodules/ipselector_ipselector_cpu.v" 2675 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689790739284 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ipselector_ipselector_cpu_nios2_oci_compute_input_tm_cnt ipselector_ipselector:ipselector\|ipselector_ipselector_cpu:cpu\|ipselector_ipselector_cpu_nios2_oci:the_ipselector_ipselector_cpu_nios2_oci\|ipselector_ipselector_cpu_nios2_oci_fifo:the_ipselector_ipselector_cpu_nios2_oci_fifo\|ipselector_ipselector_cpu_nios2_oci_compute_input_tm_cnt:the_ipselector_ipselector_cpu_nios2_oci_compute_input_tm_cnt " "Elaborating entity \"ipselector_ipselector_cpu_nios2_oci_compute_input_tm_cnt\" for hierarchy \"ipselector_ipselector:ipselector\|ipselector_ipselector_cpu:cpu\|ipselector_ipselector_cpu_nios2_oci:the_ipselector_ipselector_cpu_nios2_oci\|ipselector_ipselector_cpu_nios2_oci_fifo:the_ipselector_ipselector_cpu_nios2_oci_fifo\|ipselector_ipselector_cpu_nios2_oci_compute_input_tm_cnt:the_ipselector_ipselector_cpu_nios2_oci_compute_input_tm_cnt\"" {  } { { "db/ip/ipselector/submodules/ipselector_ipselector_cpu.v" "the_ipselector_ipselector_cpu_nios2_oci_compute_input_tm_cnt" { Text "C:/Users/minut/Desktop/projects/Clasificare-imagini-pe-FPGA--NIOS-II-/ipselector/db/ip/ipselector/submodules/ipselector_ipselector_cpu.v" 1567 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689790739287 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ipselector_ipselector_cpu_nios2_oci_fifo_wrptr_inc ipselector_ipselector:ipselector\|ipselector_ipselector_cpu:cpu\|ipselector_ipselector_cpu_nios2_oci:the_ipselector_ipselector_cpu_nios2_oci\|ipselector_ipselector_cpu_nios2_oci_fifo:the_ipselector_ipselector_cpu_nios2_oci_fifo\|ipselector_ipselector_cpu_nios2_oci_fifo_wrptr_inc:the_ipselector_ipselector_cpu_nios2_oci_fifo_wrptr_inc " "Elaborating entity \"ipselector_ipselector_cpu_nios2_oci_fifo_wrptr_inc\" for hierarchy \"ipselector_ipselector:ipselector\|ipselector_ipselector_cpu:cpu\|ipselector_ipselector_cpu_nios2_oci:the_ipselector_ipselector_cpu_nios2_oci\|ipselector_ipselector_cpu_nios2_oci_fifo:the_ipselector_ipselector_cpu_nios2_oci_fifo\|ipselector_ipselector_cpu_nios2_oci_fifo_wrptr_inc:the_ipselector_ipselector_cpu_nios2_oci_fifo_wrptr_inc\"" {  } { { "db/ip/ipselector/submodules/ipselector_ipselector_cpu.v" "the_ipselector_ipselector_cpu_nios2_oci_fifo_wrptr_inc" { Text "C:/Users/minut/Desktop/projects/Clasificare-imagini-pe-FPGA--NIOS-II-/ipselector/db/ip/ipselector/submodules/ipselector_ipselector_cpu.v" 1576 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689790739289 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ipselector_ipselector_cpu_nios2_oci_fifo_cnt_inc ipselector_ipselector:ipselector\|ipselector_ipselector_cpu:cpu\|ipselector_ipselector_cpu_nios2_oci:the_ipselector_ipselector_cpu_nios2_oci\|ipselector_ipselector_cpu_nios2_oci_fifo:the_ipselector_ipselector_cpu_nios2_oci_fifo\|ipselector_ipselector_cpu_nios2_oci_fifo_cnt_inc:the_ipselector_ipselector_cpu_nios2_oci_fifo_cnt_inc " "Elaborating entity \"ipselector_ipselector_cpu_nios2_oci_fifo_cnt_inc\" for hierarchy \"ipselector_ipselector:ipselector\|ipselector_ipselector_cpu:cpu\|ipselector_ipselector_cpu_nios2_oci:the_ipselector_ipselector_cpu_nios2_oci\|ipselector_ipselector_cpu_nios2_oci_fifo:the_ipselector_ipselector_cpu_nios2_oci_fifo\|ipselector_ipselector_cpu_nios2_oci_fifo_cnt_inc:the_ipselector_ipselector_cpu_nios2_oci_fifo_cnt_inc\"" {  } { { "db/ip/ipselector/submodules/ipselector_ipselector_cpu.v" "the_ipselector_ipselector_cpu_nios2_oci_fifo_cnt_inc" { Text "C:/Users/minut/Desktop/projects/Clasificare-imagini-pe-FPGA--NIOS-II-/ipselector/db/ip/ipselector/submodules/ipselector_ipselector_cpu.v" 1585 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689790739292 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ipselector_ipselector_cpu_nios2_oci_pib ipselector_ipselector:ipselector\|ipselector_ipselector_cpu:cpu\|ipselector_ipselector_cpu_nios2_oci:the_ipselector_ipselector_cpu_nios2_oci\|ipselector_ipselector_cpu_nios2_oci_pib:the_ipselector_ipselector_cpu_nios2_oci_pib " "Elaborating entity \"ipselector_ipselector_cpu_nios2_oci_pib\" for hierarchy \"ipselector_ipselector:ipselector\|ipselector_ipselector_cpu:cpu\|ipselector_ipselector_cpu_nios2_oci:the_ipselector_ipselector_cpu_nios2_oci\|ipselector_ipselector_cpu_nios2_oci_pib:the_ipselector_ipselector_cpu_nios2_oci_pib\"" {  } { { "db/ip/ipselector/submodules/ipselector_ipselector_cpu.v" "the_ipselector_ipselector_cpu_nios2_oci_pib" { Text "C:/Users/minut/Desktop/projects/Clasificare-imagini-pe-FPGA--NIOS-II-/ipselector/db/ip/ipselector/submodules/ipselector_ipselector_cpu.v" 2680 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689790739295 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ipselector_ipselector_cpu_nios2_oci_im ipselector_ipselector:ipselector\|ipselector_ipselector_cpu:cpu\|ipselector_ipselector_cpu_nios2_oci:the_ipselector_ipselector_cpu_nios2_oci\|ipselector_ipselector_cpu_nios2_oci_im:the_ipselector_ipselector_cpu_nios2_oci_im " "Elaborating entity \"ipselector_ipselector_cpu_nios2_oci_im\" for hierarchy \"ipselector_ipselector:ipselector\|ipselector_ipselector_cpu:cpu\|ipselector_ipselector_cpu_nios2_oci:the_ipselector_ipselector_cpu_nios2_oci\|ipselector_ipselector_cpu_nios2_oci_im:the_ipselector_ipselector_cpu_nios2_oci_im\"" {  } { { "db/ip/ipselector/submodules/ipselector_ipselector_cpu.v" "the_ipselector_ipselector_cpu_nios2_oci_im" { Text "C:/Users/minut/Desktop/projects/Clasificare-imagini-pe-FPGA--NIOS-II-/ipselector/db/ip/ipselector/submodules/ipselector_ipselector_cpu.v" 2694 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689790739297 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ipselector_ipselector_cpu_nios2_avalon_reg ipselector_ipselector:ipselector\|ipselector_ipselector_cpu:cpu\|ipselector_ipselector_cpu_nios2_oci:the_ipselector_ipselector_cpu_nios2_oci\|ipselector_ipselector_cpu_nios2_avalon_reg:the_ipselector_ipselector_cpu_nios2_avalon_reg " "Elaborating entity \"ipselector_ipselector_cpu_nios2_avalon_reg\" for hierarchy \"ipselector_ipselector:ipselector\|ipselector_ipselector_cpu:cpu\|ipselector_ipselector_cpu_nios2_oci:the_ipselector_ipselector_cpu_nios2_oci\|ipselector_ipselector_cpu_nios2_avalon_reg:the_ipselector_ipselector_cpu_nios2_avalon_reg\"" {  } { { "db/ip/ipselector/submodules/ipselector_ipselector_cpu.v" "the_ipselector_ipselector_cpu_nios2_avalon_reg" { Text "C:/Users/minut/Desktop/projects/Clasificare-imagini-pe-FPGA--NIOS-II-/ipselector/db/ip/ipselector/submodules/ipselector_ipselector_cpu.v" 2713 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689790739300 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ipselector_ipselector_cpu_nios2_ocimem ipselector_ipselector:ipselector\|ipselector_ipselector_cpu:cpu\|ipselector_ipselector_cpu_nios2_oci:the_ipselector_ipselector_cpu_nios2_oci\|ipselector_ipselector_cpu_nios2_ocimem:the_ipselector_ipselector_cpu_nios2_ocimem " "Elaborating entity \"ipselector_ipselector_cpu_nios2_ocimem\" for hierarchy \"ipselector_ipselector:ipselector\|ipselector_ipselector_cpu:cpu\|ipselector_ipselector_cpu_nios2_oci:the_ipselector_ipselector_cpu_nios2_oci\|ipselector_ipselector_cpu_nios2_ocimem:the_ipselector_ipselector_cpu_nios2_ocimem\"" {  } { { "db/ip/ipselector/submodules/ipselector_ipselector_cpu.v" "the_ipselector_ipselector_cpu_nios2_ocimem" { Text "C:/Users/minut/Desktop/projects/Clasificare-imagini-pe-FPGA--NIOS-II-/ipselector/db/ip/ipselector/submodules/ipselector_ipselector_cpu.v" 2733 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689790739303 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ipselector_ipselector_cpu_ociram_sp_ram_module ipselector_ipselector:ipselector\|ipselector_ipselector_cpu:cpu\|ipselector_ipselector_cpu_nios2_oci:the_ipselector_ipselector_cpu_nios2_oci\|ipselector_ipselector_cpu_nios2_ocimem:the_ipselector_ipselector_cpu_nios2_ocimem\|ipselector_ipselector_cpu_ociram_sp_ram_module:ipselector_ipselector_cpu_ociram_sp_ram " "Elaborating entity \"ipselector_ipselector_cpu_ociram_sp_ram_module\" for hierarchy \"ipselector_ipselector:ipselector\|ipselector_ipselector_cpu:cpu\|ipselector_ipselector_cpu_nios2_oci:the_ipselector_ipselector_cpu_nios2_oci\|ipselector_ipselector_cpu_nios2_ocimem:the_ipselector_ipselector_cpu_nios2_ocimem\|ipselector_ipselector_cpu_ociram_sp_ram_module:ipselector_ipselector_cpu_ociram_sp_ram\"" {  } { { "db/ip/ipselector/submodules/ipselector_ipselector_cpu.v" "ipselector_ipselector_cpu_ociram_sp_ram" { Text "C:/Users/minut/Desktop/projects/Clasificare-imagini-pe-FPGA--NIOS-II-/ipselector/db/ip/ipselector/submodules/ipselector_ipselector_cpu.v" 2353 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689790739306 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram ipselector_ipselector:ipselector\|ipselector_ipselector_cpu:cpu\|ipselector_ipselector_cpu_nios2_oci:the_ipselector_ipselector_cpu_nios2_oci\|ipselector_ipselector_cpu_nios2_ocimem:the_ipselector_ipselector_cpu_nios2_ocimem\|ipselector_ipselector_cpu_ociram_sp_ram_module:ipselector_ipselector_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"ipselector_ipselector:ipselector\|ipselector_ipselector_cpu:cpu\|ipselector_ipselector_cpu_nios2_oci:the_ipselector_ipselector_cpu_nios2_oci\|ipselector_ipselector_cpu_nios2_ocimem:the_ipselector_ipselector_cpu_nios2_ocimem\|ipselector_ipselector_cpu_ociram_sp_ram_module:ipselector_ipselector_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "db/ip/ipselector/submodules/ipselector_ipselector_cpu.v" "the_altsyncram" { Text "C:/Users/minut/Desktop/projects/Clasificare-imagini-pe-FPGA--NIOS-II-/ipselector/db/ip/ipselector/submodules/ipselector_ipselector_cpu.v" 2177 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689790739315 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ipselector_ipselector:ipselector\|ipselector_ipselector_cpu:cpu\|ipselector_ipselector_cpu_nios2_oci:the_ipselector_ipselector_cpu_nios2_oci\|ipselector_ipselector_cpu_nios2_ocimem:the_ipselector_ipselector_cpu_nios2_ocimem\|ipselector_ipselector_cpu_ociram_sp_ram_module:ipselector_ipselector_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"ipselector_ipselector:ipselector\|ipselector_ipselector_cpu:cpu\|ipselector_ipselector_cpu_nios2_oci:the_ipselector_ipselector_cpu_nios2_oci\|ipselector_ipselector_cpu_nios2_ocimem:the_ipselector_ipselector_cpu_nios2_ocimem\|ipselector_ipselector_cpu_ociram_sp_ram_module:ipselector_ipselector_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "db/ip/ipselector/submodules/ipselector_ipselector_cpu.v" "" { Text "C:/Users/minut/Desktop/projects/Clasificare-imagini-pe-FPGA--NIOS-II-/ipselector/db/ip/ipselector/submodules/ipselector_ipselector_cpu.v" 2177 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689790739316 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ipselector_ipselector:ipselector\|ipselector_ipselector_cpu:cpu\|ipselector_ipselector_cpu_nios2_oci:the_ipselector_ipselector_cpu_nios2_oci\|ipselector_ipselector_cpu_nios2_ocimem:the_ipselector_ipselector_cpu_nios2_ocimem\|ipselector_ipselector_cpu_ociram_sp_ram_module:ipselector_ipselector_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Instantiated megafunction \"ipselector_ipselector:ipselector\|ipselector_ipselector_cpu:cpu\|ipselector_ipselector_cpu_nios2_oci:the_ipselector_ipselector_cpu_nios2_oci\|ipselector_ipselector_cpu_nios2_ocimem:the_ipselector_ipselector_cpu_nios2_ocimem\|ipselector_ipselector_cpu_ociram_sp_ram_module:ipselector_ipselector_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689790739316 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689790739316 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689790739316 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689790739316 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689790739316 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689790739316 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a DONT_CARE " "Parameter \"read_during_write_mode_port_a\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689790739316 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689790739316 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689790739316 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689790739316 ""}  } { { "db/ip/ipselector/submodules/ipselector_ipselector_cpu.v" "" { Text "C:/Users/minut/Desktop/projects/Clasificare-imagini-pe-FPGA--NIOS-II-/ipselector/db/ip/ipselector/submodules/ipselector_ipselector_cpu.v" 2177 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1689790739316 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_0n61.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_0n61.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_0n61 " "Found entity 1: altsyncram_0n61" {  } { { "db/altsyncram_0n61.tdf" "" { Text "C:/Users/minut/Desktop/projects/Clasificare-imagini-pe-FPGA--NIOS-II-/ipselector/db/altsyncram_0n61.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689790739367 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689790739367 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_0n61 ipselector_ipselector:ipselector\|ipselector_ipselector_cpu:cpu\|ipselector_ipselector_cpu_nios2_oci:the_ipselector_ipselector_cpu_nios2_oci\|ipselector_ipselector_cpu_nios2_ocimem:the_ipselector_ipselector_cpu_nios2_ocimem\|ipselector_ipselector_cpu_ociram_sp_ram_module:ipselector_ipselector_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_0n61:auto_generated " "Elaborating entity \"altsyncram_0n61\" for hierarchy \"ipselector_ipselector:ipselector\|ipselector_ipselector_cpu:cpu\|ipselector_ipselector_cpu_nios2_oci:the_ipselector_ipselector_cpu_nios2_oci\|ipselector_ipselector_cpu_nios2_ocimem:the_ipselector_ipselector_cpu_nios2_ocimem\|ipselector_ipselector_cpu_ociram_sp_ram_module:ipselector_ipselector_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_0n61:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689790739369 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ipselector_ipselector_cpu_debug_slave_wrapper ipselector_ipselector:ipselector\|ipselector_ipselector_cpu:cpu\|ipselector_ipselector_cpu_nios2_oci:the_ipselector_ipselector_cpu_nios2_oci\|ipselector_ipselector_cpu_debug_slave_wrapper:the_ipselector_ipselector_cpu_debug_slave_wrapper " "Elaborating entity \"ipselector_ipselector_cpu_debug_slave_wrapper\" for hierarchy \"ipselector_ipselector:ipselector\|ipselector_ipselector_cpu:cpu\|ipselector_ipselector_cpu_nios2_oci:the_ipselector_ipselector_cpu_nios2_oci\|ipselector_ipselector_cpu_debug_slave_wrapper:the_ipselector_ipselector_cpu_debug_slave_wrapper\"" {  } { { "db/ip/ipselector/submodules/ipselector_ipselector_cpu.v" "the_ipselector_ipselector_cpu_debug_slave_wrapper" { Text "C:/Users/minut/Desktop/projects/Clasificare-imagini-pe-FPGA--NIOS-II-/ipselector/db/ip/ipselector/submodules/ipselector_ipselector_cpu.v" 2835 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689790739373 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ipselector_ipselector_cpu_debug_slave_tck ipselector_ipselector:ipselector\|ipselector_ipselector_cpu:cpu\|ipselector_ipselector_cpu_nios2_oci:the_ipselector_ipselector_cpu_nios2_oci\|ipselector_ipselector_cpu_debug_slave_wrapper:the_ipselector_ipselector_cpu_debug_slave_wrapper\|ipselector_ipselector_cpu_debug_slave_tck:the_ipselector_ipselector_cpu_debug_slave_tck " "Elaborating entity \"ipselector_ipselector_cpu_debug_slave_tck\" for hierarchy \"ipselector_ipselector:ipselector\|ipselector_ipselector_cpu:cpu\|ipselector_ipselector_cpu_nios2_oci:the_ipselector_ipselector_cpu_nios2_oci\|ipselector_ipselector_cpu_debug_slave_wrapper:the_ipselector_ipselector_cpu_debug_slave_wrapper\|ipselector_ipselector_cpu_debug_slave_tck:the_ipselector_ipselector_cpu_debug_slave_tck\"" {  } { { "db/ip/ipselector/submodules/ipselector_ipselector_cpu_debug_slave_wrapper.v" "the_ipselector_ipselector_cpu_debug_slave_tck" { Text "C:/Users/minut/Desktop/projects/Clasificare-imagini-pe-FPGA--NIOS-II-/ipselector/db/ip/ipselector/submodules/ipselector_ipselector_cpu_debug_slave_wrapper.v" 162 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689790739376 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ipselector_ipselector_cpu_debug_slave_sysclk ipselector_ipselector:ipselector\|ipselector_ipselector_cpu:cpu\|ipselector_ipselector_cpu_nios2_oci:the_ipselector_ipselector_cpu_nios2_oci\|ipselector_ipselector_cpu_debug_slave_wrapper:the_ipselector_ipselector_cpu_debug_slave_wrapper\|ipselector_ipselector_cpu_debug_slave_sysclk:the_ipselector_ipselector_cpu_debug_slave_sysclk " "Elaborating entity \"ipselector_ipselector_cpu_debug_slave_sysclk\" for hierarchy \"ipselector_ipselector:ipselector\|ipselector_ipselector_cpu:cpu\|ipselector_ipselector_cpu_nios2_oci:the_ipselector_ipselector_cpu_nios2_oci\|ipselector_ipselector_cpu_debug_slave_wrapper:the_ipselector_ipselector_cpu_debug_slave_wrapper\|ipselector_ipselector_cpu_debug_slave_sysclk:the_ipselector_ipselector_cpu_debug_slave_sysclk\"" {  } { { "db/ip/ipselector/submodules/ipselector_ipselector_cpu_debug_slave_wrapper.v" "the_ipselector_ipselector_cpu_debug_slave_sysclk" { Text "C:/Users/minut/Desktop/projects/Clasificare-imagini-pe-FPGA--NIOS-II-/ipselector/db/ip/ipselector/submodules/ipselector_ipselector_cpu_debug_slave_wrapper.v" 182 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689790739383 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_basic ipselector_ipselector:ipselector\|ipselector_ipselector_cpu:cpu\|ipselector_ipselector_cpu_nios2_oci:the_ipselector_ipselector_cpu_nios2_oci\|ipselector_ipselector_cpu_debug_slave_wrapper:the_ipselector_ipselector_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:ipselector_ipselector_cpu_debug_slave_phy " "Elaborating entity \"sld_virtual_jtag_basic\" for hierarchy \"ipselector_ipselector:ipselector\|ipselector_ipselector_cpu:cpu\|ipselector_ipselector_cpu_nios2_oci:the_ipselector_ipselector_cpu_nios2_oci\|ipselector_ipselector_cpu_debug_slave_wrapper:the_ipselector_ipselector_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:ipselector_ipselector_cpu_debug_slave_phy\"" {  } { { "db/ip/ipselector/submodules/ipselector_ipselector_cpu_debug_slave_wrapper.v" "ipselector_ipselector_cpu_debug_slave_phy" { Text "C:/Users/minut/Desktop/projects/Clasificare-imagini-pe-FPGA--NIOS-II-/ipselector/db/ip/ipselector/submodules/ipselector_ipselector_cpu_debug_slave_wrapper.v" 212 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689790739408 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ipselector_ipselector:ipselector\|ipselector_ipselector_cpu:cpu\|ipselector_ipselector_cpu_nios2_oci:the_ipselector_ipselector_cpu_nios2_oci\|ipselector_ipselector_cpu_debug_slave_wrapper:the_ipselector_ipselector_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:ipselector_ipselector_cpu_debug_slave_phy " "Elaborated megafunction instantiation \"ipselector_ipselector:ipselector\|ipselector_ipselector_cpu:cpu\|ipselector_ipselector_cpu_nios2_oci:the_ipselector_ipselector_cpu_nios2_oci\|ipselector_ipselector_cpu_debug_slave_wrapper:the_ipselector_ipselector_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:ipselector_ipselector_cpu_debug_slave_phy\"" {  } { { "db/ip/ipselector/submodules/ipselector_ipselector_cpu_debug_slave_wrapper.v" "" { Text "C:/Users/minut/Desktop/projects/Clasificare-imagini-pe-FPGA--NIOS-II-/ipselector/db/ip/ipselector/submodules/ipselector_ipselector_cpu_debug_slave_wrapper.v" 212 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689790739409 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ipselector_ipselector:ipselector\|ipselector_ipselector_cpu:cpu\|ipselector_ipselector_cpu_nios2_oci:the_ipselector_ipselector_cpu_nios2_oci\|ipselector_ipselector_cpu_debug_slave_wrapper:the_ipselector_ipselector_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:ipselector_ipselector_cpu_debug_slave_phy " "Instantiated megafunction \"ipselector_ipselector:ipselector\|ipselector_ipselector_cpu:cpu\|ipselector_ipselector_cpu_nios2_oci:the_ipselector_ipselector_cpu_nios2_oci\|ipselector_ipselector_cpu_debug_slave_wrapper:the_ipselector_ipselector_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:ipselector_ipselector_cpu_debug_slave_phy\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_auto_instance_index YES " "Parameter \"sld_auto_instance_index\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689790739409 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_instance_index 0 " "Parameter \"sld_instance_index\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689790739409 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_ir_width 2 " "Parameter \"sld_ir_width\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689790739409 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_mfg_id 70 " "Parameter \"sld_mfg_id\" = \"70\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689790739409 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_action  " "Parameter \"sld_sim_action\" = \"\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689790739409 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_n_scan 0 " "Parameter \"sld_sim_n_scan\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689790739409 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_total_length 0 " "Parameter \"sld_sim_total_length\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689790739409 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_type_id 34 " "Parameter \"sld_type_id\" = \"34\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689790739409 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_version 3 " "Parameter \"sld_version\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689790739409 ""}  } { { "db/ip/ipselector/submodules/ipselector_ipselector_cpu_debug_slave_wrapper.v" "" { Text "C:/Users/minut/Desktop/projects/Clasificare-imagini-pe-FPGA--NIOS-II-/ipselector/db/ip/ipselector/submodules/ipselector_ipselector_cpu_debug_slave_wrapper.v" 212 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1689790739409 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_impl ipselector_ipselector:ipselector\|ipselector_ipselector_cpu:cpu\|ipselector_ipselector_cpu_nios2_oci:the_ipselector_ipselector_cpu_nios2_oci\|ipselector_ipselector_cpu_debug_slave_wrapper:the_ipselector_ipselector_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:ipselector_ipselector_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst " "Elaborating entity \"sld_virtual_jtag_impl\" for hierarchy \"ipselector_ipselector:ipselector\|ipselector_ipselector_cpu:cpu\|ipselector_ipselector_cpu_nios2_oci:the_ipselector_ipselector_cpu_nios2_oci\|ipselector_ipselector_cpu_debug_slave_wrapper:the_ipselector_ipselector_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:ipselector_ipselector_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\"" {  } { { "sld_virtual_jtag_basic.v" "sld_virtual_jtag_impl_inst" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 152 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689790739411 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "ipselector_ipselector:ipselector\|ipselector_ipselector_cpu:cpu\|ipselector_ipselector_cpu_nios2_oci:the_ipselector_ipselector_cpu_nios2_oci\|ipselector_ipselector_cpu_debug_slave_wrapper:the_ipselector_ipselector_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:ipselector_ipselector_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst ipselector_ipselector:ipselector\|ipselector_ipselector_cpu:cpu\|ipselector_ipselector_cpu_nios2_oci:the_ipselector_ipselector_cpu_nios2_oci\|ipselector_ipselector_cpu_debug_slave_wrapper:the_ipselector_ipselector_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:ipselector_ipselector_cpu_debug_slave_phy " "Elaborated megafunction instantiation \"ipselector_ipselector:ipselector\|ipselector_ipselector_cpu:cpu\|ipselector_ipselector_cpu_nios2_oci:the_ipselector_ipselector_cpu_nios2_oci\|ipselector_ipselector_cpu_debug_slave_wrapper:the_ipselector_ipselector_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:ipselector_ipselector_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\", which is child of megafunction instantiation \"ipselector_ipselector:ipselector\|ipselector_ipselector_cpu:cpu\|ipselector_ipselector_cpu_nios2_oci:the_ipselector_ipselector_cpu_nios2_oci\|ipselector_ipselector_cpu_debug_slave_wrapper:the_ipselector_ipselector_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:ipselector_ipselector_cpu_debug_slave_phy\"" {  } { { "sld_virtual_jtag_basic.v" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 152 0 0 } } { "db/ip/ipselector/submodules/ipselector_ipselector_cpu_debug_slave_wrapper.v" "" { Text "C:/Users/minut/Desktop/projects/Clasificare-imagini-pe-FPGA--NIOS-II-/ipselector/db/ip/ipselector/submodules/ipselector_ipselector_cpu_debug_slave_wrapper.v" 212 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689790739413 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter ipselector_ipselector:ipselector\|ipselector_ipselector_cpu:cpu\|ipselector_ipselector_cpu_nios2_oci:the_ipselector_ipselector_cpu_nios2_oci\|ipselector_ipselector_cpu_debug_slave_wrapper:the_ipselector_ipselector_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:ipselector_ipselector_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"ipselector_ipselector:ipselector\|ipselector_ipselector_cpu:cpu\|ipselector_ipselector_cpu_nios2_oci:the_ipselector_ipselector_cpu_nios2_oci\|ipselector_ipselector_cpu_debug_slave_wrapper:the_ipselector_ipselector_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:ipselector_ipselector_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\"" {  } { { "sld_virtual_jtag_basic.v" "jtag_signal_adapter" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 415 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689790739415 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl ipselector_ipselector:ipselector\|ipselector_ipselector_cpu:cpu\|ipselector_ipselector_cpu_nios2_oci:the_ipselector_ipselector_cpu_nios2_oci\|ipselector_ipselector_cpu_debug_slave_wrapper:the_ipselector_ipselector_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:ipselector_ipselector_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"ipselector_ipselector:ipselector\|ipselector_ipselector_cpu:cpu\|ipselector_ipselector_cpu_nios2_oci:the_ipselector_ipselector_cpu_nios2_oci\|ipselector_ipselector_cpu_debug_slave_wrapper:the_ipselector_ipselector_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:ipselector_ipselector_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689790739419 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tops tops:nios_top " "Elaborating entity \"tops\" for hierarchy \"tops:nios_top\"" {  } { { "db/ip/ipselector/ipselector.v" "nios_top" { Text "C:/Users/minut/Desktop/projects/Clasificare-imagini-pe-FPGA--NIOS-II-/ipselector/db/ip/ipselector/ipselector.v" 122 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689790739424 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "x7seg_dec tops:nios_top\|x7seg_dec:x7seg_dec " "Elaborating entity \"x7seg_dec\" for hierarchy \"tops:nios_top\|x7seg_dec:x7seg_dec\"" {  } { { "db/ip/ipselector/submodules/tops.sv" "x7seg_dec" { Text "C:/Users/minut/Desktop/projects/Clasificare-imagini-pe-FPGA--NIOS-II-/ipselector/db/ip/ipselector/submodules/tops.sv" 21 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689790739427 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lenet_top tops:nios_top\|lenet_top:lenet_top " "Elaborating entity \"lenet_top\" for hierarchy \"tops:nios_top\|lenet_top:lenet_top\"" {  } { { "db/ip/ipselector/submodules/tops.sv" "lenet_top" { Text "C:/Users/minut/Desktop/projects/Clasificare-imagini-pe-FPGA--NIOS-II-/ipselector/db/ip/ipselector/submodules/tops.sv" 60 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689790739436 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "bias_weights_bram_dina lenet_top.v(146) " "Verilog HDL or VHDL warning at lenet_top.v(146): object \"bias_weights_bram_dina\" assigned a value but never read" {  } { { "../verilog/lenet_top.v" "" { Text "C:/Users/minut/Desktop/projects/Clasificare-imagini-pe-FPGA--NIOS-II-/verilog/lenet_top.v" 146 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1689790739438 "|ipselector|tops:nios_top|lenet_top:lenet_top"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "input_bram_dina lenet_top.v(158) " "Verilog HDL or VHDL warning at lenet_top.v(158): object \"input_bram_dina\" assigned a value but never read" {  } { { "../verilog/lenet_top.v" "" { Text "C:/Users/minut/Desktop/projects/Clasificare-imagini-pe-FPGA--NIOS-II-/verilog/lenet_top.v" 158 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1689790739438 "|ipselector|tops:nios_top|lenet_top:lenet_top"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "lenet_top.v(539) " "Verilog HDL Case Statement information at lenet_top.v(539): all case item expressions in this case statement are onehot" {  } { { "../verilog/lenet_top.v" "" { Text "C:/Users/minut/Desktop/projects/Clasificare-imagini-pe-FPGA--NIOS-II-/verilog/lenet_top.v" 539 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1689790739443 "|ipselector|tops:nios_top|lenet_top:lenet_top"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "bias_weights_bram_addra lenet_top.v(532) " "Verilog HDL Always Construct warning at lenet_top.v(532): inferring latch(es) for variable \"bias_weights_bram_addra\", which holds its previous value in one or more paths through the always construct" {  } { { "../verilog/lenet_top.v" "" { Text "C:/Users/minut/Desktop/projects/Clasificare-imagini-pe-FPGA--NIOS-II-/verilog/lenet_top.v" 532 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1689790739444 "|ipselector|tops:nios_top|lenet_top:lenet_top"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "conv_1_bias_weights_bram_douta lenet_top.v(532) " "Verilog HDL Always Construct warning at lenet_top.v(532): inferring latch(es) for variable \"conv_1_bias_weights_bram_douta\", which holds its previous value in one or more paths through the always construct" {  } { { "../verilog/lenet_top.v" "" { Text "C:/Users/minut/Desktop/projects/Clasificare-imagini-pe-FPGA--NIOS-II-/verilog/lenet_top.v" 532 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1689790739444 "|ipselector|tops:nios_top|lenet_top:lenet_top"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "conv_2_bias_weights_bram_douta lenet_top.v(532) " "Verilog HDL Always Construct warning at lenet_top.v(532): inferring latch(es) for variable \"conv_2_bias_weights_bram_douta\", which holds its previous value in one or more paths through the always construct" {  } { { "../verilog/lenet_top.v" "" { Text "C:/Users/minut/Desktop/projects/Clasificare-imagini-pe-FPGA--NIOS-II-/verilog/lenet_top.v" 532 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1689790739444 "|ipselector|tops:nios_top|lenet_top:lenet_top"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "conv_3_bias_weights_bram_douta lenet_top.v(532) " "Verilog HDL Always Construct warning at lenet_top.v(532): inferring latch(es) for variable \"conv_3_bias_weights_bram_douta\", which holds its previous value in one or more paths through the always construct" {  } { { "../verilog/lenet_top.v" "" { Text "C:/Users/minut/Desktop/projects/Clasificare-imagini-pe-FPGA--NIOS-II-/verilog/lenet_top.v" 532 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1689790739444 "|ipselector|tops:nios_top|lenet_top:lenet_top"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "fc_1_bias_weights_bram_douta lenet_top.v(532) " "Verilog HDL Always Construct warning at lenet_top.v(532): inferring latch(es) for variable \"fc_1_bias_weights_bram_douta\", which holds its previous value in one or more paths through the always construct" {  } { { "../verilog/lenet_top.v" "" { Text "C:/Users/minut/Desktop/projects/Clasificare-imagini-pe-FPGA--NIOS-II-/verilog/lenet_top.v" 532 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1689790739444 "|ipselector|tops:nios_top|lenet_top:lenet_top"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "fc_2_bias_weights_bram_douta lenet_top.v(532) " "Verilog HDL Always Construct warning at lenet_top.v(532): inferring latch(es) for variable \"fc_2_bias_weights_bram_douta\", which holds its previous value in one or more paths through the always construct" {  } { { "../verilog/lenet_top.v" "" { Text "C:/Users/minut/Desktop/projects/Clasificare-imagini-pe-FPGA--NIOS-II-/verilog/lenet_top.v" 532 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1689790739445 "|ipselector|tops:nios_top|lenet_top:lenet_top"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "lenet_top.v(634) " "Verilog HDL Case Statement warning at lenet_top.v(634): case item expression covers a value already covered by a previous case item" {  } { { "../verilog/lenet_top.v" "" { Text "C:/Users/minut/Desktop/projects/Clasificare-imagini-pe-FPGA--NIOS-II-/verilog/lenet_top.v" 634 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Analysis & Synthesis" 0 -1 1689790739445 "|ipselector|tops:nios_top|lenet_top:lenet_top"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "lenet_top.v(594) " "Verilog HDL Case Statement information at lenet_top.v(594): all case item expressions in this case statement are onehot" {  } { { "../verilog/lenet_top.v" "" { Text "C:/Users/minut/Desktop/projects/Clasificare-imagini-pe-FPGA--NIOS-II-/verilog/lenet_top.v" 594 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1689790739445 "|ipselector|tops:nios_top|lenet_top:lenet_top"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "result_bram_addra lenet_top.v(587) " "Verilog HDL Always Construct warning at lenet_top.v(587): inferring latch(es) for variable \"result_bram_addra\", which holds its previous value in one or more paths through the always construct" {  } { { "../verilog/lenet_top.v" "" { Text "C:/Users/minut/Desktop/projects/Clasificare-imagini-pe-FPGA--NIOS-II-/verilog/lenet_top.v" 587 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1689790739446 "|ipselector|tops:nios_top|lenet_top:lenet_top"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "result_bram_dina lenet_top.v(587) " "Verilog HDL Always Construct warning at lenet_top.v(587): inferring latch(es) for variable \"result_bram_dina\", which holds its previous value in one or more paths through the always construct" {  } { { "../verilog/lenet_top.v" "" { Text "C:/Users/minut/Desktop/projects/Clasificare-imagini-pe-FPGA--NIOS-II-/verilog/lenet_top.v" 587 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1689790739446 "|ipselector|tops:nios_top|lenet_top:lenet_top"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "pool_1_result_bram_douta lenet_top.v(587) " "Verilog HDL Always Construct warning at lenet_top.v(587): inferring latch(es) for variable \"pool_1_result_bram_douta\", which holds its previous value in one or more paths through the always construct" {  } { { "../verilog/lenet_top.v" "" { Text "C:/Users/minut/Desktop/projects/Clasificare-imagini-pe-FPGA--NIOS-II-/verilog/lenet_top.v" 587 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1689790739446 "|ipselector|tops:nios_top|lenet_top:lenet_top"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "conv_2_result_bram_douta lenet_top.v(587) " "Verilog HDL Always Construct warning at lenet_top.v(587): inferring latch(es) for variable \"conv_2_result_bram_douta\", which holds its previous value in one or more paths through the always construct" {  } { { "../verilog/lenet_top.v" "" { Text "C:/Users/minut/Desktop/projects/Clasificare-imagini-pe-FPGA--NIOS-II-/verilog/lenet_top.v" 587 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1689790739446 "|ipselector|tops:nios_top|lenet_top:lenet_top"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "conv_3_result_bram_douta lenet_top.v(587) " "Verilog HDL Always Construct warning at lenet_top.v(587): inferring latch(es) for variable \"conv_3_result_bram_douta\", which holds its previous value in one or more paths through the always construct" {  } { { "../verilog/lenet_top.v" "" { Text "C:/Users/minut/Desktop/projects/Clasificare-imagini-pe-FPGA--NIOS-II-/verilog/lenet_top.v" 587 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1689790739446 "|ipselector|tops:nios_top|lenet_top:lenet_top"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "pool_2_result_bram_douta lenet_top.v(587) " "Verilog HDL Always Construct warning at lenet_top.v(587): inferring latch(es) for variable \"pool_2_result_bram_douta\", which holds its previous value in one or more paths through the always construct" {  } { { "../verilog/lenet_top.v" "" { Text "C:/Users/minut/Desktop/projects/Clasificare-imagini-pe-FPGA--NIOS-II-/verilog/lenet_top.v" 587 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1689790739446 "|ipselector|tops:nios_top|lenet_top:lenet_top"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "fc_1_result_bram_douta lenet_top.v(587) " "Verilog HDL Always Construct warning at lenet_top.v(587): inferring latch(es) for variable \"fc_1_result_bram_douta\", which holds its previous value in one or more paths through the always construct" {  } { { "../verilog/lenet_top.v" "" { Text "C:/Users/minut/Desktop/projects/Clasificare-imagini-pe-FPGA--NIOS-II-/verilog/lenet_top.v" 587 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1689790739446 "|ipselector|tops:nios_top|lenet_top:lenet_top"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "fc_2_result_bram_douta lenet_top.v(587) " "Verilog HDL Always Construct warning at lenet_top.v(587): inferring latch(es) for variable \"fc_2_result_bram_douta\", which holds its previous value in one or more paths through the always construct" {  } { { "../verilog/lenet_top.v" "" { Text "C:/Users/minut/Desktop/projects/Clasificare-imagini-pe-FPGA--NIOS-II-/verilog/lenet_top.v" 587 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1689790739446 "|ipselector|tops:nios_top|lenet_top:lenet_top"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "input_bram_addra lenet_top.v(671) " "Verilog HDL Always Construct warning at lenet_top.v(671): inferring latch(es) for variable \"input_bram_addra\", which holds its previous value in one or more paths through the always construct" {  } { { "../verilog/lenet_top.v" "" { Text "C:/Users/minut/Desktop/projects/Clasificare-imagini-pe-FPGA--NIOS-II-/verilog/lenet_top.v" 671 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1689790739447 "|ipselector|tops:nios_top|lenet_top:lenet_top"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "conv_1_input_bram_douta lenet_top.v(671) " "Verilog HDL Always Construct warning at lenet_top.v(671): inferring latch(es) for variable \"conv_1_input_bram_douta\", which holds its previous value in one or more paths through the always construct" {  } { { "../verilog/lenet_top.v" "" { Text "C:/Users/minut/Desktop/projects/Clasificare-imagini-pe-FPGA--NIOS-II-/verilog/lenet_top.v" 671 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1689790739447 "|ipselector|tops:nios_top|lenet_top:lenet_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv_1_input_bram_douta\[0\] lenet_top.v(678) " "Inferred latch for \"conv_1_input_bram_douta\[0\]\" at lenet_top.v(678)" {  } { { "../verilog/lenet_top.v" "" { Text "C:/Users/minut/Desktop/projects/Clasificare-imagini-pe-FPGA--NIOS-II-/verilog/lenet_top.v" 678 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1689790739451 "|ipselector|tops:nios_top|lenet_top:lenet_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv_1_input_bram_douta\[1\] lenet_top.v(678) " "Inferred latch for \"conv_1_input_bram_douta\[1\]\" at lenet_top.v(678)" {  } { { "../verilog/lenet_top.v" "" { Text "C:/Users/minut/Desktop/projects/Clasificare-imagini-pe-FPGA--NIOS-II-/verilog/lenet_top.v" 678 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1689790739451 "|ipselector|tops:nios_top|lenet_top:lenet_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv_1_input_bram_douta\[2\] lenet_top.v(678) " "Inferred latch for \"conv_1_input_bram_douta\[2\]\" at lenet_top.v(678)" {  } { { "../verilog/lenet_top.v" "" { Text "C:/Users/minut/Desktop/projects/Clasificare-imagini-pe-FPGA--NIOS-II-/verilog/lenet_top.v" 678 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1689790739451 "|ipselector|tops:nios_top|lenet_top:lenet_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv_1_input_bram_douta\[3\] lenet_top.v(678) " "Inferred latch for \"conv_1_input_bram_douta\[3\]\" at lenet_top.v(678)" {  } { { "../verilog/lenet_top.v" "" { Text "C:/Users/minut/Desktop/projects/Clasificare-imagini-pe-FPGA--NIOS-II-/verilog/lenet_top.v" 678 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1689790739451 "|ipselector|tops:nios_top|lenet_top:lenet_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv_1_input_bram_douta\[4\] lenet_top.v(678) " "Inferred latch for \"conv_1_input_bram_douta\[4\]\" at lenet_top.v(678)" {  } { { "../verilog/lenet_top.v" "" { Text "C:/Users/minut/Desktop/projects/Clasificare-imagini-pe-FPGA--NIOS-II-/verilog/lenet_top.v" 678 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1689790739451 "|ipselector|tops:nios_top|lenet_top:lenet_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv_1_input_bram_douta\[5\] lenet_top.v(678) " "Inferred latch for \"conv_1_input_bram_douta\[5\]\" at lenet_top.v(678)" {  } { { "../verilog/lenet_top.v" "" { Text "C:/Users/minut/Desktop/projects/Clasificare-imagini-pe-FPGA--NIOS-II-/verilog/lenet_top.v" 678 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1689790739451 "|ipselector|tops:nios_top|lenet_top:lenet_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv_1_input_bram_douta\[6\] lenet_top.v(678) " "Inferred latch for \"conv_1_input_bram_douta\[6\]\" at lenet_top.v(678)" {  } { { "../verilog/lenet_top.v" "" { Text "C:/Users/minut/Desktop/projects/Clasificare-imagini-pe-FPGA--NIOS-II-/verilog/lenet_top.v" 678 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1689790739451 "|ipselector|tops:nios_top|lenet_top:lenet_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv_1_input_bram_douta\[7\] lenet_top.v(678) " "Inferred latch for \"conv_1_input_bram_douta\[7\]\" at lenet_top.v(678)" {  } { { "../verilog/lenet_top.v" "" { Text "C:/Users/minut/Desktop/projects/Clasificare-imagini-pe-FPGA--NIOS-II-/verilog/lenet_top.v" 678 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1689790739451 "|ipselector|tops:nios_top|lenet_top:lenet_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv_1_input_bram_douta\[8\] lenet_top.v(678) " "Inferred latch for \"conv_1_input_bram_douta\[8\]\" at lenet_top.v(678)" {  } { { "../verilog/lenet_top.v" "" { Text "C:/Users/minut/Desktop/projects/Clasificare-imagini-pe-FPGA--NIOS-II-/verilog/lenet_top.v" 678 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1689790739451 "|ipselector|tops:nios_top|lenet_top:lenet_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv_1_input_bram_douta\[9\] lenet_top.v(678) " "Inferred latch for \"conv_1_input_bram_douta\[9\]\" at lenet_top.v(678)" {  } { { "../verilog/lenet_top.v" "" { Text "C:/Users/minut/Desktop/projects/Clasificare-imagini-pe-FPGA--NIOS-II-/verilog/lenet_top.v" 678 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1689790739451 "|ipselector|tops:nios_top|lenet_top:lenet_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv_1_input_bram_douta\[10\] lenet_top.v(678) " "Inferred latch for \"conv_1_input_bram_douta\[10\]\" at lenet_top.v(678)" {  } { { "../verilog/lenet_top.v" "" { Text "C:/Users/minut/Desktop/projects/Clasificare-imagini-pe-FPGA--NIOS-II-/verilog/lenet_top.v" 678 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1689790739452 "|ipselector|tops:nios_top|lenet_top:lenet_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv_1_input_bram_douta\[11\] lenet_top.v(678) " "Inferred latch for \"conv_1_input_bram_douta\[11\]\" at lenet_top.v(678)" {  } { { "../verilog/lenet_top.v" "" { Text "C:/Users/minut/Desktop/projects/Clasificare-imagini-pe-FPGA--NIOS-II-/verilog/lenet_top.v" 678 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1689790739452 "|ipselector|tops:nios_top|lenet_top:lenet_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv_1_input_bram_douta\[12\] lenet_top.v(678) " "Inferred latch for \"conv_1_input_bram_douta\[12\]\" at lenet_top.v(678)" {  } { { "../verilog/lenet_top.v" "" { Text "C:/Users/minut/Desktop/projects/Clasificare-imagini-pe-FPGA--NIOS-II-/verilog/lenet_top.v" 678 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1689790739452 "|ipselector|tops:nios_top|lenet_top:lenet_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv_1_input_bram_douta\[13\] lenet_top.v(678) " "Inferred latch for \"conv_1_input_bram_douta\[13\]\" at lenet_top.v(678)" {  } { { "../verilog/lenet_top.v" "" { Text "C:/Users/minut/Desktop/projects/Clasificare-imagini-pe-FPGA--NIOS-II-/verilog/lenet_top.v" 678 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1689790739452 "|ipselector|tops:nios_top|lenet_top:lenet_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv_1_input_bram_douta\[14\] lenet_top.v(678) " "Inferred latch for \"conv_1_input_bram_douta\[14\]\" at lenet_top.v(678)" {  } { { "../verilog/lenet_top.v" "" { Text "C:/Users/minut/Desktop/projects/Clasificare-imagini-pe-FPGA--NIOS-II-/verilog/lenet_top.v" 678 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1689790739452 "|ipselector|tops:nios_top|lenet_top:lenet_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv_1_input_bram_douta\[15\] lenet_top.v(678) " "Inferred latch for \"conv_1_input_bram_douta\[15\]\" at lenet_top.v(678)" {  } { { "../verilog/lenet_top.v" "" { Text "C:/Users/minut/Desktop/projects/Clasificare-imagini-pe-FPGA--NIOS-II-/verilog/lenet_top.v" 678 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1689790739452 "|ipselector|tops:nios_top|lenet_top:lenet_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_bram_addra\[0\] lenet_top.v(678) " "Inferred latch for \"input_bram_addra\[0\]\" at lenet_top.v(678)" {  } { { "../verilog/lenet_top.v" "" { Text "C:/Users/minut/Desktop/projects/Clasificare-imagini-pe-FPGA--NIOS-II-/verilog/lenet_top.v" 678 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1689790739452 "|ipselector|tops:nios_top|lenet_top:lenet_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_bram_addra\[1\] lenet_top.v(678) " "Inferred latch for \"input_bram_addra\[1\]\" at lenet_top.v(678)" {  } { { "../verilog/lenet_top.v" "" { Text "C:/Users/minut/Desktop/projects/Clasificare-imagini-pe-FPGA--NIOS-II-/verilog/lenet_top.v" 678 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1689790739452 "|ipselector|tops:nios_top|lenet_top:lenet_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_bram_addra\[2\] lenet_top.v(678) " "Inferred latch for \"input_bram_addra\[2\]\" at lenet_top.v(678)" {  } { { "../verilog/lenet_top.v" "" { Text "C:/Users/minut/Desktop/projects/Clasificare-imagini-pe-FPGA--NIOS-II-/verilog/lenet_top.v" 678 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1689790739452 "|ipselector|tops:nios_top|lenet_top:lenet_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_bram_addra\[3\] lenet_top.v(678) " "Inferred latch for \"input_bram_addra\[3\]\" at lenet_top.v(678)" {  } { { "../verilog/lenet_top.v" "" { Text "C:/Users/minut/Desktop/projects/Clasificare-imagini-pe-FPGA--NIOS-II-/verilog/lenet_top.v" 678 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1689790739452 "|ipselector|tops:nios_top|lenet_top:lenet_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_bram_addra\[4\] lenet_top.v(678) " "Inferred latch for \"input_bram_addra\[4\]\" at lenet_top.v(678)" {  } { { "../verilog/lenet_top.v" "" { Text "C:/Users/minut/Desktop/projects/Clasificare-imagini-pe-FPGA--NIOS-II-/verilog/lenet_top.v" 678 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1689790739452 "|ipselector|tops:nios_top|lenet_top:lenet_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_bram_addra\[5\] lenet_top.v(678) " "Inferred latch for \"input_bram_addra\[5\]\" at lenet_top.v(678)" {  } { { "../verilog/lenet_top.v" "" { Text "C:/Users/minut/Desktop/projects/Clasificare-imagini-pe-FPGA--NIOS-II-/verilog/lenet_top.v" 678 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1689790739452 "|ipselector|tops:nios_top|lenet_top:lenet_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_bram_addra\[6\] lenet_top.v(678) " "Inferred latch for \"input_bram_addra\[6\]\" at lenet_top.v(678)" {  } { { "../verilog/lenet_top.v" "" { Text "C:/Users/minut/Desktop/projects/Clasificare-imagini-pe-FPGA--NIOS-II-/verilog/lenet_top.v" 678 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1689790739453 "|ipselector|tops:nios_top|lenet_top:lenet_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_bram_addra\[7\] lenet_top.v(678) " "Inferred latch for \"input_bram_addra\[7\]\" at lenet_top.v(678)" {  } { { "../verilog/lenet_top.v" "" { Text "C:/Users/minut/Desktop/projects/Clasificare-imagini-pe-FPGA--NIOS-II-/verilog/lenet_top.v" 678 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1689790739453 "|ipselector|tops:nios_top|lenet_top:lenet_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_bram_addra\[8\] lenet_top.v(678) " "Inferred latch for \"input_bram_addra\[8\]\" at lenet_top.v(678)" {  } { { "../verilog/lenet_top.v" "" { Text "C:/Users/minut/Desktop/projects/Clasificare-imagini-pe-FPGA--NIOS-II-/verilog/lenet_top.v" 678 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1689790739453 "|ipselector|tops:nios_top|lenet_top:lenet_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_bram_addra\[9\] lenet_top.v(678) " "Inferred latch for \"input_bram_addra\[9\]\" at lenet_top.v(678)" {  } { { "../verilog/lenet_top.v" "" { Text "C:/Users/minut/Desktop/projects/Clasificare-imagini-pe-FPGA--NIOS-II-/verilog/lenet_top.v" 678 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1689790739453 "|ipselector|tops:nios_top|lenet_top:lenet_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_bram_addra\[10\] lenet_top.v(678) " "Inferred latch for \"input_bram_addra\[10\]\" at lenet_top.v(678)" {  } { { "../verilog/lenet_top.v" "" { Text "C:/Users/minut/Desktop/projects/Clasificare-imagini-pe-FPGA--NIOS-II-/verilog/lenet_top.v" 678 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1689790739453 "|ipselector|tops:nios_top|lenet_top:lenet_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_bram_addra\[11\] lenet_top.v(678) " "Inferred latch for \"input_bram_addra\[11\]\" at lenet_top.v(678)" {  } { { "../verilog/lenet_top.v" "" { Text "C:/Users/minut/Desktop/projects/Clasificare-imagini-pe-FPGA--NIOS-II-/verilog/lenet_top.v" 678 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1689790739453 "|ipselector|tops:nios_top|lenet_top:lenet_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_bram_addra\[12\] lenet_top.v(678) " "Inferred latch for \"input_bram_addra\[12\]\" at lenet_top.v(678)" {  } { { "../verilog/lenet_top.v" "" { Text "C:/Users/minut/Desktop/projects/Clasificare-imagini-pe-FPGA--NIOS-II-/verilog/lenet_top.v" 678 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1689790739453 "|ipselector|tops:nios_top|lenet_top:lenet_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_bram_addra\[13\] lenet_top.v(678) " "Inferred latch for \"input_bram_addra\[13\]\" at lenet_top.v(678)" {  } { { "../verilog/lenet_top.v" "" { Text "C:/Users/minut/Desktop/projects/Clasificare-imagini-pe-FPGA--NIOS-II-/verilog/lenet_top.v" 678 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1689790739453 "|ipselector|tops:nios_top|lenet_top:lenet_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "fc_2_result_bram_douta\[0\] lenet_top.v(594) " "Inferred latch for \"fc_2_result_bram_douta\[0\]\" at lenet_top.v(594)" {  } { { "../verilog/lenet_top.v" "" { Text "C:/Users/minut/Desktop/projects/Clasificare-imagini-pe-FPGA--NIOS-II-/verilog/lenet_top.v" 594 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1689790739453 "|ipselector|tops:nios_top|lenet_top:lenet_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "fc_2_result_bram_douta\[1\] lenet_top.v(594) " "Inferred latch for \"fc_2_result_bram_douta\[1\]\" at lenet_top.v(594)" {  } { { "../verilog/lenet_top.v" "" { Text "C:/Users/minut/Desktop/projects/Clasificare-imagini-pe-FPGA--NIOS-II-/verilog/lenet_top.v" 594 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1689790739453 "|ipselector|tops:nios_top|lenet_top:lenet_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "fc_2_result_bram_douta\[2\] lenet_top.v(594) " "Inferred latch for \"fc_2_result_bram_douta\[2\]\" at lenet_top.v(594)" {  } { { "../verilog/lenet_top.v" "" { Text "C:/Users/minut/Desktop/projects/Clasificare-imagini-pe-FPGA--NIOS-II-/verilog/lenet_top.v" 594 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1689790739453 "|ipselector|tops:nios_top|lenet_top:lenet_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "fc_2_result_bram_douta\[3\] lenet_top.v(594) " "Inferred latch for \"fc_2_result_bram_douta\[3\]\" at lenet_top.v(594)" {  } { { "../verilog/lenet_top.v" "" { Text "C:/Users/minut/Desktop/projects/Clasificare-imagini-pe-FPGA--NIOS-II-/verilog/lenet_top.v" 594 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1689790739453 "|ipselector|tops:nios_top|lenet_top:lenet_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "fc_2_result_bram_douta\[4\] lenet_top.v(594) " "Inferred latch for \"fc_2_result_bram_douta\[4\]\" at lenet_top.v(594)" {  } { { "../verilog/lenet_top.v" "" { Text "C:/Users/minut/Desktop/projects/Clasificare-imagini-pe-FPGA--NIOS-II-/verilog/lenet_top.v" 594 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1689790739453 "|ipselector|tops:nios_top|lenet_top:lenet_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "fc_2_result_bram_douta\[5\] lenet_top.v(594) " "Inferred latch for \"fc_2_result_bram_douta\[5\]\" at lenet_top.v(594)" {  } { { "../verilog/lenet_top.v" "" { Text "C:/Users/minut/Desktop/projects/Clasificare-imagini-pe-FPGA--NIOS-II-/verilog/lenet_top.v" 594 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1689790739453 "|ipselector|tops:nios_top|lenet_top:lenet_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "fc_2_result_bram_douta\[6\] lenet_top.v(594) " "Inferred latch for \"fc_2_result_bram_douta\[6\]\" at lenet_top.v(594)" {  } { { "../verilog/lenet_top.v" "" { Text "C:/Users/minut/Desktop/projects/Clasificare-imagini-pe-FPGA--NIOS-II-/verilog/lenet_top.v" 594 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1689790739453 "|ipselector|tops:nios_top|lenet_top:lenet_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "fc_2_result_bram_douta\[7\] lenet_top.v(594) " "Inferred latch for \"fc_2_result_bram_douta\[7\]\" at lenet_top.v(594)" {  } { { "../verilog/lenet_top.v" "" { Text "C:/Users/minut/Desktop/projects/Clasificare-imagini-pe-FPGA--NIOS-II-/verilog/lenet_top.v" 594 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1689790739453 "|ipselector|tops:nios_top|lenet_top:lenet_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "fc_2_result_bram_douta\[8\] lenet_top.v(594) " "Inferred latch for \"fc_2_result_bram_douta\[8\]\" at lenet_top.v(594)" {  } { { "../verilog/lenet_top.v" "" { Text "C:/Users/minut/Desktop/projects/Clasificare-imagini-pe-FPGA--NIOS-II-/verilog/lenet_top.v" 594 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1689790739454 "|ipselector|tops:nios_top|lenet_top:lenet_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "fc_2_result_bram_douta\[9\] lenet_top.v(594) " "Inferred latch for \"fc_2_result_bram_douta\[9\]\" at lenet_top.v(594)" {  } { { "../verilog/lenet_top.v" "" { Text "C:/Users/minut/Desktop/projects/Clasificare-imagini-pe-FPGA--NIOS-II-/verilog/lenet_top.v" 594 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1689790739454 "|ipselector|tops:nios_top|lenet_top:lenet_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "fc_2_result_bram_douta\[10\] lenet_top.v(594) " "Inferred latch for \"fc_2_result_bram_douta\[10\]\" at lenet_top.v(594)" {  } { { "../verilog/lenet_top.v" "" { Text "C:/Users/minut/Desktop/projects/Clasificare-imagini-pe-FPGA--NIOS-II-/verilog/lenet_top.v" 594 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1689790739454 "|ipselector|tops:nios_top|lenet_top:lenet_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "fc_2_result_bram_douta\[11\] lenet_top.v(594) " "Inferred latch for \"fc_2_result_bram_douta\[11\]\" at lenet_top.v(594)" {  } { { "../verilog/lenet_top.v" "" { Text "C:/Users/minut/Desktop/projects/Clasificare-imagini-pe-FPGA--NIOS-II-/verilog/lenet_top.v" 594 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1689790739454 "|ipselector|tops:nios_top|lenet_top:lenet_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "fc_2_result_bram_douta\[12\] lenet_top.v(594) " "Inferred latch for \"fc_2_result_bram_douta\[12\]\" at lenet_top.v(594)" {  } { { "../verilog/lenet_top.v" "" { Text "C:/Users/minut/Desktop/projects/Clasificare-imagini-pe-FPGA--NIOS-II-/verilog/lenet_top.v" 594 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1689790739454 "|ipselector|tops:nios_top|lenet_top:lenet_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "fc_2_result_bram_douta\[13\] lenet_top.v(594) " "Inferred latch for \"fc_2_result_bram_douta\[13\]\" at lenet_top.v(594)" {  } { { "../verilog/lenet_top.v" "" { Text "C:/Users/minut/Desktop/projects/Clasificare-imagini-pe-FPGA--NIOS-II-/verilog/lenet_top.v" 594 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1689790739454 "|ipselector|tops:nios_top|lenet_top:lenet_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "fc_2_result_bram_douta\[14\] lenet_top.v(594) " "Inferred latch for \"fc_2_result_bram_douta\[14\]\" at lenet_top.v(594)" {  } { { "../verilog/lenet_top.v" "" { Text "C:/Users/minut/Desktop/projects/Clasificare-imagini-pe-FPGA--NIOS-II-/verilog/lenet_top.v" 594 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1689790739454 "|ipselector|tops:nios_top|lenet_top:lenet_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "fc_2_result_bram_douta\[15\] lenet_top.v(594) " "Inferred latch for \"fc_2_result_bram_douta\[15\]\" at lenet_top.v(594)" {  } { { "../verilog/lenet_top.v" "" { Text "C:/Users/minut/Desktop/projects/Clasificare-imagini-pe-FPGA--NIOS-II-/verilog/lenet_top.v" 594 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1689790739454 "|ipselector|tops:nios_top|lenet_top:lenet_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "fc_1_result_bram_douta\[0\] lenet_top.v(594) " "Inferred latch for \"fc_1_result_bram_douta\[0\]\" at lenet_top.v(594)" {  } { { "../verilog/lenet_top.v" "" { Text "C:/Users/minut/Desktop/projects/Clasificare-imagini-pe-FPGA--NIOS-II-/verilog/lenet_top.v" 594 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1689790739454 "|ipselector|tops:nios_top|lenet_top:lenet_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "fc_1_result_bram_douta\[1\] lenet_top.v(594) " "Inferred latch for \"fc_1_result_bram_douta\[1\]\" at lenet_top.v(594)" {  } { { "../verilog/lenet_top.v" "" { Text "C:/Users/minut/Desktop/projects/Clasificare-imagini-pe-FPGA--NIOS-II-/verilog/lenet_top.v" 594 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1689790739454 "|ipselector|tops:nios_top|lenet_top:lenet_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "fc_1_result_bram_douta\[2\] lenet_top.v(594) " "Inferred latch for \"fc_1_result_bram_douta\[2\]\" at lenet_top.v(594)" {  } { { "../verilog/lenet_top.v" "" { Text "C:/Users/minut/Desktop/projects/Clasificare-imagini-pe-FPGA--NIOS-II-/verilog/lenet_top.v" 594 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1689790739454 "|ipselector|tops:nios_top|lenet_top:lenet_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "fc_1_result_bram_douta\[3\] lenet_top.v(594) " "Inferred latch for \"fc_1_result_bram_douta\[3\]\" at lenet_top.v(594)" {  } { { "../verilog/lenet_top.v" "" { Text "C:/Users/minut/Desktop/projects/Clasificare-imagini-pe-FPGA--NIOS-II-/verilog/lenet_top.v" 594 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1689790739454 "|ipselector|tops:nios_top|lenet_top:lenet_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "fc_1_result_bram_douta\[4\] lenet_top.v(594) " "Inferred latch for \"fc_1_result_bram_douta\[4\]\" at lenet_top.v(594)" {  } { { "../verilog/lenet_top.v" "" { Text "C:/Users/minut/Desktop/projects/Clasificare-imagini-pe-FPGA--NIOS-II-/verilog/lenet_top.v" 594 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1689790739454 "|ipselector|tops:nios_top|lenet_top:lenet_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "fc_1_result_bram_douta\[5\] lenet_top.v(594) " "Inferred latch for \"fc_1_result_bram_douta\[5\]\" at lenet_top.v(594)" {  } { { "../verilog/lenet_top.v" "" { Text "C:/Users/minut/Desktop/projects/Clasificare-imagini-pe-FPGA--NIOS-II-/verilog/lenet_top.v" 594 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1689790739454 "|ipselector|tops:nios_top|lenet_top:lenet_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "fc_1_result_bram_douta\[6\] lenet_top.v(594) " "Inferred latch for \"fc_1_result_bram_douta\[6\]\" at lenet_top.v(594)" {  } { { "../verilog/lenet_top.v" "" { Text "C:/Users/minut/Desktop/projects/Clasificare-imagini-pe-FPGA--NIOS-II-/verilog/lenet_top.v" 594 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1689790739454 "|ipselector|tops:nios_top|lenet_top:lenet_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "fc_1_result_bram_douta\[7\] lenet_top.v(594) " "Inferred latch for \"fc_1_result_bram_douta\[7\]\" at lenet_top.v(594)" {  } { { "../verilog/lenet_top.v" "" { Text "C:/Users/minut/Desktop/projects/Clasificare-imagini-pe-FPGA--NIOS-II-/verilog/lenet_top.v" 594 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1689790739454 "|ipselector|tops:nios_top|lenet_top:lenet_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "fc_1_result_bram_douta\[8\] lenet_top.v(594) " "Inferred latch for \"fc_1_result_bram_douta\[8\]\" at lenet_top.v(594)" {  } { { "../verilog/lenet_top.v" "" { Text "C:/Users/minut/Desktop/projects/Clasificare-imagini-pe-FPGA--NIOS-II-/verilog/lenet_top.v" 594 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1689790739454 "|ipselector|tops:nios_top|lenet_top:lenet_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "fc_1_result_bram_douta\[9\] lenet_top.v(594) " "Inferred latch for \"fc_1_result_bram_douta\[9\]\" at lenet_top.v(594)" {  } { { "../verilog/lenet_top.v" "" { Text "C:/Users/minut/Desktop/projects/Clasificare-imagini-pe-FPGA--NIOS-II-/verilog/lenet_top.v" 594 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1689790739455 "|ipselector|tops:nios_top|lenet_top:lenet_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "fc_1_result_bram_douta\[10\] lenet_top.v(594) " "Inferred latch for \"fc_1_result_bram_douta\[10\]\" at lenet_top.v(594)" {  } { { "../verilog/lenet_top.v" "" { Text "C:/Users/minut/Desktop/projects/Clasificare-imagini-pe-FPGA--NIOS-II-/verilog/lenet_top.v" 594 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1689790739455 "|ipselector|tops:nios_top|lenet_top:lenet_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "fc_1_result_bram_douta\[11\] lenet_top.v(594) " "Inferred latch for \"fc_1_result_bram_douta\[11\]\" at lenet_top.v(594)" {  } { { "../verilog/lenet_top.v" "" { Text "C:/Users/minut/Desktop/projects/Clasificare-imagini-pe-FPGA--NIOS-II-/verilog/lenet_top.v" 594 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1689790739455 "|ipselector|tops:nios_top|lenet_top:lenet_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "fc_1_result_bram_douta\[12\] lenet_top.v(594) " "Inferred latch for \"fc_1_result_bram_douta\[12\]\" at lenet_top.v(594)" {  } { { "../verilog/lenet_top.v" "" { Text "C:/Users/minut/Desktop/projects/Clasificare-imagini-pe-FPGA--NIOS-II-/verilog/lenet_top.v" 594 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1689790739455 "|ipselector|tops:nios_top|lenet_top:lenet_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "fc_1_result_bram_douta\[13\] lenet_top.v(594) " "Inferred latch for \"fc_1_result_bram_douta\[13\]\" at lenet_top.v(594)" {  } { { "../verilog/lenet_top.v" "" { Text "C:/Users/minut/Desktop/projects/Clasificare-imagini-pe-FPGA--NIOS-II-/verilog/lenet_top.v" 594 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1689790739455 "|ipselector|tops:nios_top|lenet_top:lenet_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "fc_1_result_bram_douta\[14\] lenet_top.v(594) " "Inferred latch for \"fc_1_result_bram_douta\[14\]\" at lenet_top.v(594)" {  } { { "../verilog/lenet_top.v" "" { Text "C:/Users/minut/Desktop/projects/Clasificare-imagini-pe-FPGA--NIOS-II-/verilog/lenet_top.v" 594 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1689790739455 "|ipselector|tops:nios_top|lenet_top:lenet_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "fc_1_result_bram_douta\[15\] lenet_top.v(594) " "Inferred latch for \"fc_1_result_bram_douta\[15\]\" at lenet_top.v(594)" {  } { { "../verilog/lenet_top.v" "" { Text "C:/Users/minut/Desktop/projects/Clasificare-imagini-pe-FPGA--NIOS-II-/verilog/lenet_top.v" 594 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1689790739455 "|ipselector|tops:nios_top|lenet_top:lenet_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pool_2_result_bram_douta\[0\] lenet_top.v(594) " "Inferred latch for \"pool_2_result_bram_douta\[0\]\" at lenet_top.v(594)" {  } { { "../verilog/lenet_top.v" "" { Text "C:/Users/minut/Desktop/projects/Clasificare-imagini-pe-FPGA--NIOS-II-/verilog/lenet_top.v" 594 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1689790739455 "|ipselector|tops:nios_top|lenet_top:lenet_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pool_2_result_bram_douta\[1\] lenet_top.v(594) " "Inferred latch for \"pool_2_result_bram_douta\[1\]\" at lenet_top.v(594)" {  } { { "../verilog/lenet_top.v" "" { Text "C:/Users/minut/Desktop/projects/Clasificare-imagini-pe-FPGA--NIOS-II-/verilog/lenet_top.v" 594 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1689790739455 "|ipselector|tops:nios_top|lenet_top:lenet_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pool_2_result_bram_douta\[2\] lenet_top.v(594) " "Inferred latch for \"pool_2_result_bram_douta\[2\]\" at lenet_top.v(594)" {  } { { "../verilog/lenet_top.v" "" { Text "C:/Users/minut/Desktop/projects/Clasificare-imagini-pe-FPGA--NIOS-II-/verilog/lenet_top.v" 594 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1689790739455 "|ipselector|tops:nios_top|lenet_top:lenet_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pool_2_result_bram_douta\[3\] lenet_top.v(594) " "Inferred latch for \"pool_2_result_bram_douta\[3\]\" at lenet_top.v(594)" {  } { { "../verilog/lenet_top.v" "" { Text "C:/Users/minut/Desktop/projects/Clasificare-imagini-pe-FPGA--NIOS-II-/verilog/lenet_top.v" 594 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1689790739455 "|ipselector|tops:nios_top|lenet_top:lenet_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pool_2_result_bram_douta\[4\] lenet_top.v(594) " "Inferred latch for \"pool_2_result_bram_douta\[4\]\" at lenet_top.v(594)" {  } { { "../verilog/lenet_top.v" "" { Text "C:/Users/minut/Desktop/projects/Clasificare-imagini-pe-FPGA--NIOS-II-/verilog/lenet_top.v" 594 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1689790739455 "|ipselector|tops:nios_top|lenet_top:lenet_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pool_2_result_bram_douta\[5\] lenet_top.v(594) " "Inferred latch for \"pool_2_result_bram_douta\[5\]\" at lenet_top.v(594)" {  } { { "../verilog/lenet_top.v" "" { Text "C:/Users/minut/Desktop/projects/Clasificare-imagini-pe-FPGA--NIOS-II-/verilog/lenet_top.v" 594 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1689790739455 "|ipselector|tops:nios_top|lenet_top:lenet_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pool_2_result_bram_douta\[6\] lenet_top.v(594) " "Inferred latch for \"pool_2_result_bram_douta\[6\]\" at lenet_top.v(594)" {  } { { "../verilog/lenet_top.v" "" { Text "C:/Users/minut/Desktop/projects/Clasificare-imagini-pe-FPGA--NIOS-II-/verilog/lenet_top.v" 594 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1689790739455 "|ipselector|tops:nios_top|lenet_top:lenet_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pool_2_result_bram_douta\[7\] lenet_top.v(594) " "Inferred latch for \"pool_2_result_bram_douta\[7\]\" at lenet_top.v(594)" {  } { { "../verilog/lenet_top.v" "" { Text "C:/Users/minut/Desktop/projects/Clasificare-imagini-pe-FPGA--NIOS-II-/verilog/lenet_top.v" 594 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1689790739455 "|ipselector|tops:nios_top|lenet_top:lenet_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pool_2_result_bram_douta\[8\] lenet_top.v(594) " "Inferred latch for \"pool_2_result_bram_douta\[8\]\" at lenet_top.v(594)" {  } { { "../verilog/lenet_top.v" "" { Text "C:/Users/minut/Desktop/projects/Clasificare-imagini-pe-FPGA--NIOS-II-/verilog/lenet_top.v" 594 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1689790739455 "|ipselector|tops:nios_top|lenet_top:lenet_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pool_2_result_bram_douta\[9\] lenet_top.v(594) " "Inferred latch for \"pool_2_result_bram_douta\[9\]\" at lenet_top.v(594)" {  } { { "../verilog/lenet_top.v" "" { Text "C:/Users/minut/Desktop/projects/Clasificare-imagini-pe-FPGA--NIOS-II-/verilog/lenet_top.v" 594 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1689790739456 "|ipselector|tops:nios_top|lenet_top:lenet_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pool_2_result_bram_douta\[10\] lenet_top.v(594) " "Inferred latch for \"pool_2_result_bram_douta\[10\]\" at lenet_top.v(594)" {  } { { "../verilog/lenet_top.v" "" { Text "C:/Users/minut/Desktop/projects/Clasificare-imagini-pe-FPGA--NIOS-II-/verilog/lenet_top.v" 594 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1689790739456 "|ipselector|tops:nios_top|lenet_top:lenet_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pool_2_result_bram_douta\[11\] lenet_top.v(594) " "Inferred latch for \"pool_2_result_bram_douta\[11\]\" at lenet_top.v(594)" {  } { { "../verilog/lenet_top.v" "" { Text "C:/Users/minut/Desktop/projects/Clasificare-imagini-pe-FPGA--NIOS-II-/verilog/lenet_top.v" 594 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1689790739456 "|ipselector|tops:nios_top|lenet_top:lenet_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pool_2_result_bram_douta\[12\] lenet_top.v(594) " "Inferred latch for \"pool_2_result_bram_douta\[12\]\" at lenet_top.v(594)" {  } { { "../verilog/lenet_top.v" "" { Text "C:/Users/minut/Desktop/projects/Clasificare-imagini-pe-FPGA--NIOS-II-/verilog/lenet_top.v" 594 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1689790739456 "|ipselector|tops:nios_top|lenet_top:lenet_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pool_2_result_bram_douta\[13\] lenet_top.v(594) " "Inferred latch for \"pool_2_result_bram_douta\[13\]\" at lenet_top.v(594)" {  } { { "../verilog/lenet_top.v" "" { Text "C:/Users/minut/Desktop/projects/Clasificare-imagini-pe-FPGA--NIOS-II-/verilog/lenet_top.v" 594 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1689790739456 "|ipselector|tops:nios_top|lenet_top:lenet_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pool_2_result_bram_douta\[14\] lenet_top.v(594) " "Inferred latch for \"pool_2_result_bram_douta\[14\]\" at lenet_top.v(594)" {  } { { "../verilog/lenet_top.v" "" { Text "C:/Users/minut/Desktop/projects/Clasificare-imagini-pe-FPGA--NIOS-II-/verilog/lenet_top.v" 594 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1689790739456 "|ipselector|tops:nios_top|lenet_top:lenet_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pool_2_result_bram_douta\[15\] lenet_top.v(594) " "Inferred latch for \"pool_2_result_bram_douta\[15\]\" at lenet_top.v(594)" {  } { { "../verilog/lenet_top.v" "" { Text "C:/Users/minut/Desktop/projects/Clasificare-imagini-pe-FPGA--NIOS-II-/verilog/lenet_top.v" 594 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1689790739456 "|ipselector|tops:nios_top|lenet_top:lenet_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv_3_result_bram_douta\[0\] lenet_top.v(594) " "Inferred latch for \"conv_3_result_bram_douta\[0\]\" at lenet_top.v(594)" {  } { { "../verilog/lenet_top.v" "" { Text "C:/Users/minut/Desktop/projects/Clasificare-imagini-pe-FPGA--NIOS-II-/verilog/lenet_top.v" 594 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1689790739456 "|ipselector|tops:nios_top|lenet_top:lenet_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv_3_result_bram_douta\[1\] lenet_top.v(594) " "Inferred latch for \"conv_3_result_bram_douta\[1\]\" at lenet_top.v(594)" {  } { { "../verilog/lenet_top.v" "" { Text "C:/Users/minut/Desktop/projects/Clasificare-imagini-pe-FPGA--NIOS-II-/verilog/lenet_top.v" 594 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1689790739456 "|ipselector|tops:nios_top|lenet_top:lenet_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv_3_result_bram_douta\[2\] lenet_top.v(594) " "Inferred latch for \"conv_3_result_bram_douta\[2\]\" at lenet_top.v(594)" {  } { { "../verilog/lenet_top.v" "" { Text "C:/Users/minut/Desktop/projects/Clasificare-imagini-pe-FPGA--NIOS-II-/verilog/lenet_top.v" 594 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1689790739456 "|ipselector|tops:nios_top|lenet_top:lenet_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv_3_result_bram_douta\[3\] lenet_top.v(594) " "Inferred latch for \"conv_3_result_bram_douta\[3\]\" at lenet_top.v(594)" {  } { { "../verilog/lenet_top.v" "" { Text "C:/Users/minut/Desktop/projects/Clasificare-imagini-pe-FPGA--NIOS-II-/verilog/lenet_top.v" 594 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1689790739456 "|ipselector|tops:nios_top|lenet_top:lenet_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv_3_result_bram_douta\[4\] lenet_top.v(594) " "Inferred latch for \"conv_3_result_bram_douta\[4\]\" at lenet_top.v(594)" {  } { { "../verilog/lenet_top.v" "" { Text "C:/Users/minut/Desktop/projects/Clasificare-imagini-pe-FPGA--NIOS-II-/verilog/lenet_top.v" 594 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1689790739456 "|ipselector|tops:nios_top|lenet_top:lenet_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv_3_result_bram_douta\[5\] lenet_top.v(594) " "Inferred latch for \"conv_3_result_bram_douta\[5\]\" at lenet_top.v(594)" {  } { { "../verilog/lenet_top.v" "" { Text "C:/Users/minut/Desktop/projects/Clasificare-imagini-pe-FPGA--NIOS-II-/verilog/lenet_top.v" 594 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1689790739456 "|ipselector|tops:nios_top|lenet_top:lenet_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv_3_result_bram_douta\[6\] lenet_top.v(594) " "Inferred latch for \"conv_3_result_bram_douta\[6\]\" at lenet_top.v(594)" {  } { { "../verilog/lenet_top.v" "" { Text "C:/Users/minut/Desktop/projects/Clasificare-imagini-pe-FPGA--NIOS-II-/verilog/lenet_top.v" 594 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1689790739456 "|ipselector|tops:nios_top|lenet_top:lenet_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv_3_result_bram_douta\[7\] lenet_top.v(594) " "Inferred latch for \"conv_3_result_bram_douta\[7\]\" at lenet_top.v(594)" {  } { { "../verilog/lenet_top.v" "" { Text "C:/Users/minut/Desktop/projects/Clasificare-imagini-pe-FPGA--NIOS-II-/verilog/lenet_top.v" 594 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1689790739456 "|ipselector|tops:nios_top|lenet_top:lenet_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv_3_result_bram_douta\[8\] lenet_top.v(594) " "Inferred latch for \"conv_3_result_bram_douta\[8\]\" at lenet_top.v(594)" {  } { { "../verilog/lenet_top.v" "" { Text "C:/Users/minut/Desktop/projects/Clasificare-imagini-pe-FPGA--NIOS-II-/verilog/lenet_top.v" 594 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1689790739457 "|ipselector|tops:nios_top|lenet_top:lenet_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv_3_result_bram_douta\[9\] lenet_top.v(594) " "Inferred latch for \"conv_3_result_bram_douta\[9\]\" at lenet_top.v(594)" {  } { { "../verilog/lenet_top.v" "" { Text "C:/Users/minut/Desktop/projects/Clasificare-imagini-pe-FPGA--NIOS-II-/verilog/lenet_top.v" 594 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1689790739457 "|ipselector|tops:nios_top|lenet_top:lenet_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv_3_result_bram_douta\[10\] lenet_top.v(594) " "Inferred latch for \"conv_3_result_bram_douta\[10\]\" at lenet_top.v(594)" {  } { { "../verilog/lenet_top.v" "" { Text "C:/Users/minut/Desktop/projects/Clasificare-imagini-pe-FPGA--NIOS-II-/verilog/lenet_top.v" 594 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1689790739457 "|ipselector|tops:nios_top|lenet_top:lenet_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv_3_result_bram_douta\[11\] lenet_top.v(594) " "Inferred latch for \"conv_3_result_bram_douta\[11\]\" at lenet_top.v(594)" {  } { { "../verilog/lenet_top.v" "" { Text "C:/Users/minut/Desktop/projects/Clasificare-imagini-pe-FPGA--NIOS-II-/verilog/lenet_top.v" 594 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1689790739457 "|ipselector|tops:nios_top|lenet_top:lenet_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv_3_result_bram_douta\[12\] lenet_top.v(594) " "Inferred latch for \"conv_3_result_bram_douta\[12\]\" at lenet_top.v(594)" {  } { { "../verilog/lenet_top.v" "" { Text "C:/Users/minut/Desktop/projects/Clasificare-imagini-pe-FPGA--NIOS-II-/verilog/lenet_top.v" 594 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1689790739457 "|ipselector|tops:nios_top|lenet_top:lenet_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv_3_result_bram_douta\[13\] lenet_top.v(594) " "Inferred latch for \"conv_3_result_bram_douta\[13\]\" at lenet_top.v(594)" {  } { { "../verilog/lenet_top.v" "" { Text "C:/Users/minut/Desktop/projects/Clasificare-imagini-pe-FPGA--NIOS-II-/verilog/lenet_top.v" 594 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1689790739457 "|ipselector|tops:nios_top|lenet_top:lenet_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv_3_result_bram_douta\[14\] lenet_top.v(594) " "Inferred latch for \"conv_3_result_bram_douta\[14\]\" at lenet_top.v(594)" {  } { { "../verilog/lenet_top.v" "" { Text "C:/Users/minut/Desktop/projects/Clasificare-imagini-pe-FPGA--NIOS-II-/verilog/lenet_top.v" 594 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1689790739457 "|ipselector|tops:nios_top|lenet_top:lenet_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv_3_result_bram_douta\[15\] lenet_top.v(594) " "Inferred latch for \"conv_3_result_bram_douta\[15\]\" at lenet_top.v(594)" {  } { { "../verilog/lenet_top.v" "" { Text "C:/Users/minut/Desktop/projects/Clasificare-imagini-pe-FPGA--NIOS-II-/verilog/lenet_top.v" 594 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1689790739457 "|ipselector|tops:nios_top|lenet_top:lenet_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv_2_result_bram_douta\[0\] lenet_top.v(594) " "Inferred latch for \"conv_2_result_bram_douta\[0\]\" at lenet_top.v(594)" {  } { { "../verilog/lenet_top.v" "" { Text "C:/Users/minut/Desktop/projects/Clasificare-imagini-pe-FPGA--NIOS-II-/verilog/lenet_top.v" 594 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1689790739457 "|ipselector|tops:nios_top|lenet_top:lenet_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv_2_result_bram_douta\[1\] lenet_top.v(594) " "Inferred latch for \"conv_2_result_bram_douta\[1\]\" at lenet_top.v(594)" {  } { { "../verilog/lenet_top.v" "" { Text "C:/Users/minut/Desktop/projects/Clasificare-imagini-pe-FPGA--NIOS-II-/verilog/lenet_top.v" 594 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1689790739457 "|ipselector|tops:nios_top|lenet_top:lenet_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv_2_result_bram_douta\[2\] lenet_top.v(594) " "Inferred latch for \"conv_2_result_bram_douta\[2\]\" at lenet_top.v(594)" {  } { { "../verilog/lenet_top.v" "" { Text "C:/Users/minut/Desktop/projects/Clasificare-imagini-pe-FPGA--NIOS-II-/verilog/lenet_top.v" 594 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1689790739457 "|ipselector|tops:nios_top|lenet_top:lenet_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv_2_result_bram_douta\[3\] lenet_top.v(594) " "Inferred latch for \"conv_2_result_bram_douta\[3\]\" at lenet_top.v(594)" {  } { { "../verilog/lenet_top.v" "" { Text "C:/Users/minut/Desktop/projects/Clasificare-imagini-pe-FPGA--NIOS-II-/verilog/lenet_top.v" 594 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1689790739457 "|ipselector|tops:nios_top|lenet_top:lenet_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv_2_result_bram_douta\[4\] lenet_top.v(594) " "Inferred latch for \"conv_2_result_bram_douta\[4\]\" at lenet_top.v(594)" {  } { { "../verilog/lenet_top.v" "" { Text "C:/Users/minut/Desktop/projects/Clasificare-imagini-pe-FPGA--NIOS-II-/verilog/lenet_top.v" 594 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1689790739457 "|ipselector|tops:nios_top|lenet_top:lenet_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv_2_result_bram_douta\[5\] lenet_top.v(594) " "Inferred latch for \"conv_2_result_bram_douta\[5\]\" at lenet_top.v(594)" {  } { { "../verilog/lenet_top.v" "" { Text "C:/Users/minut/Desktop/projects/Clasificare-imagini-pe-FPGA--NIOS-II-/verilog/lenet_top.v" 594 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1689790739457 "|ipselector|tops:nios_top|lenet_top:lenet_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv_2_result_bram_douta\[6\] lenet_top.v(594) " "Inferred latch for \"conv_2_result_bram_douta\[6\]\" at lenet_top.v(594)" {  } { { "../verilog/lenet_top.v" "" { Text "C:/Users/minut/Desktop/projects/Clasificare-imagini-pe-FPGA--NIOS-II-/verilog/lenet_top.v" 594 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1689790739457 "|ipselector|tops:nios_top|lenet_top:lenet_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv_2_result_bram_douta\[7\] lenet_top.v(594) " "Inferred latch for \"conv_2_result_bram_douta\[7\]\" at lenet_top.v(594)" {  } { { "../verilog/lenet_top.v" "" { Text "C:/Users/minut/Desktop/projects/Clasificare-imagini-pe-FPGA--NIOS-II-/verilog/lenet_top.v" 594 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1689790739457 "|ipselector|tops:nios_top|lenet_top:lenet_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv_2_result_bram_douta\[8\] lenet_top.v(594) " "Inferred latch for \"conv_2_result_bram_douta\[8\]\" at lenet_top.v(594)" {  } { { "../verilog/lenet_top.v" "" { Text "C:/Users/minut/Desktop/projects/Clasificare-imagini-pe-FPGA--NIOS-II-/verilog/lenet_top.v" 594 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1689790739458 "|ipselector|tops:nios_top|lenet_top:lenet_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv_2_result_bram_douta\[9\] lenet_top.v(594) " "Inferred latch for \"conv_2_result_bram_douta\[9\]\" at lenet_top.v(594)" {  } { { "../verilog/lenet_top.v" "" { Text "C:/Users/minut/Desktop/projects/Clasificare-imagini-pe-FPGA--NIOS-II-/verilog/lenet_top.v" 594 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1689790739458 "|ipselector|tops:nios_top|lenet_top:lenet_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv_2_result_bram_douta\[10\] lenet_top.v(594) " "Inferred latch for \"conv_2_result_bram_douta\[10\]\" at lenet_top.v(594)" {  } { { "../verilog/lenet_top.v" "" { Text "C:/Users/minut/Desktop/projects/Clasificare-imagini-pe-FPGA--NIOS-II-/verilog/lenet_top.v" 594 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1689790739458 "|ipselector|tops:nios_top|lenet_top:lenet_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv_2_result_bram_douta\[11\] lenet_top.v(594) " "Inferred latch for \"conv_2_result_bram_douta\[11\]\" at lenet_top.v(594)" {  } { { "../verilog/lenet_top.v" "" { Text "C:/Users/minut/Desktop/projects/Clasificare-imagini-pe-FPGA--NIOS-II-/verilog/lenet_top.v" 594 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1689790739458 "|ipselector|tops:nios_top|lenet_top:lenet_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv_2_result_bram_douta\[12\] lenet_top.v(594) " "Inferred latch for \"conv_2_result_bram_douta\[12\]\" at lenet_top.v(594)" {  } { { "../verilog/lenet_top.v" "" { Text "C:/Users/minut/Desktop/projects/Clasificare-imagini-pe-FPGA--NIOS-II-/verilog/lenet_top.v" 594 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1689790739458 "|ipselector|tops:nios_top|lenet_top:lenet_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv_2_result_bram_douta\[13\] lenet_top.v(594) " "Inferred latch for \"conv_2_result_bram_douta\[13\]\" at lenet_top.v(594)" {  } { { "../verilog/lenet_top.v" "" { Text "C:/Users/minut/Desktop/projects/Clasificare-imagini-pe-FPGA--NIOS-II-/verilog/lenet_top.v" 594 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1689790739458 "|ipselector|tops:nios_top|lenet_top:lenet_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv_2_result_bram_douta\[14\] lenet_top.v(594) " "Inferred latch for \"conv_2_result_bram_douta\[14\]\" at lenet_top.v(594)" {  } { { "../verilog/lenet_top.v" "" { Text "C:/Users/minut/Desktop/projects/Clasificare-imagini-pe-FPGA--NIOS-II-/verilog/lenet_top.v" 594 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1689790739458 "|ipselector|tops:nios_top|lenet_top:lenet_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv_2_result_bram_douta\[15\] lenet_top.v(594) " "Inferred latch for \"conv_2_result_bram_douta\[15\]\" at lenet_top.v(594)" {  } { { "../verilog/lenet_top.v" "" { Text "C:/Users/minut/Desktop/projects/Clasificare-imagini-pe-FPGA--NIOS-II-/verilog/lenet_top.v" 594 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1689790739458 "|ipselector|tops:nios_top|lenet_top:lenet_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pool_1_result_bram_douta\[0\] lenet_top.v(594) " "Inferred latch for \"pool_1_result_bram_douta\[0\]\" at lenet_top.v(594)" {  } { { "../verilog/lenet_top.v" "" { Text "C:/Users/minut/Desktop/projects/Clasificare-imagini-pe-FPGA--NIOS-II-/verilog/lenet_top.v" 594 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1689790739458 "|ipselector|tops:nios_top|lenet_top:lenet_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pool_1_result_bram_douta\[1\] lenet_top.v(594) " "Inferred latch for \"pool_1_result_bram_douta\[1\]\" at lenet_top.v(594)" {  } { { "../verilog/lenet_top.v" "" { Text "C:/Users/minut/Desktop/projects/Clasificare-imagini-pe-FPGA--NIOS-II-/verilog/lenet_top.v" 594 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1689790739458 "|ipselector|tops:nios_top|lenet_top:lenet_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pool_1_result_bram_douta\[2\] lenet_top.v(594) " "Inferred latch for \"pool_1_result_bram_douta\[2\]\" at lenet_top.v(594)" {  } { { "../verilog/lenet_top.v" "" { Text "C:/Users/minut/Desktop/projects/Clasificare-imagini-pe-FPGA--NIOS-II-/verilog/lenet_top.v" 594 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1689790739458 "|ipselector|tops:nios_top|lenet_top:lenet_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pool_1_result_bram_douta\[3\] lenet_top.v(594) " "Inferred latch for \"pool_1_result_bram_douta\[3\]\" at lenet_top.v(594)" {  } { { "../verilog/lenet_top.v" "" { Text "C:/Users/minut/Desktop/projects/Clasificare-imagini-pe-FPGA--NIOS-II-/verilog/lenet_top.v" 594 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1689790739458 "|ipselector|tops:nios_top|lenet_top:lenet_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pool_1_result_bram_douta\[4\] lenet_top.v(594) " "Inferred latch for \"pool_1_result_bram_douta\[4\]\" at lenet_top.v(594)" {  } { { "../verilog/lenet_top.v" "" { Text "C:/Users/minut/Desktop/projects/Clasificare-imagini-pe-FPGA--NIOS-II-/verilog/lenet_top.v" 594 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1689790739458 "|ipselector|tops:nios_top|lenet_top:lenet_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pool_1_result_bram_douta\[5\] lenet_top.v(594) " "Inferred latch for \"pool_1_result_bram_douta\[5\]\" at lenet_top.v(594)" {  } { { "../verilog/lenet_top.v" "" { Text "C:/Users/minut/Desktop/projects/Clasificare-imagini-pe-FPGA--NIOS-II-/verilog/lenet_top.v" 594 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1689790739458 "|ipselector|tops:nios_top|lenet_top:lenet_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pool_1_result_bram_douta\[6\] lenet_top.v(594) " "Inferred latch for \"pool_1_result_bram_douta\[6\]\" at lenet_top.v(594)" {  } { { "../verilog/lenet_top.v" "" { Text "C:/Users/minut/Desktop/projects/Clasificare-imagini-pe-FPGA--NIOS-II-/verilog/lenet_top.v" 594 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1689790739459 "|ipselector|tops:nios_top|lenet_top:lenet_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pool_1_result_bram_douta\[7\] lenet_top.v(594) " "Inferred latch for \"pool_1_result_bram_douta\[7\]\" at lenet_top.v(594)" {  } { { "../verilog/lenet_top.v" "" { Text "C:/Users/minut/Desktop/projects/Clasificare-imagini-pe-FPGA--NIOS-II-/verilog/lenet_top.v" 594 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1689790739459 "|ipselector|tops:nios_top|lenet_top:lenet_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pool_1_result_bram_douta\[8\] lenet_top.v(594) " "Inferred latch for \"pool_1_result_bram_douta\[8\]\" at lenet_top.v(594)" {  } { { "../verilog/lenet_top.v" "" { Text "C:/Users/minut/Desktop/projects/Clasificare-imagini-pe-FPGA--NIOS-II-/verilog/lenet_top.v" 594 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1689790739459 "|ipselector|tops:nios_top|lenet_top:lenet_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pool_1_result_bram_douta\[9\] lenet_top.v(594) " "Inferred latch for \"pool_1_result_bram_douta\[9\]\" at lenet_top.v(594)" {  } { { "../verilog/lenet_top.v" "" { Text "C:/Users/minut/Desktop/projects/Clasificare-imagini-pe-FPGA--NIOS-II-/verilog/lenet_top.v" 594 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1689790739459 "|ipselector|tops:nios_top|lenet_top:lenet_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pool_1_result_bram_douta\[10\] lenet_top.v(594) " "Inferred latch for \"pool_1_result_bram_douta\[10\]\" at lenet_top.v(594)" {  } { { "../verilog/lenet_top.v" "" { Text "C:/Users/minut/Desktop/projects/Clasificare-imagini-pe-FPGA--NIOS-II-/verilog/lenet_top.v" 594 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1689790739459 "|ipselector|tops:nios_top|lenet_top:lenet_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pool_1_result_bram_douta\[11\] lenet_top.v(594) " "Inferred latch for \"pool_1_result_bram_douta\[11\]\" at lenet_top.v(594)" {  } { { "../verilog/lenet_top.v" "" { Text "C:/Users/minut/Desktop/projects/Clasificare-imagini-pe-FPGA--NIOS-II-/verilog/lenet_top.v" 594 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1689790739459 "|ipselector|tops:nios_top|lenet_top:lenet_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pool_1_result_bram_douta\[12\] lenet_top.v(594) " "Inferred latch for \"pool_1_result_bram_douta\[12\]\" at lenet_top.v(594)" {  } { { "../verilog/lenet_top.v" "" { Text "C:/Users/minut/Desktop/projects/Clasificare-imagini-pe-FPGA--NIOS-II-/verilog/lenet_top.v" 594 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1689790739459 "|ipselector|tops:nios_top|lenet_top:lenet_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pool_1_result_bram_douta\[13\] lenet_top.v(594) " "Inferred latch for \"pool_1_result_bram_douta\[13\]\" at lenet_top.v(594)" {  } { { "../verilog/lenet_top.v" "" { Text "C:/Users/minut/Desktop/projects/Clasificare-imagini-pe-FPGA--NIOS-II-/verilog/lenet_top.v" 594 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1689790739459 "|ipselector|tops:nios_top|lenet_top:lenet_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pool_1_result_bram_douta\[14\] lenet_top.v(594) " "Inferred latch for \"pool_1_result_bram_douta\[14\]\" at lenet_top.v(594)" {  } { { "../verilog/lenet_top.v" "" { Text "C:/Users/minut/Desktop/projects/Clasificare-imagini-pe-FPGA--NIOS-II-/verilog/lenet_top.v" 594 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1689790739459 "|ipselector|tops:nios_top|lenet_top:lenet_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pool_1_result_bram_douta\[15\] lenet_top.v(594) " "Inferred latch for \"pool_1_result_bram_douta\[15\]\" at lenet_top.v(594)" {  } { { "../verilog/lenet_top.v" "" { Text "C:/Users/minut/Desktop/projects/Clasificare-imagini-pe-FPGA--NIOS-II-/verilog/lenet_top.v" 594 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1689790739459 "|ipselector|tops:nios_top|lenet_top:lenet_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result_bram_dina\[0\] lenet_top.v(594) " "Inferred latch for \"result_bram_dina\[0\]\" at lenet_top.v(594)" {  } { { "../verilog/lenet_top.v" "" { Text "C:/Users/minut/Desktop/projects/Clasificare-imagini-pe-FPGA--NIOS-II-/verilog/lenet_top.v" 594 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1689790739459 "|ipselector|tops:nios_top|lenet_top:lenet_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result_bram_dina\[1\] lenet_top.v(594) " "Inferred latch for \"result_bram_dina\[1\]\" at lenet_top.v(594)" {  } { { "../verilog/lenet_top.v" "" { Text "C:/Users/minut/Desktop/projects/Clasificare-imagini-pe-FPGA--NIOS-II-/verilog/lenet_top.v" 594 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1689790739459 "|ipselector|tops:nios_top|lenet_top:lenet_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result_bram_dina\[2\] lenet_top.v(594) " "Inferred latch for \"result_bram_dina\[2\]\" at lenet_top.v(594)" {  } { { "../verilog/lenet_top.v" "" { Text "C:/Users/minut/Desktop/projects/Clasificare-imagini-pe-FPGA--NIOS-II-/verilog/lenet_top.v" 594 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1689790739459 "|ipselector|tops:nios_top|lenet_top:lenet_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result_bram_dina\[3\] lenet_top.v(594) " "Inferred latch for \"result_bram_dina\[3\]\" at lenet_top.v(594)" {  } { { "../verilog/lenet_top.v" "" { Text "C:/Users/minut/Desktop/projects/Clasificare-imagini-pe-FPGA--NIOS-II-/verilog/lenet_top.v" 594 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1689790739459 "|ipselector|tops:nios_top|lenet_top:lenet_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result_bram_dina\[4\] lenet_top.v(594) " "Inferred latch for \"result_bram_dina\[4\]\" at lenet_top.v(594)" {  } { { "../verilog/lenet_top.v" "" { Text "C:/Users/minut/Desktop/projects/Clasificare-imagini-pe-FPGA--NIOS-II-/verilog/lenet_top.v" 594 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1689790739460 "|ipselector|tops:nios_top|lenet_top:lenet_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result_bram_dina\[5\] lenet_top.v(594) " "Inferred latch for \"result_bram_dina\[5\]\" at lenet_top.v(594)" {  } { { "../verilog/lenet_top.v" "" { Text "C:/Users/minut/Desktop/projects/Clasificare-imagini-pe-FPGA--NIOS-II-/verilog/lenet_top.v" 594 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1689790739460 "|ipselector|tops:nios_top|lenet_top:lenet_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result_bram_dina\[6\] lenet_top.v(594) " "Inferred latch for \"result_bram_dina\[6\]\" at lenet_top.v(594)" {  } { { "../verilog/lenet_top.v" "" { Text "C:/Users/minut/Desktop/projects/Clasificare-imagini-pe-FPGA--NIOS-II-/verilog/lenet_top.v" 594 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1689790739460 "|ipselector|tops:nios_top|lenet_top:lenet_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result_bram_dina\[7\] lenet_top.v(594) " "Inferred latch for \"result_bram_dina\[7\]\" at lenet_top.v(594)" {  } { { "../verilog/lenet_top.v" "" { Text "C:/Users/minut/Desktop/projects/Clasificare-imagini-pe-FPGA--NIOS-II-/verilog/lenet_top.v" 594 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1689790739460 "|ipselector|tops:nios_top|lenet_top:lenet_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result_bram_dina\[8\] lenet_top.v(594) " "Inferred latch for \"result_bram_dina\[8\]\" at lenet_top.v(594)" {  } { { "../verilog/lenet_top.v" "" { Text "C:/Users/minut/Desktop/projects/Clasificare-imagini-pe-FPGA--NIOS-II-/verilog/lenet_top.v" 594 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1689790739460 "|ipselector|tops:nios_top|lenet_top:lenet_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result_bram_dina\[9\] lenet_top.v(594) " "Inferred latch for \"result_bram_dina\[9\]\" at lenet_top.v(594)" {  } { { "../verilog/lenet_top.v" "" { Text "C:/Users/minut/Desktop/projects/Clasificare-imagini-pe-FPGA--NIOS-II-/verilog/lenet_top.v" 594 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1689790739460 "|ipselector|tops:nios_top|lenet_top:lenet_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result_bram_dina\[10\] lenet_top.v(594) " "Inferred latch for \"result_bram_dina\[10\]\" at lenet_top.v(594)" {  } { { "../verilog/lenet_top.v" "" { Text "C:/Users/minut/Desktop/projects/Clasificare-imagini-pe-FPGA--NIOS-II-/verilog/lenet_top.v" 594 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1689790739460 "|ipselector|tops:nios_top|lenet_top:lenet_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result_bram_dina\[11\] lenet_top.v(594) " "Inferred latch for \"result_bram_dina\[11\]\" at lenet_top.v(594)" {  } { { "../verilog/lenet_top.v" "" { Text "C:/Users/minut/Desktop/projects/Clasificare-imagini-pe-FPGA--NIOS-II-/verilog/lenet_top.v" 594 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1689790739460 "|ipselector|tops:nios_top|lenet_top:lenet_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result_bram_dina\[12\] lenet_top.v(594) " "Inferred latch for \"result_bram_dina\[12\]\" at lenet_top.v(594)" {  } { { "../verilog/lenet_top.v" "" { Text "C:/Users/minut/Desktop/projects/Clasificare-imagini-pe-FPGA--NIOS-II-/verilog/lenet_top.v" 594 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1689790739460 "|ipselector|tops:nios_top|lenet_top:lenet_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result_bram_dina\[13\] lenet_top.v(594) " "Inferred latch for \"result_bram_dina\[13\]\" at lenet_top.v(594)" {  } { { "../verilog/lenet_top.v" "" { Text "C:/Users/minut/Desktop/projects/Clasificare-imagini-pe-FPGA--NIOS-II-/verilog/lenet_top.v" 594 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1689790739460 "|ipselector|tops:nios_top|lenet_top:lenet_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result_bram_dina\[14\] lenet_top.v(594) " "Inferred latch for \"result_bram_dina\[14\]\" at lenet_top.v(594)" {  } { { "../verilog/lenet_top.v" "" { Text "C:/Users/minut/Desktop/projects/Clasificare-imagini-pe-FPGA--NIOS-II-/verilog/lenet_top.v" 594 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1689790739460 "|ipselector|tops:nios_top|lenet_top:lenet_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result_bram_dina\[15\] lenet_top.v(594) " "Inferred latch for \"result_bram_dina\[15\]\" at lenet_top.v(594)" {  } { { "../verilog/lenet_top.v" "" { Text "C:/Users/minut/Desktop/projects/Clasificare-imagini-pe-FPGA--NIOS-II-/verilog/lenet_top.v" 594 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1689790739460 "|ipselector|tops:nios_top|lenet_top:lenet_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result_bram_addra\[0\] lenet_top.v(594) " "Inferred latch for \"result_bram_addra\[0\]\" at lenet_top.v(594)" {  } { { "../verilog/lenet_top.v" "" { Text "C:/Users/minut/Desktop/projects/Clasificare-imagini-pe-FPGA--NIOS-II-/verilog/lenet_top.v" 594 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1689790739460 "|ipselector|tops:nios_top|lenet_top:lenet_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result_bram_addra\[1\] lenet_top.v(594) " "Inferred latch for \"result_bram_addra\[1\]\" at lenet_top.v(594)" {  } { { "../verilog/lenet_top.v" "" { Text "C:/Users/minut/Desktop/projects/Clasificare-imagini-pe-FPGA--NIOS-II-/verilog/lenet_top.v" 594 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1689790739461 "|ipselector|tops:nios_top|lenet_top:lenet_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result_bram_addra\[2\] lenet_top.v(594) " "Inferred latch for \"result_bram_addra\[2\]\" at lenet_top.v(594)" {  } { { "../verilog/lenet_top.v" "" { Text "C:/Users/minut/Desktop/projects/Clasificare-imagini-pe-FPGA--NIOS-II-/verilog/lenet_top.v" 594 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1689790739461 "|ipselector|tops:nios_top|lenet_top:lenet_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result_bram_addra\[3\] lenet_top.v(594) " "Inferred latch for \"result_bram_addra\[3\]\" at lenet_top.v(594)" {  } { { "../verilog/lenet_top.v" "" { Text "C:/Users/minut/Desktop/projects/Clasificare-imagini-pe-FPGA--NIOS-II-/verilog/lenet_top.v" 594 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1689790739461 "|ipselector|tops:nios_top|lenet_top:lenet_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result_bram_addra\[4\] lenet_top.v(594) " "Inferred latch for \"result_bram_addra\[4\]\" at lenet_top.v(594)" {  } { { "../verilog/lenet_top.v" "" { Text "C:/Users/minut/Desktop/projects/Clasificare-imagini-pe-FPGA--NIOS-II-/verilog/lenet_top.v" 594 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1689790739461 "|ipselector|tops:nios_top|lenet_top:lenet_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result_bram_addra\[5\] lenet_top.v(594) " "Inferred latch for \"result_bram_addra\[5\]\" at lenet_top.v(594)" {  } { { "../verilog/lenet_top.v" "" { Text "C:/Users/minut/Desktop/projects/Clasificare-imagini-pe-FPGA--NIOS-II-/verilog/lenet_top.v" 594 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1689790739461 "|ipselector|tops:nios_top|lenet_top:lenet_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result_bram_addra\[6\] lenet_top.v(594) " "Inferred latch for \"result_bram_addra\[6\]\" at lenet_top.v(594)" {  } { { "../verilog/lenet_top.v" "" { Text "C:/Users/minut/Desktop/projects/Clasificare-imagini-pe-FPGA--NIOS-II-/verilog/lenet_top.v" 594 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1689790739461 "|ipselector|tops:nios_top|lenet_top:lenet_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result_bram_addra\[7\] lenet_top.v(594) " "Inferred latch for \"result_bram_addra\[7\]\" at lenet_top.v(594)" {  } { { "../verilog/lenet_top.v" "" { Text "C:/Users/minut/Desktop/projects/Clasificare-imagini-pe-FPGA--NIOS-II-/verilog/lenet_top.v" 594 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1689790739461 "|ipselector|tops:nios_top|lenet_top:lenet_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result_bram_addra\[8\] lenet_top.v(594) " "Inferred latch for \"result_bram_addra\[8\]\" at lenet_top.v(594)" {  } { { "../verilog/lenet_top.v" "" { Text "C:/Users/minut/Desktop/projects/Clasificare-imagini-pe-FPGA--NIOS-II-/verilog/lenet_top.v" 594 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1689790739461 "|ipselector|tops:nios_top|lenet_top:lenet_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result_bram_addra\[9\] lenet_top.v(594) " "Inferred latch for \"result_bram_addra\[9\]\" at lenet_top.v(594)" {  } { { "../verilog/lenet_top.v" "" { Text "C:/Users/minut/Desktop/projects/Clasificare-imagini-pe-FPGA--NIOS-II-/verilog/lenet_top.v" 594 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1689790739461 "|ipselector|tops:nios_top|lenet_top:lenet_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result_bram_addra\[10\] lenet_top.v(594) " "Inferred latch for \"result_bram_addra\[10\]\" at lenet_top.v(594)" {  } { { "../verilog/lenet_top.v" "" { Text "C:/Users/minut/Desktop/projects/Clasificare-imagini-pe-FPGA--NIOS-II-/verilog/lenet_top.v" 594 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1689790739461 "|ipselector|tops:nios_top|lenet_top:lenet_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result_bram_addra\[11\] lenet_top.v(594) " "Inferred latch for \"result_bram_addra\[11\]\" at lenet_top.v(594)" {  } { { "../verilog/lenet_top.v" "" { Text "C:/Users/minut/Desktop/projects/Clasificare-imagini-pe-FPGA--NIOS-II-/verilog/lenet_top.v" 594 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1689790739461 "|ipselector|tops:nios_top|lenet_top:lenet_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result_bram_addra\[12\] lenet_top.v(594) " "Inferred latch for \"result_bram_addra\[12\]\" at lenet_top.v(594)" {  } { { "../verilog/lenet_top.v" "" { Text "C:/Users/minut/Desktop/projects/Clasificare-imagini-pe-FPGA--NIOS-II-/verilog/lenet_top.v" 594 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1689790739461 "|ipselector|tops:nios_top|lenet_top:lenet_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "fc_2_bias_weights_bram_douta\[0\] lenet_top.v(539) " "Inferred latch for \"fc_2_bias_weights_bram_douta\[0\]\" at lenet_top.v(539)" {  } { { "../verilog/lenet_top.v" "" { Text "C:/Users/minut/Desktop/projects/Clasificare-imagini-pe-FPGA--NIOS-II-/verilog/lenet_top.v" 539 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1689790739461 "|ipselector|tops:nios_top|lenet_top:lenet_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "fc_2_bias_weights_bram_douta\[1\] lenet_top.v(539) " "Inferred latch for \"fc_2_bias_weights_bram_douta\[1\]\" at lenet_top.v(539)" {  } { { "../verilog/lenet_top.v" "" { Text "C:/Users/minut/Desktop/projects/Clasificare-imagini-pe-FPGA--NIOS-II-/verilog/lenet_top.v" 539 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1689790739461 "|ipselector|tops:nios_top|lenet_top:lenet_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "fc_2_bias_weights_bram_douta\[2\] lenet_top.v(539) " "Inferred latch for \"fc_2_bias_weights_bram_douta\[2\]\" at lenet_top.v(539)" {  } { { "../verilog/lenet_top.v" "" { Text "C:/Users/minut/Desktop/projects/Clasificare-imagini-pe-FPGA--NIOS-II-/verilog/lenet_top.v" 539 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1689790739462 "|ipselector|tops:nios_top|lenet_top:lenet_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "fc_2_bias_weights_bram_douta\[3\] lenet_top.v(539) " "Inferred latch for \"fc_2_bias_weights_bram_douta\[3\]\" at lenet_top.v(539)" {  } { { "../verilog/lenet_top.v" "" { Text "C:/Users/minut/Desktop/projects/Clasificare-imagini-pe-FPGA--NIOS-II-/verilog/lenet_top.v" 539 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1689790739462 "|ipselector|tops:nios_top|lenet_top:lenet_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "fc_2_bias_weights_bram_douta\[4\] lenet_top.v(539) " "Inferred latch for \"fc_2_bias_weights_bram_douta\[4\]\" at lenet_top.v(539)" {  } { { "../verilog/lenet_top.v" "" { Text "C:/Users/minut/Desktop/projects/Clasificare-imagini-pe-FPGA--NIOS-II-/verilog/lenet_top.v" 539 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1689790739462 "|ipselector|tops:nios_top|lenet_top:lenet_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "fc_2_bias_weights_bram_douta\[5\] lenet_top.v(539) " "Inferred latch for \"fc_2_bias_weights_bram_douta\[5\]\" at lenet_top.v(539)" {  } { { "../verilog/lenet_top.v" "" { Text "C:/Users/minut/Desktop/projects/Clasificare-imagini-pe-FPGA--NIOS-II-/verilog/lenet_top.v" 539 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1689790739462 "|ipselector|tops:nios_top|lenet_top:lenet_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "fc_2_bias_weights_bram_douta\[6\] lenet_top.v(539) " "Inferred latch for \"fc_2_bias_weights_bram_douta\[6\]\" at lenet_top.v(539)" {  } { { "../verilog/lenet_top.v" "" { Text "C:/Users/minut/Desktop/projects/Clasificare-imagini-pe-FPGA--NIOS-II-/verilog/lenet_top.v" 539 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1689790739462 "|ipselector|tops:nios_top|lenet_top:lenet_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "fc_2_bias_weights_bram_douta\[7\] lenet_top.v(539) " "Inferred latch for \"fc_2_bias_weights_bram_douta\[7\]\" at lenet_top.v(539)" {  } { { "../verilog/lenet_top.v" "" { Text "C:/Users/minut/Desktop/projects/Clasificare-imagini-pe-FPGA--NIOS-II-/verilog/lenet_top.v" 539 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1689790739462 "|ipselector|tops:nios_top|lenet_top:lenet_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "fc_2_bias_weights_bram_douta\[8\] lenet_top.v(539) " "Inferred latch for \"fc_2_bias_weights_bram_douta\[8\]\" at lenet_top.v(539)" {  } { { "../verilog/lenet_top.v" "" { Text "C:/Users/minut/Desktop/projects/Clasificare-imagini-pe-FPGA--NIOS-II-/verilog/lenet_top.v" 539 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1689790739462 "|ipselector|tops:nios_top|lenet_top:lenet_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "fc_2_bias_weights_bram_douta\[9\] lenet_top.v(539) " "Inferred latch for \"fc_2_bias_weights_bram_douta\[9\]\" at lenet_top.v(539)" {  } { { "../verilog/lenet_top.v" "" { Text "C:/Users/minut/Desktop/projects/Clasificare-imagini-pe-FPGA--NIOS-II-/verilog/lenet_top.v" 539 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1689790739462 "|ipselector|tops:nios_top|lenet_top:lenet_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "fc_2_bias_weights_bram_douta\[10\] lenet_top.v(539) " "Inferred latch for \"fc_2_bias_weights_bram_douta\[10\]\" at lenet_top.v(539)" {  } { { "../verilog/lenet_top.v" "" { Text "C:/Users/minut/Desktop/projects/Clasificare-imagini-pe-FPGA--NIOS-II-/verilog/lenet_top.v" 539 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1689790739462 "|ipselector|tops:nios_top|lenet_top:lenet_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "fc_2_bias_weights_bram_douta\[11\] lenet_top.v(539) " "Inferred latch for \"fc_2_bias_weights_bram_douta\[11\]\" at lenet_top.v(539)" {  } { { "../verilog/lenet_top.v" "" { Text "C:/Users/minut/Desktop/projects/Clasificare-imagini-pe-FPGA--NIOS-II-/verilog/lenet_top.v" 539 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1689790739462 "|ipselector|tops:nios_top|lenet_top:lenet_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "fc_2_bias_weights_bram_douta\[12\] lenet_top.v(539) " "Inferred latch for \"fc_2_bias_weights_bram_douta\[12\]\" at lenet_top.v(539)" {  } { { "../verilog/lenet_top.v" "" { Text "C:/Users/minut/Desktop/projects/Clasificare-imagini-pe-FPGA--NIOS-II-/verilog/lenet_top.v" 539 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1689790739462 "|ipselector|tops:nios_top|lenet_top:lenet_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "fc_2_bias_weights_bram_douta\[13\] lenet_top.v(539) " "Inferred latch for \"fc_2_bias_weights_bram_douta\[13\]\" at lenet_top.v(539)" {  } { { "../verilog/lenet_top.v" "" { Text "C:/Users/minut/Desktop/projects/Clasificare-imagini-pe-FPGA--NIOS-II-/verilog/lenet_top.v" 539 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1689790739462 "|ipselector|tops:nios_top|lenet_top:lenet_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "fc_2_bias_weights_bram_douta\[14\] lenet_top.v(539) " "Inferred latch for \"fc_2_bias_weights_bram_douta\[14\]\" at lenet_top.v(539)" {  } { { "../verilog/lenet_top.v" "" { Text "C:/Users/minut/Desktop/projects/Clasificare-imagini-pe-FPGA--NIOS-II-/verilog/lenet_top.v" 539 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1689790739462 "|ipselector|tops:nios_top|lenet_top:lenet_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "fc_2_bias_weights_bram_douta\[15\] lenet_top.v(539) " "Inferred latch for \"fc_2_bias_weights_bram_douta\[15\]\" at lenet_top.v(539)" {  } { { "../verilog/lenet_top.v" "" { Text "C:/Users/minut/Desktop/projects/Clasificare-imagini-pe-FPGA--NIOS-II-/verilog/lenet_top.v" 539 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1689790739462 "|ipselector|tops:nios_top|lenet_top:lenet_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "fc_1_bias_weights_bram_douta\[0\] lenet_top.v(539) " "Inferred latch for \"fc_1_bias_weights_bram_douta\[0\]\" at lenet_top.v(539)" {  } { { "../verilog/lenet_top.v" "" { Text "C:/Users/minut/Desktop/projects/Clasificare-imagini-pe-FPGA--NIOS-II-/verilog/lenet_top.v" 539 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1689790739462 "|ipselector|tops:nios_top|lenet_top:lenet_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "fc_1_bias_weights_bram_douta\[1\] lenet_top.v(539) " "Inferred latch for \"fc_1_bias_weights_bram_douta\[1\]\" at lenet_top.v(539)" {  } { { "../verilog/lenet_top.v" "" { Text "C:/Users/minut/Desktop/projects/Clasificare-imagini-pe-FPGA--NIOS-II-/verilog/lenet_top.v" 539 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1689790739463 "|ipselector|tops:nios_top|lenet_top:lenet_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "fc_1_bias_weights_bram_douta\[2\] lenet_top.v(539) " "Inferred latch for \"fc_1_bias_weights_bram_douta\[2\]\" at lenet_top.v(539)" {  } { { "../verilog/lenet_top.v" "" { Text "C:/Users/minut/Desktop/projects/Clasificare-imagini-pe-FPGA--NIOS-II-/verilog/lenet_top.v" 539 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1689790739463 "|ipselector|tops:nios_top|lenet_top:lenet_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "fc_1_bias_weights_bram_douta\[3\] lenet_top.v(539) " "Inferred latch for \"fc_1_bias_weights_bram_douta\[3\]\" at lenet_top.v(539)" {  } { { "../verilog/lenet_top.v" "" { Text "C:/Users/minut/Desktop/projects/Clasificare-imagini-pe-FPGA--NIOS-II-/verilog/lenet_top.v" 539 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1689790739463 "|ipselector|tops:nios_top|lenet_top:lenet_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "fc_1_bias_weights_bram_douta\[4\] lenet_top.v(539) " "Inferred latch for \"fc_1_bias_weights_bram_douta\[4\]\" at lenet_top.v(539)" {  } { { "../verilog/lenet_top.v" "" { Text "C:/Users/minut/Desktop/projects/Clasificare-imagini-pe-FPGA--NIOS-II-/verilog/lenet_top.v" 539 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1689790739463 "|ipselector|tops:nios_top|lenet_top:lenet_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "fc_1_bias_weights_bram_douta\[5\] lenet_top.v(539) " "Inferred latch for \"fc_1_bias_weights_bram_douta\[5\]\" at lenet_top.v(539)" {  } { { "../verilog/lenet_top.v" "" { Text "C:/Users/minut/Desktop/projects/Clasificare-imagini-pe-FPGA--NIOS-II-/verilog/lenet_top.v" 539 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1689790739463 "|ipselector|tops:nios_top|lenet_top:lenet_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "fc_1_bias_weights_bram_douta\[6\] lenet_top.v(539) " "Inferred latch for \"fc_1_bias_weights_bram_douta\[6\]\" at lenet_top.v(539)" {  } { { "../verilog/lenet_top.v" "" { Text "C:/Users/minut/Desktop/projects/Clasificare-imagini-pe-FPGA--NIOS-II-/verilog/lenet_top.v" 539 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1689790739463 "|ipselector|tops:nios_top|lenet_top:lenet_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "fc_1_bias_weights_bram_douta\[7\] lenet_top.v(539) " "Inferred latch for \"fc_1_bias_weights_bram_douta\[7\]\" at lenet_top.v(539)" {  } { { "../verilog/lenet_top.v" "" { Text "C:/Users/minut/Desktop/projects/Clasificare-imagini-pe-FPGA--NIOS-II-/verilog/lenet_top.v" 539 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1689790739463 "|ipselector|tops:nios_top|lenet_top:lenet_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "fc_1_bias_weights_bram_douta\[8\] lenet_top.v(539) " "Inferred latch for \"fc_1_bias_weights_bram_douta\[8\]\" at lenet_top.v(539)" {  } { { "../verilog/lenet_top.v" "" { Text "C:/Users/minut/Desktop/projects/Clasificare-imagini-pe-FPGA--NIOS-II-/verilog/lenet_top.v" 539 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1689790739463 "|ipselector|tops:nios_top|lenet_top:lenet_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "fc_1_bias_weights_bram_douta\[9\] lenet_top.v(539) " "Inferred latch for \"fc_1_bias_weights_bram_douta\[9\]\" at lenet_top.v(539)" {  } { { "../verilog/lenet_top.v" "" { Text "C:/Users/minut/Desktop/projects/Clasificare-imagini-pe-FPGA--NIOS-II-/verilog/lenet_top.v" 539 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1689790739463 "|ipselector|tops:nios_top|lenet_top:lenet_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "fc_1_bias_weights_bram_douta\[10\] lenet_top.v(539) " "Inferred latch for \"fc_1_bias_weights_bram_douta\[10\]\" at lenet_top.v(539)" {  } { { "../verilog/lenet_top.v" "" { Text "C:/Users/minut/Desktop/projects/Clasificare-imagini-pe-FPGA--NIOS-II-/verilog/lenet_top.v" 539 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1689790739463 "|ipselector|tops:nios_top|lenet_top:lenet_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "fc_1_bias_weights_bram_douta\[11\] lenet_top.v(539) " "Inferred latch for \"fc_1_bias_weights_bram_douta\[11\]\" at lenet_top.v(539)" {  } { { "../verilog/lenet_top.v" "" { Text "C:/Users/minut/Desktop/projects/Clasificare-imagini-pe-FPGA--NIOS-II-/verilog/lenet_top.v" 539 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1689790739463 "|ipselector|tops:nios_top|lenet_top:lenet_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "fc_1_bias_weights_bram_douta\[12\] lenet_top.v(539) " "Inferred latch for \"fc_1_bias_weights_bram_douta\[12\]\" at lenet_top.v(539)" {  } { { "../verilog/lenet_top.v" "" { Text "C:/Users/minut/Desktop/projects/Clasificare-imagini-pe-FPGA--NIOS-II-/verilog/lenet_top.v" 539 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1689790739463 "|ipselector|tops:nios_top|lenet_top:lenet_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "fc_1_bias_weights_bram_douta\[13\] lenet_top.v(539) " "Inferred latch for \"fc_1_bias_weights_bram_douta\[13\]\" at lenet_top.v(539)" {  } { { "../verilog/lenet_top.v" "" { Text "C:/Users/minut/Desktop/projects/Clasificare-imagini-pe-FPGA--NIOS-II-/verilog/lenet_top.v" 539 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1689790739463 "|ipselector|tops:nios_top|lenet_top:lenet_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "fc_1_bias_weights_bram_douta\[14\] lenet_top.v(539) " "Inferred latch for \"fc_1_bias_weights_bram_douta\[14\]\" at lenet_top.v(539)" {  } { { "../verilog/lenet_top.v" "" { Text "C:/Users/minut/Desktop/projects/Clasificare-imagini-pe-FPGA--NIOS-II-/verilog/lenet_top.v" 539 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1689790739463 "|ipselector|tops:nios_top|lenet_top:lenet_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "fc_1_bias_weights_bram_douta\[15\] lenet_top.v(539) " "Inferred latch for \"fc_1_bias_weights_bram_douta\[15\]\" at lenet_top.v(539)" {  } { { "../verilog/lenet_top.v" "" { Text "C:/Users/minut/Desktop/projects/Clasificare-imagini-pe-FPGA--NIOS-II-/verilog/lenet_top.v" 539 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1689790739464 "|ipselector|tops:nios_top|lenet_top:lenet_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv_3_bias_weights_bram_douta\[0\] lenet_top.v(539) " "Inferred latch for \"conv_3_bias_weights_bram_douta\[0\]\" at lenet_top.v(539)" {  } { { "../verilog/lenet_top.v" "" { Text "C:/Users/minut/Desktop/projects/Clasificare-imagini-pe-FPGA--NIOS-II-/verilog/lenet_top.v" 539 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1689790739464 "|ipselector|tops:nios_top|lenet_top:lenet_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv_3_bias_weights_bram_douta\[1\] lenet_top.v(539) " "Inferred latch for \"conv_3_bias_weights_bram_douta\[1\]\" at lenet_top.v(539)" {  } { { "../verilog/lenet_top.v" "" { Text "C:/Users/minut/Desktop/projects/Clasificare-imagini-pe-FPGA--NIOS-II-/verilog/lenet_top.v" 539 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1689790739464 "|ipselector|tops:nios_top|lenet_top:lenet_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv_3_bias_weights_bram_douta\[2\] lenet_top.v(539) " "Inferred latch for \"conv_3_bias_weights_bram_douta\[2\]\" at lenet_top.v(539)" {  } { { "../verilog/lenet_top.v" "" { Text "C:/Users/minut/Desktop/projects/Clasificare-imagini-pe-FPGA--NIOS-II-/verilog/lenet_top.v" 539 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1689790739464 "|ipselector|tops:nios_top|lenet_top:lenet_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv_3_bias_weights_bram_douta\[3\] lenet_top.v(539) " "Inferred latch for \"conv_3_bias_weights_bram_douta\[3\]\" at lenet_top.v(539)" {  } { { "../verilog/lenet_top.v" "" { Text "C:/Users/minut/Desktop/projects/Clasificare-imagini-pe-FPGA--NIOS-II-/verilog/lenet_top.v" 539 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1689790739464 "|ipselector|tops:nios_top|lenet_top:lenet_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv_3_bias_weights_bram_douta\[4\] lenet_top.v(539) " "Inferred latch for \"conv_3_bias_weights_bram_douta\[4\]\" at lenet_top.v(539)" {  } { { "../verilog/lenet_top.v" "" { Text "C:/Users/minut/Desktop/projects/Clasificare-imagini-pe-FPGA--NIOS-II-/verilog/lenet_top.v" 539 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1689790739464 "|ipselector|tops:nios_top|lenet_top:lenet_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv_3_bias_weights_bram_douta\[5\] lenet_top.v(539) " "Inferred latch for \"conv_3_bias_weights_bram_douta\[5\]\" at lenet_top.v(539)" {  } { { "../verilog/lenet_top.v" "" { Text "C:/Users/minut/Desktop/projects/Clasificare-imagini-pe-FPGA--NIOS-II-/verilog/lenet_top.v" 539 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1689790739464 "|ipselector|tops:nios_top|lenet_top:lenet_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv_3_bias_weights_bram_douta\[6\] lenet_top.v(539) " "Inferred latch for \"conv_3_bias_weights_bram_douta\[6\]\" at lenet_top.v(539)" {  } { { "../verilog/lenet_top.v" "" { Text "C:/Users/minut/Desktop/projects/Clasificare-imagini-pe-FPGA--NIOS-II-/verilog/lenet_top.v" 539 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1689790739464 "|ipselector|tops:nios_top|lenet_top:lenet_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv_3_bias_weights_bram_douta\[7\] lenet_top.v(539) " "Inferred latch for \"conv_3_bias_weights_bram_douta\[7\]\" at lenet_top.v(539)" {  } { { "../verilog/lenet_top.v" "" { Text "C:/Users/minut/Desktop/projects/Clasificare-imagini-pe-FPGA--NIOS-II-/verilog/lenet_top.v" 539 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1689790739464 "|ipselector|tops:nios_top|lenet_top:lenet_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv_3_bias_weights_bram_douta\[8\] lenet_top.v(539) " "Inferred latch for \"conv_3_bias_weights_bram_douta\[8\]\" at lenet_top.v(539)" {  } { { "../verilog/lenet_top.v" "" { Text "C:/Users/minut/Desktop/projects/Clasificare-imagini-pe-FPGA--NIOS-II-/verilog/lenet_top.v" 539 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1689790739464 "|ipselector|tops:nios_top|lenet_top:lenet_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv_3_bias_weights_bram_douta\[9\] lenet_top.v(539) " "Inferred latch for \"conv_3_bias_weights_bram_douta\[9\]\" at lenet_top.v(539)" {  } { { "../verilog/lenet_top.v" "" { Text "C:/Users/minut/Desktop/projects/Clasificare-imagini-pe-FPGA--NIOS-II-/verilog/lenet_top.v" 539 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1689790739464 "|ipselector|tops:nios_top|lenet_top:lenet_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv_3_bias_weights_bram_douta\[10\] lenet_top.v(539) " "Inferred latch for \"conv_3_bias_weights_bram_douta\[10\]\" at lenet_top.v(539)" {  } { { "../verilog/lenet_top.v" "" { Text "C:/Users/minut/Desktop/projects/Clasificare-imagini-pe-FPGA--NIOS-II-/verilog/lenet_top.v" 539 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1689790739464 "|ipselector|tops:nios_top|lenet_top:lenet_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv_3_bias_weights_bram_douta\[11\] lenet_top.v(539) " "Inferred latch for \"conv_3_bias_weights_bram_douta\[11\]\" at lenet_top.v(539)" {  } { { "../verilog/lenet_top.v" "" { Text "C:/Users/minut/Desktop/projects/Clasificare-imagini-pe-FPGA--NIOS-II-/verilog/lenet_top.v" 539 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1689790739464 "|ipselector|tops:nios_top|lenet_top:lenet_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv_3_bias_weights_bram_douta\[12\] lenet_top.v(539) " "Inferred latch for \"conv_3_bias_weights_bram_douta\[12\]\" at lenet_top.v(539)" {  } { { "../verilog/lenet_top.v" "" { Text "C:/Users/minut/Desktop/projects/Clasificare-imagini-pe-FPGA--NIOS-II-/verilog/lenet_top.v" 539 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1689790739464 "|ipselector|tops:nios_top|lenet_top:lenet_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv_3_bias_weights_bram_douta\[13\] lenet_top.v(539) " "Inferred latch for \"conv_3_bias_weights_bram_douta\[13\]\" at lenet_top.v(539)" {  } { { "../verilog/lenet_top.v" "" { Text "C:/Users/minut/Desktop/projects/Clasificare-imagini-pe-FPGA--NIOS-II-/verilog/lenet_top.v" 539 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1689790739464 "|ipselector|tops:nios_top|lenet_top:lenet_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv_3_bias_weights_bram_douta\[14\] lenet_top.v(539) " "Inferred latch for \"conv_3_bias_weights_bram_douta\[14\]\" at lenet_top.v(539)" {  } { { "../verilog/lenet_top.v" "" { Text "C:/Users/minut/Desktop/projects/Clasificare-imagini-pe-FPGA--NIOS-II-/verilog/lenet_top.v" 539 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1689790739464 "|ipselector|tops:nios_top|lenet_top:lenet_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv_3_bias_weights_bram_douta\[15\] lenet_top.v(539) " "Inferred latch for \"conv_3_bias_weights_bram_douta\[15\]\" at lenet_top.v(539)" {  } { { "../verilog/lenet_top.v" "" { Text "C:/Users/minut/Desktop/projects/Clasificare-imagini-pe-FPGA--NIOS-II-/verilog/lenet_top.v" 539 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1689790739465 "|ipselector|tops:nios_top|lenet_top:lenet_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv_2_bias_weights_bram_douta\[0\] lenet_top.v(539) " "Inferred latch for \"conv_2_bias_weights_bram_douta\[0\]\" at lenet_top.v(539)" {  } { { "../verilog/lenet_top.v" "" { Text "C:/Users/minut/Desktop/projects/Clasificare-imagini-pe-FPGA--NIOS-II-/verilog/lenet_top.v" 539 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1689790739465 "|ipselector|tops:nios_top|lenet_top:lenet_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv_2_bias_weights_bram_douta\[1\] lenet_top.v(539) " "Inferred latch for \"conv_2_bias_weights_bram_douta\[1\]\" at lenet_top.v(539)" {  } { { "../verilog/lenet_top.v" "" { Text "C:/Users/minut/Desktop/projects/Clasificare-imagini-pe-FPGA--NIOS-II-/verilog/lenet_top.v" 539 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1689790739465 "|ipselector|tops:nios_top|lenet_top:lenet_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv_2_bias_weights_bram_douta\[2\] lenet_top.v(539) " "Inferred latch for \"conv_2_bias_weights_bram_douta\[2\]\" at lenet_top.v(539)" {  } { { "../verilog/lenet_top.v" "" { Text "C:/Users/minut/Desktop/projects/Clasificare-imagini-pe-FPGA--NIOS-II-/verilog/lenet_top.v" 539 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1689790739465 "|ipselector|tops:nios_top|lenet_top:lenet_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv_2_bias_weights_bram_douta\[3\] lenet_top.v(539) " "Inferred latch for \"conv_2_bias_weights_bram_douta\[3\]\" at lenet_top.v(539)" {  } { { "../verilog/lenet_top.v" "" { Text "C:/Users/minut/Desktop/projects/Clasificare-imagini-pe-FPGA--NIOS-II-/verilog/lenet_top.v" 539 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1689790739465 "|ipselector|tops:nios_top|lenet_top:lenet_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv_2_bias_weights_bram_douta\[4\] lenet_top.v(539) " "Inferred latch for \"conv_2_bias_weights_bram_douta\[4\]\" at lenet_top.v(539)" {  } { { "../verilog/lenet_top.v" "" { Text "C:/Users/minut/Desktop/projects/Clasificare-imagini-pe-FPGA--NIOS-II-/verilog/lenet_top.v" 539 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1689790739465 "|ipselector|tops:nios_top|lenet_top:lenet_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv_2_bias_weights_bram_douta\[5\] lenet_top.v(539) " "Inferred latch for \"conv_2_bias_weights_bram_douta\[5\]\" at lenet_top.v(539)" {  } { { "../verilog/lenet_top.v" "" { Text "C:/Users/minut/Desktop/projects/Clasificare-imagini-pe-FPGA--NIOS-II-/verilog/lenet_top.v" 539 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1689790739465 "|ipselector|tops:nios_top|lenet_top:lenet_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv_2_bias_weights_bram_douta\[6\] lenet_top.v(539) " "Inferred latch for \"conv_2_bias_weights_bram_douta\[6\]\" at lenet_top.v(539)" {  } { { "../verilog/lenet_top.v" "" { Text "C:/Users/minut/Desktop/projects/Clasificare-imagini-pe-FPGA--NIOS-II-/verilog/lenet_top.v" 539 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1689790739465 "|ipselector|tops:nios_top|lenet_top:lenet_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv_2_bias_weights_bram_douta\[7\] lenet_top.v(539) " "Inferred latch for \"conv_2_bias_weights_bram_douta\[7\]\" at lenet_top.v(539)" {  } { { "../verilog/lenet_top.v" "" { Text "C:/Users/minut/Desktop/projects/Clasificare-imagini-pe-FPGA--NIOS-II-/verilog/lenet_top.v" 539 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1689790739465 "|ipselector|tops:nios_top|lenet_top:lenet_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv_2_bias_weights_bram_douta\[8\] lenet_top.v(539) " "Inferred latch for \"conv_2_bias_weights_bram_douta\[8\]\" at lenet_top.v(539)" {  } { { "../verilog/lenet_top.v" "" { Text "C:/Users/minut/Desktop/projects/Clasificare-imagini-pe-FPGA--NIOS-II-/verilog/lenet_top.v" 539 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1689790739465 "|ipselector|tops:nios_top|lenet_top:lenet_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv_2_bias_weights_bram_douta\[9\] lenet_top.v(539) " "Inferred latch for \"conv_2_bias_weights_bram_douta\[9\]\" at lenet_top.v(539)" {  } { { "../verilog/lenet_top.v" "" { Text "C:/Users/minut/Desktop/projects/Clasificare-imagini-pe-FPGA--NIOS-II-/verilog/lenet_top.v" 539 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1689790739465 "|ipselector|tops:nios_top|lenet_top:lenet_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv_2_bias_weights_bram_douta\[10\] lenet_top.v(539) " "Inferred latch for \"conv_2_bias_weights_bram_douta\[10\]\" at lenet_top.v(539)" {  } { { "../verilog/lenet_top.v" "" { Text "C:/Users/minut/Desktop/projects/Clasificare-imagini-pe-FPGA--NIOS-II-/verilog/lenet_top.v" 539 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1689790739465 "|ipselector|tops:nios_top|lenet_top:lenet_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv_2_bias_weights_bram_douta\[11\] lenet_top.v(539) " "Inferred latch for \"conv_2_bias_weights_bram_douta\[11\]\" at lenet_top.v(539)" {  } { { "../verilog/lenet_top.v" "" { Text "C:/Users/minut/Desktop/projects/Clasificare-imagini-pe-FPGA--NIOS-II-/verilog/lenet_top.v" 539 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1689790739465 "|ipselector|tops:nios_top|lenet_top:lenet_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv_2_bias_weights_bram_douta\[12\] lenet_top.v(539) " "Inferred latch for \"conv_2_bias_weights_bram_douta\[12\]\" at lenet_top.v(539)" {  } { { "../verilog/lenet_top.v" "" { Text "C:/Users/minut/Desktop/projects/Clasificare-imagini-pe-FPGA--NIOS-II-/verilog/lenet_top.v" 539 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1689790739465 "|ipselector|tops:nios_top|lenet_top:lenet_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv_2_bias_weights_bram_douta\[13\] lenet_top.v(539) " "Inferred latch for \"conv_2_bias_weights_bram_douta\[13\]\" at lenet_top.v(539)" {  } { { "../verilog/lenet_top.v" "" { Text "C:/Users/minut/Desktop/projects/Clasificare-imagini-pe-FPGA--NIOS-II-/verilog/lenet_top.v" 539 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1689790739465 "|ipselector|tops:nios_top|lenet_top:lenet_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv_2_bias_weights_bram_douta\[14\] lenet_top.v(539) " "Inferred latch for \"conv_2_bias_weights_bram_douta\[14\]\" at lenet_top.v(539)" {  } { { "../verilog/lenet_top.v" "" { Text "C:/Users/minut/Desktop/projects/Clasificare-imagini-pe-FPGA--NIOS-II-/verilog/lenet_top.v" 539 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1689790739465 "|ipselector|tops:nios_top|lenet_top:lenet_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv_2_bias_weights_bram_douta\[15\] lenet_top.v(539) " "Inferred latch for \"conv_2_bias_weights_bram_douta\[15\]\" at lenet_top.v(539)" {  } { { "../verilog/lenet_top.v" "" { Text "C:/Users/minut/Desktop/projects/Clasificare-imagini-pe-FPGA--NIOS-II-/verilog/lenet_top.v" 539 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1689790739466 "|ipselector|tops:nios_top|lenet_top:lenet_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv_1_bias_weights_bram_douta\[0\] lenet_top.v(539) " "Inferred latch for \"conv_1_bias_weights_bram_douta\[0\]\" at lenet_top.v(539)" {  } { { "../verilog/lenet_top.v" "" { Text "C:/Users/minut/Desktop/projects/Clasificare-imagini-pe-FPGA--NIOS-II-/verilog/lenet_top.v" 539 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1689790739466 "|ipselector|tops:nios_top|lenet_top:lenet_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv_1_bias_weights_bram_douta\[1\] lenet_top.v(539) " "Inferred latch for \"conv_1_bias_weights_bram_douta\[1\]\" at lenet_top.v(539)" {  } { { "../verilog/lenet_top.v" "" { Text "C:/Users/minut/Desktop/projects/Clasificare-imagini-pe-FPGA--NIOS-II-/verilog/lenet_top.v" 539 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1689790739466 "|ipselector|tops:nios_top|lenet_top:lenet_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv_1_bias_weights_bram_douta\[2\] lenet_top.v(539) " "Inferred latch for \"conv_1_bias_weights_bram_douta\[2\]\" at lenet_top.v(539)" {  } { { "../verilog/lenet_top.v" "" { Text "C:/Users/minut/Desktop/projects/Clasificare-imagini-pe-FPGA--NIOS-II-/verilog/lenet_top.v" 539 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1689790739466 "|ipselector|tops:nios_top|lenet_top:lenet_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv_1_bias_weights_bram_douta\[3\] lenet_top.v(539) " "Inferred latch for \"conv_1_bias_weights_bram_douta\[3\]\" at lenet_top.v(539)" {  } { { "../verilog/lenet_top.v" "" { Text "C:/Users/minut/Desktop/projects/Clasificare-imagini-pe-FPGA--NIOS-II-/verilog/lenet_top.v" 539 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1689790739466 "|ipselector|tops:nios_top|lenet_top:lenet_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv_1_bias_weights_bram_douta\[4\] lenet_top.v(539) " "Inferred latch for \"conv_1_bias_weights_bram_douta\[4\]\" at lenet_top.v(539)" {  } { { "../verilog/lenet_top.v" "" { Text "C:/Users/minut/Desktop/projects/Clasificare-imagini-pe-FPGA--NIOS-II-/verilog/lenet_top.v" 539 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1689790739466 "|ipselector|tops:nios_top|lenet_top:lenet_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv_1_bias_weights_bram_douta\[5\] lenet_top.v(539) " "Inferred latch for \"conv_1_bias_weights_bram_douta\[5\]\" at lenet_top.v(539)" {  } { { "../verilog/lenet_top.v" "" { Text "C:/Users/minut/Desktop/projects/Clasificare-imagini-pe-FPGA--NIOS-II-/verilog/lenet_top.v" 539 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1689790739466 "|ipselector|tops:nios_top|lenet_top:lenet_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv_1_bias_weights_bram_douta\[6\] lenet_top.v(539) " "Inferred latch for \"conv_1_bias_weights_bram_douta\[6\]\" at lenet_top.v(539)" {  } { { "../verilog/lenet_top.v" "" { Text "C:/Users/minut/Desktop/projects/Clasificare-imagini-pe-FPGA--NIOS-II-/verilog/lenet_top.v" 539 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1689790739466 "|ipselector|tops:nios_top|lenet_top:lenet_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv_1_bias_weights_bram_douta\[7\] lenet_top.v(539) " "Inferred latch for \"conv_1_bias_weights_bram_douta\[7\]\" at lenet_top.v(539)" {  } { { "../verilog/lenet_top.v" "" { Text "C:/Users/minut/Desktop/projects/Clasificare-imagini-pe-FPGA--NIOS-II-/verilog/lenet_top.v" 539 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1689790739466 "|ipselector|tops:nios_top|lenet_top:lenet_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv_1_bias_weights_bram_douta\[8\] lenet_top.v(539) " "Inferred latch for \"conv_1_bias_weights_bram_douta\[8\]\" at lenet_top.v(539)" {  } { { "../verilog/lenet_top.v" "" { Text "C:/Users/minut/Desktop/projects/Clasificare-imagini-pe-FPGA--NIOS-II-/verilog/lenet_top.v" 539 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1689790739466 "|ipselector|tops:nios_top|lenet_top:lenet_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv_1_bias_weights_bram_douta\[9\] lenet_top.v(539) " "Inferred latch for \"conv_1_bias_weights_bram_douta\[9\]\" at lenet_top.v(539)" {  } { { "../verilog/lenet_top.v" "" { Text "C:/Users/minut/Desktop/projects/Clasificare-imagini-pe-FPGA--NIOS-II-/verilog/lenet_top.v" 539 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1689790739466 "|ipselector|tops:nios_top|lenet_top:lenet_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv_1_bias_weights_bram_douta\[10\] lenet_top.v(539) " "Inferred latch for \"conv_1_bias_weights_bram_douta\[10\]\" at lenet_top.v(539)" {  } { { "../verilog/lenet_top.v" "" { Text "C:/Users/minut/Desktop/projects/Clasificare-imagini-pe-FPGA--NIOS-II-/verilog/lenet_top.v" 539 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1689790739466 "|ipselector|tops:nios_top|lenet_top:lenet_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv_1_bias_weights_bram_douta\[11\] lenet_top.v(539) " "Inferred latch for \"conv_1_bias_weights_bram_douta\[11\]\" at lenet_top.v(539)" {  } { { "../verilog/lenet_top.v" "" { Text "C:/Users/minut/Desktop/projects/Clasificare-imagini-pe-FPGA--NIOS-II-/verilog/lenet_top.v" 539 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1689790739466 "|ipselector|tops:nios_top|lenet_top:lenet_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv_1_bias_weights_bram_douta\[12\] lenet_top.v(539) " "Inferred latch for \"conv_1_bias_weights_bram_douta\[12\]\" at lenet_top.v(539)" {  } { { "../verilog/lenet_top.v" "" { Text "C:/Users/minut/Desktop/projects/Clasificare-imagini-pe-FPGA--NIOS-II-/verilog/lenet_top.v" 539 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1689790739466 "|ipselector|tops:nios_top|lenet_top:lenet_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv_1_bias_weights_bram_douta\[13\] lenet_top.v(539) " "Inferred latch for \"conv_1_bias_weights_bram_douta\[13\]\" at lenet_top.v(539)" {  } { { "../verilog/lenet_top.v" "" { Text "C:/Users/minut/Desktop/projects/Clasificare-imagini-pe-FPGA--NIOS-II-/verilog/lenet_top.v" 539 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1689790739466 "|ipselector|tops:nios_top|lenet_top:lenet_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv_1_bias_weights_bram_douta\[14\] lenet_top.v(539) " "Inferred latch for \"conv_1_bias_weights_bram_douta\[14\]\" at lenet_top.v(539)" {  } { { "../verilog/lenet_top.v" "" { Text "C:/Users/minut/Desktop/projects/Clasificare-imagini-pe-FPGA--NIOS-II-/verilog/lenet_top.v" 539 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1689790739466 "|ipselector|tops:nios_top|lenet_top:lenet_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv_1_bias_weights_bram_douta\[15\] lenet_top.v(539) " "Inferred latch for \"conv_1_bias_weights_bram_douta\[15\]\" at lenet_top.v(539)" {  } { { "../verilog/lenet_top.v" "" { Text "C:/Users/minut/Desktop/projects/Clasificare-imagini-pe-FPGA--NIOS-II-/verilog/lenet_top.v" 539 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1689790739467 "|ipselector|tops:nios_top|lenet_top:lenet_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bias_weights_bram_addra\[0\] lenet_top.v(539) " "Inferred latch for \"bias_weights_bram_addra\[0\]\" at lenet_top.v(539)" {  } { { "../verilog/lenet_top.v" "" { Text "C:/Users/minut/Desktop/projects/Clasificare-imagini-pe-FPGA--NIOS-II-/verilog/lenet_top.v" 539 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1689790739467 "|ipselector|tops:nios_top|lenet_top:lenet_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bias_weights_bram_addra\[1\] lenet_top.v(539) " "Inferred latch for \"bias_weights_bram_addra\[1\]\" at lenet_top.v(539)" {  } { { "../verilog/lenet_top.v" "" { Text "C:/Users/minut/Desktop/projects/Clasificare-imagini-pe-FPGA--NIOS-II-/verilog/lenet_top.v" 539 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1689790739467 "|ipselector|tops:nios_top|lenet_top:lenet_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bias_weights_bram_addra\[2\] lenet_top.v(539) " "Inferred latch for \"bias_weights_bram_addra\[2\]\" at lenet_top.v(539)" {  } { { "../verilog/lenet_top.v" "" { Text "C:/Users/minut/Desktop/projects/Clasificare-imagini-pe-FPGA--NIOS-II-/verilog/lenet_top.v" 539 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1689790739467 "|ipselector|tops:nios_top|lenet_top:lenet_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bias_weights_bram_addra\[3\] lenet_top.v(539) " "Inferred latch for \"bias_weights_bram_addra\[3\]\" at lenet_top.v(539)" {  } { { "../verilog/lenet_top.v" "" { Text "C:/Users/minut/Desktop/projects/Clasificare-imagini-pe-FPGA--NIOS-II-/verilog/lenet_top.v" 539 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1689790739467 "|ipselector|tops:nios_top|lenet_top:lenet_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bias_weights_bram_addra\[4\] lenet_top.v(539) " "Inferred latch for \"bias_weights_bram_addra\[4\]\" at lenet_top.v(539)" {  } { { "../verilog/lenet_top.v" "" { Text "C:/Users/minut/Desktop/projects/Clasificare-imagini-pe-FPGA--NIOS-II-/verilog/lenet_top.v" 539 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1689790739467 "|ipselector|tops:nios_top|lenet_top:lenet_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bias_weights_bram_addra\[5\] lenet_top.v(539) " "Inferred latch for \"bias_weights_bram_addra\[5\]\" at lenet_top.v(539)" {  } { { "../verilog/lenet_top.v" "" { Text "C:/Users/minut/Desktop/projects/Clasificare-imagini-pe-FPGA--NIOS-II-/verilog/lenet_top.v" 539 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1689790739467 "|ipselector|tops:nios_top|lenet_top:lenet_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bias_weights_bram_addra\[6\] lenet_top.v(539) " "Inferred latch for \"bias_weights_bram_addra\[6\]\" at lenet_top.v(539)" {  } { { "../verilog/lenet_top.v" "" { Text "C:/Users/minut/Desktop/projects/Clasificare-imagini-pe-FPGA--NIOS-II-/verilog/lenet_top.v" 539 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1689790739467 "|ipselector|tops:nios_top|lenet_top:lenet_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bias_weights_bram_addra\[7\] lenet_top.v(539) " "Inferred latch for \"bias_weights_bram_addra\[7\]\" at lenet_top.v(539)" {  } { { "../verilog/lenet_top.v" "" { Text "C:/Users/minut/Desktop/projects/Clasificare-imagini-pe-FPGA--NIOS-II-/verilog/lenet_top.v" 539 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1689790739467 "|ipselector|tops:nios_top|lenet_top:lenet_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bias_weights_bram_addra\[8\] lenet_top.v(539) " "Inferred latch for \"bias_weights_bram_addra\[8\]\" at lenet_top.v(539)" {  } { { "../verilog/lenet_top.v" "" { Text "C:/Users/minut/Desktop/projects/Clasificare-imagini-pe-FPGA--NIOS-II-/verilog/lenet_top.v" 539 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1689790739467 "|ipselector|tops:nios_top|lenet_top:lenet_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bias_weights_bram_addra\[9\] lenet_top.v(539) " "Inferred latch for \"bias_weights_bram_addra\[9\]\" at lenet_top.v(539)" {  } { { "../verilog/lenet_top.v" "" { Text "C:/Users/minut/Desktop/projects/Clasificare-imagini-pe-FPGA--NIOS-II-/verilog/lenet_top.v" 539 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1689790739467 "|ipselector|tops:nios_top|lenet_top:lenet_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bias_weights_bram_addra\[10\] lenet_top.v(539) " "Inferred latch for \"bias_weights_bram_addra\[10\]\" at lenet_top.v(539)" {  } { { "../verilog/lenet_top.v" "" { Text "C:/Users/minut/Desktop/projects/Clasificare-imagini-pe-FPGA--NIOS-II-/verilog/lenet_top.v" 539 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1689790739467 "|ipselector|tops:nios_top|lenet_top:lenet_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bias_weights_bram_addra\[11\] lenet_top.v(539) " "Inferred latch for \"bias_weights_bram_addra\[11\]\" at lenet_top.v(539)" {  } { { "../verilog/lenet_top.v" "" { Text "C:/Users/minut/Desktop/projects/Clasificare-imagini-pe-FPGA--NIOS-II-/verilog/lenet_top.v" 539 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1689790739467 "|ipselector|tops:nios_top|lenet_top:lenet_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bias_weights_bram_addra\[12\] lenet_top.v(539) " "Inferred latch for \"bias_weights_bram_addra\[12\]\" at lenet_top.v(539)" {  } { { "../verilog/lenet_top.v" "" { Text "C:/Users/minut/Desktop/projects/Clasificare-imagini-pe-FPGA--NIOS-II-/verilog/lenet_top.v" 539 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1689790739467 "|ipselector|tops:nios_top|lenet_top:lenet_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bias_weights_bram_addra\[13\] lenet_top.v(539) " "Inferred latch for \"bias_weights_bram_addra\[13\]\" at lenet_top.v(539)" {  } { { "../verilog/lenet_top.v" "" { Text "C:/Users/minut/Desktop/projects/Clasificare-imagini-pe-FPGA--NIOS-II-/verilog/lenet_top.v" 539 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1689790739468 "|ipselector|tops:nios_top|lenet_top:lenet_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bias_weights_bram_addra\[14\] lenet_top.v(539) " "Inferred latch for \"bias_weights_bram_addra\[14\]\" at lenet_top.v(539)" {  } { { "../verilog/lenet_top.v" "" { Text "C:/Users/minut/Desktop/projects/Clasificare-imagini-pe-FPGA--NIOS-II-/verilog/lenet_top.v" 539 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1689790739468 "|ipselector|tops:nios_top|lenet_top:lenet_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bias_weights_bram_addra\[15\] lenet_top.v(539) " "Inferred latch for \"bias_weights_bram_addra\[15\]\" at lenet_top.v(539)" {  } { { "../verilog/lenet_top.v" "" { Text "C:/Users/minut/Desktop/projects/Clasificare-imagini-pe-FPGA--NIOS-II-/verilog/lenet_top.v" 539 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1689790739468 "|ipselector|tops:nios_top|lenet_top:lenet_top"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "blk_mem_gen_0 tops:nios_top\|lenet_top:lenet_top\|blk_mem_gen_0:bias_weights_bram " "Elaborating entity \"blk_mem_gen_0\" for hierarchy \"tops:nios_top\|lenet_top:lenet_top\|blk_mem_gen_0:bias_weights_bram\"" {  } { { "../verilog/lenet_top.v" "bias_weights_bram" { Text "C:/Users/minut/Desktop/projects/Clasificare-imagini-pe-FPGA--NIOS-II-/verilog/lenet_top.v" 175 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689790739502 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram tops:nios_top\|lenet_top:lenet_top\|blk_mem_gen_0:bias_weights_bram\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"tops:nios_top\|lenet_top:lenet_top\|blk_mem_gen_0:bias_weights_bram\|altsyncram:altsyncram_component\"" {  } { { "blk_mem_gen_0.v" "altsyncram_component" { Text "C:/Users/minut/Desktop/projects/Clasificare-imagini-pe-FPGA--NIOS-II-/ipselector/blk_mem_gen_0.v" 92 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689790739523 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "tops:nios_top\|lenet_top:lenet_top\|blk_mem_gen_0:bias_weights_bram\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"tops:nios_top\|lenet_top:lenet_top\|blk_mem_gen_0:bias_weights_bram\|altsyncram:altsyncram_component\"" {  } { { "blk_mem_gen_0.v" "" { Text "C:/Users/minut/Desktop/projects/Clasificare-imagini-pe-FPGA--NIOS-II-/ipselector/blk_mem_gen_0.v" 92 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689790739536 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "tops:nios_top\|lenet_top:lenet_top\|blk_mem_gen_0:bias_weights_bram\|altsyncram:altsyncram_component " "Instantiated megafunction \"tops:nios_top\|lenet_top:lenet_top\|blk_mem_gen_0:bias_weights_bram\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a NORMAL " "Parameter \"clock_enable_input_a\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689790739536 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689790739536 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ./initialization_mem_0/blk_mem_gen_0.mif " "Parameter \"init_file\" = \"./initialization_mem_0/blk_mem_gen_0.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689790739536 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family MAX 10 " "Parameter \"intended_device_family\" = \"MAX 10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689790739536 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689790739536 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689790739536 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32768 " "Parameter \"numwords_a\" = \"32768\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689790739536 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689790739536 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689790739536 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689790739536 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689790739536 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a DONT_CARE " "Parameter \"read_during_write_mode_port_a\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689790739536 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 15 " "Parameter \"widthad_a\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689790739536 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 16 " "Parameter \"width_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689790739536 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689790739536 ""}  } { { "blk_mem_gen_0.v" "" { Text "C:/Users/minut/Desktop/projects/Clasificare-imagini-pe-FPGA--NIOS-II-/ipselector/blk_mem_gen_0.v" 92 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1689790739536 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_lrk1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_lrk1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_lrk1 " "Found entity 1: altsyncram_lrk1" {  } { { "db/altsyncram_lrk1.tdf" "" { Text "C:/Users/minut/Desktop/projects/Clasificare-imagini-pe-FPGA--NIOS-II-/ipselector/db/altsyncram_lrk1.tdf" 32 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689790739590 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689790739590 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_lrk1 tops:nios_top\|lenet_top:lenet_top\|blk_mem_gen_0:bias_weights_bram\|altsyncram:altsyncram_component\|altsyncram_lrk1:auto_generated " "Elaborating entity \"altsyncram_lrk1\" for hierarchy \"tops:nios_top\|lenet_top:lenet_top\|blk_mem_gen_0:bias_weights_bram\|altsyncram:altsyncram_component\|altsyncram_lrk1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689790739591 ""}
{ "Warning" "WMIO_MIO_MIF_UNINITIALIZED_WARNING" "12 32768 0 1 1 " "12 out of 32768 addresses are uninitialized. The Quartus Prime software will initialize them to \"0\". There are 1 warnings found, and 1 warnings are reported." { { "Warning" "WMIO_MIO_MIF_UNINITIALIZED_ADDRESS_RANGE" "32756 32767 " "Addresses ranging from 32756 to 32767 are not initialized" {  } { { "C:/Users/minut/Desktop/projects/Clasificare-imagini-pe-FPGA--NIOS-II-/ipselector/initialization_mem_0/blk_mem_gen_0.mif" "" { Text "C:/Users/minut/Desktop/projects/Clasificare-imagini-pe-FPGA--NIOS-II-/ipselector/initialization_mem_0/blk_mem_gen_0.mif" 1 -1 0 } }  } 0 113027 "Addresses ranging from %1!u! to %2!u! are not initialized" 0 0 "Design Software" 0 -1 1689790739762 ""}  } { { "C:/Users/minut/Desktop/projects/Clasificare-imagini-pe-FPGA--NIOS-II-/ipselector/initialization_mem_0/blk_mem_gen_0.mif" "" { Text "C:/Users/minut/Desktop/projects/Clasificare-imagini-pe-FPGA--NIOS-II-/ipselector/initialization_mem_0/blk_mem_gen_0.mif" 1 -1 0 } }  } 0 113028 "%1!u! out of %2!d! addresses are uninitialized. The Quartus Prime software will initialize them to \"%3!s!\". There are %4!u! warnings found, and %5!u! warnings are reported." 0 0 "Analysis & Synthesis" 0 -1 1689790739762 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_c7a.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_c7a.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_c7a " "Found entity 1: decode_c7a" {  } { { "db/decode_c7a.tdf" "" { Text "C:/Users/minut/Desktop/projects/Clasificare-imagini-pe-FPGA--NIOS-II-/ipselector/db/decode_c7a.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689790740092 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689790740092 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_c7a tops:nios_top\|lenet_top:lenet_top\|blk_mem_gen_0:bias_weights_bram\|altsyncram:altsyncram_component\|altsyncram_lrk1:auto_generated\|decode_c7a:decode3 " "Elaborating entity \"decode_c7a\" for hierarchy \"tops:nios_top\|lenet_top:lenet_top\|blk_mem_gen_0:bias_weights_bram\|altsyncram:altsyncram_component\|altsyncram_lrk1:auto_generated\|decode_c7a:decode3\"" {  } { { "db/altsyncram_lrk1.tdf" "decode3" { Text "C:/Users/minut/Desktop/projects/Clasificare-imagini-pe-FPGA--NIOS-II-/ipselector/db/altsyncram_lrk1.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689790740093 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_b3b.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_b3b.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_b3b " "Found entity 1: mux_b3b" {  } { { "db/mux_b3b.tdf" "" { Text "C:/Users/minut/Desktop/projects/Clasificare-imagini-pe-FPGA--NIOS-II-/ipselector/db/mux_b3b.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689790740154 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689790740154 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_b3b tops:nios_top\|lenet_top:lenet_top\|blk_mem_gen_0:bias_weights_bram\|altsyncram:altsyncram_component\|altsyncram_lrk1:auto_generated\|mux_b3b:mux2 " "Elaborating entity \"mux_b3b\" for hierarchy \"tops:nios_top\|lenet_top:lenet_top\|blk_mem_gen_0:bias_weights_bram\|altsyncram:altsyncram_component\|altsyncram_lrk1:auto_generated\|mux_b3b:mux2\"" {  } { { "db/altsyncram_lrk1.tdf" "mux2" { Text "C:/Users/minut/Desktop/projects/Clasificare-imagini-pe-FPGA--NIOS-II-/ipselector/db/altsyncram_lrk1.tdf" 45 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689790740155 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "blk_mem_gen_1 tops:nios_top\|lenet_top:lenet_top\|blk_mem_gen_1:result_bram " "Elaborating entity \"blk_mem_gen_1\" for hierarchy \"tops:nios_top\|lenet_top:lenet_top\|blk_mem_gen_1:result_bram\"" {  } { { "../verilog/lenet_top.v" "result_bram" { Text "C:/Users/minut/Desktop/projects/Clasificare-imagini-pe-FPGA--NIOS-II-/verilog/lenet_top.v" 185 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689790740173 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram tops:nios_top\|lenet_top:lenet_top\|blk_mem_gen_1:result_bram\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"tops:nios_top\|lenet_top:lenet_top\|blk_mem_gen_1:result_bram\|altsyncram:altsyncram_component\"" {  } { { "blk_mem_gen_1.v" "altsyncram_component" { Text "C:/Users/minut/Desktop/projects/Clasificare-imagini-pe-FPGA--NIOS-II-/ipselector/blk_mem_gen_1.v" 89 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689790740193 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "tops:nios_top\|lenet_top:lenet_top\|blk_mem_gen_1:result_bram\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"tops:nios_top\|lenet_top:lenet_top\|blk_mem_gen_1:result_bram\|altsyncram:altsyncram_component\"" {  } { { "blk_mem_gen_1.v" "" { Text "C:/Users/minut/Desktop/projects/Clasificare-imagini-pe-FPGA--NIOS-II-/ipselector/blk_mem_gen_1.v" 89 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689790740205 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "tops:nios_top\|lenet_top:lenet_top\|blk_mem_gen_1:result_bram\|altsyncram:altsyncram_component " "Instantiated megafunction \"tops:nios_top\|lenet_top:lenet_top\|blk_mem_gen_1:result_bram\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a NORMAL " "Parameter \"clock_enable_input_a\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689790740205 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689790740205 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family MAX 10 " "Parameter \"intended_device_family\" = \"MAX 10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689790740205 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689790740205 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689790740205 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 8192 " "Parameter \"numwords_a\" = \"8192\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689790740205 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689790740205 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689790740205 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689790740205 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689790740205 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a DONT_CARE " "Parameter \"read_during_write_mode_port_a\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689790740205 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 13 " "Parameter \"widthad_a\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689790740205 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 16 " "Parameter \"width_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689790740205 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689790740205 ""}  } { { "blk_mem_gen_1.v" "" { Text "C:/Users/minut/Desktop/projects/Clasificare-imagini-pe-FPGA--NIOS-II-/ipselector/blk_mem_gen_1.v" 89 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1689790740205 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_maf1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_maf1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_maf1 " "Found entity 1: altsyncram_maf1" {  } { { "db/altsyncram_maf1.tdf" "" { Text "C:/Users/minut/Desktop/projects/Clasificare-imagini-pe-FPGA--NIOS-II-/ipselector/db/altsyncram_maf1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689790740252 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689790740252 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_maf1 tops:nios_top\|lenet_top:lenet_top\|blk_mem_gen_1:result_bram\|altsyncram:altsyncram_component\|altsyncram_maf1:auto_generated " "Elaborating entity \"altsyncram_maf1\" for hierarchy \"tops:nios_top\|lenet_top:lenet_top\|blk_mem_gen_1:result_bram\|altsyncram:altsyncram_component\|altsyncram_maf1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689790740253 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "blk_mem_gen_2 tops:nios_top\|lenet_top:lenet_top\|blk_mem_gen_2:input_bram " "Elaborating entity \"blk_mem_gen_2\" for hierarchy \"tops:nios_top\|lenet_top:lenet_top\|blk_mem_gen_2:input_bram\"" {  } { { "../verilog/lenet_top.v" "input_bram" { Text "C:/Users/minut/Desktop/projects/Clasificare-imagini-pe-FPGA--NIOS-II-/verilog/lenet_top.v" 196 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689790740270 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram tops:nios_top\|lenet_top:lenet_top\|blk_mem_gen_2:input_bram\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"tops:nios_top\|lenet_top:lenet_top\|blk_mem_gen_2:input_bram\|altsyncram:altsyncram_component\"" {  } { { "blk_mem_gen_2.v" "altsyncram_component" { Text "C:/Users/minut/Desktop/projects/Clasificare-imagini-pe-FPGA--NIOS-II-/ipselector/blk_mem_gen_2.v" 92 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689790740290 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "tops:nios_top\|lenet_top:lenet_top\|blk_mem_gen_2:input_bram\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"tops:nios_top\|lenet_top:lenet_top\|blk_mem_gen_2:input_bram\|altsyncram:altsyncram_component\"" {  } { { "blk_mem_gen_2.v" "" { Text "C:/Users/minut/Desktop/projects/Clasificare-imagini-pe-FPGA--NIOS-II-/ipselector/blk_mem_gen_2.v" 92 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689790740301 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "tops:nios_top\|lenet_top:lenet_top\|blk_mem_gen_2:input_bram\|altsyncram:altsyncram_component " "Instantiated megafunction \"tops:nios_top\|lenet_top:lenet_top\|blk_mem_gen_2:input_bram\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a NORMAL " "Parameter \"clock_enable_input_a\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689790740301 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689790740301 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ./initialization_mem_2/blk_mem_gen_2.mif " "Parameter \"init_file\" = \"./initialization_mem_2/blk_mem_gen_2.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689790740301 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family MAX 10 " "Parameter \"intended_device_family\" = \"MAX 10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689790740301 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689790740301 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689790740301 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 16384 " "Parameter \"numwords_a\" = \"16384\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689790740301 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689790740301 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689790740301 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689790740301 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689790740301 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a DONT_CARE " "Parameter \"read_during_write_mode_port_a\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689790740301 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 14 " "Parameter \"widthad_a\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689790740301 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 16 " "Parameter \"width_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689790740301 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689790740301 ""}  } { { "blk_mem_gen_2.v" "" { Text "C:/Users/minut/Desktop/projects/Clasificare-imagini-pe-FPGA--NIOS-II-/ipselector/blk_mem_gen_2.v" 92 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1689790740301 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_krk1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_krk1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_krk1 " "Found entity 1: altsyncram_krk1" {  } { { "db/altsyncram_krk1.tdf" "" { Text "C:/Users/minut/Desktop/projects/Clasificare-imagini-pe-FPGA--NIOS-II-/ipselector/db/altsyncram_krk1.tdf" 32 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689790740353 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689790740353 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_krk1 tops:nios_top\|lenet_top:lenet_top\|blk_mem_gen_2:input_bram\|altsyncram:altsyncram_component\|altsyncram_krk1:auto_generated " "Elaborating entity \"altsyncram_krk1\" for hierarchy \"tops:nios_top\|lenet_top:lenet_top\|blk_mem_gen_2:input_bram\|altsyncram:altsyncram_component\|altsyncram_krk1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689790740354 ""}
{ "Warning" "WMIO_MIO_MIF_UNINITIALIZED_WARNING" "12 16384 0 1 1 " "12 out of 16384 addresses are uninitialized. The Quartus Prime software will initialize them to \"0\". There are 1 warnings found, and 1 warnings are reported." { { "Warning" "WMIO_MIO_MIF_UNINITIALIZED_ADDRESS_RANGE" "16372 16383 " "Addresses ranging from 16372 to 16383 are not initialized" {  } { { "C:/Users/minut/Desktop/projects/Clasificare-imagini-pe-FPGA--NIOS-II-/ipselector/initialization_mem_2/blk_mem_gen_2.mif" "" { Text "C:/Users/minut/Desktop/projects/Clasificare-imagini-pe-FPGA--NIOS-II-/ipselector/initialization_mem_2/blk_mem_gen_2.mif" 1 -1 0 } }  } 0 113027 "Addresses ranging from %1!u! to %2!u! are not initialized" 0 0 "Design Software" 0 -1 1689790740437 ""}  } { { "C:/Users/minut/Desktop/projects/Clasificare-imagini-pe-FPGA--NIOS-II-/ipselector/initialization_mem_2/blk_mem_gen_2.mif" "" { Text "C:/Users/minut/Desktop/projects/Clasificare-imagini-pe-FPGA--NIOS-II-/ipselector/initialization_mem_2/blk_mem_gen_2.mif" 1 -1 0 } }  } 0 113028 "%1!u! out of %2!d! addresses are uninitialized. The Quartus Prime software will initialize them to \"%3!s!\". There are %4!u! warnings found, and %5!u! warnings are reported." 0 0 "Analysis & Synthesis" 0 -1 1689790740437 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_97a.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_97a.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_97a " "Found entity 1: decode_97a" {  } { { "db/decode_97a.tdf" "" { Text "C:/Users/minut/Desktop/projects/Clasificare-imagini-pe-FPGA--NIOS-II-/ipselector/db/decode_97a.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689790740598 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689790740598 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_97a tops:nios_top\|lenet_top:lenet_top\|blk_mem_gen_2:input_bram\|altsyncram:altsyncram_component\|altsyncram_krk1:auto_generated\|decode_97a:decode3 " "Elaborating entity \"decode_97a\" for hierarchy \"tops:nios_top\|lenet_top:lenet_top\|blk_mem_gen_2:input_bram\|altsyncram:altsyncram_component\|altsyncram_krk1:auto_generated\|decode_97a:decode3\"" {  } { { "db/altsyncram_krk1.tdf" "decode3" { Text "C:/Users/minut/Desktop/projects/Clasificare-imagini-pe-FPGA--NIOS-II-/ipselector/db/altsyncram_krk1.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689790740599 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_83b.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_83b.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_83b " "Found entity 1: mux_83b" {  } { { "db/mux_83b.tdf" "" { Text "C:/Users/minut/Desktop/projects/Clasificare-imagini-pe-FPGA--NIOS-II-/ipselector/db/mux_83b.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689790740655 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689790740655 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_83b tops:nios_top\|lenet_top:lenet_top\|blk_mem_gen_2:input_bram\|altsyncram:altsyncram_component\|altsyncram_krk1:auto_generated\|mux_83b:mux2 " "Elaborating entity \"mux_83b\" for hierarchy \"tops:nios_top\|lenet_top:lenet_top\|blk_mem_gen_2:input_bram\|altsyncram:altsyncram_component\|altsyncram_krk1:auto_generated\|mux_83b:mux2\"" {  } { { "db/altsyncram_krk1.tdf" "mux2" { Text "C:/Users/minut/Desktop/projects/Clasificare-imagini-pe-FPGA--NIOS-II-/ipselector/db/altsyncram_krk1.tdf" 45 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689790740656 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "conv_1 tops:nios_top\|lenet_top:lenet_top\|conv_1:u_conv_1 " "Elaborating entity \"conv_1\" for hierarchy \"tops:nios_top\|lenet_top:lenet_top\|conv_1:u_conv_1\"" {  } { { "../verilog/lenet_top.v" "u_conv_1" { Text "C:/Users/minut/Desktop/projects/Clasificare-imagini-pe-FPGA--NIOS-II-/verilog/lenet_top.v" 249 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689790740665 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 conv_1.v(141) " "Verilog HDL assignment warning at conv_1.v(141): truncated value with size 32 to match size of target (16)" {  } { { "../verilog/layers/conv_1.v" "" { Text "C:/Users/minut/Desktop/projects/Clasificare-imagini-pe-FPGA--NIOS-II-/verilog/layers/conv_1.v" 141 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1689790740668 "|ipselector|tops:nios_top|lenet_top:lenet_top|conv_1:u_conv_1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 conv_1.v(173) " "Verilog HDL assignment warning at conv_1.v(173): truncated value with size 32 to match size of target (16)" {  } { { "../verilog/layers/conv_1.v" "" { Text "C:/Users/minut/Desktop/projects/Clasificare-imagini-pe-FPGA--NIOS-II-/verilog/layers/conv_1.v" 173 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1689790740728 "|ipselector|tops:nios_top|lenet_top:lenet_top|conv_1:u_conv_1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 14 conv_1.v(198) " "Verilog HDL assignment warning at conv_1.v(198): truncated value with size 32 to match size of target (14)" {  } { { "../verilog/layers/conv_1.v" "" { Text "C:/Users/minut/Desktop/projects/Clasificare-imagini-pe-FPGA--NIOS-II-/verilog/layers/conv_1.v" 198 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1689790740729 "|ipselector|tops:nios_top|lenet_top:lenet_top|conv_1:u_conv_1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 conv_1.v(249) " "Verilog HDL assignment warning at conv_1.v(249): truncated value with size 32 to match size of target (13)" {  } { { "../verilog/layers/conv_1.v" "" { Text "C:/Users/minut/Desktop/projects/Clasificare-imagini-pe-FPGA--NIOS-II-/verilog/layers/conv_1.v" 249 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1689790740788 "|ipselector|tops:nios_top|lenet_top:lenet_top|conv_1:u_conv_1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "multi_add tops:nios_top\|lenet_top:lenet_top\|conv_1:u_conv_1\|multi_add:conv_1_ma " "Elaborating entity \"multi_add\" for hierarchy \"tops:nios_top\|lenet_top:lenet_top\|conv_1:u_conv_1\|multi_add:conv_1_ma\"" {  } { { "../verilog/layers/conv_1.v" "conv_1_ma" { Text "C:/Users/minut/Desktop/projects/Clasificare-imagini-pe-FPGA--NIOS-II-/verilog/layers/conv_1.v" 55 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689790741928 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "sign multi_add.v(39) " "Verilog HDL or VHDL warning at multi_add.v(39): object \"sign\" assigned a value but never read" {  } { { "../verilog/layers/multi_add.v" "" { Text "C:/Users/minut/Desktop/projects/Clasificare-imagini-pe-FPGA--NIOS-II-/verilog/layers/multi_add.v" 39 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1689790741928 "|ipselector|tops:nios_top|lenet_top:lenet_top|conv_1:u_conv_1|multi_add:conv_1_ma"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 multi_add.v(86) " "Verilog HDL assignment warning at multi_add.v(86): truncated value with size 32 to match size of target (16)" {  } { { "../verilog/layers/multi_add.v" "" { Text "C:/Users/minut/Desktop/projects/Clasificare-imagini-pe-FPGA--NIOS-II-/verilog/layers/multi_add.v" 86 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1689790741934 "|ipselector|tops:nios_top|lenet_top:lenet_top|conv_1:u_conv_1|multi_add:conv_1_ma"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "relu_1 tops:nios_top\|lenet_top:lenet_top\|conv_1:u_conv_1\|relu_1:ma_relu " "Elaborating entity \"relu_1\" for hierarchy \"tops:nios_top\|lenet_top:lenet_top\|conv_1:u_conv_1\|relu_1:ma_relu\"" {  } { { "../verilog/layers/conv_1.v" "ma_relu" { Text "C:/Users/minut/Desktop/projects/Clasificare-imagini-pe-FPGA--NIOS-II-/verilog/layers/conv_1.v" 59 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689790741954 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pool_1 tops:nios_top\|lenet_top:lenet_top\|pool_1:u_pool_1 " "Elaborating entity \"pool_1\" for hierarchy \"tops:nios_top\|lenet_top:lenet_top\|pool_1:u_pool_1\"" {  } { { "../verilog/lenet_top.v" "u_pool_1" { Text "C:/Users/minut/Desktop/projects/Clasificare-imagini-pe-FPGA--NIOS-II-/verilog/lenet_top.v" 273 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689790741964 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 pool_1.v(131) " "Verilog HDL assignment warning at pool_1.v(131): truncated value with size 32 to match size of target (13)" {  } { { "../verilog/layers/pool_1.v" "" { Text "C:/Users/minut/Desktop/projects/Clasificare-imagini-pe-FPGA--NIOS-II-/verilog/layers/pool_1.v" 131 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1689790741965 "|ipselector|tops:nios_top|lenet_top:lenet_top|pool_1:u_pool_1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 pool_1.v(171) " "Verilog HDL assignment warning at pool_1.v(171): truncated value with size 32 to match size of target (13)" {  } { { "../verilog/layers/pool_1.v" "" { Text "C:/Users/minut/Desktop/projects/Clasificare-imagini-pe-FPGA--NIOS-II-/verilog/layers/pool_1.v" 171 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1689790741970 "|ipselector|tops:nios_top|lenet_top:lenet_top|pool_1:u_pool_1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "max_pool tops:nios_top\|lenet_top:lenet_top\|pool_1:u_pool_1\|max_pool:pool_1_mp " "Elaborating entity \"max_pool\" for hierarchy \"tops:nios_top\|lenet_top:lenet_top\|pool_1:u_pool_1\|max_pool:pool_1_mp\"" {  } { { "../verilog/layers/pool_1.v" "pool_1_mp" { Text "C:/Users/minut/Desktop/projects/Clasificare-imagini-pe-FPGA--NIOS-II-/verilog/layers/pool_1.v" 54 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689790742049 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "conv_2 tops:nios_top\|lenet_top:lenet_top\|conv_2:u_conv_2 " "Elaborating entity \"conv_2\" for hierarchy \"tops:nios_top\|lenet_top:lenet_top\|conv_2:u_conv_2\"" {  } { { "../verilog/lenet_top.v" "u_conv_2" { Text "C:/Users/minut/Desktop/projects/Clasificare-imagini-pe-FPGA--NIOS-II-/verilog/lenet_top.v" 300 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689790742059 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 conv_2.v(144) " "Verilog HDL assignment warning at conv_2.v(144): truncated value with size 32 to match size of target (16)" {  } { { "../verilog/layers/conv_2.v" "" { Text "C:/Users/minut/Desktop/projects/Clasificare-imagini-pe-FPGA--NIOS-II-/verilog/layers/conv_2.v" 144 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1689790742063 "|ipselector|tops:nios_top|lenet_top:lenet_top|conv_2:u_conv_2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 conv_2.v(174) " "Verilog HDL assignment warning at conv_2.v(174): truncated value with size 32 to match size of target (16)" {  } { { "../verilog/layers/conv_2.v" "" { Text "C:/Users/minut/Desktop/projects/Clasificare-imagini-pe-FPGA--NIOS-II-/verilog/layers/conv_2.v" 174 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1689790742116 "|ipselector|tops:nios_top|lenet_top:lenet_top|conv_2:u_conv_2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 conv_2.v(203) " "Verilog HDL assignment warning at conv_2.v(203): truncated value with size 32 to match size of target (13)" {  } { { "../verilog/layers/conv_2.v" "" { Text "C:/Users/minut/Desktop/projects/Clasificare-imagini-pe-FPGA--NIOS-II-/verilog/layers/conv_2.v" 203 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1689790742117 "|ipselector|tops:nios_top|lenet_top:lenet_top|conv_2:u_conv_2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 conv_2.v(248) " "Verilog HDL assignment warning at conv_2.v(248): truncated value with size 32 to match size of target (13)" {  } { { "../verilog/layers/conv_2.v" "" { Text "C:/Users/minut/Desktop/projects/Clasificare-imagini-pe-FPGA--NIOS-II-/verilog/layers/conv_2.v" 248 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1689790742166 "|ipselector|tops:nios_top|lenet_top:lenet_top|conv_2:u_conv_2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pool_2 tops:nios_top\|lenet_top:lenet_top\|pool_2:u_pool_2 " "Elaborating entity \"pool_2\" for hierarchy \"tops:nios_top\|lenet_top:lenet_top\|pool_2:u_pool_2\"" {  } { { "../verilog/lenet_top.v" "u_pool_2" { Text "C:/Users/minut/Desktop/projects/Clasificare-imagini-pe-FPGA--NIOS-II-/verilog/lenet_top.v" 324 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689790743397 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 pool_2.v(118) " "Verilog HDL assignment warning at pool_2.v(118): truncated value with size 32 to match size of target (13)" {  } { { "../verilog/layers/pool_2.v" "" { Text "C:/Users/minut/Desktop/projects/Clasificare-imagini-pe-FPGA--NIOS-II-/verilog/layers/pool_2.v" 118 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1689790743398 "|ipselector|tops:nios_top|lenet_top:lenet_top|pool_2:u_pool_2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 pool_2.v(153) " "Verilog HDL assignment warning at pool_2.v(153): truncated value with size 32 to match size of target (13)" {  } { { "../verilog/layers/pool_2.v" "" { Text "C:/Users/minut/Desktop/projects/Clasificare-imagini-pe-FPGA--NIOS-II-/verilog/layers/pool_2.v" 153 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1689790743402 "|ipselector|tops:nios_top|lenet_top:lenet_top|pool_2:u_pool_2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "conv_3 tops:nios_top\|lenet_top:lenet_top\|conv_3:u_conv_3 " "Elaborating entity \"conv_3\" for hierarchy \"tops:nios_top\|lenet_top:lenet_top\|conv_3:u_conv_3\"" {  } { { "../verilog/lenet_top.v" "u_conv_3" { Text "C:/Users/minut/Desktop/projects/Clasificare-imagini-pe-FPGA--NIOS-II-/verilog/lenet_top.v" 351 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689790743487 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 conv_3.v(145) " "Verilog HDL assignment warning at conv_3.v(145): truncated value with size 32 to match size of target (16)" {  } { { "../verilog/layers/conv_3.v" "" { Text "C:/Users/minut/Desktop/projects/Clasificare-imagini-pe-FPGA--NIOS-II-/verilog/layers/conv_3.v" 145 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1689790743490 "|ipselector|tops:nios_top|lenet_top:lenet_top|conv_3:u_conv_3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 conv_3.v(175) " "Verilog HDL assignment warning at conv_3.v(175): truncated value with size 32 to match size of target (16)" {  } { { "../verilog/layers/conv_3.v" "" { Text "C:/Users/minut/Desktop/projects/Clasificare-imagini-pe-FPGA--NIOS-II-/verilog/layers/conv_3.v" 175 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1689790743541 "|ipselector|tops:nios_top|lenet_top:lenet_top|conv_3:u_conv_3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 conv_3.v(204) " "Verilog HDL assignment warning at conv_3.v(204): truncated value with size 32 to match size of target (13)" {  } { { "../verilog/layers/conv_3.v" "" { Text "C:/Users/minut/Desktop/projects/Clasificare-imagini-pe-FPGA--NIOS-II-/verilog/layers/conv_3.v" 204 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1689790743542 "|ipselector|tops:nios_top|lenet_top:lenet_top|conv_3:u_conv_3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 conv_3.v(249) " "Verilog HDL assignment warning at conv_3.v(249): truncated value with size 32 to match size of target (13)" {  } { { "../verilog/layers/conv_3.v" "" { Text "C:/Users/minut/Desktop/projects/Clasificare-imagini-pe-FPGA--NIOS-II-/verilog/layers/conv_3.v" 249 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1689790743593 "|ipselector|tops:nios_top|lenet_top:lenet_top|conv_3:u_conv_3"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fc_1 tops:nios_top\|lenet_top:lenet_top\|fc_1:u_fc_1 " "Elaborating entity \"fc_1\" for hierarchy \"tops:nios_top\|lenet_top:lenet_top\|fc_1:u_fc_1\"" {  } { { "../verilog/lenet_top.v" "u_fc_1" { Text "C:/Users/minut/Desktop/projects/Clasificare-imagini-pe-FPGA--NIOS-II-/verilog/lenet_top.v" 379 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689790744769 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 fc_1.v(138) " "Verilog HDL assignment warning at fc_1.v(138): truncated value with size 32 to match size of target (16)" {  } { { "../verilog/layers/fc_1.v" "" { Text "C:/Users/minut/Desktop/projects/Clasificare-imagini-pe-FPGA--NIOS-II-/verilog/layers/fc_1.v" 138 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1689790744772 "|ipselector|tops:nios_top|lenet_top:lenet_top|fc_1:u_fc_1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 fc_1.v(170) " "Verilog HDL assignment warning at fc_1.v(170): truncated value with size 32 to match size of target (16)" {  } { { "../verilog/layers/fc_1.v" "" { Text "C:/Users/minut/Desktop/projects/Clasificare-imagini-pe-FPGA--NIOS-II-/verilog/layers/fc_1.v" 170 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1689790744826 "|ipselector|tops:nios_top|lenet_top:lenet_top|fc_1:u_fc_1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 fc_1.v(199) " "Verilog HDL assignment warning at fc_1.v(199): truncated value with size 32 to match size of target (13)" {  } { { "../verilog/layers/fc_1.v" "" { Text "C:/Users/minut/Desktop/projects/Clasificare-imagini-pe-FPGA--NIOS-II-/verilog/layers/fc_1.v" 199 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1689790744827 "|ipselector|tops:nios_top|lenet_top:lenet_top|fc_1:u_fc_1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 fc_1.v(245) " "Verilog HDL assignment warning at fc_1.v(245): truncated value with size 32 to match size of target (13)" {  } { { "../verilog/layers/fc_1.v" "" { Text "C:/Users/minut/Desktop/projects/Clasificare-imagini-pe-FPGA--NIOS-II-/verilog/layers/fc_1.v" 245 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1689790744877 "|ipselector|tops:nios_top|lenet_top:lenet_top|fc_1:u_fc_1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fc_2 tops:nios_top\|lenet_top:lenet_top\|fc_2:u_fc_2 " "Elaborating entity \"fc_2\" for hierarchy \"tops:nios_top\|lenet_top:lenet_top\|fc_2:u_fc_2\"" {  } { { "../verilog/lenet_top.v" "u_fc_2" { Text "C:/Users/minut/Desktop/projects/Clasificare-imagini-pe-FPGA--NIOS-II-/verilog/lenet_top.v" 407 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689790746008 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 fc_2.v(133) " "Verilog HDL assignment warning at fc_2.v(133): truncated value with size 32 to match size of target (16)" {  } { { "../verilog/layers/fc_2.v" "" { Text "C:/Users/minut/Desktop/projects/Clasificare-imagini-pe-FPGA--NIOS-II-/verilog/layers/fc_2.v" 133 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1689790746011 "|ipselector|tops:nios_top|lenet_top:lenet_top|fc_2:u_fc_2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 fc_2.v(165) " "Verilog HDL assignment warning at fc_2.v(165): truncated value with size 32 to match size of target (16)" {  } { { "../verilog/layers/fc_2.v" "" { Text "C:/Users/minut/Desktop/projects/Clasificare-imagini-pe-FPGA--NIOS-II-/verilog/layers/fc_2.v" 165 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1689790746064 "|ipselector|tops:nios_top|lenet_top:lenet_top|fc_2:u_fc_2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 fc_2.v(194) " "Verilog HDL assignment warning at fc_2.v(194): truncated value with size 32 to match size of target (13)" {  } { { "../verilog/layers/fc_2.v" "" { Text "C:/Users/minut/Desktop/projects/Clasificare-imagini-pe-FPGA--NIOS-II-/verilog/layers/fc_2.v" 194 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1689790746065 "|ipselector|tops:nios_top|lenet_top:lenet_top|fc_2:u_fc_2"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "result_bram_dina fc_2.v(43) " "Output port \"result_bram_dina\" at fc_2.v(43) has no driver" {  } { { "../verilog/layers/fc_2.v" "" { Text "C:/Users/minut/Desktop/projects/Clasificare-imagini-pe-FPGA--NIOS-II-/verilog/layers/fc_2.v" 43 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1689790746182 "|ipselector|tops:nios_top|lenet_top:lenet_top|fc_2:u_fc_2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "max_index_10 tops:nios_top\|lenet_top:lenet_top\|max_index_10:find_max " "Elaborating entity \"max_index_10\" for hierarchy \"tops:nios_top\|lenet_top:lenet_top\|max_index_10:find_max\"" {  } { { "../verilog/lenet_top.v" "find_max" { Text "C:/Users/minut/Desktop/projects/Clasificare-imagini-pe-FPGA--NIOS-II-/verilog/lenet_top.v" 697 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689790747456 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "larger_index tops:nios_top\|lenet_top:lenet_top\|max_index_10:find_max\|larger_index:larger_comp1\[0\].FIND_LARGER_1 " "Elaborating entity \"larger_index\" for hierarchy \"tops:nios_top\|lenet_top:lenet_top\|max_index_10:find_max\|larger_index:larger_comp1\[0\].FIND_LARGER_1\"" {  } { { "../verilog/layers/max_index_10.v" "larger_comp1\[0\].FIND_LARGER_1" { Text "C:/Users/minut/Desktop/projects/Clasificare-imagini-pe-FPGA--NIOS-II-/verilog/layers/max_index_10.v" 33 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689790747471 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "x7seg_scan tops:nios_top\|x7seg_scan:x7seg_scan " "Elaborating entity \"x7seg_scan\" for hierarchy \"tops:nios_top\|x7seg_scan:x7seg_scan\"" {  } { { "db/ip/ipselector/submodules/tops.sv" "x7seg_scan" { Text "C:/Users/minut/Desktop/projects/Clasificare-imagini-pe-FPGA--NIOS-II-/ipselector/db/ip/ipselector/submodules/tops.sv" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689790747486 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 17 x7seg_scan.sv(31) " "Verilog HDL assignment warning at x7seg_scan.sv(31): truncated value with size 32 to match size of target (17)" {  } { { "../verilog/x7seg/x7seg_scan.sv" "" { Text "C:/Users/minut/Desktop/projects/Clasificare-imagini-pe-FPGA--NIOS-II-/verilog/x7seg/x7seg_scan.sv" 31 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1689790747486 "|ipselector|tops:nios_top|x7seg_scan:x7seg_scan"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 x7seg_scan.sv(45) " "Verilog HDL assignment warning at x7seg_scan.sv(45): truncated value with size 32 to match size of target (3)" {  } { { "../verilog/x7seg/x7seg_scan.sv" "" { Text "C:/Users/minut/Desktop/projects/Clasificare-imagini-pe-FPGA--NIOS-II-/verilog/x7seg/x7seg_scan.sv" 45 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1689790747487 "|ipselector|tops:nios_top|x7seg_scan:x7seg_scan"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 x7seg_scan.sv(74) " "Verilog HDL assignment warning at x7seg_scan.sv(74): truncated value with size 32 to match size of target (4)" {  } { { "../verilog/x7seg/x7seg_scan.sv" "" { Text "C:/Users/minut/Desktop/projects/Clasificare-imagini-pe-FPGA--NIOS-II-/verilog/x7seg/x7seg_scan.sv" 74 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1689790747487 "|ipselector|tops:nios_top|x7seg_scan:x7seg_scan"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ipselector_sdram ipselector_sdram:sdram " "Elaborating entity \"ipselector_sdram\" for hierarchy \"ipselector_sdram:sdram\"" {  } { { "db/ip/ipselector/ipselector.v" "sdram" { Text "C:/Users/minut/Desktop/projects/Clasificare-imagini-pe-FPGA--NIOS-II-/ipselector/db/ip/ipselector/ipselector.v" 136 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689790747496 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram ipselector_sdram:sdram\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"ipselector_sdram:sdram\|altsyncram:the_altsyncram\"" {  } { { "db/ip/ipselector/submodules/ipselector_sdram.v" "the_altsyncram" { Text "C:/Users/minut/Desktop/projects/Clasificare-imagini-pe-FPGA--NIOS-II-/ipselector/db/ip/ipselector/submodules/ipselector_sdram.v" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689790747505 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ipselector_sdram:sdram\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"ipselector_sdram:sdram\|altsyncram:the_altsyncram\"" {  } { { "db/ip/ipselector/submodules/ipselector_sdram.v" "" { Text "C:/Users/minut/Desktop/projects/Clasificare-imagini-pe-FPGA--NIOS-II-/ipselector/db/ip/ipselector/submodules/ipselector_sdram.v" 69 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689790747505 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ipselector_sdram:sdram\|altsyncram:the_altsyncram " "Instantiated megafunction \"ipselector_sdram:sdram\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689790747505 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ipselector_sdram.hex " "Parameter \"init_file\" = \"ipselector_sdram.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689790747505 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689790747505 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 20480 " "Parameter \"maximum_depth\" = \"20480\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689790747505 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 20480 " "Parameter \"numwords_a\" = \"20480\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689790747505 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689790747505 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689790747505 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689790747505 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689790747505 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a DONT_CARE " "Parameter \"read_during_write_mode_port_a\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689790747505 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 16 " "Parameter \"width_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689790747505 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 2 " "Parameter \"width_byteena_a\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689790747505 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 15 " "Parameter \"widthad_a\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689790747505 ""}  } { { "db/ip/ipselector/submodules/ipselector_sdram.v" "" { Text "C:/Users/minut/Desktop/projects/Clasificare-imagini-pe-FPGA--NIOS-II-/ipselector/db/ip/ipselector/submodules/ipselector_sdram.v" 69 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1689790747505 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_6sf1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_6sf1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_6sf1 " "Found entity 1: altsyncram_6sf1" {  } { { "db/altsyncram_6sf1.tdf" "" { Text "C:/Users/minut/Desktop/projects/Clasificare-imagini-pe-FPGA--NIOS-II-/ipselector/db/altsyncram_6sf1.tdf" 32 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689790747558 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689790747558 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_6sf1 ipselector_sdram:sdram\|altsyncram:the_altsyncram\|altsyncram_6sf1:auto_generated " "Elaborating entity \"altsyncram_6sf1\" for hierarchy \"ipselector_sdram:sdram\|altsyncram:the_altsyncram\|altsyncram_6sf1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689790747559 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_b7a.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_b7a.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_b7a " "Found entity 1: decode_b7a" {  } { { "db/decode_b7a.tdf" "" { Text "C:/Users/minut/Desktop/projects/Clasificare-imagini-pe-FPGA--NIOS-II-/ipselector/db/decode_b7a.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689790747857 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689790747857 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_b7a ipselector_sdram:sdram\|altsyncram:the_altsyncram\|altsyncram_6sf1:auto_generated\|decode_b7a:decode3 " "Elaborating entity \"decode_b7a\" for hierarchy \"ipselector_sdram:sdram\|altsyncram:the_altsyncram\|altsyncram_6sf1:auto_generated\|decode_b7a:decode3\"" {  } { { "db/altsyncram_6sf1.tdf" "decode3" { Text "C:/Users/minut/Desktop/projects/Clasificare-imagini-pe-FPGA--NIOS-II-/ipselector/db/altsyncram_6sf1.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689790747858 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_a3b.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_a3b.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_a3b " "Found entity 1: mux_a3b" {  } { { "db/mux_a3b.tdf" "" { Text "C:/Users/minut/Desktop/projects/Clasificare-imagini-pe-FPGA--NIOS-II-/ipselector/db/mux_a3b.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689790747903 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689790747903 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_a3b ipselector_sdram:sdram\|altsyncram:the_altsyncram\|altsyncram_6sf1:auto_generated\|mux_a3b:mux2 " "Elaborating entity \"mux_a3b\" for hierarchy \"ipselector_sdram:sdram\|altsyncram:the_altsyncram\|altsyncram_6sf1:auto_generated\|mux_a3b:mux2\"" {  } { { "db/altsyncram_6sf1.tdf" "mux2" { Text "C:/Users/minut/Desktop/projects/Clasificare-imagini-pe-FPGA--NIOS-II-/ipselector/db/altsyncram_6sf1.tdf" 45 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689790747904 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ipselector_seg7 ipselector_seg7:seg7 " "Elaborating entity \"ipselector_seg7\" for hierarchy \"ipselector_seg7:seg7\"" {  } { { "db/ip/ipselector/ipselector.v" "seg7" { Text "C:/Users/minut/Desktop/projects/Clasificare-imagini-pe-FPGA--NIOS-II-/ipselector/db/ip/ipselector/ipselector.v" 147 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689790747983 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ipselector_mm_interconnect_0 ipselector_mm_interconnect_0:mm_interconnect_0 " "Elaborating entity \"ipselector_mm_interconnect_0\" for hierarchy \"ipselector_mm_interconnect_0:mm_interconnect_0\"" {  } { { "db/ip/ipselector/ipselector.v" "mm_interconnect_0" { Text "C:/Users/minut/Desktop/projects/Clasificare-imagini-pe-FPGA--NIOS-II-/ipselector/db/ip/ipselector/ipselector.v" 198 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689790747987 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator ipselector_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:ipselector_data_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"ipselector_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:ipselector_data_master_translator\"" {  } { { "db/ip/ipselector/submodules/ipselector_mm_interconnect_0.v" "ipselector_data_master_translator" { Text "C:/Users/minut/Desktop/projects/Clasificare-imagini-pe-FPGA--NIOS-II-/ipselector/db/ip/ipselector/submodules/ipselector_mm_interconnect_0.v" 577 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689790748004 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator ipselector_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:ipselector_instruction_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"ipselector_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:ipselector_instruction_master_translator\"" {  } { { "db/ip/ipselector/submodules/ipselector_mm_interconnect_0.v" "ipselector_instruction_master_translator" { Text "C:/Users/minut/Desktop/projects/Clasificare-imagini-pe-FPGA--NIOS-II-/ipselector/db/ip/ipselector/submodules/ipselector_mm_interconnect_0.v" 637 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689790748007 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator ipselector_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:debug_avalon_jtag_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"ipselector_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:debug_avalon_jtag_slave_translator\"" {  } { { "db/ip/ipselector/submodules/ipselector_mm_interconnect_0.v" "debug_avalon_jtag_slave_translator" { Text "C:/Users/minut/Desktop/projects/Clasificare-imagini-pe-FPGA--NIOS-II-/ipselector/db/ip/ipselector/submodules/ipselector_mm_interconnect_0.v" 701 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689790748009 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator ipselector_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:nios_top_avalon_slave_0_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"ipselector_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:nios_top_avalon_slave_0_translator\"" {  } { { "db/ip/ipselector/submodules/ipselector_mm_interconnect_0.v" "nios_top_avalon_slave_0_translator" { Text "C:/Users/minut/Desktop/projects/Clasificare-imagini-pe-FPGA--NIOS-II-/ipselector/db/ip/ipselector/submodules/ipselector_mm_interconnect_0.v" 765 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689790748012 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator ipselector_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:ipselector_debug_mem_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"ipselector_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:ipselector_debug_mem_slave_translator\"" {  } { { "db/ip/ipselector/submodules/ipselector_mm_interconnect_0.v" "ipselector_debug_mem_slave_translator" { Text "C:/Users/minut/Desktop/projects/Clasificare-imagini-pe-FPGA--NIOS-II-/ipselector/db/ip/ipselector/submodules/ipselector_mm_interconnect_0.v" 829 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689790748015 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator ipselector_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sdram_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"ipselector_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sdram_s1_translator\"" {  } { { "db/ip/ipselector/submodules/ipselector_mm_interconnect_0.v" "sdram_s1_translator" { Text "C:/Users/minut/Desktop/projects/Clasificare-imagini-pe-FPGA--NIOS-II-/ipselector/db/ip/ipselector/submodules/ipselector_mm_interconnect_0.v" 893 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689790748017 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator ipselector_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:button_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"ipselector_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:button_s1_translator\"" {  } { { "db/ip/ipselector/submodules/ipselector_mm_interconnect_0.v" "button_s1_translator" { Text "C:/Users/minut/Desktop/projects/Clasificare-imagini-pe-FPGA--NIOS-II-/ipselector/db/ip/ipselector/submodules/ipselector_mm_interconnect_0.v" 957 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689790748020 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent ipselector_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:ipselector_data_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"ipselector_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:ipselector_data_master_agent\"" {  } { { "db/ip/ipselector/submodules/ipselector_mm_interconnect_0.v" "ipselector_data_master_agent" { Text "C:/Users/minut/Desktop/projects/Clasificare-imagini-pe-FPGA--NIOS-II-/ipselector/db/ip/ipselector/submodules/ipselector_mm_interconnect_0.v" 1102 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689790748025 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent ipselector_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:ipselector_instruction_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"ipselector_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:ipselector_instruction_master_agent\"" {  } { { "db/ip/ipselector/submodules/ipselector_mm_interconnect_0.v" "ipselector_instruction_master_agent" { Text "C:/Users/minut/Desktop/projects/Clasificare-imagini-pe-FPGA--NIOS-II-/ipselector/db/ip/ipselector/submodules/ipselector_mm_interconnect_0.v" 1183 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689790748028 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent ipselector_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:debug_avalon_jtag_slave_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"ipselector_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:debug_avalon_jtag_slave_agent\"" {  } { { "db/ip/ipselector/submodules/ipselector_mm_interconnect_0.v" "debug_avalon_jtag_slave_agent" { Text "C:/Users/minut/Desktop/projects/Clasificare-imagini-pe-FPGA--NIOS-II-/ipselector/db/ip/ipselector/submodules/ipselector_mm_interconnect_0.v" 1267 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689790748031 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor ipselector_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:debug_avalon_jtag_slave_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"ipselector_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:debug_avalon_jtag_slave_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "db/ip/ipselector/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "C:/Users/minut/Desktop/projects/Clasificare-imagini-pe-FPGA--NIOS-II-/ipselector/db/ip/ipselector/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689790748034 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo ipselector_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:debug_avalon_jtag_slave_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"ipselector_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:debug_avalon_jtag_slave_agent_rsp_fifo\"" {  } { { "db/ip/ipselector/submodules/ipselector_mm_interconnect_0.v" "debug_avalon_jtag_slave_agent_rsp_fifo" { Text "C:/Users/minut/Desktop/projects/Clasificare-imagini-pe-FPGA--NIOS-II-/ipselector/db/ip/ipselector/submodules/ipselector_mm_interconnect_0.v" 1308 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689790748037 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent ipselector_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:nios_top_avalon_slave_0_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"ipselector_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:nios_top_avalon_slave_0_agent\"" {  } { { "db/ip/ipselector/submodules/ipselector_mm_interconnect_0.v" "nios_top_avalon_slave_0_agent" { Text "C:/Users/minut/Desktop/projects/Clasificare-imagini-pe-FPGA--NIOS-II-/ipselector/db/ip/ipselector/submodules/ipselector_mm_interconnect_0.v" 1392 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689790748041 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor ipselector_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:nios_top_avalon_slave_0_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"ipselector_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:nios_top_avalon_slave_0_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "db/ip/ipselector/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "C:/Users/minut/Desktop/projects/Clasificare-imagini-pe-FPGA--NIOS-II-/ipselector/db/ip/ipselector/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689790748044 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo ipselector_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:nios_top_avalon_slave_0_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"ipselector_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:nios_top_avalon_slave_0_agent_rsp_fifo\"" {  } { { "db/ip/ipselector/submodules/ipselector_mm_interconnect_0.v" "nios_top_avalon_slave_0_agent_rsp_fifo" { Text "C:/Users/minut/Desktop/projects/Clasificare-imagini-pe-FPGA--NIOS-II-/ipselector/db/ip/ipselector/submodules/ipselector_mm_interconnect_0.v" 1433 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689790748047 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent ipselector_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:sdram_s1_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"ipselector_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:sdram_s1_agent\"" {  } { { "db/ip/ipselector/submodules/ipselector_mm_interconnect_0.v" "sdram_s1_agent" { Text "C:/Users/minut/Desktop/projects/Clasificare-imagini-pe-FPGA--NIOS-II-/ipselector/db/ip/ipselector/submodules/ipselector_mm_interconnect_0.v" 1642 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689790748053 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor ipselector_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:sdram_s1_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"ipselector_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:sdram_s1_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "db/ip/ipselector/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "C:/Users/minut/Desktop/projects/Clasificare-imagini-pe-FPGA--NIOS-II-/ipselector/db/ip/ipselector/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689790748057 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo ipselector_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"ipselector_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo\"" {  } { { "db/ip/ipselector/submodules/ipselector_mm_interconnect_0.v" "sdram_s1_agent_rsp_fifo" { Text "C:/Users/minut/Desktop/projects/Clasificare-imagini-pe-FPGA--NIOS-II-/ipselector/db/ip/ipselector/submodules/ipselector_mm_interconnect_0.v" 1683 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689790748060 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ipselector_mm_interconnect_0_router ipselector_mm_interconnect_0:mm_interconnect_0\|ipselector_mm_interconnect_0_router:router " "Elaborating entity \"ipselector_mm_interconnect_0_router\" for hierarchy \"ipselector_mm_interconnect_0:mm_interconnect_0\|ipselector_mm_interconnect_0_router:router\"" {  } { { "db/ip/ipselector/submodules/ipselector_mm_interconnect_0.v" "router" { Text "C:/Users/minut/Desktop/projects/Clasificare-imagini-pe-FPGA--NIOS-II-/ipselector/db/ip/ipselector/submodules/ipselector_mm_interconnect_0.v" 1949 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689790748071 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ipselector_mm_interconnect_0_router_default_decode ipselector_mm_interconnect_0:mm_interconnect_0\|ipselector_mm_interconnect_0_router:router\|ipselector_mm_interconnect_0_router_default_decode:the_default_decode " "Elaborating entity \"ipselector_mm_interconnect_0_router_default_decode\" for hierarchy \"ipselector_mm_interconnect_0:mm_interconnect_0\|ipselector_mm_interconnect_0_router:router\|ipselector_mm_interconnect_0_router_default_decode:the_default_decode\"" {  } { { "db/ip/ipselector/submodules/ipselector_mm_interconnect_0_router.sv" "the_default_decode" { Text "C:/Users/minut/Desktop/projects/Clasificare-imagini-pe-FPGA--NIOS-II-/ipselector/db/ip/ipselector/submodules/ipselector_mm_interconnect_0_router.sv" 189 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689790748074 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ipselector_mm_interconnect_0_router_001 ipselector_mm_interconnect_0:mm_interconnect_0\|ipselector_mm_interconnect_0_router_001:router_001 " "Elaborating entity \"ipselector_mm_interconnect_0_router_001\" for hierarchy \"ipselector_mm_interconnect_0:mm_interconnect_0\|ipselector_mm_interconnect_0_router_001:router_001\"" {  } { { "db/ip/ipselector/submodules/ipselector_mm_interconnect_0.v" "router_001" { Text "C:/Users/minut/Desktop/projects/Clasificare-imagini-pe-FPGA--NIOS-II-/ipselector/db/ip/ipselector/submodules/ipselector_mm_interconnect_0.v" 1965 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689790748077 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ipselector_mm_interconnect_0_router_001_default_decode ipselector_mm_interconnect_0:mm_interconnect_0\|ipselector_mm_interconnect_0_router_001:router_001\|ipselector_mm_interconnect_0_router_001_default_decode:the_default_decode " "Elaborating entity \"ipselector_mm_interconnect_0_router_001_default_decode\" for hierarchy \"ipselector_mm_interconnect_0:mm_interconnect_0\|ipselector_mm_interconnect_0_router_001:router_001\|ipselector_mm_interconnect_0_router_001_default_decode:the_default_decode\"" {  } { { "db/ip/ipselector/submodules/ipselector_mm_interconnect_0_router_001.sv" "the_default_decode" { Text "C:/Users/minut/Desktop/projects/Clasificare-imagini-pe-FPGA--NIOS-II-/ipselector/db/ip/ipselector/submodules/ipselector_mm_interconnect_0_router_001.sv" 180 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689790748079 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ipselector_mm_interconnect_0_router_002 ipselector_mm_interconnect_0:mm_interconnect_0\|ipselector_mm_interconnect_0_router_002:router_002 " "Elaborating entity \"ipselector_mm_interconnect_0_router_002\" for hierarchy \"ipselector_mm_interconnect_0:mm_interconnect_0\|ipselector_mm_interconnect_0_router_002:router_002\"" {  } { { "db/ip/ipselector/submodules/ipselector_mm_interconnect_0.v" "router_002" { Text "C:/Users/minut/Desktop/projects/Clasificare-imagini-pe-FPGA--NIOS-II-/ipselector/db/ip/ipselector/submodules/ipselector_mm_interconnect_0.v" 1981 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689790748081 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ipselector_mm_interconnect_0_router_002_default_decode ipselector_mm_interconnect_0:mm_interconnect_0\|ipselector_mm_interconnect_0_router_002:router_002\|ipselector_mm_interconnect_0_router_002_default_decode:the_default_decode " "Elaborating entity \"ipselector_mm_interconnect_0_router_002_default_decode\" for hierarchy \"ipselector_mm_interconnect_0:mm_interconnect_0\|ipselector_mm_interconnect_0_router_002:router_002\|ipselector_mm_interconnect_0_router_002_default_decode:the_default_decode\"" {  } { { "db/ip/ipselector/submodules/ipselector_mm_interconnect_0_router_002.sv" "the_default_decode" { Text "C:/Users/minut/Desktop/projects/Clasificare-imagini-pe-FPGA--NIOS-II-/ipselector/db/ip/ipselector/submodules/ipselector_mm_interconnect_0_router_002.sv" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689790748083 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ipselector_mm_interconnect_0_router_003 ipselector_mm_interconnect_0:mm_interconnect_0\|ipselector_mm_interconnect_0_router_003:router_003 " "Elaborating entity \"ipselector_mm_interconnect_0_router_003\" for hierarchy \"ipselector_mm_interconnect_0:mm_interconnect_0\|ipselector_mm_interconnect_0_router_003:router_003\"" {  } { { "db/ip/ipselector/submodules/ipselector_mm_interconnect_0.v" "router_003" { Text "C:/Users/minut/Desktop/projects/Clasificare-imagini-pe-FPGA--NIOS-II-/ipselector/db/ip/ipselector/submodules/ipselector_mm_interconnect_0.v" 1997 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689790748086 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ipselector_mm_interconnect_0_router_003_default_decode ipselector_mm_interconnect_0:mm_interconnect_0\|ipselector_mm_interconnect_0_router_003:router_003\|ipselector_mm_interconnect_0_router_003_default_decode:the_default_decode " "Elaborating entity \"ipselector_mm_interconnect_0_router_003_default_decode\" for hierarchy \"ipselector_mm_interconnect_0:mm_interconnect_0\|ipselector_mm_interconnect_0_router_003:router_003\|ipselector_mm_interconnect_0_router_003_default_decode:the_default_decode\"" {  } { { "db/ip/ipselector/submodules/ipselector_mm_interconnect_0_router_003.sv" "the_default_decode" { Text "C:/Users/minut/Desktop/projects/Clasificare-imagini-pe-FPGA--NIOS-II-/ipselector/db/ip/ipselector/submodules/ipselector_mm_interconnect_0_router_003.sv" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689790748088 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ipselector_mm_interconnect_0_router_004 ipselector_mm_interconnect_0:mm_interconnect_0\|ipselector_mm_interconnect_0_router_004:router_004 " "Elaborating entity \"ipselector_mm_interconnect_0_router_004\" for hierarchy \"ipselector_mm_interconnect_0:mm_interconnect_0\|ipselector_mm_interconnect_0_router_004:router_004\"" {  } { { "db/ip/ipselector/submodules/ipselector_mm_interconnect_0.v" "router_004" { Text "C:/Users/minut/Desktop/projects/Clasificare-imagini-pe-FPGA--NIOS-II-/ipselector/db/ip/ipselector/submodules/ipselector_mm_interconnect_0.v" 2013 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689790748090 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ipselector_mm_interconnect_0_router_004_default_decode ipselector_mm_interconnect_0:mm_interconnect_0\|ipselector_mm_interconnect_0_router_004:router_004\|ipselector_mm_interconnect_0_router_004_default_decode:the_default_decode " "Elaborating entity \"ipselector_mm_interconnect_0_router_004_default_decode\" for hierarchy \"ipselector_mm_interconnect_0:mm_interconnect_0\|ipselector_mm_interconnect_0_router_004:router_004\|ipselector_mm_interconnect_0_router_004_default_decode:the_default_decode\"" {  } { { "db/ip/ipselector/submodules/ipselector_mm_interconnect_0_router_004.sv" "the_default_decode" { Text "C:/Users/minut/Desktop/projects/Clasificare-imagini-pe-FPGA--NIOS-II-/ipselector/db/ip/ipselector/submodules/ipselector_mm_interconnect_0_router_004.sv" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689790748092 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ipselector_mm_interconnect_0_router_005 ipselector_mm_interconnect_0:mm_interconnect_0\|ipselector_mm_interconnect_0_router_005:router_005 " "Elaborating entity \"ipselector_mm_interconnect_0_router_005\" for hierarchy \"ipselector_mm_interconnect_0:mm_interconnect_0\|ipselector_mm_interconnect_0_router_005:router_005\"" {  } { { "db/ip/ipselector/submodules/ipselector_mm_interconnect_0.v" "router_005" { Text "C:/Users/minut/Desktop/projects/Clasificare-imagini-pe-FPGA--NIOS-II-/ipselector/db/ip/ipselector/submodules/ipselector_mm_interconnect_0.v" 2029 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689790748094 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ipselector_mm_interconnect_0_router_005_default_decode ipselector_mm_interconnect_0:mm_interconnect_0\|ipselector_mm_interconnect_0_router_005:router_005\|ipselector_mm_interconnect_0_router_005_default_decode:the_default_decode " "Elaborating entity \"ipselector_mm_interconnect_0_router_005_default_decode\" for hierarchy \"ipselector_mm_interconnect_0:mm_interconnect_0\|ipselector_mm_interconnect_0_router_005:router_005\|ipselector_mm_interconnect_0_router_005_default_decode:the_default_decode\"" {  } { { "db/ip/ipselector/submodules/ipselector_mm_interconnect_0_router_005.sv" "the_default_decode" { Text "C:/Users/minut/Desktop/projects/Clasificare-imagini-pe-FPGA--NIOS-II-/ipselector/db/ip/ipselector/submodules/ipselector_mm_interconnect_0_router_005.sv" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689790748096 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter ipselector_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:nios_top_avalon_slave_0_burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter\" for hierarchy \"ipselector_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:nios_top_avalon_slave_0_burst_adapter\"" {  } { { "db/ip/ipselector/submodules/ipselector_mm_interconnect_0.v" "nios_top_avalon_slave_0_burst_adapter" { Text "C:/Users/minut/Desktop/projects/Clasificare-imagini-pe-FPGA--NIOS-II-/ipselector/db/ip/ipselector/submodules/ipselector_mm_interconnect_0.v" 2111 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689790748102 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_uncompressed_only ipselector_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:nios_top_avalon_slave_0_burst_adapter\|altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter_uncompressed_only\" for hierarchy \"ipselector_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:nios_top_avalon_slave_0_burst_adapter\|altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.burst_adapter\"" {  } { { "db/ip/ipselector/submodules/altera_merlin_burst_adapter.sv" "altera_merlin_burst_adapter_uncompressed_only.burst_adapter" { Text "C:/Users/minut/Desktop/projects/Clasificare-imagini-pe-FPGA--NIOS-II-/ipselector/db/ip/ipselector/submodules/altera_merlin_burst_adapter.sv" 126 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689790748104 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter ipselector_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:sdram_s1_burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter\" for hierarchy \"ipselector_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:sdram_s1_burst_adapter\"" {  } { { "db/ip/ipselector/submodules/ipselector_mm_interconnect_0.v" "sdram_s1_burst_adapter" { Text "C:/Users/minut/Desktop/projects/Clasificare-imagini-pe-FPGA--NIOS-II-/ipselector/db/ip/ipselector/submodules/ipselector_mm_interconnect_0.v" 2161 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689790748107 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_uncompressed_only ipselector_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:sdram_s1_burst_adapter\|altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter_uncompressed_only\" for hierarchy \"ipselector_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:sdram_s1_burst_adapter\|altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.burst_adapter\"" {  } { { "db/ip/ipselector/submodules/altera_merlin_burst_adapter.sv" "altera_merlin_burst_adapter_uncompressed_only.burst_adapter" { Text "C:/Users/minut/Desktop/projects/Clasificare-imagini-pe-FPGA--NIOS-II-/ipselector/db/ip/ipselector/submodules/altera_merlin_burst_adapter.sv" 126 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689790748109 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ipselector_mm_interconnect_0_cmd_demux ipselector_mm_interconnect_0:mm_interconnect_0\|ipselector_mm_interconnect_0_cmd_demux:cmd_demux " "Elaborating entity \"ipselector_mm_interconnect_0_cmd_demux\" for hierarchy \"ipselector_mm_interconnect_0:mm_interconnect_0\|ipselector_mm_interconnect_0_cmd_demux:cmd_demux\"" {  } { { "db/ip/ipselector/submodules/ipselector_mm_interconnect_0.v" "cmd_demux" { Text "C:/Users/minut/Desktop/projects/Clasificare-imagini-pe-FPGA--NIOS-II-/ipselector/db/ip/ipselector/submodules/ipselector_mm_interconnect_0.v" 2208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689790748112 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ipselector_mm_interconnect_0_cmd_demux_001 ipselector_mm_interconnect_0:mm_interconnect_0\|ipselector_mm_interconnect_0_cmd_demux_001:cmd_demux_001 " "Elaborating entity \"ipselector_mm_interconnect_0_cmd_demux_001\" for hierarchy \"ipselector_mm_interconnect_0:mm_interconnect_0\|ipselector_mm_interconnect_0_cmd_demux_001:cmd_demux_001\"" {  } { { "db/ip/ipselector/submodules/ipselector_mm_interconnect_0.v" "cmd_demux_001" { Text "C:/Users/minut/Desktop/projects/Clasificare-imagini-pe-FPGA--NIOS-II-/ipselector/db/ip/ipselector/submodules/ipselector_mm_interconnect_0.v" 2231 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689790748115 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ipselector_mm_interconnect_0_cmd_mux ipselector_mm_interconnect_0:mm_interconnect_0\|ipselector_mm_interconnect_0_cmd_mux:cmd_mux " "Elaborating entity \"ipselector_mm_interconnect_0_cmd_mux\" for hierarchy \"ipselector_mm_interconnect_0:mm_interconnect_0\|ipselector_mm_interconnect_0_cmd_mux:cmd_mux\"" {  } { { "db/ip/ipselector/submodules/ipselector_mm_interconnect_0.v" "cmd_mux" { Text "C:/Users/minut/Desktop/projects/Clasificare-imagini-pe-FPGA--NIOS-II-/ipselector/db/ip/ipselector/submodules/ipselector_mm_interconnect_0.v" 2248 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689790748117 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ipselector_mm_interconnect_0_cmd_mux_002 ipselector_mm_interconnect_0:mm_interconnect_0\|ipselector_mm_interconnect_0_cmd_mux_002:cmd_mux_002 " "Elaborating entity \"ipselector_mm_interconnect_0_cmd_mux_002\" for hierarchy \"ipselector_mm_interconnect_0:mm_interconnect_0\|ipselector_mm_interconnect_0_cmd_mux_002:cmd_mux_002\"" {  } { { "db/ip/ipselector/submodules/ipselector_mm_interconnect_0.v" "cmd_mux_002" { Text "C:/Users/minut/Desktop/projects/Clasificare-imagini-pe-FPGA--NIOS-II-/ipselector/db/ip/ipselector/submodules/ipselector_mm_interconnect_0.v" 2288 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689790748121 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator ipselector_mm_interconnect_0:mm_interconnect_0\|ipselector_mm_interconnect_0_cmd_mux_002:cmd_mux_002\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"ipselector_mm_interconnect_0:mm_interconnect_0\|ipselector_mm_interconnect_0_cmd_mux_002:cmd_mux_002\|altera_merlin_arbitrator:arb\"" {  } { { "db/ip/ipselector/submodules/ipselector_mm_interconnect_0_cmd_mux_002.sv" "arb" { Text "C:/Users/minut/Desktop/projects/Clasificare-imagini-pe-FPGA--NIOS-II-/ipselector/db/ip/ipselector/submodules/ipselector_mm_interconnect_0_cmd_mux_002.sv" 287 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689790748123 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder ipselector_mm_interconnect_0:mm_interconnect_0\|ipselector_mm_interconnect_0_cmd_mux_002:cmd_mux_002\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"ipselector_mm_interconnect_0:mm_interconnect_0\|ipselector_mm_interconnect_0_cmd_mux_002:cmd_mux_002\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "db/ip/ipselector/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/Users/minut/Desktop/projects/Clasificare-imagini-pe-FPGA--NIOS-II-/ipselector/db/ip/ipselector/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689790748125 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ipselector_mm_interconnect_0_rsp_demux ipselector_mm_interconnect_0:mm_interconnect_0\|ipselector_mm_interconnect_0_rsp_demux:rsp_demux " "Elaborating entity \"ipselector_mm_interconnect_0_rsp_demux\" for hierarchy \"ipselector_mm_interconnect_0:mm_interconnect_0\|ipselector_mm_interconnect_0_rsp_demux:rsp_demux\"" {  } { { "db/ip/ipselector/submodules/ipselector_mm_interconnect_0.v" "rsp_demux" { Text "C:/Users/minut/Desktop/projects/Clasificare-imagini-pe-FPGA--NIOS-II-/ipselector/db/ip/ipselector/submodules/ipselector_mm_interconnect_0.v" 2362 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689790748131 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ipselector_mm_interconnect_0_rsp_mux ipselector_mm_interconnect_0:mm_interconnect_0\|ipselector_mm_interconnect_0_rsp_mux:rsp_mux " "Elaborating entity \"ipselector_mm_interconnect_0_rsp_mux\" for hierarchy \"ipselector_mm_interconnect_0:mm_interconnect_0\|ipselector_mm_interconnect_0_rsp_mux:rsp_mux\"" {  } { { "db/ip/ipselector/submodules/ipselector_mm_interconnect_0.v" "rsp_mux" { Text "C:/Users/minut/Desktop/projects/Clasificare-imagini-pe-FPGA--NIOS-II-/ipselector/db/ip/ipselector/submodules/ipselector_mm_interconnect_0.v" 2506 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689790748138 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator ipselector_mm_interconnect_0:mm_interconnect_0\|ipselector_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"ipselector_mm_interconnect_0:mm_interconnect_0\|ipselector_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\"" {  } { { "db/ip/ipselector/submodules/ipselector_mm_interconnect_0_rsp_mux.sv" "arb" { Text "C:/Users/minut/Desktop/projects/Clasificare-imagini-pe-FPGA--NIOS-II-/ipselector/db/ip/ipselector/submodules/ipselector_mm_interconnect_0_rsp_mux.sv" 374 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689790748141 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder ipselector_mm_interconnect_0:mm_interconnect_0\|ipselector_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"ipselector_mm_interconnect_0:mm_interconnect_0\|ipselector_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "db/ip/ipselector/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/Users/minut/Desktop/projects/Clasificare-imagini-pe-FPGA--NIOS-II-/ipselector/db/ip/ipselector/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689790748143 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ipselector_mm_interconnect_0_rsp_mux_001 ipselector_mm_interconnect_0:mm_interconnect_0\|ipselector_mm_interconnect_0_rsp_mux_001:rsp_mux_001 " "Elaborating entity \"ipselector_mm_interconnect_0_rsp_mux_001\" for hierarchy \"ipselector_mm_interconnect_0:mm_interconnect_0\|ipselector_mm_interconnect_0_rsp_mux_001:rsp_mux_001\"" {  } { { "db/ip/ipselector/submodules/ipselector_mm_interconnect_0.v" "rsp_mux_001" { Text "C:/Users/minut/Desktop/projects/Clasificare-imagini-pe-FPGA--NIOS-II-/ipselector/db/ip/ipselector/submodules/ipselector_mm_interconnect_0.v" 2529 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689790748145 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator ipselector_mm_interconnect_0:mm_interconnect_0\|ipselector_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"ipselector_mm_interconnect_0:mm_interconnect_0\|ipselector_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb\"" {  } { { "db/ip/ipselector/submodules/ipselector_mm_interconnect_0_rsp_mux_001.sv" "arb" { Text "C:/Users/minut/Desktop/projects/Clasificare-imagini-pe-FPGA--NIOS-II-/ipselector/db/ip/ipselector/submodules/ipselector_mm_interconnect_0_rsp_mux_001.sv" 310 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689790748148 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter ipselector_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:nios_top_avalon_slave_0_rsp_width_adapter " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"ipselector_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:nios_top_avalon_slave_0_rsp_width_adapter\"" {  } { { "db/ip/ipselector/submodules/ipselector_mm_interconnect_0.v" "nios_top_avalon_slave_0_rsp_width_adapter" { Text "C:/Users/minut/Desktop/projects/Clasificare-imagini-pe-FPGA--NIOS-II-/ipselector/db/ip/ipselector/submodules/ipselector_mm_interconnect_0.v" 2595 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689790748151 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "in_write altera_merlin_width_adapter.sv(283) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(283): object \"in_write\" assigned a value but never read" {  } { { "db/ip/ipselector/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/Users/minut/Desktop/projects/Clasificare-imagini-pe-FPGA--NIOS-II-/ipselector/db/ip/ipselector/submodules/altera_merlin_width_adapter.sv" 283 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1689790748153 "|ipselector|ipselector_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:nios_top_avalon_slave_0_rsp_width_adapter"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aligned_addr altera_merlin_width_adapter.sv(742) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(742): object \"aligned_addr\" assigned a value but never read" {  } { { "db/ip/ipselector/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/Users/minut/Desktop/projects/Clasificare-imagini-pe-FPGA--NIOS-II-/ipselector/db/ip/ipselector/submodules/altera_merlin_width_adapter.sv" 742 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1689790748153 "|ipselector|ipselector_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:nios_top_avalon_slave_0_rsp_width_adapter"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aligned_byte_cnt altera_merlin_width_adapter.sv(743) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(743): object \"aligned_byte_cnt\" assigned a value but never read" {  } { { "db/ip/ipselector/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/Users/minut/Desktop/projects/Clasificare-imagini-pe-FPGA--NIOS-II-/ipselector/db/ip/ipselector/submodules/altera_merlin_width_adapter.sv" 743 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1689790748154 "|ipselector|ipselector_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:nios_top_avalon_slave_0_rsp_width_adapter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter ipselector_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"ipselector_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter\"" {  } { { "db/ip/ipselector/submodules/ipselector_mm_interconnect_0.v" "sdram_s1_rsp_width_adapter" { Text "C:/Users/minut/Desktop/projects/Clasificare-imagini-pe-FPGA--NIOS-II-/ipselector/db/ip/ipselector/submodules/ipselector_mm_interconnect_0.v" 2661 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689790748156 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "in_write altera_merlin_width_adapter.sv(283) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(283): object \"in_write\" assigned a value but never read" {  } { { "db/ip/ipselector/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/Users/minut/Desktop/projects/Clasificare-imagini-pe-FPGA--NIOS-II-/ipselector/db/ip/ipselector/submodules/altera_merlin_width_adapter.sv" 283 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1689790748159 "|ipselector|ipselector_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aligned_addr altera_merlin_width_adapter.sv(742) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(742): object \"aligned_addr\" assigned a value but never read" {  } { { "db/ip/ipselector/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/Users/minut/Desktop/projects/Clasificare-imagini-pe-FPGA--NIOS-II-/ipselector/db/ip/ipselector/submodules/altera_merlin_width_adapter.sv" 742 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1689790748159 "|ipselector|ipselector_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aligned_byte_cnt altera_merlin_width_adapter.sv(743) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(743): object \"aligned_byte_cnt\" assigned a value but never read" {  } { { "db/ip/ipselector/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/Users/minut/Desktop/projects/Clasificare-imagini-pe-FPGA--NIOS-II-/ipselector/db/ip/ipselector/submodules/altera_merlin_width_adapter.sv" 743 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1689790748159 "|ipselector|ipselector_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter ipselector_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:nios_top_avalon_slave_0_cmd_width_adapter " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"ipselector_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:nios_top_avalon_slave_0_cmd_width_adapter\"" {  } { { "db/ip/ipselector/submodules/ipselector_mm_interconnect_0.v" "nios_top_avalon_slave_0_cmd_width_adapter" { Text "C:/Users/minut/Desktop/projects/Clasificare-imagini-pe-FPGA--NIOS-II-/ipselector/db/ip/ipselector/submodules/ipselector_mm_interconnect_0.v" 2727 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689790748161 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter ipselector_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"ipselector_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter\"" {  } { { "db/ip/ipselector/submodules/ipselector_mm_interconnect_0.v" "sdram_s1_cmd_width_adapter" { Text "C:/Users/minut/Desktop/projects/Clasificare-imagini-pe-FPGA--NIOS-II-/ipselector/db/ip/ipselector/submodules/ipselector_mm_interconnect_0.v" 2793 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689790748165 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ipselector_mm_interconnect_0_avalon_st_adapter ipselector_mm_interconnect_0:mm_interconnect_0\|ipselector_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter " "Elaborating entity \"ipselector_mm_interconnect_0_avalon_st_adapter\" for hierarchy \"ipselector_mm_interconnect_0:mm_interconnect_0\|ipselector_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\"" {  } { { "db/ip/ipselector/submodules/ipselector_mm_interconnect_0.v" "avalon_st_adapter" { Text "C:/Users/minut/Desktop/projects/Clasificare-imagini-pe-FPGA--NIOS-II-/ipselector/db/ip/ipselector/submodules/ipselector_mm_interconnect_0.v" 2822 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689790748169 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ipselector_mm_interconnect_0_avalon_st_adapter_error_adapter_0 ipselector_mm_interconnect_0:mm_interconnect_0\|ipselector_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|ipselector_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0 " "Elaborating entity \"ipselector_mm_interconnect_0_avalon_st_adapter_error_adapter_0\" for hierarchy \"ipselector_mm_interconnect_0:mm_interconnect_0\|ipselector_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|ipselector_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0\"" {  } { { "db/ip/ipselector/submodules/ipselector_mm_interconnect_0_avalon_st_adapter.v" "error_adapter_0" { Text "C:/Users/minut/Desktop/projects/Clasificare-imagini-pe-FPGA--NIOS-II-/ipselector/db/ip/ipselector/submodules/ipselector_mm_interconnect_0_avalon_st_adapter.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689790748171 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ipselector_mm_interconnect_0_avalon_st_adapter_001 ipselector_mm_interconnect_0:mm_interconnect_0\|ipselector_mm_interconnect_0_avalon_st_adapter_001:avalon_st_adapter_001 " "Elaborating entity \"ipselector_mm_interconnect_0_avalon_st_adapter_001\" for hierarchy \"ipselector_mm_interconnect_0:mm_interconnect_0\|ipselector_mm_interconnect_0_avalon_st_adapter_001:avalon_st_adapter_001\"" {  } { { "db/ip/ipselector/submodules/ipselector_mm_interconnect_0.v" "avalon_st_adapter_001" { Text "C:/Users/minut/Desktop/projects/Clasificare-imagini-pe-FPGA--NIOS-II-/ipselector/db/ip/ipselector/submodules/ipselector_mm_interconnect_0.v" 2851 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689790748174 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ipselector_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0 ipselector_mm_interconnect_0:mm_interconnect_0\|ipselector_mm_interconnect_0_avalon_st_adapter_001:avalon_st_adapter_001\|ipselector_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0:error_adapter_0 " "Elaborating entity \"ipselector_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0\" for hierarchy \"ipselector_mm_interconnect_0:mm_interconnect_0\|ipselector_mm_interconnect_0_avalon_st_adapter_001:avalon_st_adapter_001\|ipselector_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0:error_adapter_0\"" {  } { { "db/ip/ipselector/submodules/ipselector_mm_interconnect_0_avalon_st_adapter_001.v" "error_adapter_0" { Text "C:/Users/minut/Desktop/projects/Clasificare-imagini-pe-FPGA--NIOS-II-/ipselector/db/ip/ipselector/submodules/ipselector_mm_interconnect_0_avalon_st_adapter_001.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689790748176 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ipselector_mm_interconnect_0_avalon_st_adapter_003 ipselector_mm_interconnect_0:mm_interconnect_0\|ipselector_mm_interconnect_0_avalon_st_adapter_003:avalon_st_adapter_003 " "Elaborating entity \"ipselector_mm_interconnect_0_avalon_st_adapter_003\" for hierarchy \"ipselector_mm_interconnect_0:mm_interconnect_0\|ipselector_mm_interconnect_0_avalon_st_adapter_003:avalon_st_adapter_003\"" {  } { { "db/ip/ipselector/submodules/ipselector_mm_interconnect_0.v" "avalon_st_adapter_003" { Text "C:/Users/minut/Desktop/projects/Clasificare-imagini-pe-FPGA--NIOS-II-/ipselector/db/ip/ipselector/submodules/ipselector_mm_interconnect_0.v" 2909 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689790748181 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ipselector_mm_interconnect_0_avalon_st_adapter_003_error_adapter_0 ipselector_mm_interconnect_0:mm_interconnect_0\|ipselector_mm_interconnect_0_avalon_st_adapter_003:avalon_st_adapter_003\|ipselector_mm_interconnect_0_avalon_st_adapter_003_error_adapter_0:error_adapter_0 " "Elaborating entity \"ipselector_mm_interconnect_0_avalon_st_adapter_003_error_adapter_0\" for hierarchy \"ipselector_mm_interconnect_0:mm_interconnect_0\|ipselector_mm_interconnect_0_avalon_st_adapter_003:avalon_st_adapter_003\|ipselector_mm_interconnect_0_avalon_st_adapter_003_error_adapter_0:error_adapter_0\"" {  } { { "db/ip/ipselector/submodules/ipselector_mm_interconnect_0_avalon_st_adapter_003.v" "error_adapter_0" { Text "C:/Users/minut/Desktop/projects/Clasificare-imagini-pe-FPGA--NIOS-II-/ipselector/db/ip/ipselector/submodules/ipselector_mm_interconnect_0_avalon_st_adapter_003.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689790748183 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ipselector_irq_mapper ipselector_irq_mapper:irq_mapper " "Elaborating entity \"ipselector_irq_mapper\" for hierarchy \"ipselector_irq_mapper:irq_mapper\"" {  } { { "db/ip/ipselector/ipselector.v" "irq_mapper" { Text "C:/Users/minut/Desktop/projects/Clasificare-imagini-pe-FPGA--NIOS-II-/ipselector/db/ip/ipselector/ipselector.v" 205 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689790748191 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"altera_reset_controller:rst_controller\"" {  } { { "db/ip/ipselector/ipselector.v" "rst_controller" { Text "C:/Users/minut/Desktop/projects/Clasificare-imagini-pe-FPGA--NIOS-II-/ipselector/db/ip/ipselector/ipselector.v" 268 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689790748193 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\"" {  } { { "db/ip/ipselector/submodules/altera_reset_controller.v" "alt_rst_sync_uq1" { Text "C:/Users/minut/Desktop/projects/Clasificare-imagini-pe-FPGA--NIOS-II-/ipselector/db/ip/ipselector/submodules/altera_reset_controller.v" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689790748195 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1\"" {  } { { "db/ip/ipselector/submodules/altera_reset_controller.v" "alt_rst_req_sync_uq1" { Text "C:/Users/minut/Desktop/projects/Clasificare-imagini-pe-FPGA--NIOS-II-/ipselector/db/ip/ipselector/submodules/altera_reset_controller.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689790748196 ""}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "alt_sld_fab " "Starting IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11170 "Starting IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1689790750029 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2023.07.19.21:19:13 Progress: Loading sld23a2fced/alt_sld_fab_wrapper_hw.tcl " "2023.07.19.21:19:13 Progress: Loading sld23a2fced/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689790753869 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689790758158 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689790758280 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689790764565 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689790764786 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689790765014 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689790765261 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689790765275 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689790765275 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "alt_sld_fab " "Finished IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11171 "Finished IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1689790765980 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld23a2fced/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld23a2fced/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/sld23a2fced/alt_sld_fab.v" "" { Text "C:/Users/minut/Desktop/projects/Clasificare-imagini-pe-FPGA--NIOS-II-/ipselector/db/ip/sld23a2fced/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689790766206 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689790766206 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld23a2fced/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld23a2fced/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/sld23a2fced/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "C:/Users/minut/Desktop/projects/Clasificare-imagini-pe-FPGA--NIOS-II-/ipselector/db/ip/sld23a2fced/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689790766294 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689790766294 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld23a2fced/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld23a2fced/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/sld23a2fced/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "C:/Users/minut/Desktop/projects/Clasificare-imagini-pe-FPGA--NIOS-II-/ipselector/db/ip/sld23a2fced/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689790766309 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689790766309 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld23a2fced/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld23a2fced/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/sld23a2fced/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "C:/Users/minut/Desktop/projects/Clasificare-imagini-pe-FPGA--NIOS-II-/ipselector/db/ip/sld23a2fced/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689790766369 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689790766369 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld23a2fced/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/sld23a2fced/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/sld23a2fced/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/Users/minut/Desktop/projects/Clasificare-imagini-pe-FPGA--NIOS-II-/ipselector/db/ip/sld23a2fced/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 142 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689790766454 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/sld23a2fced/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/Users/minut/Desktop/projects/Clasificare-imagini-pe-FPGA--NIOS-II-/ipselector/db/ip/sld23a2fced/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689790766454 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689790766454 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld23a2fced/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld23a2fced/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/sld23a2fced/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "C:/Users/minut/Desktop/projects/Clasificare-imagini-pe-FPGA--NIOS-II-/ipselector/db/ip/sld23a2fced/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689790766518 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689790766518 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "143 " "Inferred 143 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "tops:nios_top\|x7seg_scan:x7seg_scan\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"tops:nios_top\|x7seg_scan:x7seg_scan\|Mod0\"" {  } { { "../verilog/x7seg/x7seg_scan.sv" "Mod0" { Text "C:/Users/minut/Desktop/projects/Clasificare-imagini-pe-FPGA--NIOS-II-/verilog/x7seg/x7seg_scan.sv" 74 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1689790794992 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "tops:nios_top\|lenet_top:lenet_top\|fc_2:u_fc_2\|multi_add:fc_1_ma\|Mult23 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"tops:nios_top\|lenet_top:lenet_top\|fc_2:u_fc_2\|multi_add:fc_1_ma\|Mult23\"" {  } { { "../verilog/layers/multi_add.v" "Mult23" { Text "C:/Users/minut/Desktop/projects/Clasificare-imagini-pe-FPGA--NIOS-II-/verilog/layers/multi_add.v" 79 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1689790794992 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "tops:nios_top\|lenet_top:lenet_top\|fc_2:u_fc_2\|multi_add:fc_1_ma\|Mult24 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"tops:nios_top\|lenet_top:lenet_top\|fc_2:u_fc_2\|multi_add:fc_1_ma\|Mult24\"" {  } { { "../verilog/layers/multi_add.v" "Mult24" { Text "C:/Users/minut/Desktop/projects/Clasificare-imagini-pe-FPGA--NIOS-II-/verilog/layers/multi_add.v" 79 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1689790794992 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "tops:nios_top\|lenet_top:lenet_top\|conv_2:u_conv_2\|Mod1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"tops:nios_top\|lenet_top:lenet_top\|conv_2:u_conv_2\|Mod1\"" {  } { { "../verilog/layers/conv_2.v" "Mod1" { Text "C:/Users/minut/Desktop/projects/Clasificare-imagini-pe-FPGA--NIOS-II-/verilog/layers/conv_2.v" 239 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1689790794992 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "tops:nios_top\|lenet_top:lenet_top\|fc_2:u_fc_2\|multi_add:fc_1_ma\|Mult20 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"tops:nios_top\|lenet_top:lenet_top\|fc_2:u_fc_2\|multi_add:fc_1_ma\|Mult20\"" {  } { { "../verilog/layers/multi_add.v" "Mult20" { Text "C:/Users/minut/Desktop/projects/Clasificare-imagini-pe-FPGA--NIOS-II-/verilog/layers/multi_add.v" 79 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1689790794992 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "tops:nios_top\|lenet_top:lenet_top\|fc_2:u_fc_2\|multi_add:fc_1_ma\|Mult21 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"tops:nios_top\|lenet_top:lenet_top\|fc_2:u_fc_2\|multi_add:fc_1_ma\|Mult21\"" {  } { { "../verilog/layers/multi_add.v" "Mult21" { Text "C:/Users/minut/Desktop/projects/Clasificare-imagini-pe-FPGA--NIOS-II-/verilog/layers/multi_add.v" 79 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1689790794992 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "tops:nios_top\|lenet_top:lenet_top\|fc_2:u_fc_2\|multi_add:fc_1_ma\|Mult22 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"tops:nios_top\|lenet_top:lenet_top\|fc_2:u_fc_2\|multi_add:fc_1_ma\|Mult22\"" {  } { { "../verilog/layers/multi_add.v" "Mult22" { Text "C:/Users/minut/Desktop/projects/Clasificare-imagini-pe-FPGA--NIOS-II-/verilog/layers/multi_add.v" 79 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1689790794992 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "tops:nios_top\|lenet_top:lenet_top\|pool_2:u_pool_2\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"tops:nios_top\|lenet_top:lenet_top\|pool_2:u_pool_2\|Mod0\"" {  } { { "../verilog/layers/pool_2.v" "Mod0" { Text "C:/Users/minut/Desktop/projects/Clasificare-imagini-pe-FPGA--NIOS-II-/verilog/layers/pool_2.v" 168 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1689790794992 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "tops:nios_top\|lenet_top:lenet_top\|pool_2:u_pool_2\|Mod1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"tops:nios_top\|lenet_top:lenet_top\|pool_2:u_pool_2\|Mod1\"" {  } { { "../verilog/layers/pool_2.v" "Mod1" { Text "C:/Users/minut/Desktop/projects/Clasificare-imagini-pe-FPGA--NIOS-II-/verilog/layers/pool_2.v" 170 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1689790794992 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "tops:nios_top\|lenet_top:lenet_top\|pool_1:u_pool_1\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"tops:nios_top\|lenet_top:lenet_top\|pool_1:u_pool_1\|Mod0\"" {  } { { "../verilog/layers/pool_1.v" "Mod0" { Text "C:/Users/minut/Desktop/projects/Clasificare-imagini-pe-FPGA--NIOS-II-/verilog/layers/pool_1.v" 188 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1689790794992 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "tops:nios_top\|lenet_top:lenet_top\|pool_1:u_pool_1\|Mod1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"tops:nios_top\|lenet_top:lenet_top\|pool_1:u_pool_1\|Mod1\"" {  } { { "../verilog/layers/pool_1.v" "Mod1" { Text "C:/Users/minut/Desktop/projects/Clasificare-imagini-pe-FPGA--NIOS-II-/verilog/layers/pool_1.v" 190 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1689790794992 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "tops:nios_top\|lenet_top:lenet_top\|conv_1:u_conv_1\|Mod1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"tops:nios_top\|lenet_top:lenet_top\|conv_1:u_conv_1\|Mod1\"" {  } { { "../verilog/layers/conv_1.v" "Mod1" { Text "C:/Users/minut/Desktop/projects/Clasificare-imagini-pe-FPGA--NIOS-II-/verilog/layers/conv_1.v" 266 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1689790794992 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "tops:nios_top\|lenet_top:lenet_top\|conv_1:u_conv_1\|Mod2 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"tops:nios_top\|lenet_top:lenet_top\|conv_1:u_conv_1\|Mod2\"" {  } { { "../verilog/layers/conv_1.v" "Mod2" { Text "C:/Users/minut/Desktop/projects/Clasificare-imagini-pe-FPGA--NIOS-II-/verilog/layers/conv_1.v" 268 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1689790794992 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "tops:nios_top\|lenet_top:lenet_top\|fc_2:u_fc_2\|multi_add:fc_1_ma\|Mult18 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"tops:nios_top\|lenet_top:lenet_top\|fc_2:u_fc_2\|multi_add:fc_1_ma\|Mult18\"" {  } { { "../verilog/layers/multi_add.v" "Mult18" { Text "C:/Users/minut/Desktop/projects/Clasificare-imagini-pe-FPGA--NIOS-II-/verilog/layers/multi_add.v" 79 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1689790794992 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "tops:nios_top\|lenet_top:lenet_top\|fc_2:u_fc_2\|multi_add:fc_1_ma\|Mult19 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"tops:nios_top\|lenet_top:lenet_top\|fc_2:u_fc_2\|multi_add:fc_1_ma\|Mult19\"" {  } { { "../verilog/layers/multi_add.v" "Mult19" { Text "C:/Users/minut/Desktop/projects/Clasificare-imagini-pe-FPGA--NIOS-II-/verilog/layers/multi_add.v" 79 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1689790794992 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "tops:nios_top\|lenet_top:lenet_top\|conv_2:u_conv_2\|Mod2 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"tops:nios_top\|lenet_top:lenet_top\|conv_2:u_conv_2\|Mod2\"" {  } { { "../verilog/layers/conv_2.v" "Mod2" { Text "C:/Users/minut/Desktop/projects/Clasificare-imagini-pe-FPGA--NIOS-II-/verilog/layers/conv_2.v" 263 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1689790794992 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "tops:nios_top\|lenet_top:lenet_top\|conv_2:u_conv_2\|Mod3 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"tops:nios_top\|lenet_top:lenet_top\|conv_2:u_conv_2\|Mod3\"" {  } { { "../verilog/layers/conv_2.v" "Mod3" { Text "C:/Users/minut/Desktop/projects/Clasificare-imagini-pe-FPGA--NIOS-II-/verilog/layers/conv_2.v" 265 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1689790794992 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "tops:nios_top\|lenet_top:lenet_top\|fc_2:u_fc_2\|multi_add:fc_1_ma\|Mult16 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"tops:nios_top\|lenet_top:lenet_top\|fc_2:u_fc_2\|multi_add:fc_1_ma\|Mult16\"" {  } { { "../verilog/layers/multi_add.v" "Mult16" { Text "C:/Users/minut/Desktop/projects/Clasificare-imagini-pe-FPGA--NIOS-II-/verilog/layers/multi_add.v" 79 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1689790794992 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "tops:nios_top\|lenet_top:lenet_top\|fc_2:u_fc_2\|multi_add:fc_1_ma\|Mult17 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"tops:nios_top\|lenet_top:lenet_top\|fc_2:u_fc_2\|multi_add:fc_1_ma\|Mult17\"" {  } { { "../verilog/layers/multi_add.v" "Mult17" { Text "C:/Users/minut/Desktop/projects/Clasificare-imagini-pe-FPGA--NIOS-II-/verilog/layers/multi_add.v" 79 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1689790794992 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "tops:nios_top\|lenet_top:lenet_top\|fc_2:u_fc_2\|multi_add:fc_1_ma\|Mult14 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"tops:nios_top\|lenet_top:lenet_top\|fc_2:u_fc_2\|multi_add:fc_1_ma\|Mult14\"" {  } { { "../verilog/layers/multi_add.v" "Mult14" { Text "C:/Users/minut/Desktop/projects/Clasificare-imagini-pe-FPGA--NIOS-II-/verilog/layers/multi_add.v" 79 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1689790794992 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "tops:nios_top\|lenet_top:lenet_top\|fc_2:u_fc_2\|multi_add:fc_1_ma\|Mult15 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"tops:nios_top\|lenet_top:lenet_top\|fc_2:u_fc_2\|multi_add:fc_1_ma\|Mult15\"" {  } { { "../verilog/layers/multi_add.v" "Mult15" { Text "C:/Users/minut/Desktop/projects/Clasificare-imagini-pe-FPGA--NIOS-II-/verilog/layers/multi_add.v" 79 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1689790794992 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "tops:nios_top\|lenet_top:lenet_top\|fc_2:u_fc_2\|multi_add:fc_1_ma\|Mult12 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"tops:nios_top\|lenet_top:lenet_top\|fc_2:u_fc_2\|multi_add:fc_1_ma\|Mult12\"" {  } { { "../verilog/layers/multi_add.v" "Mult12" { Text "C:/Users/minut/Desktop/projects/Clasificare-imagini-pe-FPGA--NIOS-II-/verilog/layers/multi_add.v" 79 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1689790794992 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "tops:nios_top\|lenet_top:lenet_top\|fc_2:u_fc_2\|multi_add:fc_1_ma\|Mult13 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"tops:nios_top\|lenet_top:lenet_top\|fc_2:u_fc_2\|multi_add:fc_1_ma\|Mult13\"" {  } { { "../verilog/layers/multi_add.v" "Mult13" { Text "C:/Users/minut/Desktop/projects/Clasificare-imagini-pe-FPGA--NIOS-II-/verilog/layers/multi_add.v" 79 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1689790794992 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "tops:nios_top\|lenet_top:lenet_top\|conv_3:u_conv_3\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"tops:nios_top\|lenet_top:lenet_top\|conv_3:u_conv_3\|Mod0\"" {  } { { "../verilog/layers/conv_3.v" "Mod0" { Text "C:/Users/minut/Desktop/projects/Clasificare-imagini-pe-FPGA--NIOS-II-/verilog/layers/conv_3.v" 204 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1689790794992 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "tops:nios_top\|lenet_top:lenet_top\|conv_2:u_conv_2\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"tops:nios_top\|lenet_top:lenet_top\|conv_2:u_conv_2\|Mod0\"" {  } { { "../verilog/layers/conv_2.v" "Mod0" { Text "C:/Users/minut/Desktop/projects/Clasificare-imagini-pe-FPGA--NIOS-II-/verilog/layers/conv_2.v" 203 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1689790794992 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "tops:nios_top\|lenet_top:lenet_top\|fc_1:u_fc_1\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"tops:nios_top\|lenet_top:lenet_top\|fc_1:u_fc_1\|Mult0\"" {  } { { "../verilog/layers/fc_1.v" "Mult0" { Text "C:/Users/minut/Desktop/projects/Clasificare-imagini-pe-FPGA--NIOS-II-/verilog/layers/fc_1.v" 138 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1689790794992 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "tops:nios_top\|lenet_top:lenet_top\|fc_2:u_fc_2\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"tops:nios_top\|lenet_top:lenet_top\|fc_2:u_fc_2\|Mult0\"" {  } { { "../verilog/layers/fc_2.v" "Mult0" { Text "C:/Users/minut/Desktop/projects/Clasificare-imagini-pe-FPGA--NIOS-II-/verilog/layers/fc_2.v" 133 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1689790794992 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "tops:nios_top\|lenet_top:lenet_top\|fc_2:u_fc_2\|multi_add:fc_1_ma\|Mult10 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"tops:nios_top\|lenet_top:lenet_top\|fc_2:u_fc_2\|multi_add:fc_1_ma\|Mult10\"" {  } { { "../verilog/layers/multi_add.v" "Mult10" { Text "C:/Users/minut/Desktop/projects/Clasificare-imagini-pe-FPGA--NIOS-II-/verilog/layers/multi_add.v" 79 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1689790794992 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "tops:nios_top\|lenet_top:lenet_top\|fc_2:u_fc_2\|multi_add:fc_1_ma\|Mult11 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"tops:nios_top\|lenet_top:lenet_top\|fc_2:u_fc_2\|multi_add:fc_1_ma\|Mult11\"" {  } { { "../verilog/layers/multi_add.v" "Mult11" { Text "C:/Users/minut/Desktop/projects/Clasificare-imagini-pe-FPGA--NIOS-II-/verilog/layers/multi_add.v" 79 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1689790794992 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "tops:nios_top\|lenet_top:lenet_top\|conv_3:u_conv_3\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"tops:nios_top\|lenet_top:lenet_top\|conv_3:u_conv_3\|Div0\"" {  } { { "../verilog/layers/conv_3.v" "Div0" { Text "C:/Users/minut/Desktop/projects/Clasificare-imagini-pe-FPGA--NIOS-II-/verilog/layers/conv_3.v" 204 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1689790794992 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "tops:nios_top\|lenet_top:lenet_top\|fc_2:u_fc_2\|multi_add:fc_1_ma\|Mult9 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"tops:nios_top\|lenet_top:lenet_top\|fc_2:u_fc_2\|multi_add:fc_1_ma\|Mult9\"" {  } { { "../verilog/layers/multi_add.v" "Mult9" { Text "C:/Users/minut/Desktop/projects/Clasificare-imagini-pe-FPGA--NIOS-II-/verilog/layers/multi_add.v" 79 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1689790794992 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "tops:nios_top\|lenet_top:lenet_top\|fc_2:u_fc_2\|multi_add:fc_1_ma\|Mult8 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"tops:nios_top\|lenet_top:lenet_top\|fc_2:u_fc_2\|multi_add:fc_1_ma\|Mult8\"" {  } { { "../verilog/layers/multi_add.v" "Mult8" { Text "C:/Users/minut/Desktop/projects/Clasificare-imagini-pe-FPGA--NIOS-II-/verilog/layers/multi_add.v" 79 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1689790794992 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "tops:nios_top\|lenet_top:lenet_top\|conv_2:u_conv_2\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"tops:nios_top\|lenet_top:lenet_top\|conv_2:u_conv_2\|Div0\"" {  } { { "../verilog/layers/conv_2.v" "Div0" { Text "C:/Users/minut/Desktop/projects/Clasificare-imagini-pe-FPGA--NIOS-II-/verilog/layers/conv_2.v" 203 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1689790794992 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "tops:nios_top\|lenet_top:lenet_top\|fc_2:u_fc_2\|multi_add:fc_1_ma\|Mult7 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"tops:nios_top\|lenet_top:lenet_top\|fc_2:u_fc_2\|multi_add:fc_1_ma\|Mult7\"" {  } { { "../verilog/layers/multi_add.v" "Mult7" { Text "C:/Users/minut/Desktop/projects/Clasificare-imagini-pe-FPGA--NIOS-II-/verilog/layers/multi_add.v" 79 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1689790794992 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "tops:nios_top\|lenet_top:lenet_top\|fc_2:u_fc_2\|multi_add:fc_1_ma\|Mult4 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"tops:nios_top\|lenet_top:lenet_top\|fc_2:u_fc_2\|multi_add:fc_1_ma\|Mult4\"" {  } { { "../verilog/layers/multi_add.v" "Mult4" { Text "C:/Users/minut/Desktop/projects/Clasificare-imagini-pe-FPGA--NIOS-II-/verilog/layers/multi_add.v" 79 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1689790794992 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "tops:nios_top\|lenet_top:lenet_top\|fc_1:u_fc_1\|multi_add:fc_1_ma\|Mult23 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"tops:nios_top\|lenet_top:lenet_top\|fc_1:u_fc_1\|multi_add:fc_1_ma\|Mult23\"" {  } { { "../verilog/layers/multi_add.v" "Mult23" { Text "C:/Users/minut/Desktop/projects/Clasificare-imagini-pe-FPGA--NIOS-II-/verilog/layers/multi_add.v" 79 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1689790794992 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "tops:nios_top\|lenet_top:lenet_top\|fc_1:u_fc_1\|multi_add:fc_1_ma\|Mult24 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"tops:nios_top\|lenet_top:lenet_top\|fc_1:u_fc_1\|multi_add:fc_1_ma\|Mult24\"" {  } { { "../verilog/layers/multi_add.v" "Mult24" { Text "C:/Users/minut/Desktop/projects/Clasificare-imagini-pe-FPGA--NIOS-II-/verilog/layers/multi_add.v" 79 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1689790794992 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "tops:nios_top\|lenet_top:lenet_top\|conv_3:u_conv_3\|multi_add:conv_2_ma\|Mult23 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"tops:nios_top\|lenet_top:lenet_top\|conv_3:u_conv_3\|multi_add:conv_2_ma\|Mult23\"" {  } { { "../verilog/layers/multi_add.v" "Mult23" { Text "C:/Users/minut/Desktop/projects/Clasificare-imagini-pe-FPGA--NIOS-II-/verilog/layers/multi_add.v" 79 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1689790794992 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "tops:nios_top\|lenet_top:lenet_top\|conv_3:u_conv_3\|multi_add:conv_2_ma\|Mult24 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"tops:nios_top\|lenet_top:lenet_top\|conv_3:u_conv_3\|multi_add:conv_2_ma\|Mult24\"" {  } { { "../verilog/layers/multi_add.v" "Mult24" { Text "C:/Users/minut/Desktop/projects/Clasificare-imagini-pe-FPGA--NIOS-II-/verilog/layers/multi_add.v" 79 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1689790794992 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "tops:nios_top\|lenet_top:lenet_top\|conv_2:u_conv_2\|multi_add:conv_2_ma\|Mult23 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"tops:nios_top\|lenet_top:lenet_top\|conv_2:u_conv_2\|multi_add:conv_2_ma\|Mult23\"" {  } { { "../verilog/layers/multi_add.v" "Mult23" { Text "C:/Users/minut/Desktop/projects/Clasificare-imagini-pe-FPGA--NIOS-II-/verilog/layers/multi_add.v" 79 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1689790794992 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "tops:nios_top\|lenet_top:lenet_top\|conv_2:u_conv_2\|multi_add:conv_2_ma\|Mult24 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"tops:nios_top\|lenet_top:lenet_top\|conv_2:u_conv_2\|multi_add:conv_2_ma\|Mult24\"" {  } { { "../verilog/layers/multi_add.v" "Mult24" { Text "C:/Users/minut/Desktop/projects/Clasificare-imagini-pe-FPGA--NIOS-II-/verilog/layers/multi_add.v" 79 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1689790794992 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "tops:nios_top\|lenet_top:lenet_top\|conv_1:u_conv_1\|multi_add:conv_1_ma\|Mult23 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"tops:nios_top\|lenet_top:lenet_top\|conv_1:u_conv_1\|multi_add:conv_1_ma\|Mult23\"" {  } { { "../verilog/layers/multi_add.v" "Mult23" { Text "C:/Users/minut/Desktop/projects/Clasificare-imagini-pe-FPGA--NIOS-II-/verilog/layers/multi_add.v" 79 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1689790794992 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "tops:nios_top\|lenet_top:lenet_top\|conv_1:u_conv_1\|multi_add:conv_1_ma\|Mult24 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"tops:nios_top\|lenet_top:lenet_top\|conv_1:u_conv_1\|multi_add:conv_1_ma\|Mult24\"" {  } { { "../verilog/layers/multi_add.v" "Mult24" { Text "C:/Users/minut/Desktop/projects/Clasificare-imagini-pe-FPGA--NIOS-II-/verilog/layers/multi_add.v" 79 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1689790794992 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "tops:nios_top\|lenet_top:lenet_top\|fc_2:u_fc_2\|multi_add:fc_1_ma\|Mult5 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"tops:nios_top\|lenet_top:lenet_top\|fc_2:u_fc_2\|multi_add:fc_1_ma\|Mult5\"" {  } { { "../verilog/layers/multi_add.v" "Mult5" { Text "C:/Users/minut/Desktop/projects/Clasificare-imagini-pe-FPGA--NIOS-II-/verilog/layers/multi_add.v" 79 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1689790794992 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "tops:nios_top\|lenet_top:lenet_top\|fc_2:u_fc_2\|multi_add:fc_1_ma\|Mult6 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"tops:nios_top\|lenet_top:lenet_top\|fc_2:u_fc_2\|multi_add:fc_1_ma\|Mult6\"" {  } { { "../verilog/layers/multi_add.v" "Mult6" { Text "C:/Users/minut/Desktop/projects/Clasificare-imagini-pe-FPGA--NIOS-II-/verilog/layers/multi_add.v" 79 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1689790794992 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "tops:nios_top\|lenet_top:lenet_top\|fc_1:u_fc_1\|multi_add:fc_1_ma\|Mult20 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"tops:nios_top\|lenet_top:lenet_top\|fc_1:u_fc_1\|multi_add:fc_1_ma\|Mult20\"" {  } { { "../verilog/layers/multi_add.v" "Mult20" { Text "C:/Users/minut/Desktop/projects/Clasificare-imagini-pe-FPGA--NIOS-II-/verilog/layers/multi_add.v" 79 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1689790794992 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "tops:nios_top\|lenet_top:lenet_top\|fc_1:u_fc_1\|multi_add:fc_1_ma\|Mult21 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"tops:nios_top\|lenet_top:lenet_top\|fc_1:u_fc_1\|multi_add:fc_1_ma\|Mult21\"" {  } { { "../verilog/layers/multi_add.v" "Mult21" { Text "C:/Users/minut/Desktop/projects/Clasificare-imagini-pe-FPGA--NIOS-II-/verilog/layers/multi_add.v" 79 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1689790794992 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "tops:nios_top\|lenet_top:lenet_top\|fc_1:u_fc_1\|multi_add:fc_1_ma\|Mult22 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"tops:nios_top\|lenet_top:lenet_top\|fc_1:u_fc_1\|multi_add:fc_1_ma\|Mult22\"" {  } { { "../verilog/layers/multi_add.v" "Mult22" { Text "C:/Users/minut/Desktop/projects/Clasificare-imagini-pe-FPGA--NIOS-II-/verilog/layers/multi_add.v" 79 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1689790794992 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "tops:nios_top\|lenet_top:lenet_top\|conv_3:u_conv_3\|multi_add:conv_2_ma\|Mult20 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"tops:nios_top\|lenet_top:lenet_top\|conv_3:u_conv_3\|multi_add:conv_2_ma\|Mult20\"" {  } { { "../verilog/layers/multi_add.v" "Mult20" { Text "C:/Users/minut/Desktop/projects/Clasificare-imagini-pe-FPGA--NIOS-II-/verilog/layers/multi_add.v" 79 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1689790794992 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "tops:nios_top\|lenet_top:lenet_top\|conv_3:u_conv_3\|multi_add:conv_2_ma\|Mult21 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"tops:nios_top\|lenet_top:lenet_top\|conv_3:u_conv_3\|multi_add:conv_2_ma\|Mult21\"" {  } { { "../verilog/layers/multi_add.v" "Mult21" { Text "C:/Users/minut/Desktop/projects/Clasificare-imagini-pe-FPGA--NIOS-II-/verilog/layers/multi_add.v" 79 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1689790794992 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "tops:nios_top\|lenet_top:lenet_top\|conv_3:u_conv_3\|multi_add:conv_2_ma\|Mult22 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"tops:nios_top\|lenet_top:lenet_top\|conv_3:u_conv_3\|multi_add:conv_2_ma\|Mult22\"" {  } { { "../verilog/layers/multi_add.v" "Mult22" { Text "C:/Users/minut/Desktop/projects/Clasificare-imagini-pe-FPGA--NIOS-II-/verilog/layers/multi_add.v" 79 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1689790794992 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "tops:nios_top\|lenet_top:lenet_top\|conv_2:u_conv_2\|multi_add:conv_2_ma\|Mult20 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"tops:nios_top\|lenet_top:lenet_top\|conv_2:u_conv_2\|multi_add:conv_2_ma\|Mult20\"" {  } { { "../verilog/layers/multi_add.v" "Mult20" { Text "C:/Users/minut/Desktop/projects/Clasificare-imagini-pe-FPGA--NIOS-II-/verilog/layers/multi_add.v" 79 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1689790794992 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "tops:nios_top\|lenet_top:lenet_top\|conv_2:u_conv_2\|multi_add:conv_2_ma\|Mult21 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"tops:nios_top\|lenet_top:lenet_top\|conv_2:u_conv_2\|multi_add:conv_2_ma\|Mult21\"" {  } { { "../verilog/layers/multi_add.v" "Mult21" { Text "C:/Users/minut/Desktop/projects/Clasificare-imagini-pe-FPGA--NIOS-II-/verilog/layers/multi_add.v" 79 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1689790794992 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "tops:nios_top\|lenet_top:lenet_top\|conv_2:u_conv_2\|multi_add:conv_2_ma\|Mult22 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"tops:nios_top\|lenet_top:lenet_top\|conv_2:u_conv_2\|multi_add:conv_2_ma\|Mult22\"" {  } { { "../verilog/layers/multi_add.v" "Mult22" { Text "C:/Users/minut/Desktop/projects/Clasificare-imagini-pe-FPGA--NIOS-II-/verilog/layers/multi_add.v" 79 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1689790794992 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "tops:nios_top\|lenet_top:lenet_top\|conv_1:u_conv_1\|multi_add:conv_1_ma\|Mult20 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"tops:nios_top\|lenet_top:lenet_top\|conv_1:u_conv_1\|multi_add:conv_1_ma\|Mult20\"" {  } { { "../verilog/layers/multi_add.v" "Mult20" { Text "C:/Users/minut/Desktop/projects/Clasificare-imagini-pe-FPGA--NIOS-II-/verilog/layers/multi_add.v" 79 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1689790794992 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "tops:nios_top\|lenet_top:lenet_top\|conv_1:u_conv_1\|multi_add:conv_1_ma\|Mult21 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"tops:nios_top\|lenet_top:lenet_top\|conv_1:u_conv_1\|multi_add:conv_1_ma\|Mult21\"" {  } { { "../verilog/layers/multi_add.v" "Mult21" { Text "C:/Users/minut/Desktop/projects/Clasificare-imagini-pe-FPGA--NIOS-II-/verilog/layers/multi_add.v" 79 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1689790794992 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "tops:nios_top\|lenet_top:lenet_top\|conv_1:u_conv_1\|multi_add:conv_1_ma\|Mult22 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"tops:nios_top\|lenet_top:lenet_top\|conv_1:u_conv_1\|multi_add:conv_1_ma\|Mult22\"" {  } { { "../verilog/layers/multi_add.v" "Mult22" { Text "C:/Users/minut/Desktop/projects/Clasificare-imagini-pe-FPGA--NIOS-II-/verilog/layers/multi_add.v" 79 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1689790794992 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "tops:nios_top\|lenet_top:lenet_top\|fc_2:u_fc_2\|multi_add:fc_1_ma\|Mult2 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"tops:nios_top\|lenet_top:lenet_top\|fc_2:u_fc_2\|multi_add:fc_1_ma\|Mult2\"" {  } { { "../verilog/layers/multi_add.v" "Mult2" { Text "C:/Users/minut/Desktop/projects/Clasificare-imagini-pe-FPGA--NIOS-II-/verilog/layers/multi_add.v" 79 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1689790794992 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "tops:nios_top\|lenet_top:lenet_top\|fc_2:u_fc_2\|multi_add:fc_1_ma\|Mult3 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"tops:nios_top\|lenet_top:lenet_top\|fc_2:u_fc_2\|multi_add:fc_1_ma\|Mult3\"" {  } { { "../verilog/layers/multi_add.v" "Mult3" { Text "C:/Users/minut/Desktop/projects/Clasificare-imagini-pe-FPGA--NIOS-II-/verilog/layers/multi_add.v" 79 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1689790794992 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "tops:nios_top\|lenet_top:lenet_top\|fc_2:u_fc_2\|multi_add:fc_1_ma\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"tops:nios_top\|lenet_top:lenet_top\|fc_2:u_fc_2\|multi_add:fc_1_ma\|Mult0\"" {  } { { "../verilog/layers/multi_add.v" "Mult0" { Text "C:/Users/minut/Desktop/projects/Clasificare-imagini-pe-FPGA--NIOS-II-/verilog/layers/multi_add.v" 79 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1689790794992 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "tops:nios_top\|lenet_top:lenet_top\|fc_2:u_fc_2\|multi_add:fc_1_ma\|Mult1 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"tops:nios_top\|lenet_top:lenet_top\|fc_2:u_fc_2\|multi_add:fc_1_ma\|Mult1\"" {  } { { "../verilog/layers/multi_add.v" "Mult1" { Text "C:/Users/minut/Desktop/projects/Clasificare-imagini-pe-FPGA--NIOS-II-/verilog/layers/multi_add.v" 79 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1689790794992 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "tops:nios_top\|lenet_top:lenet_top\|fc_1:u_fc_1\|multi_add:fc_1_ma\|Mult18 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"tops:nios_top\|lenet_top:lenet_top\|fc_1:u_fc_1\|multi_add:fc_1_ma\|Mult18\"" {  } { { "../verilog/layers/multi_add.v" "Mult18" { Text "C:/Users/minut/Desktop/projects/Clasificare-imagini-pe-FPGA--NIOS-II-/verilog/layers/multi_add.v" 79 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1689790794992 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "tops:nios_top\|lenet_top:lenet_top\|fc_1:u_fc_1\|multi_add:fc_1_ma\|Mult19 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"tops:nios_top\|lenet_top:lenet_top\|fc_1:u_fc_1\|multi_add:fc_1_ma\|Mult19\"" {  } { { "../verilog/layers/multi_add.v" "Mult19" { Text "C:/Users/minut/Desktop/projects/Clasificare-imagini-pe-FPGA--NIOS-II-/verilog/layers/multi_add.v" 79 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1689790794992 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "tops:nios_top\|lenet_top:lenet_top\|conv_3:u_conv_3\|multi_add:conv_2_ma\|Mult18 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"tops:nios_top\|lenet_top:lenet_top\|conv_3:u_conv_3\|multi_add:conv_2_ma\|Mult18\"" {  } { { "../verilog/layers/multi_add.v" "Mult18" { Text "C:/Users/minut/Desktop/projects/Clasificare-imagini-pe-FPGA--NIOS-II-/verilog/layers/multi_add.v" 79 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1689790794992 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "tops:nios_top\|lenet_top:lenet_top\|conv_3:u_conv_3\|multi_add:conv_2_ma\|Mult19 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"tops:nios_top\|lenet_top:lenet_top\|conv_3:u_conv_3\|multi_add:conv_2_ma\|Mult19\"" {  } { { "../verilog/layers/multi_add.v" "Mult19" { Text "C:/Users/minut/Desktop/projects/Clasificare-imagini-pe-FPGA--NIOS-II-/verilog/layers/multi_add.v" 79 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1689790794992 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "tops:nios_top\|lenet_top:lenet_top\|conv_2:u_conv_2\|multi_add:conv_2_ma\|Mult18 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"tops:nios_top\|lenet_top:lenet_top\|conv_2:u_conv_2\|multi_add:conv_2_ma\|Mult18\"" {  } { { "../verilog/layers/multi_add.v" "Mult18" { Text "C:/Users/minut/Desktop/projects/Clasificare-imagini-pe-FPGA--NIOS-II-/verilog/layers/multi_add.v" 79 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1689790794992 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "tops:nios_top\|lenet_top:lenet_top\|conv_2:u_conv_2\|multi_add:conv_2_ma\|Mult19 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"tops:nios_top\|lenet_top:lenet_top\|conv_2:u_conv_2\|multi_add:conv_2_ma\|Mult19\"" {  } { { "../verilog/layers/multi_add.v" "Mult19" { Text "C:/Users/minut/Desktop/projects/Clasificare-imagini-pe-FPGA--NIOS-II-/verilog/layers/multi_add.v" 79 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1689790794992 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "tops:nios_top\|lenet_top:lenet_top\|conv_1:u_conv_1\|multi_add:conv_1_ma\|Mult18 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"tops:nios_top\|lenet_top:lenet_top\|conv_1:u_conv_1\|multi_add:conv_1_ma\|Mult18\"" {  } { { "../verilog/layers/multi_add.v" "Mult18" { Text "C:/Users/minut/Desktop/projects/Clasificare-imagini-pe-FPGA--NIOS-II-/verilog/layers/multi_add.v" 79 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1689790794992 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "tops:nios_top\|lenet_top:lenet_top\|conv_1:u_conv_1\|multi_add:conv_1_ma\|Mult19 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"tops:nios_top\|lenet_top:lenet_top\|conv_1:u_conv_1\|multi_add:conv_1_ma\|Mult19\"" {  } { { "../verilog/layers/multi_add.v" "Mult19" { Text "C:/Users/minut/Desktop/projects/Clasificare-imagini-pe-FPGA--NIOS-II-/verilog/layers/multi_add.v" 79 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1689790794992 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "tops:nios_top\|lenet_top:lenet_top\|fc_1:u_fc_1\|multi_add:fc_1_ma\|Mult16 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"tops:nios_top\|lenet_top:lenet_top\|fc_1:u_fc_1\|multi_add:fc_1_ma\|Mult16\"" {  } { { "../verilog/layers/multi_add.v" "Mult16" { Text "C:/Users/minut/Desktop/projects/Clasificare-imagini-pe-FPGA--NIOS-II-/verilog/layers/multi_add.v" 79 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1689790794992 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "tops:nios_top\|lenet_top:lenet_top\|fc_1:u_fc_1\|multi_add:fc_1_ma\|Mult17 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"tops:nios_top\|lenet_top:lenet_top\|fc_1:u_fc_1\|multi_add:fc_1_ma\|Mult17\"" {  } { { "../verilog/layers/multi_add.v" "Mult17" { Text "C:/Users/minut/Desktop/projects/Clasificare-imagini-pe-FPGA--NIOS-II-/verilog/layers/multi_add.v" 79 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1689790794992 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "tops:nios_top\|lenet_top:lenet_top\|conv_3:u_conv_3\|multi_add:conv_2_ma\|Mult16 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"tops:nios_top\|lenet_top:lenet_top\|conv_3:u_conv_3\|multi_add:conv_2_ma\|Mult16\"" {  } { { "../verilog/layers/multi_add.v" "Mult16" { Text "C:/Users/minut/Desktop/projects/Clasificare-imagini-pe-FPGA--NIOS-II-/verilog/layers/multi_add.v" 79 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1689790794992 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "tops:nios_top\|lenet_top:lenet_top\|conv_3:u_conv_3\|multi_add:conv_2_ma\|Mult17 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"tops:nios_top\|lenet_top:lenet_top\|conv_3:u_conv_3\|multi_add:conv_2_ma\|Mult17\"" {  } { { "../verilog/layers/multi_add.v" "Mult17" { Text "C:/Users/minut/Desktop/projects/Clasificare-imagini-pe-FPGA--NIOS-II-/verilog/layers/multi_add.v" 79 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1689790794992 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "tops:nios_top\|lenet_top:lenet_top\|conv_2:u_conv_2\|multi_add:conv_2_ma\|Mult16 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"tops:nios_top\|lenet_top:lenet_top\|conv_2:u_conv_2\|multi_add:conv_2_ma\|Mult16\"" {  } { { "../verilog/layers/multi_add.v" "Mult16" { Text "C:/Users/minut/Desktop/projects/Clasificare-imagini-pe-FPGA--NIOS-II-/verilog/layers/multi_add.v" 79 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1689790794992 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "tops:nios_top\|lenet_top:lenet_top\|conv_2:u_conv_2\|multi_add:conv_2_ma\|Mult17 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"tops:nios_top\|lenet_top:lenet_top\|conv_2:u_conv_2\|multi_add:conv_2_ma\|Mult17\"" {  } { { "../verilog/layers/multi_add.v" "Mult17" { Text "C:/Users/minut/Desktop/projects/Clasificare-imagini-pe-FPGA--NIOS-II-/verilog/layers/multi_add.v" 79 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1689790794992 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "tops:nios_top\|lenet_top:lenet_top\|conv_1:u_conv_1\|multi_add:conv_1_ma\|Mult16 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"tops:nios_top\|lenet_top:lenet_top\|conv_1:u_conv_1\|multi_add:conv_1_ma\|Mult16\"" {  } { { "../verilog/layers/multi_add.v" "Mult16" { Text "C:/Users/minut/Desktop/projects/Clasificare-imagini-pe-FPGA--NIOS-II-/verilog/layers/multi_add.v" 79 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1689790794992 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "tops:nios_top\|lenet_top:lenet_top\|conv_1:u_conv_1\|multi_add:conv_1_ma\|Mult17 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"tops:nios_top\|lenet_top:lenet_top\|conv_1:u_conv_1\|multi_add:conv_1_ma\|Mult17\"" {  } { { "../verilog/layers/multi_add.v" "Mult17" { Text "C:/Users/minut/Desktop/projects/Clasificare-imagini-pe-FPGA--NIOS-II-/verilog/layers/multi_add.v" 79 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1689790794992 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "tops:nios_top\|lenet_top:lenet_top\|fc_1:u_fc_1\|multi_add:fc_1_ma\|Mult14 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"tops:nios_top\|lenet_top:lenet_top\|fc_1:u_fc_1\|multi_add:fc_1_ma\|Mult14\"" {  } { { "../verilog/layers/multi_add.v" "Mult14" { Text "C:/Users/minut/Desktop/projects/Clasificare-imagini-pe-FPGA--NIOS-II-/verilog/layers/multi_add.v" 79 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1689790794992 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "tops:nios_top\|lenet_top:lenet_top\|fc_1:u_fc_1\|multi_add:fc_1_ma\|Mult15 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"tops:nios_top\|lenet_top:lenet_top\|fc_1:u_fc_1\|multi_add:fc_1_ma\|Mult15\"" {  } { { "../verilog/layers/multi_add.v" "Mult15" { Text "C:/Users/minut/Desktop/projects/Clasificare-imagini-pe-FPGA--NIOS-II-/verilog/layers/multi_add.v" 79 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1689790794992 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "tops:nios_top\|lenet_top:lenet_top\|conv_3:u_conv_3\|multi_add:conv_2_ma\|Mult14 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"tops:nios_top\|lenet_top:lenet_top\|conv_3:u_conv_3\|multi_add:conv_2_ma\|Mult14\"" {  } { { "../verilog/layers/multi_add.v" "Mult14" { Text "C:/Users/minut/Desktop/projects/Clasificare-imagini-pe-FPGA--NIOS-II-/verilog/layers/multi_add.v" 79 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1689790794992 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "tops:nios_top\|lenet_top:lenet_top\|conv_3:u_conv_3\|multi_add:conv_2_ma\|Mult15 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"tops:nios_top\|lenet_top:lenet_top\|conv_3:u_conv_3\|multi_add:conv_2_ma\|Mult15\"" {  } { { "../verilog/layers/multi_add.v" "Mult15" { Text "C:/Users/minut/Desktop/projects/Clasificare-imagini-pe-FPGA--NIOS-II-/verilog/layers/multi_add.v" 79 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1689790794992 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "tops:nios_top\|lenet_top:lenet_top\|conv_2:u_conv_2\|multi_add:conv_2_ma\|Mult14 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"tops:nios_top\|lenet_top:lenet_top\|conv_2:u_conv_2\|multi_add:conv_2_ma\|Mult14\"" {  } { { "../verilog/layers/multi_add.v" "Mult14" { Text "C:/Users/minut/Desktop/projects/Clasificare-imagini-pe-FPGA--NIOS-II-/verilog/layers/multi_add.v" 79 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1689790794992 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "tops:nios_top\|lenet_top:lenet_top\|conv_2:u_conv_2\|multi_add:conv_2_ma\|Mult15 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"tops:nios_top\|lenet_top:lenet_top\|conv_2:u_conv_2\|multi_add:conv_2_ma\|Mult15\"" {  } { { "../verilog/layers/multi_add.v" "Mult15" { Text "C:/Users/minut/Desktop/projects/Clasificare-imagini-pe-FPGA--NIOS-II-/verilog/layers/multi_add.v" 79 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1689790794992 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "tops:nios_top\|lenet_top:lenet_top\|conv_1:u_conv_1\|multi_add:conv_1_ma\|Mult14 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"tops:nios_top\|lenet_top:lenet_top\|conv_1:u_conv_1\|multi_add:conv_1_ma\|Mult14\"" {  } { { "../verilog/layers/multi_add.v" "Mult14" { Text "C:/Users/minut/Desktop/projects/Clasificare-imagini-pe-FPGA--NIOS-II-/verilog/layers/multi_add.v" 79 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1689790794992 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "tops:nios_top\|lenet_top:lenet_top\|conv_1:u_conv_1\|multi_add:conv_1_ma\|Mult15 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"tops:nios_top\|lenet_top:lenet_top\|conv_1:u_conv_1\|multi_add:conv_1_ma\|Mult15\"" {  } { { "../verilog/layers/multi_add.v" "Mult15" { Text "C:/Users/minut/Desktop/projects/Clasificare-imagini-pe-FPGA--NIOS-II-/verilog/layers/multi_add.v" 79 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1689790794992 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "tops:nios_top\|lenet_top:lenet_top\|conv_1:u_conv_1\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"tops:nios_top\|lenet_top:lenet_top\|conv_1:u_conv_1\|Mod0\"" {  } { { "../verilog/layers/conv_1.v" "Mod0" { Text "C:/Users/minut/Desktop/projects/Clasificare-imagini-pe-FPGA--NIOS-II-/verilog/layers/conv_1.v" 198 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1689790794992 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "tops:nios_top\|lenet_top:lenet_top\|fc_1:u_fc_1\|multi_add:fc_1_ma\|Mult12 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"tops:nios_top\|lenet_top:lenet_top\|fc_1:u_fc_1\|multi_add:fc_1_ma\|Mult12\"" {  } { { "../verilog/layers/multi_add.v" "Mult12" { Text "C:/Users/minut/Desktop/projects/Clasificare-imagini-pe-FPGA--NIOS-II-/verilog/layers/multi_add.v" 79 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1689790794992 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "tops:nios_top\|lenet_top:lenet_top\|fc_1:u_fc_1\|multi_add:fc_1_ma\|Mult13 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"tops:nios_top\|lenet_top:lenet_top\|fc_1:u_fc_1\|multi_add:fc_1_ma\|Mult13\"" {  } { { "../verilog/layers/multi_add.v" "Mult13" { Text "C:/Users/minut/Desktop/projects/Clasificare-imagini-pe-FPGA--NIOS-II-/verilog/layers/multi_add.v" 79 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1689790794992 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "tops:nios_top\|lenet_top:lenet_top\|conv_3:u_conv_3\|multi_add:conv_2_ma\|Mult12 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"tops:nios_top\|lenet_top:lenet_top\|conv_3:u_conv_3\|multi_add:conv_2_ma\|Mult12\"" {  } { { "../verilog/layers/multi_add.v" "Mult12" { Text "C:/Users/minut/Desktop/projects/Clasificare-imagini-pe-FPGA--NIOS-II-/verilog/layers/multi_add.v" 79 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1689790794992 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "tops:nios_top\|lenet_top:lenet_top\|conv_3:u_conv_3\|multi_add:conv_2_ma\|Mult13 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"tops:nios_top\|lenet_top:lenet_top\|conv_3:u_conv_3\|multi_add:conv_2_ma\|Mult13\"" {  } { { "../verilog/layers/multi_add.v" "Mult13" { Text "C:/Users/minut/Desktop/projects/Clasificare-imagini-pe-FPGA--NIOS-II-/verilog/layers/multi_add.v" 79 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1689790794992 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "tops:nios_top\|lenet_top:lenet_top\|conv_2:u_conv_2\|multi_add:conv_2_ma\|Mult12 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"tops:nios_top\|lenet_top:lenet_top\|conv_2:u_conv_2\|multi_add:conv_2_ma\|Mult12\"" {  } { { "../verilog/layers/multi_add.v" "Mult12" { Text "C:/Users/minut/Desktop/projects/Clasificare-imagini-pe-FPGA--NIOS-II-/verilog/layers/multi_add.v" 79 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1689790794992 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "tops:nios_top\|lenet_top:lenet_top\|conv_2:u_conv_2\|multi_add:conv_2_ma\|Mult13 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"tops:nios_top\|lenet_top:lenet_top\|conv_2:u_conv_2\|multi_add:conv_2_ma\|Mult13\"" {  } { { "../verilog/layers/multi_add.v" "Mult13" { Text "C:/Users/minut/Desktop/projects/Clasificare-imagini-pe-FPGA--NIOS-II-/verilog/layers/multi_add.v" 79 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1689790794992 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "tops:nios_top\|lenet_top:lenet_top\|conv_1:u_conv_1\|multi_add:conv_1_ma\|Mult12 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"tops:nios_top\|lenet_top:lenet_top\|conv_1:u_conv_1\|multi_add:conv_1_ma\|Mult12\"" {  } { { "../verilog/layers/multi_add.v" "Mult12" { Text "C:/Users/minut/Desktop/projects/Clasificare-imagini-pe-FPGA--NIOS-II-/verilog/layers/multi_add.v" 79 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1689790794992 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "tops:nios_top\|lenet_top:lenet_top\|conv_1:u_conv_1\|multi_add:conv_1_ma\|Mult13 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"tops:nios_top\|lenet_top:lenet_top\|conv_1:u_conv_1\|multi_add:conv_1_ma\|Mult13\"" {  } { { "../verilog/layers/multi_add.v" "Mult13" { Text "C:/Users/minut/Desktop/projects/Clasificare-imagini-pe-FPGA--NIOS-II-/verilog/layers/multi_add.v" 79 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1689790794992 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "tops:nios_top\|lenet_top:lenet_top\|fc_1:u_fc_1\|multi_add:fc_1_ma\|Mult10 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"tops:nios_top\|lenet_top:lenet_top\|fc_1:u_fc_1\|multi_add:fc_1_ma\|Mult10\"" {  } { { "../verilog/layers/multi_add.v" "Mult10" { Text "C:/Users/minut/Desktop/projects/Clasificare-imagini-pe-FPGA--NIOS-II-/verilog/layers/multi_add.v" 79 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1689790794992 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "tops:nios_top\|lenet_top:lenet_top\|fc_1:u_fc_1\|multi_add:fc_1_ma\|Mult11 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"tops:nios_top\|lenet_top:lenet_top\|fc_1:u_fc_1\|multi_add:fc_1_ma\|Mult11\"" {  } { { "../verilog/layers/multi_add.v" "Mult11" { Text "C:/Users/minut/Desktop/projects/Clasificare-imagini-pe-FPGA--NIOS-II-/verilog/layers/multi_add.v" 79 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1689790794992 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "tops:nios_top\|lenet_top:lenet_top\|conv_3:u_conv_3\|multi_add:conv_2_ma\|Mult10 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"tops:nios_top\|lenet_top:lenet_top\|conv_3:u_conv_3\|multi_add:conv_2_ma\|Mult10\"" {  } { { "../verilog/layers/multi_add.v" "Mult10" { Text "C:/Users/minut/Desktop/projects/Clasificare-imagini-pe-FPGA--NIOS-II-/verilog/layers/multi_add.v" 79 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1689790794992 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "tops:nios_top\|lenet_top:lenet_top\|conv_3:u_conv_3\|multi_add:conv_2_ma\|Mult11 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"tops:nios_top\|lenet_top:lenet_top\|conv_3:u_conv_3\|multi_add:conv_2_ma\|Mult11\"" {  } { { "../verilog/layers/multi_add.v" "Mult11" { Text "C:/Users/minut/Desktop/projects/Clasificare-imagini-pe-FPGA--NIOS-II-/verilog/layers/multi_add.v" 79 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1689790794992 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "tops:nios_top\|lenet_top:lenet_top\|conv_2:u_conv_2\|multi_add:conv_2_ma\|Mult10 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"tops:nios_top\|lenet_top:lenet_top\|conv_2:u_conv_2\|multi_add:conv_2_ma\|Mult10\"" {  } { { "../verilog/layers/multi_add.v" "Mult10" { Text "C:/Users/minut/Desktop/projects/Clasificare-imagini-pe-FPGA--NIOS-II-/verilog/layers/multi_add.v" 79 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1689790794992 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "tops:nios_top\|lenet_top:lenet_top\|conv_2:u_conv_2\|multi_add:conv_2_ma\|Mult11 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"tops:nios_top\|lenet_top:lenet_top\|conv_2:u_conv_2\|multi_add:conv_2_ma\|Mult11\"" {  } { { "../verilog/layers/multi_add.v" "Mult11" { Text "C:/Users/minut/Desktop/projects/Clasificare-imagini-pe-FPGA--NIOS-II-/verilog/layers/multi_add.v" 79 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1689790794992 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "tops:nios_top\|lenet_top:lenet_top\|conv_1:u_conv_1\|multi_add:conv_1_ma\|Mult10 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"tops:nios_top\|lenet_top:lenet_top\|conv_1:u_conv_1\|multi_add:conv_1_ma\|Mult10\"" {  } { { "../verilog/layers/multi_add.v" "Mult10" { Text "C:/Users/minut/Desktop/projects/Clasificare-imagini-pe-FPGA--NIOS-II-/verilog/layers/multi_add.v" 79 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1689790794992 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "tops:nios_top\|lenet_top:lenet_top\|conv_1:u_conv_1\|multi_add:conv_1_ma\|Mult11 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"tops:nios_top\|lenet_top:lenet_top\|conv_1:u_conv_1\|multi_add:conv_1_ma\|Mult11\"" {  } { { "../verilog/layers/multi_add.v" "Mult11" { Text "C:/Users/minut/Desktop/projects/Clasificare-imagini-pe-FPGA--NIOS-II-/verilog/layers/multi_add.v" 79 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1689790794992 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "tops:nios_top\|lenet_top:lenet_top\|conv_1:u_conv_1\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"tops:nios_top\|lenet_top:lenet_top\|conv_1:u_conv_1\|Div0\"" {  } { { "../verilog/layers/conv_1.v" "Div0" { Text "C:/Users/minut/Desktop/projects/Clasificare-imagini-pe-FPGA--NIOS-II-/verilog/layers/conv_1.v" 198 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1689790794992 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "tops:nios_top\|lenet_top:lenet_top\|fc_1:u_fc_1\|multi_add:fc_1_ma\|Mult9 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"tops:nios_top\|lenet_top:lenet_top\|fc_1:u_fc_1\|multi_add:fc_1_ma\|Mult9\"" {  } { { "../verilog/layers/multi_add.v" "Mult9" { Text "C:/Users/minut/Desktop/projects/Clasificare-imagini-pe-FPGA--NIOS-II-/verilog/layers/multi_add.v" 79 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1689790794992 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "tops:nios_top\|lenet_top:lenet_top\|fc_1:u_fc_1\|multi_add:fc_1_ma\|Mult8 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"tops:nios_top\|lenet_top:lenet_top\|fc_1:u_fc_1\|multi_add:fc_1_ma\|Mult8\"" {  } { { "../verilog/layers/multi_add.v" "Mult8" { Text "C:/Users/minut/Desktop/projects/Clasificare-imagini-pe-FPGA--NIOS-II-/verilog/layers/multi_add.v" 79 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1689790794992 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "tops:nios_top\|lenet_top:lenet_top\|conv_3:u_conv_3\|multi_add:conv_2_ma\|Mult9 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"tops:nios_top\|lenet_top:lenet_top\|conv_3:u_conv_3\|multi_add:conv_2_ma\|Mult9\"" {  } { { "../verilog/layers/multi_add.v" "Mult9" { Text "C:/Users/minut/Desktop/projects/Clasificare-imagini-pe-FPGA--NIOS-II-/verilog/layers/multi_add.v" 79 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1689790794992 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "tops:nios_top\|lenet_top:lenet_top\|conv_3:u_conv_3\|multi_add:conv_2_ma\|Mult8 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"tops:nios_top\|lenet_top:lenet_top\|conv_3:u_conv_3\|multi_add:conv_2_ma\|Mult8\"" {  } { { "../verilog/layers/multi_add.v" "Mult8" { Text "C:/Users/minut/Desktop/projects/Clasificare-imagini-pe-FPGA--NIOS-II-/verilog/layers/multi_add.v" 79 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1689790794992 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "tops:nios_top\|lenet_top:lenet_top\|conv_2:u_conv_2\|multi_add:conv_2_ma\|Mult9 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"tops:nios_top\|lenet_top:lenet_top\|conv_2:u_conv_2\|multi_add:conv_2_ma\|Mult9\"" {  } { { "../verilog/layers/multi_add.v" "Mult9" { Text "C:/Users/minut/Desktop/projects/Clasificare-imagini-pe-FPGA--NIOS-II-/verilog/layers/multi_add.v" 79 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1689790794992 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "tops:nios_top\|lenet_top:lenet_top\|conv_2:u_conv_2\|multi_add:conv_2_ma\|Mult8 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"tops:nios_top\|lenet_top:lenet_top\|conv_2:u_conv_2\|multi_add:conv_2_ma\|Mult8\"" {  } { { "../verilog/layers/multi_add.v" "Mult8" { Text "C:/Users/minut/Desktop/projects/Clasificare-imagini-pe-FPGA--NIOS-II-/verilog/layers/multi_add.v" 79 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1689790794992 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "tops:nios_top\|lenet_top:lenet_top\|conv_1:u_conv_1\|multi_add:conv_1_ma\|Mult9 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"tops:nios_top\|lenet_top:lenet_top\|conv_1:u_conv_1\|multi_add:conv_1_ma\|Mult9\"" {  } { { "../verilog/layers/multi_add.v" "Mult9" { Text "C:/Users/minut/Desktop/projects/Clasificare-imagini-pe-FPGA--NIOS-II-/verilog/layers/multi_add.v" 79 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1689790794992 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "tops:nios_top\|lenet_top:lenet_top\|conv_1:u_conv_1\|multi_add:conv_1_ma\|Mult8 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"tops:nios_top\|lenet_top:lenet_top\|conv_1:u_conv_1\|multi_add:conv_1_ma\|Mult8\"" {  } { { "../verilog/layers/multi_add.v" "Mult8" { Text "C:/Users/minut/Desktop/projects/Clasificare-imagini-pe-FPGA--NIOS-II-/verilog/layers/multi_add.v" 79 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1689790794992 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "tops:nios_top\|lenet_top:lenet_top\|fc_1:u_fc_1\|multi_add:fc_1_ma\|Mult7 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"tops:nios_top\|lenet_top:lenet_top\|fc_1:u_fc_1\|multi_add:fc_1_ma\|Mult7\"" {  } { { "../verilog/layers/multi_add.v" "Mult7" { Text "C:/Users/minut/Desktop/projects/Clasificare-imagini-pe-FPGA--NIOS-II-/verilog/layers/multi_add.v" 79 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1689790794992 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "tops:nios_top\|lenet_top:lenet_top\|fc_1:u_fc_1\|multi_add:fc_1_ma\|Mult4 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"tops:nios_top\|lenet_top:lenet_top\|fc_1:u_fc_1\|multi_add:fc_1_ma\|Mult4\"" {  } { { "../verilog/layers/multi_add.v" "Mult4" { Text "C:/Users/minut/Desktop/projects/Clasificare-imagini-pe-FPGA--NIOS-II-/verilog/layers/multi_add.v" 79 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1689790794992 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "tops:nios_top\|lenet_top:lenet_top\|conv_3:u_conv_3\|multi_add:conv_2_ma\|Mult7 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"tops:nios_top\|lenet_top:lenet_top\|conv_3:u_conv_3\|multi_add:conv_2_ma\|Mult7\"" {  } { { "../verilog/layers/multi_add.v" "Mult7" { Text "C:/Users/minut/Desktop/projects/Clasificare-imagini-pe-FPGA--NIOS-II-/verilog/layers/multi_add.v" 79 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1689790794992 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "tops:nios_top\|lenet_top:lenet_top\|conv_3:u_conv_3\|multi_add:conv_2_ma\|Mult4 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"tops:nios_top\|lenet_top:lenet_top\|conv_3:u_conv_3\|multi_add:conv_2_ma\|Mult4\"" {  } { { "../verilog/layers/multi_add.v" "Mult4" { Text "C:/Users/minut/Desktop/projects/Clasificare-imagini-pe-FPGA--NIOS-II-/verilog/layers/multi_add.v" 79 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1689790794992 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "tops:nios_top\|lenet_top:lenet_top\|conv_2:u_conv_2\|multi_add:conv_2_ma\|Mult7 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"tops:nios_top\|lenet_top:lenet_top\|conv_2:u_conv_2\|multi_add:conv_2_ma\|Mult7\"" {  } { { "../verilog/layers/multi_add.v" "Mult7" { Text "C:/Users/minut/Desktop/projects/Clasificare-imagini-pe-FPGA--NIOS-II-/verilog/layers/multi_add.v" 79 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1689790794992 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "tops:nios_top\|lenet_top:lenet_top\|conv_2:u_conv_2\|multi_add:conv_2_ma\|Mult4 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"tops:nios_top\|lenet_top:lenet_top\|conv_2:u_conv_2\|multi_add:conv_2_ma\|Mult4\"" {  } { { "../verilog/layers/multi_add.v" "Mult4" { Text "C:/Users/minut/Desktop/projects/Clasificare-imagini-pe-FPGA--NIOS-II-/verilog/layers/multi_add.v" 79 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1689790794992 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "tops:nios_top\|lenet_top:lenet_top\|conv_1:u_conv_1\|multi_add:conv_1_ma\|Mult7 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"tops:nios_top\|lenet_top:lenet_top\|conv_1:u_conv_1\|multi_add:conv_1_ma\|Mult7\"" {  } { { "../verilog/layers/multi_add.v" "Mult7" { Text "C:/Users/minut/Desktop/projects/Clasificare-imagini-pe-FPGA--NIOS-II-/verilog/layers/multi_add.v" 79 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1689790794992 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "tops:nios_top\|lenet_top:lenet_top\|conv_1:u_conv_1\|multi_add:conv_1_ma\|Mult4 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"tops:nios_top\|lenet_top:lenet_top\|conv_1:u_conv_1\|multi_add:conv_1_ma\|Mult4\"" {  } { { "../verilog/layers/multi_add.v" "Mult4" { Text "C:/Users/minut/Desktop/projects/Clasificare-imagini-pe-FPGA--NIOS-II-/verilog/layers/multi_add.v" 79 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1689790794992 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "tops:nios_top\|lenet_top:lenet_top\|fc_1:u_fc_1\|multi_add:fc_1_ma\|Mult5 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"tops:nios_top\|lenet_top:lenet_top\|fc_1:u_fc_1\|multi_add:fc_1_ma\|Mult5\"" {  } { { "../verilog/layers/multi_add.v" "Mult5" { Text "C:/Users/minut/Desktop/projects/Clasificare-imagini-pe-FPGA--NIOS-II-/verilog/layers/multi_add.v" 79 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1689790794992 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "tops:nios_top\|lenet_top:lenet_top\|fc_1:u_fc_1\|multi_add:fc_1_ma\|Mult6 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"tops:nios_top\|lenet_top:lenet_top\|fc_1:u_fc_1\|multi_add:fc_1_ma\|Mult6\"" {  } { { "../verilog/layers/multi_add.v" "Mult6" { Text "C:/Users/minut/Desktop/projects/Clasificare-imagini-pe-FPGA--NIOS-II-/verilog/layers/multi_add.v" 79 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1689790794992 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "tops:nios_top\|lenet_top:lenet_top\|conv_3:u_conv_3\|multi_add:conv_2_ma\|Mult5 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"tops:nios_top\|lenet_top:lenet_top\|conv_3:u_conv_3\|multi_add:conv_2_ma\|Mult5\"" {  } { { "../verilog/layers/multi_add.v" "Mult5" { Text "C:/Users/minut/Desktop/projects/Clasificare-imagini-pe-FPGA--NIOS-II-/verilog/layers/multi_add.v" 79 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1689790794992 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "tops:nios_top\|lenet_top:lenet_top\|conv_3:u_conv_3\|multi_add:conv_2_ma\|Mult6 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"tops:nios_top\|lenet_top:lenet_top\|conv_3:u_conv_3\|multi_add:conv_2_ma\|Mult6\"" {  } { { "../verilog/layers/multi_add.v" "Mult6" { Text "C:/Users/minut/Desktop/projects/Clasificare-imagini-pe-FPGA--NIOS-II-/verilog/layers/multi_add.v" 79 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1689790794992 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "tops:nios_top\|lenet_top:lenet_top\|conv_2:u_conv_2\|multi_add:conv_2_ma\|Mult5 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"tops:nios_top\|lenet_top:lenet_top\|conv_2:u_conv_2\|multi_add:conv_2_ma\|Mult5\"" {  } { { "../verilog/layers/multi_add.v" "Mult5" { Text "C:/Users/minut/Desktop/projects/Clasificare-imagini-pe-FPGA--NIOS-II-/verilog/layers/multi_add.v" 79 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1689790794992 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "tops:nios_top\|lenet_top:lenet_top\|conv_2:u_conv_2\|multi_add:conv_2_ma\|Mult6 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"tops:nios_top\|lenet_top:lenet_top\|conv_2:u_conv_2\|multi_add:conv_2_ma\|Mult6\"" {  } { { "../verilog/layers/multi_add.v" "Mult6" { Text "C:/Users/minut/Desktop/projects/Clasificare-imagini-pe-FPGA--NIOS-II-/verilog/layers/multi_add.v" 79 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1689790794992 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "tops:nios_top\|lenet_top:lenet_top\|conv_1:u_conv_1\|multi_add:conv_1_ma\|Mult5 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"tops:nios_top\|lenet_top:lenet_top\|conv_1:u_conv_1\|multi_add:conv_1_ma\|Mult5\"" {  } { { "../verilog/layers/multi_add.v" "Mult5" { Text "C:/Users/minut/Desktop/projects/Clasificare-imagini-pe-FPGA--NIOS-II-/verilog/layers/multi_add.v" 79 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1689790794992 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "tops:nios_top\|lenet_top:lenet_top\|conv_1:u_conv_1\|multi_add:conv_1_ma\|Mult6 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"tops:nios_top\|lenet_top:lenet_top\|conv_1:u_conv_1\|multi_add:conv_1_ma\|Mult6\"" {  } { { "../verilog/layers/multi_add.v" "Mult6" { Text "C:/Users/minut/Desktop/projects/Clasificare-imagini-pe-FPGA--NIOS-II-/verilog/layers/multi_add.v" 79 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1689790794992 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "tops:nios_top\|lenet_top:lenet_top\|fc_1:u_fc_1\|multi_add:fc_1_ma\|Mult2 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"tops:nios_top\|lenet_top:lenet_top\|fc_1:u_fc_1\|multi_add:fc_1_ma\|Mult2\"" {  } { { "../verilog/layers/multi_add.v" "Mult2" { Text "C:/Users/minut/Desktop/projects/Clasificare-imagini-pe-FPGA--NIOS-II-/verilog/layers/multi_add.v" 79 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1689790794992 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "tops:nios_top\|lenet_top:lenet_top\|fc_1:u_fc_1\|multi_add:fc_1_ma\|Mult3 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"tops:nios_top\|lenet_top:lenet_top\|fc_1:u_fc_1\|multi_add:fc_1_ma\|Mult3\"" {  } { { "../verilog/layers/multi_add.v" "Mult3" { Text "C:/Users/minut/Desktop/projects/Clasificare-imagini-pe-FPGA--NIOS-II-/verilog/layers/multi_add.v" 79 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1689790794992 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "tops:nios_top\|lenet_top:lenet_top\|fc_1:u_fc_1\|multi_add:fc_1_ma\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"tops:nios_top\|lenet_top:lenet_top\|fc_1:u_fc_1\|multi_add:fc_1_ma\|Mult0\"" {  } { { "../verilog/layers/multi_add.v" "Mult0" { Text "C:/Users/minut/Desktop/projects/Clasificare-imagini-pe-FPGA--NIOS-II-/verilog/layers/multi_add.v" 79 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1689790794992 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "tops:nios_top\|lenet_top:lenet_top\|fc_1:u_fc_1\|multi_add:fc_1_ma\|Mult1 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"tops:nios_top\|lenet_top:lenet_top\|fc_1:u_fc_1\|multi_add:fc_1_ma\|Mult1\"" {  } { { "../verilog/layers/multi_add.v" "Mult1" { Text "C:/Users/minut/Desktop/projects/Clasificare-imagini-pe-FPGA--NIOS-II-/verilog/layers/multi_add.v" 79 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1689790794992 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "tops:nios_top\|lenet_top:lenet_top\|conv_3:u_conv_3\|multi_add:conv_2_ma\|Mult2 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"tops:nios_top\|lenet_top:lenet_top\|conv_3:u_conv_3\|multi_add:conv_2_ma\|Mult2\"" {  } { { "../verilog/layers/multi_add.v" "Mult2" { Text "C:/Users/minut/Desktop/projects/Clasificare-imagini-pe-FPGA--NIOS-II-/verilog/layers/multi_add.v" 79 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1689790794992 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "tops:nios_top\|lenet_top:lenet_top\|conv_3:u_conv_3\|multi_add:conv_2_ma\|Mult3 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"tops:nios_top\|lenet_top:lenet_top\|conv_3:u_conv_3\|multi_add:conv_2_ma\|Mult3\"" {  } { { "../verilog/layers/multi_add.v" "Mult3" { Text "C:/Users/minut/Desktop/projects/Clasificare-imagini-pe-FPGA--NIOS-II-/verilog/layers/multi_add.v" 79 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1689790794992 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "tops:nios_top\|lenet_top:lenet_top\|conv_3:u_conv_3\|multi_add:conv_2_ma\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"tops:nios_top\|lenet_top:lenet_top\|conv_3:u_conv_3\|multi_add:conv_2_ma\|Mult0\"" {  } { { "../verilog/layers/multi_add.v" "Mult0" { Text "C:/Users/minut/Desktop/projects/Clasificare-imagini-pe-FPGA--NIOS-II-/verilog/layers/multi_add.v" 79 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1689790794992 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "tops:nios_top\|lenet_top:lenet_top\|conv_3:u_conv_3\|multi_add:conv_2_ma\|Mult1 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"tops:nios_top\|lenet_top:lenet_top\|conv_3:u_conv_3\|multi_add:conv_2_ma\|Mult1\"" {  } { { "../verilog/layers/multi_add.v" "Mult1" { Text "C:/Users/minut/Desktop/projects/Clasificare-imagini-pe-FPGA--NIOS-II-/verilog/layers/multi_add.v" 79 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1689790794992 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "tops:nios_top\|lenet_top:lenet_top\|conv_2:u_conv_2\|multi_add:conv_2_ma\|Mult2 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"tops:nios_top\|lenet_top:lenet_top\|conv_2:u_conv_2\|multi_add:conv_2_ma\|Mult2\"" {  } { { "../verilog/layers/multi_add.v" "Mult2" { Text "C:/Users/minut/Desktop/projects/Clasificare-imagini-pe-FPGA--NIOS-II-/verilog/layers/multi_add.v" 79 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1689790794992 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "tops:nios_top\|lenet_top:lenet_top\|conv_2:u_conv_2\|multi_add:conv_2_ma\|Mult3 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"tops:nios_top\|lenet_top:lenet_top\|conv_2:u_conv_2\|multi_add:conv_2_ma\|Mult3\"" {  } { { "../verilog/layers/multi_add.v" "Mult3" { Text "C:/Users/minut/Desktop/projects/Clasificare-imagini-pe-FPGA--NIOS-II-/verilog/layers/multi_add.v" 79 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1689790794992 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "tops:nios_top\|lenet_top:lenet_top\|conv_2:u_conv_2\|multi_add:conv_2_ma\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"tops:nios_top\|lenet_top:lenet_top\|conv_2:u_conv_2\|multi_add:conv_2_ma\|Mult0\"" {  } { { "../verilog/layers/multi_add.v" "Mult0" { Text "C:/Users/minut/Desktop/projects/Clasificare-imagini-pe-FPGA--NIOS-II-/verilog/layers/multi_add.v" 79 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1689790794992 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "tops:nios_top\|lenet_top:lenet_top\|conv_2:u_conv_2\|multi_add:conv_2_ma\|Mult1 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"tops:nios_top\|lenet_top:lenet_top\|conv_2:u_conv_2\|multi_add:conv_2_ma\|Mult1\"" {  } { { "../verilog/layers/multi_add.v" "Mult1" { Text "C:/Users/minut/Desktop/projects/Clasificare-imagini-pe-FPGA--NIOS-II-/verilog/layers/multi_add.v" 79 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1689790794992 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "tops:nios_top\|lenet_top:lenet_top\|conv_1:u_conv_1\|multi_add:conv_1_ma\|Mult2 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"tops:nios_top\|lenet_top:lenet_top\|conv_1:u_conv_1\|multi_add:conv_1_ma\|Mult2\"" {  } { { "../verilog/layers/multi_add.v" "Mult2" { Text "C:/Users/minut/Desktop/projects/Clasificare-imagini-pe-FPGA--NIOS-II-/verilog/layers/multi_add.v" 79 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1689790794992 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "tops:nios_top\|lenet_top:lenet_top\|conv_1:u_conv_1\|multi_add:conv_1_ma\|Mult3 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"tops:nios_top\|lenet_top:lenet_top\|conv_1:u_conv_1\|multi_add:conv_1_ma\|Mult3\"" {  } { { "../verilog/layers/multi_add.v" "Mult3" { Text "C:/Users/minut/Desktop/projects/Clasificare-imagini-pe-FPGA--NIOS-II-/verilog/layers/multi_add.v" 79 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1689790794992 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "tops:nios_top\|lenet_top:lenet_top\|conv_1:u_conv_1\|multi_add:conv_1_ma\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"tops:nios_top\|lenet_top:lenet_top\|conv_1:u_conv_1\|multi_add:conv_1_ma\|Mult0\"" {  } { { "../verilog/layers/multi_add.v" "Mult0" { Text "C:/Users/minut/Desktop/projects/Clasificare-imagini-pe-FPGA--NIOS-II-/verilog/layers/multi_add.v" 79 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1689790794992 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "tops:nios_top\|lenet_top:lenet_top\|conv_1:u_conv_1\|multi_add:conv_1_ma\|Mult1 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"tops:nios_top\|lenet_top:lenet_top\|conv_1:u_conv_1\|multi_add:conv_1_ma\|Mult1\"" {  } { { "../verilog/layers/multi_add.v" "Mult1" { Text "C:/Users/minut/Desktop/projects/Clasificare-imagini-pe-FPGA--NIOS-II-/verilog/layers/multi_add.v" 79 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1689790794992 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1689790794992 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "tops:nios_top\|x7seg_scan:x7seg_scan\|lpm_divide:Mod0 " "Elaborated megafunction instantiation \"tops:nios_top\|x7seg_scan:x7seg_scan\|lpm_divide:Mod0\"" {  } { { "../verilog/x7seg/x7seg_scan.sv" "" { Text "C:/Users/minut/Desktop/projects/Clasificare-imagini-pe-FPGA--NIOS-II-/verilog/x7seg/x7seg_scan.sv" 74 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689790795078 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "tops:nios_top\|x7seg_scan:x7seg_scan\|lpm_divide:Mod0 " "Instantiated megafunction \"tops:nios_top\|x7seg_scan:x7seg_scan\|lpm_divide:Mod0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 5 " "Parameter \"LPM_WIDTHN\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689790795079 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689790795079 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689790795079 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689790795079 ""}  } { { "../verilog/x7seg/x7seg_scan.sv" "" { Text "C:/Users/minut/Desktop/projects/Clasificare-imagini-pe-FPGA--NIOS-II-/verilog/x7seg/x7seg_scan.sv" 74 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1689790795079 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_9kl.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_9kl.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_9kl " "Found entity 1: lpm_divide_9kl" {  } { { "db/lpm_divide_9kl.tdf" "" { Text "C:/Users/minut/Desktop/projects/Clasificare-imagini-pe-FPGA--NIOS-II-/ipselector/db/lpm_divide_9kl.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689790795130 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689790795130 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_8kh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_8kh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_8kh " "Found entity 1: sign_div_unsign_8kh" {  } { { "db/sign_div_unsign_8kh.tdf" "" { Text "C:/Users/minut/Desktop/projects/Clasificare-imagini-pe-FPGA--NIOS-II-/ipselector/db/sign_div_unsign_8kh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689790795155 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689790795155 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_qee.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_qee.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_qee " "Found entity 1: alt_u_div_qee" {  } { { "db/alt_u_div_qee.tdf" "" { Text "C:/Users/minut/Desktop/projects/Clasificare-imagini-pe-FPGA--NIOS-II-/ipselector/db/alt_u_div_qee.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689790795182 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689790795182 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_t3c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_t3c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_t3c " "Found entity 1: add_sub_t3c" {  } { { "db/add_sub_t3c.tdf" "" { Text "C:/Users/minut/Desktop/projects/Clasificare-imagini-pe-FPGA--NIOS-II-/ipselector/db/add_sub_t3c.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689790795249 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689790795249 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_u3c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_u3c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_u3c " "Found entity 1: add_sub_u3c" {  } { { "db/add_sub_u3c.tdf" "" { Text "C:/Users/minut/Desktop/projects/Clasificare-imagini-pe-FPGA--NIOS-II-/ipselector/db/add_sub_u3c.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689790795306 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689790795306 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "tops:nios_top\|lenet_top:lenet_top\|fc_2:u_fc_2\|multi_add:fc_1_ma\|lpm_mult:Mult23 " "Elaborated megafunction instantiation \"tops:nios_top\|lenet_top:lenet_top\|fc_2:u_fc_2\|multi_add:fc_1_ma\|lpm_mult:Mult23\"" {  } { { "../verilog/layers/multi_add.v" "" { Text "C:/Users/minut/Desktop/projects/Clasificare-imagini-pe-FPGA--NIOS-II-/verilog/layers/multi_add.v" 79 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689790795399 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "tops:nios_top\|lenet_top:lenet_top\|fc_2:u_fc_2\|multi_add:fc_1_ma\|lpm_mult:Mult23 " "Instantiated megafunction \"tops:nios_top\|lenet_top:lenet_top\|fc_2:u_fc_2\|multi_add:fc_1_ma\|lpm_mult:Mult23\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 16 " "Parameter \"LPM_WIDTHA\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689790795399 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 16 " "Parameter \"LPM_WIDTHB\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689790795399 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 32 " "Parameter \"LPM_WIDTHP\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689790795399 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 32 " "Parameter \"LPM_WIDTHR\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689790795399 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689790795399 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689790795399 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689790795399 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689790795399 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689790795399 ""}  } { { "../verilog/layers/multi_add.v" "" { Text "C:/Users/minut/Desktop/projects/Clasificare-imagini-pe-FPGA--NIOS-II-/verilog/layers/multi_add.v" 79 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1689790795399 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_pgs.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_pgs.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_pgs " "Found entity 1: mult_pgs" {  } { { "db/mult_pgs.tdf" "" { Text "C:/Users/minut/Desktop/projects/Clasificare-imagini-pe-FPGA--NIOS-II-/ipselector/db/mult_pgs.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689790795452 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689790795452 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "tops:nios_top\|lenet_top:lenet_top\|conv_2:u_conv_2\|lpm_divide:Mod1 " "Elaborated megafunction instantiation \"tops:nios_top\|lenet_top:lenet_top\|conv_2:u_conv_2\|lpm_divide:Mod1\"" {  } { { "../verilog/layers/conv_2.v" "" { Text "C:/Users/minut/Desktop/projects/Clasificare-imagini-pe-FPGA--NIOS-II-/verilog/layers/conv_2.v" 239 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689790795517 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "tops:nios_top\|lenet_top:lenet_top\|conv_2:u_conv_2\|lpm_divide:Mod1 " "Instantiated megafunction \"tops:nios_top\|lenet_top:lenet_top\|conv_2:u_conv_2\|lpm_divide:Mod1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689790795517 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689790795517 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION SIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689790795517 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION SIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689790795517 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT LPM_REMAINDERPOSITIVE=FALSE " "Parameter \"LPM_HINT\" = \"LPM_REMAINDERPOSITIVE=FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689790795517 ""}  } { { "../verilog/layers/conv_2.v" "" { Text "C:/Users/minut/Desktop/projects/Clasificare-imagini-pe-FPGA--NIOS-II-/verilog/layers/conv_2.v" 239 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1689790795517 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_h3o.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_h3o.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_h3o " "Found entity 1: lpm_divide_h3o" {  } { { "db/lpm_divide_h3o.tdf" "" { Text "C:/Users/minut/Desktop/projects/Clasificare-imagini-pe-FPGA--NIOS-II-/ipselector/db/lpm_divide_h3o.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689790795561 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689790795561 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/abs_divider_jbg.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/abs_divider_jbg.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 abs_divider_jbg " "Found entity 1: abs_divider_jbg" {  } { { "db/abs_divider_jbg.tdf" "" { Text "C:/Users/minut/Desktop/projects/Clasificare-imagini-pe-FPGA--NIOS-II-/ipselector/db/abs_divider_jbg.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689790795588 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689790795588 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_qhe.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_qhe.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_qhe " "Found entity 1: alt_u_div_qhe" {  } { { "db/alt_u_div_qhe.tdf" "" { Text "C:/Users/minut/Desktop/projects/Clasificare-imagini-pe-FPGA--NIOS-II-/ipselector/db/alt_u_div_qhe.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689790795637 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689790795637 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_abs_n99.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_abs_n99.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_abs_n99 " "Found entity 1: lpm_abs_n99" {  } { { "db/lpm_abs_n99.tdf" "" { Text "C:/Users/minut/Desktop/projects/Clasificare-imagini-pe-FPGA--NIOS-II-/ipselector/db/lpm_abs_n99.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689790795713 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689790795713 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_abs_8b9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_abs_8b9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_abs_8b9 " "Found entity 1: lpm_abs_8b9" {  } { { "db/lpm_abs_8b9.tdf" "" { Text "C:/Users/minut/Desktop/projects/Clasificare-imagini-pe-FPGA--NIOS-II-/ipselector/db/lpm_abs_8b9.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689790795739 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689790795739 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "tops:nios_top\|lenet_top:lenet_top\|pool_2:u_pool_2\|lpm_divide:Mod0 " "Elaborated megafunction instantiation \"tops:nios_top\|lenet_top:lenet_top\|pool_2:u_pool_2\|lpm_divide:Mod0\"" {  } { { "../verilog/layers/pool_2.v" "" { Text "C:/Users/minut/Desktop/projects/Clasificare-imagini-pe-FPGA--NIOS-II-/verilog/layers/pool_2.v" 168 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689790795775 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "tops:nios_top\|lenet_top:lenet_top\|pool_2:u_pool_2\|lpm_divide:Mod0 " "Instantiated megafunction \"tops:nios_top\|lenet_top:lenet_top\|pool_2:u_pool_2\|lpm_divide:Mod0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689790795775 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689790795775 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION SIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689790795775 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION SIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689790795775 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT LPM_REMAINDERPOSITIVE=FALSE " "Parameter \"LPM_HINT\" = \"LPM_REMAINDERPOSITIVE=FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689790795775 ""}  } { { "../verilog/layers/pool_2.v" "" { Text "C:/Users/minut/Desktop/projects/Clasificare-imagini-pe-FPGA--NIOS-II-/verilog/layers/pool_2.v" 168 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1689790795775 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "tops:nios_top\|lenet_top:lenet_top\|pool_1:u_pool_1\|lpm_divide:Mod0 " "Elaborated megafunction instantiation \"tops:nios_top\|lenet_top:lenet_top\|pool_1:u_pool_1\|lpm_divide:Mod0\"" {  } { { "../verilog/layers/pool_1.v" "" { Text "C:/Users/minut/Desktop/projects/Clasificare-imagini-pe-FPGA--NIOS-II-/verilog/layers/pool_1.v" 188 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689790795820 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "tops:nios_top\|lenet_top:lenet_top\|pool_1:u_pool_1\|lpm_divide:Mod0 " "Instantiated megafunction \"tops:nios_top\|lenet_top:lenet_top\|pool_1:u_pool_1\|lpm_divide:Mod0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689790795820 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 5 " "Parameter \"LPM_WIDTHD\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689790795820 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION SIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689790795820 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION SIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689790795820 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT LPM_REMAINDERPOSITIVE=FALSE " "Parameter \"LPM_HINT\" = \"LPM_REMAINDERPOSITIVE=FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689790795820 ""}  } { { "../verilog/layers/pool_1.v" "" { Text "C:/Users/minut/Desktop/projects/Clasificare-imagini-pe-FPGA--NIOS-II-/verilog/layers/pool_1.v" 188 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1689790795820 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_i3o.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_i3o.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_i3o " "Found entity 1: lpm_divide_i3o" {  } { { "db/lpm_divide_i3o.tdf" "" { Text "C:/Users/minut/Desktop/projects/Clasificare-imagini-pe-FPGA--NIOS-II-/ipselector/db/lpm_divide_i3o.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689790795864 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689790795864 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/abs_divider_kbg.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/abs_divider_kbg.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 abs_divider_kbg " "Found entity 1: abs_divider_kbg" {  } { { "db/abs_divider_kbg.tdf" "" { Text "C:/Users/minut/Desktop/projects/Clasificare-imagini-pe-FPGA--NIOS-II-/ipselector/db/abs_divider_kbg.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689790795890 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689790795890 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_she.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_she.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_she " "Found entity 1: alt_u_div_she" {  } { { "db/alt_u_div_she.tdf" "" { Text "C:/Users/minut/Desktop/projects/Clasificare-imagini-pe-FPGA--NIOS-II-/ipselector/db/alt_u_div_she.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689790795941 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689790795941 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_abs_o99.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_abs_o99.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_abs_o99 " "Found entity 1: lpm_abs_o99" {  } { { "db/lpm_abs_o99.tdf" "" { Text "C:/Users/minut/Desktop/projects/Clasificare-imagini-pe-FPGA--NIOS-II-/ipselector/db/lpm_abs_o99.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689790796022 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689790796022 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "tops:nios_top\|lenet_top:lenet_top\|conv_1:u_conv_1\|lpm_divide:Mod1 " "Elaborated megafunction instantiation \"tops:nios_top\|lenet_top:lenet_top\|conv_1:u_conv_1\|lpm_divide:Mod1\"" {  } { { "../verilog/layers/conv_1.v" "" { Text "C:/Users/minut/Desktop/projects/Clasificare-imagini-pe-FPGA--NIOS-II-/verilog/layers/conv_1.v" 266 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689790796064 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "tops:nios_top\|lenet_top:lenet_top\|conv_1:u_conv_1\|lpm_divide:Mod1 " "Instantiated megafunction \"tops:nios_top\|lenet_top:lenet_top\|conv_1:u_conv_1\|lpm_divide:Mod1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689790796064 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 6 " "Parameter \"LPM_WIDTHD\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689790796064 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION SIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689790796064 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION SIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689790796064 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT LPM_REMAINDERPOSITIVE=FALSE " "Parameter \"LPM_HINT\" = \"LPM_REMAINDERPOSITIVE=FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689790796064 ""}  } { { "../verilog/layers/conv_1.v" "" { Text "C:/Users/minut/Desktop/projects/Clasificare-imagini-pe-FPGA--NIOS-II-/verilog/layers/conv_1.v" 266 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1689790796064 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_j3o.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_j3o.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_j3o " "Found entity 1: lpm_divide_j3o" {  } { { "db/lpm_divide_j3o.tdf" "" { Text "C:/Users/minut/Desktop/projects/Clasificare-imagini-pe-FPGA--NIOS-II-/ipselector/db/lpm_divide_j3o.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689790796108 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689790796108 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/abs_divider_lbg.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/abs_divider_lbg.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 abs_divider_lbg " "Found entity 1: abs_divider_lbg" {  } { { "db/abs_divider_lbg.tdf" "" { Text "C:/Users/minut/Desktop/projects/Clasificare-imagini-pe-FPGA--NIOS-II-/ipselector/db/abs_divider_lbg.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689790796143 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689790796143 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_uhe.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_uhe.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_uhe " "Found entity 1: alt_u_div_uhe" {  } { { "db/alt_u_div_uhe.tdf" "" { Text "C:/Users/minut/Desktop/projects/Clasificare-imagini-pe-FPGA--NIOS-II-/ipselector/db/alt_u_div_uhe.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689790796214 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689790796214 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_abs_p99.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_abs_p99.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_abs_p99 " "Found entity 1: lpm_abs_p99" {  } { { "db/lpm_abs_p99.tdf" "" { Text "C:/Users/minut/Desktop/projects/Clasificare-imagini-pe-FPGA--NIOS-II-/ipselector/db/lpm_abs_p99.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689790796315 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689790796315 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "tops:nios_top\|lenet_top:lenet_top\|conv_2:u_conv_2\|lpm_divide:Mod2 " "Elaborated megafunction instantiation \"tops:nios_top\|lenet_top:lenet_top\|conv_2:u_conv_2\|lpm_divide:Mod2\"" {  } { { "../verilog/layers/conv_2.v" "" { Text "C:/Users/minut/Desktop/projects/Clasificare-imagini-pe-FPGA--NIOS-II-/verilog/layers/conv_2.v" 263 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689790796365 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "tops:nios_top\|lenet_top:lenet_top\|conv_2:u_conv_2\|lpm_divide:Mod2 " "Instantiated megafunction \"tops:nios_top\|lenet_top:lenet_top\|conv_2:u_conv_2\|lpm_divide:Mod2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689790796365 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 5 " "Parameter \"LPM_WIDTHD\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689790796365 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION SIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689790796365 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION SIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689790796365 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT LPM_REMAINDERPOSITIVE=FALSE " "Parameter \"LPM_HINT\" = \"LPM_REMAINDERPOSITIVE=FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689790796365 ""}  } { { "../verilog/layers/conv_2.v" "" { Text "C:/Users/minut/Desktop/projects/Clasificare-imagini-pe-FPGA--NIOS-II-/verilog/layers/conv_2.v" 263 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1689790796365 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "tops:nios_top\|lenet_top:lenet_top\|fc_1:u_fc_1\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"tops:nios_top\|lenet_top:lenet_top\|fc_1:u_fc_1\|lpm_mult:Mult0\"" {  } { { "../verilog/layers/fc_1.v" "" { Text "C:/Users/minut/Desktop/projects/Clasificare-imagini-pe-FPGA--NIOS-II-/verilog/layers/fc_1.v" 138 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689790796474 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "tops:nios_top\|lenet_top:lenet_top\|fc_1:u_fc_1\|lpm_mult:Mult0 " "Instantiated megafunction \"tops:nios_top\|lenet_top:lenet_top\|fc_1:u_fc_1\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 15 " "Parameter \"LPM_WIDTHA\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689790796474 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 8 " "Parameter \"LPM_WIDTHB\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689790796474 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 23 " "Parameter \"LPM_WIDTHP\" = \"23\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689790796474 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 23 " "Parameter \"LPM_WIDTHR\" = \"23\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689790796474 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689790796474 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689790796474 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689790796474 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT YES " "Parameter \"INPUT_B_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689790796474 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689790796474 ""}  } { { "../verilog/layers/fc_1.v" "" { Text "C:/Users/minut/Desktop/projects/Clasificare-imagini-pe-FPGA--NIOS-II-/verilog/layers/fc_1.v" 138 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1689790796474 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "tops:nios_top\|lenet_top:lenet_top\|fc_1:u_fc_1\|lpm_mult:Mult0\|multcore:mult_core tops:nios_top\|lenet_top:lenet_top\|fc_1:u_fc_1\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"tops:nios_top\|lenet_top:lenet_top\|fc_1:u_fc_1\|lpm_mult:Mult0\|multcore:mult_core\", which is child of megafunction instantiation \"tops:nios_top\|lenet_top:lenet_top\|fc_1:u_fc_1\|lpm_mult:Mult0\"" {  } { { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/lpm_mult.tdf" 309 5 0 } } { "../verilog/layers/fc_1.v" "" { Text "C:/Users/minut/Desktop/projects/Clasificare-imagini-pe-FPGA--NIOS-II-/verilog/layers/fc_1.v" 138 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689790796584 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "tops:nios_top\|lenet_top:lenet_top\|fc_1:u_fc_1\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder tops:nios_top\|lenet_top:lenet_top\|fc_1:u_fc_1\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"tops:nios_top\|lenet_top:lenet_top\|fc_1:u_fc_1\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\", which is child of megafunction instantiation \"tops:nios_top\|lenet_top:lenet_top\|fc_1:u_fc_1\|lpm_mult:Mult0\"" {  } { { "multcore.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/multcore.tdf" 229 7 0 } } { "../verilog/layers/fc_1.v" "" { Text "C:/Users/minut/Desktop/projects/Clasificare-imagini-pe-FPGA--NIOS-II-/verilog/layers/fc_1.v" 138 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689790796621 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "tops:nios_top\|lenet_top:lenet_top\|fc_1:u_fc_1\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[1\] tops:nios_top\|lenet_top:lenet_top\|fc_1:u_fc_1\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"tops:nios_top\|lenet_top:lenet_top\|fc_1:u_fc_1\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[1\]\", which is child of megafunction instantiation \"tops:nios_top\|lenet_top:lenet_top\|fc_1:u_fc_1\|lpm_mult:Mult0\"" {  } { { "mpar_add.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/mpar_add.tdf" 115 9 0 } } { "../verilog/layers/fc_1.v" "" { Text "C:/Users/minut/Desktop/projects/Clasificare-imagini-pe-FPGA--NIOS-II-/verilog/layers/fc_1.v" 138 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689790796701 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_2vg.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_2vg.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_2vg " "Found entity 1: add_sub_2vg" {  } { { "db/add_sub_2vg.tdf" "" { Text "C:/Users/minut/Desktop/projects/Clasificare-imagini-pe-FPGA--NIOS-II-/ipselector/db/add_sub_2vg.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689790796746 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689790796746 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "tops:nios_top\|lenet_top:lenet_top\|fc_1:u_fc_1\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\] tops:nios_top\|lenet_top:lenet_top\|fc_1:u_fc_1\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"tops:nios_top\|lenet_top:lenet_top\|fc_1:u_fc_1\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\]\", which is child of megafunction instantiation \"tops:nios_top\|lenet_top:lenet_top\|fc_1:u_fc_1\|lpm_mult:Mult0\"" {  } { { "mpar_add.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/mpar_add.tdf" 115 9 0 } } { "../verilog/layers/fc_1.v" "" { Text "C:/Users/minut/Desktop/projects/Clasificare-imagini-pe-FPGA--NIOS-II-/verilog/layers/fc_1.v" 138 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689790796791 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_8kg.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_8kg.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_8kg " "Found entity 1: add_sub_8kg" {  } { { "db/add_sub_8kg.tdf" "" { Text "C:/Users/minut/Desktop/projects/Clasificare-imagini-pe-FPGA--NIOS-II-/ipselector/db/add_sub_8kg.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689790796836 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689790796836 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "tops:nios_top\|lenet_top:lenet_top\|fc_1:u_fc_1\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add tops:nios_top\|lenet_top:lenet_top\|fc_1:u_fc_1\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"tops:nios_top\|lenet_top:lenet_top\|fc_1:u_fc_1\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\", which is child of megafunction instantiation \"tops:nios_top\|lenet_top:lenet_top\|fc_1:u_fc_1\|lpm_mult:Mult0\"" {  } { { "mpar_add.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/mpar_add.tdf" 138 3 0 } } { "../verilog/layers/fc_1.v" "" { Text "C:/Users/minut/Desktop/projects/Clasificare-imagini-pe-FPGA--NIOS-II-/verilog/layers/fc_1.v" 138 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689790796850 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "tops:nios_top\|lenet_top:lenet_top\|fc_1:u_fc_1\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\|lpm_add_sub:adder\[0\] tops:nios_top\|lenet_top:lenet_top\|fc_1:u_fc_1\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"tops:nios_top\|lenet_top:lenet_top\|fc_1:u_fc_1\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\|lpm_add_sub:adder\[0\]\", which is child of megafunction instantiation \"tops:nios_top\|lenet_top:lenet_top\|fc_1:u_fc_1\|lpm_mult:Mult0\"" {  } { { "mpar_add.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/mpar_add.tdf" 115 9 0 } } { "../verilog/layers/fc_1.v" "" { Text "C:/Users/minut/Desktop/projects/Clasificare-imagini-pe-FPGA--NIOS-II-/verilog/layers/fc_1.v" 138 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689790796869 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_6vg.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_6vg.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_6vg " "Found entity 1: add_sub_6vg" {  } { { "db/add_sub_6vg.tdf" "" { Text "C:/Users/minut/Desktop/projects/Clasificare-imagini-pe-FPGA--NIOS-II-/ipselector/db/add_sub_6vg.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689790796915 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689790796915 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "tops:nios_top\|lenet_top:lenet_top\|fc_1:u_fc_1\|lpm_mult:Mult0\|altshift:external_latency_ffs tops:nios_top\|lenet_top:lenet_top\|fc_1:u_fc_1\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"tops:nios_top\|lenet_top:lenet_top\|fc_1:u_fc_1\|lpm_mult:Mult0\|altshift:external_latency_ffs\", which is child of megafunction instantiation \"tops:nios_top\|lenet_top:lenet_top\|fc_1:u_fc_1\|lpm_mult:Mult0\"" {  } { { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/lpm_mult.tdf" 352 4 0 } } { "../verilog/layers/fc_1.v" "" { Text "C:/Users/minut/Desktop/projects/Clasificare-imagini-pe-FPGA--NIOS-II-/verilog/layers/fc_1.v" 138 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689790796950 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "tops:nios_top\|lenet_top:lenet_top\|fc_2:u_fc_2\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"tops:nios_top\|lenet_top:lenet_top\|fc_2:u_fc_2\|lpm_mult:Mult0\"" {  } { { "../verilog/layers/fc_2.v" "" { Text "C:/Users/minut/Desktop/projects/Clasificare-imagini-pe-FPGA--NIOS-II-/verilog/layers/fc_2.v" 133 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689790796972 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "tops:nios_top\|lenet_top:lenet_top\|fc_2:u_fc_2\|lpm_mult:Mult0 " "Instantiated megafunction \"tops:nios_top\|lenet_top:lenet_top\|fc_2:u_fc_2\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 15 " "Parameter \"LPM_WIDTHA\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689790796972 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 8 " "Parameter \"LPM_WIDTHB\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689790796972 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 23 " "Parameter \"LPM_WIDTHP\" = \"23\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689790796972 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 23 " "Parameter \"LPM_WIDTHR\" = \"23\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689790796972 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689790796972 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689790796972 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689790796972 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT YES " "Parameter \"INPUT_B_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689790796972 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689790796972 ""}  } { { "../verilog/layers/fc_2.v" "" { Text "C:/Users/minut/Desktop/projects/Clasificare-imagini-pe-FPGA--NIOS-II-/verilog/layers/fc_2.v" 133 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1689790796972 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "tops:nios_top\|lenet_top:lenet_top\|conv_3:u_conv_3\|lpm_divide:Div0 " "Elaborated megafunction instantiation \"tops:nios_top\|lenet_top:lenet_top\|conv_3:u_conv_3\|lpm_divide:Div0\"" {  } { { "../verilog/layers/conv_3.v" "" { Text "C:/Users/minut/Desktop/projects/Clasificare-imagini-pe-FPGA--NIOS-II-/verilog/layers/conv_3.v" 204 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689790797034 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "tops:nios_top\|lenet_top:lenet_top\|conv_3:u_conv_3\|lpm_divide:Div0 " "Instantiated megafunction \"tops:nios_top\|lenet_top:lenet_top\|conv_3:u_conv_3\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689790797034 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689790797034 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION SIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689790797034 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION SIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689790797034 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT LPM_REMAINDERPOSITIVE=FALSE " "Parameter \"LPM_HINT\" = \"LPM_REMAINDERPOSITIVE=FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689790797034 ""}  } { { "../verilog/layers/conv_3.v" "" { Text "C:/Users/minut/Desktop/projects/Clasificare-imagini-pe-FPGA--NIOS-II-/verilog/layers/conv_3.v" 204 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1689790797034 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_ebo.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_ebo.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_ebo " "Found entity 1: lpm_divide_ebo" {  } { { "db/lpm_divide_ebo.tdf" "" { Text "C:/Users/minut/Desktop/projects/Clasificare-imagini-pe-FPGA--NIOS-II-/ipselector/db/lpm_divide_ebo.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689790797077 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689790797077 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "tops:nios_top\|lenet_top:lenet_top\|conv_2:u_conv_2\|lpm_divide:Div0 " "Elaborated megafunction instantiation \"tops:nios_top\|lenet_top:lenet_top\|conv_2:u_conv_2\|lpm_divide:Div0\"" {  } { { "../verilog/layers/conv_2.v" "" { Text "C:/Users/minut/Desktop/projects/Clasificare-imagini-pe-FPGA--NIOS-II-/verilog/layers/conv_2.v" 203 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689790797116 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "tops:nios_top\|lenet_top:lenet_top\|conv_2:u_conv_2\|lpm_divide:Div0 " "Instantiated megafunction \"tops:nios_top\|lenet_top:lenet_top\|conv_2:u_conv_2\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689790797116 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689790797116 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION SIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689790797116 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION SIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689790797116 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT LPM_REMAINDERPOSITIVE=FALSE " "Parameter \"LPM_HINT\" = \"LPM_REMAINDERPOSITIVE=FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689790797116 ""}  } { { "../verilog/layers/conv_2.v" "" { Text "C:/Users/minut/Desktop/projects/Clasificare-imagini-pe-FPGA--NIOS-II-/verilog/layers/conv_2.v" 203 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1689790797116 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "tops:nios_top\|lenet_top:lenet_top\|conv_1:u_conv_1\|lpm_divide:Mod0 " "Elaborated megafunction instantiation \"tops:nios_top\|lenet_top:lenet_top\|conv_1:u_conv_1\|lpm_divide:Mod0\"" {  } { { "../verilog/layers/conv_1.v" "" { Text "C:/Users/minut/Desktop/projects/Clasificare-imagini-pe-FPGA--NIOS-II-/verilog/layers/conv_1.v" 198 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689790797440 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "tops:nios_top\|lenet_top:lenet_top\|conv_1:u_conv_1\|lpm_divide:Mod0 " "Instantiated megafunction \"tops:nios_top\|lenet_top:lenet_top\|conv_1:u_conv_1\|lpm_divide:Mod0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689790797440 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 3 " "Parameter \"LPM_WIDTHD\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689790797440 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689790797440 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689790797440 ""}  } { { "../verilog/layers/conv_1.v" "" { Text "C:/Users/minut/Desktop/projects/Clasificare-imagini-pe-FPGA--NIOS-II-/verilog/layers/conv_1.v" 198 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1689790797440 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_oll.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_oll.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_oll " "Found entity 1: lpm_divide_oll" {  } { { "db/lpm_divide_oll.tdf" "" { Text "C:/Users/minut/Desktop/projects/Clasificare-imagini-pe-FPGA--NIOS-II-/ipselector/db/lpm_divide_oll.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689790797485 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689790797485 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_nlh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_nlh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_nlh " "Found entity 1: sign_div_unsign_nlh" {  } { { "db/sign_div_unsign_nlh.tdf" "" { Text "C:/Users/minut/Desktop/projects/Clasificare-imagini-pe-FPGA--NIOS-II-/ipselector/db/sign_div_unsign_nlh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689790797509 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689790797509 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_ohe.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_ohe.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_ohe " "Found entity 1: alt_u_div_ohe" {  } { { "db/alt_u_div_ohe.tdf" "" { Text "C:/Users/minut/Desktop/projects/Clasificare-imagini-pe-FPGA--NIOS-II-/ipselector/db/alt_u_div_ohe.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689790797555 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689790797555 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "tops:nios_top\|lenet_top:lenet_top\|conv_1:u_conv_1\|lpm_divide:Div0 " "Elaborated megafunction instantiation \"tops:nios_top\|lenet_top:lenet_top\|conv_1:u_conv_1\|lpm_divide:Div0\"" {  } { { "../verilog/layers/conv_1.v" "" { Text "C:/Users/minut/Desktop/projects/Clasificare-imagini-pe-FPGA--NIOS-II-/verilog/layers/conv_1.v" 198 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689790797717 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "tops:nios_top\|lenet_top:lenet_top\|conv_1:u_conv_1\|lpm_divide:Div0 " "Instantiated megafunction \"tops:nios_top\|lenet_top:lenet_top\|conv_1:u_conv_1\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689790797717 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 3 " "Parameter \"LPM_WIDTHD\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689790797717 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689790797717 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689790797717 ""}  } { { "../verilog/layers/conv_1.v" "" { Text "C:/Users/minut/Desktop/projects/Clasificare-imagini-pe-FPGA--NIOS-II-/verilog/layers/conv_1.v" 198 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1689790797717 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_ltl.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_ltl.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_ltl " "Found entity 1: lpm_divide_ltl" {  } { { "db/lpm_divide_ltl.tdf" "" { Text "C:/Users/minut/Desktop/projects/Clasificare-imagini-pe-FPGA--NIOS-II-/ipselector/db/lpm_divide_ltl.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689790797762 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689790797762 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "13 " "13 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1689790801948 ""}
{ "Info" "IMLS_MLS_IGNORED_SUMMARY" "168 " "Ignored 168 buffer(s)" { { "Info" "IMLS_MLS_IGNORED_CARRY_SUM" "168 " "Ignored 168 CARRY_SUM buffer(s)" {  } {  } 0 13016 "Ignored %1!d! CARRY_SUM buffer(s)" 0 0 "Design Software" 0 -1 1689790802167 ""}  } {  } 0 13014 "Ignored %1!d! buffer(s)" 0 0 "Analysis & Synthesis" 0 -1 1689790802167 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "tops:nios_top\|lenet_top:lenet_top\|result_bram_dina\[0\] " "Latch tops:nios_top\|lenet_top:lenet_top\|result_bram_dina\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA tops:nios_top\|lenet_top:lenet_top\|state.S_FC_1 " "Ports D and ENA on the latch are fed by the same signal tops:nios_top\|lenet_top:lenet_top\|state.S_FC_1" {  } { { "../verilog/lenet_top.v" "" { Text "C:/Users/minut/Desktop/projects/Clasificare-imagini-pe-FPGA--NIOS-II-/verilog/lenet_top.v" 412 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1689790802281 ""}  } { { "../verilog/lenet_top.v" "" { Text "C:/Users/minut/Desktop/projects/Clasificare-imagini-pe-FPGA--NIOS-II-/verilog/lenet_top.v" 594 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1689790802281 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "tops:nios_top\|lenet_top:lenet_top\|result_bram_addra\[0\] " "Latch tops:nios_top\|lenet_top:lenet_top\|result_bram_addra\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA tops:nios_top\|lenet_top:lenet_top\|state.S_FC_2 " "Ports D and ENA on the latch are fed by the same signal tops:nios_top\|lenet_top:lenet_top\|state.S_FC_2" {  } { { "../verilog/lenet_top.v" "" { Text "C:/Users/minut/Desktop/projects/Clasificare-imagini-pe-FPGA--NIOS-II-/verilog/lenet_top.v" 412 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1689790802281 ""}  } { { "../verilog/lenet_top.v" "" { Text "C:/Users/minut/Desktop/projects/Clasificare-imagini-pe-FPGA--NIOS-II-/verilog/lenet_top.v" 594 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1689790802281 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "tops:nios_top\|lenet_top:lenet_top\|result_bram_addra\[1\] " "Latch tops:nios_top\|lenet_top:lenet_top\|result_bram_addra\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA tops:nios_top\|lenet_top:lenet_top\|state.S_FC_2 " "Ports D and ENA on the latch are fed by the same signal tops:nios_top\|lenet_top:lenet_top\|state.S_FC_2" {  } { { "../verilog/lenet_top.v" "" { Text "C:/Users/minut/Desktop/projects/Clasificare-imagini-pe-FPGA--NIOS-II-/verilog/lenet_top.v" 412 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1689790802281 ""}  } { { "../verilog/lenet_top.v" "" { Text "C:/Users/minut/Desktop/projects/Clasificare-imagini-pe-FPGA--NIOS-II-/verilog/lenet_top.v" 594 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1689790802281 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "tops:nios_top\|lenet_top:lenet_top\|result_bram_addra\[2\] " "Latch tops:nios_top\|lenet_top:lenet_top\|result_bram_addra\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA tops:nios_top\|lenet_top:lenet_top\|state.S_FC_2 " "Ports D and ENA on the latch are fed by the same signal tops:nios_top\|lenet_top:lenet_top\|state.S_FC_2" {  } { { "../verilog/lenet_top.v" "" { Text "C:/Users/minut/Desktop/projects/Clasificare-imagini-pe-FPGA--NIOS-II-/verilog/lenet_top.v" 412 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1689790802281 ""}  } { { "../verilog/lenet_top.v" "" { Text "C:/Users/minut/Desktop/projects/Clasificare-imagini-pe-FPGA--NIOS-II-/verilog/lenet_top.v" 594 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1689790802281 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "tops:nios_top\|lenet_top:lenet_top\|result_bram_addra\[3\] " "Latch tops:nios_top\|lenet_top:lenet_top\|result_bram_addra\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA tops:nios_top\|lenet_top:lenet_top\|state.S_FC_2 " "Ports D and ENA on the latch are fed by the same signal tops:nios_top\|lenet_top:lenet_top\|state.S_FC_2" {  } { { "../verilog/lenet_top.v" "" { Text "C:/Users/minut/Desktop/projects/Clasificare-imagini-pe-FPGA--NIOS-II-/verilog/lenet_top.v" 412 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1689790802281 ""}  } { { "../verilog/lenet_top.v" "" { Text "C:/Users/minut/Desktop/projects/Clasificare-imagini-pe-FPGA--NIOS-II-/verilog/lenet_top.v" 594 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1689790802281 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "tops:nios_top\|lenet_top:lenet_top\|result_bram_addra\[4\] " "Latch tops:nios_top\|lenet_top:lenet_top\|result_bram_addra\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA tops:nios_top\|lenet_top:lenet_top\|state.S_FC_2 " "Ports D and ENA on the latch are fed by the same signal tops:nios_top\|lenet_top:lenet_top\|state.S_FC_2" {  } { { "../verilog/lenet_top.v" "" { Text "C:/Users/minut/Desktop/projects/Clasificare-imagini-pe-FPGA--NIOS-II-/verilog/lenet_top.v" 412 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1689790802281 ""}  } { { "../verilog/lenet_top.v" "" { Text "C:/Users/minut/Desktop/projects/Clasificare-imagini-pe-FPGA--NIOS-II-/verilog/lenet_top.v" 594 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1689790802281 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "tops:nios_top\|lenet_top:lenet_top\|result_bram_addra\[5\] " "Latch tops:nios_top\|lenet_top:lenet_top\|result_bram_addra\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA tops:nios_top\|lenet_top:lenet_top\|state.S_FC_2 " "Ports D and ENA on the latch are fed by the same signal tops:nios_top\|lenet_top:lenet_top\|state.S_FC_2" {  } { { "../verilog/lenet_top.v" "" { Text "C:/Users/minut/Desktop/projects/Clasificare-imagini-pe-FPGA--NIOS-II-/verilog/lenet_top.v" 412 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1689790802281 ""}  } { { "../verilog/lenet_top.v" "" { Text "C:/Users/minut/Desktop/projects/Clasificare-imagini-pe-FPGA--NIOS-II-/verilog/lenet_top.v" 594 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1689790802281 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "tops:nios_top\|lenet_top:lenet_top\|result_bram_addra\[6\] " "Latch tops:nios_top\|lenet_top:lenet_top\|result_bram_addra\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA tops:nios_top\|lenet_top:lenet_top\|state.S_FC_2 " "Ports D and ENA on the latch are fed by the same signal tops:nios_top\|lenet_top:lenet_top\|state.S_FC_2" {  } { { "../verilog/lenet_top.v" "" { Text "C:/Users/minut/Desktop/projects/Clasificare-imagini-pe-FPGA--NIOS-II-/verilog/lenet_top.v" 412 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1689790802282 ""}  } { { "../verilog/lenet_top.v" "" { Text "C:/Users/minut/Desktop/projects/Clasificare-imagini-pe-FPGA--NIOS-II-/verilog/lenet_top.v" 594 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1689790802282 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "tops:nios_top\|lenet_top:lenet_top\|result_bram_addra\[7\] " "Latch tops:nios_top\|lenet_top:lenet_top\|result_bram_addra\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA tops:nios_top\|lenet_top:lenet_top\|state.S_FC_2 " "Ports D and ENA on the latch are fed by the same signal tops:nios_top\|lenet_top:lenet_top\|state.S_FC_2" {  } { { "../verilog/lenet_top.v" "" { Text "C:/Users/minut/Desktop/projects/Clasificare-imagini-pe-FPGA--NIOS-II-/verilog/lenet_top.v" 412 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1689790802282 ""}  } { { "../verilog/lenet_top.v" "" { Text "C:/Users/minut/Desktop/projects/Clasificare-imagini-pe-FPGA--NIOS-II-/verilog/lenet_top.v" 594 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1689790802282 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "tops:nios_top\|lenet_top:lenet_top\|result_bram_addra\[8\] " "Latch tops:nios_top\|lenet_top:lenet_top\|result_bram_addra\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA tops:nios_top\|lenet_top:lenet_top\|state.S_FC_2 " "Ports D and ENA on the latch are fed by the same signal tops:nios_top\|lenet_top:lenet_top\|state.S_FC_2" {  } { { "../verilog/lenet_top.v" "" { Text "C:/Users/minut/Desktop/projects/Clasificare-imagini-pe-FPGA--NIOS-II-/verilog/lenet_top.v" 412 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1689790802282 ""}  } { { "../verilog/lenet_top.v" "" { Text "C:/Users/minut/Desktop/projects/Clasificare-imagini-pe-FPGA--NIOS-II-/verilog/lenet_top.v" 594 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1689790802282 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "tops:nios_top\|lenet_top:lenet_top\|result_bram_addra\[9\] " "Latch tops:nios_top\|lenet_top:lenet_top\|result_bram_addra\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA tops:nios_top\|lenet_top:lenet_top\|state.S_FC_2 " "Ports D and ENA on the latch are fed by the same signal tops:nios_top\|lenet_top:lenet_top\|state.S_FC_2" {  } { { "../verilog/lenet_top.v" "" { Text "C:/Users/minut/Desktop/projects/Clasificare-imagini-pe-FPGA--NIOS-II-/verilog/lenet_top.v" 412 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1689790802282 ""}  } { { "../verilog/lenet_top.v" "" { Text "C:/Users/minut/Desktop/projects/Clasificare-imagini-pe-FPGA--NIOS-II-/verilog/lenet_top.v" 594 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1689790802282 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "tops:nios_top\|lenet_top:lenet_top\|result_bram_addra\[10\] " "Latch tops:nios_top\|lenet_top:lenet_top\|result_bram_addra\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA tops:nios_top\|lenet_top:lenet_top\|state.S_FC_2 " "Ports D and ENA on the latch are fed by the same signal tops:nios_top\|lenet_top:lenet_top\|state.S_FC_2" {  } { { "../verilog/lenet_top.v" "" { Text "C:/Users/minut/Desktop/projects/Clasificare-imagini-pe-FPGA--NIOS-II-/verilog/lenet_top.v" 412 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1689790802282 ""}  } { { "../verilog/lenet_top.v" "" { Text "C:/Users/minut/Desktop/projects/Clasificare-imagini-pe-FPGA--NIOS-II-/verilog/lenet_top.v" 594 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1689790802282 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "tops:nios_top\|lenet_top:lenet_top\|result_bram_addra\[11\] " "Latch tops:nios_top\|lenet_top:lenet_top\|result_bram_addra\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA tops:nios_top\|lenet_top:lenet_top\|state.S_FC_2 " "Ports D and ENA on the latch are fed by the same signal tops:nios_top\|lenet_top:lenet_top\|state.S_FC_2" {  } { { "../verilog/lenet_top.v" "" { Text "C:/Users/minut/Desktop/projects/Clasificare-imagini-pe-FPGA--NIOS-II-/verilog/lenet_top.v" 412 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1689790802282 ""}  } { { "../verilog/lenet_top.v" "" { Text "C:/Users/minut/Desktop/projects/Clasificare-imagini-pe-FPGA--NIOS-II-/verilog/lenet_top.v" 594 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1689790802282 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "tops:nios_top\|lenet_top:lenet_top\|result_bram_addra\[12\] " "Latch tops:nios_top\|lenet_top:lenet_top\|result_bram_addra\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA tops:nios_top\|lenet_top:lenet_top\|state.S_FC_2 " "Ports D and ENA on the latch are fed by the same signal tops:nios_top\|lenet_top:lenet_top\|state.S_FC_2" {  } { { "../verilog/lenet_top.v" "" { Text "C:/Users/minut/Desktop/projects/Clasificare-imagini-pe-FPGA--NIOS-II-/verilog/lenet_top.v" 412 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1689790802282 ""}  } { { "../verilog/lenet_top.v" "" { Text "C:/Users/minut/Desktop/projects/Clasificare-imagini-pe-FPGA--NIOS-II-/verilog/lenet_top.v" 594 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1689790802282 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "tops:nios_top\|lenet_top:lenet_top\|result_bram_dina\[1\] " "Latch tops:nios_top\|lenet_top:lenet_top\|result_bram_dina\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA tops:nios_top\|lenet_top:lenet_top\|state.S_FC_1 " "Ports D and ENA on the latch are fed by the same signal tops:nios_top\|lenet_top:lenet_top\|state.S_FC_1" {  } { { "../verilog/lenet_top.v" "" { Text "C:/Users/minut/Desktop/projects/Clasificare-imagini-pe-FPGA--NIOS-II-/verilog/lenet_top.v" 412 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1689790802282 ""}  } { { "../verilog/lenet_top.v" "" { Text "C:/Users/minut/Desktop/projects/Clasificare-imagini-pe-FPGA--NIOS-II-/verilog/lenet_top.v" 594 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1689790802282 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "tops:nios_top\|lenet_top:lenet_top\|result_bram_dina\[2\] " "Latch tops:nios_top\|lenet_top:lenet_top\|result_bram_dina\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA tops:nios_top\|lenet_top:lenet_top\|state.S_FC_1 " "Ports D and ENA on the latch are fed by the same signal tops:nios_top\|lenet_top:lenet_top\|state.S_FC_1" {  } { { "../verilog/lenet_top.v" "" { Text "C:/Users/minut/Desktop/projects/Clasificare-imagini-pe-FPGA--NIOS-II-/verilog/lenet_top.v" 412 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1689790802282 ""}  } { { "../verilog/lenet_top.v" "" { Text "C:/Users/minut/Desktop/projects/Clasificare-imagini-pe-FPGA--NIOS-II-/verilog/lenet_top.v" 594 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1689790802282 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "tops:nios_top\|lenet_top:lenet_top\|result_bram_dina\[3\] " "Latch tops:nios_top\|lenet_top:lenet_top\|result_bram_dina\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA tops:nios_top\|lenet_top:lenet_top\|state.S_FC_1 " "Ports D and ENA on the latch are fed by the same signal tops:nios_top\|lenet_top:lenet_top\|state.S_FC_1" {  } { { "../verilog/lenet_top.v" "" { Text "C:/Users/minut/Desktop/projects/Clasificare-imagini-pe-FPGA--NIOS-II-/verilog/lenet_top.v" 412 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1689790802282 ""}  } { { "../verilog/lenet_top.v" "" { Text "C:/Users/minut/Desktop/projects/Clasificare-imagini-pe-FPGA--NIOS-II-/verilog/lenet_top.v" 594 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1689790802282 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "tops:nios_top\|lenet_top:lenet_top\|result_bram_dina\[4\] " "Latch tops:nios_top\|lenet_top:lenet_top\|result_bram_dina\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA tops:nios_top\|lenet_top:lenet_top\|state.S_FC_1 " "Ports D and ENA on the latch are fed by the same signal tops:nios_top\|lenet_top:lenet_top\|state.S_FC_1" {  } { { "../verilog/lenet_top.v" "" { Text "C:/Users/minut/Desktop/projects/Clasificare-imagini-pe-FPGA--NIOS-II-/verilog/lenet_top.v" 412 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1689790802282 ""}  } { { "../verilog/lenet_top.v" "" { Text "C:/Users/minut/Desktop/projects/Clasificare-imagini-pe-FPGA--NIOS-II-/verilog/lenet_top.v" 594 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1689790802282 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "tops:nios_top\|lenet_top:lenet_top\|result_bram_dina\[5\] " "Latch tops:nios_top\|lenet_top:lenet_top\|result_bram_dina\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA tops:nios_top\|lenet_top:lenet_top\|state.S_FC_1 " "Ports D and ENA on the latch are fed by the same signal tops:nios_top\|lenet_top:lenet_top\|state.S_FC_1" {  } { { "../verilog/lenet_top.v" "" { Text "C:/Users/minut/Desktop/projects/Clasificare-imagini-pe-FPGA--NIOS-II-/verilog/lenet_top.v" 412 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1689790802282 ""}  } { { "../verilog/lenet_top.v" "" { Text "C:/Users/minut/Desktop/projects/Clasificare-imagini-pe-FPGA--NIOS-II-/verilog/lenet_top.v" 594 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1689790802282 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "tops:nios_top\|lenet_top:lenet_top\|result_bram_dina\[6\] " "Latch tops:nios_top\|lenet_top:lenet_top\|result_bram_dina\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA tops:nios_top\|lenet_top:lenet_top\|state.S_FC_1 " "Ports D and ENA on the latch are fed by the same signal tops:nios_top\|lenet_top:lenet_top\|state.S_FC_1" {  } { { "../verilog/lenet_top.v" "" { Text "C:/Users/minut/Desktop/projects/Clasificare-imagini-pe-FPGA--NIOS-II-/verilog/lenet_top.v" 412 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1689790802282 ""}  } { { "../verilog/lenet_top.v" "" { Text "C:/Users/minut/Desktop/projects/Clasificare-imagini-pe-FPGA--NIOS-II-/verilog/lenet_top.v" 594 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1689790802282 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "tops:nios_top\|lenet_top:lenet_top\|result_bram_dina\[7\] " "Latch tops:nios_top\|lenet_top:lenet_top\|result_bram_dina\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA tops:nios_top\|lenet_top:lenet_top\|state.S_FC_1 " "Ports D and ENA on the latch are fed by the same signal tops:nios_top\|lenet_top:lenet_top\|state.S_FC_1" {  } { { "../verilog/lenet_top.v" "" { Text "C:/Users/minut/Desktop/projects/Clasificare-imagini-pe-FPGA--NIOS-II-/verilog/lenet_top.v" 412 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1689790802283 ""}  } { { "../verilog/lenet_top.v" "" { Text "C:/Users/minut/Desktop/projects/Clasificare-imagini-pe-FPGA--NIOS-II-/verilog/lenet_top.v" 594 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1689790802283 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "tops:nios_top\|lenet_top:lenet_top\|result_bram_dina\[8\] " "Latch tops:nios_top\|lenet_top:lenet_top\|result_bram_dina\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA tops:nios_top\|lenet_top:lenet_top\|state.S_FC_1 " "Ports D and ENA on the latch are fed by the same signal tops:nios_top\|lenet_top:lenet_top\|state.S_FC_1" {  } { { "../verilog/lenet_top.v" "" { Text "C:/Users/minut/Desktop/projects/Clasificare-imagini-pe-FPGA--NIOS-II-/verilog/lenet_top.v" 412 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1689790802283 ""}  } { { "../verilog/lenet_top.v" "" { Text "C:/Users/minut/Desktop/projects/Clasificare-imagini-pe-FPGA--NIOS-II-/verilog/lenet_top.v" 594 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1689790802283 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "tops:nios_top\|lenet_top:lenet_top\|result_bram_dina\[9\] " "Latch tops:nios_top\|lenet_top:lenet_top\|result_bram_dina\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA tops:nios_top\|lenet_top:lenet_top\|state.S_FC_1 " "Ports D and ENA on the latch are fed by the same signal tops:nios_top\|lenet_top:lenet_top\|state.S_FC_1" {  } { { "../verilog/lenet_top.v" "" { Text "C:/Users/minut/Desktop/projects/Clasificare-imagini-pe-FPGA--NIOS-II-/verilog/lenet_top.v" 412 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1689790802283 ""}  } { { "../verilog/lenet_top.v" "" { Text "C:/Users/minut/Desktop/projects/Clasificare-imagini-pe-FPGA--NIOS-II-/verilog/lenet_top.v" 594 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1689790802283 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "tops:nios_top\|lenet_top:lenet_top\|result_bram_dina\[10\] " "Latch tops:nios_top\|lenet_top:lenet_top\|result_bram_dina\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA tops:nios_top\|lenet_top:lenet_top\|state.S_FC_1 " "Ports D and ENA on the latch are fed by the same signal tops:nios_top\|lenet_top:lenet_top\|state.S_FC_1" {  } { { "../verilog/lenet_top.v" "" { Text "C:/Users/minut/Desktop/projects/Clasificare-imagini-pe-FPGA--NIOS-II-/verilog/lenet_top.v" 412 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1689790802283 ""}  } { { "../verilog/lenet_top.v" "" { Text "C:/Users/minut/Desktop/projects/Clasificare-imagini-pe-FPGA--NIOS-II-/verilog/lenet_top.v" 594 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1689790802283 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "tops:nios_top\|lenet_top:lenet_top\|result_bram_dina\[11\] " "Latch tops:nios_top\|lenet_top:lenet_top\|result_bram_dina\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA tops:nios_top\|lenet_top:lenet_top\|state.S_FC_1 " "Ports D and ENA on the latch are fed by the same signal tops:nios_top\|lenet_top:lenet_top\|state.S_FC_1" {  } { { "../verilog/lenet_top.v" "" { Text "C:/Users/minut/Desktop/projects/Clasificare-imagini-pe-FPGA--NIOS-II-/verilog/lenet_top.v" 412 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1689790802283 ""}  } { { "../verilog/lenet_top.v" "" { Text "C:/Users/minut/Desktop/projects/Clasificare-imagini-pe-FPGA--NIOS-II-/verilog/lenet_top.v" 594 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1689790802283 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "tops:nios_top\|lenet_top:lenet_top\|result_bram_dina\[12\] " "Latch tops:nios_top\|lenet_top:lenet_top\|result_bram_dina\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA tops:nios_top\|lenet_top:lenet_top\|state.S_FC_1 " "Ports D and ENA on the latch are fed by the same signal tops:nios_top\|lenet_top:lenet_top\|state.S_FC_1" {  } { { "../verilog/lenet_top.v" "" { Text "C:/Users/minut/Desktop/projects/Clasificare-imagini-pe-FPGA--NIOS-II-/verilog/lenet_top.v" 412 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1689790802283 ""}  } { { "../verilog/lenet_top.v" "" { Text "C:/Users/minut/Desktop/projects/Clasificare-imagini-pe-FPGA--NIOS-II-/verilog/lenet_top.v" 594 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1689790802283 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "tops:nios_top\|lenet_top:lenet_top\|result_bram_dina\[13\] " "Latch tops:nios_top\|lenet_top:lenet_top\|result_bram_dina\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA tops:nios_top\|lenet_top:lenet_top\|state.S_FC_1 " "Ports D and ENA on the latch are fed by the same signal tops:nios_top\|lenet_top:lenet_top\|state.S_FC_1" {  } { { "../verilog/lenet_top.v" "" { Text "C:/Users/minut/Desktop/projects/Clasificare-imagini-pe-FPGA--NIOS-II-/verilog/lenet_top.v" 412 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1689790802283 ""}  } { { "../verilog/lenet_top.v" "" { Text "C:/Users/minut/Desktop/projects/Clasificare-imagini-pe-FPGA--NIOS-II-/verilog/lenet_top.v" 594 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1689790802283 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "tops:nios_top\|lenet_top:lenet_top\|result_bram_dina\[14\] " "Latch tops:nios_top\|lenet_top:lenet_top\|result_bram_dina\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA tops:nios_top\|lenet_top:lenet_top\|state.S_FC_1 " "Ports D and ENA on the latch are fed by the same signal tops:nios_top\|lenet_top:lenet_top\|state.S_FC_1" {  } { { "../verilog/lenet_top.v" "" { Text "C:/Users/minut/Desktop/projects/Clasificare-imagini-pe-FPGA--NIOS-II-/verilog/lenet_top.v" 412 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1689790802283 ""}  } { { "../verilog/lenet_top.v" "" { Text "C:/Users/minut/Desktop/projects/Clasificare-imagini-pe-FPGA--NIOS-II-/verilog/lenet_top.v" 594 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1689790802283 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "tops:nios_top\|lenet_top:lenet_top\|result_bram_dina\[15\] " "Latch tops:nios_top\|lenet_top:lenet_top\|result_bram_dina\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA tops:nios_top\|lenet_top:lenet_top\|state.S_POOL_2 " "Ports D and ENA on the latch are fed by the same signal tops:nios_top\|lenet_top:lenet_top\|state.S_POOL_2" {  } { { "../verilog/lenet_top.v" "" { Text "C:/Users/minut/Desktop/projects/Clasificare-imagini-pe-FPGA--NIOS-II-/verilog/lenet_top.v" 412 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1689790802283 ""}  } { { "../verilog/lenet_top.v" "" { Text "C:/Users/minut/Desktop/projects/Clasificare-imagini-pe-FPGA--NIOS-II-/verilog/lenet_top.v" 594 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1689790802283 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "alt_jtag_atlantic.v" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 210 -1 0 } } { "db/ip/ipselector/submodules/ipselector_debug.v" "" { Text "C:/Users/minut/Desktop/projects/Clasificare-imagini-pe-FPGA--NIOS-II-/ipselector/db/ip/ipselector/submodules/ipselector_debug.v" 352 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 321 -1 0 } } { "db/ip/ipselector/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/minut/Desktop/projects/Clasificare-imagini-pe-FPGA--NIOS-II-/ipselector/db/ip/ipselector/submodules/altera_merlin_arbitrator.sv" 203 -1 0 } } { "db/ip/ipselector/submodules/ipselector_ipselector_cpu.v" "" { Text "C:/Users/minut/Desktop/projects/Clasificare-imagini-pe-FPGA--NIOS-II-/ipselector/db/ip/ipselector/submodules/ipselector_ipselector_cpu.v" 2899 -1 0 } } { "db/ip/ipselector/submodules/ipselector_ipselector_cpu.v" "" { Text "C:/Users/minut/Desktop/projects/Clasificare-imagini-pe-FPGA--NIOS-II-/ipselector/db/ip/ipselector/submodules/ipselector_ipselector_cpu.v" 3899 -1 0 } } { "db/ip/ipselector/submodules/ipselector_debug.v" "" { Text "C:/Users/minut/Desktop/projects/Clasificare-imagini-pe-FPGA--NIOS-II-/ipselector/db/ip/ipselector/submodules/ipselector_debug.v" 398 -1 0 } } { "db/ip/ipselector/submodules/ipselector_ipselector_cpu.v" "" { Text "C:/Users/minut/Desktop/projects/Clasificare-imagini-pe-FPGA--NIOS-II-/ipselector/db/ip/ipselector/submodules/ipselector_ipselector_cpu.v" 3521 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 211 -1 0 } } { "db/ip/ipselector/submodules/ipselector_ipselector_cpu.v" "" { Text "C:/Users/minut/Desktop/projects/Clasificare-imagini-pe-FPGA--NIOS-II-/ipselector/db/ip/ipselector/submodules/ipselector_ipselector_cpu.v" 2120 -1 0 } } { "db/ip/ipselector/submodules/altera_reset_synchronizer.v" "" { Text "C:/Users/minut/Desktop/projects/Clasificare-imagini-pe-FPGA--NIOS-II-/ipselector/db/ip/ipselector/submodules/altera_reset_synchronizer.v" 62 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1689790802428 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1689790802428 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689790815057 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "179 " "179 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1689790823093 ""}
{ "Info" "ISCL_SCL_WANNA_REM_USR_WIRE" "" "Found the following redundant logic cells in design" { { "Info" "ISCL_SCL_CELL_NAME" "tops:nios_top\|lenet_top:lenet_top\|conv_3:u_conv_3\|Add0~0 " "Logic cell \"tops:nios_top\|lenet_top:lenet_top\|conv_3:u_conv_3\|Add0~0\"" {  } { { "../verilog/layers/conv_3.v" "Add0~0" { Text "C:/Users/minut/Desktop/projects/Clasificare-imagini-pe-FPGA--NIOS-II-/verilog/layers/conv_3.v" 122 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1689790823211 ""} { "Info" "ISCL_SCL_CELL_NAME" "tops:nios_top\|lenet_top:lenet_top\|conv_3:u_conv_3\|Add0~2 " "Logic cell \"tops:nios_top\|lenet_top:lenet_top\|conv_3:u_conv_3\|Add0~2\"" {  } { { "../verilog/layers/conv_3.v" "Add0~2" { Text "C:/Users/minut/Desktop/projects/Clasificare-imagini-pe-FPGA--NIOS-II-/verilog/layers/conv_3.v" 122 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1689790823211 ""} { "Info" "ISCL_SCL_CELL_NAME" "tops:nios_top\|lenet_top:lenet_top\|conv_3:u_conv_3\|Add0~4 " "Logic cell \"tops:nios_top\|lenet_top:lenet_top\|conv_3:u_conv_3\|Add0~4\"" {  } { { "../verilog/layers/conv_3.v" "Add0~4" { Text "C:/Users/minut/Desktop/projects/Clasificare-imagini-pe-FPGA--NIOS-II-/verilog/layers/conv_3.v" 122 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1689790823211 ""} { "Info" "ISCL_SCL_CELL_NAME" "tops:nios_top\|lenet_top:lenet_top\|conv_3:u_conv_3\|Add0~6 " "Logic cell \"tops:nios_top\|lenet_top:lenet_top\|conv_3:u_conv_3\|Add0~6\"" {  } { { "../verilog/layers/conv_3.v" "Add0~6" { Text "C:/Users/minut/Desktop/projects/Clasificare-imagini-pe-FPGA--NIOS-II-/verilog/layers/conv_3.v" 122 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1689790823211 ""} { "Info" "ISCL_SCL_CELL_NAME" "tops:nios_top\|lenet_top:lenet_top\|conv_3:u_conv_3\|Add0~8 " "Logic cell \"tops:nios_top\|lenet_top:lenet_top\|conv_3:u_conv_3\|Add0~8\"" {  } { { "../verilog/layers/conv_3.v" "Add0~8" { Text "C:/Users/minut/Desktop/projects/Clasificare-imagini-pe-FPGA--NIOS-II-/verilog/layers/conv_3.v" 122 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1689790823211 ""} { "Info" "ISCL_SCL_CELL_NAME" "tops:nios_top\|lenet_top:lenet_top\|conv_3:u_conv_3\|Add0~10 " "Logic cell \"tops:nios_top\|lenet_top:lenet_top\|conv_3:u_conv_3\|Add0~10\"" {  } { { "../verilog/layers/conv_3.v" "Add0~10" { Text "C:/Users/minut/Desktop/projects/Clasificare-imagini-pe-FPGA--NIOS-II-/verilog/layers/conv_3.v" 122 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1689790823211 ""} { "Info" "ISCL_SCL_CELL_NAME" "tops:nios_top\|lenet_top:lenet_top\|conv_3:u_conv_3\|Add0~12 " "Logic cell \"tops:nios_top\|lenet_top:lenet_top\|conv_3:u_conv_3\|Add0~12\"" {  } { { "../verilog/layers/conv_3.v" "Add0~12" { Text "C:/Users/minut/Desktop/projects/Clasificare-imagini-pe-FPGA--NIOS-II-/verilog/layers/conv_3.v" 122 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1689790823211 ""} { "Info" "ISCL_SCL_CELL_NAME" "tops:nios_top\|lenet_top:lenet_top\|conv_3:u_conv_3\|Add0~14 " "Logic cell \"tops:nios_top\|lenet_top:lenet_top\|conv_3:u_conv_3\|Add0~14\"" {  } { { "../verilog/layers/conv_3.v" "Add0~14" { Text "C:/Users/minut/Desktop/projects/Clasificare-imagini-pe-FPGA--NIOS-II-/verilog/layers/conv_3.v" 122 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1689790823211 ""} { "Info" "ISCL_SCL_CELL_NAME" "tops:nios_top\|lenet_top:lenet_top\|conv_3:u_conv_3\|Add0~16 " "Logic cell \"tops:nios_top\|lenet_top:lenet_top\|conv_3:u_conv_3\|Add0~16\"" {  } { { "../verilog/layers/conv_3.v" "Add0~16" { Text "C:/Users/minut/Desktop/projects/Clasificare-imagini-pe-FPGA--NIOS-II-/verilog/layers/conv_3.v" 122 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1689790823211 ""} { "Info" "ISCL_SCL_CELL_NAME" "tops:nios_top\|lenet_top:lenet_top\|conv_3:u_conv_3\|Add0~18 " "Logic cell \"tops:nios_top\|lenet_top:lenet_top\|conv_3:u_conv_3\|Add0~18\"" {  } { { "../verilog/layers/conv_3.v" "Add0~18" { Text "C:/Users/minut/Desktop/projects/Clasificare-imagini-pe-FPGA--NIOS-II-/verilog/layers/conv_3.v" 122 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1689790823211 ""} { "Info" "ISCL_SCL_CELL_NAME" "tops:nios_top\|lenet_top:lenet_top\|conv_3:u_conv_3\|Add0~20 " "Logic cell \"tops:nios_top\|lenet_top:lenet_top\|conv_3:u_conv_3\|Add0~20\"" {  } { { "../verilog/layers/conv_3.v" "Add0~20" { Text "C:/Users/minut/Desktop/projects/Clasificare-imagini-pe-FPGA--NIOS-II-/verilog/layers/conv_3.v" 122 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1689790823211 ""} { "Info" "ISCL_SCL_CELL_NAME" "tops:nios_top\|lenet_top:lenet_top\|conv_3:u_conv_3\|Add0~22 " "Logic cell \"tops:nios_top\|lenet_top:lenet_top\|conv_3:u_conv_3\|Add0~22\"" {  } { { "../verilog/layers/conv_3.v" "Add0~22" { Text "C:/Users/minut/Desktop/projects/Clasificare-imagini-pe-FPGA--NIOS-II-/verilog/layers/conv_3.v" 122 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1689790823211 ""} { "Info" "ISCL_SCL_CELL_NAME" "tops:nios_top\|lenet_top:lenet_top\|conv_3:u_conv_3\|Add0~24 " "Logic cell \"tops:nios_top\|lenet_top:lenet_top\|conv_3:u_conv_3\|Add0~24\"" {  } { { "../verilog/layers/conv_3.v" "Add0~24" { Text "C:/Users/minut/Desktop/projects/Clasificare-imagini-pe-FPGA--NIOS-II-/verilog/layers/conv_3.v" 122 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1689790823211 ""} { "Info" "ISCL_SCL_CELL_NAME" "tops:nios_top\|lenet_top:lenet_top\|conv_3:u_conv_3\|Add0~26 " "Logic cell \"tops:nios_top\|lenet_top:lenet_top\|conv_3:u_conv_3\|Add0~26\"" {  } { { "../verilog/layers/conv_3.v" "Add0~26" { Text "C:/Users/minut/Desktop/projects/Clasificare-imagini-pe-FPGA--NIOS-II-/verilog/layers/conv_3.v" 122 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1689790823211 ""} { "Info" "ISCL_SCL_CELL_NAME" "tops:nios_top\|lenet_top:lenet_top\|conv_3:u_conv_3\|Add0~28 " "Logic cell \"tops:nios_top\|lenet_top:lenet_top\|conv_3:u_conv_3\|Add0~28\"" {  } { { "../verilog/layers/conv_3.v" "Add0~28" { Text "C:/Users/minut/Desktop/projects/Clasificare-imagini-pe-FPGA--NIOS-II-/verilog/layers/conv_3.v" 122 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1689790823211 ""} { "Info" "ISCL_SCL_CELL_NAME" "tops:nios_top\|lenet_top:lenet_top\|conv_3:u_conv_3\|Add0~30 " "Logic cell \"tops:nios_top\|lenet_top:lenet_top\|conv_3:u_conv_3\|Add0~30\"" {  } { { "../verilog/layers/conv_3.v" "Add0~30" { Text "C:/Users/minut/Desktop/projects/Clasificare-imagini-pe-FPGA--NIOS-II-/verilog/layers/conv_3.v" 122 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1689790823211 ""} { "Info" "ISCL_SCL_CELL_NAME" "tops:nios_top\|lenet_top:lenet_top\|conv_3:u_conv_3\|Add0~32 " "Logic cell \"tops:nios_top\|lenet_top:lenet_top\|conv_3:u_conv_3\|Add0~32\"" {  } { { "../verilog/layers/conv_3.v" "Add0~32" { Text "C:/Users/minut/Desktop/projects/Clasificare-imagini-pe-FPGA--NIOS-II-/verilog/layers/conv_3.v" 122 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1689790823211 ""} { "Info" "ISCL_SCL_CELL_NAME" "tops:nios_top\|lenet_top:lenet_top\|conv_3:u_conv_3\|Add0~34 " "Logic cell \"tops:nios_top\|lenet_top:lenet_top\|conv_3:u_conv_3\|Add0~34\"" {  } { { "../verilog/layers/conv_3.v" "Add0~34" { Text "C:/Users/minut/Desktop/projects/Clasificare-imagini-pe-FPGA--NIOS-II-/verilog/layers/conv_3.v" 122 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1689790823211 ""} { "Info" "ISCL_SCL_CELL_NAME" "tops:nios_top\|lenet_top:lenet_top\|conv_3:u_conv_3\|Add0~36 " "Logic cell \"tops:nios_top\|lenet_top:lenet_top\|conv_3:u_conv_3\|Add0~36\"" {  } { { "../verilog/layers/conv_3.v" "Add0~36" { Text "C:/Users/minut/Desktop/projects/Clasificare-imagini-pe-FPGA--NIOS-II-/verilog/layers/conv_3.v" 122 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1689790823211 ""} { "Info" "ISCL_SCL_CELL_NAME" "tops:nios_top\|lenet_top:lenet_top\|conv_3:u_conv_3\|Add0~38 " "Logic cell \"tops:nios_top\|lenet_top:lenet_top\|conv_3:u_conv_3\|Add0~38\"" {  } { { "../verilog/layers/conv_3.v" "Add0~38" { Text "C:/Users/minut/Desktop/projects/Clasificare-imagini-pe-FPGA--NIOS-II-/verilog/layers/conv_3.v" 122 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1689790823211 ""} { "Info" "ISCL_SCL_CELL_NAME" "tops:nios_top\|lenet_top:lenet_top\|conv_3:u_conv_3\|Add0~40 " "Logic cell \"tops:nios_top\|lenet_top:lenet_top\|conv_3:u_conv_3\|Add0~40\"" {  } { { "../verilog/layers/conv_3.v" "Add0~40" { Text "C:/Users/minut/Desktop/projects/Clasificare-imagini-pe-FPGA--NIOS-II-/verilog/layers/conv_3.v" 122 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1689790823211 ""} { "Info" "ISCL_SCL_CELL_NAME" "tops:nios_top\|lenet_top:lenet_top\|conv_3:u_conv_3\|Add0~42 " "Logic cell \"tops:nios_top\|lenet_top:lenet_top\|conv_3:u_conv_3\|Add0~42\"" {  } { { "../verilog/layers/conv_3.v" "Add0~42" { Text "C:/Users/minut/Desktop/projects/Clasificare-imagini-pe-FPGA--NIOS-II-/verilog/layers/conv_3.v" 122 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1689790823211 ""} { "Info" "ISCL_SCL_CELL_NAME" "tops:nios_top\|lenet_top:lenet_top\|conv_3:u_conv_3\|Add0~44 " "Logic cell \"tops:nios_top\|lenet_top:lenet_top\|conv_3:u_conv_3\|Add0~44\"" {  } { { "../verilog/layers/conv_3.v" "Add0~44" { Text "C:/Users/minut/Desktop/projects/Clasificare-imagini-pe-FPGA--NIOS-II-/verilog/layers/conv_3.v" 122 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1689790823211 ""} { "Info" "ISCL_SCL_CELL_NAME" "tops:nios_top\|lenet_top:lenet_top\|conv_3:u_conv_3\|Add0~46 " "Logic cell \"tops:nios_top\|lenet_top:lenet_top\|conv_3:u_conv_3\|Add0~46\"" {  } { { "../verilog/layers/conv_3.v" "Add0~46" { Text "C:/Users/minut/Desktop/projects/Clasificare-imagini-pe-FPGA--NIOS-II-/verilog/layers/conv_3.v" 122 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1689790823211 ""} { "Info" "ISCL_SCL_CELL_NAME" "tops:nios_top\|lenet_top:lenet_top\|conv_3:u_conv_3\|Add0~48 " "Logic cell \"tops:nios_top\|lenet_top:lenet_top\|conv_3:u_conv_3\|Add0~48\"" {  } { { "../verilog/layers/conv_3.v" "Add0~48" { Text "C:/Users/minut/Desktop/projects/Clasificare-imagini-pe-FPGA--NIOS-II-/verilog/layers/conv_3.v" 122 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1689790823211 ""} { "Info" "ISCL_SCL_CELL_NAME" "tops:nios_top\|lenet_top:lenet_top\|conv_3:u_conv_3\|Add0~50 " "Logic cell \"tops:nios_top\|lenet_top:lenet_top\|conv_3:u_conv_3\|Add0~50\"" {  } { { "../verilog/layers/conv_3.v" "Add0~50" { Text "C:/Users/minut/Desktop/projects/Clasificare-imagini-pe-FPGA--NIOS-II-/verilog/layers/conv_3.v" 122 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1689790823211 ""} { "Info" "ISCL_SCL_CELL_NAME" "tops:nios_top\|lenet_top:lenet_top\|conv_3:u_conv_3\|Add0~52 " "Logic cell \"tops:nios_top\|lenet_top:lenet_top\|conv_3:u_conv_3\|Add0~52\"" {  } { { "../verilog/layers/conv_3.v" "Add0~52" { Text "C:/Users/minut/Desktop/projects/Clasificare-imagini-pe-FPGA--NIOS-II-/verilog/layers/conv_3.v" 122 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1689790823211 ""} { "Info" "ISCL_SCL_CELL_NAME" "tops:nios_top\|lenet_top:lenet_top\|conv_3:u_conv_3\|Add0~54 " "Logic cell \"tops:nios_top\|lenet_top:lenet_top\|conv_3:u_conv_3\|Add0~54\"" {  } { { "../verilog/layers/conv_3.v" "Add0~54" { Text "C:/Users/minut/Desktop/projects/Clasificare-imagini-pe-FPGA--NIOS-II-/verilog/layers/conv_3.v" 122 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1689790823211 ""} { "Info" "ISCL_SCL_CELL_NAME" "tops:nios_top\|lenet_top:lenet_top\|conv_2:u_conv_2\|lpm_divide:Mod1\|lpm_divide_h3o:auto_generated\|abs_divider_jbg:divider\|alt_u_div_qhe:divider\|add_sub_31_result_int\[0\]~10 " "Logic cell \"tops:nios_top\|lenet_top:lenet_top\|conv_2:u_conv_2\|lpm_divide:Mod1\|lpm_divide_h3o:auto_generated\|abs_divider_jbg:divider\|alt_u_div_qhe:divider\|add_sub_31_result_int\[0\]~10\"" {  } { { "db/alt_u_div_qhe.tdf" "add_sub_31_result_int\[0\]~10" { Text "C:/Users/minut/Desktop/projects/Clasificare-imagini-pe-FPGA--NIOS-II-/ipselector/db/alt_u_div_qhe.tdf" 152 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1689790823211 ""} { "Info" "ISCL_SCL_CELL_NAME" "tops:nios_top\|lenet_top:lenet_top\|conv_1:u_conv_1\|lpm_divide:Mod2\|lpm_divide_j3o:auto_generated\|abs_divider_lbg:divider\|alt_u_div_uhe:divider\|add_sub_31_result_int\[0\]~12 " "Logic cell \"tops:nios_top\|lenet_top:lenet_top\|conv_1:u_conv_1\|lpm_divide:Mod2\|lpm_divide_j3o:auto_generated\|abs_divider_lbg:divider\|alt_u_div_uhe:divider\|add_sub_31_result_int\[0\]~12\"" {  } { { "db/alt_u_div_uhe.tdf" "add_sub_31_result_int\[0\]~12" { Text "C:/Users/minut/Desktop/projects/Clasificare-imagini-pe-FPGA--NIOS-II-/ipselector/db/alt_u_div_uhe.tdf" 152 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1689790823211 ""} { "Info" "ISCL_SCL_CELL_NAME" "tops:nios_top\|lenet_top:lenet_top\|conv_1:u_conv_1\|lpm_divide:Mod1\|lpm_divide_j3o:auto_generated\|abs_divider_lbg:divider\|alt_u_div_uhe:divider\|add_sub_31_result_int\[0\]~12 " "Logic cell \"tops:nios_top\|lenet_top:lenet_top\|conv_1:u_conv_1\|lpm_divide:Mod1\|lpm_divide_j3o:auto_generated\|abs_divider_lbg:divider\|alt_u_div_uhe:divider\|add_sub_31_result_int\[0\]~12\"" {  } { { "db/alt_u_div_uhe.tdf" "add_sub_31_result_int\[0\]~12" { Text "C:/Users/minut/Desktop/projects/Clasificare-imagini-pe-FPGA--NIOS-II-/ipselector/db/alt_u_div_uhe.tdf" 152 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1689790823211 ""} { "Info" "ISCL_SCL_CELL_NAME" "tops:nios_top\|lenet_top:lenet_top\|conv_2:u_conv_2\|lpm_divide:Mod3\|lpm_divide_i3o:auto_generated\|abs_divider_kbg:divider\|alt_u_div_she:divider\|add_sub_31_result_int\[0\]~12 " "Logic cell \"tops:nios_top\|lenet_top:lenet_top\|conv_2:u_conv_2\|lpm_divide:Mod3\|lpm_divide_i3o:auto_generated\|abs_divider_kbg:divider\|alt_u_div_she:divider\|add_sub_31_result_int\[0\]~12\"" {  } { { "db/alt_u_div_she.tdf" "add_sub_31_result_int\[0\]~12" { Text "C:/Users/minut/Desktop/projects/Clasificare-imagini-pe-FPGA--NIOS-II-/ipselector/db/alt_u_div_she.tdf" 152 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1689790823211 ""} { "Info" "ISCL_SCL_CELL_NAME" "tops:nios_top\|lenet_top:lenet_top\|conv_2:u_conv_2\|lpm_divide:Mod2\|lpm_divide_i3o:auto_generated\|abs_divider_kbg:divider\|alt_u_div_she:divider\|add_sub_31_result_int\[0\]~12 " "Logic cell \"tops:nios_top\|lenet_top:lenet_top\|conv_2:u_conv_2\|lpm_divide:Mod2\|lpm_divide_i3o:auto_generated\|abs_divider_kbg:divider\|alt_u_div_she:divider\|add_sub_31_result_int\[0\]~12\"" {  } { { "db/alt_u_div_she.tdf" "add_sub_31_result_int\[0\]~12" { Text "C:/Users/minut/Desktop/projects/Clasificare-imagini-pe-FPGA--NIOS-II-/ipselector/db/alt_u_div_she.tdf" 152 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1689790823211 ""} { "Info" "ISCL_SCL_CELL_NAME" "tops:nios_top\|lenet_top:lenet_top\|pool_1:u_pool_1\|lpm_divide:Mod1\|lpm_divide_i3o:auto_generated\|abs_divider_kbg:divider\|alt_u_div_she:divider\|add_sub_31_result_int\[0\]~12 " "Logic cell \"tops:nios_top\|lenet_top:lenet_top\|pool_1:u_pool_1\|lpm_divide:Mod1\|lpm_divide_i3o:auto_generated\|abs_divider_kbg:divider\|alt_u_div_she:divider\|add_sub_31_result_int\[0\]~12\"" {  } { { "db/alt_u_div_she.tdf" "add_sub_31_result_int\[0\]~12" { Text "C:/Users/minut/Desktop/projects/Clasificare-imagini-pe-FPGA--NIOS-II-/ipselector/db/alt_u_div_she.tdf" 152 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1689790823211 ""} { "Info" "ISCL_SCL_CELL_NAME" "tops:nios_top\|lenet_top:lenet_top\|pool_1:u_pool_1\|lpm_divide:Mod0\|lpm_divide_i3o:auto_generated\|abs_divider_kbg:divider\|alt_u_div_she:divider\|add_sub_31_result_int\[0\]~12 " "Logic cell \"tops:nios_top\|lenet_top:lenet_top\|pool_1:u_pool_1\|lpm_divide:Mod0\|lpm_divide_i3o:auto_generated\|abs_divider_kbg:divider\|alt_u_div_she:divider\|add_sub_31_result_int\[0\]~12\"" {  } { { "db/alt_u_div_she.tdf" "add_sub_31_result_int\[0\]~12" { Text "C:/Users/minut/Desktop/projects/Clasificare-imagini-pe-FPGA--NIOS-II-/ipselector/db/alt_u_div_she.tdf" 152 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1689790823211 ""}  } {  } 0 17016 "Found the following redundant logic cells in design" 0 0 "Analysis & Synthesis" 0 -1 1689790823211 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/minut/Desktop/projects/Clasificare-imagini-pe-FPGA--NIOS-II-/ipselector/output_files/ipselector.map.smsg " "Generated suppressed messages file C:/Users/minut/Desktop/projects/Clasificare-imagini-pe-FPGA--NIOS-II-/ipselector/output_files/ipselector.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689790824125 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1689790825922 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689790825922 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "18062 " "Implemented 18062 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "5 " "Implemented 5 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1689790827227 ""} { "Info" "ICUT_CUT_TM_OPINS" "9 " "Implemented 9 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1689790827227 ""} { "Info" "ICUT_CUT_TM_LCELLS" "17525 " "Implemented 17525 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1689790827227 ""} { "Info" "ICUT_CUT_TM_RAMS" "272 " "Implemented 272 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1689790827227 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "250 " "Implemented 250 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1689790827227 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1689790827227 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 125 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 125 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5109 " "Peak virtual memory: 5109 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1689790827358 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jul 19 21:20:27 2023 " "Processing ended: Wed Jul 19 21:20:27 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1689790827358 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:02:30 " "Elapsed time: 00:02:30" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1689790827358 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:03:01 " "Total CPU time (on all processors): 00:03:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1689790827358 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1689790827358 ""}
