

================================================================
== Vitis HLS Report for 'nn_inference_Pipeline_col2'
================================================================
* Date:           Tue Nov 25 19:16:12 2025

* Version:        2021.1 (Build 3247384 on Thu Jun 10 19:36:33 MDT 2021)
* Project:        FPGAI
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+-----------+------------+
    |  Clock |  Target  | Estimated | Uncertainty|
    +--------+----------+-----------+------------+
    |ap_clk  |  30.00 ns|  24.900 ns|     0.20 ns|
    +--------+----------+-----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       45|       45|  1.350 us|  1.350 us|   45|   45|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- col     |       43|       43|        35|          1|          1|    10|       yes|
        +----------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|     24|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       -|      -|    -|
|Memory           |        0|    -|     512|     80|    -|
|Multiplexer      |        -|    -|       -|     36|    -|
|Register         |        -|    -|    1133|     32|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|    1645|    172|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|       1|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    +---------------------+----------------------------------------------+---------+----+----+-----+------+-----+------+-------------+
    |        Memory       |                    Module                    | BRAM_18K| FF | LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +---------------------+----------------------------------------------+---------+----+----+-----+------+-----+------+-------------+
    |layer3_weights_0_U   |nn_inference_Pipeline_col2_layer3_weights_0   |        0|  32|   5|    0|    10|   32|     1|          320|
    |layer3_weights_1_U   |nn_inference_Pipeline_col2_layer3_weights_1   |        0|  32|   5|    0|    10|   32|     1|          320|
    |layer3_weights_10_U  |nn_inference_Pipeline_col2_layer3_weights_10  |        0|  32|   5|    0|    10|   32|     1|          320|
    |layer3_weights_11_U  |nn_inference_Pipeline_col2_layer3_weights_11  |        0|  32|   5|    0|    10|   32|     1|          320|
    |layer3_weights_12_U  |nn_inference_Pipeline_col2_layer3_weights_12  |        0|  32|   5|    0|    10|   32|     1|          320|
    |layer3_weights_13_U  |nn_inference_Pipeline_col2_layer3_weights_13  |        0|  32|   5|    0|    10|   32|     1|          320|
    |layer3_weights_14_U  |nn_inference_Pipeline_col2_layer3_weights_14  |        0|  32|   5|    0|    10|   32|     1|          320|
    |layer3_weights_15_U  |nn_inference_Pipeline_col2_layer3_weights_15  |        0|  32|   5|    0|    10|   32|     1|          320|
    |layer3_weights_2_U   |nn_inference_Pipeline_col2_layer3_weights_2   |        0|  32|   5|    0|    10|   32|     1|          320|
    |layer3_weights_3_U   |nn_inference_Pipeline_col2_layer3_weights_3   |        0|  32|   5|    0|    10|   32|     1|          320|
    |layer3_weights_4_U   |nn_inference_Pipeline_col2_layer3_weights_4   |        0|  32|   5|    0|    10|   32|     1|          320|
    |layer3_weights_5_U   |nn_inference_Pipeline_col2_layer3_weights_5   |        0|  32|   5|    0|    10|   32|     1|          320|
    |layer3_weights_6_U   |nn_inference_Pipeline_col2_layer3_weights_6   |        0|  32|   5|    0|    10|   32|     1|          320|
    |layer3_weights_7_U   |nn_inference_Pipeline_col2_layer3_weights_7   |        0|  32|   5|    0|    10|   32|     1|          320|
    |layer3_weights_8_U   |nn_inference_Pipeline_col2_layer3_weights_8   |        0|  32|   5|    0|    10|   32|     1|          320|
    |layer3_weights_9_U   |nn_inference_Pipeline_col2_layer3_weights_9   |        0|  32|   5|    0|    10|   32|     1|          320|
    +---------------------+----------------------------------------------+---------+----+----+-----+------+-----+------+-------------+
    |Total                |                                              |        0| 512|  80|    0|   160|  512|    16|         5120|
    +---------------------+----------------------------------------------+---------+----+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +---------------------+----------+----+---+----+------------+------------+
    |    Variable Name    | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------+----------+----+---+----+------------+------------+
    |add_ln45_fu_577_p2   |         +|   0|  0|  13|           4|           1|
    |icmp_ln45_fu_571_p2  |      icmp|   0|  0|   9|           4|           4|
    |ap_enable_pp0        |       xor|   0|  0|   2|           1|           2|
    +---------------------+----------+----+---+----+------------+------------+
    |Total                |          |   0|  0|  24|           9|           7|
    +---------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_sig_allocacmp_j_1     |   9|          2|    4|          8|
    |j_fu_96                  |   9|          2|    4|          8|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  36|          8|   10|         20|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------+----+----+-----+-----------+
    |                Name               | FF | LUT| Bits| Const Bits|
    +-----------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                          |   1|   0|    1|          0|
    |ap_done_reg                        |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter10           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter11           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter12           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter13           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter14           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter15           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter16           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter17           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter18           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter19           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter20           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter21           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter22           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter23           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter24           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter25           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter26           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter27           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter28           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter29           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter30           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter31           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter32           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter33           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter34           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter7            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter8            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter9            |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter10_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter11_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter12_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter13_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter14_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter15_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter16_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter17_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter18_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter19_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter20_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter21_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter22_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter23_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter24_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter25_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter26_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter27_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter28_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter29_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter30_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter31_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter32_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter33_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter3_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter4_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter5_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter6_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter7_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter8_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter9_reg   |   1|   0|    1|          0|
    |j_1_cast_reg_684                   |   4|   0|   64|         60|
    |j_fu_96                            |   4|   0|    4|          0|
    |mul_i1_10_reg_934                  |  32|   0|   32|          0|
    |mul_i1_11_reg_954                  |  32|   0|   32|          0|
    |mul_i1_12_reg_974                  |  32|   0|   32|          0|
    |mul_i1_13_reg_994                  |  32|   0|   32|          0|
    |mul_i1_14_reg_1014                 |  32|   0|   32|          0|
    |mul_i1_1_reg_734                   |  32|   0|   32|          0|
    |mul_i1_2_reg_754                   |  32|   0|   32|          0|
    |mul_i1_3_reg_774                   |  32|   0|   32|          0|
    |mul_i1_4_reg_794                   |  32|   0|   32|          0|
    |mul_i1_5_reg_814                   |  32|   0|   32|          0|
    |mul_i1_6_reg_834                   |  32|   0|   32|          0|
    |mul_i1_7_reg_854                   |  32|   0|   32|          0|
    |mul_i1_8_reg_874                   |  32|   0|   32|          0|
    |mul_i1_9_reg_894                   |  32|   0|   32|          0|
    |mul_i1_reg_714                     |  32|   0|   32|          0|
    |mul_i1_s_reg_914                   |  32|   0|   32|          0|
    |sum_3_10_reg_949                   |  32|   0|   32|          0|
    |sum_3_11_reg_969                   |  32|   0|   32|          0|
    |sum_3_12_reg_989                   |  32|   0|   32|          0|
    |sum_3_13_reg_1009                  |  32|   0|   32|          0|
    |sum_3_1_reg_749                    |  32|   0|   32|          0|
    |sum_3_2_reg_769                    |  32|   0|   32|          0|
    |sum_3_3_reg_789                    |  32|   0|   32|          0|
    |sum_3_4_reg_809                    |  32|   0|   32|          0|
    |sum_3_5_reg_829                    |  32|   0|   32|          0|
    |sum_3_6_reg_849                    |  32|   0|   32|          0|
    |sum_3_7_reg_869                    |  32|   0|   32|          0|
    |sum_3_8_reg_889                    |  32|   0|   32|          0|
    |sum_3_9_reg_909                    |  32|   0|   32|          0|
    |sum_3_reg_729                      |  32|   0|   32|          0|
    |sum_3_s_reg_929                    |  32|   0|   32|          0|
    |j_1_cast_reg_684                   |  64|  32|   64|         60|
    +-----------------------------------+----+----+-----+-----------+
    |Total                              |1133|  32| 1193|        120|
    +-----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------------+-----+-----+------------+----------------------------+--------------+
|        RTL Ports        | Dir | Bits|  Protocol  |        Source Object       |    C Type    |
+-------------------------+-----+-----+------------+----------------------------+--------------+
|ap_clk                   |   in|    1|  ap_ctrl_hs|  nn_inference_Pipeline_col2|  return value|
|ap_rst                   |   in|    1|  ap_ctrl_hs|  nn_inference_Pipeline_col2|  return value|
|ap_start                 |   in|    1|  ap_ctrl_hs|  nn_inference_Pipeline_col2|  return value|
|ap_done                  |  out|    1|  ap_ctrl_hs|  nn_inference_Pipeline_col2|  return value|
|ap_idle                  |  out|    1|  ap_ctrl_hs|  nn_inference_Pipeline_col2|  return value|
|ap_ready                 |  out|    1|  ap_ctrl_hs|  nn_inference_Pipeline_col2|  return value|
|grp_fu_1448_p_din0       |  out|   32|  ap_ctrl_hs|  nn_inference_Pipeline_col2|  return value|
|grp_fu_1448_p_din1       |  out|   32|  ap_ctrl_hs|  nn_inference_Pipeline_col2|  return value|
|grp_fu_1448_p_opcode     |  out|    2|  ap_ctrl_hs|  nn_inference_Pipeline_col2|  return value|
|grp_fu_1448_p_dout0      |   in|   32|  ap_ctrl_hs|  nn_inference_Pipeline_col2|  return value|
|grp_fu_1448_p_ce         |  out|    1|  ap_ctrl_hs|  nn_inference_Pipeline_col2|  return value|
|grp_fu_1452_p_din0       |  out|   32|  ap_ctrl_hs|  nn_inference_Pipeline_col2|  return value|
|grp_fu_1452_p_din1       |  out|   32|  ap_ctrl_hs|  nn_inference_Pipeline_col2|  return value|
|grp_fu_1452_p_opcode     |  out|    2|  ap_ctrl_hs|  nn_inference_Pipeline_col2|  return value|
|grp_fu_1452_p_dout0      |   in|   32|  ap_ctrl_hs|  nn_inference_Pipeline_col2|  return value|
|grp_fu_1452_p_ce         |  out|    1|  ap_ctrl_hs|  nn_inference_Pipeline_col2|  return value|
|grp_fu_1456_p_din0       |  out|   32|  ap_ctrl_hs|  nn_inference_Pipeline_col2|  return value|
|grp_fu_1456_p_din1       |  out|   32|  ap_ctrl_hs|  nn_inference_Pipeline_col2|  return value|
|grp_fu_1456_p_opcode     |  out|    2|  ap_ctrl_hs|  nn_inference_Pipeline_col2|  return value|
|grp_fu_1456_p_dout0      |   in|   32|  ap_ctrl_hs|  nn_inference_Pipeline_col2|  return value|
|grp_fu_1456_p_ce         |  out|    1|  ap_ctrl_hs|  nn_inference_Pipeline_col2|  return value|
|grp_fu_1460_p_din0       |  out|   32|  ap_ctrl_hs|  nn_inference_Pipeline_col2|  return value|
|grp_fu_1460_p_din1       |  out|   32|  ap_ctrl_hs|  nn_inference_Pipeline_col2|  return value|
|grp_fu_1460_p_opcode     |  out|    2|  ap_ctrl_hs|  nn_inference_Pipeline_col2|  return value|
|grp_fu_1460_p_dout0      |   in|   32|  ap_ctrl_hs|  nn_inference_Pipeline_col2|  return value|
|grp_fu_1460_p_ce         |  out|    1|  ap_ctrl_hs|  nn_inference_Pipeline_col2|  return value|
|grp_fu_1464_p_din0       |  out|   32|  ap_ctrl_hs|  nn_inference_Pipeline_col2|  return value|
|grp_fu_1464_p_din1       |  out|   32|  ap_ctrl_hs|  nn_inference_Pipeline_col2|  return value|
|grp_fu_1464_p_opcode     |  out|    2|  ap_ctrl_hs|  nn_inference_Pipeline_col2|  return value|
|grp_fu_1464_p_dout0      |   in|   32|  ap_ctrl_hs|  nn_inference_Pipeline_col2|  return value|
|grp_fu_1464_p_ce         |  out|    1|  ap_ctrl_hs|  nn_inference_Pipeline_col2|  return value|
|grp_fu_1468_p_din0       |  out|   32|  ap_ctrl_hs|  nn_inference_Pipeline_col2|  return value|
|grp_fu_1468_p_din1       |  out|   32|  ap_ctrl_hs|  nn_inference_Pipeline_col2|  return value|
|grp_fu_1468_p_opcode     |  out|    2|  ap_ctrl_hs|  nn_inference_Pipeline_col2|  return value|
|grp_fu_1468_p_dout0      |   in|   32|  ap_ctrl_hs|  nn_inference_Pipeline_col2|  return value|
|grp_fu_1468_p_ce         |  out|    1|  ap_ctrl_hs|  nn_inference_Pipeline_col2|  return value|
|grp_fu_1472_p_din0       |  out|   32|  ap_ctrl_hs|  nn_inference_Pipeline_col2|  return value|
|grp_fu_1472_p_din1       |  out|   32|  ap_ctrl_hs|  nn_inference_Pipeline_col2|  return value|
|grp_fu_1472_p_opcode     |  out|    2|  ap_ctrl_hs|  nn_inference_Pipeline_col2|  return value|
|grp_fu_1472_p_dout0      |   in|   32|  ap_ctrl_hs|  nn_inference_Pipeline_col2|  return value|
|grp_fu_1472_p_ce         |  out|    1|  ap_ctrl_hs|  nn_inference_Pipeline_col2|  return value|
|grp_fu_1476_p_din0       |  out|   32|  ap_ctrl_hs|  nn_inference_Pipeline_col2|  return value|
|grp_fu_1476_p_din1       |  out|   32|  ap_ctrl_hs|  nn_inference_Pipeline_col2|  return value|
|grp_fu_1476_p_opcode     |  out|    2|  ap_ctrl_hs|  nn_inference_Pipeline_col2|  return value|
|grp_fu_1476_p_dout0      |   in|   32|  ap_ctrl_hs|  nn_inference_Pipeline_col2|  return value|
|grp_fu_1476_p_ce         |  out|    1|  ap_ctrl_hs|  nn_inference_Pipeline_col2|  return value|
|grp_fu_1480_p_din0       |  out|   32|  ap_ctrl_hs|  nn_inference_Pipeline_col2|  return value|
|grp_fu_1480_p_din1       |  out|   32|  ap_ctrl_hs|  nn_inference_Pipeline_col2|  return value|
|grp_fu_1480_p_opcode     |  out|    2|  ap_ctrl_hs|  nn_inference_Pipeline_col2|  return value|
|grp_fu_1480_p_dout0      |   in|   32|  ap_ctrl_hs|  nn_inference_Pipeline_col2|  return value|
|grp_fu_1480_p_ce         |  out|    1|  ap_ctrl_hs|  nn_inference_Pipeline_col2|  return value|
|grp_fu_1484_p_din0       |  out|   32|  ap_ctrl_hs|  nn_inference_Pipeline_col2|  return value|
|grp_fu_1484_p_din1       |  out|   32|  ap_ctrl_hs|  nn_inference_Pipeline_col2|  return value|
|grp_fu_1484_p_opcode     |  out|    2|  ap_ctrl_hs|  nn_inference_Pipeline_col2|  return value|
|grp_fu_1484_p_dout0      |   in|   32|  ap_ctrl_hs|  nn_inference_Pipeline_col2|  return value|
|grp_fu_1484_p_ce         |  out|    1|  ap_ctrl_hs|  nn_inference_Pipeline_col2|  return value|
|grp_fu_1488_p_din0       |  out|   32|  ap_ctrl_hs|  nn_inference_Pipeline_col2|  return value|
|grp_fu_1488_p_din1       |  out|   32|  ap_ctrl_hs|  nn_inference_Pipeline_col2|  return value|
|grp_fu_1488_p_opcode     |  out|    2|  ap_ctrl_hs|  nn_inference_Pipeline_col2|  return value|
|grp_fu_1488_p_dout0      |   in|   32|  ap_ctrl_hs|  nn_inference_Pipeline_col2|  return value|
|grp_fu_1488_p_ce         |  out|    1|  ap_ctrl_hs|  nn_inference_Pipeline_col2|  return value|
|grp_fu_1492_p_din0       |  out|   32|  ap_ctrl_hs|  nn_inference_Pipeline_col2|  return value|
|grp_fu_1492_p_din1       |  out|   32|  ap_ctrl_hs|  nn_inference_Pipeline_col2|  return value|
|grp_fu_1492_p_opcode     |  out|    2|  ap_ctrl_hs|  nn_inference_Pipeline_col2|  return value|
|grp_fu_1492_p_dout0      |   in|   32|  ap_ctrl_hs|  nn_inference_Pipeline_col2|  return value|
|grp_fu_1492_p_ce         |  out|    1|  ap_ctrl_hs|  nn_inference_Pipeline_col2|  return value|
|grp_fu_1496_p_din0       |  out|   32|  ap_ctrl_hs|  nn_inference_Pipeline_col2|  return value|
|grp_fu_1496_p_din1       |  out|   32|  ap_ctrl_hs|  nn_inference_Pipeline_col2|  return value|
|grp_fu_1496_p_opcode     |  out|    2|  ap_ctrl_hs|  nn_inference_Pipeline_col2|  return value|
|grp_fu_1496_p_dout0      |   in|   32|  ap_ctrl_hs|  nn_inference_Pipeline_col2|  return value|
|grp_fu_1496_p_ce         |  out|    1|  ap_ctrl_hs|  nn_inference_Pipeline_col2|  return value|
|grp_fu_1500_p_din0       |  out|   32|  ap_ctrl_hs|  nn_inference_Pipeline_col2|  return value|
|grp_fu_1500_p_din1       |  out|   32|  ap_ctrl_hs|  nn_inference_Pipeline_col2|  return value|
|grp_fu_1500_p_opcode     |  out|    2|  ap_ctrl_hs|  nn_inference_Pipeline_col2|  return value|
|grp_fu_1500_p_dout0      |   in|   32|  ap_ctrl_hs|  nn_inference_Pipeline_col2|  return value|
|grp_fu_1500_p_ce         |  out|    1|  ap_ctrl_hs|  nn_inference_Pipeline_col2|  return value|
|grp_fu_1504_p_din0       |  out|   32|  ap_ctrl_hs|  nn_inference_Pipeline_col2|  return value|
|grp_fu_1504_p_din1       |  out|   32|  ap_ctrl_hs|  nn_inference_Pipeline_col2|  return value|
|grp_fu_1504_p_opcode     |  out|    2|  ap_ctrl_hs|  nn_inference_Pipeline_col2|  return value|
|grp_fu_1504_p_dout0      |   in|   32|  ap_ctrl_hs|  nn_inference_Pipeline_col2|  return value|
|grp_fu_1504_p_ce         |  out|    1|  ap_ctrl_hs|  nn_inference_Pipeline_col2|  return value|
|grp_fu_1508_p_din0       |  out|   32|  ap_ctrl_hs|  nn_inference_Pipeline_col2|  return value|
|grp_fu_1508_p_din1       |  out|   32|  ap_ctrl_hs|  nn_inference_Pipeline_col2|  return value|
|grp_fu_1508_p_opcode     |  out|    2|  ap_ctrl_hs|  nn_inference_Pipeline_col2|  return value|
|grp_fu_1508_p_dout0      |   in|   32|  ap_ctrl_hs|  nn_inference_Pipeline_col2|  return value|
|grp_fu_1508_p_ce         |  out|    1|  ap_ctrl_hs|  nn_inference_Pipeline_col2|  return value|
|grp_fu_1576_p_din0       |  out|   32|  ap_ctrl_hs|  nn_inference_Pipeline_col2|  return value|
|grp_fu_1576_p_din1       |  out|   32|  ap_ctrl_hs|  nn_inference_Pipeline_col2|  return value|
|grp_fu_1576_p_dout0      |   in|   32|  ap_ctrl_hs|  nn_inference_Pipeline_col2|  return value|
|grp_fu_1576_p_ce         |  out|    1|  ap_ctrl_hs|  nn_inference_Pipeline_col2|  return value|
|grp_fu_1580_p_din0       |  out|   32|  ap_ctrl_hs|  nn_inference_Pipeline_col2|  return value|
|grp_fu_1580_p_din1       |  out|   32|  ap_ctrl_hs|  nn_inference_Pipeline_col2|  return value|
|grp_fu_1580_p_dout0      |   in|   32|  ap_ctrl_hs|  nn_inference_Pipeline_col2|  return value|
|grp_fu_1580_p_ce         |  out|    1|  ap_ctrl_hs|  nn_inference_Pipeline_col2|  return value|
|grp_fu_1584_p_din0       |  out|   32|  ap_ctrl_hs|  nn_inference_Pipeline_col2|  return value|
|grp_fu_1584_p_din1       |  out|   32|  ap_ctrl_hs|  nn_inference_Pipeline_col2|  return value|
|grp_fu_1584_p_dout0      |   in|   32|  ap_ctrl_hs|  nn_inference_Pipeline_col2|  return value|
|grp_fu_1584_p_ce         |  out|    1|  ap_ctrl_hs|  nn_inference_Pipeline_col2|  return value|
|grp_fu_1588_p_din0       |  out|   32|  ap_ctrl_hs|  nn_inference_Pipeline_col2|  return value|
|grp_fu_1588_p_din1       |  out|   32|  ap_ctrl_hs|  nn_inference_Pipeline_col2|  return value|
|grp_fu_1588_p_dout0      |   in|   32|  ap_ctrl_hs|  nn_inference_Pipeline_col2|  return value|
|grp_fu_1588_p_ce         |  out|    1|  ap_ctrl_hs|  nn_inference_Pipeline_col2|  return value|
|grp_fu_1592_p_din0       |  out|   32|  ap_ctrl_hs|  nn_inference_Pipeline_col2|  return value|
|grp_fu_1592_p_din1       |  out|   32|  ap_ctrl_hs|  nn_inference_Pipeline_col2|  return value|
|grp_fu_1592_p_dout0      |   in|   32|  ap_ctrl_hs|  nn_inference_Pipeline_col2|  return value|
|grp_fu_1592_p_ce         |  out|    1|  ap_ctrl_hs|  nn_inference_Pipeline_col2|  return value|
|grp_fu_1596_p_din0       |  out|   32|  ap_ctrl_hs|  nn_inference_Pipeline_col2|  return value|
|grp_fu_1596_p_din1       |  out|   32|  ap_ctrl_hs|  nn_inference_Pipeline_col2|  return value|
|grp_fu_1596_p_dout0      |   in|   32|  ap_ctrl_hs|  nn_inference_Pipeline_col2|  return value|
|grp_fu_1596_p_ce         |  out|    1|  ap_ctrl_hs|  nn_inference_Pipeline_col2|  return value|
|grp_fu_1600_p_din0       |  out|   32|  ap_ctrl_hs|  nn_inference_Pipeline_col2|  return value|
|grp_fu_1600_p_din1       |  out|   32|  ap_ctrl_hs|  nn_inference_Pipeline_col2|  return value|
|grp_fu_1600_p_dout0      |   in|   32|  ap_ctrl_hs|  nn_inference_Pipeline_col2|  return value|
|grp_fu_1600_p_ce         |  out|    1|  ap_ctrl_hs|  nn_inference_Pipeline_col2|  return value|
|grp_fu_1604_p_din0       |  out|   32|  ap_ctrl_hs|  nn_inference_Pipeline_col2|  return value|
|grp_fu_1604_p_din1       |  out|   32|  ap_ctrl_hs|  nn_inference_Pipeline_col2|  return value|
|grp_fu_1604_p_dout0      |   in|   32|  ap_ctrl_hs|  nn_inference_Pipeline_col2|  return value|
|grp_fu_1604_p_ce         |  out|    1|  ap_ctrl_hs|  nn_inference_Pipeline_col2|  return value|
|grp_fu_1608_p_din0       |  out|   32|  ap_ctrl_hs|  nn_inference_Pipeline_col2|  return value|
|grp_fu_1608_p_din1       |  out|   32|  ap_ctrl_hs|  nn_inference_Pipeline_col2|  return value|
|grp_fu_1608_p_dout0      |   in|   32|  ap_ctrl_hs|  nn_inference_Pipeline_col2|  return value|
|grp_fu_1608_p_ce         |  out|    1|  ap_ctrl_hs|  nn_inference_Pipeline_col2|  return value|
|grp_fu_1612_p_din0       |  out|   32|  ap_ctrl_hs|  nn_inference_Pipeline_col2|  return value|
|grp_fu_1612_p_din1       |  out|   32|  ap_ctrl_hs|  nn_inference_Pipeline_col2|  return value|
|grp_fu_1612_p_dout0      |   in|   32|  ap_ctrl_hs|  nn_inference_Pipeline_col2|  return value|
|grp_fu_1612_p_ce         |  out|    1|  ap_ctrl_hs|  nn_inference_Pipeline_col2|  return value|
|grp_fu_1616_p_din0       |  out|   32|  ap_ctrl_hs|  nn_inference_Pipeline_col2|  return value|
|grp_fu_1616_p_din1       |  out|   32|  ap_ctrl_hs|  nn_inference_Pipeline_col2|  return value|
|grp_fu_1616_p_dout0      |   in|   32|  ap_ctrl_hs|  nn_inference_Pipeline_col2|  return value|
|grp_fu_1616_p_ce         |  out|    1|  ap_ctrl_hs|  nn_inference_Pipeline_col2|  return value|
|grp_fu_1620_p_din0       |  out|   32|  ap_ctrl_hs|  nn_inference_Pipeline_col2|  return value|
|grp_fu_1620_p_din1       |  out|   32|  ap_ctrl_hs|  nn_inference_Pipeline_col2|  return value|
|grp_fu_1620_p_dout0      |   in|   32|  ap_ctrl_hs|  nn_inference_Pipeline_col2|  return value|
|grp_fu_1620_p_ce         |  out|    1|  ap_ctrl_hs|  nn_inference_Pipeline_col2|  return value|
|grp_fu_1624_p_din0       |  out|   32|  ap_ctrl_hs|  nn_inference_Pipeline_col2|  return value|
|grp_fu_1624_p_din1       |  out|   32|  ap_ctrl_hs|  nn_inference_Pipeline_col2|  return value|
|grp_fu_1624_p_dout0      |   in|   32|  ap_ctrl_hs|  nn_inference_Pipeline_col2|  return value|
|grp_fu_1624_p_ce         |  out|    1|  ap_ctrl_hs|  nn_inference_Pipeline_col2|  return value|
|grp_fu_1628_p_din0       |  out|   32|  ap_ctrl_hs|  nn_inference_Pipeline_col2|  return value|
|grp_fu_1628_p_din1       |  out|   32|  ap_ctrl_hs|  nn_inference_Pipeline_col2|  return value|
|grp_fu_1628_p_dout0      |   in|   32|  ap_ctrl_hs|  nn_inference_Pipeline_col2|  return value|
|grp_fu_1628_p_ce         |  out|    1|  ap_ctrl_hs|  nn_inference_Pipeline_col2|  return value|
|grp_fu_1632_p_din0       |  out|   32|  ap_ctrl_hs|  nn_inference_Pipeline_col2|  return value|
|grp_fu_1632_p_din1       |  out|   32|  ap_ctrl_hs|  nn_inference_Pipeline_col2|  return value|
|grp_fu_1632_p_dout0      |   in|   32|  ap_ctrl_hs|  nn_inference_Pipeline_col2|  return value|
|grp_fu_1632_p_ce         |  out|    1|  ap_ctrl_hs|  nn_inference_Pipeline_col2|  return value|
|grp_fu_1636_p_din0       |  out|   32|  ap_ctrl_hs|  nn_inference_Pipeline_col2|  return value|
|grp_fu_1636_p_din1       |  out|   32|  ap_ctrl_hs|  nn_inference_Pipeline_col2|  return value|
|grp_fu_1636_p_dout0      |   in|   32|  ap_ctrl_hs|  nn_inference_Pipeline_col2|  return value|
|grp_fu_1636_p_ce         |  out|    1|  ap_ctrl_hs|  nn_inference_Pipeline_col2|  return value|
|temp_output2_0_load_1    |   in|   32|     ap_none|       temp_output2_0_load_1|        scalar|
|temp_output2_0_load_2    |   in|   32|     ap_none|       temp_output2_0_load_2|        scalar|
|temp_output2_0_load_3    |   in|   32|     ap_none|       temp_output2_0_load_3|        scalar|
|temp_output2_0_load_4    |   in|   32|     ap_none|       temp_output2_0_load_4|        scalar|
|temp_output2_0_load_5    |   in|   32|     ap_none|       temp_output2_0_load_5|        scalar|
|temp_output2_0_load_6    |   in|   32|     ap_none|       temp_output2_0_load_6|        scalar|
|temp_output2_0_load_7    |   in|   32|     ap_none|       temp_output2_0_load_7|        scalar|
|temp_output2_0_load_8    |   in|   32|     ap_none|       temp_output2_0_load_8|        scalar|
|temp_output2_0_load_9    |   in|   32|     ap_none|       temp_output2_0_load_9|        scalar|
|temp_output2_0_load_10   |   in|   32|     ap_none|      temp_output2_0_load_10|        scalar|
|temp_output2_0_load_11   |   in|   32|     ap_none|      temp_output2_0_load_11|        scalar|
|temp_output2_0_load_12   |   in|   32|     ap_none|      temp_output2_0_load_12|        scalar|
|temp_output2_0_load_13   |   in|   32|     ap_none|      temp_output2_0_load_13|        scalar|
|temp_output2_0_load_14   |   in|   32|     ap_none|      temp_output2_0_load_14|        scalar|
|temp_output2_0_load_15   |   in|   32|     ap_none|      temp_output2_0_load_15|        scalar|
|temp_output2_0_load_16   |   in|   32|     ap_none|      temp_output2_0_load_16|        scalar|
|temp_output3_0_address0  |  out|    4|   ap_memory|              temp_output3_0|         array|
|temp_output3_0_ce0       |  out|    1|   ap_memory|              temp_output3_0|         array|
|temp_output3_0_we0       |  out|    1|   ap_memory|              temp_output3_0|         array|
|temp_output3_0_d0        |  out|   32|   ap_memory|              temp_output3_0|         array|
+-------------------------+-----+-----+------------+----------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 35


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 35
* Pipeline : 1
  Pipeline-0 : II = 1, D = 35, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.32>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%j = alloca i32 1"   --->   Operation 38 'alloca' 'j' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%temp_output2_0_load_16_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %temp_output2_0_load_16"   --->   Operation 39 'read' 'temp_output2_0_load_16_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%temp_output2_0_load_15_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %temp_output2_0_load_15"   --->   Operation 40 'read' 'temp_output2_0_load_15_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%temp_output2_0_load_14_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %temp_output2_0_load_14"   --->   Operation 41 'read' 'temp_output2_0_load_14_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%temp_output2_0_load_13_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %temp_output2_0_load_13"   --->   Operation 42 'read' 'temp_output2_0_load_13_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%temp_output2_0_load_12_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %temp_output2_0_load_12"   --->   Operation 43 'read' 'temp_output2_0_load_12_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%temp_output2_0_load_11_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %temp_output2_0_load_11"   --->   Operation 44 'read' 'temp_output2_0_load_11_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%temp_output2_0_load_10_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %temp_output2_0_load_10"   --->   Operation 45 'read' 'temp_output2_0_load_10_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%temp_output2_0_load_9_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %temp_output2_0_load_9"   --->   Operation 46 'read' 'temp_output2_0_load_9_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%temp_output2_0_load_8_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %temp_output2_0_load_8"   --->   Operation 47 'read' 'temp_output2_0_load_8_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%temp_output2_0_load_7_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %temp_output2_0_load_7"   --->   Operation 48 'read' 'temp_output2_0_load_7_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%temp_output2_0_load_6_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %temp_output2_0_load_6"   --->   Operation 49 'read' 'temp_output2_0_load_6_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%temp_output2_0_load_5_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %temp_output2_0_load_5"   --->   Operation 50 'read' 'temp_output2_0_load_5_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%temp_output2_0_load_4_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %temp_output2_0_load_4"   --->   Operation 51 'read' 'temp_output2_0_load_4_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%temp_output2_0_load_3_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %temp_output2_0_load_3"   --->   Operation 52 'read' 'temp_output2_0_load_3_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%temp_output2_0_load_2_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %temp_output2_0_load_2"   --->   Operation 53 'read' 'temp_output2_0_load_2_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%temp_output2_0_load_1_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %temp_output2_0_load_1"   --->   Operation 54 'read' 'temp_output2_0_load_1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (1.58ns)   --->   "%store_ln0 = store i4 0, i4 %j"   --->   Operation 55 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%br_ln0 = br void %_Z13hw_act_layer2PA16_fS0_.exit"   --->   Operation 56 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "%j_1 = load i4 %j" [FPGA_AI/src/hls/matmul.cpp:45]   --->   Operation 57 'load' 'j_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 58 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 59 [1/1] (1.30ns)   --->   "%icmp_ln45 = icmp_eq  i4 %j_1, i4 10" [FPGA_AI/src/hls/matmul.cpp:45]   --->   Operation 59 'icmp' 'icmp_ln45' <Predicate = true> <Delay = 1.30> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 10, i64 10, i64 10"   --->   Operation 60 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 61 [1/1] (1.73ns)   --->   "%add_ln45 = add i4 %j_1, i4 1" [FPGA_AI/src/hls/matmul.cpp:45]   --->   Operation 61 'add' 'add_ln45' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 62 [1/1] (0.00ns)   --->   "%br_ln45 = br i1 %icmp_ln45, void %.split4, void %_Z11hwmm_layer3PA16_fPA10_KfPA10_f.exit.preheader.exitStub" [FPGA_AI/src/hls/matmul.cpp:45]   --->   Operation 62 'br' 'br_ln45' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 63 [1/1] (0.00ns)   --->   "%j_1_cast = zext i4 %j_1" [FPGA_AI/src/hls/matmul.cpp:45]   --->   Operation 63 'zext' 'j_1_cast' <Predicate = (!icmp_ln45)> <Delay = 0.00>
ST_1 : Operation 64 [1/1] (0.00ns)   --->   "%layer3_weights_0_addr = getelementptr i32 %layer3_weights_0, i64 0, i64 %j_1_cast" [FPGA_AI/src/hls/matmul.cpp:51]   --->   Operation 64 'getelementptr' 'layer3_weights_0_addr' <Predicate = (!icmp_ln45)> <Delay = 0.00>
ST_1 : Operation 65 [2/2] (2.32ns)   --->   "%layer3_weights_0_load = load i4 %layer3_weights_0_addr" [FPGA_AI/src/hls/matmul.cpp:51]   --->   Operation 65 'load' 'layer3_weights_0_load' <Predicate = (!icmp_ln45)> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 10> <ROM>
ST_1 : Operation 66 [1/1] (1.58ns)   --->   "%store_ln45 = store i4 %add_ln45, i4 %j" [FPGA_AI/src/hls/matmul.cpp:45]   --->   Operation 66 'store' 'store_ln45' <Predicate = (!icmp_ln45)> <Delay = 1.58>

State 2 <SV = 1> <Delay = 14.7>
ST_2 : Operation 67 [1/2] (2.32ns)   --->   "%layer3_weights_0_load = load i4 %layer3_weights_0_addr" [FPGA_AI/src/hls/matmul.cpp:51]   --->   Operation 67 'load' 'layer3_weights_0_load' <Predicate = true> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 10> <ROM>
ST_2 : Operation 68 [2/2] (12.3ns)   --->   "%mul_i1 = fmul i32 %temp_output2_0_load_1_read, i32 %layer3_weights_0_load" [FPGA_AI/src/hls/matmul.cpp:51]   --->   Operation 68 'fmul' 'mul_i1' <Predicate = true> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 12.3>
ST_3 : Operation 69 [1/2] (12.3ns)   --->   "%mul_i1 = fmul i32 %temp_output2_0_load_1_read, i32 %layer3_weights_0_load" [FPGA_AI/src/hls/matmul.cpp:51]   --->   Operation 69 'fmul' 'mul_i1' <Predicate = true> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 70 [1/1] (0.00ns)   --->   "%layer3_weights_1_addr = getelementptr i32 %layer3_weights_1, i64 0, i64 %j_1_cast" [FPGA_AI/src/hls/matmul.cpp:51]   --->   Operation 70 'getelementptr' 'layer3_weights_1_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 71 [2/2] (2.32ns)   --->   "%layer3_weights_1_load = load i4 %layer3_weights_1_addr" [FPGA_AI/src/hls/matmul.cpp:51]   --->   Operation 71 'load' 'layer3_weights_1_load' <Predicate = true> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 10> <ROM>

State 4 <SV = 3> <Delay = 22.5>
ST_4 : Operation 72 [2/2] (22.5ns)   --->   "%sum_3 = fadd i32 %mul_i1, i32 0" [FPGA_AI/src/hls/matmul.cpp:51]   --->   Operation 72 'fadd' 'sum_3' <Predicate = true> <Delay = 22.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 73 [1/2] (2.32ns)   --->   "%layer3_weights_1_load = load i4 %layer3_weights_1_addr" [FPGA_AI/src/hls/matmul.cpp:51]   --->   Operation 73 'load' 'layer3_weights_1_load' <Predicate = true> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 10> <ROM>
ST_4 : Operation 74 [2/2] (12.3ns)   --->   "%mul_i1_1 = fmul i32 %temp_output2_0_load_2_read, i32 %layer3_weights_1_load" [FPGA_AI/src/hls/matmul.cpp:51]   --->   Operation 74 'fmul' 'mul_i1_1' <Predicate = true> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 22.5>
ST_5 : Operation 75 [1/2] (22.5ns)   --->   "%sum_3 = fadd i32 %mul_i1, i32 0" [FPGA_AI/src/hls/matmul.cpp:51]   --->   Operation 75 'fadd' 'sum_3' <Predicate = true> <Delay = 22.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 76 [1/2] (12.3ns)   --->   "%mul_i1_1 = fmul i32 %temp_output2_0_load_2_read, i32 %layer3_weights_1_load" [FPGA_AI/src/hls/matmul.cpp:51]   --->   Operation 76 'fmul' 'mul_i1_1' <Predicate = true> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 77 [1/1] (0.00ns)   --->   "%layer3_weights_2_addr = getelementptr i32 %layer3_weights_2, i64 0, i64 %j_1_cast" [FPGA_AI/src/hls/matmul.cpp:51]   --->   Operation 77 'getelementptr' 'layer3_weights_2_addr' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 78 [2/2] (2.32ns)   --->   "%layer3_weights_2_load = load i4 %layer3_weights_2_addr" [FPGA_AI/src/hls/matmul.cpp:51]   --->   Operation 78 'load' 'layer3_weights_2_load' <Predicate = true> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 10> <ROM>

State 6 <SV = 5> <Delay = 22.5>
ST_6 : Operation 79 [2/2] (22.5ns)   --->   "%sum_3_1 = fadd i32 %sum_3, i32 %mul_i1_1" [FPGA_AI/src/hls/matmul.cpp:51]   --->   Operation 79 'fadd' 'sum_3_1' <Predicate = true> <Delay = 22.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 80 [1/2] (2.32ns)   --->   "%layer3_weights_2_load = load i4 %layer3_weights_2_addr" [FPGA_AI/src/hls/matmul.cpp:51]   --->   Operation 80 'load' 'layer3_weights_2_load' <Predicate = true> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 10> <ROM>
ST_6 : Operation 81 [2/2] (12.3ns)   --->   "%mul_i1_2 = fmul i32 %temp_output2_0_load_3_read, i32 %layer3_weights_2_load" [FPGA_AI/src/hls/matmul.cpp:51]   --->   Operation 81 'fmul' 'mul_i1_2' <Predicate = true> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 22.5>
ST_7 : Operation 82 [1/2] (22.5ns)   --->   "%sum_3_1 = fadd i32 %sum_3, i32 %mul_i1_1" [FPGA_AI/src/hls/matmul.cpp:51]   --->   Operation 82 'fadd' 'sum_3_1' <Predicate = true> <Delay = 22.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 83 [1/2] (12.3ns)   --->   "%mul_i1_2 = fmul i32 %temp_output2_0_load_3_read, i32 %layer3_weights_2_load" [FPGA_AI/src/hls/matmul.cpp:51]   --->   Operation 83 'fmul' 'mul_i1_2' <Predicate = true> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 84 [1/1] (0.00ns)   --->   "%layer3_weights_3_addr = getelementptr i32 %layer3_weights_3, i64 0, i64 %j_1_cast" [FPGA_AI/src/hls/matmul.cpp:51]   --->   Operation 84 'getelementptr' 'layer3_weights_3_addr' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 85 [2/2] (2.32ns)   --->   "%layer3_weights_3_load = load i4 %layer3_weights_3_addr" [FPGA_AI/src/hls/matmul.cpp:51]   --->   Operation 85 'load' 'layer3_weights_3_load' <Predicate = true> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 10> <ROM>

State 8 <SV = 7> <Delay = 22.5>
ST_8 : Operation 86 [2/2] (22.5ns)   --->   "%sum_3_2 = fadd i32 %sum_3_1, i32 %mul_i1_2" [FPGA_AI/src/hls/matmul.cpp:51]   --->   Operation 86 'fadd' 'sum_3_2' <Predicate = true> <Delay = 22.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 87 [1/2] (2.32ns)   --->   "%layer3_weights_3_load = load i4 %layer3_weights_3_addr" [FPGA_AI/src/hls/matmul.cpp:51]   --->   Operation 87 'load' 'layer3_weights_3_load' <Predicate = true> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 10> <ROM>
ST_8 : Operation 88 [2/2] (12.3ns)   --->   "%mul_i1_3 = fmul i32 %temp_output2_0_load_4_read, i32 %layer3_weights_3_load" [FPGA_AI/src/hls/matmul.cpp:51]   --->   Operation 88 'fmul' 'mul_i1_3' <Predicate = true> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 22.5>
ST_9 : Operation 89 [1/2] (22.5ns)   --->   "%sum_3_2 = fadd i32 %sum_3_1, i32 %mul_i1_2" [FPGA_AI/src/hls/matmul.cpp:51]   --->   Operation 89 'fadd' 'sum_3_2' <Predicate = true> <Delay = 22.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 90 [1/2] (12.3ns)   --->   "%mul_i1_3 = fmul i32 %temp_output2_0_load_4_read, i32 %layer3_weights_3_load" [FPGA_AI/src/hls/matmul.cpp:51]   --->   Operation 90 'fmul' 'mul_i1_3' <Predicate = true> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 91 [1/1] (0.00ns)   --->   "%layer3_weights_4_addr = getelementptr i32 %layer3_weights_4, i64 0, i64 %j_1_cast" [FPGA_AI/src/hls/matmul.cpp:51]   --->   Operation 91 'getelementptr' 'layer3_weights_4_addr' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 92 [2/2] (2.32ns)   --->   "%layer3_weights_4_load = load i4 %layer3_weights_4_addr" [FPGA_AI/src/hls/matmul.cpp:51]   --->   Operation 92 'load' 'layer3_weights_4_load' <Predicate = true> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 10> <ROM>

State 10 <SV = 9> <Delay = 22.5>
ST_10 : Operation 93 [2/2] (22.5ns)   --->   "%sum_3_3 = fadd i32 %sum_3_2, i32 %mul_i1_3" [FPGA_AI/src/hls/matmul.cpp:51]   --->   Operation 93 'fadd' 'sum_3_3' <Predicate = true> <Delay = 22.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 94 [1/2] (2.32ns)   --->   "%layer3_weights_4_load = load i4 %layer3_weights_4_addr" [FPGA_AI/src/hls/matmul.cpp:51]   --->   Operation 94 'load' 'layer3_weights_4_load' <Predicate = true> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 10> <ROM>
ST_10 : Operation 95 [2/2] (12.3ns)   --->   "%mul_i1_4 = fmul i32 %temp_output2_0_load_5_read, i32 %layer3_weights_4_load" [FPGA_AI/src/hls/matmul.cpp:51]   --->   Operation 95 'fmul' 'mul_i1_4' <Predicate = true> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 22.5>
ST_11 : Operation 96 [1/2] (22.5ns)   --->   "%sum_3_3 = fadd i32 %sum_3_2, i32 %mul_i1_3" [FPGA_AI/src/hls/matmul.cpp:51]   --->   Operation 96 'fadd' 'sum_3_3' <Predicate = true> <Delay = 22.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 97 [1/2] (12.3ns)   --->   "%mul_i1_4 = fmul i32 %temp_output2_0_load_5_read, i32 %layer3_weights_4_load" [FPGA_AI/src/hls/matmul.cpp:51]   --->   Operation 97 'fmul' 'mul_i1_4' <Predicate = true> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 98 [1/1] (0.00ns)   --->   "%layer3_weights_5_addr = getelementptr i32 %layer3_weights_5, i64 0, i64 %j_1_cast" [FPGA_AI/src/hls/matmul.cpp:51]   --->   Operation 98 'getelementptr' 'layer3_weights_5_addr' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 99 [2/2] (2.32ns)   --->   "%layer3_weights_5_load = load i4 %layer3_weights_5_addr" [FPGA_AI/src/hls/matmul.cpp:51]   --->   Operation 99 'load' 'layer3_weights_5_load' <Predicate = true> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 10> <ROM>

State 12 <SV = 11> <Delay = 22.5>
ST_12 : Operation 100 [2/2] (22.5ns)   --->   "%sum_3_4 = fadd i32 %sum_3_3, i32 %mul_i1_4" [FPGA_AI/src/hls/matmul.cpp:51]   --->   Operation 100 'fadd' 'sum_3_4' <Predicate = true> <Delay = 22.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 101 [1/2] (2.32ns)   --->   "%layer3_weights_5_load = load i4 %layer3_weights_5_addr" [FPGA_AI/src/hls/matmul.cpp:51]   --->   Operation 101 'load' 'layer3_weights_5_load' <Predicate = true> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 10> <ROM>
ST_12 : Operation 102 [2/2] (12.3ns)   --->   "%mul_i1_5 = fmul i32 %temp_output2_0_load_6_read, i32 %layer3_weights_5_load" [FPGA_AI/src/hls/matmul.cpp:51]   --->   Operation 102 'fmul' 'mul_i1_5' <Predicate = true> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 22.5>
ST_13 : Operation 103 [1/2] (22.5ns)   --->   "%sum_3_4 = fadd i32 %sum_3_3, i32 %mul_i1_4" [FPGA_AI/src/hls/matmul.cpp:51]   --->   Operation 103 'fadd' 'sum_3_4' <Predicate = true> <Delay = 22.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 104 [1/2] (12.3ns)   --->   "%mul_i1_5 = fmul i32 %temp_output2_0_load_6_read, i32 %layer3_weights_5_load" [FPGA_AI/src/hls/matmul.cpp:51]   --->   Operation 104 'fmul' 'mul_i1_5' <Predicate = true> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 105 [1/1] (0.00ns)   --->   "%layer3_weights_6_addr = getelementptr i32 %layer3_weights_6, i64 0, i64 %j_1_cast" [FPGA_AI/src/hls/matmul.cpp:51]   --->   Operation 105 'getelementptr' 'layer3_weights_6_addr' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 106 [2/2] (2.32ns)   --->   "%layer3_weights_6_load = load i4 %layer3_weights_6_addr" [FPGA_AI/src/hls/matmul.cpp:51]   --->   Operation 106 'load' 'layer3_weights_6_load' <Predicate = true> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 10> <ROM>

State 14 <SV = 13> <Delay = 22.5>
ST_14 : Operation 107 [2/2] (22.5ns)   --->   "%sum_3_5 = fadd i32 %sum_3_4, i32 %mul_i1_5" [FPGA_AI/src/hls/matmul.cpp:51]   --->   Operation 107 'fadd' 'sum_3_5' <Predicate = true> <Delay = 22.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 108 [1/2] (2.32ns)   --->   "%layer3_weights_6_load = load i4 %layer3_weights_6_addr" [FPGA_AI/src/hls/matmul.cpp:51]   --->   Operation 108 'load' 'layer3_weights_6_load' <Predicate = true> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 10> <ROM>
ST_14 : Operation 109 [2/2] (12.3ns)   --->   "%mul_i1_6 = fmul i32 %temp_output2_0_load_7_read, i32 %layer3_weights_6_load" [FPGA_AI/src/hls/matmul.cpp:51]   --->   Operation 109 'fmul' 'mul_i1_6' <Predicate = true> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 22.5>
ST_15 : Operation 110 [1/2] (22.5ns)   --->   "%sum_3_5 = fadd i32 %sum_3_4, i32 %mul_i1_5" [FPGA_AI/src/hls/matmul.cpp:51]   --->   Operation 110 'fadd' 'sum_3_5' <Predicate = true> <Delay = 22.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 111 [1/2] (12.3ns)   --->   "%mul_i1_6 = fmul i32 %temp_output2_0_load_7_read, i32 %layer3_weights_6_load" [FPGA_AI/src/hls/matmul.cpp:51]   --->   Operation 111 'fmul' 'mul_i1_6' <Predicate = true> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 112 [1/1] (0.00ns)   --->   "%layer3_weights_7_addr = getelementptr i32 %layer3_weights_7, i64 0, i64 %j_1_cast" [FPGA_AI/src/hls/matmul.cpp:51]   --->   Operation 112 'getelementptr' 'layer3_weights_7_addr' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 113 [2/2] (2.32ns)   --->   "%layer3_weights_7_load = load i4 %layer3_weights_7_addr" [FPGA_AI/src/hls/matmul.cpp:51]   --->   Operation 113 'load' 'layer3_weights_7_load' <Predicate = true> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 10> <ROM>

State 16 <SV = 15> <Delay = 22.5>
ST_16 : Operation 114 [2/2] (22.5ns)   --->   "%sum_3_6 = fadd i32 %sum_3_5, i32 %mul_i1_6" [FPGA_AI/src/hls/matmul.cpp:51]   --->   Operation 114 'fadd' 'sum_3_6' <Predicate = true> <Delay = 22.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 115 [1/2] (2.32ns)   --->   "%layer3_weights_7_load = load i4 %layer3_weights_7_addr" [FPGA_AI/src/hls/matmul.cpp:51]   --->   Operation 115 'load' 'layer3_weights_7_load' <Predicate = true> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 10> <ROM>
ST_16 : Operation 116 [2/2] (12.3ns)   --->   "%mul_i1_7 = fmul i32 %temp_output2_0_load_8_read, i32 %layer3_weights_7_load" [FPGA_AI/src/hls/matmul.cpp:51]   --->   Operation 116 'fmul' 'mul_i1_7' <Predicate = true> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 16> <Delay = 22.5>
ST_17 : Operation 117 [1/2] (22.5ns)   --->   "%sum_3_6 = fadd i32 %sum_3_5, i32 %mul_i1_6" [FPGA_AI/src/hls/matmul.cpp:51]   --->   Operation 117 'fadd' 'sum_3_6' <Predicate = true> <Delay = 22.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 118 [1/2] (12.3ns)   --->   "%mul_i1_7 = fmul i32 %temp_output2_0_load_8_read, i32 %layer3_weights_7_load" [FPGA_AI/src/hls/matmul.cpp:51]   --->   Operation 118 'fmul' 'mul_i1_7' <Predicate = true> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 119 [1/1] (0.00ns)   --->   "%layer3_weights_8_addr = getelementptr i32 %layer3_weights_8, i64 0, i64 %j_1_cast" [FPGA_AI/src/hls/matmul.cpp:51]   --->   Operation 119 'getelementptr' 'layer3_weights_8_addr' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 120 [2/2] (2.32ns)   --->   "%layer3_weights_8_load = load i4 %layer3_weights_8_addr" [FPGA_AI/src/hls/matmul.cpp:51]   --->   Operation 120 'load' 'layer3_weights_8_load' <Predicate = true> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 10> <ROM>

State 18 <SV = 17> <Delay = 22.5>
ST_18 : Operation 121 [2/2] (22.5ns)   --->   "%sum_3_7 = fadd i32 %sum_3_6, i32 %mul_i1_7" [FPGA_AI/src/hls/matmul.cpp:51]   --->   Operation 121 'fadd' 'sum_3_7' <Predicate = true> <Delay = 22.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 122 [1/2] (2.32ns)   --->   "%layer3_weights_8_load = load i4 %layer3_weights_8_addr" [FPGA_AI/src/hls/matmul.cpp:51]   --->   Operation 122 'load' 'layer3_weights_8_load' <Predicate = true> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 10> <ROM>
ST_18 : Operation 123 [2/2] (12.3ns)   --->   "%mul_i1_8 = fmul i32 %temp_output2_0_load_9_read, i32 %layer3_weights_8_load" [FPGA_AI/src/hls/matmul.cpp:51]   --->   Operation 123 'fmul' 'mul_i1_8' <Predicate = true> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 18> <Delay = 22.5>
ST_19 : Operation 124 [1/2] (22.5ns)   --->   "%sum_3_7 = fadd i32 %sum_3_6, i32 %mul_i1_7" [FPGA_AI/src/hls/matmul.cpp:51]   --->   Operation 124 'fadd' 'sum_3_7' <Predicate = true> <Delay = 22.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 125 [1/2] (12.3ns)   --->   "%mul_i1_8 = fmul i32 %temp_output2_0_load_9_read, i32 %layer3_weights_8_load" [FPGA_AI/src/hls/matmul.cpp:51]   --->   Operation 125 'fmul' 'mul_i1_8' <Predicate = true> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 126 [1/1] (0.00ns)   --->   "%layer3_weights_9_addr = getelementptr i32 %layer3_weights_9, i64 0, i64 %j_1_cast" [FPGA_AI/src/hls/matmul.cpp:51]   --->   Operation 126 'getelementptr' 'layer3_weights_9_addr' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 127 [2/2] (2.32ns)   --->   "%layer3_weights_9_load = load i4 %layer3_weights_9_addr" [FPGA_AI/src/hls/matmul.cpp:51]   --->   Operation 127 'load' 'layer3_weights_9_load' <Predicate = true> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 10> <ROM>

State 20 <SV = 19> <Delay = 22.5>
ST_20 : Operation 128 [2/2] (22.5ns)   --->   "%sum_3_8 = fadd i32 %sum_3_7, i32 %mul_i1_8" [FPGA_AI/src/hls/matmul.cpp:51]   --->   Operation 128 'fadd' 'sum_3_8' <Predicate = true> <Delay = 22.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 129 [1/2] (2.32ns)   --->   "%layer3_weights_9_load = load i4 %layer3_weights_9_addr" [FPGA_AI/src/hls/matmul.cpp:51]   --->   Operation 129 'load' 'layer3_weights_9_load' <Predicate = true> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 10> <ROM>
ST_20 : Operation 130 [2/2] (12.3ns)   --->   "%mul_i1_9 = fmul i32 %temp_output2_0_load_10_read, i32 %layer3_weights_9_load" [FPGA_AI/src/hls/matmul.cpp:51]   --->   Operation 130 'fmul' 'mul_i1_9' <Predicate = true> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 21 <SV = 20> <Delay = 22.5>
ST_21 : Operation 131 [1/2] (22.5ns)   --->   "%sum_3_8 = fadd i32 %sum_3_7, i32 %mul_i1_8" [FPGA_AI/src/hls/matmul.cpp:51]   --->   Operation 131 'fadd' 'sum_3_8' <Predicate = true> <Delay = 22.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 132 [1/2] (12.3ns)   --->   "%mul_i1_9 = fmul i32 %temp_output2_0_load_10_read, i32 %layer3_weights_9_load" [FPGA_AI/src/hls/matmul.cpp:51]   --->   Operation 132 'fmul' 'mul_i1_9' <Predicate = true> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 133 [1/1] (0.00ns)   --->   "%layer3_weights_10_addr = getelementptr i32 %layer3_weights_10, i64 0, i64 %j_1_cast" [FPGA_AI/src/hls/matmul.cpp:51]   --->   Operation 133 'getelementptr' 'layer3_weights_10_addr' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 134 [2/2] (2.32ns)   --->   "%layer3_weights_10_load = load i4 %layer3_weights_10_addr" [FPGA_AI/src/hls/matmul.cpp:51]   --->   Operation 134 'load' 'layer3_weights_10_load' <Predicate = true> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 10> <ROM>

State 22 <SV = 21> <Delay = 22.5>
ST_22 : Operation 135 [2/2] (22.5ns)   --->   "%sum_3_9 = fadd i32 %sum_3_8, i32 %mul_i1_9" [FPGA_AI/src/hls/matmul.cpp:51]   --->   Operation 135 'fadd' 'sum_3_9' <Predicate = true> <Delay = 22.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 136 [1/2] (2.32ns)   --->   "%layer3_weights_10_load = load i4 %layer3_weights_10_addr" [FPGA_AI/src/hls/matmul.cpp:51]   --->   Operation 136 'load' 'layer3_weights_10_load' <Predicate = true> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 10> <ROM>
ST_22 : Operation 137 [2/2] (12.3ns)   --->   "%mul_i1_s = fmul i32 %temp_output2_0_load_11_read, i32 %layer3_weights_10_load" [FPGA_AI/src/hls/matmul.cpp:51]   --->   Operation 137 'fmul' 'mul_i1_s' <Predicate = true> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 23 <SV = 22> <Delay = 22.5>
ST_23 : Operation 138 [1/2] (22.5ns)   --->   "%sum_3_9 = fadd i32 %sum_3_8, i32 %mul_i1_9" [FPGA_AI/src/hls/matmul.cpp:51]   --->   Operation 138 'fadd' 'sum_3_9' <Predicate = true> <Delay = 22.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 139 [1/2] (12.3ns)   --->   "%mul_i1_s = fmul i32 %temp_output2_0_load_11_read, i32 %layer3_weights_10_load" [FPGA_AI/src/hls/matmul.cpp:51]   --->   Operation 139 'fmul' 'mul_i1_s' <Predicate = true> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 140 [1/1] (0.00ns)   --->   "%layer3_weights_11_addr = getelementptr i32 %layer3_weights_11, i64 0, i64 %j_1_cast" [FPGA_AI/src/hls/matmul.cpp:51]   --->   Operation 140 'getelementptr' 'layer3_weights_11_addr' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 141 [2/2] (2.32ns)   --->   "%layer3_weights_11_load = load i4 %layer3_weights_11_addr" [FPGA_AI/src/hls/matmul.cpp:51]   --->   Operation 141 'load' 'layer3_weights_11_load' <Predicate = true> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 10> <ROM>

State 24 <SV = 23> <Delay = 22.5>
ST_24 : Operation 142 [2/2] (22.5ns)   --->   "%sum_3_s = fadd i32 %sum_3_9, i32 %mul_i1_s" [FPGA_AI/src/hls/matmul.cpp:51]   --->   Operation 142 'fadd' 'sum_3_s' <Predicate = true> <Delay = 22.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 143 [1/2] (2.32ns)   --->   "%layer3_weights_11_load = load i4 %layer3_weights_11_addr" [FPGA_AI/src/hls/matmul.cpp:51]   --->   Operation 143 'load' 'layer3_weights_11_load' <Predicate = true> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 10> <ROM>
ST_24 : Operation 144 [2/2] (12.3ns)   --->   "%mul_i1_10 = fmul i32 %temp_output2_0_load_12_read, i32 %layer3_weights_11_load" [FPGA_AI/src/hls/matmul.cpp:51]   --->   Operation 144 'fmul' 'mul_i1_10' <Predicate = true> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 25 <SV = 24> <Delay = 22.5>
ST_25 : Operation 145 [1/2] (22.5ns)   --->   "%sum_3_s = fadd i32 %sum_3_9, i32 %mul_i1_s" [FPGA_AI/src/hls/matmul.cpp:51]   --->   Operation 145 'fadd' 'sum_3_s' <Predicate = true> <Delay = 22.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 146 [1/2] (12.3ns)   --->   "%mul_i1_10 = fmul i32 %temp_output2_0_load_12_read, i32 %layer3_weights_11_load" [FPGA_AI/src/hls/matmul.cpp:51]   --->   Operation 146 'fmul' 'mul_i1_10' <Predicate = true> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 147 [1/1] (0.00ns)   --->   "%layer3_weights_12_addr = getelementptr i32 %layer3_weights_12, i64 0, i64 %j_1_cast" [FPGA_AI/src/hls/matmul.cpp:51]   --->   Operation 147 'getelementptr' 'layer3_weights_12_addr' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 148 [2/2] (2.32ns)   --->   "%layer3_weights_12_load = load i4 %layer3_weights_12_addr" [FPGA_AI/src/hls/matmul.cpp:51]   --->   Operation 148 'load' 'layer3_weights_12_load' <Predicate = true> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 10> <ROM>

State 26 <SV = 25> <Delay = 22.5>
ST_26 : Operation 149 [2/2] (22.5ns)   --->   "%sum_3_10 = fadd i32 %sum_3_s, i32 %mul_i1_10" [FPGA_AI/src/hls/matmul.cpp:51]   --->   Operation 149 'fadd' 'sum_3_10' <Predicate = true> <Delay = 22.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 150 [1/2] (2.32ns)   --->   "%layer3_weights_12_load = load i4 %layer3_weights_12_addr" [FPGA_AI/src/hls/matmul.cpp:51]   --->   Operation 150 'load' 'layer3_weights_12_load' <Predicate = true> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 10> <ROM>
ST_26 : Operation 151 [2/2] (12.3ns)   --->   "%mul_i1_11 = fmul i32 %temp_output2_0_load_13_read, i32 %layer3_weights_12_load" [FPGA_AI/src/hls/matmul.cpp:51]   --->   Operation 151 'fmul' 'mul_i1_11' <Predicate = true> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 27 <SV = 26> <Delay = 22.5>
ST_27 : Operation 152 [1/2] (22.5ns)   --->   "%sum_3_10 = fadd i32 %sum_3_s, i32 %mul_i1_10" [FPGA_AI/src/hls/matmul.cpp:51]   --->   Operation 152 'fadd' 'sum_3_10' <Predicate = true> <Delay = 22.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 153 [1/2] (12.3ns)   --->   "%mul_i1_11 = fmul i32 %temp_output2_0_load_13_read, i32 %layer3_weights_12_load" [FPGA_AI/src/hls/matmul.cpp:51]   --->   Operation 153 'fmul' 'mul_i1_11' <Predicate = true> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 154 [1/1] (0.00ns)   --->   "%layer3_weights_13_addr = getelementptr i32 %layer3_weights_13, i64 0, i64 %j_1_cast" [FPGA_AI/src/hls/matmul.cpp:51]   --->   Operation 154 'getelementptr' 'layer3_weights_13_addr' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 155 [2/2] (2.32ns)   --->   "%layer3_weights_13_load = load i4 %layer3_weights_13_addr" [FPGA_AI/src/hls/matmul.cpp:51]   --->   Operation 155 'load' 'layer3_weights_13_load' <Predicate = true> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 10> <ROM>

State 28 <SV = 27> <Delay = 22.5>
ST_28 : Operation 156 [2/2] (22.5ns)   --->   "%sum_3_11 = fadd i32 %sum_3_10, i32 %mul_i1_11" [FPGA_AI/src/hls/matmul.cpp:51]   --->   Operation 156 'fadd' 'sum_3_11' <Predicate = true> <Delay = 22.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 157 [1/2] (2.32ns)   --->   "%layer3_weights_13_load = load i4 %layer3_weights_13_addr" [FPGA_AI/src/hls/matmul.cpp:51]   --->   Operation 157 'load' 'layer3_weights_13_load' <Predicate = true> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 10> <ROM>
ST_28 : Operation 158 [2/2] (12.3ns)   --->   "%mul_i1_12 = fmul i32 %temp_output2_0_load_14_read, i32 %layer3_weights_13_load" [FPGA_AI/src/hls/matmul.cpp:51]   --->   Operation 158 'fmul' 'mul_i1_12' <Predicate = true> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 29 <SV = 28> <Delay = 22.5>
ST_29 : Operation 159 [1/2] (22.5ns)   --->   "%sum_3_11 = fadd i32 %sum_3_10, i32 %mul_i1_11" [FPGA_AI/src/hls/matmul.cpp:51]   --->   Operation 159 'fadd' 'sum_3_11' <Predicate = true> <Delay = 22.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 160 [1/2] (12.3ns)   --->   "%mul_i1_12 = fmul i32 %temp_output2_0_load_14_read, i32 %layer3_weights_13_load" [FPGA_AI/src/hls/matmul.cpp:51]   --->   Operation 160 'fmul' 'mul_i1_12' <Predicate = true> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 161 [1/1] (0.00ns)   --->   "%layer3_weights_14_addr = getelementptr i32 %layer3_weights_14, i64 0, i64 %j_1_cast" [FPGA_AI/src/hls/matmul.cpp:51]   --->   Operation 161 'getelementptr' 'layer3_weights_14_addr' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 162 [2/2] (2.32ns)   --->   "%layer3_weights_14_load = load i4 %layer3_weights_14_addr" [FPGA_AI/src/hls/matmul.cpp:51]   --->   Operation 162 'load' 'layer3_weights_14_load' <Predicate = true> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 10> <ROM>

State 30 <SV = 29> <Delay = 22.5>
ST_30 : Operation 163 [2/2] (22.5ns)   --->   "%sum_3_12 = fadd i32 %sum_3_11, i32 %mul_i1_12" [FPGA_AI/src/hls/matmul.cpp:51]   --->   Operation 163 'fadd' 'sum_3_12' <Predicate = true> <Delay = 22.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 164 [1/2] (2.32ns)   --->   "%layer3_weights_14_load = load i4 %layer3_weights_14_addr" [FPGA_AI/src/hls/matmul.cpp:51]   --->   Operation 164 'load' 'layer3_weights_14_load' <Predicate = true> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 10> <ROM>
ST_30 : Operation 165 [2/2] (12.3ns)   --->   "%mul_i1_13 = fmul i32 %temp_output2_0_load_15_read, i32 %layer3_weights_14_load" [FPGA_AI/src/hls/matmul.cpp:51]   --->   Operation 165 'fmul' 'mul_i1_13' <Predicate = true> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 31 <SV = 30> <Delay = 22.5>
ST_31 : Operation 166 [1/2] (22.5ns)   --->   "%sum_3_12 = fadd i32 %sum_3_11, i32 %mul_i1_12" [FPGA_AI/src/hls/matmul.cpp:51]   --->   Operation 166 'fadd' 'sum_3_12' <Predicate = true> <Delay = 22.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 167 [1/2] (12.3ns)   --->   "%mul_i1_13 = fmul i32 %temp_output2_0_load_15_read, i32 %layer3_weights_14_load" [FPGA_AI/src/hls/matmul.cpp:51]   --->   Operation 167 'fmul' 'mul_i1_13' <Predicate = true> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 168 [1/1] (0.00ns)   --->   "%layer3_weights_15_addr = getelementptr i32 %layer3_weights_15, i64 0, i64 %j_1_cast" [FPGA_AI/src/hls/matmul.cpp:51]   --->   Operation 168 'getelementptr' 'layer3_weights_15_addr' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 169 [2/2] (2.32ns)   --->   "%layer3_weights_15_load = load i4 %layer3_weights_15_addr" [FPGA_AI/src/hls/matmul.cpp:51]   --->   Operation 169 'load' 'layer3_weights_15_load' <Predicate = true> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 10> <ROM>

State 32 <SV = 31> <Delay = 22.5>
ST_32 : Operation 170 [2/2] (22.5ns)   --->   "%sum_3_13 = fadd i32 %sum_3_12, i32 %mul_i1_13" [FPGA_AI/src/hls/matmul.cpp:51]   --->   Operation 170 'fadd' 'sum_3_13' <Predicate = true> <Delay = 22.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 171 [1/2] (2.32ns)   --->   "%layer3_weights_15_load = load i4 %layer3_weights_15_addr" [FPGA_AI/src/hls/matmul.cpp:51]   --->   Operation 171 'load' 'layer3_weights_15_load' <Predicate = true> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 10> <ROM>
ST_32 : Operation 172 [2/2] (12.3ns)   --->   "%mul_i1_14 = fmul i32 %temp_output2_0_load_16_read, i32 %layer3_weights_15_load" [FPGA_AI/src/hls/matmul.cpp:51]   --->   Operation 172 'fmul' 'mul_i1_14' <Predicate = true> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 33 <SV = 32> <Delay = 22.5>
ST_33 : Operation 173 [1/2] (22.5ns)   --->   "%sum_3_13 = fadd i32 %sum_3_12, i32 %mul_i1_13" [FPGA_AI/src/hls/matmul.cpp:51]   --->   Operation 173 'fadd' 'sum_3_13' <Predicate = true> <Delay = 22.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 174 [1/2] (12.3ns)   --->   "%mul_i1_14 = fmul i32 %temp_output2_0_load_16_read, i32 %layer3_weights_15_load" [FPGA_AI/src/hls/matmul.cpp:51]   --->   Operation 174 'fmul' 'mul_i1_14' <Predicate = true> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 34 <SV = 33> <Delay = 22.5>
ST_34 : Operation 175 [2/2] (22.5ns)   --->   "%sum_3_14 = fadd i32 %sum_3_13, i32 %mul_i1_14" [FPGA_AI/src/hls/matmul.cpp:51]   --->   Operation 175 'fadd' 'sum_3_14' <Predicate = true> <Delay = 22.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 181 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 181 'ret' 'ret_ln0' <Predicate = (icmp_ln45)> <Delay = 0.00>

State 35 <SV = 34> <Delay = 24.9>
ST_35 : Operation 176 [1/1] (0.00ns)   --->   "%specloopname_ln47 = specloopname void @_ssdm_op_SpecLoopName, void @empty_1" [FPGA_AI/src/hls/matmul.cpp:47]   --->   Operation 176 'specloopname' 'specloopname_ln47' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 177 [1/2] (22.5ns)   --->   "%sum_3_14 = fadd i32 %sum_3_13, i32 %mul_i1_14" [FPGA_AI/src/hls/matmul.cpp:51]   --->   Operation 177 'fadd' 'sum_3_14' <Predicate = true> <Delay = 22.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 178 [1/1] (0.00ns)   --->   "%temp_output3_0_addr = getelementptr i32 %temp_output3_0, i64 0, i64 %j_1_cast" [FPGA_AI/src/hls/matmul.cpp:53]   --->   Operation 178 'getelementptr' 'temp_output3_0_addr' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 179 [1/1] (2.32ns)   --->   "%store_ln53 = store i32 %sum_3_14, i4 %temp_output3_0_addr" [FPGA_AI/src/hls/matmul.cpp:53]   --->   Operation 179 'store' 'store_ln53' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_35 : Operation 180 [1/1] (0.00ns)   --->   "%br_ln0 = br void %_Z13hw_act_layer2PA16_fS0_.exit"   --->   Operation 180 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ temp_output2_0_load_1]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ temp_output2_0_load_2]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ temp_output2_0_load_3]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ temp_output2_0_load_4]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ temp_output2_0_load_5]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ temp_output2_0_load_6]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ temp_output2_0_load_7]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ temp_output2_0_load_8]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ temp_output2_0_load_9]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ temp_output2_0_load_10]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ temp_output2_0_load_11]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ temp_output2_0_load_12]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ temp_output2_0_load_13]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ temp_output2_0_load_14]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ temp_output2_0_load_15]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ temp_output2_0_load_16]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ temp_output3_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ layer3_weights_0]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ layer3_weights_1]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ layer3_weights_2]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ layer3_weights_3]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ layer3_weights_4]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ layer3_weights_5]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ layer3_weights_6]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ layer3_weights_7]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ layer3_weights_8]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ layer3_weights_9]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ layer3_weights_10]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ layer3_weights_11]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ layer3_weights_12]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ layer3_weights_13]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ layer3_weights_14]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ layer3_weights_15]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
j                           (alloca           ) [ 010000000000000000000000000000000000]
temp_output2_0_load_16_read (read             ) [ 011111111111111111111111111111111100]
temp_output2_0_load_15_read (read             ) [ 011111111111111111111111111111110000]
temp_output2_0_load_14_read (read             ) [ 011111111111111111111111111111000000]
temp_output2_0_load_13_read (read             ) [ 011111111111111111111111111100000000]
temp_output2_0_load_12_read (read             ) [ 011111111111111111111111110000000000]
temp_output2_0_load_11_read (read             ) [ 011111111111111111111111000000000000]
temp_output2_0_load_10_read (read             ) [ 011111111111111111111100000000000000]
temp_output2_0_load_9_read  (read             ) [ 011111111111111111110000000000000000]
temp_output2_0_load_8_read  (read             ) [ 011111111111111111000000000000000000]
temp_output2_0_load_7_read  (read             ) [ 011111111111111100000000000000000000]
temp_output2_0_load_6_read  (read             ) [ 011111111111110000000000000000000000]
temp_output2_0_load_5_read  (read             ) [ 011111111111000000000000000000000000]
temp_output2_0_load_4_read  (read             ) [ 011111111100000000000000000000000000]
temp_output2_0_load_3_read  (read             ) [ 011111110000000000000000000000000000]
temp_output2_0_load_2_read  (read             ) [ 011111000000000000000000000000000000]
temp_output2_0_load_1_read  (read             ) [ 011100000000000000000000000000000000]
store_ln0                   (store            ) [ 000000000000000000000000000000000000]
br_ln0                      (br               ) [ 000000000000000000000000000000000000]
j_1                         (load             ) [ 000000000000000000000000000000000000]
specpipeline_ln0            (specpipeline     ) [ 000000000000000000000000000000000000]
icmp_ln45                   (icmp             ) [ 011111111111111111111111111111111110]
empty                       (speclooptripcount) [ 000000000000000000000000000000000000]
add_ln45                    (add              ) [ 000000000000000000000000000000000000]
br_ln45                     (br               ) [ 000000000000000000000000000000000000]
j_1_cast                    (zext             ) [ 011111111111111111111111111111111111]
layer3_weights_0_addr       (getelementptr    ) [ 011000000000000000000000000000000000]
store_ln45                  (store            ) [ 000000000000000000000000000000000000]
layer3_weights_0_load       (load             ) [ 010100000000000000000000000000000000]
mul_i1                      (fmul             ) [ 010011000000000000000000000000000000]
layer3_weights_1_addr       (getelementptr    ) [ 010010000000000000000000000000000000]
layer3_weights_1_load       (load             ) [ 010001000000000000000000000000000000]
sum_3                       (fadd             ) [ 010000110000000000000000000000000000]
mul_i1_1                    (fmul             ) [ 010000110000000000000000000000000000]
layer3_weights_2_addr       (getelementptr    ) [ 010000100000000000000000000000000000]
layer3_weights_2_load       (load             ) [ 010000010000000000000000000000000000]
sum_3_1                     (fadd             ) [ 010000001100000000000000000000000000]
mul_i1_2                    (fmul             ) [ 010000001100000000000000000000000000]
layer3_weights_3_addr       (getelementptr    ) [ 010000001000000000000000000000000000]
layer3_weights_3_load       (load             ) [ 010000000100000000000000000000000000]
sum_3_2                     (fadd             ) [ 010000000011000000000000000000000000]
mul_i1_3                    (fmul             ) [ 010000000011000000000000000000000000]
layer3_weights_4_addr       (getelementptr    ) [ 010000000010000000000000000000000000]
layer3_weights_4_load       (load             ) [ 010000000001000000000000000000000000]
sum_3_3                     (fadd             ) [ 010000000000110000000000000000000000]
mul_i1_4                    (fmul             ) [ 010000000000110000000000000000000000]
layer3_weights_5_addr       (getelementptr    ) [ 010000000000100000000000000000000000]
layer3_weights_5_load       (load             ) [ 010000000000010000000000000000000000]
sum_3_4                     (fadd             ) [ 010000000000001100000000000000000000]
mul_i1_5                    (fmul             ) [ 010000000000001100000000000000000000]
layer3_weights_6_addr       (getelementptr    ) [ 010000000000001000000000000000000000]
layer3_weights_6_load       (load             ) [ 010000000000000100000000000000000000]
sum_3_5                     (fadd             ) [ 010000000000000011000000000000000000]
mul_i1_6                    (fmul             ) [ 010000000000000011000000000000000000]
layer3_weights_7_addr       (getelementptr    ) [ 010000000000000010000000000000000000]
layer3_weights_7_load       (load             ) [ 010000000000000001000000000000000000]
sum_3_6                     (fadd             ) [ 010000000000000000110000000000000000]
mul_i1_7                    (fmul             ) [ 010000000000000000110000000000000000]
layer3_weights_8_addr       (getelementptr    ) [ 010000000000000000100000000000000000]
layer3_weights_8_load       (load             ) [ 010000000000000000010000000000000000]
sum_3_7                     (fadd             ) [ 010000000000000000001100000000000000]
mul_i1_8                    (fmul             ) [ 010000000000000000001100000000000000]
layer3_weights_9_addr       (getelementptr    ) [ 010000000000000000001000000000000000]
layer3_weights_9_load       (load             ) [ 010000000000000000000100000000000000]
sum_3_8                     (fadd             ) [ 010000000000000000000011000000000000]
mul_i1_9                    (fmul             ) [ 010000000000000000000011000000000000]
layer3_weights_10_addr      (getelementptr    ) [ 010000000000000000000010000000000000]
layer3_weights_10_load      (load             ) [ 010000000000000000000001000000000000]
sum_3_9                     (fadd             ) [ 010000000000000000000000110000000000]
mul_i1_s                    (fmul             ) [ 010000000000000000000000110000000000]
layer3_weights_11_addr      (getelementptr    ) [ 010000000000000000000000100000000000]
layer3_weights_11_load      (load             ) [ 010000000000000000000000010000000000]
sum_3_s                     (fadd             ) [ 010000000000000000000000001100000000]
mul_i1_10                   (fmul             ) [ 010000000000000000000000001100000000]
layer3_weights_12_addr      (getelementptr    ) [ 010000000000000000000000001000000000]
layer3_weights_12_load      (load             ) [ 010000000000000000000000000100000000]
sum_3_10                    (fadd             ) [ 010000000000000000000000000011000000]
mul_i1_11                   (fmul             ) [ 010000000000000000000000000011000000]
layer3_weights_13_addr      (getelementptr    ) [ 010000000000000000000000000010000000]
layer3_weights_13_load      (load             ) [ 010000000000000000000000000001000000]
sum_3_11                    (fadd             ) [ 010000000000000000000000000000110000]
mul_i1_12                   (fmul             ) [ 010000000000000000000000000000110000]
layer3_weights_14_addr      (getelementptr    ) [ 010000000000000000000000000000100000]
layer3_weights_14_load      (load             ) [ 010000000000000000000000000000010000]
sum_3_12                    (fadd             ) [ 010000000000000000000000000000001100]
mul_i1_13                   (fmul             ) [ 010000000000000000000000000000001100]
layer3_weights_15_addr      (getelementptr    ) [ 010000000000000000000000000000001000]
layer3_weights_15_load      (load             ) [ 010000000000000000000000000000000100]
sum_3_13                    (fadd             ) [ 010000000000000000000000000000000011]
mul_i1_14                   (fmul             ) [ 010000000000000000000000000000000011]
specloopname_ln47           (specloopname     ) [ 000000000000000000000000000000000000]
sum_3_14                    (fadd             ) [ 000000000000000000000000000000000000]
temp_output3_0_addr         (getelementptr    ) [ 000000000000000000000000000000000000]
store_ln53                  (store            ) [ 000000000000000000000000000000000000]
br_ln0                      (br               ) [ 000000000000000000000000000000000000]
ret_ln0                     (ret              ) [ 000000000000000000000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="temp_output2_0_load_1">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="temp_output2_0_load_1"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="temp_output2_0_load_2">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="temp_output2_0_load_2"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="temp_output2_0_load_3">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="temp_output2_0_load_3"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="temp_output2_0_load_4">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="temp_output2_0_load_4"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="temp_output2_0_load_5">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="temp_output2_0_load_5"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="temp_output2_0_load_6">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="temp_output2_0_load_6"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="temp_output2_0_load_7">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="temp_output2_0_load_7"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="temp_output2_0_load_8">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="temp_output2_0_load_8"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="temp_output2_0_load_9">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="temp_output2_0_load_9"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="temp_output2_0_load_10">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="temp_output2_0_load_10"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="temp_output2_0_load_11">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="temp_output2_0_load_11"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="temp_output2_0_load_12">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="temp_output2_0_load_12"/></StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="temp_output2_0_load_13">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="temp_output2_0_load_13"/></StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="temp_output2_0_load_14">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="temp_output2_0_load_14"/></StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="temp_output2_0_load_15">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="temp_output2_0_load_15"/></StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="temp_output2_0_load_16">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="temp_output2_0_load_16"/></StgValue>
</bind>
</comp>

<comp id="32" class="1000" name="temp_output3_0">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="temp_output3_0"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="34" class="1000" name="layer3_weights_0">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer3_weights_0"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="36" class="1000" name="layer3_weights_1">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer3_weights_1"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="38" class="1000" name="layer3_weights_2">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer3_weights_2"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="40" class="1000" name="layer3_weights_3">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer3_weights_3"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="42" class="1000" name="layer3_weights_4">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer3_weights_4"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="44" class="1000" name="layer3_weights_5">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer3_weights_5"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="46" class="1000" name="layer3_weights_6">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer3_weights_6"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="48" class="1000" name="layer3_weights_7">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer3_weights_7"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="50" class="1000" name="layer3_weights_8">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer3_weights_8"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="52" class="1000" name="layer3_weights_9">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer3_weights_9"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="54" class="1000" name="layer3_weights_10">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer3_weights_10"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="56" class="1000" name="layer3_weights_11">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer3_weights_11"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="58" class="1000" name="layer3_weights_12">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer3_weights_12"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="60" class="1000" name="layer3_weights_13">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer3_weights_13"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="62" class="1000" name="layer3_weights_14">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer3_weights_14"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="64" class="1000" name="layer3_weights_15">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer3_weights_15"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.float"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="96" class="1004" name="j_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="1" slack="0"/>
<pin id="98" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="j/1 "/>
</bind>
</comp>

<comp id="100" class="1004" name="temp_output2_0_load_16_read_read_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="32" slack="0"/>
<pin id="102" dir="0" index="1" bw="32" slack="0"/>
<pin id="103" dir="1" index="2" bw="32" slack="31"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="temp_output2_0_load_16_read/1 "/>
</bind>
</comp>

<comp id="106" class="1004" name="temp_output2_0_load_15_read_read_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="32" slack="0"/>
<pin id="108" dir="0" index="1" bw="32" slack="0"/>
<pin id="109" dir="1" index="2" bw="32" slack="29"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="temp_output2_0_load_15_read/1 "/>
</bind>
</comp>

<comp id="112" class="1004" name="temp_output2_0_load_14_read_read_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="32" slack="0"/>
<pin id="114" dir="0" index="1" bw="32" slack="0"/>
<pin id="115" dir="1" index="2" bw="32" slack="27"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="temp_output2_0_load_14_read/1 "/>
</bind>
</comp>

<comp id="118" class="1004" name="temp_output2_0_load_13_read_read_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="32" slack="0"/>
<pin id="120" dir="0" index="1" bw="32" slack="0"/>
<pin id="121" dir="1" index="2" bw="32" slack="25"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="temp_output2_0_load_13_read/1 "/>
</bind>
</comp>

<comp id="124" class="1004" name="temp_output2_0_load_12_read_read_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="32" slack="0"/>
<pin id="126" dir="0" index="1" bw="32" slack="0"/>
<pin id="127" dir="1" index="2" bw="32" slack="23"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="temp_output2_0_load_12_read/1 "/>
</bind>
</comp>

<comp id="130" class="1004" name="temp_output2_0_load_11_read_read_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="32" slack="0"/>
<pin id="132" dir="0" index="1" bw="32" slack="0"/>
<pin id="133" dir="1" index="2" bw="32" slack="21"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="temp_output2_0_load_11_read/1 "/>
</bind>
</comp>

<comp id="136" class="1004" name="temp_output2_0_load_10_read_read_fu_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="32" slack="0"/>
<pin id="138" dir="0" index="1" bw="32" slack="0"/>
<pin id="139" dir="1" index="2" bw="32" slack="19"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="temp_output2_0_load_10_read/1 "/>
</bind>
</comp>

<comp id="142" class="1004" name="temp_output2_0_load_9_read_read_fu_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="32" slack="0"/>
<pin id="144" dir="0" index="1" bw="32" slack="0"/>
<pin id="145" dir="1" index="2" bw="32" slack="17"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="temp_output2_0_load_9_read/1 "/>
</bind>
</comp>

<comp id="148" class="1004" name="temp_output2_0_load_8_read_read_fu_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="32" slack="0"/>
<pin id="150" dir="0" index="1" bw="32" slack="0"/>
<pin id="151" dir="1" index="2" bw="32" slack="15"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="temp_output2_0_load_8_read/1 "/>
</bind>
</comp>

<comp id="154" class="1004" name="temp_output2_0_load_7_read_read_fu_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="32" slack="0"/>
<pin id="156" dir="0" index="1" bw="32" slack="0"/>
<pin id="157" dir="1" index="2" bw="32" slack="13"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="temp_output2_0_load_7_read/1 "/>
</bind>
</comp>

<comp id="160" class="1004" name="temp_output2_0_load_6_read_read_fu_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="32" slack="0"/>
<pin id="162" dir="0" index="1" bw="32" slack="0"/>
<pin id="163" dir="1" index="2" bw="32" slack="11"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="temp_output2_0_load_6_read/1 "/>
</bind>
</comp>

<comp id="166" class="1004" name="temp_output2_0_load_5_read_read_fu_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="32" slack="0"/>
<pin id="168" dir="0" index="1" bw="32" slack="0"/>
<pin id="169" dir="1" index="2" bw="32" slack="9"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="temp_output2_0_load_5_read/1 "/>
</bind>
</comp>

<comp id="172" class="1004" name="temp_output2_0_load_4_read_read_fu_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="32" slack="0"/>
<pin id="174" dir="0" index="1" bw="32" slack="0"/>
<pin id="175" dir="1" index="2" bw="32" slack="7"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="temp_output2_0_load_4_read/1 "/>
</bind>
</comp>

<comp id="178" class="1004" name="temp_output2_0_load_3_read_read_fu_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="32" slack="0"/>
<pin id="180" dir="0" index="1" bw="32" slack="0"/>
<pin id="181" dir="1" index="2" bw="32" slack="5"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="temp_output2_0_load_3_read/1 "/>
</bind>
</comp>

<comp id="184" class="1004" name="temp_output2_0_load_2_read_read_fu_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="32" slack="0"/>
<pin id="186" dir="0" index="1" bw="32" slack="0"/>
<pin id="187" dir="1" index="2" bw="32" slack="3"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="temp_output2_0_load_2_read/1 "/>
</bind>
</comp>

<comp id="190" class="1004" name="temp_output2_0_load_1_read_read_fu_190">
<pin_list>
<pin id="191" dir="0" index="0" bw="32" slack="0"/>
<pin id="192" dir="0" index="1" bw="32" slack="0"/>
<pin id="193" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="temp_output2_0_load_1_read/1 "/>
</bind>
</comp>

<comp id="196" class="1004" name="layer3_weights_0_addr_gep_fu_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="32" slack="0"/>
<pin id="198" dir="0" index="1" bw="1" slack="0"/>
<pin id="199" dir="0" index="2" bw="4" slack="0"/>
<pin id="200" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="layer3_weights_0_addr/1 "/>
</bind>
</comp>

<comp id="203" class="1004" name="grp_access_fu_203">
<pin_list>
<pin id="204" dir="0" index="0" bw="4" slack="0"/>
<pin id="205" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="206" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="207" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="layer3_weights_0_load/1 "/>
</bind>
</comp>

<comp id="209" class="1004" name="layer3_weights_1_addr_gep_fu_209">
<pin_list>
<pin id="210" dir="0" index="0" bw="32" slack="0"/>
<pin id="211" dir="0" index="1" bw="1" slack="0"/>
<pin id="212" dir="0" index="2" bw="4" slack="2"/>
<pin id="213" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="layer3_weights_1_addr/3 "/>
</bind>
</comp>

<comp id="216" class="1004" name="grp_access_fu_216">
<pin_list>
<pin id="217" dir="0" index="0" bw="4" slack="0"/>
<pin id="218" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="219" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="220" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="layer3_weights_1_load/3 "/>
</bind>
</comp>

<comp id="222" class="1004" name="layer3_weights_2_addr_gep_fu_222">
<pin_list>
<pin id="223" dir="0" index="0" bw="32" slack="0"/>
<pin id="224" dir="0" index="1" bw="1" slack="0"/>
<pin id="225" dir="0" index="2" bw="4" slack="4"/>
<pin id="226" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="layer3_weights_2_addr/5 "/>
</bind>
</comp>

<comp id="229" class="1004" name="grp_access_fu_229">
<pin_list>
<pin id="230" dir="0" index="0" bw="4" slack="0"/>
<pin id="231" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="232" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="233" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="layer3_weights_2_load/5 "/>
</bind>
</comp>

<comp id="235" class="1004" name="layer3_weights_3_addr_gep_fu_235">
<pin_list>
<pin id="236" dir="0" index="0" bw="32" slack="0"/>
<pin id="237" dir="0" index="1" bw="1" slack="0"/>
<pin id="238" dir="0" index="2" bw="4" slack="6"/>
<pin id="239" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="layer3_weights_3_addr/7 "/>
</bind>
</comp>

<comp id="242" class="1004" name="grp_access_fu_242">
<pin_list>
<pin id="243" dir="0" index="0" bw="4" slack="0"/>
<pin id="244" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="245" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="246" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="layer3_weights_3_load/7 "/>
</bind>
</comp>

<comp id="248" class="1004" name="layer3_weights_4_addr_gep_fu_248">
<pin_list>
<pin id="249" dir="0" index="0" bw="32" slack="0"/>
<pin id="250" dir="0" index="1" bw="1" slack="0"/>
<pin id="251" dir="0" index="2" bw="4" slack="8"/>
<pin id="252" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="layer3_weights_4_addr/9 "/>
</bind>
</comp>

<comp id="255" class="1004" name="grp_access_fu_255">
<pin_list>
<pin id="256" dir="0" index="0" bw="4" slack="0"/>
<pin id="257" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="258" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="259" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="layer3_weights_4_load/9 "/>
</bind>
</comp>

<comp id="261" class="1004" name="layer3_weights_5_addr_gep_fu_261">
<pin_list>
<pin id="262" dir="0" index="0" bw="32" slack="0"/>
<pin id="263" dir="0" index="1" bw="1" slack="0"/>
<pin id="264" dir="0" index="2" bw="4" slack="10"/>
<pin id="265" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="layer3_weights_5_addr/11 "/>
</bind>
</comp>

<comp id="268" class="1004" name="grp_access_fu_268">
<pin_list>
<pin id="269" dir="0" index="0" bw="4" slack="0"/>
<pin id="270" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="271" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="272" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="layer3_weights_5_load/11 "/>
</bind>
</comp>

<comp id="274" class="1004" name="layer3_weights_6_addr_gep_fu_274">
<pin_list>
<pin id="275" dir="0" index="0" bw="32" slack="0"/>
<pin id="276" dir="0" index="1" bw="1" slack="0"/>
<pin id="277" dir="0" index="2" bw="4" slack="12"/>
<pin id="278" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="layer3_weights_6_addr/13 "/>
</bind>
</comp>

<comp id="281" class="1004" name="grp_access_fu_281">
<pin_list>
<pin id="282" dir="0" index="0" bw="4" slack="0"/>
<pin id="283" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="284" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="285" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="layer3_weights_6_load/13 "/>
</bind>
</comp>

<comp id="287" class="1004" name="layer3_weights_7_addr_gep_fu_287">
<pin_list>
<pin id="288" dir="0" index="0" bw="32" slack="0"/>
<pin id="289" dir="0" index="1" bw="1" slack="0"/>
<pin id="290" dir="0" index="2" bw="4" slack="14"/>
<pin id="291" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="layer3_weights_7_addr/15 "/>
</bind>
</comp>

<comp id="294" class="1004" name="grp_access_fu_294">
<pin_list>
<pin id="295" dir="0" index="0" bw="4" slack="0"/>
<pin id="296" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="297" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="298" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="layer3_weights_7_load/15 "/>
</bind>
</comp>

<comp id="300" class="1004" name="layer3_weights_8_addr_gep_fu_300">
<pin_list>
<pin id="301" dir="0" index="0" bw="32" slack="0"/>
<pin id="302" dir="0" index="1" bw="1" slack="0"/>
<pin id="303" dir="0" index="2" bw="4" slack="16"/>
<pin id="304" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="layer3_weights_8_addr/17 "/>
</bind>
</comp>

<comp id="307" class="1004" name="grp_access_fu_307">
<pin_list>
<pin id="308" dir="0" index="0" bw="4" slack="0"/>
<pin id="309" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="310" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="311" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="layer3_weights_8_load/17 "/>
</bind>
</comp>

<comp id="313" class="1004" name="layer3_weights_9_addr_gep_fu_313">
<pin_list>
<pin id="314" dir="0" index="0" bw="32" slack="0"/>
<pin id="315" dir="0" index="1" bw="1" slack="0"/>
<pin id="316" dir="0" index="2" bw="4" slack="18"/>
<pin id="317" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="layer3_weights_9_addr/19 "/>
</bind>
</comp>

<comp id="320" class="1004" name="grp_access_fu_320">
<pin_list>
<pin id="321" dir="0" index="0" bw="4" slack="0"/>
<pin id="322" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="323" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="324" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="layer3_weights_9_load/19 "/>
</bind>
</comp>

<comp id="326" class="1004" name="layer3_weights_10_addr_gep_fu_326">
<pin_list>
<pin id="327" dir="0" index="0" bw="32" slack="0"/>
<pin id="328" dir="0" index="1" bw="1" slack="0"/>
<pin id="329" dir="0" index="2" bw="4" slack="20"/>
<pin id="330" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="layer3_weights_10_addr/21 "/>
</bind>
</comp>

<comp id="333" class="1004" name="grp_access_fu_333">
<pin_list>
<pin id="334" dir="0" index="0" bw="4" slack="0"/>
<pin id="335" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="336" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="337" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="layer3_weights_10_load/21 "/>
</bind>
</comp>

<comp id="339" class="1004" name="layer3_weights_11_addr_gep_fu_339">
<pin_list>
<pin id="340" dir="0" index="0" bw="32" slack="0"/>
<pin id="341" dir="0" index="1" bw="1" slack="0"/>
<pin id="342" dir="0" index="2" bw="4" slack="22"/>
<pin id="343" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="layer3_weights_11_addr/23 "/>
</bind>
</comp>

<comp id="346" class="1004" name="grp_access_fu_346">
<pin_list>
<pin id="347" dir="0" index="0" bw="4" slack="0"/>
<pin id="348" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="349" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="350" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="layer3_weights_11_load/23 "/>
</bind>
</comp>

<comp id="352" class="1004" name="layer3_weights_12_addr_gep_fu_352">
<pin_list>
<pin id="353" dir="0" index="0" bw="32" slack="0"/>
<pin id="354" dir="0" index="1" bw="1" slack="0"/>
<pin id="355" dir="0" index="2" bw="4" slack="24"/>
<pin id="356" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="layer3_weights_12_addr/25 "/>
</bind>
</comp>

<comp id="359" class="1004" name="grp_access_fu_359">
<pin_list>
<pin id="360" dir="0" index="0" bw="4" slack="0"/>
<pin id="361" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="362" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="363" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="layer3_weights_12_load/25 "/>
</bind>
</comp>

<comp id="365" class="1004" name="layer3_weights_13_addr_gep_fu_365">
<pin_list>
<pin id="366" dir="0" index="0" bw="32" slack="0"/>
<pin id="367" dir="0" index="1" bw="1" slack="0"/>
<pin id="368" dir="0" index="2" bw="4" slack="26"/>
<pin id="369" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="layer3_weights_13_addr/27 "/>
</bind>
</comp>

<comp id="372" class="1004" name="grp_access_fu_372">
<pin_list>
<pin id="373" dir="0" index="0" bw="4" slack="0"/>
<pin id="374" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="375" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="376" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="layer3_weights_13_load/27 "/>
</bind>
</comp>

<comp id="378" class="1004" name="layer3_weights_14_addr_gep_fu_378">
<pin_list>
<pin id="379" dir="0" index="0" bw="32" slack="0"/>
<pin id="380" dir="0" index="1" bw="1" slack="0"/>
<pin id="381" dir="0" index="2" bw="4" slack="28"/>
<pin id="382" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="layer3_weights_14_addr/29 "/>
</bind>
</comp>

<comp id="385" class="1004" name="grp_access_fu_385">
<pin_list>
<pin id="386" dir="0" index="0" bw="4" slack="0"/>
<pin id="387" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="388" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="389" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="layer3_weights_14_load/29 "/>
</bind>
</comp>

<comp id="391" class="1004" name="layer3_weights_15_addr_gep_fu_391">
<pin_list>
<pin id="392" dir="0" index="0" bw="32" slack="0"/>
<pin id="393" dir="0" index="1" bw="1" slack="0"/>
<pin id="394" dir="0" index="2" bw="4" slack="30"/>
<pin id="395" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="layer3_weights_15_addr/31 "/>
</bind>
</comp>

<comp id="398" class="1004" name="grp_access_fu_398">
<pin_list>
<pin id="399" dir="0" index="0" bw="4" slack="0"/>
<pin id="400" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="401" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="402" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="layer3_weights_15_load/31 "/>
</bind>
</comp>

<comp id="404" class="1004" name="temp_output3_0_addr_gep_fu_404">
<pin_list>
<pin id="405" dir="0" index="0" bw="32" slack="0"/>
<pin id="406" dir="0" index="1" bw="1" slack="0"/>
<pin id="407" dir="0" index="2" bw="4" slack="34"/>
<pin id="408" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="temp_output3_0_addr/35 "/>
</bind>
</comp>

<comp id="411" class="1004" name="store_ln53_access_fu_411">
<pin_list>
<pin id="412" dir="0" index="0" bw="4" slack="0"/>
<pin id="413" dir="0" index="1" bw="32" slack="0"/>
<pin id="414" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="415" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln53/35 "/>
</bind>
</comp>

<comp id="417" class="1004" name="grp_fu_417">
<pin_list>
<pin id="418" dir="0" index="0" bw="32" slack="1"/>
<pin id="419" dir="0" index="1" bw="32" slack="0"/>
<pin id="420" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="sum_3/4 "/>
</bind>
</comp>

<comp id="422" class="1004" name="grp_fu_422">
<pin_list>
<pin id="423" dir="0" index="0" bw="32" slack="1"/>
<pin id="424" dir="0" index="1" bw="32" slack="1"/>
<pin id="425" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="sum_3_1/6 "/>
</bind>
</comp>

<comp id="426" class="1004" name="grp_fu_426">
<pin_list>
<pin id="427" dir="0" index="0" bw="32" slack="1"/>
<pin id="428" dir="0" index="1" bw="32" slack="1"/>
<pin id="429" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="sum_3_2/8 "/>
</bind>
</comp>

<comp id="430" class="1004" name="grp_fu_430">
<pin_list>
<pin id="431" dir="0" index="0" bw="32" slack="1"/>
<pin id="432" dir="0" index="1" bw="32" slack="1"/>
<pin id="433" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="sum_3_3/10 "/>
</bind>
</comp>

<comp id="434" class="1004" name="grp_fu_434">
<pin_list>
<pin id="435" dir="0" index="0" bw="32" slack="1"/>
<pin id="436" dir="0" index="1" bw="32" slack="1"/>
<pin id="437" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="sum_3_4/12 "/>
</bind>
</comp>

<comp id="438" class="1004" name="grp_fu_438">
<pin_list>
<pin id="439" dir="0" index="0" bw="32" slack="1"/>
<pin id="440" dir="0" index="1" bw="32" slack="1"/>
<pin id="441" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="sum_3_5/14 "/>
</bind>
</comp>

<comp id="442" class="1004" name="grp_fu_442">
<pin_list>
<pin id="443" dir="0" index="0" bw="32" slack="1"/>
<pin id="444" dir="0" index="1" bw="32" slack="1"/>
<pin id="445" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="sum_3_6/16 "/>
</bind>
</comp>

<comp id="446" class="1004" name="grp_fu_446">
<pin_list>
<pin id="447" dir="0" index="0" bw="32" slack="1"/>
<pin id="448" dir="0" index="1" bw="32" slack="1"/>
<pin id="449" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="sum_3_7/18 "/>
</bind>
</comp>

<comp id="450" class="1004" name="grp_fu_450">
<pin_list>
<pin id="451" dir="0" index="0" bw="32" slack="1"/>
<pin id="452" dir="0" index="1" bw="32" slack="1"/>
<pin id="453" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="sum_3_8/20 "/>
</bind>
</comp>

<comp id="454" class="1004" name="grp_fu_454">
<pin_list>
<pin id="455" dir="0" index="0" bw="32" slack="1"/>
<pin id="456" dir="0" index="1" bw="32" slack="1"/>
<pin id="457" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="sum_3_9/22 "/>
</bind>
</comp>

<comp id="458" class="1004" name="grp_fu_458">
<pin_list>
<pin id="459" dir="0" index="0" bw="32" slack="1"/>
<pin id="460" dir="0" index="1" bw="32" slack="1"/>
<pin id="461" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="sum_3_s/24 "/>
</bind>
</comp>

<comp id="462" class="1004" name="grp_fu_462">
<pin_list>
<pin id="463" dir="0" index="0" bw="32" slack="1"/>
<pin id="464" dir="0" index="1" bw="32" slack="1"/>
<pin id="465" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="sum_3_10/26 "/>
</bind>
</comp>

<comp id="466" class="1004" name="grp_fu_466">
<pin_list>
<pin id="467" dir="0" index="0" bw="32" slack="1"/>
<pin id="468" dir="0" index="1" bw="32" slack="1"/>
<pin id="469" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="sum_3_11/28 "/>
</bind>
</comp>

<comp id="470" class="1004" name="grp_fu_470">
<pin_list>
<pin id="471" dir="0" index="0" bw="32" slack="1"/>
<pin id="472" dir="0" index="1" bw="32" slack="1"/>
<pin id="473" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="sum_3_12/30 "/>
</bind>
</comp>

<comp id="474" class="1004" name="grp_fu_474">
<pin_list>
<pin id="475" dir="0" index="0" bw="32" slack="1"/>
<pin id="476" dir="0" index="1" bw="32" slack="1"/>
<pin id="477" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="sum_3_13/32 "/>
</bind>
</comp>

<comp id="478" class="1004" name="grp_fu_478">
<pin_list>
<pin id="479" dir="0" index="0" bw="32" slack="1"/>
<pin id="480" dir="0" index="1" bw="32" slack="1"/>
<pin id="481" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="sum_3_14/34 "/>
</bind>
</comp>

<comp id="483" class="1004" name="grp_fu_483">
<pin_list>
<pin id="484" dir="0" index="0" bw="32" slack="1"/>
<pin id="485" dir="0" index="1" bw="32" slack="0"/>
<pin id="486" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="mul_i1/2 "/>
</bind>
</comp>

<comp id="488" class="1004" name="grp_fu_488">
<pin_list>
<pin id="489" dir="0" index="0" bw="32" slack="3"/>
<pin id="490" dir="0" index="1" bw="32" slack="0"/>
<pin id="491" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="mul_i1_1/4 "/>
</bind>
</comp>

<comp id="493" class="1004" name="grp_fu_493">
<pin_list>
<pin id="494" dir="0" index="0" bw="32" slack="5"/>
<pin id="495" dir="0" index="1" bw="32" slack="0"/>
<pin id="496" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="mul_i1_2/6 "/>
</bind>
</comp>

<comp id="498" class="1004" name="grp_fu_498">
<pin_list>
<pin id="499" dir="0" index="0" bw="32" slack="7"/>
<pin id="500" dir="0" index="1" bw="32" slack="0"/>
<pin id="501" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="mul_i1_3/8 "/>
</bind>
</comp>

<comp id="503" class="1004" name="grp_fu_503">
<pin_list>
<pin id="504" dir="0" index="0" bw="32" slack="9"/>
<pin id="505" dir="0" index="1" bw="32" slack="0"/>
<pin id="506" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="mul_i1_4/10 "/>
</bind>
</comp>

<comp id="508" class="1004" name="grp_fu_508">
<pin_list>
<pin id="509" dir="0" index="0" bw="32" slack="11"/>
<pin id="510" dir="0" index="1" bw="32" slack="0"/>
<pin id="511" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="mul_i1_5/12 "/>
</bind>
</comp>

<comp id="513" class="1004" name="grp_fu_513">
<pin_list>
<pin id="514" dir="0" index="0" bw="32" slack="13"/>
<pin id="515" dir="0" index="1" bw="32" slack="0"/>
<pin id="516" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="mul_i1_6/14 "/>
</bind>
</comp>

<comp id="518" class="1004" name="grp_fu_518">
<pin_list>
<pin id="519" dir="0" index="0" bw="32" slack="15"/>
<pin id="520" dir="0" index="1" bw="32" slack="0"/>
<pin id="521" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="mul_i1_7/16 "/>
</bind>
</comp>

<comp id="523" class="1004" name="grp_fu_523">
<pin_list>
<pin id="524" dir="0" index="0" bw="32" slack="17"/>
<pin id="525" dir="0" index="1" bw="32" slack="0"/>
<pin id="526" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="mul_i1_8/18 "/>
</bind>
</comp>

<comp id="528" class="1004" name="grp_fu_528">
<pin_list>
<pin id="529" dir="0" index="0" bw="32" slack="19"/>
<pin id="530" dir="0" index="1" bw="32" slack="0"/>
<pin id="531" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="mul_i1_9/20 "/>
</bind>
</comp>

<comp id="533" class="1004" name="grp_fu_533">
<pin_list>
<pin id="534" dir="0" index="0" bw="32" slack="21"/>
<pin id="535" dir="0" index="1" bw="32" slack="0"/>
<pin id="536" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="mul_i1_s/22 "/>
</bind>
</comp>

<comp id="538" class="1004" name="grp_fu_538">
<pin_list>
<pin id="539" dir="0" index="0" bw="32" slack="23"/>
<pin id="540" dir="0" index="1" bw="32" slack="0"/>
<pin id="541" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="mul_i1_10/24 "/>
</bind>
</comp>

<comp id="543" class="1004" name="grp_fu_543">
<pin_list>
<pin id="544" dir="0" index="0" bw="32" slack="25"/>
<pin id="545" dir="0" index="1" bw="32" slack="0"/>
<pin id="546" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="mul_i1_11/26 "/>
</bind>
</comp>

<comp id="548" class="1004" name="grp_fu_548">
<pin_list>
<pin id="549" dir="0" index="0" bw="32" slack="27"/>
<pin id="550" dir="0" index="1" bw="32" slack="0"/>
<pin id="551" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="mul_i1_12/28 "/>
</bind>
</comp>

<comp id="553" class="1004" name="grp_fu_553">
<pin_list>
<pin id="554" dir="0" index="0" bw="32" slack="29"/>
<pin id="555" dir="0" index="1" bw="32" slack="0"/>
<pin id="556" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="mul_i1_13/30 "/>
</bind>
</comp>

<comp id="558" class="1004" name="grp_fu_558">
<pin_list>
<pin id="559" dir="0" index="0" bw="32" slack="31"/>
<pin id="560" dir="0" index="1" bw="32" slack="0"/>
<pin id="561" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="mul_i1_14/32 "/>
</bind>
</comp>

<comp id="563" class="1004" name="store_ln0_store_fu_563">
<pin_list>
<pin id="564" dir="0" index="0" bw="1" slack="0"/>
<pin id="565" dir="0" index="1" bw="4" slack="0"/>
<pin id="566" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="568" class="1004" name="j_1_load_fu_568">
<pin_list>
<pin id="569" dir="0" index="0" bw="4" slack="0"/>
<pin id="570" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="j_1/1 "/>
</bind>
</comp>

<comp id="571" class="1004" name="icmp_ln45_fu_571">
<pin_list>
<pin id="572" dir="0" index="0" bw="4" slack="0"/>
<pin id="573" dir="0" index="1" bw="4" slack="0"/>
<pin id="574" dir="1" index="2" bw="1" slack="33"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln45/1 "/>
</bind>
</comp>

<comp id="577" class="1004" name="add_ln45_fu_577">
<pin_list>
<pin id="578" dir="0" index="0" bw="4" slack="0"/>
<pin id="579" dir="0" index="1" bw="1" slack="0"/>
<pin id="580" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln45/1 "/>
</bind>
</comp>

<comp id="583" class="1004" name="j_1_cast_fu_583">
<pin_list>
<pin id="584" dir="0" index="0" bw="4" slack="0"/>
<pin id="585" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="j_1_cast/1 "/>
</bind>
</comp>

<comp id="588" class="1004" name="store_ln45_store_fu_588">
<pin_list>
<pin id="589" dir="0" index="0" bw="4" slack="0"/>
<pin id="590" dir="0" index="1" bw="4" slack="0"/>
<pin id="591" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln45/1 "/>
</bind>
</comp>

<comp id="593" class="1005" name="j_reg_593">
<pin_list>
<pin id="594" dir="0" index="0" bw="4" slack="0"/>
<pin id="595" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="j "/>
</bind>
</comp>

<comp id="600" class="1005" name="temp_output2_0_load_16_read_reg_600">
<pin_list>
<pin id="601" dir="0" index="0" bw="32" slack="31"/>
<pin id="602" dir="1" index="1" bw="32" slack="31"/>
</pin_list>
<bind>
<opset="temp_output2_0_load_16_read "/>
</bind>
</comp>

<comp id="605" class="1005" name="temp_output2_0_load_15_read_reg_605">
<pin_list>
<pin id="606" dir="0" index="0" bw="32" slack="29"/>
<pin id="607" dir="1" index="1" bw="32" slack="29"/>
</pin_list>
<bind>
<opset="temp_output2_0_load_15_read "/>
</bind>
</comp>

<comp id="610" class="1005" name="temp_output2_0_load_14_read_reg_610">
<pin_list>
<pin id="611" dir="0" index="0" bw="32" slack="27"/>
<pin id="612" dir="1" index="1" bw="32" slack="27"/>
</pin_list>
<bind>
<opset="temp_output2_0_load_14_read "/>
</bind>
</comp>

<comp id="615" class="1005" name="temp_output2_0_load_13_read_reg_615">
<pin_list>
<pin id="616" dir="0" index="0" bw="32" slack="25"/>
<pin id="617" dir="1" index="1" bw="32" slack="25"/>
</pin_list>
<bind>
<opset="temp_output2_0_load_13_read "/>
</bind>
</comp>

<comp id="620" class="1005" name="temp_output2_0_load_12_read_reg_620">
<pin_list>
<pin id="621" dir="0" index="0" bw="32" slack="23"/>
<pin id="622" dir="1" index="1" bw="32" slack="23"/>
</pin_list>
<bind>
<opset="temp_output2_0_load_12_read "/>
</bind>
</comp>

<comp id="625" class="1005" name="temp_output2_0_load_11_read_reg_625">
<pin_list>
<pin id="626" dir="0" index="0" bw="32" slack="21"/>
<pin id="627" dir="1" index="1" bw="32" slack="21"/>
</pin_list>
<bind>
<opset="temp_output2_0_load_11_read "/>
</bind>
</comp>

<comp id="630" class="1005" name="temp_output2_0_load_10_read_reg_630">
<pin_list>
<pin id="631" dir="0" index="0" bw="32" slack="19"/>
<pin id="632" dir="1" index="1" bw="32" slack="19"/>
</pin_list>
<bind>
<opset="temp_output2_0_load_10_read "/>
</bind>
</comp>

<comp id="635" class="1005" name="temp_output2_0_load_9_read_reg_635">
<pin_list>
<pin id="636" dir="0" index="0" bw="32" slack="17"/>
<pin id="637" dir="1" index="1" bw="32" slack="17"/>
</pin_list>
<bind>
<opset="temp_output2_0_load_9_read "/>
</bind>
</comp>

<comp id="640" class="1005" name="temp_output2_0_load_8_read_reg_640">
<pin_list>
<pin id="641" dir="0" index="0" bw="32" slack="15"/>
<pin id="642" dir="1" index="1" bw="32" slack="15"/>
</pin_list>
<bind>
<opset="temp_output2_0_load_8_read "/>
</bind>
</comp>

<comp id="645" class="1005" name="temp_output2_0_load_7_read_reg_645">
<pin_list>
<pin id="646" dir="0" index="0" bw="32" slack="13"/>
<pin id="647" dir="1" index="1" bw="32" slack="13"/>
</pin_list>
<bind>
<opset="temp_output2_0_load_7_read "/>
</bind>
</comp>

<comp id="650" class="1005" name="temp_output2_0_load_6_read_reg_650">
<pin_list>
<pin id="651" dir="0" index="0" bw="32" slack="11"/>
<pin id="652" dir="1" index="1" bw="32" slack="11"/>
</pin_list>
<bind>
<opset="temp_output2_0_load_6_read "/>
</bind>
</comp>

<comp id="655" class="1005" name="temp_output2_0_load_5_read_reg_655">
<pin_list>
<pin id="656" dir="0" index="0" bw="32" slack="9"/>
<pin id="657" dir="1" index="1" bw="32" slack="9"/>
</pin_list>
<bind>
<opset="temp_output2_0_load_5_read "/>
</bind>
</comp>

<comp id="660" class="1005" name="temp_output2_0_load_4_read_reg_660">
<pin_list>
<pin id="661" dir="0" index="0" bw="32" slack="7"/>
<pin id="662" dir="1" index="1" bw="32" slack="7"/>
</pin_list>
<bind>
<opset="temp_output2_0_load_4_read "/>
</bind>
</comp>

<comp id="665" class="1005" name="temp_output2_0_load_3_read_reg_665">
<pin_list>
<pin id="666" dir="0" index="0" bw="32" slack="5"/>
<pin id="667" dir="1" index="1" bw="32" slack="5"/>
</pin_list>
<bind>
<opset="temp_output2_0_load_3_read "/>
</bind>
</comp>

<comp id="670" class="1005" name="temp_output2_0_load_2_read_reg_670">
<pin_list>
<pin id="671" dir="0" index="0" bw="32" slack="3"/>
<pin id="672" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="temp_output2_0_load_2_read "/>
</bind>
</comp>

<comp id="675" class="1005" name="temp_output2_0_load_1_read_reg_675">
<pin_list>
<pin id="676" dir="0" index="0" bw="32" slack="1"/>
<pin id="677" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="temp_output2_0_load_1_read "/>
</bind>
</comp>

<comp id="680" class="1005" name="icmp_ln45_reg_680">
<pin_list>
<pin id="681" dir="0" index="0" bw="1" slack="33"/>
<pin id="682" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln45 "/>
</bind>
</comp>

<comp id="684" class="1005" name="j_1_cast_reg_684">
<pin_list>
<pin id="685" dir="0" index="0" bw="64" slack="2"/>
<pin id="686" dir="1" index="1" bw="64" slack="2"/>
</pin_list>
<bind>
<opset="j_1_cast "/>
</bind>
</comp>

<comp id="704" class="1005" name="layer3_weights_0_addr_reg_704">
<pin_list>
<pin id="705" dir="0" index="0" bw="4" slack="1"/>
<pin id="706" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="layer3_weights_0_addr "/>
</bind>
</comp>

<comp id="709" class="1005" name="layer3_weights_0_load_reg_709">
<pin_list>
<pin id="710" dir="0" index="0" bw="32" slack="1"/>
<pin id="711" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="layer3_weights_0_load "/>
</bind>
</comp>

<comp id="714" class="1005" name="mul_i1_reg_714">
<pin_list>
<pin id="715" dir="0" index="0" bw="32" slack="1"/>
<pin id="716" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul_i1 "/>
</bind>
</comp>

<comp id="719" class="1005" name="layer3_weights_1_addr_reg_719">
<pin_list>
<pin id="720" dir="0" index="0" bw="4" slack="1"/>
<pin id="721" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="layer3_weights_1_addr "/>
</bind>
</comp>

<comp id="724" class="1005" name="layer3_weights_1_load_reg_724">
<pin_list>
<pin id="725" dir="0" index="0" bw="32" slack="1"/>
<pin id="726" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="layer3_weights_1_load "/>
</bind>
</comp>

<comp id="729" class="1005" name="sum_3_reg_729">
<pin_list>
<pin id="730" dir="0" index="0" bw="32" slack="1"/>
<pin id="731" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sum_3 "/>
</bind>
</comp>

<comp id="734" class="1005" name="mul_i1_1_reg_734">
<pin_list>
<pin id="735" dir="0" index="0" bw="32" slack="1"/>
<pin id="736" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul_i1_1 "/>
</bind>
</comp>

<comp id="739" class="1005" name="layer3_weights_2_addr_reg_739">
<pin_list>
<pin id="740" dir="0" index="0" bw="4" slack="1"/>
<pin id="741" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="layer3_weights_2_addr "/>
</bind>
</comp>

<comp id="744" class="1005" name="layer3_weights_2_load_reg_744">
<pin_list>
<pin id="745" dir="0" index="0" bw="32" slack="1"/>
<pin id="746" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="layer3_weights_2_load "/>
</bind>
</comp>

<comp id="749" class="1005" name="sum_3_1_reg_749">
<pin_list>
<pin id="750" dir="0" index="0" bw="32" slack="1"/>
<pin id="751" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sum_3_1 "/>
</bind>
</comp>

<comp id="754" class="1005" name="mul_i1_2_reg_754">
<pin_list>
<pin id="755" dir="0" index="0" bw="32" slack="1"/>
<pin id="756" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul_i1_2 "/>
</bind>
</comp>

<comp id="759" class="1005" name="layer3_weights_3_addr_reg_759">
<pin_list>
<pin id="760" dir="0" index="0" bw="4" slack="1"/>
<pin id="761" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="layer3_weights_3_addr "/>
</bind>
</comp>

<comp id="764" class="1005" name="layer3_weights_3_load_reg_764">
<pin_list>
<pin id="765" dir="0" index="0" bw="32" slack="1"/>
<pin id="766" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="layer3_weights_3_load "/>
</bind>
</comp>

<comp id="769" class="1005" name="sum_3_2_reg_769">
<pin_list>
<pin id="770" dir="0" index="0" bw="32" slack="1"/>
<pin id="771" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sum_3_2 "/>
</bind>
</comp>

<comp id="774" class="1005" name="mul_i1_3_reg_774">
<pin_list>
<pin id="775" dir="0" index="0" bw="32" slack="1"/>
<pin id="776" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul_i1_3 "/>
</bind>
</comp>

<comp id="779" class="1005" name="layer3_weights_4_addr_reg_779">
<pin_list>
<pin id="780" dir="0" index="0" bw="4" slack="1"/>
<pin id="781" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="layer3_weights_4_addr "/>
</bind>
</comp>

<comp id="784" class="1005" name="layer3_weights_4_load_reg_784">
<pin_list>
<pin id="785" dir="0" index="0" bw="32" slack="1"/>
<pin id="786" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="layer3_weights_4_load "/>
</bind>
</comp>

<comp id="789" class="1005" name="sum_3_3_reg_789">
<pin_list>
<pin id="790" dir="0" index="0" bw="32" slack="1"/>
<pin id="791" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sum_3_3 "/>
</bind>
</comp>

<comp id="794" class="1005" name="mul_i1_4_reg_794">
<pin_list>
<pin id="795" dir="0" index="0" bw="32" slack="1"/>
<pin id="796" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul_i1_4 "/>
</bind>
</comp>

<comp id="799" class="1005" name="layer3_weights_5_addr_reg_799">
<pin_list>
<pin id="800" dir="0" index="0" bw="4" slack="1"/>
<pin id="801" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="layer3_weights_5_addr "/>
</bind>
</comp>

<comp id="804" class="1005" name="layer3_weights_5_load_reg_804">
<pin_list>
<pin id="805" dir="0" index="0" bw="32" slack="1"/>
<pin id="806" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="layer3_weights_5_load "/>
</bind>
</comp>

<comp id="809" class="1005" name="sum_3_4_reg_809">
<pin_list>
<pin id="810" dir="0" index="0" bw="32" slack="1"/>
<pin id="811" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sum_3_4 "/>
</bind>
</comp>

<comp id="814" class="1005" name="mul_i1_5_reg_814">
<pin_list>
<pin id="815" dir="0" index="0" bw="32" slack="1"/>
<pin id="816" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul_i1_5 "/>
</bind>
</comp>

<comp id="819" class="1005" name="layer3_weights_6_addr_reg_819">
<pin_list>
<pin id="820" dir="0" index="0" bw="4" slack="1"/>
<pin id="821" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="layer3_weights_6_addr "/>
</bind>
</comp>

<comp id="824" class="1005" name="layer3_weights_6_load_reg_824">
<pin_list>
<pin id="825" dir="0" index="0" bw="32" slack="1"/>
<pin id="826" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="layer3_weights_6_load "/>
</bind>
</comp>

<comp id="829" class="1005" name="sum_3_5_reg_829">
<pin_list>
<pin id="830" dir="0" index="0" bw="32" slack="1"/>
<pin id="831" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sum_3_5 "/>
</bind>
</comp>

<comp id="834" class="1005" name="mul_i1_6_reg_834">
<pin_list>
<pin id="835" dir="0" index="0" bw="32" slack="1"/>
<pin id="836" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul_i1_6 "/>
</bind>
</comp>

<comp id="839" class="1005" name="layer3_weights_7_addr_reg_839">
<pin_list>
<pin id="840" dir="0" index="0" bw="4" slack="1"/>
<pin id="841" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="layer3_weights_7_addr "/>
</bind>
</comp>

<comp id="844" class="1005" name="layer3_weights_7_load_reg_844">
<pin_list>
<pin id="845" dir="0" index="0" bw="32" slack="1"/>
<pin id="846" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="layer3_weights_7_load "/>
</bind>
</comp>

<comp id="849" class="1005" name="sum_3_6_reg_849">
<pin_list>
<pin id="850" dir="0" index="0" bw="32" slack="1"/>
<pin id="851" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sum_3_6 "/>
</bind>
</comp>

<comp id="854" class="1005" name="mul_i1_7_reg_854">
<pin_list>
<pin id="855" dir="0" index="0" bw="32" slack="1"/>
<pin id="856" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul_i1_7 "/>
</bind>
</comp>

<comp id="859" class="1005" name="layer3_weights_8_addr_reg_859">
<pin_list>
<pin id="860" dir="0" index="0" bw="4" slack="1"/>
<pin id="861" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="layer3_weights_8_addr "/>
</bind>
</comp>

<comp id="864" class="1005" name="layer3_weights_8_load_reg_864">
<pin_list>
<pin id="865" dir="0" index="0" bw="32" slack="1"/>
<pin id="866" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="layer3_weights_8_load "/>
</bind>
</comp>

<comp id="869" class="1005" name="sum_3_7_reg_869">
<pin_list>
<pin id="870" dir="0" index="0" bw="32" slack="1"/>
<pin id="871" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sum_3_7 "/>
</bind>
</comp>

<comp id="874" class="1005" name="mul_i1_8_reg_874">
<pin_list>
<pin id="875" dir="0" index="0" bw="32" slack="1"/>
<pin id="876" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul_i1_8 "/>
</bind>
</comp>

<comp id="879" class="1005" name="layer3_weights_9_addr_reg_879">
<pin_list>
<pin id="880" dir="0" index="0" bw="4" slack="1"/>
<pin id="881" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="layer3_weights_9_addr "/>
</bind>
</comp>

<comp id="884" class="1005" name="layer3_weights_9_load_reg_884">
<pin_list>
<pin id="885" dir="0" index="0" bw="32" slack="1"/>
<pin id="886" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="layer3_weights_9_load "/>
</bind>
</comp>

<comp id="889" class="1005" name="sum_3_8_reg_889">
<pin_list>
<pin id="890" dir="0" index="0" bw="32" slack="1"/>
<pin id="891" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sum_3_8 "/>
</bind>
</comp>

<comp id="894" class="1005" name="mul_i1_9_reg_894">
<pin_list>
<pin id="895" dir="0" index="0" bw="32" slack="1"/>
<pin id="896" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul_i1_9 "/>
</bind>
</comp>

<comp id="899" class="1005" name="layer3_weights_10_addr_reg_899">
<pin_list>
<pin id="900" dir="0" index="0" bw="4" slack="1"/>
<pin id="901" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="layer3_weights_10_addr "/>
</bind>
</comp>

<comp id="904" class="1005" name="layer3_weights_10_load_reg_904">
<pin_list>
<pin id="905" dir="0" index="0" bw="32" slack="1"/>
<pin id="906" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="layer3_weights_10_load "/>
</bind>
</comp>

<comp id="909" class="1005" name="sum_3_9_reg_909">
<pin_list>
<pin id="910" dir="0" index="0" bw="32" slack="1"/>
<pin id="911" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sum_3_9 "/>
</bind>
</comp>

<comp id="914" class="1005" name="mul_i1_s_reg_914">
<pin_list>
<pin id="915" dir="0" index="0" bw="32" slack="1"/>
<pin id="916" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul_i1_s "/>
</bind>
</comp>

<comp id="919" class="1005" name="layer3_weights_11_addr_reg_919">
<pin_list>
<pin id="920" dir="0" index="0" bw="4" slack="1"/>
<pin id="921" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="layer3_weights_11_addr "/>
</bind>
</comp>

<comp id="924" class="1005" name="layer3_weights_11_load_reg_924">
<pin_list>
<pin id="925" dir="0" index="0" bw="32" slack="1"/>
<pin id="926" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="layer3_weights_11_load "/>
</bind>
</comp>

<comp id="929" class="1005" name="sum_3_s_reg_929">
<pin_list>
<pin id="930" dir="0" index="0" bw="32" slack="1"/>
<pin id="931" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sum_3_s "/>
</bind>
</comp>

<comp id="934" class="1005" name="mul_i1_10_reg_934">
<pin_list>
<pin id="935" dir="0" index="0" bw="32" slack="1"/>
<pin id="936" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul_i1_10 "/>
</bind>
</comp>

<comp id="939" class="1005" name="layer3_weights_12_addr_reg_939">
<pin_list>
<pin id="940" dir="0" index="0" bw="4" slack="1"/>
<pin id="941" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="layer3_weights_12_addr "/>
</bind>
</comp>

<comp id="944" class="1005" name="layer3_weights_12_load_reg_944">
<pin_list>
<pin id="945" dir="0" index="0" bw="32" slack="1"/>
<pin id="946" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="layer3_weights_12_load "/>
</bind>
</comp>

<comp id="949" class="1005" name="sum_3_10_reg_949">
<pin_list>
<pin id="950" dir="0" index="0" bw="32" slack="1"/>
<pin id="951" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sum_3_10 "/>
</bind>
</comp>

<comp id="954" class="1005" name="mul_i1_11_reg_954">
<pin_list>
<pin id="955" dir="0" index="0" bw="32" slack="1"/>
<pin id="956" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul_i1_11 "/>
</bind>
</comp>

<comp id="959" class="1005" name="layer3_weights_13_addr_reg_959">
<pin_list>
<pin id="960" dir="0" index="0" bw="4" slack="1"/>
<pin id="961" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="layer3_weights_13_addr "/>
</bind>
</comp>

<comp id="964" class="1005" name="layer3_weights_13_load_reg_964">
<pin_list>
<pin id="965" dir="0" index="0" bw="32" slack="1"/>
<pin id="966" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="layer3_weights_13_load "/>
</bind>
</comp>

<comp id="969" class="1005" name="sum_3_11_reg_969">
<pin_list>
<pin id="970" dir="0" index="0" bw="32" slack="1"/>
<pin id="971" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sum_3_11 "/>
</bind>
</comp>

<comp id="974" class="1005" name="mul_i1_12_reg_974">
<pin_list>
<pin id="975" dir="0" index="0" bw="32" slack="1"/>
<pin id="976" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul_i1_12 "/>
</bind>
</comp>

<comp id="979" class="1005" name="layer3_weights_14_addr_reg_979">
<pin_list>
<pin id="980" dir="0" index="0" bw="4" slack="1"/>
<pin id="981" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="layer3_weights_14_addr "/>
</bind>
</comp>

<comp id="984" class="1005" name="layer3_weights_14_load_reg_984">
<pin_list>
<pin id="985" dir="0" index="0" bw="32" slack="1"/>
<pin id="986" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="layer3_weights_14_load "/>
</bind>
</comp>

<comp id="989" class="1005" name="sum_3_12_reg_989">
<pin_list>
<pin id="990" dir="0" index="0" bw="32" slack="1"/>
<pin id="991" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sum_3_12 "/>
</bind>
</comp>

<comp id="994" class="1005" name="mul_i1_13_reg_994">
<pin_list>
<pin id="995" dir="0" index="0" bw="32" slack="1"/>
<pin id="996" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul_i1_13 "/>
</bind>
</comp>

<comp id="999" class="1005" name="layer3_weights_15_addr_reg_999">
<pin_list>
<pin id="1000" dir="0" index="0" bw="4" slack="1"/>
<pin id="1001" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="layer3_weights_15_addr "/>
</bind>
</comp>

<comp id="1004" class="1005" name="layer3_weights_15_load_reg_1004">
<pin_list>
<pin id="1005" dir="0" index="0" bw="32" slack="1"/>
<pin id="1006" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="layer3_weights_15_load "/>
</bind>
</comp>

<comp id="1009" class="1005" name="sum_3_13_reg_1009">
<pin_list>
<pin id="1010" dir="0" index="0" bw="32" slack="1"/>
<pin id="1011" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sum_3_13 "/>
</bind>
</comp>

<comp id="1014" class="1005" name="mul_i1_14_reg_1014">
<pin_list>
<pin id="1015" dir="0" index="0" bw="32" slack="1"/>
<pin id="1016" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul_i1_14 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="99"><net_src comp="66" pin="0"/><net_sink comp="96" pin=0"/></net>

<net id="104"><net_src comp="68" pin="0"/><net_sink comp="100" pin=0"/></net>

<net id="105"><net_src comp="30" pin="0"/><net_sink comp="100" pin=1"/></net>

<net id="110"><net_src comp="68" pin="0"/><net_sink comp="106" pin=0"/></net>

<net id="111"><net_src comp="28" pin="0"/><net_sink comp="106" pin=1"/></net>

<net id="116"><net_src comp="68" pin="0"/><net_sink comp="112" pin=0"/></net>

<net id="117"><net_src comp="26" pin="0"/><net_sink comp="112" pin=1"/></net>

<net id="122"><net_src comp="68" pin="0"/><net_sink comp="118" pin=0"/></net>

<net id="123"><net_src comp="24" pin="0"/><net_sink comp="118" pin=1"/></net>

<net id="128"><net_src comp="68" pin="0"/><net_sink comp="124" pin=0"/></net>

<net id="129"><net_src comp="22" pin="0"/><net_sink comp="124" pin=1"/></net>

<net id="134"><net_src comp="68" pin="0"/><net_sink comp="130" pin=0"/></net>

<net id="135"><net_src comp="20" pin="0"/><net_sink comp="130" pin=1"/></net>

<net id="140"><net_src comp="68" pin="0"/><net_sink comp="136" pin=0"/></net>

<net id="141"><net_src comp="18" pin="0"/><net_sink comp="136" pin=1"/></net>

<net id="146"><net_src comp="68" pin="0"/><net_sink comp="142" pin=0"/></net>

<net id="147"><net_src comp="16" pin="0"/><net_sink comp="142" pin=1"/></net>

<net id="152"><net_src comp="68" pin="0"/><net_sink comp="148" pin=0"/></net>

<net id="153"><net_src comp="14" pin="0"/><net_sink comp="148" pin=1"/></net>

<net id="158"><net_src comp="68" pin="0"/><net_sink comp="154" pin=0"/></net>

<net id="159"><net_src comp="12" pin="0"/><net_sink comp="154" pin=1"/></net>

<net id="164"><net_src comp="68" pin="0"/><net_sink comp="160" pin=0"/></net>

<net id="165"><net_src comp="10" pin="0"/><net_sink comp="160" pin=1"/></net>

<net id="170"><net_src comp="68" pin="0"/><net_sink comp="166" pin=0"/></net>

<net id="171"><net_src comp="8" pin="0"/><net_sink comp="166" pin=1"/></net>

<net id="176"><net_src comp="68" pin="0"/><net_sink comp="172" pin=0"/></net>

<net id="177"><net_src comp="6" pin="0"/><net_sink comp="172" pin=1"/></net>

<net id="182"><net_src comp="68" pin="0"/><net_sink comp="178" pin=0"/></net>

<net id="183"><net_src comp="4" pin="0"/><net_sink comp="178" pin=1"/></net>

<net id="188"><net_src comp="68" pin="0"/><net_sink comp="184" pin=0"/></net>

<net id="189"><net_src comp="2" pin="0"/><net_sink comp="184" pin=1"/></net>

<net id="194"><net_src comp="68" pin="0"/><net_sink comp="190" pin=0"/></net>

<net id="195"><net_src comp="0" pin="0"/><net_sink comp="190" pin=1"/></net>

<net id="201"><net_src comp="34" pin="0"/><net_sink comp="196" pin=0"/></net>

<net id="202"><net_src comp="88" pin="0"/><net_sink comp="196" pin=1"/></net>

<net id="208"><net_src comp="196" pin="3"/><net_sink comp="203" pin=0"/></net>

<net id="214"><net_src comp="36" pin="0"/><net_sink comp="209" pin=0"/></net>

<net id="215"><net_src comp="88" pin="0"/><net_sink comp="209" pin=1"/></net>

<net id="221"><net_src comp="209" pin="3"/><net_sink comp="216" pin=0"/></net>

<net id="227"><net_src comp="38" pin="0"/><net_sink comp="222" pin=0"/></net>

<net id="228"><net_src comp="88" pin="0"/><net_sink comp="222" pin=1"/></net>

<net id="234"><net_src comp="222" pin="3"/><net_sink comp="229" pin=0"/></net>

<net id="240"><net_src comp="40" pin="0"/><net_sink comp="235" pin=0"/></net>

<net id="241"><net_src comp="88" pin="0"/><net_sink comp="235" pin=1"/></net>

<net id="247"><net_src comp="235" pin="3"/><net_sink comp="242" pin=0"/></net>

<net id="253"><net_src comp="42" pin="0"/><net_sink comp="248" pin=0"/></net>

<net id="254"><net_src comp="88" pin="0"/><net_sink comp="248" pin=1"/></net>

<net id="260"><net_src comp="248" pin="3"/><net_sink comp="255" pin=0"/></net>

<net id="266"><net_src comp="44" pin="0"/><net_sink comp="261" pin=0"/></net>

<net id="267"><net_src comp="88" pin="0"/><net_sink comp="261" pin=1"/></net>

<net id="273"><net_src comp="261" pin="3"/><net_sink comp="268" pin=0"/></net>

<net id="279"><net_src comp="46" pin="0"/><net_sink comp="274" pin=0"/></net>

<net id="280"><net_src comp="88" pin="0"/><net_sink comp="274" pin=1"/></net>

<net id="286"><net_src comp="274" pin="3"/><net_sink comp="281" pin=0"/></net>

<net id="292"><net_src comp="48" pin="0"/><net_sink comp="287" pin=0"/></net>

<net id="293"><net_src comp="88" pin="0"/><net_sink comp="287" pin=1"/></net>

<net id="299"><net_src comp="287" pin="3"/><net_sink comp="294" pin=0"/></net>

<net id="305"><net_src comp="50" pin="0"/><net_sink comp="300" pin=0"/></net>

<net id="306"><net_src comp="88" pin="0"/><net_sink comp="300" pin=1"/></net>

<net id="312"><net_src comp="300" pin="3"/><net_sink comp="307" pin=0"/></net>

<net id="318"><net_src comp="52" pin="0"/><net_sink comp="313" pin=0"/></net>

<net id="319"><net_src comp="88" pin="0"/><net_sink comp="313" pin=1"/></net>

<net id="325"><net_src comp="313" pin="3"/><net_sink comp="320" pin=0"/></net>

<net id="331"><net_src comp="54" pin="0"/><net_sink comp="326" pin=0"/></net>

<net id="332"><net_src comp="88" pin="0"/><net_sink comp="326" pin=1"/></net>

<net id="338"><net_src comp="326" pin="3"/><net_sink comp="333" pin=0"/></net>

<net id="344"><net_src comp="56" pin="0"/><net_sink comp="339" pin=0"/></net>

<net id="345"><net_src comp="88" pin="0"/><net_sink comp="339" pin=1"/></net>

<net id="351"><net_src comp="339" pin="3"/><net_sink comp="346" pin=0"/></net>

<net id="357"><net_src comp="58" pin="0"/><net_sink comp="352" pin=0"/></net>

<net id="358"><net_src comp="88" pin="0"/><net_sink comp="352" pin=1"/></net>

<net id="364"><net_src comp="352" pin="3"/><net_sink comp="359" pin=0"/></net>

<net id="370"><net_src comp="60" pin="0"/><net_sink comp="365" pin=0"/></net>

<net id="371"><net_src comp="88" pin="0"/><net_sink comp="365" pin=1"/></net>

<net id="377"><net_src comp="365" pin="3"/><net_sink comp="372" pin=0"/></net>

<net id="383"><net_src comp="62" pin="0"/><net_sink comp="378" pin=0"/></net>

<net id="384"><net_src comp="88" pin="0"/><net_sink comp="378" pin=1"/></net>

<net id="390"><net_src comp="378" pin="3"/><net_sink comp="385" pin=0"/></net>

<net id="396"><net_src comp="64" pin="0"/><net_sink comp="391" pin=0"/></net>

<net id="397"><net_src comp="88" pin="0"/><net_sink comp="391" pin=1"/></net>

<net id="403"><net_src comp="391" pin="3"/><net_sink comp="398" pin=0"/></net>

<net id="409"><net_src comp="32" pin="0"/><net_sink comp="404" pin=0"/></net>

<net id="410"><net_src comp="88" pin="0"/><net_sink comp="404" pin=1"/></net>

<net id="416"><net_src comp="404" pin="3"/><net_sink comp="411" pin=0"/></net>

<net id="421"><net_src comp="90" pin="0"/><net_sink comp="417" pin=1"/></net>

<net id="482"><net_src comp="478" pin="2"/><net_sink comp="411" pin=1"/></net>

<net id="487"><net_src comp="203" pin="3"/><net_sink comp="483" pin=1"/></net>

<net id="492"><net_src comp="216" pin="3"/><net_sink comp="488" pin=1"/></net>

<net id="497"><net_src comp="229" pin="3"/><net_sink comp="493" pin=1"/></net>

<net id="502"><net_src comp="242" pin="3"/><net_sink comp="498" pin=1"/></net>

<net id="507"><net_src comp="255" pin="3"/><net_sink comp="503" pin=1"/></net>

<net id="512"><net_src comp="268" pin="3"/><net_sink comp="508" pin=1"/></net>

<net id="517"><net_src comp="281" pin="3"/><net_sink comp="513" pin=1"/></net>

<net id="522"><net_src comp="294" pin="3"/><net_sink comp="518" pin=1"/></net>

<net id="527"><net_src comp="307" pin="3"/><net_sink comp="523" pin=1"/></net>

<net id="532"><net_src comp="320" pin="3"/><net_sink comp="528" pin=1"/></net>

<net id="537"><net_src comp="333" pin="3"/><net_sink comp="533" pin=1"/></net>

<net id="542"><net_src comp="346" pin="3"/><net_sink comp="538" pin=1"/></net>

<net id="547"><net_src comp="359" pin="3"/><net_sink comp="543" pin=1"/></net>

<net id="552"><net_src comp="372" pin="3"/><net_sink comp="548" pin=1"/></net>

<net id="557"><net_src comp="385" pin="3"/><net_sink comp="553" pin=1"/></net>

<net id="562"><net_src comp="398" pin="3"/><net_sink comp="558" pin=1"/></net>

<net id="567"><net_src comp="70" pin="0"/><net_sink comp="563" pin=0"/></net>

<net id="575"><net_src comp="568" pin="1"/><net_sink comp="571" pin=0"/></net>

<net id="576"><net_src comp="80" pin="0"/><net_sink comp="571" pin=1"/></net>

<net id="581"><net_src comp="568" pin="1"/><net_sink comp="577" pin=0"/></net>

<net id="582"><net_src comp="86" pin="0"/><net_sink comp="577" pin=1"/></net>

<net id="586"><net_src comp="568" pin="1"/><net_sink comp="583" pin=0"/></net>

<net id="587"><net_src comp="583" pin="1"/><net_sink comp="196" pin=2"/></net>

<net id="592"><net_src comp="577" pin="2"/><net_sink comp="588" pin=0"/></net>

<net id="596"><net_src comp="96" pin="1"/><net_sink comp="593" pin=0"/></net>

<net id="597"><net_src comp="593" pin="1"/><net_sink comp="563" pin=1"/></net>

<net id="598"><net_src comp="593" pin="1"/><net_sink comp="568" pin=0"/></net>

<net id="599"><net_src comp="593" pin="1"/><net_sink comp="588" pin=1"/></net>

<net id="603"><net_src comp="100" pin="2"/><net_sink comp="600" pin=0"/></net>

<net id="604"><net_src comp="600" pin="1"/><net_sink comp="558" pin=0"/></net>

<net id="608"><net_src comp="106" pin="2"/><net_sink comp="605" pin=0"/></net>

<net id="609"><net_src comp="605" pin="1"/><net_sink comp="553" pin=0"/></net>

<net id="613"><net_src comp="112" pin="2"/><net_sink comp="610" pin=0"/></net>

<net id="614"><net_src comp="610" pin="1"/><net_sink comp="548" pin=0"/></net>

<net id="618"><net_src comp="118" pin="2"/><net_sink comp="615" pin=0"/></net>

<net id="619"><net_src comp="615" pin="1"/><net_sink comp="543" pin=0"/></net>

<net id="623"><net_src comp="124" pin="2"/><net_sink comp="620" pin=0"/></net>

<net id="624"><net_src comp="620" pin="1"/><net_sink comp="538" pin=0"/></net>

<net id="628"><net_src comp="130" pin="2"/><net_sink comp="625" pin=0"/></net>

<net id="629"><net_src comp="625" pin="1"/><net_sink comp="533" pin=0"/></net>

<net id="633"><net_src comp="136" pin="2"/><net_sink comp="630" pin=0"/></net>

<net id="634"><net_src comp="630" pin="1"/><net_sink comp="528" pin=0"/></net>

<net id="638"><net_src comp="142" pin="2"/><net_sink comp="635" pin=0"/></net>

<net id="639"><net_src comp="635" pin="1"/><net_sink comp="523" pin=0"/></net>

<net id="643"><net_src comp="148" pin="2"/><net_sink comp="640" pin=0"/></net>

<net id="644"><net_src comp="640" pin="1"/><net_sink comp="518" pin=0"/></net>

<net id="648"><net_src comp="154" pin="2"/><net_sink comp="645" pin=0"/></net>

<net id="649"><net_src comp="645" pin="1"/><net_sink comp="513" pin=0"/></net>

<net id="653"><net_src comp="160" pin="2"/><net_sink comp="650" pin=0"/></net>

<net id="654"><net_src comp="650" pin="1"/><net_sink comp="508" pin=0"/></net>

<net id="658"><net_src comp="166" pin="2"/><net_sink comp="655" pin=0"/></net>

<net id="659"><net_src comp="655" pin="1"/><net_sink comp="503" pin=0"/></net>

<net id="663"><net_src comp="172" pin="2"/><net_sink comp="660" pin=0"/></net>

<net id="664"><net_src comp="660" pin="1"/><net_sink comp="498" pin=0"/></net>

<net id="668"><net_src comp="178" pin="2"/><net_sink comp="665" pin=0"/></net>

<net id="669"><net_src comp="665" pin="1"/><net_sink comp="493" pin=0"/></net>

<net id="673"><net_src comp="184" pin="2"/><net_sink comp="670" pin=0"/></net>

<net id="674"><net_src comp="670" pin="1"/><net_sink comp="488" pin=0"/></net>

<net id="678"><net_src comp="190" pin="2"/><net_sink comp="675" pin=0"/></net>

<net id="679"><net_src comp="675" pin="1"/><net_sink comp="483" pin=0"/></net>

<net id="683"><net_src comp="571" pin="2"/><net_sink comp="680" pin=0"/></net>

<net id="687"><net_src comp="583" pin="1"/><net_sink comp="684" pin=0"/></net>

<net id="688"><net_src comp="684" pin="1"/><net_sink comp="209" pin=2"/></net>

<net id="689"><net_src comp="684" pin="1"/><net_sink comp="222" pin=2"/></net>

<net id="690"><net_src comp="684" pin="1"/><net_sink comp="235" pin=2"/></net>

<net id="691"><net_src comp="684" pin="1"/><net_sink comp="248" pin=2"/></net>

<net id="692"><net_src comp="684" pin="1"/><net_sink comp="261" pin=2"/></net>

<net id="693"><net_src comp="684" pin="1"/><net_sink comp="274" pin=2"/></net>

<net id="694"><net_src comp="684" pin="1"/><net_sink comp="287" pin=2"/></net>

<net id="695"><net_src comp="684" pin="1"/><net_sink comp="300" pin=2"/></net>

<net id="696"><net_src comp="684" pin="1"/><net_sink comp="313" pin=2"/></net>

<net id="697"><net_src comp="684" pin="1"/><net_sink comp="326" pin=2"/></net>

<net id="698"><net_src comp="684" pin="1"/><net_sink comp="339" pin=2"/></net>

<net id="699"><net_src comp="684" pin="1"/><net_sink comp="352" pin=2"/></net>

<net id="700"><net_src comp="684" pin="1"/><net_sink comp="365" pin=2"/></net>

<net id="701"><net_src comp="684" pin="1"/><net_sink comp="378" pin=2"/></net>

<net id="702"><net_src comp="684" pin="1"/><net_sink comp="391" pin=2"/></net>

<net id="703"><net_src comp="684" pin="1"/><net_sink comp="404" pin=2"/></net>

<net id="707"><net_src comp="196" pin="3"/><net_sink comp="704" pin=0"/></net>

<net id="708"><net_src comp="704" pin="1"/><net_sink comp="203" pin=0"/></net>

<net id="712"><net_src comp="203" pin="3"/><net_sink comp="709" pin=0"/></net>

<net id="713"><net_src comp="709" pin="1"/><net_sink comp="483" pin=1"/></net>

<net id="717"><net_src comp="483" pin="2"/><net_sink comp="714" pin=0"/></net>

<net id="718"><net_src comp="714" pin="1"/><net_sink comp="417" pin=0"/></net>

<net id="722"><net_src comp="209" pin="3"/><net_sink comp="719" pin=0"/></net>

<net id="723"><net_src comp="719" pin="1"/><net_sink comp="216" pin=0"/></net>

<net id="727"><net_src comp="216" pin="3"/><net_sink comp="724" pin=0"/></net>

<net id="728"><net_src comp="724" pin="1"/><net_sink comp="488" pin=1"/></net>

<net id="732"><net_src comp="417" pin="2"/><net_sink comp="729" pin=0"/></net>

<net id="733"><net_src comp="729" pin="1"/><net_sink comp="422" pin=0"/></net>

<net id="737"><net_src comp="488" pin="2"/><net_sink comp="734" pin=0"/></net>

<net id="738"><net_src comp="734" pin="1"/><net_sink comp="422" pin=1"/></net>

<net id="742"><net_src comp="222" pin="3"/><net_sink comp="739" pin=0"/></net>

<net id="743"><net_src comp="739" pin="1"/><net_sink comp="229" pin=0"/></net>

<net id="747"><net_src comp="229" pin="3"/><net_sink comp="744" pin=0"/></net>

<net id="748"><net_src comp="744" pin="1"/><net_sink comp="493" pin=1"/></net>

<net id="752"><net_src comp="422" pin="2"/><net_sink comp="749" pin=0"/></net>

<net id="753"><net_src comp="749" pin="1"/><net_sink comp="426" pin=0"/></net>

<net id="757"><net_src comp="493" pin="2"/><net_sink comp="754" pin=0"/></net>

<net id="758"><net_src comp="754" pin="1"/><net_sink comp="426" pin=1"/></net>

<net id="762"><net_src comp="235" pin="3"/><net_sink comp="759" pin=0"/></net>

<net id="763"><net_src comp="759" pin="1"/><net_sink comp="242" pin=0"/></net>

<net id="767"><net_src comp="242" pin="3"/><net_sink comp="764" pin=0"/></net>

<net id="768"><net_src comp="764" pin="1"/><net_sink comp="498" pin=1"/></net>

<net id="772"><net_src comp="426" pin="2"/><net_sink comp="769" pin=0"/></net>

<net id="773"><net_src comp="769" pin="1"/><net_sink comp="430" pin=0"/></net>

<net id="777"><net_src comp="498" pin="2"/><net_sink comp="774" pin=0"/></net>

<net id="778"><net_src comp="774" pin="1"/><net_sink comp="430" pin=1"/></net>

<net id="782"><net_src comp="248" pin="3"/><net_sink comp="779" pin=0"/></net>

<net id="783"><net_src comp="779" pin="1"/><net_sink comp="255" pin=0"/></net>

<net id="787"><net_src comp="255" pin="3"/><net_sink comp="784" pin=0"/></net>

<net id="788"><net_src comp="784" pin="1"/><net_sink comp="503" pin=1"/></net>

<net id="792"><net_src comp="430" pin="2"/><net_sink comp="789" pin=0"/></net>

<net id="793"><net_src comp="789" pin="1"/><net_sink comp="434" pin=0"/></net>

<net id="797"><net_src comp="503" pin="2"/><net_sink comp="794" pin=0"/></net>

<net id="798"><net_src comp="794" pin="1"/><net_sink comp="434" pin=1"/></net>

<net id="802"><net_src comp="261" pin="3"/><net_sink comp="799" pin=0"/></net>

<net id="803"><net_src comp="799" pin="1"/><net_sink comp="268" pin=0"/></net>

<net id="807"><net_src comp="268" pin="3"/><net_sink comp="804" pin=0"/></net>

<net id="808"><net_src comp="804" pin="1"/><net_sink comp="508" pin=1"/></net>

<net id="812"><net_src comp="434" pin="2"/><net_sink comp="809" pin=0"/></net>

<net id="813"><net_src comp="809" pin="1"/><net_sink comp="438" pin=0"/></net>

<net id="817"><net_src comp="508" pin="2"/><net_sink comp="814" pin=0"/></net>

<net id="818"><net_src comp="814" pin="1"/><net_sink comp="438" pin=1"/></net>

<net id="822"><net_src comp="274" pin="3"/><net_sink comp="819" pin=0"/></net>

<net id="823"><net_src comp="819" pin="1"/><net_sink comp="281" pin=0"/></net>

<net id="827"><net_src comp="281" pin="3"/><net_sink comp="824" pin=0"/></net>

<net id="828"><net_src comp="824" pin="1"/><net_sink comp="513" pin=1"/></net>

<net id="832"><net_src comp="438" pin="2"/><net_sink comp="829" pin=0"/></net>

<net id="833"><net_src comp="829" pin="1"/><net_sink comp="442" pin=0"/></net>

<net id="837"><net_src comp="513" pin="2"/><net_sink comp="834" pin=0"/></net>

<net id="838"><net_src comp="834" pin="1"/><net_sink comp="442" pin=1"/></net>

<net id="842"><net_src comp="287" pin="3"/><net_sink comp="839" pin=0"/></net>

<net id="843"><net_src comp="839" pin="1"/><net_sink comp="294" pin=0"/></net>

<net id="847"><net_src comp="294" pin="3"/><net_sink comp="844" pin=0"/></net>

<net id="848"><net_src comp="844" pin="1"/><net_sink comp="518" pin=1"/></net>

<net id="852"><net_src comp="442" pin="2"/><net_sink comp="849" pin=0"/></net>

<net id="853"><net_src comp="849" pin="1"/><net_sink comp="446" pin=0"/></net>

<net id="857"><net_src comp="518" pin="2"/><net_sink comp="854" pin=0"/></net>

<net id="858"><net_src comp="854" pin="1"/><net_sink comp="446" pin=1"/></net>

<net id="862"><net_src comp="300" pin="3"/><net_sink comp="859" pin=0"/></net>

<net id="863"><net_src comp="859" pin="1"/><net_sink comp="307" pin=0"/></net>

<net id="867"><net_src comp="307" pin="3"/><net_sink comp="864" pin=0"/></net>

<net id="868"><net_src comp="864" pin="1"/><net_sink comp="523" pin=1"/></net>

<net id="872"><net_src comp="446" pin="2"/><net_sink comp="869" pin=0"/></net>

<net id="873"><net_src comp="869" pin="1"/><net_sink comp="450" pin=0"/></net>

<net id="877"><net_src comp="523" pin="2"/><net_sink comp="874" pin=0"/></net>

<net id="878"><net_src comp="874" pin="1"/><net_sink comp="450" pin=1"/></net>

<net id="882"><net_src comp="313" pin="3"/><net_sink comp="879" pin=0"/></net>

<net id="883"><net_src comp="879" pin="1"/><net_sink comp="320" pin=0"/></net>

<net id="887"><net_src comp="320" pin="3"/><net_sink comp="884" pin=0"/></net>

<net id="888"><net_src comp="884" pin="1"/><net_sink comp="528" pin=1"/></net>

<net id="892"><net_src comp="450" pin="2"/><net_sink comp="889" pin=0"/></net>

<net id="893"><net_src comp="889" pin="1"/><net_sink comp="454" pin=0"/></net>

<net id="897"><net_src comp="528" pin="2"/><net_sink comp="894" pin=0"/></net>

<net id="898"><net_src comp="894" pin="1"/><net_sink comp="454" pin=1"/></net>

<net id="902"><net_src comp="326" pin="3"/><net_sink comp="899" pin=0"/></net>

<net id="903"><net_src comp="899" pin="1"/><net_sink comp="333" pin=0"/></net>

<net id="907"><net_src comp="333" pin="3"/><net_sink comp="904" pin=0"/></net>

<net id="908"><net_src comp="904" pin="1"/><net_sink comp="533" pin=1"/></net>

<net id="912"><net_src comp="454" pin="2"/><net_sink comp="909" pin=0"/></net>

<net id="913"><net_src comp="909" pin="1"/><net_sink comp="458" pin=0"/></net>

<net id="917"><net_src comp="533" pin="2"/><net_sink comp="914" pin=0"/></net>

<net id="918"><net_src comp="914" pin="1"/><net_sink comp="458" pin=1"/></net>

<net id="922"><net_src comp="339" pin="3"/><net_sink comp="919" pin=0"/></net>

<net id="923"><net_src comp="919" pin="1"/><net_sink comp="346" pin=0"/></net>

<net id="927"><net_src comp="346" pin="3"/><net_sink comp="924" pin=0"/></net>

<net id="928"><net_src comp="924" pin="1"/><net_sink comp="538" pin=1"/></net>

<net id="932"><net_src comp="458" pin="2"/><net_sink comp="929" pin=0"/></net>

<net id="933"><net_src comp="929" pin="1"/><net_sink comp="462" pin=0"/></net>

<net id="937"><net_src comp="538" pin="2"/><net_sink comp="934" pin=0"/></net>

<net id="938"><net_src comp="934" pin="1"/><net_sink comp="462" pin=1"/></net>

<net id="942"><net_src comp="352" pin="3"/><net_sink comp="939" pin=0"/></net>

<net id="943"><net_src comp="939" pin="1"/><net_sink comp="359" pin=0"/></net>

<net id="947"><net_src comp="359" pin="3"/><net_sink comp="944" pin=0"/></net>

<net id="948"><net_src comp="944" pin="1"/><net_sink comp="543" pin=1"/></net>

<net id="952"><net_src comp="462" pin="2"/><net_sink comp="949" pin=0"/></net>

<net id="953"><net_src comp="949" pin="1"/><net_sink comp="466" pin=0"/></net>

<net id="957"><net_src comp="543" pin="2"/><net_sink comp="954" pin=0"/></net>

<net id="958"><net_src comp="954" pin="1"/><net_sink comp="466" pin=1"/></net>

<net id="962"><net_src comp="365" pin="3"/><net_sink comp="959" pin=0"/></net>

<net id="963"><net_src comp="959" pin="1"/><net_sink comp="372" pin=0"/></net>

<net id="967"><net_src comp="372" pin="3"/><net_sink comp="964" pin=0"/></net>

<net id="968"><net_src comp="964" pin="1"/><net_sink comp="548" pin=1"/></net>

<net id="972"><net_src comp="466" pin="2"/><net_sink comp="969" pin=0"/></net>

<net id="973"><net_src comp="969" pin="1"/><net_sink comp="470" pin=0"/></net>

<net id="977"><net_src comp="548" pin="2"/><net_sink comp="974" pin=0"/></net>

<net id="978"><net_src comp="974" pin="1"/><net_sink comp="470" pin=1"/></net>

<net id="982"><net_src comp="378" pin="3"/><net_sink comp="979" pin=0"/></net>

<net id="983"><net_src comp="979" pin="1"/><net_sink comp="385" pin=0"/></net>

<net id="987"><net_src comp="385" pin="3"/><net_sink comp="984" pin=0"/></net>

<net id="988"><net_src comp="984" pin="1"/><net_sink comp="553" pin=1"/></net>

<net id="992"><net_src comp="470" pin="2"/><net_sink comp="989" pin=0"/></net>

<net id="993"><net_src comp="989" pin="1"/><net_sink comp="474" pin=0"/></net>

<net id="997"><net_src comp="553" pin="2"/><net_sink comp="994" pin=0"/></net>

<net id="998"><net_src comp="994" pin="1"/><net_sink comp="474" pin=1"/></net>

<net id="1002"><net_src comp="391" pin="3"/><net_sink comp="999" pin=0"/></net>

<net id="1003"><net_src comp="999" pin="1"/><net_sink comp="398" pin=0"/></net>

<net id="1007"><net_src comp="398" pin="3"/><net_sink comp="1004" pin=0"/></net>

<net id="1008"><net_src comp="1004" pin="1"/><net_sink comp="558" pin=1"/></net>

<net id="1012"><net_src comp="474" pin="2"/><net_sink comp="1009" pin=0"/></net>

<net id="1013"><net_src comp="1009" pin="1"/><net_sink comp="478" pin=0"/></net>

<net id="1017"><net_src comp="558" pin="2"/><net_sink comp="1014" pin=0"/></net>

<net id="1018"><net_src comp="1014" pin="1"/><net_sink comp="478" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: temp_output3_0 | {35 }
	Port: layer3_weights_0 | {}
	Port: layer3_weights_1 | {}
	Port: layer3_weights_2 | {}
	Port: layer3_weights_3 | {}
	Port: layer3_weights_4 | {}
	Port: layer3_weights_5 | {}
	Port: layer3_weights_6 | {}
	Port: layer3_weights_7 | {}
	Port: layer3_weights_8 | {}
	Port: layer3_weights_9 | {}
	Port: layer3_weights_10 | {}
	Port: layer3_weights_11 | {}
	Port: layer3_weights_12 | {}
	Port: layer3_weights_13 | {}
	Port: layer3_weights_14 | {}
	Port: layer3_weights_15 | {}
 - Input state : 
	Port: nn_inference_Pipeline_col2 : temp_output2_0_load_1 | {1 }
	Port: nn_inference_Pipeline_col2 : temp_output2_0_load_2 | {1 }
	Port: nn_inference_Pipeline_col2 : temp_output2_0_load_3 | {1 }
	Port: nn_inference_Pipeline_col2 : temp_output2_0_load_4 | {1 }
	Port: nn_inference_Pipeline_col2 : temp_output2_0_load_5 | {1 }
	Port: nn_inference_Pipeline_col2 : temp_output2_0_load_6 | {1 }
	Port: nn_inference_Pipeline_col2 : temp_output2_0_load_7 | {1 }
	Port: nn_inference_Pipeline_col2 : temp_output2_0_load_8 | {1 }
	Port: nn_inference_Pipeline_col2 : temp_output2_0_load_9 | {1 }
	Port: nn_inference_Pipeline_col2 : temp_output2_0_load_10 | {1 }
	Port: nn_inference_Pipeline_col2 : temp_output2_0_load_11 | {1 }
	Port: nn_inference_Pipeline_col2 : temp_output2_0_load_12 | {1 }
	Port: nn_inference_Pipeline_col2 : temp_output2_0_load_13 | {1 }
	Port: nn_inference_Pipeline_col2 : temp_output2_0_load_14 | {1 }
	Port: nn_inference_Pipeline_col2 : temp_output2_0_load_15 | {1 }
	Port: nn_inference_Pipeline_col2 : temp_output2_0_load_16 | {1 }
	Port: nn_inference_Pipeline_col2 : layer3_weights_0 | {1 2 }
	Port: nn_inference_Pipeline_col2 : layer3_weights_1 | {3 4 }
	Port: nn_inference_Pipeline_col2 : layer3_weights_2 | {5 6 }
	Port: nn_inference_Pipeline_col2 : layer3_weights_3 | {7 8 }
	Port: nn_inference_Pipeline_col2 : layer3_weights_4 | {9 10 }
	Port: nn_inference_Pipeline_col2 : layer3_weights_5 | {11 12 }
	Port: nn_inference_Pipeline_col2 : layer3_weights_6 | {13 14 }
	Port: nn_inference_Pipeline_col2 : layer3_weights_7 | {15 16 }
	Port: nn_inference_Pipeline_col2 : layer3_weights_8 | {17 18 }
	Port: nn_inference_Pipeline_col2 : layer3_weights_9 | {19 20 }
	Port: nn_inference_Pipeline_col2 : layer3_weights_10 | {21 22 }
	Port: nn_inference_Pipeline_col2 : layer3_weights_11 | {23 24 }
	Port: nn_inference_Pipeline_col2 : layer3_weights_12 | {25 26 }
	Port: nn_inference_Pipeline_col2 : layer3_weights_13 | {27 28 }
	Port: nn_inference_Pipeline_col2 : layer3_weights_14 | {29 30 }
	Port: nn_inference_Pipeline_col2 : layer3_weights_15 | {31 32 }
  - Chain level:
	State 1
		store_ln0 : 1
		j_1 : 1
		icmp_ln45 : 2
		add_ln45 : 2
		br_ln45 : 3
		j_1_cast : 2
		layer3_weights_0_addr : 3
		layer3_weights_0_load : 4
		store_ln45 : 3
	State 2
		mul_i1 : 1
	State 3
		layer3_weights_1_load : 1
	State 4
		mul_i1_1 : 1
	State 5
		layer3_weights_2_load : 1
	State 6
		mul_i1_2 : 1
	State 7
		layer3_weights_3_load : 1
	State 8
		mul_i1_3 : 1
	State 9
		layer3_weights_4_load : 1
	State 10
		mul_i1_4 : 1
	State 11
		layer3_weights_5_load : 1
	State 12
		mul_i1_5 : 1
	State 13
		layer3_weights_6_load : 1
	State 14
		mul_i1_6 : 1
	State 15
		layer3_weights_7_load : 1
	State 16
		mul_i1_7 : 1
	State 17
		layer3_weights_8_load : 1
	State 18
		mul_i1_8 : 1
	State 19
		layer3_weights_9_load : 1
	State 20
		mul_i1_9 : 1
	State 21
		layer3_weights_10_load : 1
	State 22
		mul_i1_s : 1
	State 23
		layer3_weights_11_load : 1
	State 24
		mul_i1_10 : 1
	State 25
		layer3_weights_12_load : 1
	State 26
		mul_i1_11 : 1
	State 27
		layer3_weights_13_load : 1
	State 28
		mul_i1_12 : 1
	State 29
		layer3_weights_14_load : 1
	State 30
		mul_i1_13 : 1
	State 31
		layer3_weights_15_load : 1
	State 32
		mul_i1_14 : 1
	State 33
	State 34
	State 35
		store_ln53 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------------------------|---------|---------|---------|
| Operation|             Functional Unit             |   DSP   |    FF   |   LUT   |
|----------|-----------------------------------------|---------|---------|---------|
|          |                grp_fu_417               |    2    |   177   |   385   |
|          |                grp_fu_422               |    2    |   177   |   385   |
|          |                grp_fu_426               |    2    |   177   |   385   |
|          |                grp_fu_430               |    2    |   177   |   385   |
|          |                grp_fu_434               |    2    |   177   |   385   |
|          |                grp_fu_438               |    2    |   177   |   385   |
|          |                grp_fu_442               |    2    |   177   |   385   |
|   fadd   |                grp_fu_446               |    2    |   177   |   385   |
|          |                grp_fu_450               |    2    |   177   |   385   |
|          |                grp_fu_454               |    2    |   177   |   385   |
|          |                grp_fu_458               |    2    |   177   |   385   |
|          |                grp_fu_462               |    2    |   177   |   385   |
|          |                grp_fu_466               |    2    |   177   |   385   |
|          |                grp_fu_470               |    2    |   177   |   385   |
|          |                grp_fu_474               |    2    |   177   |   385   |
|          |                grp_fu_478               |    2    |   177   |   385   |
|----------|-----------------------------------------|---------|---------|---------|
|          |                grp_fu_483               |    3    |   128   |   320   |
|          |                grp_fu_488               |    3    |   128   |   320   |
|          |                grp_fu_493               |    3    |   128   |   320   |
|          |                grp_fu_498               |    3    |   128   |   320   |
|          |                grp_fu_503               |    3    |   128   |   320   |
|          |                grp_fu_508               |    3    |   128   |   320   |
|          |                grp_fu_513               |    3    |   128   |   320   |
|   fmul   |                grp_fu_518               |    3    |   128   |   320   |
|          |                grp_fu_523               |    3    |   128   |   320   |
|          |                grp_fu_528               |    3    |   128   |   320   |
|          |                grp_fu_533               |    3    |   128   |   320   |
|          |                grp_fu_538               |    3    |   128   |   320   |
|          |                grp_fu_543               |    3    |   128   |   320   |
|          |                grp_fu_548               |    3    |   128   |   320   |
|          |                grp_fu_553               |    3    |   128   |   320   |
|          |                grp_fu_558               |    3    |   128   |   320   |
|----------|-----------------------------------------|---------|---------|---------|
|    add   |             add_ln45_fu_577             |    0    |    0    |    13   |
|----------|-----------------------------------------|---------|---------|---------|
|   icmp   |             icmp_ln45_fu_571            |    0    |    0    |    9    |
|----------|-----------------------------------------|---------|---------|---------|
|          | temp_output2_0_load_16_read_read_fu_100 |    0    |    0    |    0    |
|          | temp_output2_0_load_15_read_read_fu_106 |    0    |    0    |    0    |
|          | temp_output2_0_load_14_read_read_fu_112 |    0    |    0    |    0    |
|          | temp_output2_0_load_13_read_read_fu_118 |    0    |    0    |    0    |
|          | temp_output2_0_load_12_read_read_fu_124 |    0    |    0    |    0    |
|          | temp_output2_0_load_11_read_read_fu_130 |    0    |    0    |    0    |
|          | temp_output2_0_load_10_read_read_fu_136 |    0    |    0    |    0    |
|   read   |  temp_output2_0_load_9_read_read_fu_142 |    0    |    0    |    0    |
|          |  temp_output2_0_load_8_read_read_fu_148 |    0    |    0    |    0    |
|          |  temp_output2_0_load_7_read_read_fu_154 |    0    |    0    |    0    |
|          |  temp_output2_0_load_6_read_read_fu_160 |    0    |    0    |    0    |
|          |  temp_output2_0_load_5_read_read_fu_166 |    0    |    0    |    0    |
|          |  temp_output2_0_load_4_read_read_fu_172 |    0    |    0    |    0    |
|          |  temp_output2_0_load_3_read_read_fu_178 |    0    |    0    |    0    |
|          |  temp_output2_0_load_2_read_read_fu_184 |    0    |    0    |    0    |
|          |  temp_output2_0_load_1_read_read_fu_190 |    0    |    0    |    0    |
|----------|-----------------------------------------|---------|---------|---------|
|   zext   |             j_1_cast_fu_583             |    0    |    0    |    0    |
|----------|-----------------------------------------|---------|---------|---------|
|   Total  |                                         |    80   |   4880  |  11302  |
|----------|-----------------------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+-----------------------------------+--------+
|                                   |   FF   |
+-----------------------------------+--------+
|         icmp_ln45_reg_680         |    1   |
|          j_1_cast_reg_684         |   64   |
|             j_reg_593             |    4   |
|   layer3_weights_0_addr_reg_704   |    4   |
|   layer3_weights_0_load_reg_709   |   32   |
|   layer3_weights_10_addr_reg_899  |    4   |
|   layer3_weights_10_load_reg_904  |   32   |
|   layer3_weights_11_addr_reg_919  |    4   |
|   layer3_weights_11_load_reg_924  |   32   |
|   layer3_weights_12_addr_reg_939  |    4   |
|   layer3_weights_12_load_reg_944  |   32   |
|   layer3_weights_13_addr_reg_959  |    4   |
|   layer3_weights_13_load_reg_964  |   32   |
|   layer3_weights_14_addr_reg_979  |    4   |
|   layer3_weights_14_load_reg_984  |   32   |
|   layer3_weights_15_addr_reg_999  |    4   |
|  layer3_weights_15_load_reg_1004  |   32   |
|   layer3_weights_1_addr_reg_719   |    4   |
|   layer3_weights_1_load_reg_724   |   32   |
|   layer3_weights_2_addr_reg_739   |    4   |
|   layer3_weights_2_load_reg_744   |   32   |
|   layer3_weights_3_addr_reg_759   |    4   |
|   layer3_weights_3_load_reg_764   |   32   |
|   layer3_weights_4_addr_reg_779   |    4   |
|   layer3_weights_4_load_reg_784   |   32   |
|   layer3_weights_5_addr_reg_799   |    4   |
|   layer3_weights_5_load_reg_804   |   32   |
|   layer3_weights_6_addr_reg_819   |    4   |
|   layer3_weights_6_load_reg_824   |   32   |
|   layer3_weights_7_addr_reg_839   |    4   |
|   layer3_weights_7_load_reg_844   |   32   |
|   layer3_weights_8_addr_reg_859   |    4   |
|   layer3_weights_8_load_reg_864   |   32   |
|   layer3_weights_9_addr_reg_879   |    4   |
|   layer3_weights_9_load_reg_884   |   32   |
|         mul_i1_10_reg_934         |   32   |
|         mul_i1_11_reg_954         |   32   |
|         mul_i1_12_reg_974         |   32   |
|         mul_i1_13_reg_994         |   32   |
|         mul_i1_14_reg_1014        |   32   |
|          mul_i1_1_reg_734         |   32   |
|          mul_i1_2_reg_754         |   32   |
|          mul_i1_3_reg_774         |   32   |
|          mul_i1_4_reg_794         |   32   |
|          mul_i1_5_reg_814         |   32   |
|          mul_i1_6_reg_834         |   32   |
|          mul_i1_7_reg_854         |   32   |
|          mul_i1_8_reg_874         |   32   |
|          mul_i1_9_reg_894         |   32   |
|           mul_i1_reg_714          |   32   |
|          mul_i1_s_reg_914         |   32   |
|          sum_3_10_reg_949         |   32   |
|          sum_3_11_reg_969         |   32   |
|          sum_3_12_reg_989         |   32   |
|         sum_3_13_reg_1009         |   32   |
|          sum_3_1_reg_749          |   32   |
|          sum_3_2_reg_769          |   32   |
|          sum_3_3_reg_789          |   32   |
|          sum_3_4_reg_809          |   32   |
|          sum_3_5_reg_829          |   32   |
|          sum_3_6_reg_849          |   32   |
|          sum_3_7_reg_869          |   32   |
|          sum_3_8_reg_889          |   32   |
|          sum_3_9_reg_909          |   32   |
|           sum_3_reg_729           |   32   |
|          sum_3_s_reg_929          |   32   |
|temp_output2_0_load_10_read_reg_630|   32   |
|temp_output2_0_load_11_read_reg_625|   32   |
|temp_output2_0_load_12_read_reg_620|   32   |
|temp_output2_0_load_13_read_reg_615|   32   |
|temp_output2_0_load_14_read_reg_610|   32   |
|temp_output2_0_load_15_read_reg_605|   32   |
|temp_output2_0_load_16_read_reg_600|   32   |
| temp_output2_0_load_1_read_reg_675|   32   |
| temp_output2_0_load_2_read_reg_670|   32   |
| temp_output2_0_load_3_read_reg_665|   32   |
| temp_output2_0_load_4_read_reg_660|   32   |
| temp_output2_0_load_5_read_reg_655|   32   |
| temp_output2_0_load_6_read_reg_650|   32   |
| temp_output2_0_load_7_read_reg_645|   32   |
| temp_output2_0_load_8_read_reg_640|   32   |
| temp_output2_0_load_9_read_reg_635|   32   |
+-----------------------------------+--------+
|               Total               |  2149  |
+-----------------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_203 |  p0  |   2  |   4  |    8   ||    9    |
| grp_access_fu_216 |  p0  |   2  |   4  |    8   ||    9    |
| grp_access_fu_229 |  p0  |   2  |   4  |    8   ||    9    |
| grp_access_fu_242 |  p0  |   2  |   4  |    8   ||    9    |
| grp_access_fu_255 |  p0  |   2  |   4  |    8   ||    9    |
| grp_access_fu_268 |  p0  |   2  |   4  |    8   ||    9    |
| grp_access_fu_281 |  p0  |   2  |   4  |    8   ||    9    |
| grp_access_fu_294 |  p0  |   2  |   4  |    8   ||    9    |
| grp_access_fu_307 |  p0  |   2  |   4  |    8   ||    9    |
| grp_access_fu_320 |  p0  |   2  |   4  |    8   ||    9    |
| grp_access_fu_333 |  p0  |   2  |   4  |    8   ||    9    |
| grp_access_fu_346 |  p0  |   2  |   4  |    8   ||    9    |
| grp_access_fu_359 |  p0  |   2  |   4  |    8   ||    9    |
| grp_access_fu_372 |  p0  |   2  |   4  |    8   ||    9    |
| grp_access_fu_385 |  p0  |   2  |   4  |    8   ||    9    |
| grp_access_fu_398 |  p0  |   2  |   4  |    8   ||    9    |
|     grp_fu_483    |  p1  |   2  |  32  |   64   ||    9    |
|     grp_fu_488    |  p1  |   2  |  32  |   64   ||    9    |
|     grp_fu_493    |  p1  |   2  |  32  |   64   ||    9    |
|     grp_fu_498    |  p1  |   2  |  32  |   64   ||    9    |
|     grp_fu_503    |  p1  |   2  |  32  |   64   ||    9    |
|     grp_fu_508    |  p1  |   2  |  32  |   64   ||    9    |
|     grp_fu_513    |  p1  |   2  |  32  |   64   ||    9    |
|     grp_fu_518    |  p1  |   2  |  32  |   64   ||    9    |
|     grp_fu_523    |  p1  |   2  |  32  |   64   ||    9    |
|     grp_fu_528    |  p1  |   2  |  32  |   64   ||    9    |
|     grp_fu_533    |  p1  |   2  |  32  |   64   ||    9    |
|     grp_fu_538    |  p1  |   2  |  32  |   64   ||    9    |
|     grp_fu_543    |  p1  |   2  |  32  |   64   ||    9    |
|     grp_fu_548    |  p1  |   2  |  32  |   64   ||    9    |
|     grp_fu_553    |  p1  |   2  |  32  |   64   ||    9    |
|     grp_fu_558    |  p1  |   2  |  32  |   64   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |  1152  ||  50.816 ||   288   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |   80   |    -   |  4880  |  11302 |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |   50   |    -   |   288  |
|  Register |    -   |    -   |  2149  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |   80   |   50   |  7029  |  11590 |
+-----------+--------+--------+--------+--------+
