

================================================================
== Vivado HLS Report for 'Conv'
================================================================
* Date:           Wed Dec  6 13:43:50 2023

* Version:        2018.3.1 (Build 2489210 on Tue Mar 26 04:40:43 MDT 2019)
* Project:        Conv_no_opt_HLS
* Solution:       solution1
* Product family: zynquplus
* Target device:  xczu3eg-sbva484-1-i


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     8.334|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +------+------+------+------+---------+
    |   Latency   |   Interval  | Pipeline|
    |  min |  max |  min |  max |   Type  |
    +------+------+------+------+---------+
    |  1172|  1172|  1172|  1172|   none  |
    +------+------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------------------+------+------+----------+-----------+-----------+------+----------+
        |                        |   Latency   | Iteration|  Initiation Interval  | Trip |          |
        |        Loop Name       |  min |  max |  Latency |  achieved |   target  | Count| Pipelined|
        +------------------------+------+------+----------+-----------+-----------+------+----------+
        |- L1_Image_Matrix       |    15|    15|         5|          -|          -|     3|    no    |
        | + L2_Image_Matrix      |     3|     3|         1|          -|          -|     3|    no    |
        |- L1_Kernal_Matrix      |    15|    15|         5|          -|          -|     3|    no    |
        | + L2_Kernal_Matrix     |     3|     3|         1|          -|          -|     3|    no    |
        |- memset_padded_image   |    29|    29|         6|          -|          -|     5|    no    |
        | + memset_padded_image  |     4|     4|         1|          -|          -|     5|    no    |
        |- Loop 4                |    24|    24|         8|          -|          -|     3|    no    |
        | + Loop 4.1             |     6|     6|         2|          -|          -|     3|    no    |
        |- C1                    |  1050|  1050|       350|          -|          -|     3|    no    |
        | + C2                   |   348|   348|       116|          -|          -|     3|    no    |
        |  ++ C3                 |   114|   114|        38|          -|          -|     3|    no    |
        |   +++ C4               |    36|    36|        12|          -|          -|     3|    no    |
        |- output_loop_1         |    33|    33|        11|          -|          -|     3|    no    |
        | + output_loop_2        |     9|     9|         3|          -|          -|     3|    no    |
        +------------------------+------+------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      -|       0|    598|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        -|     14|     744|    984|    -|
|Memory           |        2|      -|     384|     27|    -|
|Multiplexer      |        -|      -|       -|    488|    -|
|Register         |        -|      -|     736|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        2|     14|    1864|   2097|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      432|    360|  141120|  70560|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |    ~0   |      3|       1|      2|    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    +----------------------------------------+-------------------------------------+---------+-------+-----+-----+
    |                Instance                |                Module               | BRAM_18K| DSP48E|  FF | LUT |
    +----------------------------------------+-------------------------------------+---------+-------+-----+-----+
    |Conv_dadd_64ns_64ns_64_5_full_dsp_1_U1  |Conv_dadd_64ns_64ns_64_5_full_dsp_1  |        0|      3|  445|  781|
    |Conv_dmul_64ns_64ns_64_5_max_dsp_1_U2   |Conv_dmul_64ns_64ns_64_5_max_dsp_1   |        0|     11|  299|  203|
    +----------------------------------------+-------------------------------------+---------+-------+-----+-----+
    |Total                                   |                                     |        0|     14|  744|  984|
    +----------------------------------------+-------------------------------------+---------+-------+-----+-----+

    * DSP48: 
    N/A

    * Memory: 
    +----------------+-------------------+---------+-----+----+------+-----+------+-------------+
    |     Memory     |       Module      | BRAM_18K|  FF | LUT| Words| Bits| Banks| W*Bits*Banks|
    +----------------+-------------------+---------+-----+----+------+-----+------+-------------+
    |input_mat_U     |Conv_input_mat     |        0|  128|   9|     9|   64|     1|          576|
    |kernal_mat_U    |Conv_input_mat     |        0|  128|   9|     9|   64|     1|          576|
    |empty_U         |Conv_input_mat     |        0|  128|   9|     9|   64|     1|          576|
    |padded_image_U  |Conv_padded_image  |        2|    0|   0|    25|   64|     1|         1600|
    +----------------+-------------------+---------+-----+----+------+-----+------+-------------+
    |Total           |                   |        2|  384|  27|    52|  256|     4|         3328|
    +----------------+-------------------+---------+-----+----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +------------------------------------+----------+-------+---+----+------------+------------+
    |            Variable Name           | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------------------------+----------+-------+---+----+------------+------------+
    |i_5_fu_412_p2                       |     +    |      0|  0|   9|           2|           1|
    |i_6_fu_472_p2                       |     +    |      0|  0|   9|           2|           1|
    |i_7_fu_592_p2                       |     +    |      0|  0|   9|           2|           1|
    |i_8_fu_691_p2                       |     +    |      0|  0|   9|           2|           1|
    |i_9_fu_869_p2                       |     +    |      0|  0|   9|           2|           1|
    |indvarinc1_fu_554_p2                |     +    |      0|  0|  11|           3|           1|
    |indvarinc_fu_526_p2                 |     +    |      0|  0|  11|           3|           1|
    |j_5_fu_446_p2                       |     +    |      0|  0|   9|           2|           1|
    |j_6_fu_506_p2                       |     +    |      0|  0|   9|           2|           1|
    |j_7_fu_648_p2                       |     +    |      0|  0|   9|           2|           1|
    |j_8_fu_909_p2                       |     +    |      0|  0|   9|           2|           1|
    |j_9_fu_729_p2                       |     +    |      0|  0|   9|           2|           1|
    |m_1_fu_759_p2                       |     +    |      0|  0|   9|           2|           1|
    |n_1_fu_824_p2                       |     +    |      0|  0|   9|           2|           1|
    |p_sum1_fu_739_p2                    |     +    |      0|  0|  15|           5|           5|
    |p_sum_fu_919_p2                     |     +    |      0|  0|  15|           5|           5|
    |tmp_11_fu_564_p2                    |     +    |      0|  0|  15|           6|           6|
    |tmp_12_fu_516_p2                    |     +    |      0|  0|  15|           5|           5|
    |tmp_20_fu_765_p2                    |     +    |      0|  0|  11|           3|           3|
    |tmp_24_fu_830_p2                    |     +    |      0|  0|  11|           3|           3|
    |tmp_25_fu_636_p2                    |     +    |      0|  0|  15|           5|           5|
    |tmp_26_fu_658_p2                    |     +    |      0|  0|  15|           5|           5|
    |tmp_31_fu_672_p2                    |     +    |      0|  0|  15|           5|           5|
    |tmp_33_fu_786_p2                    |     +    |      0|  0|  15|           6|           6|
    |tmp_36_fu_839_p2                    |     +    |      0|  0|  15|           6|           6|
    |tmp_37_fu_853_p2                    |     +    |      0|  0|  15|           5|           5|
    |tmp_6_fu_456_p2                     |     +    |      0|  0|  15|           5|           5|
    |tmp_7_fu_548_p2                     |     +    |      0|  0|  15|           6|           6|
    |tmp_10_fu_713_p2                    |     -    |      0|  0|  15|           5|           5|
    |tmp_14_fu_891_p2                    |     -    |      0|  0|  15|           5|           5|
    |tmp_1_fu_434_p2                     |     -    |      0|  0|  15|           5|           5|
    |tmp_21_fu_614_p2                    |     -    |      0|  0|  15|           5|           5|
    |tmp_35_fu_808_p2                    |     -    |      0|  0|  15|           5|           5|
    |tmp_5_fu_494_p2                     |     -    |      0|  0|  15|           5|           5|
    |ap_block_state3                     |    and   |      0|  0|   2|           1|           1|
    |ap_block_state5                     |    and   |      0|  0|   2|           1|           1|
    |data_in_V_data_0_load_A             |    and   |      0|  0|   2|           1|           1|
    |data_in_V_data_0_load_B             |    and   |      0|  0|   2|           1|           1|
    |data_out_V_data_1_load_A            |    and   |      0|  0|   2|           1|           1|
    |data_out_V_data_1_load_B            |    and   |      0|  0|   2|           1|           1|
    |data_out_V_last_V_1_load_A          |    and   |      0|  0|   2|           1|           1|
    |data_out_V_last_V_1_load_B          |    and   |      0|  0|   2|           1|           1|
    |tmp_last_V_fu_935_p2                |    and   |      0|  0|   2|           1|           1|
    |data_in_V_data_0_state_cmp_full     |   icmp   |      0|  0|   8|           2|           1|
    |data_out_V_data_1_state_cmp_full    |   icmp   |      0|  0|   8|           2|           1|
    |data_out_V_last_V_1_state_cmp_full  |   icmp   |      0|  0|   8|           2|           1|
    |exitcond10_fu_753_p2                |   icmp   |      0|  0|   8|           2|           2|
    |exitcond11_fu_818_p2                |   icmp   |      0|  0|   8|           2|           2|
    |exitcond1_fu_406_p2                 |   icmp   |      0|  0|   8|           2|           2|
    |exitcond2_fu_466_p2                 |   icmp   |      0|  0|   8|           2|           2|
    |exitcond3_fu_440_p2                 |   icmp   |      0|  0|   8|           2|           2|
    |exitcond4_fu_500_p2                 |   icmp   |      0|  0|   8|           2|           2|
    |exitcond5_fu_586_p2                 |   icmp   |      0|  0|   8|           2|           2|
    |exitcond6_fu_685_p2                 |   icmp   |      0|  0|   8|           2|           2|
    |exitcond7_fu_642_p2                 |   icmp   |      0|  0|   8|           2|           2|
    |exitcond8_fu_863_p2                 |   icmp   |      0|  0|   8|           2|           2|
    |exitcond9_fu_723_p2                 |   icmp   |      0|  0|   8|           2|           2|
    |exitcond_fu_903_p2                  |   icmp   |      0|  0|   8|           2|           2|
    |tmp_15_fu_897_p2                    |   icmp   |      0|  0|   9|           2|           3|
    |tmp_19_fu_929_p2                    |   icmp   |      0|  0|   9|           2|           3|
    |tmp_2_fu_580_p2                     |   icmp   |      0|  0|   9|           3|           4|
    |tmp_8_fu_574_p2                     |   icmp   |      0|  0|   9|           3|           4|
    |ap_block_state26                    |    or    |      0|  0|   2|           1|           1|
    +------------------------------------+----------+-------+---+----+------------+------------+
    |Total                               |          |      0|  0| 598|         180|         165|
    +------------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +------------------------------+-----+-----------+-----+-----------+
    |             Name             | LUT | Input Size| Bits| Total Bits|
    +------------------------------+-----+-----------+-----+-----------+
    |ap_NS_fsm                     |  137|         30|    1|         30|
    |data_in_TDATA_blk_n           |    9|          2|    1|          2|
    |data_in_V_data_0_data_out     |    9|          2|   64|        128|
    |data_in_V_data_0_state        |   15|          3|    2|          6|
    |data_in_V_last_V_0_state      |   15|          3|    2|          6|
    |data_out_TDATA_blk_n          |    9|          2|    1|          2|
    |data_out_V_data_1_data_out    |    9|          2|   64|        128|
    |data_out_V_data_1_state       |   15|          3|    2|          6|
    |data_out_V_last_V_1_data_out  |    9|          2|    1|          2|
    |data_out_V_last_V_1_state     |   15|          3|    2|          6|
    |empty_address0                |   21|          4|    4|         16|
    |empty_d0                      |   15|          3|   64|        192|
    |i_1_reg_233                   |    9|          2|    2|          4|
    |i_2_reg_278                   |    9|          2|    2|          4|
    |i_3_reg_300                   |    9|          2|    2|          4|
    |i_4_reg_368                   |    9|          2|    2|          4|
    |i_reg_211                     |    9|          2|    2|          4|
    |input_mat_address0            |   15|          3|    4|         12|
    |invdar1_reg_267               |    9|          2|    3|          6|
    |invdar_reg_255                |    9|          2|    3|          6|
    |j_1_reg_244                   |    9|          2|    2|          4|
    |j_2_reg_289                   |    9|          2|    2|          4|
    |j_3_reg_311                   |    9|          2|    2|          4|
    |j_4_reg_379                   |    9|          2|    2|          4|
    |j_reg_222                     |    9|          2|    2|          4|
    |kernal_mat_address0           |   15|          3|    4|         12|
    |m_reg_334                     |    9|          2|    2|          4|
    |n_reg_357                     |    9|          2|    2|          4|
    |padded_image_address0         |   21|          4|    5|         20|
    |padded_image_d0               |   15|          3|   64|        192|
    |tmp_17_reg_322                |    9|          2|   64|        128|
    |tmp_23_reg_345                |    9|          2|   64|        128|
    +------------------------------+-----+-----------+-----+-----------+
    |Total                         |  488|        104|  443|       1076|
    +------------------------------+-----+-----------+-----+-----------+

    * Register: 
    +-------------------------------+----+----+-----+-----------+
    |              Name             | FF | LUT| Bits| Const Bits|
    +-------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                      |  29|   0|   29|          0|
    |data_in_V_data_0_payload_A     |  64|   0|   64|          0|
    |data_in_V_data_0_payload_B     |  64|   0|   64|          0|
    |data_in_V_data_0_sel_rd        |   1|   0|    1|          0|
    |data_in_V_data_0_sel_wr        |   1|   0|    1|          0|
    |data_in_V_data_0_state         |   2|   0|    2|          0|
    |data_in_V_last_V_0_state       |   2|   0|    2|          0|
    |data_out_V_data_1_payload_A    |  64|   0|   64|          0|
    |data_out_V_data_1_payload_B    |  64|   0|   64|          0|
    |data_out_V_data_1_sel_rd       |   1|   0|    1|          0|
    |data_out_V_data_1_sel_wr       |   1|   0|    1|          0|
    |data_out_V_data_1_state        |   2|   0|    2|          0|
    |data_out_V_last_V_1_payload_A  |   1|   0|    1|          0|
    |data_out_V_last_V_1_payload_B  |   1|   0|    1|          0|
    |data_out_V_last_V_1_sel_rd     |   1|   0|    1|          0|
    |data_out_V_last_V_1_sel_wr     |   1|   0|    1|          0|
    |data_out_V_last_V_1_state      |   2|   0|    2|          0|
    |i_1_reg_233                    |   2|   0|    2|          0|
    |i_2_reg_278                    |   2|   0|    2|          0|
    |i_3_cast_reg_1039              |   2|   0|    3|          1|
    |i_3_reg_300                    |   2|   0|    2|          0|
    |i_4_reg_368                    |   2|   0|    2|          0|
    |i_5_reg_943                    |   2|   0|    2|          0|
    |i_6_reg_964                    |   2|   0|    2|          0|
    |i_7_reg_1006                   |   2|   0|    2|          0|
    |i_8_reg_1047                   |   2|   0|    2|          0|
    |i_9_reg_1134                   |   2|   0|    2|          0|
    |i_reg_211                      |   2|   0|    2|          0|
    |indvarinc_reg_982              |   3|   0|    3|          0|
    |invdar1_reg_267                |   3|   0|    3|          0|
    |invdar_reg_255                 |   3|   0|    3|          0|
    |j_1_reg_244                    |   2|   0|    2|          0|
    |j_2_reg_289                    |   2|   0|    2|          0|
    |j_3_cast_reg_1057              |   2|   0|    3|          1|
    |j_3_reg_311                    |   2|   0|    2|          0|
    |j_4_reg_379                    |   2|   0|    2|          0|
    |j_7_reg_1024                   |   2|   0|    2|          0|
    |j_8_reg_1152                   |   2|   0|    2|          0|
    |j_9_reg_1065                   |   2|   0|    2|          0|
    |j_reg_222                      |   2|   0|    2|          0|
    |kernal_mat_load_reg_1116       |  64|   0|   64|          0|
    |m_1_reg_1078                   |   2|   0|    2|          0|
    |m_reg_334                      |   2|   0|    2|          0|
    |n_1_reg_1096                   |   2|   0|    2|          0|
    |n_reg_357                      |   2|   0|    2|          0|
    |p_addr_reg_1070                |   4|   0|    4|          0|
    |padded_image_load_reg_1111     |  64|   0|   64|          0|
    |tmp_10_reg_1052                |   5|   0|    5|          0|
    |tmp_14_reg_1139                |   5|   0|    5|          0|
    |tmp_15_reg_1144                |   1|   0|    1|          0|
    |tmp_17_reg_322                 |  64|   0|   64|          0|
    |tmp_1_reg_948                  |   5|   0|    5|          0|
    |tmp_21_reg_1011                |   5|   0|    5|          0|
    |tmp_23_reg_345                 |  64|   0|   64|          0|
    |tmp_25_reg_1016                |   5|   0|    5|          0|
    |tmp_27_reg_1121                |  64|   0|   64|          0|
    |tmp_31_reg_1034                |   5|   0|    5|          0|
    |tmp_33_reg_1083                |   6|   0|    6|          0|
    |tmp_35_reg_1088                |   5|   0|    5|          0|
    |tmp_5_reg_969                  |   5|   0|    5|          0|
    |tmp_7_reg_987                  |   6|   0|    6|          0|
    |tmp_last_V_reg_1162            |   1|   0|    1|          0|
    +-------------------------------+----+----+-----+-----------+
    |Total                          | 736|   0|  738|          2|
    +-------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------+-----+-----+--------------+-------------------+--------------+
|    RTL Ports    | Dir | Bits|   Protocol   |   Source Object   |    C Type    |
+-----------------+-----+-----+--------------+-------------------+--------------+
|ap_clk           |  in |    1| ap_ctrl_none |        Conv       | return value |
|ap_rst_n         |  in |    1| ap_ctrl_none |        Conv       | return value |
|data_in_TDATA    |  in |   64|     axis     |   data_in_V_data  |    pointer   |
|data_in_TVALID   |  in |    1|     axis     |  data_in_V_last_V |    pointer   |
|data_in_TREADY   | out |    1|     axis     |  data_in_V_last_V |    pointer   |
|data_in_TLAST    |  in |    1|     axis     |  data_in_V_last_V |    pointer   |
|data_out_TDATA   | out |   64|     axis     |  data_out_V_data  |    pointer   |
|data_out_TREADY  |  in |    1|     axis     |  data_out_V_data  |    pointer   |
|data_out_TVALID  | out |    1|     axis     | data_out_V_last_V |    pointer   |
|data_out_TLAST   | out |    1|     axis     | data_out_V_last_V |    pointer   |
+-----------------+-----+-----+--------------+-------------------+--------------+

