Analysis & Synthesis report for top_de0_cv
Wed Feb 03 19:04:51 2016
Quartus Prime Version 15.1.1 Build 189 12/02/2015 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis DSP Block Usage Summary
 10. Analysis & Synthesis IP Cores Summary
 11. State Machine - |top_de0_cv|mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|b_state
 12. State Machine - |top_de0_cv|mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|execute_load_store:STAGE_LDST|b_state
 13. State Machine - |top_de0_cv|mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|b_req_main_state
 14. State Machine - |top_de0_cv|iboot_rom_de0_cv:IBOOT_ROM|b_get_state
 15. State Machine - |top_de0_cv|iboot_rom_de0_cv:IBOOT_ROM|iboot_rom_asmi_reader:FLASH_CONTROLLOR|b_state
 16. State Machine - |top_de0_cv|sdram_controller:SDRAMC|top_state
 17. State Machine - |top_de0_cv|sdram_controller:SDRAMC|wait_state
 18. State Machine - |top_de0_cv|mmc_top:DEVICE_MMC|mmc_top_control_layer_512:MMC_DEVICE|b_irq_state
 19. State Machine - |top_de0_cv|mmc_top:DEVICE_MMC|mmc_top_control_layer_512:MMC_DEVICE|mmc_cmd_control_layer_512:MMC_COMMAND_CONTROLLER|b_main_state
 20. State Machine - |top_de0_cv|mmc_top:DEVICE_MMC|mmc_top_control_layer_512:MMC_DEVICE|mmc_cmd_control_layer_512:MMC_COMMAND_CONTROLLER|b_main_current_state
 21. State Machine - |top_de0_cv|mmc_top:DEVICE_MMC|mmc_top_control_layer_512:MMC_DEVICE|mmc_cmd_control_layer_512:MMC_COMMAND_CONTROLLER|mmc_cmd_control_layer_cmd24:CMD_CMD24|b_main_state
 22. State Machine - |top_de0_cv|mmc_top:DEVICE_MMC|mmc_top_control_layer_512:MMC_DEVICE|mmc_cmd_control_layer_512:MMC_COMMAND_CONTROLLER|mmc_cmd_control_layer_cmd17:CMD_CMD17|b_main_state
 23. State Machine - |top_de0_cv|mmc_top:DEVICE_MMC|mmc_top_control_layer_512:MMC_DEVICE|mmc_cmd_control_layer_512:MMC_COMMAND_CONTROLLER|mmc_cmd_control_layer_cmd17:CMD_CMD17|b_receive_state
 24. State Machine - |top_de0_cv|mmc_top:DEVICE_MMC|mmc_top_control_layer_512:MMC_DEVICE|mmc_cmd_control_layer_512:MMC_COMMAND_CONTROLLER|mmc_cmd_control_layer_cmd16:CMD_CMD16|b_main_state
 25. State Machine - |top_de0_cv|mmc_top:DEVICE_MMC|mmc_top_control_layer_512:MMC_DEVICE|mmc_cmd_control_layer_512:MMC_COMMAND_CONTROLLER|mmc_cmd_control_layer_cmd1:CMD_CMD1|b_main_state
 26. State Machine - |top_de0_cv|mmc_top:DEVICE_MMC|mmc_top_control_layer_512:MMC_DEVICE|mmc_cmd_control_layer_512:MMC_COMMAND_CONTROLLER|mmc_cmd_control_layer_cmd0:CMD_CMD0|b_main_state
 27. State Machine - |top_de0_cv|mmc_top:DEVICE_MMC|mmc_top_control_layer_512:MMC_DEVICE|mmc_cmd_control_layer_512:MMC_COMMAND_CONTROLLER|mmc_cmd_control_layer_initial:CMD_INIT|b_main_state
 28. State Machine - |top_de0_cv|vga_display_sdram:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control_read_pixel:VRAM_READ|b_timing_state
 29. State Machine - |top_de0_cv|vga_display_sdram:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control_read_pixel:VRAM_READ|b_read_state
 30. State Machine - |top_de0_cv|vga_display_sdram:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control_read_pixel:VRAM_READ|b_read_block_state
 31. State Machine - |top_de0_cv|vga_display_sdram:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_command_controller:CMD_CONTROLLER|main_state
 32. State Machine - |top_de0_cv|sci_top:DEVICE_SCI|uart:UARTMOD|uart_receiver:UART_RECEIVER|b_rxd_state
 33. State Machine - |top_de0_cv|sci_top:DEVICE_SCI|uart:UARTMOD|uart_transmitter:UART_TRANSMITTER|b_if_state
 34. State Machine - |top_de0_cv|mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|pipeline_control:PIPELINE_CTRL|b_state
 35. State Machine - |top_de0_cv|mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|pipeline_control:PIPELINE_CTRL|pipeline_control_irq_return:IRQ_RETURN|b_state
 36. State Machine - |top_de0_cv|mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|pipeline_control:PIPELINE_CTRL|pipeline_control_irq_call:IRQ_CALL|b_state
 37. State Machine - |top_de0_cv|mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|interrupt_control:IRQ_CTRL|b_state
 38. State Machine - |top_de0_cv|sci_top:DEVICE_SCI|uart:UARTMOD|uart_receiver:UART_RECEIVER|b_if_state
 39. State Machine - |top_de0_cv|mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|fetch:FETCH|b_state
 40. State Machine - |top_de0_cv|mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|b_req_main_state
 41. Registers Protected by Synthesis
 42. Logic Cells Representing Combinational Loops
 43. Registers Removed During Synthesis
 44. Removed Registers Triggering Further Register Optimizations
 45. General Register Statistics
 46. Registers Added for RAM Pass-Through Logic
 47. Multiplexer Restructuring Statistics (Restructuring Performed)
 48. Source assignments for iboot_rom_de0_cv:IBOOT_ROM|iboot_rom_asmi_reader:FLASH_CONTROLLOR|iboot_rom_showahead_async_fifo:REQUEST_QUEUE
 49. Source assignments for iboot_rom_de0_cv:IBOOT_ROM|iboot_rom_asmi_reader:FLASH_CONTROLLOR|iboot_rom_showahead_async_fifo:REQUEST_QUEUE|iboot_rom_showahead_async_fifo_double_flipflop:D_FIFO_READ
 50. Source assignments for iboot_rom_de0_cv:IBOOT_ROM|iboot_rom_asmi_reader:FLASH_CONTROLLOR|iboot_rom_showahead_async_fifo:REQUEST_QUEUE|iboot_rom_showahead_async_fifo_double_flipflop:D_FIFO_WRITE
 51. Source assignments for iboot_rom_de0_cv:IBOOT_ROM|iboot_rom_asmi_reader:FLASH_CONTROLLOR|iboot_rom_showahead_async_fifo:OUTPUT_QUEUE
 52. Source assignments for iboot_rom_de0_cv:IBOOT_ROM|iboot_rom_asmi_reader:FLASH_CONTROLLOR|iboot_rom_showahead_async_fifo:OUTPUT_QUEUE|iboot_rom_showahead_async_fifo_double_flipflop:D_FIFO_READ
 53. Source assignments for iboot_rom_de0_cv:IBOOT_ROM|iboot_rom_asmi_reader:FLASH_CONTROLLOR|iboot_rom_showahead_async_fifo:OUTPUT_QUEUE|iboot_rom_showahead_async_fifo_double_flipflop:D_FIFO_WRITE
 54. Source assignments for mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|pipeline_control:PIPELINE_CTRL
 55. Source assignments for mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|l1_inst_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|altera_primitive_dualram_512bit_16word:MEMORY_BLOCK0|altsyncram:altsyncram_component|altsyncram_ji02:auto_generated
 56. Source assignments for mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|l1_inst_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|altera_primitive_dualram_512bit_16word:MEMORY_BLOCK1|altsyncram:altsyncram_component|altsyncram_ji02:auto_generated
 57. Source assignments for mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|l1_inst_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|altera_primitive_dualram_512bit_16word:MEMORY_BLOCK2|altsyncram:altsyncram_component|altsyncram_ji02:auto_generated
 58. Source assignments for mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|l1_inst_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|altera_primitive_dualram_512bit_16word:MEMORY_BLOCK3|altsyncram:altsyncram_component|altsyncram_ji02:auto_generated
 59. Source assignments for mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|instruction_buffer:LOOPBUFFER|altera_primitive_sync_fifo_showahead_97in_97out_32depth:INST_BUFFER|scfifo:scfifo_component|scfifo_2ia1:auto_generated|a_dpfifo_l9a1:dpfifo|altsyncram_hhn1:FIFOram
 60. Source assignments for mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|altera_primitive_dualram_512bit_16word:MEMORY_BLOCK0|altsyncram:altsyncram_component|altsyncram_ji02:auto_generated
 61. Source assignments for mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|altera_primitive_dualram_512bit_16word:MEMORY_BLOCK1|altsyncram:altsyncram_component|altsyncram_ji02:auto_generated
 62. Source assignments for mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|altera_primitive_dualram_512bit_16word:MEMORY_BLOCK2|altsyncram:altsyncram_component|altsyncram_ji02:auto_generated
 63. Source assignments for mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|altera_primitive_dualram_512bit_16word:MEMORY_BLOCK3|altsyncram:altsyncram_component|altsyncram_ji02:auto_generated
 64. Source assignments for sci_top:DEVICE_SCI|uart:UARTMOD|uart_transmitter:UART_TRANSMITTER|uart_double_flipflop:DOUBLE_FLIPFLOP
 65. Source assignments for sci_top:DEVICE_SCI|uart:UARTMOD|uart_receiver:UART_RECEIVER|uart_double_flipflop:RXD_DOUBLE_FLIPFLOP
 66. Source assignments for sci_top:DEVICE_SCI|uart:UARTMOD|uart_receiver:UART_RECEIVER|uart_double_flipflop:DOUBLE_FLIPFLOP
 67. Source assignments for vga_display_sdram:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control_read_pixel:VRAM_READ|vga_async_fifo:VRAMREAD_FIFO1
 68. Source assignments for vga_display_sdram:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control_read_pixel:VRAM_READ|vga_async_fifo:VRAMREAD_FIFO1|vga_async_fifo_double_flipflop:SYNTH_RESET_READ
 69. Source assignments for vga_display_sdram:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control_read_pixel:VRAM_READ|vga_async_fifo:VRAMREAD_FIFO1|vga_async_fifo_double_flipflop:SYNTH_RESET_WRITE
 70. Source assignments for vga_display_sdram:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control_read_pixel:VRAM_READ|vga_async_fifo:VRAMREAD_FIFO1|vga_async_fifo_double_flipflop:D_FIFO_READ
 71. Source assignments for vga_display_sdram:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control_read_pixel:VRAM_READ|vga_async_fifo:VRAMREAD_FIFO1|vga_async_fifo_double_flipflop:D_FIFO_WRITE
 72. Source assignments for altera_primitive_ram_64bit_32768word:MAIN_RAM|altsyncram:altsyncram_component|altsyncram_2qm1:auto_generated
 73. Source assignments for sdram_controller:SDRAMC|sdram_sync_fifo:OUT_FIFO|altsyncram:b_memory_rtl_0|altsyncram_b2k1:auto_generated
 74. Source assignments for sdram_controller:SDRAMC|sdram_sync_fifo:IN_FIFO|altsyncram:b_memory_rtl_0|altsyncram_p2k1:auto_generated
 75. Source assignments for memory_if:MEMIF|memory_if_sync_fifo:GET_FIFO|altsyncram:b_memory_rtl_0|altsyncram_q2k1:auto_generated
 76. Source assignments for memory_if:MEMIF|memory_if_sync_fifo:REQ_FIFO|altsyncram:b_memory_rtl_0|altsyncram_lvj1:auto_generated
 77. Source assignments for vga_display_sdram:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control_write_pixel:VRAM_WRITE|vga_sync_fifo:VRAMWRITE_FIFO|altsyncram:b_memory_rtl_0|altsyncram_v2k1:auto_generated
 78. Source assignments for sci_top:DEVICE_SCI|uart:UARTMOD|uart_sync_fifo:RX_FIFO|altsyncram:b_memory_rtl_0|altsyncram_mvj1:auto_generated
 79. Source assignments for sci_top:DEVICE_SCI|uart:UARTMOD|uart_sync_fifo:TX_FIFO|altsyncram:b_memory_rtl_0|altsyncram_mvj1:auto_generated
 80. Source assignments for keyboard:DEVICE_KEYBOARD|keyboard_sync_fifo:KEYBOARD_DATA_FIFO|altsyncram:b_memory_rtl_0|altsyncram_jvj1:auto_generated
 81. Source assignments for mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|allocate:ALLOCATE|allocate_general_register:GRF|altsyncram:b_ram0_rtl_0|altsyncram_6ji1:auto_generated
 82. Source assignments for mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|allocate:ALLOCATE|allocate_general_register:GRF|altsyncram:b_ram1_rtl_0|altsyncram_6ji1:auto_generated
 83. Parameter Settings for User Entity Instance: global_clock:GLOBAL_CLOCK|system_pll:VGA_PLL|system_pll_0002:system_pll_inst|altera_pll:altera_pll_i
 84. Parameter Settings for User Entity Instance: iboot_rom_de0_cv:IBOOT_ROM|iboot_rom_asmi_reader:FLASH_CONTROLLOR
 85. Parameter Settings for User Entity Instance: iboot_rom_de0_cv:IBOOT_ROM|iboot_rom_asmi_reader:FLASH_CONTROLLOR|iboot_rom_showahead_async_fifo:REQUEST_QUEUE
 86. Parameter Settings for User Entity Instance: iboot_rom_de0_cv:IBOOT_ROM|iboot_rom_asmi_reader:FLASH_CONTROLLOR|iboot_rom_showahead_async_fifo:REQUEST_QUEUE|iboot_rom_showahead_async_fifo_double_flipflop:D_FIFO_READ
 87. Parameter Settings for User Entity Instance: iboot_rom_de0_cv:IBOOT_ROM|iboot_rom_asmi_reader:FLASH_CONTROLLOR|iboot_rom_showahead_async_fifo:REQUEST_QUEUE|iboot_rom_showahead_async_fifo_double_flipflop:D_FIFO_WRITE
 88. Parameter Settings for User Entity Instance: iboot_rom_de0_cv:IBOOT_ROM|iboot_rom_asmi_reader:FLASH_CONTROLLOR|altera_asmi_rom:ASMI|altera_asmi_rom_asmi_parallel_0:asmi_parallel_0|a_graycounter:addbyte_cntr
 89. Parameter Settings for User Entity Instance: iboot_rom_de0_cv:IBOOT_ROM|iboot_rom_asmi_reader:FLASH_CONTROLLOR|altera_asmi_rom:ASMI|altera_asmi_rom_asmi_parallel_0:asmi_parallel_0|a_graycounter:gen_cntr
 90. Parameter Settings for User Entity Instance: iboot_rom_de0_cv:IBOOT_ROM|iboot_rom_asmi_reader:FLASH_CONTROLLOR|altera_asmi_rom:ASMI|altera_asmi_rom_asmi_parallel_0:asmi_parallel_0|a_graycounter:stage_cntr
 91. Parameter Settings for User Entity Instance: iboot_rom_de0_cv:IBOOT_ROM|iboot_rom_asmi_reader:FLASH_CONTROLLOR|altera_asmi_rom:ASMI|altera_asmi_rom_asmi_parallel_0:asmi_parallel_0|lpm_counter:read_add_cntr
 92. Parameter Settings for User Entity Instance: iboot_rom_de0_cv:IBOOT_ROM|iboot_rom_asmi_reader:FLASH_CONTROLLOR|iboot_rom_showahead_async_fifo:OUTPUT_QUEUE
 93. Parameter Settings for User Entity Instance: iboot_rom_de0_cv:IBOOT_ROM|iboot_rom_asmi_reader:FLASH_CONTROLLOR|iboot_rom_showahead_async_fifo:OUTPUT_QUEUE|iboot_rom_showahead_async_fifo_double_flipflop:D_FIFO_READ
 94. Parameter Settings for User Entity Instance: iboot_rom_de0_cv:IBOOT_ROM|iboot_rom_asmi_reader:FLASH_CONTROLLOR|iboot_rom_showahead_async_fifo:OUTPUT_QUEUE|iboot_rom_showahead_async_fifo_double_flipflop:D_FIFO_WRITE
 95. Parameter Settings for User Entity Instance: mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|l1_inst_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|altera_primitive_dualram_512bit_16word:MEMORY_BLOCK0|altsyncram:altsyncram_component
 96. Parameter Settings for User Entity Instance: mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|l1_inst_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|altera_primitive_dualram_512bit_16word:MEMORY_BLOCK1|altsyncram:altsyncram_component
 97. Parameter Settings for User Entity Instance: mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|l1_inst_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|altera_primitive_dualram_512bit_16word:MEMORY_BLOCK2|altsyncram:altsyncram_component
 98. Parameter Settings for User Entity Instance: mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|l1_inst_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|altera_primitive_dualram_512bit_16word:MEMORY_BLOCK3|altsyncram:altsyncram_component
 99. Parameter Settings for User Entity Instance: mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|fetch:FETCH|mist32e10fa_arbiter_matching_queue:INST_MATCHING_QUEUE
100. Parameter Settings for User Entity Instance: mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|instruction_buffer:LOOPBUFFER|altera_primitive_sync_fifo_showahead_97in_97out_32depth:INST_BUFFER|scfifo:scfifo_component
101. Parameter Settings for User Entity Instance: mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|allocate:ALLOCATE
102. Parameter Settings for User Entity Instance: mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|execute_logic:EXE_LOGIC
103. Parameter Settings for User Entity Instance: mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|execute_shift:EXE_SHIFT
104. Parameter Settings for User Entity Instance: mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|execute_adder:EXE_ADDER
105. Parameter Settings for User Entity Instance: mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|altera_primitive_dualram_512bit_16word:MEMORY_BLOCK0|altsyncram:altsyncram_component
106. Parameter Settings for User Entity Instance: mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|altera_primitive_dualram_512bit_16word:MEMORY_BLOCK1|altsyncram:altsyncram_component
107. Parameter Settings for User Entity Instance: mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|altera_primitive_dualram_512bit_16word:MEMORY_BLOCK2|altsyncram:altsyncram_component
108. Parameter Settings for User Entity Instance: mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|altera_primitive_dualram_512bit_16word:MEMORY_BLOCK3|altsyncram:altsyncram_component
109. Parameter Settings for User Entity Instance: mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|memory_pipe_arbiter:MEM_ARBITER|mist32e10fa_arbiter_matching_queue:MEM_MATCHING_QUEUE
110. Parameter Settings for User Entity Instance: dev_interconnect:DEV_INTERCONNECT
111. Parameter Settings for User Entity Instance: dev_interconnect:DEV_INTERCONNECT|dev_interconnect_irq:IRQ_CONTROL
112. Parameter Settings for User Entity Instance: keyboard:DEVICE_KEYBOARD|keyboard_ps2_receiver:PS2_IF_KEYBOARD|keyboard_synchronizer:PS2_SYNCHRONIZER
113. Parameter Settings for User Entity Instance: keyboard:DEVICE_KEYBOARD|keyboard_ps2_receiver:PS2_IF_KEYBOARD|keyboard_chatta_can_50mhz_25us:PS2_CHATTA_CAN
114. Parameter Settings for User Entity Instance: keyboard:DEVICE_KEYBOARD|keyboard_sync_fifo:KEYBOARD_DATA_FIFO
115. Parameter Settings for User Entity Instance: sci_top:DEVICE_SCI|uart:UARTMOD|uart_sync_fifo:TX_FIFO
116. Parameter Settings for User Entity Instance: sci_top:DEVICE_SCI|uart:UARTMOD|uart_sync_fifo:RX_FIFO
117. Parameter Settings for User Entity Instance: sci_top:DEVICE_SCI|uart:UARTMOD|uart_transmitter:UART_TRANSMITTER
118. Parameter Settings for User Entity Instance: sci_top:DEVICE_SCI|uart:UARTMOD|uart_transmitter:UART_TRANSMITTER|uart_double_flipflop:DOUBLE_FLIPFLOP
119. Parameter Settings for User Entity Instance: sci_top:DEVICE_SCI|uart:UARTMOD|uart_transmitter:UART_TRANSMITTER|uart_async2sync:ASYNC2SYNC
120. Parameter Settings for User Entity Instance: sci_top:DEVICE_SCI|uart:UARTMOD|uart_receiver:UART_RECEIVER
121. Parameter Settings for User Entity Instance: sci_top:DEVICE_SCI|uart:UARTMOD|uart_receiver:UART_RECEIVER|uart_double_flipflop:RXD_DOUBLE_FLIPFLOP
122. Parameter Settings for User Entity Instance: sci_top:DEVICE_SCI|uart:UARTMOD|uart_receiver:UART_RECEIVER|uart_double_flipflop:DOUBLE_FLIPFLOP
123. Parameter Settings for User Entity Instance: sci_top:DEVICE_SCI|uart:UARTMOD|uart_receiver:UART_RECEIVER|uart_async2sync:ASYNC2SYNC
124. Parameter Settings for User Entity Instance: vga_display_sdram:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control_write_pixel:VRAM_WRITE|vga_sync_fifo:VRAMWRITE_FIFO
125. Parameter Settings for User Entity Instance: vga_display_sdram:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control_read_pixel:VRAM_READ|vga_arbiter_matching_queue:BUS_MATCHING_QUEUE
126. Parameter Settings for User Entity Instance: vga_display_sdram:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control_read_pixel:VRAM_READ|vga_async_fifo:VRAMREAD_FIFO1
127. Parameter Settings for User Entity Instance: vga_display_sdram:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control_read_pixel:VRAM_READ|vga_async_fifo:VRAMREAD_FIFO1|vga_async_fifo_double_flipflop:SYNTH_RESET_READ
128. Parameter Settings for User Entity Instance: vga_display_sdram:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control_read_pixel:VRAM_READ|vga_async_fifo:VRAMREAD_FIFO1|vga_async_fifo_double_flipflop:SYNTH_RESET_WRITE
129. Parameter Settings for User Entity Instance: vga_display_sdram:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control_read_pixel:VRAM_READ|vga_async_fifo:VRAMREAD_FIFO1|vga_async_fifo_double_flipflop:D_FIFO_READ
130. Parameter Settings for User Entity Instance: vga_display_sdram:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control_read_pixel:VRAM_READ|vga_async_fifo:VRAMREAD_FIFO1|vga_async_fifo_double_flipflop:D_FIFO_WRITE
131. Parameter Settings for User Entity Instance: mmc_top:DEVICE_MMC|mmc_top_control_layer_512:MMC_DEVICE
132. Parameter Settings for User Entity Instance: mmc_top:DEVICE_MMC|mmc_top_control_layer_512:MMC_DEVICE|mmc_cmd_control_layer_512:MMC_COMMAND_CONTROLLER|mmc_spi_transfer_layer:SPI_MASTER
133. Parameter Settings for User Entity Instance: memory_if:MEMIF|memory_if_sync_fifo:REQ_FIFO
134. Parameter Settings for User Entity Instance: memory_if:MEMIF|memory_if_sync_fifo:GET_FIFO
135. Parameter Settings for User Entity Instance: sdram_controller:SDRAMC|sdram_sync_fifo:IN_FIFO
136. Parameter Settings for User Entity Instance: sdram_controller:SDRAMC|sdram_sync_fifo:OUT_FIFO
137. Parameter Settings for User Entity Instance: altera_primitive_ram_64bit_32768word:MAIN_RAM|altsyncram:altsyncram_component
138. Parameter Settings for Inferred Entity Instance: sdram_controller:SDRAMC|sdram_sync_fifo:OUT_FIFO|altsyncram:b_memory_rtl_0
139. Parameter Settings for Inferred Entity Instance: sdram_controller:SDRAMC|sdram_sync_fifo:IN_FIFO|altsyncram:b_memory_rtl_0
140. Parameter Settings for Inferred Entity Instance: memory_if:MEMIF|memory_if_sync_fifo:GET_FIFO|altsyncram:b_memory_rtl_0
141. Parameter Settings for Inferred Entity Instance: memory_if:MEMIF|memory_if_sync_fifo:REQ_FIFO|altsyncram:b_memory_rtl_0
142. Parameter Settings for Inferred Entity Instance: vga_display_sdram:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control_write_pixel:VRAM_WRITE|vga_sync_fifo:VRAMWRITE_FIFO|altsyncram:b_memory_rtl_0
143. Parameter Settings for Inferred Entity Instance: sci_top:DEVICE_SCI|uart:UARTMOD|uart_sync_fifo:RX_FIFO|altsyncram:b_memory_rtl_0
144. Parameter Settings for Inferred Entity Instance: sci_top:DEVICE_SCI|uart:UARTMOD|uart_sync_fifo:TX_FIFO|altsyncram:b_memory_rtl_0
145. Parameter Settings for Inferred Entity Instance: keyboard:DEVICE_KEYBOARD|keyboard_sync_fifo:KEYBOARD_DATA_FIFO|altsyncram:b_memory_rtl_0
146. Parameter Settings for Inferred Entity Instance: mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|allocate:ALLOCATE|allocate_general_register:GRF|altsyncram:b_ram0_rtl_0
147. Parameter Settings for Inferred Entity Instance: mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|allocate:ALLOCATE|allocate_general_register:GRF|altsyncram:b_ram1_rtl_0
148. altsyncram Parameter Settings by Entity Instance
149. scfifo Parameter Settings by Entity Instance
150. Port Connectivity Checks: "sdram_controller:SDRAMC|sdram_sync_fifo:OUT_FIFO"
151. Port Connectivity Checks: "sdram_controller:SDRAMC|sdram_sync_fifo:IN_FIFO"
152. Port Connectivity Checks: "sdram_controller:SDRAMC"
153. Port Connectivity Checks: "memory_if:MEMIF|memory_if_sync_fifo:GET_FIFO"
154. Port Connectivity Checks: "memory_if:MEMIF|memory_if_sync_fifo:REQ_FIFO"
155. Port Connectivity Checks: "memory_if:MEMIF"
156. Port Connectivity Checks: "mmc_top:DEVICE_MMC|mmc_top_control_layer_512:MMC_DEVICE|mmc_buffer_512b:MMC_BUFFER"
157. Port Connectivity Checks: "mmc_top:DEVICE_MMC|mmc_top_control_layer_512:MMC_DEVICE|mmc_cmd_control_layer_512:MMC_COMMAND_CONTROLLER|mmc_spi_transfer_layer:SPI_MASTER"
158. Port Connectivity Checks: "mmc_top:DEVICE_MMC|mmc_top_control_layer_512:MMC_DEVICE|mmc_cmd_control_layer_512:MMC_COMMAND_CONTROLLER|mmc_cmd_control_layer_cmd24:CMD_CMD24"
159. Port Connectivity Checks: "mmc_top:DEVICE_MMC|mmc_top_control_layer_512:MMC_DEVICE|mmc_cmd_control_layer_512:MMC_COMMAND_CONTROLLER|mmc_cmd_control_layer_cmd17:CMD_CMD17"
160. Port Connectivity Checks: "mmc_top:DEVICE_MMC|mmc_top_control_layer_512:MMC_DEVICE|mmc_cmd_control_layer_512:MMC_COMMAND_CONTROLLER|mmc_cmd_control_layer_cmd16:CMD_CMD16"
161. Port Connectivity Checks: "mmc_top:DEVICE_MMC|mmc_top_control_layer_512:MMC_DEVICE|mmc_cmd_control_layer_512:MMC_COMMAND_CONTROLLER|mmc_cmd_control_layer_cmd1:CMD_CMD1"
162. Port Connectivity Checks: "mmc_top:DEVICE_MMC|mmc_top_control_layer_512:MMC_DEVICE|mmc_cmd_control_layer_512:MMC_COMMAND_CONTROLLER|mmc_cmd_control_layer_cmd0:CMD_CMD0"
163. Port Connectivity Checks: "mmc_top:DEVICE_MMC|mmc_top_control_layer_512:MMC_DEVICE|mmc_cmd_control_layer_512:MMC_COMMAND_CONTROLLER"
164. Port Connectivity Checks: "mmc_top:DEVICE_MMC|mmc_top_control_layer_512:MMC_DEVICE"
165. Port Connectivity Checks: "mmc_top:DEVICE_MMC"
166. Port Connectivity Checks: "vga_display_sdram:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control_read_pixel:VRAM_READ|vga_async_fifo:VRAMREAD_FIFO1"
167. Port Connectivity Checks: "vga_display_sdram:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control_read_pixel:VRAM_READ|vga_arbiter_matching_queue:BUS_MATCHING_QUEUE"
168. Port Connectivity Checks: "vga_display_sdram:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control_read_pixel:VRAM_READ"
169. Port Connectivity Checks: "vga_display_sdram:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control:VRAM_CTRL"
170. Port Connectivity Checks: "vga_display_sdram:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control_write_pixel:VRAM_WRITE|vga_sync_fifo:VRAMWRITE_FIFO"
171. Port Connectivity Checks: "vga_display_sdram:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control_write_pixel:VRAM_WRITE"
172. Port Connectivity Checks: "vga_display_sdram:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE"
173. Port Connectivity Checks: "vga_display_sdram:DEVICE_DISPLAY"
174. Port Connectivity Checks: "sci_top:DEVICE_SCI|uart:UARTMOD"
175. Port Connectivity Checks: "sci_top:DEVICE_SCI"
176. Port Connectivity Checks: "keyboard:DEVICE_KEYBOARD|keyboard_sync_fifo:KEYBOARD_DATA_FIFO"
177. Port Connectivity Checks: "keyboard:DEVICE_KEYBOARD"
178. Port Connectivity Checks: "dev_interconnect:DEV_INTERCONNECT|dev_interconnect_irq:IRQ_CONTROL"
179. Port Connectivity Checks: "dev_interconnect:DEV_INTERCONNECT"
180. Port Connectivity Checks: "mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|peripheral_interface_controller:PIC"
181. Port Connectivity Checks: "mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|endian_controller:ENDIAN_TO_CPU_H"
182. Port Connectivity Checks: "mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|endian_controller:ENDIAN_TO_CPU_L"
183. Port Connectivity Checks: "mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|memory_pipe_arbiter:MEM_ARBITER|mist32e10fa_arbiter_matching_queue:MEM_MATCHING_QUEUE"
184. Port Connectivity Checks: "mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|memory_pipe_arbiter:MEM_ARBITER"
185. Port Connectivity Checks: "mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE"
186. Port Connectivity Checks: "mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|execute_jump:STAGE_JUMP"
187. Port Connectivity Checks: "mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|execute_branch:EXE_BRANCH"
188. Port Connectivity Checks: "mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|execute_load_store:STAGE_LDST"
189. Port Connectivity Checks: "mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|execute_adder_calc:LDST_CALC_ADDR"
190. Port Connectivity Checks: "mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|execute_forwarding:FORWARDING_RS1"
191. Port Connectivity Checks: "mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|execute_forwarding:FORWARDING_RS0"
192. Port Connectivity Checks: "mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|decode:DECODE|decode_function:DECODE_FUNCTION"
193. Port Connectivity Checks: "mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|fetch:FETCH|mist32e10fa_arbiter_matching_queue:INST_MATCHING_QUEUE"
194. Port Connectivity Checks: "mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|fetch:FETCH|fetch_branch_predictor:BRANCH_PREDICTOR"
195. Port Connectivity Checks: "mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|fetch:FETCH"
196. Port Connectivity Checks: "mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|l1_inst_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE"
197. Port Connectivity Checks: "mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|pipeline_control:PIPELINE_CTRL"
198. Port Connectivity Checks: "mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA"
199. Port Connectivity Checks: "mist32_mist32e_rs0:TARGET"
200. Port Connectivity Checks: "iboot_rom_de0_cv:IBOOT_ROM|iboot_rom_asmi_reader:FLASH_CONTROLLOR|iboot_rom_showahead_async_fifo:OUTPUT_QUEUE"
201. Port Connectivity Checks: "iboot_rom_de0_cv:IBOOT_ROM|iboot_rom_asmi_reader:FLASH_CONTROLLOR|altera_asmi_rom:ASMI"
202. Port Connectivity Checks: "iboot_rom_de0_cv:IBOOT_ROM|iboot_rom_asmi_reader:FLASH_CONTROLLOR|iboot_rom_showahead_async_fifo:REQUEST_QUEUE"
203. Port Connectivity Checks: "iboot_rom_de0_cv:IBOOT_ROM"
204. Port Connectivity Checks: "global_clock:GLOBAL_CLOCK|system_pll:VGA_PLL"
205. Post-Synthesis Netlist Statistics for Top Partition
206. Elapsed Time Per Partition
207. Analysis & Synthesis Messages
208. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2015 Altera Corporation. All rights reserved.
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, the Altera Quartus Prime License Agreement,
the Altera MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Altera and sold by Altera or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+-------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                  ;
+---------------------------------+---------------------------------------------+
; Analysis & Synthesis Status     ; Successful - Wed Feb 03 19:04:49 2016       ;
; Quartus Prime Version           ; 15.1.1 Build 189 12/02/2015 SJ Lite Edition ;
; Revision Name                   ; top_de0_cv                                  ;
; Top-level Entity Name           ; top_de0_cv                                  ;
; Family                          ; Cyclone V                                   ;
; Logic utilization (in ALMs)     ; N/A                                         ;
; Total registers                 ; 14913                                       ;
; Total pins                      ; 167                                         ;
; Total virtual pins              ; 0                                           ;
; Total block memory bits         ; 2,170,744                                   ;
; Total DSP Blocks                ; 3                                           ;
; Total HSSI RX PCSs              ; 0                                           ;
; Total HSSI PMA RX Deserializers ; 0                                           ;
; Total HSSI TX PCSs              ; 0                                           ;
; Total HSSI PMA TX Serializers   ; 0                                           ;
; Total PLLs                      ; 1                                           ;
; Total DLLs                      ; 0                                           ;
+---------------------------------+---------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                             ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                          ; Setting            ; Default Value      ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                          ; 5CEBA4F23C7        ;                    ;
; Top-level entity name                                                           ; top_de0_cv         ; top_de0_cv         ;
; Family name                                                                     ; Cyclone V          ; Cyclone V          ;
; Verilog Show LMF Mapping Messages                                               ; Off                ;                    ;
; Verilog Version                                                                 ; SystemVerilog_2005 ; Verilog_2001       ;
; Use smart compilation                                                           ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation      ; On                 ; On                 ;
; Enable compact report table                                                     ; Off                ; Off                ;
; Restructure Multiplexers                                                        ; Auto               ; Auto               ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                ; Off                ;
; Preserve fewer node names                                                       ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                       ; Off                ; Off                ;
; VHDL Version                                                                    ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                        ; Auto               ; Auto               ;
; Safe State Machine                                                              ; Off                ; Off                ;
; Extract Verilog State Machines                                                  ; On                 ; On                 ;
; Extract VHDL State Machines                                                     ; On                 ; On                 ;
; Ignore Verilog initial constructs                                               ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                 ; On                 ;
; Parallel Synthesis                                                              ; On                 ; On                 ;
; DSP Block Balancing                                                             ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                              ; On                 ; On                 ;
; Power-Up Don't Care                                                             ; On                 ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                ; Off                ;
; Remove Duplicate Registers                                                      ; On                 ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                ; Off                ;
; Ignore SOFT Buffers                                                             ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                ; Off                ;
; Optimization Technique                                                          ; Balanced           ; Balanced           ;
; Carry Chain Length                                                              ; 70                 ; 70                 ;
; Auto Carry Chains                                                               ; On                 ; On                 ;
; Auto Open-Drain Pins                                                            ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                ; Off                ;
; Auto ROM Replacement                                                            ; On                 ; On                 ;
; Auto RAM Replacement                                                            ; On                 ; On                 ;
; Auto DSP Block Replacement                                                      ; On                 ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                 ; On                 ;
; Strict RAM Replacement                                                          ; Off                ; Off                ;
; Allow Synchronous Control Signals                                               ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                           ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                ; Off                ;
; Timing-Driven Synthesis                                                         ; On                 ; On                 ;
; Report Parameter Settings                                                       ; On                 ; On                 ;
; Report Source Assignments                                                       ; On                 ; On                 ;
; Report Connectivity Checks                                                      ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                ; Off                ;
; Synchronization Register Chain Length                                           ; 3                  ; 3                  ;
; PowerPlay Power Optimization During Synthesis                                   ; Normal compilation ; Normal compilation ;
; HDL message level                                                               ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                ; 100                ;
; Clock MUX Protection                                                            ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                ; Off                ;
; Block Design Naming                                                             ; Auto               ; Auto               ;
; SDC constraint protection                                                       ; Off                ; Off                ;
; Synthesis Effort                                                                ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                              ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                 ; On                 ;
; Synthesis Seed                                                                  ; 1                  ; 1                  ;
; Automatic Parallel Synthesis                                                    ; On                 ; On                 ;
; Partial Reconfiguration Bitstream ID                                            ; Off                ; Off                ;
+---------------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 2.65        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-4         ;  54.9%      ;
+----------------------------+-------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                                                                                                                                                                               ;
+---------------------------------------------------------------------------------------------------------------------------------+-----------------+------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
; File Name with User-Entered Path                                                                                                ; Used in Netlist ; File Type                    ; File Name with Absolute Path                                                                                                                                                    ; Library         ;
+---------------------------------------------------------------------------------------------------------------------------------+-----------------+------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
; ../../src/device/mmc/mmc_top_control_layer_512.v                                                                                ; yes             ; User Verilog HDL File        ; C:/cygwin64/home/MIST32_MIST32ERS1/src/device/mmc/mmc_top_control_layer_512.v                                                                                                   ;                 ;
; ../../src/device/mmc/mmc_top.sv                                                                                                 ; yes             ; User SystemVerilog HDL File  ; C:/cygwin64/home/MIST32_MIST32ERS1/src/device/mmc/mmc_top.sv                                                                                                                    ;                 ;
; ../../src/device/mmc/mmc_spi_transfer_layer.v                                                                                   ; yes             ; User Verilog HDL File        ; C:/cygwin64/home/MIST32_MIST32ERS1/src/device/mmc/mmc_spi_transfer_layer.v                                                                                                      ;                 ;
; ../../src/device/mmc/mmc_cmd_control_layer_initial.v                                                                            ; yes             ; User Verilog HDL File        ; C:/cygwin64/home/MIST32_MIST32ERS1/src/device/mmc/mmc_cmd_control_layer_initial.v                                                                                               ;                 ;
; ../../src/device/mmc/mmc_cmd_control_layer_cmd24.v                                                                              ; yes             ; User Verilog HDL File        ; C:/cygwin64/home/MIST32_MIST32ERS1/src/device/mmc/mmc_cmd_control_layer_cmd24.v                                                                                                 ;                 ;
; ../../src/device/mmc/mmc_cmd_control_layer_cmd17.v                                                                              ; yes             ; User Verilog HDL File        ; C:/cygwin64/home/MIST32_MIST32ERS1/src/device/mmc/mmc_cmd_control_layer_cmd17.v                                                                                                 ;                 ;
; ../../src/device/mmc/mmc_cmd_control_layer_cmd16.v                                                                              ; yes             ; User Verilog HDL File        ; C:/cygwin64/home/MIST32_MIST32ERS1/src/device/mmc/mmc_cmd_control_layer_cmd16.v                                                                                                 ;                 ;
; ../../src/device/mmc/mmc_cmd_control_layer_cmd1.v                                                                               ; yes             ; User Verilog HDL File        ; C:/cygwin64/home/MIST32_MIST32ERS1/src/device/mmc/mmc_cmd_control_layer_cmd1.v                                                                                                  ;                 ;
; ../../src/device/mmc/mmc_cmd_control_layer_cmd0.v                                                                               ; yes             ; User Verilog HDL File        ; C:/cygwin64/home/MIST32_MIST32ERS1/src/device/mmc/mmc_cmd_control_layer_cmd0.v                                                                                                  ;                 ;
; ../../src/device/mmc/mmc_cmd_control_layer_512.v                                                                                ; yes             ; User Verilog HDL File        ; C:/cygwin64/home/MIST32_MIST32ERS1/src/device/mmc/mmc_cmd_control_layer_512.v                                                                                                   ;                 ;
; ../../src/device/mmc/mmc_buffer_512b.v                                                                                          ; yes             ; User Verilog HDL File        ; C:/cygwin64/home/MIST32_MIST32ERS1/src/device/mmc/mmc_buffer_512b.v                                                                                                             ;                 ;
; ../../src/device/vga_sdram/vga_arbiter_matching_queue.sv                                                                        ; yes             ; User SystemVerilog HDL File  ; C:/cygwin64/home/MIST32_MIST32ERS1/src/device/vga_sdram/vga_arbiter_matching_queue.sv                                                                                           ;                 ;
; src/primitive/altera_primitive_sync_fifo_showahead_97in_97out_32depth/altera_primitive_sync_fifo_showahead_97in_97out_32depth.v ; yes             ; User Wizard-Generated File   ; C:/cygwin64/home/MIST32_MIST32ERS1/synth/de0-cv/src/primitive/altera_primitive_sync_fifo_showahead_97in_97out_32depth/altera_primitive_sync_fifo_showahead_97in_97out_32depth.v ;                 ;
; src/primitive/altera_asmi_rom/altera_asmi_rom/synthesis/altera_asmi_rom.v                                                       ; yes             ; User Verilog HDL File        ; C:/cygwin64/home/MIST32_MIST32ERS1/synth/de0-cv/src/primitive/altera_asmi_rom/altera_asmi_rom/synthesis/altera_asmi_rom.v                                                       ; altera_asmi_rom ;
; src/primitive/altera_asmi_rom/altera_asmi_rom/synthesis/submodules/altera_asmi_rom_asmi_parallel_0.v                            ; yes             ; User Verilog HDL File        ; C:/cygwin64/home/MIST32_MIST32ERS1/synth/de0-cv/src/primitive/altera_asmi_rom/altera_asmi_rom/synthesis/submodules/altera_asmi_rom_asmi_parallel_0.v                            ; altera_asmi_rom ;
; src/primitive/altera_primitive_ram_64bit_32768word/altera_primitive_ram_64bit_32768word.v                                       ; yes             ; User Wizard-Generated File   ; C:/cygwin64/home/MIST32_MIST32ERS1/synth/de0-cv/src/primitive/altera_primitive_ram_64bit_32768word/altera_primitive_ram_64bit_32768word.v                                       ;                 ;
; ../../../mist32e10fa/src/core/allocate/allocate_system_register.sv                                                              ; yes             ; User SystemVerilog HDL File  ; C:/cygwin64/home/mist32e10fa/src/core/allocate/allocate_system_register.sv                                                                                                      ;                 ;
; ../../../mist32e10fa/src/core/allocate/allocate_general_register.sv                                                             ; yes             ; User SystemVerilog HDL File  ; C:/cygwin64/home/mist32e10fa/src/core/allocate/allocate_general_register.sv                                                                                                     ;                 ;
; ../../../mist32e10fa/src/core/allocate/allocate_frcr_timer.sv                                                                   ; yes             ; User SystemVerilog HDL File  ; C:/cygwin64/home/mist32e10fa/src/core/allocate/allocate_frcr_timer.sv                                                                                                           ;                 ;
; ../../../mist32e10fa/src/core/allocate/allocate.sv                                                                              ; yes             ; User SystemVerilog HDL File  ; C:/cygwin64/home/mist32e10fa/src/core/allocate/allocate.sv                                                                                                                      ;                 ;
; ../../../mist32e10fa/src/core/decode/decode_function.sv                                                                         ; yes             ; User SystemVerilog HDL File  ; C:/cygwin64/home/mist32e10fa/src/core/decode/decode_function.sv                                                                                                                 ;                 ;
; ../../../mist32e10fa/src/core/decode/decode.sv                                                                                  ; yes             ; User SystemVerilog HDL File  ; C:/cygwin64/home/mist32e10fa/src/core/decode/decode.sv                                                                                                                          ;                 ;
; ../../../mist32e10fa/src/core/execute/execute_sys_reg.sv                                                                        ; yes             ; User SystemVerilog HDL File  ; C:/cygwin64/home/mist32e10fa/src/core/execute/execute_sys_reg.sv                                                                                                                ;                 ;
; ../../../mist32e10fa/src/core/execute/execute_shift_decoder.sv                                                                  ; yes             ; User SystemVerilog HDL File  ; C:/cygwin64/home/mist32e10fa/src/core/execute/execute_shift_decoder.sv                                                                                                          ;                 ;
; ../../../mist32e10fa/src/core/execute/execute_shift.sv                                                                          ; yes             ; User SystemVerilog HDL File  ; C:/cygwin64/home/mist32e10fa/src/core/execute/execute_shift.sv                                                                                                                  ;                 ;
; ../../../mist32e10fa/src/core/execute/execute_mul.sv                                                                            ; yes             ; User SystemVerilog HDL File  ; C:/cygwin64/home/mist32e10fa/src/core/execute/execute_mul.sv                                                                                                                    ;                 ;
; ../../../mist32e10fa/src/core/execute/execute_logic_decoder.sv                                                                  ; yes             ; User SystemVerilog HDL File  ; C:/cygwin64/home/mist32e10fa/src/core/execute/execute_logic_decoder.sv                                                                                                          ;                 ;
; ../../../mist32e10fa/src/core/execute/execute_logic.sv                                                                          ; yes             ; User SystemVerilog HDL File  ; C:/cygwin64/home/mist32e10fa/src/core/execute/execute_logic.sv                                                                                                                  ;                 ;
; ../../../mist32e10fa/src/core/execute/execute_load_store.sv                                                                     ; yes             ; User SystemVerilog HDL File  ; C:/cygwin64/home/mist32e10fa/src/core/execute/execute_load_store.sv                                                                                                             ;                 ;
; ../../../mist32e10fa/src/core/execute/execute_load_data.sv                                                                      ; yes             ; User SystemVerilog HDL File  ; C:/cygwin64/home/mist32e10fa/src/core/execute/execute_load_data.sv                                                                                                              ;                 ;
; ../../../mist32e10fa/src/core/execute/execute_jump.sv                                                                           ; yes             ; User SystemVerilog HDL File  ; C:/cygwin64/home/mist32e10fa/src/core/execute/execute_jump.sv                                                                                                                   ;                 ;
; ../../../mist32e10fa/src/core/execute/execute_forwarding_register.sv                                                            ; yes             ; User SystemVerilog HDL File  ; C:/cygwin64/home/mist32e10fa/src/core/execute/execute_forwarding_register.sv                                                                                                    ;                 ;
; ../../../mist32e10fa/src/core/execute/execute_forwarding.sv                                                                     ; yes             ; User SystemVerilog HDL File  ; C:/cygwin64/home/mist32e10fa/src/core/execute/execute_forwarding.sv                                                                                                             ;                 ;
; ../../../mist32e10fa/src/core/execute/execute_flag_register.sv                                                                  ; yes             ; User SystemVerilog HDL File  ; C:/cygwin64/home/mist32e10fa/src/core/execute/execute_flag_register.sv                                                                                                          ;                 ;
; ../../../mist32e10fa/src/core/execute/execute_branch_predict.sv                                                                 ; yes             ; User SystemVerilog HDL File  ; C:/cygwin64/home/mist32e10fa/src/core/execute/execute_branch_predict.sv                                                                                                         ;                 ;
; ../../../mist32e10fa/src/core/execute/execute_branch.sv                                                                         ; yes             ; User SystemVerilog HDL File  ; C:/cygwin64/home/mist32e10fa/src/core/execute/execute_branch.sv                                                                                                                 ;                 ;
; ../../../mist32e10fa/src/core/execute/execute_adder_calc.sv                                                                     ; yes             ; User SystemVerilog HDL File  ; C:/cygwin64/home/mist32e10fa/src/core/execute/execute_adder_calc.sv                                                                                                             ;                 ;
; ../../../mist32e10fa/src/core/execute/execute_adder.sv                                                                          ; yes             ; User SystemVerilog HDL File  ; C:/cygwin64/home/mist32e10fa/src/core/execute/execute_adder.sv                                                                                                                  ;                 ;
; ../../../mist32e10fa/src/core/execute/execute.sv                                                                                ; yes             ; User SystemVerilog HDL File  ; C:/cygwin64/home/mist32e10fa/src/core/execute/execute.sv                                                                                                                        ;                 ;
; ../../../mist32e10fa/src/core/fetch/fetch_branch_predictor.sv                                                                   ; yes             ; User SystemVerilog HDL File  ; C:/cygwin64/home/mist32e10fa/src/core/fetch/fetch_branch_predictor.sv                                                                                                           ;                 ;
; ../../../mist32e10fa/src/core/fetch/fetch_branch_cache.sv                                                                       ; yes             ; User SystemVerilog HDL File  ; C:/cygwin64/home/mist32e10fa/src/core/fetch/fetch_branch_cache.sv                                                                                                               ;                 ;
; ../../../mist32e10fa/src/core/fetch/fetch.sv                                                                                    ; yes             ; User SystemVerilog HDL File  ; C:/cygwin64/home/mist32e10fa/src/core/fetch/fetch.sv                                                                                                                            ;                 ;
; ../../../mist32e10fa/src/core/instruction_buffer/instruction_buffer.sv                                                          ; yes             ; User SystemVerilog HDL File  ; C:/cygwin64/home/mist32e10fa/src/core/instruction_buffer/instruction_buffer.sv                                                                                                  ;                 ;
; ../../../mist32e10fa/src/core/interrupt_control/interrupt_control.sv                                                            ; yes             ; User SystemVerilog HDL File  ; C:/cygwin64/home/mist32e10fa/src/core/interrupt_control/interrupt_control.sv                                                                                                    ;                 ;
; ../../../mist32e10fa/src/core/l1_data/l1_data_cache_64entry_4way_line64b_bus_8b.sv                                              ; yes             ; User SystemVerilog HDL File  ; C:/cygwin64/home/mist32e10fa/src/core/l1_data/l1_data_cache_64entry_4way_line64b_bus_8b.sv                                                                                      ;                 ;
; ../../../mist32e10fa/src/core/l1_data/l1_data_cache.sv                                                                          ; yes             ; User SystemVerilog HDL File  ; C:/cygwin64/home/mist32e10fa/src/core/l1_data/l1_data_cache.sv                                                                                                                  ;                 ;
; ../../../mist32e10fa/src/core/l1_inst/l1_inst_cache_64entry_4way_line64b_bus_8b.sv                                              ; yes             ; User SystemVerilog HDL File  ; C:/cygwin64/home/mist32e10fa/src/core/l1_inst/l1_inst_cache_64entry_4way_line64b_bus_8b.sv                                                                                      ;                 ;
; ../../../mist32e10fa/src/core/l1_inst/l1_inst_cache.sv                                                                          ; yes             ; User SystemVerilog HDL File  ; C:/cygwin64/home/mist32e10fa/src/core/l1_inst/l1_inst_cache.sv                                                                                                                  ;                 ;
; ../../../mist32e10fa/src/core/pipeline_control/pipeline_control_irq_return.sv                                                   ; yes             ; User SystemVerilog HDL File  ; C:/cygwin64/home/mist32e10fa/src/core/pipeline_control/pipeline_control_irq_return.sv                                                                                           ;                 ;
; ../../../mist32e10fa/src/core/pipeline_control/pipeline_control_irq_call.sv                                                     ; yes             ; User SystemVerilog HDL File  ; C:/cygwin64/home/mist32e10fa/src/core/pipeline_control/pipeline_control_irq_call.sv                                                                                             ;                 ;
; ../../../mist32e10fa/src/core/pipeline_control/pipeline_control_idt_read.sv                                                     ; yes             ; User SystemVerilog HDL File  ; C:/cygwin64/home/mist32e10fa/src/core/pipeline_control/pipeline_control_idt_read.sv                                                                                             ;                 ;
; ../../../mist32e10fa/src/core/pipeline_control/pipeline_control_hundler_read.sv                                                 ; yes             ; User SystemVerilog HDL File  ; C:/cygwin64/home/mist32e10fa/src/core/pipeline_control/pipeline_control_hundler_read.sv                                                                                         ;                 ;
; ../../../mist32e10fa/src/core/pipeline_control/pipeline_control.sv                                                              ; yes             ; User SystemVerilog HDL File  ; C:/cygwin64/home/mist32e10fa/src/core/pipeline_control/pipeline_control.sv                                                                                                      ;                 ;
; ../../../mist32e10fa/src/core/load_store_pipe_arbiter.sv                                                                        ; yes             ; User SystemVerilog HDL File  ; C:/cygwin64/home/mist32e10fa/src/core/load_store_pipe_arbiter.sv                                                                                                                ;                 ;
; ../../../mist32e10fa/src/core/core_pipeline.sv                                                                                  ; yes             ; User SystemVerilog HDL File  ; C:/cygwin64/home/mist32e10fa/src/core/core_pipeline.sv                                                                                                                          ;                 ;
; ../../../mist32e10fa/src/core/core.sv                                                                                           ; yes             ; User SystemVerilog HDL File  ; C:/cygwin64/home/mist32e10fa/src/core/core.sv                                                                                                                                   ;                 ;
; ../../../mist32e10fa/src/lib/mist32e10fa_arbiter_matching_queue.sv                                                              ; yes             ; User SystemVerilog HDL File  ; C:/cygwin64/home/mist32e10fa/src/lib/mist32e10fa_arbiter_matching_queue.sv                                                                                                      ;                 ;
; ../../../mist32e10fa/src/peripheral_interface_controller/peripheral_interface_controller.sv                                     ; yes             ; User SystemVerilog HDL File  ; C:/cygwin64/home/mist32e10fa/src/peripheral_interface_controller/peripheral_interface_controller.sv                                                                             ;                 ;
; ../../../mist32e10fa/src/mist32e10fa.sv                                                                                         ; yes             ; User SystemVerilog HDL File  ; C:/cygwin64/home/mist32e10fa/src/mist32e10fa.sv                                                                                                                                 ;                 ;
; ../../../mist32e10fa/src/memory_pipe_arbiter.sv                                                                                 ; yes             ; User SystemVerilog HDL File  ; C:/cygwin64/home/mist32e10fa/src/memory_pipe_arbiter.sv                                                                                                                         ;                 ;
; ../../../mist32e10fa/src/endian_controller.sv                                                                                   ; yes             ; User SystemVerilog HDL File  ; C:/cygwin64/home/mist32e10fa/src/endian_controller.sv                                                                                                                           ;                 ;
; ../../src/dev_interconnect/dev_interconnect_irq.sv                                                                              ; yes             ; User SystemVerilog HDL File  ; C:/cygwin64/home/MIST32_MIST32ERS1/src/dev_interconnect/dev_interconnect_irq.sv                                                                                                 ;                 ;
; ../../src/dev_interconnect/dev_interconnect.sv                                                                                  ; yes             ; User SystemVerilog HDL File  ; C:/cygwin64/home/MIST32_MIST32ERS1/src/dev_interconnect/dev_interconnect.sv                                                                                                     ;                 ;
; ../../src/device/keyboard/keyboard_synchronizer.sv                                                                              ; yes             ; User SystemVerilog HDL File  ; C:/cygwin64/home/MIST32_MIST32ERS1/src/device/keyboard/keyboard_synchronizer.sv                                                                                                 ;                 ;
; ../../src/device/keyboard/keyboard_sync_fifo.sv                                                                                 ; yes             ; User SystemVerilog HDL File  ; C:/cygwin64/home/MIST32_MIST32ERS1/src/device/keyboard/keyboard_sync_fifo.sv                                                                                                    ;                 ;
; ../../src/device/keyboard/keyboard_ps2_receiver.sv                                                                              ; yes             ; User SystemVerilog HDL File  ; C:/cygwin64/home/MIST32_MIST32ERS1/src/device/keyboard/keyboard_ps2_receiver.sv                                                                                                 ;                 ;
; ../../src/device/keyboard/keyboard_chatta_can_50mhz_25us.sv                                                                     ; yes             ; User SystemVerilog HDL File  ; C:/cygwin64/home/MIST32_MIST32ERS1/src/device/keyboard/keyboard_chatta_can_50mhz_25us.sv                                                                                        ;                 ;
; ../../src/device/keyboard/keyboard.sv                                                                                           ; yes             ; User SystemVerilog HDL File  ; C:/cygwin64/home/MIST32_MIST32ERS1/src/device/keyboard/keyboard.sv                                                                                                              ;                 ;
; ../../src/device/sci/uart_transmitter.v                                                                                         ; yes             ; User Verilog HDL File        ; C:/cygwin64/home/MIST32_MIST32ERS1/src/device/sci/uart_transmitter.v                                                                                                            ;                 ;
; ../../src/device/sci/uart_sync_fifo.v                                                                                           ; yes             ; User Verilog HDL File        ; C:/cygwin64/home/MIST32_MIST32ERS1/src/device/sci/uart_sync_fifo.v                                                                                                              ;                 ;
; ../../src/device/sci/uart_receiver.v                                                                                            ; yes             ; User Verilog HDL File        ; C:/cygwin64/home/MIST32_MIST32ERS1/src/device/sci/uart_receiver.v                                                                                                               ;                 ;
; ../../src/device/sci/uart_double_flipflop.v                                                                                     ; yes             ; User Verilog HDL File        ; C:/cygwin64/home/MIST32_MIST32ERS1/src/device/sci/uart_double_flipflop.v                                                                                                        ;                 ;
; ../../src/device/sci/uart_async2sync.v                                                                                          ; yes             ; User Verilog HDL File        ; C:/cygwin64/home/MIST32_MIST32ERS1/src/device/sci/uart_async2sync.v                                                                                                             ;                 ;
; ../../src/device/sci/uart.v                                                                                                     ; yes             ; User Verilog HDL File        ; C:/cygwin64/home/MIST32_MIST32ERS1/src/device/sci/uart.v                                                                                                                        ;                 ;
; ../../src/device/sci/sci_top.v                                                                                                  ; yes             ; User Verilog HDL File        ; C:/cygwin64/home/MIST32_MIST32ERS1/src/device/sci/sci_top.v                                                                                                                     ;                 ;
; ../../src/device/vga_sdram/vga_vram_control_write_pixel.sv                                                                      ; yes             ; User SystemVerilog HDL File  ; C:/cygwin64/home/MIST32_MIST32ERS1/src/device/vga_sdram/vga_vram_control_write_pixel.sv                                                                                         ;                 ;
; ../../src/device/vga_sdram/vga_vram_control_read_pixel.sv                                                                       ; yes             ; User SystemVerilog HDL File  ; C:/cygwin64/home/MIST32_MIST32ERS1/src/device/vga_sdram/vga_vram_control_read_pixel.sv                                                                                          ;                 ;
; ../../src/device/vga_sdram/vga_vram_control.sv                                                                                  ; yes             ; User SystemVerilog HDL File  ; C:/cygwin64/home/MIST32_MIST32ERS1/src/device/vga_sdram/vga_vram_control.sv                                                                                                     ;                 ;
; ../../src/device/vga_sdram/vga_sync_timing_640x480_60hz.sv                                                                      ; yes             ; User SystemVerilog HDL File  ; C:/cygwin64/home/MIST32_MIST32ERS1/src/device/vga_sdram/vga_sync_timing_640x480_60hz.sv                                                                                         ;                 ;
; ../../src/device/vga_sdram/vga_sync_fifo.sv                                                                                     ; yes             ; User SystemVerilog HDL File  ; C:/cygwin64/home/MIST32_MIST32ERS1/src/device/vga_sdram/vga_sync_fifo.sv                                                                                                        ;                 ;
; ../../src/device/vga_sdram/vga_display_sdram.sv                                                                                 ; yes             ; User SystemVerilog HDL File  ; C:/cygwin64/home/MIST32_MIST32ERS1/src/device/vga_sdram/vga_display_sdram.sv                                                                                                    ;                 ;
; ../../src/device/vga_sdram/vga_command_controller.sv                                                                            ; yes             ; User SystemVerilog HDL File  ; C:/cygwin64/home/MIST32_MIST32ERS1/src/device/vga_sdram/vga_command_controller.sv                                                                                               ;                 ;
; ../../src/device/vga_sdram/vga_async_fifo_double_flipflop.sv                                                                    ; yes             ; User SystemVerilog HDL File  ; C:/cygwin64/home/MIST32_MIST32ERS1/src/device/vga_sdram/vga_async_fifo_double_flipflop.sv                                                                                       ;                 ;
; ../../src/device/vga_sdram/vga_async_fifo.sv                                                                                    ; yes             ; User SystemVerilog HDL File  ; C:/cygwin64/home/MIST32_MIST32ERS1/src/device/vga_sdram/vga_async_fifo.sv                                                                                                       ;                 ;
; ../../src/device/vga_sdram/vga_640x480_60hz_adv7123.sv                                                                          ; yes             ; User SystemVerilog HDL File  ; C:/cygwin64/home/MIST32_MIST32ERS1/src/device/vga_sdram/vga_640x480_60hz_adv7123.sv                                                                                             ;                 ;
; ../../src/memory_if/memory_if_sync_fifo.sv                                                                                      ; yes             ; User SystemVerilog HDL File  ; C:/cygwin64/home/MIST32_MIST32ERS1/src/memory_if/memory_if_sync_fifo.sv                                                                                                         ;                 ;
; ../../src/memory_if/memory_if.sv                                                                                                ; yes             ; User SystemVerilog HDL File  ; C:/cygwin64/home/MIST32_MIST32ERS1/src/memory_if/memory_if.sv                                                                                                                   ;                 ;
; ../../src/mist32_mist32e_rs0.sv                                                                                                 ; yes             ; User SystemVerilog HDL File  ; C:/cygwin64/home/MIST32_MIST32ERS1/src/mist32_mist32e_rs0.sv                                                                                                                    ;                 ;
; src/iboot_rom/iboot_rom_showahead_async_fifo_double_flipflop.sv                                                                 ; yes             ; User SystemVerilog HDL File  ; C:/cygwin64/home/MIST32_MIST32ERS1/synth/de0-cv/src/iboot_rom/iboot_rom_showahead_async_fifo_double_flipflop.sv                                                                 ;                 ;
; src/iboot_rom/iboot_rom_showahead_async_fifo.sv                                                                                 ; yes             ; User SystemVerilog HDL File  ; C:/cygwin64/home/MIST32_MIST32ERS1/synth/de0-cv/src/iboot_rom/iboot_rom_showahead_async_fifo.sv                                                                                 ;                 ;
; src/iboot_rom/iboot_rom_de0_cv.sv                                                                                               ; yes             ; User SystemVerilog HDL File  ; C:/cygwin64/home/MIST32_MIST32ERS1/synth/de0-cv/src/iboot_rom/iboot_rom_de0_cv.sv                                                                                               ;                 ;
; src/iboot_rom/iboot_rom_asmi_reader.sv                                                                                          ; yes             ; User SystemVerilog HDL File  ; C:/cygwin64/home/MIST32_MIST32ERS1/synth/de0-cv/src/iboot_rom/iboot_rom_asmi_reader.sv                                                                                          ;                 ;
; src/sdramc/sdram_sync_fifo.v                                                                                                    ; yes             ; User Verilog HDL File        ; C:/cygwin64/home/MIST32_MIST32ERS1/synth/de0-cv/src/sdramc/sdram_sync_fifo.v                                                                                                    ;                 ;
; src/sdramc/sdram_controller.v                                                                                                   ; yes             ; User Verilog HDL File        ; C:/cygwin64/home/MIST32_MIST32ERS1/synth/de0-cv/src/sdramc/sdram_controller.v                                                                                                   ;                 ;
; src/top_de0_cv.sv                                                                                                               ; yes             ; User SystemVerilog HDL File  ; C:/cygwin64/home/MIST32_MIST32ERS1/synth/de0-cv/src/top_de0_cv.sv                                                                                                               ;                 ;
; src/global_clock.sv                                                                                                             ; yes             ; User SystemVerilog HDL File  ; C:/cygwin64/home/MIST32_MIST32ERS1/synth/de0-cv/src/global_clock.sv                                                                                                             ;                 ;
; src/primitive/system_pll/system_pll.v                                                                                           ; yes             ; User Wizard-Generated File   ; C:/cygwin64/home/MIST32_MIST32ERS1/synth/de0-cv/src/primitive/system_pll/system_pll.v                                                                                           ; system_pll      ;
; src/primitive/system_pll/system_pll/system_pll_0002.v                                                                           ; yes             ; User Verilog HDL File        ; C:/cygwin64/home/MIST32_MIST32ERS1/synth/de0-cv/src/primitive/system_pll/system_pll/system_pll_0002.v                                                                           ; system_pll      ;
; src/primitive/altera_primitive_dualram_512bit_16word/altera_primitive_dualram_512bit_16word.v                                   ; yes             ; User Wizard-Generated File   ; C:/cygwin64/home/MIST32_MIST32ERS1/synth/de0-cv/src/primitive/altera_primitive_dualram_512bit_16word/altera_primitive_dualram_512bit_16word.v                                   ;                 ;
; core.h                                                                                                                          ; yes             ; Auto-Found File              ; C:/cygwin64/home/mist32e10fa/src/core/include/core.h                                                                                                                            ;                 ;
; common.h                                                                                                                        ; yes             ; Auto-Found File              ; C:/cygwin64/home/mist32e10fa/src/include/common.h                                                                                                                               ;                 ;
; processor.h                                                                                                                     ; yes             ; Auto-Found File              ; C:/cygwin64/home/mist32e10fa/src/include/processor.h                                                                                                                            ;                 ;
; sdramc_50mhz.h                                                                                                                  ; yes             ; Auto-Found File              ; C:/cygwin64/home/MIST32_MIST32ERS1/synth/de0-cv/src/sdramc/include/sdramc_50mhz.h                                                                                               ;                 ;
; altera_pll.v                                                                                                                    ; yes             ; Megafunction                 ; c:/altera_lite/15.1/quartus/libraries/megafunctions/altera_pll.v                                                                                                                ;                 ;
; a_graycounter.tdf                                                                                                               ; yes             ; Megafunction                 ; c:/altera_lite/15.1/quartus/libraries/megafunctions/a_graycounter.tdf                                                                                                           ;                 ;
; db/a_graycounter_rng.tdf                                                                                                        ; yes             ; Auto-Generated Megafunction  ; C:/cygwin64/home/MIST32_MIST32ERS1/synth/de0-cv/db/a_graycounter_rng.tdf                                                                                                        ;                 ;
; db/a_graycounter_qng.tdf                                                                                                        ; yes             ; Auto-Generated Megafunction  ; C:/cygwin64/home/MIST32_MIST32ERS1/synth/de0-cv/db/a_graycounter_qng.tdf                                                                                                        ;                 ;
; lpm_counter.tdf                                                                                                                 ; yes             ; Megafunction                 ; c:/altera_lite/15.1/quartus/libraries/megafunctions/lpm_counter.tdf                                                                                                             ;                 ;
; lpm_constant.inc                                                                                                                ; yes             ; Megafunction                 ; c:/altera_lite/15.1/quartus/libraries/megafunctions/lpm_constant.inc                                                                                                            ;                 ;
; lpm_decode.inc                                                                                                                  ; yes             ; Megafunction                 ; c:/altera_lite/15.1/quartus/libraries/megafunctions/lpm_decode.inc                                                                                                              ;                 ;
; lpm_add_sub.inc                                                                                                                 ; yes             ; Megafunction                 ; c:/altera_lite/15.1/quartus/libraries/megafunctions/lpm_add_sub.inc                                                                                                             ;                 ;
; cmpconst.inc                                                                                                                    ; yes             ; Megafunction                 ; c:/altera_lite/15.1/quartus/libraries/megafunctions/cmpconst.inc                                                                                                                ;                 ;
; lpm_compare.inc                                                                                                                 ; yes             ; Megafunction                 ; c:/altera_lite/15.1/quartus/libraries/megafunctions/lpm_compare.inc                                                                                                             ;                 ;
; lpm_counter.inc                                                                                                                 ; yes             ; Megafunction                 ; c:/altera_lite/15.1/quartus/libraries/megafunctions/lpm_counter.inc                                                                                                             ;                 ;
; dffeea.inc                                                                                                                      ; yes             ; Megafunction                 ; c:/altera_lite/15.1/quartus/libraries/megafunctions/dffeea.inc                                                                                                                  ;                 ;
; alt_counter_stratix.inc                                                                                                         ; yes             ; Megafunction                 ; c:/altera_lite/15.1/quartus/libraries/megafunctions/alt_counter_stratix.inc                                                                                                     ;                 ;
; aglobal151.inc                                                                                                                  ; yes             ; Megafunction                 ; c:/altera_lite/15.1/quartus/libraries/megafunctions/aglobal151.inc                                                                                                              ;                 ;
; db/cntr_u3k.tdf                                                                                                                 ; yes             ; Auto-Generated Megafunction  ; C:/cygwin64/home/MIST32_MIST32ERS1/synth/de0-cv/db/cntr_u3k.tdf                                                                                                                 ;                 ;
; altsyncram.tdf                                                                                                                  ; yes             ; Megafunction                 ; c:/altera_lite/15.1/quartus/libraries/megafunctions/altsyncram.tdf                                                                                                              ;                 ;
; stratix_ram_block.inc                                                                                                           ; yes             ; Megafunction                 ; c:/altera_lite/15.1/quartus/libraries/megafunctions/stratix_ram_block.inc                                                                                                       ;                 ;
; lpm_mux.inc                                                                                                                     ; yes             ; Megafunction                 ; c:/altera_lite/15.1/quartus/libraries/megafunctions/lpm_mux.inc                                                                                                                 ;                 ;
; a_rdenreg.inc                                                                                                                   ; yes             ; Megafunction                 ; c:/altera_lite/15.1/quartus/libraries/megafunctions/a_rdenreg.inc                                                                                                               ;                 ;
; altrom.inc                                                                                                                      ; yes             ; Megafunction                 ; c:/altera_lite/15.1/quartus/libraries/megafunctions/altrom.inc                                                                                                                  ;                 ;
; altram.inc                                                                                                                      ; yes             ; Megafunction                 ; c:/altera_lite/15.1/quartus/libraries/megafunctions/altram.inc                                                                                                                  ;                 ;
; altdpram.inc                                                                                                                    ; yes             ; Megafunction                 ; c:/altera_lite/15.1/quartus/libraries/megafunctions/altdpram.inc                                                                                                                ;                 ;
; db/altsyncram_ji02.tdf                                                                                                          ; yes             ; Auto-Generated Megafunction  ; C:/cygwin64/home/MIST32_MIST32ERS1/synth/de0-cv/db/altsyncram_ji02.tdf                                                                                                          ;                 ;
; scfifo.tdf                                                                                                                      ; yes             ; Megafunction                 ; c:/altera_lite/15.1/quartus/libraries/megafunctions/scfifo.tdf                                                                                                                  ;                 ;
; a_regfifo.inc                                                                                                                   ; yes             ; Megafunction                 ; c:/altera_lite/15.1/quartus/libraries/megafunctions/a_regfifo.inc                                                                                                               ;                 ;
; a_dpfifo.inc                                                                                                                    ; yes             ; Megafunction                 ; c:/altera_lite/15.1/quartus/libraries/megafunctions/a_dpfifo.inc                                                                                                                ;                 ;
; a_i2fifo.inc                                                                                                                    ; yes             ; Megafunction                 ; c:/altera_lite/15.1/quartus/libraries/megafunctions/a_i2fifo.inc                                                                                                                ;                 ;
; a_fffifo.inc                                                                                                                    ; yes             ; Megafunction                 ; c:/altera_lite/15.1/quartus/libraries/megafunctions/a_fffifo.inc                                                                                                                ;                 ;
; a_f2fifo.inc                                                                                                                    ; yes             ; Megafunction                 ; c:/altera_lite/15.1/quartus/libraries/megafunctions/a_f2fifo.inc                                                                                                                ;                 ;
; db/scfifo_2ia1.tdf                                                                                                              ; yes             ; Auto-Generated Megafunction  ; C:/cygwin64/home/MIST32_MIST32ERS1/synth/de0-cv/db/scfifo_2ia1.tdf                                                                                                              ;                 ;
; db/a_dpfifo_l9a1.tdf                                                                                                            ; yes             ; Auto-Generated Megafunction  ; C:/cygwin64/home/MIST32_MIST32ERS1/synth/de0-cv/db/a_dpfifo_l9a1.tdf                                                                                                            ;                 ;
; db/altsyncram_hhn1.tdf                                                                                                          ; yes             ; Auto-Generated Megafunction  ; C:/cygwin64/home/MIST32_MIST32ERS1/synth/de0-cv/db/altsyncram_hhn1.tdf                                                                                                          ;                 ;
; db/cmpr_4l8.tdf                                                                                                                 ; yes             ; Auto-Generated Megafunction  ; C:/cygwin64/home/MIST32_MIST32ERS1/synth/de0-cv/db/cmpr_4l8.tdf                                                                                                                 ;                 ;
; db/cntr_hgb.tdf                                                                                                                 ; yes             ; Auto-Generated Megafunction  ; C:/cygwin64/home/MIST32_MIST32ERS1/synth/de0-cv/db/cntr_hgb.tdf                                                                                                                 ;                 ;
; db/cntr_ug7.tdf                                                                                                                 ; yes             ; Auto-Generated Megafunction  ; C:/cygwin64/home/MIST32_MIST32ERS1/synth/de0-cv/db/cntr_ug7.tdf                                                                                                                 ;                 ;
; db/cntr_igb.tdf                                                                                                                 ; yes             ; Auto-Generated Megafunction  ; C:/cygwin64/home/MIST32_MIST32ERS1/synth/de0-cv/db/cntr_igb.tdf                                                                                                                 ;                 ;
; db/altsyncram_2qm1.tdf                                                                                                          ; yes             ; Auto-Generated Megafunction  ; C:/cygwin64/home/MIST32_MIST32ERS1/synth/de0-cv/db/altsyncram_2qm1.tdf                                                                                                          ;                 ;
; db/decode_8la.tdf                                                                                                               ; yes             ; Auto-Generated Megafunction  ; C:/cygwin64/home/MIST32_MIST32ERS1/synth/de0-cv/db/decode_8la.tdf                                                                                                               ;                 ;
; db/decode_11a.tdf                                                                                                               ; yes             ; Auto-Generated Megafunction  ; C:/cygwin64/home/MIST32_MIST32ERS1/synth/de0-cv/db/decode_11a.tdf                                                                                                               ;                 ;
; db/mux_ahb.tdf                                                                                                                  ; yes             ; Auto-Generated Megafunction  ; C:/cygwin64/home/MIST32_MIST32ERS1/synth/de0-cv/db/mux_ahb.tdf                                                                                                                  ;                 ;
; db/altsyncram_b2k1.tdf                                                                                                          ; yes             ; Auto-Generated Megafunction  ; C:/cygwin64/home/MIST32_MIST32ERS1/synth/de0-cv/db/altsyncram_b2k1.tdf                                                                                                          ;                 ;
; db/altsyncram_p2k1.tdf                                                                                                          ; yes             ; Auto-Generated Megafunction  ; C:/cygwin64/home/MIST32_MIST32ERS1/synth/de0-cv/db/altsyncram_p2k1.tdf                                                                                                          ;                 ;
; db/altsyncram_q2k1.tdf                                                                                                          ; yes             ; Auto-Generated Megafunction  ; C:/cygwin64/home/MIST32_MIST32ERS1/synth/de0-cv/db/altsyncram_q2k1.tdf                                                                                                          ;                 ;
; db/altsyncram_lvj1.tdf                                                                                                          ; yes             ; Auto-Generated Megafunction  ; C:/cygwin64/home/MIST32_MIST32ERS1/synth/de0-cv/db/altsyncram_lvj1.tdf                                                                                                          ;                 ;
; db/altsyncram_v2k1.tdf                                                                                                          ; yes             ; Auto-Generated Megafunction  ; C:/cygwin64/home/MIST32_MIST32ERS1/synth/de0-cv/db/altsyncram_v2k1.tdf                                                                                                          ;                 ;
; db/altsyncram_mvj1.tdf                                                                                                          ; yes             ; Auto-Generated Megafunction  ; C:/cygwin64/home/MIST32_MIST32ERS1/synth/de0-cv/db/altsyncram_mvj1.tdf                                                                                                          ;                 ;
; db/altsyncram_jvj1.tdf                                                                                                          ; yes             ; Auto-Generated Megafunction  ; C:/cygwin64/home/MIST32_MIST32ERS1/synth/de0-cv/db/altsyncram_jvj1.tdf                                                                                                          ;                 ;
; db/altsyncram_6ji1.tdf                                                                                                          ; yes             ; Auto-Generated Megafunction  ; C:/cygwin64/home/MIST32_MIST32ERS1/synth/de0-cv/db/altsyncram_6ji1.tdf                                                                                                          ;                 ;
+---------------------------------------------------------------------------------------------------------------------------------+-----------------+------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+


+--------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                  ;
+---------------------------------------------+----------------+
; Resource                                    ; Usage          ;
+---------------------------------------------+----------------+
; Estimate of Logic utilization (ALMs needed) ; 13226          ;
;                                             ;                ;
; Combinational ALUT usage for logic          ; 14902          ;
;     -- 7 input functions                    ; 1652           ;
;     -- 6 input functions                    ; 6342           ;
;     -- 5 input functions                    ; 2168           ;
;     -- 4 input functions                    ; 1545           ;
;     -- <=3 input functions                  ; 3195           ;
;                                             ;                ;
; Dedicated logic registers                   ; 14913          ;
;                                             ;                ;
; I/O pins                                    ; 167            ;
; Total MLAB memory bits                      ; 0              ;
; Total block memory bits                     ; 2170744        ;
;                                             ;                ;
; Total DSP Blocks                            ; 3              ;
;                                             ;                ;
; Total PLLs                                  ; 3              ;
;     -- PLLs                                 ; 3              ;
;                                             ;                ;
; Maximum fan-out node                        ; CLOCK_50~input ;
; Maximum fan-out                             ; 19293          ;
; Total fan-out                               ; 186151         ;
; Average fan-out                             ; 5.34           ;
+---------------------------------------------+----------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
+-----------------------------------------------------------------------------------------+-------------------+--------------+-------------------+------------+------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
; Compilation Hierarchy Node                                                              ; LC Combinationals ; LC Registers ; Block Memory Bits ; DSP Blocks ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                                                                                                                                        ; Library Name    ;
+-----------------------------------------------------------------------------------------+-------------------+--------------+-------------------+------------+------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
; |top_de0_cv                                                                             ; 14902 (9)         ; 14913 (0)    ; 2170744           ; 3          ; 167  ; 0            ; |top_de0_cv                                                                                                                                                                                                                                                                                                ; work            ;
;    |altera_primitive_ram_64bit_32768word:MAIN_RAM|                                      ; 72 (0)            ; 4 (0)        ; 2097152           ; 0          ; 0    ; 0            ; |top_de0_cv|altera_primitive_ram_64bit_32768word:MAIN_RAM                                                                                                                                                                                                                                                  ; work            ;
;       |altsyncram:altsyncram_component|                                                 ; 72 (0)            ; 4 (0)        ; 2097152           ; 0          ; 0    ; 0            ; |top_de0_cv|altera_primitive_ram_64bit_32768word:MAIN_RAM|altsyncram:altsyncram_component                                                                                                                                                                                                                  ; work            ;
;          |altsyncram_2qm1:auto_generated|                                               ; 72 (0)            ; 4 (4)        ; 2097152           ; 0          ; 0    ; 0            ; |top_de0_cv|altera_primitive_ram_64bit_32768word:MAIN_RAM|altsyncram:altsyncram_component|altsyncram_2qm1:auto_generated                                                                                                                                                                                   ; work            ;
;             |decode_11a:rden_decode|                                                    ; 3 (3)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |top_de0_cv|altera_primitive_ram_64bit_32768word:MAIN_RAM|altsyncram:altsyncram_component|altsyncram_2qm1:auto_generated|decode_11a:rden_decode                                                                                                                                                            ; work            ;
;             |decode_8la:decode3|                                                        ; 5 (5)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |top_de0_cv|altera_primitive_ram_64bit_32768word:MAIN_RAM|altsyncram:altsyncram_component|altsyncram_2qm1:auto_generated|decode_8la:decode3                                                                                                                                                                ; work            ;
;             |mux_ahb:mux2|                                                              ; 64 (64)           ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |top_de0_cv|altera_primitive_ram_64bit_32768word:MAIN_RAM|altsyncram:altsyncram_component|altsyncram_2qm1:auto_generated|mux_ahb:mux2                                                                                                                                                                      ; work            ;
;    |dev_interconnect:DEV_INTERCONNECT|                                                  ; 160 (148)         ; 113 (102)    ; 0                 ; 0          ; 0    ; 0            ; |top_de0_cv|dev_interconnect:DEV_INTERCONNECT                                                                                                                                                                                                                                                              ; work            ;
;       |dev_interconnect_irq:IRQ_CONTROL|                                                ; 12 (12)           ; 11 (11)      ; 0                 ; 0          ; 0    ; 0            ; |top_de0_cv|dev_interconnect:DEV_INTERCONNECT|dev_interconnect_irq:IRQ_CONTROL                                                                                                                                                                                                                             ; work            ;
;    |global_clock:GLOBAL_CLOCK|                                                          ; 0 (0)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |top_de0_cv|global_clock:GLOBAL_CLOCK                                                                                                                                                                                                                                                                      ; work            ;
;       |system_pll:VGA_PLL|                                                              ; 0 (0)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |top_de0_cv|global_clock:GLOBAL_CLOCK|system_pll:VGA_PLL                                                                                                                                                                                                                                                   ; system_pll      ;
;          |system_pll_0002:system_pll_inst|                                              ; 0 (0)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |top_de0_cv|global_clock:GLOBAL_CLOCK|system_pll:VGA_PLL|system_pll_0002:system_pll_inst                                                                                                                                                                                                                   ; system_pll      ;
;             |altera_pll:altera_pll_i|                                                   ; 0 (0)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |top_de0_cv|global_clock:GLOBAL_CLOCK|system_pll:VGA_PLL|system_pll_0002:system_pll_inst|altera_pll:altera_pll_i                                                                                                                                                                                           ; work            ;
;    |iboot_rom_de0_cv:IBOOT_ROM|                                                         ; 274 (64)          ; 459 (84)     ; 0                 ; 0          ; 0    ; 0            ; |top_de0_cv|iboot_rom_de0_cv:IBOOT_ROM                                                                                                                                                                                                                                                                     ; work            ;
;       |iboot_rom_asmi_reader:FLASH_CONTROLLOR|                                          ; 210 (6)           ; 375 (3)      ; 0                 ; 0          ; 0    ; 0            ; |top_de0_cv|iboot_rom_de0_cv:IBOOT_ROM|iboot_rom_asmi_reader:FLASH_CONTROLLOR                                                                                                                                                                                                                              ; work            ;
;          |altera_asmi_rom:ASMI|                                                         ; 70 (0)            ; 76 (0)       ; 0                 ; 0          ; 0    ; 0            ; |top_de0_cv|iboot_rom_de0_cv:IBOOT_ROM|iboot_rom_asmi_reader:FLASH_CONTROLLOR|altera_asmi_rom:ASMI                                                                                                                                                                                                         ; altera_asmi_rom ;
;             |altera_asmi_rom_asmi_parallel_0:asmi_parallel_0|                           ; 70 (60)           ; 76 (66)      ; 0                 ; 0          ; 0    ; 0            ; |top_de0_cv|iboot_rom_de0_cv:IBOOT_ROM|iboot_rom_asmi_reader:FLASH_CONTROLLOR|altera_asmi_rom:ASMI|altera_asmi_rom_asmi_parallel_0:asmi_parallel_0                                                                                                                                                         ; altera_asmi_rom ;
;                |a_graycounter:addbyte_cntr|                                             ; 3 (0)             ; 3 (0)        ; 0                 ; 0          ; 0    ; 0            ; |top_de0_cv|iboot_rom_de0_cv:IBOOT_ROM|iboot_rom_asmi_reader:FLASH_CONTROLLOR|altera_asmi_rom:ASMI|altera_asmi_rom_asmi_parallel_0:asmi_parallel_0|a_graycounter:addbyte_cntr                                                                                                                              ; work            ;
;                   |a_graycounter_rng:auto_generated|                                    ; 3 (3)             ; 3 (3)        ; 0                 ; 0          ; 0    ; 0            ; |top_de0_cv|iboot_rom_de0_cv:IBOOT_ROM|iboot_rom_asmi_reader:FLASH_CONTROLLOR|altera_asmi_rom:ASMI|altera_asmi_rom_asmi_parallel_0:asmi_parallel_0|a_graycounter:addbyte_cntr|a_graycounter_rng:auto_generated                                                                                             ; work            ;
;                |a_graycounter:gen_cntr|                                                 ; 4 (0)             ; 4 (0)        ; 0                 ; 0          ; 0    ; 0            ; |top_de0_cv|iboot_rom_de0_cv:IBOOT_ROM|iboot_rom_asmi_reader:FLASH_CONTROLLOR|altera_asmi_rom:ASMI|altera_asmi_rom_asmi_parallel_0:asmi_parallel_0|a_graycounter:gen_cntr                                                                                                                                  ; work            ;
;                   |a_graycounter_rng:auto_generated|                                    ; 4 (4)             ; 4 (4)        ; 0                 ; 0          ; 0    ; 0            ; |top_de0_cv|iboot_rom_de0_cv:IBOOT_ROM|iboot_rom_asmi_reader:FLASH_CONTROLLOR|altera_asmi_rom:ASMI|altera_asmi_rom_asmi_parallel_0:asmi_parallel_0|a_graycounter:gen_cntr|a_graycounter_rng:auto_generated                                                                                                 ; work            ;
;                |a_graycounter:stage_cntr|                                               ; 3 (0)             ; 3 (0)        ; 0                 ; 0          ; 0    ; 0            ; |top_de0_cv|iboot_rom_de0_cv:IBOOT_ROM|iboot_rom_asmi_reader:FLASH_CONTROLLOR|altera_asmi_rom:ASMI|altera_asmi_rom_asmi_parallel_0:asmi_parallel_0|a_graycounter:stage_cntr                                                                                                                                ; work            ;
;                   |a_graycounter_qng:auto_generated|                                    ; 3 (3)             ; 3 (3)        ; 0                 ; 0          ; 0    ; 0            ; |top_de0_cv|iboot_rom_de0_cv:IBOOT_ROM|iboot_rom_asmi_reader:FLASH_CONTROLLOR|altera_asmi_rom:ASMI|altera_asmi_rom_asmi_parallel_0:asmi_parallel_0|a_graycounter:stage_cntr|a_graycounter_qng:auto_generated                                                                                               ; work            ;
;          |iboot_rom_showahead_async_fifo:OUTPUT_QUEUE|                                  ; 53 (53)           ; 88 (72)      ; 0                 ; 0          ; 0    ; 0            ; |top_de0_cv|iboot_rom_de0_cv:IBOOT_ROM|iboot_rom_asmi_reader:FLASH_CONTROLLOR|iboot_rom_showahead_async_fifo:OUTPUT_QUEUE                                                                                                                                                                                  ; work            ;
;             |iboot_rom_showahead_async_fifo_double_flipflop:D_FIFO_READ|                ; 0 (0)             ; 8 (8)        ; 0                 ; 0          ; 0    ; 0            ; |top_de0_cv|iboot_rom_de0_cv:IBOOT_ROM|iboot_rom_asmi_reader:FLASH_CONTROLLOR|iboot_rom_showahead_async_fifo:OUTPUT_QUEUE|iboot_rom_showahead_async_fifo_double_flipflop:D_FIFO_READ                                                                                                                       ; work            ;
;             |iboot_rom_showahead_async_fifo_double_flipflop:D_FIFO_WRITE|               ; 0 (0)             ; 8 (8)        ; 0                 ; 0          ; 0    ; 0            ; |top_de0_cv|iboot_rom_de0_cv:IBOOT_ROM|iboot_rom_asmi_reader:FLASH_CONTROLLOR|iboot_rom_showahead_async_fifo:OUTPUT_QUEUE|iboot_rom_showahead_async_fifo_double_flipflop:D_FIFO_WRITE                                                                                                                      ; work            ;
;          |iboot_rom_showahead_async_fifo:REQUEST_QUEUE|                                 ; 81 (81)           ; 208 (192)    ; 0                 ; 0          ; 0    ; 0            ; |top_de0_cv|iboot_rom_de0_cv:IBOOT_ROM|iboot_rom_asmi_reader:FLASH_CONTROLLOR|iboot_rom_showahead_async_fifo:REQUEST_QUEUE                                                                                                                                                                                 ; work            ;
;             |iboot_rom_showahead_async_fifo_double_flipflop:D_FIFO_READ|                ; 0 (0)             ; 8 (8)        ; 0                 ; 0          ; 0    ; 0            ; |top_de0_cv|iboot_rom_de0_cv:IBOOT_ROM|iboot_rom_asmi_reader:FLASH_CONTROLLOR|iboot_rom_showahead_async_fifo:REQUEST_QUEUE|iboot_rom_showahead_async_fifo_double_flipflop:D_FIFO_READ                                                                                                                      ; work            ;
;             |iboot_rom_showahead_async_fifo_double_flipflop:D_FIFO_WRITE|               ; 0 (0)             ; 8 (8)        ; 0                 ; 0          ; 0    ; 0            ; |top_de0_cv|iboot_rom_de0_cv:IBOOT_ROM|iboot_rom_asmi_reader:FLASH_CONTROLLOR|iboot_rom_showahead_async_fifo:REQUEST_QUEUE|iboot_rom_showahead_async_fifo_double_flipflop:D_FIFO_WRITE                                                                                                                     ; work            ;
;    |keyboard:DEVICE_KEYBOARD|                                                           ; 77 (25)           ; 76 (11)      ; 256               ; 0          ; 0    ; 0            ; |top_de0_cv|keyboard:DEVICE_KEYBOARD                                                                                                                                                                                                                                                                       ; work            ;
;       |keyboard_ps2_receiver:PS2_IF_KEYBOARD|                                           ; 23 (16)           ; 25 (13)      ; 0                 ; 0          ; 0    ; 0            ; |top_de0_cv|keyboard:DEVICE_KEYBOARD|keyboard_ps2_receiver:PS2_IF_KEYBOARD                                                                                                                                                                                                                                 ; work            ;
;          |keyboard_chatta_can_50mhz_25us:PS2_CHATTA_CAN|                                ; 7 (7)             ; 8 (8)        ; 0                 ; 0          ; 0    ; 0            ; |top_de0_cv|keyboard:DEVICE_KEYBOARD|keyboard_ps2_receiver:PS2_IF_KEYBOARD|keyboard_chatta_can_50mhz_25us:PS2_CHATTA_CAN                                                                                                                                                                                   ; work            ;
;          |keyboard_synchronizer:PS2_SYNCHRONIZER|                                       ; 0 (0)             ; 4 (4)        ; 0                 ; 0          ; 0    ; 0            ; |top_de0_cv|keyboard:DEVICE_KEYBOARD|keyboard_ps2_receiver:PS2_IF_KEYBOARD|keyboard_synchronizer:PS2_SYNCHRONIZER                                                                                                                                                                                          ; work            ;
;       |keyboard_sync_fifo:KEYBOARD_DATA_FIFO|                                           ; 29 (29)           ; 40 (40)      ; 256               ; 0          ; 0    ; 0            ; |top_de0_cv|keyboard:DEVICE_KEYBOARD|keyboard_sync_fifo:KEYBOARD_DATA_FIFO                                                                                                                                                                                                                                 ; work            ;
;          |altsyncram:b_memory_rtl_0|                                                    ; 0 (0)             ; 0 (0)        ; 256               ; 0          ; 0    ; 0            ; |top_de0_cv|keyboard:DEVICE_KEYBOARD|keyboard_sync_fifo:KEYBOARD_DATA_FIFO|altsyncram:b_memory_rtl_0                                                                                                                                                                                                       ; work            ;
;             |altsyncram_jvj1:auto_generated|                                            ; 0 (0)             ; 0 (0)        ; 256               ; 0          ; 0    ; 0            ; |top_de0_cv|keyboard:DEVICE_KEYBOARD|keyboard_sync_fifo:KEYBOARD_DATA_FIFO|altsyncram:b_memory_rtl_0|altsyncram_jvj1:auto_generated                                                                                                                                                                        ; work            ;
;    |memory_if:MEMIF|                                                                    ; 178 (14)          ; 272 (2)      ; 1448              ; 0          ; 0    ; 0            ; |top_de0_cv|memory_if:MEMIF                                                                                                                                                                                                                                                                                ; work            ;
;       |memory_if_sync_fifo:GET_FIFO|                                                    ; 87 (87)           ; 148 (148)    ; 1024              ; 0          ; 0    ; 0            ; |top_de0_cv|memory_if:MEMIF|memory_if_sync_fifo:GET_FIFO                                                                                                                                                                                                                                                   ; work            ;
;          |altsyncram:b_memory_rtl_0|                                                    ; 0 (0)             ; 0 (0)        ; 1024              ; 0          ; 0    ; 0            ; |top_de0_cv|memory_if:MEMIF|memory_if_sync_fifo:GET_FIFO|altsyncram:b_memory_rtl_0                                                                                                                                                                                                                         ; work            ;
;             |altsyncram_q2k1:auto_generated|                                            ; 0 (0)             ; 0 (0)        ; 1024              ; 0          ; 0    ; 0            ; |top_de0_cv|memory_if:MEMIF|memory_if_sync_fifo:GET_FIFO|altsyncram:b_memory_rtl_0|altsyncram_q2k1:auto_generated                                                                                                                                                                                          ; work            ;
;       |memory_if_sync_fifo:REQ_FIFO|                                                    ; 77 (77)           ; 122 (122)    ; 424               ; 0          ; 0    ; 0            ; |top_de0_cv|memory_if:MEMIF|memory_if_sync_fifo:REQ_FIFO                                                                                                                                                                                                                                                   ; work            ;
;          |altsyncram:b_memory_rtl_0|                                                    ; 0 (0)             ; 0 (0)        ; 424               ; 0          ; 0    ; 0            ; |top_de0_cv|memory_if:MEMIF|memory_if_sync_fifo:REQ_FIFO|altsyncram:b_memory_rtl_0                                                                                                                                                                                                                         ; work            ;
;             |altsyncram_lvj1:auto_generated|                                            ; 0 (0)             ; 0 (0)        ; 424               ; 0          ; 0    ; 0            ; |top_de0_cv|memory_if:MEMIF|memory_if_sync_fifo:REQ_FIFO|altsyncram:b_memory_rtl_0|altsyncram_lvj1:auto_generated                                                                                                                                                                                          ; work            ;
;    |mist32_mist32e_rs0:TARGET|                                                          ; 10570 (68)        ; 7141 (0)     ; 68608             ; 3          ; 0    ; 0            ; |top_de0_cv|mist32_mist32e_rs0:TARGET                                                                                                                                                                                                                                                                      ; work            ;
;       |mist32e10fa:MIST32E10FA|                                                         ; 10502 (0)         ; 7141 (0)     ; 68608             ; 3          ; 0    ; 0            ; |top_de0_cv|mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA                                                                                                                                                                                                                                              ; work            ;
;          |core:CORE|                                                                    ; 10366 (0)         ; 6910 (0)     ; 68608             ; 3          ; 0    ; 0            ; |top_de0_cv|mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE                                                                                                                                                                                                                                    ; work            ;
;             |core_pipeline:CORE_PIPELINE|                                               ; 10366 (0)         ; 6910 (0)     ; 68608             ; 3          ; 0    ; 0            ; |top_de0_cv|mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE                                                                                                                                                                                                        ; work            ;
;                |allocate:ALLOCATE|                                                      ; 552 (480)         ; 619 (142)    ; 2048              ; 0          ; 0    ; 0            ; |top_de0_cv|mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|allocate:ALLOCATE                                                                                                                                                                                      ; work            ;
;                   |allocate_frcr_timer:FRCR|                                            ; 64 (64)           ; 64 (64)      ; 0                 ; 0          ; 0    ; 0            ; |top_de0_cv|mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|allocate:ALLOCATE|allocate_frcr_timer:FRCR                                                                                                                                                             ; work            ;
;                   |allocate_general_register:GRF|                                       ; 7 (7)             ; 152 (152)    ; 2048              ; 0          ; 0    ; 0            ; |top_de0_cv|mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|allocate:ALLOCATE|allocate_general_register:GRF                                                                                                                                                        ; work            ;
;                      |altsyncram:b_ram0_rtl_0|                                          ; 0 (0)             ; 0 (0)        ; 1024              ; 0          ; 0    ; 0            ; |top_de0_cv|mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|allocate:ALLOCATE|allocate_general_register:GRF|altsyncram:b_ram0_rtl_0                                                                                                                                ; work            ;
;                         |altsyncram_6ji1:auto_generated|                                ; 0 (0)             ; 0 (0)        ; 1024              ; 0          ; 0    ; 0            ; |top_de0_cv|mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|allocate:ALLOCATE|allocate_general_register:GRF|altsyncram:b_ram0_rtl_0|altsyncram_6ji1:auto_generated                                                                                                 ; work            ;
;                      |altsyncram:b_ram1_rtl_0|                                          ; 0 (0)             ; 0 (0)        ; 1024              ; 0          ; 0    ; 0            ; |top_de0_cv|mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|allocate:ALLOCATE|allocate_general_register:GRF|altsyncram:b_ram1_rtl_0                                                                                                                                ; work            ;
;                         |altsyncram_6ji1:auto_generated|                                ; 0 (0)             ; 0 (0)        ; 1024              ; 0          ; 0    ; 0            ; |top_de0_cv|mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|allocate:ALLOCATE|allocate_general_register:GRF|altsyncram:b_ram1_rtl_0|altsyncram_6ji1:auto_generated                                                                                                 ; work            ;
;                   |allocate_system_register:FRCHR|                                      ; 0 (0)             ; 32 (32)      ; 0                 ; 0          ; 0    ; 0            ; |top_de0_cv|mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|allocate:ALLOCATE|allocate_system_register:FRCHR                                                                                                                                                       ; work            ;
;                   |allocate_system_register:FRCLR|                                      ; 0 (0)             ; 32 (32)      ; 0                 ; 0          ; 0    ; 0            ; |top_de0_cv|mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|allocate:ALLOCATE|allocate_system_register:FRCLR                                                                                                                                                       ; work            ;
;                   |allocate_system_register:IDTR|                                       ; 0 (0)             ; 32 (32)      ; 0                 ; 0          ; 0    ; 0            ; |top_de0_cv|mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|allocate:ALLOCATE|allocate_system_register:IDTR                                                                                                                                                        ; work            ;
;                   |allocate_system_register:PCR|                                        ; 0 (0)             ; 32 (32)      ; 0                 ; 0          ; 0    ; 0            ; |top_de0_cv|mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|allocate:ALLOCATE|allocate_system_register:PCR                                                                                                                                                         ; work            ;
;                   |allocate_system_register:PFLAGR|                                     ; 0 (0)             ; 5 (5)        ; 0                 ; 0          ; 0    ; 0            ; |top_de0_cv|mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|allocate:ALLOCATE|allocate_system_register:PFLAGR                                                                                                                                                      ; work            ;
;                   |allocate_system_register:PPCR|                                       ; 0 (0)             ; 32 (32)      ; 0                 ; 0          ; 0    ; 0            ; |top_de0_cv|mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|allocate:ALLOCATE|allocate_system_register:PPCR                                                                                                                                                        ; work            ;
;                   |allocate_system_register:PPSR|                                       ; 0 (0)             ; 32 (32)      ; 0                 ; 0          ; 0    ; 0            ; |top_de0_cv|mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|allocate:ALLOCATE|allocate_system_register:PPSR                                                                                                                                                        ; work            ;
;                   |allocate_system_register:PSR|                                        ; 1 (1)             ; 32 (32)      ; 0                 ; 0          ; 0    ; 0            ; |top_de0_cv|mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|allocate:ALLOCATE|allocate_system_register:PSR                                                                                                                                                         ; work            ;
;                   |allocate_system_register:SPR|                                        ; 0 (0)             ; 32 (32)      ; 0                 ; 0          ; 0    ; 0            ; |top_de0_cv|mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|allocate:ALLOCATE|allocate_system_register:SPR                                                                                                                                                         ; work            ;
;                |decode:DECODE|                                                          ; 400 (96)          ; 107 (107)    ; 0                 ; 0          ; 0    ; 0            ; |top_de0_cv|mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|decode:DECODE                                                                                                                                                                                          ; work            ;
;                   |decode_function:DECODE_FUNCTION|                                     ; 304 (304)         ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |top_de0_cv|mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|decode:DECODE|decode_function:DECODE_FUNCTION                                                                                                                                                          ; work            ;
;                |execute:EXECUTE|                                                        ; 2110 (424)        ; 424 (174)    ; 0                 ; 3          ; 0    ; 0            ; |top_de0_cv|mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE                                                                                                                                                                                        ; work            ;
;                   |execute_adder:EXE_ADDER|                                             ; 186 (186)         ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |top_de0_cv|mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|execute_adder:EXE_ADDER                                                                                                                                                                ; work            ;
;                   |execute_adder_calc:LDST_CALC_ADDR|                                   ; 288 (288)         ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |top_de0_cv|mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|execute_adder_calc:LDST_CALC_ADDR                                                                                                                                                      ; work            ;
;                   |execute_branch:EXE_BRANCH|                                           ; 9 (9)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |top_de0_cv|mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|execute_branch:EXE_BRANCH                                                                                                                                                              ; work            ;
;                   |execute_flag_register:REG_FLAG|                                      ; 94 (94)           ; 5 (5)        ; 0                 ; 0          ; 0    ; 0            ; |top_de0_cv|mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|execute_flag_register:REG_FLAG                                                                                                                                                         ; work            ;
;                   |execute_forwarding:FORWARDING_RS0|                                   ; 160 (160)         ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |top_de0_cv|mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|execute_forwarding:FORWARDING_RS0                                                                                                                                                      ; work            ;
;                   |execute_forwarding:FORWARDING_RS1|                                   ; 155 (155)         ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |top_de0_cv|mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|execute_forwarding:FORWARDING_RS1                                                                                                                                                      ; work            ;
;                   |execute_forwarding_register:FORWARDING_REGISTER|                     ; 35 (35)           ; 136 (136)    ; 0                 ; 0          ; 0    ; 0            ; |top_de0_cv|mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|execute_forwarding_register:FORWARDING_REGISTER                                                                                                                                        ; work            ;
;                   |execute_jump:STAGE_JUMP|                                             ; 42 (42)           ; 37 (37)      ; 0                 ; 0          ; 0    ; 0            ; |top_de0_cv|mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|execute_jump:STAGE_JUMP                                                                                                                                                                ; work            ;
;                   |execute_load_store:STAGE_LDST|                                       ; 132 (132)         ; 72 (72)      ; 0                 ; 0          ; 0    ; 0            ; |top_de0_cv|mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|execute_load_store:STAGE_LDST                                                                                                                                                          ; work            ;
;                   |execute_logic:EXE_LOGIC|                                             ; 281 (281)         ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |top_de0_cv|mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|execute_logic:EXE_LOGIC                                                                                                                                                                ; work            ;
;                   |execute_logic_decode:EXE_LOGIC_DECODER|                              ; 5 (5)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |top_de0_cv|mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|execute_logic_decode:EXE_LOGIC_DECODER                                                                                                                                                 ; work            ;
;                   |execute_mul:EXE_MUL|                                                 ; 80 (80)           ; 0 (0)        ; 0                 ; 3          ; 0    ; 0            ; |top_de0_cv|mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|execute_mul:EXE_MUL                                                                                                                                                                    ; work            ;
;                   |execute_shift:EXE_SHIFT|                                             ; 215 (215)         ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |top_de0_cv|mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|execute_shift:EXE_SHIFT                                                                                                                                                                ; work            ;
;                   |execute_shift_decode:EXE_SHIFT_DECODER|                              ; 3 (3)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |top_de0_cv|mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|execute_shift_decode:EXE_SHIFT_DECODER                                                                                                                                                 ; work            ;
;                   |execute_sys_reg:EXE_SYS_REG|                                         ; 1 (1)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |top_de0_cv|mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|execute_sys_reg:EXE_SYS_REG                                                                                                                                                            ; work            ;
;                |fetch:FETCH|                                                            ; 1536 (627)        ; 1195 (127)   ; 0                 ; 0          ; 0    ; 0            ; |top_de0_cv|mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|fetch:FETCH                                                                                                                                                                                            ; work            ;
;                   |fetch_branch_predictor:BRANCH_PREDICTOR|                             ; 841 (1)           ; 1042 (34)    ; 0                 ; 0          ; 0    ; 0            ; |top_de0_cv|mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|fetch:FETCH|fetch_branch_predictor:BRANCH_PREDICTOR                                                                                                                                                    ; work            ;
;                      |fetch_branch_cache:BRANCH_CACHE|                                  ; 840 (840)         ; 1008 (1008)  ; 0                 ; 0          ; 0    ; 0            ; |top_de0_cv|mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|fetch:FETCH|fetch_branch_predictor:BRANCH_PREDICTOR|fetch_branch_cache:BRANCH_CACHE                                                                                                                    ; work            ;
;                   |mist32e10fa_arbiter_matching_queue:INST_MATCHING_QUEUE|              ; 68 (68)           ; 26 (26)      ; 0                 ; 0          ; 0    ; 0            ; |top_de0_cv|mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|fetch:FETCH|mist32e10fa_arbiter_matching_queue:INST_MATCHING_QUEUE                                                                                                                                     ; work            ;
;                |instruction_buffer:LOOPBUFFER|                                          ; 41 (2)            ; 27 (0)       ; 2048              ; 0          ; 0    ; 0            ; |top_de0_cv|mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|instruction_buffer:LOOPBUFFER                                                                                                                                                                          ; work            ;
;                   |altera_primitive_sync_fifo_showahead_97in_97out_32depth:INST_BUFFER| ; 39 (0)            ; 27 (0)       ; 2048              ; 0          ; 0    ; 0            ; |top_de0_cv|mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|instruction_buffer:LOOPBUFFER|altera_primitive_sync_fifo_showahead_97in_97out_32depth:INST_BUFFER                                                                                                      ; work            ;
;                      |scfifo:scfifo_component|                                          ; 39 (0)            ; 27 (0)       ; 2048              ; 0          ; 0    ; 0            ; |top_de0_cv|mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|instruction_buffer:LOOPBUFFER|altera_primitive_sync_fifo_showahead_97in_97out_32depth:INST_BUFFER|scfifo:scfifo_component                                                                              ; work            ;
;                         |scfifo_2ia1:auto_generated|                                    ; 39 (0)            ; 27 (0)       ; 2048              ; 0          ; 0    ; 0            ; |top_de0_cv|mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|instruction_buffer:LOOPBUFFER|altera_primitive_sync_fifo_showahead_97in_97out_32depth:INST_BUFFER|scfifo:scfifo_component|scfifo_2ia1:auto_generated                                                   ; work            ;
;                            |a_dpfifo_l9a1:dpfifo|                                       ; 39 (22)           ; 27 (13)      ; 2048              ; 0          ; 0    ; 0            ; |top_de0_cv|mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|instruction_buffer:LOOPBUFFER|altera_primitive_sync_fifo_showahead_97in_97out_32depth:INST_BUFFER|scfifo:scfifo_component|scfifo_2ia1:auto_generated|a_dpfifo_l9a1:dpfifo                              ; work            ;
;                               |altsyncram_hhn1:FIFOram|                                 ; 0 (0)             ; 0 (0)        ; 2048              ; 0          ; 0    ; 0            ; |top_de0_cv|mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|instruction_buffer:LOOPBUFFER|altera_primitive_sync_fifo_showahead_97in_97out_32depth:INST_BUFFER|scfifo:scfifo_component|scfifo_2ia1:auto_generated|a_dpfifo_l9a1:dpfifo|altsyncram_hhn1:FIFOram      ; work            ;
;                               |cntr_hgb:rd_ptr_msb|                                     ; 5 (5)             ; 4 (4)        ; 0                 ; 0          ; 0    ; 0            ; |top_de0_cv|mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|instruction_buffer:LOOPBUFFER|altera_primitive_sync_fifo_showahead_97in_97out_32depth:INST_BUFFER|scfifo:scfifo_component|scfifo_2ia1:auto_generated|a_dpfifo_l9a1:dpfifo|cntr_hgb:rd_ptr_msb          ; work            ;
;                               |cntr_igb:wr_ptr|                                         ; 6 (6)             ; 5 (5)        ; 0                 ; 0          ; 0    ; 0            ; |top_de0_cv|mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|instruction_buffer:LOOPBUFFER|altera_primitive_sync_fifo_showahead_97in_97out_32depth:INST_BUFFER|scfifo:scfifo_component|scfifo_2ia1:auto_generated|a_dpfifo_l9a1:dpfifo|cntr_igb:wr_ptr              ; work            ;
;                               |cntr_ug7:usedw_counter|                                  ; 6 (6)             ; 5 (5)        ; 0                 ; 0          ; 0    ; 0            ; |top_de0_cv|mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|instruction_buffer:LOOPBUFFER|altera_primitive_sync_fifo_showahead_97in_97out_32depth:INST_BUFFER|scfifo:scfifo_component|scfifo_2ia1:auto_generated|a_dpfifo_l9a1:dpfifo|cntr_ug7:usedw_counter       ; work            ;
;                |interrupt_control:IRQ_CTRL|                                             ; 26 (26)           ; 19 (19)      ; 0                 ; 0          ; 0    ; 0            ; |top_de0_cv|mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|interrupt_control:IRQ_CTRL                                                                                                                                                                             ; work            ;
;                |l1_data_cache:L1_DATA_CACHE|                                            ; 3525 (752)        ; 2254 (694)   ; 32768             ; 0          ; 0    ; 0            ; |top_de0_cv|mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE                                                                                                                                                                            ; work            ;
;                   |l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|              ; 2773 (2773)       ; 1560 (1560)  ; 32768             ; 0          ; 0    ; 0            ; |top_de0_cv|mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE                                                                                                                     ; work            ;
;                      |altera_primitive_dualram_512bit_16word:MEMORY_BLOCK0|             ; 0 (0)             ; 0 (0)        ; 8192              ; 0          ; 0    ; 0            ; |top_de0_cv|mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|altera_primitive_dualram_512bit_16word:MEMORY_BLOCK0                                                                ; work            ;
;                         |altsyncram:altsyncram_component|                               ; 0 (0)             ; 0 (0)        ; 8192              ; 0          ; 0    ; 0            ; |top_de0_cv|mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|altera_primitive_dualram_512bit_16word:MEMORY_BLOCK0|altsyncram:altsyncram_component                                ; work            ;
;                            |altsyncram_ji02:auto_generated|                             ; 0 (0)             ; 0 (0)        ; 8192              ; 0          ; 0    ; 0            ; |top_de0_cv|mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|altera_primitive_dualram_512bit_16word:MEMORY_BLOCK0|altsyncram:altsyncram_component|altsyncram_ji02:auto_generated ; work            ;
;                      |altera_primitive_dualram_512bit_16word:MEMORY_BLOCK1|             ; 0 (0)             ; 0 (0)        ; 8192              ; 0          ; 0    ; 0            ; |top_de0_cv|mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|altera_primitive_dualram_512bit_16word:MEMORY_BLOCK1                                                                ; work            ;
;                         |altsyncram:altsyncram_component|                               ; 0 (0)             ; 0 (0)        ; 8192              ; 0          ; 0    ; 0            ; |top_de0_cv|mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|altera_primitive_dualram_512bit_16word:MEMORY_BLOCK1|altsyncram:altsyncram_component                                ; work            ;
;                            |altsyncram_ji02:auto_generated|                             ; 0 (0)             ; 0 (0)        ; 8192              ; 0          ; 0    ; 0            ; |top_de0_cv|mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|altera_primitive_dualram_512bit_16word:MEMORY_BLOCK1|altsyncram:altsyncram_component|altsyncram_ji02:auto_generated ; work            ;
;                      |altera_primitive_dualram_512bit_16word:MEMORY_BLOCK2|             ; 0 (0)             ; 0 (0)        ; 8192              ; 0          ; 0    ; 0            ; |top_de0_cv|mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|altera_primitive_dualram_512bit_16word:MEMORY_BLOCK2                                                                ; work            ;
;                         |altsyncram:altsyncram_component|                               ; 0 (0)             ; 0 (0)        ; 8192              ; 0          ; 0    ; 0            ; |top_de0_cv|mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|altera_primitive_dualram_512bit_16word:MEMORY_BLOCK2|altsyncram:altsyncram_component                                ; work            ;
;                            |altsyncram_ji02:auto_generated|                             ; 0 (0)             ; 0 (0)        ; 8192              ; 0          ; 0    ; 0            ; |top_de0_cv|mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|altera_primitive_dualram_512bit_16word:MEMORY_BLOCK2|altsyncram:altsyncram_component|altsyncram_ji02:auto_generated ; work            ;
;                      |altera_primitive_dualram_512bit_16word:MEMORY_BLOCK3|             ; 0 (0)             ; 0 (0)        ; 8192              ; 0          ; 0    ; 0            ; |top_de0_cv|mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|altera_primitive_dualram_512bit_16word:MEMORY_BLOCK3                                                                ; work            ;
;                         |altsyncram:altsyncram_component|                               ; 0 (0)             ; 0 (0)        ; 8192              ; 0          ; 0    ; 0            ; |top_de0_cv|mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|altera_primitive_dualram_512bit_16word:MEMORY_BLOCK3|altsyncram:altsyncram_component                                ; work            ;
;                            |altsyncram_ji02:auto_generated|                             ; 0 (0)             ; 0 (0)        ; 8192              ; 0          ; 0    ; 0            ; |top_de0_cv|mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|altera_primitive_dualram_512bit_16word:MEMORY_BLOCK3|altsyncram:altsyncram_component|altsyncram_ji02:auto_generated ; work            ;
;                |l1_inst_cache:L1_INST_CACHE|                                            ; 1924 (275)        ; 2128 (569)   ; 31744             ; 0          ; 0    ; 0            ; |top_de0_cv|mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE                                                                                                                                                                            ; work            ;
;                   |l1_inst_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|              ; 1649 (1649)       ; 1559 (1559)  ; 31744             ; 0          ; 0    ; 0            ; |top_de0_cv|mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|l1_inst_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE                                                                                                                     ; work            ;
;                      |altera_primitive_dualram_512bit_16word:MEMORY_BLOCK0|             ; 0 (0)             ; 0 (0)        ; 7936              ; 0          ; 0    ; 0            ; |top_de0_cv|mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|l1_inst_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|altera_primitive_dualram_512bit_16word:MEMORY_BLOCK0                                                                ; work            ;
;                         |altsyncram:altsyncram_component|                               ; 0 (0)             ; 0 (0)        ; 7936              ; 0          ; 0    ; 0            ; |top_de0_cv|mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|l1_inst_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|altera_primitive_dualram_512bit_16word:MEMORY_BLOCK0|altsyncram:altsyncram_component                                ; work            ;
;                            |altsyncram_ji02:auto_generated|                             ; 0 (0)             ; 0 (0)        ; 7936              ; 0          ; 0    ; 0            ; |top_de0_cv|mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|l1_inst_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|altera_primitive_dualram_512bit_16word:MEMORY_BLOCK0|altsyncram:altsyncram_component|altsyncram_ji02:auto_generated ; work            ;
;                      |altera_primitive_dualram_512bit_16word:MEMORY_BLOCK1|             ; 0 (0)             ; 0 (0)        ; 7936              ; 0          ; 0    ; 0            ; |top_de0_cv|mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|l1_inst_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|altera_primitive_dualram_512bit_16word:MEMORY_BLOCK1                                                                ; work            ;
;                         |altsyncram:altsyncram_component|                               ; 0 (0)             ; 0 (0)        ; 7936              ; 0          ; 0    ; 0            ; |top_de0_cv|mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|l1_inst_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|altera_primitive_dualram_512bit_16word:MEMORY_BLOCK1|altsyncram:altsyncram_component                                ; work            ;
;                            |altsyncram_ji02:auto_generated|                             ; 0 (0)             ; 0 (0)        ; 7936              ; 0          ; 0    ; 0            ; |top_de0_cv|mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|l1_inst_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|altera_primitive_dualram_512bit_16word:MEMORY_BLOCK1|altsyncram:altsyncram_component|altsyncram_ji02:auto_generated ; work            ;
;                      |altera_primitive_dualram_512bit_16word:MEMORY_BLOCK2|             ; 0 (0)             ; 0 (0)        ; 7936              ; 0          ; 0    ; 0            ; |top_de0_cv|mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|l1_inst_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|altera_primitive_dualram_512bit_16word:MEMORY_BLOCK2                                                                ; work            ;
;                         |altsyncram:altsyncram_component|                               ; 0 (0)             ; 0 (0)        ; 7936              ; 0          ; 0    ; 0            ; |top_de0_cv|mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|l1_inst_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|altera_primitive_dualram_512bit_16word:MEMORY_BLOCK2|altsyncram:altsyncram_component                                ; work            ;
;                            |altsyncram_ji02:auto_generated|                             ; 0 (0)             ; 0 (0)        ; 7936              ; 0          ; 0    ; 0            ; |top_de0_cv|mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|l1_inst_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|altera_primitive_dualram_512bit_16word:MEMORY_BLOCK2|altsyncram:altsyncram_component|altsyncram_ji02:auto_generated ; work            ;
;                      |altera_primitive_dualram_512bit_16word:MEMORY_BLOCK3|             ; 0 (0)             ; 0 (0)        ; 7936              ; 0          ; 0    ; 0            ; |top_de0_cv|mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|l1_inst_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|altera_primitive_dualram_512bit_16word:MEMORY_BLOCK3                                                                ; work            ;
;                         |altsyncram:altsyncram_component|                               ; 0 (0)             ; 0 (0)        ; 7936              ; 0          ; 0    ; 0            ; |top_de0_cv|mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|l1_inst_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|altera_primitive_dualram_512bit_16word:MEMORY_BLOCK3|altsyncram:altsyncram_component                                ; work            ;
;                            |altsyncram_ji02:auto_generated|                             ; 0 (0)             ; 0 (0)        ; 7936              ; 0          ; 0    ; 0            ; |top_de0_cv|mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|l1_inst_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|altera_primitive_dualram_512bit_16word:MEMORY_BLOCK3|altsyncram:altsyncram_component|altsyncram_ji02:auto_generated ; work            ;
;                |load_store_pipe_arbiter:LDST_PIPE_ARBITOR|                              ; 78 (78)           ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |top_de0_cv|mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|load_store_pipe_arbiter:LDST_PIPE_ARBITOR                                                                                                                                                              ; work            ;
;                |pipeline_control:PIPELINE_CTRL|                                         ; 174 (56)          ; 137 (78)     ; 0                 ; 0          ; 0    ; 0            ; |top_de0_cv|mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|pipeline_control:PIPELINE_CTRL                                                                                                                                                                         ; work            ;
;                   |pipeline_control_idt_read:IDT_READ|                                  ; 51 (51)           ; 19 (19)      ; 0                 ; 0          ; 0    ; 0            ; |top_de0_cv|mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|pipeline_control:PIPELINE_CTRL|pipeline_control_idt_read:IDT_READ                                                                                                                                      ; work            ;
;                   |pipeline_control_irq_call:IRQ_CALL|                                  ; 66 (3)            ; 38 (3)       ; 0                 ; 0          ; 0    ; 0            ; |top_de0_cv|mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|pipeline_control:PIPELINE_CTRL|pipeline_control_irq_call:IRQ_CALL                                                                                                                                      ; work            ;
;                      |pipeline_control_hundler_read:HUNDLER_READ|                       ; 63 (63)           ; 35 (35)      ; 0                 ; 0          ; 0    ; 0            ; |top_de0_cv|mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|pipeline_control:PIPELINE_CTRL|pipeline_control_irq_call:IRQ_CALL|pipeline_control_hundler_read:HUNDLER_READ                                                                                           ; work            ;
;                   |pipeline_control_irq_return:IRQ_RETURN|                              ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |top_de0_cv|mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|pipeline_control:PIPELINE_CTRL|pipeline_control_irq_return:IRQ_RETURN                                                                                                                                  ; work            ;
;          |endian_controller:ENDIAN_TO_MEM|                                              ; 1 (1)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |top_de0_cv|mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|endian_controller:ENDIAN_TO_MEM                                                                                                                                                                                                              ; work            ;
;          |memory_pipe_arbiter:MEM_ARBITER|                                              ; 131 (49)          ; 162 (120)    ; 0                 ; 0          ; 0    ; 0            ; |top_de0_cv|mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|memory_pipe_arbiter:MEM_ARBITER                                                                                                                                                                                                              ; work            ;
;             |mist32e10fa_arbiter_matching_queue:MEM_MATCHING_QUEUE|                     ; 82 (82)           ; 42 (42)      ; 0                 ; 0          ; 0    ; 0            ; |top_de0_cv|mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|memory_pipe_arbiter:MEM_ARBITER|mist32e10fa_arbiter_matching_queue:MEM_MATCHING_QUEUE                                                                                                                                                        ; work            ;
;          |peripheral_interface_controller:PIC|                                          ; 4 (4)             ; 69 (69)      ; 0                 ; 0          ; 0    ; 0            ; |top_de0_cv|mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|peripheral_interface_controller:PIC                                                                                                                                                                                                          ; work            ;
;    |mmc_top:DEVICE_MMC|                                                                 ; 1815 (76)         ; 4448 (4)     ; 0                 ; 0          ; 0    ; 0            ; |top_de0_cv|mmc_top:DEVICE_MMC                                                                                                                                                                                                                                                                             ; work            ;
;       |mmc_top_control_layer_512:MMC_DEVICE|                                            ; 1739 (62)         ; 4444 (73)    ; 0                 ; 0          ; 0    ; 0            ; |top_de0_cv|mmc_top:DEVICE_MMC|mmc_top_control_layer_512:MMC_DEVICE                                                                                                                                                                                                                                        ; work            ;
;          |mmc_buffer_512b:MMC_BUFFER|                                                   ; 1378 (1378)       ; 4096 (4096)  ; 0                 ; 0          ; 0    ; 0            ; |top_de0_cv|mmc_top:DEVICE_MMC|mmc_top_control_layer_512:MMC_DEVICE|mmc_buffer_512b:MMC_BUFFER                                                                                                                                                                                                             ; work            ;
;          |mmc_cmd_control_layer_512:MMC_COMMAND_CONTROLLER|                             ; 299 (100)         ; 275 (46)     ; 0                 ; 0          ; 0    ; 0            ; |top_de0_cv|mmc_top:DEVICE_MMC|mmc_top_control_layer_512:MMC_DEVICE|mmc_cmd_control_layer_512:MMC_COMMAND_CONTROLLER                                                                                                                                                                                       ; work            ;
;             |mmc_cmd_control_layer_cmd0:CMD_CMD0|                                       ; 12 (12)           ; 8 (8)        ; 0                 ; 0          ; 0    ; 0            ; |top_de0_cv|mmc_top:DEVICE_MMC|mmc_top_control_layer_512:MMC_DEVICE|mmc_cmd_control_layer_512:MMC_COMMAND_CONTROLLER|mmc_cmd_control_layer_cmd0:CMD_CMD0                                                                                                                                                   ; work            ;
;             |mmc_cmd_control_layer_cmd16:CMD_CMD16|                                     ; 12 (12)           ; 8 (8)        ; 0                 ; 0          ; 0    ; 0            ; |top_de0_cv|mmc_top:DEVICE_MMC|mmc_top_control_layer_512:MMC_DEVICE|mmc_cmd_control_layer_512:MMC_COMMAND_CONTROLLER|mmc_cmd_control_layer_cmd16:CMD_CMD16                                                                                                                                                 ; work            ;
;             |mmc_cmd_control_layer_cmd17:CMD_CMD17|                                     ; 60 (60)           ; 107 (107)    ; 0                 ; 0          ; 0    ; 0            ; |top_de0_cv|mmc_top:DEVICE_MMC|mmc_top_control_layer_512:MMC_DEVICE|mmc_cmd_control_layer_512:MMC_COMMAND_CONTROLLER|mmc_cmd_control_layer_cmd17:CMD_CMD17                                                                                                                                                 ; work            ;
;             |mmc_cmd_control_layer_cmd1:CMD_CMD1|                                       ; 15 (15)           ; 8 (8)        ; 0                 ; 0          ; 0    ; 0            ; |top_de0_cv|mmc_top:DEVICE_MMC|mmc_top_control_layer_512:MMC_DEVICE|mmc_cmd_control_layer_512:MMC_COMMAND_CONTROLLER|mmc_cmd_control_layer_cmd1:CMD_CMD1                                                                                                                                                   ; work            ;
;             |mmc_cmd_control_layer_cmd24:CMD_CMD24|                                     ; 58 (58)           ; 58 (58)      ; 0                 ; 0          ; 0    ; 0            ; |top_de0_cv|mmc_top:DEVICE_MMC|mmc_top_control_layer_512:MMC_DEVICE|mmc_cmd_control_layer_512:MMC_COMMAND_CONTROLLER|mmc_cmd_control_layer_cmd24:CMD_CMD24                                                                                                                                                 ; work            ;
;             |mmc_cmd_control_layer_initial:CMD_INIT|                                    ; 10 (10)           ; 8 (8)        ; 0                 ; 0          ; 0    ; 0            ; |top_de0_cv|mmc_top:DEVICE_MMC|mmc_top_control_layer_512:MMC_DEVICE|mmc_cmd_control_layer_512:MMC_COMMAND_CONTROLLER|mmc_cmd_control_layer_initial:CMD_INIT                                                                                                                                                ; work            ;
;             |mmc_spi_transfer_layer:SPI_MASTER|                                         ; 32 (32)           ; 32 (32)      ; 0                 ; 0          ; 0    ; 0            ; |top_de0_cv|mmc_top:DEVICE_MMC|mmc_top_control_layer_512:MMC_DEVICE|mmc_cmd_control_layer_512:MMC_COMMAND_CONTROLLER|mmc_spi_transfer_layer:SPI_MASTER                                                                                                                                                     ; work            ;
;    |sci_top:DEVICE_SCI|                                                                 ; 174 (43)          ; 186 (27)     ; 256               ; 0          ; 0    ; 0            ; |top_de0_cv|sci_top:DEVICE_SCI                                                                                                                                                                                                                                                                             ; work            ;
;       |uart:UARTMOD|                                                                    ; 131 (4)           ; 159 (0)      ; 256               ; 0          ; 0    ; 0            ; |top_de0_cv|sci_top:DEVICE_SCI|uart:UARTMOD                                                                                                                                                                                                                                                                ; work            ;
;          |uart_receiver:UART_RECEIVER|                                                  ; 50 (50)           ; 61 (53)      ; 0                 ; 0          ; 0    ; 0            ; |top_de0_cv|sci_top:DEVICE_SCI|uart:UARTMOD|uart_receiver:UART_RECEIVER                                                                                                                                                                                                                                    ; work            ;
;             |uart_async2sync:ASYNC2SYNC|                                                ; 0 (0)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |top_de0_cv|sci_top:DEVICE_SCI|uart:UARTMOD|uart_receiver:UART_RECEIVER|uart_async2sync:ASYNC2SYNC                                                                                                                                                                                                         ; work            ;
;             |uart_double_flipflop:DOUBLE_FLIPFLOP|                                      ; 0 (0)             ; 4 (4)        ; 0                 ; 0          ; 0    ; 0            ; |top_de0_cv|sci_top:DEVICE_SCI|uart:UARTMOD|uart_receiver:UART_RECEIVER|uart_double_flipflop:DOUBLE_FLIPFLOP                                                                                                                                                                                               ; work            ;
;             |uart_double_flipflop:RXD_DOUBLE_FLIPFLOP|                                  ; 0 (0)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |top_de0_cv|sci_top:DEVICE_SCI|uart:UARTMOD|uart_receiver:UART_RECEIVER|uart_double_flipflop:RXD_DOUBLE_FLIPFLOP                                                                                                                                                                                           ; work            ;
;          |uart_sync_fifo:RX_FIFO|                                                       ; 24 (24)           ; 36 (36)      ; 128               ; 0          ; 0    ; 0            ; |top_de0_cv|sci_top:DEVICE_SCI|uart:UARTMOD|uart_sync_fifo:RX_FIFO                                                                                                                                                                                                                                         ; work            ;
;             |altsyncram:b_memory_rtl_0|                                                 ; 0 (0)             ; 0 (0)        ; 128               ; 0          ; 0    ; 0            ; |top_de0_cv|sci_top:DEVICE_SCI|uart:UARTMOD|uart_sync_fifo:RX_FIFO|altsyncram:b_memory_rtl_0                                                                                                                                                                                                               ; work            ;
;                |altsyncram_mvj1:auto_generated|                                         ; 0 (0)             ; 0 (0)        ; 128               ; 0          ; 0    ; 0            ; |top_de0_cv|sci_top:DEVICE_SCI|uart:UARTMOD|uart_sync_fifo:RX_FIFO|altsyncram:b_memory_rtl_0|altsyncram_mvj1:auto_generated                                                                                                                                                                                ; work            ;
;          |uart_sync_fifo:TX_FIFO|                                                       ; 30 (30)           ; 36 (36)      ; 128               ; 0          ; 0    ; 0            ; |top_de0_cv|sci_top:DEVICE_SCI|uart:UARTMOD|uart_sync_fifo:TX_FIFO                                                                                                                                                                                                                                         ; work            ;
;             |altsyncram:b_memory_rtl_0|                                                 ; 0 (0)             ; 0 (0)        ; 128               ; 0          ; 0    ; 0            ; |top_de0_cv|sci_top:DEVICE_SCI|uart:UARTMOD|uart_sync_fifo:TX_FIFO|altsyncram:b_memory_rtl_0                                                                                                                                                                                                               ; work            ;
;                |altsyncram_mvj1:auto_generated|                                         ; 0 (0)             ; 0 (0)        ; 128               ; 0          ; 0    ; 0            ; |top_de0_cv|sci_top:DEVICE_SCI|uart:UARTMOD|uart_sync_fifo:TX_FIFO|altsyncram:b_memory_rtl_0|altsyncram_mvj1:auto_generated                                                                                                                                                                                ; work            ;
;          |uart_transmitter:UART_TRANSMITTER|                                            ; 23 (23)           ; 26 (23)      ; 0                 ; 0          ; 0    ; 0            ; |top_de0_cv|sci_top:DEVICE_SCI|uart:UARTMOD|uart_transmitter:UART_TRANSMITTER                                                                                                                                                                                                                              ; work            ;
;             |uart_async2sync:ASYNC2SYNC|                                                ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |top_de0_cv|sci_top:DEVICE_SCI|uart:UARTMOD|uart_transmitter:UART_TRANSMITTER|uart_async2sync:ASYNC2SYNC                                                                                                                                                                                                   ; work            ;
;             |uart_double_flipflop:DOUBLE_FLIPFLOP|                                      ; 0 (0)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |top_de0_cv|sci_top:DEVICE_SCI|uart:UARTMOD|uart_transmitter:UART_TRANSMITTER|uart_double_flipflop:DOUBLE_FLIPFLOP                                                                                                                                                                                         ; work            ;
;    |sdram_controller:SDRAMC|                                                            ; 249 (152)         ; 230 (92)     ; 784               ; 0          ; 0    ; 0            ; |top_de0_cv|sdram_controller:SDRAMC                                                                                                                                                                                                                                                                        ; work            ;
;       |sdram_sync_fifo:IN_FIFO|                                                         ; 62 (62)           ; 94 (94)      ; 592               ; 0          ; 0    ; 0            ; |top_de0_cv|sdram_controller:SDRAMC|sdram_sync_fifo:IN_FIFO                                                                                                                                                                                                                                                ; work            ;
;          |altsyncram:b_memory_rtl_0|                                                    ; 0 (0)             ; 0 (0)        ; 592               ; 0          ; 0    ; 0            ; |top_de0_cv|sdram_controller:SDRAMC|sdram_sync_fifo:IN_FIFO|altsyncram:b_memory_rtl_0                                                                                                                                                                                                                      ; work            ;
;             |altsyncram_p2k1:auto_generated|                                            ; 0 (0)             ; 0 (0)        ; 592               ; 0          ; 0    ; 0            ; |top_de0_cv|sdram_controller:SDRAMC|sdram_sync_fifo:IN_FIFO|altsyncram:b_memory_rtl_0|altsyncram_p2k1:auto_generated                                                                                                                                                                                       ; work            ;
;       |sdram_sync_fifo:OUT_FIFO|                                                        ; 35 (35)           ; 44 (44)      ; 192               ; 0          ; 0    ; 0            ; |top_de0_cv|sdram_controller:SDRAMC|sdram_sync_fifo:OUT_FIFO                                                                                                                                                                                                                                               ; work            ;
;          |altsyncram:b_memory_rtl_0|                                                    ; 0 (0)             ; 0 (0)        ; 192               ; 0          ; 0    ; 0            ; |top_de0_cv|sdram_controller:SDRAMC|sdram_sync_fifo:OUT_FIFO|altsyncram:b_memory_rtl_0                                                                                                                                                                                                                     ; work            ;
;             |altsyncram_b2k1:auto_generated|                                            ; 0 (0)             ; 0 (0)        ; 192               ; 0          ; 0    ; 0            ; |top_de0_cv|sdram_controller:SDRAMC|sdram_sync_fifo:OUT_FIFO|altsyncram:b_memory_rtl_0|altsyncram_b2k1:auto_generated                                                                                                                                                                                      ; work            ;
;    |vga_display_sdram:DEVICE_DISPLAY|                                                   ; 1324 (0)          ; 1984 (0)     ; 2240              ; 0          ; 0    ; 0            ; |top_de0_cv|vga_display_sdram:DEVICE_DISPLAY                                                                                                                                                                                                                                                               ; work            ;
;       |vga_640x480_60hz_adv7123:DISPLAY_MODULE|                                         ; 1324 (8)          ; 1984 (18)    ; 2240              ; 0          ; 0    ; 0            ; |top_de0_cv|vga_display_sdram:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE                                                                                                                                                                                                                       ; work            ;
;          |vga_command_controller:CMD_CONTROLLER|                                        ; 71 (71)           ; 37 (37)      ; 0                 ; 0          ; 0    ; 0            ; |top_de0_cv|vga_display_sdram:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_command_controller:CMD_CONTROLLER                                                                                                                                                                                 ; work            ;
;          |vga_sync_timing_640x480_60hz:DISPTIMING_640X480_60HZ|                         ; 32 (32)           ; 20 (20)      ; 0                 ; 0          ; 0    ; 0            ; |top_de0_cv|vga_display_sdram:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_sync_timing_640x480_60hz:DISPTIMING_640X480_60HZ                                                                                                                                                                  ; work            ;
;          |vga_vram_control:VRAM_CTRL|                                                   ; 25 (25)           ; 38 (38)      ; 0                 ; 0          ; 0    ; 0            ; |top_de0_cv|vga_display_sdram:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control:VRAM_CTRL                                                                                                                                                                                            ; work            ;
;          |vga_vram_control_read_pixel:VRAM_READ|                                        ; 1142 (50)         ; 1773 (41)    ; 0                 ; 0          ; 0    ; 0            ; |top_de0_cv|vga_display_sdram:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control_read_pixel:VRAM_READ                                                                                                                                                                                 ; work            ;
;             |vga_arbiter_matching_queue:BUS_MATCHING_QUEUE|                             ; 390 (390)         ; 144 (144)    ; 0                 ; 0          ; 0    ; 0            ; |top_de0_cv|vga_display_sdram:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control_read_pixel:VRAM_READ|vga_arbiter_matching_queue:BUS_MATCHING_QUEUE                                                                                                                                   ; work            ;
;             |vga_async_fifo:VRAMREAD_FIFO1|                                             ; 702 (702)         ; 1588 (1552)  ; 0                 ; 0          ; 0    ; 0            ; |top_de0_cv|vga_display_sdram:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control_read_pixel:VRAM_READ|vga_async_fifo:VRAMREAD_FIFO1                                                                                                                                                   ; work            ;
;                |vga_async_fifo_double_flipflop:D_FIFO_READ|                             ; 0 (0)             ; 16 (16)      ; 0                 ; 0          ; 0    ; 0            ; |top_de0_cv|vga_display_sdram:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control_read_pixel:VRAM_READ|vga_async_fifo:VRAMREAD_FIFO1|vga_async_fifo_double_flipflop:D_FIFO_READ                                                                                                        ; work            ;
;                |vga_async_fifo_double_flipflop:D_FIFO_WRITE|                            ; 0 (0)             ; 16 (16)      ; 0                 ; 0          ; 0    ; 0            ; |top_de0_cv|vga_display_sdram:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control_read_pixel:VRAM_READ|vga_async_fifo:VRAMREAD_FIFO1|vga_async_fifo_double_flipflop:D_FIFO_WRITE                                                                                                       ; work            ;
;                |vga_async_fifo_double_flipflop:SYNTH_RESET_READ|                        ; 0 (0)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |top_de0_cv|vga_display_sdram:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control_read_pixel:VRAM_READ|vga_async_fifo:VRAMREAD_FIFO1|vga_async_fifo_double_flipflop:SYNTH_RESET_READ                                                                                                   ; work            ;
;                |vga_async_fifo_double_flipflop:SYNTH_RESET_WRITE|                       ; 0 (0)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |top_de0_cv|vga_display_sdram:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control_read_pixel:VRAM_READ|vga_async_fifo:VRAMREAD_FIFO1|vga_async_fifo_double_flipflop:SYNTH_RESET_WRITE                                                                                                  ; work            ;
;          |vga_vram_control_write_pixel:VRAM_WRITE|                                      ; 46 (2)            ; 98 (0)       ; 2240              ; 0          ; 0    ; 0            ; |top_de0_cv|vga_display_sdram:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control_write_pixel:VRAM_WRITE                                                                                                                                                                               ; work            ;
;             |vga_sync_fifo:VRAMWRITE_FIFO|                                              ; 44 (44)           ; 98 (98)      ; 2240              ; 0          ; 0    ; 0            ; |top_de0_cv|vga_display_sdram:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control_write_pixel:VRAM_WRITE|vga_sync_fifo:VRAMWRITE_FIFO                                                                                                                                                  ; work            ;
;                |altsyncram:b_memory_rtl_0|                                              ; 0 (0)             ; 0 (0)        ; 2240              ; 0          ; 0    ; 0            ; |top_de0_cv|vga_display_sdram:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control_write_pixel:VRAM_WRITE|vga_sync_fifo:VRAMWRITE_FIFO|altsyncram:b_memory_rtl_0                                                                                                                        ; work            ;
;                   |altsyncram_v2k1:auto_generated|                                      ; 0 (0)             ; 0 (0)        ; 2240              ; 0          ; 0    ; 0            ; |top_de0_cv|vga_display_sdram:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control_write_pixel:VRAM_WRITE|vga_sync_fifo:VRAMWRITE_FIFO|altsyncram:b_memory_rtl_0|altsyncram_v2k1:auto_generated                                                                                         ; work            ;
+-----------------------------------------------------------------------------------------+-------------------+--------------+-------------------+------------+------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                                                                                                                                                                                 ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+---------+------+
; Name                                                                                                                                                                                                                                                                                                      ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size    ; MIF  ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+---------+------+
; altera_primitive_ram_64bit_32768word:MAIN_RAM|altsyncram:altsyncram_component|altsyncram_2qm1:auto_generated|ALTSYNCRAM                                                                                                                                                                                   ; AUTO ; Single Port      ; 32768        ; 64           ; --           ; --           ; 2097152 ; None ;
; keyboard:DEVICE_KEYBOARD|keyboard_sync_fifo:KEYBOARD_DATA_FIFO|altsyncram:b_memory_rtl_0|altsyncram_jvj1:auto_generated|ALTSYNCRAM                                                                                                                                                                        ; AUTO ; Simple Dual Port ; 32           ; 8            ; 32           ; 8            ; 256     ; None ;
; memory_if:MEMIF|memory_if_sync_fifo:GET_FIFO|altsyncram:b_memory_rtl_0|altsyncram_q2k1:auto_generated|ALTSYNCRAM                                                                                                                                                                                          ; AUTO ; Simple Dual Port ; 16           ; 64           ; 16           ; 64           ; 1024    ; None ;
; memory_if:MEMIF|memory_if_sync_fifo:REQ_FIFO|altsyncram:b_memory_rtl_0|altsyncram_lvj1:auto_generated|ALTSYNCRAM                                                                                                                                                                                          ; AUTO ; Simple Dual Port ; 8            ; 53           ; 8            ; 53           ; 424     ; None ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|allocate:ALLOCATE|allocate_general_register:GRF|altsyncram:b_ram0_rtl_0|altsyncram_6ji1:auto_generated|ALTSYNCRAM                                                                                                 ; AUTO ; Simple Dual Port ; 32           ; 32           ; 32           ; 32           ; 1024    ; None ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|allocate:ALLOCATE|allocate_general_register:GRF|altsyncram:b_ram1_rtl_0|altsyncram_6ji1:auto_generated|ALTSYNCRAM                                                                                                 ; AUTO ; Simple Dual Port ; 32           ; 32           ; 32           ; 32           ; 1024    ; None ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|instruction_buffer:LOOPBUFFER|altera_primitive_sync_fifo_showahead_97in_97out_32depth:INST_BUFFER|scfifo:scfifo_component|scfifo_2ia1:auto_generated|a_dpfifo_l9a1:dpfifo|altsyncram_hhn1:FIFOram|ALTSYNCRAM      ; AUTO ; Simple Dual Port ; 32           ; 97           ; 32           ; 97           ; 3104    ; None ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|altera_primitive_dualram_512bit_16word:MEMORY_BLOCK0|altsyncram:altsyncram_component|altsyncram_ji02:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 16           ; 512          ; 16           ; 512          ; 8192    ; None ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|altera_primitive_dualram_512bit_16word:MEMORY_BLOCK1|altsyncram:altsyncram_component|altsyncram_ji02:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 16           ; 512          ; 16           ; 512          ; 8192    ; None ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|altera_primitive_dualram_512bit_16word:MEMORY_BLOCK2|altsyncram:altsyncram_component|altsyncram_ji02:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 16           ; 512          ; 16           ; 512          ; 8192    ; None ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|altera_primitive_dualram_512bit_16word:MEMORY_BLOCK3|altsyncram:altsyncram_component|altsyncram_ji02:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 16           ; 512          ; 16           ; 512          ; 8192    ; None ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|l1_inst_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|altera_primitive_dualram_512bit_16word:MEMORY_BLOCK0|altsyncram:altsyncram_component|altsyncram_ji02:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 16           ; 512          ; 16           ; 512          ; 8192    ; None ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|l1_inst_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|altera_primitive_dualram_512bit_16word:MEMORY_BLOCK1|altsyncram:altsyncram_component|altsyncram_ji02:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 16           ; 512          ; 16           ; 512          ; 8192    ; None ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|l1_inst_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|altera_primitive_dualram_512bit_16word:MEMORY_BLOCK2|altsyncram:altsyncram_component|altsyncram_ji02:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 16           ; 512          ; 16           ; 512          ; 8192    ; None ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|l1_inst_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|altera_primitive_dualram_512bit_16word:MEMORY_BLOCK3|altsyncram:altsyncram_component|altsyncram_ji02:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 16           ; 512          ; 16           ; 512          ; 8192    ; None ;
; sci_top:DEVICE_SCI|uart:UARTMOD|uart_sync_fifo:RX_FIFO|altsyncram:b_memory_rtl_0|altsyncram_mvj1:auto_generated|ALTSYNCRAM                                                                                                                                                                                ; AUTO ; Simple Dual Port ; 16           ; 8            ; 16           ; 8            ; 128     ; None ;
; sci_top:DEVICE_SCI|uart:UARTMOD|uart_sync_fifo:TX_FIFO|altsyncram:b_memory_rtl_0|altsyncram_mvj1:auto_generated|ALTSYNCRAM                                                                                                                                                                                ; AUTO ; Simple Dual Port ; 16           ; 8            ; 16           ; 8            ; 128     ; None ;
; sdram_controller:SDRAMC|sdram_sync_fifo:IN_FIFO|altsyncram:b_memory_rtl_0|altsyncram_p2k1:auto_generated|ALTSYNCRAM                                                                                                                                                                                       ; AUTO ; Simple Dual Port ; 16           ; 37           ; 16           ; 37           ; 592     ; None ;
; sdram_controller:SDRAMC|sdram_sync_fifo:OUT_FIFO|altsyncram:b_memory_rtl_0|altsyncram_b2k1:auto_generated|ALTSYNCRAM                                                                                                                                                                                      ; AUTO ; Simple Dual Port ; 16           ; 12           ; 16           ; 12           ; 192     ; None ;
; vga_display_sdram:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control_write_pixel:VRAM_WRITE|vga_sync_fifo:VRAMWRITE_FIFO|altsyncram:b_memory_rtl_0|altsyncram_v2k1:auto_generated|ALTSYNCRAM                                                                                         ; AUTO ; Simple Dual Port ; 64           ; 35           ; 64           ; 35           ; 2240    ; None ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+---------+------+


+-----------------------------------------------+
; Analysis & Synthesis DSP Block Usage Summary  ;
+---------------------------------+-------------+
; Statistic                       ; Number Used ;
+---------------------------------+-------------+
; Independent 18x18               ; 2           ;
; Sum of two 18x18                ; 1           ;
; Total number of DSP blocks      ; 3           ;
;                                 ;             ;
; Fixed Point Unsigned Multiplier ; 4           ;
+---------------------------------+-------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+--------+----------------------+---------+--------------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------+
; Vendor ; IP Core Name         ; Version ; Release Date ; License Type ; Entity Instance                                                                                                                                                                                                                             ; IP Include File                                                                                                                 ;
+--------+----------------------+---------+--------------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------+
; Altera ; altera_pll           ; 15.1    ; N/A          ; N/A          ; |top_de0_cv|global_clock:GLOBAL_CLOCK|system_pll:VGA_PLL                                                                                                                                                                                    ; src/primitive/system_pll/system_pll.v                                                                                           ;
; N/A    ; altera_asmi_parallel ; 15.1    ; N/A          ; N/A          ; |top_de0_cv|iboot_rom_de0_cv:IBOOT_ROM|iboot_rom_asmi_reader:FLASH_CONTROLLOR|altera_asmi_rom:ASMI                                                                                                                                          ; src/primitive/altera_asmi_rom/altera_asmi_rom.qsys                                                                              ;
; Altera ; RAM: 1-PORT          ; 15.1    ; N/A          ; N/A          ; |top_de0_cv|altera_primitive_ram_64bit_32768word:MAIN_RAM                                                                                                                                                                                   ; src/primitive/altera_primitive_ram_64bit_32768word/altera_primitive_ram_64bit_32768word.v                                       ;
; Altera ; RAM: 2-PORT          ; 15.1    ; N/A          ; N/A          ; |top_de0_cv|mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|altera_primitive_dualram_512bit_16word:MEMORY_BLOCK0 ; src/primitive/altera_primitive_dualram_512bit_16word/altera_primitive_dualram_512bit_16word.v                                   ;
; Altera ; RAM: 2-PORT          ; 15.1    ; N/A          ; N/A          ; |top_de0_cv|mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|altera_primitive_dualram_512bit_16word:MEMORY_BLOCK1 ; src/primitive/altera_primitive_dualram_512bit_16word/altera_primitive_dualram_512bit_16word.v                                   ;
; Altera ; RAM: 2-PORT          ; 15.1    ; N/A          ; N/A          ; |top_de0_cv|mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|altera_primitive_dualram_512bit_16word:MEMORY_BLOCK2 ; src/primitive/altera_primitive_dualram_512bit_16word/altera_primitive_dualram_512bit_16word.v                                   ;
; Altera ; RAM: 2-PORT          ; 15.1    ; N/A          ; N/A          ; |top_de0_cv|mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|altera_primitive_dualram_512bit_16word:MEMORY_BLOCK3 ; src/primitive/altera_primitive_dualram_512bit_16word/altera_primitive_dualram_512bit_16word.v                                   ;
; Altera ; RAM: 2-PORT          ; 15.1    ; N/A          ; N/A          ; |top_de0_cv|mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|l1_inst_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|altera_primitive_dualram_512bit_16word:MEMORY_BLOCK0 ; src/primitive/altera_primitive_dualram_512bit_16word/altera_primitive_dualram_512bit_16word.v                                   ;
; Altera ; RAM: 2-PORT          ; 15.1    ; N/A          ; N/A          ; |top_de0_cv|mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|l1_inst_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|altera_primitive_dualram_512bit_16word:MEMORY_BLOCK1 ; src/primitive/altera_primitive_dualram_512bit_16word/altera_primitive_dualram_512bit_16word.v                                   ;
; Altera ; RAM: 2-PORT          ; 15.1    ; N/A          ; N/A          ; |top_de0_cv|mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|l1_inst_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|altera_primitive_dualram_512bit_16word:MEMORY_BLOCK2 ; src/primitive/altera_primitive_dualram_512bit_16word/altera_primitive_dualram_512bit_16word.v                                   ;
; Altera ; RAM: 2-PORT          ; 15.1    ; N/A          ; N/A          ; |top_de0_cv|mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|l1_inst_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|altera_primitive_dualram_512bit_16word:MEMORY_BLOCK3 ; src/primitive/altera_primitive_dualram_512bit_16word/altera_primitive_dualram_512bit_16word.v                                   ;
; Altera ; FIFO                 ; 15.1    ; N/A          ; N/A          ; |top_de0_cv|mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|instruction_buffer:LOOPBUFFER|altera_primitive_sync_fifo_showahead_97in_97out_32depth:INST_BUFFER                                       ; src/primitive/altera_primitive_sync_fifo_showahead_97in_97out_32depth/altera_primitive_sync_fifo_showahead_97in_97out_32depth.v ;
+--------+----------------------+---------+--------------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |top_de0_cv|mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|b_state                              ;
+----------------------------+----------------------------+----------------------------+---------------------------+--------------------------+----------------------------+
; Name                       ; b_state.L_PARAM_STT_RELOAD ; b_state.L_PARAM_STT_BRANCH ; b_state.L_PARAM_STT_STORE ; b_state.L_PARAM_STT_LOAD ; b_state.L_PARAM_STT_NORMAL ;
+----------------------------+----------------------------+----------------------------+---------------------------+--------------------------+----------------------------+
; b_state.L_PARAM_STT_NORMAL ; 0                          ; 0                          ; 0                         ; 0                        ; 0                          ;
; b_state.L_PARAM_STT_LOAD   ; 0                          ; 0                          ; 0                         ; 1                        ; 1                          ;
; b_state.L_PARAM_STT_STORE  ; 0                          ; 0                          ; 1                         ; 0                        ; 1                          ;
; b_state.L_PARAM_STT_BRANCH ; 0                          ; 1                          ; 0                         ; 0                        ; 1                          ;
; b_state.L_PARAM_STT_RELOAD ; 1                          ; 0                          ; 0                         ; 0                        ; 1                          ;
+----------------------------+----------------------------+----------------------------+---------------------------+--------------------------+----------------------------+


Encoding Type:  One-Hot
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |top_de0_cv|mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|execute_load_store:STAGE_LDST|b_state ;
+---------------------+---------------------+---------------------+---------------------------------------------------------------------------------------------------------+
; Name                ; b_state.PL_STT_IDLE ; b_state.PL_STT_WAIT ; b_state.PL_STT_REQ                                                                                      ;
+---------------------+---------------------+---------------------+---------------------------------------------------------------------------------------------------------+
; b_state.PL_STT_IDLE ; 0                   ; 0                   ; 0                                                                                                       ;
; b_state.PL_STT_REQ  ; 1                   ; 0                   ; 1                                                                                                       ;
; b_state.PL_STT_WAIT ; 1                   ; 1                   ; 0                                                                                                       ;
+---------------------+---------------------+---------------------+---------------------------------------------------------------------------------------------------------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |top_de0_cv|mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|b_req_main_state                                                                                                                           ;
+-------------------------------------+-------------------------------------+------------------------------------+------------------------------------+----------------------------------+---------------------------------+---------------------------------+-------------------------------+
; Name                                ; b_req_main_state.L_PARAM_WR_OUTDATA ; b_req_main_state.L_PARAM_WR_MEMGET ; b_req_main_state.L_PARAM_WR_MEMREQ ; b_req_main_state.L_PARAM_OUTDATA ; b_req_main_state.L_PARAM_MEMGET ; b_req_main_state.L_PARAM_MEMREQ ; b_req_main_state.L_PARAM_IDLE ;
+-------------------------------------+-------------------------------------+------------------------------------+------------------------------------+----------------------------------+---------------------------------+---------------------------------+-------------------------------+
; b_req_main_state.L_PARAM_IDLE       ; 0                                   ; 0                                  ; 0                                  ; 0                                ; 0                               ; 0                               ; 0                             ;
; b_req_main_state.L_PARAM_MEMREQ     ; 0                                   ; 0                                  ; 0                                  ; 0                                ; 0                               ; 1                               ; 1                             ;
; b_req_main_state.L_PARAM_MEMGET     ; 0                                   ; 0                                  ; 0                                  ; 0                                ; 1                               ; 0                               ; 1                             ;
; b_req_main_state.L_PARAM_OUTDATA    ; 0                                   ; 0                                  ; 0                                  ; 1                                ; 0                               ; 0                               ; 1                             ;
; b_req_main_state.L_PARAM_WR_MEMREQ  ; 0                                   ; 0                                  ; 1                                  ; 0                                ; 0                               ; 0                               ; 1                             ;
; b_req_main_state.L_PARAM_WR_MEMGET  ; 0                                   ; 1                                  ; 0                                  ; 0                                ; 0                               ; 0                               ; 1                             ;
; b_req_main_state.L_PARAM_WR_OUTDATA ; 1                                   ; 0                                  ; 0                                  ; 0                                ; 0                               ; 0                               ; 1                             ;
+-------------------------------------+-------------------------------------+------------------------------------+------------------------------------+----------------------------------+---------------------------------+---------------------------------+-------------------------------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |top_de0_cv|iboot_rom_de0_cv:IBOOT_ROM|b_get_state                                                                                                                   ;
+--------------------------+------------------------+--------------------------+-------------------------+-------------------------+-------------------------+-------------------------+
; Name                     ; b_get_state.PL_STT_END ; b_get_state.PL_STT_WRITE ; b_get_state.PL_STT_GET3 ; b_get_state.PL_STT_GET2 ; b_get_state.PL_STT_GET1 ; b_get_state.PL_STT_GET0 ;
+--------------------------+------------------------+--------------------------+-------------------------+-------------------------+-------------------------+-------------------------+
; b_get_state.PL_STT_GET0  ; 0                      ; 0                        ; 0                       ; 0                       ; 0                       ; 0                       ;
; b_get_state.PL_STT_GET1  ; 0                      ; 0                        ; 0                       ; 0                       ; 1                       ; 1                       ;
; b_get_state.PL_STT_GET2  ; 0                      ; 0                        ; 0                       ; 1                       ; 0                       ; 1                       ;
; b_get_state.PL_STT_GET3  ; 0                      ; 0                        ; 1                       ; 0                       ; 0                       ; 1                       ;
; b_get_state.PL_STT_WRITE ; 0                      ; 1                        ; 0                       ; 0                       ; 0                       ; 1                       ;
; b_get_state.PL_STT_END   ; 1                      ; 0                        ; 0                       ; 0                       ; 0                       ; 1                       ;
+--------------------------+------------------------+--------------------------+-------------------------+-------------------------+-------------------------+-------------------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------------------------------+
; State Machine - |top_de0_cv|iboot_rom_de0_cv:IBOOT_ROM|iboot_rom_asmi_reader:FLASH_CONTROLLOR|b_state ;
+---------------------+---------------------+---------------------+-------------------------------------+
; Name                ; b_state.PL_STT_IDLE ; b_state.PL_STT_WAIT ; b_state.PL_STT_READ                 ;
+---------------------+---------------------+---------------------+-------------------------------------+
; b_state.PL_STT_IDLE ; 0                   ; 0                   ; 0                                   ;
; b_state.PL_STT_READ ; 1                   ; 0                   ; 1                                   ;
; b_state.PL_STT_WAIT ; 1                   ; 1                   ; 0                                   ;
+---------------------+---------------------+---------------------+-------------------------------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |top_de0_cv|sdram_controller:SDRAMC|top_state                                                                 ;
+---------------+---------------+---------------+---------------+---------------+---------------+---------------+---------------+
; Name          ; top_state.110 ; top_state.101 ; top_state.100 ; top_state.011 ; top_state.010 ; top_state.001 ; top_state.000 ;
+---------------+---------------+---------------+---------------+---------------+---------------+---------------+---------------+
; top_state.000 ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ;
; top_state.001 ; 0             ; 0             ; 0             ; 0             ; 0             ; 1             ; 1             ;
; top_state.010 ; 0             ; 0             ; 0             ; 0             ; 1             ; 0             ; 1             ;
; top_state.011 ; 0             ; 0             ; 0             ; 1             ; 0             ; 0             ; 1             ;
; top_state.100 ; 0             ; 0             ; 1             ; 0             ; 0             ; 0             ; 1             ;
; top_state.101 ; 0             ; 1             ; 0             ; 0             ; 0             ; 0             ; 1             ;
; top_state.110 ; 1             ; 0             ; 0             ; 0             ; 0             ; 0             ; 1             ;
+---------------+---------------+---------------+---------------+---------------+---------------+---------------+---------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------+
; State Machine - |top_de0_cv|sdram_controller:SDRAMC|wait_state    ;
+----------------+----------------+----------------+----------------+
; Name           ; wait_state.001 ; wait_state.101 ; wait_state.000 ;
+----------------+----------------+----------------+----------------+
; wait_state.000 ; 0              ; 0              ; 0              ;
; wait_state.001 ; 1              ; 0              ; 1              ;
; wait_state.101 ; 0              ; 1              ; 1              ;
+----------------+----------------+----------------+----------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------------------------+
; State Machine - |top_de0_cv|mmc_top:DEVICE_MMC|mmc_top_control_layer_512:MMC_DEVICE|b_irq_state ;
+-------------------------------------+-----------------------------------------------------------+
; Name                                ; b_irq_state.L_PARAM_IRQ_STT_IRQ_REQ                       ;
+-------------------------------------+-----------------------------------------------------------+
; b_irq_state.00                      ; 0                                                         ;
; b_irq_state.L_PARAM_IRQ_STT_IRQ_REQ ; 1                                                         ;
+-------------------------------------+-----------------------------------------------------------+


Encoding Type:  One-Hot
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |top_de0_cv|mmc_top:DEVICE_MMC|mmc_top_control_layer_512:MMC_DEVICE|mmc_cmd_control_layer_512:MMC_COMMAND_CONTROLLER|b_main_state                                                                                                                                                 ;
+--------------------------------+--------------------------------+-------------------------------+--------------------------------+--------------------------------+-------------------------------+-------------------------------+-------------------------------+-------------------------------+
; Name                           ; b_main_state.PL_MMC_CTRL_CMD16 ; b_main_state.PL_MMC_CTRL_WAIT ; b_main_state.PL_MMC_CTRL_CMD24 ; b_main_state.PL_MMC_CTRL_CMD17 ; b_main_state.PL_MMC_CTRL_CMD1 ; b_main_state.PL_MMC_CTRL_CMD0 ; b_main_state.PL_MMC_CTRL_INIT ; b_main_state.PL_MMC_CTRL_IDLE ;
+--------------------------------+--------------------------------+-------------------------------+--------------------------------+--------------------------------+-------------------------------+-------------------------------+-------------------------------+-------------------------------+
; b_main_state.PL_MMC_CTRL_IDLE  ; 0                              ; 0                             ; 0                              ; 0                              ; 0                             ; 0                             ; 0                             ; 0                             ;
; b_main_state.PL_MMC_CTRL_INIT  ; 0                              ; 0                             ; 0                              ; 0                              ; 0                             ; 0                             ; 1                             ; 1                             ;
; b_main_state.PL_MMC_CTRL_CMD0  ; 0                              ; 0                             ; 0                              ; 0                              ; 0                             ; 1                             ; 0                             ; 1                             ;
; b_main_state.PL_MMC_CTRL_CMD1  ; 0                              ; 0                             ; 0                              ; 0                              ; 1                             ; 0                             ; 0                             ; 1                             ;
; b_main_state.PL_MMC_CTRL_CMD17 ; 0                              ; 0                             ; 0                              ; 1                              ; 0                             ; 0                             ; 0                             ; 1                             ;
; b_main_state.PL_MMC_CTRL_CMD24 ; 0                              ; 0                             ; 1                              ; 0                              ; 0                             ; 0                             ; 0                             ; 1                             ;
; b_main_state.PL_MMC_CTRL_WAIT  ; 0                              ; 1                             ; 0                              ; 0                              ; 0                             ; 0                             ; 0                             ; 1                             ;
; b_main_state.PL_MMC_CTRL_CMD16 ; 1                              ; 0                             ; 0                              ; 0                              ; 0                             ; 0                             ; 0                             ; 1                             ;
+--------------------------------+--------------------------------+-------------------------------+--------------------------------+--------------------------------+-------------------------------+-------------------------------+-------------------------------+-------------------------------+


Encoding Type:  One-Hot
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |top_de0_cv|mmc_top:DEVICE_MMC|mmc_top_control_layer_512:MMC_DEVICE|mmc_cmd_control_layer_512:MMC_COMMAND_CONTROLLER|b_main_current_state                                                                                                                                                                                                                 ;
+----------------------------------------+----------------------------------------+---------------------------------------+----------------------------------------+----------------------------------------+---------------------------------------+---------------------------------------+---------------------------------------+---------------------------------------+
; Name                                   ; b_main_current_state.PL_MMC_CTRL_CMD16 ; b_main_current_state.PL_MMC_CTRL_WAIT ; b_main_current_state.PL_MMC_CTRL_CMD24 ; b_main_current_state.PL_MMC_CTRL_CMD17 ; b_main_current_state.PL_MMC_CTRL_CMD1 ; b_main_current_state.PL_MMC_CTRL_CMD0 ; b_main_current_state.PL_MMC_CTRL_INIT ; b_main_current_state.PL_MMC_CTRL_IDLE ;
+----------------------------------------+----------------------------------------+---------------------------------------+----------------------------------------+----------------------------------------+---------------------------------------+---------------------------------------+---------------------------------------+---------------------------------------+
; b_main_current_state.PL_MMC_CTRL_IDLE  ; 0                                      ; 0                                     ; 0                                      ; 0                                      ; 0                                     ; 0                                     ; 0                                     ; 0                                     ;
; b_main_current_state.PL_MMC_CTRL_INIT  ; 0                                      ; 0                                     ; 0                                      ; 0                                      ; 0                                     ; 0                                     ; 1                                     ; 1                                     ;
; b_main_current_state.PL_MMC_CTRL_CMD0  ; 0                                      ; 0                                     ; 0                                      ; 0                                      ; 0                                     ; 1                                     ; 0                                     ; 1                                     ;
; b_main_current_state.PL_MMC_CTRL_CMD1  ; 0                                      ; 0                                     ; 0                                      ; 0                                      ; 1                                     ; 0                                     ; 0                                     ; 1                                     ;
; b_main_current_state.PL_MMC_CTRL_CMD17 ; 0                                      ; 0                                     ; 0                                      ; 1                                      ; 0                                     ; 0                                     ; 0                                     ; 1                                     ;
; b_main_current_state.PL_MMC_CTRL_CMD24 ; 0                                      ; 0                                     ; 1                                      ; 0                                      ; 0                                     ; 0                                     ; 0                                     ; 1                                     ;
; b_main_current_state.PL_MMC_CTRL_WAIT  ; 0                                      ; 1                                     ; 0                                      ; 0                                      ; 0                                     ; 0                                     ; 0                                     ; 1                                     ;
; b_main_current_state.PL_MMC_CTRL_CMD16 ; 1                                      ; 0                                     ; 0                                      ; 0                                      ; 0                                     ; 0                                     ; 0                                     ; 1                                     ;
+----------------------------------------+----------------------------------------+---------------------------------------+----------------------------------------+----------------------------------------+---------------------------------------+---------------------------------------+---------------------------------------+---------------------------------------+


Encoding Type:  One-Hot
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |top_de0_cv|mmc_top:DEVICE_MMC|mmc_top_control_layer_512:MMC_DEVICE|mmc_cmd_control_layer_512:MMC_COMMAND_CONTROLLER|mmc_cmd_control_layer_cmd24:CMD_CMD24|b_main_state                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
+----------------------------------------+------------------------------+------------------------------------+------------------------------------+----------------------------------------+----------------------------------------+---------------------------------------+---------------------------------------+------------------------------------+-------------------------------------+----------------------------------------+-----------------------------------+-----------------------------------+-----------------------------------+-----------------------------------+------------------------------+-------------------------------+
; Name                                   ; b_main_state.PL_MAIN_STT_END ; b_main_state.PL_MAIN_STT_DUMMY_GET ; b_main_state.PL_MAIN_STT_DUMMY_REQ ; b_main_state.PL_MAIN_STT_BUSYCHECK_GET ; b_main_state.PL_MAIN_STT_BUSYCHECK_REQ ; b_main_state.PL_MAIN_STT_DATARESP_GET ; b_main_state.PL_MAIN_STT_DATARESP_REQ ; b_main_state.PL_MAIN_STT_CRC_WRITE ; b_main_state.PL_MAIN_STT_DATA_WRITE ; b_main_state.PL_MAIN_STT_STBLOCK_WRITE ; b_main_state.PL_MAIN_STT_WAIT_GET ; b_main_state.PL_MAIN_STT_WAIT_REQ ; b_main_state.PL_MAIN_STT_RESP_GET ; b_main_state.PL_MAIN_STT_RESP_REQ ; b_main_state.PL_MAIN_STT_CMD ; b_main_state.PL_MAIN_STT_IDLE ;
+----------------------------------------+------------------------------+------------------------------------+------------------------------------+----------------------------------------+----------------------------------------+---------------------------------------+---------------------------------------+------------------------------------+-------------------------------------+----------------------------------------+-----------------------------------+-----------------------------------+-----------------------------------+-----------------------------------+------------------------------+-------------------------------+
; b_main_state.PL_MAIN_STT_IDLE          ; 0                            ; 0                                  ; 0                                  ; 0                                      ; 0                                      ; 0                                     ; 0                                     ; 0                                  ; 0                                   ; 0                                      ; 0                                 ; 0                                 ; 0                                 ; 0                                 ; 0                            ; 0                             ;
; b_main_state.PL_MAIN_STT_CMD           ; 0                            ; 0                                  ; 0                                  ; 0                                      ; 0                                      ; 0                                     ; 0                                     ; 0                                  ; 0                                   ; 0                                      ; 0                                 ; 0                                 ; 0                                 ; 0                                 ; 1                            ; 1                             ;
; b_main_state.PL_MAIN_STT_RESP_REQ      ; 0                            ; 0                                  ; 0                                  ; 0                                      ; 0                                      ; 0                                     ; 0                                     ; 0                                  ; 0                                   ; 0                                      ; 0                                 ; 0                                 ; 0                                 ; 1                                 ; 0                            ; 1                             ;
; b_main_state.PL_MAIN_STT_RESP_GET      ; 0                            ; 0                                  ; 0                                  ; 0                                      ; 0                                      ; 0                                     ; 0                                     ; 0                                  ; 0                                   ; 0                                      ; 0                                 ; 0                                 ; 1                                 ; 0                                 ; 0                            ; 1                             ;
; b_main_state.PL_MAIN_STT_WAIT_REQ      ; 0                            ; 0                                  ; 0                                  ; 0                                      ; 0                                      ; 0                                     ; 0                                     ; 0                                  ; 0                                   ; 0                                      ; 0                                 ; 1                                 ; 0                                 ; 0                                 ; 0                            ; 1                             ;
; b_main_state.PL_MAIN_STT_WAIT_GET      ; 0                            ; 0                                  ; 0                                  ; 0                                      ; 0                                      ; 0                                     ; 0                                     ; 0                                  ; 0                                   ; 0                                      ; 1                                 ; 0                                 ; 0                                 ; 0                                 ; 0                            ; 1                             ;
; b_main_state.PL_MAIN_STT_STBLOCK_WRITE ; 0                            ; 0                                  ; 0                                  ; 0                                      ; 0                                      ; 0                                     ; 0                                     ; 0                                  ; 0                                   ; 1                                      ; 0                                 ; 0                                 ; 0                                 ; 0                                 ; 0                            ; 1                             ;
; b_main_state.PL_MAIN_STT_DATA_WRITE    ; 0                            ; 0                                  ; 0                                  ; 0                                      ; 0                                      ; 0                                     ; 0                                     ; 0                                  ; 1                                   ; 0                                      ; 0                                 ; 0                                 ; 0                                 ; 0                                 ; 0                            ; 1                             ;
; b_main_state.PL_MAIN_STT_CRC_WRITE     ; 0                            ; 0                                  ; 0                                  ; 0                                      ; 0                                      ; 0                                     ; 0                                     ; 1                                  ; 0                                   ; 0                                      ; 0                                 ; 0                                 ; 0                                 ; 0                                 ; 0                            ; 1                             ;
; b_main_state.PL_MAIN_STT_DATARESP_REQ  ; 0                            ; 0                                  ; 0                                  ; 0                                      ; 0                                      ; 0                                     ; 1                                     ; 0                                  ; 0                                   ; 0                                      ; 0                                 ; 0                                 ; 0                                 ; 0                                 ; 0                            ; 1                             ;
; b_main_state.PL_MAIN_STT_DATARESP_GET  ; 0                            ; 0                                  ; 0                                  ; 0                                      ; 0                                      ; 1                                     ; 0                                     ; 0                                  ; 0                                   ; 0                                      ; 0                                 ; 0                                 ; 0                                 ; 0                                 ; 0                            ; 1                             ;
; b_main_state.PL_MAIN_STT_BUSYCHECK_REQ ; 0                            ; 0                                  ; 0                                  ; 0                                      ; 1                                      ; 0                                     ; 0                                     ; 0                                  ; 0                                   ; 0                                      ; 0                                 ; 0                                 ; 0                                 ; 0                                 ; 0                            ; 1                             ;
; b_main_state.PL_MAIN_STT_BUSYCHECK_GET ; 0                            ; 0                                  ; 0                                  ; 1                                      ; 0                                      ; 0                                     ; 0                                     ; 0                                  ; 0                                   ; 0                                      ; 0                                 ; 0                                 ; 0                                 ; 0                                 ; 0                            ; 1                             ;
; b_main_state.PL_MAIN_STT_DUMMY_REQ     ; 0                            ; 0                                  ; 1                                  ; 0                                      ; 0                                      ; 0                                     ; 0                                     ; 0                                  ; 0                                   ; 0                                      ; 0                                 ; 0                                 ; 0                                 ; 0                                 ; 0                            ; 1                             ;
; b_main_state.PL_MAIN_STT_DUMMY_GET     ; 0                            ; 1                                  ; 0                                  ; 0                                      ; 0                                      ; 0                                     ; 0                                     ; 0                                  ; 0                                   ; 0                                      ; 0                                 ; 0                                 ; 0                                 ; 0                                 ; 0                            ; 1                             ;
; b_main_state.PL_MAIN_STT_END           ; 1                            ; 0                                  ; 0                                  ; 0                                      ; 0                                      ; 0                                     ; 0                                     ; 0                                  ; 0                                   ; 0                                      ; 0                                 ; 0                                 ; 0                                 ; 0                                 ; 0                            ; 1                             ;
+----------------------------------------+------------------------------+------------------------------------+------------------------------------+----------------------------------------+----------------------------------------+---------------------------------------+---------------------------------------+------------------------------------+-------------------------------------+----------------------------------------+-----------------------------------+-----------------------------------+-----------------------------------+-----------------------------------+------------------------------+-------------------------------+


Encoding Type:  One-Hot
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |top_de0_cv|mmc_top:DEVICE_MMC|mmc_top_control_layer_512:MMC_DEVICE|mmc_cmd_control_layer_512:MMC_COMMAND_CONTROLLER|mmc_cmd_control_layer_cmd17:CMD_CMD17|b_main_state                                                                                                                                                                                                                                                     ;
+--------------------------------------+------------------------------------+------------------------------------+------------------------------+------------------------------------+-----------------------------------+--------------------------------------+--------------------------------------+-----------------------------------+-----------------------------------+------------------------------+-------------------------------+
; Name                                 ; b_main_state.PL_MAIN_STT_DUMMY_GET ; b_main_state.PL_MAIN_STT_DUMMY_REQ ; b_main_state.PL_MAIN_STT_END ; b_main_state.PL_MAIN_STT_DATA_WAIT ; b_main_state.PL_MAIN_STT_DATA_GET ; b_main_state.PL_MAIN_STT_STBLOCK_GET ; b_main_state.PL_MAIN_STT_STBLOCK_REQ ; b_main_state.PL_MAIN_STT_RESP_GET ; b_main_state.PL_MAIN_STT_RESP_REQ ; b_main_state.PL_MAIN_STT_CMD ; b_main_state.PL_MAIN_STT_IDLE ;
+--------------------------------------+------------------------------------+------------------------------------+------------------------------+------------------------------------+-----------------------------------+--------------------------------------+--------------------------------------+-----------------------------------+-----------------------------------+------------------------------+-------------------------------+
; b_main_state.PL_MAIN_STT_IDLE        ; 0                                  ; 0                                  ; 0                            ; 0                                  ; 0                                 ; 0                                    ; 0                                    ; 0                                 ; 0                                 ; 0                            ; 0                             ;
; b_main_state.PL_MAIN_STT_CMD         ; 0                                  ; 0                                  ; 0                            ; 0                                  ; 0                                 ; 0                                    ; 0                                    ; 0                                 ; 0                                 ; 1                            ; 1                             ;
; b_main_state.PL_MAIN_STT_RESP_REQ    ; 0                                  ; 0                                  ; 0                            ; 0                                  ; 0                                 ; 0                                    ; 0                                    ; 0                                 ; 1                                 ; 0                            ; 1                             ;
; b_main_state.PL_MAIN_STT_RESP_GET    ; 0                                  ; 0                                  ; 0                            ; 0                                  ; 0                                 ; 0                                    ; 0                                    ; 1                                 ; 0                                 ; 0                            ; 1                             ;
; b_main_state.PL_MAIN_STT_STBLOCK_REQ ; 0                                  ; 0                                  ; 0                            ; 0                                  ; 0                                 ; 0                                    ; 1                                    ; 0                                 ; 0                                 ; 0                            ; 1                             ;
; b_main_state.PL_MAIN_STT_STBLOCK_GET ; 0                                  ; 0                                  ; 0                            ; 0                                  ; 0                                 ; 1                                    ; 0                                    ; 0                                 ; 0                                 ; 0                            ; 1                             ;
; b_main_state.PL_MAIN_STT_DATA_GET    ; 0                                  ; 0                                  ; 0                            ; 0                                  ; 1                                 ; 0                                    ; 0                                    ; 0                                 ; 0                                 ; 0                            ; 1                             ;
; b_main_state.PL_MAIN_STT_DATA_WAIT   ; 0                                  ; 0                                  ; 0                            ; 1                                  ; 0                                 ; 0                                    ; 0                                    ; 0                                 ; 0                                 ; 0                            ; 1                             ;
; b_main_state.PL_MAIN_STT_END         ; 0                                  ; 0                                  ; 1                            ; 0                                  ; 0                                 ; 0                                    ; 0                                    ; 0                                 ; 0                                 ; 0                            ; 1                             ;
; b_main_state.PL_MAIN_STT_DUMMY_REQ   ; 0                                  ; 1                                  ; 0                            ; 0                                  ; 0                                 ; 0                                    ; 0                                    ; 0                                 ; 0                                 ; 0                            ; 1                             ;
; b_main_state.PL_MAIN_STT_DUMMY_GET   ; 1                                  ; 0                                  ; 0                            ; 0                                  ; 0                                 ; 0                                    ; 0                                    ; 0                                 ; 0                                 ; 0                            ; 1                             ;
+--------------------------------------+------------------------------------+------------------------------------+------------------------------+------------------------------------+-----------------------------------+--------------------------------------+--------------------------------------+-----------------------------------+-----------------------------------+------------------------------+-------------------------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |top_de0_cv|mmc_top:DEVICE_MMC|mmc_top_control_layer_512:MMC_DEVICE|mmc_cmd_control_layer_512:MMC_COMMAND_CONTROLLER|mmc_cmd_control_layer_cmd17:CMD_CMD17|b_receive_state            ;
+-----------------------------------------+------------------------------------+----------------------------------------+-----------------------------------------+-------------------------------------+
; Name                                    ; b_receive_state.PL_RECEIVE_STT_END ; b_receive_state.PL_RECEIVE_STT_CRC_GET ; b_receive_state.PL_RECEIVE_STT_DATA_GET ; b_receive_state.PL_RECEIVE_STT_IDLE ;
+-----------------------------------------+------------------------------------+----------------------------------------+-----------------------------------------+-------------------------------------+
; b_receive_state.PL_RECEIVE_STT_IDLE     ; 0                                  ; 0                                      ; 0                                       ; 0                                   ;
; b_receive_state.PL_RECEIVE_STT_DATA_GET ; 0                                  ; 0                                      ; 1                                       ; 1                                   ;
; b_receive_state.PL_RECEIVE_STT_CRC_GET  ; 0                                  ; 1                                      ; 0                                       ; 1                                   ;
; b_receive_state.PL_RECEIVE_STT_END      ; 1                                  ; 0                                      ; 0                                       ; 1                                   ;
+-----------------------------------------+------------------------------------+----------------------------------------+-----------------------------------------+-------------------------------------+


Encoding Type:  One-Hot
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |top_de0_cv|mmc_top:DEVICE_MMC|mmc_top_control_layer_512:MMC_DEVICE|mmc_cmd_control_layer_512:MMC_COMMAND_CONTROLLER|mmc_cmd_control_layer_cmd16:CMD_CMD16|b_main_state                 ;
+-----------------------------------+-----------------------------------+-----------------------------------+------------------------------+-------------------------------+------------------------------+
; Name                              ; b_main_state.PL_MAIN_STT_RESP_GET ; b_main_state.PL_MAIN_STT_RESP_REQ ; b_main_state.PL_MAIN_STT_CMD ; b_main_state.PL_MAIN_STT_IDLE ; b_main_state.PL_MAIN_STT_END ;
+-----------------------------------+-----------------------------------+-----------------------------------+------------------------------+-------------------------------+------------------------------+
; b_main_state.PL_MAIN_STT_IDLE     ; 0                                 ; 0                                 ; 0                            ; 0                             ; 0                            ;
; b_main_state.PL_MAIN_STT_CMD      ; 0                                 ; 0                                 ; 1                            ; 1                             ; 0                            ;
; b_main_state.PL_MAIN_STT_RESP_REQ ; 0                                 ; 1                                 ; 0                            ; 1                             ; 0                            ;
; b_main_state.PL_MAIN_STT_RESP_GET ; 1                                 ; 0                                 ; 0                            ; 1                             ; 0                            ;
; b_main_state.PL_MAIN_STT_END      ; 0                                 ; 0                                 ; 0                            ; 1                             ; 1                            ;
+-----------------------------------+-----------------------------------+-----------------------------------+------------------------------+-------------------------------+------------------------------+


Encoding Type:  One-Hot
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |top_de0_cv|mmc_top:DEVICE_MMC|mmc_top_control_layer_512:MMC_DEVICE|mmc_cmd_control_layer_512:MMC_COMMAND_CONTROLLER|mmc_cmd_control_layer_cmd1:CMD_CMD1|b_main_state                   ;
+-----------------------------------+-----------------------------------+-----------------------------------+------------------------------+-------------------------------+------------------------------+
; Name                              ; b_main_state.PL_MAIN_STT_RESP_GET ; b_main_state.PL_MAIN_STT_RESP_REQ ; b_main_state.PL_MAIN_STT_CMD ; b_main_state.PL_MAIN_STT_IDLE ; b_main_state.PL_MAIN_STT_END ;
+-----------------------------------+-----------------------------------+-----------------------------------+------------------------------+-------------------------------+------------------------------+
; b_main_state.PL_MAIN_STT_IDLE     ; 0                                 ; 0                                 ; 0                            ; 0                             ; 0                            ;
; b_main_state.PL_MAIN_STT_CMD      ; 0                                 ; 0                                 ; 1                            ; 1                             ; 0                            ;
; b_main_state.PL_MAIN_STT_RESP_REQ ; 0                                 ; 1                                 ; 0                            ; 1                             ; 0                            ;
; b_main_state.PL_MAIN_STT_RESP_GET ; 1                                 ; 0                                 ; 0                            ; 1                             ; 0                            ;
; b_main_state.PL_MAIN_STT_END      ; 0                                 ; 0                                 ; 0                            ; 1                             ; 1                            ;
+-----------------------------------+-----------------------------------+-----------------------------------+------------------------------+-------------------------------+------------------------------+


Encoding Type:  One-Hot
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |top_de0_cv|mmc_top:DEVICE_MMC|mmc_top_control_layer_512:MMC_DEVICE|mmc_cmd_control_layer_512:MMC_COMMAND_CONTROLLER|mmc_cmd_control_layer_cmd0:CMD_CMD0|b_main_state                   ;
+-----------------------------------+-----------------------------------+-----------------------------------+------------------------------+-------------------------------+------------------------------+
; Name                              ; b_main_state.PL_MAIN_STT_RESP_GET ; b_main_state.PL_MAIN_STT_RESP_REQ ; b_main_state.PL_MAIN_STT_CMD ; b_main_state.PL_MAIN_STT_IDLE ; b_main_state.PL_MAIN_STT_END ;
+-----------------------------------+-----------------------------------+-----------------------------------+------------------------------+-------------------------------+------------------------------+
; b_main_state.PL_MAIN_STT_IDLE     ; 0                                 ; 0                                 ; 0                            ; 0                             ; 0                            ;
; b_main_state.PL_MAIN_STT_CMD      ; 0                                 ; 0                                 ; 1                            ; 1                             ; 0                            ;
; b_main_state.PL_MAIN_STT_RESP_REQ ; 0                                 ; 1                                 ; 0                            ; 1                             ; 0                            ;
; b_main_state.PL_MAIN_STT_RESP_GET ; 1                                 ; 0                                 ; 0                            ; 1                             ; 0                            ;
; b_main_state.PL_MAIN_STT_END      ; 0                                 ; 0                                 ; 0                            ; 1                             ; 1                            ;
+-----------------------------------+-----------------------------------+-----------------------------------+------------------------------+-------------------------------+------------------------------+


Encoding Type:  One-Hot
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |top_de0_cv|mmc_top:DEVICE_MMC|mmc_top_control_layer_512:MMC_DEVICE|mmc_cmd_control_layer_512:MMC_COMMAND_CONTROLLER|mmc_cmd_control_layer_initial:CMD_INIT|b_main_state ;
+-------------------------------+------------------------------+-------------------------------+-------------------------------+-----------------------------------------------------------+
; Name                          ; b_main_state.PL_MAIN_STT_END ; b_main_state.PL_MAIN_STT_WAIT ; b_main_state.PL_MAIN_STT_WORK ; b_main_state.PL_MAIN_STT_IDLE                             ;
+-------------------------------+------------------------------+-------------------------------+-------------------------------+-----------------------------------------------------------+
; b_main_state.PL_MAIN_STT_IDLE ; 0                            ; 0                             ; 0                             ; 0                                                         ;
; b_main_state.PL_MAIN_STT_WORK ; 0                            ; 0                             ; 1                             ; 1                                                         ;
; b_main_state.PL_MAIN_STT_WAIT ; 0                            ; 1                             ; 0                             ; 1                                                         ;
; b_main_state.PL_MAIN_STT_END  ; 1                            ; 0                             ; 0                             ; 1                                                         ;
+-------------------------------+------------------------------+-------------------------------+-------------------------------+-----------------------------------------------------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |top_de0_cv|vga_display_sdram:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control_read_pixel:VRAM_READ|b_timing_state ;
+-----------------------------------------+-----------------------------------+-----------------------------------+-----------------------------------------+
; Name                                    ; b_timing_state.PL_TIMING_STT_STOP ; b_timing_state.PL_TIMING_STT_IDLE ; b_timing_state.PL_TIMING_STT_RESET_FIFO ;
+-----------------------------------------+-----------------------------------+-----------------------------------+-----------------------------------------+
; b_timing_state.PL_TIMING_STT_STOP       ; 0                                 ; 0                                 ; 0                                       ;
; b_timing_state.PL_TIMING_STT_RESET_FIFO ; 1                                 ; 0                                 ; 1                                       ;
; b_timing_state.PL_TIMING_STT_IDLE       ; 1                                 ; 1                                 ; 0                                       ;
+-----------------------------------------+-----------------------------------+-----------------------------------+-----------------------------------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |top_de0_cv|vga_display_sdram:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control_read_pixel:VRAM_READ|b_read_state     ;
+----------------------------------------+-----------------------------------+----------------------------------------+---------------------------------------+
; Name                                   ; b_read_state.LPARAM_STT_READ_IDLE ; b_read_state.LPARAM_STT_READ_RD_FINISH ; b_read_state.LPARAM_STT_READ_RD_BLOCK ;
+----------------------------------------+-----------------------------------+----------------------------------------+---------------------------------------+
; b_read_state.LPARAM_STT_READ_IDLE      ; 0                                 ; 0                                      ; 0                                     ;
; b_read_state.LPARAM_STT_READ_RD_BLOCK  ; 1                                 ; 0                                      ; 1                                     ;
; b_read_state.LPARAM_STT_READ_RD_FINISH ; 1                                 ; 1                                      ; 0                                     ;
+----------------------------------------+-----------------------------------+----------------------------------------+---------------------------------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |top_de0_cv|vga_display_sdram:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control_read_pixel:VRAM_READ|b_read_block_state                                 ;
+--------------------------------------------------+-----------------------------------------+-----------------------------------------------+--------------------------------------------------+
; Name                                             ; b_read_block_state.LPARAM_STT_READ_IDLE ; b_read_block_state.LPARAM_STT_READ_BLOBK_DONE ; b_read_block_state.LPARAM_STT_READ_BLOBK_READING ;
+--------------------------------------------------+-----------------------------------------+-----------------------------------------------+--------------------------------------------------+
; b_read_block_state.LPARAM_STT_READ_IDLE          ; 0                                       ; 0                                             ; 0                                                ;
; b_read_block_state.LPARAM_STT_READ_BLOBK_READING ; 1                                       ; 0                                             ; 1                                                ;
; b_read_block_state.LPARAM_STT_READ_BLOBK_DONE    ; 1                                       ; 1                                             ; 0                                                ;
+--------------------------------------------------+-----------------------------------------+-----------------------------------------------+--------------------------------------------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |top_de0_cv|vga_display_sdram:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_command_controller:CMD_CONTROLLER|main_state ;
+--------------------------+------------------------+--------------------------+------------------------------------------------------------------------+
; Name                     ; main_state.PL_STT_IDLE ; main_state.PL_STT_BITMAP ; main_state.PL_STT_CLEAR                                                ;
+--------------------------+------------------------+--------------------------+------------------------------------------------------------------------+
; main_state.PL_STT_IDLE   ; 0                      ; 0                        ; 0                                                                      ;
; main_state.PL_STT_CLEAR  ; 1                      ; 0                        ; 1                                                                      ;
; main_state.PL_STT_BITMAP ; 1                      ; 1                        ; 0                                                                      ;
+--------------------------+------------------------+--------------------------+------------------------------------------------------------------------+


Encoding Type:  One-Hot
+---------------------------------------------------------------------------------------------------------+
; State Machine - |top_de0_cv|sci_top:DEVICE_SCI|uart:UARTMOD|uart_receiver:UART_RECEIVER|b_rxd_state     ;
+---------------------------+----------------------+--------------------------+---------------------------+
; Name                      ; b_rxd_state.RXD_IDLE ; b_rxd_state.RXD_RECEIVED ; b_rxd_state.RXD_RECEIVING ;
+---------------------------+----------------------+--------------------------+---------------------------+
; b_rxd_state.RXD_IDLE      ; 0                    ; 0                        ; 0                         ;
; b_rxd_state.RXD_RECEIVING ; 1                    ; 0                        ; 1                         ;
; b_rxd_state.RXD_RECEIVED  ; 1                    ; 1                        ; 0                         ;
+---------------------------+----------------------+--------------------------+---------------------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------------------------------------------+
; State Machine - |top_de0_cv|sci_top:DEVICE_SCI|uart:UARTMOD|uart_transmitter:UART_TRANSMITTER|b_if_state ;
+-----------------------+--------------------+-----------------------+-------------------------------------+
; Name                  ; b_if_state.IF_IDLE ; b_if_state.IF_WORKING ; b_if_state.IF_START                 ;
+-----------------------+--------------------+-----------------------+-------------------------------------+
; b_if_state.IF_IDLE    ; 0                  ; 0                     ; 0                                   ;
; b_if_state.IF_START   ; 1                  ; 0                     ; 1                                   ;
; b_if_state.IF_WORKING ; 1                  ; 1                     ; 0                                   ;
+-----------------------+--------------------+-----------------------+-------------------------------------+


Encoding Type:  One-Hot
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |top_de0_cv|mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|pipeline_control:PIPELINE_CTRL|b_state                                                                         ;
+-----------------------------------+------------------------+-------------------------+----------------------------+--------------------------+--------------------------+-----------------------------------+----------------------+
; Name                              ; b_state.L_PARAM_RELOAD ; b_state.L_PARAM_IDT_SET ; b_state.L_PARAM_IRQ_RETURN ; b_state.L_PARAM_IRQ_CALL ; b_state.L_PARAM_ALU_JUMP ; b_state.L_PARAM_ALU_JUMP_IRQ_CALL ; b_state.L_PARAM_IDLE ;
+-----------------------------------+------------------------+-------------------------+----------------------------+--------------------------+--------------------------+-----------------------------------+----------------------+
; b_state.L_PARAM_IDLE              ; 0                      ; 0                       ; 0                          ; 0                        ; 0                        ; 0                                 ; 0                    ;
; b_state.L_PARAM_ALU_JUMP_IRQ_CALL ; 0                      ; 0                       ; 0                          ; 0                        ; 0                        ; 1                                 ; 1                    ;
; b_state.L_PARAM_ALU_JUMP          ; 0                      ; 0                       ; 0                          ; 0                        ; 1                        ; 0                                 ; 1                    ;
; b_state.L_PARAM_IRQ_CALL          ; 0                      ; 0                       ; 0                          ; 1                        ; 0                        ; 0                                 ; 1                    ;
; b_state.L_PARAM_IRQ_RETURN        ; 0                      ; 0                       ; 1                          ; 0                        ; 0                        ; 0                                 ; 1                    ;
; b_state.L_PARAM_IDT_SET           ; 0                      ; 1                       ; 0                          ; 0                        ; 0                        ; 0                                 ; 1                    ;
; b_state.L_PARAM_RELOAD            ; 1                      ; 0                       ; 0                          ; 0                        ; 0                        ; 0                                 ; 1                    ;
+-----------------------------------+------------------------+-------------------------+----------------------------+--------------------------+--------------------------+-----------------------------------+----------------------+


Encoding Type:  One-Hot
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |top_de0_cv|mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|pipeline_control:PIPELINE_CTRL|pipeline_control_irq_return:IRQ_RETURN|b_state ;
+---------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Name                ; b_state.PL_STT_DONE                                                                                                                                                         ;
+---------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; b_state.PL_STT_IDLE ; 0                                                                                                                                                                           ;
; b_state.PL_STT_DONE ; 1                                                                                                                                                                           ;
+---------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |top_de0_cv|mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|pipeline_control:PIPELINE_CTRL|pipeline_control_irq_call:IRQ_CALL|b_state ;
+----------------------------+---------------------+---------------------+----------------------------------------------------------------------------------------------------------------------+
; Name                       ; b_state.PL_STT_IDLE ; b_state.PL_STT_DONE ; b_state.PL_STT_HUNDLER_GET                                                                                           ;
+----------------------------+---------------------+---------------------+----------------------------------------------------------------------------------------------------------------------+
; b_state.PL_STT_IDLE        ; 0                   ; 0                   ; 0                                                                                                                    ;
; b_state.PL_STT_HUNDLER_GET ; 1                   ; 0                   ; 1                                                                                                                    ;
; b_state.PL_STT_DONE        ; 1                   ; 1                   ; 0                                                                                                                    ;
+----------------------------+---------------------+---------------------+----------------------------------------------------------------------------------------------------------------------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |top_de0_cv|mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|interrupt_control:IRQ_CTRL|b_state ;
+-----------------------+--------------------------------------------------------------------------------------------------------------------------------+
; Name                  ; b_state.STT_COMP_WAIT                                                                                                          ;
+-----------------------+--------------------------------------------------------------------------------------------------------------------------------+
; b_state.STT_IDLE      ; 0                                                                                                                              ;
; b_state.STT_COMP_WAIT ; 1                                                                                                                              ;
+-----------------------+--------------------------------------------------------------------------------------------------------------------------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------------------------------------+
; State Machine - |top_de0_cv|sci_top:DEVICE_SCI|uart:UARTMOD|uart_receiver:UART_RECEIVER|b_if_state ;
+------------------------+--------------------+------------------------+-----------------------------+
; Name                   ; b_if_state.IF_IDLE ; b_if_state.IF_IDLEWAIT ; b_if_state.IF_RECEIVED      ;
+------------------------+--------------------+------------------------+-----------------------------+
; b_if_state.IF_IDLE     ; 0                  ; 0                      ; 0                           ;
; b_if_state.IF_RECEIVED ; 1                  ; 0                      ; 1                           ;
; b_if_state.IF_IDLEWAIT ; 1                  ; 1                      ; 0                           ;
+------------------------+--------------------+------------------------+-----------------------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |top_de0_cv|mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|fetch:FETCH|b_state ;
+---------------------+-------------------------------------------------------------------------------------------------------------------+
; Name                ; b_state.PL_STT_READ                                                                                               ;
+---------------------+-------------------------------------------------------------------------------------------------------------------+
; b_state.PL_STT_IDLE ; 0                                                                                                                 ;
; b_state.PL_STT_READ ; 1                                                                                                                 ;
+---------------------+-------------------------------------------------------------------------------------------------------------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |top_de0_cv|mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|b_req_main_state        ;
+----------------------------------+----------------------------------+---------------------------------+---------------------------------+-------------------------------+
; Name                             ; b_req_main_state.L_PARAM_OUTINST ; b_req_main_state.L_PARAM_MEMGET ; b_req_main_state.L_PARAM_MEMREQ ; b_req_main_state.L_PARAM_IDLE ;
+----------------------------------+----------------------------------+---------------------------------+---------------------------------+-------------------------------+
; b_req_main_state.L_PARAM_IDLE    ; 0                                ; 0                               ; 0                               ; 0                             ;
; b_req_main_state.L_PARAM_MEMREQ  ; 0                                ; 0                               ; 1                               ; 1                             ;
; b_req_main_state.L_PARAM_MEMGET  ; 0                                ; 1                               ; 0                               ; 1                             ;
; b_req_main_state.L_PARAM_OUTINST ; 1                                ; 0                               ; 0                               ; 1                             ;
+----------------------------------+----------------------------------+---------------------------------+---------------------------------+-------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Protected by Synthesis                                                                                                                                                                                                                                                                                         ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; Register Name                                                                                                                                                                                            ; Protected by Synthesis Attribute or Preserve Register Assignment ; Not to be Touched by Netlist Optimizations ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; vga_display_sdram:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control_read_pixel:VRAM_READ|vga_async_fifo:VRAMREAD_FIFO1|b_rd_counter[3]                                             ; yes                                                              ; yes                                        ;
; vga_display_sdram:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control_read_pixel:VRAM_READ|vga_async_fifo:VRAMREAD_FIFO1|b_rd_counter[4]                                             ; yes                                                              ; yes                                        ;
; vga_display_sdram:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control_read_pixel:VRAM_READ|vga_async_fifo:VRAMREAD_FIFO1|b_rd_counter[5]                                             ; yes                                                              ; yes                                        ;
; vga_display_sdram:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control_read_pixel:VRAM_READ|vga_async_fifo:VRAMREAD_FIFO1|b_rd_counter[6]                                             ; yes                                                              ; yes                                        ;
; vga_display_sdram:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control_read_pixel:VRAM_READ|vga_async_fifo:VRAMREAD_FIFO1|b_rd_counter[2]                                             ; yes                                                              ; yes                                        ;
; vga_display_sdram:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control_read_pixel:VRAM_READ|vga_async_fifo:VRAMREAD_FIFO1|b_rd_counter[1]                                             ; yes                                                              ; yes                                        ;
; vga_display_sdram:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control_read_pixel:VRAM_READ|vga_async_fifo:VRAMREAD_FIFO1|b_wr_counter[6]                                             ; yes                                                              ; yes                                        ;
; vga_display_sdram:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control_read_pixel:VRAM_READ|vga_async_fifo:VRAMREAD_FIFO1|b_wr_counter[0]                                             ; yes                                                              ; yes                                        ;
; vga_display_sdram:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control_read_pixel:VRAM_READ|vga_async_fifo:VRAMREAD_FIFO1|b_wr_counter[1]                                             ; yes                                                              ; yes                                        ;
; vga_display_sdram:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control_read_pixel:VRAM_READ|vga_async_fifo:VRAMREAD_FIFO1|b_wr_counter[2]                                             ; yes                                                              ; yes                                        ;
; vga_display_sdram:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control_read_pixel:VRAM_READ|vga_async_fifo:VRAMREAD_FIFO1|b_wr_counter[3]                                             ; yes                                                              ; yes                                        ;
; vga_display_sdram:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control_read_pixel:VRAM_READ|vga_async_fifo:VRAMREAD_FIFO1|b_wr_counter[4]                                             ; yes                                                              ; yes                                        ;
; vga_display_sdram:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control_read_pixel:VRAM_READ|vga_async_fifo:VRAMREAD_FIFO1|b_wr_counter[5]                                             ; yes                                                              ; yes                                        ;
; vga_display_sdram:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control_read_pixel:VRAM_READ|vga_async_fifo:VRAMREAD_FIFO1|b_rd_counter[0]                                             ; yes                                                              ; yes                                        ;
; vga_display_sdram:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control_read_pixel:VRAM_READ|vga_async_fifo:VRAMREAD_FIFO1|vga_async_fifo_double_flipflop:D_FIFO_WRITE|b_data1[0]      ; yes                                                              ; yes                                        ;
; vga_display_sdram:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control_read_pixel:VRAM_READ|vga_async_fifo:VRAMREAD_FIFO1|vga_async_fifo_double_flipflop:D_FIFO_WRITE|b_data1[1]      ; yes                                                              ; yes                                        ;
; vga_display_sdram:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control_read_pixel:VRAM_READ|vga_async_fifo:VRAMREAD_FIFO1|vga_async_fifo_double_flipflop:D_FIFO_WRITE|b_data1[7]      ; yes                                                              ; yes                                        ;
; vga_display_sdram:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control_read_pixel:VRAM_READ|vga_async_fifo:VRAMREAD_FIFO1|vga_async_fifo_double_flipflop:D_FIFO_WRITE|b_data1[6]      ; yes                                                              ; yes                                        ;
; vga_display_sdram:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control_read_pixel:VRAM_READ|vga_async_fifo:VRAMREAD_FIFO1|vga_async_fifo_double_flipflop:D_FIFO_WRITE|b_data1[5]      ; yes                                                              ; yes                                        ;
; vga_display_sdram:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control_read_pixel:VRAM_READ|vga_async_fifo:VRAMREAD_FIFO1|vga_async_fifo_double_flipflop:D_FIFO_WRITE|b_data1[4]      ; yes                                                              ; yes                                        ;
; vga_display_sdram:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control_read_pixel:VRAM_READ|vga_async_fifo:VRAMREAD_FIFO1|vga_async_fifo_double_flipflop:D_FIFO_WRITE|b_data1[3]      ; yes                                                              ; yes                                        ;
; vga_display_sdram:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control_read_pixel:VRAM_READ|vga_async_fifo:VRAMREAD_FIFO1|vga_async_fifo_double_flipflop:D_FIFO_WRITE|b_data1[2]      ; yes                                                              ; yes                                        ;
; vga_display_sdram:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control_read_pixel:VRAM_READ|vga_async_fifo:VRAMREAD_FIFO1|b_rd_counter[7]                                             ; yes                                                              ; yes                                        ;
; vga_display_sdram:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control_read_pixel:VRAM_READ|vga_async_fifo:VRAMREAD_FIFO1|vga_async_fifo_double_flipflop:D_FIFO_READ|b_data1[7]       ; yes                                                              ; yes                                        ;
; vga_display_sdram:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control_read_pixel:VRAM_READ|vga_async_fifo:VRAMREAD_FIFO1|vga_async_fifo_double_flipflop:D_FIFO_READ|b_data1[6]       ; yes                                                              ; yes                                        ;
; vga_display_sdram:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control_read_pixel:VRAM_READ|vga_async_fifo:VRAMREAD_FIFO1|vga_async_fifo_double_flipflop:D_FIFO_READ|b_data1[5]       ; yes                                                              ; yes                                        ;
; vga_display_sdram:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control_read_pixel:VRAM_READ|vga_async_fifo:VRAMREAD_FIFO1|vga_async_fifo_double_flipflop:D_FIFO_READ|b_data1[4]       ; yes                                                              ; yes                                        ;
; vga_display_sdram:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control_read_pixel:VRAM_READ|vga_async_fifo:VRAMREAD_FIFO1|vga_async_fifo_double_flipflop:D_FIFO_READ|b_data1[3]       ; yes                                                              ; yes                                        ;
; vga_display_sdram:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control_read_pixel:VRAM_READ|vga_async_fifo:VRAMREAD_FIFO1|vga_async_fifo_double_flipflop:D_FIFO_READ|b_data1[2]       ; yes                                                              ; yes                                        ;
; vga_display_sdram:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control_read_pixel:VRAM_READ|vga_async_fifo:VRAMREAD_FIFO1|vga_async_fifo_double_flipflop:D_FIFO_READ|b_data1[0]       ; yes                                                              ; yes                                        ;
; vga_display_sdram:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control_read_pixel:VRAM_READ|vga_async_fifo:VRAMREAD_FIFO1|vga_async_fifo_double_flipflop:D_FIFO_READ|b_data1[1]       ; yes                                                              ; yes                                        ;
; vga_display_sdram:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control_read_pixel:VRAM_READ|vga_async_fifo:VRAMREAD_FIFO1|b_wr_counter[7]                                             ; yes                                                              ; yes                                        ;
; vga_display_sdram:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control_read_pixel:VRAM_READ|vga_async_fifo:VRAMREAD_FIFO1|vga_async_fifo_double_flipflop:SYNTH_RESET_READ|b_data1[0]  ; yes                                                              ; yes                                        ;
; vga_display_sdram:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control_read_pixel:VRAM_READ|vga_async_fifo:VRAMREAD_FIFO1|vga_async_fifo_double_flipflop:D_FIFO_WRITE|b_data0[0]      ; yes                                                              ; yes                                        ;
; vga_display_sdram:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control_read_pixel:VRAM_READ|vga_async_fifo:VRAMREAD_FIFO1|vga_async_fifo_double_flipflop:D_FIFO_WRITE|b_data0[1]      ; yes                                                              ; yes                                        ;
; vga_display_sdram:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control_read_pixel:VRAM_READ|vga_async_fifo:VRAMREAD_FIFO1|vga_async_fifo_double_flipflop:D_FIFO_WRITE|b_data0[7]      ; yes                                                              ; yes                                        ;
; vga_display_sdram:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control_read_pixel:VRAM_READ|vga_async_fifo:VRAMREAD_FIFO1|vga_async_fifo_double_flipflop:D_FIFO_WRITE|b_data0[6]      ; yes                                                              ; yes                                        ;
; vga_display_sdram:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control_read_pixel:VRAM_READ|vga_async_fifo:VRAMREAD_FIFO1|vga_async_fifo_double_flipflop:D_FIFO_WRITE|b_data0[5]      ; yes                                                              ; yes                                        ;
; vga_display_sdram:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control_read_pixel:VRAM_READ|vga_async_fifo:VRAMREAD_FIFO1|vga_async_fifo_double_flipflop:D_FIFO_WRITE|b_data0[4]      ; yes                                                              ; yes                                        ;
; vga_display_sdram:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control_read_pixel:VRAM_READ|vga_async_fifo:VRAMREAD_FIFO1|vga_async_fifo_double_flipflop:D_FIFO_WRITE|b_data0[3]      ; yes                                                              ; yes                                        ;
; vga_display_sdram:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control_read_pixel:VRAM_READ|vga_async_fifo:VRAMREAD_FIFO1|vga_async_fifo_double_flipflop:D_FIFO_WRITE|b_data0[2]      ; yes                                                              ; yes                                        ;
; sci_top:DEVICE_SCI|uart:UARTMOD|uart_transmitter:UART_TRANSMITTER|uart_double_flipflop:DOUBLE_FLIPFLOP|b_data1[0]                                                                                        ; yes                                                              ; yes                                        ;
; vga_display_sdram:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control_read_pixel:VRAM_READ|vga_async_fifo:VRAMREAD_FIFO1|vga_async_fifo_double_flipflop:SYNTH_RESET_WRITE|b_data1[0] ; yes                                                              ; yes                                        ;
; vga_display_sdram:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control_read_pixel:VRAM_READ|vga_async_fifo:VRAMREAD_FIFO1|vga_async_fifo_double_flipflop:D_FIFO_READ|b_data0[7]       ; yes                                                              ; yes                                        ;
; vga_display_sdram:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control_read_pixel:VRAM_READ|vga_async_fifo:VRAMREAD_FIFO1|vga_async_fifo_double_flipflop:D_FIFO_READ|b_data0[6]       ; yes                                                              ; yes                                        ;
; vga_display_sdram:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control_read_pixel:VRAM_READ|vga_async_fifo:VRAMREAD_FIFO1|vga_async_fifo_double_flipflop:D_FIFO_READ|b_data0[5]       ; yes                                                              ; yes                                        ;
; vga_display_sdram:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control_read_pixel:VRAM_READ|vga_async_fifo:VRAMREAD_FIFO1|vga_async_fifo_double_flipflop:D_FIFO_READ|b_data0[4]       ; yes                                                              ; yes                                        ;
; vga_display_sdram:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control_read_pixel:VRAM_READ|vga_async_fifo:VRAMREAD_FIFO1|vga_async_fifo_double_flipflop:D_FIFO_READ|b_data0[3]       ; yes                                                              ; yes                                        ;
; vga_display_sdram:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control_read_pixel:VRAM_READ|vga_async_fifo:VRAMREAD_FIFO1|vga_async_fifo_double_flipflop:D_FIFO_READ|b_data0[2]       ; yes                                                              ; yes                                        ;
; vga_display_sdram:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control_read_pixel:VRAM_READ|vga_async_fifo:VRAMREAD_FIFO1|vga_async_fifo_double_flipflop:D_FIFO_READ|b_data0[0]       ; yes                                                              ; yes                                        ;
; vga_display_sdram:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control_read_pixel:VRAM_READ|vga_async_fifo:VRAMREAD_FIFO1|vga_async_fifo_double_flipflop:D_FIFO_READ|b_data0[1]       ; yes                                                              ; yes                                        ;
; vga_display_sdram:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control_read_pixel:VRAM_READ|vga_async_fifo:VRAMREAD_FIFO1|vga_async_fifo_double_flipflop:SYNTH_RESET_READ|b_data0[0]  ; yes                                                              ; yes                                        ;
; iboot_rom_de0_cv:IBOOT_ROM|iboot_rom_asmi_reader:FLASH_CONTROLLOR|iboot_rom_showahead_async_fifo:OUTPUT_QUEUE|iboot_rom_showahead_async_fifo_double_flipflop:D_FIFO_WRITE|b_data1[3]                     ; yes                                                              ; yes                                        ;
; iboot_rom_de0_cv:IBOOT_ROM|iboot_rom_asmi_reader:FLASH_CONTROLLOR|iboot_rom_showahead_async_fifo:OUTPUT_QUEUE|iboot_rom_showahead_async_fifo_double_flipflop:D_FIFO_WRITE|b_data1[1]                     ; yes                                                              ; yes                                        ;
; iboot_rom_de0_cv:IBOOT_ROM|iboot_rom_asmi_reader:FLASH_CONTROLLOR|iboot_rom_showahead_async_fifo:OUTPUT_QUEUE|iboot_rom_showahead_async_fifo_double_flipflop:D_FIFO_WRITE|b_data1[0]                     ; yes                                                              ; yes                                        ;
; iboot_rom_de0_cv:IBOOT_ROM|iboot_rom_asmi_reader:FLASH_CONTROLLOR|iboot_rom_showahead_async_fifo:OUTPUT_QUEUE|iboot_rom_showahead_async_fifo_double_flipflop:D_FIFO_WRITE|b_data1[2]                     ; yes                                                              ; yes                                        ;
; iboot_rom_de0_cv:IBOOT_ROM|iboot_rom_asmi_reader:FLASH_CONTROLLOR|iboot_rom_showahead_async_fifo:OUTPUT_QUEUE|b_rd_counter[0]                                                                            ; yes                                                              ; yes                                        ;
; iboot_rom_de0_cv:IBOOT_ROM|iboot_rom_asmi_reader:FLASH_CONTROLLOR|iboot_rom_showahead_async_fifo:OUTPUT_QUEUE|b_rd_counter[1]                                                                            ; yes                                                              ; yes                                        ;
; iboot_rom_de0_cv:IBOOT_ROM|iboot_rom_asmi_reader:FLASH_CONTROLLOR|iboot_rom_showahead_async_fifo:OUTPUT_QUEUE|b_rd_counter[2]                                                                            ; yes                                                              ; yes                                        ;
; iboot_rom_de0_cv:IBOOT_ROM|iboot_rom_asmi_reader:FLASH_CONTROLLOR|iboot_rom_showahead_async_fifo:OUTPUT_QUEUE|b_rd_counter[3]                                                                            ; yes                                                              ; yes                                        ;
; sci_top:DEVICE_SCI|uart:UARTMOD|uart_transmitter:UART_TRANSMITTER|uart_double_flipflop:DOUBLE_FLIPFLOP|b_data0[0]                                                                                        ; yes                                                              ; yes                                        ;
; vga_display_sdram:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control_read_pixel:VRAM_READ|vga_async_fifo:VRAMREAD_FIFO1|vga_async_fifo_double_flipflop:SYNTH_RESET_WRITE|b_data0[0] ; yes                                                              ; yes                                        ;
; iboot_rom_de0_cv:IBOOT_ROM|iboot_rom_asmi_reader:FLASH_CONTROLLOR|iboot_rom_showahead_async_fifo:OUTPUT_QUEUE|iboot_rom_showahead_async_fifo_double_flipflop:D_FIFO_WRITE|b_data0[3]                     ; yes                                                              ; yes                                        ;
; iboot_rom_de0_cv:IBOOT_ROM|iboot_rom_asmi_reader:FLASH_CONTROLLOR|iboot_rom_showahead_async_fifo:OUTPUT_QUEUE|iboot_rom_showahead_async_fifo_double_flipflop:D_FIFO_WRITE|b_data0[1]                     ; yes                                                              ; yes                                        ;
; iboot_rom_de0_cv:IBOOT_ROM|iboot_rom_asmi_reader:FLASH_CONTROLLOR|iboot_rom_showahead_async_fifo:OUTPUT_QUEUE|iboot_rom_showahead_async_fifo_double_flipflop:D_FIFO_WRITE|b_data0[0]                     ; yes                                                              ; yes                                        ;
; iboot_rom_de0_cv:IBOOT_ROM|iboot_rom_asmi_reader:FLASH_CONTROLLOR|iboot_rom_showahead_async_fifo:OUTPUT_QUEUE|iboot_rom_showahead_async_fifo_double_flipflop:D_FIFO_WRITE|b_data0[2]                     ; yes                                                              ; yes                                        ;
; iboot_rom_de0_cv:IBOOT_ROM|iboot_rom_asmi_reader:FLASH_CONTROLLOR|iboot_rom_showahead_async_fifo:OUTPUT_QUEUE|b_wr_counter[3]                                                                            ; yes                                                              ; yes                                        ;
; iboot_rom_de0_cv:IBOOT_ROM|iboot_rom_asmi_reader:FLASH_CONTROLLOR|iboot_rom_showahead_async_fifo:OUTPUT_QUEUE|b_wr_counter[2]                                                                            ; yes                                                              ; yes                                        ;
; iboot_rom_de0_cv:IBOOT_ROM|iboot_rom_asmi_reader:FLASH_CONTROLLOR|iboot_rom_showahead_async_fifo:OUTPUT_QUEUE|b_wr_counter[1]                                                                            ; yes                                                              ; yes                                        ;
; iboot_rom_de0_cv:IBOOT_ROM|iboot_rom_asmi_reader:FLASH_CONTROLLOR|iboot_rom_showahead_async_fifo:OUTPUT_QUEUE|b_wr_counter[0]                                                                            ; yes                                                              ; yes                                        ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|pipeline_control:PIPELINE_CTRL|b_event_hold                                                                      ; yes                                                              ; yes                                        ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|pipeline_control:PIPELINE_CTRL|b_event_end                                                                       ; yes                                                              ; yes                                        ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|pipeline_control:PIPELINE_CTRL|b_event_start                                                                     ; yes                                                              ; yes                                        ;
; iboot_rom_de0_cv:IBOOT_ROM|iboot_rom_asmi_reader:FLASH_CONTROLLOR|iboot_rom_showahead_async_fifo:OUTPUT_QUEUE|iboot_rom_showahead_async_fifo_double_flipflop:D_FIFO_READ|b_data1[3]                      ; yes                                                              ; yes                                        ;
; iboot_rom_de0_cv:IBOOT_ROM|iboot_rom_asmi_reader:FLASH_CONTROLLOR|iboot_rom_showahead_async_fifo:OUTPUT_QUEUE|iboot_rom_showahead_async_fifo_double_flipflop:D_FIFO_READ|b_data1[1]                      ; yes                                                              ; yes                                        ;
; iboot_rom_de0_cv:IBOOT_ROM|iboot_rom_asmi_reader:FLASH_CONTROLLOR|iboot_rom_showahead_async_fifo:OUTPUT_QUEUE|iboot_rom_showahead_async_fifo_double_flipflop:D_FIFO_READ|b_data1[0]                      ; yes                                                              ; yes                                        ;
; iboot_rom_de0_cv:IBOOT_ROM|iboot_rom_asmi_reader:FLASH_CONTROLLOR|iboot_rom_showahead_async_fifo:OUTPUT_QUEUE|iboot_rom_showahead_async_fifo_double_flipflop:D_FIFO_READ|b_data1[2]                      ; yes                                                              ; yes                                        ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|pipeline_control:PIPELINE_CTRL|b_event_irq_back2front                                                            ; yes                                                              ; yes                                        ;
; iboot_rom_de0_cv:IBOOT_ROM|iboot_rom_asmi_reader:FLASH_CONTROLLOR|iboot_rom_showahead_async_fifo:OUTPUT_QUEUE|iboot_rom_showahead_async_fifo_double_flipflop:D_FIFO_READ|b_data0[3]                      ; yes                                                              ; yes                                        ;
; iboot_rom_de0_cv:IBOOT_ROM|iboot_rom_asmi_reader:FLASH_CONTROLLOR|iboot_rom_showahead_async_fifo:OUTPUT_QUEUE|iboot_rom_showahead_async_fifo_double_flipflop:D_FIFO_READ|b_data0[1]                      ; yes                                                              ; yes                                        ;
; iboot_rom_de0_cv:IBOOT_ROM|iboot_rom_asmi_reader:FLASH_CONTROLLOR|iboot_rom_showahead_async_fifo:OUTPUT_QUEUE|iboot_rom_showahead_async_fifo_double_flipflop:D_FIFO_READ|b_data0[0]                      ; yes                                                              ; yes                                        ;
; iboot_rom_de0_cv:IBOOT_ROM|iboot_rom_asmi_reader:FLASH_CONTROLLOR|iboot_rom_showahead_async_fifo:OUTPUT_QUEUE|iboot_rom_showahead_async_fifo_double_flipflop:D_FIFO_READ|b_data0[2]                      ; yes                                                              ; yes                                        ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|pipeline_control:PIPELINE_CTRL|b_event_irq_front2back                                                            ; yes                                                              ; yes                                        ;
; sci_top:DEVICE_SCI|uart:UARTMOD|uart_receiver:UART_RECEIVER|uart_double_flipflop:DOUBLE_FLIPFLOP|b_data1[0]                                                                                              ; yes                                                              ; yes                                        ;
; iboot_rom_de0_cv:IBOOT_ROM|iboot_rom_asmi_reader:FLASH_CONTROLLOR|iboot_rom_showahead_async_fifo:REQUEST_QUEUE|iboot_rom_showahead_async_fifo_double_flipflop:D_FIFO_WRITE|b_data1[3]                    ; yes                                                              ; yes                                        ;
; iboot_rom_de0_cv:IBOOT_ROM|iboot_rom_asmi_reader:FLASH_CONTROLLOR|iboot_rom_showahead_async_fifo:REQUEST_QUEUE|iboot_rom_showahead_async_fifo_double_flipflop:D_FIFO_WRITE|b_data1[1]                    ; yes                                                              ; yes                                        ;
; iboot_rom_de0_cv:IBOOT_ROM|iboot_rom_asmi_reader:FLASH_CONTROLLOR|iboot_rom_showahead_async_fifo:REQUEST_QUEUE|iboot_rom_showahead_async_fifo_double_flipflop:D_FIFO_WRITE|b_data1[0]                    ; yes                                                              ; yes                                        ;
; iboot_rom_de0_cv:IBOOT_ROM|iboot_rom_asmi_reader:FLASH_CONTROLLOR|iboot_rom_showahead_async_fifo:REQUEST_QUEUE|iboot_rom_showahead_async_fifo_double_flipflop:D_FIFO_WRITE|b_data1[2]                    ; yes                                                              ; yes                                        ;
; iboot_rom_de0_cv:IBOOT_ROM|iboot_rom_asmi_reader:FLASH_CONTROLLOR|iboot_rom_showahead_async_fifo:REQUEST_QUEUE|b_rd_counter[0]                                                                           ; yes                                                              ; yes                                        ;
; iboot_rom_de0_cv:IBOOT_ROM|iboot_rom_asmi_reader:FLASH_CONTROLLOR|iboot_rom_showahead_async_fifo:REQUEST_QUEUE|b_rd_counter[1]                                                                           ; yes                                                              ; yes                                        ;
; iboot_rom_de0_cv:IBOOT_ROM|iboot_rom_asmi_reader:FLASH_CONTROLLOR|iboot_rom_showahead_async_fifo:REQUEST_QUEUE|b_rd_counter[2]                                                                           ; yes                                                              ; yes                                        ;
; iboot_rom_de0_cv:IBOOT_ROM|iboot_rom_asmi_reader:FLASH_CONTROLLOR|iboot_rom_showahead_async_fifo:REQUEST_QUEUE|b_rd_counter[3]                                                                           ; yes                                                              ; yes                                        ;
; sci_top:DEVICE_SCI|uart:UARTMOD|uart_receiver:UART_RECEIVER|uart_double_flipflop:DOUBLE_FLIPFLOP|b_data1[1]                                                                                              ; yes                                                              ; yes                                        ;
; sci_top:DEVICE_SCI|uart:UARTMOD|uart_receiver:UART_RECEIVER|uart_double_flipflop:DOUBLE_FLIPFLOP|b_data0[0]                                                                                              ; yes                                                              ; yes                                        ;
; iboot_rom_de0_cv:IBOOT_ROM|iboot_rom_asmi_reader:FLASH_CONTROLLOR|iboot_rom_showahead_async_fifo:REQUEST_QUEUE|iboot_rom_showahead_async_fifo_double_flipflop:D_FIFO_WRITE|b_data0[3]                    ; yes                                                              ; yes                                        ;
; iboot_rom_de0_cv:IBOOT_ROM|iboot_rom_asmi_reader:FLASH_CONTROLLOR|iboot_rom_showahead_async_fifo:REQUEST_QUEUE|iboot_rom_showahead_async_fifo_double_flipflop:D_FIFO_WRITE|b_data0[1]                    ; yes                                                              ; yes                                        ;
; iboot_rom_de0_cv:IBOOT_ROM|iboot_rom_asmi_reader:FLASH_CONTROLLOR|iboot_rom_showahead_async_fifo:REQUEST_QUEUE|iboot_rom_showahead_async_fifo_double_flipflop:D_FIFO_WRITE|b_data0[0]                    ; yes                                                              ; yes                                        ;
; iboot_rom_de0_cv:IBOOT_ROM|iboot_rom_asmi_reader:FLASH_CONTROLLOR|iboot_rom_showahead_async_fifo:REQUEST_QUEUE|iboot_rom_showahead_async_fifo_double_flipflop:D_FIFO_WRITE|b_data0[2]                    ; yes                                                              ; yes                                        ;
; sci_top:DEVICE_SCI|uart:UARTMOD|uart_receiver:UART_RECEIVER|uart_double_flipflop:RXD_DOUBLE_FLIPFLOP|b_data1[0]                                                                                          ; yes                                                              ; yes                                        ;
; sci_top:DEVICE_SCI|uart:UARTMOD|uart_receiver:UART_RECEIVER|uart_double_flipflop:DOUBLE_FLIPFLOP|b_data0[1]                                                                                              ; yes                                                              ; yes                                        ;
; iboot_rom_de0_cv:IBOOT_ROM|iboot_rom_asmi_reader:FLASH_CONTROLLOR|iboot_rom_showahead_async_fifo:REQUEST_QUEUE|b_wr_counter[3]                                                                           ; yes                                                              ; yes                                        ;
; iboot_rom_de0_cv:IBOOT_ROM|iboot_rom_asmi_reader:FLASH_CONTROLLOR|iboot_rom_showahead_async_fifo:REQUEST_QUEUE|b_wr_counter[2]                                                                           ; yes                                                              ; yes                                        ;
; iboot_rom_de0_cv:IBOOT_ROM|iboot_rom_asmi_reader:FLASH_CONTROLLOR|iboot_rom_showahead_async_fifo:REQUEST_QUEUE|b_wr_counter[1]                                                                           ; yes                                                              ; yes                                        ;
; iboot_rom_de0_cv:IBOOT_ROM|iboot_rom_asmi_reader:FLASH_CONTROLLOR|iboot_rom_showahead_async_fifo:REQUEST_QUEUE|b_wr_counter[0]                                                                           ; yes                                                              ; yes                                        ;
; sci_top:DEVICE_SCI|uart:UARTMOD|uart_receiver:UART_RECEIVER|uart_double_flipflop:RXD_DOUBLE_FLIPFLOP|b_data0[0]                                                                                          ; yes                                                              ; yes                                        ;
; iboot_rom_de0_cv:IBOOT_ROM|iboot_rom_asmi_reader:FLASH_CONTROLLOR|iboot_rom_showahead_async_fifo:REQUEST_QUEUE|iboot_rom_showahead_async_fifo_double_flipflop:D_FIFO_READ|b_data1[3]                     ; yes                                                              ; yes                                        ;
; iboot_rom_de0_cv:IBOOT_ROM|iboot_rom_asmi_reader:FLASH_CONTROLLOR|iboot_rom_showahead_async_fifo:REQUEST_QUEUE|iboot_rom_showahead_async_fifo_double_flipflop:D_FIFO_READ|b_data1[1]                     ; yes                                                              ; yes                                        ;
; iboot_rom_de0_cv:IBOOT_ROM|iboot_rom_asmi_reader:FLASH_CONTROLLOR|iboot_rom_showahead_async_fifo:REQUEST_QUEUE|iboot_rom_showahead_async_fifo_double_flipflop:D_FIFO_READ|b_data1[0]                     ; yes                                                              ; yes                                        ;
; iboot_rom_de0_cv:IBOOT_ROM|iboot_rom_asmi_reader:FLASH_CONTROLLOR|iboot_rom_showahead_async_fifo:REQUEST_QUEUE|iboot_rom_showahead_async_fifo_double_flipflop:D_FIFO_READ|b_data1[2]                     ; yes                                                              ; yes                                        ;
; iboot_rom_de0_cv:IBOOT_ROM|iboot_rom_asmi_reader:FLASH_CONTROLLOR|iboot_rom_showahead_async_fifo:REQUEST_QUEUE|iboot_rom_showahead_async_fifo_double_flipflop:D_FIFO_READ|b_data0[3]                     ; yes                                                              ; yes                                        ;
; iboot_rom_de0_cv:IBOOT_ROM|iboot_rom_asmi_reader:FLASH_CONTROLLOR|iboot_rom_showahead_async_fifo:REQUEST_QUEUE|iboot_rom_showahead_async_fifo_double_flipflop:D_FIFO_READ|b_data0[1]                     ; yes                                                              ; yes                                        ;
; iboot_rom_de0_cv:IBOOT_ROM|iboot_rom_asmi_reader:FLASH_CONTROLLOR|iboot_rom_showahead_async_fifo:REQUEST_QUEUE|iboot_rom_showahead_async_fifo_double_flipflop:D_FIFO_READ|b_data0[0]                     ; yes                                                              ; yes                                        ;
; iboot_rom_de0_cv:IBOOT_ROM|iboot_rom_asmi_reader:FLASH_CONTROLLOR|iboot_rom_showahead_async_fifo:REQUEST_QUEUE|iboot_rom_showahead_async_fifo_double_flipflop:D_FIFO_READ|b_data0[2]                     ; yes                                                              ; yes                                        ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------+
; Logic Cells Representing Combinational Loops                                                                                         ;
+----------------------------------------------------------------------------------------------------------------------------------+---+
; Logic Cell Name                                                                                                                  ;   ;
+----------------------------------------------------------------------------------------------------------------------------------+---+
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|oLDST_BUSY~0 ;   ;
; Number of logic cells representing combinational loops                                                                           ; 1 ;
+----------------------------------------------------------------------------------------------------------------------------------+---+
Note: All cells listed above may not be present at the end of synthesis due to various synthesis optimizations.


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                                                                                                                                                                                                                                                                           ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                                                                                   ; Reason for Removal                                                                                                                                                                                         ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; vga_display_sdram:DEVICE_DISPLAY|b_data[0]                                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                     ;
; vga_display_sdram:DEVICE_DISPLAY|b_req                                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                     ;
; vga_display_sdram:DEVICE_DISPLAY|b_data[1..31]                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                     ;
; sci_top:DEVICE_SCI|b_irq_ack                                                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                     ;
; sci_top:DEVICE_SCI|b_ack_buffer_data[12..30]                                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                     ;
; keyboard:DEVICE_KEYBOARD|b_data[9..31]                                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                     ;
; sdram_controller:SDRAMC|b_req_dqm[0,1]                                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                     ;
; dev_interconnect:DEV_INTERCONNECT|dev_interconnect_irq:IRQ_CONTROL|b_ctrl_mem_valid[2,4..7]                                                                                                                     ; Lost fanout                                                                                                                                                                                                ;
; dev_interconnect:DEV_INTERCONNECT|dev_interconnect_irq:IRQ_CONTROL|b_ctrl_mem_mask[2,4..7]                                                                                                                      ; Lost fanout                                                                                                                                                                                                ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|memory_pipe_arbiter:MEM_ARBITER|b_core2mem_addr[18..31]                                                                                                       ; Lost fanout                                                                                                                                                                                                ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|memory_pipe_arbiter:MEM_ARBITER|b_mem2core_inst_data[31,63]                                                                                                   ; Lost fanout                                                                                                                                                                                                ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|fetch:FETCH|b_next_inst[31]                                                                                             ; Lost fanout                                                                                                                                                                                                ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|b_cache_write_data[31,63,95,127,159,191,223,255,287,319,351,383,415,447,479,511]            ; Lost fanout                                                                                                                                                                                                ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|b_mem_result_data[31]                                                                       ; Lost fanout                                                                                                                                                                                                ;
; iboot_rom_de0_cv:IBOOT_ROM|iboot_rom_asmi_reader:FLASH_CONTROLLOR|altera_asmi_rom:ASMI|altera_asmi_rom_asmi_parallel_0:asmi_parallel_0|add_rollover_reg                                                         ; Lost fanout                                                                                                                                                                                                ;
; iboot_rom_de0_cv:IBOOT_ROM|iboot_rom_asmi_reader:FLASH_CONTROLLOR|altera_asmi_rom:ASMI|altera_asmi_rom_asmi_parallel_0:asmi_parallel_0|lpm_counter:read_add_cntr|cntr_u3k:auto_generated|counter_reg_bit[0..24] ; Lost fanout                                                                                                                                                                                                ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|execute_jump:STAGE_JUMP|b_predict_hit                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                     ;
; sdram_controller:SDRAMC|active_bank[0,1]                                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                     ;
; sdram_controller:SDRAMC|active_row[10..12]                                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                     ;
; mmc_top:DEVICE_MMC|mmc_top_control_layer_512:MMC_DEVICE|b_flag_register[1..5]                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                     ;
; dev_interconnect:DEV_INTERCONNECT|dev_interconnect_irq:IRQ_CONTROL|b_irq_num[2..5]                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                     ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|l1_inst_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|b_rd_way[2..6]                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                     ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|interrupt_control:IRQ_CTRL|b_hw_irq_num[6]                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                     ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|interrupt_control:IRQ_CTRL|ict_conf_valid[63]                                                                           ; Lost fanout                                                                                                                                                                                                ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|interrupt_control:IRQ_CTRL|b_hw_irq_num[3..5]                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                     ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|interrupt_control:IRQ_CTRL|ict_conf_valid[0..3,8..62]                                                                   ; Lost fanout                                                                                                                                                                                                ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|memory_pipe_arbiter:MEM_ARBITER|b_mem2core_inst_data[0]                                                                                                       ; Merged with mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|memory_pipe_arbiter:MEM_ARBITER|b_mem2core_data_data[0]                                                                                      ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|memory_pipe_arbiter:MEM_ARBITER|b_mem2core_data_data[62]                                                                                                      ; Merged with mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|memory_pipe_arbiter:MEM_ARBITER|b_mem2core_inst_data[62]                                                                                     ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|memory_pipe_arbiter:MEM_ARBITER|b_mem2core_data_data[61]                                                                                                      ; Merged with mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|memory_pipe_arbiter:MEM_ARBITER|b_mem2core_inst_data[61]                                                                                     ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|memory_pipe_arbiter:MEM_ARBITER|b_mem2core_data_data[60]                                                                                                      ; Merged with mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|memory_pipe_arbiter:MEM_ARBITER|b_mem2core_inst_data[60]                                                                                     ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|memory_pipe_arbiter:MEM_ARBITER|b_mem2core_data_data[59]                                                                                                      ; Merged with mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|memory_pipe_arbiter:MEM_ARBITER|b_mem2core_inst_data[59]                                                                                     ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|memory_pipe_arbiter:MEM_ARBITER|b_mem2core_data_data[58]                                                                                                      ; Merged with mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|memory_pipe_arbiter:MEM_ARBITER|b_mem2core_inst_data[58]                                                                                     ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|memory_pipe_arbiter:MEM_ARBITER|b_mem2core_data_data[57]                                                                                                      ; Merged with mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|memory_pipe_arbiter:MEM_ARBITER|b_mem2core_inst_data[57]                                                                                     ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|memory_pipe_arbiter:MEM_ARBITER|b_mem2core_data_data[56]                                                                                                      ; Merged with mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|memory_pipe_arbiter:MEM_ARBITER|b_mem2core_inst_data[56]                                                                                     ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|memory_pipe_arbiter:MEM_ARBITER|b_mem2core_data_data[55]                                                                                                      ; Merged with mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|memory_pipe_arbiter:MEM_ARBITER|b_mem2core_inst_data[55]                                                                                     ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|memory_pipe_arbiter:MEM_ARBITER|b_mem2core_data_data[54]                                                                                                      ; Merged with mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|memory_pipe_arbiter:MEM_ARBITER|b_mem2core_inst_data[54]                                                                                     ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|memory_pipe_arbiter:MEM_ARBITER|b_mem2core_data_data[53]                                                                                                      ; Merged with mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|memory_pipe_arbiter:MEM_ARBITER|b_mem2core_inst_data[53]                                                                                     ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|memory_pipe_arbiter:MEM_ARBITER|b_mem2core_data_data[52]                                                                                                      ; Merged with mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|memory_pipe_arbiter:MEM_ARBITER|b_mem2core_inst_data[52]                                                                                     ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|memory_pipe_arbiter:MEM_ARBITER|b_mem2core_data_data[51]                                                                                                      ; Merged with mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|memory_pipe_arbiter:MEM_ARBITER|b_mem2core_inst_data[51]                                                                                     ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|memory_pipe_arbiter:MEM_ARBITER|b_mem2core_data_data[50]                                                                                                      ; Merged with mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|memory_pipe_arbiter:MEM_ARBITER|b_mem2core_inst_data[50]                                                                                     ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|memory_pipe_arbiter:MEM_ARBITER|b_mem2core_data_data[49]                                                                                                      ; Merged with mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|memory_pipe_arbiter:MEM_ARBITER|b_mem2core_inst_data[49]                                                                                     ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|memory_pipe_arbiter:MEM_ARBITER|b_mem2core_data_data[48]                                                                                                      ; Merged with mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|memory_pipe_arbiter:MEM_ARBITER|b_mem2core_inst_data[48]                                                                                     ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|memory_pipe_arbiter:MEM_ARBITER|b_mem2core_data_data[47]                                                                                                      ; Merged with mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|memory_pipe_arbiter:MEM_ARBITER|b_mem2core_inst_data[47]                                                                                     ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|memory_pipe_arbiter:MEM_ARBITER|b_mem2core_data_data[46]                                                                                                      ; Merged with mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|memory_pipe_arbiter:MEM_ARBITER|b_mem2core_inst_data[46]                                                                                     ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|memory_pipe_arbiter:MEM_ARBITER|b_mem2core_data_data[45]                                                                                                      ; Merged with mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|memory_pipe_arbiter:MEM_ARBITER|b_mem2core_inst_data[45]                                                                                     ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|memory_pipe_arbiter:MEM_ARBITER|b_mem2core_data_data[44]                                                                                                      ; Merged with mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|memory_pipe_arbiter:MEM_ARBITER|b_mem2core_inst_data[44]                                                                                     ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|memory_pipe_arbiter:MEM_ARBITER|b_mem2core_data_data[43]                                                                                                      ; Merged with mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|memory_pipe_arbiter:MEM_ARBITER|b_mem2core_inst_data[43]                                                                                     ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|memory_pipe_arbiter:MEM_ARBITER|b_mem2core_data_data[42]                                                                                                      ; Merged with mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|memory_pipe_arbiter:MEM_ARBITER|b_mem2core_inst_data[42]                                                                                     ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|memory_pipe_arbiter:MEM_ARBITER|b_mem2core_data_data[41]                                                                                                      ; Merged with mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|memory_pipe_arbiter:MEM_ARBITER|b_mem2core_inst_data[41]                                                                                     ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|memory_pipe_arbiter:MEM_ARBITER|b_mem2core_data_data[40]                                                                                                      ; Merged with mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|memory_pipe_arbiter:MEM_ARBITER|b_mem2core_inst_data[40]                                                                                     ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|memory_pipe_arbiter:MEM_ARBITER|b_mem2core_data_data[39]                                                                                                      ; Merged with mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|memory_pipe_arbiter:MEM_ARBITER|b_mem2core_inst_data[39]                                                                                     ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|memory_pipe_arbiter:MEM_ARBITER|b_mem2core_data_data[38]                                                                                                      ; Merged with mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|memory_pipe_arbiter:MEM_ARBITER|b_mem2core_inst_data[38]                                                                                     ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|memory_pipe_arbiter:MEM_ARBITER|b_mem2core_data_data[37]                                                                                                      ; Merged with mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|memory_pipe_arbiter:MEM_ARBITER|b_mem2core_inst_data[37]                                                                                     ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|memory_pipe_arbiter:MEM_ARBITER|b_mem2core_data_data[36]                                                                                                      ; Merged with mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|memory_pipe_arbiter:MEM_ARBITER|b_mem2core_inst_data[36]                                                                                     ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|memory_pipe_arbiter:MEM_ARBITER|b_mem2core_data_data[35]                                                                                                      ; Merged with mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|memory_pipe_arbiter:MEM_ARBITER|b_mem2core_inst_data[35]                                                                                     ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|memory_pipe_arbiter:MEM_ARBITER|b_mem2core_data_data[34]                                                                                                      ; Merged with mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|memory_pipe_arbiter:MEM_ARBITER|b_mem2core_inst_data[34]                                                                                     ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|memory_pipe_arbiter:MEM_ARBITER|b_mem2core_data_data[33]                                                                                                      ; Merged with mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|memory_pipe_arbiter:MEM_ARBITER|b_mem2core_inst_data[33]                                                                                     ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|memory_pipe_arbiter:MEM_ARBITER|b_mem2core_data_data[32]                                                                                                      ; Merged with mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|memory_pipe_arbiter:MEM_ARBITER|b_mem2core_inst_data[32]                                                                                     ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|memory_pipe_arbiter:MEM_ARBITER|b_mem2core_data_data[30]                                                                                                      ; Merged with mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|memory_pipe_arbiter:MEM_ARBITER|b_mem2core_inst_data[30]                                                                                     ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|memory_pipe_arbiter:MEM_ARBITER|b_mem2core_data_data[29]                                                                                                      ; Merged with mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|memory_pipe_arbiter:MEM_ARBITER|b_mem2core_inst_data[29]                                                                                     ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|memory_pipe_arbiter:MEM_ARBITER|b_mem2core_data_data[28]                                                                                                      ; Merged with mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|memory_pipe_arbiter:MEM_ARBITER|b_mem2core_inst_data[28]                                                                                     ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|memory_pipe_arbiter:MEM_ARBITER|b_mem2core_data_data[27]                                                                                                      ; Merged with mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|memory_pipe_arbiter:MEM_ARBITER|b_mem2core_inst_data[27]                                                                                     ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|memory_pipe_arbiter:MEM_ARBITER|b_mem2core_data_data[26]                                                                                                      ; Merged with mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|memory_pipe_arbiter:MEM_ARBITER|b_mem2core_inst_data[26]                                                                                     ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|memory_pipe_arbiter:MEM_ARBITER|b_mem2core_data_data[25]                                                                                                      ; Merged with mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|memory_pipe_arbiter:MEM_ARBITER|b_mem2core_inst_data[25]                                                                                     ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|memory_pipe_arbiter:MEM_ARBITER|b_mem2core_data_data[24]                                                                                                      ; Merged with mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|memory_pipe_arbiter:MEM_ARBITER|b_mem2core_inst_data[24]                                                                                     ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|memory_pipe_arbiter:MEM_ARBITER|b_mem2core_data_data[23]                                                                                                      ; Merged with mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|memory_pipe_arbiter:MEM_ARBITER|b_mem2core_inst_data[23]                                                                                     ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|memory_pipe_arbiter:MEM_ARBITER|b_mem2core_data_data[22]                                                                                                      ; Merged with mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|memory_pipe_arbiter:MEM_ARBITER|b_mem2core_inst_data[22]                                                                                     ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|memory_pipe_arbiter:MEM_ARBITER|b_mem2core_data_data[21]                                                                                                      ; Merged with mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|memory_pipe_arbiter:MEM_ARBITER|b_mem2core_inst_data[21]                                                                                     ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|memory_pipe_arbiter:MEM_ARBITER|b_mem2core_data_data[20]                                                                                                      ; Merged with mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|memory_pipe_arbiter:MEM_ARBITER|b_mem2core_inst_data[20]                                                                                     ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|memory_pipe_arbiter:MEM_ARBITER|b_mem2core_data_data[19]                                                                                                      ; Merged with mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|memory_pipe_arbiter:MEM_ARBITER|b_mem2core_inst_data[19]                                                                                     ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|memory_pipe_arbiter:MEM_ARBITER|b_mem2core_data_data[18]                                                                                                      ; Merged with mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|memory_pipe_arbiter:MEM_ARBITER|b_mem2core_inst_data[18]                                                                                     ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|memory_pipe_arbiter:MEM_ARBITER|b_mem2core_data_data[17]                                                                                                      ; Merged with mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|memory_pipe_arbiter:MEM_ARBITER|b_mem2core_inst_data[17]                                                                                     ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|memory_pipe_arbiter:MEM_ARBITER|b_mem2core_data_data[16]                                                                                                      ; Merged with mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|memory_pipe_arbiter:MEM_ARBITER|b_mem2core_inst_data[16]                                                                                     ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|memory_pipe_arbiter:MEM_ARBITER|b_mem2core_data_data[15]                                                                                                      ; Merged with mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|memory_pipe_arbiter:MEM_ARBITER|b_mem2core_inst_data[15]                                                                                     ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|memory_pipe_arbiter:MEM_ARBITER|b_mem2core_data_data[14]                                                                                                      ; Merged with mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|memory_pipe_arbiter:MEM_ARBITER|b_mem2core_inst_data[14]                                                                                     ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|memory_pipe_arbiter:MEM_ARBITER|b_mem2core_data_data[13]                                                                                                      ; Merged with mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|memory_pipe_arbiter:MEM_ARBITER|b_mem2core_inst_data[13]                                                                                     ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|memory_pipe_arbiter:MEM_ARBITER|b_mem2core_data_data[12]                                                                                                      ; Merged with mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|memory_pipe_arbiter:MEM_ARBITER|b_mem2core_inst_data[12]                                                                                     ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|memory_pipe_arbiter:MEM_ARBITER|b_mem2core_data_data[11]                                                                                                      ; Merged with mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|memory_pipe_arbiter:MEM_ARBITER|b_mem2core_inst_data[11]                                                                                     ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|memory_pipe_arbiter:MEM_ARBITER|b_mem2core_data_data[10]                                                                                                      ; Merged with mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|memory_pipe_arbiter:MEM_ARBITER|b_mem2core_inst_data[10]                                                                                     ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|memory_pipe_arbiter:MEM_ARBITER|b_mem2core_data_data[9]                                                                                                       ; Merged with mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|memory_pipe_arbiter:MEM_ARBITER|b_mem2core_inst_data[9]                                                                                      ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|memory_pipe_arbiter:MEM_ARBITER|b_mem2core_data_data[8]                                                                                                       ; Merged with mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|memory_pipe_arbiter:MEM_ARBITER|b_mem2core_inst_data[8]                                                                                      ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|memory_pipe_arbiter:MEM_ARBITER|b_mem2core_data_data[7]                                                                                                       ; Merged with mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|memory_pipe_arbiter:MEM_ARBITER|b_mem2core_inst_data[7]                                                                                      ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|memory_pipe_arbiter:MEM_ARBITER|b_mem2core_data_data[6]                                                                                                       ; Merged with mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|memory_pipe_arbiter:MEM_ARBITER|b_mem2core_inst_data[6]                                                                                      ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|memory_pipe_arbiter:MEM_ARBITER|b_mem2core_data_data[5]                                                                                                       ; Merged with mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|memory_pipe_arbiter:MEM_ARBITER|b_mem2core_inst_data[5]                                                                                      ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|memory_pipe_arbiter:MEM_ARBITER|b_mem2core_data_data[4]                                                                                                       ; Merged with mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|memory_pipe_arbiter:MEM_ARBITER|b_mem2core_inst_data[4]                                                                                      ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|memory_pipe_arbiter:MEM_ARBITER|b_mem2core_data_data[3]                                                                                                       ; Merged with mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|memory_pipe_arbiter:MEM_ARBITER|b_mem2core_inst_data[3]                                                                                      ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|memory_pipe_arbiter:MEM_ARBITER|b_mem2core_data_data[2]                                                                                                       ; Merged with mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|memory_pipe_arbiter:MEM_ARBITER|b_mem2core_inst_data[2]                                                                                      ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|memory_pipe_arbiter:MEM_ARBITER|b_mem2core_data_data[1]                                                                                                       ; Merged with mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|memory_pipe_arbiter:MEM_ARBITER|b_mem2core_inst_data[1]                                                                                      ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|pipeline_control:PIPELINE_CTRL|b_sysreg_set_ppcr_valid                                                                  ; Merged with mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|pipeline_control:PIPELINE_CTRL|b_irq_ack                                                               ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|interrupt_control:IRQ_CTRL|b_irq_fi0r[3,5,7,9,11,13,15,17,25,29..31]                                                    ; Merged with mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|interrupt_control:IRQ_CTRL|b_irq_num[6]                                                                ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|interrupt_control:IRQ_CTRL|b_irq_num[4]                                                                                 ; Merged with mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|interrupt_control:IRQ_CTRL|b_irq_num[6]                                                                ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|interrupt_control:IRQ_CTRL|b_irq_fi0r[4,6,8,10,12,14,16,18..24,26..28]                                                  ; Merged with mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|interrupt_control:IRQ_CTRL|b_irq_num[6]                                                                ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|interrupt_control:IRQ_CTRL|b_irq_num[3]                                                                                 ; Merged with mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|interrupt_control:IRQ_CTRL|b_irq_num[5]                                                                ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|pipeline_control:PIPELINE_CTRL|b_sysreg_set_fi0r[7,23,27]                                                               ; Merged with mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|pipeline_control:PIPELINE_CTRL|b_sysreg_set_fi0r[31]                                                   ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|pipeline_control:PIPELINE_CTRL|b_sysreg_set_fi0r[9,21]                                                                  ; Merged with mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|pipeline_control:PIPELINE_CTRL|b_sysreg_set_fi0r[30]                                                   ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|pipeline_control:PIPELINE_CTRL|b_sysreg_set_fi0r[14]                                                                    ; Merged with mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|pipeline_control:PIPELINE_CTRL|b_sysreg_set_fi0r[29]                                                   ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|pipeline_control:PIPELINE_CTRL|b_sysreg_set_fi0r[4,8,12,13,16,20,24]                                                    ; Merged with mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|pipeline_control:PIPELINE_CTRL|b_sysreg_set_fi0r[28]                                                   ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|pipeline_control:PIPELINE_CTRL|b_sysreg_set_fi0r[10,18,19]                                                              ; Merged with mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|pipeline_control:PIPELINE_CTRL|b_sysreg_set_fi0r[26]                                                   ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|pipeline_control:PIPELINE_CTRL|b_sysreg_set_fi0r[3,6]                                                                   ; Merged with mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|pipeline_control:PIPELINE_CTRL|b_sysreg_set_fi0r[22]                                                   ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|pipeline_control:PIPELINE_CTRL|b_sysreg_set_fi0r[5,11,15]                                                               ; Merged with mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|pipeline_control:PIPELINE_CTRL|b_sysreg_set_fi0r[17]                                                   ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|allocate:ALLOCATE|allocate_system_register:FI0R|b_data[7,23,27]                                                         ; Merged with mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|allocate:ALLOCATE|allocate_system_register:FI0R|b_data[31]                                             ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|allocate:ALLOCATE|allocate_system_register:FI0R|b_data[9,21]                                                            ; Merged with mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|allocate:ALLOCATE|allocate_system_register:FI0R|b_data[30]                                             ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|allocate:ALLOCATE|allocate_system_register:FI0R|b_data[14]                                                              ; Merged with mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|allocate:ALLOCATE|allocate_system_register:FI0R|b_data[29]                                             ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|allocate:ALLOCATE|allocate_system_register:FI0R|b_data[4,8,12,13,16,20,24]                                              ; Merged with mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|allocate:ALLOCATE|allocate_system_register:FI0R|b_data[28]                                             ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|allocate:ALLOCATE|allocate_system_register:FI0R|b_data[10,18,19]                                                        ; Merged with mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|allocate:ALLOCATE|allocate_system_register:FI0R|b_data[26]                                             ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|allocate:ALLOCATE|allocate_system_register:FI0R|b_data[3,6]                                                             ; Merged with mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|allocate:ALLOCATE|allocate_system_register:FI0R|b_data[22]                                             ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|allocate:ALLOCATE|allocate_system_register:FI0R|b_data[5,11,15]                                                         ; Merged with mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|allocate:ALLOCATE|allocate_system_register:FI0R|b_data[17]                                             ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|pipeline_control:PIPELINE_CTRL|b_sysreg_set_fi0r[22]                                                                    ; Merged with mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|pipeline_control:PIPELINE_CTRL|b_sysreg_set_fi0r[29]                                                   ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|pipeline_control:PIPELINE_CTRL|b_sysreg_set_fi0r[17]                                                                    ; Merged with mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|pipeline_control:PIPELINE_CTRL|b_sysreg_set_fi0r[28]                                                   ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|allocate:ALLOCATE|allocate_system_register:FI0R|b_data[22]                                                              ; Merged with mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|allocate:ALLOCATE|allocate_system_register:FI0R|b_data[29]                                             ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|allocate:ALLOCATE|allocate_system_register:FI0R|b_data[17]                                                              ; Merged with mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|allocate:ALLOCATE|allocate_system_register:FI0R|b_data[28]                                             ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|pipeline_control:PIPELINE_CTRL|b_sysreg_set_fi0r[26]                                                                    ; Merged with mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|pipeline_control:PIPELINE_CTRL|b_sysreg_set_fi0r[31]                                                   ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|allocate:ALLOCATE|allocate_system_register:FI0R|b_data[26]                                                              ; Merged with mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|allocate:ALLOCATE|allocate_system_register:FI0R|b_data[31]                                             ;
; sci_top:DEVICE_SCI|uart:UARTMOD|uart_transmitter:UART_TRANSMITTER|b_bd_wait_counter[6]                                                                                                                          ; Merged with sci_top:DEVICE_SCI|uart:UARTMOD|uart_receiver:UART_RECEIVER|b_bd_wait_counter[6]                                                                                                               ;
; sci_top:DEVICE_SCI|uart:UARTMOD|uart_transmitter:UART_TRANSMITTER|b_bd_wait_counter[5]                                                                                                                          ; Merged with sci_top:DEVICE_SCI|uart:UARTMOD|uart_receiver:UART_RECEIVER|b_bd_wait_counter[5]                                                                                                               ;
; sci_top:DEVICE_SCI|uart:UARTMOD|uart_transmitter:UART_TRANSMITTER|b_bd_wait_counter[3]                                                                                                                          ; Merged with sci_top:DEVICE_SCI|uart:UARTMOD|uart_receiver:UART_RECEIVER|b_bd_wait_counter[3]                                                                                                               ;
; sci_top:DEVICE_SCI|uart:UARTMOD|uart_transmitter:UART_TRANSMITTER|b_bd_wait_counter[2]                                                                                                                          ; Merged with sci_top:DEVICE_SCI|uart:UARTMOD|uart_receiver:UART_RECEIVER|b_bd_wait_counter[2]                                                                                                               ;
; sci_top:DEVICE_SCI|uart:UARTMOD|uart_transmitter:UART_TRANSMITTER|b_bd_wait_counter[19]                                                                                                                         ; Merged with sci_top:DEVICE_SCI|uart:UARTMOD|uart_receiver:UART_RECEIVER|b_bd_wait_counter[19]                                                                                                              ;
; sci_top:DEVICE_SCI|uart:UARTMOD|uart_transmitter:UART_TRANSMITTER|b_bd_wait_counter[18]                                                                                                                         ; Merged with sci_top:DEVICE_SCI|uart:UARTMOD|uart_receiver:UART_RECEIVER|b_bd_wait_counter[18]                                                                                                              ;
; sci_top:DEVICE_SCI|uart:UARTMOD|uart_transmitter:UART_TRANSMITTER|b_bd_wait_counter[17]                                                                                                                         ; Merged with sci_top:DEVICE_SCI|uart:UARTMOD|uart_receiver:UART_RECEIVER|b_bd_wait_counter[17]                                                                                                              ;
; sci_top:DEVICE_SCI|uart:UARTMOD|uart_transmitter:UART_TRANSMITTER|b_bd_wait_counter[16]                                                                                                                         ; Merged with sci_top:DEVICE_SCI|uart:UARTMOD|uart_receiver:UART_RECEIVER|b_bd_wait_counter[16]                                                                                                              ;
; sci_top:DEVICE_SCI|uart:UARTMOD|uart_transmitter:UART_TRANSMITTER|b_bd_wait_counter[15]                                                                                                                         ; Merged with sci_top:DEVICE_SCI|uart:UARTMOD|uart_receiver:UART_RECEIVER|b_bd_wait_counter[15]                                                                                                              ;
; sci_top:DEVICE_SCI|uart:UARTMOD|uart_transmitter:UART_TRANSMITTER|b_bd_wait_counter[14]                                                                                                                         ; Merged with sci_top:DEVICE_SCI|uart:UARTMOD|uart_receiver:UART_RECEIVER|b_bd_wait_counter[14]                                                                                                              ;
; sci_top:DEVICE_SCI|uart:UARTMOD|uart_transmitter:UART_TRANSMITTER|b_bd_wait_counter[13]                                                                                                                         ; Merged with sci_top:DEVICE_SCI|uart:UARTMOD|uart_receiver:UART_RECEIVER|b_bd_wait_counter[13]                                                                                                              ;
; sci_top:DEVICE_SCI|uart:UARTMOD|uart_transmitter:UART_TRANSMITTER|b_bd_wait_counter[12]                                                                                                                         ; Merged with sci_top:DEVICE_SCI|uart:UARTMOD|uart_receiver:UART_RECEIVER|b_bd_wait_counter[12]                                                                                                              ;
; sci_top:DEVICE_SCI|uart:UARTMOD|uart_transmitter:UART_TRANSMITTER|b_bd_wait_counter[11]                                                                                                                         ; Merged with sci_top:DEVICE_SCI|uart:UARTMOD|uart_receiver:UART_RECEIVER|b_bd_wait_counter[11]                                                                                                              ;
; sci_top:DEVICE_SCI|uart:UARTMOD|uart_transmitter:UART_TRANSMITTER|b_bd_wait_counter[10]                                                                                                                         ; Merged with sci_top:DEVICE_SCI|uart:UARTMOD|uart_receiver:UART_RECEIVER|b_bd_wait_counter[10]                                                                                                              ;
; sci_top:DEVICE_SCI|uart:UARTMOD|uart_transmitter:UART_TRANSMITTER|b_bd_wait_counter[9]                                                                                                                          ; Merged with sci_top:DEVICE_SCI|uart:UARTMOD|uart_receiver:UART_RECEIVER|b_bd_wait_counter[9]                                                                                                               ;
; sci_top:DEVICE_SCI|uart:UARTMOD|uart_transmitter:UART_TRANSMITTER|b_bd_wait_counter[8]                                                                                                                          ; Merged with sci_top:DEVICE_SCI|uart:UARTMOD|uart_receiver:UART_RECEIVER|b_bd_wait_counter[8]                                                                                                               ;
; sci_top:DEVICE_SCI|uart:UARTMOD|uart_transmitter:UART_TRANSMITTER|b_bd_wait_counter[7]                                                                                                                          ; Merged with sci_top:DEVICE_SCI|uart:UARTMOD|uart_receiver:UART_RECEIVER|b_bd_wait_counter[7]                                                                                                               ;
; sci_top:DEVICE_SCI|uart:UARTMOD|uart_transmitter:UART_TRANSMITTER|b_bd_wait_counter[4]                                                                                                                          ; Merged with sci_top:DEVICE_SCI|uart:UARTMOD|uart_receiver:UART_RECEIVER|b_bd_wait_counter[4]                                                                                                               ;
; sci_top:DEVICE_SCI|uart:UARTMOD|uart_transmitter:UART_TRANSMITTER|b_bd_wait_counter[1]                                                                                                                          ; Merged with sci_top:DEVICE_SCI|uart:UARTMOD|uart_receiver:UART_RECEIVER|b_bd_wait_counter[1]                                                                                                               ;
; sci_top:DEVICE_SCI|uart:UARTMOD|uart_transmitter:UART_TRANSMITTER|b_bd_wait_counter[0]                                                                                                                          ; Merged with sci_top:DEVICE_SCI|uart:UARTMOD|uart_receiver:UART_RECEIVER|b_bd_wait_counter[0]                                                                                                               ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|fetch:FETCH|fetch_branch_predictor:BRANCH_PREDICTOR|fetch_branch_cache:BRANCH_CACHE|b_tag1_addr[0][28]                  ; Merged with mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|fetch:FETCH|fetch_branch_predictor:BRANCH_PREDICTOR|fetch_branch_cache:BRANCH_CACHE|b_tag1_addr[0][27] ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|fetch:FETCH|fetch_branch_predictor:BRANCH_PREDICTOR|fetch_branch_cache:BRANCH_CACHE|b_tag1_addr[1][28]                  ; Merged with mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|fetch:FETCH|fetch_branch_predictor:BRANCH_PREDICTOR|fetch_branch_cache:BRANCH_CACHE|b_tag1_addr[1][27] ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|fetch:FETCH|fetch_branch_predictor:BRANCH_PREDICTOR|fetch_branch_cache:BRANCH_CACHE|b_tag1_addr[2][28]                  ; Merged with mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|fetch:FETCH|fetch_branch_predictor:BRANCH_PREDICTOR|fetch_branch_cache:BRANCH_CACHE|b_tag1_addr[2][27] ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|fetch:FETCH|fetch_branch_predictor:BRANCH_PREDICTOR|fetch_branch_cache:BRANCH_CACHE|b_tag1_addr[3][28]                  ; Merged with mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|fetch:FETCH|fetch_branch_predictor:BRANCH_PREDICTOR|fetch_branch_cache:BRANCH_CACHE|b_tag1_addr[3][27] ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|fetch:FETCH|fetch_branch_predictor:BRANCH_PREDICTOR|fetch_branch_cache:BRANCH_CACHE|b_tag1_addr[4][28]                  ; Merged with mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|fetch:FETCH|fetch_branch_predictor:BRANCH_PREDICTOR|fetch_branch_cache:BRANCH_CACHE|b_tag1_addr[4][27] ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|fetch:FETCH|fetch_branch_predictor:BRANCH_PREDICTOR|fetch_branch_cache:BRANCH_CACHE|b_tag1_addr[5][28]                  ; Merged with mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|fetch:FETCH|fetch_branch_predictor:BRANCH_PREDICTOR|fetch_branch_cache:BRANCH_CACHE|b_tag1_addr[5][27] ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|fetch:FETCH|fetch_branch_predictor:BRANCH_PREDICTOR|fetch_branch_cache:BRANCH_CACHE|b_tag1_addr[6][28]                  ; Merged with mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|fetch:FETCH|fetch_branch_predictor:BRANCH_PREDICTOR|fetch_branch_cache:BRANCH_CACHE|b_tag1_addr[6][27] ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|fetch:FETCH|fetch_branch_predictor:BRANCH_PREDICTOR|fetch_branch_cache:BRANCH_CACHE|b_tag1_addr[7][28]                  ; Merged with mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|fetch:FETCH|fetch_branch_predictor:BRANCH_PREDICTOR|fetch_branch_cache:BRANCH_CACHE|b_tag1_addr[7][27] ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|fetch:FETCH|fetch_branch_predictor:BRANCH_PREDICTOR|fetch_branch_cache:BRANCH_CACHE|b_tag0_addr[0][28]                  ; Merged with mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|fetch:FETCH|fetch_branch_predictor:BRANCH_PREDICTOR|fetch_branch_cache:BRANCH_CACHE|b_tag0_addr[0][27] ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|fetch:FETCH|fetch_branch_predictor:BRANCH_PREDICTOR|fetch_branch_cache:BRANCH_CACHE|b_tag0_addr[1][28]                  ; Merged with mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|fetch:FETCH|fetch_branch_predictor:BRANCH_PREDICTOR|fetch_branch_cache:BRANCH_CACHE|b_tag0_addr[1][27] ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|fetch:FETCH|fetch_branch_predictor:BRANCH_PREDICTOR|fetch_branch_cache:BRANCH_CACHE|b_tag0_addr[2][28]                  ; Merged with mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|fetch:FETCH|fetch_branch_predictor:BRANCH_PREDICTOR|fetch_branch_cache:BRANCH_CACHE|b_tag0_addr[2][27] ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|fetch:FETCH|fetch_branch_predictor:BRANCH_PREDICTOR|fetch_branch_cache:BRANCH_CACHE|b_tag0_addr[3][28]                  ; Merged with mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|fetch:FETCH|fetch_branch_predictor:BRANCH_PREDICTOR|fetch_branch_cache:BRANCH_CACHE|b_tag0_addr[3][27] ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|fetch:FETCH|fetch_branch_predictor:BRANCH_PREDICTOR|fetch_branch_cache:BRANCH_CACHE|b_tag0_addr[4][28]                  ; Merged with mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|fetch:FETCH|fetch_branch_predictor:BRANCH_PREDICTOR|fetch_branch_cache:BRANCH_CACHE|b_tag0_addr[4][27] ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|fetch:FETCH|fetch_branch_predictor:BRANCH_PREDICTOR|fetch_branch_cache:BRANCH_CACHE|b_tag0_addr[5][28]                  ; Merged with mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|fetch:FETCH|fetch_branch_predictor:BRANCH_PREDICTOR|fetch_branch_cache:BRANCH_CACHE|b_tag0_addr[5][27] ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|fetch:FETCH|fetch_branch_predictor:BRANCH_PREDICTOR|fetch_branch_cache:BRANCH_CACHE|b_tag0_addr[6][28]                  ; Merged with mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|fetch:FETCH|fetch_branch_predictor:BRANCH_PREDICTOR|fetch_branch_cache:BRANCH_CACHE|b_tag0_addr[6][27] ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|fetch:FETCH|fetch_branch_predictor:BRANCH_PREDICTOR|fetch_branch_cache:BRANCH_CACHE|b_tag0_addr[7][28]                  ; Merged with mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|fetch:FETCH|fetch_branch_predictor:BRANCH_PREDICTOR|fetch_branch_cache:BRANCH_CACHE|b_tag0_addr[7][27] ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|allocate:ALLOCATE|allocate_system_register:FI0R|b_data[28..31]                                                          ; Merged with mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|allocate:ALLOCATE|allocate_system_register:FI0R|b_data[25]                                             ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|pipeline_control:PIPELINE_CTRL|b_sysreg_set_fi0r[28..31]                                                                ; Merged with mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|pipeline_control:PIPELINE_CTRL|b_sysreg_set_fi0r[25]                                                   ;
; sci_top:DEVICE_SCI|b_irq_receive_buff_resresh_count[2,3]                                                                                                                                                        ; Merged with sci_top:DEVICE_SCI|b_irq_receive_buff_resresh_count[1]                                                                                                                                         ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|execute_load_store:STAGE_LDST|b_mask[3]                                                                 ; Merged with mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|execute_load_store:STAGE_LDST|b_ldst_mask[3]                                           ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|execute_load_store:STAGE_LDST|b_mask[2]                                                                 ; Merged with mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|execute_load_store:STAGE_LDST|b_ldst_mask[2]                                           ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|execute_load_store:STAGE_LDST|b_mask[1]                                                                 ; Merged with mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|execute_load_store:STAGE_LDST|b_ldst_mask[1]                                           ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|execute_load_store:STAGE_LDST|b_mask[0]                                                                 ; Merged with mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|execute_load_store:STAGE_LDST|b_ldst_mask[0]                                           ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|fetch:FETCH|fetch_branch_predictor:BRANCH_PREDICTOR|fetch_branch_cache:BRANCH_CACHE|b_tag0_addr[0][27]                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                     ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|fetch:FETCH|fetch_branch_predictor:BRANCH_PREDICTOR|fetch_branch_cache:BRANCH_CACHE|b_tag0_addr[1][27]                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                     ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|fetch:FETCH|fetch_branch_predictor:BRANCH_PREDICTOR|fetch_branch_cache:BRANCH_CACHE|b_tag0_addr[2][27]                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                     ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|fetch:FETCH|fetch_branch_predictor:BRANCH_PREDICTOR|fetch_branch_cache:BRANCH_CACHE|b_tag0_addr[3][27]                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                     ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|fetch:FETCH|fetch_branch_predictor:BRANCH_PREDICTOR|fetch_branch_cache:BRANCH_CACHE|b_tag0_addr[4][27]                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                     ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|fetch:FETCH|fetch_branch_predictor:BRANCH_PREDICTOR|fetch_branch_cache:BRANCH_CACHE|b_tag0_addr[5][27]                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                     ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|fetch:FETCH|fetch_branch_predictor:BRANCH_PREDICTOR|fetch_branch_cache:BRANCH_CACHE|b_tag0_addr[6][27]                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                     ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|fetch:FETCH|fetch_branch_predictor:BRANCH_PREDICTOR|fetch_branch_cache:BRANCH_CACHE|b_tag0_addr[7][27]                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                     ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|fetch:FETCH|fetch_branch_predictor:BRANCH_PREDICTOR|fetch_branch_cache:BRANCH_CACHE|b_tag1_addr[0][27]                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                     ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|fetch:FETCH|fetch_branch_predictor:BRANCH_PREDICTOR|fetch_branch_cache:BRANCH_CACHE|b_tag1_addr[1][27]                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                     ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|fetch:FETCH|fetch_branch_predictor:BRANCH_PREDICTOR|fetch_branch_cache:BRANCH_CACHE|b_tag1_addr[2][27]                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                     ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|fetch:FETCH|fetch_branch_predictor:BRANCH_PREDICTOR|fetch_branch_cache:BRANCH_CACHE|b_tag1_addr[3][27]                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                     ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|fetch:FETCH|fetch_branch_predictor:BRANCH_PREDICTOR|fetch_branch_cache:BRANCH_CACHE|b_tag1_addr[4][27]                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                     ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|fetch:FETCH|fetch_branch_predictor:BRANCH_PREDICTOR|fetch_branch_cache:BRANCH_CACHE|b_tag1_addr[5][27]                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                     ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|fetch:FETCH|fetch_branch_predictor:BRANCH_PREDICTOR|fetch_branch_cache:BRANCH_CACHE|b_tag1_addr[6][27]                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                     ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|fetch:FETCH|fetch_branch_predictor:BRANCH_PREDICTOR|fetch_branch_cache:BRANCH_CACHE|b_tag1_addr[7][27]                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                     ;
; iboot_rom_de0_cv:IBOOT_ROM|b_rd_counter[23]                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                ;
; mmc_top:DEVICE_MMC|mmc_top_control_layer_512:MMC_DEVICE|b_state[3]                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                     ;
; sci_top:DEVICE_SCI|b_irq_transmit_buff_resresh_wait                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                     ;
; sci_top:DEVICE_SCI|b_irq_receive_buff_resresh_wait                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                     ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|interrupt_control:IRQ_CTRL|b_irq_num[6]                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                     ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|pipeline_control:PIPELINE_CTRL|b_sysreg_set_fi0r[25]                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                     ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|allocate:ALLOCATE|allocate_system_register:FI0R|b_data[25]                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                     ;
; sci_top:DEVICE_SCI|b_irq_transmit_buff_resresh_count[0..3]                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                ;
; sci_top:DEVICE_SCI|b_irq_receive_buff_resresh_count[0,1]                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|pipeline_control:PIPELINE_CTRL|b_sysreg_set_fi0r[0..2]                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                     ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|interrupt_control:IRQ_CTRL|b_irq_fi0r[0..2]                                                                             ; Lost fanout                                                                                                                                                                                                ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|allocate:ALLOCATE|allocate_system_register:FI0R|b_data[0..2]                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                     ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|pipeline_control:PIPELINE_CTRL|b_sysreg_set_fi0r_valid                                                                  ; Lost fanout                                                                                                                                                                                                ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|execute_jump:STAGE_JUMP|b_predict_ena                                                                   ; Lost fanout                                                                                                                                                                                                ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|b_state~6                                                                                               ; Lost fanout                                                                                                                                                                                                ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|b_state~7                                                                                               ; Lost fanout                                                                                                                                                                                                ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|b_state~8                                                                                               ; Lost fanout                                                                                                                                                                                                ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|b_req_main_state~10                                                                         ; Lost fanout                                                                                                                                                                                                ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|b_req_main_state~11                                                                         ; Lost fanout                                                                                                                                                                                                ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|b_req_main_state~12                                                                         ; Lost fanout                                                                                                                                                                                                ;
; iboot_rom_de0_cv:IBOOT_ROM|b_get_state~6                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                ;
; iboot_rom_de0_cv:IBOOT_ROM|b_get_state~7                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                ;
; iboot_rom_de0_cv:IBOOT_ROM|b_get_state~8                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                ;
; sdram_controller:SDRAMC|top_state~4                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                ;
; sdram_controller:SDRAMC|top_state~5                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                ;
; sdram_controller:SDRAMC|top_state~6                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                ;
; sdram_controller:SDRAMC|wait_state~8                                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                ;
; mmc_top:DEVICE_MMC|mmc_top_control_layer_512:MMC_DEVICE|b_irq_state~7                                                                                                                                           ; Lost fanout                                                                                                                                                                                                ;
; mmc_top:DEVICE_MMC|mmc_top_control_layer_512:MMC_DEVICE|mmc_cmd_control_layer_512:MMC_COMMAND_CONTROLLER|b_main_state~5                                                                                         ; Lost fanout                                                                                                                                                                                                ;
; mmc_top:DEVICE_MMC|mmc_top_control_layer_512:MMC_DEVICE|mmc_cmd_control_layer_512:MMC_COMMAND_CONTROLLER|b_main_state~6                                                                                         ; Lost fanout                                                                                                                                                                                                ;
; mmc_top:DEVICE_MMC|mmc_top_control_layer_512:MMC_DEVICE|mmc_cmd_control_layer_512:MMC_COMMAND_CONTROLLER|b_main_state~7                                                                                         ; Lost fanout                                                                                                                                                                                                ;
; mmc_top:DEVICE_MMC|mmc_top_control_layer_512:MMC_DEVICE|mmc_cmd_control_layer_512:MMC_COMMAND_CONTROLLER|b_main_current_state~12                                                                                ; Lost fanout                                                                                                                                                                                                ;
; mmc_top:DEVICE_MMC|mmc_top_control_layer_512:MMC_DEVICE|mmc_cmd_control_layer_512:MMC_COMMAND_CONTROLLER|b_main_current_state~13                                                                                ; Lost fanout                                                                                                                                                                                                ;
; mmc_top:DEVICE_MMC|mmc_top_control_layer_512:MMC_DEVICE|mmc_cmd_control_layer_512:MMC_COMMAND_CONTROLLER|b_main_current_state~14                                                                                ; Lost fanout                                                                                                                                                                                                ;
; mmc_top:DEVICE_MMC|mmc_top_control_layer_512:MMC_DEVICE|mmc_cmd_control_layer_512:MMC_COMMAND_CONTROLLER|mmc_cmd_control_layer_cmd24:CMD_CMD24|b_main_state~20                                                  ; Lost fanout                                                                                                                                                                                                ;
; mmc_top:DEVICE_MMC|mmc_top_control_layer_512:MMC_DEVICE|mmc_cmd_control_layer_512:MMC_COMMAND_CONTROLLER|mmc_cmd_control_layer_cmd24:CMD_CMD24|b_main_state~21                                                  ; Lost fanout                                                                                                                                                                                                ;
; mmc_top:DEVICE_MMC|mmc_top_control_layer_512:MMC_DEVICE|mmc_cmd_control_layer_512:MMC_COMMAND_CONTROLLER|mmc_cmd_control_layer_cmd24:CMD_CMD24|b_main_state~22                                                  ; Lost fanout                                                                                                                                                                                                ;
; mmc_top:DEVICE_MMC|mmc_top_control_layer_512:MMC_DEVICE|mmc_cmd_control_layer_512:MMC_COMMAND_CONTROLLER|mmc_cmd_control_layer_cmd24:CMD_CMD24|b_main_state~23                                                  ; Lost fanout                                                                                                                                                                                                ;
; mmc_top:DEVICE_MMC|mmc_top_control_layer_512:MMC_DEVICE|mmc_cmd_control_layer_512:MMC_COMMAND_CONTROLLER|mmc_cmd_control_layer_cmd17:CMD_CMD17|b_main_state~15                                                  ; Lost fanout                                                                                                                                                                                                ;
; mmc_top:DEVICE_MMC|mmc_top_control_layer_512:MMC_DEVICE|mmc_cmd_control_layer_512:MMC_COMMAND_CONTROLLER|mmc_cmd_control_layer_cmd17:CMD_CMD17|b_main_state~16                                                  ; Lost fanout                                                                                                                                                                                                ;
; mmc_top:DEVICE_MMC|mmc_top_control_layer_512:MMC_DEVICE|mmc_cmd_control_layer_512:MMC_COMMAND_CONTROLLER|mmc_cmd_control_layer_cmd17:CMD_CMD17|b_main_state~17                                                  ; Lost fanout                                                                                                                                                                                                ;
; mmc_top:DEVICE_MMC|mmc_top_control_layer_512:MMC_DEVICE|mmc_cmd_control_layer_512:MMC_COMMAND_CONTROLLER|mmc_cmd_control_layer_cmd17:CMD_CMD17|b_main_state~18                                                  ; Lost fanout                                                                                                                                                                                                ;
; mmc_top:DEVICE_MMC|mmc_top_control_layer_512:MMC_DEVICE|mmc_cmd_control_layer_512:MMC_COMMAND_CONTROLLER|mmc_cmd_control_layer_cmd17:CMD_CMD17|b_receive_state~7                                                ; Lost fanout                                                                                                                                                                                                ;
; mmc_top:DEVICE_MMC|mmc_top_control_layer_512:MMC_DEVICE|mmc_cmd_control_layer_512:MMC_COMMAND_CONTROLLER|mmc_cmd_control_layer_cmd17:CMD_CMD17|b_receive_state~8                                                ; Lost fanout                                                                                                                                                                                                ;
; mmc_top:DEVICE_MMC|mmc_top_control_layer_512:MMC_DEVICE|mmc_cmd_control_layer_512:MMC_COMMAND_CONTROLLER|mmc_cmd_control_layer_cmd16:CMD_CMD16|b_main_state~8                                                   ; Lost fanout                                                                                                                                                                                                ;
; mmc_top:DEVICE_MMC|mmc_top_control_layer_512:MMC_DEVICE|mmc_cmd_control_layer_512:MMC_COMMAND_CONTROLLER|mmc_cmd_control_layer_cmd16:CMD_CMD16|b_main_state~9                                                   ; Lost fanout                                                                                                                                                                                                ;
; mmc_top:DEVICE_MMC|mmc_top_control_layer_512:MMC_DEVICE|mmc_cmd_control_layer_512:MMC_COMMAND_CONTROLLER|mmc_cmd_control_layer_cmd1:CMD_CMD1|b_main_state~5                                                     ; Lost fanout                                                                                                                                                                                                ;
; mmc_top:DEVICE_MMC|mmc_top_control_layer_512:MMC_DEVICE|mmc_cmd_control_layer_512:MMC_COMMAND_CONTROLLER|mmc_cmd_control_layer_cmd1:CMD_CMD1|b_main_state~6                                                     ; Lost fanout                                                                                                                                                                                                ;
; mmc_top:DEVICE_MMC|mmc_top_control_layer_512:MMC_DEVICE|mmc_cmd_control_layer_512:MMC_COMMAND_CONTROLLER|mmc_cmd_control_layer_cmd0:CMD_CMD0|b_main_state~8                                                     ; Lost fanout                                                                                                                                                                                                ;
; mmc_top:DEVICE_MMC|mmc_top_control_layer_512:MMC_DEVICE|mmc_cmd_control_layer_512:MMC_COMMAND_CONTROLLER|mmc_cmd_control_layer_cmd0:CMD_CMD0|b_main_state~9                                                     ; Lost fanout                                                                                                                                                                                                ;
; mmc_top:DEVICE_MMC|mmc_top_control_layer_512:MMC_DEVICE|mmc_cmd_control_layer_512:MMC_COMMAND_CONTROLLER|mmc_cmd_control_layer_initial:CMD_INIT|b_main_state~8                                                  ; Lost fanout                                                                                                                                                                                                ;
; mmc_top:DEVICE_MMC|mmc_top_control_layer_512:MMC_DEVICE|mmc_cmd_control_layer_512:MMC_COMMAND_CONTROLLER|mmc_cmd_control_layer_initial:CMD_INIT|b_main_state~9                                                  ; Lost fanout                                                                                                                                                                                                ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|pipeline_control:PIPELINE_CTRL|b_state~4                                                                                ; Lost fanout                                                                                                                                                                                                ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|pipeline_control:PIPELINE_CTRL|b_state~5                                                                                ; Lost fanout                                                                                                                                                                                                ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|pipeline_control:PIPELINE_CTRL|b_state~6                                                                                ; Lost fanout                                                                                                                                                                                                ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|pipeline_control:PIPELINE_CTRL|pipeline_control_irq_return:IRQ_RETURN|b_state~5                                         ; Lost fanout                                                                                                                                                                                                ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|interrupt_control:IRQ_CTRL|b_state~6                                                                                    ; Lost fanout                                                                                                                                                                                                ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|fetch:FETCH|b_state~5                                                                                                   ; Lost fanout                                                                                                                                                                                                ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|b_req_main_state~8                                                                          ; Lost fanout                                                                                                                                                                                                ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|b_req_main_state~9                                                                          ; Lost fanout                                                                                                                                                                                                ;
; sdram_controller:SDRAMC|wait_state.001                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                ;
; mmc_top:DEVICE_MMC|mmc_top_control_layer_512:MMC_DEVICE|mmc_cmd_control_layer_512:MMC_COMMAND_CONTROLLER|b_main_current_state.PL_MMC_CTRL_IDLE                                                                  ; Lost fanout                                                                                                                                                                                                ;
; mmc_top:DEVICE_MMC|mmc_top_control_layer_512:MMC_DEVICE|mmc_cmd_control_layer_512:MMC_COMMAND_CONTROLLER|b_main_current_state.PL_MMC_CTRL_WAIT                                                                  ; Lost fanout                                                                                                                                                                                                ;
; vga_display_sdram:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control_read_pixel:VRAM_READ|b_read_state.LPARAM_STT_READ_RD_FINISH                                                           ; Lost fanout                                                                                                                                                                                                ;
; vga_display_sdram:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_command_controller:CMD_CONTROLLER|main_state.PL_STT_BITMAP                                                                         ; Lost fanout                                                                                                                                                                                                ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|b_req_state[3]                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                     ;
; Total Number of Removed Registers = 516                                                                                                                                                                         ;                                                                                                                                                                                                            ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                                                                                                                                                                                                     ;
+-----------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                 ; Reason for Removal        ; Registers Removed due to This Register                                                                                                              ;
+-----------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; dev_interconnect:DEV_INTERCONNECT|dev_interconnect_irq:IRQ_CONTROL|b_irq_num[5]                                                               ; Stuck at GND              ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|interrupt_control:IRQ_CTRL|b_hw_irq_num[6],                 ;
;                                                                                                                                               ; due to stuck port data_in ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|interrupt_control:IRQ_CTRL|b_hw_irq_num[5],                 ;
;                                                                                                                                               ;                           ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|interrupt_control:IRQ_CTRL|b_hw_irq_num[4],                 ;
;                                                                                                                                               ;                           ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|interrupt_control:IRQ_CTRL|b_hw_irq_num[3],                 ;
;                                                                                                                                               ;                           ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|interrupt_control:IRQ_CTRL|ict_conf_valid[0],               ;
;                                                                                                                                               ;                           ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|interrupt_control:IRQ_CTRL|ict_conf_valid[1],               ;
;                                                                                                                                               ;                           ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|interrupt_control:IRQ_CTRL|ict_conf_valid[2],               ;
;                                                                                                                                               ;                           ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|interrupt_control:IRQ_CTRL|ict_conf_valid[3],               ;
;                                                                                                                                               ;                           ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|interrupt_control:IRQ_CTRL|b_irq_num[6],                    ;
;                                                                                                                                               ;                           ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|pipeline_control:PIPELINE_CTRL|b_sysreg_set_fi0r[25],       ;
;                                                                                                                                               ;                           ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|allocate:ALLOCATE|allocate_system_register:FI0R|b_data[25], ;
;                                                                                                                                               ;                           ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|pipeline_control:PIPELINE_CTRL|b_sysreg_set_fi0r_valid      ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|execute_jump:STAGE_JUMP|b_predict_hit ; Stuck at GND              ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|execute_jump:STAGE_JUMP|b_predict_ena       ;
;                                                                                                                                               ; due to stuck port data_in ;                                                                                                                                                     ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|pipeline_control:PIPELINE_CTRL|b_sysreg_set_fi0r[0]   ; Stuck at GND              ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|allocate:ALLOCATE|allocate_system_register:FI0R|b_data[0]   ;
;                                                                                                                                               ; due to stuck port data_in ;                                                                                                                                                     ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|pipeline_control:PIPELINE_CTRL|b_sysreg_set_fi0r[2]   ; Stuck at GND              ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|allocate:ALLOCATE|allocate_system_register:FI0R|b_data[2]   ;
;                                                                                                                                               ; due to stuck port data_in ;                                                                                                                                                     ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|pipeline_control:PIPELINE_CTRL|b_sysreg_set_fi0r[1]   ; Stuck at GND              ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|allocate:ALLOCATE|allocate_system_register:FI0R|b_data[1]   ;
;                                                                                                                                               ; due to stuck port data_in ;                                                                                                                                                     ;
; mmc_top:DEVICE_MMC|mmc_top_control_layer_512:MMC_DEVICE|mmc_cmd_control_layer_512:MMC_COMMAND_CONTROLLER|b_main_current_state~13              ; Lost Fanouts              ; mmc_top:DEVICE_MMC|mmc_top_control_layer_512:MMC_DEVICE|mmc_cmd_control_layer_512:MMC_COMMAND_CONTROLLER|b_main_current_state.PL_MMC_CTRL_WAIT      ;
+-----------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 14913 ;
; Number of registers using Synchronous Clear  ; 1032  ;
; Number of registers using Synchronous Load   ; 1928  ;
; Number of registers using Asynchronous Clear ; 7357  ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 13344 ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Added for RAM Pass-Through Logic                                                                                                                                                                                                                                                                                             ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Register Name                                                                                                                                                           ; RAM Name                                                                                                                                                     ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; sdram_controller:SDRAMC|sdram_sync_fifo:OUT_FIFO|b_memory_rtl_0_bypass[0]                                                                                               ; sdram_controller:SDRAMC|sdram_sync_fifo:OUT_FIFO|b_memory_rtl_0                                                                                              ;
; sdram_controller:SDRAMC|sdram_sync_fifo:OUT_FIFO|b_memory_rtl_0_bypass[1]                                                                                               ; sdram_controller:SDRAMC|sdram_sync_fifo:OUT_FIFO|b_memory_rtl_0                                                                                              ;
; sdram_controller:SDRAMC|sdram_sync_fifo:OUT_FIFO|b_memory_rtl_0_bypass[2]                                                                                               ; sdram_controller:SDRAMC|sdram_sync_fifo:OUT_FIFO|b_memory_rtl_0                                                                                              ;
; sdram_controller:SDRAMC|sdram_sync_fifo:OUT_FIFO|b_memory_rtl_0_bypass[3]                                                                                               ; sdram_controller:SDRAMC|sdram_sync_fifo:OUT_FIFO|b_memory_rtl_0                                                                                              ;
; sdram_controller:SDRAMC|sdram_sync_fifo:OUT_FIFO|b_memory_rtl_0_bypass[4]                                                                                               ; sdram_controller:SDRAMC|sdram_sync_fifo:OUT_FIFO|b_memory_rtl_0                                                                                              ;
; sdram_controller:SDRAMC|sdram_sync_fifo:OUT_FIFO|b_memory_rtl_0_bypass[5]                                                                                               ; sdram_controller:SDRAMC|sdram_sync_fifo:OUT_FIFO|b_memory_rtl_0                                                                                              ;
; sdram_controller:SDRAMC|sdram_sync_fifo:OUT_FIFO|b_memory_rtl_0_bypass[6]                                                                                               ; sdram_controller:SDRAMC|sdram_sync_fifo:OUT_FIFO|b_memory_rtl_0                                                                                              ;
; sdram_controller:SDRAMC|sdram_sync_fifo:OUT_FIFO|b_memory_rtl_0_bypass[7]                                                                                               ; sdram_controller:SDRAMC|sdram_sync_fifo:OUT_FIFO|b_memory_rtl_0                                                                                              ;
; sdram_controller:SDRAMC|sdram_sync_fifo:OUT_FIFO|b_memory_rtl_0_bypass[8]                                                                                               ; sdram_controller:SDRAMC|sdram_sync_fifo:OUT_FIFO|b_memory_rtl_0                                                                                              ;
; sdram_controller:SDRAMC|sdram_sync_fifo:OUT_FIFO|b_memory_rtl_0_bypass[9]                                                                                               ; sdram_controller:SDRAMC|sdram_sync_fifo:OUT_FIFO|b_memory_rtl_0                                                                                              ;
; sdram_controller:SDRAMC|sdram_sync_fifo:OUT_FIFO|b_memory_rtl_0_bypass[10]                                                                                              ; sdram_controller:SDRAMC|sdram_sync_fifo:OUT_FIFO|b_memory_rtl_0                                                                                              ;
; sdram_controller:SDRAMC|sdram_sync_fifo:OUT_FIFO|b_memory_rtl_0_bypass[11]                                                                                              ; sdram_controller:SDRAMC|sdram_sync_fifo:OUT_FIFO|b_memory_rtl_0                                                                                              ;
; sdram_controller:SDRAMC|sdram_sync_fifo:OUT_FIFO|b_memory_rtl_0_bypass[12]                                                                                              ; sdram_controller:SDRAMC|sdram_sync_fifo:OUT_FIFO|b_memory_rtl_0                                                                                              ;
; sdram_controller:SDRAMC|sdram_sync_fifo:OUT_FIFO|b_memory_rtl_0_bypass[13]                                                                                              ; sdram_controller:SDRAMC|sdram_sync_fifo:OUT_FIFO|b_memory_rtl_0                                                                                              ;
; sdram_controller:SDRAMC|sdram_sync_fifo:OUT_FIFO|b_memory_rtl_0_bypass[14]                                                                                              ; sdram_controller:SDRAMC|sdram_sync_fifo:OUT_FIFO|b_memory_rtl_0                                                                                              ;
; sdram_controller:SDRAMC|sdram_sync_fifo:OUT_FIFO|b_memory_rtl_0_bypass[15]                                                                                              ; sdram_controller:SDRAMC|sdram_sync_fifo:OUT_FIFO|b_memory_rtl_0                                                                                              ;
; sdram_controller:SDRAMC|sdram_sync_fifo:OUT_FIFO|b_memory_rtl_0_bypass[16]                                                                                              ; sdram_controller:SDRAMC|sdram_sync_fifo:OUT_FIFO|b_memory_rtl_0                                                                                              ;
; sdram_controller:SDRAMC|sdram_sync_fifo:OUT_FIFO|b_memory_rtl_0_bypass[17]                                                                                              ; sdram_controller:SDRAMC|sdram_sync_fifo:OUT_FIFO|b_memory_rtl_0                                                                                              ;
; sdram_controller:SDRAMC|sdram_sync_fifo:OUT_FIFO|b_memory_rtl_0_bypass[18]                                                                                              ; sdram_controller:SDRAMC|sdram_sync_fifo:OUT_FIFO|b_memory_rtl_0                                                                                              ;
; sdram_controller:SDRAMC|sdram_sync_fifo:OUT_FIFO|b_memory_rtl_0_bypass[19]                                                                                              ; sdram_controller:SDRAMC|sdram_sync_fifo:OUT_FIFO|b_memory_rtl_0                                                                                              ;
; sdram_controller:SDRAMC|sdram_sync_fifo:OUT_FIFO|b_memory_rtl_0_bypass[20]                                                                                              ; sdram_controller:SDRAMC|sdram_sync_fifo:OUT_FIFO|b_memory_rtl_0                                                                                              ;
; sdram_controller:SDRAMC|sdram_sync_fifo:IN_FIFO|b_memory_rtl_0_bypass[0]                                                                                                ; sdram_controller:SDRAMC|sdram_sync_fifo:IN_FIFO|b_memory_rtl_0                                                                                               ;
; sdram_controller:SDRAMC|sdram_sync_fifo:IN_FIFO|b_memory_rtl_0_bypass[1]                                                                                                ; sdram_controller:SDRAMC|sdram_sync_fifo:IN_FIFO|b_memory_rtl_0                                                                                               ;
; sdram_controller:SDRAMC|sdram_sync_fifo:IN_FIFO|b_memory_rtl_0_bypass[2]                                                                                                ; sdram_controller:SDRAMC|sdram_sync_fifo:IN_FIFO|b_memory_rtl_0                                                                                               ;
; sdram_controller:SDRAMC|sdram_sync_fifo:IN_FIFO|b_memory_rtl_0_bypass[3]                                                                                                ; sdram_controller:SDRAMC|sdram_sync_fifo:IN_FIFO|b_memory_rtl_0                                                                                               ;
; sdram_controller:SDRAMC|sdram_sync_fifo:IN_FIFO|b_memory_rtl_0_bypass[4]                                                                                                ; sdram_controller:SDRAMC|sdram_sync_fifo:IN_FIFO|b_memory_rtl_0                                                                                               ;
; sdram_controller:SDRAMC|sdram_sync_fifo:IN_FIFO|b_memory_rtl_0_bypass[5]                                                                                                ; sdram_controller:SDRAMC|sdram_sync_fifo:IN_FIFO|b_memory_rtl_0                                                                                               ;
; sdram_controller:SDRAMC|sdram_sync_fifo:IN_FIFO|b_memory_rtl_0_bypass[6]                                                                                                ; sdram_controller:SDRAMC|sdram_sync_fifo:IN_FIFO|b_memory_rtl_0                                                                                               ;
; sdram_controller:SDRAMC|sdram_sync_fifo:IN_FIFO|b_memory_rtl_0_bypass[7]                                                                                                ; sdram_controller:SDRAMC|sdram_sync_fifo:IN_FIFO|b_memory_rtl_0                                                                                               ;
; sdram_controller:SDRAMC|sdram_sync_fifo:IN_FIFO|b_memory_rtl_0_bypass[8]                                                                                                ; sdram_controller:SDRAMC|sdram_sync_fifo:IN_FIFO|b_memory_rtl_0                                                                                               ;
; sdram_controller:SDRAMC|sdram_sync_fifo:IN_FIFO|b_memory_rtl_0_bypass[9]                                                                                                ; sdram_controller:SDRAMC|sdram_sync_fifo:IN_FIFO|b_memory_rtl_0                                                                                               ;
; sdram_controller:SDRAMC|sdram_sync_fifo:IN_FIFO|b_memory_rtl_0_bypass[10]                                                                                               ; sdram_controller:SDRAMC|sdram_sync_fifo:IN_FIFO|b_memory_rtl_0                                                                                               ;
; sdram_controller:SDRAMC|sdram_sync_fifo:IN_FIFO|b_memory_rtl_0_bypass[11]                                                                                               ; sdram_controller:SDRAMC|sdram_sync_fifo:IN_FIFO|b_memory_rtl_0                                                                                               ;
; sdram_controller:SDRAMC|sdram_sync_fifo:IN_FIFO|b_memory_rtl_0_bypass[12]                                                                                               ; sdram_controller:SDRAMC|sdram_sync_fifo:IN_FIFO|b_memory_rtl_0                                                                                               ;
; sdram_controller:SDRAMC|sdram_sync_fifo:IN_FIFO|b_memory_rtl_0_bypass[13]                                                                                               ; sdram_controller:SDRAMC|sdram_sync_fifo:IN_FIFO|b_memory_rtl_0                                                                                               ;
; sdram_controller:SDRAMC|sdram_sync_fifo:IN_FIFO|b_memory_rtl_0_bypass[14]                                                                                               ; sdram_controller:SDRAMC|sdram_sync_fifo:IN_FIFO|b_memory_rtl_0                                                                                               ;
; sdram_controller:SDRAMC|sdram_sync_fifo:IN_FIFO|b_memory_rtl_0_bypass[15]                                                                                               ; sdram_controller:SDRAMC|sdram_sync_fifo:IN_FIFO|b_memory_rtl_0                                                                                               ;
; sdram_controller:SDRAMC|sdram_sync_fifo:IN_FIFO|b_memory_rtl_0_bypass[16]                                                                                               ; sdram_controller:SDRAMC|sdram_sync_fifo:IN_FIFO|b_memory_rtl_0                                                                                               ;
; sdram_controller:SDRAMC|sdram_sync_fifo:IN_FIFO|b_memory_rtl_0_bypass[17]                                                                                               ; sdram_controller:SDRAMC|sdram_sync_fifo:IN_FIFO|b_memory_rtl_0                                                                                               ;
; sdram_controller:SDRAMC|sdram_sync_fifo:IN_FIFO|b_memory_rtl_0_bypass[18]                                                                                               ; sdram_controller:SDRAMC|sdram_sync_fifo:IN_FIFO|b_memory_rtl_0                                                                                               ;
; sdram_controller:SDRAMC|sdram_sync_fifo:IN_FIFO|b_memory_rtl_0_bypass[19]                                                                                               ; sdram_controller:SDRAMC|sdram_sync_fifo:IN_FIFO|b_memory_rtl_0                                                                                               ;
; sdram_controller:SDRAMC|sdram_sync_fifo:IN_FIFO|b_memory_rtl_0_bypass[20]                                                                                               ; sdram_controller:SDRAMC|sdram_sync_fifo:IN_FIFO|b_memory_rtl_0                                                                                               ;
; sdram_controller:SDRAMC|sdram_sync_fifo:IN_FIFO|b_memory_rtl_0_bypass[21]                                                                                               ; sdram_controller:SDRAMC|sdram_sync_fifo:IN_FIFO|b_memory_rtl_0                                                                                               ;
; sdram_controller:SDRAMC|sdram_sync_fifo:IN_FIFO|b_memory_rtl_0_bypass[22]                                                                                               ; sdram_controller:SDRAMC|sdram_sync_fifo:IN_FIFO|b_memory_rtl_0                                                                                               ;
; sdram_controller:SDRAMC|sdram_sync_fifo:IN_FIFO|b_memory_rtl_0_bypass[23]                                                                                               ; sdram_controller:SDRAMC|sdram_sync_fifo:IN_FIFO|b_memory_rtl_0                                                                                               ;
; sdram_controller:SDRAMC|sdram_sync_fifo:IN_FIFO|b_memory_rtl_0_bypass[24]                                                                                               ; sdram_controller:SDRAMC|sdram_sync_fifo:IN_FIFO|b_memory_rtl_0                                                                                               ;
; sdram_controller:SDRAMC|sdram_sync_fifo:IN_FIFO|b_memory_rtl_0_bypass[25]                                                                                               ; sdram_controller:SDRAMC|sdram_sync_fifo:IN_FIFO|b_memory_rtl_0                                                                                               ;
; sdram_controller:SDRAMC|sdram_sync_fifo:IN_FIFO|b_memory_rtl_0_bypass[26]                                                                                               ; sdram_controller:SDRAMC|sdram_sync_fifo:IN_FIFO|b_memory_rtl_0                                                                                               ;
; sdram_controller:SDRAMC|sdram_sync_fifo:IN_FIFO|b_memory_rtl_0_bypass[27]                                                                                               ; sdram_controller:SDRAMC|sdram_sync_fifo:IN_FIFO|b_memory_rtl_0                                                                                               ;
; sdram_controller:SDRAMC|sdram_sync_fifo:IN_FIFO|b_memory_rtl_0_bypass[28]                                                                                               ; sdram_controller:SDRAMC|sdram_sync_fifo:IN_FIFO|b_memory_rtl_0                                                                                               ;
; sdram_controller:SDRAMC|sdram_sync_fifo:IN_FIFO|b_memory_rtl_0_bypass[29]                                                                                               ; sdram_controller:SDRAMC|sdram_sync_fifo:IN_FIFO|b_memory_rtl_0                                                                                               ;
; sdram_controller:SDRAMC|sdram_sync_fifo:IN_FIFO|b_memory_rtl_0_bypass[30]                                                                                               ; sdram_controller:SDRAMC|sdram_sync_fifo:IN_FIFO|b_memory_rtl_0                                                                                               ;
; sdram_controller:SDRAMC|sdram_sync_fifo:IN_FIFO|b_memory_rtl_0_bypass[31]                                                                                               ; sdram_controller:SDRAMC|sdram_sync_fifo:IN_FIFO|b_memory_rtl_0                                                                                               ;
; sdram_controller:SDRAMC|sdram_sync_fifo:IN_FIFO|b_memory_rtl_0_bypass[32]                                                                                               ; sdram_controller:SDRAMC|sdram_sync_fifo:IN_FIFO|b_memory_rtl_0                                                                                               ;
; sdram_controller:SDRAMC|sdram_sync_fifo:IN_FIFO|b_memory_rtl_0_bypass[33]                                                                                               ; sdram_controller:SDRAMC|sdram_sync_fifo:IN_FIFO|b_memory_rtl_0                                                                                               ;
; sdram_controller:SDRAMC|sdram_sync_fifo:IN_FIFO|b_memory_rtl_0_bypass[34]                                                                                               ; sdram_controller:SDRAMC|sdram_sync_fifo:IN_FIFO|b_memory_rtl_0                                                                                               ;
; sdram_controller:SDRAMC|sdram_sync_fifo:IN_FIFO|b_memory_rtl_0_bypass[35]                                                                                               ; sdram_controller:SDRAMC|sdram_sync_fifo:IN_FIFO|b_memory_rtl_0                                                                                               ;
; sdram_controller:SDRAMC|sdram_sync_fifo:IN_FIFO|b_memory_rtl_0_bypass[36]                                                                                               ; sdram_controller:SDRAMC|sdram_sync_fifo:IN_FIFO|b_memory_rtl_0                                                                                               ;
; sdram_controller:SDRAMC|sdram_sync_fifo:IN_FIFO|b_memory_rtl_0_bypass[37]                                                                                               ; sdram_controller:SDRAMC|sdram_sync_fifo:IN_FIFO|b_memory_rtl_0                                                                                               ;
; sdram_controller:SDRAMC|sdram_sync_fifo:IN_FIFO|b_memory_rtl_0_bypass[38]                                                                                               ; sdram_controller:SDRAMC|sdram_sync_fifo:IN_FIFO|b_memory_rtl_0                                                                                               ;
; sdram_controller:SDRAMC|sdram_sync_fifo:IN_FIFO|b_memory_rtl_0_bypass[39]                                                                                               ; sdram_controller:SDRAMC|sdram_sync_fifo:IN_FIFO|b_memory_rtl_0                                                                                               ;
; sdram_controller:SDRAMC|sdram_sync_fifo:IN_FIFO|b_memory_rtl_0_bypass[40]                                                                                               ; sdram_controller:SDRAMC|sdram_sync_fifo:IN_FIFO|b_memory_rtl_0                                                                                               ;
; sdram_controller:SDRAMC|sdram_sync_fifo:IN_FIFO|b_memory_rtl_0_bypass[41]                                                                                               ; sdram_controller:SDRAMC|sdram_sync_fifo:IN_FIFO|b_memory_rtl_0                                                                                               ;
; sdram_controller:SDRAMC|sdram_sync_fifo:IN_FIFO|b_memory_rtl_0_bypass[42]                                                                                               ; sdram_controller:SDRAMC|sdram_sync_fifo:IN_FIFO|b_memory_rtl_0                                                                                               ;
; sdram_controller:SDRAMC|sdram_sync_fifo:IN_FIFO|b_memory_rtl_0_bypass[43]                                                                                               ; sdram_controller:SDRAMC|sdram_sync_fifo:IN_FIFO|b_memory_rtl_0                                                                                               ;
; sdram_controller:SDRAMC|sdram_sync_fifo:IN_FIFO|b_memory_rtl_0_bypass[44]                                                                                               ; sdram_controller:SDRAMC|sdram_sync_fifo:IN_FIFO|b_memory_rtl_0                                                                                               ;
; sdram_controller:SDRAMC|sdram_sync_fifo:IN_FIFO|b_memory_rtl_0_bypass[45]                                                                                               ; sdram_controller:SDRAMC|sdram_sync_fifo:IN_FIFO|b_memory_rtl_0                                                                                               ;
; memory_if:MEMIF|memory_if_sync_fifo:GET_FIFO|b_memory_rtl_0_bypass[0]                                                                                                   ; memory_if:MEMIF|memory_if_sync_fifo:GET_FIFO|b_memory_rtl_0                                                                                                  ;
; memory_if:MEMIF|memory_if_sync_fifo:GET_FIFO|b_memory_rtl_0_bypass[1]                                                                                                   ; memory_if:MEMIF|memory_if_sync_fifo:GET_FIFO|b_memory_rtl_0                                                                                                  ;
; memory_if:MEMIF|memory_if_sync_fifo:GET_FIFO|b_memory_rtl_0_bypass[2]                                                                                                   ; memory_if:MEMIF|memory_if_sync_fifo:GET_FIFO|b_memory_rtl_0                                                                                                  ;
; memory_if:MEMIF|memory_if_sync_fifo:GET_FIFO|b_memory_rtl_0_bypass[3]                                                                                                   ; memory_if:MEMIF|memory_if_sync_fifo:GET_FIFO|b_memory_rtl_0                                                                                                  ;
; memory_if:MEMIF|memory_if_sync_fifo:GET_FIFO|b_memory_rtl_0_bypass[4]                                                                                                   ; memory_if:MEMIF|memory_if_sync_fifo:GET_FIFO|b_memory_rtl_0                                                                                                  ;
; memory_if:MEMIF|memory_if_sync_fifo:GET_FIFO|b_memory_rtl_0_bypass[5]                                                                                                   ; memory_if:MEMIF|memory_if_sync_fifo:GET_FIFO|b_memory_rtl_0                                                                                                  ;
; memory_if:MEMIF|memory_if_sync_fifo:GET_FIFO|b_memory_rtl_0_bypass[6]                                                                                                   ; memory_if:MEMIF|memory_if_sync_fifo:GET_FIFO|b_memory_rtl_0                                                                                                  ;
; memory_if:MEMIF|memory_if_sync_fifo:GET_FIFO|b_memory_rtl_0_bypass[7]                                                                                                   ; memory_if:MEMIF|memory_if_sync_fifo:GET_FIFO|b_memory_rtl_0                                                                                                  ;
; memory_if:MEMIF|memory_if_sync_fifo:GET_FIFO|b_memory_rtl_0_bypass[8]                                                                                                   ; memory_if:MEMIF|memory_if_sync_fifo:GET_FIFO|b_memory_rtl_0                                                                                                  ;
; memory_if:MEMIF|memory_if_sync_fifo:GET_FIFO|b_memory_rtl_0_bypass[9]                                                                                                   ; memory_if:MEMIF|memory_if_sync_fifo:GET_FIFO|b_memory_rtl_0                                                                                                  ;
; memory_if:MEMIF|memory_if_sync_fifo:GET_FIFO|b_memory_rtl_0_bypass[10]                                                                                                  ; memory_if:MEMIF|memory_if_sync_fifo:GET_FIFO|b_memory_rtl_0                                                                                                  ;
; memory_if:MEMIF|memory_if_sync_fifo:GET_FIFO|b_memory_rtl_0_bypass[11]                                                                                                  ; memory_if:MEMIF|memory_if_sync_fifo:GET_FIFO|b_memory_rtl_0                                                                                                  ;
; memory_if:MEMIF|memory_if_sync_fifo:GET_FIFO|b_memory_rtl_0_bypass[12]                                                                                                  ; memory_if:MEMIF|memory_if_sync_fifo:GET_FIFO|b_memory_rtl_0                                                                                                  ;
; memory_if:MEMIF|memory_if_sync_fifo:GET_FIFO|b_memory_rtl_0_bypass[13]                                                                                                  ; memory_if:MEMIF|memory_if_sync_fifo:GET_FIFO|b_memory_rtl_0                                                                                                  ;
; memory_if:MEMIF|memory_if_sync_fifo:GET_FIFO|b_memory_rtl_0_bypass[14]                                                                                                  ; memory_if:MEMIF|memory_if_sync_fifo:GET_FIFO|b_memory_rtl_0                                                                                                  ;
; memory_if:MEMIF|memory_if_sync_fifo:GET_FIFO|b_memory_rtl_0_bypass[15]                                                                                                  ; memory_if:MEMIF|memory_if_sync_fifo:GET_FIFO|b_memory_rtl_0                                                                                                  ;
; memory_if:MEMIF|memory_if_sync_fifo:GET_FIFO|b_memory_rtl_0_bypass[16]                                                                                                  ; memory_if:MEMIF|memory_if_sync_fifo:GET_FIFO|b_memory_rtl_0                                                                                                  ;
; memory_if:MEMIF|memory_if_sync_fifo:GET_FIFO|b_memory_rtl_0_bypass[17]                                                                                                  ; memory_if:MEMIF|memory_if_sync_fifo:GET_FIFO|b_memory_rtl_0                                                                                                  ;
; memory_if:MEMIF|memory_if_sync_fifo:GET_FIFO|b_memory_rtl_0_bypass[18]                                                                                                  ; memory_if:MEMIF|memory_if_sync_fifo:GET_FIFO|b_memory_rtl_0                                                                                                  ;
; memory_if:MEMIF|memory_if_sync_fifo:GET_FIFO|b_memory_rtl_0_bypass[19]                                                                                                  ; memory_if:MEMIF|memory_if_sync_fifo:GET_FIFO|b_memory_rtl_0                                                                                                  ;
; memory_if:MEMIF|memory_if_sync_fifo:GET_FIFO|b_memory_rtl_0_bypass[20]                                                                                                  ; memory_if:MEMIF|memory_if_sync_fifo:GET_FIFO|b_memory_rtl_0                                                                                                  ;
; memory_if:MEMIF|memory_if_sync_fifo:GET_FIFO|b_memory_rtl_0_bypass[21]                                                                                                  ; memory_if:MEMIF|memory_if_sync_fifo:GET_FIFO|b_memory_rtl_0                                                                                                  ;
; memory_if:MEMIF|memory_if_sync_fifo:GET_FIFO|b_memory_rtl_0_bypass[22]                                                                                                  ; memory_if:MEMIF|memory_if_sync_fifo:GET_FIFO|b_memory_rtl_0                                                                                                  ;
; memory_if:MEMIF|memory_if_sync_fifo:GET_FIFO|b_memory_rtl_0_bypass[23]                                                                                                  ; memory_if:MEMIF|memory_if_sync_fifo:GET_FIFO|b_memory_rtl_0                                                                                                  ;
; memory_if:MEMIF|memory_if_sync_fifo:GET_FIFO|b_memory_rtl_0_bypass[24]                                                                                                  ; memory_if:MEMIF|memory_if_sync_fifo:GET_FIFO|b_memory_rtl_0                                                                                                  ;
; memory_if:MEMIF|memory_if_sync_fifo:GET_FIFO|b_memory_rtl_0_bypass[25]                                                                                                  ; memory_if:MEMIF|memory_if_sync_fifo:GET_FIFO|b_memory_rtl_0                                                                                                  ;
; memory_if:MEMIF|memory_if_sync_fifo:GET_FIFO|b_memory_rtl_0_bypass[26]                                                                                                  ; memory_if:MEMIF|memory_if_sync_fifo:GET_FIFO|b_memory_rtl_0                                                                                                  ;
; memory_if:MEMIF|memory_if_sync_fifo:GET_FIFO|b_memory_rtl_0_bypass[27]                                                                                                  ; memory_if:MEMIF|memory_if_sync_fifo:GET_FIFO|b_memory_rtl_0                                                                                                  ;
; memory_if:MEMIF|memory_if_sync_fifo:GET_FIFO|b_memory_rtl_0_bypass[28]                                                                                                  ; memory_if:MEMIF|memory_if_sync_fifo:GET_FIFO|b_memory_rtl_0                                                                                                  ;
; memory_if:MEMIF|memory_if_sync_fifo:GET_FIFO|b_memory_rtl_0_bypass[29]                                                                                                  ; memory_if:MEMIF|memory_if_sync_fifo:GET_FIFO|b_memory_rtl_0                                                                                                  ;
; memory_if:MEMIF|memory_if_sync_fifo:GET_FIFO|b_memory_rtl_0_bypass[30]                                                                                                  ; memory_if:MEMIF|memory_if_sync_fifo:GET_FIFO|b_memory_rtl_0                                                                                                  ;
; memory_if:MEMIF|memory_if_sync_fifo:GET_FIFO|b_memory_rtl_0_bypass[31]                                                                                                  ; memory_if:MEMIF|memory_if_sync_fifo:GET_FIFO|b_memory_rtl_0                                                                                                  ;
; memory_if:MEMIF|memory_if_sync_fifo:GET_FIFO|b_memory_rtl_0_bypass[32]                                                                                                  ; memory_if:MEMIF|memory_if_sync_fifo:GET_FIFO|b_memory_rtl_0                                                                                                  ;
; memory_if:MEMIF|memory_if_sync_fifo:GET_FIFO|b_memory_rtl_0_bypass[33]                                                                                                  ; memory_if:MEMIF|memory_if_sync_fifo:GET_FIFO|b_memory_rtl_0                                                                                                  ;
; memory_if:MEMIF|memory_if_sync_fifo:GET_FIFO|b_memory_rtl_0_bypass[34]                                                                                                  ; memory_if:MEMIF|memory_if_sync_fifo:GET_FIFO|b_memory_rtl_0                                                                                                  ;
; memory_if:MEMIF|memory_if_sync_fifo:GET_FIFO|b_memory_rtl_0_bypass[35]                                                                                                  ; memory_if:MEMIF|memory_if_sync_fifo:GET_FIFO|b_memory_rtl_0                                                                                                  ;
; memory_if:MEMIF|memory_if_sync_fifo:GET_FIFO|b_memory_rtl_0_bypass[36]                                                                                                  ; memory_if:MEMIF|memory_if_sync_fifo:GET_FIFO|b_memory_rtl_0                                                                                                  ;
; memory_if:MEMIF|memory_if_sync_fifo:GET_FIFO|b_memory_rtl_0_bypass[37]                                                                                                  ; memory_if:MEMIF|memory_if_sync_fifo:GET_FIFO|b_memory_rtl_0                                                                                                  ;
; memory_if:MEMIF|memory_if_sync_fifo:GET_FIFO|b_memory_rtl_0_bypass[38]                                                                                                  ; memory_if:MEMIF|memory_if_sync_fifo:GET_FIFO|b_memory_rtl_0                                                                                                  ;
; memory_if:MEMIF|memory_if_sync_fifo:GET_FIFO|b_memory_rtl_0_bypass[39]                                                                                                  ; memory_if:MEMIF|memory_if_sync_fifo:GET_FIFO|b_memory_rtl_0                                                                                                  ;
; memory_if:MEMIF|memory_if_sync_fifo:GET_FIFO|b_memory_rtl_0_bypass[40]                                                                                                  ; memory_if:MEMIF|memory_if_sync_fifo:GET_FIFO|b_memory_rtl_0                                                                                                  ;
; memory_if:MEMIF|memory_if_sync_fifo:GET_FIFO|b_memory_rtl_0_bypass[41]                                                                                                  ; memory_if:MEMIF|memory_if_sync_fifo:GET_FIFO|b_memory_rtl_0                                                                                                  ;
; memory_if:MEMIF|memory_if_sync_fifo:GET_FIFO|b_memory_rtl_0_bypass[42]                                                                                                  ; memory_if:MEMIF|memory_if_sync_fifo:GET_FIFO|b_memory_rtl_0                                                                                                  ;
; memory_if:MEMIF|memory_if_sync_fifo:GET_FIFO|b_memory_rtl_0_bypass[43]                                                                                                  ; memory_if:MEMIF|memory_if_sync_fifo:GET_FIFO|b_memory_rtl_0                                                                                                  ;
; memory_if:MEMIF|memory_if_sync_fifo:GET_FIFO|b_memory_rtl_0_bypass[44]                                                                                                  ; memory_if:MEMIF|memory_if_sync_fifo:GET_FIFO|b_memory_rtl_0                                                                                                  ;
; memory_if:MEMIF|memory_if_sync_fifo:GET_FIFO|b_memory_rtl_0_bypass[45]                                                                                                  ; memory_if:MEMIF|memory_if_sync_fifo:GET_FIFO|b_memory_rtl_0                                                                                                  ;
; memory_if:MEMIF|memory_if_sync_fifo:GET_FIFO|b_memory_rtl_0_bypass[46]                                                                                                  ; memory_if:MEMIF|memory_if_sync_fifo:GET_FIFO|b_memory_rtl_0                                                                                                  ;
; memory_if:MEMIF|memory_if_sync_fifo:GET_FIFO|b_memory_rtl_0_bypass[47]                                                                                                  ; memory_if:MEMIF|memory_if_sync_fifo:GET_FIFO|b_memory_rtl_0                                                                                                  ;
; memory_if:MEMIF|memory_if_sync_fifo:GET_FIFO|b_memory_rtl_0_bypass[48]                                                                                                  ; memory_if:MEMIF|memory_if_sync_fifo:GET_FIFO|b_memory_rtl_0                                                                                                  ;
; memory_if:MEMIF|memory_if_sync_fifo:GET_FIFO|b_memory_rtl_0_bypass[49]                                                                                                  ; memory_if:MEMIF|memory_if_sync_fifo:GET_FIFO|b_memory_rtl_0                                                                                                  ;
; memory_if:MEMIF|memory_if_sync_fifo:GET_FIFO|b_memory_rtl_0_bypass[50]                                                                                                  ; memory_if:MEMIF|memory_if_sync_fifo:GET_FIFO|b_memory_rtl_0                                                                                                  ;
; memory_if:MEMIF|memory_if_sync_fifo:GET_FIFO|b_memory_rtl_0_bypass[51]                                                                                                  ; memory_if:MEMIF|memory_if_sync_fifo:GET_FIFO|b_memory_rtl_0                                                                                                  ;
; memory_if:MEMIF|memory_if_sync_fifo:GET_FIFO|b_memory_rtl_0_bypass[52]                                                                                                  ; memory_if:MEMIF|memory_if_sync_fifo:GET_FIFO|b_memory_rtl_0                                                                                                  ;
; memory_if:MEMIF|memory_if_sync_fifo:GET_FIFO|b_memory_rtl_0_bypass[53]                                                                                                  ; memory_if:MEMIF|memory_if_sync_fifo:GET_FIFO|b_memory_rtl_0                                                                                                  ;
; memory_if:MEMIF|memory_if_sync_fifo:GET_FIFO|b_memory_rtl_0_bypass[54]                                                                                                  ; memory_if:MEMIF|memory_if_sync_fifo:GET_FIFO|b_memory_rtl_0                                                                                                  ;
; memory_if:MEMIF|memory_if_sync_fifo:GET_FIFO|b_memory_rtl_0_bypass[55]                                                                                                  ; memory_if:MEMIF|memory_if_sync_fifo:GET_FIFO|b_memory_rtl_0                                                                                                  ;
; memory_if:MEMIF|memory_if_sync_fifo:GET_FIFO|b_memory_rtl_0_bypass[56]                                                                                                  ; memory_if:MEMIF|memory_if_sync_fifo:GET_FIFO|b_memory_rtl_0                                                                                                  ;
; memory_if:MEMIF|memory_if_sync_fifo:GET_FIFO|b_memory_rtl_0_bypass[57]                                                                                                  ; memory_if:MEMIF|memory_if_sync_fifo:GET_FIFO|b_memory_rtl_0                                                                                                  ;
; memory_if:MEMIF|memory_if_sync_fifo:GET_FIFO|b_memory_rtl_0_bypass[58]                                                                                                  ; memory_if:MEMIF|memory_if_sync_fifo:GET_FIFO|b_memory_rtl_0                                                                                                  ;
; memory_if:MEMIF|memory_if_sync_fifo:GET_FIFO|b_memory_rtl_0_bypass[59]                                                                                                  ; memory_if:MEMIF|memory_if_sync_fifo:GET_FIFO|b_memory_rtl_0                                                                                                  ;
; memory_if:MEMIF|memory_if_sync_fifo:GET_FIFO|b_memory_rtl_0_bypass[60]                                                                                                  ; memory_if:MEMIF|memory_if_sync_fifo:GET_FIFO|b_memory_rtl_0                                                                                                  ;
; memory_if:MEMIF|memory_if_sync_fifo:GET_FIFO|b_memory_rtl_0_bypass[61]                                                                                                  ; memory_if:MEMIF|memory_if_sync_fifo:GET_FIFO|b_memory_rtl_0                                                                                                  ;
; memory_if:MEMIF|memory_if_sync_fifo:GET_FIFO|b_memory_rtl_0_bypass[62]                                                                                                  ; memory_if:MEMIF|memory_if_sync_fifo:GET_FIFO|b_memory_rtl_0                                                                                                  ;
; memory_if:MEMIF|memory_if_sync_fifo:GET_FIFO|b_memory_rtl_0_bypass[63]                                                                                                  ; memory_if:MEMIF|memory_if_sync_fifo:GET_FIFO|b_memory_rtl_0                                                                                                  ;
; memory_if:MEMIF|memory_if_sync_fifo:GET_FIFO|b_memory_rtl_0_bypass[64]                                                                                                  ; memory_if:MEMIF|memory_if_sync_fifo:GET_FIFO|b_memory_rtl_0                                                                                                  ;
; memory_if:MEMIF|memory_if_sync_fifo:GET_FIFO|b_memory_rtl_0_bypass[65]                                                                                                  ; memory_if:MEMIF|memory_if_sync_fifo:GET_FIFO|b_memory_rtl_0                                                                                                  ;
; memory_if:MEMIF|memory_if_sync_fifo:GET_FIFO|b_memory_rtl_0_bypass[66]                                                                                                  ; memory_if:MEMIF|memory_if_sync_fifo:GET_FIFO|b_memory_rtl_0                                                                                                  ;
; memory_if:MEMIF|memory_if_sync_fifo:GET_FIFO|b_memory_rtl_0_bypass[67]                                                                                                  ; memory_if:MEMIF|memory_if_sync_fifo:GET_FIFO|b_memory_rtl_0                                                                                                  ;
; memory_if:MEMIF|memory_if_sync_fifo:GET_FIFO|b_memory_rtl_0_bypass[68]                                                                                                  ; memory_if:MEMIF|memory_if_sync_fifo:GET_FIFO|b_memory_rtl_0                                                                                                  ;
; memory_if:MEMIF|memory_if_sync_fifo:GET_FIFO|b_memory_rtl_0_bypass[69]                                                                                                  ; memory_if:MEMIF|memory_if_sync_fifo:GET_FIFO|b_memory_rtl_0                                                                                                  ;
; memory_if:MEMIF|memory_if_sync_fifo:GET_FIFO|b_memory_rtl_0_bypass[70]                                                                                                  ; memory_if:MEMIF|memory_if_sync_fifo:GET_FIFO|b_memory_rtl_0                                                                                                  ;
; memory_if:MEMIF|memory_if_sync_fifo:GET_FIFO|b_memory_rtl_0_bypass[71]                                                                                                  ; memory_if:MEMIF|memory_if_sync_fifo:GET_FIFO|b_memory_rtl_0                                                                                                  ;
; memory_if:MEMIF|memory_if_sync_fifo:GET_FIFO|b_memory_rtl_0_bypass[72]                                                                                                  ; memory_if:MEMIF|memory_if_sync_fifo:GET_FIFO|b_memory_rtl_0                                                                                                  ;
; memory_if:MEMIF|memory_if_sync_fifo:REQ_FIFO|b_memory_rtl_0_bypass[0]                                                                                                   ; memory_if:MEMIF|memory_if_sync_fifo:REQ_FIFO|b_memory_rtl_0                                                                                                  ;
; memory_if:MEMIF|memory_if_sync_fifo:REQ_FIFO|b_memory_rtl_0_bypass[1]                                                                                                   ; memory_if:MEMIF|memory_if_sync_fifo:REQ_FIFO|b_memory_rtl_0                                                                                                  ;
; memory_if:MEMIF|memory_if_sync_fifo:REQ_FIFO|b_memory_rtl_0_bypass[2]                                                                                                   ; memory_if:MEMIF|memory_if_sync_fifo:REQ_FIFO|b_memory_rtl_0                                                                                                  ;
; memory_if:MEMIF|memory_if_sync_fifo:REQ_FIFO|b_memory_rtl_0_bypass[3]                                                                                                   ; memory_if:MEMIF|memory_if_sync_fifo:REQ_FIFO|b_memory_rtl_0                                                                                                  ;
; memory_if:MEMIF|memory_if_sync_fifo:REQ_FIFO|b_memory_rtl_0_bypass[4]                                                                                                   ; memory_if:MEMIF|memory_if_sync_fifo:REQ_FIFO|b_memory_rtl_0                                                                                                  ;
; memory_if:MEMIF|memory_if_sync_fifo:REQ_FIFO|b_memory_rtl_0_bypass[5]                                                                                                   ; memory_if:MEMIF|memory_if_sync_fifo:REQ_FIFO|b_memory_rtl_0                                                                                                  ;
; memory_if:MEMIF|memory_if_sync_fifo:REQ_FIFO|b_memory_rtl_0_bypass[6]                                                                                                   ; memory_if:MEMIF|memory_if_sync_fifo:REQ_FIFO|b_memory_rtl_0                                                                                                  ;
; memory_if:MEMIF|memory_if_sync_fifo:REQ_FIFO|b_memory_rtl_0_bypass[7]                                                                                                   ; memory_if:MEMIF|memory_if_sync_fifo:REQ_FIFO|b_memory_rtl_0                                                                                                  ;
; memory_if:MEMIF|memory_if_sync_fifo:REQ_FIFO|b_memory_rtl_0_bypass[8]                                                                                                   ; memory_if:MEMIF|memory_if_sync_fifo:REQ_FIFO|b_memory_rtl_0                                                                                                  ;
; memory_if:MEMIF|memory_if_sync_fifo:REQ_FIFO|b_memory_rtl_0_bypass[9]                                                                                                   ; memory_if:MEMIF|memory_if_sync_fifo:REQ_FIFO|b_memory_rtl_0                                                                                                  ;
; memory_if:MEMIF|memory_if_sync_fifo:REQ_FIFO|b_memory_rtl_0_bypass[10]                                                                                                  ; memory_if:MEMIF|memory_if_sync_fifo:REQ_FIFO|b_memory_rtl_0                                                                                                  ;
; memory_if:MEMIF|memory_if_sync_fifo:REQ_FIFO|b_memory_rtl_0_bypass[11]                                                                                                  ; memory_if:MEMIF|memory_if_sync_fifo:REQ_FIFO|b_memory_rtl_0                                                                                                  ;
; memory_if:MEMIF|memory_if_sync_fifo:REQ_FIFO|b_memory_rtl_0_bypass[12]                                                                                                  ; memory_if:MEMIF|memory_if_sync_fifo:REQ_FIFO|b_memory_rtl_0                                                                                                  ;
; memory_if:MEMIF|memory_if_sync_fifo:REQ_FIFO|b_memory_rtl_0_bypass[13]                                                                                                  ; memory_if:MEMIF|memory_if_sync_fifo:REQ_FIFO|b_memory_rtl_0                                                                                                  ;
; memory_if:MEMIF|memory_if_sync_fifo:REQ_FIFO|b_memory_rtl_0_bypass[14]                                                                                                  ; memory_if:MEMIF|memory_if_sync_fifo:REQ_FIFO|b_memory_rtl_0                                                                                                  ;
; memory_if:MEMIF|memory_if_sync_fifo:REQ_FIFO|b_memory_rtl_0_bypass[15]                                                                                                  ; memory_if:MEMIF|memory_if_sync_fifo:REQ_FIFO|b_memory_rtl_0                                                                                                  ;
; memory_if:MEMIF|memory_if_sync_fifo:REQ_FIFO|b_memory_rtl_0_bypass[16]                                                                                                  ; memory_if:MEMIF|memory_if_sync_fifo:REQ_FIFO|b_memory_rtl_0                                                                                                  ;
; memory_if:MEMIF|memory_if_sync_fifo:REQ_FIFO|b_memory_rtl_0_bypass[17]                                                                                                  ; memory_if:MEMIF|memory_if_sync_fifo:REQ_FIFO|b_memory_rtl_0                                                                                                  ;
; memory_if:MEMIF|memory_if_sync_fifo:REQ_FIFO|b_memory_rtl_0_bypass[18]                                                                                                  ; memory_if:MEMIF|memory_if_sync_fifo:REQ_FIFO|b_memory_rtl_0                                                                                                  ;
; memory_if:MEMIF|memory_if_sync_fifo:REQ_FIFO|b_memory_rtl_0_bypass[19]                                                                                                  ; memory_if:MEMIF|memory_if_sync_fifo:REQ_FIFO|b_memory_rtl_0                                                                                                  ;
; memory_if:MEMIF|memory_if_sync_fifo:REQ_FIFO|b_memory_rtl_0_bypass[20]                                                                                                  ; memory_if:MEMIF|memory_if_sync_fifo:REQ_FIFO|b_memory_rtl_0                                                                                                  ;
; memory_if:MEMIF|memory_if_sync_fifo:REQ_FIFO|b_memory_rtl_0_bypass[21]                                                                                                  ; memory_if:MEMIF|memory_if_sync_fifo:REQ_FIFO|b_memory_rtl_0                                                                                                  ;
; memory_if:MEMIF|memory_if_sync_fifo:REQ_FIFO|b_memory_rtl_0_bypass[22]                                                                                                  ; memory_if:MEMIF|memory_if_sync_fifo:REQ_FIFO|b_memory_rtl_0                                                                                                  ;
; memory_if:MEMIF|memory_if_sync_fifo:REQ_FIFO|b_memory_rtl_0_bypass[23]                                                                                                  ; memory_if:MEMIF|memory_if_sync_fifo:REQ_FIFO|b_memory_rtl_0                                                                                                  ;
; memory_if:MEMIF|memory_if_sync_fifo:REQ_FIFO|b_memory_rtl_0_bypass[24]                                                                                                  ; memory_if:MEMIF|memory_if_sync_fifo:REQ_FIFO|b_memory_rtl_0                                                                                                  ;
; memory_if:MEMIF|memory_if_sync_fifo:REQ_FIFO|b_memory_rtl_0_bypass[25]                                                                                                  ; memory_if:MEMIF|memory_if_sync_fifo:REQ_FIFO|b_memory_rtl_0                                                                                                  ;
; memory_if:MEMIF|memory_if_sync_fifo:REQ_FIFO|b_memory_rtl_0_bypass[26]                                                                                                  ; memory_if:MEMIF|memory_if_sync_fifo:REQ_FIFO|b_memory_rtl_0                                                                                                  ;
; memory_if:MEMIF|memory_if_sync_fifo:REQ_FIFO|b_memory_rtl_0_bypass[27]                                                                                                  ; memory_if:MEMIF|memory_if_sync_fifo:REQ_FIFO|b_memory_rtl_0                                                                                                  ;
; memory_if:MEMIF|memory_if_sync_fifo:REQ_FIFO|b_memory_rtl_0_bypass[28]                                                                                                  ; memory_if:MEMIF|memory_if_sync_fifo:REQ_FIFO|b_memory_rtl_0                                                                                                  ;
; memory_if:MEMIF|memory_if_sync_fifo:REQ_FIFO|b_memory_rtl_0_bypass[29]                                                                                                  ; memory_if:MEMIF|memory_if_sync_fifo:REQ_FIFO|b_memory_rtl_0                                                                                                  ;
; memory_if:MEMIF|memory_if_sync_fifo:REQ_FIFO|b_memory_rtl_0_bypass[30]                                                                                                  ; memory_if:MEMIF|memory_if_sync_fifo:REQ_FIFO|b_memory_rtl_0                                                                                                  ;
; memory_if:MEMIF|memory_if_sync_fifo:REQ_FIFO|b_memory_rtl_0_bypass[31]                                                                                                  ; memory_if:MEMIF|memory_if_sync_fifo:REQ_FIFO|b_memory_rtl_0                                                                                                  ;
; memory_if:MEMIF|memory_if_sync_fifo:REQ_FIFO|b_memory_rtl_0_bypass[32]                                                                                                  ; memory_if:MEMIF|memory_if_sync_fifo:REQ_FIFO|b_memory_rtl_0                                                                                                  ;
; memory_if:MEMIF|memory_if_sync_fifo:REQ_FIFO|b_memory_rtl_0_bypass[33]                                                                                                  ; memory_if:MEMIF|memory_if_sync_fifo:REQ_FIFO|b_memory_rtl_0                                                                                                  ;
; memory_if:MEMIF|memory_if_sync_fifo:REQ_FIFO|b_memory_rtl_0_bypass[34]                                                                                                  ; memory_if:MEMIF|memory_if_sync_fifo:REQ_FIFO|b_memory_rtl_0                                                                                                  ;
; memory_if:MEMIF|memory_if_sync_fifo:REQ_FIFO|b_memory_rtl_0_bypass[35]                                                                                                  ; memory_if:MEMIF|memory_if_sync_fifo:REQ_FIFO|b_memory_rtl_0                                                                                                  ;
; memory_if:MEMIF|memory_if_sync_fifo:REQ_FIFO|b_memory_rtl_0_bypass[36]                                                                                                  ; memory_if:MEMIF|memory_if_sync_fifo:REQ_FIFO|b_memory_rtl_0                                                                                                  ;
; memory_if:MEMIF|memory_if_sync_fifo:REQ_FIFO|b_memory_rtl_0_bypass[37]                                                                                                  ; memory_if:MEMIF|memory_if_sync_fifo:REQ_FIFO|b_memory_rtl_0                                                                                                  ;
; memory_if:MEMIF|memory_if_sync_fifo:REQ_FIFO|b_memory_rtl_0_bypass[38]                                                                                                  ; memory_if:MEMIF|memory_if_sync_fifo:REQ_FIFO|b_memory_rtl_0                                                                                                  ;
; memory_if:MEMIF|memory_if_sync_fifo:REQ_FIFO|b_memory_rtl_0_bypass[39]                                                                                                  ; memory_if:MEMIF|memory_if_sync_fifo:REQ_FIFO|b_memory_rtl_0                                                                                                  ;
; memory_if:MEMIF|memory_if_sync_fifo:REQ_FIFO|b_memory_rtl_0_bypass[40]                                                                                                  ; memory_if:MEMIF|memory_if_sync_fifo:REQ_FIFO|b_memory_rtl_0                                                                                                  ;
; memory_if:MEMIF|memory_if_sync_fifo:REQ_FIFO|b_memory_rtl_0_bypass[41]                                                                                                  ; memory_if:MEMIF|memory_if_sync_fifo:REQ_FIFO|b_memory_rtl_0                                                                                                  ;
; memory_if:MEMIF|memory_if_sync_fifo:REQ_FIFO|b_memory_rtl_0_bypass[42]                                                                                                  ; memory_if:MEMIF|memory_if_sync_fifo:REQ_FIFO|b_memory_rtl_0                                                                                                  ;
; memory_if:MEMIF|memory_if_sync_fifo:REQ_FIFO|b_memory_rtl_0_bypass[43]                                                                                                  ; memory_if:MEMIF|memory_if_sync_fifo:REQ_FIFO|b_memory_rtl_0                                                                                                  ;
; memory_if:MEMIF|memory_if_sync_fifo:REQ_FIFO|b_memory_rtl_0_bypass[44]                                                                                                  ; memory_if:MEMIF|memory_if_sync_fifo:REQ_FIFO|b_memory_rtl_0                                                                                                  ;
; memory_if:MEMIF|memory_if_sync_fifo:REQ_FIFO|b_memory_rtl_0_bypass[45]                                                                                                  ; memory_if:MEMIF|memory_if_sync_fifo:REQ_FIFO|b_memory_rtl_0                                                                                                  ;
; memory_if:MEMIF|memory_if_sync_fifo:REQ_FIFO|b_memory_rtl_0_bypass[46]                                                                                                  ; memory_if:MEMIF|memory_if_sync_fifo:REQ_FIFO|b_memory_rtl_0                                                                                                  ;
; memory_if:MEMIF|memory_if_sync_fifo:REQ_FIFO|b_memory_rtl_0_bypass[47]                                                                                                  ; memory_if:MEMIF|memory_if_sync_fifo:REQ_FIFO|b_memory_rtl_0                                                                                                  ;
; memory_if:MEMIF|memory_if_sync_fifo:REQ_FIFO|b_memory_rtl_0_bypass[48]                                                                                                  ; memory_if:MEMIF|memory_if_sync_fifo:REQ_FIFO|b_memory_rtl_0                                                                                                  ;
; memory_if:MEMIF|memory_if_sync_fifo:REQ_FIFO|b_memory_rtl_0_bypass[49]                                                                                                  ; memory_if:MEMIF|memory_if_sync_fifo:REQ_FIFO|b_memory_rtl_0                                                                                                  ;
; memory_if:MEMIF|memory_if_sync_fifo:REQ_FIFO|b_memory_rtl_0_bypass[50]                                                                                                  ; memory_if:MEMIF|memory_if_sync_fifo:REQ_FIFO|b_memory_rtl_0                                                                                                  ;
; memory_if:MEMIF|memory_if_sync_fifo:REQ_FIFO|b_memory_rtl_0_bypass[51]                                                                                                  ; memory_if:MEMIF|memory_if_sync_fifo:REQ_FIFO|b_memory_rtl_0                                                                                                  ;
; memory_if:MEMIF|memory_if_sync_fifo:REQ_FIFO|b_memory_rtl_0_bypass[52]                                                                                                  ; memory_if:MEMIF|memory_if_sync_fifo:REQ_FIFO|b_memory_rtl_0                                                                                                  ;
; memory_if:MEMIF|memory_if_sync_fifo:REQ_FIFO|b_memory_rtl_0_bypass[53]                                                                                                  ; memory_if:MEMIF|memory_if_sync_fifo:REQ_FIFO|b_memory_rtl_0                                                                                                  ;
; memory_if:MEMIF|memory_if_sync_fifo:REQ_FIFO|b_memory_rtl_0_bypass[54]                                                                                                  ; memory_if:MEMIF|memory_if_sync_fifo:REQ_FIFO|b_memory_rtl_0                                                                                                  ;
; memory_if:MEMIF|memory_if_sync_fifo:REQ_FIFO|b_memory_rtl_0_bypass[55]                                                                                                  ; memory_if:MEMIF|memory_if_sync_fifo:REQ_FIFO|b_memory_rtl_0                                                                                                  ;
; memory_if:MEMIF|memory_if_sync_fifo:REQ_FIFO|b_memory_rtl_0_bypass[56]                                                                                                  ; memory_if:MEMIF|memory_if_sync_fifo:REQ_FIFO|b_memory_rtl_0                                                                                                  ;
; memory_if:MEMIF|memory_if_sync_fifo:REQ_FIFO|b_memory_rtl_0_bypass[57]                                                                                                  ; memory_if:MEMIF|memory_if_sync_fifo:REQ_FIFO|b_memory_rtl_0                                                                                                  ;
; memory_if:MEMIF|memory_if_sync_fifo:REQ_FIFO|b_memory_rtl_0_bypass[58]                                                                                                  ; memory_if:MEMIF|memory_if_sync_fifo:REQ_FIFO|b_memory_rtl_0                                                                                                  ;
; memory_if:MEMIF|memory_if_sync_fifo:REQ_FIFO|b_memory_rtl_0_bypass[59]                                                                                                  ; memory_if:MEMIF|memory_if_sync_fifo:REQ_FIFO|b_memory_rtl_0                                                                                                  ;
; vga_display_sdram:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control_write_pixel:VRAM_WRITE|vga_sync_fifo:VRAMWRITE_FIFO|b_memory_rtl_0_bypass[0]  ; vga_display_sdram:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control_write_pixel:VRAM_WRITE|vga_sync_fifo:VRAMWRITE_FIFO|b_memory_rtl_0 ;
; vga_display_sdram:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control_write_pixel:VRAM_WRITE|vga_sync_fifo:VRAMWRITE_FIFO|b_memory_rtl_0_bypass[1]  ; vga_display_sdram:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control_write_pixel:VRAM_WRITE|vga_sync_fifo:VRAMWRITE_FIFO|b_memory_rtl_0 ;
; vga_display_sdram:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control_write_pixel:VRAM_WRITE|vga_sync_fifo:VRAMWRITE_FIFO|b_memory_rtl_0_bypass[2]  ; vga_display_sdram:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control_write_pixel:VRAM_WRITE|vga_sync_fifo:VRAMWRITE_FIFO|b_memory_rtl_0 ;
; vga_display_sdram:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control_write_pixel:VRAM_WRITE|vga_sync_fifo:VRAMWRITE_FIFO|b_memory_rtl_0_bypass[3]  ; vga_display_sdram:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control_write_pixel:VRAM_WRITE|vga_sync_fifo:VRAMWRITE_FIFO|b_memory_rtl_0 ;
; vga_display_sdram:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control_write_pixel:VRAM_WRITE|vga_sync_fifo:VRAMWRITE_FIFO|b_memory_rtl_0_bypass[4]  ; vga_display_sdram:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control_write_pixel:VRAM_WRITE|vga_sync_fifo:VRAMWRITE_FIFO|b_memory_rtl_0 ;
; vga_display_sdram:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control_write_pixel:VRAM_WRITE|vga_sync_fifo:VRAMWRITE_FIFO|b_memory_rtl_0_bypass[5]  ; vga_display_sdram:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control_write_pixel:VRAM_WRITE|vga_sync_fifo:VRAMWRITE_FIFO|b_memory_rtl_0 ;
; vga_display_sdram:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control_write_pixel:VRAM_WRITE|vga_sync_fifo:VRAMWRITE_FIFO|b_memory_rtl_0_bypass[6]  ; vga_display_sdram:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control_write_pixel:VRAM_WRITE|vga_sync_fifo:VRAMWRITE_FIFO|b_memory_rtl_0 ;
; vga_display_sdram:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control_write_pixel:VRAM_WRITE|vga_sync_fifo:VRAMWRITE_FIFO|b_memory_rtl_0_bypass[7]  ; vga_display_sdram:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control_write_pixel:VRAM_WRITE|vga_sync_fifo:VRAMWRITE_FIFO|b_memory_rtl_0 ;
; vga_display_sdram:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control_write_pixel:VRAM_WRITE|vga_sync_fifo:VRAMWRITE_FIFO|b_memory_rtl_0_bypass[8]  ; vga_display_sdram:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control_write_pixel:VRAM_WRITE|vga_sync_fifo:VRAMWRITE_FIFO|b_memory_rtl_0 ;
; vga_display_sdram:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control_write_pixel:VRAM_WRITE|vga_sync_fifo:VRAMWRITE_FIFO|b_memory_rtl_0_bypass[9]  ; vga_display_sdram:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control_write_pixel:VRAM_WRITE|vga_sync_fifo:VRAMWRITE_FIFO|b_memory_rtl_0 ;
; vga_display_sdram:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control_write_pixel:VRAM_WRITE|vga_sync_fifo:VRAMWRITE_FIFO|b_memory_rtl_0_bypass[10] ; vga_display_sdram:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control_write_pixel:VRAM_WRITE|vga_sync_fifo:VRAMWRITE_FIFO|b_memory_rtl_0 ;
; vga_display_sdram:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control_write_pixel:VRAM_WRITE|vga_sync_fifo:VRAMWRITE_FIFO|b_memory_rtl_0_bypass[11] ; vga_display_sdram:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control_write_pixel:VRAM_WRITE|vga_sync_fifo:VRAMWRITE_FIFO|b_memory_rtl_0 ;
; vga_display_sdram:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control_write_pixel:VRAM_WRITE|vga_sync_fifo:VRAMWRITE_FIFO|b_memory_rtl_0_bypass[12] ; vga_display_sdram:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control_write_pixel:VRAM_WRITE|vga_sync_fifo:VRAMWRITE_FIFO|b_memory_rtl_0 ;
; vga_display_sdram:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control_write_pixel:VRAM_WRITE|vga_sync_fifo:VRAMWRITE_FIFO|b_memory_rtl_0_bypass[13] ; vga_display_sdram:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control_write_pixel:VRAM_WRITE|vga_sync_fifo:VRAMWRITE_FIFO|b_memory_rtl_0 ;
; vga_display_sdram:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control_write_pixel:VRAM_WRITE|vga_sync_fifo:VRAMWRITE_FIFO|b_memory_rtl_0_bypass[14] ; vga_display_sdram:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control_write_pixel:VRAM_WRITE|vga_sync_fifo:VRAMWRITE_FIFO|b_memory_rtl_0 ;
; vga_display_sdram:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control_write_pixel:VRAM_WRITE|vga_sync_fifo:VRAMWRITE_FIFO|b_memory_rtl_0_bypass[15] ; vga_display_sdram:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control_write_pixel:VRAM_WRITE|vga_sync_fifo:VRAMWRITE_FIFO|b_memory_rtl_0 ;
; vga_display_sdram:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control_write_pixel:VRAM_WRITE|vga_sync_fifo:VRAMWRITE_FIFO|b_memory_rtl_0_bypass[16] ; vga_display_sdram:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control_write_pixel:VRAM_WRITE|vga_sync_fifo:VRAMWRITE_FIFO|b_memory_rtl_0 ;
; vga_display_sdram:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control_write_pixel:VRAM_WRITE|vga_sync_fifo:VRAMWRITE_FIFO|b_memory_rtl_0_bypass[17] ; vga_display_sdram:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control_write_pixel:VRAM_WRITE|vga_sync_fifo:VRAMWRITE_FIFO|b_memory_rtl_0 ;
; vga_display_sdram:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control_write_pixel:VRAM_WRITE|vga_sync_fifo:VRAMWRITE_FIFO|b_memory_rtl_0_bypass[18] ; vga_display_sdram:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control_write_pixel:VRAM_WRITE|vga_sync_fifo:VRAMWRITE_FIFO|b_memory_rtl_0 ;
; vga_display_sdram:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control_write_pixel:VRAM_WRITE|vga_sync_fifo:VRAMWRITE_FIFO|b_memory_rtl_0_bypass[19] ; vga_display_sdram:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control_write_pixel:VRAM_WRITE|vga_sync_fifo:VRAMWRITE_FIFO|b_memory_rtl_0 ;
; vga_display_sdram:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control_write_pixel:VRAM_WRITE|vga_sync_fifo:VRAMWRITE_FIFO|b_memory_rtl_0_bypass[20] ; vga_display_sdram:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control_write_pixel:VRAM_WRITE|vga_sync_fifo:VRAMWRITE_FIFO|b_memory_rtl_0 ;
; vga_display_sdram:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control_write_pixel:VRAM_WRITE|vga_sync_fifo:VRAMWRITE_FIFO|b_memory_rtl_0_bypass[21] ; vga_display_sdram:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control_write_pixel:VRAM_WRITE|vga_sync_fifo:VRAMWRITE_FIFO|b_memory_rtl_0 ;
; vga_display_sdram:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control_write_pixel:VRAM_WRITE|vga_sync_fifo:VRAMWRITE_FIFO|b_memory_rtl_0_bypass[22] ; vga_display_sdram:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control_write_pixel:VRAM_WRITE|vga_sync_fifo:VRAMWRITE_FIFO|b_memory_rtl_0 ;
; vga_display_sdram:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control_write_pixel:VRAM_WRITE|vga_sync_fifo:VRAMWRITE_FIFO|b_memory_rtl_0_bypass[23] ; vga_display_sdram:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control_write_pixel:VRAM_WRITE|vga_sync_fifo:VRAMWRITE_FIFO|b_memory_rtl_0 ;
; vga_display_sdram:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control_write_pixel:VRAM_WRITE|vga_sync_fifo:VRAMWRITE_FIFO|b_memory_rtl_0_bypass[24] ; vga_display_sdram:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control_write_pixel:VRAM_WRITE|vga_sync_fifo:VRAMWRITE_FIFO|b_memory_rtl_0 ;
; vga_display_sdram:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control_write_pixel:VRAM_WRITE|vga_sync_fifo:VRAMWRITE_FIFO|b_memory_rtl_0_bypass[25] ; vga_display_sdram:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control_write_pixel:VRAM_WRITE|vga_sync_fifo:VRAMWRITE_FIFO|b_memory_rtl_0 ;
; vga_display_sdram:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control_write_pixel:VRAM_WRITE|vga_sync_fifo:VRAMWRITE_FIFO|b_memory_rtl_0_bypass[26] ; vga_display_sdram:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control_write_pixel:VRAM_WRITE|vga_sync_fifo:VRAMWRITE_FIFO|b_memory_rtl_0 ;
; vga_display_sdram:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control_write_pixel:VRAM_WRITE|vga_sync_fifo:VRAMWRITE_FIFO|b_memory_rtl_0_bypass[27] ; vga_display_sdram:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control_write_pixel:VRAM_WRITE|vga_sync_fifo:VRAMWRITE_FIFO|b_memory_rtl_0 ;
; vga_display_sdram:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control_write_pixel:VRAM_WRITE|vga_sync_fifo:VRAMWRITE_FIFO|b_memory_rtl_0_bypass[28] ; vga_display_sdram:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control_write_pixel:VRAM_WRITE|vga_sync_fifo:VRAMWRITE_FIFO|b_memory_rtl_0 ;
; vga_display_sdram:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control_write_pixel:VRAM_WRITE|vga_sync_fifo:VRAMWRITE_FIFO|b_memory_rtl_0_bypass[29] ; vga_display_sdram:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control_write_pixel:VRAM_WRITE|vga_sync_fifo:VRAMWRITE_FIFO|b_memory_rtl_0 ;
; vga_display_sdram:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control_write_pixel:VRAM_WRITE|vga_sync_fifo:VRAMWRITE_FIFO|b_memory_rtl_0_bypass[30] ; vga_display_sdram:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control_write_pixel:VRAM_WRITE|vga_sync_fifo:VRAMWRITE_FIFO|b_memory_rtl_0 ;
; vga_display_sdram:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control_write_pixel:VRAM_WRITE|vga_sync_fifo:VRAMWRITE_FIFO|b_memory_rtl_0_bypass[31] ; vga_display_sdram:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control_write_pixel:VRAM_WRITE|vga_sync_fifo:VRAMWRITE_FIFO|b_memory_rtl_0 ;
; vga_display_sdram:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control_write_pixel:VRAM_WRITE|vga_sync_fifo:VRAMWRITE_FIFO|b_memory_rtl_0_bypass[32] ; vga_display_sdram:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control_write_pixel:VRAM_WRITE|vga_sync_fifo:VRAMWRITE_FIFO|b_memory_rtl_0 ;
; vga_display_sdram:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control_write_pixel:VRAM_WRITE|vga_sync_fifo:VRAMWRITE_FIFO|b_memory_rtl_0_bypass[33] ; vga_display_sdram:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control_write_pixel:VRAM_WRITE|vga_sync_fifo:VRAMWRITE_FIFO|b_memory_rtl_0 ;
; vga_display_sdram:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control_write_pixel:VRAM_WRITE|vga_sync_fifo:VRAMWRITE_FIFO|b_memory_rtl_0_bypass[34] ; vga_display_sdram:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control_write_pixel:VRAM_WRITE|vga_sync_fifo:VRAMWRITE_FIFO|b_memory_rtl_0 ;
; vga_display_sdram:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control_write_pixel:VRAM_WRITE|vga_sync_fifo:VRAMWRITE_FIFO|b_memory_rtl_0_bypass[35] ; vga_display_sdram:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control_write_pixel:VRAM_WRITE|vga_sync_fifo:VRAMWRITE_FIFO|b_memory_rtl_0 ;
; vga_display_sdram:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control_write_pixel:VRAM_WRITE|vga_sync_fifo:VRAMWRITE_FIFO|b_memory_rtl_0_bypass[36] ; vga_display_sdram:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control_write_pixel:VRAM_WRITE|vga_sync_fifo:VRAMWRITE_FIFO|b_memory_rtl_0 ;
; vga_display_sdram:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control_write_pixel:VRAM_WRITE|vga_sync_fifo:VRAMWRITE_FIFO|b_memory_rtl_0_bypass[37] ; vga_display_sdram:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control_write_pixel:VRAM_WRITE|vga_sync_fifo:VRAMWRITE_FIFO|b_memory_rtl_0 ;
; vga_display_sdram:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control_write_pixel:VRAM_WRITE|vga_sync_fifo:VRAMWRITE_FIFO|b_memory_rtl_0_bypass[38] ; vga_display_sdram:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control_write_pixel:VRAM_WRITE|vga_sync_fifo:VRAMWRITE_FIFO|b_memory_rtl_0 ;
; vga_display_sdram:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control_write_pixel:VRAM_WRITE|vga_sync_fifo:VRAMWRITE_FIFO|b_memory_rtl_0_bypass[39] ; vga_display_sdram:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control_write_pixel:VRAM_WRITE|vga_sync_fifo:VRAMWRITE_FIFO|b_memory_rtl_0 ;
; vga_display_sdram:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control_write_pixel:VRAM_WRITE|vga_sync_fifo:VRAMWRITE_FIFO|b_memory_rtl_0_bypass[40] ; vga_display_sdram:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control_write_pixel:VRAM_WRITE|vga_sync_fifo:VRAMWRITE_FIFO|b_memory_rtl_0 ;
; vga_display_sdram:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control_write_pixel:VRAM_WRITE|vga_sync_fifo:VRAMWRITE_FIFO|b_memory_rtl_0_bypass[41] ; vga_display_sdram:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control_write_pixel:VRAM_WRITE|vga_sync_fifo:VRAMWRITE_FIFO|b_memory_rtl_0 ;
; vga_display_sdram:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control_write_pixel:VRAM_WRITE|vga_sync_fifo:VRAMWRITE_FIFO|b_memory_rtl_0_bypass[42] ; vga_display_sdram:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control_write_pixel:VRAM_WRITE|vga_sync_fifo:VRAMWRITE_FIFO|b_memory_rtl_0 ;
; vga_display_sdram:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control_write_pixel:VRAM_WRITE|vga_sync_fifo:VRAMWRITE_FIFO|b_memory_rtl_0_bypass[43] ; vga_display_sdram:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control_write_pixel:VRAM_WRITE|vga_sync_fifo:VRAMWRITE_FIFO|b_memory_rtl_0 ;
; vga_display_sdram:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control_write_pixel:VRAM_WRITE|vga_sync_fifo:VRAMWRITE_FIFO|b_memory_rtl_0_bypass[44] ; vga_display_sdram:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control_write_pixel:VRAM_WRITE|vga_sync_fifo:VRAMWRITE_FIFO|b_memory_rtl_0 ;
; vga_display_sdram:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control_write_pixel:VRAM_WRITE|vga_sync_fifo:VRAMWRITE_FIFO|b_memory_rtl_0_bypass[45] ; vga_display_sdram:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control_write_pixel:VRAM_WRITE|vga_sync_fifo:VRAMWRITE_FIFO|b_memory_rtl_0 ;
; vga_display_sdram:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control_write_pixel:VRAM_WRITE|vga_sync_fifo:VRAMWRITE_FIFO|b_memory_rtl_0_bypass[46] ; vga_display_sdram:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control_write_pixel:VRAM_WRITE|vga_sync_fifo:VRAMWRITE_FIFO|b_memory_rtl_0 ;
; vga_display_sdram:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control_write_pixel:VRAM_WRITE|vga_sync_fifo:VRAMWRITE_FIFO|b_memory_rtl_0_bypass[47] ; vga_display_sdram:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control_write_pixel:VRAM_WRITE|vga_sync_fifo:VRAMWRITE_FIFO|b_memory_rtl_0 ;
; sci_top:DEVICE_SCI|uart:UARTMOD|uart_sync_fifo:RX_FIFO|b_memory_rtl_0_bypass[0]                                                                                         ; sci_top:DEVICE_SCI|uart:UARTMOD|uart_sync_fifo:RX_FIFO|b_memory_rtl_0                                                                                        ;
; sci_top:DEVICE_SCI|uart:UARTMOD|uart_sync_fifo:RX_FIFO|b_memory_rtl_0_bypass[1]                                                                                         ; sci_top:DEVICE_SCI|uart:UARTMOD|uart_sync_fifo:RX_FIFO|b_memory_rtl_0                                                                                        ;
; sci_top:DEVICE_SCI|uart:UARTMOD|uart_sync_fifo:RX_FIFO|b_memory_rtl_0_bypass[2]                                                                                         ; sci_top:DEVICE_SCI|uart:UARTMOD|uart_sync_fifo:RX_FIFO|b_memory_rtl_0                                                                                        ;
; sci_top:DEVICE_SCI|uart:UARTMOD|uart_sync_fifo:RX_FIFO|b_memory_rtl_0_bypass[3]                                                                                         ; sci_top:DEVICE_SCI|uart:UARTMOD|uart_sync_fifo:RX_FIFO|b_memory_rtl_0                                                                                        ;
; sci_top:DEVICE_SCI|uart:UARTMOD|uart_sync_fifo:RX_FIFO|b_memory_rtl_0_bypass[4]                                                                                         ; sci_top:DEVICE_SCI|uart:UARTMOD|uart_sync_fifo:RX_FIFO|b_memory_rtl_0                                                                                        ;
; sci_top:DEVICE_SCI|uart:UARTMOD|uart_sync_fifo:RX_FIFO|b_memory_rtl_0_bypass[5]                                                                                         ; sci_top:DEVICE_SCI|uart:UARTMOD|uart_sync_fifo:RX_FIFO|b_memory_rtl_0                                                                                        ;
; sci_top:DEVICE_SCI|uart:UARTMOD|uart_sync_fifo:RX_FIFO|b_memory_rtl_0_bypass[6]                                                                                         ; sci_top:DEVICE_SCI|uart:UARTMOD|uart_sync_fifo:RX_FIFO|b_memory_rtl_0                                                                                        ;
; sci_top:DEVICE_SCI|uart:UARTMOD|uart_sync_fifo:RX_FIFO|b_memory_rtl_0_bypass[7]                                                                                         ; sci_top:DEVICE_SCI|uart:UARTMOD|uart_sync_fifo:RX_FIFO|b_memory_rtl_0                                                                                        ;
; sci_top:DEVICE_SCI|uart:UARTMOD|uart_sync_fifo:RX_FIFO|b_memory_rtl_0_bypass[8]                                                                                         ; sci_top:DEVICE_SCI|uart:UARTMOD|uart_sync_fifo:RX_FIFO|b_memory_rtl_0                                                                                        ;
; sci_top:DEVICE_SCI|uart:UARTMOD|uart_sync_fifo:RX_FIFO|b_memory_rtl_0_bypass[9]                                                                                         ; sci_top:DEVICE_SCI|uart:UARTMOD|uart_sync_fifo:RX_FIFO|b_memory_rtl_0                                                                                        ;
; sci_top:DEVICE_SCI|uart:UARTMOD|uart_sync_fifo:RX_FIFO|b_memory_rtl_0_bypass[10]                                                                                        ; sci_top:DEVICE_SCI|uart:UARTMOD|uart_sync_fifo:RX_FIFO|b_memory_rtl_0                                                                                        ;
; sci_top:DEVICE_SCI|uart:UARTMOD|uart_sync_fifo:RX_FIFO|b_memory_rtl_0_bypass[11]                                                                                        ; sci_top:DEVICE_SCI|uart:UARTMOD|uart_sync_fifo:RX_FIFO|b_memory_rtl_0                                                                                        ;
; sci_top:DEVICE_SCI|uart:UARTMOD|uart_sync_fifo:RX_FIFO|b_memory_rtl_0_bypass[12]                                                                                        ; sci_top:DEVICE_SCI|uart:UARTMOD|uart_sync_fifo:RX_FIFO|b_memory_rtl_0                                                                                        ;
; sci_top:DEVICE_SCI|uart:UARTMOD|uart_sync_fifo:RX_FIFO|b_memory_rtl_0_bypass[13]                                                                                        ; sci_top:DEVICE_SCI|uart:UARTMOD|uart_sync_fifo:RX_FIFO|b_memory_rtl_0                                                                                        ;
; sci_top:DEVICE_SCI|uart:UARTMOD|uart_sync_fifo:RX_FIFO|b_memory_rtl_0_bypass[14]                                                                                        ; sci_top:DEVICE_SCI|uart:UARTMOD|uart_sync_fifo:RX_FIFO|b_memory_rtl_0                                                                                        ;
; sci_top:DEVICE_SCI|uart:UARTMOD|uart_sync_fifo:RX_FIFO|b_memory_rtl_0_bypass[15]                                                                                        ; sci_top:DEVICE_SCI|uart:UARTMOD|uart_sync_fifo:RX_FIFO|b_memory_rtl_0                                                                                        ;
; sci_top:DEVICE_SCI|uart:UARTMOD|uart_sync_fifo:RX_FIFO|b_memory_rtl_0_bypass[16]                                                                                        ; sci_top:DEVICE_SCI|uart:UARTMOD|uart_sync_fifo:RX_FIFO|b_memory_rtl_0                                                                                        ;
; sci_top:DEVICE_SCI|uart:UARTMOD|uart_sync_fifo:TX_FIFO|b_memory_rtl_0_bypass[0]                                                                                         ; sci_top:DEVICE_SCI|uart:UARTMOD|uart_sync_fifo:TX_FIFO|b_memory_rtl_0                                                                                        ;
; sci_top:DEVICE_SCI|uart:UARTMOD|uart_sync_fifo:TX_FIFO|b_memory_rtl_0_bypass[1]                                                                                         ; sci_top:DEVICE_SCI|uart:UARTMOD|uart_sync_fifo:TX_FIFO|b_memory_rtl_0                                                                                        ;
; sci_top:DEVICE_SCI|uart:UARTMOD|uart_sync_fifo:TX_FIFO|b_memory_rtl_0_bypass[2]                                                                                         ; sci_top:DEVICE_SCI|uart:UARTMOD|uart_sync_fifo:TX_FIFO|b_memory_rtl_0                                                                                        ;
; sci_top:DEVICE_SCI|uart:UARTMOD|uart_sync_fifo:TX_FIFO|b_memory_rtl_0_bypass[3]                                                                                         ; sci_top:DEVICE_SCI|uart:UARTMOD|uart_sync_fifo:TX_FIFO|b_memory_rtl_0                                                                                        ;
; sci_top:DEVICE_SCI|uart:UARTMOD|uart_sync_fifo:TX_FIFO|b_memory_rtl_0_bypass[4]                                                                                         ; sci_top:DEVICE_SCI|uart:UARTMOD|uart_sync_fifo:TX_FIFO|b_memory_rtl_0                                                                                        ;
; sci_top:DEVICE_SCI|uart:UARTMOD|uart_sync_fifo:TX_FIFO|b_memory_rtl_0_bypass[5]                                                                                         ; sci_top:DEVICE_SCI|uart:UARTMOD|uart_sync_fifo:TX_FIFO|b_memory_rtl_0                                                                                        ;
; sci_top:DEVICE_SCI|uart:UARTMOD|uart_sync_fifo:TX_FIFO|b_memory_rtl_0_bypass[6]                                                                                         ; sci_top:DEVICE_SCI|uart:UARTMOD|uart_sync_fifo:TX_FIFO|b_memory_rtl_0                                                                                        ;
; sci_top:DEVICE_SCI|uart:UARTMOD|uart_sync_fifo:TX_FIFO|b_memory_rtl_0_bypass[7]                                                                                         ; sci_top:DEVICE_SCI|uart:UARTMOD|uart_sync_fifo:TX_FIFO|b_memory_rtl_0                                                                                        ;
; sci_top:DEVICE_SCI|uart:UARTMOD|uart_sync_fifo:TX_FIFO|b_memory_rtl_0_bypass[8]                                                                                         ; sci_top:DEVICE_SCI|uart:UARTMOD|uart_sync_fifo:TX_FIFO|b_memory_rtl_0                                                                                        ;
; sci_top:DEVICE_SCI|uart:UARTMOD|uart_sync_fifo:TX_FIFO|b_memory_rtl_0_bypass[9]                                                                                         ; sci_top:DEVICE_SCI|uart:UARTMOD|uart_sync_fifo:TX_FIFO|b_memory_rtl_0                                                                                        ;
; sci_top:DEVICE_SCI|uart:UARTMOD|uart_sync_fifo:TX_FIFO|b_memory_rtl_0_bypass[10]                                                                                        ; sci_top:DEVICE_SCI|uart:UARTMOD|uart_sync_fifo:TX_FIFO|b_memory_rtl_0                                                                                        ;
; sci_top:DEVICE_SCI|uart:UARTMOD|uart_sync_fifo:TX_FIFO|b_memory_rtl_0_bypass[11]                                                                                        ; sci_top:DEVICE_SCI|uart:UARTMOD|uart_sync_fifo:TX_FIFO|b_memory_rtl_0                                                                                        ;
; sci_top:DEVICE_SCI|uart:UARTMOD|uart_sync_fifo:TX_FIFO|b_memory_rtl_0_bypass[12]                                                                                        ; sci_top:DEVICE_SCI|uart:UARTMOD|uart_sync_fifo:TX_FIFO|b_memory_rtl_0                                                                                        ;
; sci_top:DEVICE_SCI|uart:UARTMOD|uart_sync_fifo:TX_FIFO|b_memory_rtl_0_bypass[13]                                                                                        ; sci_top:DEVICE_SCI|uart:UARTMOD|uart_sync_fifo:TX_FIFO|b_memory_rtl_0                                                                                        ;
; sci_top:DEVICE_SCI|uart:UARTMOD|uart_sync_fifo:TX_FIFO|b_memory_rtl_0_bypass[14]                                                                                        ; sci_top:DEVICE_SCI|uart:UARTMOD|uart_sync_fifo:TX_FIFO|b_memory_rtl_0                                                                                        ;
; sci_top:DEVICE_SCI|uart:UARTMOD|uart_sync_fifo:TX_FIFO|b_memory_rtl_0_bypass[15]                                                                                        ; sci_top:DEVICE_SCI|uart:UARTMOD|uart_sync_fifo:TX_FIFO|b_memory_rtl_0                                                                                        ;
; sci_top:DEVICE_SCI|uart:UARTMOD|uart_sync_fifo:TX_FIFO|b_memory_rtl_0_bypass[16]                                                                                        ; sci_top:DEVICE_SCI|uart:UARTMOD|uart_sync_fifo:TX_FIFO|b_memory_rtl_0                                                                                        ;
; keyboard:DEVICE_KEYBOARD|keyboard_sync_fifo:KEYBOARD_DATA_FIFO|b_memory_rtl_0_bypass[0]                                                                                 ; keyboard:DEVICE_KEYBOARD|keyboard_sync_fifo:KEYBOARD_DATA_FIFO|b_memory_rtl_0                                                                                ;
; keyboard:DEVICE_KEYBOARD|keyboard_sync_fifo:KEYBOARD_DATA_FIFO|b_memory_rtl_0_bypass[1]                                                                                 ; keyboard:DEVICE_KEYBOARD|keyboard_sync_fifo:KEYBOARD_DATA_FIFO|b_memory_rtl_0                                                                                ;
; keyboard:DEVICE_KEYBOARD|keyboard_sync_fifo:KEYBOARD_DATA_FIFO|b_memory_rtl_0_bypass[2]                                                                                 ; keyboard:DEVICE_KEYBOARD|keyboard_sync_fifo:KEYBOARD_DATA_FIFO|b_memory_rtl_0                                                                                ;
; keyboard:DEVICE_KEYBOARD|keyboard_sync_fifo:KEYBOARD_DATA_FIFO|b_memory_rtl_0_bypass[3]                                                                                 ; keyboard:DEVICE_KEYBOARD|keyboard_sync_fifo:KEYBOARD_DATA_FIFO|b_memory_rtl_0                                                                                ;
; keyboard:DEVICE_KEYBOARD|keyboard_sync_fifo:KEYBOARD_DATA_FIFO|b_memory_rtl_0_bypass[4]                                                                                 ; keyboard:DEVICE_KEYBOARD|keyboard_sync_fifo:KEYBOARD_DATA_FIFO|b_memory_rtl_0                                                                                ;
; keyboard:DEVICE_KEYBOARD|keyboard_sync_fifo:KEYBOARD_DATA_FIFO|b_memory_rtl_0_bypass[5]                                                                                 ; keyboard:DEVICE_KEYBOARD|keyboard_sync_fifo:KEYBOARD_DATA_FIFO|b_memory_rtl_0                                                                                ;
; keyboard:DEVICE_KEYBOARD|keyboard_sync_fifo:KEYBOARD_DATA_FIFO|b_memory_rtl_0_bypass[6]                                                                                 ; keyboard:DEVICE_KEYBOARD|keyboard_sync_fifo:KEYBOARD_DATA_FIFO|b_memory_rtl_0                                                                                ;
; keyboard:DEVICE_KEYBOARD|keyboard_sync_fifo:KEYBOARD_DATA_FIFO|b_memory_rtl_0_bypass[7]                                                                                 ; keyboard:DEVICE_KEYBOARD|keyboard_sync_fifo:KEYBOARD_DATA_FIFO|b_memory_rtl_0                                                                                ;
; keyboard:DEVICE_KEYBOARD|keyboard_sync_fifo:KEYBOARD_DATA_FIFO|b_memory_rtl_0_bypass[8]                                                                                 ; keyboard:DEVICE_KEYBOARD|keyboard_sync_fifo:KEYBOARD_DATA_FIFO|b_memory_rtl_0                                                                                ;
; keyboard:DEVICE_KEYBOARD|keyboard_sync_fifo:KEYBOARD_DATA_FIFO|b_memory_rtl_0_bypass[9]                                                                                 ; keyboard:DEVICE_KEYBOARD|keyboard_sync_fifo:KEYBOARD_DATA_FIFO|b_memory_rtl_0                                                                                ;
; keyboard:DEVICE_KEYBOARD|keyboard_sync_fifo:KEYBOARD_DATA_FIFO|b_memory_rtl_0_bypass[10]                                                                                ; keyboard:DEVICE_KEYBOARD|keyboard_sync_fifo:KEYBOARD_DATA_FIFO|b_memory_rtl_0                                                                                ;
; keyboard:DEVICE_KEYBOARD|keyboard_sync_fifo:KEYBOARD_DATA_FIFO|b_memory_rtl_0_bypass[11]                                                                                ; keyboard:DEVICE_KEYBOARD|keyboard_sync_fifo:KEYBOARD_DATA_FIFO|b_memory_rtl_0                                                                                ;
; keyboard:DEVICE_KEYBOARD|keyboard_sync_fifo:KEYBOARD_DATA_FIFO|b_memory_rtl_0_bypass[12]                                                                                ; keyboard:DEVICE_KEYBOARD|keyboard_sync_fifo:KEYBOARD_DATA_FIFO|b_memory_rtl_0                                                                                ;
; keyboard:DEVICE_KEYBOARD|keyboard_sync_fifo:KEYBOARD_DATA_FIFO|b_memory_rtl_0_bypass[13]                                                                                ; keyboard:DEVICE_KEYBOARD|keyboard_sync_fifo:KEYBOARD_DATA_FIFO|b_memory_rtl_0                                                                                ;
; keyboard:DEVICE_KEYBOARD|keyboard_sync_fifo:KEYBOARD_DATA_FIFO|b_memory_rtl_0_bypass[14]                                                                                ; keyboard:DEVICE_KEYBOARD|keyboard_sync_fifo:KEYBOARD_DATA_FIFO|b_memory_rtl_0                                                                                ;
; keyboard:DEVICE_KEYBOARD|keyboard_sync_fifo:KEYBOARD_DATA_FIFO|b_memory_rtl_0_bypass[15]                                                                                ; keyboard:DEVICE_KEYBOARD|keyboard_sync_fifo:KEYBOARD_DATA_FIFO|b_memory_rtl_0                                                                                ;
; keyboard:DEVICE_KEYBOARD|keyboard_sync_fifo:KEYBOARD_DATA_FIFO|b_memory_rtl_0_bypass[16]                                                                                ; keyboard:DEVICE_KEYBOARD|keyboard_sync_fifo:KEYBOARD_DATA_FIFO|b_memory_rtl_0                                                                                ;
; keyboard:DEVICE_KEYBOARD|keyboard_sync_fifo:KEYBOARD_DATA_FIFO|b_memory_rtl_0_bypass[17]                                                                                ; keyboard:DEVICE_KEYBOARD|keyboard_sync_fifo:KEYBOARD_DATA_FIFO|b_memory_rtl_0                                                                                ;
; keyboard:DEVICE_KEYBOARD|keyboard_sync_fifo:KEYBOARD_DATA_FIFO|b_memory_rtl_0_bypass[18]                                                                                ; keyboard:DEVICE_KEYBOARD|keyboard_sync_fifo:KEYBOARD_DATA_FIFO|b_memory_rtl_0                                                                                ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|allocate:ALLOCATE|allocate_general_register:GRF|b_ram0_rtl_0_bypass[0]          ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|allocate:ALLOCATE|allocate_general_register:GRF|b_ram0_rtl_0         ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|allocate:ALLOCATE|allocate_general_register:GRF|b_ram0_rtl_0_bypass[1]          ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|allocate:ALLOCATE|allocate_general_register:GRF|b_ram0_rtl_0         ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|allocate:ALLOCATE|allocate_general_register:GRF|b_ram0_rtl_0_bypass[2]          ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|allocate:ALLOCATE|allocate_general_register:GRF|b_ram0_rtl_0         ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|allocate:ALLOCATE|allocate_general_register:GRF|b_ram0_rtl_0_bypass[3]          ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|allocate:ALLOCATE|allocate_general_register:GRF|b_ram0_rtl_0         ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|allocate:ALLOCATE|allocate_general_register:GRF|b_ram0_rtl_0_bypass[4]          ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|allocate:ALLOCATE|allocate_general_register:GRF|b_ram0_rtl_0         ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|allocate:ALLOCATE|allocate_general_register:GRF|b_ram0_rtl_0_bypass[5]          ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|allocate:ALLOCATE|allocate_general_register:GRF|b_ram0_rtl_0         ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|allocate:ALLOCATE|allocate_general_register:GRF|b_ram0_rtl_0_bypass[6]          ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|allocate:ALLOCATE|allocate_general_register:GRF|b_ram0_rtl_0         ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|allocate:ALLOCATE|allocate_general_register:GRF|b_ram0_rtl_0_bypass[7]          ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|allocate:ALLOCATE|allocate_general_register:GRF|b_ram0_rtl_0         ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|allocate:ALLOCATE|allocate_general_register:GRF|b_ram0_rtl_0_bypass[8]          ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|allocate:ALLOCATE|allocate_general_register:GRF|b_ram0_rtl_0         ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|allocate:ALLOCATE|allocate_general_register:GRF|b_ram0_rtl_0_bypass[9]          ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|allocate:ALLOCATE|allocate_general_register:GRF|b_ram0_rtl_0         ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|allocate:ALLOCATE|allocate_general_register:GRF|b_ram0_rtl_0_bypass[10]         ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|allocate:ALLOCATE|allocate_general_register:GRF|b_ram0_rtl_0         ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|allocate:ALLOCATE|allocate_general_register:GRF|b_ram0_rtl_0_bypass[11]         ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|allocate:ALLOCATE|allocate_general_register:GRF|b_ram0_rtl_0         ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|allocate:ALLOCATE|allocate_general_register:GRF|b_ram0_rtl_0_bypass[12]         ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|allocate:ALLOCATE|allocate_general_register:GRF|b_ram0_rtl_0         ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|allocate:ALLOCATE|allocate_general_register:GRF|b_ram0_rtl_0_bypass[13]         ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|allocate:ALLOCATE|allocate_general_register:GRF|b_ram0_rtl_0         ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|allocate:ALLOCATE|allocate_general_register:GRF|b_ram0_rtl_0_bypass[14]         ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|allocate:ALLOCATE|allocate_general_register:GRF|b_ram0_rtl_0         ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|allocate:ALLOCATE|allocate_general_register:GRF|b_ram0_rtl_0_bypass[15]         ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|allocate:ALLOCATE|allocate_general_register:GRF|b_ram0_rtl_0         ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|allocate:ALLOCATE|allocate_general_register:GRF|b_ram0_rtl_0_bypass[16]         ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|allocate:ALLOCATE|allocate_general_register:GRF|b_ram0_rtl_0         ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|allocate:ALLOCATE|allocate_general_register:GRF|b_ram0_rtl_0_bypass[17]         ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|allocate:ALLOCATE|allocate_general_register:GRF|b_ram0_rtl_0         ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|allocate:ALLOCATE|allocate_general_register:GRF|b_ram0_rtl_0_bypass[18]         ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|allocate:ALLOCATE|allocate_general_register:GRF|b_ram0_rtl_0         ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|allocate:ALLOCATE|allocate_general_register:GRF|b_ram0_rtl_0_bypass[19]         ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|allocate:ALLOCATE|allocate_general_register:GRF|b_ram0_rtl_0         ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|allocate:ALLOCATE|allocate_general_register:GRF|b_ram0_rtl_0_bypass[20]         ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|allocate:ALLOCATE|allocate_general_register:GRF|b_ram0_rtl_0         ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|allocate:ALLOCATE|allocate_general_register:GRF|b_ram0_rtl_0_bypass[21]         ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|allocate:ALLOCATE|allocate_general_register:GRF|b_ram0_rtl_0         ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|allocate:ALLOCATE|allocate_general_register:GRF|b_ram0_rtl_0_bypass[22]         ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|allocate:ALLOCATE|allocate_general_register:GRF|b_ram0_rtl_0         ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|allocate:ALLOCATE|allocate_general_register:GRF|b_ram0_rtl_0_bypass[23]         ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|allocate:ALLOCATE|allocate_general_register:GRF|b_ram0_rtl_0         ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|allocate:ALLOCATE|allocate_general_register:GRF|b_ram0_rtl_0_bypass[24]         ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|allocate:ALLOCATE|allocate_general_register:GRF|b_ram0_rtl_0         ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|allocate:ALLOCATE|allocate_general_register:GRF|b_ram0_rtl_0_bypass[25]         ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|allocate:ALLOCATE|allocate_general_register:GRF|b_ram0_rtl_0         ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|allocate:ALLOCATE|allocate_general_register:GRF|b_ram0_rtl_0_bypass[26]         ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|allocate:ALLOCATE|allocate_general_register:GRF|b_ram0_rtl_0         ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|allocate:ALLOCATE|allocate_general_register:GRF|b_ram0_rtl_0_bypass[27]         ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|allocate:ALLOCATE|allocate_general_register:GRF|b_ram0_rtl_0         ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|allocate:ALLOCATE|allocate_general_register:GRF|b_ram0_rtl_0_bypass[28]         ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|allocate:ALLOCATE|allocate_general_register:GRF|b_ram0_rtl_0         ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|allocate:ALLOCATE|allocate_general_register:GRF|b_ram0_rtl_0_bypass[29]         ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|allocate:ALLOCATE|allocate_general_register:GRF|b_ram0_rtl_0         ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|allocate:ALLOCATE|allocate_general_register:GRF|b_ram0_rtl_0_bypass[30]         ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|allocate:ALLOCATE|allocate_general_register:GRF|b_ram0_rtl_0         ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|allocate:ALLOCATE|allocate_general_register:GRF|b_ram0_rtl_0_bypass[31]         ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|allocate:ALLOCATE|allocate_general_register:GRF|b_ram0_rtl_0         ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|allocate:ALLOCATE|allocate_general_register:GRF|b_ram0_rtl_0_bypass[32]         ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|allocate:ALLOCATE|allocate_general_register:GRF|b_ram0_rtl_0         ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|allocate:ALLOCATE|allocate_general_register:GRF|b_ram0_rtl_0_bypass[33]         ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|allocate:ALLOCATE|allocate_general_register:GRF|b_ram0_rtl_0         ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|allocate:ALLOCATE|allocate_general_register:GRF|b_ram0_rtl_0_bypass[34]         ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|allocate:ALLOCATE|allocate_general_register:GRF|b_ram0_rtl_0         ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|allocate:ALLOCATE|allocate_general_register:GRF|b_ram0_rtl_0_bypass[35]         ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|allocate:ALLOCATE|allocate_general_register:GRF|b_ram0_rtl_0         ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|allocate:ALLOCATE|allocate_general_register:GRF|b_ram0_rtl_0_bypass[36]         ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|allocate:ALLOCATE|allocate_general_register:GRF|b_ram0_rtl_0         ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|allocate:ALLOCATE|allocate_general_register:GRF|b_ram0_rtl_0_bypass[37]         ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|allocate:ALLOCATE|allocate_general_register:GRF|b_ram0_rtl_0         ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|allocate:ALLOCATE|allocate_general_register:GRF|b_ram0_rtl_0_bypass[38]         ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|allocate:ALLOCATE|allocate_general_register:GRF|b_ram0_rtl_0         ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|allocate:ALLOCATE|allocate_general_register:GRF|b_ram0_rtl_0_bypass[39]         ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|allocate:ALLOCATE|allocate_general_register:GRF|b_ram0_rtl_0         ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|allocate:ALLOCATE|allocate_general_register:GRF|b_ram0_rtl_0_bypass[40]         ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|allocate:ALLOCATE|allocate_general_register:GRF|b_ram0_rtl_0         ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|allocate:ALLOCATE|allocate_general_register:GRF|b_ram0_rtl_0_bypass[41]         ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|allocate:ALLOCATE|allocate_general_register:GRF|b_ram0_rtl_0         ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|allocate:ALLOCATE|allocate_general_register:GRF|b_ram0_rtl_0_bypass[42]         ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|allocate:ALLOCATE|allocate_general_register:GRF|b_ram0_rtl_0         ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|allocate:ALLOCATE|allocate_general_register:GRF|b_ram1_rtl_0_bypass[0]          ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|allocate:ALLOCATE|allocate_general_register:GRF|b_ram1_rtl_0         ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|allocate:ALLOCATE|allocate_general_register:GRF|b_ram1_rtl_0_bypass[1]          ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|allocate:ALLOCATE|allocate_general_register:GRF|b_ram1_rtl_0         ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|allocate:ALLOCATE|allocate_general_register:GRF|b_ram1_rtl_0_bypass[2]          ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|allocate:ALLOCATE|allocate_general_register:GRF|b_ram1_rtl_0         ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|allocate:ALLOCATE|allocate_general_register:GRF|b_ram1_rtl_0_bypass[3]          ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|allocate:ALLOCATE|allocate_general_register:GRF|b_ram1_rtl_0         ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|allocate:ALLOCATE|allocate_general_register:GRF|b_ram1_rtl_0_bypass[4]          ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|allocate:ALLOCATE|allocate_general_register:GRF|b_ram1_rtl_0         ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|allocate:ALLOCATE|allocate_general_register:GRF|b_ram1_rtl_0_bypass[5]          ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|allocate:ALLOCATE|allocate_general_register:GRF|b_ram1_rtl_0         ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|allocate:ALLOCATE|allocate_general_register:GRF|b_ram1_rtl_0_bypass[6]          ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|allocate:ALLOCATE|allocate_general_register:GRF|b_ram1_rtl_0         ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|allocate:ALLOCATE|allocate_general_register:GRF|b_ram1_rtl_0_bypass[7]          ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|allocate:ALLOCATE|allocate_general_register:GRF|b_ram1_rtl_0         ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|allocate:ALLOCATE|allocate_general_register:GRF|b_ram1_rtl_0_bypass[8]          ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|allocate:ALLOCATE|allocate_general_register:GRF|b_ram1_rtl_0         ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|allocate:ALLOCATE|allocate_general_register:GRF|b_ram1_rtl_0_bypass[9]          ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|allocate:ALLOCATE|allocate_general_register:GRF|b_ram1_rtl_0         ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|allocate:ALLOCATE|allocate_general_register:GRF|b_ram1_rtl_0_bypass[10]         ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|allocate:ALLOCATE|allocate_general_register:GRF|b_ram1_rtl_0         ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|allocate:ALLOCATE|allocate_general_register:GRF|b_ram1_rtl_0_bypass[11]         ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|allocate:ALLOCATE|allocate_general_register:GRF|b_ram1_rtl_0         ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|allocate:ALLOCATE|allocate_general_register:GRF|b_ram1_rtl_0_bypass[12]         ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|allocate:ALLOCATE|allocate_general_register:GRF|b_ram1_rtl_0         ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|allocate:ALLOCATE|allocate_general_register:GRF|b_ram1_rtl_0_bypass[13]         ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|allocate:ALLOCATE|allocate_general_register:GRF|b_ram1_rtl_0         ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|allocate:ALLOCATE|allocate_general_register:GRF|b_ram1_rtl_0_bypass[14]         ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|allocate:ALLOCATE|allocate_general_register:GRF|b_ram1_rtl_0         ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|allocate:ALLOCATE|allocate_general_register:GRF|b_ram1_rtl_0_bypass[15]         ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|allocate:ALLOCATE|allocate_general_register:GRF|b_ram1_rtl_0         ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|allocate:ALLOCATE|allocate_general_register:GRF|b_ram1_rtl_0_bypass[16]         ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|allocate:ALLOCATE|allocate_general_register:GRF|b_ram1_rtl_0         ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|allocate:ALLOCATE|allocate_general_register:GRF|b_ram1_rtl_0_bypass[17]         ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|allocate:ALLOCATE|allocate_general_register:GRF|b_ram1_rtl_0         ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|allocate:ALLOCATE|allocate_general_register:GRF|b_ram1_rtl_0_bypass[18]         ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|allocate:ALLOCATE|allocate_general_register:GRF|b_ram1_rtl_0         ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|allocate:ALLOCATE|allocate_general_register:GRF|b_ram1_rtl_0_bypass[19]         ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|allocate:ALLOCATE|allocate_general_register:GRF|b_ram1_rtl_0         ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|allocate:ALLOCATE|allocate_general_register:GRF|b_ram1_rtl_0_bypass[20]         ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|allocate:ALLOCATE|allocate_general_register:GRF|b_ram1_rtl_0         ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|allocate:ALLOCATE|allocate_general_register:GRF|b_ram1_rtl_0_bypass[21]         ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|allocate:ALLOCATE|allocate_general_register:GRF|b_ram1_rtl_0         ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|allocate:ALLOCATE|allocate_general_register:GRF|b_ram1_rtl_0_bypass[22]         ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|allocate:ALLOCATE|allocate_general_register:GRF|b_ram1_rtl_0         ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|allocate:ALLOCATE|allocate_general_register:GRF|b_ram1_rtl_0_bypass[23]         ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|allocate:ALLOCATE|allocate_general_register:GRF|b_ram1_rtl_0         ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|allocate:ALLOCATE|allocate_general_register:GRF|b_ram1_rtl_0_bypass[24]         ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|allocate:ALLOCATE|allocate_general_register:GRF|b_ram1_rtl_0         ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|allocate:ALLOCATE|allocate_general_register:GRF|b_ram1_rtl_0_bypass[25]         ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|allocate:ALLOCATE|allocate_general_register:GRF|b_ram1_rtl_0         ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|allocate:ALLOCATE|allocate_general_register:GRF|b_ram1_rtl_0_bypass[26]         ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|allocate:ALLOCATE|allocate_general_register:GRF|b_ram1_rtl_0         ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|allocate:ALLOCATE|allocate_general_register:GRF|b_ram1_rtl_0_bypass[27]         ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|allocate:ALLOCATE|allocate_general_register:GRF|b_ram1_rtl_0         ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|allocate:ALLOCATE|allocate_general_register:GRF|b_ram1_rtl_0_bypass[28]         ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|allocate:ALLOCATE|allocate_general_register:GRF|b_ram1_rtl_0         ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|allocate:ALLOCATE|allocate_general_register:GRF|b_ram1_rtl_0_bypass[29]         ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|allocate:ALLOCATE|allocate_general_register:GRF|b_ram1_rtl_0         ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|allocate:ALLOCATE|allocate_general_register:GRF|b_ram1_rtl_0_bypass[30]         ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|allocate:ALLOCATE|allocate_general_register:GRF|b_ram1_rtl_0         ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|allocate:ALLOCATE|allocate_general_register:GRF|b_ram1_rtl_0_bypass[31]         ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|allocate:ALLOCATE|allocate_general_register:GRF|b_ram1_rtl_0         ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|allocate:ALLOCATE|allocate_general_register:GRF|b_ram1_rtl_0_bypass[32]         ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|allocate:ALLOCATE|allocate_general_register:GRF|b_ram1_rtl_0         ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|allocate:ALLOCATE|allocate_general_register:GRF|b_ram1_rtl_0_bypass[33]         ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|allocate:ALLOCATE|allocate_general_register:GRF|b_ram1_rtl_0         ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|allocate:ALLOCATE|allocate_general_register:GRF|b_ram1_rtl_0_bypass[34]         ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|allocate:ALLOCATE|allocate_general_register:GRF|b_ram1_rtl_0         ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|allocate:ALLOCATE|allocate_general_register:GRF|b_ram1_rtl_0_bypass[35]         ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|allocate:ALLOCATE|allocate_general_register:GRF|b_ram1_rtl_0         ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|allocate:ALLOCATE|allocate_general_register:GRF|b_ram1_rtl_0_bypass[36]         ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|allocate:ALLOCATE|allocate_general_register:GRF|b_ram1_rtl_0         ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|allocate:ALLOCATE|allocate_general_register:GRF|b_ram1_rtl_0_bypass[37]         ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|allocate:ALLOCATE|allocate_general_register:GRF|b_ram1_rtl_0         ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|allocate:ALLOCATE|allocate_general_register:GRF|b_ram1_rtl_0_bypass[38]         ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|allocate:ALLOCATE|allocate_general_register:GRF|b_ram1_rtl_0         ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|allocate:ALLOCATE|allocate_general_register:GRF|b_ram1_rtl_0_bypass[39]         ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|allocate:ALLOCATE|allocate_general_register:GRF|b_ram1_rtl_0         ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|allocate:ALLOCATE|allocate_general_register:GRF|b_ram1_rtl_0_bypass[40]         ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|allocate:ALLOCATE|allocate_general_register:GRF|b_ram1_rtl_0         ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|allocate:ALLOCATE|allocate_general_register:GRF|b_ram1_rtl_0_bypass[41]         ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|allocate:ALLOCATE|allocate_general_register:GRF|b_ram1_rtl_0         ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|allocate:ALLOCATE|allocate_general_register:GRF|b_ram1_rtl_0_bypass[42]         ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|allocate:ALLOCATE|allocate_general_register:GRF|b_ram1_rtl_0         ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                                                                                                                                    ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                                                                                                                                          ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 3:1                ; 9 bits    ; 18 LEs        ; 0 LEs                ; 18 LEs                 ; Yes        ; |top_de0_cv|mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|execute_load_store:STAGE_LDST|b_ldst_mask[1]                                                    ;
; 3:1                ; 96 bits   ; 192 LEs       ; 0 LEs                ; 192 LEs                ; Yes        ; |top_de0_cv|mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|b_pc[18]                                                                                        ;
; 3:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |top_de0_cv|mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|b_r_spr[16]                                                                                     ;
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |top_de0_cv|mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|b_destination[3]                                                                                ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |top_de0_cv|mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|execute_jump:STAGE_JUMP|b_branch_ib_valid                                                       ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |top_de0_cv|mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|execute_jump:STAGE_JUMP|b_sysreg_idt_valid                                                      ;
; 5:1                ; 2 bits    ; 6 LEs         ; 4 LEs                ; 2 LEs                  ; Yes        ; |top_de0_cv|mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|b_writeback                                                                                     ;
; 11:1               ; 32 bits   ; 224 LEs       ; 64 LEs               ; 160 LEs                ; Yes        ; |top_de0_cv|mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|execute_jump:STAGE_JUMP|b_jump_addr[12]                                                         ;
; 24:1               ; 30 bits   ; 480 LEs       ; 120 LEs              ; 360 LEs                ; Yes        ; |top_de0_cv|mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|execute_load_store:STAGE_LDST|b_ldst_addr[13]                                                   ;
; 21:1               ; 2 bits    ; 28 LEs        ; 18 LEs               ; 10 LEs                 ; Yes        ; |top_de0_cv|mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|execute_flag_register:REG_FLAG|b_sysreg_flags[1]                                                ;
; 26:1               ; 8 bits    ; 136 LEs       ; 16 LEs               ; 120 LEs                ; Yes        ; |top_de0_cv|mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|execute_load_store:STAGE_LDST|b_ldst_data[25]                                                   ;
; 26:1               ; 8 bits    ; 136 LEs       ; 16 LEs               ; 120 LEs                ; Yes        ; |top_de0_cv|mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|execute_load_store:STAGE_LDST|b_ldst_data[20]                                                   ;
; 26:1               ; 8 bits    ; 136 LEs       ; 16 LEs               ; 120 LEs                ; Yes        ; |top_de0_cv|mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|execute_load_store:STAGE_LDST|b_ldst_data[12]                                                   ;
; 26:1               ; 8 bits    ; 136 LEs       ; 16 LEs               ; 120 LEs                ; Yes        ; |top_de0_cv|mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|execute_load_store:STAGE_LDST|b_ldst_data[7]                                                    ;
; 22:1               ; 22 bits   ; 308 LEs       ; 44 LEs               ; 264 LEs                ; Yes        ; |top_de0_cv|mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag0[0][7]                   ;
; 22:1               ; 22 bits   ; 308 LEs       ; 44 LEs               ; 264 LEs                ; Yes        ; |top_de0_cv|mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag1[0][3]                   ;
; 22:1               ; 22 bits   ; 308 LEs       ; 44 LEs               ; 264 LEs                ; Yes        ; |top_de0_cv|mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag2[0][6]                   ;
; 22:1               ; 22 bits   ; 308 LEs       ; 44 LEs               ; 264 LEs                ; Yes        ; |top_de0_cv|mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag3[0][4]                   ;
; 23:1               ; 22 bits   ; 330 LEs       ; 44 LEs               ; 286 LEs                ; Yes        ; |top_de0_cv|mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag0[15][14]                 ;
; 23:1               ; 22 bits   ; 330 LEs       ; 44 LEs               ; 286 LEs                ; Yes        ; |top_de0_cv|mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag1[15][3]                  ;
; 23:1               ; 22 bits   ; 330 LEs       ; 44 LEs               ; 286 LEs                ; Yes        ; |top_de0_cv|mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag2[15][10]                 ;
; 23:1               ; 22 bits   ; 330 LEs       ; 44 LEs               ; 286 LEs                ; Yes        ; |top_de0_cv|mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag3[15][9]                  ;
; 23:1               ; 22 bits   ; 330 LEs       ; 44 LEs               ; 286 LEs                ; Yes        ; |top_de0_cv|mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag0[14][0]                  ;
; 23:1               ; 22 bits   ; 330 LEs       ; 44 LEs               ; 286 LEs                ; Yes        ; |top_de0_cv|mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag1[14][0]                  ;
; 23:1               ; 22 bits   ; 330 LEs       ; 44 LEs               ; 286 LEs                ; Yes        ; |top_de0_cv|mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag2[14][3]                  ;
; 23:1               ; 22 bits   ; 330 LEs       ; 44 LEs               ; 286 LEs                ; Yes        ; |top_de0_cv|mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag3[14][10]                 ;
; 23:1               ; 22 bits   ; 330 LEs       ; 44 LEs               ; 286 LEs                ; Yes        ; |top_de0_cv|mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag0[13][17]                 ;
; 23:1               ; 22 bits   ; 330 LEs       ; 44 LEs               ; 286 LEs                ; Yes        ; |top_de0_cv|mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag1[13][1]                  ;
; 23:1               ; 22 bits   ; 330 LEs       ; 44 LEs               ; 286 LEs                ; Yes        ; |top_de0_cv|mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag2[13][13]                 ;
; 23:1               ; 22 bits   ; 330 LEs       ; 44 LEs               ; 286 LEs                ; Yes        ; |top_de0_cv|mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag3[13][5]                  ;
; 23:1               ; 22 bits   ; 330 LEs       ; 44 LEs               ; 286 LEs                ; Yes        ; |top_de0_cv|mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag0[12][16]                 ;
; 23:1               ; 22 bits   ; 330 LEs       ; 44 LEs               ; 286 LEs                ; Yes        ; |top_de0_cv|mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag1[12][10]                 ;
; 23:1               ; 22 bits   ; 330 LEs       ; 44 LEs               ; 286 LEs                ; Yes        ; |top_de0_cv|mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag2[12][9]                  ;
; 23:1               ; 22 bits   ; 330 LEs       ; 44 LEs               ; 286 LEs                ; Yes        ; |top_de0_cv|mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag3[12][14]                 ;
; 23:1               ; 22 bits   ; 330 LEs       ; 44 LEs               ; 286 LEs                ; Yes        ; |top_de0_cv|mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag0[11][21]                 ;
; 23:1               ; 22 bits   ; 330 LEs       ; 44 LEs               ; 286 LEs                ; Yes        ; |top_de0_cv|mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag1[11][6]                  ;
; 23:1               ; 22 bits   ; 330 LEs       ; 44 LEs               ; 286 LEs                ; Yes        ; |top_de0_cv|mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag2[11][17]                 ;
; 23:1               ; 22 bits   ; 330 LEs       ; 44 LEs               ; 286 LEs                ; Yes        ; |top_de0_cv|mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag3[11][9]                  ;
; 23:1               ; 22 bits   ; 330 LEs       ; 44 LEs               ; 286 LEs                ; Yes        ; |top_de0_cv|mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag0[10][21]                 ;
; 23:1               ; 22 bits   ; 330 LEs       ; 44 LEs               ; 286 LEs                ; Yes        ; |top_de0_cv|mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag1[10][19]                 ;
; 23:1               ; 22 bits   ; 330 LEs       ; 44 LEs               ; 286 LEs                ; Yes        ; |top_de0_cv|mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag2[10][2]                  ;
; 23:1               ; 22 bits   ; 330 LEs       ; 44 LEs               ; 286 LEs                ; Yes        ; |top_de0_cv|mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag3[10][0]                  ;
; 23:1               ; 22 bits   ; 330 LEs       ; 44 LEs               ; 286 LEs                ; Yes        ; |top_de0_cv|mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag0[9][7]                   ;
; 23:1               ; 22 bits   ; 330 LEs       ; 44 LEs               ; 286 LEs                ; Yes        ; |top_de0_cv|mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag1[9][10]                  ;
; 23:1               ; 22 bits   ; 330 LEs       ; 44 LEs               ; 286 LEs                ; Yes        ; |top_de0_cv|mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag2[9][14]                  ;
; 23:1               ; 22 bits   ; 330 LEs       ; 44 LEs               ; 286 LEs                ; Yes        ; |top_de0_cv|mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag3[9][11]                  ;
; 23:1               ; 22 bits   ; 330 LEs       ; 44 LEs               ; 286 LEs                ; Yes        ; |top_de0_cv|mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag0[8][11]                  ;
; 23:1               ; 22 bits   ; 330 LEs       ; 44 LEs               ; 286 LEs                ; Yes        ; |top_de0_cv|mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag1[8][17]                  ;
; 23:1               ; 22 bits   ; 330 LEs       ; 44 LEs               ; 286 LEs                ; Yes        ; |top_de0_cv|mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag2[8][1]                   ;
; 23:1               ; 22 bits   ; 330 LEs       ; 44 LEs               ; 286 LEs                ; Yes        ; |top_de0_cv|mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag3[8][2]                   ;
; 23:1               ; 22 bits   ; 330 LEs       ; 44 LEs               ; 286 LEs                ; Yes        ; |top_de0_cv|mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag0[7][4]                   ;
; 23:1               ; 22 bits   ; 330 LEs       ; 44 LEs               ; 286 LEs                ; Yes        ; |top_de0_cv|mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag1[7][10]                  ;
; 23:1               ; 22 bits   ; 330 LEs       ; 44 LEs               ; 286 LEs                ; Yes        ; |top_de0_cv|mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag2[7][20]                  ;
; 23:1               ; 22 bits   ; 330 LEs       ; 44 LEs               ; 286 LEs                ; Yes        ; |top_de0_cv|mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag3[7][9]                   ;
; 23:1               ; 22 bits   ; 330 LEs       ; 44 LEs               ; 286 LEs                ; Yes        ; |top_de0_cv|mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag0[6][12]                  ;
; 23:1               ; 22 bits   ; 330 LEs       ; 44 LEs               ; 286 LEs                ; Yes        ; |top_de0_cv|mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag1[6][21]                  ;
; 23:1               ; 22 bits   ; 330 LEs       ; 44 LEs               ; 286 LEs                ; Yes        ; |top_de0_cv|mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag2[6][8]                   ;
; 23:1               ; 22 bits   ; 330 LEs       ; 44 LEs               ; 286 LEs                ; Yes        ; |top_de0_cv|mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag3[6][12]                  ;
; 23:1               ; 22 bits   ; 330 LEs       ; 44 LEs               ; 286 LEs                ; Yes        ; |top_de0_cv|mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag0[5][8]                   ;
; 23:1               ; 22 bits   ; 330 LEs       ; 44 LEs               ; 286 LEs                ; Yes        ; |top_de0_cv|mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag1[5][12]                  ;
; 23:1               ; 22 bits   ; 330 LEs       ; 44 LEs               ; 286 LEs                ; Yes        ; |top_de0_cv|mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag2[5][21]                  ;
; 23:1               ; 22 bits   ; 330 LEs       ; 44 LEs               ; 286 LEs                ; Yes        ; |top_de0_cv|mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag3[5][3]                   ;
; 23:1               ; 22 bits   ; 330 LEs       ; 44 LEs               ; 286 LEs                ; Yes        ; |top_de0_cv|mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag0[4][0]                   ;
; 23:1               ; 22 bits   ; 330 LEs       ; 44 LEs               ; 286 LEs                ; Yes        ; |top_de0_cv|mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag1[4][19]                  ;
; 23:1               ; 22 bits   ; 330 LEs       ; 44 LEs               ; 286 LEs                ; Yes        ; |top_de0_cv|mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag2[4][2]                   ;
; 23:1               ; 22 bits   ; 330 LEs       ; 44 LEs               ; 286 LEs                ; Yes        ; |top_de0_cv|mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag3[4][11]                  ;
; 23:1               ; 22 bits   ; 330 LEs       ; 44 LEs               ; 286 LEs                ; Yes        ; |top_de0_cv|mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag0[3][19]                  ;
; 23:1               ; 22 bits   ; 330 LEs       ; 44 LEs               ; 286 LEs                ; Yes        ; |top_de0_cv|mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag1[3][12]                  ;
; 23:1               ; 22 bits   ; 330 LEs       ; 44 LEs               ; 286 LEs                ; Yes        ; |top_de0_cv|mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag2[3][7]                   ;
; 23:1               ; 22 bits   ; 330 LEs       ; 44 LEs               ; 286 LEs                ; Yes        ; |top_de0_cv|mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag3[3][1]                   ;
; 23:1               ; 22 bits   ; 330 LEs       ; 44 LEs               ; 286 LEs                ; Yes        ; |top_de0_cv|mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag0[2][3]                   ;
; 23:1               ; 22 bits   ; 330 LEs       ; 44 LEs               ; 286 LEs                ; Yes        ; |top_de0_cv|mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag1[2][19]                  ;
; 23:1               ; 22 bits   ; 330 LEs       ; 44 LEs               ; 286 LEs                ; Yes        ; |top_de0_cv|mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag2[2][19]                  ;
; 23:1               ; 22 bits   ; 330 LEs       ; 44 LEs               ; 286 LEs                ; Yes        ; |top_de0_cv|mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag3[2][21]                  ;
; 23:1               ; 22 bits   ; 330 LEs       ; 44 LEs               ; 286 LEs                ; Yes        ; |top_de0_cv|mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag0[1][9]                   ;
; 23:1               ; 22 bits   ; 330 LEs       ; 44 LEs               ; 286 LEs                ; Yes        ; |top_de0_cv|mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag1[1][0]                   ;
; 23:1               ; 22 bits   ; 330 LEs       ; 44 LEs               ; 286 LEs                ; Yes        ; |top_de0_cv|mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag2[1][15]                  ;
; 23:1               ; 22 bits   ; 330 LEs       ; 44 LEs               ; 286 LEs                ; Yes        ; |top_de0_cv|mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag3[1][13]                  ;
; 24:1               ; 2 bits    ; 32 LEs        ; 24 LEs               ; 8 LEs                  ; Yes        ; |top_de0_cv|mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag0[15][23]                 ;
; 24:1               ; 2 bits    ; 32 LEs        ; 24 LEs               ; 8 LEs                  ; Yes        ; |top_de0_cv|mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag1[15][23]                 ;
; 24:1               ; 2 bits    ; 32 LEs        ; 24 LEs               ; 8 LEs                  ; Yes        ; |top_de0_cv|mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag2[15][22]                 ;
; 24:1               ; 2 bits    ; 32 LEs        ; 24 LEs               ; 8 LEs                  ; Yes        ; |top_de0_cv|mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag3[15][22]                 ;
; 24:1               ; 2 bits    ; 32 LEs        ; 24 LEs               ; 8 LEs                  ; Yes        ; |top_de0_cv|mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag0[14][22]                 ;
; 24:1               ; 2 bits    ; 32 LEs        ; 24 LEs               ; 8 LEs                  ; Yes        ; |top_de0_cv|mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag1[14][22]                 ;
; 24:1               ; 2 bits    ; 32 LEs        ; 24 LEs               ; 8 LEs                  ; Yes        ; |top_de0_cv|mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag2[14][22]                 ;
; 24:1               ; 2 bits    ; 32 LEs        ; 24 LEs               ; 8 LEs                  ; Yes        ; |top_de0_cv|mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag3[14][22]                 ;
; 24:1               ; 2 bits    ; 32 LEs        ; 24 LEs               ; 8 LEs                  ; Yes        ; |top_de0_cv|mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag0[13][22]                 ;
; 24:1               ; 2 bits    ; 32 LEs        ; 24 LEs               ; 8 LEs                  ; Yes        ; |top_de0_cv|mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag1[13][22]                 ;
; 24:1               ; 2 bits    ; 32 LEs        ; 24 LEs               ; 8 LEs                  ; Yes        ; |top_de0_cv|mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag2[13][23]                 ;
; 24:1               ; 2 bits    ; 32 LEs        ; 24 LEs               ; 8 LEs                  ; Yes        ; |top_de0_cv|mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag3[13][23]                 ;
; 24:1               ; 2 bits    ; 32 LEs        ; 24 LEs               ; 8 LEs                  ; Yes        ; |top_de0_cv|mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag0[12][23]                 ;
; 24:1               ; 2 bits    ; 32 LEs        ; 24 LEs               ; 8 LEs                  ; Yes        ; |top_de0_cv|mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag1[12][23]                 ;
; 24:1               ; 2 bits    ; 32 LEs        ; 24 LEs               ; 8 LEs                  ; Yes        ; |top_de0_cv|mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag2[12][22]                 ;
; 24:1               ; 2 bits    ; 32 LEs        ; 24 LEs               ; 8 LEs                  ; Yes        ; |top_de0_cv|mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag3[12][22]                 ;
; 24:1               ; 2 bits    ; 32 LEs        ; 24 LEs               ; 8 LEs                  ; Yes        ; |top_de0_cv|mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag0[11][23]                 ;
; 24:1               ; 2 bits    ; 32 LEs        ; 24 LEs               ; 8 LEs                  ; Yes        ; |top_de0_cv|mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag1[11][22]                 ;
; 24:1               ; 2 bits    ; 32 LEs        ; 24 LEs               ; 8 LEs                  ; Yes        ; |top_de0_cv|mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag2[11][22]                 ;
; 24:1               ; 2 bits    ; 32 LEs        ; 24 LEs               ; 8 LEs                  ; Yes        ; |top_de0_cv|mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag3[11][22]                 ;
; 24:1               ; 2 bits    ; 32 LEs        ; 24 LEs               ; 8 LEs                  ; Yes        ; |top_de0_cv|mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag0[10][23]                 ;
; 24:1               ; 2 bits    ; 32 LEs        ; 24 LEs               ; 8 LEs                  ; Yes        ; |top_de0_cv|mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag1[10][23]                 ;
; 24:1               ; 2 bits    ; 32 LEs        ; 24 LEs               ; 8 LEs                  ; Yes        ; |top_de0_cv|mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag2[10][23]                 ;
; 24:1               ; 2 bits    ; 32 LEs        ; 24 LEs               ; 8 LEs                  ; Yes        ; |top_de0_cv|mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag3[10][23]                 ;
; 24:1               ; 2 bits    ; 32 LEs        ; 24 LEs               ; 8 LEs                  ; Yes        ; |top_de0_cv|mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag0[9][23]                  ;
; 24:1               ; 2 bits    ; 32 LEs        ; 24 LEs               ; 8 LEs                  ; Yes        ; |top_de0_cv|mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag1[9][23]                  ;
; 24:1               ; 2 bits    ; 32 LEs        ; 24 LEs               ; 8 LEs                  ; Yes        ; |top_de0_cv|mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag2[9][22]                  ;
; 24:1               ; 2 bits    ; 32 LEs        ; 24 LEs               ; 8 LEs                  ; Yes        ; |top_de0_cv|mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag3[9][23]                  ;
; 24:1               ; 2 bits    ; 32 LEs        ; 24 LEs               ; 8 LEs                  ; Yes        ; |top_de0_cv|mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag0[8][23]                  ;
; 24:1               ; 2 bits    ; 32 LEs        ; 24 LEs               ; 8 LEs                  ; Yes        ; |top_de0_cv|mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag1[8][22]                  ;
; 24:1               ; 2 bits    ; 32 LEs        ; 24 LEs               ; 8 LEs                  ; Yes        ; |top_de0_cv|mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag2[8][23]                  ;
; 24:1               ; 2 bits    ; 32 LEs        ; 24 LEs               ; 8 LEs                  ; Yes        ; |top_de0_cv|mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag3[8][22]                  ;
; 24:1               ; 2 bits    ; 32 LEs        ; 24 LEs               ; 8 LEs                  ; Yes        ; |top_de0_cv|mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag0[7][22]                  ;
; 24:1               ; 2 bits    ; 32 LEs        ; 24 LEs               ; 8 LEs                  ; Yes        ; |top_de0_cv|mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag1[7][22]                  ;
; 24:1               ; 2 bits    ; 32 LEs        ; 24 LEs               ; 8 LEs                  ; Yes        ; |top_de0_cv|mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag2[7][22]                  ;
; 24:1               ; 2 bits    ; 32 LEs        ; 24 LEs               ; 8 LEs                  ; Yes        ; |top_de0_cv|mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag3[7][22]                  ;
; 24:1               ; 2 bits    ; 32 LEs        ; 24 LEs               ; 8 LEs                  ; Yes        ; |top_de0_cv|mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag0[6][22]                  ;
; 24:1               ; 2 bits    ; 32 LEs        ; 24 LEs               ; 8 LEs                  ; Yes        ; |top_de0_cv|mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag1[6][22]                  ;
; 24:1               ; 2 bits    ; 32 LEs        ; 24 LEs               ; 8 LEs                  ; Yes        ; |top_de0_cv|mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag2[6][23]                  ;
; 24:1               ; 2 bits    ; 32 LEs        ; 24 LEs               ; 8 LEs                  ; Yes        ; |top_de0_cv|mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag3[6][22]                  ;
; 24:1               ; 2 bits    ; 32 LEs        ; 24 LEs               ; 8 LEs                  ; Yes        ; |top_de0_cv|mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag0[5][22]                  ;
; 24:1               ; 2 bits    ; 32 LEs        ; 24 LEs               ; 8 LEs                  ; Yes        ; |top_de0_cv|mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag1[5][23]                  ;
; 24:1               ; 2 bits    ; 32 LEs        ; 24 LEs               ; 8 LEs                  ; Yes        ; |top_de0_cv|mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag2[5][23]                  ;
; 24:1               ; 2 bits    ; 32 LEs        ; 24 LEs               ; 8 LEs                  ; Yes        ; |top_de0_cv|mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag3[5][22]                  ;
; 24:1               ; 2 bits    ; 32 LEs        ; 24 LEs               ; 8 LEs                  ; Yes        ; |top_de0_cv|mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag0[4][23]                  ;
; 24:1               ; 2 bits    ; 32 LEs        ; 24 LEs               ; 8 LEs                  ; Yes        ; |top_de0_cv|mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag1[4][22]                  ;
; 24:1               ; 2 bits    ; 32 LEs        ; 24 LEs               ; 8 LEs                  ; Yes        ; |top_de0_cv|mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag2[4][22]                  ;
; 24:1               ; 2 bits    ; 32 LEs        ; 24 LEs               ; 8 LEs                  ; Yes        ; |top_de0_cv|mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag3[4][22]                  ;
; 24:1               ; 2 bits    ; 32 LEs        ; 24 LEs               ; 8 LEs                  ; Yes        ; |top_de0_cv|mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag0[3][23]                  ;
; 24:1               ; 2 bits    ; 32 LEs        ; 24 LEs               ; 8 LEs                  ; Yes        ; |top_de0_cv|mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag1[3][22]                  ;
; 24:1               ; 2 bits    ; 32 LEs        ; 24 LEs               ; 8 LEs                  ; Yes        ; |top_de0_cv|mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag2[3][22]                  ;
; 24:1               ; 2 bits    ; 32 LEs        ; 24 LEs               ; 8 LEs                  ; Yes        ; |top_de0_cv|mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag3[3][23]                  ;
; 24:1               ; 2 bits    ; 32 LEs        ; 24 LEs               ; 8 LEs                  ; Yes        ; |top_de0_cv|mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag0[2][23]                  ;
; 24:1               ; 2 bits    ; 32 LEs        ; 24 LEs               ; 8 LEs                  ; Yes        ; |top_de0_cv|mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag1[2][22]                  ;
; 24:1               ; 2 bits    ; 32 LEs        ; 24 LEs               ; 8 LEs                  ; Yes        ; |top_de0_cv|mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag2[2][23]                  ;
; 24:1               ; 2 bits    ; 32 LEs        ; 24 LEs               ; 8 LEs                  ; Yes        ; |top_de0_cv|mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag3[2][22]                  ;
; 24:1               ; 2 bits    ; 32 LEs        ; 24 LEs               ; 8 LEs                  ; Yes        ; |top_de0_cv|mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag0[1][23]                  ;
; 24:1               ; 2 bits    ; 32 LEs        ; 24 LEs               ; 8 LEs                  ; Yes        ; |top_de0_cv|mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag1[1][23]                  ;
; 24:1               ; 2 bits    ; 32 LEs        ; 24 LEs               ; 8 LEs                  ; Yes        ; |top_de0_cv|mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag2[1][23]                  ;
; 24:1               ; 2 bits    ; 32 LEs        ; 24 LEs               ; 8 LEs                  ; Yes        ; |top_de0_cv|mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag3[1][23]                  ;
; 3:1                ; 64 bits   ; 128 LEs       ; 128 LEs              ; 0 LEs                  ; No         ; |top_de0_cv|mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag2                         ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |top_de0_cv|mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|read_hit                     ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |top_de0_cv|mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|execute_adder_calc:LDST_CALC_ADDR|Mux32                                                         ;
; 3:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; No         ; |top_de0_cv|mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|b_r_data                                                                                        ;
; 3:1                ; 13 bits   ; 26 LEs        ; 26 LEs               ; 0 LEs                  ; No         ; |top_de0_cv|mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|execute_logic:EXE_LOGIC|Mux0                                                                    ;
; 3:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; No         ; |top_de0_cv|mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|execute_shift:EXE_SHIFT|Mux96                                                                   ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |top_de0_cv|mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|execute_logic:EXE_LOGIC|Mux0                                                                    ;
; 3:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |top_de0_cv|mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|execute_logic:EXE_LOGIC|Mux0                                                                    ;
; 3:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |top_de0_cv|mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|execute_shift:EXE_SHIFT|Mux0                                                                    ;
; 4:1                ; 56 bits   ; 112 LEs       ; 112 LEs              ; 0 LEs                  ; No         ; |top_de0_cv|mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|execute_shift:EXE_SHIFT|Mux89                                                                   ;
; 4:1                ; 30 bits   ; 60 LEs        ; 60 LEs               ; 0 LEs                  ; No         ; |top_de0_cv|mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|load_store_pipe_arbiter:LDST_PIPE_ARBITOR|oLDST_ADDR[9]                                                         ;
; 16:1               ; 8 bits    ; 80 LEs        ; 80 LEs               ; 0 LEs                  ; No         ; |top_de0_cv|mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|Mux134                       ;
; 18:1               ; 2 bits    ; 24 LEs        ; 4 LEs                ; 20 LEs                 ; No         ; |top_de0_cv|mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|execute_adder_calc:LDST_CALC_ADDR|oOUT_SPR[1]                                                   ;
; 7:1                ; 8 bits    ; 32 LEs        ; 24 LEs               ; 8 LEs                  ; No         ; |top_de0_cv|mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|b_r_data                                                                                        ;
; 7:1                ; 3 bits    ; 12 LEs        ; 9 LEs                ; 3 LEs                  ; No         ; |top_de0_cv|mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|execute_load_store:STAGE_LDST|b_state                                                           ;
; 8:1                ; 8 bits    ; 40 LEs        ; 32 LEs               ; 8 LEs                  ; No         ; |top_de0_cv|mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|b_r_data                                                                                        ;
; 34:1               ; 30 bits   ; 660 LEs       ; 90 LEs               ; 570 LEs                ; No         ; |top_de0_cv|mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|execute_adder_calc:LDST_CALC_ADDR|oOUT_SPR[27]                                                  ;
; 16:1               ; 13 bits   ; 130 LEs       ; 104 LEs              ; 26 LEs                 ; No         ; |top_de0_cv|mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|execute_shift:EXE_SHIFT|Mux183                                                                  ;
; 16:1               ; 13 bits   ; 130 LEs       ; 104 LEs              ; 26 LEs                 ; No         ; |top_de0_cv|mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|execute_shift:EXE_SHIFT|Mux159                                                                  ;
; 11:1               ; 2 bits    ; 14 LEs        ; 8 LEs                ; 6 LEs                  ; No         ; |top_de0_cv|mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|b_state                                                                                         ;
; 12:1               ; 2 bits    ; 16 LEs        ; 12 LEs               ; 4 LEs                  ; No         ; |top_de0_cv|mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|b_state                                                                                         ;
; 25:1               ; 8 bits    ; 128 LEs       ; 88 LEs               ; 40 LEs                 ; No         ; |top_de0_cv|mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|execute_logic:EXE_LOGIC|Mux28                                                                   ;
; 26:1               ; 15 bits   ; 255 LEs       ; 180 LEs              ; 75 LEs                 ; No         ; |top_de0_cv|mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|execute_logic:EXE_LOGIC|Mux16                                                                   ;
; 17:1               ; 2 bits    ; 22 LEs        ; 18 LEs               ; 4 LEs                  ; No         ; |top_de0_cv|mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|execute_adder_calc:LDST_CALC_ADDR|oLDST_MASK[2]                                                 ;
; 29:1               ; 7 bits    ; 133 LEs       ; 84 LEs               ; 49 LEs                 ; No         ; |top_de0_cv|mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|execute_logic:EXE_LOGIC|Mux39                                                                   ;
; 67:1               ; 32 bits   ; 1408 LEs      ; 1408 LEs             ; 0 LEs                  ; No         ; |top_de0_cv|mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|oLDST_DATA[27]                                                                      ;
; 40:1               ; 8 bits    ; 208 LEs       ; 104 LEs              ; 104 LEs                ; No         ; |top_de0_cv|mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|b_r_data                                                                                        ;
; 40:1               ; 16 bits   ; 416 LEs       ; 224 LEs              ; 192 LEs                ; No         ; |top_de0_cv|mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|b_r_data                                                                                        ;
; 45:1               ; 5 bits    ; 150 LEs       ; 60 LEs               ; 90 LEs                 ; No         ; |top_de0_cv|mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|b_r_data                                                                                        ;
; 21:1               ; 22 bits   ; 308 LEs       ; 0 LEs                ; 308 LEs                ; Yes        ; |top_de0_cv|mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|l1_inst_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag0[0][1]                   ;
; 21:1               ; 22 bits   ; 308 LEs       ; 0 LEs                ; 308 LEs                ; Yes        ; |top_de0_cv|mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|l1_inst_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag1[0][12]                  ;
; 21:1               ; 22 bits   ; 308 LEs       ; 0 LEs                ; 308 LEs                ; Yes        ; |top_de0_cv|mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|l1_inst_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag2[0][0]                   ;
; 21:1               ; 22 bits   ; 308 LEs       ; 0 LEs                ; 308 LEs                ; Yes        ; |top_de0_cv|mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|l1_inst_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag3[0][12]                  ;
; 22:1               ; 22 bits   ; 308 LEs       ; 0 LEs                ; 308 LEs                ; Yes        ; |top_de0_cv|mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|l1_inst_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag0[15][11]                 ;
; 22:1               ; 22 bits   ; 308 LEs       ; 0 LEs                ; 308 LEs                ; Yes        ; |top_de0_cv|mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|l1_inst_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag1[15][15]                 ;
; 22:1               ; 22 bits   ; 308 LEs       ; 0 LEs                ; 308 LEs                ; Yes        ; |top_de0_cv|mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|l1_inst_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag2[15][4]                  ;
; 22:1               ; 22 bits   ; 308 LEs       ; 0 LEs                ; 308 LEs                ; Yes        ; |top_de0_cv|mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|l1_inst_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag3[15][14]                 ;
; 22:1               ; 22 bits   ; 308 LEs       ; 0 LEs                ; 308 LEs                ; Yes        ; |top_de0_cv|mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|l1_inst_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag0[14][21]                 ;
; 22:1               ; 22 bits   ; 308 LEs       ; 0 LEs                ; 308 LEs                ; Yes        ; |top_de0_cv|mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|l1_inst_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag1[14][14]                 ;
; 22:1               ; 22 bits   ; 308 LEs       ; 0 LEs                ; 308 LEs                ; Yes        ; |top_de0_cv|mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|l1_inst_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag2[14][17]                 ;
; 22:1               ; 22 bits   ; 308 LEs       ; 0 LEs                ; 308 LEs                ; Yes        ; |top_de0_cv|mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|l1_inst_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag3[14][13]                 ;
; 22:1               ; 22 bits   ; 308 LEs       ; 0 LEs                ; 308 LEs                ; Yes        ; |top_de0_cv|mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|l1_inst_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag0[13][16]                 ;
; 22:1               ; 22 bits   ; 308 LEs       ; 0 LEs                ; 308 LEs                ; Yes        ; |top_de0_cv|mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|l1_inst_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag1[13][19]                 ;
; 22:1               ; 22 bits   ; 308 LEs       ; 0 LEs                ; 308 LEs                ; Yes        ; |top_de0_cv|mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|l1_inst_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag2[13][19]                 ;
; 22:1               ; 22 bits   ; 308 LEs       ; 0 LEs                ; 308 LEs                ; Yes        ; |top_de0_cv|mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|l1_inst_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag3[13][11]                 ;
; 22:1               ; 22 bits   ; 308 LEs       ; 0 LEs                ; 308 LEs                ; Yes        ; |top_de0_cv|mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|l1_inst_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag0[12][12]                 ;
; 22:1               ; 22 bits   ; 308 LEs       ; 0 LEs                ; 308 LEs                ; Yes        ; |top_de0_cv|mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|l1_inst_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag1[12][19]                 ;
; 22:1               ; 22 bits   ; 308 LEs       ; 0 LEs                ; 308 LEs                ; Yes        ; |top_de0_cv|mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|l1_inst_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag2[12][20]                 ;
; 22:1               ; 22 bits   ; 308 LEs       ; 0 LEs                ; 308 LEs                ; Yes        ; |top_de0_cv|mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|l1_inst_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag3[12][12]                 ;
; 22:1               ; 22 bits   ; 308 LEs       ; 0 LEs                ; 308 LEs                ; Yes        ; |top_de0_cv|mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|l1_inst_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag0[11][1]                  ;
; 22:1               ; 22 bits   ; 308 LEs       ; 0 LEs                ; 308 LEs                ; Yes        ; |top_de0_cv|mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|l1_inst_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag1[11][11]                 ;
; 22:1               ; 22 bits   ; 308 LEs       ; 0 LEs                ; 308 LEs                ; Yes        ; |top_de0_cv|mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|l1_inst_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag2[11][12]                 ;
; 22:1               ; 22 bits   ; 308 LEs       ; 0 LEs                ; 308 LEs                ; Yes        ; |top_de0_cv|mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|l1_inst_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag3[11][1]                  ;
; 22:1               ; 22 bits   ; 308 LEs       ; 0 LEs                ; 308 LEs                ; Yes        ; |top_de0_cv|mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|l1_inst_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag0[10][10]                 ;
; 22:1               ; 22 bits   ; 308 LEs       ; 0 LEs                ; 308 LEs                ; Yes        ; |top_de0_cv|mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|l1_inst_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag1[10][2]                  ;
; 22:1               ; 22 bits   ; 308 LEs       ; 0 LEs                ; 308 LEs                ; Yes        ; |top_de0_cv|mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|l1_inst_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag2[10][3]                  ;
; 22:1               ; 22 bits   ; 308 LEs       ; 0 LEs                ; 308 LEs                ; Yes        ; |top_de0_cv|mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|l1_inst_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag3[10][1]                  ;
; 22:1               ; 22 bits   ; 308 LEs       ; 0 LEs                ; 308 LEs                ; Yes        ; |top_de0_cv|mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|l1_inst_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag0[9][16]                  ;
; 22:1               ; 22 bits   ; 308 LEs       ; 0 LEs                ; 308 LEs                ; Yes        ; |top_de0_cv|mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|l1_inst_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag1[9][18]                  ;
; 22:1               ; 22 bits   ; 308 LEs       ; 0 LEs                ; 308 LEs                ; Yes        ; |top_de0_cv|mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|l1_inst_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag2[9][12]                  ;
; 22:1               ; 22 bits   ; 308 LEs       ; 0 LEs                ; 308 LEs                ; Yes        ; |top_de0_cv|mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|l1_inst_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag3[9][15]                  ;
; 22:1               ; 22 bits   ; 308 LEs       ; 0 LEs                ; 308 LEs                ; Yes        ; |top_de0_cv|mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|l1_inst_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag0[8][13]                  ;
; 22:1               ; 22 bits   ; 308 LEs       ; 0 LEs                ; 308 LEs                ; Yes        ; |top_de0_cv|mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|l1_inst_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag1[8][15]                  ;
; 22:1               ; 22 bits   ; 308 LEs       ; 0 LEs                ; 308 LEs                ; Yes        ; |top_de0_cv|mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|l1_inst_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag2[8][4]                   ;
; 22:1               ; 22 bits   ; 308 LEs       ; 0 LEs                ; 308 LEs                ; Yes        ; |top_de0_cv|mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|l1_inst_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag3[8][1]                   ;
; 22:1               ; 22 bits   ; 308 LEs       ; 0 LEs                ; 308 LEs                ; Yes        ; |top_de0_cv|mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|l1_inst_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag0[7][12]                  ;
; 22:1               ; 22 bits   ; 308 LEs       ; 0 LEs                ; 308 LEs                ; Yes        ; |top_de0_cv|mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|l1_inst_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag1[7][11]                  ;
; 22:1               ; 22 bits   ; 308 LEs       ; 0 LEs                ; 308 LEs                ; Yes        ; |top_de0_cv|mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|l1_inst_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag2[7][13]                  ;
; 22:1               ; 22 bits   ; 308 LEs       ; 0 LEs                ; 308 LEs                ; Yes        ; |top_de0_cv|mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|l1_inst_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag3[7][10]                  ;
; 22:1               ; 22 bits   ; 308 LEs       ; 0 LEs                ; 308 LEs                ; Yes        ; |top_de0_cv|mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|l1_inst_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag0[6][18]                  ;
; 22:1               ; 22 bits   ; 308 LEs       ; 0 LEs                ; 308 LEs                ; Yes        ; |top_de0_cv|mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|l1_inst_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag1[6][9]                   ;
; 22:1               ; 22 bits   ; 308 LEs       ; 0 LEs                ; 308 LEs                ; Yes        ; |top_de0_cv|mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|l1_inst_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag2[6][5]                   ;
; 22:1               ; 22 bits   ; 308 LEs       ; 0 LEs                ; 308 LEs                ; Yes        ; |top_de0_cv|mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|l1_inst_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag3[6][0]                   ;
; 22:1               ; 22 bits   ; 308 LEs       ; 0 LEs                ; 308 LEs                ; Yes        ; |top_de0_cv|mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|l1_inst_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag0[5][12]                  ;
; 22:1               ; 22 bits   ; 308 LEs       ; 0 LEs                ; 308 LEs                ; Yes        ; |top_de0_cv|mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|l1_inst_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag1[5][9]                   ;
; 22:1               ; 22 bits   ; 308 LEs       ; 0 LEs                ; 308 LEs                ; Yes        ; |top_de0_cv|mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|l1_inst_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag2[5][9]                   ;
; 22:1               ; 22 bits   ; 308 LEs       ; 0 LEs                ; 308 LEs                ; Yes        ; |top_de0_cv|mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|l1_inst_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag3[5][10]                  ;
; 22:1               ; 22 bits   ; 308 LEs       ; 0 LEs                ; 308 LEs                ; Yes        ; |top_de0_cv|mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|l1_inst_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag0[4][10]                  ;
; 22:1               ; 22 bits   ; 308 LEs       ; 0 LEs                ; 308 LEs                ; Yes        ; |top_de0_cv|mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|l1_inst_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag1[4][10]                  ;
; 22:1               ; 22 bits   ; 308 LEs       ; 0 LEs                ; 308 LEs                ; Yes        ; |top_de0_cv|mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|l1_inst_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag2[4][2]                   ;
; 22:1               ; 22 bits   ; 308 LEs       ; 0 LEs                ; 308 LEs                ; Yes        ; |top_de0_cv|mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|l1_inst_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag3[4][18]                  ;
; 22:1               ; 22 bits   ; 308 LEs       ; 0 LEs                ; 308 LEs                ; Yes        ; |top_de0_cv|mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|l1_inst_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag0[3][21]                  ;
; 22:1               ; 22 bits   ; 308 LEs       ; 0 LEs                ; 308 LEs                ; Yes        ; |top_de0_cv|mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|l1_inst_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag1[3][17]                  ;
; 22:1               ; 22 bits   ; 308 LEs       ; 0 LEs                ; 308 LEs                ; Yes        ; |top_de0_cv|mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|l1_inst_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag2[3][6]                   ;
; 22:1               ; 22 bits   ; 308 LEs       ; 0 LEs                ; 308 LEs                ; Yes        ; |top_de0_cv|mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|l1_inst_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag3[3][10]                  ;
; 22:1               ; 22 bits   ; 308 LEs       ; 0 LEs                ; 308 LEs                ; Yes        ; |top_de0_cv|mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|l1_inst_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag0[2][17]                  ;
; 22:1               ; 22 bits   ; 308 LEs       ; 0 LEs                ; 308 LEs                ; Yes        ; |top_de0_cv|mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|l1_inst_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag1[2][17]                  ;
; 22:1               ; 22 bits   ; 308 LEs       ; 0 LEs                ; 308 LEs                ; Yes        ; |top_de0_cv|mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|l1_inst_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag2[2][12]                  ;
; 22:1               ; 22 bits   ; 308 LEs       ; 0 LEs                ; 308 LEs                ; Yes        ; |top_de0_cv|mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|l1_inst_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag3[2][3]                   ;
; 22:1               ; 22 bits   ; 308 LEs       ; 0 LEs                ; 308 LEs                ; Yes        ; |top_de0_cv|mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|l1_inst_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag0[1][2]                   ;
; 22:1               ; 22 bits   ; 308 LEs       ; 0 LEs                ; 308 LEs                ; Yes        ; |top_de0_cv|mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|l1_inst_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag1[1][7]                   ;
; 22:1               ; 22 bits   ; 308 LEs       ; 0 LEs                ; 308 LEs                ; Yes        ; |top_de0_cv|mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|l1_inst_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag2[1][21]                  ;
; 22:1               ; 22 bits   ; 308 LEs       ; 0 LEs                ; 308 LEs                ; Yes        ; |top_de0_cv|mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|l1_inst_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag3[1][21]                  ;
; 23:1               ; 2 bits    ; 30 LEs        ; 24 LEs               ; 6 LEs                  ; Yes        ; |top_de0_cv|mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|l1_inst_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag0[15][23]                 ;
; 23:1               ; 2 bits    ; 30 LEs        ; 24 LEs               ; 6 LEs                  ; Yes        ; |top_de0_cv|mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|l1_inst_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag1[15][22]                 ;
; 23:1               ; 2 bits    ; 30 LEs        ; 24 LEs               ; 6 LEs                  ; Yes        ; |top_de0_cv|mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|l1_inst_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag2[15][22]                 ;
; 23:1               ; 2 bits    ; 30 LEs        ; 24 LEs               ; 6 LEs                  ; Yes        ; |top_de0_cv|mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|l1_inst_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag3[15][22]                 ;
; 23:1               ; 2 bits    ; 30 LEs        ; 24 LEs               ; 6 LEs                  ; Yes        ; |top_de0_cv|mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|l1_inst_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag0[14][22]                 ;
; 23:1               ; 2 bits    ; 30 LEs        ; 24 LEs               ; 6 LEs                  ; Yes        ; |top_de0_cv|mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|l1_inst_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag1[14][23]                 ;
; 23:1               ; 2 bits    ; 30 LEs        ; 24 LEs               ; 6 LEs                  ; Yes        ; |top_de0_cv|mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|l1_inst_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag2[14][22]                 ;
; 23:1               ; 2 bits    ; 30 LEs        ; 24 LEs               ; 6 LEs                  ; Yes        ; |top_de0_cv|mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|l1_inst_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag3[14][22]                 ;
; 23:1               ; 2 bits    ; 30 LEs        ; 24 LEs               ; 6 LEs                  ; Yes        ; |top_de0_cv|mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|l1_inst_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag0[13][22]                 ;
; 23:1               ; 2 bits    ; 30 LEs        ; 24 LEs               ; 6 LEs                  ; Yes        ; |top_de0_cv|mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|l1_inst_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag1[13][22]                 ;
; 23:1               ; 2 bits    ; 30 LEs        ; 24 LEs               ; 6 LEs                  ; Yes        ; |top_de0_cv|mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|l1_inst_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag2[13][22]                 ;
; 23:1               ; 2 bits    ; 30 LEs        ; 24 LEs               ; 6 LEs                  ; Yes        ; |top_de0_cv|mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|l1_inst_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag3[13][23]                 ;
; 23:1               ; 2 bits    ; 30 LEs        ; 24 LEs               ; 6 LEs                  ; Yes        ; |top_de0_cv|mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|l1_inst_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag0[12][23]                 ;
; 23:1               ; 2 bits    ; 30 LEs        ; 24 LEs               ; 6 LEs                  ; Yes        ; |top_de0_cv|mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|l1_inst_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag1[12][22]                 ;
; 23:1               ; 2 bits    ; 30 LEs        ; 24 LEs               ; 6 LEs                  ; Yes        ; |top_de0_cv|mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|l1_inst_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag2[12][22]                 ;
; 23:1               ; 2 bits    ; 30 LEs        ; 24 LEs               ; 6 LEs                  ; Yes        ; |top_de0_cv|mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|l1_inst_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag3[12][23]                 ;
; 23:1               ; 2 bits    ; 30 LEs        ; 24 LEs               ; 6 LEs                  ; Yes        ; |top_de0_cv|mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|l1_inst_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag0[11][22]                 ;
; 23:1               ; 2 bits    ; 30 LEs        ; 24 LEs               ; 6 LEs                  ; Yes        ; |top_de0_cv|mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|l1_inst_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag1[11][23]                 ;
; 23:1               ; 2 bits    ; 30 LEs        ; 24 LEs               ; 6 LEs                  ; Yes        ; |top_de0_cv|mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|l1_inst_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag2[11][23]                 ;
; 23:1               ; 2 bits    ; 30 LEs        ; 24 LEs               ; 6 LEs                  ; Yes        ; |top_de0_cv|mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|l1_inst_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag3[11][22]                 ;
; 23:1               ; 2 bits    ; 30 LEs        ; 24 LEs               ; 6 LEs                  ; Yes        ; |top_de0_cv|mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|l1_inst_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag0[10][22]                 ;
; 23:1               ; 2 bits    ; 30 LEs        ; 24 LEs               ; 6 LEs                  ; Yes        ; |top_de0_cv|mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|l1_inst_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag1[10][23]                 ;
; 23:1               ; 2 bits    ; 30 LEs        ; 24 LEs               ; 6 LEs                  ; Yes        ; |top_de0_cv|mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|l1_inst_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag2[10][23]                 ;
; 23:1               ; 2 bits    ; 30 LEs        ; 24 LEs               ; 6 LEs                  ; Yes        ; |top_de0_cv|mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|l1_inst_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag3[10][22]                 ;
; 23:1               ; 2 bits    ; 30 LEs        ; 24 LEs               ; 6 LEs                  ; Yes        ; |top_de0_cv|mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|l1_inst_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag0[9][23]                  ;
; 23:1               ; 2 bits    ; 30 LEs        ; 24 LEs               ; 6 LEs                  ; Yes        ; |top_de0_cv|mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|l1_inst_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag1[9][23]                  ;
; 23:1               ; 2 bits    ; 30 LEs        ; 24 LEs               ; 6 LEs                  ; Yes        ; |top_de0_cv|mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|l1_inst_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag2[9][22]                  ;
; 23:1               ; 2 bits    ; 30 LEs        ; 24 LEs               ; 6 LEs                  ; Yes        ; |top_de0_cv|mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|l1_inst_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag3[9][23]                  ;
; 23:1               ; 2 bits    ; 30 LEs        ; 24 LEs               ; 6 LEs                  ; Yes        ; |top_de0_cv|mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|l1_inst_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag0[8][22]                  ;
; 23:1               ; 2 bits    ; 30 LEs        ; 24 LEs               ; 6 LEs                  ; Yes        ; |top_de0_cv|mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|l1_inst_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag1[8][23]                  ;
; 23:1               ; 2 bits    ; 30 LEs        ; 24 LEs               ; 6 LEs                  ; Yes        ; |top_de0_cv|mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|l1_inst_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag2[8][22]                  ;
; 23:1               ; 2 bits    ; 30 LEs        ; 24 LEs               ; 6 LEs                  ; Yes        ; |top_de0_cv|mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|l1_inst_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag3[8][23]                  ;
; 23:1               ; 2 bits    ; 30 LEs        ; 24 LEs               ; 6 LEs                  ; Yes        ; |top_de0_cv|mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|l1_inst_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag0[7][22]                  ;
; 23:1               ; 2 bits    ; 30 LEs        ; 24 LEs               ; 6 LEs                  ; Yes        ; |top_de0_cv|mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|l1_inst_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag1[7][22]                  ;
; 23:1               ; 2 bits    ; 30 LEs        ; 24 LEs               ; 6 LEs                  ; Yes        ; |top_de0_cv|mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|l1_inst_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag2[7][22]                  ;
; 23:1               ; 2 bits    ; 30 LEs        ; 24 LEs               ; 6 LEs                  ; Yes        ; |top_de0_cv|mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|l1_inst_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag3[7][22]                  ;
; 23:1               ; 2 bits    ; 30 LEs        ; 24 LEs               ; 6 LEs                  ; Yes        ; |top_de0_cv|mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|l1_inst_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag0[6][22]                  ;
; 23:1               ; 2 bits    ; 30 LEs        ; 24 LEs               ; 6 LEs                  ; Yes        ; |top_de0_cv|mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|l1_inst_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag1[6][22]                  ;
; 23:1               ; 2 bits    ; 30 LEs        ; 24 LEs               ; 6 LEs                  ; Yes        ; |top_de0_cv|mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|l1_inst_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag2[6][22]                  ;
; 23:1               ; 2 bits    ; 30 LEs        ; 24 LEs               ; 6 LEs                  ; Yes        ; |top_de0_cv|mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|l1_inst_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag3[6][22]                  ;
; 23:1               ; 2 bits    ; 30 LEs        ; 24 LEs               ; 6 LEs                  ; Yes        ; |top_de0_cv|mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|l1_inst_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag0[5][23]                  ;
; 23:1               ; 2 bits    ; 30 LEs        ; 24 LEs               ; 6 LEs                  ; Yes        ; |top_de0_cv|mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|l1_inst_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag1[5][23]                  ;
; 23:1               ; 2 bits    ; 30 LEs        ; 24 LEs               ; 6 LEs                  ; Yes        ; |top_de0_cv|mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|l1_inst_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag2[5][22]                  ;
; 23:1               ; 2 bits    ; 30 LEs        ; 24 LEs               ; 6 LEs                  ; Yes        ; |top_de0_cv|mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|l1_inst_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag3[5][23]                  ;
; 23:1               ; 2 bits    ; 30 LEs        ; 24 LEs               ; 6 LEs                  ; Yes        ; |top_de0_cv|mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|l1_inst_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag0[4][23]                  ;
; 23:1               ; 2 bits    ; 30 LEs        ; 24 LEs               ; 6 LEs                  ; Yes        ; |top_de0_cv|mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|l1_inst_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag1[4][23]                  ;
; 23:1               ; 2 bits    ; 30 LEs        ; 24 LEs               ; 6 LEs                  ; Yes        ; |top_de0_cv|mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|l1_inst_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag2[4][23]                  ;
; 23:1               ; 2 bits    ; 30 LEs        ; 24 LEs               ; 6 LEs                  ; Yes        ; |top_de0_cv|mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|l1_inst_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag3[4][22]                  ;
; 23:1               ; 2 bits    ; 30 LEs        ; 24 LEs               ; 6 LEs                  ; Yes        ; |top_de0_cv|mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|l1_inst_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag0[3][23]                  ;
; 23:1               ; 2 bits    ; 30 LEs        ; 24 LEs               ; 6 LEs                  ; Yes        ; |top_de0_cv|mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|l1_inst_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag1[3][22]                  ;
; 23:1               ; 2 bits    ; 30 LEs        ; 24 LEs               ; 6 LEs                  ; Yes        ; |top_de0_cv|mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|l1_inst_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag2[3][22]                  ;
; 23:1               ; 2 bits    ; 30 LEs        ; 24 LEs               ; 6 LEs                  ; Yes        ; |top_de0_cv|mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|l1_inst_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag3[3][22]                  ;
; 23:1               ; 2 bits    ; 30 LEs        ; 24 LEs               ; 6 LEs                  ; Yes        ; |top_de0_cv|mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|l1_inst_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag0[2][23]                  ;
; 23:1               ; 2 bits    ; 30 LEs        ; 24 LEs               ; 6 LEs                  ; Yes        ; |top_de0_cv|mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|l1_inst_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag1[2][22]                  ;
; 23:1               ; 2 bits    ; 30 LEs        ; 24 LEs               ; 6 LEs                  ; Yes        ; |top_de0_cv|mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|l1_inst_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag2[2][23]                  ;
; 23:1               ; 2 bits    ; 30 LEs        ; 24 LEs               ; 6 LEs                  ; Yes        ; |top_de0_cv|mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|l1_inst_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag3[2][22]                  ;
; 23:1               ; 2 bits    ; 30 LEs        ; 24 LEs               ; 6 LEs                  ; Yes        ; |top_de0_cv|mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|l1_inst_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag0[1][22]                  ;
; 23:1               ; 2 bits    ; 30 LEs        ; 24 LEs               ; 6 LEs                  ; Yes        ; |top_de0_cv|mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|l1_inst_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag1[1][23]                  ;
; 23:1               ; 2 bits    ; 30 LEs        ; 24 LEs               ; 6 LEs                  ; Yes        ; |top_de0_cv|mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|l1_inst_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag2[1][23]                  ;
; 23:1               ; 2 bits    ; 30 LEs        ; 24 LEs               ; 6 LEs                  ; Yes        ; |top_de0_cv|mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|l1_inst_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag3[1][22]                  ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |top_de0_cv|mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|l1_inst_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|read_hit                     ;
; 16:1               ; 8 bits    ; 80 LEs        ; 80 LEs               ; 0 LEs                  ; No         ; |top_de0_cv|mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|l1_inst_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|Mux70                        ;
; 10:1               ; 61 bits   ; 366 LEs       ; 0 LEs                ; 366 LEs                ; Yes        ; |top_de0_cv|mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|fetch:FETCH|fetch_branch_predictor:BRANCH_PREDICTOR|fetch_branch_cache:BRANCH_CACHE|b_tag0_addr[0][15]          ;
; 10:1               ; 61 bits   ; 366 LEs       ; 0 LEs                ; 366 LEs                ; Yes        ; |top_de0_cv|mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|fetch:FETCH|fetch_branch_predictor:BRANCH_PREDICTOR|fetch_branch_cache:BRANCH_CACHE|b_tag1_jump_addr[0][16]     ;
; 10:1               ; 61 bits   ; 366 LEs       ; 0 LEs                ; 366 LEs                ; Yes        ; |top_de0_cv|mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|fetch:FETCH|fetch_branch_predictor:BRANCH_PREDICTOR|fetch_branch_cache:BRANCH_CACHE|b_tag0_jump_addr[1][19]     ;
; 10:1               ; 61 bits   ; 366 LEs       ; 0 LEs                ; 366 LEs                ; Yes        ; |top_de0_cv|mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|fetch:FETCH|fetch_branch_predictor:BRANCH_PREDICTOR|fetch_branch_cache:BRANCH_CACHE|b_tag1_addr[1][13]          ;
; 10:1               ; 61 bits   ; 366 LEs       ; 0 LEs                ; 366 LEs                ; Yes        ; |top_de0_cv|mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|fetch:FETCH|fetch_branch_predictor:BRANCH_PREDICTOR|fetch_branch_cache:BRANCH_CACHE|b_tag0_addr[2][7]           ;
; 10:1               ; 61 bits   ; 366 LEs       ; 0 LEs                ; 366 LEs                ; Yes        ; |top_de0_cv|mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|fetch:FETCH|fetch_branch_predictor:BRANCH_PREDICTOR|fetch_branch_cache:BRANCH_CACHE|b_tag1_addr[2][8]           ;
; 10:1               ; 61 bits   ; 366 LEs       ; 0 LEs                ; 366 LEs                ; Yes        ; |top_de0_cv|mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|fetch:FETCH|fetch_branch_predictor:BRANCH_PREDICTOR|fetch_branch_cache:BRANCH_CACHE|b_tag0_jump_addr[3][15]     ;
; 10:1               ; 61 bits   ; 366 LEs       ; 0 LEs                ; 366 LEs                ; Yes        ; |top_de0_cv|mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|fetch:FETCH|fetch_branch_predictor:BRANCH_PREDICTOR|fetch_branch_cache:BRANCH_CACHE|b_tag1_addr[3][0]           ;
; 10:1               ; 61 bits   ; 366 LEs       ; 0 LEs                ; 366 LEs                ; Yes        ; |top_de0_cv|mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|fetch:FETCH|fetch_branch_predictor:BRANCH_PREDICTOR|fetch_branch_cache:BRANCH_CACHE|b_tag0_predict[4][0]        ;
; 10:1               ; 61 bits   ; 366 LEs       ; 0 LEs                ; 366 LEs                ; Yes        ; |top_de0_cv|mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|fetch:FETCH|fetch_branch_predictor:BRANCH_PREDICTOR|fetch_branch_cache:BRANCH_CACHE|b_tag1_addr[4][26]          ;
; 10:1               ; 61 bits   ; 366 LEs       ; 0 LEs                ; 366 LEs                ; Yes        ; |top_de0_cv|mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|fetch:FETCH|fetch_branch_predictor:BRANCH_PREDICTOR|fetch_branch_cache:BRANCH_CACHE|b_tag0_addr[5][12]          ;
; 10:1               ; 61 bits   ; 366 LEs       ; 0 LEs                ; 366 LEs                ; Yes        ; |top_de0_cv|mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|fetch:FETCH|fetch_branch_predictor:BRANCH_PREDICTOR|fetch_branch_cache:BRANCH_CACHE|b_tag1_jump_addr[5][7]      ;
; 10:1               ; 61 bits   ; 366 LEs       ; 0 LEs                ; 366 LEs                ; Yes        ; |top_de0_cv|mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|fetch:FETCH|fetch_branch_predictor:BRANCH_PREDICTOR|fetch_branch_cache:BRANCH_CACHE|b_tag0_jump_addr[6][7]      ;
; 10:1               ; 61 bits   ; 366 LEs       ; 0 LEs                ; 366 LEs                ; Yes        ; |top_de0_cv|mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|fetch:FETCH|fetch_branch_predictor:BRANCH_PREDICTOR|fetch_branch_cache:BRANCH_CACHE|b_tag1_jump_addr[6][8]      ;
; 10:1               ; 61 bits   ; 366 LEs       ; 0 LEs                ; 366 LEs                ; Yes        ; |top_de0_cv|mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|fetch:FETCH|fetch_branch_predictor:BRANCH_PREDICTOR|fetch_branch_cache:BRANCH_CACHE|b_tag0_addr[7][21]          ;
; 10:1               ; 61 bits   ; 366 LEs       ; 0 LEs                ; 366 LEs                ; Yes        ; |top_de0_cv|mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|fetch:FETCH|fetch_branch_predictor:BRANCH_PREDICTOR|fetch_branch_cache:BRANCH_CACHE|b_tag1_addr[7][10]          ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |top_de0_cv|mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|fetch:FETCH|fetch_branch_predictor:BRANCH_PREDICTOR|fetch_branch_cache:BRANCH_CACHE|b_tag0_lru                  ;
; 8:1                ; 60 bits   ; 300 LEs       ; 300 LEs              ; 0 LEs                  ; No         ; |top_de0_cv|mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|fetch:FETCH|fetch_branch_predictor:BRANCH_PREDICTOR|fetch_branch_cache:BRANCH_CACHE|Mux28                       ;
; 3:1                ; 496 bits  ; 992 LEs       ; 0 LEs                ; 992 LEs                ; Yes        ; |top_de0_cv|mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|b_cache_write_data[76]                                                              ;
; 3:1                ; 37 bits   ; 74 LEs        ; 37 LEs               ; 37 LEs                 ; Yes        ; |top_de0_cv|mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|memory_pipe_arbiter:MEM_ARBITER|b_core2mem_data[0]                                                                                                    ;
; 3:1                ; 12 bits   ; 24 LEs        ; 0 LEs                ; 24 LEs                 ; Yes        ; |top_de0_cv|mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|memory_pipe_arbiter:MEM_ARBITER|b_core2mem_addr[7]                                                                                                    ;
; 3:1                ; 512 bits  ; 1024 LEs      ; 0 LEs                ; 1024 LEs               ; Yes        ; |top_de0_cv|mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|b_cache_result_data[390]                                                            ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |top_de0_cv|mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|b_req_state[0]                                                                      ;
; 4:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; Yes        ; |top_de0_cv|mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|memory_pipe_arbiter:MEM_ARBITER|b_core2mem_addr[5]                                                                                                    ;
; 4:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |top_de0_cv|mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|b_mem_result_data[8]                                                                ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |top_de0_cv|mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|b_req_state[1]                                                                      ;
; 4:1                ; 31 bits   ; 62 LEs        ; 0 LEs                ; 62 LEs                 ; Yes        ; |top_de0_cv|mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|b_mem_result_data[27]                                                               ;
; 7:1                ; 4 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |top_de0_cv|mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|b_get_state[1]                                                                      ;
; 4:1                ; 64 bits   ; 128 LEs       ; 128 LEs              ; 0 LEs                  ; No         ; |top_de0_cv|altera_primitive_ram_64bit_32768word:MAIN_RAM|altsyncram:altsyncram_component|altsyncram_2qm1:auto_generated|mux_ahb:mux2|l2_w15_n0_mux_dataout                                                         ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |top_de0_cv|mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|upload_way[1]                ;
; 3:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; No         ; |top_de0_cv|mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|memory_write_byte_enable[50] ;
; 3:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; No         ; |top_de0_cv|mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|memory_write_byte_enable[35] ;
; 3:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; No         ; |top_de0_cv|mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|memory_write_byte_enable[23] ;
; 3:1                ; 53 bits   ; 106 LEs       ; 106 LEs              ; 0 LEs                  ; No         ; |top_de0_cv|memory_if:MEMIF|memory_if_sync_fifo:REQ_FIFO|b_memory                                                                                                                                                   ;
; 3:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; No         ; |top_de0_cv|mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|memory_write_byte_enable[10] ;
; 16:1               ; 96 bits   ; 960 LEs       ; 960 LEs              ; 0 LEs                  ; No         ; |top_de0_cv|mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|Mux55                        ;
; 16:1               ; 88 bits   ; 880 LEs       ; 880 LEs              ; 0 LEs                  ; No         ; |top_de0_cv|mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|Mux165                       ;
; 6:1                ; 8 bits    ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; No         ; |top_de0_cv|mist32_mist32e_rs0:TARGET|oMEMORY_DATA[1]                                                                                                                                                               ;
; 7:1                ; 8 bits    ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; No         ; |top_de0_cv|mist32_mist32e_rs0:TARGET|oMEMORY_DATA[9]                                                                                                                                                               ;
; 6:1                ; 2 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; No         ; |top_de0_cv|iboot_rom_de0_cv:IBOOT_ROM|iboot_rom_asmi_reader:FLASH_CONTROLLOR|Selector2                                                                                                                             ;
; 8:1                ; 8 bits    ; 40 LEs        ; 40 LEs               ; 0 LEs                  ; No         ; |top_de0_cv|mist32_mist32e_rs0:TARGET|oMEMORY_DATA[16]                                                                                                                                                              ;
; 8:1                ; 8 bits    ; 40 LEs        ; 40 LEs               ; 0 LEs                  ; No         ; |top_de0_cv|mist32_mist32e_rs0:TARGET|oMEMORY_DATA[30]                                                                                                                                                              ;
; 6:1                ; 2 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; No         ; |top_de0_cv|iboot_rom_de0_cv:IBOOT_ROM|Selector0                                                                                                                                                                    ;
; 15:1               ; 7 bits    ; 70 LEs        ; 42 LEs               ; 28 LEs                 ; No         ; |top_de0_cv|mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|Selector0                                                                           ;
; 3:1                ; 12 bits   ; 24 LEs        ; 0 LEs                ; 24 LEs                 ; Yes        ; |top_de0_cv|sdram_controller:SDRAMC|refresh_counter[2]                                                                                                                                                              ;
; 3:1                ; 26 bits   ; 52 LEs        ; 52 LEs               ; 0 LEs                  ; Yes        ; |top_de0_cv|sdram_controller:SDRAMC|b_req_data[11]                                                                                                                                                                  ;
; 3:1                ; 7 bits    ; 14 LEs        ; 7 LEs                ; 7 LEs                  ; Yes        ; |top_de0_cv|mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|pipeline_control:PIPELINE_CTRL|pipeline_control_idt_read:IDT_READ|b_idt_read_counter[0]                         ;
; 3:1                ; 7 bits    ; 14 LEs        ; 7 LEs                ; 7 LEs                  ; Yes        ; |top_de0_cv|mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|pipeline_control:PIPELINE_CTRL|pipeline_control_idt_read:IDT_READ|b_idt_get_counter[3]                          ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |top_de0_cv|mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|pipeline_control:PIPELINE_CTRL|b_sysreg_set_fi0r[1]                                                             ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |top_de0_cv|mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|interrupt_control:IRQ_CTRL|b_irq_num[2]                                                                         ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |top_de0_cv|mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|interrupt_control:IRQ_CTRL|b_irq_fi0r[1]                                                                        ;
; 3:1                ; 11 bits   ; 22 LEs        ; 0 LEs                ; 22 LEs                 ; Yes        ; |top_de0_cv|sdram_controller:SDRAMC|wait_count[5]                                                                                                                                                                   ;
; 3:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; Yes        ; |top_de0_cv|vga_display_sdram:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control:VRAM_CTRL|b_data[6]                                                                                           ;
; 3:1                ; 64 bits   ; 128 LEs       ; 128 LEs              ; 0 LEs                  ; Yes        ; |top_de0_cv|mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|memory_pipe_arbiter:MEM_ARBITER|b_mem2core_inst_data[49]                                                                                              ;
; 3:1                ; 10 bits   ; 20 LEs        ; 0 LEs                ; 20 LEs                 ; Yes        ; |top_de0_cv|mmc_top:DEVICE_MMC|mmc_top_control_layer_512:MMC_DEVICE|mmc_cmd_control_layer_512:MMC_COMMAND_CONTROLLER|mmc_spi_transfer_layer:SPI_MASTER|b_clk_counter[9]                                             ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |top_de0_cv|mmc_top:DEVICE_MMC|mmc_top_control_layer_512:MMC_DEVICE|mmc_cmd_control_layer_512:MMC_COMMAND_CONTROLLER|mmc_spi_transfer_layer:SPI_MASTER|b_rxd_data[2]                                                ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |top_de0_cv|vga_display_sdram:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control_read_pixel:VRAM_READ|vga_async_fifo:VRAMREAD_FIFO1|b_wr_counter[0]                                            ;
; 3:1                ; 20 bits   ; 40 LEs        ; 0 LEs                ; 40 LEs                 ; Yes        ; |top_de0_cv|vga_display_sdram:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control_read_pixel:VRAM_READ|b_read_addr[16]                                                                          ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |top_de0_cv|vga_display_sdram:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control_read_pixel:VRAM_READ|b_timing_reset_counter[1]                                                                ;
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |top_de0_cv|sci_top:DEVICE_SCI|uart:UARTMOD|uart_transmitter:UART_TRANSMITTER|b_txd_counter[3]                                                                                                                      ;
; 3:1                ; 10 bits   ; 20 LEs        ; 0 LEs                ; 20 LEs                 ; Yes        ; |top_de0_cv|vga_display_sdram:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_sync_timing_640x480_60hz:DISPTIMING_640X480_60HZ|b_hs_counter[9]                                                           ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |top_de0_cv|sdram_controller:SDRAMC|tras_count[0]                                                                                                                                                                   ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |top_de0_cv|sdram_controller:SDRAMC|tras_count[1]                                                                                                                                                                   ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |top_de0_cv|sdram_controller:SDRAMC|trc_count[2]                                                                                                                                                                    ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |top_de0_cv|mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|pipeline_control:PIPELINE_CTRL|pipeline_control_idt_read:IDT_READ|b_idt_idt_data[1]                             ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |top_de0_cv|vga_display_sdram:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control_read_pixel:VRAM_READ|vga_async_fifo:VRAMREAD_FIFO1|b_rd_counter[3]                                            ;
; 3:1                ; 12 bits   ; 24 LEs        ; 0 LEs                ; 24 LEs                 ; Yes        ; |top_de0_cv|vga_display_sdram:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|b_disp_buff_b[3]                                                                                                               ;
; 4:1                ; 19 bits   ; 38 LEs        ; 38 LEs               ; 0 LEs                  ; Yes        ; |top_de0_cv|vga_display_sdram:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control:VRAM_CTRL|b_addr[14]                                                                                          ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |top_de0_cv|vga_display_sdram:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control_read_pixel:VRAM_READ|b_read_block_count[0]                                                                    ;
; 4:1                ; 10 bits   ; 20 LEs        ; 0 LEs                ; 20 LEs                 ; Yes        ; |top_de0_cv|vga_display_sdram:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_sync_timing_640x480_60hz:DISPTIMING_640X480_60HZ|b_vs_counter[9]                                                           ;
; 5:1                ; 32 bits   ; 96 LEs        ; 64 LEs               ; 32 LEs                 ; Yes        ; |top_de0_cv|mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|pipeline_control:PIPELINE_CTRL|b_sysreg_set_pcr[25]                                                             ;
; 5:1                ; 5 bits    ; 15 LEs        ; 15 LEs               ; 0 LEs                  ; Yes        ; |top_de0_cv|keyboard:DEVICE_KEYBOARD|b_data[3]                                                                                                                                                                      ;
; 5:1                ; 3 bits    ; 9 LEs         ; 9 LEs                ; 0 LEs                  ; Yes        ; |top_de0_cv|keyboard:DEVICE_KEYBOARD|b_data[5]                                                                                                                                                                      ;
; 5:1                ; 7 bits    ; 21 LEs        ; 14 LEs               ; 7 LEs                  ; Yes        ; |top_de0_cv|dev_interconnect:DEV_INTERCONNECT|b_ack_data[8]                                                                                                                                                         ;
; 5:1                ; 19 bits   ; 57 LEs        ; 0 LEs                ; 57 LEs                 ; Yes        ; |top_de0_cv|dev_interconnect:DEV_INTERCONNECT|b_ack_data[19]                                                                                                                                                        ;
; 5:1                ; 4 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; Yes        ; |top_de0_cv|dev_interconnect:DEV_INTERCONNECT|b_ack_data[11]                                                                                                                                                        ;
; 5:1                ; 23 bits   ; 69 LEs        ; 46 LEs               ; 23 LEs                 ; Yes        ; |top_de0_cv|mmc_top:DEVICE_MMC|mmc_top_control_layer_512:MMC_DEVICE|b_addr[28]                                                                                                                                      ;
; 5:1                ; 3 bits    ; 9 LEs         ; 3 LEs                ; 6 LEs                  ; Yes        ; |top_de0_cv|mmc_top:DEVICE_MMC|mmc_top_control_layer_512:MMC_DEVICE|mmc_cmd_control_layer_512:MMC_COMMAND_CONTROLLER|mmc_cmd_control_layer_cmd16:CMD_CMD16|b_main_count[0]                                          ;
; 5:1                ; 3 bits    ; 9 LEs         ; 3 LEs                ; 6 LEs                  ; Yes        ; |top_de0_cv|mmc_top:DEVICE_MMC|mmc_top_control_layer_512:MMC_DEVICE|mmc_cmd_control_layer_512:MMC_COMMAND_CONTROLLER|mmc_cmd_control_layer_cmd0:CMD_CMD0|b_main_count[1]                                            ;
; 5:1                ; 4 bits    ; 12 LEs        ; 4 LEs                ; 8 LEs                  ; Yes        ; |top_de0_cv|mmc_top:DEVICE_MMC|mmc_top_control_layer_512:MMC_DEVICE|mmc_cmd_control_layer_512:MMC_COMMAND_CONTROLLER|mmc_cmd_control_layer_initial:CMD_INIT|b_main_count[3]                                         ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; Yes        ; |top_de0_cv|sci_top:DEVICE_SCI|uart:UARTMOD|uart_receiver:UART_RECEIVER|b_rxd_buffer[1]                                                                                                                             ;
; 18:1               ; 3 bits    ; 36 LEs        ; 6 LEs                ; 30 LEs                 ; Yes        ; |top_de0_cv|keyboard:DEVICE_KEYBOARD|keyboard_ps2_receiver:PS2_IF_KEYBOARD|bState[3]                                                                                                                                ;
; 7:1                ; 2 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |top_de0_cv|sci_top:DEVICE_SCI|b_ack_buffer_data[7]                                                                                                                                                                 ;
; 7:1                ; 2 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |top_de0_cv|sci_top:DEVICE_SCI|b_ack_buffer_data[0]                                                                                                                                                                 ;
; 7:1                ; 4 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |top_de0_cv|sci_top:DEVICE_SCI|b_ack_buffer_data[4]                                                                                                                                                                 ;
; 7:1                ; 3 bits    ; 12 LEs        ; 3 LEs                ; 9 LEs                  ; Yes        ; |top_de0_cv|mmc_top:DEVICE_MMC|mmc_top_control_layer_512:MMC_DEVICE|mmc_cmd_control_layer_512:MMC_COMMAND_CONTROLLER|mmc_cmd_control_layer_cmd1:CMD_CMD1|b_main_count[2]                                            ;
; 7:1                ; 4 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |top_de0_cv|sdram_controller:SDRAMC|loop[3]                                                                                                                                                                         ;
; 7:1                ; 19 bits   ; 76 LEs        ; 19 LEs               ; 57 LEs                 ; Yes        ; |top_de0_cv|vga_display_sdram:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_command_controller:CMD_CONTROLLER|vram_addr[0]                                                                             ;
; 7:1                ; 9 bits    ; 36 LEs        ; 0 LEs                ; 36 LEs                 ; Yes        ; |top_de0_cv|mmc_top:DEVICE_MMC|mmc_top_control_layer_512:MMC_DEVICE|mmc_cmd_control_layer_512:MMC_COMMAND_CONTROLLER|mmc_cmd_control_layer_cmd17:CMD_CMD17|b_receive_counter[1]                                     ;
; 11:1               ; 10 bits   ; 70 LEs        ; 0 LEs                ; 70 LEs                 ; Yes        ; |top_de0_cv|mmc_top:DEVICE_MMC|mmc_top_control_layer_512:MMC_DEVICE|mmc_cmd_control_layer_512:MMC_COMMAND_CONTROLLER|mmc_cmd_control_layer_cmd17:CMD_CMD17|b_main_count[5]                                          ;
; 10:1               ; 9 bits    ; 54 LEs        ; 0 LEs                ; 54 LEs                 ; Yes        ; |top_de0_cv|mmc_top:DEVICE_MMC|mmc_top_control_layer_512:MMC_DEVICE|mmc_cmd_control_layer_512:MMC_COMMAND_CONTROLLER|mmc_cmd_control_layer_cmd24:CMD_CMD24|b_main_count[4]                                          ;
; 15:1               ; 2 bits    ; 20 LEs        ; 18 LEs               ; 2 LEs                  ; Yes        ; |top_de0_cv|sdram_controller:SDRAMC|wait_count[2]                                                                                                                                                                   ;
; 28:1               ; 4 bits    ; 72 LEs        ; 68 LEs               ; 4 LEs                  ; Yes        ; |top_de0_cv|mmc_top:DEVICE_MMC|mmc_top_control_layer_512:MMC_DEVICE|mmc_cmd_control_layer_512:MMC_COMMAND_CONTROLLER|mmc_spi_transfer_layer:SPI_MASTER|b_txd_data[2]                                                ;
; 3:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |top_de0_cv|sdram_controller:SDRAMC|wait_state                                                                                                                                                                      ;
; 3:1                ; 11 bits   ; 22 LEs        ; 22 LEs               ; 0 LEs                  ; No         ; |top_de0_cv|sdram_controller:SDRAMC|sdram_sync_fifo:IN_FIFO|b_memory                                                                                                                                                ;
; 3:1                ; 12 bits   ; 24 LEs        ; 24 LEs               ; 0 LEs                  ; No         ; |top_de0_cv|sdram_controller:SDRAMC|sdram_sync_fifo:OUT_FIFO|b_memory                                                                                                                                               ;
; 3:1                ; 7 bits    ; 14 LEs        ; 14 LEs               ; 0 LEs                  ; No         ; |top_de0_cv|mmc_top:DEVICE_MMC|mmc_top_control_layer_512:MMC_DEVICE|mmc_cmd_control_layer_512:MMC_COMMAND_CONTROLLER|b_main_current_state                                                                           ;
; 3:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |top_de0_cv|sdram_controller:SDRAMC|top_state                                                                                                                                                                       ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |top_de0_cv|vga_display_sdram:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_command_controller:CMD_CONTROLLER|main_state                                                                               ;
; 5:1                ; 2 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |top_de0_cv|sdram_controller:SDRAMC|Selector29                                                                                                                                                                      ;
; 17:1               ; 10 bits   ; 110 LEs       ; 60 LEs               ; 50 LEs                 ; No         ; |top_de0_cv|sdram_controller:SDRAMC|oSDRAM_ADDR[9]                                                                                                                                                                  ;
; 5:1                ; 3 bits    ; 9 LEs         ; 6 LEs                ; 3 LEs                  ; No         ; |top_de0_cv|mmc_top:DEVICE_MMC|Selector27                                                                                                                                                                           ;
; 7:1                ; 7 bits    ; 28 LEs        ; 28 LEs               ; 0 LEs                  ; No         ; |top_de0_cv|mmc_top:DEVICE_MMC|mmc_top_control_layer_512:MMC_DEVICE|mmc_cmd_control_layer_512:MMC_COMMAND_CONTROLLER|b_main_state                                                                                   ;
; 6:1                ; 3 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; No         ; |top_de0_cv|sci_top:DEVICE_SCI|uart:UARTMOD|uart_transmitter:UART_TRANSMITTER|Selector2                                                                                                                             ;
; 7:1                ; 4 bits    ; 16 LEs        ; 12 LEs               ; 4 LEs                  ; No         ; |top_de0_cv|mmc_top:DEVICE_MMC|mmc_top_control_layer_512:MMC_DEVICE|mmc_cmd_control_layer_512:MMC_COMMAND_CONTROLLER|mmc_cmd_control_layer_initial:CMD_INIT|Selector1                                               ;
; 7:1                ; 4 bits    ; 16 LEs        ; 12 LEs               ; 4 LEs                  ; No         ; |top_de0_cv|mmc_top:DEVICE_MMC|mmc_top_control_layer_512:MMC_DEVICE|mmc_cmd_control_layer_512:MMC_COMMAND_CONTROLLER|mmc_cmd_control_layer_cmd17:CMD_CMD17|Selector22                                               ;
; 9:1                ; 3 bits    ; 18 LEs        ; 9 LEs                ; 9 LEs                  ; No         ; |top_de0_cv|mmc_top:DEVICE_MMC|mmc_top_control_layer_512:MMC_DEVICE|mmc_cmd_control_layer_512:MMC_COMMAND_CONTROLLER|mmc_cmd_control_layer_cmd16:CMD_CMD16|Selector0                                                ;
; 9:1                ; 2 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; No         ; |top_de0_cv|mmc_top:DEVICE_MMC|mmc_top_control_layer_512:MMC_DEVICE|mmc_cmd_control_layer_512:MMC_COMMAND_CONTROLLER|mmc_cmd_control_layer_cmd16:CMD_CMD16|Selector2                                                ;
; 9:1                ; 2 bits    ; 12 LEs        ; 4 LEs                ; 8 LEs                  ; No         ; |top_de0_cv|mmc_top:DEVICE_MMC|mmc_top_control_layer_512:MMC_DEVICE|mmc_cmd_control_layer_512:MMC_COMMAND_CONTROLLER|mmc_cmd_control_layer_cmd1:CMD_CMD1|Selector0                                                  ;
; 9:1                ; 3 bits    ; 18 LEs        ; 9 LEs                ; 9 LEs                  ; No         ; |top_de0_cv|mmc_top:DEVICE_MMC|mmc_top_control_layer_512:MMC_DEVICE|mmc_cmd_control_layer_512:MMC_COMMAND_CONTROLLER|mmc_cmd_control_layer_cmd0:CMD_CMD0|Selector3                                                  ;
; 9:1                ; 2 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; No         ; |top_de0_cv|mmc_top:DEVICE_MMC|mmc_top_control_layer_512:MMC_DEVICE|mmc_cmd_control_layer_512:MMC_COMMAND_CONTROLLER|mmc_cmd_control_layer_cmd0:CMD_CMD0|Selector4                                                  ;
; 10:1               ; 2 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; No         ; |top_de0_cv|mmc_top:DEVICE_MMC|mmc_top_control_layer_512:MMC_DEVICE|mmc_cmd_control_layer_512:MMC_COMMAND_CONTROLLER|mmc_cmd_control_layer_cmd1:CMD_CMD1|Selector2                                                  ;
; 13:1               ; 4 bits    ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; No         ; |top_de0_cv|mmc_top:DEVICE_MMC|mmc_top_control_layer_512:MMC_DEVICE|mmc_cmd_control_layer_512:MMC_COMMAND_CONTROLLER|mmc_cmd_control_layer_cmd17:CMD_CMD17|Selector9                                                ;
; 13:1               ; 3 bits    ; 24 LEs        ; 9 LEs                ; 15 LEs                 ; No         ; |top_de0_cv|mmc_top:DEVICE_MMC|mmc_top_control_layer_512:MMC_DEVICE|mmc_cmd_control_layer_512:MMC_COMMAND_CONTROLLER|mmc_cmd_control_layer_cmd24:CMD_CMD24|Selector8                                                ;
; 15:1               ; 2 bits    ; 20 LEs        ; 6 LEs                ; 14 LEs                 ; No         ; |top_de0_cv|mmc_top:DEVICE_MMC|mmc_top_control_layer_512:MMC_DEVICE|mmc_cmd_control_layer_512:MMC_COMMAND_CONTROLLER|mmc_cmd_control_layer_cmd24:CMD_CMD24|Selector4                                                ;
; 3:1                ; 64 bits   ; 128 LEs       ; 0 LEs                ; 128 LEs                ; Yes        ; |top_de0_cv|mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|execute_forwarding_register:FORWARDING_REGISTER|b_fwdng_frcr[59]                                ;
; 3:1                ; 38 bits   ; 76 LEs        ; 0 LEs                ; 76 LEs                 ; Yes        ; |top_de0_cv|mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|execute_forwarding_register:FORWARDING_REGISTER|b_ex_history_destination[4]                     ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |top_de0_cv|sci_top:DEVICE_SCI|uart:UARTMOD|uart_transmitter:UART_TRANSMITTER|b_if_data[3]                                                                                                                          ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |top_de0_cv|dev_interconnect:DEV_INTERCONNECT|b_req_local_addr[2]                                                                                                                                                   ;
; 3:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; Yes        ; |top_de0_cv|mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|allocate:ALLOCATE|allocate_system_register:PSR|b_data[6]                                                        ;
; 3:1                ; 136 bits  ; 272 LEs       ; 0 LEs                ; 272 LEs                ; Yes        ; |top_de0_cv|mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|allocate:ALLOCATE|b_source1_sysreg                                                                              ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; Yes        ; |top_de0_cv|mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|execute_forwarding_register:FORWARDING_REGISTER|b_fwdng_spr[4]                                  ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |top_de0_cv|mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|decode:DECODE|b_cc_afe[1]                                                                                       ;
; 4:1                ; 6 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; Yes        ; |top_de0_cv|mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|decode:DECODE|b_adv_data[2]                                                                                     ;
; 6:1                ; 3 bits    ; 12 LEs        ; 9 LEs                ; 3 LEs                  ; Yes        ; |top_de0_cv|dev_interconnect:DEV_INTERCONNECT|b_req_local_addr[8]                                                                                                                                                   ;
; 6:1                ; 21 bits   ; 84 LEs        ; 42 LEs               ; 42 LEs                 ; Yes        ; |top_de0_cv|dev_interconnect:DEV_INTERCONNECT|b_req_local_addr[14]                                                                                                                                                  ;
; 15:1               ; 13 bits   ; 130 LEs       ; 26 LEs               ; 104 LEs                ; Yes        ; |top_de0_cv|mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|decode:DECODE|b_source1[31]                                                                                     ;
; 17:1               ; 3 bits    ; 33 LEs        ; 12 LEs               ; 21 LEs                 ; Yes        ; |top_de0_cv|mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|decode:DECODE|b_source1[13]                                                                                     ;
; 46:1               ; 3 bits    ; 90 LEs        ; 51 LEs               ; 39 LEs                 ; Yes        ; |top_de0_cv|mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|allocate:ALLOCATE|b_source0[2]                                                                                  ;
; 47:1               ; 3 bits    ; 93 LEs        ; 51 LEs               ; 42 LEs                 ; Yes        ; |top_de0_cv|mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|allocate:ALLOCATE|b_source1[1]                                                                                  ;
; 28:1               ; 27 bits   ; 486 LEs       ; 270 LEs              ; 216 LEs                ; Yes        ; |top_de0_cv|mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|allocate:ALLOCATE|b_source0[13]                                                                                 ;
; 28:1               ; 2 bits    ; 36 LEs        ; 32 LEs               ; 4 LEs                  ; Yes        ; |top_de0_cv|mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|allocate:ALLOCATE|b_source0[3]                                                                                  ;
; 29:1               ; 27 bits   ; 513 LEs       ; 270 LEs              ; 243 LEs                ; Yes        ; |top_de0_cv|mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|allocate:ALLOCATE|b_source1[13]                                                                                 ;
; 29:1               ; 2 bits    ; 38 LEs        ; 32 LEs               ; 6 LEs                  ; Yes        ; |top_de0_cv|mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|allocate:ALLOCATE|b_source1[3]                                                                                  ;
; 29:1               ; 4 bits    ; 76 LEs        ; 24 LEs               ; 52 LEs                 ; Yes        ; |top_de0_cv|mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|decode:DECODE|b_source1[7]                                                                                      ;
; 9:1                ; 64 bits   ; 384 LEs       ; 384 LEs              ; 0 LEs                  ; No         ; |top_de0_cv|mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|fetch:FETCH|fetch_branch_predictor:BRANCH_PREDICTOR|fetch_branch_cache:BRANCH_CACHE|b_tag1_jump_addr            ;
; 9:1                ; 32 bits   ; 192 LEs       ; 192 LEs              ; 0 LEs                  ; No         ; |top_de0_cv|mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|execute_forwarding:FORWARDING_RS0|func_forwarding_rewrite                                       ;
; 11:1               ; 32 bits   ; 224 LEs       ; 192 LEs              ; 32 LEs                 ; No         ; |top_de0_cv|mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|execute_forwarding:FORWARDING_RS1|oNEXT_SOURCE_DATA[2]                                          ;
; 14:1               ; 2 bits    ; 18 LEs        ; 10 LEs               ; 8 LEs                  ; No         ; |top_de0_cv|mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|decode:DECODE|b_source1                                                                                         ;
; 3:1                ; 43 bits   ; 86 LEs        ; 0 LEs                ; 86 LEs                 ; Yes        ; |top_de0_cv|mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|fetch:FETCH|b_pc_out[29]                                                                                        ;
; 6:1                ; 30 bits   ; 120 LEs       ; 60 LEs               ; 60 LEs                 ; Yes        ; |top_de0_cv|mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|fetch:FETCH|b_fetch_addr[15]                                                                                    ;
; 6:1                ; 30 bits   ; 120 LEs       ; 60 LEs               ; 60 LEs                 ; Yes        ; |top_de0_cv|mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|fetch:FETCH|b_get_addr[10]                                                                                      ;
; 6:1                ; 4 bits    ; 16 LEs        ; 4 LEs                ; 12 LEs                 ; Yes        ; |top_de0_cv|mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|b_get_state[0]                                                                      ;
; 17:1               ; 32 bits   ; 352 LEs       ; 320 LEs              ; 32 LEs                 ; Yes        ; |top_de0_cv|mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|fetch:FETCH|fetch_branch_predictor:BRANCH_PREDICTOR|b_branch_cache_addr[13]                                     ;
; 69:1               ; 21 bits   ; 966 LEs       ; 882 LEs              ; 84 LEs                 ; Yes        ; |top_de0_cv|mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|fetch:FETCH|b_next_inst[0]                                                                                      ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |top_de0_cv|mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|fetch:FETCH|state                                                                                               ;
; 8:1                ; 4 bits    ; 20 LEs        ; 20 LEs               ; 0 LEs                  ; No         ; |top_de0_cv|mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|fetch:FETCH|fetch_branch_predictor:BRANCH_PREDICTOR|fetch_branch_cache:BRANCH_CACHE|Mux62                       ;
; 8:1                ; 62 bits   ; 310 LEs       ; 310 LEs              ; 0 LEs                  ; No         ; |top_de0_cv|mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|fetch:FETCH|fetch_branch_predictor:BRANCH_PREDICTOR|fetch_branch_cache:BRANCH_CACHE|Mux194                      ;
; 16:1               ; 88 bits   ; 880 LEs       ; 880 LEs              ; 0 LEs                  ; No         ; |top_de0_cv|mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|l1_inst_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|Mux16                        ;
; 16:1               ; 96 bits   ; 960 LEs       ; 960 LEs              ; 0 LEs                  ; No         ; |top_de0_cv|mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|l1_inst_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|Mux185                       ;
; 8:1                ; 4 bits    ; 20 LEs        ; 12 LEs               ; 8 LEs                  ; No         ; |top_de0_cv|mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|Selector3                                                                           ;
; 67:1               ; 10 bits   ; 440 LEs       ; 440 LEs              ; 0 LEs                  ; No         ; |top_de0_cv|mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|oNEXT_0_INST[26]                                                                    ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for iboot_rom_de0_cv:IBOOT_ROM|iboot_rom_asmi_reader:FLASH_CONTROLLOR|iboot_rom_showahead_async_fifo:REQUEST_QUEUE ;
+-------------------+-------+------+----------------------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                                 ;
+-------------------+-------+------+----------------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; b_rd_counter[0]                                                                                    ;
; PRESERVE_REGISTER ; on    ; -    ; b_wr_counter[3]                                                                                    ;
; PRESERVE_REGISTER ; on    ; -    ; b_wr_counter[2]                                                                                    ;
; PRESERVE_REGISTER ; on    ; -    ; b_wr_counter[1]                                                                                    ;
; PRESERVE_REGISTER ; on    ; -    ; b_wr_counter[0]                                                                                    ;
; PRESERVE_REGISTER ; on    ; -    ; b_rd_counter[3]                                                                                    ;
; PRESERVE_REGISTER ; on    ; -    ; b_rd_counter[2]                                                                                    ;
; PRESERVE_REGISTER ; on    ; -    ; b_rd_counter[1]                                                                                    ;
+-------------------+-------+------+----------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for iboot_rom_de0_cv:IBOOT_ROM|iboot_rom_asmi_reader:FLASH_CONTROLLOR|iboot_rom_showahead_async_fifo:REQUEST_QUEUE|iboot_rom_showahead_async_fifo_double_flipflop:D_FIFO_READ ;
+-------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                                                                                            ;
+-------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; b_data1[0]                                                                                                                                                    ;
; PRESERVE_REGISTER ; on    ; -    ; b_data0[3]                                                                                                                                                    ;
; PRESERVE_REGISTER ; on    ; -    ; b_data0[2]                                                                                                                                                    ;
; PRESERVE_REGISTER ; on    ; -    ; b_data0[1]                                                                                                                                                    ;
; PRESERVE_REGISTER ; on    ; -    ; b_data0[0]                                                                                                                                                    ;
; PRESERVE_REGISTER ; on    ; -    ; b_data1[3]                                                                                                                                                    ;
; PRESERVE_REGISTER ; on    ; -    ; b_data1[2]                                                                                                                                                    ;
; PRESERVE_REGISTER ; on    ; -    ; b_data1[1]                                                                                                                                                    ;
+-------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for iboot_rom_de0_cv:IBOOT_ROM|iboot_rom_asmi_reader:FLASH_CONTROLLOR|iboot_rom_showahead_async_fifo:REQUEST_QUEUE|iboot_rom_showahead_async_fifo_double_flipflop:D_FIFO_WRITE ;
+-------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                                                                                             ;
+-------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; b_data1[0]                                                                                                                                                     ;
; PRESERVE_REGISTER ; on    ; -    ; b_data0[3]                                                                                                                                                     ;
; PRESERVE_REGISTER ; on    ; -    ; b_data0[2]                                                                                                                                                     ;
; PRESERVE_REGISTER ; on    ; -    ; b_data0[1]                                                                                                                                                     ;
; PRESERVE_REGISTER ; on    ; -    ; b_data0[0]                                                                                                                                                     ;
; PRESERVE_REGISTER ; on    ; -    ; b_data1[3]                                                                                                                                                     ;
; PRESERVE_REGISTER ; on    ; -    ; b_data1[2]                                                                                                                                                     ;
; PRESERVE_REGISTER ; on    ; -    ; b_data1[1]                                                                                                                                                     ;
+-------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for iboot_rom_de0_cv:IBOOT_ROM|iboot_rom_asmi_reader:FLASH_CONTROLLOR|iboot_rom_showahead_async_fifo:OUTPUT_QUEUE ;
+-------------------+-------+------+---------------------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                                ;
+-------------------+-------+------+---------------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; b_rd_counter[0]                                                                                   ;
; PRESERVE_REGISTER ; on    ; -    ; b_wr_counter[3]                                                                                   ;
; PRESERVE_REGISTER ; on    ; -    ; b_wr_counter[2]                                                                                   ;
; PRESERVE_REGISTER ; on    ; -    ; b_wr_counter[1]                                                                                   ;
; PRESERVE_REGISTER ; on    ; -    ; b_wr_counter[0]                                                                                   ;
; PRESERVE_REGISTER ; on    ; -    ; b_rd_counter[3]                                                                                   ;
; PRESERVE_REGISTER ; on    ; -    ; b_rd_counter[2]                                                                                   ;
; PRESERVE_REGISTER ; on    ; -    ; b_rd_counter[1]                                                                                   ;
+-------------------+-------+------+---------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for iboot_rom_de0_cv:IBOOT_ROM|iboot_rom_asmi_reader:FLASH_CONTROLLOR|iboot_rom_showahead_async_fifo:OUTPUT_QUEUE|iboot_rom_showahead_async_fifo_double_flipflop:D_FIFO_READ ;
+-------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                                                                                           ;
+-------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; b_data1[0]                                                                                                                                                   ;
; PRESERVE_REGISTER ; on    ; -    ; b_data0[3]                                                                                                                                                   ;
; PRESERVE_REGISTER ; on    ; -    ; b_data0[2]                                                                                                                                                   ;
; PRESERVE_REGISTER ; on    ; -    ; b_data0[1]                                                                                                                                                   ;
; PRESERVE_REGISTER ; on    ; -    ; b_data0[0]                                                                                                                                                   ;
; PRESERVE_REGISTER ; on    ; -    ; b_data1[3]                                                                                                                                                   ;
; PRESERVE_REGISTER ; on    ; -    ; b_data1[2]                                                                                                                                                   ;
; PRESERVE_REGISTER ; on    ; -    ; b_data1[1]                                                                                                                                                   ;
+-------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for iboot_rom_de0_cv:IBOOT_ROM|iboot_rom_asmi_reader:FLASH_CONTROLLOR|iboot_rom_showahead_async_fifo:OUTPUT_QUEUE|iboot_rom_showahead_async_fifo_double_flipflop:D_FIFO_WRITE ;
+-------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                                                                                            ;
+-------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; b_data1[0]                                                                                                                                                    ;
; PRESERVE_REGISTER ; on    ; -    ; b_data0[3]                                                                                                                                                    ;
; PRESERVE_REGISTER ; on    ; -    ; b_data0[2]                                                                                                                                                    ;
; PRESERVE_REGISTER ; on    ; -    ; b_data0[1]                                                                                                                                                    ;
; PRESERVE_REGISTER ; on    ; -    ; b_data0[0]                                                                                                                                                    ;
; PRESERVE_REGISTER ; on    ; -    ; b_data1[3]                                                                                                                                                    ;
; PRESERVE_REGISTER ; on    ; -    ; b_data1[2]                                                                                                                                                    ;
; PRESERVE_REGISTER ; on    ; -    ; b_data1[1]                                                                                                                                                    ;
+-------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|pipeline_control:PIPELINE_CTRL ;
+-------------------+-------+------+------------------------------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                                         ;
+-------------------+-------+------+------------------------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; b_event_hold                                                                                               ;
; PRESERVE_REGISTER ; on    ; -    ; b_event_start                                                                                              ;
; PRESERVE_REGISTER ; on    ; -    ; b_event_irq_front2back                                                                                     ;
; PRESERVE_REGISTER ; on    ; -    ; b_event_irq_back2front                                                                                     ;
; PRESERVE_REGISTER ; on    ; -    ; b_event_end                                                                                                ;
; MAX_FANOUT        ; 250   ; -    ; b_event_hold                                                                                               ;
; MAX_FANOUT        ; 250   ; -    ; b_event_start                                                                                              ;
; MAX_FANOUT        ; 250   ; -    ; b_event_end                                                                                                ;
; MAX_FANOUT        ; 250   ; -    ; b_event_irq_front2back                                                                                     ;
; MAX_FANOUT        ; 250   ; -    ; b_event_irq_back2front                                                                                     ;
+-------------------+-------+------+------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|l1_inst_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|altera_primitive_dualram_512bit_16word:MEMORY_BLOCK0|altsyncram:altsyncram_component|altsyncram_ji02:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                                                                                                      ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                                                                                                       ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|l1_inst_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|altera_primitive_dualram_512bit_16word:MEMORY_BLOCK1|altsyncram:altsyncram_component|altsyncram_ji02:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                                                                                                      ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                                                                                                       ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|l1_inst_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|altera_primitive_dualram_512bit_16word:MEMORY_BLOCK2|altsyncram:altsyncram_component|altsyncram_ji02:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                                                                                                      ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                                                                                                       ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|l1_inst_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|altera_primitive_dualram_512bit_16word:MEMORY_BLOCK3|altsyncram:altsyncram_component|altsyncram_ji02:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                                                                                                      ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                                                                                                       ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|instruction_buffer:LOOPBUFFER|altera_primitive_sync_fifo_showahead_97in_97out_32depth:INST_BUFFER|scfifo:scfifo_component|scfifo_2ia1:auto_generated|a_dpfifo_l9a1:dpfifo|altsyncram_hhn1:FIFOram ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                                                                                                 ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                                                                                                  ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|altera_primitive_dualram_512bit_16word:MEMORY_BLOCK0|altsyncram:altsyncram_component|altsyncram_ji02:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                                                                                                      ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                                                                                                       ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|altera_primitive_dualram_512bit_16word:MEMORY_BLOCK1|altsyncram:altsyncram_component|altsyncram_ji02:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                                                                                                      ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                                                                                                       ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|altera_primitive_dualram_512bit_16word:MEMORY_BLOCK2|altsyncram:altsyncram_component|altsyncram_ji02:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                                                                                                      ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                                                                                                       ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|altera_primitive_dualram_512bit_16word:MEMORY_BLOCK3|altsyncram:altsyncram_component|altsyncram_ji02:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                                                                                                      ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                                                                                                       ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sci_top:DEVICE_SCI|uart:UARTMOD|uart_transmitter:UART_TRANSMITTER|uart_double_flipflop:DOUBLE_FLIPFLOP ;
+-------------------+-------+------+--------------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                         ;
+-------------------+-------+------+--------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; b_data1[0]                                                                                 ;
; PRESERVE_REGISTER ; on    ; -    ; b_data0[0]                                                                                 ;
+-------------------+-------+------+--------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sci_top:DEVICE_SCI|uart:UARTMOD|uart_receiver:UART_RECEIVER|uart_double_flipflop:RXD_DOUBLE_FLIPFLOP ;
+-------------------+-------+------+------------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                       ;
+-------------------+-------+------+------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; b_data1[0]                                                                               ;
; PRESERVE_REGISTER ; on    ; -    ; b_data0[0]                                                                               ;
+-------------------+-------+------+------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sci_top:DEVICE_SCI|uart:UARTMOD|uart_receiver:UART_RECEIVER|uart_double_flipflop:DOUBLE_FLIPFLOP ;
+-------------------+-------+------+--------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                   ;
+-------------------+-------+------+--------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; b_data1[0]                                                                           ;
; PRESERVE_REGISTER ; on    ; -    ; b_data0[1]                                                                           ;
; PRESERVE_REGISTER ; on    ; -    ; b_data0[0]                                                                           ;
; PRESERVE_REGISTER ; on    ; -    ; b_data1[1]                                                                           ;
+-------------------+-------+------+--------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for vga_display_sdram:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control_read_pixel:VRAM_READ|vga_async_fifo:VRAMREAD_FIFO1 ;
+-------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                                                               ;
+-------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; b_rd_counter[0]                                                                                                                  ;
; PRESERVE_REGISTER ; on    ; -    ; b_wr_counter[7]                                                                                                                  ;
; PRESERVE_REGISTER ; on    ; -    ; b_wr_counter[6]                                                                                                                  ;
; PRESERVE_REGISTER ; on    ; -    ; b_wr_counter[5]                                                                                                                  ;
; PRESERVE_REGISTER ; on    ; -    ; b_wr_counter[4]                                                                                                                  ;
; PRESERVE_REGISTER ; on    ; -    ; b_wr_counter[3]                                                                                                                  ;
; PRESERVE_REGISTER ; on    ; -    ; b_wr_counter[2]                                                                                                                  ;
; PRESERVE_REGISTER ; on    ; -    ; b_wr_counter[1]                                                                                                                  ;
; PRESERVE_REGISTER ; on    ; -    ; b_wr_counter[0]                                                                                                                  ;
; PRESERVE_REGISTER ; on    ; -    ; b_rd_counter[7]                                                                                                                  ;
; PRESERVE_REGISTER ; on    ; -    ; b_rd_counter[6]                                                                                                                  ;
; PRESERVE_REGISTER ; on    ; -    ; b_rd_counter[5]                                                                                                                  ;
; PRESERVE_REGISTER ; on    ; -    ; b_rd_counter[4]                                                                                                                  ;
; PRESERVE_REGISTER ; on    ; -    ; b_rd_counter[3]                                                                                                                  ;
; PRESERVE_REGISTER ; on    ; -    ; b_rd_counter[2]                                                                                                                  ;
; PRESERVE_REGISTER ; on    ; -    ; b_rd_counter[1]                                                                                                                  ;
+-------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for vga_display_sdram:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control_read_pixel:VRAM_READ|vga_async_fifo:VRAMREAD_FIFO1|vga_async_fifo_double_flipflop:SYNTH_RESET_READ ;
+-------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                                                                                                               ;
+-------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; b_data1[0]                                                                                                                                                                       ;
; PRESERVE_REGISTER ; on    ; -    ; b_data0[0]                                                                                                                                                                       ;
+-------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for vga_display_sdram:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control_read_pixel:VRAM_READ|vga_async_fifo:VRAMREAD_FIFO1|vga_async_fifo_double_flipflop:SYNTH_RESET_WRITE ;
+-------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                                                                                                                ;
+-------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; b_data1[0]                                                                                                                                                                        ;
; PRESERVE_REGISTER ; on    ; -    ; b_data0[0]                                                                                                                                                                        ;
+-------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for vga_display_sdram:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control_read_pixel:VRAM_READ|vga_async_fifo:VRAMREAD_FIFO1|vga_async_fifo_double_flipflop:D_FIFO_READ ;
+-------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                                                                                                          ;
+-------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; b_data1[0]                                                                                                                                                                  ;
; PRESERVE_REGISTER ; on    ; -    ; b_data0[7]                                                                                                                                                                  ;
; PRESERVE_REGISTER ; on    ; -    ; b_data0[6]                                                                                                                                                                  ;
; PRESERVE_REGISTER ; on    ; -    ; b_data0[5]                                                                                                                                                                  ;
; PRESERVE_REGISTER ; on    ; -    ; b_data0[4]                                                                                                                                                                  ;
; PRESERVE_REGISTER ; on    ; -    ; b_data0[3]                                                                                                                                                                  ;
; PRESERVE_REGISTER ; on    ; -    ; b_data0[2]                                                                                                                                                                  ;
; PRESERVE_REGISTER ; on    ; -    ; b_data0[1]                                                                                                                                                                  ;
; PRESERVE_REGISTER ; on    ; -    ; b_data0[0]                                                                                                                                                                  ;
; PRESERVE_REGISTER ; on    ; -    ; b_data1[7]                                                                                                                                                                  ;
; PRESERVE_REGISTER ; on    ; -    ; b_data1[6]                                                                                                                                                                  ;
; PRESERVE_REGISTER ; on    ; -    ; b_data1[5]                                                                                                                                                                  ;
; PRESERVE_REGISTER ; on    ; -    ; b_data1[4]                                                                                                                                                                  ;
; PRESERVE_REGISTER ; on    ; -    ; b_data1[3]                                                                                                                                                                  ;
; PRESERVE_REGISTER ; on    ; -    ; b_data1[2]                                                                                                                                                                  ;
; PRESERVE_REGISTER ; on    ; -    ; b_data1[1]                                                                                                                                                                  ;
+-------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for vga_display_sdram:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control_read_pixel:VRAM_READ|vga_async_fifo:VRAMREAD_FIFO1|vga_async_fifo_double_flipflop:D_FIFO_WRITE ;
+-------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                                                                                                           ;
+-------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; b_data1[0]                                                                                                                                                                   ;
; PRESERVE_REGISTER ; on    ; -    ; b_data0[7]                                                                                                                                                                   ;
; PRESERVE_REGISTER ; on    ; -    ; b_data0[6]                                                                                                                                                                   ;
; PRESERVE_REGISTER ; on    ; -    ; b_data0[5]                                                                                                                                                                   ;
; PRESERVE_REGISTER ; on    ; -    ; b_data0[4]                                                                                                                                                                   ;
; PRESERVE_REGISTER ; on    ; -    ; b_data0[3]                                                                                                                                                                   ;
; PRESERVE_REGISTER ; on    ; -    ; b_data0[2]                                                                                                                                                                   ;
; PRESERVE_REGISTER ; on    ; -    ; b_data0[1]                                                                                                                                                                   ;
; PRESERVE_REGISTER ; on    ; -    ; b_data0[0]                                                                                                                                                                   ;
; PRESERVE_REGISTER ; on    ; -    ; b_data1[7]                                                                                                                                                                   ;
; PRESERVE_REGISTER ; on    ; -    ; b_data1[6]                                                                                                                                                                   ;
; PRESERVE_REGISTER ; on    ; -    ; b_data1[5]                                                                                                                                                                   ;
; PRESERVE_REGISTER ; on    ; -    ; b_data1[4]                                                                                                                                                                   ;
; PRESERVE_REGISTER ; on    ; -    ; b_data1[3]                                                                                                                                                                   ;
; PRESERVE_REGISTER ; on    ; -    ; b_data1[2]                                                                                                                                                                   ;
; PRESERVE_REGISTER ; on    ; -    ; b_data1[1]                                                                                                                                                                   ;
+-------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for altera_primitive_ram_64bit_32768word:MAIN_RAM|altsyncram:altsyncram_component|altsyncram_2qm1:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                    ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                     ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sdram_controller:SDRAMC|sdram_sync_fifo:OUT_FIFO|altsyncram:b_memory_rtl_0|altsyncram_b2k1:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                 ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                  ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sdram_controller:SDRAMC|sdram_sync_fifo:IN_FIFO|altsyncram:b_memory_rtl_0|altsyncram_p2k1:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                 ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for memory_if:MEMIF|memory_if_sync_fifo:GET_FIFO|altsyncram:b_memory_rtl_0|altsyncram_q2k1:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                             ;
+---------------------------------+--------------------+------+----------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                              ;
+---------------------------------+--------------------+------+----------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for memory_if:MEMIF|memory_if_sync_fifo:REQ_FIFO|altsyncram:b_memory_rtl_0|altsyncram_lvj1:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                             ;
+---------------------------------+--------------------+------+----------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                              ;
+---------------------------------+--------------------+------+----------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for vga_display_sdram:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control_write_pixel:VRAM_WRITE|vga_sync_fifo:VRAMWRITE_FIFO|altsyncram:b_memory_rtl_0|altsyncram_v2k1:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                              ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                               ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sci_top:DEVICE_SCI|uart:UARTMOD|uart_sync_fifo:RX_FIFO|altsyncram:b_memory_rtl_0|altsyncram_mvj1:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                       ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                        ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sci_top:DEVICE_SCI|uart:UARTMOD|uart_sync_fifo:TX_FIFO|altsyncram:b_memory_rtl_0|altsyncram_mvj1:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                       ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                        ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for keyboard:DEVICE_KEYBOARD|keyboard_sync_fifo:KEYBOARD_DATA_FIFO|altsyncram:b_memory_rtl_0|altsyncram_jvj1:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                               ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|allocate:ALLOCATE|allocate_general_register:GRF|altsyncram:b_ram0_rtl_0|altsyncram_6ji1:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                      ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                       ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|allocate:ALLOCATE|allocate_general_register:GRF|altsyncram:b_ram1_rtl_0|altsyncram_6ji1:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                      ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                       ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: global_clock:GLOBAL_CLOCK|system_pll:VGA_PLL|system_pll_0002:system_pll_inst|altera_pll:altera_pll_i ;
+--------------------------------------+------------------------+-----------------------------------------------------------------------------------+
; Parameter Name                       ; Value                  ; Type                                                                              ;
+--------------------------------------+------------------------+-----------------------------------------------------------------------------------+
; reference_clock_frequency            ; 50.0 MHz               ; String                                                                            ;
; fractional_vco_multiplier            ; false                  ; String                                                                            ;
; pll_type                             ; General                ; String                                                                            ;
; pll_subtype                          ; General                ; String                                                                            ;
; number_of_clocks                     ; 4                      ; Signed Integer                                                                    ;
; operation_mode                       ; direct                 ; String                                                                            ;
; deserialization_factor               ; 4                      ; Signed Integer                                                                    ;
; data_rate                            ; 0                      ; Signed Integer                                                                    ;
; sim_additional_refclk_cycles_to_lock ; 0                      ; Signed Integer                                                                    ;
; output_clock_frequency0              ; 75.000000 MHz          ; String                                                                            ;
; phase_shift0                         ; 0 ps                   ; String                                                                            ;
; duty_cycle0                          ; 50                     ; Signed Integer                                                                    ;
; output_clock_frequency1              ; 49.038461 MHz          ; String                                                                            ;
; phase_shift1                         ; 0 ps                   ; String                                                                            ;
; duty_cycle1                          ; 50                     ; Signed Integer                                                                    ;
; output_clock_frequency2              ; 25.000000 MHz          ; String                                                                            ;
; phase_shift2                         ; 0 ps                   ; String                                                                            ;
; duty_cycle2                          ; 50                     ; Signed Integer                                                                    ;
; output_clock_frequency3              ; 19.921875 MHz          ; String                                                                            ;
; phase_shift3                         ; 0 ps                   ; String                                                                            ;
; duty_cycle3                          ; 50                     ; Signed Integer                                                                    ;
; output_clock_frequency4              ; 0 MHz                  ; String                                                                            ;
; phase_shift4                         ; 0 ps                   ; String                                                                            ;
; duty_cycle4                          ; 50                     ; Signed Integer                                                                    ;
; output_clock_frequency5              ; 0 MHz                  ; String                                                                            ;
; phase_shift5                         ; 0 ps                   ; String                                                                            ;
; duty_cycle5                          ; 50                     ; Signed Integer                                                                    ;
; output_clock_frequency6              ; 0 MHz                  ; String                                                                            ;
; phase_shift6                         ; 0 ps                   ; String                                                                            ;
; duty_cycle6                          ; 50                     ; Signed Integer                                                                    ;
; output_clock_frequency7              ; 0 MHz                  ; String                                                                            ;
; phase_shift7                         ; 0 ps                   ; String                                                                            ;
; duty_cycle7                          ; 50                     ; Signed Integer                                                                    ;
; output_clock_frequency8              ; 0 MHz                  ; String                                                                            ;
; phase_shift8                         ; 0 ps                   ; String                                                                            ;
; duty_cycle8                          ; 50                     ; Signed Integer                                                                    ;
; output_clock_frequency9              ; 0 MHz                  ; String                                                                            ;
; phase_shift9                         ; 0 ps                   ; String                                                                            ;
; duty_cycle9                          ; 50                     ; Signed Integer                                                                    ;
; output_clock_frequency10             ; 0 MHz                  ; String                                                                            ;
; phase_shift10                        ; 0 ps                   ; String                                                                            ;
; duty_cycle10                         ; 50                     ; Signed Integer                                                                    ;
; output_clock_frequency11             ; 0 MHz                  ; String                                                                            ;
; phase_shift11                        ; 0 ps                   ; String                                                                            ;
; duty_cycle11                         ; 50                     ; Signed Integer                                                                    ;
; output_clock_frequency12             ; 0 MHz                  ; String                                                                            ;
; phase_shift12                        ; 0 ps                   ; String                                                                            ;
; duty_cycle12                         ; 50                     ; Signed Integer                                                                    ;
; output_clock_frequency13             ; 0 MHz                  ; String                                                                            ;
; phase_shift13                        ; 0 ps                   ; String                                                                            ;
; duty_cycle13                         ; 50                     ; Signed Integer                                                                    ;
; output_clock_frequency14             ; 0 MHz                  ; String                                                                            ;
; phase_shift14                        ; 0 ps                   ; String                                                                            ;
; duty_cycle14                         ; 50                     ; Signed Integer                                                                    ;
; output_clock_frequency15             ; 0 MHz                  ; String                                                                            ;
; phase_shift15                        ; 0 ps                   ; String                                                                            ;
; duty_cycle15                         ; 50                     ; Signed Integer                                                                    ;
; output_clock_frequency16             ; 0 MHz                  ; String                                                                            ;
; phase_shift16                        ; 0 ps                   ; String                                                                            ;
; duty_cycle16                         ; 50                     ; Signed Integer                                                                    ;
; output_clock_frequency17             ; 0 MHz                  ; String                                                                            ;
; phase_shift17                        ; 0 ps                   ; String                                                                            ;
; duty_cycle17                         ; 50                     ; Signed Integer                                                                    ;
; clock_name_0                         ;                        ; String                                                                            ;
; clock_name_1                         ;                        ; String                                                                            ;
; clock_name_2                         ;                        ; String                                                                            ;
; clock_name_3                         ;                        ; String                                                                            ;
; clock_name_4                         ;                        ; String                                                                            ;
; clock_name_5                         ;                        ; String                                                                            ;
; clock_name_6                         ;                        ; String                                                                            ;
; clock_name_7                         ;                        ; String                                                                            ;
; clock_name_8                         ;                        ; String                                                                            ;
; clock_name_global_0                  ; false                  ; String                                                                            ;
; clock_name_global_1                  ; false                  ; String                                                                            ;
; clock_name_global_2                  ; false                  ; String                                                                            ;
; clock_name_global_3                  ; false                  ; String                                                                            ;
; clock_name_global_4                  ; false                  ; String                                                                            ;
; clock_name_global_5                  ; false                  ; String                                                                            ;
; clock_name_global_6                  ; false                  ; String                                                                            ;
; clock_name_global_7                  ; false                  ; String                                                                            ;
; clock_name_global_8                  ; false                  ; String                                                                            ;
; m_cnt_hi_div                         ; 1                      ; Signed Integer                                                                    ;
; m_cnt_lo_div                         ; 1                      ; Signed Integer                                                                    ;
; m_cnt_bypass_en                      ; false                  ; String                                                                            ;
; m_cnt_odd_div_duty_en                ; false                  ; String                                                                            ;
; n_cnt_hi_div                         ; 1                      ; Signed Integer                                                                    ;
; n_cnt_lo_div                         ; 1                      ; Signed Integer                                                                    ;
; n_cnt_bypass_en                      ; false                  ; String                                                                            ;
; n_cnt_odd_div_duty_en                ; false                  ; String                                                                            ;
; c_cnt_hi_div0                        ; 1                      ; Signed Integer                                                                    ;
; c_cnt_lo_div0                        ; 1                      ; Signed Integer                                                                    ;
; c_cnt_bypass_en0                     ; false                  ; String                                                                            ;
; c_cnt_in_src0                        ; ph_mux_clk             ; String                                                                            ;
; c_cnt_odd_div_duty_en0               ; false                  ; String                                                                            ;
; c_cnt_prst0                          ; 1                      ; Signed Integer                                                                    ;
; c_cnt_ph_mux_prst0                   ; 0                      ; Signed Integer                                                                    ;
; c_cnt_hi_div1                        ; 1                      ; Signed Integer                                                                    ;
; c_cnt_lo_div1                        ; 1                      ; Signed Integer                                                                    ;
; c_cnt_bypass_en1                     ; false                  ; String                                                                            ;
; c_cnt_in_src1                        ; ph_mux_clk             ; String                                                                            ;
; c_cnt_odd_div_duty_en1               ; false                  ; String                                                                            ;
; c_cnt_prst1                          ; 1                      ; Signed Integer                                                                    ;
; c_cnt_ph_mux_prst1                   ; 0                      ; Signed Integer                                                                    ;
; c_cnt_hi_div2                        ; 1                      ; Signed Integer                                                                    ;
; c_cnt_lo_div2                        ; 1                      ; Signed Integer                                                                    ;
; c_cnt_bypass_en2                     ; false                  ; String                                                                            ;
; c_cnt_in_src2                        ; ph_mux_clk             ; String                                                                            ;
; c_cnt_odd_div_duty_en2               ; false                  ; String                                                                            ;
; c_cnt_prst2                          ; 1                      ; Signed Integer                                                                    ;
; c_cnt_ph_mux_prst2                   ; 0                      ; Signed Integer                                                                    ;
; c_cnt_hi_div3                        ; 1                      ; Signed Integer                                                                    ;
; c_cnt_lo_div3                        ; 1                      ; Signed Integer                                                                    ;
; c_cnt_bypass_en3                     ; false                  ; String                                                                            ;
; c_cnt_in_src3                        ; ph_mux_clk             ; String                                                                            ;
; c_cnt_odd_div_duty_en3               ; false                  ; String                                                                            ;
; c_cnt_prst3                          ; 1                      ; Signed Integer                                                                    ;
; c_cnt_ph_mux_prst3                   ; 0                      ; Signed Integer                                                                    ;
; c_cnt_hi_div4                        ; 1                      ; Signed Integer                                                                    ;
; c_cnt_lo_div4                        ; 1                      ; Signed Integer                                                                    ;
; c_cnt_bypass_en4                     ; false                  ; String                                                                            ;
; c_cnt_in_src4                        ; ph_mux_clk             ; String                                                                            ;
; c_cnt_odd_div_duty_en4               ; false                  ; String                                                                            ;
; c_cnt_prst4                          ; 1                      ; Signed Integer                                                                    ;
; c_cnt_ph_mux_prst4                   ; 0                      ; Signed Integer                                                                    ;
; c_cnt_hi_div5                        ; 1                      ; Signed Integer                                                                    ;
; c_cnt_lo_div5                        ; 1                      ; Signed Integer                                                                    ;
; c_cnt_bypass_en5                     ; false                  ; String                                                                            ;
; c_cnt_in_src5                        ; ph_mux_clk             ; String                                                                            ;
; c_cnt_odd_div_duty_en5               ; false                  ; String                                                                            ;
; c_cnt_prst5                          ; 1                      ; Signed Integer                                                                    ;
; c_cnt_ph_mux_prst5                   ; 0                      ; Signed Integer                                                                    ;
; c_cnt_hi_div6                        ; 1                      ; Signed Integer                                                                    ;
; c_cnt_lo_div6                        ; 1                      ; Signed Integer                                                                    ;
; c_cnt_bypass_en6                     ; false                  ; String                                                                            ;
; c_cnt_in_src6                        ; ph_mux_clk             ; String                                                                            ;
; c_cnt_odd_div_duty_en6               ; false                  ; String                                                                            ;
; c_cnt_prst6                          ; 1                      ; Signed Integer                                                                    ;
; c_cnt_ph_mux_prst6                   ; 0                      ; Signed Integer                                                                    ;
; c_cnt_hi_div7                        ; 1                      ; Signed Integer                                                                    ;
; c_cnt_lo_div7                        ; 1                      ; Signed Integer                                                                    ;
; c_cnt_bypass_en7                     ; false                  ; String                                                                            ;
; c_cnt_in_src7                        ; ph_mux_clk             ; String                                                                            ;
; c_cnt_odd_div_duty_en7               ; false                  ; String                                                                            ;
; c_cnt_prst7                          ; 1                      ; Signed Integer                                                                    ;
; c_cnt_ph_mux_prst7                   ; 0                      ; Signed Integer                                                                    ;
; c_cnt_hi_div8                        ; 1                      ; Signed Integer                                                                    ;
; c_cnt_lo_div8                        ; 1                      ; Signed Integer                                                                    ;
; c_cnt_bypass_en8                     ; false                  ; String                                                                            ;
; c_cnt_in_src8                        ; ph_mux_clk             ; String                                                                            ;
; c_cnt_odd_div_duty_en8               ; false                  ; String                                                                            ;
; c_cnt_prst8                          ; 1                      ; Signed Integer                                                                    ;
; c_cnt_ph_mux_prst8                   ; 0                      ; Signed Integer                                                                    ;
; c_cnt_hi_div9                        ; 1                      ; Signed Integer                                                                    ;
; c_cnt_lo_div9                        ; 1                      ; Signed Integer                                                                    ;
; c_cnt_bypass_en9                     ; false                  ; String                                                                            ;
; c_cnt_in_src9                        ; ph_mux_clk             ; String                                                                            ;
; c_cnt_odd_div_duty_en9               ; false                  ; String                                                                            ;
; c_cnt_prst9                          ; 1                      ; Signed Integer                                                                    ;
; c_cnt_ph_mux_prst9                   ; 0                      ; Signed Integer                                                                    ;
; c_cnt_hi_div10                       ; 1                      ; Signed Integer                                                                    ;
; c_cnt_lo_div10                       ; 1                      ; Signed Integer                                                                    ;
; c_cnt_bypass_en10                    ; false                  ; String                                                                            ;
; c_cnt_in_src10                       ; ph_mux_clk             ; String                                                                            ;
; c_cnt_odd_div_duty_en10              ; false                  ; String                                                                            ;
; c_cnt_prst10                         ; 1                      ; Signed Integer                                                                    ;
; c_cnt_ph_mux_prst10                  ; 0                      ; Signed Integer                                                                    ;
; c_cnt_hi_div11                       ; 1                      ; Signed Integer                                                                    ;
; c_cnt_lo_div11                       ; 1                      ; Signed Integer                                                                    ;
; c_cnt_bypass_en11                    ; false                  ; String                                                                            ;
; c_cnt_in_src11                       ; ph_mux_clk             ; String                                                                            ;
; c_cnt_odd_div_duty_en11              ; false                  ; String                                                                            ;
; c_cnt_prst11                         ; 1                      ; Signed Integer                                                                    ;
; c_cnt_ph_mux_prst11                  ; 0                      ; Signed Integer                                                                    ;
; c_cnt_hi_div12                       ; 1                      ; Signed Integer                                                                    ;
; c_cnt_lo_div12                       ; 1                      ; Signed Integer                                                                    ;
; c_cnt_bypass_en12                    ; false                  ; String                                                                            ;
; c_cnt_in_src12                       ; ph_mux_clk             ; String                                                                            ;
; c_cnt_odd_div_duty_en12              ; false                  ; String                                                                            ;
; c_cnt_prst12                         ; 1                      ; Signed Integer                                                                    ;
; c_cnt_ph_mux_prst12                  ; 0                      ; Signed Integer                                                                    ;
; c_cnt_hi_div13                       ; 1                      ; Signed Integer                                                                    ;
; c_cnt_lo_div13                       ; 1                      ; Signed Integer                                                                    ;
; c_cnt_bypass_en13                    ; false                  ; String                                                                            ;
; c_cnt_in_src13                       ; ph_mux_clk             ; String                                                                            ;
; c_cnt_odd_div_duty_en13              ; false                  ; String                                                                            ;
; c_cnt_prst13                         ; 1                      ; Signed Integer                                                                    ;
; c_cnt_ph_mux_prst13                  ; 0                      ; Signed Integer                                                                    ;
; c_cnt_hi_div14                       ; 1                      ; Signed Integer                                                                    ;
; c_cnt_lo_div14                       ; 1                      ; Signed Integer                                                                    ;
; c_cnt_bypass_en14                    ; false                  ; String                                                                            ;
; c_cnt_in_src14                       ; ph_mux_clk             ; String                                                                            ;
; c_cnt_odd_div_duty_en14              ; false                  ; String                                                                            ;
; c_cnt_prst14                         ; 1                      ; Signed Integer                                                                    ;
; c_cnt_ph_mux_prst14                  ; 0                      ; Signed Integer                                                                    ;
; c_cnt_hi_div15                       ; 1                      ; Signed Integer                                                                    ;
; c_cnt_lo_div15                       ; 1                      ; Signed Integer                                                                    ;
; c_cnt_bypass_en15                    ; false                  ; String                                                                            ;
; c_cnt_in_src15                       ; ph_mux_clk             ; String                                                                            ;
; c_cnt_odd_div_duty_en15              ; false                  ; String                                                                            ;
; c_cnt_prst15                         ; 1                      ; Signed Integer                                                                    ;
; c_cnt_ph_mux_prst15                  ; 0                      ; Signed Integer                                                                    ;
; c_cnt_hi_div16                       ; 1                      ; Signed Integer                                                                    ;
; c_cnt_lo_div16                       ; 1                      ; Signed Integer                                                                    ;
; c_cnt_bypass_en16                    ; false                  ; String                                                                            ;
; c_cnt_in_src16                       ; ph_mux_clk             ; String                                                                            ;
; c_cnt_odd_div_duty_en16              ; false                  ; String                                                                            ;
; c_cnt_prst16                         ; 1                      ; Signed Integer                                                                    ;
; c_cnt_ph_mux_prst16                  ; 0                      ; Signed Integer                                                                    ;
; c_cnt_hi_div17                       ; 1                      ; Signed Integer                                                                    ;
; c_cnt_lo_div17                       ; 1                      ; Signed Integer                                                                    ;
; c_cnt_bypass_en17                    ; false                  ; String                                                                            ;
; c_cnt_in_src17                       ; ph_mux_clk             ; String                                                                            ;
; c_cnt_odd_div_duty_en17              ; false                  ; String                                                                            ;
; c_cnt_prst17                         ; 1                      ; Signed Integer                                                                    ;
; c_cnt_ph_mux_prst17                  ; 0                      ; Signed Integer                                                                    ;
; pll_vco_div                          ; 1                      ; Signed Integer                                                                    ;
; pll_slf_rst                          ; false                  ; String                                                                            ;
; pll_bw_sel                           ; low                    ; String                                                                            ;
; pll_output_clk_frequency             ; 0 MHz                  ; String                                                                            ;
; pll_cp_current                       ; 0                      ; Signed Integer                                                                    ;
; pll_bwctrl                           ; 0                      ; Signed Integer                                                                    ;
; pll_fractional_division              ; 1                      ; Signed Integer                                                                    ;
; pll_fractional_cout                  ; 24                     ; Signed Integer                                                                    ;
; pll_dsm_out_sel                      ; 1st_order              ; String                                                                            ;
; mimic_fbclk_type                     ; gclk                   ; String                                                                            ;
; pll_fbclk_mux_1                      ; glb                    ; String                                                                            ;
; pll_fbclk_mux_2                      ; fb_1                   ; String                                                                            ;
; pll_m_cnt_in_src                     ; ph_mux_clk             ; String                                                                            ;
; pll_vcoph_div                        ; 1                      ; Signed Integer                                                                    ;
; refclk1_frequency                    ; 0 MHz                  ; String                                                                            ;
; pll_clkin_0_src                      ; clk_0                  ; String                                                                            ;
; pll_clkin_1_src                      ; clk_0                  ; String                                                                            ;
; pll_clk_loss_sw_en                   ; false                  ; String                                                                            ;
; pll_auto_clk_sw_en                   ; false                  ; String                                                                            ;
; pll_manu_clk_sw_en                   ; false                  ; String                                                                            ;
; pll_clk_sw_dly                       ; 0                      ; Signed Integer                                                                    ;
; pll_extclk_0_cnt_src                 ; pll_extclk_cnt_src_vss ; String                                                                            ;
; pll_extclk_1_cnt_src                 ; pll_extclk_cnt_src_vss ; String                                                                            ;
+--------------------------------------+------------------------+-----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: iboot_rom_de0_cv:IBOOT_ROM|iboot_rom_asmi_reader:FLASH_CONTROLLOR ;
+----------------+-------+---------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------------+
; AN             ; 23    ; Signed Integer                                                                        ;
; DN             ; 8     ; Signed Integer                                                                        ;
; QUEUE          ; 8     ; Signed Integer                                                                        ;
; QUEUE_N        ; 3     ; Signed Integer                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: iboot_rom_de0_cv:IBOOT_ROM|iboot_rom_asmi_reader:FLASH_CONTROLLOR|iboot_rom_showahead_async_fifo:REQUEST_QUEUE ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                               ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
; N              ; 23    ; Signed Integer                                                                                                                     ;
; DEPTH          ; 8     ; Signed Integer                                                                                                                     ;
; D_N            ; 3     ; Signed Integer                                                                                                                     ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: iboot_rom_de0_cv:IBOOT_ROM|iboot_rom_asmi_reader:FLASH_CONTROLLOR|iboot_rom_showahead_async_fifo:REQUEST_QUEUE|iboot_rom_showahead_async_fifo_double_flipflop:D_FIFO_READ ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                          ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; N              ; 4     ; Signed Integer                                                                                                                                                                                ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: iboot_rom_de0_cv:IBOOT_ROM|iboot_rom_asmi_reader:FLASH_CONTROLLOR|iboot_rom_showahead_async_fifo:REQUEST_QUEUE|iboot_rom_showahead_async_fifo_double_flipflop:D_FIFO_WRITE ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                           ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; N              ; 4     ; Signed Integer                                                                                                                                                                                 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: iboot_rom_de0_cv:IBOOT_ROM|iboot_rom_asmi_reader:FLASH_CONTROLLOR|altera_asmi_rom:ASMI|altera_asmi_rom_asmi_parallel_0:asmi_parallel_0|a_graycounter:addbyte_cntr ;
+----------------+-------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value             ; Type                                                                                                                                                                      ;
+----------------+-------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PVALUE         ; 0                 ; Untyped                                                                                                                                                                   ;
; WIDTH          ; 3                 ; Signed Integer                                                                                                                                                            ;
; CBXI_PARAMETER ; a_graycounter_rng ; Untyped                                                                                                                                                                   ;
+----------------+-------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: iboot_rom_de0_cv:IBOOT_ROM|iboot_rom_asmi_reader:FLASH_CONTROLLOR|altera_asmi_rom:ASMI|altera_asmi_rom_asmi_parallel_0:asmi_parallel_0|a_graycounter:gen_cntr ;
+----------------+-------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value             ; Type                                                                                                                                                                  ;
+----------------+-------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PVALUE         ; 0                 ; Untyped                                                                                                                                                               ;
; WIDTH          ; 3                 ; Signed Integer                                                                                                                                                        ;
; CBXI_PARAMETER ; a_graycounter_rng ; Untyped                                                                                                                                                               ;
+----------------+-------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: iboot_rom_de0_cv:IBOOT_ROM|iboot_rom_asmi_reader:FLASH_CONTROLLOR|altera_asmi_rom:ASMI|altera_asmi_rom_asmi_parallel_0:asmi_parallel_0|a_graycounter:stage_cntr ;
+----------------+-------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value             ; Type                                                                                                                                                                    ;
+----------------+-------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PVALUE         ; 0                 ; Untyped                                                                                                                                                                 ;
; WIDTH          ; 2                 ; Signed Integer                                                                                                                                                          ;
; CBXI_PARAMETER ; a_graycounter_qng ; Untyped                                                                                                                                                                 ;
+----------------+-------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: iboot_rom_de0_cv:IBOOT_ROM|iboot_rom_asmi_reader:FLASH_CONTROLLOR|altera_asmi_rom:ASMI|altera_asmi_rom_asmi_parallel_0:asmi_parallel_0|lpm_counter:read_add_cntr ;
+------------------------+-------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value       ; Type                                                                                                                                                                   ;
+------------------------+-------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS      ; ON          ; AUTO_CARRY                                                                                                                                                             ;
; IGNORE_CARRY_BUFFERS   ; OFF         ; IGNORE_CARRY                                                                                                                                                           ;
; AUTO_CASCADE_CHAINS    ; ON          ; AUTO_CASCADE                                                                                                                                                           ;
; IGNORE_CASCADE_BUFFERS ; OFF         ; IGNORE_CASCADE                                                                                                                                                         ;
; LPM_WIDTH              ; 25          ; Signed Integer                                                                                                                                                         ;
; LPM_DIRECTION          ; UP          ; Untyped                                                                                                                                                                ;
; LPM_MODULUS            ; 0           ; Untyped                                                                                                                                                                ;
; LPM_AVALUE             ; UNUSED      ; Untyped                                                                                                                                                                ;
; LPM_SVALUE             ; UNUSED      ; Untyped                                                                                                                                                                ;
; LPM_PORT_UPDOWN        ; PORT_UNUSED ; Untyped                                                                                                                                                                ;
; DEVICE_FAMILY          ; Cyclone V   ; Untyped                                                                                                                                                                ;
; CARRY_CHAIN            ; MANUAL      ; Untyped                                                                                                                                                                ;
; CARRY_CHAIN_LENGTH     ; 48          ; CARRY_CHAIN_LENGTH                                                                                                                                                     ;
; NOT_GATE_PUSH_BACK     ; ON          ; NOT_GATE_PUSH_BACK                                                                                                                                                     ;
; CARRY_CNT_EN           ; SMART       ; Untyped                                                                                                                                                                ;
; LABWIDE_SCLR           ; ON          ; Untyped                                                                                                                                                                ;
; USE_NEW_VERSION        ; TRUE        ; Untyped                                                                                                                                                                ;
; CBXI_PARAMETER         ; cntr_u3k    ; Untyped                                                                                                                                                                ;
+------------------------+-------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: iboot_rom_de0_cv:IBOOT_ROM|iboot_rom_asmi_reader:FLASH_CONTROLLOR|iboot_rom_showahead_async_fifo:OUTPUT_QUEUE ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
; N              ; 8     ; Signed Integer                                                                                                                    ;
; DEPTH          ; 8     ; Signed Integer                                                                                                                    ;
; D_N            ; 3     ; Signed Integer                                                                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: iboot_rom_de0_cv:IBOOT_ROM|iboot_rom_asmi_reader:FLASH_CONTROLLOR|iboot_rom_showahead_async_fifo:OUTPUT_QUEUE|iboot_rom_showahead_async_fifo_double_flipflop:D_FIFO_READ ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                         ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; N              ; 4     ; Signed Integer                                                                                                                                                                               ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: iboot_rom_de0_cv:IBOOT_ROM|iboot_rom_asmi_reader:FLASH_CONTROLLOR|iboot_rom_showahead_async_fifo:OUTPUT_QUEUE|iboot_rom_showahead_async_fifo_double_flipflop:D_FIFO_WRITE ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                          ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; N              ; 4     ; Signed Integer                                                                                                                                                                                ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|l1_inst_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|altera_primitive_dualram_512bit_16word:MEMORY_BLOCK0|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                                                                                                                                                             ;
+------------------------------------+----------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                                                                                                                                                                          ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                                                                                                                                                                       ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                                                                                                                                                                     ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                                                                                                                                                                     ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                                                                                                                                                                   ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                                                                                                                                                                          ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                                                                                                                                                                                          ;
; WIDTH_A                            ; 512                  ; Signed Integer                                                                                                                                                                                                                                   ;
; WIDTHAD_A                          ; 4                    ; Signed Integer                                                                                                                                                                                                                                   ;
; NUMWORDS_A                         ; 16                   ; Signed Integer                                                                                                                                                                                                                                   ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                                                                                                                                                                          ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                                                                                                          ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                                                                                                          ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                                                                                                                                                                          ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                                                                                                                                                                          ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                                                                                                          ;
; WIDTH_B                            ; 512                  ; Signed Integer                                                                                                                                                                                                                                   ;
; WIDTHAD_B                          ; 4                    ; Signed Integer                                                                                                                                                                                                                                   ;
; NUMWORDS_B                         ; 16                   ; Signed Integer                                                                                                                                                                                                                                   ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                                                                                                                                                                          ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                                                                                                                                                                          ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                                                                                                                                                                          ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                                                                                                                                                                                          ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                                                                                                                                                                          ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                                                                                                                                                                          ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                                                                                                                                                                          ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                                                                                                                                          ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                                                                                                          ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                                                                                                          ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                                                                                                                                          ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                                                                                                          ;
; WIDTH_BYTEENA_A                    ; 64                   ; Signed Integer                                                                                                                                                                                                                                   ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                                                                                                                                                                          ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                                                                                                                                                                          ;
; BYTE_SIZE                          ; 8                    ; Signed Integer                                                                                                                                                                                                                                   ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                                                                                                                                                                          ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                                                                                                                                          ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                                                                                                                                          ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                                                                                                                                                                          ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                                                                                                                                                                          ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                                                                                                                                                                                          ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                                                                                                                                                                                                          ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS               ; Untyped                                                                                                                                                                                                                                          ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                                                                                                                                                                          ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS               ; Untyped                                                                                                                                                                                                                                          ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                                                                                                                          ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                                                                                                                          ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                                                                                                                                                                          ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                                                                                                                                                                          ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                                                                                                                                                                          ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                                                                                                                                                                                                          ;
; CBXI_PARAMETER                     ; altsyncram_ji02      ; Untyped                                                                                                                                                                                                                                          ;
+------------------------------------+----------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|l1_inst_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|altera_primitive_dualram_512bit_16word:MEMORY_BLOCK1|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                                                                                                                                                             ;
+------------------------------------+----------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                                                                                                                                                                          ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                                                                                                                                                                       ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                                                                                                                                                                     ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                                                                                                                                                                     ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                                                                                                                                                                   ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                                                                                                                                                                          ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                                                                                                                                                                                          ;
; WIDTH_A                            ; 512                  ; Signed Integer                                                                                                                                                                                                                                   ;
; WIDTHAD_A                          ; 4                    ; Signed Integer                                                                                                                                                                                                                                   ;
; NUMWORDS_A                         ; 16                   ; Signed Integer                                                                                                                                                                                                                                   ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                                                                                                                                                                          ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                                                                                                          ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                                                                                                          ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                                                                                                                                                                          ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                                                                                                                                                                          ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                                                                                                          ;
; WIDTH_B                            ; 512                  ; Signed Integer                                                                                                                                                                                                                                   ;
; WIDTHAD_B                          ; 4                    ; Signed Integer                                                                                                                                                                                                                                   ;
; NUMWORDS_B                         ; 16                   ; Signed Integer                                                                                                                                                                                                                                   ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                                                                                                                                                                          ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                                                                                                                                                                          ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                                                                                                                                                                          ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                                                                                                                                                                                          ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                                                                                                                                                                          ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                                                                                                                                                                          ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                                                                                                                                                                          ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                                                                                                                                          ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                                                                                                          ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                                                                                                          ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                                                                                                                                          ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                                                                                                          ;
; WIDTH_BYTEENA_A                    ; 64                   ; Signed Integer                                                                                                                                                                                                                                   ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                                                                                                                                                                          ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                                                                                                                                                                          ;
; BYTE_SIZE                          ; 8                    ; Signed Integer                                                                                                                                                                                                                                   ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                                                                                                                                                                          ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                                                                                                                                          ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                                                                                                                                          ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                                                                                                                                                                          ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                                                                                                                                                                          ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                                                                                                                                                                                          ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                                                                                                                                                                                                          ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS               ; Untyped                                                                                                                                                                                                                                          ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                                                                                                                                                                          ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS               ; Untyped                                                                                                                                                                                                                                          ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                                                                                                                          ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                                                                                                                          ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                                                                                                                                                                          ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                                                                                                                                                                          ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                                                                                                                                                                          ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                                                                                                                                                                                                          ;
; CBXI_PARAMETER                     ; altsyncram_ji02      ; Untyped                                                                                                                                                                                                                                          ;
+------------------------------------+----------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|l1_inst_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|altera_primitive_dualram_512bit_16word:MEMORY_BLOCK2|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                                                                                                                                                             ;
+------------------------------------+----------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                                                                                                                                                                          ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                                                                                                                                                                       ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                                                                                                                                                                     ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                                                                                                                                                                     ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                                                                                                                                                                   ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                                                                                                                                                                          ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                                                                                                                                                                                          ;
; WIDTH_A                            ; 512                  ; Signed Integer                                                                                                                                                                                                                                   ;
; WIDTHAD_A                          ; 4                    ; Signed Integer                                                                                                                                                                                                                                   ;
; NUMWORDS_A                         ; 16                   ; Signed Integer                                                                                                                                                                                                                                   ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                                                                                                                                                                          ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                                                                                                          ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                                                                                                          ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                                                                                                                                                                          ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                                                                                                                                                                          ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                                                                                                          ;
; WIDTH_B                            ; 512                  ; Signed Integer                                                                                                                                                                                                                                   ;
; WIDTHAD_B                          ; 4                    ; Signed Integer                                                                                                                                                                                                                                   ;
; NUMWORDS_B                         ; 16                   ; Signed Integer                                                                                                                                                                                                                                   ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                                                                                                                                                                          ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                                                                                                                                                                          ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                                                                                                                                                                          ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                                                                                                                                                                                          ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                                                                                                                                                                          ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                                                                                                                                                                          ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                                                                                                                                                                          ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                                                                                                                                          ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                                                                                                          ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                                                                                                          ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                                                                                                                                          ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                                                                                                          ;
; WIDTH_BYTEENA_A                    ; 64                   ; Signed Integer                                                                                                                                                                                                                                   ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                                                                                                                                                                          ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                                                                                                                                                                          ;
; BYTE_SIZE                          ; 8                    ; Signed Integer                                                                                                                                                                                                                                   ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                                                                                                                                                                          ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                                                                                                                                          ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                                                                                                                                          ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                                                                                                                                                                          ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                                                                                                                                                                          ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                                                                                                                                                                                          ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                                                                                                                                                                                                          ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS               ; Untyped                                                                                                                                                                                                                                          ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                                                                                                                                                                          ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS               ; Untyped                                                                                                                                                                                                                                          ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                                                                                                                          ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                                                                                                                          ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                                                                                                                                                                          ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                                                                                                                                                                          ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                                                                                                                                                                          ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                                                                                                                                                                                                          ;
; CBXI_PARAMETER                     ; altsyncram_ji02      ; Untyped                                                                                                                                                                                                                                          ;
+------------------------------------+----------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|l1_inst_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|altera_primitive_dualram_512bit_16word:MEMORY_BLOCK3|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                                                                                                                                                             ;
+------------------------------------+----------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                                                                                                                                                                          ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                                                                                                                                                                       ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                                                                                                                                                                     ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                                                                                                                                                                     ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                                                                                                                                                                   ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                                                                                                                                                                          ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                                                                                                                                                                                          ;
; WIDTH_A                            ; 512                  ; Signed Integer                                                                                                                                                                                                                                   ;
; WIDTHAD_A                          ; 4                    ; Signed Integer                                                                                                                                                                                                                                   ;
; NUMWORDS_A                         ; 16                   ; Signed Integer                                                                                                                                                                                                                                   ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                                                                                                                                                                          ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                                                                                                          ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                                                                                                          ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                                                                                                                                                                          ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                                                                                                                                                                          ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                                                                                                          ;
; WIDTH_B                            ; 512                  ; Signed Integer                                                                                                                                                                                                                                   ;
; WIDTHAD_B                          ; 4                    ; Signed Integer                                                                                                                                                                                                                                   ;
; NUMWORDS_B                         ; 16                   ; Signed Integer                                                                                                                                                                                                                                   ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                                                                                                                                                                          ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                                                                                                                                                                          ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                                                                                                                                                                          ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                                                                                                                                                                                          ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                                                                                                                                                                          ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                                                                                                                                                                          ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                                                                                                                                                                          ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                                                                                                                                          ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                                                                                                          ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                                                                                                          ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                                                                                                                                          ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                                                                                                          ;
; WIDTH_BYTEENA_A                    ; 64                   ; Signed Integer                                                                                                                                                                                                                                   ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                                                                                                                                                                          ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                                                                                                                                                                          ;
; BYTE_SIZE                          ; 8                    ; Signed Integer                                                                                                                                                                                                                                   ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                                                                                                                                                                          ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                                                                                                                                          ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                                                                                                                                          ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                                                                                                                                                                          ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                                                                                                                                                                          ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                                                                                                                                                                                          ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                                                                                                                                                                                                          ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS               ; Untyped                                                                                                                                                                                                                                          ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                                                                                                                                                                          ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS               ; Untyped                                                                                                                                                                                                                                          ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                                                                                                                          ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                                                                                                                          ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                                                                                                                                                                          ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                                                                                                                                                                          ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                                                                                                                                                                          ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                                                                                                                                                                                                          ;
; CBXI_PARAMETER                     ; altsyncram_ji02      ; Untyped                                                                                                                                                                                                                                          ;
+------------------------------------+----------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|fetch:FETCH|mist32e10fa_arbiter_matching_queue:INST_MATCHING_QUEUE ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                           ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; D              ; 16    ; Signed Integer                                                                                                                                                                 ;
; DN             ; 4     ; Signed Integer                                                                                                                                                                 ;
; FN             ; 1     ; Signed Integer                                                                                                                                                                 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|instruction_buffer:LOOPBUFFER|altera_primitive_sync_fifo_showahead_97in_97out_32depth:INST_BUFFER|scfifo:scfifo_component ;
+-------------------------+-------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value       ; Type                                                                                                                                                                                                                   ;
+-------------------------+-------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                                                                                                                                                                                             ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                                                                                                                                                                                                           ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                                                                                                                                                                                                           ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                                                                                                                                                                                                         ;
; lpm_width               ; 97          ; Signed Integer                                                                                                                                                                                                         ;
; LPM_NUMWORDS            ; 32          ; Signed Integer                                                                                                                                                                                                         ;
; LPM_WIDTHU              ; 5           ; Signed Integer                                                                                                                                                                                                         ;
; LPM_SHOWAHEAD           ; ON          ; Untyped                                                                                                                                                                                                                ;
; UNDERFLOW_CHECKING      ; OFF         ; Untyped                                                                                                                                                                                                                ;
; OVERFLOW_CHECKING       ; OFF         ; Untyped                                                                                                                                                                                                                ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF         ; Untyped                                                                                                                                                                                                                ;
; ADD_RAM_OUTPUT_REGISTER ; ON          ; Untyped                                                                                                                                                                                                                ;
; ALMOST_FULL_VALUE       ; 0           ; Untyped                                                                                                                                                                                                                ;
; ALMOST_EMPTY_VALUE      ; 0           ; Untyped                                                                                                                                                                                                                ;
; ENABLE_ECC              ; FALSE       ; Untyped                                                                                                                                                                                                                ;
; USE_EAB                 ; ON          ; Untyped                                                                                                                                                                                                                ;
; MAXIMIZE_SPEED          ; 5           ; Untyped                                                                                                                                                                                                                ;
; DEVICE_FAMILY           ; Cyclone V   ; Untyped                                                                                                                                                                                                                ;
; OPTIMIZE_FOR_SPEED      ; 5           ; Untyped                                                                                                                                                                                                                ;
; CBXI_PARAMETER          ; scfifo_2ia1 ; Untyped                                                                                                                                                                                                                ;
+-------------------------+-------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|allocate:ALLOCATE ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------+
; CORE_ID        ; 0     ; Signed Integer                                                                                                                ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|execute_logic:EXE_LOGIC ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; P_N            ; 32    ; Signed Integer                                                                                                                                      ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|execute_shift:EXE_SHIFT ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; P_N            ; 32    ; Signed Integer                                                                                                                                      ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|execute_adder:EXE_ADDER ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; P_N            ; 32    ; Signed Integer                                                                                                                                      ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|altera_primitive_dualram_512bit_16word:MEMORY_BLOCK0|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                                                                                                                                                             ;
+------------------------------------+----------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                                                                                                                                                                          ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                                                                                                                                                                       ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                                                                                                                                                                     ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                                                                                                                                                                     ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                                                                                                                                                                   ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                                                                                                                                                                          ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                                                                                                                                                                                          ;
; WIDTH_A                            ; 512                  ; Signed Integer                                                                                                                                                                                                                                   ;
; WIDTHAD_A                          ; 4                    ; Signed Integer                                                                                                                                                                                                                                   ;
; NUMWORDS_A                         ; 16                   ; Signed Integer                                                                                                                                                                                                                                   ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                                                                                                                                                                          ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                                                                                                          ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                                                                                                          ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                                                                                                                                                                          ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                                                                                                                                                                          ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                                                                                                          ;
; WIDTH_B                            ; 512                  ; Signed Integer                                                                                                                                                                                                                                   ;
; WIDTHAD_B                          ; 4                    ; Signed Integer                                                                                                                                                                                                                                   ;
; NUMWORDS_B                         ; 16                   ; Signed Integer                                                                                                                                                                                                                                   ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                                                                                                                                                                          ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                                                                                                                                                                          ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                                                                                                                                                                          ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                                                                                                                                                                                          ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                                                                                                                                                                          ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                                                                                                                                                                          ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                                                                                                                                                                          ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                                                                                                                                          ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                                                                                                          ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                                                                                                          ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                                                                                                                                          ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                                                                                                          ;
; WIDTH_BYTEENA_A                    ; 64                   ; Signed Integer                                                                                                                                                                                                                                   ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                                                                                                                                                                          ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                                                                                                                                                                          ;
; BYTE_SIZE                          ; 8                    ; Signed Integer                                                                                                                                                                                                                                   ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                                                                                                                                                                          ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                                                                                                                                          ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                                                                                                                                          ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                                                                                                                                                                          ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                                                                                                                                                                          ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                                                                                                                                                                                          ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                                                                                                                                                                                                          ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS               ; Untyped                                                                                                                                                                                                                                          ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                                                                                                                                                                          ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS               ; Untyped                                                                                                                                                                                                                                          ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                                                                                                                          ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                                                                                                                          ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                                                                                                                                                                          ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                                                                                                                                                                          ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                                                                                                                                                                          ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                                                                                                                                                                                                          ;
; CBXI_PARAMETER                     ; altsyncram_ji02      ; Untyped                                                                                                                                                                                                                                          ;
+------------------------------------+----------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|altera_primitive_dualram_512bit_16word:MEMORY_BLOCK1|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                                                                                                                                                             ;
+------------------------------------+----------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                                                                                                                                                                          ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                                                                                                                                                                       ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                                                                                                                                                                     ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                                                                                                                                                                     ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                                                                                                                                                                   ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                                                                                                                                                                          ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                                                                                                                                                                                          ;
; WIDTH_A                            ; 512                  ; Signed Integer                                                                                                                                                                                                                                   ;
; WIDTHAD_A                          ; 4                    ; Signed Integer                                                                                                                                                                                                                                   ;
; NUMWORDS_A                         ; 16                   ; Signed Integer                                                                                                                                                                                                                                   ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                                                                                                                                                                          ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                                                                                                          ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                                                                                                          ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                                                                                                                                                                          ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                                                                                                                                                                          ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                                                                                                          ;
; WIDTH_B                            ; 512                  ; Signed Integer                                                                                                                                                                                                                                   ;
; WIDTHAD_B                          ; 4                    ; Signed Integer                                                                                                                                                                                                                                   ;
; NUMWORDS_B                         ; 16                   ; Signed Integer                                                                                                                                                                                                                                   ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                                                                                                                                                                          ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                                                                                                                                                                          ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                                                                                                                                                                          ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                                                                                                                                                                                          ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                                                                                                                                                                          ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                                                                                                                                                                          ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                                                                                                                                                                          ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                                                                                                                                          ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                                                                                                          ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                                                                                                          ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                                                                                                                                          ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                                                                                                          ;
; WIDTH_BYTEENA_A                    ; 64                   ; Signed Integer                                                                                                                                                                                                                                   ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                                                                                                                                                                          ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                                                                                                                                                                          ;
; BYTE_SIZE                          ; 8                    ; Signed Integer                                                                                                                                                                                                                                   ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                                                                                                                                                                          ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                                                                                                                                          ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                                                                                                                                          ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                                                                                                                                                                          ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                                                                                                                                                                          ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                                                                                                                                                                                          ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                                                                                                                                                                                                          ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS               ; Untyped                                                                                                                                                                                                                                          ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                                                                                                                                                                          ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS               ; Untyped                                                                                                                                                                                                                                          ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                                                                                                                          ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                                                                                                                          ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                                                                                                                                                                          ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                                                                                                                                                                          ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                                                                                                                                                                          ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                                                                                                                                                                                                          ;
; CBXI_PARAMETER                     ; altsyncram_ji02      ; Untyped                                                                                                                                                                                                                                          ;
+------------------------------------+----------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|altera_primitive_dualram_512bit_16word:MEMORY_BLOCK2|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                                                                                                                                                             ;
+------------------------------------+----------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                                                                                                                                                                          ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                                                                                                                                                                       ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                                                                                                                                                                     ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                                                                                                                                                                     ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                                                                                                                                                                   ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                                                                                                                                                                          ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                                                                                                                                                                                          ;
; WIDTH_A                            ; 512                  ; Signed Integer                                                                                                                                                                                                                                   ;
; WIDTHAD_A                          ; 4                    ; Signed Integer                                                                                                                                                                                                                                   ;
; NUMWORDS_A                         ; 16                   ; Signed Integer                                                                                                                                                                                                                                   ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                                                                                                                                                                          ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                                                                                                          ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                                                                                                          ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                                                                                                                                                                          ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                                                                                                                                                                          ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                                                                                                          ;
; WIDTH_B                            ; 512                  ; Signed Integer                                                                                                                                                                                                                                   ;
; WIDTHAD_B                          ; 4                    ; Signed Integer                                                                                                                                                                                                                                   ;
; NUMWORDS_B                         ; 16                   ; Signed Integer                                                                                                                                                                                                                                   ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                                                                                                                                                                          ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                                                                                                                                                                          ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                                                                                                                                                                          ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                                                                                                                                                                                          ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                                                                                                                                                                          ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                                                                                                                                                                          ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                                                                                                                                                                          ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                                                                                                                                          ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                                                                                                          ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                                                                                                          ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                                                                                                                                          ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                                                                                                          ;
; WIDTH_BYTEENA_A                    ; 64                   ; Signed Integer                                                                                                                                                                                                                                   ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                                                                                                                                                                          ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                                                                                                                                                                          ;
; BYTE_SIZE                          ; 8                    ; Signed Integer                                                                                                                                                                                                                                   ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                                                                                                                                                                          ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                                                                                                                                          ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                                                                                                                                          ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                                                                                                                                                                          ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                                                                                                                                                                          ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                                                                                                                                                                                          ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                                                                                                                                                                                                          ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS               ; Untyped                                                                                                                                                                                                                                          ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                                                                                                                                                                          ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS               ; Untyped                                                                                                                                                                                                                                          ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                                                                                                                          ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                                                                                                                          ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                                                                                                                                                                          ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                                                                                                                                                                          ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                                                                                                                                                                          ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                                                                                                                                                                                                          ;
; CBXI_PARAMETER                     ; altsyncram_ji02      ; Untyped                                                                                                                                                                                                                                          ;
+------------------------------------+----------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|altera_primitive_dualram_512bit_16word:MEMORY_BLOCK3|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                                                                                                                                                             ;
+------------------------------------+----------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                                                                                                                                                                          ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                                                                                                                                                                       ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                                                                                                                                                                     ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                                                                                                                                                                     ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                                                                                                                                                                   ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                                                                                                                                                                          ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                                                                                                                                                                                          ;
; WIDTH_A                            ; 512                  ; Signed Integer                                                                                                                                                                                                                                   ;
; WIDTHAD_A                          ; 4                    ; Signed Integer                                                                                                                                                                                                                                   ;
; NUMWORDS_A                         ; 16                   ; Signed Integer                                                                                                                                                                                                                                   ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                                                                                                                                                                          ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                                                                                                          ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                                                                                                          ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                                                                                                                                                                          ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                                                                                                                                                                          ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                                                                                                          ;
; WIDTH_B                            ; 512                  ; Signed Integer                                                                                                                                                                                                                                   ;
; WIDTHAD_B                          ; 4                    ; Signed Integer                                                                                                                                                                                                                                   ;
; NUMWORDS_B                         ; 16                   ; Signed Integer                                                                                                                                                                                                                                   ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                                                                                                                                                                          ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                                                                                                                                                                          ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                                                                                                                                                                          ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                                                                                                                                                                                          ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                                                                                                                                                                          ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                                                                                                                                                                          ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                                                                                                                                                                          ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                                                                                                                                          ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                                                                                                          ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                                                                                                          ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                                                                                                                                          ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                                                                                                          ;
; WIDTH_BYTEENA_A                    ; 64                   ; Signed Integer                                                                                                                                                                                                                                   ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                                                                                                                                                                          ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                                                                                                                                                                          ;
; BYTE_SIZE                          ; 8                    ; Signed Integer                                                                                                                                                                                                                                   ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                                                                                                                                                                          ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                                                                                                                                          ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                                                                                                                                          ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                                                                                                                                                                          ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                                                                                                                                                                          ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                                                                                                                                                                                          ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                                                                                                                                                                                                          ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS               ; Untyped                                                                                                                                                                                                                                          ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                                                                                                                                                                          ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS               ; Untyped                                                                                                                                                                                                                                          ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                                                                                                                          ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                                                                                                                          ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                                                                                                                                                                          ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                                                                                                                                                                          ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                                                                                                                                                                          ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                                                                                                                                                                                                          ;
; CBXI_PARAMETER                     ; altsyncram_ji02      ; Untyped                                                                                                                                                                                                                                          ;
+------------------------------------+----------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|memory_pipe_arbiter:MEM_ARBITER|mist32e10fa_arbiter_matching_queue:MEM_MATCHING_QUEUE ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                        ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; D              ; 16    ; Signed Integer                                                                                                                                              ;
; DN             ; 4     ; Signed Integer                                                                                                                                              ;
; FN             ; 1     ; Signed Integer                                                                                                                                              ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: dev_interconnect:DEV_INTERCONNECT ;
+----------------------+----------------------------------+----------------------+
; Parameter Name       ; Value                            ; Type                 ;
+----------------------+----------------------------------+----------------------+
; PL_DEV0_INDEX        ; 00000000000000000000000000000000 ; Unsigned Binary      ;
; PL_DEV0_SIZE         ; 00000000000000000000000000001000 ; Unsigned Binary      ;
; PL_DEV1_INDEX        ; 00000000000000000000000100000000 ; Unsigned Binary      ;
; PL_DEV1_SIZE         ; 00000000000000000000000000001111 ; Unsigned Binary      ;
; PL_DEV2_INDEX        ; 00000000000000000000001100000000 ; Unsigned Binary      ;
; PL_DEV2_SIZE         ; 00000000000100101100010000000000 ; Unsigned Binary      ;
; PL_DEV3_INDEX        ; 00000000000100101100100000000000 ; Unsigned Binary      ;
; PL_DEV3_SIZE         ; 00000000000000000000001001000000 ; Unsigned Binary      ;
; PL_DEV4_INDEX        ; 00000000001000000000000000000000 ; Unsigned Binary      ;
; PL_DEV4_SIZE         ; 00000000000000000000000000000000 ; Unsigned Binary      ;
; PL_DEV5_INDEX        ; 00000000001000000000000000000000 ; Unsigned Binary      ;
; PL_DEV5_SIZE         ; 00000000000000000000000000000000 ; Unsigned Binary      ;
; PL_DEV6_INDEX        ; 00000000001000000000000000000000 ; Unsigned Binary      ;
; PL_DEV6_SIZE         ; 00000000000000000000000000000000 ; Unsigned Binary      ;
; PL_DEV7_INDEX        ; 00000000001000000000000000000000 ; Unsigned Binary      ;
; PL_DEV7_SIZE         ; 00000000000000000000000000000000 ; Unsigned Binary      ;
; PL_DEV0_IRQ_PRIORITY ; 1111                             ; Unsigned Binary      ;
; PL_DEV1_IRQ_PRIORITY ; 0000                             ; Unsigned Binary      ;
; PL_DEV2_IRQ_PRIORITY ; 0000                             ; Unsigned Binary      ;
; PL_DEV3_IRQ_PRIORITY ; 1001                             ; Unsigned Binary      ;
; PL_DEV4_IRQ_PRIORITY ; 0000                             ; Unsigned Binary      ;
; PL_DEV5_IRQ_PRIORITY ; 0000                             ; Unsigned Binary      ;
; PL_DEV6_IRQ_PRIORITY ; 0000                             ; Unsigned Binary      ;
; PL_DEV7_IRQ_PRIORITY ; 0000                             ; Unsigned Binary      ;
+----------------------+----------------------------------+----------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: dev_interconnect:DEV_INTERCONNECT|dev_interconnect_irq:IRQ_CONTROL ;
+----------------------+-------+----------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                             ;
+----------------------+-------+----------------------------------------------------------------------------------+
; PL_DEV0_IRQ_PRIORITY ; 1111  ; Unsigned Binary                                                                  ;
; PL_DEV1_IRQ_PRIORITY ; 0000  ; Unsigned Binary                                                                  ;
; PL_DEV2_IRQ_PRIORITY ; 0000  ; Unsigned Binary                                                                  ;
; PL_DEV3_IRQ_PRIORITY ; 1001  ; Unsigned Binary                                                                  ;
; PL_DEV4_IRQ_PRIORITY ; 0000  ; Unsigned Binary                                                                  ;
; PL_DEV5_IRQ_PRIORITY ; 0000  ; Unsigned Binary                                                                  ;
; PL_DEV6_IRQ_PRIORITY ; 0000  ; Unsigned Binary                                                                  ;
; PL_DEV7_IRQ_PRIORITY ; 0000  ; Unsigned Binary                                                                  ;
+----------------------+-------+----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: keyboard:DEVICE_KEYBOARD|keyboard_ps2_receiver:PS2_IF_KEYBOARD|keyboard_synchronizer:PS2_SYNCHRONIZER ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                      ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------+
; P_N            ; 2     ; Signed Integer                                                                                                            ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: keyboard:DEVICE_KEYBOARD|keyboard_ps2_receiver:PS2_IF_KEYBOARD|keyboard_chatta_can_50mhz_25us:PS2_CHATTA_CAN ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                             ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
; N              ; 2     ; Signed Integer                                                                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: keyboard:DEVICE_KEYBOARD|keyboard_sync_fifo:KEYBOARD_DATA_FIFO ;
+----------------+-------+------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                               ;
+----------------+-------+------------------------------------------------------------------------------------+
; N              ; 8     ; Signed Integer                                                                     ;
; DEPTH          ; 32    ; Signed Integer                                                                     ;
; D_N            ; 5     ; Signed Integer                                                                     ;
+----------------+-------+------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sci_top:DEVICE_SCI|uart:UARTMOD|uart_sync_fifo:TX_FIFO ;
+----------------+-------+----------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                       ;
+----------------+-------+----------------------------------------------------------------------------+
; N              ; 8     ; Signed Integer                                                             ;
; DEPTH          ; 16    ; Signed Integer                                                             ;
; D_N            ; 4     ; Signed Integer                                                             ;
+----------------+-------+----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sci_top:DEVICE_SCI|uart:UARTMOD|uart_sync_fifo:RX_FIFO ;
+----------------+-------+----------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                       ;
+----------------+-------+----------------------------------------------------------------------------+
; N              ; 8     ; Signed Integer                                                             ;
; DEPTH          ; 16    ; Signed Integer                                                             ;
; D_N            ; 4     ; Signed Integer                                                             ;
+----------------+-------+----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sci_top:DEVICE_SCI|uart:UARTMOD|uart_transmitter:UART_TRANSMITTER ;
+------------------+----------------------+----------------------------------------------------------------------+
; Parameter Name   ; Value                ; Type                                                                 ;
+------------------+----------------------+----------------------------------------------------------------------+
; BAUDRATE_COUNTER ; 00000000000001101100 ; Unsigned Binary                                                      ;
+------------------+----------------------+----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sci_top:DEVICE_SCI|uart:UARTMOD|uart_transmitter:UART_TRANSMITTER|uart_double_flipflop:DOUBLE_FLIPFLOP ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                       ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------+
; N              ; 1     ; Signed Integer                                                                                                             ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sci_top:DEVICE_SCI|uart:UARTMOD|uart_transmitter:UART_TRANSMITTER|uart_async2sync:ASYNC2SYNC ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                             ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------+
; N              ; 1     ; Signed Integer                                                                                                   ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sci_top:DEVICE_SCI|uart:UARTMOD|uart_receiver:UART_RECEIVER ;
+------------------+----------------------+----------------------------------------------------------------+
; Parameter Name   ; Value                ; Type                                                           ;
+------------------+----------------------+----------------------------------------------------------------+
; BAUDRATE_COUNTER ; 00000000000001101100 ; Unsigned Binary                                                ;
+------------------+----------------------+----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sci_top:DEVICE_SCI|uart:UARTMOD|uart_receiver:UART_RECEIVER|uart_double_flipflop:RXD_DOUBLE_FLIPFLOP ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                     ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------+
; N              ; 1     ; Signed Integer                                                                                                           ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sci_top:DEVICE_SCI|uart:UARTMOD|uart_receiver:UART_RECEIVER|uart_double_flipflop:DOUBLE_FLIPFLOP ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------+
; N              ; 2     ; Signed Integer                                                                                                       ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sci_top:DEVICE_SCI|uart:UARTMOD|uart_receiver:UART_RECEIVER|uart_async2sync:ASYNC2SYNC ;
+----------------+-------+------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                       ;
+----------------+-------+------------------------------------------------------------------------------------------------------------+
; N              ; 2     ; Signed Integer                                                                                             ;
+----------------+-------+------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vga_display_sdram:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control_write_pixel:VRAM_WRITE|vga_sync_fifo:VRAMWRITE_FIFO ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                              ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; N              ; 35    ; Signed Integer                                                                                                                                                    ;
; DEPTH          ; 64    ; Signed Integer                                                                                                                                                    ;
; D_N            ; 6     ; Signed Integer                                                                                                                                                    ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vga_display_sdram:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control_read_pixel:VRAM_READ|vga_arbiter_matching_queue:BUS_MATCHING_QUEUE ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                             ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; D              ; 128   ; Signed Integer                                                                                                                                                                   ;
; DN             ; 7     ; Signed Integer                                                                                                                                                                   ;
; FN             ; 1     ; Signed Integer                                                                                                                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vga_display_sdram:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control_read_pixel:VRAM_READ|vga_async_fifo:VRAMREAD_FIFO1 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                             ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; N              ; 16    ; Signed Integer                                                                                                                                                   ;
; DEPTH          ; 256   ; Signed Integer                                                                                                                                                   ;
; D_N            ; 7     ; Signed Integer                                                                                                                                                   ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vga_display_sdram:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control_read_pixel:VRAM_READ|vga_async_fifo:VRAMREAD_FIFO1|vga_async_fifo_double_flipflop:SYNTH_RESET_READ ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                             ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; N              ; 1     ; Signed Integer                                                                                                                                                                                                   ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vga_display_sdram:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control_read_pixel:VRAM_READ|vga_async_fifo:VRAMREAD_FIFO1|vga_async_fifo_double_flipflop:SYNTH_RESET_WRITE ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                              ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; N              ; 1     ; Signed Integer                                                                                                                                                                                                    ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vga_display_sdram:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control_read_pixel:VRAM_READ|vga_async_fifo:VRAMREAD_FIFO1|vga_async_fifo_double_flipflop:D_FIFO_READ ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                        ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; N              ; 8     ; Signed Integer                                                                                                                                                                                              ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vga_display_sdram:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control_read_pixel:VRAM_READ|vga_async_fifo:VRAMREAD_FIFO1|vga_async_fifo_double_flipflop:D_FIFO_WRITE ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                         ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; N              ; 8     ; Signed Integer                                                                                                                                                                                               ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mmc_top:DEVICE_MMC|mmc_top_control_layer_512:MMC_DEVICE ;
+--------------------------+-------+-------------------------------------------------------------------+
; Parameter Name           ; Value ; Type                                                              ;
+--------------------------+-------+-------------------------------------------------------------------+
; L_PARAM_IRQ_STT_IDLE     ; 00    ; Unsigned Binary                                                   ;
; L_PARAM_IRQ_STT_IRQ_REQ  ; 01    ; Unsigned Binary                                                   ;
; L_PARAM_IRQ_STT_IRQ_FLAG ; 10    ; Unsigned Binary                                                   ;
+--------------------------+-------+-------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mmc_top:DEVICE_MMC|mmc_top_control_layer_512:MMC_DEVICE|mmc_cmd_control_layer_512:MMC_COMMAND_CONTROLLER|mmc_spi_transfer_layer:SPI_MASTER ;
+----------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value      ; Type                                                                                                                                                ;
+----------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; INITIAL_CLOCK_RATE   ; 1000000000 ; Unsigned Binary                                                                                                                                     ;
; HIGHSPEED_CLOCK_RATE ; 0000000011 ; Unsigned Binary                                                                                                                                     ;
+----------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: memory_if:MEMIF|memory_if_sync_fifo:REQ_FIFO ;
+----------------+-------+------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                             ;
+----------------+-------+------------------------------------------------------------------+
; N              ; 69    ; Signed Integer                                                   ;
; DEPTH          ; 8     ; Signed Integer                                                   ;
; D_N            ; 3     ; Signed Integer                                                   ;
+----------------+-------+------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: memory_if:MEMIF|memory_if_sync_fifo:GET_FIFO ;
+----------------+-------+------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                             ;
+----------------+-------+------------------------------------------------------------------+
; N              ; 64    ; Signed Integer                                                   ;
; DEPTH          ; 16    ; Signed Integer                                                   ;
; D_N            ; 4     ; Signed Integer                                                   ;
+----------------+-------+------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sdram_controller:SDRAMC|sdram_sync_fifo:IN_FIFO ;
+----------------+-------+---------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                ;
+----------------+-------+---------------------------------------------------------------------+
; N              ; 44    ; Signed Integer                                                      ;
; DEPTH          ; 16    ; Signed Integer                                                      ;
; D_N            ; 4     ; Signed Integer                                                      ;
+----------------+-------+---------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sdram_controller:SDRAMC|sdram_sync_fifo:OUT_FIFO ;
+----------------+-------+----------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                 ;
+----------------+-------+----------------------------------------------------------------------+
; N              ; 16    ; Signed Integer                                                       ;
; DEPTH          ; 16    ; Signed Integer                                                       ;
; D_N            ; 4     ; Signed Integer                                                       ;
+----------------+-------+----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: altera_primitive_ram_64bit_32768word:MAIN_RAM|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+----------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                           ;
+------------------------------------+----------------------+----------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                        ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                     ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                   ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                   ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                 ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                        ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                                                        ;
; WIDTH_A                            ; 64                   ; Signed Integer                                                 ;
; WIDTHAD_A                          ; 15                   ; Signed Integer                                                 ;
; NUMWORDS_A                         ; 32768                ; Signed Integer                                                 ;
; OUTDATA_REG_A                      ; CLOCK0               ; Untyped                                                        ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                        ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                        ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                        ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                        ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                        ;
; WIDTH_B                            ; 1                    ; Untyped                                                        ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                        ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                        ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                        ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                        ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                        ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                        ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                        ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                        ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                        ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                        ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                        ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                        ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                        ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                        ;
; WIDTH_BYTEENA_A                    ; 8                    ; Signed Integer                                                 ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                        ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                        ;
; BYTE_SIZE                          ; 8                    ; Signed Integer                                                 ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                        ;
; READ_DURING_WRITE_MODE_PORT_A      ; DONT_CARE            ; Untyped                                                        ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                        ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                        ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                        ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                        ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                        ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                        ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                        ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                        ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                        ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                        ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                        ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                        ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                        ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                        ;
; CBXI_PARAMETER                     ; altsyncram_2qm1      ; Untyped                                                        ;
+------------------------------------+----------------------+----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: sdram_controller:SDRAMC|sdram_sync_fifo:OUT_FIFO|altsyncram:b_memory_rtl_0 ;
+------------------------------------+----------------------+-----------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                            ;
+------------------------------------+----------------------+-----------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                         ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                      ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                    ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                    ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                  ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                         ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                         ;
; WIDTH_A                            ; 12                   ; Untyped                                                         ;
; WIDTHAD_A                          ; 4                    ; Untyped                                                         ;
; NUMWORDS_A                         ; 16                   ; Untyped                                                         ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                         ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                         ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                         ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                         ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                         ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                         ;
; WIDTH_B                            ; 12                   ; Untyped                                                         ;
; WIDTHAD_B                          ; 4                    ; Untyped                                                         ;
; NUMWORDS_B                         ; 16                   ; Untyped                                                         ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                         ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                         ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                         ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                         ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                         ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                         ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                         ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                         ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                         ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                         ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                         ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                         ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                         ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                         ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                         ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                         ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                         ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                         ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                         ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                         ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                         ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                         ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                         ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                         ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                         ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                         ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                         ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                         ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                         ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                         ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                         ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                         ;
; CBXI_PARAMETER                     ; altsyncram_b2k1      ; Untyped                                                         ;
+------------------------------------+----------------------+-----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: sdram_controller:SDRAMC|sdram_sync_fifo:IN_FIFO|altsyncram:b_memory_rtl_0 ;
+------------------------------------+----------------------+----------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                           ;
+------------------------------------+----------------------+----------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                        ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                     ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                   ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                   ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                 ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                        ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                        ;
; WIDTH_A                            ; 37                   ; Untyped                                                        ;
; WIDTHAD_A                          ; 4                    ; Untyped                                                        ;
; NUMWORDS_A                         ; 16                   ; Untyped                                                        ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                        ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                        ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                        ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                        ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                        ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                        ;
; WIDTH_B                            ; 37                   ; Untyped                                                        ;
; WIDTHAD_B                          ; 4                    ; Untyped                                                        ;
; NUMWORDS_B                         ; 16                   ; Untyped                                                        ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                        ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                        ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                        ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                        ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                        ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                        ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                        ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                        ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                        ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                        ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                        ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                        ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                        ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                        ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                        ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                        ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                        ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                        ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                        ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                        ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                        ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                        ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                        ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                        ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                        ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                        ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                        ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                        ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                        ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                        ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                        ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                        ;
; CBXI_PARAMETER                     ; altsyncram_p2k1      ; Untyped                                                        ;
+------------------------------------+----------------------+----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: memory_if:MEMIF|memory_if_sync_fifo:GET_FIFO|altsyncram:b_memory_rtl_0 ;
+------------------------------------+----------------------+-------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                        ;
+------------------------------------+----------------------+-------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                     ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                  ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                              ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                     ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                     ;
; WIDTH_A                            ; 64                   ; Untyped                                                     ;
; WIDTHAD_A                          ; 4                    ; Untyped                                                     ;
; NUMWORDS_A                         ; 16                   ; Untyped                                                     ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                     ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                     ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                     ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                     ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                     ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                     ;
; WIDTH_B                            ; 64                   ; Untyped                                                     ;
; WIDTHAD_B                          ; 4                    ; Untyped                                                     ;
; NUMWORDS_B                         ; 16                   ; Untyped                                                     ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                     ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                     ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                     ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                     ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                     ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                     ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                     ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                     ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                     ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                     ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                     ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                     ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                     ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                     ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                     ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                     ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                     ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                     ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                     ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                     ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                     ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                     ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                     ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                     ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                     ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                     ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                     ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                     ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                     ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                     ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                     ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                     ;
; CBXI_PARAMETER                     ; altsyncram_q2k1      ; Untyped                                                     ;
+------------------------------------+----------------------+-------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: memory_if:MEMIF|memory_if_sync_fifo:REQ_FIFO|altsyncram:b_memory_rtl_0 ;
+------------------------------------+----------------------+-------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                        ;
+------------------------------------+----------------------+-------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                     ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                  ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                              ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                     ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                     ;
; WIDTH_A                            ; 53                   ; Untyped                                                     ;
; WIDTHAD_A                          ; 3                    ; Untyped                                                     ;
; NUMWORDS_A                         ; 8                    ; Untyped                                                     ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                     ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                     ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                     ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                     ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                     ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                     ;
; WIDTH_B                            ; 53                   ; Untyped                                                     ;
; WIDTHAD_B                          ; 3                    ; Untyped                                                     ;
; NUMWORDS_B                         ; 8                    ; Untyped                                                     ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                     ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                     ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                     ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                     ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                     ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                     ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                     ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                     ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                     ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                     ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                     ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                     ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                     ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                     ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                     ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                     ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                     ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                     ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                     ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                     ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                     ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                     ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                     ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                     ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                     ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                     ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                     ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                     ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                     ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                     ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                     ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                     ;
; CBXI_PARAMETER                     ; altsyncram_lvj1      ; Untyped                                                     ;
+------------------------------------+----------------------+-------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: vga_display_sdram:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control_write_pixel:VRAM_WRITE|vga_sync_fifo:VRAMWRITE_FIFO|altsyncram:b_memory_rtl_0 ;
+------------------------------------+----------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                                                                         ;
+------------------------------------+----------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                                                                                      ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                                                                                   ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                                                                                 ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                                                                                 ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                                                                               ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                                                                                      ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                                                                                                      ;
; WIDTH_A                            ; 35                   ; Untyped                                                                                                                                                      ;
; WIDTHAD_A                          ; 6                    ; Untyped                                                                                                                                                      ;
; NUMWORDS_A                         ; 64                   ; Untyped                                                                                                                                                      ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                                                                                      ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                      ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                      ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                                                                                      ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                                                                                      ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                      ;
; WIDTH_B                            ; 35                   ; Untyped                                                                                                                                                      ;
; WIDTHAD_B                          ; 6                    ; Untyped                                                                                                                                                      ;
; NUMWORDS_B                         ; 64                   ; Untyped                                                                                                                                                      ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                                                                                      ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                                                                                      ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                                                                                      ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                                                                                                      ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                                                                                      ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                                                                                      ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                                                                                      ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                                                      ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                      ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                      ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                                                      ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                      ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                                                                                                      ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                                                                                      ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                                                                                      ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                                                                                      ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                                                                                      ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                                                      ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                                                      ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                                                                                      ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                                                                                      ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                                                                                                      ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                                                                                      ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                                                                                      ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                                                                                      ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                                                                                      ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                                      ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                                      ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                                                                                      ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                                                                                      ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                                                                                      ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                                                                                                                      ;
; CBXI_PARAMETER                     ; altsyncram_v2k1      ; Untyped                                                                                                                                                      ;
+------------------------------------+----------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: sci_top:DEVICE_SCI|uart:UARTMOD|uart_sync_fifo:RX_FIFO|altsyncram:b_memory_rtl_0 ;
+------------------------------------+----------------------+-----------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                  ;
+------------------------------------+----------------------+-----------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                               ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                            ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                          ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                          ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                        ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                               ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                               ;
; WIDTH_A                            ; 8                    ; Untyped                                                               ;
; WIDTHAD_A                          ; 4                    ; Untyped                                                               ;
; NUMWORDS_A                         ; 16                   ; Untyped                                                               ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                               ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                               ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                               ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                               ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                               ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                               ;
; WIDTH_B                            ; 8                    ; Untyped                                                               ;
; WIDTHAD_B                          ; 4                    ; Untyped                                                               ;
; NUMWORDS_B                         ; 16                   ; Untyped                                                               ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                               ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                               ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                               ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                               ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                               ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                               ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                               ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                               ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                               ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                               ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                               ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                               ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                               ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                               ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                               ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                               ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                               ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                               ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                               ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                               ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                               ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                               ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                               ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                               ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                               ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                               ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                               ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                               ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                               ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                               ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                               ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                               ;
; CBXI_PARAMETER                     ; altsyncram_mvj1      ; Untyped                                                               ;
+------------------------------------+----------------------+-----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: sci_top:DEVICE_SCI|uart:UARTMOD|uart_sync_fifo:TX_FIFO|altsyncram:b_memory_rtl_0 ;
+------------------------------------+----------------------+-----------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                  ;
+------------------------------------+----------------------+-----------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                               ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                            ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                          ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                          ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                        ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                               ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                               ;
; WIDTH_A                            ; 8                    ; Untyped                                                               ;
; WIDTHAD_A                          ; 4                    ; Untyped                                                               ;
; NUMWORDS_A                         ; 16                   ; Untyped                                                               ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                               ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                               ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                               ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                               ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                               ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                               ;
; WIDTH_B                            ; 8                    ; Untyped                                                               ;
; WIDTHAD_B                          ; 4                    ; Untyped                                                               ;
; NUMWORDS_B                         ; 16                   ; Untyped                                                               ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                               ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                               ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                               ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                               ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                               ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                               ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                               ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                               ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                               ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                               ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                               ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                               ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                               ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                               ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                               ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                               ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                               ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                               ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                               ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                               ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                               ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                               ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                               ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                               ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                               ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                               ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                               ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                               ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                               ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                               ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                               ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                               ;
; CBXI_PARAMETER                     ; altsyncram_mvj1      ; Untyped                                                               ;
+------------------------------------+----------------------+-----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: keyboard:DEVICE_KEYBOARD|keyboard_sync_fifo:KEYBOARD_DATA_FIFO|altsyncram:b_memory_rtl_0 ;
+------------------------------------+----------------------+-------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                          ;
+------------------------------------+----------------------+-------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                       ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                    ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                  ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                  ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                       ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                       ;
; WIDTH_A                            ; 8                    ; Untyped                                                                       ;
; WIDTHAD_A                          ; 5                    ; Untyped                                                                       ;
; NUMWORDS_A                         ; 32                   ; Untyped                                                                       ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                       ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                       ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                       ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                       ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                       ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                       ;
; WIDTH_B                            ; 8                    ; Untyped                                                                       ;
; WIDTHAD_B                          ; 5                    ; Untyped                                                                       ;
; NUMWORDS_B                         ; 32                   ; Untyped                                                                       ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                       ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                       ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                       ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                       ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                       ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                       ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                       ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                       ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                       ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                       ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                       ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                       ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                       ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                       ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                       ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                       ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                       ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                       ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                       ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                       ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                       ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                       ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                       ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                       ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                       ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                       ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                       ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                       ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                       ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                       ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                       ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                                       ;
; CBXI_PARAMETER                     ; altsyncram_jvj1      ; Untyped                                                                       ;
+------------------------------------+----------------------+-------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|allocate:ALLOCATE|allocate_general_register:GRF|altsyncram:b_ram0_rtl_0 ;
+------------------------------------+----------------------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                                                                 ;
+------------------------------------+----------------------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                                                                              ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                                                                           ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                                                                         ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                                                                         ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                                                                       ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                                                                              ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                                                                                              ;
; WIDTH_A                            ; 32                   ; Untyped                                                                                                                                              ;
; WIDTHAD_A                          ; 5                    ; Untyped                                                                                                                                              ;
; NUMWORDS_A                         ; 32                   ; Untyped                                                                                                                                              ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                                                                              ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                              ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                              ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                                                                              ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                                                                              ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                              ;
; WIDTH_B                            ; 32                   ; Untyped                                                                                                                                              ;
; WIDTHAD_B                          ; 5                    ; Untyped                                                                                                                                              ;
; NUMWORDS_B                         ; 32                   ; Untyped                                                                                                                                              ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                                                                              ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                                                                              ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                                                                              ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                                                                                              ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                                                                              ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                                                                              ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                                                                              ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                                              ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                              ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                              ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                                              ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                              ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                                                                                              ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                                                                              ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                                                                              ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                                                                              ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                                                                              ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                                              ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                                              ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                                                                              ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                                                                              ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                                                                                              ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                                                                              ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                                                                              ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                                                                              ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                                                                              ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                              ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                              ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                                                                              ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                                                                              ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                                                                              ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                                                                                                              ;
; CBXI_PARAMETER                     ; altsyncram_6ji1      ; Untyped                                                                                                                                              ;
+------------------------------------+----------------------+------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|allocate:ALLOCATE|allocate_general_register:GRF|altsyncram:b_ram1_rtl_0 ;
+------------------------------------+----------------------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                                                                 ;
+------------------------------------+----------------------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                                                                              ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                                                                           ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                                                                         ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                                                                         ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                                                                       ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                                                                              ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                                                                                              ;
; WIDTH_A                            ; 32                   ; Untyped                                                                                                                                              ;
; WIDTHAD_A                          ; 5                    ; Untyped                                                                                                                                              ;
; NUMWORDS_A                         ; 32                   ; Untyped                                                                                                                                              ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                                                                              ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                              ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                              ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                                                                              ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                                                                              ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                              ;
; WIDTH_B                            ; 32                   ; Untyped                                                                                                                                              ;
; WIDTHAD_B                          ; 5                    ; Untyped                                                                                                                                              ;
; NUMWORDS_B                         ; 32                   ; Untyped                                                                                                                                              ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                                                                              ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                                                                              ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                                                                              ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                                                                                              ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                                                                              ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                                                                              ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                                                                              ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                                              ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                              ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                              ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                                              ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                              ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                                                                                              ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                                                                              ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                                                                              ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                                                                              ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                                                                              ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                                              ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                                              ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                                                                              ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                                                                              ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                                                                                              ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                                                                              ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                                                                              ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                                                                              ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                                                                              ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                              ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                              ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                                                                              ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                                                                              ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                                                                              ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                                                                                                              ;
; CBXI_PARAMETER                     ; altsyncram_6ji1      ; Untyped                                                                                                                                              ;
+------------------------------------+----------------------+------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                                                                                                                                                                                                                            ;
+-------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Name                                      ; Value                                                                                                                                                                                                                                                           ;
+-------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Number of entity instances                ; 19                                                                                                                                                                                                                                                              ;
; Entity Instance                           ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|l1_inst_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|altera_primitive_dualram_512bit_16word:MEMORY_BLOCK0|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                                                                                                                                                       ;
;     -- WIDTH_A                            ; 512                                                                                                                                                                                                                                                             ;
;     -- NUMWORDS_A                         ; 16                                                                                                                                                                                                                                                              ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                                                                                    ;
;     -- WIDTH_B                            ; 512                                                                                                                                                                                                                                                             ;
;     -- NUMWORDS_B                         ; 16                                                                                                                                                                                                                                                              ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                                                                                                                                                          ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                                                                                    ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                                                                            ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                                                                                                                       ;
; Entity Instance                           ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|l1_inst_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|altera_primitive_dualram_512bit_16word:MEMORY_BLOCK1|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                                                                                                                                                       ;
;     -- WIDTH_A                            ; 512                                                                                                                                                                                                                                                             ;
;     -- NUMWORDS_A                         ; 16                                                                                                                                                                                                                                                              ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                                                                                    ;
;     -- WIDTH_B                            ; 512                                                                                                                                                                                                                                                             ;
;     -- NUMWORDS_B                         ; 16                                                                                                                                                                                                                                                              ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                                                                                                                                                          ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                                                                                    ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                                                                            ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                                                                                                                       ;
; Entity Instance                           ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|l1_inst_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|altera_primitive_dualram_512bit_16word:MEMORY_BLOCK2|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                                                                                                                                                       ;
;     -- WIDTH_A                            ; 512                                                                                                                                                                                                                                                             ;
;     -- NUMWORDS_A                         ; 16                                                                                                                                                                                                                                                              ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                                                                                    ;
;     -- WIDTH_B                            ; 512                                                                                                                                                                                                                                                             ;
;     -- NUMWORDS_B                         ; 16                                                                                                                                                                                                                                                              ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                                                                                                                                                          ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                                                                                    ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                                                                            ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                                                                                                                       ;
; Entity Instance                           ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|l1_inst_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|altera_primitive_dualram_512bit_16word:MEMORY_BLOCK3|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                                                                                                                                                       ;
;     -- WIDTH_A                            ; 512                                                                                                                                                                                                                                                             ;
;     -- NUMWORDS_A                         ; 16                                                                                                                                                                                                                                                              ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                                                                                    ;
;     -- WIDTH_B                            ; 512                                                                                                                                                                                                                                                             ;
;     -- NUMWORDS_B                         ; 16                                                                                                                                                                                                                                                              ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                                                                                                                                                          ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                                                                                    ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                                                                            ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                                                                                                                       ;
; Entity Instance                           ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|altera_primitive_dualram_512bit_16word:MEMORY_BLOCK0|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                                                                                                                                                       ;
;     -- WIDTH_A                            ; 512                                                                                                                                                                                                                                                             ;
;     -- NUMWORDS_A                         ; 16                                                                                                                                                                                                                                                              ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                                                                                    ;
;     -- WIDTH_B                            ; 512                                                                                                                                                                                                                                                             ;
;     -- NUMWORDS_B                         ; 16                                                                                                                                                                                                                                                              ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                                                                                                                                                          ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                                                                                    ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                                                                            ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                                                                                                                       ;
; Entity Instance                           ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|altera_primitive_dualram_512bit_16word:MEMORY_BLOCK1|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                                                                                                                                                       ;
;     -- WIDTH_A                            ; 512                                                                                                                                                                                                                                                             ;
;     -- NUMWORDS_A                         ; 16                                                                                                                                                                                                                                                              ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                                                                                    ;
;     -- WIDTH_B                            ; 512                                                                                                                                                                                                                                                             ;
;     -- NUMWORDS_B                         ; 16                                                                                                                                                                                                                                                              ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                                                                                                                                                          ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                                                                                    ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                                                                            ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                                                                                                                       ;
; Entity Instance                           ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|altera_primitive_dualram_512bit_16word:MEMORY_BLOCK2|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                                                                                                                                                       ;
;     -- WIDTH_A                            ; 512                                                                                                                                                                                                                                                             ;
;     -- NUMWORDS_A                         ; 16                                                                                                                                                                                                                                                              ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                                                                                    ;
;     -- WIDTH_B                            ; 512                                                                                                                                                                                                                                                             ;
;     -- NUMWORDS_B                         ; 16                                                                                                                                                                                                                                                              ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                                                                                                                                                          ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                                                                                    ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                                                                            ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                                                                                                                       ;
; Entity Instance                           ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|altera_primitive_dualram_512bit_16word:MEMORY_BLOCK3|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                                                                                                                                                       ;
;     -- WIDTH_A                            ; 512                                                                                                                                                                                                                                                             ;
;     -- NUMWORDS_A                         ; 16                                                                                                                                                                                                                                                              ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                                                                                    ;
;     -- WIDTH_B                            ; 512                                                                                                                                                                                                                                                             ;
;     -- NUMWORDS_B                         ; 16                                                                                                                                                                                                                                                              ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                                                                                                                                                          ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                                                                                    ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                                                                            ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                                                                                                                       ;
; Entity Instance                           ; altera_primitive_ram_64bit_32768word:MAIN_RAM|altsyncram:altsyncram_component                                                                                                                                                                                   ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                                                                                                                                                                                                                     ;
;     -- WIDTH_A                            ; 64                                                                                                                                                                                                                                                              ;
;     -- NUMWORDS_A                         ; 32768                                                                                                                                                                                                                                                           ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                                                                                                                                                                                                                          ;
;     -- WIDTH_B                            ; 1                                                                                                                                                                                                                                                               ;
;     -- NUMWORDS_B                         ; 1                                                                                                                                                                                                                                                               ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                                                                                                                                                          ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                                                                                    ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                                                                            ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                                                                                                                       ;
; Entity Instance                           ; sdram_controller:SDRAMC|sdram_sync_fifo:OUT_FIFO|altsyncram:b_memory_rtl_0                                                                                                                                                                                      ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                                                                                                                                                       ;
;     -- WIDTH_A                            ; 12                                                                                                                                                                                                                                                              ;
;     -- NUMWORDS_A                         ; 16                                                                                                                                                                                                                                                              ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                                                                                    ;
;     -- WIDTH_B                            ; 12                                                                                                                                                                                                                                                              ;
;     -- NUMWORDS_B                         ; 16                                                                                                                                                                                                                                                              ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                                                                                                                                                          ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                                                                                    ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                                                                            ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                                                                                                                       ;
; Entity Instance                           ; sdram_controller:SDRAMC|sdram_sync_fifo:IN_FIFO|altsyncram:b_memory_rtl_0                                                                                                                                                                                       ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                                                                                                                                                       ;
;     -- WIDTH_A                            ; 37                                                                                                                                                                                                                                                              ;
;     -- NUMWORDS_A                         ; 16                                                                                                                                                                                                                                                              ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                                                                                    ;
;     -- WIDTH_B                            ; 37                                                                                                                                                                                                                                                              ;
;     -- NUMWORDS_B                         ; 16                                                                                                                                                                                                                                                              ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                                                                                                                                                          ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                                                                                    ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                                                                            ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                                                                                                                       ;
; Entity Instance                           ; memory_if:MEMIF|memory_if_sync_fifo:GET_FIFO|altsyncram:b_memory_rtl_0                                                                                                                                                                                          ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                                                                                                                                                       ;
;     -- WIDTH_A                            ; 64                                                                                                                                                                                                                                                              ;
;     -- NUMWORDS_A                         ; 16                                                                                                                                                                                                                                                              ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                                                                                    ;
;     -- WIDTH_B                            ; 64                                                                                                                                                                                                                                                              ;
;     -- NUMWORDS_B                         ; 16                                                                                                                                                                                                                                                              ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                                                                                                                                                          ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                                                                                    ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                                                                            ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                                                                                                                       ;
; Entity Instance                           ; memory_if:MEMIF|memory_if_sync_fifo:REQ_FIFO|altsyncram:b_memory_rtl_0                                                                                                                                                                                          ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                                                                                                                                                       ;
;     -- WIDTH_A                            ; 53                                                                                                                                                                                                                                                              ;
;     -- NUMWORDS_A                         ; 8                                                                                                                                                                                                                                                               ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                                                                                    ;
;     -- WIDTH_B                            ; 53                                                                                                                                                                                                                                                              ;
;     -- NUMWORDS_B                         ; 8                                                                                                                                                                                                                                                               ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                                                                                                                                                          ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                                                                                    ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                                                                            ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                                                                                                                       ;
; Entity Instance                           ; vga_display_sdram:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control_write_pixel:VRAM_WRITE|vga_sync_fifo:VRAMWRITE_FIFO|altsyncram:b_memory_rtl_0                                                                                         ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                                                                                                                                                       ;
;     -- WIDTH_A                            ; 35                                                                                                                                                                                                                                                              ;
;     -- NUMWORDS_A                         ; 64                                                                                                                                                                                                                                                              ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                                                                                    ;
;     -- WIDTH_B                            ; 35                                                                                                                                                                                                                                                              ;
;     -- NUMWORDS_B                         ; 64                                                                                                                                                                                                                                                              ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                                                                                                                                                          ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                                                                                    ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                                                                            ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                                                                                                                       ;
; Entity Instance                           ; sci_top:DEVICE_SCI|uart:UARTMOD|uart_sync_fifo:RX_FIFO|altsyncram:b_memory_rtl_0                                                                                                                                                                                ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                                                                                                                                                       ;
;     -- WIDTH_A                            ; 8                                                                                                                                                                                                                                                               ;
;     -- NUMWORDS_A                         ; 16                                                                                                                                                                                                                                                              ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                                                                                    ;
;     -- WIDTH_B                            ; 8                                                                                                                                                                                                                                                               ;
;     -- NUMWORDS_B                         ; 16                                                                                                                                                                                                                                                              ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                                                                                                                                                          ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                                                                                    ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                                                                            ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                                                                                                                       ;
; Entity Instance                           ; sci_top:DEVICE_SCI|uart:UARTMOD|uart_sync_fifo:TX_FIFO|altsyncram:b_memory_rtl_0                                                                                                                                                                                ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                                                                                                                                                       ;
;     -- WIDTH_A                            ; 8                                                                                                                                                                                                                                                               ;
;     -- NUMWORDS_A                         ; 16                                                                                                                                                                                                                                                              ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                                                                                    ;
;     -- WIDTH_B                            ; 8                                                                                                                                                                                                                                                               ;
;     -- NUMWORDS_B                         ; 16                                                                                                                                                                                                                                                              ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                                                                                                                                                          ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                                                                                    ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                                                                            ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                                                                                                                       ;
; Entity Instance                           ; keyboard:DEVICE_KEYBOARD|keyboard_sync_fifo:KEYBOARD_DATA_FIFO|altsyncram:b_memory_rtl_0                                                                                                                                                                        ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                                                                                                                                                       ;
;     -- WIDTH_A                            ; 8                                                                                                                                                                                                                                                               ;
;     -- NUMWORDS_A                         ; 32                                                                                                                                                                                                                                                              ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                                                                                    ;
;     -- WIDTH_B                            ; 8                                                                                                                                                                                                                                                               ;
;     -- NUMWORDS_B                         ; 32                                                                                                                                                                                                                                                              ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                                                                                                                                                          ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                                                                                    ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                                                                            ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                                                                                                                       ;
; Entity Instance                           ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|allocate:ALLOCATE|allocate_general_register:GRF|altsyncram:b_ram0_rtl_0                                                                                                 ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                                                                                                                                                       ;
;     -- WIDTH_A                            ; 32                                                                                                                                                                                                                                                              ;
;     -- NUMWORDS_A                         ; 32                                                                                                                                                                                                                                                              ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                                                                                    ;
;     -- WIDTH_B                            ; 32                                                                                                                                                                                                                                                              ;
;     -- NUMWORDS_B                         ; 32                                                                                                                                                                                                                                                              ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                                                                                                                                                          ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                                                                                    ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                                                                            ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                                                                                                                       ;
; Entity Instance                           ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|allocate:ALLOCATE|allocate_general_register:GRF|altsyncram:b_ram1_rtl_0                                                                                                 ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                                                                                                                                                       ;
;     -- WIDTH_A                            ; 32                                                                                                                                                                                                                                                              ;
;     -- NUMWORDS_A                         ; 32                                                                                                                                                                                                                                                              ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                                                                                    ;
;     -- WIDTH_B                            ; 32                                                                                                                                                                                                                                                              ;
;     -- NUMWORDS_B                         ; 32                                                                                                                                                                                                                                                              ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                                                                                                                                                          ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                                                                                    ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                                                                            ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                                                                                                                       ;
+-------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; scfifo Parameter Settings by Entity Instance                                                                                                                                                                                                   ;
+----------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Name                       ; Value                                                                                                                                                                                                             ;
+----------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Number of entity instances ; 1                                                                                                                                                                                                                 ;
; Entity Instance            ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|instruction_buffer:LOOPBUFFER|altera_primitive_sync_fifo_showahead_97in_97out_32depth:INST_BUFFER|scfifo:scfifo_component ;
;     -- FIFO Type           ; Single Clock                                                                                                                                                                                                      ;
;     -- lpm_width           ; 97                                                                                                                                                                                                                ;
;     -- LPM_NUMWORDS        ; 32                                                                                                                                                                                                                ;
;     -- LPM_SHOWAHEAD       ; ON                                                                                                                                                                                                                ;
;     -- USE_EAB             ; ON                                                                                                                                                                                                                ;
+----------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "sdram_controller:SDRAMC|sdram_sync_fifo:OUT_FIFO"                                                                    ;
+------------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port             ; Type   ; Severity ; Details                                                                                                  ;
+------------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; iREMOVE          ; Input  ; Info     ; Stuck at GND                                                                                             ;
; oWR_FULL         ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                      ;
; oWR_ALMOST_FULL  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; oRD_ALMOST_EMPTY ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+------------------+--------+----------+----------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "sdram_controller:SDRAMC|sdram_sync_fifo:IN_FIFO"                                                                     ;
+------------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port             ; Type   ; Severity ; Details                                                                                                  ;
+------------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; iREMOVE          ; Input  ; Info     ; Stuck at GND                                                                                             ;
; oCOUNT           ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                      ;
; oWR_ALMOST_FULL  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; oRD_ALMOST_EMPTY ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+------------------+--------+----------+----------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "sdram_controller:SDRAMC"                                                                                                                                            ;
+----------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port           ; Type  ; Severity ; Details                                                                                                                                                    ;
+----------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; inUSER_REQ_DQM ; Input ; Info     ; Stuck at GND                                                                                                                                               ;
; iUSER_REQ_ADDR ; Input ; Warning  ; Input port expression (24 bits) is smaller than the input port (25 bits) it drives.  Extra input bit(s) "iUSER_REQ_ADDR[24..24]" will be connected to GND. ;
+----------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------+
; Port Connectivity Checks: "memory_if:MEMIF|memory_if_sync_fifo:GET_FIFO" ;
+------------------+--------+----------+-----------------------------------+
; Port             ; Type   ; Severity ; Details                           ;
+------------------+--------+----------+-----------------------------------+
; oWR_FULL         ; Output ; Info     ; Explicitly unconnected            ;
; oWR_ALMOST_FULL  ; Output ; Info     ; Explicitly unconnected            ;
; oRD_ALMOST_EMPTY ; Output ; Info     ; Explicitly unconnected            ;
+------------------+--------+----------+-----------------------------------+


+--------------------------------------------------------------------------+
; Port Connectivity Checks: "memory_if:MEMIF|memory_if_sync_fifo:REQ_FIFO" ;
+------------------+--------+----------+-----------------------------------+
; Port             ; Type   ; Severity ; Details                           ;
+------------------+--------+----------+-----------------------------------+
; oCOUNT           ; Output ; Info     ; Explicitly unconnected            ;
; oWR_FULL         ; Output ; Info     ; Explicitly unconnected            ;
; oRD_ALMOST_EMPTY ; Output ; Info     ; Explicitly unconnected            ;
+------------------+--------+----------+-----------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "memory_if:MEMIF"                                                                                 ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                             ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------+
; oMEM_ADDR[31..15] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "mmc_top:DEVICE_MMC|mmc_top_control_layer_512:MMC_DEVICE|mmc_buffer_512b:MMC_BUFFER" ;
+----------+-------+----------+----------------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                          ;
+----------+-------+----------+----------------------------------------------------------------------------------+
; iWR_MASK ; Input ; Info     ; Stuck at GND                                                                     ;
+----------+-------+----------+----------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "mmc_top:DEVICE_MMC|mmc_top_control_layer_512:MMC_DEVICE|mmc_cmd_control_layer_512:MMC_COMMAND_CONTROLLER|mmc_spi_transfer_layer:SPI_MASTER" ;
+-------------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------+
; Port        ; Type  ; Severity ; Details                                                                                                                               ;
+-------------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------+
; iRESET_SYNC ; Input ; Info     ; Stuck at GND                                                                                                                          ;
+-------------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "mmc_top:DEVICE_MMC|mmc_top_control_layer_512:MMC_DEVICE|mmc_cmd_control_layer_512:MMC_COMMAND_CONTROLLER|mmc_cmd_control_layer_cmd24:CMD_CMD24" ;
+-------------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Port        ; Type  ; Severity ; Details                                                                                                                                   ;
+-------------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------+
; iRESET_SYNC ; Input ; Info     ; Stuck at GND                                                                                                                              ;
+-------------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "mmc_top:DEVICE_MMC|mmc_top_control_layer_512:MMC_DEVICE|mmc_cmd_control_layer_512:MMC_COMMAND_CONTROLLER|mmc_cmd_control_layer_cmd17:CMD_CMD17" ;
+-------------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Port        ; Type  ; Severity ; Details                                                                                                                                   ;
+-------------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------+
; iRESET_SYNC ; Input ; Info     ; Stuck at GND                                                                                                                              ;
+-------------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "mmc_top:DEVICE_MMC|mmc_top_control_layer_512:MMC_DEVICE|mmc_cmd_control_layer_512:MMC_COMMAND_CONTROLLER|mmc_cmd_control_layer_cmd16:CMD_CMD16" ;
+-------------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Port        ; Type  ; Severity ; Details                                                                                                                                   ;
+-------------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------+
; iRESET_SYNC ; Input ; Info     ; Stuck at GND                                                                                                                              ;
+-------------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "mmc_top:DEVICE_MMC|mmc_top_control_layer_512:MMC_DEVICE|mmc_cmd_control_layer_512:MMC_COMMAND_CONTROLLER|mmc_cmd_control_layer_cmd1:CMD_CMD1" ;
+-------------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------+
; Port        ; Type  ; Severity ; Details                                                                                                                                 ;
+-------------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------+
; iRESET_SYNC ; Input ; Info     ; Stuck at GND                                                                                                                            ;
+-------------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "mmc_top:DEVICE_MMC|mmc_top_control_layer_512:MMC_DEVICE|mmc_cmd_control_layer_512:MMC_COMMAND_CONTROLLER|mmc_cmd_control_layer_cmd0:CMD_CMD0" ;
+-------------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------+
; Port        ; Type  ; Severity ; Details                                                                                                                                 ;
+-------------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------+
; iRESET_SYNC ; Input ; Info     ; Stuck at GND                                                                                                                            ;
+-------------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "mmc_top:DEVICE_MMC|mmc_top_control_layer_512:MMC_DEVICE|mmc_cmd_control_layer_512:MMC_COMMAND_CONTROLLER" ;
+-----------+--------+----------+------------------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                              ;
+-----------+--------+----------+------------------------------------------------------------------------------------------------------+
; oCMD_BUSY ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                  ;
+-----------+--------+----------+------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "mmc_top:DEVICE_MMC|mmc_top_control_layer_512:MMC_DEVICE"                                      ;
+----------------+--------+----------+-------------------------------------------------------------------------------------+
; Port           ; Type   ; Severity ; Details                                                                             ;
+----------------+--------+----------+-------------------------------------------------------------------------------------+
; oOUT_ERROR     ; Output ; Info     ; Explicitly unconnected                                                              ;
; oCARD_READ_END ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; DEBUG0         ; Output ; Info     ; Explicitly unconnected                                                              ;
; DEBUG1         ; Output ; Info     ; Explicitly unconnected                                                              ;
+----------------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------+
; Port Connectivity Checks: "mmc_top:DEVICE_MMC" ;
+----------+-------+----------+------------------+
; Port     ; Type  ; Severity ; Details          ;
+----------+-------+----------+------------------+
; iMMC_CON ; Input ; Info     ; Stuck at VCC     ;
+----------+-------+----------+------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vga_display_sdram:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control_read_pixel:VRAM_READ|vga_async_fifo:VRAMREAD_FIFO1" ;
+--------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                                                                               ;
+--------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------+
; oWR_FULL     ; Output ; Info     ; Explicitly unconnected                                                                                                                ;
; oWR_COUNT[7] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                   ;
; oRD_COUNT    ; Output ; Info     ; Explicitly unconnected                                                                                                                ;
+--------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vga_display_sdram:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control_read_pixel:VRAM_READ|vga_arbiter_matching_queue:BUS_MATCHING_QUEUE" ;
+-----------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                                                                                  ;
+-----------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; iWR_FLAG  ; Input  ; Info     ; Stuck at GND                                                                                                                                             ;
; oRD_FLAG  ; Output ; Info     ; Explicitly unconnected                                                                                                                                   ;
; oRD_EMPTY ; Output ; Info     ; Explicitly unconnected                                                                                                                                   ;
+-----------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vga_display_sdram:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control_read_pixel:VRAM_READ" ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                       ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------------+
; oPIXEL_DATA_DATA[6..5] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.           ;
; oPIXEL_DATA_DATA[11]   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.           ;
; oPIXEL_DATA_DATA[0]    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.           ;
; oPIXEL_DATA_EMPTY      ; Output ; Info     ; Explicitly unconnected                                                                        ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vga_display_sdram:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control:VRAM_CTRL"                                                          ;
+-------------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port        ; Type  ; Severity ; Details                                                                                                                                                 ;
+-------------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; iWRITE_ADDR ; Input ; Warning  ; Input port expression (19 bits) is smaller than the input port (20 bits) it drives.  Extra input bit(s) "iWRITE_ADDR[19..19]" will be connected to GND. ;
+-------------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vga_display_sdram:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control_write_pixel:VRAM_WRITE|vga_sync_fifo:VRAMWRITE_FIFO" ;
+------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------+
; Port             ; Type   ; Severity ; Details                                                                                                                            ;
+------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------+
; oCOUNT           ; Output ; Info     ; Explicitly unconnected                                                                                                             ;
; oRD_ALMOST_EMPTY ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                ;
; oWR_ALMOST_FULL  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                           ;
+------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vga_display_sdram:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control_write_pixel:VRAM_WRITE"                                                            ;
+-----------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                                                                                                 ;
+-----------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; oMEM_ADDR ; Output ; Warning  ; Output or bidir port (19 bits) is smaller than the port expression (20 bits) it drives.  The 1 most-significant bit(s) in the port expression will be connected to GND. ;
+-----------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vga_display_sdram:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE" ;
+-----------------------+-------+----------+-----------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                   ;
+-----------------------+-------+----------+-----------------------------------------------------------+
; iDISP_WR_ADDR[31..30] ; Input ; Info     ; Stuck at GND                                              ;
+-----------------------+-------+----------+-----------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vga_display_sdram:DEVICE_DISPLAY"                                                                                                      ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                                   ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------+
; iDEV_IRQ_BUSY     ; Input  ; Info     ; Stuck at GND                                                                                                              ;
; oMEM_BYTEENA      ; Output ; Info     ; Explicitly unconnected                                                                                                    ;
; oMEM_ADDR[31..24] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                       ;
; oADV_CLOCK        ; Output ; Info     ; Explicitly unconnected                                                                                                    ;
; onADV_BLANK       ; Output ; Info     ; Explicitly unconnected                                                                                                    ;
; onADV_SYNC        ; Output ; Info     ; Explicitly unconnected                                                                                                    ;
; oADV_R            ; Output ; Warning  ; Output or bidir port (8 bits) is wider than the port expression (4 bits) it drives; bit(s) "oADV_R[7..4]" have no fanouts ;
; oADV_G            ; Output ; Warning  ; Output or bidir port (8 bits) is wider than the port expression (4 bits) it drives; bit(s) "oADV_G[7..4]" have no fanouts ;
; oADV_B            ; Output ; Warning  ; Output or bidir port (8 bits) is wider than the port expression (4 bits) it drives; bit(s) "oADV_B[7..4]" have no fanouts ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "sci_top:DEVICE_SCI|uart:UARTMOD"                                                                               ;
+------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                                                  ;
+------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; oIRQ_VALID ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+------------+--------+----------+----------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------+
; Port Connectivity Checks: "sci_top:DEVICE_SCI"        ;
+----------+--------+----------+------------------------+
; Port     ; Type   ; Severity ; Details                ;
+----------+--------+----------+------------------------+
; oIRQ_NUM ; Output ; Info     ; Explicitly unconnected ;
+----------+--------+----------+------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "keyboard:DEVICE_KEYBOARD|keyboard_sync_fifo:KEYBOARD_DATA_FIFO"                                                      ;
+------------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port             ; Type   ; Severity ; Details                                                                                                  ;
+------------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; oWR_ALMOST_FULL  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; oRD_ALMOST_EMPTY ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+------------------+--------+----------+----------------------------------------------------------------------------------------------------------+


+------------------------------------------------------+
; Port Connectivity Checks: "keyboard:DEVICE_KEYBOARD" ;
+---------------+-------+----------+-------------------+
; Port          ; Type  ; Severity ; Details           ;
+---------------+-------+----------+-------------------+
; iDEV_IRQ_BUSY ; Input ; Info     ; Stuck at GND      ;
+---------------+-------+----------+-------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "dev_interconnect:DEV_INTERCONNECT|dev_interconnect_irq:IRQ_CONTROL"                                                                                                                        ;
+-----------------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port            ; Type  ; Severity ; Details                                                                                                                                                                          ;
+-----------------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; iIRQ_CTRL_ENTRY ; Input ; Warning  ; Input port expression (6 bits) is wider than the input port (5 bits) it drives.  The 1 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+-----------------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------+
; Port Connectivity Checks: "dev_interconnect:DEV_INTERCONNECT" ;
+------------+--------+----------+------------------------------+
; Port       ; Type   ; Severity ; Details                      ;
+------------+--------+----------+------------------------------+
; oDEV1_BUSY ; Output ; Info     ; Explicitly unconnected       ;
; oDEV3_BUSY ; Output ; Info     ; Explicitly unconnected       ;
; oDEV4_REQ  ; Output ; Info     ; Explicitly unconnected       ;
; iDEV4_BUSY ; Input  ; Info     ; Stuck at GND                 ;
; oDEV4_RW   ; Output ; Info     ; Explicitly unconnected       ;
; oDEV4_ADDR ; Output ; Info     ; Explicitly unconnected       ;
; oDEV4_DATA ; Output ; Info     ; Explicitly unconnected       ;
; iDEV4_REQ  ; Input  ; Info     ; Stuck at GND                 ;
; oDEV4_BUSY ; Output ; Info     ; Explicitly unconnected       ;
; iDEV4_DATA ; Input  ; Info     ; Stuck at GND                 ;
; iDEV4_IRQ  ; Input  ; Info     ; Stuck at GND                 ;
; oDEV4_ACK  ; Output ; Info     ; Explicitly unconnected       ;
; oDEV5_REQ  ; Output ; Info     ; Explicitly unconnected       ;
; iDEV5_BUSY ; Input  ; Info     ; Stuck at GND                 ;
; oDEV5_RW   ; Output ; Info     ; Explicitly unconnected       ;
; oDEV5_ADDR ; Output ; Info     ; Explicitly unconnected       ;
; oDEV5_DATA ; Output ; Info     ; Explicitly unconnected       ;
; iDEV5_REQ  ; Input  ; Info     ; Stuck at GND                 ;
; oDEV5_BUSY ; Output ; Info     ; Explicitly unconnected       ;
; iDEV5_DATA ; Input  ; Info     ; Stuck at GND                 ;
; iDEV5_IRQ  ; Input  ; Info     ; Stuck at GND                 ;
; oDEV5_ACK  ; Output ; Info     ; Explicitly unconnected       ;
; oDEV6_REQ  ; Output ; Info     ; Explicitly unconnected       ;
; iDEV6_BUSY ; Input  ; Info     ; Stuck at GND                 ;
; oDEV6_RW   ; Output ; Info     ; Explicitly unconnected       ;
; oDEV6_ADDR ; Output ; Info     ; Explicitly unconnected       ;
; oDEV6_DATA ; Output ; Info     ; Explicitly unconnected       ;
; iDEV6_REQ  ; Input  ; Info     ; Stuck at GND                 ;
; oDEV6_BUSY ; Output ; Info     ; Explicitly unconnected       ;
; iDEV6_DATA ; Input  ; Info     ; Stuck at GND                 ;
; iDEV6_IRQ  ; Input  ; Info     ; Stuck at GND                 ;
; oDEV6_ACK  ; Output ; Info     ; Explicitly unconnected       ;
; oDEV7_REQ  ; Output ; Info     ; Explicitly unconnected       ;
; iDEV7_BUSY ; Input  ; Info     ; Stuck at GND                 ;
; oDEV7_RW   ; Output ; Info     ; Explicitly unconnected       ;
; oDEV7_ADDR ; Output ; Info     ; Explicitly unconnected       ;
; oDEV7_DATA ; Output ; Info     ; Explicitly unconnected       ;
; iDEV7_REQ  ; Input  ; Info     ; Stuck at GND                 ;
; oDEV7_BUSY ; Output ; Info     ; Explicitly unconnected       ;
; iDEV7_DATA ; Input  ; Info     ; Stuck at GND                 ;
; iDEV7_IRQ  ; Input  ; Info     ; Stuck at GND                 ;
; oDEV7_ACK  ; Output ; Info     ; Explicitly unconnected       ;
+------------+--------+----------+------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|peripheral_interface_controller:PIC" ;
+----------+-------+----------+-------------------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                             ;
+----------+-------+----------+-------------------------------------------------------------------------------------+
; iIO_BUSY ; Input ; Info     ; Stuck at GND                                                                        ;
+----------+-------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|endian_controller:ENDIAN_TO_CPU_H" ;
+------------+--------+----------+--------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                        ;
+------------+--------+----------+--------------------------------------------------------------------------------+
; iSRC_MASK  ; Input  ; Info     ; Stuck at VCC                                                                   ;
; oDEST_MASK ; Output ; Info     ; Explicitly unconnected                                                         ;
+------------+--------+----------+--------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|endian_controller:ENDIAN_TO_CPU_L" ;
+------------+--------+----------+--------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                        ;
+------------+--------+----------+--------------------------------------------------------------------------------+
; iSRC_MASK  ; Input  ; Info     ; Stuck at VCC                                                                   ;
; oDEST_MASK ; Output ; Info     ; Explicitly unconnected                                                         ;
+------------+--------+----------+--------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|memory_pipe_arbiter:MEM_ARBITER|mist32e10fa_arbiter_matching_queue:MEM_MATCHING_QUEUE" ;
+-----------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                                                             ;
+-----------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------+
; oRD_EMPTY ; Output ; Info     ; Explicitly unconnected                                                                                                              ;
+-----------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|memory_pipe_arbiter:MEM_ARBITER" ;
+------------+-------+----------+-------------------------------------------------------------------------------+
; Port       ; Type  ; Severity ; Details                                                                       ;
+------------+-------+----------+-------------------------------------------------------------------------------+
; iDATA_BUSY ; Input ; Info     ; Stuck at GND                                                                  ;
+------------+-------+----------+-------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE" ;
+----------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port           ; Type   ; Severity ; Details                                                                                                                                                           ;
+----------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; iREMOVE        ; Input  ; Info     ; Stuck at GND                                                                                                                                                      ;
; iRD_ADDR[1..0] ; Input  ; Info     ; Stuck at GND                                                                                                                                                      ;
; oRD_HIT        ; Output ; Info     ; Explicitly unconnected                                                                                                                                            ;
; oUP_BUSY       ; Output ; Info     ; Explicitly unconnected                                                                                                                                            ;
; oWR_BUSY       ; Output ; Info     ; Explicitly unconnected                                                                                                                                            ;
; iWR_ADDR[5..0] ; Input  ; Info     ; Stuck at GND                                                                                                                                                      ;
+----------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|execute_jump:STAGE_JUMP" ;
+-----------------------------+--------+----------+-----------------------------------------------------------------------------------------------------------+
; Port                        ; Type   ; Severity ; Details                                                                                                   ;
+-----------------------------+--------+----------+-----------------------------------------------------------------------------------------------------------+
; iPREV_SYSREG_PDT_VALID      ; Input  ; Info     ; Stuck at GND                                                                                              ;
; oNEXT_TYPE_BRANCH_VALID     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                       ;
; oNEXT_TYPE_SYSREG_PDT_VALID ; Output ; Info     ; Explicitly unconnected                                                                                    ;
+-----------------------------+--------+----------+-----------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|execute_branch:EXE_BRANCH" ;
+-------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------+
; Port        ; Type   ; Severity ; Details                                                                                                                     ;
+-------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------+
; oHALT_VALID ; Output ; Info     ; Explicitly unconnected                                                                                                      ;
; oIDTS_VALID ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                    ;
+-------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|execute_load_store:STAGE_LDST" ;
+-----------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------+
; Port            ; Type   ; Severity ; Details                                                                                                                     ;
+-----------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------+
; iPREV_TIDR      ; Input  ; Info     ; Stuck at GND                                                                                                                ;
; iPREV_LDST_PDT  ; Input  ; Info     ; Stuck at GND                                                                                                                ;
; oLDST_PDT       ; Output ; Info     ; Explicitly unconnected                                                                                                      ;
; oLDST_ASID      ; Output ; Info     ; Explicitly unconnected                                                                                                      ;
; oLDST_MMUMOD    ; Output ; Info     ; Explicitly unconnected                                                                                                      ;
; oLDST_MMUPS     ; Output ; Info     ; Explicitly unconnected                                                                                                      ;
; oNEXT_VALID     ; Output ; Info     ; Explicitly unconnected                                                                                                      ;
; oNEXT_SPR_VALID ; Output ; Info     ; Explicitly unconnected                                                                                                      ;
; oNEXT_SPR       ; Output ; Info     ; Explicitly unconnected                                                                                                      ;
+-----------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|execute_adder_calc:LDST_CALC_ADDR" ;
+-----------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                                                               ;
+-----------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------+
; iPDTR     ; Input  ; Info     ; Stuck at GND                                                                                                                          ;
; iKPDTR    ; Input  ; Info     ; Stuck at GND                                                                                                                          ;
; oOUT_DATA ; Output ; Info     ; Explicitly unconnected                                                                                                                ;
+-----------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|execute_forwarding:FORWARDING_RS1" ;
+------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------+
; Port             ; Type   ; Severity ; Details                                                                                                                        ;
+------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------+
; oNEXT_SOURCE_SPR ; Output ; Info     ; Explicitly unconnected                                                                                                         ;
; oNEXT_SOURCE_PSR ; Output ; Info     ; Explicitly unconnected                                                                                                         ;
+------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|execute_forwarding:FORWARDING_RS0" ;
+----------------------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------+
; Port                 ; Type  ; Severity ; Details                                                                                                                     ;
+----------------------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------+
; iPREVIOUS_SOURCE_IMM ; Input ; Info     ; Stuck at GND                                                                                                                ;
+----------------------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|decode:DECODE|decode_function:DECODE_FUNCTION" ;
+------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                                                                          ;
+------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------+
; oINF_ERROR ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                         ;
+------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|fetch:FETCH|mist32e10fa_arbiter_matching_queue:INST_MATCHING_QUEUE" ;
+-----------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                                                                                ;
+-----------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; iWR_FLAG  ; Input  ; Info     ; Stuck at GND                                                                                                                                           ;
; oRD_FLAG  ; Output ; Info     ; Explicitly unconnected                                                                                                                                 ;
; oRD_EMPTY ; Output ; Info     ; Explicitly unconnected                                                                                                                                 ;
+-----------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|fetch:FETCH|fetch_branch_predictor:BRANCH_PREDICTOR" ;
+--------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------+
; Port   ; Type  ; Severity ; Details                                                                                                                                     ;
+--------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------+
; iFLUSH ; Input ; Info     ; Stuck at GND                                                                                                                                ;
+--------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|fetch:FETCH"                            ;
+-----------------------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port                        ; Type   ; Severity ; Details                                                                                                  ;
+-----------------------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; oBRANCH_PREDICT_FETCH_FLUSH ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+-----------------------------+--------+----------+----------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|l1_inst_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE" ;
+----------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port           ; Type   ; Severity ; Details                                                                                                                                                           ;
+----------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; oRD_BUSY       ; Output ; Info     ; Explicitly unconnected                                                                                                                                            ;
; iRD_ADDR[2..0] ; Input  ; Info     ; Stuck at GND                                                                                                                                                      ;
; oWR_BUSY       ; Output ; Info     ; Explicitly unconnected                                                                                                                                            ;
; iWR_ADDR[5..0] ; Input  ; Info     ; Stuck at GND                                                                                                                                                      ;
+----------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|pipeline_control:PIPELINE_CTRL" ;
+-----------------------+--------+----------+--------------------------------------------------------------------------------------------------------+
; Port                  ; Type   ; Severity ; Details                                                                                                ;
+-----------------------+--------+----------+--------------------------------------------------------------------------------------------------------+
; oEVENT_SETREG_SPR_SET ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                    ;
; oEVENT_SETREG_SPR     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                    ;
+-----------------------+--------+----------+--------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA"                                                ;
+--------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port               ; Type   ; Severity ; Details                                                                             ;
+--------------------+--------+----------+-------------------------------------------------------------------------------------+
; oMEMORY_ORDER      ; Output ; Info     ; Explicitly unconnected                                                              ;
; oMEMORY_ADDR[1..0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; oDEBUG_PC          ; Output ; Info     ; Explicitly unconnected                                                              ;
+--------------------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------+
; Port Connectivity Checks: "mist32_mist32e_rs0:TARGET" ;
+---------------------+-------+----------+--------------+
; Port                ; Type  ; Severity ; Details      ;
+---------------------+-------+----------+--------------+
; iIBOOT_MEMIF_REQ_RW ; Input ; Info     ; Stuck at VCC ;
+---------------------+-------+----------+--------------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "iboot_rom_de0_cv:IBOOT_ROM|iboot_rom_asmi_reader:FLASH_CONTROLLOR|iboot_rom_showahead_async_fifo:OUTPUT_QUEUE" ;
+-----------+--------+----------+-----------------------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                                   ;
+-----------+--------+----------+-----------------------------------------------------------------------------------------------------------+
; oWR_COUNT ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.  ;
; oRD_COUNT ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.  ;
+-----------+--------+----------+-----------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "iboot_rom_de0_cv:IBOOT_ROM|iboot_rom_asmi_reader:FLASH_CONTROLLOR|altera_asmi_rom:ASMI" ;
+--------------+--------+----------+---------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                         ;
+--------------+--------+----------+---------------------------------------------------------------------------------+
; read_address ; Output ; Info     ; Explicitly unconnected                                                          ;
+--------------+--------+----------+---------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "iboot_rom_de0_cv:IBOOT_ROM|iboot_rom_asmi_reader:FLASH_CONTROLLOR|iboot_rom_showahead_async_fifo:REQUEST_QUEUE" ;
+-----------+--------+----------+------------------------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                                    ;
+-----------+--------+----------+------------------------------------------------------------------------------------------------------------+
; oWR_COUNT ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.   ;
; oRD_COUNT ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.   ;
+-----------+--------+----------+------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------+
; Port Connectivity Checks: "iboot_rom_de0_cv:IBOOT_ROM"           ;
+---------------------+--------+----------+------------------------+
; Port                ; Type   ; Severity ; Details                ;
+---------------------+--------+----------+------------------------+
; iRESET_SYNC         ; Input  ; Info     ; Stuck at GND           ;
; iRESET_ASMI_SYNC    ; Input  ; Info     ; Stuck at GND           ;
; oIBOOT_MEMIF_REQ_RW ; Output ; Info     ; Explicitly unconnected ;
+---------------------+--------+----------+------------------------+


+--------------------------------------------------------------------------+
; Port Connectivity Checks: "global_clock:GLOBAL_CLOCK|system_pll:VGA_PLL" ;
+----------+--------+----------+-------------------------------------------+
; Port     ; Type   ; Severity ; Details                                   ;
+----------+--------+----------+-------------------------------------------+
; rst      ; Input  ; Info     ; Stuck at GND                              ;
; outclk_0 ; Output ; Info     ; Explicitly unconnected                    ;
; outclk_1 ; Output ; Info     ; Explicitly unconnected                    ;
+----------+--------+----------+-------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; arriav_asmiblock      ; 1                           ;
; arriav_ff             ; 14913                       ;
;     CLR               ; 932                         ;
;     CLR SCLR          ; 124                         ;
;     CLR SCLR SLD      ; 64                          ;
;     CLR SLD           ; 65                          ;
;     ENA               ; 7172                        ;
;     ENA CLR           ; 3558                        ;
;     ENA CLR SCLR      ; 815                         ;
;     ENA CLR SCLR SLD  ; 29                          ;
;     ENA CLR SLD       ; 1770                        ;
;     plain             ; 384                         ;
; arriav_io_obuf        ; 56                          ;
; arriav_lcell_comb     ; 14903                       ;
;     arith             ; 1007                        ;
;         0 data inputs ; 8                           ;
;         1 data inputs ; 750                         ;
;         2 data inputs ; 225                         ;
;         3 data inputs ; 12                          ;
;         4 data inputs ; 7                           ;
;         5 data inputs ; 5                           ;
;     extend            ; 1652                        ;
;         7 data inputs ; 1652                        ;
;     normal            ; 12119                       ;
;         0 data inputs ; 1                           ;
;         1 data inputs ; 47                          ;
;         2 data inputs ; 722                         ;
;         3 data inputs ; 1306                        ;
;         4 data inputs ; 1538                        ;
;         5 data inputs ; 2163                        ;
;         6 data inputs ; 6342                        ;
;     shared            ; 125                         ;
;         0 data inputs ; 1                           ;
;         2 data inputs ; 124                         ;
; arriav_mac            ; 3                           ;
; boundary_port         ; 167                         ;
; generic_pll           ; 3                           ;
; stratixv_ram_block    ; 4641                        ;
;                       ;                             ;
; Max LUT depth         ; 16.00                       ;
; Average LUT depth     ; 6.31                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:02:17     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 15.1.1 Build 189 12/02/2015 SJ Lite Edition
    Info: Processing started: Wed Feb 03 19:01:59 2016
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off top_de0_cv -c top_de0_cv
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file /cygwin64/home/mist32_mist32ers1/src/device/mmc/mmc_top_control_layer_512.v
    Info (12023): Found entity 1: mmc_top_control_layer_512 File: C:/cygwin64/home/MIST32_MIST32ERS1/src/device/mmc/mmc_top_control_layer_512.v Line: 6
Info (12021): Found 1 design units, including 1 entities, in source file /cygwin64/home/mist32_mist32ers1/src/device/mmc/mmc_top.sv
    Info (12023): Found entity 1: mmc_top File: C:/cygwin64/home/MIST32_MIST32ERS1/src/device/mmc/mmc_top.sv Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file /cygwin64/home/mist32_mist32ers1/src/device/mmc/mmc_spi_transfer_layer.v
    Info (12023): Found entity 1: mmc_spi_transfer_layer File: C:/cygwin64/home/MIST32_MIST32ERS1/src/device/mmc/mmc_spi_transfer_layer.v Line: 4
Info (12021): Found 1 design units, including 1 entities, in source file /cygwin64/home/mist32_mist32ers1/src/device/mmc/mmc_cmd_control_layer_initial.v
    Info (12023): Found entity 1: mmc_cmd_control_layer_initial File: C:/cygwin64/home/MIST32_MIST32ERS1/src/device/mmc/mmc_cmd_control_layer_initial.v Line: 4
Info (12021): Found 1 design units, including 1 entities, in source file /cygwin64/home/mist32_mist32ers1/src/device/mmc/mmc_cmd_control_layer_cmd24.v
    Info (12023): Found entity 1: mmc_cmd_control_layer_cmd24 File: C:/cygwin64/home/MIST32_MIST32ERS1/src/device/mmc/mmc_cmd_control_layer_cmd24.v Line: 4
Info (12021): Found 1 design units, including 1 entities, in source file /cygwin64/home/mist32_mist32ers1/src/device/mmc/mmc_cmd_control_layer_cmd17.v
    Info (12023): Found entity 1: mmc_cmd_control_layer_cmd17 File: C:/cygwin64/home/MIST32_MIST32ERS1/src/device/mmc/mmc_cmd_control_layer_cmd17.v Line: 4
Info (12021): Found 1 design units, including 1 entities, in source file /cygwin64/home/mist32_mist32ers1/src/device/mmc/mmc_cmd_control_layer_cmd16.v
    Info (12023): Found entity 1: mmc_cmd_control_layer_cmd16 File: C:/cygwin64/home/MIST32_MIST32ERS1/src/device/mmc/mmc_cmd_control_layer_cmd16.v Line: 4
Info (12021): Found 1 design units, including 1 entities, in source file /cygwin64/home/mist32_mist32ers1/src/device/mmc/mmc_cmd_control_layer_cmd1.v
    Info (12023): Found entity 1: mmc_cmd_control_layer_cmd1 File: C:/cygwin64/home/MIST32_MIST32ERS1/src/device/mmc/mmc_cmd_control_layer_cmd1.v Line: 4
Info (12021): Found 1 design units, including 1 entities, in source file /cygwin64/home/mist32_mist32ers1/src/device/mmc/mmc_cmd_control_layer_cmd0.v
    Info (12023): Found entity 1: mmc_cmd_control_layer_cmd0 File: C:/cygwin64/home/MIST32_MIST32ERS1/src/device/mmc/mmc_cmd_control_layer_cmd0.v Line: 4
Info (12021): Found 1 design units, including 1 entities, in source file /cygwin64/home/mist32_mist32ers1/src/device/mmc/mmc_cmd_control_layer_512.v
    Info (12023): Found entity 1: mmc_cmd_control_layer_512 File: C:/cygwin64/home/MIST32_MIST32ERS1/src/device/mmc/mmc_cmd_control_layer_512.v Line: 5
Info (12021): Found 1 design units, including 1 entities, in source file /cygwin64/home/mist32_mist32ers1/src/device/mmc/mmc_buffer_512b.v
    Info (12023): Found entity 1: mmc_buffer_512b File: C:/cygwin64/home/MIST32_MIST32ERS1/src/device/mmc/mmc_buffer_512b.v Line: 6
Info (12021): Found 1 design units, including 1 entities, in source file /cygwin64/home/mist32_mist32ers1/src/device/vga_sdram/vga_arbiter_matching_queue.sv
    Info (12023): Found entity 1: vga_arbiter_matching_queue File: C:/cygwin64/home/MIST32_MIST32ERS1/src/device/vga_sdram/vga_arbiter_matching_queue.sv Line: 5
Info (12021): Found 1 design units, including 1 entities, in source file src/primitive/altera_primitive_sync_fifo_showahead_97in_97out_32depth/altera_primitive_sync_fifo_showahead_97in_97out_32depth.v
    Info (12023): Found entity 1: altera_primitive_sync_fifo_showahead_97in_97out_32depth File: C:/cygwin64/home/MIST32_MIST32ERS1/synth/de0-cv/src/primitive/altera_primitive_sync_fifo_showahead_97in_97out_32depth/altera_primitive_sync_fifo_showahead_97in_97out_32depth.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file src/primitive/altera_asmi_rom/altera_asmi_rom/synthesis/altera_asmi_rom.v
    Info (12023): Found entity 1: altera_asmi_rom File: C:/cygwin64/home/MIST32_MIST32ERS1/synth/de0-cv/src/primitive/altera_asmi_rom/altera_asmi_rom/synthesis/altera_asmi_rom.v Line: 6
Info (12021): Found 1 design units, including 1 entities, in source file src/primitive/altera_asmi_rom/altera_asmi_rom/synthesis/submodules/altera_asmi_rom_asmi_parallel_0.v
    Info (12023): Found entity 1: altera_asmi_rom_asmi_parallel_0 File: C:/cygwin64/home/MIST32_MIST32ERS1/synth/de0-cv/src/primitive/altera_asmi_rom/altera_asmi_rom/synthesis/submodules/altera_asmi_rom_asmi_parallel_0.v Line: 30
Info (12021): Found 1 design units, including 1 entities, in source file src/primitive/altera_primitive_ram_64bit_32768word/altera_primitive_ram_64bit_32768word.v
    Info (12023): Found entity 1: altera_primitive_ram_64bit_32768word File: C:/cygwin64/home/MIST32_MIST32ERS1/synth/de0-cv/src/primitive/altera_primitive_ram_64bit_32768word/altera_primitive_ram_64bit_32768word.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file /cygwin64/home/mist32e10fa/src/core/allocate/allocate_system_register.sv
    Info (12023): Found entity 1: allocate_system_register File: C:/cygwin64/home/mist32e10fa/src/core/allocate/allocate_system_register.sv Line: 5
Info (12021): Found 1 design units, including 1 entities, in source file /cygwin64/home/mist32e10fa/src/core/allocate/allocate_general_register.sv
    Info (12023): Found entity 1: allocate_general_register File: C:/cygwin64/home/mist32e10fa/src/core/allocate/allocate_general_register.sv Line: 5
Info (12021): Found 1 design units, including 1 entities, in source file /cygwin64/home/mist32e10fa/src/core/allocate/allocate_frcr_timer.sv
    Info (12023): Found entity 1: allocate_frcr_timer File: C:/cygwin64/home/mist32e10fa/src/core/allocate/allocate_frcr_timer.sv Line: 5
Info (12021): Found 1 design units, including 1 entities, in source file /cygwin64/home/mist32e10fa/src/core/allocate/allocate.sv
    Info (12023): Found entity 1: allocate File: C:/cygwin64/home/mist32e10fa/src/core/allocate/allocate.sv Line: 8
Info (12021): Found 1 design units, including 1 entities, in source file /cygwin64/home/mist32e10fa/src/core/decode/decode_function.sv
    Info (12023): Found entity 1: decode_function File: C:/cygwin64/home/mist32e10fa/src/core/decode/decode_function.sv Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file /cygwin64/home/mist32e10fa/src/core/decode/decode.sv
    Info (12023): Found entity 1: decode File: C:/cygwin64/home/mist32e10fa/src/core/decode/decode.sv Line: 6
Info (12021): Found 1 design units, including 1 entities, in source file /cygwin64/home/mist32e10fa/src/core/execute/execute_sys_reg.sv
    Info (12023): Found entity 1: execute_sys_reg File: C:/cygwin64/home/mist32e10fa/src/core/execute/execute_sys_reg.sv Line: 8
Info (12021): Found 1 design units, including 1 entities, in source file /cygwin64/home/mist32e10fa/src/core/execute/execute_shift_decoder.sv
    Info (12023): Found entity 1: execute_shift_decode File: C:/cygwin64/home/mist32e10fa/src/core/execute/execute_shift_decoder.sv Line: 7
Info (12021): Found 1 design units, including 1 entities, in source file /cygwin64/home/mist32e10fa/src/core/execute/execute_shift.sv
    Info (12023): Found entity 1: execute_shift File: C:/cygwin64/home/mist32e10fa/src/core/execute/execute_shift.sv Line: 10
Info (12021): Found 1 design units, including 1 entities, in source file /cygwin64/home/mist32e10fa/src/core/execute/execute_mul.sv
    Info (12023): Found entity 1: execute_mul File: C:/cygwin64/home/mist32e10fa/src/core/execute/execute_mul.sv Line: 6
Info (12021): Found 1 design units, including 1 entities, in source file /cygwin64/home/mist32e10fa/src/core/execute/execute_logic_decoder.sv
    Info (12023): Found entity 1: execute_logic_decode File: C:/cygwin64/home/mist32e10fa/src/core/execute/execute_logic_decoder.sv Line: 7
Info (12021): Found 1 design units, including 1 entities, in source file /cygwin64/home/mist32e10fa/src/core/execute/execute_logic.sv
    Info (12023): Found entity 1: execute_logic File: C:/cygwin64/home/mist32e10fa/src/core/execute/execute_logic.sv Line: 10
Info (12021): Found 1 design units, including 1 entities, in source file /cygwin64/home/mist32e10fa/src/core/execute/execute_load_store.sv
    Info (12023): Found entity 1: execute_load_store File: C:/cygwin64/home/mist32e10fa/src/core/execute/execute_load_store.sv Line: 5
Info (12021): Found 1 design units, including 1 entities, in source file /cygwin64/home/mist32e10fa/src/core/execute/execute_load_data.sv
    Info (12023): Found entity 1: execute_load_data File: C:/cygwin64/home/mist32e10fa/src/core/execute/execute_load_data.sv Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file /cygwin64/home/mist32e10fa/src/core/execute/execute_jump.sv
    Info (12023): Found entity 1: execute_jump File: C:/cygwin64/home/mist32e10fa/src/core/execute/execute_jump.sv Line: 5
Info (12021): Found 1 design units, including 1 entities, in source file /cygwin64/home/mist32e10fa/src/core/execute/execute_forwarding_register.sv
    Info (12023): Found entity 1: execute_forwarding_register File: C:/cygwin64/home/mist32e10fa/src/core/execute/execute_forwarding_register.sv Line: 4
Info (12021): Found 1 design units, including 1 entities, in source file /cygwin64/home/mist32e10fa/src/core/execute/execute_forwarding.sv
    Info (12023): Found entity 1: execute_forwarding File: C:/cygwin64/home/mist32e10fa/src/core/execute/execute_forwarding.sv Line: 5
Info (12021): Found 1 design units, including 1 entities, in source file /cygwin64/home/mist32e10fa/src/core/execute/execute_flag_register.sv
    Info (12023): Found entity 1: execute_flag_register File: C:/cygwin64/home/mist32e10fa/src/core/execute/execute_flag_register.sv Line: 4
Info (12021): Found 1 design units, including 1 entities, in source file /cygwin64/home/mist32e10fa/src/core/execute/execute_branch_predict.sv
    Info (12023): Found entity 1: execute_branch_predict File: C:/cygwin64/home/mist32e10fa/src/core/execute/execute_branch_predict.sv Line: 7
Info (12021): Found 1 design units, including 1 entities, in source file /cygwin64/home/mist32e10fa/src/core/execute/execute_branch.sv
    Info (12023): Found entity 1: execute_branch File: C:/cygwin64/home/mist32e10fa/src/core/execute/execute_branch.sv Line: 11
Info (12021): Found 1 design units, including 1 entities, in source file /cygwin64/home/mist32e10fa/src/core/execute/execute_adder_calc.sv
    Info (12023): Found entity 1: execute_adder_calc File: C:/cygwin64/home/mist32e10fa/src/core/execute/execute_adder_calc.sv Line: 12
Info (12021): Found 1 design units, including 1 entities, in source file /cygwin64/home/mist32e10fa/src/core/execute/execute_adder.sv
    Info (12023): Found entity 1: execute_adder File: C:/cygwin64/home/mist32e10fa/src/core/execute/execute_adder.sv Line: 11
Info (12021): Found 1 design units, including 1 entities, in source file /cygwin64/home/mist32e10fa/src/core/execute/execute.sv
    Info (12023): Found entity 1: execute File: C:/cygwin64/home/mist32e10fa/src/core/execute/execute.sv Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file /cygwin64/home/mist32e10fa/src/core/fetch/fetch_branch_predictor.sv
    Info (12023): Found entity 1: fetch_branch_predictor File: C:/cygwin64/home/mist32e10fa/src/core/fetch/fetch_branch_predictor.sv Line: 4
Info (12021): Found 1 design units, including 1 entities, in source file /cygwin64/home/mist32e10fa/src/core/fetch/fetch_branch_cache.sv
    Info (12023): Found entity 1: fetch_branch_cache File: C:/cygwin64/home/mist32e10fa/src/core/fetch/fetch_branch_cache.sv Line: 16
Info (12021): Found 1 design units, including 1 entities, in source file /cygwin64/home/mist32e10fa/src/core/fetch/fetch.sv
    Info (12023): Found entity 1: fetch File: C:/cygwin64/home/mist32e10fa/src/core/fetch/fetch.sv Line: 8
Info (12021): Found 1 design units, including 1 entities, in source file /cygwin64/home/mist32e10fa/src/core/instruction_buffer/instruction_buffer.sv
    Info (12023): Found entity 1: instruction_buffer File: C:/cygwin64/home/mist32e10fa/src/core/instruction_buffer/instruction_buffer.sv Line: 7
Info (12021): Found 1 design units, including 1 entities, in source file /cygwin64/home/mist32e10fa/src/core/interrupt_control/interrupt_control.sv
    Info (12023): Found entity 1: interrupt_control File: C:/cygwin64/home/mist32e10fa/src/core/interrupt_control/interrupt_control.sv Line: 5
Info (12021): Found 1 design units, including 1 entities, in source file /cygwin64/home/mist32e10fa/src/core/l1_data/l1_data_cache_64entry_4way_line64b_bus_8b.sv
    Info (12023): Found entity 1: l1_data_cache_64entry_4way_line64b_bus_8b File: C:/cygwin64/home/mist32e10fa/src/core/l1_data/l1_data_cache_64entry_4way_line64b_bus_8b.sv Line: 14
Info (12021): Found 1 design units, including 1 entities, in source file /cygwin64/home/mist32e10fa/src/core/l1_data/l1_data_cache.sv
    Info (12023): Found entity 1: l1_data_cache File: C:/cygwin64/home/mist32e10fa/src/core/l1_data/l1_data_cache.sv Line: 6
Info (12021): Found 1 design units, including 1 entities, in source file /cygwin64/home/mist32e10fa/src/core/l1_inst/l1_inst_cache_64entry_4way_line64b_bus_8b.sv
    Info (12023): Found entity 1: l1_inst_cache_64entry_4way_line64b_bus_8b File: C:/cygwin64/home/mist32e10fa/src/core/l1_inst/l1_inst_cache_64entry_4way_line64b_bus_8b.sv Line: 14
Info (12021): Found 1 design units, including 1 entities, in source file /cygwin64/home/mist32e10fa/src/core/l1_inst/l1_inst_cache.sv
    Info (12023): Found entity 1: l1_inst_cache File: C:/cygwin64/home/mist32e10fa/src/core/l1_inst/l1_inst_cache.sv Line: 6
Info (12021): Found 1 design units, including 1 entities, in source file /cygwin64/home/mist32e10fa/src/core/pipeline_control/pipeline_control_irq_return.sv
    Info (12023): Found entity 1: pipeline_control_irq_return File: C:/cygwin64/home/mist32e10fa/src/core/pipeline_control/pipeline_control_irq_return.sv Line: 6
Info (12021): Found 1 design units, including 1 entities, in source file /cygwin64/home/mist32e10fa/src/core/pipeline_control/pipeline_control_irq_call.sv
    Info (12023): Found entity 1: pipeline_control_irq_call File: C:/cygwin64/home/mist32e10fa/src/core/pipeline_control/pipeline_control_irq_call.sv Line: 6
Info (12021): Found 1 design units, including 1 entities, in source file /cygwin64/home/mist32e10fa/src/core/pipeline_control/pipeline_control_idt_read.sv
    Info (12023): Found entity 1: pipeline_control_idt_read File: C:/cygwin64/home/mist32e10fa/src/core/pipeline_control/pipeline_control_idt_read.sv Line: 6
Info (12021): Found 1 design units, including 1 entities, in source file /cygwin64/home/mist32e10fa/src/core/pipeline_control/pipeline_control_hundler_read.sv
    Info (12023): Found entity 1: pipeline_control_hundler_read File: C:/cygwin64/home/mist32e10fa/src/core/pipeline_control/pipeline_control_hundler_read.sv Line: 6
Info (12021): Found 1 design units, including 1 entities, in source file /cygwin64/home/mist32e10fa/src/core/pipeline_control/pipeline_control.sv
    Info (12023): Found entity 1: pipeline_control File: C:/cygwin64/home/mist32e10fa/src/core/pipeline_control/pipeline_control.sv Line: 5
Info (12021): Found 1 design units, including 1 entities, in source file /cygwin64/home/mist32e10fa/src/core/load_store_pipe_arbiter.sv
    Info (12023): Found entity 1: load_store_pipe_arbiter File: C:/cygwin64/home/mist32e10fa/src/core/load_store_pipe_arbiter.sv Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file /cygwin64/home/mist32e10fa/src/core/core_pipeline.sv
    Info (12023): Found entity 1: core_pipeline File: C:/cygwin64/home/mist32e10fa/src/core/core_pipeline.sv Line: 5
Info (12021): Found 1 design units, including 1 entities, in source file /cygwin64/home/mist32e10fa/src/core/core.sv
    Info (12023): Found entity 1: core File: C:/cygwin64/home/mist32e10fa/src/core/core.sv Line: 11
Info (12021): Found 1 design units, including 1 entities, in source file /cygwin64/home/mist32e10fa/src/lib/mist32e10fa_arbiter_matching_queue.sv
    Info (12023): Found entity 1: mist32e10fa_arbiter_matching_queue File: C:/cygwin64/home/mist32e10fa/src/lib/mist32e10fa_arbiter_matching_queue.sv Line: 5
Info (12021): Found 1 design units, including 1 entities, in source file /cygwin64/home/mist32e10fa/src/peripheral_interface_controller/peripheral_interface_controller.sv
    Info (12023): Found entity 1: peripheral_interface_controller File: C:/cygwin64/home/mist32e10fa/src/peripheral_interface_controller/peripheral_interface_controller.sv Line: 4
Info (12021): Found 1 design units, including 1 entities, in source file /cygwin64/home/mist32e10fa/src/mist32e10fa.sv
    Info (12023): Found entity 1: mist32e10fa File: C:/cygwin64/home/mist32e10fa/src/mist32e10fa.sv Line: 8
Info (12021): Found 1 design units, including 1 entities, in source file /cygwin64/home/mist32e10fa/src/memory_pipe_arbiter.sv
    Info (12023): Found entity 1: memory_pipe_arbiter File: C:/cygwin64/home/mist32e10fa/src/memory_pipe_arbiter.sv Line: 4
Info (12021): Found 1 design units, including 1 entities, in source file /cygwin64/home/mist32e10fa/src/endian_controller.sv
    Info (12023): Found entity 1: endian_controller File: C:/cygwin64/home/mist32e10fa/src/endian_controller.sv Line: 6
Info (12021): Found 1 design units, including 1 entities, in source file /cygwin64/home/mist32_mist32ers1/src/dev_interconnect/dev_interconnect_irq.sv
    Info (12023): Found entity 1: dev_interconnect_irq File: C:/cygwin64/home/MIST32_MIST32ERS1/src/dev_interconnect/dev_interconnect_irq.sv Line: 4
Info (12021): Found 1 design units, including 1 entities, in source file /cygwin64/home/mist32_mist32ers1/src/dev_interconnect/dev_interconnect.sv
    Info (12023): Found entity 1: dev_interconnect File: C:/cygwin64/home/MIST32_MIST32ERS1/src/dev_interconnect/dev_interconnect.sv Line: 5
Info (12021): Found 1 design units, including 1 entities, in source file /cygwin64/home/mist32_mist32ers1/src/device/keyboard/keyboard_synchronizer.sv
    Info (12023): Found entity 1: keyboard_synchronizer File: C:/cygwin64/home/MIST32_MIST32ERS1/src/device/keyboard/keyboard_synchronizer.sv Line: 6
Info (12021): Found 1 design units, including 1 entities, in source file /cygwin64/home/mist32_mist32ers1/src/device/keyboard/keyboard_sync_fifo.sv
    Info (12023): Found entity 1: keyboard_sync_fifo File: C:/cygwin64/home/MIST32_MIST32ERS1/src/device/keyboard/keyboard_sync_fifo.sv Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file /cygwin64/home/mist32_mist32ers1/src/device/keyboard/keyboard_ps2_receiver.sv
    Info (12023): Found entity 1: keyboard_ps2_receiver File: C:/cygwin64/home/MIST32_MIST32ERS1/src/device/keyboard/keyboard_ps2_receiver.sv Line: 4
Info (12021): Found 1 design units, including 1 entities, in source file /cygwin64/home/mist32_mist32ers1/src/device/keyboard/keyboard_chatta_can_50mhz_25us.sv
    Info (12023): Found entity 1: keyboard_chatta_can_50mhz_25us File: C:/cygwin64/home/MIST32_MIST32ERS1/src/device/keyboard/keyboard_chatta_can_50mhz_25us.sv Line: 11
Info (12021): Found 1 design units, including 1 entities, in source file /cygwin64/home/mist32_mist32ers1/src/device/keyboard/keyboard.sv
    Info (12023): Found entity 1: keyboard File: C:/cygwin64/home/MIST32_MIST32ERS1/src/device/keyboard/keyboard.sv Line: 14
Info (12021): Found 1 design units, including 1 entities, in source file /cygwin64/home/mist32_mist32ers1/src/device/sci/uart_transmitter.v
    Info (12023): Found entity 1: uart_transmitter File: C:/cygwin64/home/MIST32_MIST32ERS1/src/device/sci/uart_transmitter.v Line: 5
Info (12021): Found 1 design units, including 1 entities, in source file /cygwin64/home/mist32_mist32ers1/src/device/sci/uart_sync_fifo.v
    Info (12023): Found entity 1: uart_sync_fifo File: C:/cygwin64/home/MIST32_MIST32ERS1/src/device/sci/uart_sync_fifo.v Line: 5
Info (12021): Found 1 design units, including 1 entities, in source file /cygwin64/home/mist32_mist32ers1/src/device/sci/uart_receiver.v
    Info (12023): Found entity 1: uart_receiver File: C:/cygwin64/home/MIST32_MIST32ERS1/src/device/sci/uart_receiver.v Line: 5
Info (12021): Found 1 design units, including 1 entities, in source file /cygwin64/home/mist32_mist32ers1/src/device/sci/uart_double_flipflop.v
    Info (12023): Found entity 1: uart_double_flipflop File: C:/cygwin64/home/MIST32_MIST32ERS1/src/device/sci/uart_double_flipflop.v Line: 4
Info (12021): Found 1 design units, including 1 entities, in source file /cygwin64/home/mist32_mist32ers1/src/device/sci/uart_async2sync.v
    Info (12023): Found entity 1: uart_async2sync File: C:/cygwin64/home/MIST32_MIST32ERS1/src/device/sci/uart_async2sync.v Line: 4
Info (12021): Found 1 design units, including 1 entities, in source file /cygwin64/home/mist32_mist32ers1/src/device/sci/uart.v
    Info (12023): Found entity 1: uart File: C:/cygwin64/home/MIST32_MIST32ERS1/src/device/sci/uart.v Line: 4
Info (12021): Found 1 design units, including 1 entities, in source file /cygwin64/home/mist32_mist32ers1/src/device/sci/sci_top.v
    Info (12023): Found entity 1: sci_top File: C:/cygwin64/home/MIST32_MIST32ERS1/src/device/sci/sci_top.v Line: 4
Info (12021): Found 1 design units, including 1 entities, in source file /cygwin64/home/mist32_mist32ers1/src/device/vga_sdram/vga_vram_control_write_pixel.sv
    Info (12023): Found entity 1: vga_vram_control_write_pixel File: C:/cygwin64/home/MIST32_MIST32ERS1/src/device/vga_sdram/vga_vram_control_write_pixel.sv Line: 6
Info (12021): Found 1 design units, including 1 entities, in source file /cygwin64/home/mist32_mist32ers1/src/device/vga_sdram/vga_vram_control_read_pixel.sv
    Info (12023): Found entity 1: vga_vram_control_read_pixel File: C:/cygwin64/home/MIST32_MIST32ERS1/src/device/vga_sdram/vga_vram_control_read_pixel.sv Line: 6
Info (12021): Found 2 design units, including 2 entities, in source file /cygwin64/home/mist32_mist32ers1/src/device/vga_sdram/vga_vram_control.sv
    Info (12023): Found entity 1: vga_vram_control File: C:/cygwin64/home/MIST32_MIST32ERS1/src/device/vga_sdram/vga_vram_control.sv Line: 8
    Info (12023): Found entity 2: vga_vram_control_old File: C:/cygwin64/home/MIST32_MIST32ERS1/src/device/vga_sdram/vga_vram_control.sv Line: 101
Info (12021): Found 1 design units, including 1 entities, in source file /cygwin64/home/mist32_mist32ers1/src/device/vga_sdram/vga_sync_timing_640x480_60hz.sv
    Info (12023): Found entity 1: vga_sync_timing_640x480_60hz File: C:/cygwin64/home/MIST32_MIST32ERS1/src/device/vga_sdram/vga_sync_timing_640x480_60hz.sv Line: 5
Info (12021): Found 1 design units, including 1 entities, in source file /cygwin64/home/mist32_mist32ers1/src/device/vga_sdram/vga_sync_fifo.sv
    Info (12023): Found entity 1: vga_sync_fifo File: C:/cygwin64/home/MIST32_MIST32ERS1/src/device/vga_sdram/vga_sync_fifo.sv Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file /cygwin64/home/mist32_mist32ers1/src/device/vga_sdram/vga_display_sdram.sv
    Info (12023): Found entity 1: vga_display_sdram File: C:/cygwin64/home/MIST32_MIST32ERS1/src/device/vga_sdram/vga_display_sdram.sv Line: 16
Info (12021): Found 1 design units, including 1 entities, in source file /cygwin64/home/mist32_mist32ers1/src/device/vga_sdram/vga_command_controller.sv
    Info (12023): Found entity 1: vga_command_controller File: C:/cygwin64/home/MIST32_MIST32ERS1/src/device/vga_sdram/vga_command_controller.sv Line: 10
Info (12021): Found 1 design units, including 1 entities, in source file /cygwin64/home/mist32_mist32ers1/src/device/vga_sdram/vga_async_fifo_double_flipflop.sv
    Info (12023): Found entity 1: vga_async_fifo_double_flipflop File: C:/cygwin64/home/MIST32_MIST32ERS1/src/device/vga_sdram/vga_async_fifo_double_flipflop.sv Line: 5
Info (12021): Found 1 design units, including 1 entities, in source file /cygwin64/home/mist32_mist32ers1/src/device/vga_sdram/vga_async_fifo.sv
    Info (12023): Found entity 1: vga_async_fifo File: C:/cygwin64/home/MIST32_MIST32ERS1/src/device/vga_sdram/vga_async_fifo.sv Line: 27
Warning (10229): Verilog HDL Expression warning at vga_640x480_60hz_adv7123.sv(52): truncated literal to match 2 bits File: C:/cygwin64/home/MIST32_MIST32ERS1/src/device/vga_sdram/vga_640x480_60hz_adv7123.sv Line: 52
Warning (10229): Verilog HDL Expression warning at vga_640x480_60hz_adv7123.sv(65): truncated literal to match 2 bits File: C:/cygwin64/home/MIST32_MIST32ERS1/src/device/vga_sdram/vga_640x480_60hz_adv7123.sv Line: 65
Info (12021): Found 1 design units, including 1 entities, in source file /cygwin64/home/mist32_mist32ers1/src/device/vga_sdram/vga_640x480_60hz_adv7123.sv
    Info (12023): Found entity 1: vga_640x480_60hz_adv7123 File: C:/cygwin64/home/MIST32_MIST32ERS1/src/device/vga_sdram/vga_640x480_60hz_adv7123.sv Line: 4
Info (12021): Found 1 design units, including 1 entities, in source file /cygwin64/home/mist32_mist32ers1/src/memory_if/memory_if_sync_fifo.sv
    Info (12023): Found entity 1: memory_if_sync_fifo File: C:/cygwin64/home/MIST32_MIST32ERS1/src/memory_if/memory_if_sync_fifo.sv Line: 5
Info (12021): Found 1 design units, including 1 entities, in source file /cygwin64/home/mist32_mist32ers1/src/memory_if/memory_if.sv
    Info (12023): Found entity 1: memory_if File: C:/cygwin64/home/MIST32_MIST32ERS1/src/memory_if/memory_if.sv Line: 4
Info (12021): Found 1 design units, including 1 entities, in source file /cygwin64/home/mist32_mist32ers1/src/mist32_mist32e_rs0.sv
    Info (12023): Found entity 1: mist32_mist32e_rs0 File: C:/cygwin64/home/MIST32_MIST32ERS1/src/mist32_mist32e_rs0.sv Line: 4
Info (12021): Found 1 design units, including 1 entities, in source file src/iboot_rom/iboot_rom_showahead_async_fifo_double_flipflop.sv
    Info (12023): Found entity 1: iboot_rom_showahead_async_fifo_double_flipflop File: C:/cygwin64/home/MIST32_MIST32ERS1/synth/de0-cv/src/iboot_rom/iboot_rom_showahead_async_fifo_double_flipflop.sv Line: 5
Info (12021): Found 1 design units, including 1 entities, in source file src/iboot_rom/iboot_rom_showahead_async_fifo.sv
    Info (12023): Found entity 1: iboot_rom_showahead_async_fifo File: C:/cygwin64/home/MIST32_MIST32ERS1/synth/de0-cv/src/iboot_rom/iboot_rom_showahead_async_fifo.sv Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file src/iboot_rom/iboot_rom_de0_cv.sv
    Info (12023): Found entity 1: iboot_rom_de0_cv File: C:/cygwin64/home/MIST32_MIST32ERS1/synth/de0-cv/src/iboot_rom/iboot_rom_de0_cv.sv Line: 7
Info (12021): Found 1 design units, including 1 entities, in source file src/iboot_rom/iboot_rom_asmi_reader.sv
    Info (12023): Found entity 1: iboot_rom_asmi_reader File: C:/cygwin64/home/MIST32_MIST32ERS1/synth/de0-cv/src/iboot_rom/iboot_rom_asmi_reader.sv Line: 6
Info (12021): Found 1 design units, including 1 entities, in source file src/sdramc/sdram_sync_fifo.v
    Info (12023): Found entity 1: sdram_sync_fifo File: C:/cygwin64/home/MIST32_MIST32ERS1/synth/de0-cv/src/sdramc/sdram_sync_fifo.v Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file src/sdramc/sdram_controller.v
    Info (12023): Found entity 1: sdram_controller File: C:/cygwin64/home/MIST32_MIST32ERS1/synth/de0-cv/src/sdramc/sdram_controller.v Line: 13
Info (12021): Found 1 design units, including 1 entities, in source file src/top_de0_cv.sv
    Info (12023): Found entity 1: top_de0_cv File: C:/cygwin64/home/MIST32_MIST32ERS1/synth/de0-cv/src/top_de0_cv.sv Line: 4
Info (12021): Found 1 design units, including 1 entities, in source file src/global_clock.sv
    Info (12023): Found entity 1: global_clock File: C:/cygwin64/home/MIST32_MIST32ERS1/synth/de0-cv/src/global_clock.sv Line: 4
Info (12021): Found 1 design units, including 1 entities, in source file src/primitive/system_pll/system_pll.v
    Info (12023): Found entity 1: system_pll File: C:/cygwin64/home/MIST32_MIST32ERS1/synth/de0-cv/src/primitive/system_pll/system_pll.v Line: 8
Info (12021): Found 1 design units, including 1 entities, in source file src/primitive/system_pll/system_pll/system_pll_0002.v
    Info (12023): Found entity 1: system_pll_0002 File: C:/cygwin64/home/MIST32_MIST32ERS1/synth/de0-cv/src/primitive/system_pll/system_pll/system_pll_0002.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file src/primitive/altera_primitive_dualram_512bit_16word/altera_primitive_dualram_512bit_16word.v
    Info (12023): Found entity 1: altera_primitive_dualram_512bit_16word File: C:/cygwin64/home/MIST32_MIST32ERS1/synth/de0-cv/src/primitive/altera_primitive_dualram_512bit_16word/altera_primitive_dualram_512bit_16word.v Line: 40
Info (12127): Elaborating entity "top_de0_cv" for the top level hierarchy
Warning (10036): Verilog HDL or VHDL warning at top_de0_cv.sv(83): object "b_sync_reset1" assigned a value but never read File: C:/cygwin64/home/MIST32_MIST32ERS1/synth/de0-cv/src/top_de0_cv.sv Line: 83
Warning (10034): Output port "HEX0" at top_de0_cv.sv(32) has no driver File: C:/cygwin64/home/MIST32_MIST32ERS1/synth/de0-cv/src/top_de0_cv.sv Line: 32
Warning (10034): Output port "HEX1" at top_de0_cv.sv(33) has no driver File: C:/cygwin64/home/MIST32_MIST32ERS1/synth/de0-cv/src/top_de0_cv.sv Line: 33
Warning (10034): Output port "HEX2" at top_de0_cv.sv(34) has no driver File: C:/cygwin64/home/MIST32_MIST32ERS1/synth/de0-cv/src/top_de0_cv.sv Line: 34
Warning (10034): Output port "HEX3" at top_de0_cv.sv(35) has no driver File: C:/cygwin64/home/MIST32_MIST32ERS1/synth/de0-cv/src/top_de0_cv.sv Line: 35
Warning (10034): Output port "HEX4" at top_de0_cv.sv(36) has no driver File: C:/cygwin64/home/MIST32_MIST32ERS1/synth/de0-cv/src/top_de0_cv.sv Line: 36
Warning (10034): Output port "HEX5" at top_de0_cv.sv(37) has no driver File: C:/cygwin64/home/MIST32_MIST32ERS1/synth/de0-cv/src/top_de0_cv.sv Line: 37
Info (12128): Elaborating entity "global_clock" for hierarchy "global_clock:GLOBAL_CLOCK" File: C:/cygwin64/home/MIST32_MIST32ERS1/synth/de0-cv/src/top_de0_cv.sv Line: 76
Info (12128): Elaborating entity "system_pll" for hierarchy "global_clock:GLOBAL_CLOCK|system_pll:VGA_PLL" File: C:/cygwin64/home/MIST32_MIST32ERS1/synth/de0-cv/src/global_clock.sv Line: 24
Info (12128): Elaborating entity "system_pll_0002" for hierarchy "global_clock:GLOBAL_CLOCK|system_pll:VGA_PLL|system_pll_0002:system_pll_inst" File: C:/cygwin64/home/MIST32_MIST32ERS1/synth/de0-cv/src/primitive/system_pll/system_pll.v Line: 26
Info (12128): Elaborating entity "altera_pll" for hierarchy "global_clock:GLOBAL_CLOCK|system_pll:VGA_PLL|system_pll_0002:system_pll_inst|altera_pll:altera_pll_i" File: C:/cygwin64/home/MIST32_MIST32ERS1/synth/de0-cv/src/primitive/system_pll/system_pll/system_pll_0002.v Line: 94
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "wire_to_nowhere_64" into its bus
Info (12130): Elaborated megafunction instantiation "global_clock:GLOBAL_CLOCK|system_pll:VGA_PLL|system_pll_0002:system_pll_inst|altera_pll:altera_pll_i" File: C:/cygwin64/home/MIST32_MIST32ERS1/synth/de0-cv/src/primitive/system_pll/system_pll/system_pll_0002.v Line: 94
Info (12133): Instantiated megafunction "global_clock:GLOBAL_CLOCK|system_pll:VGA_PLL|system_pll_0002:system_pll_inst|altera_pll:altera_pll_i" with the following parameter: File: C:/cygwin64/home/MIST32_MIST32ERS1/synth/de0-cv/src/primitive/system_pll/system_pll/system_pll_0002.v Line: 94
    Info (12134): Parameter "fractional_vco_multiplier" = "false"
    Info (12134): Parameter "reference_clock_frequency" = "50.0 MHz"
    Info (12134): Parameter "operation_mode" = "direct"
    Info (12134): Parameter "number_of_clocks" = "4"
    Info (12134): Parameter "output_clock_frequency0" = "75.000000 MHz"
    Info (12134): Parameter "phase_shift0" = "0 ps"
    Info (12134): Parameter "duty_cycle0" = "50"
    Info (12134): Parameter "output_clock_frequency1" = "49.038461 MHz"
    Info (12134): Parameter "phase_shift1" = "0 ps"
    Info (12134): Parameter "duty_cycle1" = "50"
    Info (12134): Parameter "output_clock_frequency2" = "25.000000 MHz"
    Info (12134): Parameter "phase_shift2" = "0 ps"
    Info (12134): Parameter "duty_cycle2" = "50"
    Info (12134): Parameter "output_clock_frequency3" = "19.921875 MHz"
    Info (12134): Parameter "phase_shift3" = "0 ps"
    Info (12134): Parameter "duty_cycle3" = "50"
    Info (12134): Parameter "output_clock_frequency4" = "0 MHz"
    Info (12134): Parameter "phase_shift4" = "0 ps"
    Info (12134): Parameter "duty_cycle4" = "50"
    Info (12134): Parameter "output_clock_frequency5" = "0 MHz"
    Info (12134): Parameter "phase_shift5" = "0 ps"
    Info (12134): Parameter "duty_cycle5" = "50"
    Info (12134): Parameter "output_clock_frequency6" = "0 MHz"
    Info (12134): Parameter "phase_shift6" = "0 ps"
    Info (12134): Parameter "duty_cycle6" = "50"
    Info (12134): Parameter "output_clock_frequency7" = "0 MHz"
    Info (12134): Parameter "phase_shift7" = "0 ps"
    Info (12134): Parameter "duty_cycle7" = "50"
    Info (12134): Parameter "output_clock_frequency8" = "0 MHz"
    Info (12134): Parameter "phase_shift8" = "0 ps"
    Info (12134): Parameter "duty_cycle8" = "50"
    Info (12134): Parameter "output_clock_frequency9" = "0 MHz"
    Info (12134): Parameter "phase_shift9" = "0 ps"
    Info (12134): Parameter "duty_cycle9" = "50"
    Info (12134): Parameter "output_clock_frequency10" = "0 MHz"
    Info (12134): Parameter "phase_shift10" = "0 ps"
    Info (12134): Parameter "duty_cycle10" = "50"
    Info (12134): Parameter "output_clock_frequency11" = "0 MHz"
    Info (12134): Parameter "phase_shift11" = "0 ps"
    Info (12134): Parameter "duty_cycle11" = "50"
    Info (12134): Parameter "output_clock_frequency12" = "0 MHz"
    Info (12134): Parameter "phase_shift12" = "0 ps"
    Info (12134): Parameter "duty_cycle12" = "50"
    Info (12134): Parameter "output_clock_frequency13" = "0 MHz"
    Info (12134): Parameter "phase_shift13" = "0 ps"
    Info (12134): Parameter "duty_cycle13" = "50"
    Info (12134): Parameter "output_clock_frequency14" = "0 MHz"
    Info (12134): Parameter "phase_shift14" = "0 ps"
    Info (12134): Parameter "duty_cycle14" = "50"
    Info (12134): Parameter "output_clock_frequency15" = "0 MHz"
    Info (12134): Parameter "phase_shift15" = "0 ps"
    Info (12134): Parameter "duty_cycle15" = "50"
    Info (12134): Parameter "output_clock_frequency16" = "0 MHz"
    Info (12134): Parameter "phase_shift16" = "0 ps"
    Info (12134): Parameter "duty_cycle16" = "50"
    Info (12134): Parameter "output_clock_frequency17" = "0 MHz"
    Info (12134): Parameter "phase_shift17" = "0 ps"
    Info (12134): Parameter "duty_cycle17" = "50"
    Info (12134): Parameter "pll_type" = "General"
    Info (12134): Parameter "pll_subtype" = "General"
Info (12128): Elaborating entity "iboot_rom_de0_cv" for hierarchy "iboot_rom_de0_cv:IBOOT_ROM" File: C:/cygwin64/home/MIST32_MIST32ERS1/synth/de0-cv/src/top_de0_cv.sv Line: 128
Info (10264): Verilog HDL Case Statement information at iboot_rom_de0_cv.sv(107): all case item expressions in this case statement are onehot File: C:/cygwin64/home/MIST32_MIST32ERS1/synth/de0-cv/src/iboot_rom/iboot_rom_de0_cv.sv Line: 107
Info (12128): Elaborating entity "iboot_rom_asmi_reader" for hierarchy "iboot_rom_de0_cv:IBOOT_ROM|iboot_rom_asmi_reader:FLASH_CONTROLLOR" File: C:/cygwin64/home/MIST32_MIST32ERS1/synth/de0-cv/src/iboot_rom/iboot_rom_de0_cv.sv Line: 76
Info (12128): Elaborating entity "iboot_rom_showahead_async_fifo" for hierarchy "iboot_rom_de0_cv:IBOOT_ROM|iboot_rom_asmi_reader:FLASH_CONTROLLOR|iboot_rom_showahead_async_fifo:REQUEST_QUEUE" File: C:/cygwin64/home/MIST32_MIST32ERS1/synth/de0-cv/src/iboot_rom/iboot_rom_asmi_reader.sv Line: 65
Info (12128): Elaborating entity "iboot_rom_showahead_async_fifo_double_flipflop" for hierarchy "iboot_rom_de0_cv:IBOOT_ROM|iboot_rom_asmi_reader:FLASH_CONTROLLOR|iboot_rom_showahead_async_fifo:REQUEST_QUEUE|iboot_rom_showahead_async_fifo_double_flipflop:D_FIFO_READ" File: C:/cygwin64/home/MIST32_MIST32ERS1/synth/de0-cv/src/iboot_rom/iboot_rom_showahead_async_fifo.sv Line: 120
Info (12128): Elaborating entity "altera_asmi_rom" for hierarchy "iboot_rom_de0_cv:IBOOT_ROM|iboot_rom_asmi_reader:FLASH_CONTROLLOR|altera_asmi_rom:ASMI" File: C:/cygwin64/home/MIST32_MIST32ERS1/synth/de0-cv/src/iboot_rom/iboot_rom_asmi_reader.sv Line: 84
Info (12128): Elaborating entity "altera_asmi_rom_asmi_parallel_0" for hierarchy "iboot_rom_de0_cv:IBOOT_ROM|iboot_rom_asmi_reader:FLASH_CONTROLLOR|altera_asmi_rom:ASMI|altera_asmi_rom_asmi_parallel_0:asmi_parallel_0" File: C:/cygwin64/home/MIST32_MIST32ERS1/synth/de0-cv/src/primitive/altera_asmi_rom/altera_asmi_rom/synthesis/altera_asmi_rom.v Line: 28
Info (12128): Elaborating entity "a_graycounter" for hierarchy "iboot_rom_de0_cv:IBOOT_ROM|iboot_rom_asmi_reader:FLASH_CONTROLLOR|altera_asmi_rom:ASMI|altera_asmi_rom_asmi_parallel_0:asmi_parallel_0|a_graycounter:addbyte_cntr" File: C:/cygwin64/home/MIST32_MIST32ERS1/synth/de0-cv/src/primitive/altera_asmi_rom/altera_asmi_rom/synthesis/submodules/altera_asmi_rom_asmi_parallel_0.v Line: 229
Info (12130): Elaborated megafunction instantiation "iboot_rom_de0_cv:IBOOT_ROM|iboot_rom_asmi_reader:FLASH_CONTROLLOR|altera_asmi_rom:ASMI|altera_asmi_rom_asmi_parallel_0:asmi_parallel_0|a_graycounter:addbyte_cntr" File: C:/cygwin64/home/MIST32_MIST32ERS1/synth/de0-cv/src/primitive/altera_asmi_rom/altera_asmi_rom/synthesis/submodules/altera_asmi_rom_asmi_parallel_0.v Line: 229
Info (12133): Instantiated megafunction "iboot_rom_de0_cv:IBOOT_ROM|iboot_rom_asmi_reader:FLASH_CONTROLLOR|altera_asmi_rom:ASMI|altera_asmi_rom_asmi_parallel_0:asmi_parallel_0|a_graycounter:addbyte_cntr" with the following parameter: File: C:/cygwin64/home/MIST32_MIST32ERS1/synth/de0-cv/src/primitive/altera_asmi_rom/altera_asmi_rom/synthesis/submodules/altera_asmi_rom_asmi_parallel_0.v Line: 229
    Info (12134): Parameter "width" = "3"
    Info (12134): Parameter "lpm_type" = "a_graycounter"
Info (12021): Found 1 design units, including 1 entities, in source file db/a_graycounter_rng.tdf
    Info (12023): Found entity 1: a_graycounter_rng File: C:/cygwin64/home/MIST32_MIST32ERS1/synth/de0-cv/db/a_graycounter_rng.tdf Line: 25
Info (12128): Elaborating entity "a_graycounter_rng" for hierarchy "iboot_rom_de0_cv:IBOOT_ROM|iboot_rom_asmi_reader:FLASH_CONTROLLOR|altera_asmi_rom:ASMI|altera_asmi_rom_asmi_parallel_0:asmi_parallel_0|a_graycounter:addbyte_cntr|a_graycounter_rng:auto_generated" File: c:/altera_lite/15.1/quartus/libraries/megafunctions/a_graycounter.tdf Line: 51
Info (12128): Elaborating entity "a_graycounter" for hierarchy "iboot_rom_de0_cv:IBOOT_ROM|iboot_rom_asmi_reader:FLASH_CONTROLLOR|altera_asmi_rom:ASMI|altera_asmi_rom_asmi_parallel_0:asmi_parallel_0|a_graycounter:stage_cntr" File: C:/cygwin64/home/MIST32_MIST32ERS1/synth/de0-cv/src/primitive/altera_asmi_rom/altera_asmi_rom/synthesis/submodules/altera_asmi_rom_asmi_parallel_0.v Line: 271
Info (12130): Elaborated megafunction instantiation "iboot_rom_de0_cv:IBOOT_ROM|iboot_rom_asmi_reader:FLASH_CONTROLLOR|altera_asmi_rom:ASMI|altera_asmi_rom_asmi_parallel_0:asmi_parallel_0|a_graycounter:stage_cntr" File: C:/cygwin64/home/MIST32_MIST32ERS1/synth/de0-cv/src/primitive/altera_asmi_rom/altera_asmi_rom/synthesis/submodules/altera_asmi_rom_asmi_parallel_0.v Line: 271
Info (12133): Instantiated megafunction "iboot_rom_de0_cv:IBOOT_ROM|iboot_rom_asmi_reader:FLASH_CONTROLLOR|altera_asmi_rom:ASMI|altera_asmi_rom_asmi_parallel_0:asmi_parallel_0|a_graycounter:stage_cntr" with the following parameter: File: C:/cygwin64/home/MIST32_MIST32ERS1/synth/de0-cv/src/primitive/altera_asmi_rom/altera_asmi_rom/synthesis/submodules/altera_asmi_rom_asmi_parallel_0.v Line: 271
    Info (12134): Parameter "width" = "2"
    Info (12134): Parameter "lpm_type" = "a_graycounter"
Info (12021): Found 1 design units, including 1 entities, in source file db/a_graycounter_qng.tdf
    Info (12023): Found entity 1: a_graycounter_qng File: C:/cygwin64/home/MIST32_MIST32ERS1/synth/de0-cv/db/a_graycounter_qng.tdf Line: 25
Info (12128): Elaborating entity "a_graycounter_qng" for hierarchy "iboot_rom_de0_cv:IBOOT_ROM|iboot_rom_asmi_reader:FLASH_CONTROLLOR|altera_asmi_rom:ASMI|altera_asmi_rom_asmi_parallel_0:asmi_parallel_0|a_graycounter:stage_cntr|a_graycounter_qng:auto_generated" File: c:/altera_lite/15.1/quartus/libraries/megafunctions/a_graycounter.tdf Line: 51
Info (12128): Elaborating entity "lpm_counter" for hierarchy "iboot_rom_de0_cv:IBOOT_ROM|iboot_rom_asmi_reader:FLASH_CONTROLLOR|altera_asmi_rom:ASMI|altera_asmi_rom_asmi_parallel_0:asmi_parallel_0|lpm_counter:read_add_cntr" File: C:/cygwin64/home/MIST32_MIST32ERS1/synth/de0-cv/src/primitive/altera_asmi_rom/altera_asmi_rom/synthesis/submodules/altera_asmi_rom_asmi_parallel_0.v Line: 1015
Info (12130): Elaborated megafunction instantiation "iboot_rom_de0_cv:IBOOT_ROM|iboot_rom_asmi_reader:FLASH_CONTROLLOR|altera_asmi_rom:ASMI|altera_asmi_rom_asmi_parallel_0:asmi_parallel_0|lpm_counter:read_add_cntr" File: C:/cygwin64/home/MIST32_MIST32ERS1/synth/de0-cv/src/primitive/altera_asmi_rom/altera_asmi_rom/synthesis/submodules/altera_asmi_rom_asmi_parallel_0.v Line: 1015
Info (12133): Instantiated megafunction "iboot_rom_de0_cv:IBOOT_ROM|iboot_rom_asmi_reader:FLASH_CONTROLLOR|altera_asmi_rom:ASMI|altera_asmi_rom_asmi_parallel_0:asmi_parallel_0|lpm_counter:read_add_cntr" with the following parameter: File: C:/cygwin64/home/MIST32_MIST32ERS1/synth/de0-cv/src/primitive/altera_asmi_rom/altera_asmi_rom/synthesis/submodules/altera_asmi_rom_asmi_parallel_0.v Line: 1015
    Info (12134): Parameter "lpm_direction" = "UP"
    Info (12134): Parameter "lpm_port_updown" = "PORT_UNUSED"
    Info (12134): Parameter "lpm_width" = "25"
    Info (12134): Parameter "lpm_type" = "lpm_counter"
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_u3k.tdf
    Info (12023): Found entity 1: cntr_u3k File: C:/cygwin64/home/MIST32_MIST32ERS1/synth/de0-cv/db/cntr_u3k.tdf Line: 26
Info (12128): Elaborating entity "cntr_u3k" for hierarchy "iboot_rom_de0_cv:IBOOT_ROM|iboot_rom_asmi_reader:FLASH_CONTROLLOR|altera_asmi_rom:ASMI|altera_asmi_rom_asmi_parallel_0:asmi_parallel_0|lpm_counter:read_add_cntr|cntr_u3k:auto_generated" File: c:/altera_lite/15.1/quartus/libraries/megafunctions/lpm_counter.tdf Line: 259
Info (12128): Elaborating entity "iboot_rom_showahead_async_fifo" for hierarchy "iboot_rom_de0_cv:IBOOT_ROM|iboot_rom_asmi_reader:FLASH_CONTROLLOR|iboot_rom_showahead_async_fifo:OUTPUT_QUEUE" File: C:/cygwin64/home/MIST32_MIST32ERS1/synth/de0-cv/src/iboot_rom/iboot_rom_asmi_reader.sv Line: 141
Info (12128): Elaborating entity "mist32_mist32e_rs0" for hierarchy "mist32_mist32e_rs0:TARGET" File: C:/cygwin64/home/MIST32_MIST32ERS1/synth/de0-cv/src/top_de0_cv.sv Line: 219
Info (12128): Elaborating entity "mist32e10fa" for hierarchy "mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA" File: C:/cygwin64/home/MIST32_MIST32ERS1/src/mist32_mist32e_rs0.sv Line: 130
Info (12128): Elaborating entity "core" for hierarchy "mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE" File: C:/cygwin64/home/mist32e10fa/src/mist32e10fa.sv Line: 200
Info (12128): Elaborating entity "core_pipeline" for hierarchy "mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE" File: C:/cygwin64/home/mist32e10fa/src/core/core.sv Line: 133
Info (12128): Elaborating entity "interrupt_control" for hierarchy "mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|interrupt_control:IRQ_CTRL" File: C:/cygwin64/home/mist32e10fa/src/core/core_pipeline.sv Line: 278
Warning (10858): Verilog HDL warning at interrupt_control.sv(39): object software_interrupt_valid used but never assigned File: C:/cygwin64/home/mist32e10fa/src/core/interrupt_control/interrupt_control.sv Line: 39
Warning (10030): Net "software_interrupt_valid" at interrupt_control.sv(39) has no driver or initial value, using a default initial value '0' File: C:/cygwin64/home/mist32e10fa/src/core/interrupt_control/interrupt_control.sv Line: 39
Info (12128): Elaborating entity "pipeline_control" for hierarchy "mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|pipeline_control:PIPELINE_CTRL" File: C:/cygwin64/home/mist32e10fa/src/core/core_pipeline.sv Line: 359
Warning (10034): Output port "oEVENT_SETREG_SPR" at pipeline_control.sv(22) has no driver File: C:/cygwin64/home/mist32e10fa/src/core/pipeline_control/pipeline_control.sv Line: 22
Warning (10034): Output port "oEVENT_SETREG_SPR_SET" at pipeline_control.sv(18) has no driver File: C:/cygwin64/home/mist32e10fa/src/core/pipeline_control/pipeline_control.sv Line: 18
Info (12128): Elaborating entity "pipeline_control_irq_call" for hierarchy "mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|pipeline_control:PIPELINE_CTRL|pipeline_control_irq_call:IRQ_CALL" File: C:/cygwin64/home/mist32e10fa/src/core/pipeline_control/pipeline_control.sv Line: 272
Warning (10036): Verilog HDL or VHDL warning at pipeline_control_irq_call.sv(140): object "b_hundler" assigned a value but never read File: C:/cygwin64/home/mist32e10fa/src/core/pipeline_control/pipeline_control_irq_call.sv Line: 140
Info (12128): Elaborating entity "pipeline_control_hundler_read" for hierarchy "mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|pipeline_control:PIPELINE_CTRL|pipeline_control_irq_call:IRQ_CALL|pipeline_control_hundler_read:HUNDLER_READ" File: C:/cygwin64/home/mist32e10fa/src/core/pipeline_control/pipeline_control_irq_call.sv Line: 138
Info (12128): Elaborating entity "pipeline_control_irq_return" for hierarchy "mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|pipeline_control:PIPELINE_CTRL|pipeline_control_irq_return:IRQ_RETURN" File: C:/cygwin64/home/mist32e10fa/src/core/pipeline_control/pipeline_control.sv Line: 285
Info (12128): Elaborating entity "pipeline_control_idt_read" for hierarchy "mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|pipeline_control:PIPELINE_CTRL|pipeline_control_idt_read:IDT_READ" File: C:/cygwin64/home/mist32e10fa/src/core/pipeline_control/pipeline_control.sv Line: 328
Info (12128): Elaborating entity "l1_inst_cache" for hierarchy "mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE" File: C:/cygwin64/home/mist32e10fa/src/core/core_pipeline.sv Line: 390
Info (10264): Verilog HDL Case Statement information at l1_inst_cache.sv(145): all case item expressions in this case statement are onehot File: C:/cygwin64/home/mist32e10fa/src/core/l1_inst/l1_inst_cache.sv Line: 145
Info (10264): Verilog HDL Case Statement information at l1_inst_cache.sv(193): all case item expressions in this case statement are onehot File: C:/cygwin64/home/mist32e10fa/src/core/l1_inst/l1_inst_cache.sv Line: 193
Info (10264): Verilog HDL Case Statement information at l1_inst_cache.sv(224): all case item expressions in this case statement are onehot File: C:/cygwin64/home/mist32e10fa/src/core/l1_inst/l1_inst_cache.sv Line: 224
Info (12128): Elaborating entity "l1_inst_cache_64entry_4way_line64b_bus_8b" for hierarchy "mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|l1_inst_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE" File: C:/cygwin64/home/mist32e10fa/src/core/l1_inst/l1_inst_cache.sv Line: 290
Info (12128): Elaborating entity "altera_primitive_dualram_512bit_16word" for hierarchy "mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|l1_inst_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|altera_primitive_dualram_512bit_16word:MEMORY_BLOCK0" File: C:/cygwin64/home/mist32e10fa/src/core/l1_inst/l1_inst_cache_64entry_4way_line64b_bus_8b.sv Line: 162
Info (12128): Elaborating entity "altsyncram" for hierarchy "mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|l1_inst_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|altera_primitive_dualram_512bit_16word:MEMORY_BLOCK0|altsyncram:altsyncram_component" File: C:/cygwin64/home/MIST32_MIST32ERS1/synth/de0-cv/src/primitive/altera_primitive_dualram_512bit_16word/altera_primitive_dualram_512bit_16word.v Line: 92
Info (12130): Elaborated megafunction instantiation "mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|l1_inst_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|altera_primitive_dualram_512bit_16word:MEMORY_BLOCK0|altsyncram:altsyncram_component" File: C:/cygwin64/home/MIST32_MIST32ERS1/synth/de0-cv/src/primitive/altera_primitive_dualram_512bit_16word/altera_primitive_dualram_512bit_16word.v Line: 92
Info (12133): Instantiated megafunction "mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|l1_inst_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|altera_primitive_dualram_512bit_16word:MEMORY_BLOCK0|altsyncram:altsyncram_component" with the following parameter: File: C:/cygwin64/home/MIST32_MIST32ERS1/synth/de0-cv/src/primitive/altera_primitive_dualram_512bit_16word/altera_primitive_dualram_512bit_16word.v Line: 92
    Info (12134): Parameter "address_aclr_b" = "NONE"
    Info (12134): Parameter "address_reg_b" = "CLOCK0"
    Info (12134): Parameter "byte_size" = "8"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_input_b" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_b" = "BYPASS"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "16"
    Info (12134): Parameter "numwords_b" = "16"
    Info (12134): Parameter "operation_mode" = "DUAL_PORT"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "widthad_a" = "4"
    Info (12134): Parameter "widthad_b" = "4"
    Info (12134): Parameter "width_a" = "512"
    Info (12134): Parameter "width_b" = "512"
    Info (12134): Parameter "width_byteena_a" = "64"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_ji02.tdf
    Info (12023): Found entity 1: altsyncram_ji02 File: C:/cygwin64/home/MIST32_MIST32ERS1/synth/de0-cv/db/altsyncram_ji02.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_ji02" for hierarchy "mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|l1_inst_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|altera_primitive_dualram_512bit_16word:MEMORY_BLOCK0|altsyncram:altsyncram_component|altsyncram_ji02:auto_generated" File: c:/altera_lite/15.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12128): Elaborating entity "fetch" for hierarchy "mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|fetch:FETCH" File: C:/cygwin64/home/mist32e10fa/src/core/core_pipeline.sv Line: 433
Info (12128): Elaborating entity "fetch_branch_predictor" for hierarchy "mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|fetch:FETCH|fetch_branch_predictor:BRANCH_PREDICTOR" File: C:/cygwin64/home/mist32e10fa/src/core/fetch/fetch.sv Line: 203
Info (12128): Elaborating entity "fetch_branch_cache" for hierarchy "mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|fetch:FETCH|fetch_branch_predictor:BRANCH_PREDICTOR|fetch_branch_cache:BRANCH_CACHE" File: C:/cygwin64/home/mist32e10fa/src/core/fetch/fetch_branch_predictor.sv Line: 55
Info (12128): Elaborating entity "mist32e10fa_arbiter_matching_queue" for hierarchy "mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|fetch:FETCH|mist32e10fa_arbiter_matching_queue:INST_MATCHING_QUEUE" File: C:/cygwin64/home/mist32e10fa/src/core/fetch/fetch.sv Line: 224
Info (12128): Elaborating entity "instruction_buffer" for hierarchy "mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|instruction_buffer:LOOPBUFFER" File: C:/cygwin64/home/mist32e10fa/src/core/core_pipeline.sv Line: 455
Info (12128): Elaborating entity "altera_primitive_sync_fifo_showahead_97in_97out_32depth" for hierarchy "mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|instruction_buffer:LOOPBUFFER|altera_primitive_sync_fifo_showahead_97in_97out_32depth:INST_BUFFER" File: C:/cygwin64/home/mist32e10fa/src/core/instruction_buffer/instruction_buffer.sv Line: 77
Info (12128): Elaborating entity "scfifo" for hierarchy "mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|instruction_buffer:LOOPBUFFER|altera_primitive_sync_fifo_showahead_97in_97out_32depth:INST_BUFFER|scfifo:scfifo_component" File: C:/cygwin64/home/MIST32_MIST32ERS1/synth/de0-cv/src/primitive/altera_primitive_sync_fifo_showahead_97in_97out_32depth/altera_primitive_sync_fifo_showahead_97in_97out_32depth.v Line: 85
Info (12130): Elaborated megafunction instantiation "mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|instruction_buffer:LOOPBUFFER|altera_primitive_sync_fifo_showahead_97in_97out_32depth:INST_BUFFER|scfifo:scfifo_component" File: C:/cygwin64/home/MIST32_MIST32ERS1/synth/de0-cv/src/primitive/altera_primitive_sync_fifo_showahead_97in_97out_32depth/altera_primitive_sync_fifo_showahead_97in_97out_32depth.v Line: 85
Info (12133): Instantiated megafunction "mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|instruction_buffer:LOOPBUFFER|altera_primitive_sync_fifo_showahead_97in_97out_32depth:INST_BUFFER|scfifo:scfifo_component" with the following parameter: File: C:/cygwin64/home/MIST32_MIST32ERS1/synth/de0-cv/src/primitive/altera_primitive_sync_fifo_showahead_97in_97out_32depth/altera_primitive_sync_fifo_showahead_97in_97out_32depth.v Line: 85
    Info (12134): Parameter "add_ram_output_register" = "ON"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_numwords" = "32"
    Info (12134): Parameter "lpm_showahead" = "ON"
    Info (12134): Parameter "lpm_type" = "scfifo"
    Info (12134): Parameter "lpm_width" = "97"
    Info (12134): Parameter "lpm_widthu" = "5"
    Info (12134): Parameter "overflow_checking" = "OFF"
    Info (12134): Parameter "underflow_checking" = "OFF"
    Info (12134): Parameter "use_eab" = "ON"
Info (12021): Found 1 design units, including 1 entities, in source file db/scfifo_2ia1.tdf
    Info (12023): Found entity 1: scfifo_2ia1 File: C:/cygwin64/home/MIST32_MIST32ERS1/synth/de0-cv/db/scfifo_2ia1.tdf Line: 25
Info (12128): Elaborating entity "scfifo_2ia1" for hierarchy "mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|instruction_buffer:LOOPBUFFER|altera_primitive_sync_fifo_showahead_97in_97out_32depth:INST_BUFFER|scfifo:scfifo_component|scfifo_2ia1:auto_generated" File: c:/altera_lite/15.1/quartus/libraries/megafunctions/scfifo.tdf Line: 300
Info (12021): Found 1 design units, including 1 entities, in source file db/a_dpfifo_l9a1.tdf
    Info (12023): Found entity 1: a_dpfifo_l9a1 File: C:/cygwin64/home/MIST32_MIST32ERS1/synth/de0-cv/db/a_dpfifo_l9a1.tdf Line: 33
Info (12128): Elaborating entity "a_dpfifo_l9a1" for hierarchy "mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|instruction_buffer:LOOPBUFFER|altera_primitive_sync_fifo_showahead_97in_97out_32depth:INST_BUFFER|scfifo:scfifo_component|scfifo_2ia1:auto_generated|a_dpfifo_l9a1:dpfifo" File: C:/cygwin64/home/MIST32_MIST32ERS1/synth/de0-cv/db/scfifo_2ia1.tdf Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_hhn1.tdf
    Info (12023): Found entity 1: altsyncram_hhn1 File: C:/cygwin64/home/MIST32_MIST32ERS1/synth/de0-cv/db/altsyncram_hhn1.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_hhn1" for hierarchy "mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|instruction_buffer:LOOPBUFFER|altera_primitive_sync_fifo_showahead_97in_97out_32depth:INST_BUFFER|scfifo:scfifo_component|scfifo_2ia1:auto_generated|a_dpfifo_l9a1:dpfifo|altsyncram_hhn1:FIFOram" File: C:/cygwin64/home/MIST32_MIST32ERS1/synth/de0-cv/db/a_dpfifo_l9a1.tdf Line: 47
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_4l8.tdf
    Info (12023): Found entity 1: cmpr_4l8 File: C:/cygwin64/home/MIST32_MIST32ERS1/synth/de0-cv/db/cmpr_4l8.tdf Line: 23
Info (12128): Elaborating entity "cmpr_4l8" for hierarchy "mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|instruction_buffer:LOOPBUFFER|altera_primitive_sync_fifo_showahead_97in_97out_32depth:INST_BUFFER|scfifo:scfifo_component|scfifo_2ia1:auto_generated|a_dpfifo_l9a1:dpfifo|cmpr_4l8:almost_full_comparer" File: C:/cygwin64/home/MIST32_MIST32ERS1/synth/de0-cv/db/a_dpfifo_l9a1.tdf Line: 56
Info (12128): Elaborating entity "cmpr_4l8" for hierarchy "mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|instruction_buffer:LOOPBUFFER|altera_primitive_sync_fifo_showahead_97in_97out_32depth:INST_BUFFER|scfifo:scfifo_component|scfifo_2ia1:auto_generated|a_dpfifo_l9a1:dpfifo|cmpr_4l8:three_comparison" File: C:/cygwin64/home/MIST32_MIST32ERS1/synth/de0-cv/db/a_dpfifo_l9a1.tdf Line: 57
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_hgb.tdf
    Info (12023): Found entity 1: cntr_hgb File: C:/cygwin64/home/MIST32_MIST32ERS1/synth/de0-cv/db/cntr_hgb.tdf Line: 26
Info (12128): Elaborating entity "cntr_hgb" for hierarchy "mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|instruction_buffer:LOOPBUFFER|altera_primitive_sync_fifo_showahead_97in_97out_32depth:INST_BUFFER|scfifo:scfifo_component|scfifo_2ia1:auto_generated|a_dpfifo_l9a1:dpfifo|cntr_hgb:rd_ptr_msb" File: C:/cygwin64/home/MIST32_MIST32ERS1/synth/de0-cv/db/a_dpfifo_l9a1.tdf Line: 58
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_ug7.tdf
    Info (12023): Found entity 1: cntr_ug7 File: C:/cygwin64/home/MIST32_MIST32ERS1/synth/de0-cv/db/cntr_ug7.tdf Line: 26
Info (12128): Elaborating entity "cntr_ug7" for hierarchy "mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|instruction_buffer:LOOPBUFFER|altera_primitive_sync_fifo_showahead_97in_97out_32depth:INST_BUFFER|scfifo:scfifo_component|scfifo_2ia1:auto_generated|a_dpfifo_l9a1:dpfifo|cntr_ug7:usedw_counter" File: C:/cygwin64/home/MIST32_MIST32ERS1/synth/de0-cv/db/a_dpfifo_l9a1.tdf Line: 59
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_igb.tdf
    Info (12023): Found entity 1: cntr_igb File: C:/cygwin64/home/MIST32_MIST32ERS1/synth/de0-cv/db/cntr_igb.tdf Line: 26
Info (12128): Elaborating entity "cntr_igb" for hierarchy "mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|instruction_buffer:LOOPBUFFER|altera_primitive_sync_fifo_showahead_97in_97out_32depth:INST_BUFFER|scfifo:scfifo_component|scfifo_2ia1:auto_generated|a_dpfifo_l9a1:dpfifo|cntr_igb:wr_ptr" File: C:/cygwin64/home/MIST32_MIST32ERS1/synth/de0-cv/db/a_dpfifo_l9a1.tdf Line: 60
Info (12128): Elaborating entity "decode" for hierarchy "mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|decode:DECODE" File: C:/cygwin64/home/mist32e10fa/src/core/core_pipeline.sv Line: 501
Warning (10036): Verilog HDL or VHDL warning at decode.sv(144): object "b_error" assigned a value but never read File: C:/cygwin64/home/mist32e10fa/src/core/decode/decode.sv Line: 144
Info (12128): Elaborating entity "decode_function" for hierarchy "mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|decode:DECODE|decode_function:DECODE_FUNCTION" File: C:/cygwin64/home/mist32e10fa/src/core/decode/decode.sv Line: 112
Warning (10230): Verilog HDL assignment warning at decode_function.sv(2457): truncated value with size 78 to match size of target (76) File: C:/cygwin64/home/mist32e10fa/src/core/decode/decode_function.sv Line: 2457
Warning (10272): Verilog HDL Case Statement warning at decode_function.sv(2262): case item expression covers a value already covered by a previous case item File: C:/cygwin64/home/mist32e10fa/src/core/decode/decode_function.sv Line: 2262
Warning (10272): Verilog HDL Case Statement warning at decode_function.sv(2285): case item expression covers a value already covered by a previous case item File: C:/cygwin64/home/mist32e10fa/src/core/decode/decode_function.sv Line: 2285
Info (12128): Elaborating entity "allocate" for hierarchy "mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|allocate:ALLOCATE" File: C:/cygwin64/home/mist32e10fa/src/core/core_pipeline.sv Line: 604
Info (12128): Elaborating entity "allocate_general_register" for hierarchy "mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|allocate:ALLOCATE|allocate_general_register:GRF" File: C:/cygwin64/home/mist32e10fa/src/core/allocate/allocate.sv Line: 318
Info (12128): Elaborating entity "allocate_system_register" for hierarchy "mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|allocate:ALLOCATE|allocate_system_register:PCR" File: C:/cygwin64/home/mist32e10fa/src/core/allocate/allocate.sv Line: 333
Info (12128): Elaborating entity "allocate_frcr_timer" for hierarchy "mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|allocate:ALLOCATE|allocate_frcr_timer:FRCR" File: C:/cygwin64/home/mist32e10fa/src/core/allocate/allocate.sv Line: 436
Info (12128): Elaborating entity "execute" for hierarchy "mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE" File: C:/cygwin64/home/mist32e10fa/src/core/core_pipeline.sv Line: 689
Info (10264): Verilog HDL Case Statement information at execute.sv(798): all case item expressions in this case statement are onehot File: C:/cygwin64/home/mist32e10fa/src/core/execute/execute.sv Line: 798
Info (10264): Verilog HDL Case Statement information at execute.sv(916): all case item expressions in this case statement are onehot File: C:/cygwin64/home/mist32e10fa/src/core/execute/execute.sv Line: 916
Info (12128): Elaborating entity "execute_forwarding_register" for hierarchy "mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|execute_forwarding_register:FORWARDING_REGISTER" File: C:/cygwin64/home/mist32e10fa/src/core/execute/execute.sv Line: 223
Info (12128): Elaborating entity "execute_forwarding" for hierarchy "mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|execute_forwarding:FORWARDING_RS0" File: C:/cygwin64/home/mist32e10fa/src/core/execute/execute.sv Line: 263
Info (12128): Elaborating entity "execute_flag_register" for hierarchy "mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|execute_flag_register:REG_FLAG" File: C:/cygwin64/home/mist32e10fa/src/core/execute/execute.sv Line: 334
Info (12128): Elaborating entity "execute_logic_decode" for hierarchy "mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|execute_logic_decode:EXE_LOGIC_DECODER" File: C:/cygwin64/home/mist32e10fa/src/core/execute/execute.sv Line: 349
Warning (10272): Verilog HDL Case Statement warning at execute_logic_decoder.sv(28): case item expression covers a value already covered by a previous case item File: C:/cygwin64/home/mist32e10fa/src/core/execute/execute_logic_decoder.sv Line: 28
Info (12128): Elaborating entity "execute_logic" for hierarchy "mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|execute_logic:EXE_LOGIC" File: C:/cygwin64/home/mist32e10fa/src/core/execute/execute.sv Line: 361
Info (12128): Elaborating entity "execute_shift_decode" for hierarchy "mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|execute_shift_decode:EXE_SHIFT_DECODER" File: C:/cygwin64/home/mist32e10fa/src/core/execute/execute.sv Line: 371
Info (12128): Elaborating entity "execute_shift" for hierarchy "mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|execute_shift:EXE_SHIFT" File: C:/cygwin64/home/mist32e10fa/src/core/execute/execute.sv Line: 383
Info (12128): Elaborating entity "execute_adder" for hierarchy "mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|execute_adder:EXE_ADDER" File: C:/cygwin64/home/mist32e10fa/src/core/execute/execute.sv Line: 398
Warning (10776): Verilog HDL warning at execute_adder.sv(38): variable func_pri_op0 in static task or function func_adder_execution may have unintended latch behavior File: C:/cygwin64/home/mist32e10fa/src/core/execute/execute_adder.sv Line: 38
Warning (10776): Verilog HDL warning at execute_adder.sv(39): variable func_pri_op1 in static task or function func_adder_execution may have unintended latch behavior File: C:/cygwin64/home/mist32e10fa/src/core/execute/execute_adder.sv Line: 39
Warning (10776): Verilog HDL warning at execute_adder.sv(40): variable func_pri_out in static task or function func_adder_execution may have unintended latch behavior File: C:/cygwin64/home/mist32e10fa/src/core/execute/execute_adder.sv Line: 40
Info (12128): Elaborating entity "execute_mul" for hierarchy "mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|execute_mul:EXE_MUL" File: C:/cygwin64/home/mist32e10fa/src/core/execute/execute.sv Line: 410
Info (12128): Elaborating entity "execute_adder_calc" for hierarchy "mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|execute_adder_calc:LDST_CALC_ADDR" File: C:/cygwin64/home/mist32e10fa/src/core/execute/execute.sv Line: 451
Info (12128): Elaborating entity "execute_load_store" for hierarchy "mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|execute_load_store:STAGE_LDST" File: C:/cygwin64/home/mist32e10fa/src/core/execute/execute.sv Line: 516
Info (12128): Elaborating entity "execute_load_data" for hierarchy "mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|execute_load_data:LOAD_MASK" File: C:/cygwin64/home/mist32e10fa/src/core/execute/execute.sv Line: 527
Info (12128): Elaborating entity "execute_sys_reg" for hierarchy "mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|execute_sys_reg:EXE_SYS_REG" File: C:/cygwin64/home/mist32e10fa/src/core/execute/execute.sv Line: 545
Info (12128): Elaborating entity "execute_branch" for hierarchy "mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|execute_branch:EXE_BRANCH" File: C:/cygwin64/home/mist32e10fa/src/core/execute/execute.sv Line: 564
Info (12128): Elaborating entity "execute_branch_predict" for hierarchy "mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|execute_branch_predict:EXE_BRANCH_PREDICT" File: C:/cygwin64/home/mist32e10fa/src/core/execute/execute.sv Line: 589
Warning (10240): Verilog HDL Always Construct warning at execute_branch_predict.sv(28): inferring latch(es) for variable "predict_hit", which holds its previous value in one or more paths through the always construct File: C:/cygwin64/home/mist32e10fa/src/core/execute/execute_branch_predict.sv Line: 28
Info (10041): Inferred latch for "predict_hit" at execute_branch_predict.sv(63) File: C:/cygwin64/home/mist32e10fa/src/core/execute/execute_branch_predict.sv Line: 63
Info (12128): Elaborating entity "execute_jump" for hierarchy "mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|execute_jump:STAGE_JUMP" File: C:/cygwin64/home/mist32e10fa/src/core/execute/execute.sv Line: 655
Info (12128): Elaborating entity "load_store_pipe_arbiter" for hierarchy "mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|load_store_pipe_arbiter:LDST_PIPE_ARBITOR" File: C:/cygwin64/home/mist32e10fa/src/core/core_pipeline.sv Line: 724
Info (12128): Elaborating entity "l1_data_cache" for hierarchy "mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE" File: C:/cygwin64/home/mist32e10fa/src/core/core_pipeline.sv Line: 776
Warning (10036): Verilog HDL or VHDL warning at l1_data_cache.sv(80): object "b_req_valid" assigned a value but never read File: C:/cygwin64/home/mist32e10fa/src/core/l1_data/l1_data_cache.sv Line: 80
Info (10264): Verilog HDL Case Statement information at l1_data_cache.sv(221): all case item expressions in this case statement are onehot File: C:/cygwin64/home/mist32e10fa/src/core/l1_data/l1_data_cache.sv Line: 221
Info (10264): Verilog HDL Case Statement information at l1_data_cache.sv(268): all case item expressions in this case statement are onehot File: C:/cygwin64/home/mist32e10fa/src/core/l1_data/l1_data_cache.sv Line: 268
Info (10264): Verilog HDL Case Statement information at l1_data_cache.sv(300): all case item expressions in this case statement are onehot File: C:/cygwin64/home/mist32e10fa/src/core/l1_data/l1_data_cache.sv Line: 300
Info (10264): Verilog HDL Case Statement information at l1_data_cache.sv(356): all case item expressions in this case statement are onehot File: C:/cygwin64/home/mist32e10fa/src/core/l1_data/l1_data_cache.sv Line: 356
Info (12128): Elaborating entity "l1_data_cache_64entry_4way_line64b_bus_8b" for hierarchy "mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE" File: C:/cygwin64/home/mist32e10fa/src/core/l1_data/l1_data_cache.sv Line: 433
Warning (10230): Verilog HDL assignment warning at l1_data_cache_64entry_4way_line64b_bus_8b.sv(619): truncated value with size 64 to match size of target (32) File: C:/cygwin64/home/mist32e10fa/src/core/l1_data/l1_data_cache_64entry_4way_line64b_bus_8b.sv Line: 619
Info (12128): Elaborating entity "memory_pipe_arbiter" for hierarchy "mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|memory_pipe_arbiter:MEM_ARBITER" File: C:/cygwin64/home/mist32e10fa/src/mist32e10fa.sv Line: 249
Info (12128): Elaborating entity "endian_controller" for hierarchy "mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|endian_controller:ENDIAN_TO_MEM" File: C:/cygwin64/home/mist32e10fa/src/mist32e10fa.sv Line: 259
Info (12128): Elaborating entity "peripheral_interface_controller" for hierarchy "mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|peripheral_interface_controller:PIC" File: C:/cygwin64/home/mist32e10fa/src/mist32e10fa.sv Line: 326
Warning (10036): Verilog HDL or VHDL warning at peripheral_interface_controller.sv(54): object "b_cpu_error" assigned a value but never read File: C:/cygwin64/home/mist32e10fa/src/peripheral_interface_controller/peripheral_interface_controller.sv Line: 54
Info (12128): Elaborating entity "dev_interconnect" for hierarchy "dev_interconnect:DEV_INTERCONNECT" File: C:/cygwin64/home/MIST32_MIST32ERS1/synth/de0-cv/src/top_de0_cv.sv Line: 457
Info (12128): Elaborating entity "dev_interconnect_irq" for hierarchy "dev_interconnect:DEV_INTERCONNECT|dev_interconnect_irq:IRQ_CONTROL" File: C:/cygwin64/home/MIST32_MIST32ERS1/src/dev_interconnect/dev_interconnect.sv Line: 531
Info (12128): Elaborating entity "keyboard" for hierarchy "keyboard:DEVICE_KEYBOARD" File: C:/cygwin64/home/MIST32_MIST32ERS1/synth/de0-cv/src/top_de0_cv.sv Line: 484
Warning (10036): Verilog HDL or VHDL warning at keyboard.sv(52): object "irq_rd_condition" assigned a value but never read File: C:/cygwin64/home/MIST32_MIST32ERS1/src/device/keyboard/keyboard.sv Line: 52
Warning (10858): Verilog HDL warning at keyboard.sv(61): object irq_counter_empty used but never assigned File: C:/cygwin64/home/MIST32_MIST32ERS1/src/device/keyboard/keyboard.sv Line: 61
Info (12128): Elaborating entity "keyboard_ps2_receiver" for hierarchy "keyboard:DEVICE_KEYBOARD|keyboard_ps2_receiver:PS2_IF_KEYBOARD" File: C:/cygwin64/home/MIST32_MIST32ERS1/src/device/keyboard/keyboard.sv Line: 76
Info (12128): Elaborating entity "keyboard_synchronizer" for hierarchy "keyboard:DEVICE_KEYBOARD|keyboard_ps2_receiver:PS2_IF_KEYBOARD|keyboard_synchronizer:PS2_SYNCHRONIZER" File: C:/cygwin64/home/MIST32_MIST32ERS1/src/device/keyboard/keyboard_ps2_receiver.sv Line: 40
Info (12128): Elaborating entity "keyboard_chatta_can_50mhz_25us" for hierarchy "keyboard:DEVICE_KEYBOARD|keyboard_ps2_receiver:PS2_IF_KEYBOARD|keyboard_chatta_can_50mhz_25us:PS2_CHATTA_CAN" File: C:/cygwin64/home/MIST32_MIST32ERS1/src/device/keyboard/keyboard_ps2_receiver.sv Line: 51
Info (12128): Elaborating entity "keyboard_sync_fifo" for hierarchy "keyboard:DEVICE_KEYBOARD|keyboard_sync_fifo:KEYBOARD_DATA_FIFO" File: C:/cygwin64/home/MIST32_MIST32ERS1/src/device/keyboard/keyboard.sv Line: 101
Warning (10036): Verilog HDL or VHDL warning at keyboard_sync_fifo.sv(55): object "almost_full" assigned a value but never read File: C:/cygwin64/home/MIST32_MIST32ERS1/src/device/keyboard/keyboard_sync_fifo.sv Line: 55
Warning (10036): Verilog HDL or VHDL warning at keyboard_sync_fifo.sv(56): object "almost_empty" assigned a value but never read File: C:/cygwin64/home/MIST32_MIST32ERS1/src/device/keyboard/keyboard_sync_fifo.sv Line: 56
Info (12128): Elaborating entity "sci_top" for hierarchy "sci_top:DEVICE_SCI" File: C:/cygwin64/home/MIST32_MIST32ERS1/synth/de0-cv/src/top_de0_cv.sv Line: 510
Warning (10858): Verilog HDL warning at sci_top.v(33): object b_scicfg_bdr used but never assigned File: C:/cygwin64/home/MIST32_MIST32ERS1/src/device/sci/sci_top.v Line: 33
Warning (10030): Net "b_scicfg_bdr" at sci_top.v(33) has no driver or initial value, using a default initial value '0' File: C:/cygwin64/home/MIST32_MIST32ERS1/src/device/sci/sci_top.v Line: 33
Info (12128): Elaborating entity "uart" for hierarchy "sci_top:DEVICE_SCI|uart:UARTMOD" File: C:/cygwin64/home/MIST32_MIST32ERS1/src/device/sci/sci_top.v Line: 143
Warning (10034): Output port "oIRQ_VALID" at uart.v(24) has no driver File: C:/cygwin64/home/MIST32_MIST32ERS1/src/device/sci/uart.v Line: 24
Info (12128): Elaborating entity "uart_sync_fifo" for hierarchy "sci_top:DEVICE_SCI|uart:UARTMOD|uart_sync_fifo:TX_FIFO" File: C:/cygwin64/home/MIST32_MIST32ERS1/src/device/sci/uart.v Line: 57
Info (12128): Elaborating entity "uart_transmitter" for hierarchy "sci_top:DEVICE_SCI|uart:UARTMOD|uart_transmitter:UART_TRANSMITTER" File: C:/cygwin64/home/MIST32_MIST32ERS1/src/device/sci/uart.v Line: 93
Info (12128): Elaborating entity "uart_double_flipflop" for hierarchy "sci_top:DEVICE_SCI|uart:UARTMOD|uart_transmitter:UART_TRANSMITTER|uart_double_flipflop:DOUBLE_FLIPFLOP" File: C:/cygwin64/home/MIST32_MIST32ERS1/src/device/sci/uart_transmitter.v Line: 121
Info (12128): Elaborating entity "uart_async2sync" for hierarchy "sci_top:DEVICE_SCI|uart:UARTMOD|uart_transmitter:UART_TRANSMITTER|uart_async2sync:ASYNC2SYNC" File: C:/cygwin64/home/MIST32_MIST32ERS1/src/device/sci/uart_transmitter.v Line: 131
Info (12128): Elaborating entity "uart_receiver" for hierarchy "sci_top:DEVICE_SCI|uart:UARTMOD|uart_receiver:UART_RECEIVER" File: C:/cygwin64/home/MIST32_MIST32ERS1/src/device/sci/uart.v Line: 109
Info (12128): Elaborating entity "uart_double_flipflop" for hierarchy "sci_top:DEVICE_SCI|uart:UARTMOD|uart_receiver:UART_RECEIVER|uart_double_flipflop:DOUBLE_FLIPFLOP" File: C:/cygwin64/home/MIST32_MIST32ERS1/src/device/sci/uart_receiver.v Line: 137
Info (12128): Elaborating entity "uart_async2sync" for hierarchy "sci_top:DEVICE_SCI|uart:UARTMOD|uart_receiver:UART_RECEIVER|uart_async2sync:ASYNC2SYNC" File: C:/cygwin64/home/MIST32_MIST32ERS1/src/device/sci/uart_receiver.v Line: 147
Info (12128): Elaborating entity "vga_display_sdram" for hierarchy "vga_display_sdram:DEVICE_DISPLAY" File: C:/cygwin64/home/MIST32_MIST32ERS1/synth/de0-cv/src/top_de0_cv.sv Line: 570
Info (12128): Elaborating entity "vga_640x480_60hz_adv7123" for hierarchy "vga_display_sdram:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE" File: C:/cygwin64/home/MIST32_MIST32ERS1/src/device/vga_sdram/vga_display_sdram.sv Line: 104
Info (12128): Elaborating entity "vga_command_controller" for hierarchy "vga_display_sdram:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_command_controller:CMD_CONTROLLER" File: C:/cygwin64/home/MIST32_MIST32ERS1/src/device/vga_sdram/vga_640x480_60hz_adv7123.sv Line: 106
Warning (10036): Verilog HDL or VHDL warning at vga_command_controller.sv(35): object "sub_state" assigned a value but never read File: C:/cygwin64/home/MIST32_MIST32ERS1/src/device/vga_sdram/vga_command_controller.sv Line: 35
Warning (10036): Verilog HDL or VHDL warning at vga_command_controller.sv(36): object "req_addr" assigned a value but never read File: C:/cygwin64/home/MIST32_MIST32ERS1/src/device/vga_sdram/vga_command_controller.sv Line: 36
Warning (10230): Verilog HDL assignment warning at vga_command_controller.sv(105): truncated value with size 32 to match size of target (19) File: C:/cygwin64/home/MIST32_MIST32ERS1/src/device/vga_sdram/vga_command_controller.sv Line: 105
Info (10264): Verilog HDL Case Statement information at vga_command_controller.sv(95): all case item expressions in this case statement are onehot File: C:/cygwin64/home/MIST32_MIST32ERS1/src/device/vga_sdram/vga_command_controller.sv Line: 95
Info (12128): Elaborating entity "vga_vram_control_write_pixel" for hierarchy "vga_display_sdram:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control_write_pixel:VRAM_WRITE" File: C:/cygwin64/home/MIST32_MIST32ERS1/src/device/vga_sdram/vga_640x480_60hz_adv7123.sv Line: 129
Info (12128): Elaborating entity "vga_sync_fifo" for hierarchy "vga_display_sdram:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control_write_pixel:VRAM_WRITE|vga_sync_fifo:VRAMWRITE_FIFO" File: C:/cygwin64/home/MIST32_MIST32ERS1/src/device/vga_sdram/vga_vram_control_write_pixel.sv Line: 42
Warning (10036): Verilog HDL or VHDL warning at vga_sync_fifo.sv(55): object "almost_full" assigned a value but never read File: C:/cygwin64/home/MIST32_MIST32ERS1/src/device/vga_sdram/vga_sync_fifo.sv Line: 55
Warning (10036): Verilog HDL or VHDL warning at vga_sync_fifo.sv(56): object "almost_empty" assigned a value but never read File: C:/cygwin64/home/MIST32_MIST32ERS1/src/device/vga_sdram/vga_sync_fifo.sv Line: 56
Info (12128): Elaborating entity "vga_vram_control" for hierarchy "vga_display_sdram:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control:VRAM_CTRL" File: C:/cygwin64/home/MIST32_MIST32ERS1/src/device/vga_sdram/vga_640x480_60hz_adv7123.sv Line: 165
Info (12128): Elaborating entity "vga_vram_control_read_pixel" for hierarchy "vga_display_sdram:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control_read_pixel:VRAM_READ" File: C:/cygwin64/home/MIST32_MIST32ERS1/src/device/vga_sdram/vga_640x480_60hz_adv7123.sv Line: 186
Info (12128): Elaborating entity "vga_arbiter_matching_queue" for hierarchy "vga_display_sdram:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control_read_pixel:VRAM_READ|vga_arbiter_matching_queue:BUS_MATCHING_QUEUE" File: C:/cygwin64/home/MIST32_MIST32ERS1/src/device/vga_sdram/vga_vram_control_read_pixel.sv Line: 181
Info (12128): Elaborating entity "vga_async_fifo" for hierarchy "vga_display_sdram:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control_read_pixel:VRAM_READ|vga_async_fifo:VRAMREAD_FIFO1" File: C:/cygwin64/home/MIST32_MIST32ERS1/src/device/vga_sdram/vga_vram_control_read_pixel.sv Line: 354
Info (12128): Elaborating entity "vga_async_fifo_double_flipflop" for hierarchy "vga_display_sdram:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control_read_pixel:VRAM_READ|vga_async_fifo:VRAMREAD_FIFO1|vga_async_fifo_double_flipflop:SYNTH_RESET_READ" File: C:/cygwin64/home/MIST32_MIST32ERS1/src/device/vga_sdram/vga_async_fifo.sv Line: 88
Info (12128): Elaborating entity "vga_async_fifo_double_flipflop" for hierarchy "vga_display_sdram:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control_read_pixel:VRAM_READ|vga_async_fifo:VRAMREAD_FIFO1|vga_async_fifo_double_flipflop:D_FIFO_READ" File: C:/cygwin64/home/MIST32_MIST32ERS1/src/device/vga_sdram/vga_async_fifo.sv Line: 143
Info (12128): Elaborating entity "vga_sync_timing_640x480_60hz" for hierarchy "vga_display_sdram:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_sync_timing_640x480_60hz:DISPTIMING_640X480_60HZ" File: C:/cygwin64/home/MIST32_MIST32ERS1/src/device/vga_sdram/vga_640x480_60hz_adv7123.sv Line: 198
Info (12128): Elaborating entity "mmc_top" for hierarchy "mmc_top:DEVICE_MMC" File: C:/cygwin64/home/MIST32_MIST32ERS1/synth/de0-cv/src/top_de0_cv.sv Line: 599
Info (12128): Elaborating entity "mmc_top_control_layer_512" for hierarchy "mmc_top:DEVICE_MMC|mmc_top_control_layer_512:MMC_DEVICE" File: C:/cygwin64/home/MIST32_MIST32ERS1/src/device/mmc/mmc_top.sv Line: 154
Warning (10036): Verilog HDL or VHDL warning at mmc_top_control_layer_512.v(54): object "this_lock" assigned a value but never read File: C:/cygwin64/home/MIST32_MIST32ERS1/src/device/mmc/mmc_top_control_layer_512.v Line: 54
Warning (10036): Verilog HDL or VHDL warning at mmc_top_control_layer_512.v(128): object "b_data" assigned a value but never read File: C:/cygwin64/home/MIST32_MIST32ERS1/src/device/mmc/mmc_top_control_layer_512.v Line: 128
Info (12128): Elaborating entity "mmc_cmd_control_layer_512" for hierarchy "mmc_top:DEVICE_MMC|mmc_top_control_layer_512:MMC_DEVICE|mmc_cmd_control_layer_512:MMC_COMMAND_CONTROLLER" File: C:/cygwin64/home/MIST32_MIST32ERS1/src/device/mmc/mmc_top_control_layer_512.v Line: 348
Info (10264): Verilog HDL Case Statement information at mmc_cmd_control_layer_512.v(309): all case item expressions in this case statement are onehot File: C:/cygwin64/home/MIST32_MIST32ERS1/src/device/mmc/mmc_cmd_control_layer_512.v Line: 309
Info (12128): Elaborating entity "mmc_cmd_control_layer_initial" for hierarchy "mmc_top:DEVICE_MMC|mmc_top_control_layer_512:MMC_DEVICE|mmc_cmd_control_layer_512:MMC_COMMAND_CONTROLLER|mmc_cmd_control_layer_initial:CMD_INIT" File: C:/cygwin64/home/MIST32_MIST32ERS1/src/device/mmc/mmc_cmd_control_layer_512.v Line: 201
Info (12128): Elaborating entity "mmc_cmd_control_layer_cmd0" for hierarchy "mmc_top:DEVICE_MMC|mmc_top_control_layer_512:MMC_DEVICE|mmc_cmd_control_layer_512:MMC_COMMAND_CONTROLLER|mmc_cmd_control_layer_cmd0:CMD_CMD0" File: C:/cygwin64/home/MIST32_MIST32ERS1/src/device/mmc/mmc_cmd_control_layer_512.v Line: 219
Info (12128): Elaborating entity "mmc_cmd_control_layer_cmd1" for hierarchy "mmc_top:DEVICE_MMC|mmc_top_control_layer_512:MMC_DEVICE|mmc_cmd_control_layer_512:MMC_COMMAND_CONTROLLER|mmc_cmd_control_layer_cmd1:CMD_CMD1" File: C:/cygwin64/home/MIST32_MIST32ERS1/src/device/mmc/mmc_cmd_control_layer_512.v Line: 237
Info (12128): Elaborating entity "mmc_cmd_control_layer_cmd16" for hierarchy "mmc_top:DEVICE_MMC|mmc_top_control_layer_512:MMC_DEVICE|mmc_cmd_control_layer_512:MMC_COMMAND_CONTROLLER|mmc_cmd_control_layer_cmd16:CMD_CMD16" File: C:/cygwin64/home/MIST32_MIST32ERS1/src/device/mmc/mmc_cmd_control_layer_512.v Line: 255
Info (12128): Elaborating entity "mmc_cmd_control_layer_cmd17" for hierarchy "mmc_top:DEVICE_MMC|mmc_top_control_layer_512:MMC_DEVICE|mmc_cmd_control_layer_512:MMC_COMMAND_CONTROLLER|mmc_cmd_control_layer_cmd17:CMD_CMD17" File: C:/cygwin64/home/MIST32_MIST32ERS1/src/device/mmc/mmc_cmd_control_layer_512.v Line: 277
Info (12128): Elaborating entity "mmc_cmd_control_layer_cmd24" for hierarchy "mmc_top:DEVICE_MMC|mmc_top_control_layer_512:MMC_DEVICE|mmc_cmd_control_layer_512:MMC_COMMAND_CONTROLLER|mmc_cmd_control_layer_cmd24:CMD_CMD24" File: C:/cygwin64/home/MIST32_MIST32ERS1/src/device/mmc/mmc_cmd_control_layer_512.v Line: 299
Info (12128): Elaborating entity "mmc_spi_transfer_layer" for hierarchy "mmc_top:DEVICE_MMC|mmc_top_control_layer_512:MMC_DEVICE|mmc_cmd_control_layer_512:MMC_COMMAND_CONTROLLER|mmc_spi_transfer_layer:SPI_MASTER" File: C:/cygwin64/home/MIST32_MIST32ERS1/src/device/mmc/mmc_cmd_control_layer_512.v Line: 384
Info (12128): Elaborating entity "mmc_buffer_512b" for hierarchy "mmc_top:DEVICE_MMC|mmc_top_control_layer_512:MMC_DEVICE|mmc_buffer_512b:MMC_BUFFER" File: C:/cygwin64/home/MIST32_MIST32ERS1/src/device/mmc/mmc_top_control_layer_512.v Line: 391
Info (12128): Elaborating entity "memory_if" for hierarchy "memory_if:MEMIF" File: C:/cygwin64/home/MIST32_MIST32ERS1/synth/de0-cv/src/top_de0_cv.sv Line: 640
Info (12128): Elaborating entity "memory_if_sync_fifo" for hierarchy "memory_if:MEMIF|memory_if_sync_fifo:REQ_FIFO" File: C:/cygwin64/home/MIST32_MIST32ERS1/src/memory_if/memory_if.sv Line: 73
Warning (10036): Verilog HDL or VHDL warning at memory_if_sync_fifo.sv(34): object "almost_full" assigned a value but never read File: C:/cygwin64/home/MIST32_MIST32ERS1/src/memory_if/memory_if_sync_fifo.sv Line: 34
Warning (10036): Verilog HDL or VHDL warning at memory_if_sync_fifo.sv(35): object "almost_empty" assigned a value but never read File: C:/cygwin64/home/MIST32_MIST32ERS1/src/memory_if/memory_if_sync_fifo.sv Line: 35
Info (12128): Elaborating entity "memory_if_sync_fifo" for hierarchy "memory_if:MEMIF|memory_if_sync_fifo:GET_FIFO" File: C:/cygwin64/home/MIST32_MIST32ERS1/src/memory_if/memory_if.sv Line: 134
Warning (10036): Verilog HDL or VHDL warning at memory_if_sync_fifo.sv(34): object "almost_full" assigned a value but never read File: C:/cygwin64/home/MIST32_MIST32ERS1/src/memory_if/memory_if_sync_fifo.sv Line: 34
Warning (10036): Verilog HDL or VHDL warning at memory_if_sync_fifo.sv(35): object "almost_empty" assigned a value but never read File: C:/cygwin64/home/MIST32_MIST32ERS1/src/memory_if/memory_if_sync_fifo.sv Line: 35
Info (12128): Elaborating entity "sdram_controller" for hierarchy "sdram_controller:SDRAMC" File: C:/cygwin64/home/MIST32_MIST32ERS1/synth/de0-cv/src/top_de0_cv.sv Line: 673
Warning (10036): Verilog HDL or VHDL warning at sdram_controller.v(196): object "b_req_bank" assigned a value but never read File: C:/cygwin64/home/MIST32_MIST32ERS1/synth/de0-cv/src/sdramc/sdram_controller.v Line: 196
Warning (10036): Verilog HDL or VHDL warning at sdram_controller.v(197): object "b_req_row" assigned a value but never read File: C:/cygwin64/home/MIST32_MIST32ERS1/synth/de0-cv/src/sdramc/sdram_controller.v Line: 197
Warning (10036): Verilog HDL or VHDL warning at sdram_controller.v(201): object "b_req_empty" assigned a value but never read File: C:/cygwin64/home/MIST32_MIST32ERS1/synth/de0-cv/src/sdramc/sdram_controller.v Line: 201
Warning (10230): Verilog HDL assignment warning at sdram_controller.v(273): truncated value with size 3 to match size of target (2) File: C:/cygwin64/home/MIST32_MIST32ERS1/synth/de0-cv/src/sdramc/sdram_controller.v Line: 273
Warning (10230): Verilog HDL assignment warning at sdram_controller.v(344): truncated value with size 32 to match size of target (15) File: C:/cygwin64/home/MIST32_MIST32ERS1/synth/de0-cv/src/sdramc/sdram_controller.v Line: 344
Warning (10230): Verilog HDL assignment warning at sdram_controller.v(351): truncated value with size 32 to match size of target (15) File: C:/cygwin64/home/MIST32_MIST32ERS1/synth/de0-cv/src/sdramc/sdram_controller.v Line: 351
Warning (10230): Verilog HDL assignment warning at sdram_controller.v(358): truncated value with size 32 to match size of target (15) File: C:/cygwin64/home/MIST32_MIST32ERS1/synth/de0-cv/src/sdramc/sdram_controller.v Line: 358
Warning (10230): Verilog HDL assignment warning at sdram_controller.v(367): truncated value with size 32 to match size of target (15) File: C:/cygwin64/home/MIST32_MIST32ERS1/synth/de0-cv/src/sdramc/sdram_controller.v Line: 367
Warning (10230): Verilog HDL assignment warning at sdram_controller.v(375): truncated value with size 32 to match size of target (15) File: C:/cygwin64/home/MIST32_MIST32ERS1/synth/de0-cv/src/sdramc/sdram_controller.v Line: 375
Warning (10230): Verilog HDL assignment warning at sdram_controller.v(384): truncated value with size 32 to match size of target (15) File: C:/cygwin64/home/MIST32_MIST32ERS1/synth/de0-cv/src/sdramc/sdram_controller.v Line: 384
Warning (10208): Verilog HDL Case Statement warning at sdram_controller.v(338): honored full_case synthesis attribute - differences between design synthesis and simulation may occur File: C:/cygwin64/home/MIST32_MIST32ERS1/synth/de0-cv/src/sdramc/sdram_controller.v Line: 338
Warning (10230): Verilog HDL assignment warning at sdram_controller.v(421): truncated value with size 32 to match size of target (4) File: C:/cygwin64/home/MIST32_MIST32ERS1/synth/de0-cv/src/sdramc/sdram_controller.v Line: 421
Warning (10230): Verilog HDL assignment warning at sdram_controller.v(424): truncated value with size 32 to match size of target (15) File: C:/cygwin64/home/MIST32_MIST32ERS1/synth/de0-cv/src/sdramc/sdram_controller.v Line: 424
Warning (10230): Verilog HDL assignment warning at sdram_controller.v(449): truncated value with size 32 to match size of target (15) File: C:/cygwin64/home/MIST32_MIST32ERS1/synth/de0-cv/src/sdramc/sdram_controller.v Line: 449
Warning (10230): Verilog HDL assignment warning at sdram_controller.v(475): truncated value with size 32 to match size of target (15) File: C:/cygwin64/home/MIST32_MIST32ERS1/synth/de0-cv/src/sdramc/sdram_controller.v Line: 475
Warning (10230): Verilog HDL assignment warning at sdram_controller.v(485): truncated value with size 32 to match size of target (15) File: C:/cygwin64/home/MIST32_MIST32ERS1/synth/de0-cv/src/sdramc/sdram_controller.v Line: 485
Warning (10230): Verilog HDL assignment warning at sdram_controller.v(495): truncated value with size 32 to match size of target (15) File: C:/cygwin64/home/MIST32_MIST32ERS1/synth/de0-cv/src/sdramc/sdram_controller.v Line: 495
Warning (10230): Verilog HDL assignment warning at sdram_controller.v(510): truncated value with size 32 to match size of target (16) File: C:/cygwin64/home/MIST32_MIST32ERS1/synth/de0-cv/src/sdramc/sdram_controller.v Line: 510
Info (12128): Elaborating entity "sdram_sync_fifo" for hierarchy "sdram_controller:SDRAMC|sdram_sync_fifo:IN_FIFO" File: C:/cygwin64/home/MIST32_MIST32ERS1/synth/de0-cv/src/sdramc/sdram_controller.v Line: 235
Warning (10036): Verilog HDL or VHDL warning at sdram_sync_fifo.v(55): object "almost_full" assigned a value but never read File: C:/cygwin64/home/MIST32_MIST32ERS1/synth/de0-cv/src/sdramc/sdram_sync_fifo.v Line: 55
Warning (10036): Verilog HDL or VHDL warning at sdram_sync_fifo.v(56): object "almost_empty" assigned a value but never read File: C:/cygwin64/home/MIST32_MIST32ERS1/synth/de0-cv/src/sdramc/sdram_sync_fifo.v Line: 56
Info (12128): Elaborating entity "sdram_sync_fifo" for hierarchy "sdram_controller:SDRAMC|sdram_sync_fifo:OUT_FIFO" File: C:/cygwin64/home/MIST32_MIST32ERS1/synth/de0-cv/src/sdramc/sdram_controller.v Line: 289
Warning (10036): Verilog HDL or VHDL warning at sdram_sync_fifo.v(55): object "almost_full" assigned a value but never read File: C:/cygwin64/home/MIST32_MIST32ERS1/synth/de0-cv/src/sdramc/sdram_sync_fifo.v Line: 55
Warning (10036): Verilog HDL or VHDL warning at sdram_sync_fifo.v(56): object "almost_empty" assigned a value but never read File: C:/cygwin64/home/MIST32_MIST32ERS1/synth/de0-cv/src/sdramc/sdram_sync_fifo.v Line: 56
Info (12128): Elaborating entity "altera_primitive_ram_64bit_32768word" for hierarchy "altera_primitive_ram_64bit_32768word:MAIN_RAM" File: C:/cygwin64/home/MIST32_MIST32ERS1/synth/de0-cv/src/top_de0_cv.sv Line: 699
Info (12128): Elaborating entity "altsyncram" for hierarchy "altera_primitive_ram_64bit_32768word:MAIN_RAM|altsyncram:altsyncram_component" File: C:/cygwin64/home/MIST32_MIST32ERS1/synth/de0-cv/src/primitive/altera_primitive_ram_64bit_32768word/altera_primitive_ram_64bit_32768word.v Line: 89
Info (12130): Elaborated megafunction instantiation "altera_primitive_ram_64bit_32768word:MAIN_RAM|altsyncram:altsyncram_component" File: C:/cygwin64/home/MIST32_MIST32ERS1/synth/de0-cv/src/primitive/altera_primitive_ram_64bit_32768word/altera_primitive_ram_64bit_32768word.v Line: 89
Info (12133): Instantiated megafunction "altera_primitive_ram_64bit_32768word:MAIN_RAM|altsyncram:altsyncram_component" with the following parameter: File: C:/cygwin64/home/MIST32_MIST32ERS1/synth/de0-cv/src/primitive/altera_primitive_ram_64bit_32768word/altera_primitive_ram_64bit_32768word.v Line: 89
    Info (12134): Parameter "byte_size" = "8"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "32768"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "CLOCK0"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "DONT_CARE"
    Info (12134): Parameter "widthad_a" = "15"
    Info (12134): Parameter "width_a" = "64"
    Info (12134): Parameter "width_byteena_a" = "8"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_2qm1.tdf
    Info (12023): Found entity 1: altsyncram_2qm1 File: C:/cygwin64/home/MIST32_MIST32ERS1/synth/de0-cv/db/altsyncram_2qm1.tdf Line: 34
Info (12128): Elaborating entity "altsyncram_2qm1" for hierarchy "altera_primitive_ram_64bit_32768word:MAIN_RAM|altsyncram:altsyncram_component|altsyncram_2qm1:auto_generated" File: c:/altera_lite/15.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_8la.tdf
    Info (12023): Found entity 1: decode_8la File: C:/cygwin64/home/MIST32_MIST32ERS1/synth/de0-cv/db/decode_8la.tdf Line: 23
Info (12128): Elaborating entity "decode_8la" for hierarchy "altera_primitive_ram_64bit_32768word:MAIN_RAM|altsyncram:altsyncram_component|altsyncram_2qm1:auto_generated|decode_8la:decode3" File: C:/cygwin64/home/MIST32_MIST32ERS1/synth/de0-cv/db/altsyncram_2qm1.tdf Line: 46
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_11a.tdf
    Info (12023): Found entity 1: decode_11a File: C:/cygwin64/home/MIST32_MIST32ERS1/synth/de0-cv/db/decode_11a.tdf Line: 23
Info (12128): Elaborating entity "decode_11a" for hierarchy "altera_primitive_ram_64bit_32768word:MAIN_RAM|altsyncram:altsyncram_component|altsyncram_2qm1:auto_generated|decode_11a:rden_decode" File: C:/cygwin64/home/MIST32_MIST32ERS1/synth/de0-cv/db/altsyncram_2qm1.tdf Line: 47
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_ahb.tdf
    Info (12023): Found entity 1: mux_ahb File: C:/cygwin64/home/MIST32_MIST32ERS1/synth/de0-cv/db/mux_ahb.tdf Line: 23
Info (12128): Elaborating entity "mux_ahb" for hierarchy "altera_primitive_ram_64bit_32768word:MAIN_RAM|altsyncram:altsyncram_component|altsyncram_2qm1:auto_generated|mux_ahb:mux2" File: C:/cygwin64/home/MIST32_MIST32ERS1/synth/de0-cv/db/altsyncram_2qm1.tdf Line: 48
Warning (14284): Synthesized away the following node(s):
    Warning (14285): Synthesized away the following RAM node(s):
        Warning (14320): Synthesized away node "mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|instruction_buffer:LOOPBUFFER|altera_primitive_sync_fifo_showahead_97in_97out_32depth:INST_BUFFER|scfifo:scfifo_component|scfifo_2ia1:auto_generated|a_dpfifo_l9a1:dpfifo|altsyncram_hhn1:FIFOram|q_b[63]" File: C:/cygwin64/home/MIST32_MIST32ERS1/synth/de0-cv/db/altsyncram_hhn1.tdf Line: 2056
        Warning (14320): Synthesized away node "mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|instruction_buffer:LOOPBUFFER|altera_primitive_sync_fifo_showahead_97in_97out_32depth:INST_BUFFER|scfifo:scfifo_component|scfifo_2ia1:auto_generated|a_dpfifo_l9a1:dpfifo|altsyncram_hhn1:FIFOram|q_b[64]" File: C:/cygwin64/home/MIST32_MIST32ERS1/synth/de0-cv/db/altsyncram_hhn1.tdf Line: 2088
        Warning (14320): Synthesized away node "mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|instruction_buffer:LOOPBUFFER|altera_primitive_sync_fifo_showahead_97in_97out_32depth:INST_BUFFER|scfifo:scfifo_component|scfifo_2ia1:auto_generated|a_dpfifo_l9a1:dpfifo|altsyncram_hhn1:FIFOram|q_b[65]" File: C:/cygwin64/home/MIST32_MIST32ERS1/synth/de0-cv/db/altsyncram_hhn1.tdf Line: 2120
        Warning (14320): Synthesized away node "mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|instruction_buffer:LOOPBUFFER|altera_primitive_sync_fifo_showahead_97in_97out_32depth:INST_BUFFER|scfifo:scfifo_component|scfifo_2ia1:auto_generated|a_dpfifo_l9a1:dpfifo|altsyncram_hhn1:FIFOram|q_b[66]" File: C:/cygwin64/home/MIST32_MIST32ERS1/synth/de0-cv/db/altsyncram_hhn1.tdf Line: 2152
        Warning (14320): Synthesized away node "mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|instruction_buffer:LOOPBUFFER|altera_primitive_sync_fifo_showahead_97in_97out_32depth:INST_BUFFER|scfifo:scfifo_component|scfifo_2ia1:auto_generated|a_dpfifo_l9a1:dpfifo|altsyncram_hhn1:FIFOram|q_b[67]" File: C:/cygwin64/home/MIST32_MIST32ERS1/synth/de0-cv/db/altsyncram_hhn1.tdf Line: 2184
        Warning (14320): Synthesized away node "mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|instruction_buffer:LOOPBUFFER|altera_primitive_sync_fifo_showahead_97in_97out_32depth:INST_BUFFER|scfifo:scfifo_component|scfifo_2ia1:auto_generated|a_dpfifo_l9a1:dpfifo|altsyncram_hhn1:FIFOram|q_b[68]" File: C:/cygwin64/home/MIST32_MIST32ERS1/synth/de0-cv/db/altsyncram_hhn1.tdf Line: 2216
        Warning (14320): Synthesized away node "mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|instruction_buffer:LOOPBUFFER|altera_primitive_sync_fifo_showahead_97in_97out_32depth:INST_BUFFER|scfifo:scfifo_component|scfifo_2ia1:auto_generated|a_dpfifo_l9a1:dpfifo|altsyncram_hhn1:FIFOram|q_b[69]" File: C:/cygwin64/home/MIST32_MIST32ERS1/synth/de0-cv/db/altsyncram_hhn1.tdf Line: 2248
        Warning (14320): Synthesized away node "mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|instruction_buffer:LOOPBUFFER|altera_primitive_sync_fifo_showahead_97in_97out_32depth:INST_BUFFER|scfifo:scfifo_component|scfifo_2ia1:auto_generated|a_dpfifo_l9a1:dpfifo|altsyncram_hhn1:FIFOram|q_b[70]" File: C:/cygwin64/home/MIST32_MIST32ERS1/synth/de0-cv/db/altsyncram_hhn1.tdf Line: 2280
        Warning (14320): Synthesized away node "mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|instruction_buffer:LOOPBUFFER|altera_primitive_sync_fifo_showahead_97in_97out_32depth:INST_BUFFER|scfifo:scfifo_component|scfifo_2ia1:auto_generated|a_dpfifo_l9a1:dpfifo|altsyncram_hhn1:FIFOram|q_b[71]" File: C:/cygwin64/home/MIST32_MIST32ERS1/synth/de0-cv/db/altsyncram_hhn1.tdf Line: 2312
        Warning (14320): Synthesized away node "mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|instruction_buffer:LOOPBUFFER|altera_primitive_sync_fifo_showahead_97in_97out_32depth:INST_BUFFER|scfifo:scfifo_component|scfifo_2ia1:auto_generated|a_dpfifo_l9a1:dpfifo|altsyncram_hhn1:FIFOram|q_b[72]" File: C:/cygwin64/home/MIST32_MIST32ERS1/synth/de0-cv/db/altsyncram_hhn1.tdf Line: 2344
        Warning (14320): Synthesized away node "mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|instruction_buffer:LOOPBUFFER|altera_primitive_sync_fifo_showahead_97in_97out_32depth:INST_BUFFER|scfifo:scfifo_component|scfifo_2ia1:auto_generated|a_dpfifo_l9a1:dpfifo|altsyncram_hhn1:FIFOram|q_b[73]" File: C:/cygwin64/home/MIST32_MIST32ERS1/synth/de0-cv/db/altsyncram_hhn1.tdf Line: 2376
        Warning (14320): Synthesized away node "mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|instruction_buffer:LOOPBUFFER|altera_primitive_sync_fifo_showahead_97in_97out_32depth:INST_BUFFER|scfifo:scfifo_component|scfifo_2ia1:auto_generated|a_dpfifo_l9a1:dpfifo|altsyncram_hhn1:FIFOram|q_b[74]" File: C:/cygwin64/home/MIST32_MIST32ERS1/synth/de0-cv/db/altsyncram_hhn1.tdf Line: 2408
        Warning (14320): Synthesized away node "mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|instruction_buffer:LOOPBUFFER|altera_primitive_sync_fifo_showahead_97in_97out_32depth:INST_BUFFER|scfifo:scfifo_component|scfifo_2ia1:auto_generated|a_dpfifo_l9a1:dpfifo|altsyncram_hhn1:FIFOram|q_b[75]" File: C:/cygwin64/home/MIST32_MIST32ERS1/synth/de0-cv/db/altsyncram_hhn1.tdf Line: 2440
        Warning (14320): Synthesized away node "mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|instruction_buffer:LOOPBUFFER|altera_primitive_sync_fifo_showahead_97in_97out_32depth:INST_BUFFER|scfifo:scfifo_component|scfifo_2ia1:auto_generated|a_dpfifo_l9a1:dpfifo|altsyncram_hhn1:FIFOram|q_b[76]" File: C:/cygwin64/home/MIST32_MIST32ERS1/synth/de0-cv/db/altsyncram_hhn1.tdf Line: 2472
        Warning (14320): Synthesized away node "mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|instruction_buffer:LOOPBUFFER|altera_primitive_sync_fifo_showahead_97in_97out_32depth:INST_BUFFER|scfifo:scfifo_component|scfifo_2ia1:auto_generated|a_dpfifo_l9a1:dpfifo|altsyncram_hhn1:FIFOram|q_b[77]" File: C:/cygwin64/home/MIST32_MIST32ERS1/synth/de0-cv/db/altsyncram_hhn1.tdf Line: 2504
        Warning (14320): Synthesized away node "mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|instruction_buffer:LOOPBUFFER|altera_primitive_sync_fifo_showahead_97in_97out_32depth:INST_BUFFER|scfifo:scfifo_component|scfifo_2ia1:auto_generated|a_dpfifo_l9a1:dpfifo|altsyncram_hhn1:FIFOram|q_b[78]" File: C:/cygwin64/home/MIST32_MIST32ERS1/synth/de0-cv/db/altsyncram_hhn1.tdf Line: 2536
        Warning (14320): Synthesized away node "mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|instruction_buffer:LOOPBUFFER|altera_primitive_sync_fifo_showahead_97in_97out_32depth:INST_BUFFER|scfifo:scfifo_component|scfifo_2ia1:auto_generated|a_dpfifo_l9a1:dpfifo|altsyncram_hhn1:FIFOram|q_b[79]" File: C:/cygwin64/home/MIST32_MIST32ERS1/synth/de0-cv/db/altsyncram_hhn1.tdf Line: 2568
        Warning (14320): Synthesized away node "mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|instruction_buffer:LOOPBUFFER|altera_primitive_sync_fifo_showahead_97in_97out_32depth:INST_BUFFER|scfifo:scfifo_component|scfifo_2ia1:auto_generated|a_dpfifo_l9a1:dpfifo|altsyncram_hhn1:FIFOram|q_b[80]" File: C:/cygwin64/home/MIST32_MIST32ERS1/synth/de0-cv/db/altsyncram_hhn1.tdf Line: 2600
        Warning (14320): Synthesized away node "mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|instruction_buffer:LOOPBUFFER|altera_primitive_sync_fifo_showahead_97in_97out_32depth:INST_BUFFER|scfifo:scfifo_component|scfifo_2ia1:auto_generated|a_dpfifo_l9a1:dpfifo|altsyncram_hhn1:FIFOram|q_b[81]" File: C:/cygwin64/home/MIST32_MIST32ERS1/synth/de0-cv/db/altsyncram_hhn1.tdf Line: 2632
        Warning (14320): Synthesized away node "mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|instruction_buffer:LOOPBUFFER|altera_primitive_sync_fifo_showahead_97in_97out_32depth:INST_BUFFER|scfifo:scfifo_component|scfifo_2ia1:auto_generated|a_dpfifo_l9a1:dpfifo|altsyncram_hhn1:FIFOram|q_b[82]" File: C:/cygwin64/home/MIST32_MIST32ERS1/synth/de0-cv/db/altsyncram_hhn1.tdf Line: 2664
        Warning (14320): Synthesized away node "mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|instruction_buffer:LOOPBUFFER|altera_primitive_sync_fifo_showahead_97in_97out_32depth:INST_BUFFER|scfifo:scfifo_component|scfifo_2ia1:auto_generated|a_dpfifo_l9a1:dpfifo|altsyncram_hhn1:FIFOram|q_b[83]" File: C:/cygwin64/home/MIST32_MIST32ERS1/synth/de0-cv/db/altsyncram_hhn1.tdf Line: 2696
        Warning (14320): Synthesized away node "mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|instruction_buffer:LOOPBUFFER|altera_primitive_sync_fifo_showahead_97in_97out_32depth:INST_BUFFER|scfifo:scfifo_component|scfifo_2ia1:auto_generated|a_dpfifo_l9a1:dpfifo|altsyncram_hhn1:FIFOram|q_b[84]" File: C:/cygwin64/home/MIST32_MIST32ERS1/synth/de0-cv/db/altsyncram_hhn1.tdf Line: 2728
        Warning (14320): Synthesized away node "mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|instruction_buffer:LOOPBUFFER|altera_primitive_sync_fifo_showahead_97in_97out_32depth:INST_BUFFER|scfifo:scfifo_component|scfifo_2ia1:auto_generated|a_dpfifo_l9a1:dpfifo|altsyncram_hhn1:FIFOram|q_b[85]" File: C:/cygwin64/home/MIST32_MIST32ERS1/synth/de0-cv/db/altsyncram_hhn1.tdf Line: 2760
        Warning (14320): Synthesized away node "mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|instruction_buffer:LOOPBUFFER|altera_primitive_sync_fifo_showahead_97in_97out_32depth:INST_BUFFER|scfifo:scfifo_component|scfifo_2ia1:auto_generated|a_dpfifo_l9a1:dpfifo|altsyncram_hhn1:FIFOram|q_b[86]" File: C:/cygwin64/home/MIST32_MIST32ERS1/synth/de0-cv/db/altsyncram_hhn1.tdf Line: 2792
        Warning (14320): Synthesized away node "mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|instruction_buffer:LOOPBUFFER|altera_primitive_sync_fifo_showahead_97in_97out_32depth:INST_BUFFER|scfifo:scfifo_component|scfifo_2ia1:auto_generated|a_dpfifo_l9a1:dpfifo|altsyncram_hhn1:FIFOram|q_b[87]" File: C:/cygwin64/home/MIST32_MIST32ERS1/synth/de0-cv/db/altsyncram_hhn1.tdf Line: 2824
        Warning (14320): Synthesized away node "mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|instruction_buffer:LOOPBUFFER|altera_primitive_sync_fifo_showahead_97in_97out_32depth:INST_BUFFER|scfifo:scfifo_component|scfifo_2ia1:auto_generated|a_dpfifo_l9a1:dpfifo|altsyncram_hhn1:FIFOram|q_b[88]" File: C:/cygwin64/home/MIST32_MIST32ERS1/synth/de0-cv/db/altsyncram_hhn1.tdf Line: 2856
        Warning (14320): Synthesized away node "mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|instruction_buffer:LOOPBUFFER|altera_primitive_sync_fifo_showahead_97in_97out_32depth:INST_BUFFER|scfifo:scfifo_component|scfifo_2ia1:auto_generated|a_dpfifo_l9a1:dpfifo|altsyncram_hhn1:FIFOram|q_b[89]" File: C:/cygwin64/home/MIST32_MIST32ERS1/synth/de0-cv/db/altsyncram_hhn1.tdf Line: 2888
        Warning (14320): Synthesized away node "mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|instruction_buffer:LOOPBUFFER|altera_primitive_sync_fifo_showahead_97in_97out_32depth:INST_BUFFER|scfifo:scfifo_component|scfifo_2ia1:auto_generated|a_dpfifo_l9a1:dpfifo|altsyncram_hhn1:FIFOram|q_b[90]" File: C:/cygwin64/home/MIST32_MIST32ERS1/synth/de0-cv/db/altsyncram_hhn1.tdf Line: 2920
        Warning (14320): Synthesized away node "mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|instruction_buffer:LOOPBUFFER|altera_primitive_sync_fifo_showahead_97in_97out_32depth:INST_BUFFER|scfifo:scfifo_component|scfifo_2ia1:auto_generated|a_dpfifo_l9a1:dpfifo|altsyncram_hhn1:FIFOram|q_b[91]" File: C:/cygwin64/home/MIST32_MIST32ERS1/synth/de0-cv/db/altsyncram_hhn1.tdf Line: 2952
        Warning (14320): Synthesized away node "mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|instruction_buffer:LOOPBUFFER|altera_primitive_sync_fifo_showahead_97in_97out_32depth:INST_BUFFER|scfifo:scfifo_component|scfifo_2ia1:auto_generated|a_dpfifo_l9a1:dpfifo|altsyncram_hhn1:FIFOram|q_b[92]" File: C:/cygwin64/home/MIST32_MIST32ERS1/synth/de0-cv/db/altsyncram_hhn1.tdf Line: 2984
        Warning (14320): Synthesized away node "mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|instruction_buffer:LOOPBUFFER|altera_primitive_sync_fifo_showahead_97in_97out_32depth:INST_BUFFER|scfifo:scfifo_component|scfifo_2ia1:auto_generated|a_dpfifo_l9a1:dpfifo|altsyncram_hhn1:FIFOram|q_b[93]" File: C:/cygwin64/home/MIST32_MIST32ERS1/synth/de0-cv/db/altsyncram_hhn1.tdf Line: 3016
        Warning (14320): Synthesized away node "mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|instruction_buffer:LOOPBUFFER|altera_primitive_sync_fifo_showahead_97in_97out_32depth:INST_BUFFER|scfifo:scfifo_component|scfifo_2ia1:auto_generated|a_dpfifo_l9a1:dpfifo|altsyncram_hhn1:FIFOram|q_b[94]" File: C:/cygwin64/home/MIST32_MIST32ERS1/synth/de0-cv/db/altsyncram_hhn1.tdf Line: 3048
        Warning (14320): Synthesized away node "mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|instruction_buffer:LOOPBUFFER|altera_primitive_sync_fifo_showahead_97in_97out_32depth:INST_BUFFER|scfifo:scfifo_component|scfifo_2ia1:auto_generated|a_dpfifo_l9a1:dpfifo|altsyncram_hhn1:FIFOram|q_b[95]" File: C:/cygwin64/home/MIST32_MIST32ERS1/synth/de0-cv/db/altsyncram_hhn1.tdf Line: 3080
    Warning (14285): Synthesized away the following PLL node(s):
        Warning (14320): Synthesized away node "global_clock:GLOBAL_CLOCK|system_pll:VGA_PLL|system_pll_0002:system_pll_inst|altera_pll:altera_pll_i|outclk_wire[1]" File: c:/altera_lite/15.1/quartus/libraries/megafunctions/altera_pll.v Line: 749
Warning (14284): Synthesized away the following node(s):
    Warning (14285): Synthesized away the following RAM node(s):
        Warning (14320): Synthesized away node "mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|l1_inst_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|altera_primitive_dualram_512bit_16word:MEMORY_BLOCK3|altsyncram:altsyncram_component|altsyncram_ji02:auto_generated|q_b[31]" File: C:/cygwin64/home/MIST32_MIST32ERS1/synth/de0-cv/db/altsyncram_ji02.tdf Line: 1000
        Warning (14320): Synthesized away node "mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|l1_inst_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|altera_primitive_dualram_512bit_16word:MEMORY_BLOCK3|altsyncram:altsyncram_component|altsyncram_ji02:auto_generated|q_b[63]" File: C:/cygwin64/home/MIST32_MIST32ERS1/synth/de0-cv/db/altsyncram_ji02.tdf Line: 1992
        Warning (14320): Synthesized away node "mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|l1_inst_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|altera_primitive_dualram_512bit_16word:MEMORY_BLOCK3|altsyncram:altsyncram_component|altsyncram_ji02:auto_generated|q_b[95]" File: C:/cygwin64/home/MIST32_MIST32ERS1/synth/de0-cv/db/altsyncram_ji02.tdf Line: 2984
        Warning (14320): Synthesized away node "mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|l1_inst_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|altera_primitive_dualram_512bit_16word:MEMORY_BLOCK3|altsyncram:altsyncram_component|altsyncram_ji02:auto_generated|q_b[127]" File: C:/cygwin64/home/MIST32_MIST32ERS1/synth/de0-cv/db/altsyncram_ji02.tdf Line: 3976
        Warning (14320): Synthesized away node "mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|l1_inst_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|altera_primitive_dualram_512bit_16word:MEMORY_BLOCK3|altsyncram:altsyncram_component|altsyncram_ji02:auto_generated|q_b[159]" File: C:/cygwin64/home/MIST32_MIST32ERS1/synth/de0-cv/db/altsyncram_ji02.tdf Line: 4968
        Warning (14320): Synthesized away node "mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|l1_inst_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|altera_primitive_dualram_512bit_16word:MEMORY_BLOCK3|altsyncram:altsyncram_component|altsyncram_ji02:auto_generated|q_b[191]" File: C:/cygwin64/home/MIST32_MIST32ERS1/synth/de0-cv/db/altsyncram_ji02.tdf Line: 5960
        Warning (14320): Synthesized away node "mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|l1_inst_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|altera_primitive_dualram_512bit_16word:MEMORY_BLOCK3|altsyncram:altsyncram_component|altsyncram_ji02:auto_generated|q_b[223]" File: C:/cygwin64/home/MIST32_MIST32ERS1/synth/de0-cv/db/altsyncram_ji02.tdf Line: 6952
        Warning (14320): Synthesized away node "mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|l1_inst_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|altera_primitive_dualram_512bit_16word:MEMORY_BLOCK3|altsyncram:altsyncram_component|altsyncram_ji02:auto_generated|q_b[255]" File: C:/cygwin64/home/MIST32_MIST32ERS1/synth/de0-cv/db/altsyncram_ji02.tdf Line: 7944
        Warning (14320): Synthesized away node "mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|l1_inst_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|altera_primitive_dualram_512bit_16word:MEMORY_BLOCK3|altsyncram:altsyncram_component|altsyncram_ji02:auto_generated|q_b[287]" File: C:/cygwin64/home/MIST32_MIST32ERS1/synth/de0-cv/db/altsyncram_ji02.tdf Line: 8936
        Warning (14320): Synthesized away node "mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|l1_inst_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|altera_primitive_dualram_512bit_16word:MEMORY_BLOCK3|altsyncram:altsyncram_component|altsyncram_ji02:auto_generated|q_b[319]" File: C:/cygwin64/home/MIST32_MIST32ERS1/synth/de0-cv/db/altsyncram_ji02.tdf Line: 9928
        Warning (14320): Synthesized away node "mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|l1_inst_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|altera_primitive_dualram_512bit_16word:MEMORY_BLOCK3|altsyncram:altsyncram_component|altsyncram_ji02:auto_generated|q_b[351]" File: C:/cygwin64/home/MIST32_MIST32ERS1/synth/de0-cv/db/altsyncram_ji02.tdf Line: 10920
        Warning (14320): Synthesized away node "mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|l1_inst_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|altera_primitive_dualram_512bit_16word:MEMORY_BLOCK3|altsyncram:altsyncram_component|altsyncram_ji02:auto_generated|q_b[383]" File: C:/cygwin64/home/MIST32_MIST32ERS1/synth/de0-cv/db/altsyncram_ji02.tdf Line: 11912
        Warning (14320): Synthesized away node "mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|l1_inst_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|altera_primitive_dualram_512bit_16word:MEMORY_BLOCK3|altsyncram:altsyncram_component|altsyncram_ji02:auto_generated|q_b[415]" File: C:/cygwin64/home/MIST32_MIST32ERS1/synth/de0-cv/db/altsyncram_ji02.tdf Line: 12904
        Warning (14320): Synthesized away node "mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|l1_inst_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|altera_primitive_dualram_512bit_16word:MEMORY_BLOCK3|altsyncram:altsyncram_component|altsyncram_ji02:auto_generated|q_b[447]" File: C:/cygwin64/home/MIST32_MIST32ERS1/synth/de0-cv/db/altsyncram_ji02.tdf Line: 13896
        Warning (14320): Synthesized away node "mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|l1_inst_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|altera_primitive_dualram_512bit_16word:MEMORY_BLOCK3|altsyncram:altsyncram_component|altsyncram_ji02:auto_generated|q_b[479]" File: C:/cygwin64/home/MIST32_MIST32ERS1/synth/de0-cv/db/altsyncram_ji02.tdf Line: 14888
        Warning (14320): Synthesized away node "mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|l1_inst_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|altera_primitive_dualram_512bit_16word:MEMORY_BLOCK3|altsyncram:altsyncram_component|altsyncram_ji02:auto_generated|q_b[511]" File: C:/cygwin64/home/MIST32_MIST32ERS1/synth/de0-cv/db/altsyncram_ji02.tdf Line: 15880
        Warning (14320): Synthesized away node "mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|l1_inst_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|altera_primitive_dualram_512bit_16word:MEMORY_BLOCK2|altsyncram:altsyncram_component|altsyncram_ji02:auto_generated|q_b[31]" File: C:/cygwin64/home/MIST32_MIST32ERS1/synth/de0-cv/db/altsyncram_ji02.tdf Line: 1000
        Warning (14320): Synthesized away node "mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|l1_inst_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|altera_primitive_dualram_512bit_16word:MEMORY_BLOCK2|altsyncram:altsyncram_component|altsyncram_ji02:auto_generated|q_b[63]" File: C:/cygwin64/home/MIST32_MIST32ERS1/synth/de0-cv/db/altsyncram_ji02.tdf Line: 1992
        Warning (14320): Synthesized away node "mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|l1_inst_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|altera_primitive_dualram_512bit_16word:MEMORY_BLOCK2|altsyncram:altsyncram_component|altsyncram_ji02:auto_generated|q_b[95]" File: C:/cygwin64/home/MIST32_MIST32ERS1/synth/de0-cv/db/altsyncram_ji02.tdf Line: 2984
        Warning (14320): Synthesized away node "mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|l1_inst_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|altera_primitive_dualram_512bit_16word:MEMORY_BLOCK2|altsyncram:altsyncram_component|altsyncram_ji02:auto_generated|q_b[127]" File: C:/cygwin64/home/MIST32_MIST32ERS1/synth/de0-cv/db/altsyncram_ji02.tdf Line: 3976
        Warning (14320): Synthesized away node "mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|l1_inst_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|altera_primitive_dualram_512bit_16word:MEMORY_BLOCK2|altsyncram:altsyncram_component|altsyncram_ji02:auto_generated|q_b[159]" File: C:/cygwin64/home/MIST32_MIST32ERS1/synth/de0-cv/db/altsyncram_ji02.tdf Line: 4968
        Warning (14320): Synthesized away node "mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|l1_inst_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|altera_primitive_dualram_512bit_16word:MEMORY_BLOCK2|altsyncram:altsyncram_component|altsyncram_ji02:auto_generated|q_b[191]" File: C:/cygwin64/home/MIST32_MIST32ERS1/synth/de0-cv/db/altsyncram_ji02.tdf Line: 5960
        Warning (14320): Synthesized away node "mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|l1_inst_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|altera_primitive_dualram_512bit_16word:MEMORY_BLOCK2|altsyncram:altsyncram_component|altsyncram_ji02:auto_generated|q_b[223]" File: C:/cygwin64/home/MIST32_MIST32ERS1/synth/de0-cv/db/altsyncram_ji02.tdf Line: 6952
        Warning (14320): Synthesized away node "mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|l1_inst_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|altera_primitive_dualram_512bit_16word:MEMORY_BLOCK2|altsyncram:altsyncram_component|altsyncram_ji02:auto_generated|q_b[255]" File: C:/cygwin64/home/MIST32_MIST32ERS1/synth/de0-cv/db/altsyncram_ji02.tdf Line: 7944
        Warning (14320): Synthesized away node "mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|l1_inst_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|altera_primitive_dualram_512bit_16word:MEMORY_BLOCK2|altsyncram:altsyncram_component|altsyncram_ji02:auto_generated|q_b[287]" File: C:/cygwin64/home/MIST32_MIST32ERS1/synth/de0-cv/db/altsyncram_ji02.tdf Line: 8936
        Warning (14320): Synthesized away node "mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|l1_inst_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|altera_primitive_dualram_512bit_16word:MEMORY_BLOCK2|altsyncram:altsyncram_component|altsyncram_ji02:auto_generated|q_b[319]" File: C:/cygwin64/home/MIST32_MIST32ERS1/synth/de0-cv/db/altsyncram_ji02.tdf Line: 9928
        Warning (14320): Synthesized away node "mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|l1_inst_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|altera_primitive_dualram_512bit_16word:MEMORY_BLOCK2|altsyncram:altsyncram_component|altsyncram_ji02:auto_generated|q_b[351]" File: C:/cygwin64/home/MIST32_MIST32ERS1/synth/de0-cv/db/altsyncram_ji02.tdf Line: 10920
        Warning (14320): Synthesized away node "mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|l1_inst_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|altera_primitive_dualram_512bit_16word:MEMORY_BLOCK2|altsyncram:altsyncram_component|altsyncram_ji02:auto_generated|q_b[383]" File: C:/cygwin64/home/MIST32_MIST32ERS1/synth/de0-cv/db/altsyncram_ji02.tdf Line: 11912
        Warning (14320): Synthesized away node "mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|l1_inst_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|altera_primitive_dualram_512bit_16word:MEMORY_BLOCK2|altsyncram:altsyncram_component|altsyncram_ji02:auto_generated|q_b[415]" File: C:/cygwin64/home/MIST32_MIST32ERS1/synth/de0-cv/db/altsyncram_ji02.tdf Line: 12904
        Warning (14320): Synthesized away node "mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|l1_inst_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|altera_primitive_dualram_512bit_16word:MEMORY_BLOCK2|altsyncram:altsyncram_component|altsyncram_ji02:auto_generated|q_b[447]" File: C:/cygwin64/home/MIST32_MIST32ERS1/synth/de0-cv/db/altsyncram_ji02.tdf Line: 13896
        Warning (14320): Synthesized away node "mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|l1_inst_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|altera_primitive_dualram_512bit_16word:MEMORY_BLOCK2|altsyncram:altsyncram_component|altsyncram_ji02:auto_generated|q_b[479]" File: C:/cygwin64/home/MIST32_MIST32ERS1/synth/de0-cv/db/altsyncram_ji02.tdf Line: 14888
        Warning (14320): Synthesized away node "mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|l1_inst_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|altera_primitive_dualram_512bit_16word:MEMORY_BLOCK2|altsyncram:altsyncram_component|altsyncram_ji02:auto_generated|q_b[511]" File: C:/cygwin64/home/MIST32_MIST32ERS1/synth/de0-cv/db/altsyncram_ji02.tdf Line: 15880
        Warning (14320): Synthesized away node "mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|l1_inst_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|altera_primitive_dualram_512bit_16word:MEMORY_BLOCK1|altsyncram:altsyncram_component|altsyncram_ji02:auto_generated|q_b[31]" File: C:/cygwin64/home/MIST32_MIST32ERS1/synth/de0-cv/db/altsyncram_ji02.tdf Line: 1000
        Warning (14320): Synthesized away node "mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|l1_inst_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|altera_primitive_dualram_512bit_16word:MEMORY_BLOCK1|altsyncram:altsyncram_component|altsyncram_ji02:auto_generated|q_b[63]" File: C:/cygwin64/home/MIST32_MIST32ERS1/synth/de0-cv/db/altsyncram_ji02.tdf Line: 1992
        Warning (14320): Synthesized away node "mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|l1_inst_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|altera_primitive_dualram_512bit_16word:MEMORY_BLOCK1|altsyncram:altsyncram_component|altsyncram_ji02:auto_generated|q_b[95]" File: C:/cygwin64/home/MIST32_MIST32ERS1/synth/de0-cv/db/altsyncram_ji02.tdf Line: 2984
        Warning (14320): Synthesized away node "mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|l1_inst_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|altera_primitive_dualram_512bit_16word:MEMORY_BLOCK1|altsyncram:altsyncram_component|altsyncram_ji02:auto_generated|q_b[127]" File: C:/cygwin64/home/MIST32_MIST32ERS1/synth/de0-cv/db/altsyncram_ji02.tdf Line: 3976
        Warning (14320): Synthesized away node "mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|l1_inst_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|altera_primitive_dualram_512bit_16word:MEMORY_BLOCK1|altsyncram:altsyncram_component|altsyncram_ji02:auto_generated|q_b[159]" File: C:/cygwin64/home/MIST32_MIST32ERS1/synth/de0-cv/db/altsyncram_ji02.tdf Line: 4968
        Warning (14320): Synthesized away node "mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|l1_inst_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|altera_primitive_dualram_512bit_16word:MEMORY_BLOCK1|altsyncram:altsyncram_component|altsyncram_ji02:auto_generated|q_b[191]" File: C:/cygwin64/home/MIST32_MIST32ERS1/synth/de0-cv/db/altsyncram_ji02.tdf Line: 5960
        Warning (14320): Synthesized away node "mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|l1_inst_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|altera_primitive_dualram_512bit_16word:MEMORY_BLOCK1|altsyncram:altsyncram_component|altsyncram_ji02:auto_generated|q_b[223]" File: C:/cygwin64/home/MIST32_MIST32ERS1/synth/de0-cv/db/altsyncram_ji02.tdf Line: 6952
        Warning (14320): Synthesized away node "mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|l1_inst_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|altera_primitive_dualram_512bit_16word:MEMORY_BLOCK1|altsyncram:altsyncram_component|altsyncram_ji02:auto_generated|q_b[255]" File: C:/cygwin64/home/MIST32_MIST32ERS1/synth/de0-cv/db/altsyncram_ji02.tdf Line: 7944
        Warning (14320): Synthesized away node "mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|l1_inst_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|altera_primitive_dualram_512bit_16word:MEMORY_BLOCK1|altsyncram:altsyncram_component|altsyncram_ji02:auto_generated|q_b[287]" File: C:/cygwin64/home/MIST32_MIST32ERS1/synth/de0-cv/db/altsyncram_ji02.tdf Line: 8936
        Warning (14320): Synthesized away node "mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|l1_inst_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|altera_primitive_dualram_512bit_16word:MEMORY_BLOCK1|altsyncram:altsyncram_component|altsyncram_ji02:auto_generated|q_b[319]" File: C:/cygwin64/home/MIST32_MIST32ERS1/synth/de0-cv/db/altsyncram_ji02.tdf Line: 9928
        Warning (14320): Synthesized away node "mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|l1_inst_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|altera_primitive_dualram_512bit_16word:MEMORY_BLOCK1|altsyncram:altsyncram_component|altsyncram_ji02:auto_generated|q_b[351]" File: C:/cygwin64/home/MIST32_MIST32ERS1/synth/de0-cv/db/altsyncram_ji02.tdf Line: 10920
        Warning (14320): Synthesized away node "mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|l1_inst_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|altera_primitive_dualram_512bit_16word:MEMORY_BLOCK1|altsyncram:altsyncram_component|altsyncram_ji02:auto_generated|q_b[383]" File: C:/cygwin64/home/MIST32_MIST32ERS1/synth/de0-cv/db/altsyncram_ji02.tdf Line: 11912
        Warning (14320): Synthesized away node "mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|l1_inst_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|altera_primitive_dualram_512bit_16word:MEMORY_BLOCK1|altsyncram:altsyncram_component|altsyncram_ji02:auto_generated|q_b[415]" File: C:/cygwin64/home/MIST32_MIST32ERS1/synth/de0-cv/db/altsyncram_ji02.tdf Line: 12904
        Warning (14320): Synthesized away node "mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|l1_inst_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|altera_primitive_dualram_512bit_16word:MEMORY_BLOCK1|altsyncram:altsyncram_component|altsyncram_ji02:auto_generated|q_b[447]" File: C:/cygwin64/home/MIST32_MIST32ERS1/synth/de0-cv/db/altsyncram_ji02.tdf Line: 13896
        Warning (14320): Synthesized away node "mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|l1_inst_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|altera_primitive_dualram_512bit_16word:MEMORY_BLOCK1|altsyncram:altsyncram_component|altsyncram_ji02:auto_generated|q_b[479]" File: C:/cygwin64/home/MIST32_MIST32ERS1/synth/de0-cv/db/altsyncram_ji02.tdf Line: 14888
        Warning (14320): Synthesized away node "mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|l1_inst_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|altera_primitive_dualram_512bit_16word:MEMORY_BLOCK1|altsyncram:altsyncram_component|altsyncram_ji02:auto_generated|q_b[511]" File: C:/cygwin64/home/MIST32_MIST32ERS1/synth/de0-cv/db/altsyncram_ji02.tdf Line: 15880
        Warning (14320): Synthesized away node "mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|l1_inst_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|altera_primitive_dualram_512bit_16word:MEMORY_BLOCK0|altsyncram:altsyncram_component|altsyncram_ji02:auto_generated|q_b[31]" File: C:/cygwin64/home/MIST32_MIST32ERS1/synth/de0-cv/db/altsyncram_ji02.tdf Line: 1000
        Warning (14320): Synthesized away node "mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|l1_inst_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|altera_primitive_dualram_512bit_16word:MEMORY_BLOCK0|altsyncram:altsyncram_component|altsyncram_ji02:auto_generated|q_b[63]" File: C:/cygwin64/home/MIST32_MIST32ERS1/synth/de0-cv/db/altsyncram_ji02.tdf Line: 1992
        Warning (14320): Synthesized away node "mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|l1_inst_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|altera_primitive_dualram_512bit_16word:MEMORY_BLOCK0|altsyncram:altsyncram_component|altsyncram_ji02:auto_generated|q_b[95]" File: C:/cygwin64/home/MIST32_MIST32ERS1/synth/de0-cv/db/altsyncram_ji02.tdf Line: 2984
        Warning (14320): Synthesized away node "mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|l1_inst_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|altera_primitive_dualram_512bit_16word:MEMORY_BLOCK0|altsyncram:altsyncram_component|altsyncram_ji02:auto_generated|q_b[127]" File: C:/cygwin64/home/MIST32_MIST32ERS1/synth/de0-cv/db/altsyncram_ji02.tdf Line: 3976
        Warning (14320): Synthesized away node "mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|l1_inst_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|altera_primitive_dualram_512bit_16word:MEMORY_BLOCK0|altsyncram:altsyncram_component|altsyncram_ji02:auto_generated|q_b[159]" File: C:/cygwin64/home/MIST32_MIST32ERS1/synth/de0-cv/db/altsyncram_ji02.tdf Line: 4968
        Warning (14320): Synthesized away node "mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|l1_inst_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|altera_primitive_dualram_512bit_16word:MEMORY_BLOCK0|altsyncram:altsyncram_component|altsyncram_ji02:auto_generated|q_b[191]" File: C:/cygwin64/home/MIST32_MIST32ERS1/synth/de0-cv/db/altsyncram_ji02.tdf Line: 5960
        Warning (14320): Synthesized away node "mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|l1_inst_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|altera_primitive_dualram_512bit_16word:MEMORY_BLOCK0|altsyncram:altsyncram_component|altsyncram_ji02:auto_generated|q_b[223]" File: C:/cygwin64/home/MIST32_MIST32ERS1/synth/de0-cv/db/altsyncram_ji02.tdf Line: 6952
        Warning (14320): Synthesized away node "mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|l1_inst_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|altera_primitive_dualram_512bit_16word:MEMORY_BLOCK0|altsyncram:altsyncram_component|altsyncram_ji02:auto_generated|q_b[255]" File: C:/cygwin64/home/MIST32_MIST32ERS1/synth/de0-cv/db/altsyncram_ji02.tdf Line: 7944
        Warning (14320): Synthesized away node "mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|l1_inst_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|altera_primitive_dualram_512bit_16word:MEMORY_BLOCK0|altsyncram:altsyncram_component|altsyncram_ji02:auto_generated|q_b[287]" File: C:/cygwin64/home/MIST32_MIST32ERS1/synth/de0-cv/db/altsyncram_ji02.tdf Line: 8936
        Warning (14320): Synthesized away node "mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|l1_inst_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|altera_primitive_dualram_512bit_16word:MEMORY_BLOCK0|altsyncram:altsyncram_component|altsyncram_ji02:auto_generated|q_b[319]" File: C:/cygwin64/home/MIST32_MIST32ERS1/synth/de0-cv/db/altsyncram_ji02.tdf Line: 9928
        Warning (14320): Synthesized away node "mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|l1_inst_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|altera_primitive_dualram_512bit_16word:MEMORY_BLOCK0|altsyncram:altsyncram_component|altsyncram_ji02:auto_generated|q_b[351]" File: C:/cygwin64/home/MIST32_MIST32ERS1/synth/de0-cv/db/altsyncram_ji02.tdf Line: 10920
        Warning (14320): Synthesized away node "mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|l1_inst_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|altera_primitive_dualram_512bit_16word:MEMORY_BLOCK0|altsyncram:altsyncram_component|altsyncram_ji02:auto_generated|q_b[383]" File: C:/cygwin64/home/MIST32_MIST32ERS1/synth/de0-cv/db/altsyncram_ji02.tdf Line: 11912
        Warning (14320): Synthesized away node "mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|l1_inst_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|altera_primitive_dualram_512bit_16word:MEMORY_BLOCK0|altsyncram:altsyncram_component|altsyncram_ji02:auto_generated|q_b[415]" File: C:/cygwin64/home/MIST32_MIST32ERS1/synth/de0-cv/db/altsyncram_ji02.tdf Line: 12904
        Warning (14320): Synthesized away node "mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|l1_inst_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|altera_primitive_dualram_512bit_16word:MEMORY_BLOCK0|altsyncram:altsyncram_component|altsyncram_ji02:auto_generated|q_b[447]" File: C:/cygwin64/home/MIST32_MIST32ERS1/synth/de0-cv/db/altsyncram_ji02.tdf Line: 13896
        Warning (14320): Synthesized away node "mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|l1_inst_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|altera_primitive_dualram_512bit_16word:MEMORY_BLOCK0|altsyncram:altsyncram_component|altsyncram_ji02:auto_generated|q_b[479]" File: C:/cygwin64/home/MIST32_MIST32ERS1/synth/de0-cv/db/altsyncram_ji02.tdf Line: 14888
        Warning (14320): Synthesized away node "mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|l1_inst_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|altera_primitive_dualram_512bit_16word:MEMORY_BLOCK0|altsyncram:altsyncram_component|altsyncram_ji02:auto_generated|q_b[511]" File: C:/cygwin64/home/MIST32_MIST32ERS1/synth/de0-cv/db/altsyncram_ji02.tdf Line: 15880
Info (13014): Ignored 10 buffer(s)
    Info (13016): Ignored 10 CARRY_SUM buffer(s)
Warning (276020): Inferred RAM node "sdram_controller:SDRAMC|sdram_sync_fifo:OUT_FIFO|b_memory_rtl_0" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design.
Warning (276020): Inferred RAM node "sdram_controller:SDRAMC|sdram_sync_fifo:IN_FIFO|b_memory_rtl_0" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design.
Warning (276020): Inferred RAM node "memory_if:MEMIF|memory_if_sync_fifo:GET_FIFO|b_memory_rtl_0" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design.
Warning (276020): Inferred RAM node "memory_if:MEMIF|memory_if_sync_fifo:REQ_FIFO|b_memory_rtl_0" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design.
Warning (276020): Inferred RAM node "vga_display_sdram:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control_write_pixel:VRAM_WRITE|vga_sync_fifo:VRAMWRITE_FIFO|b_memory_rtl_0" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design.
Warning (276020): Inferred RAM node "sci_top:DEVICE_SCI|uart:UARTMOD|uart_sync_fifo:RX_FIFO|b_memory_rtl_0" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design.
Warning (276020): Inferred RAM node "sci_top:DEVICE_SCI|uart:UARTMOD|uart_sync_fifo:TX_FIFO|b_memory_rtl_0" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design.
Warning (276020): Inferred RAM node "keyboard:DEVICE_KEYBOARD|keyboard_sync_fifo:KEYBOARD_DATA_FIFO|b_memory_rtl_0" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design.
Warning (276020): Inferred RAM node "mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|allocate:ALLOCATE|allocate_general_register:GRF|b_ram0_rtl_0" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design.
Warning (276020): Inferred RAM node "mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|allocate:ALLOCATE|allocate_general_register:GRF|b_ram1_rtl_0" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design.
Info (276014): Found 6 instances of uninferred RAM logic
    Info (276007): RAM logic "mmc_top:DEVICE_MMC|mmc_top_control_layer_512:MMC_DEVICE|mmc_buffer_512b:MMC_BUFFER|buff" is uninferred due to asynchronous read logic File: C:/cygwin64/home/MIST32_MIST32ERS1/src/device/mmc/mmc_buffer_512b.v Line: 35
    Info (276007): RAM logic "vga_display_sdram:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control_read_pixel:VRAM_READ|vga_async_fifo:VRAMREAD_FIFO1|b_memory" is uninferred due to asynchronous read logic File: C:/cygwin64/home/MIST32_MIST32ERS1/src/device/vga_sdram/vga_async_fifo.sv Line: 59
    Info (276004): RAM logic "mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|memory_pipe_arbiter:MEM_ARBITER|mist32e10fa_arbiter_matching_queue:MEM_MATCHING_QUEUE|queue_type" is uninferred due to inappropriate RAM size File: C:/cygwin64/home/mist32e10fa/src/lib/mist32e10fa_arbiter_matching_queue.sv Line: 39
    Info (276007): RAM logic "mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|interrupt_control:IRQ_CTRL|ict_conf_mask" is uninferred due to asynchronous read logic File: C:/cygwin64/home/mist32e10fa/src/core/interrupt_control/interrupt_control.sv Line: 42
    Info (276007): RAM logic "iboot_rom_de0_cv:IBOOT_ROM|iboot_rom_asmi_reader:FLASH_CONTROLLOR|iboot_rom_showahead_async_fifo:OUTPUT_QUEUE|b_memory" is uninferred due to asynchronous read logic File: C:/cygwin64/home/MIST32_MIST32ERS1/synth/de0-cv/src/iboot_rom/iboot_rom_showahead_async_fifo.sv Line: 58
    Info (276007): RAM logic "iboot_rom_de0_cv:IBOOT_ROM|iboot_rom_asmi_reader:FLASH_CONTROLLOR|iboot_rom_showahead_async_fifo:REQUEST_QUEUE|b_memory" is uninferred due to asynchronous read logic File: C:/cygwin64/home/MIST32_MIST32ERS1/synth/de0-cv/src/iboot_rom/iboot_rom_showahead_async_fifo.sv Line: 58
Info (19000): Inferred 10 megafunctions from design logic
    Info (276029): Inferred altsyncram megafunction from the following design logic: "sdram_controller:SDRAMC|sdram_sync_fifo:OUT_FIFO|b_memory_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 12
        Info (286033): Parameter WIDTHAD_A set to 4
        Info (286033): Parameter NUMWORDS_A set to 16
        Info (286033): Parameter WIDTH_B set to 12
        Info (286033): Parameter WIDTHAD_B set to 4
        Info (286033): Parameter NUMWORDS_B set to 16
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
    Info (276029): Inferred altsyncram megafunction from the following design logic: "sdram_controller:SDRAMC|sdram_sync_fifo:IN_FIFO|b_memory_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 37
        Info (286033): Parameter WIDTHAD_A set to 4
        Info (286033): Parameter NUMWORDS_A set to 16
        Info (286033): Parameter WIDTH_B set to 37
        Info (286033): Parameter WIDTHAD_B set to 4
        Info (286033): Parameter NUMWORDS_B set to 16
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
    Info (276029): Inferred altsyncram megafunction from the following design logic: "memory_if:MEMIF|memory_if_sync_fifo:GET_FIFO|b_memory_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 64
        Info (286033): Parameter WIDTHAD_A set to 4
        Info (286033): Parameter NUMWORDS_A set to 16
        Info (286033): Parameter WIDTH_B set to 64
        Info (286033): Parameter WIDTHAD_B set to 4
        Info (286033): Parameter NUMWORDS_B set to 16
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
    Info (276029): Inferred altsyncram megafunction from the following design logic: "memory_if:MEMIF|memory_if_sync_fifo:REQ_FIFO|b_memory_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 53
        Info (286033): Parameter WIDTHAD_A set to 3
        Info (286033): Parameter NUMWORDS_A set to 8
        Info (286033): Parameter WIDTH_B set to 53
        Info (286033): Parameter WIDTHAD_B set to 3
        Info (286033): Parameter NUMWORDS_B set to 8
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
    Info (276029): Inferred altsyncram megafunction from the following design logic: "vga_display_sdram:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control_write_pixel:VRAM_WRITE|vga_sync_fifo:VRAMWRITE_FIFO|b_memory_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 35
        Info (286033): Parameter WIDTHAD_A set to 6
        Info (286033): Parameter NUMWORDS_A set to 64
        Info (286033): Parameter WIDTH_B set to 35
        Info (286033): Parameter WIDTHAD_B set to 6
        Info (286033): Parameter NUMWORDS_B set to 64
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
    Info (276029): Inferred altsyncram megafunction from the following design logic: "sci_top:DEVICE_SCI|uart:UARTMOD|uart_sync_fifo:RX_FIFO|b_memory_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 8
        Info (286033): Parameter WIDTHAD_A set to 4
        Info (286033): Parameter NUMWORDS_A set to 16
        Info (286033): Parameter WIDTH_B set to 8
        Info (286033): Parameter WIDTHAD_B set to 4
        Info (286033): Parameter NUMWORDS_B set to 16
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
    Info (276029): Inferred altsyncram megafunction from the following design logic: "sci_top:DEVICE_SCI|uart:UARTMOD|uart_sync_fifo:TX_FIFO|b_memory_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 8
        Info (286033): Parameter WIDTHAD_A set to 4
        Info (286033): Parameter NUMWORDS_A set to 16
        Info (286033): Parameter WIDTH_B set to 8
        Info (286033): Parameter WIDTHAD_B set to 4
        Info (286033): Parameter NUMWORDS_B set to 16
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
    Info (276029): Inferred altsyncram megafunction from the following design logic: "keyboard:DEVICE_KEYBOARD|keyboard_sync_fifo:KEYBOARD_DATA_FIFO|b_memory_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 8
        Info (286033): Parameter WIDTHAD_A set to 5
        Info (286033): Parameter NUMWORDS_A set to 32
        Info (286033): Parameter WIDTH_B set to 8
        Info (286033): Parameter WIDTHAD_B set to 5
        Info (286033): Parameter NUMWORDS_B set to 32
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
    Info (276029): Inferred altsyncram megafunction from the following design logic: "mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|allocate:ALLOCATE|allocate_general_register:GRF|b_ram0_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 32
        Info (286033): Parameter WIDTHAD_A set to 5
        Info (286033): Parameter NUMWORDS_A set to 32
        Info (286033): Parameter WIDTH_B set to 32
        Info (286033): Parameter WIDTHAD_B set to 5
        Info (286033): Parameter NUMWORDS_B set to 32
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
    Info (276029): Inferred altsyncram megafunction from the following design logic: "mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|allocate:ALLOCATE|allocate_general_register:GRF|b_ram1_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 32
        Info (286033): Parameter WIDTHAD_A set to 5
        Info (286033): Parameter NUMWORDS_A set to 32
        Info (286033): Parameter WIDTH_B set to 32
        Info (286033): Parameter WIDTHAD_B set to 5
        Info (286033): Parameter NUMWORDS_B set to 32
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
Info (12130): Elaborated megafunction instantiation "sdram_controller:SDRAMC|sdram_sync_fifo:OUT_FIFO|altsyncram:b_memory_rtl_0"
Info (12133): Instantiated megafunction "sdram_controller:SDRAMC|sdram_sync_fifo:OUT_FIFO|altsyncram:b_memory_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "12"
    Info (12134): Parameter "WIDTHAD_A" = "4"
    Info (12134): Parameter "NUMWORDS_A" = "16"
    Info (12134): Parameter "WIDTH_B" = "12"
    Info (12134): Parameter "WIDTHAD_B" = "4"
    Info (12134): Parameter "NUMWORDS_B" = "16"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK0"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_b2k1.tdf
    Info (12023): Found entity 1: altsyncram_b2k1 File: C:/cygwin64/home/MIST32_MIST32ERS1/synth/de0-cv/db/altsyncram_b2k1.tdf Line: 28
Info (12130): Elaborated megafunction instantiation "sdram_controller:SDRAMC|sdram_sync_fifo:IN_FIFO|altsyncram:b_memory_rtl_0"
Info (12133): Instantiated megafunction "sdram_controller:SDRAMC|sdram_sync_fifo:IN_FIFO|altsyncram:b_memory_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "37"
    Info (12134): Parameter "WIDTHAD_A" = "4"
    Info (12134): Parameter "NUMWORDS_A" = "16"
    Info (12134): Parameter "WIDTH_B" = "37"
    Info (12134): Parameter "WIDTHAD_B" = "4"
    Info (12134): Parameter "NUMWORDS_B" = "16"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK0"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_p2k1.tdf
    Info (12023): Found entity 1: altsyncram_p2k1 File: C:/cygwin64/home/MIST32_MIST32ERS1/synth/de0-cv/db/altsyncram_p2k1.tdf Line: 28
Info (12130): Elaborated megafunction instantiation "memory_if:MEMIF|memory_if_sync_fifo:GET_FIFO|altsyncram:b_memory_rtl_0"
Info (12133): Instantiated megafunction "memory_if:MEMIF|memory_if_sync_fifo:GET_FIFO|altsyncram:b_memory_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "64"
    Info (12134): Parameter "WIDTHAD_A" = "4"
    Info (12134): Parameter "NUMWORDS_A" = "16"
    Info (12134): Parameter "WIDTH_B" = "64"
    Info (12134): Parameter "WIDTHAD_B" = "4"
    Info (12134): Parameter "NUMWORDS_B" = "16"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK0"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_q2k1.tdf
    Info (12023): Found entity 1: altsyncram_q2k1 File: C:/cygwin64/home/MIST32_MIST32ERS1/synth/de0-cv/db/altsyncram_q2k1.tdf Line: 28
Info (12130): Elaborated megafunction instantiation "memory_if:MEMIF|memory_if_sync_fifo:REQ_FIFO|altsyncram:b_memory_rtl_0"
Info (12133): Instantiated megafunction "memory_if:MEMIF|memory_if_sync_fifo:REQ_FIFO|altsyncram:b_memory_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "53"
    Info (12134): Parameter "WIDTHAD_A" = "3"
    Info (12134): Parameter "NUMWORDS_A" = "8"
    Info (12134): Parameter "WIDTH_B" = "53"
    Info (12134): Parameter "WIDTHAD_B" = "3"
    Info (12134): Parameter "NUMWORDS_B" = "8"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK0"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_lvj1.tdf
    Info (12023): Found entity 1: altsyncram_lvj1 File: C:/cygwin64/home/MIST32_MIST32ERS1/synth/de0-cv/db/altsyncram_lvj1.tdf Line: 28
Info (12130): Elaborated megafunction instantiation "vga_display_sdram:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control_write_pixel:VRAM_WRITE|vga_sync_fifo:VRAMWRITE_FIFO|altsyncram:b_memory_rtl_0"
Info (12133): Instantiated megafunction "vga_display_sdram:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control_write_pixel:VRAM_WRITE|vga_sync_fifo:VRAMWRITE_FIFO|altsyncram:b_memory_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "35"
    Info (12134): Parameter "WIDTHAD_A" = "6"
    Info (12134): Parameter "NUMWORDS_A" = "64"
    Info (12134): Parameter "WIDTH_B" = "35"
    Info (12134): Parameter "WIDTHAD_B" = "6"
    Info (12134): Parameter "NUMWORDS_B" = "64"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK0"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_v2k1.tdf
    Info (12023): Found entity 1: altsyncram_v2k1 File: C:/cygwin64/home/MIST32_MIST32ERS1/synth/de0-cv/db/altsyncram_v2k1.tdf Line: 28
Info (12130): Elaborated megafunction instantiation "sci_top:DEVICE_SCI|uart:UARTMOD|uart_sync_fifo:RX_FIFO|altsyncram:b_memory_rtl_0"
Info (12133): Instantiated megafunction "sci_top:DEVICE_SCI|uart:UARTMOD|uart_sync_fifo:RX_FIFO|altsyncram:b_memory_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "8"
    Info (12134): Parameter "WIDTHAD_A" = "4"
    Info (12134): Parameter "NUMWORDS_A" = "16"
    Info (12134): Parameter "WIDTH_B" = "8"
    Info (12134): Parameter "WIDTHAD_B" = "4"
    Info (12134): Parameter "NUMWORDS_B" = "16"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK0"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_mvj1.tdf
    Info (12023): Found entity 1: altsyncram_mvj1 File: C:/cygwin64/home/MIST32_MIST32ERS1/synth/de0-cv/db/altsyncram_mvj1.tdf Line: 28
Info (12130): Elaborated megafunction instantiation "keyboard:DEVICE_KEYBOARD|keyboard_sync_fifo:KEYBOARD_DATA_FIFO|altsyncram:b_memory_rtl_0"
Info (12133): Instantiated megafunction "keyboard:DEVICE_KEYBOARD|keyboard_sync_fifo:KEYBOARD_DATA_FIFO|altsyncram:b_memory_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "8"
    Info (12134): Parameter "WIDTHAD_A" = "5"
    Info (12134): Parameter "NUMWORDS_A" = "32"
    Info (12134): Parameter "WIDTH_B" = "8"
    Info (12134): Parameter "WIDTHAD_B" = "5"
    Info (12134): Parameter "NUMWORDS_B" = "32"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK0"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_jvj1.tdf
    Info (12023): Found entity 1: altsyncram_jvj1 File: C:/cygwin64/home/MIST32_MIST32ERS1/synth/de0-cv/db/altsyncram_jvj1.tdf Line: 28
Info (12130): Elaborated megafunction instantiation "mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|allocate:ALLOCATE|allocate_general_register:GRF|altsyncram:b_ram0_rtl_0"
Info (12133): Instantiated megafunction "mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|allocate:ALLOCATE|allocate_general_register:GRF|altsyncram:b_ram0_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "32"
    Info (12134): Parameter "WIDTHAD_A" = "5"
    Info (12134): Parameter "NUMWORDS_A" = "32"
    Info (12134): Parameter "WIDTH_B" = "32"
    Info (12134): Parameter "WIDTHAD_B" = "5"
    Info (12134): Parameter "NUMWORDS_B" = "32"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK0"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_6ji1.tdf
    Info (12023): Found entity 1: altsyncram_6ji1 File: C:/cygwin64/home/MIST32_MIST32ERS1/synth/de0-cv/db/altsyncram_6ji1.tdf Line: 28
Warning (12241): 15 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Warning (13034): The following nodes have both tri-state and non-tri-state drivers
    Warning (13035): Inserted always-enabled tri-state buffer between "SD_DATA[3]" and its non-tri-state driver. File: C:/cygwin64/home/MIST32_MIST32ERS1/synth/de0-cv/src/top_de0_cv.sv Line: 23
Warning (13039): The following bidirectional pins have no drivers
    Warning (13040): bidirectional pin "SD_DATA[0]" has no driver File: C:/cygwin64/home/MIST32_MIST32ERS1/synth/de0-cv/src/top_de0_cv.sv Line: 23
Warning (13039): The following bidirectional pins have no drivers
    Warning (13040): bidirectional pin "SD_DATA[1]" has no driver File: C:/cygwin64/home/MIST32_MIST32ERS1/synth/de0-cv/src/top_de0_cv.sv Line: 23
    Warning (13040): bidirectional pin "SD_DATA[2]" has no driver File: C:/cygwin64/home/MIST32_MIST32ERS1/synth/de0-cv/src/top_de0_cv.sv Line: 23
    Warning (13040): bidirectional pin "GPIO[0]" has no driver File: C:/cygwin64/home/MIST32_MIST32ERS1/synth/de0-cv/src/top_de0_cv.sv Line: 55
    Warning (13040): bidirectional pin "GPIO[1]" has no driver File: C:/cygwin64/home/MIST32_MIST32ERS1/synth/de0-cv/src/top_de0_cv.sv Line: 55
    Warning (13040): bidirectional pin "GPIO[2]" has no driver File: C:/cygwin64/home/MIST32_MIST32ERS1/synth/de0-cv/src/top_de0_cv.sv Line: 55
    Warning (13040): bidirectional pin "GPIO[3]" has no driver File: C:/cygwin64/home/MIST32_MIST32ERS1/synth/de0-cv/src/top_de0_cv.sv Line: 55
    Warning (13040): bidirectional pin "GPIO[4]" has no driver File: C:/cygwin64/home/MIST32_MIST32ERS1/synth/de0-cv/src/top_de0_cv.sv Line: 55
    Warning (13040): bidirectional pin "GPIO[5]" has no driver File: C:/cygwin64/home/MIST32_MIST32ERS1/synth/de0-cv/src/top_de0_cv.sv Line: 55
    Warning (13040): bidirectional pin "GPIO[6]" has no driver File: C:/cygwin64/home/MIST32_MIST32ERS1/synth/de0-cv/src/top_de0_cv.sv Line: 55
    Warning (13040): bidirectional pin "GPIO[7]" has no driver File: C:/cygwin64/home/MIST32_MIST32ERS1/synth/de0-cv/src/top_de0_cv.sv Line: 55
    Warning (13040): bidirectional pin "GPIO[8]" has no driver File: C:/cygwin64/home/MIST32_MIST32ERS1/synth/de0-cv/src/top_de0_cv.sv Line: 55
    Warning (13040): bidirectional pin "GPIO[9]" has no driver File: C:/cygwin64/home/MIST32_MIST32ERS1/synth/de0-cv/src/top_de0_cv.sv Line: 55
    Warning (13040): bidirectional pin "GPIO[10]" has no driver File: C:/cygwin64/home/MIST32_MIST32ERS1/synth/de0-cv/src/top_de0_cv.sv Line: 55
    Warning (13040): bidirectional pin "GPIO[11]" has no driver File: C:/cygwin64/home/MIST32_MIST32ERS1/synth/de0-cv/src/top_de0_cv.sv Line: 55
    Warning (13040): bidirectional pin "GPIO[12]" has no driver File: C:/cygwin64/home/MIST32_MIST32ERS1/synth/de0-cv/src/top_de0_cv.sv Line: 55
    Warning (13040): bidirectional pin "GPIO[13]" has no driver File: C:/cygwin64/home/MIST32_MIST32ERS1/synth/de0-cv/src/top_de0_cv.sv Line: 55
    Warning (13040): bidirectional pin "GPIO[14]" has no driver File: C:/cygwin64/home/MIST32_MIST32ERS1/synth/de0-cv/src/top_de0_cv.sv Line: 55
    Warning (13040): bidirectional pin "GPIO[15]" has no driver File: C:/cygwin64/home/MIST32_MIST32ERS1/synth/de0-cv/src/top_de0_cv.sv Line: 55
    Warning (13040): bidirectional pin "GPIO[16]" has no driver File: C:/cygwin64/home/MIST32_MIST32ERS1/synth/de0-cv/src/top_de0_cv.sv Line: 55
    Warning (13040): bidirectional pin "GPIO[17]" has no driver File: C:/cygwin64/home/MIST32_MIST32ERS1/synth/de0-cv/src/top_de0_cv.sv Line: 55
    Warning (13040): bidirectional pin "GPIO[18]" has no driver File: C:/cygwin64/home/MIST32_MIST32ERS1/synth/de0-cv/src/top_de0_cv.sv Line: 55
    Warning (13040): bidirectional pin "GPIO[19]" has no driver File: C:/cygwin64/home/MIST32_MIST32ERS1/synth/de0-cv/src/top_de0_cv.sv Line: 55
    Warning (13040): bidirectional pin "GPIO[20]" has no driver File: C:/cygwin64/home/MIST32_MIST32ERS1/synth/de0-cv/src/top_de0_cv.sv Line: 55
    Warning (13040): bidirectional pin "GPIO[21]" has no driver File: C:/cygwin64/home/MIST32_MIST32ERS1/synth/de0-cv/src/top_de0_cv.sv Line: 55
    Warning (13040): bidirectional pin "GPIO[22]" has no driver File: C:/cygwin64/home/MIST32_MIST32ERS1/synth/de0-cv/src/top_de0_cv.sv Line: 55
    Warning (13040): bidirectional pin "GPIO[23]" has no driver File: C:/cygwin64/home/MIST32_MIST32ERS1/synth/de0-cv/src/top_de0_cv.sv Line: 55
    Warning (13040): bidirectional pin "GPIO[24]" has no driver File: C:/cygwin64/home/MIST32_MIST32ERS1/synth/de0-cv/src/top_de0_cv.sv Line: 55
    Warning (13040): bidirectional pin "GPIO[25]" has no driver File: C:/cygwin64/home/MIST32_MIST32ERS1/synth/de0-cv/src/top_de0_cv.sv Line: 55
    Warning (13040): bidirectional pin "GPIO[26]" has no driver File: C:/cygwin64/home/MIST32_MIST32ERS1/synth/de0-cv/src/top_de0_cv.sv Line: 55
    Warning (13040): bidirectional pin "GPIO[27]" has no driver File: C:/cygwin64/home/MIST32_MIST32ERS1/synth/de0-cv/src/top_de0_cv.sv Line: 55
    Warning (13040): bidirectional pin "GPIO[28]" has no driver File: C:/cygwin64/home/MIST32_MIST32ERS1/synth/de0-cv/src/top_de0_cv.sv Line: 55
    Warning (13040): bidirectional pin "GPIO[29]" has no driver File: C:/cygwin64/home/MIST32_MIST32ERS1/synth/de0-cv/src/top_de0_cv.sv Line: 55
    Warning (13040): bidirectional pin "GPIO[30]" has no driver File: C:/cygwin64/home/MIST32_MIST32ERS1/synth/de0-cv/src/top_de0_cv.sv Line: 55
    Warning (13040): bidirectional pin "GPIO[31]" has no driver File: C:/cygwin64/home/MIST32_MIST32ERS1/synth/de0-cv/src/top_de0_cv.sv Line: 55
    Warning (13040): bidirectional pin "GPIO[32]" has no driver File: C:/cygwin64/home/MIST32_MIST32ERS1/synth/de0-cv/src/top_de0_cv.sv Line: 55
    Warning (13040): bidirectional pin "GPIO[33]" has no driver File: C:/cygwin64/home/MIST32_MIST32ERS1/synth/de0-cv/src/top_de0_cv.sv Line: 55
    Warning (13040): bidirectional pin "GPIO[34]" has no driver File: C:/cygwin64/home/MIST32_MIST32ERS1/synth/de0-cv/src/top_de0_cv.sv Line: 55
    Warning (13040): bidirectional pin "GPIO[35]" has no driver File: C:/cygwin64/home/MIST32_MIST32ERS1/synth/de0-cv/src/top_de0_cv.sv Line: 55
Warning (13009): TRI or OPNDRN buffers permanently enabled
    Warning (13010): Node "SD_DATA[3]~synth" File: C:/cygwin64/home/MIST32_MIST32ERS1/synth/de0-cv/src/top_de0_cv.sv Line: 23
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "LEDR[2]" is stuck at GND File: C:/cygwin64/home/MIST32_MIST32ERS1/synth/de0-cv/src/top_de0_cv.sv Line: 30
    Warning (13410): Pin "LEDR[3]" is stuck at GND File: C:/cygwin64/home/MIST32_MIST32ERS1/synth/de0-cv/src/top_de0_cv.sv Line: 30
    Warning (13410): Pin "LEDR[4]" is stuck at GND File: C:/cygwin64/home/MIST32_MIST32ERS1/synth/de0-cv/src/top_de0_cv.sv Line: 30
    Warning (13410): Pin "LEDR[5]" is stuck at GND File: C:/cygwin64/home/MIST32_MIST32ERS1/synth/de0-cv/src/top_de0_cv.sv Line: 30
    Warning (13410): Pin "LEDR[6]" is stuck at GND File: C:/cygwin64/home/MIST32_MIST32ERS1/synth/de0-cv/src/top_de0_cv.sv Line: 30
    Warning (13410): Pin "LEDR[7]" is stuck at GND File: C:/cygwin64/home/MIST32_MIST32ERS1/synth/de0-cv/src/top_de0_cv.sv Line: 30
    Warning (13410): Pin "LEDR[8]" is stuck at GND File: C:/cygwin64/home/MIST32_MIST32ERS1/synth/de0-cv/src/top_de0_cv.sv Line: 30
    Warning (13410): Pin "LEDR[9]" is stuck at GND File: C:/cygwin64/home/MIST32_MIST32ERS1/synth/de0-cv/src/top_de0_cv.sv Line: 30
    Warning (13410): Pin "HEX0[0]" is stuck at GND File: C:/cygwin64/home/MIST32_MIST32ERS1/synth/de0-cv/src/top_de0_cv.sv Line: 32
    Warning (13410): Pin "HEX0[1]" is stuck at GND File: C:/cygwin64/home/MIST32_MIST32ERS1/synth/de0-cv/src/top_de0_cv.sv Line: 32
    Warning (13410): Pin "HEX0[2]" is stuck at GND File: C:/cygwin64/home/MIST32_MIST32ERS1/synth/de0-cv/src/top_de0_cv.sv Line: 32
    Warning (13410): Pin "HEX0[3]" is stuck at GND File: C:/cygwin64/home/MIST32_MIST32ERS1/synth/de0-cv/src/top_de0_cv.sv Line: 32
    Warning (13410): Pin "HEX0[4]" is stuck at GND File: C:/cygwin64/home/MIST32_MIST32ERS1/synth/de0-cv/src/top_de0_cv.sv Line: 32
    Warning (13410): Pin "HEX0[5]" is stuck at GND File: C:/cygwin64/home/MIST32_MIST32ERS1/synth/de0-cv/src/top_de0_cv.sv Line: 32
    Warning (13410): Pin "HEX0[6]" is stuck at GND File: C:/cygwin64/home/MIST32_MIST32ERS1/synth/de0-cv/src/top_de0_cv.sv Line: 32
    Warning (13410): Pin "HEX1[0]" is stuck at GND File: C:/cygwin64/home/MIST32_MIST32ERS1/synth/de0-cv/src/top_de0_cv.sv Line: 33
    Warning (13410): Pin "HEX1[1]" is stuck at GND File: C:/cygwin64/home/MIST32_MIST32ERS1/synth/de0-cv/src/top_de0_cv.sv Line: 33
    Warning (13410): Pin "HEX1[2]" is stuck at GND File: C:/cygwin64/home/MIST32_MIST32ERS1/synth/de0-cv/src/top_de0_cv.sv Line: 33
    Warning (13410): Pin "HEX1[3]" is stuck at GND File: C:/cygwin64/home/MIST32_MIST32ERS1/synth/de0-cv/src/top_de0_cv.sv Line: 33
    Warning (13410): Pin "HEX1[4]" is stuck at GND File: C:/cygwin64/home/MIST32_MIST32ERS1/synth/de0-cv/src/top_de0_cv.sv Line: 33
    Warning (13410): Pin "HEX1[5]" is stuck at GND File: C:/cygwin64/home/MIST32_MIST32ERS1/synth/de0-cv/src/top_de0_cv.sv Line: 33
    Warning (13410): Pin "HEX1[6]" is stuck at GND File: C:/cygwin64/home/MIST32_MIST32ERS1/synth/de0-cv/src/top_de0_cv.sv Line: 33
    Warning (13410): Pin "HEX2[0]" is stuck at GND File: C:/cygwin64/home/MIST32_MIST32ERS1/synth/de0-cv/src/top_de0_cv.sv Line: 34
    Warning (13410): Pin "HEX2[1]" is stuck at GND File: C:/cygwin64/home/MIST32_MIST32ERS1/synth/de0-cv/src/top_de0_cv.sv Line: 34
    Warning (13410): Pin "HEX2[2]" is stuck at GND File: C:/cygwin64/home/MIST32_MIST32ERS1/synth/de0-cv/src/top_de0_cv.sv Line: 34
    Warning (13410): Pin "HEX2[3]" is stuck at GND File: C:/cygwin64/home/MIST32_MIST32ERS1/synth/de0-cv/src/top_de0_cv.sv Line: 34
    Warning (13410): Pin "HEX2[4]" is stuck at GND File: C:/cygwin64/home/MIST32_MIST32ERS1/synth/de0-cv/src/top_de0_cv.sv Line: 34
    Warning (13410): Pin "HEX2[5]" is stuck at GND File: C:/cygwin64/home/MIST32_MIST32ERS1/synth/de0-cv/src/top_de0_cv.sv Line: 34
    Warning (13410): Pin "HEX2[6]" is stuck at GND File: C:/cygwin64/home/MIST32_MIST32ERS1/synth/de0-cv/src/top_de0_cv.sv Line: 34
    Warning (13410): Pin "HEX3[0]" is stuck at GND File: C:/cygwin64/home/MIST32_MIST32ERS1/synth/de0-cv/src/top_de0_cv.sv Line: 35
    Warning (13410): Pin "HEX3[1]" is stuck at GND File: C:/cygwin64/home/MIST32_MIST32ERS1/synth/de0-cv/src/top_de0_cv.sv Line: 35
    Warning (13410): Pin "HEX3[2]" is stuck at GND File: C:/cygwin64/home/MIST32_MIST32ERS1/synth/de0-cv/src/top_de0_cv.sv Line: 35
    Warning (13410): Pin "HEX3[3]" is stuck at GND File: C:/cygwin64/home/MIST32_MIST32ERS1/synth/de0-cv/src/top_de0_cv.sv Line: 35
    Warning (13410): Pin "HEX3[4]" is stuck at GND File: C:/cygwin64/home/MIST32_MIST32ERS1/synth/de0-cv/src/top_de0_cv.sv Line: 35
    Warning (13410): Pin "HEX3[5]" is stuck at GND File: C:/cygwin64/home/MIST32_MIST32ERS1/synth/de0-cv/src/top_de0_cv.sv Line: 35
    Warning (13410): Pin "HEX3[6]" is stuck at GND File: C:/cygwin64/home/MIST32_MIST32ERS1/synth/de0-cv/src/top_de0_cv.sv Line: 35
    Warning (13410): Pin "HEX4[0]" is stuck at GND File: C:/cygwin64/home/MIST32_MIST32ERS1/synth/de0-cv/src/top_de0_cv.sv Line: 36
    Warning (13410): Pin "HEX4[1]" is stuck at GND File: C:/cygwin64/home/MIST32_MIST32ERS1/synth/de0-cv/src/top_de0_cv.sv Line: 36
    Warning (13410): Pin "HEX4[2]" is stuck at GND File: C:/cygwin64/home/MIST32_MIST32ERS1/synth/de0-cv/src/top_de0_cv.sv Line: 36
    Warning (13410): Pin "HEX4[3]" is stuck at GND File: C:/cygwin64/home/MIST32_MIST32ERS1/synth/de0-cv/src/top_de0_cv.sv Line: 36
    Warning (13410): Pin "HEX4[4]" is stuck at GND File: C:/cygwin64/home/MIST32_MIST32ERS1/synth/de0-cv/src/top_de0_cv.sv Line: 36
    Warning (13410): Pin "HEX4[5]" is stuck at GND File: C:/cygwin64/home/MIST32_MIST32ERS1/synth/de0-cv/src/top_de0_cv.sv Line: 36
    Warning (13410): Pin "HEX4[6]" is stuck at GND File: C:/cygwin64/home/MIST32_MIST32ERS1/synth/de0-cv/src/top_de0_cv.sv Line: 36
    Warning (13410): Pin "HEX5[0]" is stuck at GND File: C:/cygwin64/home/MIST32_MIST32ERS1/synth/de0-cv/src/top_de0_cv.sv Line: 37
    Warning (13410): Pin "HEX5[1]" is stuck at GND File: C:/cygwin64/home/MIST32_MIST32ERS1/synth/de0-cv/src/top_de0_cv.sv Line: 37
    Warning (13410): Pin "HEX5[2]" is stuck at GND File: C:/cygwin64/home/MIST32_MIST32ERS1/synth/de0-cv/src/top_de0_cv.sv Line: 37
    Warning (13410): Pin "HEX5[3]" is stuck at GND File: C:/cygwin64/home/MIST32_MIST32ERS1/synth/de0-cv/src/top_de0_cv.sv Line: 37
    Warning (13410): Pin "HEX5[4]" is stuck at GND File: C:/cygwin64/home/MIST32_MIST32ERS1/synth/de0-cv/src/top_de0_cv.sv Line: 37
    Warning (13410): Pin "HEX5[5]" is stuck at GND File: C:/cygwin64/home/MIST32_MIST32ERS1/synth/de0-cv/src/top_de0_cv.sv Line: 37
    Warning (13410): Pin "HEX5[6]" is stuck at GND File: C:/cygwin64/home/MIST32_MIST32ERS1/synth/de0-cv/src/top_de0_cv.sv Line: 37
    Warning (13410): Pin "DRAM_ADDR[11]" is stuck at GND File: C:/cygwin64/home/MIST32_MIST32ERS1/synth/de0-cv/src/top_de0_cv.sv Line: 39
    Warning (13410): Pin "DRAM_ADDR[12]" is stuck at GND File: C:/cygwin64/home/MIST32_MIST32ERS1/synth/de0-cv/src/top_de0_cv.sv Line: 39
    Warning (13410): Pin "DRAM_BA[0]" is stuck at GND File: C:/cygwin64/home/MIST32_MIST32ERS1/synth/de0-cv/src/top_de0_cv.sv Line: 40
    Warning (13410): Pin "DRAM_BA[1]" is stuck at GND File: C:/cygwin64/home/MIST32_MIST32ERS1/synth/de0-cv/src/top_de0_cv.sv Line: 40
    Warning (13410): Pin "DRAM_CS_N" is stuck at GND File: C:/cygwin64/home/MIST32_MIST32ERS1/synth/de0-cv/src/top_de0_cv.sv Line: 44
    Warning (13410): Pin "DRAM_LDQM" is stuck at GND File: C:/cygwin64/home/MIST32_MIST32ERS1/synth/de0-cv/src/top_de0_cv.sv Line: 46
    Warning (13410): Pin "DRAM_UDQM" is stuck at GND File: C:/cygwin64/home/MIST32_MIST32ERS1/synth/de0-cv/src/top_de0_cv.sv Line: 48
Info (286030): Timing-Driven Synthesis is running
Info (17049): 193 registers lost all their fanouts during netlist optimizations.
Info (144001): Generated suppressed messages file C:/cygwin64/home/MIST32_MIST32ERS1/synth/de0-cv/output_files/top_de0_cv.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 8 node(s), including 0 DDIO, 3 PLL, 0 transceiver and 0 LCELL
Warning: RST port on the PLL is not properly connected on instance global_clock:GLOBAL_CLOCK|system_pll:VGA_PLL|system_pll_0002:system_pll_inst|altera_pll:altera_pll_i|general[0].gpll. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock. File: c:/altera_lite/15.1/quartus/libraries/megafunctions/altera_pll.v Line: 749
    Info: Must be connected
Warning: OUTCLK port on the PLL is not properly connected on instance global_clock:GLOBAL_CLOCK|system_pll:VGA_PLL|system_pll_0002:system_pll_inst|altera_pll:altera_pll_i|general[0].gpll. The output clock port on the PLL must be connected. File: c:/altera_lite/15.1/quartus/libraries/megafunctions/altera_pll.v Line: 749
    Info: Must be connected
Warning: RST port on the PLL is not properly connected on instance global_clock:GLOBAL_CLOCK|system_pll:VGA_PLL|system_pll_0002:system_pll_inst|altera_pll:altera_pll_i|general[2].gpll. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock. File: c:/altera_lite/15.1/quartus/libraries/megafunctions/altera_pll.v Line: 749
    Info: Must be connected
Warning: RST port on the PLL is not properly connected on instance global_clock:GLOBAL_CLOCK|system_pll:VGA_PLL|system_pll_0002:system_pll_inst|altera_pll:altera_pll_i|general[3].gpll. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock. File: c:/altera_lite/15.1/quartus/libraries/megafunctions/altera_pll.v Line: 749
    Info: Must be connected
Warning (21074): Design contains 14 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "KEY[1]" File: C:/cygwin64/home/MIST32_MIST32ERS1/synth/de0-cv/src/top_de0_cv.sv Line: 26
    Warning (15610): No output dependent on input pin "KEY[2]" File: C:/cygwin64/home/MIST32_MIST32ERS1/synth/de0-cv/src/top_de0_cv.sv Line: 26
    Warning (15610): No output dependent on input pin "KEY[3]" File: C:/cygwin64/home/MIST32_MIST32ERS1/synth/de0-cv/src/top_de0_cv.sv Line: 26
    Warning (15610): No output dependent on input pin "RESET_N" File: C:/cygwin64/home/MIST32_MIST32ERS1/synth/de0-cv/src/top_de0_cv.sv Line: 27
    Warning (15610): No output dependent on input pin "SW[0]" File: C:/cygwin64/home/MIST32_MIST32ERS1/synth/de0-cv/src/top_de0_cv.sv Line: 28
    Warning (15610): No output dependent on input pin "SW[1]" File: C:/cygwin64/home/MIST32_MIST32ERS1/synth/de0-cv/src/top_de0_cv.sv Line: 28
    Warning (15610): No output dependent on input pin "SW[2]" File: C:/cygwin64/home/MIST32_MIST32ERS1/synth/de0-cv/src/top_de0_cv.sv Line: 28
    Warning (15610): No output dependent on input pin "SW[3]" File: C:/cygwin64/home/MIST32_MIST32ERS1/synth/de0-cv/src/top_de0_cv.sv Line: 28
    Warning (15610): No output dependent on input pin "SW[4]" File: C:/cygwin64/home/MIST32_MIST32ERS1/synth/de0-cv/src/top_de0_cv.sv Line: 28
    Warning (15610): No output dependent on input pin "SW[5]" File: C:/cygwin64/home/MIST32_MIST32ERS1/synth/de0-cv/src/top_de0_cv.sv Line: 28
    Warning (15610): No output dependent on input pin "SW[6]" File: C:/cygwin64/home/MIST32_MIST32ERS1/synth/de0-cv/src/top_de0_cv.sv Line: 28
    Warning (15610): No output dependent on input pin "SW[7]" File: C:/cygwin64/home/MIST32_MIST32ERS1/synth/de0-cv/src/top_de0_cv.sv Line: 28
    Warning (15610): No output dependent on input pin "SW[8]" File: C:/cygwin64/home/MIST32_MIST32ERS1/synth/de0-cv/src/top_de0_cv.sv Line: 28
    Warning (15610): No output dependent on input pin "SW[9]" File: C:/cygwin64/home/MIST32_MIST32ERS1/synth/de0-cv/src/top_de0_cv.sv Line: 28
Info (21057): Implemented 32595 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 19 input pins
    Info (21059): Implemented 92 output pins
    Info (21060): Implemented 56 bidirectional pins
    Info (21061): Implemented 27780 logic cells
    Info (21064): Implemented 4641 RAM segments
    Info (21065): Implemented 3 PLLs
    Info (21062): Implemented 3 DSP elements
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 302 warnings
    Info: Peak virtual memory: 1501 megabytes
    Info: Processing ended: Wed Feb 03 19:04:51 2016
    Info: Elapsed time: 00:02:52
    Info: Total CPU time (on all processors): 00:04:19


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in C:/cygwin64/home/MIST32_MIST32ERS1/synth/de0-cv/output_files/top_de0_cv.map.smsg.


