Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (lin64) Build 3865809 Sun May  7 15:04:56 MDT 2023
| Date         : Tue Apr  2 23:37:54 2024
| Host         : vanloi-laptop running 64-bit Ubuntu 22.04.4 LTS
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file operation_controller_timing_summary_routed.rpt -pb operation_controller_timing_summary_routed.pb -rpx operation_controller_timing_summary_routed.rpx -warn_on_violation
| Design       : operation_controller
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  70          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (70)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (121)
5. checking no_input_delay (18)
6. checking no_output_delay (21)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (70)
-------------------------
 There are 54 register/latch pins with no clock driven by root clock pin: clk (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: enable_fc_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (121)
--------------------------------------------------
 There are 121 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (18)
-------------------------------
 There are 18 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (21)
--------------------------------
 There are 21 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                  142          inf        0.000                      0                  142           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           142 Endpoints
Min Delay           142 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 fc1/labels_reg[1][6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            labels[1][6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.991ns  (logic 3.164ns (39.597%)  route 4.827ns (60.403%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y29         FDRE                         0.000     0.000 r  fc1/labels_reg[1][6]/C
    SLICE_X36Y29         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  fc1/labels_reg[1][6]/Q
                         net (fo=1, routed)           4.827     5.345    labels[1]_OBUF[6]
    V16                  OBUF (Prop_obuf_I_O)         2.646     7.991 r  labels[1][6]_INST_0/O
                         net (fo=0)                   0.000     7.991    labels[1][6]
    V16                                                               r  labels[1][6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fc1/labels_reg[1][2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            labels[1][2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.989ns  (logic 3.086ns (38.625%)  route 4.903ns (61.375%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y29         FDRE                         0.000     0.000 r  fc1/labels_reg[1][2]/C
    SLICE_X37Y29         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  fc1/labels_reg[1][2]/Q
                         net (fo=1, routed)           4.903     5.359    labels[1]_OBUF[2]
    T17                  OBUF (Prop_obuf_I_O)         2.630     7.989 r  labels[1][2]_INST_0/O
                         net (fo=0)                   0.000     7.989    labels[1][2]
    T17                                                               r  labels[1][2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fc1/labels_reg[1][5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            labels[1][5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.962ns  (logic 3.165ns (39.748%)  route 4.797ns (60.252%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y29         FDRE                         0.000     0.000 r  fc1/labels_reg[1][5]/C
    SLICE_X36Y29         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  fc1/labels_reg[1][5]/Q
                         net (fo=1, routed)           4.797     5.315    labels[1]_OBUF[5]
    W16                  OBUF (Prop_obuf_I_O)         2.647     7.962 r  labels[1][5]_INST_0/O
                         net (fo=0)                   0.000     7.962    labels[1][5]
    W16                                                               r  labels[1][5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fc1/labels_reg[1][4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            labels[1][4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.927ns  (logic 3.145ns (39.670%)  route 4.783ns (60.330%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y29         FDRE                         0.000     0.000 r  fc1/labels_reg[1][4]/C
    SLICE_X36Y29         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  fc1/labels_reg[1][4]/Q
                         net (fo=1, routed)           4.783     5.301    labels[1]_OBUF[4]
    R16                  OBUF (Prop_obuf_I_O)         2.627     7.927 r  labels[1][4]_INST_0/O
                         net (fo=0)                   0.000     7.927    labels[1][4]
    R16                                                               r  labels[1][4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fc1/labels_reg[1][0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            labels[1][0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.846ns  (logic 3.115ns (39.702%)  route 4.731ns (60.298%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y29         FDRE                         0.000     0.000 r  fc1/labels_reg[1][0]/C
    SLICE_X37Y29         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  fc1/labels_reg[1][0]/Q
                         net (fo=1, routed)           4.731     5.187    labels[1]_OBUF[0]
    V17                  OBUF (Prop_obuf_I_O)         2.659     7.846 r  labels[1][0]_INST_0/O
                         net (fo=0)                   0.000     7.846    labels[1][0]
    V17                                                               r  labels[1][0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fc1/labels_reg[1][1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            labels[1][1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.818ns  (logic 3.076ns (39.348%)  route 4.742ns (60.652%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y29         FDRE                         0.000     0.000 r  fc1/labels_reg[1][1]/C
    SLICE_X37Y29         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  fc1/labels_reg[1][1]/Q
                         net (fo=1, routed)           4.742     5.198    labels[1]_OBUF[1]
    R18                  OBUF (Prop_obuf_I_O)         2.620     7.818 r  labels[1][1]_INST_0/O
                         net (fo=0)                   0.000     7.818    labels[1][1]
    R18                                                               r  labels[1][1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fc1/labels_reg[0][4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            labels[0][4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.702ns  (logic 3.142ns (40.796%)  route 4.560ns (59.204%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y30         FDRE                         0.000     0.000 r  fc1/labels_reg[0][4]/C
    SLICE_X36Y30         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  fc1/labels_reg[0][4]/Q
                         net (fo=1, routed)           4.560     5.078    labels[0]_OBUF[4]
    N17                  OBUF (Prop_obuf_I_O)         2.624     7.702 r  labels[0][4]_INST_0/O
                         net (fo=0)                   0.000     7.702    labels[0][4]
    N17                                                               r  labels[0][4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fc1/labels_reg[0][5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            labels[0][5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.702ns  (logic 3.153ns (40.934%)  route 4.549ns (59.066%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y30         FDRE                         0.000     0.000 r  fc1/labels_reg[0][5]/C
    SLICE_X36Y30         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  fc1/labels_reg[0][5]/Q
                         net (fo=1, routed)           4.549     5.067    labels[0]_OBUF[5]
    W19                  OBUF (Prop_obuf_I_O)         2.635     7.702 r  labels[0][5]_INST_0/O
                         net (fo=0)                   0.000     7.702    labels[0][5]
    W19                                                               r  labels[0][5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fc1/labels_reg[1][7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            labels[1][7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.669ns  (logic 3.184ns (41.522%)  route 4.485ns (58.478%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y29         FDRE                         0.000     0.000 r  fc1/labels_reg[1][7]/C
    SLICE_X36Y29         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  fc1/labels_reg[1][7]/Q
                         net (fo=1, routed)           4.485     5.003    labels[1]_OBUF[7]
    Y19                  OBUF (Prop_obuf_I_O)         2.666     7.669 r  labels[1][7]_INST_0/O
                         net (fo=0)                   0.000     7.669    labels[1][7]
    Y19                                                               r  labels[1][7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fc1/labels_reg[0][6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            labels[0][6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.620ns  (logic 3.156ns (41.419%)  route 4.464ns (58.581%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y30         FDRE                         0.000     0.000 r  fc1/labels_reg[0][6]/C
    SLICE_X36Y30         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  fc1/labels_reg[0][6]/Q
                         net (fo=1, routed)           4.464     4.982    labels[0]_OBUF[6]
    W18                  OBUF (Prop_obuf_I_O)         2.638     7.620 r  labels[0][6]_INST_0/O
                         net (fo=0)                   0.000     7.620    labels[0][6]
    W18                                                               r  labels[0][6] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 enable_layer1_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            layer1/local_enable_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.243ns  (logic 0.164ns (67.452%)  route 0.079ns (32.548%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y24          FDCE                         0.000     0.000 r  enable_layer1_reg/C
    SLICE_X2Y24          FDCE (Prop_fdce_C_Q)         0.164     0.164 r  enable_layer1_reg/Q
                         net (fo=3, routed)           0.079     0.243    layer1/local_enable_reg_0
    SLICE_X2Y24          FDCE                                         r  layer1/local_enable_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 enable_layer2_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            layer2/local_enable_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.243ns  (logic 0.164ns (67.434%)  route 0.079ns (32.566%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y26          FDCE                         0.000     0.000 r  enable_layer2_reg/C
    SLICE_X2Y26          FDCE (Prop_fdce_C_Q)         0.164     0.164 r  enable_layer2_reg/Q
                         net (fo=3, routed)           0.079     0.243    layer2/local_enable_reg_0
    SLICE_X2Y26          FDCE                                         r  layer2/local_enable_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 layer1/genblk1[0].u1/enable_cell_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            layer1/genblk1[0].u1/enable_output_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.296ns  (logic 0.186ns (62.795%)  route 0.110ns (37.205%))
  Logic Levels:           2  (FDRE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y25          FDRE                         0.000     0.000 r  layer1/genblk1[0].u1/enable_cell_reg/C
    SLICE_X3Y25          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  layer1/genblk1[0].u1/enable_cell_reg/Q
                         net (fo=4, routed)           0.110     0.251    layer1/genblk1[0].u1/enable_cell_reg_n_0
    SLICE_X2Y25          LUT5 (Prop_lut5_I0_O)        0.045     0.296 r  layer1/genblk1[0].u1/enable_output_i_1/O
                         net (fo=1, routed)           0.000     0.296    layer1/genblk1[0].u1/enable_output_i_1_n_0
    SLICE_X2Y25          FDRE                                         r  layer1/genblk1[0].u1/enable_output_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 layer1/genblk1[0].u1/enable_recurrent_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            layer1/genblk1[0].u1/finish_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.331ns  (logic 0.246ns (74.266%)  route 0.085ns (25.734%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y25          FDRE                         0.000     0.000 r  layer1/genblk1[0].u1/enable_recurrent_reg/C
    SLICE_X2Y25          FDRE (Prop_fdre_C_Q)         0.148     0.148 f  layer1/genblk1[0].u1/enable_recurrent_reg/Q
                         net (fo=5, routed)           0.085     0.233    layer1/genblk1[0].u1/enable_recurrent_reg_n_0
    SLICE_X2Y25          LUT6 (Prop_lut6_I2_O)        0.098     0.331 r  layer1/genblk1[0].u1/finish_i_1/O
                         net (fo=1, routed)           0.000     0.331    layer1/genblk1[0].u1/finish_i_1_n_0
    SLICE_X2Y25          FDSE                                         r  layer1/genblk1[0].u1/finish_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 layer2/genblk1[1].u1/enable_input_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            layer2/genblk1[1].u1/finish_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.332ns  (logic 0.246ns (74.207%)  route 0.086ns (25.793%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y27          FDRE                         0.000     0.000 r  layer2/genblk1[1].u1/enable_input_reg/C
    SLICE_X2Y27          FDRE (Prop_fdre_C_Q)         0.148     0.148 f  layer2/genblk1[1].u1/enable_input_reg/Q
                         net (fo=5, routed)           0.086     0.234    layer2/genblk1[1].u1_n_1
    SLICE_X2Y27          LUT6 (Prop_lut6_I0_O)        0.098     0.332 r  layer2/finish_i_1__0/O
                         net (fo=1, routed)           0.000     0.332    layer2/genblk1[1].u1/finish_reg_0
    SLICE_X2Y27          FDSE                                         r  layer2/genblk1[1].u1/finish_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 layer2/genblk1[1].u1/enable_output_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            layer2/genblk1[1].u1/enable_output_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.341ns  (logic 0.186ns (54.623%)  route 0.155ns (45.377%))
  Logic Levels:           2  (FDRE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y27          FDRE                         0.000     0.000 r  layer2/genblk1[1].u1/enable_output_reg/C
    SLICE_X3Y27          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  layer2/genblk1[1].u1/enable_output_reg/Q
                         net (fo=2, routed)           0.155     0.296    layer2/genblk1[1].u1_n_3
    SLICE_X3Y27          LUT5 (Prop_lut5_I4_O)        0.045     0.341 r  layer2/enable_output_i_1__0/O
                         net (fo=1, routed)           0.000     0.341    layer2/genblk1[1].u1/enable_output_reg_0
    SLICE_X3Y27          FDRE                                         r  layer2/genblk1[1].u1/enable_output_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 layer1/genblk1[1].u1/enable_input_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            layer1/genblk1[1].u1/enable_output_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.341ns  (logic 0.226ns (66.352%)  route 0.115ns (33.648%))
  Logic Levels:           2  (FDRE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y25          FDRE                         0.000     0.000 r  layer1/genblk1[1].u1/enable_input_reg/C
    SLICE_X3Y25          FDRE (Prop_fdre_C_Q)         0.128     0.128 r  layer1/genblk1[1].u1/enable_input_reg/Q
                         net (fo=5, routed)           0.115     0.243    layer1/genblk1[1].u1/enable_input_reg_n_0
    SLICE_X3Y25          LUT5 (Prop_lut5_I1_O)        0.098     0.341 r  layer1/genblk1[1].u1/enable_output_i_1__0/O
                         net (fo=1, routed)           0.000     0.341    layer1/genblk1[1].u1/enable_output_i_1__0_n_0
    SLICE_X3Y25          FDRE                                         r  layer1/genblk1[1].u1/enable_output_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 layer1/genblk1[1].u1/enable_input_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            layer1/genblk1[1].u1/finish_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.341ns  (logic 0.226ns (66.352%)  route 0.115ns (33.648%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y25          FDRE                         0.000     0.000 r  layer1/genblk1[1].u1/enable_input_reg/C
    SLICE_X3Y25          FDRE (Prop_fdre_C_Q)         0.128     0.128 f  layer1/genblk1[1].u1/enable_input_reg/Q
                         net (fo=5, routed)           0.115     0.243    layer1/genblk1[1].u1/enable_input_reg_n_0
    SLICE_X3Y25          LUT6 (Prop_lut6_I0_O)        0.098     0.341 r  layer1/genblk1[1].u1/finish_i_1__0/O
                         net (fo=1, routed)           0.000     0.341    layer1/genblk1[1].u1/finish_i_1__0_n_0
    SLICE_X3Y25          FDSE                                         r  layer1/genblk1[1].u1/finish_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 layer2/genblk1[0].u1/enable_recurrent_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            layer2/genblk1[0].u1/finish_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.341ns  (logic 0.226ns (66.352%)  route 0.115ns (33.648%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y27          FDRE                         0.000     0.000 r  layer2/genblk1[0].u1/enable_recurrent_reg/C
    SLICE_X3Y27          FDRE (Prop_fdre_C_Q)         0.128     0.128 f  layer2/genblk1[0].u1/enable_recurrent_reg/Q
                         net (fo=5, routed)           0.115     0.243    layer2/enable_recurrent_reg
    SLICE_X3Y27          LUT6 (Prop_lut6_I2_O)        0.098     0.341 r  layer2/finish_i_1/O
                         net (fo=1, routed)           0.000     0.341    layer2/genblk1[0].u1/finish_reg_0
    SLICE_X3Y27          FDSE                                         r  layer2/genblk1[0].u1/finish_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 layer1/genblk1[1].u1/enable_recurrent_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            layer1/genblk1[1].u1/enable_cell_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.341ns  (logic 0.226ns (66.350%)  route 0.115ns (33.650%))
  Logic Levels:           2  (FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y25          FDRE                         0.000     0.000 r  layer1/genblk1[1].u1/enable_recurrent_reg/C
    SLICE_X3Y25          FDRE (Prop_fdre_C_Q)         0.128     0.128 r  layer1/genblk1[1].u1/enable_recurrent_reg/Q
                         net (fo=5, routed)           0.115     0.243    layer1/genblk1[1].u1/enable_recurrent_reg_n_0
    SLICE_X3Y25          LUT4 (Prop_lut4_I2_O)        0.098     0.341 r  layer1/genblk1[1].u1/enable_cell_i_1__0/O
                         net (fo=1, routed)           0.000     0.341    layer1/genblk1[1].u1/enable_cell_i_1__0_n_0
    SLICE_X3Y25          FDRE                                         r  layer1/genblk1[1].u1/enable_cell_reg/D
  -------------------------------------------------------------------    -------------------





