{"vcs1":{"timestamp_begin":1769491753.864571739, "rt":6.73, "ut":6.45, "st":0.20}}
{"vcselab":{"timestamp_begin":1769491760.640626138, "rt":0.30, "ut":0.21, "st":0.06}}
{"link":{"timestamp_begin":1769491760.979111151, "rt":0.23, "ut":0.16, "st":0.07}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1769491753.610017520}
{"VCS_COMP_START_TIME": 1769491753.610017520}
{"VCS_COMP_END_TIME": 1769491761.254707639}
{"VCS_USER_OPTIONS": "-full64 -sverilog -ntb_opts uvm -timescale=1ns/1ns -f file.f -o simv"}
{"vcs1": {"peak_mem": 351684}}
{"vcselab": {"peak_mem": 173708}}
