static struct V_1 T_1 * F_1 ( int V_2 , int V_3 )\r\n{\r\nstruct V_1 * V_4 ;\r\nF_2 (info, &pci_root_infos, list)\r\nif ( V_4 -> V_2 == V_2 && V_4 -> V_3 == V_3 )\r\nreturn V_4 ;\r\nreturn NULL ;\r\n}\r\nstatic int T_1 F_3 ( void )\r\n{\r\nint V_5 ;\r\nunsigned V_6 ;\r\nunsigned V_7 ;\r\nint V_2 ;\r\nint V_3 ;\r\nint V_8 ;\r\nint V_9 ;\r\nstruct V_1 * V_4 ;\r\nT_2 V_10 ;\r\nT_3 V_11 ;\r\nT_3 V_12 ;\r\nstruct V_13 V_13 [ V_14 ] ;\r\nT_3 V_15 ;\r\nT_2 V_16 ;\r\nbool V_17 ;\r\nstruct V_18 V_19 , * V_20 ;\r\nT_3 V_21 ;\r\nT_3 V_22 ;\r\nif ( ! F_4 () )\r\nreturn - 1 ;\r\nV_17 = false ;\r\nfor ( V_5 = 0 ; V_5 < F_5 ( V_23 ) ; V_5 ++ ) {\r\nT_2 V_24 ;\r\nT_4 V_25 ;\r\nT_4 V_26 ;\r\nV_6 = V_23 [ V_5 ] . V_6 ;\r\nV_7 = V_23 [ V_5 ] . V_7 ;\r\nV_24 = F_6 ( V_6 , V_7 , 0 , V_27 ) ;\r\nV_26 = V_24 & 0xffff ;\r\nV_25 = ( V_24 >> 16 ) & 0xffff ;\r\nif ( V_26 != V_28 )\r\ncontinue;\r\nif ( V_23 [ V_5 ] . V_25 == V_25 ) {\r\nV_17 = true ;\r\nbreak;\r\n}\r\n}\r\nif ( ! V_17 )\r\nreturn 0 ;\r\nfor ( V_5 = 0 ; V_5 < V_29 ; V_5 ++ ) {\r\nint V_30 ;\r\nint V_31 ;\r\nV_10 = F_6 ( V_6 , V_7 , 1 ,\r\nV_32 + ( V_5 << 2 ) ) ;\r\nif ( ( V_10 & 7 ) != 3 )\r\ncontinue;\r\nV_30 = ( V_10 >> 16 ) & 0xff ;\r\nV_31 = ( V_10 >> 24 ) & 0xff ;\r\nV_2 = ( V_10 >> 4 ) & 0x07 ;\r\nV_3 = ( V_10 >> 8 ) & 0x03 ;\r\nV_4 = F_7 ( V_30 , V_31 , V_2 , V_3 ) ;\r\n}\r\nif ( V_33 . V_34 > 0x11 )\r\nreturn 0 ;\r\nV_10 = F_6 ( V_6 , V_7 , 0 , V_35 ) ;\r\nV_8 = ( V_10 >> 8 ) & 0x07 ;\r\nV_10 = F_6 ( V_6 , V_7 , 0 , V_36 ) ;\r\nV_9 = ( V_10 >> 8 ) & 0x03 ;\r\nmemset ( V_13 , 0 , sizeof( V_13 ) ) ;\r\nF_8 ( V_13 , V_14 , 0 , 0 , 0xffff + 1 ) ;\r\nfor ( V_5 = 0 ; V_5 < 4 ; V_5 ++ ) {\r\nV_10 = F_6 ( V_6 , V_7 , 1 , 0xc0 + ( V_5 << 3 ) ) ;\r\nif ( ! ( V_10 & 3 ) )\r\ncontinue;\r\nV_11 = V_10 & 0xfff000 ;\r\nV_10 = F_6 ( V_6 , V_7 , 1 , 0xc4 + ( V_5 << 3 ) ) ;\r\nV_2 = V_10 & 0x07 ;\r\nV_3 = ( V_10 >> 4 ) & 0x03 ;\r\nV_12 = ( V_10 & 0xfff000 ) | 0xfff ;\r\nV_4 = F_1 ( V_2 , V_3 ) ;\r\nif ( ! V_4 )\r\ncontinue;\r\nF_9 ( V_37 L_1 ,\r\nV_2 , V_3 , V_11 , V_12 ) ;\r\nif ( V_12 > 0xffff )\r\nV_12 = 0xffff ;\r\nF_10 ( V_4 , V_11 , V_12 , V_38 , 1 ) ;\r\nF_11 ( V_13 , V_14 , V_11 , V_12 + 1 ) ;\r\n}\r\nV_4 = F_1 ( V_8 , V_9 ) ;\r\nif ( V_4 ) {\r\nfor ( V_5 = 0 ; V_5 < V_14 ; V_5 ++ ) {\r\nif ( ! V_13 [ V_5 ] . V_12 )\r\ncontinue;\r\nF_10 ( V_4 , V_13 [ V_5 ] . V_11 , V_13 [ V_5 ] . V_12 - 1 ,\r\nV_38 , 1 ) ;\r\n}\r\n}\r\nmemset ( V_13 , 0 , sizeof( V_13 ) ) ;\r\nV_12 = F_12 ( ( 0xfdULL << 32 ) - 1 ) ;\r\nV_12 ++ ;\r\nF_8 ( V_13 , V_14 , 0 , 0 , V_12 ) ;\r\nV_16 = V_39 ;\r\nF_13 ( V_16 , V_15 ) ;\r\nV_12 = ( V_15 & 0xffffff800000ULL ) ;\r\nF_9 ( V_40 L_2 , V_12 , V_12 >> 20 ) ;\r\nif ( V_12 < ( 1ULL << 32 ) )\r\nF_11 ( V_13 , V_14 , 0 , V_12 ) ;\r\nV_20 = F_14 ( & V_19 ) ;\r\nif ( V_20 ) {\r\nF_9 ( V_37 L_3 , V_20 ) ;\r\nV_21 = V_20 -> V_11 ;\r\nV_22 = V_20 -> V_12 ;\r\nF_11 ( V_13 , V_14 , V_21 ,\r\nV_22 + 1 ) ;\r\n} else {\r\nV_21 = 0 ;\r\nV_22 = 0 ;\r\n}\r\nfor ( V_5 = 0 ; V_5 < 8 ; V_5 ++ ) {\r\nV_10 = F_6 ( V_6 , V_7 , 1 , 0x80 + ( V_5 << 3 ) ) ;\r\nif ( ! ( V_10 & 3 ) )\r\ncontinue;\r\nV_11 = V_10 & 0xffffff00 ;\r\nV_11 <<= 8 ;\r\nV_10 = F_6 ( V_6 , V_7 , 1 , 0x84 + ( V_5 << 3 ) ) ;\r\nV_2 = V_10 & 0x07 ;\r\nV_3 = ( V_10 >> 4 ) & 0x03 ;\r\nV_12 = ( V_10 & 0xffffff00 ) ;\r\nV_12 <<= 8 ;\r\nV_12 |= 0xffff ;\r\nV_4 = F_1 ( V_2 , V_3 ) ;\r\nif ( ! V_4 )\r\ncontinue;\r\nF_9 ( V_37 L_4 ,\r\nV_2 , V_3 , V_11 , V_12 ) ;\r\nif ( V_22 ) {\r\nint V_41 = 0 ;\r\nT_3 V_42 = 0 ;\r\nif ( V_11 >= V_21 &&\r\nV_11 <= V_22 ) {\r\nV_11 = V_22 + 1 ;\r\nV_41 = 1 ;\r\n}\r\nif ( V_12 >= V_21 &&\r\nV_12 <= V_22 ) {\r\nV_12 = V_21 - 1 ;\r\nV_41 = 1 ;\r\n}\r\nif ( V_11 < V_21 &&\r\nV_12 > V_22 ) {\r\nV_42 = V_21 - 1 ;\r\nF_10 ( V_4 , V_11 , V_42 , V_43 , 0 ) ;\r\nF_11 ( V_13 , V_14 , V_11 ,\r\nV_42 + 1 ) ;\r\nF_9 ( V_44 L_5 , V_11 , V_42 ) ;\r\nV_11 = V_22 + 1 ;\r\nV_41 = 1 ;\r\n}\r\nif ( V_41 ) {\r\nif ( V_11 <= V_12 ) {\r\nF_9 ( V_44 L_6 , V_42 ? L_7 : L_8 , V_11 , V_12 ) ;\r\n} else {\r\nF_9 ( V_44 L_9 , V_42 ? L_10 : L_11 ) ;\r\ncontinue;\r\n}\r\n}\r\n}\r\nF_10 ( V_4 , F_12 ( V_11 ) , F_12 ( V_12 ) ,\r\nV_43 , 1 ) ;\r\nF_11 ( V_13 , V_14 , V_11 , V_12 + 1 ) ;\r\nF_9 ( V_44 L_12 ) ;\r\n}\r\nV_16 = V_45 ;\r\nF_13 ( V_16 , V_15 ) ;\r\nif ( V_15 & ( 1 << 21 ) ) {\r\nV_16 = V_46 ;\r\nF_13 ( V_16 , V_15 ) ;\r\nV_12 = ( V_15 & 0xffffff800000ULL ) ;\r\nF_9 ( V_40 L_13 , V_12 , V_12 >> 20 ) ;\r\nF_11 ( V_13 , V_14 , 1ULL << 32 , V_12 ) ;\r\n}\r\nV_4 = F_1 ( V_8 , V_9 ) ;\r\nif ( V_4 ) {\r\nfor ( V_5 = 0 ; V_5 < V_14 ; V_5 ++ ) {\r\nif ( ! V_13 [ V_5 ] . V_12 )\r\ncontinue;\r\nF_10 ( V_4 , F_12 ( V_13 [ V_5 ] . V_11 ) ,\r\nF_12 ( V_13 [ V_5 ] . V_12 - 1 ) ,\r\nV_43 , 1 ) ;\r\n}\r\n}\r\nF_2 (info, &pci_root_infos, list) {\r\nint V_47 ;\r\nstruct V_48 * V_49 ;\r\nV_47 = V_4 -> V_50 . V_11 ;\r\nF_9 ( V_37 L_14 ,\r\n& V_4 -> V_50 , V_4 -> V_2 , V_4 -> V_3 ) ;\r\nF_2 (root_res, &info->resources, list)\r\nF_9 ( V_37 L_15 ,\r\nV_47 , & V_49 -> V_51 ) ;\r\n}\r\nreturn 0 ;\r\n}\r\nstatic void F_15 ( void * V_52 )\r\n{\r\nT_3 V_10 ;\r\nF_13 ( V_53 , V_10 ) ;\r\nif ( ! ( V_10 & V_54 ) ) {\r\nV_10 |= V_54 ;\r\nF_16 ( V_53 , V_10 ) ;\r\n}\r\n}\r\nstatic int F_17 ( struct V_55 * V_56 , unsigned long V_57 ,\r\nvoid * V_58 )\r\n{\r\nint V_59 = ( long ) V_58 ;\r\nswitch ( V_57 ) {\r\ncase V_60 :\r\ncase V_61 :\r\nF_18 ( V_59 , F_15 , NULL , 0 ) ;\r\nbreak;\r\ndefault:\r\nbreak;\r\n}\r\nreturn V_62 ;\r\n}\r\nstatic void T_1 F_19 ( void )\r\n{\r\n#ifdef F_20\r\nunsigned int V_5 , V_63 ;\r\nfor ( V_63 = V_5 = 0 ; ! V_63 && V_64 [ V_5 ] . V_65 ; ++ V_5 ) {\r\nT_5 V_6 = V_64 [ V_5 ] . V_6 ;\r\nT_5 V_7 = V_64 [ V_5 ] . V_66 ;\r\nT_5 V_67 = V_64 [ V_5 ] . V_65 ;\r\nfor (; V_7 < V_67 ; ++ V_7 ) {\r\nT_2 V_15 = F_6 ( V_6 , V_7 , 3 , 0 ) ;\r\nif ( ! F_21 ( V_15 ) )\r\ncontinue;\r\nV_15 = F_6 ( V_6 , V_7 , 3 , 0x8c ) ;\r\nif ( ! ( V_15 & ( V_54 >> 32 ) ) ) {\r\nV_15 |= V_54 >> 32 ;\r\nF_22 ( V_6 , V_7 , 3 , 0x8c , V_15 ) ;\r\n}\r\n++ V_63 ;\r\n}\r\n}\r\n#endif\r\n}\r\nstatic int T_1 F_23 ( void )\r\n{\r\nint V_59 ;\r\nif ( V_33 . V_34 < 0x10 )\r\nreturn 0 ;\r\nif ( F_4 () )\r\nF_19 () ;\r\nF_24 () ;\r\nF_25 (cpu)\r\nF_17 ( & V_68 , ( unsigned long ) V_60 ,\r\n( void * ) ( long ) V_59 ) ;\r\nF_26 ( & V_68 ) ;\r\nF_27 () ;\r\nV_69 |= V_70 ;\r\nreturn 0 ;\r\n}\r\nstatic int T_1 F_28 ( void )\r\n{\r\nif ( V_33 . V_71 != V_72 )\r\nreturn 0 ;\r\nF_3 () ;\r\nF_23 () ;\r\nreturn 0 ;\r\n}
