Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2015.2 (lin64) Build 1266856 Fri Jun 26 16:35:25 MDT 2015
| Date             : Wed Oct 28 12:18:11 2015
| Host             : ahtanum.andrew.cmu.edu running 64-bit Red Hat Enterprise Linux Server release 7.1 (Maipo)
| Command          : report_power -file top_power_routed.rpt -pb top_power_summary_routed.pb
| Design           : top
| Device           : xc7a100tcsg324-3
| Design State     : Routed
| Grade            : extended
| Process          : typical
| Characterization : Production
---------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+-------+
| Total On-Chip Power (W)  | 0.229 |
| Dynamic (W)              | 0.131 |
| Device Static (W)        | 0.098 |
| Effective TJA (C/W)      | 4.6   |
| Max Ambient (C)          | 99.0  |
| Junction Temperature (C) | 26.0  |
| Confidence Level         | Low   |
| Setting File             | ---   |
| Simulation Activity File | ---   |
| Design Nets Matched      | NA    |
+--------------------------+-------+


1.1 On-Chip Components
----------------------

+----------------+-----------+----------+-----------+-----------------+
| On-Chip        | Power (W) | Used     | Available | Utilization (%) |
+----------------+-----------+----------+-----------+-----------------+
| Clocks         |     0.004 |        6 |       --- |             --- |
| Slice Logic    |    <0.001 |      148 |       --- |             --- |
|   LUT as Logic |    <0.001 |       63 |     63400 |            0.10 |
|   Register     |    <0.001 |       49 |    126800 |            0.04 |
|   CARRY4       |    <0.001 |        3 |     15850 |            0.02 |
|   Others       |     0.000 |       17 |       --- |             --- |
| Signals        |     0.001 |      143 |       --- |             --- |
| Block RAM      |     0.024 |        2 |       135 |            1.48 |
| PLL            |     0.097 |        1 |         6 |           16.67 |
| I/O            |     0.004 |       21 |       210 |           10.00 |
| Static Power   |     0.098 |          |           |                 |
| Total          |     0.229 |          |           |                 |
+----------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------+-------------+-----------+-------------+------------+
| Vccint    |       1.000 |     0.053 |       0.038 |      0.015 |
| Vccaux    |       1.800 |     0.067 |       0.049 |      0.018 |
| Vcco33    |       3.300 |     0.005 |       0.001 |      0.004 |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |
| Vcco18    |       1.800 |     0.000 |       0.000 |      0.000 |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccbram   |       1.000 |     0.002 |       0.002 |      0.000 |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |
+-----------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                     |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                            |
| Clock nodes activity        | High       | User specified more than 95% of clocks                 |                                                                                                            |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view   |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views |
| Device models               | High       | Device models are Production                           |                                                                                                            |
|                             |            |                                                        |                                                                                                            |
| Overall confidence level    | Low        |                                                        |                                                                                                            |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+--------------------------+
| Ambient Temp (C)      | 25.0                     |
| ThetaJA (C/W)         | 4.6                      |
| Airflow (LFM)         | 250                      |
| Heat Sink             | medium (Medium Profile)  |
| ThetaSA (C/W)         | 4.6                      |
| Board Selection       | medium (10"x10")         |
| # of Board Layers     | 12to15 (12 to 15 Layers) |
| Board Temperature (C) | 25.0                     |
+-----------------------+--------------------------+


2.2 Clock Constraints
---------------------

+--------------------+---------------------------------+-----------------+
| Clock              | Domain                          | Constraint (ns) |
+--------------------+---------------------------------+-----------------+
| clk_out1_clk_wiz_0 | clk_div/inst/clk_out1_clk_wiz_0 |             2.5 |
| clkfbout_clk_wiz_0 | clk_div/inst/clkfbout_clk_wiz_0 |            10.0 |
| sys_clk_pin        | clk                             |            10.0 |
| sys_clk_pin        | clk_BUFG                        |            10.0 |
+--------------------+---------------------------------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+-----------------------------------------+-----------+
| Name                                    | Power (W) |
+-----------------------------------------+-----------+
| top                                     |     0.131 |
|   clk_div                               |     0.098 |
|     inst                                |     0.098 |
|   ft                                    |     0.027 |
|     p4_rom                              |     0.009 |
|       U0                                |     0.009 |
|         inst_blk_mem_gen                |     0.009 |
|           gnativebmg.native_blk_mem_gen |     0.009 |
|             valid.cstr                  |     0.009 |
|               ramloop[0].ram.r          |     0.009 |
|                 prim_init.ram           |     0.009 |
|     t_rom                               |     0.009 |
|       U0                                |     0.009 |
|         inst_blk_mem_gen                |     0.009 |
|           gnativebmg.native_blk_mem_gen |     0.009 |
|             valid.cstr                  |     0.009 |
|               ramloop[0].ram.r          |     0.009 |
|                 prim_init.ram           |     0.009 |
|     tm_rom                              |     0.009 |
|       U0                                |     0.009 |
|         inst_blk_mem_gen                |     0.009 |
|           gnativebmg.native_blk_mem_gen |     0.009 |
|             valid.cstr                  |     0.009 |
|               ramloop[0].ram.r          |     0.007 |
|                 prim_init.ram           |     0.007 |
|   v1                                    |     0.001 |
|     colcount                            |    <0.001 |
|     hscount                             |    <0.001 |
|     rowcount                            |    <0.001 |
|     vscount                             |    <0.001 |
+-----------------------------------------+-----------+


