// Seed: 41468639
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  input wire id_5;
  input wire id_4;
  output wire id_3;
  inout tri0 id_2;
  input wire id_1;
  assign id_2 = 1;
  wire ["" : -1] id_6, id_7;
  struct packed {
    logic id_8;
    id_9  id_10;
    logic id_11;
    id_12 id_13;
    struct packed {logic id_14;} id_15;
    logic id_16;
    logic id_17;
    logic id_18;
  } id_19;
  assign id_19.id_8 = id_19.id_9;
  assign {-1, 1, 1, 1, -1, -1, -1'b0} = -1;
  assign id_19.id_14 = -1;
  for (id_20 = ~-1'h0; -1'b0; id_19.id_18 += 1'd0) assign id_3 = id_19.id_17[1'h0][""][1'b0];
  genvar id_21;
endmodule
module module_1 #(
    parameter id_18 = 32'd91
) (
    input wor id_0
    , id_12 = 1,
    output supply0 id_1,
    output wire id_2,
    output logic id_3,
    output uwire id_4,
    output supply0 id_5,
    output tri0 id_6,
    input wire id_7,
    output tri0 id_8,
    input uwire id_9,
    input tri id_10
);
  wire id_13;
  parameter id_14 = 1;
  wire id_15;
  ;
  generate
    logic id_16;
  endgenerate
  wire [1 : -1] id_17;
  logic _id_18;
  ;
  assign id_6 = id_18;
  always @(-1) id_3 <= -1;
  wand id_19;
  generate
    logic id_20;
    wire [1 : id_18] id_21;
  endgenerate
  final begin : LABEL_0
    $unsigned(67);
    ;
    id_20 <= id_12[1];
  end
  module_0 modCall_1 (
      id_21,
      id_15,
      id_21,
      id_14,
      id_14
  );
  tri id_22 = 1'd0;
  assign id_21 = id_13;
  logic id_23, id_24, id_25;
  wire id_26;
  assign id_19 = id_14 - id_12 ? id_22 : 1'd0;
endmodule
