INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Aneesh/Desktop/processor/processor.srcs/sources_1/new/proc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module proc
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Aneesh/Desktop/processor/processor.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
