

================================================================
== Vivado HLS Report for 'Inverse'
================================================================
* Date:           Wed Mar 18 11:33:54 2020

* Version:        2019.2.1 (Build 2724168 on Thu Dec 05 05:19:09 MST 2019)
* Project:        WeedD
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+-----------+------------+
    |  Clock |  Target  | Estimated | Uncertainty|
    +--------+----------+-----------+------------+
    |ap_clk  | 50.00 ns | 16.680 ns |   6.25 ns  |
    +--------+----------+-----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+----------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline |
    |   min   |   max   |    min    |    max    | min | max |   Type   |
    +---------+---------+-----------+-----------+-----+-----+----------+
    |        1|        1| 50.000 ns | 50.000 ns |    1|    1| function |
    +---------+---------+-----------+-----------+-----+-----+----------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 16.6>
ST_1 : Operation 3 [1/1] (0.00ns)   --->   "%N_read_1 = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %N_read) nounwind" [D:/Xilinx/xfopencv-master/include\core/xf_math.h:224]   --->   Operation 3 'read' 'N_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%M_read = call i6 @_ssdm_op_Read.ap_auto.i6(i6 %M) nounwind" [D:/Xilinx/xfopencv-master/include\core/xf_math.h:224]   --->   Operation 4 'read' 'M_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%x_read = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %x) nounwind" [D:/Xilinx/xfopencv-master/include\core/xf_math.h:224]   --->   Operation 5 'read' 'x_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%tmpx = call i4 @_ssdm_op_PartSelect.i4.i16.i32.i32(i16 %x_read, i32 8, i32 11)" [D:/Xilinx/xfopencv-master/include\core/xf_math.h:236]   --->   Operation 6 'partselect' 'tmpx' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%tmpx_1 = call i4 @_ssdm_op_PartSelect.i4.i16.i32.i32(i16 %x_read, i32 4, i32 7)" [D:/Xilinx/xfopencv-master/include\core/xf_math.h:237]   --->   Operation 7 'partselect' 'tmpx_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%tmpx_2 = trunc i16 %x_read to i4" [D:/Xilinx/xfopencv-master/include\core/xf_math.h:238]   --->   Operation 8 'trunc' 'tmpx_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (2.42ns)   --->   "%icmp_ln242 = icmp eq i16 %x_read, 0" [D:/Xilinx/xfopencv-master/include\core/xf_math.h:242]   --->   Operation 9 'icmp' 'icmp_ln242' <Predicate = true> <Delay = 2.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 10 [1/1] (1.76ns)   --->   "br i1 %icmp_ln242, label %5, label %0" [D:/Xilinx/xfopencv-master/include\core/xf_math.h:242]   --->   Operation 10 'br' <Predicate = true> <Delay = 1.76>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%tmp = call i4 @_ssdm_op_PartSelect.i4.i16.i32.i32(i16 %x_read, i32 12, i32 15)" [D:/Xilinx/xfopencv-master/include\core/xf_math.h:246]   --->   Operation 11 'partselect' 'tmp' <Predicate = (!icmp_ln242)> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (1.30ns)   --->   "%icmp_ln246 = icmp eq i4 %tmp, 0" [D:/Xilinx/xfopencv-master/include\core/xf_math.h:246]   --->   Operation 12 'icmp' 'icmp_ln246' <Predicate = (!icmp_ln242)> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "br i1 %icmp_ln246, label %1, label %.preheader15.0" [D:/Xilinx/xfopencv-master/include\core/xf_math.h:246]   --->   Operation 13 'br' <Predicate = (!icmp_ln242)> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%tmp_62 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %x_read, i32 15)" [D:/Xilinx/xfopencv-master/include\core/xf_math.h:253]   --->   Operation 14 'bitselect' 'tmp_62' <Predicate = (!icmp_ln242 & !icmp_ln246)> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (1.97ns)   --->   "br i1 %tmp_62, label %.loopexit3, label %.preheader15.1" [D:/Xilinx/xfopencv-master/include\core/xf_math.h:253]   --->   Operation 15 'br' <Predicate = (!icmp_ln242 & !icmp_ln246)> <Delay = 1.97>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%tmp_64 = call i2 @_ssdm_op_PartSelect.i2.i16.i32.i32(i16 %x_read, i32 14, i32 15)" [D:/Xilinx/xfopencv-master/include\core/xf_math.h:253]   --->   Operation 16 'partselect' 'tmp_64' <Predicate = (!icmp_ln242 & !icmp_ln246 & !tmp_62)> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.95ns)   --->   "%icmp_ln253 = icmp eq i2 %tmp_64, 0" [D:/Xilinx/xfopencv-master/include\core/xf_math.h:253]   --->   Operation 17 'icmp' 'icmp_ln253' <Predicate = (!icmp_ln242 & !icmp_ln246 & !tmp_62)> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 18 [1/1] (1.97ns)   --->   "br i1 %icmp_ln253, label %.preheader15.2, label %.loopexit3" [D:/Xilinx/xfopencv-master/include\core/xf_math.h:253]   --->   Operation 18 'br' <Predicate = (!icmp_ln242 & !icmp_ln246 & !tmp_62)> <Delay = 1.97>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%tmp_68 = call i3 @_ssdm_op_PartSelect.i3.i16.i32.i32(i16 %x_read, i32 13, i32 15)" [D:/Xilinx/xfopencv-master/include\core/xf_math.h:253]   --->   Operation 19 'partselect' 'tmp_68' <Predicate = (!icmp_ln242 & !icmp_ln246 & !tmp_62 & icmp_ln253)> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (1.13ns)   --->   "%icmp_ln253_1 = icmp eq i3 %tmp_68, 0" [D:/Xilinx/xfopencv-master/include\core/xf_math.h:253]   --->   Operation 20 'icmp' 'icmp_ln253_1' <Predicate = (!icmp_ln242 & !icmp_ln246 & !tmp_62 & icmp_ln253)> <Delay = 1.13> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 21 [1/1] (0.98ns)   --->   "%select_ln253 = select i1 %icmp_ln253_1, i3 -4, i3 3" [D:/Xilinx/xfopencv-master/include\core/xf_math.h:253]   --->   Operation 21 'select' 'select_ln253' <Predicate = (!icmp_ln242 & !icmp_ln246 & !tmp_62 & icmp_ln253)> <Delay = 0.98> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 22 [1/1] (1.97ns)   --->   "br label %.loopexit3" [D:/Xilinx/xfopencv-master/include\core/xf_math.h:253]   --->   Operation 22 'br' <Predicate = (!icmp_ln242 & !icmp_ln246 & !tmp_62 & icmp_ln253)> <Delay = 1.97>
ST_1 : Operation 23 [1/1] (1.30ns)   --->   "%icmp_ln259 = icmp eq i4 %tmpx, 0" [D:/Xilinx/xfopencv-master/include\core/xf_math.h:259]   --->   Operation 23 'icmp' 'icmp_ln259' <Predicate = (!icmp_ln242 & icmp_ln246)> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "br i1 %icmp_ln259, label %2, label %.preheader12.0" [D:/Xilinx/xfopencv-master/include\core/xf_math.h:259]   --->   Operation 24 'br' <Predicate = (!icmp_ln242 & icmp_ln246)> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%tmp_63 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %x_read, i32 11)" [D:/Xilinx/xfopencv-master/include\core/xf_math.h:266]   --->   Operation 25 'bitselect' 'tmp_63' <Predicate = (!icmp_ln242 & icmp_ln246 & !icmp_ln259)> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (1.97ns)   --->   "br i1 %tmp_63, label %.loopexit3, label %.preheader12.1" [D:/Xilinx/xfopencv-master/include\core/xf_math.h:266]   --->   Operation 26 'br' <Predicate = (!icmp_ln242 & icmp_ln246 & !icmp_ln259)> <Delay = 1.97>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%tmp_67 = call i2 @_ssdm_op_PartSelect.i2.i16.i32.i32(i16 %x_read, i32 10, i32 11)" [D:/Xilinx/xfopencv-master/include\core/xf_math.h:266]   --->   Operation 27 'partselect' 'tmp_67' <Predicate = (!icmp_ln242 & icmp_ln246 & !icmp_ln259 & !tmp_63)> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.95ns)   --->   "%icmp_ln266 = icmp eq i2 %tmp_67, 0" [D:/Xilinx/xfopencv-master/include\core/xf_math.h:266]   --->   Operation 28 'icmp' 'icmp_ln266' <Predicate = (!icmp_ln242 & icmp_ln246 & !icmp_ln259 & !tmp_63)> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 29 [1/1] (1.97ns)   --->   "br i1 %icmp_ln266, label %.preheader12.2, label %.loopexit3" [D:/Xilinx/xfopencv-master/include\core/xf_math.h:266]   --->   Operation 29 'br' <Predicate = (!icmp_ln242 & icmp_ln246 & !icmp_ln259 & !tmp_63)> <Delay = 1.97>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%tmp_71 = call i3 @_ssdm_op_PartSelect.i3.i16.i32.i32(i16 %x_read, i32 9, i32 11)" [D:/Xilinx/xfopencv-master/include\core/xf_math.h:266]   --->   Operation 30 'partselect' 'tmp_71' <Predicate = (!icmp_ln242 & icmp_ln246 & !icmp_ln259 & !tmp_63 & icmp_ln266)> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (1.13ns)   --->   "%icmp_ln266_1 = icmp eq i3 %tmp_71, 0" [D:/Xilinx/xfopencv-master/include\core/xf_math.h:266]   --->   Operation 31 'icmp' 'icmp_ln266_1' <Predicate = (!icmp_ln242 & icmp_ln246 & !icmp_ln259 & !tmp_63 & icmp_ln266)> <Delay = 1.13> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 32 [1/1] (0.98ns)   --->   "%select_ln266 = select i1 %icmp_ln266_1, i3 -4, i3 3" [D:/Xilinx/xfopencv-master/include\core/xf_math.h:266]   --->   Operation 32 'select' 'select_ln266' <Predicate = (!icmp_ln242 & icmp_ln246 & !icmp_ln259 & !tmp_63 & icmp_ln266)> <Delay = 0.98> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 33 [1/1] (1.97ns)   --->   "br label %.loopexit3" [D:/Xilinx/xfopencv-master/include\core/xf_math.h:266]   --->   Operation 33 'br' <Predicate = (!icmp_ln242 & icmp_ln246 & !icmp_ln259 & !tmp_63 & icmp_ln266)> <Delay = 1.97>
ST_1 : Operation 34 [1/1] (1.30ns)   --->   "%icmp_ln272 = icmp eq i4 %tmpx_1, 0" [D:/Xilinx/xfopencv-master/include\core/xf_math.h:272]   --->   Operation 34 'icmp' 'icmp_ln272' <Predicate = (!icmp_ln242 & icmp_ln246 & icmp_ln259)> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "br i1 %icmp_ln272, label %.preheader.0, label %.preheader9.0" [D:/Xilinx/xfopencv-master/include\core/xf_math.h:272]   --->   Operation 35 'br' <Predicate = (!icmp_ln242 & icmp_ln246 & icmp_ln259)> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%tmp_66 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %x_read, i32 7)" [D:/Xilinx/xfopencv-master/include\core/xf_math.h:279]   --->   Operation 36 'bitselect' 'tmp_66' <Predicate = (!icmp_ln242 & icmp_ln246 & icmp_ln259 & !icmp_ln272)> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (1.97ns)   --->   "br i1 %tmp_66, label %.loopexit3, label %.preheader9.1" [D:/Xilinx/xfopencv-master/include\core/xf_math.h:279]   --->   Operation 37 'br' <Predicate = (!icmp_ln242 & icmp_ln246 & icmp_ln259 & !icmp_ln272)> <Delay = 1.97>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%tmp_70 = call i2 @_ssdm_op_PartSelect.i2.i16.i32.i32(i16 %x_read, i32 6, i32 7)" [D:/Xilinx/xfopencv-master/include\core/xf_math.h:279]   --->   Operation 38 'partselect' 'tmp_70' <Predicate = (!icmp_ln242 & icmp_ln246 & icmp_ln259 & !icmp_ln272 & !tmp_66)> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.95ns)   --->   "%icmp_ln279 = icmp eq i2 %tmp_70, 0" [D:/Xilinx/xfopencv-master/include\core/xf_math.h:279]   --->   Operation 39 'icmp' 'icmp_ln279' <Predicate = (!icmp_ln242 & icmp_ln246 & icmp_ln259 & !icmp_ln272 & !tmp_66)> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 40 [1/1] (1.97ns)   --->   "br i1 %icmp_ln279, label %.preheader9.2, label %.loopexit3" [D:/Xilinx/xfopencv-master/include\core/xf_math.h:279]   --->   Operation 40 'br' <Predicate = (!icmp_ln242 & icmp_ln246 & icmp_ln259 & !icmp_ln272 & !tmp_66)> <Delay = 1.97>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%tmp_73 = call i3 @_ssdm_op_PartSelect.i3.i16.i32.i32(i16 %x_read, i32 5, i32 7)" [D:/Xilinx/xfopencv-master/include\core/xf_math.h:279]   --->   Operation 41 'partselect' 'tmp_73' <Predicate = (!icmp_ln242 & icmp_ln246 & icmp_ln259 & !icmp_ln272 & !tmp_66 & icmp_ln279)> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (1.13ns)   --->   "%icmp_ln279_1 = icmp eq i3 %tmp_73, 0" [D:/Xilinx/xfopencv-master/include\core/xf_math.h:279]   --->   Operation 42 'icmp' 'icmp_ln279_1' <Predicate = (!icmp_ln242 & icmp_ln246 & icmp_ln259 & !icmp_ln272 & !tmp_66 & icmp_ln279)> <Delay = 1.13> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 43 [1/1] (0.98ns)   --->   "%select_ln279 = select i1 %icmp_ln279_1, i3 -4, i3 3" [D:/Xilinx/xfopencv-master/include\core/xf_math.h:279]   --->   Operation 43 'select' 'select_ln279' <Predicate = (!icmp_ln242 & icmp_ln246 & icmp_ln259 & !icmp_ln272 & !tmp_66 & icmp_ln279)> <Delay = 0.98> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 44 [1/1] (1.97ns)   --->   "br label %.loopexit3" [D:/Xilinx/xfopencv-master/include\core/xf_math.h:279]   --->   Operation 44 'br' <Predicate = (!icmp_ln242 & icmp_ln246 & icmp_ln259 & !icmp_ln272 & !tmp_66 & icmp_ln279)> <Delay = 1.97>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%tmp_65 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %x_read, i32 3)" [D:/Xilinx/xfopencv-master/include\core/xf_math.h:292]   --->   Operation 45 'bitselect' 'tmp_65' <Predicate = (!icmp_ln242 & icmp_ln246 & icmp_ln259 & icmp_ln272)> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (1.97ns)   --->   "br i1 %tmp_65, label %.loopexit3, label %.preheader.1" [D:/Xilinx/xfopencv-master/include\core/xf_math.h:292]   --->   Operation 46 'br' <Predicate = (!icmp_ln242 & icmp_ln246 & icmp_ln259 & icmp_ln272)> <Delay = 1.97>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%tmp_69 = call i2 @_ssdm_op_PartSelect.i2.i16.i32.i32(i16 %x_read, i32 2, i32 3)" [D:/Xilinx/xfopencv-master/include\core/xf_math.h:292]   --->   Operation 47 'partselect' 'tmp_69' <Predicate = (!icmp_ln242 & icmp_ln246 & icmp_ln259 & icmp_ln272 & !tmp_65)> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.95ns)   --->   "%icmp_ln292 = icmp eq i2 %tmp_69, 0" [D:/Xilinx/xfopencv-master/include\core/xf_math.h:292]   --->   Operation 48 'icmp' 'icmp_ln292' <Predicate = (!icmp_ln242 & icmp_ln246 & icmp_ln259 & icmp_ln272 & !tmp_65)> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 49 [1/1] (1.97ns)   --->   "br i1 %icmp_ln292, label %.preheader.2, label %.loopexit3" [D:/Xilinx/xfopencv-master/include\core/xf_math.h:292]   --->   Operation 49 'br' <Predicate = (!icmp_ln242 & icmp_ln246 & icmp_ln259 & icmp_ln272 & !tmp_65)> <Delay = 1.97>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%tmp_72 = call i3 @_ssdm_op_PartSelect.i3.i16.i32.i32(i16 %x_read, i32 1, i32 3)" [D:/Xilinx/xfopencv-master/include\core/xf_math.h:292]   --->   Operation 50 'partselect' 'tmp_72' <Predicate = (!icmp_ln242 & icmp_ln246 & icmp_ln259 & icmp_ln272 & !tmp_65 & icmp_ln292)> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (1.13ns)   --->   "%icmp_ln292_1 = icmp eq i3 %tmp_72, 0" [D:/Xilinx/xfopencv-master/include\core/xf_math.h:292]   --->   Operation 51 'icmp' 'icmp_ln292_1' <Predicate = (!icmp_ln242 & icmp_ln246 & icmp_ln259 & icmp_ln272 & !tmp_65 & icmp_ln292)> <Delay = 1.13> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 52 [1/1] (1.97ns)   --->   "br i1 %icmp_ln292_1, label %.preheader.3, label %.loopexit3" [D:/Xilinx/xfopencv-master/include\core/xf_math.h:292]   --->   Operation 52 'br' <Predicate = (!icmp_ln242 & icmp_ln246 & icmp_ln259 & icmp_ln272 & !tmp_65 & icmp_ln292)> <Delay = 1.97>
ST_1 : Operation 53 [1/1] (1.30ns)   --->   "%icmp_ln292_2 = icmp eq i4 %tmpx_2, 0" [D:/Xilinx/xfopencv-master/include\core/xf_math.h:292]   --->   Operation 53 'icmp' 'icmp_ln292_2' <Predicate = (!icmp_ln242 & icmp_ln246 & icmp_ln259 & icmp_ln272 & !tmp_65 & icmp_ln292 & icmp_ln292_1)> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 54 [1/1] (0.98ns)   --->   "%select_ln292 = select i1 %icmp_ln292_2, i3 0, i3 -4" [D:/Xilinx/xfopencv-master/include\core/xf_math.h:292]   --->   Operation 54 'select' 'select_ln292' <Predicate = (!icmp_ln242 & icmp_ln246 & icmp_ln259 & icmp_ln272 & !tmp_65 & icmp_ln292 & icmp_ln292_1)> <Delay = 0.98> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 55 [1/1] (1.97ns)   --->   "br label %.loopexit3" [D:/Xilinx/xfopencv-master/include\core/xf_math.h:292]   --->   Operation 55 'br' <Predicate = (!icmp_ln242 & icmp_ln246 & icmp_ln259 & icmp_ln272 & !tmp_65 & icmp_ln292 & icmp_ln292_1)> <Delay = 1.97>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%pos_6 = phi i3 [ 1, %.preheader15.0 ], [ 2, %.preheader15.1 ], [ 1, %.preheader12.0 ], [ 2, %.preheader12.1 ], [ 1, %.preheader9.0 ], [ 2, %.preheader9.1 ], [ 1, %.preheader.0 ], [ 2, %.preheader.1 ], [ 3, %.preheader.2 ], [ %select_ln292, %.preheader.3 ], [ %select_ln279, %.preheader9.2 ], [ %select_ln266, %.preheader12.2 ], [ %select_ln253, %.preheader15.2 ]" [D:/Xilinx/xfopencv-master/include\core/xf_math.h:292]   --->   Operation 56 'phi' 'pos_6' <Predicate = (!icmp_ln242)> <Delay = 0.00>
ST_1 : Operation 57 [1/1] (0.00ns) (grouped into LUT with out node B_L)   --->   "%block_2 = phi i4 [ 0, %.preheader15.0 ], [ 0, %.preheader15.1 ], [ 4, %.preheader12.0 ], [ 4, %.preheader12.1 ], [ -8, %.preheader9.0 ], [ -8, %.preheader9.1 ], [ -4, %.preheader.0 ], [ -4, %.preheader.1 ], [ -4, %.preheader.2 ], [ -4, %.preheader.3 ], [ -8, %.preheader9.2 ], [ 4, %.preheader12.2 ], [ 0, %.preheader15.2 ]"   --->   Operation 57 'phi' 'block_2' <Predicate = (!icmp_ln242)> <Delay = 0.00>
ST_1 : Operation 58 [1/1] (0.00ns) (grouped into LUT with out node B_L)   --->   "%zext_ln299 = zext i3 %pos_6 to i5" [D:/Xilinx/xfopencv-master/include\core/xf_math.h:299]   --->   Operation 58 'zext' 'zext_ln299' <Predicate = (!icmp_ln242)> <Delay = 0.00>
ST_1 : Operation 59 [1/1] (0.00ns) (grouped into LUT with out node B_L)   --->   "%zext_ln299_1 = zext i4 %block_2 to i5" [D:/Xilinx/xfopencv-master/include\core/xf_math.h:299]   --->   Operation 59 'zext' 'zext_ln299_1' <Predicate = (!icmp_ln242)> <Delay = 0.00>
ST_1 : Operation 60 [1/1] (1.73ns) (out node of the LUT)   --->   "%B_L = add i5 %zext_ln299_1, %zext_ln299" [D:/Xilinx/xfopencv-master/include\core/xf_math.h:299]   --->   Operation 60 'add' 'B_L' <Predicate = (!icmp_ln242)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "%zext_ln299_2 = zext i5 %B_L to i6" [D:/Xilinx/xfopencv-master/include\core/xf_math.h:299]   --->   Operation 61 'zext' 'zext_ln299_2' <Predicate = (!icmp_ln242)> <Delay = 0.00>
ST_1 : Operation 62 [1/1] (1.36ns)   --->   "%icmp_ln301 = icmp eq i5 %B_L, 0" [D:/Xilinx/xfopencv-master/include\core/xf_math.h:301]   --->   Operation 62 'icmp' 'icmp_ln301' <Predicate = (!icmp_ln242)> <Delay = 1.36> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 63 [1/1] (0.00ns)   --->   "%trunc_ln301 = trunc i16 %x_read to i15" [D:/Xilinx/xfopencv-master/include\core/xf_math.h:301]   --->   Operation 63 'trunc' 'trunc_ln301' <Predicate = (!icmp_ln242)> <Delay = 0.00>
ST_1 : Operation 64 [1/1] (1.76ns)   --->   "br i1 %icmp_ln301, label %4, label %3" [D:/Xilinx/xfopencv-master/include\core/xf_math.h:301]   --->   Operation 64 'br' <Predicate = (!icmp_ln242)> <Delay = 1.76>
ST_1 : Operation 65 [1/1] (1.78ns)   --->   "%add_ln302 = add i5 %B_L, -1" [D:/Xilinx/xfopencv-master/include\core/xf_math.h:302]   --->   Operation 65 'add' 'add_ln302' <Predicate = (!icmp_ln242 & !icmp_ln301)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 66 [1/1] (0.00ns)   --->   "%zext_ln302 = zext i5 %add_ln302 to i15" [D:/Xilinx/xfopencv-master/include\core/xf_math.h:302]   --->   Operation 66 'zext' 'zext_ln302' <Predicate = (!icmp_ln242 & !icmp_ln301)> <Delay = 0.00>
ST_1 : Operation 67 [1/1] (3.88ns)   --->   "%shl_ln302 = shl i15 %trunc_ln301, %zext_ln302" [D:/Xilinx/xfopencv-master/include\core/xf_math.h:302]   --->   Operation 67 'shl' 'shl_ln302' <Predicate = (!icmp_ln242 & !icmp_ln301)> <Delay = 3.88> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 3.88> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 68 [1/1] (1.76ns)   --->   "br label %4" [D:/Xilinx/xfopencv-master/include\core/xf_math.h:302]   --->   Operation 68 'br' <Predicate = (!icmp_ln242 & !icmp_ln301)> <Delay = 1.76>
ST_1 : Operation 69 [1/1] (0.00ns)   --->   "%index_0_in_in = phi i15 [ %shl_ln302, %3 ], [ %trunc_ln301, %.loopexit3 ]" [D:/Xilinx/xfopencv-master/include\core/xf_math.h:302]   --->   Operation 69 'phi' 'index_0_in_in' <Predicate = (!icmp_ln242)> <Delay = 0.00>
ST_1 : Operation 70 [1/1] (0.00ns)   --->   "%index = call i11 @_ssdm_op_PartSelect.i11.i15.i32.i32(i15 %index_0_in_in, i32 4, i32 14)" [D:/Xilinx/xfopencv-master/include\core/xf_math.h:304]   --->   Operation 70 'partselect' 'index' <Predicate = (!icmp_ln242)> <Delay = 0.00>
ST_1 : Operation 71 [1/1] (0.00ns)   --->   "%zext_ln306 = zext i11 %index to i64" [D:/Xilinx/xfopencv-master/include\core/xf_math.h:306]   --->   Operation 71 'zext' 'zext_ln306' <Predicate = (!icmp_ln242)> <Delay = 0.00>
ST_1 : Operation 72 [1/1] (0.00ns)   --->   "%xf_division_lut_add = getelementptr inbounds [2049 x i16]* @xf_division_lut, i64 0, i64 %zext_ln306" [D:/Xilinx/xfopencv-master/include\core/xf_math.h:306]   --->   Operation 72 'getelementptr' 'xf_division_lut_add' <Predicate = (!icmp_ln242)> <Delay = 0.00>
ST_1 : Operation 73 [2/2] (3.25ns)   --->   "%xf_division_lut_loa = load i16* %xf_division_lut_add, align 2" [D:/Xilinx/xfopencv-master/include\core/xf_math.h:306]   --->   Operation 73 'load' 'xf_division_lut_loa' <Predicate = (!icmp_ln242)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 2049> <ROM>
ST_1 : Operation 74 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln307 = add i6 %M_read, 16" [D:/Xilinx/xfopencv-master/include\core/xf_math.h:307]   --->   Operation 74 'add' 'add_ln307' <Predicate = (!icmp_ln242)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.74> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 75 [1/1] (3.49ns) (root node of TernaryAdder)   --->   "%sub_ln307 = sub i6 %add_ln307, %zext_ln299_2" [D:/Xilinx/xfopencv-master/include\core/xf_math.h:307]   --->   Operation 75 'sub' 'sub_ln307' <Predicate = (!icmp_ln242)> <Delay = 3.49> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.74> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>

State 2 <SV = 1> <Delay = 5.02>
ST_2 : Operation 76 [1/2] (3.25ns)   --->   "%xf_division_lut_loa = load i16* %xf_division_lut_add, align 2" [D:/Xilinx/xfopencv-master/include\core/xf_math.h:306]   --->   Operation 76 'load' 'xf_division_lut_loa' <Predicate = (!icmp_ln242)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 2049> <ROM>
ST_2 : Operation 77 [1/1] (0.00ns)   --->   "%zext_ln307 = zext i6 %sub_ln307 to i8" [D:/Xilinx/xfopencv-master/include\core/xf_math.h:307]   --->   Operation 77 'zext' 'zext_ln307' <Predicate = (!icmp_ln242)> <Delay = 0.00>
ST_2 : Operation 78 [1/1] (1.76ns)   --->   "br label %5" [D:/Xilinx/xfopencv-master/include\core/xf_math.h:309]   --->   Operation 78 'br' <Predicate = (!icmp_ln242)> <Delay = 1.76>
ST_2 : Operation 79 [1/1] (0.00ns)   --->   "%phi_ln311 = phi i8 [ %zext_ln307, %4 ], [ %N_read_1, %._crit_edge ]" [D:/Xilinx/xfopencv-master/include\core/xf_math.h:311]   --->   Operation 79 'phi' 'phi_ln311' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 80 [1/1] (0.00ns)   --->   "%p_0_in = phi i16 [ %xf_division_lut_loa, %4 ], [ -1, %._crit_edge ]" [D:/Xilinx/xfopencv-master/include\core/xf_math.h:306]   --->   Operation 80 'phi' 'p_0_in' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 81 [1/1] (0.00ns)   --->   "%val = zext i16 %p_0_in to i32" [D:/Xilinx/xfopencv-master/include\core/xf_math.h:243]   --->   Operation 81 'zext' 'val' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 82 [1/1] (0.00ns)   --->   "%mrv = insertvalue { i32, i8 } undef, i32 %val, 0" [D:/Xilinx/xfopencv-master/include\core/xf_math.h:311]   --->   Operation 82 'insertvalue' 'mrv' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 83 [1/1] (0.00ns)   --->   "%mrv_1 = insertvalue { i32, i8 } %mrv, i8 %phi_ln311, 1" [D:/Xilinx/xfopencv-master/include\core/xf_math.h:311]   --->   Operation 83 'insertvalue' 'mrv_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 84 [1/1] (0.00ns)   --->   "ret { i32, i8 } %mrv_1" [D:/Xilinx/xfopencv-master/include\core/xf_math.h:311]   --->   Operation 84 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 50ns, clock uncertainty: 6.25ns.

 <State 1>: 16.7ns
The critical path consists of the following:
	wire read on port 'x' (D:/Xilinx/xfopencv-master/include\core/xf_math.h:224) [8]  (0 ns)
	'icmp' operation ('icmp_ln292_2', D:/Xilinx/xfopencv-master/include\core/xf_math.h:292) [72]  (1.3 ns)
	'select' operation ('select_ln292', D:/Xilinx/xfopencv-master/include\core/xf_math.h:292) [73]  (0.98 ns)
	multiplexor before 'phi' operation ('pos_6', D:/Xilinx/xfopencv-master/include\core/xf_math.h:292) with incoming values : ('select_ln253', D:/Xilinx/xfopencv-master/include\core/xf_math.h:253) ('select_ln266', D:/Xilinx/xfopencv-master/include\core/xf_math.h:266) ('select_ln279', D:/Xilinx/xfopencv-master/include\core/xf_math.h:279) ('select_ln292', D:/Xilinx/xfopencv-master/include\core/xf_math.h:292) [76]  (1.98 ns)
	'phi' operation ('pos_6', D:/Xilinx/xfopencv-master/include\core/xf_math.h:292) with incoming values : ('select_ln253', D:/Xilinx/xfopencv-master/include\core/xf_math.h:253) ('select_ln266', D:/Xilinx/xfopencv-master/include\core/xf_math.h:266) ('select_ln279', D:/Xilinx/xfopencv-master/include\core/xf_math.h:279) ('select_ln292', D:/Xilinx/xfopencv-master/include\core/xf_math.h:292) [76]  (0 ns)
	'add' operation ('B_L', D:/Xilinx/xfopencv-master/include\core/xf_math.h:299) [80]  (1.74 ns)
	'add' operation ('add_ln302', D:/Xilinx/xfopencv-master/include\core/xf_math.h:302) [86]  (1.78 ns)
	'shl' operation ('shl_ln302', D:/Xilinx/xfopencv-master/include\core/xf_math.h:302) [88]  (3.88 ns)
	multiplexor before 'phi' operation ('index_0_in_in', D:/Xilinx/xfopencv-master/include\core/xf_math.h:302) with incoming values : ('trunc_ln301', D:/Xilinx/xfopencv-master/include\core/xf_math.h:301) ('shl_ln302', D:/Xilinx/xfopencv-master/include\core/xf_math.h:302) [91]  (1.77 ns)
	'phi' operation ('index_0_in_in', D:/Xilinx/xfopencv-master/include\core/xf_math.h:302) with incoming values : ('trunc_ln301', D:/Xilinx/xfopencv-master/include\core/xf_math.h:301) ('shl_ln302', D:/Xilinx/xfopencv-master/include\core/xf_math.h:302) [91]  (0 ns)
	'getelementptr' operation ('xf_division_lut_add', D:/Xilinx/xfopencv-master/include\core/xf_math.h:306) [94]  (0 ns)
	'load' operation ('xf_division_lut_loa', D:/Xilinx/xfopencv-master/include\core/xf_math.h:306) on array 'xf_division_lut' [95]  (3.25 ns)

 <State 2>: 5.02ns
The critical path consists of the following:
	'load' operation ('xf_division_lut_loa', D:/Xilinx/xfopencv-master/include\core/xf_math.h:306) on array 'xf_division_lut' [95]  (3.25 ns)
	multiplexor before 'phi' operation ('p_0_in', D:/Xilinx/xfopencv-master/include\core/xf_math.h:306) with incoming values : ('xf_division_lut_loa', D:/Xilinx/xfopencv-master/include\core/xf_math.h:306) [102]  (1.77 ns)
	'phi' operation ('p_0_in', D:/Xilinx/xfopencv-master/include\core/xf_math.h:306) with incoming values : ('xf_division_lut_loa', D:/Xilinx/xfopencv-master/include\core/xf_math.h:306) [102]  (0 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
