git clone --depth 1 --no-tags https://github.com/Furabot/snake-game-zedboard.git f:/verilog_sva_gh_scraper/data/full_repos/307734221
git clone --depth 1 --no-tags https://github.com/Speccery/tiny-tms9900.git f:/verilog_sva_gh_scraper/data/full_repos/307139589
git clone --depth 1 --no-tags https://github.com/XOR-op/TransistorU.git f:/verilog_sva_gh_scraper/data/full_repos/306200286
git clone --depth 1 --no-tags https://github.com/FDE-Course-Team/FDE-Rex-Runner.git f:/verilog_sva_gh_scraper/data/full_repos/305554392
git clone --depth 1 --no-tags https://github.com/chris-dmello/verilog_alu.git f:/verilog_sva_gh_scraper/data/full_repos/307793062
git clone --depth 1 --no-tags https://github.com/G-pacman/Seven-Seg-Display-Verilog.git f:/verilog_sva_gh_scraper/data/full_repos/310744418
git clone --depth 1 --no-tags https://github.com/NestorRegaladoVivanco/Datapath_instrucciones.git f:/verilog_sva_gh_scraper/data/full_repos/310796585
git clone --depth 1 --no-tags https://github.com/virtualsecureplatform/Sudachi.git f:/verilog_sva_gh_scraper/data/full_repos/306642984
git clone --depth 1 --no-tags https://github.com/seamusos/FPGA-VGA-Text-Mode-Driver.git f:/verilog_sva_gh_scraper/data/full_repos/304993454
git clone --depth 1 --no-tags https://github.com/brunosampaio08-zz/acc_proccessor.git f:/verilog_sva_gh_scraper/data/full_repos/303483674
git clone --depth 1 --no-tags https://github.com/chyavanphadke/FPGA_DE10-Lite-BlinkCode.git f:/verilog_sva_gh_scraper/data/full_repos/302968254
git clone --depth 1 --no-tags https://github.com/Numinus1/IndustrialEncoderTester.git f:/verilog_sva_gh_scraper/data/full_repos/303091523
git clone --depth 1 --no-tags https://github.com/wtao0221/corundum-forked.git f:/verilog_sva_gh_scraper/data/full_repos/308215743
git clone --depth 1 --no-tags https://github.com/gustavomotadev/engg57-ransac.git f:/verilog_sva_gh_scraper/data/full_repos/305863609
git clone --depth 1 --no-tags https://github.com/cathylin-wang/ECE350_Dino.git f:/verilog_sva_gh_scraper/data/full_repos/308488042
git clone --depth 1 --no-tags https://github.com/ufukkaraca/verilogCalculator.git f:/verilog_sva_gh_scraper/data/full_repos/307173437
git clone --depth 1 --no-tags https://github.com/SirMaximilian/ECE178_Project_System.git f:/verilog_sva_gh_scraper/data/full_repos/307787068
git clone --depth 1 --no-tags https://github.com/chyavanphadke/FPGA_DE10-Alarm_Clock_EE221.git f:/verilog_sva_gh_scraper/data/full_repos/309203499
git clone --depth 1 --no-tags https://github.com/SSD9573/adderFourByFPGA.git f:/verilog_sva_gh_scraper/data/full_repos/305678218
git clone --depth 1 --no-tags https://github.com/nvrmvx/128_AES_algo.git f:/verilog_sva_gh_scraper/data/full_repos/307049103
git clone --depth 1 --no-tags https://github.com/TomHuangsrc/PCIe.git f:/verilog_sva_gh_scraper/data/full_repos/303559707
git clone --depth 1 --no-tags https://github.com/Mintsteam/SoC_AXI_Lite.git f:/verilog_sva_gh_scraper/data/full_repos/304012160
git clone --depth 1 --no-tags https://github.com/vmazashvili/parallel-to-serial-serial-to-parallel.git f:/verilog_sva_gh_scraper/data/full_repos/307336569
git clone --depth 1 --no-tags https://github.com/ReubenMathew/Cipherbox.git f:/verilog_sva_gh_scraper/data/full_repos/309527405
git clone --depth 1 --no-tags https://github.com/ogarnica/TFG2020-21_RISC-V.git f:/verilog_sva_gh_scraper/data/full_repos/303734561
git clone --depth 1 --no-tags https://github.com/rajchordia14/Design-ISA-in-tkgate.git f:/verilog_sva_gh_scraper/data/full_repos/304793375
git clone --depth 1 --no-tags https://github.com/sids174/Square-Root-Carry-Select-Adder.git f:/verilog_sva_gh_scraper/data/full_repos/302574888
git clone --depth 1 --no-tags https://github.com/ippond/prbs.git f:/verilog_sva_gh_scraper/data/full_repos/307063727
git clone --depth 1 --no-tags https://github.com/FaezehShakouri/RISC-Processor-Verilog.git f:/verilog_sva_gh_scraper/data/full_repos/309674819
git clone --depth 1 --no-tags https://github.com/vulkanbets/IIR_Filter.git f:/verilog_sva_gh_scraper/data/full_repos/309202377
git clone --depth 1 --no-tags https://github.com/usmanaslam712/Digital-System-Design.git f:/verilog_sva_gh_scraper/data/full_repos/311585873
git clone --depth 1 --no-tags https://github.com/docmatrix/arty35.git f:/verilog_sva_gh_scraper/data/full_repos/304046303
git clone --depth 1 --no-tags https://github.com/cjhonlyone/axi_max1270.git f:/verilog_sva_gh_scraper/data/full_repos/310484015
git clone --depth 1 --no-tags https://github.com/acrazyczy/Foundation.git f:/verilog_sva_gh_scraper/data/full_repos/311021917
git clone --depth 1 --no-tags https://github.com/UnAmigaReloaded-fpga/UAReloaded_ZX-128k.git f:/verilog_sva_gh_scraper/data/full_repos/307552943
git clone --depth 1 --no-tags https://github.com/Ian2123/RC-CL-Adders.git f:/verilog_sva_gh_scraper/data/full_repos/307522885
git clone --depth 1 --no-tags https://github.com/SirMaximilian/ECE178_Qsys_Software_Project.git f:/verilog_sva_gh_scraper/data/full_repos/307790725
git clone --depth 1 --no-tags https://github.com/ariwanski/ECE552_project.git f:/verilog_sva_gh_scraper/data/full_repos/308739407
git clone --depth 1 --no-tags https://github.com/JimKnowler/nandland-verilog-exercises.git f:/verilog_sva_gh_scraper/data/full_repos/308955800
git clone --depth 1 --no-tags https://github.com/iank/julia_lcd.git f:/verilog_sva_gh_scraper/data/full_repos/309126471
git clone --depth 1 --no-tags https://github.com/zzp1012/MIPS-pipeline-processor.git f:/verilog_sva_gh_scraper/data/full_repos/309265839
git clone --depth 1 --no-tags https://github.com/JairCopete17/maquina-expendedora.git f:/verilog_sva_gh_scraper/data/full_repos/310124511
git clone --depth 1 --no-tags https://github.com/jgesc/VerilogTests.git f:/verilog_sva_gh_scraper/data/full_repos/310399673
git clone --depth 1 --no-tags https://github.com/AliRezaBeigy/FullAdder64Bit.git f:/verilog_sva_gh_scraper/data/full_repos/305513481
git clone --depth 1 --no-tags https://github.com/Sciencethebird/DLAB_2020.git f:/verilog_sva_gh_scraper/data/full_repos/307040092
git clone --depth 1 --no-tags https://github.com/code-by-jin/processor.git f:/verilog_sva_gh_scraper/data/full_repos/304506085
git clone --depth 1 --no-tags https://github.com/PaulMCarrillo/ProjectLab1.git f:/verilog_sva_gh_scraper/data/full_repos/303002529
git clone --depth 1 --no-tags https://github.com/nel417/Random_Hello_Worlds.git f:/verilog_sva_gh_scraper/data/full_repos/310977637
git clone --depth 1 --no-tags https://github.com/sethi-bhumika/FPGA-Design.git f:/verilog_sva_gh_scraper/data/full_repos/312058442
git clone --depth 1 --no-tags https://github.com/erinjense/Digital-Logic-Collection.git f:/verilog_sva_gh_scraper/data/full_repos/306223581
git clone --depth 1 --no-tags https://github.com/yaoyaolll/MDEMRT_Code.git f:/verilog_sva_gh_scraper/data/full_repos/307891766
git clone --depth 1 --no-tags https://github.com/kkeevin123456/Logic-Design.git f:/verilog_sva_gh_scraper/data/full_repos/311872960
git clone --depth 1 --no-tags https://github.com/erfan-kanani/ArchitechtureLab.git f:/verilog_sva_gh_scraper/data/full_repos/311392622
git clone --depth 1 --no-tags https://github.com/Ian2123/4Bit-Adder_Subtractor.git f:/verilog_sva_gh_scraper/data/full_repos/307521768
git clone --depth 1 --no-tags https://github.com/kanishkjeet911/Pong_p_chu-_codes.git f:/verilog_sva_gh_scraper/data/full_repos/308366423
git clone --depth 1 --no-tags https://github.com/kasiim/CTF-Write-Ups.git f:/verilog_sva_gh_scraper/data/full_repos/309124156
git clone --depth 1 --no-tags https://github.com/dominic-meads/iCEcube2-projects.git f:/verilog_sva_gh_scraper/data/full_repos/309460072
git clone --depth 1 --no-tags https://github.com/Chennex/Ethernet-Switch.git f:/verilog_sva_gh_scraper/data/full_repos/310025316
git clone --depth 1 --no-tags https://github.com/salmasoliman23/RISC-V-Single-Cycle-Microprocessor.git f:/verilog_sva_gh_scraper/data/full_repos/307860369
git clone --depth 1 --no-tags https://github.com/curtoalessio/isa16_lab1.git f:/verilog_sva_gh_scraper/data/full_repos/305328775
git clone --depth 1 --no-tags https://github.com/ippond/cordic_angle.git f:/verilog_sva_gh_scraper/data/full_repos/306841451
git clone --depth 1 --no-tags https://github.com/m-bassiri/FIR-Filter.git f:/verilog_sva_gh_scraper/data/full_repos/309038020
git clone --depth 1 --no-tags https://github.com/RutujaGogulwar/Pong_Game.git f:/verilog_sva_gh_scraper/data/full_repos/309647474
git clone --depth 1 --no-tags https://github.com/jzhang38/FPGA_Snake_Game_Using_16bit_CPU.git f:/verilog_sva_gh_scraper/data/full_repos/310598185
git clone --depth 1 --no-tags https://github.com/Amoschen9/code_box.git f:/verilog_sva_gh_scraper/data/full_repos/303937540
git clone --depth 1 --no-tags https://github.com/rosta99/BlackParrot.git f:/verilog_sva_gh_scraper/data/full_repos/307836547
git clone --depth 1 --no-tags https://github.com/mmoshiurr/Obf_benchmarks_CAD4Assurance.git f:/verilog_sva_gh_scraper/data/full_repos/310676140
git clone --depth 1 --no-tags https://github.com/amitb9296/Division-Circuit.git f:/verilog_sva_gh_scraper/data/full_repos/306228733
git clone --depth 1 --no-tags https://github.com/EECS150/fpga_project_skeleton_fa20.git f:/verilog_sva_gh_scraper/data/full_repos/306480341
git clone --depth 1 --no-tags https://github.com/pedromiguelcp/Hadware_Convolutional-Module.git f:/verilog_sva_gh_scraper/data/full_repos/304068744
git clone --depth 1 --no-tags https://github.com/GustavoBarbaro/Zeus-Processor.git f:/verilog_sva_gh_scraper/data/full_repos/307441880
git clone --depth 1 --no-tags https://github.com/washli/test.git f:/verilog_sva_gh_scraper/data/full_repos/310973389
git clone --depth 1 --no-tags https://github.com/RohanSahaTurai/MIPS-32.git f:/verilog_sva_gh_scraper/data/full_repos/308151218
git clone --depth 1 --no-tags https://github.com/Archfx/V2G.git f:/verilog_sva_gh_scraper/data/full_repos/303806217
git clone --depth 1 --no-tags https://github.com/eingkim/Multipliacation_Division_ofGaloisField_usingVerilog.git f:/verilog_sva_gh_scraper/data/full_repos/308575805
git clone --depth 1 --no-tags https://github.com/ANWESH009/TiburonInduction.git f:/verilog_sva_gh_scraper/data/full_repos/302851564
git clone --depth 1 --no-tags https://github.com/gbruner7607/Cache_Files.git f:/verilog_sva_gh_scraper/data/full_repos/307801716
git clone --depth 1 --no-tags https://github.com/ankursah5/SCL-EICT-Internship.git f:/verilog_sva_gh_scraper/data/full_repos/305571089
git clone --depth 1 --no-tags https://github.com/Rishav0037/fulladder.git f:/verilog_sva_gh_scraper/data/full_repos/307756323
git clone --depth 1 --no-tags https://github.com/Oleg-Sokolovskiy/CAlabs.git f:/verilog_sva_gh_scraper/data/full_repos/308351758
git clone --depth 1 --no-tags https://github.com/berrkgulerr/Single-Error-Correcing-Memory-and-Pharmacy-Entry-System.git f:/verilog_sva_gh_scraper/data/full_repos/308420851
git clone --depth 1 --no-tags https://github.com/berrkgulerr/2FA-2-Factor-Authentication-Key-Fob.git f:/verilog_sva_gh_scraper/data/full_repos/308421287
git clone --depth 1 --no-tags https://github.com/Mayank-Parasar/verilog_code.git f:/verilog_sva_gh_scraper/data/full_repos/307574918
git clone --depth 1 --no-tags https://github.com/yaoyunqian/zxcvbnm.git f:/verilog_sva_gh_scraper/data/full_repos/308006698
git clone --depth 1 --no-tags https://github.com/lazbaphilipp/Verilog.git f:/verilog_sva_gh_scraper/data/full_repos/308036755
git clone --depth 1 --no-tags https://github.com/PsaoFlamand/Verilog_32Bit_CPU.git f:/verilog_sva_gh_scraper/data/full_repos/309247932
git clone --depth 1 --no-tags https://github.com/Vanegas19125/Laboratorio9_JV.git f:/verilog_sva_gh_scraper/data/full_repos/308936878
git clone --depth 1 --no-tags https://github.com/JulioAv/Proyecto-FSM.git f:/verilog_sva_gh_scraper/data/full_repos/303226102
git clone --depth 1 --no-tags https://github.com/vmazashvili/HW4-Instr-Data.git f:/verilog_sva_gh_scraper/data/full_repos/303193687
git clone --depth 1 --no-tags https://github.com/god19260/Cajero_Automatico.git f:/verilog_sva_gh_scraper/data/full_repos/303289345
git clone --depth 1 --no-tags https://github.com/JorgeMunozTaylor/microelectronica_tarea2.git f:/verilog_sva_gh_scraper/data/full_repos/302522562
git clone --depth 1 --no-tags https://github.com/n-wagner/Digital-Audio.git f:/verilog_sva_gh_scraper/data/full_repos/302530021
git clone --depth 1 --no-tags https://github.com/nil42/parallel_multiplier.git f:/verilog_sva_gh_scraper/data/full_repos/303634043
git clone --depth 1 --no-tags https://github.com/JWIGGS/AwesomeLogicUnit.git f:/verilog_sva_gh_scraper/data/full_repos/309987481
git clone --depth 1 --no-tags https://github.com/ZenoRobotics/UART_TX_RX_User_Defined_Packet.git f:/verilog_sva_gh_scraper/data/full_repos/309844608
git clone --depth 1 --no-tags https://github.com/jahaziel2903/Verilog-RAM.git f:/verilog_sva_gh_scraper/data/full_repos/305261012
git clone --depth 1 --no-tags https://github.com/jahaziel2903/Verilog-Comparator.git f:/verilog_sva_gh_scraper/data/full_repos/305260240
git clone --depth 1 --no-tags https://github.com/iakshat/coa-lab.git f:/verilog_sva_gh_scraper/data/full_repos/306251405
git clone --depth 1 --no-tags https://github.com/Sandalphon-saber/snic.git f:/verilog_sva_gh_scraper/data/full_repos/306026283
git clone --depth 1 --no-tags https://github.com/nkujch/verilog.git f:/verilog_sva_gh_scraper/data/full_repos/306244815
