# Copyright (C) 1991-2013 Altera Corporation
# Your use of Altera Corporation's design tools, logic functions 
# and other software and tools, and its AMPP partner logic 
# functions, and any output files from any of the foregoing 
# (including device programming or simulation files), and any 
# associated documentation or information are expressly subject 
# to the terms and conditions of the Altera Program License 
# Subscription Agreement, Altera MegaCore Function License 
# Agreement, or other applicable license agreement, including, 
# without limitation, that your use is for the sole purpose of 
# programming logic devices manufactured by Altera and sold by 
# Altera or its authorized distributors.  Please refer to the 
# applicable agreement for further details.

# Quartus II 64-Bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version
# File: X:\GITHUB\TSIU03-VHDL-Gang\Code\SRAM\Lab3_VGA.csv
# Generated on: Thu Sep 30 15:30:09 2021

# Note: The column header names should not be changed if you wish to import this .csv file into the Quartus II software.

To,Direction,Location,I/O Bank,VREF Group,Fitter Location,I/O Standard,Reserved,Current Strength,Slew Rate,Differential Pair
fpga_clk,Input,PIN_Y2,2,B2_N0,PIN_Y2,,,,,
HEX6[0],Output,PIN_AA17,4,B4_N1,PIN_AA17,,,,,
HEX6[1],Output,PIN_AB16,4,B4_N2,PIN_AB16,,,,,
HEX6[2],Output,PIN_AA16,4,B4_N2,PIN_AA16,,,,,
HEX6[3],Output,PIN_AB17,4,B4_N1,PIN_AB17,,,,,
HEX6[4],Output,PIN_AB15,4,B4_N2,PIN_AB15,,,,,
HEX6[5],Output,PIN_AA15,4,B4_N2,PIN_AA15,,,,,
HEX6[6],Output,PIN_AC17,4,B4_N2,PIN_AC17,,,,,
HEX7[0],Output,PIN_AD17,4,B4_N2,PIN_AD17,,,,,
HEX7[1],Output,PIN_AE17,4,B4_N2,PIN_AE17,,,,,
HEX7[2],Output,PIN_AG17,4,B4_N2,PIN_AG17,,,,,
HEX7[3],Output,PIN_AH17,4,B4_N2,PIN_AH17,,,,,
HEX7[4],Output,PIN_AF17,4,B4_N2,PIN_AF17,,,,,
HEX7[5],Output,PIN_AG18,4,B4_N2,PIN_AG18,,,,,
HEX7[6],Output,PIN_AA14,3,B3_N0,PIN_AA14,,,,,
hsync,Output,PIN_G13,8,B8_N0,PIN_G13,,,,,
KEY0,Input,PIN_M23,6,B6_N2,PIN_M23,,,,,
sram_addr[19],Output,PIN_T8,2,B2_N1,PIN_T8,,,,,
sram_addr[18],Output,PIN_AB8,3,B3_N2,PIN_AB8,,,,,
sram_addr[17],Output,PIN_AB9,3,B3_N2,PIN_AB9,,,,,
sram_addr[16],Output,PIN_AC11,3,B3_N0,PIN_AC11,,,,,
sram_addr[15],Output,PIN_AB11,3,B3_N1,PIN_AB11,,,,,
sram_addr[14],Output,PIN_AA4,2,B2_N1,PIN_AA4,,,,,
sram_addr[13],Output,PIN_AC3,2,B2_N1,PIN_AC3,,,,,
sram_addr[12],Output,PIN_AB4,2,B2_N2,PIN_AB4,,,,,
sram_addr[11],Output,PIN_AD3,2,B2_N1,PIN_AD3,,,,,
sram_addr[10],Output,PIN_AF2,2,B2_N2,PIN_AF2,,,,,
sram_addr[9],Output,PIN_T7,2,B2_N0,PIN_T7,,,,,
sram_addr[8],Output,PIN_AF5,3,B3_N2,PIN_AF5,,,,,
sram_addr[7],Output,PIN_AC5,2,B2_N2,PIN_AC5,,,,,
sram_addr[6],Output,PIN_AB5,2,B2_N2,PIN_AB5,,,,,
sram_addr[5],Output,PIN_AE6,3,B3_N2,PIN_AE6,,,,,
sram_addr[4],Output,PIN_AB6,2,B2_N2,PIN_AB6,,,,,
sram_addr[3],Output,PIN_AC7,3,B3_N2,PIN_AC7,,,,,
sram_addr[2],Output,PIN_AE7,3,B3_N1,PIN_AE7,,,,,
sram_addr[1],Output,PIN_AD7,3,B3_N2,PIN_AD7,,,,,
sram_addr[0],Output,PIN_AB7,3,B3_N1,PIN_AB7,,,,,
sram_ce,Output,PIN_AF8,3,B3_N1,PIN_AF8,,,,,
sram_data[15],Input,PIN_AG3,3,B3_N2,PIN_AG3,,,,,
sram_data[14],Input,PIN_AF3,3,B3_N2,PIN_AF3,,,,,
sram_data[13],Input,PIN_AE4,3,B3_N2,PIN_AE4,,,,,
sram_data[12],Input,PIN_AE3,2,B2_N2,PIN_AE3,,,,,
sram_data[11],Input,PIN_AE1,2,B2_N1,PIN_AE1,,,,,
sram_data[10],Input,PIN_AE2,2,B2_N1,PIN_AE2,,,,,
sram_data[9],Input,PIN_AD2,2,B2_N1,PIN_AD2,,,,,
sram_data[8],Input,PIN_AD1,2,B2_N1,PIN_AD1,,,,,
sram_data[7],Input,PIN_AF7,3,B3_N1,PIN_AF7,,,,,
sram_data[6],Input,PIN_AH6,3,B3_N2,PIN_AH6,,,,,
sram_data[5],Input,PIN_AG6,3,B3_N2,PIN_AG6,,,,,
sram_data[4],Input,PIN_AF6,3,B3_N2,PIN_AF6,,,,,
sram_data[3],Input,PIN_AH4,3,B3_N2,PIN_AH4,,,,,
sram_data[2],Input,PIN_AG4,3,B3_N2,PIN_AG4,,,,,
sram_data[1],Input,PIN_AF4,3,B3_N2,PIN_AF4,,,,,
sram_data[0],Input,PIN_AH3,3,B3_N2,PIN_AH3,,,,,
sram_lb,Output,PIN_AD4,3,B3_N2,PIN_AD4,,,,,
sram_oe,Output,PIN_AD5,3,B3_N2,PIN_AD5,,,,,
sram_ub,Output,PIN_AC4,2,B2_N2,PIN_AC4,,,,,
sram_we,Output,PIN_AE8,3,B3_N1,PIN_AE8,,,,,
vga_b[7],Output,PIN_D12,8,B8_N0,PIN_D12,,,,,
vga_b[6],Output,PIN_D11,8,B8_N1,PIN_D11,,,,,
vga_b[5],Output,PIN_C12,8,B8_N0,PIN_C12,,,,,
vga_b[4],Output,PIN_A11,8,B8_N0,PIN_A11,,,,,
vga_b[3],Output,PIN_B11,8,B8_N0,PIN_B11,,,,,
vga_b[2],Output,PIN_C11,8,B8_N1,PIN_C11,,,,,
vga_b[1],Output,PIN_A10,8,B8_N0,PIN_A10,,,,,
vga_b[0],Output,PIN_B10,8,B8_N0,PIN_B10,,,,,
vga_blank,Output,PIN_F11,8,B8_N1,PIN_F11,,,,,
vga_clk,Output,PIN_A12,8,B8_N0,PIN_A12,,,,,
vga_g[7],Output,PIN_C9,8,B8_N1,PIN_C9,,,,,
vga_g[6],Output,PIN_F10,8,B8_N1,PIN_F10,,,,,
vga_g[5],Output,PIN_B8,8,B8_N1,PIN_B8,,,,,
vga_g[4],Output,PIN_C8,8,B8_N1,PIN_C8,,,,,
vga_g[3],Output,PIN_H12,8,B8_N1,PIN_H12,,,,,
vga_g[2],Output,PIN_F8,8,B8_N2,PIN_F8,,,,,
vga_g[1],Output,PIN_G11,8,B8_N1,PIN_G11,,,,,
vga_g[0],Output,PIN_G8,8,B8_N2,PIN_G8,,,,,
vga_r[7],Output,PIN_H10,8,B8_N1,PIN_H10,,,,,
vga_r[6],Output,PIN_H8,8,B8_N2,PIN_H8,,,,,
vga_r[5],Output,PIN_J12,8,B8_N0,PIN_J12,,,,,
vga_r[4],Output,PIN_G10,8,B8_N1,PIN_G10,,,,,
vga_r[3],Output,PIN_F12,8,B8_N1,PIN_F12,,,,,
vga_r[2],Output,PIN_D10,8,B8_N1,PIN_D10,,,,,
vga_r[1],Output,PIN_E11,8,B8_N1,PIN_E11,,,,,
vga_r[0],Output,PIN_E12,8,B8_N1,PIN_E12,,,,,
vga_sync,Output,PIN_C10,8,B8_N0,PIN_C10,,,,,
vsync,Output,PIN_C13,8,B8_N0,PIN_C13,,,,,
