Trigger Blocks
~~~~~~~~~~~~~~

.. _Fig 2.11:
.. figure:: ../../figures/edge-trigger.*

   Parameters for edge triggering.

.. _Fig 2.12:
.. figure:: ../../figures/level-trigger.*

   Parameters for level triggering.


.. _Fig 2.13:
.. figure:: ../../figures/4ChannelTriggering.*

   Triggering in 4 channel mode at 4 samples per clock cycle. TODO double check graphic

.. _Fig 2.14:
.. figure:: ../../figures/2ChannelTriggering.*

   Triggering in 2 channel mode at 8 samples per clock cycle. TODO double check graphic


.. _Fig 2.15:
.. figure:: ../../figures/1ChannelTriggering.*

   Triggering in 1 channel mode at 16 samples per clock cycle. TODO double check graphic


.. .. _Fig 2.16:
.. .. figure:: ../../figures/analog-trigger.*

..    From the ADC inputs, a trigger unit creates an input flag for
..    the trigger matrix. Each digitizer channel (A, B, C, D) has two trigger
..    units.


.. .. _Fig 2.17:
.. .. figure:: ../../figures/DigitalInput.*

..    The digital inputs Trigger, GATE,
..    BUS0, BUS1, BUS2 and BUS3 have simpler trigger units.


.. .. _Fig 2.18:
.. .. figure:: ../../figures/ExtensionBlock.*

..    The extension block combines signals from
..    the optional extension board and the sync cable.


.. .. _fig triggermatrix:
.. .. figure:: ../../figures/triggermatrix.*

..    Trigger Matrix: The trigger signals of each ADC channel, the trigger
..    input, the GATE input or the sync cable can be combined to create a
..    trigger input for each trigger block. The four gate signals can be used
..    to suppress triggers during certain time frames.