#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Wed Mar  8 13:18:46 2023
# Process ID: 7016
# Current directory: C:/Users/kairo/OneDrive/Documentos/Tec/10mo/FPGA/XADC_BIPOLAR_1
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent19636 C:\Users\kairo\OneDrive\Documentos\Tec\10mo\FPGA\XADC_BIPOLAR_1\XADC_BIPOLAR_1.xpr
# Log file: C:/Users/kairo/OneDrive/Documentos/Tec/10mo/FPGA/XADC_BIPOLAR_1/vivado.log
# Journal file: C:/Users/kairo/OneDrive/Documentos/Tec/10mo/FPGA/XADC_BIPOLAR_1\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/kairo/OneDrive/Documentos/Tec/10mo/FPGA/XADC_BIPOLAR_1/XADC_BIPOLAR_1.xpr
open_hw
update_compile_order -fileset sources_1
close_hw
open_hw
connect_hw_server
open_hw_target
set_property PROGRAM.FILE {C:/Users/kairo/OneDrive/Documentos/Tec/10mo/FPGA/XADC_BIPOLAR_1/XADC_BIPOLAR_1.runs/impl_1/design_1_wrapper.bit} [get_hw_devices xc7z007s_1]
current_hw_device [get_hw_devices xc7z007s_1]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7z007s_1] 0]
set_property PROBES.FILE {} [get_hw_devices xc7z007s_1]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7z007s_1]
set_property PROGRAM.FILE {C:/Users/kairo/OneDrive/Documentos/Tec/10mo/FPGA/XADC_BIPOLAR_1/XADC_BIPOLAR_1.runs/impl_1/design_1_wrapper.bit} [get_hw_devices xc7z007s_1]
program_hw_devices [get_hw_devices xc7z007s_1]
refresh_hw_device [lindex [get_hw_devices xc7z007s_1] 0]
close_hw
open_bd_design {C:/Users/kairo/OneDrive/Documentos/Tec/10mo/FPGA/XADC_BIPOLAR_1/XADC_BIPOLAR_1.srcs/sources_1/bd/design_1/design_1.bd}
startgroup
set_property -dict [list CONFIG.DIN_TO {7} CONFIG.DIN_FROM {15} CONFIG.DOUT_WIDTH {9}] [get_bd_cells xlslice_0]
endgroup
validate_bd_design
regenerate_bd_layout
open_bd_design {C:/Users/kairo/OneDrive/Documentos/Tec/10mo/FPGA/XADC_BIPOLAR_1/XADC_BIPOLAR_1.srcs/sources_1/bd/design_1/design_1.bd}
make_wrapper -files [get_files C:/Users/kairo/OneDrive/Documentos/Tec/10mo/FPGA/XADC_BIPOLAR_1/XADC_BIPOLAR_1.srcs/sources_1/bd/design_1/design_1.bd] -top
update_module_reference design_1_compuerta_xor_0_0
regenerate_bd_layout
update_module_reference design_1_compuerta_xor_0_0
update_module_reference design_1_compuerta_xor_0_0
update_module_reference design_1_pwm_0_0
make_wrapper -files [get_files C:/Users/kairo/OneDrive/Documentos/Tec/10mo/FPGA/XADC_BIPOLAR_1/XADC_BIPOLAR_1.srcs/sources_1/bd/design_1/design_1.bd] -top
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 2
wait_on_run impl_1
reset_run synth_1
reset_run design_1_pwm_0_0_synth_1
reset_run design_1_compuerta_xor_0_0_synth_1
update_module_reference design_1_compuerta_xor_0_0
startgroup
endgroup
regenerate_bd_layout
make_wrapper -files [get_files C:/Users/kairo/OneDrive/Documentos/Tec/10mo/FPGA/XADC_BIPOLAR_1/XADC_BIPOLAR_1.srcs/sources_1/bd/design_1/design_1.bd] -top
launch_runs impl_1 -to_step write_bitstream -jobs 4
wait_on_run impl_1
open_hw
connect_hw_server
open_hw_target
set_property PROGRAM.FILE {C:/Users/kairo/OneDrive/Documentos/Tec/10mo/FPGA/XADC_BIPOLAR_1/XADC_BIPOLAR_1.runs/impl_1/design_1_wrapper.bit} [get_hw_devices xc7z007s_1]
current_hw_device [get_hw_devices xc7z007s_1]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7z007s_1] 0]
set_property PROBES.FILE {} [get_hw_devices xc7z007s_1]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7z007s_1]
set_property PROGRAM.FILE {C:/Users/kairo/OneDrive/Documentos/Tec/10mo/FPGA/XADC_BIPOLAR_1/XADC_BIPOLAR_1.runs/impl_1/design_1_wrapper.bit} [get_hw_devices xc7z007s_1]
program_hw_devices [get_hw_devices xc7z007s_1]
refresh_hw_device [lindex [get_hw_devices xc7z007s_1] 0]
close_hw
