ARM GAS  C:\Users\nicpa\AppData\Local\Temp\ccrvJxeB.s 			page 1


   1              		.syntax unified
   2              		.cpu cortex-m4
   3              		.eabi_attribute 27, 1
   4              		.fpu fpv4-sp-d16
   5              		.eabi_attribute 20, 1
   6              		.eabi_attribute 21, 1
   7              		.eabi_attribute 23, 3
   8              		.eabi_attribute 24, 1
   9              		.eabi_attribute 25, 1
  10              		.eabi_attribute 26, 1
  11              		.eabi_attribute 30, 1
  12              		.eabi_attribute 34, 1
  13              		.eabi_attribute 18, 4
  14              		.thumb
  15              		.syntax unified
  16              		.file	"I2Cm.c"
  17              		.text
  18              	.Ltext0:
  19              		.cfi_sections	.debug_frame
  20              		.section	.text.I2Cm_Interrupt,"ax",%progbits
  21              		.align	2
  22              		.thumb
  23              		.thumb_func
  24              		.type	I2Cm_Interrupt, %function
  25              	I2Cm_Interrupt:
  26              	.LFB249:
  27              		.file 1 "Generated_Source\\PSoC6\\I2Cm.h"
   1:Generated_Source\PSoC6/I2Cm.h **** /***************************************************************************//**
   2:Generated_Source\PSoC6/I2Cm.h **** * \file I2Cm.c
   3:Generated_Source\PSoC6/I2Cm.h **** * \version 2.0
   4:Generated_Source\PSoC6/I2Cm.h **** *
   5:Generated_Source\PSoC6/I2Cm.h **** *  This file provides constants and parameter values for the I2C component.
   6:Generated_Source\PSoC6/I2Cm.h **** *
   7:Generated_Source\PSoC6/I2Cm.h **** ********************************************************************************
   8:Generated_Source\PSoC6/I2Cm.h **** * \copyright
   9:Generated_Source\PSoC6/I2Cm.h **** * Copyright 2016-2017, Cypress Semiconductor Corporation. All rights reserved.
  10:Generated_Source\PSoC6/I2Cm.h **** * You may use this file only in accordance with the license, terms, conditions,
  11:Generated_Source\PSoC6/I2Cm.h **** * disclaimers, and limitations in the end user license agreement accompanying
  12:Generated_Source\PSoC6/I2Cm.h **** * the software package with which this file was provided.
  13:Generated_Source\PSoC6/I2Cm.h **** *******************************************************************************/
  14:Generated_Source\PSoC6/I2Cm.h **** 
  15:Generated_Source\PSoC6/I2Cm.h **** #if !defined(I2Cm_CY_SCB_I2C_PDL_H)
  16:Generated_Source\PSoC6/I2Cm.h **** #define I2Cm_CY_SCB_I2C_PDL_H
  17:Generated_Source\PSoC6/I2Cm.h **** 
  18:Generated_Source\PSoC6/I2Cm.h **** #include "cyfitter.h"
  19:Generated_Source\PSoC6/I2Cm.h **** #include "scb/cy_scb_i2c.h"
  20:Generated_Source\PSoC6/I2Cm.h **** 
  21:Generated_Source\PSoC6/I2Cm.h **** #if defined(__cplusplus)
  22:Generated_Source\PSoC6/I2Cm.h **** extern "C" {
  23:Generated_Source\PSoC6/I2Cm.h **** #endif
  24:Generated_Source\PSoC6/I2Cm.h **** 
  25:Generated_Source\PSoC6/I2Cm.h **** /***************************************
  26:Generated_Source\PSoC6/I2Cm.h **** *   Initial Parameter Constants
  27:Generated_Source\PSoC6/I2Cm.h **** ****************************************/
  28:Generated_Source\PSoC6/I2Cm.h **** 
  29:Generated_Source\PSoC6/I2Cm.h **** #define I2Cm_MODE               (0x2U)
  30:Generated_Source\PSoC6/I2Cm.h **** #define I2Cm_MODE_SLAVE_MASK    (0x1U)
ARM GAS  C:\Users\nicpa\AppData\Local\Temp\ccrvJxeB.s 			page 2


  31:Generated_Source\PSoC6/I2Cm.h **** #define I2Cm_MODE_MASTER_MASK   (0x2U)
  32:Generated_Source\PSoC6/I2Cm.h **** 
  33:Generated_Source\PSoC6/I2Cm.h **** #define I2Cm_ENABLE_SLAVE       (0UL != (I2Cm_MODE & I2Cm_MODE_SLAVE_MASK))
  34:Generated_Source\PSoC6/I2Cm.h **** #define I2Cm_ENABLE_MASTER      (0UL != (I2Cm_MODE & I2Cm_MODE_MASTER_MASK))
  35:Generated_Source\PSoC6/I2Cm.h **** #define I2Cm_MANUAL_SCL_CONTROL (0U)
  36:Generated_Source\PSoC6/I2Cm.h **** 
  37:Generated_Source\PSoC6/I2Cm.h **** 
  38:Generated_Source\PSoC6/I2Cm.h **** /***************************************
  39:Generated_Source\PSoC6/I2Cm.h **** *        Function Prototypes
  40:Generated_Source\PSoC6/I2Cm.h **** ***************************************/
  41:Generated_Source\PSoC6/I2Cm.h **** /**
  42:Generated_Source\PSoC6/I2Cm.h **** * \addtogroup group_general
  43:Generated_Source\PSoC6/I2Cm.h **** * @{
  44:Generated_Source\PSoC6/I2Cm.h **** */
  45:Generated_Source\PSoC6/I2Cm.h **** /* Component only APIs. */
  46:Generated_Source\PSoC6/I2Cm.h **** void I2Cm_Start(void);
  47:Generated_Source\PSoC6/I2Cm.h **** 
  48:Generated_Source\PSoC6/I2Cm.h **** /* Basic functions. */
  49:Generated_Source\PSoC6/I2Cm.h **** __STATIC_INLINE cy_en_scb_i2c_status_t I2Cm_Init(cy_stc_scb_i2c_config_t const *config);
  50:Generated_Source\PSoC6/I2Cm.h **** __STATIC_INLINE void I2Cm_DeInit (void);
  51:Generated_Source\PSoC6/I2Cm.h **** __STATIC_INLINE void I2Cm_Enable (void);
  52:Generated_Source\PSoC6/I2Cm.h **** __STATIC_INLINE void I2Cm_Disable(void);
  53:Generated_Source\PSoC6/I2Cm.h **** 
  54:Generated_Source\PSoC6/I2Cm.h **** /* Data rate configuration functions. */
  55:Generated_Source\PSoC6/I2Cm.h **** __STATIC_INLINE uint32_t I2Cm_SetDataRate(uint32_t dataRateHz, uint32_t scbClockHz);
  56:Generated_Source\PSoC6/I2Cm.h **** __STATIC_INLINE uint32_t I2Cm_GetDataRate(uint32_t scbClockHz);
  57:Generated_Source\PSoC6/I2Cm.h **** 
  58:Generated_Source\PSoC6/I2Cm.h **** /* Register callbacks. */
  59:Generated_Source\PSoC6/I2Cm.h **** __STATIC_INLINE void I2Cm_RegisterEventCallback(cy_cb_scb_i2c_handle_events_t callback);
  60:Generated_Source\PSoC6/I2Cm.h **** #if (I2Cm_ENABLE_SLAVE)
  61:Generated_Source\PSoC6/I2Cm.h **** __STATIC_INLINE void I2Cm_RegisterAddrCallback (cy_cb_scb_i2c_handle_addr_t callback);
  62:Generated_Source\PSoC6/I2Cm.h **** #endif /* (I2Cm_ENABLE_SLAVE) */
  63:Generated_Source\PSoC6/I2Cm.h **** 
  64:Generated_Source\PSoC6/I2Cm.h **** /* Configuration functions. */
  65:Generated_Source\PSoC6/I2Cm.h **** #if (I2Cm_ENABLE_SLAVE)
  66:Generated_Source\PSoC6/I2Cm.h **** __STATIC_INLINE void     I2Cm_SlaveSetAddress(uint8_t addr);
  67:Generated_Source\PSoC6/I2Cm.h **** __STATIC_INLINE uint32_t I2Cm_SlaveGetAddress(void);
  68:Generated_Source\PSoC6/I2Cm.h **** __STATIC_INLINE void     I2Cm_SlaveSetAddressMask(uint8_t addrMask);
  69:Generated_Source\PSoC6/I2Cm.h **** __STATIC_INLINE uint32_t I2Cm_SlaveGetAddressMask(void);
  70:Generated_Source\PSoC6/I2Cm.h **** #endif /* (I2Cm_ENABLE_SLAVE) */
  71:Generated_Source\PSoC6/I2Cm.h **** 
  72:Generated_Source\PSoC6/I2Cm.h **** #if (I2Cm_ENABLE_MASTER)
  73:Generated_Source\PSoC6/I2Cm.h **** __STATIC_INLINE void I2Cm_MasterSetLowPhaseDutyCycle (uint32_t clockCycles);
  74:Generated_Source\PSoC6/I2Cm.h **** __STATIC_INLINE void I2Cm_MasterSetHighPhaseDutyCycle(uint32_t clockCycles);
  75:Generated_Source\PSoC6/I2Cm.h **** #endif /* (I2Cm_ENABLE_MASTER) */
  76:Generated_Source\PSoC6/I2Cm.h **** 
  77:Generated_Source\PSoC6/I2Cm.h **** /* Bus status. */
  78:Generated_Source\PSoC6/I2Cm.h **** __STATIC_INLINE bool     I2Cm_IsBusBusy(void);
  79:Generated_Source\PSoC6/I2Cm.h **** 
  80:Generated_Source\PSoC6/I2Cm.h **** /* Slave functions. */
  81:Generated_Source\PSoC6/I2Cm.h **** #if (I2Cm_ENABLE_SLAVE)
  82:Generated_Source\PSoC6/I2Cm.h **** __STATIC_INLINE uint32_t I2Cm_SlaveGetStatus(void);
  83:Generated_Source\PSoC6/I2Cm.h **** 
  84:Generated_Source\PSoC6/I2Cm.h **** __STATIC_INLINE void     I2Cm_SlaveConfigReadBuf(uint8_t *buffer, uint32_t size);
  85:Generated_Source\PSoC6/I2Cm.h **** __STATIC_INLINE void     I2Cm_SlaveAbortRead(void);
  86:Generated_Source\PSoC6/I2Cm.h **** __STATIC_INLINE uint32_t I2Cm_SlaveGetReadTransferCount(void);
  87:Generated_Source\PSoC6/I2Cm.h **** __STATIC_INLINE uint32_t I2Cm_SlaveClearReadStatus(void);
ARM GAS  C:\Users\nicpa\AppData\Local\Temp\ccrvJxeB.s 			page 3


  88:Generated_Source\PSoC6/I2Cm.h **** 
  89:Generated_Source\PSoC6/I2Cm.h **** __STATIC_INLINE void     I2Cm_SlaveConfigWriteBuf(uint8_t *buffer, uint32_t size);
  90:Generated_Source\PSoC6/I2Cm.h **** __STATIC_INLINE void     I2Cm_SlaveAbortWrite(void);
  91:Generated_Source\PSoC6/I2Cm.h **** __STATIC_INLINE uint32_t I2Cm_SlaveGetWriteTransferCount(void);
  92:Generated_Source\PSoC6/I2Cm.h **** __STATIC_INLINE uint32_t I2Cm_SlaveClearWriteStatus(void);
  93:Generated_Source\PSoC6/I2Cm.h **** #endif /* (I2Cm_ENABLE_SLAVE) */
  94:Generated_Source\PSoC6/I2Cm.h **** 
  95:Generated_Source\PSoC6/I2Cm.h **** /* Master interrupt processing functions. */
  96:Generated_Source\PSoC6/I2Cm.h **** #if (I2Cm_ENABLE_MASTER)
  97:Generated_Source\PSoC6/I2Cm.h **** __STATIC_INLINE uint32_t I2Cm_MasterGetStatus(void);
  98:Generated_Source\PSoC6/I2Cm.h **** 
  99:Generated_Source\PSoC6/I2Cm.h **** __STATIC_INLINE cy_en_scb_i2c_status_t I2Cm_MasterRead(cy_stc_scb_i2c_master_xfer_config_t *xferCon
 100:Generated_Source\PSoC6/I2Cm.h **** __STATIC_INLINE void I2Cm_MasterAbortRead(void);
 101:Generated_Source\PSoC6/I2Cm.h **** __STATIC_INLINE cy_en_scb_i2c_status_t I2Cm_MasterWrite(cy_stc_scb_i2c_master_xfer_config_t *xferCo
 102:Generated_Source\PSoC6/I2Cm.h **** __STATIC_INLINE void I2Cm_MasterAbortWrite(void);
 103:Generated_Source\PSoC6/I2Cm.h **** __STATIC_INLINE uint32_t I2Cm_MasterGetTransferCount(void);
 104:Generated_Source\PSoC6/I2Cm.h **** 
 105:Generated_Source\PSoC6/I2Cm.h **** /* Master manual processing functions. */
 106:Generated_Source\PSoC6/I2Cm.h **** __STATIC_INLINE cy_en_scb_i2c_status_t I2Cm_MasterSendStart(uint32_t address, cy_en_scb_i2c_directi
 107:Generated_Source\PSoC6/I2Cm.h **** __STATIC_INLINE cy_en_scb_i2c_status_t I2Cm_MasterSendReStart(uint32_t address, cy_en_scb_i2c_direc
 108:Generated_Source\PSoC6/I2Cm.h **** __STATIC_INLINE cy_en_scb_i2c_status_t I2Cm_MasterSendStop(uint32_t timeoutMs);
 109:Generated_Source\PSoC6/I2Cm.h **** __STATIC_INLINE cy_en_scb_i2c_status_t I2Cm_MasterReadByte(cy_en_scb_i2c_command_t ackNack, uint8_t
 110:Generated_Source\PSoC6/I2Cm.h **** __STATIC_INLINE cy_en_scb_i2c_status_t I2Cm_MasterWriteByte(uint8_t byte, uint32_t timeoutMs);
 111:Generated_Source\PSoC6/I2Cm.h **** #endif /* (I2Cm_ENABLE_MASTER) */
 112:Generated_Source\PSoC6/I2Cm.h **** 
 113:Generated_Source\PSoC6/I2Cm.h **** /* Interrupt handler. */
 114:Generated_Source\PSoC6/I2Cm.h **** __STATIC_INLINE void I2Cm_Interrupt(void);
 115:Generated_Source\PSoC6/I2Cm.h **** /** @} group_general */
 116:Generated_Source\PSoC6/I2Cm.h **** 
 117:Generated_Source\PSoC6/I2Cm.h **** 
 118:Generated_Source\PSoC6/I2Cm.h **** /***************************************
 119:Generated_Source\PSoC6/I2Cm.h **** *    Variables with External Linkage
 120:Generated_Source\PSoC6/I2Cm.h **** ***************************************/
 121:Generated_Source\PSoC6/I2Cm.h **** /**
 122:Generated_Source\PSoC6/I2Cm.h **** * \addtogroup group_globals
 123:Generated_Source\PSoC6/I2Cm.h **** * @{
 124:Generated_Source\PSoC6/I2Cm.h **** */
 125:Generated_Source\PSoC6/I2Cm.h **** extern uint8_t I2Cm_initVar;
 126:Generated_Source\PSoC6/I2Cm.h **** extern cy_stc_scb_i2c_config_t const I2Cm_config;
 127:Generated_Source\PSoC6/I2Cm.h **** extern cy_stc_scb_i2c_context_t I2Cm_context;
 128:Generated_Source\PSoC6/I2Cm.h **** /** @} group_globals */
 129:Generated_Source\PSoC6/I2Cm.h **** 
 130:Generated_Source\PSoC6/I2Cm.h **** 
 131:Generated_Source\PSoC6/I2Cm.h **** /***************************************
 132:Generated_Source\PSoC6/I2Cm.h **** *         Preprocessor Macros
 133:Generated_Source\PSoC6/I2Cm.h **** ***************************************/
 134:Generated_Source\PSoC6/I2Cm.h **** /**
 135:Generated_Source\PSoC6/I2Cm.h **** * \addtogroup group_macros
 136:Generated_Source\PSoC6/I2Cm.h **** * @{
 137:Generated_Source\PSoC6/I2Cm.h **** */
 138:Generated_Source\PSoC6/I2Cm.h **** /** The pointer to the base address of the SCB instance */
 139:Generated_Source\PSoC6/I2Cm.h **** #define I2Cm_HW     ((CySCB_Type *) I2Cm_SCB__HW)
 140:Generated_Source\PSoC6/I2Cm.h **** 
 141:Generated_Source\PSoC6/I2Cm.h **** /** The desired data rate in Hz */
 142:Generated_Source\PSoC6/I2Cm.h **** #define I2Cm_DATA_RATE_HZ      (100000U)
 143:Generated_Source\PSoC6/I2Cm.h **** 
 144:Generated_Source\PSoC6/I2Cm.h **** /** The frequency of the clock used by the Component in Hz */
ARM GAS  C:\Users\nicpa\AppData\Local\Temp\ccrvJxeB.s 			page 4


 145:Generated_Source\PSoC6/I2Cm.h **** #define I2Cm_CLK_FREQ_HZ       (1538461U)
 146:Generated_Source\PSoC6/I2Cm.h **** 
 147:Generated_Source\PSoC6/I2Cm.h **** /** The number of Component clocks used by the master to generate the SCL
 148:Generated_Source\PSoC6/I2Cm.h **** * low phase. This number is calculated by GUI based on the selected data rate.
 149:Generated_Source\PSoC6/I2Cm.h **** */
 150:Generated_Source\PSoC6/I2Cm.h **** #define I2Cm_LOW_PHASE_DUTY_CYCLE   (8U)
 151:Generated_Source\PSoC6/I2Cm.h **** 
 152:Generated_Source\PSoC6/I2Cm.h **** /** The number of Component clocks used by the master to generate the SCL
 153:Generated_Source\PSoC6/I2Cm.h **** * high phase. This number is calculated by GUI based on the selected data rate.
 154:Generated_Source\PSoC6/I2Cm.h **** */
 155:Generated_Source\PSoC6/I2Cm.h **** #define I2Cm_HIGH_PHASE_DUTY_CYCLE  (8U)
 156:Generated_Source\PSoC6/I2Cm.h **** /** @} group_macros */
 157:Generated_Source\PSoC6/I2Cm.h **** 
 158:Generated_Source\PSoC6/I2Cm.h **** 
 159:Generated_Source\PSoC6/I2Cm.h **** /***************************************
 160:Generated_Source\PSoC6/I2Cm.h **** *    In-line Function Implementation
 161:Generated_Source\PSoC6/I2Cm.h **** ***************************************/
 162:Generated_Source\PSoC6/I2Cm.h **** 
 163:Generated_Source\PSoC6/I2Cm.h **** /*******************************************************************************
 164:Generated_Source\PSoC6/I2Cm.h **** * Function Name: I2Cm_Init
 165:Generated_Source\PSoC6/I2Cm.h **** ****************************************************************************//**
 166:Generated_Source\PSoC6/I2Cm.h **** *
 167:Generated_Source\PSoC6/I2Cm.h **** * Invokes the Cy_SCB_I2C_Init() PDL driver function.
 168:Generated_Source\PSoC6/I2Cm.h **** *
 169:Generated_Source\PSoC6/I2Cm.h **** *******************************************************************************/
 170:Generated_Source\PSoC6/I2Cm.h **** __STATIC_INLINE cy_en_scb_i2c_status_t I2Cm_Init(cy_stc_scb_i2c_config_t const *config)
 171:Generated_Source\PSoC6/I2Cm.h **** {
 172:Generated_Source\PSoC6/I2Cm.h ****     return Cy_SCB_I2C_Init(I2Cm_HW, config, &I2Cm_context);
 173:Generated_Source\PSoC6/I2Cm.h **** }
 174:Generated_Source\PSoC6/I2Cm.h **** 
 175:Generated_Source\PSoC6/I2Cm.h **** 
 176:Generated_Source\PSoC6/I2Cm.h **** /*******************************************************************************
 177:Generated_Source\PSoC6/I2Cm.h **** *  Function Name: I2Cm_DeInit
 178:Generated_Source\PSoC6/I2Cm.h **** ****************************************************************************//**
 179:Generated_Source\PSoC6/I2Cm.h **** *
 180:Generated_Source\PSoC6/I2Cm.h **** * Invokes the Cy_SCB_I2C_DeInit() PDL driver function.
 181:Generated_Source\PSoC6/I2Cm.h **** *
 182:Generated_Source\PSoC6/I2Cm.h **** *******************************************************************************/
 183:Generated_Source\PSoC6/I2Cm.h **** __STATIC_INLINE void I2Cm_DeInit(void)
 184:Generated_Source\PSoC6/I2Cm.h **** {
 185:Generated_Source\PSoC6/I2Cm.h ****     Cy_SCB_I2C_DeInit(I2Cm_HW);
 186:Generated_Source\PSoC6/I2Cm.h **** }
 187:Generated_Source\PSoC6/I2Cm.h **** 
 188:Generated_Source\PSoC6/I2Cm.h **** 
 189:Generated_Source\PSoC6/I2Cm.h **** /*******************************************************************************
 190:Generated_Source\PSoC6/I2Cm.h **** * Function Name: I2Cm_Enable
 191:Generated_Source\PSoC6/I2Cm.h **** ****************************************************************************//**
 192:Generated_Source\PSoC6/I2Cm.h **** *
 193:Generated_Source\PSoC6/I2Cm.h **** * Invokes the Cy_SCB_I2C_Enable() PDL driver function.
 194:Generated_Source\PSoC6/I2Cm.h **** *
 195:Generated_Source\PSoC6/I2Cm.h **** *******************************************************************************/
 196:Generated_Source\PSoC6/I2Cm.h **** __STATIC_INLINE void I2Cm_Enable(void)
 197:Generated_Source\PSoC6/I2Cm.h **** {
 198:Generated_Source\PSoC6/I2Cm.h ****     Cy_SCB_I2C_Enable(I2Cm_HW);
 199:Generated_Source\PSoC6/I2Cm.h **** }
 200:Generated_Source\PSoC6/I2Cm.h **** 
 201:Generated_Source\PSoC6/I2Cm.h **** 
ARM GAS  C:\Users\nicpa\AppData\Local\Temp\ccrvJxeB.s 			page 5


 202:Generated_Source\PSoC6/I2Cm.h **** /*******************************************************************************
 203:Generated_Source\PSoC6/I2Cm.h **** * Function Name: I2Cm_Disable
 204:Generated_Source\PSoC6/I2Cm.h **** ****************************************************************************//**
 205:Generated_Source\PSoC6/I2Cm.h **** *
 206:Generated_Source\PSoC6/I2Cm.h **** * Invokes the Cy_SCB_I2C_Disable() PDL driver function.
 207:Generated_Source\PSoC6/I2Cm.h **** *
 208:Generated_Source\PSoC6/I2Cm.h **** *******************************************************************************/
 209:Generated_Source\PSoC6/I2Cm.h **** __STATIC_INLINE void I2Cm_Disable(void)
 210:Generated_Source\PSoC6/I2Cm.h **** {
 211:Generated_Source\PSoC6/I2Cm.h ****     Cy_SCB_I2C_Disable(I2Cm_HW, &I2Cm_context);
 212:Generated_Source\PSoC6/I2Cm.h **** }
 213:Generated_Source\PSoC6/I2Cm.h **** 
 214:Generated_Source\PSoC6/I2Cm.h **** 
 215:Generated_Source\PSoC6/I2Cm.h **** /*******************************************************************************
 216:Generated_Source\PSoC6/I2Cm.h **** * Function Name: I2Cm_SetDataRate
 217:Generated_Source\PSoC6/I2Cm.h **** ****************************************************************************//**
 218:Generated_Source\PSoC6/I2Cm.h **** *
 219:Generated_Source\PSoC6/I2Cm.h **** * Invokes the Cy_SCB_I2C_SetDataRate() PDL driver function.
 220:Generated_Source\PSoC6/I2Cm.h **** *
 221:Generated_Source\PSoC6/I2Cm.h **** *******************************************************************************/
 222:Generated_Source\PSoC6/I2Cm.h **** __STATIC_INLINE uint32_t I2Cm_SetDataRate(uint32_t dataRateHz, uint32_t scbClockHz)
 223:Generated_Source\PSoC6/I2Cm.h **** {
 224:Generated_Source\PSoC6/I2Cm.h ****     return Cy_SCB_I2C_SetDataRate(I2Cm_HW, dataRateHz, scbClockHz);
 225:Generated_Source\PSoC6/I2Cm.h **** }
 226:Generated_Source\PSoC6/I2Cm.h **** 
 227:Generated_Source\PSoC6/I2Cm.h **** 
 228:Generated_Source\PSoC6/I2Cm.h **** /*******************************************************************************
 229:Generated_Source\PSoC6/I2Cm.h **** * Function Name: I2Cm_GetDataRate
 230:Generated_Source\PSoC6/I2Cm.h **** ****************************************************************************//**
 231:Generated_Source\PSoC6/I2Cm.h **** *
 232:Generated_Source\PSoC6/I2Cm.h **** * Invokes the Cy_SCB_I2C_GetDataRate() PDL driver function.
 233:Generated_Source\PSoC6/I2Cm.h **** *
 234:Generated_Source\PSoC6/I2Cm.h **** *******************************************************************************/
 235:Generated_Source\PSoC6/I2Cm.h **** __STATIC_INLINE uint32_t I2Cm_GetDataRate(uint32_t scbClockHz)
 236:Generated_Source\PSoC6/I2Cm.h **** {
 237:Generated_Source\PSoC6/I2Cm.h ****     return Cy_SCB_I2C_GetDataRate(I2Cm_HW, scbClockHz);
 238:Generated_Source\PSoC6/I2Cm.h **** }
 239:Generated_Source\PSoC6/I2Cm.h **** 
 240:Generated_Source\PSoC6/I2Cm.h **** 
 241:Generated_Source\PSoC6/I2Cm.h **** /*******************************************************************************
 242:Generated_Source\PSoC6/I2Cm.h **** * Function Name: I2Cm_RegisterEventCallback
 243:Generated_Source\PSoC6/I2Cm.h **** ****************************************************************************//**
 244:Generated_Source\PSoC6/I2Cm.h **** *
 245:Generated_Source\PSoC6/I2Cm.h **** * Invokes the Cy_SCB_I2C_RegisterEventCallback() PDL driver function.
 246:Generated_Source\PSoC6/I2Cm.h **** *
 247:Generated_Source\PSoC6/I2Cm.h **** *******************************************************************************/
 248:Generated_Source\PSoC6/I2Cm.h **** __STATIC_INLINE void I2Cm_RegisterEventCallback(cy_cb_scb_i2c_handle_events_t callback)
 249:Generated_Source\PSoC6/I2Cm.h **** {
 250:Generated_Source\PSoC6/I2Cm.h ****     Cy_SCB_I2C_RegisterEventCallback(I2Cm_HW, callback, &I2Cm_context);
 251:Generated_Source\PSoC6/I2Cm.h **** }
 252:Generated_Source\PSoC6/I2Cm.h **** 
 253:Generated_Source\PSoC6/I2Cm.h **** 
 254:Generated_Source\PSoC6/I2Cm.h **** #if (I2Cm_ENABLE_SLAVE)
 255:Generated_Source\PSoC6/I2Cm.h **** /*******************************************************************************
 256:Generated_Source\PSoC6/I2Cm.h **** * Function Name: I2Cm_RegisterAddrCallback
 257:Generated_Source\PSoC6/I2Cm.h **** ****************************************************************************//**
 258:Generated_Source\PSoC6/I2Cm.h **** *
ARM GAS  C:\Users\nicpa\AppData\Local\Temp\ccrvJxeB.s 			page 6


 259:Generated_Source\PSoC6/I2Cm.h **** * Invokes the Cy_SCB_I2C_RegisterAddrCallback() PDL driver function.
 260:Generated_Source\PSoC6/I2Cm.h **** *
 261:Generated_Source\PSoC6/I2Cm.h **** *******************************************************************************/
 262:Generated_Source\PSoC6/I2Cm.h **** __STATIC_INLINE void I2Cm_RegisterAddrCallback(cy_cb_scb_i2c_handle_addr_t callback)
 263:Generated_Source\PSoC6/I2Cm.h **** {
 264:Generated_Source\PSoC6/I2Cm.h ****     Cy_SCB_I2C_RegisterAddrCallback(I2Cm_HW, callback, &I2Cm_context);
 265:Generated_Source\PSoC6/I2Cm.h **** }
 266:Generated_Source\PSoC6/I2Cm.h **** #endif /* (I2Cm_ENABLE_SLAVE) */
 267:Generated_Source\PSoC6/I2Cm.h **** 
 268:Generated_Source\PSoC6/I2Cm.h **** 
 269:Generated_Source\PSoC6/I2Cm.h **** /*******************************************************************************
 270:Generated_Source\PSoC6/I2Cm.h **** * Function Name: I2Cm_IsBusBusy
 271:Generated_Source\PSoC6/I2Cm.h **** ****************************************************************************//**
 272:Generated_Source\PSoC6/I2Cm.h **** *
 273:Generated_Source\PSoC6/I2Cm.h **** * Invokes the Cy_SCB_I2C_IsBusBusy() PDL driver function.
 274:Generated_Source\PSoC6/I2Cm.h **** *
 275:Generated_Source\PSoC6/I2Cm.h **** *******************************************************************************/
 276:Generated_Source\PSoC6/I2Cm.h **** __STATIC_INLINE bool I2Cm_IsBusBusy(void)
 277:Generated_Source\PSoC6/I2Cm.h **** {
 278:Generated_Source\PSoC6/I2Cm.h ****     return Cy_SCB_I2C_IsBusBusy(I2Cm_HW);
 279:Generated_Source\PSoC6/I2Cm.h **** }
 280:Generated_Source\PSoC6/I2Cm.h **** 
 281:Generated_Source\PSoC6/I2Cm.h **** 
 282:Generated_Source\PSoC6/I2Cm.h **** #if (I2Cm_ENABLE_SLAVE)
 283:Generated_Source\PSoC6/I2Cm.h **** /*******************************************************************************
 284:Generated_Source\PSoC6/I2Cm.h **** * Function Name: I2Cm_SlaveSetAddress
 285:Generated_Source\PSoC6/I2Cm.h **** ****************************************************************************//**
 286:Generated_Source\PSoC6/I2Cm.h **** *
 287:Generated_Source\PSoC6/I2Cm.h **** * Invokes the Cy_SCB_I2C_SlaveGetAddress() PDL driver function.
 288:Generated_Source\PSoC6/I2Cm.h **** *
 289:Generated_Source\PSoC6/I2Cm.h **** *******************************************************************************/
 290:Generated_Source\PSoC6/I2Cm.h **** __STATIC_INLINE void I2Cm_SlaveSetAddress(uint8_t addr)
 291:Generated_Source\PSoC6/I2Cm.h **** {
 292:Generated_Source\PSoC6/I2Cm.h ****     Cy_SCB_I2C_SlaveSetAddress(I2Cm_HW, addr);
 293:Generated_Source\PSoC6/I2Cm.h **** }
 294:Generated_Source\PSoC6/I2Cm.h **** 
 295:Generated_Source\PSoC6/I2Cm.h **** 
 296:Generated_Source\PSoC6/I2Cm.h **** /*******************************************************************************
 297:Generated_Source\PSoC6/I2Cm.h **** * Function Name: I2Cm_SlaveGetAddress
 298:Generated_Source\PSoC6/I2Cm.h **** ****************************************************************************//**
 299:Generated_Source\PSoC6/I2Cm.h **** *
 300:Generated_Source\PSoC6/I2Cm.h **** * Invokes the Cy_SCB_I2C_SlaveGetAddress() PDL driver function.
 301:Generated_Source\PSoC6/I2Cm.h **** *
 302:Generated_Source\PSoC6/I2Cm.h **** *******************************************************************************/
 303:Generated_Source\PSoC6/I2Cm.h **** __STATIC_INLINE uint32_t I2Cm_SlaveGetAddress(void)
 304:Generated_Source\PSoC6/I2Cm.h **** {
 305:Generated_Source\PSoC6/I2Cm.h ****     return Cy_SCB_I2C_SlaveGetAddress(I2Cm_HW);
 306:Generated_Source\PSoC6/I2Cm.h **** }
 307:Generated_Source\PSoC6/I2Cm.h **** 
 308:Generated_Source\PSoC6/I2Cm.h **** 
 309:Generated_Source\PSoC6/I2Cm.h **** /*******************************************************************************
 310:Generated_Source\PSoC6/I2Cm.h **** * Function Name: I2Cm_SlaveSetAddressMask
 311:Generated_Source\PSoC6/I2Cm.h **** ****************************************************************************//**
 312:Generated_Source\PSoC6/I2Cm.h **** *
 313:Generated_Source\PSoC6/I2Cm.h **** * Invokes the Cy_SCB_I2C_SlaveSetAddressMask() PDL driver function.
 314:Generated_Source\PSoC6/I2Cm.h **** *
 315:Generated_Source\PSoC6/I2Cm.h **** *******************************************************************************/
ARM GAS  C:\Users\nicpa\AppData\Local\Temp\ccrvJxeB.s 			page 7


 316:Generated_Source\PSoC6/I2Cm.h **** __STATIC_INLINE void I2Cm_SlaveSetAddressMask(uint8_t addrMask)
 317:Generated_Source\PSoC6/I2Cm.h **** {
 318:Generated_Source\PSoC6/I2Cm.h ****     Cy_SCB_I2C_SlaveSetAddressMask(I2Cm_HW, addrMask);
 319:Generated_Source\PSoC6/I2Cm.h **** }
 320:Generated_Source\PSoC6/I2Cm.h **** 
 321:Generated_Source\PSoC6/I2Cm.h **** 
 322:Generated_Source\PSoC6/I2Cm.h **** /*******************************************************************************
 323:Generated_Source\PSoC6/I2Cm.h **** * Function Name: I2Cm_SlaveGetAddressMask
 324:Generated_Source\PSoC6/I2Cm.h **** ****************************************************************************//**
 325:Generated_Source\PSoC6/I2Cm.h **** *
 326:Generated_Source\PSoC6/I2Cm.h **** * Invokes the Cy_SCB_I2C_SlaveGetAddressMask() PDL driver function.
 327:Generated_Source\PSoC6/I2Cm.h **** *
 328:Generated_Source\PSoC6/I2Cm.h **** *******************************************************************************/
 329:Generated_Source\PSoC6/I2Cm.h **** __STATIC_INLINE uint32_t I2Cm_SlaveGetAddressMask(void)
 330:Generated_Source\PSoC6/I2Cm.h **** {
 331:Generated_Source\PSoC6/I2Cm.h ****     return Cy_SCB_I2C_SlaveGetAddressMask(I2Cm_HW);
 332:Generated_Source\PSoC6/I2Cm.h **** }
 333:Generated_Source\PSoC6/I2Cm.h **** #endif /* (I2Cm_ENABLE_SLAVE) */
 334:Generated_Source\PSoC6/I2Cm.h **** 
 335:Generated_Source\PSoC6/I2Cm.h **** #if (I2Cm_ENABLE_MASTER)
 336:Generated_Source\PSoC6/I2Cm.h **** /*******************************************************************************
 337:Generated_Source\PSoC6/I2Cm.h **** * Function Name: I2Cm_MasterSetLowPhaseDutyCycle
 338:Generated_Source\PSoC6/I2Cm.h **** ****************************************************************************//**
 339:Generated_Source\PSoC6/I2Cm.h **** *
 340:Generated_Source\PSoC6/I2Cm.h **** * Invokes the Cy_SCB_I2C_MasterSetLowPhaseDutyCycle() PDL driver function.
 341:Generated_Source\PSoC6/I2Cm.h **** *
 342:Generated_Source\PSoC6/I2Cm.h **** *******************************************************************************/
 343:Generated_Source\PSoC6/I2Cm.h **** __STATIC_INLINE void I2Cm_MasterSetLowPhaseDutyCycle(uint32_t clockCycles)
 344:Generated_Source\PSoC6/I2Cm.h **** {
 345:Generated_Source\PSoC6/I2Cm.h ****     Cy_SCB_I2C_MasterSetLowPhaseDutyCycle(I2Cm_HW, clockCycles);
 346:Generated_Source\PSoC6/I2Cm.h **** }
 347:Generated_Source\PSoC6/I2Cm.h **** 
 348:Generated_Source\PSoC6/I2Cm.h **** 
 349:Generated_Source\PSoC6/I2Cm.h **** /*******************************************************************************
 350:Generated_Source\PSoC6/I2Cm.h **** * Function Name: I2Cm_MasterSetHighPhaseDutyCycle
 351:Generated_Source\PSoC6/I2Cm.h **** ****************************************************************************//**
 352:Generated_Source\PSoC6/I2Cm.h **** *
 353:Generated_Source\PSoC6/I2Cm.h **** * Invokes the Cy_SCB_I2C_MasterSetHighPhaseDutyCycle() PDL driver function.
 354:Generated_Source\PSoC6/I2Cm.h **** *
 355:Generated_Source\PSoC6/I2Cm.h **** *******************************************************************************/
 356:Generated_Source\PSoC6/I2Cm.h **** __STATIC_INLINE void I2Cm_MasterSetHighPhaseDutyCycle(uint32_t clockCycles)
 357:Generated_Source\PSoC6/I2Cm.h **** {
 358:Generated_Source\PSoC6/I2Cm.h ****     Cy_SCB_I2C_MasterSetHighPhaseDutyCycle(I2Cm_HW, clockCycles);
 359:Generated_Source\PSoC6/I2Cm.h **** }
 360:Generated_Source\PSoC6/I2Cm.h **** #endif /* (I2Cm_ENABLE_MASTER) */
 361:Generated_Source\PSoC6/I2Cm.h **** 
 362:Generated_Source\PSoC6/I2Cm.h **** 
 363:Generated_Source\PSoC6/I2Cm.h **** #if (I2Cm_ENABLE_SLAVE)
 364:Generated_Source\PSoC6/I2Cm.h **** /*******************************************************************************
 365:Generated_Source\PSoC6/I2Cm.h **** * Function Name: I2Cm_SlaveGetStatus
 366:Generated_Source\PSoC6/I2Cm.h **** ****************************************************************************//**
 367:Generated_Source\PSoC6/I2Cm.h **** *
 368:Generated_Source\PSoC6/I2Cm.h **** * Invokes the Cy_SCB_I2C_SlaveGetStatus() PDL driver function.
 369:Generated_Source\PSoC6/I2Cm.h **** *
 370:Generated_Source\PSoC6/I2Cm.h **** *******************************************************************************/
 371:Generated_Source\PSoC6/I2Cm.h **** __STATIC_INLINE uint32_t I2Cm_SlaveGetStatus(void)
 372:Generated_Source\PSoC6/I2Cm.h **** {
ARM GAS  C:\Users\nicpa\AppData\Local\Temp\ccrvJxeB.s 			page 8


 373:Generated_Source\PSoC6/I2Cm.h ****     return Cy_SCB_I2C_SlaveGetStatus(I2Cm_HW, &I2Cm_context);
 374:Generated_Source\PSoC6/I2Cm.h **** }
 375:Generated_Source\PSoC6/I2Cm.h **** 
 376:Generated_Source\PSoC6/I2Cm.h **** 
 377:Generated_Source\PSoC6/I2Cm.h **** /*******************************************************************************
 378:Generated_Source\PSoC6/I2Cm.h **** * Function Name: I2Cm_SlaveConfigReadBuf
 379:Generated_Source\PSoC6/I2Cm.h **** ****************************************************************************//**
 380:Generated_Source\PSoC6/I2Cm.h **** *
 381:Generated_Source\PSoC6/I2Cm.h **** * Invokes the Cy_SCB_I2C_SlaveConfigReadBuf() PDL driver function.
 382:Generated_Source\PSoC6/I2Cm.h **** *
 383:Generated_Source\PSoC6/I2Cm.h **** *******************************************************************************/
 384:Generated_Source\PSoC6/I2Cm.h **** __STATIC_INLINE void I2Cm_SlaveConfigReadBuf(uint8_t *buffer, uint32_t size)
 385:Generated_Source\PSoC6/I2Cm.h **** {
 386:Generated_Source\PSoC6/I2Cm.h ****     Cy_SCB_I2C_SlaveConfigReadBuf(I2Cm_HW, buffer, size, &I2Cm_context);
 387:Generated_Source\PSoC6/I2Cm.h **** }
 388:Generated_Source\PSoC6/I2Cm.h **** 
 389:Generated_Source\PSoC6/I2Cm.h **** 
 390:Generated_Source\PSoC6/I2Cm.h **** /*******************************************************************************
 391:Generated_Source\PSoC6/I2Cm.h **** * Function Name: I2Cm_SlaveAbortRead
 392:Generated_Source\PSoC6/I2Cm.h **** ****************************************************************************//**
 393:Generated_Source\PSoC6/I2Cm.h **** *
 394:Generated_Source\PSoC6/I2Cm.h **** * Invokes the Cy_SCB_I2C_SlaveAbortRead() PDL driver function.
 395:Generated_Source\PSoC6/I2Cm.h **** *
 396:Generated_Source\PSoC6/I2Cm.h **** *******************************************************************************/
 397:Generated_Source\PSoC6/I2Cm.h **** __STATIC_INLINE void I2Cm_SlaveAbortRead(void)
 398:Generated_Source\PSoC6/I2Cm.h **** {
 399:Generated_Source\PSoC6/I2Cm.h ****     Cy_SCB_I2C_SlaveAbortRead(I2Cm_HW, &I2Cm_context);
 400:Generated_Source\PSoC6/I2Cm.h **** }
 401:Generated_Source\PSoC6/I2Cm.h **** 
 402:Generated_Source\PSoC6/I2Cm.h **** 
 403:Generated_Source\PSoC6/I2Cm.h **** /*******************************************************************************
 404:Generated_Source\PSoC6/I2Cm.h **** * Function Name: I2Cm_SlaveGetReadTransferCount
 405:Generated_Source\PSoC6/I2Cm.h **** ****************************************************************************//**
 406:Generated_Source\PSoC6/I2Cm.h **** *
 407:Generated_Source\PSoC6/I2Cm.h **** * Invokes the Cy_SCB_I2C_SlaveGetReadTransferCount() PDL driver function.
 408:Generated_Source\PSoC6/I2Cm.h **** *
 409:Generated_Source\PSoC6/I2Cm.h **** *******************************************************************************/
 410:Generated_Source\PSoC6/I2Cm.h **** __STATIC_INLINE uint32_t I2Cm_SlaveGetReadTransferCount(void)
 411:Generated_Source\PSoC6/I2Cm.h **** {
 412:Generated_Source\PSoC6/I2Cm.h ****     return Cy_SCB_I2C_SlaveGetReadTransferCount(I2Cm_HW, &I2Cm_context);
 413:Generated_Source\PSoC6/I2Cm.h **** }
 414:Generated_Source\PSoC6/I2Cm.h **** 
 415:Generated_Source\PSoC6/I2Cm.h **** 
 416:Generated_Source\PSoC6/I2Cm.h **** /*******************************************************************************
 417:Generated_Source\PSoC6/I2Cm.h **** * Function Name: I2Cm_SlaveClearReadStatus
 418:Generated_Source\PSoC6/I2Cm.h **** ****************************************************************************//**
 419:Generated_Source\PSoC6/I2Cm.h **** *
 420:Generated_Source\PSoC6/I2Cm.h **** * Invokes the Cy_SCB_I2C_SlaveClearReadStatus() PDL driver function.
 421:Generated_Source\PSoC6/I2Cm.h **** *
 422:Generated_Source\PSoC6/I2Cm.h **** *******************************************************************************/
 423:Generated_Source\PSoC6/I2Cm.h **** __STATIC_INLINE uint32_t I2Cm_SlaveClearReadStatus(void)
 424:Generated_Source\PSoC6/I2Cm.h **** {
 425:Generated_Source\PSoC6/I2Cm.h ****     return Cy_SCB_I2C_SlaveClearReadStatus(I2Cm_HW, &I2Cm_context);
 426:Generated_Source\PSoC6/I2Cm.h **** }
 427:Generated_Source\PSoC6/I2Cm.h **** 
 428:Generated_Source\PSoC6/I2Cm.h **** 
 429:Generated_Source\PSoC6/I2Cm.h **** /*******************************************************************************
ARM GAS  C:\Users\nicpa\AppData\Local\Temp\ccrvJxeB.s 			page 9


 430:Generated_Source\PSoC6/I2Cm.h **** * Function Name: I2Cm_SlaveConfigWriteBuf
 431:Generated_Source\PSoC6/I2Cm.h **** ****************************************************************************//**
 432:Generated_Source\PSoC6/I2Cm.h **** *
 433:Generated_Source\PSoC6/I2Cm.h **** * Invokes the Cy_SCB_I2C_SlaveConfigWriteBuf() PDL driver function.
 434:Generated_Source\PSoC6/I2Cm.h **** *
 435:Generated_Source\PSoC6/I2Cm.h **** *******************************************************************************/
 436:Generated_Source\PSoC6/I2Cm.h **** __STATIC_INLINE void I2Cm_SlaveConfigWriteBuf(uint8_t *buffer, uint32_t size)
 437:Generated_Source\PSoC6/I2Cm.h **** {
 438:Generated_Source\PSoC6/I2Cm.h ****     Cy_SCB_I2C_SlaveConfigWriteBuf(I2Cm_HW, buffer, size, &I2Cm_context);
 439:Generated_Source\PSoC6/I2Cm.h **** }
 440:Generated_Source\PSoC6/I2Cm.h **** 
 441:Generated_Source\PSoC6/I2Cm.h **** 
 442:Generated_Source\PSoC6/I2Cm.h **** /*******************************************************************************
 443:Generated_Source\PSoC6/I2Cm.h **** * Function Name: I2Cm_SlaveAbortWrite
 444:Generated_Source\PSoC6/I2Cm.h **** ****************************************************************************//**
 445:Generated_Source\PSoC6/I2Cm.h **** *
 446:Generated_Source\PSoC6/I2Cm.h **** * Invokes the Cy_SCB_I2C_SlaveAbortWrite() PDL driver function.
 447:Generated_Source\PSoC6/I2Cm.h **** *
 448:Generated_Source\PSoC6/I2Cm.h **** *******************************************************************************/
 449:Generated_Source\PSoC6/I2Cm.h **** __STATIC_INLINE void I2Cm_SlaveAbortWrite(void)
 450:Generated_Source\PSoC6/I2Cm.h **** {
 451:Generated_Source\PSoC6/I2Cm.h ****     Cy_SCB_I2C_SlaveAbortWrite(I2Cm_HW, &I2Cm_context);
 452:Generated_Source\PSoC6/I2Cm.h **** }
 453:Generated_Source\PSoC6/I2Cm.h **** 
 454:Generated_Source\PSoC6/I2Cm.h **** 
 455:Generated_Source\PSoC6/I2Cm.h **** /*******************************************************************************
 456:Generated_Source\PSoC6/I2Cm.h **** * Function Name: I2Cm_SlaveGetWriteTransferCount
 457:Generated_Source\PSoC6/I2Cm.h **** ****************************************************************************//**
 458:Generated_Source\PSoC6/I2Cm.h **** *
 459:Generated_Source\PSoC6/I2Cm.h **** * Invokes the Cy_SCB_I2C_SlaveGetWriteTransferCount() PDL driver function.
 460:Generated_Source\PSoC6/I2Cm.h **** *
 461:Generated_Source\PSoC6/I2Cm.h **** *******************************************************************************/
 462:Generated_Source\PSoC6/I2Cm.h **** __STATIC_INLINE uint32_t I2Cm_SlaveGetWriteTransferCount(void)
 463:Generated_Source\PSoC6/I2Cm.h **** {
 464:Generated_Source\PSoC6/I2Cm.h ****     return Cy_SCB_I2C_SlaveGetWriteTransferCount(I2Cm_HW, &I2Cm_context);
 465:Generated_Source\PSoC6/I2Cm.h **** }
 466:Generated_Source\PSoC6/I2Cm.h **** 
 467:Generated_Source\PSoC6/I2Cm.h **** 
 468:Generated_Source\PSoC6/I2Cm.h **** /*******************************************************************************
 469:Generated_Source\PSoC6/I2Cm.h **** * Function Name: I2Cm_SlaveClearWriteStatus
 470:Generated_Source\PSoC6/I2Cm.h **** ****************************************************************************//**
 471:Generated_Source\PSoC6/I2Cm.h **** *
 472:Generated_Source\PSoC6/I2Cm.h **** * Invokes the Cy_SCB_I2C_SlaveClearWriteStatus() PDL driver function.
 473:Generated_Source\PSoC6/I2Cm.h **** *
 474:Generated_Source\PSoC6/I2Cm.h **** *******************************************************************************/
 475:Generated_Source\PSoC6/I2Cm.h **** __STATIC_INLINE uint32_t I2Cm_SlaveClearWriteStatus(void)
 476:Generated_Source\PSoC6/I2Cm.h **** {
 477:Generated_Source\PSoC6/I2Cm.h ****     return Cy_SCB_I2C_SlaveClearWriteStatus(I2Cm_HW, &I2Cm_context);
 478:Generated_Source\PSoC6/I2Cm.h **** }
 479:Generated_Source\PSoC6/I2Cm.h **** #endif /* (I2Cm_ENABLE_SLAVE) */
 480:Generated_Source\PSoC6/I2Cm.h **** 
 481:Generated_Source\PSoC6/I2Cm.h **** 
 482:Generated_Source\PSoC6/I2Cm.h **** #if (I2Cm_ENABLE_MASTER)
 483:Generated_Source\PSoC6/I2Cm.h **** /*******************************************************************************
 484:Generated_Source\PSoC6/I2Cm.h **** * Function Name: I2Cm_MasterGetStatus
 485:Generated_Source\PSoC6/I2Cm.h **** ****************************************************************************//**
 486:Generated_Source\PSoC6/I2Cm.h **** *
ARM GAS  C:\Users\nicpa\AppData\Local\Temp\ccrvJxeB.s 			page 10


 487:Generated_Source\PSoC6/I2Cm.h **** * Invokes the Cy_SCB_I2C_MasterGetStatus() PDL driver function.
 488:Generated_Source\PSoC6/I2Cm.h **** *
 489:Generated_Source\PSoC6/I2Cm.h **** *******************************************************************************/
 490:Generated_Source\PSoC6/I2Cm.h **** __STATIC_INLINE uint32_t I2Cm_MasterGetStatus(void)
 491:Generated_Source\PSoC6/I2Cm.h **** {
 492:Generated_Source\PSoC6/I2Cm.h ****     return Cy_SCB_I2C_MasterGetStatus(I2Cm_HW, &I2Cm_context);
 493:Generated_Source\PSoC6/I2Cm.h **** }
 494:Generated_Source\PSoC6/I2Cm.h **** 
 495:Generated_Source\PSoC6/I2Cm.h **** 
 496:Generated_Source\PSoC6/I2Cm.h **** /*******************************************************************************
 497:Generated_Source\PSoC6/I2Cm.h **** * Function Name: I2Cm_MasterRead
 498:Generated_Source\PSoC6/I2Cm.h **** ****************************************************************************//**
 499:Generated_Source\PSoC6/I2Cm.h **** *
 500:Generated_Source\PSoC6/I2Cm.h **** * Invokes the Cy_SCB_I2C_MasterRead() PDL driver function.
 501:Generated_Source\PSoC6/I2Cm.h **** *
 502:Generated_Source\PSoC6/I2Cm.h **** *******************************************************************************/
 503:Generated_Source\PSoC6/I2Cm.h **** __STATIC_INLINE cy_en_scb_i2c_status_t I2Cm_MasterRead(cy_stc_scb_i2c_master_xfer_config_t *xferCon
 504:Generated_Source\PSoC6/I2Cm.h **** {
 505:Generated_Source\PSoC6/I2Cm.h ****     return Cy_SCB_I2C_MasterRead(I2Cm_HW, xferConfig, &I2Cm_context);
 506:Generated_Source\PSoC6/I2Cm.h **** }
 507:Generated_Source\PSoC6/I2Cm.h **** 
 508:Generated_Source\PSoC6/I2Cm.h **** 
 509:Generated_Source\PSoC6/I2Cm.h **** /*******************************************************************************
 510:Generated_Source\PSoC6/I2Cm.h **** * Function Name: I2Cm_MasterAbortRead
 511:Generated_Source\PSoC6/I2Cm.h **** ****************************************************************************//**
 512:Generated_Source\PSoC6/I2Cm.h **** *
 513:Generated_Source\PSoC6/I2Cm.h **** * Invokes the Cy_SCB_I2C_MasterAbortRead() PDL driver function.
 514:Generated_Source\PSoC6/I2Cm.h **** *
 515:Generated_Source\PSoC6/I2Cm.h **** ******************************************************************************/
 516:Generated_Source\PSoC6/I2Cm.h **** __STATIC_INLINE void I2Cm_MasterAbortRead(void)
 517:Generated_Source\PSoC6/I2Cm.h **** {
 518:Generated_Source\PSoC6/I2Cm.h ****     Cy_SCB_I2C_MasterAbortRead(I2Cm_HW, &I2Cm_context);
 519:Generated_Source\PSoC6/I2Cm.h **** }
 520:Generated_Source\PSoC6/I2Cm.h **** 
 521:Generated_Source\PSoC6/I2Cm.h **** 
 522:Generated_Source\PSoC6/I2Cm.h **** /*******************************************************************************
 523:Generated_Source\PSoC6/I2Cm.h **** * Function Name: I2Cm_MasterWrite
 524:Generated_Source\PSoC6/I2Cm.h **** ****************************************************************************//**
 525:Generated_Source\PSoC6/I2Cm.h **** *
 526:Generated_Source\PSoC6/I2Cm.h **** * Invokes the Cy_SCB_I2C_MasterWrite() PDL driver function.
 527:Generated_Source\PSoC6/I2Cm.h **** *
 528:Generated_Source\PSoC6/I2Cm.h **** *******************************************************************************/
 529:Generated_Source\PSoC6/I2Cm.h **** __STATIC_INLINE cy_en_scb_i2c_status_t I2Cm_MasterWrite(cy_stc_scb_i2c_master_xfer_config_t *xferCo
 530:Generated_Source\PSoC6/I2Cm.h **** {
 531:Generated_Source\PSoC6/I2Cm.h ****     return Cy_SCB_I2C_MasterWrite(I2Cm_HW, xferConfig, &I2Cm_context);
 532:Generated_Source\PSoC6/I2Cm.h **** }
 533:Generated_Source\PSoC6/I2Cm.h **** 
 534:Generated_Source\PSoC6/I2Cm.h **** 
 535:Generated_Source\PSoC6/I2Cm.h **** /*******************************************************************************
 536:Generated_Source\PSoC6/I2Cm.h **** * Function Name: I2Cm_MasterAbortWrite
 537:Generated_Source\PSoC6/I2Cm.h **** ****************************************************************************//**
 538:Generated_Source\PSoC6/I2Cm.h **** *
 539:Generated_Source\PSoC6/I2Cm.h **** * Invokes the Cy_SCB_I2C_MasterAbortWrite() PDL driver function.
 540:Generated_Source\PSoC6/I2Cm.h **** *
 541:Generated_Source\PSoC6/I2Cm.h **** *******************************************************************************/
 542:Generated_Source\PSoC6/I2Cm.h **** __STATIC_INLINE void I2Cm_MasterAbortWrite(void)
 543:Generated_Source\PSoC6/I2Cm.h **** {
ARM GAS  C:\Users\nicpa\AppData\Local\Temp\ccrvJxeB.s 			page 11


 544:Generated_Source\PSoC6/I2Cm.h ****     Cy_SCB_I2C_MasterAbortWrite(I2Cm_HW, &I2Cm_context);
 545:Generated_Source\PSoC6/I2Cm.h **** }
 546:Generated_Source\PSoC6/I2Cm.h **** 
 547:Generated_Source\PSoC6/I2Cm.h **** 
 548:Generated_Source\PSoC6/I2Cm.h **** /*******************************************************************************
 549:Generated_Source\PSoC6/I2Cm.h **** * Function Name: I2Cm_MasterGetTransferCount
 550:Generated_Source\PSoC6/I2Cm.h **** ****************************************************************************//**
 551:Generated_Source\PSoC6/I2Cm.h **** *
 552:Generated_Source\PSoC6/I2Cm.h **** * Invokes the Cy_SCB_I2C_MasterGetTransferCount() PDL driver function.
 553:Generated_Source\PSoC6/I2Cm.h **** *
 554:Generated_Source\PSoC6/I2Cm.h **** *******************************************************************************/
 555:Generated_Source\PSoC6/I2Cm.h **** __STATIC_INLINE uint32_t I2Cm_MasterGetTransferCount(void)
 556:Generated_Source\PSoC6/I2Cm.h **** {
 557:Generated_Source\PSoC6/I2Cm.h ****     return Cy_SCB_I2C_MasterGetTransferCount(I2Cm_HW, &I2Cm_context);
 558:Generated_Source\PSoC6/I2Cm.h **** }
 559:Generated_Source\PSoC6/I2Cm.h **** 
 560:Generated_Source\PSoC6/I2Cm.h **** 
 561:Generated_Source\PSoC6/I2Cm.h **** /*******************************************************************************
 562:Generated_Source\PSoC6/I2Cm.h **** * Function Name: I2Cm_MasterSendStart
 563:Generated_Source\PSoC6/I2Cm.h **** ****************************************************************************//**
 564:Generated_Source\PSoC6/I2Cm.h **** *
 565:Generated_Source\PSoC6/I2Cm.h **** * Invokes the Cy_SCB_I2C_MasterSendStart() PDL driver function.
 566:Generated_Source\PSoC6/I2Cm.h **** *
 567:Generated_Source\PSoC6/I2Cm.h **** *******************************************************************************/
 568:Generated_Source\PSoC6/I2Cm.h **** __STATIC_INLINE cy_en_scb_i2c_status_t I2Cm_MasterSendStart(uint32_t address, cy_en_scb_i2c_directi
 569:Generated_Source\PSoC6/I2Cm.h **** {
 570:Generated_Source\PSoC6/I2Cm.h ****     return Cy_SCB_I2C_MasterSendStart(I2Cm_HW, address, bitRnW, timeoutMs, &I2Cm_context);
 571:Generated_Source\PSoC6/I2Cm.h **** }
 572:Generated_Source\PSoC6/I2Cm.h **** 
 573:Generated_Source\PSoC6/I2Cm.h **** 
 574:Generated_Source\PSoC6/I2Cm.h **** /*******************************************************************************
 575:Generated_Source\PSoC6/I2Cm.h **** * Function Name: I2Cm_MasterSendReStart
 576:Generated_Source\PSoC6/I2Cm.h **** ****************************************************************************//**
 577:Generated_Source\PSoC6/I2Cm.h **** *
 578:Generated_Source\PSoC6/I2Cm.h **** * Invokes the Cy_SCB_I2C_MasterSendReStart() PDL driver function.
 579:Generated_Source\PSoC6/I2Cm.h **** *
 580:Generated_Source\PSoC6/I2Cm.h **** *******************************************************************************/
 581:Generated_Source\PSoC6/I2Cm.h **** __STATIC_INLINE cy_en_scb_i2c_status_t I2Cm_MasterSendReStart(uint32_t address, cy_en_scb_i2c_direc
 582:Generated_Source\PSoC6/I2Cm.h **** {
 583:Generated_Source\PSoC6/I2Cm.h ****     return Cy_SCB_I2C_MasterSendReStart(I2Cm_HW, address, bitRnW, timeoutMs, &I2Cm_context);
 584:Generated_Source\PSoC6/I2Cm.h **** }
 585:Generated_Source\PSoC6/I2Cm.h **** 
 586:Generated_Source\PSoC6/I2Cm.h **** 
 587:Generated_Source\PSoC6/I2Cm.h **** /*******************************************************************************
 588:Generated_Source\PSoC6/I2Cm.h **** * Function Name: I2Cm_MasterSendStop
 589:Generated_Source\PSoC6/I2Cm.h **** ****************************************************************************//**
 590:Generated_Source\PSoC6/I2Cm.h **** *
 591:Generated_Source\PSoC6/I2Cm.h **** * Invokes the Cy_SCB_I2C_MasterSendStop() PDL driver function.
 592:Generated_Source\PSoC6/I2Cm.h **** *
 593:Generated_Source\PSoC6/I2Cm.h **** *******************************************************************************/
 594:Generated_Source\PSoC6/I2Cm.h **** __STATIC_INLINE cy_en_scb_i2c_status_t I2Cm_MasterSendStop(uint32_t timeoutMs)
 595:Generated_Source\PSoC6/I2Cm.h **** {
 596:Generated_Source\PSoC6/I2Cm.h ****     return Cy_SCB_I2C_MasterSendStop(I2Cm_HW, timeoutMs, &I2Cm_context);
 597:Generated_Source\PSoC6/I2Cm.h **** }
 598:Generated_Source\PSoC6/I2Cm.h **** 
 599:Generated_Source\PSoC6/I2Cm.h **** 
 600:Generated_Source\PSoC6/I2Cm.h **** /*******************************************************************************
ARM GAS  C:\Users\nicpa\AppData\Local\Temp\ccrvJxeB.s 			page 12


 601:Generated_Source\PSoC6/I2Cm.h **** * Function Name: I2Cm_MasterReadByte
 602:Generated_Source\PSoC6/I2Cm.h **** ****************************************************************************//**
 603:Generated_Source\PSoC6/I2Cm.h **** *
 604:Generated_Source\PSoC6/I2Cm.h **** * Invokes the Cy_SCB_I2C_MasterReadByte() PDL driver function.
 605:Generated_Source\PSoC6/I2Cm.h **** *
 606:Generated_Source\PSoC6/I2Cm.h **** *******************************************************************************/
 607:Generated_Source\PSoC6/I2Cm.h **** __STATIC_INLINE cy_en_scb_i2c_status_t I2Cm_MasterReadByte(cy_en_scb_i2c_command_t ackNack, uint8_t
 608:Generated_Source\PSoC6/I2Cm.h **** {
 609:Generated_Source\PSoC6/I2Cm.h ****     return Cy_SCB_I2C_MasterReadByte(I2Cm_HW, ackNack, byte, timeoutMs, &I2Cm_context);
 610:Generated_Source\PSoC6/I2Cm.h **** }
 611:Generated_Source\PSoC6/I2Cm.h **** 
 612:Generated_Source\PSoC6/I2Cm.h **** 
 613:Generated_Source\PSoC6/I2Cm.h **** /*******************************************************************************
 614:Generated_Source\PSoC6/I2Cm.h **** * Function Name: I2Cm_MasterWriteByte
 615:Generated_Source\PSoC6/I2Cm.h **** ****************************************************************************//**
 616:Generated_Source\PSoC6/I2Cm.h **** *
 617:Generated_Source\PSoC6/I2Cm.h **** * Invokes the Cy_SCB_I2C_MasterWriteByte() PDL driver function.
 618:Generated_Source\PSoC6/I2Cm.h **** *
 619:Generated_Source\PSoC6/I2Cm.h **** *******************************************************************************/
 620:Generated_Source\PSoC6/I2Cm.h **** __STATIC_INLINE cy_en_scb_i2c_status_t I2Cm_MasterWriteByte(uint8_t byte, uint32_t timeoutMs)
 621:Generated_Source\PSoC6/I2Cm.h **** {
 622:Generated_Source\PSoC6/I2Cm.h ****     return Cy_SCB_I2C_MasterWriteByte(I2Cm_HW, byte, timeoutMs, &I2Cm_context);
 623:Generated_Source\PSoC6/I2Cm.h **** }
 624:Generated_Source\PSoC6/I2Cm.h **** #endif /* (I2Cm_ENABLE_MASTER) */
 625:Generated_Source\PSoC6/I2Cm.h **** 
 626:Generated_Source\PSoC6/I2Cm.h **** 
 627:Generated_Source\PSoC6/I2Cm.h **** /*******************************************************************************
 628:Generated_Source\PSoC6/I2Cm.h **** * Function Name: I2Cm_Interrupt
 629:Generated_Source\PSoC6/I2Cm.h **** ****************************************************************************//**
 630:Generated_Source\PSoC6/I2Cm.h **** *
 631:Generated_Source\PSoC6/I2Cm.h **** * Invokes the Cy_SCB_I2C_Interrupt() PDL driver function.
 632:Generated_Source\PSoC6/I2Cm.h **** *
 633:Generated_Source\PSoC6/I2Cm.h **** *******************************************************************************/
 634:Generated_Source\PSoC6/I2Cm.h **** __STATIC_INLINE void I2Cm_Interrupt(void)
 635:Generated_Source\PSoC6/I2Cm.h **** {
  28              		.loc 1 635 0
  29              		.cfi_startproc
  30              		@ args = 0, pretend = 0, frame = 0
  31              		@ frame_needed = 0, uses_anonymous_args = 0
  32 0000 08B5     		push	{r3, lr}
  33              		.cfi_def_cfa_offset 8
  34              		.cfi_offset 3, -8
  35              		.cfi_offset 14, -4
 636:Generated_Source\PSoC6/I2Cm.h ****     Cy_SCB_I2C_Interrupt(I2Cm_HW, &I2Cm_context);
  36              		.loc 1 636 0
  37 0002 0249     		ldr	r1, .L3
  38 0004 0248     		ldr	r0, .L3+4
  39 0006 FFF7FEFF 		bl	Cy_SCB_I2C_Interrupt
  40              	.LVL0:
  41 000a 08BD     		pop	{r3, pc}
  42              	.L4:
  43              		.align	2
  44              	.L3:
  45 000c 00000000 		.word	I2Cm_context
  46 0010 00006440 		.word	1080295424
  47              		.cfi_endproc
  48              	.LFE249:
ARM GAS  C:\Users\nicpa\AppData\Local\Temp\ccrvJxeB.s 			page 13


  49              		.size	I2Cm_Interrupt, .-I2Cm_Interrupt
  50              		.section	.text.I2Cm_Start,"ax",%progbits
  51              		.align	2
  52              		.global	I2Cm_Start
  53              		.thumb
  54              		.thumb_func
  55              		.type	I2Cm_Start, %function
  56              	I2Cm_Start:
  57              	.LFB253:
  58              		.file 2 "Generated_Source\\PSoC6\\I2Cm.c"
   1:Generated_Source\PSoC6/I2Cm.c **** /***************************************************************************//**
   2:Generated_Source\PSoC6/I2Cm.c **** * \file I2Cm.c
   3:Generated_Source\PSoC6/I2Cm.c **** * \version 2.0
   4:Generated_Source\PSoC6/I2Cm.c **** *
   5:Generated_Source\PSoC6/I2Cm.c **** *  This file provides the source code to the API for the I2C Component.
   6:Generated_Source\PSoC6/I2Cm.c **** *
   7:Generated_Source\PSoC6/I2Cm.c **** ********************************************************************************
   8:Generated_Source\PSoC6/I2Cm.c **** * \copyright
   9:Generated_Source\PSoC6/I2Cm.c **** * Copyright 2016-2017, Cypress Semiconductor Corporation. All rights reserved.
  10:Generated_Source\PSoC6/I2Cm.c **** * You may use this file only in accordance with the license, terms, conditions,
  11:Generated_Source\PSoC6/I2Cm.c **** * disclaimers, and limitations in the end user license agreement accompanying
  12:Generated_Source\PSoC6/I2Cm.c **** * the software package with which this file was provided.
  13:Generated_Source\PSoC6/I2Cm.c **** *******************************************************************************/
  14:Generated_Source\PSoC6/I2Cm.c **** 
  15:Generated_Source\PSoC6/I2Cm.c **** #include "I2Cm.h"
  16:Generated_Source\PSoC6/I2Cm.c **** #include "sysint/cy_sysint.h"
  17:Generated_Source\PSoC6/I2Cm.c **** #include "cyfitter_sysint.h"
  18:Generated_Source\PSoC6/I2Cm.c **** #include "cyfitter_sysint_cfg.h"
  19:Generated_Source\PSoC6/I2Cm.c **** 
  20:Generated_Source\PSoC6/I2Cm.c **** 
  21:Generated_Source\PSoC6/I2Cm.c **** #if defined(__cplusplus)
  22:Generated_Source\PSoC6/I2Cm.c **** extern "C" {
  23:Generated_Source\PSoC6/I2Cm.c **** #endif
  24:Generated_Source\PSoC6/I2Cm.c **** 
  25:Generated_Source\PSoC6/I2Cm.c **** /***************************************
  26:Generated_Source\PSoC6/I2Cm.c **** *     Global variables
  27:Generated_Source\PSoC6/I2Cm.c **** ***************************************/
  28:Generated_Source\PSoC6/I2Cm.c **** 
  29:Generated_Source\PSoC6/I2Cm.c **** /** I2Cm_initVar indicates whether the I2Cm
  30:Generated_Source\PSoC6/I2Cm.c **** *  component has been initialized. The variable is initialized to 0
  31:Generated_Source\PSoC6/I2Cm.c **** *  and set to 1 the first time I2Cm_Start() is called.
  32:Generated_Source\PSoC6/I2Cm.c **** *  This allows  the component to restart without reinitialization
  33:Generated_Source\PSoC6/I2Cm.c **** *  after the first call to the I2Cm_Start() routine.
  34:Generated_Source\PSoC6/I2Cm.c **** *
  35:Generated_Source\PSoC6/I2Cm.c **** *  If re-initialization of the component is required, then the
  36:Generated_Source\PSoC6/I2Cm.c **** *  I2Cm_Init() function can be called before the
  37:Generated_Source\PSoC6/I2Cm.c **** *  I2Cm_Start() or I2Cm_Enable() function.
  38:Generated_Source\PSoC6/I2Cm.c **** */
  39:Generated_Source\PSoC6/I2Cm.c **** uint8_t I2Cm_initVar = 0U;
  40:Generated_Source\PSoC6/I2Cm.c **** 
  41:Generated_Source\PSoC6/I2Cm.c **** /** The instance-specific configuration structure.
  42:Generated_Source\PSoC6/I2Cm.c **** * The pointer to this structure should be passed to Cy_SCB_I2C_Init function
  43:Generated_Source\PSoC6/I2Cm.c **** * to initialize component with GUI selected settings.
  44:Generated_Source\PSoC6/I2Cm.c **** */
  45:Generated_Source\PSoC6/I2Cm.c **** cy_stc_scb_i2c_config_t const I2Cm_config =
  46:Generated_Source\PSoC6/I2Cm.c **** {
  47:Generated_Source\PSoC6/I2Cm.c ****     .i2cMode    = CY_SCB_I2C_MASTER,
ARM GAS  C:\Users\nicpa\AppData\Local\Temp\ccrvJxeB.s 			page 14


  48:Generated_Source\PSoC6/I2Cm.c **** 
  49:Generated_Source\PSoC6/I2Cm.c ****     .useRxFifo = false,
  50:Generated_Source\PSoC6/I2Cm.c ****     .useTxFifo = false,
  51:Generated_Source\PSoC6/I2Cm.c **** 
  52:Generated_Source\PSoC6/I2Cm.c ****     .slaveAddress        = 0U,
  53:Generated_Source\PSoC6/I2Cm.c ****     .slaveAddressMask    = 0U,
  54:Generated_Source\PSoC6/I2Cm.c ****     .acceptAddrInFifo    = false,
  55:Generated_Source\PSoC6/I2Cm.c ****     .ackGeneralAddr      = false,
  56:Generated_Source\PSoC6/I2Cm.c **** 
  57:Generated_Source\PSoC6/I2Cm.c ****     .enableWakeFromSleep = false
  58:Generated_Source\PSoC6/I2Cm.c **** };
  59:Generated_Source\PSoC6/I2Cm.c **** 
  60:Generated_Source\PSoC6/I2Cm.c **** /** The instance-specific context structure.
  61:Generated_Source\PSoC6/I2Cm.c **** * It is used while the driver operation for internal configuration and
  62:Generated_Source\PSoC6/I2Cm.c **** * data keeping for the I2C. The user should not modify anything in this
  63:Generated_Source\PSoC6/I2Cm.c **** * structure.
  64:Generated_Source\PSoC6/I2Cm.c **** */
  65:Generated_Source\PSoC6/I2Cm.c **** cy_stc_scb_i2c_context_t I2Cm_context;
  66:Generated_Source\PSoC6/I2Cm.c **** 
  67:Generated_Source\PSoC6/I2Cm.c **** 
  68:Generated_Source\PSoC6/I2Cm.c **** /*******************************************************************************
  69:Generated_Source\PSoC6/I2Cm.c **** * Function Name: I2Cm_Start
  70:Generated_Source\PSoC6/I2Cm.c **** ****************************************************************************//**
  71:Generated_Source\PSoC6/I2Cm.c **** *
  72:Generated_Source\PSoC6/I2Cm.c **** * Invokes I2Cm_Init() and I2Cm_Enable().
  73:Generated_Source\PSoC6/I2Cm.c **** * Also configures interrupt and low and high oversampling phases.
  74:Generated_Source\PSoC6/I2Cm.c **** * After this function call the component is enabled and ready for operation.
  75:Generated_Source\PSoC6/I2Cm.c **** * This is the preferred method to begin component operation.
  76:Generated_Source\PSoC6/I2Cm.c **** *
  77:Generated_Source\PSoC6/I2Cm.c **** * \globalvars
  78:Generated_Source\PSoC6/I2Cm.c **** * \ref I2Cm_initVar - used to check initial configuration,
  79:Generated_Source\PSoC6/I2Cm.c **** * modified  on first function call.
  80:Generated_Source\PSoC6/I2Cm.c **** *
  81:Generated_Source\PSoC6/I2Cm.c **** *******************************************************************************/
  82:Generated_Source\PSoC6/I2Cm.c **** void I2Cm_Start(void)
  83:Generated_Source\PSoC6/I2Cm.c **** {
  59              		.loc 2 83 0
  60              		.cfi_startproc
  61              		@ args = 0, pretend = 0, frame = 0
  62              		@ frame_needed = 0, uses_anonymous_args = 0
  63 0000 10B5     		push	{r4, lr}
  64              		.cfi_def_cfa_offset 8
  65              		.cfi_offset 4, -8
  66              		.cfi_offset 14, -4
  84:Generated_Source\PSoC6/I2Cm.c ****     if (0U == I2Cm_initVar)
  67              		.loc 2 84 0
  68 0002 144B     		ldr	r3, .L9
  69 0004 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
  70 0006 8BB9     		cbnz	r3, .L6
  85:Generated_Source\PSoC6/I2Cm.c ****     {
  86:Generated_Source\PSoC6/I2Cm.c ****         /* Configure component */
  87:Generated_Source\PSoC6/I2Cm.c ****         (void) Cy_SCB_I2C_Init(I2Cm_HW, &I2Cm_config, &I2Cm_context);
  71              		.loc 2 87 0
  72 0008 134C     		ldr	r4, .L9+4
  73 000a 144A     		ldr	r2, .L9+8
  74 000c 1449     		ldr	r1, .L9+12
  75 000e 2046     		mov	r0, r4
ARM GAS  C:\Users\nicpa\AppData\Local\Temp\ccrvJxeB.s 			page 15


  76 0010 FFF7FEFF 		bl	Cy_SCB_I2C_Init
  77              	.LVL1:
  88:Generated_Source\PSoC6/I2Cm.c **** 
  89:Generated_Source\PSoC6/I2Cm.c ****     #if (I2Cm_ENABLE_MASTER)
  90:Generated_Source\PSoC6/I2Cm.c ****         /* Configure desired data rate */
  91:Generated_Source\PSoC6/I2Cm.c ****         (void) Cy_SCB_I2C_SetDataRate(I2Cm_HW, I2Cm_DATA_RATE_HZ, I2Cm_CLK_FREQ_HZ);
  78              		.loc 2 91 0
  79 0014 134A     		ldr	r2, .L9+16
  80 0016 1449     		ldr	r1, .L9+20
  81 0018 2046     		mov	r0, r4
  82 001a FFF7FEFF 		bl	Cy_SCB_I2C_SetDataRate
  83              	.LVL2:
  92:Generated_Source\PSoC6/I2Cm.c **** 
  93:Generated_Source\PSoC6/I2Cm.c ****         #if (I2Cm_MANUAL_SCL_CONTROL)
  94:Generated_Source\PSoC6/I2Cm.c ****             Cy_SCB_I2C_MasterSetLowPhaseDutyCycle (I2Cm_HW, I2Cm_LOW_PHASE_DUTY_CYCLE);
  95:Generated_Source\PSoC6/I2Cm.c ****             Cy_SCB_I2C_MasterSetHighPhaseDutyCycle(I2Cm_HW, I2Cm_HIGH_PHASE_DUTY_CYCLE);
  96:Generated_Source\PSoC6/I2Cm.c ****         #endif /* (I2Cm_MANUAL_SCL_CONTROL) */
  97:Generated_Source\PSoC6/I2Cm.c ****     #endif /* (I2Cm_ENABLE_MASTER) */
  98:Generated_Source\PSoC6/I2Cm.c **** 
  99:Generated_Source\PSoC6/I2Cm.c ****         /* Hook interrupt service routine */
 100:Generated_Source\PSoC6/I2Cm.c ****     #if defined(I2Cm_SCB_IRQ__INTC_ASSIGNED)
 101:Generated_Source\PSoC6/I2Cm.c ****         (void) Cy_SysInt_Init(&I2Cm_SCB_IRQ_cfg, &I2Cm_Interrupt);
  84              		.loc 2 101 0
  85 001e 1349     		ldr	r1, .L9+24
  86 0020 1348     		ldr	r0, .L9+28
  87 0022 FFF7FEFF 		bl	Cy_SysInt_Init
  88              	.LVL3:
 102:Generated_Source\PSoC6/I2Cm.c ****     #endif /* (I2Cm_SCB_IRQ__INTC_ASSIGNED) */
 103:Generated_Source\PSoC6/I2Cm.c **** 
 104:Generated_Source\PSoC6/I2Cm.c ****         I2Cm_initVar = 1U;
  89              		.loc 2 104 0
  90 0026 0122     		movs	r2, #1
  91 0028 0A4B     		ldr	r3, .L9
  92 002a 1A70     		strb	r2, [r3]
  93              	.L6:
 105:Generated_Source\PSoC6/I2Cm.c ****     }
 106:Generated_Source\PSoC6/I2Cm.c **** 
 107:Generated_Source\PSoC6/I2Cm.c ****     /* Enable interrupt in NVIC */
 108:Generated_Source\PSoC6/I2Cm.c **** #if defined(I2Cm_SCB_IRQ__INTC_ASSIGNED)
 109:Generated_Source\PSoC6/I2Cm.c ****     NVIC_EnableIRQ((IRQn_Type) I2Cm_SCB_IRQ_cfg.intrSrc);
  94              		.loc 2 109 0
  95 002c 104B     		ldr	r3, .L9+28
  96 002e B3F90030 		ldrsh	r3, [r3]
  97              	.LVL4:
  98              	.LBB6:
  99              	.LBB7:
 100              		.file 3 ".\\CMSIS\\Core\\Include/core_cm4.h"
   1:.\CMSIS\Core\Include/core_cm4.h **** /**************************************************************************//**
   2:.\CMSIS\Core\Include/core_cm4.h ****  * @file     core_cm4.h
   3:.\CMSIS\Core\Include/core_cm4.h ****  * @brief    CMSIS Cortex-M4 Core Peripheral Access Layer Header File
   4:.\CMSIS\Core\Include/core_cm4.h ****  * @version  V5.0.7
   5:.\CMSIS\Core\Include/core_cm4.h ****  * @date     28. May 2018
   6:.\CMSIS\Core\Include/core_cm4.h ****  ******************************************************************************/
   7:.\CMSIS\Core\Include/core_cm4.h **** /*
   8:.\CMSIS\Core\Include/core_cm4.h ****  * Copyright (c) 2009-2017 ARM Limited. All rights reserved.
   9:.\CMSIS\Core\Include/core_cm4.h ****  *
  10:.\CMSIS\Core\Include/core_cm4.h ****  * SPDX-License-Identifier: Apache-2.0
ARM GAS  C:\Users\nicpa\AppData\Local\Temp\ccrvJxeB.s 			page 16


  11:.\CMSIS\Core\Include/core_cm4.h ****  *
  12:.\CMSIS\Core\Include/core_cm4.h ****  * Licensed under the Apache License, Version 2.0 (the License); you may
  13:.\CMSIS\Core\Include/core_cm4.h ****  * not use this file except in compliance with the License.
  14:.\CMSIS\Core\Include/core_cm4.h ****  * You may obtain a copy of the License at
  15:.\CMSIS\Core\Include/core_cm4.h ****  *
  16:.\CMSIS\Core\Include/core_cm4.h ****  * www.apache.org/licenses/LICENSE-2.0
  17:.\CMSIS\Core\Include/core_cm4.h ****  *
  18:.\CMSIS\Core\Include/core_cm4.h ****  * Unless required by applicable law or agreed to in writing, software
  19:.\CMSIS\Core\Include/core_cm4.h ****  * distributed under the License is distributed on an AS IS BASIS, WITHOUT
  20:.\CMSIS\Core\Include/core_cm4.h ****  * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
  21:.\CMSIS\Core\Include/core_cm4.h ****  * See the License for the specific language governing permissions and
  22:.\CMSIS\Core\Include/core_cm4.h ****  * limitations under the License.
  23:.\CMSIS\Core\Include/core_cm4.h ****  */
  24:.\CMSIS\Core\Include/core_cm4.h **** 
  25:.\CMSIS\Core\Include/core_cm4.h **** #if   defined ( __ICCARM__ )
  26:.\CMSIS\Core\Include/core_cm4.h ****   #pragma system_include         /* treat file as system include file for MISRA check */
  27:.\CMSIS\Core\Include/core_cm4.h **** #elif defined (__clang__)
  28:.\CMSIS\Core\Include/core_cm4.h ****   #pragma clang system_header   /* treat file as system include file */
  29:.\CMSIS\Core\Include/core_cm4.h **** #endif
  30:.\CMSIS\Core\Include/core_cm4.h **** 
  31:.\CMSIS\Core\Include/core_cm4.h **** #ifndef __CORE_CM4_H_GENERIC
  32:.\CMSIS\Core\Include/core_cm4.h **** #define __CORE_CM4_H_GENERIC
  33:.\CMSIS\Core\Include/core_cm4.h **** 
  34:.\CMSIS\Core\Include/core_cm4.h **** #include <stdint.h>
  35:.\CMSIS\Core\Include/core_cm4.h **** 
  36:.\CMSIS\Core\Include/core_cm4.h **** #ifdef __cplusplus
  37:.\CMSIS\Core\Include/core_cm4.h ****  extern "C" {
  38:.\CMSIS\Core\Include/core_cm4.h **** #endif
  39:.\CMSIS\Core\Include/core_cm4.h **** 
  40:.\CMSIS\Core\Include/core_cm4.h **** /**
  41:.\CMSIS\Core\Include/core_cm4.h ****   \page CMSIS_MISRA_Exceptions  MISRA-C:2004 Compliance Exceptions
  42:.\CMSIS\Core\Include/core_cm4.h ****   CMSIS violates the following MISRA-C:2004 rules:
  43:.\CMSIS\Core\Include/core_cm4.h **** 
  44:.\CMSIS\Core\Include/core_cm4.h ****    \li Required Rule 8.5, object/function definition in header file.<br>
  45:.\CMSIS\Core\Include/core_cm4.h ****      Function definitions in header files are used to allow 'inlining'.
  46:.\CMSIS\Core\Include/core_cm4.h **** 
  47:.\CMSIS\Core\Include/core_cm4.h ****    \li Required Rule 18.4, declaration of union type or object of union type: '{...}'.<br>
  48:.\CMSIS\Core\Include/core_cm4.h ****      Unions are used for effective representation of core registers.
  49:.\CMSIS\Core\Include/core_cm4.h **** 
  50:.\CMSIS\Core\Include/core_cm4.h ****    \li Advisory Rule 19.7, Function-like macro defined.<br>
  51:.\CMSIS\Core\Include/core_cm4.h ****      Function-like macros are used to allow more efficient code.
  52:.\CMSIS\Core\Include/core_cm4.h ****  */
  53:.\CMSIS\Core\Include/core_cm4.h **** 
  54:.\CMSIS\Core\Include/core_cm4.h **** 
  55:.\CMSIS\Core\Include/core_cm4.h **** /*******************************************************************************
  56:.\CMSIS\Core\Include/core_cm4.h ****  *                 CMSIS definitions
  57:.\CMSIS\Core\Include/core_cm4.h ****  ******************************************************************************/
  58:.\CMSIS\Core\Include/core_cm4.h **** /**
  59:.\CMSIS\Core\Include/core_cm4.h ****   \ingroup Cortex_M4
  60:.\CMSIS\Core\Include/core_cm4.h ****   @{
  61:.\CMSIS\Core\Include/core_cm4.h ****  */
  62:.\CMSIS\Core\Include/core_cm4.h **** 
  63:.\CMSIS\Core\Include/core_cm4.h **** #include "cmsis_version.h"
  64:.\CMSIS\Core\Include/core_cm4.h ****  
  65:.\CMSIS\Core\Include/core_cm4.h **** /* CMSIS CM4 definitions */
  66:.\CMSIS\Core\Include/core_cm4.h **** #define __CM4_CMSIS_VERSION_MAIN  (__CM_CMSIS_VERSION_MAIN)              /*!< \deprecated [31:16] C
  67:.\CMSIS\Core\Include/core_cm4.h **** #define __CM4_CMSIS_VERSION_SUB   (__CM_CMSIS_VERSION_SUB)               /*!< \deprecated [15:0]  C
ARM GAS  C:\Users\nicpa\AppData\Local\Temp\ccrvJxeB.s 			page 17


  68:.\CMSIS\Core\Include/core_cm4.h **** #define __CM4_CMSIS_VERSION       ((__CM4_CMSIS_VERSION_MAIN << 16U) | \
  69:.\CMSIS\Core\Include/core_cm4.h ****                                     __CM4_CMSIS_VERSION_SUB           )  /*!< \deprecated CMSIS HAL
  70:.\CMSIS\Core\Include/core_cm4.h **** 
  71:.\CMSIS\Core\Include/core_cm4.h **** #define __CORTEX_M                (4U)                                   /*!< Cortex-M Core */
  72:.\CMSIS\Core\Include/core_cm4.h **** 
  73:.\CMSIS\Core\Include/core_cm4.h **** /** __FPU_USED indicates whether an FPU is used or not.
  74:.\CMSIS\Core\Include/core_cm4.h ****     For this, __FPU_PRESENT has to be checked prior to making use of FPU specific registers and fun
  75:.\CMSIS\Core\Include/core_cm4.h **** */
  76:.\CMSIS\Core\Include/core_cm4.h **** #if defined ( __CC_ARM )
  77:.\CMSIS\Core\Include/core_cm4.h ****   #if defined __TARGET_FPU_VFP
  78:.\CMSIS\Core\Include/core_cm4.h ****     #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)
  79:.\CMSIS\Core\Include/core_cm4.h ****       #define __FPU_USED       1U
  80:.\CMSIS\Core\Include/core_cm4.h ****     #else
  81:.\CMSIS\Core\Include/core_cm4.h ****       #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)
  82:.\CMSIS\Core\Include/core_cm4.h ****       #define __FPU_USED       0U
  83:.\CMSIS\Core\Include/core_cm4.h ****     #endif
  84:.\CMSIS\Core\Include/core_cm4.h ****   #else
  85:.\CMSIS\Core\Include/core_cm4.h ****     #define __FPU_USED         0U
  86:.\CMSIS\Core\Include/core_cm4.h ****   #endif
  87:.\CMSIS\Core\Include/core_cm4.h **** 
  88:.\CMSIS\Core\Include/core_cm4.h **** #elif defined (__ARMCC_VERSION) && (__ARMCC_VERSION >= 6010050)
  89:.\CMSIS\Core\Include/core_cm4.h ****   #if defined __ARM_PCS_VFP
  90:.\CMSIS\Core\Include/core_cm4.h ****     #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)
  91:.\CMSIS\Core\Include/core_cm4.h ****       #define __FPU_USED       1U
  92:.\CMSIS\Core\Include/core_cm4.h ****     #else
  93:.\CMSIS\Core\Include/core_cm4.h ****       #warning "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESEN
  94:.\CMSIS\Core\Include/core_cm4.h ****       #define __FPU_USED       0U
  95:.\CMSIS\Core\Include/core_cm4.h ****     #endif
  96:.\CMSIS\Core\Include/core_cm4.h ****   #else
  97:.\CMSIS\Core\Include/core_cm4.h ****     #define __FPU_USED         0U
  98:.\CMSIS\Core\Include/core_cm4.h ****   #endif
  99:.\CMSIS\Core\Include/core_cm4.h **** 
 100:.\CMSIS\Core\Include/core_cm4.h **** #elif defined ( __GNUC__ )
 101:.\CMSIS\Core\Include/core_cm4.h ****   #if defined (__VFP_FP__) && !defined(__SOFTFP__)
 102:.\CMSIS\Core\Include/core_cm4.h ****     #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)
 103:.\CMSIS\Core\Include/core_cm4.h ****       #define __FPU_USED       1U
 104:.\CMSIS\Core\Include/core_cm4.h ****     #else
 105:.\CMSIS\Core\Include/core_cm4.h ****       #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)
 106:.\CMSIS\Core\Include/core_cm4.h ****       #define __FPU_USED       0U
 107:.\CMSIS\Core\Include/core_cm4.h ****     #endif
 108:.\CMSIS\Core\Include/core_cm4.h ****   #else
 109:.\CMSIS\Core\Include/core_cm4.h ****     #define __FPU_USED         0U
 110:.\CMSIS\Core\Include/core_cm4.h ****   #endif
 111:.\CMSIS\Core\Include/core_cm4.h **** 
 112:.\CMSIS\Core\Include/core_cm4.h **** #elif defined ( __ICCARM__ )
 113:.\CMSIS\Core\Include/core_cm4.h ****   #if defined __ARMVFP__
 114:.\CMSIS\Core\Include/core_cm4.h ****     #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)
 115:.\CMSIS\Core\Include/core_cm4.h ****       #define __FPU_USED       1U
 116:.\CMSIS\Core\Include/core_cm4.h ****     #else
 117:.\CMSIS\Core\Include/core_cm4.h ****       #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)
 118:.\CMSIS\Core\Include/core_cm4.h ****       #define __FPU_USED       0U
 119:.\CMSIS\Core\Include/core_cm4.h ****     #endif
 120:.\CMSIS\Core\Include/core_cm4.h ****   #else
 121:.\CMSIS\Core\Include/core_cm4.h ****     #define __FPU_USED         0U
 122:.\CMSIS\Core\Include/core_cm4.h ****   #endif
 123:.\CMSIS\Core\Include/core_cm4.h **** 
 124:.\CMSIS\Core\Include/core_cm4.h **** #elif defined ( __TI_ARM__ )
ARM GAS  C:\Users\nicpa\AppData\Local\Temp\ccrvJxeB.s 			page 18


 125:.\CMSIS\Core\Include/core_cm4.h ****   #if defined __TI_VFP_SUPPORT__
 126:.\CMSIS\Core\Include/core_cm4.h ****     #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)
 127:.\CMSIS\Core\Include/core_cm4.h ****       #define __FPU_USED       1U
 128:.\CMSIS\Core\Include/core_cm4.h ****     #else
 129:.\CMSIS\Core\Include/core_cm4.h ****       #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)
 130:.\CMSIS\Core\Include/core_cm4.h ****       #define __FPU_USED       0U
 131:.\CMSIS\Core\Include/core_cm4.h ****     #endif
 132:.\CMSIS\Core\Include/core_cm4.h ****   #else
 133:.\CMSIS\Core\Include/core_cm4.h ****     #define __FPU_USED         0U
 134:.\CMSIS\Core\Include/core_cm4.h ****   #endif
 135:.\CMSIS\Core\Include/core_cm4.h **** 
 136:.\CMSIS\Core\Include/core_cm4.h **** #elif defined ( __TASKING__ )
 137:.\CMSIS\Core\Include/core_cm4.h ****   #if defined __FPU_VFP__
 138:.\CMSIS\Core\Include/core_cm4.h ****     #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)
 139:.\CMSIS\Core\Include/core_cm4.h ****       #define __FPU_USED       1U
 140:.\CMSIS\Core\Include/core_cm4.h ****     #else
 141:.\CMSIS\Core\Include/core_cm4.h ****       #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)
 142:.\CMSIS\Core\Include/core_cm4.h ****       #define __FPU_USED       0U
 143:.\CMSIS\Core\Include/core_cm4.h ****     #endif
 144:.\CMSIS\Core\Include/core_cm4.h ****   #else
 145:.\CMSIS\Core\Include/core_cm4.h ****     #define __FPU_USED         0U
 146:.\CMSIS\Core\Include/core_cm4.h ****   #endif
 147:.\CMSIS\Core\Include/core_cm4.h **** 
 148:.\CMSIS\Core\Include/core_cm4.h **** #elif defined ( __CSMC__ )
 149:.\CMSIS\Core\Include/core_cm4.h ****   #if ( __CSMC__ & 0x400U)
 150:.\CMSIS\Core\Include/core_cm4.h ****     #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)
 151:.\CMSIS\Core\Include/core_cm4.h ****       #define __FPU_USED       1U
 152:.\CMSIS\Core\Include/core_cm4.h ****     #else
 153:.\CMSIS\Core\Include/core_cm4.h ****       #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)
 154:.\CMSIS\Core\Include/core_cm4.h ****       #define __FPU_USED       0U
 155:.\CMSIS\Core\Include/core_cm4.h ****     #endif
 156:.\CMSIS\Core\Include/core_cm4.h ****   #else
 157:.\CMSIS\Core\Include/core_cm4.h ****     #define __FPU_USED         0U
 158:.\CMSIS\Core\Include/core_cm4.h ****   #endif
 159:.\CMSIS\Core\Include/core_cm4.h **** 
 160:.\CMSIS\Core\Include/core_cm4.h **** #endif
 161:.\CMSIS\Core\Include/core_cm4.h **** 
 162:.\CMSIS\Core\Include/core_cm4.h **** #include "cmsis_compiler.h"               /* CMSIS compiler specific defines */
 163:.\CMSIS\Core\Include/core_cm4.h **** 
 164:.\CMSIS\Core\Include/core_cm4.h **** 
 165:.\CMSIS\Core\Include/core_cm4.h **** #ifdef __cplusplus
 166:.\CMSIS\Core\Include/core_cm4.h **** }
 167:.\CMSIS\Core\Include/core_cm4.h **** #endif
 168:.\CMSIS\Core\Include/core_cm4.h **** 
 169:.\CMSIS\Core\Include/core_cm4.h **** #endif /* __CORE_CM4_H_GENERIC */
 170:.\CMSIS\Core\Include/core_cm4.h **** 
 171:.\CMSIS\Core\Include/core_cm4.h **** #ifndef __CMSIS_GENERIC
 172:.\CMSIS\Core\Include/core_cm4.h **** 
 173:.\CMSIS\Core\Include/core_cm4.h **** #ifndef __CORE_CM4_H_DEPENDANT
 174:.\CMSIS\Core\Include/core_cm4.h **** #define __CORE_CM4_H_DEPENDANT
 175:.\CMSIS\Core\Include/core_cm4.h **** 
 176:.\CMSIS\Core\Include/core_cm4.h **** #ifdef __cplusplus
 177:.\CMSIS\Core\Include/core_cm4.h ****  extern "C" {
 178:.\CMSIS\Core\Include/core_cm4.h **** #endif
 179:.\CMSIS\Core\Include/core_cm4.h **** 
 180:.\CMSIS\Core\Include/core_cm4.h **** /* check device defines and use defaults */
 181:.\CMSIS\Core\Include/core_cm4.h **** #if defined __CHECK_DEVICE_DEFINES
ARM GAS  C:\Users\nicpa\AppData\Local\Temp\ccrvJxeB.s 			page 19


 182:.\CMSIS\Core\Include/core_cm4.h ****   #ifndef __CM4_REV
 183:.\CMSIS\Core\Include/core_cm4.h ****     #define __CM4_REV               0x0000U
 184:.\CMSIS\Core\Include/core_cm4.h ****     #warning "__CM4_REV not defined in device header file; using default!"
 185:.\CMSIS\Core\Include/core_cm4.h ****   #endif
 186:.\CMSIS\Core\Include/core_cm4.h **** 
 187:.\CMSIS\Core\Include/core_cm4.h ****   #ifndef __FPU_PRESENT
 188:.\CMSIS\Core\Include/core_cm4.h ****     #define __FPU_PRESENT             0U
 189:.\CMSIS\Core\Include/core_cm4.h ****     #warning "__FPU_PRESENT not defined in device header file; using default!"
 190:.\CMSIS\Core\Include/core_cm4.h ****   #endif
 191:.\CMSIS\Core\Include/core_cm4.h **** 
 192:.\CMSIS\Core\Include/core_cm4.h ****   #ifndef __MPU_PRESENT
 193:.\CMSIS\Core\Include/core_cm4.h ****     #define __MPU_PRESENT             0U
 194:.\CMSIS\Core\Include/core_cm4.h ****     #warning "__MPU_PRESENT not defined in device header file; using default!"
 195:.\CMSIS\Core\Include/core_cm4.h ****   #endif
 196:.\CMSIS\Core\Include/core_cm4.h **** 
 197:.\CMSIS\Core\Include/core_cm4.h ****   #ifndef __NVIC_PRIO_BITS
 198:.\CMSIS\Core\Include/core_cm4.h ****     #define __NVIC_PRIO_BITS          3U
 199:.\CMSIS\Core\Include/core_cm4.h ****     #warning "__NVIC_PRIO_BITS not defined in device header file; using default!"
 200:.\CMSIS\Core\Include/core_cm4.h ****   #endif
 201:.\CMSIS\Core\Include/core_cm4.h **** 
 202:.\CMSIS\Core\Include/core_cm4.h ****   #ifndef __Vendor_SysTickConfig
 203:.\CMSIS\Core\Include/core_cm4.h ****     #define __Vendor_SysTickConfig    0U
 204:.\CMSIS\Core\Include/core_cm4.h ****     #warning "__Vendor_SysTickConfig not defined in device header file; using default!"
 205:.\CMSIS\Core\Include/core_cm4.h ****   #endif
 206:.\CMSIS\Core\Include/core_cm4.h **** #endif
 207:.\CMSIS\Core\Include/core_cm4.h **** 
 208:.\CMSIS\Core\Include/core_cm4.h **** /* IO definitions (access restrictions to peripheral registers) */
 209:.\CMSIS\Core\Include/core_cm4.h **** /**
 210:.\CMSIS\Core\Include/core_cm4.h ****     \defgroup CMSIS_glob_defs CMSIS Global Defines
 211:.\CMSIS\Core\Include/core_cm4.h **** 
 212:.\CMSIS\Core\Include/core_cm4.h ****     <strong>IO Type Qualifiers</strong> are used
 213:.\CMSIS\Core\Include/core_cm4.h ****     \li to specify the access to peripheral variables.
 214:.\CMSIS\Core\Include/core_cm4.h ****     \li for automatic generation of peripheral register debug information.
 215:.\CMSIS\Core\Include/core_cm4.h **** */
 216:.\CMSIS\Core\Include/core_cm4.h **** #ifdef __cplusplus
 217:.\CMSIS\Core\Include/core_cm4.h ****   #define   __I     volatile             /*!< Defines 'read only' permissions */
 218:.\CMSIS\Core\Include/core_cm4.h **** #else
 219:.\CMSIS\Core\Include/core_cm4.h ****   #define   __I     volatile const       /*!< Defines 'read only' permissions */
 220:.\CMSIS\Core\Include/core_cm4.h **** #endif
 221:.\CMSIS\Core\Include/core_cm4.h **** #define     __O     volatile             /*!< Defines 'write only' permissions */
 222:.\CMSIS\Core\Include/core_cm4.h **** #define     __IO    volatile             /*!< Defines 'read / write' permissions */
 223:.\CMSIS\Core\Include/core_cm4.h **** 
 224:.\CMSIS\Core\Include/core_cm4.h **** /* following defines should be used for structure members */
 225:.\CMSIS\Core\Include/core_cm4.h **** #define     __IM     volatile const      /*! Defines 'read only' structure member permissions */
 226:.\CMSIS\Core\Include/core_cm4.h **** #define     __OM     volatile            /*! Defines 'write only' structure member permissions */
 227:.\CMSIS\Core\Include/core_cm4.h **** #define     __IOM    volatile            /*! Defines 'read / write' structure member permissions */
 228:.\CMSIS\Core\Include/core_cm4.h **** 
 229:.\CMSIS\Core\Include/core_cm4.h **** /*@} end of group Cortex_M4 */
 230:.\CMSIS\Core\Include/core_cm4.h **** 
 231:.\CMSIS\Core\Include/core_cm4.h **** 
 232:.\CMSIS\Core\Include/core_cm4.h **** 
 233:.\CMSIS\Core\Include/core_cm4.h **** /*******************************************************************************
 234:.\CMSIS\Core\Include/core_cm4.h ****  *                 Register Abstraction
 235:.\CMSIS\Core\Include/core_cm4.h ****   Core Register contain:
 236:.\CMSIS\Core\Include/core_cm4.h ****   - Core Register
 237:.\CMSIS\Core\Include/core_cm4.h ****   - Core NVIC Register
 238:.\CMSIS\Core\Include/core_cm4.h ****   - Core SCB Register
ARM GAS  C:\Users\nicpa\AppData\Local\Temp\ccrvJxeB.s 			page 20


 239:.\CMSIS\Core\Include/core_cm4.h ****   - Core SysTick Register
 240:.\CMSIS\Core\Include/core_cm4.h ****   - Core Debug Register
 241:.\CMSIS\Core\Include/core_cm4.h ****   - Core MPU Register
 242:.\CMSIS\Core\Include/core_cm4.h ****   - Core FPU Register
 243:.\CMSIS\Core\Include/core_cm4.h ****  ******************************************************************************/
 244:.\CMSIS\Core\Include/core_cm4.h **** /**
 245:.\CMSIS\Core\Include/core_cm4.h ****   \defgroup CMSIS_core_register Defines and Type Definitions
 246:.\CMSIS\Core\Include/core_cm4.h ****   \brief Type definitions and defines for Cortex-M processor based devices.
 247:.\CMSIS\Core\Include/core_cm4.h **** */
 248:.\CMSIS\Core\Include/core_cm4.h **** 
 249:.\CMSIS\Core\Include/core_cm4.h **** /**
 250:.\CMSIS\Core\Include/core_cm4.h ****   \ingroup    CMSIS_core_register
 251:.\CMSIS\Core\Include/core_cm4.h ****   \defgroup   CMSIS_CORE  Status and Control Registers
 252:.\CMSIS\Core\Include/core_cm4.h ****   \brief      Core Register type definitions.
 253:.\CMSIS\Core\Include/core_cm4.h ****   @{
 254:.\CMSIS\Core\Include/core_cm4.h ****  */
 255:.\CMSIS\Core\Include/core_cm4.h **** 
 256:.\CMSIS\Core\Include/core_cm4.h **** /**
 257:.\CMSIS\Core\Include/core_cm4.h ****   \brief  Union type to access the Application Program Status Register (APSR).
 258:.\CMSIS\Core\Include/core_cm4.h ****  */
 259:.\CMSIS\Core\Include/core_cm4.h **** typedef union
 260:.\CMSIS\Core\Include/core_cm4.h **** {
 261:.\CMSIS\Core\Include/core_cm4.h ****   struct
 262:.\CMSIS\Core\Include/core_cm4.h ****   {
 263:.\CMSIS\Core\Include/core_cm4.h ****     uint32_t _reserved0:16;              /*!< bit:  0..15  Reserved */
 264:.\CMSIS\Core\Include/core_cm4.h ****     uint32_t GE:4;                       /*!< bit: 16..19  Greater than or Equal flags */
 265:.\CMSIS\Core\Include/core_cm4.h ****     uint32_t _reserved1:7;               /*!< bit: 20..26  Reserved */
 266:.\CMSIS\Core\Include/core_cm4.h ****     uint32_t Q:1;                        /*!< bit:     27  Saturation condition flag */
 267:.\CMSIS\Core\Include/core_cm4.h ****     uint32_t V:1;                        /*!< bit:     28  Overflow condition code flag */
 268:.\CMSIS\Core\Include/core_cm4.h ****     uint32_t C:1;                        /*!< bit:     29  Carry condition code flag */
 269:.\CMSIS\Core\Include/core_cm4.h ****     uint32_t Z:1;                        /*!< bit:     30  Zero condition code flag */
 270:.\CMSIS\Core\Include/core_cm4.h ****     uint32_t N:1;                        /*!< bit:     31  Negative condition code flag */
 271:.\CMSIS\Core\Include/core_cm4.h ****   } b;                                   /*!< Structure used for bit  access */
 272:.\CMSIS\Core\Include/core_cm4.h ****   uint32_t w;                            /*!< Type      used for word access */
 273:.\CMSIS\Core\Include/core_cm4.h **** } APSR_Type;
 274:.\CMSIS\Core\Include/core_cm4.h **** 
 275:.\CMSIS\Core\Include/core_cm4.h **** /* APSR Register Definitions */
 276:.\CMSIS\Core\Include/core_cm4.h **** #define APSR_N_Pos                         31U                                            /*!< APSR
 277:.\CMSIS\Core\Include/core_cm4.h **** #define APSR_N_Msk                         (1UL << APSR_N_Pos)                            /*!< APSR
 278:.\CMSIS\Core\Include/core_cm4.h **** 
 279:.\CMSIS\Core\Include/core_cm4.h **** #define APSR_Z_Pos                         30U                                            /*!< APSR
 280:.\CMSIS\Core\Include/core_cm4.h **** #define APSR_Z_Msk                         (1UL << APSR_Z_Pos)                            /*!< APSR
 281:.\CMSIS\Core\Include/core_cm4.h **** 
 282:.\CMSIS\Core\Include/core_cm4.h **** #define APSR_C_Pos                         29U                                            /*!< APSR
 283:.\CMSIS\Core\Include/core_cm4.h **** #define APSR_C_Msk                         (1UL << APSR_C_Pos)                            /*!< APSR
 284:.\CMSIS\Core\Include/core_cm4.h **** 
 285:.\CMSIS\Core\Include/core_cm4.h **** #define APSR_V_Pos                         28U                                            /*!< APSR
 286:.\CMSIS\Core\Include/core_cm4.h **** #define APSR_V_Msk                         (1UL << APSR_V_Pos)                            /*!< APSR
 287:.\CMSIS\Core\Include/core_cm4.h **** 
 288:.\CMSIS\Core\Include/core_cm4.h **** #define APSR_Q_Pos                         27U                                            /*!< APSR
 289:.\CMSIS\Core\Include/core_cm4.h **** #define APSR_Q_Msk                         (1UL << APSR_Q_Pos)                            /*!< APSR
 290:.\CMSIS\Core\Include/core_cm4.h **** 
 291:.\CMSIS\Core\Include/core_cm4.h **** #define APSR_GE_Pos                        16U                                            /*!< APSR
 292:.\CMSIS\Core\Include/core_cm4.h **** #define APSR_GE_Msk                        (0xFUL << APSR_GE_Pos)                         /*!< APSR
 293:.\CMSIS\Core\Include/core_cm4.h **** 
 294:.\CMSIS\Core\Include/core_cm4.h **** 
 295:.\CMSIS\Core\Include/core_cm4.h **** /**
ARM GAS  C:\Users\nicpa\AppData\Local\Temp\ccrvJxeB.s 			page 21


 296:.\CMSIS\Core\Include/core_cm4.h ****   \brief  Union type to access the Interrupt Program Status Register (IPSR).
 297:.\CMSIS\Core\Include/core_cm4.h ****  */
 298:.\CMSIS\Core\Include/core_cm4.h **** typedef union
 299:.\CMSIS\Core\Include/core_cm4.h **** {
 300:.\CMSIS\Core\Include/core_cm4.h ****   struct
 301:.\CMSIS\Core\Include/core_cm4.h ****   {
 302:.\CMSIS\Core\Include/core_cm4.h ****     uint32_t ISR:9;                      /*!< bit:  0.. 8  Exception number */
 303:.\CMSIS\Core\Include/core_cm4.h ****     uint32_t _reserved0:23;              /*!< bit:  9..31  Reserved */
 304:.\CMSIS\Core\Include/core_cm4.h ****   } b;                                   /*!< Structure used for bit  access */
 305:.\CMSIS\Core\Include/core_cm4.h ****   uint32_t w;                            /*!< Type      used for word access */
 306:.\CMSIS\Core\Include/core_cm4.h **** } IPSR_Type;
 307:.\CMSIS\Core\Include/core_cm4.h **** 
 308:.\CMSIS\Core\Include/core_cm4.h **** /* IPSR Register Definitions */
 309:.\CMSIS\Core\Include/core_cm4.h **** #define IPSR_ISR_Pos                        0U                                            /*!< IPSR
 310:.\CMSIS\Core\Include/core_cm4.h **** #define IPSR_ISR_Msk                       (0x1FFUL /*<< IPSR_ISR_Pos*/)                  /*!< IPSR
 311:.\CMSIS\Core\Include/core_cm4.h **** 
 312:.\CMSIS\Core\Include/core_cm4.h **** 
 313:.\CMSIS\Core\Include/core_cm4.h **** /**
 314:.\CMSIS\Core\Include/core_cm4.h ****   \brief  Union type to access the Special-Purpose Program Status Registers (xPSR).
 315:.\CMSIS\Core\Include/core_cm4.h ****  */
 316:.\CMSIS\Core\Include/core_cm4.h **** typedef union
 317:.\CMSIS\Core\Include/core_cm4.h **** {
 318:.\CMSIS\Core\Include/core_cm4.h ****   struct
 319:.\CMSIS\Core\Include/core_cm4.h ****   {
 320:.\CMSIS\Core\Include/core_cm4.h ****     uint32_t ISR:9;                      /*!< bit:  0.. 8  Exception number */
 321:.\CMSIS\Core\Include/core_cm4.h ****     uint32_t _reserved0:1;               /*!< bit:      9  Reserved */
 322:.\CMSIS\Core\Include/core_cm4.h ****     uint32_t ICI_IT_1:6;                 /*!< bit: 10..15  ICI/IT part 1 */
 323:.\CMSIS\Core\Include/core_cm4.h ****     uint32_t GE:4;                       /*!< bit: 16..19  Greater than or Equal flags */
 324:.\CMSIS\Core\Include/core_cm4.h ****     uint32_t _reserved1:4;               /*!< bit: 20..23  Reserved */
 325:.\CMSIS\Core\Include/core_cm4.h ****     uint32_t T:1;                        /*!< bit:     24  Thumb bit */
 326:.\CMSIS\Core\Include/core_cm4.h ****     uint32_t ICI_IT_2:2;                 /*!< bit: 25..26  ICI/IT part 2 */
 327:.\CMSIS\Core\Include/core_cm4.h ****     uint32_t Q:1;                        /*!< bit:     27  Saturation condition flag */
 328:.\CMSIS\Core\Include/core_cm4.h ****     uint32_t V:1;                        /*!< bit:     28  Overflow condition code flag */
 329:.\CMSIS\Core\Include/core_cm4.h ****     uint32_t C:1;                        /*!< bit:     29  Carry condition code flag */
 330:.\CMSIS\Core\Include/core_cm4.h ****     uint32_t Z:1;                        /*!< bit:     30  Zero condition code flag */
 331:.\CMSIS\Core\Include/core_cm4.h ****     uint32_t N:1;                        /*!< bit:     31  Negative condition code flag */
 332:.\CMSIS\Core\Include/core_cm4.h ****   } b;                                   /*!< Structure used for bit  access */
 333:.\CMSIS\Core\Include/core_cm4.h ****   uint32_t w;                            /*!< Type      used for word access */
 334:.\CMSIS\Core\Include/core_cm4.h **** } xPSR_Type;
 335:.\CMSIS\Core\Include/core_cm4.h **** 
 336:.\CMSIS\Core\Include/core_cm4.h **** /* xPSR Register Definitions */
 337:.\CMSIS\Core\Include/core_cm4.h **** #define xPSR_N_Pos                         31U                                            /*!< xPSR
 338:.\CMSIS\Core\Include/core_cm4.h **** #define xPSR_N_Msk                         (1UL << xPSR_N_Pos)                            /*!< xPSR
 339:.\CMSIS\Core\Include/core_cm4.h **** 
 340:.\CMSIS\Core\Include/core_cm4.h **** #define xPSR_Z_Pos                         30U                                            /*!< xPSR
 341:.\CMSIS\Core\Include/core_cm4.h **** #define xPSR_Z_Msk                         (1UL << xPSR_Z_Pos)                            /*!< xPSR
 342:.\CMSIS\Core\Include/core_cm4.h **** 
 343:.\CMSIS\Core\Include/core_cm4.h **** #define xPSR_C_Pos                         29U                                            /*!< xPSR
 344:.\CMSIS\Core\Include/core_cm4.h **** #define xPSR_C_Msk                         (1UL << xPSR_C_Pos)                            /*!< xPSR
 345:.\CMSIS\Core\Include/core_cm4.h **** 
 346:.\CMSIS\Core\Include/core_cm4.h **** #define xPSR_V_Pos                         28U                                            /*!< xPSR
 347:.\CMSIS\Core\Include/core_cm4.h **** #define xPSR_V_Msk                         (1UL << xPSR_V_Pos)                            /*!< xPSR
 348:.\CMSIS\Core\Include/core_cm4.h **** 
 349:.\CMSIS\Core\Include/core_cm4.h **** #define xPSR_Q_Pos                         27U                                            /*!< xPSR
 350:.\CMSIS\Core\Include/core_cm4.h **** #define xPSR_Q_Msk                         (1UL << xPSR_Q_Pos)                            /*!< xPSR
 351:.\CMSIS\Core\Include/core_cm4.h **** 
 352:.\CMSIS\Core\Include/core_cm4.h **** #define xPSR_ICI_IT_2_Pos                  25U                                            /*!< xPSR
ARM GAS  C:\Users\nicpa\AppData\Local\Temp\ccrvJxeB.s 			page 22


 353:.\CMSIS\Core\Include/core_cm4.h **** #define xPSR_ICI_IT_2_Msk                  (3UL << xPSR_ICI_IT_2_Pos)                     /*!< xPSR
 354:.\CMSIS\Core\Include/core_cm4.h **** 
 355:.\CMSIS\Core\Include/core_cm4.h **** #define xPSR_T_Pos                         24U                                            /*!< xPSR
 356:.\CMSIS\Core\Include/core_cm4.h **** #define xPSR_T_Msk                         (1UL << xPSR_T_Pos)                            /*!< xPSR
 357:.\CMSIS\Core\Include/core_cm4.h **** 
 358:.\CMSIS\Core\Include/core_cm4.h **** #define xPSR_GE_Pos                        16U                                            /*!< xPSR
 359:.\CMSIS\Core\Include/core_cm4.h **** #define xPSR_GE_Msk                        (0xFUL << xPSR_GE_Pos)                         /*!< xPSR
 360:.\CMSIS\Core\Include/core_cm4.h **** 
 361:.\CMSIS\Core\Include/core_cm4.h **** #define xPSR_ICI_IT_1_Pos                  10U                                            /*!< xPSR
 362:.\CMSIS\Core\Include/core_cm4.h **** #define xPSR_ICI_IT_1_Msk                  (0x3FUL << xPSR_ICI_IT_1_Pos)                  /*!< xPSR
 363:.\CMSIS\Core\Include/core_cm4.h **** 
 364:.\CMSIS\Core\Include/core_cm4.h **** #define xPSR_ISR_Pos                        0U                                            /*!< xPSR
 365:.\CMSIS\Core\Include/core_cm4.h **** #define xPSR_ISR_Msk                       (0x1FFUL /*<< xPSR_ISR_Pos*/)                  /*!< xPSR
 366:.\CMSIS\Core\Include/core_cm4.h **** 
 367:.\CMSIS\Core\Include/core_cm4.h **** 
 368:.\CMSIS\Core\Include/core_cm4.h **** /**
 369:.\CMSIS\Core\Include/core_cm4.h ****   \brief  Union type to access the Control Registers (CONTROL).
 370:.\CMSIS\Core\Include/core_cm4.h ****  */
 371:.\CMSIS\Core\Include/core_cm4.h **** typedef union
 372:.\CMSIS\Core\Include/core_cm4.h **** {
 373:.\CMSIS\Core\Include/core_cm4.h ****   struct
 374:.\CMSIS\Core\Include/core_cm4.h ****   {
 375:.\CMSIS\Core\Include/core_cm4.h ****     uint32_t nPRIV:1;                    /*!< bit:      0  Execution privilege in Thread mode */
 376:.\CMSIS\Core\Include/core_cm4.h ****     uint32_t SPSEL:1;                    /*!< bit:      1  Stack to be used */
 377:.\CMSIS\Core\Include/core_cm4.h ****     uint32_t FPCA:1;                     /*!< bit:      2  FP extension active flag */
 378:.\CMSIS\Core\Include/core_cm4.h ****     uint32_t _reserved0:29;              /*!< bit:  3..31  Reserved */
 379:.\CMSIS\Core\Include/core_cm4.h ****   } b;                                   /*!< Structure used for bit  access */
 380:.\CMSIS\Core\Include/core_cm4.h ****   uint32_t w;                            /*!< Type      used for word access */
 381:.\CMSIS\Core\Include/core_cm4.h **** } CONTROL_Type;
 382:.\CMSIS\Core\Include/core_cm4.h **** 
 383:.\CMSIS\Core\Include/core_cm4.h **** /* CONTROL Register Definitions */
 384:.\CMSIS\Core\Include/core_cm4.h **** #define CONTROL_FPCA_Pos                    2U                                            /*!< CONT
 385:.\CMSIS\Core\Include/core_cm4.h **** #define CONTROL_FPCA_Msk                   (1UL << CONTROL_FPCA_Pos)                      /*!< CONT
 386:.\CMSIS\Core\Include/core_cm4.h **** 
 387:.\CMSIS\Core\Include/core_cm4.h **** #define CONTROL_SPSEL_Pos                   1U                                            /*!< CONT
 388:.\CMSIS\Core\Include/core_cm4.h **** #define CONTROL_SPSEL_Msk                  (1UL << CONTROL_SPSEL_Pos)                     /*!< CONT
 389:.\CMSIS\Core\Include/core_cm4.h **** 
 390:.\CMSIS\Core\Include/core_cm4.h **** #define CONTROL_nPRIV_Pos                   0U                                            /*!< CONT
 391:.\CMSIS\Core\Include/core_cm4.h **** #define CONTROL_nPRIV_Msk                  (1UL /*<< CONTROL_nPRIV_Pos*/)                 /*!< CONT
 392:.\CMSIS\Core\Include/core_cm4.h **** 
 393:.\CMSIS\Core\Include/core_cm4.h **** /*@} end of group CMSIS_CORE */
 394:.\CMSIS\Core\Include/core_cm4.h **** 
 395:.\CMSIS\Core\Include/core_cm4.h **** 
 396:.\CMSIS\Core\Include/core_cm4.h **** /**
 397:.\CMSIS\Core\Include/core_cm4.h ****   \ingroup    CMSIS_core_register
 398:.\CMSIS\Core\Include/core_cm4.h ****   \defgroup   CMSIS_NVIC  Nested Vectored Interrupt Controller (NVIC)
 399:.\CMSIS\Core\Include/core_cm4.h ****   \brief      Type definitions for the NVIC Registers
 400:.\CMSIS\Core\Include/core_cm4.h ****   @{
 401:.\CMSIS\Core\Include/core_cm4.h ****  */
 402:.\CMSIS\Core\Include/core_cm4.h **** 
 403:.\CMSIS\Core\Include/core_cm4.h **** /**
 404:.\CMSIS\Core\Include/core_cm4.h ****   \brief  Structure type to access the Nested Vectored Interrupt Controller (NVIC).
 405:.\CMSIS\Core\Include/core_cm4.h ****  */
 406:.\CMSIS\Core\Include/core_cm4.h **** typedef struct
 407:.\CMSIS\Core\Include/core_cm4.h **** {
 408:.\CMSIS\Core\Include/core_cm4.h ****   __IOM uint32_t ISER[8U];               /*!< Offset: 0x000 (R/W)  Interrupt Set Enable Register */
 409:.\CMSIS\Core\Include/core_cm4.h ****         uint32_t RESERVED0[24U];
ARM GAS  C:\Users\nicpa\AppData\Local\Temp\ccrvJxeB.s 			page 23


 410:.\CMSIS\Core\Include/core_cm4.h ****   __IOM uint32_t ICER[8U];               /*!< Offset: 0x080 (R/W)  Interrupt Clear Enable Register 
 411:.\CMSIS\Core\Include/core_cm4.h ****         uint32_t RSERVED1[24U];
 412:.\CMSIS\Core\Include/core_cm4.h ****   __IOM uint32_t ISPR[8U];               /*!< Offset: 0x100 (R/W)  Interrupt Set Pending Register *
 413:.\CMSIS\Core\Include/core_cm4.h ****         uint32_t RESERVED2[24U];
 414:.\CMSIS\Core\Include/core_cm4.h ****   __IOM uint32_t ICPR[8U];               /*!< Offset: 0x180 (R/W)  Interrupt Clear Pending Register
 415:.\CMSIS\Core\Include/core_cm4.h ****         uint32_t RESERVED3[24U];
 416:.\CMSIS\Core\Include/core_cm4.h ****   __IOM uint32_t IABR[8U];               /*!< Offset: 0x200 (R/W)  Interrupt Active bit Register */
 417:.\CMSIS\Core\Include/core_cm4.h ****         uint32_t RESERVED4[56U];
 418:.\CMSIS\Core\Include/core_cm4.h ****   __IOM uint8_t  IP[240U];               /*!< Offset: 0x300 (R/W)  Interrupt Priority Register (8Bi
 419:.\CMSIS\Core\Include/core_cm4.h ****         uint32_t RESERVED5[644U];
 420:.\CMSIS\Core\Include/core_cm4.h ****   __OM  uint32_t STIR;                   /*!< Offset: 0xE00 ( /W)  Software Trigger Interrupt Regis
 421:.\CMSIS\Core\Include/core_cm4.h **** }  NVIC_Type;
 422:.\CMSIS\Core\Include/core_cm4.h **** 
 423:.\CMSIS\Core\Include/core_cm4.h **** /* Software Triggered Interrupt Register Definitions */
 424:.\CMSIS\Core\Include/core_cm4.h **** #define NVIC_STIR_INTID_Pos                 0U                                         /*!< STIR: I
 425:.\CMSIS\Core\Include/core_cm4.h **** #define NVIC_STIR_INTID_Msk                (0x1FFUL /*<< NVIC_STIR_INTID_Pos*/)        /*!< STIR: I
 426:.\CMSIS\Core\Include/core_cm4.h **** 
 427:.\CMSIS\Core\Include/core_cm4.h **** /*@} end of group CMSIS_NVIC */
 428:.\CMSIS\Core\Include/core_cm4.h **** 
 429:.\CMSIS\Core\Include/core_cm4.h **** 
 430:.\CMSIS\Core\Include/core_cm4.h **** /**
 431:.\CMSIS\Core\Include/core_cm4.h ****   \ingroup  CMSIS_core_register
 432:.\CMSIS\Core\Include/core_cm4.h ****   \defgroup CMSIS_SCB     System Control Block (SCB)
 433:.\CMSIS\Core\Include/core_cm4.h ****   \brief    Type definitions for the System Control Block Registers
 434:.\CMSIS\Core\Include/core_cm4.h ****   @{
 435:.\CMSIS\Core\Include/core_cm4.h ****  */
 436:.\CMSIS\Core\Include/core_cm4.h **** 
 437:.\CMSIS\Core\Include/core_cm4.h **** /**
 438:.\CMSIS\Core\Include/core_cm4.h ****   \brief  Structure type to access the System Control Block (SCB).
 439:.\CMSIS\Core\Include/core_cm4.h ****  */
 440:.\CMSIS\Core\Include/core_cm4.h **** typedef struct
 441:.\CMSIS\Core\Include/core_cm4.h **** {
 442:.\CMSIS\Core\Include/core_cm4.h ****   __IM  uint32_t CPUID;                  /*!< Offset: 0x000 (R/ )  CPUID Base Register */
 443:.\CMSIS\Core\Include/core_cm4.h ****   __IOM uint32_t ICSR;                   /*!< Offset: 0x004 (R/W)  Interrupt Control and State Regi
 444:.\CMSIS\Core\Include/core_cm4.h ****   __IOM uint32_t VTOR;                   /*!< Offset: 0x008 (R/W)  Vector Table Offset Register */
 445:.\CMSIS\Core\Include/core_cm4.h ****   __IOM uint32_t AIRCR;                  /*!< Offset: 0x00C (R/W)  Application Interrupt and Reset 
 446:.\CMSIS\Core\Include/core_cm4.h ****   __IOM uint32_t SCR;                    /*!< Offset: 0x010 (R/W)  System Control Register */
 447:.\CMSIS\Core\Include/core_cm4.h ****   __IOM uint32_t CCR;                    /*!< Offset: 0x014 (R/W)  Configuration Control Register *
 448:.\CMSIS\Core\Include/core_cm4.h ****   __IOM uint8_t  SHP[12U];               /*!< Offset: 0x018 (R/W)  System Handlers Priority Registe
 449:.\CMSIS\Core\Include/core_cm4.h ****   __IOM uint32_t SHCSR;                  /*!< Offset: 0x024 (R/W)  System Handler Control and State
 450:.\CMSIS\Core\Include/core_cm4.h ****   __IOM uint32_t CFSR;                   /*!< Offset: 0x028 (R/W)  Configurable Fault Status Regist
 451:.\CMSIS\Core\Include/core_cm4.h ****   __IOM uint32_t HFSR;                   /*!< Offset: 0x02C (R/W)  HardFault Status Register */
 452:.\CMSIS\Core\Include/core_cm4.h ****   __IOM uint32_t DFSR;                   /*!< Offset: 0x030 (R/W)  Debug Fault Status Register */
 453:.\CMSIS\Core\Include/core_cm4.h ****   __IOM uint32_t MMFAR;                  /*!< Offset: 0x034 (R/W)  MemManage Fault Address Register
 454:.\CMSIS\Core\Include/core_cm4.h ****   __IOM uint32_t BFAR;                   /*!< Offset: 0x038 (R/W)  BusFault Address Register */
 455:.\CMSIS\Core\Include/core_cm4.h ****   __IOM uint32_t AFSR;                   /*!< Offset: 0x03C (R/W)  Auxiliary Fault Status Register 
 456:.\CMSIS\Core\Include/core_cm4.h ****   __IM  uint32_t PFR[2U];                /*!< Offset: 0x040 (R/ )  Processor Feature Register */
 457:.\CMSIS\Core\Include/core_cm4.h ****   __IM  uint32_t DFR;                    /*!< Offset: 0x048 (R/ )  Debug Feature Register */
 458:.\CMSIS\Core\Include/core_cm4.h ****   __IM  uint32_t ADR;                    /*!< Offset: 0x04C (R/ )  Auxiliary Feature Register */
 459:.\CMSIS\Core\Include/core_cm4.h ****   __IM  uint32_t MMFR[4U];               /*!< Offset: 0x050 (R/ )  Memory Model Feature Register */
 460:.\CMSIS\Core\Include/core_cm4.h ****   __IM  uint32_t ISAR[5U];               /*!< Offset: 0x060 (R/ )  Instruction Set Attributes Regis
 461:.\CMSIS\Core\Include/core_cm4.h ****         uint32_t RESERVED0[5U];
 462:.\CMSIS\Core\Include/core_cm4.h ****   __IOM uint32_t CPACR;                  /*!< Offset: 0x088 (R/W)  Coprocessor Access Control Regis
 463:.\CMSIS\Core\Include/core_cm4.h **** } SCB_Type;
 464:.\CMSIS\Core\Include/core_cm4.h **** 
 465:.\CMSIS\Core\Include/core_cm4.h **** /* SCB CPUID Register Definitions */
 466:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_CPUID_IMPLEMENTER_Pos          24U                                            /*!< SCB 
ARM GAS  C:\Users\nicpa\AppData\Local\Temp\ccrvJxeB.s 			page 24


 467:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_CPUID_IMPLEMENTER_Msk          (0xFFUL << SCB_CPUID_IMPLEMENTER_Pos)          /*!< SCB 
 468:.\CMSIS\Core\Include/core_cm4.h **** 
 469:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_CPUID_VARIANT_Pos              20U                                            /*!< SCB 
 470:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_CPUID_VARIANT_Msk              (0xFUL << SCB_CPUID_VARIANT_Pos)               /*!< SCB 
 471:.\CMSIS\Core\Include/core_cm4.h **** 
 472:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_CPUID_ARCHITECTURE_Pos         16U                                            /*!< SCB 
 473:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_CPUID_ARCHITECTURE_Msk         (0xFUL << SCB_CPUID_ARCHITECTURE_Pos)          /*!< SCB 
 474:.\CMSIS\Core\Include/core_cm4.h **** 
 475:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_CPUID_PARTNO_Pos                4U                                            /*!< SCB 
 476:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_CPUID_PARTNO_Msk               (0xFFFUL << SCB_CPUID_PARTNO_Pos)              /*!< SCB 
 477:.\CMSIS\Core\Include/core_cm4.h **** 
 478:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_CPUID_REVISION_Pos              0U                                            /*!< SCB 
 479:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_CPUID_REVISION_Msk             (0xFUL /*<< SCB_CPUID_REVISION_Pos*/)          /*!< SCB 
 480:.\CMSIS\Core\Include/core_cm4.h **** 
 481:.\CMSIS\Core\Include/core_cm4.h **** /* SCB Interrupt Control State Register Definitions */
 482:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_ICSR_NMIPENDSET_Pos            31U                                            /*!< SCB 
 483:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_ICSR_NMIPENDSET_Msk            (1UL << SCB_ICSR_NMIPENDSET_Pos)               /*!< SCB 
 484:.\CMSIS\Core\Include/core_cm4.h **** 
 485:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_ICSR_PENDSVSET_Pos             28U                                            /*!< SCB 
 486:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_ICSR_PENDSVSET_Msk             (1UL << SCB_ICSR_PENDSVSET_Pos)                /*!< SCB 
 487:.\CMSIS\Core\Include/core_cm4.h **** 
 488:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_ICSR_PENDSVCLR_Pos             27U                                            /*!< SCB 
 489:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_ICSR_PENDSVCLR_Msk             (1UL << SCB_ICSR_PENDSVCLR_Pos)                /*!< SCB 
 490:.\CMSIS\Core\Include/core_cm4.h **** 
 491:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_ICSR_PENDSTSET_Pos             26U                                            /*!< SCB 
 492:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_ICSR_PENDSTSET_Msk             (1UL << SCB_ICSR_PENDSTSET_Pos)                /*!< SCB 
 493:.\CMSIS\Core\Include/core_cm4.h **** 
 494:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_ICSR_PENDSTCLR_Pos             25U                                            /*!< SCB 
 495:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_ICSR_PENDSTCLR_Msk             (1UL << SCB_ICSR_PENDSTCLR_Pos)                /*!< SCB 
 496:.\CMSIS\Core\Include/core_cm4.h **** 
 497:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_ICSR_ISRPREEMPT_Pos            23U                                            /*!< SCB 
 498:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_ICSR_ISRPREEMPT_Msk            (1UL << SCB_ICSR_ISRPREEMPT_Pos)               /*!< SCB 
 499:.\CMSIS\Core\Include/core_cm4.h **** 
 500:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_ICSR_ISRPENDING_Pos            22U                                            /*!< SCB 
 501:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_ICSR_ISRPENDING_Msk            (1UL << SCB_ICSR_ISRPENDING_Pos)               /*!< SCB 
 502:.\CMSIS\Core\Include/core_cm4.h **** 
 503:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_ICSR_VECTPENDING_Pos           12U                                            /*!< SCB 
 504:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_ICSR_VECTPENDING_Msk           (0x1FFUL << SCB_ICSR_VECTPENDING_Pos)          /*!< SCB 
 505:.\CMSIS\Core\Include/core_cm4.h **** 
 506:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_ICSR_RETTOBASE_Pos             11U                                            /*!< SCB 
 507:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_ICSR_RETTOBASE_Msk             (1UL << SCB_ICSR_RETTOBASE_Pos)                /*!< SCB 
 508:.\CMSIS\Core\Include/core_cm4.h **** 
 509:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_ICSR_VECTACTIVE_Pos             0U                                            /*!< SCB 
 510:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_ICSR_VECTACTIVE_Msk            (0x1FFUL /*<< SCB_ICSR_VECTACTIVE_Pos*/)       /*!< SCB 
 511:.\CMSIS\Core\Include/core_cm4.h **** 
 512:.\CMSIS\Core\Include/core_cm4.h **** /* SCB Vector Table Offset Register Definitions */
 513:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_VTOR_TBLOFF_Pos                 7U                                            /*!< SCB 
 514:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_VTOR_TBLOFF_Msk                (0x1FFFFFFUL << SCB_VTOR_TBLOFF_Pos)           /*!< SCB 
 515:.\CMSIS\Core\Include/core_cm4.h **** 
 516:.\CMSIS\Core\Include/core_cm4.h **** /* SCB Application Interrupt and Reset Control Register Definitions */
 517:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_AIRCR_VECTKEY_Pos              16U                                            /*!< SCB 
 518:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_AIRCR_VECTKEY_Msk              (0xFFFFUL << SCB_AIRCR_VECTKEY_Pos)            /*!< SCB 
 519:.\CMSIS\Core\Include/core_cm4.h **** 
 520:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_AIRCR_VECTKEYSTAT_Pos          16U                                            /*!< SCB 
 521:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_AIRCR_VECTKEYSTAT_Msk          (0xFFFFUL << SCB_AIRCR_VECTKEYSTAT_Pos)        /*!< SCB 
 522:.\CMSIS\Core\Include/core_cm4.h **** 
 523:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_AIRCR_ENDIANESS_Pos            15U                                            /*!< SCB 
ARM GAS  C:\Users\nicpa\AppData\Local\Temp\ccrvJxeB.s 			page 25


 524:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_AIRCR_ENDIANESS_Msk            (1UL << SCB_AIRCR_ENDIANESS_Pos)               /*!< SCB 
 525:.\CMSIS\Core\Include/core_cm4.h **** 
 526:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_AIRCR_PRIGROUP_Pos              8U                                            /*!< SCB 
 527:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_AIRCR_PRIGROUP_Msk             (7UL << SCB_AIRCR_PRIGROUP_Pos)                /*!< SCB 
 528:.\CMSIS\Core\Include/core_cm4.h **** 
 529:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_AIRCR_SYSRESETREQ_Pos           2U                                            /*!< SCB 
 530:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_AIRCR_SYSRESETREQ_Msk          (1UL << SCB_AIRCR_SYSRESETREQ_Pos)             /*!< SCB 
 531:.\CMSIS\Core\Include/core_cm4.h **** 
 532:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_AIRCR_VECTCLRACTIVE_Pos         1U                                            /*!< SCB 
 533:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_AIRCR_VECTCLRACTIVE_Msk        (1UL << SCB_AIRCR_VECTCLRACTIVE_Pos)           /*!< SCB 
 534:.\CMSIS\Core\Include/core_cm4.h **** 
 535:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_AIRCR_VECTRESET_Pos             0U                                            /*!< SCB 
 536:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_AIRCR_VECTRESET_Msk            (1UL /*<< SCB_AIRCR_VECTRESET_Pos*/)           /*!< SCB 
 537:.\CMSIS\Core\Include/core_cm4.h **** 
 538:.\CMSIS\Core\Include/core_cm4.h **** /* SCB System Control Register Definitions */
 539:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_SCR_SEVONPEND_Pos               4U                                            /*!< SCB 
 540:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_SCR_SEVONPEND_Msk              (1UL << SCB_SCR_SEVONPEND_Pos)                 /*!< SCB 
 541:.\CMSIS\Core\Include/core_cm4.h **** 
 542:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_SCR_SLEEPDEEP_Pos               2U                                            /*!< SCB 
 543:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_SCR_SLEEPDEEP_Msk              (1UL << SCB_SCR_SLEEPDEEP_Pos)                 /*!< SCB 
 544:.\CMSIS\Core\Include/core_cm4.h **** 
 545:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_SCR_SLEEPONEXIT_Pos             1U                                            /*!< SCB 
 546:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_SCR_SLEEPONEXIT_Msk            (1UL << SCB_SCR_SLEEPONEXIT_Pos)               /*!< SCB 
 547:.\CMSIS\Core\Include/core_cm4.h **** 
 548:.\CMSIS\Core\Include/core_cm4.h **** /* SCB Configuration Control Register Definitions */
 549:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_CCR_STKALIGN_Pos                9U                                            /*!< SCB 
 550:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_CCR_STKALIGN_Msk               (1UL << SCB_CCR_STKALIGN_Pos)                  /*!< SCB 
 551:.\CMSIS\Core\Include/core_cm4.h **** 
 552:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_CCR_BFHFNMIGN_Pos               8U                                            /*!< SCB 
 553:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_CCR_BFHFNMIGN_Msk              (1UL << SCB_CCR_BFHFNMIGN_Pos)                 /*!< SCB 
 554:.\CMSIS\Core\Include/core_cm4.h **** 
 555:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_CCR_DIV_0_TRP_Pos               4U                                            /*!< SCB 
 556:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_CCR_DIV_0_TRP_Msk              (1UL << SCB_CCR_DIV_0_TRP_Pos)                 /*!< SCB 
 557:.\CMSIS\Core\Include/core_cm4.h **** 
 558:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_CCR_UNALIGN_TRP_Pos             3U                                            /*!< SCB 
 559:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_CCR_UNALIGN_TRP_Msk            (1UL << SCB_CCR_UNALIGN_TRP_Pos)               /*!< SCB 
 560:.\CMSIS\Core\Include/core_cm4.h **** 
 561:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_CCR_USERSETMPEND_Pos            1U                                            /*!< SCB 
 562:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_CCR_USERSETMPEND_Msk           (1UL << SCB_CCR_USERSETMPEND_Pos)              /*!< SCB 
 563:.\CMSIS\Core\Include/core_cm4.h **** 
 564:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_CCR_NONBASETHRDENA_Pos          0U                                            /*!< SCB 
 565:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_CCR_NONBASETHRDENA_Msk         (1UL /*<< SCB_CCR_NONBASETHRDENA_Pos*/)        /*!< SCB 
 566:.\CMSIS\Core\Include/core_cm4.h **** 
 567:.\CMSIS\Core\Include/core_cm4.h **** /* SCB System Handler Control and State Register Definitions */
 568:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_SHCSR_USGFAULTENA_Pos          18U                                            /*!< SCB 
 569:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_SHCSR_USGFAULTENA_Msk          (1UL << SCB_SHCSR_USGFAULTENA_Pos)             /*!< SCB 
 570:.\CMSIS\Core\Include/core_cm4.h **** 
 571:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_SHCSR_BUSFAULTENA_Pos          17U                                            /*!< SCB 
 572:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_SHCSR_BUSFAULTENA_Msk          (1UL << SCB_SHCSR_BUSFAULTENA_Pos)             /*!< SCB 
 573:.\CMSIS\Core\Include/core_cm4.h **** 
 574:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_SHCSR_MEMFAULTENA_Pos          16U                                            /*!< SCB 
 575:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_SHCSR_MEMFAULTENA_Msk          (1UL << SCB_SHCSR_MEMFAULTENA_Pos)             /*!< SCB 
 576:.\CMSIS\Core\Include/core_cm4.h **** 
 577:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_SHCSR_SVCALLPENDED_Pos         15U                                            /*!< SCB 
 578:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_SHCSR_SVCALLPENDED_Msk         (1UL << SCB_SHCSR_SVCALLPENDED_Pos)            /*!< SCB 
 579:.\CMSIS\Core\Include/core_cm4.h **** 
 580:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_SHCSR_BUSFAULTPENDED_Pos       14U                                            /*!< SCB 
ARM GAS  C:\Users\nicpa\AppData\Local\Temp\ccrvJxeB.s 			page 26


 581:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_SHCSR_BUSFAULTPENDED_Msk       (1UL << SCB_SHCSR_BUSFAULTPENDED_Pos)          /*!< SCB 
 582:.\CMSIS\Core\Include/core_cm4.h **** 
 583:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_SHCSR_MEMFAULTPENDED_Pos       13U                                            /*!< SCB 
 584:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_SHCSR_MEMFAULTPENDED_Msk       (1UL << SCB_SHCSR_MEMFAULTPENDED_Pos)          /*!< SCB 
 585:.\CMSIS\Core\Include/core_cm4.h **** 
 586:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_SHCSR_USGFAULTPENDED_Pos       12U                                            /*!< SCB 
 587:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_SHCSR_USGFAULTPENDED_Msk       (1UL << SCB_SHCSR_USGFAULTPENDED_Pos)          /*!< SCB 
 588:.\CMSIS\Core\Include/core_cm4.h **** 
 589:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_SHCSR_SYSTICKACT_Pos           11U                                            /*!< SCB 
 590:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_SHCSR_SYSTICKACT_Msk           (1UL << SCB_SHCSR_SYSTICKACT_Pos)              /*!< SCB 
 591:.\CMSIS\Core\Include/core_cm4.h **** 
 592:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_SHCSR_PENDSVACT_Pos            10U                                            /*!< SCB 
 593:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_SHCSR_PENDSVACT_Msk            (1UL << SCB_SHCSR_PENDSVACT_Pos)               /*!< SCB 
 594:.\CMSIS\Core\Include/core_cm4.h **** 
 595:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_SHCSR_MONITORACT_Pos            8U                                            /*!< SCB 
 596:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_SHCSR_MONITORACT_Msk           (1UL << SCB_SHCSR_MONITORACT_Pos)              /*!< SCB 
 597:.\CMSIS\Core\Include/core_cm4.h **** 
 598:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_SHCSR_SVCALLACT_Pos             7U                                            /*!< SCB 
 599:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_SHCSR_SVCALLACT_Msk            (1UL << SCB_SHCSR_SVCALLACT_Pos)               /*!< SCB 
 600:.\CMSIS\Core\Include/core_cm4.h **** 
 601:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_SHCSR_USGFAULTACT_Pos           3U                                            /*!< SCB 
 602:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_SHCSR_USGFAULTACT_Msk          (1UL << SCB_SHCSR_USGFAULTACT_Pos)             /*!< SCB 
 603:.\CMSIS\Core\Include/core_cm4.h **** 
 604:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_SHCSR_BUSFAULTACT_Pos           1U                                            /*!< SCB 
 605:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_SHCSR_BUSFAULTACT_Msk          (1UL << SCB_SHCSR_BUSFAULTACT_Pos)             /*!< SCB 
 606:.\CMSIS\Core\Include/core_cm4.h **** 
 607:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_SHCSR_MEMFAULTACT_Pos           0U                                            /*!< SCB 
 608:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_SHCSR_MEMFAULTACT_Msk          (1UL /*<< SCB_SHCSR_MEMFAULTACT_Pos*/)         /*!< SCB 
 609:.\CMSIS\Core\Include/core_cm4.h **** 
 610:.\CMSIS\Core\Include/core_cm4.h **** /* SCB Configurable Fault Status Register Definitions */
 611:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_CFSR_USGFAULTSR_Pos            16U                                            /*!< SCB 
 612:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_CFSR_USGFAULTSR_Msk            (0xFFFFUL << SCB_CFSR_USGFAULTSR_Pos)          /*!< SCB 
 613:.\CMSIS\Core\Include/core_cm4.h **** 
 614:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_CFSR_BUSFAULTSR_Pos             8U                                            /*!< SCB 
 615:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_CFSR_BUSFAULTSR_Msk            (0xFFUL << SCB_CFSR_BUSFAULTSR_Pos)            /*!< SCB 
 616:.\CMSIS\Core\Include/core_cm4.h **** 
 617:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_CFSR_MEMFAULTSR_Pos             0U                                            /*!< SCB 
 618:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_CFSR_MEMFAULTSR_Msk            (0xFFUL /*<< SCB_CFSR_MEMFAULTSR_Pos*/)        /*!< SCB 
 619:.\CMSIS\Core\Include/core_cm4.h **** 
 620:.\CMSIS\Core\Include/core_cm4.h **** /* MemManage Fault Status Register (part of SCB Configurable Fault Status Register) */
 621:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_CFSR_MMARVALID_Pos             (SCB_SHCSR_MEMFAULTACT_Pos + 7U)               /*!< SCB 
 622:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_CFSR_MMARVALID_Msk             (1UL << SCB_CFSR_MMARVALID_Pos)                /*!< SCB 
 623:.\CMSIS\Core\Include/core_cm4.h **** 
 624:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_CFSR_MLSPERR_Pos               (SCB_SHCSR_MEMFAULTACT_Pos + 5U)               /*!< SCB 
 625:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_CFSR_MLSPERR_Msk               (1UL << SCB_CFSR_MLSPERR_Pos)                  /*!< SCB 
 626:.\CMSIS\Core\Include/core_cm4.h **** 
 627:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_CFSR_MSTKERR_Pos               (SCB_SHCSR_MEMFAULTACT_Pos + 4U)               /*!< SCB 
 628:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_CFSR_MSTKERR_Msk               (1UL << SCB_CFSR_MSTKERR_Pos)                  /*!< SCB 
 629:.\CMSIS\Core\Include/core_cm4.h **** 
 630:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_CFSR_MUNSTKERR_Pos             (SCB_SHCSR_MEMFAULTACT_Pos + 3U)               /*!< SCB 
 631:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_CFSR_MUNSTKERR_Msk             (1UL << SCB_CFSR_MUNSTKERR_Pos)                /*!< SCB 
 632:.\CMSIS\Core\Include/core_cm4.h **** 
 633:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_CFSR_DACCVIOL_Pos              (SCB_SHCSR_MEMFAULTACT_Pos + 1U)               /*!< SCB 
 634:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_CFSR_DACCVIOL_Msk              (1UL << SCB_CFSR_DACCVIOL_Pos)                 /*!< SCB 
 635:.\CMSIS\Core\Include/core_cm4.h **** 
 636:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_CFSR_IACCVIOL_Pos              (SCB_SHCSR_MEMFAULTACT_Pos + 0U)               /*!< SCB 
 637:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_CFSR_IACCVIOL_Msk              (1UL /*<< SCB_CFSR_IACCVIOL_Pos*/)             /*!< SCB 
ARM GAS  C:\Users\nicpa\AppData\Local\Temp\ccrvJxeB.s 			page 27


 638:.\CMSIS\Core\Include/core_cm4.h **** 
 639:.\CMSIS\Core\Include/core_cm4.h **** /* BusFault Status Register (part of SCB Configurable Fault Status Register) */
 640:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_CFSR_BFARVALID_Pos            (SCB_CFSR_BUSFAULTSR_Pos + 7U)                  /*!< SCB 
 641:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_CFSR_BFARVALID_Msk            (1UL << SCB_CFSR_BFARVALID_Pos)                 /*!< SCB 
 642:.\CMSIS\Core\Include/core_cm4.h **** 
 643:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_CFSR_LSPERR_Pos               (SCB_CFSR_BUSFAULTSR_Pos + 5U)                  /*!< SCB 
 644:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_CFSR_LSPERR_Msk               (1UL << SCB_CFSR_LSPERR_Pos)                    /*!< SCB 
 645:.\CMSIS\Core\Include/core_cm4.h **** 
 646:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_CFSR_STKERR_Pos               (SCB_CFSR_BUSFAULTSR_Pos + 4U)                  /*!< SCB 
 647:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_CFSR_STKERR_Msk               (1UL << SCB_CFSR_STKERR_Pos)                    /*!< SCB 
 648:.\CMSIS\Core\Include/core_cm4.h **** 
 649:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_CFSR_UNSTKERR_Pos             (SCB_CFSR_BUSFAULTSR_Pos + 3U)                  /*!< SCB 
 650:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_CFSR_UNSTKERR_Msk             (1UL << SCB_CFSR_UNSTKERR_Pos)                  /*!< SCB 
 651:.\CMSIS\Core\Include/core_cm4.h **** 
 652:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_CFSR_IMPRECISERR_Pos          (SCB_CFSR_BUSFAULTSR_Pos + 2U)                  /*!< SCB 
 653:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_CFSR_IMPRECISERR_Msk          (1UL << SCB_CFSR_IMPRECISERR_Pos)               /*!< SCB 
 654:.\CMSIS\Core\Include/core_cm4.h **** 
 655:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_CFSR_PRECISERR_Pos            (SCB_CFSR_BUSFAULTSR_Pos + 1U)                  /*!< SCB 
 656:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_CFSR_PRECISERR_Msk            (1UL << SCB_CFSR_PRECISERR_Pos)                 /*!< SCB 
 657:.\CMSIS\Core\Include/core_cm4.h **** 
 658:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_CFSR_IBUSERR_Pos              (SCB_CFSR_BUSFAULTSR_Pos + 0U)                  /*!< SCB 
 659:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_CFSR_IBUSERR_Msk              (1UL << SCB_CFSR_IBUSERR_Pos)                   /*!< SCB 
 660:.\CMSIS\Core\Include/core_cm4.h **** 
 661:.\CMSIS\Core\Include/core_cm4.h **** /* UsageFault Status Register (part of SCB Configurable Fault Status Register) */
 662:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_CFSR_DIVBYZERO_Pos            (SCB_CFSR_USGFAULTSR_Pos + 9U)                  /*!< SCB 
 663:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_CFSR_DIVBYZERO_Msk            (1UL << SCB_CFSR_DIVBYZERO_Pos)                 /*!< SCB 
 664:.\CMSIS\Core\Include/core_cm4.h **** 
 665:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_CFSR_UNALIGNED_Pos            (SCB_CFSR_USGFAULTSR_Pos + 8U)                  /*!< SCB 
 666:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_CFSR_UNALIGNED_Msk            (1UL << SCB_CFSR_UNALIGNED_Pos)                 /*!< SCB 
 667:.\CMSIS\Core\Include/core_cm4.h **** 
 668:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_CFSR_NOCP_Pos                 (SCB_CFSR_USGFAULTSR_Pos + 3U)                  /*!< SCB 
 669:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_CFSR_NOCP_Msk                 (1UL << SCB_CFSR_NOCP_Pos)                      /*!< SCB 
 670:.\CMSIS\Core\Include/core_cm4.h **** 
 671:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_CFSR_INVPC_Pos                (SCB_CFSR_USGFAULTSR_Pos + 2U)                  /*!< SCB 
 672:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_CFSR_INVPC_Msk                (1UL << SCB_CFSR_INVPC_Pos)                     /*!< SCB 
 673:.\CMSIS\Core\Include/core_cm4.h **** 
 674:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_CFSR_INVSTATE_Pos             (SCB_CFSR_USGFAULTSR_Pos + 1U)                  /*!< SCB 
 675:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_CFSR_INVSTATE_Msk             (1UL << SCB_CFSR_INVSTATE_Pos)                  /*!< SCB 
 676:.\CMSIS\Core\Include/core_cm4.h **** 
 677:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_CFSR_UNDEFINSTR_Pos           (SCB_CFSR_USGFAULTSR_Pos + 0U)                  /*!< SCB 
 678:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_CFSR_UNDEFINSTR_Msk           (1UL << SCB_CFSR_UNDEFINSTR_Pos)                /*!< SCB 
 679:.\CMSIS\Core\Include/core_cm4.h **** 
 680:.\CMSIS\Core\Include/core_cm4.h **** /* SCB Hard Fault Status Register Definitions */
 681:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_HFSR_DEBUGEVT_Pos              31U                                            /*!< SCB 
 682:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_HFSR_DEBUGEVT_Msk              (1UL << SCB_HFSR_DEBUGEVT_Pos)                 /*!< SCB 
 683:.\CMSIS\Core\Include/core_cm4.h **** 
 684:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_HFSR_FORCED_Pos                30U                                            /*!< SCB 
 685:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_HFSR_FORCED_Msk                (1UL << SCB_HFSR_FORCED_Pos)                   /*!< SCB 
 686:.\CMSIS\Core\Include/core_cm4.h **** 
 687:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_HFSR_VECTTBL_Pos                1U                                            /*!< SCB 
 688:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_HFSR_VECTTBL_Msk               (1UL << SCB_HFSR_VECTTBL_Pos)                  /*!< SCB 
 689:.\CMSIS\Core\Include/core_cm4.h **** 
 690:.\CMSIS\Core\Include/core_cm4.h **** /* SCB Debug Fault Status Register Definitions */
 691:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_DFSR_EXTERNAL_Pos               4U                                            /*!< SCB 
 692:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_DFSR_EXTERNAL_Msk              (1UL << SCB_DFSR_EXTERNAL_Pos)                 /*!< SCB 
 693:.\CMSIS\Core\Include/core_cm4.h **** 
 694:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_DFSR_VCATCH_Pos                 3U                                            /*!< SCB 
ARM GAS  C:\Users\nicpa\AppData\Local\Temp\ccrvJxeB.s 			page 28


 695:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_DFSR_VCATCH_Msk                (1UL << SCB_DFSR_VCATCH_Pos)                   /*!< SCB 
 696:.\CMSIS\Core\Include/core_cm4.h **** 
 697:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_DFSR_DWTTRAP_Pos                2U                                            /*!< SCB 
 698:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_DFSR_DWTTRAP_Msk               (1UL << SCB_DFSR_DWTTRAP_Pos)                  /*!< SCB 
 699:.\CMSIS\Core\Include/core_cm4.h **** 
 700:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_DFSR_BKPT_Pos                   1U                                            /*!< SCB 
 701:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_DFSR_BKPT_Msk                  (1UL << SCB_DFSR_BKPT_Pos)                     /*!< SCB 
 702:.\CMSIS\Core\Include/core_cm4.h **** 
 703:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_DFSR_HALTED_Pos                 0U                                            /*!< SCB 
 704:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_DFSR_HALTED_Msk                (1UL /*<< SCB_DFSR_HALTED_Pos*/)               /*!< SCB 
 705:.\CMSIS\Core\Include/core_cm4.h **** 
 706:.\CMSIS\Core\Include/core_cm4.h **** /*@} end of group CMSIS_SCB */
 707:.\CMSIS\Core\Include/core_cm4.h **** 
 708:.\CMSIS\Core\Include/core_cm4.h **** 
 709:.\CMSIS\Core\Include/core_cm4.h **** /**
 710:.\CMSIS\Core\Include/core_cm4.h ****   \ingroup  CMSIS_core_register
 711:.\CMSIS\Core\Include/core_cm4.h ****   \defgroup CMSIS_SCnSCB System Controls not in SCB (SCnSCB)
 712:.\CMSIS\Core\Include/core_cm4.h ****   \brief    Type definitions for the System Control and ID Register not in the SCB
 713:.\CMSIS\Core\Include/core_cm4.h ****   @{
 714:.\CMSIS\Core\Include/core_cm4.h ****  */
 715:.\CMSIS\Core\Include/core_cm4.h **** 
 716:.\CMSIS\Core\Include/core_cm4.h **** /**
 717:.\CMSIS\Core\Include/core_cm4.h ****   \brief  Structure type to access the System Control and ID Register not in the SCB.
 718:.\CMSIS\Core\Include/core_cm4.h ****  */
 719:.\CMSIS\Core\Include/core_cm4.h **** typedef struct
 720:.\CMSIS\Core\Include/core_cm4.h **** {
 721:.\CMSIS\Core\Include/core_cm4.h ****         uint32_t RESERVED0[1U];
 722:.\CMSIS\Core\Include/core_cm4.h ****   __IM  uint32_t ICTR;                   /*!< Offset: 0x004 (R/ )  Interrupt Controller Type Regist
 723:.\CMSIS\Core\Include/core_cm4.h ****   __IOM uint32_t ACTLR;                  /*!< Offset: 0x008 (R/W)  Auxiliary Control Register */
 724:.\CMSIS\Core\Include/core_cm4.h **** } SCnSCB_Type;
 725:.\CMSIS\Core\Include/core_cm4.h **** 
 726:.\CMSIS\Core\Include/core_cm4.h **** /* Interrupt Controller Type Register Definitions */
 727:.\CMSIS\Core\Include/core_cm4.h **** #define SCnSCB_ICTR_INTLINESNUM_Pos         0U                                         /*!< ICTR: I
 728:.\CMSIS\Core\Include/core_cm4.h **** #define SCnSCB_ICTR_INTLINESNUM_Msk        (0xFUL /*<< SCnSCB_ICTR_INTLINESNUM_Pos*/)  /*!< ICTR: I
 729:.\CMSIS\Core\Include/core_cm4.h **** 
 730:.\CMSIS\Core\Include/core_cm4.h **** /* Auxiliary Control Register Definitions */
 731:.\CMSIS\Core\Include/core_cm4.h **** #define SCnSCB_ACTLR_DISOOFP_Pos            9U                                         /*!< ACTLR: 
 732:.\CMSIS\Core\Include/core_cm4.h **** #define SCnSCB_ACTLR_DISOOFP_Msk           (1UL << SCnSCB_ACTLR_DISOOFP_Pos)           /*!< ACTLR: 
 733:.\CMSIS\Core\Include/core_cm4.h **** 
 734:.\CMSIS\Core\Include/core_cm4.h **** #define SCnSCB_ACTLR_DISFPCA_Pos            8U                                         /*!< ACTLR: 
 735:.\CMSIS\Core\Include/core_cm4.h **** #define SCnSCB_ACTLR_DISFPCA_Msk           (1UL << SCnSCB_ACTLR_DISFPCA_Pos)           /*!< ACTLR: 
 736:.\CMSIS\Core\Include/core_cm4.h **** 
 737:.\CMSIS\Core\Include/core_cm4.h **** #define SCnSCB_ACTLR_DISFOLD_Pos            2U                                         /*!< ACTLR: 
 738:.\CMSIS\Core\Include/core_cm4.h **** #define SCnSCB_ACTLR_DISFOLD_Msk           (1UL << SCnSCB_ACTLR_DISFOLD_Pos)           /*!< ACTLR: 
 739:.\CMSIS\Core\Include/core_cm4.h **** 
 740:.\CMSIS\Core\Include/core_cm4.h **** #define SCnSCB_ACTLR_DISDEFWBUF_Pos         1U                                         /*!< ACTLR: 
 741:.\CMSIS\Core\Include/core_cm4.h **** #define SCnSCB_ACTLR_DISDEFWBUF_Msk        (1UL << SCnSCB_ACTLR_DISDEFWBUF_Pos)        /*!< ACTLR: 
 742:.\CMSIS\Core\Include/core_cm4.h **** 
 743:.\CMSIS\Core\Include/core_cm4.h **** #define SCnSCB_ACTLR_DISMCYCINT_Pos         0U                                         /*!< ACTLR: 
 744:.\CMSIS\Core\Include/core_cm4.h **** #define SCnSCB_ACTLR_DISMCYCINT_Msk        (1UL /*<< SCnSCB_ACTLR_DISMCYCINT_Pos*/)    /*!< ACTLR: 
 745:.\CMSIS\Core\Include/core_cm4.h **** 
 746:.\CMSIS\Core\Include/core_cm4.h **** /*@} end of group CMSIS_SCnotSCB */
 747:.\CMSIS\Core\Include/core_cm4.h **** 
 748:.\CMSIS\Core\Include/core_cm4.h **** 
 749:.\CMSIS\Core\Include/core_cm4.h **** /**
 750:.\CMSIS\Core\Include/core_cm4.h ****   \ingroup  CMSIS_core_register
 751:.\CMSIS\Core\Include/core_cm4.h ****   \defgroup CMSIS_SysTick     System Tick Timer (SysTick)
ARM GAS  C:\Users\nicpa\AppData\Local\Temp\ccrvJxeB.s 			page 29


 752:.\CMSIS\Core\Include/core_cm4.h ****   \brief    Type definitions for the System Timer Registers.
 753:.\CMSIS\Core\Include/core_cm4.h ****   @{
 754:.\CMSIS\Core\Include/core_cm4.h ****  */
 755:.\CMSIS\Core\Include/core_cm4.h **** 
 756:.\CMSIS\Core\Include/core_cm4.h **** /**
 757:.\CMSIS\Core\Include/core_cm4.h ****   \brief  Structure type to access the System Timer (SysTick).
 758:.\CMSIS\Core\Include/core_cm4.h ****  */
 759:.\CMSIS\Core\Include/core_cm4.h **** typedef struct
 760:.\CMSIS\Core\Include/core_cm4.h **** {
 761:.\CMSIS\Core\Include/core_cm4.h ****   __IOM uint32_t CTRL;                   /*!< Offset: 0x000 (R/W)  SysTick Control and Status Regis
 762:.\CMSIS\Core\Include/core_cm4.h ****   __IOM uint32_t LOAD;                   /*!< Offset: 0x004 (R/W)  SysTick Reload Value Register */
 763:.\CMSIS\Core\Include/core_cm4.h ****   __IOM uint32_t VAL;                    /*!< Offset: 0x008 (R/W)  SysTick Current Value Register *
 764:.\CMSIS\Core\Include/core_cm4.h ****   __IM  uint32_t CALIB;                  /*!< Offset: 0x00C (R/ )  SysTick Calibration Register */
 765:.\CMSIS\Core\Include/core_cm4.h **** } SysTick_Type;
 766:.\CMSIS\Core\Include/core_cm4.h **** 
 767:.\CMSIS\Core\Include/core_cm4.h **** /* SysTick Control / Status Register Definitions */
 768:.\CMSIS\Core\Include/core_cm4.h **** #define SysTick_CTRL_COUNTFLAG_Pos         16U                                            /*!< SysT
 769:.\CMSIS\Core\Include/core_cm4.h **** #define SysTick_CTRL_COUNTFLAG_Msk         (1UL << SysTick_CTRL_COUNTFLAG_Pos)            /*!< SysT
 770:.\CMSIS\Core\Include/core_cm4.h **** 
 771:.\CMSIS\Core\Include/core_cm4.h **** #define SysTick_CTRL_CLKSOURCE_Pos          2U                                            /*!< SysT
 772:.\CMSIS\Core\Include/core_cm4.h **** #define SysTick_CTRL_CLKSOURCE_Msk         (1UL << SysTick_CTRL_CLKSOURCE_Pos)            /*!< SysT
 773:.\CMSIS\Core\Include/core_cm4.h **** 
 774:.\CMSIS\Core\Include/core_cm4.h **** #define SysTick_CTRL_TICKINT_Pos            1U                                            /*!< SysT
 775:.\CMSIS\Core\Include/core_cm4.h **** #define SysTick_CTRL_TICKINT_Msk           (1UL << SysTick_CTRL_TICKINT_Pos)              /*!< SysT
 776:.\CMSIS\Core\Include/core_cm4.h **** 
 777:.\CMSIS\Core\Include/core_cm4.h **** #define SysTick_CTRL_ENABLE_Pos             0U                                            /*!< SysT
 778:.\CMSIS\Core\Include/core_cm4.h **** #define SysTick_CTRL_ENABLE_Msk            (1UL /*<< SysTick_CTRL_ENABLE_Pos*/)           /*!< SysT
 779:.\CMSIS\Core\Include/core_cm4.h **** 
 780:.\CMSIS\Core\Include/core_cm4.h **** /* SysTick Reload Register Definitions */
 781:.\CMSIS\Core\Include/core_cm4.h **** #define SysTick_LOAD_RELOAD_Pos             0U                                            /*!< SysT
 782:.\CMSIS\Core\Include/core_cm4.h **** #define SysTick_LOAD_RELOAD_Msk            (0xFFFFFFUL /*<< SysTick_LOAD_RELOAD_Pos*/)    /*!< SysT
 783:.\CMSIS\Core\Include/core_cm4.h **** 
 784:.\CMSIS\Core\Include/core_cm4.h **** /* SysTick Current Register Definitions */
 785:.\CMSIS\Core\Include/core_cm4.h **** #define SysTick_VAL_CURRENT_Pos             0U                                            /*!< SysT
 786:.\CMSIS\Core\Include/core_cm4.h **** #define SysTick_VAL_CURRENT_Msk            (0xFFFFFFUL /*<< SysTick_VAL_CURRENT_Pos*/)    /*!< SysT
 787:.\CMSIS\Core\Include/core_cm4.h **** 
 788:.\CMSIS\Core\Include/core_cm4.h **** /* SysTick Calibration Register Definitions */
 789:.\CMSIS\Core\Include/core_cm4.h **** #define SysTick_CALIB_NOREF_Pos            31U                                            /*!< SysT
 790:.\CMSIS\Core\Include/core_cm4.h **** #define SysTick_CALIB_NOREF_Msk            (1UL << SysTick_CALIB_NOREF_Pos)               /*!< SysT
 791:.\CMSIS\Core\Include/core_cm4.h **** 
 792:.\CMSIS\Core\Include/core_cm4.h **** #define SysTick_CALIB_SKEW_Pos             30U                                            /*!< SysT
 793:.\CMSIS\Core\Include/core_cm4.h **** #define SysTick_CALIB_SKEW_Msk             (1UL << SysTick_CALIB_SKEW_Pos)                /*!< SysT
 794:.\CMSIS\Core\Include/core_cm4.h **** 
 795:.\CMSIS\Core\Include/core_cm4.h **** #define SysTick_CALIB_TENMS_Pos             0U                                            /*!< SysT
 796:.\CMSIS\Core\Include/core_cm4.h **** #define SysTick_CALIB_TENMS_Msk            (0xFFFFFFUL /*<< SysTick_CALIB_TENMS_Pos*/)    /*!< SysT
 797:.\CMSIS\Core\Include/core_cm4.h **** 
 798:.\CMSIS\Core\Include/core_cm4.h **** /*@} end of group CMSIS_SysTick */
 799:.\CMSIS\Core\Include/core_cm4.h **** 
 800:.\CMSIS\Core\Include/core_cm4.h **** 
 801:.\CMSIS\Core\Include/core_cm4.h **** /**
 802:.\CMSIS\Core\Include/core_cm4.h ****   \ingroup  CMSIS_core_register
 803:.\CMSIS\Core\Include/core_cm4.h ****   \defgroup CMSIS_ITM     Instrumentation Trace Macrocell (ITM)
 804:.\CMSIS\Core\Include/core_cm4.h ****   \brief    Type definitions for the Instrumentation Trace Macrocell (ITM)
 805:.\CMSIS\Core\Include/core_cm4.h ****   @{
 806:.\CMSIS\Core\Include/core_cm4.h ****  */
 807:.\CMSIS\Core\Include/core_cm4.h **** 
 808:.\CMSIS\Core\Include/core_cm4.h **** /**
ARM GAS  C:\Users\nicpa\AppData\Local\Temp\ccrvJxeB.s 			page 30


 809:.\CMSIS\Core\Include/core_cm4.h ****   \brief  Structure type to access the Instrumentation Trace Macrocell Register (ITM).
 810:.\CMSIS\Core\Include/core_cm4.h ****  */
 811:.\CMSIS\Core\Include/core_cm4.h **** typedef struct
 812:.\CMSIS\Core\Include/core_cm4.h **** {
 813:.\CMSIS\Core\Include/core_cm4.h ****   __OM  union
 814:.\CMSIS\Core\Include/core_cm4.h ****   {
 815:.\CMSIS\Core\Include/core_cm4.h ****     __OM  uint8_t    u8;                 /*!< Offset: 0x000 ( /W)  ITM Stimulus Port 8-bit */
 816:.\CMSIS\Core\Include/core_cm4.h ****     __OM  uint16_t   u16;                /*!< Offset: 0x000 ( /W)  ITM Stimulus Port 16-bit */
 817:.\CMSIS\Core\Include/core_cm4.h ****     __OM  uint32_t   u32;                /*!< Offset: 0x000 ( /W)  ITM Stimulus Port 32-bit */
 818:.\CMSIS\Core\Include/core_cm4.h ****   }  PORT [32U];                         /*!< Offset: 0x000 ( /W)  ITM Stimulus Port Registers */
 819:.\CMSIS\Core\Include/core_cm4.h ****         uint32_t RESERVED0[864U];
 820:.\CMSIS\Core\Include/core_cm4.h ****   __IOM uint32_t TER;                    /*!< Offset: 0xE00 (R/W)  ITM Trace Enable Register */
 821:.\CMSIS\Core\Include/core_cm4.h ****         uint32_t RESERVED1[15U];
 822:.\CMSIS\Core\Include/core_cm4.h ****   __IOM uint32_t TPR;                    /*!< Offset: 0xE40 (R/W)  ITM Trace Privilege Register */
 823:.\CMSIS\Core\Include/core_cm4.h ****         uint32_t RESERVED2[15U];
 824:.\CMSIS\Core\Include/core_cm4.h ****   __IOM uint32_t TCR;                    /*!< Offset: 0xE80 (R/W)  ITM Trace Control Register */
 825:.\CMSIS\Core\Include/core_cm4.h ****         uint32_t RESERVED3[29U];
 826:.\CMSIS\Core\Include/core_cm4.h ****   __OM  uint32_t IWR;                    /*!< Offset: 0xEF8 ( /W)  ITM Integration Write Register *
 827:.\CMSIS\Core\Include/core_cm4.h ****   __IM  uint32_t IRR;                    /*!< Offset: 0xEFC (R/ )  ITM Integration Read Register */
 828:.\CMSIS\Core\Include/core_cm4.h ****   __IOM uint32_t IMCR;                   /*!< Offset: 0xF00 (R/W)  ITM Integration Mode Control Reg
 829:.\CMSIS\Core\Include/core_cm4.h ****         uint32_t RESERVED4[43U];
 830:.\CMSIS\Core\Include/core_cm4.h ****   __OM  uint32_t LAR;                    /*!< Offset: 0xFB0 ( /W)  ITM Lock Access Register */
 831:.\CMSIS\Core\Include/core_cm4.h ****   __IM  uint32_t LSR;                    /*!< Offset: 0xFB4 (R/ )  ITM Lock Status Register */
 832:.\CMSIS\Core\Include/core_cm4.h ****         uint32_t RESERVED5[6U];
 833:.\CMSIS\Core\Include/core_cm4.h ****   __IM  uint32_t PID4;                   /*!< Offset: 0xFD0 (R/ )  ITM Peripheral Identification Re
 834:.\CMSIS\Core\Include/core_cm4.h ****   __IM  uint32_t PID5;                   /*!< Offset: 0xFD4 (R/ )  ITM Peripheral Identification Re
 835:.\CMSIS\Core\Include/core_cm4.h ****   __IM  uint32_t PID6;                   /*!< Offset: 0xFD8 (R/ )  ITM Peripheral Identification Re
 836:.\CMSIS\Core\Include/core_cm4.h ****   __IM  uint32_t PID7;                   /*!< Offset: 0xFDC (R/ )  ITM Peripheral Identification Re
 837:.\CMSIS\Core\Include/core_cm4.h ****   __IM  uint32_t PID0;                   /*!< Offset: 0xFE0 (R/ )  ITM Peripheral Identification Re
 838:.\CMSIS\Core\Include/core_cm4.h ****   __IM  uint32_t PID1;                   /*!< Offset: 0xFE4 (R/ )  ITM Peripheral Identification Re
 839:.\CMSIS\Core\Include/core_cm4.h ****   __IM  uint32_t PID2;                   /*!< Offset: 0xFE8 (R/ )  ITM Peripheral Identification Re
 840:.\CMSIS\Core\Include/core_cm4.h ****   __IM  uint32_t PID3;                   /*!< Offset: 0xFEC (R/ )  ITM Peripheral Identification Re
 841:.\CMSIS\Core\Include/core_cm4.h ****   __IM  uint32_t CID0;                   /*!< Offset: 0xFF0 (R/ )  ITM Component  Identification Re
 842:.\CMSIS\Core\Include/core_cm4.h ****   __IM  uint32_t CID1;                   /*!< Offset: 0xFF4 (R/ )  ITM Component  Identification Re
 843:.\CMSIS\Core\Include/core_cm4.h ****   __IM  uint32_t CID2;                   /*!< Offset: 0xFF8 (R/ )  ITM Component  Identification Re
 844:.\CMSIS\Core\Include/core_cm4.h ****   __IM  uint32_t CID3;                   /*!< Offset: 0xFFC (R/ )  ITM Component  Identification Re
 845:.\CMSIS\Core\Include/core_cm4.h **** } ITM_Type;
 846:.\CMSIS\Core\Include/core_cm4.h **** 
 847:.\CMSIS\Core\Include/core_cm4.h **** /* ITM Trace Privilege Register Definitions */
 848:.\CMSIS\Core\Include/core_cm4.h **** #define ITM_TPR_PRIVMASK_Pos                0U                                            /*!< ITM 
 849:.\CMSIS\Core\Include/core_cm4.h **** #define ITM_TPR_PRIVMASK_Msk               (0xFFFFFFFFUL /*<< ITM_TPR_PRIVMASK_Pos*/)     /*!< ITM 
 850:.\CMSIS\Core\Include/core_cm4.h **** 
 851:.\CMSIS\Core\Include/core_cm4.h **** /* ITM Trace Control Register Definitions */
 852:.\CMSIS\Core\Include/core_cm4.h **** #define ITM_TCR_BUSY_Pos                   23U                                            /*!< ITM 
 853:.\CMSIS\Core\Include/core_cm4.h **** #define ITM_TCR_BUSY_Msk                   (1UL << ITM_TCR_BUSY_Pos)                      /*!< ITM 
 854:.\CMSIS\Core\Include/core_cm4.h **** 
 855:.\CMSIS\Core\Include/core_cm4.h **** #define ITM_TCR_TraceBusID_Pos             16U                                            /*!< ITM 
 856:.\CMSIS\Core\Include/core_cm4.h **** #define ITM_TCR_TraceBusID_Msk             (0x7FUL << ITM_TCR_TraceBusID_Pos)             /*!< ITM 
 857:.\CMSIS\Core\Include/core_cm4.h **** 
 858:.\CMSIS\Core\Include/core_cm4.h **** #define ITM_TCR_GTSFREQ_Pos                10U                                            /*!< ITM 
 859:.\CMSIS\Core\Include/core_cm4.h **** #define ITM_TCR_GTSFREQ_Msk                (3UL << ITM_TCR_GTSFREQ_Pos)                   /*!< ITM 
 860:.\CMSIS\Core\Include/core_cm4.h **** 
 861:.\CMSIS\Core\Include/core_cm4.h **** #define ITM_TCR_TSPrescale_Pos              8U                                            /*!< ITM 
 862:.\CMSIS\Core\Include/core_cm4.h **** #define ITM_TCR_TSPrescale_Msk             (3UL << ITM_TCR_TSPrescale_Pos)                /*!< ITM 
 863:.\CMSIS\Core\Include/core_cm4.h **** 
 864:.\CMSIS\Core\Include/core_cm4.h **** #define ITM_TCR_SWOENA_Pos                  4U                                            /*!< ITM 
 865:.\CMSIS\Core\Include/core_cm4.h **** #define ITM_TCR_SWOENA_Msk                 (1UL << ITM_TCR_SWOENA_Pos)                    /*!< ITM 
ARM GAS  C:\Users\nicpa\AppData\Local\Temp\ccrvJxeB.s 			page 31


 866:.\CMSIS\Core\Include/core_cm4.h **** 
 867:.\CMSIS\Core\Include/core_cm4.h **** #define ITM_TCR_DWTENA_Pos                  3U                                            /*!< ITM 
 868:.\CMSIS\Core\Include/core_cm4.h **** #define ITM_TCR_DWTENA_Msk                 (1UL << ITM_TCR_DWTENA_Pos)                    /*!< ITM 
 869:.\CMSIS\Core\Include/core_cm4.h **** 
 870:.\CMSIS\Core\Include/core_cm4.h **** #define ITM_TCR_SYNCENA_Pos                 2U                                            /*!< ITM 
 871:.\CMSIS\Core\Include/core_cm4.h **** #define ITM_TCR_SYNCENA_Msk                (1UL << ITM_TCR_SYNCENA_Pos)                   /*!< ITM 
 872:.\CMSIS\Core\Include/core_cm4.h **** 
 873:.\CMSIS\Core\Include/core_cm4.h **** #define ITM_TCR_TSENA_Pos                   1U                                            /*!< ITM 
 874:.\CMSIS\Core\Include/core_cm4.h **** #define ITM_TCR_TSENA_Msk                  (1UL << ITM_TCR_TSENA_Pos)                     /*!< ITM 
 875:.\CMSIS\Core\Include/core_cm4.h **** 
 876:.\CMSIS\Core\Include/core_cm4.h **** #define ITM_TCR_ITMENA_Pos                  0U                                            /*!< ITM 
 877:.\CMSIS\Core\Include/core_cm4.h **** #define ITM_TCR_ITMENA_Msk                 (1UL /*<< ITM_TCR_ITMENA_Pos*/)                /*!< ITM 
 878:.\CMSIS\Core\Include/core_cm4.h **** 
 879:.\CMSIS\Core\Include/core_cm4.h **** /* ITM Integration Write Register Definitions */
 880:.\CMSIS\Core\Include/core_cm4.h **** #define ITM_IWR_ATVALIDM_Pos                0U                                            /*!< ITM 
 881:.\CMSIS\Core\Include/core_cm4.h **** #define ITM_IWR_ATVALIDM_Msk               (1UL /*<< ITM_IWR_ATVALIDM_Pos*/)              /*!< ITM 
 882:.\CMSIS\Core\Include/core_cm4.h **** 
 883:.\CMSIS\Core\Include/core_cm4.h **** /* ITM Integration Read Register Definitions */
 884:.\CMSIS\Core\Include/core_cm4.h **** #define ITM_IRR_ATREADYM_Pos                0U                                            /*!< ITM 
 885:.\CMSIS\Core\Include/core_cm4.h **** #define ITM_IRR_ATREADYM_Msk               (1UL /*<< ITM_IRR_ATREADYM_Pos*/)              /*!< ITM 
 886:.\CMSIS\Core\Include/core_cm4.h **** 
 887:.\CMSIS\Core\Include/core_cm4.h **** /* ITM Integration Mode Control Register Definitions */
 888:.\CMSIS\Core\Include/core_cm4.h **** #define ITM_IMCR_INTEGRATION_Pos            0U                                            /*!< ITM 
 889:.\CMSIS\Core\Include/core_cm4.h **** #define ITM_IMCR_INTEGRATION_Msk           (1UL /*<< ITM_IMCR_INTEGRATION_Pos*/)          /*!< ITM 
 890:.\CMSIS\Core\Include/core_cm4.h **** 
 891:.\CMSIS\Core\Include/core_cm4.h **** /* ITM Lock Status Register Definitions */
 892:.\CMSIS\Core\Include/core_cm4.h **** #define ITM_LSR_ByteAcc_Pos                 2U                                            /*!< ITM 
 893:.\CMSIS\Core\Include/core_cm4.h **** #define ITM_LSR_ByteAcc_Msk                (1UL << ITM_LSR_ByteAcc_Pos)                   /*!< ITM 
 894:.\CMSIS\Core\Include/core_cm4.h **** 
 895:.\CMSIS\Core\Include/core_cm4.h **** #define ITM_LSR_Access_Pos                  1U                                            /*!< ITM 
 896:.\CMSIS\Core\Include/core_cm4.h **** #define ITM_LSR_Access_Msk                 (1UL << ITM_LSR_Access_Pos)                    /*!< ITM 
 897:.\CMSIS\Core\Include/core_cm4.h **** 
 898:.\CMSIS\Core\Include/core_cm4.h **** #define ITM_LSR_Present_Pos                 0U                                            /*!< ITM 
 899:.\CMSIS\Core\Include/core_cm4.h **** #define ITM_LSR_Present_Msk                (1UL /*<< ITM_LSR_Present_Pos*/)               /*!< ITM 
 900:.\CMSIS\Core\Include/core_cm4.h **** 
 901:.\CMSIS\Core\Include/core_cm4.h **** /*@}*/ /* end of group CMSIS_ITM */
 902:.\CMSIS\Core\Include/core_cm4.h **** 
 903:.\CMSIS\Core\Include/core_cm4.h **** 
 904:.\CMSIS\Core\Include/core_cm4.h **** /**
 905:.\CMSIS\Core\Include/core_cm4.h ****   \ingroup  CMSIS_core_register
 906:.\CMSIS\Core\Include/core_cm4.h ****   \defgroup CMSIS_DWT     Data Watchpoint and Trace (DWT)
 907:.\CMSIS\Core\Include/core_cm4.h ****   \brief    Type definitions for the Data Watchpoint and Trace (DWT)
 908:.\CMSIS\Core\Include/core_cm4.h ****   @{
 909:.\CMSIS\Core\Include/core_cm4.h ****  */
 910:.\CMSIS\Core\Include/core_cm4.h **** 
 911:.\CMSIS\Core\Include/core_cm4.h **** /**
 912:.\CMSIS\Core\Include/core_cm4.h ****   \brief  Structure type to access the Data Watchpoint and Trace Register (DWT).
 913:.\CMSIS\Core\Include/core_cm4.h ****  */
 914:.\CMSIS\Core\Include/core_cm4.h **** typedef struct
 915:.\CMSIS\Core\Include/core_cm4.h **** {
 916:.\CMSIS\Core\Include/core_cm4.h ****   __IOM uint32_t CTRL;                   /*!< Offset: 0x000 (R/W)  Control Register */
 917:.\CMSIS\Core\Include/core_cm4.h ****   __IOM uint32_t CYCCNT;                 /*!< Offset: 0x004 (R/W)  Cycle Count Register */
 918:.\CMSIS\Core\Include/core_cm4.h ****   __IOM uint32_t CPICNT;                 /*!< Offset: 0x008 (R/W)  CPI Count Register */
 919:.\CMSIS\Core\Include/core_cm4.h ****   __IOM uint32_t EXCCNT;                 /*!< Offset: 0x00C (R/W)  Exception Overhead Count Registe
 920:.\CMSIS\Core\Include/core_cm4.h ****   __IOM uint32_t SLEEPCNT;               /*!< Offset: 0x010 (R/W)  Sleep Count Register */
 921:.\CMSIS\Core\Include/core_cm4.h ****   __IOM uint32_t LSUCNT;                 /*!< Offset: 0x014 (R/W)  LSU Count Register */
 922:.\CMSIS\Core\Include/core_cm4.h ****   __IOM uint32_t FOLDCNT;                /*!< Offset: 0x018 (R/W)  Folded-instruction Count Registe
ARM GAS  C:\Users\nicpa\AppData\Local\Temp\ccrvJxeB.s 			page 32


 923:.\CMSIS\Core\Include/core_cm4.h ****   __IM  uint32_t PCSR;                   /*!< Offset: 0x01C (R/ )  Program Counter Sample Register 
 924:.\CMSIS\Core\Include/core_cm4.h ****   __IOM uint32_t COMP0;                  /*!< Offset: 0x020 (R/W)  Comparator Register 0 */
 925:.\CMSIS\Core\Include/core_cm4.h ****   __IOM uint32_t MASK0;                  /*!< Offset: 0x024 (R/W)  Mask Register 0 */
 926:.\CMSIS\Core\Include/core_cm4.h ****   __IOM uint32_t FUNCTION0;              /*!< Offset: 0x028 (R/W)  Function Register 0 */
 927:.\CMSIS\Core\Include/core_cm4.h ****         uint32_t RESERVED0[1U];
 928:.\CMSIS\Core\Include/core_cm4.h ****   __IOM uint32_t COMP1;                  /*!< Offset: 0x030 (R/W)  Comparator Register 1 */
 929:.\CMSIS\Core\Include/core_cm4.h ****   __IOM uint32_t MASK1;                  /*!< Offset: 0x034 (R/W)  Mask Register 1 */
 930:.\CMSIS\Core\Include/core_cm4.h ****   __IOM uint32_t FUNCTION1;              /*!< Offset: 0x038 (R/W)  Function Register 1 */
 931:.\CMSIS\Core\Include/core_cm4.h ****         uint32_t RESERVED1[1U];
 932:.\CMSIS\Core\Include/core_cm4.h ****   __IOM uint32_t COMP2;                  /*!< Offset: 0x040 (R/W)  Comparator Register 2 */
 933:.\CMSIS\Core\Include/core_cm4.h ****   __IOM uint32_t MASK2;                  /*!< Offset: 0x044 (R/W)  Mask Register 2 */
 934:.\CMSIS\Core\Include/core_cm4.h ****   __IOM uint32_t FUNCTION2;              /*!< Offset: 0x048 (R/W)  Function Register 2 */
 935:.\CMSIS\Core\Include/core_cm4.h ****         uint32_t RESERVED2[1U];
 936:.\CMSIS\Core\Include/core_cm4.h ****   __IOM uint32_t COMP3;                  /*!< Offset: 0x050 (R/W)  Comparator Register 3 */
 937:.\CMSIS\Core\Include/core_cm4.h ****   __IOM uint32_t MASK3;                  /*!< Offset: 0x054 (R/W)  Mask Register 3 */
 938:.\CMSIS\Core\Include/core_cm4.h ****   __IOM uint32_t FUNCTION3;              /*!< Offset: 0x058 (R/W)  Function Register 3 */
 939:.\CMSIS\Core\Include/core_cm4.h **** } DWT_Type;
 940:.\CMSIS\Core\Include/core_cm4.h **** 
 941:.\CMSIS\Core\Include/core_cm4.h **** /* DWT Control Register Definitions */
 942:.\CMSIS\Core\Include/core_cm4.h **** #define DWT_CTRL_NUMCOMP_Pos               28U                                         /*!< DWT CTR
 943:.\CMSIS\Core\Include/core_cm4.h **** #define DWT_CTRL_NUMCOMP_Msk               (0xFUL << DWT_CTRL_NUMCOMP_Pos)             /*!< DWT CTR
 944:.\CMSIS\Core\Include/core_cm4.h **** 
 945:.\CMSIS\Core\Include/core_cm4.h **** #define DWT_CTRL_NOTRCPKT_Pos              27U                                         /*!< DWT CTR
 946:.\CMSIS\Core\Include/core_cm4.h **** #define DWT_CTRL_NOTRCPKT_Msk              (0x1UL << DWT_CTRL_NOTRCPKT_Pos)            /*!< DWT CTR
 947:.\CMSIS\Core\Include/core_cm4.h **** 
 948:.\CMSIS\Core\Include/core_cm4.h **** #define DWT_CTRL_NOEXTTRIG_Pos             26U                                         /*!< DWT CTR
 949:.\CMSIS\Core\Include/core_cm4.h **** #define DWT_CTRL_NOEXTTRIG_Msk             (0x1UL << DWT_CTRL_NOEXTTRIG_Pos)           /*!< DWT CTR
 950:.\CMSIS\Core\Include/core_cm4.h **** 
 951:.\CMSIS\Core\Include/core_cm4.h **** #define DWT_CTRL_NOCYCCNT_Pos              25U                                         /*!< DWT CTR
 952:.\CMSIS\Core\Include/core_cm4.h **** #define DWT_CTRL_NOCYCCNT_Msk              (0x1UL << DWT_CTRL_NOCYCCNT_Pos)            /*!< DWT CTR
 953:.\CMSIS\Core\Include/core_cm4.h **** 
 954:.\CMSIS\Core\Include/core_cm4.h **** #define DWT_CTRL_NOPRFCNT_Pos              24U                                         /*!< DWT CTR
 955:.\CMSIS\Core\Include/core_cm4.h **** #define DWT_CTRL_NOPRFCNT_Msk              (0x1UL << DWT_CTRL_NOPRFCNT_Pos)            /*!< DWT CTR
 956:.\CMSIS\Core\Include/core_cm4.h **** 
 957:.\CMSIS\Core\Include/core_cm4.h **** #define DWT_CTRL_CYCEVTENA_Pos             22U                                         /*!< DWT CTR
 958:.\CMSIS\Core\Include/core_cm4.h **** #define DWT_CTRL_CYCEVTENA_Msk             (0x1UL << DWT_CTRL_CYCEVTENA_Pos)           /*!< DWT CTR
 959:.\CMSIS\Core\Include/core_cm4.h **** 
 960:.\CMSIS\Core\Include/core_cm4.h **** #define DWT_CTRL_FOLDEVTENA_Pos            21U                                         /*!< DWT CTR
 961:.\CMSIS\Core\Include/core_cm4.h **** #define DWT_CTRL_FOLDEVTENA_Msk            (0x1UL << DWT_CTRL_FOLDEVTENA_Pos)          /*!< DWT CTR
 962:.\CMSIS\Core\Include/core_cm4.h **** 
 963:.\CMSIS\Core\Include/core_cm4.h **** #define DWT_CTRL_LSUEVTENA_Pos             20U                                         /*!< DWT CTR
 964:.\CMSIS\Core\Include/core_cm4.h **** #define DWT_CTRL_LSUEVTENA_Msk             (0x1UL << DWT_CTRL_LSUEVTENA_Pos)           /*!< DWT CTR
 965:.\CMSIS\Core\Include/core_cm4.h **** 
 966:.\CMSIS\Core\Include/core_cm4.h **** #define DWT_CTRL_SLEEPEVTENA_Pos           19U                                         /*!< DWT CTR
 967:.\CMSIS\Core\Include/core_cm4.h **** #define DWT_CTRL_SLEEPEVTENA_Msk           (0x1UL << DWT_CTRL_SLEEPEVTENA_Pos)         /*!< DWT CTR
 968:.\CMSIS\Core\Include/core_cm4.h **** 
 969:.\CMSIS\Core\Include/core_cm4.h **** #define DWT_CTRL_EXCEVTENA_Pos             18U                                         /*!< DWT CTR
 970:.\CMSIS\Core\Include/core_cm4.h **** #define DWT_CTRL_EXCEVTENA_Msk             (0x1UL << DWT_CTRL_EXCEVTENA_Pos)           /*!< DWT CTR
 971:.\CMSIS\Core\Include/core_cm4.h **** 
 972:.\CMSIS\Core\Include/core_cm4.h **** #define DWT_CTRL_CPIEVTENA_Pos             17U                                         /*!< DWT CTR
 973:.\CMSIS\Core\Include/core_cm4.h **** #define DWT_CTRL_CPIEVTENA_Msk             (0x1UL << DWT_CTRL_CPIEVTENA_Pos)           /*!< DWT CTR
 974:.\CMSIS\Core\Include/core_cm4.h **** 
 975:.\CMSIS\Core\Include/core_cm4.h **** #define DWT_CTRL_EXCTRCENA_Pos             16U                                         /*!< DWT CTR
 976:.\CMSIS\Core\Include/core_cm4.h **** #define DWT_CTRL_EXCTRCENA_Msk             (0x1UL << DWT_CTRL_EXCTRCENA_Pos)           /*!< DWT CTR
 977:.\CMSIS\Core\Include/core_cm4.h **** 
 978:.\CMSIS\Core\Include/core_cm4.h **** #define DWT_CTRL_PCSAMPLENA_Pos            12U                                         /*!< DWT CTR
 979:.\CMSIS\Core\Include/core_cm4.h **** #define DWT_CTRL_PCSAMPLENA_Msk            (0x1UL << DWT_CTRL_PCSAMPLENA_Pos)          /*!< DWT CTR
ARM GAS  C:\Users\nicpa\AppData\Local\Temp\ccrvJxeB.s 			page 33


 980:.\CMSIS\Core\Include/core_cm4.h **** 
 981:.\CMSIS\Core\Include/core_cm4.h **** #define DWT_CTRL_SYNCTAP_Pos               10U                                         /*!< DWT CTR
 982:.\CMSIS\Core\Include/core_cm4.h **** #define DWT_CTRL_SYNCTAP_Msk               (0x3UL << DWT_CTRL_SYNCTAP_Pos)             /*!< DWT CTR
 983:.\CMSIS\Core\Include/core_cm4.h **** 
 984:.\CMSIS\Core\Include/core_cm4.h **** #define DWT_CTRL_CYCTAP_Pos                 9U                                         /*!< DWT CTR
 985:.\CMSIS\Core\Include/core_cm4.h **** #define DWT_CTRL_CYCTAP_Msk                (0x1UL << DWT_CTRL_CYCTAP_Pos)              /*!< DWT CTR
 986:.\CMSIS\Core\Include/core_cm4.h **** 
 987:.\CMSIS\Core\Include/core_cm4.h **** #define DWT_CTRL_POSTINIT_Pos               5U                                         /*!< DWT CTR
 988:.\CMSIS\Core\Include/core_cm4.h **** #define DWT_CTRL_POSTINIT_Msk              (0xFUL << DWT_CTRL_POSTINIT_Pos)            /*!< DWT CTR
 989:.\CMSIS\Core\Include/core_cm4.h **** 
 990:.\CMSIS\Core\Include/core_cm4.h **** #define DWT_CTRL_POSTPRESET_Pos             1U                                         /*!< DWT CTR
 991:.\CMSIS\Core\Include/core_cm4.h **** #define DWT_CTRL_POSTPRESET_Msk            (0xFUL << DWT_CTRL_POSTPRESET_Pos)          /*!< DWT CTR
 992:.\CMSIS\Core\Include/core_cm4.h **** 
 993:.\CMSIS\Core\Include/core_cm4.h **** #define DWT_CTRL_CYCCNTENA_Pos              0U                                         /*!< DWT CTR
 994:.\CMSIS\Core\Include/core_cm4.h **** #define DWT_CTRL_CYCCNTENA_Msk             (0x1UL /*<< DWT_CTRL_CYCCNTENA_Pos*/)       /*!< DWT CTR
 995:.\CMSIS\Core\Include/core_cm4.h **** 
 996:.\CMSIS\Core\Include/core_cm4.h **** /* DWT CPI Count Register Definitions */
 997:.\CMSIS\Core\Include/core_cm4.h **** #define DWT_CPICNT_CPICNT_Pos               0U                                         /*!< DWT CPI
 998:.\CMSIS\Core\Include/core_cm4.h **** #define DWT_CPICNT_CPICNT_Msk              (0xFFUL /*<< DWT_CPICNT_CPICNT_Pos*/)       /*!< DWT CPI
 999:.\CMSIS\Core\Include/core_cm4.h **** 
1000:.\CMSIS\Core\Include/core_cm4.h **** /* DWT Exception Overhead Count Register Definitions */
1001:.\CMSIS\Core\Include/core_cm4.h **** #define DWT_EXCCNT_EXCCNT_Pos               0U                                         /*!< DWT EXC
1002:.\CMSIS\Core\Include/core_cm4.h **** #define DWT_EXCCNT_EXCCNT_Msk              (0xFFUL /*<< DWT_EXCCNT_EXCCNT_Pos*/)       /*!< DWT EXC
1003:.\CMSIS\Core\Include/core_cm4.h **** 
1004:.\CMSIS\Core\Include/core_cm4.h **** /* DWT Sleep Count Register Definitions */
1005:.\CMSIS\Core\Include/core_cm4.h **** #define DWT_SLEEPCNT_SLEEPCNT_Pos           0U                                         /*!< DWT SLE
1006:.\CMSIS\Core\Include/core_cm4.h **** #define DWT_SLEEPCNT_SLEEPCNT_Msk          (0xFFUL /*<< DWT_SLEEPCNT_SLEEPCNT_Pos*/)   /*!< DWT SLE
1007:.\CMSIS\Core\Include/core_cm4.h **** 
1008:.\CMSIS\Core\Include/core_cm4.h **** /* DWT LSU Count Register Definitions */
1009:.\CMSIS\Core\Include/core_cm4.h **** #define DWT_LSUCNT_LSUCNT_Pos               0U                                         /*!< DWT LSU
1010:.\CMSIS\Core\Include/core_cm4.h **** #define DWT_LSUCNT_LSUCNT_Msk              (0xFFUL /*<< DWT_LSUCNT_LSUCNT_Pos*/)       /*!< DWT LSU
1011:.\CMSIS\Core\Include/core_cm4.h **** 
1012:.\CMSIS\Core\Include/core_cm4.h **** /* DWT Folded-instruction Count Register Definitions */
1013:.\CMSIS\Core\Include/core_cm4.h **** #define DWT_FOLDCNT_FOLDCNT_Pos             0U                                         /*!< DWT FOL
1014:.\CMSIS\Core\Include/core_cm4.h **** #define DWT_FOLDCNT_FOLDCNT_Msk            (0xFFUL /*<< DWT_FOLDCNT_FOLDCNT_Pos*/)     /*!< DWT FOL
1015:.\CMSIS\Core\Include/core_cm4.h **** 
1016:.\CMSIS\Core\Include/core_cm4.h **** /* DWT Comparator Mask Register Definitions */
1017:.\CMSIS\Core\Include/core_cm4.h **** #define DWT_MASK_MASK_Pos                   0U                                         /*!< DWT MAS
1018:.\CMSIS\Core\Include/core_cm4.h **** #define DWT_MASK_MASK_Msk                  (0x1FUL /*<< DWT_MASK_MASK_Pos*/)           /*!< DWT MAS
1019:.\CMSIS\Core\Include/core_cm4.h **** 
1020:.\CMSIS\Core\Include/core_cm4.h **** /* DWT Comparator Function Register Definitions */
1021:.\CMSIS\Core\Include/core_cm4.h **** #define DWT_FUNCTION_MATCHED_Pos           24U                                         /*!< DWT FUN
1022:.\CMSIS\Core\Include/core_cm4.h **** #define DWT_FUNCTION_MATCHED_Msk           (0x1UL << DWT_FUNCTION_MATCHED_Pos)         /*!< DWT FUN
1023:.\CMSIS\Core\Include/core_cm4.h **** 
1024:.\CMSIS\Core\Include/core_cm4.h **** #define DWT_FUNCTION_DATAVADDR1_Pos        16U                                         /*!< DWT FUN
1025:.\CMSIS\Core\Include/core_cm4.h **** #define DWT_FUNCTION_DATAVADDR1_Msk        (0xFUL << DWT_FUNCTION_DATAVADDR1_Pos)      /*!< DWT FUN
1026:.\CMSIS\Core\Include/core_cm4.h **** 
1027:.\CMSIS\Core\Include/core_cm4.h **** #define DWT_FUNCTION_DATAVADDR0_Pos        12U                                         /*!< DWT FUN
1028:.\CMSIS\Core\Include/core_cm4.h **** #define DWT_FUNCTION_DATAVADDR0_Msk        (0xFUL << DWT_FUNCTION_DATAVADDR0_Pos)      /*!< DWT FUN
1029:.\CMSIS\Core\Include/core_cm4.h **** 
1030:.\CMSIS\Core\Include/core_cm4.h **** #define DWT_FUNCTION_DATAVSIZE_Pos         10U                                         /*!< DWT FUN
1031:.\CMSIS\Core\Include/core_cm4.h **** #define DWT_FUNCTION_DATAVSIZE_Msk         (0x3UL << DWT_FUNCTION_DATAVSIZE_Pos)       /*!< DWT FUN
1032:.\CMSIS\Core\Include/core_cm4.h **** 
1033:.\CMSIS\Core\Include/core_cm4.h **** #define DWT_FUNCTION_LNK1ENA_Pos            9U                                         /*!< DWT FUN
1034:.\CMSIS\Core\Include/core_cm4.h **** #define DWT_FUNCTION_LNK1ENA_Msk           (0x1UL << DWT_FUNCTION_LNK1ENA_Pos)         /*!< DWT FUN
1035:.\CMSIS\Core\Include/core_cm4.h **** 
1036:.\CMSIS\Core\Include/core_cm4.h **** #define DWT_FUNCTION_DATAVMATCH_Pos         8U                                         /*!< DWT FUN
ARM GAS  C:\Users\nicpa\AppData\Local\Temp\ccrvJxeB.s 			page 34


1037:.\CMSIS\Core\Include/core_cm4.h **** #define DWT_FUNCTION_DATAVMATCH_Msk        (0x1UL << DWT_FUNCTION_DATAVMATCH_Pos)      /*!< DWT FUN
1038:.\CMSIS\Core\Include/core_cm4.h **** 
1039:.\CMSIS\Core\Include/core_cm4.h **** #define DWT_FUNCTION_CYCMATCH_Pos           7U                                         /*!< DWT FUN
1040:.\CMSIS\Core\Include/core_cm4.h **** #define DWT_FUNCTION_CYCMATCH_Msk          (0x1UL << DWT_FUNCTION_CYCMATCH_Pos)        /*!< DWT FUN
1041:.\CMSIS\Core\Include/core_cm4.h **** 
1042:.\CMSIS\Core\Include/core_cm4.h **** #define DWT_FUNCTION_EMITRANGE_Pos          5U                                         /*!< DWT FUN
1043:.\CMSIS\Core\Include/core_cm4.h **** #define DWT_FUNCTION_EMITRANGE_Msk         (0x1UL << DWT_FUNCTION_EMITRANGE_Pos)       /*!< DWT FUN
1044:.\CMSIS\Core\Include/core_cm4.h **** 
1045:.\CMSIS\Core\Include/core_cm4.h **** #define DWT_FUNCTION_FUNCTION_Pos           0U                                         /*!< DWT FUN
1046:.\CMSIS\Core\Include/core_cm4.h **** #define DWT_FUNCTION_FUNCTION_Msk          (0xFUL /*<< DWT_FUNCTION_FUNCTION_Pos*/)    /*!< DWT FUN
1047:.\CMSIS\Core\Include/core_cm4.h **** 
1048:.\CMSIS\Core\Include/core_cm4.h **** /*@}*/ /* end of group CMSIS_DWT */
1049:.\CMSIS\Core\Include/core_cm4.h **** 
1050:.\CMSIS\Core\Include/core_cm4.h **** 
1051:.\CMSIS\Core\Include/core_cm4.h **** /**
1052:.\CMSIS\Core\Include/core_cm4.h ****   \ingroup  CMSIS_core_register
1053:.\CMSIS\Core\Include/core_cm4.h ****   \defgroup CMSIS_TPI     Trace Port Interface (TPI)
1054:.\CMSIS\Core\Include/core_cm4.h ****   \brief    Type definitions for the Trace Port Interface (TPI)
1055:.\CMSIS\Core\Include/core_cm4.h ****   @{
1056:.\CMSIS\Core\Include/core_cm4.h ****  */
1057:.\CMSIS\Core\Include/core_cm4.h **** 
1058:.\CMSIS\Core\Include/core_cm4.h **** /**
1059:.\CMSIS\Core\Include/core_cm4.h ****   \brief  Structure type to access the Trace Port Interface Register (TPI).
1060:.\CMSIS\Core\Include/core_cm4.h ****  */
1061:.\CMSIS\Core\Include/core_cm4.h **** typedef struct
1062:.\CMSIS\Core\Include/core_cm4.h **** {
1063:.\CMSIS\Core\Include/core_cm4.h ****   __IOM uint32_t SSPSR;                  /*!< Offset: 0x000 (R/ )  Supported Parallel Port Size Reg
1064:.\CMSIS\Core\Include/core_cm4.h ****   __IOM uint32_t CSPSR;                  /*!< Offset: 0x004 (R/W)  Current Parallel Port Size Regis
1065:.\CMSIS\Core\Include/core_cm4.h ****         uint32_t RESERVED0[2U];
1066:.\CMSIS\Core\Include/core_cm4.h ****   __IOM uint32_t ACPR;                   /*!< Offset: 0x010 (R/W)  Asynchronous Clock Prescaler Reg
1067:.\CMSIS\Core\Include/core_cm4.h ****         uint32_t RESERVED1[55U];
1068:.\CMSIS\Core\Include/core_cm4.h ****   __IOM uint32_t SPPR;                   /*!< Offset: 0x0F0 (R/W)  Selected Pin Protocol Register *
1069:.\CMSIS\Core\Include/core_cm4.h ****         uint32_t RESERVED2[131U];
1070:.\CMSIS\Core\Include/core_cm4.h ****   __IM  uint32_t FFSR;                   /*!< Offset: 0x300 (R/ )  Formatter and Flush Status Regis
1071:.\CMSIS\Core\Include/core_cm4.h ****   __IOM uint32_t FFCR;                   /*!< Offset: 0x304 (R/W)  Formatter and Flush Control Regi
1072:.\CMSIS\Core\Include/core_cm4.h ****   __IM  uint32_t FSCR;                   /*!< Offset: 0x308 (R/ )  Formatter Synchronization Counte
1073:.\CMSIS\Core\Include/core_cm4.h ****         uint32_t RESERVED3[759U];
1074:.\CMSIS\Core\Include/core_cm4.h ****   __IM  uint32_t TRIGGER;                /*!< Offset: 0xEE8 (R/ )  TRIGGER */
1075:.\CMSIS\Core\Include/core_cm4.h ****   __IM  uint32_t FIFO0;                  /*!< Offset: 0xEEC (R/ )  Integration ETM Data */
1076:.\CMSIS\Core\Include/core_cm4.h ****   __IM  uint32_t ITATBCTR2;              /*!< Offset: 0xEF0 (R/ )  ITATBCTR2 */
1077:.\CMSIS\Core\Include/core_cm4.h ****         uint32_t RESERVED4[1U];
1078:.\CMSIS\Core\Include/core_cm4.h ****   __IM  uint32_t ITATBCTR0;              /*!< Offset: 0xEF8 (R/ )  ITATBCTR0 */
1079:.\CMSIS\Core\Include/core_cm4.h ****   __IM  uint32_t FIFO1;                  /*!< Offset: 0xEFC (R/ )  Integration ITM Data */
1080:.\CMSIS\Core\Include/core_cm4.h ****   __IOM uint32_t ITCTRL;                 /*!< Offset: 0xF00 (R/W)  Integration Mode Control */
1081:.\CMSIS\Core\Include/core_cm4.h ****         uint32_t RESERVED5[39U];
1082:.\CMSIS\Core\Include/core_cm4.h ****   __IOM uint32_t CLAIMSET;               /*!< Offset: 0xFA0 (R/W)  Claim tag set */
1083:.\CMSIS\Core\Include/core_cm4.h ****   __IOM uint32_t CLAIMCLR;               /*!< Offset: 0xFA4 (R/W)  Claim tag clear */
1084:.\CMSIS\Core\Include/core_cm4.h ****         uint32_t RESERVED7[8U];
1085:.\CMSIS\Core\Include/core_cm4.h ****   __IM  uint32_t DEVID;                  /*!< Offset: 0xFC8 (R/ )  TPIU_DEVID */
1086:.\CMSIS\Core\Include/core_cm4.h ****   __IM  uint32_t DEVTYPE;                /*!< Offset: 0xFCC (R/ )  TPIU_DEVTYPE */
1087:.\CMSIS\Core\Include/core_cm4.h **** } TPI_Type;
1088:.\CMSIS\Core\Include/core_cm4.h **** 
1089:.\CMSIS\Core\Include/core_cm4.h **** /* TPI Asynchronous Clock Prescaler Register Definitions */
1090:.\CMSIS\Core\Include/core_cm4.h **** #define TPI_ACPR_PRESCALER_Pos              0U                                         /*!< @Deprec
1091:.\CMSIS\Core\Include/core_cm4.h **** #define TPI_ACPR_PRESCALER_Msk             (0x1FFFUL /*<< TPI_ACPR_PRESCALER_Pos*/)    /*!< @Deprec
1092:.\CMSIS\Core\Include/core_cm4.h **** 
1093:.\CMSIS\Core\Include/core_cm4.h **** #define TPI_ACPR_SWOSCALER_Pos              0U                                         /*!< TPI ACP
ARM GAS  C:\Users\nicpa\AppData\Local\Temp\ccrvJxeB.s 			page 35


1094:.\CMSIS\Core\Include/core_cm4.h **** #define TPI_ACPR_SWOSCALER_Msk             (0xFFFFUL /*<< TPI_ACPR_SWOSCALER_Pos*/)    /*!< TPI ACP
1095:.\CMSIS\Core\Include/core_cm4.h **** 
1096:.\CMSIS\Core\Include/core_cm4.h **** /* TPI Selected Pin Protocol Register Definitions */
1097:.\CMSIS\Core\Include/core_cm4.h **** #define TPI_SPPR_TXMODE_Pos                 0U                                         /*!< TPI SPP
1098:.\CMSIS\Core\Include/core_cm4.h **** #define TPI_SPPR_TXMODE_Msk                (0x3UL /*<< TPI_SPPR_TXMODE_Pos*/)          /*!< TPI SPP
1099:.\CMSIS\Core\Include/core_cm4.h **** 
1100:.\CMSIS\Core\Include/core_cm4.h **** /* TPI Formatter and Flush Status Register Definitions */
1101:.\CMSIS\Core\Include/core_cm4.h **** #define TPI_FFSR_FtNonStop_Pos              3U                                         /*!< TPI FFS
1102:.\CMSIS\Core\Include/core_cm4.h **** #define TPI_FFSR_FtNonStop_Msk             (0x1UL << TPI_FFSR_FtNonStop_Pos)           /*!< TPI FFS
1103:.\CMSIS\Core\Include/core_cm4.h **** 
1104:.\CMSIS\Core\Include/core_cm4.h **** #define TPI_FFSR_TCPresent_Pos              2U                                         /*!< TPI FFS
1105:.\CMSIS\Core\Include/core_cm4.h **** #define TPI_FFSR_TCPresent_Msk             (0x1UL << TPI_FFSR_TCPresent_Pos)           /*!< TPI FFS
1106:.\CMSIS\Core\Include/core_cm4.h **** 
1107:.\CMSIS\Core\Include/core_cm4.h **** #define TPI_FFSR_FtStopped_Pos              1U                                         /*!< TPI FFS
1108:.\CMSIS\Core\Include/core_cm4.h **** #define TPI_FFSR_FtStopped_Msk             (0x1UL << TPI_FFSR_FtStopped_Pos)           /*!< TPI FFS
1109:.\CMSIS\Core\Include/core_cm4.h **** 
1110:.\CMSIS\Core\Include/core_cm4.h **** #define TPI_FFSR_FlInProg_Pos               0U                                         /*!< TPI FFS
1111:.\CMSIS\Core\Include/core_cm4.h **** #define TPI_FFSR_FlInProg_Msk              (0x1UL /*<< TPI_FFSR_FlInProg_Pos*/)        /*!< TPI FFS
1112:.\CMSIS\Core\Include/core_cm4.h **** 
1113:.\CMSIS\Core\Include/core_cm4.h **** /* TPI Formatter and Flush Control Register Definitions */
1114:.\CMSIS\Core\Include/core_cm4.h **** #define TPI_FFCR_TrigIn_Pos                 8U                                         /*!< TPI FFC
1115:.\CMSIS\Core\Include/core_cm4.h **** #define TPI_FFCR_TrigIn_Msk                (0x1UL << TPI_FFCR_TrigIn_Pos)              /*!< TPI FFC
1116:.\CMSIS\Core\Include/core_cm4.h **** 
1117:.\CMSIS\Core\Include/core_cm4.h **** #define TPI_FFCR_EnFCont_Pos                1U                                         /*!< TPI FFC
1118:.\CMSIS\Core\Include/core_cm4.h **** #define TPI_FFCR_EnFCont_Msk               (0x1UL << TPI_FFCR_EnFCont_Pos)             /*!< TPI FFC
1119:.\CMSIS\Core\Include/core_cm4.h **** 
1120:.\CMSIS\Core\Include/core_cm4.h **** /* TPI TRIGGER Register Definitions */
1121:.\CMSIS\Core\Include/core_cm4.h **** #define TPI_TRIGGER_TRIGGER_Pos             0U                                         /*!< TPI TRI
1122:.\CMSIS\Core\Include/core_cm4.h **** #define TPI_TRIGGER_TRIGGER_Msk            (0x1UL /*<< TPI_TRIGGER_TRIGGER_Pos*/)      /*!< TPI TRI
1123:.\CMSIS\Core\Include/core_cm4.h **** 
1124:.\CMSIS\Core\Include/core_cm4.h **** /* TPI Integration ETM Data Register Definitions (FIFO0) */
1125:.\CMSIS\Core\Include/core_cm4.h **** #define TPI_FIFO0_ITM_ATVALID_Pos          29U                                         /*!< TPI FIF
1126:.\CMSIS\Core\Include/core_cm4.h **** #define TPI_FIFO0_ITM_ATVALID_Msk          (0x3UL << TPI_FIFO0_ITM_ATVALID_Pos)        /*!< TPI FIF
1127:.\CMSIS\Core\Include/core_cm4.h **** 
1128:.\CMSIS\Core\Include/core_cm4.h **** #define TPI_FIFO0_ITM_bytecount_Pos        27U                                         /*!< TPI FIF
1129:.\CMSIS\Core\Include/core_cm4.h **** #define TPI_FIFO0_ITM_bytecount_Msk        (0x3UL << TPI_FIFO0_ITM_bytecount_Pos)      /*!< TPI FIF
1130:.\CMSIS\Core\Include/core_cm4.h **** 
1131:.\CMSIS\Core\Include/core_cm4.h **** #define TPI_FIFO0_ETM_ATVALID_Pos          26U                                         /*!< TPI FIF
1132:.\CMSIS\Core\Include/core_cm4.h **** #define TPI_FIFO0_ETM_ATVALID_Msk          (0x3UL << TPI_FIFO0_ETM_ATVALID_Pos)        /*!< TPI FIF
1133:.\CMSIS\Core\Include/core_cm4.h **** 
1134:.\CMSIS\Core\Include/core_cm4.h **** #define TPI_FIFO0_ETM_bytecount_Pos        24U                                         /*!< TPI FIF
1135:.\CMSIS\Core\Include/core_cm4.h **** #define TPI_FIFO0_ETM_bytecount_Msk        (0x3UL << TPI_FIFO0_ETM_bytecount_Pos)      /*!< TPI FIF
1136:.\CMSIS\Core\Include/core_cm4.h **** 
1137:.\CMSIS\Core\Include/core_cm4.h **** #define TPI_FIFO0_ETM2_Pos                 16U                                         /*!< TPI FIF
1138:.\CMSIS\Core\Include/core_cm4.h **** #define TPI_FIFO0_ETM2_Msk                 (0xFFUL << TPI_FIFO0_ETM2_Pos)              /*!< TPI FIF
1139:.\CMSIS\Core\Include/core_cm4.h **** 
1140:.\CMSIS\Core\Include/core_cm4.h **** #define TPI_FIFO0_ETM1_Pos                  8U                                         /*!< TPI FIF
1141:.\CMSIS\Core\Include/core_cm4.h **** #define TPI_FIFO0_ETM1_Msk                 (0xFFUL << TPI_FIFO0_ETM1_Pos)              /*!< TPI FIF
1142:.\CMSIS\Core\Include/core_cm4.h **** 
1143:.\CMSIS\Core\Include/core_cm4.h **** #define TPI_FIFO0_ETM0_Pos                  0U                                         /*!< TPI FIF
1144:.\CMSIS\Core\Include/core_cm4.h **** #define TPI_FIFO0_ETM0_Msk                 (0xFFUL /*<< TPI_FIFO0_ETM0_Pos*/)          /*!< TPI FIF
1145:.\CMSIS\Core\Include/core_cm4.h **** 
1146:.\CMSIS\Core\Include/core_cm4.h **** /* TPI ITATBCTR2 Register Definitions */
1147:.\CMSIS\Core\Include/core_cm4.h **** #define TPI_ITATBCTR2_ATREADY_Pos           0U                                         /*!< TPI ITA
1148:.\CMSIS\Core\Include/core_cm4.h **** #define TPI_ITATBCTR2_ATREADY_Msk          (0x1UL /*<< TPI_ITATBCTR2_ATREADY_Pos*/)    /*!< TPI ITA
1149:.\CMSIS\Core\Include/core_cm4.h **** 
1150:.\CMSIS\Core\Include/core_cm4.h **** /* TPI Integration ITM Data Register Definitions (FIFO1) */
ARM GAS  C:\Users\nicpa\AppData\Local\Temp\ccrvJxeB.s 			page 36


1151:.\CMSIS\Core\Include/core_cm4.h **** #define TPI_FIFO1_ITM_ATVALID_Pos          29U                                         /*!< TPI FIF
1152:.\CMSIS\Core\Include/core_cm4.h **** #define TPI_FIFO1_ITM_ATVALID_Msk          (0x3UL << TPI_FIFO1_ITM_ATVALID_Pos)        /*!< TPI FIF
1153:.\CMSIS\Core\Include/core_cm4.h **** 
1154:.\CMSIS\Core\Include/core_cm4.h **** #define TPI_FIFO1_ITM_bytecount_Pos        27U                                         /*!< TPI FIF
1155:.\CMSIS\Core\Include/core_cm4.h **** #define TPI_FIFO1_ITM_bytecount_Msk        (0x3UL << TPI_FIFO1_ITM_bytecount_Pos)      /*!< TPI FIF
1156:.\CMSIS\Core\Include/core_cm4.h **** 
1157:.\CMSIS\Core\Include/core_cm4.h **** #define TPI_FIFO1_ETM_ATVALID_Pos          26U                                         /*!< TPI FIF
1158:.\CMSIS\Core\Include/core_cm4.h **** #define TPI_FIFO1_ETM_ATVALID_Msk          (0x3UL << TPI_FIFO1_ETM_ATVALID_Pos)        /*!< TPI FIF
1159:.\CMSIS\Core\Include/core_cm4.h **** 
1160:.\CMSIS\Core\Include/core_cm4.h **** #define TPI_FIFO1_ETM_bytecount_Pos        24U                                         /*!< TPI FIF
1161:.\CMSIS\Core\Include/core_cm4.h **** #define TPI_FIFO1_ETM_bytecount_Msk        (0x3UL << TPI_FIFO1_ETM_bytecount_Pos)      /*!< TPI FIF
1162:.\CMSIS\Core\Include/core_cm4.h **** 
1163:.\CMSIS\Core\Include/core_cm4.h **** #define TPI_FIFO1_ITM2_Pos                 16U                                         /*!< TPI FIF
1164:.\CMSIS\Core\Include/core_cm4.h **** #define TPI_FIFO1_ITM2_Msk                 (0xFFUL << TPI_FIFO1_ITM2_Pos)              /*!< TPI FIF
1165:.\CMSIS\Core\Include/core_cm4.h **** 
1166:.\CMSIS\Core\Include/core_cm4.h **** #define TPI_FIFO1_ITM1_Pos                  8U                                         /*!< TPI FIF
1167:.\CMSIS\Core\Include/core_cm4.h **** #define TPI_FIFO1_ITM1_Msk                 (0xFFUL << TPI_FIFO1_ITM1_Pos)              /*!< TPI FIF
1168:.\CMSIS\Core\Include/core_cm4.h **** 
1169:.\CMSIS\Core\Include/core_cm4.h **** #define TPI_FIFO1_ITM0_Pos                  0U                                         /*!< TPI FIF
1170:.\CMSIS\Core\Include/core_cm4.h **** #define TPI_FIFO1_ITM0_Msk                 (0xFFUL /*<< TPI_FIFO1_ITM0_Pos*/)          /*!< TPI FIF
1171:.\CMSIS\Core\Include/core_cm4.h **** 
1172:.\CMSIS\Core\Include/core_cm4.h **** /* TPI ITATBCTR0 Register Definitions */
1173:.\CMSIS\Core\Include/core_cm4.h **** #define TPI_ITATBCTR0_ATREADY_Pos           0U                                         /*!< TPI ITA
1174:.\CMSIS\Core\Include/core_cm4.h **** #define TPI_ITATBCTR0_ATREADY_Msk          (0x1UL /*<< TPI_ITATBCTR0_ATREADY_Pos*/)    /*!< TPI ITA
1175:.\CMSIS\Core\Include/core_cm4.h **** 
1176:.\CMSIS\Core\Include/core_cm4.h **** /* TPI Integration Mode Control Register Definitions */
1177:.\CMSIS\Core\Include/core_cm4.h **** #define TPI_ITCTRL_Mode_Pos                 0U                                         /*!< TPI ITC
1178:.\CMSIS\Core\Include/core_cm4.h **** #define TPI_ITCTRL_Mode_Msk                (0x1UL /*<< TPI_ITCTRL_Mode_Pos*/)          /*!< TPI ITC
1179:.\CMSIS\Core\Include/core_cm4.h **** 
1180:.\CMSIS\Core\Include/core_cm4.h **** /* TPI DEVID Register Definitions */
1181:.\CMSIS\Core\Include/core_cm4.h **** #define TPI_DEVID_NRZVALID_Pos             11U                                         /*!< TPI DEV
1182:.\CMSIS\Core\Include/core_cm4.h **** #define TPI_DEVID_NRZVALID_Msk             (0x1UL << TPI_DEVID_NRZVALID_Pos)           /*!< TPI DEV
1183:.\CMSIS\Core\Include/core_cm4.h **** 
1184:.\CMSIS\Core\Include/core_cm4.h **** #define TPI_DEVID_MANCVALID_Pos            10U                                         /*!< TPI DEV
1185:.\CMSIS\Core\Include/core_cm4.h **** #define TPI_DEVID_MANCVALID_Msk            (0x1UL << TPI_DEVID_MANCVALID_Pos)          /*!< TPI DEV
1186:.\CMSIS\Core\Include/core_cm4.h **** 
1187:.\CMSIS\Core\Include/core_cm4.h **** #define TPI_DEVID_PTINVALID_Pos             9U                                         /*!< TPI DEV
1188:.\CMSIS\Core\Include/core_cm4.h **** #define TPI_DEVID_PTINVALID_Msk            (0x1UL << TPI_DEVID_PTINVALID_Pos)          /*!< TPI DEV
1189:.\CMSIS\Core\Include/core_cm4.h **** 
1190:.\CMSIS\Core\Include/core_cm4.h **** #define TPI_DEVID_MinBufSz_Pos              6U                                         /*!< TPI DEV
1191:.\CMSIS\Core\Include/core_cm4.h **** #define TPI_DEVID_MinBufSz_Msk             (0x7UL << TPI_DEVID_MinBufSz_Pos)           /*!< TPI DEV
1192:.\CMSIS\Core\Include/core_cm4.h **** 
1193:.\CMSIS\Core\Include/core_cm4.h **** #define TPI_DEVID_AsynClkIn_Pos             5U                                         /*!< TPI DEV
1194:.\CMSIS\Core\Include/core_cm4.h **** #define TPI_DEVID_AsynClkIn_Msk            (0x1UL << TPI_DEVID_AsynClkIn_Pos)          /*!< TPI DEV
1195:.\CMSIS\Core\Include/core_cm4.h **** 
1196:.\CMSIS\Core\Include/core_cm4.h **** #define TPI_DEVID_NrTraceInput_Pos          0U                                         /*!< TPI DEV
1197:.\CMSIS\Core\Include/core_cm4.h **** #define TPI_DEVID_NrTraceInput_Msk         (0x1FUL /*<< TPI_DEVID_NrTraceInput_Pos*/)  /*!< TPI DEV
1198:.\CMSIS\Core\Include/core_cm4.h **** 
1199:.\CMSIS\Core\Include/core_cm4.h **** /* TPI DEVTYPE Register Definitions */
1200:.\CMSIS\Core\Include/core_cm4.h **** #define TPI_DEVTYPE_MajorType_Pos           4U                                         /*!< TPI DEV
1201:.\CMSIS\Core\Include/core_cm4.h **** #define TPI_DEVTYPE_MajorType_Msk          (0xFUL << TPI_DEVTYPE_MajorType_Pos)        /*!< TPI DEV
1202:.\CMSIS\Core\Include/core_cm4.h **** 
1203:.\CMSIS\Core\Include/core_cm4.h **** #define TPI_DEVTYPE_SubType_Pos             0U                                         /*!< TPI DEV
1204:.\CMSIS\Core\Include/core_cm4.h **** #define TPI_DEVTYPE_SubType_Msk            (0xFUL /*<< TPI_DEVTYPE_SubType_Pos*/)      /*!< TPI DEV
1205:.\CMSIS\Core\Include/core_cm4.h **** 
1206:.\CMSIS\Core\Include/core_cm4.h **** /*@}*/ /* end of group CMSIS_TPI */
1207:.\CMSIS\Core\Include/core_cm4.h **** 
ARM GAS  C:\Users\nicpa\AppData\Local\Temp\ccrvJxeB.s 			page 37


1208:.\CMSIS\Core\Include/core_cm4.h **** 
1209:.\CMSIS\Core\Include/core_cm4.h **** #if defined (__MPU_PRESENT) && (__MPU_PRESENT == 1U)
1210:.\CMSIS\Core\Include/core_cm4.h **** /**
1211:.\CMSIS\Core\Include/core_cm4.h ****   \ingroup  CMSIS_core_register
1212:.\CMSIS\Core\Include/core_cm4.h ****   \defgroup CMSIS_MPU     Memory Protection Unit (MPU)
1213:.\CMSIS\Core\Include/core_cm4.h ****   \brief    Type definitions for the Memory Protection Unit (MPU)
1214:.\CMSIS\Core\Include/core_cm4.h ****   @{
1215:.\CMSIS\Core\Include/core_cm4.h ****  */
1216:.\CMSIS\Core\Include/core_cm4.h **** 
1217:.\CMSIS\Core\Include/core_cm4.h **** /**
1218:.\CMSIS\Core\Include/core_cm4.h ****   \brief  Structure type to access the Memory Protection Unit (MPU).
1219:.\CMSIS\Core\Include/core_cm4.h ****  */
1220:.\CMSIS\Core\Include/core_cm4.h **** typedef struct
1221:.\CMSIS\Core\Include/core_cm4.h **** {
1222:.\CMSIS\Core\Include/core_cm4.h ****   __IM  uint32_t TYPE;                   /*!< Offset: 0x000 (R/ )  MPU Type Register */
1223:.\CMSIS\Core\Include/core_cm4.h ****   __IOM uint32_t CTRL;                   /*!< Offset: 0x004 (R/W)  MPU Control Register */
1224:.\CMSIS\Core\Include/core_cm4.h ****   __IOM uint32_t RNR;                    /*!< Offset: 0x008 (R/W)  MPU Region RNRber Register */
1225:.\CMSIS\Core\Include/core_cm4.h ****   __IOM uint32_t RBAR;                   /*!< Offset: 0x00C (R/W)  MPU Region Base Address Register
1226:.\CMSIS\Core\Include/core_cm4.h ****   __IOM uint32_t RASR;                   /*!< Offset: 0x010 (R/W)  MPU Region Attribute and Size Re
1227:.\CMSIS\Core\Include/core_cm4.h ****   __IOM uint32_t RBAR_A1;                /*!< Offset: 0x014 (R/W)  MPU Alias 1 Region Base Address 
1228:.\CMSIS\Core\Include/core_cm4.h ****   __IOM uint32_t RASR_A1;                /*!< Offset: 0x018 (R/W)  MPU Alias 1 Region Attribute and
1229:.\CMSIS\Core\Include/core_cm4.h ****   __IOM uint32_t RBAR_A2;                /*!< Offset: 0x01C (R/W)  MPU Alias 2 Region Base Address 
1230:.\CMSIS\Core\Include/core_cm4.h ****   __IOM uint32_t RASR_A2;                /*!< Offset: 0x020 (R/W)  MPU Alias 2 Region Attribute and
1231:.\CMSIS\Core\Include/core_cm4.h ****   __IOM uint32_t RBAR_A3;                /*!< Offset: 0x024 (R/W)  MPU Alias 3 Region Base Address 
1232:.\CMSIS\Core\Include/core_cm4.h ****   __IOM uint32_t RASR_A3;                /*!< Offset: 0x028 (R/W)  MPU Alias 3 Region Attribute and
1233:.\CMSIS\Core\Include/core_cm4.h **** } MPU_Type;
1234:.\CMSIS\Core\Include/core_cm4.h **** 
1235:.\CMSIS\Core\Include/core_cm4.h **** #define MPU_TYPE_RALIASES                  4U
1236:.\CMSIS\Core\Include/core_cm4.h **** 
1237:.\CMSIS\Core\Include/core_cm4.h **** /* MPU Type Register Definitions */
1238:.\CMSIS\Core\Include/core_cm4.h **** #define MPU_TYPE_IREGION_Pos               16U                                            /*!< MPU 
1239:.\CMSIS\Core\Include/core_cm4.h **** #define MPU_TYPE_IREGION_Msk               (0xFFUL << MPU_TYPE_IREGION_Pos)               /*!< MPU 
1240:.\CMSIS\Core\Include/core_cm4.h **** 
1241:.\CMSIS\Core\Include/core_cm4.h **** #define MPU_TYPE_DREGION_Pos                8U                                            /*!< MPU 
1242:.\CMSIS\Core\Include/core_cm4.h **** #define MPU_TYPE_DREGION_Msk               (0xFFUL << MPU_TYPE_DREGION_Pos)               /*!< MPU 
1243:.\CMSIS\Core\Include/core_cm4.h **** 
1244:.\CMSIS\Core\Include/core_cm4.h **** #define MPU_TYPE_SEPARATE_Pos               0U                                            /*!< MPU 
1245:.\CMSIS\Core\Include/core_cm4.h **** #define MPU_TYPE_SEPARATE_Msk              (1UL /*<< MPU_TYPE_SEPARATE_Pos*/)             /*!< MPU 
1246:.\CMSIS\Core\Include/core_cm4.h **** 
1247:.\CMSIS\Core\Include/core_cm4.h **** /* MPU Control Register Definitions */
1248:.\CMSIS\Core\Include/core_cm4.h **** #define MPU_CTRL_PRIVDEFENA_Pos             2U                                            /*!< MPU 
1249:.\CMSIS\Core\Include/core_cm4.h **** #define MPU_CTRL_PRIVDEFENA_Msk            (1UL << MPU_CTRL_PRIVDEFENA_Pos)               /*!< MPU 
1250:.\CMSIS\Core\Include/core_cm4.h **** 
1251:.\CMSIS\Core\Include/core_cm4.h **** #define MPU_CTRL_HFNMIENA_Pos               1U                                            /*!< MPU 
1252:.\CMSIS\Core\Include/core_cm4.h **** #define MPU_CTRL_HFNMIENA_Msk              (1UL << MPU_CTRL_HFNMIENA_Pos)                 /*!< MPU 
1253:.\CMSIS\Core\Include/core_cm4.h **** 
1254:.\CMSIS\Core\Include/core_cm4.h **** #define MPU_CTRL_ENABLE_Pos                 0U                                            /*!< MPU 
1255:.\CMSIS\Core\Include/core_cm4.h **** #define MPU_CTRL_ENABLE_Msk                (1UL /*<< MPU_CTRL_ENABLE_Pos*/)               /*!< MPU 
1256:.\CMSIS\Core\Include/core_cm4.h **** 
1257:.\CMSIS\Core\Include/core_cm4.h **** /* MPU Region Number Register Definitions */
1258:.\CMSIS\Core\Include/core_cm4.h **** #define MPU_RNR_REGION_Pos                  0U                                            /*!< MPU 
1259:.\CMSIS\Core\Include/core_cm4.h **** #define MPU_RNR_REGION_Msk                 (0xFFUL /*<< MPU_RNR_REGION_Pos*/)             /*!< MPU 
1260:.\CMSIS\Core\Include/core_cm4.h **** 
1261:.\CMSIS\Core\Include/core_cm4.h **** /* MPU Region Base Address Register Definitions */
1262:.\CMSIS\Core\Include/core_cm4.h **** #define MPU_RBAR_ADDR_Pos                   5U                                            /*!< MPU 
1263:.\CMSIS\Core\Include/core_cm4.h **** #define MPU_RBAR_ADDR_Msk                  (0x7FFFFFFUL << MPU_RBAR_ADDR_Pos)             /*!< MPU 
1264:.\CMSIS\Core\Include/core_cm4.h **** 
ARM GAS  C:\Users\nicpa\AppData\Local\Temp\ccrvJxeB.s 			page 38


1265:.\CMSIS\Core\Include/core_cm4.h **** #define MPU_RBAR_VALID_Pos                  4U                                            /*!< MPU 
1266:.\CMSIS\Core\Include/core_cm4.h **** #define MPU_RBAR_VALID_Msk                 (1UL << MPU_RBAR_VALID_Pos)                    /*!< MPU 
1267:.\CMSIS\Core\Include/core_cm4.h **** 
1268:.\CMSIS\Core\Include/core_cm4.h **** #define MPU_RBAR_REGION_Pos                 0U                                            /*!< MPU 
1269:.\CMSIS\Core\Include/core_cm4.h **** #define MPU_RBAR_REGION_Msk                (0xFUL /*<< MPU_RBAR_REGION_Pos*/)             /*!< MPU 
1270:.\CMSIS\Core\Include/core_cm4.h **** 
1271:.\CMSIS\Core\Include/core_cm4.h **** /* MPU Region Attribute and Size Register Definitions */
1272:.\CMSIS\Core\Include/core_cm4.h **** #define MPU_RASR_ATTRS_Pos                 16U                                            /*!< MPU 
1273:.\CMSIS\Core\Include/core_cm4.h **** #define MPU_RASR_ATTRS_Msk                 (0xFFFFUL << MPU_RASR_ATTRS_Pos)               /*!< MPU 
1274:.\CMSIS\Core\Include/core_cm4.h **** 
1275:.\CMSIS\Core\Include/core_cm4.h **** #define MPU_RASR_XN_Pos                    28U                                            /*!< MPU 
1276:.\CMSIS\Core\Include/core_cm4.h **** #define MPU_RASR_XN_Msk                    (1UL << MPU_RASR_XN_Pos)                       /*!< MPU 
1277:.\CMSIS\Core\Include/core_cm4.h **** 
1278:.\CMSIS\Core\Include/core_cm4.h **** #define MPU_RASR_AP_Pos                    24U                                            /*!< MPU 
1279:.\CMSIS\Core\Include/core_cm4.h **** #define MPU_RASR_AP_Msk                    (0x7UL << MPU_RASR_AP_Pos)                     /*!< MPU 
1280:.\CMSIS\Core\Include/core_cm4.h **** 
1281:.\CMSIS\Core\Include/core_cm4.h **** #define MPU_RASR_TEX_Pos                   19U                                            /*!< MPU 
1282:.\CMSIS\Core\Include/core_cm4.h **** #define MPU_RASR_TEX_Msk                   (0x7UL << MPU_RASR_TEX_Pos)                    /*!< MPU 
1283:.\CMSIS\Core\Include/core_cm4.h **** 
1284:.\CMSIS\Core\Include/core_cm4.h **** #define MPU_RASR_S_Pos                     18U                                            /*!< MPU 
1285:.\CMSIS\Core\Include/core_cm4.h **** #define MPU_RASR_S_Msk                     (1UL << MPU_RASR_S_Pos)                        /*!< MPU 
1286:.\CMSIS\Core\Include/core_cm4.h **** 
1287:.\CMSIS\Core\Include/core_cm4.h **** #define MPU_RASR_C_Pos                     17U                                            /*!< MPU 
1288:.\CMSIS\Core\Include/core_cm4.h **** #define MPU_RASR_C_Msk                     (1UL << MPU_RASR_C_Pos)                        /*!< MPU 
1289:.\CMSIS\Core\Include/core_cm4.h **** 
1290:.\CMSIS\Core\Include/core_cm4.h **** #define MPU_RASR_B_Pos                     16U                                            /*!< MPU 
1291:.\CMSIS\Core\Include/core_cm4.h **** #define MPU_RASR_B_Msk                     (1UL << MPU_RASR_B_Pos)                        /*!< MPU 
1292:.\CMSIS\Core\Include/core_cm4.h **** 
1293:.\CMSIS\Core\Include/core_cm4.h **** #define MPU_RASR_SRD_Pos                    8U                                            /*!< MPU 
1294:.\CMSIS\Core\Include/core_cm4.h **** #define MPU_RASR_SRD_Msk                   (0xFFUL << MPU_RASR_SRD_Pos)                   /*!< MPU 
1295:.\CMSIS\Core\Include/core_cm4.h **** 
1296:.\CMSIS\Core\Include/core_cm4.h **** #define MPU_RASR_SIZE_Pos                   1U                                            /*!< MPU 
1297:.\CMSIS\Core\Include/core_cm4.h **** #define MPU_RASR_SIZE_Msk                  (0x1FUL << MPU_RASR_SIZE_Pos)                  /*!< MPU 
1298:.\CMSIS\Core\Include/core_cm4.h **** 
1299:.\CMSIS\Core\Include/core_cm4.h **** #define MPU_RASR_ENABLE_Pos                 0U                                            /*!< MPU 
1300:.\CMSIS\Core\Include/core_cm4.h **** #define MPU_RASR_ENABLE_Msk                (1UL /*<< MPU_RASR_ENABLE_Pos*/)               /*!< MPU 
1301:.\CMSIS\Core\Include/core_cm4.h **** 
1302:.\CMSIS\Core\Include/core_cm4.h **** /*@} end of group CMSIS_MPU */
1303:.\CMSIS\Core\Include/core_cm4.h **** #endif /* defined (__MPU_PRESENT) && (__MPU_PRESENT == 1U) */
1304:.\CMSIS\Core\Include/core_cm4.h **** 
1305:.\CMSIS\Core\Include/core_cm4.h **** 
1306:.\CMSIS\Core\Include/core_cm4.h **** /**
1307:.\CMSIS\Core\Include/core_cm4.h ****   \ingroup  CMSIS_core_register
1308:.\CMSIS\Core\Include/core_cm4.h ****   \defgroup CMSIS_FPU     Floating Point Unit (FPU)
1309:.\CMSIS\Core\Include/core_cm4.h ****   \brief    Type definitions for the Floating Point Unit (FPU)
1310:.\CMSIS\Core\Include/core_cm4.h ****   @{
1311:.\CMSIS\Core\Include/core_cm4.h ****  */
1312:.\CMSIS\Core\Include/core_cm4.h **** 
1313:.\CMSIS\Core\Include/core_cm4.h **** /**
1314:.\CMSIS\Core\Include/core_cm4.h ****   \brief  Structure type to access the Floating Point Unit (FPU).
1315:.\CMSIS\Core\Include/core_cm4.h ****  */
1316:.\CMSIS\Core\Include/core_cm4.h **** typedef struct
1317:.\CMSIS\Core\Include/core_cm4.h **** {
1318:.\CMSIS\Core\Include/core_cm4.h ****         uint32_t RESERVED0[1U];
1319:.\CMSIS\Core\Include/core_cm4.h ****   __IOM uint32_t FPCCR;                  /*!< Offset: 0x004 (R/W)  Floating-Point Context Control R
1320:.\CMSIS\Core\Include/core_cm4.h ****   __IOM uint32_t FPCAR;                  /*!< Offset: 0x008 (R/W)  Floating-Point Context Address R
1321:.\CMSIS\Core\Include/core_cm4.h ****   __IOM uint32_t FPDSCR;                 /*!< Offset: 0x00C (R/W)  Floating-Point Default Status Co
ARM GAS  C:\Users\nicpa\AppData\Local\Temp\ccrvJxeB.s 			page 39


1322:.\CMSIS\Core\Include/core_cm4.h ****   __IM  uint32_t MVFR0;                  /*!< Offset: 0x010 (R/ )  Media and FP Feature Register 0 
1323:.\CMSIS\Core\Include/core_cm4.h ****   __IM  uint32_t MVFR1;                  /*!< Offset: 0x014 (R/ )  Media and FP Feature Register 1 
1324:.\CMSIS\Core\Include/core_cm4.h **** } FPU_Type;
1325:.\CMSIS\Core\Include/core_cm4.h **** 
1326:.\CMSIS\Core\Include/core_cm4.h **** /* Floating-Point Context Control Register Definitions */
1327:.\CMSIS\Core\Include/core_cm4.h **** #define FPU_FPCCR_ASPEN_Pos                31U                                            /*!< FPCC
1328:.\CMSIS\Core\Include/core_cm4.h **** #define FPU_FPCCR_ASPEN_Msk                (1UL << FPU_FPCCR_ASPEN_Pos)                   /*!< FPCC
1329:.\CMSIS\Core\Include/core_cm4.h **** 
1330:.\CMSIS\Core\Include/core_cm4.h **** #define FPU_FPCCR_LSPEN_Pos                30U                                            /*!< FPCC
1331:.\CMSIS\Core\Include/core_cm4.h **** #define FPU_FPCCR_LSPEN_Msk                (1UL << FPU_FPCCR_LSPEN_Pos)                   /*!< FPCC
1332:.\CMSIS\Core\Include/core_cm4.h **** 
1333:.\CMSIS\Core\Include/core_cm4.h **** #define FPU_FPCCR_MONRDY_Pos                8U                                            /*!< FPCC
1334:.\CMSIS\Core\Include/core_cm4.h **** #define FPU_FPCCR_MONRDY_Msk               (1UL << FPU_FPCCR_MONRDY_Pos)                  /*!< FPCC
1335:.\CMSIS\Core\Include/core_cm4.h **** 
1336:.\CMSIS\Core\Include/core_cm4.h **** #define FPU_FPCCR_BFRDY_Pos                 6U                                            /*!< FPCC
1337:.\CMSIS\Core\Include/core_cm4.h **** #define FPU_FPCCR_BFRDY_Msk                (1UL << FPU_FPCCR_BFRDY_Pos)                   /*!< FPCC
1338:.\CMSIS\Core\Include/core_cm4.h **** 
1339:.\CMSIS\Core\Include/core_cm4.h **** #define FPU_FPCCR_MMRDY_Pos                 5U                                            /*!< FPCC
1340:.\CMSIS\Core\Include/core_cm4.h **** #define FPU_FPCCR_MMRDY_Msk                (1UL << FPU_FPCCR_MMRDY_Pos)                   /*!< FPCC
1341:.\CMSIS\Core\Include/core_cm4.h **** 
1342:.\CMSIS\Core\Include/core_cm4.h **** #define FPU_FPCCR_HFRDY_Pos                 4U                                            /*!< FPCC
1343:.\CMSIS\Core\Include/core_cm4.h **** #define FPU_FPCCR_HFRDY_Msk                (1UL << FPU_FPCCR_HFRDY_Pos)                   /*!< FPCC
1344:.\CMSIS\Core\Include/core_cm4.h **** 
1345:.\CMSIS\Core\Include/core_cm4.h **** #define FPU_FPCCR_THREAD_Pos                3U                                            /*!< FPCC
1346:.\CMSIS\Core\Include/core_cm4.h **** #define FPU_FPCCR_THREAD_Msk               (1UL << FPU_FPCCR_THREAD_Pos)                  /*!< FPCC
1347:.\CMSIS\Core\Include/core_cm4.h **** 
1348:.\CMSIS\Core\Include/core_cm4.h **** #define FPU_FPCCR_USER_Pos                  1U                                            /*!< FPCC
1349:.\CMSIS\Core\Include/core_cm4.h **** #define FPU_FPCCR_USER_Msk                 (1UL << FPU_FPCCR_USER_Pos)                    /*!< FPCC
1350:.\CMSIS\Core\Include/core_cm4.h **** 
1351:.\CMSIS\Core\Include/core_cm4.h **** #define FPU_FPCCR_LSPACT_Pos                0U                                            /*!< FPCC
1352:.\CMSIS\Core\Include/core_cm4.h **** #define FPU_FPCCR_LSPACT_Msk               (1UL /*<< FPU_FPCCR_LSPACT_Pos*/)              /*!< FPCC
1353:.\CMSIS\Core\Include/core_cm4.h **** 
1354:.\CMSIS\Core\Include/core_cm4.h **** /* Floating-Point Context Address Register Definitions */
1355:.\CMSIS\Core\Include/core_cm4.h **** #define FPU_FPCAR_ADDRESS_Pos               3U                                            /*!< FPCA
1356:.\CMSIS\Core\Include/core_cm4.h **** #define FPU_FPCAR_ADDRESS_Msk              (0x1FFFFFFFUL << FPU_FPCAR_ADDRESS_Pos)        /*!< FPCA
1357:.\CMSIS\Core\Include/core_cm4.h **** 
1358:.\CMSIS\Core\Include/core_cm4.h **** /* Floating-Point Default Status Control Register Definitions */
1359:.\CMSIS\Core\Include/core_cm4.h **** #define FPU_FPDSCR_AHP_Pos                 26U                                            /*!< FPDS
1360:.\CMSIS\Core\Include/core_cm4.h **** #define FPU_FPDSCR_AHP_Msk                 (1UL << FPU_FPDSCR_AHP_Pos)                    /*!< FPDS
1361:.\CMSIS\Core\Include/core_cm4.h **** 
1362:.\CMSIS\Core\Include/core_cm4.h **** #define FPU_FPDSCR_DN_Pos                  25U                                            /*!< FPDS
1363:.\CMSIS\Core\Include/core_cm4.h **** #define FPU_FPDSCR_DN_Msk                  (1UL << FPU_FPDSCR_DN_Pos)                     /*!< FPDS
1364:.\CMSIS\Core\Include/core_cm4.h **** 
1365:.\CMSIS\Core\Include/core_cm4.h **** #define FPU_FPDSCR_FZ_Pos                  24U                                            /*!< FPDS
1366:.\CMSIS\Core\Include/core_cm4.h **** #define FPU_FPDSCR_FZ_Msk                  (1UL << FPU_FPDSCR_FZ_Pos)                     /*!< FPDS
1367:.\CMSIS\Core\Include/core_cm4.h **** 
1368:.\CMSIS\Core\Include/core_cm4.h **** #define FPU_FPDSCR_RMode_Pos               22U                                            /*!< FPDS
1369:.\CMSIS\Core\Include/core_cm4.h **** #define FPU_FPDSCR_RMode_Msk               (3UL << FPU_FPDSCR_RMode_Pos)                  /*!< FPDS
1370:.\CMSIS\Core\Include/core_cm4.h **** 
1371:.\CMSIS\Core\Include/core_cm4.h **** /* Media and FP Feature Register 0 Definitions */
1372:.\CMSIS\Core\Include/core_cm4.h **** #define FPU_MVFR0_FP_rounding_modes_Pos    28U                                            /*!< MVFR
1373:.\CMSIS\Core\Include/core_cm4.h **** #define FPU_MVFR0_FP_rounding_modes_Msk    (0xFUL << FPU_MVFR0_FP_rounding_modes_Pos)     /*!< MVFR
1374:.\CMSIS\Core\Include/core_cm4.h **** 
1375:.\CMSIS\Core\Include/core_cm4.h **** #define FPU_MVFR0_Short_vectors_Pos        24U                                            /*!< MVFR
1376:.\CMSIS\Core\Include/core_cm4.h **** #define FPU_MVFR0_Short_vectors_Msk        (0xFUL << FPU_MVFR0_Short_vectors_Pos)         /*!< MVFR
1377:.\CMSIS\Core\Include/core_cm4.h **** 
1378:.\CMSIS\Core\Include/core_cm4.h **** #define FPU_MVFR0_Square_root_Pos          20U                                            /*!< MVFR
ARM GAS  C:\Users\nicpa\AppData\Local\Temp\ccrvJxeB.s 			page 40


1379:.\CMSIS\Core\Include/core_cm4.h **** #define FPU_MVFR0_Square_root_Msk          (0xFUL << FPU_MVFR0_Square_root_Pos)           /*!< MVFR
1380:.\CMSIS\Core\Include/core_cm4.h **** 
1381:.\CMSIS\Core\Include/core_cm4.h **** #define FPU_MVFR0_Divide_Pos               16U                                            /*!< MVFR
1382:.\CMSIS\Core\Include/core_cm4.h **** #define FPU_MVFR0_Divide_Msk               (0xFUL << FPU_MVFR0_Divide_Pos)                /*!< MVFR
1383:.\CMSIS\Core\Include/core_cm4.h **** 
1384:.\CMSIS\Core\Include/core_cm4.h **** #define FPU_MVFR0_FP_excep_trapping_Pos    12U                                            /*!< MVFR
1385:.\CMSIS\Core\Include/core_cm4.h **** #define FPU_MVFR0_FP_excep_trapping_Msk    (0xFUL << FPU_MVFR0_FP_excep_trapping_Pos)     /*!< MVFR
1386:.\CMSIS\Core\Include/core_cm4.h **** 
1387:.\CMSIS\Core\Include/core_cm4.h **** #define FPU_MVFR0_Double_precision_Pos      8U                                            /*!< MVFR
1388:.\CMSIS\Core\Include/core_cm4.h **** #define FPU_MVFR0_Double_precision_Msk     (0xFUL << FPU_MVFR0_Double_precision_Pos)      /*!< MVFR
1389:.\CMSIS\Core\Include/core_cm4.h **** 
1390:.\CMSIS\Core\Include/core_cm4.h **** #define FPU_MVFR0_Single_precision_Pos      4U                                            /*!< MVFR
1391:.\CMSIS\Core\Include/core_cm4.h **** #define FPU_MVFR0_Single_precision_Msk     (0xFUL << FPU_MVFR0_Single_precision_Pos)      /*!< MVFR
1392:.\CMSIS\Core\Include/core_cm4.h **** 
1393:.\CMSIS\Core\Include/core_cm4.h **** #define FPU_MVFR0_A_SIMD_registers_Pos      0U                                            /*!< MVFR
1394:.\CMSIS\Core\Include/core_cm4.h **** #define FPU_MVFR0_A_SIMD_registers_Msk     (0xFUL /*<< FPU_MVFR0_A_SIMD_registers_Pos*/)  /*!< MVFR
1395:.\CMSIS\Core\Include/core_cm4.h **** 
1396:.\CMSIS\Core\Include/core_cm4.h **** /* Media and FP Feature Register 1 Definitions */
1397:.\CMSIS\Core\Include/core_cm4.h **** #define FPU_MVFR1_FP_fused_MAC_Pos         28U                                            /*!< MVFR
1398:.\CMSIS\Core\Include/core_cm4.h **** #define FPU_MVFR1_FP_fused_MAC_Msk         (0xFUL << FPU_MVFR1_FP_fused_MAC_Pos)          /*!< MVFR
1399:.\CMSIS\Core\Include/core_cm4.h **** 
1400:.\CMSIS\Core\Include/core_cm4.h **** #define FPU_MVFR1_FP_HPFP_Pos              24U                                            /*!< MVFR
1401:.\CMSIS\Core\Include/core_cm4.h **** #define FPU_MVFR1_FP_HPFP_Msk              (0xFUL << FPU_MVFR1_FP_HPFP_Pos)               /*!< MVFR
1402:.\CMSIS\Core\Include/core_cm4.h **** 
1403:.\CMSIS\Core\Include/core_cm4.h **** #define FPU_MVFR1_D_NaN_mode_Pos            4U                                            /*!< MVFR
1404:.\CMSIS\Core\Include/core_cm4.h **** #define FPU_MVFR1_D_NaN_mode_Msk           (0xFUL << FPU_MVFR1_D_NaN_mode_Pos)            /*!< MVFR
1405:.\CMSIS\Core\Include/core_cm4.h **** 
1406:.\CMSIS\Core\Include/core_cm4.h **** #define FPU_MVFR1_FtZ_mode_Pos              0U                                            /*!< MVFR
1407:.\CMSIS\Core\Include/core_cm4.h **** #define FPU_MVFR1_FtZ_mode_Msk             (0xFUL /*<< FPU_MVFR1_FtZ_mode_Pos*/)          /*!< MVFR
1408:.\CMSIS\Core\Include/core_cm4.h **** 
1409:.\CMSIS\Core\Include/core_cm4.h **** /*@} end of group CMSIS_FPU */
1410:.\CMSIS\Core\Include/core_cm4.h **** 
1411:.\CMSIS\Core\Include/core_cm4.h **** 
1412:.\CMSIS\Core\Include/core_cm4.h **** /**
1413:.\CMSIS\Core\Include/core_cm4.h ****   \ingroup  CMSIS_core_register
1414:.\CMSIS\Core\Include/core_cm4.h ****   \defgroup CMSIS_CoreDebug       Core Debug Registers (CoreDebug)
1415:.\CMSIS\Core\Include/core_cm4.h ****   \brief    Type definitions for the Core Debug Registers
1416:.\CMSIS\Core\Include/core_cm4.h ****   @{
1417:.\CMSIS\Core\Include/core_cm4.h ****  */
1418:.\CMSIS\Core\Include/core_cm4.h **** 
1419:.\CMSIS\Core\Include/core_cm4.h **** /**
1420:.\CMSIS\Core\Include/core_cm4.h ****   \brief  Structure type to access the Core Debug Register (CoreDebug).
1421:.\CMSIS\Core\Include/core_cm4.h ****  */
1422:.\CMSIS\Core\Include/core_cm4.h **** typedef struct
1423:.\CMSIS\Core\Include/core_cm4.h **** {
1424:.\CMSIS\Core\Include/core_cm4.h ****   __IOM uint32_t DHCSR;                  /*!< Offset: 0x000 (R/W)  Debug Halting Control and Status
1425:.\CMSIS\Core\Include/core_cm4.h ****   __OM  uint32_t DCRSR;                  /*!< Offset: 0x004 ( /W)  Debug Core Register Selector Reg
1426:.\CMSIS\Core\Include/core_cm4.h ****   __IOM uint32_t DCRDR;                  /*!< Offset: 0x008 (R/W)  Debug Core Register Data Registe
1427:.\CMSIS\Core\Include/core_cm4.h ****   __IOM uint32_t DEMCR;                  /*!< Offset: 0x00C (R/W)  Debug Exception and Monitor Cont
1428:.\CMSIS\Core\Include/core_cm4.h **** } CoreDebug_Type;
1429:.\CMSIS\Core\Include/core_cm4.h **** 
1430:.\CMSIS\Core\Include/core_cm4.h **** /* Debug Halting Control and Status Register Definitions */
1431:.\CMSIS\Core\Include/core_cm4.h **** #define CoreDebug_DHCSR_DBGKEY_Pos         16U                                            /*!< Core
1432:.\CMSIS\Core\Include/core_cm4.h **** #define CoreDebug_DHCSR_DBGKEY_Msk         (0xFFFFUL << CoreDebug_DHCSR_DBGKEY_Pos)       /*!< Core
1433:.\CMSIS\Core\Include/core_cm4.h **** 
1434:.\CMSIS\Core\Include/core_cm4.h **** #define CoreDebug_DHCSR_S_RESET_ST_Pos     25U                                            /*!< Core
1435:.\CMSIS\Core\Include/core_cm4.h **** #define CoreDebug_DHCSR_S_RESET_ST_Msk     (1UL << CoreDebug_DHCSR_S_RESET_ST_Pos)        /*!< Core
ARM GAS  C:\Users\nicpa\AppData\Local\Temp\ccrvJxeB.s 			page 41


1436:.\CMSIS\Core\Include/core_cm4.h **** 
1437:.\CMSIS\Core\Include/core_cm4.h **** #define CoreDebug_DHCSR_S_RETIRE_ST_Pos    24U                                            /*!< Core
1438:.\CMSIS\Core\Include/core_cm4.h **** #define CoreDebug_DHCSR_S_RETIRE_ST_Msk    (1UL << CoreDebug_DHCSR_S_RETIRE_ST_Pos)       /*!< Core
1439:.\CMSIS\Core\Include/core_cm4.h **** 
1440:.\CMSIS\Core\Include/core_cm4.h **** #define CoreDebug_DHCSR_S_LOCKUP_Pos       19U                                            /*!< Core
1441:.\CMSIS\Core\Include/core_cm4.h **** #define CoreDebug_DHCSR_S_LOCKUP_Msk       (1UL << CoreDebug_DHCSR_S_LOCKUP_Pos)          /*!< Core
1442:.\CMSIS\Core\Include/core_cm4.h **** 
1443:.\CMSIS\Core\Include/core_cm4.h **** #define CoreDebug_DHCSR_S_SLEEP_Pos        18U                                            /*!< Core
1444:.\CMSIS\Core\Include/core_cm4.h **** #define CoreDebug_DHCSR_S_SLEEP_Msk        (1UL << CoreDebug_DHCSR_S_SLEEP_Pos)           /*!< Core
1445:.\CMSIS\Core\Include/core_cm4.h **** 
1446:.\CMSIS\Core\Include/core_cm4.h **** #define CoreDebug_DHCSR_S_HALT_Pos         17U                                            /*!< Core
1447:.\CMSIS\Core\Include/core_cm4.h **** #define CoreDebug_DHCSR_S_HALT_Msk         (1UL << CoreDebug_DHCSR_S_HALT_Pos)            /*!< Core
1448:.\CMSIS\Core\Include/core_cm4.h **** 
1449:.\CMSIS\Core\Include/core_cm4.h **** #define CoreDebug_DHCSR_S_REGRDY_Pos       16U                                            /*!< Core
1450:.\CMSIS\Core\Include/core_cm4.h **** #define CoreDebug_DHCSR_S_REGRDY_Msk       (1UL << CoreDebug_DHCSR_S_REGRDY_Pos)          /*!< Core
1451:.\CMSIS\Core\Include/core_cm4.h **** 
1452:.\CMSIS\Core\Include/core_cm4.h **** #define CoreDebug_DHCSR_C_SNAPSTALL_Pos     5U                                            /*!< Core
1453:.\CMSIS\Core\Include/core_cm4.h **** #define CoreDebug_DHCSR_C_SNAPSTALL_Msk    (1UL << CoreDebug_DHCSR_C_SNAPSTALL_Pos)       /*!< Core
1454:.\CMSIS\Core\Include/core_cm4.h **** 
1455:.\CMSIS\Core\Include/core_cm4.h **** #define CoreDebug_DHCSR_C_MASKINTS_Pos      3U                                            /*!< Core
1456:.\CMSIS\Core\Include/core_cm4.h **** #define CoreDebug_DHCSR_C_MASKINTS_Msk     (1UL << CoreDebug_DHCSR_C_MASKINTS_Pos)        /*!< Core
1457:.\CMSIS\Core\Include/core_cm4.h **** 
1458:.\CMSIS\Core\Include/core_cm4.h **** #define CoreDebug_DHCSR_C_STEP_Pos          2U                                            /*!< Core
1459:.\CMSIS\Core\Include/core_cm4.h **** #define CoreDebug_DHCSR_C_STEP_Msk         (1UL << CoreDebug_DHCSR_C_STEP_Pos)            /*!< Core
1460:.\CMSIS\Core\Include/core_cm4.h **** 
1461:.\CMSIS\Core\Include/core_cm4.h **** #define CoreDebug_DHCSR_C_HALT_Pos          1U                                            /*!< Core
1462:.\CMSIS\Core\Include/core_cm4.h **** #define CoreDebug_DHCSR_C_HALT_Msk         (1UL << CoreDebug_DHCSR_C_HALT_Pos)            /*!< Core
1463:.\CMSIS\Core\Include/core_cm4.h **** 
1464:.\CMSIS\Core\Include/core_cm4.h **** #define CoreDebug_DHCSR_C_DEBUGEN_Pos       0U                                            /*!< Core
1465:.\CMSIS\Core\Include/core_cm4.h **** #define CoreDebug_DHCSR_C_DEBUGEN_Msk      (1UL /*<< CoreDebug_DHCSR_C_DEBUGEN_Pos*/)     /*!< Core
1466:.\CMSIS\Core\Include/core_cm4.h **** 
1467:.\CMSIS\Core\Include/core_cm4.h **** /* Debug Core Register Selector Register Definitions */
1468:.\CMSIS\Core\Include/core_cm4.h **** #define CoreDebug_DCRSR_REGWnR_Pos         16U                                            /*!< Core
1469:.\CMSIS\Core\Include/core_cm4.h **** #define CoreDebug_DCRSR_REGWnR_Msk         (1UL << CoreDebug_DCRSR_REGWnR_Pos)            /*!< Core
1470:.\CMSIS\Core\Include/core_cm4.h **** 
1471:.\CMSIS\Core\Include/core_cm4.h **** #define CoreDebug_DCRSR_REGSEL_Pos          0U                                            /*!< Core
1472:.\CMSIS\Core\Include/core_cm4.h **** #define CoreDebug_DCRSR_REGSEL_Msk         (0x1FUL /*<< CoreDebug_DCRSR_REGSEL_Pos*/)     /*!< Core
1473:.\CMSIS\Core\Include/core_cm4.h **** 
1474:.\CMSIS\Core\Include/core_cm4.h **** /* Debug Exception and Monitor Control Register Definitions */
1475:.\CMSIS\Core\Include/core_cm4.h **** #define CoreDebug_DEMCR_TRCENA_Pos         24U                                            /*!< Core
1476:.\CMSIS\Core\Include/core_cm4.h **** #define CoreDebug_DEMCR_TRCENA_Msk         (1UL << CoreDebug_DEMCR_TRCENA_Pos)            /*!< Core
1477:.\CMSIS\Core\Include/core_cm4.h **** 
1478:.\CMSIS\Core\Include/core_cm4.h **** #define CoreDebug_DEMCR_MON_REQ_Pos        19U                                            /*!< Core
1479:.\CMSIS\Core\Include/core_cm4.h **** #define CoreDebug_DEMCR_MON_REQ_Msk        (1UL << CoreDebug_DEMCR_MON_REQ_Pos)           /*!< Core
1480:.\CMSIS\Core\Include/core_cm4.h **** 
1481:.\CMSIS\Core\Include/core_cm4.h **** #define CoreDebug_DEMCR_MON_STEP_Pos       18U                                            /*!< Core
1482:.\CMSIS\Core\Include/core_cm4.h **** #define CoreDebug_DEMCR_MON_STEP_Msk       (1UL << CoreDebug_DEMCR_MON_STEP_Pos)          /*!< Core
1483:.\CMSIS\Core\Include/core_cm4.h **** 
1484:.\CMSIS\Core\Include/core_cm4.h **** #define CoreDebug_DEMCR_MON_PEND_Pos       17U                                            /*!< Core
1485:.\CMSIS\Core\Include/core_cm4.h **** #define CoreDebug_DEMCR_MON_PEND_Msk       (1UL << CoreDebug_DEMCR_MON_PEND_Pos)          /*!< Core
1486:.\CMSIS\Core\Include/core_cm4.h **** 
1487:.\CMSIS\Core\Include/core_cm4.h **** #define CoreDebug_DEMCR_MON_EN_Pos         16U                                            /*!< Core
1488:.\CMSIS\Core\Include/core_cm4.h **** #define CoreDebug_DEMCR_MON_EN_Msk         (1UL << CoreDebug_DEMCR_MON_EN_Pos)            /*!< Core
1489:.\CMSIS\Core\Include/core_cm4.h **** 
1490:.\CMSIS\Core\Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_HARDERR_Pos     10U                                            /*!< Core
1491:.\CMSIS\Core\Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_HARDERR_Msk     (1UL << CoreDebug_DEMCR_VC_HARDERR_Pos)        /*!< Core
1492:.\CMSIS\Core\Include/core_cm4.h **** 
ARM GAS  C:\Users\nicpa\AppData\Local\Temp\ccrvJxeB.s 			page 42


1493:.\CMSIS\Core\Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_INTERR_Pos       9U                                            /*!< Core
1494:.\CMSIS\Core\Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_INTERR_Msk      (1UL << CoreDebug_DEMCR_VC_INTERR_Pos)         /*!< Core
1495:.\CMSIS\Core\Include/core_cm4.h **** 
1496:.\CMSIS\Core\Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_BUSERR_Pos       8U                                            /*!< Core
1497:.\CMSIS\Core\Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_BUSERR_Msk      (1UL << CoreDebug_DEMCR_VC_BUSERR_Pos)         /*!< Core
1498:.\CMSIS\Core\Include/core_cm4.h **** 
1499:.\CMSIS\Core\Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_STATERR_Pos      7U                                            /*!< Core
1500:.\CMSIS\Core\Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_STATERR_Msk     (1UL << CoreDebug_DEMCR_VC_STATERR_Pos)        /*!< Core
1501:.\CMSIS\Core\Include/core_cm4.h **** 
1502:.\CMSIS\Core\Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_CHKERR_Pos       6U                                            /*!< Core
1503:.\CMSIS\Core\Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_CHKERR_Msk      (1UL << CoreDebug_DEMCR_VC_CHKERR_Pos)         /*!< Core
1504:.\CMSIS\Core\Include/core_cm4.h **** 
1505:.\CMSIS\Core\Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_NOCPERR_Pos      5U                                            /*!< Core
1506:.\CMSIS\Core\Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_NOCPERR_Msk     (1UL << CoreDebug_DEMCR_VC_NOCPERR_Pos)        /*!< Core
1507:.\CMSIS\Core\Include/core_cm4.h **** 
1508:.\CMSIS\Core\Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_MMERR_Pos        4U                                            /*!< Core
1509:.\CMSIS\Core\Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_MMERR_Msk       (1UL << CoreDebug_DEMCR_VC_MMERR_Pos)          /*!< Core
1510:.\CMSIS\Core\Include/core_cm4.h **** 
1511:.\CMSIS\Core\Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_CORERESET_Pos    0U                                            /*!< Core
1512:.\CMSIS\Core\Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_CORERESET_Msk   (1UL /*<< CoreDebug_DEMCR_VC_CORERESET_Pos*/)  /*!< Core
1513:.\CMSIS\Core\Include/core_cm4.h **** 
1514:.\CMSIS\Core\Include/core_cm4.h **** /*@} end of group CMSIS_CoreDebug */
1515:.\CMSIS\Core\Include/core_cm4.h **** 
1516:.\CMSIS\Core\Include/core_cm4.h **** 
1517:.\CMSIS\Core\Include/core_cm4.h **** /**
1518:.\CMSIS\Core\Include/core_cm4.h ****   \ingroup    CMSIS_core_register
1519:.\CMSIS\Core\Include/core_cm4.h ****   \defgroup   CMSIS_core_bitfield     Core register bit field macros
1520:.\CMSIS\Core\Include/core_cm4.h ****   \brief      Macros for use with bit field definitions (xxx_Pos, xxx_Msk).
1521:.\CMSIS\Core\Include/core_cm4.h ****   @{
1522:.\CMSIS\Core\Include/core_cm4.h ****  */
1523:.\CMSIS\Core\Include/core_cm4.h **** 
1524:.\CMSIS\Core\Include/core_cm4.h **** /**
1525:.\CMSIS\Core\Include/core_cm4.h ****   \brief   Mask and shift a bit field value for use in a register bit range.
1526:.\CMSIS\Core\Include/core_cm4.h ****   \param[in] field  Name of the register bit field.
1527:.\CMSIS\Core\Include/core_cm4.h ****   \param[in] value  Value of the bit field. This parameter is interpreted as an uint32_t type.
1528:.\CMSIS\Core\Include/core_cm4.h ****   \return           Masked and shifted value.
1529:.\CMSIS\Core\Include/core_cm4.h **** */
1530:.\CMSIS\Core\Include/core_cm4.h **** #define _VAL2FLD(field, value)    (((uint32_t)(value) << field ## _Pos) & field ## _Msk)
1531:.\CMSIS\Core\Include/core_cm4.h **** 
1532:.\CMSIS\Core\Include/core_cm4.h **** /**
1533:.\CMSIS\Core\Include/core_cm4.h ****   \brief     Mask and shift a register value to extract a bit filed value.
1534:.\CMSIS\Core\Include/core_cm4.h ****   \param[in] field  Name of the register bit field.
1535:.\CMSIS\Core\Include/core_cm4.h ****   \param[in] value  Value of register. This parameter is interpreted as an uint32_t type.
1536:.\CMSIS\Core\Include/core_cm4.h ****   \return           Masked and shifted bit field value.
1537:.\CMSIS\Core\Include/core_cm4.h **** */
1538:.\CMSIS\Core\Include/core_cm4.h **** #define _FLD2VAL(field, value)    (((uint32_t)(value) & field ## _Msk) >> field ## _Pos)
1539:.\CMSIS\Core\Include/core_cm4.h **** 
1540:.\CMSIS\Core\Include/core_cm4.h **** /*@} end of group CMSIS_core_bitfield */
1541:.\CMSIS\Core\Include/core_cm4.h **** 
1542:.\CMSIS\Core\Include/core_cm4.h **** 
1543:.\CMSIS\Core\Include/core_cm4.h **** /**
1544:.\CMSIS\Core\Include/core_cm4.h ****   \ingroup    CMSIS_core_register
1545:.\CMSIS\Core\Include/core_cm4.h ****   \defgroup   CMSIS_core_base     Core Definitions
1546:.\CMSIS\Core\Include/core_cm4.h ****   \brief      Definitions for base addresses, unions, and structures.
1547:.\CMSIS\Core\Include/core_cm4.h ****   @{
1548:.\CMSIS\Core\Include/core_cm4.h ****  */
1549:.\CMSIS\Core\Include/core_cm4.h **** 
ARM GAS  C:\Users\nicpa\AppData\Local\Temp\ccrvJxeB.s 			page 43


1550:.\CMSIS\Core\Include/core_cm4.h **** /* Memory mapping of Core Hardware */
1551:.\CMSIS\Core\Include/core_cm4.h **** #define SCS_BASE            (0xE000E000UL)                            /*!< System Control Space Bas
1552:.\CMSIS\Core\Include/core_cm4.h **** #define ITM_BASE            (0xE0000000UL)                            /*!< ITM Base Address */
1553:.\CMSIS\Core\Include/core_cm4.h **** #define DWT_BASE            (0xE0001000UL)                            /*!< DWT Base Address */
1554:.\CMSIS\Core\Include/core_cm4.h **** #define TPI_BASE            (0xE0040000UL)                            /*!< TPI Base Address */
1555:.\CMSIS\Core\Include/core_cm4.h **** #define CoreDebug_BASE      (0xE000EDF0UL)                            /*!< Core Debug Base Address 
1556:.\CMSIS\Core\Include/core_cm4.h **** #define SysTick_BASE        (SCS_BASE +  0x0010UL)                    /*!< SysTick Base Address */
1557:.\CMSIS\Core\Include/core_cm4.h **** #define NVIC_BASE           (SCS_BASE +  0x0100UL)                    /*!< NVIC Base Address */
1558:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_BASE            (SCS_BASE +  0x0D00UL)                    /*!< System Control Block Bas
1559:.\CMSIS\Core\Include/core_cm4.h **** 
1560:.\CMSIS\Core\Include/core_cm4.h **** #define SCnSCB              ((SCnSCB_Type    *)     SCS_BASE      )   /*!< System control Register 
1561:.\CMSIS\Core\Include/core_cm4.h **** #define SCB                 ((SCB_Type       *)     SCB_BASE      )   /*!< SCB configuration struct
1562:.\CMSIS\Core\Include/core_cm4.h **** #define SysTick             ((SysTick_Type   *)     SysTick_BASE  )   /*!< SysTick configuration st
1563:.\CMSIS\Core\Include/core_cm4.h **** #define NVIC                ((NVIC_Type      *)     NVIC_BASE     )   /*!< NVIC configuration struc
1564:.\CMSIS\Core\Include/core_cm4.h **** #define ITM                 ((ITM_Type       *)     ITM_BASE      )   /*!< ITM configuration struct
1565:.\CMSIS\Core\Include/core_cm4.h **** #define DWT                 ((DWT_Type       *)     DWT_BASE      )   /*!< DWT configuration struct
1566:.\CMSIS\Core\Include/core_cm4.h **** #define TPI                 ((TPI_Type       *)     TPI_BASE      )   /*!< TPI configuration struct
1567:.\CMSIS\Core\Include/core_cm4.h **** #define CoreDebug           ((CoreDebug_Type *)     CoreDebug_BASE)   /*!< Core Debug configuration
1568:.\CMSIS\Core\Include/core_cm4.h **** 
1569:.\CMSIS\Core\Include/core_cm4.h **** #if defined (__MPU_PRESENT) && (__MPU_PRESENT == 1U)
1570:.\CMSIS\Core\Include/core_cm4.h ****   #define MPU_BASE          (SCS_BASE +  0x0D90UL)                    /*!< Memory Protection Unit *
1571:.\CMSIS\Core\Include/core_cm4.h ****   #define MPU               ((MPU_Type       *)     MPU_BASE      )   /*!< Memory Protection Unit *
1572:.\CMSIS\Core\Include/core_cm4.h **** #endif
1573:.\CMSIS\Core\Include/core_cm4.h **** 
1574:.\CMSIS\Core\Include/core_cm4.h **** #define FPU_BASE            (SCS_BASE +  0x0F30UL)                    /*!< Floating Point Unit */
1575:.\CMSIS\Core\Include/core_cm4.h **** #define FPU                 ((FPU_Type       *)     FPU_BASE      )   /*!< Floating Point Unit */
1576:.\CMSIS\Core\Include/core_cm4.h **** 
1577:.\CMSIS\Core\Include/core_cm4.h **** /*@} */
1578:.\CMSIS\Core\Include/core_cm4.h **** 
1579:.\CMSIS\Core\Include/core_cm4.h **** 
1580:.\CMSIS\Core\Include/core_cm4.h **** 
1581:.\CMSIS\Core\Include/core_cm4.h **** /*******************************************************************************
1582:.\CMSIS\Core\Include/core_cm4.h ****  *                Hardware Abstraction Layer
1583:.\CMSIS\Core\Include/core_cm4.h ****   Core Function Interface contains:
1584:.\CMSIS\Core\Include/core_cm4.h ****   - Core NVIC Functions
1585:.\CMSIS\Core\Include/core_cm4.h ****   - Core SysTick Functions
1586:.\CMSIS\Core\Include/core_cm4.h ****   - Core Debug Functions
1587:.\CMSIS\Core\Include/core_cm4.h ****   - Core Register Access Functions
1588:.\CMSIS\Core\Include/core_cm4.h ****  ******************************************************************************/
1589:.\CMSIS\Core\Include/core_cm4.h **** /**
1590:.\CMSIS\Core\Include/core_cm4.h ****   \defgroup CMSIS_Core_FunctionInterface Functions and Instructions Reference
1591:.\CMSIS\Core\Include/core_cm4.h **** */
1592:.\CMSIS\Core\Include/core_cm4.h **** 
1593:.\CMSIS\Core\Include/core_cm4.h **** 
1594:.\CMSIS\Core\Include/core_cm4.h **** 
1595:.\CMSIS\Core\Include/core_cm4.h **** /* ##########################   NVIC functions  #################################### */
1596:.\CMSIS\Core\Include/core_cm4.h **** /**
1597:.\CMSIS\Core\Include/core_cm4.h ****   \ingroup  CMSIS_Core_FunctionInterface
1598:.\CMSIS\Core\Include/core_cm4.h ****   \defgroup CMSIS_Core_NVICFunctions NVIC Functions
1599:.\CMSIS\Core\Include/core_cm4.h ****   \brief    Functions that manage interrupts and exceptions via the NVIC.
1600:.\CMSIS\Core\Include/core_cm4.h ****   @{
1601:.\CMSIS\Core\Include/core_cm4.h ****  */
1602:.\CMSIS\Core\Include/core_cm4.h **** 
1603:.\CMSIS\Core\Include/core_cm4.h **** #ifdef CMSIS_NVIC_VIRTUAL
1604:.\CMSIS\Core\Include/core_cm4.h ****   #ifndef CMSIS_NVIC_VIRTUAL_HEADER_FILE
1605:.\CMSIS\Core\Include/core_cm4.h ****     #define CMSIS_NVIC_VIRTUAL_HEADER_FILE "cmsis_nvic_virtual.h"
1606:.\CMSIS\Core\Include/core_cm4.h ****   #endif
ARM GAS  C:\Users\nicpa\AppData\Local\Temp\ccrvJxeB.s 			page 44


1607:.\CMSIS\Core\Include/core_cm4.h ****   #include CMSIS_NVIC_VIRTUAL_HEADER_FILE
1608:.\CMSIS\Core\Include/core_cm4.h **** #else
1609:.\CMSIS\Core\Include/core_cm4.h ****   #define NVIC_SetPriorityGrouping    __NVIC_SetPriorityGrouping
1610:.\CMSIS\Core\Include/core_cm4.h ****   #define NVIC_GetPriorityGrouping    __NVIC_GetPriorityGrouping
1611:.\CMSIS\Core\Include/core_cm4.h ****   #define NVIC_EnableIRQ              __NVIC_EnableIRQ
1612:.\CMSIS\Core\Include/core_cm4.h ****   #define NVIC_GetEnableIRQ           __NVIC_GetEnableIRQ
1613:.\CMSIS\Core\Include/core_cm4.h ****   #define NVIC_DisableIRQ             __NVIC_DisableIRQ
1614:.\CMSIS\Core\Include/core_cm4.h ****   #define NVIC_GetPendingIRQ          __NVIC_GetPendingIRQ
1615:.\CMSIS\Core\Include/core_cm4.h ****   #define NVIC_SetPendingIRQ          __NVIC_SetPendingIRQ
1616:.\CMSIS\Core\Include/core_cm4.h ****   #define NVIC_ClearPendingIRQ        __NVIC_ClearPendingIRQ
1617:.\CMSIS\Core\Include/core_cm4.h ****   #define NVIC_GetActive              __NVIC_GetActive
1618:.\CMSIS\Core\Include/core_cm4.h ****   #define NVIC_SetPriority            __NVIC_SetPriority
1619:.\CMSIS\Core\Include/core_cm4.h ****   #define NVIC_GetPriority            __NVIC_GetPriority
1620:.\CMSIS\Core\Include/core_cm4.h ****   #define NVIC_SystemReset            __NVIC_SystemReset
1621:.\CMSIS\Core\Include/core_cm4.h **** #endif /* CMSIS_NVIC_VIRTUAL */
1622:.\CMSIS\Core\Include/core_cm4.h **** 
1623:.\CMSIS\Core\Include/core_cm4.h **** #ifdef CMSIS_VECTAB_VIRTUAL
1624:.\CMSIS\Core\Include/core_cm4.h ****   #ifndef CMSIS_VECTAB_VIRTUAL_HEADER_FILE
1625:.\CMSIS\Core\Include/core_cm4.h ****    #define CMSIS_VECTAB_VIRTUAL_HEADER_FILE "cmsis_vectab_virtual.h"
1626:.\CMSIS\Core\Include/core_cm4.h ****   #endif
1627:.\CMSIS\Core\Include/core_cm4.h ****   #include CMSIS_VECTAB_VIRTUAL_HEADER_FILE
1628:.\CMSIS\Core\Include/core_cm4.h **** #else
1629:.\CMSIS\Core\Include/core_cm4.h ****   #define NVIC_SetVector              __NVIC_SetVector
1630:.\CMSIS\Core\Include/core_cm4.h ****   #define NVIC_GetVector              __NVIC_GetVector
1631:.\CMSIS\Core\Include/core_cm4.h **** #endif  /* (CMSIS_VECTAB_VIRTUAL) */
1632:.\CMSIS\Core\Include/core_cm4.h **** 
1633:.\CMSIS\Core\Include/core_cm4.h **** #define NVIC_USER_IRQ_OFFSET          16
1634:.\CMSIS\Core\Include/core_cm4.h **** 
1635:.\CMSIS\Core\Include/core_cm4.h **** 
1636:.\CMSIS\Core\Include/core_cm4.h **** /* The following EXC_RETURN values are saved the LR on exception entry */
1637:.\CMSIS\Core\Include/core_cm4.h **** #define EXC_RETURN_HANDLER         (0xFFFFFFF1UL)     /* return to Handler mode, uses MSP after ret
1638:.\CMSIS\Core\Include/core_cm4.h **** #define EXC_RETURN_THREAD_MSP      (0xFFFFFFF9UL)     /* return to Thread mode, uses MSP after retu
1639:.\CMSIS\Core\Include/core_cm4.h **** #define EXC_RETURN_THREAD_PSP      (0xFFFFFFFDUL)     /* return to Thread mode, uses PSP after retu
1640:.\CMSIS\Core\Include/core_cm4.h **** #define EXC_RETURN_HANDLER_FPU     (0xFFFFFFE1UL)     /* return to Handler mode, uses MSP after ret
1641:.\CMSIS\Core\Include/core_cm4.h **** #define EXC_RETURN_THREAD_MSP_FPU  (0xFFFFFFE9UL)     /* return to Thread mode, uses MSP after retu
1642:.\CMSIS\Core\Include/core_cm4.h **** #define EXC_RETURN_THREAD_PSP_FPU  (0xFFFFFFEDUL)     /* return to Thread mode, uses PSP after retu
1643:.\CMSIS\Core\Include/core_cm4.h **** 
1644:.\CMSIS\Core\Include/core_cm4.h **** 
1645:.\CMSIS\Core\Include/core_cm4.h **** /**
1646:.\CMSIS\Core\Include/core_cm4.h ****   \brief   Set Priority Grouping
1647:.\CMSIS\Core\Include/core_cm4.h ****   \details Sets the priority grouping field using the required unlock sequence.
1648:.\CMSIS\Core\Include/core_cm4.h ****            The parameter PriorityGroup is assigned to the field SCB->AIRCR [10:8] PRIGROUP field.
1649:.\CMSIS\Core\Include/core_cm4.h ****            Only values from 0..7 are used.
1650:.\CMSIS\Core\Include/core_cm4.h ****            In case of a conflict between priority grouping and available
1651:.\CMSIS\Core\Include/core_cm4.h ****            priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
1652:.\CMSIS\Core\Include/core_cm4.h ****   \param [in]      PriorityGroup  Priority grouping field.
1653:.\CMSIS\Core\Include/core_cm4.h ****  */
1654:.\CMSIS\Core\Include/core_cm4.h **** __STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
1655:.\CMSIS\Core\Include/core_cm4.h **** {
1656:.\CMSIS\Core\Include/core_cm4.h ****   uint32_t reg_value;
1657:.\CMSIS\Core\Include/core_cm4.h ****   uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 a
1658:.\CMSIS\Core\Include/core_cm4.h **** 
1659:.\CMSIS\Core\Include/core_cm4.h ****   reg_value  =  SCB->AIRCR;                                                   /* read old register 
1660:.\CMSIS\Core\Include/core_cm4.h ****   reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to chan
1661:.\CMSIS\Core\Include/core_cm4.h ****   reg_value  =  (reg_value                                   |
1662:.\CMSIS\Core\Include/core_cm4.h ****                 ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
1663:.\CMSIS\Core\Include/core_cm4.h ****                 (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key a
ARM GAS  C:\Users\nicpa\AppData\Local\Temp\ccrvJxeB.s 			page 45


1664:.\CMSIS\Core\Include/core_cm4.h ****   SCB->AIRCR =  reg_value;
1665:.\CMSIS\Core\Include/core_cm4.h **** }
1666:.\CMSIS\Core\Include/core_cm4.h **** 
1667:.\CMSIS\Core\Include/core_cm4.h **** 
1668:.\CMSIS\Core\Include/core_cm4.h **** /**
1669:.\CMSIS\Core\Include/core_cm4.h ****   \brief   Get Priority Grouping
1670:.\CMSIS\Core\Include/core_cm4.h ****   \details Reads the priority grouping field from the NVIC Interrupt Controller.
1671:.\CMSIS\Core\Include/core_cm4.h ****   \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
1672:.\CMSIS\Core\Include/core_cm4.h ****  */
1673:.\CMSIS\Core\Include/core_cm4.h **** __STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
1674:.\CMSIS\Core\Include/core_cm4.h **** {
1675:.\CMSIS\Core\Include/core_cm4.h ****   return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
1676:.\CMSIS\Core\Include/core_cm4.h **** }
1677:.\CMSIS\Core\Include/core_cm4.h **** 
1678:.\CMSIS\Core\Include/core_cm4.h **** 
1679:.\CMSIS\Core\Include/core_cm4.h **** /**
1680:.\CMSIS\Core\Include/core_cm4.h ****   \brief   Enable Interrupt
1681:.\CMSIS\Core\Include/core_cm4.h ****   \details Enables a device specific interrupt in the NVIC interrupt controller.
1682:.\CMSIS\Core\Include/core_cm4.h ****   \param [in]      IRQn  Device specific interrupt number.
1683:.\CMSIS\Core\Include/core_cm4.h ****   \note    IRQn must not be negative.
1684:.\CMSIS\Core\Include/core_cm4.h ****  */
1685:.\CMSIS\Core\Include/core_cm4.h **** __STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
1686:.\CMSIS\Core\Include/core_cm4.h **** {
1687:.\CMSIS\Core\Include/core_cm4.h ****   if ((int32_t)(IRQn) >= 0)
 101              		.loc 3 1687 0
 102 0032 002B     		cmp	r3, #0
 103 0034 08DB     		blt	.L7
1688:.\CMSIS\Core\Include/core_cm4.h ****   {
1689:.\CMSIS\Core\Include/core_cm4.h ****     NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 104              		.loc 3 1689 0
 105 0036 5909     		lsrs	r1, r3, #5
 106 0038 03F01F03 		and	r3, r3, #31
 107              	.LVL5:
 108 003c 0122     		movs	r2, #1
 109 003e 02FA03F3 		lsl	r3, r2, r3
 110 0042 0C4A     		ldr	r2, .L9+32
 111 0044 42F82130 		str	r3, [r2, r1, lsl #2]
 112              	.L7:
 113              	.LVL6:
 114              	.LBE7:
 115              	.LBE6:
 116              	.LBB8:
 117              	.LBB9:
 118              		.file 4 "Generated_Source\\PSoC6\\pdl\\drivers/peripheral/scb/cy_scb_i2c.h"
   1:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** /***************************************************************************//**
   2:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** * \file cy_scb_i2c.h
   3:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** * \version 2.20
   4:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** *
   5:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** * Provides I2C API declarations of the SCB driver.
   6:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** *
   7:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** ********************************************************************************
   8:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** * \copyright
   9:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** * Copyright 2016-2018, Cypress Semiconductor Corporation.  All rights reserved.
  10:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** * You may use this file only in accordance with the license, terms, conditions,
  11:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** * disclaimers, and limitations in the end user license agreement accompanying
  12:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** * the software package with which this file was provided.
  13:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** *******************************************************************************/
ARM GAS  C:\Users\nicpa\AppData\Local\Temp\ccrvJxeB.s 			page 46


  14:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** 
  15:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** /**
  16:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** * \addtogroup group_scb_i2c
  17:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** * \{
  18:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** * Driver API for I2C Bus Peripheral
  19:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** *
  20:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** * I2C - The Inter-Integrated Circuit (I2C) bus is an industry-standard.
  21:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** *
  22:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** * The functions and other declarations used in this part of the driver are in 
  23:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** * cy_scb_i2c.h. You can also include cy_pdl.h (ModusToolbox only) to get access 
  24:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** * to all functions and declarations in the PDL.
  25:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** *
  26:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** * The I2C peripheral driver provides an API to implement I2C slave, master,
  27:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** * or master-slave devices based on the SCB hardware block.
  28:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** * I2C devices based on SCB hardware are compatible with I2C
  29:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** * Standard-mode, Fast-mode, and Fast-mode Plus specifications as defined in
  30:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** * the I2C-bus specification.
  31:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** *
  32:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** * Features:
  33:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** * * An industry-standard I2C bus interface
  34:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** * * Supports slave, master, and master-slave operation
  35:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** * * Supports standard data rates of 100/400/1000 kbps
  36:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** * * Hardware Address Match, multiple addresses
  37:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** * * Wake from Deep Sleep on Address Match
  38:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** *
  39:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** ********************************************************************************
  40:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** * \section group_scb_i2c_configuration Configuration Considerations
  41:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** ********************************************************************************
  42:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** * The I2C driver configuration can be divided to number of sequential
  43:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** * steps listed below:
  44:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** * * \ref group_scb_i2c_config
  45:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** * * \ref group_scb_i2c_pins
  46:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** * * \ref group_scb_i2c_clock
  47:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** * * \ref group_scb_i2c_data_rate
  48:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** * * \ref group_scb_i2c_intr
  49:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** * * \ref group_scb_i2c_enable
  50:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** *
  51:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** * \note
  52:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** * I2C driver is built on top of the SCB hardware block. The SCB3 instance is
  53:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** * used as an example for all code snippets. Modify the code to match your
  54:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** * design.
  55:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** *
  56:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** ********************************************************************************
  57:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** * \subsection group_scb_i2c_config Configure I2C
  58:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** ********************************************************************************
  59:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** * To set up the I2C  driver, provide the configuration parameters in the
  60:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** * \ref cy_stc_scb_i2c_config_t structure. Provide i2cMode to the select
  61:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** * operation mode slave, master or master-slave. The useRxFifo and useTxFifo 
  62:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** * parameters specify if RX and TX FIFO is used during operation. Typically, both
  63:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** * FIFOs should be enabled to reduce possibility of clock stringing. However, 
  64:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** * using RX FIFO has side effects that needs to be taken into account 
  65:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** * (see useRxFifo field description in \ref cy_stc_scb_i2c_config_t structure). 
  66:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** * For master modes, parameters lowPhaseDutyCycle, highPhaseDutyCycle and 
  67:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** * enableDigitalFilter can be used to define output data rate (refer to section 
  68:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** * \ref group_scb_i2c_data_rate for more information).
  69:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** * For slave mode, provide the slaveAddress and slaveAddressMask. The other 
  70:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** * parameters are optional for operation.\n
ARM GAS  C:\Users\nicpa\AppData\Local\Temp\ccrvJxeB.s 			page 47


  71:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** * To initialize the driver, call \ref Cy_SCB_I2C_Init
  72:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** * function providing a pointer to the populated \ref cy_stc_scb_i2c_config_t
  73:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** * structure and the allocated \ref cy_stc_scb_i2c_context_t structure.
  74:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** *
  75:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** * \snippet SCB_CompDatasheet_sut_01_revA.cydsn\i2c_snippets.c I2C_CFG
  76:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** *
  77:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** * Set up I2C slave read and write buffer before enabling its
  78:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** * operation using \ref Cy_SCB_I2C_SlaveConfigReadBuf and \ref
  79:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** * Cy_SCB_I2C_SlaveConfigWriteBuf appropriately. Note that the master reads
  80:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** * data from the slave read buffer and writes data into the slave write buffer.
  81:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** *
  82:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** * \snippet SCB_CompDatasheet_sut_01_revA.cydsn\i2c_snippets.c I2C_CFG_BUFFER
  83:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** *
  84:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** ********************************************************************************
  85:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** * \subsection group_scb_i2c_pins Assign and Configure Pins
  86:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** ********************************************************************************
  87:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** * Only dedicated SCB pins can be used for I2C operation. The HSIOM
  88:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** * register must be configured to connect dedicated SCB I2C pins to the 
  89:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** * SCB block. Also the I2C pins must be configured in Open-Drain, Drives Low mode 
  90:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** * (this pins  configuration implies usage of external pull-up resistors):
  91:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** *
  92:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** * \snippet SCB_CompDatasheet_sut_01_revA.cydsn\i2c_snippets.c I2C_CFG_PINS
  93:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** *
  94:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** * \note
  95:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** * The alternative pins configuration is Resistive Pull-ups which implies usage
  96:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** * internal pull-up resistors. This configuration is not recommended because
  97:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** * resistor value is fixed and cannot be used for all supported data rates.
  98:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** * Refer to the device datasheet parameter RPULLUP for resistor value specifications.
  99:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** *
 100:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** ********************************************************************************
 101:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** * \subsection group_scb_i2c_clock Assign Clock Divider
 102:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** ********************************************************************************
 103:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** * A clock source must be connected to the SCB block to oversample input and
 104:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** * output signals, in this document this clock will be referred as clk_scb.
 105:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** * You must use one of the 8-bit or 16-bit dividers. Use the \ref group_sysclk 
 106:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** * driver API to do this.
 107:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** *
 108:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** * \snippet SCB_CompDatasheet_sut_01_revA.cydsn\i2c_snippets.c I2C_CFG_ASSIGN_CLOCK
 109:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** *
 110:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** ********************************************************************************
 111:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** * \subsection group_scb_i2c_data_rate Configure Data Rate
 112:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** ********************************************************************************
 113:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** * To get I2C slave operation with the desired data rate, the clk_scb must be
 114:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** * fast enough to provide sufficient oversampling. Use the
 115:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** * \ref group_sysclk driver API to do this.
 116:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** *
 117:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** * \snippet SCB_CompDatasheet_sut_01_revA.cydsn\i2c_snippets.c I2C_CFG_DATA_RATE_SLAVE
 118:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** *
 119:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** * To get I2C master operation with the desired data rate, the source clock
 120:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** * frequency and SCL low and high phase duration must be configured. Use the
 121:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** * \ref group_sysclk driver API to configure source clock frequency. Then call
 122:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** * \ref Cy_SCB_I2C_SetDataRate to set the SCL low, high phase duration and 
 123:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** * digital filter. This function sets SCL low and high phase settings based on 
 124:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** * source clock frequency.
 125:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** *
 126:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** * \snippet SCB_CompDatasheet_sut_01_revA.cydsn\i2c_snippets.c I2C_CFG_DATA_RATE_MASTER
 127:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** *
ARM GAS  C:\Users\nicpa\AppData\Local\Temp\ccrvJxeB.s 			page 48


 128:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** * Alternatively, the low, high phase and digital filter can be set directly 
 129:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** * using configuration structure \ref cy_stc_scb_i2c_config_t fields 
 130:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** * lowPhaseDutyCycle, highPhaseDutyCycle and enableDigitalFilter appropriately.\n
 131:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** * <b>Refer to the technical reference manual (TRM) section I2C sub-section
 132:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** * Oversampling and Bit Rate to get information how to configure I2C to run with
 133:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** * the desired data rate.</b>
 134:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** *
 135:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** * \note
 136:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** * For I2C slave, the analog filter is used for all supported data rates. \n
 137:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** * For I2C master, the analog filter is used for Standard and Fast modes and the
 138:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** * digital filter for Fast Plus mode.
 139:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** *
 140:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** ********************************************************************************
 141:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** * \subsection group_scb_i2c_intr Configure Interrupt
 142:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** ********************************************************************************
 143:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** * The interrupt is mandatory for I2C operation. The exception is the when only  
 144:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** * the \ref group_scb_i2c_master_low_level_functions functions are used.
 145:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** * The driver provides three interrupt functions: \ref Cy_SCB_I2C_Interrupt,
 146:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** * \ref Cy_SCB_I2C_SlaveInterrupt, and \ref Cy_SCB_I2C_MasterInterrupt. One of
 147:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** * these functions must be called in the interrupt handler for the selected SCB
 148:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** * instance. Call \ref Cy_SCB_I2C_SlaveInterrupt when I2C is configured to
 149:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** * operate as a slave, \ref Cy_SCB_I2C_MasterInterrupt when I2C is configured
 150:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** * to operate as a master and \ref Cy_SCB_I2C_Interrupt when I2C is configured
 151:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** * to operate as master and slave. Using the slave- or master-specific interrupt
 152:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** * function allows reducing the flash consumed by the I2C driver. Also this
 153:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** * interrupt must be enabled in the NVIC otherwise it will not work.
 154:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** * \note
 155:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** * The I2C driver documentation refers to the \ref Cy_SCB_I2C_Interrupt function
 156:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** * when interrupt processing is mandatory for the operation. This is done to
 157:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** * simplify the readability of the driver's documentation. The application should
 158:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** *  call the slave- or master-specific interrupt functions \ref Cy_SCB_I2C_SlaveInterrupt
 159:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** * or \ref Cy_SCB_I2C_MasterInterrupt, when appropriate.
 160:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** *
 161:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** * \snippet SCB_CompDatasheet_sut_01_revA.cydsn\i2c_snippets.c I2C_INTR_A
 162:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** * \snippet SCB_CompDatasheet_sut_01_revA.cydsn\i2c_snippets.c I2C_INTR_B
 163:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** *
 164:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** ********************************************************************************
 165:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** * \subsection group_scb_i2c_enable Enable I2C
 166:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** ********************************************************************************
 167:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** * Finally, enable the I2C operation by calling \ref Cy_SCB_I2C_Enable. Then I2C
 168:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** * slave starts respond to the assigned address and I2C master ready to execute
 169:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** * transfers.
 170:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** *
 171:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** * \snippet SCB_CompDatasheet_sut_01_revA.cydsn\i2c_snippets.c I2C_ENABLE
 172:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** *
 173:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** * \section group_scb_i2c_use_cases Common Use Cases
 174:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** *
 175:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** ********************************************************************************
 176:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** * \subsection group_scb_i2c_master_mode Master Operation
 177:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** ********************************************************************************
 178:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** * The master API is divided into two categories:
 179:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** * \ref group_scb_i2c_master_high_level_functions and
 180:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** * \ref group_scb_i2c_master_low_level_functions. Therefore, there are two
 181:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** * methods for initiating I2C master transactions using either <b>Low-Level or
 182:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** * High-Level</b> API. These two methods are described below. Only one method
 183:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** * should be used at a time. <b>They should not be mixed.</b>
 184:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** *
ARM GAS  C:\Users\nicpa\AppData\Local\Temp\ccrvJxeB.s 			page 49


 185:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** ********************************************************************************
 186:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** * \subsubsection  group_scb_i2c_master_hl Use High-Level Functions
 187:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** ********************************************************************************
 188:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** *  Call \ref Cy_SCB_I2C_MasterRead or \ref Cy_SCB_I2C_MasterWrite to
 189:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** * communicate with the slave. These functions do not block and only start a
 190:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** * transaction. After a transaction starts, the \ref Cy_SCB_I2C_Interrupt
 191:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** * handles further data transaction until its completion (successfully or 
 192:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** * with error occurring). To monitor the transaction,
 193:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** * use \ref Cy_SCB_I2C_MasterGetStatus or register callback function using
 194:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** * \ref Cy_SCB_I2C_RegisterEventCallback to be notified about
 195:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** * \ref group_scb_i2c_macros_callback_events.
 196:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** *
 197:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** * \snippet SCB_CompDatasheet_sut_01_revA.cydsn\i2c_snippets.c I2C_MASTER_WRITE_READ_INT
 198:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** *
 199:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** ********************************************************************************
 200:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** * \subsubsection group_scb_i2c_master_ll Use Low-Level Functions
 201:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** ********************************************************************************
 202:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** * Call \ref Cy_SCB_I2C_MasterSendStart to generate a start, send an address
 203:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** * with the Read/Write direction bit, and receive acknowledgment. After the
 204:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** * address is ACKed by the slave, the transaction can be continued by calling
 205:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** * \ref Cy_SCB_I2C_MasterReadByte or \ref Cy_SCB_I2C_MasterWriteByte depending
 206:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** * on its direction. These functions handle one byte per call. Therefore,
 207:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** * they should be called for each byte in the transaction. Note that for the
 208:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** * Read transaction, the last byte must be NAKed. To complete the current
 209:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** * transaction, call \ref Cy_SCB_I2C_MasterSendStop or call
 210:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** * \ref Cy_SCB_I2C_MasterSendReStart to complete the current transaction and
 211:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** * start a new one. Typically, do a restart to change the transaction
 212:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** * direction without releasing the bus from the master control.
 213:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** * The Low-Level functions are blocking and do not require calling
 214:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** * \ref Cy_SCB_I2C_Interrupt inside the interrupt handler. Using these
 215:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** * functions requires extensive knowledge of the I2C protocol to execute
 216:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** * transactions correctly.
 217:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** *
 218:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** * <b>Master Write Operation</b>
 219:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** * \snippet SCB_CompDatasheet_sut_01_revA.cydsn\i2c_snippets.c I2C_MASTER_WRITE_MANUAL
 220:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** *
 221:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** * <b>Master Read Operation</b>
 222:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** * \snippet SCB_CompDatasheet_sut_01_revA.cydsn\i2c_snippets.c I2C_MASTER_READ_MANUAL
 223:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** *
 224:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** ********************************************************************************
 225:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** * \subsection group_scb_i2c_slave Slave Operation
 226:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** ********************************************************************************
 227:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** * Slave operation requires the \ref Cy_SCB_I2C_Interrupt be
 228:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** * called inside the interrupt handler. The read and write buffers must
 229:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** * be provided for the slave to enable communication with the master. Use
 230:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** * \ref Cy_SCB_I2C_SlaveConfigReadBuf and \ref Cy_SCB_I2C_SlaveConfigWriteBuf
 231:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** * for this purpose. Note that after transaction completion the buffer must be
 232:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** * configured again. Otherwise, the same buffer is used starting from the point
 233:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** * where the master stopped a previous transaction.
 234:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** * For example: The read buffer is configured to be 10 bytes and the master reads
 235:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** * 8 bytes. If the read buffer is not configured again, the next master read
 236:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** * will start from the 9th byte.
 237:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** * To monitor the transaction status, use \ref Cy_SCB_I2C_SlaveGetStatus or
 238:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** * use \ref Cy_SCB_I2C_RegisterEventCallback to register a callback function
 239:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** * to be notified about \ref group_scb_i2c_macros_callback_events.
 240:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** *
 241:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** * <b>Get Slave Events Notification</b>
ARM GAS  C:\Users\nicpa\AppData\Local\Temp\ccrvJxeB.s 			page 50


 242:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** * \snippet SCB_CompDatasheet_sut_01_revA.cydsn\i2c_snippets.c I2C_SLAVE_REG_CALLBACK
 243:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** * \snippet SCB_CompDatasheet_sut_01_revA.cydsn\i2c_snippets.c I2C_SLAVE_NOTIFICATION
 244:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** *
 245:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** * <b>Polling Slave Completion Events</b>
 246:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** * \snippet SCB_CompDatasheet_sut_01_revA.cydsn\i2c_snippets.c I2C_SLAVE_POLLING
 247:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** *
 248:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** * \note
 249:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** * All slave API (except \ref Cy_SCB_I2C_SlaveAbortRead and
 250:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** * \ref Cy_SCB_I2C_SlaveAbortWrite) <b>are not interrupt-protected</b> and to
 251:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** * prevent a race condition, they should be protected from the I2C interruption
 252:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** * in the place where they are called. The code snippet Polling Slave 
 253:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** * Completion Events above shows how to prevent a race condition when detect 
 254:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** * transfer completion and update I2C slave write buffer. 
 255:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** * The simple example of race condition is: application updates slave read 
 256:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** * buffer the I2C master starts read transfer. The I2C interrupts read buffer 
 257:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** * update and I2C interrupt loads current read buffer content in the TX FIFO . 
 258:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** * After I2C interrupt returns the application updates remaining part of the read 
 259:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** * buffer. As a result the mater read partly updated buffer.
 260:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** *
 261:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** ********************************************************************************
 262:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** * \section group_scb_i2c_lp Low Power Support
 263:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** ********************************************************************************
 264:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** * The I2C driver provides callback functions to handle power mode transition.
 265:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** * The callback \ref Cy_SCB_I2C_DeepSleepCallback must be called
 266:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** * during execution of \ref Cy_SysPm_CpuEnterDeepSleep \ref Cy_SCB_I2C_HibernateCallback
 267:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** * must be called during execution of \ref Cy_SysPm_SystemEnterHibernate. To trigger the
 268:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** * callback execution, the callback must be registered before calling the
 269:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** * power mode transition function. Refer to \ref group_syspm driver for more
 270:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** * information about power mode transitions and callback registration.
 271:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** *
 272:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** * \note
 273:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** * Only applicable for <b>rev-08 of the CY8CKIT-062-BLE</b>.
 274:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** * For proper operation, when the I2C slave is configured to be a wakeup
 275:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** * source from Deep Sleep mode, the \ref Cy_SCB_I2C_DeepSleepCallback must be
 276:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** * copied and modified. Refer to the function description to get the details.
 277:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** *
 278:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** ********************************************************************************
 279:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** * \section group_scb_i2c_more_information More Information
 280:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** ********************************************************************************
 281:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** * For more information on the SCB peripheral, refer to the technical reference
 282:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** * manual (TRM).
 283:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** *
 284:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** ********************************************************************************
 285:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** * \section group_scb_i2c_MISRA MISRA-C Compliance
 286:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** ********************************************************************************
 287:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** * <table class="doxtable">
 288:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** *   <tr>
 289:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** *     <th>MISRA Rule</th>
 290:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** *     <th>Rule Class (Required/Advisory)</th>
 291:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** *     <th>Rule Description</th>
 292:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** *     <th>Description of Deviation(s)</th>
 293:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** *   </tr>
 294:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** *   <tr>
 295:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** *     <td>11.4</td>
 296:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** *     <td>A</td>
 297:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** *     <td>A cast should not be performed between a pointer to object type and
 298:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** *         a different pointer to object type.</td>
ARM GAS  C:\Users\nicpa\AppData\Local\Temp\ccrvJxeB.s 			page 51


 299:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** *     <td>The functions \ref Cy_SCB_I2C_DeepSleepCallback and
 300:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** *         \ref Cy_SCB_I2C_HibernateCallback are callback of
 301:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** *         \ref cy_en_syspm_status_t type. The cast operation safety in these
 302:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** *         functions becomes the user's responsibility because pointers are
 303:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** *         initialized when callback is registered in SysPm driver.</td>
 304:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** *   </tr>
 305:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** *   <tr>
 306:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** *     <td>14.1</td>
 307:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** *     <td>R</td>
 308:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** *     <td>There shall be no unreachable code.</td>
 309:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** *     <td>The SCB block parameters can be a constant false or true depends on
 310:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** *         the selected device and cause code to be unreachable.</td>
 311:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** *   </tr>
 312:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** *   <tr>
 313:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** *     <td>13.7</td>
 314:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** *     <td>R</td>
 315:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** *     <td>Boolean operations whose results are invariant shall not be
 316:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** *         permitted.</td>
 317:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** *     <td>
 318:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** *         * The SCB block parameters can be a constant false or true depends on
 319:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** *         the selected device and cause this violation.
 320:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** *         * The same condition check is executed before and after callback is
 321:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** *         called because after the callback returns, the condition might be not
 322:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** *         true any more.</td>
 323:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** *   </tr>
 324:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** *   <tr>
 325:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** *     <td>14.2</td>
 326:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** *     <td>R</td>
 327:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** *     <td>All non-null statements shall either: a) have at least one side-effect
 328:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** *         however executed, or b) cause control flow to change.</td>
 329:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** *     <td>The unused function parameters are cast to void. This statement
 330:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** *         has no side-effect and is used to suppress a compiler warning.</td>
 331:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** *   </tr>
 332:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** *   <tr>
 333:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** *     <td>14.7</td>
 334:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** *     <td>R</td>
 335:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** *     <td>A function shall have a single point of exit at the end of the
 336:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** *         function.</td>
 337:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** *     <td>The functions can return from several points. This is done to improve
 338:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** *         code clarity when returning error status code if input parameters
 339:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** *         validation fails.</td>
 340:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** *   </tr>
 341:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** * </table>
 342:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** *
 343:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** * \section group_scb_i2c_changelog Changelog
 344:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** * <table class="doxtable">
 345:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** *   <tr><th>Version</th><th>Changes</th><th>Reason for Change</th></tr>
 346:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** *   <tr>
 347:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** *     <td rowspan="4"> 2.20</td>
 348:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** *     <td>Flattened the organization of the driver source code into the single 
 349:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** *         source directory and the single include directory.
 350:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** *     </td>
 351:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** *     <td>Driver library directory-structure simplification.</td>
 352:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** *   </tr>
 353:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** *   <tr>
 354:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** *     <td>Added the enableDigitalFilter, highPhaseDutyCycle and lowPhaseDutyCycle 
 355:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** *         fields to the \ref cy_stc_scb_i2c_config_t configuration structure.
ARM GAS  C:\Users\nicpa\AppData\Local\Temp\ccrvJxeB.s 			page 52


 356:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** *     </td>
 357:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** *     <td>Added the I2C master data rate configuration using the configuration structure.
 358:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** *     </td>
 359:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** *   </tr>
 360:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** *   <tr>
 361:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** *     <td>Fixed the \ref Cy_SCB_I2C_SetDataRate function to properly configure data rates 
 362:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** *         greater than 400 kbps in Master and Master-Slave modes. \n
 363:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** *         Added verification that clk_scb is within the valid range for the desired data rate.
 364:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** *     </td>     
 365:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** *     <td>The analog filter was enabled for all data rates in Master and Master-Slave modes. 
 366:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** *         This prevents reaching the maximum supported data rate of 1000 kbps which requires a digi
 367:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** *     </td>
 368:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** *   </tr>
 369:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** *   <tr>
 370:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** *     <td>Added register access layer. Use register access macros instead
 371:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** *         of direct register access using dereferenced pointers.</td>
 372:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** *     <td>Makes register access device-independent, so that the PDL does 
 373:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** *         not need to be recompiled for each supported part number.</td>
 374:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** *   </tr>
 375:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** *   <tr>
 376:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** *     <td rowspan="4"> 2.10</td>
 377:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** *     <td>Fixed the ReStart condition generation sequence for a write
 378:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** *         transaction in the \ref Cy_SCB_I2C_MasterWrite function.</td>
 379:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** *     <td>The driver can notify about a zero length write transaction completion 
 380:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** *         before the address byte is sent if the \ref Cy_SCB_I2C_MasterWrite 
 381:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** *         function execution was interrupted between setting the restart 
 382:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** *         generation command and writing the address byte into the TX FIFO.</td>
 383:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** *   </tr>
 384:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** *   <tr>
 385:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** *     <td>Added the slave- and master-specific interrupt functions:
 386:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** *         \ref Cy_SCB_I2C_SlaveInterrupt and \ref Cy_SCB_I2C_MasterInterrupt.
 387:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** *     </td>
 388:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** *     <td>Improved the interrupt configuration options for the I2C slave and
 389:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** *         master mode configurations.</td>
 390:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** *   </tr>
 391:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** *   <tr>
 392:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** *     <td>Updated the Start condition generation sequence in the \ref 
 393:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** *         Cy_SCB_I2C_MasterWrite and \ref Cy_SCB_I2C_MasterRead.</td>
 394:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** *     <td></td>
 395:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** *   </tr>
 396:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** *   <tr>
 397:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** *     <td>Updated the ReStart condition generation sequence for a write
 398:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** *         transaction in the \ref Cy_SCB_I2C_MasterSendReStart function.</td>
 399:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** *     <td></td>
 400:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** *   </tr>
 401:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** *   <tr>
 402:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** *     <td rowspan="5"> 2.0</td>
 403:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** *     <td>Fixed the \ref Cy_SCB_I2C_MasterSendReStart function to properly 
 404:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** *         generate the ReStart condition when the previous transaction was 
 405:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** *         a write.</td>
 406:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** *     <td>The master interpreted the address byte written into the TX FIFO as a
 407:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** *         data byte and continued a write transaction. The ReStart condition was
 408:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** *         generated after the master completed transferring the data byte.
 409:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** *         The SCL line was stretched by the master waiting for the address byte
 410:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** *         to be written into the TX FIFO after the ReStart condition generation.
 411:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** *         The following timeout detection released the bus from the master
 412:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** *         control.</td>
ARM GAS  C:\Users\nicpa\AppData\Local\Temp\ccrvJxeB.s 			page 53


 413:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** *   </tr>
 414:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** *   <tr>
 415:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** *     <td>Fixed the slave operation after the address byte was NACKed by the
 416:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** *         firmware.</td>
 417:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** *     <td>The observed slave operation failure depends on whether Level 2 assert
 418:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** *         is enabled or not. Enabled: the device stuck in the fault handler due
 419:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** *         to the assert assignment in the \ref Cy_SCB_I2C_Interrupt. Disabled: 
 420:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** *         the slave sets the transaction completion status and notifies on the 
 421:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** *         transaction completion event after the address was NACKed. The failure
 422:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** *         is observed only when the slave is configured to accept an address in 
 423:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** *         the RX FIFO.</td>
 424:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** *   </tr>
 425:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** *   <tr>
 426:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** *     <td>Added parameters validation for public API.</td>
 427:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** *     <td></td>
 428:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** *   </tr>
 429:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** *   <tr>
 430:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** *     <td>Replaced variables which have limited range of values with enumerated
 431:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** *         types.</td>
 432:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** *     <td></td>
 433:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** *   </tr>
 434:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** *   <tr>
 435:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** *     <td>Added missing "cy_cb_" to the callback function type names.</td>
 436:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** *     <td></td>
 437:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** *   </tr>
 438:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** *   <tr>
 439:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** *     <td>1.0</td>
 440:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** *     <td>Initial version.</td>
 441:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** *     <td></td>
 442:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** *   </tr>
 443:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** * </table>
 444:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** *
 445:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** * \defgroup group_scb_i2c_macros Macros
 446:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** * \defgroup group_scb_i2c_functions Functions
 447:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** * \{
 448:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** * \defgroup group_scb_i2c_general_functions General
 449:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** * \defgroup group_scb_i2c_slave_functions Slave
 450:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** * \defgroup group_scb_i2c_master_high_level_functions Master High-Level
 451:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** * \defgroup group_scb_i2c_master_low_level_functions Master Low-Level
 452:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** * \defgroup group_scb_i2c_interrupt_functions Interrupt
 453:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** * \defgroup group_scb_i2c_low_power_functions Low Power Callbacks
 454:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** * \}
 455:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** * \defgroup group_scb_i2c_data_structures Data Structures
 456:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** * \defgroup group_scb_i2c_enums Enumerated Types
 457:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** */
 458:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** 
 459:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** #if !defined(CY_SCB_I2C_H)
 460:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** #define CY_SCB_I2C_H
 461:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** 
 462:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** #include "cy_scb_common.h"
 463:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** 
 464:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** #if defined(__cplusplus)
 465:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** extern "C" {
 466:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** #endif
 467:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** 
 468:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** /*******************************************************************************
 469:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** *                            Enumerated Types
ARM GAS  C:\Users\nicpa\AppData\Local\Temp\ccrvJxeB.s 			page 54


 470:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** *******************************************************************************/
 471:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** 
 472:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** /**
 473:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** * \addtogroup group_scb_i2c_enums
 474:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** * \{
 475:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** */
 476:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** 
 477:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** /** I2C status codes */
 478:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** typedef enum
 479:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** {
 480:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h ****     /** Operation completed successfully */
 481:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h ****     CY_SCB_I2C_SUCCESS = 0U,
 482:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** 
 483:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h ****     /** One or more of input parameters are invalid */
 484:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h ****     CY_SCB_I2C_BAD_PARAM = (CY_SCB_ID | CY_PDL_STATUS_ERROR | CY_SCB_I2C_ID | 1U),
 485:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** 
 486:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h ****     /**
 487:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h ****     * The master is not ready to start a new transaction.
 488:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h ****     * Either the master is still processing a previous transaction or in the
 489:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h ****     * master-slave mode, the slave operation is in progress.
 490:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h ****     */
 491:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h ****     CY_SCB_I2C_MASTER_NOT_READY = (CY_SCB_ID | CY_PDL_STATUS_ERROR | CY_SCB_I2C_ID | 2U),
 492:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** 
 493:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h ****     /**
 494:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h ****     * The master operation timed out before completing. Applicable only for
 495:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h ****     * the \ref group_scb_i2c_master_low_level_functions functions.
 496:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h ****     */
 497:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h ****     CY_SCB_I2C_MASTER_MANUAL_TIMEOUT = (CY_SCB_ID | CY_PDL_STATUS_ERROR | CY_SCB_I2C_ID | 3U),
 498:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** 
 499:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h ****     /** The slave NACKed the address. Applicable only for the
 500:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h ****     * \ref group_scb_i2c_master_low_level_functions functions.
 501:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h ****     */
 502:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h ****     CY_SCB_I2C_MASTER_MANUAL_ADDR_NAK = (CY_SCB_ID | CY_PDL_STATUS_ERROR | CY_SCB_I2C_ID | 4U),
 503:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** 
 504:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h ****     /** The slave NACKed the data byte.  Applicable only for the
 505:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h ****     * \ref group_scb_i2c_master_low_level_functions.
 506:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h ****     */
 507:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h ****     CY_SCB_I2C_MASTER_MANUAL_NAK = (CY_SCB_ID | CY_PDL_STATUS_ERROR | CY_SCB_I2C_ID | 5U),
 508:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** 
 509:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h ****     /**
 510:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h ****     * The master lost arbitration, the transaction was aborted. Applicable only
 511:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h ****     * for the \ref group_scb_i2c_master_low_level_functions functions.
 512:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h ****     */
 513:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h ****     CY_SCB_I2C_MASTER_MANUAL_ARB_LOST = (CY_SCB_ID | CY_PDL_STATUS_ERROR | CY_SCB_I2C_ID | 6U),
 514:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** 
 515:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h ****     /**
 516:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h ****     * The master detected an erroneous start or stop, the transaction was
 517:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h ****     * aborted. Applicable only for the
 518:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h ****     * \ref group_scb_i2c_master_low_level_functions functions.
 519:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h ****     */
 520:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h ****     CY_SCB_I2C_MASTER_MANUAL_BUS_ERR = (CY_SCB_ID | CY_PDL_STATUS_ERROR | CY_SCB_I2C_ID | 7U),
 521:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** 
 522:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h ****     /**
 523:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h ****     * The master transaction was aborted and the slave transaction is on-going
 524:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h ****     * because the slave was addressed before the master generated a start.
 525:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h ****     * Applicable only for the \ref group_scb_i2c_master_low_level_functions
 526:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h ****     * functions.
ARM GAS  C:\Users\nicpa\AppData\Local\Temp\ccrvJxeB.s 			page 55


 527:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h ****     */
 528:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h ****     CY_SCB_I2C_MASTER_MANUAL_ABORT_START = (CY_SCB_ID | CY_PDL_STATUS_ERROR | CY_SCB_I2C_ID | 8U)
 529:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** } cy_en_scb_i2c_status_t;
 530:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** 
 531:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** /** I2C Operation Modes */
 532:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** typedef enum
 533:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** {
 534:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h ****     CY_SCB_I2C_SLAVE        = 1U,    /**< Configures SCB for I2C Slave operation */
 535:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h ****     CY_SCB_I2C_MASTER       = 2U,    /**< Configures SCB for I2C Master operation */
 536:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h ****     CY_SCB_I2C_MASTER_SLAVE = 3U,    /**< Configures SCB for I2C Master-Slave operation */
 537:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** } cy_en_scb_i2c_mode_t;
 538:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** 
 539:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** /** I2C Transaction Direction */
 540:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** typedef enum
 541:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** {
 542:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h ****     CY_SCB_I2C_WRITE_XFER = 0U,  /**< Current transaction is Write */
 543:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h ****     CY_SCB_I2C_READ_XFER  = 1U,  /**< Current transaction is Read */
 544:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** } cy_en_scb_i2c_direction_t;
 545:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** 
 546:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** /** I2C Command ACK / NAK */
 547:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** typedef enum
 548:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** {
 549:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h ****     CY_SCB_I2C_ACK,     /**< Send ACK to current byte */
 550:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h ****     CY_SCB_I2C_NAK,     /**< Send NAK to current byte */
 551:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** } cy_en_scb_i2c_command_t;
 552:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** /** \} group_scb_i2c_enums */
 553:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** 
 554:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** 
 555:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** /*******************************************************************************
 556:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** *                              Type Definitions
 557:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** *******************************************************************************/
 558:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** 
 559:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** /**
 560:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** * \addtogroup group_scb_i2c_data_structures
 561:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** * \{
 562:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** */
 563:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** 
 564:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** /**
 565:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** * Provides the typedef for the callback function called in the
 566:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** * \ref Cy_SCB_I2C_Interrupt to notify the user about occurrences of
 567:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** * \ref group_scb_i2c_macros_callback_events.
 568:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** */
 569:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** typedef void (* cy_cb_scb_i2c_handle_events_t)(uint32_t event);
 570:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** 
 571:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** /**
 572:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** * Provides the typedef for the callback function called in the
 573:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** * \ref Cy_SCB_I2C_Interrupt to notify the user about occurrences of
 574:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** * \ref group_scb_i2c_macros_addr_callback_events.
 575:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** * This callback must return a decision to ACK (continue transaction) or
 576:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** * NAK (end transaction) the received address.
 577:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** * Note if the slave is configured to accept an address in RX FIFO, it must read
 578:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** * from it using the \ref Cy_SCB_ReadRxFifo function.
 579:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** */
 580:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** typedef cy_en_scb_i2c_command_t (* cy_cb_scb_i2c_handle_addr_t)(uint32_t event);
 581:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** 
 582:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** /** I2C configuration structure */
 583:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** typedef struct cy_stc_scb_i2c_config
ARM GAS  C:\Users\nicpa\AppData\Local\Temp\ccrvJxeB.s 			page 56


 584:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** {
 585:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h ****     /** Specifies the mode of operation */
 586:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h ****     cy_en_scb_i2c_mode_t i2cMode;
 587:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** 
 588:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h ****     /**
 589:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h ****     * The SCB provides an RX FIFO in hardware (consult the selected device
 590:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h ****     * datasheet to get the actual FIFO size). The useRxFifo field defines
 591:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h ****     * how the driver firmware reads data from the RX FIFO:
 592:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h ****     * * If this option is enabled, the hardware is configured to automatically
 593:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h ****     *   ACK incoming data, and interrupt is enabled to take data out of the RX
 594:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h ****     *   FIFO when it has some number of bytes (typically, when it is half full).
 595:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h ****     * * If this option is disabled, the interrupt is enabled to take data out of
 596:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h ****     *   the RX FIFO when a byte is available. Also, hardware does not
 597:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h ****     *   automatically ACK the data. Firmware must tell the hardware to ACK
 598:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h ****     *   the byte (so each byte requires interrupt processing).
 599:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h ****     * \n <b>Typically, this option should be enabled</b> to configure hardware to
 600:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h ****     * automatically ACK incoming data. Otherwise hardware might not get the command
 601:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h ****     * to ACK or NACK a byte fast enough, and clock stretching is applied
 602:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h ****     * (the transaction is delayed) until the command is set. When this option is
 603:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h ****     * enabled, the number of interrupts required to process the transaction
 604:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h ****     * is significantly reduced because several bytes are handled at once.
 605:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h ****     * \n <b>However, there is a side effect:</b>
 606:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h ****     * * For master mode, the drawback is that the master may receive more
 607:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h ****     *   data than desired due to the interrupt latency. An interrupt fires
 608:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h ****     *   when the second-to-last byte has been received. This interrupt tells
 609:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h ****     *   the hardware to stop receiving data. If the latency of this interrupt
 610:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h ****     *   is longer than one transaction of the byte on the I2C bus, then the
 611:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h ****     *   hardware automatically ACKs the following bytes until the interrupt
 612:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h ****     *   is serviced or the RX FIFO becomes full.
 613:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h ****     * * For slave mode, the drawback is that the slave only NACKs
 614:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h ****     *   the master when the RX FIFO becomes full, NOT when the slave write
 615:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h ****     *   firmware buffer becomes full.
 616:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h ****     * \n In either master or slave mode, all received extra bytes are dropped.
 617:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h ****     * \note The useRxFifo option is not available if acceptAddrInFifo is true.
 618:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h ****     */
 619:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h ****     bool useRxFifo;
 620:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** 
 621:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h ****     /**
 622:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h ****     * The SCB provides a TX FIFO in hardware (consult the selected device
 623:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h ****     * datasheet to get the actual FIFO size). The useTxFifo option defines how the
 624:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h ****     * driver firmware loads data into the TX FIFO:
 625:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h ****     * * If this option is enabled, the TX FIFO is fully loaded with data and the
 626:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h ****     *   interrupt is enabled to keep the TX FIFO loaded until the end of the transaction.
 627:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h ****     * * If this option is disabled, a single byte is loaded into the TX FIFO and
 628:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h ****     *   the interrupt enabled to load the next byte when the TX FIFO becomes empty
 629:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h ****     *   (so each byte requires interrupt processing).
 630:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h ****     * \n <b>Typically, this option should be enabled</b> to keep the TX FIFO loaded with
 631:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h ****     * data and reduce the probability of clock stretching. When there is no data
 632:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h ****     * to transfer, clock stretching is applied (the transaction is delayed) until
 633:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h ****     * the data is loaded. When this option is enabled, the number of interrupts required
 634:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h ****     * to process the transaction is significantly reduced because several
 635:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h ****     * bytes are handled at once.
 636:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h ****     * \n <b>The drawback of enabling useTxFifo</b> is that the abort operation clears
 637:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h ****     * the TX FIFO. The TX FIFO clear operation also clears the shift
 638:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h ****     * register. As a result the shifter may be cleared in the middle of a byte
 639:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h ****     * transaction, corrupting it. The remaining bits to transaction within the
 640:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h ****     * corrupted byte are complemented with 1s. If this is an issue,
ARM GAS  C:\Users\nicpa\AppData\Local\Temp\ccrvJxeB.s 			page 57


 641:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h ****     * then do not enable this option.
 642:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h ****     */
 643:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h ****     bool useTxFifo;
 644:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** 
 645:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h ****     /**
 646:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h ****     * The 7-bit right justified slave address, used only for the slave mode
 647:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h ****     */
 648:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h ****     uint8_t slaveAddress;
 649:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** 
 650:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h ****     /**
 651:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h ****     * The slave address mask is used to mask bits of the slave address during 
 652:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h ****     * the address match procedure (it is used only for the slave mode). 
 653:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h ****     * Bit 0 of the address mask corresponds to the 
 654:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h ****     * read/write direction bit and is always a do not care in the address match 
 655:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h ****     * therefore must be set 0. Bit value 0 - excludes bit from address 
 656:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h ****     * comparison. Bit value 1 - the bit needs to match with the corresponding 
 657:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h ****     * bit of the I2C slave address.
 658:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h ****     */
 659:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h ****     uint8_t slaveAddressMask;
 660:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** 
 661:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h ****     /**
 662:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h ****     * True - the slave address is accepted in the RX FIFO, false - the slave
 663:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h ****     * addresses are not accepted in the RX FIFO
 664:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h ****     */
 665:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h ****     bool acceptAddrInFifo;
 666:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** 
 667:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h ****     /**
 668:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h ****     * True - accept the general call address; false - ignore the general
 669:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h ****     * call address.
 670:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h ****     */
 671:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h ****     bool ackGeneralAddr;
 672:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** 
 673:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h ****     /**
 674:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h ****     * When set, the slave will wake the device from Deep Sleep on an address
 675:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h ****     * match (the device datasheet must be consulted to determine which SCBs
 676:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h ****     * support this mode)
 677:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h ****     */
 678:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h ****     bool enableWakeFromSleep;
 679:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** 
 680:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h ****     /**
 681:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h ****     * Enables a digital 3-tap median filter to be applied to the inputs
 682:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h ****     * of filter glitches on the lines.
 683:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h ****     */
 684:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h ****     bool enableDigitalFilter;
 685:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** 
 686:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h ****     /**
 687:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h ****     * The number of SCB clock cycles in the low phase of SCL. Only applicable 
 688:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h ****     * in master modes. The valid range is 7 to 16.
 689:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h ****     */
 690:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h ****     uint32_t lowPhaseDutyCycle;
 691:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** 
 692:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h ****     /**
 693:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h ****     * The number of SCB clock cycles in the high phase of SCL. Only applicable 
 694:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h ****     * in master modes. The valid range is 5 to 16.
 695:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h ****     */
 696:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h ****     uint32_t highPhaseDutyCycle;
 697:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** 
ARM GAS  C:\Users\nicpa\AppData\Local\Temp\ccrvJxeB.s 			page 58


 698:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** } cy_stc_scb_i2c_config_t;
 699:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** 
 700:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** /** I2C context structure.
 701:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** * All fields for the context structure are internal. Firmware never reads or
 702:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** * writes these values. Firmware allocates the structure and provides the
 703:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** * address of the structure to the driver in function calls. Firmware must
 704:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** * ensure that the defined instance of this structure remains in scope
 705:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** * while the drive is in use.
 706:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** */
 707:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** typedef struct cy_stc_scb_i2c_context
 708:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** {
 709:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h ****     /** \cond INTERNAL */
 710:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h ****     bool useRxFifo;             /**< Stores RX FIFO configuration */
 711:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h ****     bool useTxFifo;             /**< Stores TX FIFO configuration */
 712:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** 
 713:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h ****     volatile uint32_t state;    /**< The driver state */
 714:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** 
 715:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h ****     volatile uint32_t masterStatus; /**< The master status */
 716:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h ****     bool     masterPause;           /**< Stores how the master ends the transaction */
 717:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h ****     bool     masterRdDir;           /**< The direction of the master transaction */
 718:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** 
 719:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h ****     uint8_t  *masterBuffer;     /**< The pointer to the master buffer (either for a transmit or a r
 720:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h ****     uint32_t  masterBufferSize;         /**< The current master buffer size */
 721:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h ****     volatile uint32_t masterBufferIdx;  /**< The current location in the master buffer */
 722:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h ****     volatile uint32_t masterNumBytes;   /**< The number of bytes to send or receive */
 723:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** 
 724:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h ****     volatile uint32_t slaveStatus;       /**< The slave status */
 725:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h ****     volatile bool     slaveRdBufEmpty;   /**< Tracks slave Read buffer empty event */
 726:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** 
 727:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h ****     uint8_t  *slaveTxBuffer;             /**< The pointer to the slave transmit buffer (a master re
 728:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h ****     uint32_t  slaveTxBufferSize;         /**< The current slave transmit buffer size */
 729:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h ****     volatile uint32_t slaveTxBufferIdx;  /**< The current location in the slave buffer */
 730:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h ****     volatile uint32_t slaveTxBufferCnt;  /**< The number of transferred bytes */
 731:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** 
 732:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h ****     uint8_t  *slaveRxBuffer;             /**< The pointer to the slave receive buffer (a master wri
 733:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h ****     uint32_t  slaveRxBufferSize;         /**< The current slave receive buffer size */
 734:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h ****     volatile uint32_t slaveRxBufferIdx;  /**< The current location in the slave buffer */
 735:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** 
 736:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h ****     /**
 737:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h ****     * The pointer to an event callback that is called when any of
 738:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h ****     * \ref group_scb_i2c_macros_callback_events occurs
 739:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h ****     */
 740:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h ****     cy_cb_scb_i2c_handle_events_t cbEvents;
 741:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** 
 742:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h ****     /**
 743:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h ****     * The pointer to an address callback that is called when any of
 744:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h ****     * \ref group_scb_i2c_macros_addr_callback_events occurs (applicable only
 745:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h ****     * for the slave)
 746:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h ****     */
 747:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h ****     cy_cb_scb_i2c_handle_addr_t   cbAddr;
 748:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** 
 749:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h ****     /** \endcond */
 750:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** } cy_stc_scb_i2c_context_t;
 751:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** 
 752:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** /** The I2C Master transfer structure */
 753:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** typedef struct cy_stc_scb_i2c_master_xfer_config
 754:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** {
ARM GAS  C:\Users\nicpa\AppData\Local\Temp\ccrvJxeB.s 			page 59


 755:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h ****     /** The 7-bit right justified slave address to communicate with */
 756:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h ****     uint8_t  slaveAddress;
 757:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** 
 758:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h ****     /**
 759:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h ****     * The pointer to the buffer for data to read from the slave or 
 760:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h ****     * data to write into the slave
 761:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h ****     */
 762:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h ****     uint8_t  *buffer;
 763:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** 
 764:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h ****     /** The size of the buffer */
 765:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h ****     uint32_t bufferSize;
 766:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** 
 767:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h ****     /**
 768:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h ****     * The transfer operation is pending - the stop condition will not
 769:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h ****     * be generated. 
 770:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h ****     * A new transfer starts from start condition and ends 
 771:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h ****     * with or without stop condition. The stop condition releases I2C 
 772:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h ****     * bus from master control. When stop is not generated master keeps 
 773:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h ****     * bus control (transfer is pending) and can issue the next transfer 
 774:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h ****     * using restart condition instead of start. The I2C driver 
 775:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h ****     * automatically generates start or restart condition depends on 
 776:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h ****     * current state.
 777:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h ****     * Note if master lost arbitration during transfer it stops control 
 778:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h ****     * the bus and does not send/receive data or generate stop condition - the 
 779:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h ****     * transfer ends.
 780:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h ****     */
 781:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h ****     bool     xferPending;
 782:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** } cy_stc_scb_i2c_master_xfer_config_t;
 783:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** /** \} group_scb_i2c_data_structures */
 784:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** 
 785:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** 
 786:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** /*******************************************************************************
 787:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** *                            Function Prototypes
 788:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** *******************************************************************************/
 789:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** 
 790:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** /**
 791:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** * \addtogroup group_scb_i2c_general_functions
 792:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** * \{
 793:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** */
 794:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** cy_en_scb_i2c_status_t Cy_SCB_I2C_Init(CySCB_Type *base, cy_stc_scb_i2c_config_t const *config,
 795:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h ****                                        cy_stc_scb_i2c_context_t *context);
 796:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** void Cy_SCB_I2C_DeInit(CySCB_Type *base);
 797:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** __STATIC_INLINE void Cy_SCB_I2C_Enable(CySCB_Type *base);
 798:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** void Cy_SCB_I2C_Disable(CySCB_Type *base, cy_stc_scb_i2c_context_t *context);
 799:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** 
 800:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** uint32_t Cy_SCB_I2C_SetDataRate(CySCB_Type *base, uint32_t dataRateHz, uint32_t scbClockHz);
 801:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** uint32_t Cy_SCB_I2C_GetDataRate(CySCB_Type const *base, uint32_t scbClockHz);
 802:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** 
 803:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** __STATIC_INLINE void     Cy_SCB_I2C_SlaveSetAddress(CySCB_Type *base, uint8_t addr);
 804:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** __STATIC_INLINE uint32_t Cy_SCB_I2C_SlaveGetAddress(CySCB_Type const *base);
 805:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** __STATIC_INLINE void     Cy_SCB_I2C_SlaveSetAddressMask(CySCB_Type *base, uint8_t addrMask);
 806:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** __STATIC_INLINE uint32_t Cy_SCB_I2C_SlaveGetAddressMask(CySCB_Type const *base);
 807:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** 
 808:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** __STATIC_INLINE bool Cy_SCB_I2C_IsBusBusy(CySCB_Type const *base);
 809:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** 
 810:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** __STATIC_INLINE void Cy_SCB_I2C_MasterSetLowPhaseDutyCycle (CySCB_Type *base, uint32_t clockCycles)
 811:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** __STATIC_INLINE void Cy_SCB_I2C_MasterSetHighPhaseDutyCycle(CySCB_Type *base, uint32_t clockCycles)
ARM GAS  C:\Users\nicpa\AppData\Local\Temp\ccrvJxeB.s 			page 60


 812:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** /** \} group_scb_i2c_general_functions */
 813:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** 
 814:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** /**
 815:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** * \addtogroup group_scb_i2c_slave_functions
 816:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** * \{
 817:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** */
 818:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** void Cy_SCB_I2C_SlaveConfigReadBuf (CySCB_Type const *base, uint8_t *buffer, uint32_t size,
 819:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h ****                                     cy_stc_scb_i2c_context_t *context);
 820:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** void Cy_SCB_I2C_SlaveAbortRead     (CySCB_Type *base, cy_stc_scb_i2c_context_t *context);
 821:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** void Cy_SCB_I2C_SlaveConfigWriteBuf(CySCB_Type const *base, uint8_t *buffer, uint32_t size,
 822:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h ****                                     cy_stc_scb_i2c_context_t *context);
 823:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** void Cy_SCB_I2C_SlaveAbortWrite    (CySCB_Type *base, cy_stc_scb_i2c_context_t *context);
 824:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** 
 825:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** uint32_t Cy_SCB_I2C_SlaveGetStatus       (CySCB_Type const *base, cy_stc_scb_i2c_context_t const *c
 826:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** uint32_t Cy_SCB_I2C_SlaveClearReadStatus (CySCB_Type const *base, cy_stc_scb_i2c_context_t *context
 827:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** uint32_t Cy_SCB_I2C_SlaveClearWriteStatus(CySCB_Type const *base, cy_stc_scb_i2c_context_t *context
 828:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** 
 829:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** uint32_t Cy_SCB_I2C_SlaveGetReadTransferCount (CySCB_Type const *base, cy_stc_scb_i2c_context_t con
 830:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** uint32_t Cy_SCB_I2C_SlaveGetWriteTransferCount(CySCB_Type const *base, cy_stc_scb_i2c_context_t con
 831:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** /** \} group_scb_i2c_slave_functions */
 832:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** 
 833:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** /**
 834:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** * \addtogroup group_scb_i2c_master_high_level_functions
 835:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** * \{
 836:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** */
 837:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** cy_en_scb_i2c_status_t Cy_SCB_I2C_MasterWrite(CySCB_Type *base, cy_stc_scb_i2c_master_xfer_config_t
 838:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h ****                                               cy_stc_scb_i2c_context_t *context);
 839:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** void     Cy_SCB_I2C_MasterAbortWrite         (CySCB_Type *base, cy_stc_scb_i2c_context_t *context);
 840:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** cy_en_scb_i2c_status_t Cy_SCB_I2C_MasterRead (CySCB_Type *base, cy_stc_scb_i2c_master_xfer_config_t
 841:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h ****                                               cy_stc_scb_i2c_context_t *context);
 842:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** void     Cy_SCB_I2C_MasterAbortRead          (CySCB_Type *base, cy_stc_scb_i2c_context_t *context);
 843:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** uint32_t Cy_SCB_I2C_MasterGetStatus          (CySCB_Type const *base, cy_stc_scb_i2c_context_t cons
 844:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** uint32_t Cy_SCB_I2C_MasterGetTransferCount   (CySCB_Type const *base, cy_stc_scb_i2c_context_t cons
 845:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** /** \} group_scb_i2c_master_low_high_functions */
 846:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** 
 847:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** /**
 848:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** * \addtogroup group_scb_i2c_master_low_level_functions
 849:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** * \{
 850:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** */
 851:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** cy_en_scb_i2c_status_t Cy_SCB_I2C_MasterSendStart  (CySCB_Type *base, uint32_t address, cy_en_scb_i
 852:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h ****                                                     uint32_t timeoutMs, cy_stc_scb_i2c_context_t *c
 853:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** cy_en_scb_i2c_status_t Cy_SCB_I2C_MasterSendReStart(CySCB_Type *base, uint32_t address, cy_en_scb_i
 854:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h ****                                                     uint32_t timeoutMs, cy_stc_scb_i2c_context_t *c
 855:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** cy_en_scb_i2c_status_t Cy_SCB_I2C_MasterSendStop   (CySCB_Type *base,uint32_t timeoutMs, cy_stc_scb
 856:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** cy_en_scb_i2c_status_t Cy_SCB_I2C_MasterReadByte   (CySCB_Type *base, cy_en_scb_i2c_command_t ackNa
 857:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h ****                                                     uint32_t timeoutMs, cy_stc_scb_i2c_context_t *c
 858:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** cy_en_scb_i2c_status_t Cy_SCB_I2C_MasterWriteByte  (CySCB_Type *base, uint8_t byte, uint32_t timeou
 859:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h ****                                                     cy_stc_scb_i2c_context_t *context);
 860:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** /** \} group_scb_i2c_master_low_level_functions */
 861:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** 
 862:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** /**
 863:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** * \addtogroup group_scb_i2c_interrupt_functions
 864:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** * \{
 865:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** */
 866:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** void Cy_SCB_I2C_Interrupt      (CySCB_Type *base, cy_stc_scb_i2c_context_t *context);
 867:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** void Cy_SCB_I2C_SlaveInterrupt (CySCB_Type *base, cy_stc_scb_i2c_context_t *context);
 868:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** void Cy_SCB_I2C_MasterInterrupt (CySCB_Type *base, cy_stc_scb_i2c_context_t *context);
ARM GAS  C:\Users\nicpa\AppData\Local\Temp\ccrvJxeB.s 			page 61


 869:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** 
 870:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** __STATIC_INLINE void Cy_SCB_I2C_RegisterEventCallback(CySCB_Type const *base, cy_cb_scb_i2c_handle_
 871:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h ****                                                       cy_stc_scb_i2c_context_t *context);
 872:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** __STATIC_INLINE void Cy_SCB_I2C_RegisterAddrCallback (CySCB_Type const *base, cy_cb_scb_i2c_handle_
 873:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h ****                                                       cy_stc_scb_i2c_context_t *context);
 874:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** /** \} group_scb_i2c_interrupt_functions */
 875:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** 
 876:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** /**
 877:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** * \addtogroup group_scb_i2c_low_power_functions
 878:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** * \{
 879:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** */
 880:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** cy_en_syspm_status_t Cy_SCB_I2C_DeepSleepCallback(cy_stc_syspm_callback_params_t *callbackParams, c
 881:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** cy_en_syspm_status_t Cy_SCB_I2C_HibernateCallback(cy_stc_syspm_callback_params_t *callbackParams, c
 882:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** /** \} group_scb_i2c_low_power_functions */
 883:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** 
 884:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** 
 885:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** /*******************************************************************************
 886:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** *                               API Constants
 887:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** *******************************************************************************/
 888:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** 
 889:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** /**
 890:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** * \addtogroup group_scb_i2c_macros
 891:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** * \{
 892:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** */
 893:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** 
 894:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** /**
 895:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** * \defgroup group_scb_i2c_macros_slave_status I2C Slave Status
 896:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** * Macros to check current I2C slave status returned by 
 897:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** * \ref Cy_SCB_I2C_SlaveGetStatus function. Each I2C slave status is encoded 
 898:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** * in a separate bit, therefore multiple bits may be set to indicate the 
 899:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** * current status.
 900:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** * \{
 901:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** */
 902:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** /** There is a read transaction in progress */
 903:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** #define CY_SCB_I2C_SLAVE_RD_BUSY       (0x00000001UL)
 904:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** 
 905:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** /**
 906:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** * All read data has been loaded into the TX FIFO, applicable only if
 907:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** * the TX FIFO is used
 908:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** */
 909:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** #define CY_SCB_I2C_SLAVE_RD_IN_FIFO    (0x00000002UL)
 910:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** 
 911:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** /**
 912:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** * The master has finished reading data from the slave
 913:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** */
 914:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** #define CY_SCB_I2C_SLAVE_RD_CMPLT      (0x00000004UL)
 915:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** 
 916:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** /**
 917:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** * Set when the master tried to read more bytes than available in the configured
 918:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** * read buffer. The slave is not able to finish the transaction and sends
 919:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** * \ref CY_SCB_I2C_DEFAULT_TX.
 920:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** */
 921:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** #define CY_SCB_I2C_SLAVE_RD_UNDRFL     (0x00000008UL)
 922:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** 
 923:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** /** There is a write transaction in progress */
 924:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** #define CY_SCB_I2C_SLAVE_WR_BUSY       (0x00000010UL)
 925:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** 
ARM GAS  C:\Users\nicpa\AppData\Local\Temp\ccrvJxeB.s 			page 62


 926:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** /**
 927:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** * The master has finished writing data into the slave
 928:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** */
 929:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** #define CY_SCB_I2C_SLAVE_WR_CMPLT      (0x00000020UL)
 930:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** 
 931:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** /**
 932:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** * The master attempted to write more bytes than space available in the
 933:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** * configured Write buffer. Note that all subsequent bytes are dropped.
 934:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** */
 935:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** #define CY_SCB_I2C_SLAVE_WR_OVRFL      (0x00000040UL)
 936:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** 
 937:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** /** The slave lost arbitration, and the transaction was aborted */
 938:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** #define CY_SCB_I2C_SLAVE_ARB_LOST      (0x00000080UL)
 939:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** 
 940:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** /**
 941:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** * The slave captured an error on the bus during a master transaction (source
 942:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** * of error is misplaced Start or Stop).
 943:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** */
 944:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** #define CY_SCB_I2C_SLAVE_BUS_ERR       (0x00000100UL)
 945:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** /** \} group_scb_i2c_macros_slave_status */
 946:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** 
 947:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** /**
 948:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** * \defgroup group_scb_i2c_macros_master_status I2C Master Status
 949:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** * Macros to check current I2C master status returned by 
 950:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** * \ref Cy_SCB_I2C_MasterGetStatus function. Each I2C master status is encoded 
 951:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** * in a separate bit, therefore multiple bits may be set to indicate the 
 952:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** * current status.
 953:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** * \{
 954:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** */
 955:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** 
 956:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** /**
 957:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** * The master is busy executing operation started by \ref Cy_SCB_I2C_MasterRead
 958:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** * or \ref Cy_SCB_I2C_MasterWrite
 959:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** */
 960:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** #define CY_SCB_I2C_MASTER_BUSY         (0x00010000UL)
 961:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** 
 962:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** /**
 963:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** * All Write data has been loaded into the TX FIFO
 964:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** */
 965:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** #define CY_SCB_I2C_MASTER_WR_IN_FIFO   (0x00020000UL)
 966:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** 
 967:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** /** The slave NACKed the address. */
 968:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** #define CY_SCB_I2C_MASTER_ADDR_NAK     (0x00100000UL)
 969:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** 
 970:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** /** Write completed before all bytes were sent (last byte was NAKed)
 971:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** */
 972:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** #define CY_SCB_I2C_MASTER_DATA_NAK     (0x00200000UL)
 973:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** 
 974:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** /** The master lost arbitration, the transaction was aborted */
 975:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** #define CY_SCB_I2C_MASTER_ARB_LOST     (0x00400000UL)
 976:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** 
 977:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** /**
 978:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** * The master detected an erroneous start or stop, the transaction was aborted
 979:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** */
 980:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** #define CY_SCB_I2C_MASTER_BUS_ERR      (0x00800000UL)
 981:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** 
 982:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** /**
ARM GAS  C:\Users\nicpa\AppData\Local\Temp\ccrvJxeB.s 			page 63


 983:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** * The master transaction was aborted and the slave transaction is on-going
 984:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** * because the slave was addressed before the master generated a start
 985:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** */
 986:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** #define CY_SCB_I2C_MASTER_ABORT_START  (0x01000000UL)
 987:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** /** \} group_scb_i2c_macros_master_status */
 988:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** 
 989:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** /**
 990:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** * \defgroup group_scb_i2c_macros_callback_events I2C Callback Events
 991:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** * \{
 992:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** * Macros to check I2C events passed by \ref cy_cb_scb_i2c_handle_events_t callback.
 993:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** * Each event is encoded in a separate bit, and therefore it is possible to
 994:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** * notify about multiple events.
 995:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** */
 996:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** /**
 997:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** * Indicates that the slave was addressed and the master wants to read data.
 998:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** * This event can be used to configure the slave Read buffer.
 999:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** */
1000:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** #define CY_SCB_I2C_SLAVE_READ_EVENT            (0x00000001UL)
1001:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** 
1002:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** /**
1003:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** * Indicates that the slave was addressed and the master wants to write data.
1004:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** * This event can be used to configure the slave Write buffer.
1005:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** */
1006:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** #define CY_SCB_I2C_SLAVE_WRITE_EVENT           (0x00000002UL)
1007:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** 
1008:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** /**
1009:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** * All slave data from the configured Read buffer has been loaded into the
1010:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** * TX FIFO. The content of the Read buffer can be modified. Applicable only
1011:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** * if the TX FIFO is used.
1012:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** */
1013:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** #define CY_SCB_I2C_SLAVE_RD_IN_FIFO_EVENT      (0x00000004UL)
1014:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** 
1015:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** /**
1016:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** * The master has read all data out of the configured Read buffer.
1017:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** * This event can be used to configure the next Read buffer. If the buffer
1018:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** * remains empty, the \ref CY_SCB_I2C_DEFAULT_TX bytes are returned to the master.
1019:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** */
1020:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** #define CY_SCB_I2C_SLAVE_RD_BUF_EMPTY_EVENT    (0x00000008UL)
1021:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** 
1022:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** /**
1023:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** * Indicates the master completed reading from the slave (set by the master NAK
1024:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** * or Stop)
1025:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** */
1026:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** #define CY_SCB_I2C_SLAVE_RD_CMPLT_EVENT        (0x00000010UL)
1027:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** 
1028:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** /**
1029:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** * Indicates the master completed writing to the slave (set by the master Stop
1030:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** * or Restart)
1031:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** */
1032:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** #define CY_SCB_I2C_SLAVE_WR_CMPLT_EVENT        (0x00000020UL)
1033:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** 
1034:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** /**
1035:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** * Indicates the I2C hardware detected an error.
1036:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** * Check \ref Cy_SCB_I2C_SlaveGetStatus to determine the source of the error.
1037:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** */
1038:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** #define CY_SCB_I2C_SLAVE_ERR_EVENT             (0x00000040UL)
1039:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** 
ARM GAS  C:\Users\nicpa\AppData\Local\Temp\ccrvJxeB.s 			page 64


1040:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** /**
1041:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** * All data specified by \ref Cy_SCB_I2C_MasterWrite has been loaded
1042:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** * into the TX FIFO. The content of the master write buffer can be modified.
1043:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** * Applicable only if the TX FIFO is used.
1044:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** */
1045:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** #define CY_SCB_I2C_MASTER_WR_IN_FIFO_EVENT     (0x00010000UL)
1046:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** 
1047:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** /** The master write started by \ref Cy_SCB_I2C_MasterWrite is complete */
1048:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** #define CY_SCB_I2C_MASTER_WR_CMPLT_EVENT       (0x00020000UL)
1049:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** 
1050:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** /** The master read started by \ref Cy_SCB_I2C_MasterRead is complete */
1051:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** #define CY_SCB_I2C_MASTER_RD_CMPLT_EVENT       (0x00040000UL)
1052:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** 
1053:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** /**
1054:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** * Indicates the I2C hardware has detected an error. It occurs together with
1055:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** * \ref CY_SCB_I2C_MASTER_RD_CMPLT_EVENT or \ref CY_SCB_I2C_MASTER_WR_CMPLT_EVENT
1056:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** * depends on the direction of the transfer.
1057:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** * Check \ref Cy_SCB_I2C_MasterGetStatus to determine the source of the error.
1058:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** */
1059:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** #define CY_SCB_I2C_MASTER_ERR_EVENT            (0x00080000UL)
1060:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** /** \} group_scb_i2c_macros_callback_events */
1061:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** 
1062:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** /**
1063:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** * \defgroup group_scb_i2c_macros_addr_callback_events I2C Address Callback Events
1064:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** * Macros to check I2C address events passed by \ref cy_cb_scb_i2c_handle_addr_t callback.
1065:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** * Each event is encoded in a separate bit and therefore it is possible to
1066:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** * notify about multiple events.
1067:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** * \{
1068:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** */
1069:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** /**
1070:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** * Indicates the slave was addressed by the general call address
1071:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** */
1072:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** #define CY_SCB_I2C_GENERAL_CALL_EVENT      (0x01UL)
1073:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** 
1074:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** /**
1075:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** * The slave address is in the RX FIFO.
1076:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** * Note that the address must be read from the RX FIFO using the
1077:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** * \ref Cy_SCB_ReadRxFifo function.
1078:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** */
1079:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** #define CY_SCB_I2C_ADDR_IN_FIFO_EVENT      (0x02UL)
1080:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** /** \} group_scb_i2c_macros_addr_callback_events */
1081:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** 
1082:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** /**
1083:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** * This value is returned by the slave when there is no data in the
1084:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** * Read buffer
1085:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** */
1086:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** #define CY_SCB_I2C_DEFAULT_TX  (0xFFUL)
1087:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** 
1088:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** 
1089:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** /*******************************************************************************
1090:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** *                          Internal Constants
1091:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** *******************************************************************************/
1092:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** 
1093:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** /** \cond INTERNAL */
1094:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** 
1095:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** /* Slave statuses */
1096:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** #define CY_SCB_I2C_SLAVE_RD_CLEAR  (CY_SCB_I2C_SLAVE_RD_CMPLT  | CY_SCB_I2C_SLAVE_RD_IN_FIFO | \
ARM GAS  C:\Users\nicpa\AppData\Local\Temp\ccrvJxeB.s 			page 65


1097:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h ****                                     CY_SCB_I2C_SLAVE_RD_UNDRFL | CY_SCB_I2C_SLAVE_ARB_LOST   | \
1098:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h ****                                     CY_SCB_I2C_SLAVE_BUS_ERR)
1099:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** 
1100:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** #define CY_SCB_I2C_SLAVE_WR_CLEAR  (CY_SCB_I2C_SLAVE_WR_CMPLT | CY_SCB_I2C_SLAVE_WR_OVRFL | \
1101:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h ****                                     CY_SCB_I2C_SLAVE_ARB_LOST | CY_SCB_I2C_SLAVE_BUS_ERR)
1102:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** 
1103:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** /* Master error statuses */
1104:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** #define CY_SCB_I2C_MASTER_ERR (CY_SCB_I2C_MASTER_ABORT_START | CY_SCB_I2C_MASTER_ADDR_NAK | \
1105:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h ****                                CY_SCB_I2C_MASTER_DATA_NAK    | CY_SCB_I2C_MASTER_BUS_ERR  | \
1106:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h ****                                CY_SCB_I2C_MASTER_ARB_LOST)
1107:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** 
1108:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** /* Master interrupt masks */
1109:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** #define CY_SCB_I2C_MASTER_INTR     (CY_SCB_MASTER_INTR_I2C_ARB_LOST | CY_SCB_MASTER_INTR_I2C_BUS_ER
1110:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h ****                                     CY_SCB_MASTER_INTR_I2C_NACK     | CY_SCB_MASTER_INTR_I2C_STOP)
1111:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** 
1112:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** #define CY_SCB_I2C_MASTER_INTR_ALL   (CY_SCB_I2C_MASTER_INTR | CY_SCB_MASTER_INTR_I2C_ACK)
1113:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** 
1114:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** #define CY_SCB_I2C_MASTER_INTR_ERR   (CY_SCB_MASTER_INTR_I2C_BUS_ERROR | CY_SCB_MASTER_INTR_I2C_ARB
1115:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** 
1116:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** #define CY_SCB_I2C_MASTER_INTR_CMPLT (CY_SCB_I2C_MASTER_INTR_ERR | CY_SCB_MASTER_INTR_I2C_STOP)
1117:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** 
1118:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** /* Master statuses. */
1119:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** #define CY_SCB_I2C_MASTER_TX_BYTE_DONE (CY_SCB_MASTER_INTR_I2C_ACK       | CY_SCB_MASTER_INTR_I2C_N
1120:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h ****                                         CY_SCB_MASTER_INTR_I2C_BUS_ERROR | CY_SCB_MASTER_INTR_I2C_A
1121:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** 
1122:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** #define CY_SCB_I2C_MASTER_RX_BYTE_DONE (CY_SCB_MASTER_INTR_I2C_BUS_ERROR | CY_SCB_MASTER_INTR_I2C_A
1123:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** 
1124:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** #define CY_SCB_I2C_MASTER_STOP_DONE    (CY_SCB_MASTER_INTR_I2C_STOP      | \
1125:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h ****                                         CY_SCB_MASTER_INTR_I2C_BUS_ERROR | CY_SCB_MASTER_INTR_I2C_A
1126:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** 
1127:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** #define CY_SCB_I2C_MASTER_TIMEOUT_DONE (0x80000000UL)
1128:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** 
1129:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** /* The slave interrupt mask */
1130:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** #define CY_SCB_I2C_SLAVE_INTR      (CY_SCB_SLAVE_INTR_I2C_ADDR_MATCH | CY_SCB_SLAVE_INTR_I2C_GENERA
1131:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h ****                                     CY_SCB_SLAVE_INTR_I2C_STOP       | CY_SCB_SLAVE_INTR_I2C_BUS_ER
1132:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h ****                                     CY_SCB_SLAVE_INTR_I2C_ARB_LOST)
1133:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** 
1134:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** #define CY_SCB_I2C_SLAVE_INTR_NO_STOP   (CY_SCB_I2C_SLAVE_INTR & (uint32_t) ~CY_SCB_SLAVE_INTR_I2C_
1135:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** 
1136:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** #define CY_SCB_I2C_SLAVE_INTR_ADDR      (CY_SCB_SLAVE_INTR_I2C_ADDR_MATCH | CY_SCB_SLAVE_INTR_I2C_G
1137:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** 
1138:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** #define CY_SCB_I2C_SLAVE_ADDR_DONE      (CY_SCB_I2C_SLAVE_INTR_ADDR)
1139:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** 
1140:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** #define CY_SCB_I2C_SLAVE_INTR_NO_ADDR   (CY_SCB_I2C_SLAVE_INTR & (uint32_t) ~CY_SCB_I2C_SLAVE_INTR_
1141:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** 
1142:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** #define CY_SCB_I2C_SLAVE_INTR_TX        (CY_SCB_TX_INTR_LEVEL | CY_SCB_TX_INTR_UNDERFLOW)
1143:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** 
1144:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** #define CY_SCB_I2C_SLAVE_INTR_ERROR     (CY_SCB_SLAVE_INTR_I2C_BUS_ERROR | CY_SCB_SLAVE_INTR_I2C_AR
1145:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** 
1146:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** /* I2C states */
1147:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** #define CY_SCB_I2C_IDLE              (0x10000000UL)
1148:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** #define CY_SCB_I2C_IDLE_MASK         (0x10000000UL)
1149:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** 
1150:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** /* Master states */
1151:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** #define CY_SCB_I2C_MASTER_ACTIVE     (0x00100000UL)
1152:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** #define CY_SCB_I2C_MASTER_WAIT       (0x10100000UL)
1153:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** #define CY_SCB_I2C_MASTER_RX0        (0x00110000UL)
ARM GAS  C:\Users\nicpa\AppData\Local\Temp\ccrvJxeB.s 			page 66


1154:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** #define CY_SCB_I2C_MASTER_RX1        (0x00120000UL)
1155:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** #define CY_SCB_I2C_MASTER_ADDR       (0x10130000UL)
1156:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** #define CY_SCB_I2C_MASTER_TX         (0x00140000UL)
1157:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** #define CY_SCB_I2C_MASTER_TX_DONE    (0x00150000UL)
1158:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** #define CY_SCB_I2C_MASTER_STOP       (0x00160000UL)
1159:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** #define CY_SCB_I2C_MASTER_WAIT_STOP  (0x00170000UL)
1160:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** #define CY_SCB_I2C_MASTER_CMPLT      (0x00180000UL)
1161:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** 
1162:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** /* Slave states */
1163:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** #define CY_SCB_I2C_SLAVE_ACTIVE      (0x00001000UL)
1164:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** #define CY_SCB_I2C_SLAVE_RX_MASK     (0x00001001UL)
1165:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** #define CY_SCB_I2C_SLAVE_RX          (0x00001001UL)
1166:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** #define CY_SCB_I2C_SLAVE_TX          (0x00001002UL)
1167:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** 
1168:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** /* FIFO size */
1169:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** #define CY_SCB_I2C_FIFO_SIZE          CY_SCB_FIFO_SIZE
1170:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** #define CY_SCB_I2C_HALF_FIFO_SIZE     (CY_SCB_FIFO_SIZE / 2UL)
1171:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** 
1172:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** #define CY_SCB_I2C_DEFAULT_RETURN    (0xFFUL)
1173:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** 
1174:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** /* Convert the timeout in milliseconds to microseconds */
1175:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** #define CY_SCB_I2C_CONVERT_TIMEOUT_TO_US(timeoutMs)     ((timeoutMs) * 1000UL)
1176:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** 
1177:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** /* I2C data rates max (Hz): standard, fast and fast plus modes */
1178:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** #define CY_SCB_I2C_STD_DATA_RATE    (100000U)
1179:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** #define CY_SCB_I2C_FST_DATA_RATE    (400000U)
1180:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** #define CY_SCB_I2C_FSTP_DATA_RATE  (1000000U)
1181:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** 
1182:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** /* Slave clock limits */
1183:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** #define CY_SCB_I2C_SLAVE_STD_CLK_MIN    (1550000U)
1184:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** #define CY_SCB_I2C_SLAVE_STD_CLK_MAX   (12800000U)
1185:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** #define CY_SCB_I2C_SLAVE_FST_CLK_MIN    (7820000U)
1186:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** #define CY_SCB_I2C_SLAVE_FST_CLK_MAX   (15380000U)
1187:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** #define CY_SCB_I2C_SLAVE_FSTP_CLK_MIN  (15840000U)
1188:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** #define CY_SCB_I2C_SLAVE_FSTP_CLK_MAX  (89000000U)
1189:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** 
1190:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** /* Master clock (Hz) and duty cycle limits for standard mode */
1191:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** #define CY_SCB_I2C_MASTER_STD_CLK_MIN           (1550000U)
1192:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** #define CY_SCB_I2C_MASTER_STD_CLK_MAX           (3200000U)
1193:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** #define CY_SCB_I2C_MASTER_STD_LOW_PHASE_MIN     (8U)
1194:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** #define CY_SCB_I2C_MASTER_STD_HIGH_PHASE_MIN    (8U)
1195:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** 
1196:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** /* Master clock (Hz) and duty cycle limits for fast mode */
1197:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** #define CY_SCB_I2C_MASTER_FST_CLK_MIN           (7820000U)
1198:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** #define CY_SCB_I2C_MASTER_FST_CLK_MAX           (10000000U)
1199:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** #define CY_SCB_I2C_MASTER_FST_LOW_PHASE_MIN     (13U)
1200:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** #define CY_SCB_I2C_MASTER_FST_HIGH_PHASE_MIN    (8U)
1201:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** 
1202:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** /* Master clock (Hz) and duty cycle limits for fast plus mode */
1203:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** #define CY_SCB_I2C_MASTER_FSTP_CLK_MIN          (14320000U)
1204:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** #define CY_SCB_I2C_MASTER_FSTP_CLK_MAX          (25800000U)
1205:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** #define CY_SCB_I2C_MASTER_FSTP_LOW_PHASE_MIN    (9U)
1206:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** #define CY_SCB_I2C_MASTER_FSTP_HIGH_PHASE_MIN   (6U)
1207:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** 
1208:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** /* SCL low and high time in ns. Takes into account tF and tR */
1209:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** #define CY_SCB_I2C_MASTER_STD_SCL_LOW   (5000U) /* tLOW  + tF = 4700 + 300  */
1210:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** #define CY_SCB_I2C_MASTER_STD_SCL_HIGH  (5000U) /* tHIGH + tR = 4000 + 1000 */
ARM GAS  C:\Users\nicpa\AppData\Local\Temp\ccrvJxeB.s 			page 67


1211:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** #define CY_SCB_I2C_MASTER_FST_SCL_LOW   (1600U) /* tLOW  + tF = 1300 + 300  */
1212:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** #define CY_SCB_I2C_MASTER_FST_SCL_HIGH   (900U) /* tHIGH + tR = 600 + 300   */
1213:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** #define CY_SCB_I2C_MASTER_FSTP_SCL_LOW   (620U) /* tLOW  + tF = 500 + 120   */
1214:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** #define CY_SCB_I2C_MASTER_FSTP_SCL_HIGH  (380U) /* tHIGH + tR = 260 + 120   */
1215:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** 
1216:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** /* Master duty cycle limits */
1217:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** #define CY_SCB_I2C_LOW_PHASE_MAX    (16U)
1218:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** #define CY_SCB_I2C_HIGH_PHASE_MAX   (16U)
1219:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** #define CY_SCB_I2C_DUTY_CYCLE_MAX   (CY_SCB_I2C_LOW_PHASE_MAX + CY_SCB_I2C_HIGH_PHASE_MAX)
1220:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** 
1221:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** /* Analog filter settings. */
1222:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** #define CY_SCB_I2C_ENABLE_ANALOG_FITLER    (CY_SCB_I2C_CFG_DEF_VAL)
1223:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** #define CY_SCB_I2C_DISABLE_ANALOG_FITLER   (CY_SCB_I2C_CFG_DEF_VAL & \
1224:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h ****                                             (uint32_t) ~(SCB_I2C_CFG_SDA_IN_FILT_SEL_Msk | \
1225:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h ****                                                          SCB_I2C_CFG_SCL_IN_FILT_SEL_Msk))
1226:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** 
1227:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** #define CY_SCB_I2C_IS_MODE_VALID(mode)      ( (CY_SCB_I2C_SLAVE  == (mode)) || \
1228:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h ****                                               (CY_SCB_I2C_MASTER == (mode)) || \
1229:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h ****                                               (CY_SCB_I2C_MASTER_SLAVE == (mode)) )
1230:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** 
1231:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** #define CY_SCB_I2C_IS_RW_BIT_VALID(dir)     ( (CY_SCB_I2C_WRITE_XFER == (dir)) || \
1232:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h ****                                               (CY_SCB_I2C_READ_XFER  == (dir)) )
1233:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** 
1234:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** #define CY_SCB_I2C_IS_RESPONSE_VALID(cmd)   ( (CY_SCB_I2C_ACK == (cmd))  || \
1235:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h ****                                               (CY_SCB_I2C_NAK == (cmd)) )
1236:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** 
1237:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** #define CY_SCB_I2C_IS_ADDR_MASK_VALID(mask)         ( (0U == ((mask) & 0x01U)) )
1238:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** 
1239:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** #define CY_SCB_I2C_IS_PHASE_OVERSAMPLE_VALID(phaseOvs)  ((phaseOvs) <= 16U)
1240:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** 
1241:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** #define CY_SCB_I2C_IS_DATA_RATE_VALID(dataRateHz)   ( ((dataRateHz) > 0UL) && \
1242:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h ****                                                       ((dataRateHz) <= CY_SCB_I2C_FSTP_DATA_RATE) )
1243:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** 
1244:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** #define CY_SCB_I2C_IS_TIMEOUT_VALID(timeoutMs)              ( (timeoutMs) <= (0xFFFFFFFFUL / 1000UL
1245:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** #define CY_SCB_I2C_IS_LOW_PHASE_CYCLES_VALID(clockCycles)   ( ((clockCycles) >= 7UL) && ((clockCycl
1246:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** #define CY_SCB_I2C_IS_HIGH_PHASE_CYCLES_VALID(clockCycles)  ( ((clockCycles) >= 5UL) && ((clockCycl
1247:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** 
1248:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** /** \endcond */
1249:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** 
1250:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** /** \} group_scb_i2c_macros */
1251:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** 
1252:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** 
1253:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** /*******************************************************************************
1254:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** *                     In-line Function Implementation
1255:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** *******************************************************************************/
1256:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** 
1257:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** /**
1258:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** * \addtogroup group_scb_i2c_general_functions
1259:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** * \{
1260:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** */
1261:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** 
1262:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** /*******************************************************************************
1263:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** * Function Name: Cy_SCB_I2C_Enable
1264:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** ****************************************************************************//**
1265:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** *
1266:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** * Enables the SCB block for the I2C operation
1267:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** *
ARM GAS  C:\Users\nicpa\AppData\Local\Temp\ccrvJxeB.s 			page 68


1268:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** * \param base
1269:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** * The pointer to the I2C SCB instance.
1270:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** *
1271:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** *******************************************************************************/
1272:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** __STATIC_INLINE void Cy_SCB_I2C_Enable(CySCB_Type *base)
1273:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** {
1274:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h ****     SCB_CTRL(base) |= SCB_CTRL_ENABLED_Msk;
 119              		.loc 4 1274 0
 120 0048 034A     		ldr	r2, .L9+4
 121 004a 1368     		ldr	r3, [r2]
 122 004c 43F00043 		orr	r3, r3, #-2147483648
 123 0050 1360     		str	r3, [r2]
 124              	.LVL7:
 125 0052 10BD     		pop	{r4, pc}
 126              	.L10:
 127              		.align	2
 128              	.L9:
 129 0054 00000000 		.word	.LANCHOR0
 130 0058 00006440 		.word	1080295424
 131 005c 00000000 		.word	I2Cm_context
 132 0060 00000000 		.word	.LANCHOR1
 133 0064 9D791700 		.word	1538461
 134 0068 A0860100 		.word	100000
 135 006c 00000000 		.word	I2Cm_Interrupt
 136 0070 00000000 		.word	I2Cm_SCB_IRQ_cfg
 137 0074 00E100E0 		.word	-536813312
 138              	.LBE9:
 139              	.LBE8:
 140              		.cfi_endproc
 141              	.LFE253:
 142              		.size	I2Cm_Start, .-I2Cm_Start
 143              		.comm	I2Cm_context,76,4
 144              		.global	I2Cm_config
 145              		.global	I2Cm_initVar
 146              		.section	.rodata
 147              		.align	2
 148              		.set	.LANCHOR1,. + 0
 149              		.type	I2Cm_config, %object
 150              		.size	I2Cm_config, 20
 151              	I2Cm_config:
 152 0000 02       		.byte	2
 153 0001 00       		.byte	0
 154 0002 00       		.byte	0
 155 0003 00       		.byte	0
 156 0004 00       		.byte	0
 157 0005 00       		.byte	0
 158 0006 00       		.byte	0
 159 0007 00       		.byte	0
 160 0008 00000000 		.space	12
 160      00000000 
 160      00000000 
 161              		.bss
 162              		.set	.LANCHOR0,. + 0
 163              		.type	I2Cm_initVar, %object
 164              		.size	I2Cm_initVar, 1
 165              	I2Cm_initVar:
 166 0000 00       		.space	1
ARM GAS  C:\Users\nicpa\AppData\Local\Temp\ccrvJxeB.s 			page 69


 167              		.text
 168              	.Letext0:
 169              		.file 5 "Generated_Source\\PSoC6\\pdl\\devices/psoc6/include/cy8c6347bzi_bld53.h"
 170              		.file 6 "c:\\program files (x86)\\cypress\\psoc creator\\4.4\\psoc creator\\import\\gnu\\arm\\5.4.
 171              		.file 7 "c:\\program files (x86)\\cypress\\psoc creator\\4.4\\psoc creator\\import\\gnu\\arm\\5.4.
 172              		.file 8 "Generated_Source\\PSoC6\\pdl\\devices/psoc6/include/ip/cyip_scb.h"
 173              		.file 9 "Generated_Source\\PSoC6\\pdl\\devices/psoc6/include/psoc6_01_config.h"
 174              		.file 10 "Generated_Source\\PSoC6\\pdl\\drivers/peripheral/device/cy_device.h"
 175              		.file 11 "Generated_Source\\PSoC6\\pdl\\drivers/peripheral/sysint/cy_sysint.h"
 176              		.file 12 "Generated_Source\\PSoC6\\cyfitter_sysint_cfg.h"
 177              		.section	.debug_info,"",%progbits
 178              	.Ldebug_info0:
 179 0000 65130000 		.4byte	0x1365
 180 0004 0400     		.2byte	0x4
 181 0006 00000000 		.4byte	.Ldebug_abbrev0
 182 000a 04       		.byte	0x4
 183 000b 01       		.uleb128 0x1
 184 000c C9040000 		.4byte	.LASF410
 185 0010 0C       		.byte	0xc
 186 0011 5E120000 		.4byte	.LASF411
 187 0015 8C040000 		.4byte	.LASF412
 188 0019 00000000 		.4byte	.Ldebug_ranges0+0
 189 001d 00000000 		.4byte	0
 190 0021 00000000 		.4byte	.Ldebug_line0
 191 0025 02       		.uleb128 0x2
 192 0026 02       		.byte	0x2
 193 0027 E6030000 		.4byte	0x3e6
 194 002b 05       		.byte	0x5
 195 002c 24       		.byte	0x24
 196 002d E6030000 		.4byte	0x3e6
 197 0031 03       		.uleb128 0x3
 198 0032 201B0000 		.4byte	.LASF0
 199 0036 71       		.sleb128 -15
 200 0037 03       		.uleb128 0x3
 201 0038 7C150000 		.4byte	.LASF1
 202 003c 72       		.sleb128 -14
 203 003d 03       		.uleb128 0x3
 204 003e A41B0000 		.4byte	.LASF2
 205 0042 73       		.sleb128 -13
 206 0043 03       		.uleb128 0x3
 207 0044 3E160000 		.4byte	.LASF3
 208 0048 74       		.sleb128 -12
 209 0049 03       		.uleb128 0x3
 210 004a 5F100000 		.4byte	.LASF4
 211 004e 75       		.sleb128 -11
 212 004f 03       		.uleb128 0x3
 213 0050 54190000 		.4byte	.LASF5
 214 0054 76       		.sleb128 -10
 215 0055 03       		.uleb128 0x3
 216 0056 E3080000 		.4byte	.LASF6
 217 005a 7B       		.sleb128 -5
 218 005b 03       		.uleb128 0x3
 219 005c 42190000 		.4byte	.LASF7
 220 0060 7C       		.sleb128 -4
 221 0061 03       		.uleb128 0x3
 222 0062 CA100000 		.4byte	.LASF8
 223 0066 7E       		.sleb128 -2
ARM GAS  C:\Users\nicpa\AppData\Local\Temp\ccrvJxeB.s 			page 70


 224 0067 03       		.uleb128 0x3
 225 0068 E3170000 		.4byte	.LASF9
 226 006c 7F       		.sleb128 -1
 227 006d 04       		.uleb128 0x4
 228 006e C91C0000 		.4byte	.LASF10
 229 0072 00       		.byte	0
 230 0073 04       		.uleb128 0x4
 231 0074 1E1A0000 		.4byte	.LASF11
 232 0078 01       		.byte	0x1
 233 0079 04       		.uleb128 0x4
 234 007a FE020000 		.4byte	.LASF12
 235 007e 02       		.byte	0x2
 236 007f 04       		.uleb128 0x4
 237 0080 F9160000 		.4byte	.LASF13
 238 0084 03       		.byte	0x3
 239 0085 04       		.uleb128 0x4
 240 0086 E7130000 		.4byte	.LASF14
 241 008a 04       		.byte	0x4
 242 008b 04       		.uleb128 0x4
 243 008c 361C0000 		.4byte	.LASF15
 244 0090 05       		.byte	0x5
 245 0091 04       		.uleb128 0x4
 246 0092 1C110000 		.4byte	.LASF16
 247 0096 06       		.byte	0x6
 248 0097 04       		.uleb128 0x4
 249 0098 BC060000 		.4byte	.LASF17
 250 009c 07       		.byte	0x7
 251 009d 04       		.uleb128 0x4
 252 009e 88160000 		.4byte	.LASF18
 253 00a2 08       		.byte	0x8
 254 00a3 04       		.uleb128 0x4
 255 00a4 C30B0000 		.4byte	.LASF19
 256 00a8 09       		.byte	0x9
 257 00a9 04       		.uleb128 0x4
 258 00aa 760C0000 		.4byte	.LASF20
 259 00ae 0A       		.byte	0xa
 260 00af 04       		.uleb128 0x4
 261 00b0 68090000 		.4byte	.LASF21
 262 00b4 0B       		.byte	0xb
 263 00b5 04       		.uleb128 0x4
 264 00b6 CD140000 		.4byte	.LASF22
 265 00ba 0C       		.byte	0xc
 266 00bb 04       		.uleb128 0x4
 267 00bc D8060000 		.4byte	.LASF23
 268 00c0 0D       		.byte	0xd
 269 00c1 04       		.uleb128 0x4
 270 00c2 05160000 		.4byte	.LASF24
 271 00c6 0E       		.byte	0xe
 272 00c7 04       		.uleb128 0x4
 273 00c8 40000000 		.4byte	.LASF25
 274 00cc 0F       		.byte	0xf
 275 00cd 04       		.uleb128 0x4
 276 00ce E11A0000 		.4byte	.LASF26
 277 00d2 10       		.byte	0x10
 278 00d3 04       		.uleb128 0x4
 279 00d4 F50E0000 		.4byte	.LASF27
 280 00d8 11       		.byte	0x11
ARM GAS  C:\Users\nicpa\AppData\Local\Temp\ccrvJxeB.s 			page 71


 281 00d9 04       		.uleb128 0x4
 282 00da 20060000 		.4byte	.LASF28
 283 00de 12       		.byte	0x12
 284 00df 04       		.uleb128 0x4
 285 00e0 BA0E0000 		.4byte	.LASF29
 286 00e4 13       		.byte	0x13
 287 00e5 04       		.uleb128 0x4
 288 00e6 E2020000 		.4byte	.LASF30
 289 00ea 14       		.byte	0x14
 290 00eb 04       		.uleb128 0x4
 291 00ec A3080000 		.4byte	.LASF31
 292 00f0 15       		.byte	0x15
 293 00f1 04       		.uleb128 0x4
 294 00f2 A20C0000 		.4byte	.LASF32
 295 00f6 16       		.byte	0x16
 296 00f7 04       		.uleb128 0x4
 297 00f8 97020000 		.4byte	.LASF33
 298 00fc 17       		.byte	0x17
 299 00fd 04       		.uleb128 0x4
 300 00fe F4140000 		.4byte	.LASF34
 301 0102 18       		.byte	0x18
 302 0103 04       		.uleb128 0x4
 303 0104 7D0F0000 		.4byte	.LASF35
 304 0108 19       		.byte	0x19
 305 0109 04       		.uleb128 0x4
 306 010a ED000000 		.4byte	.LASF36
 307 010e 1A       		.byte	0x1a
 308 010f 04       		.uleb128 0x4
 309 0110 3A0A0000 		.4byte	.LASF37
 310 0114 1B       		.byte	0x1b
 311 0115 04       		.uleb128 0x4
 312 0116 F01D0000 		.4byte	.LASF38
 313 011a 1C       		.byte	0x1c
 314 011b 04       		.uleb128 0x4
 315 011c F1190000 		.4byte	.LASF39
 316 0120 1D       		.byte	0x1d
 317 0121 04       		.uleb128 0x4
 318 0122 230F0000 		.4byte	.LASF40
 319 0126 1E       		.byte	0x1e
 320 0127 04       		.uleb128 0x4
 321 0128 22160000 		.4byte	.LASF41
 322 012c 1F       		.byte	0x1f
 323 012d 04       		.uleb128 0x4
 324 012e 1E140000 		.4byte	.LASF42
 325 0132 20       		.byte	0x20
 326 0133 04       		.uleb128 0x4
 327 0134 A0090000 		.4byte	.LASF43
 328 0138 21       		.byte	0x21
 329 0139 04       		.uleb128 0x4
 330 013a 521C0000 		.4byte	.LASF44
 331 013e 22       		.byte	0x22
 332 013f 04       		.uleb128 0x4
 333 0140 BE0D0000 		.4byte	.LASF45
 334 0144 23       		.byte	0x23
 335 0145 04       		.uleb128 0x4
 336 0146 F0010000 		.4byte	.LASF46
 337 014a 24       		.byte	0x24
ARM GAS  C:\Users\nicpa\AppData\Local\Temp\ccrvJxeB.s 			page 72


 338 014b 04       		.uleb128 0x4
 339 014c E8150000 		.4byte	.LASF47
 340 0150 25       		.byte	0x25
 341 0151 04       		.uleb128 0x4
 342 0152 79080000 		.4byte	.LASF48
 343 0156 26       		.byte	0x26
 344 0157 04       		.uleb128 0x4
 345 0158 031B0000 		.4byte	.LASF49
 346 015c 27       		.byte	0x27
 347 015d 04       		.uleb128 0x4
 348 015e E40F0000 		.4byte	.LASF50
 349 0162 28       		.byte	0x28
 350 0163 04       		.uleb128 0x4
 351 0164 DC190000 		.4byte	.LASF51
 352 0168 29       		.byte	0x29
 353 0169 04       		.uleb128 0x4
 354 016a EC100000 		.4byte	.LASF52
 355 016e 2A       		.byte	0x2a
 356 016f 04       		.uleb128 0x4
 357 0170 CD160000 		.4byte	.LASF53
 358 0174 2B       		.byte	0x2b
 359 0175 04       		.uleb128 0x4
 360 0176 09010000 		.4byte	.LASF54
 361 017a 2C       		.byte	0x2c
 362 017b 04       		.uleb128 0x4
 363 017c 88070000 		.4byte	.LASF55
 364 0180 2D       		.byte	0x2d
 365 0181 04       		.uleb128 0x4
 366 0182 C50F0000 		.4byte	.LASF56
 367 0186 2E       		.byte	0x2e
 368 0187 04       		.uleb128 0x4
 369 0188 C8150000 		.4byte	.LASF57
 370 018c 2F       		.byte	0x2f
 371 018d 04       		.uleb128 0x4
 372 018e 2B1E0000 		.4byte	.LASF58
 373 0192 30       		.byte	0x30
 374 0193 04       		.uleb128 0x4
 375 0194 31090000 		.4byte	.LASF59
 376 0198 31       		.byte	0x31
 377 0199 04       		.uleb128 0x4
 378 019a 8D170000 		.4byte	.LASF60
 379 019e 32       		.byte	0x32
 380 019f 04       		.uleb128 0x4
 381 01a0 460B0000 		.4byte	.LASF61
 382 01a4 33       		.byte	0x33
 383 01a5 04       		.uleb128 0x4
 384 01a6 14000000 		.4byte	.LASF62
 385 01aa 34       		.byte	0x34
 386 01ab 04       		.uleb128 0x4
 387 01ac D0110000 		.4byte	.LASF63
 388 01b0 35       		.byte	0x35
 389 01b1 04       		.uleb128 0x4
 390 01b2 7B180000 		.4byte	.LASF64
 391 01b6 36       		.byte	0x36
 392 01b7 04       		.uleb128 0x4
 393 01b8 9E0E0000 		.4byte	.LASF65
 394 01bc 37       		.byte	0x37
ARM GAS  C:\Users\nicpa\AppData\Local\Temp\ccrvJxeB.s 			page 73


 395 01bd 04       		.uleb128 0x4
 396 01be 3F0C0000 		.4byte	.LASF66
 397 01c2 38       		.byte	0x38
 398 01c3 04       		.uleb128 0x4
 399 01c4 C4000000 		.4byte	.LASF67
 400 01c8 39       		.byte	0x39
 401 01c9 04       		.uleb128 0x4
 402 01ca 781B0000 		.4byte	.LASF68
 403 01ce 3A       		.byte	0x3a
 404 01cf 04       		.uleb128 0x4
 405 01d0 A3110000 		.4byte	.LASF69
 406 01d4 3B       		.byte	0x3b
 407 01d5 04       		.uleb128 0x4
 408 01d6 8B0B0000 		.4byte	.LASF70
 409 01da 3C       		.byte	0x3c
 410 01db 04       		.uleb128 0x4
 411 01dc FB1C0000 		.4byte	.LASF71
 412 01e0 3D       		.byte	0x3d
 413 01e1 04       		.uleb128 0x4
 414 01e2 0B120000 		.4byte	.LASF72
 415 01e6 3E       		.byte	0x3e
 416 01e7 04       		.uleb128 0x4
 417 01e8 26030000 		.4byte	.LASF73
 418 01ec 3F       		.byte	0x3f
 419 01ed 04       		.uleb128 0x4
 420 01ee 28170000 		.4byte	.LASF74
 421 01f2 40       		.byte	0x40
 422 01f3 04       		.uleb128 0x4
 423 01f4 36130000 		.4byte	.LASF75
 424 01f8 41       		.byte	0x41
 425 01f9 04       		.uleb128 0x4
 426 01fa 2B040000 		.4byte	.LASF76
 427 01fe 42       		.byte	0x42
 428 01ff 04       		.uleb128 0x4
 429 0200 12180000 		.4byte	.LASF77
 430 0204 43       		.byte	0x43
 431 0205 04       		.uleb128 0x4
 432 0206 3C0D0000 		.4byte	.LASF78
 433 020a 44       		.byte	0x44
 434 020b 04       		.uleb128 0x4
 435 020c 4C1D0000 		.4byte	.LASF79
 436 0210 45       		.byte	0x45
 437 0211 04       		.uleb128 0x4
 438 0212 42120000 		.4byte	.LASF80
 439 0216 46       		.byte	0x46
 440 0217 04       		.uleb128 0x4
 441 0218 C6070000 		.4byte	.LASF81
 442 021c 47       		.byte	0x47
 443 021d 04       		.uleb128 0x4
 444 021e 4E170000 		.4byte	.LASF82
 445 0222 48       		.byte	0x48
 446 0223 04       		.uleb128 0x4
 447 0224 C70C0000 		.4byte	.LASF83
 448 0228 49       		.byte	0x49
 449 0229 04       		.uleb128 0x4
 450 022a 2E010000 		.4byte	.LASF84
 451 022e 4A       		.byte	0x4a
ARM GAS  C:\Users\nicpa\AppData\Local\Temp\ccrvJxeB.s 			page 74


 452 022f 04       		.uleb128 0x4
 453 0230 87110000 		.4byte	.LASF85
 454 0234 4B       		.byte	0x4b
 455 0235 04       		.uleb128 0x4
 456 0236 7C120000 		.4byte	.LASF86
 457 023a 4C       		.byte	0x4c
 458 023b 04       		.uleb128 0x4
 459 023c F5070000 		.4byte	.LASF87
 460 0240 4D       		.byte	0x4d
 461 0241 04       		.uleb128 0x4
 462 0242 6B160000 		.4byte	.LASF88
 463 0246 4E       		.byte	0x4e
 464 0247 04       		.uleb128 0x4
 465 0248 000C0000 		.4byte	.LASF89
 466 024c 4F       		.byte	0x4f
 467 024d 04       		.uleb128 0x4
 468 024e A8010000 		.4byte	.LASF90
 469 0252 50       		.byte	0x50
 470 0253 04       		.uleb128 0x4
 471 0254 3B150000 		.4byte	.LASF91
 472 0258 51       		.byte	0x51
 473 0259 04       		.uleb128 0x4
 474 025a CC090000 		.4byte	.LASF92
 475 025e 52       		.byte	0x52
 476 025f 04       		.uleb128 0x4
 477 0260 871C0000 		.4byte	.LASF93
 478 0264 53       		.byte	0x53
 479 0265 04       		.uleb128 0x4
 480 0266 AF1D0000 		.4byte	.LASF94
 481 026a 54       		.byte	0x54
 482 026b 04       		.uleb128 0x4
 483 026c DB0D0000 		.4byte	.LASF95
 484 0270 55       		.byte	0x55
 485 0271 04       		.uleb128 0x4
 486 0272 67110000 		.4byte	.LASF96
 487 0276 56       		.byte	0x56
 488 0277 04       		.uleb128 0x4
 489 0278 34070000 		.4byte	.LASF97
 490 027c 57       		.byte	0x57
 491 027d 04       		.uleb128 0x4
 492 027e 4D1E0000 		.4byte	.LASF98
 493 0282 58       		.byte	0x58
 494 0283 04       		.uleb128 0x4
 495 0284 84130000 		.4byte	.LASF99
 496 0288 59       		.byte	0x59
 497 0289 04       		.uleb128 0x4
 498 028a CB1D0000 		.4byte	.LASF100
 499 028e 5A       		.byte	0x5a
 500 028f 04       		.uleb128 0x4
 501 0290 AB0F0000 		.4byte	.LASF101
 502 0294 5B       		.byte	0x5b
 503 0295 04       		.uleb128 0x4
 504 0296 56040000 		.4byte	.LASF102
 505 029a 5C       		.byte	0x5c
 506 029b 04       		.uleb128 0x4
 507 029c 4E180000 		.4byte	.LASF103
 508 02a0 5D       		.byte	0x5d
ARM GAS  C:\Users\nicpa\AppData\Local\Temp\ccrvJxeB.s 			page 75


 509 02a1 04       		.uleb128 0x4
 510 02a2 3A1A0000 		.4byte	.LASF104
 511 02a6 5E       		.byte	0x5e
 512 02a7 04       		.uleb128 0x4
 513 02a8 0B100000 		.4byte	.LASF105
 514 02ac 5F       		.byte	0x5f
 515 02ad 04       		.uleb128 0x4
 516 02ae 99120000 		.4byte	.LASF106
 517 02b2 60       		.byte	0x60
 518 02b3 04       		.uleb128 0x4
 519 02b4 BD030000 		.4byte	.LASF107
 520 02b8 61       		.byte	0x61
 521 02b9 04       		.uleb128 0x4
 522 02ba 64190000 		.4byte	.LASF108
 523 02be 62       		.byte	0x62
 524 02bf 04       		.uleb128 0x4
 525 02c0 160B0000 		.4byte	.LASF109
 526 02c4 63       		.byte	0x63
 527 02c5 04       		.uleb128 0x4
 528 02c6 6D1E0000 		.4byte	.LASF110
 529 02ca 64       		.byte	0x64
 530 02cb 04       		.uleb128 0x4
 531 02cc A4130000 		.4byte	.LASF111
 532 02d0 65       		.byte	0x65
 533 02d1 04       		.uleb128 0x4
 534 02d2 17090000 		.4byte	.LASF112
 535 02d6 66       		.byte	0x66
 536 02d7 04       		.uleb128 0x4
 537 02d8 C2180000 		.4byte	.LASF113
 538 02dc 67       		.byte	0x67
 539 02dd 04       		.uleb128 0x4
 540 02de FE0D0000 		.4byte	.LASF114
 541 02e2 68       		.byte	0x68
 542 02e3 04       		.uleb128 0x4
 543 02e4 59020000 		.4byte	.LASF115
 544 02e8 69       		.byte	0x69
 545 02e9 04       		.uleb128 0x4
 546 02ea E9120000 		.4byte	.LASF116
 547 02ee 6A       		.byte	0x6a
 548 02ef 04       		.uleb128 0x4
 549 02f0 BE080000 		.4byte	.LASF117
 550 02f4 6B       		.byte	0x6b
 551 02f5 04       		.uleb128 0x4
 552 02f6 681D0000 		.4byte	.LASF118
 553 02fa 6C       		.byte	0x6c
 554 02fb 04       		.uleb128 0x4
 555 02fc 01110000 		.4byte	.LASF119
 556 0300 6D       		.byte	0x6d
 557 0301 04       		.uleb128 0x4
 558 0302 85090000 		.4byte	.LASF120
 559 0306 6E       		.byte	0x6e
 560 0307 04       		.uleb128 0x4
 561 0308 C1190000 		.4byte	.LASF121
 562 030c 6F       		.byte	0x6f
 563 030d 04       		.uleb128 0x4
 564 030e A80B0000 		.4byte	.LASF122
 565 0312 70       		.byte	0x70
ARM GAS  C:\Users\nicpa\AppData\Local\Temp\ccrvJxeB.s 			page 76


 566 0313 04       		.uleb128 0x4
 567 0314 59000000 		.4byte	.LASF123
 568 0318 71       		.byte	0x71
 569 0319 04       		.uleb128 0x4
 570 031a 5B0C0000 		.4byte	.LASF124
 571 031e 72       		.byte	0x72
 572 031f 04       		.uleb128 0x4
 573 0320 62060000 		.4byte	.LASF125
 574 0324 73       		.byte	0x73
 575 0325 04       		.uleb128 0x4
 576 0326 27190000 		.4byte	.LASF126
 577 032a 74       		.byte	0x74
 578 032b 04       		.uleb128 0x4
 579 032c 5E0E0000 		.4byte	.LASF127
 580 0330 75       		.byte	0x75
 581 0331 04       		.uleb128 0x4
 582 0332 441B0000 		.4byte	.LASF128
 583 0336 76       		.byte	0x76
 584 0337 04       		.uleb128 0x4
 585 0338 7D030000 		.4byte	.LASF129
 586 033c 77       		.byte	0x77
 587 033d 04       		.uleb128 0x4
 588 033e 6A170000 		.4byte	.LASF130
 589 0342 78       		.byte	0x78
 590 0343 04       		.uleb128 0x4
 591 0344 62030000 		.4byte	.LASF131
 592 0348 79       		.byte	0x79
 593 0349 04       		.uleb128 0x4
 594 034a D71B0000 		.4byte	.LASF132
 595 034e 7A       		.byte	0x7a
 596 034f 04       		.uleb128 0x4
 597 0350 A8100000 		.4byte	.LASF133
 598 0354 7B       		.byte	0x7b
 599 0355 04       		.uleb128 0x4
 600 0356 9D070000 		.4byte	.LASF134
 601 035a 7C       		.byte	0x7c
 602 035b 04       		.uleb128 0x4
 603 035c 7E190000 		.4byte	.LASF135
 604 0360 7D       		.byte	0x7d
 605 0361 04       		.uleb128 0x4
 606 0362 300B0000 		.4byte	.LASF136
 607 0366 7E       		.byte	0x7e
 608 0367 04       		.uleb128 0x4
 609 0368 41140000 		.4byte	.LASF137
 610 036c 7F       		.byte	0x7f
 611 036d 04       		.uleb128 0x4
 612 036e BE130000 		.4byte	.LASF138
 613 0372 80       		.byte	0x80
 614 0373 04       		.uleb128 0x4
 615 0374 0A060000 		.4byte	.LASF139
 616 0378 81       		.byte	0x81
 617 0379 04       		.uleb128 0x4
 618 037a DC180000 		.4byte	.LASF140
 619 037e 82       		.byte	0x82
 620 037f 04       		.uleb128 0x4
 621 0380 180E0000 		.4byte	.LASF141
 622 0384 83       		.byte	0x83
ARM GAS  C:\Users\nicpa\AppData\Local\Temp\ccrvJxeB.s 			page 77


 623 0385 04       		.uleb128 0x4
 624 0386 91000000 		.4byte	.LASF142
 625 038a 84       		.byte	0x84
 626 038b 04       		.uleb128 0x4
 627 038c 230A0000 		.4byte	.LASF143
 628 0390 85       		.byte	0x85
 629 0391 04       		.uleb128 0x4
 630 0392 CC170000 		.4byte	.LASF144
 631 0396 86       		.byte	0x86
 632 0397 04       		.uleb128 0x4
 633 0398 3F0E0000 		.4byte	.LASF145
 634 039c 87       		.byte	0x87
 635 039d 04       		.uleb128 0x4
 636 039e BD050000 		.4byte	.LASF146
 637 03a2 88       		.byte	0x88
 638 03a3 04       		.uleb128 0x4
 639 03a4 F5060000 		.4byte	.LASF147
 640 03a8 89       		.byte	0x89
 641 03a9 04       		.uleb128 0x4
 642 03aa BF1B0000 		.4byte	.LASF148
 643 03ae 8A       		.byte	0x8a
 644 03af 04       		.uleb128 0x4
 645 03b0 C00A0000 		.4byte	.LASF149
 646 03b4 8B       		.byte	0x8b
 647 03b5 04       		.uleb128 0x4
 648 03b6 700B0000 		.4byte	.LASF150
 649 03ba 8C       		.byte	0x8c
 650 03bb 04       		.uleb128 0x4
 651 03bc 44090000 		.4byte	.LASF151
 652 03c0 8D       		.byte	0x8d
 653 03c1 04       		.uleb128 0x4
 654 03c2 B9160000 		.4byte	.LASF152
 655 03c6 8E       		.byte	0x8e
 656 03c7 04       		.uleb128 0x4
 657 03c8 D6100000 		.4byte	.LASF153
 658 03cc 8F       		.byte	0x8f
 659 03cd 04       		.uleb128 0x4
 660 03ce 12080000 		.4byte	.LASF154
 661 03d2 90       		.byte	0x90
 662 03d3 04       		.uleb128 0x4
 663 03d4 990D0000 		.4byte	.LASF155
 664 03d8 91       		.byte	0x91
 665 03d9 04       		.uleb128 0x4
 666 03da FD0A0000 		.4byte	.LASF156
 667 03de 92       		.byte	0x92
 668 03df 04       		.uleb128 0x4
 669 03e0 2B0D0000 		.4byte	.LASF157
 670 03e4 F0       		.byte	0xf0
 671 03e5 00       		.byte	0
 672 03e6 05       		.uleb128 0x5
 673 03e7 02       		.byte	0x2
 674 03e8 05       		.byte	0x5
 675 03e9 D60E0000 		.4byte	.LASF158
 676 03ed 06       		.uleb128 0x6
 677 03ee FE090000 		.4byte	.LASF160
 678 03f2 05       		.byte	0x5
 679 03f3 F4       		.byte	0xf4
ARM GAS  C:\Users\nicpa\AppData\Local\Temp\ccrvJxeB.s 			page 78


 680 03f4 25000000 		.4byte	0x25
 681 03f8 05       		.uleb128 0x5
 682 03f9 01       		.byte	0x1
 683 03fa 06       		.byte	0x6
 684 03fb B31B0000 		.4byte	.LASF159
 685 03ff 06       		.uleb128 0x6
 686 0400 F91A0000 		.4byte	.LASF161
 687 0404 06       		.byte	0x6
 688 0405 1D       		.byte	0x1d
 689 0406 0A040000 		.4byte	0x40a
 690 040a 05       		.uleb128 0x5
 691 040b 01       		.byte	0x1
 692 040c 08       		.byte	0x8
 693 040d 94190000 		.4byte	.LASF162
 694 0411 06       		.uleb128 0x6
 695 0412 01100000 		.4byte	.LASF163
 696 0416 06       		.byte	0x6
 697 0417 29       		.byte	0x29
 698 0418 E6030000 		.4byte	0x3e6
 699 041c 06       		.uleb128 0x6
 700 041d D8080000 		.4byte	.LASF164
 701 0421 06       		.byte	0x6
 702 0422 2B       		.byte	0x2b
 703 0423 27040000 		.4byte	0x427
 704 0427 05       		.uleb128 0x5
 705 0428 02       		.byte	0x2
 706 0429 07       		.byte	0x7
 707 042a 03130000 		.4byte	.LASF165
 708 042e 06       		.uleb128 0x6
 709 042f 8D020000 		.4byte	.LASF166
 710 0433 06       		.byte	0x6
 711 0434 3F       		.byte	0x3f
 712 0435 39040000 		.4byte	0x439
 713 0439 05       		.uleb128 0x5
 714 043a 04       		.byte	0x4
 715 043b 05       		.byte	0x5
 716 043c 32150000 		.4byte	.LASF167
 717 0440 06       		.uleb128 0x6
 718 0441 A2190000 		.4byte	.LASF168
 719 0445 06       		.byte	0x6
 720 0446 41       		.byte	0x41
 721 0447 4B040000 		.4byte	0x44b
 722 044b 05       		.uleb128 0x5
 723 044c 04       		.byte	0x4
 724 044d 07       		.byte	0x7
 725 044e 3C180000 		.4byte	.LASF169
 726 0452 05       		.uleb128 0x5
 727 0453 08       		.byte	0x8
 728 0454 05       		.byte	0x5
 729 0455 4D0F0000 		.4byte	.LASF170
 730 0459 05       		.uleb128 0x5
 731 045a 08       		.byte	0x8
 732 045b 07       		.byte	0x7
 733 045c 39080000 		.4byte	.LASF171
 734 0460 07       		.uleb128 0x7
 735 0461 04       		.byte	0x4
 736 0462 05       		.byte	0x5
ARM GAS  C:\Users\nicpa\AppData\Local\Temp\ccrvJxeB.s 			page 79


 737 0463 696E7400 		.ascii	"int\000"
 738 0467 05       		.uleb128 0x5
 739 0468 04       		.byte	0x4
 740 0469 07       		.byte	0x7
 741 046a C5010000 		.4byte	.LASF172
 742 046e 06       		.uleb128 0x6
 743 046f 560E0000 		.4byte	.LASF173
 744 0473 07       		.byte	0x7
 745 0474 18       		.byte	0x18
 746 0475 FF030000 		.4byte	0x3ff
 747 0479 06       		.uleb128 0x6
 748 047a B5050000 		.4byte	.LASF174
 749 047e 07       		.byte	0x7
 750 047f 20       		.byte	0x20
 751 0480 11040000 		.4byte	0x411
 752 0484 06       		.uleb128 0x6
 753 0485 53130000 		.4byte	.LASF175
 754 0489 07       		.byte	0x7
 755 048a 24       		.byte	0x24
 756 048b 1C040000 		.4byte	0x41c
 757 048f 06       		.uleb128 0x6
 758 0490 9E180000 		.4byte	.LASF176
 759 0494 07       		.byte	0x7
 760 0495 2C       		.byte	0x2c
 761 0496 2E040000 		.4byte	0x42e
 762 049a 06       		.uleb128 0x6
 763 049b A0060000 		.4byte	.LASF177
 764 049f 07       		.byte	0x7
 765 04a0 30       		.byte	0x30
 766 04a1 40040000 		.4byte	0x440
 767 04a5 08       		.uleb128 0x8
 768 04a6 040E     		.2byte	0xe04
 769 04a8 03       		.byte	0x3
 770 04a9 9601     		.2byte	0x196
 771 04ab 61050000 		.4byte	0x561
 772 04af 09       		.uleb128 0x9
 773 04b0 110D0000 		.4byte	.LASF178
 774 04b4 03       		.byte	0x3
 775 04b5 9801     		.2byte	0x198
 776 04b7 7D050000 		.4byte	0x57d
 777 04bb 00       		.byte	0
 778 04bc 09       		.uleb128 0x9
 779 04bd 7F140000 		.4byte	.LASF179
 780 04c1 03       		.byte	0x3
 781 04c2 9901     		.2byte	0x199
 782 04c4 82050000 		.4byte	0x582
 783 04c8 20       		.byte	0x20
 784 04c9 09       		.uleb128 0x9
 785 04ca C61A0000 		.4byte	.LASF180
 786 04ce 03       		.byte	0x3
 787 04cf 9A01     		.2byte	0x19a
 788 04d1 92050000 		.4byte	0x592
 789 04d5 80       		.byte	0x80
 790 04d6 09       		.uleb128 0x9
 791 04d7 B3070000 		.4byte	.LASF181
 792 04db 03       		.byte	0x3
 793 04dc 9B01     		.2byte	0x19b
ARM GAS  C:\Users\nicpa\AppData\Local\Temp\ccrvJxeB.s 			page 80


 794 04de 82050000 		.4byte	0x582
 795 04e2 A0       		.byte	0xa0
 796 04e3 0A       		.uleb128 0xa
 797 04e4 761C0000 		.4byte	.LASF182
 798 04e8 03       		.byte	0x3
 799 04e9 9C01     		.2byte	0x19c
 800 04eb 97050000 		.4byte	0x597
 801 04ef 0001     		.2byte	0x100
 802 04f1 0A       		.uleb128 0xa
 803 04f2 9B140000 		.4byte	.LASF183
 804 04f6 03       		.byte	0x3
 805 04f7 9D01     		.2byte	0x19d
 806 04f9 82050000 		.4byte	0x582
 807 04fd 2001     		.2byte	0x120
 808 04ff 0A       		.uleb128 0xa
 809 0500 06120000 		.4byte	.LASF184
 810 0504 03       		.byte	0x3
 811 0505 9E01     		.2byte	0x19e
 812 0507 9C050000 		.4byte	0x59c
 813 050b 8001     		.2byte	0x180
 814 050d 0A       		.uleb128 0xa
 815 050e A5140000 		.4byte	.LASF185
 816 0512 03       		.byte	0x3
 817 0513 9F01     		.2byte	0x19f
 818 0515 82050000 		.4byte	0x582
 819 0519 A001     		.2byte	0x1a0
 820 051b 0A       		.uleb128 0xa
 821 051c D11A0000 		.4byte	.LASF186
 822 0520 03       		.byte	0x3
 823 0521 A001     		.2byte	0x1a0
 824 0523 A1050000 		.4byte	0x5a1
 825 0527 0002     		.2byte	0x200
 826 0529 0A       		.uleb128 0xa
 827 052a AF140000 		.4byte	.LASF187
 828 052e 03       		.byte	0x3
 829 052f A101     		.2byte	0x1a1
 830 0531 A6050000 		.4byte	0x5a6
 831 0535 2002     		.2byte	0x220
 832 0537 0B       		.uleb128 0xb
 833 0538 495000   		.ascii	"IP\000"
 834 053b 03       		.byte	0x3
 835 053c A201     		.2byte	0x1a2
 836 053e CB050000 		.4byte	0x5cb
 837 0542 0003     		.2byte	0x300
 838 0544 0A       		.uleb128 0xa
 839 0545 B9140000 		.4byte	.LASF188
 840 0549 03       		.byte	0x3
 841 054a A301     		.2byte	0x1a3
 842 054c D0050000 		.4byte	0x5d0
 843 0550 F003     		.2byte	0x3f0
 844 0552 0A       		.uleb128 0xa
 845 0553 D4130000 		.4byte	.LASF189
 846 0557 03       		.byte	0x3
 847 0558 A401     		.2byte	0x1a4
 848 055a 78050000 		.4byte	0x578
 849 055e 000E     		.2byte	0xe00
 850 0560 00       		.byte	0
ARM GAS  C:\Users\nicpa\AppData\Local\Temp\ccrvJxeB.s 			page 81


 851 0561 0C       		.uleb128 0xc
 852 0562 78050000 		.4byte	0x578
 853 0566 71050000 		.4byte	0x571
 854 056a 0D       		.uleb128 0xd
 855 056b 71050000 		.4byte	0x571
 856 056f 07       		.byte	0x7
 857 0570 00       		.byte	0
 858 0571 05       		.uleb128 0x5
 859 0572 04       		.byte	0x4
 860 0573 07       		.byte	0x7
 861 0574 57140000 		.4byte	.LASF190
 862 0578 0E       		.uleb128 0xe
 863 0579 9A040000 		.4byte	0x49a
 864 057d 0E       		.uleb128 0xe
 865 057e 61050000 		.4byte	0x561
 866 0582 0C       		.uleb128 0xc
 867 0583 9A040000 		.4byte	0x49a
 868 0587 92050000 		.4byte	0x592
 869 058b 0D       		.uleb128 0xd
 870 058c 71050000 		.4byte	0x571
 871 0590 17       		.byte	0x17
 872 0591 00       		.byte	0
 873 0592 0E       		.uleb128 0xe
 874 0593 61050000 		.4byte	0x561
 875 0597 0E       		.uleb128 0xe
 876 0598 61050000 		.4byte	0x561
 877 059c 0E       		.uleb128 0xe
 878 059d 61050000 		.4byte	0x561
 879 05a1 0E       		.uleb128 0xe
 880 05a2 61050000 		.4byte	0x561
 881 05a6 0C       		.uleb128 0xc
 882 05a7 9A040000 		.4byte	0x49a
 883 05ab B6050000 		.4byte	0x5b6
 884 05af 0D       		.uleb128 0xd
 885 05b0 71050000 		.4byte	0x571
 886 05b4 37       		.byte	0x37
 887 05b5 00       		.byte	0
 888 05b6 0C       		.uleb128 0xc
 889 05b7 C6050000 		.4byte	0x5c6
 890 05bb C6050000 		.4byte	0x5c6
 891 05bf 0D       		.uleb128 0xd
 892 05c0 71050000 		.4byte	0x571
 893 05c4 EF       		.byte	0xef
 894 05c5 00       		.byte	0
 895 05c6 0E       		.uleb128 0xe
 896 05c7 6E040000 		.4byte	0x46e
 897 05cb 0E       		.uleb128 0xe
 898 05cc B6050000 		.4byte	0x5b6
 899 05d0 0C       		.uleb128 0xc
 900 05d1 9A040000 		.4byte	0x49a
 901 05d5 E1050000 		.4byte	0x5e1
 902 05d9 0F       		.uleb128 0xf
 903 05da 71050000 		.4byte	0x571
 904 05de 8302     		.2byte	0x283
 905 05e0 00       		.byte	0
 906 05e1 10       		.uleb128 0x10
 907 05e2 E2160000 		.4byte	.LASF191
ARM GAS  C:\Users\nicpa\AppData\Local\Temp\ccrvJxeB.s 			page 82


 908 05e6 03       		.byte	0x3
 909 05e7 A501     		.2byte	0x1a5
 910 05e9 A5040000 		.4byte	0x4a5
 911 05ed 11       		.uleb128 0x11
 912 05ee 78050000 		.4byte	0x578
 913 05f2 0C       		.uleb128 0xc
 914 05f3 ED050000 		.4byte	0x5ed
 915 05f7 02060000 		.4byte	0x602
 916 05fb 0D       		.uleb128 0xd
 917 05fc 71050000 		.4byte	0x571
 918 0600 03       		.byte	0x3
 919 0601 00       		.byte	0
 920 0602 0C       		.uleb128 0xc
 921 0603 ED050000 		.4byte	0x5ed
 922 0607 12060000 		.4byte	0x612
 923 060b 0D       		.uleb128 0xd
 924 060c 71050000 		.4byte	0x571
 925 0610 05       		.byte	0x5
 926 0611 00       		.byte	0
 927 0612 0C       		.uleb128 0xc
 928 0613 ED050000 		.4byte	0x5ed
 929 0617 22060000 		.4byte	0x622
 930 061b 0D       		.uleb128 0xd
 931 061c 71050000 		.4byte	0x571
 932 0620 7F       		.byte	0x7f
 933 0621 00       		.byte	0
 934 0622 0C       		.uleb128 0xc
 935 0623 ED050000 		.4byte	0x5ed
 936 0627 32060000 		.4byte	0x632
 937 062b 0D       		.uleb128 0xd
 938 062c 71050000 		.4byte	0x571
 939 0630 0C       		.byte	0xc
 940 0631 00       		.byte	0
 941 0632 0C       		.uleb128 0xc
 942 0633 ED050000 		.4byte	0x5ed
 943 0637 42060000 		.4byte	0x642
 944 063b 0D       		.uleb128 0xd
 945 063c 71050000 		.4byte	0x571
 946 0640 1E       		.byte	0x1e
 947 0641 00       		.byte	0
 948 0642 0C       		.uleb128 0xc
 949 0643 ED050000 		.4byte	0x5ed
 950 0647 52060000 		.4byte	0x652
 951 064b 0D       		.uleb128 0xd
 952 064c 71050000 		.4byte	0x571
 953 0650 02       		.byte	0x2
 954 0651 00       		.byte	0
 955 0652 0C       		.uleb128 0xc
 956 0653 ED050000 		.4byte	0x5ed
 957 0657 62060000 		.4byte	0x662
 958 065b 0D       		.uleb128 0xd
 959 065c 71050000 		.4byte	0x571
 960 0660 0B       		.byte	0xb
 961 0661 00       		.byte	0
 962 0662 0C       		.uleb128 0xc
 963 0663 ED050000 		.4byte	0x5ed
 964 0667 72060000 		.4byte	0x672
ARM GAS  C:\Users\nicpa\AppData\Local\Temp\ccrvJxeB.s 			page 83


 965 066b 0D       		.uleb128 0xd
 966 066c 71050000 		.4byte	0x571
 967 0670 0A       		.byte	0xa
 968 0671 00       		.byte	0
 969 0672 0C       		.uleb128 0xc
 970 0673 ED050000 		.4byte	0x5ed
 971 0677 82060000 		.4byte	0x682
 972 067b 0D       		.uleb128 0xd
 973 067c 71050000 		.4byte	0x571
 974 0680 2E       		.byte	0x2e
 975 0681 00       		.byte	0
 976 0682 0C       		.uleb128 0xc
 977 0683 ED050000 		.4byte	0x5ed
 978 0687 92060000 		.4byte	0x692
 979 068b 0D       		.uleb128 0xd
 980 068c 71050000 		.4byte	0x571
 981 0690 2D       		.byte	0x2d
 982 0691 00       		.byte	0
 983 0692 0C       		.uleb128 0xc
 984 0693 78050000 		.4byte	0x578
 985 0697 A3060000 		.4byte	0x6a3
 986 069b 0F       		.uleb128 0xf
 987 069c 71050000 		.4byte	0x571
 988 06a0 FF01     		.2byte	0x1ff
 989 06a2 00       		.byte	0
 990 06a3 0C       		.uleb128 0xc
 991 06a4 ED050000 		.4byte	0x5ed
 992 06a8 B3060000 		.4byte	0x6b3
 993 06ac 0D       		.uleb128 0xd
 994 06ad 71050000 		.4byte	0x571
 995 06b1 62       		.byte	0x62
 996 06b2 00       		.byte	0
 997 06b3 12       		.uleb128 0x12
 998 06b4 D00F     		.2byte	0xfd0
 999 06b6 08       		.byte	0x8
 1000 06b7 21       		.byte	0x21
 1001 06b8 1D0A0000 		.4byte	0xa1d
 1002 06bc 13       		.uleb128 0x13
 1003 06bd 481E0000 		.4byte	.LASF192
 1004 06c1 08       		.byte	0x8
 1005 06c2 22       		.byte	0x22
 1006 06c3 78050000 		.4byte	0x578
 1007 06c7 00       		.byte	0
 1008 06c8 13       		.uleb128 0x13
 1009 06c9 181D0000 		.4byte	.LASF193
 1010 06cd 08       		.byte	0x8
 1011 06ce 23       		.byte	0x23
 1012 06cf ED050000 		.4byte	0x5ed
 1013 06d3 04       		.byte	0x4
 1014 06d4 13       		.uleb128 0x13
 1015 06d5 281C0000 		.4byte	.LASF194
 1016 06d9 08       		.byte	0x8
 1017 06da 24       		.byte	0x24
 1018 06db 78050000 		.4byte	0x578
 1019 06df 08       		.byte	0x8
 1020 06e0 13       		.uleb128 0x13
 1021 06e1 1E010000 		.4byte	.LASF195
ARM GAS  C:\Users\nicpa\AppData\Local\Temp\ccrvJxeB.s 			page 84


 1022 06e5 08       		.byte	0x8
 1023 06e6 25       		.byte	0x25
 1024 06e7 ED050000 		.4byte	0x5ed
 1025 06eb 0C       		.byte	0xc
 1026 06ec 13       		.uleb128 0x13
 1027 06ed AC050000 		.4byte	.LASF196
 1028 06f1 08       		.byte	0x8
 1029 06f2 26       		.byte	0x26
 1030 06f3 220A0000 		.4byte	0xa22
 1031 06f7 10       		.byte	0x10
 1032 06f8 13       		.uleb128 0x13
 1033 06f9 45170000 		.4byte	.LASF197
 1034 06fd 08       		.byte	0x8
 1035 06fe 27       		.byte	0x27
 1036 06ff 78050000 		.4byte	0x578
 1037 0703 20       		.byte	0x20
 1038 0704 13       		.uleb128 0x13
 1039 0705 1C190000 		.4byte	.LASF198
 1040 0709 08       		.byte	0x8
 1041 070a 28       		.byte	0x28
 1042 070b ED050000 		.4byte	0x5ed
 1043 070f 24       		.byte	0x24
 1044 0710 13       		.uleb128 0x13
 1045 0711 F11C0000 		.4byte	.LASF199
 1046 0715 08       		.byte	0x8
 1047 0716 29       		.byte	0x29
 1048 0717 2C0A0000 		.4byte	0xa2c
 1049 071b 28       		.byte	0x28
 1050 071c 13       		.uleb128 0x13
 1051 071d ED1B0000 		.4byte	.LASF200
 1052 0721 08       		.byte	0x8
 1053 0722 2A       		.byte	0x2a
 1054 0723 78050000 		.4byte	0x578
 1055 0727 40       		.byte	0x40
 1056 0728 13       		.uleb128 0x13
 1057 0729 5B090000 		.4byte	.LASF201
 1058 072d 08       		.byte	0x8
 1059 072e 2B       		.byte	0x2b
 1060 072f 78050000 		.4byte	0x578
 1061 0733 44       		.byte	0x44
 1062 0734 13       		.uleb128 0x13
 1063 0735 9F050000 		.4byte	.LASF202
 1064 0739 08       		.byte	0x8
 1065 073a 2C       		.byte	0x2c
 1066 073b 78050000 		.4byte	0x578
 1067 073f 48       		.byte	0x48
 1068 0740 13       		.uleb128 0x13
 1069 0741 5C160000 		.4byte	.LASF203
 1070 0745 08       		.byte	0x8
 1071 0746 2D       		.byte	0x2d
 1072 0747 ED050000 		.4byte	0x5ed
 1073 074b 4C       		.byte	0x4c
 1074 074c 13       		.uleb128 0x13
 1075 074d 25100000 		.4byte	.LASF204
 1076 0751 08       		.byte	0x8
 1077 0752 2E       		.byte	0x2e
 1078 0753 78050000 		.4byte	0x578
ARM GAS  C:\Users\nicpa\AppData\Local\Temp\ccrvJxeB.s 			page 85


 1079 0757 50       		.byte	0x50
 1080 0758 13       		.uleb128 0x13
 1081 0759 9B140000 		.4byte	.LASF183
 1082 075d 08       		.byte	0x8
 1083 075e 2F       		.byte	0x2f
 1084 075f 360A0000 		.4byte	0xa36
 1085 0763 54       		.byte	0x54
 1086 0764 13       		.uleb128 0x13
 1087 0765 FC170000 		.4byte	.LASF205
 1088 0769 08       		.byte	0x8
 1089 076a 30       		.byte	0x30
 1090 076b 78050000 		.4byte	0x578
 1091 076f 60       		.byte	0x60
 1092 0770 13       		.uleb128 0x13
 1093 0771 65150000 		.4byte	.LASF206
 1094 0775 08       		.byte	0x8
 1095 0776 31       		.byte	0x31
 1096 0777 ED050000 		.4byte	0x5ed
 1097 077b 64       		.byte	0x64
 1098 077c 13       		.uleb128 0x13
 1099 077d BC070000 		.4byte	.LASF207
 1100 0781 08       		.byte	0x8
 1101 0782 32       		.byte	0x32
 1102 0783 78050000 		.4byte	0x578
 1103 0787 68       		.byte	0x68
 1104 0788 13       		.uleb128 0x13
 1105 0789 60140000 		.4byte	.LASF208
 1106 078d 08       		.byte	0x8
 1107 078e 33       		.byte	0x33
 1108 078f 78050000 		.4byte	0x578
 1109 0793 6C       		.byte	0x6c
 1110 0794 13       		.uleb128 0x13
 1111 0795 35060000 		.4byte	.LASF209
 1112 0799 08       		.byte	0x8
 1113 079a 34       		.byte	0x34
 1114 079b 78050000 		.4byte	0x578
 1115 079f 70       		.byte	0x70
 1116 07a0 13       		.uleb128 0x13
 1117 07a1 A5140000 		.4byte	.LASF185
 1118 07a5 08       		.byte	0x8
 1119 07a6 35       		.byte	0x35
 1120 07a7 400A0000 		.4byte	0xa40
 1121 07ab 74       		.byte	0x74
 1122 07ac 14       		.uleb128 0x14
 1123 07ad 3C1B0000 		.4byte	.LASF210
 1124 07b1 08       		.byte	0x8
 1125 07b2 36       		.byte	0x36
 1126 07b3 78050000 		.4byte	0x578
 1127 07b7 0002     		.2byte	0x200
 1128 07b9 14       		.uleb128 0x14
 1129 07ba EC160000 		.4byte	.LASF211
 1130 07be 08       		.byte	0x8
 1131 07bf 37       		.byte	0x37
 1132 07c0 78050000 		.4byte	0x578
 1133 07c4 0402     		.2byte	0x204
 1134 07c6 14       		.uleb128 0x14
 1135 07c7 8D010000 		.4byte	.LASF212
ARM GAS  C:\Users\nicpa\AppData\Local\Temp\ccrvJxeB.s 			page 86


 1136 07cb 08       		.byte	0x8
 1137 07cc 38       		.byte	0x38
 1138 07cd ED050000 		.4byte	0x5ed
 1139 07d1 0802     		.2byte	0x208
 1140 07d3 14       		.uleb128 0x14
 1141 07d4 AF140000 		.4byte	.LASF187
 1142 07d8 08       		.byte	0x8
 1143 07d9 39       		.byte	0x39
 1144 07da 4A0A0000 		.4byte	0xa4a
 1145 07de 0C02     		.2byte	0x20c
 1146 07e0 14       		.uleb128 0x14
 1147 07e1 D61A0000 		.4byte	.LASF213
 1148 07e5 08       		.byte	0x8
 1149 07e6 3A       		.byte	0x3a
 1150 07e7 78050000 		.4byte	0x578
 1151 07eb 4002     		.2byte	0x240
 1152 07ed 14       		.uleb128 0x14
 1153 07ee B9140000 		.4byte	.LASF188
 1154 07f2 08       		.byte	0x8
 1155 07f3 3B       		.byte	0x3b
 1156 07f4 540A0000 		.4byte	0xa54
 1157 07f8 4402     		.2byte	0x244
 1158 07fa 14       		.uleb128 0x14
 1159 07fb 85170000 		.4byte	.LASF214
 1160 07ff 08       		.byte	0x8
 1161 0800 3C       		.byte	0x3c
 1162 0801 78050000 		.4byte	0x578
 1163 0805 0003     		.2byte	0x300
 1164 0807 14       		.uleb128 0x14
 1165 0808 80020000 		.4byte	.LASF215
 1166 080c 08       		.byte	0x8
 1167 080d 3D       		.byte	0x3d
 1168 080e 78050000 		.4byte	0x578
 1169 0812 0403     		.2byte	0x304
 1170 0814 14       		.uleb128 0x14
 1171 0815 AC1A0000 		.4byte	.LASF216
 1172 0819 08       		.byte	0x8
 1173 081a 3E       		.byte	0x3e
 1174 081b ED050000 		.4byte	0x5ed
 1175 081f 0803     		.2byte	0x308
 1176 0821 14       		.uleb128 0x14
 1177 0822 C3140000 		.4byte	.LASF217
 1178 0826 08       		.byte	0x8
 1179 0827 3F       		.byte	0x3f
 1180 0828 ED050000 		.4byte	0x5ed
 1181 082c 0C03     		.2byte	0x30c
 1182 082e 14       		.uleb128 0x14
 1183 082f 830A0000 		.4byte	.LASF218
 1184 0833 08       		.byte	0x8
 1185 0834 40       		.byte	0x40
 1186 0835 78050000 		.4byte	0x578
 1187 0839 1003     		.2byte	0x310
 1188 083b 14       		.uleb128 0x14
 1189 083c 831D0000 		.4byte	.LASF219
 1190 0840 08       		.byte	0x8
 1191 0841 41       		.byte	0x41
 1192 0842 5E0A0000 		.4byte	0xa5e
ARM GAS  C:\Users\nicpa\AppData\Local\Temp\ccrvJxeB.s 			page 87


 1193 0846 1403     		.2byte	0x314
 1194 0848 14       		.uleb128 0x14
 1195 0849 A41D0000 		.4byte	.LASF220
 1196 084d 08       		.byte	0x8
 1197 084e 42       		.byte	0x42
 1198 084f ED050000 		.4byte	0x5ed
 1199 0853 4003     		.2byte	0x340
 1200 0855 14       		.uleb128 0x14
 1201 0856 7D060000 		.4byte	.LASF221
 1202 085a 08       		.byte	0x8
 1203 085b 43       		.byte	0x43
 1204 085c ED050000 		.4byte	0x5ed
 1205 0860 4403     		.2byte	0x344
 1206 0862 14       		.uleb128 0x14
 1207 0863 EA140000 		.4byte	.LASF222
 1208 0867 08       		.byte	0x8
 1209 0868 44       		.byte	0x44
 1210 0869 680A0000 		.4byte	0xa68
 1211 086d 4803     		.2byte	0x348
 1212 086f 14       		.uleb128 0x14
 1213 0870 A9060000 		.4byte	.LASF223
 1214 0874 08       		.byte	0x8
 1215 0875 45       		.byte	0x45
 1216 0876 6D0A0000 		.4byte	0xa6d
 1217 087a 0004     		.2byte	0x400
 1218 087c 14       		.uleb128 0x14
 1219 087d 8D1D0000 		.4byte	.LASF224
 1220 0881 08       		.byte	0x8
 1221 0882 46       		.byte	0x46
 1222 0883 770A0000 		.4byte	0xa77
 1223 0887 000C     		.2byte	0xc00
 1224 0889 14       		.uleb128 0x14
 1225 088a 19020000 		.4byte	.LASF225
 1226 088e 08       		.byte	0x8
 1227 088f 47       		.byte	0x47
 1228 0890 ED050000 		.4byte	0x5ed
 1229 0894 000E     		.2byte	0xe00
 1230 0896 14       		.uleb128 0x14
 1231 0897 541A0000 		.4byte	.LASF226
 1232 089b 08       		.byte	0x8
 1233 089c 48       		.byte	0x48
 1234 089d 810A0000 		.4byte	0xa81
 1235 08a1 040E     		.2byte	0xe04
 1236 08a3 14       		.uleb128 0x14
 1237 08a4 F10A0000 		.4byte	.LASF227
 1238 08a8 08       		.byte	0x8
 1239 08a9 49       		.byte	0x49
 1240 08aa 78050000 		.4byte	0x578
 1241 08ae 800E     		.2byte	0xe80
 1242 08b0 14       		.uleb128 0x14
 1243 08b1 5F1A0000 		.4byte	.LASF228
 1244 08b5 08       		.byte	0x8
 1245 08b6 4A       		.byte	0x4a
 1246 08b7 ED050000 		.4byte	0x5ed
 1247 08bb 840E     		.2byte	0xe84
 1248 08bd 14       		.uleb128 0x14
 1249 08be 5C130000 		.4byte	.LASF229
ARM GAS  C:\Users\nicpa\AppData\Local\Temp\ccrvJxeB.s 			page 88


 1250 08c2 08       		.byte	0x8
 1251 08c3 4B       		.byte	0x4b
 1252 08c4 78050000 		.4byte	0x578
 1253 08c8 880E     		.2byte	0xe88
 1254 08ca 14       		.uleb128 0x14
 1255 08cb 860D0000 		.4byte	.LASF230
 1256 08cf 08       		.byte	0x8
 1257 08d0 4C       		.byte	0x4c
 1258 08d1 ED050000 		.4byte	0x5ed
 1259 08d5 8C0E     		.2byte	0xe8c
 1260 08d7 14       		.uleb128 0x14
 1261 08d8 6A1A0000 		.4byte	.LASF231
 1262 08dc 08       		.byte	0x8
 1263 08dd 4D       		.byte	0x4d
 1264 08de 8B0A0000 		.4byte	0xa8b
 1265 08e2 900E     		.2byte	0xe90
 1266 08e4 14       		.uleb128 0x14
 1267 08e5 560A0000 		.4byte	.LASF232
 1268 08e9 08       		.byte	0x8
 1269 08ea 4E       		.byte	0x4e
 1270 08eb 78050000 		.4byte	0x578
 1271 08ef C00E     		.2byte	0xec0
 1272 08f1 14       		.uleb128 0x14
 1273 08f2 751A0000 		.4byte	.LASF233
 1274 08f6 08       		.byte	0x8
 1275 08f7 4F       		.byte	0x4f
 1276 08f8 ED050000 		.4byte	0x5ed
 1277 08fc C40E     		.2byte	0xec4
 1278 08fe 14       		.uleb128 0x14
 1279 08ff 0D140000 		.4byte	.LASF234
 1280 0903 08       		.byte	0x8
 1281 0904 50       		.byte	0x50
 1282 0905 78050000 		.4byte	0x578
 1283 0909 C80E     		.2byte	0xec8
 1284 090b 14       		.uleb128 0x14
 1285 090c 15170000 		.4byte	.LASF235
 1286 0910 08       		.byte	0x8
 1287 0911 51       		.byte	0x51
 1288 0912 ED050000 		.4byte	0x5ed
 1289 0916 CC0E     		.2byte	0xecc
 1290 0918 14       		.uleb128 0x14
 1291 0919 801A0000 		.4byte	.LASF236
 1292 091d 08       		.byte	0x8
 1293 091e 52       		.byte	0x52
 1294 091f 950A0000 		.4byte	0xa95
 1295 0923 D00E     		.2byte	0xed0
 1296 0925 14       		.uleb128 0x14
 1297 0926 68180000 		.4byte	.LASF237
 1298 092a 08       		.byte	0x8
 1299 092b 53       		.byte	0x53
 1300 092c 78050000 		.4byte	0x578
 1301 0930 000F     		.2byte	0xf00
 1302 0932 14       		.uleb128 0x14
 1303 0933 B1060000 		.4byte	.LASF238
 1304 0937 08       		.byte	0x8
 1305 0938 54       		.byte	0x54
 1306 0939 78050000 		.4byte	0x578
ARM GAS  C:\Users\nicpa\AppData\Local\Temp\ccrvJxeB.s 			page 89


 1307 093d 040F     		.2byte	0xf04
 1308 093f 14       		.uleb128 0x14
 1309 0940 B6180000 		.4byte	.LASF239
 1310 0944 08       		.byte	0x8
 1311 0945 55       		.byte	0x55
 1312 0946 78050000 		.4byte	0x578
 1313 094a 080F     		.2byte	0xf08
 1314 094c 14       		.uleb128 0x14
 1315 094d 68070000 		.4byte	.LASF240
 1316 0951 08       		.byte	0x8
 1317 0952 56       		.byte	0x56
 1318 0953 ED050000 		.4byte	0x5ed
 1319 0957 0C0F     		.2byte	0xf0c
 1320 0959 14       		.uleb128 0x14
 1321 095a 8B1A0000 		.4byte	.LASF241
 1322 095e 08       		.byte	0x8
 1323 095f 57       		.byte	0x57
 1324 0960 9F0A0000 		.4byte	0xa9f
 1325 0964 100F     		.2byte	0xf10
 1326 0966 14       		.uleb128 0x14
 1327 0967 97180000 		.4byte	.LASF242
 1328 096b 08       		.byte	0x8
 1329 096c 58       		.byte	0x58
 1330 096d 78050000 		.4byte	0x578
 1331 0971 400F     		.2byte	0xf40
 1332 0973 14       		.uleb128 0x14
 1333 0974 F30D0000 		.4byte	.LASF243
 1334 0978 08       		.byte	0x8
 1335 0979 59       		.byte	0x59
 1336 097a 78050000 		.4byte	0x578
 1337 097e 440F     		.2byte	0xf44
 1338 0980 14       		.uleb128 0x14
 1339 0981 580D0000 		.4byte	.LASF244
 1340 0985 08       		.byte	0x8
 1341 0986 5A       		.byte	0x5a
 1342 0987 78050000 		.4byte	0x578
 1343 098b 480F     		.2byte	0xf48
 1344 098d 14       		.uleb128 0x14
 1345 098e 620B0000 		.4byte	.LASF245
 1346 0992 08       		.byte	0x8
 1347 0993 5B       		.byte	0x5b
 1348 0994 ED050000 		.4byte	0x5ed
 1349 0998 4C0F     		.2byte	0xf4c
 1350 099a 14       		.uleb128 0x14
 1351 099b 961A0000 		.4byte	.LASF246
 1352 099f 08       		.byte	0x8
 1353 09a0 5C       		.byte	0x5c
 1354 09a1 A90A0000 		.4byte	0xaa9
 1355 09a5 500F     		.2byte	0xf50
 1356 09a7 14       		.uleb128 0x14
 1357 09a8 54160000 		.4byte	.LASF247
 1358 09ac 08       		.byte	0x8
 1359 09ad 5D       		.byte	0x5d
 1360 09ae 78050000 		.4byte	0x578
 1361 09b2 800F     		.2byte	0xf80
 1362 09b4 14       		.uleb128 0x14
 1363 09b5 1A030000 		.4byte	.LASF248
ARM GAS  C:\Users\nicpa\AppData\Local\Temp\ccrvJxeB.s 			page 90


 1364 09b9 08       		.byte	0x8
 1365 09ba 5E       		.byte	0x5e
 1366 09bb 78050000 		.4byte	0x578
 1367 09bf 840F     		.2byte	0xf84
 1368 09c1 14       		.uleb128 0x14
 1369 09c2 4A010000 		.4byte	.LASF249
 1370 09c6 08       		.byte	0x8
 1371 09c7 5F       		.byte	0x5f
 1372 09c8 78050000 		.4byte	0x578
 1373 09cc 880F     		.2byte	0xf88
 1374 09ce 14       		.uleb128 0x14
 1375 09cf 90150000 		.4byte	.LASF250
 1376 09d3 08       		.byte	0x8
 1377 09d4 60       		.byte	0x60
 1378 09d5 ED050000 		.4byte	0x5ed
 1379 09d9 8C0F     		.2byte	0xf8c
 1380 09db 14       		.uleb128 0x14
 1381 09dc A11A0000 		.4byte	.LASF251
 1382 09e0 08       		.byte	0x8
 1383 09e1 61       		.byte	0x61
 1384 09e2 B30A0000 		.4byte	0xab3
 1385 09e6 900F     		.2byte	0xf90
 1386 09e8 14       		.uleb128 0x14
 1387 09e9 3A120000 		.4byte	.LASF252
 1388 09ed 08       		.byte	0x8
 1389 09ee 62       		.byte	0x62
 1390 09ef 78050000 		.4byte	0x578
 1391 09f3 C00F     		.2byte	0xfc0
 1392 09f5 14       		.uleb128 0x14
 1393 09f6 E51C0000 		.4byte	.LASF253
 1394 09fa 08       		.byte	0x8
 1395 09fb 63       		.byte	0x63
 1396 09fc 78050000 		.4byte	0x578
 1397 0a00 C40F     		.2byte	0xfc4
 1398 0a02 14       		.uleb128 0x14
 1399 0a03 051C0000 		.4byte	.LASF254
 1400 0a07 08       		.byte	0x8
 1401 0a08 64       		.byte	0x64
 1402 0a09 78050000 		.4byte	0x578
 1403 0a0d C80F     		.2byte	0xfc8
 1404 0a0f 14       		.uleb128 0x14
 1405 0a10 0C1E0000 		.4byte	.LASF255
 1406 0a14 08       		.byte	0x8
 1407 0a15 65       		.byte	0x65
 1408 0a16 ED050000 		.4byte	0x5ed
 1409 0a1a CC0F     		.2byte	0xfcc
 1410 0a1c 00       		.byte	0
 1411 0a1d 0E       		.uleb128 0xe
 1412 0a1e F2050000 		.4byte	0x5f2
 1413 0a22 11       		.uleb128 0x11
 1414 0a23 1D0A0000 		.4byte	0xa1d
 1415 0a27 0E       		.uleb128 0xe
 1416 0a28 02060000 		.4byte	0x602
 1417 0a2c 11       		.uleb128 0x11
 1418 0a2d 270A0000 		.4byte	0xa27
 1419 0a31 0E       		.uleb128 0xe
 1420 0a32 42060000 		.4byte	0x642
ARM GAS  C:\Users\nicpa\AppData\Local\Temp\ccrvJxeB.s 			page 91


 1421 0a36 11       		.uleb128 0x11
 1422 0a37 310A0000 		.4byte	0xa31
 1423 0a3b 0E       		.uleb128 0xe
 1424 0a3c A3060000 		.4byte	0x6a3
 1425 0a40 11       		.uleb128 0x11
 1426 0a41 3B0A0000 		.4byte	0xa3b
 1427 0a45 0E       		.uleb128 0xe
 1428 0a46 22060000 		.4byte	0x622
 1429 0a4a 11       		.uleb128 0x11
 1430 0a4b 450A0000 		.4byte	0xa45
 1431 0a4f 0E       		.uleb128 0xe
 1432 0a50 72060000 		.4byte	0x672
 1433 0a54 11       		.uleb128 0x11
 1434 0a55 4F0A0000 		.4byte	0xa4f
 1435 0a59 0E       		.uleb128 0xe
 1436 0a5a 62060000 		.4byte	0x662
 1437 0a5e 11       		.uleb128 0x11
 1438 0a5f 590A0000 		.4byte	0xa59
 1439 0a63 0E       		.uleb128 0xe
 1440 0a64 82060000 		.4byte	0x682
 1441 0a68 11       		.uleb128 0x11
 1442 0a69 630A0000 		.4byte	0xa63
 1443 0a6d 0E       		.uleb128 0xe
 1444 0a6e 92060000 		.4byte	0x692
 1445 0a72 0E       		.uleb128 0xe
 1446 0a73 12060000 		.4byte	0x612
 1447 0a77 11       		.uleb128 0x11
 1448 0a78 720A0000 		.4byte	0xa72
 1449 0a7c 0E       		.uleb128 0xe
 1450 0a7d 32060000 		.4byte	0x632
 1451 0a81 11       		.uleb128 0x11
 1452 0a82 7C0A0000 		.4byte	0xa7c
 1453 0a86 0E       		.uleb128 0xe
 1454 0a87 52060000 		.4byte	0x652
 1455 0a8b 11       		.uleb128 0x11
 1456 0a8c 860A0000 		.4byte	0xa86
 1457 0a90 0E       		.uleb128 0xe
 1458 0a91 52060000 		.4byte	0x652
 1459 0a95 11       		.uleb128 0x11
 1460 0a96 900A0000 		.4byte	0xa90
 1461 0a9a 0E       		.uleb128 0xe
 1462 0a9b 52060000 		.4byte	0x652
 1463 0a9f 11       		.uleb128 0x11
 1464 0aa0 9A0A0000 		.4byte	0xa9a
 1465 0aa4 0E       		.uleb128 0xe
 1466 0aa5 52060000 		.4byte	0x652
 1467 0aa9 11       		.uleb128 0x11
 1468 0aaa A40A0000 		.4byte	0xaa4
 1469 0aae 0E       		.uleb128 0xe
 1470 0aaf 52060000 		.4byte	0x652
 1471 0ab3 11       		.uleb128 0x11
 1472 0ab4 AE0A0000 		.4byte	0xaae
 1473 0ab8 06       		.uleb128 0x6
 1474 0ab9 030D0000 		.4byte	.LASF256
 1475 0abd 08       		.byte	0x8
 1476 0abe 66       		.byte	0x66
 1477 0abf B3060000 		.4byte	0x6b3
ARM GAS  C:\Users\nicpa\AppData\Local\Temp\ccrvJxeB.s 			page 92


 1478 0ac3 10       		.uleb128 0x10
 1479 0ac4 FF050000 		.4byte	.LASF257
 1480 0ac8 09       		.byte	0x9
 1481 0ac9 4F06     		.2byte	0x64f
 1482 0acb B80A0000 		.4byte	0xab8
 1483 0acf 05       		.uleb128 0x5
 1484 0ad0 08       		.byte	0x8
 1485 0ad1 04       		.byte	0x4
 1486 0ad2 2A130000 		.4byte	.LASF258
 1487 0ad6 15       		.uleb128 0x15
 1488 0ad7 B8       		.byte	0xb8
 1489 0ad8 0A       		.byte	0xa
 1490 0ad9 34       		.byte	0x34
 1491 0ada E70E0000 		.4byte	0xee7
 1492 0ade 13       		.uleb128 0x13
 1493 0adf BF020000 		.4byte	.LASF259
 1494 0ae3 0A       		.byte	0xa
 1495 0ae4 37       		.byte	0x37
 1496 0ae5 9A040000 		.4byte	0x49a
 1497 0ae9 00       		.byte	0
 1498 0aea 13       		.uleb128 0x13
 1499 0aeb E30C0000 		.4byte	.LASF260
 1500 0aef 0A       		.byte	0xa
 1501 0af0 38       		.byte	0x38
 1502 0af1 9A040000 		.4byte	0x49a
 1503 0af5 04       		.byte	0x4
 1504 0af6 13       		.uleb128 0x13
 1505 0af7 57010000 		.4byte	.LASF261
 1506 0afb 0A       		.byte	0xa
 1507 0afc 39       		.byte	0x39
 1508 0afd 9A040000 		.4byte	0x49a
 1509 0b01 08       		.byte	0x8
 1510 0b02 13       		.uleb128 0x13
 1511 0b03 F2180000 		.4byte	.LASF262
 1512 0b07 0A       		.byte	0xa
 1513 0b08 3A       		.byte	0x3a
 1514 0b09 9A040000 		.4byte	0x49a
 1515 0b0d 0C       		.byte	0xc
 1516 0b0e 13       		.uleb128 0x13
 1517 0b0f BF150000 		.4byte	.LASF263
 1518 0b13 0A       		.byte	0xa
 1519 0b14 3B       		.byte	0x3b
 1520 0b15 9A040000 		.4byte	0x49a
 1521 0b19 10       		.byte	0x10
 1522 0b1a 13       		.uleb128 0x13
 1523 0b1b 49100000 		.4byte	.LASF264
 1524 0b1f 0A       		.byte	0xa
 1525 0b20 3C       		.byte	0x3c
 1526 0b21 9A040000 		.4byte	0x49a
 1527 0b25 14       		.byte	0x14
 1528 0b26 13       		.uleb128 0x13
 1529 0b27 E80A0000 		.4byte	.LASF265
 1530 0b2b 0A       		.byte	0xa
 1531 0b2c 3D       		.byte	0x3d
 1532 0b2d 9A040000 		.4byte	0x49a
 1533 0b31 18       		.byte	0x18
 1534 0b32 13       		.uleb128 0x13
ARM GAS  C:\Users\nicpa\AppData\Local\Temp\ccrvJxeB.s 			page 93


 1535 0b33 AC1C0000 		.4byte	.LASF266
 1536 0b37 0A       		.byte	0xa
 1537 0b38 3E       		.byte	0x3e
 1538 0b39 9A040000 		.4byte	0x49a
 1539 0b3d 1C       		.byte	0x1c
 1540 0b3e 13       		.uleb128 0x13
 1541 0b3f 5B0F0000 		.4byte	.LASF267
 1542 0b43 0A       		.byte	0xa
 1543 0b44 3F       		.byte	0x3f
 1544 0b45 9A040000 		.4byte	0x49a
 1545 0b49 20       		.byte	0x20
 1546 0b4a 13       		.uleb128 0x13
 1547 0b4b 720F0000 		.4byte	.LASF268
 1548 0b4f 0A       		.byte	0xa
 1549 0b50 40       		.byte	0x40
 1550 0b51 9A040000 		.4byte	0x49a
 1551 0b55 24       		.byte	0x24
 1552 0b56 13       		.uleb128 0x13
 1553 0b57 58150000 		.4byte	.LASF269
 1554 0b5b 0A       		.byte	0xa
 1555 0b5c 43       		.byte	0x43
 1556 0b5d 6E040000 		.4byte	0x46e
 1557 0b61 28       		.byte	0x28
 1558 0b62 13       		.uleb128 0x13
 1559 0b63 5A070000 		.4byte	.LASF270
 1560 0b67 0A       		.byte	0xa
 1561 0b68 44       		.byte	0x44
 1562 0b69 6E040000 		.4byte	0x46e
 1563 0b6d 29       		.byte	0x29
 1564 0b6e 13       		.uleb128 0x13
 1565 0b6f 03140000 		.4byte	.LASF271
 1566 0b73 0A       		.byte	0xa
 1567 0b74 45       		.byte	0x45
 1568 0b75 6E040000 		.4byte	0x46e
 1569 0b79 2A       		.byte	0x2a
 1570 0b7a 13       		.uleb128 0x13
 1571 0b7b 9F150000 		.4byte	.LASF272
 1572 0b7f 0A       		.byte	0xa
 1573 0b80 46       		.byte	0x46
 1574 0b81 6E040000 		.4byte	0x46e
 1575 0b85 2B       		.byte	0x2b
 1576 0b86 13       		.uleb128 0x13
 1577 0b87 70150000 		.4byte	.LASF273
 1578 0b8b 0A       		.byte	0xa
 1579 0b8c 47       		.byte	0x47
 1580 0b8d 6E040000 		.4byte	0x46e
 1581 0b91 2C       		.byte	0x2c
 1582 0b92 13       		.uleb128 0x13
 1583 0b93 05180000 		.4byte	.LASF274
 1584 0b97 0A       		.byte	0xa
 1585 0b98 48       		.byte	0x48
 1586 0b99 6E040000 		.4byte	0x46e
 1587 0b9d 2D       		.byte	0x2d
 1588 0b9e 13       		.uleb128 0x13
 1589 0b9f E51D0000 		.4byte	.LASF275
 1590 0ba3 0A       		.byte	0xa
 1591 0ba4 49       		.byte	0x49
ARM GAS  C:\Users\nicpa\AppData\Local\Temp\ccrvJxeB.s 			page 94


 1592 0ba5 6E040000 		.4byte	0x46e
 1593 0ba9 2E       		.byte	0x2e
 1594 0baa 13       		.uleb128 0x13
 1595 0bab 7B1C0000 		.4byte	.LASF276
 1596 0baf 0A       		.byte	0xa
 1597 0bb0 4A       		.byte	0x4a
 1598 0bb1 6E040000 		.4byte	0x46e
 1599 0bb5 2F       		.byte	0x2f
 1600 0bb6 13       		.uleb128 0x13
 1601 0bb7 7C050000 		.4byte	.LASF277
 1602 0bbb 0A       		.byte	0xa
 1603 0bbc 4B       		.byte	0x4b
 1604 0bbd 6E040000 		.4byte	0x46e
 1605 0bc1 30       		.byte	0x30
 1606 0bc2 13       		.uleb128 0x13
 1607 0bc3 38110000 		.4byte	.LASF278
 1608 0bc7 0A       		.byte	0xa
 1609 0bc8 4E       		.byte	0x4e
 1610 0bc9 6E040000 		.4byte	0x46e
 1611 0bcd 31       		.byte	0x31
 1612 0bce 13       		.uleb128 0x13
 1613 0bcf F71B0000 		.4byte	.LASF279
 1614 0bd3 0A       		.byte	0xa
 1615 0bd4 4F       		.byte	0x4f
 1616 0bd5 6E040000 		.4byte	0x46e
 1617 0bd9 32       		.byte	0x32
 1618 0bda 13       		.uleb128 0x13
 1619 0bdb BE100000 		.4byte	.LASF280
 1620 0bdf 0A       		.byte	0xa
 1621 0be0 50       		.byte	0x50
 1622 0be1 6E040000 		.4byte	0x46e
 1623 0be5 33       		.byte	0x33
 1624 0be6 13       		.uleb128 0x13
 1625 0be7 B60C0000 		.4byte	.LASF281
 1626 0beb 0A       		.byte	0xa
 1627 0bec 51       		.byte	0x51
 1628 0bed 6E040000 		.4byte	0x46e
 1629 0bf1 34       		.byte	0x34
 1630 0bf2 13       		.uleb128 0x13
 1631 0bf3 96080000 		.4byte	.LASF282
 1632 0bf7 0A       		.byte	0xa
 1633 0bf8 52       		.byte	0x52
 1634 0bf9 79040000 		.4byte	0x479
 1635 0bfd 36       		.byte	0x36
 1636 0bfe 13       		.uleb128 0x13
 1637 0bff D7020000 		.4byte	.LASF283
 1638 0c03 0A       		.byte	0xa
 1639 0c04 53       		.byte	0x53
 1640 0c05 79040000 		.4byte	0x479
 1641 0c09 38       		.byte	0x38
 1642 0c0a 13       		.uleb128 0x13
 1643 0c0b 93100000 		.4byte	.LASF284
 1644 0c0f 0A       		.byte	0xa
 1645 0c10 54       		.byte	0x54
 1646 0c11 79040000 		.4byte	0x479
 1647 0c15 3A       		.byte	0x3a
 1648 0c16 13       		.uleb128 0x13
ARM GAS  C:\Users\nicpa\AppData\Local\Temp\ccrvJxeB.s 			page 95


 1649 0c17 B0020000 		.4byte	.LASF285
 1650 0c1b 0A       		.byte	0xa
 1651 0c1c 55       		.byte	0x55
 1652 0c1d 6E040000 		.4byte	0x46e
 1653 0c21 3C       		.byte	0x3c
 1654 0c22 13       		.uleb128 0x13
 1655 0c23 080A0000 		.4byte	.LASF286
 1656 0c27 0A       		.byte	0xa
 1657 0c28 56       		.byte	0x56
 1658 0c29 6E040000 		.4byte	0x46e
 1659 0c2d 3D       		.byte	0x3d
 1660 0c2e 13       		.uleb128 0x13
 1661 0c2f D9130000 		.4byte	.LASF287
 1662 0c33 0A       		.byte	0xa
 1663 0c34 57       		.byte	0x57
 1664 0c35 6E040000 		.4byte	0x46e
 1665 0c39 3E       		.byte	0x3e
 1666 0c3a 13       		.uleb128 0x13
 1667 0c3b F0170000 		.4byte	.LASF288
 1668 0c3f 0A       		.byte	0xa
 1669 0c40 58       		.byte	0x58
 1670 0c41 6E040000 		.4byte	0x46e
 1671 0c45 3F       		.byte	0x3f
 1672 0c46 13       		.uleb128 0x13
 1673 0c47 24020000 		.4byte	.LASF289
 1674 0c4b 0A       		.byte	0xa
 1675 0c4c 59       		.byte	0x59
 1676 0c4d 6E040000 		.4byte	0x46e
 1677 0c51 40       		.byte	0x40
 1678 0c52 13       		.uleb128 0x13
 1679 0c53 52030000 		.4byte	.LASF290
 1680 0c57 0A       		.byte	0xa
 1681 0c58 5A       		.byte	0x5a
 1682 0c59 6E040000 		.4byte	0x46e
 1683 0c5d 41       		.byte	0x41
 1684 0c5e 13       		.uleb128 0x13
 1685 0c5f 6C1B0000 		.4byte	.LASF291
 1686 0c63 0A       		.byte	0xa
 1687 0c64 5B       		.byte	0x5b
 1688 0c65 6E040000 		.4byte	0x46e
 1689 0c69 42       		.byte	0x42
 1690 0c6a 13       		.uleb128 0x13
 1691 0c6b F50B0000 		.4byte	.LASF292
 1692 0c6f 0A       		.byte	0xa
 1693 0c70 5C       		.byte	0x5c
 1694 0c71 6E040000 		.4byte	0x46e
 1695 0c75 43       		.byte	0x43
 1696 0c76 13       		.uleb128 0x13
 1697 0c77 640D0000 		.4byte	.LASF293
 1698 0c7b 0A       		.byte	0xa
 1699 0c7c 5D       		.byte	0x5d
 1700 0c7d 6E040000 		.4byte	0x46e
 1701 0c81 44       		.byte	0x44
 1702 0c82 13       		.uleb128 0x13
 1703 0c83 AD150000 		.4byte	.LASF294
 1704 0c87 0A       		.byte	0xa
 1705 0c88 5E       		.byte	0x5e
ARM GAS  C:\Users\nicpa\AppData\Local\Temp\ccrvJxeB.s 			page 96


 1706 0c89 9A040000 		.4byte	0x49a
 1707 0c8d 48       		.byte	0x48
 1708 0c8e 13       		.uleb128 0x13
 1709 0c8f FD030000 		.4byte	.LASF295
 1710 0c93 0A       		.byte	0xa
 1711 0c94 5F       		.byte	0x5f
 1712 0c95 9A040000 		.4byte	0x49a
 1713 0c99 4C       		.byte	0x4c
 1714 0c9a 13       		.uleb128 0x13
 1715 0c9b 2B1B0000 		.4byte	.LASF296
 1716 0c9f 0A       		.byte	0xa
 1717 0ca0 60       		.byte	0x60
 1718 0ca1 6E040000 		.4byte	0x46e
 1719 0ca5 50       		.byte	0x50
 1720 0ca6 13       		.uleb128 0x13
 1721 0ca7 620A0000 		.4byte	.LASF297
 1722 0cab 0A       		.byte	0xa
 1723 0cac 61       		.byte	0x61
 1724 0cad 6E040000 		.4byte	0x46e
 1725 0cb1 51       		.byte	0x51
 1726 0cb2 13       		.uleb128 0x13
 1727 0cb3 29080000 		.4byte	.LASF298
 1728 0cb7 0A       		.byte	0xa
 1729 0cb8 62       		.byte	0x62
 1730 0cb9 6E040000 		.4byte	0x46e
 1731 0cbd 52       		.byte	0x52
 1732 0cbe 13       		.uleb128 0x13
 1733 0cbf 76070000 		.4byte	.LASF299
 1734 0cc3 0A       		.byte	0xa
 1735 0cc4 63       		.byte	0x63
 1736 0cc5 6E040000 		.4byte	0x46e
 1737 0cc9 53       		.byte	0x53
 1738 0cca 13       		.uleb128 0x13
 1739 0ccb BC090000 		.4byte	.LASF300
 1740 0ccf 0A       		.byte	0xa
 1741 0cd0 64       		.byte	0x64
 1742 0cd1 6E040000 		.4byte	0x46e
 1743 0cd5 54       		.byte	0x54
 1744 0cd6 13       		.uleb128 0x13
 1745 0cd7 A20A0000 		.4byte	.LASF301
 1746 0cdb 0A       		.byte	0xa
 1747 0cdc 65       		.byte	0x65
 1748 0cdd 6E040000 		.4byte	0x46e
 1749 0ce1 55       		.byte	0x55
 1750 0ce2 13       		.uleb128 0x13
 1751 0ce3 00000000 		.4byte	.LASF302
 1752 0ce7 0A       		.byte	0xa
 1753 0ce8 66       		.byte	0x66
 1754 0ce9 6E040000 		.4byte	0x46e
 1755 0ced 56       		.byte	0x56
 1756 0cee 13       		.uleb128 0x13
 1757 0cef B51C0000 		.4byte	.LASF303
 1758 0cf3 0A       		.byte	0xa
 1759 0cf4 67       		.byte	0x67
 1760 0cf5 6E040000 		.4byte	0x46e
 1761 0cf9 57       		.byte	0x57
 1762 0cfa 13       		.uleb128 0x13
ARM GAS  C:\Users\nicpa\AppData\Local\Temp\ccrvJxeB.s 			page 97


 1763 0cfb EA090000 		.4byte	.LASF304
 1764 0cff 0A       		.byte	0xa
 1765 0d00 68       		.byte	0x68
 1766 0d01 6E040000 		.4byte	0x46e
 1767 0d05 58       		.byte	0x58
 1768 0d06 13       		.uleb128 0x13
 1769 0d07 381D0000 		.4byte	.LASF305
 1770 0d0b 0A       		.byte	0xa
 1771 0d0c 69       		.byte	0x69
 1772 0d0d 6E040000 		.4byte	0x46e
 1773 0d11 59       		.byte	0x59
 1774 0d12 13       		.uleb128 0x13
 1775 0d13 BB1A0000 		.4byte	.LASF306
 1776 0d17 0A       		.byte	0xa
 1777 0d18 6E       		.byte	0x6e
 1778 0d19 84040000 		.4byte	0x484
 1779 0d1d 5A       		.byte	0x5a
 1780 0d1e 13       		.uleb128 0x13
 1781 0d1f 84010000 		.4byte	.LASF307
 1782 0d23 0A       		.byte	0xa
 1783 0d24 6F       		.byte	0x6f
 1784 0d25 84040000 		.4byte	0x484
 1785 0d29 5C       		.byte	0x5c
 1786 0d2a 13       		.uleb128 0x13
 1787 0d2b 630F0000 		.4byte	.LASF308
 1788 0d2f 0A       		.byte	0xa
 1789 0d30 70       		.byte	0x70
 1790 0d31 6E040000 		.4byte	0x46e
 1791 0d35 5E       		.byte	0x5e
 1792 0d36 13       		.uleb128 0x13
 1793 0d37 121C0000 		.4byte	.LASF309
 1794 0d3b 0A       		.byte	0xa
 1795 0d3c 71       		.byte	0x71
 1796 0d3d 6E040000 		.4byte	0x46e
 1797 0d41 5F       		.byte	0x5f
 1798 0d42 13       		.uleb128 0x13
 1799 0d43 1D0C0000 		.4byte	.LASF310
 1800 0d47 0A       		.byte	0xa
 1801 0d48 72       		.byte	0x72
 1802 0d49 6E040000 		.4byte	0x46e
 1803 0d4d 60       		.byte	0x60
 1804 0d4e 13       		.uleb128 0x13
 1805 0d4f 2E0E0000 		.4byte	.LASF311
 1806 0d53 0A       		.byte	0xa
 1807 0d54 73       		.byte	0x73
 1808 0d55 9A040000 		.4byte	0x49a
 1809 0d59 64       		.byte	0x64
 1810 0d5a 13       		.uleb128 0x13
 1811 0d5b 1B1E0000 		.4byte	.LASF312
 1812 0d5f 0A       		.byte	0xa
 1813 0d60 76       		.byte	0x76
 1814 0d61 84040000 		.4byte	0x484
 1815 0d65 68       		.byte	0x68
 1816 0d66 13       		.uleb128 0x13
 1817 0d67 72130000 		.4byte	.LASF313
 1818 0d6b 0A       		.byte	0xa
 1819 0d6c 77       		.byte	0x77
ARM GAS  C:\Users\nicpa\AppData\Local\Temp\ccrvJxeB.s 			page 98


 1820 0d6d 84040000 		.4byte	0x484
 1821 0d71 6A       		.byte	0x6a
 1822 0d72 13       		.uleb128 0x13
 1823 0d73 84100000 		.4byte	.LASF314
 1824 0d77 0A       		.byte	0xa
 1825 0d78 78       		.byte	0x78
 1826 0d79 84040000 		.4byte	0x484
 1827 0d7d 6C       		.byte	0x6c
 1828 0d7e 13       		.uleb128 0x13
 1829 0d7f B0030000 		.4byte	.LASF315
 1830 0d83 0A       		.byte	0xa
 1831 0d84 79       		.byte	0x79
 1832 0d85 84040000 		.4byte	0x484
 1833 0d89 6E       		.byte	0x6e
 1834 0d8a 13       		.uleb128 0x13
 1835 0d8b 8A0E0000 		.4byte	.LASF316
 1836 0d8f 0A       		.byte	0xa
 1837 0d90 7B       		.byte	0x7b
 1838 0d91 6E040000 		.4byte	0x46e
 1839 0d95 70       		.byte	0x70
 1840 0d96 13       		.uleb128 0x13
 1841 0d97 D4050000 		.4byte	.LASF317
 1842 0d9b 0A       		.byte	0xa
 1843 0d9c 7C       		.byte	0x7c
 1844 0d9d 6E040000 		.4byte	0x46e
 1845 0da1 71       		.byte	0x71
 1846 0da2 13       		.uleb128 0x13
 1847 0da3 E7030000 		.4byte	.LASF318
 1848 0da7 0A       		.byte	0xa
 1849 0da8 7D       		.byte	0x7d
 1850 0da9 6E040000 		.4byte	0x46e
 1851 0dad 72       		.byte	0x72
 1852 0dae 13       		.uleb128 0x13
 1853 0daf 42020000 		.4byte	.LASF319
 1854 0db3 0A       		.byte	0xa
 1855 0db4 7E       		.byte	0x7e
 1856 0db5 6E040000 		.4byte	0x46e
 1857 0db9 73       		.byte	0x73
 1858 0dba 13       		.uleb128 0x13
 1859 0dbb 89140000 		.4byte	.LASF320
 1860 0dbf 0A       		.byte	0xa
 1861 0dc0 80       		.byte	0x80
 1862 0dc1 84040000 		.4byte	0x484
 1863 0dc5 74       		.byte	0x74
 1864 0dc6 13       		.uleb128 0x13
 1865 0dc7 C4120000 		.4byte	.LASF321
 1866 0dcb 0A       		.byte	0xa
 1867 0dcc 81       		.byte	0x81
 1868 0dcd 84040000 		.4byte	0x484
 1869 0dd1 76       		.byte	0x76
 1870 0dd2 13       		.uleb128 0x13
 1871 0dd3 160D0000 		.4byte	.LASF322
 1872 0dd7 0A       		.byte	0xa
 1873 0dd8 82       		.byte	0x82
 1874 0dd9 84040000 		.4byte	0x484
 1875 0ddd 78       		.byte	0x78
 1876 0dde 13       		.uleb128 0x13
ARM GAS  C:\Users\nicpa\AppData\Local\Temp\ccrvJxeB.s 			page 99


 1877 0ddf 50080000 		.4byte	.LASF323
 1878 0de3 0A       		.byte	0xa
 1879 0de4 83       		.byte	0x83
 1880 0de5 84040000 		.4byte	0x484
 1881 0de9 7A       		.byte	0x7a
 1882 0dea 13       		.uleb128 0x13
 1883 0deb E00E0000 		.4byte	.LASF324
 1884 0def 0A       		.byte	0xa
 1885 0df0 86       		.byte	0x86
 1886 0df1 6E040000 		.4byte	0x46e
 1887 0df5 7C       		.byte	0x7c
 1888 0df6 13       		.uleb128 0x13
 1889 0df7 0D1A0000 		.4byte	.LASF325
 1890 0dfb 0A       		.byte	0xa
 1891 0dfc 87       		.byte	0x87
 1892 0dfd 6E040000 		.4byte	0x46e
 1893 0e01 7D       		.byte	0x7d
 1894 0e02 13       		.uleb128 0x13
 1895 0e03 E2070000 		.4byte	.LASF326
 1896 0e07 0A       		.byte	0xa
 1897 0e08 88       		.byte	0x88
 1898 0e09 6E040000 		.4byte	0x46e
 1899 0e0d 7E       		.byte	0x7e
 1900 0e0e 13       		.uleb128 0x13
 1901 0e0f 0C070000 		.4byte	.LASF327
 1902 0e13 0A       		.byte	0xa
 1903 0e14 89       		.byte	0x89
 1904 0e15 6E040000 		.4byte	0x46e
 1905 0e19 7F       		.byte	0x7f
 1906 0e1a 13       		.uleb128 0x13
 1907 0e1b 65080000 		.4byte	.LASF328
 1908 0e1f 0A       		.byte	0xa
 1909 0e20 8A       		.byte	0x8a
 1910 0e21 6E040000 		.4byte	0x46e
 1911 0e25 80       		.byte	0x80
 1912 0e26 13       		.uleb128 0x13
 1913 0e27 AD000000 		.4byte	.LASF329
 1914 0e2b 0A       		.byte	0xa
 1915 0e2c 8D       		.byte	0x8d
 1916 0e2d 9A040000 		.4byte	0x49a
 1917 0e31 84       		.byte	0x84
 1918 0e32 13       		.uleb128 0x13
 1919 0e33 6D100000 		.4byte	.LASF330
 1920 0e37 0A       		.byte	0xa
 1921 0e38 8E       		.byte	0x8e
 1922 0e39 9A040000 		.4byte	0x49a
 1923 0e3d 88       		.byte	0x88
 1924 0e3e 13       		.uleb128 0x13
 1925 0e3f 52110000 		.4byte	.LASF331
 1926 0e43 0A       		.byte	0xa
 1927 0e44 8F       		.byte	0x8f
 1928 0e45 9A040000 		.4byte	0x49a
 1929 0e49 8C       		.byte	0x8c
 1930 0e4a 13       		.uleb128 0x13
 1931 0e4b FA180000 		.4byte	.LASF332
 1932 0e4f 0A       		.byte	0xa
 1933 0e50 90       		.byte	0x90
ARM GAS  C:\Users\nicpa\AppData\Local\Temp\ccrvJxeB.s 			page 100


 1934 0e51 9A040000 		.4byte	0x49a
 1935 0e55 90       		.byte	0x90
 1936 0e56 13       		.uleb128 0x13
 1937 0e57 A4160000 		.4byte	.LASF333
 1938 0e5b 0A       		.byte	0xa
 1939 0e5c 91       		.byte	0x91
 1940 0e5d 9A040000 		.4byte	0x49a
 1941 0e61 94       		.byte	0x94
 1942 0e62 13       		.uleb128 0x13
 1943 0e63 E9050000 		.4byte	.LASF334
 1944 0e67 0A       		.byte	0xa
 1945 0e68 92       		.byte	0x92
 1946 0e69 9A040000 		.4byte	0x49a
 1947 0e6d 98       		.byte	0x98
 1948 0e6e 13       		.uleb128 0x13
 1949 0e6f A9170000 		.4byte	.LASF335
 1950 0e73 0A       		.byte	0xa
 1951 0e74 93       		.byte	0x93
 1952 0e75 9A040000 		.4byte	0x49a
 1953 0e79 9C       		.byte	0x9c
 1954 0e7a 13       		.uleb128 0x13
 1955 0e7b DF0B0000 		.4byte	.LASF336
 1956 0e7f 0A       		.byte	0xa
 1957 0e80 94       		.byte	0x94
 1958 0e81 9A040000 		.4byte	0x49a
 1959 0e85 A0       		.byte	0xa0
 1960 0e86 13       		.uleb128 0x13
 1961 0e87 6F010000 		.4byte	.LASF337
 1962 0e8b 0A       		.byte	0xa
 1963 0e8c 95       		.byte	0x95
 1964 0e8d 84040000 		.4byte	0x484
 1965 0e91 A4       		.byte	0xa4
 1966 0e92 13       		.uleb128 0x13
 1967 0e93 6A140000 		.4byte	.LASF338
 1968 0e97 0A       		.byte	0xa
 1969 0e98 96       		.byte	0x96
 1970 0e99 84040000 		.4byte	0x484
 1971 0e9d A6       		.byte	0xa6
 1972 0e9e 13       		.uleb128 0x13
 1973 0e9f 6F180000 		.4byte	.LASF339
 1974 0ea3 0A       		.byte	0xa
 1975 0ea4 97       		.byte	0x97
 1976 0ea5 84040000 		.4byte	0x484
 1977 0ea9 A8       		.byte	0xa8
 1978 0eaa 13       		.uleb128 0x13
 1979 0eab 3F0F0000 		.4byte	.LASF340
 1980 0eaf 0A       		.byte	0xa
 1981 0eb0 98       		.byte	0x98
 1982 0eb1 84040000 		.4byte	0x484
 1983 0eb5 AA       		.byte	0xaa
 1984 0eb6 13       		.uleb128 0x13
 1985 0eb7 0B040000 		.4byte	.LASF341
 1986 0ebb 0A       		.byte	0xa
 1987 0ebc 99       		.byte	0x99
 1988 0ebd 84040000 		.4byte	0x484
 1989 0ec1 AC       		.byte	0xac
 1990 0ec2 13       		.uleb128 0x13
ARM GAS  C:\Users\nicpa\AppData\Local\Temp\ccrvJxeB.s 			page 101


 1991 0ec3 EC110000 		.4byte	.LASF342
 1992 0ec7 0A       		.byte	0xa
 1993 0ec8 9A       		.byte	0x9a
 1994 0ec9 84040000 		.4byte	0x484
 1995 0ecd AE       		.byte	0xae
 1996 0ece 13       		.uleb128 0x13
 1997 0ecf 2E180000 		.4byte	.LASF343
 1998 0ed3 0A       		.byte	0xa
 1999 0ed4 9D       		.byte	0x9d
 2000 0ed5 84040000 		.4byte	0x484
 2001 0ed9 B0       		.byte	0xb0
 2002 0eda 13       		.uleb128 0x13
 2003 0edb AD190000 		.4byte	.LASF344
 2004 0edf 0A       		.byte	0xa
 2005 0ee0 9E       		.byte	0x9e
 2006 0ee1 9A040000 		.4byte	0x49a
 2007 0ee5 B4       		.byte	0xb4
 2008 0ee6 00       		.byte	0
 2009 0ee7 06       		.uleb128 0x6
 2010 0ee8 A6180000 		.4byte	.LASF345
 2011 0eec 0A       		.byte	0xa
 2012 0eed 9F       		.byte	0x9f
 2013 0eee D60A0000 		.4byte	0xad6
 2014 0ef2 05       		.uleb128 0x5
 2015 0ef3 01       		.byte	0x1
 2016 0ef4 08       		.byte	0x8
 2017 0ef5 12090000 		.4byte	.LASF346
 2018 0ef9 05       		.uleb128 0x5
 2019 0efa 04       		.byte	0x4
 2020 0efb 04       		.byte	0x4
 2021 0efc 54070000 		.4byte	.LASF347
 2022 0f00 05       		.uleb128 0x5
 2023 0f01 08       		.byte	0x8
 2024 0f02 04       		.byte	0x4
 2025 0f03 A51C0000 		.4byte	.LASF348
 2026 0f07 16       		.uleb128 0x16
 2027 0f08 01       		.byte	0x1
 2028 0f09 0A040000 		.4byte	0x40a
 2029 0f0d 04       		.byte	0x4
 2030 0f0e 1502     		.2byte	0x215
 2031 0f10 270F0000 		.4byte	0xf27
 2032 0f14 04       		.uleb128 0x4
 2033 0f15 21150000 		.4byte	.LASF349
 2034 0f19 01       		.byte	0x1
 2035 0f1a 04       		.uleb128 0x4
 2036 0f1b 19040000 		.4byte	.LASF350
 2037 0f1f 02       		.byte	0x2
 2038 0f20 04       		.uleb128 0x4
 2039 0f21 09150000 		.4byte	.LASF351
 2040 0f25 03       		.byte	0x3
 2041 0f26 00       		.byte	0
 2042 0f27 10       		.uleb128 0x10
 2043 0f28 EE0C0000 		.4byte	.LASF352
 2044 0f2c 04       		.byte	0x4
 2045 0f2d 1902     		.2byte	0x219
 2046 0f2f 070F0000 		.4byte	0xf07
 2047 0f33 16       		.uleb128 0x16
ARM GAS  C:\Users\nicpa\AppData\Local\Temp\ccrvJxeB.s 			page 102


 2048 0f34 01       		.byte	0x1
 2049 0f35 0A040000 		.4byte	0x40a
 2050 0f39 04       		.byte	0x4
 2051 0f3a 2402     		.2byte	0x224
 2052 0f3c 4D0F0000 		.4byte	0xf4d
 2053 0f40 04       		.uleb128 0x4
 2054 0f41 43030000 		.4byte	.LASF353
 2055 0f45 00       		.byte	0
 2056 0f46 04       		.uleb128 0x4
 2057 0f47 47040000 		.4byte	.LASF354
 2058 0f4b 01       		.byte	0x1
 2059 0f4c 00       		.byte	0
 2060 0f4d 10       		.uleb128 0x10
 2061 0f4e 98030000 		.4byte	.LASF355
 2062 0f52 04       		.byte	0x4
 2063 0f53 2702     		.2byte	0x227
 2064 0f55 330F0000 		.4byte	0xf33
 2065 0f59 10       		.uleb128 0x10
 2066 0f5a D2010000 		.4byte	.LASF356
 2067 0f5e 04       		.byte	0x4
 2068 0f5f 3902     		.2byte	0x239
 2069 0f61 650F0000 		.4byte	0xf65
 2070 0f65 17       		.uleb128 0x17
 2071 0f66 04       		.byte	0x4
 2072 0f67 6B0F0000 		.4byte	0xf6b
 2073 0f6b 18       		.uleb128 0x18
 2074 0f6c 760F0000 		.4byte	0xf76
 2075 0f70 19       		.uleb128 0x19
 2076 0f71 9A040000 		.4byte	0x49a
 2077 0f75 00       		.byte	0
 2078 0f76 10       		.uleb128 0x10
 2079 0f77 70040000 		.4byte	.LASF357
 2080 0f7b 04       		.byte	0x4
 2081 0f7c 4402     		.2byte	0x244
 2082 0f7e 820F0000 		.4byte	0xf82
 2083 0f82 17       		.uleb128 0x17
 2084 0f83 04       		.byte	0x4
 2085 0f84 880F0000 		.4byte	0xf88
 2086 0f88 1A       		.uleb128 0x1a
 2087 0f89 4D0F0000 		.4byte	0xf4d
 2088 0f8d 970F0000 		.4byte	0xf97
 2089 0f91 19       		.uleb128 0x19
 2090 0f92 9A040000 		.4byte	0x49a
 2091 0f96 00       		.byte	0
 2092 0f97 1B       		.uleb128 0x1b
 2093 0f98 8C0A0000 		.4byte	.LASF371
 2094 0f9c 14       		.byte	0x14
 2095 0f9d 04       		.byte	0x4
 2096 0f9e 4702     		.2byte	0x247
 2097 0fa0 34100000 		.4byte	0x1034
 2098 0fa4 09       		.uleb128 0x9
 2099 0fa5 6E1C0000 		.4byte	.LASF358
 2100 0fa9 04       		.byte	0x4
 2101 0faa 4A02     		.2byte	0x24a
 2102 0fac 270F0000 		.4byte	0xf27
 2103 0fb0 00       		.byte	0
 2104 0fb1 09       		.uleb128 0x9
ARM GAS  C:\Users\nicpa\AppData\Local\Temp\ccrvJxeB.s 			page 103


 2105 0fb2 B60A0000 		.4byte	.LASF359
 2106 0fb6 04       		.byte	0x4
 2107 0fb7 6B02     		.2byte	0x26b
 2108 0fb9 34100000 		.4byte	0x1034
 2109 0fbd 01       		.byte	0x1
 2110 0fbe 09       		.uleb128 0x9
 2111 0fbf DA0F0000 		.4byte	.LASF360
 2112 0fc3 04       		.byte	0x4
 2113 0fc4 8302     		.2byte	0x283
 2114 0fc6 34100000 		.4byte	0x1034
 2115 0fca 02       		.byte	0x2
 2116 0fcb 09       		.uleb128 0x9
 2117 0fcc 0F190000 		.4byte	.LASF361
 2118 0fd0 04       		.byte	0x4
 2119 0fd1 8802     		.2byte	0x288
 2120 0fd3 6E040000 		.4byte	0x46e
 2121 0fd7 03       		.byte	0x3
 2122 0fd8 09       		.uleb128 0x9
 2123 0fd9 EF080000 		.4byte	.LASF362
 2124 0fdd 04       		.byte	0x4
 2125 0fde 9302     		.2byte	0x293
 2126 0fe0 6E040000 		.4byte	0x46e
 2127 0fe4 04       		.byte	0x4
 2128 0fe5 09       		.uleb128 0x9
 2129 0fe6 2E0C0000 		.4byte	.LASF363
 2130 0fea 04       		.byte	0x4
 2131 0feb 9902     		.2byte	0x299
 2132 0fed 34100000 		.4byte	0x1034
 2133 0ff1 05       		.byte	0x5
 2134 0ff2 09       		.uleb128 0x9
 2135 0ff3 AF0D0000 		.4byte	.LASF364
 2136 0ff7 04       		.byte	0x4
 2137 0ff8 9F02     		.2byte	0x29f
 2138 0ffa 34100000 		.4byte	0x1034
 2139 0ffe 06       		.byte	0x6
 2140 0fff 09       		.uleb128 0x9
 2141 1000 20070000 		.4byte	.LASF365
 2142 1004 04       		.byte	0x4
 2143 1005 A602     		.2byte	0x2a6
 2144 1007 34100000 		.4byte	0x1034
 2145 100b 07       		.byte	0x7
 2146 100c 09       		.uleb128 0x9
 2147 100d 16130000 		.4byte	.LASF366
 2148 1011 04       		.byte	0x4
 2149 1012 AC02     		.2byte	0x2ac
 2150 1014 34100000 		.4byte	0x1034
 2151 1018 08       		.byte	0x8
 2152 1019 09       		.uleb128 0x9
 2153 101a 990F0000 		.4byte	.LASF367
 2154 101e 04       		.byte	0x4
 2155 101f B202     		.2byte	0x2b2
 2156 1021 9A040000 		.4byte	0x49a
 2157 1025 0C       		.byte	0xc
 2158 1026 09       		.uleb128 0x9
 2159 1027 74000000 		.4byte	.LASF368
 2160 102b 04       		.byte	0x4
 2161 102c B802     		.2byte	0x2b8
ARM GAS  C:\Users\nicpa\AppData\Local\Temp\ccrvJxeB.s 			page 104


 2162 102e 9A040000 		.4byte	0x49a
 2163 1032 10       		.byte	0x10
 2164 1033 00       		.byte	0
 2165 1034 05       		.uleb128 0x5
 2166 1035 01       		.byte	0x1
 2167 1036 02       		.byte	0x2
 2168 1037 7D0A0000 		.4byte	.LASF369
 2169 103b 10       		.uleb128 0x10
 2170 103c 0B0F0000 		.4byte	.LASF370
 2171 1040 04       		.byte	0x4
 2172 1041 BA02     		.2byte	0x2ba
 2173 1043 970F0000 		.4byte	0xf97
 2174 1047 1B       		.uleb128 0x1b
 2175 1048 88050000 		.4byte	.LASF372
 2176 104c 4C       		.byte	0x4c
 2177 104d 04       		.byte	0x4
 2178 104e C302     		.2byte	0x2c3
 2179 1050 66110000 		.4byte	0x1166
 2180 1054 09       		.uleb128 0x9
 2181 1055 B60A0000 		.4byte	.LASF359
 2182 1059 04       		.byte	0x4
 2183 105a C602     		.2byte	0x2c6
 2184 105c 34100000 		.4byte	0x1034
 2185 1060 00       		.byte	0
 2186 1061 09       		.uleb128 0x9
 2187 1062 DA0F0000 		.4byte	.LASF360
 2188 1066 04       		.byte	0x4
 2189 1067 C702     		.2byte	0x2c7
 2190 1069 34100000 		.4byte	0x1034
 2191 106d 01       		.byte	0x1
 2192 106e 09       		.uleb128 0x9
 2193 106f CB1A0000 		.4byte	.LASF373
 2194 1073 04       		.byte	0x4
 2195 1074 C902     		.2byte	0x2c9
 2196 1076 78050000 		.4byte	0x578
 2197 107a 04       		.byte	0x4
 2198 107b 09       		.uleb128 0x9
 2199 107c E0000000 		.4byte	.LASF374
 2200 1080 04       		.byte	0x4
 2201 1081 CB02     		.2byte	0x2cb
 2202 1083 78050000 		.4byte	0x578
 2203 1087 08       		.byte	0x8
 2204 1088 09       		.uleb128 0x9
 2205 1089 FA110000 		.4byte	.LASF375
 2206 108d 04       		.byte	0x4
 2207 108e CC02     		.2byte	0x2cc
 2208 1090 34100000 		.4byte	0x1034
 2209 1094 0C       		.byte	0xc
 2210 1095 09       		.uleb128 0x9
 2211 1096 53100000 		.4byte	.LASF376
 2212 109a 04       		.byte	0x4
 2213 109b CD02     		.2byte	0x2cd
 2214 109d 34100000 		.4byte	0x1034
 2215 10a1 0D       		.byte	0xd
 2216 10a2 09       		.uleb128 0x9
 2217 10a3 73020000 		.4byte	.LASF377
 2218 10a7 04       		.byte	0x4
ARM GAS  C:\Users\nicpa\AppData\Local\Temp\ccrvJxeB.s 			page 105


 2219 10a8 CF02     		.2byte	0x2cf
 2220 10aa 66110000 		.4byte	0x1166
 2221 10ae 10       		.byte	0x10
 2222 10af 09       		.uleb128 0x9
 2223 10b0 750D0000 		.4byte	.LASF378
 2224 10b4 04       		.byte	0x4
 2225 10b5 D002     		.2byte	0x2d0
 2226 10b7 9A040000 		.4byte	0x49a
 2227 10bb 14       		.byte	0x14
 2228 10bc 09       		.uleb128 0x9
 2229 10bd 130A0000 		.4byte	.LASF379
 2230 10c1 04       		.byte	0x4
 2231 10c2 D102     		.2byte	0x2d1
 2232 10c4 78050000 		.4byte	0x578
 2233 10c8 18       		.byte	0x18
 2234 10c9 09       		.uleb128 0x9
 2235 10ca 930C0000 		.4byte	.LASF380
 2236 10ce 04       		.byte	0x4
 2237 10cf D202     		.2byte	0x2d2
 2238 10d1 78050000 		.4byte	0x578
 2239 10d5 1C       		.byte	0x1c
 2240 10d6 09       		.uleb128 0x9
 2241 10d7 9C010000 		.4byte	.LASF381
 2242 10db 04       		.byte	0x4
 2243 10dc D402     		.2byte	0x2d4
 2244 10de 78050000 		.4byte	0x578
 2245 10e2 20       		.byte	0x20
 2246 10e3 09       		.uleb128 0x9
 2247 10e4 D7030000 		.4byte	.LASF382
 2248 10e8 04       		.byte	0x4
 2249 10e9 D502     		.2byte	0x2d5
 2250 10eb 6C110000 		.4byte	0x116c
 2251 10ef 24       		.byte	0x24
 2252 10f0 09       		.uleb128 0x9
 2253 10f1 3D060000 		.4byte	.LASF383
 2254 10f5 04       		.byte	0x4
 2255 10f6 D702     		.2byte	0x2d7
 2256 10f8 66110000 		.4byte	0x1166
 2257 10fc 28       		.byte	0x28
 2258 10fd 09       		.uleb128 0x9
 2259 10fe 00090000 		.4byte	.LASF384
 2260 1102 04       		.byte	0x4
 2261 1103 D802     		.2byte	0x2d8
 2262 1105 9A040000 		.4byte	0x49a
 2263 1109 2C       		.byte	0x2c
 2264 110a 09       		.uleb128 0x9
 2265 110b 8F060000 		.4byte	.LASF385
 2266 110f 04       		.byte	0x4
 2267 1110 D902     		.2byte	0x2d9
 2268 1112 78050000 		.4byte	0x578
 2269 1116 30       		.byte	0x30
 2270 1117 09       		.uleb128 0x9
 2271 1118 790E0000 		.4byte	.LASF386
 2272 111c 04       		.byte	0x4
 2273 111d DA02     		.2byte	0x2da
 2274 111f 78050000 		.4byte	0x578
 2275 1123 34       		.byte	0x34
ARM GAS  C:\Users\nicpa\AppData\Local\Temp\ccrvJxeB.s 			page 106


 2276 1124 09       		.uleb128 0x9
 2277 1125 C9020000 		.4byte	.LASF387
 2278 1129 04       		.byte	0x4
 2279 112a DC02     		.2byte	0x2dc
 2280 112c 66110000 		.4byte	0x1166
 2281 1130 38       		.byte	0x38
 2282 1131 09       		.uleb128 0x9
 2283 1132 D7120000 		.4byte	.LASF388
 2284 1136 04       		.byte	0x4
 2285 1137 DD02     		.2byte	0x2dd
 2286 1139 9A040000 		.4byte	0x49a
 2287 113d 3C       		.byte	0x3c
 2288 113e 09       		.uleb128 0x9
 2289 113f BF110000 		.4byte	.LASF389
 2290 1143 04       		.byte	0x4
 2291 1144 DE02     		.2byte	0x2de
 2292 1146 78050000 		.4byte	0x578
 2293 114a 40       		.byte	0x40
 2294 114b 09       		.uleb128 0x9
 2295 114c 740A0000 		.4byte	.LASF390
 2296 1150 04       		.byte	0x4
 2297 1151 E402     		.2byte	0x2e4
 2298 1153 590F0000 		.4byte	0xf59
 2299 1157 44       		.byte	0x44
 2300 1158 09       		.uleb128 0x9
 2301 1159 3A140000 		.4byte	.LASF391
 2302 115d 04       		.byte	0x4
 2303 115e EB02     		.2byte	0x2eb
 2304 1160 760F0000 		.4byte	0xf76
 2305 1164 48       		.byte	0x48
 2306 1165 00       		.byte	0
 2307 1166 17       		.uleb128 0x17
 2308 1167 04       		.byte	0x4
 2309 1168 6E040000 		.4byte	0x46e
 2310 116c 0E       		.uleb128 0xe
 2311 116d 34100000 		.4byte	0x1034
 2312 1171 10       		.uleb128 0x10
 2313 1172 1F1D0000 		.4byte	.LASF392
 2314 1176 04       		.byte	0x4
 2315 1177 EE02     		.2byte	0x2ee
 2316 1179 47100000 		.4byte	0x1047
 2317 117d 1C       		.uleb128 0x1c
 2318 117e 08       		.byte	0x8
 2319 117f 0B       		.byte	0xb
 2320 1180 2D01     		.2byte	0x12d
 2321 1182 A1110000 		.4byte	0x11a1
 2322 1186 09       		.uleb128 0x9
 2323 1187 401E0000 		.4byte	.LASF393
 2324 118b 0B       		.byte	0xb
 2325 118c 2E01     		.2byte	0x12e
 2326 118e ED030000 		.4byte	0x3ed
 2327 1192 00       		.byte	0
 2328 1193 09       		.uleb128 0x9
 2329 1194 BF170000 		.4byte	.LASF394
 2330 1198 0B       		.byte	0xb
 2331 1199 3201     		.2byte	0x132
 2332 119b 9A040000 		.4byte	0x49a
ARM GAS  C:\Users\nicpa\AppData\Local\Temp\ccrvJxeB.s 			page 107


 2333 119f 04       		.byte	0x4
 2334 11a0 00       		.byte	0
 2335 11a1 10       		.uleb128 0x10
 2336 11a2 30000000 		.4byte	.LASF395
 2337 11a6 0B       		.byte	0xb
 2338 11a7 3301     		.2byte	0x133
 2339 11a9 7D110000 		.4byte	0x117d
 2340 11ad 1D       		.uleb128 0x1d
 2341 11ae 28120000 		.4byte	.LASF396
 2342 11b2 04       		.byte	0x4
 2343 11b3 F804     		.2byte	0x4f8
 2344 11b5 03       		.byte	0x3
 2345 11b6 C7110000 		.4byte	0x11c7
 2346 11ba 1E       		.uleb128 0x1e
 2347 11bb A8000000 		.4byte	.LASF398
 2348 11bf 04       		.byte	0x4
 2349 11c0 F804     		.2byte	0x4f8
 2350 11c2 C7110000 		.4byte	0x11c7
 2351 11c6 00       		.byte	0
 2352 11c7 17       		.uleb128 0x17
 2353 11c8 04       		.byte	0x4
 2354 11c9 C30A0000 		.4byte	0xac3
 2355 11cd 1D       		.uleb128 0x1d
 2356 11ce 31020000 		.4byte	.LASF397
 2357 11d2 03       		.byte	0x3
 2358 11d3 9506     		.2byte	0x695
 2359 11d5 03       		.byte	0x3
 2360 11d6 E7110000 		.4byte	0x11e7
 2361 11da 1E       		.uleb128 0x1e
 2362 11db 6D130000 		.4byte	.LASF399
 2363 11df 03       		.byte	0x3
 2364 11e0 9506     		.2byte	0x695
 2365 11e2 ED030000 		.4byte	0x3ed
 2366 11e6 00       		.byte	0
 2367 11e7 1F       		.uleb128 0x1f
 2368 11e8 43110000 		.4byte	.LASF413
 2369 11ec 01       		.byte	0x1
 2370 11ed 7A02     		.2byte	0x27a
 2371 11ef 00000000 		.4byte	.LFB249
 2372 11f3 14000000 		.4byte	.LFE249-.LFB249
 2373 11f7 01       		.uleb128 0x1
 2374 11f8 9C       		.byte	0x9c
 2375 11f9 1A120000 		.4byte	0x121a
 2376 11fd 20       		.uleb128 0x20
 2377 11fe 0A000000 		.4byte	.LVL0
 2378 1202 38130000 		.4byte	0x1338
 2379 1206 21       		.uleb128 0x21
 2380 1207 01       		.uleb128 0x1
 2381 1208 50       		.byte	0x50
 2382 1209 05       		.uleb128 0x5
 2383 120a 0C       		.byte	0xc
 2384 120b 00006440 		.4byte	0x40640000
 2385 120f 21       		.uleb128 0x21
 2386 1210 01       		.uleb128 0x1
 2387 1211 51       		.byte	0x51
 2388 1212 05       		.uleb128 0x5
 2389 1213 03       		.byte	0x3
ARM GAS  C:\Users\nicpa\AppData\Local\Temp\ccrvJxeB.s 			page 108


 2390 1214 00000000 		.4byte	I2Cm_context
 2391 1218 00       		.byte	0
 2392 1219 00       		.byte	0
 2393 121a 22       		.uleb128 0x22
 2394 121b DD150000 		.4byte	.LASF414
 2395 121f 02       		.byte	0x2
 2396 1220 52       		.byte	0x52
 2397 1221 00000000 		.4byte	.LFB253
 2398 1225 78000000 		.4byte	.LFE253-.LFB253
 2399 1229 01       		.uleb128 0x1
 2400 122a 9C       		.byte	0x9c
 2401 122b C9120000 		.4byte	0x12c9
 2402 122f 23       		.uleb128 0x23
 2403 1230 CD110000 		.4byte	0x11cd
 2404 1234 32000000 		.4byte	.LBB6
 2405 1238 16000000 		.4byte	.LBE6-.LBB6
 2406 123c 02       		.byte	0x2
 2407 123d 6D       		.byte	0x6d
 2408 123e 4C120000 		.4byte	0x124c
 2409 1242 24       		.uleb128 0x24
 2410 1243 DA110000 		.4byte	0x11da
 2411 1247 00000000 		.4byte	.LLST0
 2412 124b 00       		.byte	0
 2413 124c 23       		.uleb128 0x23
 2414 124d AD110000 		.4byte	0x11ad
 2415 1251 48000000 		.4byte	.LBB8
 2416 1255 30000000 		.4byte	.LBE8-.LBB8
 2417 1259 02       		.byte	0x2
 2418 125a 70       		.byte	0x70
 2419 125b 69120000 		.4byte	0x1269
 2420 125f 24       		.uleb128 0x24
 2421 1260 BA110000 		.4byte	0x11ba
 2422 1264 13000000 		.4byte	.LLST1
 2423 1268 00       		.byte	0
 2424 1269 25       		.uleb128 0x25
 2425 126a 14000000 		.4byte	.LVL1
 2426 126e 44130000 		.4byte	0x1344
 2427 1272 8F120000 		.4byte	0x128f
 2428 1276 21       		.uleb128 0x21
 2429 1277 01       		.uleb128 0x1
 2430 1278 50       		.byte	0x50
 2431 1279 02       		.uleb128 0x2
 2432 127a 74       		.byte	0x74
 2433 127b 00       		.sleb128 0
 2434 127c 21       		.uleb128 0x21
 2435 127d 01       		.uleb128 0x1
 2436 127e 51       		.byte	0x51
 2437 127f 05       		.uleb128 0x5
 2438 1280 03       		.byte	0x3
 2439 1281 00000000 		.4byte	.LANCHOR1
 2440 1285 21       		.uleb128 0x21
 2441 1286 01       		.uleb128 0x1
 2442 1287 52       		.byte	0x52
 2443 1288 05       		.uleb128 0x5
 2444 1289 03       		.byte	0x3
 2445 128a 00000000 		.4byte	I2Cm_context
 2446 128e 00       		.byte	0
ARM GAS  C:\Users\nicpa\AppData\Local\Temp\ccrvJxeB.s 			page 109


 2447 128f 25       		.uleb128 0x25
 2448 1290 1E000000 		.4byte	.LVL2
 2449 1294 50130000 		.4byte	0x1350
 2450 1298 B5120000 		.4byte	0x12b5
 2451 129c 21       		.uleb128 0x21
 2452 129d 01       		.uleb128 0x1
 2453 129e 50       		.byte	0x50
 2454 129f 02       		.uleb128 0x2
 2455 12a0 74       		.byte	0x74
 2456 12a1 00       		.sleb128 0
 2457 12a2 21       		.uleb128 0x21
 2458 12a3 01       		.uleb128 0x1
 2459 12a4 51       		.byte	0x51
 2460 12a5 05       		.uleb128 0x5
 2461 12a6 0C       		.byte	0xc
 2462 12a7 A0860100 		.4byte	0x186a0
 2463 12ab 21       		.uleb128 0x21
 2464 12ac 01       		.uleb128 0x1
 2465 12ad 52       		.byte	0x52
 2466 12ae 05       		.uleb128 0x5
 2467 12af 0C       		.byte	0xc
 2468 12b0 9D791700 		.4byte	0x17799d
 2469 12b4 00       		.byte	0
 2470 12b5 20       		.uleb128 0x20
 2471 12b6 26000000 		.4byte	.LVL3
 2472 12ba 5C130000 		.4byte	0x135c
 2473 12be 21       		.uleb128 0x21
 2474 12bf 01       		.uleb128 0x1
 2475 12c0 51       		.byte	0x51
 2476 12c1 05       		.uleb128 0x5
 2477 12c2 03       		.byte	0x3
 2478 12c3 00000000 		.4byte	I2Cm_Interrupt
 2479 12c7 00       		.byte	0
 2480 12c8 00       		.byte	0
 2481 12c9 26       		.uleb128 0x26
 2482 12ca DB0A0000 		.4byte	.LASF400
 2483 12ce 03       		.byte	0x3
 2484 12cf 0108     		.2byte	0x801
 2485 12d1 D5120000 		.4byte	0x12d5
 2486 12d5 0E       		.uleb128 0xe
 2487 12d6 8F040000 		.4byte	0x48f
 2488 12da 27       		.uleb128 0x27
 2489 12db 87000000 		.4byte	.LASF401
 2490 12df 0A       		.byte	0xa
 2491 12e0 A7       		.byte	0xa7
 2492 12e1 E5120000 		.4byte	0x12e5
 2493 12e5 17       		.uleb128 0x17
 2494 12e6 04       		.byte	0x4
 2495 12e7 EB120000 		.4byte	0x12eb
 2496 12eb 11       		.uleb128 0x11
 2497 12ec E70E0000 		.4byte	0xee7
 2498 12f0 28       		.uleb128 0x28
 2499 12f1 971D0000 		.4byte	.LASF402
 2500 12f5 02       		.byte	0x2
 2501 12f6 27       		.byte	0x27
 2502 12f7 6E040000 		.4byte	0x46e
 2503 12fb 05       		.uleb128 0x5
ARM GAS  C:\Users\nicpa\AppData\Local\Temp\ccrvJxeB.s 			page 110


 2504 12fc 03       		.byte	0x3
 2505 12fd 00000000 		.4byte	I2Cm_initVar
 2506 1301 28       		.uleb128 0x28
 2507 1302 0D020000 		.4byte	.LASF403
 2508 1306 02       		.byte	0x2
 2509 1307 2D       		.byte	0x2d
 2510 1308 12130000 		.4byte	0x1312
 2511 130c 05       		.uleb128 0x5
 2512 130d 03       		.byte	0x3
 2513 130e 00000000 		.4byte	I2Cm_config
 2514 1312 11       		.uleb128 0x11
 2515 1313 3B100000 		.4byte	0x103b
 2516 1317 28       		.uleb128 0x28
 2517 1318 5F1B0000 		.4byte	.LASF404
 2518 131c 02       		.byte	0x2
 2519 131d 41       		.byte	0x41
 2520 131e 71110000 		.4byte	0x1171
 2521 1322 05       		.uleb128 0x5
 2522 1323 03       		.byte	0x3
 2523 1324 00000000 		.4byte	I2Cm_context
 2524 1328 27       		.uleb128 0x27
 2525 1329 B3120000 		.4byte	.LASF405
 2526 132d 0C       		.byte	0xc
 2527 132e 1C       		.byte	0x1c
 2528 132f 33130000 		.4byte	0x1333
 2529 1333 11       		.uleb128 0x11
 2530 1334 A1110000 		.4byte	0x11a1
 2531 1338 29       		.uleb128 0x29
 2532 1339 34100000 		.4byte	.LASF406
 2533 133d 34100000 		.4byte	.LASF406
 2534 1341 04       		.byte	0x4
 2535 1342 6203     		.2byte	0x362
 2536 1344 29       		.uleb128 0x29
 2537 1345 941B0000 		.4byte	.LASF407
 2538 1349 941B0000 		.4byte	.LASF407
 2539 134d 04       		.byte	0x4
 2540 134e 1A03     		.2byte	0x31a
 2541 1350 29       		.uleb128 0x29
 2542 1351 4B060000 		.4byte	.LASF408
 2543 1355 4B060000 		.4byte	.LASF408
 2544 1359 04       		.byte	0x4
 2545 135a 2003     		.2byte	0x320
 2546 135c 29       		.uleb128 0x29
 2547 135d 60010000 		.4byte	.LASF409
 2548 1361 60010000 		.4byte	.LASF409
 2549 1365 0B       		.byte	0xb
 2550 1366 6601     		.2byte	0x166
 2551 1368 00       		.byte	0
 2552              		.section	.debug_abbrev,"",%progbits
 2553              	.Ldebug_abbrev0:
 2554 0000 01       		.uleb128 0x1
 2555 0001 11       		.uleb128 0x11
 2556 0002 01       		.byte	0x1
 2557 0003 25       		.uleb128 0x25
 2558 0004 0E       		.uleb128 0xe
 2559 0005 13       		.uleb128 0x13
 2560 0006 0B       		.uleb128 0xb
ARM GAS  C:\Users\nicpa\AppData\Local\Temp\ccrvJxeB.s 			page 111


 2561 0007 03       		.uleb128 0x3
 2562 0008 0E       		.uleb128 0xe
 2563 0009 1B       		.uleb128 0x1b
 2564 000a 0E       		.uleb128 0xe
 2565 000b 55       		.uleb128 0x55
 2566 000c 17       		.uleb128 0x17
 2567 000d 11       		.uleb128 0x11
 2568 000e 01       		.uleb128 0x1
 2569 000f 10       		.uleb128 0x10
 2570 0010 17       		.uleb128 0x17
 2571 0011 00       		.byte	0
 2572 0012 00       		.byte	0
 2573 0013 02       		.uleb128 0x2
 2574 0014 04       		.uleb128 0x4
 2575 0015 01       		.byte	0x1
 2576 0016 0B       		.uleb128 0xb
 2577 0017 0B       		.uleb128 0xb
 2578 0018 49       		.uleb128 0x49
 2579 0019 13       		.uleb128 0x13
 2580 001a 3A       		.uleb128 0x3a
 2581 001b 0B       		.uleb128 0xb
 2582 001c 3B       		.uleb128 0x3b
 2583 001d 0B       		.uleb128 0xb
 2584 001e 01       		.uleb128 0x1
 2585 001f 13       		.uleb128 0x13
 2586 0020 00       		.byte	0
 2587 0021 00       		.byte	0
 2588 0022 03       		.uleb128 0x3
 2589 0023 28       		.uleb128 0x28
 2590 0024 00       		.byte	0
 2591 0025 03       		.uleb128 0x3
 2592 0026 0E       		.uleb128 0xe
 2593 0027 1C       		.uleb128 0x1c
 2594 0028 0D       		.uleb128 0xd
 2595 0029 00       		.byte	0
 2596 002a 00       		.byte	0
 2597 002b 04       		.uleb128 0x4
 2598 002c 28       		.uleb128 0x28
 2599 002d 00       		.byte	0
 2600 002e 03       		.uleb128 0x3
 2601 002f 0E       		.uleb128 0xe
 2602 0030 1C       		.uleb128 0x1c
 2603 0031 0B       		.uleb128 0xb
 2604 0032 00       		.byte	0
 2605 0033 00       		.byte	0
 2606 0034 05       		.uleb128 0x5
 2607 0035 24       		.uleb128 0x24
 2608 0036 00       		.byte	0
 2609 0037 0B       		.uleb128 0xb
 2610 0038 0B       		.uleb128 0xb
 2611 0039 3E       		.uleb128 0x3e
 2612 003a 0B       		.uleb128 0xb
 2613 003b 03       		.uleb128 0x3
 2614 003c 0E       		.uleb128 0xe
 2615 003d 00       		.byte	0
 2616 003e 00       		.byte	0
 2617 003f 06       		.uleb128 0x6
ARM GAS  C:\Users\nicpa\AppData\Local\Temp\ccrvJxeB.s 			page 112


 2618 0040 16       		.uleb128 0x16
 2619 0041 00       		.byte	0
 2620 0042 03       		.uleb128 0x3
 2621 0043 0E       		.uleb128 0xe
 2622 0044 3A       		.uleb128 0x3a
 2623 0045 0B       		.uleb128 0xb
 2624 0046 3B       		.uleb128 0x3b
 2625 0047 0B       		.uleb128 0xb
 2626 0048 49       		.uleb128 0x49
 2627 0049 13       		.uleb128 0x13
 2628 004a 00       		.byte	0
 2629 004b 00       		.byte	0
 2630 004c 07       		.uleb128 0x7
 2631 004d 24       		.uleb128 0x24
 2632 004e 00       		.byte	0
 2633 004f 0B       		.uleb128 0xb
 2634 0050 0B       		.uleb128 0xb
 2635 0051 3E       		.uleb128 0x3e
 2636 0052 0B       		.uleb128 0xb
 2637 0053 03       		.uleb128 0x3
 2638 0054 08       		.uleb128 0x8
 2639 0055 00       		.byte	0
 2640 0056 00       		.byte	0
 2641 0057 08       		.uleb128 0x8
 2642 0058 13       		.uleb128 0x13
 2643 0059 01       		.byte	0x1
 2644 005a 0B       		.uleb128 0xb
 2645 005b 05       		.uleb128 0x5
 2646 005c 3A       		.uleb128 0x3a
 2647 005d 0B       		.uleb128 0xb
 2648 005e 3B       		.uleb128 0x3b
 2649 005f 05       		.uleb128 0x5
 2650 0060 01       		.uleb128 0x1
 2651 0061 13       		.uleb128 0x13
 2652 0062 00       		.byte	0
 2653 0063 00       		.byte	0
 2654 0064 09       		.uleb128 0x9
 2655 0065 0D       		.uleb128 0xd
 2656 0066 00       		.byte	0
 2657 0067 03       		.uleb128 0x3
 2658 0068 0E       		.uleb128 0xe
 2659 0069 3A       		.uleb128 0x3a
 2660 006a 0B       		.uleb128 0xb
 2661 006b 3B       		.uleb128 0x3b
 2662 006c 05       		.uleb128 0x5
 2663 006d 49       		.uleb128 0x49
 2664 006e 13       		.uleb128 0x13
 2665 006f 38       		.uleb128 0x38
 2666 0070 0B       		.uleb128 0xb
 2667 0071 00       		.byte	0
 2668 0072 00       		.byte	0
 2669 0073 0A       		.uleb128 0xa
 2670 0074 0D       		.uleb128 0xd
 2671 0075 00       		.byte	0
 2672 0076 03       		.uleb128 0x3
 2673 0077 0E       		.uleb128 0xe
 2674 0078 3A       		.uleb128 0x3a
ARM GAS  C:\Users\nicpa\AppData\Local\Temp\ccrvJxeB.s 			page 113


 2675 0079 0B       		.uleb128 0xb
 2676 007a 3B       		.uleb128 0x3b
 2677 007b 05       		.uleb128 0x5
 2678 007c 49       		.uleb128 0x49
 2679 007d 13       		.uleb128 0x13
 2680 007e 38       		.uleb128 0x38
 2681 007f 05       		.uleb128 0x5
 2682 0080 00       		.byte	0
 2683 0081 00       		.byte	0
 2684 0082 0B       		.uleb128 0xb
 2685 0083 0D       		.uleb128 0xd
 2686 0084 00       		.byte	0
 2687 0085 03       		.uleb128 0x3
 2688 0086 08       		.uleb128 0x8
 2689 0087 3A       		.uleb128 0x3a
 2690 0088 0B       		.uleb128 0xb
 2691 0089 3B       		.uleb128 0x3b
 2692 008a 05       		.uleb128 0x5
 2693 008b 49       		.uleb128 0x49
 2694 008c 13       		.uleb128 0x13
 2695 008d 38       		.uleb128 0x38
 2696 008e 05       		.uleb128 0x5
 2697 008f 00       		.byte	0
 2698 0090 00       		.byte	0
 2699 0091 0C       		.uleb128 0xc
 2700 0092 01       		.uleb128 0x1
 2701 0093 01       		.byte	0x1
 2702 0094 49       		.uleb128 0x49
 2703 0095 13       		.uleb128 0x13
 2704 0096 01       		.uleb128 0x1
 2705 0097 13       		.uleb128 0x13
 2706 0098 00       		.byte	0
 2707 0099 00       		.byte	0
 2708 009a 0D       		.uleb128 0xd
 2709 009b 21       		.uleb128 0x21
 2710 009c 00       		.byte	0
 2711 009d 49       		.uleb128 0x49
 2712 009e 13       		.uleb128 0x13
 2713 009f 2F       		.uleb128 0x2f
 2714 00a0 0B       		.uleb128 0xb
 2715 00a1 00       		.byte	0
 2716 00a2 00       		.byte	0
 2717 00a3 0E       		.uleb128 0xe
 2718 00a4 35       		.uleb128 0x35
 2719 00a5 00       		.byte	0
 2720 00a6 49       		.uleb128 0x49
 2721 00a7 13       		.uleb128 0x13
 2722 00a8 00       		.byte	0
 2723 00a9 00       		.byte	0
 2724 00aa 0F       		.uleb128 0xf
 2725 00ab 21       		.uleb128 0x21
 2726 00ac 00       		.byte	0
 2727 00ad 49       		.uleb128 0x49
 2728 00ae 13       		.uleb128 0x13
 2729 00af 2F       		.uleb128 0x2f
 2730 00b0 05       		.uleb128 0x5
 2731 00b1 00       		.byte	0
ARM GAS  C:\Users\nicpa\AppData\Local\Temp\ccrvJxeB.s 			page 114


 2732 00b2 00       		.byte	0
 2733 00b3 10       		.uleb128 0x10
 2734 00b4 16       		.uleb128 0x16
 2735 00b5 00       		.byte	0
 2736 00b6 03       		.uleb128 0x3
 2737 00b7 0E       		.uleb128 0xe
 2738 00b8 3A       		.uleb128 0x3a
 2739 00b9 0B       		.uleb128 0xb
 2740 00ba 3B       		.uleb128 0x3b
 2741 00bb 05       		.uleb128 0x5
 2742 00bc 49       		.uleb128 0x49
 2743 00bd 13       		.uleb128 0x13
 2744 00be 00       		.byte	0
 2745 00bf 00       		.byte	0
 2746 00c0 11       		.uleb128 0x11
 2747 00c1 26       		.uleb128 0x26
 2748 00c2 00       		.byte	0
 2749 00c3 49       		.uleb128 0x49
 2750 00c4 13       		.uleb128 0x13
 2751 00c5 00       		.byte	0
 2752 00c6 00       		.byte	0
 2753 00c7 12       		.uleb128 0x12
 2754 00c8 13       		.uleb128 0x13
 2755 00c9 01       		.byte	0x1
 2756 00ca 0B       		.uleb128 0xb
 2757 00cb 05       		.uleb128 0x5
 2758 00cc 3A       		.uleb128 0x3a
 2759 00cd 0B       		.uleb128 0xb
 2760 00ce 3B       		.uleb128 0x3b
 2761 00cf 0B       		.uleb128 0xb
 2762 00d0 01       		.uleb128 0x1
 2763 00d1 13       		.uleb128 0x13
 2764 00d2 00       		.byte	0
 2765 00d3 00       		.byte	0
 2766 00d4 13       		.uleb128 0x13
 2767 00d5 0D       		.uleb128 0xd
 2768 00d6 00       		.byte	0
 2769 00d7 03       		.uleb128 0x3
 2770 00d8 0E       		.uleb128 0xe
 2771 00d9 3A       		.uleb128 0x3a
 2772 00da 0B       		.uleb128 0xb
 2773 00db 3B       		.uleb128 0x3b
 2774 00dc 0B       		.uleb128 0xb
 2775 00dd 49       		.uleb128 0x49
 2776 00de 13       		.uleb128 0x13
 2777 00df 38       		.uleb128 0x38
 2778 00e0 0B       		.uleb128 0xb
 2779 00e1 00       		.byte	0
 2780 00e2 00       		.byte	0
 2781 00e3 14       		.uleb128 0x14
 2782 00e4 0D       		.uleb128 0xd
 2783 00e5 00       		.byte	0
 2784 00e6 03       		.uleb128 0x3
 2785 00e7 0E       		.uleb128 0xe
 2786 00e8 3A       		.uleb128 0x3a
 2787 00e9 0B       		.uleb128 0xb
 2788 00ea 3B       		.uleb128 0x3b
ARM GAS  C:\Users\nicpa\AppData\Local\Temp\ccrvJxeB.s 			page 115


 2789 00eb 0B       		.uleb128 0xb
 2790 00ec 49       		.uleb128 0x49
 2791 00ed 13       		.uleb128 0x13
 2792 00ee 38       		.uleb128 0x38
 2793 00ef 05       		.uleb128 0x5
 2794 00f0 00       		.byte	0
 2795 00f1 00       		.byte	0
 2796 00f2 15       		.uleb128 0x15
 2797 00f3 13       		.uleb128 0x13
 2798 00f4 01       		.byte	0x1
 2799 00f5 0B       		.uleb128 0xb
 2800 00f6 0B       		.uleb128 0xb
 2801 00f7 3A       		.uleb128 0x3a
 2802 00f8 0B       		.uleb128 0xb
 2803 00f9 3B       		.uleb128 0x3b
 2804 00fa 0B       		.uleb128 0xb
 2805 00fb 01       		.uleb128 0x1
 2806 00fc 13       		.uleb128 0x13
 2807 00fd 00       		.byte	0
 2808 00fe 00       		.byte	0
 2809 00ff 16       		.uleb128 0x16
 2810 0100 04       		.uleb128 0x4
 2811 0101 01       		.byte	0x1
 2812 0102 0B       		.uleb128 0xb
 2813 0103 0B       		.uleb128 0xb
 2814 0104 49       		.uleb128 0x49
 2815 0105 13       		.uleb128 0x13
 2816 0106 3A       		.uleb128 0x3a
 2817 0107 0B       		.uleb128 0xb
 2818 0108 3B       		.uleb128 0x3b
 2819 0109 05       		.uleb128 0x5
 2820 010a 01       		.uleb128 0x1
 2821 010b 13       		.uleb128 0x13
 2822 010c 00       		.byte	0
 2823 010d 00       		.byte	0
 2824 010e 17       		.uleb128 0x17
 2825 010f 0F       		.uleb128 0xf
 2826 0110 00       		.byte	0
 2827 0111 0B       		.uleb128 0xb
 2828 0112 0B       		.uleb128 0xb
 2829 0113 49       		.uleb128 0x49
 2830 0114 13       		.uleb128 0x13
 2831 0115 00       		.byte	0
 2832 0116 00       		.byte	0
 2833 0117 18       		.uleb128 0x18
 2834 0118 15       		.uleb128 0x15
 2835 0119 01       		.byte	0x1
 2836 011a 27       		.uleb128 0x27
 2837 011b 19       		.uleb128 0x19
 2838 011c 01       		.uleb128 0x1
 2839 011d 13       		.uleb128 0x13
 2840 011e 00       		.byte	0
 2841 011f 00       		.byte	0
 2842 0120 19       		.uleb128 0x19
 2843 0121 05       		.uleb128 0x5
 2844 0122 00       		.byte	0
 2845 0123 49       		.uleb128 0x49
ARM GAS  C:\Users\nicpa\AppData\Local\Temp\ccrvJxeB.s 			page 116


 2846 0124 13       		.uleb128 0x13
 2847 0125 00       		.byte	0
 2848 0126 00       		.byte	0
 2849 0127 1A       		.uleb128 0x1a
 2850 0128 15       		.uleb128 0x15
 2851 0129 01       		.byte	0x1
 2852 012a 27       		.uleb128 0x27
 2853 012b 19       		.uleb128 0x19
 2854 012c 49       		.uleb128 0x49
 2855 012d 13       		.uleb128 0x13
 2856 012e 01       		.uleb128 0x1
 2857 012f 13       		.uleb128 0x13
 2858 0130 00       		.byte	0
 2859 0131 00       		.byte	0
 2860 0132 1B       		.uleb128 0x1b
 2861 0133 13       		.uleb128 0x13
 2862 0134 01       		.byte	0x1
 2863 0135 03       		.uleb128 0x3
 2864 0136 0E       		.uleb128 0xe
 2865 0137 0B       		.uleb128 0xb
 2866 0138 0B       		.uleb128 0xb
 2867 0139 3A       		.uleb128 0x3a
 2868 013a 0B       		.uleb128 0xb
 2869 013b 3B       		.uleb128 0x3b
 2870 013c 05       		.uleb128 0x5
 2871 013d 01       		.uleb128 0x1
 2872 013e 13       		.uleb128 0x13
 2873 013f 00       		.byte	0
 2874 0140 00       		.byte	0
 2875 0141 1C       		.uleb128 0x1c
 2876 0142 13       		.uleb128 0x13
 2877 0143 01       		.byte	0x1
 2878 0144 0B       		.uleb128 0xb
 2879 0145 0B       		.uleb128 0xb
 2880 0146 3A       		.uleb128 0x3a
 2881 0147 0B       		.uleb128 0xb
 2882 0148 3B       		.uleb128 0x3b
 2883 0149 05       		.uleb128 0x5
 2884 014a 01       		.uleb128 0x1
 2885 014b 13       		.uleb128 0x13
 2886 014c 00       		.byte	0
 2887 014d 00       		.byte	0
 2888 014e 1D       		.uleb128 0x1d
 2889 014f 2E       		.uleb128 0x2e
 2890 0150 01       		.byte	0x1
 2891 0151 03       		.uleb128 0x3
 2892 0152 0E       		.uleb128 0xe
 2893 0153 3A       		.uleb128 0x3a
 2894 0154 0B       		.uleb128 0xb
 2895 0155 3B       		.uleb128 0x3b
 2896 0156 05       		.uleb128 0x5
 2897 0157 27       		.uleb128 0x27
 2898 0158 19       		.uleb128 0x19
 2899 0159 20       		.uleb128 0x20
 2900 015a 0B       		.uleb128 0xb
 2901 015b 01       		.uleb128 0x1
 2902 015c 13       		.uleb128 0x13
ARM GAS  C:\Users\nicpa\AppData\Local\Temp\ccrvJxeB.s 			page 117


 2903 015d 00       		.byte	0
 2904 015e 00       		.byte	0
 2905 015f 1E       		.uleb128 0x1e
 2906 0160 05       		.uleb128 0x5
 2907 0161 00       		.byte	0
 2908 0162 03       		.uleb128 0x3
 2909 0163 0E       		.uleb128 0xe
 2910 0164 3A       		.uleb128 0x3a
 2911 0165 0B       		.uleb128 0xb
 2912 0166 3B       		.uleb128 0x3b
 2913 0167 05       		.uleb128 0x5
 2914 0168 49       		.uleb128 0x49
 2915 0169 13       		.uleb128 0x13
 2916 016a 00       		.byte	0
 2917 016b 00       		.byte	0
 2918 016c 1F       		.uleb128 0x1f
 2919 016d 2E       		.uleb128 0x2e
 2920 016e 01       		.byte	0x1
 2921 016f 03       		.uleb128 0x3
 2922 0170 0E       		.uleb128 0xe
 2923 0171 3A       		.uleb128 0x3a
 2924 0172 0B       		.uleb128 0xb
 2925 0173 3B       		.uleb128 0x3b
 2926 0174 05       		.uleb128 0x5
 2927 0175 27       		.uleb128 0x27
 2928 0176 19       		.uleb128 0x19
 2929 0177 11       		.uleb128 0x11
 2930 0178 01       		.uleb128 0x1
 2931 0179 12       		.uleb128 0x12
 2932 017a 06       		.uleb128 0x6
 2933 017b 40       		.uleb128 0x40
 2934 017c 18       		.uleb128 0x18
 2935 017d 9742     		.uleb128 0x2117
 2936 017f 19       		.uleb128 0x19
 2937 0180 01       		.uleb128 0x1
 2938 0181 13       		.uleb128 0x13
 2939 0182 00       		.byte	0
 2940 0183 00       		.byte	0
 2941 0184 20       		.uleb128 0x20
 2942 0185 898201   		.uleb128 0x4109
 2943 0188 01       		.byte	0x1
 2944 0189 11       		.uleb128 0x11
 2945 018a 01       		.uleb128 0x1
 2946 018b 31       		.uleb128 0x31
 2947 018c 13       		.uleb128 0x13
 2948 018d 00       		.byte	0
 2949 018e 00       		.byte	0
 2950 018f 21       		.uleb128 0x21
 2951 0190 8A8201   		.uleb128 0x410a
 2952 0193 00       		.byte	0
 2953 0194 02       		.uleb128 0x2
 2954 0195 18       		.uleb128 0x18
 2955 0196 9142     		.uleb128 0x2111
 2956 0198 18       		.uleb128 0x18
 2957 0199 00       		.byte	0
 2958 019a 00       		.byte	0
 2959 019b 22       		.uleb128 0x22
ARM GAS  C:\Users\nicpa\AppData\Local\Temp\ccrvJxeB.s 			page 118


 2960 019c 2E       		.uleb128 0x2e
 2961 019d 01       		.byte	0x1
 2962 019e 3F       		.uleb128 0x3f
 2963 019f 19       		.uleb128 0x19
 2964 01a0 03       		.uleb128 0x3
 2965 01a1 0E       		.uleb128 0xe
 2966 01a2 3A       		.uleb128 0x3a
 2967 01a3 0B       		.uleb128 0xb
 2968 01a4 3B       		.uleb128 0x3b
 2969 01a5 0B       		.uleb128 0xb
 2970 01a6 27       		.uleb128 0x27
 2971 01a7 19       		.uleb128 0x19
 2972 01a8 11       		.uleb128 0x11
 2973 01a9 01       		.uleb128 0x1
 2974 01aa 12       		.uleb128 0x12
 2975 01ab 06       		.uleb128 0x6
 2976 01ac 40       		.uleb128 0x40
 2977 01ad 18       		.uleb128 0x18
 2978 01ae 9742     		.uleb128 0x2117
 2979 01b0 19       		.uleb128 0x19
 2980 01b1 01       		.uleb128 0x1
 2981 01b2 13       		.uleb128 0x13
 2982 01b3 00       		.byte	0
 2983 01b4 00       		.byte	0
 2984 01b5 23       		.uleb128 0x23
 2985 01b6 1D       		.uleb128 0x1d
 2986 01b7 01       		.byte	0x1
 2987 01b8 31       		.uleb128 0x31
 2988 01b9 13       		.uleb128 0x13
 2989 01ba 11       		.uleb128 0x11
 2990 01bb 01       		.uleb128 0x1
 2991 01bc 12       		.uleb128 0x12
 2992 01bd 06       		.uleb128 0x6
 2993 01be 58       		.uleb128 0x58
 2994 01bf 0B       		.uleb128 0xb
 2995 01c0 59       		.uleb128 0x59
 2996 01c1 0B       		.uleb128 0xb
 2997 01c2 01       		.uleb128 0x1
 2998 01c3 13       		.uleb128 0x13
 2999 01c4 00       		.byte	0
 3000 01c5 00       		.byte	0
 3001 01c6 24       		.uleb128 0x24
 3002 01c7 05       		.uleb128 0x5
 3003 01c8 00       		.byte	0
 3004 01c9 31       		.uleb128 0x31
 3005 01ca 13       		.uleb128 0x13
 3006 01cb 02       		.uleb128 0x2
 3007 01cc 17       		.uleb128 0x17
 3008 01cd 00       		.byte	0
 3009 01ce 00       		.byte	0
 3010 01cf 25       		.uleb128 0x25
 3011 01d0 898201   		.uleb128 0x4109
 3012 01d3 01       		.byte	0x1
 3013 01d4 11       		.uleb128 0x11
 3014 01d5 01       		.uleb128 0x1
 3015 01d6 31       		.uleb128 0x31
 3016 01d7 13       		.uleb128 0x13
ARM GAS  C:\Users\nicpa\AppData\Local\Temp\ccrvJxeB.s 			page 119


 3017 01d8 01       		.uleb128 0x1
 3018 01d9 13       		.uleb128 0x13
 3019 01da 00       		.byte	0
 3020 01db 00       		.byte	0
 3021 01dc 26       		.uleb128 0x26
 3022 01dd 34       		.uleb128 0x34
 3023 01de 00       		.byte	0
 3024 01df 03       		.uleb128 0x3
 3025 01e0 0E       		.uleb128 0xe
 3026 01e1 3A       		.uleb128 0x3a
 3027 01e2 0B       		.uleb128 0xb
 3028 01e3 3B       		.uleb128 0x3b
 3029 01e4 05       		.uleb128 0x5
 3030 01e5 49       		.uleb128 0x49
 3031 01e6 13       		.uleb128 0x13
 3032 01e7 3F       		.uleb128 0x3f
 3033 01e8 19       		.uleb128 0x19
 3034 01e9 3C       		.uleb128 0x3c
 3035 01ea 19       		.uleb128 0x19
 3036 01eb 00       		.byte	0
 3037 01ec 00       		.byte	0
 3038 01ed 27       		.uleb128 0x27
 3039 01ee 34       		.uleb128 0x34
 3040 01ef 00       		.byte	0
 3041 01f0 03       		.uleb128 0x3
 3042 01f1 0E       		.uleb128 0xe
 3043 01f2 3A       		.uleb128 0x3a
 3044 01f3 0B       		.uleb128 0xb
 3045 01f4 3B       		.uleb128 0x3b
 3046 01f5 0B       		.uleb128 0xb
 3047 01f6 49       		.uleb128 0x49
 3048 01f7 13       		.uleb128 0x13
 3049 01f8 3F       		.uleb128 0x3f
 3050 01f9 19       		.uleb128 0x19
 3051 01fa 3C       		.uleb128 0x3c
 3052 01fb 19       		.uleb128 0x19
 3053 01fc 00       		.byte	0
 3054 01fd 00       		.byte	0
 3055 01fe 28       		.uleb128 0x28
 3056 01ff 34       		.uleb128 0x34
 3057 0200 00       		.byte	0
 3058 0201 03       		.uleb128 0x3
 3059 0202 0E       		.uleb128 0xe
 3060 0203 3A       		.uleb128 0x3a
 3061 0204 0B       		.uleb128 0xb
 3062 0205 3B       		.uleb128 0x3b
 3063 0206 0B       		.uleb128 0xb
 3064 0207 49       		.uleb128 0x49
 3065 0208 13       		.uleb128 0x13
 3066 0209 3F       		.uleb128 0x3f
 3067 020a 19       		.uleb128 0x19
 3068 020b 02       		.uleb128 0x2
 3069 020c 18       		.uleb128 0x18
 3070 020d 00       		.byte	0
 3071 020e 00       		.byte	0
 3072 020f 29       		.uleb128 0x29
 3073 0210 2E       		.uleb128 0x2e
ARM GAS  C:\Users\nicpa\AppData\Local\Temp\ccrvJxeB.s 			page 120


 3074 0211 00       		.byte	0
 3075 0212 3F       		.uleb128 0x3f
 3076 0213 19       		.uleb128 0x19
 3077 0214 3C       		.uleb128 0x3c
 3078 0215 19       		.uleb128 0x19
 3079 0216 6E       		.uleb128 0x6e
 3080 0217 0E       		.uleb128 0xe
 3081 0218 03       		.uleb128 0x3
 3082 0219 0E       		.uleb128 0xe
 3083 021a 3A       		.uleb128 0x3a
 3084 021b 0B       		.uleb128 0xb
 3085 021c 3B       		.uleb128 0x3b
 3086 021d 05       		.uleb128 0x5
 3087 021e 00       		.byte	0
 3088 021f 00       		.byte	0
 3089 0220 00       		.byte	0
 3090              		.section	.debug_loc,"",%progbits
 3091              	.Ldebug_loc0:
 3092              	.LLST0:
 3093 0000 32000000 		.4byte	.LVL4
 3094 0004 3C000000 		.4byte	.LVL5
 3095 0008 0100     		.2byte	0x1
 3096 000a 53       		.byte	0x53
 3097 000b 00000000 		.4byte	0
 3098 000f 00000000 		.4byte	0
 3099              	.LLST1:
 3100 0013 48000000 		.4byte	.LVL6
 3101 0017 52000000 		.4byte	.LVL7
 3102 001b 0600     		.2byte	0x6
 3103 001d 0C       		.byte	0xc
 3104 001e 00006440 		.4byte	0x40640000
 3105 0022 9F       		.byte	0x9f
 3106 0023 00000000 		.4byte	0
 3107 0027 00000000 		.4byte	0
 3108              		.section	.debug_aranges,"",%progbits
 3109 0000 24000000 		.4byte	0x24
 3110 0004 0200     		.2byte	0x2
 3111 0006 00000000 		.4byte	.Ldebug_info0
 3112 000a 04       		.byte	0x4
 3113 000b 00       		.byte	0
 3114 000c 0000     		.2byte	0
 3115 000e 0000     		.2byte	0
 3116 0010 00000000 		.4byte	.LFB249
 3117 0014 14000000 		.4byte	.LFE249-.LFB249
 3118 0018 00000000 		.4byte	.LFB253
 3119 001c 78000000 		.4byte	.LFE253-.LFB253
 3120 0020 00000000 		.4byte	0
 3121 0024 00000000 		.4byte	0
 3122              		.section	.debug_ranges,"",%progbits
 3123              	.Ldebug_ranges0:
 3124 0000 00000000 		.4byte	.LFB249
 3125 0004 14000000 		.4byte	.LFE249
 3126 0008 00000000 		.4byte	.LFB253
 3127 000c 78000000 		.4byte	.LFE253
 3128 0010 00000000 		.4byte	0
 3129 0014 00000000 		.4byte	0
 3130              		.section	.debug_line,"",%progbits
ARM GAS  C:\Users\nicpa\AppData\Local\Temp\ccrvJxeB.s 			page 121


 3131              	.Ldebug_line0:
 3132 0000 1E030000 		.section	.debug_str,"MS",%progbits,1
 3132      0200E002 
 3132      00000201 
 3132      FB0E0D00 
 3132      01010101 
 3133              	.LASF302:
 3134 0000 666C6173 		.ascii	"flashCtlMainWs1Freq\000"
 3134      6843746C 
 3134      4D61696E 
 3134      57733146 
 3134      72657100 
 3135              	.LASF62:
 3136 0014 63707573 		.ascii	"cpuss_interrupts_dw0_2_IRQn\000"
 3136      735F696E 
 3136      74657272 
 3136      75707473 
 3136      5F647730 
 3137              	.LASF395:
 3138 0030 63795F73 		.ascii	"cy_stc_sysint_t\000"
 3138      74635F73 
 3138      7973696E 
 3138      745F7400 
 3139              	.LASF25:
 3140 0040 696F7373 		.ascii	"ioss_interrupt_gpio_IRQn\000"
 3140      5F696E74 
 3140      65727275 
 3140      70745F67 
 3140      70696F5F 
 3141              	.LASF123:
 3142 0059 74637077 		.ascii	"tcpwm_1_interrupts_15_IRQn\000"
 3142      6D5F315F 
 3142      696E7465 
 3142      72727570 
 3142      74735F31 
 3143              	.LASF368:
 3144 0074 68696768 		.ascii	"highPhaseDutyCycle\000"
 3144      50686173 
 3144      65447574 
 3144      79437963 
 3144      6C6500
 3145              	.LASF401:
 3146 0087 63795F64 		.ascii	"cy_device\000"
 3146      65766963 
 3146      6500
 3147              	.LASF142:
 3148 0091 7564625F 		.ascii	"udb_interrupts_10_IRQn\000"
 3148      696E7465 
 3148      72727570 
 3148      74735F31 
 3148      305F4952 
 3149              	.LASF398:
 3150 00a8 62617365 		.ascii	"base\000"
 3150      00
 3151              	.LASF329:
 3152 00ad 63707573 		.ascii	"cpussCm0ClockCtlOffset\000"
 3152      73436D30 
ARM GAS  C:\Users\nicpa\AppData\Local\Temp\ccrvJxeB.s 			page 122


 3152      436C6F63 
 3152      6B43746C 
 3152      4F666673 
 3153              	.LASF67:
 3154 00c4 63707573 		.ascii	"cpuss_interrupts_dw0_7_IRQn\000"
 3154      735F696E 
 3154      74657272 
 3154      75707473 
 3154      5F647730 
 3155              	.LASF374:
 3156 00e0 6D617374 		.ascii	"masterStatus\000"
 3156      65725374 
 3156      61747573 
 3156      00
 3157              	.LASF36:
 3158 00ed 63707573 		.ascii	"cpuss_interrupts_ipc_1_IRQn\000"
 3158      735F696E 
 3158      74657272 
 3158      75707473 
 3158      5F697063 
 3159              	.LASF54:
 3160 0109 7363625F 		.ascii	"scb_3_interrupt_IRQn\000"
 3160      335F696E 
 3160      74657272 
 3160      7570745F 
 3160      4952516E 
 3161              	.LASF195:
 3162 011e 434D445F 		.ascii	"CMD_RESP_STATUS\000"
 3162      52455350 
 3162      5F535441 
 3162      54555300 
 3163              	.LASF84:
 3164 012e 63707573 		.ascii	"cpuss_interrupts_dw1_8_IRQn\000"
 3164      735F696E 
 3164      74657272 
 3164      75707473 
 3164      5F647731 
 3165              	.LASF249:
 3166 014a 494E5452 		.ascii	"INTR_TX_MASK\000"
 3166      5F54585F 
 3166      4D41534B 
 3166      00
 3167              	.LASF261:
 3168 0157 70657269 		.ascii	"periBase\000"
 3168      42617365 
 3168      00
 3169              	.LASF409:
 3170 0160 43795F53 		.ascii	"Cy_SysInt_Init\000"
 3170      7973496E 
 3170      745F496E 
 3170      697400
 3171              	.LASF337:
 3172 016f 63707573 		.ascii	"cpussCm0NmiCtlOffset\000"
 3172      73436D30 
 3172      4E6D6943 
 3172      746C4F66 
 3172      66736574 
ARM GAS  C:\Users\nicpa\AppData\Local\Temp\ccrvJxeB.s 			page 123


 3173              	.LASF307:
 3174 0184 64774368 		.ascii	"dwChSize\000"
 3174      53697A65 
 3174      00
 3175              	.LASF212:
 3176 018d 54585F46 		.ascii	"TX_FIFO_STATUS\000"
 3176      49464F5F 
 3176      53544154 
 3176      555300
 3177              	.LASF381:
 3178 019c 736C6176 		.ascii	"slaveStatus\000"
 3178      65537461 
 3178      74757300 
 3179              	.LASF90:
 3180 01a8 63707573 		.ascii	"cpuss_interrupts_dw1_14_IRQn\000"
 3180      735F696E 
 3180      74657272 
 3180      75707473 
 3180      5F647731 
 3181              	.LASF172:
 3182 01c5 756E7369 		.ascii	"unsigned int\000"
 3182      676E6564 
 3182      20696E74 
 3182      00
 3183              	.LASF356:
 3184 01d2 63795F63 		.ascii	"cy_cb_scb_i2c_handle_events_t\000"
 3184      625F7363 
 3184      625F6932 
 3184      635F6861 
 3184      6E646C65 
 3185              	.LASF46:
 3186 01f0 63707573 		.ascii	"cpuss_interrupts_ipc_11_IRQn\000"
 3186      735F696E 
 3186      74657272 
 3186      75707473 
 3186      5F697063 
 3187              	.LASF403:
 3188 020d 4932436D 		.ascii	"I2Cm_config\000"
 3188      5F636F6E 
 3188      66696700 
 3189              	.LASF225:
 3190 0219 494E5452 		.ascii	"INTR_CAUSE\000"
 3190      5F434155 
 3190      534500
 3191              	.LASF289:
 3192 0224 736D6966 		.ascii	"smifDeviceNr\000"
 3192      44657669 
 3192      63654E72 
 3192      00
 3193              	.LASF397:
 3194 0231 5F5F4E56 		.ascii	"__NVIC_EnableIRQ\000"
 3194      49435F45 
 3194      6E61626C 
 3194      65495251 
 3194      00
 3195              	.LASF319:
 3196 0242 70657269 		.ascii	"periDivCmdPaTypeSelPos\000"
ARM GAS  C:\Users\nicpa\AppData\Local\Temp\ccrvJxeB.s 			page 124


 3196      44697643 
 3196      6D645061 
 3196      54797065 
 3196      53656C50 
 3197              	.LASF115:
 3198 0259 74637077 		.ascii	"tcpwm_1_interrupts_7_IRQn\000"
 3198      6D5F315F 
 3198      696E7465 
 3198      72727570 
 3198      74735F37 
 3199              	.LASF377:
 3200 0273 6D617374 		.ascii	"masterBuffer\000"
 3200      65724275 
 3200      66666572 
 3200      00
 3201              	.LASF215:
 3202 0280 52585F46 		.ascii	"RX_FIFO_CTRL\000"
 3202      49464F5F 
 3202      4354524C 
 3202      00
 3203              	.LASF166:
 3204 028d 5F5F696E 		.ascii	"__int32_t\000"
 3204      7433325F 
 3204      7400
 3205              	.LASF33:
 3206 0297 70617373 		.ascii	"pass_interrupt_ctbs_IRQn\000"
 3206      5F696E74 
 3206      65727275 
 3206      70745F63 
 3206      7462735F 
 3207              	.LASF285:
 3208 02b0 73727373 		.ascii	"srssNumClkpath\000"
 3208      4E756D43 
 3208      6C6B7061 
 3208      746800
 3209              	.LASF259:
 3210 02bf 63707573 		.ascii	"cpussBase\000"
 3210      73426173 
 3210      6500
 3211              	.LASF387:
 3212 02c9 736C6176 		.ascii	"slaveRxBuffer\000"
 3212      65527842 
 3212      75666665 
 3212      7200
 3213              	.LASF283:
 3214 02d7 63707573 		.ascii	"cpussFmIrq\000"
 3214      73466D49 
 3214      727100
 3215              	.LASF30:
 3216 02e2 73727373 		.ascii	"srss_interrupt_mcwdt_1_IRQn\000"
 3216      5F696E74 
 3216      65727275 
 3216      70745F6D 
 3216      63776474 
 3217              	.LASF12:
 3218 02fe 696F7373 		.ascii	"ioss_interrupts_gpio_2_IRQn\000"
 3218      5F696E74 
ARM GAS  C:\Users\nicpa\AppData\Local\Temp\ccrvJxeB.s 			page 125


 3218      65727275 
 3218      7074735F 
 3218      6770696F 
 3219              	.LASF248:
 3220 031a 494E5452 		.ascii	"INTR_TX_SET\000"
 3220      5F54585F 
 3220      53455400 
 3221              	.LASF73:
 3222 0326 63707573 		.ascii	"cpuss_interrupts_dw0_13_IRQn\000"
 3222      735F696E 
 3222      74657272 
 3222      75707473 
 3222      5F647730 
 3223              	.LASF353:
 3224 0343 43595F53 		.ascii	"CY_SCB_I2C_ACK\000"
 3224      43425F49 
 3224      32435F41 
 3224      434B00
 3225              	.LASF290:
 3226 0352 70617373 		.ascii	"passSarChannels\000"
 3226      53617243 
 3226      68616E6E 
 3226      656C7300 
 3227              	.LASF131:
 3228 0362 74637077 		.ascii	"tcpwm_1_interrupts_23_IRQn\000"
 3228      6D5F315F 
 3228      696E7465 
 3228      72727570 
 3228      74735F32 
 3229              	.LASF129:
 3230 037d 74637077 		.ascii	"tcpwm_1_interrupts_21_IRQn\000"
 3230      6D5F315F 
 3230      696E7465 
 3230      72727570 
 3230      74735F32 
 3231              	.LASF355:
 3232 0398 63795F65 		.ascii	"cy_en_scb_i2c_command_t\000"
 3232      6E5F7363 
 3232      625F6932 
 3232      635F636F 
 3232      6D6D616E 
 3233              	.LASF315:
 3234 03b0 70657269 		.ascii	"periTrGrSize\000"
 3234      54724772 
 3234      53697A65 
 3234      00
 3235              	.LASF107:
 3236 03bd 74637077 		.ascii	"tcpwm_0_interrupts_7_IRQn\000"
 3236      6D5F305F 
 3236      696E7465 
 3236      72727570 
 3236      74735F37 
 3237              	.LASF382:
 3238 03d7 736C6176 		.ascii	"slaveRdBufEmpty\000"
 3238      65526442 
 3238      7566456D 
 3238      70747900 
ARM GAS  C:\Users\nicpa\AppData\Local\Temp\ccrvJxeB.s 			page 126


 3239              	.LASF318:
 3240 03e7 70657269 		.ascii	"periDivCmdPaDivSelPos\000"
 3240      44697643 
 3240      6D645061 
 3240      44697653 
 3240      656C506F 
 3241              	.LASF295:
 3242 03fd 63727970 		.ascii	"cryptoMemSize\000"
 3242      746F4D65 
 3242      6D53697A 
 3242      6500
 3243              	.LASF341:
 3244 040b 63707573 		.ascii	"cpussRam1Ctl0\000"
 3244      7352616D 
 3244      3143746C 
 3244      3000
 3245              	.LASF350:
 3246 0419 43595F53 		.ascii	"CY_SCB_I2C_MASTER\000"
 3246      43425F49 
 3246      32435F4D 
 3246      41535445 
 3246      5200
 3247              	.LASF76:
 3248 042b 63707573 		.ascii	"cpuss_interrupts_dw1_0_IRQn\000"
 3248      735F696E 
 3248      74657272 
 3248      75707473 
 3248      5F647731 
 3249              	.LASF354:
 3250 0447 43595F53 		.ascii	"CY_SCB_I2C_NAK\000"
 3250      43425F49 
 3250      32435F4E 
 3250      414B00
 3251              	.LASF102:
 3252 0456 74637077 		.ascii	"tcpwm_0_interrupts_2_IRQn\000"
 3252      6D5F305F 
 3252      696E7465 
 3252      72727570 
 3252      74735F32 
 3253              	.LASF357:
 3254 0470 63795F63 		.ascii	"cy_cb_scb_i2c_handle_addr_t\000"
 3254      625F7363 
 3254      625F6932 
 3254      635F6861 
 3254      6E646C65 
 3255              	.LASF412:
 3256 048c 433A5C55 		.ascii	"C:\\Users\\nicpa\\OneDrive\\Documents\\GBM2100\\Lab"
 3256      73657273 
 3256      5C6E6963 
 3256      70615C4F 
 3256      6E654472 
 3257 04b9 6F726174 		.ascii	"oratoire3.cydsn\000"
 3257      6F697265 
 3257      332E6379 
 3257      64736E00 
 3258              	.LASF410:
 3259 04c9 474E5520 		.ascii	"GNU C11 5.4.1 20160609 (release) [ARM/embedded-5-br"
ARM GAS  C:\Users\nicpa\AppData\Local\Temp\ccrvJxeB.s 			page 127


 3259      43313120 
 3259      352E342E 
 3259      31203230 
 3259      31363036 
 3260 04fc 616E6368 		.ascii	"anch revision 237715] -mcpu=cortex-m4 -mfloat-abi=s"
 3260      20726576 
 3260      6973696F 
 3260      6E203233 
 3260      37373135 
 3261 052f 6F667466 		.ascii	"oftfp -mfpu=fpv4-sp-d16 -mthumb -g -Og -ffunction-s"
 3261      70202D6D 
 3261      6670753D 
 3261      66707634 
 3261      2D73702D 
 3262 0562 65637469 		.ascii	"ections -ffat-lto-objects\000"
 3262      6F6E7320 
 3262      2D666661 
 3262      742D6C74 
 3262      6F2D6F62 
 3263              	.LASF277:
 3264 057c 70726F74 		.ascii	"protVersion\000"
 3264      56657273 
 3264      696F6E00 
 3265              	.LASF372:
 3266 0588 63795F73 		.ascii	"cy_stc_scb_i2c_context\000"
 3266      74635F73 
 3266      63625F69 
 3266      32635F63 
 3266      6F6E7465 
 3267              	.LASF202:
 3268 059f 55415254 		.ascii	"UART_RX_CTRL\000"
 3268      5F52585F 
 3268      4354524C 
 3268      00
 3269              	.LASF196:
 3270 05ac 52455345 		.ascii	"RESERVED\000"
 3270      52564544 
 3270      00
 3271              	.LASF174:
 3272 05b5 696E7431 		.ascii	"int16_t\000"
 3272      365F7400 
 3273              	.LASF146:
 3274 05bd 7564625F 		.ascii	"udb_interrupts_14_IRQn\000"
 3274      696E7465 
 3274      72727570 
 3274      74735F31 
 3274      345F4952 
 3275              	.LASF317:
 3276 05d4 70657269 		.ascii	"periDivCmdTypeSelPos\000"
 3276      44697643 
 3276      6D645479 
 3276      70655365 
 3276      6C506F73 
 3277              	.LASF334:
 3278 05e9 63707573 		.ascii	"cpussTrimRamCtlOffset\000"
 3278      73547269 
 3278      6D52616D 
ARM GAS  C:\Users\nicpa\AppData\Local\Temp\ccrvJxeB.s 			page 128


 3278      43746C4F 
 3278      66667365 
 3279              	.LASF257:
 3280 05ff 43795343 		.ascii	"CySCB_Type\000"
 3280      425F5479 
 3280      706500
 3281              	.LASF139:
 3282 060a 7564625F 		.ascii	"udb_interrupts_7_IRQn\000"
 3282      696E7465 
 3282      72727570 
 3282      74735F37 
 3282      5F495251 
 3283              	.LASF28:
 3284 0620 7363625F 		.ascii	"scb_8_interrupt_IRQn\000"
 3284      385F696E 
 3284      74657272 
 3284      7570745F 
 3284      4952516E 
 3285              	.LASF209:
 3286 0635 4932435F 		.ascii	"I2C_CFG\000"
 3286      43464700 
 3287              	.LASF383:
 3288 063d 736C6176 		.ascii	"slaveTxBuffer\000"
 3288      65547842 
 3288      75666665 
 3288      7200
 3289              	.LASF408:
 3290 064b 43795F53 		.ascii	"Cy_SCB_I2C_SetDataRate\000"
 3290      43425F49 
 3290      32435F53 
 3290      65744461 
 3290      74615261 
 3291              	.LASF125:
 3292 0662 74637077 		.ascii	"tcpwm_1_interrupts_17_IRQn\000"
 3292      6D5F315F 
 3292      696E7465 
 3292      72727570 
 3292      74735F31 
 3293              	.LASF221:
 3294 067d 52585F46 		.ascii	"RX_FIFO_RD_SILENT\000"
 3294      49464F5F 
 3294      52445F53 
 3294      494C454E 
 3294      5400
 3295              	.LASF385:
 3296 068f 736C6176 		.ascii	"slaveTxBufferIdx\000"
 3296      65547842 
 3296      75666665 
 3296      72496478 
 3296      00
 3297              	.LASF177:
 3298 06a0 75696E74 		.ascii	"uint32_t\000"
 3298      33325F74 
 3298      00
 3299              	.LASF223:
 3300 06a9 455A5F44 		.ascii	"EZ_DATA\000"
 3300      41544100 
ARM GAS  C:\Users\nicpa\AppData\Local\Temp\ccrvJxeB.s 			page 129


 3301              	.LASF238:
 3302 06b1 494E5452 		.ascii	"INTR_M_SET\000"
 3302      5F4D5F53 
 3302      455400
 3303              	.LASF17:
 3304 06bc 696F7373 		.ascii	"ioss_interrupts_gpio_7_IRQn\000"
 3304      5F696E74 
 3304      65727275 
 3304      7074735F 
 3304      6770696F 
 3305              	.LASF23:
 3306 06d8 696F7373 		.ascii	"ioss_interrupts_gpio_13_IRQn\000"
 3306      5F696E74 
 3306      65727275 
 3306      7074735F 
 3306      6770696F 
 3307              	.LASF147:
 3308 06f5 7564625F 		.ascii	"udb_interrupts_15_IRQn\000"
 3308      696E7465 
 3308      72727570 
 3308      74735F31 
 3308      355F4952 
 3309              	.LASF327:
 3310 070c 6770696F 		.ascii	"gpioPrtCfgOutOffset\000"
 3310      50727443 
 3310      66674F75 
 3310      744F6666 
 3310      73657400 
 3311              	.LASF365:
 3312 0720 656E6162 		.ascii	"enableWakeFromSleep\000"
 3312      6C655761 
 3312      6B654672 
 3312      6F6D536C 
 3312      65657000 
 3313              	.LASF97:
 3314 0734 63707573 		.ascii	"cpuss_interrupts_cm0_cti_1_IRQn\000"
 3314      735F696E 
 3314      74657272 
 3314      75707473 
 3314      5F636D30 
 3315              	.LASF347:
 3316 0754 666C6F61 		.ascii	"float\000"
 3316      7400
 3317              	.LASF270:
 3318 075a 63727970 		.ascii	"cryptoVersion\000"
 3318      746F5665 
 3318      7273696F 
 3318      6E00
 3319              	.LASF240:
 3320 0768 494E5452 		.ascii	"INTR_M_MASKED\000"
 3320      5F4D5F4D 
 3320      41534B45 
 3320      4400
 3321              	.LASF299:
 3322 0776 666C6173 		.ascii	"flashProgramDelay\000"
 3322      6850726F 
 3322      6772616D 
ARM GAS  C:\Users\nicpa\AppData\Local\Temp\ccrvJxeB.s 			page 130


 3322      44656C61 
 3322      7900
 3323              	.LASF55:
 3324 0788 7363625F 		.ascii	"scb_4_interrupt_IRQn\000"
 3324      345F696E 
 3324      74657272 
 3324      7570745F 
 3324      4952516E 
 3325              	.LASF134:
 3326 079d 7564625F 		.ascii	"udb_interrupts_2_IRQn\000"
 3326      696E7465 
 3326      72727570 
 3326      74735F32 
 3326      5F495251 
 3327              	.LASF181:
 3328 07b3 52534552 		.ascii	"RSERVED1\000"
 3328      56454431 
 3328      00
 3329              	.LASF207:
 3330 07bc 4932435F 		.ascii	"I2C_M_CMD\000"
 3330      4D5F434D 
 3330      4400
 3331              	.LASF81:
 3332 07c6 63707573 		.ascii	"cpuss_interrupts_dw1_5_IRQn\000"
 3332      735F696E 
 3332      74657272 
 3332      75707473 
 3332      5F647731 
 3333              	.LASF326:
 3334 07e2 6770696F 		.ascii	"gpioPrtCfgInOffset\000"
 3334      50727443 
 3334      6667496E 
 3334      4F666673 
 3334      657400
 3335              	.LASF87:
 3336 07f5 63707573 		.ascii	"cpuss_interrupts_dw1_11_IRQn\000"
 3336      735F696E 
 3336      74657272 
 3336      75707473 
 3336      5F647731 
 3337              	.LASF154:
 3338 0812 7573625F 		.ascii	"usb_interrupt_med_IRQn\000"
 3338      696E7465 
 3338      72727570 
 3338      745F6D65 
 3338      645F4952 
 3339              	.LASF298:
 3340 0829 666C6173 		.ascii	"flashWriteDelay\000"
 3340      68577269 
 3340      74654465 
 3340      6C617900 
 3341              	.LASF171:
 3342 0839 6C6F6E67 		.ascii	"long long unsigned int\000"
 3342      206C6F6E 
 3342      6720756E 
 3342      7369676E 
 3342      65642069 
ARM GAS  C:\Users\nicpa\AppData\Local\Temp\ccrvJxeB.s 			page 131


 3343              	.LASF323:
 3344 0850 70657269 		.ascii	"periDiv24_5CtlOffset\000"
 3344      44697632 
 3344      345F3543 
 3344      746C4F66 
 3344      66736574 
 3345              	.LASF328:
 3346 0865 6770696F 		.ascii	"gpioPrtCfgSioOffset\000"
 3346      50727443 
 3346      66675369 
 3346      6F4F6666 
 3346      73657400 
 3347              	.LASF48:
 3348 0879 63707573 		.ascii	"cpuss_interrupts_ipc_13_IRQn\000"
 3348      735F696E 
 3348      74657272 
 3348      75707473 
 3348      5F697063 
 3349              	.LASF282:
 3350 0896 63707573 		.ascii	"cpussIpc0Irq\000"
 3350      73497063 
 3350      30497271 
 3350      00
 3351              	.LASF31:
 3352 08a3 73727373 		.ascii	"srss_interrupt_backup_IRQn\000"
 3352      5F696E74 
 3352      65727275 
 3352      70745F62 
 3352      61636B75 
 3353              	.LASF117:
 3354 08be 74637077 		.ascii	"tcpwm_1_interrupts_9_IRQn\000"
 3354      6D5F315F 
 3354      696E7465 
 3354      72727570 
 3354      74735F39 
 3355              	.LASF164:
 3356 08d8 5F5F7569 		.ascii	"__uint16_t\000"
 3356      6E743136 
 3356      5F7400
 3357              	.LASF6:
 3358 08e3 53564361 		.ascii	"SVCall_IRQn\000"
 3358      6C6C5F49 
 3358      52516E00 
 3359              	.LASF362:
 3360 08ef 736C6176 		.ascii	"slaveAddressMask\000"
 3360      65416464 
 3360      72657373 
 3360      4D61736B 
 3360      00
 3361              	.LASF384:
 3362 0900 736C6176 		.ascii	"slaveTxBufferSize\000"
 3362      65547842 
 3362      75666665 
 3362      7253697A 
 3362      6500
 3363              	.LASF346:
 3364 0912 63686172 		.ascii	"char\000"
ARM GAS  C:\Users\nicpa\AppData\Local\Temp\ccrvJxeB.s 			page 132


 3364      00
 3365              	.LASF112:
 3366 0917 74637077 		.ascii	"tcpwm_1_interrupts_4_IRQn\000"
 3366      6D5F315F 
 3366      696E7465 
 3366      72727570 
 3366      74735F34 
 3367              	.LASF59:
 3368 0931 6373645F 		.ascii	"csd_interrupt_IRQn\000"
 3368      696E7465 
 3368      72727570 
 3368      745F4952 
 3368      516E00
 3369              	.LASF151:
 3370 0944 70726F66 		.ascii	"profile_interrupt_IRQn\000"
 3370      696C655F 
 3370      696E7465 
 3370      72727570 
 3370      745F4952 
 3371              	.LASF201:
 3372 095b 55415254 		.ascii	"UART_TX_CTRL\000"
 3372      5F54585F 
 3372      4354524C 
 3372      00
 3373              	.LASF21:
 3374 0968 696F7373 		.ascii	"ioss_interrupts_gpio_11_IRQn\000"
 3374      5F696E74 
 3374      65727275 
 3374      7074735F 
 3374      6770696F 
 3375              	.LASF120:
 3376 0985 74637077 		.ascii	"tcpwm_1_interrupts_12_IRQn\000"
 3376      6D5F315F 
 3376      696E7465 
 3376      72727570 
 3376      74735F31 
 3377              	.LASF43:
 3378 09a0 63707573 		.ascii	"cpuss_interrupts_ipc_8_IRQn\000"
 3378      735F696E 
 3378      74657272 
 3378      75707473 
 3378      5F697063 
 3379              	.LASF300:
 3380 09bc 666C6173 		.ascii	"flashEraseDelay\000"
 3380      68457261 
 3380      73654465 
 3380      6C617900 
 3381              	.LASF92:
 3382 09cc 63707573 		.ascii	"cpuss_interrupts_fault_0_IRQn\000"
 3382      735F696E 
 3382      74657272 
 3382      75707473 
 3382      5F666175 
 3383              	.LASF304:
 3384 09ea 666C6173 		.ascii	"flashCtlMainWs3Freq\000"
 3384      6843746C 
 3384      4D61696E 
ARM GAS  C:\Users\nicpa\AppData\Local\Temp\ccrvJxeB.s 			page 133


 3384      57733346 
 3384      72657100 
 3385              	.LASF160:
 3386 09fe 4952516E 		.ascii	"IRQn_Type\000"
 3386      5F547970 
 3386      6500
 3387              	.LASF286:
 3388 0a08 73727373 		.ascii	"srssNumPll\000"
 3388      4E756D50 
 3388      6C6C00
 3389              	.LASF379:
 3390 0a13 6D617374 		.ascii	"masterBufferIdx\000"
 3390      65724275 
 3390      66666572 
 3390      49647800 
 3391              	.LASF143:
 3392 0a23 7564625F 		.ascii	"udb_interrupts_11_IRQn\000"
 3392      696E7465 
 3392      72727570 
 3392      74735F31 
 3392      315F4952 
 3393              	.LASF37:
 3394 0a3a 63707573 		.ascii	"cpuss_interrupts_ipc_2_IRQn\000"
 3394      735F696E 
 3394      74657272 
 3394      75707473 
 3394      5F697063 
 3395              	.LASF232:
 3396 0a56 494E5452 		.ascii	"INTR_SPI_EC\000"
 3396      5F535049 
 3396      5F454300 
 3397              	.LASF297:
 3398 0a62 666C6173 		.ascii	"flashPipeRequired\000"
 3398      68506970 
 3398      65526571 
 3398      75697265 
 3398      6400
 3399              	.LASF390:
 3400 0a74 63624576 		.ascii	"cbEvents\000"
 3400      656E7473 
 3400      00
 3401              	.LASF369:
 3402 0a7d 5F426F6F 		.ascii	"_Bool\000"
 3402      6C00
 3403              	.LASF218:
 3404 0a83 52585F4D 		.ascii	"RX_MATCH\000"
 3404      41544348 
 3404      00
 3405              	.LASF371:
 3406 0a8c 63795F73 		.ascii	"cy_stc_scb_i2c_config\000"
 3406      74635F73 
 3406      63625F69 
 3406      32635F63 
 3406      6F6E6669 
 3407              	.LASF301:
 3408 0aa2 666C6173 		.ascii	"flashCtlMainWs0Freq\000"
 3408      6843746C 
ARM GAS  C:\Users\nicpa\AppData\Local\Temp\ccrvJxeB.s 			page 134


 3408      4D61696E 
 3408      57733046 
 3408      72657100 
 3409              	.LASF359:
 3410 0ab6 75736552 		.ascii	"useRxFifo\000"
 3410      78466966 
 3410      6F00
 3411              	.LASF149:
 3412 0ac0 61756469 		.ascii	"audioss_interrupt_i2s_IRQn\000"
 3412      6F73735F 
 3412      696E7465 
 3412      72727570 
 3412      745F6932 
 3413              	.LASF400:
 3414 0adb 49544D5F 		.ascii	"ITM_RxBuffer\000"
 3414      52784275 
 3414      66666572 
 3414      00
 3415              	.LASF265:
 3416 0ae8 6770696F 		.ascii	"gpioBase\000"
 3416      42617365 
 3416      00
 3417              	.LASF227:
 3418 0af1 494E5452 		.ascii	"INTR_I2C_EC\000"
 3418      5F493243 
 3418      5F454300 
 3419              	.LASF156:
 3420 0afd 70617373 		.ascii	"pass_interrupt_dacs_IRQn\000"
 3420      5F696E74 
 3420      65727275 
 3420      70745F64 
 3420      6163735F 
 3421              	.LASF109:
 3422 0b16 74637077 		.ascii	"tcpwm_1_interrupts_1_IRQn\000"
 3422      6D5F315F 
 3422      696E7465 
 3422      72727570 
 3422      74735F31 
 3423              	.LASF136:
 3424 0b30 7564625F 		.ascii	"udb_interrupts_4_IRQn\000"
 3424      696E7465 
 3424      72727570 
 3424      74735F34 
 3424      5F495251 
 3425              	.LASF61:
 3426 0b46 63707573 		.ascii	"cpuss_interrupts_dw0_1_IRQn\000"
 3426      735F696E 
 3426      74657272 
 3426      75707473 
 3426      5F647730 
 3427              	.LASF245:
 3428 0b62 494E5452 		.ascii	"INTR_S_MASKED\000"
 3428      5F535F4D 
 3428      41534B45 
 3428      4400
 3429              	.LASF150:
 3430 0b70 61756469 		.ascii	"audioss_interrupt_pdm_IRQn\000"
ARM GAS  C:\Users\nicpa\AppData\Local\Temp\ccrvJxeB.s 			page 135


 3430      6F73735F 
 3430      696E7465 
 3430      72727570 
 3430      745F7064 
 3431              	.LASF70:
 3432 0b8b 63707573 		.ascii	"cpuss_interrupts_dw0_10_IRQn\000"
 3432      735F696E 
 3432      74657272 
 3432      75707473 
 3432      5F647730 
 3433              	.LASF122:
 3434 0ba8 74637077 		.ascii	"tcpwm_1_interrupts_14_IRQn\000"
 3434      6D5F315F 
 3434      696E7465 
 3434      72727570 
 3434      74735F31 
 3435              	.LASF19:
 3436 0bc3 696F7373 		.ascii	"ioss_interrupts_gpio_9_IRQn\000"
 3436      5F696E74 
 3436      65727275 
 3436      7074735F 
 3436      6770696F 
 3437              	.LASF336:
 3438 0bdf 63707573 		.ascii	"cpussSysTickCtlOffset\000"
 3438      73537973 
 3438      5469636B 
 3438      43746C4F 
 3438      66667365 
 3439              	.LASF292:
 3440 0bf5 75646250 		.ascii	"udbPresent\000"
 3440      72657365 
 3440      6E7400
 3441              	.LASF89:
 3442 0c00 63707573 		.ascii	"cpuss_interrupts_dw1_13_IRQn\000"
 3442      735F696E 
 3442      74657272 
 3442      75707473 
 3442      5F647731 
 3443              	.LASF310:
 3444 0c1d 64775374 		.ascii	"dwStatusChIdxPos\000"
 3444      61747573 
 3444      43684964 
 3444      78506F73 
 3444      00
 3445              	.LASF363:
 3446 0c2e 61636365 		.ascii	"acceptAddrInFifo\000"
 3446      70744164 
 3446      6472496E 
 3446      4669666F 
 3446      00
 3447              	.LASF66:
 3448 0c3f 63707573 		.ascii	"cpuss_interrupts_dw0_6_IRQn\000"
 3448      735F696E 
 3448      74657272 
 3448      75707473 
 3448      5F647730 
 3449              	.LASF124:
ARM GAS  C:\Users\nicpa\AppData\Local\Temp\ccrvJxeB.s 			page 136


 3450 0c5b 74637077 		.ascii	"tcpwm_1_interrupts_16_IRQn\000"
 3450      6D5F315F 
 3450      696E7465 
 3450      72727570 
 3450      74735F31 
 3451              	.LASF20:
 3452 0c76 696F7373 		.ascii	"ioss_interrupts_gpio_10_IRQn\000"
 3452      5F696E74 
 3452      65727275 
 3452      7074735F 
 3452      6770696F 
 3453              	.LASF380:
 3454 0c93 6D617374 		.ascii	"masterNumBytes\000"
 3454      65724E75 
 3454      6D427974 
 3454      657300
 3455              	.LASF32:
 3456 0ca2 73727373 		.ascii	"srss_interrupt_IRQn\000"
 3456      5F696E74 
 3456      65727275 
 3456      70745F49 
 3456      52516E00 
 3457              	.LASF281:
 3458 0cb6 63707573 		.ascii	"cpussFlashPaSize\000"
 3458      73466C61 
 3458      73685061 
 3458      53697A65 
 3458      00
 3459              	.LASF83:
 3460 0cc7 63707573 		.ascii	"cpuss_interrupts_dw1_7_IRQn\000"
 3460      735F696E 
 3460      74657272 
 3460      75707473 
 3460      5F647731 
 3461              	.LASF260:
 3462 0ce3 666C6173 		.ascii	"flashcBase\000"
 3462      68634261 
 3462      736500
 3463              	.LASF352:
 3464 0cee 63795F65 		.ascii	"cy_en_scb_i2c_mode_t\000"
 3464      6E5F7363 
 3464      625F6932 
 3464      635F6D6F 
 3464      64655F74 
 3465              	.LASF256:
 3466 0d03 43795343 		.ascii	"CySCB_V1_Type\000"
 3466      425F5631 
 3466      5F547970 
 3466      6500
 3467              	.LASF178:
 3468 0d11 49534552 		.ascii	"ISER\000"
 3468      00
 3469              	.LASF322:
 3470 0d16 70657269 		.ascii	"periDiv16_5CtlOffset\000"
 3470      44697631 
 3470      365F3543 
 3470      746C4F66 
ARM GAS  C:\Users\nicpa\AppData\Local\Temp\ccrvJxeB.s 			page 137


 3470      66736574 
 3471              	.LASF157:
 3472 0d2b 756E636F 		.ascii	"unconnected_IRQn\000"
 3472      6E6E6563 
 3472      7465645F 
 3472      4952516E 
 3472      00
 3473              	.LASF78:
 3474 0d3c 63707573 		.ascii	"cpuss_interrupts_dw1_2_IRQn\000"
 3474      735F696E 
 3474      74657272 
 3474      75707473 
 3474      5F647731 
 3475              	.LASF244:
 3476 0d58 494E5452 		.ascii	"INTR_S_MASK\000"
 3476      5F535F4D 
 3476      41534B00 
 3477              	.LASF293:
 3478 0d64 73797350 		.ascii	"sysPmSimoPresent\000"
 3478      6D53696D 
 3478      6F507265 
 3478      73656E74 
 3478      00
 3479              	.LASF378:
 3480 0d75 6D617374 		.ascii	"masterBufferSize\000"
 3480      65724275 
 3480      66666572 
 3480      53697A65 
 3480      00
 3481              	.LASF230:
 3482 0d86 494E5452 		.ascii	"INTR_I2C_EC_MASKED\000"
 3482      5F493243 
 3482      5F45435F 
 3482      4D41534B 
 3482      454400
 3483              	.LASF155:
 3484 0d99 7573625F 		.ascii	"usb_interrupt_lo_IRQn\000"
 3484      696E7465 
 3484      72727570 
 3484      745F6C6F 
 3484      5F495251 
 3485              	.LASF364:
 3486 0daf 61636B47 		.ascii	"ackGeneralAddr\000"
 3486      656E6572 
 3486      616C4164 
 3486      647200
 3487              	.LASF45:
 3488 0dbe 63707573 		.ascii	"cpuss_interrupts_ipc_10_IRQn\000"
 3488      735F696E 
 3488      74657272 
 3488      75707473 
 3488      5F697063 
 3489              	.LASF95:
 3490 0ddb 63707573 		.ascii	"cpuss_interrupt_fm_IRQn\000"
 3490      735F696E 
 3490      74657272 
 3490      7570745F 
ARM GAS  C:\Users\nicpa\AppData\Local\Temp\ccrvJxeB.s 			page 138


 3490      666D5F49 
 3491              	.LASF243:
 3492 0df3 494E5452 		.ascii	"INTR_S_SET\000"
 3492      5F535F53 
 3492      455400
 3493              	.LASF114:
 3494 0dfe 74637077 		.ascii	"tcpwm_1_interrupts_6_IRQn\000"
 3494      6D5F315F 
 3494      696E7465 
 3494      72727570 
 3494      74735F36 
 3495              	.LASF141:
 3496 0e18 7564625F 		.ascii	"udb_interrupts_9_IRQn\000"
 3496      696E7465 
 3496      72727570 
 3496      74735F39 
 3496      5F495251 
 3497              	.LASF311:
 3498 0e2e 64775374 		.ascii	"dwStatusChIdxMsk\000"
 3498      61747573 
 3498      43684964 
 3498      784D736B 
 3498      00
 3499              	.LASF145:
 3500 0e3f 7564625F 		.ascii	"udb_interrupts_13_IRQn\000"
 3500      696E7465 
 3500      72727570 
 3500      74735F31 
 3500      335F4952 
 3501              	.LASF173:
 3502 0e56 75696E74 		.ascii	"uint8_t\000"
 3502      385F7400 
 3503              	.LASF127:
 3504 0e5e 74637077 		.ascii	"tcpwm_1_interrupts_19_IRQn\000"
 3504      6D5F315F 
 3504      696E7465 
 3504      72727570 
 3504      74735F31 
 3505              	.LASF386:
 3506 0e79 736C6176 		.ascii	"slaveTxBufferCnt\000"
 3506      65547842 
 3506      75666665 
 3506      72436E74 
 3506      00
 3507              	.LASF316:
 3508 0e8a 70657269 		.ascii	"periDivCmdDivSelMsk\000"
 3508      44697643 
 3508      6D644469 
 3508      7653656C 
 3508      4D736B00 
 3509              	.LASF65:
 3510 0e9e 63707573 		.ascii	"cpuss_interrupts_dw0_5_IRQn\000"
 3510      735F696E 
 3510      74657272 
 3510      75707473 
 3510      5F647730 
 3511              	.LASF29:
ARM GAS  C:\Users\nicpa\AppData\Local\Temp\ccrvJxeB.s 			page 139


 3512 0eba 73727373 		.ascii	"srss_interrupt_mcwdt_0_IRQn\000"
 3512      5F696E74 
 3512      65727275 
 3512      70745F6D 
 3512      63776474 
 3513              	.LASF158:
 3514 0ed6 73686F72 		.ascii	"short int\000"
 3514      7420696E 
 3514      7400
 3515              	.LASF324:
 3516 0ee0 6770696F 		.ascii	"gpioPrtIntrCfgOffset\000"
 3516      50727449 
 3516      6E747243 
 3516      66674F66 
 3516      66736574 
 3517              	.LASF27:
 3518 0ef5 6C70636F 		.ascii	"lpcomp_interrupt_IRQn\000"
 3518      6D705F69 
 3518      6E746572 
 3518      72757074 
 3518      5F495251 
 3519              	.LASF370:
 3520 0f0b 63795F73 		.ascii	"cy_stc_scb_i2c_config_t\000"
 3520      74635F73 
 3520      63625F69 
 3520      32635F63 
 3520      6F6E6669 
 3521              	.LASF40:
 3522 0f23 63707573 		.ascii	"cpuss_interrupts_ipc_5_IRQn\000"
 3522      735F696E 
 3522      74657272 
 3522      75707473 
 3522      5F697063 
 3523              	.LASF340:
 3524 0f3f 63707573 		.ascii	"cpussRam0Ctl0\000"
 3524      7352616D 
 3524      3043746C 
 3524      3000
 3525              	.LASF170:
 3526 0f4d 6C6F6E67 		.ascii	"long long int\000"
 3526      206C6F6E 
 3526      6720696E 
 3526      7400
 3527              	.LASF267:
 3528 0f5b 69706342 		.ascii	"ipcBase\000"
 3528      61736500 
 3529              	.LASF308:
 3530 0f63 64774368 		.ascii	"dwChCtlPrioPos\000"
 3530      43746C50 
 3530      72696F50 
 3530      6F7300
 3531              	.LASF268:
 3532 0f72 63727970 		.ascii	"cryptoBase\000"
 3532      746F4261 
 3532      736500
 3533              	.LASF35:
 3534 0f7d 63707573 		.ascii	"cpuss_interrupts_ipc_0_IRQn\000"
ARM GAS  C:\Users\nicpa\AppData\Local\Temp\ccrvJxeB.s 			page 140


 3534      735F696E 
 3534      74657272 
 3534      75707473 
 3534      5F697063 
 3535              	.LASF367:
 3536 0f99 6C6F7750 		.ascii	"lowPhaseDutyCycle\000"
 3536      68617365 
 3536      44757479 
 3536      4379636C 
 3536      6500
 3537              	.LASF101:
 3538 0fab 74637077 		.ascii	"tcpwm_0_interrupts_1_IRQn\000"
 3538      6D5F305F 
 3538      696E7465 
 3538      72727570 
 3538      74735F31 
 3539              	.LASF56:
 3540 0fc5 7363625F 		.ascii	"scb_5_interrupt_IRQn\000"
 3540      355F696E 
 3540      74657272 
 3540      7570745F 
 3540      4952516E 
 3541              	.LASF360:
 3542 0fda 75736554 		.ascii	"useTxFifo\000"
 3542      78466966 
 3542      6F00
 3543              	.LASF50:
 3544 0fe4 63707573 		.ascii	"cpuss_interrupts_ipc_15_IRQn\000"
 3544      735F696E 
 3544      74657272 
 3544      75707473 
 3544      5F697063 
 3545              	.LASF163:
 3546 1001 5F5F696E 		.ascii	"__int16_t\000"
 3546      7431365F 
 3546      7400
 3547              	.LASF105:
 3548 100b 74637077 		.ascii	"tcpwm_0_interrupts_5_IRQn\000"
 3548      6D5F305F 
 3548      696E7465 
 3548      72727570 
 3548      74735F35 
 3549              	.LASF204:
 3550 1025 55415254 		.ascii	"UART_FLOW_CTRL\000"
 3550      5F464C4F 
 3550      575F4354 
 3550      524C00
 3551              	.LASF406:
 3552 1034 43795F53 		.ascii	"Cy_SCB_I2C_Interrupt\000"
 3552      43425F49 
 3552      32435F49 
 3552      6E746572 
 3552      72757074 
 3553              	.LASF264:
 3554 1049 6873696F 		.ascii	"hsiomBase\000"
 3554      6D426173 
 3554      6500
ARM GAS  C:\Users\nicpa\AppData\Local\Temp\ccrvJxeB.s 			page 141


 3555              	.LASF376:
 3556 1053 6D617374 		.ascii	"masterRdDir\000"
 3556      65725264 
 3556      44697200 
 3557              	.LASF4:
 3558 105f 42757346 		.ascii	"BusFault_IRQn\000"
 3558      61756C74 
 3558      5F495251 
 3558      6E00
 3559              	.LASF330:
 3560 106d 63707573 		.ascii	"cpussCm4ClockCtlOffset\000"
 3560      73436D34 
 3560      436C6F63 
 3560      6B43746C 
 3560      4F666673 
 3561              	.LASF314:
 3562 1084 70657269 		.ascii	"periTrGrOffset\000"
 3562      54724772 
 3562      4F666673 
 3562      657400
 3563              	.LASF284:
 3564 1093 63707573 		.ascii	"cpussNotConnectedIrq\000"
 3564      734E6F74 
 3564      436F6E6E 
 3564      65637465 
 3564      64497271 
 3565              	.LASF133:
 3566 10a8 7564625F 		.ascii	"udb_interrupts_1_IRQn\000"
 3566      696E7465 
 3566      72727570 
 3566      74735F31 
 3566      5F495251 
 3567              	.LASF280:
 3568 10be 63707573 		.ascii	"cpussDwChNr\000"
 3568      73447743 
 3568      684E7200 
 3569              	.LASF8:
 3570 10ca 50656E64 		.ascii	"PendSV_IRQn\000"
 3570      53565F49 
 3570      52516E00 
 3571              	.LASF153:
 3572 10d6 7573625F 		.ascii	"usb_interrupt_hi_IRQn\000"
 3572      696E7465 
 3572      72727570 
 3572      745F6869 
 3572      5F495251 
 3573              	.LASF52:
 3574 10ec 7363625F 		.ascii	"scb_1_interrupt_IRQn\000"
 3574      315F696E 
 3574      74657272 
 3574      7570745F 
 3574      4952516E 
 3575              	.LASF119:
 3576 1101 74637077 		.ascii	"tcpwm_1_interrupts_11_IRQn\000"
 3576      6D5F315F 
 3576      696E7465 
 3576      72727570 
ARM GAS  C:\Users\nicpa\AppData\Local\Temp\ccrvJxeB.s 			page 142


 3576      74735F31 
 3577              	.LASF16:
 3578 111c 696F7373 		.ascii	"ioss_interrupts_gpio_6_IRQn\000"
 3578      5F696E74 
 3578      65727275 
 3578      7074735F 
 3578      6770696F 
 3579              	.LASF278:
 3580 1138 63707573 		.ascii	"cpussIpcNr\000"
 3580      73497063 
 3580      4E7200
 3581              	.LASF413:
 3582 1143 4932436D 		.ascii	"I2Cm_Interrupt\000"
 3582      5F496E74 
 3582      65727275 
 3582      707400
 3583              	.LASF331:
 3584 1152 63707573 		.ascii	"cpussCm4StatusOffset\000"
 3584      73436D34 
 3584      53746174 
 3584      75734F66 
 3584      66736574 
 3585              	.LASF96:
 3586 1167 63707573 		.ascii	"cpuss_interrupts_cm0_cti_0_IRQn\000"
 3586      735F696E 
 3586      74657272 
 3586      75707473 
 3586      5F636D30 
 3587              	.LASF85:
 3588 1187 63707573 		.ascii	"cpuss_interrupts_dw1_9_IRQn\000"
 3588      735F696E 
 3588      74657272 
 3588      75707473 
 3588      5F647731 
 3589              	.LASF69:
 3590 11a3 63707573 		.ascii	"cpuss_interrupts_dw0_9_IRQn\000"
 3590      735F696E 
 3590      74657272 
 3590      75707473 
 3590      5F647730 
 3591              	.LASF389:
 3592 11bf 736C6176 		.ascii	"slaveRxBufferIdx\000"
 3592      65527842 
 3592      75666665 
 3592      72496478 
 3592      00
 3593              	.LASF63:
 3594 11d0 63707573 		.ascii	"cpuss_interrupts_dw0_3_IRQn\000"
 3594      735F696E 
 3594      74657272 
 3594      75707473 
 3594      5F647730 
 3595              	.LASF342:
 3596 11ec 63707573 		.ascii	"cpussRam2Ctl0\000"
 3596      7352616D 
 3596      3243746C 
 3596      3000
ARM GAS  C:\Users\nicpa\AppData\Local\Temp\ccrvJxeB.s 			page 143


 3597              	.LASF375:
 3598 11fa 6D617374 		.ascii	"masterPause\000"
 3598      65725061 
 3598      75736500 
 3599              	.LASF184:
 3600 1206 49435052 		.ascii	"ICPR\000"
 3600      00
 3601              	.LASF72:
 3602 120b 63707573 		.ascii	"cpuss_interrupts_dw0_12_IRQn\000"
 3602      735F696E 
 3602      74657272 
 3602      75707473 
 3602      5F647730 
 3603              	.LASF396:
 3604 1228 43795F53 		.ascii	"Cy_SCB_I2C_Enable\000"
 3604      43425F49 
 3604      32435F45 
 3604      6E61626C 
 3604      6500
 3605              	.LASF252:
 3606 123a 494E5452 		.ascii	"INTR_RX\000"
 3606      5F525800 
 3607              	.LASF80:
 3608 1242 63707573 		.ascii	"cpuss_interrupts_dw1_4_IRQn\000"
 3608      735F696E 
 3608      74657272 
 3608      75707473 
 3608      5F647731 
 3609              	.LASF411:
 3610 125e 47656E65 		.ascii	"Generated_Source\\PSoC6\\I2Cm.c\000"
 3610      72617465 
 3610      645F536F 
 3610      75726365 
 3610      5C50536F 
 3611              	.LASF86:
 3612 127c 63707573 		.ascii	"cpuss_interrupts_dw1_10_IRQn\000"
 3612      735F696E 
 3612      74657272 
 3612      75707473 
 3612      5F647731 
 3613              	.LASF106:
 3614 1299 74637077 		.ascii	"tcpwm_0_interrupts_6_IRQn\000"
 3614      6D5F305F 
 3614      696E7465 
 3614      72727570 
 3614      74735F36 
 3615              	.LASF405:
 3616 12b3 4932436D 		.ascii	"I2Cm_SCB_IRQ_cfg\000"
 3616      5F534342 
 3616      5F495251 
 3616      5F636667 
 3616      00
 3617              	.LASF321:
 3618 12c4 70657269 		.ascii	"periDiv16CtlOffset\000"
 3618      44697631 
 3618      3643746C 
 3618      4F666673 
ARM GAS  C:\Users\nicpa\AppData\Local\Temp\ccrvJxeB.s 			page 144


 3618      657400
 3619              	.LASF388:
 3620 12d7 736C6176 		.ascii	"slaveRxBufferSize\000"
 3620      65527842 
 3620      75666665 
 3620      7253697A 
 3620      6500
 3621              	.LASF116:
 3622 12e9 74637077 		.ascii	"tcpwm_1_interrupts_8_IRQn\000"
 3622      6D5F315F 
 3622      696E7465 
 3622      72727570 
 3622      74735F38 
 3623              	.LASF165:
 3624 1303 73686F72 		.ascii	"short unsigned int\000"
 3624      7420756E 
 3624      7369676E 
 3624      65642069 
 3624      6E7400
 3625              	.LASF366:
 3626 1316 656E6162 		.ascii	"enableDigitalFilter\000"
 3626      6C654469 
 3626      67697461 
 3626      6C46696C 
 3626      74657200 
 3627              	.LASF258:
 3628 132a 6C6F6E67 		.ascii	"long double\000"
 3628      20646F75 
 3628      626C6500 
 3629              	.LASF75:
 3630 1336 63707573 		.ascii	"cpuss_interrupts_dw0_15_IRQn\000"
 3630      735F696E 
 3630      74657272 
 3630      75707473 
 3630      5F647730 
 3631              	.LASF175:
 3632 1353 75696E74 		.ascii	"uint16_t\000"
 3632      31365F74 
 3632      00
 3633              	.LASF229:
 3634 135c 494E5452 		.ascii	"INTR_I2C_EC_MASK\000"
 3634      5F493243 
 3634      5F45435F 
 3634      4D41534B 
 3634      00
 3635              	.LASF399:
 3636 136d 4952516E 		.ascii	"IRQn\000"
 3636      00
 3637              	.LASF313:
 3638 1372 70657269 		.ascii	"periTrCmdGrSelMsk\000"
 3638      5472436D 
 3638      64477253 
 3638      656C4D73 
 3638      6B00
 3639              	.LASF99:
 3640 1384 63707573 		.ascii	"cpuss_interrupts_cm4_cti_1_IRQn\000"
 3640      735F696E 
ARM GAS  C:\Users\nicpa\AppData\Local\Temp\ccrvJxeB.s 			page 145


 3640      74657272 
 3640      75707473 
 3640      5F636D34 
 3641              	.LASF111:
 3642 13a4 74637077 		.ascii	"tcpwm_1_interrupts_3_IRQn\000"
 3642      6D5F315F 
 3642      696E7465 
 3642      72727570 
 3642      74735F33 
 3643              	.LASF138:
 3644 13be 7564625F 		.ascii	"udb_interrupts_6_IRQn\000"
 3644      696E7465 
 3644      72727570 
 3644      74735F36 
 3644      5F495251 
 3645              	.LASF189:
 3646 13d4 53544952 		.ascii	"STIR\000"
 3646      00
 3647              	.LASF287:
 3648 13d9 73727373 		.ascii	"srssNumHfroot\000"
 3648      4E756D48 
 3648      66726F6F 
 3648      7400
 3649              	.LASF14:
 3650 13e7 696F7373 		.ascii	"ioss_interrupts_gpio_4_IRQn\000"
 3650      5F696E74 
 3650      65727275 
 3650      7074735F 
 3650      6770696F 
 3651              	.LASF271:
 3652 1403 64775665 		.ascii	"dwVersion\000"
 3652      7273696F 
 3652      6E00
 3653              	.LASF234:
 3654 140d 494E5452 		.ascii	"INTR_SPI_EC_MASK\000"
 3654      5F535049 
 3654      5F45435F 
 3654      4D41534B 
 3654      00
 3655              	.LASF42:
 3656 141e 63707573 		.ascii	"cpuss_interrupts_ipc_7_IRQn\000"
 3656      735F696E 
 3656      74657272 
 3656      75707473 
 3656      5F697063 
 3657              	.LASF391:
 3658 143a 63624164 		.ascii	"cbAddr\000"
 3658      647200
 3659              	.LASF137:
 3660 1441 7564625F 		.ascii	"udb_interrupts_5_IRQn\000"
 3660      696E7465 
 3660      72727570 
 3660      74735F35 
 3660      5F495251 
 3661              	.LASF190:
 3662 1457 73697A65 		.ascii	"sizetype\000"
 3662      74797065 
ARM GAS  C:\Users\nicpa\AppData\Local\Temp\ccrvJxeB.s 			page 146


 3662      00
 3663              	.LASF208:
 3664 1460 4932435F 		.ascii	"I2C_S_CMD\000"
 3664      535F434D 
 3664      4400
 3665              	.LASF338:
 3666 146a 63707573 		.ascii	"cpussCm4NmiCtlOffset\000"
 3666      73436D34 
 3666      4E6D6943 
 3666      746C4F66 
 3666      66736574 
 3667              	.LASF179:
 3668 147f 52455345 		.ascii	"RESERVED0\000"
 3668      52564544 
 3668      3000
 3669              	.LASF320:
 3670 1489 70657269 		.ascii	"periDiv8CtlOffset\000"
 3670      44697638 
 3670      43746C4F 
 3670      66667365 
 3670      7400
 3671              	.LASF183:
 3672 149b 52455345 		.ascii	"RESERVED2\000"
 3672      52564544 
 3672      3200
 3673              	.LASF185:
 3674 14a5 52455345 		.ascii	"RESERVED3\000"
 3674      52564544 
 3674      3300
 3675              	.LASF187:
 3676 14af 52455345 		.ascii	"RESERVED4\000"
 3676      52564544 
 3676      3400
 3677              	.LASF188:
 3678 14b9 52455345 		.ascii	"RESERVED5\000"
 3678      52564544 
 3678      3500
 3679              	.LASF217:
 3680 14c3 52455345 		.ascii	"RESERVED6\000"
 3680      52564544 
 3680      3600
 3681              	.LASF22:
 3682 14cd 696F7373 		.ascii	"ioss_interrupts_gpio_12_IRQn\000"
 3682      5F696E74 
 3682      65727275 
 3682      7074735F 
 3682      6770696F 
 3683              	.LASF222:
 3684 14ea 52455345 		.ascii	"RESERVED8\000"
 3684      52564544 
 3684      3800
 3685              	.LASF34:
 3686 14f4 626C6573 		.ascii	"bless_interrupt_IRQn\000"
 3686      735F696E 
 3686      74657272 
 3686      7570745F 
 3686      4952516E 
ARM GAS  C:\Users\nicpa\AppData\Local\Temp\ccrvJxeB.s 			page 147


 3687              	.LASF351:
 3688 1509 43595F53 		.ascii	"CY_SCB_I2C_MASTER_SLAVE\000"
 3688      43425F49 
 3688      32435F4D 
 3688      41535445 
 3688      525F534C 
 3689              	.LASF349:
 3690 1521 43595F53 		.ascii	"CY_SCB_I2C_SLAVE\000"
 3690      43425F49 
 3690      32435F53 
 3690      4C415645 
 3690      00
 3691              	.LASF167:
 3692 1532 6C6F6E67 		.ascii	"long int\000"
 3692      20696E74 
 3692      00
 3693              	.LASF91:
 3694 153b 63707573 		.ascii	"cpuss_interrupts_dw1_15_IRQn\000"
 3694      735F696E 
 3694      74657272 
 3694      75707473 
 3694      5F647731 
 3695              	.LASF269:
 3696 1558 63707573 		.ascii	"cpussVersion\000"
 3696      73566572 
 3696      73696F6E 
 3696      00
 3697              	.LASF206:
 3698 1565 4932435F 		.ascii	"I2C_STATUS\000"
 3698      53544154 
 3698      555300
 3699              	.LASF273:
 3700 1570 6770696F 		.ascii	"gpioVersion\000"
 3700      56657273 
 3700      696F6E00 
 3701              	.LASF1:
 3702 157c 4E6F6E4D 		.ascii	"NonMaskableInt_IRQn\000"
 3702      61736B61 
 3702      626C6549 
 3702      6E745F49 
 3702      52516E00 
 3703              	.LASF250:
 3704 1590 494E5452 		.ascii	"INTR_TX_MASKED\000"
 3704      5F54585F 
 3704      4D41534B 
 3704      454400
 3705              	.LASF272:
 3706 159f 666C6173 		.ascii	"flashcVersion\000"
 3706      68635665 
 3706      7273696F 
 3706      6E00
 3707              	.LASF294:
 3708 15ad 70726F74 		.ascii	"protBusMasterMask\000"
 3708      4275734D 
 3708      61737465 
 3708      724D6173 
 3708      6B00
ARM GAS  C:\Users\nicpa\AppData\Local\Temp\ccrvJxeB.s 			page 148


 3709              	.LASF263:
 3710 15bf 70726F74 		.ascii	"protBase\000"
 3710      42617365 
 3710      00
 3711              	.LASF57:
 3712 15c8 7363625F 		.ascii	"scb_6_interrupt_IRQn\000"
 3712      365F696E 
 3712      74657272 
 3712      7570745F 
 3712      4952516E 
 3713              	.LASF414:
 3714 15dd 4932436D 		.ascii	"I2Cm_Start\000"
 3714      5F537461 
 3714      727400
 3715              	.LASF47:
 3716 15e8 63707573 		.ascii	"cpuss_interrupts_ipc_12_IRQn\000"
 3716      735F696E 
 3716      74657272 
 3716      75707473 
 3716      5F697063 
 3717              	.LASF24:
 3718 1605 696F7373 		.ascii	"ioss_interrupts_gpio_14_IRQn\000"
 3718      5F696E74 
 3718      65727275 
 3718      7074735F 
 3718      6770696F 
 3719              	.LASF41:
 3720 1622 63707573 		.ascii	"cpuss_interrupts_ipc_6_IRQn\000"
 3720      735F696E 
 3720      74657272 
 3720      75707473 
 3720      5F697063 
 3721              	.LASF3:
 3722 163e 4D656D6F 		.ascii	"MemoryManagement_IRQn\000"
 3722      72794D61 
 3722      6E616765 
 3722      6D656E74 
 3722      5F495251 
 3723              	.LASF247:
 3724 1654 494E5452 		.ascii	"INTR_TX\000"
 3724      5F545800 
 3725              	.LASF203:
 3726 165c 55415254 		.ascii	"UART_RX_STATUS\000"
 3726      5F52585F 
 3726      53544154 
 3726      555300
 3727              	.LASF88:
 3728 166b 63707573 		.ascii	"cpuss_interrupts_dw1_12_IRQn\000"
 3728      735F696E 
 3728      74657272 
 3728      75707473 
 3728      5F647731 
 3729              	.LASF18:
 3730 1688 696F7373 		.ascii	"ioss_interrupts_gpio_8_IRQn\000"
 3730      5F696E74 
 3730      65727275 
 3730      7074735F 
ARM GAS  C:\Users\nicpa\AppData\Local\Temp\ccrvJxeB.s 			page 149


 3730      6770696F 
 3731              	.LASF333:
 3732 16a4 63707573 		.ascii	"cpussCm4PwrCtlOffset\000"
 3732      73436D34 
 3732      50777243 
 3732      746C4F66 
 3732      66736574 
 3733              	.LASF152:
 3734 16b9 736D6966 		.ascii	"smif_interrupt_IRQn\000"
 3734      5F696E74 
 3734      65727275 
 3734      70745F49 
 3734      52516E00 
 3735              	.LASF53:
 3736 16cd 7363625F 		.ascii	"scb_2_interrupt_IRQn\000"
 3736      325F696E 
 3736      74657272 
 3736      7570745F 
 3736      4952516E 
 3737              	.LASF191:
 3738 16e2 4E564943 		.ascii	"NVIC_Type\000"
 3738      5F547970 
 3738      6500
 3739              	.LASF211:
 3740 16ec 54585F46 		.ascii	"TX_FIFO_CTRL\000"
 3740      49464F5F 
 3740      4354524C 
 3740      00
 3741              	.LASF13:
 3742 16f9 696F7373 		.ascii	"ioss_interrupts_gpio_3_IRQn\000"
 3742      5F696E74 
 3742      65727275 
 3742      7074735F 
 3742      6770696F 
 3743              	.LASF235:
 3744 1715 494E5452 		.ascii	"INTR_SPI_EC_MASKED\000"
 3744      5F535049 
 3744      5F45435F 
 3744      4D41534B 
 3744      454400
 3745              	.LASF74:
 3746 1728 63707573 		.ascii	"cpuss_interrupts_dw0_14_IRQn\000"
 3746      735F696E 
 3746      74657272 
 3746      75707473 
 3746      5F647730 
 3747              	.LASF197:
 3748 1745 5350495F 		.ascii	"SPI_CTRL\000"
 3748      4354524C 
 3748      00
 3749              	.LASF82:
 3750 174e 63707573 		.ascii	"cpuss_interrupts_dw1_6_IRQn\000"
 3750      735F696E 
 3750      74657272 
 3750      75707473 
 3750      5F647731 
 3751              	.LASF130:
ARM GAS  C:\Users\nicpa\AppData\Local\Temp\ccrvJxeB.s 			page 150


 3752 176a 74637077 		.ascii	"tcpwm_1_interrupts_22_IRQn\000"
 3752      6D5F315F 
 3752      696E7465 
 3752      72727570 
 3752      74735F32 
 3753              	.LASF214:
 3754 1785 52585F43 		.ascii	"RX_CTRL\000"
 3754      54524C00 
 3755              	.LASF60:
 3756 178d 63707573 		.ascii	"cpuss_interrupts_dw0_0_IRQn\000"
 3756      735F696E 
 3756      74657272 
 3756      75707473 
 3756      5F647730 
 3757              	.LASF335:
 3758 17a9 63707573 		.ascii	"cpussTrimRomCtlOffset\000"
 3758      73547269 
 3758      6D526F6D 
 3758      43746C4F 
 3758      66667365 
 3759              	.LASF394:
 3760 17bf 696E7472 		.ascii	"intrPriority\000"
 3760      5072696F 
 3760      72697479 
 3760      00
 3761              	.LASF144:
 3762 17cc 7564625F 		.ascii	"udb_interrupts_12_IRQn\000"
 3762      696E7465 
 3762      72727570 
 3762      74735F31 
 3762      325F4952 
 3763              	.LASF9:
 3764 17e3 53797354 		.ascii	"SysTick_IRQn\000"
 3764      69636B5F 
 3764      4952516E 
 3764      00
 3765              	.LASF288:
 3766 17f0 70657269 		.ascii	"periClockNr\000"
 3766      436C6F63 
 3766      6B4E7200 
 3767              	.LASF205:
 3768 17fc 4932435F 		.ascii	"I2C_CTRL\000"
 3768      4354524C 
 3768      00
 3769              	.LASF274:
 3770 1805 6873696F 		.ascii	"hsiomVersion\000"
 3770      6D566572 
 3770      73696F6E 
 3770      00
 3771              	.LASF77:
 3772 1812 63707573 		.ascii	"cpuss_interrupts_dw1_1_IRQn\000"
 3772      735F696E 
 3772      74657272 
 3772      75707473 
 3772      5F647731 
 3773              	.LASF343:
 3774 182e 69706353 		.ascii	"ipcStructSize\000"
ARM GAS  C:\Users\nicpa\AppData\Local\Temp\ccrvJxeB.s 			page 151


 3774      74727563 
 3774      7453697A 
 3774      6500
 3775              	.LASF169:
 3776 183c 6C6F6E67 		.ascii	"long unsigned int\000"
 3776      20756E73 
 3776      69676E65 
 3776      6420696E 
 3776      7400
 3777              	.LASF103:
 3778 184e 74637077 		.ascii	"tcpwm_0_interrupts_3_IRQn\000"
 3778      6D5F305F 
 3778      696E7465 
 3778      72727570 
 3778      74735F33 
 3779              	.LASF237:
 3780 1868 494E5452 		.ascii	"INTR_M\000"
 3780      5F4D00
 3781              	.LASF339:
 3782 186f 63707573 		.ascii	"cpussRomCtl\000"
 3782      73526F6D 
 3782      43746C00 
 3783              	.LASF64:
 3784 187b 63707573 		.ascii	"cpuss_interrupts_dw0_4_IRQn\000"
 3784      735F696E 
 3784      74657272 
 3784      75707473 
 3784      5F647730 
 3785              	.LASF242:
 3786 1897 494E5452 		.ascii	"INTR_S\000"
 3786      5F5300
 3787              	.LASF176:
 3788 189e 696E7433 		.ascii	"int32_t\000"
 3788      325F7400 
 3789              	.LASF345:
 3790 18a6 63795F73 		.ascii	"cy_stc_device_t\000"
 3790      74635F64 
 3790      65766963 
 3790      655F7400 
 3791              	.LASF239:
 3792 18b6 494E5452 		.ascii	"INTR_M_MASK\000"
 3792      5F4D5F4D 
 3792      41534B00 
 3793              	.LASF113:
 3794 18c2 74637077 		.ascii	"tcpwm_1_interrupts_5_IRQn\000"
 3794      6D5F315F 
 3794      696E7465 
 3794      72727570 
 3794      74735F35 
 3795              	.LASF140:
 3796 18dc 7564625F 		.ascii	"udb_interrupts_8_IRQn\000"
 3796      696E7465 
 3796      72727570 
 3796      74735F38 
 3796      5F495251 
 3797              	.LASF262:
 3798 18f2 75646242 		.ascii	"udbBase\000"
ARM GAS  C:\Users\nicpa\AppData\Local\Temp\ccrvJxeB.s 			page 152


 3798      61736500 
 3799              	.LASF332:
 3800 18fa 63707573 		.ascii	"cpussCm0StatusOffset\000"
 3800      73436D30 
 3800      53746174 
 3800      75734F66 
 3800      66736574 
 3801              	.LASF361:
 3802 190f 736C6176 		.ascii	"slaveAddress\000"
 3802      65416464 
 3802      72657373 
 3802      00
 3803              	.LASF198:
 3804 191c 5350495F 		.ascii	"SPI_STATUS\000"
 3804      53544154 
 3804      555300
 3805              	.LASF126:
 3806 1927 74637077 		.ascii	"tcpwm_1_interrupts_18_IRQn\000"
 3806      6D5F315F 
 3806      696E7465 
 3806      72727570 
 3806      74735F31 
 3807              	.LASF7:
 3808 1942 44656275 		.ascii	"DebugMonitor_IRQn\000"
 3808      674D6F6E 
 3808      69746F72 
 3808      5F495251 
 3808      6E00
 3809              	.LASF5:
 3810 1954 55736167 		.ascii	"UsageFault_IRQn\000"
 3810      65466175 
 3810      6C745F49 
 3810      52516E00 
 3811              	.LASF108:
 3812 1964 74637077 		.ascii	"tcpwm_1_interrupts_0_IRQn\000"
 3812      6D5F315F 
 3812      696E7465 
 3812      72727570 
 3812      74735F30 
 3813              	.LASF135:
 3814 197e 7564625F 		.ascii	"udb_interrupts_3_IRQn\000"
 3814      696E7465 
 3814      72727570 
 3814      74735F33 
 3814      5F495251 
 3815              	.LASF162:
 3816 1994 756E7369 		.ascii	"unsigned char\000"
 3816      676E6564 
 3816      20636861 
 3816      7200
 3817              	.LASF168:
 3818 19a2 5F5F7569 		.ascii	"__uint32_t\000"
 3818      6E743332 
 3818      5F7400
 3819              	.LASF344:
 3820 19ad 6970634C 		.ascii	"ipcLockStatusOffset\000"
 3820      6F636B53 
ARM GAS  C:\Users\nicpa\AppData\Local\Temp\ccrvJxeB.s 			page 153


 3820      74617475 
 3820      734F6666 
 3820      73657400 
 3821              	.LASF121:
 3822 19c1 74637077 		.ascii	"tcpwm_1_interrupts_13_IRQn\000"
 3822      6D5F315F 
 3822      696E7465 
 3822      72727570 
 3822      74735F31 
 3823              	.LASF51:
 3824 19dc 7363625F 		.ascii	"scb_0_interrupt_IRQn\000"
 3824      305F696E 
 3824      74657272 
 3824      7570745F 
 3824      4952516E 
 3825              	.LASF39:
 3826 19f1 63707573 		.ascii	"cpuss_interrupts_ipc_4_IRQn\000"
 3826      735F696E 
 3826      74657272 
 3826      75707473 
 3826      5F697063 
 3827              	.LASF325:
 3828 1a0d 6770696F 		.ascii	"gpioPrtCfgOffset\000"
 3828      50727443 
 3828      66674F66 
 3828      66736574 
 3828      00
 3829              	.LASF11:
 3830 1a1e 696F7373 		.ascii	"ioss_interrupts_gpio_1_IRQn\000"
 3830      5F696E74 
 3830      65727275 
 3830      7074735F 
 3830      6770696F 
 3831              	.LASF104:
 3832 1a3a 74637077 		.ascii	"tcpwm_0_interrupts_4_IRQn\000"
 3832      6D5F305F 
 3832      696E7465 
 3832      72727570 
 3832      74735F34 
 3833              	.LASF226:
 3834 1a54 52455345 		.ascii	"RESERVED10\000"
 3834      52564544 
 3834      313000
 3835              	.LASF228:
 3836 1a5f 52455345 		.ascii	"RESERVED11\000"
 3836      52564544 
 3836      313100
 3837              	.LASF231:
 3838 1a6a 52455345 		.ascii	"RESERVED12\000"
 3838      52564544 
 3838      313200
 3839              	.LASF233:
 3840 1a75 52455345 		.ascii	"RESERVED13\000"
 3840      52564544 
 3840      313300
 3841              	.LASF236:
 3842 1a80 52455345 		.ascii	"RESERVED14\000"
ARM GAS  C:\Users\nicpa\AppData\Local\Temp\ccrvJxeB.s 			page 154


 3842      52564544 
 3842      313400
 3843              	.LASF241:
 3844 1a8b 52455345 		.ascii	"RESERVED15\000"
 3844      52564544 
 3844      313500
 3845              	.LASF246:
 3846 1a96 52455345 		.ascii	"RESERVED16\000"
 3846      52564544 
 3846      313600
 3847              	.LASF251:
 3848 1aa1 52455345 		.ascii	"RESERVED17\000"
 3848      52564544 
 3848      313700
 3849              	.LASF216:
 3850 1aac 52585F46 		.ascii	"RX_FIFO_STATUS\000"
 3850      49464F5F 
 3850      53544154 
 3850      555300
 3851              	.LASF306:
 3852 1abb 64774368 		.ascii	"dwChOffset\000"
 3852      4F666673 
 3852      657400
 3853              	.LASF180:
 3854 1ac6 49434552 		.ascii	"ICER\000"
 3854      00
 3855              	.LASF373:
 3856 1acb 73746174 		.ascii	"state\000"
 3856      6500
 3857              	.LASF186:
 3858 1ad1 49414252 		.ascii	"IABR\000"
 3858      00
 3859              	.LASF213:
 3860 1ad6 54585F46 		.ascii	"TX_FIFO_WR\000"
 3860      49464F5F 
 3860      575200
 3861              	.LASF26:
 3862 1ae1 696F7373 		.ascii	"ioss_interrupt_vdd_IRQn\000"
 3862      5F696E74 
 3862      65727275 
 3862      70745F76 
 3862      64645F49 
 3863              	.LASF161:
 3864 1af9 5F5F7569 		.ascii	"__uint8_t\000"
 3864      6E74385F 
 3864      7400
 3865              	.LASF49:
 3866 1b03 63707573 		.ascii	"cpuss_interrupts_ipc_14_IRQn\000"
 3866      735F696E 
 3866      74657272 
 3866      75707473 
 3866      5F697063 
 3867              	.LASF0:
 3868 1b20 52657365 		.ascii	"Reset_IRQn\000"
 3868      745F4952 
 3868      516E00
 3869              	.LASF296:
ARM GAS  C:\Users\nicpa\AppData\Local\Temp\ccrvJxeB.s 			page 155


 3870 1b2b 666C6173 		.ascii	"flashRwwRequired\000"
 3870      68527777 
 3870      52657175 
 3870      69726564 
 3870      00
 3871              	.LASF210:
 3872 1b3c 54585F43 		.ascii	"TX_CTRL\000"
 3872      54524C00 
 3873              	.LASF128:
 3874 1b44 74637077 		.ascii	"tcpwm_1_interrupts_20_IRQn\000"
 3874      6D5F315F 
 3874      696E7465 
 3874      72727570 
 3874      74735F32 
 3875              	.LASF404:
 3876 1b5f 4932436D 		.ascii	"I2Cm_context\000"
 3876      5F636F6E 
 3876      74657874 
 3876      00
 3877              	.LASF291:
 3878 1b6c 65704D6F 		.ascii	"epMonitorNr\000"
 3878      6E69746F 
 3878      724E7200 
 3879              	.LASF68:
 3880 1b78 63707573 		.ascii	"cpuss_interrupts_dw0_8_IRQn\000"
 3880      735F696E 
 3880      74657272 
 3880      75707473 
 3880      5F647730 
 3881              	.LASF407:
 3882 1b94 43795F53 		.ascii	"Cy_SCB_I2C_Init\000"
 3882      43425F49 
 3882      32435F49 
 3882      6E697400 
 3883              	.LASF2:
 3884 1ba4 48617264 		.ascii	"HardFault_IRQn\000"
 3884      4661756C 
 3884      745F4952 
 3884      516E00
 3885              	.LASF159:
 3886 1bb3 7369676E 		.ascii	"signed char\000"
 3886      65642063 
 3886      68617200 
 3887              	.LASF148:
 3888 1bbf 70617373 		.ascii	"pass_interrupt_sar_IRQn\000"
 3888      5F696E74 
 3888      65727275 
 3888      70745F73 
 3888      61725F49 
 3889              	.LASF132:
 3890 1bd7 7564625F 		.ascii	"udb_interrupts_0_IRQn\000"
 3890      696E7465 
 3890      72727570 
 3890      74735F30 
 3890      5F495251 
 3891              	.LASF200:
 3892 1bed 55415254 		.ascii	"UART_CTRL\000"
ARM GAS  C:\Users\nicpa\AppData\Local\Temp\ccrvJxeB.s 			page 156


 3892      5F435452 
 3892      4C00
 3893              	.LASF279:
 3894 1bf7 63707573 		.ascii	"cpussIpcIrqNr\000"
 3894      73497063 
 3894      4972714E 
 3894      7200
 3895              	.LASF254:
 3896 1c05 494E5452 		.ascii	"INTR_RX_MASK\000"
 3896      5F52585F 
 3896      4D41534B 
 3896      00
 3897              	.LASF309:
 3898 1c12 64774368 		.ascii	"dwChCtlPreemptablePos\000"
 3898      43746C50 
 3898      7265656D 
 3898      70746162 
 3898      6C65506F 
 3899              	.LASF194:
 3900 1c28 434D445F 		.ascii	"CMD_RESP_CTRL\000"
 3900      52455350 
 3900      5F435452 
 3900      4C00
 3901              	.LASF15:
 3902 1c36 696F7373 		.ascii	"ioss_interrupts_gpio_5_IRQn\000"
 3902      5F696E74 
 3902      65727275 
 3902      7074735F 
 3902      6770696F 
 3903              	.LASF44:
 3904 1c52 63707573 		.ascii	"cpuss_interrupts_ipc_9_IRQn\000"
 3904      735F696E 
 3904      74657272 
 3904      75707473 
 3904      5F697063 
 3905              	.LASF358:
 3906 1c6e 6932634D 		.ascii	"i2cMode\000"
 3906      6F646500 
 3907              	.LASF182:
 3908 1c76 49535052 		.ascii	"ISPR\000"
 3908      00
 3909              	.LASF276:
 3910 1c7b 70657269 		.ascii	"periVersion\000"
 3910      56657273 
 3910      696F6E00 
 3911              	.LASF93:
 3912 1c87 63707573 		.ascii	"cpuss_interrupts_fault_1_IRQn\000"
 3912      735F696E 
 3912      74657272 
 3912      75707473 
 3912      5F666175 
 3913              	.LASF348:
 3914 1ca5 646F7562 		.ascii	"double\000"
 3914      6C6500
 3915              	.LASF266:
 3916 1cac 70617373 		.ascii	"passBase\000"
 3916      42617365 
ARM GAS  C:\Users\nicpa\AppData\Local\Temp\ccrvJxeB.s 			page 157


 3916      00
 3917              	.LASF303:
 3918 1cb5 666C6173 		.ascii	"flashCtlMainWs2Freq\000"
 3918      6843746C 
 3918      4D61696E 
 3918      57733246 
 3918      72657100 
 3919              	.LASF10:
 3920 1cc9 696F7373 		.ascii	"ioss_interrupts_gpio_0_IRQn\000"
 3920      5F696E74 
 3920      65727275 
 3920      7074735F 
 3920      6770696F 
 3921              	.LASF253:
 3922 1ce5 494E5452 		.ascii	"INTR_RX_SET\000"
 3922      5F52585F 
 3922      53455400 
 3923              	.LASF199:
 3924 1cf1 52455345 		.ascii	"RESERVED1\000"
 3924      52564544 
 3924      3100
 3925              	.LASF71:
 3926 1cfb 63707573 		.ascii	"cpuss_interrupts_dw0_11_IRQn\000"
 3926      735F696E 
 3926      74657272 
 3926      75707473 
 3926      5F647730 
 3927              	.LASF193:
 3928 1d18 53544154 		.ascii	"STATUS\000"
 3928      555300
 3929              	.LASF392:
 3930 1d1f 63795F73 		.ascii	"cy_stc_scb_i2c_context_t\000"
 3930      74635F73 
 3930      63625F69 
 3930      32635F63 
 3930      6F6E7465 
 3931              	.LASF305:
 3932 1d38 666C6173 		.ascii	"flashCtlMainWs4Freq\000"
 3932      6843746C 
 3932      4D61696E 
 3932      57733446 
 3932      72657100 
 3933              	.LASF79:
 3934 1d4c 63707573 		.ascii	"cpuss_interrupts_dw1_3_IRQn\000"
 3934      735F696E 
 3934      74657272 
 3934      75707473 
 3934      5F647731 
 3935              	.LASF118:
 3936 1d68 74637077 		.ascii	"tcpwm_1_interrupts_10_IRQn\000"
 3936      6D5F315F 
 3936      696E7465 
 3936      72727570 
 3936      74735F31 
 3937              	.LASF219:
 3938 1d83 52455345 		.ascii	"RESERVED7\000"
 3938      52564544 
ARM GAS  C:\Users\nicpa\AppData\Local\Temp\ccrvJxeB.s 			page 158


 3938      3700
 3939              	.LASF224:
 3940 1d8d 52455345 		.ascii	"RESERVED9\000"
 3940      52564544 
 3940      3900
 3941              	.LASF402:
 3942 1d97 4932436D 		.ascii	"I2Cm_initVar\000"
 3942      5F696E69 
 3942      74566172 
 3942      00
 3943              	.LASF220:
 3944 1da4 52585F46 		.ascii	"RX_FIFO_RD\000"
 3944      49464F5F 
 3944      524400
 3945              	.LASF94:
 3946 1daf 63707573 		.ascii	"cpuss_interrupt_crypto_IRQn\000"
 3946      735F696E 
 3946      74657272 
 3946      7570745F 
 3946      63727970 
 3947              	.LASF100:
 3948 1dcb 74637077 		.ascii	"tcpwm_0_interrupts_0_IRQn\000"
 3948      6D5F305F 
 3948      696E7465 
 3948      72727570 
 3948      74735F30 
 3949              	.LASF275:
 3950 1de5 69706356 		.ascii	"ipcVersion\000"
 3950      65727369 
 3950      6F6E00
 3951              	.LASF38:
 3952 1df0 63707573 		.ascii	"cpuss_interrupts_ipc_3_IRQn\000"
 3952      735F696E 
 3952      74657272 
 3952      75707473 
 3952      5F697063 
 3953              	.LASF255:
 3954 1e0c 494E5452 		.ascii	"INTR_RX_MASKED\000"
 3954      5F52585F 
 3954      4D41534B 
 3954      454400
 3955              	.LASF312:
 3956 1e1b 70657269 		.ascii	"periTrCmdOffset\000"
 3956      5472436D 
 3956      644F6666 
 3956      73657400 
 3957              	.LASF58:
 3958 1e2b 7363625F 		.ascii	"scb_7_interrupt_IRQn\000"
 3958      375F696E 
 3958      74657272 
 3958      7570745F 
 3958      4952516E 
 3959              	.LASF393:
 3960 1e40 696E7472 		.ascii	"intrSrc\000"
 3960      53726300 
 3961              	.LASF192:
 3962 1e48 4354524C 		.ascii	"CTRL\000"
ARM GAS  C:\Users\nicpa\AppData\Local\Temp\ccrvJxeB.s 			page 159


 3962      00
 3963              	.LASF98:
 3964 1e4d 63707573 		.ascii	"cpuss_interrupts_cm4_cti_0_IRQn\000"
 3964      735F696E 
 3964      74657272 
 3964      75707473 
 3964      5F636D34 
 3965              	.LASF110:
 3966 1e6d 74637077 		.ascii	"tcpwm_1_interrupts_2_IRQn\000"
 3966      6D5F315F 
 3966      696E7465 
 3966      72727570 
 3966      74735F32 
 3967              		.ident	"GCC: (GNU Tools for ARM Embedded Processors) 5.4.1 20160609 (release) [ARM/embedded-5-bran
