`timescale 1ns / 1ps



module project_2(
    input A,
    input B,
    output Z
    );
    assign Z= A & B;
endmodule
