# Detailed Placement Report (2 lines)

The detailed placement report refines cell positions to legal, grid-aligned locations while resolving overlaps from global placement.

This stage ensures design-rule-correct placement, reducing routing complexity and improving overall timing quality.

```
==========================================================================
detailed place report_tns
--------------------------------------------------------------------------
tns max 0.00

==========================================================================
detailed place report_wns
--------------------------------------------------------------------------
wns max 0.00

==========================================================================
detailed place report_worst_slack
--------------------------------------------------------------------------
worst slack max 5.96

==========================================================================
detailed place report_clock_min_period
--------------------------------------------------------------------------
clk period_min = 5.04 fmax = 198.52

==========================================================================
detailed place report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: core.CPU_inc_pc_a2[2]$DFF_P
            (rising edge-triggered flip-flop clocked by clk)
Endpoint: core.CPU_inc_pc_a3[2]$DFF_P
          (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ core.CPU_inc_pc_a2[2]$DFF_P/CLK (sky130_fd_sc_hd__dfxtp_1)
     1    0.00    0.03    0.28    0.28 ^ core.CPU_inc_pc_a2[2]$DFF_P/Q (sky130_fd_sc_hd__dfxtp_1)
                                         core.CPU_inc_pc_a2[2] (net)
                  0.03    0.00    0.28 ^ core.CPU_inc_pc_a3[2]$DFF_P/D (sky130_fd_sc_hd__dfxtp_1)
                                  0.28   data arrival time

                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ core.CPU_inc_pc_a3[2]$DFF_P/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.03   -0.03   library hold time
                                 -0.03   data required time
-----------------------------------------------------------------------------
                                 -0.03   data required time
                                 -0.28   data arrival time
-----------------------------------------------------------------------------
                                  0.31   slack (MET)



==========================================================================
detailed place report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: core.CPU_src1_value_a3[11]$DFF_P
            (rising edge-triggered flip-flop clocked by clk)
Endpoint: core.CPU_Xreg_value_a4[8][27]$SDFFE_PP0P
          (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ core.CPU_src1_value_a3[11]$DFF_P/CLK (sky130_fd_sc_hd__dfxtp_1)
     7    0.06    0.58    0.67    0.67 ^ core.CPU_src1_value_a3[11]$DFF_P/Q (sky130_fd_sc_hd__dfxtp_1)
                                         core.CPU_src1_value_a3[11] (net)
                  0.58    0.00    0.67 ^ 10827/A (sky130_fd_sc_hd__ha_1)
    10    0.03    0.19    0.45    1.12 v 10827/SUM (sky130_fd_sc_hd__ha_1)
                                         00092 (net)
                  0.19    0.00    1.12 v 07812/A (sky130_fd_sc_hd__nor4_1)
     2    0.01    0.37    0.42    1.54 ^ 07812/Y (sky130_fd_sc_hd__nor4_1)
                                         02899 (net)
                  0.37    0.00    1.54 ^ place403/A (sky130_fd_sc_hd__buf_4)
     2    0.01    0.04    0.19    1.73 ^ place403/X (sky130_fd_sc_hd__buf_4)
                                         net402 (net)
                  0.04    0.00    1.73 ^ 07813/B (sky130_fd_sc_hd__nand2_1)
     1    0.01    0.12    0.07    1.81 v 07813/Y (sky130_fd_sc_hd__nand2_1)
                                         02900 (net)
                  0.12    0.00    1.81 v 07814/C1 (sky130_fd_sc_hd__a211oi_1)
     1    0.02    0.62    0.53    2.34 ^ 07814/Y (sky130_fd_sc_hd__a211oi_1)
                                         02901 (net)
                  0.62    0.00    2.34 ^ place387/A (sky130_fd_sc_hd__buf_4)
     2    0.01    0.05    0.23    2.56 ^ place387/X (sky130_fd_sc_hd__buf_4)
                                         net386 (net)
                  0.05    0.00    2.56 ^ 08170/A (sky130_fd_sc_hd__nor2_1)
     1    0.01    0.07    0.05    2.61 v 08170/Y (sky130_fd_sc_hd__nor2_1)
                                         03248 (net)
                  0.07    0.00    2.61 v 08174/A2 (sky130_fd_sc_hd__a21oi_1)
     3    0.03    0.65    0.55    3.16 ^ 08174/Y (sky130_fd_sc_hd__a21oi_1)
                                         03252 (net)
                  0.65    0.00    3.16 ^ 08325/A (sky130_fd_sc_hd__nand2_1)
     2    0.00    0.14    0.13    3.30 v 08325/Y (sky130_fd_sc_hd__nand2_1)
                                         03399 (net)
                  0.14    0.00    3.30 v 08329/B (sky130_fd_sc_hd__and3_1)
     1    0.00    0.04    0.20    3.50 v 08329/X (sky130_fd_sc_hd__and3_1)
                                         03403 (net)
                  0.04    0.00    3.50 v 08333/A3 (sky130_fd_sc_hd__o32ai_1)
     1    0.01    0.55    0.47    3.97 ^ 08333/Y (sky130_fd_sc_hd__o32ai_1)
                                         03407 (net)
                  0.55    0.00    3.97 ^ place349/A (sky130_fd_sc_hd__buf_4)
     3    0.01    0.06    0.23    4.20 ^ place349/X (sky130_fd_sc_hd__buf_4)
                                         net348 (net)
                  0.06    0.00    4.20 ^ 08357/A (sky130_fd_sc_hd__nand2_1)
    12    0.06    0.46    0.31    4.51 v 08357/Y (sky130_fd_sc_hd__nand2_1)
                                         03431 (net)
                  0.46    0.00    4.52 v 09488/A2 (sky130_fd_sc_hd__a311oi_1)
     1    0.00    0.24    0.42    4.93 ^ 09488/Y (sky130_fd_sc_hd__a311oi_1)
                                         01059 (net)
                  0.24    0.00    4.93 ^ core.CPU_Xreg_value_a4[8][27]$SDFFE_PP0P/D (sky130_fd_sc_hd__dfxtp_1)
                                  4.93   data arrival time

                  0.00   11.00   11.00   clock clk (rise edge)
                          0.00   11.00   clock network delay (ideal)
                          0.00   11.00   clock reconvergence pessimism
                                 11.00 ^ core.CPU_Xreg_value_a4[8][27]$SDFFE_PP0P/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.11   10.89   library setup time
                                 10.89   data required time
-----------------------------------------------------------------------------
                                 10.89   data required time
                                 -4.93   data arrival time
-----------------------------------------------------------------------------
                                  5.96   slack (MET)



==========================================================================
detailed place report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: core.CPU_src1_value_a3[11]$DFF_P
            (rising edge-triggered flip-flop clocked by clk)
Endpoint: core.CPU_Xreg_value_a4[8][27]$SDFFE_PP0P
          (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ core.CPU_src1_value_a3[11]$DFF_P/CLK (sky130_fd_sc_hd__dfxtp_1)
     7    0.06    0.58    0.67    0.67 ^ core.CPU_src1_value_a3[11]$DFF_P/Q (sky130_fd_sc_hd__dfxtp_1)
                                         core.CPU_src1_value_a3[11] (net)
                  0.58    0.00    0.67 ^ 10827/A (sky130_fd_sc_hd__ha_1)
    10    0.03    0.19    0.45    1.12 v 10827/SUM (sky130_fd_sc_hd__ha_1)
                                         00092 (net)
                  0.19    0.00    1.12 v 07812/A (sky130_fd_sc_hd__nor4_1)
     2    0.01    0.37    0.42    1.54 ^ 07812/Y (sky130_fd_sc_hd__nor4_1)
                                         02899 (net)
                  0.37    0.00    1.54 ^ place403/A (sky130_fd_sc_hd__buf_4)
     2    0.01    0.04    0.19    1.73 ^ place403/X (sky130_fd_sc_hd__buf_4)
                                         net402 (net)
                  0.04    0.00    1.73 ^ 07813/B (sky130_fd_sc_hd__nand2_1)
     1    0.01    0.12    0.07    1.81 v 07813/Y (sky130_fd_sc_hd__nand2_1)
                                         02900 (net)
                  0.12    0.00    1.81 v 07814/C1 (sky130_fd_sc_hd__a211oi_1)
     1    0.02    0.62    0.53    2.34 ^ 07814/Y (sky130_fd_sc_hd__a211oi_1)
                                         02901 (net)
                  0.62    0.00    2.34 ^ place387/A (sky130_fd_sc_hd__buf_4)
     2    0.01    0.05    0.23    2.56 ^ place387/X (sky130_fd_sc_hd__buf_4)
                                         net386 (net)
                  0.05    0.00    2.56 ^ 08170/A (sky130_fd_sc_hd__nor2_1)
     1    0.01    0.07    0.05    2.61 v 08170/Y (sky130_fd_sc_hd__nor2_1)
                                         03248 (net)
                  0.07    0.00    2.61 v 08174/A2 (sky130_fd_sc_hd__a21oi_1)
     3    0.03    0.65    0.55    3.16 ^ 08174/Y (sky130_fd_sc_hd__a21oi_1)
                                         03252 (net)
                  0.65    0.00    3.16 ^ 08325/A (sky130_fd_sc_hd__nand2_1)
     2    0.00    0.14    0.13    3.30 v 08325/Y (sky130_fd_sc_hd__nand2_1)
                                         03399 (net)
                  0.14    0.00    3.30 v 08329/B (sky130_fd_sc_hd__and3_1)
     1    0.00    0.04    0.20    3.50 v 08329/X (sky130_fd_sc_hd__and3_1)
                                         03403 (net)
                  0.04    0.00    3.50 v 08333/A3 (sky130_fd_sc_hd__o32ai_1)
     1    0.01    0.55    0.47    3.97 ^ 08333/Y (sky130_fd_sc_hd__o32ai_1)
                                         03407 (net)
                  0.55    0.00    3.97 ^ place349/A (sky130_fd_sc_hd__buf_4)
     3    0.01    0.06    0.23    4.20 ^ place349/X (sky130_fd_sc_hd__buf_4)
                                         net348 (net)
                  0.06    0.00    4.20 ^ 08357/A (sky130_fd_sc_hd__nand2_1)
    12    0.06    0.46    0.31    4.51 v 08357/Y (sky130_fd_sc_hd__nand2_1)
                                         03431 (net)
                  0.46    0.00    4.52 v 09488/A2 (sky130_fd_sc_hd__a311oi_1)
     1    0.00    0.24    0.42    4.93 ^ 09488/Y (sky130_fd_sc_hd__a311oi_1)
                                         01059 (net)
                  0.24    0.00    4.93 ^ core.CPU_Xreg_value_a4[8][27]$SDFFE_PP0P/D (sky130_fd_sc_hd__dfxtp_1)
                                  4.93   data arrival time

                  0.00   11.00   11.00   clock clk (rise edge)
                          0.00   11.00   clock network delay (ideal)
                          0.00   11.00   clock reconvergence pessimism
                                 11.00 ^ core.CPU_Xreg_value_a4[8][27]$SDFFE_PP0P/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.11   10.89   library setup time
                                 10.89   data required time
-----------------------------------------------------------------------------
                                 10.89   data required time
                                 -4.93   data arrival time
-----------------------------------------------------------------------------
                                  5.96   slack (MET)



==========================================================================
detailed place report_check_types -max_slew -max_cap -max_fanout -violators
--------------------------------------------------------------------------

==========================================================================
detailed place max_slew_check_slack
--------------------------------------------------------------------------
0.2355741262435913

==========================================================================
detailed place max_slew_check_limit
--------------------------------------------------------------------------
1.4862940311431885

==========================================================================
detailed place max_slew_check_slack_limit
--------------------------------------------------------------------------
0.1585

==========================================================================
detailed place max_fanout_check_slack
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
detailed place max_fanout_check_limit
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
detailed place max_capacitance_check_slack
--------------------------------------------------------------------------
0.005385611671954393

==========================================================================
detailed place max_capacitance_check_limit
--------------------------------------------------------------------------
0.03663099929690361

==========================================================================
detailed place max_capacitance_check_slack_limit
--------------------------------------------------------------------------
0.1470

==========================================================================
detailed place max_slew_violation_count
--------------------------------------------------------------------------
max slew violation count 0

==========================================================================
detailed place max_fanout_violation_count
--------------------------------------------------------------------------
max fanout violation count 0

==========================================================================
detailed place max_cap_violation_count
--------------------------------------------------------------------------
max cap violation count 0

==========================================================================
detailed place setup_violation_count
--------------------------------------------------------------------------
setup violation count 0

==========================================================================
detailed place hold_violation_count
--------------------------------------------------------------------------
hold violation count 0

==========================================================================
detailed place report_checks -path_delay max reg to reg
--------------------------------------------------------------------------
Startpoint: core.CPU_src1_value_a3[11]$DFF_P
            (rising edge-triggered flip-flop clocked by clk)
Endpoint: core.CPU_Xreg_value_a4[8][27]$SDFFE_PP0P
          (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00 ^ core.CPU_src1_value_a3[11]$DFF_P/CLK (sky130_fd_sc_hd__dfxtp_1)
   0.67    0.67 ^ core.CPU_src1_value_a3[11]$DFF_P/Q (sky130_fd_sc_hd__dfxtp_1)
   0.45    1.12 v 10827/SUM (sky130_fd_sc_hd__ha_1)
   0.42    1.54 ^ 07812/Y (sky130_fd_sc_hd__nor4_1)
   0.19    1.73 ^ place403/X (sky130_fd_sc_hd__buf_4)
   0.07    1.81 v 07813/Y (sky130_fd_sc_hd__nand2_1)
   0.53    2.34 ^ 07814/Y (sky130_fd_sc_hd__a211oi_1)
   0.23    2.56 ^ place387/X (sky130_fd_sc_hd__buf_4)
   0.05    2.61 v 08170/Y (sky130_fd_sc_hd__nor2_1)
   0.55    3.16 ^ 08174/Y (sky130_fd_sc_hd__a21oi_1)
   0.14    3.30 v 08325/Y (sky130_fd_sc_hd__nand2_1)
   0.20    3.50 v 08329/X (sky130_fd_sc_hd__and3_1)
   0.47    3.97 ^ 08333/Y (sky130_fd_sc_hd__o32ai_1)
   0.23    4.20 ^ place349/X (sky130_fd_sc_hd__buf_4)
   0.31    4.51 v 08357/Y (sky130_fd_sc_hd__nand2_1)
   0.42    4.93 ^ 09488/Y (sky130_fd_sc_hd__a311oi_1)
   0.00    4.93 ^ core.CPU_Xreg_value_a4[8][27]$SDFFE_PP0P/D (sky130_fd_sc_hd__dfxtp_1)
           4.93   data arrival time

  11.00   11.00   clock clk (rise edge)
   0.00   11.00   clock network delay (ideal)
   0.00   11.00   clock reconvergence pessimism
          11.00 ^ core.CPU_Xreg_value_a4[8][27]$SDFFE_PP0P/CLK (sky130_fd_sc_hd__dfxtp_1)
  -0.11   10.89   library setup time
          10.89   data required time
---------------------------------------------------------
          10.89   data required time
          -4.93   data arrival time
---------------------------------------------------------
           5.96   slack (MET)



==========================================================================
detailed place report_checks -path_delay min reg to reg
--------------------------------------------------------------------------
Startpoint: core.CPU_inc_pc_a2[2]$DFF_P
            (rising edge-triggered flip-flop clocked by clk)
Endpoint: core.CPU_inc_pc_a3[2]$DFF_P
          (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00 ^ core.CPU_inc_pc_a2[2]$DFF_P/CLK (sky130_fd_sc_hd__dfxtp_1)
   0.28    0.28 ^ core.CPU_inc_pc_a2[2]$DFF_P/Q (sky130_fd_sc_hd__dfxtp_1)
   0.00    0.28 ^ core.CPU_inc_pc_a3[2]$DFF_P/D (sky130_fd_sc_hd__dfxtp_1)
           0.28   data arrival time

   0.00    0.00   clock clk (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00   clock reconvergence pessimism
           0.00 ^ core.CPU_inc_pc_a3[2]$DFF_P/CLK (sky130_fd_sc_hd__dfxtp_1)
  -0.03   -0.03   library hold time
          -0.03   data required time
---------------------------------------------------------
          -0.03   data required time
          -0.28   data arrival time
---------------------------------------------------------
           0.31   slack (MET)



==========================================================================
detailed place critical path target clock latency max path
--------------------------------------------------------------------------
0

==========================================================================
detailed place critical path target clock latency min path
--------------------------------------------------------------------------
0

==========================================================================
detailed place critical path source clock latency min path
--------------------------------------------------------------------------
0

==========================================================================
detailed place critical path delay
--------------------------------------------------------------------------
4.9308

==========================================================================
detailed place critical path slack
--------------------------------------------------------------------------
5.9626

==========================================================================
detailed place slack div critical path delay
--------------------------------------------------------------------------
120.925610

==========================================================================
detailed place report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             4.46e-03   4.08e-04   9.27e-09   4.87e-03  62.0%
Combinational          8.62e-04   2.13e-03   9.86e-09   2.99e-03  38.0%
Clock                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  5.32e-03   2.53e-03   1.91e-08   7.86e-03 100.0%
                          67.7%      32.3%       0.0%
```