{
  "design": {
    "design_info": {
      "boundary_crc": "0x6E2E5A54D2584A6D",
      "design_src": "SYSGEN",
      "device": "xczu28dr-ffvg1517-2-e",
      "gen_directory": "../../../../axi_qpsk_generator.gen/sources_1/bd/AXI_QPSK_Generator_bd",
      "name": "AXI_QPSK_Generator_bd",
      "rev_ctrl_bd_flag": "RevCtrlBdOff",
      "synth_flow_mode": "Hierarchical",
      "tool_version": "2024.1",
      "validated": "true"
    },
    "design_tree": {
      "AXI_QPSK_Generator_1": "",
      "microblaze_1": "",
      "microblaze_1_local_memory": {
        "dlmb_v10": "",
        "ilmb_v10": "",
        "dlmb_bram_if_cntlr": "",
        "ilmb_bram_if_cntlr": "",
        "lmb_bram": ""
      },
      "microblaze_1_axi_periph": {
        "s00_couplers": {}
      },
      "mdm_1": "",
      "clk_wiz_1": "",
      "rst_clk_wiz_1_100M": ""
    },
    "interface_ports": {
      "CLK_IN1_D": {
        "mode": "Slave",
        "vlnv_bus_definition": "xilinx.com:interface:diff_clock:1.0",
        "vlnv": "xilinx.com:interface:diff_clock_rtl:1.0",
        "parameters": {
          "CAN_DEBUG": {
            "value": "false",
            "value_src": "default"
          },
          "FREQ_HZ": {
            "value": "100000000",
            "value_src": "default"
          }
        },
        "port_maps": {
          "CLK_N": {
            "physical_name": "CLK_IN1_D_clk_n",
            "direction": "I"
          },
          "CLK_P": {
            "physical_name": "CLK_IN1_D_clk_p",
            "direction": "I"
          }
        }
      },
      "m_fft_axis": {
        "mode": "Master",
        "vlnv_bus_definition": "xilinx.com:interface:axis:1.0",
        "vlnv": "xilinx.com:interface:axis_rtl:1.0",
        "parameters": {
          "FREQ_HZ": {
            "value": "100000000",
            "value_src": "default"
          },
          "HAS_TKEEP": {
            "value": "0",
            "value_src": "default"
          },
          "HAS_TLAST": {
            "value": "1",
            "value_src": "default"
          },
          "HAS_TREADY": {
            "value": "1",
            "value_src": "default"
          },
          "HAS_TSTRB": {
            "value": "0",
            "value_src": "default"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "LAYERED_METADATA": {
            "value": [
              "xilinx.com:interface:datatypes:1.0 {",
              "TDATA {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {}",
              "maximum {}} value 32} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} real {fixed {fractwidth {attribs {resolve_type immediate dependency {} format",
              "long minimum {} maximum {}} value 0} signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value false}}}}}",
              "}"
            ],
            "value_src": "default"
          },
          "PHASE": {
            "value": "0.0",
            "value_src": "default"
          },
          "TDATA_NUM_BYTES": {
            "value": "4",
            "value_src": "default"
          },
          "TDEST_WIDTH": {
            "value": "0",
            "value_src": "default"
          },
          "TID_WIDTH": {
            "value": "0",
            "value_src": "default"
          },
          "TUSER_WIDTH": {
            "value": "0",
            "value_src": "default"
          }
        },
        "port_maps": {
          "TDATA": {
            "physical_name": "m_fft_axis_tdata",
            "direction": "O",
            "left": "31",
            "right": "0"
          },
          "TLAST": {
            "physical_name": "m_fft_axis_tlast",
            "direction": "O",
            "left": "0",
            "right": "0"
          },
          "TVALID": {
            "physical_name": "m_fft_axis_tvalid",
            "direction": "O",
            "left": "0",
            "right": "0"
          },
          "TREADY": {
            "physical_name": "m_fft_axis_tready",
            "direction": "I",
            "left": "0",
            "right": "0"
          }
        }
      },
      "m_rf0_axis": {
        "mode": "Master",
        "vlnv_bus_definition": "xilinx.com:interface:axis:1.0",
        "vlnv": "xilinx.com:interface:axis_rtl:1.0",
        "parameters": {
          "FREQ_HZ": {
            "value": "100000000",
            "value_src": "default"
          },
          "HAS_TKEEP": {
            "value": "0",
            "value_src": "default"
          },
          "HAS_TLAST": {
            "value": "1",
            "value_src": "default"
          },
          "HAS_TREADY": {
            "value": "1",
            "value_src": "default"
          },
          "HAS_TSTRB": {
            "value": "0",
            "value_src": "default"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "LAYERED_METADATA": {
            "value": [
              "xilinx.com:interface:datatypes:1.0 {",
              "TDATA {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {}",
              "maximum {}} value 32} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} real {fixed {fractwidth {attribs {resolve_type immediate dependency {} format",
              "long minimum {} maximum {}} value 0} signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value false}}}}}",
              "}"
            ],
            "value_src": "default"
          },
          "PHASE": {
            "value": "0.0",
            "value_src": "default"
          },
          "TDATA_NUM_BYTES": {
            "value": "4",
            "value_src": "default"
          },
          "TDEST_WIDTH": {
            "value": "0",
            "value_src": "default"
          },
          "TID_WIDTH": {
            "value": "0",
            "value_src": "default"
          },
          "TUSER_WIDTH": {
            "value": "0",
            "value_src": "default"
          }
        },
        "port_maps": {
          "TDATA": {
            "physical_name": "m_rf0_axis_tdata",
            "direction": "O",
            "left": "31",
            "right": "0"
          },
          "TLAST": {
            "physical_name": "m_rf0_axis_tlast",
            "direction": "O",
            "left": "0",
            "right": "0"
          },
          "TVALID": {
            "physical_name": "m_rf0_axis_tvalid",
            "direction": "O",
            "left": "0",
            "right": "0"
          },
          "TREADY": {
            "physical_name": "m_rf0_axis_tready",
            "direction": "I",
            "left": "0",
            "right": "0"
          }
        }
      },
      "m_rf1_axis": {
        "mode": "Master",
        "vlnv_bus_definition": "xilinx.com:interface:axis:1.0",
        "vlnv": "xilinx.com:interface:axis_rtl:1.0",
        "parameters": {
          "FREQ_HZ": {
            "value": "100000000",
            "value_src": "default"
          },
          "HAS_TKEEP": {
            "value": "0",
            "value_src": "default"
          },
          "HAS_TLAST": {
            "value": "1",
            "value_src": "default"
          },
          "HAS_TREADY": {
            "value": "1",
            "value_src": "default"
          },
          "HAS_TSTRB": {
            "value": "0",
            "value_src": "default"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "LAYERED_METADATA": {
            "value": [
              "xilinx.com:interface:datatypes:1.0 {",
              "TDATA {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {}",
              "maximum {}} value 32} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} real {fixed {fractwidth {attribs {resolve_type immediate dependency {} format",
              "long minimum {} maximum {}} value 0} signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value false}}}}}",
              "}"
            ],
            "value_src": "default"
          },
          "PHASE": {
            "value": "0.0",
            "value_src": "default"
          },
          "TDATA_NUM_BYTES": {
            "value": "4",
            "value_src": "default"
          },
          "TDEST_WIDTH": {
            "value": "0",
            "value_src": "default"
          },
          "TID_WIDTH": {
            "value": "0",
            "value_src": "default"
          },
          "TUSER_WIDTH": {
            "value": "0",
            "value_src": "default"
          }
        },
        "port_maps": {
          "TDATA": {
            "physical_name": "m_rf1_axis_tdata",
            "direction": "O",
            "left": "31",
            "right": "0"
          },
          "TLAST": {
            "physical_name": "m_rf1_axis_tlast",
            "direction": "O",
            "left": "0",
            "right": "0"
          },
          "TVALID": {
            "physical_name": "m_rf1_axis_tvalid",
            "direction": "O",
            "left": "0",
            "right": "0"
          },
          "TREADY": {
            "physical_name": "m_rf1_axis_tready",
            "direction": "I",
            "left": "0",
            "right": "0"
          }
        }
      },
      "m_rf2_axis": {
        "mode": "Master",
        "vlnv_bus_definition": "xilinx.com:interface:axis:1.0",
        "vlnv": "xilinx.com:interface:axis_rtl:1.0",
        "parameters": {
          "FREQ_HZ": {
            "value": "100000000",
            "value_src": "default"
          },
          "HAS_TKEEP": {
            "value": "0",
            "value_src": "default"
          },
          "HAS_TLAST": {
            "value": "1",
            "value_src": "default"
          },
          "HAS_TREADY": {
            "value": "1",
            "value_src": "default"
          },
          "HAS_TSTRB": {
            "value": "0",
            "value_src": "default"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "LAYERED_METADATA": {
            "value": [
              "xilinx.com:interface:datatypes:1.0 {",
              "TDATA {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {}",
              "maximum {}} value 32} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} real {fixed {fractwidth {attribs {resolve_type immediate dependency {} format",
              "long minimum {} maximum {}} value 0} signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value false}}}}}",
              "}"
            ],
            "value_src": "default"
          },
          "PHASE": {
            "value": "0.0",
            "value_src": "default"
          },
          "TDATA_NUM_BYTES": {
            "value": "4",
            "value_src": "default"
          },
          "TDEST_WIDTH": {
            "value": "0",
            "value_src": "default"
          },
          "TID_WIDTH": {
            "value": "0",
            "value_src": "default"
          },
          "TUSER_WIDTH": {
            "value": "0",
            "value_src": "default"
          }
        },
        "port_maps": {
          "TDATA": {
            "physical_name": "m_rf2_axis_tdata",
            "direction": "O",
            "left": "31",
            "right": "0"
          },
          "TLAST": {
            "physical_name": "m_rf2_axis_tlast",
            "direction": "O",
            "left": "0",
            "right": "0"
          },
          "TVALID": {
            "physical_name": "m_rf2_axis_tvalid",
            "direction": "O",
            "left": "0",
            "right": "0"
          },
          "TREADY": {
            "physical_name": "m_rf2_axis_tready",
            "direction": "I",
            "left": "0",
            "right": "0"
          }
        }
      },
      "m_rf3_axis": {
        "mode": "Master",
        "vlnv_bus_definition": "xilinx.com:interface:axis:1.0",
        "vlnv": "xilinx.com:interface:axis_rtl:1.0",
        "parameters": {
          "FREQ_HZ": {
            "value": "100000000",
            "value_src": "default"
          },
          "HAS_TKEEP": {
            "value": "0",
            "value_src": "default"
          },
          "HAS_TLAST": {
            "value": "1",
            "value_src": "default"
          },
          "HAS_TREADY": {
            "value": "1",
            "value_src": "default"
          },
          "HAS_TSTRB": {
            "value": "0",
            "value_src": "default"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "LAYERED_METADATA": {
            "value": [
              "xilinx.com:interface:datatypes:1.0 {",
              "TDATA {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {}",
              "maximum {}} value 32} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} real {fixed {fractwidth {attribs {resolve_type immediate dependency {} format",
              "long minimum {} maximum {}} value 0} signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value false}}}}}",
              "}"
            ],
            "value_src": "default"
          },
          "PHASE": {
            "value": "0.0",
            "value_src": "default"
          },
          "TDATA_NUM_BYTES": {
            "value": "4",
            "value_src": "default"
          },
          "TDEST_WIDTH": {
            "value": "0",
            "value_src": "default"
          },
          "TID_WIDTH": {
            "value": "0",
            "value_src": "default"
          },
          "TUSER_WIDTH": {
            "value": "0",
            "value_src": "default"
          }
        },
        "port_maps": {
          "TDATA": {
            "physical_name": "m_rf3_axis_tdata",
            "direction": "O",
            "left": "31",
            "right": "0"
          },
          "TLAST": {
            "physical_name": "m_rf3_axis_tlast",
            "direction": "O",
            "left": "0",
            "right": "0"
          },
          "TVALID": {
            "physical_name": "m_rf3_axis_tvalid",
            "direction": "O",
            "left": "0",
            "right": "0"
          },
          "TREADY": {
            "physical_name": "m_rf3_axis_tready",
            "direction": "I",
            "left": "0",
            "right": "0"
          }
        }
      },
      "m_symbol_axis": {
        "mode": "Master",
        "vlnv_bus_definition": "xilinx.com:interface:axis:1.0",
        "vlnv": "xilinx.com:interface:axis_rtl:1.0",
        "parameters": {
          "FREQ_HZ": {
            "value": "100000000",
            "value_src": "default"
          },
          "HAS_TKEEP": {
            "value": "0",
            "value_src": "default"
          },
          "HAS_TLAST": {
            "value": "1",
            "value_src": "default"
          },
          "HAS_TREADY": {
            "value": "1",
            "value_src": "default"
          },
          "HAS_TSTRB": {
            "value": "0",
            "value_src": "default"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "LAYERED_METADATA": {
            "value": [
              "xilinx.com:interface:datatypes:1.0 {",
              "TDATA {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {}",
              "maximum {}} value 8} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} real {fixed {fractwidth {attribs {resolve_type immediate dependency {} format",
              "long minimum {} maximum {}} value 0} signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value false}}}}}",
              "}"
            ],
            "value_src": "default"
          },
          "PHASE": {
            "value": "0.0",
            "value_src": "default"
          },
          "TDATA_NUM_BYTES": {
            "value": "1",
            "value_src": "default"
          },
          "TDEST_WIDTH": {
            "value": "0",
            "value_src": "default"
          },
          "TID_WIDTH": {
            "value": "0",
            "value_src": "default"
          },
          "TUSER_WIDTH": {
            "value": "0",
            "value_src": "default"
          }
        },
        "port_maps": {
          "TDATA": {
            "physical_name": "m_symbol_axis_tdata",
            "direction": "O",
            "left": "7",
            "right": "0"
          },
          "TLAST": {
            "physical_name": "m_symbol_axis_tlast",
            "direction": "O",
            "left": "0",
            "right": "0"
          },
          "TVALID": {
            "physical_name": "m_symbol_axis_tvalid",
            "direction": "O",
            "left": "0",
            "right": "0"
          },
          "TREADY": {
            "physical_name": "m_symbol_axis_tready",
            "direction": "I",
            "left": "0",
            "right": "0"
          }
        }
      },
      "m_time_axis": {
        "mode": "Master",
        "vlnv_bus_definition": "xilinx.com:interface:axis:1.0",
        "vlnv": "xilinx.com:interface:axis_rtl:1.0",
        "parameters": {
          "FREQ_HZ": {
            "value": "100000000",
            "value_src": "default"
          },
          "HAS_TKEEP": {
            "value": "0",
            "value_src": "default"
          },
          "HAS_TLAST": {
            "value": "1",
            "value_src": "default"
          },
          "HAS_TREADY": {
            "value": "1",
            "value_src": "default"
          },
          "HAS_TSTRB": {
            "value": "0",
            "value_src": "default"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "LAYERED_METADATA": {
            "value": [
              "xilinx.com:interface:datatypes:1.0 {",
              "TDATA {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {}",
              "maximum {}} value 32} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} real {fixed {fractwidth {attribs {resolve_type immediate dependency {} format",
              "long minimum {} maximum {}} value 0} signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value false}}}}}",
              "}"
            ],
            "value_src": "default"
          },
          "PHASE": {
            "value": "0.0",
            "value_src": "default"
          },
          "TDATA_NUM_BYTES": {
            "value": "4",
            "value_src": "default"
          },
          "TDEST_WIDTH": {
            "value": "0",
            "value_src": "default"
          },
          "TID_WIDTH": {
            "value": "0",
            "value_src": "default"
          },
          "TUSER_WIDTH": {
            "value": "0",
            "value_src": "default"
          }
        },
        "port_maps": {
          "TDATA": {
            "physical_name": "m_time_axis_tdata",
            "direction": "O",
            "left": "31",
            "right": "0"
          },
          "TLAST": {
            "physical_name": "m_time_axis_tlast",
            "direction": "O",
            "left": "0",
            "right": "0"
          },
          "TVALID": {
            "physical_name": "m_time_axis_tvalid",
            "direction": "O",
            "left": "0",
            "right": "0"
          },
          "TREADY": {
            "physical_name": "m_time_axis_tready",
            "direction": "I",
            "left": "0",
            "right": "0"
          }
        }
      }
    },
    "ports": {
      "reset_rtl": {
        "type": "rst",
        "direction": "I",
        "parameters": {
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "POLARITY": {
            "value": "ACTIVE_HIGH"
          }
        }
      }
    },
    "components": {
      "AXI_QPSK_Generator_1": {
        "vlnv": "User_Company:VMC:AXI_QPSK_Generator:1.0",
        "ip_revision": "370890283",
        "xci_name": "AXI_QPSK_Generator_bd_AXI_QPSK_Generator_1_0",
        "xci_path": "ip\\AXI_QPSK_Generator_bd_AXI_QPSK_Generator_1_0\\AXI_QPSK_Generator_bd_AXI_QPSK_Generator_1_0.xci",
        "inst_hier_path": "AXI_QPSK_Generator_1",
        "interface_ports": {
          "axi_qpsk_generator_s_axi": {
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "mode": "Slave",
            "memory_map_ref": "axi_qpsk_generator_s_axi"
          }
        }
      },
      "microblaze_1": {
        "vlnv": "xilinx.com:ip:microblaze:11.0",
        "ip_revision": "13",
        "xci_name": "AXI_QPSK_Generator_bd_microblaze_1_0",
        "xci_path": "ip\\AXI_QPSK_Generator_bd_microblaze_1_0\\AXI_QPSK_Generator_bd_microblaze_1_0.xci",
        "inst_hier_path": "microblaze_1",
        "parameters": {
          "C_DEBUG_ENABLED": {
            "value": "1"
          },
          "C_D_AXI": {
            "value": "1"
          },
          "C_D_LMB": {
            "value": "1"
          },
          "C_I_LMB": {
            "value": "1"
          }
        },
        "interface_ports": {
          "DLMB": {
            "vlnv": "xilinx.com:interface:lmb_rtl:1.0",
            "mode": "Master",
            "address_space_ref": "Data",
            "base_address": {
              "minimum": "0x00000000",
              "maximum": "0xFFFFFFFF",
              "width": "32"
            }
          },
          "ILMB": {
            "vlnv": "xilinx.com:interface:lmb_rtl:1.0",
            "mode": "Master",
            "address_space_ref": "Instruction",
            "base_address": {
              "minimum": "0x00000000",
              "maximum": "0xFFFFFFFF",
              "width": "32"
            }
          },
          "M_AXI_DP": {
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "mode": "Master",
            "address_space_ref": "Data",
            "base_address": {
              "minimum": "0x00000000",
              "maximum": "0xFFFFFFFF",
              "width": "32"
            }
          }
        },
        "addressing": {
          "address_spaces": {
            "Data": {
              "range": "4G",
              "width": "32"
            },
            "Instruction": {
              "range": "4G",
              "width": "32"
            }
          }
        },
        "hdl_attributes": {
          "BMM_INFO_PROCESSOR": {
            "value": "microblaze-le > AXI_QPSK_Generator_bd microblaze_1_local_memory/dlmb_bram_if_cntlr",
            "value_src": "default"
          },
          "KEEP_HIERARCHY": {
            "value": "yes",
            "value_src": "default"
          }
        }
      },
      "microblaze_1_local_memory": {
        "interface_ports": {
          "DLMB": {
            "mode": "MirroredMaster",
            "vlnv_bus_definition": "xilinx.com:interface:lmb:1.0",
            "vlnv": "xilinx.com:interface:lmb_rtl:1.0"
          },
          "ILMB": {
            "mode": "MirroredMaster",
            "vlnv_bus_definition": "xilinx.com:interface:lmb:1.0",
            "vlnv": "xilinx.com:interface:lmb_rtl:1.0"
          }
        },
        "ports": {
          "LMB_Clk": {
            "type": "clk",
            "direction": "I"
          },
          "SYS_Rst": {
            "type": "rst",
            "direction": "I"
          }
        },
        "components": {
          "dlmb_v10": {
            "vlnv": "xilinx.com:ip:lmb_v10:3.0",
            "ip_revision": "14",
            "xci_name": "AXI_QPSK_Generator_bd_dlmb_v10_0",
            "xci_path": "ip\\AXI_QPSK_Generator_bd_dlmb_v10_0\\AXI_QPSK_Generator_bd_dlmb_v10_0.xci",
            "inst_hier_path": "microblaze_1_local_memory/dlmb_v10",
            "interface_ports": {
              "LMB_M": {
                "vlnv": "xilinx.com:interface:lmb_rtl:1.0",
                "mode": "MirroredMaster",
                "bridges": [
                  "LMB_Sl_0"
                ]
              }
            }
          },
          "ilmb_v10": {
            "vlnv": "xilinx.com:ip:lmb_v10:3.0",
            "ip_revision": "14",
            "xci_name": "AXI_QPSK_Generator_bd_ilmb_v10_0",
            "xci_path": "ip\\AXI_QPSK_Generator_bd_ilmb_v10_0\\AXI_QPSK_Generator_bd_ilmb_v10_0.xci",
            "inst_hier_path": "microblaze_1_local_memory/ilmb_v10",
            "interface_ports": {
              "LMB_M": {
                "vlnv": "xilinx.com:interface:lmb_rtl:1.0",
                "mode": "MirroredMaster",
                "bridges": [
                  "LMB_Sl_0"
                ]
              }
            }
          },
          "dlmb_bram_if_cntlr": {
            "vlnv": "xilinx.com:ip:lmb_bram_if_cntlr:4.0",
            "ip_revision": "24",
            "xci_name": "AXI_QPSK_Generator_bd_dlmb_bram_if_cntlr_0",
            "xci_path": "ip\\AXI_QPSK_Generator_bd_dlmb_bram_if_cntlr_0\\AXI_QPSK_Generator_bd_dlmb_bram_if_cntlr_0.xci",
            "inst_hier_path": "microblaze_1_local_memory/dlmb_bram_if_cntlr",
            "parameters": {
              "C_ECC": {
                "value": "0"
              }
            },
            "hdl_attributes": {
              "BMM_INFO_ADDRESS_SPACE": {
                "value": "byte  0x00000000 32 > AXI_QPSK_Generator_bd microblaze_1_local_memory/lmb_bram",
                "value_src": "default"
              },
              "KEEP_HIERARCHY": {
                "value": "yes",
                "value_src": "default"
              }
            }
          },
          "ilmb_bram_if_cntlr": {
            "vlnv": "xilinx.com:ip:lmb_bram_if_cntlr:4.0",
            "ip_revision": "24",
            "xci_name": "AXI_QPSK_Generator_bd_ilmb_bram_if_cntlr_0",
            "xci_path": "ip\\AXI_QPSK_Generator_bd_ilmb_bram_if_cntlr_0\\AXI_QPSK_Generator_bd_ilmb_bram_if_cntlr_0.xci",
            "inst_hier_path": "microblaze_1_local_memory/ilmb_bram_if_cntlr",
            "parameters": {
              "C_ECC": {
                "value": "0"
              }
            }
          },
          "lmb_bram": {
            "vlnv": "xilinx.com:ip:blk_mem_gen:8.4",
            "ip_revision": "8",
            "xci_name": "AXI_QPSK_Generator_bd_lmb_bram_0",
            "xci_path": "ip\\AXI_QPSK_Generator_bd_lmb_bram_0\\AXI_QPSK_Generator_bd_lmb_bram_0.xci",
            "inst_hier_path": "microblaze_1_local_memory/lmb_bram",
            "parameters": {
              "Memory_Type": {
                "value": "True_Dual_Port_RAM"
              },
              "use_bram_block": {
                "value": "BRAM_Controller"
              }
            }
          }
        },
        "interface_nets": {
          "microblaze_1_dlmb": {
            "interface_ports": [
              "dlmb_v10/LMB_M",
              "DLMB"
            ]
          },
          "microblaze_1_dlmb_bus": {
            "interface_ports": [
              "dlmb_v10/LMB_Sl_0",
              "dlmb_bram_if_cntlr/SLMB"
            ]
          },
          "microblaze_1_dlmb_cntlr": {
            "interface_ports": [
              "dlmb_bram_if_cntlr/BRAM_PORT",
              "lmb_bram/BRAM_PORTA"
            ]
          },
          "microblaze_1_ilmb": {
            "interface_ports": [
              "ilmb_v10/LMB_M",
              "ILMB"
            ]
          },
          "microblaze_1_ilmb_bus": {
            "interface_ports": [
              "ilmb_v10/LMB_Sl_0",
              "ilmb_bram_if_cntlr/SLMB"
            ]
          },
          "microblaze_1_ilmb_cntlr": {
            "interface_ports": [
              "ilmb_bram_if_cntlr/BRAM_PORT",
              "lmb_bram/BRAM_PORTB"
            ]
          }
        },
        "nets": {
          "SYS_Rst_1": {
            "ports": [
              "SYS_Rst",
              "dlmb_v10/SYS_Rst",
              "dlmb_bram_if_cntlr/LMB_Rst",
              "ilmb_v10/SYS_Rst",
              "ilmb_bram_if_cntlr/LMB_Rst"
            ]
          },
          "microblaze_1_Clk": {
            "ports": [
              "LMB_Clk",
              "dlmb_v10/LMB_Clk",
              "dlmb_bram_if_cntlr/LMB_Clk",
              "ilmb_v10/LMB_Clk",
              "ilmb_bram_if_cntlr/LMB_Clk"
            ]
          }
        }
      },
      "microblaze_1_axi_periph": {
        "vlnv": "xilinx.com:ip:axi_interconnect:2.1",
        "xci_path": "ip\\AXI_QPSK_Generator_bd_microblaze_1_axi_periph_0\\AXI_QPSK_Generator_bd_microblaze_1_axi_periph_0.xci",
        "inst_hier_path": "microblaze_1_axi_periph",
        "xci_name": "AXI_QPSK_Generator_bd_microblaze_1_axi_periph_0",
        "parameters": {
          "NUM_MI": {
            "value": "1"
          }
        },
        "interface_ports": {
          "S00_AXI": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M00_AXI": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          }
        },
        "ports": {
          "ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_RESET": {
                "value": "ARESETN"
              }
            }
          },
          "ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "S00_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "S00_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "S00_ARESETN"
              }
            }
          },
          "S00_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M00_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M00_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M00_ARESETN"
              }
            }
          },
          "M00_ARESETN": {
            "type": "rst",
            "direction": "I"
          }
        },
        "components": {
          "s00_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "interface_nets": {
              "s00_couplers_to_s00_couplers": {
                "interface_ports": [
                  "S_AXI",
                  "M_AXI"
                ]
              }
            }
          }
        },
        "interface_nets": {
          "microblaze_1_axi_periph_to_s00_couplers": {
            "interface_ports": [
              "S00_AXI",
              "s00_couplers/S_AXI"
            ]
          },
          "s00_couplers_to_microblaze_1_axi_periph": {
            "interface_ports": [
              "s00_couplers/M_AXI",
              "M00_AXI"
            ]
          }
        },
        "nets": {
          "S00_ACLK_1": {
            "ports": [
              "S00_ACLK",
              "s00_couplers/S_ACLK"
            ]
          },
          "S00_ARESETN_1": {
            "ports": [
              "S00_ARESETN",
              "s00_couplers/S_ARESETN"
            ]
          },
          "microblaze_1_axi_periph_ACLK_net": {
            "ports": [
              "M00_ACLK",
              "s00_couplers/M_ACLK"
            ]
          },
          "microblaze_1_axi_periph_ARESETN_net": {
            "ports": [
              "M00_ARESETN",
              "s00_couplers/M_ARESETN"
            ]
          }
        }
      },
      "mdm_1": {
        "vlnv": "xilinx.com:ip:mdm:3.2",
        "ip_revision": "26",
        "xci_name": "AXI_QPSK_Generator_bd_mdm_1_0",
        "xci_path": "ip\\AXI_QPSK_Generator_bd_mdm_1_0\\AXI_QPSK_Generator_bd_mdm_1_0.xci",
        "inst_hier_path": "mdm_1"
      },
      "clk_wiz_1": {
        "vlnv": "xilinx.com:ip:clk_wiz:6.0",
        "ip_revision": "14",
        "xci_name": "AXI_QPSK_Generator_bd_clk_wiz_1_0",
        "xci_path": "ip\\AXI_QPSK_Generator_bd_clk_wiz_1_0\\AXI_QPSK_Generator_bd_clk_wiz_1_0.xci",
        "inst_hier_path": "clk_wiz_1",
        "parameters": {
          "PRIM_SOURCE": {
            "value": "Differential_clock_capable_pin"
          }
        }
      },
      "rst_clk_wiz_1_100M": {
        "vlnv": "xilinx.com:ip:proc_sys_reset:5.0",
        "ip_revision": "15",
        "xci_name": "AXI_QPSK_Generator_bd_rst_clk_wiz_1_100M_0",
        "xci_path": "ip\\AXI_QPSK_Generator_bd_rst_clk_wiz_1_100M_0\\AXI_QPSK_Generator_bd_rst_clk_wiz_1_100M_0.xci",
        "inst_hier_path": "rst_clk_wiz_1_100M"
      }
    },
    "interface_nets": {
      "AXI_QPSK_Generator_1_m_fft_axis": {
        "interface_ports": [
          "AXI_QPSK_Generator_1/m_fft_axis",
          "m_fft_axis"
        ]
      },
      "AXI_QPSK_Generator_1_m_rf0_axis": {
        "interface_ports": [
          "AXI_QPSK_Generator_1/m_rf0_axis",
          "m_rf0_axis"
        ]
      },
      "AXI_QPSK_Generator_1_m_rf1_axis": {
        "interface_ports": [
          "AXI_QPSK_Generator_1/m_rf1_axis",
          "m_rf1_axis"
        ]
      },
      "AXI_QPSK_Generator_1_m_rf2_axis": {
        "interface_ports": [
          "AXI_QPSK_Generator_1/m_rf2_axis",
          "m_rf2_axis"
        ]
      },
      "AXI_QPSK_Generator_1_m_rf3_axis": {
        "interface_ports": [
          "AXI_QPSK_Generator_1/m_rf3_axis",
          "m_rf3_axis"
        ]
      },
      "AXI_QPSK_Generator_1_m_symbol_axis": {
        "interface_ports": [
          "AXI_QPSK_Generator_1/m_symbol_axis",
          "m_symbol_axis"
        ]
      },
      "AXI_QPSK_Generator_1_m_time_axis": {
        "interface_ports": [
          "AXI_QPSK_Generator_1/m_time_axis",
          "m_time_axis"
        ]
      },
      "CLK_IN1_D_1": {
        "interface_ports": [
          "CLK_IN1_D",
          "clk_wiz_1/CLK_IN1_D"
        ]
      },
      "microblaze_1_axi_dp": {
        "interface_ports": [
          "microblaze_1_axi_periph/S00_AXI",
          "microblaze_1/M_AXI_DP"
        ]
      },
      "microblaze_1_axi_periph_M00_AXI": {
        "interface_ports": [
          "microblaze_1_axi_periph/M00_AXI",
          "AXI_QPSK_Generator_1/axi_qpsk_generator_s_axi"
        ]
      },
      "microblaze_1_debug": {
        "interface_ports": [
          "mdm_1/MBDEBUG_0",
          "microblaze_1/DEBUG"
        ]
      },
      "microblaze_1_dlmb_1": {
        "interface_ports": [
          "microblaze_1/DLMB",
          "microblaze_1_local_memory/DLMB"
        ]
      },
      "microblaze_1_ilmb_1": {
        "interface_ports": [
          "microblaze_1/ILMB",
          "microblaze_1_local_memory/ILMB"
        ]
      }
    },
    "nets": {
      "clk_wiz_1_locked": {
        "ports": [
          "clk_wiz_1/locked",
          "rst_clk_wiz_1_100M/dcm_locked"
        ]
      },
      "mdm_1_debug_sys_rst": {
        "ports": [
          "mdm_1/Debug_SYS_Rst",
          "rst_clk_wiz_1_100M/mb_debug_sys_rst"
        ]
      },
      "microblaze_1_Clk": {
        "ports": [
          "clk_wiz_1/clk_out1",
          "microblaze_1/Clk",
          "microblaze_1_axi_periph/ACLK",
          "microblaze_1_axi_periph/S00_ACLK",
          "microblaze_1_local_memory/LMB_Clk",
          "rst_clk_wiz_1_100M/slowest_sync_clk",
          "AXI_QPSK_Generator_1/clk",
          "microblaze_1_axi_periph/M00_ACLK"
        ]
      },
      "reset_rtl_1": {
        "ports": [
          "reset_rtl",
          "rst_clk_wiz_1_100M/ext_reset_in",
          "clk_wiz_1/reset"
        ]
      },
      "rst_clk_wiz_1_100M_bus_struct_reset": {
        "ports": [
          "rst_clk_wiz_1_100M/bus_struct_reset",
          "microblaze_1_local_memory/SYS_Rst"
        ]
      },
      "rst_clk_wiz_1_100M_mb_reset": {
        "ports": [
          "rst_clk_wiz_1_100M/mb_reset",
          "microblaze_1/Reset"
        ]
      },
      "rst_clk_wiz_1_100M_peripheral_aresetn": {
        "ports": [
          "rst_clk_wiz_1_100M/peripheral_aresetn",
          "microblaze_1_axi_periph/ARESETN",
          "microblaze_1_axi_periph/S00_ARESETN",
          "AXI_QPSK_Generator_1/axi_qpsk_generator_aresetn",
          "microblaze_1_axi_periph/M00_ARESETN"
        ]
      }
    },
    "addressing": {
      "/microblaze_1": {
        "address_spaces": {
          "Data": {
            "segments": {
              "SEG_AXI_QPSK_Generator_1_reg0": {
                "address_block": "/AXI_QPSK_Generator_1/axi_qpsk_generator_s_axi/reg0",
                "offset": "0x00010000",
                "range": "4K",
                "offset_base_param": "C_AXI_QPSK_GENERATOR_S_AXI_BASEADDR",
                "offset_high_param": "C_AXI_QPSK_GENERATOR_S_AXI_HIGHADDR"
              },
              "SEG_dlmb_bram_if_cntlr_Mem": {
                "address_block": "/microblaze_1_local_memory/dlmb_bram_if_cntlr/SLMB/Mem",
                "offset": "0x00000000",
                "range": "8K",
                "offset_high_param": "C_HIGHADDR"
              }
            }
          },
          "Instruction": {
            "segments": {
              "SEG_ilmb_bram_if_cntlr_Mem": {
                "address_block": "/microblaze_1_local_memory/ilmb_bram_if_cntlr/SLMB/Mem",
                "offset": "0x00000000",
                "range": "8K",
                "offset_high_param": "C_HIGHADDR"
              }
            }
          }
        }
      }
    }
  }
}