<map id="lib/Target/AMDGPU/AMDGPUISelLowering.h" name="lib/Target/AMDGPU/AMDGPUISelLowering.h">
<area shape="rect" id="node1" title="Interface definition of the TargetLowering class that is common to all AMD GPUs." alt="" coords="9694,5,9926,47"/>
<area shape="rect" id="node2" href="$AMDGPUISelLowering_8cpp.html" title="This is the parent TargetLowering class for hardware code gen targets." alt="" coords="11539,259,11771,300"/>
<area shape="rect" id="node3" href="$R600ISelLowering_8h.html" title="R600 DAG Lowering interface definition." alt="" coords="1901,95,2108,136"/>
<area shape="rect" id="node21" href="$SIISelLowering_8h.html" title="SI DAG Lowering interface definition." alt="" coords="9717,95,9903,136"/>
<area shape="rect" id="node4" href="$R600ISelLowering_8cpp.html" title="Custom DAG lowering for R600." alt="" coords="5,259,212,300"/>
<area shape="rect" id="node5" href="$R600Subtarget_8h.html" title="AMDGPU R600 specific subclass of TargetSubtarget." alt="" coords="1876,184,2133,211"/>
<area shape="rect" id="node6" href="$AMDGPUInstCombineIntrinsic_8cpp.html" title=" " alt="" coords="3378,259,3610,300"/>
<area shape="rect" id="node7" href="$AMDGPUTargetMachine_8h.html" title="The AMDGPU TargetMachine interface definition for hw codgen targets." alt="" coords="3634,259,3882,300"/>
<area shape="rect" id="node9" href="$AMDILCFGStructurizer_8cpp.html" title=" " alt="" coords="1061,266,1380,293"/>
<area shape="rect" id="node10" href="$R600AsmPrinter_8cpp.html" title="The R600AsmPrinter is used to print both assembly string and also binary code." alt="" coords="1405,259,1615,300"/>
<area shape="rect" id="node11" href="$R600ClauseMergePass_8cpp.html" title="R600EmitClauseMarker pass emits CFAlu instruction in a conservative maneer." alt="" coords="1639,259,1866,300"/>
<area shape="rect" id="node12" href="$R600ControlFlowFinalizer_8cpp.html" title="This pass compute turns all control flow pseudo instructions into native one computing their address ..." alt="" coords="1890,259,2119,300"/>
<area shape="rect" id="node13" href="$R600EmitClauseMarkers_8cpp.html" title="Add CF_ALU." alt="" coords="2144,259,2356,300"/>
<area shape="rect" id="node14" href="$R600ExpandSpecialInstrs_8cpp.html" title="Vector, Reduction, and Cube instructions need to fill the entire instruction group to work correctly." alt="" coords="2380,259,2611,300"/>
<area shape="rect" id="node15" href="$R600FrameLowering_8cpp.html" title=" " alt="" coords="2635,259,2857,300"/>
<area shape="rect" id="node16" href="$R600InstrInfo_8cpp.html" title="R600 Implementation of TargetInstrInfo." alt="" coords="2882,259,3093,300"/>
<area shape="rect" id="node17" href="$R600MachineScheduler_8cpp.html" title="R600 Machine Scheduler interface." alt="" coords="3117,259,3354,300"/>
<area shape="rect" id="node18" href="$R600OptimizeVectorRegisters_8cpp.html" title="This pass merges inputs of swizzeable instructions into vector sharing common data and/or have enough..." alt="" coords="236,259,477,300"/>
<area shape="rect" id="node19" href="$R600Packetizer_8cpp.html" title="This pass implements instructions packetization for R600." alt="" coords="502,266,777,293"/>
<area shape="rect" id="node20" href="$R600RegisterInfo_8cpp.html" title="R600 implementation of the TargetRegisterInfo class." alt="" coords="801,259,1037,300"/>
<area shape="rect" id="node8" href="$SIISelLowering_8cpp.html" title="Custom DAG lowering for SI." alt="" coords="7691,348,7876,389"/>
<area shape="rect" id="node22" href="$GCNSubtarget_8h.html" title="AMD GCN specific subclass of TargetSubtarget." alt="" coords="7626,184,7879,211"/>
<area shape="rect" id="node23" href="$AMDGPUAnnotateKernelFeatures_8cpp.html" title=" " alt="" coords="9255,259,9522,300"/>
<area shape="rect" id="node24" href="$AMDGPUAsmPrinter_8cpp.html" title="The AMDGPUAsmPrinter is used to print both assembly string and also binary code." alt="" coords="9546,259,9783,300"/>
<area shape="rect" id="node25" href="$AMDGPUAtomicOptimizer_8cpp.html" title="This pass optimizes atomic operations by using a single lane of a wavefront to perform the atomic ope..." alt="" coords="9808,259,10063,300"/>
<area shape="rect" id="node26" href="$AMDGPUAttributor_8cpp.html" title=" " alt="" coords="10087,266,10383,293"/>
<area shape="rect" id="node27" href="$AMDGPUHSAMetadataStreamer_8cpp.html" title="AMDGPU HSA Metadata Streamer." alt="" coords="10407,259,10706,300"/>
<area shape="rect" id="node28" href="$AMDGPULibCalls_8cpp.html" title="This file does AMD library function optimizations." alt="" coords="10730,259,10957,300"/>
<area shape="rect" id="node29" href="$AMDGPULowerKernelArguments_8cpp.html" title=" " alt="" coords="10981,259,11228,300"/>
<area shape="rect" id="node30" href="$AMDGPUMachineCFGStructurizer_8cpp.html" title=" " alt="" coords="11252,259,11515,300"/>
<area shape="rect" id="node31" href="$AMDGPUMIRFormatter_8cpp.html" title="Implementation of AMDGPU overrides of MIRFormatter." alt="" coords="3906,266,4229,293"/>
<area shape="rect" id="node32" href="$AMDGPUPostLegalizerCombiner_8cpp.html" title=" " alt="" coords="4253,259,4489,300"/>
<area shape="rect" id="node33" href="$AMDGPUPreLegalizerCombiner_8cpp.html" title=" " alt="" coords="4514,259,4743,300"/>
<area shape="rect" id="node34" href="$AMDGPUPromoteAlloca_8cpp.html" title=" " alt="" coords="4768,259,5031,300"/>
<area shape="rect" id="node35" href="$AMDGPURegBankCombiner_8cpp.html" title=" " alt="" coords="5055,259,5288,300"/>
<area shape="rect" id="node36" href="$AMDGPURegisterBankInfo_8cpp.html" title="This file implements the targeting of the RegisterBankInfo class for AMDGPU." alt="" coords="5312,259,5575,300"/>
<area shape="rect" id="node37" href="$AMDGPUReplaceLDSUseWithPointer_8cpp.html" title=" " alt="" coords="5599,259,5859,300"/>
<area shape="rect" id="node38" href="$AMDGPUResourceUsageAnalysis_8cpp.html" title="Analyzes how many registers and other resources are used by functions." alt="" coords="5883,259,6151,300"/>
<area shape="rect" id="node39" href="$GCNDPPCombine_8cpp.html" title=" " alt="" coords="6175,266,6464,293"/>
<area shape="rect" id="node40" href="$GCNHazardRecognizer_8cpp.html" title=" " alt="" coords="6489,259,6713,300"/>
<area shape="rect" id="node41" href="$GCNNSAReassign_8cpp.html" title="Try to reassign registers on GFX10+ from non&#45;sequential to sequential in NSA image instructions." alt="" coords="6737,266,7029,293"/>
<area shape="rect" id="node42" href="$GCNPreRAOptimizations_8cpp.html" title="This pass combines split register tuple initialization into a single psuedo:" alt="" coords="7053,259,7252,300"/>
<area shape="rect" id="node43" href="$GCNRegPressure_8h.html" title="This file defines the GCNRegPressure class, which tracks registry pressure by bookkeeping number of S..." alt="" coords="7277,259,7479,300"/>
<area shape="rect" id="node44" href="$SIAnnotateControlFlow_8cpp.html" title="Annotates the control flow with hardware specific intrinsics." alt="" coords="7504,259,7724,300"/>
<area shape="rect" id="node45" href="$SIFixSGPRCopies_8cpp.html" title="Copies from VGPR to SGPR registers are illegal and the register coalescer will sometimes generate the..." alt="" coords="7748,266,8035,293"/>
<area shape="rect" id="node46" href="$SIFixVGPRCopies_8cpp.html" title="Add implicit use of exec to vector register copies." alt="" coords="8059,266,8345,293"/>
<area shape="rect" id="node47" href="$SIFoldOperands_8cpp.html" title=" " alt="" coords="8369,259,8557,300"/>
<area shape="rect" id="node48" href="$SIFrameLowering_8cpp.html" title=" " alt="" coords="8582,259,8785,300"/>
<area shape="rect" id="node49" href="$SIInsertHardClauses_8cpp.html" title="Insert s_clause instructions to form hard clauses." alt="" coords="8809,259,9008,300"/>
<area shape="rect" id="node50" href="$SIInsertWaitcnts_8cpp.html" title="Insert wait instructions for memory reads and writes." alt="" coords="9032,259,9231,300"/>
</map>
