{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 132 02/25/2009 SJ Full Version " "Info: Version 9.0 Build 132 02/25/2009 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Wed Apr 05 19:03:27 2017 " "Info: Processing started: Wed Apr 05 19:03:27 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off vga -c vga " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off vga -c vga" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rgb.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file rgb.v" { { "Info" "ISGN_ENTITY_NAME" "1 rgb " "Info: Found entity 1: rgb" {  } { { "rgb.v" "" { Text "D:/ZXOPEN2017/DE2/class/vga_clock/rgb.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file top.v" { { "Info" "ISGN_ENTITY_NAME" "1 top " "Info: Found entity 1: top" {  } { { "top.v" "" { Text "D:/ZXOPEN2017/DE2/class/vga_clock/top.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top_tb.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file top_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 top_tb " "Info: Found entity 1: top_tb" {  } { { "top_tb.v" "" { Text "D:/ZXOPEN2017/DE2/class/vga_clock/top_tb.v" 3 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file vga.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga " "Info: Found entity 1: vga" {  } { { "vga.v" "" { Text "D:/ZXOPEN2017/DE2/class/vga_clock/vga.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll " "Info: Found entity 1: pll" {  } { { "pll.v" "" { Text "D:/ZXOPEN2017/DE2/class/vga_clock/pll.v" 39 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rom64_zx.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file rom64_zx.v" { { "Info" "ISGN_ENTITY_NAME" "1 rom64_zx " "Info: Found entity 1: rom64_zx" {  } { { "rom64_zx.v" "" { Text "D:/ZXOPEN2017/DE2/class/vga_clock/rom64_zx.v" 39 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_zxzx.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file vga_zxzx.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_zxzx " "Info: Found entity 1: vga_zxzx" {  } { { "vga_zxzx.v" "" { Text "D:/ZXOPEN2017/DE2/class/vga_clock/vga_zxzx.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_zx.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file vga_zx.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_zx " "Info: Found entity 1: vga_zx" {  } { { "vga_zx.v" "" { Text "D:/ZXOPEN2017/DE2/class/vga_clock/vga_zx.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_data8.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file vga_data8.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_data8 " "Info: Found entity 1: vga_data8" {  } { { "vga_data8.v" "" { Text "D:/ZXOPEN2017/DE2/class/vga_clock/vga_data8.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rom256_digits.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file rom256_digits.v" { { "Info" "ISGN_ENTITY_NAME" "1 rom256_digits " "Info: Found entity 1: rom256_digits" {  } { { "rom256_digits.v" "" { Text "D:/ZXOPEN2017/DE2/class/vga_clock/rom256_digits.v" 39 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram256_data.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file ram256_data.v" { { "Info" "ISGN_ENTITY_NAME" "1 ram256_data " "Info: Found entity 1: ram256_data" {  } { { "ram256_data.v" "" { Text "D:/ZXOPEN2017/DE2/class/vga_clock/ram256_data.v" 39 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "seg7.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file seg7.v" { { "Info" "ISGN_ENTITY_NAME" "1 seg7 " "Info: Found entity 1: seg7" {  } { { "seg7.v" "" { Text "D:/ZXOPEN2017/DE2/class/vga_clock/seg7.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clock_controller.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file clock_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 clock_controller " "Info: Found entity 1: clock_controller" {  } { { "clock_controller.v" "" { Text "D:/ZXOPEN2017/DE2/class/vga_clock/clock_controller.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "b2bcd_99.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file b2bcd_99.v" { { "Info" "ISGN_ENTITY_NAME" "1 b2bcd_99 " "Info: Found entity 1: b2bcd_99" {  } { { "b2bcd_99.v" "" { Text "D:/ZXOPEN2017/DE2/class/vga_clock/b2bcd_99.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "top " "Info: Elaborating entity \"top\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clock_controller clock_controller:clock_controller_inst " "Info: Elaborating entity \"clock_controller\" for hierarchy \"clock_controller:clock_controller_inst\"" {  } { { "top.v" "clock_controller_inst" { Text "D:/ZXOPEN2017/DE2/class/vga_clock/top.v" 18 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "b2bcd_99 b2bcd_99:b2bcd_99_inst1 " "Info: Elaborating entity \"b2bcd_99\" for hierarchy \"b2bcd_99:b2bcd_99_inst1\"" {  } { { "top.v" "b2bcd_99_inst1" { Text "D:/ZXOPEN2017/DE2/class/vga_clock/top.v" 20 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll pll:pll " "Info: Elaborating entity \"pll\" for hierarchy \"pll:pll\"" {  } { { "top.v" "pll" { Text "D:/ZXOPEN2017/DE2/class/vga_clock/top.v" 25 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll pll:pll\|altpll:altpll_component " "Info: Elaborating entity \"altpll\" for hierarchy \"pll:pll\|altpll:altpll_component\"" {  } { { "pll.v" "altpll_component" { Text "D:/ZXOPEN2017/DE2/class/vga_clock/pll.v" 97 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "pll:pll\|altpll:altpll_component " "Info: Elaborated megafunction instantiation \"pll:pll\|altpll:altpll_component\"" {  } { { "pll.v" "" { Text "D:/ZXOPEN2017/DE2/class/vga_clock/pll.v" 97 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "pll:pll\|altpll:altpll_component " "Info: Instantiated megafunction \"pll:pll\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 5 " "Info: Parameter \"clk0_divide_by\" = \"5\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Info: Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 4 " "Info: Parameter \"clk0_multiply_by\" = \"4\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Info: Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Info: Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Info: Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Info: Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=pll " "Info: Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=pll\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Info: Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Info: Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Info: Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_USED " "Info: Parameter \"port_areset\" = \"PORT_USED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Info: Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Info: Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Info: Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Info: Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Info: Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Info: Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Info: Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Info: Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_UNUSED " "Info: Parameter \"port_locked\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Info: Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Info: Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Info: Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Info: Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Info: Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Info: Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Info: Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Info: Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Info: Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Info: Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Info: Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Info: Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Info: Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Info: Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Info: Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_UNUSED " "Info: Parameter \"port_clk1\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_UNUSED " "Info: Parameter \"port_clk2\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Info: Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Info: Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Info: Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Info: Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Info: Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Info: Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Info: Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Info: Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Info: Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Info: Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Info: Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Info: Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Info: Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "pll.v" "" { Text "D:/ZXOPEN2017/DE2/class/vga_clock/pll.v" 97 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_data8 vga_data8:vga_data8 " "Info: Elaborating entity \"vga_data8\" for hierarchy \"vga_data8:vga_data8\"" {  } { { "top.v" "vga_data8" { Text "D:/ZXOPEN2017/DE2/class/vga_clock/top.v" 30 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 vga_data8.v(45) " "Warning (10230): Verilog HDL assignment warning at vga_data8.v(45): truncated value with size 32 to match size of target (12)" {  } { { "vga_data8.v" "" { Text "D:/ZXOPEN2017/DE2/class/vga_clock/vga_data8.v" 45 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 vga_data8.v(46) " "Warning (10230): Verilog HDL assignment warning at vga_data8.v(46): truncated value with size 32 to match size of target (12)" {  } { { "vga_data8.v" "" { Text "D:/ZXOPEN2017/DE2/class/vga_clock/vga_data8.v" 46 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 8 vga_data8.v(48) " "Warning (10230): Verilog HDL assignment warning at vga_data8.v(48): truncated value with size 12 to match size of target (8)" {  } { { "vga_data8.v" "" { Text "D:/ZXOPEN2017/DE2/class/vga_clock/vga_data8.v" 48 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 vga_data8.v(53) " "Warning (10230): Verilog HDL assignment warning at vga_data8.v(53): truncated value with size 32 to match size of target (12)" {  } { { "vga_data8.v" "" { Text "D:/ZXOPEN2017/DE2/class/vga_clock/vga_data8.v" 53 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 8 vga_data8.v(54) " "Warning (10230): Verilog HDL assignment warning at vga_data8.v(54): truncated value with size 12 to match size of target (8)" {  } { { "vga_data8.v" "" { Text "D:/ZXOPEN2017/DE2/class/vga_clock/vga_data8.v" 54 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "addr_rom vga_data8.v(93) " "Warning (10240): Verilog HDL Always Construct warning at vga_data8.v(93): inferring latch(es) for variable \"addr_rom\", which holds its previous value in one or more paths through the always construct" {  } { { "vga_data8.v" "" { Text "D:/ZXOPEN2017/DE2/class/vga_clock/vga_data8.v" 93 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_rom\[0\] vga_data8.v(100) " "Info (10041): Inferred latch for \"addr_rom\[0\]\" at vga_data8.v(100)" {  } { { "vga_data8.v" "" { Text "D:/ZXOPEN2017/DE2/class/vga_clock/vga_data8.v" 100 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_rom\[1\] vga_data8.v(100) " "Info (10041): Inferred latch for \"addr_rom\[1\]\" at vga_data8.v(100)" {  } { { "vga_data8.v" "" { Text "D:/ZXOPEN2017/DE2/class/vga_clock/vga_data8.v" 100 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_rom\[2\] vga_data8.v(100) " "Info (10041): Inferred latch for \"addr_rom\[2\]\" at vga_data8.v(100)" {  } { { "vga_data8.v" "" { Text "D:/ZXOPEN2017/DE2/class/vga_clock/vga_data8.v" 100 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_rom\[3\] vga_data8.v(100) " "Info (10041): Inferred latch for \"addr_rom\[3\]\" at vga_data8.v(100)" {  } { { "vga_data8.v" "" { Text "D:/ZXOPEN2017/DE2/class/vga_clock/vga_data8.v" 100 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_rom\[4\] vga_data8.v(100) " "Info (10041): Inferred latch for \"addr_rom\[4\]\" at vga_data8.v(100)" {  } { { "vga_data8.v" "" { Text "D:/ZXOPEN2017/DE2/class/vga_clock/vga_data8.v" 100 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_rom\[5\] vga_data8.v(100) " "Info (10041): Inferred latch for \"addr_rom\[5\]\" at vga_data8.v(100)" {  } { { "vga_data8.v" "" { Text "D:/ZXOPEN2017/DE2/class/vga_clock/vga_data8.v" 100 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_rom\[6\] vga_data8.v(100) " "Info (10041): Inferred latch for \"addr_rom\[6\]\" at vga_data8.v(100)" {  } { { "vga_data8.v" "" { Text "D:/ZXOPEN2017/DE2/class/vga_clock/vga_data8.v" 100 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_rom\[7\] vga_data8.v(100) " "Info (10041): Inferred latch for \"addr_rom\[7\]\" at vga_data8.v(100)" {  } { { "vga_data8.v" "" { Text "D:/ZXOPEN2017/DE2/class/vga_clock/vga_data8.v" 100 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rom256_digits vga_data8:vga_data8\|rom256_digits:rom256_digits " "Info: Elaborating entity \"rom256_digits\" for hierarchy \"vga_data8:vga_data8\|rom256_digits:rom256_digits\"" {  } { { "vga_data8.v" "rom256_digits" { Text "D:/ZXOPEN2017/DE2/class/vga_clock/vga_data8.v" 27 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram vga_data8:vga_data8\|rom256_digits:rom256_digits\|altsyncram:altsyncram_component " "Info: Elaborating entity \"altsyncram\" for hierarchy \"vga_data8:vga_data8\|rom256_digits:rom256_digits\|altsyncram:altsyncram_component\"" {  } { { "rom256_digits.v" "altsyncram_component" { Text "D:/ZXOPEN2017/DE2/class/vga_clock/rom256_digits.v" 74 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "vga_data8:vga_data8\|rom256_digits:rom256_digits\|altsyncram:altsyncram_component " "Info: Elaborated megafunction instantiation \"vga_data8:vga_data8\|rom256_digits:rom256_digits\|altsyncram:altsyncram_component\"" {  } { { "rom256_digits.v" "" { Text "D:/ZXOPEN2017/DE2/class/vga_clock/rom256_digits.v" 74 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "vga_data8:vga_data8\|rom256_digits:rom256_digits\|altsyncram:altsyncram_component " "Info: Instantiated megafunction \"vga_data8:vga_data8\|rom256_digits:rom256_digits\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Info: Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Info: Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file digits.mif " "Info: Parameter \"init_file\" = \"digits.mif\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Info: Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Info: Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Info: Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Info: Parameter \"numwords_a\" = \"256\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Info: Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Info: Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Info: Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Info: Parameter \"widthad_a\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Info: Parameter \"width_a\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Info: Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "rom256_digits.v" "" { Text "D:/ZXOPEN2017/DE2/class/vga_clock/rom256_digits.v" 74 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_fq71.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/altsyncram_fq71.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_fq71 " "Info: Found entity 1: altsyncram_fq71" {  } { { "db/altsyncram_fq71.tdf" "" { Text "D:/ZXOPEN2017/DE2/class/vga_clock/db/altsyncram_fq71.tdf" 27 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_fq71 vga_data8:vga_data8\|rom256_digits:rom256_digits\|altsyncram:altsyncram_component\|altsyncram_fq71:auto_generated " "Info: Elaborating entity \"altsyncram_fq71\" for hierarchy \"vga_data8:vga_data8\|rom256_digits:rom256_digits\|altsyncram:altsyncram_component\|altsyncram_fq71:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/altera/90/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ram256_data vga_data8:vga_data8\|ram256_data:ram256_data " "Info: Elaborating entity \"ram256_data\" for hierarchy \"vga_data8:vga_data8\|ram256_data:ram256_data\"" {  } { { "vga_data8.v" "ram256_data" { Text "D:/ZXOPEN2017/DE2/class/vga_clock/vga_data8.v" 39 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram vga_data8:vga_data8\|ram256_data:ram256_data\|altsyncram:altsyncram_component " "Info: Elaborating entity \"altsyncram\" for hierarchy \"vga_data8:vga_data8\|ram256_data:ram256_data\|altsyncram:altsyncram_component\"" {  } { { "ram256_data.v" "altsyncram_component" { Text "D:/ZXOPEN2017/DE2/class/vga_clock/ram256_data.v" 78 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "vga_data8:vga_data8\|ram256_data:ram256_data\|altsyncram:altsyncram_component " "Info: Elaborated megafunction instantiation \"vga_data8:vga_data8\|ram256_data:ram256_data\|altsyncram:altsyncram_component\"" {  } { { "ram256_data.v" "" { Text "D:/ZXOPEN2017/DE2/class/vga_clock/ram256_data.v" 78 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "vga_data8:vga_data8\|ram256_data:ram256_data\|altsyncram:altsyncram_component " "Info: Instantiated megafunction \"vga_data8:vga_data8\|ram256_data:ram256_data\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Info: Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Info: Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file data16.mif " "Info: Parameter \"init_file\" = \"data16.mif\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Info: Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Info: Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Info: Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Info: Parameter \"numwords_a\" = \"256\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Info: Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Info: Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Info: Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Info: Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Info: Parameter \"widthad_a\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Info: Parameter \"width_a\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Info: Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "ram256_data.v" "" { Text "D:/ZXOPEN2017/DE2/class/vga_clock/ram256_data.v" 78 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_fpc1.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/altsyncram_fpc1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_fpc1 " "Info: Found entity 1: altsyncram_fpc1" {  } { { "db/altsyncram_fpc1.tdf" "" { Text "D:/ZXOPEN2017/DE2/class/vga_clock/db/altsyncram_fpc1.tdf" 27 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_fpc1 vga_data8:vga_data8\|ram256_data:ram256_data\|altsyncram:altsyncram_component\|altsyncram_fpc1:auto_generated " "Info: Elaborating entity \"altsyncram_fpc1\" for hierarchy \"vga_data8:vga_data8\|ram256_data:ram256_data\|altsyncram:altsyncram_component\|altsyncram_fpc1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/altera/90/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rgb rgb:rgb " "Info: Elaborating entity \"rgb\" for hierarchy \"rgb:rgb\"" {  } { { "top.v" "rgb" { Text "D:/ZXOPEN2017/DE2/class/vga_clock/top.v" 32 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "4 " "Info: Inferred 4 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "b2bcd_99:b2bcd_99_inst1\|Div0 lpm_divide " "Info: Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"b2bcd_99:b2bcd_99_inst1\|Div0\"" {  } { { "b2bcd_99.v" "Div0" { Text "D:/ZXOPEN2017/DE2/class/vga_clock/b2bcd_99.v" 7 -1 0 } }  } 0 0 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "b2bcd_99:b2bcd_99_inst4\|Div0 lpm_divide " "Info: Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"b2bcd_99:b2bcd_99_inst4\|Div0\"" {  } { { "b2bcd_99.v" "Div0" { Text "D:/ZXOPEN2017/DE2/class/vga_clock/b2bcd_99.v" 7 -1 0 } }  } 0 0 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "b2bcd_99:b2bcd_99_inst2\|Div0 lpm_divide " "Info: Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"b2bcd_99:b2bcd_99_inst2\|Div0\"" {  } { { "b2bcd_99.v" "Div0" { Text "D:/ZXOPEN2017/DE2/class/vga_clock/b2bcd_99.v" 7 -1 0 } }  } 0 0 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "b2bcd_99:b2bcd_99_inst3\|Div0 lpm_divide " "Info: Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"b2bcd_99:b2bcd_99_inst3\|Div0\"" {  } { { "b2bcd_99.v" "Div0" { Text "D:/ZXOPEN2017/DE2/class/vga_clock/b2bcd_99.v" 7 -1 0 } }  } 0 0 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Inferred %1!llu! megafunctions from design logic" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "b2bcd_99:b2bcd_99_inst1\|lpm_divide:Div0 " "Info: Elaborated megafunction instantiation \"b2bcd_99:b2bcd_99_inst1\|lpm_divide:Div0\"" {  } { { "b2bcd_99.v" "" { Text "D:/ZXOPEN2017/DE2/class/vga_clock/b2bcd_99.v" 7 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "b2bcd_99:b2bcd_99_inst1\|lpm_divide:Div0 " "Info: Instantiated megafunction \"b2bcd_99:b2bcd_99_inst1\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 8 " "Info: Parameter \"LPM_WIDTHN\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Info: Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Info: Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Info: Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "b2bcd_99.v" "" { Text "D:/ZXOPEN2017/DE2/class/vga_clock/b2bcd_99.v" 7 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_1dm.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/lpm_divide_1dm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_1dm " "Info: Found entity 1: lpm_divide_1dm" {  } { { "db/lpm_divide_1dm.tdf" "" { Text "D:/ZXOPEN2017/DE2/class/vga_clock/db/lpm_divide_1dm.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_bkh.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/sign_div_unsign_bkh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_bkh " "Info: Found entity 1: sign_div_unsign_bkh" {  } { { "db/sign_div_unsign_bkh.tdf" "" { Text "D:/ZXOPEN2017/DE2/class/vga_clock/db/sign_div_unsign_bkh.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_ove.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/alt_u_div_ove.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_ove " "Info: Found entity 1: alt_u_div_ove" {  } { { "db/alt_u_div_ove.tdf" "" { Text "D:/ZXOPEN2017/DE2/class/vga_clock/db/alt_u_div_ove.tdf" 26 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_lkc.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/add_sub_lkc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_lkc " "Info: Found entity 1: add_sub_lkc" {  } { { "db/add_sub_lkc.tdf" "" { Text "D:/ZXOPEN2017/DE2/class/vga_clock/db/add_sub_lkc.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_mkc.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/add_sub_mkc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_mkc " "Info: Found entity 1: add_sub_mkc" {  } { { "db/add_sub_mkc.tdf" "" { Text "D:/ZXOPEN2017/DE2/class/vga_clock/db/add_sub_mkc.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "vga_data8:vga_data8\|addr_rom\[4\] " "Warning: Latch vga_data8:vga_data8\|addr_rom\[4\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA vga_data8:vga_data8\|Add8~synth " "Warning: Ports D and ENA on the latch are fed by the same signal vga_data8:vga_data8\|Add8~synth" {  } { { "vga_data8.v" "" { Text "D:/ZXOPEN2017/DE2/class/vga_clock/vga_data8.v" 53 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "vga_data8.v" "" { Text "D:/ZXOPEN2017/DE2/class/vga_clock/vga_data8.v" 100 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "vga_data8:vga_data8\|addr_rom\[5\] " "Warning: Latch vga_data8:vga_data8\|addr_rom\[5\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA vga_data8:vga_data8\|Add8~synth " "Warning: Ports D and ENA on the latch are fed by the same signal vga_data8:vga_data8\|Add8~synth" {  } { { "vga_data8.v" "" { Text "D:/ZXOPEN2017/DE2/class/vga_clock/vga_data8.v" 53 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "vga_data8.v" "" { Text "D:/ZXOPEN2017/DE2/class/vga_clock/vga_data8.v" 100 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "vga_data8:vga_data8\|addr_rom\[6\] " "Warning: Latch vga_data8:vga_data8\|addr_rom\[6\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA vga_data8:vga_data8\|Add8~synth " "Warning: Ports D and ENA on the latch are fed by the same signal vga_data8:vga_data8\|Add8~synth" {  } { { "vga_data8.v" "" { Text "D:/ZXOPEN2017/DE2/class/vga_clock/vga_data8.v" 53 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "vga_data8.v" "" { Text "D:/ZXOPEN2017/DE2/class/vga_clock/vga_data8.v" 100 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "vga_data8:vga_data8\|addr_rom\[7\] " "Warning: Latch vga_data8:vga_data8\|addr_rom\[7\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA vga_data8:vga_data8\|Add8~synth " "Warning: Ports D and ENA on the latch are fed by the same signal vga_data8:vga_data8\|Add8~synth" {  } { { "vga_data8.v" "" { Text "D:/ZXOPEN2017/DE2/class/vga_clock/vga_data8.v" 53 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "vga_data8.v" "" { Text "D:/ZXOPEN2017/DE2/class/vga_clock/vga_data8.v" 100 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Info" "IOPT_MLS_PRESET_POWER_UP" "" "Info: Registers with preset signals will power-up high" {  } { { "clock_controller.v" "" { Text "D:/ZXOPEN2017/DE2/class/vga_clock/clock_controller.v" 7 -1 0 } }  } 0 0 "Registers with preset signals will power-up high" 0 0 "" 0 -1}
{ "Info" "IOPT_MLS_DEV_CLRN_SETS_REGISTERS" "" "Info: DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 0 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_STUCK_PIN_HDR" "" "Warning: Output pins are stuck at VCC or GND" { { "Warning" "WOPT_MLS_STUCK_PIN" "VGA_BLANK VCC " "Warning (13410): Pin \"VGA_BLANK\" is stuck at VCC" {  } { { "top.v" "" { Text "D:/ZXOPEN2017/DE2/class/vga_clock/top.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "VGA_SYNC GND " "Warning (13410): Pin \"VGA_SYNC\" is stuck at GND" {  } { { "top.v" "" { Text "D:/ZXOPEN2017/DE2/class/vga_clock/top.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Output pins are stuck at VCC or GND" 0 0 "" 0 -1}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "vga " "Warning: Ignored assignments for entity \"vga\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name LL_ROOT_REGION ON -entity vga -section_id \"Root Region\" " "Warning: Assignment of entity set_global_assignment -name LL_ROOT_REGION ON -entity vga -section_id \"Root Region\" is ignored" {  } {  } 0 0 "Assignment of entity %1!s! is ignored" 0 0 "" 0 -1} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name LL_MEMBER_STATE LOCKED -entity vga -section_id \"Root Region\" " "Warning: Assignment of entity set_global_assignment -name LL_MEMBER_STATE LOCKED -entity vga -section_id \"Root Region\" is ignored" {  } {  } 0 0 "Assignment of entity %1!s! is ignored" 0 0 "" 0 -1}  } {  } 0 0 "Ignored assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "679 " "Info: Implemented 679 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Info: Implemented 2 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "35 " "Info: Implemented 35 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "625 " "Info: Implemented 625 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_RAMS" "16 " "Info: Implemented 16 RAM segments" {  } {  } 0 0 "Implemented %1!d! RAM segments" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Info: Implemented 1 ClockLock PLLs" {  } {  } 0 0 "Implemented %1!d! ClockLock PLLs" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 20 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 20 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "254 " "Info: Peak virtual memory: 254 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Wed Apr 05 19:03:33 2017 " "Info: Processing ended: Wed Apr 05 19:03:33 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Info: Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Info: Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II " "Info: Running Quartus II Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 132 02/25/2009 SJ Full Version " "Info: Version 9.0 Build 132 02/25/2009 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Wed Apr 05 19:03:34 2017 " "Info: Processing started: Wed Apr 05 19:03:34 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off vga -c vga " "Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off vga -c vga" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Info: Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Info" "IMPP_MPP_USER_DEVICE" "vga EP2C35F672C6 " "Info: Selected device EP2C35F672C6 for design \"vga\"" {  } {  } 0 0 "Selected device %2!s! for design \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Info: Low junction temperature is 0 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "Info: High junction temperature is 85 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "pll:pll\|altpll:altpll_component\|pll Cyclone II PLL " "Info: Implemented PLL \"pll:pll\|altpll:altpll_component\|pll\" as Cyclone II PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "pll:pll\|altpll:altpll_component\|_clk0 4 5 0 0 " "Info: Implementing clock multiplication of 4, clock division of 5, and phase shift of 0 degrees (0 ps) for pll:pll\|altpll:altpll_component\|_clk0 port" {  } { { "altpll.tdf" "" { Text "d:/altera/90/quartus/libraries/megafunctions/altpll.tdf" 905 3 0 } }  } 0 0 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "" 0 -1}  } { { "altpll.tdf" "" { Text "d:/altera/90/quartus/libraries/megafunctions/altpll.tdf" 524 3 0 } }  } 0 0 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Info: Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 0 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Info: Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C50F672C6 " "Info: Device EP2C50F672C6 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C70F672C6 " "Info: Device EP2C70F672C6 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1}  } {  } 2 0 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0 -1}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "3 " "Info: Fitter converted 3 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ E3 " "Info: Pin ~ASDO~ is reserved at location E3" {  } { { "d:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/90/quartus/bin/pin_planner.ppl" { ~ASDO~ } } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ D3 " "Info: Pin ~nCSO~ is reserved at location D3" {  } { { "d:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/90/quartus/bin/pin_planner.ppl" { ~nCSO~ } } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~LVDS150p/nCEO~ AE24 " "Info: Pin ~LVDS150p/nCEO~ is reserved at location AE24" {  } { { "d:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/90/quartus/bin/pin_planner.ppl" { ~LVDS150p/nCEO~ } } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~LVDS150p/nCEO~ } "NODE_NAME" } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Info: Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 0 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "" 0 -1}
{ "Info" "ITDC_FITTER_TIMING_ENGINE" "Classic " "Info: Fitter is using the Classic Timing Analyzer" {  } {  } 0 0 "Fitter is using the %1!s! Timing Analyzer" 0 0 "" 0 -1}
{ "Info" "ITAN_TDC_USER_OPTIMIZATION_GOALS" "" "Info: Detected fmax, tsu, tco, and/or tpd requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 0 "Detected fmax, tsu, tco, and/or tpd requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk (placed in PIN N2 (CLK0, LVDSCLK0p, Input)) " "Info: Automatically promoted node clk (placed in PIN N2 (CLK0, LVDSCLK0p, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "clock_controller:clock_controller_inst\|clk_10ms " "Info: Destination node clock_controller:clock_controller_inst\|clk_10ms" {  } { { "clock_controller.v" "" { Text "D:/ZXOPEN2017/DE2/class/vga_clock/clock_controller.v" 7 -1 0 } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock_controller:clock_controller_inst|clk_10ms } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "d:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/90/quartus/bin/pin_planner.ppl" { clk } } } { "d:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk" } } } } { "top.v" "" { Text "D:/ZXOPEN2017/DE2/class/vga_clock/top.v" 3 -1 0 } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "pll:pll\|altpll:altpll_component\|_clk0 (placed in counter C0 of PLL_1) " "Info: Automatically promoted node pll:pll\|altpll:altpll_component\|_clk0 (placed in counter C0 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G3 " "Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "altpll.tdf" "" { Text "d:/altera/90/quartus/libraries/megafunctions/altpll.tdf" 524 3 0 } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { pll:pll|altpll:altpll_component|_clk0 } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clock_controller:clock_controller_inst\|clk_10ms  " "Info: Automatically promoted node clock_controller:clock_controller_inst\|clk_10ms " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "clock_controller:clock_controller_inst\|clk_10ms~0 " "Info: Destination node clock_controller:clock_controller_inst\|clk_10ms~0" {  } { { "clock_controller.v" "" { Text "D:/ZXOPEN2017/DE2/class/vga_clock/clock_controller.v" 7 -1 0 } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock_controller:clock_controller_inst|clk_10ms~0 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "clock_controller.v" "" { Text "D:/ZXOPEN2017/DE2/class/vga_clock/clock_controller.v" 7 -1 0 } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock_controller:clock_controller_inst|clk_10ms } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "vga_data8:vga_data8\|WideOr0~0  " "Info: Automatically promoted node vga_data8:vga_data8\|WideOr0~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "vga_data8:vga_data8\|wren~4 " "Info: Destination node vga_data8:vga_data8\|wren~4" {  } { { "vga_data8.v" "" { Text "D:/ZXOPEN2017/DE2/class/vga_clock/vga_data8.v" 31 -1 0 } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { vga_data8:vga_data8|wren~4 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "vga_data8.v" "" { Text "D:/ZXOPEN2017/DE2/class/vga_clock/vga_data8.v" 100 -1 0 } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { vga_data8:vga_data8|WideOr0~0 } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Info: Starting register packing" {  } {  } 0 0 "Starting register packing" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Extra Info: Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Performing register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Extra Info: Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Completed register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Extra Info: Started Fast Input/Output/OE register processing" {  } {  } 1 0 "Started Fast Input/Output/OE register processing" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Extra Info: Finished Fast Input/Output/OE register processing" {  } {  } 1 0 "Finished Fast Input/Output/OE register processing" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Extra Info: Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 0 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Extra Info: Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 0 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Info: Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "Extra Info: No registers were packed into other blocks" {  } {  } 1 0 "No registers were packed into other blocks" 0 0 "" 0 -1}  } {  } 0 0 "Finished register packing" 0 0 "" 0 -1}
{ "Warning" "WCUT_PLL_CLK_FEEDS_NON_DEDICATED_IO" "pll:pll\|altpll:altpll_component\|pll clk\[0\] VGA_CLK " "Warning: PLL \"pll:pll\|altpll:altpll_component\|pll\" output port clk\[0\] feeds output pin \"VGA_CLK\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" {  } { { "altpll.tdf" "" { Text "d:/altera/90/quartus/libraries/megafunctions/altpll.tdf" 905 3 0 } } { "pll.v" "" { Text "D:/ZXOPEN2017/DE2/class/vga_clock/pll.v" 97 0 0 } } { "top.v" "" { Text "D:/ZXOPEN2017/DE2/class/vga_clock/top.v" 25 0 0 } } { "top.v" "" { Text "D:/ZXOPEN2017/DE2/class/vga_clock/top.v" 7 -1 0 } }  } 0 0 "PLL \"%1!s!\" output port %2!s! feeds output pin \"%3!s!\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Warning: Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_BLON " "Warning: Node \"LCD_BLON\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "LCD_BLON" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_DATA\[0\] " "Warning: Node \"LCD_DATA\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[0\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_DATA\[1\] " "Warning: Node \"LCD_DATA\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[1\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_DATA\[2\] " "Warning: Node \"LCD_DATA\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[2\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_DATA\[3\] " "Warning: Node \"LCD_DATA\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[3\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_DATA\[4\] " "Warning: Node \"LCD_DATA\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[4\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_DATA\[5\] " "Warning: Node \"LCD_DATA\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[5\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_DATA\[6\] " "Warning: Node \"LCD_DATA\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[6\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_DATA\[7\] " "Warning: Node \"LCD_DATA\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[7\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_EN " "Warning: Node \"LCD_EN\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "LCD_EN" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_ON " "Warning: Node \"LCD_ON\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "LCD_ON" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_RS " "Warning: Node \"LCD_RS\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "LCD_RS" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_RW " "Warning: Node \"LCD_RW\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "LCD_RW" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "hex0\[0\] " "Warning: Node \"hex0\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "hex0\[0\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "hex0\[1\] " "Warning: Node \"hex0\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "hex0\[1\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "hex0\[2\] " "Warning: Node \"hex0\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "hex0\[2\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "hex0\[3\] " "Warning: Node \"hex0\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "hex0\[3\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "hex0\[4\] " "Warning: Node \"hex0\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "hex0\[4\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "hex0\[5\] " "Warning: Node \"hex0\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "hex0\[5\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "hex0\[6\] " "Warning: Node \"hex0\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "hex0\[6\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "hex1\[0\] " "Warning: Node \"hex1\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "hex1\[0\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "hex1\[1\] " "Warning: Node \"hex1\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "hex1\[1\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "hex1\[2\] " "Warning: Node \"hex1\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "hex1\[2\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "hex1\[3\] " "Warning: Node \"hex1\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "hex1\[3\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "hex1\[4\] " "Warning: Node \"hex1\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "hex1\[4\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "hex1\[5\] " "Warning: Node \"hex1\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "hex1\[5\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "hex1\[6\] " "Warning: Node \"hex1\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "hex1\[6\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "hex2\[0\] " "Warning: Node \"hex2\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "hex2\[0\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "hex2\[1\] " "Warning: Node \"hex2\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "hex2\[1\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "hex2\[2\] " "Warning: Node \"hex2\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "hex2\[2\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "hex2\[3\] " "Warning: Node \"hex2\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "hex2\[3\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "hex2\[4\] " "Warning: Node \"hex2\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "hex2\[4\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "hex2\[5\] " "Warning: Node \"hex2\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "hex2\[5\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "hex2\[6\] " "Warning: Node \"hex2\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "hex2\[6\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "hex3\[0\] " "Warning: Node \"hex3\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "hex3\[0\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "hex3\[1\] " "Warning: Node \"hex3\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "hex3\[1\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "hex3\[2\] " "Warning: Node \"hex3\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "hex3\[2\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "hex3\[3\] " "Warning: Node \"hex3\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "hex3\[3\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "hex3\[4\] " "Warning: Node \"hex3\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "hex3\[4\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "hex3\[5\] " "Warning: Node \"hex3\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "hex3\[5\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "hex3\[6\] " "Warning: Node \"hex3\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "hex3\[6\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "hex4\[0\] " "Warning: Node \"hex4\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "hex4\[0\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "hex4\[1\] " "Warning: Node \"hex4\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "hex4\[1\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "hex4\[2\] " "Warning: Node \"hex4\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "hex4\[2\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "hex4\[3\] " "Warning: Node \"hex4\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "hex4\[3\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "hex4\[4\] " "Warning: Node \"hex4\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "hex4\[4\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "hex4\[5\] " "Warning: Node \"hex4\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "hex4\[5\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "hex4\[6\] " "Warning: Node \"hex4\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "hex4\[6\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "hex5\[0\] " "Warning: Node \"hex5\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "hex5\[0\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "hex5\[1\] " "Warning: Node \"hex5\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "hex5\[1\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "hex5\[2\] " "Warning: Node \"hex5\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "hex5\[2\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "hex5\[3\] " "Warning: Node \"hex5\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "hex5\[3\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "hex5\[4\] " "Warning: Node \"hex5\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "hex5\[4\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "hex5\[5\] " "Warning: Node \"hex5\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "hex5\[5\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "hex5\[6\] " "Warning: Node \"hex5\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "hex5\[6\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "hex6\[0\] " "Warning: Node \"hex6\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "hex6\[0\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "hex6\[1\] " "Warning: Node \"hex6\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "hex6\[1\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "hex6\[2\] " "Warning: Node \"hex6\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "hex6\[2\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "hex6\[3\] " "Warning: Node \"hex6\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "hex6\[3\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "hex6\[4\] " "Warning: Node \"hex6\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "hex6\[4\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "hex6\[5\] " "Warning: Node \"hex6\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "hex6\[5\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "hex6\[6\] " "Warning: Node \"hex6\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "hex6\[6\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "hex7\[0\] " "Warning: Node \"hex7\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "hex7\[0\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "hex7\[1\] " "Warning: Node \"hex7\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "hex7\[1\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "hex7\[2\] " "Warning: Node \"hex7\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "hex7\[2\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "hex7\[3\] " "Warning: Node \"hex7\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "hex7\[3\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "hex7\[4\] " "Warning: Node \"hex7\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "hex7\[4\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "hex7\[5\] " "Warning: Node \"hex7\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "hex7\[5\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "hex7\[6\] " "Warning: Node \"hex7\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "hex7\[6\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1}  } {  } 0 0 "Ignored locations or region assignments to the following nodes" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Info: Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 0 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Info: Fitter placement preparation operations beginning" {  } {  } 0 0 "Fitter placement preparation operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:01 " "Info: Fitter placement preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 0 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Info: Fitter placement operations beginning" {  } {  } 0 0 "Fitter placement operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Info: Fitter placement was successful" {  } {  } 0 0 "Fitter placement was successful" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:09 " "Info: Fitter placement operations ending: elapsed time is 00:00:09" {  } {  } 0 0 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_SLACK_TPD_RESULT" "register clock_controller:clock_controller_inst\|data\[29\] register vga_data8:vga_data8\|addr_rom\[4\] -10.672 ns " "Info: Slack time is -10.672 ns between source register \"clock_controller:clock_controller_inst\|data\[29\]\" and destination register \"vga_data8:vga_data8\|addr_rom\[4\]\"" { { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "5.860 ns + Largest register register " "Info: + Largest register to register requirement is 5.860 ns" {  } {  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "pll:pll\|altpll:altpll_component\|_clk0 destination 7.866 ns   Shortest register " "Info:   Shortest clock path from clock \"pll:pll\|altpll:altpll_component\|_clk0\" to destination register is 7.866 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns pll:pll\|altpll:altpll_component\|_clk0 1 CLK PLL_1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'pll:pll\|altpll:altpll_component\|_clk0'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { pll:pll|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "d:/altera/90/quartus/libraries/megafunctions/altpll.tdf" 905 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.079 ns) + CELL(0.000 ns) 1.079 ns pll:pll\|altpll:altpll_component\|_clk0~clkctrl 2 COMB Unassigned 217 " "Info: 2: + IC(1.079 ns) + CELL(0.000 ns) = 1.079 ns; Loc. = Unassigned; Fanout = 217; COMB Node = 'pll:pll\|altpll:altpll_component\|_clk0~clkctrl'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.079 ns" { pll:pll|altpll:altpll_component|_clk0 pll:pll|altpll:altpll_component|_clk0~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "d:/altera/90/quartus/libraries/megafunctions/altpll.tdf" 905 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.031 ns) + CELL(0.787 ns) 2.897 ns vga_data8:vga_data8\|hcnt\[5\] 3 REG Unassigned 10 " "Info: 3: + IC(1.031 ns) + CELL(0.787 ns) = 2.897 ns; Loc. = Unassigned; Fanout = 10; REG Node = 'vga_data8:vga_data8\|hcnt\[5\]'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.818 ns" { pll:pll|altpll:altpll_component|_clk0~clkctrl vga_data8:vga_data8|hcnt[5] } "NODE_NAME" } } { "vga_data8.v" "" { Text "D:/ZXOPEN2017/DE2/class/vga_clock/vga_data8.v" 65 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.455 ns) + CELL(0.438 ns) 3.790 ns vga_data8:vga_data8\|Add6~6 4 COMB Unassigned 4 " "Info: 4: + IC(0.455 ns) + CELL(0.438 ns) = 3.790 ns; Loc. = Unassigned; Fanout = 4; COMB Node = 'vga_data8:vga_data8\|Add6~6'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.893 ns" { vga_data8:vga_data8|hcnt[5] vga_data8:vga_data8|Add6~6 } "NODE_NAME" } } { "vga_data8.v" "" { Text "D:/ZXOPEN2017/DE2/class/vga_clock/vga_data8.v" 53 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.290 ns) + CELL(0.275 ns) 4.355 ns vga_data8:vga_data8\|WideOr0~0 5 COMB Unassigned 2 " "Info: 5: + IC(0.290 ns) + CELL(0.275 ns) = 4.355 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'vga_data8:vga_data8\|WideOr0~0'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.565 ns" { vga_data8:vga_data8|Add6~6 vga_data8:vga_data8|WideOr0~0 } "NODE_NAME" } } { "vga_data8.v" "" { Text "D:/ZXOPEN2017/DE2/class/vga_clock/vga_data8.v" 100 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.794 ns) + CELL(0.000 ns) 6.149 ns vga_data8:vga_data8\|WideOr0~0clkctrl 6 COMB Unassigned 8 " "Info: 6: + IC(1.794 ns) + CELL(0.000 ns) = 6.149 ns; Loc. = Unassigned; Fanout = 8; COMB Node = 'vga_data8:vga_data8\|WideOr0~0clkctrl'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.794 ns" { vga_data8:vga_data8|WideOr0~0 vga_data8:vga_data8|WideOr0~0clkctrl } "NODE_NAME" } } { "vga_data8.v" "" { Text "D:/ZXOPEN2017/DE2/class/vga_clock/vga_data8.v" 100 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.442 ns) + CELL(0.275 ns) 7.866 ns vga_data8:vga_data8\|addr_rom\[4\] 7 REG Unassigned 8 " "Info: 7: + IC(1.442 ns) + CELL(0.275 ns) = 7.866 ns; Loc. = Unassigned; Fanout = 8; REG Node = 'vga_data8:vga_data8\|addr_rom\[4\]'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.717 ns" { vga_data8:vga_data8|WideOr0~0clkctrl vga_data8:vga_data8|addr_rom[4] } "NODE_NAME" } } { "vga_data8.v" "" { Text "D:/ZXOPEN2017/DE2/class/vga_clock/vga_data8.v" 100 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.775 ns ( 22.57 % ) " "Info: Total cell delay = 1.775 ns ( 22.57 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.091 ns ( 77.43 % ) " "Info: Total interconnect delay = 6.091 ns ( 77.43 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "altpll.tdf" "" { Text "d:/altera/90/quartus/libraries/megafunctions/altpll.tdf" 905 3 0 } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "pll:pll\|altpll:altpll_component\|_clk0 destination 8.655 ns   Longest register " "Info:   Longest clock path from clock \"pll:pll\|altpll:altpll_component\|_clk0\" to destination register is 8.655 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns pll:pll\|altpll:altpll_component\|_clk0 1 CLK PLL_1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'pll:pll\|altpll:altpll_component\|_clk0'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { pll:pll|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "d:/altera/90/quartus/libraries/megafunctions/altpll.tdf" 905 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.079 ns) + CELL(0.000 ns) 1.079 ns pll:pll\|altpll:altpll_component\|_clk0~clkctrl 2 COMB Unassigned 217 " "Info: 2: + IC(1.079 ns) + CELL(0.000 ns) = 1.079 ns; Loc. = Unassigned; Fanout = 217; COMB Node = 'pll:pll\|altpll:altpll_component\|_clk0~clkctrl'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.079 ns" { pll:pll|altpll:altpll_component|_clk0 pll:pll|altpll:altpll_component|_clk0~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "d:/altera/90/quartus/libraries/megafunctions/altpll.tdf" 905 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.031 ns) + CELL(0.787 ns) 2.897 ns vga_data8:vga_data8\|hcnt\[1\] 3 REG Unassigned 5 " "Info: 3: + IC(1.031 ns) + CELL(0.787 ns) = 2.897 ns; Loc. = Unassigned; Fanout = 5; REG Node = 'vga_data8:vga_data8\|hcnt\[1\]'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.818 ns" { pll:pll|altpll:altpll_component|_clk0~clkctrl vga_data8:vga_data8|hcnt[1] } "NODE_NAME" } } { "vga_data8.v" "" { Text "D:/ZXOPEN2017/DE2/class/vga_clock/vga_data8.v" 65 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.645 ns) + CELL(0.414 ns) 3.956 ns vga_data8:vga_data8\|Add6~1 4 COMB Unassigned 2 " "Info: 4: + IC(0.645 ns) + CELL(0.414 ns) = 3.956 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'vga_data8:vga_data8\|Add6~1'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.059 ns" { vga_data8:vga_data8|hcnt[1] vga_data8:vga_data8|Add6~1 } "NODE_NAME" } } { "vga_data8.v" "" { Text "D:/ZXOPEN2017/DE2/class/vga_clock/vga_data8.v" 53 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 4.027 ns vga_data8:vga_data8\|Add6~3 5 COMB Unassigned 2 " "Info: 5: + IC(0.000 ns) + CELL(0.071 ns) = 4.027 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'vga_data8:vga_data8\|Add6~3'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { vga_data8:vga_data8|Add6~1 vga_data8:vga_data8|Add6~3 } "NODE_NAME" } } { "vga_data8.v" "" { Text "D:/ZXOPEN2017/DE2/class/vga_clock/vga_data8.v" 53 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 4.098 ns vga_data8:vga_data8\|Add6~5 6 COMB Unassigned 2 " "Info: 6: + IC(0.000 ns) + CELL(0.071 ns) = 4.098 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'vga_data8:vga_data8\|Add6~5'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { vga_data8:vga_data8|Add6~3 vga_data8:vga_data8|Add6~5 } "NODE_NAME" } } { "vga_data8.v" "" { Text "D:/ZXOPEN2017/DE2/class/vga_clock/vga_data8.v" 53 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 4.169 ns vga_data8:vga_data8\|Add6~7 7 COMB Unassigned 2 " "Info: 7: + IC(0.000 ns) + CELL(0.071 ns) = 4.169 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'vga_data8:vga_data8\|Add6~7'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { vga_data8:vga_data8|Add6~5 vga_data8:vga_data8|Add6~7 } "NODE_NAME" } } { "vga_data8.v" "" { Text "D:/ZXOPEN2017/DE2/class/vga_clock/vga_data8.v" 53 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 4.579 ns vga_data8:vga_data8\|Add6~8 8 COMB Unassigned 3 " "Info: 8: + IC(0.000 ns) + CELL(0.410 ns) = 4.579 ns; Loc. = Unassigned; Fanout = 3; COMB Node = 'vga_data8:vga_data8\|Add6~8'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { vga_data8:vga_data8|Add6~7 vga_data8:vga_data8|Add6~8 } "NODE_NAME" } } { "vga_data8.v" "" { Text "D:/ZXOPEN2017/DE2/class/vga_clock/vga_data8.v" 53 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.415 ns) + CELL(0.150 ns) 5.144 ns vga_data8:vga_data8\|WideOr0~0 9 COMB Unassigned 2 " "Info: 9: + IC(0.415 ns) + CELL(0.150 ns) = 5.144 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'vga_data8:vga_data8\|WideOr0~0'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.565 ns" { vga_data8:vga_data8|Add6~8 vga_data8:vga_data8|WideOr0~0 } "NODE_NAME" } } { "vga_data8.v" "" { Text "D:/ZXOPEN2017/DE2/class/vga_clock/vga_data8.v" 100 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.794 ns) + CELL(0.000 ns) 6.938 ns vga_data8:vga_data8\|WideOr0~0clkctrl 10 COMB Unassigned 8 " "Info: 10: + IC(1.794 ns) + CELL(0.000 ns) = 6.938 ns; Loc. = Unassigned; Fanout = 8; COMB Node = 'vga_data8:vga_data8\|WideOr0~0clkctrl'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.794 ns" { vga_data8:vga_data8|WideOr0~0 vga_data8:vga_data8|WideOr0~0clkctrl } "NODE_NAME" } } { "vga_data8.v" "" { Text "D:/ZXOPEN2017/DE2/class/vga_clock/vga_data8.v" 100 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.442 ns) + CELL(0.275 ns) 8.655 ns vga_data8:vga_data8\|addr_rom\[4\] 11 REG Unassigned 8 " "Info: 11: + IC(1.442 ns) + CELL(0.275 ns) = 8.655 ns; Loc. = Unassigned; Fanout = 8; REG Node = 'vga_data8:vga_data8\|addr_rom\[4\]'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.717 ns" { vga_data8:vga_data8|WideOr0~0clkctrl vga_data8:vga_data8|addr_rom[4] } "NODE_NAME" } } { "vga_data8.v" "" { Text "D:/ZXOPEN2017/DE2/class/vga_clock/vga_data8.v" 100 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.249 ns ( 25.98 % ) " "Info: Total cell delay = 2.249 ns ( 25.98 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.406 ns ( 74.02 % ) " "Info: Total interconnect delay = 6.406 ns ( 74.02 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "altpll.tdf" "" { Text "d:/altera/90/quartus/libraries/megafunctions/altpll.tdf" 905 3 0 } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 4.214 ns   Shortest register " "Info:   Shortest clock path from clock \"clk\" to source register is 4.214 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.760 ns) 0.760 ns clk 1 CLK Unassigned 3 " "Info: 1: + IC(0.000 ns) + CELL(0.760 ns) = 0.760 ns; Loc. = Unassigned; Fanout = 3; CLK Node = 'clk'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "top.v" "" { Text "D:/ZXOPEN2017/DE2/class/vga_clock/top.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.370 ns) + CELL(0.787 ns) 1.917 ns clock_controller:clock_controller_inst\|clk_10ms 2 REG Unassigned 2 " "Info: 2: + IC(0.370 ns) + CELL(0.787 ns) = 1.917 ns; Loc. = Unassigned; Fanout = 2; REG Node = 'clock_controller:clock_controller_inst\|clk_10ms'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.157 ns" { clk clock_controller:clock_controller_inst|clk_10ms } "NODE_NAME" } } { "clock_controller.v" "" { Text "D:/ZXOPEN2017/DE2/class/vga_clock/clock_controller.v" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.729 ns) + CELL(0.000 ns) 2.646 ns clock_controller:clock_controller_inst\|clk_10ms~clkctrl 3 COMB Unassigned 32 " "Info: 3: + IC(0.729 ns) + CELL(0.000 ns) = 2.646 ns; Loc. = Unassigned; Fanout = 32; COMB Node = 'clock_controller:clock_controller_inst\|clk_10ms~clkctrl'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.729 ns" { clock_controller:clock_controller_inst|clk_10ms clock_controller:clock_controller_inst|clk_10ms~clkctrl } "NODE_NAME" } } { "clock_controller.v" "" { Text "D:/ZXOPEN2017/DE2/class/vga_clock/clock_controller.v" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.031 ns) + CELL(0.537 ns) 4.214 ns clock_controller:clock_controller_inst\|data\[29\] 4 REG Unassigned 15 " "Info: 4: + IC(1.031 ns) + CELL(0.537 ns) = 4.214 ns; Loc. = Unassigned; Fanout = 15; REG Node = 'clock_controller:clock_controller_inst\|data\[29\]'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.568 ns" { clock_controller:clock_controller_inst|clk_10ms~clkctrl clock_controller:clock_controller_inst|data[29] } "NODE_NAME" } } { "clock_controller.v" "" { Text "D:/ZXOPEN2017/DE2/class/vga_clock/clock_controller.v" 37 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.084 ns ( 49.45 % ) " "Info: Total cell delay = 2.084 ns ( 49.45 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.130 ns ( 50.55 % ) " "Info: Total interconnect delay = 2.130 ns ( 50.55 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "top.v" "" { Text "D:/ZXOPEN2017/DE2/class/vga_clock/top.v" 3 -1 0 } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 4.214 ns   Longest register " "Info:   Longest clock path from clock \"clk\" to source register is 4.214 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.760 ns) 0.760 ns clk 1 CLK Unassigned 3 " "Info: 1: + IC(0.000 ns) + CELL(0.760 ns) = 0.760 ns; Loc. = Unassigned; Fanout = 3; CLK Node = 'clk'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "top.v" "" { Text "D:/ZXOPEN2017/DE2/class/vga_clock/top.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.370 ns) + CELL(0.787 ns) 1.917 ns clock_controller:clock_controller_inst\|clk_10ms 2 REG Unassigned 2 " "Info: 2: + IC(0.370 ns) + CELL(0.787 ns) = 1.917 ns; Loc. = Unassigned; Fanout = 2; REG Node = 'clock_controller:clock_controller_inst\|clk_10ms'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.157 ns" { clk clock_controller:clock_controller_inst|clk_10ms } "NODE_NAME" } } { "clock_controller.v" "" { Text "D:/ZXOPEN2017/DE2/class/vga_clock/clock_controller.v" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.729 ns) + CELL(0.000 ns) 2.646 ns clock_controller:clock_controller_inst\|clk_10ms~clkctrl 3 COMB Unassigned 32 " "Info: 3: + IC(0.729 ns) + CELL(0.000 ns) = 2.646 ns; Loc. = Unassigned; Fanout = 32; COMB Node = 'clock_controller:clock_controller_inst\|clk_10ms~clkctrl'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.729 ns" { clock_controller:clock_controller_inst|clk_10ms clock_controller:clock_controller_inst|clk_10ms~clkctrl } "NODE_NAME" } } { "clock_controller.v" "" { Text "D:/ZXOPEN2017/DE2/class/vga_clock/clock_controller.v" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.031 ns) + CELL(0.537 ns) 4.214 ns clock_controller:clock_controller_inst\|data\[29\] 4 REG Unassigned 15 " "Info: 4: + IC(1.031 ns) + CELL(0.537 ns) = 4.214 ns; Loc. = Unassigned; Fanout = 15; REG Node = 'clock_controller:clock_controller_inst\|data\[29\]'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.568 ns" { clock_controller:clock_controller_inst|clk_10ms~clkctrl clock_controller:clock_controller_inst|data[29] } "NODE_NAME" } } { "clock_controller.v" "" { Text "D:/ZXOPEN2017/DE2/class/vga_clock/clock_controller.v" 37 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.084 ns ( 49.45 % ) " "Info: Total cell delay = 2.084 ns ( 49.45 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.130 ns ( 50.55 % ) " "Info: Total interconnect delay = 2.130 ns ( 50.55 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "top.v" "" { Text "D:/ZXOPEN2017/DE2/class/vga_clock/top.v" 3 -1 0 } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns   " "Info:   Micro clock to output delay of source is 0.250 ns" {  } { { "clock_controller.v" "" { Text "D:/ZXOPEN2017/DE2/class/vga_clock/clock_controller.v" 37 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "1.468 ns   " "Info:   Micro setup delay of destination is 1.468 ns" {  } { { "vga_data8.v" "" { Text "D:/ZXOPEN2017/DE2/class/vga_clock/vga_data8.v" 100 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "16.532 ns - Longest register register " "Info: - Longest register to register delay is 16.532 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns clock_controller:clock_controller_inst\|data\[29\] 1 REG Unassigned 15 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = Unassigned; Fanout = 15; REG Node = 'clock_controller:clock_controller_inst\|data\[29\]'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock_controller:clock_controller_inst|data[29] } "NODE_NAME" } } { "clock_controller.v" "" { Text "D:/ZXOPEN2017/DE2/class/vga_clock/clock_controller.v" 37 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.455 ns) + CELL(0.414 ns) 0.869 ns b2bcd_99:b2bcd_99_inst1\|lpm_divide:Div0\|lpm_divide_1dm:auto_generated\|sign_div_unsign_bkh:divider\|alt_u_div_ove:divider\|add_sub_3_result_int\[1\]~1 2 COMB Unassigned 2 " "Info: 2: + IC(0.455 ns) + CELL(0.414 ns) = 0.869 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'b2bcd_99:b2bcd_99_inst1\|lpm_divide:Div0\|lpm_divide_1dm:auto_generated\|sign_div_unsign_bkh:divider\|alt_u_div_ove:divider\|add_sub_3_result_int\[1\]~1'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.869 ns" { clock_controller:clock_controller_inst|data[29] b2bcd_99:b2bcd_99_inst1|lpm_divide:Div0|lpm_divide_1dm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_3_result_int[1]~1 } "NODE_NAME" } } { "db/alt_u_div_ove.tdf" "" { Text "D:/ZXOPEN2017/DE2/class/vga_clock/db/alt_u_div_ove.tdf" 41 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 0.940 ns b2bcd_99:b2bcd_99_inst1\|lpm_divide:Div0\|lpm_divide_1dm:auto_generated\|sign_div_unsign_bkh:divider\|alt_u_div_ove:divider\|add_sub_3_result_int\[2\]~3 3 COMB Unassigned 2 " "Info: 3: + IC(0.000 ns) + CELL(0.071 ns) = 0.940 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'b2bcd_99:b2bcd_99_inst1\|lpm_divide:Div0\|lpm_divide_1dm:auto_generated\|sign_div_unsign_bkh:divider\|alt_u_div_ove:divider\|add_sub_3_result_int\[2\]~3'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { b2bcd_99:b2bcd_99_inst1|lpm_divide:Div0|lpm_divide_1dm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_3_result_int[1]~1 b2bcd_99:b2bcd_99_inst1|lpm_divide:Div0|lpm_divide_1dm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_3_result_int[2]~3 } "NODE_NAME" } } { "db/alt_u_div_ove.tdf" "" { Text "D:/ZXOPEN2017/DE2/class/vga_clock/db/alt_u_div_ove.tdf" 41 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.011 ns b2bcd_99:b2bcd_99_inst1\|lpm_divide:Div0\|lpm_divide_1dm:auto_generated\|sign_div_unsign_bkh:divider\|alt_u_div_ove:divider\|add_sub_3_result_int\[3\]~5 4 COMB Unassigned 1 " "Info: 4: + IC(0.000 ns) + CELL(0.071 ns) = 1.011 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'b2bcd_99:b2bcd_99_inst1\|lpm_divide:Div0\|lpm_divide_1dm:auto_generated\|sign_div_unsign_bkh:divider\|alt_u_div_ove:divider\|add_sub_3_result_int\[3\]~5'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { b2bcd_99:b2bcd_99_inst1|lpm_divide:Div0|lpm_divide_1dm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_3_result_int[2]~3 b2bcd_99:b2bcd_99_inst1|lpm_divide:Div0|lpm_divide_1dm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_3_result_int[3]~5 } "NODE_NAME" } } { "db/alt_u_div_ove.tdf" "" { Text "D:/ZXOPEN2017/DE2/class/vga_clock/db/alt_u_div_ove.tdf" 41 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 1.421 ns b2bcd_99:b2bcd_99_inst1\|lpm_divide:Div0\|lpm_divide_1dm:auto_generated\|sign_div_unsign_bkh:divider\|alt_u_div_ove:divider\|add_sub_3_result_int\[4\]~6 5 COMB Unassigned 14 " "Info: 5: + IC(0.000 ns) + CELL(0.410 ns) = 1.421 ns; Loc. = Unassigned; Fanout = 14; COMB Node = 'b2bcd_99:b2bcd_99_inst1\|lpm_divide:Div0\|lpm_divide_1dm:auto_generated\|sign_div_unsign_bkh:divider\|alt_u_div_ove:divider\|add_sub_3_result_int\[4\]~6'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { b2bcd_99:b2bcd_99_inst1|lpm_divide:Div0|lpm_divide_1dm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_3_result_int[3]~5 b2bcd_99:b2bcd_99_inst1|lpm_divide:Div0|lpm_divide_1dm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_3_result_int[4]~6 } "NODE_NAME" } } { "db/alt_u_div_ove.tdf" "" { Text "D:/ZXOPEN2017/DE2/class/vga_clock/db/alt_u_div_ove.tdf" 41 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.588 ns) + CELL(0.437 ns) 2.446 ns b2bcd_99:b2bcd_99_inst1\|lpm_divide:Div0\|lpm_divide_1dm:auto_generated\|sign_div_unsign_bkh:divider\|alt_u_div_ove:divider\|StageOut\[15\]~44 6 COMB Unassigned 2 " "Info: 6: + IC(0.588 ns) + CELL(0.437 ns) = 2.446 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'b2bcd_99:b2bcd_99_inst1\|lpm_divide:Div0\|lpm_divide_1dm:auto_generated\|sign_div_unsign_bkh:divider\|alt_u_div_ove:divider\|StageOut\[15\]~44'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.025 ns" { b2bcd_99:b2bcd_99_inst1|lpm_divide:Div0|lpm_divide_1dm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_3_result_int[4]~6 b2bcd_99:b2bcd_99_inst1|lpm_divide:Div0|lpm_divide_1dm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|StageOut[15]~44 } "NODE_NAME" } } { "db/alt_u_div_ove.tdf" "" { Text "D:/ZXOPEN2017/DE2/class/vga_clock/db/alt_u_div_ove.tdf" 78 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.610 ns) + CELL(0.414 ns) 3.470 ns b2bcd_99:b2bcd_99_inst1\|lpm_divide:Div0\|lpm_divide_1dm:auto_generated\|sign_div_unsign_bkh:divider\|alt_u_div_ove:divider\|add_sub_4_result_int\[1\]~1 7 COMB Unassigned 2 " "Info: 7: + IC(0.610 ns) + CELL(0.414 ns) = 3.470 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'b2bcd_99:b2bcd_99_inst1\|lpm_divide:Div0\|lpm_divide_1dm:auto_generated\|sign_div_unsign_bkh:divider\|alt_u_div_ove:divider\|add_sub_4_result_int\[1\]~1'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.024 ns" { b2bcd_99:b2bcd_99_inst1|lpm_divide:Div0|lpm_divide_1dm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|StageOut[15]~44 b2bcd_99:b2bcd_99_inst1|lpm_divide:Div0|lpm_divide_1dm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_4_result_int[1]~1 } "NODE_NAME" } } { "db/alt_u_div_ove.tdf" "" { Text "D:/ZXOPEN2017/DE2/class/vga_clock/db/alt_u_div_ove.tdf" 46 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 3.541 ns b2bcd_99:b2bcd_99_inst1\|lpm_divide:Div0\|lpm_divide_1dm:auto_generated\|sign_div_unsign_bkh:divider\|alt_u_div_ove:divider\|add_sub_4_result_int\[2\]~3 8 COMB Unassigned 2 " "Info: 8: + IC(0.000 ns) + CELL(0.071 ns) = 3.541 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'b2bcd_99:b2bcd_99_inst1\|lpm_divide:Div0\|lpm_divide_1dm:auto_generated\|sign_div_unsign_bkh:divider\|alt_u_div_ove:divider\|add_sub_4_result_int\[2\]~3'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { b2bcd_99:b2bcd_99_inst1|lpm_divide:Div0|lpm_divide_1dm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_4_result_int[1]~1 b2bcd_99:b2bcd_99_inst1|lpm_divide:Div0|lpm_divide_1dm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_4_result_int[2]~3 } "NODE_NAME" } } { "db/alt_u_div_ove.tdf" "" { Text "D:/ZXOPEN2017/DE2/class/vga_clock/db/alt_u_div_ove.tdf" 46 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 3.612 ns b2bcd_99:b2bcd_99_inst1\|lpm_divide:Div0\|lpm_divide_1dm:auto_generated\|sign_div_unsign_bkh:divider\|alt_u_div_ove:divider\|add_sub_4_result_int\[3\]~5 9 COMB Unassigned 1 " "Info: 9: + IC(0.000 ns) + CELL(0.071 ns) = 3.612 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'b2bcd_99:b2bcd_99_inst1\|lpm_divide:Div0\|lpm_divide_1dm:auto_generated\|sign_div_unsign_bkh:divider\|alt_u_div_ove:divider\|add_sub_4_result_int\[3\]~5'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { b2bcd_99:b2bcd_99_inst1|lpm_divide:Div0|lpm_divide_1dm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_4_result_int[2]~3 b2bcd_99:b2bcd_99_inst1|lpm_divide:Div0|lpm_divide_1dm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_4_result_int[3]~5 } "NODE_NAME" } } { "db/alt_u_div_ove.tdf" "" { Text "D:/ZXOPEN2017/DE2/class/vga_clock/db/alt_u_div_ove.tdf" 46 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 3.683 ns b2bcd_99:b2bcd_99_inst1\|lpm_divide:Div0\|lpm_divide_1dm:auto_generated\|sign_div_unsign_bkh:divider\|alt_u_div_ove:divider\|add_sub_4_result_int\[4\]~7 10 COMB Unassigned 1 " "Info: 10: + IC(0.000 ns) + CELL(0.071 ns) = 3.683 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'b2bcd_99:b2bcd_99_inst1\|lpm_divide:Div0\|lpm_divide_1dm:auto_generated\|sign_div_unsign_bkh:divider\|alt_u_div_ove:divider\|add_sub_4_result_int\[4\]~7'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { b2bcd_99:b2bcd_99_inst1|lpm_divide:Div0|lpm_divide_1dm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_4_result_int[3]~5 b2bcd_99:b2bcd_99_inst1|lpm_divide:Div0|lpm_divide_1dm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_4_result_int[4]~7 } "NODE_NAME" } } { "db/alt_u_div_ove.tdf" "" { Text "D:/ZXOPEN2017/DE2/class/vga_clock/db/alt_u_div_ove.tdf" 46 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 4.093 ns b2bcd_99:b2bcd_99_inst1\|lpm_divide:Div0\|lpm_divide_1dm:auto_generated\|sign_div_unsign_bkh:divider\|alt_u_div_ove:divider\|add_sub_4_result_int\[5\]~8 11 COMB Unassigned 14 " "Info: 11: + IC(0.000 ns) + CELL(0.410 ns) = 4.093 ns; Loc. = Unassigned; Fanout = 14; COMB Node = 'b2bcd_99:b2bcd_99_inst1\|lpm_divide:Div0\|lpm_divide_1dm:auto_generated\|sign_div_unsign_bkh:divider\|alt_u_div_ove:divider\|add_sub_4_result_int\[5\]~8'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { b2bcd_99:b2bcd_99_inst1|lpm_divide:Div0|lpm_divide_1dm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_4_result_int[4]~7 b2bcd_99:b2bcd_99_inst1|lpm_divide:Div0|lpm_divide_1dm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_4_result_int[5]~8 } "NODE_NAME" } } { "db/alt_u_div_ove.tdf" "" { Text "D:/ZXOPEN2017/DE2/class/vga_clock/db/alt_u_div_ove.tdf" 46 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.318 ns) + CELL(0.437 ns) 4.848 ns b2bcd_99:b2bcd_99_inst1\|lpm_divide:Div0\|lpm_divide_1dm:auto_generated\|sign_div_unsign_bkh:divider\|alt_u_div_ove:divider\|StageOut\[20\]~34 12 COMB Unassigned 2 " "Info: 12: + IC(0.318 ns) + CELL(0.437 ns) = 4.848 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'b2bcd_99:b2bcd_99_inst1\|lpm_divide:Div0\|lpm_divide_1dm:auto_generated\|sign_div_unsign_bkh:divider\|alt_u_div_ove:divider\|StageOut\[20\]~34'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.755 ns" { b2bcd_99:b2bcd_99_inst1|lpm_divide:Div0|lpm_divide_1dm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_4_result_int[5]~8 b2bcd_99:b2bcd_99_inst1|lpm_divide:Div0|lpm_divide_1dm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|StageOut[20]~34 } "NODE_NAME" } } { "db/alt_u_div_ove.tdf" "" { Text "D:/ZXOPEN2017/DE2/class/vga_clock/db/alt_u_div_ove.tdf" 78 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.588 ns) + CELL(0.414 ns) 5.850 ns b2bcd_99:b2bcd_99_inst1\|lpm_divide:Div0\|lpm_divide_1dm:auto_generated\|sign_div_unsign_bkh:divider\|alt_u_div_ove:divider\|add_sub_5_result_int\[1\]~1 13 COMB Unassigned 2 " "Info: 13: + IC(0.588 ns) + CELL(0.414 ns) = 5.850 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'b2bcd_99:b2bcd_99_inst1\|lpm_divide:Div0\|lpm_divide_1dm:auto_generated\|sign_div_unsign_bkh:divider\|alt_u_div_ove:divider\|add_sub_5_result_int\[1\]~1'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.002 ns" { b2bcd_99:b2bcd_99_inst1|lpm_divide:Div0|lpm_divide_1dm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|StageOut[20]~34 b2bcd_99:b2bcd_99_inst1|lpm_divide:Div0|lpm_divide_1dm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_5_result_int[1]~1 } "NODE_NAME" } } { "db/alt_u_div_ove.tdf" "" { Text "D:/ZXOPEN2017/DE2/class/vga_clock/db/alt_u_div_ove.tdf" 51 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 5.921 ns b2bcd_99:b2bcd_99_inst1\|lpm_divide:Div0\|lpm_divide_1dm:auto_generated\|sign_div_unsign_bkh:divider\|alt_u_div_ove:divider\|add_sub_5_result_int\[2\]~3 14 COMB Unassigned 2 " "Info: 14: + IC(0.000 ns) + CELL(0.071 ns) = 5.921 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'b2bcd_99:b2bcd_99_inst1\|lpm_divide:Div0\|lpm_divide_1dm:auto_generated\|sign_div_unsign_bkh:divider\|alt_u_div_ove:divider\|add_sub_5_result_int\[2\]~3'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { b2bcd_99:b2bcd_99_inst1|lpm_divide:Div0|lpm_divide_1dm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_5_result_int[1]~1 b2bcd_99:b2bcd_99_inst1|lpm_divide:Div0|lpm_divide_1dm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_5_result_int[2]~3 } "NODE_NAME" } } { "db/alt_u_div_ove.tdf" "" { Text "D:/ZXOPEN2017/DE2/class/vga_clock/db/alt_u_div_ove.tdf" 51 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 5.992 ns b2bcd_99:b2bcd_99_inst1\|lpm_divide:Div0\|lpm_divide_1dm:auto_generated\|sign_div_unsign_bkh:divider\|alt_u_div_ove:divider\|add_sub_5_result_int\[3\]~5 15 COMB Unassigned 1 " "Info: 15: + IC(0.000 ns) + CELL(0.071 ns) = 5.992 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'b2bcd_99:b2bcd_99_inst1\|lpm_divide:Div0\|lpm_divide_1dm:auto_generated\|sign_div_unsign_bkh:divider\|alt_u_div_ove:divider\|add_sub_5_result_int\[3\]~5'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { b2bcd_99:b2bcd_99_inst1|lpm_divide:Div0|lpm_divide_1dm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_5_result_int[2]~3 b2bcd_99:b2bcd_99_inst1|lpm_divide:Div0|lpm_divide_1dm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_5_result_int[3]~5 } "NODE_NAME" } } { "db/alt_u_div_ove.tdf" "" { Text "D:/ZXOPEN2017/DE2/class/vga_clock/db/alt_u_div_ove.tdf" 51 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 6.063 ns b2bcd_99:b2bcd_99_inst1\|lpm_divide:Div0\|lpm_divide_1dm:auto_generated\|sign_div_unsign_bkh:divider\|alt_u_div_ove:divider\|add_sub_5_result_int\[4\]~7 16 COMB Unassigned 1 " "Info: 16: + IC(0.000 ns) + CELL(0.071 ns) = 6.063 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'b2bcd_99:b2bcd_99_inst1\|lpm_divide:Div0\|lpm_divide_1dm:auto_generated\|sign_div_unsign_bkh:divider\|alt_u_div_ove:divider\|add_sub_5_result_int\[4\]~7'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { b2bcd_99:b2bcd_99_inst1|lpm_divide:Div0|lpm_divide_1dm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_5_result_int[3]~5 b2bcd_99:b2bcd_99_inst1|lpm_divide:Div0|lpm_divide_1dm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_5_result_int[4]~7 } "NODE_NAME" } } { "db/alt_u_div_ove.tdf" "" { Text "D:/ZXOPEN2017/DE2/class/vga_clock/db/alt_u_div_ove.tdf" 51 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 6.473 ns b2bcd_99:b2bcd_99_inst1\|lpm_divide:Div0\|lpm_divide_1dm:auto_generated\|sign_div_unsign_bkh:divider\|alt_u_div_ove:divider\|add_sub_5_result_int\[5\]~8 17 COMB Unassigned 14 " "Info: 17: + IC(0.000 ns) + CELL(0.410 ns) = 6.473 ns; Loc. = Unassigned; Fanout = 14; COMB Node = 'b2bcd_99:b2bcd_99_inst1\|lpm_divide:Div0\|lpm_divide_1dm:auto_generated\|sign_div_unsign_bkh:divider\|alt_u_div_ove:divider\|add_sub_5_result_int\[5\]~8'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { b2bcd_99:b2bcd_99_inst1|lpm_divide:Div0|lpm_divide_1dm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_5_result_int[4]~7 b2bcd_99:b2bcd_99_inst1|lpm_divide:Div0|lpm_divide_1dm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_5_result_int[5]~8 } "NODE_NAME" } } { "db/alt_u_div_ove.tdf" "" { Text "D:/ZXOPEN2017/DE2/class/vga_clock/db/alt_u_div_ove.tdf" 51 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.604 ns) + CELL(0.437 ns) 7.514 ns b2bcd_99:b2bcd_99_inst1\|lpm_divide:Div0\|lpm_divide_1dm:auto_generated\|sign_div_unsign_bkh:divider\|alt_u_div_ove:divider\|StageOut\[25\]~24 18 COMB Unassigned 2 " "Info: 18: + IC(0.604 ns) + CELL(0.437 ns) = 7.514 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'b2bcd_99:b2bcd_99_inst1\|lpm_divide:Div0\|lpm_divide_1dm:auto_generated\|sign_div_unsign_bkh:divider\|alt_u_div_ove:divider\|StageOut\[25\]~24'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.041 ns" { b2bcd_99:b2bcd_99_inst1|lpm_divide:Div0|lpm_divide_1dm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_5_result_int[5]~8 b2bcd_99:b2bcd_99_inst1|lpm_divide:Div0|lpm_divide_1dm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|StageOut[25]~24 } "NODE_NAME" } } { "db/alt_u_div_ove.tdf" "" { Text "D:/ZXOPEN2017/DE2/class/vga_clock/db/alt_u_div_ove.tdf" 78 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.397 ns) + CELL(0.414 ns) 8.325 ns b2bcd_99:b2bcd_99_inst1\|lpm_divide:Div0\|lpm_divide_1dm:auto_generated\|sign_div_unsign_bkh:divider\|alt_u_div_ove:divider\|add_sub_6_result_int\[1\]~1 19 COMB Unassigned 2 " "Info: 19: + IC(0.397 ns) + CELL(0.414 ns) = 8.325 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'b2bcd_99:b2bcd_99_inst1\|lpm_divide:Div0\|lpm_divide_1dm:auto_generated\|sign_div_unsign_bkh:divider\|alt_u_div_ove:divider\|add_sub_6_result_int\[1\]~1'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.811 ns" { b2bcd_99:b2bcd_99_inst1|lpm_divide:Div0|lpm_divide_1dm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|StageOut[25]~24 b2bcd_99:b2bcd_99_inst1|lpm_divide:Div0|lpm_divide_1dm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_6_result_int[1]~1 } "NODE_NAME" } } { "db/alt_u_div_ove.tdf" "" { Text "D:/ZXOPEN2017/DE2/class/vga_clock/db/alt_u_div_ove.tdf" 56 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 8.396 ns b2bcd_99:b2bcd_99_inst1\|lpm_divide:Div0\|lpm_divide_1dm:auto_generated\|sign_div_unsign_bkh:divider\|alt_u_div_ove:divider\|add_sub_6_result_int\[2\]~3 20 COMB Unassigned 2 " "Info: 20: + IC(0.000 ns) + CELL(0.071 ns) = 8.396 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'b2bcd_99:b2bcd_99_inst1\|lpm_divide:Div0\|lpm_divide_1dm:auto_generated\|sign_div_unsign_bkh:divider\|alt_u_div_ove:divider\|add_sub_6_result_int\[2\]~3'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { b2bcd_99:b2bcd_99_inst1|lpm_divide:Div0|lpm_divide_1dm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_6_result_int[1]~1 b2bcd_99:b2bcd_99_inst1|lpm_divide:Div0|lpm_divide_1dm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_6_result_int[2]~3 } "NODE_NAME" } } { "db/alt_u_div_ove.tdf" "" { Text "D:/ZXOPEN2017/DE2/class/vga_clock/db/alt_u_div_ove.tdf" 56 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 8.467 ns b2bcd_99:b2bcd_99_inst1\|lpm_divide:Div0\|lpm_divide_1dm:auto_generated\|sign_div_unsign_bkh:divider\|alt_u_div_ove:divider\|add_sub_6_result_int\[3\]~5 21 COMB Unassigned 1 " "Info: 21: + IC(0.000 ns) + CELL(0.071 ns) = 8.467 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'b2bcd_99:b2bcd_99_inst1\|lpm_divide:Div0\|lpm_divide_1dm:auto_generated\|sign_div_unsign_bkh:divider\|alt_u_div_ove:divider\|add_sub_6_result_int\[3\]~5'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { b2bcd_99:b2bcd_99_inst1|lpm_divide:Div0|lpm_divide_1dm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_6_result_int[2]~3 b2bcd_99:b2bcd_99_inst1|lpm_divide:Div0|lpm_divide_1dm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_6_result_int[3]~5 } "NODE_NAME" } } { "db/alt_u_div_ove.tdf" "" { Text "D:/ZXOPEN2017/DE2/class/vga_clock/db/alt_u_div_ove.tdf" 56 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 8.538 ns b2bcd_99:b2bcd_99_inst1\|lpm_divide:Div0\|lpm_divide_1dm:auto_generated\|sign_div_unsign_bkh:divider\|alt_u_div_ove:divider\|add_sub_6_result_int\[4\]~7 22 COMB Unassigned 1 " "Info: 22: + IC(0.000 ns) + CELL(0.071 ns) = 8.538 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'b2bcd_99:b2bcd_99_inst1\|lpm_divide:Div0\|lpm_divide_1dm:auto_generated\|sign_div_unsign_bkh:divider\|alt_u_div_ove:divider\|add_sub_6_result_int\[4\]~7'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { b2bcd_99:b2bcd_99_inst1|lpm_divide:Div0|lpm_divide_1dm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_6_result_int[3]~5 b2bcd_99:b2bcd_99_inst1|lpm_divide:Div0|lpm_divide_1dm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_6_result_int[4]~7 } "NODE_NAME" } } { "db/alt_u_div_ove.tdf" "" { Text "D:/ZXOPEN2017/DE2/class/vga_clock/db/alt_u_div_ove.tdf" 56 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 8.948 ns b2bcd_99:b2bcd_99_inst1\|lpm_divide:Div0\|lpm_divide_1dm:auto_generated\|sign_div_unsign_bkh:divider\|alt_u_div_ove:divider\|add_sub_6_result_int\[5\]~8 23 COMB Unassigned 12 " "Info: 23: + IC(0.000 ns) + CELL(0.410 ns) = 8.948 ns; Loc. = Unassigned; Fanout = 12; COMB Node = 'b2bcd_99:b2bcd_99_inst1\|lpm_divide:Div0\|lpm_divide_1dm:auto_generated\|sign_div_unsign_bkh:divider\|alt_u_div_ove:divider\|add_sub_6_result_int\[5\]~8'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { b2bcd_99:b2bcd_99_inst1|lpm_divide:Div0|lpm_divide_1dm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_6_result_int[4]~7 b2bcd_99:b2bcd_99_inst1|lpm_divide:Div0|lpm_divide_1dm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_6_result_int[5]~8 } "NODE_NAME" } } { "db/alt_u_div_ove.tdf" "" { Text "D:/ZXOPEN2017/DE2/class/vga_clock/db/alt_u_div_ove.tdf" 56 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.318 ns) + CELL(0.437 ns) 9.703 ns b2bcd_99:b2bcd_99_inst1\|lpm_divide:Div0\|lpm_divide_1dm:auto_generated\|sign_div_unsign_bkh:divider\|alt_u_div_ove:divider\|StageOut\[30\]~14 24 COMB Unassigned 1 " "Info: 24: + IC(0.318 ns) + CELL(0.437 ns) = 9.703 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'b2bcd_99:b2bcd_99_inst1\|lpm_divide:Div0\|lpm_divide_1dm:auto_generated\|sign_div_unsign_bkh:divider\|alt_u_div_ove:divider\|StageOut\[30\]~14'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.755 ns" { b2bcd_99:b2bcd_99_inst1|lpm_divide:Div0|lpm_divide_1dm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_6_result_int[5]~8 b2bcd_99:b2bcd_99_inst1|lpm_divide:Div0|lpm_divide_1dm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|StageOut[30]~14 } "NODE_NAME" } } { "db/alt_u_div_ove.tdf" "" { Text "D:/ZXOPEN2017/DE2/class/vga_clock/db/alt_u_div_ove.tdf" 78 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.397 ns) + CELL(0.414 ns) 10.514 ns b2bcd_99:b2bcd_99_inst1\|lpm_divide:Div0\|lpm_divide_1dm:auto_generated\|sign_div_unsign_bkh:divider\|alt_u_div_ove:divider\|add_sub_7_result_int\[1\]~1 25 COMB Unassigned 1 " "Info: 25: + IC(0.397 ns) + CELL(0.414 ns) = 10.514 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'b2bcd_99:b2bcd_99_inst1\|lpm_divide:Div0\|lpm_divide_1dm:auto_generated\|sign_div_unsign_bkh:divider\|alt_u_div_ove:divider\|add_sub_7_result_int\[1\]~1'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.811 ns" { b2bcd_99:b2bcd_99_inst1|lpm_divide:Div0|lpm_divide_1dm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|StageOut[30]~14 b2bcd_99:b2bcd_99_inst1|lpm_divide:Div0|lpm_divide_1dm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_7_result_int[1]~1 } "NODE_NAME" } } { "db/alt_u_div_ove.tdf" "" { Text "D:/ZXOPEN2017/DE2/class/vga_clock/db/alt_u_div_ove.tdf" 61 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 10.585 ns b2bcd_99:b2bcd_99_inst1\|lpm_divide:Div0\|lpm_divide_1dm:auto_generated\|sign_div_unsign_bkh:divider\|alt_u_div_ove:divider\|add_sub_7_result_int\[2\]~3 26 COMB Unassigned 1 " "Info: 26: + IC(0.000 ns) + CELL(0.071 ns) = 10.585 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'b2bcd_99:b2bcd_99_inst1\|lpm_divide:Div0\|lpm_divide_1dm:auto_generated\|sign_div_unsign_bkh:divider\|alt_u_div_ove:divider\|add_sub_7_result_int\[2\]~3'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { b2bcd_99:b2bcd_99_inst1|lpm_divide:Div0|lpm_divide_1dm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_7_result_int[1]~1 b2bcd_99:b2bcd_99_inst1|lpm_divide:Div0|lpm_divide_1dm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_7_result_int[2]~3 } "NODE_NAME" } } { "db/alt_u_div_ove.tdf" "" { Text "D:/ZXOPEN2017/DE2/class/vga_clock/db/alt_u_div_ove.tdf" 61 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 10.656 ns b2bcd_99:b2bcd_99_inst1\|lpm_divide:Div0\|lpm_divide_1dm:auto_generated\|sign_div_unsign_bkh:divider\|alt_u_div_ove:divider\|add_sub_7_result_int\[3\]~5 27 COMB Unassigned 1 " "Info: 27: + IC(0.000 ns) + CELL(0.071 ns) = 10.656 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'b2bcd_99:b2bcd_99_inst1\|lpm_divide:Div0\|lpm_divide_1dm:auto_generated\|sign_div_unsign_bkh:divider\|alt_u_div_ove:divider\|add_sub_7_result_int\[3\]~5'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { b2bcd_99:b2bcd_99_inst1|lpm_divide:Div0|lpm_divide_1dm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_7_result_int[2]~3 b2bcd_99:b2bcd_99_inst1|lpm_divide:Div0|lpm_divide_1dm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_7_result_int[3]~5 } "NODE_NAME" } } { "db/alt_u_div_ove.tdf" "" { Text "D:/ZXOPEN2017/DE2/class/vga_clock/db/alt_u_div_ove.tdf" 61 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 10.727 ns b2bcd_99:b2bcd_99_inst1\|lpm_divide:Div0\|lpm_divide_1dm:auto_generated\|sign_div_unsign_bkh:divider\|alt_u_div_ove:divider\|add_sub_7_result_int\[4\]~7 28 COMB Unassigned 1 " "Info: 28: + IC(0.000 ns) + CELL(0.071 ns) = 10.727 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'b2bcd_99:b2bcd_99_inst1\|lpm_divide:Div0\|lpm_divide_1dm:auto_generated\|sign_div_unsign_bkh:divider\|alt_u_div_ove:divider\|add_sub_7_result_int\[4\]~7'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { b2bcd_99:b2bcd_99_inst1|lpm_divide:Div0|lpm_divide_1dm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_7_result_int[3]~5 b2bcd_99:b2bcd_99_inst1|lpm_divide:Div0|lpm_divide_1dm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_7_result_int[4]~7 } "NODE_NAME" } } { "db/alt_u_div_ove.tdf" "" { Text "D:/ZXOPEN2017/DE2/class/vga_clock/db/alt_u_div_ove.tdf" 61 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 11.137 ns b2bcd_99:b2bcd_99_inst1\|lpm_divide:Div0\|lpm_divide_1dm:auto_generated\|sign_div_unsign_bkh:divider\|alt_u_div_ove:divider\|add_sub_7_result_int\[5\]~8 29 COMB Unassigned 4 " "Info: 29: + IC(0.000 ns) + CELL(0.410 ns) = 11.137 ns; Loc. = Unassigned; Fanout = 4; COMB Node = 'b2bcd_99:b2bcd_99_inst1\|lpm_divide:Div0\|lpm_divide_1dm:auto_generated\|sign_div_unsign_bkh:divider\|alt_u_div_ove:divider\|add_sub_7_result_int\[5\]~8'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { b2bcd_99:b2bcd_99_inst1|lpm_divide:Div0|lpm_divide_1dm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_7_result_int[4]~7 b2bcd_99:b2bcd_99_inst1|lpm_divide:Div0|lpm_divide_1dm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_7_result_int[5]~8 } "NODE_NAME" } } { "db/alt_u_div_ove.tdf" "" { Text "D:/ZXOPEN2017/DE2/class/vga_clock/db/alt_u_div_ove.tdf" 61 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.415 ns) + CELL(0.393 ns) 11.945 ns b2bcd_99:b2bcd_99_inst1\|Add0~1 30 COMB Unassigned 2 " "Info: 30: + IC(0.415 ns) + CELL(0.393 ns) = 11.945 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'b2bcd_99:b2bcd_99_inst1\|Add0~1'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.808 ns" { b2bcd_99:b2bcd_99_inst1|lpm_divide:Div0|lpm_divide_1dm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_7_result_int[5]~8 b2bcd_99:b2bcd_99_inst1|Add0~1 } "NODE_NAME" } } { "b2bcd_99.v" "" { Text "D:/ZXOPEN2017/DE2/class/vga_clock/b2bcd_99.v" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 12.355 ns b2bcd_99:b2bcd_99_inst1\|Add0~2 31 COMB Unassigned 2 " "Info: 31: + IC(0.000 ns) + CELL(0.410 ns) = 12.355 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'b2bcd_99:b2bcd_99_inst1\|Add0~2'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { b2bcd_99:b2bcd_99_inst1|Add0~1 b2bcd_99:b2bcd_99_inst1|Add0~2 } "NODE_NAME" } } { "b2bcd_99.v" "" { Text "D:/ZXOPEN2017/DE2/class/vga_clock/b2bcd_99.v" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.610 ns) + CELL(0.414 ns) 13.379 ns b2bcd_99:b2bcd_99_inst1\|dout\[3\]~5 32 COMB Unassigned 2 " "Info: 32: + IC(0.610 ns) + CELL(0.414 ns) = 13.379 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'b2bcd_99:b2bcd_99_inst1\|dout\[3\]~5'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.024 ns" { b2bcd_99:b2bcd_99_inst1|Add0~2 b2bcd_99:b2bcd_99_inst1|dout[3]~5 } "NODE_NAME" } } { "b2bcd_99.v" "" { Text "D:/ZXOPEN2017/DE2/class/vga_clock/b2bcd_99.v" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 13.789 ns b2bcd_99:b2bcd_99_inst1\|dout\[4\]~6 33 COMB Unassigned 1 " "Info: 33: + IC(0.000 ns) + CELL(0.410 ns) = 13.789 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'b2bcd_99:b2bcd_99_inst1\|dout\[4\]~6'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { b2bcd_99:b2bcd_99_inst1|dout[3]~5 b2bcd_99:b2bcd_99_inst1|dout[4]~6 } "NODE_NAME" } } { "b2bcd_99.v" "" { Text "D:/ZXOPEN2017/DE2/class/vga_clock/b2bcd_99.v" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.659 ns) + CELL(0.419 ns) 14.867 ns vga_data8:vga_data8\|Mux4~8 34 COMB Unassigned 1 " "Info: 34: + IC(0.659 ns) + CELL(0.419 ns) = 14.867 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'vga_data8:vga_data8\|Mux4~8'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.078 ns" { b2bcd_99:b2bcd_99_inst1|dout[4]~6 vga_data8:vga_data8|Mux4~8 } "NODE_NAME" } } { "vga_data8.v" "" { Text "D:/ZXOPEN2017/DE2/class/vga_clock/vga_data8.v" 100 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.290 ns) + CELL(0.271 ns) 15.428 ns vga_data8:vga_data8\|Mux4~9 35 COMB Unassigned 1 " "Info: 35: + IC(0.290 ns) + CELL(0.271 ns) = 15.428 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'vga_data8:vga_data8\|Mux4~9'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.561 ns" { vga_data8:vga_data8|Mux4~8 vga_data8:vga_data8|Mux4~9 } "NODE_NAME" } } { "vga_data8.v" "" { Text "D:/ZXOPEN2017/DE2/class/vga_clock/vga_data8.v" 100 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.127 ns) + CELL(0.437 ns) 15.992 ns vga_data8:vga_data8\|Mux4~12 36 COMB Unassigned 1 " "Info: 36: + IC(0.127 ns) + CELL(0.437 ns) = 15.992 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'vga_data8:vga_data8\|Mux4~12'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.564 ns" { vga_data8:vga_data8|Mux4~9 vga_data8:vga_data8|Mux4~12 } "NODE_NAME" } } { "vga_data8.v" "" { Text "D:/ZXOPEN2017/DE2/class/vga_clock/vga_data8.v" 100 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.127 ns) + CELL(0.413 ns) 16.532 ns vga_data8:vga_data8\|addr_rom\[4\] 37 REG Unassigned 8 " "Info: 37: + IC(0.127 ns) + CELL(0.413 ns) = 16.532 ns; Loc. = Unassigned; Fanout = 8; REG Node = 'vga_data8:vga_data8\|addr_rom\[4\]'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.540 ns" { vga_data8:vga_data8|Mux4~12 vga_data8:vga_data8|addr_rom[4] } "NODE_NAME" } } { "vga_data8.v" "" { Text "D:/ZXOPEN2017/DE2/class/vga_clock/vga_data8.v" 100 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "10.029 ns ( 60.66 % ) " "Info: Total cell delay = 10.029 ns ( 60.66 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.503 ns ( 39.34 % ) " "Info: Total interconnect delay = 6.503 ns ( 39.34 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "16.532 ns" { clock_controller:clock_controller_inst|data[29] b2bcd_99:b2bcd_99_inst1|lpm_divide:Div0|lpm_divide_1dm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_3_result_int[1]~1 b2bcd_99:b2bcd_99_inst1|lpm_divide:Div0|lpm_divide_1dm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_3_result_int[2]~3 b2bcd_99:b2bcd_99_inst1|lpm_divide:Div0|lpm_divide_1dm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_3_result_int[3]~5 b2bcd_99:b2bcd_99_inst1|lpm_divide:Div0|lpm_divide_1dm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_3_result_int[4]~6 b2bcd_99:b2bcd_99_inst1|lpm_divide:Div0|lpm_divide_1dm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|StageOut[15]~44 b2bcd_99:b2bcd_99_inst1|lpm_divide:Div0|lpm_divide_1dm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_4_result_int[1]~1 b2bcd_99:b2bcd_99_inst1|lpm_divide:Div0|lpm_divide_1dm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_4_result_int[2]~3 b2bcd_99:b2bcd_99_inst1|lpm_divide:Div0|lpm_divide_1dm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_4_result_int[3]~5 b2bcd_99:b2bcd_99_inst1|lpm_divide:Div0|lpm_divide_1dm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_4_result_int[4]~7 b2bcd_99:b2bcd_99_inst1|lpm_divide:Div0|lpm_divide_1dm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_4_result_int[5]~8 b2bcd_99:b2bcd_99_inst1|lpm_divide:Div0|lpm_divide_1dm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|StageOut[20]~34 b2bcd_99:b2bcd_99_inst1|lpm_divide:Div0|lpm_divide_1dm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_5_result_int[1]~1 b2bcd_99:b2bcd_99_inst1|lpm_divide:Div0|lpm_divide_1dm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_5_result_int[2]~3 b2bcd_99:b2bcd_99_inst1|lpm_divide:Div0|lpm_divide_1dm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_5_result_int[3]~5 b2bcd_99:b2bcd_99_inst1|lpm_divide:Div0|lpm_divide_1dm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_5_result_int[4]~7 b2bcd_99:b2bcd_99_inst1|lpm_divide:Div0|lpm_divide_1dm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_5_result_int[5]~8 b2bcd_99:b2bcd_99_inst1|lpm_divide:Div0|lpm_divide_1dm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|StageOut[25]~24 b2bcd_99:b2bcd_99_inst1|lpm_divide:Div0|lpm_divide_1dm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_6_result_int[1]~1 b2bcd_99:b2bcd_99_inst1|lpm_divide:Div0|lpm_divide_1dm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_6_result_int[2]~3 b2bcd_99:b2bcd_99_inst1|lpm_divide:Div0|lpm_divide_1dm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_6_result_int[3]~5 b2bcd_99:b2bcd_99_inst1|lpm_divide:Div0|lpm_divide_1dm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_6_result_int[4]~7 b2bcd_99:b2bcd_99_inst1|lpm_divide:Div0|lpm_divide_1dm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_6_result_int[5]~8 b2bcd_99:b2bcd_99_inst1|lpm_divide:Div0|lpm_divide_1dm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|StageOut[30]~14 b2bcd_99:b2bcd_99_inst1|lpm_divide:Div0|lpm_divide_1dm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_7_result_int[1]~1 b2bcd_99:b2bcd_99_inst1|lpm_divide:Div0|lpm_divide_1dm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_7_result_int[2]~3 b2bcd_99:b2bcd_99_inst1|lpm_divide:Div0|lpm_divide_1dm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_7_result_int[3]~5 b2bcd_99:b2bcd_99_inst1|lpm_divide:Div0|lpm_divide_1dm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_7_result_int[4]~7 b2bcd_99:b2bcd_99_inst1|lpm_divide:Div0|lpm_divide_1dm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_7_result_int[5]~8 b2bcd_99:b2bcd_99_inst1|Add0~1 b2bcd_99:b2bcd_99_inst1|Add0~2 b2bcd_99:b2bcd_99_inst1|dout[3]~5 b2bcd_99:b2bcd_99_inst1|dout[4]~6 vga_data8:vga_data8|Mux4~8 vga_data8:vga_data8|Mux4~9 vga_data8:vga_data8|Mux4~12 vga_data8:vga_data8|addr_rom[4] } "NODE_NAME" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "16.532 ns" { clock_controller:clock_controller_inst|data[29] b2bcd_99:b2bcd_99_inst1|lpm_divide:Div0|lpm_divide_1dm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_3_result_int[1]~1 b2bcd_99:b2bcd_99_inst1|lpm_divide:Div0|lpm_divide_1dm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_3_result_int[2]~3 b2bcd_99:b2bcd_99_inst1|lpm_divide:Div0|lpm_divide_1dm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_3_result_int[3]~5 b2bcd_99:b2bcd_99_inst1|lpm_divide:Div0|lpm_divide_1dm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_3_result_int[4]~6 b2bcd_99:b2bcd_99_inst1|lpm_divide:Div0|lpm_divide_1dm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|StageOut[15]~44 b2bcd_99:b2bcd_99_inst1|lpm_divide:Div0|lpm_divide_1dm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_4_result_int[1]~1 b2bcd_99:b2bcd_99_inst1|lpm_divide:Div0|lpm_divide_1dm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_4_result_int[2]~3 b2bcd_99:b2bcd_99_inst1|lpm_divide:Div0|lpm_divide_1dm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_4_result_int[3]~5 b2bcd_99:b2bcd_99_inst1|lpm_divide:Div0|lpm_divide_1dm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_4_result_int[4]~7 b2bcd_99:b2bcd_99_inst1|lpm_divide:Div0|lpm_divide_1dm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_4_result_int[5]~8 b2bcd_99:b2bcd_99_inst1|lpm_divide:Div0|lpm_divide_1dm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|StageOut[20]~34 b2bcd_99:b2bcd_99_inst1|lpm_divide:Div0|lpm_divide_1dm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_5_result_int[1]~1 b2bcd_99:b2bcd_99_inst1|lpm_divide:Div0|lpm_divide_1dm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_5_result_int[2]~3 b2bcd_99:b2bcd_99_inst1|lpm_divide:Div0|lpm_divide_1dm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_5_result_int[3]~5 b2bcd_99:b2bcd_99_inst1|lpm_divide:Div0|lpm_divide_1dm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_5_result_int[4]~7 b2bcd_99:b2bcd_99_inst1|lpm_divide:Div0|lpm_divide_1dm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_5_result_int[5]~8 b2bcd_99:b2bcd_99_inst1|lpm_divide:Div0|lpm_divide_1dm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|StageOut[25]~24 b2bcd_99:b2bcd_99_inst1|lpm_divide:Div0|lpm_divide_1dm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_6_result_int[1]~1 b2bcd_99:b2bcd_99_inst1|lpm_divide:Div0|lpm_divide_1dm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_6_result_int[2]~3 b2bcd_99:b2bcd_99_inst1|lpm_divide:Div0|lpm_divide_1dm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_6_result_int[3]~5 b2bcd_99:b2bcd_99_inst1|lpm_divide:Div0|lpm_divide_1dm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_6_result_int[4]~7 b2bcd_99:b2bcd_99_inst1|lpm_divide:Div0|lpm_divide_1dm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_6_result_int[5]~8 b2bcd_99:b2bcd_99_inst1|lpm_divide:Div0|lpm_divide_1dm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|StageOut[30]~14 b2bcd_99:b2bcd_99_inst1|lpm_divide:Div0|lpm_divide_1dm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_7_result_int[1]~1 b2bcd_99:b2bcd_99_inst1|lpm_divide:Div0|lpm_divide_1dm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_7_result_int[2]~3 b2bcd_99:b2bcd_99_inst1|lpm_divide:Div0|lpm_divide_1dm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_7_result_int[3]~5 b2bcd_99:b2bcd_99_inst1|lpm_divide:Div0|lpm_divide_1dm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_7_result_int[4]~7 b2bcd_99:b2bcd_99_inst1|lpm_divide:Div0|lpm_divide_1dm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_7_result_int[5]~8 b2bcd_99:b2bcd_99_inst1|Add0~1 b2bcd_99:b2bcd_99_inst1|Add0~2 b2bcd_99:b2bcd_99_inst1|dout[3]~5 b2bcd_99:b2bcd_99_inst1|dout[4]~6 vga_data8:vga_data8|Mux4~8 vga_data8:vga_data8|Mux4~9 vga_data8:vga_data8|Mux4~12 vga_data8:vga_data8|addr_rom[4] } "NODE_NAME" } }  } 0 0 "Slack time is %5!s! between source %1!s! \"%2!s!\" and destination %3!s! \"%4!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_ESTIMATED_DATA_PATH_RESULT" "16.532 ns register register " "Info: Estimated most critical path is register to register delay of 16.532 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns clock_controller:clock_controller_inst\|data\[29\] 1 REG LAB_X30_Y17 15 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LAB_X30_Y17; Fanout = 15; REG Node = 'clock_controller:clock_controller_inst\|data\[29\]'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock_controller:clock_controller_inst|data[29] } "NODE_NAME" } } { "clock_controller.v" "" { Text "D:/ZXOPEN2017/DE2/class/vga_clock/clock_controller.v" 37 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.455 ns) + CELL(0.414 ns) 0.869 ns b2bcd_99:b2bcd_99_inst1\|lpm_divide:Div0\|lpm_divide_1dm:auto_generated\|sign_div_unsign_bkh:divider\|alt_u_div_ove:divider\|add_sub_3_result_int\[1\]~1 2 COMB LAB_X30_Y17 2 " "Info: 2: + IC(0.455 ns) + CELL(0.414 ns) = 0.869 ns; Loc. = LAB_X30_Y17; Fanout = 2; COMB Node = 'b2bcd_99:b2bcd_99_inst1\|lpm_divide:Div0\|lpm_divide_1dm:auto_generated\|sign_div_unsign_bkh:divider\|alt_u_div_ove:divider\|add_sub_3_result_int\[1\]~1'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.869 ns" { clock_controller:clock_controller_inst|data[29] b2bcd_99:b2bcd_99_inst1|lpm_divide:Div0|lpm_divide_1dm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_3_result_int[1]~1 } "NODE_NAME" } } { "db/alt_u_div_ove.tdf" "" { Text "D:/ZXOPEN2017/DE2/class/vga_clock/db/alt_u_div_ove.tdf" 41 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 0.940 ns b2bcd_99:b2bcd_99_inst1\|lpm_divide:Div0\|lpm_divide_1dm:auto_generated\|sign_div_unsign_bkh:divider\|alt_u_div_ove:divider\|add_sub_3_result_int\[2\]~3 3 COMB LAB_X30_Y17 2 " "Info: 3: + IC(0.000 ns) + CELL(0.071 ns) = 0.940 ns; Loc. = LAB_X30_Y17; Fanout = 2; COMB Node = 'b2bcd_99:b2bcd_99_inst1\|lpm_divide:Div0\|lpm_divide_1dm:auto_generated\|sign_div_unsign_bkh:divider\|alt_u_div_ove:divider\|add_sub_3_result_int\[2\]~3'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { b2bcd_99:b2bcd_99_inst1|lpm_divide:Div0|lpm_divide_1dm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_3_result_int[1]~1 b2bcd_99:b2bcd_99_inst1|lpm_divide:Div0|lpm_divide_1dm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_3_result_int[2]~3 } "NODE_NAME" } } { "db/alt_u_div_ove.tdf" "" { Text "D:/ZXOPEN2017/DE2/class/vga_clock/db/alt_u_div_ove.tdf" 41 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.011 ns b2bcd_99:b2bcd_99_inst1\|lpm_divide:Div0\|lpm_divide_1dm:auto_generated\|sign_div_unsign_bkh:divider\|alt_u_div_ove:divider\|add_sub_3_result_int\[3\]~5 4 COMB LAB_X30_Y17 1 " "Info: 4: + IC(0.000 ns) + CELL(0.071 ns) = 1.011 ns; Loc. = LAB_X30_Y17; Fanout = 1; COMB Node = 'b2bcd_99:b2bcd_99_inst1\|lpm_divide:Div0\|lpm_divide_1dm:auto_generated\|sign_div_unsign_bkh:divider\|alt_u_div_ove:divider\|add_sub_3_result_int\[3\]~5'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { b2bcd_99:b2bcd_99_inst1|lpm_divide:Div0|lpm_divide_1dm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_3_result_int[2]~3 b2bcd_99:b2bcd_99_inst1|lpm_divide:Div0|lpm_divide_1dm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_3_result_int[3]~5 } "NODE_NAME" } } { "db/alt_u_div_ove.tdf" "" { Text "D:/ZXOPEN2017/DE2/class/vga_clock/db/alt_u_div_ove.tdf" 41 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 1.421 ns b2bcd_99:b2bcd_99_inst1\|lpm_divide:Div0\|lpm_divide_1dm:auto_generated\|sign_div_unsign_bkh:divider\|alt_u_div_ove:divider\|add_sub_3_result_int\[4\]~6 5 COMB LAB_X30_Y17 14 " "Info: 5: + IC(0.000 ns) + CELL(0.410 ns) = 1.421 ns; Loc. = LAB_X30_Y17; Fanout = 14; COMB Node = 'b2bcd_99:b2bcd_99_inst1\|lpm_divide:Div0\|lpm_divide_1dm:auto_generated\|sign_div_unsign_bkh:divider\|alt_u_div_ove:divider\|add_sub_3_result_int\[4\]~6'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { b2bcd_99:b2bcd_99_inst1|lpm_divide:Div0|lpm_divide_1dm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_3_result_int[3]~5 b2bcd_99:b2bcd_99_inst1|lpm_divide:Div0|lpm_divide_1dm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_3_result_int[4]~6 } "NODE_NAME" } } { "db/alt_u_div_ove.tdf" "" { Text "D:/ZXOPEN2017/DE2/class/vga_clock/db/alt_u_div_ove.tdf" 41 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.588 ns) + CELL(0.437 ns) 2.446 ns b2bcd_99:b2bcd_99_inst1\|lpm_divide:Div0\|lpm_divide_1dm:auto_generated\|sign_div_unsign_bkh:divider\|alt_u_div_ove:divider\|StageOut\[15\]~44 6 COMB LAB_X32_Y17 2 " "Info: 6: + IC(0.588 ns) + CELL(0.437 ns) = 2.446 ns; Loc. = LAB_X32_Y17; Fanout = 2; COMB Node = 'b2bcd_99:b2bcd_99_inst1\|lpm_divide:Div0\|lpm_divide_1dm:auto_generated\|sign_div_unsign_bkh:divider\|alt_u_div_ove:divider\|StageOut\[15\]~44'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.025 ns" { b2bcd_99:b2bcd_99_inst1|lpm_divide:Div0|lpm_divide_1dm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_3_result_int[4]~6 b2bcd_99:b2bcd_99_inst1|lpm_divide:Div0|lpm_divide_1dm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|StageOut[15]~44 } "NODE_NAME" } } { "db/alt_u_div_ove.tdf" "" { Text "D:/ZXOPEN2017/DE2/class/vga_clock/db/alt_u_div_ove.tdf" 78 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.610 ns) + CELL(0.414 ns) 3.470 ns b2bcd_99:b2bcd_99_inst1\|lpm_divide:Div0\|lpm_divide_1dm:auto_generated\|sign_div_unsign_bkh:divider\|alt_u_div_ove:divider\|add_sub_4_result_int\[1\]~1 7 COMB LAB_X31_Y17 2 " "Info: 7: + IC(0.610 ns) + CELL(0.414 ns) = 3.470 ns; Loc. = LAB_X31_Y17; Fanout = 2; COMB Node = 'b2bcd_99:b2bcd_99_inst1\|lpm_divide:Div0\|lpm_divide_1dm:auto_generated\|sign_div_unsign_bkh:divider\|alt_u_div_ove:divider\|add_sub_4_result_int\[1\]~1'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.024 ns" { b2bcd_99:b2bcd_99_inst1|lpm_divide:Div0|lpm_divide_1dm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|StageOut[15]~44 b2bcd_99:b2bcd_99_inst1|lpm_divide:Div0|lpm_divide_1dm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_4_result_int[1]~1 } "NODE_NAME" } } { "db/alt_u_div_ove.tdf" "" { Text "D:/ZXOPEN2017/DE2/class/vga_clock/db/alt_u_div_ove.tdf" 46 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 3.541 ns b2bcd_99:b2bcd_99_inst1\|lpm_divide:Div0\|lpm_divide_1dm:auto_generated\|sign_div_unsign_bkh:divider\|alt_u_div_ove:divider\|add_sub_4_result_int\[2\]~3 8 COMB LAB_X31_Y17 2 " "Info: 8: + IC(0.000 ns) + CELL(0.071 ns) = 3.541 ns; Loc. = LAB_X31_Y17; Fanout = 2; COMB Node = 'b2bcd_99:b2bcd_99_inst1\|lpm_divide:Div0\|lpm_divide_1dm:auto_generated\|sign_div_unsign_bkh:divider\|alt_u_div_ove:divider\|add_sub_4_result_int\[2\]~3'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { b2bcd_99:b2bcd_99_inst1|lpm_divide:Div0|lpm_divide_1dm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_4_result_int[1]~1 b2bcd_99:b2bcd_99_inst1|lpm_divide:Div0|lpm_divide_1dm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_4_result_int[2]~3 } "NODE_NAME" } } { "db/alt_u_div_ove.tdf" "" { Text "D:/ZXOPEN2017/DE2/class/vga_clock/db/alt_u_div_ove.tdf" 46 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 3.612 ns b2bcd_99:b2bcd_99_inst1\|lpm_divide:Div0\|lpm_divide_1dm:auto_generated\|sign_div_unsign_bkh:divider\|alt_u_div_ove:divider\|add_sub_4_result_int\[3\]~5 9 COMB LAB_X31_Y17 1 " "Info: 9: + IC(0.000 ns) + CELL(0.071 ns) = 3.612 ns; Loc. = LAB_X31_Y17; Fanout = 1; COMB Node = 'b2bcd_99:b2bcd_99_inst1\|lpm_divide:Div0\|lpm_divide_1dm:auto_generated\|sign_div_unsign_bkh:divider\|alt_u_div_ove:divider\|add_sub_4_result_int\[3\]~5'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { b2bcd_99:b2bcd_99_inst1|lpm_divide:Div0|lpm_divide_1dm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_4_result_int[2]~3 b2bcd_99:b2bcd_99_inst1|lpm_divide:Div0|lpm_divide_1dm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_4_result_int[3]~5 } "NODE_NAME" } } { "db/alt_u_div_ove.tdf" "" { Text "D:/ZXOPEN2017/DE2/class/vga_clock/db/alt_u_div_ove.tdf" 46 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 3.683 ns b2bcd_99:b2bcd_99_inst1\|lpm_divide:Div0\|lpm_divide_1dm:auto_generated\|sign_div_unsign_bkh:divider\|alt_u_div_ove:divider\|add_sub_4_result_int\[4\]~7 10 COMB LAB_X31_Y17 1 " "Info: 10: + IC(0.000 ns) + CELL(0.071 ns) = 3.683 ns; Loc. = LAB_X31_Y17; Fanout = 1; COMB Node = 'b2bcd_99:b2bcd_99_inst1\|lpm_divide:Div0\|lpm_divide_1dm:auto_generated\|sign_div_unsign_bkh:divider\|alt_u_div_ove:divider\|add_sub_4_result_int\[4\]~7'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { b2bcd_99:b2bcd_99_inst1|lpm_divide:Div0|lpm_divide_1dm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_4_result_int[3]~5 b2bcd_99:b2bcd_99_inst1|lpm_divide:Div0|lpm_divide_1dm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_4_result_int[4]~7 } "NODE_NAME" } } { "db/alt_u_div_ove.tdf" "" { Text "D:/ZXOPEN2017/DE2/class/vga_clock/db/alt_u_div_ove.tdf" 46 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 4.093 ns b2bcd_99:b2bcd_99_inst1\|lpm_divide:Div0\|lpm_divide_1dm:auto_generated\|sign_div_unsign_bkh:divider\|alt_u_div_ove:divider\|add_sub_4_result_int\[5\]~8 11 COMB LAB_X31_Y17 14 " "Info: 11: + IC(0.000 ns) + CELL(0.410 ns) = 4.093 ns; Loc. = LAB_X31_Y17; Fanout = 14; COMB Node = 'b2bcd_99:b2bcd_99_inst1\|lpm_divide:Div0\|lpm_divide_1dm:auto_generated\|sign_div_unsign_bkh:divider\|alt_u_div_ove:divider\|add_sub_4_result_int\[5\]~8'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { b2bcd_99:b2bcd_99_inst1|lpm_divide:Div0|lpm_divide_1dm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_4_result_int[4]~7 b2bcd_99:b2bcd_99_inst1|lpm_divide:Div0|lpm_divide_1dm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_4_result_int[5]~8 } "NODE_NAME" } } { "db/alt_u_div_ove.tdf" "" { Text "D:/ZXOPEN2017/DE2/class/vga_clock/db/alt_u_div_ove.tdf" 46 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.318 ns) + CELL(0.437 ns) 4.848 ns b2bcd_99:b2bcd_99_inst1\|lpm_divide:Div0\|lpm_divide_1dm:auto_generated\|sign_div_unsign_bkh:divider\|alt_u_div_ove:divider\|StageOut\[20\]~34 12 COMB LAB_X30_Y17 2 " "Info: 12: + IC(0.318 ns) + CELL(0.437 ns) = 4.848 ns; Loc. = LAB_X30_Y17; Fanout = 2; COMB Node = 'b2bcd_99:b2bcd_99_inst1\|lpm_divide:Div0\|lpm_divide_1dm:auto_generated\|sign_div_unsign_bkh:divider\|alt_u_div_ove:divider\|StageOut\[20\]~34'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.755 ns" { b2bcd_99:b2bcd_99_inst1|lpm_divide:Div0|lpm_divide_1dm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_4_result_int[5]~8 b2bcd_99:b2bcd_99_inst1|lpm_divide:Div0|lpm_divide_1dm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|StageOut[20]~34 } "NODE_NAME" } } { "db/alt_u_div_ove.tdf" "" { Text "D:/ZXOPEN2017/DE2/class/vga_clock/db/alt_u_div_ove.tdf" 78 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.588 ns) + CELL(0.414 ns) 5.850 ns b2bcd_99:b2bcd_99_inst1\|lpm_divide:Div0\|lpm_divide_1dm:auto_generated\|sign_div_unsign_bkh:divider\|alt_u_div_ove:divider\|add_sub_5_result_int\[1\]~1 13 COMB LAB_X31_Y17 2 " "Info: 13: + IC(0.588 ns) + CELL(0.414 ns) = 5.850 ns; Loc. = LAB_X31_Y17; Fanout = 2; COMB Node = 'b2bcd_99:b2bcd_99_inst1\|lpm_divide:Div0\|lpm_divide_1dm:auto_generated\|sign_div_unsign_bkh:divider\|alt_u_div_ove:divider\|add_sub_5_result_int\[1\]~1'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.002 ns" { b2bcd_99:b2bcd_99_inst1|lpm_divide:Div0|lpm_divide_1dm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|StageOut[20]~34 b2bcd_99:b2bcd_99_inst1|lpm_divide:Div0|lpm_divide_1dm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_5_result_int[1]~1 } "NODE_NAME" } } { "db/alt_u_div_ove.tdf" "" { Text "D:/ZXOPEN2017/DE2/class/vga_clock/db/alt_u_div_ove.tdf" 51 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 5.921 ns b2bcd_99:b2bcd_99_inst1\|lpm_divide:Div0\|lpm_divide_1dm:auto_generated\|sign_div_unsign_bkh:divider\|alt_u_div_ove:divider\|add_sub_5_result_int\[2\]~3 14 COMB LAB_X31_Y17 2 " "Info: 14: + IC(0.000 ns) + CELL(0.071 ns) = 5.921 ns; Loc. = LAB_X31_Y17; Fanout = 2; COMB Node = 'b2bcd_99:b2bcd_99_inst1\|lpm_divide:Div0\|lpm_divide_1dm:auto_generated\|sign_div_unsign_bkh:divider\|alt_u_div_ove:divider\|add_sub_5_result_int\[2\]~3'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { b2bcd_99:b2bcd_99_inst1|lpm_divide:Div0|lpm_divide_1dm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_5_result_int[1]~1 b2bcd_99:b2bcd_99_inst1|lpm_divide:Div0|lpm_divide_1dm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_5_result_int[2]~3 } "NODE_NAME" } } { "db/alt_u_div_ove.tdf" "" { Text "D:/ZXOPEN2017/DE2/class/vga_clock/db/alt_u_div_ove.tdf" 51 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 5.992 ns b2bcd_99:b2bcd_99_inst1\|lpm_divide:Div0\|lpm_divide_1dm:auto_generated\|sign_div_unsign_bkh:divider\|alt_u_div_ove:divider\|add_sub_5_result_int\[3\]~5 15 COMB LAB_X31_Y17 1 " "Info: 15: + IC(0.000 ns) + CELL(0.071 ns) = 5.992 ns; Loc. = LAB_X31_Y17; Fanout = 1; COMB Node = 'b2bcd_99:b2bcd_99_inst1\|lpm_divide:Div0\|lpm_divide_1dm:auto_generated\|sign_div_unsign_bkh:divider\|alt_u_div_ove:divider\|add_sub_5_result_int\[3\]~5'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { b2bcd_99:b2bcd_99_inst1|lpm_divide:Div0|lpm_divide_1dm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_5_result_int[2]~3 b2bcd_99:b2bcd_99_inst1|lpm_divide:Div0|lpm_divide_1dm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_5_result_int[3]~5 } "NODE_NAME" } } { "db/alt_u_div_ove.tdf" "" { Text "D:/ZXOPEN2017/DE2/class/vga_clock/db/alt_u_div_ove.tdf" 51 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 6.063 ns b2bcd_99:b2bcd_99_inst1\|lpm_divide:Div0\|lpm_divide_1dm:auto_generated\|sign_div_unsign_bkh:divider\|alt_u_div_ove:divider\|add_sub_5_result_int\[4\]~7 16 COMB LAB_X31_Y17 1 " "Info: 16: + IC(0.000 ns) + CELL(0.071 ns) = 6.063 ns; Loc. = LAB_X31_Y17; Fanout = 1; COMB Node = 'b2bcd_99:b2bcd_99_inst1\|lpm_divide:Div0\|lpm_divide_1dm:auto_generated\|sign_div_unsign_bkh:divider\|alt_u_div_ove:divider\|add_sub_5_result_int\[4\]~7'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { b2bcd_99:b2bcd_99_inst1|lpm_divide:Div0|lpm_divide_1dm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_5_result_int[3]~5 b2bcd_99:b2bcd_99_inst1|lpm_divide:Div0|lpm_divide_1dm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_5_result_int[4]~7 } "NODE_NAME" } } { "db/alt_u_div_ove.tdf" "" { Text "D:/ZXOPEN2017/DE2/class/vga_clock/db/alt_u_div_ove.tdf" 51 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 6.473 ns b2bcd_99:b2bcd_99_inst1\|lpm_divide:Div0\|lpm_divide_1dm:auto_generated\|sign_div_unsign_bkh:divider\|alt_u_div_ove:divider\|add_sub_5_result_int\[5\]~8 17 COMB LAB_X31_Y17 14 " "Info: 17: + IC(0.000 ns) + CELL(0.410 ns) = 6.473 ns; Loc. = LAB_X31_Y17; Fanout = 14; COMB Node = 'b2bcd_99:b2bcd_99_inst1\|lpm_divide:Div0\|lpm_divide_1dm:auto_generated\|sign_div_unsign_bkh:divider\|alt_u_div_ove:divider\|add_sub_5_result_int\[5\]~8'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { b2bcd_99:b2bcd_99_inst1|lpm_divide:Div0|lpm_divide_1dm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_5_result_int[4]~7 b2bcd_99:b2bcd_99_inst1|lpm_divide:Div0|lpm_divide_1dm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_5_result_int[5]~8 } "NODE_NAME" } } { "db/alt_u_div_ove.tdf" "" { Text "D:/ZXOPEN2017/DE2/class/vga_clock/db/alt_u_div_ove.tdf" 51 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.604 ns) + CELL(0.437 ns) 7.514 ns b2bcd_99:b2bcd_99_inst1\|lpm_divide:Div0\|lpm_divide_1dm:auto_generated\|sign_div_unsign_bkh:divider\|alt_u_div_ove:divider\|StageOut\[25\]~24 18 COMB LAB_X31_Y16 2 " "Info: 18: + IC(0.604 ns) + CELL(0.437 ns) = 7.514 ns; Loc. = LAB_X31_Y16; Fanout = 2; COMB Node = 'b2bcd_99:b2bcd_99_inst1\|lpm_divide:Div0\|lpm_divide_1dm:auto_generated\|sign_div_unsign_bkh:divider\|alt_u_div_ove:divider\|StageOut\[25\]~24'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.041 ns" { b2bcd_99:b2bcd_99_inst1|lpm_divide:Div0|lpm_divide_1dm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_5_result_int[5]~8 b2bcd_99:b2bcd_99_inst1|lpm_divide:Div0|lpm_divide_1dm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|StageOut[25]~24 } "NODE_NAME" } } { "db/alt_u_div_ove.tdf" "" { Text "D:/ZXOPEN2017/DE2/class/vga_clock/db/alt_u_div_ove.tdf" 78 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.397 ns) + CELL(0.414 ns) 8.325 ns b2bcd_99:b2bcd_99_inst1\|lpm_divide:Div0\|lpm_divide_1dm:auto_generated\|sign_div_unsign_bkh:divider\|alt_u_div_ove:divider\|add_sub_6_result_int\[1\]~1 19 COMB LAB_X31_Y16 2 " "Info: 19: + IC(0.397 ns) + CELL(0.414 ns) = 8.325 ns; Loc. = LAB_X31_Y16; Fanout = 2; COMB Node = 'b2bcd_99:b2bcd_99_inst1\|lpm_divide:Div0\|lpm_divide_1dm:auto_generated\|sign_div_unsign_bkh:divider\|alt_u_div_ove:divider\|add_sub_6_result_int\[1\]~1'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.811 ns" { b2bcd_99:b2bcd_99_inst1|lpm_divide:Div0|lpm_divide_1dm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|StageOut[25]~24 b2bcd_99:b2bcd_99_inst1|lpm_divide:Div0|lpm_divide_1dm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_6_result_int[1]~1 } "NODE_NAME" } } { "db/alt_u_div_ove.tdf" "" { Text "D:/ZXOPEN2017/DE2/class/vga_clock/db/alt_u_div_ove.tdf" 56 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 8.396 ns b2bcd_99:b2bcd_99_inst1\|lpm_divide:Div0\|lpm_divide_1dm:auto_generated\|sign_div_unsign_bkh:divider\|alt_u_div_ove:divider\|add_sub_6_result_int\[2\]~3 20 COMB LAB_X31_Y16 2 " "Info: 20: + IC(0.000 ns) + CELL(0.071 ns) = 8.396 ns; Loc. = LAB_X31_Y16; Fanout = 2; COMB Node = 'b2bcd_99:b2bcd_99_inst1\|lpm_divide:Div0\|lpm_divide_1dm:auto_generated\|sign_div_unsign_bkh:divider\|alt_u_div_ove:divider\|add_sub_6_result_int\[2\]~3'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { b2bcd_99:b2bcd_99_inst1|lpm_divide:Div0|lpm_divide_1dm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_6_result_int[1]~1 b2bcd_99:b2bcd_99_inst1|lpm_divide:Div0|lpm_divide_1dm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_6_result_int[2]~3 } "NODE_NAME" } } { "db/alt_u_div_ove.tdf" "" { Text "D:/ZXOPEN2017/DE2/class/vga_clock/db/alt_u_div_ove.tdf" 56 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 8.467 ns b2bcd_99:b2bcd_99_inst1\|lpm_divide:Div0\|lpm_divide_1dm:auto_generated\|sign_div_unsign_bkh:divider\|alt_u_div_ove:divider\|add_sub_6_result_int\[3\]~5 21 COMB LAB_X31_Y16 1 " "Info: 21: + IC(0.000 ns) + CELL(0.071 ns) = 8.467 ns; Loc. = LAB_X31_Y16; Fanout = 1; COMB Node = 'b2bcd_99:b2bcd_99_inst1\|lpm_divide:Div0\|lpm_divide_1dm:auto_generated\|sign_div_unsign_bkh:divider\|alt_u_div_ove:divider\|add_sub_6_result_int\[3\]~5'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { b2bcd_99:b2bcd_99_inst1|lpm_divide:Div0|lpm_divide_1dm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_6_result_int[2]~3 b2bcd_99:b2bcd_99_inst1|lpm_divide:Div0|lpm_divide_1dm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_6_result_int[3]~5 } "NODE_NAME" } } { "db/alt_u_div_ove.tdf" "" { Text "D:/ZXOPEN2017/DE2/class/vga_clock/db/alt_u_div_ove.tdf" 56 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 8.538 ns b2bcd_99:b2bcd_99_inst1\|lpm_divide:Div0\|lpm_divide_1dm:auto_generated\|sign_div_unsign_bkh:divider\|alt_u_div_ove:divider\|add_sub_6_result_int\[4\]~7 22 COMB LAB_X31_Y16 1 " "Info: 22: + IC(0.000 ns) + CELL(0.071 ns) = 8.538 ns; Loc. = LAB_X31_Y16; Fanout = 1; COMB Node = 'b2bcd_99:b2bcd_99_inst1\|lpm_divide:Div0\|lpm_divide_1dm:auto_generated\|sign_div_unsign_bkh:divider\|alt_u_div_ove:divider\|add_sub_6_result_int\[4\]~7'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { b2bcd_99:b2bcd_99_inst1|lpm_divide:Div0|lpm_divide_1dm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_6_result_int[3]~5 b2bcd_99:b2bcd_99_inst1|lpm_divide:Div0|lpm_divide_1dm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_6_result_int[4]~7 } "NODE_NAME" } } { "db/alt_u_div_ove.tdf" "" { Text "D:/ZXOPEN2017/DE2/class/vga_clock/db/alt_u_div_ove.tdf" 56 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 8.948 ns b2bcd_99:b2bcd_99_inst1\|lpm_divide:Div0\|lpm_divide_1dm:auto_generated\|sign_div_unsign_bkh:divider\|alt_u_div_ove:divider\|add_sub_6_result_int\[5\]~8 23 COMB LAB_X31_Y16 12 " "Info: 23: + IC(0.000 ns) + CELL(0.410 ns) = 8.948 ns; Loc. = LAB_X31_Y16; Fanout = 12; COMB Node = 'b2bcd_99:b2bcd_99_inst1\|lpm_divide:Div0\|lpm_divide_1dm:auto_generated\|sign_div_unsign_bkh:divider\|alt_u_div_ove:divider\|add_sub_6_result_int\[5\]~8'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { b2bcd_99:b2bcd_99_inst1|lpm_divide:Div0|lpm_divide_1dm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_6_result_int[4]~7 b2bcd_99:b2bcd_99_inst1|lpm_divide:Div0|lpm_divide_1dm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_6_result_int[5]~8 } "NODE_NAME" } } { "db/alt_u_div_ove.tdf" "" { Text "D:/ZXOPEN2017/DE2/class/vga_clock/db/alt_u_div_ove.tdf" 56 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.318 ns) + CELL(0.437 ns) 9.703 ns b2bcd_99:b2bcd_99_inst1\|lpm_divide:Div0\|lpm_divide_1dm:auto_generated\|sign_div_unsign_bkh:divider\|alt_u_div_ove:divider\|StageOut\[30\]~14 24 COMB LAB_X32_Y16 1 " "Info: 24: + IC(0.318 ns) + CELL(0.437 ns) = 9.703 ns; Loc. = LAB_X32_Y16; Fanout = 1; COMB Node = 'b2bcd_99:b2bcd_99_inst1\|lpm_divide:Div0\|lpm_divide_1dm:auto_generated\|sign_div_unsign_bkh:divider\|alt_u_div_ove:divider\|StageOut\[30\]~14'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.755 ns" { b2bcd_99:b2bcd_99_inst1|lpm_divide:Div0|lpm_divide_1dm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_6_result_int[5]~8 b2bcd_99:b2bcd_99_inst1|lpm_divide:Div0|lpm_divide_1dm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|StageOut[30]~14 } "NODE_NAME" } } { "db/alt_u_div_ove.tdf" "" { Text "D:/ZXOPEN2017/DE2/class/vga_clock/db/alt_u_div_ove.tdf" 78 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.397 ns) + CELL(0.414 ns) 10.514 ns b2bcd_99:b2bcd_99_inst1\|lpm_divide:Div0\|lpm_divide_1dm:auto_generated\|sign_div_unsign_bkh:divider\|alt_u_div_ove:divider\|add_sub_7_result_int\[1\]~1 25 COMB LAB_X32_Y16 1 " "Info: 25: + IC(0.397 ns) + CELL(0.414 ns) = 10.514 ns; Loc. = LAB_X32_Y16; Fanout = 1; COMB Node = 'b2bcd_99:b2bcd_99_inst1\|lpm_divide:Div0\|lpm_divide_1dm:auto_generated\|sign_div_unsign_bkh:divider\|alt_u_div_ove:divider\|add_sub_7_result_int\[1\]~1'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.811 ns" { b2bcd_99:b2bcd_99_inst1|lpm_divide:Div0|lpm_divide_1dm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|StageOut[30]~14 b2bcd_99:b2bcd_99_inst1|lpm_divide:Div0|lpm_divide_1dm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_7_result_int[1]~1 } "NODE_NAME" } } { "db/alt_u_div_ove.tdf" "" { Text "D:/ZXOPEN2017/DE2/class/vga_clock/db/alt_u_div_ove.tdf" 61 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 10.585 ns b2bcd_99:b2bcd_99_inst1\|lpm_divide:Div0\|lpm_divide_1dm:auto_generated\|sign_div_unsign_bkh:divider\|alt_u_div_ove:divider\|add_sub_7_result_int\[2\]~3 26 COMB LAB_X32_Y16 1 " "Info: 26: + IC(0.000 ns) + CELL(0.071 ns) = 10.585 ns; Loc. = LAB_X32_Y16; Fanout = 1; COMB Node = 'b2bcd_99:b2bcd_99_inst1\|lpm_divide:Div0\|lpm_divide_1dm:auto_generated\|sign_div_unsign_bkh:divider\|alt_u_div_ove:divider\|add_sub_7_result_int\[2\]~3'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { b2bcd_99:b2bcd_99_inst1|lpm_divide:Div0|lpm_divide_1dm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_7_result_int[1]~1 b2bcd_99:b2bcd_99_inst1|lpm_divide:Div0|lpm_divide_1dm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_7_result_int[2]~3 } "NODE_NAME" } } { "db/alt_u_div_ove.tdf" "" { Text "D:/ZXOPEN2017/DE2/class/vga_clock/db/alt_u_div_ove.tdf" 61 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 10.656 ns b2bcd_99:b2bcd_99_inst1\|lpm_divide:Div0\|lpm_divide_1dm:auto_generated\|sign_div_unsign_bkh:divider\|alt_u_div_ove:divider\|add_sub_7_result_int\[3\]~5 27 COMB LAB_X32_Y16 1 " "Info: 27: + IC(0.000 ns) + CELL(0.071 ns) = 10.656 ns; Loc. = LAB_X32_Y16; Fanout = 1; COMB Node = 'b2bcd_99:b2bcd_99_inst1\|lpm_divide:Div0\|lpm_divide_1dm:auto_generated\|sign_div_unsign_bkh:divider\|alt_u_div_ove:divider\|add_sub_7_result_int\[3\]~5'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { b2bcd_99:b2bcd_99_inst1|lpm_divide:Div0|lpm_divide_1dm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_7_result_int[2]~3 b2bcd_99:b2bcd_99_inst1|lpm_divide:Div0|lpm_divide_1dm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_7_result_int[3]~5 } "NODE_NAME" } } { "db/alt_u_div_ove.tdf" "" { Text "D:/ZXOPEN2017/DE2/class/vga_clock/db/alt_u_div_ove.tdf" 61 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 10.727 ns b2bcd_99:b2bcd_99_inst1\|lpm_divide:Div0\|lpm_divide_1dm:auto_generated\|sign_div_unsign_bkh:divider\|alt_u_div_ove:divider\|add_sub_7_result_int\[4\]~7 28 COMB LAB_X32_Y16 1 " "Info: 28: + IC(0.000 ns) + CELL(0.071 ns) = 10.727 ns; Loc. = LAB_X32_Y16; Fanout = 1; COMB Node = 'b2bcd_99:b2bcd_99_inst1\|lpm_divide:Div0\|lpm_divide_1dm:auto_generated\|sign_div_unsign_bkh:divider\|alt_u_div_ove:divider\|add_sub_7_result_int\[4\]~7'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { b2bcd_99:b2bcd_99_inst1|lpm_divide:Div0|lpm_divide_1dm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_7_result_int[3]~5 b2bcd_99:b2bcd_99_inst1|lpm_divide:Div0|lpm_divide_1dm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_7_result_int[4]~7 } "NODE_NAME" } } { "db/alt_u_div_ove.tdf" "" { Text "D:/ZXOPEN2017/DE2/class/vga_clock/db/alt_u_div_ove.tdf" 61 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 11.137 ns b2bcd_99:b2bcd_99_inst1\|lpm_divide:Div0\|lpm_divide_1dm:auto_generated\|sign_div_unsign_bkh:divider\|alt_u_div_ove:divider\|add_sub_7_result_int\[5\]~8 29 COMB LAB_X32_Y16 4 " "Info: 29: + IC(0.000 ns) + CELL(0.410 ns) = 11.137 ns; Loc. = LAB_X32_Y16; Fanout = 4; COMB Node = 'b2bcd_99:b2bcd_99_inst1\|lpm_divide:Div0\|lpm_divide_1dm:auto_generated\|sign_div_unsign_bkh:divider\|alt_u_div_ove:divider\|add_sub_7_result_int\[5\]~8'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { b2bcd_99:b2bcd_99_inst1|lpm_divide:Div0|lpm_divide_1dm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_7_result_int[4]~7 b2bcd_99:b2bcd_99_inst1|lpm_divide:Div0|lpm_divide_1dm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_7_result_int[5]~8 } "NODE_NAME" } } { "db/alt_u_div_ove.tdf" "" { Text "D:/ZXOPEN2017/DE2/class/vga_clock/db/alt_u_div_ove.tdf" 61 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.415 ns) + CELL(0.393 ns) 11.945 ns b2bcd_99:b2bcd_99_inst1\|Add0~1 30 COMB LAB_X32_Y16 2 " "Info: 30: + IC(0.415 ns) + CELL(0.393 ns) = 11.945 ns; Loc. = LAB_X32_Y16; Fanout = 2; COMB Node = 'b2bcd_99:b2bcd_99_inst1\|Add0~1'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.808 ns" { b2bcd_99:b2bcd_99_inst1|lpm_divide:Div0|lpm_divide_1dm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_7_result_int[5]~8 b2bcd_99:b2bcd_99_inst1|Add0~1 } "NODE_NAME" } } { "b2bcd_99.v" "" { Text "D:/ZXOPEN2017/DE2/class/vga_clock/b2bcd_99.v" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 12.355 ns b2bcd_99:b2bcd_99_inst1\|Add0~2 31 COMB LAB_X32_Y16 2 " "Info: 31: + IC(0.000 ns) + CELL(0.410 ns) = 12.355 ns; Loc. = LAB_X32_Y16; Fanout = 2; COMB Node = 'b2bcd_99:b2bcd_99_inst1\|Add0~2'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { b2bcd_99:b2bcd_99_inst1|Add0~1 b2bcd_99:b2bcd_99_inst1|Add0~2 } "NODE_NAME" } } { "b2bcd_99.v" "" { Text "D:/ZXOPEN2017/DE2/class/vga_clock/b2bcd_99.v" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.610 ns) + CELL(0.414 ns) 13.379 ns b2bcd_99:b2bcd_99_inst1\|dout\[3\]~5 32 COMB LAB_X33_Y16 2 " "Info: 32: + IC(0.610 ns) + CELL(0.414 ns) = 13.379 ns; Loc. = LAB_X33_Y16; Fanout = 2; COMB Node = 'b2bcd_99:b2bcd_99_inst1\|dout\[3\]~5'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.024 ns" { b2bcd_99:b2bcd_99_inst1|Add0~2 b2bcd_99:b2bcd_99_inst1|dout[3]~5 } "NODE_NAME" } } { "b2bcd_99.v" "" { Text "D:/ZXOPEN2017/DE2/class/vga_clock/b2bcd_99.v" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 13.789 ns b2bcd_99:b2bcd_99_inst1\|dout\[4\]~6 33 COMB LAB_X33_Y16 1 " "Info: 33: + IC(0.000 ns) + CELL(0.410 ns) = 13.789 ns; Loc. = LAB_X33_Y16; Fanout = 1; COMB Node = 'b2bcd_99:b2bcd_99_inst1\|dout\[4\]~6'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { b2bcd_99:b2bcd_99_inst1|dout[3]~5 b2bcd_99:b2bcd_99_inst1|dout[4]~6 } "NODE_NAME" } } { "b2bcd_99.v" "" { Text "D:/ZXOPEN2017/DE2/class/vga_clock/b2bcd_99.v" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.659 ns) + CELL(0.419 ns) 14.867 ns vga_data8:vga_data8\|Mux4~8 34 COMB LAB_X34_Y19 1 " "Info: 34: + IC(0.659 ns) + CELL(0.419 ns) = 14.867 ns; Loc. = LAB_X34_Y19; Fanout = 1; COMB Node = 'vga_data8:vga_data8\|Mux4~8'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.078 ns" { b2bcd_99:b2bcd_99_inst1|dout[4]~6 vga_data8:vga_data8|Mux4~8 } "NODE_NAME" } } { "vga_data8.v" "" { Text "D:/ZXOPEN2017/DE2/class/vga_clock/vga_data8.v" 100 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.290 ns) + CELL(0.271 ns) 15.428 ns vga_data8:vga_data8\|Mux4~9 35 COMB LAB_X34_Y19 1 " "Info: 35: + IC(0.290 ns) + CELL(0.271 ns) = 15.428 ns; Loc. = LAB_X34_Y19; Fanout = 1; COMB Node = 'vga_data8:vga_data8\|Mux4~9'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.561 ns" { vga_data8:vga_data8|Mux4~8 vga_data8:vga_data8|Mux4~9 } "NODE_NAME" } } { "vga_data8.v" "" { Text "D:/ZXOPEN2017/DE2/class/vga_clock/vga_data8.v" 100 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.127 ns) + CELL(0.437 ns) 15.992 ns vga_data8:vga_data8\|Mux4~12 36 COMB LAB_X34_Y19 1 " "Info: 36: + IC(0.127 ns) + CELL(0.437 ns) = 15.992 ns; Loc. = LAB_X34_Y19; Fanout = 1; COMB Node = 'vga_data8:vga_data8\|Mux4~12'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.564 ns" { vga_data8:vga_data8|Mux4~9 vga_data8:vga_data8|Mux4~12 } "NODE_NAME" } } { "vga_data8.v" "" { Text "D:/ZXOPEN2017/DE2/class/vga_clock/vga_data8.v" 100 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.127 ns) + CELL(0.413 ns) 16.532 ns vga_data8:vga_data8\|addr_rom\[4\] 37 REG LAB_X34_Y19 8 " "Info: 37: + IC(0.127 ns) + CELL(0.413 ns) = 16.532 ns; Loc. = LAB_X34_Y19; Fanout = 8; REG Node = 'vga_data8:vga_data8\|addr_rom\[4\]'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.540 ns" { vga_data8:vga_data8|Mux4~12 vga_data8:vga_data8|addr_rom[4] } "NODE_NAME" } } { "vga_data8.v" "" { Text "D:/ZXOPEN2017/DE2/class/vga_clock/vga_data8.v" 100 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "10.029 ns ( 60.66 % ) " "Info: Total cell delay = 10.029 ns ( 60.66 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.503 ns ( 39.34 % ) " "Info: Total interconnect delay = 6.503 ns ( 39.34 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "16.532 ns" { clock_controller:clock_controller_inst|data[29] b2bcd_99:b2bcd_99_inst1|lpm_divide:Div0|lpm_divide_1dm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_3_result_int[1]~1 b2bcd_99:b2bcd_99_inst1|lpm_divide:Div0|lpm_divide_1dm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_3_result_int[2]~3 b2bcd_99:b2bcd_99_inst1|lpm_divide:Div0|lpm_divide_1dm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_3_result_int[3]~5 b2bcd_99:b2bcd_99_inst1|lpm_divide:Div0|lpm_divide_1dm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_3_result_int[4]~6 b2bcd_99:b2bcd_99_inst1|lpm_divide:Div0|lpm_divide_1dm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|StageOut[15]~44 b2bcd_99:b2bcd_99_inst1|lpm_divide:Div0|lpm_divide_1dm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_4_result_int[1]~1 b2bcd_99:b2bcd_99_inst1|lpm_divide:Div0|lpm_divide_1dm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_4_result_int[2]~3 b2bcd_99:b2bcd_99_inst1|lpm_divide:Div0|lpm_divide_1dm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_4_result_int[3]~5 b2bcd_99:b2bcd_99_inst1|lpm_divide:Div0|lpm_divide_1dm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_4_result_int[4]~7 b2bcd_99:b2bcd_99_inst1|lpm_divide:Div0|lpm_divide_1dm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_4_result_int[5]~8 b2bcd_99:b2bcd_99_inst1|lpm_divide:Div0|lpm_divide_1dm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|StageOut[20]~34 b2bcd_99:b2bcd_99_inst1|lpm_divide:Div0|lpm_divide_1dm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_5_result_int[1]~1 b2bcd_99:b2bcd_99_inst1|lpm_divide:Div0|lpm_divide_1dm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_5_result_int[2]~3 b2bcd_99:b2bcd_99_inst1|lpm_divide:Div0|lpm_divide_1dm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_5_result_int[3]~5 b2bcd_99:b2bcd_99_inst1|lpm_divide:Div0|lpm_divide_1dm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_5_result_int[4]~7 b2bcd_99:b2bcd_99_inst1|lpm_divide:Div0|lpm_divide_1dm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_5_result_int[5]~8 b2bcd_99:b2bcd_99_inst1|lpm_divide:Div0|lpm_divide_1dm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|StageOut[25]~24 b2bcd_99:b2bcd_99_inst1|lpm_divide:Div0|lpm_divide_1dm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_6_result_int[1]~1 b2bcd_99:b2bcd_99_inst1|lpm_divide:Div0|lpm_divide_1dm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_6_result_int[2]~3 b2bcd_99:b2bcd_99_inst1|lpm_divide:Div0|lpm_divide_1dm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_6_result_int[3]~5 b2bcd_99:b2bcd_99_inst1|lpm_divide:Div0|lpm_divide_1dm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_6_result_int[4]~7 b2bcd_99:b2bcd_99_inst1|lpm_divide:Div0|lpm_divide_1dm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_6_result_int[5]~8 b2bcd_99:b2bcd_99_inst1|lpm_divide:Div0|lpm_divide_1dm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|StageOut[30]~14 b2bcd_99:b2bcd_99_inst1|lpm_divide:Div0|lpm_divide_1dm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_7_result_int[1]~1 b2bcd_99:b2bcd_99_inst1|lpm_divide:Div0|lpm_divide_1dm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_7_result_int[2]~3 b2bcd_99:b2bcd_99_inst1|lpm_divide:Div0|lpm_divide_1dm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_7_result_int[3]~5 b2bcd_99:b2bcd_99_inst1|lpm_divide:Div0|lpm_divide_1dm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_7_result_int[4]~7 b2bcd_99:b2bcd_99_inst1|lpm_divide:Div0|lpm_divide_1dm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_7_result_int[5]~8 b2bcd_99:b2bcd_99_inst1|Add0~1 b2bcd_99:b2bcd_99_inst1|Add0~2 b2bcd_99:b2bcd_99_inst1|dout[3]~5 b2bcd_99:b2bcd_99_inst1|dout[4]~6 vga_data8:vga_data8|Mux4~8 vga_data8:vga_data8|Mux4~9 vga_data8:vga_data8|Mux4~12 vga_data8:vga_data8|addr_rom[4] } "NODE_NAME" } }  } 0 0 "Estimated most critical path is %2!s! to %3!s! delay of %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Info: Fitter routing operations beginning" {  } {  } 0 0 "Fitter routing operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Info: Average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "2 X22_Y12 X32_Y23 " "Info: Peak interconnect usage is 2% of the available device resources in the region that extends from location X22_Y12 to location X32_Y23" {  } {  } 0 0 "Peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "Average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:02 " "Info: Fitter routing operations ending: elapsed time is 00:00:02" {  } {  } 0 0 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "Info: The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Info: Optimizations that may affect the design's routability were skipped" {  } {  } 0 0 "Optimizations that may affect the design's routability were skipped" 0 0 "" 0 -1}  } {  } 0 0 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "35 " "Warning: Found 35 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "r\[0\] 0 " "Info: Pin \"r\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "r\[1\] 0 " "Info: Pin \"r\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "r\[2\] 0 " "Info: Pin \"r\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "r\[3\] 0 " "Info: Pin \"r\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "r\[4\] 0 " "Info: Pin \"r\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "r\[5\] 0 " "Info: Pin \"r\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "r\[6\] 0 " "Info: Pin \"r\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "r\[7\] 0 " "Info: Pin \"r\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "r\[8\] 0 " "Info: Pin \"r\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "r\[9\] 0 " "Info: Pin \"r\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "g\[0\] 0 " "Info: Pin \"g\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "g\[1\] 0 " "Info: Pin \"g\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "g\[2\] 0 " "Info: Pin \"g\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "g\[3\] 0 " "Info: Pin \"g\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "g\[4\] 0 " "Info: Pin \"g\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "g\[5\] 0 " "Info: Pin \"g\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "g\[6\] 0 " "Info: Pin \"g\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "g\[7\] 0 " "Info: Pin \"g\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "g\[8\] 0 " "Info: Pin \"g\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "g\[9\] 0 " "Info: Pin \"g\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "b\[0\] 0 " "Info: Pin \"b\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "b\[1\] 0 " "Info: Pin \"b\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "b\[2\] 0 " "Info: Pin \"b\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "b\[3\] 0 " "Info: Pin \"b\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "b\[4\] 0 " "Info: Pin \"b\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "b\[5\] 0 " "Info: Pin \"b\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "b\[6\] 0 " "Info: Pin \"b\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "b\[7\] 0 " "Info: Pin \"b\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "b\[8\] 0 " "Info: Pin \"b\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "b\[9\] 0 " "Info: Pin \"b\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "hsync 0 " "Info: Pin \"hsync\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "vsync 0 " "Info: Pin \"vsync\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_CLK 0 " "Info: Pin \"VGA_CLK\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_BLANK 0 " "Info: Pin \"VGA_BLANK\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_SYNC 0 " "Info: Pin \"VGA_SYNC\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Info: Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 0 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "" 0 -1}
{ "Warning" "WFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN" "2 " "Warning: Following 2 pins have nothing, GND, or VCC driving datain port -- changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "VGA_BLANK VCC " "Info: Pin VGA_BLANK has VCC driving its datain port" {  } { { "d:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/90/quartus/bin/pin_planner.ppl" { VGA_BLANK } } } { "d:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "VGA_BLANK" } } } } { "top.v" "" { Text "D:/ZXOPEN2017/DE2/class/vga_clock/top.v" 8 -1 0 } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { VGA_BLANK } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "VGA_SYNC GND " "Info: Pin VGA_SYNC has GND driving its datain port" {  } { { "d:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/90/quartus/bin/pin_planner.ppl" { VGA_SYNC } } } { "d:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "VGA_SYNC" } } } } { "top.v" "" { Text "D:/ZXOPEN2017/DE2/class/vga_clock/top.v" 8 -1 0 } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { VGA_SYNC } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1}  } {  } 0 0 "Following %1!d! pins have nothing, GND, or VCC driving datain port -- changes to this connectivity may change fitting results" 0 0 "" 0 -1}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "Warning: The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 0 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "" 0 -1}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/ZXOPEN2017/DE2/class/vga_clock/vga.fit.smsg " "Info: Generated suppressed messages file D:/ZXOPEN2017/DE2/class/vga_clock/vga.fit.smsg" {  } {  } 0 0 "Generated suppressed messages file %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 74 s Quartus II " "Info: Quartus II Fitter was successful. 0 errors, 74 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "335 " "Info: Peak virtual memory: 335 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Wed Apr 05 19:03:52 2017 " "Info: Processing ended: Wed Apr 05 19:03:52 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:18 " "Info: Elapsed time: 00:00:18" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:18 " "Info: Total CPU time (on all processors): 00:00:18" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II " "Info: Running Quartus II Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 132 02/25/2009 SJ Full Version " "Info: Version 9.0 Build 132 02/25/2009 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Wed Apr 05 19:03:54 2017 " "Info: Processing started: Wed Apr 05 19:03:54 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off vga -c vga " "Info: Command: quartus_asm --read_settings_files=off --write_settings_files=off vga -c vga" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Info: Writing out detailed assembly data for power analysis" {  } {  } 0 0 "Writing out detailed assembly data for power analysis" 0 0 "" 0 -1}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Info: Assembler is generating device programming files" {  } {  } 0 0 "Assembler is generating device programming files" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II " "Info: Quartus II Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "289 " "Info: Peak virtual memory: 289 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Wed Apr 05 19:04:01 2017 " "Info: Processing ended: Wed Apr 05 19:04:01 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Info: Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:06 " "Info: Total CPU time (on all processors): 00:00:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 132 02/25/2009 SJ Full Version " "Info: Version 9.0 Build 132 02/25/2009 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Wed Apr 05 19:04:02 2017 " "Info: Processing started: Wed Apr 05 19:04:02 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off vga -c vga --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off vga -c vga --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Info: Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "" "Warning: Timing Analysis is analyzing one or more combinational loops as latches" { { "Warning" "WTDB_COMB_LATCH_NODE" "vga_data8:vga_data8\|addr_rom\[0\] " "Warning: Node \"vga_data8:vga_data8\|addr_rom\[0\]\" is a latch" {  } { { "vga_data8.v" "" { Text "D:/ZXOPEN2017/DE2/class/vga_clock/vga_data8.v" 100 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "vga_data8:vga_data8\|addr_rom\[1\] " "Warning: Node \"vga_data8:vga_data8\|addr_rom\[1\]\" is a latch" {  } { { "vga_data8.v" "" { Text "D:/ZXOPEN2017/DE2/class/vga_clock/vga_data8.v" 100 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "vga_data8:vga_data8\|addr_rom\[2\] " "Warning: Node \"vga_data8:vga_data8\|addr_rom\[2\]\" is a latch" {  } { { "vga_data8.v" "" { Text "D:/ZXOPEN2017/DE2/class/vga_clock/vga_data8.v" 100 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "vga_data8:vga_data8\|addr_rom\[3\] " "Warning: Node \"vga_data8:vga_data8\|addr_rom\[3\]\" is a latch" {  } { { "vga_data8.v" "" { Text "D:/ZXOPEN2017/DE2/class/vga_clock/vga_data8.v" 100 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "vga_data8:vga_data8\|addr_rom\[4\] " "Warning: Node \"vga_data8:vga_data8\|addr_rom\[4\]\" is a latch" {  } { { "vga_data8.v" "" { Text "D:/ZXOPEN2017/DE2/class/vga_clock/vga_data8.v" 100 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "vga_data8:vga_data8\|addr_rom\[5\] " "Warning: Node \"vga_data8:vga_data8\|addr_rom\[5\]\" is a latch" {  } { { "vga_data8.v" "" { Text "D:/ZXOPEN2017/DE2/class/vga_clock/vga_data8.v" 100 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "vga_data8:vga_data8\|addr_rom\[6\] " "Warning: Node \"vga_data8:vga_data8\|addr_rom\[6\]\" is a latch" {  } { { "vga_data8.v" "" { Text "D:/ZXOPEN2017/DE2/class/vga_clock/vga_data8.v" 100 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "vga_data8:vga_data8\|addr_rom\[7\] " "Warning: Node \"vga_data8:vga_data8\|addr_rom\[7\]\" is a latch" {  } { { "vga_data8.v" "" { Text "D:/ZXOPEN2017/DE2/class/vga_clock/vga_data8.v" 100 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1}  } {  } 0 0 "Timing Analysis is analyzing one or more combinational loops as latches" 0 0 "" 0 -1}
{ "Warning" "WTAN_USE_ENABLE_CLOCK_LATENCY_FOR_PLL" "" "Warning: Clock latency analysis for PLL offsets is supported for the current device family, but is not enabled" {  } {  } 0 0 "Clock latency analysis for PLL offsets is supported for the current device family, but is not enabled" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "15 " "Warning: Found 15 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_RIPPLE_CLK" "clock_controller:clock_controller_inst\|clk_10ms " "Info: Detected ripple clock \"clock_controller:clock_controller_inst\|clk_10ms\" as buffer" {  } { { "clock_controller.v" "" { Text "D:/ZXOPEN2017/DE2/class/vga_clock/clock_controller.v" 7 -1 0 } } { "d:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "clock_controller:clock_controller_inst\|clk_10ms" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "vga_data8:vga_data8\|Add6~7 " "Info: Detected gated clock \"vga_data8:vga_data8\|Add6~7\" as buffer" {  } { { "vga_data8.v" "" { Text "D:/ZXOPEN2017/DE2/class/vga_clock/vga_data8.v" 53 -1 0 } } { "d:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "vga_data8:vga_data8\|Add6~7" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "vga_data8:vga_data8\|Add6~5 " "Info: Detected gated clock \"vga_data8:vga_data8\|Add6~5\" as buffer" {  } { { "vga_data8.v" "" { Text "D:/ZXOPEN2017/DE2/class/vga_clock/vga_data8.v" 53 -1 0 } } { "d:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "vga_data8:vga_data8\|Add6~5" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "vga_data8:vga_data8\|Add6~1 " "Info: Detected gated clock \"vga_data8:vga_data8\|Add6~1\" as buffer" {  } { { "vga_data8.v" "" { Text "D:/ZXOPEN2017/DE2/class/vga_clock/vga_data8.v" 53 -1 0 } } { "d:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "vga_data8:vga_data8\|Add6~1" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "vga_data8:vga_data8\|Add6~3 " "Info: Detected gated clock \"vga_data8:vga_data8\|Add6~3\" as buffer" {  } { { "vga_data8.v" "" { Text "D:/ZXOPEN2017/DE2/class/vga_clock/vga_data8.v" 53 -1 0 } } { "d:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "vga_data8:vga_data8\|Add6~3" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "vga_data8:vga_data8\|hcnt\[1\] " "Info: Detected ripple clock \"vga_data8:vga_data8\|hcnt\[1\]\" as buffer" {  } { { "vga_data8.v" "" { Text "D:/ZXOPEN2017/DE2/class/vga_clock/vga_data8.v" 65 -1 0 } } { "d:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "vga_data8:vga_data8\|hcnt\[1\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "vga_data8:vga_data8\|hcnt\[2\] " "Info: Detected ripple clock \"vga_data8:vga_data8\|hcnt\[2\]\" as buffer" {  } { { "vga_data8.v" "" { Text "D:/ZXOPEN2017/DE2/class/vga_clock/vga_data8.v" 65 -1 0 } } { "d:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "vga_data8:vga_data8\|hcnt\[2\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "vga_data8:vga_data8\|Add6~8 " "Info: Detected gated clock \"vga_data8:vga_data8\|Add6~8\" as buffer" {  } { { "vga_data8.v" "" { Text "D:/ZXOPEN2017/DE2/class/vga_clock/vga_data8.v" 53 -1 0 } } { "d:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "vga_data8:vga_data8\|Add6~8" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "vga_data8:vga_data8\|Add6~6 " "Info: Detected gated clock \"vga_data8:vga_data8\|Add6~6\" as buffer" {  } { { "vga_data8.v" "" { Text "D:/ZXOPEN2017/DE2/class/vga_clock/vga_data8.v" 53 -1 0 } } { "d:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "vga_data8:vga_data8\|Add6~6" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "vga_data8:vga_data8\|Add6~2 " "Info: Detected gated clock \"vga_data8:vga_data8\|Add6~2\" as buffer" {  } { { "vga_data8.v" "" { Text "D:/ZXOPEN2017/DE2/class/vga_clock/vga_data8.v" 53 -1 0 } } { "d:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "vga_data8:vga_data8\|Add6~2" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "vga_data8:vga_data8\|Add6~4 " "Info: Detected gated clock \"vga_data8:vga_data8\|Add6~4\" as buffer" {  } { { "vga_data8.v" "" { Text "D:/ZXOPEN2017/DE2/class/vga_clock/vga_data8.v" 53 -1 0 } } { "d:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "vga_data8:vga_data8\|Add6~4" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "vga_data8:vga_data8\|hcnt\[6\] " "Info: Detected ripple clock \"vga_data8:vga_data8\|hcnt\[6\]\" as buffer" {  } { { "vga_data8.v" "" { Text "D:/ZXOPEN2017/DE2/class/vga_clock/vga_data8.v" 65 -1 0 } } { "d:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "vga_data8:vga_data8\|hcnt\[6\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "vga_data8:vga_data8\|hcnt\[5\] " "Info: Detected ripple clock \"vga_data8:vga_data8\|hcnt\[5\]\" as buffer" {  } { { "vga_data8.v" "" { Text "D:/ZXOPEN2017/DE2/class/vga_clock/vga_data8.v" 65 -1 0 } } { "d:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "vga_data8:vga_data8\|hcnt\[5\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "vga_data8:vga_data8\|hcnt\[3\] " "Info: Detected ripple clock \"vga_data8:vga_data8\|hcnt\[3\]\" as buffer" {  } { { "vga_data8.v" "" { Text "D:/ZXOPEN2017/DE2/class/vga_clock/vga_data8.v" 65 -1 0 } } { "d:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "vga_data8:vga_data8\|hcnt\[3\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "vga_data8:vga_data8\|hcnt\[4\] " "Info: Detected ripple clock \"vga_data8:vga_data8\|hcnt\[4\]\" as buffer" {  } { { "vga_data8.v" "" { Text "D:/ZXOPEN2017/DE2/class/vga_clock/vga_data8.v" 65 -1 0 } } { "d:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "vga_data8:vga_data8\|hcnt\[4\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITAN_SLACK_ANALYSIS" "" "Info: Found timing assignments -- calculating delays" {  } {  } 0 0 "Found timing assignments -- calculating delays" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_SLACK_RESULT" "pll:pll\|altpll:altpll_component\|_clk0 register clock_controller:clock_controller_inst\|data\[29\] register vga_data8:vga_data8\|addr_rom\[7\] -12.552 ns " "Info: Slack time is -12.552 ns for clock \"pll:pll\|altpll:altpll_component\|_clk0\" between source register \"clock_controller:clock_controller_inst\|data\[29\]\" and destination register \"vga_data8:vga_data8\|addr_rom\[7\]\"" { { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "2.211 ns + Largest register register " "Info: + Largest register to register requirement is 2.211 ns" { { "Info" "ITDB_FULL_SETUP_REQUIREMENT" "0.142 ns + " "Info: + Setup relationship between source and destination is 0.142 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch 0.142 ns " "Info: + Latch edge is 0.142 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination pll:pll\|altpll:altpll_component\|_clk0 25.000 ns 10.142 ns inverted 50 " "Info: Clock period of Destination clock \"pll:pll\|altpll:altpll_component\|_clk0\" is 25.000 ns with inverted offset of 10.142 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_EDGE_RESULT" "- Launch 0.000 ns " "Info: - Launch edge is 0.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source clk 20.000 ns 10.000 ns inverted 50 " "Info: Clock period of Source clock \"clk\" is 20.000 ns with inverted offset of 10.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "%2!c! Setup relationship between source and destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "3.269 ns + Largest " "Info: + Largest clock skew is 3.269 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "pll:pll\|altpll:altpll_component\|_clk0 destination 7.592 ns + Shortest register " "Info: + Shortest clock path from clock \"pll:pll\|altpll:altpll_component\|_clk0\" to destination register is 7.592 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns pll:pll\|altpll:altpll_component\|_clk0 1 CLK PLL_1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'pll:pll\|altpll:altpll_component\|_clk0'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { pll:pll|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "d:/altera/90/quartus/libraries/megafunctions/altpll.tdf" 905 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.091 ns) + CELL(0.000 ns) 1.091 ns pll:pll\|altpll:altpll_component\|_clk0~clkctrl 2 COMB CLKCTRL_G3 98 " "Info: 2: + IC(1.091 ns) + CELL(0.000 ns) = 1.091 ns; Loc. = CLKCTRL_G3; Fanout = 98; COMB Node = 'pll:pll\|altpll:altpll_component\|_clk0~clkctrl'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.091 ns" { pll:pll|altpll:altpll_component|_clk0 pll:pll|altpll:altpll_component|_clk0~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "d:/altera/90/quartus/libraries/megafunctions/altpll.tdf" 905 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.026 ns) + CELL(0.787 ns) 2.904 ns vga_data8:vga_data8\|hcnt\[3\] 3 REG LCFF_X27_Y13_N7 15 " "Info: 3: + IC(1.026 ns) + CELL(0.787 ns) = 2.904 ns; Loc. = LCFF_X27_Y13_N7; Fanout = 15; REG Node = 'vga_data8:vga_data8\|hcnt\[3\]'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.813 ns" { pll:pll|altpll:altpll_component|_clk0~clkctrl vga_data8:vga_data8|hcnt[3] } "NODE_NAME" } } { "vga_data8.v" "" { Text "D:/ZXOPEN2017/DE2/class/vga_clock/vga_data8.v" 65 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.526 ns) + CELL(0.420 ns) 3.850 ns vga_data8:vga_data8\|Add6~2 4 COMB LCCOMB_X28_Y13_N8 4 " "Info: 4: + IC(0.526 ns) + CELL(0.420 ns) = 3.850 ns; Loc. = LCCOMB_X28_Y13_N8; Fanout = 4; COMB Node = 'vga_data8:vga_data8\|Add6~2'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.946 ns" { vga_data8:vga_data8|hcnt[3] vga_data8:vga_data8|Add6~2 } "NODE_NAME" } } { "vga_data8.v" "" { Text "D:/ZXOPEN2017/DE2/class/vga_clock/vga_data8.v" 53 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.269 ns) + CELL(0.420 ns) 4.539 ns vga_data8:vga_data8\|WideOr0~0 5 COMB LCCOMB_X28_Y13_N20 2 " "Info: 5: + IC(0.269 ns) + CELL(0.420 ns) = 4.539 ns; Loc. = LCCOMB_X28_Y13_N20; Fanout = 2; COMB Node = 'vga_data8:vga_data8\|WideOr0~0'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.689 ns" { vga_data8:vga_data8|Add6~2 vga_data8:vga_data8|WideOr0~0 } "NODE_NAME" } } { "vga_data8.v" "" { Text "D:/ZXOPEN2017/DE2/class/vga_clock/vga_data8.v" 100 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.416 ns) + CELL(0.000 ns) 5.955 ns vga_data8:vga_data8\|WideOr0~0clkctrl 6 COMB CLKCTRL_G12 8 " "Info: 6: + IC(1.416 ns) + CELL(0.000 ns) = 5.955 ns; Loc. = CLKCTRL_G12; Fanout = 8; COMB Node = 'vga_data8:vga_data8\|WideOr0~0clkctrl'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.416 ns" { vga_data8:vga_data8|WideOr0~0 vga_data8:vga_data8|WideOr0~0clkctrl } "NODE_NAME" } } { "vga_data8.v" "" { Text "D:/ZXOPEN2017/DE2/class/vga_clock/vga_data8.v" 100 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.362 ns) + CELL(0.275 ns) 7.592 ns vga_data8:vga_data8\|addr_rom\[7\] 7 REG LCCOMB_X33_Y16_N14 1 " "Info: 7: + IC(1.362 ns) + CELL(0.275 ns) = 7.592 ns; Loc. = LCCOMB_X33_Y16_N14; Fanout = 1; REG Node = 'vga_data8:vga_data8\|addr_rom\[7\]'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.637 ns" { vga_data8:vga_data8|WideOr0~0clkctrl vga_data8:vga_data8|addr_rom[7] } "NODE_NAME" } } { "vga_data8.v" "" { Text "D:/ZXOPEN2017/DE2/class/vga_clock/vga_data8.v" 100 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.902 ns ( 25.05 % ) " "Info: Total cell delay = 1.902 ns ( 25.05 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.690 ns ( 74.95 % ) " "Info: Total interconnect delay = 5.690 ns ( 74.95 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "7.592 ns" { pll:pll|altpll:altpll_component|_clk0 pll:pll|altpll:altpll_component|_clk0~clkctrl vga_data8:vga_data8|hcnt[3] vga_data8:vga_data8|Add6~2 vga_data8:vga_data8|WideOr0~0 vga_data8:vga_data8|WideOr0~0clkctrl vga_data8:vga_data8|addr_rom[7] } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "7.592 ns" { pll:pll|altpll:altpll_component|_clk0 {} pll:pll|altpll:altpll_component|_clk0~clkctrl {} vga_data8:vga_data8|hcnt[3] {} vga_data8:vga_data8|Add6~2 {} vga_data8:vga_data8|WideOr0~0 {} vga_data8:vga_data8|WideOr0~0clkctrl {} vga_data8:vga_data8|addr_rom[7] {} } { 0.000ns 1.091ns 1.026ns 0.526ns 0.269ns 1.416ns 1.362ns } { 0.000ns 0.000ns 0.787ns 0.420ns 0.420ns 0.000ns 0.275ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 4.323 ns - Longest register " "Info: - Longest clock path from clock \"clk\" to source register is 4.323 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns clk 1 CLK PIN_N2 3 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 3; CLK Node = 'clk'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "top.v" "" { Text "D:/ZXOPEN2017/DE2/class/vga_clock/top.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.331 ns) + CELL(0.787 ns) 2.117 ns clock_controller:clock_controller_inst\|clk_10ms 2 REG LCFF_X1_Y18_N13 2 " "Info: 2: + IC(0.331 ns) + CELL(0.787 ns) = 2.117 ns; Loc. = LCFF_X1_Y18_N13; Fanout = 2; REG Node = 'clock_controller:clock_controller_inst\|clk_10ms'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.118 ns" { clk clock_controller:clock_controller_inst|clk_10ms } "NODE_NAME" } } { "clock_controller.v" "" { Text "D:/ZXOPEN2017/DE2/class/vga_clock/clock_controller.v" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.626 ns) + CELL(0.000 ns) 2.743 ns clock_controller:clock_controller_inst\|clk_10ms~clkctrl 3 COMB CLKCTRL_G0 32 " "Info: 3: + IC(0.626 ns) + CELL(0.000 ns) = 2.743 ns; Loc. = CLKCTRL_G0; Fanout = 32; COMB Node = 'clock_controller:clock_controller_inst\|clk_10ms~clkctrl'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.626 ns" { clock_controller:clock_controller_inst|clk_10ms clock_controller:clock_controller_inst|clk_10ms~clkctrl } "NODE_NAME" } } { "clock_controller.v" "" { Text "D:/ZXOPEN2017/DE2/class/vga_clock/clock_controller.v" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.043 ns) + CELL(0.537 ns) 4.323 ns clock_controller:clock_controller_inst\|data\[29\] 4 REG LCFF_X30_Y17_N1 15 " "Info: 4: + IC(1.043 ns) + CELL(0.537 ns) = 4.323 ns; Loc. = LCFF_X30_Y17_N1; Fanout = 15; REG Node = 'clock_controller:clock_controller_inst\|data\[29\]'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.580 ns" { clock_controller:clock_controller_inst|clk_10ms~clkctrl clock_controller:clock_controller_inst|data[29] } "NODE_NAME" } } { "clock_controller.v" "" { Text "D:/ZXOPEN2017/DE2/class/vga_clock/clock_controller.v" 37 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.323 ns ( 53.74 % ) " "Info: Total cell delay = 2.323 ns ( 53.74 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.000 ns ( 46.26 % ) " "Info: Total interconnect delay = 2.000 ns ( 46.26 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "4.323 ns" { clk clock_controller:clock_controller_inst|clk_10ms clock_controller:clock_controller_inst|clk_10ms~clkctrl clock_controller:clock_controller_inst|data[29] } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "4.323 ns" { clk {} clk~combout {} clock_controller:clock_controller_inst|clk_10ms {} clock_controller:clock_controller_inst|clk_10ms~clkctrl {} clock_controller:clock_controller_inst|data[29] {} } { 0.000ns 0.000ns 0.331ns 0.626ns 1.043ns } { 0.000ns 0.999ns 0.787ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "7.592 ns" { pll:pll|altpll:altpll_component|_clk0 pll:pll|altpll:altpll_component|_clk0~clkctrl vga_data8:vga_data8|hcnt[3] vga_data8:vga_data8|Add6~2 vga_data8:vga_data8|WideOr0~0 vga_data8:vga_data8|WideOr0~0clkctrl vga_data8:vga_data8|addr_rom[7] } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "7.592 ns" { pll:pll|altpll:altpll_component|_clk0 {} pll:pll|altpll:altpll_component|_clk0~clkctrl {} vga_data8:vga_data8|hcnt[3] {} vga_data8:vga_data8|Add6~2 {} vga_data8:vga_data8|WideOr0~0 {} vga_data8:vga_data8|WideOr0~0clkctrl {} vga_data8:vga_data8|addr_rom[7] {} } { 0.000ns 1.091ns 1.026ns 0.526ns 0.269ns 1.416ns 1.362ns } { 0.000ns 0.000ns 0.787ns 0.420ns 0.420ns 0.000ns 0.275ns } "" } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "4.323 ns" { clk clock_controller:clock_controller_inst|clk_10ms clock_controller:clock_controller_inst|clk_10ms~clkctrl clock_controller:clock_controller_inst|data[29] } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "4.323 ns" { clk {} clk~combout {} clock_controller:clock_controller_inst|clk_10ms {} clock_controller:clock_controller_inst|clk_10ms~clkctrl {} clock_controller:clock_controller_inst|data[29] {} } { 0.000ns 0.000ns 0.331ns 0.626ns 1.043ns } { 0.000ns 0.999ns 0.787ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns - " "Info: - Micro clock to output delay of source is 0.250 ns" {  } { { "clock_controller.v" "" { Text "D:/ZXOPEN2017/DE2/class/vga_clock/clock_controller.v" 37 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.950 ns - " "Info: - Micro setup delay of destination is 0.950 ns" {  } { { "vga_data8.v" "" { Text "D:/ZXOPEN2017/DE2/class/vga_clock/vga_data8.v" 100 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "7.592 ns" { pll:pll|altpll:altpll_component|_clk0 pll:pll|altpll:altpll_component|_clk0~clkctrl vga_data8:vga_data8|hcnt[3] vga_data8:vga_data8|Add6~2 vga_data8:vga_data8|WideOr0~0 vga_data8:vga_data8|WideOr0~0clkctrl vga_data8:vga_data8|addr_rom[7] } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "7.592 ns" { pll:pll|altpll:altpll_component|_clk0 {} pll:pll|altpll:altpll_component|_clk0~clkctrl {} vga_data8:vga_data8|hcnt[3] {} vga_data8:vga_data8|Add6~2 {} vga_data8:vga_data8|WideOr0~0 {} vga_data8:vga_data8|WideOr0~0clkctrl {} vga_data8:vga_data8|addr_rom[7] {} } { 0.000ns 1.091ns 1.026ns 0.526ns 0.269ns 1.416ns 1.362ns } { 0.000ns 0.000ns 0.787ns 0.420ns 0.420ns 0.000ns 0.275ns } "" } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "4.323 ns" { clk clock_controller:clock_controller_inst|clk_10ms clock_controller:clock_controller_inst|clk_10ms~clkctrl clock_controller:clock_controller_inst|data[29] } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "4.323 ns" { clk {} clk~combout {} clock_controller:clock_controller_inst|clk_10ms {} clock_controller:clock_controller_inst|clk_10ms~clkctrl {} clock_controller:clock_controller_inst|data[29] {} } { 0.000ns 0.000ns 0.331ns 0.626ns 1.043ns } { 0.000ns 0.999ns 0.787ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "14.763 ns - Longest register register " "Info: - Longest register to register delay is 14.763 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns clock_controller:clock_controller_inst\|data\[29\] 1 REG LCFF_X30_Y17_N1 15 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X30_Y17_N1; Fanout = 15; REG Node = 'clock_controller:clock_controller_inst\|data\[29\]'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock_controller:clock_controller_inst|data[29] } "NODE_NAME" } } { "clock_controller.v" "" { Text "D:/ZXOPEN2017/DE2/class/vga_clock/clock_controller.v" 37 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.330 ns) + CELL(0.393 ns) 0.723 ns b2bcd_99:b2bcd_99_inst1\|lpm_divide:Div0\|lpm_divide_1dm:auto_generated\|sign_div_unsign_bkh:divider\|alt_u_div_ove:divider\|add_sub_3_result_int\[1\]~1 2 COMB LCCOMB_X30_Y17_N2 2 " "Info: 2: + IC(0.330 ns) + CELL(0.393 ns) = 0.723 ns; Loc. = LCCOMB_X30_Y17_N2; Fanout = 2; COMB Node = 'b2bcd_99:b2bcd_99_inst1\|lpm_divide:Div0\|lpm_divide_1dm:auto_generated\|sign_div_unsign_bkh:divider\|alt_u_div_ove:divider\|add_sub_3_result_int\[1\]~1'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.723 ns" { clock_controller:clock_controller_inst|data[29] b2bcd_99:b2bcd_99_inst1|lpm_divide:Div0|lpm_divide_1dm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_3_result_int[1]~1 } "NODE_NAME" } } { "db/alt_u_div_ove.tdf" "" { Text "D:/ZXOPEN2017/DE2/class/vga_clock/db/alt_u_div_ove.tdf" 41 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 0.794 ns b2bcd_99:b2bcd_99_inst1\|lpm_divide:Div0\|lpm_divide_1dm:auto_generated\|sign_div_unsign_bkh:divider\|alt_u_div_ove:divider\|add_sub_3_result_int\[2\]~3 3 COMB LCCOMB_X30_Y17_N4 2 " "Info: 3: + IC(0.000 ns) + CELL(0.071 ns) = 0.794 ns; Loc. = LCCOMB_X30_Y17_N4; Fanout = 2; COMB Node = 'b2bcd_99:b2bcd_99_inst1\|lpm_divide:Div0\|lpm_divide_1dm:auto_generated\|sign_div_unsign_bkh:divider\|alt_u_div_ove:divider\|add_sub_3_result_int\[2\]~3'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { b2bcd_99:b2bcd_99_inst1|lpm_divide:Div0|lpm_divide_1dm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_3_result_int[1]~1 b2bcd_99:b2bcd_99_inst1|lpm_divide:Div0|lpm_divide_1dm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_3_result_int[2]~3 } "NODE_NAME" } } { "db/alt_u_div_ove.tdf" "" { Text "D:/ZXOPEN2017/DE2/class/vga_clock/db/alt_u_div_ove.tdf" 41 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 0.865 ns b2bcd_99:b2bcd_99_inst1\|lpm_divide:Div0\|lpm_divide_1dm:auto_generated\|sign_div_unsign_bkh:divider\|alt_u_div_ove:divider\|add_sub_3_result_int\[3\]~5 4 COMB LCCOMB_X30_Y17_N6 1 " "Info: 4: + IC(0.000 ns) + CELL(0.071 ns) = 0.865 ns; Loc. = LCCOMB_X30_Y17_N6; Fanout = 1; COMB Node = 'b2bcd_99:b2bcd_99_inst1\|lpm_divide:Div0\|lpm_divide_1dm:auto_generated\|sign_div_unsign_bkh:divider\|alt_u_div_ove:divider\|add_sub_3_result_int\[3\]~5'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { b2bcd_99:b2bcd_99_inst1|lpm_divide:Div0|lpm_divide_1dm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_3_result_int[2]~3 b2bcd_99:b2bcd_99_inst1|lpm_divide:Div0|lpm_divide_1dm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_3_result_int[3]~5 } "NODE_NAME" } } { "db/alt_u_div_ove.tdf" "" { Text "D:/ZXOPEN2017/DE2/class/vga_clock/db/alt_u_div_ove.tdf" 41 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 1.275 ns b2bcd_99:b2bcd_99_inst1\|lpm_divide:Div0\|lpm_divide_1dm:auto_generated\|sign_div_unsign_bkh:divider\|alt_u_div_ove:divider\|add_sub_3_result_int\[4\]~6 5 COMB LCCOMB_X30_Y17_N8 14 " "Info: 5: + IC(0.000 ns) + CELL(0.410 ns) = 1.275 ns; Loc. = LCCOMB_X30_Y17_N8; Fanout = 14; COMB Node = 'b2bcd_99:b2bcd_99_inst1\|lpm_divide:Div0\|lpm_divide_1dm:auto_generated\|sign_div_unsign_bkh:divider\|alt_u_div_ove:divider\|add_sub_3_result_int\[4\]~6'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { b2bcd_99:b2bcd_99_inst1|lpm_divide:Div0|lpm_divide_1dm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_3_result_int[3]~5 b2bcd_99:b2bcd_99_inst1|lpm_divide:Div0|lpm_divide_1dm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_3_result_int[4]~6 } "NODE_NAME" } } { "db/alt_u_div_ove.tdf" "" { Text "D:/ZXOPEN2017/DE2/class/vga_clock/db/alt_u_div_ove.tdf" 41 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.702 ns) + CELL(0.150 ns) 2.127 ns b2bcd_99:b2bcd_99_inst1\|lpm_divide:Div0\|lpm_divide_1dm:auto_generated\|sign_div_unsign_bkh:divider\|alt_u_div_ove:divider\|StageOut\[15\]~44 6 COMB LCCOMB_X32_Y17_N4 2 " "Info: 6: + IC(0.702 ns) + CELL(0.150 ns) = 2.127 ns; Loc. = LCCOMB_X32_Y17_N4; Fanout = 2; COMB Node = 'b2bcd_99:b2bcd_99_inst1\|lpm_divide:Div0\|lpm_divide_1dm:auto_generated\|sign_div_unsign_bkh:divider\|alt_u_div_ove:divider\|StageOut\[15\]~44'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.852 ns" { b2bcd_99:b2bcd_99_inst1|lpm_divide:Div0|lpm_divide_1dm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_3_result_int[4]~6 b2bcd_99:b2bcd_99_inst1|lpm_divide:Div0|lpm_divide_1dm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|StageOut[15]~44 } "NODE_NAME" } } { "db/alt_u_div_ove.tdf" "" { Text "D:/ZXOPEN2017/DE2/class/vga_clock/db/alt_u_div_ove.tdf" 78 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.467 ns) + CELL(0.414 ns) 3.008 ns b2bcd_99:b2bcd_99_inst1\|lpm_divide:Div0\|lpm_divide_1dm:auto_generated\|sign_div_unsign_bkh:divider\|alt_u_div_ove:divider\|add_sub_4_result_int\[1\]~1 7 COMB LCCOMB_X31_Y17_N20 2 " "Info: 7: + IC(0.467 ns) + CELL(0.414 ns) = 3.008 ns; Loc. = LCCOMB_X31_Y17_N20; Fanout = 2; COMB Node = 'b2bcd_99:b2bcd_99_inst1\|lpm_divide:Div0\|lpm_divide_1dm:auto_generated\|sign_div_unsign_bkh:divider\|alt_u_div_ove:divider\|add_sub_4_result_int\[1\]~1'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.881 ns" { b2bcd_99:b2bcd_99_inst1|lpm_divide:Div0|lpm_divide_1dm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|StageOut[15]~44 b2bcd_99:b2bcd_99_inst1|lpm_divide:Div0|lpm_divide_1dm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_4_result_int[1]~1 } "NODE_NAME" } } { "db/alt_u_div_ove.tdf" "" { Text "D:/ZXOPEN2017/DE2/class/vga_clock/db/alt_u_div_ove.tdf" 46 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 3.079 ns b2bcd_99:b2bcd_99_inst1\|lpm_divide:Div0\|lpm_divide_1dm:auto_generated\|sign_div_unsign_bkh:divider\|alt_u_div_ove:divider\|add_sub_4_result_int\[2\]~3 8 COMB LCCOMB_X31_Y17_N22 2 " "Info: 8: + IC(0.000 ns) + CELL(0.071 ns) = 3.079 ns; Loc. = LCCOMB_X31_Y17_N22; Fanout = 2; COMB Node = 'b2bcd_99:b2bcd_99_inst1\|lpm_divide:Div0\|lpm_divide_1dm:auto_generated\|sign_div_unsign_bkh:divider\|alt_u_div_ove:divider\|add_sub_4_result_int\[2\]~3'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { b2bcd_99:b2bcd_99_inst1|lpm_divide:Div0|lpm_divide_1dm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_4_result_int[1]~1 b2bcd_99:b2bcd_99_inst1|lpm_divide:Div0|lpm_divide_1dm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_4_result_int[2]~3 } "NODE_NAME" } } { "db/alt_u_div_ove.tdf" "" { Text "D:/ZXOPEN2017/DE2/class/vga_clock/db/alt_u_div_ove.tdf" 46 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 3.150 ns b2bcd_99:b2bcd_99_inst1\|lpm_divide:Div0\|lpm_divide_1dm:auto_generated\|sign_div_unsign_bkh:divider\|alt_u_div_ove:divider\|add_sub_4_result_int\[3\]~5 9 COMB LCCOMB_X31_Y17_N24 1 " "Info: 9: + IC(0.000 ns) + CELL(0.071 ns) = 3.150 ns; Loc. = LCCOMB_X31_Y17_N24; Fanout = 1; COMB Node = 'b2bcd_99:b2bcd_99_inst1\|lpm_divide:Div0\|lpm_divide_1dm:auto_generated\|sign_div_unsign_bkh:divider\|alt_u_div_ove:divider\|add_sub_4_result_int\[3\]~5'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { b2bcd_99:b2bcd_99_inst1|lpm_divide:Div0|lpm_divide_1dm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_4_result_int[2]~3 b2bcd_99:b2bcd_99_inst1|lpm_divide:Div0|lpm_divide_1dm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_4_result_int[3]~5 } "NODE_NAME" } } { "db/alt_u_div_ove.tdf" "" { Text "D:/ZXOPEN2017/DE2/class/vga_clock/db/alt_u_div_ove.tdf" 46 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 3.221 ns b2bcd_99:b2bcd_99_inst1\|lpm_divide:Div0\|lpm_divide_1dm:auto_generated\|sign_div_unsign_bkh:divider\|alt_u_div_ove:divider\|add_sub_4_result_int\[4\]~7 10 COMB LCCOMB_X31_Y17_N26 1 " "Info: 10: + IC(0.000 ns) + CELL(0.071 ns) = 3.221 ns; Loc. = LCCOMB_X31_Y17_N26; Fanout = 1; COMB Node = 'b2bcd_99:b2bcd_99_inst1\|lpm_divide:Div0\|lpm_divide_1dm:auto_generated\|sign_div_unsign_bkh:divider\|alt_u_div_ove:divider\|add_sub_4_result_int\[4\]~7'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { b2bcd_99:b2bcd_99_inst1|lpm_divide:Div0|lpm_divide_1dm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_4_result_int[3]~5 b2bcd_99:b2bcd_99_inst1|lpm_divide:Div0|lpm_divide_1dm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_4_result_int[4]~7 } "NODE_NAME" } } { "db/alt_u_div_ove.tdf" "" { Text "D:/ZXOPEN2017/DE2/class/vga_clock/db/alt_u_div_ove.tdf" 46 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 3.631 ns b2bcd_99:b2bcd_99_inst1\|lpm_divide:Div0\|lpm_divide_1dm:auto_generated\|sign_div_unsign_bkh:divider\|alt_u_div_ove:divider\|add_sub_4_result_int\[5\]~8 11 COMB LCCOMB_X31_Y17_N28 14 " "Info: 11: + IC(0.000 ns) + CELL(0.410 ns) = 3.631 ns; Loc. = LCCOMB_X31_Y17_N28; Fanout = 14; COMB Node = 'b2bcd_99:b2bcd_99_inst1\|lpm_divide:Div0\|lpm_divide_1dm:auto_generated\|sign_div_unsign_bkh:divider\|alt_u_div_ove:divider\|add_sub_4_result_int\[5\]~8'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { b2bcd_99:b2bcd_99_inst1|lpm_divide:Div0|lpm_divide_1dm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_4_result_int[4]~7 b2bcd_99:b2bcd_99_inst1|lpm_divide:Div0|lpm_divide_1dm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_4_result_int[5]~8 } "NODE_NAME" } } { "db/alt_u_div_ove.tdf" "" { Text "D:/ZXOPEN2017/DE2/class/vga_clock/db/alt_u_div_ove.tdf" 46 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.459 ns) + CELL(0.150 ns) 4.240 ns b2bcd_99:b2bcd_99_inst1\|lpm_divide:Div0\|lpm_divide_1dm:auto_generated\|sign_div_unsign_bkh:divider\|alt_u_div_ove:divider\|StageOut\[20\]~34 12 COMB LCCOMB_X30_Y17_N16 2 " "Info: 12: + IC(0.459 ns) + CELL(0.150 ns) = 4.240 ns; Loc. = LCCOMB_X30_Y17_N16; Fanout = 2; COMB Node = 'b2bcd_99:b2bcd_99_inst1\|lpm_divide:Div0\|lpm_divide_1dm:auto_generated\|sign_div_unsign_bkh:divider\|alt_u_div_ove:divider\|StageOut\[20\]~34'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.609 ns" { b2bcd_99:b2bcd_99_inst1|lpm_divide:Div0|lpm_divide_1dm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_4_result_int[5]~8 b2bcd_99:b2bcd_99_inst1|lpm_divide:Div0|lpm_divide_1dm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|StageOut[20]~34 } "NODE_NAME" } } { "db/alt_u_div_ove.tdf" "" { Text "D:/ZXOPEN2017/DE2/class/vga_clock/db/alt_u_div_ove.tdf" 78 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.438 ns) + CELL(0.393 ns) 5.071 ns b2bcd_99:b2bcd_99_inst1\|lpm_divide:Div0\|lpm_divide_1dm:auto_generated\|sign_div_unsign_bkh:divider\|alt_u_div_ove:divider\|add_sub_5_result_int\[1\]~1 13 COMB LCCOMB_X31_Y17_N6 2 " "Info: 13: + IC(0.438 ns) + CELL(0.393 ns) = 5.071 ns; Loc. = LCCOMB_X31_Y17_N6; Fanout = 2; COMB Node = 'b2bcd_99:b2bcd_99_inst1\|lpm_divide:Div0\|lpm_divide_1dm:auto_generated\|sign_div_unsign_bkh:divider\|alt_u_div_ove:divider\|add_sub_5_result_int\[1\]~1'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.831 ns" { b2bcd_99:b2bcd_99_inst1|lpm_divide:Div0|lpm_divide_1dm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|StageOut[20]~34 b2bcd_99:b2bcd_99_inst1|lpm_divide:Div0|lpm_divide_1dm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_5_result_int[1]~1 } "NODE_NAME" } } { "db/alt_u_div_ove.tdf" "" { Text "D:/ZXOPEN2017/DE2/class/vga_clock/db/alt_u_div_ove.tdf" 51 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 5.142 ns b2bcd_99:b2bcd_99_inst1\|lpm_divide:Div0\|lpm_divide_1dm:auto_generated\|sign_div_unsign_bkh:divider\|alt_u_div_ove:divider\|add_sub_5_result_int\[2\]~3 14 COMB LCCOMB_X31_Y17_N8 2 " "Info: 14: + IC(0.000 ns) + CELL(0.071 ns) = 5.142 ns; Loc. = LCCOMB_X31_Y17_N8; Fanout = 2; COMB Node = 'b2bcd_99:b2bcd_99_inst1\|lpm_divide:Div0\|lpm_divide_1dm:auto_generated\|sign_div_unsign_bkh:divider\|alt_u_div_ove:divider\|add_sub_5_result_int\[2\]~3'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { b2bcd_99:b2bcd_99_inst1|lpm_divide:Div0|lpm_divide_1dm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_5_result_int[1]~1 b2bcd_99:b2bcd_99_inst1|lpm_divide:Div0|lpm_divide_1dm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_5_result_int[2]~3 } "NODE_NAME" } } { "db/alt_u_div_ove.tdf" "" { Text "D:/ZXOPEN2017/DE2/class/vga_clock/db/alt_u_div_ove.tdf" 51 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 5.213 ns b2bcd_99:b2bcd_99_inst1\|lpm_divide:Div0\|lpm_divide_1dm:auto_generated\|sign_div_unsign_bkh:divider\|alt_u_div_ove:divider\|add_sub_5_result_int\[3\]~5 15 COMB LCCOMB_X31_Y17_N10 1 " "Info: 15: + IC(0.000 ns) + CELL(0.071 ns) = 5.213 ns; Loc. = LCCOMB_X31_Y17_N10; Fanout = 1; COMB Node = 'b2bcd_99:b2bcd_99_inst1\|lpm_divide:Div0\|lpm_divide_1dm:auto_generated\|sign_div_unsign_bkh:divider\|alt_u_div_ove:divider\|add_sub_5_result_int\[3\]~5'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { b2bcd_99:b2bcd_99_inst1|lpm_divide:Div0|lpm_divide_1dm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_5_result_int[2]~3 b2bcd_99:b2bcd_99_inst1|lpm_divide:Div0|lpm_divide_1dm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_5_result_int[3]~5 } "NODE_NAME" } } { "db/alt_u_div_ove.tdf" "" { Text "D:/ZXOPEN2017/DE2/class/vga_clock/db/alt_u_div_ove.tdf" 51 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 5.284 ns b2bcd_99:b2bcd_99_inst1\|lpm_divide:Div0\|lpm_divide_1dm:auto_generated\|sign_div_unsign_bkh:divider\|alt_u_div_ove:divider\|add_sub_5_result_int\[4\]~7 16 COMB LCCOMB_X31_Y17_N12 1 " "Info: 16: + IC(0.000 ns) + CELL(0.071 ns) = 5.284 ns; Loc. = LCCOMB_X31_Y17_N12; Fanout = 1; COMB Node = 'b2bcd_99:b2bcd_99_inst1\|lpm_divide:Div0\|lpm_divide_1dm:auto_generated\|sign_div_unsign_bkh:divider\|alt_u_div_ove:divider\|add_sub_5_result_int\[4\]~7'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { b2bcd_99:b2bcd_99_inst1|lpm_divide:Div0|lpm_divide_1dm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_5_result_int[3]~5 b2bcd_99:b2bcd_99_inst1|lpm_divide:Div0|lpm_divide_1dm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_5_result_int[4]~7 } "NODE_NAME" } } { "db/alt_u_div_ove.tdf" "" { Text "D:/ZXOPEN2017/DE2/class/vga_clock/db/alt_u_div_ove.tdf" 51 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 5.694 ns b2bcd_99:b2bcd_99_inst1\|lpm_divide:Div0\|lpm_divide_1dm:auto_generated\|sign_div_unsign_bkh:divider\|alt_u_div_ove:divider\|add_sub_5_result_int\[5\]~8 17 COMB LCCOMB_X31_Y17_N14 14 " "Info: 17: + IC(0.000 ns) + CELL(0.410 ns) = 5.694 ns; Loc. = LCCOMB_X31_Y17_N14; Fanout = 14; COMB Node = 'b2bcd_99:b2bcd_99_inst1\|lpm_divide:Div0\|lpm_divide_1dm:auto_generated\|sign_div_unsign_bkh:divider\|alt_u_div_ove:divider\|add_sub_5_result_int\[5\]~8'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { b2bcd_99:b2bcd_99_inst1|lpm_divide:Div0|lpm_divide_1dm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_5_result_int[4]~7 b2bcd_99:b2bcd_99_inst1|lpm_divide:Div0|lpm_divide_1dm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_5_result_int[5]~8 } "NODE_NAME" } } { "db/alt_u_div_ove.tdf" "" { Text "D:/ZXOPEN2017/DE2/class/vga_clock/db/alt_u_div_ove.tdf" 51 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.770 ns) + CELL(0.150 ns) 6.614 ns b2bcd_99:b2bcd_99_inst1\|lpm_divide:Div0\|lpm_divide_1dm:auto_generated\|sign_div_unsign_bkh:divider\|alt_u_div_ove:divider\|StageOut\[25\]~29 18 COMB LCCOMB_X31_Y16_N6 2 " "Info: 18: + IC(0.770 ns) + CELL(0.150 ns) = 6.614 ns; Loc. = LCCOMB_X31_Y16_N6; Fanout = 2; COMB Node = 'b2bcd_99:b2bcd_99_inst1\|lpm_divide:Div0\|lpm_divide_1dm:auto_generated\|sign_div_unsign_bkh:divider\|alt_u_div_ove:divider\|StageOut\[25\]~29'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.920 ns" { b2bcd_99:b2bcd_99_inst1|lpm_divide:Div0|lpm_divide_1dm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_5_result_int[5]~8 b2bcd_99:b2bcd_99_inst1|lpm_divide:Div0|lpm_divide_1dm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|StageOut[25]~29 } "NODE_NAME" } } { "db/alt_u_div_ove.tdf" "" { Text "D:/ZXOPEN2017/DE2/class/vga_clock/db/alt_u_div_ove.tdf" 78 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.271 ns) + CELL(0.414 ns) 7.299 ns b2bcd_99:b2bcd_99_inst1\|lpm_divide:Div0\|lpm_divide_1dm:auto_generated\|sign_div_unsign_bkh:divider\|alt_u_div_ove:divider\|add_sub_6_result_int\[1\]~1 19 COMB LCCOMB_X31_Y16_N16 2 " "Info: 19: + IC(0.271 ns) + CELL(0.414 ns) = 7.299 ns; Loc. = LCCOMB_X31_Y16_N16; Fanout = 2; COMB Node = 'b2bcd_99:b2bcd_99_inst1\|lpm_divide:Div0\|lpm_divide_1dm:auto_generated\|sign_div_unsign_bkh:divider\|alt_u_div_ove:divider\|add_sub_6_result_int\[1\]~1'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.685 ns" { b2bcd_99:b2bcd_99_inst1|lpm_divide:Div0|lpm_divide_1dm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|StageOut[25]~29 b2bcd_99:b2bcd_99_inst1|lpm_divide:Div0|lpm_divide_1dm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_6_result_int[1]~1 } "NODE_NAME" } } { "db/alt_u_div_ove.tdf" "" { Text "D:/ZXOPEN2017/DE2/class/vga_clock/db/alt_u_div_ove.tdf" 56 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 7.370 ns b2bcd_99:b2bcd_99_inst1\|lpm_divide:Div0\|lpm_divide_1dm:auto_generated\|sign_div_unsign_bkh:divider\|alt_u_div_ove:divider\|add_sub_6_result_int\[2\]~3 20 COMB LCCOMB_X31_Y16_N18 2 " "Info: 20: + IC(0.000 ns) + CELL(0.071 ns) = 7.370 ns; Loc. = LCCOMB_X31_Y16_N18; Fanout = 2; COMB Node = 'b2bcd_99:b2bcd_99_inst1\|lpm_divide:Div0\|lpm_divide_1dm:auto_generated\|sign_div_unsign_bkh:divider\|alt_u_div_ove:divider\|add_sub_6_result_int\[2\]~3'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { b2bcd_99:b2bcd_99_inst1|lpm_divide:Div0|lpm_divide_1dm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_6_result_int[1]~1 b2bcd_99:b2bcd_99_inst1|lpm_divide:Div0|lpm_divide_1dm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_6_result_int[2]~3 } "NODE_NAME" } } { "db/alt_u_div_ove.tdf" "" { Text "D:/ZXOPEN2017/DE2/class/vga_clock/db/alt_u_div_ove.tdf" 56 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 7.441 ns b2bcd_99:b2bcd_99_inst1\|lpm_divide:Div0\|lpm_divide_1dm:auto_generated\|sign_div_unsign_bkh:divider\|alt_u_div_ove:divider\|add_sub_6_result_int\[3\]~5 21 COMB LCCOMB_X31_Y16_N20 1 " "Info: 21: + IC(0.000 ns) + CELL(0.071 ns) = 7.441 ns; Loc. = LCCOMB_X31_Y16_N20; Fanout = 1; COMB Node = 'b2bcd_99:b2bcd_99_inst1\|lpm_divide:Div0\|lpm_divide_1dm:auto_generated\|sign_div_unsign_bkh:divider\|alt_u_div_ove:divider\|add_sub_6_result_int\[3\]~5'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { b2bcd_99:b2bcd_99_inst1|lpm_divide:Div0|lpm_divide_1dm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_6_result_int[2]~3 b2bcd_99:b2bcd_99_inst1|lpm_divide:Div0|lpm_divide_1dm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_6_result_int[3]~5 } "NODE_NAME" } } { "db/alt_u_div_ove.tdf" "" { Text "D:/ZXOPEN2017/DE2/class/vga_clock/db/alt_u_div_ove.tdf" 56 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 7.512 ns b2bcd_99:b2bcd_99_inst1\|lpm_divide:Div0\|lpm_divide_1dm:auto_generated\|sign_div_unsign_bkh:divider\|alt_u_div_ove:divider\|add_sub_6_result_int\[4\]~7 22 COMB LCCOMB_X31_Y16_N22 1 " "Info: 22: + IC(0.000 ns) + CELL(0.071 ns) = 7.512 ns; Loc. = LCCOMB_X31_Y16_N22; Fanout = 1; COMB Node = 'b2bcd_99:b2bcd_99_inst1\|lpm_divide:Div0\|lpm_divide_1dm:auto_generated\|sign_div_unsign_bkh:divider\|alt_u_div_ove:divider\|add_sub_6_result_int\[4\]~7'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { b2bcd_99:b2bcd_99_inst1|lpm_divide:Div0|lpm_divide_1dm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_6_result_int[3]~5 b2bcd_99:b2bcd_99_inst1|lpm_divide:Div0|lpm_divide_1dm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_6_result_int[4]~7 } "NODE_NAME" } } { "db/alt_u_div_ove.tdf" "" { Text "D:/ZXOPEN2017/DE2/class/vga_clock/db/alt_u_div_ove.tdf" 56 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 7.922 ns b2bcd_99:b2bcd_99_inst1\|lpm_divide:Div0\|lpm_divide_1dm:auto_generated\|sign_div_unsign_bkh:divider\|alt_u_div_ove:divider\|add_sub_6_result_int\[5\]~8 23 COMB LCCOMB_X31_Y16_N24 12 " "Info: 23: + IC(0.000 ns) + CELL(0.410 ns) = 7.922 ns; Loc. = LCCOMB_X31_Y16_N24; Fanout = 12; COMB Node = 'b2bcd_99:b2bcd_99_inst1\|lpm_divide:Div0\|lpm_divide_1dm:auto_generated\|sign_div_unsign_bkh:divider\|alt_u_div_ove:divider\|add_sub_6_result_int\[5\]~8'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { b2bcd_99:b2bcd_99_inst1|lpm_divide:Div0|lpm_divide_1dm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_6_result_int[4]~7 b2bcd_99:b2bcd_99_inst1|lpm_divide:Div0|lpm_divide_1dm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_6_result_int[5]~8 } "NODE_NAME" } } { "db/alt_u_div_ove.tdf" "" { Text "D:/ZXOPEN2017/DE2/class/vga_clock/db/alt_u_div_ove.tdf" 56 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.496 ns) + CELL(0.150 ns) 8.568 ns b2bcd_99:b2bcd_99_inst1\|lpm_divide:Div0\|lpm_divide_1dm:auto_generated\|sign_div_unsign_bkh:divider\|alt_u_div_ove:divider\|StageOut\[30\]~14 24 COMB LCCOMB_X32_Y16_N24 1 " "Info: 24: + IC(0.496 ns) + CELL(0.150 ns) = 8.568 ns; Loc. = LCCOMB_X32_Y16_N24; Fanout = 1; COMB Node = 'b2bcd_99:b2bcd_99_inst1\|lpm_divide:Div0\|lpm_divide_1dm:auto_generated\|sign_div_unsign_bkh:divider\|alt_u_div_ove:divider\|StageOut\[30\]~14'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.646 ns" { b2bcd_99:b2bcd_99_inst1|lpm_divide:Div0|lpm_divide_1dm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_6_result_int[5]~8 b2bcd_99:b2bcd_99_inst1|lpm_divide:Div0|lpm_divide_1dm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|StageOut[30]~14 } "NODE_NAME" } } { "db/alt_u_div_ove.tdf" "" { Text "D:/ZXOPEN2017/DE2/class/vga_clock/db/alt_u_div_ove.tdf" 78 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.260 ns) + CELL(0.504 ns) 9.332 ns b2bcd_99:b2bcd_99_inst1\|lpm_divide:Div0\|lpm_divide_1dm:auto_generated\|sign_div_unsign_bkh:divider\|alt_u_div_ove:divider\|add_sub_7_result_int\[1\]~1 25 COMB LCCOMB_X32_Y16_N14 1 " "Info: 25: + IC(0.260 ns) + CELL(0.504 ns) = 9.332 ns; Loc. = LCCOMB_X32_Y16_N14; Fanout = 1; COMB Node = 'b2bcd_99:b2bcd_99_inst1\|lpm_divide:Div0\|lpm_divide_1dm:auto_generated\|sign_div_unsign_bkh:divider\|alt_u_div_ove:divider\|add_sub_7_result_int\[1\]~1'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.764 ns" { b2bcd_99:b2bcd_99_inst1|lpm_divide:Div0|lpm_divide_1dm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|StageOut[30]~14 b2bcd_99:b2bcd_99_inst1|lpm_divide:Div0|lpm_divide_1dm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_7_result_int[1]~1 } "NODE_NAME" } } { "db/alt_u_div_ove.tdf" "" { Text "D:/ZXOPEN2017/DE2/class/vga_clock/db/alt_u_div_ove.tdf" 61 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 9.403 ns b2bcd_99:b2bcd_99_inst1\|lpm_divide:Div0\|lpm_divide_1dm:auto_generated\|sign_div_unsign_bkh:divider\|alt_u_div_ove:divider\|add_sub_7_result_int\[2\]~3 26 COMB LCCOMB_X32_Y16_N16 1 " "Info: 26: + IC(0.000 ns) + CELL(0.071 ns) = 9.403 ns; Loc. = LCCOMB_X32_Y16_N16; Fanout = 1; COMB Node = 'b2bcd_99:b2bcd_99_inst1\|lpm_divide:Div0\|lpm_divide_1dm:auto_generated\|sign_div_unsign_bkh:divider\|alt_u_div_ove:divider\|add_sub_7_result_int\[2\]~3'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { b2bcd_99:b2bcd_99_inst1|lpm_divide:Div0|lpm_divide_1dm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_7_result_int[1]~1 b2bcd_99:b2bcd_99_inst1|lpm_divide:Div0|lpm_divide_1dm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_7_result_int[2]~3 } "NODE_NAME" } } { "db/alt_u_div_ove.tdf" "" { Text "D:/ZXOPEN2017/DE2/class/vga_clock/db/alt_u_div_ove.tdf" 61 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 9.474 ns b2bcd_99:b2bcd_99_inst1\|lpm_divide:Div0\|lpm_divide_1dm:auto_generated\|sign_div_unsign_bkh:divider\|alt_u_div_ove:divider\|add_sub_7_result_int\[3\]~5 27 COMB LCCOMB_X32_Y16_N18 1 " "Info: 27: + IC(0.000 ns) + CELL(0.071 ns) = 9.474 ns; Loc. = LCCOMB_X32_Y16_N18; Fanout = 1; COMB Node = 'b2bcd_99:b2bcd_99_inst1\|lpm_divide:Div0\|lpm_divide_1dm:auto_generated\|sign_div_unsign_bkh:divider\|alt_u_div_ove:divider\|add_sub_7_result_int\[3\]~5'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { b2bcd_99:b2bcd_99_inst1|lpm_divide:Div0|lpm_divide_1dm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_7_result_int[2]~3 b2bcd_99:b2bcd_99_inst1|lpm_divide:Div0|lpm_divide_1dm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_7_result_int[3]~5 } "NODE_NAME" } } { "db/alt_u_div_ove.tdf" "" { Text "D:/ZXOPEN2017/DE2/class/vga_clock/db/alt_u_div_ove.tdf" 61 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 9.545 ns b2bcd_99:b2bcd_99_inst1\|lpm_divide:Div0\|lpm_divide_1dm:auto_generated\|sign_div_unsign_bkh:divider\|alt_u_div_ove:divider\|add_sub_7_result_int\[4\]~7 28 COMB LCCOMB_X32_Y16_N20 1 " "Info: 28: + IC(0.000 ns) + CELL(0.071 ns) = 9.545 ns; Loc. = LCCOMB_X32_Y16_N20; Fanout = 1; COMB Node = 'b2bcd_99:b2bcd_99_inst1\|lpm_divide:Div0\|lpm_divide_1dm:auto_generated\|sign_div_unsign_bkh:divider\|alt_u_div_ove:divider\|add_sub_7_result_int\[4\]~7'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { b2bcd_99:b2bcd_99_inst1|lpm_divide:Div0|lpm_divide_1dm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_7_result_int[3]~5 b2bcd_99:b2bcd_99_inst1|lpm_divide:Div0|lpm_divide_1dm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_7_result_int[4]~7 } "NODE_NAME" } } { "db/alt_u_div_ove.tdf" "" { Text "D:/ZXOPEN2017/DE2/class/vga_clock/db/alt_u_div_ove.tdf" 61 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 9.955 ns b2bcd_99:b2bcd_99_inst1\|lpm_divide:Div0\|lpm_divide_1dm:auto_generated\|sign_div_unsign_bkh:divider\|alt_u_div_ove:divider\|add_sub_7_result_int\[5\]~8 29 COMB LCCOMB_X32_Y16_N22 4 " "Info: 29: + IC(0.000 ns) + CELL(0.410 ns) = 9.955 ns; Loc. = LCCOMB_X32_Y16_N22; Fanout = 4; COMB Node = 'b2bcd_99:b2bcd_99_inst1\|lpm_divide:Div0\|lpm_divide_1dm:auto_generated\|sign_div_unsign_bkh:divider\|alt_u_div_ove:divider\|add_sub_7_result_int\[5\]~8'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { b2bcd_99:b2bcd_99_inst1|lpm_divide:Div0|lpm_divide_1dm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_7_result_int[4]~7 b2bcd_99:b2bcd_99_inst1|lpm_divide:Div0|lpm_divide_1dm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_7_result_int[5]~8 } "NODE_NAME" } } { "db/alt_u_div_ove.tdf" "" { Text "D:/ZXOPEN2017/DE2/class/vga_clock/db/alt_u_div_ove.tdf" 61 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.253 ns) + CELL(0.393 ns) 10.601 ns b2bcd_99:b2bcd_99_inst1\|Add0~1 30 COMB LCCOMB_X32_Y16_N2 2 " "Info: 30: + IC(0.253 ns) + CELL(0.393 ns) = 10.601 ns; Loc. = LCCOMB_X32_Y16_N2; Fanout = 2; COMB Node = 'b2bcd_99:b2bcd_99_inst1\|Add0~1'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.646 ns" { b2bcd_99:b2bcd_99_inst1|lpm_divide:Div0|lpm_divide_1dm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_7_result_int[5]~8 b2bcd_99:b2bcd_99_inst1|Add0~1 } "NODE_NAME" } } { "b2bcd_99.v" "" { Text "D:/ZXOPEN2017/DE2/class/vga_clock/b2bcd_99.v" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 10.672 ns b2bcd_99:b2bcd_99_inst1\|Add0~3 31 COMB LCCOMB_X32_Y16_N4 2 " "Info: 31: + IC(0.000 ns) + CELL(0.071 ns) = 10.672 ns; Loc. = LCCOMB_X32_Y16_N4; Fanout = 2; COMB Node = 'b2bcd_99:b2bcd_99_inst1\|Add0~3'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { b2bcd_99:b2bcd_99_inst1|Add0~1 b2bcd_99:b2bcd_99_inst1|Add0~3 } "NODE_NAME" } } { "b2bcd_99.v" "" { Text "D:/ZXOPEN2017/DE2/class/vga_clock/b2bcd_99.v" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 10.743 ns b2bcd_99:b2bcd_99_inst1\|Add0~5 32 COMB LCCOMB_X32_Y16_N6 2 " "Info: 32: + IC(0.000 ns) + CELL(0.071 ns) = 10.743 ns; Loc. = LCCOMB_X32_Y16_N6; Fanout = 2; COMB Node = 'b2bcd_99:b2bcd_99_inst1\|Add0~5'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { b2bcd_99:b2bcd_99_inst1|Add0~3 b2bcd_99:b2bcd_99_inst1|Add0~5 } "NODE_NAME" } } { "b2bcd_99.v" "" { Text "D:/ZXOPEN2017/DE2/class/vga_clock/b2bcd_99.v" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 10.814 ns b2bcd_99:b2bcd_99_inst1\|Add0~7 33 COMB LCCOMB_X32_Y16_N8 2 " "Info: 33: + IC(0.000 ns) + CELL(0.071 ns) = 10.814 ns; Loc. = LCCOMB_X32_Y16_N8; Fanout = 2; COMB Node = 'b2bcd_99:b2bcd_99_inst1\|Add0~7'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { b2bcd_99:b2bcd_99_inst1|Add0~5 b2bcd_99:b2bcd_99_inst1|Add0~7 } "NODE_NAME" } } { "b2bcd_99.v" "" { Text "D:/ZXOPEN2017/DE2/class/vga_clock/b2bcd_99.v" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 11.224 ns b2bcd_99:b2bcd_99_inst1\|Add0~8 34 COMB LCCOMB_X32_Y16_N10 2 " "Info: 34: + IC(0.000 ns) + CELL(0.410 ns) = 11.224 ns; Loc. = LCCOMB_X32_Y16_N10; Fanout = 2; COMB Node = 'b2bcd_99:b2bcd_99_inst1\|Add0~8'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { b2bcd_99:b2bcd_99_inst1|Add0~7 b2bcd_99:b2bcd_99_inst1|Add0~8 } "NODE_NAME" } } { "b2bcd_99.v" "" { Text "D:/ZXOPEN2017/DE2/class/vga_clock/b2bcd_99.v" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.687 ns) + CELL(0.414 ns) 12.325 ns b2bcd_99:b2bcd_99_inst1\|dout\[6\]~11 35 COMB LCCOMB_X33_Y16_N10 1 " "Info: 35: + IC(0.687 ns) + CELL(0.414 ns) = 12.325 ns; Loc. = LCCOMB_X33_Y16_N10; Fanout = 1; COMB Node = 'b2bcd_99:b2bcd_99_inst1\|dout\[6\]~11'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.101 ns" { b2bcd_99:b2bcd_99_inst1|Add0~8 b2bcd_99:b2bcd_99_inst1|dout[6]~11 } "NODE_NAME" } } { "b2bcd_99.v" "" { Text "D:/ZXOPEN2017/DE2/class/vga_clock/b2bcd_99.v" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 12.735 ns b2bcd_99:b2bcd_99_inst1\|dout\[7\]~12 36 COMB LCCOMB_X33_Y16_N12 1 " "Info: 36: + IC(0.000 ns) + CELL(0.410 ns) = 12.735 ns; Loc. = LCCOMB_X33_Y16_N12; Fanout = 1; COMB Node = 'b2bcd_99:b2bcd_99_inst1\|dout\[7\]~12'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { b2bcd_99:b2bcd_99_inst1|dout[6]~11 b2bcd_99:b2bcd_99_inst1|dout[7]~12 } "NODE_NAME" } } { "b2bcd_99.v" "" { Text "D:/ZXOPEN2017/DE2/class/vga_clock/b2bcd_99.v" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.265 ns) + CELL(0.438 ns) 13.438 ns vga_data8:vga_data8\|Mux1~8 37 COMB LCCOMB_X33_Y16_N16 1 " "Info: 37: + IC(0.265 ns) + CELL(0.438 ns) = 13.438 ns; Loc. = LCCOMB_X33_Y16_N16; Fanout = 1; COMB Node = 'vga_data8:vga_data8\|Mux1~8'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.703 ns" { b2bcd_99:b2bcd_99_inst1|dout[7]~12 vga_data8:vga_data8|Mux1~8 } "NODE_NAME" } } { "vga_data8.v" "" { Text "D:/ZXOPEN2017/DE2/class/vga_clock/vga_data8.v" 100 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.257 ns) + CELL(0.275 ns) 13.970 ns vga_data8:vga_data8\|Mux1~9 38 COMB LCCOMB_X33_Y16_N30 1 " "Info: 38: + IC(0.257 ns) + CELL(0.275 ns) = 13.970 ns; Loc. = LCCOMB_X33_Y16_N30; Fanout = 1; COMB Node = 'vga_data8:vga_data8\|Mux1~9'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.532 ns" { vga_data8:vga_data8|Mux1~8 vga_data8:vga_data8|Mux1~9 } "NODE_NAME" } } { "vga_data8.v" "" { Text "D:/ZXOPEN2017/DE2/class/vga_clock/vga_data8.v" 100 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.246 ns) + CELL(0.150 ns) 14.366 ns vga_data8:vga_data8\|Mux1~12 39 COMB LCCOMB_X33_Y16_N26 1 " "Info: 39: + IC(0.246 ns) + CELL(0.150 ns) = 14.366 ns; Loc. = LCCOMB_X33_Y16_N26; Fanout = 1; COMB Node = 'vga_data8:vga_data8\|Mux1~12'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.396 ns" { vga_data8:vga_data8|Mux1~9 vga_data8:vga_data8|Mux1~12 } "NODE_NAME" } } { "vga_data8.v" "" { Text "D:/ZXOPEN2017/DE2/class/vga_clock/vga_data8.v" 100 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.247 ns) + CELL(0.150 ns) 14.763 ns vga_data8:vga_data8\|addr_rom\[7\] 40 REG LCCOMB_X33_Y16_N14 1 " "Info: 40: + IC(0.247 ns) + CELL(0.150 ns) = 14.763 ns; Loc. = LCCOMB_X33_Y16_N14; Fanout = 1; REG Node = 'vga_data8:vga_data8\|addr_rom\[7\]'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.397 ns" { vga_data8:vga_data8|Mux1~12 vga_data8:vga_data8|addr_rom[7] } "NODE_NAME" } } { "vga_data8.v" "" { Text "D:/ZXOPEN2017/DE2/class/vga_clock/vga_data8.v" 100 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "8.615 ns ( 58.36 % ) " "Info: Total cell delay = 8.615 ns ( 58.36 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.148 ns ( 41.64 % ) " "Info: Total interconnect delay = 6.148 ns ( 41.64 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "14.763 ns" { clock_controller:clock_controller_inst|data[29] b2bcd_99:b2bcd_99_inst1|lpm_divide:Div0|lpm_divide_1dm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_3_result_int[1]~1 b2bcd_99:b2bcd_99_inst1|lpm_divide:Div0|lpm_divide_1dm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_3_result_int[2]~3 b2bcd_99:b2bcd_99_inst1|lpm_divide:Div0|lpm_divide_1dm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_3_result_int[3]~5 b2bcd_99:b2bcd_99_inst1|lpm_divide:Div0|lpm_divide_1dm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_3_result_int[4]~6 b2bcd_99:b2bcd_99_inst1|lpm_divide:Div0|lpm_divide_1dm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|StageOut[15]~44 b2bcd_99:b2bcd_99_inst1|lpm_divide:Div0|lpm_divide_1dm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_4_result_int[1]~1 b2bcd_99:b2bcd_99_inst1|lpm_divide:Div0|lpm_divide_1dm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_4_result_int[2]~3 b2bcd_99:b2bcd_99_inst1|lpm_divide:Div0|lpm_divide_1dm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_4_result_int[3]~5 b2bcd_99:b2bcd_99_inst1|lpm_divide:Div0|lpm_divide_1dm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_4_result_int[4]~7 b2bcd_99:b2bcd_99_inst1|lpm_divide:Div0|lpm_divide_1dm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_4_result_int[5]~8 b2bcd_99:b2bcd_99_inst1|lpm_divide:Div0|lpm_divide_1dm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|StageOut[20]~34 b2bcd_99:b2bcd_99_inst1|lpm_divide:Div0|lpm_divide_1dm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_5_result_int[1]~1 b2bcd_99:b2bcd_99_inst1|lpm_divide:Div0|lpm_divide_1dm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_5_result_int[2]~3 b2bcd_99:b2bcd_99_inst1|lpm_divide:Div0|lpm_divide_1dm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_5_result_int[3]~5 b2bcd_99:b2bcd_99_inst1|lpm_divide:Div0|lpm_divide_1dm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_5_result_int[4]~7 b2bcd_99:b2bcd_99_inst1|lpm_divide:Div0|lpm_divide_1dm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_5_result_int[5]~8 b2bcd_99:b2bcd_99_inst1|lpm_divide:Div0|lpm_divide_1dm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|StageOut[25]~29 b2bcd_99:b2bcd_99_inst1|lpm_divide:Div0|lpm_divide_1dm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_6_result_int[1]~1 b2bcd_99:b2bcd_99_inst1|lpm_divide:Div0|lpm_divide_1dm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_6_result_int[2]~3 b2bcd_99:b2bcd_99_inst1|lpm_divide:Div0|lpm_divide_1dm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_6_result_int[3]~5 b2bcd_99:b2bcd_99_inst1|lpm_divide:Div0|lpm_divide_1dm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_6_result_int[4]~7 b2bcd_99:b2bcd_99_inst1|lpm_divide:Div0|lpm_divide_1dm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_6_result_int[5]~8 b2bcd_99:b2bcd_99_inst1|lpm_divide:Div0|lpm_divide_1dm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|StageOut[30]~14 b2bcd_99:b2bcd_99_inst1|lpm_divide:Div0|lpm_divide_1dm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_7_result_int[1]~1 b2bcd_99:b2bcd_99_inst1|lpm_divide:Div0|lpm_divide_1dm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_7_result_int[2]~3 b2bcd_99:b2bcd_99_inst1|lpm_divide:Div0|lpm_divide_1dm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_7_result_int[3]~5 b2bcd_99:b2bcd_99_inst1|lpm_divide:Div0|lpm_divide_1dm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_7_result_int[4]~7 b2bcd_99:b2bcd_99_inst1|lpm_divide:Div0|lpm_divide_1dm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_7_result_int[5]~8 b2bcd_99:b2bcd_99_inst1|Add0~1 b2bcd_99:b2bcd_99_inst1|Add0~3 b2bcd_99:b2bcd_99_inst1|Add0~5 b2bcd_99:b2bcd_99_inst1|Add0~7 b2bcd_99:b2bcd_99_inst1|Add0~8 b2bcd_99:b2bcd_99_inst1|dout[6]~11 b2bcd_99:b2bcd_99_inst1|dout[7]~12 vga_data8:vga_data8|Mux1~8 vga_data8:vga_data8|Mux1~9 vga_data8:vga_data8|Mux1~12 vga_data8:vga_data8|addr_rom[7] } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "14.763 ns" { clock_controller:clock_controller_inst|data[29] {} b2bcd_99:b2bcd_99_inst1|lpm_divide:Div0|lpm_divide_1dm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_3_result_int[1]~1 {} b2bcd_99:b2bcd_99_inst1|lpm_divide:Div0|lpm_divide_1dm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_3_result_int[2]~3 {} b2bcd_99:b2bcd_99_inst1|lpm_divide:Div0|lpm_divide_1dm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_3_result_int[3]~5 {} b2bcd_99:b2bcd_99_inst1|lpm_divide:Div0|lpm_divide_1dm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_3_result_int[4]~6 {} b2bcd_99:b2bcd_99_inst1|lpm_divide:Div0|lpm_divide_1dm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|StageOut[15]~44 {} b2bcd_99:b2bcd_99_inst1|lpm_divide:Div0|lpm_divide_1dm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_4_result_int[1]~1 {} b2bcd_99:b2bcd_99_inst1|lpm_divide:Div0|lpm_divide_1dm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_4_result_int[2]~3 {} b2bcd_99:b2bcd_99_inst1|lpm_divide:Div0|lpm_divide_1dm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_4_result_int[3]~5 {} b2bcd_99:b2bcd_99_inst1|lpm_divide:Div0|lpm_divide_1dm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_4_result_int[4]~7 {} b2bcd_99:b2bcd_99_inst1|lpm_divide:Div0|lpm_divide_1dm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_4_result_int[5]~8 {} b2bcd_99:b2bcd_99_inst1|lpm_divide:Div0|lpm_divide_1dm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|StageOut[20]~34 {} b2bcd_99:b2bcd_99_inst1|lpm_divide:Div0|lpm_divide_1dm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_5_result_int[1]~1 {} b2bcd_99:b2bcd_99_inst1|lpm_divide:Div0|lpm_divide_1dm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_5_result_int[2]~3 {} b2bcd_99:b2bcd_99_inst1|lpm_divide:Div0|lpm_divide_1dm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_5_result_int[3]~5 {} b2bcd_99:b2bcd_99_inst1|lpm_divide:Div0|lpm_divide_1dm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_5_result_int[4]~7 {} b2bcd_99:b2bcd_99_inst1|lpm_divide:Div0|lpm_divide_1dm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_5_result_int[5]~8 {} b2bcd_99:b2bcd_99_inst1|lpm_divide:Div0|lpm_divide_1dm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|StageOut[25]~29 {} b2bcd_99:b2bcd_99_inst1|lpm_divide:Div0|lpm_divide_1dm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_6_result_int[1]~1 {} b2bcd_99:b2bcd_99_inst1|lpm_divide:Div0|lpm_divide_1dm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_6_result_int[2]~3 {} b2bcd_99:b2bcd_99_inst1|lpm_divide:Div0|lpm_divide_1dm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_6_result_int[3]~5 {} b2bcd_99:b2bcd_99_inst1|lpm_divide:Div0|lpm_divide_1dm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_6_result_int[4]~7 {} b2bcd_99:b2bcd_99_inst1|lpm_divide:Div0|lpm_divide_1dm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_6_result_int[5]~8 {} b2bcd_99:b2bcd_99_inst1|lpm_divide:Div0|lpm_divide_1dm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|StageOut[30]~14 {} b2bcd_99:b2bcd_99_inst1|lpm_divide:Div0|lpm_divide_1dm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_7_result_int[1]~1 {} b2bcd_99:b2bcd_99_inst1|lpm_divide:Div0|lpm_divide_1dm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_7_result_int[2]~3 {} b2bcd_99:b2bcd_99_inst1|lpm_divide:Div0|lpm_divide_1dm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_7_result_int[3]~5 {} b2bcd_99:b2bcd_99_inst1|lpm_divide:Div0|lpm_divide_1dm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_7_result_int[4]~7 {} b2bcd_99:b2bcd_99_inst1|lpm_divide:Div0|lpm_divide_1dm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_7_result_int[5]~8 {} b2bcd_99:b2bcd_99_inst1|Add0~1 {} b2bcd_99:b2bcd_99_inst1|Add0~3 {} b2bcd_99:b2bcd_99_inst1|Add0~5 {} b2bcd_99:b2bcd_99_inst1|Add0~7 {} b2bcd_99:b2bcd_99_inst1|Add0~8 {} b2bcd_99:b2bcd_99_inst1|dout[6]~11 {} b2bcd_99:b2bcd_99_inst1|dout[7]~12 {} vga_data8:vga_data8|Mux1~8 {} vga_data8:vga_data8|Mux1~9 {} vga_data8:vga_data8|Mux1~12 {} vga_data8:vga_data8|addr_rom[7] {} } { 0.000ns 0.330ns 0.000ns 0.000ns 0.000ns 0.702ns 0.467ns 0.000ns 0.000ns 0.000ns 0.000ns 0.459ns 0.438ns 0.000ns 0.000ns 0.000ns 0.000ns 0.770ns 0.271ns 0.000ns 0.000ns 0.000ns 0.000ns 0.496ns 0.260ns 0.000ns 0.000ns 0.000ns 0.000ns 0.253ns 0.000ns 0.000ns 0.000ns 0.000ns 0.687ns 0.000ns 0.265ns 0.257ns 0.246ns 0.247ns } { 0.000ns 0.393ns 0.071ns 0.071ns 0.410ns 0.150ns 0.414ns 0.071ns 0.071ns 0.071ns 0.410ns 0.150ns 0.393ns 0.071ns 0.071ns 0.071ns 0.410ns 0.150ns 0.414ns 0.071ns 0.071ns 0.071ns 0.410ns 0.150ns 0.504ns 0.071ns 0.071ns 0.071ns 0.410ns 0.393ns 0.071ns 0.071ns 0.071ns 0.410ns 0.414ns 0.410ns 0.438ns 0.275ns 0.150ns 0.150ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "7.592 ns" { pll:pll|altpll:altpll_component|_clk0 pll:pll|altpll:altpll_component|_clk0~clkctrl vga_data8:vga_data8|hcnt[3] vga_data8:vga_data8|Add6~2 vga_data8:vga_data8|WideOr0~0 vga_data8:vga_data8|WideOr0~0clkctrl vga_data8:vga_data8|addr_rom[7] } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "7.592 ns" { pll:pll|altpll:altpll_component|_clk0 {} pll:pll|altpll:altpll_component|_clk0~clkctrl {} vga_data8:vga_data8|hcnt[3] {} vga_data8:vga_data8|Add6~2 {} vga_data8:vga_data8|WideOr0~0 {} vga_data8:vga_data8|WideOr0~0clkctrl {} vga_data8:vga_data8|addr_rom[7] {} } { 0.000ns 1.091ns 1.026ns 0.526ns 0.269ns 1.416ns 1.362ns } { 0.000ns 0.000ns 0.787ns 0.420ns 0.420ns 0.000ns 0.275ns } "" } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "4.323 ns" { clk clock_controller:clock_controller_inst|clk_10ms clock_controller:clock_controller_inst|clk_10ms~clkctrl clock_controller:clock_controller_inst|data[29] } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "4.323 ns" { clk {} clk~combout {} clock_controller:clock_controller_inst|clk_10ms {} clock_controller:clock_controller_inst|clk_10ms~clkctrl {} clock_controller:clock_controller_inst|data[29] {} } { 0.000ns 0.000ns 0.331ns 0.626ns 1.043ns } { 0.000ns 0.999ns 0.787ns 0.000ns 0.537ns } "" } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "14.763 ns" { clock_controller:clock_controller_inst|data[29] b2bcd_99:b2bcd_99_inst1|lpm_divide:Div0|lpm_divide_1dm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_3_result_int[1]~1 b2bcd_99:b2bcd_99_inst1|lpm_divide:Div0|lpm_divide_1dm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_3_result_int[2]~3 b2bcd_99:b2bcd_99_inst1|lpm_divide:Div0|lpm_divide_1dm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_3_result_int[3]~5 b2bcd_99:b2bcd_99_inst1|lpm_divide:Div0|lpm_divide_1dm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_3_result_int[4]~6 b2bcd_99:b2bcd_99_inst1|lpm_divide:Div0|lpm_divide_1dm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|StageOut[15]~44 b2bcd_99:b2bcd_99_inst1|lpm_divide:Div0|lpm_divide_1dm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_4_result_int[1]~1 b2bcd_99:b2bcd_99_inst1|lpm_divide:Div0|lpm_divide_1dm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_4_result_int[2]~3 b2bcd_99:b2bcd_99_inst1|lpm_divide:Div0|lpm_divide_1dm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_4_result_int[3]~5 b2bcd_99:b2bcd_99_inst1|lpm_divide:Div0|lpm_divide_1dm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_4_result_int[4]~7 b2bcd_99:b2bcd_99_inst1|lpm_divide:Div0|lpm_divide_1dm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_4_result_int[5]~8 b2bcd_99:b2bcd_99_inst1|lpm_divide:Div0|lpm_divide_1dm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|StageOut[20]~34 b2bcd_99:b2bcd_99_inst1|lpm_divide:Div0|lpm_divide_1dm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_5_result_int[1]~1 b2bcd_99:b2bcd_99_inst1|lpm_divide:Div0|lpm_divide_1dm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_5_result_int[2]~3 b2bcd_99:b2bcd_99_inst1|lpm_divide:Div0|lpm_divide_1dm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_5_result_int[3]~5 b2bcd_99:b2bcd_99_inst1|lpm_divide:Div0|lpm_divide_1dm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_5_result_int[4]~7 b2bcd_99:b2bcd_99_inst1|lpm_divide:Div0|lpm_divide_1dm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_5_result_int[5]~8 b2bcd_99:b2bcd_99_inst1|lpm_divide:Div0|lpm_divide_1dm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|StageOut[25]~29 b2bcd_99:b2bcd_99_inst1|lpm_divide:Div0|lpm_divide_1dm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_6_result_int[1]~1 b2bcd_99:b2bcd_99_inst1|lpm_divide:Div0|lpm_divide_1dm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_6_result_int[2]~3 b2bcd_99:b2bcd_99_inst1|lpm_divide:Div0|lpm_divide_1dm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_6_result_int[3]~5 b2bcd_99:b2bcd_99_inst1|lpm_divide:Div0|lpm_divide_1dm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_6_result_int[4]~7 b2bcd_99:b2bcd_99_inst1|lpm_divide:Div0|lpm_divide_1dm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_6_result_int[5]~8 b2bcd_99:b2bcd_99_inst1|lpm_divide:Div0|lpm_divide_1dm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|StageOut[30]~14 b2bcd_99:b2bcd_99_inst1|lpm_divide:Div0|lpm_divide_1dm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_7_result_int[1]~1 b2bcd_99:b2bcd_99_inst1|lpm_divide:Div0|lpm_divide_1dm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_7_result_int[2]~3 b2bcd_99:b2bcd_99_inst1|lpm_divide:Div0|lpm_divide_1dm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_7_result_int[3]~5 b2bcd_99:b2bcd_99_inst1|lpm_divide:Div0|lpm_divide_1dm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_7_result_int[4]~7 b2bcd_99:b2bcd_99_inst1|lpm_divide:Div0|lpm_divide_1dm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_7_result_int[5]~8 b2bcd_99:b2bcd_99_inst1|Add0~1 b2bcd_99:b2bcd_99_inst1|Add0~3 b2bcd_99:b2bcd_99_inst1|Add0~5 b2bcd_99:b2bcd_99_inst1|Add0~7 b2bcd_99:b2bcd_99_inst1|Add0~8 b2bcd_99:b2bcd_99_inst1|dout[6]~11 b2bcd_99:b2bcd_99_inst1|dout[7]~12 vga_data8:vga_data8|Mux1~8 vga_data8:vga_data8|Mux1~9 vga_data8:vga_data8|Mux1~12 vga_data8:vga_data8|addr_rom[7] } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "14.763 ns" { clock_controller:clock_controller_inst|data[29] {} b2bcd_99:b2bcd_99_inst1|lpm_divide:Div0|lpm_divide_1dm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_3_result_int[1]~1 {} b2bcd_99:b2bcd_99_inst1|lpm_divide:Div0|lpm_divide_1dm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_3_result_int[2]~3 {} b2bcd_99:b2bcd_99_inst1|lpm_divide:Div0|lpm_divide_1dm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_3_result_int[3]~5 {} b2bcd_99:b2bcd_99_inst1|lpm_divide:Div0|lpm_divide_1dm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_3_result_int[4]~6 {} b2bcd_99:b2bcd_99_inst1|lpm_divide:Div0|lpm_divide_1dm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|StageOut[15]~44 {} b2bcd_99:b2bcd_99_inst1|lpm_divide:Div0|lpm_divide_1dm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_4_result_int[1]~1 {} b2bcd_99:b2bcd_99_inst1|lpm_divide:Div0|lpm_divide_1dm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_4_result_int[2]~3 {} b2bcd_99:b2bcd_99_inst1|lpm_divide:Div0|lpm_divide_1dm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_4_result_int[3]~5 {} b2bcd_99:b2bcd_99_inst1|lpm_divide:Div0|lpm_divide_1dm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_4_result_int[4]~7 {} b2bcd_99:b2bcd_99_inst1|lpm_divide:Div0|lpm_divide_1dm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_4_result_int[5]~8 {} b2bcd_99:b2bcd_99_inst1|lpm_divide:Div0|lpm_divide_1dm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|StageOut[20]~34 {} b2bcd_99:b2bcd_99_inst1|lpm_divide:Div0|lpm_divide_1dm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_5_result_int[1]~1 {} b2bcd_99:b2bcd_99_inst1|lpm_divide:Div0|lpm_divide_1dm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_5_result_int[2]~3 {} b2bcd_99:b2bcd_99_inst1|lpm_divide:Div0|lpm_divide_1dm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_5_result_int[3]~5 {} b2bcd_99:b2bcd_99_inst1|lpm_divide:Div0|lpm_divide_1dm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_5_result_int[4]~7 {} b2bcd_99:b2bcd_99_inst1|lpm_divide:Div0|lpm_divide_1dm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_5_result_int[5]~8 {} b2bcd_99:b2bcd_99_inst1|lpm_divide:Div0|lpm_divide_1dm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|StageOut[25]~29 {} b2bcd_99:b2bcd_99_inst1|lpm_divide:Div0|lpm_divide_1dm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_6_result_int[1]~1 {} b2bcd_99:b2bcd_99_inst1|lpm_divide:Div0|lpm_divide_1dm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_6_result_int[2]~3 {} b2bcd_99:b2bcd_99_inst1|lpm_divide:Div0|lpm_divide_1dm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_6_result_int[3]~5 {} b2bcd_99:b2bcd_99_inst1|lpm_divide:Div0|lpm_divide_1dm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_6_result_int[4]~7 {} b2bcd_99:b2bcd_99_inst1|lpm_divide:Div0|lpm_divide_1dm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_6_result_int[5]~8 {} b2bcd_99:b2bcd_99_inst1|lpm_divide:Div0|lpm_divide_1dm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|StageOut[30]~14 {} b2bcd_99:b2bcd_99_inst1|lpm_divide:Div0|lpm_divide_1dm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_7_result_int[1]~1 {} b2bcd_99:b2bcd_99_inst1|lpm_divide:Div0|lpm_divide_1dm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_7_result_int[2]~3 {} b2bcd_99:b2bcd_99_inst1|lpm_divide:Div0|lpm_divide_1dm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_7_result_int[3]~5 {} b2bcd_99:b2bcd_99_inst1|lpm_divide:Div0|lpm_divide_1dm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_7_result_int[4]~7 {} b2bcd_99:b2bcd_99_inst1|lpm_divide:Div0|lpm_divide_1dm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_7_result_int[5]~8 {} b2bcd_99:b2bcd_99_inst1|Add0~1 {} b2bcd_99:b2bcd_99_inst1|Add0~3 {} b2bcd_99:b2bcd_99_inst1|Add0~5 {} b2bcd_99:b2bcd_99_inst1|Add0~7 {} b2bcd_99:b2bcd_99_inst1|Add0~8 {} b2bcd_99:b2bcd_99_inst1|dout[6]~11 {} b2bcd_99:b2bcd_99_inst1|dout[7]~12 {} vga_data8:vga_data8|Mux1~8 {} vga_data8:vga_data8|Mux1~9 {} vga_data8:vga_data8|Mux1~12 {} vga_data8:vga_data8|addr_rom[7] {} } { 0.000ns 0.330ns 0.000ns 0.000ns 0.000ns 0.702ns 0.467ns 0.000ns 0.000ns 0.000ns 0.000ns 0.459ns 0.438ns 0.000ns 0.000ns 0.000ns 0.000ns 0.770ns 0.271ns 0.000ns 0.000ns 0.000ns 0.000ns 0.496ns 0.260ns 0.000ns 0.000ns 0.000ns 0.000ns 0.253ns 0.000ns 0.000ns 0.000ns 0.000ns 0.687ns 0.000ns 0.265ns 0.257ns 0.246ns 0.247ns } { 0.000ns 0.393ns 0.071ns 0.071ns 0.410ns 0.150ns 0.414ns 0.071ns 0.071ns 0.071ns 0.410ns 0.150ns 0.393ns 0.071ns 0.071ns 0.071ns 0.410ns 0.150ns 0.414ns 0.071ns 0.071ns 0.071ns 0.410ns 0.150ns 0.504ns 0.071ns 0.071ns 0.071ns 0.410ns 0.393ns 0.071ns 0.071ns 0.071ns 0.410ns 0.414ns 0.410ns 0.438ns 0.275ns 0.150ns 0.150ns } "" } }  } 0 0 "Slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Warning" "WTAN_FULL_REQUIREMENTS_NOT_MET" "Clock Setup: 'pll:pll\|altpll:altpll_component\|_clk0' 116 " "Warning: Can't achieve timing requirement Clock Setup: 'pll:pll\|altpll:altpll_component\|_clk0' along 116 path(s). See Report window for details." {  } {  } 0 0 "Can't achieve timing requirement %1!s! along %2!d! path(s). See Report window for details." 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_SLACK_RESULT" "clk register clock_controller:clock_controller_inst\|data\[1\] register clock_controller:clock_controller_inst\|data\[29\] 11.388 ns " "Info: Slack time is 11.388 ns for clock \"clk\" between source register \"clock_controller:clock_controller_inst\|data\[1\]\" and destination register \"clock_controller:clock_controller_inst\|data\[29\]\"" { { "Info" "ITDB_SIMPLE_FMAX_RESULT" "116.12 MHz 8.612 ns " "Info: Fmax is 116.12 MHz (period= 8.612 ns)" {  } {  } 0 0 "Fmax is %1!s! (period= %2!s!)" 0 0 "" 0 -1} { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "19.813 ns + Largest register register " "Info: + Largest register to register requirement is 19.813 ns" { { "Info" "ITDB_FULL_SETUP_REQUIREMENT" "20.000 ns + " "Info: + Setup relationship between source and destination is 20.000 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch 30.000 ns " "Info: + Latch edge is 30.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination clk 20.000 ns 10.000 ns inverted 50 " "Info: Clock period of Destination clock \"clk\" is 20.000 ns with inverted offset of 10.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_EDGE_RESULT" "- Launch 10.000 ns " "Info: - Launch edge is 10.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source clk 20.000 ns 10.000 ns inverted 50 " "Info: Clock period of Source clock \"clk\" is 20.000 ns with inverted offset of 10.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "%2!c! Setup relationship between source and destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.027 ns + Largest " "Info: + Largest clock skew is 0.027 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 4.323 ns + Shortest register " "Info: + Shortest clock path from clock \"clk\" to destination register is 4.323 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns clk 1 CLK PIN_N2 3 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 3; CLK Node = 'clk'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "top.v" "" { Text "D:/ZXOPEN2017/DE2/class/vga_clock/top.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.331 ns) + CELL(0.787 ns) 2.117 ns clock_controller:clock_controller_inst\|clk_10ms 2 REG LCFF_X1_Y18_N13 2 " "Info: 2: + IC(0.331 ns) + CELL(0.787 ns) = 2.117 ns; Loc. = LCFF_X1_Y18_N13; Fanout = 2; REG Node = 'clock_controller:clock_controller_inst\|clk_10ms'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.118 ns" { clk clock_controller:clock_controller_inst|clk_10ms } "NODE_NAME" } } { "clock_controller.v" "" { Text "D:/ZXOPEN2017/DE2/class/vga_clock/clock_controller.v" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.626 ns) + CELL(0.000 ns) 2.743 ns clock_controller:clock_controller_inst\|clk_10ms~clkctrl 3 COMB CLKCTRL_G0 32 " "Info: 3: + IC(0.626 ns) + CELL(0.000 ns) = 2.743 ns; Loc. = CLKCTRL_G0; Fanout = 32; COMB Node = 'clock_controller:clock_controller_inst\|clk_10ms~clkctrl'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.626 ns" { clock_controller:clock_controller_inst|clk_10ms clock_controller:clock_controller_inst|clk_10ms~clkctrl } "NODE_NAME" } } { "clock_controller.v" "" { Text "D:/ZXOPEN2017/DE2/class/vga_clock/clock_controller.v" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.043 ns) + CELL(0.537 ns) 4.323 ns clock_controller:clock_controller_inst\|data\[29\] 4 REG LCFF_X30_Y17_N1 15 " "Info: 4: + IC(1.043 ns) + CELL(0.537 ns) = 4.323 ns; Loc. = LCFF_X30_Y17_N1; Fanout = 15; REG Node = 'clock_controller:clock_controller_inst\|data\[29\]'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.580 ns" { clock_controller:clock_controller_inst|clk_10ms~clkctrl clock_controller:clock_controller_inst|data[29] } "NODE_NAME" } } { "clock_controller.v" "" { Text "D:/ZXOPEN2017/DE2/class/vga_clock/clock_controller.v" 37 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.323 ns ( 53.74 % ) " "Info: Total cell delay = 2.323 ns ( 53.74 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.000 ns ( 46.26 % ) " "Info: Total interconnect delay = 2.000 ns ( 46.26 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "4.323 ns" { clk clock_controller:clock_controller_inst|clk_10ms clock_controller:clock_controller_inst|clk_10ms~clkctrl clock_controller:clock_controller_inst|data[29] } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "4.323 ns" { clk {} clk~combout {} clock_controller:clock_controller_inst|clk_10ms {} clock_controller:clock_controller_inst|clk_10ms~clkctrl {} clock_controller:clock_controller_inst|data[29] {} } { 0.000ns 0.000ns 0.331ns 0.626ns 1.043ns } { 0.000ns 0.999ns 0.787ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 4.296 ns - Longest register " "Info: - Longest clock path from clock \"clk\" to source register is 4.296 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns clk 1 CLK PIN_N2 3 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 3; CLK Node = 'clk'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "top.v" "" { Text "D:/ZXOPEN2017/DE2/class/vga_clock/top.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.331 ns) + CELL(0.787 ns) 2.117 ns clock_controller:clock_controller_inst\|clk_10ms 2 REG LCFF_X1_Y18_N13 2 " "Info: 2: + IC(0.331 ns) + CELL(0.787 ns) = 2.117 ns; Loc. = LCFF_X1_Y18_N13; Fanout = 2; REG Node = 'clock_controller:clock_controller_inst\|clk_10ms'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.118 ns" { clk clock_controller:clock_controller_inst|clk_10ms } "NODE_NAME" } } { "clock_controller.v" "" { Text "D:/ZXOPEN2017/DE2/class/vga_clock/clock_controller.v" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.626 ns) + CELL(0.000 ns) 2.743 ns clock_controller:clock_controller_inst\|clk_10ms~clkctrl 3 COMB CLKCTRL_G0 32 " "Info: 3: + IC(0.626 ns) + CELL(0.000 ns) = 2.743 ns; Loc. = CLKCTRL_G0; Fanout = 32; COMB Node = 'clock_controller:clock_controller_inst\|clk_10ms~clkctrl'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.626 ns" { clock_controller:clock_controller_inst|clk_10ms clock_controller:clock_controller_inst|clk_10ms~clkctrl } "NODE_NAME" } } { "clock_controller.v" "" { Text "D:/ZXOPEN2017/DE2/class/vga_clock/clock_controller.v" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.016 ns) + CELL(0.537 ns) 4.296 ns clock_controller:clock_controller_inst\|data\[1\] 4 REG LCFF_X34_Y18_N3 7 " "Info: 4: + IC(1.016 ns) + CELL(0.537 ns) = 4.296 ns; Loc. = LCFF_X34_Y18_N3; Fanout = 7; REG Node = 'clock_controller:clock_controller_inst\|data\[1\]'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.553 ns" { clock_controller:clock_controller_inst|clk_10ms~clkctrl clock_controller:clock_controller_inst|data[1] } "NODE_NAME" } } { "clock_controller.v" "" { Text "D:/ZXOPEN2017/DE2/class/vga_clock/clock_controller.v" 37 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.323 ns ( 54.07 % ) " "Info: Total cell delay = 2.323 ns ( 54.07 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.973 ns ( 45.93 % ) " "Info: Total interconnect delay = 1.973 ns ( 45.93 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "4.296 ns" { clk clock_controller:clock_controller_inst|clk_10ms clock_controller:clock_controller_inst|clk_10ms~clkctrl clock_controller:clock_controller_inst|data[1] } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "4.296 ns" { clk {} clk~combout {} clock_controller:clock_controller_inst|clk_10ms {} clock_controller:clock_controller_inst|clk_10ms~clkctrl {} clock_controller:clock_controller_inst|data[1] {} } { 0.000ns 0.000ns 0.331ns 0.626ns 1.016ns } { 0.000ns 0.999ns 0.787ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "4.323 ns" { clk clock_controller:clock_controller_inst|clk_10ms clock_controller:clock_controller_inst|clk_10ms~clkctrl clock_controller:clock_controller_inst|data[29] } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "4.323 ns" { clk {} clk~combout {} clock_controller:clock_controller_inst|clk_10ms {} clock_controller:clock_controller_inst|clk_10ms~clkctrl {} clock_controller:clock_controller_inst|data[29] {} } { 0.000ns 0.000ns 0.331ns 0.626ns 1.043ns } { 0.000ns 0.999ns 0.787ns 0.000ns 0.537ns } "" } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "4.296 ns" { clk clock_controller:clock_controller_inst|clk_10ms clock_controller:clock_controller_inst|clk_10ms~clkctrl clock_controller:clock_controller_inst|data[1] } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "4.296 ns" { clk {} clk~combout {} clock_controller:clock_controller_inst|clk_10ms {} clock_controller:clock_controller_inst|clk_10ms~clkctrl {} clock_controller:clock_controller_inst|data[1] {} } { 0.000ns 0.000ns 0.331ns 0.626ns 1.016ns } { 0.000ns 0.999ns 0.787ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns - " "Info: - Micro clock to output delay of source is 0.250 ns" {  } { { "clock_controller.v" "" { Text "D:/ZXOPEN2017/DE2/class/vga_clock/clock_controller.v" 37 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns - " "Info: - Micro setup delay of destination is -0.036 ns" {  } { { "clock_controller.v" "" { Text "D:/ZXOPEN2017/DE2/class/vga_clock/clock_controller.v" 37 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "4.323 ns" { clk clock_controller:clock_controller_inst|clk_10ms clock_controller:clock_controller_inst|clk_10ms~clkctrl clock_controller:clock_controller_inst|data[29] } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "4.323 ns" { clk {} clk~combout {} clock_controller:clock_controller_inst|clk_10ms {} clock_controller:clock_controller_inst|clk_10ms~clkctrl {} clock_controller:clock_controller_inst|data[29] {} } { 0.000ns 0.000ns 0.331ns 0.626ns 1.043ns } { 0.000ns 0.999ns 0.787ns 0.000ns 0.537ns } "" } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "4.296 ns" { clk clock_controller:clock_controller_inst|clk_10ms clock_controller:clock_controller_inst|clk_10ms~clkctrl clock_controller:clock_controller_inst|data[1] } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "4.296 ns" { clk {} clk~combout {} clock_controller:clock_controller_inst|clk_10ms {} clock_controller:clock_controller_inst|clk_10ms~clkctrl {} clock_controller:clock_controller_inst|data[1] {} } { 0.000ns 0.000ns 0.331ns 0.626ns 1.016ns } { 0.000ns 0.999ns 0.787ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "8.425 ns - Longest register register " "Info: - Longest register to register delay is 8.425 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns clock_controller:clock_controller_inst\|data\[1\] 1 REG LCFF_X34_Y18_N3 7 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X34_Y18_N3; Fanout = 7; REG Node = 'clock_controller:clock_controller_inst\|data\[1\]'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock_controller:clock_controller_inst|data[1] } "NODE_NAME" } } { "clock_controller.v" "" { Text "D:/ZXOPEN2017/DE2/class/vga_clock/clock_controller.v" 37 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.312 ns) + CELL(0.150 ns) 1.462 ns clock_controller:clock_controller_inst\|Equal3~1 2 COMB LCCOMB_X33_Y15_N14 1 " "Info: 2: + IC(1.312 ns) + CELL(0.150 ns) = 1.462 ns; Loc. = LCCOMB_X33_Y15_N14; Fanout = 1; COMB Node = 'clock_controller:clock_controller_inst\|Equal3~1'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.462 ns" { clock_controller:clock_controller_inst|data[1] clock_controller:clock_controller_inst|Equal3~1 } "NODE_NAME" } } { "clock_controller.v" "" { Text "D:/ZXOPEN2017/DE2/class/vga_clock/clock_controller.v" 55 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.431 ns) + CELL(0.437 ns) 2.330 ns clock_controller:clock_controller_inst\|Equal3~2 3 COMB LCCOMB_X34_Y15_N4 21 " "Info: 3: + IC(0.431 ns) + CELL(0.437 ns) = 2.330 ns; Loc. = LCCOMB_X34_Y15_N4; Fanout = 21; COMB Node = 'clock_controller:clock_controller_inst\|Equal3~2'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.868 ns" { clock_controller:clock_controller_inst|Equal3~1 clock_controller:clock_controller_inst|Equal3~2 } "NODE_NAME" } } { "clock_controller.v" "" { Text "D:/ZXOPEN2017/DE2/class/vga_clock/clock_controller.v" 55 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.040 ns) + CELL(0.275 ns) 3.645 ns clock_controller:clock_controller_inst\|Equal0~4 4 COMB LCCOMB_X32_Y18_N22 22 " "Info: 4: + IC(1.040 ns) + CELL(0.275 ns) = 3.645 ns; Loc. = LCCOMB_X32_Y18_N22; Fanout = 22; COMB Node = 'clock_controller:clock_controller_inst\|Equal0~4'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.315 ns" { clock_controller:clock_controller_inst|Equal3~2 clock_controller:clock_controller_inst|Equal0~4 } "NODE_NAME" } } { "clock_controller.v" "" { Text "D:/ZXOPEN2017/DE2/class/vga_clock/clock_controller.v" 37 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.184 ns) + CELL(0.393 ns) 5.222 ns clock_controller:clock_controller_inst\|data\[25\]~139 5 COMB LCCOMB_X35_Y17_N16 16 " "Info: 5: + IC(1.184 ns) + CELL(0.393 ns) = 5.222 ns; Loc. = LCCOMB_X35_Y17_N16; Fanout = 16; COMB Node = 'clock_controller:clock_controller_inst\|data\[25\]~139'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.577 ns" { clock_controller:clock_controller_inst|Equal0~4 clock_controller:clock_controller_inst|data[25]~139 } "NODE_NAME" } } { "clock_controller.v" "" { Text "D:/ZXOPEN2017/DE2/class/vga_clock/clock_controller.v" 37 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.710 ns) + CELL(0.419 ns) 6.351 ns clock_controller:clock_controller_inst\|data~146 6 COMB LCCOMB_X33_Y17_N28 1 " "Info: 6: + IC(0.710 ns) + CELL(0.419 ns) = 6.351 ns; Loc. = LCCOMB_X33_Y17_N28; Fanout = 1; COMB Node = 'clock_controller:clock_controller_inst\|data~146'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.129 ns" { clock_controller:clock_controller_inst|data[25]~139 clock_controller:clock_controller_inst|data~146 } "NODE_NAME" } } { "clock_controller.v" "" { Text "D:/ZXOPEN2017/DE2/class/vga_clock/clock_controller.v" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.706 ns) + CELL(0.420 ns) 7.477 ns clock_controller:clock_controller_inst\|data~147 7 COMB LCCOMB_X29_Y17_N16 1 " "Info: 7: + IC(0.706 ns) + CELL(0.420 ns) = 7.477 ns; Loc. = LCCOMB_X29_Y17_N16; Fanout = 1; COMB Node = 'clock_controller:clock_controller_inst\|data~147'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.126 ns" { clock_controller:clock_controller_inst|data~146 clock_controller:clock_controller_inst|data~147 } "NODE_NAME" } } { "clock_controller.v" "" { Text "D:/ZXOPEN2017/DE2/class/vga_clock/clock_controller.v" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.444 ns) + CELL(0.420 ns) 8.341 ns clock_controller:clock_controller_inst\|data~148 8 COMB LCCOMB_X30_Y17_N0 1 " "Info: 8: + IC(0.444 ns) + CELL(0.420 ns) = 8.341 ns; Loc. = LCCOMB_X30_Y17_N0; Fanout = 1; COMB Node = 'clock_controller:clock_controller_inst\|data~148'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.864 ns" { clock_controller:clock_controller_inst|data~147 clock_controller:clock_controller_inst|data~148 } "NODE_NAME" } } { "clock_controller.v" "" { Text "D:/ZXOPEN2017/DE2/class/vga_clock/clock_controller.v" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 8.425 ns clock_controller:clock_controller_inst\|data\[29\] 9 REG LCFF_X30_Y17_N1 15 " "Info: 9: + IC(0.000 ns) + CELL(0.084 ns) = 8.425 ns; Loc. = LCFF_X30_Y17_N1; Fanout = 15; REG Node = 'clock_controller:clock_controller_inst\|data\[29\]'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { clock_controller:clock_controller_inst|data~148 clock_controller:clock_controller_inst|data[29] } "NODE_NAME" } } { "clock_controller.v" "" { Text "D:/ZXOPEN2017/DE2/class/vga_clock/clock_controller.v" 37 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.598 ns ( 30.84 % ) " "Info: Total cell delay = 2.598 ns ( 30.84 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.827 ns ( 69.16 % ) " "Info: Total interconnect delay = 5.827 ns ( 69.16 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "8.425 ns" { clock_controller:clock_controller_inst|data[1] clock_controller:clock_controller_inst|Equal3~1 clock_controller:clock_controller_inst|Equal3~2 clock_controller:clock_controller_inst|Equal0~4 clock_controller:clock_controller_inst|data[25]~139 clock_controller:clock_controller_inst|data~146 clock_controller:clock_controller_inst|data~147 clock_controller:clock_controller_inst|data~148 clock_controller:clock_controller_inst|data[29] } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "8.425 ns" { clock_controller:clock_controller_inst|data[1] {} clock_controller:clock_controller_inst|Equal3~1 {} clock_controller:clock_controller_inst|Equal3~2 {} clock_controller:clock_controller_inst|Equal0~4 {} clock_controller:clock_controller_inst|data[25]~139 {} clock_controller:clock_controller_inst|data~146 {} clock_controller:clock_controller_inst|data~147 {} clock_controller:clock_controller_inst|data~148 {} clock_controller:clock_controller_inst|data[29] {} } { 0.000ns 1.312ns 0.431ns 1.040ns 1.184ns 0.710ns 0.706ns 0.444ns 0.000ns } { 0.000ns 0.150ns 0.437ns 0.275ns 0.393ns 0.419ns 0.420ns 0.420ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "4.323 ns" { clk clock_controller:clock_controller_inst|clk_10ms clock_controller:clock_controller_inst|clk_10ms~clkctrl clock_controller:clock_controller_inst|data[29] } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "4.323 ns" { clk {} clk~combout {} clock_controller:clock_controller_inst|clk_10ms {} clock_controller:clock_controller_inst|clk_10ms~clkctrl {} clock_controller:clock_controller_inst|data[29] {} } { 0.000ns 0.000ns 0.331ns 0.626ns 1.043ns } { 0.000ns 0.999ns 0.787ns 0.000ns 0.537ns } "" } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "4.296 ns" { clk clock_controller:clock_controller_inst|clk_10ms clock_controller:clock_controller_inst|clk_10ms~clkctrl clock_controller:clock_controller_inst|data[1] } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "4.296 ns" { clk {} clk~combout {} clock_controller:clock_controller_inst|clk_10ms {} clock_controller:clock_controller_inst|clk_10ms~clkctrl {} clock_controller:clock_controller_inst|data[1] {} } { 0.000ns 0.000ns 0.331ns 0.626ns 1.016ns } { 0.000ns 0.999ns 0.787ns 0.000ns 0.537ns } "" } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "8.425 ns" { clock_controller:clock_controller_inst|data[1] clock_controller:clock_controller_inst|Equal3~1 clock_controller:clock_controller_inst|Equal3~2 clock_controller:clock_controller_inst|Equal0~4 clock_controller:clock_controller_inst|data[25]~139 clock_controller:clock_controller_inst|data~146 clock_controller:clock_controller_inst|data~147 clock_controller:clock_controller_inst|data~148 clock_controller:clock_controller_inst|data[29] } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "8.425 ns" { clock_controller:clock_controller_inst|data[1] {} clock_controller:clock_controller_inst|Equal3~1 {} clock_controller:clock_controller_inst|Equal3~2 {} clock_controller:clock_controller_inst|Equal0~4 {} clock_controller:clock_controller_inst|data[25]~139 {} clock_controller:clock_controller_inst|data~146 {} clock_controller:clock_controller_inst|data~147 {} clock_controller:clock_controller_inst|data~148 {} clock_controller:clock_controller_inst|data[29] {} } { 0.000ns 1.312ns 0.431ns 1.040ns 1.184ns 0.710ns 0.706ns 0.444ns 0.000ns } { 0.000ns 0.150ns 0.437ns 0.275ns 0.393ns 0.419ns 0.420ns 0.420ns 0.084ns } "" } }  } 0 0 "Slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_MIN_SLACK_RESULT" "pll:pll\|altpll:altpll_component\|_clk0 register vga_data8:vga_data8\|vcnt\[31\] register vga_data8:vga_data8\|vcnt\[31\] 531 ps " "Info: Minimum slack time is 531 ps for clock \"pll:pll\|altpll:altpll_component\|_clk0\" between source register \"vga_data8:vga_data8\|vcnt\[31\]\" and destination register \"vga_data8:vga_data8\|vcnt\[31\]\"" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.547 ns + Shortest register register " "Info: + Shortest register to register delay is 0.547 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns vga_data8:vga_data8\|vcnt\[31\] 1 REG LCFF_X28_Y15_N31 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X28_Y15_N31; Fanout = 2; REG Node = 'vga_data8:vga_data8\|vcnt\[31\]'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { vga_data8:vga_data8|vcnt[31] } "NODE_NAME" } } { "vga_data8.v" "" { Text "D:/ZXOPEN2017/DE2/class/vga_clock/vga_data8.v" 65 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.313 ns) + CELL(0.150 ns) 0.463 ns vga_data8:vga_data8\|Add10~62 2 COMB LCCOMB_X28_Y15_N30 1 " "Info: 2: + IC(0.313 ns) + CELL(0.150 ns) = 0.463 ns; Loc. = LCCOMB_X28_Y15_N30; Fanout = 1; COMB Node = 'vga_data8:vga_data8\|Add10~62'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.463 ns" { vga_data8:vga_data8|vcnt[31] vga_data8:vga_data8|Add10~62 } "NODE_NAME" } } { "vga_data8.v" "" { Text "D:/ZXOPEN2017/DE2/class/vga_clock/vga_data8.v" 75 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 0.547 ns vga_data8:vga_data8\|vcnt\[31\] 3 REG LCFF_X28_Y15_N31 2 " "Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 0.547 ns; Loc. = LCFF_X28_Y15_N31; Fanout = 2; REG Node = 'vga_data8:vga_data8\|vcnt\[31\]'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { vga_data8:vga_data8|Add10~62 vga_data8:vga_data8|vcnt[31] } "NODE_NAME" } } { "vga_data8.v" "" { Text "D:/ZXOPEN2017/DE2/class/vga_clock/vga_data8.v" 65 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.234 ns ( 42.78 % ) " "Info: Total cell delay = 0.234 ns ( 42.78 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.313 ns ( 57.22 % ) " "Info: Total interconnect delay = 0.313 ns ( 57.22 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.547 ns" { vga_data8:vga_data8|vcnt[31] vga_data8:vga_data8|Add10~62 vga_data8:vga_data8|vcnt[31] } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "0.547 ns" { vga_data8:vga_data8|vcnt[31] {} vga_data8:vga_data8|Add10~62 {} vga_data8:vga_data8|vcnt[31] {} } { 0.000ns 0.313ns 0.000ns } { 0.000ns 0.150ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "0.016 ns - Smallest register register " "Info: - Smallest register to register requirement is 0.016 ns" { { "Info" "ITDB_FULL_HOLD_REQUIREMENT" "0.000 ns + " "Info: + Hold relationship between source and destination is 0.000 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch -2.358 ns " "Info: + Latch edge is -2.358 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination pll:pll\|altpll:altpll_component\|_clk0 25.000 ns -2.358 ns  50 " "Info: Clock period of Destination clock \"pll:pll\|altpll:altpll_component\|_clk0\" is 25.000 ns with  offset of -2.358 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Hold 1 " "Info: Multicycle Hold factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_EDGE_RESULT" "- Launch -2.358 ns " "Info: - Launch edge is -2.358 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source pll:pll\|altpll:altpll_component\|_clk0 25.000 ns -2.358 ns  50 " "Info: Clock period of Source clock \"pll:pll\|altpll:altpll_component\|_clk0\" is 25.000 ns with  offset of -2.358 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Hold 1 " "Info: Multicycle Hold factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "%2!c! Hold relationship between source and destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns + Smallest " "Info: + Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "pll:pll\|altpll:altpll_component\|_clk0 destination 2.663 ns + Longest register " "Info: + Longest clock path from clock \"pll:pll\|altpll:altpll_component\|_clk0\" to destination register is 2.663 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns pll:pll\|altpll:altpll_component\|_clk0 1 CLK PLL_1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'pll:pll\|altpll:altpll_component\|_clk0'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { pll:pll|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "d:/altera/90/quartus/libraries/megafunctions/altpll.tdf" 905 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.091 ns) + CELL(0.000 ns) 1.091 ns pll:pll\|altpll:altpll_component\|_clk0~clkctrl 2 COMB CLKCTRL_G3 98 " "Info: 2: + IC(1.091 ns) + CELL(0.000 ns) = 1.091 ns; Loc. = CLKCTRL_G3; Fanout = 98; COMB Node = 'pll:pll\|altpll:altpll_component\|_clk0~clkctrl'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.091 ns" { pll:pll|altpll:altpll_component|_clk0 pll:pll|altpll:altpll_component|_clk0~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "d:/altera/90/quartus/libraries/megafunctions/altpll.tdf" 905 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.035 ns) + CELL(0.537 ns) 2.663 ns vga_data8:vga_data8\|vcnt\[31\] 3 REG LCFF_X28_Y15_N31 2 " "Info: 3: + IC(1.035 ns) + CELL(0.537 ns) = 2.663 ns; Loc. = LCFF_X28_Y15_N31; Fanout = 2; REG Node = 'vga_data8:vga_data8\|vcnt\[31\]'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.572 ns" { pll:pll|altpll:altpll_component|_clk0~clkctrl vga_data8:vga_data8|vcnt[31] } "NODE_NAME" } } { "vga_data8.v" "" { Text "D:/ZXOPEN2017/DE2/class/vga_clock/vga_data8.v" 65 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.537 ns ( 20.17 % ) " "Info: Total cell delay = 0.537 ns ( 20.17 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.126 ns ( 79.83 % ) " "Info: Total interconnect delay = 2.126 ns ( 79.83 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.663 ns" { pll:pll|altpll:altpll_component|_clk0 pll:pll|altpll:altpll_component|_clk0~clkctrl vga_data8:vga_data8|vcnt[31] } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.663 ns" { pll:pll|altpll:altpll_component|_clk0 {} pll:pll|altpll:altpll_component|_clk0~clkctrl {} vga_data8:vga_data8|vcnt[31] {} } { 0.000ns 1.091ns 1.035ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "pll:pll\|altpll:altpll_component\|_clk0 source 2.663 ns - Shortest register " "Info: - Shortest clock path from clock \"pll:pll\|altpll:altpll_component\|_clk0\" to source register is 2.663 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns pll:pll\|altpll:altpll_component\|_clk0 1 CLK PLL_1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'pll:pll\|altpll:altpll_component\|_clk0'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { pll:pll|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "d:/altera/90/quartus/libraries/megafunctions/altpll.tdf" 905 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.091 ns) + CELL(0.000 ns) 1.091 ns pll:pll\|altpll:altpll_component\|_clk0~clkctrl 2 COMB CLKCTRL_G3 98 " "Info: 2: + IC(1.091 ns) + CELL(0.000 ns) = 1.091 ns; Loc. = CLKCTRL_G3; Fanout = 98; COMB Node = 'pll:pll\|altpll:altpll_component\|_clk0~clkctrl'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.091 ns" { pll:pll|altpll:altpll_component|_clk0 pll:pll|altpll:altpll_component|_clk0~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "d:/altera/90/quartus/libraries/megafunctions/altpll.tdf" 905 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.035 ns) + CELL(0.537 ns) 2.663 ns vga_data8:vga_data8\|vcnt\[31\] 3 REG LCFF_X28_Y15_N31 2 " "Info: 3: + IC(1.035 ns) + CELL(0.537 ns) = 2.663 ns; Loc. = LCFF_X28_Y15_N31; Fanout = 2; REG Node = 'vga_data8:vga_data8\|vcnt\[31\]'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.572 ns" { pll:pll|altpll:altpll_component|_clk0~clkctrl vga_data8:vga_data8|vcnt[31] } "NODE_NAME" } } { "vga_data8.v" "" { Text "D:/ZXOPEN2017/DE2/class/vga_clock/vga_data8.v" 65 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.537 ns ( 20.17 % ) " "Info: Total cell delay = 0.537 ns ( 20.17 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.126 ns ( 79.83 % ) " "Info: Total interconnect delay = 2.126 ns ( 79.83 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.663 ns" { pll:pll|altpll:altpll_component|_clk0 pll:pll|altpll:altpll_component|_clk0~clkctrl vga_data8:vga_data8|vcnt[31] } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.663 ns" { pll:pll|altpll:altpll_component|_clk0 {} pll:pll|altpll:altpll_component|_clk0~clkctrl {} vga_data8:vga_data8|vcnt[31] {} } { 0.000ns 1.091ns 1.035ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.663 ns" { pll:pll|altpll:altpll_component|_clk0 pll:pll|altpll:altpll_component|_clk0~clkctrl vga_data8:vga_data8|vcnt[31] } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.663 ns" { pll:pll|altpll:altpll_component|_clk0 {} pll:pll|altpll:altpll_component|_clk0~clkctrl {} vga_data8:vga_data8|vcnt[31] {} } { 0.000ns 1.091ns 1.035ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns - " "Info: - Micro clock to output delay of source is 0.250 ns" {  } { { "vga_data8.v" "" { Text "D:/ZXOPEN2017/DE2/class/vga_clock/vga_data8.v" 65 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.266 ns + " "Info: + Micro hold delay of destination is 0.266 ns" {  } { { "vga_data8.v" "" { Text "D:/ZXOPEN2017/DE2/class/vga_clock/vga_data8.v" 65 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.663 ns" { pll:pll|altpll:altpll_component|_clk0 pll:pll|altpll:altpll_component|_clk0~clkctrl vga_data8:vga_data8|vcnt[31] } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.663 ns" { pll:pll|altpll:altpll_component|_clk0 {} pll:pll|altpll:altpll_component|_clk0~clkctrl {} vga_data8:vga_data8|vcnt[31] {} } { 0.000ns 1.091ns 1.035ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0 -1}  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.547 ns" { vga_data8:vga_data8|vcnt[31] vga_data8:vga_data8|Add10~62 vga_data8:vga_data8|vcnt[31] } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "0.547 ns" { vga_data8:vga_data8|vcnt[31] {} vga_data8:vga_data8|Add10~62 {} vga_data8:vga_data8|vcnt[31] {} } { 0.000ns 0.313ns 0.000ns } { 0.000ns 0.150ns 0.084ns } "" } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.663 ns" { pll:pll|altpll:altpll_component|_clk0 pll:pll|altpll:altpll_component|_clk0~clkctrl vga_data8:vga_data8|vcnt[31] } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.663 ns" { pll:pll|altpll:altpll_component|_clk0 {} pll:pll|altpll:altpll_component|_clk0~clkctrl {} vga_data8:vga_data8|vcnt[31] {} } { 0.000ns 1.091ns 1.035ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "Minimum slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_MIN_SLACK_RESULT" "clk register clock_controller:clock_controller_inst\|clk_10ms register clock_controller:clock_controller_inst\|clk_10ms 391 ps " "Info: Minimum slack time is 391 ps for clock \"clk\" between source register \"clock_controller:clock_controller_inst\|clk_10ms\" and destination register \"clock_controller:clock_controller_inst\|clk_10ms\"" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.407 ns + Shortest register register " "Info: + Shortest register to register delay is 0.407 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns clock_controller:clock_controller_inst\|clk_10ms 1 REG LCFF_X1_Y18_N13 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X1_Y18_N13; Fanout = 2; REG Node = 'clock_controller:clock_controller_inst\|clk_10ms'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock_controller:clock_controller_inst|clk_10ms } "NODE_NAME" } } { "clock_controller.v" "" { Text "D:/ZXOPEN2017/DE2/class/vga_clock/clock_controller.v" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.323 ns) 0.323 ns clock_controller:clock_controller_inst\|clk_10ms~0 2 COMB LCCOMB_X1_Y18_N12 1 " "Info: 2: + IC(0.000 ns) + CELL(0.323 ns) = 0.323 ns; Loc. = LCCOMB_X1_Y18_N12; Fanout = 1; COMB Node = 'clock_controller:clock_controller_inst\|clk_10ms~0'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.323 ns" { clock_controller:clock_controller_inst|clk_10ms clock_controller:clock_controller_inst|clk_10ms~0 } "NODE_NAME" } } { "clock_controller.v" "" { Text "D:/ZXOPEN2017/DE2/class/vga_clock/clock_controller.v" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 0.407 ns clock_controller:clock_controller_inst\|clk_10ms 3 REG LCFF_X1_Y18_N13 2 " "Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 0.407 ns; Loc. = LCFF_X1_Y18_N13; Fanout = 2; REG Node = 'clock_controller:clock_controller_inst\|clk_10ms'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { clock_controller:clock_controller_inst|clk_10ms~0 clock_controller:clock_controller_inst|clk_10ms } "NODE_NAME" } } { "clock_controller.v" "" { Text "D:/ZXOPEN2017/DE2/class/vga_clock/clock_controller.v" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.407 ns ( 100.00 % ) " "Info: Total cell delay = 0.407 ns ( 100.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.407 ns" { clock_controller:clock_controller_inst|clk_10ms clock_controller:clock_controller_inst|clk_10ms~0 clock_controller:clock_controller_inst|clk_10ms } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "0.407 ns" { clock_controller:clock_controller_inst|clk_10ms {} clock_controller:clock_controller_inst|clk_10ms~0 {} clock_controller:clock_controller_inst|clk_10ms {} } { 0.000ns 0.000ns 0.000ns } { 0.000ns 0.323ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "0.016 ns - Smallest register register " "Info: - Smallest register to register requirement is 0.016 ns" { { "Info" "ITDB_FULL_HOLD_REQUIREMENT" "0.000 ns + " "Info: + Hold relationship between source and destination is 0.000 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch 0.000 ns " "Info: + Latch edge is 0.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination clk 20.000 ns 0.000 ns  50 " "Info: Clock period of Destination clock \"clk\" is 20.000 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Hold 1 " "Info: Multicycle Hold factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_EDGE_RESULT" "- Launch 0.000 ns " "Info: - Launch edge is 0.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source clk 20.000 ns 0.000 ns  50 " "Info: Clock period of Source clock \"clk\" is 20.000 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Hold 1 " "Info: Multicycle Hold factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "%2!c! Hold relationship between source and destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns + Smallest " "Info: + Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 1.867 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to destination register is 1.867 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns clk 1 CLK PIN_N2 3 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 3; CLK Node = 'clk'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "top.v" "" { Text "D:/ZXOPEN2017/DE2/class/vga_clock/top.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.331 ns) + CELL(0.537 ns) 1.867 ns clock_controller:clock_controller_inst\|clk_10ms 2 REG LCFF_X1_Y18_N13 2 " "Info: 2: + IC(0.331 ns) + CELL(0.537 ns) = 1.867 ns; Loc. = LCFF_X1_Y18_N13; Fanout = 2; REG Node = 'clock_controller:clock_controller_inst\|clk_10ms'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.868 ns" { clk clock_controller:clock_controller_inst|clk_10ms } "NODE_NAME" } } { "clock_controller.v" "" { Text "D:/ZXOPEN2017/DE2/class/vga_clock/clock_controller.v" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 82.27 % ) " "Info: Total cell delay = 1.536 ns ( 82.27 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.331 ns ( 17.73 % ) " "Info: Total interconnect delay = 0.331 ns ( 17.73 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.867 ns" { clk clock_controller:clock_controller_inst|clk_10ms } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "1.867 ns" { clk {} clk~combout {} clock_controller:clock_controller_inst|clk_10ms {} } { 0.000ns 0.000ns 0.331ns } { 0.000ns 0.999ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 1.867 ns - Shortest register " "Info: - Shortest clock path from clock \"clk\" to source register is 1.867 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns clk 1 CLK PIN_N2 3 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 3; CLK Node = 'clk'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "top.v" "" { Text "D:/ZXOPEN2017/DE2/class/vga_clock/top.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.331 ns) + CELL(0.537 ns) 1.867 ns clock_controller:clock_controller_inst\|clk_10ms 2 REG LCFF_X1_Y18_N13 2 " "Info: 2: + IC(0.331 ns) + CELL(0.537 ns) = 1.867 ns; Loc. = LCFF_X1_Y18_N13; Fanout = 2; REG Node = 'clock_controller:clock_controller_inst\|clk_10ms'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.868 ns" { clk clock_controller:clock_controller_inst|clk_10ms } "NODE_NAME" } } { "clock_controller.v" "" { Text "D:/ZXOPEN2017/DE2/class/vga_clock/clock_controller.v" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 82.27 % ) " "Info: Total cell delay = 1.536 ns ( 82.27 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.331 ns ( 17.73 % ) " "Info: Total interconnect delay = 0.331 ns ( 17.73 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.867 ns" { clk clock_controller:clock_controller_inst|clk_10ms } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "1.867 ns" { clk {} clk~combout {} clock_controller:clock_controller_inst|clk_10ms {} } { 0.000ns 0.000ns 0.331ns } { 0.000ns 0.999ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.867 ns" { clk clock_controller:clock_controller_inst|clk_10ms } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "1.867 ns" { clk {} clk~combout {} clock_controller:clock_controller_inst|clk_10ms {} } { 0.000ns 0.000ns 0.331ns } { 0.000ns 0.999ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns - " "Info: - Micro clock to output delay of source is 0.250 ns" {  } { { "clock_controller.v" "" { Text "D:/ZXOPEN2017/DE2/class/vga_clock/clock_controller.v" 7 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.266 ns + " "Info: + Micro hold delay of destination is 0.266 ns" {  } { { "clock_controller.v" "" { Text "D:/ZXOPEN2017/DE2/class/vga_clock/clock_controller.v" 7 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.867 ns" { clk clock_controller:clock_controller_inst|clk_10ms } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "1.867 ns" { clk {} clk~combout {} clock_controller:clock_controller_inst|clk_10ms {} } { 0.000ns 0.000ns 0.331ns } { 0.000ns 0.999ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0 -1}  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.407 ns" { clock_controller:clock_controller_inst|clk_10ms clock_controller:clock_controller_inst|clk_10ms~0 clock_controller:clock_controller_inst|clk_10ms } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "0.407 ns" { clock_controller:clock_controller_inst|clk_10ms {} clock_controller:clock_controller_inst|clk_10ms~0 {} clock_controller:clock_controller_inst|clk_10ms {} } { 0.000ns 0.000ns 0.000ns } { 0.000ns 0.323ns 0.084ns } "" } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.867 ns" { clk clock_controller:clock_controller_inst|clk_10ms } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "1.867 ns" { clk {} clk~combout {} clock_controller:clock_controller_inst|clk_10ms {} } { 0.000ns 0.000ns 0.331ns } { 0.000ns 0.999ns 0.537ns } "" } }  } 0 0 "Minimum slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "vga_data8:vga_data8\|ram256_data:ram256_data\|altsyncram:altsyncram_component\|altsyncram_fpc1:auto_generated\|ram_block1a0~porta_we_reg rst_n clk 9.365 ns memory " "Info: tsu for memory \"vga_data8:vga_data8\|ram256_data:ram256_data\|altsyncram:altsyncram_component\|altsyncram_fpc1:auto_generated\|ram_block1a0~porta_we_reg\" (data pin = \"rst_n\", clock pin = \"clk\") is 9.365 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "9.689 ns + Longest pin memory " "Info: + Longest pin to memory delay is 9.689 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.862 ns) 0.862 ns rst_n 1 PIN PIN_G26 126 " "Info: 1: + IC(0.000 ns) + CELL(0.862 ns) = 0.862 ns; Loc. = PIN_G26; Fanout = 126; PIN Node = 'rst_n'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { rst_n } "NODE_NAME" } } { "top.v" "" { Text "D:/ZXOPEN2017/DE2/class/vga_clock/top.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(6.286 ns) + CELL(0.420 ns) 7.568 ns vga_data8:vga_data8\|wren~3 2 COMB LCCOMB_X28_Y14_N4 1 " "Info: 2: + IC(6.286 ns) + CELL(0.420 ns) = 7.568 ns; Loc. = LCCOMB_X28_Y14_N4; Fanout = 1; COMB Node = 'vga_data8:vga_data8\|wren~3'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "6.706 ns" { rst_n vga_data8:vga_data8|wren~3 } "NODE_NAME" } } { "vga_data8.v" "" { Text "D:/ZXOPEN2017/DE2/class/vga_clock/vga_data8.v" 31 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.254 ns) + CELL(0.393 ns) 8.215 ns vga_data8:vga_data8\|wren~4 3 COMB LCCOMB_X28_Y14_N26 1 " "Info: 3: + IC(0.254 ns) + CELL(0.393 ns) = 8.215 ns; Loc. = LCCOMB_X28_Y14_N26; Fanout = 1; COMB Node = 'vga_data8:vga_data8\|wren~4'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.647 ns" { vga_data8:vga_data8|wren~3 vga_data8:vga_data8|wren~4 } "NODE_NAME" } } { "vga_data8.v" "" { Text "D:/ZXOPEN2017/DE2/class/vga_clock/vga_data8.v" 31 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.248 ns) + CELL(0.150 ns) 8.613 ns vga_data8:vga_data8\|wren~5 4 COMB LCCOMB_X28_Y14_N6 1 " "Info: 4: + IC(0.248 ns) + CELL(0.150 ns) = 8.613 ns; Loc. = LCCOMB_X28_Y14_N6; Fanout = 1; COMB Node = 'vga_data8:vga_data8\|wren~5'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.398 ns" { vga_data8:vga_data8|wren~4 vga_data8:vga_data8|wren~5 } "NODE_NAME" } } { "vga_data8.v" "" { Text "D:/ZXOPEN2017/DE2/class/vga_clock/vga_data8.v" 31 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.767 ns) + CELL(0.309 ns) 9.689 ns vga_data8:vga_data8\|ram256_data:ram256_data\|altsyncram:altsyncram_component\|altsyncram_fpc1:auto_generated\|ram_block1a0~porta_we_reg 5 MEM M4K_X26_Y14 8 " "Info: 5: + IC(0.767 ns) + CELL(0.309 ns) = 9.689 ns; Loc. = M4K_X26_Y14; Fanout = 8; MEM Node = 'vga_data8:vga_data8\|ram256_data:ram256_data\|altsyncram:altsyncram_component\|altsyncram_fpc1:auto_generated\|ram_block1a0~porta_we_reg'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.076 ns" { vga_data8:vga_data8|wren~5 vga_data8:vga_data8|ram256_data:ram256_data|altsyncram:altsyncram_component|altsyncram_fpc1:auto_generated|ram_block1a0~porta_we_reg } "NODE_NAME" } } { "db/altsyncram_fpc1.tdf" "" { Text "D:/ZXOPEN2017/DE2/class/vga_clock/db/altsyncram_fpc1.tdf" 36 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.134 ns ( 22.02 % ) " "Info: Total cell delay = 2.134 ns ( 22.02 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "7.555 ns ( 77.98 % ) " "Info: Total interconnect delay = 7.555 ns ( 77.98 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "9.689 ns" { rst_n vga_data8:vga_data8|wren~3 vga_data8:vga_data8|wren~4 vga_data8:vga_data8|wren~5 vga_data8:vga_data8|ram256_data:ram256_data|altsyncram:altsyncram_component|altsyncram_fpc1:auto_generated|ram_block1a0~porta_we_reg } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "9.689 ns" { rst_n {} rst_n~combout {} vga_data8:vga_data8|wren~3 {} vga_data8:vga_data8|wren~4 {} vga_data8:vga_data8|wren~5 {} vga_data8:vga_data8|ram256_data:ram256_data|altsyncram:altsyncram_component|altsyncram_fpc1:auto_generated|ram_block1a0~porta_we_reg {} } { 0.000ns 0.000ns 6.286ns 0.254ns 0.248ns 0.767ns } { 0.000ns 0.862ns 0.420ns 0.393ns 0.150ns 0.309ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.035 ns + " "Info: + Micro setup delay of destination is 0.035 ns" {  } { { "db/altsyncram_fpc1.tdf" "" { Text "D:/ZXOPEN2017/DE2/class/vga_clock/db/altsyncram_fpc1.tdf" 36 2 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_PLL_OFFSET" "clk pll:pll\|altpll:altpll_component\|_clk0 -2.358 ns - " "Info: - Offset between input clock \"clk\" and output clock \"pll:pll\|altpll:altpll_component\|_clk0\" is -2.358 ns" {  } { { "top.v" "" { Text "D:/ZXOPEN2017/DE2/class/vga_clock/top.v" 3 -1 0 } } { "altpll.tdf" "" { Text "d:/altera/90/quartus/libraries/megafunctions/altpll.tdf" 905 3 0 } }  } 0 0 "%4!c! Offset between input clock \"%1!s!\" and output clock \"%2!s!\" is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "pll:pll\|altpll:altpll_component\|_clk0 destination 2.717 ns - Shortest memory " "Info: - Shortest clock path from clock \"pll:pll\|altpll:altpll_component\|_clk0\" to destination memory is 2.717 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns pll:pll\|altpll:altpll_component\|_clk0 1 CLK PLL_1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'pll:pll\|altpll:altpll_component\|_clk0'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { pll:pll|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "d:/altera/90/quartus/libraries/megafunctions/altpll.tdf" 905 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.091 ns) + CELL(0.000 ns) 1.091 ns pll:pll\|altpll:altpll_component\|_clk0~clkctrl 2 COMB CLKCTRL_G3 98 " "Info: 2: + IC(1.091 ns) + CELL(0.000 ns) = 1.091 ns; Loc. = CLKCTRL_G3; Fanout = 98; COMB Node = 'pll:pll\|altpll:altpll_component\|_clk0~clkctrl'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.091 ns" { pll:pll|altpll:altpll_component|_clk0 pll:pll|altpll:altpll_component|_clk0~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "d:/altera/90/quartus/libraries/megafunctions/altpll.tdf" 905 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.965 ns) + CELL(0.661 ns) 2.717 ns vga_data8:vga_data8\|ram256_data:ram256_data\|altsyncram:altsyncram_component\|altsyncram_fpc1:auto_generated\|ram_block1a0~porta_we_reg 3 MEM M4K_X26_Y14 8 " "Info: 3: + IC(0.965 ns) + CELL(0.661 ns) = 2.717 ns; Loc. = M4K_X26_Y14; Fanout = 8; MEM Node = 'vga_data8:vga_data8\|ram256_data:ram256_data\|altsyncram:altsyncram_component\|altsyncram_fpc1:auto_generated\|ram_block1a0~porta_we_reg'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.626 ns" { pll:pll|altpll:altpll_component|_clk0~clkctrl vga_data8:vga_data8|ram256_data:ram256_data|altsyncram:altsyncram_component|altsyncram_fpc1:auto_generated|ram_block1a0~porta_we_reg } "NODE_NAME" } } { "db/altsyncram_fpc1.tdf" "" { Text "D:/ZXOPEN2017/DE2/class/vga_clock/db/altsyncram_fpc1.tdf" 36 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.661 ns ( 24.33 % ) " "Info: Total cell delay = 0.661 ns ( 24.33 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.056 ns ( 75.67 % ) " "Info: Total interconnect delay = 2.056 ns ( 75.67 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.717 ns" { pll:pll|altpll:altpll_component|_clk0 pll:pll|altpll:altpll_component|_clk0~clkctrl vga_data8:vga_data8|ram256_data:ram256_data|altsyncram:altsyncram_component|altsyncram_fpc1:auto_generated|ram_block1a0~porta_we_reg } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.717 ns" { pll:pll|altpll:altpll_component|_clk0 {} pll:pll|altpll:altpll_component|_clk0~clkctrl {} vga_data8:vga_data8|ram256_data:ram256_data|altsyncram:altsyncram_component|altsyncram_fpc1:auto_generated|ram_block1a0~porta_we_reg {} } { 0.000ns 1.091ns 0.965ns } { 0.000ns 0.000ns 0.661ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "9.689 ns" { rst_n vga_data8:vga_data8|wren~3 vga_data8:vga_data8|wren~4 vga_data8:vga_data8|wren~5 vga_data8:vga_data8|ram256_data:ram256_data|altsyncram:altsyncram_component|altsyncram_fpc1:auto_generated|ram_block1a0~porta_we_reg } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "9.689 ns" { rst_n {} rst_n~combout {} vga_data8:vga_data8|wren~3 {} vga_data8:vga_data8|wren~4 {} vga_data8:vga_data8|wren~5 {} vga_data8:vga_data8|ram256_data:ram256_data|altsyncram:altsyncram_component|altsyncram_fpc1:auto_generated|ram_block1a0~porta_we_reg {} } { 0.000ns 0.000ns 6.286ns 0.254ns 0.248ns 0.767ns } { 0.000ns 0.862ns 0.420ns 0.393ns 0.150ns 0.309ns } "" } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.717 ns" { pll:pll|altpll:altpll_component|_clk0 pll:pll|altpll:altpll_component|_clk0~clkctrl vga_data8:vga_data8|ram256_data:ram256_data|altsyncram:altsyncram_component|altsyncram_fpc1:auto_generated|ram_block1a0~porta_we_reg } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.717 ns" { pll:pll|altpll:altpll_component|_clk0 {} pll:pll|altpll:altpll_component|_clk0~clkctrl {} vga_data8:vga_data8|ram256_data:ram256_data|altsyncram:altsyncram_component|altsyncram_fpc1:auto_generated|ram_block1a0~porta_we_reg {} } { 0.000ns 1.091ns 0.965ns } { 0.000ns 0.000ns 0.661ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "clk r\[0\] vga_data8:vga_data8\|ram256_data:ram256_data\|altsyncram:altsyncram_component\|altsyncram_fpc1:auto_generated\|ram_block1a0~porta_we_reg 13.342 ns memory " "Info: tco from clock \"clk\" to destination pin \"r\[0\]\" through memory \"vga_data8:vga_data8\|ram256_data:ram256_data\|altsyncram:altsyncram_component\|altsyncram_fpc1:auto_generated\|ram_block1a0~porta_we_reg\" is 13.342 ns" { { "Info" "ITDB_FULL_PLL_OFFSET" "clk pll:pll\|altpll:altpll_component\|_clk0 -2.358 ns + " "Info: + Offset between input clock \"clk\" and output clock \"pll:pll\|altpll:altpll_component\|_clk0\" is -2.358 ns" {  } { { "top.v" "" { Text "D:/ZXOPEN2017/DE2/class/vga_clock/top.v" 3 -1 0 } } { "altpll.tdf" "" { Text "d:/altera/90/quartus/libraries/megafunctions/altpll.tdf" 905 3 0 } }  } 0 0 "%4!c! Offset between input clock \"%1!s!\" and output clock \"%2!s!\" is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "pll:pll\|altpll:altpll_component\|_clk0 source 2.717 ns + Longest memory " "Info: + Longest clock path from clock \"pll:pll\|altpll:altpll_component\|_clk0\" to source memory is 2.717 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns pll:pll\|altpll:altpll_component\|_clk0 1 CLK PLL_1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'pll:pll\|altpll:altpll_component\|_clk0'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { pll:pll|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "d:/altera/90/quartus/libraries/megafunctions/altpll.tdf" 905 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.091 ns) + CELL(0.000 ns) 1.091 ns pll:pll\|altpll:altpll_component\|_clk0~clkctrl 2 COMB CLKCTRL_G3 98 " "Info: 2: + IC(1.091 ns) + CELL(0.000 ns) = 1.091 ns; Loc. = CLKCTRL_G3; Fanout = 98; COMB Node = 'pll:pll\|altpll:altpll_component\|_clk0~clkctrl'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.091 ns" { pll:pll|altpll:altpll_component|_clk0 pll:pll|altpll:altpll_component|_clk0~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "d:/altera/90/quartus/libraries/megafunctions/altpll.tdf" 905 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.965 ns) + CELL(0.661 ns) 2.717 ns vga_data8:vga_data8\|ram256_data:ram256_data\|altsyncram:altsyncram_component\|altsyncram_fpc1:auto_generated\|ram_block1a0~porta_we_reg 3 MEM M4K_X26_Y14 8 " "Info: 3: + IC(0.965 ns) + CELL(0.661 ns) = 2.717 ns; Loc. = M4K_X26_Y14; Fanout = 8; MEM Node = 'vga_data8:vga_data8\|ram256_data:ram256_data\|altsyncram:altsyncram_component\|altsyncram_fpc1:auto_generated\|ram_block1a0~porta_we_reg'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.626 ns" { pll:pll|altpll:altpll_component|_clk0~clkctrl vga_data8:vga_data8|ram256_data:ram256_data|altsyncram:altsyncram_component|altsyncram_fpc1:auto_generated|ram_block1a0~porta_we_reg } "NODE_NAME" } } { "db/altsyncram_fpc1.tdf" "" { Text "D:/ZXOPEN2017/DE2/class/vga_clock/db/altsyncram_fpc1.tdf" 36 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.661 ns ( 24.33 % ) " "Info: Total cell delay = 0.661 ns ( 24.33 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.056 ns ( 75.67 % ) " "Info: Total interconnect delay = 2.056 ns ( 75.67 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.717 ns" { pll:pll|altpll:altpll_component|_clk0 pll:pll|altpll:altpll_component|_clk0~clkctrl vga_data8:vga_data8|ram256_data:ram256_data|altsyncram:altsyncram_component|altsyncram_fpc1:auto_generated|ram_block1a0~porta_we_reg } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.717 ns" { pll:pll|altpll:altpll_component|_clk0 {} pll:pll|altpll:altpll_component|_clk0~clkctrl {} vga_data8:vga_data8|ram256_data:ram256_data|altsyncram:altsyncram_component|altsyncram_fpc1:auto_generated|ram_block1a0~porta_we_reg {} } { 0.000ns 1.091ns 0.965ns } { 0.000ns 0.000ns 0.661ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.209 ns + " "Info: + Micro clock to output delay of source is 0.209 ns" {  } { { "db/altsyncram_fpc1.tdf" "" { Text "D:/ZXOPEN2017/DE2/class/vga_clock/db/altsyncram_fpc1.tdf" 36 2 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "12.774 ns + Longest memory pin " "Info: + Longest memory to pin delay is 12.774 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns vga_data8:vga_data8\|ram256_data:ram256_data\|altsyncram:altsyncram_component\|altsyncram_fpc1:auto_generated\|ram_block1a0~porta_we_reg 1 MEM M4K_X26_Y14 8 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = M4K_X26_Y14; Fanout = 8; MEM Node = 'vga_data8:vga_data8\|ram256_data:ram256_data\|altsyncram:altsyncram_component\|altsyncram_fpc1:auto_generated\|ram_block1a0~porta_we_reg'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { vga_data8:vga_data8|ram256_data:ram256_data|altsyncram:altsyncram_component|altsyncram_fpc1:auto_generated|ram_block1a0~porta_we_reg } "NODE_NAME" } } { "db/altsyncram_fpc1.tdf" "" { Text "D:/ZXOPEN2017/DE2/class/vga_clock/db/altsyncram_fpc1.tdf" 36 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.993 ns) 2.993 ns vga_data8:vga_data8\|ram256_data:ram256_data\|altsyncram:altsyncram_component\|altsyncram_fpc1:auto_generated\|q_a\[6\] 2 MEM M4K_X26_Y14 1 " "Info: 2: + IC(0.000 ns) + CELL(2.993 ns) = 2.993 ns; Loc. = M4K_X26_Y14; Fanout = 1; MEM Node = 'vga_data8:vga_data8\|ram256_data:ram256_data\|altsyncram:altsyncram_component\|altsyncram_fpc1:auto_generated\|q_a\[6\]'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.993 ns" { vga_data8:vga_data8|ram256_data:ram256_data|altsyncram:altsyncram_component|altsyncram_fpc1:auto_generated|ram_block1a0~porta_we_reg vga_data8:vga_data8|ram256_data:ram256_data|altsyncram:altsyncram_component|altsyncram_fpc1:auto_generated|q_a[6] } "NODE_NAME" } } { "db/altsyncram_fpc1.tdf" "" { Text "D:/ZXOPEN2017/DE2/class/vga_clock/db/altsyncram_fpc1.tdf" 32 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.371 ns) + CELL(0.275 ns) 3.639 ns vga_data8:vga_data8\|Mux5~0 3 COMB LCCOMB_X25_Y14_N28 1 " "Info: 3: + IC(0.371 ns) + CELL(0.275 ns) = 3.639 ns; Loc. = LCCOMB_X25_Y14_N28; Fanout = 1; COMB Node = 'vga_data8:vga_data8\|Mux5~0'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.646 ns" { vga_data8:vga_data8|ram256_data:ram256_data|altsyncram:altsyncram_component|altsyncram_fpc1:auto_generated|q_a[6] vga_data8:vga_data8|Mux5~0 } "NODE_NAME" } } { "vga_data8.v" "" { Text "D:/ZXOPEN2017/DE2/class/vga_clock/vga_data8.v" 143 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.244 ns) + CELL(0.420 ns) 4.303 ns vga_data8:vga_data8\|Mux5~1 4 COMB LCCOMB_X25_Y14_N18 1 " "Info: 4: + IC(0.244 ns) + CELL(0.420 ns) = 4.303 ns; Loc. = LCCOMB_X25_Y14_N18; Fanout = 1; COMB Node = 'vga_data8:vga_data8\|Mux5~1'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.664 ns" { vga_data8:vga_data8|Mux5~0 vga_data8:vga_data8|Mux5~1 } "NODE_NAME" } } { "vga_data8.v" "" { Text "D:/ZXOPEN2017/DE2/class/vga_clock/vga_data8.v" 143 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.251 ns) + CELL(0.419 ns) 4.973 ns vga_data8:vga_data8\|Mux5~4 5 COMB LCCOMB_X25_Y14_N0 1 " "Info: 5: + IC(0.251 ns) + CELL(0.419 ns) = 4.973 ns; Loc. = LCCOMB_X25_Y14_N0; Fanout = 1; COMB Node = 'vga_data8:vga_data8\|Mux5~4'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.670 ns" { vga_data8:vga_data8|Mux5~1 vga_data8:vga_data8|Mux5~4 } "NODE_NAME" } } { "vga_data8.v" "" { Text "D:/ZXOPEN2017/DE2/class/vga_clock/vga_data8.v" 143 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.998 ns) + CELL(0.437 ns) 6.408 ns vga_data8:vga_data8\|rgb30\[20\]~44 6 COMB LCCOMB_X28_Y12_N16 1 " "Info: 6: + IC(0.998 ns) + CELL(0.437 ns) = 6.408 ns; Loc. = LCCOMB_X28_Y12_N16; Fanout = 1; COMB Node = 'vga_data8:vga_data8\|rgb30\[20\]~44'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.435 ns" { vga_data8:vga_data8|Mux5~4 vga_data8:vga_data8|rgb30[20]~44 } "NODE_NAME" } } { "vga_data8.v" "" { Text "D:/ZXOPEN2017/DE2/class/vga_clock/vga_data8.v" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.259 ns) + CELL(0.275 ns) 6.942 ns vga_data8:vga_data8\|rgb30\[20\]~47 7 COMB LCCOMB_X28_Y12_N2 29 " "Info: 7: + IC(0.259 ns) + CELL(0.275 ns) = 6.942 ns; Loc. = LCCOMB_X28_Y12_N2; Fanout = 29; COMB Node = 'vga_data8:vga_data8\|rgb30\[20\]~47'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.534 ns" { vga_data8:vga_data8|rgb30[20]~44 vga_data8:vga_data8|rgb30[20]~47 } "NODE_NAME" } } { "vga_data8.v" "" { Text "D:/ZXOPEN2017/DE2/class/vga_clock/vga_data8.v" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.034 ns) + CELL(2.798 ns) 12.774 ns r\[0\] 8 PIN PIN_C8 0 " "Info: 8: + IC(3.034 ns) + CELL(2.798 ns) = 12.774 ns; Loc. = PIN_C8; Fanout = 0; PIN Node = 'r\[0\]'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "5.832 ns" { vga_data8:vga_data8|rgb30[20]~47 r[0] } "NODE_NAME" } } { "top.v" "" { Text "D:/ZXOPEN2017/DE2/class/vga_clock/top.v" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "7.617 ns ( 59.63 % ) " "Info: Total cell delay = 7.617 ns ( 59.63 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.157 ns ( 40.37 % ) " "Info: Total interconnect delay = 5.157 ns ( 40.37 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "12.774 ns" { vga_data8:vga_data8|ram256_data:ram256_data|altsyncram:altsyncram_component|altsyncram_fpc1:auto_generated|ram_block1a0~porta_we_reg vga_data8:vga_data8|ram256_data:ram256_data|altsyncram:altsyncram_component|altsyncram_fpc1:auto_generated|q_a[6] vga_data8:vga_data8|Mux5~0 vga_data8:vga_data8|Mux5~1 vga_data8:vga_data8|Mux5~4 vga_data8:vga_data8|rgb30[20]~44 vga_data8:vga_data8|rgb30[20]~47 r[0] } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "12.774 ns" { vga_data8:vga_data8|ram256_data:ram256_data|altsyncram:altsyncram_component|altsyncram_fpc1:auto_generated|ram_block1a0~porta_we_reg {} vga_data8:vga_data8|ram256_data:ram256_data|altsyncram:altsyncram_component|altsyncram_fpc1:auto_generated|q_a[6] {} vga_data8:vga_data8|Mux5~0 {} vga_data8:vga_data8|Mux5~1 {} vga_data8:vga_data8|Mux5~4 {} vga_data8:vga_data8|rgb30[20]~44 {} vga_data8:vga_data8|rgb30[20]~47 {} r[0] {} } { 0.000ns 0.000ns 0.371ns 0.244ns 0.251ns 0.998ns 0.259ns 3.034ns } { 0.000ns 2.993ns 0.275ns 0.420ns 0.419ns 0.437ns 0.275ns 2.798ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.717 ns" { pll:pll|altpll:altpll_component|_clk0 pll:pll|altpll:altpll_component|_clk0~clkctrl vga_data8:vga_data8|ram256_data:ram256_data|altsyncram:altsyncram_component|altsyncram_fpc1:auto_generated|ram_block1a0~porta_we_reg } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.717 ns" { pll:pll|altpll:altpll_component|_clk0 {} pll:pll|altpll:altpll_component|_clk0~clkctrl {} vga_data8:vga_data8|ram256_data:ram256_data|altsyncram:altsyncram_component|altsyncram_fpc1:auto_generated|ram_block1a0~porta_we_reg {} } { 0.000ns 1.091ns 0.965ns } { 0.000ns 0.000ns 0.661ns } "" } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "12.774 ns" { vga_data8:vga_data8|ram256_data:ram256_data|altsyncram:altsyncram_component|altsyncram_fpc1:auto_generated|ram_block1a0~porta_we_reg vga_data8:vga_data8|ram256_data:ram256_data|altsyncram:altsyncram_component|altsyncram_fpc1:auto_generated|q_a[6] vga_data8:vga_data8|Mux5~0 vga_data8:vga_data8|Mux5~1 vga_data8:vga_data8|Mux5~4 vga_data8:vga_data8|rgb30[20]~44 vga_data8:vga_data8|rgb30[20]~47 r[0] } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "12.774 ns" { vga_data8:vga_data8|ram256_data:ram256_data|altsyncram:altsyncram_component|altsyncram_fpc1:auto_generated|ram_block1a0~porta_we_reg {} vga_data8:vga_data8|ram256_data:ram256_data|altsyncram:altsyncram_component|altsyncram_fpc1:auto_generated|q_a[6] {} vga_data8:vga_data8|Mux5~0 {} vga_data8:vga_data8|Mux5~1 {} vga_data8:vga_data8|Mux5~4 {} vga_data8:vga_data8|rgb30[20]~44 {} vga_data8:vga_data8|rgb30[20]~47 {} r[0] {} } { 0.000ns 0.000ns 0.371ns 0.244ns 0.251ns 0.998ns 0.259ns 3.034ns } { 0.000ns 2.993ns 0.275ns 0.420ns 0.419ns 0.437ns 0.275ns 2.798ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "vga_data8:vga_data8\|ram256_data:ram256_data\|altsyncram:altsyncram_component\|altsyncram_fpc1:auto_generated\|ram_block1a0~porta_we_reg rst_n clk -9.096 ns memory " "Info: th for memory \"vga_data8:vga_data8\|ram256_data:ram256_data\|altsyncram:altsyncram_component\|altsyncram_fpc1:auto_generated\|ram_block1a0~porta_we_reg\" (data pin = \"rst_n\", clock pin = \"clk\") is -9.096 ns" { { "Info" "ITDB_FULL_PLL_OFFSET" "clk pll:pll\|altpll:altpll_component\|_clk0 -2.358 ns + " "Info: + Offset between input clock \"clk\" and output clock \"pll:pll\|altpll:altpll_component\|_clk0\" is -2.358 ns" {  } { { "top.v" "" { Text "D:/ZXOPEN2017/DE2/class/vga_clock/top.v" 3 -1 0 } } { "altpll.tdf" "" { Text "d:/altera/90/quartus/libraries/megafunctions/altpll.tdf" 905 3 0 } }  } 0 0 "%4!c! Offset between input clock \"%1!s!\" and output clock \"%2!s!\" is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "pll:pll\|altpll:altpll_component\|_clk0 destination 2.717 ns + Longest memory " "Info: + Longest clock path from clock \"pll:pll\|altpll:altpll_component\|_clk0\" to destination memory is 2.717 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns pll:pll\|altpll:altpll_component\|_clk0 1 CLK PLL_1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'pll:pll\|altpll:altpll_component\|_clk0'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { pll:pll|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "d:/altera/90/quartus/libraries/megafunctions/altpll.tdf" 905 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.091 ns) + CELL(0.000 ns) 1.091 ns pll:pll\|altpll:altpll_component\|_clk0~clkctrl 2 COMB CLKCTRL_G3 98 " "Info: 2: + IC(1.091 ns) + CELL(0.000 ns) = 1.091 ns; Loc. = CLKCTRL_G3; Fanout = 98; COMB Node = 'pll:pll\|altpll:altpll_component\|_clk0~clkctrl'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.091 ns" { pll:pll|altpll:altpll_component|_clk0 pll:pll|altpll:altpll_component|_clk0~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "d:/altera/90/quartus/libraries/megafunctions/altpll.tdf" 905 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.965 ns) + CELL(0.661 ns) 2.717 ns vga_data8:vga_data8\|ram256_data:ram256_data\|altsyncram:altsyncram_component\|altsyncram_fpc1:auto_generated\|ram_block1a0~porta_we_reg 3 MEM M4K_X26_Y14 8 " "Info: 3: + IC(0.965 ns) + CELL(0.661 ns) = 2.717 ns; Loc. = M4K_X26_Y14; Fanout = 8; MEM Node = 'vga_data8:vga_data8\|ram256_data:ram256_data\|altsyncram:altsyncram_component\|altsyncram_fpc1:auto_generated\|ram_block1a0~porta_we_reg'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.626 ns" { pll:pll|altpll:altpll_component|_clk0~clkctrl vga_data8:vga_data8|ram256_data:ram256_data|altsyncram:altsyncram_component|altsyncram_fpc1:auto_generated|ram_block1a0~porta_we_reg } "NODE_NAME" } } { "db/altsyncram_fpc1.tdf" "" { Text "D:/ZXOPEN2017/DE2/class/vga_clock/db/altsyncram_fpc1.tdf" 36 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.661 ns ( 24.33 % ) " "Info: Total cell delay = 0.661 ns ( 24.33 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.056 ns ( 75.67 % ) " "Info: Total interconnect delay = 2.056 ns ( 75.67 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.717 ns" { pll:pll|altpll:altpll_component|_clk0 pll:pll|altpll:altpll_component|_clk0~clkctrl vga_data8:vga_data8|ram256_data:ram256_data|altsyncram:altsyncram_component|altsyncram_fpc1:auto_generated|ram_block1a0~porta_we_reg } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.717 ns" { pll:pll|altpll:altpll_component|_clk0 {} pll:pll|altpll:altpll_component|_clk0~clkctrl {} vga_data8:vga_data8|ram256_data:ram256_data|altsyncram:altsyncram_component|altsyncram_fpc1:auto_generated|ram_block1a0~porta_we_reg {} } { 0.000ns 1.091ns 0.965ns } { 0.000ns 0.000ns 0.661ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.234 ns + " "Info: + Micro hold delay of destination is 0.234 ns" {  } { { "db/altsyncram_fpc1.tdf" "" { Text "D:/ZXOPEN2017/DE2/class/vga_clock/db/altsyncram_fpc1.tdf" 36 2 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "9.689 ns - Shortest pin memory " "Info: - Shortest pin to memory delay is 9.689 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.862 ns) 0.862 ns rst_n 1 PIN PIN_G26 126 " "Info: 1: + IC(0.000 ns) + CELL(0.862 ns) = 0.862 ns; Loc. = PIN_G26; Fanout = 126; PIN Node = 'rst_n'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { rst_n } "NODE_NAME" } } { "top.v" "" { Text "D:/ZXOPEN2017/DE2/class/vga_clock/top.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(6.286 ns) + CELL(0.420 ns) 7.568 ns vga_data8:vga_data8\|wren~3 2 COMB LCCOMB_X28_Y14_N4 1 " "Info: 2: + IC(6.286 ns) + CELL(0.420 ns) = 7.568 ns; Loc. = LCCOMB_X28_Y14_N4; Fanout = 1; COMB Node = 'vga_data8:vga_data8\|wren~3'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "6.706 ns" { rst_n vga_data8:vga_data8|wren~3 } "NODE_NAME" } } { "vga_data8.v" "" { Text "D:/ZXOPEN2017/DE2/class/vga_clock/vga_data8.v" 31 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.254 ns) + CELL(0.393 ns) 8.215 ns vga_data8:vga_data8\|wren~4 3 COMB LCCOMB_X28_Y14_N26 1 " "Info: 3: + IC(0.254 ns) + CELL(0.393 ns) = 8.215 ns; Loc. = LCCOMB_X28_Y14_N26; Fanout = 1; COMB Node = 'vga_data8:vga_data8\|wren~4'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.647 ns" { vga_data8:vga_data8|wren~3 vga_data8:vga_data8|wren~4 } "NODE_NAME" } } { "vga_data8.v" "" { Text "D:/ZXOPEN2017/DE2/class/vga_clock/vga_data8.v" 31 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.248 ns) + CELL(0.150 ns) 8.613 ns vga_data8:vga_data8\|wren~5 4 COMB LCCOMB_X28_Y14_N6 1 " "Info: 4: + IC(0.248 ns) + CELL(0.150 ns) = 8.613 ns; Loc. = LCCOMB_X28_Y14_N6; Fanout = 1; COMB Node = 'vga_data8:vga_data8\|wren~5'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.398 ns" { vga_data8:vga_data8|wren~4 vga_data8:vga_data8|wren~5 } "NODE_NAME" } } { "vga_data8.v" "" { Text "D:/ZXOPEN2017/DE2/class/vga_clock/vga_data8.v" 31 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.767 ns) + CELL(0.309 ns) 9.689 ns vga_data8:vga_data8\|ram256_data:ram256_data\|altsyncram:altsyncram_component\|altsyncram_fpc1:auto_generated\|ram_block1a0~porta_we_reg 5 MEM M4K_X26_Y14 8 " "Info: 5: + IC(0.767 ns) + CELL(0.309 ns) = 9.689 ns; Loc. = M4K_X26_Y14; Fanout = 8; MEM Node = 'vga_data8:vga_data8\|ram256_data:ram256_data\|altsyncram:altsyncram_component\|altsyncram_fpc1:auto_generated\|ram_block1a0~porta_we_reg'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.076 ns" { vga_data8:vga_data8|wren~5 vga_data8:vga_data8|ram256_data:ram256_data|altsyncram:altsyncram_component|altsyncram_fpc1:auto_generated|ram_block1a0~porta_we_reg } "NODE_NAME" } } { "db/altsyncram_fpc1.tdf" "" { Text "D:/ZXOPEN2017/DE2/class/vga_clock/db/altsyncram_fpc1.tdf" 36 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.134 ns ( 22.02 % ) " "Info: Total cell delay = 2.134 ns ( 22.02 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "7.555 ns ( 77.98 % ) " "Info: Total interconnect delay = 7.555 ns ( 77.98 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "9.689 ns" { rst_n vga_data8:vga_data8|wren~3 vga_data8:vga_data8|wren~4 vga_data8:vga_data8|wren~5 vga_data8:vga_data8|ram256_data:ram256_data|altsyncram:altsyncram_component|altsyncram_fpc1:auto_generated|ram_block1a0~porta_we_reg } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "9.689 ns" { rst_n {} rst_n~combout {} vga_data8:vga_data8|wren~3 {} vga_data8:vga_data8|wren~4 {} vga_data8:vga_data8|wren~5 {} vga_data8:vga_data8|ram256_data:ram256_data|altsyncram:altsyncram_component|altsyncram_fpc1:auto_generated|ram_block1a0~porta_we_reg {} } { 0.000ns 0.000ns 6.286ns 0.254ns 0.248ns 0.767ns } { 0.000ns 0.862ns 0.420ns 0.393ns 0.150ns 0.309ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.717 ns" { pll:pll|altpll:altpll_component|_clk0 pll:pll|altpll:altpll_component|_clk0~clkctrl vga_data8:vga_data8|ram256_data:ram256_data|altsyncram:altsyncram_component|altsyncram_fpc1:auto_generated|ram_block1a0~porta_we_reg } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.717 ns" { pll:pll|altpll:altpll_component|_clk0 {} pll:pll|altpll:altpll_component|_clk0~clkctrl {} vga_data8:vga_data8|ram256_data:ram256_data|altsyncram:altsyncram_component|altsyncram_fpc1:auto_generated|ram_block1a0~porta_we_reg {} } { 0.000ns 1.091ns 0.965ns } { 0.000ns 0.000ns 0.661ns } "" } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "9.689 ns" { rst_n vga_data8:vga_data8|wren~3 vga_data8:vga_data8|wren~4 vga_data8:vga_data8|wren~5 vga_data8:vga_data8|ram256_data:ram256_data|altsyncram:altsyncram_component|altsyncram_fpc1:auto_generated|ram_block1a0~porta_we_reg } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "9.689 ns" { rst_n {} rst_n~combout {} vga_data8:vga_data8|wren~3 {} vga_data8:vga_data8|wren~4 {} vga_data8:vga_data8|wren~5 {} vga_data8:vga_data8|ram256_data:ram256_data|altsyncram:altsyncram_component|altsyncram_fpc1:auto_generated|ram_block1a0~porta_we_reg {} } { 0.000ns 0.000ns 6.286ns 0.254ns 0.248ns 0.767ns } { 0.000ns 0.862ns 0.420ns 0.393ns 0.150ns 0.309ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Critical Warning" "WTAN_REQUIREMENTS_NOT_MET_SLOW" "" "Critical Warning: Timing requirements for slow timing model timing analysis were not met. See Report window for details." {  } {  } 1 0 "Timing requirements for slow timing model timing analysis were not met. See Report window for details." 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 13 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 13 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "214 " "Info: Peak virtual memory: 214 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Wed Apr 05 19:04:04 2017 " "Info: Processing ended: Wed Apr 05 19:04:04 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Info: Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus II " "Info: Running Quartus II EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 132 02/25/2009 SJ Full Version " "Info: Version 9.0 Build 132 02/25/2009 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Wed Apr 05 19:04:05 2017 " "Info: Processing started: Wed Apr 05 19:04:05 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off vga -c vga " "Info: Command: quartus_eda --read_settings_files=off --write_settings_files=off vga -c vga" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IWSC_DONE_HDL_SDO_GENERATION" "vga.vo vga_v.sdo D:/ZXOPEN2017/DE2/class/vga_clock/simulation/modelsim/ simulation " "Info: Generated files \"vga.vo\" and \"vga_v.sdo\" in directory \"D:/ZXOPEN2017/DE2/class/vga_clock/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 0 "Generated files \"%1!s!\" and \"%2!s!\" in directory \"%3!s!\" for EDA %4!s! tool" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 0 s Quartus II " "Info: Quartus II EDA Netlist Writer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "193 " "Info: Peak virtual memory: 193 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Wed Apr 05 19:04:07 2017 " "Info: Processing ended: Wed Apr 05 19:04:07 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Info: Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 107 s " "Info: Quartus II Full Compilation was successful. 0 errors, 107 warnings" {  } {  } 0 0 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
