// Generated by CIRCT firtool-1.62.1
// Standard header to adapt well known macros for register randomization.
`ifndef RANDOMIZE
  `ifdef RANDOMIZE_MEM_INIT
    `define RANDOMIZE
  `endif // RANDOMIZE_MEM_INIT
`endif // not def RANDOMIZE
`ifndef RANDOMIZE
  `ifdef RANDOMIZE_REG_INIT
    `define RANDOMIZE
  `endif // RANDOMIZE_REG_INIT
`endif // not def RANDOMIZE

// RANDOM may be set to an expression that produces a 32-bit random unsigned value.
`ifndef RANDOM
  `define RANDOM $random
`endif // not def RANDOM

// Users can define INIT_RANDOM as general code that gets injected into the
// initializer block for modules with registers.
`ifndef INIT_RANDOM
  `define INIT_RANDOM
`endif // not def INIT_RANDOM

// If using random initialization, you can also define RANDOMIZE_DELAY to
// customize the delay used, otherwise 0.002 is used.
`ifndef RANDOMIZE_DELAY
  `define RANDOMIZE_DELAY 0.002
`endif // not def RANDOMIZE_DELAY

// Define INIT_RANDOM_PROLOG_ for use in our modules below.
`ifndef INIT_RANDOM_PROLOG_
  `ifdef RANDOMIZE
    `ifdef VERILATOR
      `define INIT_RANDOM_PROLOG_ `INIT_RANDOM
    `else  // VERILATOR
      `define INIT_RANDOM_PROLOG_ `INIT_RANDOM #`RANDOMIZE_DELAY begin end
    `endif // VERILATOR
  `else  // RANDOMIZE
    `define INIT_RANDOM_PROLOG_
  `endif // RANDOMIZE
`endif // not def INIT_RANDOM_PROLOG_

// Include register initializers in init blocks unless synthesis is set
`ifndef SYNTHESIS
  `ifndef ENABLE_INITIAL_REG_
    `define ENABLE_INITIAL_REG_
  `endif // not def ENABLE_INITIAL_REG_
`endif // not def SYNTHESIS

// Include rmemory initializers in init blocks unless synthesis is set
`ifndef SYNTHESIS
  `ifndef ENABLE_INITIAL_MEM_
    `define ENABLE_INITIAL_MEM_
  `endif // not def ENABLE_INITIAL_MEM_
`endif // not def SYNTHESIS

module FloatFMA(
  input         clock,
  input         reset,
  input         io_fire,
  input  [63:0] io_fp_a,
  input  [63:0] io_fp_b,
  input  [63:0] io_fp_c,
  input  [2:0]  io_round_mode,
  input  [1:0]  io_fp_format,
  input  [3:0]  io_op_code,
  output [63:0] io_fp_result,
  output [4:0]  io_fflags,
  input         io_fp_aIsFpCanonicalNAN,
  input         io_fp_bIsFpCanonicalNAN,
  input         io_fp_cIsFpCanonicalNAN
);

  wire         UF_f16;
  wire         UF_f32;
  wire         UF_f64;
  wire         NX_f16;
  wire         NX_f32;
  wire         NX_f64;
  wire [106:0] _U_CSA3to2_io_out_sum;
  wire [106:0] _U_CSA3to2_io_out_car;
  wire [106:0] _U_CSAnto2_io_out_sum;
  wire [106:0] _U_CSAnto2_io_out_car;
  wire [106:0] _U_BoothEncoder_io_out_pp_0;
  wire [106:0] _U_BoothEncoder_io_out_pp_1;
  wire [106:0] _U_BoothEncoder_io_out_pp_2;
  wire [106:0] _U_BoothEncoder_io_out_pp_3;
  wire [106:0] _U_BoothEncoder_io_out_pp_4;
  wire [106:0] _U_BoothEncoder_io_out_pp_5;
  wire [106:0] _U_BoothEncoder_io_out_pp_6;
  wire [106:0] _U_BoothEncoder_io_out_pp_7;
  wire [106:0] _U_BoothEncoder_io_out_pp_8;
  wire [106:0] _U_BoothEncoder_io_out_pp_9;
  wire [106:0] _U_BoothEncoder_io_out_pp_10;
  wire [106:0] _U_BoothEncoder_io_out_pp_11;
  wire [106:0] _U_BoothEncoder_io_out_pp_12;
  wire [106:0] _U_BoothEncoder_io_out_pp_13;
  wire [106:0] _U_BoothEncoder_io_out_pp_14;
  wire [106:0] _U_BoothEncoder_io_out_pp_15;
  wire [106:0] _U_BoothEncoder_io_out_pp_16;
  wire [106:0] _U_BoothEncoder_io_out_pp_17;
  wire [106:0] _U_BoothEncoder_io_out_pp_18;
  wire [106:0] _U_BoothEncoder_io_out_pp_19;
  wire [106:0] _U_BoothEncoder_io_out_pp_20;
  wire [106:0] _U_BoothEncoder_io_out_pp_21;
  wire [106:0] _U_BoothEncoder_io_out_pp_22;
  wire [106:0] _U_BoothEncoder_io_out_pp_23;
  wire [106:0] _U_BoothEncoder_io_out_pp_24;
  wire [106:0] _U_BoothEncoder_io_out_pp_25;
  wire [106:0] _U_BoothEncoder_io_out_pp_26;
  reg          fire_reg0_last_r;
  reg          fire_reg1_last_r;
  reg          is_fp64_reg0;
  reg          is_fp64_reg1;
  reg          is_fp64_reg2;
  wire         is_fp32 = io_fp_format == 2'h2;
  reg          is_fp32_reg0;
  reg          is_fp32_reg1;
  reg          is_fp32_reg2;
  reg          is_sub_f64_reg0;
  reg          rshift_guard_reg;
  reg          rshift_round_reg;
  reg          rshift_sticky_reg;
  reg  [161:0] fp_c_rshiftValue_inv_reg;
  reg          CSA3to2_in_b_r;
  reg          CSA3to2_in_b_r_1;
  reg          adder_f32_r;
  reg          adder_f16_r;
  reg          adder_is_negative_reg1;
  reg          adder_is_negative_reg2;
  reg  [11:0]  E_greater_reg2_r;
  reg  [11:0]  E_greater_reg2_r_1;
  reg  [11:0]  E_greater_reg2;
  reg  [11:0]  lshift_value_max_reg0;
  reg  [163:0] tzd_adder_reg1;
  reg  [162:0] lzd_adder_inv_mask_reg1;
  reg          lshift_mask_valid_reg;
  reg  [163:0] adder_f64_reg1;
  reg  [76:0]  adder_f32_reg1;
  reg  [37:0]  adder_f16_reg1;
  reg  [51:0]  fraction_result_no_round_reg;
  reg          sign_result_temp_f64_reg2_r;
  reg          sign_result_temp_f64_reg2_r_1;
  reg          sign_result_temp_f64_reg2_r_2;
  reg          sign_result_temp_f64_reg2;
  reg          sign_result_temp_f32_reg2_r;
  reg          sign_result_temp_f32_reg2_r_1;
  reg          sign_result_temp_f32_reg2_r_2;
  reg          sign_result_temp_f32_reg2;
  reg          sign_result_temp_f16_reg2_r;
  reg          sign_result_temp_f16_reg2_r_1;
  reg          sign_result_temp_f16_reg2_r_2;
  reg          sign_result_temp_f16_reg2;
  reg          RNE_reg2_r;
  reg          RNE_reg2_r_1;
  reg          RNE_reg2;
  reg          RTZ_reg2_r;
  reg          RTZ_reg2_r_1;
  reg          RTZ_reg2;
  reg          RDN_reg2_r;
  reg          RDN_reg2_r_1;
  reg          RDN_reg2;
  reg          RUP_reg2_r;
  reg          RUP_reg2_r_1;
  reg          RUP_reg2;
  reg          RMM_reg2_r;
  reg          RMM_reg2_r_1;
  reg          RMM_reg2;
  reg          sticky_f64_reg2_r;
  reg          sticky_f64_reg2;
  reg          sticky_f32_reg2_r;
  reg          sticky_f32_reg2;
  reg          sticky_f16_reg2_r;
  reg          sticky_f16_reg2;
  reg          sticky_uf_f64_reg2_r;
  reg          sticky_uf_f64_reg2;
  reg          sticky_uf_f32_reg2_r;
  reg          sticky_uf_f32_reg2;
  reg          sticky_uf_f16_reg2_r;
  reg          sticky_uf_f16_reg2;
  reg          round_lshift_f64_reg2;
  reg          round_lshift_f32_reg2;
  reg          round_lshift_f16_reg2;
  reg          guard_lshift_f64_reg2;
  reg          guard_lshift_f32_reg2;
  reg          guard_lshift_f16_reg2;
  wire         round_f64 =
    adder_is_negative_reg2 & ~sticky_f64_reg2 ^ round_lshift_f64_reg2;
  wire         round_f32 =
    adder_is_negative_reg2 & ~sticky_f32_reg2 ^ round_lshift_f32_reg2;
  wire         round_f16 =
    adder_is_negative_reg2 & ~sticky_f16_reg2 ^ round_lshift_f16_reg2;
  wire         guard_f64 =
    adder_is_negative_reg2 & ~sticky_f64_reg2 & round_lshift_f64_reg2
    ^ guard_lshift_f64_reg2;
  wire         guard_f32 =
    adder_is_negative_reg2 & ~sticky_f32_reg2 & round_lshift_f32_reg2
    ^ guard_lshift_f32_reg2;
  wire         guard_f16 =
    adder_is_negative_reg2 & ~sticky_f16_reg2 & round_lshift_f16_reg2
    ^ guard_lshift_f16_reg2;
  reg          round_lshift_uf_f64_reg2;
  reg          round_lshift_uf_f32_reg2;
  reg          round_lshift_uf_f16_reg2;
  wire         round_uf_f64 =
    adder_is_negative_reg2 & ~sticky_uf_f64_reg2 ^ round_lshift_uf_f64_reg2;
  wire         round_uf_f32 =
    adder_is_negative_reg2 & ~sticky_uf_f32_reg2 ^ round_lshift_uf_f32_reg2;
  wire         round_uf_f16 =
    adder_is_negative_reg2 & ~sticky_uf_f16_reg2 ^ round_lshift_uf_f16_reg2;
  wire         _round_add1_uf_f64_T_4 = RDN_reg2 & sign_result_temp_f64_reg2;
  wire         _NX_f64_T = guard_f64 | round_f64;
  wire         round_add1_f64 =
    RNE_reg2 & guard_f64 & (fraction_result_no_round_reg[0] | round_f64 | sticky_f64_reg2)
    | _round_add1_uf_f64_T_4 & (_NX_f64_T | sticky_f64_reg2) | RUP_reg2
    & ~sign_result_temp_f64_reg2 & (_NX_f64_T | sticky_f64_reg2) | RMM_reg2 & guard_f64
    | adder_is_negative_reg2 & ~guard_f64 & ~round_f64 & ~sticky_f64_reg2;
  wire         _round_add1_uf_f32_T_4 = RDN_reg2 & sign_result_temp_f32_reg2;
  wire         _NX_f32_T = guard_f32 | round_f32;
  wire         round_add1_f32 =
    RNE_reg2 & guard_f32 & (fraction_result_no_round_reg[0] | round_f32 | sticky_f32_reg2)
    | _round_add1_uf_f32_T_4 & (_NX_f32_T | sticky_f32_reg2) | RUP_reg2
    & ~sign_result_temp_f32_reg2 & (_NX_f32_T | sticky_f32_reg2) | RMM_reg2 & guard_f32
    | adder_is_negative_reg2 & ~guard_f32 & ~round_f32 & ~sticky_f32_reg2;
  wire         _round_add1_uf_f16_T_4 = RDN_reg2 & sign_result_temp_f16_reg2;
  wire         _NX_f16_T = guard_f16 | round_f16;
  wire         round_add1_f16 =
    RNE_reg2 & guard_f16 & (fraction_result_no_round_reg[0] | round_f16 | sticky_f16_reg2)
    | _round_add1_uf_f16_T_4 & (_NX_f16_T | sticky_f16_reg2) | RUP_reg2
    & ~sign_result_temp_f16_reg2 & (_NX_f16_T | sticky_f16_reg2) | RMM_reg2 & guard_f16
    | adder_is_negative_reg2 & ~guard_f16 & ~round_f16 & ~sticky_f16_reg2;
  wire         _round_add1_uf_f64_T_11 = round_f64 | round_uf_f64;
  wire         _round_add1_uf_f32_T_11 = round_f32 | round_uf_f32;
  wire         _round_add1_uf_f16_T_11 = round_f16 | round_uf_f16;
  wire         exponent_add_1_f64 = (&fraction_result_no_round_reg) & round_add1_f64;
  wire         exponent_add_1_f32 =
    (&(fraction_result_no_round_reg[22:0])) & round_add1_f32;
  wire         exponent_add_1_f16 =
    (&(fraction_result_no_round_reg[9:0])) & round_add1_f16;
  reg          is_fix_reg2;
  reg  [7:0]   lshift_value_reg2;
  wire [11:0]  _exponent_result_add_value_f64_T_5 =
    12'(E_greater_reg2 - {4'h0, lshift_value_reg2});
  wire [11:0]  exponent_result_add_value_f64 =
    exponent_add_1_f64 | is_fix_reg2
      ? 12'(_exponent_result_add_value_f64_T_5 + 12'h1)
      : _exponent_result_add_value_f64_T_5;
  wire [8:0]   _GEN = {2'h0, lshift_value_reg2[6:0]};
  wire [8:0]   exponent_result_add_value_f32 =
    exponent_add_1_f32 | is_fix_reg2
      ? 9'(9'(E_greater_reg2[8:0] - _GEN) + 9'h1)
      : 9'(E_greater_reg2[8:0] - _GEN);
  wire [5:0]   exponent_result_add_value_f16 =
    exponent_add_1_f16 | is_fix_reg2
      ? 6'(6'(E_greater_reg2[5:0] - lshift_value_reg2[5:0]) + 6'h1)
      : 6'(E_greater_reg2[5:0] - lshift_value_reg2[5:0]);
  wire         exponent_overflow_f64 =
    exponent_result_add_value_f64[11] | (&(exponent_result_add_value_f64[10:0]));
  wire         exponent_overflow_f32 =
    exponent_result_add_value_f32[8] | (&(exponent_result_add_value_f32[7:0]));
  wire         exponent_overflow_f16 =
    exponent_result_add_value_f16[5] | (&(exponent_result_add_value_f16[4:0]));
  reg          exponent_is_min_f64;
  reg          exponent_is_min_f32;
  reg          exponent_is_min_f16;
  assign NX_f64 = _NX_f64_T | sticky_f64_reg2;
  assign NX_f32 = _NX_f32_T | sticky_f32_reg2;
  assign NX_f16 = _NX_f16_T | sticky_f16_reg2;
  assign UF_f64 =
    NX_f64 & exponent_is_min_f64
    & (~exponent_add_1_f64
       | ~(guard_f64
           & (RNE_reg2 & round_f64 & (guard_f64 | round_uf_f64 | sticky_uf_f64_reg2)
              | _round_add1_uf_f64_T_4 & (_round_add1_uf_f64_T_11 | sticky_uf_f64_reg2)
              | RUP_reg2 & ~sign_result_temp_f64_reg2
              & (_round_add1_uf_f64_T_11 | sticky_uf_f64_reg2) | RMM_reg2 & round_f64)));
  assign UF_f32 =
    NX_f32 & exponent_is_min_f32
    & (~exponent_add_1_f32
       | ~(guard_f32
           & (RNE_reg2 & round_f32 & (guard_f32 | round_uf_f32 | sticky_uf_f32_reg2)
              | _round_add1_uf_f32_T_4 & (_round_add1_uf_f32_T_11 | sticky_uf_f32_reg2)
              | RUP_reg2 & ~sign_result_temp_f32_reg2
              & (_round_add1_uf_f32_T_11 | sticky_uf_f32_reg2) | RMM_reg2 & round_f32)));
  assign UF_f16 =
    NX_f16 & exponent_is_min_f16
    & (~exponent_add_1_f16
       | ~(guard_f16
           & (RNE_reg2 & round_f16 & (guard_f16 | round_uf_f16 | sticky_uf_f16_reg2)
              | _round_add1_uf_f16_T_4 & (_round_add1_uf_f16_T_11 | sticky_uf_f16_reg2)
              | RUP_reg2 & ~sign_result_temp_f16_reg2
              & (_round_add1_uf_f16_T_11 | sticky_uf_f16_reg2) | RMM_reg2 & round_f16)));
  reg          normal_result_is_zero_f64_reg2_r;
  reg          normal_result_is_zero_f64_reg2;
  reg          normal_result_is_zero_f32_reg2_r;
  reg          normal_result_is_zero_f32_reg2;
  reg          normal_result_is_zero_f16_reg2_r;
  reg          normal_result_is_zero_f16_reg2;
  reg          has_zero_f64_reg2_r;
  reg          has_zero_f64_reg2_r_1;
  reg          has_zero_f64_reg2_r_2;
  wire         has_zero_f64_reg2 = has_zero_f64_reg2_r_2 | normal_result_is_zero_f64_reg2;
  reg          has_zero_f32_reg2_r;
  reg          has_zero_f32_reg2_r_1;
  reg          has_zero_f32_reg2_r_2;
  wire         has_zero_f32_reg2 = has_zero_f32_reg2_r_2 | normal_result_is_zero_f32_reg2;
  reg          has_zero_f16_reg2_r;
  reg          has_zero_f16_reg2_r_1;
  reg          has_zero_f16_reg2_r_2;
  wire         has_zero_f16_reg2 = has_zero_f16_reg2_r_2 | normal_result_is_zero_f16_reg2;
  wire [63:0]  normal_result_f64 =
    {sign_result_temp_f64_reg2,
     exponent_is_min_f64
       ? {10'h0, exponent_add_1_f64}
       : exponent_result_add_value_f64[10:0],
     round_add1_f64
       ? 52'(fraction_result_no_round_reg + 52'h1)
       : fraction_result_no_round_reg};
  wire [31:0]  normal_result_f32 =
    {sign_result_temp_f32_reg2,
     exponent_is_min_f32
       ? {7'h0, exponent_add_1_f32}
       : exponent_result_add_value_f32[7:0],
     round_add1_f32
       ? 23'(fraction_result_no_round_reg[22:0] + 23'h1)
       : fraction_result_no_round_reg[22:0]};
  wire [15:0]  normal_result_f16 =
    {sign_result_temp_f16_reg2,
     exponent_is_min_f16
       ? {4'h0, exponent_add_1_f16}
       : exponent_result_add_value_f16[4:0],
     round_add1_f16
       ? 10'(fraction_result_no_round_reg[9:0] + 10'h1)
       : fraction_result_no_round_reg[9:0]};
  reg  [63:0]  fp_result_fp_a_or_b_is_zero_reg_r;
  reg  [63:0]  fp_result_fp_a_or_b_is_zero_reg_r_1;
  reg  [63:0]  fp_result_fp_a_or_b_is_zero_reg;
  reg          has_nan_f64_reg2_r;
  reg          has_nan_f64_reg2_r_1;
  reg          has_nan_f64_reg2;
  reg          has_nan_f64_is_NV_reg2_r;
  reg          has_nan_f64_is_NV_reg2_r_1;
  reg          has_nan_f64_is_NV_reg2;
  reg          has_inf_f64_reg2_r;
  reg          has_inf_f64_reg2_r_1;
  reg          has_inf_f64_reg2;
  reg          has_inf_f64_is_NV_reg2_r;
  reg          has_inf_f64_is_NV_reg2_r_1;
  reg          has_inf_f64_is_NV_reg2;
  reg          has_inf_f64_result_inf_sign_reg2_r;
  reg          has_inf_f64_result_inf_sign_reg2_r_1;
  reg          has_inf_f64_result_inf_sign_reg2;
  reg          fp_a_or_b_is_zero_f64_reg2_r;
  reg          fp_a_or_b_is_zero_f64_reg2_r_1;
  reg          fp_a_or_b_is_zero_f64_reg2;
  reg          has_nan_f32_reg2_r;
  reg          has_nan_f32_reg2_r_1;
  reg          has_nan_f32_reg2;
  reg          has_nan_f32_is_NV_reg2_r;
  reg          has_nan_f32_is_NV_reg2_r_1;
  reg          has_nan_f32_is_NV_reg2;
  reg          has_inf_f32_reg2_r;
  reg          has_inf_f32_reg2_r_1;
  reg          has_inf_f32_reg2;
  reg          has_inf_f32_is_NV_reg2_r;
  reg          has_inf_f32_is_NV_reg2_r_1;
  reg          has_inf_f32_is_NV_reg2;
  reg          has_inf_f32_result_inf_sign_reg2_r;
  reg          has_inf_f32_result_inf_sign_reg2_r_1;
  reg          has_inf_f32_result_inf_sign_reg2;
  reg          fp_a_or_b_is_zero_f32_reg2_r;
  reg          fp_a_or_b_is_zero_f32_reg2_r_1;
  reg          fp_a_or_b_is_zero_f32_reg2;
  reg          has_nan_f16_reg2_r;
  reg          has_nan_f16_reg2_r_1;
  reg          has_nan_f16_reg2;
  reg          has_nan_f16_is_NV_reg2_r;
  reg          has_nan_f16_is_NV_reg2_r_1;
  reg          has_nan_f16_is_NV_reg2;
  reg          has_inf_f16_reg2_r;
  reg          has_inf_f16_reg2_r_1;
  reg          has_inf_f16_reg2;
  reg          has_inf_f16_is_NV_reg2_r;
  reg          has_inf_f16_is_NV_reg2_r_1;
  reg          has_inf_f16_is_NV_reg2;
  reg          has_inf_f16_result_inf_sign_reg2_r;
  reg          has_inf_f16_result_inf_sign_reg2_r_1;
  reg          has_inf_f16_result_inf_sign_reg2;
  reg          fp_a_or_b_is_zero_f16_reg2_r;
  reg          fp_a_or_b_is_zero_f16_reg2_r_1;
  reg          fp_a_or_b_is_zero_f16_reg2;
  always @(posedge clock or posedge reset) begin
    if (reset) begin
      fire_reg0_last_r <= 1'h0;
      fire_reg1_last_r <= 1'h0;
    end
    else begin
      if (io_fire | fire_reg0_last_r)
        fire_reg0_last_r <= io_fire;
      if (fire_reg0_last_r | fire_reg1_last_r)
        fire_reg1_last_r <= fire_reg0_last_r;
    end
  end // always @(posedge, posedge)
  wire         is_fmul = io_op_code == 4'h0;
  wire         is_fnmacc = io_op_code == 4'h2;
  wire         fp_a_is_sign_inv = is_fnmacc | io_op_code == 4'h4;
  wire         fp_c_is_sign_inv = is_fnmacc | io_op_code == 4'h3;
  wire [63:0]  fp_c_f64 =
    is_fmul ? 64'h0 : {fp_c_is_sign_inv ^ io_fp_c[63], io_fp_c[62:0]};
  wire [31:0]  fp_c_f32 =
    is_fmul ? 32'h0 : {fp_c_is_sign_inv ^ io_fp_c[31], io_fp_c[30:0]};
  wire [15:0]  fp_c_f16 =
    is_fmul ? 16'h0 : {fp_c_is_sign_inv ^ io_fp_c[15], io_fp_c[14:0]};
  wire         sign_a_b_f16 = fp_a_is_sign_inv ^ io_fp_a[15] ^ io_fp_b[15];
  wire         sign_a_b_f32 = fp_a_is_sign_inv ^ io_fp_a[31] ^ io_fp_b[31];
  wire         sign_a_b_f64 = fp_a_is_sign_inv ^ io_fp_a[63] ^ io_fp_b[63];
  wire         is_sub_f64 = sign_a_b_f64 ^ fp_c_f64[63];
  wire         is_sub_f32 = sign_a_b_f32 ^ fp_c_f32[31];
  wire         is_sub_f16 = sign_a_b_f16 ^ fp_c_f16[15];
  wire [10:0]  fp_c_significand_f16 = {|(fp_c_f16[14:10]), fp_c_f16[9:0]};
  wire [23:0]  fp_c_significand_f32 = {|(fp_c_f32[30:23]), fp_c_f32[22:0]};
  wire [52:0]  fp_c_significand_f64 = {|(fp_c_f64[62:52]), fp_c_f64[51:0]};
  wire         _Ec_fix_f64_T_3 = ~(|(fp_c_f64[62:52])) | fp_c_f64[52];
  wire         _Ec_fix_f32_T_3 = ~(|(fp_c_f32[30:23])) | fp_c_f32[23];
  wire         _Ec_fix_f16_T_3 = ~(|(fp_c_f16[14:10])) | fp_c_f16[10];
  wire [12:0]  _Eab_f64_T_6 =
    13'({1'h0,
         12'({1'h0, io_fp_a[62:53], ~(|(io_fp_a[62:52])) | io_fp_a[52]}
             + {1'h0, io_fp_b[62:53], ~(|(io_fp_b[62:52])) | io_fp_b[52]})} - 13'h3C7);
  wire [9:0]   _Eab_f32_T_6 =
    10'({1'h0,
         9'({1'h0, io_fp_a[30:24], ~(|(io_fp_a[30:23])) | io_fp_a[23]}
            + {1'h0, io_fp_b[30:24], ~(|(io_fp_b[30:23])) | io_fp_b[23]})} - 10'h64);
  wire [6:0]   _Eab_f16_T_6 =
    7'({1'h0,
        6'({1'h0, io_fp_a[14:11], ~(|(io_fp_a[14:10])) | io_fp_a[10]}
           + {1'h0, io_fp_b[14:11], ~(|(io_fp_b[14:10])) | io_fp_b[10]})} - 7'h1);
  wire [12:0]  _rshift_value_f64_T_2 =
    13'(_Eab_f64_T_6 - {2'h0, fp_c_f64[62:53], _Ec_fix_f64_T_3});
  wire [9:0]   _rshift_value_f32_T_2 =
    10'(_Eab_f32_T_6 - {2'h0, fp_c_f32[30:24], _Ec_fix_f32_T_3});
  wire [6:0]   _rshift_value_f16_T_2 =
    7'(_Eab_f16_T_6 - {2'h0, fp_c_f16[14:11], _Ec_fix_f16_T_3});
  wire [162:0] rshift_result_with_grs_f64_res_vec_1 =
    _rshift_value_f64_T_2[0]
      ? {1'h0, |(fp_c_f64[62:52]), fp_c_f64[51:0], 109'h0}
      : {|(fp_c_f64[62:52]), fp_c_f64[51:0], 110'h0};
  wire [162:0] rshift_result_with_grs_f64_res_vec_2 =
    _rshift_value_f64_T_2[1]
      ? {2'h0, rshift_result_with_grs_f64_res_vec_1[162:2]}
      : rshift_result_with_grs_f64_res_vec_1;
  wire [162:0] rshift_result_with_grs_f64_res_vec_3 =
    _rshift_value_f64_T_2[2]
      ? {4'h0, rshift_result_with_grs_f64_res_vec_2[162:4]}
      : rshift_result_with_grs_f64_res_vec_2;
  wire [162:0] rshift_result_with_grs_f64_res_vec_4 =
    _rshift_value_f64_T_2[3]
      ? {8'h0, rshift_result_with_grs_f64_res_vec_3[162:8]}
      : rshift_result_with_grs_f64_res_vec_3;
  wire [162:0] rshift_result_with_grs_f64_res_vec_5 =
    _rshift_value_f64_T_2[4]
      ? {16'h0, rshift_result_with_grs_f64_res_vec_4[162:16]}
      : rshift_result_with_grs_f64_res_vec_4;
  wire [162:0] rshift_result_with_grs_f64_res_vec_6 =
    _rshift_value_f64_T_2[5]
      ? {32'h0, rshift_result_with_grs_f64_res_vec_5[162:32]}
      : rshift_result_with_grs_f64_res_vec_5;
  wire [162:0] rshift_result_with_grs_f64_res_vec_7 =
    _rshift_value_f64_T_2[6]
      ? {64'h0, rshift_result_with_grs_f64_res_vec_6[162:64]}
      : rshift_result_with_grs_f64_res_vec_6;
  wire [162:0] rshift_result_with_grs_f64_res_vec_8 =
    _rshift_value_f64_T_2[7]
      ? {128'h0, rshift_result_with_grs_f64_res_vec_7[162:128]}
      : rshift_result_with_grs_f64_res_vec_7;
  wire [75:0]  rshift_result_with_grs_f32_res_vec_1 =
    _rshift_value_f32_T_2[0]
      ? {1'h0, |(fp_c_f32[30:23]), fp_c_f32[22:0], 51'h0}
      : {|(fp_c_f32[30:23]), fp_c_f32[22:0], 52'h0};
  wire [75:0]  rshift_result_with_grs_f32_res_vec_2 =
    _rshift_value_f32_T_2[1]
      ? {2'h0, rshift_result_with_grs_f32_res_vec_1[75:2]}
      : rshift_result_with_grs_f32_res_vec_1;
  wire [75:0]  rshift_result_with_grs_f32_res_vec_3 =
    _rshift_value_f32_T_2[2]
      ? {4'h0, rshift_result_with_grs_f32_res_vec_2[75:4]}
      : rshift_result_with_grs_f32_res_vec_2;
  wire [75:0]  rshift_result_with_grs_f32_res_vec_4 =
    _rshift_value_f32_T_2[3]
      ? {8'h0, rshift_result_with_grs_f32_res_vec_3[75:8]}
      : rshift_result_with_grs_f32_res_vec_3;
  wire [75:0]  rshift_result_with_grs_f32_res_vec_5 =
    _rshift_value_f32_T_2[4]
      ? {16'h0, rshift_result_with_grs_f32_res_vec_4[75:16]}
      : rshift_result_with_grs_f32_res_vec_4;
  wire [75:0]  rshift_result_with_grs_f32_res_vec_6 =
    _rshift_value_f32_T_2[5]
      ? {32'h0, rshift_result_with_grs_f32_res_vec_5[75:32]}
      : rshift_result_with_grs_f32_res_vec_5;
  wire [75:0]  rshift_result_with_grs_f32_res_vec_7 =
    _rshift_value_f32_T_2[6]
      ? {64'h0, rshift_result_with_grs_f32_res_vec_6[75:64]}
      : rshift_result_with_grs_f32_res_vec_6;
  wire [36:0]  rshift_result_with_grs_f16_res_vec_1 =
    _rshift_value_f16_T_2[0]
      ? {1'h0, |(fp_c_f16[14:10]), fp_c_f16[9:0], 25'h0}
      : {|(fp_c_f16[14:10]), fp_c_f16[9:0], 26'h0};
  wire [36:0]  rshift_result_with_grs_f16_res_vec_2 =
    _rshift_value_f16_T_2[1]
      ? {2'h0, rshift_result_with_grs_f16_res_vec_1[36:2]}
      : rshift_result_with_grs_f16_res_vec_1;
  wire [36:0]  rshift_result_with_grs_f16_res_vec_3 =
    _rshift_value_f16_T_2[2]
      ? {4'h0, rshift_result_with_grs_f16_res_vec_2[36:4]}
      : rshift_result_with_grs_f16_res_vec_2;
  wire [36:0]  rshift_result_with_grs_f16_res_vec_4 =
    _rshift_value_f16_T_2[3]
      ? {8'h0, rshift_result_with_grs_f16_res_vec_3[36:8]}
      : rshift_result_with_grs_f16_res_vec_3;
  wire [36:0]  rshift_result_with_grs_f16_res_vec_5 =
    _rshift_value_f16_T_2[4]
      ? {16'h0, rshift_result_with_grs_f16_res_vec_4[36:16]}
      : rshift_result_with_grs_f16_res_vec_4;
  wire [36:0]  rshift_result_with_grs_f16_res_vec_6 =
    _rshift_value_f16_T_2[5]
      ? {32'h0, rshift_result_with_grs_f16_res_vec_5[36:32]}
      : rshift_result_with_grs_f16_res_vec_5;
  wire         Ec_is_too_big_f64 = $signed(_rshift_value_f64_T_2) < 13'sh1;
  wire         Ec_is_too_big_f32 = $signed(_rshift_value_f32_T_2) < 10'sh1;
  wire         Ec_is_too_big_f16 = $signed(_rshift_value_f16_T_2) < 7'sh1;
  wire         Ec_is_medium_f64 =
    ~Ec_is_too_big_f64 & $signed(_rshift_value_f64_T_2) < 13'shA4;
  wire         Ec_is_medium_f32 =
    ~Ec_is_too_big_f32 & $signed(_rshift_value_f32_T_2) < 10'sh4D;
  wire         Ec_is_medium_f16 =
    ~Ec_is_too_big_f16 & $signed(_rshift_value_f16_T_2) < 7'sh26;
  wire [160:0] rshift_result_f64 =
    Ec_is_medium_f64
      ? rshift_result_with_grs_f64_res_vec_8[162:2]
      : Ec_is_too_big_f64 ? {|(fp_c_f64[62:52]), fp_c_f64[51:0], 108'h0} : 161'h0;
  wire [73:0]  rshift_result_f32 =
    Ec_is_medium_f32
      ? rshift_result_with_grs_f32_res_vec_7[75:2]
      : Ec_is_too_big_f32 ? {|(fp_c_f32[30:23]), fp_c_f32[22:0], 50'h0} : 74'h0;
  wire [34:0]  rshift_result_f16 =
    Ec_is_medium_f16
      ? rshift_result_with_grs_f16_res_vec_6[36:2]
      : Ec_is_too_big_f16 ? {|(fp_c_f16[14:10]), fp_c_f16[9:0], 24'h0} : 35'h0;
  wire         Eab_is_greater_f64 = $signed(_rshift_value_f64_T_2) > 13'sh0;
  wire         Eab_is_greater_f32 = $signed(_rshift_value_f32_T_2) > 10'sh0;
  wire         Eab_is_greater_f16 = $signed(_rshift_value_f16_T_2) > 7'sh0;
  wire         RDN = io_round_mode == 3'h2;
  wire         fp_a_is_zero_f64 =
    ~io_fp_aIsFpCanonicalNAN & {|(io_fp_a[62:52]), io_fp_a[51:0]} == 53'h0;
  wire         fp_a_is_zero_f32 =
    ~io_fp_aIsFpCanonicalNAN & {|(io_fp_a[30:23]), io_fp_a[22:0]} == 24'h0;
  wire         fp_a_is_zero_f16 =
    ~io_fp_aIsFpCanonicalNAN & {|(io_fp_a[14:10]), io_fp_a[9:0]} == 11'h0;
  wire         fp_b_is_zero_f64 =
    ~io_fp_bIsFpCanonicalNAN & {|(io_fp_b[62:52]), io_fp_b[51:0]} == 53'h0;
  wire         fp_b_is_zero_f32 =
    ~io_fp_bIsFpCanonicalNAN & {|(io_fp_b[30:23]), io_fp_b[22:0]} == 24'h0;
  wire         fp_b_is_zero_f16 =
    ~io_fp_bIsFpCanonicalNAN & {|(io_fp_b[14:10]), io_fp_b[9:0]} == 11'h0;
  wire         fp_c_is_zero_f64 = ~io_fp_cIsFpCanonicalNAN & ~(|fp_c_significand_f64);
  wire         fp_c_is_zero_f32 = ~io_fp_cIsFpCanonicalNAN & ~(|fp_c_significand_f32);
  wire         fp_c_is_zero_f16 = ~io_fp_cIsFpCanonicalNAN & ~(|fp_c_significand_f16);
  wire         _fp_a_or_b_is_zero_f64_reg2_T = fp_a_is_zero_f64 | fp_b_is_zero_f64;
  wire         _fp_a_or_b_is_zero_f32_reg2_T = fp_a_is_zero_f32 | fp_b_is_zero_f32;
  wire         _fp_a_or_b_is_zero_f16_reg2_T = fp_a_is_zero_f16 | fp_b_is_zero_f16;
  wire         fp_a_is_inf_f64 =
    ~io_fp_aIsFpCanonicalNAN & (&(io_fp_a[62:52])) & io_fp_a[51:0] == 52'h0;
  wire         fp_a_is_inf_f32 =
    ~io_fp_aIsFpCanonicalNAN & (&(io_fp_a[30:23])) & io_fp_a[22:0] == 23'h0;
  wire         fp_a_is_inf_f16 =
    ~io_fp_aIsFpCanonicalNAN & (&(io_fp_a[14:10])) & io_fp_a[9:0] == 10'h0;
  wire         fp_b_is_inf_f64 =
    ~io_fp_bIsFpCanonicalNAN & (&(io_fp_b[62:52])) & io_fp_b[51:0] == 52'h0;
  wire         fp_b_is_inf_f32 =
    ~io_fp_bIsFpCanonicalNAN & (&(io_fp_b[30:23])) & io_fp_b[22:0] == 23'h0;
  wire         fp_b_is_inf_f16 =
    ~io_fp_bIsFpCanonicalNAN & (&(io_fp_b[14:10])) & io_fp_b[9:0] == 10'h0;
  wire         fp_c_is_inf_f64 =
    ~io_fp_cIsFpCanonicalNAN & (&(fp_c_f64[62:52])) & fp_c_f64[51:0] == 52'h0;
  wire         fp_c_is_inf_f32 =
    ~io_fp_cIsFpCanonicalNAN & (&(fp_c_f32[30:23])) & fp_c_f32[22:0] == 23'h0;
  wire         fp_c_is_inf_f16 =
    ~io_fp_cIsFpCanonicalNAN & (&(fp_c_f16[14:10])) & fp_c_f16[9:0] == 10'h0;
  wire         _has_inf_f64_result_inf_sign_reg2_T = fp_a_is_inf_f64 | fp_b_is_inf_f64;
  wire         _has_inf_f32_result_inf_sign_reg2_T = fp_a_is_inf_f32 | fp_b_is_inf_f32;
  wire         _has_inf_f16_result_inf_sign_reg2_T = fp_a_is_inf_f16 | fp_b_is_inf_f16;
  wire         _has_inf_f64_is_NV_reg2_T = fp_a_is_inf_f64 & fp_b_is_zero_f64;
  wire         _has_inf_f64_is_NV_reg2_T_1 = fp_a_is_zero_f64 & fp_b_is_inf_f64;
  wire         _has_inf_f32_is_NV_reg2_T = fp_a_is_inf_f32 & fp_b_is_zero_f32;
  wire         _has_inf_f32_is_NV_reg2_T_1 = fp_a_is_zero_f32 & fp_b_is_inf_f32;
  wire         _has_inf_f16_is_NV_reg2_T = fp_a_is_inf_f16 & fp_b_is_zero_f16;
  wire         _has_inf_f16_is_NV_reg2_T_1 = fp_a_is_zero_f16 & fp_b_is_inf_f16;
  wire [106:0] _adder_lowbit_f64_T = 107'(_U_CSA3to2_io_out_sum + _U_CSA3to2_io_out_car);
  wire [55:0]  _fp_c_rshift_result_high_inv_add1_T_9 =
    56'((is_fp64_reg0
           ? fp_c_rshiftValue_inv_reg[161:106]
           : is_fp32_reg0
               ? {29'h0, fp_c_rshiftValue_inv_reg[74:48]}
               : {42'h0, fp_c_rshiftValue_inv_reg[35:22]}) + 56'h1);
  wire [55:0]  _adder_f64_T_2 =
    _adder_lowbit_f64_T[106]
      ? _fp_c_rshift_result_high_inv_add1_T_9
      : fp_c_rshiftValue_inv_reg[161:106];
  wire [1:0]   adder_f64_hi = {rshift_guard_reg, rshift_round_reg};
  wire [2:0]   _adder_f64_T_6 =
    3'(~{rshift_guard_reg, rshift_round_reg, rshift_sticky_reg} + 3'h1);
  wire [1:0]   _adder_f64_T_10 = is_sub_f64_reg0 ? _adder_f64_T_6[2:1] : adder_f64_hi;
  wire [163:0] adder_f64 = {_adder_f64_T_2, _adder_lowbit_f64_T[105:0], _adder_f64_T_10};
  wire [26:0]  _adder_f32_T_2 =
    _adder_lowbit_f64_T[48]
      ? _fp_c_rshift_result_high_inv_add1_T_9[26:0]
      : fp_c_rshiftValue_inv_reg[74:48];
  wire [2:0]   _adder_f32_T_6 =
    3'(~{rshift_guard_reg, rshift_round_reg, rshift_sticky_reg} + 3'h1);
  wire [1:0]   _adder_f32_T_10 = adder_f32_r ? _adder_f32_T_6[2:1] : adder_f64_hi;
  wire [76:0]  adder_f32 = {_adder_f32_T_2, _adder_lowbit_f64_T[47:0], _adder_f32_T_10};
  wire [13:0]  _adder_f16_T_2 =
    _adder_lowbit_f64_T[22]
      ? _fp_c_rshift_result_high_inv_add1_T_9[13:0]
      : fp_c_rshiftValue_inv_reg[35:22];
  wire [2:0]   _adder_f16_T_6 =
    3'(~{rshift_guard_reg, rshift_round_reg, rshift_sticky_reg} + 3'h1);
  wire [1:0]   _adder_f16_T_10 = adder_f16_r ? _adder_f16_T_6[2:1] : adder_f64_hi;
  wire [37:0]  adder_f16 = {_adder_f16_T_2, _adder_lowbit_f64_T[21:0], _adder_f16_T_10};
  wire [162:0] lshift_value_mask_f64 =
    (|(lshift_value_max_reg0[11:8]))
      ? 163'h0
      : 163'h7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF >> lshift_value_max_reg0[7:0];
  wire [75:0]  lshift_value_mask_f32 =
    (|(lshift_value_max_reg0[8:7]))
      ? 76'h0
      : 76'hFFFFFFFFFFFFFFFFFFF >> lshift_value_max_reg0[6:0];
  wire [36:0]  lshift_value_mask_f16 = 37'h1FFFFFFFFF >> lshift_value_max_reg0[5:0];
  wire [15:0]  _GEN_0 =
    {{_adder_lowbit_f64_T[21:14], _adder_lowbit_f64_T[29:26]} & 12'hF0F, 4'h0}
    | {_adder_lowbit_f64_T[29:22], _adder_lowbit_f64_T[37:30]} & 16'hF0F;
  wire [37:0]  _GEN_1 =
    {_adder_lowbit_f64_T[9:6],
     _adder_lowbit_f64_T[13:10],
     _adder_lowbit_f64_T[17:14],
     _GEN_0,
     _adder_lowbit_f64_T[37:34],
     _adder_lowbit_f64_T[41:38],
     _adder_lowbit_f64_T[45:44]} & 38'h3333333333;
  wire [7:0]   _GEN_2 = {_adder_lowbit_f64_T[13:10], _adder_lowbit_f64_T[17:14]} & 8'h33;
  wire [7:0]   _GEN_3 = _GEN_1[37:30] | _GEN_2;
  wire [15:0]  _GEN_4 = _GEN_1[29:14] | _GEN_0 & 16'h3333;
  wire [1:0]   _GEN_5 = _GEN_1[11:10] | _adder_lowbit_f64_T[35:34];
  wire [7:0]   _GEN_6 =
    {_GEN_1[5:0], 2'h0} | {_adder_lowbit_f64_T[45:42], _adder_lowbit_f64_T[49:46]}
    & 8'h33;
  wire [50:0]  _GEN_7 =
    {_adder_lowbit_f64_T[3:2],
     _adder_lowbit_f64_T[5:4],
     _adder_lowbit_f64_T[7:6],
     _GEN_3,
     _GEN_4,
     _GEN_0[3:2],
     _GEN_5,
     _adder_lowbit_f64_T[37:36],
     _adder_lowbit_f64_T[39:38],
     _GEN_6,
     _adder_lowbit_f64_T[49:48],
     _adder_lowbit_f64_T[51:50],
     _adder_lowbit_f64_T[53]} & 51'h5555555555555;
  wire [3:0]   _GEN_8 = {_adder_lowbit_f64_T[5:4], _adder_lowbit_f64_T[7:6]} & 4'h5;
  wire [7:0]   _GEN_9 = _GEN_3 & 8'h55;
  wire [15:0]  _GEN_10 = _GEN_4 & 16'h5555;
  wire [3:0]   _GEN_11 = {_adder_lowbit_f64_T[37:36], _adder_lowbit_f64_T[39:38]} & 4'h5;
  wire [1:0]   _GEN_12 = {_GEN_0[3], 1'h0} | _GEN_5 & 2'h1;
  wire [11:0]  _GEN_13 =
    {4'h0, _adder_lowbit_f64_T[93:90], 4'h0}
    | {_adder_lowbit_f64_T[89:86], _adder_lowbit_f64_T[101:94]} & 12'hF0F;
  wire [37:0]  _GEN_14 =
    {_adder_lowbit_f64_T[73:70],
     _adder_lowbit_f64_T[77:74],
     _adder_lowbit_f64_T[81:78],
     _adder_lowbit_f64_T[85:82],
     _GEN_13,
     _adder_lowbit_f64_T[101:98],
     _adder_lowbit_f64_T[105:102],
     _adder_f64_T_2[3:2]} & 38'h3333333333;
  wire [7:0]   _GEN_15 =
    _GEN_14[37:30] | {_adder_lowbit_f64_T[77:74], _adder_lowbit_f64_T[81:78]} & 8'h33;
  wire [1:0]   _GEN_16 = _GEN_14[27:26] | _adder_lowbit_f64_T[83:82];
  wire [11:0]  _GEN_17 = _GEN_14[25:14] | _GEN_13 & 12'h333;
  wire [1:0]   _GEN_18 = _GEN_14[11:10] | _adder_lowbit_f64_T[99:98];
  wire [7:0]   _GEN_19 =
    {_GEN_14[5:0], 2'h0} | {_adder_f64_T_2[3:0], _adder_f64_T_2[7:4]} & 8'h33;
  wire [50:0]  _GEN_20 =
    {_adder_lowbit_f64_T[67:66],
     _adder_lowbit_f64_T[69:68],
     _adder_lowbit_f64_T[71:70],
     _GEN_15,
     _adder_lowbit_f64_T[81:80],
     _GEN_16,
     _GEN_17,
     _GEN_13[3:2],
     _GEN_18,
     _adder_lowbit_f64_T[101:100],
     _adder_lowbit_f64_T[103:102],
     _GEN_19,
     _adder_f64_T_2[7:6],
     _adder_f64_T_2[9:8],
     _adder_f64_T_2[11]} & 51'h5555555555555;
  wire [7:0]   _GEN_21 =
    {{_adder_f64_T_2[31:28], _adder_f64_T_2[35:34]} & 6'h33, 2'h0}
    | {_adder_f64_T_2[35:32], _adder_f64_T_2[39:36]} & 8'h33;
  wire [18:0]  _GEN_22 =
    {_adder_f64_T_2[25:24],
     _adder_f64_T_2[27:26],
     _adder_f64_T_2[29:28],
     _GEN_21,
     _adder_f64_T_2[39:38],
     _adder_f64_T_2[41:40],
     _adder_f64_T_2[43]} & 19'h55555;
  wire [5:0]   _GEN_23 =
    _GEN_1[5:0] | {_adder_lowbit_f64_T[45:42], _adder_f32_T_2[1:0]} & 6'hC;
  wire [50:0]  _GEN_24 =
    {_adder_lowbit_f64_T[3:2],
     _adder_lowbit_f64_T[5:4],
     _adder_lowbit_f64_T[7:6],
     _GEN_3,
     _GEN_4,
     _GEN_0[3:2],
     _GEN_5,
     _adder_lowbit_f64_T[37:36],
     _adder_lowbit_f64_T[39:38],
     _GEN_23,
     _adder_lowbit_f64_T[47:46],
     _adder_f32_T_2[1:0],
     _adder_f32_T_2[3:2],
     _adder_f32_T_2[5]} & 51'h5555555555555;
  wire [7:0]   _GEN_25 =
    {{_adder_lowbit_f64_T[9:6], _adder_lowbit_f64_T[13:12]} & 6'h33, 2'h0} | _GEN_2;
  wire [18:0]  _GEN_26 =
    {_adder_lowbit_f64_T[3:2],
     _adder_lowbit_f64_T[5:4],
     _adder_lowbit_f64_T[7:6],
     _GEN_25,
     _adder_lowbit_f64_T[17:16],
     _adder_lowbit_f64_T[19:18],
     _adder_lowbit_f64_T[21]} & 19'h55555;
  wire [162:0] lzd_adder_inv_mask_f64_reg_d =
    {163{_adder_f64_T_2[55]}}
    ^ {_adder_f64_T_2[54:0], _adder_lowbit_f64_T[105:0], _adder_f64_T_10}
    | lshift_value_mask_f64;
  wire [75:0]  lzd_adder_inv_mask_f32_reg_d =
    {76{_adder_f32_T_2[26]}}
    ^ {_adder_f32_T_2[25:0], _adder_lowbit_f64_T[47:0], _adder_f32_T_10}
    | lshift_value_mask_f32;
  wire [36:0]  lzd_adder_inv_mask_f16_reg_d =
    {37{_adder_f16_T_2[13]}}
    ^ {_adder_f16_T_2[12:0], _adder_lowbit_f64_T[21:0], _adder_f16_T_10}
    | lshift_value_mask_f16;
  wire [15:0]  _GEN_27 =
    {{tzd_adder_reg1[86:79], tzd_adder_reg1[94:91]} & 12'hF0F, 4'h0}
    | {tzd_adder_reg1[94:87], tzd_adder_reg1[102:95]} & 16'hF0F;
  wire [37:0]  _GEN_28 =
    {tzd_adder_reg1[74:71],
     tzd_adder_reg1[78:75],
     tzd_adder_reg1[82:79],
     _GEN_27,
     tzd_adder_reg1[102:99],
     tzd_adder_reg1[106:103],
     tzd_adder_reg1[110:109]} & 38'h3333333333;
  wire [7:0]   _GEN_29 =
    _GEN_28[37:30] | {tzd_adder_reg1[78:75], tzd_adder_reg1[82:79]} & 8'h33;
  wire [15:0]  _GEN_30 = _GEN_28[29:14] | _GEN_27 & 16'h3333;
  wire [1:0]   _GEN_31 = _GEN_28[11:10] | tzd_adder_reg1[100:99];
  wire [7:0]   _GEN_32 =
    {_GEN_28[5:0], 2'h0} | {tzd_adder_reg1[110:107], tzd_adder_reg1[114:111]} & 8'h33;
  wire [50:0]  _GEN_33 =
    {tzd_adder_reg1[68:67],
     tzd_adder_reg1[70:69],
     tzd_adder_reg1[72:71],
     _GEN_29,
     _GEN_30,
     _GEN_27[3:2],
     _GEN_31,
     tzd_adder_reg1[102:101],
     tzd_adder_reg1[104:103],
     _GEN_32,
     tzd_adder_reg1[114:113],
     tzd_adder_reg1[116:115],
     tzd_adder_reg1[118]} & 51'h5555555555555;
  wire [3:0]   _GEN_34 =
    _GEN_33[50:47] | {tzd_adder_reg1[70:69], tzd_adder_reg1[72:71]} & 4'h5;
  wire [7:0]   _GEN_35 = _GEN_33[46:39] | _GEN_29 & 8'h55;
  wire [15:0]  _GEN_36 = _GEN_33[38:23] | _GEN_30 & 16'h5555;
  wire [1:0]   _GEN_37 = {_GEN_27[3], 1'h0} | _GEN_31 & 2'h1;
  wire [3:0]   _GEN_38 =
    _GEN_33[18:15] | {tzd_adder_reg1[102:101], tzd_adder_reg1[104:103]} & 4'h5;
  wire [7:0]   _GEN_39 = _GEN_33[14:7] | _GEN_32 & 8'h55;
  wire [3:0]   _GEN_40 =
    {_GEN_33[2:0], 1'h0} | {tzd_adder_reg1[118:117], tzd_adder_reg1[120:119]} & 4'h5;
  wire [7:0]   _GEN_41 =
    {{tzd_adder_reg1[138:135], tzd_adder_reg1[142:141]} & 6'h33, 2'h0}
    | {tzd_adder_reg1[142:139], tzd_adder_reg1[146:143]} & 8'h33;
  wire [18:0]  _GEN_42 =
    {tzd_adder_reg1[132:131],
     tzd_adder_reg1[134:133],
     tzd_adder_reg1[136:135],
     _GEN_41,
     tzd_adder_reg1[146:145],
     tzd_adder_reg1[148:147],
     tzd_adder_reg1[150]} & 19'h55555;
  wire [3:0]   _GEN_43 =
    _GEN_42[18:15] | {tzd_adder_reg1[134:133], tzd_adder_reg1[136:135]} & 4'h5;
  wire [7:0]   _GEN_44 = _GEN_42[14:7] | _GEN_41 & 8'h55;
  wire [3:0]   _GEN_45 =
    {_GEN_42[2:0], 1'h0} | {tzd_adder_reg1[150:149], tzd_adder_reg1[152:151]} & 4'h5;
  wire [7:0]   _tzd_adder_f64_reg1_T_480 =
    tzd_adder_reg1[126]
      ? 8'h25
      : tzd_adder_reg1[125]
          ? 8'h26
          : tzd_adder_reg1[124]
              ? 8'h27
              : tzd_adder_reg1[123]
                  ? 8'h28
                  : tzd_adder_reg1[122]
                      ? 8'h29
                      : tzd_adder_reg1[121]
                          ? 8'h2A
                          : tzd_adder_reg1[120]
                              ? 8'h2B
                              : _GEN_40[0]
                                  ? 8'h2C
                                  : _GEN_40[1]
                                      ? 8'h2D
                                      : _GEN_40[2]
                                          ? 8'h2E
                                          : _GEN_40[3]
                                              ? 8'h2F
                                              : tzd_adder_reg1[115]
                                                  ? 8'h30
                                                  : tzd_adder_reg1[114]
                                                      ? 8'h31
                                                      : _GEN_33[5] | tzd_adder_reg1[113]
                                                          ? 8'h32
                                                          : _GEN_32[1]
                                                              ? 8'h33
                                                              : _GEN_39[0]
                                                                  ? 8'h34
                                                                  : _GEN_39[1]
                                                                      ? 8'h35
                                                                      : _GEN_39[2]
                                                                          ? 8'h36
                                                                          : _GEN_39[3]
                                                                              ? 8'h37
                                                                              : _GEN_39[4]
                                                                                  ? 8'h38
                                                                                  : _GEN_39[5]
                                                                                      ? 8'h39
                                                                                      : _GEN_39[6]
                                                                                          ? 8'h3A
                                                                                          : _GEN_39[7]
                                                                                              ? 8'h3B
                                                                                              : _GEN_38[0]
                                                                                                  ? 8'h3C
                                                                                                  : _GEN_38[1]
                                                                                                      ? 8'h3D
                                                                                                      : _GEN_38[2]
                                                                                                          ? 8'h3E
                                                                                                          : _GEN_38[3]
                                                                                                              ? 8'h3F
                                                                                                              : _GEN_37[0]
                                                                                                                  ? 8'h40
                                                                                                                  : _GEN_37[1]
                                                                                                                      ? 8'h41
                                                                                                                      : _GEN_33[21]
                                                                                                                        | _GEN_27[2]
                                                                                                                          ? 8'h42
                                                                                                                          : _GEN_30[1]
                                                                                                                              ? 8'h43
                                                                                                                              : _GEN_36[0]
                                                                                                                                  ? 8'h44
                                                                                                                                  : _GEN_36[1]
                                                                                                                                      ? 8'h45
                                                                                                                                      : _GEN_36[2]
                                                                                                                                          ? 8'h46
                                                                                                                                          : _GEN_36[3]
                                                                                                                                              ? 8'h47
                                                                                                                                              : _GEN_36[4]
                                                                                                                                                  ? 8'h48
                                                                                                                                                  : _GEN_36[5]
                                                                                                                                                      ? 8'h49
                                                                                                                                                      : _GEN_36[6]
                                                                                                                                                          ? 8'h4A
                                                                                                                                                          : _GEN_36[7]
                                                                                                                                                              ? 8'h4B
                                                                                                                                                              : _GEN_36[8]
                                                                                                                                                                  ? 8'h4C
                                                                                                                                                                  : _GEN_36[9]
                                                                                                                                                                      ? 8'h4D
                                                                                                                                                                      : _GEN_36[10]
                                                                                                                                                                          ? 8'h4E
                                                                                                                                                                          : _GEN_36[11]
                                                                                                                                                                              ? 8'h4F
                                                                                                                                                                              : _GEN_36[12]
                                                                                                                                                                                  ? 8'h50
                                                                                                                                                                                  : _GEN_36[13]
                                                                                                                                                                                      ? 8'h51
                                                                                                                                                                                      : _GEN_36[14]
                                                                                                                                                                                          ? 8'h52
                                                                                                                                                                                          : _GEN_36[15]
                                                                                                                                                                                              ? 8'h53
                                                                                                                                                                                              : _GEN_35[0]
                                                                                                                                                                                                  ? 8'h54
                                                                                                                                                                                                  : _GEN_35[1]
                                                                                                                                                                                                      ? 8'h55
                                                                                                                                                                                                      : _GEN_35[2]
                                                                                                                                                                                                          ? 8'h56
                                                                                                                                                                                                          : _GEN_35[3]
                                                                                                                                                                                                              ? 8'h57
                                                                                                                                                                                                              : _GEN_35[4]
                                                                                                                                                                                                                  ? 8'h58
                                                                                                                                                                                                                  : _GEN_35[5]
                                                                                                                                                                                                                      ? 8'h59
                                                                                                                                                                                                                      : _GEN_35[6]
                                                                                                                                                                                                                          ? 8'h5A
                                                                                                                                                                                                                          : _GEN_35[7]
                                                                                                                                                                                                                              ? 8'h5B
                                                                                                                                                                                                                              : _GEN_34[0]
                                                                                                                                                                                                                                  ? 8'h5C
                                                                                                                                                                                                                                  : _GEN_34[1]
                                                                                                                                                                                                                                      ? 8'h5D
                                                                                                                                                                                                                                      : _GEN_34[2]
                                                                                                                                                                                                                                          ? 8'h5E
                                                                                                                                                                                                                                          : _GEN_34[3]
                                                                                                                                                                                                                                              ? 8'h5F
                                                                                                                                                                                                                                              : tzd_adder_reg1[67]
                                                                                                                                                                                                                                                  ? 8'h60
                                                                                                                                                                                                                                                  : tzd_adder_reg1[66]
                                                                                                                                                                                                                                                      ? 8'h61
                                                                                                                                                                                                                                                      : tzd_adder_reg1[65]
                                                                                                                                                                                                                                                          ? 8'h62
                                                                                                                                                                                                                                                          : tzd_adder_reg1[64]
                                                                                                                                                                                                                                                              ? 8'h63
                                                                                                                                                                                                                                                              : tzd_adder_reg1[63]
                                                                                                                                                                                                                                                                  ? 8'h64
                                                                                                                                                                                                                                                                  : tzd_adder_reg1[62]
                                                                                                                                                                                                                                                                      ? 8'h65
                                                                                                                                                                                                                                                                      : tzd_adder_reg1[61]
                                                                                                                                                                                                                                                                          ? 8'h66
                                                                                                                                                                                                                                                                          : tzd_adder_reg1[60]
                                                                                                                                                                                                                                                                              ? 8'h67
                                                                                                                                                                                                                                                                              : tzd_adder_reg1[59]
                                                                                                                                                                                                                                                                                  ? 8'h68
                                                                                                                                                                                                                                                                                  : tzd_adder_reg1[58]
                                                                                                                                                                                                                                                                                      ? 8'h69
                                                                                                                                                                                                                                                                                      : tzd_adder_reg1[57]
                                                                                                                                                                                                                                                                                          ? 8'h6A
                                                                                                                                                                                                                                                                                          : tzd_adder_reg1[56]
                                                                                                                                                                                                                                                                                              ? 8'h6B
                                                                                                                                                                                                                                                                                              : tzd_adder_reg1[55]
                                                                                                                                                                                                                                                                                                  ? 8'h6C
                                                                                                                                                                                                                                                                                                  : tzd_adder_reg1[54]
                                                                                                                                                                                                                                                                                                      ? 8'h6D
                                                                                                                                                                                                                                                                                                      : tzd_adder_reg1[53]
                                                                                                                                                                                                                                                                                                          ? 8'h6E
                                                                                                                                                                                                                                                                                                          : tzd_adder_reg1[52]
                                                                                                                                                                                                                                                                                                              ? 8'h6F
                                                                                                                                                                                                                                                                                                              : tzd_adder_reg1[51]
                                                                                                                                                                                                                                                                                                                  ? 8'h70
                                                                                                                                                                                                                                                                                                                  : tzd_adder_reg1[50]
                                                                                                                                                                                                                                                                                                                      ? 8'h71
                                                                                                                                                                                                                                                                                                                      : tzd_adder_reg1[49]
                                                                                                                                                                                                                                                                                                                          ? 8'h72
                                                                                                                                                                                                                                                                                                                          : tzd_adder_reg1[48]
                                                                                                                                                                                                                                                                                                                              ? 8'h73
                                                                                                                                                                                                                                                                                                                              : tzd_adder_reg1[47]
                                                                                                                                                                                                                                                                                                                                  ? 8'h74
                                                                                                                                                                                                                                                                                                                                  : tzd_adder_reg1[46]
                                                                                                                                                                                                                                                                                                                                      ? 8'h75
                                                                                                                                                                                                                                                                                                                                      : tzd_adder_reg1[45]
                                                                                                                                                                                                                                                                                                                                          ? 8'h76
                                                                                                                                                                                                                                                                                                                                          : tzd_adder_reg1[44]
                                                                                                                                                                                                                                                                                                                                              ? 8'h77
                                                                                                                                                                                                                                                                                                                                              : tzd_adder_reg1[43]
                                                                                                                                                                                                                                                                                                                                                  ? 8'h78
                                                                                                                                                                                                                                                                                                                                                  : tzd_adder_reg1[42]
                                                                                                                                                                                                                                                                                                                                                      ? 8'h79
                                                                                                                                                                                                                                                                                                                                                      : tzd_adder_reg1[41]
                                                                                                                                                                                                                                                                                                                                                          ? 8'h7A
                                                                                                                                                                                                                                                                                                                                                          : tzd_adder_reg1[40]
                                                                                                                                                                                                                                                                                                                                                              ? 8'h7B
                                                                                                                                                                                                                                                                                                                                                              : tzd_adder_reg1[39]
                                                                                                                                                                                                                                                                                                                                                                  ? 8'h7C
                                                                                                                                                                                                                                                                                                                                                                  : tzd_adder_reg1[38]
                                                                                                                                                                                                                                                                                                                                                                      ? 8'h7D
                                                                                                                                                                                                                                                                                                                                                                      : tzd_adder_reg1[37]
                                                                                                                                                                                                                                                                                                                                                                          ? 8'h7E
                                                                                                                                                                                                                                                                                                                                                                          : tzd_adder_reg1[36]
                                                                                                                                                                                                                                                                                                                                                                              ? 8'h7F
                                                                                                                                                                                                                                                                                                                                                                              : tzd_adder_reg1[35]
                                                                                                                                                                                                                                                                                                                                                                                  ? 8'h80
                                                                                                                                                                                                                                                                                                                                                                                  : tzd_adder_reg1[34]
                                                                                                                                                                                                                                                                                                                                                                                      ? 8'h81
                                                                                                                                                                                                                                                                                                                                                                                      : tzd_adder_reg1[33]
                                                                                                                                                                                                                                                                                                                                                                                          ? 8'h82
                                                                                                                                                                                                                                                                                                                                                                                          : tzd_adder_reg1[32]
                                                                                                                                                                                                                                                                                                                                                                                              ? 8'h83
                                                                                                                                                                                                                                                                                                                                                                                              : tzd_adder_reg1[31]
                                                                                                                                                                                                                                                                                                                                                                                                  ? 8'h84
                                                                                                                                                                                                                                                                                                                                                                                                  : tzd_adder_reg1[30]
                                                                                                                                                                                                                                                                                                                                                                                                      ? 8'h85
                                                                                                                                                                                                                                                                                                                                                                                                      : tzd_adder_reg1[29]
                                                                                                                                                                                                                                                                                                                                                                                                          ? 8'h86
                                                                                                                                                                                                                                                                                                                                                                                                          : tzd_adder_reg1[28]
                                                                                                                                                                                                                                                                                                                                                                                                              ? 8'h87
                                                                                                                                                                                                                                                                                                                                                                                                              : tzd_adder_reg1[27]
                                                                                                                                                                                                                                                                                                                                                                                                                  ? 8'h88
                                                                                                                                                                                                                                                                                                                                                                                                                  : tzd_adder_reg1[26]
                                                                                                                                                                                                                                                                                                                                                                                                                      ? 8'h89
                                                                                                                                                                                                                                                                                                                                                                                                                      : tzd_adder_reg1[25]
                                                                                                                                                                                                                                                                                                                                                                                                                          ? 8'h8A
                                                                                                                                                                                                                                                                                                                                                                                                                          : tzd_adder_reg1[24]
                                                                                                                                                                                                                                                                                                                                                                                                                              ? 8'h8B
                                                                                                                                                                                                                                                                                                                                                                                                                              : tzd_adder_reg1[23]
                                                                                                                                                                                                                                                                                                                                                                                                                                  ? 8'h8C
                                                                                                                                                                                                                                                                                                                                                                                                                                  : tzd_adder_reg1[22]
                                                                                                                                                                                                                                                                                                                                                                                                                                      ? 8'h8D
                                                                                                                                                                                                                                                                                                                                                                                                                                      : tzd_adder_reg1[21]
                                                                                                                                                                                                                                                                                                                                                                                                                                          ? 8'h8E
                                                                                                                                                                                                                                                                                                                                                                                                                                          : tzd_adder_reg1[20]
                                                                                                                                                                                                                                                                                                                                                                                                                                              ? 8'h8F
                                                                                                                                                                                                                                                                                                                                                                                                                                              : tzd_adder_reg1[19]
                                                                                                                                                                                                                                                                                                                                                                                                                                                  ? 8'h90
                                                                                                                                                                                                                                                                                                                                                                                                                                                  : tzd_adder_reg1[18]
                                                                                                                                                                                                                                                                                                                                                                                                                                                      ? 8'h91
                                                                                                                                                                                                                                                                                                                                                                                                                                                      : tzd_adder_reg1[17]
                                                                                                                                                                                                                                                                                                                                                                                                                                                          ? 8'h92
                                                                                                                                                                                                                                                                                                                                                                                                                                                          : tzd_adder_reg1[16]
                                                                                                                                                                                                                                                                                                                                                                                                                                                              ? 8'h93
                                                                                                                                                                                                                                                                                                                                                                                                                                                              : tzd_adder_reg1[15]
                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ? 8'h94
                                                                                                                                                                                                                                                                                                                                                                                                                                                                  : tzd_adder_reg1[14]
                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ? 8'h95
                                                                                                                                                                                                                                                                                                                                                                                                                                                                      : tzd_adder_reg1[13]
                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ? 8'h96
                                                                                                                                                                                                                                                                                                                                                                                                                                                                          : tzd_adder_reg1[12]
                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ? 8'h97
                                                                                                                                                                                                                                                                                                                                                                                                                                                                              : tzd_adder_reg1[11]
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ? 8'h98
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  : tzd_adder_reg1[10]
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ? 8'h99
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      : tzd_adder_reg1[9]
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ? 8'h9A
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          : tzd_adder_reg1[8]
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ? 8'h9B
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              : tzd_adder_reg1[7]
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ? 8'h9C
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  : tzd_adder_reg1[6]
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ? 8'h9D
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      : tzd_adder_reg1[5]
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ? 8'h9E
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          : tzd_adder_reg1[4]
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ? 8'h9F
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              : tzd_adder_reg1[3]
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ? 8'hA0
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  : tzd_adder_reg1[2]
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ? 8'hA1
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      : tzd_adder_reg1[1]
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ? 8'hA2
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          : tzd_adder_reg1[0]
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ? 8'hA3
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              : 8'hA4;
  wire [7:0]   tzd_adder_f64_reg1 =
    tzd_adder_reg1[163]
      ? 8'h0
      : tzd_adder_reg1[162]
          ? 8'h1
          : tzd_adder_reg1[161]
              ? 8'h2
              : tzd_adder_reg1[160]
                  ? 8'h3
                  : tzd_adder_reg1[159]
                      ? 8'h4
                      : tzd_adder_reg1[158]
                          ? 8'h5
                          : tzd_adder_reg1[157]
                              ? 8'h6
                              : tzd_adder_reg1[156]
                                  ? 8'h7
                                  : tzd_adder_reg1[155]
                                      ? 8'h8
                                      : tzd_adder_reg1[154]
                                          ? 8'h9
                                          : tzd_adder_reg1[153]
                                              ? 8'hA
                                              : tzd_adder_reg1[152]
                                                  ? 8'hB
                                                  : _GEN_45[0]
                                                      ? 8'hC
                                                      : _GEN_45[1]
                                                          ? 8'hD
                                                          : _GEN_45[2]
                                                              ? 8'hE
                                                              : _GEN_45[3]
                                                                  ? 8'hF
                                                                  : tzd_adder_reg1[147]
                                                                      ? 8'h10
                                                                      : tzd_adder_reg1[146]
                                                                          ? 8'h11
                                                                          : _GEN_42[5]
                                                                            | tzd_adder_reg1[145]
                                                                              ? 8'h12
                                                                              : _GEN_41[1]
                                                                                  ? 8'h13
                                                                                  : _GEN_44[0]
                                                                                      ? 8'h14
                                                                                      : _GEN_44[1]
                                                                                          ? 8'h15
                                                                                          : _GEN_44[2]
                                                                                              ? 8'h16
                                                                                              : _GEN_44[3]
                                                                                                  ? 8'h17
                                                                                                  : _GEN_44[4]
                                                                                                      ? 8'h18
                                                                                                      : _GEN_44[5]
                                                                                                          ? 8'h19
                                                                                                          : _GEN_44[6]
                                                                                                              ? 8'h1A
                                                                                                              : _GEN_44[7]
                                                                                                                  ? 8'h1B
                                                                                                                  : _GEN_43[0]
                                                                                                                      ? 8'h1C
                                                                                                                      : _GEN_43[1]
                                                                                                                          ? 8'h1D
                                                                                                                          : _GEN_43[2]
                                                                                                                              ? 8'h1E
                                                                                                                              : _GEN_43[3]
                                                                                                                                  ? 8'h1F
                                                                                                                                  : tzd_adder_reg1[131]
                                                                                                                                      ? 8'h20
                                                                                                                                      : tzd_adder_reg1[130]
                                                                                                                                          ? 8'h21
                                                                                                                                          : tzd_adder_reg1[129]
                                                                                                                                              ? 8'h22
                                                                                                                                              : tzd_adder_reg1[128]
                                                                                                                                                  ? 8'h23
                                                                                                                                                  : tzd_adder_reg1[127]
                                                                                                                                                      ? 8'h24
                                                                                                                                                      : _tzd_adder_f64_reg1_T_480;
  wire [6:0]   tzd_adder_f32_reg1 =
    tzd_adder_reg1[76]
      ? 7'h0
      : tzd_adder_reg1[75]
          ? 7'h1
          : tzd_adder_reg1[74]
              ? 7'h2
              : tzd_adder_reg1[73]
                  ? 7'h3
                  : tzd_adder_reg1[72]
                      ? 7'h4
                      : tzd_adder_reg1[71]
                          ? 7'h5
                          : tzd_adder_reg1[70]
                              ? 7'h6
                              : tzd_adder_reg1[69]
                                  ? 7'h7
                                  : tzd_adder_reg1[68]
                                      ? 7'h8
                                      : tzd_adder_reg1[67]
                                          ? 7'h9
                                          : tzd_adder_reg1[66]
                                              ? 7'hA
                                              : tzd_adder_reg1[65]
                                                  ? 7'hB
                                                  : tzd_adder_reg1[64]
                                                      ? 7'hC
                                                      : tzd_adder_reg1[63]
                                                          ? 7'hD
                                                          : tzd_adder_reg1[62]
                                                              ? 7'hE
                                                              : tzd_adder_reg1[61]
                                                                  ? 7'hF
                                                                  : tzd_adder_reg1[60]
                                                                      ? 7'h10
                                                                      : tzd_adder_reg1[59]
                                                                          ? 7'h11
                                                                          : tzd_adder_reg1[58]
                                                                              ? 7'h12
                                                                              : tzd_adder_reg1[57]
                                                                                  ? 7'h13
                                                                                  : tzd_adder_reg1[56]
                                                                                      ? 7'h14
                                                                                      : tzd_adder_reg1[55]
                                                                                          ? 7'h15
                                                                                          : tzd_adder_reg1[54]
                                                                                              ? 7'h16
                                                                                              : tzd_adder_reg1[53]
                                                                                                  ? 7'h17
                                                                                                  : tzd_adder_reg1[52]
                                                                                                      ? 7'h18
                                                                                                      : tzd_adder_reg1[51]
                                                                                                          ? 7'h19
                                                                                                          : tzd_adder_reg1[50]
                                                                                                              ? 7'h1A
                                                                                                              : tzd_adder_reg1[49]
                                                                                                                  ? 7'h1B
                                                                                                                  : tzd_adder_reg1[48]
                                                                                                                      ? 7'h1C
                                                                                                                      : tzd_adder_reg1[47]
                                                                                                                          ? 7'h1D
                                                                                                                          : tzd_adder_reg1[46]
                                                                                                                              ? 7'h1E
                                                                                                                              : tzd_adder_reg1[45]
                                                                                                                                  ? 7'h1F
                                                                                                                                  : tzd_adder_reg1[44]
                                                                                                                                      ? 7'h20
                                                                                                                                      : tzd_adder_reg1[43]
                                                                                                                                          ? 7'h21
                                                                                                                                          : tzd_adder_reg1[42]
                                                                                                                                              ? 7'h22
                                                                                                                                              : tzd_adder_reg1[41]
                                                                                                                                                  ? 7'h23
                                                                                                                                                  : tzd_adder_reg1[40]
                                                                                                                                                      ? 7'h24
                                                                                                                                                      : tzd_adder_reg1[39]
                                                                                                                                                          ? 7'h25
                                                                                                                                                          : tzd_adder_reg1[38]
                                                                                                                                                              ? 7'h26
                                                                                                                                                              : tzd_adder_reg1[37]
                                                                                                                                                                  ? 7'h27
                                                                                                                                                                  : tzd_adder_reg1[36]
                                                                                                                                                                      ? 7'h28
                                                                                                                                                                      : tzd_adder_reg1[35]
                                                                                                                                                                          ? 7'h29
                                                                                                                                                                          : tzd_adder_reg1[34]
                                                                                                                                                                              ? 7'h2A
                                                                                                                                                                              : tzd_adder_reg1[33]
                                                                                                                                                                                  ? 7'h2B
                                                                                                                                                                                  : tzd_adder_reg1[32]
                                                                                                                                                                                      ? 7'h2C
                                                                                                                                                                                      : tzd_adder_reg1[31]
                                                                                                                                                                                          ? 7'h2D
                                                                                                                                                                                          : tzd_adder_reg1[30]
                                                                                                                                                                                              ? 7'h2E
                                                                                                                                                                                              : tzd_adder_reg1[29]
                                                                                                                                                                                                  ? 7'h2F
                                                                                                                                                                                                  : tzd_adder_reg1[28]
                                                                                                                                                                                                      ? 7'h30
                                                                                                                                                                                                      : tzd_adder_reg1[27]
                                                                                                                                                                                                          ? 7'h31
                                                                                                                                                                                                          : tzd_adder_reg1[26]
                                                                                                                                                                                                              ? 7'h32
                                                                                                                                                                                                              : tzd_adder_reg1[25]
                                                                                                                                                                                                                  ? 7'h33
                                                                                                                                                                                                                  : tzd_adder_reg1[24]
                                                                                                                                                                                                                      ? 7'h34
                                                                                                                                                                                                                      : tzd_adder_reg1[23]
                                                                                                                                                                                                                          ? 7'h35
                                                                                                                                                                                                                          : tzd_adder_reg1[22]
                                                                                                                                                                                                                              ? 7'h36
                                                                                                                                                                                                                              : tzd_adder_reg1[21]
                                                                                                                                                                                                                                  ? 7'h37
                                                                                                                                                                                                                                  : tzd_adder_reg1[20]
                                                                                                                                                                                                                                      ? 7'h38
                                                                                                                                                                                                                                      : tzd_adder_reg1[19]
                                                                                                                                                                                                                                          ? 7'h39
                                                                                                                                                                                                                                          : tzd_adder_reg1[18]
                                                                                                                                                                                                                                              ? 7'h3A
                                                                                                                                                                                                                                              : tzd_adder_reg1[17]
                                                                                                                                                                                                                                                  ? 7'h3B
                                                                                                                                                                                                                                                  : tzd_adder_reg1[16]
                                                                                                                                                                                                                                                      ? 7'h3C
                                                                                                                                                                                                                                                      : tzd_adder_reg1[15]
                                                                                                                                                                                                                                                          ? 7'h3D
                                                                                                                                                                                                                                                          : tzd_adder_reg1[14]
                                                                                                                                                                                                                                                              ? 7'h3E
                                                                                                                                                                                                                                                              : tzd_adder_reg1[13]
                                                                                                                                                                                                                                                                  ? 7'h3F
                                                                                                                                                                                                                                                                  : tzd_adder_reg1[12]
                                                                                                                                                                                                                                                                      ? 7'h40
                                                                                                                                                                                                                                                                      : tzd_adder_reg1[11]
                                                                                                                                                                                                                                                                          ? 7'h41
                                                                                                                                                                                                                                                                          : tzd_adder_reg1[10]
                                                                                                                                                                                                                                                                              ? 7'h42
                                                                                                                                                                                                                                                                              : tzd_adder_reg1[9]
                                                                                                                                                                                                                                                                                  ? 7'h43
                                                                                                                                                                                                                                                                                  : tzd_adder_reg1[8]
                                                                                                                                                                                                                                                                                      ? 7'h44
                                                                                                                                                                                                                                                                                      : tzd_adder_reg1[7]
                                                                                                                                                                                                                                                                                          ? 7'h45
                                                                                                                                                                                                                                                                                          : tzd_adder_reg1[6]
                                                                                                                                                                                                                                                                                              ? 7'h46
                                                                                                                                                                                                                                                                                              : tzd_adder_reg1[5]
                                                                                                                                                                                                                                                                                                  ? 7'h47
                                                                                                                                                                                                                                                                                                  : tzd_adder_reg1[4]
                                                                                                                                                                                                                                                                                                      ? 7'h48
                                                                                                                                                                                                                                                                                                      : tzd_adder_reg1[3]
                                                                                                                                                                                                                                                                                                          ? 7'h49
                                                                                                                                                                                                                                                                                                          : tzd_adder_reg1[2]
                                                                                                                                                                                                                                                                                                              ? 7'h4A
                                                                                                                                                                                                                                                                                                              : tzd_adder_reg1[1]
                                                                                                                                                                                                                                                                                                                  ? 7'h4B
                                                                                                                                                                                                                                                                                                                  : {6'h26,
                                                                                                                                                                                                                                                                                                                     ~(tzd_adder_reg1[0])};
  wire [5:0]   tzd_adder_f16_reg1 =
    tzd_adder_reg1[37]
      ? 6'h0
      : tzd_adder_reg1[36]
          ? 6'h1
          : tzd_adder_reg1[35]
              ? 6'h2
              : tzd_adder_reg1[34]
                  ? 6'h3
                  : tzd_adder_reg1[33]
                      ? 6'h4
                      : tzd_adder_reg1[32]
                          ? 6'h5
                          : tzd_adder_reg1[31]
                              ? 6'h6
                              : tzd_adder_reg1[30]
                                  ? 6'h7
                                  : tzd_adder_reg1[29]
                                      ? 6'h8
                                      : tzd_adder_reg1[28]
                                          ? 6'h9
                                          : tzd_adder_reg1[27]
                                              ? 6'hA
                                              : tzd_adder_reg1[26]
                                                  ? 6'hB
                                                  : tzd_adder_reg1[25]
                                                      ? 6'hC
                                                      : tzd_adder_reg1[24]
                                                          ? 6'hD
                                                          : tzd_adder_reg1[23]
                                                              ? 6'hE
                                                              : tzd_adder_reg1[22]
                                                                  ? 6'hF
                                                                  : tzd_adder_reg1[21]
                                                                      ? 6'h10
                                                                      : tzd_adder_reg1[20]
                                                                          ? 6'h11
                                                                          : tzd_adder_reg1[19]
                                                                              ? 6'h12
                                                                              : tzd_adder_reg1[18]
                                                                                  ? 6'h13
                                                                                  : tzd_adder_reg1[17]
                                                                                      ? 6'h14
                                                                                      : tzd_adder_reg1[16]
                                                                                          ? 6'h15
                                                                                          : tzd_adder_reg1[15]
                                                                                              ? 6'h16
                                                                                              : tzd_adder_reg1[14]
                                                                                                  ? 6'h17
                                                                                                  : tzd_adder_reg1[13]
                                                                                                      ? 6'h18
                                                                                                      : tzd_adder_reg1[12]
                                                                                                          ? 6'h19
                                                                                                          : tzd_adder_reg1[11]
                                                                                                              ? 6'h1A
                                                                                                              : tzd_adder_reg1[10]
                                                                                                                  ? 6'h1B
                                                                                                                  : tzd_adder_reg1[9]
                                                                                                                      ? 6'h1C
                                                                                                                      : tzd_adder_reg1[8]
                                                                                                                          ? 6'h1D
                                                                                                                          : tzd_adder_reg1[7]
                                                                                                                              ? 6'h1E
                                                                                                                              : tzd_adder_reg1[6]
                                                                                                                                  ? 6'h1F
                                                                                                                                  : tzd_adder_reg1[5]
                                                                                                                                      ? 6'h20
                                                                                                                                      : tzd_adder_reg1[4]
                                                                                                                                          ? 6'h21
                                                                                                                                          : tzd_adder_reg1[3]
                                                                                                                                              ? 6'h22
                                                                                                                                              : tzd_adder_reg1[2]
                                                                                                                                                  ? 6'h23
                                                                                                                                                  : tzd_adder_reg1[1]
                                                                                                                                                      ? 6'h24
                                                                                                                                                      : tzd_adder_reg1[0]
                                                                                                                                                          ? 6'h25
                                                                                                                                                          : 6'h26;
  wire [15:0]  _GEN_46 =
    {{lzd_adder_inv_mask_reg1[86:79], lzd_adder_inv_mask_reg1[94:91]} & 12'hF0F, 4'h0}
    | {lzd_adder_inv_mask_reg1[94:87], lzd_adder_inv_mask_reg1[102:95]} & 16'hF0F;
  wire [37:0]  _GEN_47 =
    {lzd_adder_inv_mask_reg1[74:71],
     lzd_adder_inv_mask_reg1[78:75],
     lzd_adder_inv_mask_reg1[82:79],
     _GEN_46,
     lzd_adder_inv_mask_reg1[102:99],
     lzd_adder_inv_mask_reg1[106:103],
     lzd_adder_inv_mask_reg1[110:109]} & 38'h3333333333;
  wire [7:0]   _GEN_48 =
    _GEN_47[37:30] | {lzd_adder_inv_mask_reg1[78:75], lzd_adder_inv_mask_reg1[82:79]}
    & 8'h33;
  wire [15:0]  _GEN_49 = _GEN_47[29:14] | _GEN_46 & 16'h3333;
  wire [1:0]   _GEN_50 = _GEN_47[11:10] | lzd_adder_inv_mask_reg1[100:99];
  wire [7:0]   _GEN_51 =
    {_GEN_47[5:0], 2'h0}
    | {lzd_adder_inv_mask_reg1[110:107], lzd_adder_inv_mask_reg1[114:111]} & 8'h33;
  wire [50:0]  _GEN_52 =
    {lzd_adder_inv_mask_reg1[68:67],
     lzd_adder_inv_mask_reg1[70:69],
     lzd_adder_inv_mask_reg1[72:71],
     _GEN_48,
     _GEN_49,
     _GEN_46[3:2],
     _GEN_50,
     lzd_adder_inv_mask_reg1[102:101],
     lzd_adder_inv_mask_reg1[104:103],
     _GEN_51,
     lzd_adder_inv_mask_reg1[114:113],
     lzd_adder_inv_mask_reg1[116:115],
     lzd_adder_inv_mask_reg1[118]} & 51'h5555555555555;
  wire [3:0]   _GEN_53 =
    _GEN_52[50:47] | {lzd_adder_inv_mask_reg1[70:69], lzd_adder_inv_mask_reg1[72:71]}
    & 4'h5;
  wire [7:0]   _GEN_54 = _GEN_52[46:39] | _GEN_48 & 8'h55;
  wire [15:0]  _GEN_55 = _GEN_52[38:23] | _GEN_49 & 16'h5555;
  wire [1:0]   _GEN_56 = {_GEN_46[3], 1'h0} | _GEN_50 & 2'h1;
  wire [3:0]   _GEN_57 =
    _GEN_52[18:15] | {lzd_adder_inv_mask_reg1[102:101], lzd_adder_inv_mask_reg1[104:103]}
    & 4'h5;
  wire [7:0]   _GEN_58 = _GEN_52[14:7] | _GEN_51 & 8'h55;
  wire [3:0]   _GEN_59 =
    {_GEN_52[2:0], 1'h0}
    | {lzd_adder_inv_mask_reg1[118:117], lzd_adder_inv_mask_reg1[120:119]} & 4'h5;
  wire [7:0]   _GEN_60 =
    {{lzd_adder_inv_mask_reg1[138:135], lzd_adder_inv_mask_reg1[142:141]} & 6'h33, 2'h0}
    | {lzd_adder_inv_mask_reg1[142:139], lzd_adder_inv_mask_reg1[146:143]} & 8'h33;
  wire [18:0]  _GEN_61 =
    {lzd_adder_inv_mask_reg1[132:131],
     lzd_adder_inv_mask_reg1[134:133],
     lzd_adder_inv_mask_reg1[136:135],
     _GEN_60,
     lzd_adder_inv_mask_reg1[146:145],
     lzd_adder_inv_mask_reg1[148:147],
     lzd_adder_inv_mask_reg1[150]} & 19'h55555;
  wire [3:0]   _GEN_62 =
    _GEN_61[18:15] | {lzd_adder_inv_mask_reg1[134:133], lzd_adder_inv_mask_reg1[136:135]}
    & 4'h5;
  wire [7:0]   _GEN_63 = _GEN_61[14:7] | _GEN_60 & 8'h55;
  wire [3:0]   _GEN_64 =
    {_GEN_61[2:0], 1'h0}
    | {lzd_adder_inv_mask_reg1[150:149], lzd_adder_inv_mask_reg1[152:151]} & 4'h5;
  wire [7:0]   _lzd_adder_inv_mask_f64_T_476 =
    lzd_adder_inv_mask_reg1[126]
      ? 8'h24
      : lzd_adder_inv_mask_reg1[125]
          ? 8'h25
          : lzd_adder_inv_mask_reg1[124]
              ? 8'h26
              : lzd_adder_inv_mask_reg1[123]
                  ? 8'h27
                  : lzd_adder_inv_mask_reg1[122]
                      ? 8'h28
                      : lzd_adder_inv_mask_reg1[121]
                          ? 8'h29
                          : lzd_adder_inv_mask_reg1[120]
                              ? 8'h2A
                              : _GEN_59[0]
                                  ? 8'h2B
                                  : _GEN_59[1]
                                      ? 8'h2C
                                      : _GEN_59[2]
                                          ? 8'h2D
                                          : _GEN_59[3]
                                              ? 8'h2E
                                              : lzd_adder_inv_mask_reg1[115]
                                                  ? 8'h2F
                                                  : lzd_adder_inv_mask_reg1[114]
                                                      ? 8'h30
                                                      : _GEN_52[5]
                                                        | lzd_adder_inv_mask_reg1[113]
                                                          ? 8'h31
                                                          : _GEN_51[1]
                                                              ? 8'h32
                                                              : _GEN_58[0]
                                                                  ? 8'h33
                                                                  : _GEN_58[1]
                                                                      ? 8'h34
                                                                      : _GEN_58[2]
                                                                          ? 8'h35
                                                                          : _GEN_58[3]
                                                                              ? 8'h36
                                                                              : _GEN_58[4]
                                                                                  ? 8'h37
                                                                                  : _GEN_58[5]
                                                                                      ? 8'h38
                                                                                      : _GEN_58[6]
                                                                                          ? 8'h39
                                                                                          : _GEN_58[7]
                                                                                              ? 8'h3A
                                                                                              : _GEN_57[0]
                                                                                                  ? 8'h3B
                                                                                                  : _GEN_57[1]
                                                                                                      ? 8'h3C
                                                                                                      : _GEN_57[2]
                                                                                                          ? 8'h3D
                                                                                                          : _GEN_57[3]
                                                                                                              ? 8'h3E
                                                                                                              : _GEN_56[0]
                                                                                                                  ? 8'h3F
                                                                                                                  : _GEN_56[1]
                                                                                                                      ? 8'h40
                                                                                                                      : _GEN_52[21]
                                                                                                                        | _GEN_46[2]
                                                                                                                          ? 8'h41
                                                                                                                          : _GEN_49[1]
                                                                                                                              ? 8'h42
                                                                                                                              : _GEN_55[0]
                                                                                                                                  ? 8'h43
                                                                                                                                  : _GEN_55[1]
                                                                                                                                      ? 8'h44
                                                                                                                                      : _GEN_55[2]
                                                                                                                                          ? 8'h45
                                                                                                                                          : _GEN_55[3]
                                                                                                                                              ? 8'h46
                                                                                                                                              : _GEN_55[4]
                                                                                                                                                  ? 8'h47
                                                                                                                                                  : _GEN_55[5]
                                                                                                                                                      ? 8'h48
                                                                                                                                                      : _GEN_55[6]
                                                                                                                                                          ? 8'h49
                                                                                                                                                          : _GEN_55[7]
                                                                                                                                                              ? 8'h4A
                                                                                                                                                              : _GEN_55[8]
                                                                                                                                                                  ? 8'h4B
                                                                                                                                                                  : _GEN_55[9]
                                                                                                                                                                      ? 8'h4C
                                                                                                                                                                      : _GEN_55[10]
                                                                                                                                                                          ? 8'h4D
                                                                                                                                                                          : _GEN_55[11]
                                                                                                                                                                              ? 8'h4E
                                                                                                                                                                              : _GEN_55[12]
                                                                                                                                                                                  ? 8'h4F
                                                                                                                                                                                  : _GEN_55[13]
                                                                                                                                                                                      ? 8'h50
                                                                                                                                                                                      : _GEN_55[14]
                                                                                                                                                                                          ? 8'h51
                                                                                                                                                                                          : _GEN_55[15]
                                                                                                                                                                                              ? 8'h52
                                                                                                                                                                                              : _GEN_54[0]
                                                                                                                                                                                                  ? 8'h53
                                                                                                                                                                                                  : _GEN_54[1]
                                                                                                                                                                                                      ? 8'h54
                                                                                                                                                                                                      : _GEN_54[2]
                                                                                                                                                                                                          ? 8'h55
                                                                                                                                                                                                          : _GEN_54[3]
                                                                                                                                                                                                              ? 8'h56
                                                                                                                                                                                                              : _GEN_54[4]
                                                                                                                                                                                                                  ? 8'h57
                                                                                                                                                                                                                  : _GEN_54[5]
                                                                                                                                                                                                                      ? 8'h58
                                                                                                                                                                                                                      : _GEN_54[6]
                                                                                                                                                                                                                          ? 8'h59
                                                                                                                                                                                                                          : _GEN_54[7]
                                                                                                                                                                                                                              ? 8'h5A
                                                                                                                                                                                                                              : _GEN_53[0]
                                                                                                                                                                                                                                  ? 8'h5B
                                                                                                                                                                                                                                  : _GEN_53[1]
                                                                                                                                                                                                                                      ? 8'h5C
                                                                                                                                                                                                                                      : _GEN_53[2]
                                                                                                                                                                                                                                          ? 8'h5D
                                                                                                                                                                                                                                          : _GEN_53[3]
                                                                                                                                                                                                                                              ? 8'h5E
                                                                                                                                                                                                                                              : lzd_adder_inv_mask_reg1[67]
                                                                                                                                                                                                                                                  ? 8'h5F
                                                                                                                                                                                                                                                  : lzd_adder_inv_mask_reg1[66]
                                                                                                                                                                                                                                                      ? 8'h60
                                                                                                                                                                                                                                                      : lzd_adder_inv_mask_reg1[65]
                                                                                                                                                                                                                                                          ? 8'h61
                                                                                                                                                                                                                                                          : lzd_adder_inv_mask_reg1[64]
                                                                                                                                                                                                                                                              ? 8'h62
                                                                                                                                                                                                                                                              : lzd_adder_inv_mask_reg1[63]
                                                                                                                                                                                                                                                                  ? 8'h63
                                                                                                                                                                                                                                                                  : lzd_adder_inv_mask_reg1[62]
                                                                                                                                                                                                                                                                      ? 8'h64
                                                                                                                                                                                                                                                                      : lzd_adder_inv_mask_reg1[61]
                                                                                                                                                                                                                                                                          ? 8'h65
                                                                                                                                                                                                                                                                          : lzd_adder_inv_mask_reg1[60]
                                                                                                                                                                                                                                                                              ? 8'h66
                                                                                                                                                                                                                                                                              : lzd_adder_inv_mask_reg1[59]
                                                                                                                                                                                                                                                                                  ? 8'h67
                                                                                                                                                                                                                                                                                  : lzd_adder_inv_mask_reg1[58]
                                                                                                                                                                                                                                                                                      ? 8'h68
                                                                                                                                                                                                                                                                                      : lzd_adder_inv_mask_reg1[57]
                                                                                                                                                                                                                                                                                          ? 8'h69
                                                                                                                                                                                                                                                                                          : lzd_adder_inv_mask_reg1[56]
                                                                                                                                                                                                                                                                                              ? 8'h6A
                                                                                                                                                                                                                                                                                              : lzd_adder_inv_mask_reg1[55]
                                                                                                                                                                                                                                                                                                  ? 8'h6B
                                                                                                                                                                                                                                                                                                  : lzd_adder_inv_mask_reg1[54]
                                                                                                                                                                                                                                                                                                      ? 8'h6C
                                                                                                                                                                                                                                                                                                      : lzd_adder_inv_mask_reg1[53]
                                                                                                                                                                                                                                                                                                          ? 8'h6D
                                                                                                                                                                                                                                                                                                          : lzd_adder_inv_mask_reg1[52]
                                                                                                                                                                                                                                                                                                              ? 8'h6E
                                                                                                                                                                                                                                                                                                              : lzd_adder_inv_mask_reg1[51]
                                                                                                                                                                                                                                                                                                                  ? 8'h6F
                                                                                                                                                                                                                                                                                                                  : lzd_adder_inv_mask_reg1[50]
                                                                                                                                                                                                                                                                                                                      ? 8'h70
                                                                                                                                                                                                                                                                                                                      : lzd_adder_inv_mask_reg1[49]
                                                                                                                                                                                                                                                                                                                          ? 8'h71
                                                                                                                                                                                                                                                                                                                          : lzd_adder_inv_mask_reg1[48]
                                                                                                                                                                                                                                                                                                                              ? 8'h72
                                                                                                                                                                                                                                                                                                                              : lzd_adder_inv_mask_reg1[47]
                                                                                                                                                                                                                                                                                                                                  ? 8'h73
                                                                                                                                                                                                                                                                                                                                  : lzd_adder_inv_mask_reg1[46]
                                                                                                                                                                                                                                                                                                                                      ? 8'h74
                                                                                                                                                                                                                                                                                                                                      : lzd_adder_inv_mask_reg1[45]
                                                                                                                                                                                                                                                                                                                                          ? 8'h75
                                                                                                                                                                                                                                                                                                                                          : lzd_adder_inv_mask_reg1[44]
                                                                                                                                                                                                                                                                                                                                              ? 8'h76
                                                                                                                                                                                                                                                                                                                                              : lzd_adder_inv_mask_reg1[43]
                                                                                                                                                                                                                                                                                                                                                  ? 8'h77
                                                                                                                                                                                                                                                                                                                                                  : lzd_adder_inv_mask_reg1[42]
                                                                                                                                                                                                                                                                                                                                                      ? 8'h78
                                                                                                                                                                                                                                                                                                                                                      : lzd_adder_inv_mask_reg1[41]
                                                                                                                                                                                                                                                                                                                                                          ? 8'h79
                                                                                                                                                                                                                                                                                                                                                          : lzd_adder_inv_mask_reg1[40]
                                                                                                                                                                                                                                                                                                                                                              ? 8'h7A
                                                                                                                                                                                                                                                                                                                                                              : lzd_adder_inv_mask_reg1[39]
                                                                                                                                                                                                                                                                                                                                                                  ? 8'h7B
                                                                                                                                                                                                                                                                                                                                                                  : lzd_adder_inv_mask_reg1[38]
                                                                                                                                                                                                                                                                                                                                                                      ? 8'h7C
                                                                                                                                                                                                                                                                                                                                                                      : lzd_adder_inv_mask_reg1[37]
                                                                                                                                                                                                                                                                                                                                                                          ? 8'h7D
                                                                                                                                                                                                                                                                                                                                                                          : lzd_adder_inv_mask_reg1[36]
                                                                                                                                                                                                                                                                                                                                                                              ? 8'h7E
                                                                                                                                                                                                                                                                                                                                                                              : lzd_adder_inv_mask_reg1[35]
                                                                                                                                                                                                                                                                                                                                                                                  ? 8'h7F
                                                                                                                                                                                                                                                                                                                                                                                  : lzd_adder_inv_mask_reg1[34]
                                                                                                                                                                                                                                                                                                                                                                                      ? 8'h80
                                                                                                                                                                                                                                                                                                                                                                                      : lzd_adder_inv_mask_reg1[33]
                                                                                                                                                                                                                                                                                                                                                                                          ? 8'h81
                                                                                                                                                                                                                                                                                                                                                                                          : lzd_adder_inv_mask_reg1[32]
                                                                                                                                                                                                                                                                                                                                                                                              ? 8'h82
                                                                                                                                                                                                                                                                                                                                                                                              : lzd_adder_inv_mask_reg1[31]
                                                                                                                                                                                                                                                                                                                                                                                                  ? 8'h83
                                                                                                                                                                                                                                                                                                                                                                                                  : lzd_adder_inv_mask_reg1[30]
                                                                                                                                                                                                                                                                                                                                                                                                      ? 8'h84
                                                                                                                                                                                                                                                                                                                                                                                                      : lzd_adder_inv_mask_reg1[29]
                                                                                                                                                                                                                                                                                                                                                                                                          ? 8'h85
                                                                                                                                                                                                                                                                                                                                                                                                          : lzd_adder_inv_mask_reg1[28]
                                                                                                                                                                                                                                                                                                                                                                                                              ? 8'h86
                                                                                                                                                                                                                                                                                                                                                                                                              : lzd_adder_inv_mask_reg1[27]
                                                                                                                                                                                                                                                                                                                                                                                                                  ? 8'h87
                                                                                                                                                                                                                                                                                                                                                                                                                  : lzd_adder_inv_mask_reg1[26]
                                                                                                                                                                                                                                                                                                                                                                                                                      ? 8'h88
                                                                                                                                                                                                                                                                                                                                                                                                                      : lzd_adder_inv_mask_reg1[25]
                                                                                                                                                                                                                                                                                                                                                                                                                          ? 8'h89
                                                                                                                                                                                                                                                                                                                                                                                                                          : lzd_adder_inv_mask_reg1[24]
                                                                                                                                                                                                                                                                                                                                                                                                                              ? 8'h8A
                                                                                                                                                                                                                                                                                                                                                                                                                              : lzd_adder_inv_mask_reg1[23]
                                                                                                                                                                                                                                                                                                                                                                                                                                  ? 8'h8B
                                                                                                                                                                                                                                                                                                                                                                                                                                  : lzd_adder_inv_mask_reg1[22]
                                                                                                                                                                                                                                                                                                                                                                                                                                      ? 8'h8C
                                                                                                                                                                                                                                                                                                                                                                                                                                      : lzd_adder_inv_mask_reg1[21]
                                                                                                                                                                                                                                                                                                                                                                                                                                          ? 8'h8D
                                                                                                                                                                                                                                                                                                                                                                                                                                          : lzd_adder_inv_mask_reg1[20]
                                                                                                                                                                                                                                                                                                                                                                                                                                              ? 8'h8E
                                                                                                                                                                                                                                                                                                                                                                                                                                              : lzd_adder_inv_mask_reg1[19]
                                                                                                                                                                                                                                                                                                                                                                                                                                                  ? 8'h8F
                                                                                                                                                                                                                                                                                                                                                                                                                                                  : lzd_adder_inv_mask_reg1[18]
                                                                                                                                                                                                                                                                                                                                                                                                                                                      ? 8'h90
                                                                                                                                                                                                                                                                                                                                                                                                                                                      : lzd_adder_inv_mask_reg1[17]
                                                                                                                                                                                                                                                                                                                                                                                                                                                          ? 8'h91
                                                                                                                                                                                                                                                                                                                                                                                                                                                          : lzd_adder_inv_mask_reg1[16]
                                                                                                                                                                                                                                                                                                                                                                                                                                                              ? 8'h92
                                                                                                                                                                                                                                                                                                                                                                                                                                                              : lzd_adder_inv_mask_reg1[15]
                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ? 8'h93
                                                                                                                                                                                                                                                                                                                                                                                                                                                                  : lzd_adder_inv_mask_reg1[14]
                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ? 8'h94
                                                                                                                                                                                                                                                                                                                                                                                                                                                                      : lzd_adder_inv_mask_reg1[13]
                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ? 8'h95
                                                                                                                                                                                                                                                                                                                                                                                                                                                                          : lzd_adder_inv_mask_reg1[12]
                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ? 8'h96
                                                                                                                                                                                                                                                                                                                                                                                                                                                                              : lzd_adder_inv_mask_reg1[11]
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ? 8'h97
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  : lzd_adder_inv_mask_reg1[10]
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ? 8'h98
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      : lzd_adder_inv_mask_reg1[9]
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ? 8'h99
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          : lzd_adder_inv_mask_reg1[8]
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ? 8'h9A
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              : lzd_adder_inv_mask_reg1[7]
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ? 8'h9B
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  : lzd_adder_inv_mask_reg1[6]
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ? 8'h9C
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      : lzd_adder_inv_mask_reg1[5]
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ? 8'h9D
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          : lzd_adder_inv_mask_reg1[4]
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ? 8'h9E
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              : lzd_adder_inv_mask_reg1[3]
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ? 8'h9F
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  : lzd_adder_inv_mask_reg1[2]
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ? 8'hA0
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      : lzd_adder_inv_mask_reg1[1]
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ? 8'hA1
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          : {7'h51,
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ~(lzd_adder_inv_mask_reg1[0])};
  wire [7:0]   lzd_adder_inv_mask_f64 =
    lzd_adder_inv_mask_reg1[162]
      ? 8'h0
      : lzd_adder_inv_mask_reg1[161]
          ? 8'h1
          : lzd_adder_inv_mask_reg1[160]
              ? 8'h2
              : lzd_adder_inv_mask_reg1[159]
                  ? 8'h3
                  : lzd_adder_inv_mask_reg1[158]
                      ? 8'h4
                      : lzd_adder_inv_mask_reg1[157]
                          ? 8'h5
                          : lzd_adder_inv_mask_reg1[156]
                              ? 8'h6
                              : lzd_adder_inv_mask_reg1[155]
                                  ? 8'h7
                                  : lzd_adder_inv_mask_reg1[154]
                                      ? 8'h8
                                      : lzd_adder_inv_mask_reg1[153]
                                          ? 8'h9
                                          : lzd_adder_inv_mask_reg1[152]
                                              ? 8'hA
                                              : _GEN_64[0]
                                                  ? 8'hB
                                                  : _GEN_64[1]
                                                      ? 8'hC
                                                      : _GEN_64[2]
                                                          ? 8'hD
                                                          : _GEN_64[3]
                                                              ? 8'hE
                                                              : lzd_adder_inv_mask_reg1[147]
                                                                  ? 8'hF
                                                                  : lzd_adder_inv_mask_reg1[146]
                                                                      ? 8'h10
                                                                      : _GEN_61[5]
                                                                        | lzd_adder_inv_mask_reg1[145]
                                                                          ? 8'h11
                                                                          : _GEN_60[1]
                                                                              ? 8'h12
                                                                              : _GEN_63[0]
                                                                                  ? 8'h13
                                                                                  : _GEN_63[1]
                                                                                      ? 8'h14
                                                                                      : _GEN_63[2]
                                                                                          ? 8'h15
                                                                                          : _GEN_63[3]
                                                                                              ? 8'h16
                                                                                              : _GEN_63[4]
                                                                                                  ? 8'h17
                                                                                                  : _GEN_63[5]
                                                                                                      ? 8'h18
                                                                                                      : _GEN_63[6]
                                                                                                          ? 8'h19
                                                                                                          : _GEN_63[7]
                                                                                                              ? 8'h1A
                                                                                                              : _GEN_62[0]
                                                                                                                  ? 8'h1B
                                                                                                                  : _GEN_62[1]
                                                                                                                      ? 8'h1C
                                                                                                                      : _GEN_62[2]
                                                                                                                          ? 8'h1D
                                                                                                                          : _GEN_62[3]
                                                                                                                              ? 8'h1E
                                                                                                                              : lzd_adder_inv_mask_reg1[131]
                                                                                                                                  ? 8'h1F
                                                                                                                                  : lzd_adder_inv_mask_reg1[130]
                                                                                                                                      ? 8'h20
                                                                                                                                      : lzd_adder_inv_mask_reg1[129]
                                                                                                                                          ? 8'h21
                                                                                                                                          : lzd_adder_inv_mask_reg1[128]
                                                                                                                                              ? 8'h22
                                                                                                                                              : lzd_adder_inv_mask_reg1[127]
                                                                                                                                                  ? 8'h23
                                                                                                                                                  : _lzd_adder_inv_mask_f64_T_476;
  wire [6:0]   lzd_adder_inv_mask_f32 =
    lzd_adder_inv_mask_reg1[75]
      ? 7'h0
      : lzd_adder_inv_mask_reg1[74]
          ? 7'h1
          : lzd_adder_inv_mask_reg1[73]
              ? 7'h2
              : lzd_adder_inv_mask_reg1[72]
                  ? 7'h3
                  : lzd_adder_inv_mask_reg1[71]
                      ? 7'h4
                      : lzd_adder_inv_mask_reg1[70]
                          ? 7'h5
                          : lzd_adder_inv_mask_reg1[69]
                              ? 7'h6
                              : lzd_adder_inv_mask_reg1[68]
                                  ? 7'h7
                                  : lzd_adder_inv_mask_reg1[67]
                                      ? 7'h8
                                      : lzd_adder_inv_mask_reg1[66]
                                          ? 7'h9
                                          : lzd_adder_inv_mask_reg1[65]
                                              ? 7'hA
                                              : lzd_adder_inv_mask_reg1[64]
                                                  ? 7'hB
                                                  : lzd_adder_inv_mask_reg1[63]
                                                      ? 7'hC
                                                      : lzd_adder_inv_mask_reg1[62]
                                                          ? 7'hD
                                                          : lzd_adder_inv_mask_reg1[61]
                                                              ? 7'hE
                                                              : lzd_adder_inv_mask_reg1[60]
                                                                  ? 7'hF
                                                                  : lzd_adder_inv_mask_reg1[59]
                                                                      ? 7'h10
                                                                      : lzd_adder_inv_mask_reg1[58]
                                                                          ? 7'h11
                                                                          : lzd_adder_inv_mask_reg1[57]
                                                                              ? 7'h12
                                                                              : lzd_adder_inv_mask_reg1[56]
                                                                                  ? 7'h13
                                                                                  : lzd_adder_inv_mask_reg1[55]
                                                                                      ? 7'h14
                                                                                      : lzd_adder_inv_mask_reg1[54]
                                                                                          ? 7'h15
                                                                                          : lzd_adder_inv_mask_reg1[53]
                                                                                              ? 7'h16
                                                                                              : lzd_adder_inv_mask_reg1[52]
                                                                                                  ? 7'h17
                                                                                                  : lzd_adder_inv_mask_reg1[51]
                                                                                                      ? 7'h18
                                                                                                      : lzd_adder_inv_mask_reg1[50]
                                                                                                          ? 7'h19
                                                                                                          : lzd_adder_inv_mask_reg1[49]
                                                                                                              ? 7'h1A
                                                                                                              : lzd_adder_inv_mask_reg1[48]
                                                                                                                  ? 7'h1B
                                                                                                                  : lzd_adder_inv_mask_reg1[47]
                                                                                                                      ? 7'h1C
                                                                                                                      : lzd_adder_inv_mask_reg1[46]
                                                                                                                          ? 7'h1D
                                                                                                                          : lzd_adder_inv_mask_reg1[45]
                                                                                                                              ? 7'h1E
                                                                                                                              : lzd_adder_inv_mask_reg1[44]
                                                                                                                                  ? 7'h1F
                                                                                                                                  : lzd_adder_inv_mask_reg1[43]
                                                                                                                                      ? 7'h20
                                                                                                                                      : lzd_adder_inv_mask_reg1[42]
                                                                                                                                          ? 7'h21
                                                                                                                                          : lzd_adder_inv_mask_reg1[41]
                                                                                                                                              ? 7'h22
                                                                                                                                              : lzd_adder_inv_mask_reg1[40]
                                                                                                                                                  ? 7'h23
                                                                                                                                                  : lzd_adder_inv_mask_reg1[39]
                                                                                                                                                      ? 7'h24
                                                                                                                                                      : lzd_adder_inv_mask_reg1[38]
                                                                                                                                                          ? 7'h25
                                                                                                                                                          : lzd_adder_inv_mask_reg1[37]
                                                                                                                                                              ? 7'h26
                                                                                                                                                              : lzd_adder_inv_mask_reg1[36]
                                                                                                                                                                  ? 7'h27
                                                                                                                                                                  : lzd_adder_inv_mask_reg1[35]
                                                                                                                                                                      ? 7'h28
                                                                                                                                                                      : lzd_adder_inv_mask_reg1[34]
                                                                                                                                                                          ? 7'h29
                                                                                                                                                                          : lzd_adder_inv_mask_reg1[33]
                                                                                                                                                                              ? 7'h2A
                                                                                                                                                                              : lzd_adder_inv_mask_reg1[32]
                                                                                                                                                                                  ? 7'h2B
                                                                                                                                                                                  : lzd_adder_inv_mask_reg1[31]
                                                                                                                                                                                      ? 7'h2C
                                                                                                                                                                                      : lzd_adder_inv_mask_reg1[30]
                                                                                                                                                                                          ? 7'h2D
                                                                                                                                                                                          : lzd_adder_inv_mask_reg1[29]
                                                                                                                                                                                              ? 7'h2E
                                                                                                                                                                                              : lzd_adder_inv_mask_reg1[28]
                                                                                                                                                                                                  ? 7'h2F
                                                                                                                                                                                                  : lzd_adder_inv_mask_reg1[27]
                                                                                                                                                                                                      ? 7'h30
                                                                                                                                                                                                      : lzd_adder_inv_mask_reg1[26]
                                                                                                                                                                                                          ? 7'h31
                                                                                                                                                                                                          : lzd_adder_inv_mask_reg1[25]
                                                                                                                                                                                                              ? 7'h32
                                                                                                                                                                                                              : lzd_adder_inv_mask_reg1[24]
                                                                                                                                                                                                                  ? 7'h33
                                                                                                                                                                                                                  : lzd_adder_inv_mask_reg1[23]
                                                                                                                                                                                                                      ? 7'h34
                                                                                                                                                                                                                      : lzd_adder_inv_mask_reg1[22]
                                                                                                                                                                                                                          ? 7'h35
                                                                                                                                                                                                                          : lzd_adder_inv_mask_reg1[21]
                                                                                                                                                                                                                              ? 7'h36
                                                                                                                                                                                                                              : lzd_adder_inv_mask_reg1[20]
                                                                                                                                                                                                                                  ? 7'h37
                                                                                                                                                                                                                                  : lzd_adder_inv_mask_reg1[19]
                                                                                                                                                                                                                                      ? 7'h38
                                                                                                                                                                                                                                      : lzd_adder_inv_mask_reg1[18]
                                                                                                                                                                                                                                          ? 7'h39
                                                                                                                                                                                                                                          : lzd_adder_inv_mask_reg1[17]
                                                                                                                                                                                                                                              ? 7'h3A
                                                                                                                                                                                                                                              : lzd_adder_inv_mask_reg1[16]
                                                                                                                                                                                                                                                  ? 7'h3B
                                                                                                                                                                                                                                                  : lzd_adder_inv_mask_reg1[15]
                                                                                                                                                                                                                                                      ? 7'h3C
                                                                                                                                                                                                                                                      : lzd_adder_inv_mask_reg1[14]
                                                                                                                                                                                                                                                          ? 7'h3D
                                                                                                                                                                                                                                                          : lzd_adder_inv_mask_reg1[13]
                                                                                                                                                                                                                                                              ? 7'h3E
                                                                                                                                                                                                                                                              : lzd_adder_inv_mask_reg1[12]
                                                                                                                                                                                                                                                                  ? 7'h3F
                                                                                                                                                                                                                                                                  : lzd_adder_inv_mask_reg1[11]
                                                                                                                                                                                                                                                                      ? 7'h40
                                                                                                                                                                                                                                                                      : lzd_adder_inv_mask_reg1[10]
                                                                                                                                                                                                                                                                          ? 7'h41
                                                                                                                                                                                                                                                                          : lzd_adder_inv_mask_reg1[9]
                                                                                                                                                                                                                                                                              ? 7'h42
                                                                                                                                                                                                                                                                              : lzd_adder_inv_mask_reg1[8]
                                                                                                                                                                                                                                                                                  ? 7'h43
                                                                                                                                                                                                                                                                                  : lzd_adder_inv_mask_reg1[7]
                                                                                                                                                                                                                                                                                      ? 7'h44
                                                                                                                                                                                                                                                                                      : lzd_adder_inv_mask_reg1[6]
                                                                                                                                                                                                                                                                                          ? 7'h45
                                                                                                                                                                                                                                                                                          : lzd_adder_inv_mask_reg1[5]
                                                                                                                                                                                                                                                                                              ? 7'h46
                                                                                                                                                                                                                                                                                              : lzd_adder_inv_mask_reg1[4]
                                                                                                                                                                                                                                                                                                  ? 7'h47
                                                                                                                                                                                                                                                                                                  : lzd_adder_inv_mask_reg1[3]
                                                                                                                                                                                                                                                                                                      ? 7'h48
                                                                                                                                                                                                                                                                                                      : lzd_adder_inv_mask_reg1[2]
                                                                                                                                                                                                                                                                                                          ? 7'h49
                                                                                                                                                                                                                                                                                                          : lzd_adder_inv_mask_reg1[1]
                                                                                                                                                                                                                                                                                                              ? 7'h4A
                                                                                                                                                                                                                                                                                                              : lzd_adder_inv_mask_reg1[0]
                                                                                                                                                                                                                                                                                                                  ? 7'h4B
                                                                                                                                                                                                                                                                                                                  : 7'h4C;
  wire [5:0]   lzd_adder_inv_mask_f16 =
    lzd_adder_inv_mask_reg1[36]
      ? 6'h0
      : lzd_adder_inv_mask_reg1[35]
          ? 6'h1
          : lzd_adder_inv_mask_reg1[34]
              ? 6'h2
              : lzd_adder_inv_mask_reg1[33]
                  ? 6'h3
                  : lzd_adder_inv_mask_reg1[32]
                      ? 6'h4
                      : lzd_adder_inv_mask_reg1[31]
                          ? 6'h5
                          : lzd_adder_inv_mask_reg1[30]
                              ? 6'h6
                              : lzd_adder_inv_mask_reg1[29]
                                  ? 6'h7
                                  : lzd_adder_inv_mask_reg1[28]
                                      ? 6'h8
                                      : lzd_adder_inv_mask_reg1[27]
                                          ? 6'h9
                                          : lzd_adder_inv_mask_reg1[26]
                                              ? 6'hA
                                              : lzd_adder_inv_mask_reg1[25]
                                                  ? 6'hB
                                                  : lzd_adder_inv_mask_reg1[24]
                                                      ? 6'hC
                                                      : lzd_adder_inv_mask_reg1[23]
                                                          ? 6'hD
                                                          : lzd_adder_inv_mask_reg1[22]
                                                              ? 6'hE
                                                              : lzd_adder_inv_mask_reg1[21]
                                                                  ? 6'hF
                                                                  : lzd_adder_inv_mask_reg1[20]
                                                                      ? 6'h10
                                                                      : lzd_adder_inv_mask_reg1[19]
                                                                          ? 6'h11
                                                                          : lzd_adder_inv_mask_reg1[18]
                                                                              ? 6'h12
                                                                              : lzd_adder_inv_mask_reg1[17]
                                                                                  ? 6'h13
                                                                                  : lzd_adder_inv_mask_reg1[16]
                                                                                      ? 6'h14
                                                                                      : lzd_adder_inv_mask_reg1[15]
                                                                                          ? 6'h15
                                                                                          : lzd_adder_inv_mask_reg1[14]
                                                                                              ? 6'h16
                                                                                              : lzd_adder_inv_mask_reg1[13]
                                                                                                  ? 6'h17
                                                                                                  : lzd_adder_inv_mask_reg1[12]
                                                                                                      ? 6'h18
                                                                                                      : lzd_adder_inv_mask_reg1[11]
                                                                                                          ? 6'h19
                                                                                                          : lzd_adder_inv_mask_reg1[10]
                                                                                                              ? 6'h1A
                                                                                                              : lzd_adder_inv_mask_reg1[9]
                                                                                                                  ? 6'h1B
                                                                                                                  : lzd_adder_inv_mask_reg1[8]
                                                                                                                      ? 6'h1C
                                                                                                                      : lzd_adder_inv_mask_reg1[7]
                                                                                                                          ? 6'h1D
                                                                                                                          : lzd_adder_inv_mask_reg1[6]
                                                                                                                              ? 6'h1E
                                                                                                                              : lzd_adder_inv_mask_reg1[5]
                                                                                                                                  ? 6'h1F
                                                                                                                                  : lzd_adder_inv_mask_reg1[4]
                                                                                                                                      ? 6'h20
                                                                                                                                      : lzd_adder_inv_mask_reg1[3]
                                                                                                                                          ? 6'h21
                                                                                                                                          : lzd_adder_inv_mask_reg1[2]
                                                                                                                                              ? 6'h22
                                                                                                                                              : lzd_adder_inv_mask_reg1[1]
                                                                                                                                                  ? 6'h23
                                                                                                                                                  : {5'h12,
                                                                                                                                                     ~(lzd_adder_inv_mask_reg1[0])};
  wire [163:0] _lshift_adder_f64_res_vec_1_T_2 =
    lzd_adder_inv_mask_f64[7] ? {adder_f64_reg1[35:0], 128'h0} : adder_f64_reg1;
  wire [119:0] _lshift_adder_f64_res_vec_2_T_2 =
    lzd_adder_inv_mask_f64[6]
      ? {_lshift_adder_f64_res_vec_1_T_2[99:0], 20'h0}
      : _lshift_adder_f64_res_vec_1_T_2[163:44];
  wire [87:0]  _lshift_adder_f64_res_vec_3_T_2 =
    lzd_adder_inv_mask_f64[5]
      ? _lshift_adder_f64_res_vec_2_T_2[87:0]
      : _lshift_adder_f64_res_vec_2_T_2[119:32];
  wire [71:0]  _lshift_adder_f64_res_vec_4_T_2 =
    lzd_adder_inv_mask_f64[4]
      ? _lshift_adder_f64_res_vec_3_T_2[71:0]
      : _lshift_adder_f64_res_vec_3_T_2[87:16];
  wire [63:0]  _lshift_adder_f64_res_vec_5_T_2 =
    lzd_adder_inv_mask_f64[3]
      ? _lshift_adder_f64_res_vec_4_T_2[63:0]
      : _lshift_adder_f64_res_vec_4_T_2[71:8];
  wire [59:0]  _lshift_adder_f64_res_vec_6_T_2 =
    lzd_adder_inv_mask_f64[2]
      ? _lshift_adder_f64_res_vec_5_T_2[59:0]
      : _lshift_adder_f64_res_vec_5_T_2[63:4];
  wire [57:0]  _lshift_adder_f64_res_vec_7_T_2 =
    lzd_adder_inv_mask_f64[1]
      ? _lshift_adder_f64_res_vec_6_T_2[57:0]
      : _lshift_adder_f64_res_vec_6_T_2[59:2];
  wire [76:0]  _lshift_adder_f32_res_vec_1_T_2 =
    lzd_adder_inv_mask_f32[6] ? {adder_f32_reg1[12:0], 64'h0} : adder_f32_reg1;
  wire [58:0]  _lshift_adder_f32_res_vec_2_T_2 =
    lzd_adder_inv_mask_f32[5]
      ? {_lshift_adder_f32_res_vec_1_T_2[44:0], 14'h0}
      : _lshift_adder_f32_res_vec_1_T_2[76:18];
  wire [42:0]  _lshift_adder_f32_res_vec_3_T_2 =
    lzd_adder_inv_mask_f32[4]
      ? _lshift_adder_f32_res_vec_2_T_2[42:0]
      : _lshift_adder_f32_res_vec_2_T_2[58:16];
  wire [34:0]  _lshift_adder_f32_res_vec_4_T_2 =
    lzd_adder_inv_mask_f32[3]
      ? _lshift_adder_f32_res_vec_3_T_2[34:0]
      : _lshift_adder_f32_res_vec_3_T_2[42:8];
  wire [30:0]  _lshift_adder_f32_res_vec_5_T_2 =
    lzd_adder_inv_mask_f32[2]
      ? _lshift_adder_f32_res_vec_4_T_2[30:0]
      : _lshift_adder_f32_res_vec_4_T_2[34:4];
  wire [28:0]  _lshift_adder_f32_res_vec_6_T_2 =
    lzd_adder_inv_mask_f32[1]
      ? _lshift_adder_f32_res_vec_5_T_2[28:0]
      : _lshift_adder_f32_res_vec_5_T_2[30:2];
  wire [37:0]  _lshift_adder_f16_res_vec_1_T_2 =
    lzd_adder_inv_mask_f16[5] ? {adder_f16_reg1[5:0], 32'h0} : adder_f16_reg1;
  wire [29:0]  _lshift_adder_f16_res_vec_2_T_2 =
    lzd_adder_inv_mask_f16[4]
      ? {_lshift_adder_f16_res_vec_1_T_2[21:0], 8'h0}
      : _lshift_adder_f16_res_vec_1_T_2[37:8];
  wire [21:0]  _lshift_adder_f16_res_vec_3_T_2 =
    lzd_adder_inv_mask_f16[3]
      ? _lshift_adder_f16_res_vec_2_T_2[21:0]
      : _lshift_adder_f16_res_vec_2_T_2[29:8];
  wire [17:0]  _lshift_adder_f16_res_vec_4_T_2 =
    lzd_adder_inv_mask_f16[2]
      ? _lshift_adder_f16_res_vec_3_T_2[17:0]
      : _lshift_adder_f16_res_vec_3_T_2[21:4];
  wire [15:0]  _lshift_adder_f16_res_vec_5_T_2 =
    lzd_adder_inv_mask_f16[1]
      ? _lshift_adder_f16_res_vec_4_T_2[15:0]
      : _lshift_adder_f16_res_vec_4_T_2[17:2];
  wire [56:0]  _lshift_adder_inv_f64_T_3 =
    {57{adder_is_negative_reg1}}
    ^ (lzd_adder_inv_mask_f64[0]
         ? _lshift_adder_f64_res_vec_7_T_2[56:0]
         : _lshift_adder_f64_res_vec_7_T_2[57:1]);
  wire [27:0]  _lshift_adder_inv_f32_T_3 =
    {28{adder_is_negative_reg1}}
    ^ (lzd_adder_inv_mask_f32[0]
         ? _lshift_adder_f32_res_vec_6_T_2[27:0]
         : _lshift_adder_f32_res_vec_6_T_2[28:1]);
  wire [14:0]  _lshift_adder_inv_f16_T_3 =
    {15{adder_is_negative_reg1}}
    ^ (lzd_adder_inv_mask_f16[0]
         ? _lshift_adder_f16_res_vec_5_T_2[14:0]
         : _lshift_adder_f16_res_vec_5_T_2[15:1]);
  wire         is_fix_f64 = 8'(tzd_adder_f64_reg1 + lzd_adder_inv_mask_f64) == 8'hA3;
  wire         is_fix_f32 = 7'(tzd_adder_f32_reg1 + lzd_adder_inv_mask_f32) == 7'h4C;
  wire         is_fix_f16 = 6'(tzd_adder_f16_reg1 + lzd_adder_inv_mask_f16) == 6'h25;
  wire [55:0]  lshift_adder_inv_fix_f64 =
    is_fix_f64 ? _lshift_adder_inv_f64_T_3[56:1] : _lshift_adder_inv_f64_T_3[55:0];
  wire [26:0]  lshift_adder_inv_fix_f32 =
    is_fix_f32 ? _lshift_adder_inv_f32_T_3[27:1] : _lshift_adder_inv_f32_T_3[26:0];
  wire [13:0]  lshift_adder_inv_fix_f16 =
    is_fix_f16 ? _lshift_adder_inv_f16_T_3[14:1] : _lshift_adder_inv_f16_T_3[13:0];
  wire [7:0]   _sticky_uf_f64_reg2_T = 8'(lzd_adder_inv_mask_f64 + tzd_adder_f64_reg1);
  wire [6:0]   _sticky_uf_f32_reg2_T = 7'(lzd_adder_inv_mask_f32 + tzd_adder_f32_reg1);
  wire [5:0]   _sticky_uf_f16_reg2_T = 6'(lzd_adder_inv_mask_f16 + tzd_adder_f16_reg1);
  always @(posedge clock) begin
    if (io_fire) begin
      is_fp64_reg0 <= &io_fp_format;
      is_fp32_reg0 <= is_fp32;
      is_sub_f64_reg0 <= is_sub_f64;
      rshift_guard_reg <=
        (&io_fp_format)
          ? Ec_is_medium_f64 & rshift_result_with_grs_f64_res_vec_8[1]
          : is_fp32
              ? Ec_is_medium_f32 & rshift_result_with_grs_f32_res_vec_7[1]
              : Ec_is_medium_f16 & rshift_result_with_grs_f16_res_vec_6[1];
      rshift_round_reg <=
        (&io_fp_format)
          ? Ec_is_medium_f64 & rshift_result_with_grs_f64_res_vec_8[0]
          : is_fp32
              ? Ec_is_medium_f32 & rshift_result_with_grs_f32_res_vec_7[0]
              : Ec_is_medium_f16 & rshift_result_with_grs_f16_res_vec_6[0];
      rshift_sticky_reg <=
        (&io_fp_format)
          ? (Ec_is_medium_f64
               ? _rshift_value_f64_T_2[7]
                 & (|(rshift_result_with_grs_f64_res_vec_7[127:0]))
                 | _rshift_value_f64_T_2[6]
                 & (|(rshift_result_with_grs_f64_res_vec_6[63:0]))
                 | _rshift_value_f64_T_2[5]
                 & (|(rshift_result_with_grs_f64_res_vec_5[31:0]))
                 | _rshift_value_f64_T_2[4]
                 & (|(rshift_result_with_grs_f64_res_vec_4[15:0]))
                 | _rshift_value_f64_T_2[3]
                 & (|(rshift_result_with_grs_f64_res_vec_3[7:0]))
                 | _rshift_value_f64_T_2[2]
                 & (|(rshift_result_with_grs_f64_res_vec_2[3:0]))
                 | _rshift_value_f64_T_2[1]
                 & (|(rshift_result_with_grs_f64_res_vec_1[1:0]))
               : ~Ec_is_too_big_f64 & (|fp_c_significand_f64))
          : is_fp32
              ? (Ec_is_medium_f32
                   ? _rshift_value_f32_T_2[6]
                     & (|(rshift_result_with_grs_f32_res_vec_6[63:0]))
                     | _rshift_value_f32_T_2[5]
                     & (|(rshift_result_with_grs_f32_res_vec_5[31:0]))
                     | _rshift_value_f32_T_2[4]
                     & (|(rshift_result_with_grs_f32_res_vec_4[15:0]))
                     | _rshift_value_f32_T_2[3]
                     & (|(rshift_result_with_grs_f32_res_vec_3[7:0]))
                     | _rshift_value_f32_T_2[2]
                     & (|(rshift_result_with_grs_f32_res_vec_2[3:0]))
                     | _rshift_value_f32_T_2[1]
                     & (|(rshift_result_with_grs_f32_res_vec_1[1:0]))
                   : ~Ec_is_too_big_f32 & (|fp_c_significand_f32))
              : Ec_is_medium_f16
                  ? _rshift_value_f16_T_2[5]
                    & (|(rshift_result_with_grs_f16_res_vec_5[31:0]))
                    | _rshift_value_f16_T_2[4]
                    & (|(rshift_result_with_grs_f16_res_vec_4[15:0]))
                    | _rshift_value_f16_T_2[3]
                    & (|(rshift_result_with_grs_f16_res_vec_3[7:0]))
                    | _rshift_value_f16_T_2[2]
                    & (|(rshift_result_with_grs_f16_res_vec_2[3:0]))
                    | _rshift_value_f16_T_2[1]
                    & (|(rshift_result_with_grs_f16_res_vec_1[1:0]))
                  : ~Ec_is_too_big_f16 & (|fp_c_significand_f16);
      fp_c_rshiftValue_inv_reg <=
        (&io_fp_format)
          ? (is_sub_f64 ? {1'h1, ~rshift_result_f64} : {1'h0, rshift_result_f64})
          : {87'h0,
             is_fp32
               ? (is_sub_f32 ? {1'h1, ~rshift_result_f32} : {1'h0, rshift_result_f32})
               : {39'h0,
                  is_sub_f16 ? {1'h1, ~rshift_result_f16} : {1'h0, rshift_result_f16}}};
      CSA3to2_in_b_r <= is_sub_f32;
      CSA3to2_in_b_r_1 <= is_sub_f16;
      adder_f32_r <= is_sub_f32;
      adder_f16_r <= is_sub_f16;
      E_greater_reg2_r <=
        (&io_fp_format)
          ? (Eab_is_greater_f64
               ? _Eab_f64_T_6[11:0]
               : {1'h0, fp_c_f64[62:53], _Ec_fix_f64_T_3})
          : {3'h0,
             is_fp32
               ? (Eab_is_greater_f32
                    ? _Eab_f32_T_6[8:0]
                    : {1'h0, fp_c_f32[30:24], _Ec_fix_f32_T_3})
               : {3'h0,
                  Eab_is_greater_f16
                    ? _Eab_f16_T_6[5:0]
                    : {1'h0, fp_c_f16[14:11], _Ec_fix_f16_T_3}}};
      lshift_value_max_reg0 <=
        (&io_fp_format)
          ? (Eab_is_greater_f64
               ? 12'(_Eab_f64_T_6[11:0] - 12'h1)
               : {1'h0, 11'({fp_c_f64[62:53], _Ec_fix_f64_T_3} - 11'h1)})
          : {3'h0,
             is_fp32
               ? (Eab_is_greater_f32
                    ? 9'(_Eab_f32_T_6[8:0] - 9'h1)
                    : {1'h0, 8'({fp_c_f32[30:24], _Ec_fix_f32_T_3} - 8'h1)})
               : {3'h0,
                  Eab_is_greater_f16
                    ? 6'(_Eab_f16_T_6[5:0] - 6'h1)
                    : {1'h0, 5'({fp_c_f16[14:11], _Ec_fix_f16_T_3} - 5'h1)}}};
      sign_result_temp_f64_reg2_r <= fp_c_f64[63];
      sign_result_temp_f64_reg2_r_1 <= sign_a_b_f64;
      sign_result_temp_f32_reg2_r <= fp_c_f32[31];
      sign_result_temp_f32_reg2_r_1 <= sign_a_b_f32;
      sign_result_temp_f16_reg2_r <= fp_c_f16[15];
      sign_result_temp_f16_reg2_r_1 <= sign_a_b_f16;
      RNE_reg2_r <= io_round_mode == 3'h0;
      RTZ_reg2_r <= io_round_mode == 3'h1;
      RDN_reg2_r <= RDN;
      RUP_reg2_r <= io_round_mode == 3'h3;
      RMM_reg2_r <= io_round_mode == 3'h4;
      has_zero_f64_reg2_r <= _fp_a_or_b_is_zero_f64_reg2_T | fp_c_is_zero_f64;
      has_zero_f32_reg2_r <= _fp_a_or_b_is_zero_f32_reg2_T | fp_c_is_zero_f32;
      has_zero_f16_reg2_r <= _fp_a_or_b_is_zero_f16_reg2_T | fp_c_is_zero_f16;
      fp_result_fp_a_or_b_is_zero_reg_r <=
        (&io_fp_format)
          ? {fp_c_is_zero_f64
               ? (is_fmul ? sign_a_b_f64 : sign_a_b_f64 & fp_c_f64[63] | RDN & is_sub_f64)
               : fp_c_f64[63],
             fp_c_f64[62:0]}
          : {32'h0,
             is_fp32
               ? {fp_c_is_zero_f32
                    ? (is_fmul
                         ? sign_a_b_f32
                         : sign_a_b_f32 & fp_c_f32[31] | RDN & is_sub_f32)
                    : fp_c_f32[31],
                  fp_c_f32[30:0]}
               : {16'h0,
                  fp_c_is_zero_f16
                    ? (is_fmul
                         ? sign_a_b_f16
                         : sign_a_b_f16 & fp_c_f16[15] | RDN & is_sub_f16)
                    : fp_c_f16[15],
                  fp_c_f16[14:0]}};
      has_nan_f64_reg2_r <=
        io_fp_aIsFpCanonicalNAN | (&(io_fp_a[62:52])) & (|(io_fp_a[51:0]))
        | io_fp_bIsFpCanonicalNAN | (&(io_fp_b[62:52])) & (|(io_fp_b[51:0]))
        | io_fp_cIsFpCanonicalNAN | (&(fp_c_f64[62:52])) & (|(fp_c_f64[51:0]));
      has_nan_f64_is_NV_reg2_r <=
        ~io_fp_aIsFpCanonicalNAN & (&(io_fp_a[62:52])) & ~(io_fp_a[51])
        & (|(io_fp_a[50:0])) | ~io_fp_bIsFpCanonicalNAN & (&(io_fp_b[62:52]))
        & ~(io_fp_b[51]) & (|(io_fp_b[50:0])) | ~io_fp_cIsFpCanonicalNAN
        & (&(fp_c_f64[62:52])) & ~(fp_c_f64[51]) & (|(fp_c_f64[50:0]))
        | _has_inf_f64_is_NV_reg2_T | _has_inf_f64_is_NV_reg2_T_1;
      has_inf_f64_reg2_r <= _has_inf_f64_result_inf_sign_reg2_T | fp_c_is_inf_f64;
      has_inf_f64_is_NV_reg2_r <=
        _has_inf_f64_is_NV_reg2_T | _has_inf_f64_is_NV_reg2_T_1 | fp_c_is_inf_f64
        & _has_inf_f64_result_inf_sign_reg2_T & (fp_c_f64[63] ^ sign_a_b_f64);
      has_inf_f64_result_inf_sign_reg2_r <=
        _has_inf_f64_result_inf_sign_reg2_T ? sign_a_b_f64 : fp_c_f64[63];
      fp_a_or_b_is_zero_f64_reg2_r <= _fp_a_or_b_is_zero_f64_reg2_T;
      has_nan_f32_reg2_r <=
        io_fp_aIsFpCanonicalNAN | (&(io_fp_a[30:23])) & (|(io_fp_a[22:0]))
        | io_fp_bIsFpCanonicalNAN | (&(io_fp_b[30:23])) & (|(io_fp_b[22:0]))
        | io_fp_cIsFpCanonicalNAN | (&(fp_c_f32[30:23])) & (|(fp_c_f32[22:0]));
      has_nan_f32_is_NV_reg2_r <=
        ~io_fp_aIsFpCanonicalNAN & (&(io_fp_a[30:23])) & ~(io_fp_a[22])
        & (|(io_fp_a[21:0])) | ~io_fp_bIsFpCanonicalNAN & (&(io_fp_b[30:23]))
        & ~(io_fp_b[22]) & (|(io_fp_b[21:0])) | ~io_fp_cIsFpCanonicalNAN
        & (&(fp_c_f32[30:23])) & ~(fp_c_f32[22]) & (|(fp_c_f32[21:0]))
        | _has_inf_f32_is_NV_reg2_T | _has_inf_f32_is_NV_reg2_T_1;
      has_inf_f32_reg2_r <= _has_inf_f32_result_inf_sign_reg2_T | fp_c_is_inf_f32;
      has_inf_f32_is_NV_reg2_r <=
        _has_inf_f32_is_NV_reg2_T | _has_inf_f32_is_NV_reg2_T_1 | fp_c_is_inf_f32
        & _has_inf_f32_result_inf_sign_reg2_T & (fp_c_f32[31] ^ sign_a_b_f32);
      has_inf_f32_result_inf_sign_reg2_r <=
        _has_inf_f32_result_inf_sign_reg2_T ? sign_a_b_f32 : fp_c_f32[31];
      fp_a_or_b_is_zero_f32_reg2_r <= _fp_a_or_b_is_zero_f32_reg2_T;
      has_nan_f16_reg2_r <=
        io_fp_aIsFpCanonicalNAN | (&(io_fp_a[14:10])) & (|(io_fp_a[9:0]))
        | io_fp_bIsFpCanonicalNAN | (&(io_fp_b[14:10])) & (|(io_fp_b[9:0]))
        | io_fp_cIsFpCanonicalNAN | (&(fp_c_f16[14:10])) & (|(fp_c_f16[9:0]));
      has_nan_f16_is_NV_reg2_r <=
        ~io_fp_aIsFpCanonicalNAN & (&(io_fp_a[14:10])) & ~(io_fp_a[9]) & (|(io_fp_a[8:0]))
        | ~io_fp_bIsFpCanonicalNAN & (&(io_fp_b[14:10])) & ~(io_fp_b[9])
        & (|(io_fp_b[8:0])) | ~io_fp_cIsFpCanonicalNAN & (&(fp_c_f16[14:10]))
        & ~(fp_c_f16[9]) & (|(fp_c_f16[8:0])) | _has_inf_f16_is_NV_reg2_T
        | _has_inf_f16_is_NV_reg2_T_1;
      has_inf_f16_reg2_r <= _has_inf_f16_result_inf_sign_reg2_T | fp_c_is_inf_f16;
      has_inf_f16_is_NV_reg2_r <=
        _has_inf_f16_is_NV_reg2_T | _has_inf_f16_is_NV_reg2_T_1 | fp_c_is_inf_f16
        & _has_inf_f16_result_inf_sign_reg2_T & (fp_c_f16[15] ^ sign_a_b_f16);
      has_inf_f16_result_inf_sign_reg2_r <=
        _has_inf_f16_result_inf_sign_reg2_T ? sign_a_b_f16 : fp_c_f16[15];
      fp_a_or_b_is_zero_f16_reg2_r <= _fp_a_or_b_is_zero_f16_reg2_T;
    end
    if (fire_reg0_last_r) begin
      is_fp64_reg1 <= is_fp64_reg0;
      is_fp32_reg1 <= is_fp32_reg0;
      adder_is_negative_reg1 <=
        is_fp64_reg0
          ? _adder_f64_T_2[55]
          : is_fp32_reg0 ? _adder_f32_T_2[26] : _adder_f16_T_2[13];
      E_greater_reg2_r_1 <= E_greater_reg2_r;
      tzd_adder_reg1 <=
        is_fp64_reg0
          ? {_adder_f64_T_10[0],
             _adder_f64_T_10[1],
             _adder_lowbit_f64_T[0],
             _adder_lowbit_f64_T[1],
             _adder_lowbit_f64_T[2],
             _GEN_7[50:47] | _GEN_8,
             _GEN_7[46:39] | _GEN_9,
             _GEN_7[38:23] | _GEN_10,
             _GEN_4[1],
             _GEN_7[21] | _GEN_0[2],
             _GEN_12,
             _GEN_7[18:15] | _GEN_11,
             _GEN_7[14:7] | _GEN_6 & 8'h55,
             _GEN_6[1],
             _GEN_7[5] | _adder_lowbit_f64_T[48],
             _adder_lowbit_f64_T[49],
             _adder_lowbit_f64_T[50],
             {_GEN_7[2:0], 1'h0}
               | {_adder_lowbit_f64_T[53:52], _adder_lowbit_f64_T[55:54]} & 4'h5,
             _adder_lowbit_f64_T[55],
             _adder_lowbit_f64_T[56],
             _adder_lowbit_f64_T[57],
             _adder_lowbit_f64_T[58],
             _adder_lowbit_f64_T[59],
             _adder_lowbit_f64_T[60],
             _adder_lowbit_f64_T[61],
             _adder_lowbit_f64_T[62],
             _adder_lowbit_f64_T[63],
             _adder_lowbit_f64_T[64],
             _adder_lowbit_f64_T[65],
             _adder_lowbit_f64_T[66],
             _GEN_20[50:47] | {_adder_lowbit_f64_T[69:68], _adder_lowbit_f64_T[71:70]}
               & 4'h5,
             _GEN_20[46:39] | _GEN_15 & 8'h55,
             _GEN_15[1],
             _GEN_20[37] | _adder_lowbit_f64_T[80],
             {_adder_lowbit_f64_T[81], 1'h0} | _GEN_16 & 2'h1,
             _GEN_20[34:23] | _GEN_17 & 12'h555,
             _GEN_17[1],
             _GEN_20[21] | _GEN_13[2],
             {_GEN_13[3], 1'h0} | _GEN_18 & 2'h1,
             _GEN_20[18:15] | {_adder_lowbit_f64_T[101:100], _adder_lowbit_f64_T[103:102]}
               & 4'h5,
             _GEN_20[14:7] | _GEN_19 & 8'h55,
             _GEN_19[1],
             _GEN_20[5] | _adder_f64_T_2[6],
             _adder_f64_T_2[7],
             _adder_f64_T_2[8],
             {_GEN_20[2:0], 1'h0} | {_adder_f64_T_2[11:10], _adder_f64_T_2[13:12]} & 4'h5,
             _adder_f64_T_2[13],
             _adder_f64_T_2[14],
             _adder_f64_T_2[15],
             _adder_f64_T_2[16],
             _adder_f64_T_2[17],
             _adder_f64_T_2[18],
             _adder_f64_T_2[19],
             _adder_f64_T_2[20],
             _adder_f64_T_2[21],
             _adder_f64_T_2[22],
             _adder_f64_T_2[23],
             _adder_f64_T_2[24],
             _GEN_22[18:15] | {_adder_f64_T_2[27:26], _adder_f64_T_2[29:28]} & 4'h5,
             _GEN_22[14:7] | _GEN_21 & 8'h55,
             _GEN_21[1],
             _GEN_22[5] | _adder_f64_T_2[38],
             _adder_f64_T_2[39],
             _adder_f64_T_2[40],
             {_GEN_22[2:0], 1'h0} | {_adder_f64_T_2[43:42], _adder_f64_T_2[45:44]} & 4'h5,
             _adder_f64_T_2[45],
             _adder_f64_T_2[46],
             _adder_f64_T_2[47],
             _adder_f64_T_2[48],
             _adder_f64_T_2[49],
             _adder_f64_T_2[50],
             _adder_f64_T_2[51],
             _adder_f64_T_2[52],
             _adder_f64_T_2[53],
             _adder_f64_T_2[54],
             _adder_f64_T_2[55]}
          : {87'h0,
             is_fp32_reg0
               ? {_adder_f32_T_10[0],
                  _adder_f32_T_10[1],
                  _adder_lowbit_f64_T[0],
                  _adder_lowbit_f64_T[1],
                  _adder_lowbit_f64_T[2],
                  _GEN_24[50:47] | _GEN_8,
                  _GEN_24[46:39] | _GEN_9,
                  _GEN_24[38:23] | _GEN_10,
                  _GEN_4[1],
                  _GEN_24[21] | _GEN_0[2],
                  _GEN_12,
                  _GEN_24[18:15] | _GEN_11,
                  _GEN_24[14:9] | _GEN_23 & 6'h15,
                  _GEN_23[1],
                  _adder_lowbit_f64_T[46],
                  _adder_lowbit_f64_T[47],
                  _GEN_24[5] | _adder_f32_T_2[0],
                  _adder_f32_T_2[1],
                  _adder_f32_T_2[2],
                  {_GEN_24[2:0], 1'h0} | {_adder_f32_T_2[5:4], _adder_f32_T_2[7:6]}
                    & 4'h5,
                  _adder_f32_T_2[7],
                  _adder_f32_T_2[8],
                  _adder_f32_T_2[9],
                  _adder_f32_T_2[10],
                  _adder_f32_T_2[11],
                  _adder_f32_T_2[12],
                  _adder_f32_T_2[13],
                  _adder_f32_T_2[14],
                  _adder_f32_T_2[15],
                  _adder_f32_T_2[16],
                  _adder_f32_T_2[17],
                  _adder_f32_T_2[18],
                  _adder_f32_T_2[19],
                  _adder_f32_T_2[20],
                  _adder_f32_T_2[21],
                  _adder_f32_T_2[22],
                  _adder_f32_T_2[23],
                  _adder_f32_T_2[24],
                  _adder_f32_T_2[25],
                  _adder_f32_T_2[26]}
               : {39'h0,
                  _adder_f16_T_10[0],
                  _adder_f16_T_10[1],
                  _adder_lowbit_f64_T[0],
                  _adder_lowbit_f64_T[1],
                  _adder_lowbit_f64_T[2],
                  _GEN_26[18:15] | _GEN_8,
                  _GEN_26[14:7] | _GEN_25 & 8'h55,
                  _GEN_25[1],
                  _GEN_26[5] | _adder_lowbit_f64_T[16],
                  _adder_lowbit_f64_T[17],
                  _adder_lowbit_f64_T[18],
                  {_GEN_26[2:0], 1'h0} | {_adder_lowbit_f64_T[21:20], _adder_f16_T_2[1:0]}
                    & 4'h5,
                  _adder_f16_T_2[1],
                  _adder_f16_T_2[2],
                  _adder_f16_T_2[3],
                  _adder_f16_T_2[4],
                  _adder_f16_T_2[5],
                  _adder_f16_T_2[6],
                  _adder_f16_T_2[7],
                  _adder_f16_T_2[8],
                  _adder_f16_T_2[9],
                  _adder_f16_T_2[10],
                  _adder_f16_T_2[11],
                  _adder_f16_T_2[12],
                  _adder_f16_T_2[13]}};
      lzd_adder_inv_mask_reg1 <=
        is_fp64_reg0
          ? lzd_adder_inv_mask_f64_reg_d
          : {87'h0,
             is_fp32_reg0
               ? lzd_adder_inv_mask_f32_reg_d
               : {39'h0, lzd_adder_inv_mask_f16_reg_d}};
      lshift_mask_valid_reg <=
        is_fp64_reg0
          ? lzd_adder_inv_mask_f64_reg_d == lshift_value_mask_f64
          : is_fp32_reg0
              ? lzd_adder_inv_mask_f32_reg_d == lshift_value_mask_f32
              : lzd_adder_inv_mask_f16_reg_d == lshift_value_mask_f16;
      adder_f64_reg1 <= adder_f64;
      adder_f32_reg1 <= adder_f32;
      adder_f16_reg1 <= adder_f16;
      sign_result_temp_f64_reg2_r_2 <=
        _adder_f64_T_2[55] ? sign_result_temp_f64_reg2_r : sign_result_temp_f64_reg2_r_1;
      sign_result_temp_f32_reg2_r_2 <=
        _adder_f32_T_2[26] ? sign_result_temp_f32_reg2_r : sign_result_temp_f32_reg2_r_1;
      sign_result_temp_f16_reg2_r_2 <=
        _adder_f16_T_2[13] ? sign_result_temp_f16_reg2_r : sign_result_temp_f16_reg2_r_1;
      RNE_reg2_r_1 <= RNE_reg2_r;
      RTZ_reg2_r_1 <= RTZ_reg2_r;
      RDN_reg2_r_1 <= RDN_reg2_r;
      RUP_reg2_r_1 <= RUP_reg2_r;
      RMM_reg2_r_1 <= RMM_reg2_r;
      sticky_f64_reg2_r <= rshift_sticky_reg;
      sticky_f32_reg2_r <= rshift_sticky_reg;
      sticky_f16_reg2_r <= rshift_sticky_reg;
      sticky_uf_f64_reg2_r <= rshift_sticky_reg;
      sticky_uf_f32_reg2_r <= rshift_sticky_reg;
      sticky_uf_f16_reg2_r <= rshift_sticky_reg;
      normal_result_is_zero_f64_reg2_r <= adder_f64 == 164'h0;
      normal_result_is_zero_f32_reg2_r <= adder_f32 == 77'h0;
      normal_result_is_zero_f16_reg2_r <= adder_f16 == 38'h0;
      has_zero_f64_reg2_r_1 <= has_zero_f64_reg2_r;
      has_zero_f32_reg2_r_1 <= has_zero_f32_reg2_r;
      has_zero_f16_reg2_r_1 <= has_zero_f16_reg2_r;
      fp_result_fp_a_or_b_is_zero_reg_r_1 <= fp_result_fp_a_or_b_is_zero_reg_r;
      has_nan_f64_reg2_r_1 <= has_nan_f64_reg2_r;
      has_nan_f64_is_NV_reg2_r_1 <= has_nan_f64_is_NV_reg2_r;
      has_inf_f64_reg2_r_1 <= has_inf_f64_reg2_r;
      has_inf_f64_is_NV_reg2_r_1 <= has_inf_f64_is_NV_reg2_r;
      has_inf_f64_result_inf_sign_reg2_r_1 <= has_inf_f64_result_inf_sign_reg2_r;
      fp_a_or_b_is_zero_f64_reg2_r_1 <= fp_a_or_b_is_zero_f64_reg2_r;
      has_nan_f32_reg2_r_1 <= has_nan_f32_reg2_r;
      has_nan_f32_is_NV_reg2_r_1 <= has_nan_f32_is_NV_reg2_r;
      has_inf_f32_reg2_r_1 <= has_inf_f32_reg2_r;
      has_inf_f32_is_NV_reg2_r_1 <= has_inf_f32_is_NV_reg2_r;
      has_inf_f32_result_inf_sign_reg2_r_1 <= has_inf_f32_result_inf_sign_reg2_r;
      fp_a_or_b_is_zero_f32_reg2_r_1 <= fp_a_or_b_is_zero_f32_reg2_r;
      has_nan_f16_reg2_r_1 <= has_nan_f16_reg2_r;
      has_nan_f16_is_NV_reg2_r_1 <= has_nan_f16_is_NV_reg2_r;
      has_inf_f16_reg2_r_1 <= has_inf_f16_reg2_r;
      has_inf_f16_is_NV_reg2_r_1 <= has_inf_f16_is_NV_reg2_r;
      has_inf_f16_result_inf_sign_reg2_r_1 <= has_inf_f16_result_inf_sign_reg2_r;
      fp_a_or_b_is_zero_f16_reg2_r_1 <= fp_a_or_b_is_zero_f16_reg2_r;
    end
    if (fire_reg1_last_r) begin
      is_fp64_reg2 <= is_fp64_reg1;
      is_fp32_reg2 <= is_fp32_reg1;
      adder_is_negative_reg2 <= adder_is_negative_reg1;
      E_greater_reg2 <= E_greater_reg2_r_1;
      fraction_result_no_round_reg <=
        is_fp64_reg1
          ? lshift_adder_inv_fix_f64[54:3]
          : {29'h0,
             is_fp32_reg1
               ? lshift_adder_inv_fix_f32[25:3]
               : {13'h0, lshift_adder_inv_fix_f16[12:3]}};
      sign_result_temp_f64_reg2 <= sign_result_temp_f64_reg2_r_2;
      sign_result_temp_f32_reg2 <= sign_result_temp_f32_reg2_r_2;
      sign_result_temp_f16_reg2 <= sign_result_temp_f16_reg2_r_2;
      RNE_reg2 <= RNE_reg2_r_1;
      RTZ_reg2 <= RTZ_reg2_r_1;
      RDN_reg2 <= RDN_reg2_r_1;
      RUP_reg2 <= RUP_reg2_r_1;
      RMM_reg2 <= RMM_reg2_r_1;
      sticky_f64_reg2 <= sticky_f64_reg2_r | _sticky_uf_f64_reg2_T < 8'h6C;
      sticky_f32_reg2 <= sticky_f32_reg2_r | _sticky_uf_f32_reg2_T < 7'h32;
      sticky_f16_reg2 <= sticky_f16_reg2_r | _sticky_uf_f16_reg2_T < 6'h18;
      sticky_uf_f64_reg2 <= sticky_uf_f64_reg2_r | _sticky_uf_f64_reg2_T < 8'h6B;
      sticky_uf_f32_reg2 <= sticky_uf_f32_reg2_r | _sticky_uf_f32_reg2_T < 7'h31;
      sticky_uf_f16_reg2 <= sticky_uf_f16_reg2_r | _sticky_uf_f16_reg2_T < 6'h17;
      round_lshift_f64_reg2 <= lshift_adder_inv_fix_f64[1];
      round_lshift_f32_reg2 <= lshift_adder_inv_fix_f32[1];
      round_lshift_f16_reg2 <= lshift_adder_inv_fix_f16[1];
      guard_lshift_f64_reg2 <= lshift_adder_inv_fix_f64[2];
      guard_lshift_f32_reg2 <= lshift_adder_inv_fix_f32[2];
      guard_lshift_f16_reg2 <= lshift_adder_inv_fix_f16[2];
      round_lshift_uf_f64_reg2 <= lshift_adder_inv_fix_f64[0];
      round_lshift_uf_f32_reg2 <= lshift_adder_inv_fix_f32[0];
      round_lshift_uf_f16_reg2 <= lshift_adder_inv_fix_f16[0];
      is_fix_reg2 <= is_fp64_reg1 ? is_fix_f64 : is_fp32_reg1 ? is_fix_f32 : is_fix_f16;
      lshift_value_reg2 <=
        is_fp64_reg1
          ? lzd_adder_inv_mask_f64
          : {1'h0,
             is_fp32_reg1 ? lzd_adder_inv_mask_f32 : {1'h0, lzd_adder_inv_mask_f16}};
      exponent_is_min_f64 <=
        ~(lshift_adder_inv_fix_f64[55]) & lshift_mask_valid_reg & ~is_fix_f64;
      exponent_is_min_f32 <=
        ~(lshift_adder_inv_fix_f32[26]) & lshift_mask_valid_reg & ~is_fix_f32;
      exponent_is_min_f16 <=
        ~(lshift_adder_inv_fix_f16[13]) & lshift_mask_valid_reg & ~is_fix_f16;
      normal_result_is_zero_f64_reg2 <= normal_result_is_zero_f64_reg2_r;
      normal_result_is_zero_f32_reg2 <= normal_result_is_zero_f32_reg2_r;
      normal_result_is_zero_f16_reg2 <= normal_result_is_zero_f16_reg2_r;
      has_zero_f64_reg2_r_2 <= has_zero_f64_reg2_r_1;
      has_zero_f32_reg2_r_2 <= has_zero_f32_reg2_r_1;
      has_zero_f16_reg2_r_2 <= has_zero_f16_reg2_r_1;
      fp_result_fp_a_or_b_is_zero_reg <= fp_result_fp_a_or_b_is_zero_reg_r_1;
      has_nan_f64_reg2 <= has_nan_f64_reg2_r_1;
      has_nan_f64_is_NV_reg2 <= has_nan_f64_is_NV_reg2_r_1;
      has_inf_f64_reg2 <= has_inf_f64_reg2_r_1;
      has_inf_f64_is_NV_reg2 <= has_inf_f64_is_NV_reg2_r_1;
      has_inf_f64_result_inf_sign_reg2 <= has_inf_f64_result_inf_sign_reg2_r_1;
      fp_a_or_b_is_zero_f64_reg2 <= fp_a_or_b_is_zero_f64_reg2_r_1;
      has_nan_f32_reg2 <= has_nan_f32_reg2_r_1;
      has_nan_f32_is_NV_reg2 <= has_nan_f32_is_NV_reg2_r_1;
      has_inf_f32_reg2 <= has_inf_f32_reg2_r_1;
      has_inf_f32_is_NV_reg2 <= has_inf_f32_is_NV_reg2_r_1;
      has_inf_f32_result_inf_sign_reg2 <= has_inf_f32_result_inf_sign_reg2_r_1;
      fp_a_or_b_is_zero_f32_reg2 <= fp_a_or_b_is_zero_f32_reg2_r_1;
      has_nan_f16_reg2 <= has_nan_f16_reg2_r_1;
      has_nan_f16_is_NV_reg2 <= has_nan_f16_is_NV_reg2_r_1;
      has_inf_f16_reg2 <= has_inf_f16_reg2_r_1;
      has_inf_f16_is_NV_reg2 <= has_inf_f16_is_NV_reg2_r_1;
      has_inf_f16_result_inf_sign_reg2 <= has_inf_f16_result_inf_sign_reg2_r_1;
      fp_a_or_b_is_zero_f16_reg2 <= fp_a_or_b_is_zero_f16_reg2_r_1;
    end
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_
    `ifdef FIRRTL_BEFORE_INITIAL
      `FIRRTL_BEFORE_INITIAL
    `endif // FIRRTL_BEFORE_INITIAL
    logic [31:0] _RANDOM[0:42];
    initial begin
      `ifdef INIT_RANDOM_PROLOG_
        `INIT_RANDOM_PROLOG_
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT
        for (logic [5:0] i = 6'h0; i < 6'h2B; i += 6'h1) begin
          _RANDOM[i] = `RANDOM;
        end
        fire_reg0_last_r = _RANDOM[6'h0][0];
        fire_reg1_last_r = _RANDOM[6'h0][1];
        is_fp64_reg0 = _RANDOM[6'h0][2];
        is_fp64_reg1 = _RANDOM[6'h0][3];
        is_fp64_reg2 = _RANDOM[6'h0][4];
        is_fp32_reg0 = _RANDOM[6'h0][5];
        is_fp32_reg1 = _RANDOM[6'h0][6];
        is_fp32_reg2 = _RANDOM[6'h0][7];
        is_sub_f64_reg0 = _RANDOM[6'h0][8];
        rshift_guard_reg = _RANDOM[6'h0][11];
        rshift_round_reg = _RANDOM[6'h0][12];
        rshift_sticky_reg = _RANDOM[6'h0][13];
        fp_c_rshiftValue_inv_reg =
          {_RANDOM[6'h0][31:14],
           _RANDOM[6'h1],
           _RANDOM[6'h2],
           _RANDOM[6'h3],
           _RANDOM[6'h4],
           _RANDOM[6'h5][15:0]};
        CSA3to2_in_b_r = _RANDOM[6'h5][16];
        CSA3to2_in_b_r_1 = _RANDOM[6'h5][17];
        adder_f32_r = _RANDOM[6'h5][18];
        adder_f16_r = _RANDOM[6'h5][19];
        adder_is_negative_reg1 = _RANDOM[6'h5][20];
        adder_is_negative_reg2 = _RANDOM[6'h5][21];
        E_greater_reg2_r = {_RANDOM[6'h5][31:22], _RANDOM[6'h6][1:0]};
        E_greater_reg2_r_1 = _RANDOM[6'h6][13:2];
        E_greater_reg2 = _RANDOM[6'h6][25:14];
        lshift_value_max_reg0 = {_RANDOM[6'h6][31:26], _RANDOM[6'h7][5:0]};
        tzd_adder_reg1 =
          {_RANDOM[6'h7][31:6],
           _RANDOM[6'h8],
           _RANDOM[6'h9],
           _RANDOM[6'hA],
           _RANDOM[6'hB],
           _RANDOM[6'hC][9:0]};
        lzd_adder_inv_mask_reg1 =
          {_RANDOM[6'hC][31:10],
           _RANDOM[6'hD],
           _RANDOM[6'hE],
           _RANDOM[6'hF],
           _RANDOM[6'h10],
           _RANDOM[6'h11][12:0]};
        lshift_mask_valid_reg = _RANDOM[6'h11][13];
        adder_f64_reg1 =
          {_RANDOM[6'h16][31:18],
           _RANDOM[6'h17],
           _RANDOM[6'h18],
           _RANDOM[6'h19],
           _RANDOM[6'h1A],
           _RANDOM[6'h1B][21:0]};
        adder_f32_reg1 =
          {_RANDOM[6'h1B][31:22], _RANDOM[6'h1C], _RANDOM[6'h1D], _RANDOM[6'h1E][2:0]};
        adder_f16_reg1 = {_RANDOM[6'h1E][31:3], _RANDOM[6'h1F][8:0]};
        fraction_result_no_round_reg = {_RANDOM[6'h1F][31:9], _RANDOM[6'h20][28:0]};
        sign_result_temp_f64_reg2_r = _RANDOM[6'h20][29];
        sign_result_temp_f64_reg2_r_1 = _RANDOM[6'h20][30];
        sign_result_temp_f64_reg2_r_2 = _RANDOM[6'h20][31];
        sign_result_temp_f64_reg2 = _RANDOM[6'h21][0];
        sign_result_temp_f32_reg2_r = _RANDOM[6'h21][1];
        sign_result_temp_f32_reg2_r_1 = _RANDOM[6'h21][2];
        sign_result_temp_f32_reg2_r_2 = _RANDOM[6'h21][3];
        sign_result_temp_f32_reg2 = _RANDOM[6'h21][4];
        sign_result_temp_f16_reg2_r = _RANDOM[6'h21][5];
        sign_result_temp_f16_reg2_r_1 = _RANDOM[6'h21][6];
        sign_result_temp_f16_reg2_r_2 = _RANDOM[6'h21][7];
        sign_result_temp_f16_reg2 = _RANDOM[6'h21][8];
        RNE_reg2_r = _RANDOM[6'h21][9];
        RNE_reg2_r_1 = _RANDOM[6'h21][10];
        RNE_reg2 = _RANDOM[6'h21][11];
        RTZ_reg2_r = _RANDOM[6'h21][12];
        RTZ_reg2_r_1 = _RANDOM[6'h21][13];
        RTZ_reg2 = _RANDOM[6'h21][14];
        RDN_reg2_r = _RANDOM[6'h21][15];
        RDN_reg2_r_1 = _RANDOM[6'h21][16];
        RDN_reg2 = _RANDOM[6'h21][17];
        RUP_reg2_r = _RANDOM[6'h21][18];
        RUP_reg2_r_1 = _RANDOM[6'h21][19];
        RUP_reg2 = _RANDOM[6'h21][20];
        RMM_reg2_r = _RANDOM[6'h21][21];
        RMM_reg2_r_1 = _RANDOM[6'h21][22];
        RMM_reg2 = _RANDOM[6'h21][23];
        sticky_f64_reg2_r = _RANDOM[6'h21][24];
        sticky_f64_reg2 = _RANDOM[6'h21][25];
        sticky_f32_reg2_r = _RANDOM[6'h21][26];
        sticky_f32_reg2 = _RANDOM[6'h21][27];
        sticky_f16_reg2_r = _RANDOM[6'h21][28];
        sticky_f16_reg2 = _RANDOM[6'h21][29];
        sticky_uf_f64_reg2_r = _RANDOM[6'h21][30];
        sticky_uf_f64_reg2 = _RANDOM[6'h21][31];
        sticky_uf_f32_reg2_r = _RANDOM[6'h22][0];
        sticky_uf_f32_reg2 = _RANDOM[6'h22][1];
        sticky_uf_f16_reg2_r = _RANDOM[6'h22][2];
        sticky_uf_f16_reg2 = _RANDOM[6'h22][3];
        round_lshift_f64_reg2 = _RANDOM[6'h22][4];
        round_lshift_f32_reg2 = _RANDOM[6'h22][5];
        round_lshift_f16_reg2 = _RANDOM[6'h22][6];
        guard_lshift_f64_reg2 = _RANDOM[6'h22][7];
        guard_lshift_f32_reg2 = _RANDOM[6'h22][8];
        guard_lshift_f16_reg2 = _RANDOM[6'h22][9];
        round_lshift_uf_f64_reg2 = _RANDOM[6'h22][10];
        round_lshift_uf_f32_reg2 = _RANDOM[6'h22][11];
        round_lshift_uf_f16_reg2 = _RANDOM[6'h22][12];
        is_fix_reg2 = _RANDOM[6'h22][13];
        lshift_value_reg2 = _RANDOM[6'h22][21:14];
        exponent_is_min_f64 = _RANDOM[6'h22][22];
        exponent_is_min_f32 = _RANDOM[6'h22][23];
        exponent_is_min_f16 = _RANDOM[6'h22][24];
        normal_result_is_zero_f64_reg2_r = _RANDOM[6'h22][25];
        normal_result_is_zero_f64_reg2 = _RANDOM[6'h22][26];
        normal_result_is_zero_f32_reg2_r = _RANDOM[6'h22][27];
        normal_result_is_zero_f32_reg2 = _RANDOM[6'h22][28];
        normal_result_is_zero_f16_reg2_r = _RANDOM[6'h22][29];
        normal_result_is_zero_f16_reg2 = _RANDOM[6'h22][30];
        has_zero_f64_reg2_r = _RANDOM[6'h22][31];
        has_zero_f64_reg2_r_1 = _RANDOM[6'h23][0];
        has_zero_f64_reg2_r_2 = _RANDOM[6'h23][1];
        has_zero_f32_reg2_r = _RANDOM[6'h23][2];
        has_zero_f32_reg2_r_1 = _RANDOM[6'h23][3];
        has_zero_f32_reg2_r_2 = _RANDOM[6'h23][4];
        has_zero_f16_reg2_r = _RANDOM[6'h23][5];
        has_zero_f16_reg2_r_1 = _RANDOM[6'h23][6];
        has_zero_f16_reg2_r_2 = _RANDOM[6'h23][7];
        fp_result_fp_a_or_b_is_zero_reg_r =
          {_RANDOM[6'h23][31:8], _RANDOM[6'h24], _RANDOM[6'h25][7:0]};
        fp_result_fp_a_or_b_is_zero_reg_r_1 =
          {_RANDOM[6'h25][31:8], _RANDOM[6'h26], _RANDOM[6'h27][7:0]};
        fp_result_fp_a_or_b_is_zero_reg =
          {_RANDOM[6'h27][31:8], _RANDOM[6'h28], _RANDOM[6'h29][7:0]};
        has_nan_f64_reg2_r = _RANDOM[6'h29][8];
        has_nan_f64_reg2_r_1 = _RANDOM[6'h29][9];
        has_nan_f64_reg2 = _RANDOM[6'h29][10];
        has_nan_f64_is_NV_reg2_r = _RANDOM[6'h29][11];
        has_nan_f64_is_NV_reg2_r_1 = _RANDOM[6'h29][12];
        has_nan_f64_is_NV_reg2 = _RANDOM[6'h29][13];
        has_inf_f64_reg2_r = _RANDOM[6'h29][14];
        has_inf_f64_reg2_r_1 = _RANDOM[6'h29][15];
        has_inf_f64_reg2 = _RANDOM[6'h29][16];
        has_inf_f64_is_NV_reg2_r = _RANDOM[6'h29][17];
        has_inf_f64_is_NV_reg2_r_1 = _RANDOM[6'h29][18];
        has_inf_f64_is_NV_reg2 = _RANDOM[6'h29][19];
        has_inf_f64_result_inf_sign_reg2_r = _RANDOM[6'h29][20];
        has_inf_f64_result_inf_sign_reg2_r_1 = _RANDOM[6'h29][21];
        has_inf_f64_result_inf_sign_reg2 = _RANDOM[6'h29][22];
        fp_a_or_b_is_zero_f64_reg2_r = _RANDOM[6'h29][23];
        fp_a_or_b_is_zero_f64_reg2_r_1 = _RANDOM[6'h29][24];
        fp_a_or_b_is_zero_f64_reg2 = _RANDOM[6'h29][25];
        has_nan_f32_reg2_r = _RANDOM[6'h29][26];
        has_nan_f32_reg2_r_1 = _RANDOM[6'h29][27];
        has_nan_f32_reg2 = _RANDOM[6'h29][28];
        has_nan_f32_is_NV_reg2_r = _RANDOM[6'h29][29];
        has_nan_f32_is_NV_reg2_r_1 = _RANDOM[6'h29][30];
        has_nan_f32_is_NV_reg2 = _RANDOM[6'h29][31];
        has_inf_f32_reg2_r = _RANDOM[6'h2A][0];
        has_inf_f32_reg2_r_1 = _RANDOM[6'h2A][1];
        has_inf_f32_reg2 = _RANDOM[6'h2A][2];
        has_inf_f32_is_NV_reg2_r = _RANDOM[6'h2A][3];
        has_inf_f32_is_NV_reg2_r_1 = _RANDOM[6'h2A][4];
        has_inf_f32_is_NV_reg2 = _RANDOM[6'h2A][5];
        has_inf_f32_result_inf_sign_reg2_r = _RANDOM[6'h2A][6];
        has_inf_f32_result_inf_sign_reg2_r_1 = _RANDOM[6'h2A][7];
        has_inf_f32_result_inf_sign_reg2 = _RANDOM[6'h2A][8];
        fp_a_or_b_is_zero_f32_reg2_r = _RANDOM[6'h2A][9];
        fp_a_or_b_is_zero_f32_reg2_r_1 = _RANDOM[6'h2A][10];
        fp_a_or_b_is_zero_f32_reg2 = _RANDOM[6'h2A][11];
        has_nan_f16_reg2_r = _RANDOM[6'h2A][12];
        has_nan_f16_reg2_r_1 = _RANDOM[6'h2A][13];
        has_nan_f16_reg2 = _RANDOM[6'h2A][14];
        has_nan_f16_is_NV_reg2_r = _RANDOM[6'h2A][15];
        has_nan_f16_is_NV_reg2_r_1 = _RANDOM[6'h2A][16];
        has_nan_f16_is_NV_reg2 = _RANDOM[6'h2A][17];
        has_inf_f16_reg2_r = _RANDOM[6'h2A][18];
        has_inf_f16_reg2_r_1 = _RANDOM[6'h2A][19];
        has_inf_f16_reg2 = _RANDOM[6'h2A][20];
        has_inf_f16_is_NV_reg2_r = _RANDOM[6'h2A][21];
        has_inf_f16_is_NV_reg2_r_1 = _RANDOM[6'h2A][22];
        has_inf_f16_is_NV_reg2 = _RANDOM[6'h2A][23];
        has_inf_f16_result_inf_sign_reg2_r = _RANDOM[6'h2A][24];
        has_inf_f16_result_inf_sign_reg2_r_1 = _RANDOM[6'h2A][25];
        has_inf_f16_result_inf_sign_reg2 = _RANDOM[6'h2A][26];
        fp_a_or_b_is_zero_f16_reg2_r = _RANDOM[6'h2A][27];
        fp_a_or_b_is_zero_f16_reg2_r_1 = _RANDOM[6'h2A][28];
        fp_a_or_b_is_zero_f16_reg2 = _RANDOM[6'h2A][29];
      `endif // RANDOMIZE_REG_INIT
      if (reset) begin
        fire_reg0_last_r = 1'h0;
        fire_reg1_last_r = 1'h0;
      end
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL
      `FIRRTL_AFTER_INITIAL
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  BoothEncoderF64F32F16 U_BoothEncoder (
    .io_in_a
      ((&io_fp_format)
         ? {|(io_fp_a[62:52]), io_fp_a[51:0]}
         : is_fp32
             ? {29'h0, |(io_fp_a[30:23]), io_fp_a[22:0]}
             : {42'h0, |(io_fp_a[14:10]), io_fp_a[9:0]}),
    .io_in_b
      ((&io_fp_format)
         ? {|(io_fp_b[62:52]), io_fp_b[51:0]}
         : is_fp32
             ? {29'h0, |(io_fp_b[30:23]), io_fp_b[22:0]}
             : {42'h0, |(io_fp_b[14:10]), io_fp_b[9:0]}),
    .io_is_fp64   (&io_fp_format),
    .io_is_fp32   (is_fp32),
    .io_out_pp_0  (_U_BoothEncoder_io_out_pp_0),
    .io_out_pp_1  (_U_BoothEncoder_io_out_pp_1),
    .io_out_pp_2  (_U_BoothEncoder_io_out_pp_2),
    .io_out_pp_3  (_U_BoothEncoder_io_out_pp_3),
    .io_out_pp_4  (_U_BoothEncoder_io_out_pp_4),
    .io_out_pp_5  (_U_BoothEncoder_io_out_pp_5),
    .io_out_pp_6  (_U_BoothEncoder_io_out_pp_6),
    .io_out_pp_7  (_U_BoothEncoder_io_out_pp_7),
    .io_out_pp_8  (_U_BoothEncoder_io_out_pp_8),
    .io_out_pp_9  (_U_BoothEncoder_io_out_pp_9),
    .io_out_pp_10 (_U_BoothEncoder_io_out_pp_10),
    .io_out_pp_11 (_U_BoothEncoder_io_out_pp_11),
    .io_out_pp_12 (_U_BoothEncoder_io_out_pp_12),
    .io_out_pp_13 (_U_BoothEncoder_io_out_pp_13),
    .io_out_pp_14 (_U_BoothEncoder_io_out_pp_14),
    .io_out_pp_15 (_U_BoothEncoder_io_out_pp_15),
    .io_out_pp_16 (_U_BoothEncoder_io_out_pp_16),
    .io_out_pp_17 (_U_BoothEncoder_io_out_pp_17),
    .io_out_pp_18 (_U_BoothEncoder_io_out_pp_18),
    .io_out_pp_19 (_U_BoothEncoder_io_out_pp_19),
    .io_out_pp_20 (_U_BoothEncoder_io_out_pp_20),
    .io_out_pp_21 (_U_BoothEncoder_io_out_pp_21),
    .io_out_pp_22 (_U_BoothEncoder_io_out_pp_22),
    .io_out_pp_23 (_U_BoothEncoder_io_out_pp_23),
    .io_out_pp_24 (_U_BoothEncoder_io_out_pp_24),
    .io_out_pp_25 (_U_BoothEncoder_io_out_pp_25),
    .io_out_pp_26 (_U_BoothEncoder_io_out_pp_26)
  );
  CSA_Nto2With3to2MainPipeline U_CSAnto2 (
    .clock      (clock),
    .io_fire    (io_fire),
    .io_in_0    (_U_BoothEncoder_io_out_pp_0),
    .io_in_1    (_U_BoothEncoder_io_out_pp_1),
    .io_in_2    (_U_BoothEncoder_io_out_pp_2),
    .io_in_3    (_U_BoothEncoder_io_out_pp_3),
    .io_in_4    (_U_BoothEncoder_io_out_pp_4),
    .io_in_5    (_U_BoothEncoder_io_out_pp_5),
    .io_in_6    (_U_BoothEncoder_io_out_pp_6),
    .io_in_7    (_U_BoothEncoder_io_out_pp_7),
    .io_in_8    (_U_BoothEncoder_io_out_pp_8),
    .io_in_9    (_U_BoothEncoder_io_out_pp_9),
    .io_in_10   (_U_BoothEncoder_io_out_pp_10),
    .io_in_11   (_U_BoothEncoder_io_out_pp_11),
    .io_in_12   (_U_BoothEncoder_io_out_pp_12),
    .io_in_13   (_U_BoothEncoder_io_out_pp_13),
    .io_in_14   (_U_BoothEncoder_io_out_pp_14),
    .io_in_15   (_U_BoothEncoder_io_out_pp_15),
    .io_in_16   (_U_BoothEncoder_io_out_pp_16),
    .io_in_17   (_U_BoothEncoder_io_out_pp_17),
    .io_in_18   (_U_BoothEncoder_io_out_pp_18),
    .io_in_19   (_U_BoothEncoder_io_out_pp_19),
    .io_in_20   (_U_BoothEncoder_io_out_pp_20),
    .io_in_21   (_U_BoothEncoder_io_out_pp_21),
    .io_in_22   (_U_BoothEncoder_io_out_pp_22),
    .io_in_23   (_U_BoothEncoder_io_out_pp_23),
    .io_in_24   (_U_BoothEncoder_io_out_pp_24),
    .io_in_25   (_U_BoothEncoder_io_out_pp_25),
    .io_in_26   (_U_BoothEncoder_io_out_pp_26),
    .io_out_sum (_U_CSAnto2_io_out_sum),
    .io_out_car (_U_CSAnto2_io_out_car)
  );
  CSA3to2 U_CSA3to2 (
    .io_in_a    (_U_CSAnto2_io_out_sum),
    .io_in_b
      (is_fp64_reg0
         ? {_U_CSAnto2_io_out_car[106:1],
            is_sub_f64_reg0 & ~rshift_guard_reg & ~rshift_round_reg & ~rshift_sticky_reg}
         : is_fp32_reg0
             ? {_U_CSAnto2_io_out_car[106:59],
                1'h0,
                _U_CSAnto2_io_out_car[57:1],
                CSA3to2_in_b_r & ~rshift_guard_reg & ~rshift_round_reg
                  & ~rshift_sticky_reg}
             : {_U_CSAnto2_io_out_car[106:85],
                1'h0,
                _U_CSAnto2_io_out_car[83:59],
                1'h0,
                _U_CSAnto2_io_out_car[57:27],
                1'h0,
                _U_CSAnto2_io_out_car[25:1],
                CSA3to2_in_b_r_1 & ~rshift_guard_reg & ~rshift_round_reg
                  & ~rshift_sticky_reg}),
    .io_in_c
      (is_fp64_reg0
         ? {1'h0, fp_c_rshiftValue_inv_reg[105:0]}
         : is_fp32_reg0
             ? {59'h0, fp_c_rshiftValue_inv_reg[47:0]}
             : {85'h0, fp_c_rshiftValue_inv_reg[21:0]}),
    .io_out_sum (_U_CSA3to2_io_out_sum),
    .io_out_car (_U_CSA3to2_io_out_car)
  );
  assign io_fp_result =
    is_fp64_reg2
      ? (has_nan_f64_reg2
           ? 64'h7FF8000000000000
           : has_inf_f64_reg2
               ? (has_inf_f64_is_NV_reg2
                    ? 64'h7FF8000000000000
                    : {has_inf_f64_result_inf_sign_reg2, 63'h7FF0000000000000})
               : exponent_overflow_f64
                   ? {sign_result_temp_f64_reg2,
                      RTZ_reg2 | RDN_reg2 & ~sign_result_temp_f64_reg2 | RUP_reg2
                      & sign_result_temp_f64_reg2
                        ? 63'h7FEFFFFFFFFFFFFF
                        : 63'h7FF0000000000000}
                   : has_zero_f64_reg2
                       ? (fp_a_or_b_is_zero_f64_reg2
                            ? fp_result_fp_a_or_b_is_zero_reg
                            : normal_result_is_zero_f64_reg2
                                ? {RDN_reg2, 63'h0}
                                : normal_result_f64)
                       : normal_result_f64)
      : is_fp32_reg2
          ? {32'hFFFFFFFF,
             has_nan_f32_reg2
               ? 32'h7FC00000
               : has_inf_f32_reg2
                   ? (has_inf_f32_is_NV_reg2
                        ? 32'h7FC00000
                        : {has_inf_f32_result_inf_sign_reg2, 31'h7F800000})
                   : exponent_overflow_f32
                       ? {sign_result_temp_f32_reg2,
                          RTZ_reg2 | RDN_reg2 & ~sign_result_temp_f32_reg2 | RUP_reg2
                          & sign_result_temp_f32_reg2
                            ? 31'h7F7FFFFF
                            : 31'h7F800000}
                       : has_zero_f32_reg2
                           ? (fp_a_or_b_is_zero_f32_reg2
                                ? fp_result_fp_a_or_b_is_zero_reg[31:0]
                                : normal_result_is_zero_f32_reg2
                                    ? {RDN_reg2, 31'h0}
                                    : normal_result_f32)
                           : normal_result_f32}
          : {48'hFFFFFFFFFFFF,
             has_nan_f16_reg2
               ? 16'h7E00
               : has_inf_f16_reg2
                   ? (has_inf_f16_is_NV_reg2
                        ? 16'h7E00
                        : {has_inf_f16_result_inf_sign_reg2, 15'h7C00})
                   : exponent_overflow_f16
                       ? {sign_result_temp_f16_reg2,
                          RTZ_reg2 | RDN_reg2 & ~sign_result_temp_f16_reg2 | RUP_reg2
                          & sign_result_temp_f16_reg2
                            ? 15'h7BFF
                            : 15'h7C00}
                       : has_zero_f16_reg2
                           ? (fp_a_or_b_is_zero_f16_reg2
                                ? fp_result_fp_a_or_b_is_zero_reg[15:0]
                                : normal_result_is_zero_f16_reg2
                                    ? {RDN_reg2, 15'h0}
                                    : normal_result_f16)
                           : normal_result_f16};
  assign io_fflags =
    is_fp64_reg2
      ? (has_nan_f64_reg2
           ? {has_nan_f64_is_NV_reg2, 4'h0}
           : has_inf_f64_reg2
               ? {has_inf_f64_is_NV_reg2, 4'h0}
               : exponent_overflow_f64
                   ? 5'h5
                   : has_zero_f64_reg2
                       ? (fp_a_or_b_is_zero_f64_reg2 | normal_result_is_zero_f64_reg2
                            ? 5'h0
                            : {3'h0, UF_f64, NX_f64})
                       : {3'h0, UF_f64, NX_f64})
      : is_fp32_reg2
          ? (has_nan_f32_reg2
               ? {has_nan_f32_is_NV_reg2, 4'h0}
               : has_inf_f32_reg2
                   ? {has_inf_f32_is_NV_reg2, 4'h0}
                   : exponent_overflow_f32
                       ? 5'h5
                       : has_zero_f32_reg2
                           ? (fp_a_or_b_is_zero_f32_reg2 | normal_result_is_zero_f32_reg2
                                ? 5'h0
                                : {3'h0, UF_f32, NX_f32})
                           : {3'h0, UF_f32, NX_f32})
          : has_nan_f16_reg2
              ? {has_nan_f16_is_NV_reg2, 4'h0}
              : has_inf_f16_reg2
                  ? {has_inf_f16_is_NV_reg2, 4'h0}
                  : exponent_overflow_f16
                      ? 5'h5
                      : has_zero_f16_reg2
                          ? (fp_a_or_b_is_zero_f16_reg2 | normal_result_is_zero_f16_reg2
                               ? 5'h0
                               : {3'h0, UF_f16, NX_f16})
                          : {3'h0, UF_f16, NX_f16};
endmodule

