$date
	Mon Dec 22 15:05:56 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module alu_8bit_tb $end
$var wire 1 ! zero $end
$var wire 8 " y [7:0] $end
$var wire 1 # carryout $end
$var reg 8 $ a [7:0] $end
$var reg 8 % b [7:0] $end
$var reg 2 & opcode [1:0] $end
$scope module dut $end
$var wire 8 ' a [7:0] $end
$var wire 8 ( b [7:0] $end
$var wire 2 ) opcode [1:0] $end
$var reg 1 # carryout $end
$var reg 8 * y [7:0] $end
$var reg 1 ! zero $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
b11110 *
b0 )
b10100 (
b1010 '
b0 &
b10100 %
b1010 $
0#
b11110 "
0!
$end
#10000
1#
b101100 "
b101100 *
b1100100 %
b1100100 (
b11001000 $
b11001000 '
#20000
b11110 "
b11110 *
0#
b1 &
b1 )
b10100 %
b10100 (
b110010 $
b110010 '
#30000
1#
b11100010 "
b11100010 *
b110010 %
b110010 (
b10100 $
b10100 '
#40000
b10001000 "
b10001000 *
0#
b10 &
b10 )
b10101010 %
b10101010 (
b11001100 $
b11001100 '
#50000
b11101110 "
b11101110 *
b11 &
b11 )
#60000
