// Seed: 63279579
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output wire id_4;
  assign module_1.id_7 = 0;
  inout wire id_3;
  input wire id_2;
  input wire id_1;
  assign id_3 = id_2;
endmodule
module module_1 #(
    parameter id_7 = 32'd39
) (
    output wire id_0,
    output tri0 id_1,
    output wor id_2,
    output supply1 id_3,
    input supply0 id_4,
    output tri1 id_5,
    input tri0 id_6,
    input tri1 _id_7,
    input supply1 id_8,
    input tri id_9
);
  logic [id_7 : id_7] id_11;
  ;
  xnor primCall (id_1, id_6, id_4, id_11, id_8);
  module_0 modCall_1 (
      id_11,
      id_11,
      id_11,
      id_11
  );
endmodule
