<stg><name>a5a</name>


<trans_list>

<trans id="322" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="323" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="324" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="325" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="326" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="327" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="328" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="329" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="330" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:18  %index_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %index)

]]></Node>
<StgValue><ssdm name="index_read"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="3" op_0_bw="32">
<![CDATA[
:20  %tmp = trunc i32 %index_read to i3

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="29" op_0_bw="29" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
:22  %newIndex = call i29 @_ssdm_op_PartSelect.i29.i32.i32.i32(i32 %index_read, i32 3, i32 31)

]]></Node>
<StgValue><ssdm name="newIndex"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="64" op_0_bw="29">
<![CDATA[
:23  %newIndex1 = zext i29 %newIndex to i64

]]></Node>
<StgValue><ssdm name="newIndex1"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="3" op_0_bw="6" op_1_bw="64" op_2_bw="64">
<![CDATA[
:24  %bram_0_addr = getelementptr [8 x i6]* @bram_0, i64 0, i64 %newIndex1

]]></Node>
<StgValue><ssdm name="bram_0_addr"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="6" op_0_bw="3">
<![CDATA[
:25  %bram_0_load = load i6* %bram_0_addr, align 1

]]></Node>
<StgValue><ssdm name="bram_0_load"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="3" op_0_bw="6" op_1_bw="64" op_2_bw="64">
<![CDATA[
:27  %bram_1_addr = getelementptr [8 x i6]* @bram_1, i64 0, i64 %newIndex1

]]></Node>
<StgValue><ssdm name="bram_1_addr"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="6" op_0_bw="3">
<![CDATA[
:28  %bram_1_load = load i6* %bram_1_addr, align 1

]]></Node>
<StgValue><ssdm name="bram_1_load"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="3" op_0_bw="6" op_1_bw="64" op_2_bw="64">
<![CDATA[
:30  %bram_2_addr = getelementptr [8 x i6]* @bram_2, i64 0, i64 %newIndex1

]]></Node>
<StgValue><ssdm name="bram_2_addr"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="6" op_0_bw="3">
<![CDATA[
:31  %bram_2_load = load i6* %bram_2_addr, align 1

]]></Node>
<StgValue><ssdm name="bram_2_load"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="3" op_0_bw="6" op_1_bw="64" op_2_bw="64">
<![CDATA[
:33  %bram_3_addr = getelementptr [8 x i6]* @bram_3, i64 0, i64 %newIndex1

]]></Node>
<StgValue><ssdm name="bram_3_addr"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="6" op_0_bw="3">
<![CDATA[
:34  %bram_3_load = load i6* %bram_3_addr, align 1

]]></Node>
<StgValue><ssdm name="bram_3_load"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="3" op_0_bw="6" op_1_bw="64" op_2_bw="64">
<![CDATA[
:36  %bram_4_addr = getelementptr [8 x i6]* @bram_4, i64 0, i64 %newIndex1

]]></Node>
<StgValue><ssdm name="bram_4_addr"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="6" op_0_bw="3">
<![CDATA[
:37  %bram_4_load = load i6* %bram_4_addr, align 1

]]></Node>
<StgValue><ssdm name="bram_4_load"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="3" op_0_bw="6" op_1_bw="64" op_2_bw="64">
<![CDATA[
:39  %bram_5_addr = getelementptr [8 x i6]* @bram_5, i64 0, i64 %newIndex1

]]></Node>
<StgValue><ssdm name="bram_5_addr"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="6" op_0_bw="3">
<![CDATA[
:40  %bram_5_load = load i6* %bram_5_addr, align 1

]]></Node>
<StgValue><ssdm name="bram_5_load"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="3" op_0_bw="6" op_1_bw="64" op_2_bw="64">
<![CDATA[
:42  %bram_6_addr = getelementptr [8 x i6]* @bram_6, i64 0, i64 %newIndex1

]]></Node>
<StgValue><ssdm name="bram_6_addr"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="6" op_0_bw="3">
<![CDATA[
:43  %bram_6_load = load i6* %bram_6_addr, align 1

]]></Node>
<StgValue><ssdm name="bram_6_load"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="3" op_0_bw="6" op_1_bw="64" op_2_bw="64">
<![CDATA[
:45  %bram_7_addr = getelementptr [8 x i6]* @bram_7, i64 0, i64 %newIndex1

]]></Node>
<StgValue><ssdm name="bram_7_addr"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="6" op_0_bw="3">
<![CDATA[
:46  %bram_7_load = load i6* %bram_7_addr, align 1

]]></Node>
<StgValue><ssdm name="bram_7_load"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="31" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="32" op_0_bw="3">
<![CDATA[
:21  %arrayNo = zext i3 %tmp to i32

]]></Node>
<StgValue><ssdm name="arrayNo"/></StgValue>
</operation>

<operation id="32" st_id="2" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="6" op_0_bw="3">
<![CDATA[
:25  %bram_0_load = load i6* %bram_0_addr, align 1

]]></Node>
<StgValue><ssdm name="bram_0_load"/></StgValue>
</operation>

<operation id="33" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="8" op_0_bw="6">
<![CDATA[
:26  %p_cast63 = zext i6 %bram_0_load to i8

]]></Node>
<StgValue><ssdm name="p_cast63"/></StgValue>
</operation>

<operation id="34" st_id="2" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="6" op_0_bw="3">
<![CDATA[
:28  %bram_1_load = load i6* %bram_1_addr, align 1

]]></Node>
<StgValue><ssdm name="bram_1_load"/></StgValue>
</operation>

<operation id="35" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="8" op_0_bw="6">
<![CDATA[
:29  %p_cast62 = zext i6 %bram_1_load to i8

]]></Node>
<StgValue><ssdm name="p_cast62"/></StgValue>
</operation>

<operation id="36" st_id="2" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="6" op_0_bw="3">
<![CDATA[
:31  %bram_2_load = load i6* %bram_2_addr, align 1

]]></Node>
<StgValue><ssdm name="bram_2_load"/></StgValue>
</operation>

<operation id="37" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="8" op_0_bw="6">
<![CDATA[
:32  %p_cast61 = zext i6 %bram_2_load to i8

]]></Node>
<StgValue><ssdm name="p_cast61"/></StgValue>
</operation>

<operation id="38" st_id="2" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="6" op_0_bw="3">
<![CDATA[
:34  %bram_3_load = load i6* %bram_3_addr, align 1

]]></Node>
<StgValue><ssdm name="bram_3_load"/></StgValue>
</operation>

<operation id="39" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="8" op_0_bw="6">
<![CDATA[
:35  %p_cast60 = zext i6 %bram_3_load to i8

]]></Node>
<StgValue><ssdm name="p_cast60"/></StgValue>
</operation>

<operation id="40" st_id="2" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="6" op_0_bw="3">
<![CDATA[
:37  %bram_4_load = load i6* %bram_4_addr, align 1

]]></Node>
<StgValue><ssdm name="bram_4_load"/></StgValue>
</operation>

<operation id="41" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="8" op_0_bw="6">
<![CDATA[
:38  %p_cast59 = zext i6 %bram_4_load to i8

]]></Node>
<StgValue><ssdm name="p_cast59"/></StgValue>
</operation>

<operation id="42" st_id="2" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="6" op_0_bw="3">
<![CDATA[
:40  %bram_5_load = load i6* %bram_5_addr, align 1

]]></Node>
<StgValue><ssdm name="bram_5_load"/></StgValue>
</operation>

<operation id="43" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="8" op_0_bw="6">
<![CDATA[
:41  %p_cast58 = zext i6 %bram_5_load to i8

]]></Node>
<StgValue><ssdm name="p_cast58"/></StgValue>
</operation>

<operation id="44" st_id="2" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="6" op_0_bw="3">
<![CDATA[
:43  %bram_6_load = load i6* %bram_6_addr, align 1

]]></Node>
<StgValue><ssdm name="bram_6_load"/></StgValue>
</operation>

<operation id="45" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="8" op_0_bw="6">
<![CDATA[
:44  %p_cast57 = zext i6 %bram_6_load to i8

]]></Node>
<StgValue><ssdm name="p_cast57"/></StgValue>
</operation>

<operation id="46" st_id="2" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="6" op_0_bw="3">
<![CDATA[
:46  %bram_7_load = load i6* %bram_7_addr, align 1

]]></Node>
<StgValue><ssdm name="bram_7_load"/></StgValue>
</operation>

<operation id="47" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="8" op_0_bw="6">
<![CDATA[
:47  %p_cast56 = zext i6 %bram_7_load to i8

]]></Node>
<StgValue><ssdm name="p_cast56"/></StgValue>
</operation>

<operation id="48" st_id="2" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="8" op_7_bw="8" op_8_bw="8" op_9_bw="32">
<![CDATA[
:48  %tmp_data_0_V = call i8 @_ssdm_op_Mux.ap_auto.8i8.i32(i8 %p_cast63, i8 %p_cast62, i8 %p_cast61, i8 %p_cast60, i8 %p_cast59, i8 %p_cast58, i8 %p_cast57, i8 %p_cast56, i32 %arrayNo)

]]></Node>
<StgValue><ssdm name="tmp_data_0_V"/></StgValue>
</operation>

<operation id="49" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:49  %tmp_1 = add nsw i32 1, %index_read

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="50" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="29" op_0_bw="29" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
:50  %newIndex2 = call i29 @_ssdm_op_PartSelect.i29.i32.i32.i32(i32 %tmp_1, i32 3, i32 31)

]]></Node>
<StgValue><ssdm name="newIndex2"/></StgValue>
</operation>

<operation id="51" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="64" op_0_bw="29">
<![CDATA[
:51  %newIndex3 = zext i29 %newIndex2 to i64

]]></Node>
<StgValue><ssdm name="newIndex3"/></StgValue>
</operation>

<operation id="52" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="3" op_0_bw="6" op_1_bw="64" op_2_bw="64">
<![CDATA[
:52  %bram_1_addr_1 = getelementptr [8 x i6]* @bram_1, i64 0, i64 %newIndex3

]]></Node>
<StgValue><ssdm name="bram_1_addr_1"/></StgValue>
</operation>

<operation id="53" st_id="2" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="6" op_0_bw="3">
<![CDATA[
:53  %bram_1_load_1 = load i6* %bram_1_addr_1, align 1

]]></Node>
<StgValue><ssdm name="bram_1_load_1"/></StgValue>
</operation>

<operation id="54" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="3" op_0_bw="6" op_1_bw="64" op_2_bw="64">
<![CDATA[
:55  %bram_2_addr_1 = getelementptr [8 x i6]* @bram_2, i64 0, i64 %newIndex3

]]></Node>
<StgValue><ssdm name="bram_2_addr_1"/></StgValue>
</operation>

<operation id="55" st_id="2" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="6" op_0_bw="3">
<![CDATA[
:56  %bram_2_load_1 = load i6* %bram_2_addr_1, align 1

]]></Node>
<StgValue><ssdm name="bram_2_load_1"/></StgValue>
</operation>

<operation id="56" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="3" op_0_bw="6" op_1_bw="64" op_2_bw="64">
<![CDATA[
:58  %bram_3_addr_1 = getelementptr [8 x i6]* @bram_3, i64 0, i64 %newIndex3

]]></Node>
<StgValue><ssdm name="bram_3_addr_1"/></StgValue>
</operation>

<operation id="57" st_id="2" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="6" op_0_bw="3">
<![CDATA[
:59  %bram_3_load_1 = load i6* %bram_3_addr_1, align 1

]]></Node>
<StgValue><ssdm name="bram_3_load_1"/></StgValue>
</operation>

<operation id="58" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="3" op_0_bw="6" op_1_bw="64" op_2_bw="64">
<![CDATA[
:61  %bram_4_addr_1 = getelementptr [8 x i6]* @bram_4, i64 0, i64 %newIndex3

]]></Node>
<StgValue><ssdm name="bram_4_addr_1"/></StgValue>
</operation>

<operation id="59" st_id="2" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="6" op_0_bw="3">
<![CDATA[
:62  %bram_4_load_1 = load i6* %bram_4_addr_1, align 1

]]></Node>
<StgValue><ssdm name="bram_4_load_1"/></StgValue>
</operation>

<operation id="60" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="3" op_0_bw="6" op_1_bw="64" op_2_bw="64">
<![CDATA[
:64  %bram_5_addr_1 = getelementptr [8 x i6]* @bram_5, i64 0, i64 %newIndex3

]]></Node>
<StgValue><ssdm name="bram_5_addr_1"/></StgValue>
</operation>

<operation id="61" st_id="2" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="6" op_0_bw="3">
<![CDATA[
:65  %bram_5_load_1 = load i6* %bram_5_addr_1, align 1

]]></Node>
<StgValue><ssdm name="bram_5_load_1"/></StgValue>
</operation>

<operation id="62" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="3" op_0_bw="6" op_1_bw="64" op_2_bw="64">
<![CDATA[
:67  %bram_6_addr_1 = getelementptr [8 x i6]* @bram_6, i64 0, i64 %newIndex3

]]></Node>
<StgValue><ssdm name="bram_6_addr_1"/></StgValue>
</operation>

<operation id="63" st_id="2" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="6" op_0_bw="3">
<![CDATA[
:68  %bram_6_load_1 = load i6* %bram_6_addr_1, align 1

]]></Node>
<StgValue><ssdm name="bram_6_load_1"/></StgValue>
</operation>

<operation id="64" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="3" op_0_bw="6" op_1_bw="64" op_2_bw="64">
<![CDATA[
:70  %bram_7_addr_1 = getelementptr [8 x i6]* @bram_7, i64 0, i64 %newIndex3

]]></Node>
<StgValue><ssdm name="bram_7_addr_1"/></StgValue>
</operation>

<operation id="65" st_id="2" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="6" op_0_bw="3">
<![CDATA[
:71  %bram_7_load_1 = load i6* %bram_7_addr_1, align 1

]]></Node>
<StgValue><ssdm name="bram_7_load_1"/></StgValue>
</operation>

<operation id="66" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="3" op_0_bw="6" op_1_bw="64" op_2_bw="64">
<![CDATA[
:73  %bram_0_addr_1 = getelementptr [8 x i6]* @bram_0, i64 0, i64 %newIndex3

]]></Node>
<StgValue><ssdm name="bram_0_addr_1"/></StgValue>
</operation>

<operation id="67" st_id="2" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="6" op_0_bw="3">
<![CDATA[
:74  %bram_0_load_1 = load i6* %bram_0_addr_1, align 1

]]></Node>
<StgValue><ssdm name="bram_0_load_1"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="68" st_id="3" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="6" op_0_bw="3">
<![CDATA[
:53  %bram_1_load_1 = load i6* %bram_1_addr_1, align 1

]]></Node>
<StgValue><ssdm name="bram_1_load_1"/></StgValue>
</operation>

<operation id="69" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="8" op_0_bw="6">
<![CDATA[
:54  %p_cast55 = zext i6 %bram_1_load_1 to i8

]]></Node>
<StgValue><ssdm name="p_cast55"/></StgValue>
</operation>

<operation id="70" st_id="3" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="6" op_0_bw="3">
<![CDATA[
:56  %bram_2_load_1 = load i6* %bram_2_addr_1, align 1

]]></Node>
<StgValue><ssdm name="bram_2_load_1"/></StgValue>
</operation>

<operation id="71" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="8" op_0_bw="6">
<![CDATA[
:57  %p_cast54 = zext i6 %bram_2_load_1 to i8

]]></Node>
<StgValue><ssdm name="p_cast54"/></StgValue>
</operation>

<operation id="72" st_id="3" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="6" op_0_bw="3">
<![CDATA[
:59  %bram_3_load_1 = load i6* %bram_3_addr_1, align 1

]]></Node>
<StgValue><ssdm name="bram_3_load_1"/></StgValue>
</operation>

<operation id="73" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="8" op_0_bw="6">
<![CDATA[
:60  %p_cast53 = zext i6 %bram_3_load_1 to i8

]]></Node>
<StgValue><ssdm name="p_cast53"/></StgValue>
</operation>

<operation id="74" st_id="3" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="6" op_0_bw="3">
<![CDATA[
:62  %bram_4_load_1 = load i6* %bram_4_addr_1, align 1

]]></Node>
<StgValue><ssdm name="bram_4_load_1"/></StgValue>
</operation>

<operation id="75" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="8" op_0_bw="6">
<![CDATA[
:63  %p_cast52 = zext i6 %bram_4_load_1 to i8

]]></Node>
<StgValue><ssdm name="p_cast52"/></StgValue>
</operation>

<operation id="76" st_id="3" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="6" op_0_bw="3">
<![CDATA[
:65  %bram_5_load_1 = load i6* %bram_5_addr_1, align 1

]]></Node>
<StgValue><ssdm name="bram_5_load_1"/></StgValue>
</operation>

<operation id="77" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="8" op_0_bw="6">
<![CDATA[
:66  %p_cast51 = zext i6 %bram_5_load_1 to i8

]]></Node>
<StgValue><ssdm name="p_cast51"/></StgValue>
</operation>

<operation id="78" st_id="3" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="6" op_0_bw="3">
<![CDATA[
:68  %bram_6_load_1 = load i6* %bram_6_addr_1, align 1

]]></Node>
<StgValue><ssdm name="bram_6_load_1"/></StgValue>
</operation>

<operation id="79" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="8" op_0_bw="6">
<![CDATA[
:69  %p_cast50 = zext i6 %bram_6_load_1 to i8

]]></Node>
<StgValue><ssdm name="p_cast50"/></StgValue>
</operation>

<operation id="80" st_id="3" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="6" op_0_bw="3">
<![CDATA[
:71  %bram_7_load_1 = load i6* %bram_7_addr_1, align 1

]]></Node>
<StgValue><ssdm name="bram_7_load_1"/></StgValue>
</operation>

<operation id="81" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="8" op_0_bw="6">
<![CDATA[
:72  %p_cast49 = zext i6 %bram_7_load_1 to i8

]]></Node>
<StgValue><ssdm name="p_cast49"/></StgValue>
</operation>

<operation id="82" st_id="3" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="6" op_0_bw="3">
<![CDATA[
:74  %bram_0_load_1 = load i6* %bram_0_addr_1, align 1

]]></Node>
<StgValue><ssdm name="bram_0_load_1"/></StgValue>
</operation>

<operation id="83" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="8" op_0_bw="6">
<![CDATA[
:75  %p_cast48 = zext i6 %bram_0_load_1 to i8

]]></Node>
<StgValue><ssdm name="p_cast48"/></StgValue>
</operation>

<operation id="84" st_id="3" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="8" op_7_bw="8" op_8_bw="8" op_9_bw="32">
<![CDATA[
:76  %tmp_data_1_V = call i8 @_ssdm_op_Mux.ap_auto.8i8.i32(i8 %p_cast55, i8 %p_cast54, i8 %p_cast53, i8 %p_cast52, i8 %p_cast51, i8 %p_cast50, i8 %p_cast49, i8 %p_cast48, i32 %arrayNo)

]]></Node>
<StgValue><ssdm name="tmp_data_1_V"/></StgValue>
</operation>

<operation id="85" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:77  %tmp_3 = add nsw i32 2, %index_read

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="86" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="29" op_0_bw="29" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
:78  %newIndex4 = call i29 @_ssdm_op_PartSelect.i29.i32.i32.i32(i32 %tmp_3, i32 3, i32 31)

]]></Node>
<StgValue><ssdm name="newIndex4"/></StgValue>
</operation>

<operation id="87" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="64" op_0_bw="29">
<![CDATA[
:79  %newIndex5 = zext i29 %newIndex4 to i64

]]></Node>
<StgValue><ssdm name="newIndex5"/></StgValue>
</operation>

<operation id="88" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="3" op_0_bw="6" op_1_bw="64" op_2_bw="64">
<![CDATA[
:80  %bram_2_addr_2 = getelementptr [8 x i6]* @bram_2, i64 0, i64 %newIndex5

]]></Node>
<StgValue><ssdm name="bram_2_addr_2"/></StgValue>
</operation>

<operation id="89" st_id="3" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="6" op_0_bw="3">
<![CDATA[
:81  %bram_2_load_2 = load i6* %bram_2_addr_2, align 1

]]></Node>
<StgValue><ssdm name="bram_2_load_2"/></StgValue>
</operation>

<operation id="90" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="3" op_0_bw="6" op_1_bw="64" op_2_bw="64">
<![CDATA[
:83  %bram_3_addr_2 = getelementptr [8 x i6]* @bram_3, i64 0, i64 %newIndex5

]]></Node>
<StgValue><ssdm name="bram_3_addr_2"/></StgValue>
</operation>

<operation id="91" st_id="3" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="6" op_0_bw="3">
<![CDATA[
:84  %bram_3_load_2 = load i6* %bram_3_addr_2, align 1

]]></Node>
<StgValue><ssdm name="bram_3_load_2"/></StgValue>
</operation>

<operation id="92" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="3" op_0_bw="6" op_1_bw="64" op_2_bw="64">
<![CDATA[
:86  %bram_4_addr_2 = getelementptr [8 x i6]* @bram_4, i64 0, i64 %newIndex5

]]></Node>
<StgValue><ssdm name="bram_4_addr_2"/></StgValue>
</operation>

<operation id="93" st_id="3" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="6" op_0_bw="3">
<![CDATA[
:87  %bram_4_load_2 = load i6* %bram_4_addr_2, align 1

]]></Node>
<StgValue><ssdm name="bram_4_load_2"/></StgValue>
</operation>

<operation id="94" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="3" op_0_bw="6" op_1_bw="64" op_2_bw="64">
<![CDATA[
:89  %bram_5_addr_2 = getelementptr [8 x i6]* @bram_5, i64 0, i64 %newIndex5

]]></Node>
<StgValue><ssdm name="bram_5_addr_2"/></StgValue>
</operation>

<operation id="95" st_id="3" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="6" op_0_bw="3">
<![CDATA[
:90  %bram_5_load_2 = load i6* %bram_5_addr_2, align 1

]]></Node>
<StgValue><ssdm name="bram_5_load_2"/></StgValue>
</operation>

<operation id="96" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="3" op_0_bw="6" op_1_bw="64" op_2_bw="64">
<![CDATA[
:92  %bram_6_addr_2 = getelementptr [8 x i6]* @bram_6, i64 0, i64 %newIndex5

]]></Node>
<StgValue><ssdm name="bram_6_addr_2"/></StgValue>
</operation>

<operation id="97" st_id="3" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="6" op_0_bw="3">
<![CDATA[
:93  %bram_6_load_2 = load i6* %bram_6_addr_2, align 1

]]></Node>
<StgValue><ssdm name="bram_6_load_2"/></StgValue>
</operation>

<operation id="98" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="3" op_0_bw="6" op_1_bw="64" op_2_bw="64">
<![CDATA[
:95  %bram_7_addr_2 = getelementptr [8 x i6]* @bram_7, i64 0, i64 %newIndex5

]]></Node>
<StgValue><ssdm name="bram_7_addr_2"/></StgValue>
</operation>

<operation id="99" st_id="3" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="6" op_0_bw="3">
<![CDATA[
:96  %bram_7_load_2 = load i6* %bram_7_addr_2, align 1

]]></Node>
<StgValue><ssdm name="bram_7_load_2"/></StgValue>
</operation>

<operation id="100" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="3" op_0_bw="6" op_1_bw="64" op_2_bw="64">
<![CDATA[
:98  %bram_0_addr_2 = getelementptr [8 x i6]* @bram_0, i64 0, i64 %newIndex5

]]></Node>
<StgValue><ssdm name="bram_0_addr_2"/></StgValue>
</operation>

<operation id="101" st_id="3" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="6" op_0_bw="3">
<![CDATA[
:99  %bram_0_load_2 = load i6* %bram_0_addr_2, align 1

]]></Node>
<StgValue><ssdm name="bram_0_load_2"/></StgValue>
</operation>

<operation id="102" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="3" op_0_bw="6" op_1_bw="64" op_2_bw="64">
<![CDATA[
:101  %bram_1_addr_2 = getelementptr [8 x i6]* @bram_1, i64 0, i64 %newIndex5

]]></Node>
<StgValue><ssdm name="bram_1_addr_2"/></StgValue>
</operation>

<operation id="103" st_id="3" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="6" op_0_bw="3">
<![CDATA[
:102  %bram_1_load_2 = load i6* %bram_1_addr_2, align 1

]]></Node>
<StgValue><ssdm name="bram_1_load_2"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="104" st_id="4" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="6" op_0_bw="3">
<![CDATA[
:81  %bram_2_load_2 = load i6* %bram_2_addr_2, align 1

]]></Node>
<StgValue><ssdm name="bram_2_load_2"/></StgValue>
</operation>

<operation id="105" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="8" op_0_bw="6">
<![CDATA[
:82  %p_cast47 = zext i6 %bram_2_load_2 to i8

]]></Node>
<StgValue><ssdm name="p_cast47"/></StgValue>
</operation>

<operation id="106" st_id="4" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="6" op_0_bw="3">
<![CDATA[
:84  %bram_3_load_2 = load i6* %bram_3_addr_2, align 1

]]></Node>
<StgValue><ssdm name="bram_3_load_2"/></StgValue>
</operation>

<operation id="107" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="8" op_0_bw="6">
<![CDATA[
:85  %p_cast46 = zext i6 %bram_3_load_2 to i8

]]></Node>
<StgValue><ssdm name="p_cast46"/></StgValue>
</operation>

<operation id="108" st_id="4" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="6" op_0_bw="3">
<![CDATA[
:87  %bram_4_load_2 = load i6* %bram_4_addr_2, align 1

]]></Node>
<StgValue><ssdm name="bram_4_load_2"/></StgValue>
</operation>

<operation id="109" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="8" op_0_bw="6">
<![CDATA[
:88  %p_cast45 = zext i6 %bram_4_load_2 to i8

]]></Node>
<StgValue><ssdm name="p_cast45"/></StgValue>
</operation>

<operation id="110" st_id="4" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="6" op_0_bw="3">
<![CDATA[
:90  %bram_5_load_2 = load i6* %bram_5_addr_2, align 1

]]></Node>
<StgValue><ssdm name="bram_5_load_2"/></StgValue>
</operation>

<operation id="111" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="8" op_0_bw="6">
<![CDATA[
:91  %p_cast44 = zext i6 %bram_5_load_2 to i8

]]></Node>
<StgValue><ssdm name="p_cast44"/></StgValue>
</operation>

<operation id="112" st_id="4" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="6" op_0_bw="3">
<![CDATA[
:93  %bram_6_load_2 = load i6* %bram_6_addr_2, align 1

]]></Node>
<StgValue><ssdm name="bram_6_load_2"/></StgValue>
</operation>

<operation id="113" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="8" op_0_bw="6">
<![CDATA[
:94  %p_cast43 = zext i6 %bram_6_load_2 to i8

]]></Node>
<StgValue><ssdm name="p_cast43"/></StgValue>
</operation>

<operation id="114" st_id="4" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="6" op_0_bw="3">
<![CDATA[
:96  %bram_7_load_2 = load i6* %bram_7_addr_2, align 1

]]></Node>
<StgValue><ssdm name="bram_7_load_2"/></StgValue>
</operation>

<operation id="115" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="8" op_0_bw="6">
<![CDATA[
:97  %p_cast42 = zext i6 %bram_7_load_2 to i8

]]></Node>
<StgValue><ssdm name="p_cast42"/></StgValue>
</operation>

<operation id="116" st_id="4" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="6" op_0_bw="3">
<![CDATA[
:99  %bram_0_load_2 = load i6* %bram_0_addr_2, align 1

]]></Node>
<StgValue><ssdm name="bram_0_load_2"/></StgValue>
</operation>

<operation id="117" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="8" op_0_bw="6">
<![CDATA[
:100  %p_cast41 = zext i6 %bram_0_load_2 to i8

]]></Node>
<StgValue><ssdm name="p_cast41"/></StgValue>
</operation>

<operation id="118" st_id="4" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="6" op_0_bw="3">
<![CDATA[
:102  %bram_1_load_2 = load i6* %bram_1_addr_2, align 1

]]></Node>
<StgValue><ssdm name="bram_1_load_2"/></StgValue>
</operation>

<operation id="119" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="8" op_0_bw="6">
<![CDATA[
:103  %p_cast40 = zext i6 %bram_1_load_2 to i8

]]></Node>
<StgValue><ssdm name="p_cast40"/></StgValue>
</operation>

<operation id="120" st_id="4" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="8" op_7_bw="8" op_8_bw="8" op_9_bw="32">
<![CDATA[
:104  %tmp_data_2_V = call i8 @_ssdm_op_Mux.ap_auto.8i8.i32(i8 %p_cast47, i8 %p_cast46, i8 %p_cast45, i8 %p_cast44, i8 %p_cast43, i8 %p_cast42, i8 %p_cast41, i8 %p_cast40, i32 %arrayNo)

]]></Node>
<StgValue><ssdm name="tmp_data_2_V"/></StgValue>
</operation>

<operation id="121" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:105  %tmp_5 = add nsw i32 3, %index_read

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="122" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="29" op_0_bw="29" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
:106  %newIndex6 = call i29 @_ssdm_op_PartSelect.i29.i32.i32.i32(i32 %tmp_5, i32 3, i32 31)

]]></Node>
<StgValue><ssdm name="newIndex6"/></StgValue>
</operation>

<operation id="123" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="64" op_0_bw="29">
<![CDATA[
:107  %newIndex7 = zext i29 %newIndex6 to i64

]]></Node>
<StgValue><ssdm name="newIndex7"/></StgValue>
</operation>

<operation id="124" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="3" op_0_bw="6" op_1_bw="64" op_2_bw="64">
<![CDATA[
:108  %bram_3_addr_3 = getelementptr [8 x i6]* @bram_3, i64 0, i64 %newIndex7

]]></Node>
<StgValue><ssdm name="bram_3_addr_3"/></StgValue>
</operation>

<operation id="125" st_id="4" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="6" op_0_bw="3">
<![CDATA[
:109  %bram_3_load_3 = load i6* %bram_3_addr_3, align 1

]]></Node>
<StgValue><ssdm name="bram_3_load_3"/></StgValue>
</operation>

<operation id="126" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="3" op_0_bw="6" op_1_bw="64" op_2_bw="64">
<![CDATA[
:111  %bram_4_addr_3 = getelementptr [8 x i6]* @bram_4, i64 0, i64 %newIndex7

]]></Node>
<StgValue><ssdm name="bram_4_addr_3"/></StgValue>
</operation>

<operation id="127" st_id="4" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="6" op_0_bw="3">
<![CDATA[
:112  %bram_4_load_3 = load i6* %bram_4_addr_3, align 1

]]></Node>
<StgValue><ssdm name="bram_4_load_3"/></StgValue>
</operation>

<operation id="128" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="3" op_0_bw="6" op_1_bw="64" op_2_bw="64">
<![CDATA[
:114  %bram_5_addr_3 = getelementptr [8 x i6]* @bram_5, i64 0, i64 %newIndex7

]]></Node>
<StgValue><ssdm name="bram_5_addr_3"/></StgValue>
</operation>

<operation id="129" st_id="4" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="6" op_0_bw="3">
<![CDATA[
:115  %bram_5_load_3 = load i6* %bram_5_addr_3, align 1

]]></Node>
<StgValue><ssdm name="bram_5_load_3"/></StgValue>
</operation>

<operation id="130" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="3" op_0_bw="6" op_1_bw="64" op_2_bw="64">
<![CDATA[
:117  %bram_6_addr_3 = getelementptr [8 x i6]* @bram_6, i64 0, i64 %newIndex7

]]></Node>
<StgValue><ssdm name="bram_6_addr_3"/></StgValue>
</operation>

<operation id="131" st_id="4" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="6" op_0_bw="3">
<![CDATA[
:118  %bram_6_load_3 = load i6* %bram_6_addr_3, align 1

]]></Node>
<StgValue><ssdm name="bram_6_load_3"/></StgValue>
</operation>

<operation id="132" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="3" op_0_bw="6" op_1_bw="64" op_2_bw="64">
<![CDATA[
:120  %bram_7_addr_3 = getelementptr [8 x i6]* @bram_7, i64 0, i64 %newIndex7

]]></Node>
<StgValue><ssdm name="bram_7_addr_3"/></StgValue>
</operation>

<operation id="133" st_id="4" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="6" op_0_bw="3">
<![CDATA[
:121  %bram_7_load_3 = load i6* %bram_7_addr_3, align 1

]]></Node>
<StgValue><ssdm name="bram_7_load_3"/></StgValue>
</operation>

<operation id="134" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="141" bw="3" op_0_bw="6" op_1_bw="64" op_2_bw="64">
<![CDATA[
:123  %bram_0_addr_3 = getelementptr [8 x i6]* @bram_0, i64 0, i64 %newIndex7

]]></Node>
<StgValue><ssdm name="bram_0_addr_3"/></StgValue>
</operation>

<operation id="135" st_id="4" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="6" op_0_bw="3">
<![CDATA[
:124  %bram_0_load_3 = load i6* %bram_0_addr_3, align 1

]]></Node>
<StgValue><ssdm name="bram_0_load_3"/></StgValue>
</operation>

<operation id="136" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="144" bw="3" op_0_bw="6" op_1_bw="64" op_2_bw="64">
<![CDATA[
:126  %bram_1_addr_3 = getelementptr [8 x i6]* @bram_1, i64 0, i64 %newIndex7

]]></Node>
<StgValue><ssdm name="bram_1_addr_3"/></StgValue>
</operation>

<operation id="137" st_id="4" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="145" bw="6" op_0_bw="3">
<![CDATA[
:127  %bram_1_load_3 = load i6* %bram_1_addr_3, align 1

]]></Node>
<StgValue><ssdm name="bram_1_load_3"/></StgValue>
</operation>

<operation id="138" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="147" bw="3" op_0_bw="6" op_1_bw="64" op_2_bw="64">
<![CDATA[
:129  %bram_2_addr_3 = getelementptr [8 x i6]* @bram_2, i64 0, i64 %newIndex7

]]></Node>
<StgValue><ssdm name="bram_2_addr_3"/></StgValue>
</operation>

<operation id="139" st_id="4" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="148" bw="6" op_0_bw="3">
<![CDATA[
:130  %bram_2_load_3 = load i6* %bram_2_addr_3, align 1

]]></Node>
<StgValue><ssdm name="bram_2_load_3"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="140" st_id="5" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="6" op_0_bw="3">
<![CDATA[
:109  %bram_3_load_3 = load i6* %bram_3_addr_3, align 1

]]></Node>
<StgValue><ssdm name="bram_3_load_3"/></StgValue>
</operation>

<operation id="141" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="8" op_0_bw="6">
<![CDATA[
:110  %p_cast39 = zext i6 %bram_3_load_3 to i8

]]></Node>
<StgValue><ssdm name="p_cast39"/></StgValue>
</operation>

<operation id="142" st_id="5" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="6" op_0_bw="3">
<![CDATA[
:112  %bram_4_load_3 = load i6* %bram_4_addr_3, align 1

]]></Node>
<StgValue><ssdm name="bram_4_load_3"/></StgValue>
</operation>

<operation id="143" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="8" op_0_bw="6">
<![CDATA[
:113  %p_cast38 = zext i6 %bram_4_load_3 to i8

]]></Node>
<StgValue><ssdm name="p_cast38"/></StgValue>
</operation>

<operation id="144" st_id="5" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="6" op_0_bw="3">
<![CDATA[
:115  %bram_5_load_3 = load i6* %bram_5_addr_3, align 1

]]></Node>
<StgValue><ssdm name="bram_5_load_3"/></StgValue>
</operation>

<operation id="145" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="8" op_0_bw="6">
<![CDATA[
:116  %p_cast37 = zext i6 %bram_5_load_3 to i8

]]></Node>
<StgValue><ssdm name="p_cast37"/></StgValue>
</operation>

<operation id="146" st_id="5" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="6" op_0_bw="3">
<![CDATA[
:118  %bram_6_load_3 = load i6* %bram_6_addr_3, align 1

]]></Node>
<StgValue><ssdm name="bram_6_load_3"/></StgValue>
</operation>

<operation id="147" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="8" op_0_bw="6">
<![CDATA[
:119  %p_cast36 = zext i6 %bram_6_load_3 to i8

]]></Node>
<StgValue><ssdm name="p_cast36"/></StgValue>
</operation>

<operation id="148" st_id="5" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="6" op_0_bw="3">
<![CDATA[
:121  %bram_7_load_3 = load i6* %bram_7_addr_3, align 1

]]></Node>
<StgValue><ssdm name="bram_7_load_3"/></StgValue>
</operation>

<operation id="149" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="140" bw="8" op_0_bw="6">
<![CDATA[
:122  %p_cast35 = zext i6 %bram_7_load_3 to i8

]]></Node>
<StgValue><ssdm name="p_cast35"/></StgValue>
</operation>

<operation id="150" st_id="5" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="6" op_0_bw="3">
<![CDATA[
:124  %bram_0_load_3 = load i6* %bram_0_addr_3, align 1

]]></Node>
<StgValue><ssdm name="bram_0_load_3"/></StgValue>
</operation>

<operation id="151" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="143" bw="8" op_0_bw="6">
<![CDATA[
:125  %p_cast34 = zext i6 %bram_0_load_3 to i8

]]></Node>
<StgValue><ssdm name="p_cast34"/></StgValue>
</operation>

<operation id="152" st_id="5" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="145" bw="6" op_0_bw="3">
<![CDATA[
:127  %bram_1_load_3 = load i6* %bram_1_addr_3, align 1

]]></Node>
<StgValue><ssdm name="bram_1_load_3"/></StgValue>
</operation>

<operation id="153" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="146" bw="8" op_0_bw="6">
<![CDATA[
:128  %p_cast33 = zext i6 %bram_1_load_3 to i8

]]></Node>
<StgValue><ssdm name="p_cast33"/></StgValue>
</operation>

<operation id="154" st_id="5" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="148" bw="6" op_0_bw="3">
<![CDATA[
:130  %bram_2_load_3 = load i6* %bram_2_addr_3, align 1

]]></Node>
<StgValue><ssdm name="bram_2_load_3"/></StgValue>
</operation>

<operation id="155" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="149" bw="8" op_0_bw="6">
<![CDATA[
:131  %p_cast32 = zext i6 %bram_2_load_3 to i8

]]></Node>
<StgValue><ssdm name="p_cast32"/></StgValue>
</operation>

<operation id="156" st_id="5" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="150" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="8" op_7_bw="8" op_8_bw="8" op_9_bw="32">
<![CDATA[
:132  %tmp_data_3_V = call i8 @_ssdm_op_Mux.ap_auto.8i8.i32(i8 %p_cast39, i8 %p_cast38, i8 %p_cast37, i8 %p_cast36, i8 %p_cast35, i8 %p_cast34, i8 %p_cast33, i8 %p_cast32, i32 %arrayNo)

]]></Node>
<StgValue><ssdm name="tmp_data_3_V"/></StgValue>
</operation>

<operation id="157" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:133  %tmp_7 = add nsw i32 4, %index_read

]]></Node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>

<operation id="158" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="152" bw="29" op_0_bw="29" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
:134  %newIndex8 = call i29 @_ssdm_op_PartSelect.i29.i32.i32.i32(i32 %tmp_7, i32 3, i32 31)

]]></Node>
<StgValue><ssdm name="newIndex8"/></StgValue>
</operation>

<operation id="159" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="153" bw="64" op_0_bw="29">
<![CDATA[
:135  %newIndex9 = zext i29 %newIndex8 to i64

]]></Node>
<StgValue><ssdm name="newIndex9"/></StgValue>
</operation>

<operation id="160" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="154" bw="3" op_0_bw="6" op_1_bw="64" op_2_bw="64">
<![CDATA[
:136  %bram_4_addr_4 = getelementptr [8 x i6]* @bram_4, i64 0, i64 %newIndex9

]]></Node>
<StgValue><ssdm name="bram_4_addr_4"/></StgValue>
</operation>

<operation id="161" st_id="5" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="155" bw="6" op_0_bw="3">
<![CDATA[
:137  %bram_4_load_4 = load i6* %bram_4_addr_4, align 1

]]></Node>
<StgValue><ssdm name="bram_4_load_4"/></StgValue>
</operation>

<operation id="162" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="157" bw="3" op_0_bw="6" op_1_bw="64" op_2_bw="64">
<![CDATA[
:139  %bram_5_addr_4 = getelementptr [8 x i6]* @bram_5, i64 0, i64 %newIndex9

]]></Node>
<StgValue><ssdm name="bram_5_addr_4"/></StgValue>
</operation>

<operation id="163" st_id="5" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="158" bw="6" op_0_bw="3">
<![CDATA[
:140  %bram_5_load_4 = load i6* %bram_5_addr_4, align 1

]]></Node>
<StgValue><ssdm name="bram_5_load_4"/></StgValue>
</operation>

<operation id="164" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="160" bw="3" op_0_bw="6" op_1_bw="64" op_2_bw="64">
<![CDATA[
:142  %bram_6_addr_4 = getelementptr [8 x i6]* @bram_6, i64 0, i64 %newIndex9

]]></Node>
<StgValue><ssdm name="bram_6_addr_4"/></StgValue>
</operation>

<operation id="165" st_id="5" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="161" bw="6" op_0_bw="3">
<![CDATA[
:143  %bram_6_load_4 = load i6* %bram_6_addr_4, align 1

]]></Node>
<StgValue><ssdm name="bram_6_load_4"/></StgValue>
</operation>

<operation id="166" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="163" bw="3" op_0_bw="6" op_1_bw="64" op_2_bw="64">
<![CDATA[
:145  %bram_7_addr_4 = getelementptr [8 x i6]* @bram_7, i64 0, i64 %newIndex9

]]></Node>
<StgValue><ssdm name="bram_7_addr_4"/></StgValue>
</operation>

<operation id="167" st_id="5" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="164" bw="6" op_0_bw="3">
<![CDATA[
:146  %bram_7_load_4 = load i6* %bram_7_addr_4, align 1

]]></Node>
<StgValue><ssdm name="bram_7_load_4"/></StgValue>
</operation>

<operation id="168" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="166" bw="3" op_0_bw="6" op_1_bw="64" op_2_bw="64">
<![CDATA[
:148  %bram_0_addr_4 = getelementptr [8 x i6]* @bram_0, i64 0, i64 %newIndex9

]]></Node>
<StgValue><ssdm name="bram_0_addr_4"/></StgValue>
</operation>

<operation id="169" st_id="5" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="167" bw="6" op_0_bw="3">
<![CDATA[
:149  %bram_0_load_4 = load i6* %bram_0_addr_4, align 1

]]></Node>
<StgValue><ssdm name="bram_0_load_4"/></StgValue>
</operation>

<operation id="170" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="169" bw="3" op_0_bw="6" op_1_bw="64" op_2_bw="64">
<![CDATA[
:151  %bram_1_addr_4 = getelementptr [8 x i6]* @bram_1, i64 0, i64 %newIndex9

]]></Node>
<StgValue><ssdm name="bram_1_addr_4"/></StgValue>
</operation>

<operation id="171" st_id="5" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="170" bw="6" op_0_bw="3">
<![CDATA[
:152  %bram_1_load_4 = load i6* %bram_1_addr_4, align 1

]]></Node>
<StgValue><ssdm name="bram_1_load_4"/></StgValue>
</operation>

<operation id="172" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="172" bw="3" op_0_bw="6" op_1_bw="64" op_2_bw="64">
<![CDATA[
:154  %bram_2_addr_4 = getelementptr [8 x i6]* @bram_2, i64 0, i64 %newIndex9

]]></Node>
<StgValue><ssdm name="bram_2_addr_4"/></StgValue>
</operation>

<operation id="173" st_id="5" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="173" bw="6" op_0_bw="3">
<![CDATA[
:155  %bram_2_load_4 = load i6* %bram_2_addr_4, align 1

]]></Node>
<StgValue><ssdm name="bram_2_load_4"/></StgValue>
</operation>

<operation id="174" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="175" bw="3" op_0_bw="6" op_1_bw="64" op_2_bw="64">
<![CDATA[
:157  %bram_3_addr_4 = getelementptr [8 x i6]* @bram_3, i64 0, i64 %newIndex9

]]></Node>
<StgValue><ssdm name="bram_3_addr_4"/></StgValue>
</operation>

<operation id="175" st_id="5" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="176" bw="6" op_0_bw="3">
<![CDATA[
:158  %bram_3_load_4 = load i6* %bram_3_addr_4, align 1

]]></Node>
<StgValue><ssdm name="bram_3_load_4"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="176" st_id="6" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="155" bw="6" op_0_bw="3">
<![CDATA[
:137  %bram_4_load_4 = load i6* %bram_4_addr_4, align 1

]]></Node>
<StgValue><ssdm name="bram_4_load_4"/></StgValue>
</operation>

<operation id="177" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="156" bw="8" op_0_bw="6">
<![CDATA[
:138  %p_cast31 = zext i6 %bram_4_load_4 to i8

]]></Node>
<StgValue><ssdm name="p_cast31"/></StgValue>
</operation>

<operation id="178" st_id="6" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="158" bw="6" op_0_bw="3">
<![CDATA[
:140  %bram_5_load_4 = load i6* %bram_5_addr_4, align 1

]]></Node>
<StgValue><ssdm name="bram_5_load_4"/></StgValue>
</operation>

<operation id="179" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="159" bw="8" op_0_bw="6">
<![CDATA[
:141  %p_cast30 = zext i6 %bram_5_load_4 to i8

]]></Node>
<StgValue><ssdm name="p_cast30"/></StgValue>
</operation>

<operation id="180" st_id="6" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="161" bw="6" op_0_bw="3">
<![CDATA[
:143  %bram_6_load_4 = load i6* %bram_6_addr_4, align 1

]]></Node>
<StgValue><ssdm name="bram_6_load_4"/></StgValue>
</operation>

<operation id="181" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="162" bw="8" op_0_bw="6">
<![CDATA[
:144  %p_cast29 = zext i6 %bram_6_load_4 to i8

]]></Node>
<StgValue><ssdm name="p_cast29"/></StgValue>
</operation>

<operation id="182" st_id="6" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="164" bw="6" op_0_bw="3">
<![CDATA[
:146  %bram_7_load_4 = load i6* %bram_7_addr_4, align 1

]]></Node>
<StgValue><ssdm name="bram_7_load_4"/></StgValue>
</operation>

<operation id="183" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="165" bw="8" op_0_bw="6">
<![CDATA[
:147  %p_cast28 = zext i6 %bram_7_load_4 to i8

]]></Node>
<StgValue><ssdm name="p_cast28"/></StgValue>
</operation>

<operation id="184" st_id="6" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="167" bw="6" op_0_bw="3">
<![CDATA[
:149  %bram_0_load_4 = load i6* %bram_0_addr_4, align 1

]]></Node>
<StgValue><ssdm name="bram_0_load_4"/></StgValue>
</operation>

<operation id="185" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="168" bw="8" op_0_bw="6">
<![CDATA[
:150  %p_cast27 = zext i6 %bram_0_load_4 to i8

]]></Node>
<StgValue><ssdm name="p_cast27"/></StgValue>
</operation>

<operation id="186" st_id="6" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="170" bw="6" op_0_bw="3">
<![CDATA[
:152  %bram_1_load_4 = load i6* %bram_1_addr_4, align 1

]]></Node>
<StgValue><ssdm name="bram_1_load_4"/></StgValue>
</operation>

<operation id="187" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="171" bw="8" op_0_bw="6">
<![CDATA[
:153  %p_cast26 = zext i6 %bram_1_load_4 to i8

]]></Node>
<StgValue><ssdm name="p_cast26"/></StgValue>
</operation>

<operation id="188" st_id="6" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="173" bw="6" op_0_bw="3">
<![CDATA[
:155  %bram_2_load_4 = load i6* %bram_2_addr_4, align 1

]]></Node>
<StgValue><ssdm name="bram_2_load_4"/></StgValue>
</operation>

<operation id="189" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="174" bw="8" op_0_bw="6">
<![CDATA[
:156  %p_cast25 = zext i6 %bram_2_load_4 to i8

]]></Node>
<StgValue><ssdm name="p_cast25"/></StgValue>
</operation>

<operation id="190" st_id="6" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="176" bw="6" op_0_bw="3">
<![CDATA[
:158  %bram_3_load_4 = load i6* %bram_3_addr_4, align 1

]]></Node>
<StgValue><ssdm name="bram_3_load_4"/></StgValue>
</operation>

<operation id="191" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="177" bw="8" op_0_bw="6">
<![CDATA[
:159  %p_cast24 = zext i6 %bram_3_load_4 to i8

]]></Node>
<StgValue><ssdm name="p_cast24"/></StgValue>
</operation>

<operation id="192" st_id="6" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="178" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="8" op_7_bw="8" op_8_bw="8" op_9_bw="32">
<![CDATA[
:160  %tmp_data_4_V = call i8 @_ssdm_op_Mux.ap_auto.8i8.i32(i8 %p_cast31, i8 %p_cast30, i8 %p_cast29, i8 %p_cast28, i8 %p_cast27, i8 %p_cast26, i8 %p_cast25, i8 %p_cast24, i32 %arrayNo)

]]></Node>
<StgValue><ssdm name="tmp_data_4_V"/></StgValue>
</operation>

<operation id="193" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="179" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:161  %tmp_9 = add nsw i32 5, %index_read

]]></Node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>

<operation id="194" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="180" bw="29" op_0_bw="29" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
:162  %newIndex10 = call i29 @_ssdm_op_PartSelect.i29.i32.i32.i32(i32 %tmp_9, i32 3, i32 31)

]]></Node>
<StgValue><ssdm name="newIndex10"/></StgValue>
</operation>

<operation id="195" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="181" bw="64" op_0_bw="29">
<![CDATA[
:163  %newIndex11 = zext i29 %newIndex10 to i64

]]></Node>
<StgValue><ssdm name="newIndex11"/></StgValue>
</operation>

<operation id="196" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="182" bw="3" op_0_bw="6" op_1_bw="64" op_2_bw="64">
<![CDATA[
:164  %bram_5_addr_5 = getelementptr [8 x i6]* @bram_5, i64 0, i64 %newIndex11

]]></Node>
<StgValue><ssdm name="bram_5_addr_5"/></StgValue>
</operation>

<operation id="197" st_id="6" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="183" bw="6" op_0_bw="3">
<![CDATA[
:165  %bram_5_load_5 = load i6* %bram_5_addr_5, align 1

]]></Node>
<StgValue><ssdm name="bram_5_load_5"/></StgValue>
</operation>

<operation id="198" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="185" bw="3" op_0_bw="6" op_1_bw="64" op_2_bw="64">
<![CDATA[
:167  %bram_6_addr_5 = getelementptr [8 x i6]* @bram_6, i64 0, i64 %newIndex11

]]></Node>
<StgValue><ssdm name="bram_6_addr_5"/></StgValue>
</operation>

<operation id="199" st_id="6" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="186" bw="6" op_0_bw="3">
<![CDATA[
:168  %bram_6_load_5 = load i6* %bram_6_addr_5, align 1

]]></Node>
<StgValue><ssdm name="bram_6_load_5"/></StgValue>
</operation>

<operation id="200" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="188" bw="3" op_0_bw="6" op_1_bw="64" op_2_bw="64">
<![CDATA[
:170  %bram_7_addr_5 = getelementptr [8 x i6]* @bram_7, i64 0, i64 %newIndex11

]]></Node>
<StgValue><ssdm name="bram_7_addr_5"/></StgValue>
</operation>

<operation id="201" st_id="6" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="189" bw="6" op_0_bw="3">
<![CDATA[
:171  %bram_7_load_5 = load i6* %bram_7_addr_5, align 1

]]></Node>
<StgValue><ssdm name="bram_7_load_5"/></StgValue>
</operation>

<operation id="202" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="191" bw="3" op_0_bw="6" op_1_bw="64" op_2_bw="64">
<![CDATA[
:173  %bram_0_addr_5 = getelementptr [8 x i6]* @bram_0, i64 0, i64 %newIndex11

]]></Node>
<StgValue><ssdm name="bram_0_addr_5"/></StgValue>
</operation>

<operation id="203" st_id="6" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="192" bw="6" op_0_bw="3">
<![CDATA[
:174  %bram_0_load_5 = load i6* %bram_0_addr_5, align 1

]]></Node>
<StgValue><ssdm name="bram_0_load_5"/></StgValue>
</operation>

<operation id="204" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="194" bw="3" op_0_bw="6" op_1_bw="64" op_2_bw="64">
<![CDATA[
:176  %bram_1_addr_5 = getelementptr [8 x i6]* @bram_1, i64 0, i64 %newIndex11

]]></Node>
<StgValue><ssdm name="bram_1_addr_5"/></StgValue>
</operation>

<operation id="205" st_id="6" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="195" bw="6" op_0_bw="3">
<![CDATA[
:177  %bram_1_load_5 = load i6* %bram_1_addr_5, align 1

]]></Node>
<StgValue><ssdm name="bram_1_load_5"/></StgValue>
</operation>

<operation id="206" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="197" bw="3" op_0_bw="6" op_1_bw="64" op_2_bw="64">
<![CDATA[
:179  %bram_2_addr_5 = getelementptr [8 x i6]* @bram_2, i64 0, i64 %newIndex11

]]></Node>
<StgValue><ssdm name="bram_2_addr_5"/></StgValue>
</operation>

<operation id="207" st_id="6" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="198" bw="6" op_0_bw="3">
<![CDATA[
:180  %bram_2_load_5 = load i6* %bram_2_addr_5, align 1

]]></Node>
<StgValue><ssdm name="bram_2_load_5"/></StgValue>
</operation>

<operation id="208" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="200" bw="3" op_0_bw="6" op_1_bw="64" op_2_bw="64">
<![CDATA[
:182  %bram_3_addr_5 = getelementptr [8 x i6]* @bram_3, i64 0, i64 %newIndex11

]]></Node>
<StgValue><ssdm name="bram_3_addr_5"/></StgValue>
</operation>

<operation id="209" st_id="6" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="201" bw="6" op_0_bw="3">
<![CDATA[
:183  %bram_3_load_5 = load i6* %bram_3_addr_5, align 1

]]></Node>
<StgValue><ssdm name="bram_3_load_5"/></StgValue>
</operation>

<operation id="210" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="203" bw="3" op_0_bw="6" op_1_bw="64" op_2_bw="64">
<![CDATA[
:185  %bram_4_addr_5 = getelementptr [8 x i6]* @bram_4, i64 0, i64 %newIndex11

]]></Node>
<StgValue><ssdm name="bram_4_addr_5"/></StgValue>
</operation>

<operation id="211" st_id="6" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="204" bw="6" op_0_bw="3">
<![CDATA[
:186  %bram_4_load_5 = load i6* %bram_4_addr_5, align 1

]]></Node>
<StgValue><ssdm name="bram_4_load_5"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="212" st_id="7" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="183" bw="6" op_0_bw="3">
<![CDATA[
:165  %bram_5_load_5 = load i6* %bram_5_addr_5, align 1

]]></Node>
<StgValue><ssdm name="bram_5_load_5"/></StgValue>
</operation>

<operation id="213" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="184" bw="8" op_0_bw="6">
<![CDATA[
:166  %p_cast23 = zext i6 %bram_5_load_5 to i8

]]></Node>
<StgValue><ssdm name="p_cast23"/></StgValue>
</operation>

<operation id="214" st_id="7" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="186" bw="6" op_0_bw="3">
<![CDATA[
:168  %bram_6_load_5 = load i6* %bram_6_addr_5, align 1

]]></Node>
<StgValue><ssdm name="bram_6_load_5"/></StgValue>
</operation>

<operation id="215" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="187" bw="8" op_0_bw="6">
<![CDATA[
:169  %p_cast22 = zext i6 %bram_6_load_5 to i8

]]></Node>
<StgValue><ssdm name="p_cast22"/></StgValue>
</operation>

<operation id="216" st_id="7" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="189" bw="6" op_0_bw="3">
<![CDATA[
:171  %bram_7_load_5 = load i6* %bram_7_addr_5, align 1

]]></Node>
<StgValue><ssdm name="bram_7_load_5"/></StgValue>
</operation>

<operation id="217" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="190" bw="8" op_0_bw="6">
<![CDATA[
:172  %p_cast21 = zext i6 %bram_7_load_5 to i8

]]></Node>
<StgValue><ssdm name="p_cast21"/></StgValue>
</operation>

<operation id="218" st_id="7" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="192" bw="6" op_0_bw="3">
<![CDATA[
:174  %bram_0_load_5 = load i6* %bram_0_addr_5, align 1

]]></Node>
<StgValue><ssdm name="bram_0_load_5"/></StgValue>
</operation>

<operation id="219" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="193" bw="8" op_0_bw="6">
<![CDATA[
:175  %p_cast20 = zext i6 %bram_0_load_5 to i8

]]></Node>
<StgValue><ssdm name="p_cast20"/></StgValue>
</operation>

<operation id="220" st_id="7" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="195" bw="6" op_0_bw="3">
<![CDATA[
:177  %bram_1_load_5 = load i6* %bram_1_addr_5, align 1

]]></Node>
<StgValue><ssdm name="bram_1_load_5"/></StgValue>
</operation>

<operation id="221" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="196" bw="8" op_0_bw="6">
<![CDATA[
:178  %p_cast19 = zext i6 %bram_1_load_5 to i8

]]></Node>
<StgValue><ssdm name="p_cast19"/></StgValue>
</operation>

<operation id="222" st_id="7" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="198" bw="6" op_0_bw="3">
<![CDATA[
:180  %bram_2_load_5 = load i6* %bram_2_addr_5, align 1

]]></Node>
<StgValue><ssdm name="bram_2_load_5"/></StgValue>
</operation>

<operation id="223" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="199" bw="8" op_0_bw="6">
<![CDATA[
:181  %p_cast18 = zext i6 %bram_2_load_5 to i8

]]></Node>
<StgValue><ssdm name="p_cast18"/></StgValue>
</operation>

<operation id="224" st_id="7" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="201" bw="6" op_0_bw="3">
<![CDATA[
:183  %bram_3_load_5 = load i6* %bram_3_addr_5, align 1

]]></Node>
<StgValue><ssdm name="bram_3_load_5"/></StgValue>
</operation>

<operation id="225" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="202" bw="8" op_0_bw="6">
<![CDATA[
:184  %p_cast17 = zext i6 %bram_3_load_5 to i8

]]></Node>
<StgValue><ssdm name="p_cast17"/></StgValue>
</operation>

<operation id="226" st_id="7" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="204" bw="6" op_0_bw="3">
<![CDATA[
:186  %bram_4_load_5 = load i6* %bram_4_addr_5, align 1

]]></Node>
<StgValue><ssdm name="bram_4_load_5"/></StgValue>
</operation>

<operation id="227" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="205" bw="8" op_0_bw="6">
<![CDATA[
:187  %p_cast16 = zext i6 %bram_4_load_5 to i8

]]></Node>
<StgValue><ssdm name="p_cast16"/></StgValue>
</operation>

<operation id="228" st_id="7" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="206" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="8" op_7_bw="8" op_8_bw="8" op_9_bw="32">
<![CDATA[
:188  %tmp_data_5_V = call i8 @_ssdm_op_Mux.ap_auto.8i8.i32(i8 %p_cast23, i8 %p_cast22, i8 %p_cast21, i8 %p_cast20, i8 %p_cast19, i8 %p_cast18, i8 %p_cast17, i8 %p_cast16, i32 %arrayNo)

]]></Node>
<StgValue><ssdm name="tmp_data_5_V"/></StgValue>
</operation>

<operation id="229" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="207" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:189  %tmp_s = add nsw i32 6, %index_read

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="230" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="208" bw="29" op_0_bw="29" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
:190  %newIndex12 = call i29 @_ssdm_op_PartSelect.i29.i32.i32.i32(i32 %tmp_s, i32 3, i32 31)

]]></Node>
<StgValue><ssdm name="newIndex12"/></StgValue>
</operation>

<operation id="231" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="209" bw="64" op_0_bw="29">
<![CDATA[
:191  %newIndex13 = zext i29 %newIndex12 to i64

]]></Node>
<StgValue><ssdm name="newIndex13"/></StgValue>
</operation>

<operation id="232" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="210" bw="3" op_0_bw="6" op_1_bw="64" op_2_bw="64">
<![CDATA[
:192  %bram_6_addr_6 = getelementptr [8 x i6]* @bram_6, i64 0, i64 %newIndex13

]]></Node>
<StgValue><ssdm name="bram_6_addr_6"/></StgValue>
</operation>

<operation id="233" st_id="7" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="211" bw="6" op_0_bw="3">
<![CDATA[
:193  %bram_6_load_6 = load i6* %bram_6_addr_6, align 1

]]></Node>
<StgValue><ssdm name="bram_6_load_6"/></StgValue>
</operation>

<operation id="234" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="213" bw="3" op_0_bw="6" op_1_bw="64" op_2_bw="64">
<![CDATA[
:195  %bram_7_addr_6 = getelementptr [8 x i6]* @bram_7, i64 0, i64 %newIndex13

]]></Node>
<StgValue><ssdm name="bram_7_addr_6"/></StgValue>
</operation>

<operation id="235" st_id="7" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="214" bw="6" op_0_bw="3">
<![CDATA[
:196  %bram_7_load_6 = load i6* %bram_7_addr_6, align 1

]]></Node>
<StgValue><ssdm name="bram_7_load_6"/></StgValue>
</operation>

<operation id="236" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="216" bw="3" op_0_bw="6" op_1_bw="64" op_2_bw="64">
<![CDATA[
:198  %bram_0_addr_6 = getelementptr [8 x i6]* @bram_0, i64 0, i64 %newIndex13

]]></Node>
<StgValue><ssdm name="bram_0_addr_6"/></StgValue>
</operation>

<operation id="237" st_id="7" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="217" bw="6" op_0_bw="3">
<![CDATA[
:199  %bram_0_load_6 = load i6* %bram_0_addr_6, align 1

]]></Node>
<StgValue><ssdm name="bram_0_load_6"/></StgValue>
</operation>

<operation id="238" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="219" bw="3" op_0_bw="6" op_1_bw="64" op_2_bw="64">
<![CDATA[
:201  %bram_1_addr_6 = getelementptr [8 x i6]* @bram_1, i64 0, i64 %newIndex13

]]></Node>
<StgValue><ssdm name="bram_1_addr_6"/></StgValue>
</operation>

<operation id="239" st_id="7" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="220" bw="6" op_0_bw="3">
<![CDATA[
:202  %bram_1_load_6 = load i6* %bram_1_addr_6, align 1

]]></Node>
<StgValue><ssdm name="bram_1_load_6"/></StgValue>
</operation>

<operation id="240" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="222" bw="3" op_0_bw="6" op_1_bw="64" op_2_bw="64">
<![CDATA[
:204  %bram_2_addr_6 = getelementptr [8 x i6]* @bram_2, i64 0, i64 %newIndex13

]]></Node>
<StgValue><ssdm name="bram_2_addr_6"/></StgValue>
</operation>

<operation id="241" st_id="7" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="223" bw="6" op_0_bw="3">
<![CDATA[
:205  %bram_2_load_6 = load i6* %bram_2_addr_6, align 1

]]></Node>
<StgValue><ssdm name="bram_2_load_6"/></StgValue>
</operation>

<operation id="242" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="225" bw="3" op_0_bw="6" op_1_bw="64" op_2_bw="64">
<![CDATA[
:207  %bram_3_addr_6 = getelementptr [8 x i6]* @bram_3, i64 0, i64 %newIndex13

]]></Node>
<StgValue><ssdm name="bram_3_addr_6"/></StgValue>
</operation>

<operation id="243" st_id="7" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="226" bw="6" op_0_bw="3">
<![CDATA[
:208  %bram_3_load_6 = load i6* %bram_3_addr_6, align 1

]]></Node>
<StgValue><ssdm name="bram_3_load_6"/></StgValue>
</operation>

<operation id="244" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="228" bw="3" op_0_bw="6" op_1_bw="64" op_2_bw="64">
<![CDATA[
:210  %bram_4_addr_6 = getelementptr [8 x i6]* @bram_4, i64 0, i64 %newIndex13

]]></Node>
<StgValue><ssdm name="bram_4_addr_6"/></StgValue>
</operation>

<operation id="245" st_id="7" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="229" bw="6" op_0_bw="3">
<![CDATA[
:211  %bram_4_load_6 = load i6* %bram_4_addr_6, align 1

]]></Node>
<StgValue><ssdm name="bram_4_load_6"/></StgValue>
</operation>

<operation id="246" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="231" bw="3" op_0_bw="6" op_1_bw="64" op_2_bw="64">
<![CDATA[
:213  %bram_5_addr_6 = getelementptr [8 x i6]* @bram_5, i64 0, i64 %newIndex13

]]></Node>
<StgValue><ssdm name="bram_5_addr_6"/></StgValue>
</operation>

<operation id="247" st_id="7" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="232" bw="6" op_0_bw="3">
<![CDATA[
:214  %bram_5_load_6 = load i6* %bram_5_addr_6, align 1

]]></Node>
<StgValue><ssdm name="bram_5_load_6"/></StgValue>
</operation>

<operation id="248" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="235" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:217  %tmp_2 = add nsw i32 7, %index_read

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="249" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="236" bw="29" op_0_bw="29" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
:218  %newIndex14 = call i29 @_ssdm_op_PartSelect.i29.i32.i32.i32(i32 %tmp_2, i32 3, i32 31)

]]></Node>
<StgValue><ssdm name="newIndex14"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="250" st_id="8" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="211" bw="6" op_0_bw="3">
<![CDATA[
:193  %bram_6_load_6 = load i6* %bram_6_addr_6, align 1

]]></Node>
<StgValue><ssdm name="bram_6_load_6"/></StgValue>
</operation>

<operation id="251" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="212" bw="8" op_0_bw="6">
<![CDATA[
:194  %p_cast15 = zext i6 %bram_6_load_6 to i8

]]></Node>
<StgValue><ssdm name="p_cast15"/></StgValue>
</operation>

<operation id="252" st_id="8" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="214" bw="6" op_0_bw="3">
<![CDATA[
:196  %bram_7_load_6 = load i6* %bram_7_addr_6, align 1

]]></Node>
<StgValue><ssdm name="bram_7_load_6"/></StgValue>
</operation>

<operation id="253" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="215" bw="8" op_0_bw="6">
<![CDATA[
:197  %p_cast14 = zext i6 %bram_7_load_6 to i8

]]></Node>
<StgValue><ssdm name="p_cast14"/></StgValue>
</operation>

<operation id="254" st_id="8" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="217" bw="6" op_0_bw="3">
<![CDATA[
:199  %bram_0_load_6 = load i6* %bram_0_addr_6, align 1

]]></Node>
<StgValue><ssdm name="bram_0_load_6"/></StgValue>
</operation>

<operation id="255" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="218" bw="8" op_0_bw="6">
<![CDATA[
:200  %p_cast13 = zext i6 %bram_0_load_6 to i8

]]></Node>
<StgValue><ssdm name="p_cast13"/></StgValue>
</operation>

<operation id="256" st_id="8" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="220" bw="6" op_0_bw="3">
<![CDATA[
:202  %bram_1_load_6 = load i6* %bram_1_addr_6, align 1

]]></Node>
<StgValue><ssdm name="bram_1_load_6"/></StgValue>
</operation>

<operation id="257" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="221" bw="8" op_0_bw="6">
<![CDATA[
:203  %p_cast12 = zext i6 %bram_1_load_6 to i8

]]></Node>
<StgValue><ssdm name="p_cast12"/></StgValue>
</operation>

<operation id="258" st_id="8" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="223" bw="6" op_0_bw="3">
<![CDATA[
:205  %bram_2_load_6 = load i6* %bram_2_addr_6, align 1

]]></Node>
<StgValue><ssdm name="bram_2_load_6"/></StgValue>
</operation>

<operation id="259" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="224" bw="8" op_0_bw="6">
<![CDATA[
:206  %p_cast11 = zext i6 %bram_2_load_6 to i8

]]></Node>
<StgValue><ssdm name="p_cast11"/></StgValue>
</operation>

<operation id="260" st_id="8" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="226" bw="6" op_0_bw="3">
<![CDATA[
:208  %bram_3_load_6 = load i6* %bram_3_addr_6, align 1

]]></Node>
<StgValue><ssdm name="bram_3_load_6"/></StgValue>
</operation>

<operation id="261" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="227" bw="8" op_0_bw="6">
<![CDATA[
:209  %p_cast10 = zext i6 %bram_3_load_6 to i8

]]></Node>
<StgValue><ssdm name="p_cast10"/></StgValue>
</operation>

<operation id="262" st_id="8" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="229" bw="6" op_0_bw="3">
<![CDATA[
:211  %bram_4_load_6 = load i6* %bram_4_addr_6, align 1

]]></Node>
<StgValue><ssdm name="bram_4_load_6"/></StgValue>
</operation>

<operation id="263" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="230" bw="8" op_0_bw="6">
<![CDATA[
:212  %p_cast9 = zext i6 %bram_4_load_6 to i8

]]></Node>
<StgValue><ssdm name="p_cast9"/></StgValue>
</operation>

<operation id="264" st_id="8" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="232" bw="6" op_0_bw="3">
<![CDATA[
:214  %bram_5_load_6 = load i6* %bram_5_addr_6, align 1

]]></Node>
<StgValue><ssdm name="bram_5_load_6"/></StgValue>
</operation>

<operation id="265" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="233" bw="8" op_0_bw="6">
<![CDATA[
:215  %p_cast8 = zext i6 %bram_5_load_6 to i8

]]></Node>
<StgValue><ssdm name="p_cast8"/></StgValue>
</operation>

<operation id="266" st_id="8" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="234" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="8" op_7_bw="8" op_8_bw="8" op_9_bw="32">
<![CDATA[
:216  %tmp_data_6_V = call i8 @_ssdm_op_Mux.ap_auto.8i8.i32(i8 %p_cast15, i8 %p_cast14, i8 %p_cast13, i8 %p_cast12, i8 %p_cast11, i8 %p_cast10, i8 %p_cast9, i8 %p_cast8, i32 %arrayNo)

]]></Node>
<StgValue><ssdm name="tmp_data_6_V"/></StgValue>
</operation>

<operation id="267" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="237" bw="64" op_0_bw="29">
<![CDATA[
:219  %newIndex15 = zext i29 %newIndex14 to i64

]]></Node>
<StgValue><ssdm name="newIndex15"/></StgValue>
</operation>

<operation id="268" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="238" bw="3" op_0_bw="6" op_1_bw="64" op_2_bw="64">
<![CDATA[
:220  %bram_7_addr_7 = getelementptr [8 x i6]* @bram_7, i64 0, i64 %newIndex15

]]></Node>
<StgValue><ssdm name="bram_7_addr_7"/></StgValue>
</operation>

<operation id="269" st_id="8" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="239" bw="6" op_0_bw="3">
<![CDATA[
:221  %bram_7_load_7 = load i6* %bram_7_addr_7, align 1

]]></Node>
<StgValue><ssdm name="bram_7_load_7"/></StgValue>
</operation>

<operation id="270" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="241" bw="3" op_0_bw="6" op_1_bw="64" op_2_bw="64">
<![CDATA[
:223  %bram_0_addr_7 = getelementptr [8 x i6]* @bram_0, i64 0, i64 %newIndex15

]]></Node>
<StgValue><ssdm name="bram_0_addr_7"/></StgValue>
</operation>

<operation id="271" st_id="8" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="242" bw="6" op_0_bw="3">
<![CDATA[
:224  %bram_0_load_7 = load i6* %bram_0_addr_7, align 1

]]></Node>
<StgValue><ssdm name="bram_0_load_7"/></StgValue>
</operation>

<operation id="272" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="244" bw="3" op_0_bw="6" op_1_bw="64" op_2_bw="64">
<![CDATA[
:226  %bram_1_addr_7 = getelementptr [8 x i6]* @bram_1, i64 0, i64 %newIndex15

]]></Node>
<StgValue><ssdm name="bram_1_addr_7"/></StgValue>
</operation>

<operation id="273" st_id="8" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="245" bw="6" op_0_bw="3">
<![CDATA[
:227  %bram_1_load_7 = load i6* %bram_1_addr_7, align 1

]]></Node>
<StgValue><ssdm name="bram_1_load_7"/></StgValue>
</operation>

<operation id="274" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="247" bw="3" op_0_bw="6" op_1_bw="64" op_2_bw="64">
<![CDATA[
:229  %bram_2_addr_7 = getelementptr [8 x i6]* @bram_2, i64 0, i64 %newIndex15

]]></Node>
<StgValue><ssdm name="bram_2_addr_7"/></StgValue>
</operation>

<operation id="275" st_id="8" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="248" bw="6" op_0_bw="3">
<![CDATA[
:230  %bram_2_load_7 = load i6* %bram_2_addr_7, align 1

]]></Node>
<StgValue><ssdm name="bram_2_load_7"/></StgValue>
</operation>

<operation id="276" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="250" bw="3" op_0_bw="6" op_1_bw="64" op_2_bw="64">
<![CDATA[
:232  %bram_3_addr_7 = getelementptr [8 x i6]* @bram_3, i64 0, i64 %newIndex15

]]></Node>
<StgValue><ssdm name="bram_3_addr_7"/></StgValue>
</operation>

<operation id="277" st_id="8" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="251" bw="6" op_0_bw="3">
<![CDATA[
:233  %bram_3_load_7 = load i6* %bram_3_addr_7, align 1

]]></Node>
<StgValue><ssdm name="bram_3_load_7"/></StgValue>
</operation>

<operation id="278" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="253" bw="3" op_0_bw="6" op_1_bw="64" op_2_bw="64">
<![CDATA[
:235  %bram_4_addr_7 = getelementptr [8 x i6]* @bram_4, i64 0, i64 %newIndex15

]]></Node>
<StgValue><ssdm name="bram_4_addr_7"/></StgValue>
</operation>

<operation id="279" st_id="8" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="254" bw="6" op_0_bw="3">
<![CDATA[
:236  %bram_4_load_7 = load i6* %bram_4_addr_7, align 1

]]></Node>
<StgValue><ssdm name="bram_4_load_7"/></StgValue>
</operation>

<operation id="280" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="256" bw="3" op_0_bw="6" op_1_bw="64" op_2_bw="64">
<![CDATA[
:238  %bram_5_addr_7 = getelementptr [8 x i6]* @bram_5, i64 0, i64 %newIndex15

]]></Node>
<StgValue><ssdm name="bram_5_addr_7"/></StgValue>
</operation>

<operation id="281" st_id="8" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="257" bw="6" op_0_bw="3">
<![CDATA[
:239  %bram_5_load_7 = load i6* %bram_5_addr_7, align 1

]]></Node>
<StgValue><ssdm name="bram_5_load_7"/></StgValue>
</operation>

<operation id="282" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="259" bw="3" op_0_bw="6" op_1_bw="64" op_2_bw="64">
<![CDATA[
:241  %bram_6_addr_7 = getelementptr [8 x i6]* @bram_6, i64 0, i64 %newIndex15

]]></Node>
<StgValue><ssdm name="bram_6_addr_7"/></StgValue>
</operation>

<operation id="283" st_id="8" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="260" bw="6" op_0_bw="3">
<![CDATA[
:242  %bram_6_load_7 = load i6* %bram_6_addr_7, align 1

]]></Node>
<StgValue><ssdm name="bram_6_load_7"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="284" st_id="9" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="239" bw="6" op_0_bw="3">
<![CDATA[
:221  %bram_7_load_7 = load i6* %bram_7_addr_7, align 1

]]></Node>
<StgValue><ssdm name="bram_7_load_7"/></StgValue>
</operation>

<operation id="285" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="240" bw="8" op_0_bw="6">
<![CDATA[
:222  %p_cast7 = zext i6 %bram_7_load_7 to i8

]]></Node>
<StgValue><ssdm name="p_cast7"/></StgValue>
</operation>

<operation id="286" st_id="9" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="242" bw="6" op_0_bw="3">
<![CDATA[
:224  %bram_0_load_7 = load i6* %bram_0_addr_7, align 1

]]></Node>
<StgValue><ssdm name="bram_0_load_7"/></StgValue>
</operation>

<operation id="287" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="243" bw="8" op_0_bw="6">
<![CDATA[
:225  %p_cast6 = zext i6 %bram_0_load_7 to i8

]]></Node>
<StgValue><ssdm name="p_cast6"/></StgValue>
</operation>

<operation id="288" st_id="9" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="245" bw="6" op_0_bw="3">
<![CDATA[
:227  %bram_1_load_7 = load i6* %bram_1_addr_7, align 1

]]></Node>
<StgValue><ssdm name="bram_1_load_7"/></StgValue>
</operation>

<operation id="289" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="246" bw="8" op_0_bw="6">
<![CDATA[
:228  %p_cast5 = zext i6 %bram_1_load_7 to i8

]]></Node>
<StgValue><ssdm name="p_cast5"/></StgValue>
</operation>

<operation id="290" st_id="9" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="248" bw="6" op_0_bw="3">
<![CDATA[
:230  %bram_2_load_7 = load i6* %bram_2_addr_7, align 1

]]></Node>
<StgValue><ssdm name="bram_2_load_7"/></StgValue>
</operation>

<operation id="291" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="249" bw="8" op_0_bw="6">
<![CDATA[
:231  %p_cast4 = zext i6 %bram_2_load_7 to i8

]]></Node>
<StgValue><ssdm name="p_cast4"/></StgValue>
</operation>

<operation id="292" st_id="9" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="251" bw="6" op_0_bw="3">
<![CDATA[
:233  %bram_3_load_7 = load i6* %bram_3_addr_7, align 1

]]></Node>
<StgValue><ssdm name="bram_3_load_7"/></StgValue>
</operation>

<operation id="293" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="252" bw="8" op_0_bw="6">
<![CDATA[
:234  %p_cast3 = zext i6 %bram_3_load_7 to i8

]]></Node>
<StgValue><ssdm name="p_cast3"/></StgValue>
</operation>

<operation id="294" st_id="9" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="254" bw="6" op_0_bw="3">
<![CDATA[
:236  %bram_4_load_7 = load i6* %bram_4_addr_7, align 1

]]></Node>
<StgValue><ssdm name="bram_4_load_7"/></StgValue>
</operation>

<operation id="295" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="255" bw="8" op_0_bw="6">
<![CDATA[
:237  %p_cast2 = zext i6 %bram_4_load_7 to i8

]]></Node>
<StgValue><ssdm name="p_cast2"/></StgValue>
</operation>

<operation id="296" st_id="9" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="257" bw="6" op_0_bw="3">
<![CDATA[
:239  %bram_5_load_7 = load i6* %bram_5_addr_7, align 1

]]></Node>
<StgValue><ssdm name="bram_5_load_7"/></StgValue>
</operation>

<operation id="297" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="258" bw="8" op_0_bw="6">
<![CDATA[
:240  %p_cast1 = zext i6 %bram_5_load_7 to i8

]]></Node>
<StgValue><ssdm name="p_cast1"/></StgValue>
</operation>

<operation id="298" st_id="9" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="260" bw="6" op_0_bw="3">
<![CDATA[
:242  %bram_6_load_7 = load i6* %bram_6_addr_7, align 1

]]></Node>
<StgValue><ssdm name="bram_6_load_7"/></StgValue>
</operation>

<operation id="299" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="261" bw="8" op_0_bw="6">
<![CDATA[
:243  %p_cast = zext i6 %bram_6_load_7 to i8

]]></Node>
<StgValue><ssdm name="p_cast"/></StgValue>
</operation>

<operation id="300" st_id="9" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="262" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="8" op_7_bw="8" op_8_bw="8" op_9_bw="32">
<![CDATA[
:244  %tmp_data_7_V = call i8 @_ssdm_op_Mux.ap_auto.8i8.i32(i8 %p_cast7, i8 %p_cast6, i8 %p_cast5, i8 %p_cast4, i8 %p_cast3, i8 %p_cast2, i8 %p_cast1, i8 %p_cast, i32 %arrayNo)

]]></Node>
<StgValue><ssdm name="tmp_data_7_V"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="301" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:0  %empty = call i32 (...)* @_ssdm_op_SpecInterface(i8* %output_V_data_7_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="302" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:1  %empty_5 = call i32 (...)* @_ssdm_op_SpecInterface(i8* %output_V_data_6_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="empty_5"/></StgValue>
</operation>

<operation id="303" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:2  %empty_6 = call i32 (...)* @_ssdm_op_SpecInterface(i8* %output_V_data_5_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="empty_6"/></StgValue>
</operation>

<operation id="304" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:3  %empty_7 = call i32 (...)* @_ssdm_op_SpecInterface(i8* %output_V_data_4_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="empty_7"/></StgValue>
</operation>

<operation id="305" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:4  %empty_8 = call i32 (...)* @_ssdm_op_SpecInterface(i8* %output_V_data_3_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="empty_8"/></StgValue>
</operation>

<operation id="306" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:5  %empty_9 = call i32 (...)* @_ssdm_op_SpecInterface(i8* %output_V_data_2_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="empty_9"/></StgValue>
</operation>

<operation id="307" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:6  %empty_10 = call i32 (...)* @_ssdm_op_SpecInterface(i8* %output_V_data_1_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="empty_10"/></StgValue>
</operation>

<operation id="308" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:7  %empty_11 = call i32 (...)* @_ssdm_op_SpecInterface(i8* %output_V_data_0_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="empty_11"/></StgValue>
</operation>

<operation id="309" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
:8  call void (...)* @_ssdm_op_SpecBitsMap(i8* %output_V_data_7_V), !map !22

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="310" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
:9  call void (...)* @_ssdm_op_SpecBitsMap(i8* %output_V_data_6_V), !map !28

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="311" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
:10  call void (...)* @_ssdm_op_SpecBitsMap(i8* %output_V_data_5_V), !map !34

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="312" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
:11  call void (...)* @_ssdm_op_SpecBitsMap(i8* %output_V_data_4_V), !map !40

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="313" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
:12  call void (...)* @_ssdm_op_SpecBitsMap(i8* %output_V_data_3_V), !map !46

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="314" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
:13  call void (...)* @_ssdm_op_SpecBitsMap(i8* %output_V_data_2_V), !map !52

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="315" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
:14  call void (...)* @_ssdm_op_SpecBitsMap(i8* %output_V_data_1_V), !map !58

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="316" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
:15  call void (...)* @_ssdm_op_SpecBitsMap(i8* %output_V_data_0_V), !map !64

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="317" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:16  call void (...)* @_ssdm_op_SpecBitsMap(i32 %index), !map !70

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="318" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:17  call void (...)* @_ssdm_op_SpecTopModule([4 x i8]* @a5a_str) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="319" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="0" op_0_bw="0" op_1_bw="6" op_2_bw="6" op_3_bw="6" op_4_bw="6" op_5_bw="6" op_6_bw="6" op_7_bw="6" op_8_bw="6" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="32" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0">
<![CDATA[
:19  call void (...)* @_ssdm_op_SpecMemCore([8 x i6]* @bram_0, [8 x i6]* @bram_1, [8 x i6]* @bram_2, [8 x i6]* @bram_3, [8 x i6]* @bram_4, [8 x i6]* @bram_5, [8 x i6]* @bram_6, [8 x i6]* @bram_7, [1 x i8]* @p_str, [12 x i8]* @p_str1, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="320" st_id="10" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="263" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="8" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8" op_11_bw="8" op_12_bw="8" op_13_bw="8" op_14_bw="8" op_15_bw="8" op_16_bw="8">
<![CDATA[
:245  call void @_ssdm_op_Write.ap_fifo.volatile.i8P.i8P.i8P.i8P.i8P.i8P.i8P.i8P(i8* %output_V_data_0_V, i8* %output_V_data_1_V, i8* %output_V_data_2_V, i8* %output_V_data_3_V, i8* %output_V_data_4_V, i8* %output_V_data_5_V, i8* %output_V_data_6_V, i8* %output_V_data_7_V, i8 %tmp_data_0_V, i8 %tmp_data_1_V, i8 %tmp_data_2_V, i8 %tmp_data_3_V, i8 %tmp_data_4_V, i8 %tmp_data_5_V, i8 %tmp_data_6_V, i8 %tmp_data_7_V)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="321" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="264" bw="0">
<![CDATA[
:246  ret void

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
