Vivado Simulator 2016.3
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.3/bin/unwrapped/win64.o/xelab.exe -wto 43b15910791c47508d985c3285fbb6b7 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot deneme_behav xil_defaultlib.deneme xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 8 differs from formal bit length 1 for port StartButton [C:/Users/furkanerdem/Desktop/SnakeProject/SnakeProject.srcs/sim_1/new/deneme.sv:31]
ERROR: [VRFC 10-1658] variable tempRandom is driven by invalid combination of procedural drivers [C:/Users/furkanerdem/Desktop/SnakeProject/SnakeProject.srcs/sources_1/new/CreateRandom.sv:27]
WARNING: [VRFC 10-2066] tempRandom driven by this always_ff block should not be driven by any other process [C:/Users/furkanerdem/Desktop/SnakeProject/SnakeProject.srcs/sources_1/new/CreateRandom.sv:32]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
