library ieee;
use ieee.std_logic_1164.all;

entity counter is
port(
clk: in std_logic;
Q: out std_logic_vector(3 downto 0);
);