Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (lin64) Build 3865809 Sun May  7 15:04:56 MDT 2023
| Date         : Sat Dec  9 21:48:48 2023
| Host         : worker running 64-bit Ubuntu 20.04.6 LTS
| Command      : report_timing -file obj/post_synth_timing.rpt
| Design       : top_level
| Device       : 7s50-csga324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Synthesized
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -15.020ns  (required time - arrival time)
  Source:                 com_sprite_m/sider_y0__0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_pixel_clk_wiz_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            com_sprite_b/imageBROM/BRAM_reg_0/ADDRBWRADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_pixel_clk_wiz_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_pixel_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (clk_pixel_clk_wiz_0 rise@13.468ns - clk_pixel_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        27.609ns  (logic 18.093ns (65.533%)  route 9.516ns (34.467%))
  Logic Levels:           22  (CARRY4=13 DSP48E1=2 LUT1=1 LUT2=3 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.063ns = ( 11.405 - 13.468 ) 
    Source Clock Delay      (SCD):    -1.388ns
    Clock Pessimism Removal (CPR):    0.530ns
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.329ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pixel_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    mhdmicw/clk_100mhz
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  mhdmicw/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.584     2.024    mhdmicw/clk_ref_clk_wiz_0
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.108    -3.083 r  mhdmicw/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.800    -2.284    mhdmicw/clk_pixel_clk_wiz_0
                         BUFG (Prop_bufg_I_O)         0.096    -2.188 r  mhdmicw/clkout1_buf/O
                         net (fo=2153, unplaced)      0.800    -1.388    com_sprite_m/clk_pixel
                         DSP48E1                                      r  com_sprite_m/sider_y0__0/CLK
  -------------------------------------------------------------------    -------------------
                         DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      4.206     2.818 r  com_sprite_m/sider_y0__0/PCOUT[47]
                         net (fo=1, unplaced)         0.055     2.873    com_sprite_m/sider_y0__0_n_106
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_P[17])
                                                      1.518     4.391 r  com_sprite_m/sider_y0__1/P[17]
                         net (fo=2, unplaced)         0.800     5.191    com_sprite_m/sider_y0__1_n_88
                         LUT2 (Prop_lut2_I0_O)        0.124     5.315 r  com_sprite_m/pos_y_321__2_i_32/O
                         net (fo=1, unplaced)         0.000     5.315    com_sprite_m/pos_y_321__2_i_32_n_0
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.865 r  com_sprite_m/pos_y_321__2_i_26/CO[3]
                         net (fo=1, unplaced)         0.009     5.874    com_sprite_m/pos_y_321__2_i_26_n_0
                         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.256     6.130 r  com_sprite_m/pos_y_321__2_i_25/O[2]
                         net (fo=1, unplaced)         0.452     6.582    com_sprite_m/pos_y_321__2_i_25_n_5
                         LUT2 (Prop_lut2_I0_O)        0.301     6.883 r  com_sprite_m/pos_y_321__2_i_1/O
                         net (fo=1, unplaced)         0.800     7.682    com_sprite_m/sider_y[39]
                         DSP48E1 (Prop_dsp48e1_A[23]_P[1])
                                                      3.841    11.523 f  com_sprite_m/pos_y_321__2/P[1]
                         net (fo=7, unplaced)         0.800    12.323    com_sprite_m/pos_y_321__2_n_104
                         LUT1 (Prop_lut1_I0_O)        0.124    12.447 r  com_sprite_m/BRAM_reg_0_i_283/O
                         net (fo=1, unplaced)         0.000    12.447    com_sprite_m/BRAM_reg_0_i_283_n_0
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.997 r  com_sprite_m/BRAM_reg_0_i_159/CO[3]
                         net (fo=1, unplaced)         0.009    13.006    com_sprite_m/BRAM_reg_0_i_159_n_0
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.329    13.335 r  com_sprite_m/BRAM_reg_0_i_429/O[3]
                         net (fo=2, unplaced)         0.629    13.964    com_sprite_m/BRAM_reg_0_i_429_n_4
                         LUT3 (Prop_lut3_I1_O)        0.300    14.264 r  com_sprite_m/BRAM_reg_0_i_568/O
                         net (fo=2, unplaced)         0.643    14.907    com_sprite_m/BRAM_reg_0_i_568_n_0
                         LUT4 (Prop_lut4_I3_O)        0.332    15.239 r  com_sprite_m/BRAM_reg_0_i_572/O
                         net (fo=1, unplaced)         0.000    15.239    com_sprite_m/BRAM_reg_0_i_572_n_0
                         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    15.771 r  com_sprite_m/BRAM_reg_0_i_437/CO[3]
                         net (fo=1, unplaced)         0.000    15.771    com_sprite_m/BRAM_reg_0_i_437_n_0
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.348    16.119 r  com_sprite_m/BRAM_reg_0_i_294/O[1]
                         net (fo=2, unplaced)         0.622    16.741    com_sprite_m/pos_y_3200_in[13]
                         LUT2 (Prop_lut2_I0_O)        0.306    17.047 r  com_sprite_m/BRAM_reg_0_i_297/O
                         net (fo=1, unplaced)         0.000    17.047    com_sprite_m/BRAM_reg_0_i_297_n_0
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.597 r  com_sprite_m/BRAM_reg_0_i_169/CO[3]
                         net (fo=1, unplaced)         0.000    17.597    com_sprite_m/BRAM_reg_0_i_169_n_0
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.329    17.926 r  com_sprite_m/BRAM_reg_0_i_90/O[3]
                         net (fo=2, unplaced)         0.819    18.745    com_sprite_m/pos_y_32[19]
                         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.854    19.599 r  com_sprite_m/BRAM_reg_0_i_108/O[2]
                         net (fo=1, unplaced)         0.813    20.412    com_sprite_m/pos_y[21]
                         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.550    20.962 r  com_sprite_m/BRAM_reg_0_i_55/O[3]
                         net (fo=3, unplaced)         0.826    21.788    com_sprite_m/image_addr3[9]
                         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.854    22.642 r  com_sprite_m/BRAM_reg_0_i_54/O[2]
                         net (fo=1, unplaced)         0.813    23.455    com_sprite_m/image_addr1[8]
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.703    24.158 r  com_sprite_m/BRAM_reg_0_i_29/CO[3]
                         net (fo=1, unplaced)         0.009    24.167    com_sprite_m/BRAM_reg_0_i_29_n_0
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.329    24.496 r  com_sprite_m/BRAM_reg_0_i_28/O[3]
                         net (fo=1, unplaced)         0.618    25.114    com_sprite_m/image_addr0[12]
                         LUT6 (Prop_lut6_I0_O)        0.307    25.421 r  com_sprite_m/BRAM_reg_0_i_5/O
                         net (fo=1, unplaced)         0.800    26.221    com_sprite_b/imageBROM/BRAM_reg_0_2[12]
                         RAMB36E1                                     r  com_sprite_b/imageBROM/BRAM_reg_0/ADDRBWRADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_pixel_clk_wiz_0 rise edge)
                                                     13.468    13.468 r  
    N15                                               0.000    13.468 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    13.468    mhdmicw/clk_100mhz
    N15                  IBUF (Prop_ibuf_I_O)         1.370    14.838 r  mhdmicw/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.439    15.277    mhdmicw/clk_ref_clk_wiz_0
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.378     9.899 r  mhdmicw/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.760    10.659    mhdmicw/clk_pixel_clk_wiz_0
                         BUFG (Prop_bufg_I_O)         0.091    10.750 r  mhdmicw/clkout1_buf/O
                         net (fo=2153, unplaced)      0.655    11.405    com_sprite_b/imageBROM/clk_pixel
                         RAMB36E1                                     r  com_sprite_b/imageBROM/BRAM_reg_0/CLKBWRCLK
                         clock pessimism              0.530    11.935    
                         clock uncertainty           -0.168    11.767    
                         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[13])
                                                     -0.566    11.201    com_sprite_b/imageBROM/BRAM_reg_0
  -------------------------------------------------------------------
                         required time                         11.201    
                         arrival time                         -26.221    
  -------------------------------------------------------------------
                         slack                                -15.020    




