Timing Analyzer report for IITB-proc
Thu May 20 13:18:07 2021
Quartus Prime Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Clocks
  4. Slow 1200mV 85C Model Fmax Summary
  5. Timing Closure Recommendations
  6. Slow 1200mV 85C Model Setup Summary
  7. Slow 1200mV 85C Model Hold Summary
  8. Slow 1200mV 85C Model Recovery Summary
  9. Slow 1200mV 85C Model Removal Summary
 10. Slow 1200mV 85C Model Minimum Pulse Width Summary
 11. Slow 1200mV 85C Model Setup: 'clk'
 12. Slow 1200mV 85C Model Hold: 'clk'
 13. Slow 1200mV 85C Model Metastability Summary
 14. Slow 1200mV 0C Model Fmax Summary
 15. Slow 1200mV 0C Model Setup Summary
 16. Slow 1200mV 0C Model Hold Summary
 17. Slow 1200mV 0C Model Recovery Summary
 18. Slow 1200mV 0C Model Removal Summary
 19. Slow 1200mV 0C Model Minimum Pulse Width Summary
 20. Slow 1200mV 0C Model Setup: 'clk'
 21. Slow 1200mV 0C Model Hold: 'clk'
 22. Slow 1200mV 0C Model Metastability Summary
 23. Fast 1200mV 0C Model Setup Summary
 24. Fast 1200mV 0C Model Hold Summary
 25. Fast 1200mV 0C Model Recovery Summary
 26. Fast 1200mV 0C Model Removal Summary
 27. Fast 1200mV 0C Model Minimum Pulse Width Summary
 28. Fast 1200mV 0C Model Setup: 'clk'
 29. Fast 1200mV 0C Model Hold: 'clk'
 30. Fast 1200mV 0C Model Metastability Summary
 31. Multicorner Timing Analysis Summary
 32. Board Trace Model Assignments
 33. Input Transition Times
 34. Signal Integrity Metrics (Slow 1200mv 0c Model)
 35. Signal Integrity Metrics (Slow 1200mv 85c Model)
 36. Signal Integrity Metrics (Fast 1200mv 0c Model)
 37. Setup Transfers
 38. Hold Transfers
 39. Report TCCS
 40. Report RSKM
 41. Unconstrained Paths Summary
 42. Clock Status Summary
 43. Unconstrained Input Ports
 44. Unconstrained Output Ports
 45. Unconstrained Input Ports
 46. Unconstrained Output Ports
 47. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2020  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+-----------------------------------------------------------------------------+
; Timing Analyzer Summary                                                     ;
+-----------------------+-----------------------------------------------------+
; Quartus Prime Version ; Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition ;
; Timing Analyzer       ; Timing Analyzer                                     ;
; Revision Name         ; IITB-proc                                           ;
; Device Family         ; Cyclone 10 LP                                       ;
; Device Name           ; 10CL055YF484C6G                                     ;
; Timing Models         ; Final                                               ;
; Delay Model           ; Combined                                            ;
; Rise/Fall Delays      ; Enabled                                             ;
+-----------------------+-----------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                          ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+---------+
; Clock Name ; Type ; Period ; Frequency  ; Rise  ; Fall  ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+---------+
; clk        ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { clk } ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+---------+


+------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary             ;
+----------+-----------------+------------+------+
; Fmax     ; Restricted Fmax ; Clock Name ; Note ;
+----------+-----------------+------------+------+
; 92.1 MHz ; 92.1 MHz        ; clk        ;      ;
+----------+-----------------+------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+-------------------------------------+
; Slow 1200mV 85C Model Setup Summary ;
+-------+--------+--------------------+
; Clock ; Slack  ; End Point TNS      ;
+-------+--------+--------------------+
; clk   ; -9.858 ; -5173.066          ;
+-------+--------+--------------------+


+------------------------------------+
; Slow 1200mV 85C Model Hold Summary ;
+-------+-------+--------------------+
; Clock ; Slack ; End Point TNS      ;
+-------+-------+--------------------+
; clk   ; 0.353 ; 0.000              ;
+-------+-------+--------------------+


------------------------------------------
; Slow 1200mV 85C Model Recovery Summary ;
------------------------------------------
No paths to report.


-----------------------------------------
; Slow 1200mV 85C Model Removal Summary ;
-----------------------------------------
No paths to report.


+---------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary ;
+-------+--------+----------------------------------+
; Clock ; Slack  ; End Point TNS                    ;
+-------+--------+----------------------------------+
; clk   ; -3.000 ; -1327.088                        ;
+-------+--------+----------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'clk'                                                                                                                                                                                                    ;
+--------+-----------------------------+--------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                   ; To Node                                                                                                                  ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------+--------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -9.858 ; datapath:dp|ir[9]           ; datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ram_block1a127~porta_we_reg       ; clk          ; clk         ; 1.000        ; 0.188      ; 11.074     ;
; -9.850 ; datapath:dp|ir[10]          ; datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ram_block1a127~porta_we_reg       ; clk          ; clk         ; 1.000        ; 0.188      ; 11.066     ;
; -9.813 ; datapath:dp|ir[9]           ; datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ram_block1a92~porta_we_reg        ; clk          ; clk         ; 1.000        ; 0.194      ; 11.035     ;
; -9.805 ; datapath:dp|ir[10]          ; datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ram_block1a92~porta_we_reg        ; clk          ; clk         ; 1.000        ; 0.194      ; 11.027     ;
; -9.778 ; datapath:dp|ir[9]           ; datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ram_block1a109~porta_we_reg       ; clk          ; clk         ; 1.000        ; 0.194      ; 11.000     ;
; -9.770 ; datapath:dp|ir[10]          ; datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ram_block1a109~porta_we_reg       ; clk          ; clk         ; 1.000        ; 0.194      ; 10.992     ;
; -9.764 ; datapath:dp|ir[9]           ; datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ram_block1a60~porta_we_reg        ; clk          ; clk         ; 1.000        ; 0.220      ; 11.012     ;
; -9.756 ; datapath:dp|ir[10]          ; datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ram_block1a60~porta_we_reg        ; clk          ; clk         ; 1.000        ; 0.220      ; 11.004     ;
; -9.726 ; datapath:dp|ir[9]           ; datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ram_block1a8~porta_we_reg         ; clk          ; clk         ; 1.000        ; 0.192      ; 10.946     ;
; -9.718 ; datapath:dp|ir[10]          ; datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ram_block1a8~porta_we_reg         ; clk          ; clk         ; 1.000        ; 0.192      ; 10.938     ;
; -9.708 ; datapath:dp|ir[9]           ; datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ram_block1a125~porta_we_reg       ; clk          ; clk         ; 1.000        ; 0.196      ; 10.932     ;
; -9.700 ; datapath:dp|ir[10]          ; datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ram_block1a125~porta_we_reg       ; clk          ; clk         ; 1.000        ; 0.196      ; 10.924     ;
; -9.694 ; datapath:dp|ir[9]           ; datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ram_block1a42~porta_we_reg        ; clk          ; clk         ; 1.000        ; 0.221      ; 10.943     ;
; -9.686 ; controller:con|rf_master[1] ; datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ram_block1a127~porta_we_reg       ; clk          ; clk         ; 1.000        ; 0.188      ; 10.902     ;
; -9.686 ; datapath:dp|ir[10]          ; datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ram_block1a42~porta_we_reg        ; clk          ; clk         ; 1.000        ; 0.221      ; 10.935     ;
; -9.672 ; datapath:dp|ir[9]           ; datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ram_block1a86~porta_we_reg        ; clk          ; clk         ; 1.000        ; 0.175      ; 10.875     ;
; -9.670 ; datapath:dp|ir[9]           ; datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ram_block1a4~porta_we_reg         ; clk          ; clk         ; 1.000        ; 0.203      ; 10.901     ;
; -9.664 ; datapath:dp|ir[10]          ; datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ram_block1a86~porta_we_reg        ; clk          ; clk         ; 1.000        ; 0.175      ; 10.867     ;
; -9.662 ; datapath:dp|ir[10]          ; datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ram_block1a4~porta_we_reg         ; clk          ; clk         ; 1.000        ; 0.203      ; 10.893     ;
; -9.656 ; datapath:dp|ir[9]           ; datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ram_block1a37~porta_we_reg        ; clk          ; clk         ; 1.000        ; 0.220      ; 10.904     ;
; -9.651 ; datapath:dp|ir[9]           ; datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ram_block1a30~porta_we_reg        ; clk          ; clk         ; 1.000        ; 0.176      ; 10.855     ;
; -9.649 ; datapath:dp|ir[9]           ; datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ram_block1a16~porta_we_reg        ; clk          ; clk         ; 1.000        ; 0.183      ; 10.860     ;
; -9.648 ; datapath:dp|ir[10]          ; datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ram_block1a37~porta_we_reg        ; clk          ; clk         ; 1.000        ; 0.220      ; 10.896     ;
; -9.646 ; datapath:dp|ir[9]           ; datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ram_block1a9~porta_we_reg         ; clk          ; clk         ; 1.000        ; 0.236      ; 10.910     ;
; -9.643 ; datapath:dp|ir[10]          ; datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ram_block1a30~porta_we_reg        ; clk          ; clk         ; 1.000        ; 0.176      ; 10.847     ;
; -9.641 ; controller:con|rf_master[1] ; datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ram_block1a92~porta_we_reg        ; clk          ; clk         ; 1.000        ; 0.194      ; 10.863     ;
; -9.641 ; datapath:dp|ir[10]          ; datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ram_block1a16~porta_we_reg        ; clk          ; clk         ; 1.000        ; 0.183      ; 10.852     ;
; -9.640 ; datapath:dp|ir[9]           ; datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ram_block1a63~porta_we_reg        ; clk          ; clk         ; 1.000        ; 0.233      ; 10.901     ;
; -9.639 ; datapath:dp|ir[9]           ; datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ram_block1a41~porta_we_reg        ; clk          ; clk         ; 1.000        ; 0.223      ; 10.890     ;
; -9.638 ; datapath:dp|ir[10]          ; datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ram_block1a9~porta_we_reg         ; clk          ; clk         ; 1.000        ; 0.236      ; 10.902     ;
; -9.632 ; datapath:dp|ir[10]          ; datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ram_block1a63~porta_we_reg        ; clk          ; clk         ; 1.000        ; 0.233      ; 10.893     ;
; -9.632 ; datapath:dp|ir[9]           ; datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ram_block1a116~porta_we_reg       ; clk          ; clk         ; 1.000        ; 0.200      ; 10.860     ;
; -9.631 ; datapath:dp|ir[10]          ; datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ram_block1a41~porta_we_reg        ; clk          ; clk         ; 1.000        ; 0.223      ; 10.882     ;
; -9.625 ; datapath:dp|ir[9]           ; datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ram_block1a123~porta_we_reg       ; clk          ; clk         ; 1.000        ; 0.205      ; 10.858     ;
; -9.624 ; datapath:dp|ir[10]          ; datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ram_block1a116~porta_we_reg       ; clk          ; clk         ; 1.000        ; 0.200      ; 10.852     ;
; -9.623 ; datapath:dp|ir[9]           ; datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ram_block1a102~porta_we_reg       ; clk          ; clk         ; 1.000        ; 0.222      ; 10.873     ;
; -9.620 ; datapath:dp|ir[9]           ; datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ram_block1a58~porta_we_reg        ; clk          ; clk         ; 1.000        ; 0.233      ; 10.881     ;
; -9.617 ; datapath:dp|ir[10]          ; datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ram_block1a123~porta_we_reg       ; clk          ; clk         ; 1.000        ; 0.205      ; 10.850     ;
; -9.616 ; datapath:dp|ir[9]           ; datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ram_block1a91~porta_we_reg        ; clk          ; clk         ; 1.000        ; 0.197      ; 10.841     ;
; -9.615 ; datapath:dp|ir[10]          ; datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ram_block1a102~porta_we_reg       ; clk          ; clk         ; 1.000        ; 0.222      ; 10.865     ;
; -9.613 ; datapath:dp|ir[9]           ; datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ram_block1a20~porta_we_reg        ; clk          ; clk         ; 1.000        ; 0.202      ; 10.843     ;
; -9.612 ; datapath:dp|ir[10]          ; datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ram_block1a58~porta_we_reg        ; clk          ; clk         ; 1.000        ; 0.233      ; 10.873     ;
; -9.612 ; datapath:dp|ir[9]           ; datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ram_block1a75~porta_we_reg        ; clk          ; clk         ; 1.000        ; 0.207      ; 10.847     ;
; -9.608 ; datapath:dp|ir[10]          ; datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ram_block1a91~porta_we_reg        ; clk          ; clk         ; 1.000        ; 0.197      ; 10.833     ;
; -9.606 ; controller:con|rf_master[1] ; datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ram_block1a109~porta_we_reg       ; clk          ; clk         ; 1.000        ; 0.194      ; 10.828     ;
; -9.605 ; datapath:dp|ir[10]          ; datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ram_block1a20~porta_we_reg        ; clk          ; clk         ; 1.000        ; 0.202      ; 10.835     ;
; -9.604 ; datapath:dp|ir[10]          ; datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ram_block1a75~porta_we_reg        ; clk          ; clk         ; 1.000        ; 0.207      ; 10.839     ;
; -9.592 ; controller:con|rf_master[1] ; datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ram_block1a60~porta_we_reg        ; clk          ; clk         ; 1.000        ; 0.220      ; 10.840     ;
; -9.578 ; datapath:dp|ir[9]           ; datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ram_block1a89~porta_we_reg        ; clk          ; clk         ; 1.000        ; 0.221      ; 10.827     ;
; -9.575 ; datapath:dp|ir[9]           ; datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ram_block1a114~porta_we_reg       ; clk          ; clk         ; 1.000        ; 0.217      ; 10.820     ;
; -9.574 ; datapath:dp|ir[9]           ; datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ram_block1a104~porta_we_reg       ; clk          ; clk         ; 1.000        ; 0.213      ; 10.815     ;
; -9.572 ; datapath:dp|ir[9]           ; datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ram_block1a119~porta_we_reg       ; clk          ; clk         ; 1.000        ; 0.222      ; 10.822     ;
; -9.570 ; datapath:dp|ir[10]          ; datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ram_block1a89~porta_we_reg        ; clk          ; clk         ; 1.000        ; 0.221      ; 10.819     ;
; -9.570 ; datapath:dp|ir[9]           ; datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ram_block1a94~porta_we_reg        ; clk          ; clk         ; 1.000        ; 0.194      ; 10.792     ;
; -9.567 ; datapath:dp|ir[10]          ; datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ram_block1a114~porta_we_reg       ; clk          ; clk         ; 1.000        ; 0.217      ; 10.812     ;
; -9.566 ; datapath:dp|ir[10]          ; datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ram_block1a104~porta_we_reg       ; clk          ; clk         ; 1.000        ; 0.213      ; 10.807     ;
; -9.564 ; datapath:dp|ir[10]          ; datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ram_block1a119~porta_we_reg       ; clk          ; clk         ; 1.000        ; 0.222      ; 10.814     ;
; -9.564 ; datapath:dp|ir[10]          ; datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ram_block1a109~porta_address_reg0 ; clk          ; clk         ; 1.000        ; 0.194      ; 10.786     ;
; -9.562 ; datapath:dp|ir[10]          ; datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ram_block1a94~porta_we_reg        ; clk          ; clk         ; 1.000        ; 0.194      ; 10.784     ;
; -9.561 ; datapath:dp|ir[10]          ; datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ram_block1a73~porta_address_reg0  ; clk          ; clk         ; 1.000        ; 0.196      ; 10.785     ;
; -9.561 ; datapath:dp|ir[9]           ; datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ram_block1a85~porta_we_reg        ; clk          ; clk         ; 1.000        ; 0.208      ; 10.797     ;
; -9.559 ; controller:con|m_we         ; datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ram_block1a127~porta_we_reg       ; clk          ; clk         ; 1.000        ; 0.188      ; 10.775     ;
; -9.559 ; controller:con|rf_master[0] ; datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ram_block1a127~porta_we_reg       ; clk          ; clk         ; 1.000        ; 0.188      ; 10.775     ;
; -9.558 ; datapath:dp|ir[9]           ; datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ram_block1a124~porta_we_reg       ; clk          ; clk         ; 1.000        ; 0.214      ; 10.800     ;
; -9.556 ; datapath:dp|ir[9]           ; datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ram_block1a82~porta_we_reg        ; clk          ; clk         ; 1.000        ; 0.204      ; 10.788     ;
; -9.554 ; controller:con|rf_master[1] ; datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ram_block1a8~porta_we_reg         ; clk          ; clk         ; 1.000        ; 0.192      ; 10.774     ;
; -9.553 ; datapath:dp|ir[10]          ; datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ram_block1a85~porta_we_reg        ; clk          ; clk         ; 1.000        ; 0.208      ; 10.789     ;
; -9.550 ; datapath:dp|ir[10]          ; datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ram_block1a124~porta_we_reg       ; clk          ; clk         ; 1.000        ; 0.214      ; 10.792     ;
; -9.549 ; datapath:dp|ir[9]           ; datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ram_block1a5~porta_we_reg         ; clk          ; clk         ; 1.000        ; 0.242      ; 10.819     ;
; -9.548 ; datapath:dp|ir[10]          ; datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ram_block1a82~porta_we_reg        ; clk          ; clk         ; 1.000        ; 0.204      ; 10.780     ;
; -9.543 ; datapath:dp|ir[9]           ; datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ram_block1a23~porta_we_reg        ; clk          ; clk         ; 1.000        ; 0.194      ; 10.765     ;
; -9.542 ; datapath:dp|ir[9]           ; datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ram_block1a120~porta_we_reg       ; clk          ; clk         ; 1.000        ; 0.211      ; 10.781     ;
; -9.541 ; datapath:dp|ir[10]          ; datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ram_block1a5~porta_we_reg         ; clk          ; clk         ; 1.000        ; 0.242      ; 10.811     ;
; -9.541 ; datapath:dp|ir[9]           ; datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ram_block1a80~porta_we_reg        ; clk          ; clk         ; 1.000        ; 0.206      ; 10.775     ;
; -9.536 ; controller:con|rf_master[1] ; datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ram_block1a125~porta_we_reg       ; clk          ; clk         ; 1.000        ; 0.196      ; 10.760     ;
; -9.535 ; datapath:dp|ir[10]          ; datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ram_block1a23~porta_we_reg        ; clk          ; clk         ; 1.000        ; 0.194      ; 10.757     ;
; -9.534 ; datapath:dp|ir[10]          ; datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ram_block1a120~porta_we_reg       ; clk          ; clk         ; 1.000        ; 0.211      ; 10.773     ;
; -9.534 ; datapath:dp|ir[9]           ; datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ram_block1a81~porta_we_reg        ; clk          ; clk         ; 1.000        ; 0.199      ; 10.761     ;
; -9.533 ; datapath:dp|ir[10]          ; datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ram_block1a80~porta_we_reg        ; clk          ; clk         ; 1.000        ; 0.206      ; 10.767     ;
; -9.529 ; datapath:dp|ir[9]           ; datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ram_block1a59~porta_we_reg        ; clk          ; clk         ; 1.000        ; 0.202      ; 10.759     ;
; -9.527 ; datapath:dp|ir[6]           ; datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ram_block1a127~porta_we_reg       ; clk          ; clk         ; 1.000        ; 0.187      ; 10.742     ;
; -9.526 ; datapath:dp|ir[10]          ; datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ram_block1a81~porta_we_reg        ; clk          ; clk         ; 1.000        ; 0.199      ; 10.753     ;
; -9.526 ; datapath:dp|ir[10]          ; datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ram_block1a76~porta_address_reg0  ; clk          ; clk         ; 1.000        ; 0.182      ; 10.736     ;
; -9.524 ; datapath:dp|ir[9]           ; datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ram_block1a31~porta_we_reg        ; clk          ; clk         ; 1.000        ; 0.185      ; 10.737     ;
; -9.524 ; datapath:dp|ir[9]           ; datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ram_block1a19~porta_we_reg        ; clk          ; clk         ; 1.000        ; 0.216      ; 10.768     ;
; -9.523 ; datapath:dp|ir[9]           ; datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ram_block1a53~porta_we_reg        ; clk          ; clk         ; 1.000        ; 0.216      ; 10.767     ;
; -9.522 ; controller:con|rf_master[1] ; datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ram_block1a42~porta_we_reg        ; clk          ; clk         ; 1.000        ; 0.221      ; 10.771     ;
; -9.522 ; datapath:dp|ir[9]           ; datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ram_block1a101~porta_we_reg       ; clk          ; clk         ; 1.000        ; 0.223      ; 10.773     ;
; -9.521 ; datapath:dp|ir[10]          ; datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ram_block1a59~porta_we_reg        ; clk          ; clk         ; 1.000        ; 0.202      ; 10.751     ;
; -9.521 ; datapath:dp|ir[9]           ; datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ram_block1a117~porta_we_reg       ; clk          ; clk         ; 1.000        ; 0.227      ; 10.776     ;
; -9.518 ; datapath:dp|ir[9]           ; datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ram_block1a38~porta_we_reg        ; clk          ; clk         ; 1.000        ; 0.227      ; 10.773     ;
; -9.516 ; datapath:dp|ir[10]          ; datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ram_block1a31~porta_we_reg        ; clk          ; clk         ; 1.000        ; 0.185      ; 10.729     ;
; -9.516 ; datapath:dp|ir[10]          ; datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ram_block1a19~porta_we_reg        ; clk          ; clk         ; 1.000        ; 0.216      ; 10.760     ;
; -9.515 ; datapath:dp|ir[10]          ; datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ram_block1a53~porta_we_reg        ; clk          ; clk         ; 1.000        ; 0.216      ; 10.759     ;
; -9.515 ; datapath:dp|ir[9]           ; datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ram_block1a55~porta_we_reg        ; clk          ; clk         ; 1.000        ; 0.200      ; 10.743     ;
; -9.514 ; controller:con|m_we         ; datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ram_block1a92~porta_we_reg        ; clk          ; clk         ; 1.000        ; 0.194      ; 10.736     ;
; -9.514 ; controller:con|rf_master[0] ; datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ram_block1a92~porta_we_reg        ; clk          ; clk         ; 1.000        ; 0.194      ; 10.736     ;
; -9.514 ; datapath:dp|ir[10]          ; datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ram_block1a101~porta_we_reg       ; clk          ; clk         ; 1.000        ; 0.223      ; 10.765     ;
; -9.513 ; datapath:dp|ir[10]          ; datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ram_block1a117~porta_we_reg       ; clk          ; clk         ; 1.000        ; 0.227      ; 10.768     ;
; -9.511 ; datapath:dp|ir[7]           ; datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ram_block1a127~porta_we_reg       ; clk          ; clk         ; 1.000        ; 0.187      ; 10.726     ;
+--------+-----------------------------+--------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'clk'                                                                                                                                                                                                                                                                                ;
+-------+---------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                               ; To Node                                                                                                                  ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.353 ; controller:con|state[1]                                                                                 ; controller:con|state[1]                                                                                                  ; clk          ; clk         ; 0.000        ; 0.067      ; 0.577      ;
; 0.353 ; controller:con|rf_master[1]                                                                             ; controller:con|rf_master[1]                                                                                              ; clk          ; clk         ; 0.000        ; 0.067      ; 0.577      ;
; 0.353 ; controller:con|rf_master[2]                                                                             ; controller:con|rf_master[2]                                                                                              ; clk          ; clk         ; 0.000        ; 0.067      ; 0.577      ;
; 0.353 ; controller:con|rf_master[0]                                                                             ; controller:con|rf_master[0]                                                                                              ; clk          ; clk         ; 0.000        ; 0.067      ; 0.577      ;
; 0.354 ; datapath:dp|z                                                                                           ; datapath:dp|z                                                                                                            ; clk          ; clk         ; 0.000        ; 0.066      ; 0.577      ;
; 0.354 ; datapath:dp|c                                                                                           ; datapath:dp|c                                                                                                            ; clk          ; clk         ; 0.000        ; 0.066      ; 0.577      ;
; 0.354 ; controller:con|state[2]                                                                                 ; controller:con|state[2]                                                                                                  ; clk          ; clk         ; 0.000        ; 0.066      ; 0.577      ;
; 0.516 ; controller:con|state[3]                                                                                 ; controller:con|upd_pc                                                                                                    ; clk          ; clk         ; 0.000        ; 0.066      ; 0.739      ;
; 0.551 ; controller:con|state[2]                                                                                 ; controller:con|upd_ir                                                                                                    ; clk          ; clk         ; 0.000        ; 0.066      ; 0.774      ;
; 0.570 ; datapath:dp|tr[15]                                                                                      ; datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|address_reg_b[2]                  ; clk          ; clk         ; 0.000        ; 0.067      ; 0.794      ;
; 0.607 ; datapath:dp|ir[8]                                                                                       ; datapath:dp|pc[4]                                                                                                        ; clk          ; clk         ; 0.000        ; 0.067      ; 0.831      ;
; 0.621 ; controller:con|state[3]                                                                                 ; controller:con|state[2]                                                                                                  ; clk          ; clk         ; 0.000        ; 0.066      ; 0.844      ;
; 0.637 ; controller:con|state[2]                                                                                 ; controller:con|state[3]                                                                                                  ; clk          ; clk         ; 0.000        ; 0.066      ; 0.860      ;
; 0.652 ; controller:con|state[3]                                                                                 ; controller:con|upd_ir                                                                                                    ; clk          ; clk         ; 0.000        ; 0.066      ; 0.875      ;
; 0.863 ; controller:con|state[1]                                                                                 ; controller:con|upd_z                                                                                                     ; clk          ; clk         ; 0.000        ; 0.067      ; 1.087      ;
; 0.890 ; controller:con|m_rac                                                                                    ; datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|address_reg_b[1]                  ; clk          ; clk         ; 0.000        ; 0.405      ; 1.452      ;
; 0.919 ; controller:con|alu_op                                                                                   ; datapath:dp|tr[9]                                                                                                        ; clk          ; clk         ; 0.000        ; 0.071      ; 1.147      ;
; 0.924 ; controller:con|alu_op                                                                                   ; datapath:dp|tr[5]                                                                                                        ; clk          ; clk         ; 0.000        ; 0.071      ; 1.152      ;
; 0.925 ; datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|address_reg_b[2] ; datapath:dp|ir[5]                                                                                                        ; clk          ; clk         ; 0.000        ; 0.067      ; 1.149      ;
; 0.930 ; datapath:dp|pc[10]                                                                                      ; datapath:dp|RF:rf_instance|regfile~78                                                                                    ; clk          ; clk         ; 0.000        ; 0.072      ; 1.159      ;
; 0.948 ; datapath:dp|ir[8]                                                                                       ; datapath:dp|pc[2]                                                                                                        ; clk          ; clk         ; 0.000        ; 0.067      ; 1.172      ;
; 0.955 ; controller:con|state[2]                                                                                 ; controller:con|rf_we                                                                                                     ; clk          ; clk         ; 0.000        ; 0.066      ; 1.178      ;
; 0.961 ; datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|address_reg_b[2] ; datapath:dp|ir[13]                                                                                                       ; clk          ; clk         ; 0.000        ; 0.073      ; 1.191      ;
; 0.964 ; datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|address_reg_b[2] ; datapath:dp|ir[2]                                                                                                        ; clk          ; clk         ; 0.000        ; 0.067      ; 1.188      ;
; 0.970 ; controller:con|state[0]                                                                                 ; controller:con|zc                                                                                                        ; clk          ; clk         ; 0.000        ; 0.073      ; 1.200      ;
; 0.983 ; controller:con|alu_op                                                                                   ; datapath:dp|tr[2]                                                                                                        ; clk          ; clk         ; 0.000        ; 0.075      ; 1.215      ;
; 0.984 ; controller:con|alu_op                                                                                   ; datapath:dp|tr[3]                                                                                                        ; clk          ; clk         ; 0.000        ; 0.075      ; 1.216      ;
; 0.987 ; controller:con|alu_op                                                                                   ; datapath:dp|tr[1]                                                                                                        ; clk          ; clk         ; 0.000        ; 0.075      ; 1.219      ;
; 1.000 ; datapath:dp|ir[7]                                                                                       ; datapath:dp|pc[11]                                                                                                       ; clk          ; clk         ; 0.000        ; 0.058      ; 1.215      ;
; 1.002 ; controller:con|state[1]                                                                                 ; controller:con|rf_wc[1]                                                                                                  ; clk          ; clk         ; 0.000        ; 0.067      ; 1.226      ;
; 1.005 ; datapath:dp|tr[7]                                                                                       ; datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ram_block1a112~portb_address_reg0 ; clk          ; clk         ; 0.000        ; 0.383      ; 1.575      ;
; 1.007 ; datapath:dp|pc[14]                                                                                      ; datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|address_reg_b[1]                  ; clk          ; clk         ; 0.000        ; 0.059      ; 1.223      ;
; 1.011 ; controller:con|state[3]                                                                                 ; controller:con|state[3]                                                                                                  ; clk          ; clk         ; 0.000        ; 0.066      ; 1.234      ;
; 1.014 ; datapath:dp|tr[14]                                                                                      ; datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|address_reg_b[1]                  ; clk          ; clk         ; 0.000        ; 0.076      ; 1.247      ;
; 1.015 ; controller:con|state[0]                                                                                 ; controller:con|start                                                                                                     ; clk          ; clk         ; 0.000        ; 0.073      ; 1.245      ;
; 1.032 ; datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|address_reg_b[2] ; datapath:dp|ir[14]                                                                                                       ; clk          ; clk         ; 0.000        ; 0.067      ; 1.256      ;
; 1.032 ; controller:con|state[0]                                                                                 ; controller:con|m_rac                                                                                                     ; clk          ; clk         ; 0.000        ; 0.073      ; 1.262      ;
; 1.037 ; datapath:dp|ir[7]                                                                                       ; datapath:dp|RF:rf_instance|regfile~66                                                                                    ; clk          ; clk         ; 0.000        ; 0.432      ; 1.626      ;
; 1.038 ; datapath:dp|pc[7]                                                                                       ; datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ram_block1a112~portb_address_reg0 ; clk          ; clk         ; 0.000        ; 0.372      ; 1.597      ;
; 1.044 ; datapath:dp|RF:rf_instance|regfile~144                                                                  ; datapath:dp|pc[12]                                                                                                       ; clk          ; clk         ; 0.000        ; 0.067      ; 1.268      ;
; 1.047 ; controller:con|state[3]                                                                                 ; controller:con|rf_we                                                                                                     ; clk          ; clk         ; 0.000        ; 0.066      ; 1.270      ;
; 1.064 ; controller:con|state[0]                                                                                 ; controller:con|state[1]                                                                                                  ; clk          ; clk         ; 0.000        ; 0.073      ; 1.294      ;
; 1.074 ; datapath:dp|ir[3]                                                                                       ; datapath:dp|RF:rf_instance|regfile~78                                                                                    ; clk          ; clk         ; 0.000        ; 0.091      ; 1.322      ;
; 1.080 ; controller:con|state[2]                                                                                 ; controller:con|upd_pc                                                                                                    ; clk          ; clk         ; 0.000        ; 0.066      ; 1.303      ;
; 1.086 ; datapath:dp|RF:rf_instance|regfile~47                                                                   ; datapath:dp|pc[11]                                                                                                       ; clk          ; clk         ; 0.000        ; 0.058      ; 1.301      ;
; 1.092 ; controller:con|state[2]                                                                                 ; controller:con|state[1]                                                                                                  ; clk          ; clk         ; 0.000        ; 0.072      ; 1.321      ;
; 1.100 ; controller:con|state[1]                                                                                 ; controller:con|upd_ir                                                                                                    ; clk          ; clk         ; 0.000        ; 0.061      ; 1.318      ;
; 1.107 ; controller:con|state[3]                                                                                 ; controller:con|start                                                                                                     ; clk          ; clk         ; 0.000        ; 0.072      ; 1.336      ;
; 1.110 ; controller:con|state[3]                                                                                 ; controller:con|m_rac                                                                                                     ; clk          ; clk         ; 0.000        ; 0.072      ; 1.339      ;
; 1.122 ; controller:con|trc                                                                                      ; datapath:dp|tr[0]                                                                                                        ; clk          ; clk         ; 0.000        ; 0.065      ; 1.344      ;
; 1.122 ; controller:con|trc                                                                                      ; datapath:dp|tr[5]                                                                                                        ; clk          ; clk         ; 0.000        ; 0.065      ; 1.344      ;
; 1.122 ; controller:con|trc                                                                                      ; datapath:dp|tr[9]                                                                                                        ; clk          ; clk         ; 0.000        ; 0.065      ; 1.344      ;
; 1.124 ; controller:con|m_rac                                                                                    ; datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ram_block1a3~portb_address_reg0   ; clk          ; clk         ; 0.000        ; 0.397      ; 1.708      ;
; 1.128 ; controller:con|alu_op                                                                                   ; datapath:dp|tr[7]                                                                                                        ; clk          ; clk         ; 0.000        ; 0.074      ; 1.359      ;
; 1.145 ; controller:con|state[0]                                                                                 ; controller:con|upd_ir                                                                                                    ; clk          ; clk         ; 0.000        ; 0.067      ; 1.369      ;
; 1.148 ; controller:con|alu_op                                                                                   ; datapath:dp|tr[14]                                                                                                       ; clk          ; clk         ; 0.000        ; 0.414      ; 1.719      ;
; 1.157 ; datapath:dp|ir[7]                                                                                       ; datapath:dp|pc[10]                                                                                                       ; clk          ; clk         ; 0.000        ; 0.058      ; 1.372      ;
; 1.170 ; datapath:dp|ir[6]                                                                                       ; datapath:dp|pc[11]                                                                                                       ; clk          ; clk         ; 0.000        ; 0.058      ; 1.385      ;
; 1.187 ; datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|address_reg_b[2] ; datapath:dp|ir[11]                                                                                                       ; clk          ; clk         ; 0.000        ; 0.077      ; 1.421      ;
; 1.187 ; datapath:dp|pc[1]                                                                                       ; datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ram_block1a3~portb_address_reg0   ; clk          ; clk         ; 0.000        ; 0.382      ; 1.756      ;
; 1.189 ; datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|address_reg_b[2] ; datapath:dp|ir[10]                                                                                                       ; clk          ; clk         ; 0.000        ; 0.077      ; 1.423      ;
; 1.195 ; datapath:dp|pc[2]                                                                                       ; datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ram_block1a3~portb_address_reg0   ; clk          ; clk         ; 0.000        ; 0.382      ; 1.764      ;
; 1.197 ; datapath:dp|pc[15]                                                                                      ; datapath:dp|RF:rf_instance|regfile~83                                                                                    ; clk          ; clk         ; 0.000        ; 0.074      ; 1.428      ;
; 1.199 ; datapath:dp|ir[8]                                                                                       ; datapath:dp|pc[12]                                                                                                       ; clk          ; clk         ; 0.000        ; 0.086      ; 1.442      ;
; 1.200 ; datapath:dp|ir[8]                                                                                       ; datapath:dp|pc[11]                                                                                                       ; clk          ; clk         ; 0.000        ; 0.086      ; 1.443      ;
; 1.208 ; controller:con|state[3]                                                                                 ; controller:con|alu_ac[0]                                                                                                 ; clk          ; clk         ; 0.000        ; 0.072      ; 1.437      ;
; 1.208 ; datapath:dp|ir[5]                                                                                       ; datapath:dp|RF:rf_instance|regfile~80                                                                                    ; clk          ; clk         ; 0.000        ; 0.074      ; 1.439      ;
; 1.212 ; datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|address_reg_b[0] ; datapath:dp|ir[5]                                                                                                        ; clk          ; clk         ; 0.000        ; 0.067      ; 1.436      ;
; 1.222 ; datapath:dp|tr[7]                                                                                       ; datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ram_block1a35~portb_address_reg0  ; clk          ; clk         ; 0.000        ; 0.394      ; 1.803      ;
; 1.224 ; datapath:dp|tr[7]                                                                                       ; datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ram_block1a68~portb_address_reg0  ; clk          ; clk         ; 0.000        ; 0.393      ; 1.804      ;
; 1.227 ; datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|address_reg_b[2] ; datapath:dp|ir[9]                                                                                                        ; clk          ; clk         ; 0.000        ; 0.077      ; 1.461      ;
; 1.228 ; datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|address_reg_b[1] ; datapath:dp|ir[14]                                                                                                       ; clk          ; clk         ; 0.000        ; -0.263     ; 1.122      ;
; 1.232 ; datapath:dp|ir[8]                                                                                       ; datapath:dp|pc[10]                                                                                                       ; clk          ; clk         ; 0.000        ; 0.086      ; 1.475      ;
; 1.234 ; controller:con|alu_op                                                                                   ; datapath:dp|tr[11]                                                                                                       ; clk          ; clk         ; 0.000        ; 0.425      ; 1.816      ;
; 1.235 ; controller:con|alu_op                                                                                   ; datapath:dp|tr[4]                                                                                                        ; clk          ; clk         ; 0.000        ; 0.082      ; 1.474      ;
; 1.235 ; controller:con|alu_op                                                                                   ; datapath:dp|tr[6]                                                                                                        ; clk          ; clk         ; 0.000        ; 0.082      ; 1.474      ;
; 1.236 ; controller:con|upd_c                                                                                    ; datapath:dp|c                                                                                                            ; clk          ; clk         ; 0.000        ; 0.080      ; 1.473      ;
; 1.236 ; datapath:dp|ir[14]                                                                                      ; controller:con|trc                                                                                                       ; clk          ; clk         ; 0.000        ; 0.073      ; 1.466      ;
; 1.238 ; datapath:dp|ir[8]                                                                                       ; datapath:dp|pc[13]                                                                                                       ; clk          ; clk         ; 0.000        ; 0.086      ; 1.481      ;
; 1.241 ; controller:con|trc                                                                                      ; datapath:dp|tr[11]                                                                                                       ; clk          ; clk         ; 0.000        ; 0.419      ; 1.817      ;
; 1.242 ; datapath:dp|ir[8]                                                                                       ; datapath:dp|pc[6]                                                                                                        ; clk          ; clk         ; 0.000        ; 0.065      ; 1.464      ;
; 1.244 ; datapath:dp|ir[8]                                                                                       ; datapath:dp|pc[5]                                                                                                        ; clk          ; clk         ; 0.000        ; 0.086      ; 1.487      ;
; 1.246 ; datapath:dp|ir[8]                                                                                       ; datapath:dp|pc[15]                                                                                                       ; clk          ; clk         ; 0.000        ; 0.086      ; 1.489      ;
; 1.250 ; controller:con|state[2]                                                                                 ; controller:con|alu_bc[1]                                                                                                 ; clk          ; clk         ; 0.000        ; 0.080      ; 1.487      ;
; 1.255 ; datapath:dp|tr[7]                                                                                       ; datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ram_block1a3~portb_address_reg0   ; clk          ; clk         ; 0.000        ; 0.394      ; 1.836      ;
; 1.255 ; datapath:dp|pc[7]                                                                                       ; datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ram_block1a35~portb_address_reg0  ; clk          ; clk         ; 0.000        ; 0.383      ; 1.825      ;
; 1.257 ; datapath:dp|pc[7]                                                                                       ; datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ram_block1a68~portb_address_reg0  ; clk          ; clk         ; 0.000        ; 0.382      ; 1.826      ;
; 1.264 ; controller:con|alu_op                                                                                   ; datapath:dp|tr[0]                                                                                                        ; clk          ; clk         ; 0.000        ; 0.071      ; 1.492      ;
; 1.266 ; controller:con|state[1]                                                                                 ; controller:con|trc                                                                                                       ; clk          ; clk         ; 0.000        ; 0.067      ; 1.490      ;
; 1.268 ; controller:con|state[0]                                                                                 ; controller:con|alu_ac[1]                                                                                                 ; clk          ; clk         ; 0.000        ; 0.073      ; 1.498      ;
; 1.269 ; controller:con|m_rac                                                                                    ; datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ram_block1a11~portb_address_reg0  ; clk          ; clk         ; 0.000        ; 0.381      ; 1.837      ;
; 1.273 ; datapath:dp|ir[8]                                                                                       ; datapath:dp|pc[14]                                                                                                       ; clk          ; clk         ; 0.000        ; 0.450      ; 1.880      ;
; 1.286 ; datapath:dp|pc[15]                                                                                      ; datapath:dp|RF:rf_instance|regfile~67                                                                                    ; clk          ; clk         ; 0.000        ; 0.441      ; 1.884      ;
; 1.288 ; datapath:dp|pc[7]                                                                                       ; datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ram_block1a3~portb_address_reg0   ; clk          ; clk         ; 0.000        ; 0.383      ; 1.858      ;
; 1.299 ; datapath:dp|RF:rf_instance|regfile~146                                                                  ; datapath:dp|pc[14]                                                                                                       ; clk          ; clk         ; 0.000        ; 0.088      ; 1.544      ;
; 1.300 ; datapath:dp|RF:rf_instance|regfile~114                                                                  ; datapath:dp|pc[14]                                                                                                       ; clk          ; clk         ; 0.000        ; 0.060      ; 1.517      ;
; 1.323 ; controller:con|state[1]                                                                                 ; controller:con|start                                                                                                     ; clk          ; clk         ; 0.000        ; 0.067      ; 1.547      ;
; 1.323 ; controller:con|state[1]                                                                                 ; controller:con|m_rac                                                                                                     ; clk          ; clk         ; 0.000        ; 0.067      ; 1.547      ;
; 1.323 ; controller:con|state[1]                                                                                 ; controller:con|alu_ac[0]                                                                                                 ; clk          ; clk         ; 0.000        ; 0.067      ; 1.547      ;
; 1.323 ; controller:con|state[1]                                                                                 ; controller:con|zc                                                                                                        ; clk          ; clk         ; 0.000        ; 0.067      ; 1.547      ;
+-------+---------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


-----------------------------------------------
; Slow 1200mV 85C Model Metastability Summary ;
-----------------------------------------------
No synchronizer chains to report.


+--------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                ;
+------------+-----------------+------------+------+
; Fmax       ; Restricted Fmax ; Clock Name ; Note ;
+------------+-----------------+------------+------+
; 102.36 MHz ; 102.36 MHz      ; clk        ;      ;
+------------+-----------------+------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+------------------------------------+
; Slow 1200mV 0C Model Setup Summary ;
+-------+--------+-------------------+
; Clock ; Slack  ; End Point TNS     ;
+-------+--------+-------------------+
; clk   ; -8.769 ; -4578.359         ;
+-------+--------+-------------------+


+-----------------------------------+
; Slow 1200mV 0C Model Hold Summary ;
+-------+-------+-------------------+
; Clock ; Slack ; End Point TNS     ;
+-------+-------+-------------------+
; clk   ; 0.307 ; 0.000             ;
+-------+-------+-------------------+


-----------------------------------------
; Slow 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Slow 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+--------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary ;
+-------+--------+---------------------------------+
; Clock ; Slack  ; End Point TNS                   ;
+-------+--------+---------------------------------+
; clk   ; -3.000 ; -1327.088                       ;
+-------+--------+---------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'clk'                                                                                                                                                                                               ;
+--------+-----------------------------+--------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                   ; To Node                                                                                                            ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------+--------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -8.769 ; datapath:dp|ir[10]          ; datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ram_block1a127~porta_we_reg ; clk          ; clk         ; 1.000        ; 0.161      ; 9.950      ;
; -8.763 ; datapath:dp|ir[9]           ; datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ram_block1a127~porta_we_reg ; clk          ; clk         ; 1.000        ; 0.161      ; 9.944      ;
; -8.736 ; datapath:dp|ir[10]          ; datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ram_block1a92~porta_we_reg  ; clk          ; clk         ; 1.000        ; 0.165      ; 9.921      ;
; -8.730 ; datapath:dp|ir[9]           ; datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ram_block1a92~porta_we_reg  ; clk          ; clk         ; 1.000        ; 0.165      ; 9.915      ;
; -8.717 ; datapath:dp|ir[10]          ; datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ram_block1a60~porta_we_reg  ; clk          ; clk         ; 1.000        ; 0.187      ; 9.924      ;
; -8.711 ; datapath:dp|ir[9]           ; datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ram_block1a60~porta_we_reg  ; clk          ; clk         ; 1.000        ; 0.187      ; 9.918      ;
; -8.690 ; datapath:dp|ir[10]          ; datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ram_block1a8~porta_we_reg   ; clk          ; clk         ; 1.000        ; 0.164      ; 9.874      ;
; -8.684 ; datapath:dp|ir[9]           ; datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ram_block1a8~porta_we_reg   ; clk          ; clk         ; 1.000        ; 0.164      ; 9.868      ;
; -8.682 ; datapath:dp|ir[10]          ; datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ram_block1a109~porta_we_reg ; clk          ; clk         ; 1.000        ; 0.165      ; 9.867      ;
; -8.676 ; datapath:dp|ir[9]           ; datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ram_block1a109~porta_we_reg ; clk          ; clk         ; 1.000        ; 0.165      ; 9.861      ;
; -8.666 ; datapath:dp|ir[10]          ; datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ram_block1a125~porta_we_reg ; clk          ; clk         ; 1.000        ; 0.169      ; 9.855      ;
; -8.660 ; datapath:dp|ir[9]           ; datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ram_block1a125~porta_we_reg ; clk          ; clk         ; 1.000        ; 0.169      ; 9.849      ;
; -8.633 ; datapath:dp|ir[10]          ; datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ram_block1a4~porta_we_reg   ; clk          ; clk         ; 1.000        ; 0.175      ; 9.828      ;
; -8.629 ; controller:con|rf_master[1] ; datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ram_block1a127~porta_we_reg ; clk          ; clk         ; 1.000        ; 0.161      ; 9.810      ;
; -8.627 ; datapath:dp|ir[9]           ; datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ram_block1a4~porta_we_reg   ; clk          ; clk         ; 1.000        ; 0.175      ; 9.822      ;
; -8.627 ; datapath:dp|ir[10]          ; datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ram_block1a42~porta_we_reg  ; clk          ; clk         ; 1.000        ; 0.188      ; 9.835      ;
; -8.621 ; datapath:dp|ir[9]           ; datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ram_block1a42~porta_we_reg  ; clk          ; clk         ; 1.000        ; 0.188      ; 9.829      ;
; -8.617 ; datapath:dp|ir[10]          ; datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ram_block1a9~porta_we_reg   ; clk          ; clk         ; 1.000        ; 0.203      ; 9.840      ;
; -8.611 ; datapath:dp|ir[9]           ; datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ram_block1a9~porta_we_reg   ; clk          ; clk         ; 1.000        ; 0.203      ; 9.834      ;
; -8.611 ; datapath:dp|ir[10]          ; datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ram_block1a16~porta_we_reg  ; clk          ; clk         ; 1.000        ; 0.154      ; 9.785      ;
; -8.609 ; datapath:dp|ir[10]          ; datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ram_block1a30~porta_we_reg  ; clk          ; clk         ; 1.000        ; 0.150      ; 9.779      ;
; -8.605 ; datapath:dp|ir[9]           ; datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ram_block1a16~porta_we_reg  ; clk          ; clk         ; 1.000        ; 0.154      ; 9.779      ;
; -8.603 ; datapath:dp|ir[9]           ; datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ram_block1a30~porta_we_reg  ; clk          ; clk         ; 1.000        ; 0.150      ; 9.773      ;
; -8.603 ; datapath:dp|ir[10]          ; datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ram_block1a86~porta_we_reg  ; clk          ; clk         ; 1.000        ; 0.146      ; 9.769      ;
; -8.599 ; datapath:dp|ir[10]          ; datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ram_block1a63~porta_we_reg  ; clk          ; clk         ; 1.000        ; 0.199      ; 9.818      ;
; -8.597 ; datapath:dp|ir[9]           ; datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ram_block1a86~porta_we_reg  ; clk          ; clk         ; 1.000        ; 0.146      ; 9.763      ;
; -8.596 ; controller:con|rf_master[1] ; datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ram_block1a92~porta_we_reg  ; clk          ; clk         ; 1.000        ; 0.165      ; 9.781      ;
; -8.596 ; datapath:dp|ir[10]          ; datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ram_block1a58~porta_we_reg  ; clk          ; clk         ; 1.000        ; 0.202      ; 9.818      ;
; -8.593 ; datapath:dp|ir[9]           ; datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ram_block1a63~porta_we_reg  ; clk          ; clk         ; 1.000        ; 0.199      ; 9.812      ;
; -8.590 ; datapath:dp|ir[9]           ; datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ram_block1a58~porta_we_reg  ; clk          ; clk         ; 1.000        ; 0.202      ; 9.812      ;
; -8.589 ; datapath:dp|ir[10]          ; datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ram_block1a102~porta_we_reg ; clk          ; clk         ; 1.000        ; 0.187      ; 9.796      ;
; -8.587 ; datapath:dp|ir[10]          ; datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ram_block1a123~porta_we_reg ; clk          ; clk         ; 1.000        ; 0.177      ; 9.784      ;
; -8.584 ; datapath:dp|ir[10]          ; datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ram_block1a75~porta_we_reg  ; clk          ; clk         ; 1.000        ; 0.179      ; 9.783      ;
; -8.583 ; datapath:dp|ir[9]           ; datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ram_block1a102~porta_we_reg ; clk          ; clk         ; 1.000        ; 0.187      ; 9.790      ;
; -8.581 ; datapath:dp|ir[9]           ; datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ram_block1a123~porta_we_reg ; clk          ; clk         ; 1.000        ; 0.177      ; 9.778      ;
; -8.578 ; datapath:dp|ir[9]           ; datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ram_block1a75~porta_we_reg  ; clk          ; clk         ; 1.000        ; 0.179      ; 9.777      ;
; -8.577 ; controller:con|rf_master[1] ; datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ram_block1a60~porta_we_reg  ; clk          ; clk         ; 1.000        ; 0.187      ; 9.784      ;
; -8.573 ; datapath:dp|ir[10]          ; datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ram_block1a37~porta_we_reg  ; clk          ; clk         ; 1.000        ; 0.187      ; 9.780      ;
; -8.567 ; datapath:dp|ir[9]           ; datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ram_block1a37~porta_we_reg  ; clk          ; clk         ; 1.000        ; 0.187      ; 9.774      ;
; -8.552 ; datapath:dp|ir[10]          ; datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ram_block1a89~porta_we_reg  ; clk          ; clk         ; 1.000        ; 0.188      ; 9.760      ;
; -8.550 ; controller:con|rf_master[1] ; datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ram_block1a8~porta_we_reg   ; clk          ; clk         ; 1.000        ; 0.164      ; 9.734      ;
; -8.550 ; datapath:dp|ir[10]          ; datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ram_block1a91~porta_we_reg  ; clk          ; clk         ; 1.000        ; 0.169      ; 9.739      ;
; -8.546 ; datapath:dp|ir[9]           ; datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ram_block1a89~porta_we_reg  ; clk          ; clk         ; 1.000        ; 0.188      ; 9.754      ;
; -8.546 ; datapath:dp|ir[10]          ; datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ram_block1a41~porta_we_reg  ; clk          ; clk         ; 1.000        ; 0.192      ; 9.758      ;
; -8.544 ; datapath:dp|ir[9]           ; datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ram_block1a91~porta_we_reg  ; clk          ; clk         ; 1.000        ; 0.169      ; 9.733      ;
; -8.542 ; controller:con|rf_master[1] ; datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ram_block1a109~porta_we_reg ; clk          ; clk         ; 1.000        ; 0.165      ; 9.727      ;
; -8.540 ; datapath:dp|ir[9]           ; datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ram_block1a41~porta_we_reg  ; clk          ; clk         ; 1.000        ; 0.192      ; 9.752      ;
; -8.538 ; datapath:dp|ir[10]          ; datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ram_block1a94~porta_we_reg  ; clk          ; clk         ; 1.000        ; 0.167      ; 9.725      ;
; -8.537 ; datapath:dp|ir[10]          ; datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ram_block1a116~porta_we_reg ; clk          ; clk         ; 1.000        ; 0.173      ; 9.730      ;
; -8.533 ; datapath:dp|ir[10]          ; datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ram_block1a20~porta_we_reg  ; clk          ; clk         ; 1.000        ; 0.175      ; 9.728      ;
; -8.533 ; datapath:dp|ir[10]          ; datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ram_block1a85~porta_we_reg  ; clk          ; clk         ; 1.000        ; 0.176      ; 9.729      ;
; -8.532 ; datapath:dp|ir[9]           ; datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ram_block1a94~porta_we_reg  ; clk          ; clk         ; 1.000        ; 0.167      ; 9.719      ;
; -8.531 ; datapath:dp|ir[9]           ; datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ram_block1a116~porta_we_reg ; clk          ; clk         ; 1.000        ; 0.173      ; 9.724      ;
; -8.530 ; datapath:dp|ir[10]          ; datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ram_block1a124~porta_we_reg ; clk          ; clk         ; 1.000        ; 0.185      ; 9.735      ;
; -8.527 ; datapath:dp|ir[9]           ; datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ram_block1a20~porta_we_reg  ; clk          ; clk         ; 1.000        ; 0.175      ; 9.722      ;
; -8.527 ; datapath:dp|ir[9]           ; datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ram_block1a85~porta_we_reg  ; clk          ; clk         ; 1.000        ; 0.176      ; 9.723      ;
; -8.527 ; datapath:dp|ir[10]          ; datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ram_block1a82~porta_we_reg  ; clk          ; clk         ; 1.000        ; 0.169      ; 9.716      ;
; -8.526 ; controller:con|rf_master[1] ; datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ram_block1a125~porta_we_reg ; clk          ; clk         ; 1.000        ; 0.169      ; 9.715      ;
; -8.526 ; datapath:dp|ir[10]          ; datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ram_block1a5~porta_we_reg   ; clk          ; clk         ; 1.000        ; 0.210      ; 9.756      ;
; -8.524 ; datapath:dp|ir[9]           ; datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ram_block1a124~porta_we_reg ; clk          ; clk         ; 1.000        ; 0.185      ; 9.729      ;
; -8.524 ; datapath:dp|ir[10]          ; datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ram_block1a38~porta_we_reg  ; clk          ; clk         ; 1.000        ; 0.194      ; 9.738      ;
; -8.521 ; datapath:dp|ir[9]           ; datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ram_block1a82~porta_we_reg  ; clk          ; clk         ; 1.000        ; 0.169      ; 9.710      ;
; -8.520 ; datapath:dp|ir[9]           ; datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ram_block1a5~porta_we_reg   ; clk          ; clk         ; 1.000        ; 0.210      ; 9.750      ;
; -8.519 ; datapath:dp|ir[10]          ; datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ram_block1a119~porta_we_reg ; clk          ; clk         ; 1.000        ; 0.187      ; 9.726      ;
; -8.518 ; datapath:dp|ir[9]           ; datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ram_block1a38~porta_we_reg  ; clk          ; clk         ; 1.000        ; 0.194      ; 9.732      ;
; -8.513 ; datapath:dp|ir[7]           ; datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ram_block1a127~porta_we_reg ; clk          ; clk         ; 1.000        ; 0.160      ; 9.693      ;
; -8.513 ; datapath:dp|ir[9]           ; datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ram_block1a119~porta_we_reg ; clk          ; clk         ; 1.000        ; 0.187      ; 9.720      ;
; -8.511 ; controller:con|m_we         ; datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ram_block1a127~porta_we_reg ; clk          ; clk         ; 1.000        ; 0.161      ; 9.692      ;
; -8.511 ; datapath:dp|ir[10]          ; datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ram_block1a81~porta_we_reg  ; clk          ; clk         ; 1.000        ; 0.164      ; 9.695      ;
; -8.509 ; datapath:dp|ir[10]          ; datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ram_block1a53~porta_we_reg  ; clk          ; clk         ; 1.000        ; 0.185      ; 9.714      ;
; -8.505 ; datapath:dp|ir[9]           ; datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ram_block1a81~porta_we_reg  ; clk          ; clk         ; 1.000        ; 0.164      ; 9.689      ;
; -8.505 ; datapath:dp|ir[10]          ; datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ram_block1a114~porta_we_reg ; clk          ; clk         ; 1.000        ; 0.182      ; 9.707      ;
; -8.503 ; datapath:dp|ir[9]           ; datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ram_block1a53~porta_we_reg  ; clk          ; clk         ; 1.000        ; 0.185      ; 9.708      ;
; -8.502 ; datapath:dp|ir[10]          ; datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ram_block1a48~porta_we_reg  ; clk          ; clk         ; 1.000        ; 0.162      ; 9.684      ;
; -8.501 ; datapath:dp|ir[10]          ; datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ram_block1a104~porta_we_reg ; clk          ; clk         ; 1.000        ; 0.184      ; 9.705      ;
; -8.500 ; datapath:dp|ir[10]          ; datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ram_block1a31~porta_we_reg  ; clk          ; clk         ; 1.000        ; 0.158      ; 9.678      ;
; -8.499 ; controller:con|rf_master[0] ; datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ram_block1a127~porta_we_reg ; clk          ; clk         ; 1.000        ; 0.161      ; 9.680      ;
; -8.499 ; datapath:dp|ir[9]           ; datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ram_block1a114~porta_we_reg ; clk          ; clk         ; 1.000        ; 0.182      ; 9.701      ;
; -8.499 ; datapath:dp|ir[10]          ; datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ram_block1a106~porta_we_reg ; clk          ; clk         ; 1.000        ; 0.180      ; 9.699      ;
; -8.496 ; datapath:dp|ir[9]           ; datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ram_block1a48~porta_we_reg  ; clk          ; clk         ; 1.000        ; 0.162      ; 9.678      ;
; -8.495 ; datapath:dp|ir[9]           ; datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ram_block1a104~porta_we_reg ; clk          ; clk         ; 1.000        ; 0.184      ; 9.699      ;
; -8.494 ; datapath:dp|ir[9]           ; datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ram_block1a31~porta_we_reg  ; clk          ; clk         ; 1.000        ; 0.158      ; 9.672      ;
; -8.493 ; controller:con|rf_master[1] ; datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ram_block1a4~porta_we_reg   ; clk          ; clk         ; 1.000        ; 0.175      ; 9.688      ;
; -8.493 ; datapath:dp|ir[9]           ; datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ram_block1a106~porta_we_reg ; clk          ; clk         ; 1.000        ; 0.180      ; 9.693      ;
; -8.493 ; datapath:dp|ir[10]          ; datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ram_block1a120~porta_we_reg ; clk          ; clk         ; 1.000        ; 0.183      ; 9.696      ;
; -8.492 ; datapath:dp|ir[10]          ; datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ram_block1a45~porta_we_reg  ; clk          ; clk         ; 1.000        ; 0.174      ; 9.686      ;
; -8.489 ; datapath:dp|ir[10]          ; datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ram_block1a59~porta_we_reg  ; clk          ; clk         ; 1.000        ; 0.175      ; 9.684      ;
; -8.488 ; datapath:dp|ir[7]           ; datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ram_block1a92~porta_we_reg  ; clk          ; clk         ; 1.000        ; 0.164      ; 9.672      ;
; -8.487 ; controller:con|rf_master[1] ; datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ram_block1a42~porta_we_reg  ; clk          ; clk         ; 1.000        ; 0.188      ; 9.695      ;
; -8.487 ; datapath:dp|ir[9]           ; datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ram_block1a120~porta_we_reg ; clk          ; clk         ; 1.000        ; 0.183      ; 9.690      ;
; -8.486 ; datapath:dp|ir[9]           ; datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ram_block1a45~porta_we_reg  ; clk          ; clk         ; 1.000        ; 0.174      ; 9.680      ;
; -8.483 ; datapath:dp|ir[9]           ; datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ram_block1a59~porta_we_reg  ; clk          ; clk         ; 1.000        ; 0.175      ; 9.678      ;
; -8.483 ; datapath:dp|ir[10]          ; datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ram_block1a23~porta_we_reg  ; clk          ; clk         ; 1.000        ; 0.166      ; 9.669      ;
; -8.479 ; datapath:dp|ir[10]          ; datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ram_block1a19~porta_we_reg  ; clk          ; clk         ; 1.000        ; 0.181      ; 9.680      ;
; -8.478 ; controller:con|m_we         ; datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ram_block1a92~porta_we_reg  ; clk          ; clk         ; 1.000        ; 0.165      ; 9.663      ;
; -8.477 ; controller:con|rf_master[1] ; datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ram_block1a9~porta_we_reg   ; clk          ; clk         ; 1.000        ; 0.203      ; 9.700      ;
; -8.477 ; datapath:dp|ir[9]           ; datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ram_block1a23~porta_we_reg  ; clk          ; clk         ; 1.000        ; 0.166      ; 9.663      ;
; -8.477 ; datapath:dp|ir[10]          ; datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ram_block1a52~porta_we_reg  ; clk          ; clk         ; 1.000        ; 0.158      ; 9.655      ;
; -8.475 ; datapath:dp|ir[10]          ; datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ram_block1a80~porta_we_reg  ; clk          ; clk         ; 1.000        ; 0.179      ; 9.674      ;
; -8.473 ; datapath:dp|ir[9]           ; datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ram_block1a19~porta_we_reg  ; clk          ; clk         ; 1.000        ; 0.181      ; 9.674      ;
+--------+-----------------------------+--------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'clk'                                                                                                                                                                                                                                                                                 ;
+-------+---------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                               ; To Node                                                                                                                  ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.307 ; controller:con|state[1]                                                                                 ; controller:con|state[1]                                                                                                  ; clk          ; clk         ; 0.000        ; 0.060      ; 0.511      ;
; 0.307 ; controller:con|rf_master[1]                                                                             ; controller:con|rf_master[1]                                                                                              ; clk          ; clk         ; 0.000        ; 0.060      ; 0.511      ;
; 0.307 ; controller:con|rf_master[2]                                                                             ; controller:con|rf_master[2]                                                                                              ; clk          ; clk         ; 0.000        ; 0.060      ; 0.511      ;
; 0.307 ; controller:con|rf_master[0]                                                                             ; controller:con|rf_master[0]                                                                                              ; clk          ; clk         ; 0.000        ; 0.060      ; 0.511      ;
; 0.308 ; datapath:dp|z                                                                                           ; datapath:dp|z                                                                                                            ; clk          ; clk         ; 0.000        ; 0.059      ; 0.511      ;
; 0.308 ; datapath:dp|c                                                                                           ; datapath:dp|c                                                                                                            ; clk          ; clk         ; 0.000        ; 0.059      ; 0.511      ;
; 0.308 ; controller:con|state[2]                                                                                 ; controller:con|state[2]                                                                                                  ; clk          ; clk         ; 0.000        ; 0.059      ; 0.511      ;
; 0.459 ; controller:con|state[3]                                                                                 ; controller:con|upd_pc                                                                                                    ; clk          ; clk         ; 0.000        ; 0.059      ; 0.662      ;
; 0.497 ; controller:con|state[2]                                                                                 ; controller:con|upd_ir                                                                                                    ; clk          ; clk         ; 0.000        ; 0.059      ; 0.700      ;
; 0.513 ; datapath:dp|tr[15]                                                                                      ; datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|address_reg_b[2]                  ; clk          ; clk         ; 0.000        ; 0.059      ; 0.716      ;
; 0.544 ; datapath:dp|ir[8]                                                                                       ; datapath:dp|pc[4]                                                                                                        ; clk          ; clk         ; 0.000        ; 0.060      ; 0.748      ;
; 0.556 ; controller:con|state[3]                                                                                 ; controller:con|state[2]                                                                                                  ; clk          ; clk         ; 0.000        ; 0.059      ; 0.759      ;
; 0.567 ; controller:con|state[2]                                                                                 ; controller:con|state[3]                                                                                                  ; clk          ; clk         ; 0.000        ; 0.059      ; 0.770      ;
; 0.584 ; controller:con|state[3]                                                                                 ; controller:con|upd_ir                                                                                                    ; clk          ; clk         ; 0.000        ; 0.059      ; 0.787      ;
; 0.781 ; controller:con|state[1]                                                                                 ; controller:con|upd_z                                                                                                     ; clk          ; clk         ; 0.000        ; 0.060      ; 0.985      ;
; 0.819 ; controller:con|m_rac                                                                                    ; datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|address_reg_b[1]                  ; clk          ; clk         ; 0.000        ; 0.366      ; 1.329      ;
; 0.832 ; datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|address_reg_b[2] ; datapath:dp|ir[5]                                                                                                        ; clk          ; clk         ; 0.000        ; 0.059      ; 1.035      ;
; 0.841 ; controller:con|alu_op                                                                                   ; datapath:dp|tr[9]                                                                                                        ; clk          ; clk         ; 0.000        ; 0.064      ; 1.049      ;
; 0.845 ; controller:con|alu_op                                                                                   ; datapath:dp|tr[5]                                                                                                        ; clk          ; clk         ; 0.000        ; 0.064      ; 1.053      ;
; 0.852 ; datapath:dp|pc[10]                                                                                      ; datapath:dp|RF:rf_instance|regfile~78                                                                                    ; clk          ; clk         ; 0.000        ; 0.065      ; 1.061      ;
; 0.862 ; datapath:dp|ir[8]                                                                                       ; datapath:dp|pc[2]                                                                                                        ; clk          ; clk         ; 0.000        ; 0.060      ; 1.066      ;
; 0.866 ; datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|address_reg_b[2] ; datapath:dp|ir[2]                                                                                                        ; clk          ; clk         ; 0.000        ; 0.059      ; 1.069      ;
; 0.870 ; controller:con|state[2]                                                                                 ; controller:con|rf_we                                                                                                     ; clk          ; clk         ; 0.000        ; 0.059      ; 1.073      ;
; 0.876 ; datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|address_reg_b[2] ; datapath:dp|ir[13]                                                                                                       ; clk          ; clk         ; 0.000        ; 0.066      ; 1.086      ;
; 0.891 ; datapath:dp|ir[7]                                                                                       ; datapath:dp|pc[11]                                                                                                       ; clk          ; clk         ; 0.000        ; 0.051      ; 1.086      ;
; 0.891 ; controller:con|state[0]                                                                                 ; controller:con|zc                                                                                                        ; clk          ; clk         ; 0.000        ; 0.066      ; 1.101      ;
; 0.894 ; controller:con|alu_op                                                                                   ; datapath:dp|tr[3]                                                                                                        ; clk          ; clk         ; 0.000        ; 0.065      ; 1.103      ;
; 0.896 ; controller:con|alu_op                                                                                   ; datapath:dp|tr[2]                                                                                                        ; clk          ; clk         ; 0.000        ; 0.065      ; 1.105      ;
; 0.897 ; controller:con|alu_op                                                                                   ; datapath:dp|tr[1]                                                                                                        ; clk          ; clk         ; 0.000        ; 0.065      ; 1.106      ;
; 0.904 ; controller:con|state[1]                                                                                 ; controller:con|rf_wc[1]                                                                                                  ; clk          ; clk         ; 0.000        ; 0.060      ; 1.108      ;
; 0.913 ; controller:con|state[3]                                                                                 ; controller:con|state[3]                                                                                                  ; clk          ; clk         ; 0.000        ; 0.059      ; 1.116      ;
; 0.921 ; datapath:dp|RF:rf_instance|regfile~144                                                                  ; datapath:dp|pc[12]                                                                                                       ; clk          ; clk         ; 0.000        ; 0.059      ; 1.124      ;
; 0.924 ; datapath:dp|tr[14]                                                                                      ; datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|address_reg_b[1]                  ; clk          ; clk         ; 0.000        ; 0.067      ; 1.135      ;
; 0.929 ; controller:con|state[0]                                                                                 ; controller:con|start                                                                                                     ; clk          ; clk         ; 0.000        ; 0.066      ; 1.139      ;
; 0.935 ; datapath:dp|pc[14]                                                                                      ; datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|address_reg_b[1]                  ; clk          ; clk         ; 0.000        ; 0.050      ; 1.129      ;
; 0.942 ; controller:con|state[0]                                                                                 ; controller:con|m_rac                                                                                                     ; clk          ; clk         ; 0.000        ; 0.066      ; 1.152      ;
; 0.945 ; datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|address_reg_b[2] ; datapath:dp|ir[14]                                                                                                       ; clk          ; clk         ; 0.000        ; 0.060      ; 1.149      ;
; 0.946 ; controller:con|state[3]                                                                                 ; controller:con|rf_we                                                                                                     ; clk          ; clk         ; 0.000        ; 0.059      ; 1.149      ;
; 0.946 ; datapath:dp|ir[7]                                                                                       ; datapath:dp|RF:rf_instance|regfile~66                                                                                    ; clk          ; clk         ; 0.000        ; 0.393      ; 1.483      ;
; 0.950 ; datapath:dp|tr[7]                                                                                       ; datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ram_block1a112~portb_address_reg0 ; clk          ; clk         ; 0.000        ; 0.344      ; 1.463      ;
; 0.962 ; controller:con|state[0]                                                                                 ; controller:con|state[1]                                                                                                  ; clk          ; clk         ; 0.000        ; 0.067      ; 1.173      ;
; 0.968 ; controller:con|state[2]                                                                                 ; controller:con|upd_pc                                                                                                    ; clk          ; clk         ; 0.000        ; 0.059      ; 1.171      ;
; 0.970 ; datapath:dp|RF:rf_instance|regfile~47                                                                   ; datapath:dp|pc[11]                                                                                                       ; clk          ; clk         ; 0.000        ; 0.051      ; 1.165      ;
; 0.977 ; datapath:dp|pc[7]                                                                                       ; datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ram_block1a112~portb_address_reg0 ; clk          ; clk         ; 0.000        ; 0.336      ; 1.482      ;
; 0.980 ; controller:con|state[2]                                                                                 ; controller:con|state[1]                                                                                                  ; clk          ; clk         ; 0.000        ; 0.065      ; 1.189      ;
; 0.987 ; datapath:dp|ir[3]                                                                                       ; datapath:dp|RF:rf_instance|regfile~78                                                                                    ; clk          ; clk         ; 0.000        ; 0.081      ; 1.212      ;
; 0.993 ; controller:con|state[1]                                                                                 ; controller:con|upd_ir                                                                                                    ; clk          ; clk         ; 0.000        ; 0.054      ; 1.191      ;
; 1.014 ; datapath:dp|ir[7]                                                                                       ; datapath:dp|pc[10]                                                                                                       ; clk          ; clk         ; 0.000        ; 0.051      ; 1.209      ;
; 1.018 ; controller:con|state[3]                                                                                 ; controller:con|start                                                                                                     ; clk          ; clk         ; 0.000        ; 0.064      ; 1.226      ;
; 1.020 ; controller:con|state[3]                                                                                 ; controller:con|m_rac                                                                                                     ; clk          ; clk         ; 0.000        ; 0.064      ; 1.228      ;
; 1.028 ; controller:con|alu_op                                                                                   ; datapath:dp|tr[7]                                                                                                        ; clk          ; clk         ; 0.000        ; 0.067      ; 1.239      ;
; 1.035 ; controller:con|trc                                                                                      ; datapath:dp|tr[0]                                                                                                        ; clk          ; clk         ; 0.000        ; 0.058      ; 1.237      ;
; 1.035 ; controller:con|trc                                                                                      ; datapath:dp|tr[5]                                                                                                        ; clk          ; clk         ; 0.000        ; 0.058      ; 1.237      ;
; 1.035 ; controller:con|trc                                                                                      ; datapath:dp|tr[9]                                                                                                        ; clk          ; clk         ; 0.000        ; 0.058      ; 1.237      ;
; 1.039 ; controller:con|m_rac                                                                                    ; datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ram_block1a3~portb_address_reg0   ; clk          ; clk         ; 0.000        ; 0.356      ; 1.564      ;
; 1.041 ; datapath:dp|ir[6]                                                                                       ; datapath:dp|pc[11]                                                                                                       ; clk          ; clk         ; 0.000        ; 0.051      ; 1.236      ;
; 1.049 ; controller:con|alu_op                                                                                   ; datapath:dp|tr[14]                                                                                                       ; clk          ; clk         ; 0.000        ; 0.376      ; 1.569      ;
; 1.052 ; controller:con|state[0]                                                                                 ; controller:con|upd_ir                                                                                                    ; clk          ; clk         ; 0.000        ; 0.061      ; 1.257      ;
; 1.087 ; datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|address_reg_b[2] ; datapath:dp|ir[11]                                                                                                       ; clk          ; clk         ; 0.000        ; 0.070      ; 1.301      ;
; 1.089 ; datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|address_reg_b[2] ; datapath:dp|ir[10]                                                                                                       ; clk          ; clk         ; 0.000        ; 0.070      ; 1.303      ;
; 1.091 ; datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|address_reg_b[0] ; datapath:dp|ir[5]                                                                                                        ; clk          ; clk         ; 0.000        ; 0.059      ; 1.294      ;
; 1.091 ; datapath:dp|pc[15]                                                                                      ; datapath:dp|RF:rf_instance|regfile~83                                                                                    ; clk          ; clk         ; 0.000        ; 0.066      ; 1.301      ;
; 1.099 ; datapath:dp|ir[8]                                                                                       ; datapath:dp|pc[11]                                                                                                       ; clk          ; clk         ; 0.000        ; 0.076      ; 1.319      ;
; 1.101 ; datapath:dp|ir[8]                                                                                       ; datapath:dp|pc[12]                                                                                                       ; clk          ; clk         ; 0.000        ; 0.076      ; 1.321      ;
; 1.105 ; datapath:dp|ir[5]                                                                                       ; datapath:dp|RF:rf_instance|regfile~80                                                                                    ; clk          ; clk         ; 0.000        ; 0.067      ; 1.316      ;
; 1.109 ; controller:con|state[3]                                                                                 ; controller:con|alu_ac[0]                                                                                                 ; clk          ; clk         ; 0.000        ; 0.064      ; 1.317      ;
; 1.115 ; datapath:dp|pc[1]                                                                                       ; datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ram_block1a3~portb_address_reg0   ; clk          ; clk         ; 0.000        ; 0.344      ; 1.628      ;
; 1.115 ; datapath:dp|pc[2]                                                                                       ; datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ram_block1a3~portb_address_reg0   ; clk          ; clk         ; 0.000        ; 0.344      ; 1.628      ;
; 1.119 ; datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|address_reg_b[1] ; datapath:dp|ir[14]                                                                                                       ; clk          ; clk         ; 0.000        ; -0.240     ; 1.023      ;
; 1.121 ; datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|address_reg_b[2] ; datapath:dp|ir[9]                                                                                                        ; clk          ; clk         ; 0.000        ; 0.070      ; 1.335      ;
; 1.122 ; datapath:dp|ir[14]                                                                                      ; controller:con|trc                                                                                                       ; clk          ; clk         ; 0.000        ; 0.065      ; 1.331      ;
; 1.122 ; controller:con|alu_op                                                                                   ; datapath:dp|tr[11]                                                                                                       ; clk          ; clk         ; 0.000        ; 0.384      ; 1.650      ;
; 1.124 ; controller:con|alu_op                                                                                   ; datapath:dp|tr[4]                                                                                                        ; clk          ; clk         ; 0.000        ; 0.072      ; 1.340      ;
; 1.124 ; controller:con|alu_op                                                                                   ; datapath:dp|tr[6]                                                                                                        ; clk          ; clk         ; 0.000        ; 0.072      ; 1.340      ;
; 1.127 ; datapath:dp|ir[8]                                                                                       ; datapath:dp|pc[10]                                                                                                       ; clk          ; clk         ; 0.000        ; 0.076      ; 1.347      ;
; 1.132 ; datapath:dp|ir[8]                                                                                       ; datapath:dp|pc[13]                                                                                                       ; clk          ; clk         ; 0.000        ; 0.076      ; 1.352      ;
; 1.133 ; controller:con|upd_c                                                                                    ; datapath:dp|c                                                                                                            ; clk          ; clk         ; 0.000        ; 0.070      ; 1.347      ;
; 1.134 ; datapath:dp|ir[8]                                                                                       ; datapath:dp|pc[6]                                                                                                        ; clk          ; clk         ; 0.000        ; 0.058      ; 1.336      ;
; 1.134 ; datapath:dp|ir[8]                                                                                       ; datapath:dp|pc[5]                                                                                                        ; clk          ; clk         ; 0.000        ; 0.076      ; 1.354      ;
; 1.136 ; datapath:dp|ir[8]                                                                                       ; datapath:dp|pc[15]                                                                                                       ; clk          ; clk         ; 0.000        ; 0.076      ; 1.356      ;
; 1.141 ; controller:con|state[2]                                                                                 ; controller:con|alu_bc[1]                                                                                                 ; clk          ; clk         ; 0.000        ; 0.070      ; 1.355      ;
; 1.142 ; controller:con|trc                                                                                      ; datapath:dp|tr[11]                                                                                                       ; clk          ; clk         ; 0.000        ; 0.378      ; 1.664      ;
; 1.149 ; controller:con|alu_op                                                                                   ; datapath:dp|tr[0]                                                                                                        ; clk          ; clk         ; 0.000        ; 0.064      ; 1.357      ;
; 1.149 ; datapath:dp|tr[7]                                                                                       ; datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ram_block1a35~portb_address_reg0  ; clk          ; clk         ; 0.000        ; 0.352      ; 1.670      ;
; 1.151 ; datapath:dp|RF:rf_instance|regfile~114                                                                  ; datapath:dp|pc[14]                                                                                                       ; clk          ; clk         ; 0.000        ; 0.053      ; 1.348      ;
; 1.152 ; datapath:dp|tr[7]                                                                                       ; datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ram_block1a68~portb_address_reg0  ; clk          ; clk         ; 0.000        ; 0.351      ; 1.672      ;
; 1.159 ; controller:con|state[1]                                                                                 ; controller:con|trc                                                                                                       ; clk          ; clk         ; 0.000        ; 0.060      ; 1.363      ;
; 1.166 ; controller:con|state[0]                                                                                 ; controller:con|alu_ac[1]                                                                                                 ; clk          ; clk         ; 0.000        ; 0.066      ; 1.376      ;
; 1.167 ; datapath:dp|pc[15]                                                                                      ; datapath:dp|RF:rf_instance|regfile~67                                                                                    ; clk          ; clk         ; 0.000        ; 0.402      ; 1.713      ;
; 1.176 ; datapath:dp|pc[7]                                                                                       ; datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ram_block1a35~portb_address_reg0  ; clk          ; clk         ; 0.000        ; 0.344      ; 1.689      ;
; 1.179 ; datapath:dp|pc[7]                                                                                       ; datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ram_block1a68~portb_address_reg0  ; clk          ; clk         ; 0.000        ; 0.343      ; 1.691      ;
; 1.180 ; datapath:dp|tr[7]                                                                                       ; datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ram_block1a3~portb_address_reg0   ; clk          ; clk         ; 0.000        ; 0.353      ; 1.702      ;
; 1.183 ; datapath:dp|ir[8]                                                                                       ; datapath:dp|pc[14]                                                                                                       ; clk          ; clk         ; 0.000        ; 0.408      ; 1.735      ;
; 1.186 ; controller:con|m_rac                                                                                    ; datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ram_block1a11~portb_address_reg0  ; clk          ; clk         ; 0.000        ; 0.341      ; 1.696      ;
; 1.196 ; datapath:dp|RF:rf_instance|regfile~146                                                                  ; datapath:dp|pc[14]                                                                                                       ; clk          ; clk         ; 0.000        ; 0.080      ; 1.420      ;
; 1.206 ; datapath:dp|ir[13]                                                                                      ; controller:con|trc                                                                                                       ; clk          ; clk         ; 0.000        ; 0.059      ; 1.409      ;
; 1.207 ; datapath:dp|pc[7]                                                                                       ; datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ram_block1a3~portb_address_reg0   ; clk          ; clk         ; 0.000        ; 0.345      ; 1.721      ;
; 1.210 ; controller:con|state[1]                                                                                 ; controller:con|state[2]                                                                                                  ; clk          ; clk         ; 0.000        ; 0.054      ; 1.408      ;
; 1.217 ; datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|address_reg_b[1] ; datapath:dp|ir[13]                                                                                                       ; clk          ; clk         ; 0.000        ; -0.234     ; 1.127      ;
; 1.218 ; datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|address_reg_b[0] ; datapath:dp|ir[13]                                                                                                       ; clk          ; clk         ; 0.000        ; 0.066      ; 1.428      ;
+-------+---------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


----------------------------------------------
; Slow 1200mV 0C Model Metastability Summary ;
----------------------------------------------
No synchronizer chains to report.


+------------------------------------+
; Fast 1200mV 0C Model Setup Summary ;
+-------+--------+-------------------+
; Clock ; Slack  ; End Point TNS     ;
+-------+--------+-------------------+
; clk   ; -5.343 ; -2744.084         ;
+-------+--------+-------------------+


+-----------------------------------+
; Fast 1200mV 0C Model Hold Summary ;
+-------+-------+-------------------+
; Clock ; Slack ; End Point TNS     ;
+-------+-------+-------------------+
; clk   ; 0.183 ; 0.000             ;
+-------+-------+-------------------+


-----------------------------------------
; Fast 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Fast 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+--------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary ;
+-------+--------+---------------------------------+
; Clock ; Slack  ; End Point TNS                   ;
+-------+--------+---------------------------------+
; clk   ; -3.000 ; -820.444                        ;
+-------+--------+---------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'clk'                                                                                                                                                                                                     ;
+--------+-----------------------------+--------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                   ; To Node                                                                                                                  ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------+--------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -5.343 ; datapath:dp|ir[10]          ; datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ram_block1a127~porta_we_reg       ; clk          ; clk         ; 1.000        ; 0.086      ; 6.438      ;
; -5.319 ; datapath:dp|ir[9]           ; datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ram_block1a127~porta_we_reg       ; clk          ; clk         ; 1.000        ; 0.086      ; 6.414      ;
; -5.317 ; datapath:dp|ir[10]          ; datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ram_block1a92~porta_we_reg        ; clk          ; clk         ; 1.000        ; 0.091      ; 6.417      ;
; -5.306 ; datapath:dp|ir[10]          ; datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ram_block1a60~porta_we_reg        ; clk          ; clk         ; 1.000        ; 0.107      ; 6.422      ;
; -5.304 ; datapath:dp|ir[10]          ; datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ram_block1a109~porta_we_reg       ; clk          ; clk         ; 1.000        ; 0.091      ; 6.404      ;
; -5.293 ; datapath:dp|ir[9]           ; datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ram_block1a92~porta_we_reg        ; clk          ; clk         ; 1.000        ; 0.091      ; 6.393      ;
; -5.282 ; datapath:dp|ir[9]           ; datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ram_block1a60~porta_we_reg        ; clk          ; clk         ; 1.000        ; 0.107      ; 6.398      ;
; -5.280 ; datapath:dp|ir[9]           ; datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ram_block1a109~porta_we_reg       ; clk          ; clk         ; 1.000        ; 0.091      ; 6.380      ;
; -5.269 ; datapath:dp|ir[10]          ; datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ram_block1a42~porta_we_reg        ; clk          ; clk         ; 1.000        ; 0.109      ; 6.387      ;
; -5.256 ; datapath:dp|ir[10]          ; datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ram_block1a125~porta_we_reg       ; clk          ; clk         ; 1.000        ; 0.098      ; 6.363      ;
; -5.248 ; controller:con|rf_master[1] ; datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ram_block1a127~porta_we_reg       ; clk          ; clk         ; 1.000        ; 0.086      ; 6.343      ;
; -5.245 ; datapath:dp|ir[9]           ; datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ram_block1a42~porta_we_reg        ; clk          ; clk         ; 1.000        ; 0.109      ; 6.363      ;
; -5.244 ; datapath:dp|ir[10]          ; datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ram_block1a37~porta_we_reg        ; clk          ; clk         ; 1.000        ; 0.107      ; 6.360      ;
; -5.232 ; datapath:dp|ir[9]           ; datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ram_block1a125~porta_we_reg       ; clk          ; clk         ; 1.000        ; 0.098      ; 6.339      ;
; -5.223 ; datapath:dp|ir[10]          ; datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ram_block1a86~porta_we_reg        ; clk          ; clk         ; 1.000        ; 0.073      ; 6.305      ;
; -5.222 ; controller:con|rf_master[1] ; datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ram_block1a92~porta_we_reg        ; clk          ; clk         ; 1.000        ; 0.091      ; 6.322      ;
; -5.222 ; datapath:dp|ir[10]          ; datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ram_block1a41~porta_we_reg        ; clk          ; clk         ; 1.000        ; 0.112      ; 6.343      ;
; -5.220 ; datapath:dp|ir[9]           ; datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ram_block1a37~porta_we_reg        ; clk          ; clk         ; 1.000        ; 0.107      ; 6.336      ;
; -5.218 ; datapath:dp|ir[10]          ; datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ram_block1a4~porta_we_reg         ; clk          ; clk         ; 1.000        ; 0.102      ; 6.329      ;
; -5.212 ; datapath:dp|ir[10]          ; datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ram_block1a116~porta_we_reg       ; clk          ; clk         ; 1.000        ; 0.099      ; 6.320      ;
; -5.211 ; controller:con|rf_master[1] ; datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ram_block1a60~porta_we_reg        ; clk          ; clk         ; 1.000        ; 0.107      ; 6.327      ;
; -5.209 ; controller:con|rf_master[1] ; datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ram_block1a109~porta_we_reg       ; clk          ; clk         ; 1.000        ; 0.091      ; 6.309      ;
; -5.206 ; datapath:dp|ir[10]          ; datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ram_block1a63~porta_we_reg        ; clk          ; clk         ; 1.000        ; 0.119      ; 6.334      ;
; -5.202 ; datapath:dp|ir[10]          ; datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ram_block1a8~porta_we_reg         ; clk          ; clk         ; 1.000        ; 0.091      ; 6.302      ;
; -5.202 ; datapath:dp|ir[10]          ; datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ram_block1a9~porta_we_reg         ; clk          ; clk         ; 1.000        ; 0.122      ; 6.333      ;
; -5.202 ; datapath:dp|ir[10]          ; datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ram_block1a102~porta_we_reg       ; clk          ; clk         ; 1.000        ; 0.109      ; 6.320      ;
; -5.199 ; datapath:dp|ir[9]           ; datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ram_block1a86~porta_we_reg        ; clk          ; clk         ; 1.000        ; 0.073      ; 6.281      ;
; -5.198 ; datapath:dp|ir[9]           ; datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ram_block1a41~porta_we_reg        ; clk          ; clk         ; 1.000        ; 0.112      ; 6.319      ;
; -5.197 ; datapath:dp|ir[10]          ; datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ram_block1a30~porta_we_reg        ; clk          ; clk         ; 1.000        ; 0.076      ; 6.282      ;
; -5.196 ; datapath:dp|ir[10]          ; datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ram_block1a16~porta_we_reg        ; clk          ; clk         ; 1.000        ; 0.081      ; 6.286      ;
; -5.196 ; datapath:dp|ir[10]          ; datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ram_block1a58~porta_we_reg        ; clk          ; clk         ; 1.000        ; 0.122      ; 6.327      ;
; -5.195 ; datapath:dp|ir[10]          ; datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ram_block1a123~porta_we_reg       ; clk          ; clk         ; 1.000        ; 0.105      ; 6.309      ;
; -5.194 ; datapath:dp|ir[9]           ; datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ram_block1a4~porta_we_reg         ; clk          ; clk         ; 1.000        ; 0.102      ; 6.305      ;
; -5.188 ; datapath:dp|ir[9]           ; datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ram_block1a116~porta_we_reg       ; clk          ; clk         ; 1.000        ; 0.099      ; 6.296      ;
; -5.186 ; datapath:dp|ir[6]           ; datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ram_block1a127~porta_we_reg       ; clk          ; clk         ; 1.000        ; 0.085      ; 6.280      ;
; -5.182 ; datapath:dp|ir[9]           ; datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ram_block1a63~porta_we_reg        ; clk          ; clk         ; 1.000        ; 0.119      ; 6.310      ;
; -5.181 ; datapath:dp|ir[10]          ; datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ram_block1a104~porta_we_reg       ; clk          ; clk         ; 1.000        ; 0.112      ; 6.302      ;
; -5.180 ; controller:con|m_we         ; datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ram_block1a127~porta_we_reg       ; clk          ; clk         ; 1.000        ; 0.086      ; 6.275      ;
; -5.180 ; datapath:dp|ir[10]          ; datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ram_block1a119~porta_we_reg       ; clk          ; clk         ; 1.000        ; 0.109      ; 6.298      ;
; -5.178 ; datapath:dp|ir[9]           ; datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ram_block1a9~porta_we_reg         ; clk          ; clk         ; 1.000        ; 0.122      ; 6.309      ;
; -5.178 ; datapath:dp|ir[9]           ; datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ram_block1a102~porta_we_reg       ; clk          ; clk         ; 1.000        ; 0.109      ; 6.296      ;
; -5.178 ; datapath:dp|ir[9]           ; datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ram_block1a8~porta_we_reg         ; clk          ; clk         ; 1.000        ; 0.091      ; 6.278      ;
; -5.176 ; datapath:dp|ir[10]          ; datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ram_block1a91~porta_we_reg        ; clk          ; clk         ; 1.000        ; 0.096      ; 6.281      ;
; -5.175 ; datapath:dp|ir[10]          ; datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ram_block1a114~porta_we_reg       ; clk          ; clk         ; 1.000        ; 0.103      ; 6.287      ;
; -5.174 ; controller:con|rf_master[1] ; datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ram_block1a42~porta_we_reg        ; clk          ; clk         ; 1.000        ; 0.109      ; 6.292      ;
; -5.173 ; datapath:dp|ir[7]           ; datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ram_block1a127~porta_we_reg       ; clk          ; clk         ; 1.000        ; 0.085      ; 6.267      ;
; -5.173 ; datapath:dp|ir[9]           ; datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ram_block1a30~porta_we_reg        ; clk          ; clk         ; 1.000        ; 0.076      ; 6.258      ;
; -5.172 ; datapath:dp|ir[9]           ; datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ram_block1a58~porta_we_reg        ; clk          ; clk         ; 1.000        ; 0.122      ; 6.303      ;
; -5.172 ; datapath:dp|ir[9]           ; datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ram_block1a16~porta_we_reg        ; clk          ; clk         ; 1.000        ; 0.081      ; 6.262      ;
; -5.171 ; datapath:dp|ir[9]           ; datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ram_block1a123~porta_we_reg       ; clk          ; clk         ; 1.000        ; 0.105      ; 6.285      ;
; -5.166 ; datapath:dp|ir[10]          ; datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ram_block1a76~porta_address_reg0  ; clk          ; clk         ; 1.000        ; 0.081      ; 6.256      ;
; -5.164 ; datapath:dp|ir[10]          ; datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ram_block1a109~porta_address_reg0 ; clk          ; clk         ; 1.000        ; 0.091      ; 6.264      ;
; -5.164 ; datapath:dp|ir[10]          ; datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ram_block1a20~porta_we_reg        ; clk          ; clk         ; 1.000        ; 0.102      ; 6.275      ;
; -5.161 ; controller:con|rf_master[1] ; datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ram_block1a125~porta_we_reg       ; clk          ; clk         ; 1.000        ; 0.098      ; 6.268      ;
; -5.160 ; datapath:dp|ir[6]           ; datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ram_block1a92~porta_we_reg        ; clk          ; clk         ; 1.000        ; 0.090      ; 6.259      ;
; -5.159 ; datapath:dp|ir[10]          ; datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ram_block1a73~porta_address_reg0  ; clk          ; clk         ; 1.000        ; 0.096      ; 6.264      ;
; -5.157 ; datapath:dp|ir[9]           ; datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ram_block1a104~porta_we_reg       ; clk          ; clk         ; 1.000        ; 0.112      ; 6.278      ;
; -5.157 ; datapath:dp|ir[9]           ; datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ram_block1a76~porta_address_reg0  ; clk          ; clk         ; 1.000        ; 0.081      ; 6.247      ;
; -5.157 ; datapath:dp|ir[10]          ; datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ram_block1a75~porta_we_reg        ; clk          ; clk         ; 1.000        ; 0.107      ; 6.273      ;
; -5.156 ; datapath:dp|ir[9]           ; datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ram_block1a119~porta_we_reg       ; clk          ; clk         ; 1.000        ; 0.109      ; 6.274      ;
; -5.156 ; datapath:dp|ir[10]          ; datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ram_block1a117~porta_we_reg       ; clk          ; clk         ; 1.000        ; 0.115      ; 6.280      ;
; -5.155 ; datapath:dp|ir[9]           ; datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ram_block1a109~porta_address_reg0 ; clk          ; clk         ; 1.000        ; 0.091      ; 6.255      ;
; -5.154 ; controller:con|m_we         ; datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ram_block1a92~porta_we_reg        ; clk          ; clk         ; 1.000        ; 0.091      ; 6.254      ;
; -5.152 ; datapath:dp|ir[9]           ; datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ram_block1a91~porta_we_reg        ; clk          ; clk         ; 1.000        ; 0.096      ; 6.257      ;
; -5.152 ; datapath:dp|ir[10]          ; datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ram_block1a59~porta_we_reg        ; clk          ; clk         ; 1.000        ; 0.102      ; 6.263      ;
; -5.151 ; datapath:dp|ir[9]           ; datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ram_block1a114~porta_we_reg       ; clk          ; clk         ; 1.000        ; 0.103      ; 6.263      ;
; -5.150 ; datapath:dp|ir[9]           ; datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ram_block1a73~porta_address_reg0  ; clk          ; clk         ; 1.000        ; 0.096      ; 6.255      ;
; -5.149 ; controller:con|rf_master[1] ; datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ram_block1a37~porta_we_reg        ; clk          ; clk         ; 1.000        ; 0.107      ; 6.265      ;
; -5.149 ; datapath:dp|ir[6]           ; datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ram_block1a60~porta_we_reg        ; clk          ; clk         ; 1.000        ; 0.106      ; 6.264      ;
; -5.149 ; datapath:dp|ir[9]           ; datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ram_block1a86~porta_address_reg0  ; clk          ; clk         ; 1.000        ; 0.073      ; 6.231      ;
; -5.148 ; controller:con|rf_master[0] ; datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ram_block1a127~porta_we_reg       ; clk          ; clk         ; 1.000        ; 0.086      ; 6.243      ;
; -5.147 ; datapath:dp|ir[7]           ; datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ram_block1a92~porta_we_reg        ; clk          ; clk         ; 1.000        ; 0.090      ; 6.246      ;
; -5.147 ; datapath:dp|ir[6]           ; datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ram_block1a109~porta_we_reg       ; clk          ; clk         ; 1.000        ; 0.090      ; 6.246      ;
; -5.144 ; datapath:dp|ir[10]          ; datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ram_block1a124~porta_we_reg       ; clk          ; clk         ; 1.000        ; 0.112      ; 6.265      ;
; -5.143 ; controller:con|m_we         ; datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ram_block1a60~porta_we_reg        ; clk          ; clk         ; 1.000        ; 0.107      ; 6.259      ;
; -5.141 ; controller:con|m_we         ; datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ram_block1a109~porta_we_reg       ; clk          ; clk         ; 1.000        ; 0.091      ; 6.241      ;
; -5.141 ; datapath:dp|ir[10]          ; datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ram_block1a60~porta_address_reg0  ; clk          ; clk         ; 1.000        ; 0.107      ; 6.257      ;
; -5.140 ; datapath:dp|ir[9]           ; datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ram_block1a20~porta_we_reg        ; clk          ; clk         ; 1.000        ; 0.102      ; 6.251      ;
; -5.140 ; datapath:dp|ir[10]          ; datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ram_block1a89~porta_we_reg        ; clk          ; clk         ; 1.000        ; 0.109      ; 6.258      ;
; -5.140 ; datapath:dp|ir[10]          ; datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ram_block1a120~porta_we_reg       ; clk          ; clk         ; 1.000        ; 0.111      ; 6.260      ;
; -5.139 ; datapath:dp|ir[10]          ; datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ram_block1a107~porta_we_reg       ; clk          ; clk         ; 1.000        ; 0.110      ; 6.258      ;
; -5.138 ; datapath:dp|ir[10]          ; datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ram_block1a23~porta_we_reg        ; clk          ; clk         ; 1.000        ; 0.096      ; 6.243      ;
; -5.137 ; datapath:dp|ir[10]          ; datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ram_block1a53~porta_we_reg        ; clk          ; clk         ; 1.000        ; 0.105      ; 6.251      ;
; -5.136 ; datapath:dp|ir[7]           ; datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ram_block1a60~porta_we_reg        ; clk          ; clk         ; 1.000        ; 0.106      ; 6.251      ;
; -5.134 ; datapath:dp|ir[7]           ; datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ram_block1a109~porta_we_reg       ; clk          ; clk         ; 1.000        ; 0.090      ; 6.233      ;
; -5.134 ; datapath:dp|ir[10]          ; datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ram_block1a55~porta_we_reg        ; clk          ; clk         ; 1.000        ; 0.100      ; 6.243      ;
; -5.133 ; datapath:dp|ir[9]           ; datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ram_block1a75~porta_we_reg        ; clk          ; clk         ; 1.000        ; 0.107      ; 6.249      ;
; -5.133 ; datapath:dp|ir[10]          ; datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ram_block1a117~porta_address_reg0 ; clk          ; clk         ; 1.000        ; 0.115      ; 6.257      ;
; -5.132 ; datapath:dp|ir[9]           ; datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ram_block1a117~porta_we_reg       ; clk          ; clk         ; 1.000        ; 0.115      ; 6.256      ;
; -5.132 ; datapath:dp|ir[9]           ; datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ram_block1a60~porta_address_reg0  ; clk          ; clk         ; 1.000        ; 0.107      ; 6.248      ;
; -5.132 ; datapath:dp|ir[10]          ; datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ram_block1a101~porta_we_reg       ; clk          ; clk         ; 1.000        ; 0.112      ; 6.253      ;
; -5.130 ; datapath:dp|ir[10]          ; datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ram_block1a37~porta_address_reg0  ; clk          ; clk         ; 1.000        ; 0.107      ; 6.246      ;
; -5.128 ; controller:con|rf_master[1] ; datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ram_block1a86~porta_we_reg        ; clk          ; clk         ; 1.000        ; 0.073      ; 6.210      ;
; -5.128 ; datapath:dp|ir[9]           ; datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ram_block1a59~porta_we_reg        ; clk          ; clk         ; 1.000        ; 0.102      ; 6.239      ;
; -5.127 ; controller:con|rf_master[1] ; datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ram_block1a41~porta_we_reg        ; clk          ; clk         ; 1.000        ; 0.112      ; 6.248      ;
; -5.127 ; datapath:dp|ir[10]          ; datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ram_block1a110~porta_we_reg       ; clk          ; clk         ; 1.000        ; 0.101      ; 6.237      ;
; -5.126 ; datapath:dp|ir[10]          ; datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ram_block1a98~porta_address_reg0  ; clk          ; clk         ; 1.000        ; 0.097      ; 6.232      ;
; -5.124 ; datapath:dp|ir[9]           ; datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ram_block1a117~porta_address_reg0 ; clk          ; clk         ; 1.000        ; 0.115      ; 6.248      ;
; -5.123 ; controller:con|rf_master[1] ; datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ram_block1a4~porta_we_reg         ; clk          ; clk         ; 1.000        ; 0.102      ; 6.234      ;
; -5.122 ; controller:con|rf_master[0] ; datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ram_block1a92~porta_we_reg        ; clk          ; clk         ; 1.000        ; 0.091      ; 6.222      ;
+--------+-----------------------------+--------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'clk'                                                                                                                                                                                                                                                                                 ;
+-------+---------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                               ; To Node                                                                                                                  ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.183 ; controller:con|rf_master[1]                                                                             ; controller:con|rf_master[1]                                                                                              ; clk          ; clk         ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; controller:con|rf_master[2]                                                                             ; controller:con|rf_master[2]                                                                                              ; clk          ; clk         ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; controller:con|rf_master[0]                                                                             ; controller:con|rf_master[0]                                                                                              ; clk          ; clk         ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; controller:con|state[2]                                                                                 ; controller:con|state[2]                                                                                                  ; clk          ; clk         ; 0.000        ; 0.040      ; 0.307      ;
; 0.184 ; datapath:dp|z                                                                                           ; datapath:dp|z                                                                                                            ; clk          ; clk         ; 0.000        ; 0.039      ; 0.307      ;
; 0.184 ; datapath:dp|c                                                                                           ; datapath:dp|c                                                                                                            ; clk          ; clk         ; 0.000        ; 0.039      ; 0.307      ;
; 0.184 ; controller:con|state[1]                                                                                 ; controller:con|state[1]                                                                                                  ; clk          ; clk         ; 0.000        ; 0.039      ; 0.307      ;
; 0.279 ; controller:con|state[3]                                                                                 ; controller:con|upd_pc                                                                                                    ; clk          ; clk         ; 0.000        ; 0.040      ; 0.403      ;
; 0.290 ; controller:con|state[2]                                                                                 ; controller:con|upd_ir                                                                                                    ; clk          ; clk         ; 0.000        ; 0.040      ; 0.414      ;
; 0.304 ; datapath:dp|tr[15]                                                                                      ; datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|address_reg_b[2]                  ; clk          ; clk         ; 0.000        ; 0.039      ; 0.427      ;
; 0.328 ; datapath:dp|ir[8]                                                                                       ; datapath:dp|pc[4]                                                                                                        ; clk          ; clk         ; 0.000        ; 0.039      ; 0.451      ;
; 0.336 ; controller:con|state[3]                                                                                 ; controller:con|state[2]                                                                                                  ; clk          ; clk         ; 0.000        ; 0.040      ; 0.460      ;
; 0.344 ; controller:con|state[2]                                                                                 ; controller:con|state[3]                                                                                                  ; clk          ; clk         ; 0.000        ; 0.040      ; 0.468      ;
; 0.352 ; controller:con|state[3]                                                                                 ; controller:con|upd_ir                                                                                                    ; clk          ; clk         ; 0.000        ; 0.040      ; 0.476      ;
; 0.463 ; controller:con|state[1]                                                                                 ; controller:con|upd_z                                                                                                     ; clk          ; clk         ; 0.000        ; 0.039      ; 0.586      ;
; 0.479 ; datapath:dp|pc[10]                                                                                      ; datapath:dp|RF:rf_instance|regfile~78                                                                                    ; clk          ; clk         ; 0.000        ; 0.044      ; 0.607      ;
; 0.486 ; controller:con|alu_op                                                                                   ; datapath:dp|tr[9]                                                                                                        ; clk          ; clk         ; 0.000        ; 0.043      ; 0.613      ;
; 0.489 ; controller:con|m_rac                                                                                    ; datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|address_reg_b[1]                  ; clk          ; clk         ; 0.000        ; 0.221      ; 0.794      ;
; 0.493 ; controller:con|alu_op                                                                                   ; datapath:dp|tr[5]                                                                                                        ; clk          ; clk         ; 0.000        ; 0.043      ; 0.620      ;
; 0.496 ; datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|address_reg_b[2] ; datapath:dp|ir[5]                                                                                                        ; clk          ; clk         ; 0.000        ; 0.039      ; 0.619      ;
; 0.499 ; datapath:dp|ir[8]                                                                                       ; datapath:dp|pc[2]                                                                                                        ; clk          ; clk         ; 0.000        ; 0.039      ; 0.622      ;
; 0.500 ; controller:con|state[2]                                                                                 ; controller:con|rf_we                                                                                                     ; clk          ; clk         ; 0.000        ; 0.040      ; 0.624      ;
; 0.510 ; datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|address_reg_b[2] ; datapath:dp|ir[13]                                                                                                       ; clk          ; clk         ; 0.000        ; 0.038      ; 0.632      ;
; 0.518 ; datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|address_reg_b[2] ; datapath:dp|ir[2]                                                                                                        ; clk          ; clk         ; 0.000        ; 0.039      ; 0.641      ;
; 0.523 ; controller:con|state[0]                                                                                 ; controller:con|zc                                                                                                        ; clk          ; clk         ; 0.000        ; 0.043      ; 0.650      ;
; 0.524 ; datapath:dp|pc[7]                                                                                       ; datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ram_block1a112~portb_address_reg0 ; clk          ; clk         ; 0.000        ; 0.223      ; 0.851      ;
; 0.529 ; datapath:dp|tr[7]                                                                                       ; datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ram_block1a112~portb_address_reg0 ; clk          ; clk         ; 0.000        ; 0.228      ; 0.861      ;
; 0.537 ; datapath:dp|pc[14]                                                                                      ; datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|address_reg_b[1]                  ; clk          ; clk         ; 0.000        ; 0.033      ; 0.654      ;
; 0.537 ; controller:con|alu_op                                                                                   ; datapath:dp|tr[2]                                                                                                        ; clk          ; clk         ; 0.000        ; 0.043      ; 0.664      ;
; 0.539 ; datapath:dp|ir[7]                                                                                       ; datapath:dp|pc[11]                                                                                                       ; clk          ; clk         ; 0.000        ; 0.033      ; 0.656      ;
; 0.540 ; controller:con|alu_op                                                                                   ; datapath:dp|tr[1]                                                                                                        ; clk          ; clk         ; 0.000        ; 0.043      ; 0.667      ;
; 0.540 ; controller:con|alu_op                                                                                   ; datapath:dp|tr[3]                                                                                                        ; clk          ; clk         ; 0.000        ; 0.043      ; 0.667      ;
; 0.541 ; controller:con|state[1]                                                                                 ; controller:con|rf_wc[1]                                                                                                  ; clk          ; clk         ; 0.000        ; 0.039      ; 0.664      ;
; 0.542 ; datapath:dp|tr[14]                                                                                      ; datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|address_reg_b[1]                  ; clk          ; clk         ; 0.000        ; 0.039      ; 0.665      ;
; 0.542 ; controller:con|state[0]                                                                                 ; controller:con|start                                                                                                     ; clk          ; clk         ; 0.000        ; 0.043      ; 0.669      ;
; 0.545 ; controller:con|state[3]                                                                                 ; controller:con|state[3]                                                                                                  ; clk          ; clk         ; 0.000        ; 0.040      ; 0.669      ;
; 0.554 ; datapath:dp|RF:rf_instance|regfile~144                                                                  ; datapath:dp|pc[12]                                                                                                       ; clk          ; clk         ; 0.000        ; 0.039      ; 0.677      ;
; 0.555 ; datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|address_reg_b[2] ; datapath:dp|ir[14]                                                                                                       ; clk          ; clk         ; 0.000        ; 0.039      ; 0.678      ;
; 0.555 ; controller:con|state[0]                                                                                 ; controller:con|m_rac                                                                                                     ; clk          ; clk         ; 0.000        ; 0.043      ; 0.682      ;
; 0.563 ; controller:con|state[3]                                                                                 ; controller:con|rf_we                                                                                                     ; clk          ; clk         ; 0.000        ; 0.040      ; 0.687      ;
; 0.563 ; datapath:dp|ir[7]                                                                                       ; datapath:dp|RF:rf_instance|regfile~66                                                                                    ; clk          ; clk         ; 0.000        ; 0.238      ; 0.885      ;
; 0.567 ; datapath:dp|RF:rf_instance|regfile~47                                                                   ; datapath:dp|pc[11]                                                                                                       ; clk          ; clk         ; 0.000        ; 0.033      ; 0.684      ;
; 0.575 ; controller:con|state[0]                                                                                 ; controller:con|state[1]                                                                                                  ; clk          ; clk         ; 0.000        ; 0.039      ; 0.698      ;
; 0.579 ; datapath:dp|ir[3]                                                                                       ; datapath:dp|RF:rf_instance|regfile~78                                                                                    ; clk          ; clk         ; 0.000        ; 0.056      ; 0.719      ;
; 0.581 ; controller:con|state[2]                                                                                 ; controller:con|upd_pc                                                                                                    ; clk          ; clk         ; 0.000        ; 0.040      ; 0.705      ;
; 0.590 ; controller:con|state[1]                                                                                 ; controller:con|upd_ir                                                                                                    ; clk          ; clk         ; 0.000        ; 0.041      ; 0.715      ;
; 0.591 ; controller:con|trc                                                                                      ; datapath:dp|tr[0]                                                                                                        ; clk          ; clk         ; 0.000        ; 0.044      ; 0.719      ;
; 0.591 ; controller:con|trc                                                                                      ; datapath:dp|tr[5]                                                                                                        ; clk          ; clk         ; 0.000        ; 0.044      ; 0.719      ;
; 0.591 ; controller:con|trc                                                                                      ; datapath:dp|tr[9]                                                                                                        ; clk          ; clk         ; 0.000        ; 0.044      ; 0.719      ;
; 0.592 ; controller:con|m_rac                                                                                    ; datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ram_block1a3~portb_address_reg0   ; clk          ; clk         ; 0.000        ; 0.236      ; 0.932      ;
; 0.593 ; controller:con|state[2]                                                                                 ; controller:con|state[1]                                                                                                  ; clk          ; clk         ; 0.000        ; 0.038      ; 0.715      ;
; 0.596 ; controller:con|alu_op                                                                                   ; datapath:dp|tr[7]                                                                                                        ; clk          ; clk         ; 0.000        ; 0.045      ; 0.725      ;
; 0.606 ; controller:con|state[3]                                                                                 ; controller:con|start                                                                                                     ; clk          ; clk         ; 0.000        ; 0.042      ; 0.732      ;
; 0.608 ; controller:con|state[3]                                                                                 ; controller:con|m_rac                                                                                                     ; clk          ; clk         ; 0.000        ; 0.042      ; 0.734      ;
; 0.610 ; datapath:dp|ir[7]                                                                                       ; datapath:dp|pc[10]                                                                                                       ; clk          ; clk         ; 0.000        ; 0.033      ; 0.727      ;
; 0.613 ; datapath:dp|pc[1]                                                                                       ; datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ram_block1a3~portb_address_reg0   ; clk          ; clk         ; 0.000        ; 0.227      ; 0.944      ;
; 0.615 ; datapath:dp|ir[6]                                                                                       ; datapath:dp|pc[11]                                                                                                       ; clk          ; clk         ; 0.000        ; 0.033      ; 0.732      ;
; 0.619 ; datapath:dp|pc[2]                                                                                       ; datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ram_block1a3~portb_address_reg0   ; clk          ; clk         ; 0.000        ; 0.227      ; 0.950      ;
; 0.620 ; controller:con|alu_op                                                                                   ; datapath:dp|tr[14]                                                                                                       ; clk          ; clk         ; 0.000        ; 0.232      ; 0.936      ;
; 0.622 ; controller:con|state[0]                                                                                 ; controller:con|upd_ir                                                                                                    ; clk          ; clk         ; 0.000        ; 0.041      ; 0.747      ;
; 0.633 ; datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|address_reg_b[2] ; datapath:dp|ir[11]                                                                                                       ; clk          ; clk         ; 0.000        ; 0.045      ; 0.762      ;
; 0.634 ; datapath:dp|pc[15]                                                                                      ; datapath:dp|RF:rf_instance|regfile~83                                                                                    ; clk          ; clk         ; 0.000        ; 0.043      ; 0.761      ;
; 0.635 ; datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|address_reg_b[2] ; datapath:dp|ir[10]                                                                                                       ; clk          ; clk         ; 0.000        ; 0.045      ; 0.764      ;
; 0.640 ; datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|address_reg_b[0] ; datapath:dp|ir[5]                                                                                                        ; clk          ; clk         ; 0.000        ; 0.039      ; 0.763      ;
; 0.646 ; datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|address_reg_b[1] ; datapath:dp|ir[14]                                                                                                       ; clk          ; clk         ; 0.000        ; -0.138     ; 0.592      ;
; 0.646 ; datapath:dp|pc[7]                                                                                       ; datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ram_block1a35~portb_address_reg0  ; clk          ; clk         ; 0.000        ; 0.229      ; 0.979      ;
; 0.648 ; datapath:dp|ir[5]                                                                                       ; datapath:dp|RF:rf_instance|regfile~80                                                                                    ; clk          ; clk         ; 0.000        ; 0.044      ; 0.776      ;
; 0.650 ; datapath:dp|ir[8]                                                                                       ; datapath:dp|pc[11]                                                                                                       ; clk          ; clk         ; 0.000        ; 0.052      ; 0.786      ;
; 0.650 ; datapath:dp|ir[8]                                                                                       ; datapath:dp|pc[12]                                                                                                       ; clk          ; clk         ; 0.000        ; 0.052      ; 0.786      ;
; 0.651 ; datapath:dp|tr[7]                                                                                       ; datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ram_block1a35~portb_address_reg0  ; clk          ; clk         ; 0.000        ; 0.234      ; 0.989      ;
; 0.657 ; datapath:dp|pc[7]                                                                                       ; datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ram_block1a68~portb_address_reg0  ; clk          ; clk         ; 0.000        ; 0.228      ; 0.989      ;
; 0.657 ; datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|address_reg_b[2] ; datapath:dp|ir[9]                                                                                                        ; clk          ; clk         ; 0.000        ; 0.045      ; 0.786      ;
; 0.658 ; controller:con|trc                                                                                      ; datapath:dp|tr[11]                                                                                                       ; clk          ; clk         ; 0.000        ; 0.238      ; 0.980      ;
; 0.659 ; controller:con|alu_op                                                                                   ; datapath:dp|tr[11]                                                                                                       ; clk          ; clk         ; 0.000        ; 0.237      ; 0.980      ;
; 0.659 ; controller:con|alu_op                                                                                   ; datapath:dp|tr[6]                                                                                                        ; clk          ; clk         ; 0.000        ; 0.047      ; 0.790      ;
; 0.660 ; controller:con|state[3]                                                                                 ; controller:con|alu_ac[0]                                                                                                 ; clk          ; clk         ; 0.000        ; 0.042      ; 0.786      ;
; 0.660 ; datapath:dp|ir[14]                                                                                      ; controller:con|trc                                                                                                       ; clk          ; clk         ; 0.000        ; 0.038      ; 0.782      ;
; 0.660 ; controller:con|alu_op                                                                                   ; datapath:dp|tr[4]                                                                                                        ; clk          ; clk         ; 0.000        ; 0.047      ; 0.791      ;
; 0.662 ; datapath:dp|tr[7]                                                                                       ; datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ram_block1a68~portb_address_reg0  ; clk          ; clk         ; 0.000        ; 0.233      ; 0.999      ;
; 0.663 ; datapath:dp|pc[7]                                                                                       ; datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ram_block1a3~portb_address_reg0   ; clk          ; clk         ; 0.000        ; 0.229      ; 0.996      ;
; 0.668 ; datapath:dp|tr[7]                                                                                       ; datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ram_block1a3~portb_address_reg0   ; clk          ; clk         ; 0.000        ; 0.234      ; 1.006      ;
; 0.669 ; datapath:dp|ir[8]                                                                                       ; datapath:dp|pc[6]                                                                                                        ; clk          ; clk         ; 0.000        ; 0.037      ; 0.790      ;
; 0.671 ; datapath:dp|pc[15]                                                                                      ; datapath:dp|RF:rf_instance|regfile~67                                                                                    ; clk          ; clk         ; 0.000        ; 0.245      ; 1.000      ;
; 0.671 ; datapath:dp|ir[8]                                                                                       ; datapath:dp|pc[10]                                                                                                       ; clk          ; clk         ; 0.000        ; 0.052      ; 0.807      ;
; 0.675 ; controller:con|upd_c                                                                                    ; datapath:dp|c                                                                                                            ; clk          ; clk         ; 0.000        ; 0.046      ; 0.805      ;
; 0.677 ; controller:con|state[0]                                                                                 ; controller:con|alu_ac[1]                                                                                                 ; clk          ; clk         ; 0.000        ; 0.043      ; 0.804      ;
; 0.678 ; controller:con|alu_op                                                                                   ; datapath:dp|tr[0]                                                                                                        ; clk          ; clk         ; 0.000        ; 0.043      ; 0.805      ;
; 0.678 ; datapath:dp|ir[8]                                                                                       ; datapath:dp|pc[13]                                                                                                       ; clk          ; clk         ; 0.000        ; 0.052      ; 0.814      ;
; 0.678 ; datapath:dp|RF:rf_instance|regfile~146                                                                  ; datapath:dp|pc[14]                                                                                                       ; clk          ; clk         ; 0.000        ; 0.047      ; 0.809      ;
; 0.681 ; datapath:dp|ir[8]                                                                                       ; datapath:dp|pc[15]                                                                                                       ; clk          ; clk         ; 0.000        ; 0.052      ; 0.817      ;
; 0.681 ; datapath:dp|ir[8]                                                                                       ; datapath:dp|pc[14]                                                                                                       ; clk          ; clk         ; 0.000        ; 0.250      ; 1.015      ;
; 0.682 ; controller:con|state[2]                                                                                 ; controller:con|alu_bc[1]                                                                                                 ; clk          ; clk         ; 0.000        ; 0.046      ; 0.812      ;
; 0.683 ; datapath:dp|RF:rf_instance|regfile~114                                                                  ; datapath:dp|pc[14]                                                                                                       ; clk          ; clk         ; 0.000        ; 0.032      ; 0.799      ;
; 0.683 ; datapath:dp|ir[8]                                                                                       ; datapath:dp|pc[5]                                                                                                        ; clk          ; clk         ; 0.000        ; 0.052      ; 0.819      ;
; 0.689 ; controller:con|state[1]                                                                                 ; controller:con|trc                                                                                                       ; clk          ; clk         ; 0.000        ; 0.039      ; 0.812      ;
; 0.689 ; controller:con|m_rac                                                                                    ; datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ram_block1a11~portb_address_reg0  ; clk          ; clk         ; 0.000        ; 0.223      ; 1.016      ;
; 0.698 ; controller:con|trc                                                                                      ; datapath:dp|tr[13]                                                                                                       ; clk          ; clk         ; 0.000        ; 0.045      ; 0.827      ;
; 0.700 ; controller:con|trc                                                                                      ; datapath:dp|tr[7]                                                                                                        ; clk          ; clk         ; 0.000        ; 0.046      ; 0.830      ;
; 0.701 ; datapath:dp|tr[7]                                                                                       ; datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ram_block1a32~porta_address_reg0  ; clk          ; clk         ; 0.000        ; 0.222      ; 1.027      ;
; 0.704 ; datapath:dp|RF:rf_instance|regfile~79                                                                   ; datapath:dp|pc[11]                                                                                                       ; clk          ; clk         ; 0.000        ; 0.037      ; 0.825      ;
+-------+---------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


----------------------------------------------
; Fast 1200mV 0C Model Metastability Summary ;
----------------------------------------------
No synchronizer chains to report.


+---------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                             ;
+------------------+-----------+-------+----------+---------+---------------------+
; Clock            ; Setup     ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+------------------+-----------+-------+----------+---------+---------------------+
; Worst-case Slack ; -9.858    ; 0.183 ; N/A      ; N/A     ; -3.000              ;
;  clk             ; -9.858    ; 0.183 ; N/A      ; N/A     ; -3.000              ;
; Design-wide TNS  ; -5173.066 ; 0.0   ; 0.0      ; 0.0     ; -1327.088           ;
;  clk             ; -5173.066 ; 0.000 ; N/A      ; N/A     ; -1327.088           ;
+------------------+-----------+-------+----------+---------+---------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                    ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin           ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; start         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; clk                     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; rst                     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; mem_w                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; wa[14]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; wa[13]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; wa[15]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; inst[15]                ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; wa[0]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; wa[1]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; wa[2]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; wa[3]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; wa[4]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; wa[5]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; wa[6]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; wa[7]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; wa[8]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; wa[9]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; wa[10]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; wa[11]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; wa[12]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; inst[14]                ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; inst[13]                ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; inst[12]                ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; inst[9]                 ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; inst[8]                 ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; inst[7]                 ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; inst[6]                 ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; inst[5]                 ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; inst[4]                 ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; inst[3]                 ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; inst[2]                 ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; inst[1]                 ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; inst[0]                 ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; inst[11]                ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; inst[10]                ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_DATA0~          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; start         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.44e-09 V                   ; 2.38 V              ; -0.0145 V           ; 0.169 V                              ; 0.026 V                              ; 4.83e-10 s                  ; 4.71e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.44e-09 V                  ; 2.38 V             ; -0.0145 V          ; 0.169 V                             ; 0.026 V                             ; 4.83e-10 s                 ; 4.71e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.45e-09 V                   ; 2.38 V              ; -0.0609 V           ; 0.148 V                              ; 0.095 V                              ; 2.82e-10 s                  ; 2.59e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.45e-09 V                  ; 2.38 V             ; -0.0609 V          ; 0.148 V                             ; 0.095 V                             ; 2.82e-10 s                 ; 2.59e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.61e-09 V                   ; 2.38 V              ; -0.00274 V          ; 0.141 V                              ; 0.006 V                              ; 4.7e-10 s                   ; 6.02e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 5.61e-09 V                  ; 2.38 V             ; -0.00274 V         ; 0.141 V                             ; 0.006 V                             ; 4.7e-10 s                  ; 6.02e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; start         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.16e-07 V                   ; 2.35 V              ; -0.00832 V          ; 0.101 V                              ; 0.024 V                              ; 6.39e-10 s                  ; 6e-10 s                     ; Yes                        ; Yes                        ; 2.32 V                      ; 7.16e-07 V                  ; 2.35 V             ; -0.00832 V         ; 0.101 V                             ; 0.024 V                             ; 6.39e-10 s                 ; 6e-10 s                    ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.74e-07 V                   ; 2.36 V              ; -0.0201 V           ; 0.072 V                              ; 0.033 V                              ; 4.04e-10 s                  ; 3.29e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 5.74e-07 V                  ; 2.36 V             ; -0.0201 V          ; 0.072 V                             ; 0.033 V                             ; 4.04e-10 s                 ; 3.29e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 9.45e-07 V                   ; 2.35 V              ; -0.00643 V          ; 0.081 V                              ; 0.031 V                              ; 5.31e-10 s                  ; 7.59e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 9.45e-07 V                  ; 2.35 V             ; -0.00643 V         ; 0.081 V                             ; 0.031 V                             ; 5.31e-10 s                 ; 7.59e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; start         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.22e-08 V                   ; 2.74 V              ; -0.06 V             ; 0.158 V                              ; 0.08 V                               ; 2.68e-10 s                  ; 2.19e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.22e-08 V                  ; 2.74 V             ; -0.06 V            ; 0.158 V                             ; 0.08 V                              ; 2.68e-10 s                 ; 2.19e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.54e-08 V                   ; 2.7 V               ; -0.00943 V          ; 0.276 V                              ; 0.035 V                              ; 3.19e-10 s                  ; 4.99e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 3.54e-08 V                  ; 2.7 V              ; -0.00943 V         ; 0.276 V                             ; 0.035 V                             ; 3.19e-10 s                 ; 4.99e-10 s                 ; No                        ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-------------------------------------------------------------------+
; Setup Transfers                                                   ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; clk        ; clk      ; 2625823  ; 0        ; 0        ; 0        ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------+
; Hold Transfers                                                    ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; clk        ; clk      ; 2625823  ; 0        ; 0        ; 0        ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths Summary                    ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 34    ; 34   ;
; Unconstrained Input Port Paths  ; 2589  ; 2589 ;
; Unconstrained Output Ports      ; 1     ; 1    ;
; Unconstrained Output Port Paths ; 1     ; 1    ;
+---------------------------------+-------+------+


+-------------------------------------+
; Clock Status Summary                ;
+--------+-------+------+-------------+
; Target ; Clock ; Type ; Status      ;
+--------+-------+------+-------------+
; clk    ; clk   ; Base ; Constrained ;
+--------+-------+------+-------------+


+---------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                         ;
+------------+--------------------------------------------------------------------------------------+
; Input Port ; Comment                                                                              ;
+------------+--------------------------------------------------------------------------------------+
; inst[0]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; inst[1]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; inst[2]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; inst[3]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; inst[4]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; inst[5]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; inst[6]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; inst[7]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; inst[8]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; inst[9]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; inst[10]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; inst[11]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; inst[12]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; inst[13]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; inst[14]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; inst[15]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; mem_w      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; rst        ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; wa[0]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; wa[1]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; wa[2]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; wa[3]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; wa[4]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; wa[5]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; wa[6]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; wa[7]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; wa[8]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; wa[9]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; wa[10]     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; wa[11]     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; wa[12]     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; wa[13]     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; wa[14]     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; wa[15]     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+------------+--------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                          ;
+-------------+---------------------------------------------------------------------------------------+
; Output Port ; Comment                                                                               ;
+-------------+---------------------------------------------------------------------------------------+
; start       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-------------+---------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                         ;
+------------+--------------------------------------------------------------------------------------+
; Input Port ; Comment                                                                              ;
+------------+--------------------------------------------------------------------------------------+
; inst[0]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; inst[1]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; inst[2]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; inst[3]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; inst[4]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; inst[5]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; inst[6]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; inst[7]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; inst[8]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; inst[9]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; inst[10]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; inst[11]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; inst[12]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; inst[13]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; inst[14]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; inst[15]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; mem_w      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; rst        ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; wa[0]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; wa[1]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; wa[2]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; wa[3]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; wa[4]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; wa[5]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; wa[6]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; wa[7]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; wa[8]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; wa[9]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; wa[10]     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; wa[11]     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; wa[12]     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; wa[13]     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; wa[14]     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; wa[15]     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+------------+--------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                          ;
+-------------+---------------------------------------------------------------------------------------+
; Output Port ; Comment                                                                               ;
+-------------+---------------------------------------------------------------------------------------+
; start       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-------------+---------------------------------------------------------------------------------------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Timing Analyzer
    Info: Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition
    Info: Processing started: Thu May 20 13:18:02 2021
Info: Command: quartus_sta IITB-proc -c IITB-proc
Info: qsta_default_script.tcl version: #1
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20029): Only one processor detected - disabling parallel compilation
Info (21076): High junction temperature operating condition is not set. Assuming a default value of '85'.
Info (21076): Low junction temperature operating condition is not set. Assuming a default value of '0'.
Critical Warning (332012): Synopsys Design Constraints File file not found: 'IITB-proc.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name clk clk
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Info: Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -9.858
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -9.858           -5173.066 clk 
Info (332146): Worst-case hold slack is 0.353
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.353               0.000 clk 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000           -1327.088 clk 
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -8.769
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -8.769           -4578.359 clk 
Info (332146): Worst-case hold slack is 0.307
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.307               0.000 clk 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000           -1327.088 clk 
Info: Analyzing Fast 1200mV 0C Model
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -5.343
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -5.343           -2744.084 clk 
Info (332146): Worst-case hold slack is 0.183
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.183               0.000 clk 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000            -820.444 clk 
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus Prime Timing Analyzer was successful. 0 errors, 5 warnings
    Info: Peak virtual memory: 467 megabytes
    Info: Processing ended: Thu May 20 13:18:07 2021
    Info: Elapsed time: 00:00:05
    Info: Total CPU time (on all processors): 00:00:04


