// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2018.2
// Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module Filter2D (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_continue,
        ap_idle,
        ap_ready,
        p_src_rows_V,
        p_src_cols_V,
        p_src_data_stream_V_dout,
        p_src_data_stream_V_empty_n,
        p_src_data_stream_V_read,
        p_dst_data_stream_V_din,
        p_dst_data_stream_V_full_n,
        p_dst_data_stream_V_write,
        p_kernel_val_0_V_0_dout,
        p_kernel_val_0_V_0_empty_n,
        p_kernel_val_0_V_0_read,
        p_kernel_val_0_V_1_dout,
        p_kernel_val_0_V_1_empty_n,
        p_kernel_val_0_V_1_read,
        p_kernel_val_0_V_2_dout,
        p_kernel_val_0_V_2_empty_n,
        p_kernel_val_0_V_2_read,
        p_kernel_val_0_V_3_dout,
        p_kernel_val_0_V_3_empty_n,
        p_kernel_val_0_V_3_read,
        p_kernel_val_0_V_4_dout,
        p_kernel_val_0_V_4_empty_n,
        p_kernel_val_0_V_4_read,
        p_kernel_val_1_V_0_dout,
        p_kernel_val_1_V_0_empty_n,
        p_kernel_val_1_V_0_read,
        p_kernel_val_1_V_1_dout,
        p_kernel_val_1_V_1_empty_n,
        p_kernel_val_1_V_1_read,
        p_kernel_val_1_V_2_dout,
        p_kernel_val_1_V_2_empty_n,
        p_kernel_val_1_V_2_read,
        p_kernel_val_1_V_3_dout,
        p_kernel_val_1_V_3_empty_n,
        p_kernel_val_1_V_3_read,
        p_kernel_val_1_V_4_dout,
        p_kernel_val_1_V_4_empty_n,
        p_kernel_val_1_V_4_read,
        p_kernel_val_2_V_0_dout,
        p_kernel_val_2_V_0_empty_n,
        p_kernel_val_2_V_0_read,
        p_kernel_val_2_V_1_dout,
        p_kernel_val_2_V_1_empty_n,
        p_kernel_val_2_V_1_read,
        p_kernel_val_2_V_2_dout,
        p_kernel_val_2_V_2_empty_n,
        p_kernel_val_2_V_2_read,
        p_kernel_val_2_V_3_dout,
        p_kernel_val_2_V_3_empty_n,
        p_kernel_val_2_V_3_read,
        p_kernel_val_2_V_4_dout,
        p_kernel_val_2_V_4_empty_n,
        p_kernel_val_2_V_4_read,
        p_kernel_val_3_V_0_dout,
        p_kernel_val_3_V_0_empty_n,
        p_kernel_val_3_V_0_read,
        p_kernel_val_3_V_1_dout,
        p_kernel_val_3_V_1_empty_n,
        p_kernel_val_3_V_1_read,
        p_kernel_val_3_V_2_dout,
        p_kernel_val_3_V_2_empty_n,
        p_kernel_val_3_V_2_read,
        p_kernel_val_3_V_3_dout,
        p_kernel_val_3_V_3_empty_n,
        p_kernel_val_3_V_3_read,
        p_kernel_val_3_V_4_dout,
        p_kernel_val_3_V_4_empty_n,
        p_kernel_val_3_V_4_read,
        p_kernel_val_4_V_0_dout,
        p_kernel_val_4_V_0_empty_n,
        p_kernel_val_4_V_0_read,
        p_kernel_val_4_V_1_dout,
        p_kernel_val_4_V_1_empty_n,
        p_kernel_val_4_V_1_read,
        p_kernel_val_4_V_2_dout,
        p_kernel_val_4_V_2_empty_n,
        p_kernel_val_4_V_2_read,
        p_kernel_val_4_V_3_dout,
        p_kernel_val_4_V_3_empty_n,
        p_kernel_val_4_V_3_read,
        p_kernel_val_4_V_4_dout,
        p_kernel_val_4_V_4_empty_n,
        p_kernel_val_4_V_4_read
);

parameter    ap_ST_fsm_state1 = 6'd1;
parameter    ap_ST_fsm_state2 = 6'd2;
parameter    ap_ST_fsm_state3 = 6'd4;
parameter    ap_ST_fsm_state4 = 6'd8;
parameter    ap_ST_fsm_pp0_stage0 = 6'd16;
parameter    ap_ST_fsm_state19 = 6'd32;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
input   ap_continue;
output   ap_idle;
output   ap_ready;
input  [31:0] p_src_rows_V;
input  [31:0] p_src_cols_V;
input  [7:0] p_src_data_stream_V_dout;
input   p_src_data_stream_V_empty_n;
output   p_src_data_stream_V_read;
output  [7:0] p_dst_data_stream_V_din;
input   p_dst_data_stream_V_full_n;
output   p_dst_data_stream_V_write;
input  [7:0] p_kernel_val_0_V_0_dout;
input   p_kernel_val_0_V_0_empty_n;
output   p_kernel_val_0_V_0_read;
input  [7:0] p_kernel_val_0_V_1_dout;
input   p_kernel_val_0_V_1_empty_n;
output   p_kernel_val_0_V_1_read;
input  [7:0] p_kernel_val_0_V_2_dout;
input   p_kernel_val_0_V_2_empty_n;
output   p_kernel_val_0_V_2_read;
input  [7:0] p_kernel_val_0_V_3_dout;
input   p_kernel_val_0_V_3_empty_n;
output   p_kernel_val_0_V_3_read;
input  [7:0] p_kernel_val_0_V_4_dout;
input   p_kernel_val_0_V_4_empty_n;
output   p_kernel_val_0_V_4_read;
input  [7:0] p_kernel_val_1_V_0_dout;
input   p_kernel_val_1_V_0_empty_n;
output   p_kernel_val_1_V_0_read;
input  [7:0] p_kernel_val_1_V_1_dout;
input   p_kernel_val_1_V_1_empty_n;
output   p_kernel_val_1_V_1_read;
input  [7:0] p_kernel_val_1_V_2_dout;
input   p_kernel_val_1_V_2_empty_n;
output   p_kernel_val_1_V_2_read;
input  [7:0] p_kernel_val_1_V_3_dout;
input   p_kernel_val_1_V_3_empty_n;
output   p_kernel_val_1_V_3_read;
input  [7:0] p_kernel_val_1_V_4_dout;
input   p_kernel_val_1_V_4_empty_n;
output   p_kernel_val_1_V_4_read;
input  [7:0] p_kernel_val_2_V_0_dout;
input   p_kernel_val_2_V_0_empty_n;
output   p_kernel_val_2_V_0_read;
input  [7:0] p_kernel_val_2_V_1_dout;
input   p_kernel_val_2_V_1_empty_n;
output   p_kernel_val_2_V_1_read;
input  [7:0] p_kernel_val_2_V_2_dout;
input   p_kernel_val_2_V_2_empty_n;
output   p_kernel_val_2_V_2_read;
input  [7:0] p_kernel_val_2_V_3_dout;
input   p_kernel_val_2_V_3_empty_n;
output   p_kernel_val_2_V_3_read;
input  [7:0] p_kernel_val_2_V_4_dout;
input   p_kernel_val_2_V_4_empty_n;
output   p_kernel_val_2_V_4_read;
input  [7:0] p_kernel_val_3_V_0_dout;
input   p_kernel_val_3_V_0_empty_n;
output   p_kernel_val_3_V_0_read;
input  [7:0] p_kernel_val_3_V_1_dout;
input   p_kernel_val_3_V_1_empty_n;
output   p_kernel_val_3_V_1_read;
input  [7:0] p_kernel_val_3_V_2_dout;
input   p_kernel_val_3_V_2_empty_n;
output   p_kernel_val_3_V_2_read;
input  [7:0] p_kernel_val_3_V_3_dout;
input   p_kernel_val_3_V_3_empty_n;
output   p_kernel_val_3_V_3_read;
input  [7:0] p_kernel_val_3_V_4_dout;
input   p_kernel_val_3_V_4_empty_n;
output   p_kernel_val_3_V_4_read;
input  [7:0] p_kernel_val_4_V_0_dout;
input   p_kernel_val_4_V_0_empty_n;
output   p_kernel_val_4_V_0_read;
input  [7:0] p_kernel_val_4_V_1_dout;
input   p_kernel_val_4_V_1_empty_n;
output   p_kernel_val_4_V_1_read;
input  [7:0] p_kernel_val_4_V_2_dout;
input   p_kernel_val_4_V_2_empty_n;
output   p_kernel_val_4_V_2_read;
input  [7:0] p_kernel_val_4_V_3_dout;
input   p_kernel_val_4_V_3_empty_n;
output   p_kernel_val_4_V_3_read;
input  [7:0] p_kernel_val_4_V_4_dout;
input   p_kernel_val_4_V_4_empty_n;
output   p_kernel_val_4_V_4_read;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg p_src_data_stream_V_read;
reg p_dst_data_stream_V_write;
reg p_kernel_val_0_V_0_read;
reg p_kernel_val_0_V_1_read;
reg p_kernel_val_0_V_2_read;
reg p_kernel_val_0_V_3_read;
reg p_kernel_val_0_V_4_read;
reg p_kernel_val_1_V_0_read;
reg p_kernel_val_1_V_1_read;
reg p_kernel_val_1_V_2_read;
reg p_kernel_val_1_V_3_read;
reg p_kernel_val_1_V_4_read;
reg p_kernel_val_2_V_0_read;
reg p_kernel_val_2_V_1_read;
reg p_kernel_val_2_V_2_read;
reg p_kernel_val_2_V_3_read;
reg p_kernel_val_2_V_4_read;
reg p_kernel_val_3_V_0_read;
reg p_kernel_val_3_V_1_read;
reg p_kernel_val_3_V_2_read;
reg p_kernel_val_3_V_3_read;
reg p_kernel_val_3_V_4_read;
reg p_kernel_val_4_V_0_read;
reg p_kernel_val_4_V_1_read;
reg p_kernel_val_4_V_2_read;
reg p_kernel_val_4_V_3_read;
reg p_kernel_val_4_V_4_read;

reg    ap_done_reg;
(* fsm_encoding = "none" *) reg   [5:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
reg    p_src_data_stream_V_blk_n;
reg    ap_enable_reg_pp0_iter2;
wire    ap_block_pp0_stage0;
reg   [0:0] exitcond388_i_i_reg_3405;
reg   [0:0] exitcond388_i_i_reg_3405_pp0_iter1_reg;
reg   [0:0] or_cond_i_i_i_reg_3437;
reg   [0:0] tmp_17_i_reg_3254;
reg   [0:0] tmp_2_i_reg_3249;
reg    p_dst_data_stream_V_blk_n;
reg    ap_enable_reg_pp0_iter13;
reg   [0:0] or_cond_i_i_reg_3433;
reg   [0:0] or_cond_i_i_reg_3433_pp0_iter12_reg;
reg    p_kernel_val_0_V_0_blk_n;
reg    p_kernel_val_0_V_1_blk_n;
reg    p_kernel_val_0_V_2_blk_n;
reg    p_kernel_val_0_V_3_blk_n;
reg    p_kernel_val_0_V_4_blk_n;
reg    p_kernel_val_1_V_0_blk_n;
reg    p_kernel_val_1_V_1_blk_n;
reg    p_kernel_val_1_V_2_blk_n;
reg    p_kernel_val_1_V_3_blk_n;
reg    p_kernel_val_1_V_4_blk_n;
reg    p_kernel_val_2_V_0_blk_n;
reg    p_kernel_val_2_V_1_blk_n;
reg    p_kernel_val_2_V_2_blk_n;
reg    p_kernel_val_2_V_3_blk_n;
reg    p_kernel_val_2_V_4_blk_n;
reg    p_kernel_val_3_V_0_blk_n;
reg    p_kernel_val_3_V_1_blk_n;
reg    p_kernel_val_3_V_2_blk_n;
reg    p_kernel_val_3_V_3_blk_n;
reg    p_kernel_val_3_V_4_blk_n;
reg    p_kernel_val_4_V_0_blk_n;
reg    p_kernel_val_4_V_1_blk_n;
reg    p_kernel_val_4_V_2_blk_n;
reg    p_kernel_val_4_V_3_blk_n;
reg    p_kernel_val_4_V_4_blk_n;
reg   [31:0] t_V_1_reg_934;
reg   [7:0] reg_945;
wire    ap_block_state5_pp0_stage0_iter0;
wire    ap_block_state6_pp0_stage0_iter1;
reg    ap_predicate_op286_read_state7;
reg    ap_predicate_op287_read_state7;
reg    ap_block_state7_pp0_stage0_iter2;
wire    ap_block_state8_pp0_stage0_iter3;
wire    ap_block_state9_pp0_stage0_iter4;
wire    ap_block_state10_pp0_stage0_iter5;
wire    ap_block_state11_pp0_stage0_iter6;
wire    ap_block_state12_pp0_stage0_iter7;
wire    ap_block_state13_pp0_stage0_iter8;
wire    ap_block_state14_pp0_stage0_iter9;
wire    ap_block_state15_pp0_stage0_iter10;
wire    ap_block_state16_pp0_stage0_iter11;
wire    ap_block_state17_pp0_stage0_iter12;
reg    ap_block_state18_pp0_stage0_iter13;
reg    ap_block_pp0_stage0_11001;
reg   [7:0] reg_945_pp0_iter3_reg;
reg    ap_block_state1;
wire   [31:0] tmp_i_fu_954_p2;
wire   [31:0] tmp_1_i_fu_960_p2;
wire   [31:0] p_neg393_i_i_fu_966_p2;
wire   [31:0] tmp_11_i_fu_972_p2;
wire   [31:0] tmp_135_i_fu_984_p2;
wire  signed [15:0] OP2_V_0_i_fu_990_p1;
reg  signed [15:0] OP2_V_0_i_reg_3111;
wire  signed [15:0] OP2_V_0_1_i_fu_994_p1;
reg  signed [15:0] OP2_V_0_1_i_reg_3116;
wire  signed [15:0] OP2_V_0_2_i_fu_998_p1;
reg  signed [15:0] OP2_V_0_2_i_reg_3121;
wire  signed [15:0] OP2_V_0_3_i_fu_1002_p1;
reg  signed [15:0] OP2_V_0_3_i_reg_3126;
wire  signed [15:0] OP2_V_0_4_i_fu_1006_p1;
reg  signed [15:0] OP2_V_0_4_i_reg_3131;
wire  signed [15:0] OP2_V_1_i_fu_1010_p1;
reg  signed [15:0] OP2_V_1_i_reg_3136;
wire  signed [15:0] OP2_V_1_1_i_fu_1014_p1;
reg  signed [15:0] OP2_V_1_1_i_reg_3141;
wire  signed [15:0] OP2_V_1_2_i_fu_1018_p1;
reg  signed [15:0] OP2_V_1_2_i_reg_3146;
wire  signed [15:0] OP2_V_1_3_i_fu_1022_p1;
reg  signed [15:0] OP2_V_1_3_i_reg_3151;
wire  signed [15:0] OP2_V_1_4_i_fu_1026_p1;
reg  signed [15:0] OP2_V_1_4_i_reg_3156;
wire  signed [15:0] OP2_V_2_i_fu_1030_p1;
reg  signed [15:0] OP2_V_2_i_reg_3161;
wire  signed [15:0] OP2_V_2_1_i_fu_1034_p1;
reg  signed [15:0] OP2_V_2_1_i_reg_3166;
wire  signed [15:0] OP2_V_2_2_i_fu_1038_p1;
reg  signed [15:0] OP2_V_2_2_i_reg_3171;
wire  signed [15:0] OP2_V_2_3_i_fu_1042_p1;
reg  signed [15:0] OP2_V_2_3_i_reg_3176;
wire  signed [15:0] OP2_V_2_4_i_fu_1046_p1;
reg  signed [15:0] OP2_V_2_4_i_reg_3181;
wire  signed [15:0] OP2_V_3_i_fu_1050_p1;
reg  signed [15:0] OP2_V_3_i_reg_3186;
wire  signed [15:0] OP2_V_3_1_i_fu_1054_p1;
reg  signed [15:0] OP2_V_3_1_i_reg_3191;
wire  signed [15:0] OP2_V_3_2_i_fu_1058_p1;
reg  signed [15:0] OP2_V_3_2_i_reg_3196;
wire  signed [15:0] OP2_V_3_3_i_fu_1062_p1;
reg  signed [15:0] OP2_V_3_3_i_reg_3201;
wire  signed [15:0] OP2_V_3_4_i_fu_1066_p1;
reg  signed [15:0] OP2_V_3_4_i_reg_3206;
wire  signed [15:0] OP2_V_4_i_fu_1070_p1;
reg  signed [15:0] OP2_V_4_i_reg_3211;
wire  signed [15:0] OP2_V_4_1_i_fu_1074_p1;
reg  signed [15:0] OP2_V_4_1_i_reg_3216;
wire  signed [15:0] OP2_V_4_2_i_fu_1078_p1;
reg  signed [15:0] OP2_V_4_2_i_reg_3221;
wire  signed [15:0] OP2_V_4_3_i_fu_1082_p1;
reg  signed [15:0] OP2_V_4_3_i_reg_3226;
wire  signed [15:0] OP2_V_4_4_i_fu_1086_p1;
reg  signed [15:0] OP2_V_4_4_i_reg_3231;
wire   [31:0] tmp_10_i_fu_1096_p2;
wire   [31:0] i_V_fu_1107_p2;
reg   [31:0] i_V_reg_3244;
wire    ap_CS_fsm_state2;
wire   [0:0] tmp_2_i_fu_1113_p2;
wire   [0:0] exitcond389_i_i_fu_1102_p2;
wire   [0:0] tmp_17_i_fu_1118_p2;
wire   [0:0] tmp_93_i_fu_1124_p2;
reg   [0:0] tmp_93_i_reg_3259;
wire   [0:0] tmp_93_1_i_fu_1130_p2;
reg   [0:0] tmp_93_1_i_reg_3263;
wire   [0:0] tmp_93_2_i_fu_1136_p2;
reg   [0:0] tmp_93_2_i_reg_3267;
wire   [0:0] tmp_115_i_fu_1142_p2;
reg   [0:0] tmp_115_i_reg_3271;
wire   [31:0] tmp_118_i_fu_1147_p2;
reg   [31:0] tmp_118_i_reg_3280;
wire   [31:0] p_p2_i425_i_i_fu_1167_p3;
reg   [31:0] p_p2_i425_i_i_reg_3287;
wire   [31:0] p_assign_6_1_i_fu_1175_p2;
reg   [31:0] p_assign_6_1_i_reg_3294;
wire   [31:0] p_p2_i425_i_1_i_fu_1195_p3;
reg   [31:0] p_p2_i425_i_1_i_reg_3301;
wire   [31:0] p_assign_6_2_i_fu_1203_p2;
reg   [31:0] p_assign_6_2_i_reg_3308;
wire   [31:0] p_p2_i425_i_2_i_fu_1223_p3;
reg   [31:0] p_p2_i425_i_2_i_reg_3315;
wire   [31:0] p_assign_6_3_i_fu_1231_p2;
reg   [31:0] p_assign_6_3_i_reg_3322;
wire   [31:0] p_p2_i425_i_3_i_fu_1251_p3;
reg   [31:0] p_p2_i425_i_3_i_reg_3329;
wire   [31:0] p_assign_6_4_i_fu_1259_p2;
reg   [31:0] p_assign_6_4_i_reg_3336;
wire   [31:0] p_p2_i425_i_4_i_fu_1279_p3;
reg   [31:0] p_p2_i425_i_4_i_reg_3343;
wire   [31:0] y_1_i_fu_1449_p3;
reg   [31:0] y_1_i_reg_3350;
wire    ap_CS_fsm_state3;
wire   [31:0] y_1_1_i_fu_1463_p3;
reg   [31:0] y_1_1_i_reg_3355;
wire   [31:0] y_1_2_i_fu_1477_p3;
reg   [31:0] y_1_2_i_reg_3360;
wire   [31:0] y_1_3_i_fu_1491_p3;
reg   [31:0] y_1_3_i_reg_3365;
wire   [31:0] y_1_4_i_fu_1505_p3;
reg   [31:0] y_1_4_i_reg_3370;
wire   [0:0] tmp_48_0_not_i_fu_1512_p2;
reg   [0:0] tmp_48_0_not_i_reg_3375;
wire    ap_CS_fsm_state4;
wire   [2:0] tmp_27_fu_1521_p1;
reg   [2:0] tmp_27_reg_3380;
wire   [2:0] tmp_28_fu_1529_p1;
reg   [2:0] tmp_28_reg_3385;
wire   [2:0] tmp_29_fu_1537_p1;
reg   [2:0] tmp_29_reg_3390;
wire   [2:0] tmp_30_fu_1545_p1;
reg   [2:0] tmp_30_reg_3395;
wire   [2:0] tmp_31_fu_1553_p1;
reg   [2:0] tmp_31_reg_3400;
wire   [0:0] exitcond388_i_i_fu_1557_p2;
wire    ap_CS_fsm_pp0_stage0;
reg   [0:0] exitcond388_i_i_reg_3405_pp0_iter2_reg;
reg   [0:0] exitcond388_i_i_reg_3405_pp0_iter3_reg;
reg   [0:0] exitcond388_i_i_reg_3405_pp0_iter4_reg;
reg   [0:0] exitcond388_i_i_reg_3405_pp0_iter5_reg;
reg   [0:0] exitcond388_i_i_reg_3405_pp0_iter6_reg;
reg   [0:0] exitcond388_i_i_reg_3405_pp0_iter7_reg;
reg   [0:0] exitcond388_i_i_reg_3405_pp0_iter8_reg;
wire   [31:0] j_V_fu_1562_p2;
reg    ap_enable_reg_pp0_iter0;
wire   [31:0] ImagLoc_x_fu_1584_p2;
reg   [31:0] ImagLoc_x_reg_3414;
reg   [0:0] tmp_33_reg_3420;
wire   [31:0] p_p2_i_i_i_fu_1612_p3;
reg   [31:0] p_p2_i_i_i_reg_3426;
wire   [0:0] or_cond_i_i_fu_1620_p2;
reg   [0:0] or_cond_i_i_reg_3433_pp0_iter1_reg;
reg   [0:0] or_cond_i_i_reg_3433_pp0_iter2_reg;
reg   [0:0] or_cond_i_i_reg_3433_pp0_iter3_reg;
reg   [0:0] or_cond_i_i_reg_3433_pp0_iter4_reg;
reg   [0:0] or_cond_i_i_reg_3433_pp0_iter5_reg;
reg   [0:0] or_cond_i_i_reg_3433_pp0_iter6_reg;
reg   [0:0] or_cond_i_i_reg_3433_pp0_iter7_reg;
reg   [0:0] or_cond_i_i_reg_3433_pp0_iter8_reg;
reg   [0:0] or_cond_i_i_reg_3433_pp0_iter9_reg;
reg   [0:0] or_cond_i_i_reg_3433_pp0_iter10_reg;
reg   [0:0] or_cond_i_i_reg_3433_pp0_iter11_reg;
wire   [0:0] or_cond_i_i_i_fu_1634_p2;
reg   [0:0] or_cond_i_i_i_reg_3437_pp0_iter2_reg;
reg   [0:0] or_cond_i_i_i_reg_3437_pp0_iter3_reg;
wire   [31:0] x_fu_1672_p3;
reg   [31:0] x_reg_3441;
wire   [0:0] brmerge_i_fu_1679_p2;
reg   [0:0] brmerge_i_reg_3447;
reg   [0:0] brmerge_i_reg_3447_pp0_iter2_reg;
reg   [10:0] k_buf_0_val_5_addr_reg_3456;
wire   [2:0] tmp_35_fu_1696_p1;
reg   [2:0] tmp_35_reg_3462;
reg   [10:0] k_buf_0_val_6_addr_reg_3471;
reg   [10:0] k_buf_0_val_6_addr_reg_3471_pp0_iter3_reg;
reg   [10:0] k_buf_0_val_7_addr_reg_3477;
reg   [10:0] k_buf_0_val_7_addr_reg_3477_pp0_iter3_reg;
reg   [10:0] k_buf_0_val_8_addr_reg_3483;
reg   [10:0] k_buf_0_val_8_addr_reg_3483_pp0_iter3_reg;
reg   [10:0] k_buf_0_val_9_addr_reg_3489;
reg   [10:0] k_buf_0_val_9_addr_reg_3489_pp0_iter3_reg;
wire   [7:0] k_buf_0_val_5_q0;
reg   [7:0] k_buf_0_val_5_load_reg_3495;
reg    ap_enable_reg_pp0_iter3;
wire   [7:0] col_buf_0_val_0_0_fu_1760_p3;
reg   [7:0] col_buf_0_val_0_0_reg_3500;
wire   [7:0] k_buf_0_val_6_q0;
reg   [7:0] k_buf_0_val_6_load_reg_3510;
wire   [7:0] col_buf_0_val_1_0_fu_1782_p3;
reg   [7:0] col_buf_0_val_1_0_reg_3515;
wire   [7:0] k_buf_0_val_7_q0;
reg   [7:0] k_buf_0_val_7_load_reg_3525;
wire   [7:0] col_buf_0_val_2_0_fu_1804_p3;
reg   [7:0] col_buf_0_val_2_0_reg_3530;
wire   [7:0] k_buf_0_val_8_q0;
reg   [7:0] k_buf_0_val_8_load_reg_3540;
wire   [7:0] col_buf_0_val_3_0_fu_1826_p3;
reg   [7:0] col_buf_0_val_3_0_reg_3545;
wire   [7:0] col_buf_0_val_4_0_fu_1848_p3;
reg   [7:0] col_buf_0_val_4_0_reg_3555;
wire   [7:0] src_kernel_win_0_va_20_fu_1958_p3;
reg   [7:0] src_kernel_win_0_va_20_reg_3565;
reg   [7:0] src_kernel_win_0_va_20_reg_3565_pp0_iter5_reg;
reg   [7:0] src_kernel_win_0_va_20_reg_3565_pp0_iter6_reg;
reg   [7:0] src_kernel_win_0_va_20_reg_3565_pp0_iter7_reg;
wire   [7:0] src_kernel_win_0_va_21_fu_1974_p3;
reg   [7:0] src_kernel_win_0_va_21_reg_3571;
reg   [7:0] src_kernel_win_0_va_21_reg_3571_pp0_iter5_reg;
reg   [7:0] src_kernel_win_0_va_21_reg_3571_pp0_iter6_reg;
reg   [7:0] src_kernel_win_0_va_21_reg_3571_pp0_iter7_reg;
wire   [7:0] src_kernel_win_0_va_22_fu_1990_p3;
reg   [7:0] src_kernel_win_0_va_22_reg_3576;
reg   [7:0] src_kernel_win_0_va_22_reg_3576_pp0_iter5_reg;
reg   [7:0] src_kernel_win_0_va_22_reg_3576_pp0_iter6_reg;
wire   [7:0] src_kernel_win_0_va_23_fu_2006_p3;
reg   [7:0] src_kernel_win_0_va_23_reg_3582;
wire   [7:0] src_kernel_win_0_va_24_fu_2022_p3;
reg   [7:0] src_kernel_win_0_va_24_reg_3587;
reg   [7:0] src_kernel_win_0_va_29_reg_3592;
reg   [7:0] src_kernel_win_0_va_29_reg_3592_pp0_iter5_reg;
reg   [7:0] src_kernel_win_0_va_29_reg_3592_pp0_iter6_reg;
reg   [7:0] src_kernel_win_0_va_29_reg_3592_pp0_iter7_reg;
reg   [7:0] src_kernel_win_0_va_30_reg_3597;
reg   [7:0] src_kernel_win_0_va_30_reg_3597_pp0_iter5_reg;
reg   [7:0] src_kernel_win_0_va_30_reg_3597_pp0_iter6_reg;
reg   [7:0] src_kernel_win_0_va_30_reg_3597_pp0_iter7_reg;
reg   [7:0] src_kernel_win_0_va_31_reg_3602;
reg   [7:0] src_kernel_win_0_va_31_reg_3602_pp0_iter5_reg;
reg   [7:0] src_kernel_win_0_va_31_reg_3602_pp0_iter6_reg;
reg   [7:0] src_kernel_win_0_va_31_reg_3602_pp0_iter7_reg;
reg   [7:0] src_kernel_win_0_va_31_reg_3602_pp0_iter8_reg;
reg   [7:0] src_kernel_win_0_va_42_reg_3607;
reg   [7:0] src_kernel_win_0_va_43_reg_3612;
reg   [7:0] src_kernel_win_0_va_55_reg_3642;
reg   [7:0] src_kernel_win_0_va_33_reg_3647;
reg   [7:0] src_kernel_win_0_va_33_reg_3647_pp0_iter6_reg;
reg   [7:0] src_kernel_win_0_va_34_reg_3652;
reg   [7:0] src_kernel_win_0_va_34_reg_3652_pp0_iter6_reg;
wire   [15:0] r_V_2_0_1_i_fu_2173_p2;
reg  signed [15:0] r_V_2_0_1_i_reg_3657;
wire   [15:0] r_V_2_0_2_i_fu_2181_p2;
reg  signed [15:0] r_V_2_0_2_i_reg_3662;
wire   [15:0] r_V_2_1_1_i_fu_2197_p2;
reg  signed [15:0] r_V_2_1_1_i_reg_3677;
wire   [15:0] r_V_2_1_4_i_fu_2205_p2;
reg  signed [15:0] r_V_2_1_4_i_reg_3682;
wire   [15:0] r_V_2_2_1_i_fu_2218_p2;
reg  signed [15:0] r_V_2_2_1_i_reg_3692;
wire  signed [16:0] grp_fu_2769_p3;
reg  signed [16:0] p_Val2_4_0_1_i_reg_3697;
reg    ap_enable_reg_pp0_iter6;
wire  signed [16:0] grp_fu_2776_p3;
reg  signed [16:0] tmp13_reg_3702;
wire  signed [16:0] grp_fu_2783_p3;
reg  signed [16:0] tmp15_reg_3707;
wire  signed [16:0] grp_fu_2790_p3;
reg  signed [16:0] tmp21_reg_3712;
reg  signed [16:0] tmp21_reg_3712_pp0_iter7_reg;
wire  signed [16:0] grp_fu_2797_p3;
reg  signed [16:0] tmp22_reg_3717;
wire  signed [18:0] grp_fu_2804_p3;
reg  signed [18:0] tmp14_reg_3722;
reg    ap_enable_reg_pp0_iter7;
wire  signed [17:0] grp_fu_2811_p3;
reg  signed [17:0] tmp16_reg_3727;
wire  signed [15:0] r_V_2_2_2_i_fu_2300_p2;
reg  signed [15:0] r_V_2_2_2_i_reg_3732;
wire  signed [15:0] r_V_2_2_3_i_fu_2308_p2;
reg  signed [15:0] r_V_2_2_3_i_reg_3738;
wire  signed [15:0] r_V_2_2_4_i_fu_2316_p2;
reg  signed [15:0] r_V_2_2_4_i_reg_3743;
wire   [7:0] tmp_38_fu_2321_p1;
reg   [7:0] tmp_38_reg_3749;
reg   [7:0] tmp_38_reg_3749_pp0_iter8_reg;
wire  signed [17:0] grp_fu_2818_p3;
reg  signed [17:0] tmp23_reg_3754;
wire   [7:0] tmp_39_fu_2355_p1;
reg   [7:0] tmp_39_reg_3759;
wire   [19:0] tmp17_fu_2359_p2;
reg   [19:0] tmp17_reg_3764;
wire   [16:0] tmp19_fu_2369_p2;
reg   [16:0] tmp19_reg_3769;
wire   [7:0] tmp_40_fu_2375_p1;
reg   [7:0] tmp_40_reg_3774;
wire  signed [18:0] tmp24_fu_2385_p2;
reg  signed [18:0] tmp24_reg_3779;
wire   [7:0] tmp_41_fu_2391_p1;
reg   [7:0] tmp_41_reg_3784;
reg   [7:0] tmp_41_reg_3784_pp0_iter9_reg;
wire  signed [15:0] r_V_2_3_2_i_fu_2398_p2;
reg  signed [15:0] r_V_2_3_2_i_reg_3789;
wire   [7:0] tmp_43_fu_2403_p1;
reg   [7:0] tmp_43_reg_3794;
wire  signed [15:0] r_V_2_3_3_i_fu_2410_p2;
reg  signed [15:0] r_V_2_3_3_i_reg_3799;
wire   [7:0] tmp_44_fu_2415_p1;
reg   [7:0] tmp_44_reg_3804;
wire  signed [15:0] r_V_2_3_4_i_fu_2422_p2;
reg  signed [15:0] r_V_2_3_4_i_reg_3809;
reg  signed [15:0] r_V_2_3_4_i_reg_3809_pp0_iter9_reg;
wire   [7:0] tmp_45_fu_2427_p1;
reg   [7:0] tmp_45_reg_3814;
wire  signed [15:0] r_V_2_4_2_i_fu_2435_p2;
reg  signed [15:0] r_V_2_4_2_i_reg_3819;
reg  signed [15:0] r_V_2_4_2_i_reg_3819_pp0_iter9_reg;
wire   [7:0] tmp_48_fu_2440_p1;
reg   [7:0] tmp_48_reg_3824;
wire  signed [15:0] r_V_2_4_3_i_fu_2448_p2;
reg  signed [15:0] r_V_2_4_3_i_reg_3829;
reg  signed [15:0] r_V_2_4_3_i_reg_3829_pp0_iter9_reg;
wire   [7:0] tmp_49_fu_2453_p1;
reg   [7:0] tmp_49_reg_3834;
wire  signed [15:0] r_V_2_4_4_i_fu_2460_p2;
reg  signed [15:0] r_V_2_4_4_i_reg_3839;
wire   [7:0] tmp_50_fu_2465_p1;
reg   [7:0] tmp_50_reg_3844;
reg   [7:0] src_kernel_win_0_va_46_reg_3849;
wire   [7:0] tmp_17_fu_2505_p2;
reg   [7:0] tmp_17_reg_3854;
wire   [19:0] p_Val2_4_3_i_fu_2510_p2;
reg   [19:0] p_Val2_4_3_i_reg_3859;
wire  signed [15:0] r_V_2_3_1_i_fu_2519_p2;
reg  signed [15:0] r_V_2_3_1_i_reg_3864;
wire   [7:0] tmp_42_fu_2524_p1;
reg   [7:0] tmp_42_reg_3869;
wire  signed [15:0] r_V_2_4_i_fu_2538_p2;
reg  signed [15:0] r_V_2_4_i_reg_3874;
wire   [7:0] tmp_46_fu_2543_p1;
reg   [7:0] tmp_46_reg_3879;
wire  signed [15:0] r_V_2_4_1_i_fu_2551_p2;
reg  signed [15:0] r_V_2_4_1_i_reg_3884;
wire   [7:0] tmp_47_fu_2556_p1;
reg   [7:0] tmp_47_reg_3889;
wire   [17:0] tmp31_fu_2573_p2;
reg   [17:0] tmp31_reg_3894;
wire   [7:0] tmp35_fu_2583_p2;
reg   [7:0] tmp35_reg_3899;
reg   [7:0] tmp35_reg_3899_pp0_iter10_reg;
wire   [7:0] tmp39_fu_2592_p2;
reg   [7:0] tmp39_reg_3904;
wire   [20:0] tmp25_fu_2634_p2;
reg   [20:0] tmp25_reg_3909;
wire   [17:0] tmp27_fu_2650_p2;
reg   [17:0] tmp27_reg_3914;
wire   [18:0] tmp32_fu_2669_p2;
reg   [18:0] tmp32_reg_3919;
wire   [7:0] tmp33_fu_2675_p2;
reg   [7:0] tmp33_reg_3924;
wire   [7:0] tmp40_fu_2684_p2;
reg   [7:0] tmp40_reg_3929;
reg   [0:0] isneg_reg_3934;
wire   [7:0] p_Val2_1_fu_2718_p2;
reg   [7:0] p_Val2_1_reg_3940;
reg   [12:0] p_Result_3_i_i_i_reg_3945;
wire   [7:0] p_Val2_s_fu_2762_p3;
reg   [7:0] p_Val2_s_reg_3950;
reg    ap_block_pp0_stage0_subdone;
reg    ap_enable_reg_pp0_iter1;
reg    ap_enable_reg_pp0_iter4;
reg    ap_condition_pp0_exit_iter3_state8;
reg    ap_enable_reg_pp0_iter5;
reg    ap_enable_reg_pp0_iter8;
reg    ap_enable_reg_pp0_iter9;
reg    ap_enable_reg_pp0_iter10;
reg    ap_enable_reg_pp0_iter11;
reg    ap_enable_reg_pp0_iter12;
wire   [10:0] k_buf_0_val_5_address0;
reg    k_buf_0_val_5_ce0;
reg    k_buf_0_val_5_ce1;
reg    k_buf_0_val_5_we1;
wire   [10:0] k_buf_0_val_6_address0;
reg    k_buf_0_val_6_ce0;
reg    k_buf_0_val_6_ce1;
reg    k_buf_0_val_6_we1;
reg   [7:0] k_buf_0_val_6_d1;
wire   [10:0] k_buf_0_val_7_address0;
reg    k_buf_0_val_7_ce0;
reg    k_buf_0_val_7_ce1;
reg    k_buf_0_val_7_we1;
reg   [7:0] k_buf_0_val_7_d1;
wire   [10:0] k_buf_0_val_8_address0;
reg    k_buf_0_val_8_ce0;
reg    k_buf_0_val_8_ce1;
reg    k_buf_0_val_8_we1;
reg   [7:0] k_buf_0_val_8_d1;
wire   [10:0] k_buf_0_val_9_address0;
reg    k_buf_0_val_9_ce0;
wire   [7:0] k_buf_0_val_9_q0;
reg    k_buf_0_val_9_ce1;
reg    k_buf_0_val_9_we1;
reg   [7:0] k_buf_0_val_9_d1;
reg   [31:0] t_V_reg_923;
wire    ap_CS_fsm_state19;
wire   [63:0] tmp_58_i_fu_1688_p1;
reg    ap_block_pp0_stage0_01001;
reg   [7:0] src_kernel_win_0_va_fu_508;
reg   [7:0] src_kernel_win_0_va_1_fu_512;
reg   [7:0] src_kernel_win_0_va_2_fu_516;
reg   [7:0] src_kernel_win_0_va_3_fu_520;
reg   [7:0] src_kernel_win_0_va_4_fu_524;
reg   [7:0] src_kernel_win_0_va_5_fu_528;
reg   [7:0] src_kernel_win_0_va_6_fu_532;
reg   [7:0] src_kernel_win_0_va_7_fu_536;
reg   [7:0] src_kernel_win_0_va_8_fu_540;
reg   [7:0] src_kernel_win_0_va_9_fu_544;
reg   [7:0] src_kernel_win_0_va_10_fu_548;
reg   [7:0] src_kernel_win_0_va_11_fu_552;
reg   [7:0] src_kernel_win_0_va_12_fu_556;
reg   [7:0] src_kernel_win_0_va_13_fu_560;
reg   [7:0] src_kernel_win_0_va_14_fu_564;
reg   [7:0] src_kernel_win_0_va_15_fu_568;
reg   [7:0] src_kernel_win_0_va_16_fu_572;
reg   [7:0] src_kernel_win_0_va_17_fu_576;
reg   [7:0] src_kernel_win_0_va_18_fu_580;
reg   [7:0] src_kernel_win_0_va_19_fu_584;
reg   [7:0] right_border_buf_0_s_fu_588;
reg   [7:0] right_border_buf_0_1_fu_592;
reg   [7:0] right_border_buf_0_2_fu_596;
reg   [7:0] right_border_buf_0_3_fu_600;
reg   [7:0] right_border_buf_0_4_fu_604;
reg   [7:0] right_border_buf_0_5_fu_608;
reg   [7:0] right_border_buf_0_6_fu_612;
reg   [7:0] right_border_buf_0_7_fu_616;
reg   [7:0] right_border_buf_0_8_fu_620;
reg   [7:0] right_border_buf_0_9_fu_624;
reg   [7:0] right_border_buf_0_10_fu_628;
reg   [7:0] right_border_buf_0_11_fu_632;
reg   [7:0] right_border_buf_0_12_fu_636;
reg   [7:0] right_border_buf_0_13_fu_640;
reg   [7:0] right_border_buf_0_14_fu_644;
wire   [31:0] tmp_fu_978_p2;
wire   [31:0] tmp_12_fu_1090_p2;
wire   [0:0] tmp_14_fu_1153_p3;
wire   [31:0] p_assign_7_i_fu_1161_p2;
wire   [0:0] tmp_16_fu_1181_p3;
wire   [31:0] p_assign_7_1_i_fu_1189_p2;
wire   [0:0] tmp_22_fu_1209_p3;
wire   [31:0] p_assign_7_2_i_fu_1217_p2;
wire   [0:0] tmp_24_fu_1237_p3;
wire   [31:0] p_assign_7_3_i_fu_1245_p2;
wire   [0:0] tmp_26_fu_1265_p3;
wire   [31:0] p_assign_7_4_i_fu_1273_p2;
wire   [0:0] tmp_13_fu_1287_p3;
wire   [0:0] tmp_120_i_fu_1300_p2;
wire   [0:0] rev_fu_1294_p2;
wire   [0:0] tmp_15_fu_1318_p3;
wire   [0:0] tmp_120_1_i_fu_1331_p2;
wire   [0:0] rev1_fu_1325_p2;
wire   [0:0] tmp_20_fu_1349_p3;
wire   [0:0] tmp_120_2_i_fu_1362_p2;
wire   [0:0] rev2_fu_1356_p2;
wire   [0:0] tmp_23_fu_1380_p3;
wire   [0:0] tmp_120_3_i_fu_1393_p2;
wire   [0:0] rev3_fu_1387_p2;
wire   [0:0] tmp_25_fu_1411_p3;
wire   [0:0] tmp_120_4_i_fu_1424_p2;
wire   [0:0] rev4_fu_1418_p2;
wire   [0:0] tmp_132_i_fu_1310_p2;
wire   [31:0] p_assign_8_i_fu_1314_p2;
wire   [0:0] or_cond_i424_i_i_fu_1304_p2;
wire   [31:0] p_p2_i425_i_i_p_assig_fu_1442_p3;
wire   [0:0] tmp_132_1_i_fu_1341_p2;
wire   [31:0] p_assign_8_1_i_fu_1345_p2;
wire   [0:0] or_cond_i424_i_1_i_fu_1335_p2;
wire   [31:0] p_p2_i425_i_1_i_p_ass_fu_1456_p3;
wire   [0:0] tmp_132_2_i_fu_1372_p2;
wire   [31:0] p_assign_8_2_i_fu_1376_p2;
wire   [0:0] or_cond_i424_i_2_i_fu_1366_p2;
wire   [31:0] p_p2_i425_i_2_i_p_ass_fu_1470_p3;
wire   [0:0] tmp_132_3_i_fu_1403_p2;
wire   [31:0] p_assign_8_3_i_fu_1407_p2;
wire   [0:0] or_cond_i424_i_3_i_fu_1397_p2;
wire   [31:0] p_p2_i425_i_3_i_p_ass_fu_1484_p3;
wire   [0:0] tmp_132_4_i_fu_1434_p2;
wire   [31:0] p_assign_8_4_i_fu_1438_p2;
wire   [0:0] or_cond_i424_i_4_i_fu_1428_p2;
wire   [31:0] p_p2_i425_i_4_i_p_ass_fu_1498_p3;
wire   [31:0] row_assign_8_i_fu_1517_p2;
wire   [31:0] row_assign_8_1_i_fu_1525_p2;
wire   [31:0] row_assign_8_2_i_fu_1533_p2;
wire   [31:0] row_assign_8_3_i_fu_1541_p2;
wire   [31:0] row_assign_8_4_i_fu_1549_p2;
wire   [29:0] tmp_32_fu_1568_p4;
wire   [0:0] tmp_34_fu_1598_p3;
wire   [31:0] p_assign_1_fu_1606_p2;
wire   [0:0] icmp_fu_1578_p2;
wire   [0:0] tmp_6_i_fu_1630_p2;
wire   [0:0] rev5_fu_1625_p2;
wire   [31:0] p_assign_2_fu_1644_p2;
wire   [0:0] tmp_6_i_not_fu_1655_p2;
wire   [0:0] tmp_8_i_fu_1640_p2;
wire   [0:0] sel_tmp_fu_1661_p2;
wire   [0:0] sel_tmp1_fu_1666_p2;
wire   [31:0] p_assign_3_fu_1648_p3;
wire   [31:0] col_assign_1_fu_1684_p2;
wire   [7:0] tmp_3_fu_1745_p7;
wire   [7:0] tmp_4_fu_1767_p7;
wire   [7:0] tmp_5_fu_1789_p7;
wire   [7:0] tmp_6_fu_1811_p7;
wire   [7:0] tmp_7_fu_1833_p7;
wire   [7:0] tmp_8_fu_1948_p7;
wire   [7:0] tmp_9_fu_1964_p7;
wire   [7:0] tmp_s_fu_1980_p7;
wire   [7:0] tmp_1_fu_1996_p7;
wire   [7:0] tmp_2_fu_2012_p7;
wire  signed [7:0] r_V_2_0_1_i_fu_2173_p0;
wire   [7:0] r_V_2_0_1_i_fu_2173_p1;
wire  signed [7:0] r_V_2_0_2_i_fu_2181_p0;
wire   [7:0] r_V_2_0_2_i_fu_2181_p1;
wire  signed [7:0] r_V_2_1_1_i_fu_2197_p0;
wire   [7:0] r_V_2_1_1_i_fu_2197_p1;
wire  signed [7:0] r_V_2_1_4_i_fu_2205_p0;
wire   [7:0] r_V_2_1_4_i_fu_2205_p1;
wire  signed [7:0] r_V_2_2_1_i_fu_2218_p0;
wire   [7:0] r_V_2_2_1_i_fu_2218_p1;
wire  signed [17:0] tmp34_cast_fu_2281_p1;
wire  signed [17:0] p_Val2_4_0_1_cast_s_fu_2278_p1;
wire  signed [17:0] p_Val2_4_0_3_i_fu_2284_p2;
wire  signed [7:0] r_V_2_2_2_i_fu_2300_p0;
wire   [7:0] r_V_2_2_2_i_fu_2300_p1;
wire  signed [7:0] r_V_2_2_3_i_fu_2308_p0;
wire   [7:0] r_V_2_2_3_i_fu_2308_p1;
wire  signed [7:0] r_V_2_2_4_i_fu_2316_p0;
wire   [7:0] r_V_2_2_4_i_fu_2316_p1;
wire  signed [18:0] tmp36_cast_fu_2334_p1;
(* use_dsp48 = "no" *) wire  signed [18:0] p_Val2_4_1_2_i_fu_2337_p2;
wire  signed [19:0] p_Val2_4_1_2_cast_s_fu_2342_p1;
wire  signed [19:0] tmp_140_2_3_cast_i_fu_2349_p1;
wire  signed [16:0] tmp_140_2_4_cast_i_c_fu_2352_p1;
wire  signed [16:0] tmp_140_2_2_cast_i_c_fu_2346_p1;
wire   [15:0] tmp_10_fu_2365_p2;
wire  signed [18:0] tmp49_cast_fu_2382_p1;
wire  signed [18:0] tmp48_cast_fu_2379_p1;
wire  signed [7:0] r_V_2_3_2_i_fu_2398_p0;
wire   [7:0] r_V_2_3_2_i_fu_2398_p1;
wire  signed [7:0] r_V_2_3_3_i_fu_2410_p0;
wire   [7:0] r_V_2_3_3_i_fu_2410_p1;
wire  signed [7:0] r_V_2_3_4_i_fu_2422_p0;
wire   [7:0] r_V_2_3_4_i_fu_2422_p1;
wire  signed [7:0] r_V_2_4_2_i_fu_2435_p0;
wire   [7:0] r_V_2_4_2_i_fu_2435_p1;
wire  signed [7:0] r_V_2_4_3_i_fu_2448_p0;
wire   [7:0] r_V_2_4_3_i_fu_2448_p1;
wire  signed [7:0] r_V_2_4_4_i_fu_2460_p0;
wire   [7:0] r_V_2_4_4_i_fu_2460_p1;
wire  signed [19:0] tmp46_cast_fu_2490_p1;
wire   [7:0] tmp_11_fu_2493_p2;
wire  signed [19:0] tmp47_cast_fu_2502_p1;
wire   [19:0] tmp20_fu_2497_p2;
wire  signed [7:0] r_V_2_3_1_i_fu_2519_p0;
wire   [7:0] r_V_2_3_1_i_fu_2519_p1;
wire  signed [7:0] r_V_2_4_i_fu_2538_p0;
wire   [7:0] r_V_2_4_i_fu_2538_p1;
wire  signed [7:0] r_V_2_4_1_i_fu_2551_p0;
wire   [7:0] r_V_2_4_1_i_fu_2551_p1;
wire  signed [16:0] tmp_140_3_2_i_cast_fu_2528_p1;
wire  signed [16:0] tmp_140_4_4_i_cast_fu_2560_p1;
wire   [16:0] tmp30_fu_2563_p2;
wire  signed [17:0] tmp65_cast_fu_2569_p1;
wire  signed [17:0] tmp_140_3_3_i_cast_fu_2531_p1;
wire   [7:0] tmp34_fu_2579_p2;
wire   [7:0] tmp38_fu_2588_p2;
wire  signed [20:0] p_Val2_4_3_cast_i_fu_2609_p1;
wire  signed [20:0] tmp_140_4_2_i_fu_2628_p1;
wire  signed [16:0] tmp_140_4_1_i_cast_fu_2625_p1;
wire  signed [16:0] tmp_140_4_i_cast_fu_2622_p1;
wire   [16:0] tmp26_fu_2640_p2;
wire  signed [17:0] tmp61_cast_fu_2646_p1;
wire  signed [17:0] tmp_140_4_3_i_cast_fu_2631_p1;
wire  signed [16:0] tmp_140_3_4_i_cast_fu_2619_p1;
wire  signed [16:0] tmp_140_3_1_i_cast_fu_2612_p1;
wire   [16:0] tmp29_fu_2656_p2;
wire  signed [18:0] tmp64_cast_fu_2666_p1;
wire  signed [18:0] tmp63_cast_fu_2662_p1;
wire   [7:0] tmp_18_fu_2615_p2;
wire   [7:0] tmp37_fu_2680_p2;
wire  signed [20:0] tmp60_cast_fu_2689_p1;
wire  signed [20:0] tmp62_cast_fu_2697_p1;
wire   [20:0] tmp28_fu_2692_p2;
wire   [20:0] p_Val2_2_fu_2700_p2;
wire   [7:0] tmp36_fu_2714_p2;
wire   [0:0] not_i_i_i_i_fu_2738_p2;
wire   [0:0] tmp_2_i_i_i_fu_2733_p2;
wire   [0:0] overflow_fu_2743_p2;
wire   [0:0] tmp_i_i_i_fu_2757_p2;
wire   [7:0] p_mux_i_i_cast_i_fu_2749_p3;
wire  signed [7:0] grp_fu_2769_p0;
wire   [7:0] grp_fu_2769_p1;
wire  signed [7:0] grp_fu_2776_p0;
wire   [7:0] grp_fu_2776_p1;
wire  signed [7:0] grp_fu_2783_p0;
wire   [7:0] grp_fu_2783_p1;
wire  signed [7:0] grp_fu_2790_p0;
wire   [7:0] grp_fu_2790_p1;
wire  signed [7:0] grp_fu_2797_p0;
wire   [7:0] grp_fu_2797_p1;
wire  signed [7:0] grp_fu_2804_p0;
wire   [7:0] grp_fu_2804_p1;
wire  signed [7:0] grp_fu_2811_p0;
wire   [7:0] grp_fu_2811_p1;
wire  signed [7:0] grp_fu_2818_p0;
wire   [7:0] grp_fu_2818_p1;
reg    grp_fu_2769_ce;
reg    grp_fu_2776_ce;
reg    grp_fu_2783_ce;
reg    grp_fu_2790_ce;
reg    grp_fu_2797_ce;
reg    grp_fu_2804_ce;
reg    grp_fu_2811_ce;
reg    grp_fu_2818_ce;
reg   [5:0] ap_NS_fsm;
reg    ap_idle_pp0;
wire    ap_enable_pp0;
wire   [15:0] grp_fu_2769_p10;
wire   [15:0] grp_fu_2776_p10;
wire   [15:0] grp_fu_2783_p10;
wire   [15:0] grp_fu_2790_p10;
wire   [15:0] grp_fu_2797_p10;
wire   [15:0] grp_fu_2804_p10;
wire   [15:0] grp_fu_2811_p10;
wire   [15:0] grp_fu_2818_p10;
wire   [15:0] r_V_2_0_1_i_fu_2173_p10;
wire   [15:0] r_V_2_0_2_i_fu_2181_p10;
wire   [15:0] r_V_2_1_1_i_fu_2197_p10;
wire   [15:0] r_V_2_1_4_i_fu_2205_p10;
wire   [15:0] r_V_2_2_1_i_fu_2218_p10;
wire   [15:0] r_V_2_2_2_i_fu_2300_p10;
wire   [15:0] r_V_2_2_3_i_fu_2308_p10;
wire   [15:0] r_V_2_2_4_i_fu_2316_p10;
wire   [15:0] r_V_2_3_1_i_fu_2519_p10;
wire   [15:0] r_V_2_3_2_i_fu_2398_p10;
wire   [15:0] r_V_2_3_3_i_fu_2410_p10;
wire   [15:0] r_V_2_3_4_i_fu_2422_p10;
wire   [15:0] r_V_2_4_1_i_fu_2551_p10;
wire   [15:0] r_V_2_4_2_i_fu_2435_p10;
wire   [15:0] r_V_2_4_3_i_fu_2448_p10;
wire   [15:0] r_V_2_4_4_i_fu_2460_p10;
wire   [15:0] r_V_2_4_i_fu_2538_p10;
reg    ap_condition_2284;

// power-on initialization
initial begin
#0 ap_done_reg = 1'b0;
#0 ap_CS_fsm = 6'd1;
#0 ap_enable_reg_pp0_iter2 = 1'b0;
#0 ap_enable_reg_pp0_iter13 = 1'b0;
#0 ap_enable_reg_pp0_iter0 = 1'b0;
#0 ap_enable_reg_pp0_iter3 = 1'b0;
#0 ap_enable_reg_pp0_iter6 = 1'b0;
#0 ap_enable_reg_pp0_iter7 = 1'b0;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter4 = 1'b0;
#0 ap_enable_reg_pp0_iter5 = 1'b0;
#0 ap_enable_reg_pp0_iter8 = 1'b0;
#0 ap_enable_reg_pp0_iter9 = 1'b0;
#0 ap_enable_reg_pp0_iter10 = 1'b0;
#0 ap_enable_reg_pp0_iter11 = 1'b0;
#0 ap_enable_reg_pp0_iter12 = 1'b0;
end

Filter2D_k_buf_0_cud #(
    .DataWidth( 8 ),
    .AddressRange( 1920 ),
    .AddressWidth( 11 ))
k_buf_0_val_5_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(k_buf_0_val_5_address0),
    .ce0(k_buf_0_val_5_ce0),
    .q0(k_buf_0_val_5_q0),
    .address1(k_buf_0_val_5_addr_reg_3456),
    .ce1(k_buf_0_val_5_ce1),
    .we1(k_buf_0_val_5_we1),
    .d1(reg_945)
);

Filter2D_k_buf_0_cud #(
    .DataWidth( 8 ),
    .AddressRange( 1920 ),
    .AddressWidth( 11 ))
k_buf_0_val_6_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(k_buf_0_val_6_address0),
    .ce0(k_buf_0_val_6_ce0),
    .q0(k_buf_0_val_6_q0),
    .address1(k_buf_0_val_6_addr_reg_3471_pp0_iter3_reg),
    .ce1(k_buf_0_val_6_ce1),
    .we1(k_buf_0_val_6_we1),
    .d1(k_buf_0_val_6_d1)
);

Filter2D_k_buf_0_cud #(
    .DataWidth( 8 ),
    .AddressRange( 1920 ),
    .AddressWidth( 11 ))
k_buf_0_val_7_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(k_buf_0_val_7_address0),
    .ce0(k_buf_0_val_7_ce0),
    .q0(k_buf_0_val_7_q0),
    .address1(k_buf_0_val_7_addr_reg_3477_pp0_iter3_reg),
    .ce1(k_buf_0_val_7_ce1),
    .we1(k_buf_0_val_7_we1),
    .d1(k_buf_0_val_7_d1)
);

Filter2D_k_buf_0_cud #(
    .DataWidth( 8 ),
    .AddressRange( 1920 ),
    .AddressWidth( 11 ))
k_buf_0_val_8_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(k_buf_0_val_8_address0),
    .ce0(k_buf_0_val_8_ce0),
    .q0(k_buf_0_val_8_q0),
    .address1(k_buf_0_val_8_addr_reg_3483_pp0_iter3_reg),
    .ce1(k_buf_0_val_8_ce1),
    .we1(k_buf_0_val_8_we1),
    .d1(k_buf_0_val_8_d1)
);

Filter2D_k_buf_0_cud #(
    .DataWidth( 8 ),
    .AddressRange( 1920 ),
    .AddressWidth( 11 ))
k_buf_0_val_9_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(k_buf_0_val_9_address0),
    .ce0(k_buf_0_val_9_ce0),
    .q0(k_buf_0_val_9_q0),
    .address1(k_buf_0_val_9_addr_reg_3489_pp0_iter3_reg),
    .ce1(k_buf_0_val_9_ce1),
    .we1(k_buf_0_val_9_we1),
    .d1(k_buf_0_val_9_d1)
);

filter2D_hls_5_muhbi #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 3 ),
    .dout_WIDTH( 8 ))
filter2D_hls_5_muhbi_U36(
    .din0(right_border_buf_0_s_fu_588),
    .din1(right_border_buf_0_1_fu_592),
    .din2(right_border_buf_0_2_fu_596),
    .din3(8'd0),
    .din4(8'd0),
    .din5(tmp_35_reg_3462),
    .dout(tmp_3_fu_1745_p7)
);

filter2D_hls_5_muhbi #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 3 ),
    .dout_WIDTH( 8 ))
filter2D_hls_5_muhbi_U37(
    .din0(right_border_buf_0_5_fu_608),
    .din1(right_border_buf_0_6_fu_612),
    .din2(right_border_buf_0_7_fu_616),
    .din3(8'd0),
    .din4(8'd0),
    .din5(tmp_35_reg_3462),
    .dout(tmp_4_fu_1767_p7)
);

filter2D_hls_5_muhbi #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 3 ),
    .dout_WIDTH( 8 ))
filter2D_hls_5_muhbi_U38(
    .din0(right_border_buf_0_10_fu_628),
    .din1(right_border_buf_0_11_fu_632),
    .din2(right_border_buf_0_12_fu_636),
    .din3(8'd0),
    .din4(8'd0),
    .din5(tmp_35_reg_3462),
    .dout(tmp_5_fu_1789_p7)
);

filter2D_hls_5_muhbi #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 3 ),
    .dout_WIDTH( 8 ))
filter2D_hls_5_muhbi_U39(
    .din0(right_border_buf_0_14_fu_644),
    .din1(right_border_buf_0_13_fu_640),
    .din2(right_border_buf_0_9_fu_624),
    .din3(8'd0),
    .din4(8'd0),
    .din5(tmp_35_reg_3462),
    .dout(tmp_6_fu_1811_p7)
);

filter2D_hls_5_muhbi #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 3 ),
    .dout_WIDTH( 8 ))
filter2D_hls_5_muhbi_U40(
    .din0(right_border_buf_0_8_fu_620),
    .din1(right_border_buf_0_4_fu_604),
    .din2(right_border_buf_0_3_fu_600),
    .din3(8'd0),
    .din4(8'd0),
    .din5(tmp_35_reg_3462),
    .dout(tmp_7_fu_1833_p7)
);

filter2D_hls_5_muhbi #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 3 ),
    .dout_WIDTH( 8 ))
filter2D_hls_5_muhbi_U41(
    .din0(col_buf_0_val_0_0_reg_3500),
    .din1(col_buf_0_val_1_0_reg_3515),
    .din2(col_buf_0_val_2_0_reg_3530),
    .din3(col_buf_0_val_3_0_reg_3545),
    .din4(col_buf_0_val_4_0_reg_3555),
    .din5(tmp_27_reg_3380),
    .dout(tmp_8_fu_1948_p7)
);

filter2D_hls_5_muhbi #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 3 ),
    .dout_WIDTH( 8 ))
filter2D_hls_5_muhbi_U42(
    .din0(col_buf_0_val_0_0_reg_3500),
    .din1(col_buf_0_val_1_0_reg_3515),
    .din2(col_buf_0_val_2_0_reg_3530),
    .din3(col_buf_0_val_3_0_reg_3545),
    .din4(col_buf_0_val_4_0_reg_3555),
    .din5(tmp_28_reg_3385),
    .dout(tmp_9_fu_1964_p7)
);

filter2D_hls_5_muhbi #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 3 ),
    .dout_WIDTH( 8 ))
filter2D_hls_5_muhbi_U43(
    .din0(col_buf_0_val_0_0_reg_3500),
    .din1(col_buf_0_val_1_0_reg_3515),
    .din2(col_buf_0_val_2_0_reg_3530),
    .din3(col_buf_0_val_3_0_reg_3545),
    .din4(col_buf_0_val_4_0_reg_3555),
    .din5(tmp_29_reg_3390),
    .dout(tmp_s_fu_1980_p7)
);

filter2D_hls_5_muhbi #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 3 ),
    .dout_WIDTH( 8 ))
filter2D_hls_5_muhbi_U44(
    .din0(col_buf_0_val_0_0_reg_3500),
    .din1(col_buf_0_val_1_0_reg_3515),
    .din2(col_buf_0_val_2_0_reg_3530),
    .din3(col_buf_0_val_3_0_reg_3545),
    .din4(col_buf_0_val_4_0_reg_3555),
    .din5(tmp_30_reg_3395),
    .dout(tmp_1_fu_1996_p7)
);

filter2D_hls_5_muhbi #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 3 ),
    .dout_WIDTH( 8 ))
filter2D_hls_5_muhbi_U45(
    .din0(col_buf_0_val_0_0_reg_3500),
    .din1(col_buf_0_val_1_0_reg_3515),
    .din2(col_buf_0_val_2_0_reg_3530),
    .din3(col_buf_0_val_3_0_reg_3545),
    .din4(col_buf_0_val_4_0_reg_3555),
    .din5(tmp_31_reg_3400),
    .dout(tmp_2_fu_2012_p7)
);

filter2D_hls_5_maibs #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 16 ),
    .dout_WIDTH( 17 ))
filter2D_hls_5_maibs_U46(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_2769_p0),
    .din1(grp_fu_2769_p1),
    .din2(r_V_2_0_1_i_reg_3657),
    .ce(grp_fu_2769_ce),
    .dout(grp_fu_2769_p3)
);

filter2D_hls_5_maibs #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 16 ),
    .dout_WIDTH( 17 ))
filter2D_hls_5_maibs_U47(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_2776_p0),
    .din1(grp_fu_2776_p1),
    .din2(r_V_2_0_2_i_reg_3662),
    .ce(grp_fu_2776_ce),
    .dout(grp_fu_2776_p3)
);

filter2D_hls_5_maibs #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 16 ),
    .dout_WIDTH( 17 ))
filter2D_hls_5_maibs_U48(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_2783_p0),
    .din1(grp_fu_2783_p1),
    .din2(r_V_2_1_1_i_reg_3677),
    .ce(grp_fu_2783_ce),
    .dout(grp_fu_2783_p3)
);

filter2D_hls_5_maibs #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 16 ),
    .dout_WIDTH( 17 ))
filter2D_hls_5_maibs_U49(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_2790_p0),
    .din1(grp_fu_2790_p1),
    .din2(r_V_2_2_1_i_reg_3692),
    .ce(grp_fu_2790_ce),
    .dout(grp_fu_2790_p3)
);

filter2D_hls_5_maibs #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 16 ),
    .dout_WIDTH( 17 ))
filter2D_hls_5_maibs_U50(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_2797_p0),
    .din1(grp_fu_2797_p1),
    .din2(r_V_2_1_4_i_reg_3682),
    .ce(grp_fu_2797_ce),
    .dout(grp_fu_2797_p3)
);

filter2D_hls_5_majbC #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 18 ),
    .dout_WIDTH( 19 ))
filter2D_hls_5_majbC_U51(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_2804_p0),
    .din1(grp_fu_2804_p1),
    .din2(p_Val2_4_0_3_i_fu_2284_p2),
    .ce(grp_fu_2804_ce),
    .dout(grp_fu_2804_p3)
);

filter2D_hls_5_makbM #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 17 ),
    .dout_WIDTH( 18 ))
filter2D_hls_5_makbM_U52(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_2811_p0),
    .din1(grp_fu_2811_p1),
    .din2(tmp15_reg_3707),
    .ce(grp_fu_2811_ce),
    .dout(grp_fu_2811_p3)
);

filter2D_hls_5_makbM #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 17 ),
    .dout_WIDTH( 18 ))
filter2D_hls_5_makbM_U53(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_2818_p0),
    .din1(grp_fu_2818_p1),
    .din2(tmp22_reg_3717),
    .ce(grp_fu_2818_ce),
    .dout(grp_fu_2818_p3)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if (((1'b1 == ap_CS_fsm_state2) & (exitcond389_i_i_fu_1102_p2 == 1'd1))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter0 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_CS_fsm_pp0_stage0) & (exitcond388_i_i_fu_1557_p2 == 1'd1))) begin
            ap_enable_reg_pp0_iter0 <= 1'b0;
        end else if ((1'b1 == ap_CS_fsm_state4)) begin
            ap_enable_reg_pp0_iter0 <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter1 <= ap_enable_reg_pp0_iter0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter10 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter10 <= ap_enable_reg_pp0_iter9;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter11 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter11 <= ap_enable_reg_pp0_iter10;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter12 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter12 <= ap_enable_reg_pp0_iter11;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter13 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter13 <= ap_enable_reg_pp0_iter12;
        end else if ((1'b1 == ap_CS_fsm_state4)) begin
            ap_enable_reg_pp0_iter13 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter2 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter3 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter4 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            if ((1'b1 == ap_condition_pp0_exit_iter3_state8)) begin
                ap_enable_reg_pp0_iter4 <= ap_enable_reg_pp0_iter2;
            end else if ((1'b1 == 1'b1)) begin
                ap_enable_reg_pp0_iter4 <= ap_enable_reg_pp0_iter3;
            end
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter5 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter5 <= ap_enable_reg_pp0_iter4;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter6 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter6 <= ap_enable_reg_pp0_iter5;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter7 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter7 <= ap_enable_reg_pp0_iter6;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter8 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter8 <= ap_enable_reg_pp0_iter7;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter9 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter9 <= ap_enable_reg_pp0_iter8;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (exitcond388_i_i_fu_1557_p2 == 1'd0))) begin
        t_V_1_reg_934 <= j_V_fu_1562_p2;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        t_V_1_reg_934 <= 32'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state19)) begin
        t_V_reg_923 <= i_V_reg_3244;
    end else if ((~((p_kernel_val_2_V_4_empty_n == 1'b0) | (p_kernel_val_2_V_3_empty_n == 1'b0) | (p_kernel_val_2_V_2_empty_n == 1'b0) | (p_kernel_val_2_V_1_empty_n == 1'b0) | (p_kernel_val_2_V_0_empty_n == 1'b0) | (p_kernel_val_1_V_4_empty_n == 1'b0) | (p_kernel_val_1_V_3_empty_n == 1'b0) | (p_kernel_val_1_V_2_empty_n == 1'b0) | (p_kernel_val_1_V_1_empty_n == 1'b0) | (p_kernel_val_1_V_0_empty_n == 1'b0) | (p_kernel_val_0_V_4_empty_n == 1'b0) | (p_kernel_val_0_V_3_empty_n == 1'b0) | (p_kernel_val_0_V_2_empty_n == 1'b0) | (p_kernel_val_0_V_1_empty_n == 1'b0) | (p_kernel_val_0_V_0_empty_n == 1'b0) | (p_kernel_val_4_V_4_empty_n == 1'b0) | (p_kernel_val_4_V_3_empty_n == 1'b0) | (p_kernel_val_4_V_2_empty_n == 1'b0) | (p_kernel_val_4_V_1_empty_n == 1'b0) | (p_kernel_val_4_V_0_empty_n == 1'b0) | (p_kernel_val_3_V_4_empty_n == 1'b0) | (p_kernel_val_3_V_3_empty_n == 1'b0) | (ap_start == 1'b0) | (p_kernel_val_3_V_2_empty_n == 1'b0) | (p_kernel_val_3_V_1_empty_n == 1'b0) | (p_kernel_val_3_V_0_empty_n == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        t_V_reg_923 <= 32'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (exitcond388_i_i_fu_1557_p2 == 1'd0))) begin
        ImagLoc_x_reg_3414 <= ImagLoc_x_fu_1584_p2;
        or_cond_i_i_reg_3433 <= or_cond_i_i_fu_1620_p2;
        p_p2_i_i_i_reg_3426 <= p_p2_i_i_i_fu_1612_p3;
        tmp_33_reg_3420 <= ImagLoc_x_fu_1584_p2[32'd31];
    end
end

always @ (posedge ap_clk) begin
    if ((~((p_kernel_val_2_V_4_empty_n == 1'b0) | (p_kernel_val_2_V_3_empty_n == 1'b0) | (p_kernel_val_2_V_2_empty_n == 1'b0) | (p_kernel_val_2_V_1_empty_n == 1'b0) | (p_kernel_val_2_V_0_empty_n == 1'b0) | (p_kernel_val_1_V_4_empty_n == 1'b0) | (p_kernel_val_1_V_3_empty_n == 1'b0) | (p_kernel_val_1_V_2_empty_n == 1'b0) | (p_kernel_val_1_V_1_empty_n == 1'b0) | (p_kernel_val_1_V_0_empty_n == 1'b0) | (p_kernel_val_0_V_4_empty_n == 1'b0) | (p_kernel_val_0_V_3_empty_n == 1'b0) | (p_kernel_val_0_V_2_empty_n == 1'b0) | (p_kernel_val_0_V_1_empty_n == 1'b0) | (p_kernel_val_0_V_0_empty_n == 1'b0) | (p_kernel_val_4_V_4_empty_n == 1'b0) | (p_kernel_val_4_V_3_empty_n == 1'b0) | (p_kernel_val_4_V_2_empty_n == 1'b0) | (p_kernel_val_4_V_1_empty_n == 1'b0) | (p_kernel_val_4_V_0_empty_n == 1'b0) | (p_kernel_val_3_V_4_empty_n == 1'b0) | (p_kernel_val_3_V_3_empty_n == 1'b0) | (ap_start == 1'b0) | (p_kernel_val_3_V_2_empty_n == 1'b0) | (p_kernel_val_3_V_1_empty_n == 1'b0) | (p_kernel_val_3_V_0_empty_n == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        OP2_V_0_1_i_reg_3116 <= OP2_V_0_1_i_fu_994_p1;
        OP2_V_0_2_i_reg_3121 <= OP2_V_0_2_i_fu_998_p1;
        OP2_V_0_3_i_reg_3126 <= OP2_V_0_3_i_fu_1002_p1;
        OP2_V_0_4_i_reg_3131 <= OP2_V_0_4_i_fu_1006_p1;
        OP2_V_0_i_reg_3111 <= OP2_V_0_i_fu_990_p1;
        OP2_V_1_1_i_reg_3141 <= OP2_V_1_1_i_fu_1014_p1;
        OP2_V_1_2_i_reg_3146 <= OP2_V_1_2_i_fu_1018_p1;
        OP2_V_1_3_i_reg_3151 <= OP2_V_1_3_i_fu_1022_p1;
        OP2_V_1_4_i_reg_3156 <= OP2_V_1_4_i_fu_1026_p1;
        OP2_V_1_i_reg_3136 <= OP2_V_1_i_fu_1010_p1;
        OP2_V_2_1_i_reg_3166 <= OP2_V_2_1_i_fu_1034_p1;
        OP2_V_2_2_i_reg_3171 <= OP2_V_2_2_i_fu_1038_p1;
        OP2_V_2_3_i_reg_3176 <= OP2_V_2_3_i_fu_1042_p1;
        OP2_V_2_4_i_reg_3181 <= OP2_V_2_4_i_fu_1046_p1;
        OP2_V_2_i_reg_3161 <= OP2_V_2_i_fu_1030_p1;
        OP2_V_3_1_i_reg_3191 <= OP2_V_3_1_i_fu_1054_p1;
        OP2_V_3_2_i_reg_3196 <= OP2_V_3_2_i_fu_1058_p1;
        OP2_V_3_3_i_reg_3201 <= OP2_V_3_3_i_fu_1062_p1;
        OP2_V_3_4_i_reg_3206 <= OP2_V_3_4_i_fu_1066_p1;
        OP2_V_3_i_reg_3186 <= OP2_V_3_i_fu_1050_p1;
        OP2_V_4_1_i_reg_3216 <= OP2_V_4_1_i_fu_1074_p1;
        OP2_V_4_2_i_reg_3221 <= OP2_V_4_2_i_fu_1078_p1;
        OP2_V_4_3_i_reg_3226 <= OP2_V_4_3_i_fu_1082_p1;
        OP2_V_4_4_i_reg_3231 <= OP2_V_4_4_i_fu_1086_p1;
        OP2_V_4_i_reg_3211 <= OP2_V_4_i_fu_1070_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (exitcond388_i_i_reg_3405 == 1'd0))) begin
        brmerge_i_reg_3447 <= brmerge_i_fu_1679_p2;
        or_cond_i_i_i_reg_3437 <= or_cond_i_i_i_fu_1634_p2;
        x_reg_3441 <= x_fu_1672_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        brmerge_i_reg_3447_pp0_iter2_reg <= brmerge_i_reg_3447;
        exitcond388_i_i_reg_3405_pp0_iter2_reg <= exitcond388_i_i_reg_3405_pp0_iter1_reg;
        exitcond388_i_i_reg_3405_pp0_iter3_reg <= exitcond388_i_i_reg_3405_pp0_iter2_reg;
        exitcond388_i_i_reg_3405_pp0_iter4_reg <= exitcond388_i_i_reg_3405_pp0_iter3_reg;
        exitcond388_i_i_reg_3405_pp0_iter5_reg <= exitcond388_i_i_reg_3405_pp0_iter4_reg;
        exitcond388_i_i_reg_3405_pp0_iter6_reg <= exitcond388_i_i_reg_3405_pp0_iter5_reg;
        exitcond388_i_i_reg_3405_pp0_iter7_reg <= exitcond388_i_i_reg_3405_pp0_iter6_reg;
        exitcond388_i_i_reg_3405_pp0_iter8_reg <= exitcond388_i_i_reg_3405_pp0_iter7_reg;
        k_buf_0_val_6_addr_reg_3471_pp0_iter3_reg <= k_buf_0_val_6_addr_reg_3471;
        k_buf_0_val_7_addr_reg_3477_pp0_iter3_reg <= k_buf_0_val_7_addr_reg_3477;
        k_buf_0_val_8_addr_reg_3483_pp0_iter3_reg <= k_buf_0_val_8_addr_reg_3483;
        k_buf_0_val_9_addr_reg_3489_pp0_iter3_reg <= k_buf_0_val_9_addr_reg_3489;
        or_cond_i_i_i_reg_3437_pp0_iter2_reg <= or_cond_i_i_i_reg_3437;
        or_cond_i_i_i_reg_3437_pp0_iter3_reg <= or_cond_i_i_i_reg_3437_pp0_iter2_reg;
        or_cond_i_i_reg_3433_pp0_iter10_reg <= or_cond_i_i_reg_3433_pp0_iter9_reg;
        or_cond_i_i_reg_3433_pp0_iter11_reg <= or_cond_i_i_reg_3433_pp0_iter10_reg;
        or_cond_i_i_reg_3433_pp0_iter12_reg <= or_cond_i_i_reg_3433_pp0_iter11_reg;
        or_cond_i_i_reg_3433_pp0_iter2_reg <= or_cond_i_i_reg_3433_pp0_iter1_reg;
        or_cond_i_i_reg_3433_pp0_iter3_reg <= or_cond_i_i_reg_3433_pp0_iter2_reg;
        or_cond_i_i_reg_3433_pp0_iter4_reg <= or_cond_i_i_reg_3433_pp0_iter3_reg;
        or_cond_i_i_reg_3433_pp0_iter5_reg <= or_cond_i_i_reg_3433_pp0_iter4_reg;
        or_cond_i_i_reg_3433_pp0_iter6_reg <= or_cond_i_i_reg_3433_pp0_iter5_reg;
        or_cond_i_i_reg_3433_pp0_iter7_reg <= or_cond_i_i_reg_3433_pp0_iter6_reg;
        or_cond_i_i_reg_3433_pp0_iter8_reg <= or_cond_i_i_reg_3433_pp0_iter7_reg;
        or_cond_i_i_reg_3433_pp0_iter9_reg <= or_cond_i_i_reg_3433_pp0_iter8_reg;
        r_V_2_3_4_i_reg_3809_pp0_iter9_reg <= r_V_2_3_4_i_reg_3809;
        r_V_2_4_2_i_reg_3819_pp0_iter9_reg <= r_V_2_4_2_i_reg_3819;
        r_V_2_4_3_i_reg_3829_pp0_iter9_reg <= r_V_2_4_3_i_reg_3829;
        reg_945_pp0_iter3_reg <= reg_945;
        src_kernel_win_0_va_20_reg_3565 <= src_kernel_win_0_va_20_fu_1958_p3;
        src_kernel_win_0_va_20_reg_3565_pp0_iter5_reg <= src_kernel_win_0_va_20_reg_3565;
        src_kernel_win_0_va_20_reg_3565_pp0_iter6_reg <= src_kernel_win_0_va_20_reg_3565_pp0_iter5_reg;
        src_kernel_win_0_va_20_reg_3565_pp0_iter7_reg <= src_kernel_win_0_va_20_reg_3565_pp0_iter6_reg;
        src_kernel_win_0_va_21_reg_3571 <= src_kernel_win_0_va_21_fu_1974_p3;
        src_kernel_win_0_va_21_reg_3571_pp0_iter5_reg <= src_kernel_win_0_va_21_reg_3571;
        src_kernel_win_0_va_21_reg_3571_pp0_iter6_reg <= src_kernel_win_0_va_21_reg_3571_pp0_iter5_reg;
        src_kernel_win_0_va_21_reg_3571_pp0_iter7_reg <= src_kernel_win_0_va_21_reg_3571_pp0_iter6_reg;
        src_kernel_win_0_va_22_reg_3576 <= src_kernel_win_0_va_22_fu_1990_p3;
        src_kernel_win_0_va_22_reg_3576_pp0_iter5_reg <= src_kernel_win_0_va_22_reg_3576;
        src_kernel_win_0_va_22_reg_3576_pp0_iter6_reg <= src_kernel_win_0_va_22_reg_3576_pp0_iter5_reg;
        src_kernel_win_0_va_23_reg_3582 <= src_kernel_win_0_va_23_fu_2006_p3;
        src_kernel_win_0_va_24_reg_3587 <= src_kernel_win_0_va_24_fu_2022_p3;
        src_kernel_win_0_va_29_reg_3592_pp0_iter5_reg <= src_kernel_win_0_va_29_reg_3592;
        src_kernel_win_0_va_29_reg_3592_pp0_iter6_reg <= src_kernel_win_0_va_29_reg_3592_pp0_iter5_reg;
        src_kernel_win_0_va_29_reg_3592_pp0_iter7_reg <= src_kernel_win_0_va_29_reg_3592_pp0_iter6_reg;
        src_kernel_win_0_va_30_reg_3597_pp0_iter5_reg <= src_kernel_win_0_va_30_reg_3597;
        src_kernel_win_0_va_30_reg_3597_pp0_iter6_reg <= src_kernel_win_0_va_30_reg_3597_pp0_iter5_reg;
        src_kernel_win_0_va_30_reg_3597_pp0_iter7_reg <= src_kernel_win_0_va_30_reg_3597_pp0_iter6_reg;
        src_kernel_win_0_va_31_reg_3602_pp0_iter5_reg <= src_kernel_win_0_va_31_reg_3602;
        src_kernel_win_0_va_31_reg_3602_pp0_iter6_reg <= src_kernel_win_0_va_31_reg_3602_pp0_iter5_reg;
        src_kernel_win_0_va_31_reg_3602_pp0_iter7_reg <= src_kernel_win_0_va_31_reg_3602_pp0_iter6_reg;
        src_kernel_win_0_va_31_reg_3602_pp0_iter8_reg <= src_kernel_win_0_va_31_reg_3602_pp0_iter7_reg;
        src_kernel_win_0_va_33_reg_3647_pp0_iter6_reg <= src_kernel_win_0_va_33_reg_3647;
        src_kernel_win_0_va_34_reg_3652_pp0_iter6_reg <= src_kernel_win_0_va_34_reg_3652;
        tmp21_reg_3712_pp0_iter7_reg <= tmp21_reg_3712;
        tmp35_reg_3899_pp0_iter10_reg <= tmp35_reg_3899;
        tmp_38_reg_3749_pp0_iter8_reg <= tmp_38_reg_3749;
        tmp_41_reg_3784_pp0_iter9_reg <= tmp_41_reg_3784;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (exitcond388_i_i_reg_3405_pp0_iter2_reg == 1'd0))) begin
        col_buf_0_val_0_0_reg_3500 <= col_buf_0_val_0_0_fu_1760_p3;
        col_buf_0_val_1_0_reg_3515 <= col_buf_0_val_1_0_fu_1782_p3;
        col_buf_0_val_2_0_reg_3530 <= col_buf_0_val_2_0_fu_1804_p3;
        col_buf_0_val_3_0_reg_3545 <= col_buf_0_val_3_0_fu_1826_p3;
        col_buf_0_val_4_0_reg_3555 <= col_buf_0_val_4_0_fu_1848_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        exitcond388_i_i_reg_3405 <= exitcond388_i_i_fu_1557_p2;
        exitcond388_i_i_reg_3405_pp0_iter1_reg <= exitcond388_i_i_reg_3405;
        or_cond_i_i_reg_3433_pp0_iter1_reg <= or_cond_i_i_reg_3433;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        i_V_reg_3244 <= i_V_fu_1107_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (or_cond_i_i_reg_3433_pp0_iter10_reg == 1'd1))) begin
        isneg_reg_3934 <= p_Val2_2_fu_2700_p2[32'd20];
        p_Result_3_i_i_i_reg_3945 <= {{p_Val2_2_fu_2700_p2[20:8]}};
        p_Val2_1_reg_3940 <= p_Val2_1_fu_2718_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (exitcond388_i_i_reg_3405_pp0_iter1_reg == 1'd0))) begin
        k_buf_0_val_5_addr_reg_3456 <= tmp_58_i_fu_1688_p1;
        k_buf_0_val_6_addr_reg_3471 <= tmp_58_i_fu_1688_p1;
        k_buf_0_val_7_addr_reg_3477 <= tmp_58_i_fu_1688_p1;
        k_buf_0_val_8_addr_reg_3483 <= tmp_58_i_fu_1688_p1;
        k_buf_0_val_9_addr_reg_3489 <= tmp_58_i_fu_1688_p1;
        tmp_35_reg_3462 <= tmp_35_fu_1696_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (exitcond388_i_i_reg_3405_pp0_iter2_reg == 1'd0))) begin
        k_buf_0_val_5_load_reg_3495 <= k_buf_0_val_5_q0;
        k_buf_0_val_6_load_reg_3510 <= k_buf_0_val_6_q0;
        k_buf_0_val_7_load_reg_3525 <= k_buf_0_val_7_q0;
        k_buf_0_val_8_load_reg_3540 <= k_buf_0_val_8_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter6 == 1'b1) & (or_cond_i_i_reg_3433_pp0_iter5_reg == 1'd1))) begin
        p_Val2_4_0_1_i_reg_3697 <= grp_fu_2769_p3;
        tmp13_reg_3702 <= grp_fu_2776_p3;
        tmp15_reg_3707 <= grp_fu_2783_p3;
        tmp21_reg_3712 <= grp_fu_2790_p3;
        tmp22_reg_3717 <= grp_fu_2797_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (or_cond_i_i_reg_3433_pp0_iter8_reg == 1'd1))) begin
        p_Val2_4_3_i_reg_3859 <= p_Val2_4_3_i_fu_2510_p2;
        r_V_2_3_1_i_reg_3864 <= r_V_2_3_1_i_fu_2519_p2;
        r_V_2_4_1_i_reg_3884 <= r_V_2_4_1_i_fu_2551_p2;
        r_V_2_4_i_reg_3874 <= r_V_2_4_i_fu_2538_p2;
        tmp31_reg_3894 <= tmp31_fu_2573_p2;
        tmp35_reg_3899 <= tmp35_fu_2583_p2;
        tmp39_reg_3904 <= tmp39_fu_2592_p2;
        tmp_17_reg_3854 <= tmp_17_fu_2505_p2;
        tmp_42_reg_3869 <= tmp_42_fu_2524_p1;
        tmp_46_reg_3879 <= tmp_46_fu_2543_p1;
        tmp_47_reg_3889 <= tmp_47_fu_2556_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (or_cond_i_i_reg_3433_pp0_iter11_reg == 1'd1))) begin
        p_Val2_s_reg_3950 <= p_Val2_s_fu_2762_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state2) & (exitcond389_i_i_fu_1102_p2 == 1'd0))) begin
        p_assign_6_1_i_reg_3294 <= p_assign_6_1_i_fu_1175_p2;
        p_assign_6_2_i_reg_3308 <= p_assign_6_2_i_fu_1203_p2;
        p_assign_6_3_i_reg_3322 <= p_assign_6_3_i_fu_1231_p2;
        p_assign_6_4_i_reg_3336 <= p_assign_6_4_i_fu_1259_p2;
        p_p2_i425_i_1_i_reg_3301 <= p_p2_i425_i_1_i_fu_1195_p3;
        p_p2_i425_i_2_i_reg_3315 <= p_p2_i425_i_2_i_fu_1223_p3;
        p_p2_i425_i_3_i_reg_3329 <= p_p2_i425_i_3_i_fu_1251_p3;
        p_p2_i425_i_4_i_reg_3343 <= p_p2_i425_i_4_i_fu_1279_p3;
        p_p2_i425_i_i_reg_3287 <= p_p2_i425_i_i_fu_1167_p3;
        tmp_115_i_reg_3271 <= tmp_115_i_fu_1142_p2;
        tmp_118_i_reg_3280 <= tmp_118_i_fu_1147_p2;
        tmp_17_i_reg_3254 <= tmp_17_i_fu_1118_p2;
        tmp_2_i_reg_3249 <= tmp_2_i_fu_1113_p2;
        tmp_93_1_i_reg_3263 <= tmp_93_1_i_fu_1130_p2;
        tmp_93_2_i_reg_3267 <= tmp_93_2_i_fu_1136_p2;
        tmp_93_i_reg_3259 <= tmp_93_i_fu_1124_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (or_cond_i_i_reg_3433_pp0_iter4_reg == 1'd1))) begin
        r_V_2_0_1_i_reg_3657 <= r_V_2_0_1_i_fu_2173_p2;
        r_V_2_0_2_i_reg_3662 <= r_V_2_0_2_i_fu_2181_p2;
        r_V_2_1_1_i_reg_3677 <= r_V_2_1_1_i_fu_2197_p2;
        r_V_2_1_4_i_reg_3682 <= r_V_2_1_4_i_fu_2205_p2;
        r_V_2_2_1_i_reg_3692 <= r_V_2_2_1_i_fu_2218_p2;
        src_kernel_win_0_va_33_reg_3647 <= src_kernel_win_0_va_8_fu_540;
        src_kernel_win_0_va_34_reg_3652 <= src_kernel_win_0_va_9_fu_544;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (or_cond_i_i_reg_3433_pp0_iter6_reg == 1'd1))) begin
        r_V_2_2_2_i_reg_3732 <= r_V_2_2_2_i_fu_2300_p2;
        r_V_2_2_3_i_reg_3738 <= r_V_2_2_3_i_fu_2308_p2;
        r_V_2_2_4_i_reg_3743 <= r_V_2_2_4_i_fu_2316_p2;
        tmp_38_reg_3749 <= tmp_38_fu_2321_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (or_cond_i_i_reg_3433_pp0_iter7_reg == 1'd1))) begin
        r_V_2_3_2_i_reg_3789 <= r_V_2_3_2_i_fu_2398_p2;
        r_V_2_3_3_i_reg_3799 <= r_V_2_3_3_i_fu_2410_p2;
        r_V_2_3_4_i_reg_3809 <= r_V_2_3_4_i_fu_2422_p2;
        r_V_2_4_2_i_reg_3819 <= r_V_2_4_2_i_fu_2435_p2;
        r_V_2_4_3_i_reg_3829 <= r_V_2_4_3_i_fu_2448_p2;
        r_V_2_4_4_i_reg_3839 <= r_V_2_4_4_i_fu_2460_p2;
        tmp17_reg_3764 <= tmp17_fu_2359_p2;
        tmp19_reg_3769 <= tmp19_fu_2369_p2;
        tmp24_reg_3779 <= tmp24_fu_2385_p2;
        tmp_39_reg_3759 <= tmp_39_fu_2355_p1;
        tmp_40_reg_3774 <= tmp_40_fu_2375_p1;
        tmp_41_reg_3784 <= tmp_41_fu_2391_p1;
        tmp_43_reg_3794 <= tmp_43_fu_2403_p1;
        tmp_44_reg_3804 <= tmp_44_fu_2415_p1;
        tmp_45_reg_3814 <= tmp_45_fu_2427_p1;
        tmp_48_reg_3824 <= tmp_48_fu_2440_p1;
        tmp_49_reg_3834 <= tmp_49_fu_2453_p1;
        tmp_50_reg_3844 <= tmp_50_fu_2465_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((((ap_predicate_op287_read_state7 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((ap_predicate_op286_read_state7 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1)))) begin
        reg_945 <= p_src_data_stream_V_dout;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (or_cond_i_i_i_reg_3437_pp0_iter2_reg == 1'd1) & (tmp_2_i_reg_3249 == 1'd1) & (tmp_17_i_reg_3254 == 1'd1) & (exitcond388_i_i_reg_3405_pp0_iter2_reg == 1'd0))) begin
        right_border_buf_0_10_fu_628 <= col_buf_0_val_2_0_fu_1804_p3;
        right_border_buf_0_11_fu_632 <= right_border_buf_0_10_fu_628;
        right_border_buf_0_12_fu_636 <= right_border_buf_0_11_fu_632;
        right_border_buf_0_13_fu_640 <= right_border_buf_0_14_fu_644;
        right_border_buf_0_14_fu_644 <= col_buf_0_val_3_0_fu_1826_p3;
        right_border_buf_0_1_fu_592 <= right_border_buf_0_s_fu_588;
        right_border_buf_0_2_fu_596 <= right_border_buf_0_1_fu_592;
        right_border_buf_0_3_fu_600 <= right_border_buf_0_4_fu_604;
        right_border_buf_0_4_fu_604 <= right_border_buf_0_8_fu_620;
        right_border_buf_0_5_fu_608 <= col_buf_0_val_1_0_fu_1782_p3;
        right_border_buf_0_6_fu_612 <= right_border_buf_0_5_fu_608;
        right_border_buf_0_7_fu_616 <= right_border_buf_0_6_fu_612;
        right_border_buf_0_8_fu_620 <= col_buf_0_val_4_0_fu_1848_p3;
        right_border_buf_0_9_fu_624 <= right_border_buf_0_13_fu_640;
        right_border_buf_0_s_fu_588 <= col_buf_0_val_0_0_fu_1760_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1) & (exitcond388_i_i_reg_3405_pp0_iter4_reg == 1'd0))) begin
        src_kernel_win_0_va_10_fu_548 <= src_kernel_win_0_va_9_fu_544;
        src_kernel_win_0_va_11_fu_552 <= src_kernel_win_0_va_10_fu_548;
        src_kernel_win_0_va_14_fu_564 <= src_kernel_win_0_va_55_reg_3642;
        src_kernel_win_0_va_15_fu_568 <= src_kernel_win_0_va_14_fu_564;
        src_kernel_win_0_va_8_fu_540 <= src_kernel_win_0_va_22_reg_3576;
        src_kernel_win_0_va_9_fu_544 <= src_kernel_win_0_va_8_fu_540;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1) & (exitcond388_i_i_reg_3405_pp0_iter3_reg == 1'd0))) begin
        src_kernel_win_0_va_12_fu_556 <= src_kernel_win_0_va_23_fu_2006_p3;
        src_kernel_win_0_va_13_fu_560 <= src_kernel_win_0_va_12_fu_556;
        src_kernel_win_0_va_16_fu_572 <= src_kernel_win_0_va_24_fu_2022_p3;
        src_kernel_win_0_va_17_fu_576 <= src_kernel_win_0_va_16_fu_572;
        src_kernel_win_0_va_18_fu_580 <= src_kernel_win_0_va_17_fu_576;
        src_kernel_win_0_va_19_fu_584 <= src_kernel_win_0_va_18_fu_580;
        src_kernel_win_0_va_4_fu_524 <= src_kernel_win_0_va_21_fu_1974_p3;
        src_kernel_win_0_va_5_fu_528 <= src_kernel_win_0_va_4_fu_524;
        src_kernel_win_0_va_6_fu_532 <= src_kernel_win_0_va_5_fu_528;
        src_kernel_win_0_va_7_fu_536 <= src_kernel_win_0_va_6_fu_532;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter8 == 1'b1) & (exitcond388_i_i_reg_3405_pp0_iter7_reg == 1'd0))) begin
        src_kernel_win_0_va_1_fu_512 <= src_kernel_win_0_va_fu_508;
        src_kernel_win_0_va_fu_508 <= src_kernel_win_0_va_20_reg_3565_pp0_iter7_reg;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (or_cond_i_i_reg_3433_pp0_iter3_reg == 1'd1))) begin
        src_kernel_win_0_va_29_reg_3592 <= src_kernel_win_0_va_4_fu_524;
        src_kernel_win_0_va_30_reg_3597 <= src_kernel_win_0_va_5_fu_528;
        src_kernel_win_0_va_31_reg_3602 <= src_kernel_win_0_va_6_fu_532;
        src_kernel_win_0_va_42_reg_3607 <= src_kernel_win_0_va_17_fu_576;
        src_kernel_win_0_va_43_reg_3612 <= src_kernel_win_0_va_18_fu_580;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter9 == 1'b1) & (exitcond388_i_i_reg_3405_pp0_iter8_reg == 1'd0))) begin
        src_kernel_win_0_va_2_fu_516 <= src_kernel_win_0_va_46_reg_3849;
        src_kernel_win_0_va_3_fu_520 <= src_kernel_win_0_va_2_fu_516;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (exitcond388_i_i_reg_3405_pp0_iter7_reg == 1'd0))) begin
        src_kernel_win_0_va_46_reg_3849 <= src_kernel_win_0_va_1_fu_512;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (exitcond388_i_i_reg_3405_pp0_iter3_reg == 1'd0))) begin
        src_kernel_win_0_va_55_reg_3642 <= src_kernel_win_0_va_13_fu_560;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter7 == 1'b1) & (or_cond_i_i_reg_3433_pp0_iter6_reg == 1'd1))) begin
        tmp14_reg_3722 <= grp_fu_2804_p3;
        tmp16_reg_3727 <= grp_fu_2811_p3;
        tmp23_reg_3754 <= grp_fu_2818_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (or_cond_i_i_reg_3433_pp0_iter9_reg == 1'd1))) begin
        tmp25_reg_3909 <= tmp25_fu_2634_p2;
        tmp27_reg_3914 <= tmp27_fu_2650_p2;
        tmp32_reg_3919 <= tmp32_fu_2669_p2;
        tmp33_reg_3924 <= tmp33_fu_2675_p2;
        tmp40_reg_3929 <= tmp40_fu_2684_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state4) & (tmp_115_i_reg_3271 == 1'd1))) begin
        tmp_27_reg_3380 <= tmp_27_fu_1521_p1;
        tmp_28_reg_3385 <= tmp_28_fu_1529_p1;
        tmp_29_reg_3390 <= tmp_29_fu_1537_p1;
        tmp_30_reg_3395 <= tmp_30_fu_1545_p1;
        tmp_31_reg_3400 <= tmp_31_fu_1553_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        tmp_48_0_not_i_reg_3375 <= tmp_48_0_not_i_fu_1512_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state3) & (tmp_115_i_reg_3271 == 1'd1))) begin
        y_1_1_i_reg_3355 <= y_1_1_i_fu_1463_p3;
        y_1_2_i_reg_3360 <= y_1_2_i_fu_1477_p3;
        y_1_3_i_reg_3365 <= y_1_3_i_fu_1491_p3;
        y_1_4_i_reg_3370 <= y_1_4_i_fu_1505_p3;
        y_1_i_reg_3350 <= y_1_i_fu_1449_p3;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter3 == 1'b1) & (ap_enable_reg_pp0_iter2 == 1'b0))) begin
        ap_condition_pp0_exit_iter3_state8 = 1'b1;
    end else begin
        ap_condition_pp0_exit_iter3_state8 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state2) & (exitcond389_i_i_fu_1102_p2 == 1'd1))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = ap_done_reg;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter12 == 1'b0) & (ap_enable_reg_pp0_iter11 == 1'b0) & (ap_enable_reg_pp0_iter10 == 1'b0) & (ap_enable_reg_pp0_iter9 == 1'b0) & (ap_enable_reg_pp0_iter8 == 1'b0) & (ap_enable_reg_pp0_iter5 == 1'b0) & (ap_enable_reg_pp0_iter4 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter7 == 1'b0) & (ap_enable_reg_pp0_iter6 == 1'b0) & (ap_enable_reg_pp0_iter3 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0) & (ap_enable_reg_pp0_iter13 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state2) & (exitcond389_i_i_fu_1102_p2 == 1'd1))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_2769_ce = 1'b1;
    end else begin
        grp_fu_2769_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_2776_ce = 1'b1;
    end else begin
        grp_fu_2776_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_2783_ce = 1'b1;
    end else begin
        grp_fu_2783_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_2790_ce = 1'b1;
    end else begin
        grp_fu_2790_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_2797_ce = 1'b1;
    end else begin
        grp_fu_2797_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_2804_ce = 1'b1;
    end else begin
        grp_fu_2804_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_2811_ce = 1'b1;
    end else begin
        grp_fu_2811_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_2818_ce = 1'b1;
    end else begin
        grp_fu_2818_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        k_buf_0_val_5_ce0 = 1'b1;
    end else begin
        k_buf_0_val_5_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (or_cond_i_i_i_reg_3437_pp0_iter2_reg == 1'd1) & (tmp_2_i_reg_3249 == 1'd1) & (tmp_17_i_reg_3254 == 1'd1) & (exitcond388_i_i_reg_3405_pp0_iter2_reg == 1'd0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (or_cond_i_i_i_reg_3437_pp0_iter2_reg == 1'd1) & (tmp_93_i_reg_3259 == 1'd1) & (exitcond388_i_i_reg_3405_pp0_iter2_reg == 1'd0) & (tmp_17_i_reg_3254 == 1'd0)))) begin
        k_buf_0_val_5_ce1 = 1'b1;
    end else begin
        k_buf_0_val_5_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (or_cond_i_i_i_reg_3437_pp0_iter2_reg == 1'd1) & (tmp_2_i_reg_3249 == 1'd1) & (tmp_17_i_reg_3254 == 1'd1) & (exitcond388_i_i_reg_3405_pp0_iter2_reg == 1'd0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (or_cond_i_i_i_reg_3437_pp0_iter2_reg == 1'd1) & (tmp_93_i_reg_3259 == 1'd1) & (exitcond388_i_i_reg_3405_pp0_iter2_reg == 1'd0) & (tmp_17_i_reg_3254 == 1'd0)))) begin
        k_buf_0_val_5_we1 = 1'b1;
    end else begin
        k_buf_0_val_5_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        k_buf_0_val_6_ce0 = 1'b1;
    end else begin
        k_buf_0_val_6_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1) & (or_cond_i_i_i_reg_3437_pp0_iter3_reg == 1'd1) & (tmp_2_i_reg_3249 == 1'd1) & (tmp_17_i_reg_3254 == 1'd1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1) & (or_cond_i_i_i_reg_3437_pp0_iter3_reg == 1'd1) & (tmp_93_1_i_reg_3263 == 1'd1) & (tmp_17_i_reg_3254 == 1'd0)))) begin
        k_buf_0_val_6_ce1 = 1'b1;
    end else begin
        k_buf_0_val_6_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_2284)) begin
        if (((tmp_2_i_reg_3249 == 1'd1) & (tmp_17_i_reg_3254 == 1'd1))) begin
            k_buf_0_val_6_d1 = k_buf_0_val_5_load_reg_3495;
        end else if (((tmp_93_1_i_reg_3263 == 1'd1) & (tmp_17_i_reg_3254 == 1'd0))) begin
            k_buf_0_val_6_d1 = reg_945_pp0_iter3_reg;
        end else begin
            k_buf_0_val_6_d1 = 'bx;
        end
    end else begin
        k_buf_0_val_6_d1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1) & (or_cond_i_i_i_reg_3437_pp0_iter3_reg == 1'd1) & (tmp_2_i_reg_3249 == 1'd1) & (tmp_17_i_reg_3254 == 1'd1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1) & (or_cond_i_i_i_reg_3437_pp0_iter3_reg == 1'd1) & (tmp_93_1_i_reg_3263 == 1'd1) & (tmp_17_i_reg_3254 == 1'd0)))) begin
        k_buf_0_val_6_we1 = 1'b1;
    end else begin
        k_buf_0_val_6_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        k_buf_0_val_7_ce0 = 1'b1;
    end else begin
        k_buf_0_val_7_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1) & (or_cond_i_i_i_reg_3437_pp0_iter3_reg == 1'd1) & (tmp_2_i_reg_3249 == 1'd1) & (tmp_17_i_reg_3254 == 1'd1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1) & (or_cond_i_i_i_reg_3437_pp0_iter3_reg == 1'd1) & (tmp_93_2_i_reg_3267 == 1'd1) & (tmp_17_i_reg_3254 == 1'd0)))) begin
        k_buf_0_val_7_ce1 = 1'b1;
    end else begin
        k_buf_0_val_7_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_2284)) begin
        if (((tmp_2_i_reg_3249 == 1'd1) & (tmp_17_i_reg_3254 == 1'd1))) begin
            k_buf_0_val_7_d1 = k_buf_0_val_6_load_reg_3510;
        end else if (((tmp_93_2_i_reg_3267 == 1'd1) & (tmp_17_i_reg_3254 == 1'd0))) begin
            k_buf_0_val_7_d1 = reg_945_pp0_iter3_reg;
        end else begin
            k_buf_0_val_7_d1 = 'bx;
        end
    end else begin
        k_buf_0_val_7_d1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1) & (or_cond_i_i_i_reg_3437_pp0_iter3_reg == 1'd1) & (tmp_2_i_reg_3249 == 1'd1) & (tmp_17_i_reg_3254 == 1'd1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1) & (or_cond_i_i_i_reg_3437_pp0_iter3_reg == 1'd1) & (tmp_93_2_i_reg_3267 == 1'd1) & (tmp_17_i_reg_3254 == 1'd0)))) begin
        k_buf_0_val_7_we1 = 1'b1;
    end else begin
        k_buf_0_val_7_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        k_buf_0_val_8_ce0 = 1'b1;
    end else begin
        k_buf_0_val_8_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1) & (or_cond_i_i_i_reg_3437_pp0_iter3_reg == 1'd1) & (tmp_2_i_reg_3249 == 1'd1) & (tmp_17_i_reg_3254 == 1'd1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1) & (or_cond_i_i_i_reg_3437_pp0_iter3_reg == 1'd1) & (tmp_93_1_i_reg_3263 == 1'd1) & (tmp_17_i_reg_3254 == 1'd0)))) begin
        k_buf_0_val_8_ce1 = 1'b1;
    end else begin
        k_buf_0_val_8_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_2284)) begin
        if (((tmp_2_i_reg_3249 == 1'd1) & (tmp_17_i_reg_3254 == 1'd1))) begin
            k_buf_0_val_8_d1 = k_buf_0_val_7_load_reg_3525;
        end else if (((tmp_93_1_i_reg_3263 == 1'd1) & (tmp_17_i_reg_3254 == 1'd0))) begin
            k_buf_0_val_8_d1 = reg_945_pp0_iter3_reg;
        end else begin
            k_buf_0_val_8_d1 = 'bx;
        end
    end else begin
        k_buf_0_val_8_d1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1) & (or_cond_i_i_i_reg_3437_pp0_iter3_reg == 1'd1) & (tmp_2_i_reg_3249 == 1'd1) & (tmp_17_i_reg_3254 == 1'd1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1) & (or_cond_i_i_i_reg_3437_pp0_iter3_reg == 1'd1) & (tmp_93_1_i_reg_3263 == 1'd1) & (tmp_17_i_reg_3254 == 1'd0)))) begin
        k_buf_0_val_8_we1 = 1'b1;
    end else begin
        k_buf_0_val_8_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        k_buf_0_val_9_ce0 = 1'b1;
    end else begin
        k_buf_0_val_9_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1) & (or_cond_i_i_i_reg_3437_pp0_iter3_reg == 1'd1) & (tmp_2_i_reg_3249 == 1'd1) & (tmp_17_i_reg_3254 == 1'd1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1) & (or_cond_i_i_i_reg_3437_pp0_iter3_reg == 1'd1) & (tmp_93_i_reg_3259 == 1'd1) & (tmp_17_i_reg_3254 == 1'd0)))) begin
        k_buf_0_val_9_ce1 = 1'b1;
    end else begin
        k_buf_0_val_9_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_2284)) begin
        if (((tmp_2_i_reg_3249 == 1'd1) & (tmp_17_i_reg_3254 == 1'd1))) begin
            k_buf_0_val_9_d1 = k_buf_0_val_8_load_reg_3540;
        end else if (((tmp_93_i_reg_3259 == 1'd1) & (tmp_17_i_reg_3254 == 1'd0))) begin
            k_buf_0_val_9_d1 = reg_945_pp0_iter3_reg;
        end else begin
            k_buf_0_val_9_d1 = 'bx;
        end
    end else begin
        k_buf_0_val_9_d1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1) & (or_cond_i_i_i_reg_3437_pp0_iter3_reg == 1'd1) & (tmp_2_i_reg_3249 == 1'd1) & (tmp_17_i_reg_3254 == 1'd1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1) & (or_cond_i_i_i_reg_3437_pp0_iter3_reg == 1'd1) & (tmp_93_i_reg_3259 == 1'd1) & (tmp_17_i_reg_3254 == 1'd0)))) begin
        k_buf_0_val_9_we1 = 1'b1;
    end else begin
        k_buf_0_val_9_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter13 == 1'b1) & (or_cond_i_i_reg_3433_pp0_iter12_reg == 1'd1) & (1'b0 == ap_block_pp0_stage0))) begin
        p_dst_data_stream_V_blk_n = p_dst_data_stream_V_full_n;
    end else begin
        p_dst_data_stream_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter13 == 1'b1) & (or_cond_i_i_reg_3433_pp0_iter12_reg == 1'd1))) begin
        p_dst_data_stream_V_write = 1'b1;
    end else begin
        p_dst_data_stream_V_write = 1'b0;
    end
end

always @ (*) begin
    if ((~((ap_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        p_kernel_val_0_V_0_blk_n = p_kernel_val_0_V_0_empty_n;
    end else begin
        p_kernel_val_0_V_0_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~((p_kernel_val_2_V_4_empty_n == 1'b0) | (p_kernel_val_2_V_3_empty_n == 1'b0) | (p_kernel_val_2_V_2_empty_n == 1'b0) | (p_kernel_val_2_V_1_empty_n == 1'b0) | (p_kernel_val_2_V_0_empty_n == 1'b0) | (p_kernel_val_1_V_4_empty_n == 1'b0) | (p_kernel_val_1_V_3_empty_n == 1'b0) | (p_kernel_val_1_V_2_empty_n == 1'b0) | (p_kernel_val_1_V_1_empty_n == 1'b0) | (p_kernel_val_1_V_0_empty_n == 1'b0) | (p_kernel_val_0_V_4_empty_n == 1'b0) | (p_kernel_val_0_V_3_empty_n == 1'b0) | (p_kernel_val_0_V_2_empty_n == 1'b0) | (p_kernel_val_0_V_1_empty_n == 1'b0) | (p_kernel_val_0_V_0_empty_n == 1'b0) | (p_kernel_val_4_V_4_empty_n == 1'b0) | (p_kernel_val_4_V_3_empty_n == 1'b0) | (p_kernel_val_4_V_2_empty_n == 1'b0) | (p_kernel_val_4_V_1_empty_n == 1'b0) | (p_kernel_val_4_V_0_empty_n == 1'b0) | (p_kernel_val_3_V_4_empty_n == 1'b0) | (p_kernel_val_3_V_3_empty_n == 1'b0) | (ap_start == 1'b0) | (p_kernel_val_3_V_2_empty_n == 1'b0) | (p_kernel_val_3_V_1_empty_n == 1'b0) | (p_kernel_val_3_V_0_empty_n == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        p_kernel_val_0_V_0_read = 1'b1;
    end else begin
        p_kernel_val_0_V_0_read = 1'b0;
    end
end

always @ (*) begin
    if ((~((ap_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        p_kernel_val_0_V_1_blk_n = p_kernel_val_0_V_1_empty_n;
    end else begin
        p_kernel_val_0_V_1_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~((p_kernel_val_2_V_4_empty_n == 1'b0) | (p_kernel_val_2_V_3_empty_n == 1'b0) | (p_kernel_val_2_V_2_empty_n == 1'b0) | (p_kernel_val_2_V_1_empty_n == 1'b0) | (p_kernel_val_2_V_0_empty_n == 1'b0) | (p_kernel_val_1_V_4_empty_n == 1'b0) | (p_kernel_val_1_V_3_empty_n == 1'b0) | (p_kernel_val_1_V_2_empty_n == 1'b0) | (p_kernel_val_1_V_1_empty_n == 1'b0) | (p_kernel_val_1_V_0_empty_n == 1'b0) | (p_kernel_val_0_V_4_empty_n == 1'b0) | (p_kernel_val_0_V_3_empty_n == 1'b0) | (p_kernel_val_0_V_2_empty_n == 1'b0) | (p_kernel_val_0_V_1_empty_n == 1'b0) | (p_kernel_val_0_V_0_empty_n == 1'b0) | (p_kernel_val_4_V_4_empty_n == 1'b0) | (p_kernel_val_4_V_3_empty_n == 1'b0) | (p_kernel_val_4_V_2_empty_n == 1'b0) | (p_kernel_val_4_V_1_empty_n == 1'b0) | (p_kernel_val_4_V_0_empty_n == 1'b0) | (p_kernel_val_3_V_4_empty_n == 1'b0) | (p_kernel_val_3_V_3_empty_n == 1'b0) | (ap_start == 1'b0) | (p_kernel_val_3_V_2_empty_n == 1'b0) | (p_kernel_val_3_V_1_empty_n == 1'b0) | (p_kernel_val_3_V_0_empty_n == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        p_kernel_val_0_V_1_read = 1'b1;
    end else begin
        p_kernel_val_0_V_1_read = 1'b0;
    end
end

always @ (*) begin
    if ((~((ap_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        p_kernel_val_0_V_2_blk_n = p_kernel_val_0_V_2_empty_n;
    end else begin
        p_kernel_val_0_V_2_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~((p_kernel_val_2_V_4_empty_n == 1'b0) | (p_kernel_val_2_V_3_empty_n == 1'b0) | (p_kernel_val_2_V_2_empty_n == 1'b0) | (p_kernel_val_2_V_1_empty_n == 1'b0) | (p_kernel_val_2_V_0_empty_n == 1'b0) | (p_kernel_val_1_V_4_empty_n == 1'b0) | (p_kernel_val_1_V_3_empty_n == 1'b0) | (p_kernel_val_1_V_2_empty_n == 1'b0) | (p_kernel_val_1_V_1_empty_n == 1'b0) | (p_kernel_val_1_V_0_empty_n == 1'b0) | (p_kernel_val_0_V_4_empty_n == 1'b0) | (p_kernel_val_0_V_3_empty_n == 1'b0) | (p_kernel_val_0_V_2_empty_n == 1'b0) | (p_kernel_val_0_V_1_empty_n == 1'b0) | (p_kernel_val_0_V_0_empty_n == 1'b0) | (p_kernel_val_4_V_4_empty_n == 1'b0) | (p_kernel_val_4_V_3_empty_n == 1'b0) | (p_kernel_val_4_V_2_empty_n == 1'b0) | (p_kernel_val_4_V_1_empty_n == 1'b0) | (p_kernel_val_4_V_0_empty_n == 1'b0) | (p_kernel_val_3_V_4_empty_n == 1'b0) | (p_kernel_val_3_V_3_empty_n == 1'b0) | (ap_start == 1'b0) | (p_kernel_val_3_V_2_empty_n == 1'b0) | (p_kernel_val_3_V_1_empty_n == 1'b0) | (p_kernel_val_3_V_0_empty_n == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        p_kernel_val_0_V_2_read = 1'b1;
    end else begin
        p_kernel_val_0_V_2_read = 1'b0;
    end
end

always @ (*) begin
    if ((~((ap_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        p_kernel_val_0_V_3_blk_n = p_kernel_val_0_V_3_empty_n;
    end else begin
        p_kernel_val_0_V_3_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~((p_kernel_val_2_V_4_empty_n == 1'b0) | (p_kernel_val_2_V_3_empty_n == 1'b0) | (p_kernel_val_2_V_2_empty_n == 1'b0) | (p_kernel_val_2_V_1_empty_n == 1'b0) | (p_kernel_val_2_V_0_empty_n == 1'b0) | (p_kernel_val_1_V_4_empty_n == 1'b0) | (p_kernel_val_1_V_3_empty_n == 1'b0) | (p_kernel_val_1_V_2_empty_n == 1'b0) | (p_kernel_val_1_V_1_empty_n == 1'b0) | (p_kernel_val_1_V_0_empty_n == 1'b0) | (p_kernel_val_0_V_4_empty_n == 1'b0) | (p_kernel_val_0_V_3_empty_n == 1'b0) | (p_kernel_val_0_V_2_empty_n == 1'b0) | (p_kernel_val_0_V_1_empty_n == 1'b0) | (p_kernel_val_0_V_0_empty_n == 1'b0) | (p_kernel_val_4_V_4_empty_n == 1'b0) | (p_kernel_val_4_V_3_empty_n == 1'b0) | (p_kernel_val_4_V_2_empty_n == 1'b0) | (p_kernel_val_4_V_1_empty_n == 1'b0) | (p_kernel_val_4_V_0_empty_n == 1'b0) | (p_kernel_val_3_V_4_empty_n == 1'b0) | (p_kernel_val_3_V_3_empty_n == 1'b0) | (ap_start == 1'b0) | (p_kernel_val_3_V_2_empty_n == 1'b0) | (p_kernel_val_3_V_1_empty_n == 1'b0) | (p_kernel_val_3_V_0_empty_n == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        p_kernel_val_0_V_3_read = 1'b1;
    end else begin
        p_kernel_val_0_V_3_read = 1'b0;
    end
end

always @ (*) begin
    if ((~((ap_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        p_kernel_val_0_V_4_blk_n = p_kernel_val_0_V_4_empty_n;
    end else begin
        p_kernel_val_0_V_4_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~((p_kernel_val_2_V_4_empty_n == 1'b0) | (p_kernel_val_2_V_3_empty_n == 1'b0) | (p_kernel_val_2_V_2_empty_n == 1'b0) | (p_kernel_val_2_V_1_empty_n == 1'b0) | (p_kernel_val_2_V_0_empty_n == 1'b0) | (p_kernel_val_1_V_4_empty_n == 1'b0) | (p_kernel_val_1_V_3_empty_n == 1'b0) | (p_kernel_val_1_V_2_empty_n == 1'b0) | (p_kernel_val_1_V_1_empty_n == 1'b0) | (p_kernel_val_1_V_0_empty_n == 1'b0) | (p_kernel_val_0_V_4_empty_n == 1'b0) | (p_kernel_val_0_V_3_empty_n == 1'b0) | (p_kernel_val_0_V_2_empty_n == 1'b0) | (p_kernel_val_0_V_1_empty_n == 1'b0) | (p_kernel_val_0_V_0_empty_n == 1'b0) | (p_kernel_val_4_V_4_empty_n == 1'b0) | (p_kernel_val_4_V_3_empty_n == 1'b0) | (p_kernel_val_4_V_2_empty_n == 1'b0) | (p_kernel_val_4_V_1_empty_n == 1'b0) | (p_kernel_val_4_V_0_empty_n == 1'b0) | (p_kernel_val_3_V_4_empty_n == 1'b0) | (p_kernel_val_3_V_3_empty_n == 1'b0) | (ap_start == 1'b0) | (p_kernel_val_3_V_2_empty_n == 1'b0) | (p_kernel_val_3_V_1_empty_n == 1'b0) | (p_kernel_val_3_V_0_empty_n == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        p_kernel_val_0_V_4_read = 1'b1;
    end else begin
        p_kernel_val_0_V_4_read = 1'b0;
    end
end

always @ (*) begin
    if ((~((ap_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        p_kernel_val_1_V_0_blk_n = p_kernel_val_1_V_0_empty_n;
    end else begin
        p_kernel_val_1_V_0_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~((p_kernel_val_2_V_4_empty_n == 1'b0) | (p_kernel_val_2_V_3_empty_n == 1'b0) | (p_kernel_val_2_V_2_empty_n == 1'b0) | (p_kernel_val_2_V_1_empty_n == 1'b0) | (p_kernel_val_2_V_0_empty_n == 1'b0) | (p_kernel_val_1_V_4_empty_n == 1'b0) | (p_kernel_val_1_V_3_empty_n == 1'b0) | (p_kernel_val_1_V_2_empty_n == 1'b0) | (p_kernel_val_1_V_1_empty_n == 1'b0) | (p_kernel_val_1_V_0_empty_n == 1'b0) | (p_kernel_val_0_V_4_empty_n == 1'b0) | (p_kernel_val_0_V_3_empty_n == 1'b0) | (p_kernel_val_0_V_2_empty_n == 1'b0) | (p_kernel_val_0_V_1_empty_n == 1'b0) | (p_kernel_val_0_V_0_empty_n == 1'b0) | (p_kernel_val_4_V_4_empty_n == 1'b0) | (p_kernel_val_4_V_3_empty_n == 1'b0) | (p_kernel_val_4_V_2_empty_n == 1'b0) | (p_kernel_val_4_V_1_empty_n == 1'b0) | (p_kernel_val_4_V_0_empty_n == 1'b0) | (p_kernel_val_3_V_4_empty_n == 1'b0) | (p_kernel_val_3_V_3_empty_n == 1'b0) | (ap_start == 1'b0) | (p_kernel_val_3_V_2_empty_n == 1'b0) | (p_kernel_val_3_V_1_empty_n == 1'b0) | (p_kernel_val_3_V_0_empty_n == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        p_kernel_val_1_V_0_read = 1'b1;
    end else begin
        p_kernel_val_1_V_0_read = 1'b0;
    end
end

always @ (*) begin
    if ((~((ap_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        p_kernel_val_1_V_1_blk_n = p_kernel_val_1_V_1_empty_n;
    end else begin
        p_kernel_val_1_V_1_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~((p_kernel_val_2_V_4_empty_n == 1'b0) | (p_kernel_val_2_V_3_empty_n == 1'b0) | (p_kernel_val_2_V_2_empty_n == 1'b0) | (p_kernel_val_2_V_1_empty_n == 1'b0) | (p_kernel_val_2_V_0_empty_n == 1'b0) | (p_kernel_val_1_V_4_empty_n == 1'b0) | (p_kernel_val_1_V_3_empty_n == 1'b0) | (p_kernel_val_1_V_2_empty_n == 1'b0) | (p_kernel_val_1_V_1_empty_n == 1'b0) | (p_kernel_val_1_V_0_empty_n == 1'b0) | (p_kernel_val_0_V_4_empty_n == 1'b0) | (p_kernel_val_0_V_3_empty_n == 1'b0) | (p_kernel_val_0_V_2_empty_n == 1'b0) | (p_kernel_val_0_V_1_empty_n == 1'b0) | (p_kernel_val_0_V_0_empty_n == 1'b0) | (p_kernel_val_4_V_4_empty_n == 1'b0) | (p_kernel_val_4_V_3_empty_n == 1'b0) | (p_kernel_val_4_V_2_empty_n == 1'b0) | (p_kernel_val_4_V_1_empty_n == 1'b0) | (p_kernel_val_4_V_0_empty_n == 1'b0) | (p_kernel_val_3_V_4_empty_n == 1'b0) | (p_kernel_val_3_V_3_empty_n == 1'b0) | (ap_start == 1'b0) | (p_kernel_val_3_V_2_empty_n == 1'b0) | (p_kernel_val_3_V_1_empty_n == 1'b0) | (p_kernel_val_3_V_0_empty_n == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        p_kernel_val_1_V_1_read = 1'b1;
    end else begin
        p_kernel_val_1_V_1_read = 1'b0;
    end
end

always @ (*) begin
    if ((~((ap_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        p_kernel_val_1_V_2_blk_n = p_kernel_val_1_V_2_empty_n;
    end else begin
        p_kernel_val_1_V_2_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~((p_kernel_val_2_V_4_empty_n == 1'b0) | (p_kernel_val_2_V_3_empty_n == 1'b0) | (p_kernel_val_2_V_2_empty_n == 1'b0) | (p_kernel_val_2_V_1_empty_n == 1'b0) | (p_kernel_val_2_V_0_empty_n == 1'b0) | (p_kernel_val_1_V_4_empty_n == 1'b0) | (p_kernel_val_1_V_3_empty_n == 1'b0) | (p_kernel_val_1_V_2_empty_n == 1'b0) | (p_kernel_val_1_V_1_empty_n == 1'b0) | (p_kernel_val_1_V_0_empty_n == 1'b0) | (p_kernel_val_0_V_4_empty_n == 1'b0) | (p_kernel_val_0_V_3_empty_n == 1'b0) | (p_kernel_val_0_V_2_empty_n == 1'b0) | (p_kernel_val_0_V_1_empty_n == 1'b0) | (p_kernel_val_0_V_0_empty_n == 1'b0) | (p_kernel_val_4_V_4_empty_n == 1'b0) | (p_kernel_val_4_V_3_empty_n == 1'b0) | (p_kernel_val_4_V_2_empty_n == 1'b0) | (p_kernel_val_4_V_1_empty_n == 1'b0) | (p_kernel_val_4_V_0_empty_n == 1'b0) | (p_kernel_val_3_V_4_empty_n == 1'b0) | (p_kernel_val_3_V_3_empty_n == 1'b0) | (ap_start == 1'b0) | (p_kernel_val_3_V_2_empty_n == 1'b0) | (p_kernel_val_3_V_1_empty_n == 1'b0) | (p_kernel_val_3_V_0_empty_n == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        p_kernel_val_1_V_2_read = 1'b1;
    end else begin
        p_kernel_val_1_V_2_read = 1'b0;
    end
end

always @ (*) begin
    if ((~((ap_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        p_kernel_val_1_V_3_blk_n = p_kernel_val_1_V_3_empty_n;
    end else begin
        p_kernel_val_1_V_3_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~((p_kernel_val_2_V_4_empty_n == 1'b0) | (p_kernel_val_2_V_3_empty_n == 1'b0) | (p_kernel_val_2_V_2_empty_n == 1'b0) | (p_kernel_val_2_V_1_empty_n == 1'b0) | (p_kernel_val_2_V_0_empty_n == 1'b0) | (p_kernel_val_1_V_4_empty_n == 1'b0) | (p_kernel_val_1_V_3_empty_n == 1'b0) | (p_kernel_val_1_V_2_empty_n == 1'b0) | (p_kernel_val_1_V_1_empty_n == 1'b0) | (p_kernel_val_1_V_0_empty_n == 1'b0) | (p_kernel_val_0_V_4_empty_n == 1'b0) | (p_kernel_val_0_V_3_empty_n == 1'b0) | (p_kernel_val_0_V_2_empty_n == 1'b0) | (p_kernel_val_0_V_1_empty_n == 1'b0) | (p_kernel_val_0_V_0_empty_n == 1'b0) | (p_kernel_val_4_V_4_empty_n == 1'b0) | (p_kernel_val_4_V_3_empty_n == 1'b0) | (p_kernel_val_4_V_2_empty_n == 1'b0) | (p_kernel_val_4_V_1_empty_n == 1'b0) | (p_kernel_val_4_V_0_empty_n == 1'b0) | (p_kernel_val_3_V_4_empty_n == 1'b0) | (p_kernel_val_3_V_3_empty_n == 1'b0) | (ap_start == 1'b0) | (p_kernel_val_3_V_2_empty_n == 1'b0) | (p_kernel_val_3_V_1_empty_n == 1'b0) | (p_kernel_val_3_V_0_empty_n == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        p_kernel_val_1_V_3_read = 1'b1;
    end else begin
        p_kernel_val_1_V_3_read = 1'b0;
    end
end

always @ (*) begin
    if ((~((ap_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        p_kernel_val_1_V_4_blk_n = p_kernel_val_1_V_4_empty_n;
    end else begin
        p_kernel_val_1_V_4_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~((p_kernel_val_2_V_4_empty_n == 1'b0) | (p_kernel_val_2_V_3_empty_n == 1'b0) | (p_kernel_val_2_V_2_empty_n == 1'b0) | (p_kernel_val_2_V_1_empty_n == 1'b0) | (p_kernel_val_2_V_0_empty_n == 1'b0) | (p_kernel_val_1_V_4_empty_n == 1'b0) | (p_kernel_val_1_V_3_empty_n == 1'b0) | (p_kernel_val_1_V_2_empty_n == 1'b0) | (p_kernel_val_1_V_1_empty_n == 1'b0) | (p_kernel_val_1_V_0_empty_n == 1'b0) | (p_kernel_val_0_V_4_empty_n == 1'b0) | (p_kernel_val_0_V_3_empty_n == 1'b0) | (p_kernel_val_0_V_2_empty_n == 1'b0) | (p_kernel_val_0_V_1_empty_n == 1'b0) | (p_kernel_val_0_V_0_empty_n == 1'b0) | (p_kernel_val_4_V_4_empty_n == 1'b0) | (p_kernel_val_4_V_3_empty_n == 1'b0) | (p_kernel_val_4_V_2_empty_n == 1'b0) | (p_kernel_val_4_V_1_empty_n == 1'b0) | (p_kernel_val_4_V_0_empty_n == 1'b0) | (p_kernel_val_3_V_4_empty_n == 1'b0) | (p_kernel_val_3_V_3_empty_n == 1'b0) | (ap_start == 1'b0) | (p_kernel_val_3_V_2_empty_n == 1'b0) | (p_kernel_val_3_V_1_empty_n == 1'b0) | (p_kernel_val_3_V_0_empty_n == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        p_kernel_val_1_V_4_read = 1'b1;
    end else begin
        p_kernel_val_1_V_4_read = 1'b0;
    end
end

always @ (*) begin
    if ((~((ap_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        p_kernel_val_2_V_0_blk_n = p_kernel_val_2_V_0_empty_n;
    end else begin
        p_kernel_val_2_V_0_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~((p_kernel_val_2_V_4_empty_n == 1'b0) | (p_kernel_val_2_V_3_empty_n == 1'b0) | (p_kernel_val_2_V_2_empty_n == 1'b0) | (p_kernel_val_2_V_1_empty_n == 1'b0) | (p_kernel_val_2_V_0_empty_n == 1'b0) | (p_kernel_val_1_V_4_empty_n == 1'b0) | (p_kernel_val_1_V_3_empty_n == 1'b0) | (p_kernel_val_1_V_2_empty_n == 1'b0) | (p_kernel_val_1_V_1_empty_n == 1'b0) | (p_kernel_val_1_V_0_empty_n == 1'b0) | (p_kernel_val_0_V_4_empty_n == 1'b0) | (p_kernel_val_0_V_3_empty_n == 1'b0) | (p_kernel_val_0_V_2_empty_n == 1'b0) | (p_kernel_val_0_V_1_empty_n == 1'b0) | (p_kernel_val_0_V_0_empty_n == 1'b0) | (p_kernel_val_4_V_4_empty_n == 1'b0) | (p_kernel_val_4_V_3_empty_n == 1'b0) | (p_kernel_val_4_V_2_empty_n == 1'b0) | (p_kernel_val_4_V_1_empty_n == 1'b0) | (p_kernel_val_4_V_0_empty_n == 1'b0) | (p_kernel_val_3_V_4_empty_n == 1'b0) | (p_kernel_val_3_V_3_empty_n == 1'b0) | (ap_start == 1'b0) | (p_kernel_val_3_V_2_empty_n == 1'b0) | (p_kernel_val_3_V_1_empty_n == 1'b0) | (p_kernel_val_3_V_0_empty_n == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        p_kernel_val_2_V_0_read = 1'b1;
    end else begin
        p_kernel_val_2_V_0_read = 1'b0;
    end
end

always @ (*) begin
    if ((~((ap_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        p_kernel_val_2_V_1_blk_n = p_kernel_val_2_V_1_empty_n;
    end else begin
        p_kernel_val_2_V_1_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~((p_kernel_val_2_V_4_empty_n == 1'b0) | (p_kernel_val_2_V_3_empty_n == 1'b0) | (p_kernel_val_2_V_2_empty_n == 1'b0) | (p_kernel_val_2_V_1_empty_n == 1'b0) | (p_kernel_val_2_V_0_empty_n == 1'b0) | (p_kernel_val_1_V_4_empty_n == 1'b0) | (p_kernel_val_1_V_3_empty_n == 1'b0) | (p_kernel_val_1_V_2_empty_n == 1'b0) | (p_kernel_val_1_V_1_empty_n == 1'b0) | (p_kernel_val_1_V_0_empty_n == 1'b0) | (p_kernel_val_0_V_4_empty_n == 1'b0) | (p_kernel_val_0_V_3_empty_n == 1'b0) | (p_kernel_val_0_V_2_empty_n == 1'b0) | (p_kernel_val_0_V_1_empty_n == 1'b0) | (p_kernel_val_0_V_0_empty_n == 1'b0) | (p_kernel_val_4_V_4_empty_n == 1'b0) | (p_kernel_val_4_V_3_empty_n == 1'b0) | (p_kernel_val_4_V_2_empty_n == 1'b0) | (p_kernel_val_4_V_1_empty_n == 1'b0) | (p_kernel_val_4_V_0_empty_n == 1'b0) | (p_kernel_val_3_V_4_empty_n == 1'b0) | (p_kernel_val_3_V_3_empty_n == 1'b0) | (ap_start == 1'b0) | (p_kernel_val_3_V_2_empty_n == 1'b0) | (p_kernel_val_3_V_1_empty_n == 1'b0) | (p_kernel_val_3_V_0_empty_n == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        p_kernel_val_2_V_1_read = 1'b1;
    end else begin
        p_kernel_val_2_V_1_read = 1'b0;
    end
end

always @ (*) begin
    if ((~((ap_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        p_kernel_val_2_V_2_blk_n = p_kernel_val_2_V_2_empty_n;
    end else begin
        p_kernel_val_2_V_2_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~((p_kernel_val_2_V_4_empty_n == 1'b0) | (p_kernel_val_2_V_3_empty_n == 1'b0) | (p_kernel_val_2_V_2_empty_n == 1'b0) | (p_kernel_val_2_V_1_empty_n == 1'b0) | (p_kernel_val_2_V_0_empty_n == 1'b0) | (p_kernel_val_1_V_4_empty_n == 1'b0) | (p_kernel_val_1_V_3_empty_n == 1'b0) | (p_kernel_val_1_V_2_empty_n == 1'b0) | (p_kernel_val_1_V_1_empty_n == 1'b0) | (p_kernel_val_1_V_0_empty_n == 1'b0) | (p_kernel_val_0_V_4_empty_n == 1'b0) | (p_kernel_val_0_V_3_empty_n == 1'b0) | (p_kernel_val_0_V_2_empty_n == 1'b0) | (p_kernel_val_0_V_1_empty_n == 1'b0) | (p_kernel_val_0_V_0_empty_n == 1'b0) | (p_kernel_val_4_V_4_empty_n == 1'b0) | (p_kernel_val_4_V_3_empty_n == 1'b0) | (p_kernel_val_4_V_2_empty_n == 1'b0) | (p_kernel_val_4_V_1_empty_n == 1'b0) | (p_kernel_val_4_V_0_empty_n == 1'b0) | (p_kernel_val_3_V_4_empty_n == 1'b0) | (p_kernel_val_3_V_3_empty_n == 1'b0) | (ap_start == 1'b0) | (p_kernel_val_3_V_2_empty_n == 1'b0) | (p_kernel_val_3_V_1_empty_n == 1'b0) | (p_kernel_val_3_V_0_empty_n == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        p_kernel_val_2_V_2_read = 1'b1;
    end else begin
        p_kernel_val_2_V_2_read = 1'b0;
    end
end

always @ (*) begin
    if ((~((ap_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        p_kernel_val_2_V_3_blk_n = p_kernel_val_2_V_3_empty_n;
    end else begin
        p_kernel_val_2_V_3_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~((p_kernel_val_2_V_4_empty_n == 1'b0) | (p_kernel_val_2_V_3_empty_n == 1'b0) | (p_kernel_val_2_V_2_empty_n == 1'b0) | (p_kernel_val_2_V_1_empty_n == 1'b0) | (p_kernel_val_2_V_0_empty_n == 1'b0) | (p_kernel_val_1_V_4_empty_n == 1'b0) | (p_kernel_val_1_V_3_empty_n == 1'b0) | (p_kernel_val_1_V_2_empty_n == 1'b0) | (p_kernel_val_1_V_1_empty_n == 1'b0) | (p_kernel_val_1_V_0_empty_n == 1'b0) | (p_kernel_val_0_V_4_empty_n == 1'b0) | (p_kernel_val_0_V_3_empty_n == 1'b0) | (p_kernel_val_0_V_2_empty_n == 1'b0) | (p_kernel_val_0_V_1_empty_n == 1'b0) | (p_kernel_val_0_V_0_empty_n == 1'b0) | (p_kernel_val_4_V_4_empty_n == 1'b0) | (p_kernel_val_4_V_3_empty_n == 1'b0) | (p_kernel_val_4_V_2_empty_n == 1'b0) | (p_kernel_val_4_V_1_empty_n == 1'b0) | (p_kernel_val_4_V_0_empty_n == 1'b0) | (p_kernel_val_3_V_4_empty_n == 1'b0) | (p_kernel_val_3_V_3_empty_n == 1'b0) | (ap_start == 1'b0) | (p_kernel_val_3_V_2_empty_n == 1'b0) | (p_kernel_val_3_V_1_empty_n == 1'b0) | (p_kernel_val_3_V_0_empty_n == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        p_kernel_val_2_V_3_read = 1'b1;
    end else begin
        p_kernel_val_2_V_3_read = 1'b0;
    end
end

always @ (*) begin
    if ((~((ap_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        p_kernel_val_2_V_4_blk_n = p_kernel_val_2_V_4_empty_n;
    end else begin
        p_kernel_val_2_V_4_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~((p_kernel_val_2_V_4_empty_n == 1'b0) | (p_kernel_val_2_V_3_empty_n == 1'b0) | (p_kernel_val_2_V_2_empty_n == 1'b0) | (p_kernel_val_2_V_1_empty_n == 1'b0) | (p_kernel_val_2_V_0_empty_n == 1'b0) | (p_kernel_val_1_V_4_empty_n == 1'b0) | (p_kernel_val_1_V_3_empty_n == 1'b0) | (p_kernel_val_1_V_2_empty_n == 1'b0) | (p_kernel_val_1_V_1_empty_n == 1'b0) | (p_kernel_val_1_V_0_empty_n == 1'b0) | (p_kernel_val_0_V_4_empty_n == 1'b0) | (p_kernel_val_0_V_3_empty_n == 1'b0) | (p_kernel_val_0_V_2_empty_n == 1'b0) | (p_kernel_val_0_V_1_empty_n == 1'b0) | (p_kernel_val_0_V_0_empty_n == 1'b0) | (p_kernel_val_4_V_4_empty_n == 1'b0) | (p_kernel_val_4_V_3_empty_n == 1'b0) | (p_kernel_val_4_V_2_empty_n == 1'b0) | (p_kernel_val_4_V_1_empty_n == 1'b0) | (p_kernel_val_4_V_0_empty_n == 1'b0) | (p_kernel_val_3_V_4_empty_n == 1'b0) | (p_kernel_val_3_V_3_empty_n == 1'b0) | (ap_start == 1'b0) | (p_kernel_val_3_V_2_empty_n == 1'b0) | (p_kernel_val_3_V_1_empty_n == 1'b0) | (p_kernel_val_3_V_0_empty_n == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        p_kernel_val_2_V_4_read = 1'b1;
    end else begin
        p_kernel_val_2_V_4_read = 1'b0;
    end
end

always @ (*) begin
    if ((~((ap_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        p_kernel_val_3_V_0_blk_n = p_kernel_val_3_V_0_empty_n;
    end else begin
        p_kernel_val_3_V_0_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~((p_kernel_val_2_V_4_empty_n == 1'b0) | (p_kernel_val_2_V_3_empty_n == 1'b0) | (p_kernel_val_2_V_2_empty_n == 1'b0) | (p_kernel_val_2_V_1_empty_n == 1'b0) | (p_kernel_val_2_V_0_empty_n == 1'b0) | (p_kernel_val_1_V_4_empty_n == 1'b0) | (p_kernel_val_1_V_3_empty_n == 1'b0) | (p_kernel_val_1_V_2_empty_n == 1'b0) | (p_kernel_val_1_V_1_empty_n == 1'b0) | (p_kernel_val_1_V_0_empty_n == 1'b0) | (p_kernel_val_0_V_4_empty_n == 1'b0) | (p_kernel_val_0_V_3_empty_n == 1'b0) | (p_kernel_val_0_V_2_empty_n == 1'b0) | (p_kernel_val_0_V_1_empty_n == 1'b0) | (p_kernel_val_0_V_0_empty_n == 1'b0) | (p_kernel_val_4_V_4_empty_n == 1'b0) | (p_kernel_val_4_V_3_empty_n == 1'b0) | (p_kernel_val_4_V_2_empty_n == 1'b0) | (p_kernel_val_4_V_1_empty_n == 1'b0) | (p_kernel_val_4_V_0_empty_n == 1'b0) | (p_kernel_val_3_V_4_empty_n == 1'b0) | (p_kernel_val_3_V_3_empty_n == 1'b0) | (ap_start == 1'b0) | (p_kernel_val_3_V_2_empty_n == 1'b0) | (p_kernel_val_3_V_1_empty_n == 1'b0) | (p_kernel_val_3_V_0_empty_n == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        p_kernel_val_3_V_0_read = 1'b1;
    end else begin
        p_kernel_val_3_V_0_read = 1'b0;
    end
end

always @ (*) begin
    if ((~((ap_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        p_kernel_val_3_V_1_blk_n = p_kernel_val_3_V_1_empty_n;
    end else begin
        p_kernel_val_3_V_1_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~((p_kernel_val_2_V_4_empty_n == 1'b0) | (p_kernel_val_2_V_3_empty_n == 1'b0) | (p_kernel_val_2_V_2_empty_n == 1'b0) | (p_kernel_val_2_V_1_empty_n == 1'b0) | (p_kernel_val_2_V_0_empty_n == 1'b0) | (p_kernel_val_1_V_4_empty_n == 1'b0) | (p_kernel_val_1_V_3_empty_n == 1'b0) | (p_kernel_val_1_V_2_empty_n == 1'b0) | (p_kernel_val_1_V_1_empty_n == 1'b0) | (p_kernel_val_1_V_0_empty_n == 1'b0) | (p_kernel_val_0_V_4_empty_n == 1'b0) | (p_kernel_val_0_V_3_empty_n == 1'b0) | (p_kernel_val_0_V_2_empty_n == 1'b0) | (p_kernel_val_0_V_1_empty_n == 1'b0) | (p_kernel_val_0_V_0_empty_n == 1'b0) | (p_kernel_val_4_V_4_empty_n == 1'b0) | (p_kernel_val_4_V_3_empty_n == 1'b0) | (p_kernel_val_4_V_2_empty_n == 1'b0) | (p_kernel_val_4_V_1_empty_n == 1'b0) | (p_kernel_val_4_V_0_empty_n == 1'b0) | (p_kernel_val_3_V_4_empty_n == 1'b0) | (p_kernel_val_3_V_3_empty_n == 1'b0) | (ap_start == 1'b0) | (p_kernel_val_3_V_2_empty_n == 1'b0) | (p_kernel_val_3_V_1_empty_n == 1'b0) | (p_kernel_val_3_V_0_empty_n == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        p_kernel_val_3_V_1_read = 1'b1;
    end else begin
        p_kernel_val_3_V_1_read = 1'b0;
    end
end

always @ (*) begin
    if ((~((ap_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        p_kernel_val_3_V_2_blk_n = p_kernel_val_3_V_2_empty_n;
    end else begin
        p_kernel_val_3_V_2_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~((p_kernel_val_2_V_4_empty_n == 1'b0) | (p_kernel_val_2_V_3_empty_n == 1'b0) | (p_kernel_val_2_V_2_empty_n == 1'b0) | (p_kernel_val_2_V_1_empty_n == 1'b0) | (p_kernel_val_2_V_0_empty_n == 1'b0) | (p_kernel_val_1_V_4_empty_n == 1'b0) | (p_kernel_val_1_V_3_empty_n == 1'b0) | (p_kernel_val_1_V_2_empty_n == 1'b0) | (p_kernel_val_1_V_1_empty_n == 1'b0) | (p_kernel_val_1_V_0_empty_n == 1'b0) | (p_kernel_val_0_V_4_empty_n == 1'b0) | (p_kernel_val_0_V_3_empty_n == 1'b0) | (p_kernel_val_0_V_2_empty_n == 1'b0) | (p_kernel_val_0_V_1_empty_n == 1'b0) | (p_kernel_val_0_V_0_empty_n == 1'b0) | (p_kernel_val_4_V_4_empty_n == 1'b0) | (p_kernel_val_4_V_3_empty_n == 1'b0) | (p_kernel_val_4_V_2_empty_n == 1'b0) | (p_kernel_val_4_V_1_empty_n == 1'b0) | (p_kernel_val_4_V_0_empty_n == 1'b0) | (p_kernel_val_3_V_4_empty_n == 1'b0) | (p_kernel_val_3_V_3_empty_n == 1'b0) | (ap_start == 1'b0) | (p_kernel_val_3_V_2_empty_n == 1'b0) | (p_kernel_val_3_V_1_empty_n == 1'b0) | (p_kernel_val_3_V_0_empty_n == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        p_kernel_val_3_V_2_read = 1'b1;
    end else begin
        p_kernel_val_3_V_2_read = 1'b0;
    end
end

always @ (*) begin
    if ((~((ap_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        p_kernel_val_3_V_3_blk_n = p_kernel_val_3_V_3_empty_n;
    end else begin
        p_kernel_val_3_V_3_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~((p_kernel_val_2_V_4_empty_n == 1'b0) | (p_kernel_val_2_V_3_empty_n == 1'b0) | (p_kernel_val_2_V_2_empty_n == 1'b0) | (p_kernel_val_2_V_1_empty_n == 1'b0) | (p_kernel_val_2_V_0_empty_n == 1'b0) | (p_kernel_val_1_V_4_empty_n == 1'b0) | (p_kernel_val_1_V_3_empty_n == 1'b0) | (p_kernel_val_1_V_2_empty_n == 1'b0) | (p_kernel_val_1_V_1_empty_n == 1'b0) | (p_kernel_val_1_V_0_empty_n == 1'b0) | (p_kernel_val_0_V_4_empty_n == 1'b0) | (p_kernel_val_0_V_3_empty_n == 1'b0) | (p_kernel_val_0_V_2_empty_n == 1'b0) | (p_kernel_val_0_V_1_empty_n == 1'b0) | (p_kernel_val_0_V_0_empty_n == 1'b0) | (p_kernel_val_4_V_4_empty_n == 1'b0) | (p_kernel_val_4_V_3_empty_n == 1'b0) | (p_kernel_val_4_V_2_empty_n == 1'b0) | (p_kernel_val_4_V_1_empty_n == 1'b0) | (p_kernel_val_4_V_0_empty_n == 1'b0) | (p_kernel_val_3_V_4_empty_n == 1'b0) | (p_kernel_val_3_V_3_empty_n == 1'b0) | (ap_start == 1'b0) | (p_kernel_val_3_V_2_empty_n == 1'b0) | (p_kernel_val_3_V_1_empty_n == 1'b0) | (p_kernel_val_3_V_0_empty_n == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        p_kernel_val_3_V_3_read = 1'b1;
    end else begin
        p_kernel_val_3_V_3_read = 1'b0;
    end
end

always @ (*) begin
    if ((~((ap_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        p_kernel_val_3_V_4_blk_n = p_kernel_val_3_V_4_empty_n;
    end else begin
        p_kernel_val_3_V_4_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~((p_kernel_val_2_V_4_empty_n == 1'b0) | (p_kernel_val_2_V_3_empty_n == 1'b0) | (p_kernel_val_2_V_2_empty_n == 1'b0) | (p_kernel_val_2_V_1_empty_n == 1'b0) | (p_kernel_val_2_V_0_empty_n == 1'b0) | (p_kernel_val_1_V_4_empty_n == 1'b0) | (p_kernel_val_1_V_3_empty_n == 1'b0) | (p_kernel_val_1_V_2_empty_n == 1'b0) | (p_kernel_val_1_V_1_empty_n == 1'b0) | (p_kernel_val_1_V_0_empty_n == 1'b0) | (p_kernel_val_0_V_4_empty_n == 1'b0) | (p_kernel_val_0_V_3_empty_n == 1'b0) | (p_kernel_val_0_V_2_empty_n == 1'b0) | (p_kernel_val_0_V_1_empty_n == 1'b0) | (p_kernel_val_0_V_0_empty_n == 1'b0) | (p_kernel_val_4_V_4_empty_n == 1'b0) | (p_kernel_val_4_V_3_empty_n == 1'b0) | (p_kernel_val_4_V_2_empty_n == 1'b0) | (p_kernel_val_4_V_1_empty_n == 1'b0) | (p_kernel_val_4_V_0_empty_n == 1'b0) | (p_kernel_val_3_V_4_empty_n == 1'b0) | (p_kernel_val_3_V_3_empty_n == 1'b0) | (ap_start == 1'b0) | (p_kernel_val_3_V_2_empty_n == 1'b0) | (p_kernel_val_3_V_1_empty_n == 1'b0) | (p_kernel_val_3_V_0_empty_n == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        p_kernel_val_3_V_4_read = 1'b1;
    end else begin
        p_kernel_val_3_V_4_read = 1'b0;
    end
end

always @ (*) begin
    if ((~((ap_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        p_kernel_val_4_V_0_blk_n = p_kernel_val_4_V_0_empty_n;
    end else begin
        p_kernel_val_4_V_0_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~((p_kernel_val_2_V_4_empty_n == 1'b0) | (p_kernel_val_2_V_3_empty_n == 1'b0) | (p_kernel_val_2_V_2_empty_n == 1'b0) | (p_kernel_val_2_V_1_empty_n == 1'b0) | (p_kernel_val_2_V_0_empty_n == 1'b0) | (p_kernel_val_1_V_4_empty_n == 1'b0) | (p_kernel_val_1_V_3_empty_n == 1'b0) | (p_kernel_val_1_V_2_empty_n == 1'b0) | (p_kernel_val_1_V_1_empty_n == 1'b0) | (p_kernel_val_1_V_0_empty_n == 1'b0) | (p_kernel_val_0_V_4_empty_n == 1'b0) | (p_kernel_val_0_V_3_empty_n == 1'b0) | (p_kernel_val_0_V_2_empty_n == 1'b0) | (p_kernel_val_0_V_1_empty_n == 1'b0) | (p_kernel_val_0_V_0_empty_n == 1'b0) | (p_kernel_val_4_V_4_empty_n == 1'b0) | (p_kernel_val_4_V_3_empty_n == 1'b0) | (p_kernel_val_4_V_2_empty_n == 1'b0) | (p_kernel_val_4_V_1_empty_n == 1'b0) | (p_kernel_val_4_V_0_empty_n == 1'b0) | (p_kernel_val_3_V_4_empty_n == 1'b0) | (p_kernel_val_3_V_3_empty_n == 1'b0) | (ap_start == 1'b0) | (p_kernel_val_3_V_2_empty_n == 1'b0) | (p_kernel_val_3_V_1_empty_n == 1'b0) | (p_kernel_val_3_V_0_empty_n == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        p_kernel_val_4_V_0_read = 1'b1;
    end else begin
        p_kernel_val_4_V_0_read = 1'b0;
    end
end

always @ (*) begin
    if ((~((ap_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        p_kernel_val_4_V_1_blk_n = p_kernel_val_4_V_1_empty_n;
    end else begin
        p_kernel_val_4_V_1_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~((p_kernel_val_2_V_4_empty_n == 1'b0) | (p_kernel_val_2_V_3_empty_n == 1'b0) | (p_kernel_val_2_V_2_empty_n == 1'b0) | (p_kernel_val_2_V_1_empty_n == 1'b0) | (p_kernel_val_2_V_0_empty_n == 1'b0) | (p_kernel_val_1_V_4_empty_n == 1'b0) | (p_kernel_val_1_V_3_empty_n == 1'b0) | (p_kernel_val_1_V_2_empty_n == 1'b0) | (p_kernel_val_1_V_1_empty_n == 1'b0) | (p_kernel_val_1_V_0_empty_n == 1'b0) | (p_kernel_val_0_V_4_empty_n == 1'b0) | (p_kernel_val_0_V_3_empty_n == 1'b0) | (p_kernel_val_0_V_2_empty_n == 1'b0) | (p_kernel_val_0_V_1_empty_n == 1'b0) | (p_kernel_val_0_V_0_empty_n == 1'b0) | (p_kernel_val_4_V_4_empty_n == 1'b0) | (p_kernel_val_4_V_3_empty_n == 1'b0) | (p_kernel_val_4_V_2_empty_n == 1'b0) | (p_kernel_val_4_V_1_empty_n == 1'b0) | (p_kernel_val_4_V_0_empty_n == 1'b0) | (p_kernel_val_3_V_4_empty_n == 1'b0) | (p_kernel_val_3_V_3_empty_n == 1'b0) | (ap_start == 1'b0) | (p_kernel_val_3_V_2_empty_n == 1'b0) | (p_kernel_val_3_V_1_empty_n == 1'b0) | (p_kernel_val_3_V_0_empty_n == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        p_kernel_val_4_V_1_read = 1'b1;
    end else begin
        p_kernel_val_4_V_1_read = 1'b0;
    end
end

always @ (*) begin
    if ((~((ap_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        p_kernel_val_4_V_2_blk_n = p_kernel_val_4_V_2_empty_n;
    end else begin
        p_kernel_val_4_V_2_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~((p_kernel_val_2_V_4_empty_n == 1'b0) | (p_kernel_val_2_V_3_empty_n == 1'b0) | (p_kernel_val_2_V_2_empty_n == 1'b0) | (p_kernel_val_2_V_1_empty_n == 1'b0) | (p_kernel_val_2_V_0_empty_n == 1'b0) | (p_kernel_val_1_V_4_empty_n == 1'b0) | (p_kernel_val_1_V_3_empty_n == 1'b0) | (p_kernel_val_1_V_2_empty_n == 1'b0) | (p_kernel_val_1_V_1_empty_n == 1'b0) | (p_kernel_val_1_V_0_empty_n == 1'b0) | (p_kernel_val_0_V_4_empty_n == 1'b0) | (p_kernel_val_0_V_3_empty_n == 1'b0) | (p_kernel_val_0_V_2_empty_n == 1'b0) | (p_kernel_val_0_V_1_empty_n == 1'b0) | (p_kernel_val_0_V_0_empty_n == 1'b0) | (p_kernel_val_4_V_4_empty_n == 1'b0) | (p_kernel_val_4_V_3_empty_n == 1'b0) | (p_kernel_val_4_V_2_empty_n == 1'b0) | (p_kernel_val_4_V_1_empty_n == 1'b0) | (p_kernel_val_4_V_0_empty_n == 1'b0) | (p_kernel_val_3_V_4_empty_n == 1'b0) | (p_kernel_val_3_V_3_empty_n == 1'b0) | (ap_start == 1'b0) | (p_kernel_val_3_V_2_empty_n == 1'b0) | (p_kernel_val_3_V_1_empty_n == 1'b0) | (p_kernel_val_3_V_0_empty_n == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        p_kernel_val_4_V_2_read = 1'b1;
    end else begin
        p_kernel_val_4_V_2_read = 1'b0;
    end
end

always @ (*) begin
    if ((~((ap_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        p_kernel_val_4_V_3_blk_n = p_kernel_val_4_V_3_empty_n;
    end else begin
        p_kernel_val_4_V_3_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~((p_kernel_val_2_V_4_empty_n == 1'b0) | (p_kernel_val_2_V_3_empty_n == 1'b0) | (p_kernel_val_2_V_2_empty_n == 1'b0) | (p_kernel_val_2_V_1_empty_n == 1'b0) | (p_kernel_val_2_V_0_empty_n == 1'b0) | (p_kernel_val_1_V_4_empty_n == 1'b0) | (p_kernel_val_1_V_3_empty_n == 1'b0) | (p_kernel_val_1_V_2_empty_n == 1'b0) | (p_kernel_val_1_V_1_empty_n == 1'b0) | (p_kernel_val_1_V_0_empty_n == 1'b0) | (p_kernel_val_0_V_4_empty_n == 1'b0) | (p_kernel_val_0_V_3_empty_n == 1'b0) | (p_kernel_val_0_V_2_empty_n == 1'b0) | (p_kernel_val_0_V_1_empty_n == 1'b0) | (p_kernel_val_0_V_0_empty_n == 1'b0) | (p_kernel_val_4_V_4_empty_n == 1'b0) | (p_kernel_val_4_V_3_empty_n == 1'b0) | (p_kernel_val_4_V_2_empty_n == 1'b0) | (p_kernel_val_4_V_1_empty_n == 1'b0) | (p_kernel_val_4_V_0_empty_n == 1'b0) | (p_kernel_val_3_V_4_empty_n == 1'b0) | (p_kernel_val_3_V_3_empty_n == 1'b0) | (ap_start == 1'b0) | (p_kernel_val_3_V_2_empty_n == 1'b0) | (p_kernel_val_3_V_1_empty_n == 1'b0) | (p_kernel_val_3_V_0_empty_n == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        p_kernel_val_4_V_3_read = 1'b1;
    end else begin
        p_kernel_val_4_V_3_read = 1'b0;
    end
end

always @ (*) begin
    if ((~((ap_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        p_kernel_val_4_V_4_blk_n = p_kernel_val_4_V_4_empty_n;
    end else begin
        p_kernel_val_4_V_4_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~((p_kernel_val_2_V_4_empty_n == 1'b0) | (p_kernel_val_2_V_3_empty_n == 1'b0) | (p_kernel_val_2_V_2_empty_n == 1'b0) | (p_kernel_val_2_V_1_empty_n == 1'b0) | (p_kernel_val_2_V_0_empty_n == 1'b0) | (p_kernel_val_1_V_4_empty_n == 1'b0) | (p_kernel_val_1_V_3_empty_n == 1'b0) | (p_kernel_val_1_V_2_empty_n == 1'b0) | (p_kernel_val_1_V_1_empty_n == 1'b0) | (p_kernel_val_1_V_0_empty_n == 1'b0) | (p_kernel_val_0_V_4_empty_n == 1'b0) | (p_kernel_val_0_V_3_empty_n == 1'b0) | (p_kernel_val_0_V_2_empty_n == 1'b0) | (p_kernel_val_0_V_1_empty_n == 1'b0) | (p_kernel_val_0_V_0_empty_n == 1'b0) | (p_kernel_val_4_V_4_empty_n == 1'b0) | (p_kernel_val_4_V_3_empty_n == 1'b0) | (p_kernel_val_4_V_2_empty_n == 1'b0) | (p_kernel_val_4_V_1_empty_n == 1'b0) | (p_kernel_val_4_V_0_empty_n == 1'b0) | (p_kernel_val_3_V_4_empty_n == 1'b0) | (p_kernel_val_3_V_3_empty_n == 1'b0) | (ap_start == 1'b0) | (p_kernel_val_3_V_2_empty_n == 1'b0) | (p_kernel_val_3_V_1_empty_n == 1'b0) | (p_kernel_val_3_V_0_empty_n == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        p_kernel_val_4_V_4_read = 1'b1;
    end else begin
        p_kernel_val_4_V_4_read = 1'b0;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter2 == 1'b1) & (tmp_2_i_reg_3249 == 1'd1) & (tmp_17_i_reg_3254 == 1'd1) & (or_cond_i_i_i_reg_3437 == 1'd1) & (exitcond388_i_i_reg_3405_pp0_iter1_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0)) | ((ap_enable_reg_pp0_iter2 == 1'b1) & (or_cond_i_i_i_reg_3437 == 1'd1) & (tmp_17_i_reg_3254 == 1'd0) & (exitcond388_i_i_reg_3405_pp0_iter1_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0)))) begin
        p_src_data_stream_V_blk_n = p_src_data_stream_V_empty_n;
    end else begin
        p_src_data_stream_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((((ap_predicate_op287_read_state7 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((ap_predicate_op286_read_state7 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1)))) begin
        p_src_data_stream_V_read = 1'b1;
    end else begin
        p_src_data_stream_V_read = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if ((~((p_kernel_val_2_V_4_empty_n == 1'b0) | (p_kernel_val_2_V_3_empty_n == 1'b0) | (p_kernel_val_2_V_2_empty_n == 1'b0) | (p_kernel_val_2_V_1_empty_n == 1'b0) | (p_kernel_val_2_V_0_empty_n == 1'b0) | (p_kernel_val_1_V_4_empty_n == 1'b0) | (p_kernel_val_1_V_3_empty_n == 1'b0) | (p_kernel_val_1_V_2_empty_n == 1'b0) | (p_kernel_val_1_V_1_empty_n == 1'b0) | (p_kernel_val_1_V_0_empty_n == 1'b0) | (p_kernel_val_0_V_4_empty_n == 1'b0) | (p_kernel_val_0_V_3_empty_n == 1'b0) | (p_kernel_val_0_V_2_empty_n == 1'b0) | (p_kernel_val_0_V_1_empty_n == 1'b0) | (p_kernel_val_0_V_0_empty_n == 1'b0) | (p_kernel_val_4_V_4_empty_n == 1'b0) | (p_kernel_val_4_V_3_empty_n == 1'b0) | (p_kernel_val_4_V_2_empty_n == 1'b0) | (p_kernel_val_4_V_1_empty_n == 1'b0) | (p_kernel_val_4_V_0_empty_n == 1'b0) | (p_kernel_val_3_V_4_empty_n == 1'b0) | (p_kernel_val_3_V_3_empty_n == 1'b0) | (ap_start == 1'b0) | (p_kernel_val_3_V_2_empty_n == 1'b0) | (p_kernel_val_3_V_1_empty_n == 1'b0) | (p_kernel_val_3_V_0_empty_n == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            if (((1'b1 == ap_CS_fsm_state2) & (exitcond389_i_i_fu_1102_p2 == 1'd1))) begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end
        end
        ap_ST_fsm_state3 : begin
            ap_NS_fsm = ap_ST_fsm_state4;
        end
        ap_ST_fsm_state4 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage0;
        end
        ap_ST_fsm_pp0_stage0 : begin
            if ((~((ap_enable_reg_pp0_iter4 == 1'b0) & (1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter3 == 1'b1) & (ap_enable_reg_pp0_iter2 == 1'b0)) & ~((ap_enable_reg_pp0_iter12 == 1'b0) & (1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter13 == 1'b1)))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else if ((((ap_enable_reg_pp0_iter4 == 1'b0) & (1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter3 == 1'b1) & (ap_enable_reg_pp0_iter2 == 1'b0)) | ((ap_enable_reg_pp0_iter12 == 1'b0) & (1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter13 == 1'b1)))) begin
                ap_NS_fsm = ap_ST_fsm_state19;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end
        end
        ap_ST_fsm_state19 : begin
            ap_NS_fsm = ap_ST_fsm_state2;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign ImagLoc_x_fu_1584_p2 = ($signed(32'd4294967294) + $signed(t_V_1_reg_934));

assign OP2_V_0_1_i_fu_994_p1 = $signed(p_kernel_val_0_V_1_dout);

assign OP2_V_0_2_i_fu_998_p1 = $signed(p_kernel_val_0_V_2_dout);

assign OP2_V_0_3_i_fu_1002_p1 = $signed(p_kernel_val_0_V_3_dout);

assign OP2_V_0_4_i_fu_1006_p1 = $signed(p_kernel_val_0_V_4_dout);

assign OP2_V_0_i_fu_990_p1 = $signed(p_kernel_val_0_V_0_dout);

assign OP2_V_1_1_i_fu_1014_p1 = $signed(p_kernel_val_1_V_1_dout);

assign OP2_V_1_2_i_fu_1018_p1 = $signed(p_kernel_val_1_V_2_dout);

assign OP2_V_1_3_i_fu_1022_p1 = $signed(p_kernel_val_1_V_3_dout);

assign OP2_V_1_4_i_fu_1026_p1 = $signed(p_kernel_val_1_V_4_dout);

assign OP2_V_1_i_fu_1010_p1 = $signed(p_kernel_val_1_V_0_dout);

assign OP2_V_2_1_i_fu_1034_p1 = $signed(p_kernel_val_2_V_1_dout);

assign OP2_V_2_2_i_fu_1038_p1 = $signed(p_kernel_val_2_V_2_dout);

assign OP2_V_2_3_i_fu_1042_p1 = $signed(p_kernel_val_2_V_3_dout);

assign OP2_V_2_4_i_fu_1046_p1 = $signed(p_kernel_val_2_V_4_dout);

assign OP2_V_2_i_fu_1030_p1 = $signed(p_kernel_val_2_V_0_dout);

assign OP2_V_3_1_i_fu_1054_p1 = $signed(p_kernel_val_3_V_1_dout);

assign OP2_V_3_2_i_fu_1058_p1 = $signed(p_kernel_val_3_V_2_dout);

assign OP2_V_3_3_i_fu_1062_p1 = $signed(p_kernel_val_3_V_3_dout);

assign OP2_V_3_4_i_fu_1066_p1 = $signed(p_kernel_val_3_V_4_dout);

assign OP2_V_3_i_fu_1050_p1 = $signed(p_kernel_val_3_V_0_dout);

assign OP2_V_4_1_i_fu_1074_p1 = $signed(p_kernel_val_4_V_1_dout);

assign OP2_V_4_2_i_fu_1078_p1 = $signed(p_kernel_val_4_V_2_dout);

assign OP2_V_4_3_i_fu_1082_p1 = $signed(p_kernel_val_4_V_3_dout);

assign OP2_V_4_4_i_fu_1086_p1 = $signed(p_kernel_val_4_V_4_dout);

assign OP2_V_4_i_fu_1070_p1 = $signed(p_kernel_val_4_V_0_dout);

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd4];

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state19 = ap_CS_fsm[32'd5];

assign ap_CS_fsm_state2 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state3 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_state4 = ap_CS_fsm[32'd3];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage0_01001 = (((p_dst_data_stream_V_full_n == 1'b0) & (ap_enable_reg_pp0_iter13 == 1'b1) & (or_cond_i_i_reg_3433_pp0_iter12_reg == 1'd1)) | ((ap_enable_reg_pp0_iter2 == 1'b1) & (((p_src_data_stream_V_empty_n == 1'b0) & (ap_predicate_op287_read_state7 == 1'b1)) | ((p_src_data_stream_V_empty_n == 1'b0) & (ap_predicate_op286_read_state7 == 1'b1)))));
end

always @ (*) begin
    ap_block_pp0_stage0_11001 = (((p_dst_data_stream_V_full_n == 1'b0) & (ap_enable_reg_pp0_iter13 == 1'b1) & (or_cond_i_i_reg_3433_pp0_iter12_reg == 1'd1)) | ((ap_enable_reg_pp0_iter2 == 1'b1) & (((p_src_data_stream_V_empty_n == 1'b0) & (ap_predicate_op287_read_state7 == 1'b1)) | ((p_src_data_stream_V_empty_n == 1'b0) & (ap_predicate_op286_read_state7 == 1'b1)))));
end

always @ (*) begin
    ap_block_pp0_stage0_subdone = (((p_dst_data_stream_V_full_n == 1'b0) & (ap_enable_reg_pp0_iter13 == 1'b1) & (or_cond_i_i_reg_3433_pp0_iter12_reg == 1'd1)) | ((ap_enable_reg_pp0_iter2 == 1'b1) & (((p_src_data_stream_V_empty_n == 1'b0) & (ap_predicate_op287_read_state7 == 1'b1)) | ((p_src_data_stream_V_empty_n == 1'b0) & (ap_predicate_op286_read_state7 == 1'b1)))));
end

always @ (*) begin
    ap_block_state1 = ((p_kernel_val_2_V_4_empty_n == 1'b0) | (p_kernel_val_2_V_3_empty_n == 1'b0) | (p_kernel_val_2_V_2_empty_n == 1'b0) | (p_kernel_val_2_V_1_empty_n == 1'b0) | (p_kernel_val_2_V_0_empty_n == 1'b0) | (p_kernel_val_1_V_4_empty_n == 1'b0) | (p_kernel_val_1_V_3_empty_n == 1'b0) | (p_kernel_val_1_V_2_empty_n == 1'b0) | (p_kernel_val_1_V_1_empty_n == 1'b0) | (p_kernel_val_1_V_0_empty_n == 1'b0) | (p_kernel_val_0_V_4_empty_n == 1'b0) | (p_kernel_val_0_V_3_empty_n == 1'b0) | (p_kernel_val_0_V_2_empty_n == 1'b0) | (p_kernel_val_0_V_1_empty_n == 1'b0) | (p_kernel_val_0_V_0_empty_n == 1'b0) | (p_kernel_val_4_V_4_empty_n == 1'b0) | (p_kernel_val_4_V_3_empty_n == 1'b0) | (p_kernel_val_4_V_2_empty_n == 1'b0) | (p_kernel_val_4_V_1_empty_n == 1'b0) | (p_kernel_val_4_V_0_empty_n == 1'b0) | (p_kernel_val_3_V_4_empty_n == 1'b0) | (p_kernel_val_3_V_3_empty_n == 1'b0) | (ap_start == 1'b0) | (p_kernel_val_3_V_2_empty_n == 1'b0) | (p_kernel_val_3_V_1_empty_n == 1'b0) | (p_kernel_val_3_V_0_empty_n == 1'b0) | (ap_done_reg == 1'b1));
end

assign ap_block_state10_pp0_stage0_iter5 = ~(1'b1 == 1'b1);

assign ap_block_state11_pp0_stage0_iter6 = ~(1'b1 == 1'b1);

assign ap_block_state12_pp0_stage0_iter7 = ~(1'b1 == 1'b1);

assign ap_block_state13_pp0_stage0_iter8 = ~(1'b1 == 1'b1);

assign ap_block_state14_pp0_stage0_iter9 = ~(1'b1 == 1'b1);

assign ap_block_state15_pp0_stage0_iter10 = ~(1'b1 == 1'b1);

assign ap_block_state16_pp0_stage0_iter11 = ~(1'b1 == 1'b1);

assign ap_block_state17_pp0_stage0_iter12 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state18_pp0_stage0_iter13 = ((p_dst_data_stream_V_full_n == 1'b0) & (or_cond_i_i_reg_3433_pp0_iter12_reg == 1'd1));
end

assign ap_block_state5_pp0_stage0_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter1 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state7_pp0_stage0_iter2 = (((p_src_data_stream_V_empty_n == 1'b0) & (ap_predicate_op287_read_state7 == 1'b1)) | ((p_src_data_stream_V_empty_n == 1'b0) & (ap_predicate_op286_read_state7 == 1'b1)));
end

assign ap_block_state8_pp0_stage0_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage0_iter4 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_condition_2284 = ((ap_enable_reg_pp0_iter4 == 1'b1) & (or_cond_i_i_i_reg_3437_pp0_iter3_reg == 1'd1) & (1'b0 == ap_block_pp0_stage0));
end

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

always @ (*) begin
    ap_predicate_op286_read_state7 = ((or_cond_i_i_i_reg_3437 == 1'd1) & (tmp_17_i_reg_3254 == 1'd0) & (exitcond388_i_i_reg_3405_pp0_iter1_reg == 1'd0));
end

always @ (*) begin
    ap_predicate_op287_read_state7 = ((tmp_2_i_reg_3249 == 1'd1) & (tmp_17_i_reg_3254 == 1'd1) & (or_cond_i_i_i_reg_3437 == 1'd1) & (exitcond388_i_i_reg_3405_pp0_iter1_reg == 1'd0));
end

assign brmerge_i_fu_1679_p2 = (tmp_6_i_fu_1630_p2 | tmp_48_0_not_i_reg_3375);

assign col_assign_1_fu_1684_p2 = (tmp_11_i_fu_972_p2 - x_reg_3441);

assign col_buf_0_val_0_0_fu_1760_p3 = ((brmerge_i_reg_3447_pp0_iter2_reg[0:0] === 1'b1) ? k_buf_0_val_5_q0 : tmp_3_fu_1745_p7);

assign col_buf_0_val_1_0_fu_1782_p3 = ((brmerge_i_reg_3447_pp0_iter2_reg[0:0] === 1'b1) ? k_buf_0_val_6_q0 : tmp_4_fu_1767_p7);

assign col_buf_0_val_2_0_fu_1804_p3 = ((brmerge_i_reg_3447_pp0_iter2_reg[0:0] === 1'b1) ? k_buf_0_val_7_q0 : tmp_5_fu_1789_p7);

assign col_buf_0_val_3_0_fu_1826_p3 = ((brmerge_i_reg_3447_pp0_iter2_reg[0:0] === 1'b1) ? k_buf_0_val_8_q0 : tmp_6_fu_1811_p7);

assign col_buf_0_val_4_0_fu_1848_p3 = ((brmerge_i_reg_3447_pp0_iter2_reg[0:0] === 1'b1) ? k_buf_0_val_9_q0 : tmp_7_fu_1833_p7);

assign exitcond388_i_i_fu_1557_p2 = ((t_V_1_reg_934 == tmp_i_fu_954_p2) ? 1'b1 : 1'b0);

assign exitcond389_i_i_fu_1102_p2 = ((t_V_reg_923 == tmp_1_i_fu_960_p2) ? 1'b1 : 1'b0);

assign grp_fu_2769_p0 = OP2_V_0_i_reg_3111;

assign grp_fu_2769_p1 = grp_fu_2769_p10;

assign grp_fu_2769_p10 = src_kernel_win_0_va_19_fu_584;

assign grp_fu_2776_p0 = OP2_V_0_3_i_reg_3126;

assign grp_fu_2776_p1 = grp_fu_2776_p10;

assign grp_fu_2776_p10 = src_kernel_win_0_va_16_fu_572;

assign grp_fu_2783_p0 = OP2_V_1_2_i_reg_3146;

assign grp_fu_2783_p1 = grp_fu_2783_p10;

assign grp_fu_2783_p10 = src_kernel_win_0_va_13_fu_560;

assign grp_fu_2790_p0 = OP2_V_1_3_i_reg_3151;

assign grp_fu_2790_p1 = grp_fu_2790_p10;

assign grp_fu_2790_p10 = src_kernel_win_0_va_12_fu_556;

assign grp_fu_2797_p0 = OP2_V_3_i_reg_3186;

assign grp_fu_2797_p1 = grp_fu_2797_p10;

assign grp_fu_2797_p10 = src_kernel_win_0_va_7_fu_536;

assign grp_fu_2804_p0 = OP2_V_0_4_i_reg_3131;

assign grp_fu_2804_p1 = grp_fu_2804_p10;

assign grp_fu_2804_p10 = src_kernel_win_0_va_24_reg_3587;

assign grp_fu_2811_p0 = OP2_V_1_i_reg_3136;

assign grp_fu_2811_p1 = grp_fu_2811_p10;

assign grp_fu_2811_p10 = src_kernel_win_0_va_15_fu_568;

assign grp_fu_2818_p0 = OP2_V_2_i_reg_3161;

assign grp_fu_2818_p1 = grp_fu_2818_p10;

assign grp_fu_2818_p10 = src_kernel_win_0_va_11_fu_552;

assign i_V_fu_1107_p2 = (t_V_reg_923 + 32'd1);

assign icmp_fu_1578_p2 = ((tmp_32_fu_1568_p4 != 30'd0) ? 1'b1 : 1'b0);

assign j_V_fu_1562_p2 = (t_V_1_reg_934 + 32'd1);

assign k_buf_0_val_5_address0 = tmp_58_i_fu_1688_p1;

assign k_buf_0_val_6_address0 = tmp_58_i_fu_1688_p1;

assign k_buf_0_val_7_address0 = tmp_58_i_fu_1688_p1;

assign k_buf_0_val_8_address0 = tmp_58_i_fu_1688_p1;

assign k_buf_0_val_9_address0 = tmp_58_i_fu_1688_p1;

assign not_i_i_i_i_fu_2738_p2 = ((p_Result_3_i_i_i_reg_3945 != 13'd0) ? 1'b1 : 1'b0);

assign or_cond_i424_i_1_i_fu_1335_p2 = (tmp_120_1_i_fu_1331_p2 & rev1_fu_1325_p2);

assign or_cond_i424_i_2_i_fu_1366_p2 = (tmp_120_2_i_fu_1362_p2 & rev2_fu_1356_p2);

assign or_cond_i424_i_3_i_fu_1397_p2 = (tmp_120_3_i_fu_1393_p2 & rev3_fu_1387_p2);

assign or_cond_i424_i_4_i_fu_1428_p2 = (tmp_120_4_i_fu_1424_p2 & rev4_fu_1418_p2);

assign or_cond_i424_i_i_fu_1304_p2 = (tmp_120_i_fu_1300_p2 & rev_fu_1294_p2);

assign or_cond_i_i_fu_1620_p2 = (tmp_17_i_reg_3254 & icmp_fu_1578_p2);

assign or_cond_i_i_i_fu_1634_p2 = (tmp_6_i_fu_1630_p2 & rev5_fu_1625_p2);

assign overflow_fu_2743_p2 = (tmp_2_i_i_i_fu_2733_p2 & not_i_i_i_i_fu_2738_p2);

assign p_Val2_1_fu_2718_p2 = (tmp40_reg_3929 + tmp36_fu_2714_p2);

assign p_Val2_2_fu_2700_p2 = ($signed(tmp62_cast_fu_2697_p1) + $signed(tmp28_fu_2692_p2));

assign p_Val2_4_0_1_cast_s_fu_2278_p1 = p_Val2_4_0_1_i_reg_3697;

assign p_Val2_4_0_3_i_fu_2284_p2 = ($signed(tmp34_cast_fu_2281_p1) + $signed(p_Val2_4_0_1_cast_s_fu_2278_p1));

assign p_Val2_4_1_2_cast_s_fu_2342_p1 = p_Val2_4_1_2_i_fu_2337_p2;

assign p_Val2_4_1_2_i_fu_2337_p2 = ($signed(tmp36_cast_fu_2334_p1) + $signed(tmp14_reg_3722));

assign p_Val2_4_3_cast_i_fu_2609_p1 = $signed(p_Val2_4_3_i_reg_3859);

assign p_Val2_4_3_i_fu_2510_p2 = ($signed(tmp47_cast_fu_2502_p1) + $signed(tmp20_fu_2497_p2));

assign p_Val2_s_fu_2762_p3 = ((tmp_i_i_i_fu_2757_p2[0:0] === 1'b1) ? p_mux_i_i_cast_i_fu_2749_p3 : p_Val2_1_reg_3940);

assign p_assign_1_fu_1606_p2 = (32'd2 - t_V_1_reg_934);

assign p_assign_2_fu_1644_p2 = (tmp_10_i_fu_1096_p2 - p_p2_i_i_i_reg_3426);

assign p_assign_3_fu_1648_p3 = ((or_cond_i_i_i_fu_1634_p2[0:0] === 1'b1) ? ImagLoc_x_reg_3414 : p_assign_2_fu_1644_p2);

assign p_assign_6_1_i_fu_1175_p2 = ($signed(32'd4294967294) + $signed(t_V_reg_923));

assign p_assign_6_2_i_fu_1203_p2 = ($signed(32'd4294967293) + $signed(t_V_reg_923));

assign p_assign_6_3_i_fu_1231_p2 = ($signed(32'd4294967292) + $signed(t_V_reg_923));

assign p_assign_6_4_i_fu_1259_p2 = ($signed(32'd4294967291) + $signed(t_V_reg_923));

assign p_assign_7_1_i_fu_1189_p2 = (32'd2 - t_V_reg_923);

assign p_assign_7_2_i_fu_1217_p2 = (32'd3 - t_V_reg_923);

assign p_assign_7_3_i_fu_1245_p2 = (32'd4 - t_V_reg_923);

assign p_assign_7_4_i_fu_1273_p2 = (32'd5 - t_V_reg_923);

assign p_assign_7_i_fu_1161_p2 = (32'd1 - t_V_reg_923);

assign p_assign_8_1_i_fu_1345_p2 = (tmp_135_i_fu_984_p2 - p_p2_i425_i_1_i_reg_3301);

assign p_assign_8_2_i_fu_1376_p2 = (tmp_135_i_fu_984_p2 - p_p2_i425_i_2_i_reg_3315);

assign p_assign_8_3_i_fu_1407_p2 = (tmp_135_i_fu_984_p2 - p_p2_i425_i_3_i_reg_3329);

assign p_assign_8_4_i_fu_1438_p2 = (tmp_135_i_fu_984_p2 - p_p2_i425_i_4_i_reg_3343);

assign p_assign_8_i_fu_1314_p2 = (tmp_135_i_fu_984_p2 - p_p2_i425_i_i_reg_3287);

assign p_dst_data_stream_V_din = p_Val2_s_reg_3950;

assign p_mux_i_i_cast_i_fu_2749_p3 = ((tmp_2_i_i_i_fu_2733_p2[0:0] === 1'b1) ? 8'd255 : 8'd0);

assign p_neg393_i_i_fu_966_p2 = ($signed(32'd4294967295) + $signed(p_src_rows_V));

assign p_p2_i425_i_1_i_fu_1195_p3 = ((tmp_16_fu_1181_p3[0:0] === 1'b1) ? p_assign_7_1_i_fu_1189_p2 : p_assign_6_1_i_fu_1175_p2);

assign p_p2_i425_i_1_i_p_ass_fu_1456_p3 = ((tmp_132_1_i_fu_1341_p2[0:0] === 1'b1) ? p_p2_i425_i_1_i_reg_3301 : p_assign_8_1_i_fu_1345_p2);

assign p_p2_i425_i_2_i_fu_1223_p3 = ((tmp_22_fu_1209_p3[0:0] === 1'b1) ? p_assign_7_2_i_fu_1217_p2 : p_assign_6_2_i_fu_1203_p2);

assign p_p2_i425_i_2_i_p_ass_fu_1470_p3 = ((tmp_132_2_i_fu_1372_p2[0:0] === 1'b1) ? p_p2_i425_i_2_i_reg_3315 : p_assign_8_2_i_fu_1376_p2);

assign p_p2_i425_i_3_i_fu_1251_p3 = ((tmp_24_fu_1237_p3[0:0] === 1'b1) ? p_assign_7_3_i_fu_1245_p2 : p_assign_6_3_i_fu_1231_p2);

assign p_p2_i425_i_3_i_p_ass_fu_1484_p3 = ((tmp_132_3_i_fu_1403_p2[0:0] === 1'b1) ? p_p2_i425_i_3_i_reg_3329 : p_assign_8_3_i_fu_1407_p2);

assign p_p2_i425_i_4_i_fu_1279_p3 = ((tmp_26_fu_1265_p3[0:0] === 1'b1) ? p_assign_7_4_i_fu_1273_p2 : p_assign_6_4_i_fu_1259_p2);

assign p_p2_i425_i_4_i_p_ass_fu_1498_p3 = ((tmp_132_4_i_fu_1434_p2[0:0] === 1'b1) ? p_p2_i425_i_4_i_reg_3343 : p_assign_8_4_i_fu_1438_p2);

assign p_p2_i425_i_i_fu_1167_p3 = ((tmp_14_fu_1153_p3[0:0] === 1'b1) ? p_assign_7_i_fu_1161_p2 : tmp_118_i_fu_1147_p2);

assign p_p2_i425_i_i_p_assig_fu_1442_p3 = ((tmp_132_i_fu_1310_p2[0:0] === 1'b1) ? p_p2_i425_i_i_reg_3287 : p_assign_8_i_fu_1314_p2);

assign p_p2_i_i_i_fu_1612_p3 = ((tmp_34_fu_1598_p3[0:0] === 1'b1) ? p_assign_1_fu_1606_p2 : ImagLoc_x_fu_1584_p2);

assign r_V_2_0_1_i_fu_2173_p0 = OP2_V_0_1_i_reg_3116;

assign r_V_2_0_1_i_fu_2173_p1 = r_V_2_0_1_i_fu_2173_p10;

assign r_V_2_0_1_i_fu_2173_p10 = src_kernel_win_0_va_43_reg_3612;

assign r_V_2_0_1_i_fu_2173_p2 = ($signed(r_V_2_0_1_i_fu_2173_p0) * $signed({{1'b0}, {r_V_2_0_1_i_fu_2173_p1}}));

assign r_V_2_0_2_i_fu_2181_p0 = OP2_V_0_2_i_reg_3121;

assign r_V_2_0_2_i_fu_2181_p1 = r_V_2_0_2_i_fu_2181_p10;

assign r_V_2_0_2_i_fu_2181_p10 = src_kernel_win_0_va_42_reg_3607;

assign r_V_2_0_2_i_fu_2181_p2 = ($signed(r_V_2_0_2_i_fu_2181_p0) * $signed({{1'b0}, {r_V_2_0_2_i_fu_2181_p1}}));

assign r_V_2_1_1_i_fu_2197_p0 = OP2_V_1_1_i_reg_3141;

assign r_V_2_1_1_i_fu_2197_p1 = r_V_2_1_1_i_fu_2197_p10;

assign r_V_2_1_1_i_fu_2197_p10 = src_kernel_win_0_va_14_fu_564;

assign r_V_2_1_1_i_fu_2197_p2 = ($signed(r_V_2_1_1_i_fu_2197_p0) * $signed({{1'b0}, {r_V_2_1_1_i_fu_2197_p1}}));

assign r_V_2_1_4_i_fu_2205_p0 = OP2_V_1_4_i_reg_3156;

assign r_V_2_1_4_i_fu_2205_p1 = r_V_2_1_4_i_fu_2205_p10;

assign r_V_2_1_4_i_fu_2205_p10 = src_kernel_win_0_va_23_reg_3582;

assign r_V_2_1_4_i_fu_2205_p2 = ($signed(r_V_2_1_4_i_fu_2205_p0) * $signed({{1'b0}, {r_V_2_1_4_i_fu_2205_p1}}));

assign r_V_2_2_1_i_fu_2218_p0 = OP2_V_2_1_i_reg_3166;

assign r_V_2_2_1_i_fu_2218_p1 = r_V_2_2_1_i_fu_2218_p10;

assign r_V_2_2_1_i_fu_2218_p10 = src_kernel_win_0_va_10_fu_548;

assign r_V_2_2_1_i_fu_2218_p2 = ($signed(r_V_2_2_1_i_fu_2218_p0) * $signed({{1'b0}, {r_V_2_2_1_i_fu_2218_p1}}));

assign r_V_2_2_2_i_fu_2300_p0 = OP2_V_2_2_i_reg_3171;

assign r_V_2_2_2_i_fu_2300_p1 = r_V_2_2_2_i_fu_2300_p10;

assign r_V_2_2_2_i_fu_2300_p10 = src_kernel_win_0_va_34_reg_3652_pp0_iter6_reg;

assign r_V_2_2_2_i_fu_2300_p2 = ($signed(r_V_2_2_2_i_fu_2300_p0) * $signed({{1'b0}, {r_V_2_2_2_i_fu_2300_p1}}));

assign r_V_2_2_3_i_fu_2308_p0 = OP2_V_2_3_i_reg_3176;

assign r_V_2_2_3_i_fu_2308_p1 = r_V_2_2_3_i_fu_2308_p10;

assign r_V_2_2_3_i_fu_2308_p10 = src_kernel_win_0_va_33_reg_3647_pp0_iter6_reg;

assign r_V_2_2_3_i_fu_2308_p2 = ($signed(r_V_2_2_3_i_fu_2308_p0) * $signed({{1'b0}, {r_V_2_2_3_i_fu_2308_p1}}));

assign r_V_2_2_4_i_fu_2316_p0 = OP2_V_2_4_i_reg_3181;

assign r_V_2_2_4_i_fu_2316_p1 = r_V_2_2_4_i_fu_2316_p10;

assign r_V_2_2_4_i_fu_2316_p10 = src_kernel_win_0_va_22_reg_3576_pp0_iter6_reg;

assign r_V_2_2_4_i_fu_2316_p2 = ($signed(r_V_2_2_4_i_fu_2316_p0) * $signed({{1'b0}, {r_V_2_2_4_i_fu_2316_p1}}));

assign r_V_2_3_1_i_fu_2519_p0 = OP2_V_3_1_i_reg_3191;

assign r_V_2_3_1_i_fu_2519_p1 = r_V_2_3_1_i_fu_2519_p10;

assign r_V_2_3_1_i_fu_2519_p10 = src_kernel_win_0_va_31_reg_3602_pp0_iter8_reg;

assign r_V_2_3_1_i_fu_2519_p2 = ($signed(r_V_2_3_1_i_fu_2519_p0) * $signed({{1'b0}, {r_V_2_3_1_i_fu_2519_p1}}));

assign r_V_2_3_2_i_fu_2398_p0 = OP2_V_3_2_i_reg_3196;

assign r_V_2_3_2_i_fu_2398_p1 = r_V_2_3_2_i_fu_2398_p10;

assign r_V_2_3_2_i_fu_2398_p10 = src_kernel_win_0_va_30_reg_3597_pp0_iter7_reg;

assign r_V_2_3_2_i_fu_2398_p2 = ($signed(r_V_2_3_2_i_fu_2398_p0) * $signed({{1'b0}, {r_V_2_3_2_i_fu_2398_p1}}));

assign r_V_2_3_3_i_fu_2410_p0 = OP2_V_3_3_i_reg_3201;

assign r_V_2_3_3_i_fu_2410_p1 = r_V_2_3_3_i_fu_2410_p10;

assign r_V_2_3_3_i_fu_2410_p10 = src_kernel_win_0_va_29_reg_3592_pp0_iter7_reg;

assign r_V_2_3_3_i_fu_2410_p2 = ($signed(r_V_2_3_3_i_fu_2410_p0) * $signed({{1'b0}, {r_V_2_3_3_i_fu_2410_p1}}));

assign r_V_2_3_4_i_fu_2422_p0 = OP2_V_3_4_i_reg_3206;

assign r_V_2_3_4_i_fu_2422_p1 = r_V_2_3_4_i_fu_2422_p10;

assign r_V_2_3_4_i_fu_2422_p10 = src_kernel_win_0_va_21_reg_3571_pp0_iter7_reg;

assign r_V_2_3_4_i_fu_2422_p2 = ($signed(r_V_2_3_4_i_fu_2422_p0) * $signed({{1'b0}, {r_V_2_3_4_i_fu_2422_p1}}));

assign r_V_2_4_1_i_fu_2551_p0 = OP2_V_4_1_i_reg_3216;

assign r_V_2_4_1_i_fu_2551_p1 = r_V_2_4_1_i_fu_2551_p10;

assign r_V_2_4_1_i_fu_2551_p10 = src_kernel_win_0_va_2_fu_516;

assign r_V_2_4_1_i_fu_2551_p2 = ($signed(r_V_2_4_1_i_fu_2551_p0) * $signed({{1'b0}, {r_V_2_4_1_i_fu_2551_p1}}));

assign r_V_2_4_2_i_fu_2435_p0 = OP2_V_4_2_i_reg_3221;

assign r_V_2_4_2_i_fu_2435_p1 = r_V_2_4_2_i_fu_2435_p10;

assign r_V_2_4_2_i_fu_2435_p10 = src_kernel_win_0_va_1_fu_512;

assign r_V_2_4_2_i_fu_2435_p2 = ($signed(r_V_2_4_2_i_fu_2435_p0) * $signed({{1'b0}, {r_V_2_4_2_i_fu_2435_p1}}));

assign r_V_2_4_3_i_fu_2448_p0 = OP2_V_4_3_i_reg_3226;

assign r_V_2_4_3_i_fu_2448_p1 = r_V_2_4_3_i_fu_2448_p10;

assign r_V_2_4_3_i_fu_2448_p10 = src_kernel_win_0_va_fu_508;

assign r_V_2_4_3_i_fu_2448_p2 = ($signed(r_V_2_4_3_i_fu_2448_p0) * $signed({{1'b0}, {r_V_2_4_3_i_fu_2448_p1}}));

assign r_V_2_4_4_i_fu_2460_p0 = OP2_V_4_4_i_reg_3231;

assign r_V_2_4_4_i_fu_2460_p1 = r_V_2_4_4_i_fu_2460_p10;

assign r_V_2_4_4_i_fu_2460_p10 = src_kernel_win_0_va_20_reg_3565_pp0_iter7_reg;

assign r_V_2_4_4_i_fu_2460_p2 = ($signed(r_V_2_4_4_i_fu_2460_p0) * $signed({{1'b0}, {r_V_2_4_4_i_fu_2460_p1}}));

assign r_V_2_4_i_fu_2538_p0 = OP2_V_4_i_reg_3211;

assign r_V_2_4_i_fu_2538_p1 = r_V_2_4_i_fu_2538_p10;

assign r_V_2_4_i_fu_2538_p10 = src_kernel_win_0_va_3_fu_520;

assign r_V_2_4_i_fu_2538_p2 = ($signed(r_V_2_4_i_fu_2538_p0) * $signed({{1'b0}, {r_V_2_4_i_fu_2538_p1}}));

assign rev1_fu_1325_p2 = (tmp_15_fu_1318_p3 ^ 1'd1);

assign rev2_fu_1356_p2 = (tmp_20_fu_1349_p3 ^ 1'd1);

assign rev3_fu_1387_p2 = (tmp_23_fu_1380_p3 ^ 1'd1);

assign rev4_fu_1418_p2 = (tmp_25_fu_1411_p3 ^ 1'd1);

assign rev5_fu_1625_p2 = (tmp_33_reg_3420 ^ 1'd1);

assign rev_fu_1294_p2 = (tmp_13_fu_1287_p3 ^ 1'd1);

assign row_assign_8_1_i_fu_1525_p2 = (p_neg393_i_i_fu_966_p2 - y_1_1_i_reg_3355);

assign row_assign_8_2_i_fu_1533_p2 = (p_neg393_i_i_fu_966_p2 - y_1_2_i_reg_3360);

assign row_assign_8_3_i_fu_1541_p2 = (p_neg393_i_i_fu_966_p2 - y_1_3_i_reg_3365);

assign row_assign_8_4_i_fu_1549_p2 = (p_neg393_i_i_fu_966_p2 - y_1_4_i_reg_3370);

assign row_assign_8_i_fu_1517_p2 = (p_neg393_i_i_fu_966_p2 - y_1_i_reg_3350);

assign sel_tmp1_fu_1666_p2 = (tmp_8_i_fu_1640_p2 & sel_tmp_fu_1661_p2);

assign sel_tmp_fu_1661_p2 = (tmp_6_i_not_fu_1655_p2 | tmp_33_reg_3420);

assign src_kernel_win_0_va_20_fu_1958_p3 = ((tmp_115_i_reg_3271[0:0] === 1'b1) ? tmp_8_fu_1948_p7 : col_buf_0_val_0_0_reg_3500);

assign src_kernel_win_0_va_21_fu_1974_p3 = ((tmp_115_i_reg_3271[0:0] === 1'b1) ? tmp_9_fu_1964_p7 : col_buf_0_val_1_0_reg_3515);

assign src_kernel_win_0_va_22_fu_1990_p3 = ((tmp_115_i_reg_3271[0:0] === 1'b1) ? tmp_s_fu_1980_p7 : col_buf_0_val_2_0_reg_3530);

assign src_kernel_win_0_va_23_fu_2006_p3 = ((tmp_115_i_reg_3271[0:0] === 1'b1) ? tmp_1_fu_1996_p7 : col_buf_0_val_3_0_reg_3545);

assign src_kernel_win_0_va_24_fu_2022_p3 = ((tmp_115_i_reg_3271[0:0] === 1'b1) ? tmp_2_fu_2012_p7 : col_buf_0_val_4_0_reg_3555);

assign tmp17_fu_2359_p2 = ($signed(p_Val2_4_1_2_cast_s_fu_2342_p1) + $signed(tmp_140_2_3_cast_i_fu_2349_p1));

assign tmp19_fu_2369_p2 = ($signed(tmp_140_2_4_cast_i_c_fu_2352_p1) + $signed(tmp_140_2_2_cast_i_c_fu_2346_p1));

assign tmp20_fu_2497_p2 = ($signed(tmp46_cast_fu_2490_p1) + $signed(tmp17_reg_3764));

assign tmp24_fu_2385_p2 = ($signed(tmp49_cast_fu_2382_p1) + $signed(tmp48_cast_fu_2379_p1));

assign tmp25_fu_2634_p2 = ($signed(p_Val2_4_3_cast_i_fu_2609_p1) + $signed(tmp_140_4_2_i_fu_2628_p1));

assign tmp26_fu_2640_p2 = ($signed(tmp_140_4_1_i_cast_fu_2625_p1) + $signed(tmp_140_4_i_cast_fu_2622_p1));

assign tmp27_fu_2650_p2 = ($signed(tmp61_cast_fu_2646_p1) + $signed(tmp_140_4_3_i_cast_fu_2631_p1));

assign tmp28_fu_2692_p2 = ($signed(tmp60_cast_fu_2689_p1) + $signed(tmp25_reg_3909));

assign tmp29_fu_2656_p2 = ($signed(tmp_140_3_4_i_cast_fu_2619_p1) + $signed(tmp_140_3_1_i_cast_fu_2612_p1));

assign tmp30_fu_2563_p2 = ($signed(tmp_140_3_2_i_cast_fu_2528_p1) + $signed(tmp_140_4_4_i_cast_fu_2560_p1));

assign tmp31_fu_2573_p2 = ($signed(tmp65_cast_fu_2569_p1) + $signed(tmp_140_3_3_i_cast_fu_2531_p1));

assign tmp32_fu_2669_p2 = ($signed(tmp64_cast_fu_2666_p1) + $signed(tmp63_cast_fu_2662_p1));

assign tmp33_fu_2675_p2 = (tmp_18_fu_2615_p2 + tmp_42_reg_3869);

assign tmp34_cast_fu_2281_p1 = tmp13_reg_3702;

assign tmp34_fu_2579_p2 = (tmp_44_reg_3804 + tmp_45_reg_3814);

assign tmp35_fu_2583_p2 = (tmp34_fu_2579_p2 + tmp_43_reg_3794);

assign tmp36_cast_fu_2334_p1 = tmp16_reg_3727;

assign tmp36_fu_2714_p2 = (tmp35_reg_3899_pp0_iter10_reg + tmp33_reg_3924);

assign tmp37_fu_2680_p2 = (tmp_46_reg_3879 + tmp_47_reg_3889);

assign tmp38_fu_2588_p2 = (tmp_49_reg_3834 + tmp_50_reg_3844);

assign tmp39_fu_2592_p2 = (tmp38_fu_2588_p2 + tmp_48_reg_3824);

assign tmp40_fu_2684_p2 = (tmp39_reg_3904 + tmp37_fu_2680_p2);

assign tmp46_cast_fu_2490_p1 = $signed(tmp19_reg_3769);

assign tmp47_cast_fu_2502_p1 = tmp24_reg_3779;

assign tmp48_cast_fu_2379_p1 = tmp21_reg_3712_pp0_iter7_reg;

assign tmp49_cast_fu_2382_p1 = tmp23_reg_3754;

assign tmp60_cast_fu_2689_p1 = $signed(tmp27_reg_3914);

assign tmp61_cast_fu_2646_p1 = $signed(tmp26_fu_2640_p2);

assign tmp62_cast_fu_2697_p1 = $signed(tmp32_reg_3919);

assign tmp63_cast_fu_2662_p1 = $signed(tmp29_fu_2656_p2);

assign tmp64_cast_fu_2666_p1 = $signed(tmp31_reg_3894);

assign tmp65_cast_fu_2569_p1 = $signed(tmp30_fu_2563_p2);

assign tmp_10_fu_2365_p2 = ($signed(r_V_2_2_2_i_reg_3732) + $signed(r_V_2_2_4_i_reg_3743));

assign tmp_10_i_fu_1096_p2 = ($signed(32'd4294967294) + $signed(tmp_12_fu_1090_p2));

assign tmp_115_i_fu_1142_p2 = ((t_V_reg_923 > p_src_rows_V) ? 1'b1 : 1'b0);

assign tmp_118_i_fu_1147_p2 = ($signed(32'd4294967295) + $signed(t_V_reg_923));

assign tmp_11_fu_2493_p2 = (tmp_38_reg_3749_pp0_iter8_reg + tmp_39_reg_3759);

assign tmp_11_i_fu_972_p2 = (32'd7 + p_src_cols_V);

assign tmp_120_1_i_fu_1331_p2 = (($signed(p_assign_6_1_i_reg_3294) < $signed(p_src_rows_V)) ? 1'b1 : 1'b0);

assign tmp_120_2_i_fu_1362_p2 = (($signed(p_assign_6_2_i_reg_3308) < $signed(p_src_rows_V)) ? 1'b1 : 1'b0);

assign tmp_120_3_i_fu_1393_p2 = (($signed(p_assign_6_3_i_reg_3322) < $signed(p_src_rows_V)) ? 1'b1 : 1'b0);

assign tmp_120_4_i_fu_1424_p2 = (($signed(p_assign_6_4_i_reg_3336) < $signed(p_src_rows_V)) ? 1'b1 : 1'b0);

assign tmp_120_i_fu_1300_p2 = (($signed(tmp_118_i_reg_3280) < $signed(p_src_rows_V)) ? 1'b1 : 1'b0);

assign tmp_12_fu_1090_p2 = p_src_cols_V << 32'd1;

assign tmp_132_1_i_fu_1341_p2 = (($signed(p_p2_i425_i_1_i_reg_3301) < $signed(p_src_rows_V)) ? 1'b1 : 1'b0);

assign tmp_132_2_i_fu_1372_p2 = (($signed(p_p2_i425_i_2_i_reg_3315) < $signed(p_src_rows_V)) ? 1'b1 : 1'b0);

assign tmp_132_3_i_fu_1403_p2 = (($signed(p_p2_i425_i_3_i_reg_3329) < $signed(p_src_rows_V)) ? 1'b1 : 1'b0);

assign tmp_132_4_i_fu_1434_p2 = (($signed(p_p2_i425_i_4_i_reg_3343) < $signed(p_src_rows_V)) ? 1'b1 : 1'b0);

assign tmp_132_i_fu_1310_p2 = (($signed(p_p2_i425_i_i_reg_3287) < $signed(p_src_rows_V)) ? 1'b1 : 1'b0);

assign tmp_135_i_fu_984_p2 = (32'd6 + tmp_fu_978_p2);

assign tmp_13_fu_1287_p3 = tmp_118_i_reg_3280[32'd31];

assign tmp_140_2_2_cast_i_c_fu_2346_p1 = r_V_2_2_2_i_reg_3732;

assign tmp_140_2_3_cast_i_fu_2349_p1 = r_V_2_2_3_i_reg_3738;

assign tmp_140_2_4_cast_i_c_fu_2352_p1 = r_V_2_2_4_i_reg_3743;

assign tmp_140_3_1_i_cast_fu_2612_p1 = r_V_2_3_1_i_reg_3864;

assign tmp_140_3_2_i_cast_fu_2528_p1 = r_V_2_3_2_i_reg_3789;

assign tmp_140_3_3_i_cast_fu_2531_p1 = r_V_2_3_3_i_reg_3799;

assign tmp_140_3_4_i_cast_fu_2619_p1 = r_V_2_3_4_i_reg_3809_pp0_iter9_reg;

assign tmp_140_4_1_i_cast_fu_2625_p1 = r_V_2_4_1_i_reg_3884;

assign tmp_140_4_2_i_fu_2628_p1 = r_V_2_4_2_i_reg_3819_pp0_iter9_reg;

assign tmp_140_4_3_i_cast_fu_2631_p1 = r_V_2_4_3_i_reg_3829_pp0_iter9_reg;

assign tmp_140_4_4_i_cast_fu_2560_p1 = r_V_2_4_4_i_reg_3839;

assign tmp_140_4_i_cast_fu_2622_p1 = r_V_2_4_i_reg_3874;

assign tmp_14_fu_1153_p3 = tmp_118_i_fu_1147_p2[32'd31];

assign tmp_15_fu_1318_p3 = p_assign_6_1_i_reg_3294[32'd31];

assign tmp_16_fu_1181_p3 = p_assign_6_1_i_fu_1175_p2[32'd31];

assign tmp_17_fu_2505_p2 = (tmp_11_fu_2493_p2 + tmp_40_reg_3774);

assign tmp_17_i_fu_1118_p2 = ((t_V_reg_923 > 32'd2) ? 1'b1 : 1'b0);

assign tmp_18_fu_2615_p2 = (tmp_17_reg_3854 + tmp_41_reg_3784_pp0_iter9_reg);

assign tmp_1_i_fu_960_p2 = (32'd3 + p_src_rows_V);

assign tmp_20_fu_1349_p3 = p_assign_6_2_i_reg_3308[32'd31];

assign tmp_22_fu_1209_p3 = p_assign_6_2_i_fu_1203_p2[32'd31];

assign tmp_23_fu_1380_p3 = p_assign_6_3_i_reg_3322[32'd31];

assign tmp_24_fu_1237_p3 = p_assign_6_3_i_fu_1231_p2[32'd31];

assign tmp_25_fu_1411_p3 = p_assign_6_4_i_reg_3336[32'd31];

assign tmp_26_fu_1265_p3 = p_assign_6_4_i_fu_1259_p2[32'd31];

assign tmp_27_fu_1521_p1 = row_assign_8_i_fu_1517_p2[2:0];

assign tmp_28_fu_1529_p1 = row_assign_8_1_i_fu_1525_p2[2:0];

assign tmp_29_fu_1537_p1 = row_assign_8_2_i_fu_1533_p2[2:0];

assign tmp_2_i_fu_1113_p2 = ((t_V_reg_923 < p_src_rows_V) ? 1'b1 : 1'b0);

assign tmp_2_i_i_i_fu_2733_p2 = (isneg_reg_3934 ^ 1'd1);

assign tmp_30_fu_1545_p1 = row_assign_8_3_i_fu_1541_p2[2:0];

assign tmp_31_fu_1553_p1 = row_assign_8_4_i_fu_1549_p2[2:0];

assign tmp_32_fu_1568_p4 = {{t_V_1_reg_934[31:2]}};

assign tmp_34_fu_1598_p3 = ImagLoc_x_fu_1584_p2[32'd31];

assign tmp_35_fu_1696_p1 = col_assign_1_fu_1684_p2[2:0];

assign tmp_38_fu_2321_p1 = r_V_2_2_3_i_fu_2308_p2[7:0];

assign tmp_39_fu_2355_p1 = p_Val2_4_1_2_i_fu_2337_p2[7:0];

assign tmp_40_fu_2375_p1 = tmp_10_fu_2365_p2[7:0];

assign tmp_41_fu_2391_p1 = tmp24_fu_2385_p2[7:0];

assign tmp_42_fu_2524_p1 = r_V_2_3_1_i_fu_2519_p2[7:0];

assign tmp_43_fu_2403_p1 = r_V_2_3_2_i_fu_2398_p2[7:0];

assign tmp_44_fu_2415_p1 = r_V_2_3_3_i_fu_2410_p2[7:0];

assign tmp_45_fu_2427_p1 = r_V_2_3_4_i_fu_2422_p2[7:0];

assign tmp_46_fu_2543_p1 = r_V_2_4_i_fu_2538_p2[7:0];

assign tmp_47_fu_2556_p1 = r_V_2_4_1_i_fu_2551_p2[7:0];

assign tmp_48_0_not_i_fu_1512_p2 = (tmp_2_i_reg_3249 ^ 1'd1);

assign tmp_48_fu_2440_p1 = r_V_2_4_2_i_fu_2435_p2[7:0];

assign tmp_49_fu_2453_p1 = r_V_2_4_3_i_fu_2448_p2[7:0];

assign tmp_50_fu_2465_p1 = r_V_2_4_4_i_fu_2460_p2[7:0];

assign tmp_58_i_fu_1688_p1 = x_reg_3441;

assign tmp_6_i_fu_1630_p2 = (($signed(ImagLoc_x_reg_3414) < $signed(p_src_cols_V)) ? 1'b1 : 1'b0);

assign tmp_6_i_not_fu_1655_p2 = (tmp_6_i_fu_1630_p2 ^ 1'd1);

assign tmp_8_i_fu_1640_p2 = (($signed(p_p2_i_i_i_reg_3426) < $signed(p_src_cols_V)) ? 1'b1 : 1'b0);

assign tmp_93_1_i_fu_1130_p2 = ((t_V_reg_923 == 32'd1) ? 1'b1 : 1'b0);

assign tmp_93_2_i_fu_1136_p2 = ((t_V_reg_923 == 32'd0) ? 1'b1 : 1'b0);

assign tmp_93_i_fu_1124_p2 = ((t_V_reg_923 == 32'd2) ? 1'b1 : 1'b0);

assign tmp_fu_978_p2 = p_src_rows_V << 32'd1;

assign tmp_i_fu_954_p2 = (32'd4 + p_src_cols_V);

assign tmp_i_i_i_fu_2757_p2 = (overflow_fu_2743_p2 | isneg_reg_3934);

assign x_fu_1672_p3 = ((sel_tmp1_fu_1666_p2[0:0] === 1'b1) ? p_p2_i_i_i_reg_3426 : p_assign_3_fu_1648_p3);

assign y_1_1_i_fu_1463_p3 = ((or_cond_i424_i_1_i_fu_1335_p2[0:0] === 1'b1) ? p_assign_6_1_i_reg_3294 : p_p2_i425_i_1_i_p_ass_fu_1456_p3);

assign y_1_2_i_fu_1477_p3 = ((or_cond_i424_i_2_i_fu_1366_p2[0:0] === 1'b1) ? p_assign_6_2_i_reg_3308 : p_p2_i425_i_2_i_p_ass_fu_1470_p3);

assign y_1_3_i_fu_1491_p3 = ((or_cond_i424_i_3_i_fu_1397_p2[0:0] === 1'b1) ? p_assign_6_3_i_reg_3322 : p_p2_i425_i_3_i_p_ass_fu_1484_p3);

assign y_1_4_i_fu_1505_p3 = ((or_cond_i424_i_4_i_fu_1428_p2[0:0] === 1'b1) ? p_assign_6_4_i_reg_3336 : p_p2_i425_i_4_i_p_ass_fu_1498_p3);

assign y_1_i_fu_1449_p3 = ((or_cond_i424_i_i_fu_1304_p2[0:0] === 1'b1) ? tmp_118_i_reg_3280 : p_p2_i425_i_i_p_assig_fu_1442_p3);

endmodule //Filter2D
