Microchip MPLAB XC8 Compiler V2.32

Linker command line:

-W-3 --edf=C:\Program Files\Microchip\xc8\v2.32\pic\dat\en_msgs.txt -cn \
  -h+dist/default/production\uart_test_1.X.production.sym \
  --cmf=dist/default/production\uart_test_1.X.production.cmf -z -Q18LF23K22 \
  -oC:\Users\INAVIT\AppData\Local\Temp\xcAs7uc.4 --defsym=__MPLAB_BUILD=1 \
  -Mdist/default/production/uart_test_1.X.production.map -E1 \
  -ver=XC8 Compiler --acfsm=1493 -ASTACK=060h-01FFh -pstack=STACK \
  -ACODE=00h-01FFFh -ACONST=00h-01FFFh -ASMALLCONST=0200h-02FFhx30 \
  -AMEDIUMCONST=0200h-01FFFh -ACOMRAM=01h-05Fh -AABS1=00h-01FFh \
  -ABIGRAM=01h-01FFh -ARAM=060h-0FFh,0100h-01FFh -ABANK0=060h-0FFh \
  -ABANK1=0100h-01FFh -ASFR=0F38h-0F5Fh,0F60h-0FFFh \
  -ACONFIG=0300000h-030000Dh -AIDLOC=0200000h-0200007h \
  -AEEDATA=0F00000h-0F000FFh -peeprom_data=EEDATA \
  -preset_vec=00h,intcode,intcodelo,powerup,init -pramtop=0200h \
  -psmallconst=SMALLCONST -pmediumconst=MEDIUMCONST -pconst=CONST \
  -AFARRAM=00h-00h \
  -prdata=COMRAM,nvrram=COMRAM,nvbit=COMRAM,rbss=COMRAM,rbit=COMRAM \
  -pfarbss=FARRAM,fardata=FARRAM,nvFARRAM=FARRAM \
  -pintsave_regs=BIGRAM,bigbss=BIGRAM,bigdata=BIGRAM -pbss=RAM \
  -pidata=CODE,irdata=CODE,ibigdata=CODE,ifardata=CODE -prparam=COMRAM \
  C:\Users\INAVIT\AppData\Local\Temp\xcAs7uc.o \
  dist/default/production\uart_test_1.X.production.o 

Object code version is 3.11

Machine type is 18LF23K22



                Name                               Link     Load   Length Selector   Space Scale
C:\Users\INAVIT\AppData\Local\Temp\xcAs7uc.o
                idloc                            200000   200000        8        0       5
                config                           300000   300000        E        0       4
                init                                  0        0        4        0       0
dist/default/production\uart_test_1.X.production.o
                idloc                            200000   200000        8        0       5
                config                           300000   300000        E        0       4
                text2                              1FAC     1FAC       1E      FD6       0
                text1                              1F96     1F96       16      FCB       0
                text0                              1FCA     1FCA       36      FE5       0
                cstackCOMRAM                          1        1        1        1       1
                cinit                              1F90     1F90        6      FC8       0

TOTAL           Name                               Link     Load   Length     Space
        CLASS   STACK          

        CLASS   CODE           
                init                                  0        0        4         0
                text2                              1FAC     1FAC       1E         0
                text1                              1F96     1F96       16         0
                text0                              1FCA     1FCA       36         0
                cinit                              1F90     1F90        6         0

        CLASS   CONST          

        CLASS   SMALLCONST     

        CLASS   MEDIUMCONST    

        CLASS   COMRAM         
                cstackCOMRAM                          1        1        1         1

        CLASS   ABS1           

        CLASS   BIGRAM         

        CLASS   RAM            

        CLASS   BANK0          

        CLASS   BANK1          

        CLASS   SFR            

        CLASS   CONFIG         
                config                           300000   300000        E         4

        CLASS   IDLOC          
                idloc                            200000   200000        8         5

        CLASS   EEDATA         

        CLASS   FARRAM         



SEGMENTS        Name                           Load    Length   Top    Selector   Space  Class

                reset_vec                      000000  000004  000004         0       0  CODE    
                cstackCOMRAM                   000001  000001  000002         1       1  COMRAM  
                cinit                          001F90  000006  001F96       FC8       0  CODE    
                text1                          001F96  000016  001FAC       FCB       0  CODE    
                text2                          001FAC  00001E  001FCA       FD6       0  CODE    
                text0                          001FCA  000036  002000       FE5       0  CODE    


UNUSED ADDRESS RANGES

        Name                Unused          Largest block    Delta
        BANK0            000060-0000FF               A0
        BANK1            000100-0001FF              100
        BIGRAM           000002-0001FF              1FE
        CODE             000004-001F8F             1F8C
        COMRAM           000002-00005F               5E
        CONST            000004-001F8F             1F8C
        EEDATA           F00000-F000FF              100
        MEDIUMCONST      000200-001F8F             1D90
        RAM              000060-0001FF               A0
        SFR              000F38-000FFF               28
        SMALLCONST       000200-001F8F              100
        STACK            000060-0001FF              1A0

                                  Symbol Table

UART_Write@data          cstackCOMRAM 000001
_BAUDCONbits             (abs)        000FB8
_RCSTA                   (abs)        000FAB
_SPBRG1                  (abs)        000FAF
_SPBRGH1                 (abs)        000FB0
_TRISCbits               (abs)        000F94
_TXIF                    (abs)        007CF4
_TXREG                   (abs)        000FAD
_TXSTAbits               (abs)        000FAC
_UART_Initial            text2        001FAC
_UART_Write              text1        001F96
__HRAM                   (abs)        000000
__Habs1                  abs1         000000
__Hbank0                 bank0        000000
__Hbank1                 bank1        000000
__Hbigbss                bigbss       000000
__Hbigdata               bigdata      000000
__Hbigram                bigram       000000
__Hbss                   bss          000000
__Hcinit                 cinit        000000
__Hclrtext               clrtext      000000
__Hcomram                comram       000000
__Hconfig                config       30000E
__Hconst                 const        000000
__HcstackCOMRAM          cstackCOMRAM 000000
__Hdata                  data         000000
__Heeprom_data           eeprom_data  000000
__Hfarbss                farbss       000000
__Hfardata               fardata      000000
__Hibigdata              ibigdata     000000
__Hidata                 idata        000000
__Hidloc                 idloc        200008
__Hifardata              ifardata     000000
__Hinit                  init         000004
__Hintcode               intcode      000000
__Hintcode_body          intcode_body 000000
__Hintcodelo             intcodelo    000000
__Hintentry              intentry     000000
__Hintret                intret       000000
__Hintsave_regs          intsave_regs 000000
__Hirdata                irdata       000000
__Hmediumconst           mediumconst  000000
__HnvFARRAM              nvFARRAM     000000
__Hnvbit                 nvbit        000000
__Hnvrram                nvrram       000000
__Hparam                 rparam       000000
__Hpowerup               powerup      000000
__Hram                   ram          000000
__Hramtop                ramtop       000200
__Hrbit                  rbit         000000
__Hrbss                  rbss         000000
__Hrdata                 rdata        000000
__Hreset_vec             reset_vec    000000
__Hrparam                rparam       000000
__Hsfr                   sfr          000000
__Hsmallconst            smallconst   000000
__Hspace_0               (abs)        002000
__Hspace_1               (abs)        000002
__Hspace_2               (abs)        000000
__Hspace_4               (abs)        60000E
__Hstack                 stack        000000
__Hstruct                struct       000000
__Htemp                  temp         000000
__Htext                  text         000000
__Htext0                 text0        000000
__Htext1                 text1        000000
__Htext2                 text2        000000
__LRAM                   (abs)        000001
__Labs1                  abs1         000000
__Lbank0                 bank0        000000
__Lbank1                 bank1        000000
__Lbigbss                bigbss       000000
__Lbigdata               bigdata      000000
__Lbigram                bigram       000000
__Lbss                   bss          000000
__Lcinit                 cinit        000000
__Lclrtext               clrtext      000000
__Lcomram                comram       000000
__Lconfig                config       000000
__Lconst                 const        000000
__LcstackCOMRAM          cstackCOMRAM 000000
__Ldata                  data         000000
__Leeprom_data           eeprom_data  000000
__Lfarbss                farbss       000000
__Lfardata               fardata      000000
__Libigdata              ibigdata     000000
__Lidata                 idata        000000
__Lidloc                 idloc        000000
__Lifardata              ifardata     000000
__Linit                  init         000000
__Lintcode               intcode      000000
__Lintcode_body          intcode_body 000000
__Lintcodelo             intcodelo    000000
__Lintentry              intentry     000000
__Lintret                intret       000000
__Lintsave_regs          intsave_regs 000000
__Lirdata                irdata       000000
__Lmediumconst           mediumconst  000000
__LnvFARRAM              nvFARRAM     000000
__Lnvbit                 nvbit        000000
__Lnvrram                nvrram       000000
__Lparam                 rparam       000000
__Lpowerup               powerup      000000
__Lram                   ram          000000
__Lramtop                ramtop       000200
__Lrbit                  rbit         000000
__Lrbss                  rbss         000000
__Lrdata                 rdata        000000
__Lreset_vec             reset_vec    000000
__Lrparam                rparam       000000
__Lsfr                   sfr          000000
__Lsmallconst            smallconst   000000
__Lspace_0               (abs)        000000
__Lspace_1               (abs)        000000
__Lspace_2               (abs)        000000
__Lspace_4               (abs)        000000
__Lstack                 stack        000000
__Lstruct                struct       000000
__Ltemp                  temp         000000
__Ltext                  text         000000
__Ltext0                 text0        000000
__Ltext1                 text1        000000
__Ltext2                 text2        000000
__S0                     (abs)        002000
__S1                     (abs)        000002
__S2                     (abs)        000000
__S4                     (abs)        000000
__S5                     (abs)        000000
___inthi_sp              stack        000000
___intlo_sp              stack        000000
___param_bank            (abs)        000000
___rparam_used           (abs)        000001
___sp                    stack        000000
__accesstop              (abs)        000060
__activetblptr           (abs)        000000
__end_of_UART_Initial    text2        001FCA
__end_of_UART_Write      text1        001FAC
__end_of__initialization cinit        001F90
__end_of_main            text0        002000
__initialization         cinit        001F90
__mediumconst            mediumconst  000000
__pcinit                 cinit        001F90
__pcstackCOMRAM          cstackCOMRAM 000001
__ptext0                 text0        001FCA
__ptext1                 text1        001F96
__ptext2                 text2        001FAC
__ramtop                 ramtop       000200
__size_of_UART_Initial   (abs)        000000
__size_of_UART_Write     (abs)        000000
__size_of_main           (abs)        000000
__smallconst             smallconst   000000
_main                    text0        001FCA
end_of_initialization    cinit        001F90
intlevel0                text         000000
intlevel1                text         000000
intlevel2                text         000000
intlevel3                text         000000
isa$std                  (abs)        000001
isa$xinst                (abs)        000000
stackhi                  (abs)        0001FF
stacklo                  (abs)        000060
start                    init         000000
start_initialization     cinit        001F90


MODULE INFORMATION

Module		Function		Class		Link	Load	Size
newmain.c
		_main          		CODE           	1FCA	0000	54
		_UART_Initial  		CODE           	1FAC	0000	30
		_UART_Write    		CODE           	1F96	0000	22

newmain.c estimated size: 106

shared
		__initialization		CODE           	1F90	0000	1

shared estimated size: 1

