\lstdefinelanguage[qucs]{VHDL}[]{VHDL}%
{%morekeywords=[1]{},% MOAR core keywords
morekeywords=[3]{ieee,std_logic_1164,std_logic_arith,std_logic_unsigned,%
	work,std,textio,numeric_std,% usual libraries
	std_logic,std_logic_vector,unsigned,signed,%logic data types
	time,integer,real,line,string,positive,natural,% data types
	ns},%real type units
morekeywords=[4]{reverse_range,length,event,last_value,high,low},% attributes
morekeywords=[5]{write,writeline,conv_integer,to_unsigned,rising_edge,falling_edge}%,%funkcijas
%morestring=[b]',
}
