
             Lattice Mapping Report File for Design Module 'REU'


Design Information
------------------

Command line:   map -a MachXO2 -p LCMXO2-640HC -t TQFP100 -s 4 -oc Commercial
     REU_impl1.ngd -o REU_impl1_map.ncd -pr REU_impl1.prf -mp REU_impl1.mrp -lpf
     C:/Users/zanek/Documents/GitHub/GW4302/cpld/impl1/REU_impl1.lpf -lpf
     C:/Users/zanek/Documents/GitHub/GW4302/cpld/REU.lpf -c 0 -gui 
Target Vendor:  LATTICE
Target Device:  LCMXO2-640HCTQFP100
Target Performance:   4
Mapper:  xo2c00,  version:  Diamond (64-bit) 3.12.0.240.2
Mapped on:  01/18/22  16:15:07

Design Summary
--------------

   Number of registers:    192 out of   877 (22%)
      PFU registers:          192 out of   640 (30%)
      PIO registers:            0 out of   237 (0%)
   Number of SLICEs:       177 out of   320 (55%)
      SLICEs as Logic/ROM:    177 out of   320 (55%)
      SLICEs as RAM:            0 out of   240 (0%)
      SLICEs as Carry:         33 out of   320 (10%)
   Number of LUT4s:        345 out of   640 (54%)
      Number used as logic LUTs:        279
      Number used as distributed RAM:     0
      Number used as ripple logic:       66
      Number used as shift registers:     0
   Number of PIO sites used: 70 + 4(JTAG) out of 79 (94%)
   Number of block RAMs:  0 out of 2 (0%)
   Number of GSRs:        0 out of 1 (0%)
   EFB used :        No
   JTAG used :       No
   Readback used :   No
   Oscillator used : No
   Startup used :    No
   POR :             On
   Bandgap :         On
   Number of Power Controller:  0 out of 1 (0%)
   Number of Dynamic Bank Controller (BCINRD):  0 out of 4 (0%)
   Number of DCCA:  0 out of 8 (0%)
   Number of DCMA:  0 out of 2 (0%)
   Notes:-
      1. Total number of LUT4s = (Number of logic LUT4s) + 2*(Number of
     distributed RAMs) + 2*(Number of ripple logic)
      2. Number of logic LUT4s does not include count of distributed RAM and
     ripple logic.
   Number of clocks:  2
     Net C8M_c: 34 loads, 28 rising, 6 falling (Driver: PIO C8M )
     Net PHI2_c: 76 loads, 0 rising, 76 falling (Driver: PIO PHI2 )
   Number of Clock Enables:  25
     Net RDD_7__N_507: 4 loads, 4 LSLICEs
     Net reureg/PHI2_N_558_enable_12: 4 loads, 4 LSLICEs
     Net reureg/PHI2_N_558_enable_53: 4 loads, 4 LSLICEs
     Net PHI2_N_558_enable_18: 1 loads, 1 LSLICEs
     Net reureg/PHI2_N_558_enable_68: 4 loads, 4 LSLICEs
     Net reureg/PHI2_N_558_enable_60: 4 loads, 4 LSLICEs
     Net PHI2_N_558_enable_57: 4 loads, 4 LSLICEs

                                    Page 1




Design:  REU                                           Date:  01/18/22  16:15:07

Design Summary (cont)
---------------------
     Net PHI2_N_558_enable_19: 1 loads, 1 LSLICEs
     Net reureg/PHI2_N_558_enable_54: 4 loads, 4 LSLICEs
     Net PHI2_N_558_enable_21: 1 loads, 1 LSLICEs
     Net PHI2_N_558_enable_69: 3 loads, 3 LSLICEs
     Net reureg/PHI2_N_558_enable_28: 1 loads, 1 LSLICEs
     Net PHI2_N_558_enable_74: 3 loads, 3 LSLICEs
     Net reureg/PHI2_N_558_enable_70: 1 loads, 1 LSLICEs
     Net PHI2_N_558_enable_59: 4 loads, 4 LSLICEs
     Net reureg/PHI2_N_558_enable_80: 4 loads, 4 LSLICEs
     Net reureg/PHI2_N_558_enable_88: 4 loads, 4 LSLICEs
     Net C8M_c_enable_22: 1 loads, 1 LSLICEs
     Net C8M_N_498_enable_4: 4 loads, 4 LSLICEs
     Net C8M_c_enable_20: 1 loads, 1 LSLICEs
     Net dmaseq/PHI2_N_558_enable_71: 1 loads, 1 LSLICEs
     Net ram/C8M_c_enable_21: 6 loads, 6 LSLICEs
     Net ram/PLLLock_N_545: 1 loads, 1 LSLICEs
     Net ram/C8M_c_enable_17: 4 loads, 4 LSLICEs
     Net ram/C8M_c_enable_18: 1 loads, 1 LSLICEs
   Number of LSRs:  11
     Net n262: 1 loads, 1 LSLICEs
     Net RDOE_N_553: 1 loads, 1 LSLICEs
     Net AOE: 1 loads, 1 LSLICEs
     Net n3241: 1 loads, 1 LSLICEs
     Net n3235: 45 loads, 45 LSLICEs
     Net reureg/n1354: 3 loads, 3 LSLICEs
     Net C8M_N_498_enable_4: 5 loads, 5 LSLICEs
     Net dmaseq/n1650: 1 loads, 1 LSLICEs
     Net ram/n3: 1 loads, 1 LSLICEs
     Net ram/n1652: 5 loads, 5 LSLICEs
     Net ram/PLLLock: 5 loads, 5 LSLICEs
   Number of nets driven by tri-state buffers:  0
   Top 10 highest fanout non-clock nets:
     Net n3235: 60 loads
     Net A_out_1: 55 loads
     Net AOE: 50 loads
     Net A_out_0: 44 loads
     Net PHI2_N_558_enable_18: 34 loads
     Net n3241: 29 loads
     Net n3215: 24 loads
     Net RDOE_N_553: 22 loads
     Net n3220: 21 loads
     Net A_out_2: 20 loads




   Number of warnings:  2
   Number of errors:    0
     

Design Errors/Warnings
----------------------

WARNING - map: input pad net 'nIO1' has no legal load.
WARNING - map: IO buffer missing for top level port nIO1...logic will be
     discarded.

                                    Page 2




Design:  REU                                           Date:  01/18/22  16:15:07


IO (PIO) Attributes
-------------------

+---------------------+-----------+-----------+------------+
| IO Name             | Direction | Levelmode | IO         |
|                     |           |  IO_TYPE  | Register   |
+---------------------+-----------+-----------+------------+
| D[4]                | BIDIR     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| D[2]                | BIDIR     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| D[5]                | BIDIR     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| D[6]                | BIDIR     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| D[3]                | BIDIR     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| D[7]                | BIDIR     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| D[1]                | BIDIR     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| D[0]                | BIDIR     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| A[15]               | BIDIR     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| A[14]               | BIDIR     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| A[13]               | BIDIR     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| A[12]               | BIDIR     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| A[11]               | BIDIR     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| A[10]               | BIDIR     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| A[9]                | BIDIR     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| A[8]                | BIDIR     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| A[7]                | BIDIR     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| A[6]                | BIDIR     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| A[5]                | BIDIR     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| A[4]                | BIDIR     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| A[3]                | BIDIR     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| A[2]                | BIDIR     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| A[1]                | BIDIR     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| A[0]                | BIDIR     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| RD[7]               | BIDIR     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+

                                    Page 3




Design:  REU                                           Date:  01/18/22  16:15:07

IO (PIO) Attributes (cont)
--------------------------
| RD[6]               | BIDIR     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| RD[5]               | BIDIR     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| RD[4]               | BIDIR     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| RD[3]               | BIDIR     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| RD[2]               | BIDIR     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| RD[1]               | BIDIR     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| RD[0]               | BIDIR     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| nRESETOUT           | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| nWEDMA              | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| nDMA                | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| nAOE                | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| ADIR                | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| nRWOE               | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| nDOE                | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| DDIR                | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| nIRQ                | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| RCLK                | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| nCS                 | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| nRAS                | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| nCAS                | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| nRWE                | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| CKE                 | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| RBA[1]              | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| RBA[0]              | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| RA[12]              | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| RA[11]              | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| RA[10]              | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| RA[9]               | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+

                                    Page 4




Design:  REU                                           Date:  01/18/22  16:15:07

IO (PIO) Attributes (cont)
--------------------------
| RA[8]               | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| RA[7]               | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| RA[6]               | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| RA[5]               | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| RA[4]               | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| RA[3]               | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| RA[2]               | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| RA[1]               | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| RA[0]               | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| DQMH                | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| DQML                | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| C8M                 | INPUT     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| PHI2                | INPUT     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| nRESET              | INPUT     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| BA                  | INPUT     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| nWE                 | INPUT     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| nIO2                | INPUT     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+

Removed logic
-------------

Block GSR_INST undriven or does not drive anything - clipped.
Signal C8M_N_498 was merged into signal C8M_c
Signal PHI2_N_558 was merged into signal PHI2_c
Signal n1225 was merged into signal ram/RDOE
Signal ram/n1649 was merged into signal ram/PLLLock
Signal n3237 was merged into signal RDOE_N_553
Signal RAMRDD_7__I_0_8/S0 undriven or does not drive anything - clipped.
Signal RAMRDD_7__I_0_8/CO undriven or does not drive anything - clipped.
Signal reureg/add_835_1/S1 undriven or does not drive anything - clipped.
Signal reureg/add_835_1/S0 undriven or does not drive anything - clipped.
Signal reureg/add_835_1/CI undriven or does not drive anything - clipped.
Signal reureg/add_835_9/CO undriven or does not drive anything - clipped.
Signal reureg/add_836_1/S1 undriven or does not drive anything - clipped.
Signal reureg/add_836_1/S0 undriven or does not drive anything - clipped.
Signal reureg/add_836_1/CI undriven or does not drive anything - clipped.
Signal reureg/add_836_9/CO undriven or does not drive anything - clipped.
Signal reureg/add_837_1/S1 undriven or does not drive anything - clipped.
Signal reureg/add_837_1/S0 undriven or does not drive anything - clipped.

                                    Page 5




Design:  REU                                           Date:  01/18/22  16:15:07

Removed logic (cont)
--------------------
Signal reureg/add_837_1/CI undriven or does not drive anything - clipped.
Signal reureg/add_837_9/CO undriven or does not drive anything - clipped.
Signal reureg/sub_85_add_2_1/S0 undriven or does not drive anything - clipped.
Signal reureg/sub_85_add_2_1/CI undriven or does not drive anything - clipped.
Signal reureg/add_834_9/CO undriven or does not drive anything - clipped.
Signal reureg/sub_85_add_2_9/S1 undriven or does not drive anything - clipped.
Signal reureg/sub_85_add_2_9/CO undriven or does not drive anything - clipped.
Signal reureg/sub_84_add_2_1/S0 undriven or does not drive anything - clipped.
Signal reureg/sub_84_add_2_1/CI undriven or does not drive anything - clipped.
Signal reureg/sub_84_add_2_9/S1 undriven or does not drive anything - clipped.
Signal reureg/sub_84_add_2_9/CO undriven or does not drive anything - clipped.
Signal reureg/add_834_1/S1 undriven or does not drive anything - clipped.
Signal reureg/add_834_1/S0 undriven or does not drive anything - clipped.
Signal reureg/add_834_1/CI undriven or does not drive anything - clipped.
Signal RAMRDD_7__I_0_0/S1 undriven or does not drive anything - clipped.
Signal RAMRDD_7__I_0_0/S0 undriven or does not drive anything - clipped.
Signal RAMRDD_7__I_0_0/CI undriven or does not drive anything - clipped.
Signal RAMRDD_7__I_0_7/S1 undriven or does not drive anything - clipped.
Signal RAMRDD_7__I_0_7/S0 undriven or does not drive anything - clipped.
Block i2894 was optimized away.
Block i2895 was optimized away.
Block ram/i878_1_lut was optimized away.
Block ram/i1278_1_lut was optimized away.
Block i3_1_lut_rep_63 was optimized away.

     

Run Time and Memory Usage
-------------------------

   Total CPU Time: 0 secs  
   Total REAL Time: 0 secs  
   Peak Memory Usage: 32 MB
        























                                    Page 6


Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
     Copyright (c) 1995 AT&T Corp.   All rights reserved.
     Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
     Copyright (c) 2001 Agere Systems   All rights reserved.
     Copyright (c) 2002-2020 Lattice Semiconductor Corporation,  All rights
     reserved.
