# ‚ö°Ô∏è RRAM Simulation: Resistive Switching Model in HfO‚ÇÇ

**Project Author:** K Mohammed Hamza

### üåü Project Summary

This repository hosts the simulation assets and analysis for modeling **Resistive Random-Access Memory (RRAM)** based on a **Hafnium Dioxide ($\text{HfO}_2$)** active layer. The goal was to quantitatively simulate the I-V characteristics of a non-volatile memory cell, demonstrating the physical transition between the High Resistance State (HRS) and Low Resistance State (LRS). This project showcases strong quantitative modeling and data analysis skills essential for R&D roles in semiconductors and data science.

---

### üí° Background and Motivation

RRAM is a leading candidate for next-generation non-volatile memory due to its high density and low power consumption. The device operates by forming and rupturing a conductive filament within the $\text{HfO}_2$ layer. This work focused on developing a predictive model to accurately capture the SET and RESET processes under electrical bias.

### üõ†Ô∏è Key Technologies and Methodology

| Tool/Domain | Functionality |
| :--- | :--- |
| **MATLAB** | Core platform for implementing the physical model and solving the device equations for I-V characteristics. |
| **SEMulator3D** | Used for defining and simulating the 3D structure and process steps of the $\text{HfO}_2$ memory device. |
| **Semiconductor Physics** | Application of theory related to filament formation, rupture, and resistive switching mechanisms. |
| **C / Python** (Post-processing) | Utilized for data handling, plotting, and analysis of simulation outputs. |

---

### üìà Simulation Results: I-V Characteristics

The I-V characteristic plot below is the primary result, demonstrating the successful simulation of the resistive switching behavior. The plot clearly shows the transition from the HRS to the LRS (SET) and back to the HRS (RESET), validating the accuracy of the $\text{HfO}_2$ model.



### üìÅ Repository Contents and Documentation

| File/Folder | Description |
| :--- | :--- |
| **`catFile.jpg`** | The raw $\text{SEMulator3D}$ file containing the 3D structure and process steps of the RRAM cell. |
| **`process.jpg`** | Detailed documentation outlining the step-by-step methodology used in the simulation process. |
| **`RRAM.jpg`** | A visual render of the final simulated RRAM device structure. |
| **`IV_Char.jpg`** | Static image of the generated I-V curve plot (the key result). |
| **[Project Presentation (PDF/PPT)]** | **High-level summary of the methodology, results, and conclusions (Click to view).** |

---



* **LinkedIn:** [hamza-451672259](https://linkedin.com/in/hamza-451672259)
* **GitHub:** [Hmzaah](https://github.com/Hmzaah)
* **Email:** `hk1583@srmist.edu.in`
