// Seed: 996629016
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  input wire id_5;
  inout wire id_4;
  output wire id_3;
  inout wire id_2;
  input wire id_1;
  wire id_6;
  if (id_6) begin : LABEL_0
    assign id_3 = id_1;
  end
  assign id_2 = (id_1);
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  output wire id_7;
  input wire id_6;
  input wire id_5;
  input wire id_4;
  inout wire id_3;
  inout wire id_2;
  output wire id_1;
  supply0 id_8, id_9, id_10 = id_9, id_11;
  id_12(
      .id_0(id_2)
  );
  assign id_11 = 1'b0;
  tri id_13 = 1;
  module_0 modCall_1 (
      id_8,
      id_11,
      id_8,
      id_3,
      id_2
  );
endmodule
