Loading plugins phase: Elapsed time ==> 0s.323ms
<CYPRESSTAG name="CyDsfit arguments...">
cydsfit arguments: -.fdsnotice -.fdswarpdepfile=warp_dependencies.txt -.fdselabdepfile=elab_dependencies.txt -.fdsbldfile=generated_files.txt -.fdsreffile=referenced_files.txt -p D:\psoc\theory\not_done_yet\adc\adc.cydsn\adc.cyprj -d CY8C4125AXI-483 -s D:\psoc\theory\not_done_yet\adc\adc.cydsn\Generated_Source\PSoC4 -- -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE
</CYPRESSTAG>
<CYPRESSTAG name="Design elaboration results...">
</CYPRESSTAG>
Elaboration phase: Elapsed time ==> 2s.206ms
<CYPRESSTAG name="HDL generation results...">
</CYPRESSTAG>
HDL generation phase: Elapsed time ==> 0s.050ms
<CYPRESSTAG name="Synthesis results...">

     | | | | | | |
   _________________
  -|               |-
  -|               |-
  -|               |-
  -|    CYPRESS    |-
  -|               |-
  -|               |-   Warp Verilog Synthesis Compiler: Version 6.3 IR 41
  -|               |-   Copyright (C) 1991-2001 Cypress Semiconductor
   |_______________|
     | | | | | | |

======================================================================
Compiling:  adc.v
Program  :   C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\bin\warp.exe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=D:\psoc\theory\not_done_yet\adc\adc.cydsn\adc.cyprj -dcpsoc3 adc.v -verilog
======================================================================

======================================================================
Compiling:  adc.v
Program  :   C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\bin\warp.exe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=D:\psoc\theory\not_done_yet\adc\adc.cydsn\adc.cyprj -dcpsoc3 adc.v -verilog
======================================================================

======================================================================
Compiling:  adc.v
Program  :   vlogfe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=D:\psoc\theory\not_done_yet\adc\adc.cydsn\adc.cyprj -dcpsoc3 -verilog adc.v
======================================================================

vlogfe V6.3 IR 41:  Verilog parser
Tue Aug 23 09:29:08 2022


======================================================================
Compiling:  adc.v
Program  :   vpp
Options  :    -yv2 -q10 adc.v
======================================================================

vpp V6.3 IR 41:  Verilog Pre-Processor
Tue Aug 23 09:29:08 2022

Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\ZeroTerminal\ZeroTerminal.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\or_v1_0\or_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_analog_virtualmux_v1_0\cy_analog_virtualmux_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\Bus_Connect_v2_50\Bus_Connect_v2_50.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'

vpp:  No errors.

Library 'work' => directory 'lcpsoc3'
General_symbol_table
General_symbol_table
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Using control file 'adc.ctl'.

vlogfe:  No errors.


======================================================================
Compiling:  adc.v
Program  :   tovif
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=D:\psoc\theory\not_done_yet\adc\adc.cydsn\adc.cyprj -dcpsoc3 -verilog adc.v
======================================================================

tovif V6.3 IR 41:  High-level synthesis
Tue Aug 23 09:29:08 2022

Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Linking 'D:\psoc\theory\not_done_yet\adc\adc.cydsn\codegentemp\adc.ctl'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\ZeroTerminal\ZeroTerminal.v'.
Linking 'D:\psoc\theory\not_done_yet\adc\adc.cydsn\codegentemp\adc.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\or_v1_0\or_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_analog_virtualmux_v1_0\cy_analog_virtualmux_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\Bus_Connect_v2_50\Bus_Connect_v2_50.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cypress.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'.

tovif:  No errors.


======================================================================
Compiling:  adc.v
Program  :   topld
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=D:\psoc\theory\not_done_yet\adc\adc.cydsn\adc.cyprj -dcpsoc3 -verilog adc.v
======================================================================

topld V6.3 IR 41:  Synthesis and optimization
Tue Aug 23 09:29:08 2022

Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Linking 'D:\psoc\theory\not_done_yet\adc\adc.cydsn\codegentemp\adc.ctl'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\ZeroTerminal\ZeroTerminal.v'.
Linking 'D:\psoc\theory\not_done_yet\adc\adc.cydsn\codegentemp\adc.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\or_v1_0\or_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_analog_virtualmux_v1_0\cy_analog_virtualmux_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\Bus_Connect_v2_50\Bus_Connect_v2_50.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cypress.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\lcpsoc3\stdlogic\cpsoc3.vif'.

----------------------------------------------------------
Detecting unused logic.
----------------------------------------------------------
    User names
	\adcUser:Net_3125\
	\adcUser:Net_3126\
	\uartUser:Net_1257\
	\uartUser:uncfg_rx_irq\
	\uartUser:Net_1099\
	\uartUser:Net_1258\
	Net_161
	Net_162
	Net_163
	Net_164
	Net_165
	Net_166
	Net_167
	Net_170
	Net_171
	Net_178


Deleted 16 User equations/components.
Deleted 0 Synthesized equations/components.

------------------------------------------------------
Alias Detection
------------------------------------------------------
Aliasing \adcUser:Net_3106\ to \adcUser:Net_3107\
Aliasing \adcUser:Net_3105\ to \adcUser:Net_3107\
Aliasing \adcUser:Net_3104\ to \adcUser:Net_3107\
Aliasing \adcUser:Net_3103\ to \adcUser:Net_3107\
Aliasing \adcUser:Net_3207_1\ to \adcUser:Net_3107\
Aliasing \adcUser:Net_3207_0\ to \adcUser:Net_3107\
Aliasing \adcUser:Net_3235\ to \adcUser:Net_3107\
Aliasing \uartUser:select_s_wire\ to \adcUser:Net_3107\
Aliasing \uartUser:sclk_s_wire\ to \adcUser:Net_3107\
Aliasing \uartUser:mosi_s_wire\ to \adcUser:Net_3107\
Aliasing \uartUser:miso_m_wire\ to \adcUser:Net_3107\
Aliasing zero to \adcUser:Net_3107\
Aliasing one to \uartUser:tmpOE__tx_net_0\
Aliasing \uartUser:tmpOE__rx_net_0\ to \uartUser:tmpOE__tx_net_0\
Aliasing \uartUser:cts_wire\ to \adcUser:Net_3107\
Aliasing tmpOE__Pin_POT_net_0 to \uartUser:tmpOE__tx_net_0\
Removing Lhs of wire \adcUser:Net_3106\[72] = \adcUser:Net_3107\[71]
Removing Lhs of wire \adcUser:Net_3105\[73] = \adcUser:Net_3107\[71]
Removing Lhs of wire \adcUser:Net_3104\[74] = \adcUser:Net_3107\[71]
Removing Lhs of wire \adcUser:Net_3103\[75] = \adcUser:Net_3107\[71]
Removing Lhs of wire \adcUser:Net_17\[117] = \adcUser:Net_1845\[2]
Removing Lhs of wire \adcUser:Net_3207_1\[139] = \adcUser:Net_3107\[71]
Removing Lhs of wire \adcUser:Net_3207_0\[140] = \adcUser:Net_3107\[71]
Removing Lhs of wire \adcUser:Net_3235\[141] = \adcUser:Net_3107\[71]
Removing Lhs of wire \uartUser:select_s_wire\[212] = \adcUser:Net_3107\[71]
Removing Rhs of wire \uartUser:rx_wire\[213] = \uartUser:Net_1268\[214]
Removing Lhs of wire \uartUser:Net_1170\[217] = \uartUser:Net_847\[211]
Removing Lhs of wire \uartUser:sclk_s_wire\[218] = \adcUser:Net_3107\[71]
Removing Lhs of wire \uartUser:mosi_s_wire\[219] = \adcUser:Net_3107\[71]
Removing Lhs of wire \uartUser:miso_m_wire\[220] = \adcUser:Net_3107\[71]
Removing Rhs of wire zero[227] = \adcUser:Net_3107\[71]
Removing Rhs of wire one[228] = \uartUser:tmpOE__tx_net_0\[222]
Removing Lhs of wire \uartUser:tmpOE__rx_net_0\[233] = one[228]
Removing Lhs of wire \uartUser:cts_wire\[237] = zero[227]
Removing Lhs of wire tmpOE__Pin_POT_net_0[264] = one[228]

------------------------------------------------------
Aliased 0 equations, 19 wires.
------------------------------------------------------

----------------------------------------------------------
Circuit simplification
----------------------------------------------------------

Substituting virtuals - pass 1:


----------------------------------------------------------
Circuit simplification results:

	Expanded 0 signals.
	Turned 0 signals into soft nodes.
	Maximum default expansion cost was set at 3.
----------------------------------------------------------

topld:  No errors.

CYPRESS_DIR    : C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp
Warp Program   : C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\bin\warp.exe
Warp Arguments : -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=D:\psoc\theory\not_done_yet\adc\adc.cydsn\adc.cyprj -dcpsoc3 adc.v -verilog
</CYPRESSTAG>
Warp synthesis phase: Elapsed time ==> 1s.443ms
<CYPRESSTAG name="Fitter results...">
<CYPRESSTAG name="Fitter startup details...">
cyp3fit: V4.4.0.80, Family: PSoC3, Started at: Tuesday, 23 August 2022 09:29:09
Options: -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=D:\psoc\theory\not_done_yet\adc\adc.cydsn\adc.cyprj -d CY8C4125AXI-483 adc.v -verilog
</CYPRESSTAG>
<CYPRESSTAG name="Design parsing">
Design parsing phase: Elapsed time ==> 0s.017ms
</CYPRESSTAG>
<CYPRESSTAG name="Tech Mapping">
<CYPRESSTAG name="Initial Mapping" icon="FILE_RPT_TECHM">
<CYPRESSTAG name="Global Clock Selection" icon="FILE_RPT_TECHM">
    Fixed Function Clock 7: Automatic-assigning  clock 'adcUser_intClock'. Signal=\adcUser:Net_1845_ff7\
    Fixed Function Clock 2: Automatic-assigning  clock 'uartUser_SCBCLK'. Signal=\uartUser:Net_847_ff2\
<CYPRESSTAG name="UDB Clock/Enable Remapping Results">
</CYPRESSTAG>
</CYPRESSTAG>

Removing unused cells resulting from optimization
Done removing unused cells.
<CYPRESSTAG name="Duplicate Macrocell detection">
</CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Duplicate Macrocell detection">
</CYPRESSTAG>
<CYPRESSTAG name="Design Equations" icon="FILE_RPT_EQUATION">

------------------------------------------------------------
Design Equations
------------------------------------------------------------
    <CYPRESSTAG name="Pin listing">

    ------------------------------------------------------------
    Pin listing
    ------------------------------------------------------------

    Pin : Name = \uartUser:tx(0)\
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => \uartUser:tx(0)\__PA ,
            pin_input => \uartUser:tx_wire\ ,
            pad => \uartUser:tx(0)_PAD\ );
        Properties:
        {
        }

    Pin : Name = \uartUser:rx(0)\
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => \uartUser:rx(0)\__PA ,
            fb => \uartUser:rx_wire\ ,
            pad => \uartUser:rx(0)_PAD\ );
        Properties:
        {
        }

    Pin : Name = Pin_POT(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: ANALOG
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => Pin_POT(0)__PA ,
            analog_term => Net_781 ,
            pad => Pin_POT(0)_PAD );
        Properties:
        {
        }
    </CYPRESSTAG>
    <CYPRESSTAG name="Macrocell listing" icon="FILE_RPT_EQUATION">
    </CYPRESSTAG>
    <CYPRESSTAG name="Datapath listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="Status register listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="StatusI register listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="Sync listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="Control register listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="Count7 listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="DRQ listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="Interrupt listing">

    ------------------------------------------------------------
    Interrupt listing
    ------------------------------------------------------------

    interrupt: Name =\adcUser:IRQ\
        PORT MAP (
            interrupt => \adcUser:Net_3112\ );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
    </CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Technology mapping summary" expanded>

------------------------------------------------------------
Technology mapping summary
------------------------------------------------------------

Resource Type                 : Used : Free :  Max :  % Used
============================================================
Digital Clocks                :    0 :    4 :    4 :  0.00 %
Interrupts                    :    1 :   31 :   32 :  3.13 %
IO                            :    5 :   31 :   36 : 13.89 %
Segment LCD                   :    0 :    1 :    1 :  0.00 %
CapSense                      :    0 :    1 :    1 :  0.00 %
Die Temp                      :    0 :    1 :    1 :  0.00 %
Serial Communication (SCB)    :    1 :    1 :    2 : 50.00 %
Timer/Counter/PWM             :    0 :    4 :    4 :  0.00 %
Comparator/Opamp              :    0 :    2 :    2 :  0.00 %
LP Comparator                 :    0 :    2 :    2 :  0.00 %
SAR ADC                       :    1 :    0 :    1 : 100.00 %
DAC                           :      :      :      :        
  7-bit IDAC                  :    0 :    1 :    1 :  0.00 %
  8-bit IDAC                  :    0 :    1 :    1 :  0.00 %
</CYPRESSTAG>
Technology Mapping: Elapsed time ==> 0s.019ms
Tech Mapping phase: Elapsed time ==> 0s.047ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Placement">
<CYPRESSTAG name="FFB & IO Pre Placement">
<CYPRESSTAG name="Placement" icon="FILE_RPT_PLACEMENT">

Cell                                : Block                              
=========================================================================
\uartUser:tx(0)\                    : [IOP=(0)][IoId=(5)]                
\uartUser:rx(0)\                    : [IOP=(0)][IoId=(4)]                
Pin_POT(0)                          : [IOP=(2)][IoId=(7)]                
ClockGenBlock                       : CLK_GEN_[FFB(CLK_GEN,0)]           
\adcUser:cy_psoc4_sar\              : SARADC_[FFB(SARADC,0)]             
\uartUser:SCB\                      : SCB_[FFB(SCB,1)]                   

</CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Real Analog Placement">
Elapsed time ==> 0.1337606s
</CYPRESSTAG>
Analog Placement phase: Elapsed time ==> 0s.290ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Routing">
<CYPRESSTAG name="Analog Routing">
Route success=True, Iterations=1 Elapsed=0.0031791 secs
</CYPRESSTAG>
Analog Routing phase: Elapsed time ==> 0s.005ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Code Generation">
============ Analog Final Answer Routes ============
Dump of CyAnalogRoutingResultsDB
Map of net to items {
  Net: Net_781 {
    p2_7
    SARMUX0_sw7
    sarmux_vplus
  }
  Net: \adcUser:Net_3113\ {
  }
  Net: \adcUser:mux_bus_minus_0\ {
  }
  Net: \adcUser:mux_bus_minus_1\ {
  }
  Net: \adcUser:mux_bus_plus_1\ {
  }
}
Map of item to net {
  p2_7                                             -> Net_781
  SARMUX0_sw7                                      -> Net_781
  sarmux_vplus                                     -> Net_781
}
Mux Info {
}
Analog Code Generation phase: Elapsed time ==> 0s.016ms
</CYPRESSTAG>
<CYPRESSTAG name="Digital Placement">
<CYPRESSTAG name="Detailed placement messages">
I2659: No Constrained paths were found. The placer will run in non-timing driven mode.
I2076: Total run-time: 0.5 sec.

</CYPRESSTAG>
<CYPRESSTAG name="PLD Packing">
<CYPRESSTAG name="PLD Packing Summary">
No PLDs were packed.
</CYPRESSTAG>
PLD Packing: Elapsed time ==> 0s.000ms
</CYPRESSTAG>
<CYPRESSTAG name="Partitioning">
<CYPRESSTAG name="Initial Partitioning Summary">
Initial Partitioning Summary not displayed at this verbose level.</CYPRESSTAG>
<CYPRESSTAG name="Final Partitioning Summary">
Final Partitioning Summary not displayed at this verbose level.</CYPRESSTAG>
Partitioning: Elapsed time ==> 0s.019ms
</CYPRESSTAG>
<CYPRESSTAG name="Final Placement Summary">

------------------------------------------------------------
Final Placement Summary
------------------------------------------------------------

       Resource Type :      Count : Avg Inputs : Avg Outputs
    ========================================================
                 UDB :          0 :       0.00 :       0.00
<CYPRESSTAG name="Final Placement Details">
<CYPRESSTAG name="Component Details">

------------------------------------------------------------
Component Placement Details
------------------------------------------------------------
UDB [UDB=(0,0)] is empty.
Intr container @ [IntrContainer=(0)]: 
  Intr@ [IntrContainer=(0)][IntrId=(14)] 
    interrupt: Name =\adcUser:IRQ\
        PORT MAP (
            interrupt => \adcUser:Net_3112\ );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
Port 0 contains the following IO cells:
[IoId=4]: 
Pin : Name = \uartUser:rx(0)\
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => \uartUser:rx(0)\__PA ,
        fb => \uartUser:rx_wire\ ,
        pad => \uartUser:rx(0)_PAD\ );
    Properties:
    {
    }

[IoId=5]: 
Pin : Name = \uartUser:tx(0)\
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => \uartUser:tx(0)\__PA ,
        pin_input => \uartUser:tx_wire\ ,
        pad => \uartUser:tx(0)_PAD\ );
    Properties:
    {
    }

Port 1 contains the following IO cells:
Port 2 contains the following IO cells:
[IoId=7]: 
Pin : Name = Pin_POT(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: ANALOG
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => Pin_POT(0)__PA ,
        analog_term => Net_781 ,
        pad => Pin_POT(0)_PAD );
    Properties:
    {
    }

Port 3 contains the following IO cells:
Port 4 contains the following IO cells:
ARM group 0: empty
Clock group 0: 
    Clock Block @ F(Clock,0): 
    m0s8clockblockcell: Name =ClockBlock
        PORT MAP (
            hfclk => ClockBlock_HFClk ,
            imo => ClockBlock_IMO ,
            ext => ClockBlock_ExtClk ,
            sysclk => ClockBlock_SysClk ,
            ilo => ClockBlock_ILO ,
            lfclk => ClockBlock_LFClk ,
            dsi_in_0 => ClockBlock_Routed1 ,
            ff_div_7 => \adcUser:Net_1845_ff7\ ,
            ff_div_2 => \uartUser:Net_847_ff2\ );
        Properties:
        {
        }
LCD group 0: empty
PICU group 0: empty
LPCOMP group 0: empty
SCB group 0: 
    SCB Block @ F(SCB,1): 
    m0s8scbcell: Name =\uartUser:SCB\
        PORT MAP (
            clock => \uartUser:Net_847_ff2\ ,
            interrupt => Net_159 ,
            uart_rx => \uartUser:rx_wire\ ,
            uart_tx => \uartUser:tx_wire\ ,
            uart_rts => \uartUser:rts_wire\ ,
            mosi_m => \uartUser:mosi_m_wire\ ,
            select_m_3 => \uartUser:select_m_wire_3\ ,
            select_m_2 => \uartUser:select_m_wire_2\ ,
            select_m_1 => \uartUser:select_m_wire_1\ ,
            select_m_0 => \uartUser:select_m_wire_0\ ,
            sclk_m => \uartUser:sclk_m_wire\ ,
            miso_s => \uartUser:miso_s_wire\ ,
            tr_tx_req => Net_177 ,
            tr_rx_req => Net_168 );
        Properties:
        {
            cy_registers = ""
            scb_mode = 2
        }
CSD group 0: empty
CSIDAC8 group 0: empty
CSIDAC7 group 0: empty
TCPWM group 0: empty
OA group 0: empty
TEMP group 0: empty
SARADC group 0: 
    SAR ADC @ F(SARADC,0): 
    p4sarcell: Name =\adcUser:cy_psoc4_sar\
        PORT MAP (
            vplus => Net_781 ,
            vminus => \adcUser:mux_bus_minus_0\ ,
            vref => \adcUser:Net_3113\ ,
            ext_vref => \adcUser:Net_3225\ ,
            clock => \adcUser:Net_1845_ff7\ ,
            sample_done => Net_769 ,
            chan_id_valid => \adcUser:Net_3108\ ,
            chan_id_3 => \adcUser:Net_3109_3\ ,
            chan_id_2 => \adcUser:Net_3109_2\ ,
            chan_id_1 => \adcUser:Net_3109_1\ ,
            chan_id_0 => \adcUser:Net_3109_0\ ,
            data_valid => \adcUser:Net_3110\ ,
            data_11 => \adcUser:Net_3111_11\ ,
            data_10 => \adcUser:Net_3111_10\ ,
            data_9 => \adcUser:Net_3111_9\ ,
            data_8 => \adcUser:Net_3111_8\ ,
            data_7 => \adcUser:Net_3111_7\ ,
            data_6 => \adcUser:Net_3111_6\ ,
            data_5 => \adcUser:Net_3111_5\ ,
            data_4 => \adcUser:Net_3111_4\ ,
            data_3 => \adcUser:Net_3111_3\ ,
            data_2 => \adcUser:Net_3111_2\ ,
            data_1 => \adcUser:Net_3111_1\ ,
            data_0 => \adcUser:Net_3111_0\ ,
            eos_intr => Net_768 ,
            irq => \adcUser:Net_3112\ );
        Properties:
        {
            cy_registers = ""
        }
CLK_GEN group 0: 
    M0S8 Clock Gen Block @ F(CLK_GEN,0): 
    m0s8clockgenblockcell: Name =ClockGenBlock
        PORT MAP (
             );
        Properties:
        {
        }
LPCOMPBLOCK group 0: empty
PASSBLOCK group 0: empty
WCO group 0: empty
SRSS group 0: empty
CPUSS group 0: empty
EXCO group 0: empty
</CYPRESSTAG>
<CYPRESSTAG name="Port Configuration Details">

------------------------------------------------------------
Port Configuration report
------------------------------------------------------------
     |     |       | Interrupt |                  |                  | 
Port | Pin | Fixed |      Type |       Drive Mode |             Name | Connections
-----+-----+-------+-----------+------------------+------------------+-----------------------
   0 |   4 |     * |      NONE |     HI_Z_DIGITAL | \uartUser:rx(0)\ | FB(\uartUser:rx_wire\)
     |   5 |     * |      NONE |         CMOS_OUT | \uartUser:tx(0)\ | In(\uartUser:tx_wire\)
-----+-----+-------+-----------+------------------+------------------+-----------------------
   2 |   7 |     * |      NONE |      HI_Z_ANALOG |       Pin_POT(0) | Analog(Net_781)
---------------------------------------------------------------------------------------------
</CYPRESSTAG>
</CYPRESSTAG>
</CYPRESSTAG>
Digital component placer commit/Report: Elapsed time ==> 0s.013ms
Digital Placement phase: Elapsed time ==> 0s.794ms
</CYPRESSTAG>
<CYPRESSTAG name="Digital Routing">
"C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\bin/sjrouter.exe" --xml-path "C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\dev\psoc4/psoc4a/route_arch-rrg.cydata" --vh2-path "adc_r.vh2" --pcf-path "adc.pco" --des-name "adc" --dsf-path "adc.dsf" --sdc-path "adc.sdc" --lib-path "adc_r.lib"
Routing successful.
Digital Routing phase: Elapsed time ==> 0s.710ms
</CYPRESSTAG>
<CYPRESSTAG name="Bitstream Generation">
Bitstream Generation phase: Elapsed time ==> 0s.130ms
</CYPRESSTAG>
<CYPRESSTAG name="Bitstream Verification">
Bitstream Verification phase: Elapsed time ==> 0s.029ms
</CYPRESSTAG>
<CYPRESSTAG name="Static timing analysis">
Timing report is in adc_timing.html.
Static timing analysis phase: Elapsed time ==> 0s.140ms
</CYPRESSTAG>
<CYPRESSTAG name="Data reporting">
Data reporting phase: Elapsed time ==> 0s.000ms
</CYPRESSTAG>
<CYPRESSTAG name="Database update...">
Design database save phase: Elapsed time ==> 0s.219ms
</CYPRESSTAG>
cydsfit: Elapsed time ==> 2s.510ms
</CYPRESSTAG>
Fitter phase: Elapsed time ==> 2s.511ms
API generation phase: Elapsed time ==> 1s.529ms
Dependency generation phase: Elapsed time ==> 0s.024ms
Cleanup phase: Elapsed time ==> 0s.000ms
