
# Program: Catapult University Version
# Version: 2011a.126
#    File: Nlview netlist

module new "mean_vga:core" "orig"
load port {clk} input -attr xrf 1954 -attr oid 1 -attr vt d -attr @path {/mean_vga/mean_vga:core/clk}
load port {en} input -attr xrf 1955 -attr oid 2 -attr vt d -attr @path {/mean_vga/mean_vga:core/en}
load port {arst_n} input -attr xrf 1956 -attr oid 3 -attr vt d -attr @path {/mean_vga/mean_vga:core/arst_n}
load portBus {vin:rsc:mgc_in_wire.d(149:0)} input 150 {vin:rsc:mgc_in_wire.d(149)} {vin:rsc:mgc_in_wire.d(148)} {vin:rsc:mgc_in_wire.d(147)} {vin:rsc:mgc_in_wire.d(146)} {vin:rsc:mgc_in_wire.d(145)} {vin:rsc:mgc_in_wire.d(144)} {vin:rsc:mgc_in_wire.d(143)} {vin:rsc:mgc_in_wire.d(142)} {vin:rsc:mgc_in_wire.d(141)} {vin:rsc:mgc_in_wire.d(140)} {vin:rsc:mgc_in_wire.d(139)} {vin:rsc:mgc_in_wire.d(138)} {vin:rsc:mgc_in_wire.d(137)} {vin:rsc:mgc_in_wire.d(136)} {vin:rsc:mgc_in_wire.d(135)} {vin:rsc:mgc_in_wire.d(134)} {vin:rsc:mgc_in_wire.d(133)} {vin:rsc:mgc_in_wire.d(132)} {vin:rsc:mgc_in_wire.d(131)} {vin:rsc:mgc_in_wire.d(130)} {vin:rsc:mgc_in_wire.d(129)} {vin:rsc:mgc_in_wire.d(128)} {vin:rsc:mgc_in_wire.d(127)} {vin:rsc:mgc_in_wire.d(126)} {vin:rsc:mgc_in_wire.d(125)} {vin:rsc:mgc_in_wire.d(124)} {vin:rsc:mgc_in_wire.d(123)} {vin:rsc:mgc_in_wire.d(122)} {vin:rsc:mgc_in_wire.d(121)} {vin:rsc:mgc_in_wire.d(120)} {vin:rsc:mgc_in_wire.d(119)} {vin:rsc:mgc_in_wire.d(118)} {vin:rsc:mgc_in_wire.d(117)} {vin:rsc:mgc_in_wire.d(116)} {vin:rsc:mgc_in_wire.d(115)} {vin:rsc:mgc_in_wire.d(114)} {vin:rsc:mgc_in_wire.d(113)} {vin:rsc:mgc_in_wire.d(112)} {vin:rsc:mgc_in_wire.d(111)} {vin:rsc:mgc_in_wire.d(110)} {vin:rsc:mgc_in_wire.d(109)} {vin:rsc:mgc_in_wire.d(108)} {vin:rsc:mgc_in_wire.d(107)} {vin:rsc:mgc_in_wire.d(106)} {vin:rsc:mgc_in_wire.d(105)} {vin:rsc:mgc_in_wire.d(104)} {vin:rsc:mgc_in_wire.d(103)} {vin:rsc:mgc_in_wire.d(102)} {vin:rsc:mgc_in_wire.d(101)} {vin:rsc:mgc_in_wire.d(100)} {vin:rsc:mgc_in_wire.d(99)} {vin:rsc:mgc_in_wire.d(98)} {vin:rsc:mgc_in_wire.d(97)} {vin:rsc:mgc_in_wire.d(96)} {vin:rsc:mgc_in_wire.d(95)} {vin:rsc:mgc_in_wire.d(94)} {vin:rsc:mgc_in_wire.d(93)} {vin:rsc:mgc_in_wire.d(92)} {vin:rsc:mgc_in_wire.d(91)} {vin:rsc:mgc_in_wire.d(90)} {vin:rsc:mgc_in_wire.d(89)} {vin:rsc:mgc_in_wire.d(88)} {vin:rsc:mgc_in_wire.d(87)} {vin:rsc:mgc_in_wire.d(86)} {vin:rsc:mgc_in_wire.d(85)} {vin:rsc:mgc_in_wire.d(84)} {vin:rsc:mgc_in_wire.d(83)} {vin:rsc:mgc_in_wire.d(82)} {vin:rsc:mgc_in_wire.d(81)} {vin:rsc:mgc_in_wire.d(80)} {vin:rsc:mgc_in_wire.d(79)} {vin:rsc:mgc_in_wire.d(78)} {vin:rsc:mgc_in_wire.d(77)} {vin:rsc:mgc_in_wire.d(76)} {vin:rsc:mgc_in_wire.d(75)} {vin:rsc:mgc_in_wire.d(74)} {vin:rsc:mgc_in_wire.d(73)} {vin:rsc:mgc_in_wire.d(72)} {vin:rsc:mgc_in_wire.d(71)} {vin:rsc:mgc_in_wire.d(70)} {vin:rsc:mgc_in_wire.d(69)} {vin:rsc:mgc_in_wire.d(68)} {vin:rsc:mgc_in_wire.d(67)} {vin:rsc:mgc_in_wire.d(66)} {vin:rsc:mgc_in_wire.d(65)} {vin:rsc:mgc_in_wire.d(64)} {vin:rsc:mgc_in_wire.d(63)} {vin:rsc:mgc_in_wire.d(62)} {vin:rsc:mgc_in_wire.d(61)} {vin:rsc:mgc_in_wire.d(60)} {vin:rsc:mgc_in_wire.d(59)} {vin:rsc:mgc_in_wire.d(58)} {vin:rsc:mgc_in_wire.d(57)} {vin:rsc:mgc_in_wire.d(56)} {vin:rsc:mgc_in_wire.d(55)} {vin:rsc:mgc_in_wire.d(54)} {vin:rsc:mgc_in_wire.d(53)} {vin:rsc:mgc_in_wire.d(52)} {vin:rsc:mgc_in_wire.d(51)} {vin:rsc:mgc_in_wire.d(50)} {vin:rsc:mgc_in_wire.d(49)} {vin:rsc:mgc_in_wire.d(48)} {vin:rsc:mgc_in_wire.d(47)} {vin:rsc:mgc_in_wire.d(46)} {vin:rsc:mgc_in_wire.d(45)} {vin:rsc:mgc_in_wire.d(44)} {vin:rsc:mgc_in_wire.d(43)} {vin:rsc:mgc_in_wire.d(42)} {vin:rsc:mgc_in_wire.d(41)} {vin:rsc:mgc_in_wire.d(40)} {vin:rsc:mgc_in_wire.d(39)} {vin:rsc:mgc_in_wire.d(38)} {vin:rsc:mgc_in_wire.d(37)} {vin:rsc:mgc_in_wire.d(36)} {vin:rsc:mgc_in_wire.d(35)} {vin:rsc:mgc_in_wire.d(34)} {vin:rsc:mgc_in_wire.d(33)} {vin:rsc:mgc_in_wire.d(32)} {vin:rsc:mgc_in_wire.d(31)} {vin:rsc:mgc_in_wire.d(30)} {vin:rsc:mgc_in_wire.d(29)} {vin:rsc:mgc_in_wire.d(28)} {vin:rsc:mgc_in_wire.d(27)} {vin:rsc:mgc_in_wire.d(26)} {vin:rsc:mgc_in_wire.d(25)} {vin:rsc:mgc_in_wire.d(24)} {vin:rsc:mgc_in_wire.d(23)} {vin:rsc:mgc_in_wire.d(22)} {vin:rsc:mgc_in_wire.d(21)} {vin:rsc:mgc_in_wire.d(20)} {vin:rsc:mgc_in_wire.d(19)} {vin:rsc:mgc_in_wire.d(18)} {vin:rsc:mgc_in_wire.d(17)} {vin:rsc:mgc_in_wire.d(16)} {vin:rsc:mgc_in_wire.d(15)} {vin:rsc:mgc_in_wire.d(14)} {vin:rsc:mgc_in_wire.d(13)} {vin:rsc:mgc_in_wire.d(12)} {vin:rsc:mgc_in_wire.d(11)} {vin:rsc:mgc_in_wire.d(10)} {vin:rsc:mgc_in_wire.d(9)} {vin:rsc:mgc_in_wire.d(8)} {vin:rsc:mgc_in_wire.d(7)} {vin:rsc:mgc_in_wire.d(6)} {vin:rsc:mgc_in_wire.d(5)} {vin:rsc:mgc_in_wire.d(4)} {vin:rsc:mgc_in_wire.d(3)} {vin:rsc:mgc_in_wire.d(2)} {vin:rsc:mgc_in_wire.d(1)} {vin:rsc:mgc_in_wire.d(0)} -attr xrf 1957 -attr oid 4 -attr vt d -attr @path {/mean_vga/mean_vga:core/vin:rsc:mgc_in_wire.d}
load portBus {vout:rsc:mgc_out_stdreg.d(29:0)} output 30 {vout:rsc:mgc_out_stdreg.d(29)} {vout:rsc:mgc_out_stdreg.d(28)} {vout:rsc:mgc_out_stdreg.d(27)} {vout:rsc:mgc_out_stdreg.d(26)} {vout:rsc:mgc_out_stdreg.d(25)} {vout:rsc:mgc_out_stdreg.d(24)} {vout:rsc:mgc_out_stdreg.d(23)} {vout:rsc:mgc_out_stdreg.d(22)} {vout:rsc:mgc_out_stdreg.d(21)} {vout:rsc:mgc_out_stdreg.d(20)} {vout:rsc:mgc_out_stdreg.d(19)} {vout:rsc:mgc_out_stdreg.d(18)} {vout:rsc:mgc_out_stdreg.d(17)} {vout:rsc:mgc_out_stdreg.d(16)} {vout:rsc:mgc_out_stdreg.d(15)} {vout:rsc:mgc_out_stdreg.d(14)} {vout:rsc:mgc_out_stdreg.d(13)} {vout:rsc:mgc_out_stdreg.d(12)} {vout:rsc:mgc_out_stdreg.d(11)} {vout:rsc:mgc_out_stdreg.d(10)} {vout:rsc:mgc_out_stdreg.d(9)} {vout:rsc:mgc_out_stdreg.d(8)} {vout:rsc:mgc_out_stdreg.d(7)} {vout:rsc:mgc_out_stdreg.d(6)} {vout:rsc:mgc_out_stdreg.d(5)} {vout:rsc:mgc_out_stdreg.d(4)} {vout:rsc:mgc_out_stdreg.d(3)} {vout:rsc:mgc_out_stdreg.d(2)} {vout:rsc:mgc_out_stdreg.d(1)} {vout:rsc:mgc_out_stdreg.d(0)} -attr xrf 1958 -attr oid 5 -attr vt d -attr @path {/mean_vga/mean_vga:core/vout:rsc:mgc_out_stdreg.d}
load symbol "reg(150,1,1,-1,0)" "INTERFACE" GEN boxcolor 1 \
     portBus {D(149:0)} input 150 {D(149)} {D(148)} {D(147)} {D(146)} {D(145)} {D(144)} {D(143)} {D(142)} {D(141)} {D(140)} {D(139)} {D(138)} {D(137)} {D(136)} {D(135)} {D(134)} {D(133)} {D(132)} {D(131)} {D(130)} {D(129)} {D(128)} {D(127)} {D(126)} {D(125)} {D(124)} {D(123)} {D(122)} {D(121)} {D(120)} {D(119)} {D(118)} {D(117)} {D(116)} {D(115)} {D(114)} {D(113)} {D(112)} {D(111)} {D(110)} {D(109)} {D(108)} {D(107)} {D(106)} {D(105)} {D(104)} {D(103)} {D(102)} {D(101)} {D(100)} {D(99)} {D(98)} {D(97)} {D(96)} {D(95)} {D(94)} {D(93)} {D(92)} {D(91)} {D(90)} {D(89)} {D(88)} {D(87)} {D(86)} {D(85)} {D(84)} {D(83)} {D(82)} {D(81)} {D(80)} {D(79)} {D(78)} {D(77)} {D(76)} {D(75)} {D(74)} {D(73)} {D(72)} {D(71)} {D(70)} {D(69)} {D(68)} {D(67)} {D(66)} {D(65)} {D(64)} {D(63)} {D(62)} {D(61)} {D(60)} {D(59)} {D(58)} {D(57)} {D(56)} {D(55)} {D(54)} {D(53)} {D(52)} {D(51)} {D(50)} {D(49)} {D(48)} {D(47)} {D(46)} {D(45)} {D(44)} {D(43)} {D(42)} {D(41)} {D(40)} {D(39)} {D(38)} {D(37)} {D(36)} {D(35)} {D(34)} {D(33)} {D(32)} {D(31)} {D(30)} {D(29)} {D(28)} {D(27)} {D(26)} {D(25)} {D(24)} {D(23)} {D(22)} {D(21)} {D(20)} {D(19)} {D(18)} {D(17)} {D(16)} {D(15)} {D(14)} {D(13)} {D(12)} {D(11)} {D(10)} {D(9)} {D(8)} {D(7)} {D(6)} {D(5)} {D(4)} {D(3)} {D(2)} {D(1)} {D(0)} \
     portBus {DRa(149:0)} input 150 {DRa(149)} {DRa(148)} {DRa(147)} {DRa(146)} {DRa(145)} {DRa(144)} {DRa(143)} {DRa(142)} {DRa(141)} {DRa(140)} {DRa(139)} {DRa(138)} {DRa(137)} {DRa(136)} {DRa(135)} {DRa(134)} {DRa(133)} {DRa(132)} {DRa(131)} {DRa(130)} {DRa(129)} {DRa(128)} {DRa(127)} {DRa(126)} {DRa(125)} {DRa(124)} {DRa(123)} {DRa(122)} {DRa(121)} {DRa(120)} {DRa(119)} {DRa(118)} {DRa(117)} {DRa(116)} {DRa(115)} {DRa(114)} {DRa(113)} {DRa(112)} {DRa(111)} {DRa(110)} {DRa(109)} {DRa(108)} {DRa(107)} {DRa(106)} {DRa(105)} {DRa(104)} {DRa(103)} {DRa(102)} {DRa(101)} {DRa(100)} {DRa(99)} {DRa(98)} {DRa(97)} {DRa(96)} {DRa(95)} {DRa(94)} {DRa(93)} {DRa(92)} {DRa(91)} {DRa(90)} {DRa(89)} {DRa(88)} {DRa(87)} {DRa(86)} {DRa(85)} {DRa(84)} {DRa(83)} {DRa(82)} {DRa(81)} {DRa(80)} {DRa(79)} {DRa(78)} {DRa(77)} {DRa(76)} {DRa(75)} {DRa(74)} {DRa(73)} {DRa(72)} {DRa(71)} {DRa(70)} {DRa(69)} {DRa(68)} {DRa(67)} {DRa(66)} {DRa(65)} {DRa(64)} {DRa(63)} {DRa(62)} {DRa(61)} {DRa(60)} {DRa(59)} {DRa(58)} {DRa(57)} {DRa(56)} {DRa(55)} {DRa(54)} {DRa(53)} {DRa(52)} {DRa(51)} {DRa(50)} {DRa(49)} {DRa(48)} {DRa(47)} {DRa(46)} {DRa(45)} {DRa(44)} {DRa(43)} {DRa(42)} {DRa(41)} {DRa(40)} {DRa(39)} {DRa(38)} {DRa(37)} {DRa(36)} {DRa(35)} {DRa(34)} {DRa(33)} {DRa(32)} {DRa(31)} {DRa(30)} {DRa(29)} {DRa(28)} {DRa(27)} {DRa(26)} {DRa(25)} {DRa(24)} {DRa(23)} {DRa(22)} {DRa(21)} {DRa(20)} {DRa(19)} {DRa(18)} {DRa(17)} {DRa(16)} {DRa(15)} {DRa(14)} {DRa(13)} {DRa(12)} {DRa(11)} {DRa(10)} {DRa(9)} {DRa(8)} {DRa(7)} {DRa(6)} {DRa(5)} {DRa(4)} {DRa(3)} {DRa(2)} {DRa(1)} {DRa(0)} \
     port {clk} input.clk \
     portBus {en(0:0)} input 1 {en(0)} \
     portBus {Ra(0:0)} input 1 {Ra(0)} \
     portBus {Z(149:0)} output 150 {Z(149)} {Z(148)} {Z(147)} {Z(146)} {Z(145)} {Z(144)} {Z(143)} {Z(142)} {Z(141)} {Z(140)} {Z(139)} {Z(138)} {Z(137)} {Z(136)} {Z(135)} {Z(134)} {Z(133)} {Z(132)} {Z(131)} {Z(130)} {Z(129)} {Z(128)} {Z(127)} {Z(126)} {Z(125)} {Z(124)} {Z(123)} {Z(122)} {Z(121)} {Z(120)} {Z(119)} {Z(118)} {Z(117)} {Z(116)} {Z(115)} {Z(114)} {Z(113)} {Z(112)} {Z(111)} {Z(110)} {Z(109)} {Z(108)} {Z(107)} {Z(106)} {Z(105)} {Z(104)} {Z(103)} {Z(102)} {Z(101)} {Z(100)} {Z(99)} {Z(98)} {Z(97)} {Z(96)} {Z(95)} {Z(94)} {Z(93)} {Z(92)} {Z(91)} {Z(90)} {Z(89)} {Z(88)} {Z(87)} {Z(86)} {Z(85)} {Z(84)} {Z(83)} {Z(82)} {Z(81)} {Z(80)} {Z(79)} {Z(78)} {Z(77)} {Z(76)} {Z(75)} {Z(74)} {Z(73)} {Z(72)} {Z(71)} {Z(70)} {Z(69)} {Z(68)} {Z(67)} {Z(66)} {Z(65)} {Z(64)} {Z(63)} {Z(62)} {Z(61)} {Z(60)} {Z(59)} {Z(58)} {Z(57)} {Z(56)} {Z(55)} {Z(54)} {Z(53)} {Z(52)} {Z(51)} {Z(50)} {Z(49)} {Z(48)} {Z(47)} {Z(46)} {Z(45)} {Z(44)} {Z(43)} {Z(42)} {Z(41)} {Z(40)} {Z(39)} {Z(38)} {Z(37)} {Z(36)} {Z(35)} {Z(34)} {Z(33)} {Z(32)} {Z(31)} {Z(30)} {Z(29)} {Z(28)} {Z(27)} {Z(26)} {Z(25)} {Z(24)} {Z(23)} {Z(22)} {Z(21)} {Z(20)} {Z(19)} {Z(18)} {Z(17)} {Z(16)} {Z(15)} {Z(14)} {Z(13)} {Z(12)} {Z(11)} {Z(10)} {Z(9)} {Z(8)} {Z(7)} {Z(6)} {Z(5)} {Z(4)} {Z(3)} {Z(2)} {Z(1)} {Z(0)} \

load symbol "reg(10,1,1,-1,0)" "INTERFACE" GEN boxcolor 1 \
     portBus {D(9:0)} input 10 {D(9)} {D(8)} {D(7)} {D(6)} {D(5)} {D(4)} {D(3)} {D(2)} {D(1)} {D(0)} \
     portBus {DRa(9:0)} input 10 {DRa(9)} {DRa(8)} {DRa(7)} {DRa(6)} {DRa(5)} {DRa(4)} {DRa(3)} {DRa(2)} {DRa(1)} {DRa(0)} \
     port {clk} input.clk \
     portBus {en(0:0)} input 1 {en(0)} \
     portBus {Ra(0:0)} input 1 {Ra(0)} \
     portBus {Z(9:0)} output 10 {Z(9)} {Z(8)} {Z(7)} {Z(6)} {Z(5)} {Z(4)} {Z(3)} {Z(2)} {Z(1)} {Z(0)} \

load symbol "add(10,0,10,0,11)" "INTERFACE" RTL(+) boxcolor 0 \
     portBus {A(9:0)} input 10 {A(9)} {A(8)} {A(7)} {A(6)} {A(5)} {A(4)} {A(3)} {A(2)} {A(1)} {A(0)} \
     portBus {B(9:0)} input 10 {B(9)} {B(8)} {B(7)} {B(6)} {B(5)} {B(4)} {B(3)} {B(2)} {B(1)} {B(0)} \
     portBus {Z(10:0)} output 11 {Z(10)} {Z(9)} {Z(8)} {Z(7)} {Z(6)} {Z(5)} {Z(4)} {Z(3)} {Z(2)} {Z(1)} {Z(0)} \

load symbol "add(11,0,11,0,12)" "INTERFACE" RTL(+) boxcolor 0 \
     portBus {A(10:0)} input 11 {A(10)} {A(9)} {A(8)} {A(7)} {A(6)} {A(5)} {A(4)} {A(3)} {A(2)} {A(1)} {A(0)} \
     portBus {B(10:0)} input 11 {B(10)} {B(9)} {B(8)} {B(7)} {B(6)} {B(5)} {B(4)} {B(3)} {B(2)} {B(1)} {B(0)} \
     portBus {Z(11:0)} output 12 {Z(11)} {Z(10)} {Z(9)} {Z(8)} {Z(7)} {Z(6)} {Z(5)} {Z(4)} {Z(3)} {Z(2)} {Z(1)} {Z(0)} \

load symbol "add(12,0,12,0,13)" "INTERFACE" RTL(+) boxcolor 0 \
     portBus {A(11:0)} input 12 {A(11)} {A(10)} {A(9)} {A(8)} {A(7)} {A(6)} {A(5)} {A(4)} {A(3)} {A(2)} {A(1)} {A(0)} \
     portBus {B(11:0)} input 12 {B(11)} {B(10)} {B(9)} {B(8)} {B(7)} {B(6)} {B(5)} {B(4)} {B(3)} {B(2)} {B(1)} {B(0)} \
     portBus {Z(12:0)} output 13 {Z(12)} {Z(11)} {Z(10)} {Z(9)} {Z(8)} {Z(7)} {Z(6)} {Z(5)} {Z(4)} {Z(3)} {Z(2)} {Z(1)} {Z(0)} \

load symbol "add(13,0,13,0,14)" "INTERFACE" RTL(+) boxcolor 0 \
     portBus {A(12:0)} input 13 {A(12)} {A(11)} {A(10)} {A(9)} {A(8)} {A(7)} {A(6)} {A(5)} {A(4)} {A(3)} {A(2)} {A(1)} {A(0)} \
     portBus {B(12:0)} input 13 {B(12)} {B(11)} {B(10)} {B(9)} {B(8)} {B(7)} {B(6)} {B(5)} {B(4)} {B(3)} {B(2)} {B(1)} {B(0)} \
     portBus {Z(13:0)} output 14 {Z(13)} {Z(12)} {Z(11)} {Z(10)} {Z(9)} {Z(8)} {Z(7)} {Z(6)} {Z(5)} {Z(4)} {Z(3)} {Z(2)} {Z(1)} {Z(0)} \

load symbol "add(11,0,10,0,12)" "INTERFACE" RTL(+) boxcolor 0 \
     portBus {A(10:0)} input 11 {A(10)} {A(9)} {A(8)} {A(7)} {A(6)} {A(5)} {A(4)} {A(3)} {A(2)} {A(1)} {A(0)} \
     portBus {B(9:0)} input 10 {B(9)} {B(8)} {B(7)} {B(6)} {B(5)} {B(4)} {B(3)} {B(2)} {B(1)} {B(0)} \
     portBus {Z(11:0)} output 12 {Z(11)} {Z(10)} {Z(9)} {Z(8)} {Z(7)} {Z(6)} {Z(5)} {Z(4)} {Z(3)} {Z(2)} {Z(1)} {Z(0)} \

load symbol "add(12,0,11,0,13)" "INTERFACE" RTL(+) boxcolor 0 \
     portBus {A(11:0)} input 12 {A(11)} {A(10)} {A(9)} {A(8)} {A(7)} {A(6)} {A(5)} {A(4)} {A(3)} {A(2)} {A(1)} {A(0)} \
     portBus {B(10:0)} input 11 {B(10)} {B(9)} {B(8)} {B(7)} {B(6)} {B(5)} {B(4)} {B(3)} {B(2)} {B(1)} {B(0)} \
     portBus {Z(12:0)} output 13 {Z(12)} {Z(11)} {Z(10)} {Z(9)} {Z(8)} {Z(7)} {Z(6)} {Z(5)} {Z(4)} {Z(3)} {Z(2)} {Z(1)} {Z(0)} \

load symbol "add(13,0,12,0,14)" "INTERFACE" RTL(+) boxcolor 0 \
     portBus {A(12:0)} input 13 {A(12)} {A(11)} {A(10)} {A(9)} {A(8)} {A(7)} {A(6)} {A(5)} {A(4)} {A(3)} {A(2)} {A(1)} {A(0)} \
     portBus {B(11:0)} input 12 {B(11)} {B(10)} {B(9)} {B(8)} {B(7)} {B(6)} {B(5)} {B(4)} {B(3)} {B(2)} {B(1)} {B(0)} \
     portBus {Z(13:0)} output 14 {Z(13)} {Z(12)} {Z(11)} {Z(10)} {Z(9)} {Z(8)} {Z(7)} {Z(6)} {Z(5)} {Z(4)} {Z(3)} {Z(2)} {Z(1)} {Z(0)} \

load symbol "add(14,0,14,0,15)" "INTERFACE" RTL(+) boxcolor 0 \
     portBus {A(13:0)} input 14 {A(13)} {A(12)} {A(11)} {A(10)} {A(9)} {A(8)} {A(7)} {A(6)} {A(5)} {A(4)} {A(3)} {A(2)} {A(1)} {A(0)} \
     portBus {B(13:0)} input 14 {B(13)} {B(12)} {B(11)} {B(10)} {B(9)} {B(8)} {B(7)} {B(6)} {B(5)} {B(4)} {B(3)} {B(2)} {B(1)} {B(0)} \
     portBus {Z(14:0)} output 15 {Z(14)} {Z(13)} {Z(12)} {Z(11)} {Z(10)} {Z(9)} {Z(8)} {Z(7)} {Z(6)} {Z(5)} {Z(4)} {Z(3)} {Z(2)} {Z(1)} {Z(0)} \

load symbol "not(1)" "INTERFACE" INV boxcolor 0 \
     portBus {A(0:0)} input 1 {A(0)} \
     portBus {Z(0:0)} output 1 {Z(0)} \

load symbol "add(4,0,4,0,5)" "INTERFACE" RTL(+) boxcolor 0 \
     portBus {A(3:0)} input 4 {A(3)} {A(2)} {A(1)} {A(0)} \
     portBus {B(3:0)} input 4 {B(3)} {B(2)} {B(1)} {B(0)} \
     portBus {Z(4:0)} output 5 {Z(4)} {Z(3)} {Z(2)} {Z(1)} {Z(0)} \

load symbol "add(5,0,5,0,6)" "INTERFACE" RTL(+) boxcolor 0 \
     portBus {A(4:0)} input 5 {A(4)} {A(3)} {A(2)} {A(1)} {A(0)} \
     portBus {B(4:0)} input 5 {B(4)} {B(3)} {B(2)} {B(1)} {B(0)} \
     portBus {Z(5:0)} output 6 {Z(5)} {Z(4)} {Z(3)} {Z(2)} {Z(1)} {Z(0)} \

load symbol "add(5,0,6,-1,6)" "INTERFACE" RTL(+) boxcolor 0 \
     portBus {A(4:0)} input 5 {A(4)} {A(3)} {A(2)} {A(1)} {A(0)} \
     portBus {B(5:0)} input 6 {B(5)} {B(4)} {B(3)} {B(2)} {B(1)} {B(0)} \
     portBus {Z(5:0)} output 6 {Z(5)} {Z(4)} {Z(3)} {Z(2)} {Z(1)} {Z(0)} \

load symbol "add(5,-1,4,0,5)" "INTERFACE" RTL(+) boxcolor 0 \
     portBus {A(4:0)} input 5 {A(4)} {A(3)} {A(2)} {A(1)} {A(0)} \
     portBus {B(3:0)} input 4 {B(3)} {B(2)} {B(1)} {B(0)} \
     portBus {Z(4:0)} output 5 {Z(4)} {Z(3)} {Z(2)} {Z(1)} {Z(0)} \

load symbol "not(3)" "INTERFACE" INV boxcolor 0 \
     portBus {A(2:0)} input 3 {A(2)} {A(1)} {A(0)} \
     portBus {Z(2:0)} output 3 {Z(2)} {Z(1)} {Z(0)} \

load symbol "add(3,0,3,0,4)" "INTERFACE" RTL(+) boxcolor 0 \
     portBus {A(2:0)} input 3 {A(2)} {A(1)} {A(0)} \
     portBus {B(2:0)} input 3 {B(2)} {B(1)} {B(0)} \
     portBus {Z(3:0)} output 4 {Z(3)} {Z(2)} {Z(1)} {Z(0)} \

load symbol "add(5,1,5,0,7)" "INTERFACE" RTL(+) boxcolor 0 \
     portBus {A(4:0)} input 5 {A(4)} {A(3)} {A(2)} {A(1)} {A(0)} \
     portBus {B(4:0)} input 5 {B(4)} {B(3)} {B(2)} {B(1)} {B(0)} \
     portBus {Z(6:0)} output 7 {Z(6)} {Z(5)} {Z(4)} {Z(3)} {Z(2)} {Z(1)} {Z(0)} \

load symbol "add(6,1,7,-1,7)" "INTERFACE" RTL(+) boxcolor 0 \
     portBus {A(5:0)} input 6 {A(5)} {A(4)} {A(3)} {A(2)} {A(1)} {A(0)} \
     portBus {B(6:0)} input 7 {B(6)} {B(5)} {B(4)} {B(3)} {B(2)} {B(1)} {B(0)} \
     portBus {Z(6:0)} output 7 {Z(6)} {Z(5)} {Z(4)} {Z(3)} {Z(2)} {Z(1)} {Z(0)} \

load symbol "not(2)" "INTERFACE" INV boxcolor 0 \
     portBus {A(1:0)} input 2 {A(1)} {A(0)} \
     portBus {Z(1:0)} output 2 {Z(1)} {Z(0)} \

load symbol "add(4,-1,2,1,4)" "INTERFACE" RTL(+) boxcolor 0 \
     portBus {A(3:0)} input 4 {A(3)} {A(2)} {A(1)} {A(0)} \
     portBus {B(1:0)} input 2 {B(1)} {B(0)} \
     portBus {Z(3:0)} output 4 {Z(3)} {Z(2)} {Z(1)} {Z(0)} \

load symbol "mul(4,0,6,0,10)" "INTERFACE" RTL(*) boxcolor 0 \
     portBus {A(3:0)} input 4 {A(3)} {A(2)} {A(1)} {A(0)} \
     portBus {B(5:0)} input 6 {B(5)} {B(4)} {B(3)} {B(2)} {B(1)} {B(0)} \
     portBus {Z(9:0)} output 10 {Z(9)} {Z(8)} {Z(7)} {Z(6)} {Z(5)} {Z(4)} {Z(3)} {Z(2)} {Z(1)} {Z(0)} \

load symbol "add(1,0,1,0,2)" "INTERFACE" RTL(+) boxcolor 0 \
     portBus {A(0:0)} input 1 {A(0)} \
     portBus {B(0:0)} input 1 {B(0)} \
     portBus {Z(1:0)} output 2 {Z(1)} {Z(0)} \

load symbol "add(2,0,2,1,3)" "INTERFACE" RTL(+) boxcolor 0 \
     portBus {A(1:0)} input 2 {A(1)} {A(0)} \
     portBus {B(1:0)} input 2 {B(1)} {B(0)} \
     portBus {Z(2:0)} output 3 {Z(2)} {Z(1)} {Z(0)} \

load symbol "add(5,0,3,1,7)" "INTERFACE" RTL(+) boxcolor 0 \
     portBus {A(4:0)} input 5 {A(4)} {A(3)} {A(2)} {A(1)} {A(0)} \
     portBus {B(2:0)} input 3 {B(2)} {B(1)} {B(0)} \
     portBus {Z(6:0)} output 7 {Z(6)} {Z(5)} {Z(4)} {Z(3)} {Z(2)} {Z(1)} {Z(0)} \

load symbol "add(4,1,3,0,5)" "INTERFACE" RTL(+) boxcolor 0 \
     portBus {A(3:0)} input 4 {A(3)} {A(2)} {A(1)} {A(0)} \
     portBus {B(2:0)} input 3 {B(2)} {B(1)} {B(0)} \
     portBus {Z(4:0)} output 5 {Z(4)} {Z(3)} {Z(2)} {Z(1)} {Z(0)} \

load symbol "add(6,-1,5,1,6)" "INTERFACE" RTL(+) boxcolor 0 \
     portBus {A(5:0)} input 6 {A(5)} {A(4)} {A(3)} {A(2)} {A(1)} {A(0)} \
     portBus {B(4:0)} input 5 {B(4)} {B(3)} {B(2)} {B(1)} {B(0)} \
     portBus {Z(5:0)} output 6 {Z(5)} {Z(4)} {Z(3)} {Z(2)} {Z(1)} {Z(0)} \

load symbol "add(1,1,1,0,2)" "INTERFACE" RTL(+) boxcolor 0 \
     portBus {A(0:0)} input 1 {A(0)} \
     portBus {B(0:0)} input 1 {B(0)} \
     portBus {Z(1:0)} output 2 {Z(1)} {Z(0)} \

load symbol "add(3,0,2,1,5)" "INTERFACE" RTL(+) boxcolor 0 \
     portBus {A(2:0)} input 3 {A(2)} {A(1)} {A(0)} \
     portBus {B(1:0)} input 2 {B(1)} {B(0)} \
     portBus {Z(4:0)} output 5 {Z(4)} {Z(3)} {Z(2)} {Z(1)} {Z(0)} \

load symbol "add(7,-1,5,1,7)" "INTERFACE" RTL(+) boxcolor 0 \
     portBus {A(6:0)} input 7 {A(6)} {A(5)} {A(4)} {A(3)} {A(2)} {A(1)} {A(0)} \
     portBus {B(4:0)} input 5 {B(4)} {B(3)} {B(2)} {B(1)} {B(0)} \
     portBus {Z(6:0)} output 7 {Z(6)} {Z(5)} {Z(4)} {Z(3)} {Z(2)} {Z(1)} {Z(0)} \

load symbol "add(10,0,7,1,11)" "INTERFACE" RTL(+) boxcolor 0 \
     portBus {A(9:0)} input 10 {A(9)} {A(8)} {A(7)} {A(6)} {A(5)} {A(4)} {A(3)} {A(2)} {A(1)} {A(0)} \
     portBus {B(6:0)} input 7 {B(6)} {B(5)} {B(4)} {B(3)} {B(2)} {B(1)} {B(0)} \
     portBus {Z(10:0)} output 11 {Z(10)} {Z(9)} {Z(8)} {Z(7)} {Z(6)} {Z(5)} {Z(4)} {Z(3)} {Z(2)} {Z(1)} {Z(0)} \

load symbol "add(11,-1,10,0,11)" "INTERFACE" RTL(+) boxcolor 0 \
     portBus {A(10:0)} input 11 {A(10)} {A(9)} {A(8)} {A(7)} {A(6)} {A(5)} {A(4)} {A(3)} {A(2)} {A(1)} {A(0)} \
     portBus {B(9:0)} input 10 {B(9)} {B(8)} {B(7)} {B(6)} {B(5)} {B(4)} {B(3)} {B(2)} {B(1)} {B(0)} \
     portBus {Z(10:0)} output 11 {Z(10)} {Z(9)} {Z(8)} {Z(7)} {Z(6)} {Z(5)} {Z(4)} {Z(3)} {Z(2)} {Z(1)} {Z(0)} \

load symbol "add(10,-1,7,1,10)" "INTERFACE" RTL(+) boxcolor 0 \
     portBus {A(9:0)} input 10 {A(9)} {A(8)} {A(7)} {A(6)} {A(5)} {A(4)} {A(3)} {A(2)} {A(1)} {A(0)} \
     portBus {B(6:0)} input 7 {B(6)} {B(5)} {B(4)} {B(3)} {B(2)} {B(1)} {B(0)} \
     portBus {Z(9:0)} output 10 {Z(9)} {Z(8)} {Z(7)} {Z(6)} {Z(5)} {Z(4)} {Z(3)} {Z(2)} {Z(1)} {Z(0)} \

load symbol "add(10,-1,10,-1,10)" "INTERFACE" RTL(+) boxcolor 0 \
     portBus {A(9:0)} input 10 {A(9)} {A(8)} {A(7)} {A(6)} {A(5)} {A(4)} {A(3)} {A(2)} {A(1)} {A(0)} \
     portBus {B(9:0)} input 10 {B(9)} {B(8)} {B(7)} {B(6)} {B(5)} {B(4)} {B(3)} {B(2)} {B(1)} {B(0)} \
     portBus {Z(9:0)} output 10 {Z(9)} {Z(8)} {Z(7)} {Z(6)} {Z(5)} {Z(4)} {Z(3)} {Z(2)} {Z(1)} {Z(0)} \

load symbol "or(2,10)" "INTERFACE" OR boxcolor 0 \
     portBus {A0(9:0)} input 10 {A0(9)} {A0(8)} {A0(7)} {A0(6)} {A0(5)} {A0(4)} {A0(3)} {A0(2)} {A0(1)} {A0(0)} \
     portBus {A1(9:0)} input 10 {A1(9)} {A1(8)} {A1(7)} {A1(6)} {A1(5)} {A1(4)} {A1(3)} {A1(2)} {A1(1)} {A1(0)} \
     portBus {Z(9:0)} output 10 {Z(9)} {Z(8)} {Z(7)} {Z(6)} {Z(5)} {Z(4)} {Z(3)} {Z(2)} {Z(1)} {Z(0)} \

load symbol "reg(4,1,1,-1,0)" "INTERFACE" GEN boxcolor 1 \
     portBus {D(3:0)} input 4 {D(3)} {D(2)} {D(1)} {D(0)} \
     portBus {DRa(3:0)} input 4 {DRa(3)} {DRa(2)} {DRa(1)} {DRa(0)} \
     port {clk} input.clk \
     portBus {en(0:0)} input 1 {en(0)} \
     portBus {Ra(0:0)} input 1 {Ra(0)} \
     portBus {Z(3:0)} output 4 {Z(3)} {Z(2)} {Z(1)} {Z(0)} \

load symbol "or(2,6)" "INTERFACE" OR boxcolor 0 \
     portBus {A0(5:0)} input 6 {A0(5)} {A0(4)} {A0(3)} {A0(2)} {A0(1)} {A0(0)} \
     portBus {A1(5:0)} input 6 {A1(5)} {A1(4)} {A1(3)} {A1(2)} {A1(1)} {A1(0)} \
     portBus {Z(5:0)} output 6 {Z(5)} {Z(4)} {Z(3)} {Z(2)} {Z(1)} {Z(0)} \

load symbol "reg(6,1,1,-1,0)" "INTERFACE" GEN boxcolor 1 \
     portBus {D(5:0)} input 6 {D(5)} {D(4)} {D(3)} {D(2)} {D(1)} {D(0)} \
     portBus {DRa(5:0)} input 6 {DRa(5)} {DRa(4)} {DRa(3)} {DRa(2)} {DRa(1)} {DRa(0)} \
     port {clk} input.clk \
     portBus {en(0:0)} input 1 {en(0)} \
     portBus {Ra(0:0)} input 1 {Ra(0)} \
     portBus {Z(5:0)} output 6 {Z(5)} {Z(4)} {Z(3)} {Z(2)} {Z(1)} {Z(0)} \

load net {regs.regs:slc(regs.regs(4)).itm(0)} -attr vt d
load net {regs.regs:slc(regs.regs(4)).itm(1)} -attr vt d
load net {regs.regs:slc(regs.regs(4)).itm(2)} -attr vt d
load net {regs.regs:slc(regs.regs(4)).itm(3)} -attr vt d
load net {regs.regs:slc(regs.regs(4)).itm(4)} -attr vt d
load net {regs.regs:slc(regs.regs(4)).itm(5)} -attr vt d
load net {regs.regs:slc(regs.regs(4)).itm(6)} -attr vt d
load net {regs.regs:slc(regs.regs(4)).itm(7)} -attr vt d
load net {regs.regs:slc(regs.regs(4)).itm(8)} -attr vt d
load net {regs.regs:slc(regs.regs(4)).itm(9)} -attr vt d
load netBundle {regs.regs:slc(regs.regs(4)).itm} 10 {regs.regs:slc(regs.regs(4)).itm(0)} {regs.regs:slc(regs.regs(4)).itm(1)} {regs.regs:slc(regs.regs(4)).itm(2)} {regs.regs:slc(regs.regs(4)).itm(3)} {regs.regs:slc(regs.regs(4)).itm(4)} {regs.regs:slc(regs.regs(4)).itm(5)} {regs.regs:slc(regs.regs(4)).itm(6)} {regs.regs:slc(regs.regs(4)).itm(7)} {regs.regs:slc(regs.regs(4)).itm(8)} {regs.regs:slc(regs.regs(4)).itm(9)} -attr xrf 1959 -attr oid 6 -attr vt d -attr @path {/mean_vga/mean_vga:core/regs.regs:slc(regs.regs(4)).itm}
load net {regs.regs:slc(regs.regs(4))#1.itm(0)} -attr vt d
load net {regs.regs:slc(regs.regs(4))#1.itm(1)} -attr vt d
load net {regs.regs:slc(regs.regs(4))#1.itm(2)} -attr vt d
load net {regs.regs:slc(regs.regs(4))#1.itm(3)} -attr vt d
load net {regs.regs:slc(regs.regs(4))#1.itm(4)} -attr vt d
load net {regs.regs:slc(regs.regs(4))#1.itm(5)} -attr vt d
load net {regs.regs:slc(regs.regs(4))#1.itm(6)} -attr vt d
load net {regs.regs:slc(regs.regs(4))#1.itm(7)} -attr vt d
load net {regs.regs:slc(regs.regs(4))#1.itm(8)} -attr vt d
load net {regs.regs:slc(regs.regs(4))#1.itm(9)} -attr vt d
load netBundle {regs.regs:slc(regs.regs(4))#1.itm} 10 {regs.regs:slc(regs.regs(4))#1.itm(0)} {regs.regs:slc(regs.regs(4))#1.itm(1)} {regs.regs:slc(regs.regs(4))#1.itm(2)} {regs.regs:slc(regs.regs(4))#1.itm(3)} {regs.regs:slc(regs.regs(4))#1.itm(4)} {regs.regs:slc(regs.regs(4))#1.itm(5)} {regs.regs:slc(regs.regs(4))#1.itm(6)} {regs.regs:slc(regs.regs(4))#1.itm(7)} {regs.regs:slc(regs.regs(4))#1.itm(8)} {regs.regs:slc(regs.regs(4))#1.itm(9)} -attr xrf 1960 -attr oid 7 -attr vt d -attr @path {/mean_vga/mean_vga:core/regs.regs:slc(regs.regs(4))#1.itm}
load net {regs.regs:slc(regs.regs(4))#2.itm(0)} -attr vt d
load net {regs.regs:slc(regs.regs(4))#2.itm(1)} -attr vt d
load net {regs.regs:slc(regs.regs(4))#2.itm(2)} -attr vt d
load net {regs.regs:slc(regs.regs(4))#2.itm(3)} -attr vt d
load net {regs.regs:slc(regs.regs(4))#2.itm(4)} -attr vt d
load net {regs.regs:slc(regs.regs(4))#2.itm(5)} -attr vt d
load net {regs.regs:slc(regs.regs(4))#2.itm(6)} -attr vt d
load net {regs.regs:slc(regs.regs(4))#2.itm(7)} -attr vt d
load net {regs.regs:slc(regs.regs(4))#2.itm(8)} -attr vt d
load net {regs.regs:slc(regs.regs(4))#2.itm(9)} -attr vt d
load netBundle {regs.regs:slc(regs.regs(4))#2.itm} 10 {regs.regs:slc(regs.regs(4))#2.itm(0)} {regs.regs:slc(regs.regs(4))#2.itm(1)} {regs.regs:slc(regs.regs(4))#2.itm(2)} {regs.regs:slc(regs.regs(4))#2.itm(3)} {regs.regs:slc(regs.regs(4))#2.itm(4)} {regs.regs:slc(regs.regs(4))#2.itm(5)} {regs.regs:slc(regs.regs(4))#2.itm(6)} {regs.regs:slc(regs.regs(4))#2.itm(7)} {regs.regs:slc(regs.regs(4))#2.itm(8)} {regs.regs:slc(regs.regs(4))#2.itm(9)} -attr xrf 1961 -attr oid 8 -attr vt d -attr @path {/mean_vga/mean_vga:core/regs.regs:slc(regs.regs(4))#2.itm}
load net {regs.regs:slc(regs.regs(4))#3.itm(0)} -attr vt d
load net {regs.regs:slc(regs.regs(4))#3.itm(1)} -attr vt d
load net {regs.regs:slc(regs.regs(4))#3.itm(2)} -attr vt d
load net {regs.regs:slc(regs.regs(4))#3.itm(3)} -attr vt d
load net {regs.regs:slc(regs.regs(4))#3.itm(4)} -attr vt d
load net {regs.regs:slc(regs.regs(4))#3.itm(5)} -attr vt d
load net {regs.regs:slc(regs.regs(4))#3.itm(6)} -attr vt d
load net {regs.regs:slc(regs.regs(4))#3.itm(7)} -attr vt d
load net {regs.regs:slc(regs.regs(4))#3.itm(8)} -attr vt d
load net {regs.regs:slc(regs.regs(4))#3.itm(9)} -attr vt d
load netBundle {regs.regs:slc(regs.regs(4))#3.itm} 10 {regs.regs:slc(regs.regs(4))#3.itm(0)} {regs.regs:slc(regs.regs(4))#3.itm(1)} {regs.regs:slc(regs.regs(4))#3.itm(2)} {regs.regs:slc(regs.regs(4))#3.itm(3)} {regs.regs:slc(regs.regs(4))#3.itm(4)} {regs.regs:slc(regs.regs(4))#3.itm(5)} {regs.regs:slc(regs.regs(4))#3.itm(6)} {regs.regs:slc(regs.regs(4))#3.itm(7)} {regs.regs:slc(regs.regs(4))#3.itm(8)} {regs.regs:slc(regs.regs(4))#3.itm(9)} -attr xrf 1962 -attr oid 9 -attr vt d -attr @path {/mean_vga/mean_vga:core/regs.regs:slc(regs.regs(4))#3.itm}
load net {regs.regs:slc(regs.regs(4))#4.itm(0)} -attr vt d
load net {regs.regs:slc(regs.regs(4))#4.itm(1)} -attr vt d
load net {regs.regs:slc(regs.regs(4))#4.itm(2)} -attr vt d
load net {regs.regs:slc(regs.regs(4))#4.itm(3)} -attr vt d
load net {regs.regs:slc(regs.regs(4))#4.itm(4)} -attr vt d
load net {regs.regs:slc(regs.regs(4))#4.itm(5)} -attr vt d
load net {regs.regs:slc(regs.regs(4))#4.itm(6)} -attr vt d
load net {regs.regs:slc(regs.regs(4))#4.itm(7)} -attr vt d
load net {regs.regs:slc(regs.regs(4))#4.itm(8)} -attr vt d
load net {regs.regs:slc(regs.regs(4))#4.itm(9)} -attr vt d
load netBundle {regs.regs:slc(regs.regs(4))#4.itm} 10 {regs.regs:slc(regs.regs(4))#4.itm(0)} {regs.regs:slc(regs.regs(4))#4.itm(1)} {regs.regs:slc(regs.regs(4))#4.itm(2)} {regs.regs:slc(regs.regs(4))#4.itm(3)} {regs.regs:slc(regs.regs(4))#4.itm(4)} {regs.regs:slc(regs.regs(4))#4.itm(5)} {regs.regs:slc(regs.regs(4))#4.itm(6)} {regs.regs:slc(regs.regs(4))#4.itm(7)} {regs.regs:slc(regs.regs(4))#4.itm(8)} {regs.regs:slc(regs.regs(4))#4.itm(9)} -attr xrf 1963 -attr oid 10 -attr vt d -attr @path {/mean_vga/mean_vga:core/regs.regs:slc(regs.regs(4))#4.itm}
load net {regs.regs:slc(regs.regs(4))#5.itm(0)} -attr vt d
load net {regs.regs:slc(regs.regs(4))#5.itm(1)} -attr vt d
load net {regs.regs:slc(regs.regs(4))#5.itm(2)} -attr vt d
load net {regs.regs:slc(regs.regs(4))#5.itm(3)} -attr vt d
load net {regs.regs:slc(regs.regs(4))#5.itm(4)} -attr vt d
load net {regs.regs:slc(regs.regs(4))#5.itm(5)} -attr vt d
load net {regs.regs:slc(regs.regs(4))#5.itm(6)} -attr vt d
load net {regs.regs:slc(regs.regs(4))#5.itm(7)} -attr vt d
load net {regs.regs:slc(regs.regs(4))#5.itm(8)} -attr vt d
load net {regs.regs:slc(regs.regs(4))#5.itm(9)} -attr vt d
load netBundle {regs.regs:slc(regs.regs(4))#5.itm} 10 {regs.regs:slc(regs.regs(4))#5.itm(0)} {regs.regs:slc(regs.regs(4))#5.itm(1)} {regs.regs:slc(regs.regs(4))#5.itm(2)} {regs.regs:slc(regs.regs(4))#5.itm(3)} {regs.regs:slc(regs.regs(4))#5.itm(4)} {regs.regs:slc(regs.regs(4))#5.itm(5)} {regs.regs:slc(regs.regs(4))#5.itm(6)} {regs.regs:slc(regs.regs(4))#5.itm(7)} {regs.regs:slc(regs.regs(4))#5.itm(8)} {regs.regs:slc(regs.regs(4))#5.itm(9)} -attr xrf 1964 -attr oid 11 -attr vt d -attr @path {/mean_vga/mean_vga:core/regs.regs:slc(regs.regs(4))#5.itm}
load net {regs.regs:slc(regs.regs(4))#6.itm(0)} -attr vt d
load net {regs.regs:slc(regs.regs(4))#6.itm(1)} -attr vt d
load net {regs.regs:slc(regs.regs(4))#6.itm(2)} -attr vt d
load net {regs.regs:slc(regs.regs(4))#6.itm(3)} -attr vt d
load net {regs.regs:slc(regs.regs(4))#6.itm(4)} -attr vt d
load net {regs.regs:slc(regs.regs(4))#6.itm(5)} -attr vt d
load net {regs.regs:slc(regs.regs(4))#6.itm(6)} -attr vt d
load net {regs.regs:slc(regs.regs(4))#6.itm(7)} -attr vt d
load net {regs.regs:slc(regs.regs(4))#6.itm(8)} -attr vt d
load net {regs.regs:slc(regs.regs(4))#6.itm(9)} -attr vt d
load netBundle {regs.regs:slc(regs.regs(4))#6.itm} 10 {regs.regs:slc(regs.regs(4))#6.itm(0)} {regs.regs:slc(regs.regs(4))#6.itm(1)} {regs.regs:slc(regs.regs(4))#6.itm(2)} {regs.regs:slc(regs.regs(4))#6.itm(3)} {regs.regs:slc(regs.regs(4))#6.itm(4)} {regs.regs:slc(regs.regs(4))#6.itm(5)} {regs.regs:slc(regs.regs(4))#6.itm(6)} {regs.regs:slc(regs.regs(4))#6.itm(7)} {regs.regs:slc(regs.regs(4))#6.itm(8)} {regs.regs:slc(regs.regs(4))#6.itm(9)} -attr xrf 1965 -attr oid 12 -attr vt d -attr @path {/mean_vga/mean_vga:core/regs.regs:slc(regs.regs(4))#6.itm}
load net {regs.regs:slc(regs.regs(4))#7.itm(0)} -attr vt d
load net {regs.regs:slc(regs.regs(4))#7.itm(1)} -attr vt d
load net {regs.regs:slc(regs.regs(4))#7.itm(2)} -attr vt d
load net {regs.regs:slc(regs.regs(4))#7.itm(3)} -attr vt d
load net {regs.regs:slc(regs.regs(4))#7.itm(4)} -attr vt d
load net {regs.regs:slc(regs.regs(4))#7.itm(5)} -attr vt d
load net {regs.regs:slc(regs.regs(4))#7.itm(6)} -attr vt d
load net {regs.regs:slc(regs.regs(4))#7.itm(7)} -attr vt d
load net {regs.regs:slc(regs.regs(4))#7.itm(8)} -attr vt d
load net {regs.regs:slc(regs.regs(4))#7.itm(9)} -attr vt d
load netBundle {regs.regs:slc(regs.regs(4))#7.itm} 10 {regs.regs:slc(regs.regs(4))#7.itm(0)} {regs.regs:slc(regs.regs(4))#7.itm(1)} {regs.regs:slc(regs.regs(4))#7.itm(2)} {regs.regs:slc(regs.regs(4))#7.itm(3)} {regs.regs:slc(regs.regs(4))#7.itm(4)} {regs.regs:slc(regs.regs(4))#7.itm(5)} {regs.regs:slc(regs.regs(4))#7.itm(6)} {regs.regs:slc(regs.regs(4))#7.itm(7)} {regs.regs:slc(regs.regs(4))#7.itm(8)} {regs.regs:slc(regs.regs(4))#7.itm(9)} -attr xrf 1966 -attr oid 13 -attr vt d -attr @path {/mean_vga/mean_vga:core/regs.regs:slc(regs.regs(4))#7.itm}
load net {regs.regs:slc(regs.regs(4))#8.itm(0)} -attr vt d
load net {regs.regs:slc(regs.regs(4))#8.itm(1)} -attr vt d
load net {regs.regs:slc(regs.regs(4))#8.itm(2)} -attr vt d
load net {regs.regs:slc(regs.regs(4))#8.itm(3)} -attr vt d
load net {regs.regs:slc(regs.regs(4))#8.itm(4)} -attr vt d
load net {regs.regs:slc(regs.regs(4))#8.itm(5)} -attr vt d
load net {regs.regs:slc(regs.regs(4))#8.itm(6)} -attr vt d
load net {regs.regs:slc(regs.regs(4))#8.itm(7)} -attr vt d
load net {regs.regs:slc(regs.regs(4))#8.itm(8)} -attr vt d
load net {regs.regs:slc(regs.regs(4))#8.itm(9)} -attr vt d
load netBundle {regs.regs:slc(regs.regs(4))#8.itm} 10 {regs.regs:slc(regs.regs(4))#8.itm(0)} {regs.regs:slc(regs.regs(4))#8.itm(1)} {regs.regs:slc(regs.regs(4))#8.itm(2)} {regs.regs:slc(regs.regs(4))#8.itm(3)} {regs.regs:slc(regs.regs(4))#8.itm(4)} {regs.regs:slc(regs.regs(4))#8.itm(5)} {regs.regs:slc(regs.regs(4))#8.itm(6)} {regs.regs:slc(regs.regs(4))#8.itm(7)} {regs.regs:slc(regs.regs(4))#8.itm(8)} {regs.regs:slc(regs.regs(4))#8.itm(9)} -attr xrf 1967 -attr oid 14 -attr vt d -attr @path {/mean_vga/mean_vga:core/regs.regs:slc(regs.regs(4))#8.itm}
load net {regs.regs:slc(regs.regs(4))#9.itm(0)} -attr vt d
load net {regs.regs:slc(regs.regs(4))#9.itm(1)} -attr vt d
load net {regs.regs:slc(regs.regs(4))#9.itm(2)} -attr vt d
load net {regs.regs:slc(regs.regs(4))#9.itm(3)} -attr vt d
load net {regs.regs:slc(regs.regs(4))#9.itm(4)} -attr vt d
load net {regs.regs:slc(regs.regs(4))#9.itm(5)} -attr vt d
load net {regs.regs:slc(regs.regs(4))#9.itm(6)} -attr vt d
load net {regs.regs:slc(regs.regs(4))#9.itm(7)} -attr vt d
load net {regs.regs:slc(regs.regs(4))#9.itm(8)} -attr vt d
load net {regs.regs:slc(regs.regs(4))#9.itm(9)} -attr vt d
load netBundle {regs.regs:slc(regs.regs(4))#9.itm} 10 {regs.regs:slc(regs.regs(4))#9.itm(0)} {regs.regs:slc(regs.regs(4))#9.itm(1)} {regs.regs:slc(regs.regs(4))#9.itm(2)} {regs.regs:slc(regs.regs(4))#9.itm(3)} {regs.regs:slc(regs.regs(4))#9.itm(4)} {regs.regs:slc(regs.regs(4))#9.itm(5)} {regs.regs:slc(regs.regs(4))#9.itm(6)} {regs.regs:slc(regs.regs(4))#9.itm(7)} {regs.regs:slc(regs.regs(4))#9.itm(8)} {regs.regs:slc(regs.regs(4))#9.itm(9)} -attr xrf 1968 -attr oid 15 -attr vt d -attr @path {/mean_vga/mean_vga:core/regs.regs:slc(regs.regs(4))#9.itm}
load net {regs.regs:slc(regs.regs(4))#10.itm(0)} -attr vt d
load net {regs.regs:slc(regs.regs(4))#10.itm(1)} -attr vt d
load net {regs.regs:slc(regs.regs(4))#10.itm(2)} -attr vt d
load net {regs.regs:slc(regs.regs(4))#10.itm(3)} -attr vt d
load net {regs.regs:slc(regs.regs(4))#10.itm(4)} -attr vt d
load net {regs.regs:slc(regs.regs(4))#10.itm(5)} -attr vt d
load net {regs.regs:slc(regs.regs(4))#10.itm(6)} -attr vt d
load net {regs.regs:slc(regs.regs(4))#10.itm(7)} -attr vt d
load net {regs.regs:slc(regs.regs(4))#10.itm(8)} -attr vt d
load net {regs.regs:slc(regs.regs(4))#10.itm(9)} -attr vt d
load netBundle {regs.regs:slc(regs.regs(4))#10.itm} 10 {regs.regs:slc(regs.regs(4))#10.itm(0)} {regs.regs:slc(regs.regs(4))#10.itm(1)} {regs.regs:slc(regs.regs(4))#10.itm(2)} {regs.regs:slc(regs.regs(4))#10.itm(3)} {regs.regs:slc(regs.regs(4))#10.itm(4)} {regs.regs:slc(regs.regs(4))#10.itm(5)} {regs.regs:slc(regs.regs(4))#10.itm(6)} {regs.regs:slc(regs.regs(4))#10.itm(7)} {regs.regs:slc(regs.regs(4))#10.itm(8)} {regs.regs:slc(regs.regs(4))#10.itm(9)} -attr xrf 1969 -attr oid 16 -attr vt d -attr @path {/mean_vga/mean_vga:core/regs.regs:slc(regs.regs(4))#10.itm}
load net {regs.regs:slc(regs.regs(4))#11.itm(0)} -attr vt d
load net {regs.regs:slc(regs.regs(4))#11.itm(1)} -attr vt d
load net {regs.regs:slc(regs.regs(4))#11.itm(2)} -attr vt d
load net {regs.regs:slc(regs.regs(4))#11.itm(3)} -attr vt d
load net {regs.regs:slc(regs.regs(4))#11.itm(4)} -attr vt d
load net {regs.regs:slc(regs.regs(4))#11.itm(5)} -attr vt d
load net {regs.regs:slc(regs.regs(4))#11.itm(6)} -attr vt d
load net {regs.regs:slc(regs.regs(4))#11.itm(7)} -attr vt d
load net {regs.regs:slc(regs.regs(4))#11.itm(8)} -attr vt d
load net {regs.regs:slc(regs.regs(4))#11.itm(9)} -attr vt d
load netBundle {regs.regs:slc(regs.regs(4))#11.itm} 10 {regs.regs:slc(regs.regs(4))#11.itm(0)} {regs.regs:slc(regs.regs(4))#11.itm(1)} {regs.regs:slc(regs.regs(4))#11.itm(2)} {regs.regs:slc(regs.regs(4))#11.itm(3)} {regs.regs:slc(regs.regs(4))#11.itm(4)} {regs.regs:slc(regs.regs(4))#11.itm(5)} {regs.regs:slc(regs.regs(4))#11.itm(6)} {regs.regs:slc(regs.regs(4))#11.itm(7)} {regs.regs:slc(regs.regs(4))#11.itm(8)} {regs.regs:slc(regs.regs(4))#11.itm(9)} -attr xrf 1970 -attr oid 17 -attr vt d -attr @path {/mean_vga/mean_vga:core/regs.regs:slc(regs.regs(4))#11.itm}
load net {regs.regs:slc(regs.regs(4))#12.itm(0)} -attr vt d
load net {regs.regs:slc(regs.regs(4))#12.itm(1)} -attr vt d
load net {regs.regs:slc(regs.regs(4))#12.itm(2)} -attr vt d
load net {regs.regs:slc(regs.regs(4))#12.itm(3)} -attr vt d
load net {regs.regs:slc(regs.regs(4))#12.itm(4)} -attr vt d
load net {regs.regs:slc(regs.regs(4))#12.itm(5)} -attr vt d
load net {regs.regs:slc(regs.regs(4))#12.itm(6)} -attr vt d
load net {regs.regs:slc(regs.regs(4))#12.itm(7)} -attr vt d
load net {regs.regs:slc(regs.regs(4))#12.itm(8)} -attr vt d
load net {regs.regs:slc(regs.regs(4))#12.itm(9)} -attr vt d
load netBundle {regs.regs:slc(regs.regs(4))#12.itm} 10 {regs.regs:slc(regs.regs(4))#12.itm(0)} {regs.regs:slc(regs.regs(4))#12.itm(1)} {regs.regs:slc(regs.regs(4))#12.itm(2)} {regs.regs:slc(regs.regs(4))#12.itm(3)} {regs.regs:slc(regs.regs(4))#12.itm(4)} {regs.regs:slc(regs.regs(4))#12.itm(5)} {regs.regs:slc(regs.regs(4))#12.itm(6)} {regs.regs:slc(regs.regs(4))#12.itm(7)} {regs.regs:slc(regs.regs(4))#12.itm(8)} {regs.regs:slc(regs.regs(4))#12.itm(9)} -attr xrf 1971 -attr oid 18 -attr vt d -attr @path {/mean_vga/mean_vga:core/regs.regs:slc(regs.regs(4))#12.itm}
load net {regs.regs:slc(regs.regs(4))#13.itm(0)} -attr vt d
load net {regs.regs:slc(regs.regs(4))#13.itm(1)} -attr vt d
load net {regs.regs:slc(regs.regs(4))#13.itm(2)} -attr vt d
load net {regs.regs:slc(regs.regs(4))#13.itm(3)} -attr vt d
load net {regs.regs:slc(regs.regs(4))#13.itm(4)} -attr vt d
load net {regs.regs:slc(regs.regs(4))#13.itm(5)} -attr vt d
load net {regs.regs:slc(regs.regs(4))#13.itm(6)} -attr vt d
load net {regs.regs:slc(regs.regs(4))#13.itm(7)} -attr vt d
load net {regs.regs:slc(regs.regs(4))#13.itm(8)} -attr vt d
load net {regs.regs:slc(regs.regs(4))#13.itm(9)} -attr vt d
load netBundle {regs.regs:slc(regs.regs(4))#13.itm} 10 {regs.regs:slc(regs.regs(4))#13.itm(0)} {regs.regs:slc(regs.regs(4))#13.itm(1)} {regs.regs:slc(regs.regs(4))#13.itm(2)} {regs.regs:slc(regs.regs(4))#13.itm(3)} {regs.regs:slc(regs.regs(4))#13.itm(4)} {regs.regs:slc(regs.regs(4))#13.itm(5)} {regs.regs:slc(regs.regs(4))#13.itm(6)} {regs.regs:slc(regs.regs(4))#13.itm(7)} {regs.regs:slc(regs.regs(4))#13.itm(8)} {regs.regs:slc(regs.regs(4))#13.itm(9)} -attr xrf 1972 -attr oid 19 -attr vt d -attr @path {/mean_vga/mean_vga:core/regs.regs:slc(regs.regs(4))#13.itm}
load net {regs.regs:slc(regs.regs(4))#14.itm(0)} -attr vt d
load net {regs.regs:slc(regs.regs(4))#14.itm(1)} -attr vt d
load net {regs.regs:slc(regs.regs(4))#14.itm(2)} -attr vt d
load net {regs.regs:slc(regs.regs(4))#14.itm(3)} -attr vt d
load net {regs.regs:slc(regs.regs(4))#14.itm(4)} -attr vt d
load net {regs.regs:slc(regs.regs(4))#14.itm(5)} -attr vt d
load net {regs.regs:slc(regs.regs(4))#14.itm(6)} -attr vt d
load net {regs.regs:slc(regs.regs(4))#14.itm(7)} -attr vt d
load net {regs.regs:slc(regs.regs(4))#14.itm(8)} -attr vt d
load net {regs.regs:slc(regs.regs(4))#14.itm(9)} -attr vt d
load netBundle {regs.regs:slc(regs.regs(4))#14.itm} 10 {regs.regs:slc(regs.regs(4))#14.itm(0)} {regs.regs:slc(regs.regs(4))#14.itm(1)} {regs.regs:slc(regs.regs(4))#14.itm(2)} {regs.regs:slc(regs.regs(4))#14.itm(3)} {regs.regs:slc(regs.regs(4))#14.itm(4)} {regs.regs:slc(regs.regs(4))#14.itm(5)} {regs.regs:slc(regs.regs(4))#14.itm(6)} {regs.regs:slc(regs.regs(4))#14.itm(7)} {regs.regs:slc(regs.regs(4))#14.itm(8)} {regs.regs:slc(regs.regs(4))#14.itm(9)} -attr xrf 1973 -attr oid 20 -attr vt d -attr @path {/mean_vga/mean_vga:core/regs.regs:slc(regs.regs(4))#14.itm}
load net {reg(regs.regs(3).sva#1).cse(0)} -attr vt d
load net {reg(regs.regs(3).sva#1).cse(1)} -attr vt d
load net {reg(regs.regs(3).sva#1).cse(2)} -attr vt d
load net {reg(regs.regs(3).sva#1).cse(3)} -attr vt d
load net {reg(regs.regs(3).sva#1).cse(4)} -attr vt d
load net {reg(regs.regs(3).sva#1).cse(5)} -attr vt d
load net {reg(regs.regs(3).sva#1).cse(6)} -attr vt d
load net {reg(regs.regs(3).sva#1).cse(7)} -attr vt d
load net {reg(regs.regs(3).sva#1).cse(8)} -attr vt d
load net {reg(regs.regs(3).sva#1).cse(9)} -attr vt d
load net {reg(regs.regs(3).sva#1).cse(10)} -attr vt d
load net {reg(regs.regs(3).sva#1).cse(11)} -attr vt d
load net {reg(regs.regs(3).sva#1).cse(12)} -attr vt d
load net {reg(regs.regs(3).sva#1).cse(13)} -attr vt d
load net {reg(regs.regs(3).sva#1).cse(14)} -attr vt d
load net {reg(regs.regs(3).sva#1).cse(15)} -attr vt d
load net {reg(regs.regs(3).sva#1).cse(16)} -attr vt d
load net {reg(regs.regs(3).sva#1).cse(17)} -attr vt d
load net {reg(regs.regs(3).sva#1).cse(18)} -attr vt d
load net {reg(regs.regs(3).sva#1).cse(19)} -attr vt d
load net {reg(regs.regs(3).sva#1).cse(20)} -attr vt d
load net {reg(regs.regs(3).sva#1).cse(21)} -attr vt d
load net {reg(regs.regs(3).sva#1).cse(22)} -attr vt d
load net {reg(regs.regs(3).sva#1).cse(23)} -attr vt d
load net {reg(regs.regs(3).sva#1).cse(24)} -attr vt d
load net {reg(regs.regs(3).sva#1).cse(25)} -attr vt d
load net {reg(regs.regs(3).sva#1).cse(26)} -attr vt d
load net {reg(regs.regs(3).sva#1).cse(27)} -attr vt d
load net {reg(regs.regs(3).sva#1).cse(28)} -attr vt d
load net {reg(regs.regs(3).sva#1).cse(29)} -attr vt d
load net {reg(regs.regs(3).sva#1).cse(30)} -attr vt d
load net {reg(regs.regs(3).sva#1).cse(31)} -attr vt d
load net {reg(regs.regs(3).sva#1).cse(32)} -attr vt d
load net {reg(regs.regs(3).sva#1).cse(33)} -attr vt d
load net {reg(regs.regs(3).sva#1).cse(34)} -attr vt d
load net {reg(regs.regs(3).sva#1).cse(35)} -attr vt d
load net {reg(regs.regs(3).sva#1).cse(36)} -attr vt d
load net {reg(regs.regs(3).sva#1).cse(37)} -attr vt d
load net {reg(regs.regs(3).sva#1).cse(38)} -attr vt d
load net {reg(regs.regs(3).sva#1).cse(39)} -attr vt d
load net {reg(regs.regs(3).sva#1).cse(40)} -attr vt d
load net {reg(regs.regs(3).sva#1).cse(41)} -attr vt d
load net {reg(regs.regs(3).sva#1).cse(42)} -attr vt d
load net {reg(regs.regs(3).sva#1).cse(43)} -attr vt d
load net {reg(regs.regs(3).sva#1).cse(44)} -attr vt d
load net {reg(regs.regs(3).sva#1).cse(45)} -attr vt d
load net {reg(regs.regs(3).sva#1).cse(46)} -attr vt d
load net {reg(regs.regs(3).sva#1).cse(47)} -attr vt d
load net {reg(regs.regs(3).sva#1).cse(48)} -attr vt d
load net {reg(regs.regs(3).sva#1).cse(49)} -attr vt d
load net {reg(regs.regs(3).sva#1).cse(50)} -attr vt d
load net {reg(regs.regs(3).sva#1).cse(51)} -attr vt d
load net {reg(regs.regs(3).sva#1).cse(52)} -attr vt d
load net {reg(regs.regs(3).sva#1).cse(53)} -attr vt d
load net {reg(regs.regs(3).sva#1).cse(54)} -attr vt d
load net {reg(regs.regs(3).sva#1).cse(55)} -attr vt d
load net {reg(regs.regs(3).sva#1).cse(56)} -attr vt d
load net {reg(regs.regs(3).sva#1).cse(57)} -attr vt d
load net {reg(regs.regs(3).sva#1).cse(58)} -attr vt d
load net {reg(regs.regs(3).sva#1).cse(59)} -attr vt d
load net {reg(regs.regs(3).sva#1).cse(60)} -attr vt d
load net {reg(regs.regs(3).sva#1).cse(61)} -attr vt d
load net {reg(regs.regs(3).sva#1).cse(62)} -attr vt d
load net {reg(regs.regs(3).sva#1).cse(63)} -attr vt d
load net {reg(regs.regs(3).sva#1).cse(64)} -attr vt d
load net {reg(regs.regs(3).sva#1).cse(65)} -attr vt d
load net {reg(regs.regs(3).sva#1).cse(66)} -attr vt d
load net {reg(regs.regs(3).sva#1).cse(67)} -attr vt d
load net {reg(regs.regs(3).sva#1).cse(68)} -attr vt d
load net {reg(regs.regs(3).sva#1).cse(69)} -attr vt d
load net {reg(regs.regs(3).sva#1).cse(70)} -attr vt d
load net {reg(regs.regs(3).sva#1).cse(71)} -attr vt d
load net {reg(regs.regs(3).sva#1).cse(72)} -attr vt d
load net {reg(regs.regs(3).sva#1).cse(73)} -attr vt d
load net {reg(regs.regs(3).sva#1).cse(74)} -attr vt d
load net {reg(regs.regs(3).sva#1).cse(75)} -attr vt d
load net {reg(regs.regs(3).sva#1).cse(76)} -attr vt d
load net {reg(regs.regs(3).sva#1).cse(77)} -attr vt d
load net {reg(regs.regs(3).sva#1).cse(78)} -attr vt d
load net {reg(regs.regs(3).sva#1).cse(79)} -attr vt d
load net {reg(regs.regs(3).sva#1).cse(80)} -attr vt d
load net {reg(regs.regs(3).sva#1).cse(81)} -attr vt d
load net {reg(regs.regs(3).sva#1).cse(82)} -attr vt d
load net {reg(regs.regs(3).sva#1).cse(83)} -attr vt d
load net {reg(regs.regs(3).sva#1).cse(84)} -attr vt d
load net {reg(regs.regs(3).sva#1).cse(85)} -attr vt d
load net {reg(regs.regs(3).sva#1).cse(86)} -attr vt d
load net {reg(regs.regs(3).sva#1).cse(87)} -attr vt d
load net {reg(regs.regs(3).sva#1).cse(88)} -attr vt d
load net {reg(regs.regs(3).sva#1).cse(89)} -attr vt d
load net {reg(regs.regs(3).sva#1).cse(90)} -attr vt d
load net {reg(regs.regs(3).sva#1).cse(91)} -attr vt d
load net {reg(regs.regs(3).sva#1).cse(92)} -attr vt d
load net {reg(regs.regs(3).sva#1).cse(93)} -attr vt d
load net {reg(regs.regs(3).sva#1).cse(94)} -attr vt d
load net {reg(regs.regs(3).sva#1).cse(95)} -attr vt d
load net {reg(regs.regs(3).sva#1).cse(96)} -attr vt d
load net {reg(regs.regs(3).sva#1).cse(97)} -attr vt d
load net {reg(regs.regs(3).sva#1).cse(98)} -attr vt d
load net {reg(regs.regs(3).sva#1).cse(99)} -attr vt d
load net {reg(regs.regs(3).sva#1).cse(100)} -attr vt d
load net {reg(regs.regs(3).sva#1).cse(101)} -attr vt d
load net {reg(regs.regs(3).sva#1).cse(102)} -attr vt d
load net {reg(regs.regs(3).sva#1).cse(103)} -attr vt d
load net {reg(regs.regs(3).sva#1).cse(104)} -attr vt d
load net {reg(regs.regs(3).sva#1).cse(105)} -attr vt d
load net {reg(regs.regs(3).sva#1).cse(106)} -attr vt d
load net {reg(regs.regs(3).sva#1).cse(107)} -attr vt d
load net {reg(regs.regs(3).sva#1).cse(108)} -attr vt d
load net {reg(regs.regs(3).sva#1).cse(109)} -attr vt d
load net {reg(regs.regs(3).sva#1).cse(110)} -attr vt d
load net {reg(regs.regs(3).sva#1).cse(111)} -attr vt d
load net {reg(regs.regs(3).sva#1).cse(112)} -attr vt d
load net {reg(regs.regs(3).sva#1).cse(113)} -attr vt d
load net {reg(regs.regs(3).sva#1).cse(114)} -attr vt d
load net {reg(regs.regs(3).sva#1).cse(115)} -attr vt d
load net {reg(regs.regs(3).sva#1).cse(116)} -attr vt d
load net {reg(regs.regs(3).sva#1).cse(117)} -attr vt d
load net {reg(regs.regs(3).sva#1).cse(118)} -attr vt d
load net {reg(regs.regs(3).sva#1).cse(119)} -attr vt d
load net {reg(regs.regs(3).sva#1).cse(120)} -attr vt d
load net {reg(regs.regs(3).sva#1).cse(121)} -attr vt d
load net {reg(regs.regs(3).sva#1).cse(122)} -attr vt d
load net {reg(regs.regs(3).sva#1).cse(123)} -attr vt d
load net {reg(regs.regs(3).sva#1).cse(124)} -attr vt d
load net {reg(regs.regs(3).sva#1).cse(125)} -attr vt d
load net {reg(regs.regs(3).sva#1).cse(126)} -attr vt d
load net {reg(regs.regs(3).sva#1).cse(127)} -attr vt d
load net {reg(regs.regs(3).sva#1).cse(128)} -attr vt d
load net {reg(regs.regs(3).sva#1).cse(129)} -attr vt d
load net {reg(regs.regs(3).sva#1).cse(130)} -attr vt d
load net {reg(regs.regs(3).sva#1).cse(131)} -attr vt d
load net {reg(regs.regs(3).sva#1).cse(132)} -attr vt d
load net {reg(regs.regs(3).sva#1).cse(133)} -attr vt d
load net {reg(regs.regs(3).sva#1).cse(134)} -attr vt d
load net {reg(regs.regs(3).sva#1).cse(135)} -attr vt d
load net {reg(regs.regs(3).sva#1).cse(136)} -attr vt d
load net {reg(regs.regs(3).sva#1).cse(137)} -attr vt d
load net {reg(regs.regs(3).sva#1).cse(138)} -attr vt d
load net {reg(regs.regs(3).sva#1).cse(139)} -attr vt d
load net {reg(regs.regs(3).sva#1).cse(140)} -attr vt d
load net {reg(regs.regs(3).sva#1).cse(141)} -attr vt d
load net {reg(regs.regs(3).sva#1).cse(142)} -attr vt d
load net {reg(regs.regs(3).sva#1).cse(143)} -attr vt d
load net {reg(regs.regs(3).sva#1).cse(144)} -attr vt d
load net {reg(regs.regs(3).sva#1).cse(145)} -attr vt d
load net {reg(regs.regs(3).sva#1).cse(146)} -attr vt d
load net {reg(regs.regs(3).sva#1).cse(147)} -attr vt d
load net {reg(regs.regs(3).sva#1).cse(148)} -attr vt d
load net {reg(regs.regs(3).sva#1).cse(149)} -attr vt d
load netBundle {reg(regs.regs(3).sva#1).cse} 150 {reg(regs.regs(3).sva#1).cse(0)} {reg(regs.regs(3).sva#1).cse(1)} {reg(regs.regs(3).sva#1).cse(2)} {reg(regs.regs(3).sva#1).cse(3)} {reg(regs.regs(3).sva#1).cse(4)} {reg(regs.regs(3).sva#1).cse(5)} {reg(regs.regs(3).sva#1).cse(6)} {reg(regs.regs(3).sva#1).cse(7)} {reg(regs.regs(3).sva#1).cse(8)} {reg(regs.regs(3).sva#1).cse(9)} {reg(regs.regs(3).sva#1).cse(10)} {reg(regs.regs(3).sva#1).cse(11)} {reg(regs.regs(3).sva#1).cse(12)} {reg(regs.regs(3).sva#1).cse(13)} {reg(regs.regs(3).sva#1).cse(14)} {reg(regs.regs(3).sva#1).cse(15)} {reg(regs.regs(3).sva#1).cse(16)} {reg(regs.regs(3).sva#1).cse(17)} {reg(regs.regs(3).sva#1).cse(18)} {reg(regs.regs(3).sva#1).cse(19)} {reg(regs.regs(3).sva#1).cse(20)} {reg(regs.regs(3).sva#1).cse(21)} {reg(regs.regs(3).sva#1).cse(22)} {reg(regs.regs(3).sva#1).cse(23)} {reg(regs.regs(3).sva#1).cse(24)} {reg(regs.regs(3).sva#1).cse(25)} {reg(regs.regs(3).sva#1).cse(26)} {reg(regs.regs(3).sva#1).cse(27)} {reg(regs.regs(3).sva#1).cse(28)} {reg(regs.regs(3).sva#1).cse(29)} {reg(regs.regs(3).sva#1).cse(30)} {reg(regs.regs(3).sva#1).cse(31)} {reg(regs.regs(3).sva#1).cse(32)} {reg(regs.regs(3).sva#1).cse(33)} {reg(regs.regs(3).sva#1).cse(34)} {reg(regs.regs(3).sva#1).cse(35)} {reg(regs.regs(3).sva#1).cse(36)} {reg(regs.regs(3).sva#1).cse(37)} {reg(regs.regs(3).sva#1).cse(38)} {reg(regs.regs(3).sva#1).cse(39)} {reg(regs.regs(3).sva#1).cse(40)} {reg(regs.regs(3).sva#1).cse(41)} {reg(regs.regs(3).sva#1).cse(42)} {reg(regs.regs(3).sva#1).cse(43)} {reg(regs.regs(3).sva#1).cse(44)} {reg(regs.regs(3).sva#1).cse(45)} {reg(regs.regs(3).sva#1).cse(46)} {reg(regs.regs(3).sva#1).cse(47)} {reg(regs.regs(3).sva#1).cse(48)} {reg(regs.regs(3).sva#1).cse(49)} {reg(regs.regs(3).sva#1).cse(50)} {reg(regs.regs(3).sva#1).cse(51)} {reg(regs.regs(3).sva#1).cse(52)} {reg(regs.regs(3).sva#1).cse(53)} {reg(regs.regs(3).sva#1).cse(54)} {reg(regs.regs(3).sva#1).cse(55)} {reg(regs.regs(3).sva#1).cse(56)} {reg(regs.regs(3).sva#1).cse(57)} {reg(regs.regs(3).sva#1).cse(58)} {reg(regs.regs(3).sva#1).cse(59)} {reg(regs.regs(3).sva#1).cse(60)} {reg(regs.regs(3).sva#1).cse(61)} {reg(regs.regs(3).sva#1).cse(62)} {reg(regs.regs(3).sva#1).cse(63)} {reg(regs.regs(3).sva#1).cse(64)} {reg(regs.regs(3).sva#1).cse(65)} {reg(regs.regs(3).sva#1).cse(66)} {reg(regs.regs(3).sva#1).cse(67)} {reg(regs.regs(3).sva#1).cse(68)} {reg(regs.regs(3).sva#1).cse(69)} {reg(regs.regs(3).sva#1).cse(70)} {reg(regs.regs(3).sva#1).cse(71)} {reg(regs.regs(3).sva#1).cse(72)} {reg(regs.regs(3).sva#1).cse(73)} {reg(regs.regs(3).sva#1).cse(74)} {reg(regs.regs(3).sva#1).cse(75)} {reg(regs.regs(3).sva#1).cse(76)} {reg(regs.regs(3).sva#1).cse(77)} {reg(regs.regs(3).sva#1).cse(78)} {reg(regs.regs(3).sva#1).cse(79)} {reg(regs.regs(3).sva#1).cse(80)} {reg(regs.regs(3).sva#1).cse(81)} {reg(regs.regs(3).sva#1).cse(82)} {reg(regs.regs(3).sva#1).cse(83)} {reg(regs.regs(3).sva#1).cse(84)} {reg(regs.regs(3).sva#1).cse(85)} {reg(regs.regs(3).sva#1).cse(86)} {reg(regs.regs(3).sva#1).cse(87)} {reg(regs.regs(3).sva#1).cse(88)} {reg(regs.regs(3).sva#1).cse(89)} {reg(regs.regs(3).sva#1).cse(90)} {reg(regs.regs(3).sva#1).cse(91)} {reg(regs.regs(3).sva#1).cse(92)} {reg(regs.regs(3).sva#1).cse(93)} {reg(regs.regs(3).sva#1).cse(94)} {reg(regs.regs(3).sva#1).cse(95)} {reg(regs.regs(3).sva#1).cse(96)} {reg(regs.regs(3).sva#1).cse(97)} {reg(regs.regs(3).sva#1).cse(98)} {reg(regs.regs(3).sva#1).cse(99)} {reg(regs.regs(3).sva#1).cse(100)} {reg(regs.regs(3).sva#1).cse(101)} {reg(regs.regs(3).sva#1).cse(102)} {reg(regs.regs(3).sva#1).cse(103)} {reg(regs.regs(3).sva#1).cse(104)} {reg(regs.regs(3).sva#1).cse(105)} {reg(regs.regs(3).sva#1).cse(106)} {reg(regs.regs(3).sva#1).cse(107)} {reg(regs.regs(3).sva#1).cse(108)} {reg(regs.regs(3).sva#1).cse(109)} {reg(regs.regs(3).sva#1).cse(110)} {reg(regs.regs(3).sva#1).cse(111)} {reg(regs.regs(3).sva#1).cse(112)} {reg(regs.regs(3).sva#1).cse(113)} {reg(regs.regs(3).sva#1).cse(114)} {reg(regs.regs(3).sva#1).cse(115)} {reg(regs.regs(3).sva#1).cse(116)} {reg(regs.regs(3).sva#1).cse(117)} {reg(regs.regs(3).sva#1).cse(118)} {reg(regs.regs(3).sva#1).cse(119)} {reg(regs.regs(3).sva#1).cse(120)} {reg(regs.regs(3).sva#1).cse(121)} {reg(regs.regs(3).sva#1).cse(122)} {reg(regs.regs(3).sva#1).cse(123)} {reg(regs.regs(3).sva#1).cse(124)} {reg(regs.regs(3).sva#1).cse(125)} {reg(regs.regs(3).sva#1).cse(126)} {reg(regs.regs(3).sva#1).cse(127)} {reg(regs.regs(3).sva#1).cse(128)} {reg(regs.regs(3).sva#1).cse(129)} {reg(regs.regs(3).sva#1).cse(130)} {reg(regs.regs(3).sva#1).cse(131)} {reg(regs.regs(3).sva#1).cse(132)} {reg(regs.regs(3).sva#1).cse(133)} {reg(regs.regs(3).sva#1).cse(134)} {reg(regs.regs(3).sva#1).cse(135)} {reg(regs.regs(3).sva#1).cse(136)} {reg(regs.regs(3).sva#1).cse(137)} {reg(regs.regs(3).sva#1).cse(138)} {reg(regs.regs(3).sva#1).cse(139)} {reg(regs.regs(3).sva#1).cse(140)} {reg(regs.regs(3).sva#1).cse(141)} {reg(regs.regs(3).sva#1).cse(142)} {reg(regs.regs(3).sva#1).cse(143)} {reg(regs.regs(3).sva#1).cse(144)} {reg(regs.regs(3).sva#1).cse(145)} {reg(regs.regs(3).sva#1).cse(146)} {reg(regs.regs(3).sva#1).cse(147)} {reg(regs.regs(3).sva#1).cse(148)} {reg(regs.regs(3).sva#1).cse(149)} -attr xrf 1974 -attr oid 21 -attr vt d -attr @path {/mean_vga/mean_vga:core/reg(regs.regs(3).sva#1).cse}
load net {reg(regs.regs(0).sva).cse(0)} -attr vt d
load net {reg(regs.regs(0).sva).cse(1)} -attr vt d
load net {reg(regs.regs(0).sva).cse(2)} -attr vt d
load net {reg(regs.regs(0).sva).cse(3)} -attr vt d
load net {reg(regs.regs(0).sva).cse(4)} -attr vt d
load net {reg(regs.regs(0).sva).cse(5)} -attr vt d
load net {reg(regs.regs(0).sva).cse(6)} -attr vt d
load net {reg(regs.regs(0).sva).cse(7)} -attr vt d
load net {reg(regs.regs(0).sva).cse(8)} -attr vt d
load net {reg(regs.regs(0).sva).cse(9)} -attr vt d
load net {reg(regs.regs(0).sva).cse(10)} -attr vt d
load net {reg(regs.regs(0).sva).cse(11)} -attr vt d
load net {reg(regs.regs(0).sva).cse(12)} -attr vt d
load net {reg(regs.regs(0).sva).cse(13)} -attr vt d
load net {reg(regs.regs(0).sva).cse(14)} -attr vt d
load net {reg(regs.regs(0).sva).cse(15)} -attr vt d
load net {reg(regs.regs(0).sva).cse(16)} -attr vt d
load net {reg(regs.regs(0).sva).cse(17)} -attr vt d
load net {reg(regs.regs(0).sva).cse(18)} -attr vt d
load net {reg(regs.regs(0).sva).cse(19)} -attr vt d
load net {reg(regs.regs(0).sva).cse(20)} -attr vt d
load net {reg(regs.regs(0).sva).cse(21)} -attr vt d
load net {reg(regs.regs(0).sva).cse(22)} -attr vt d
load net {reg(regs.regs(0).sva).cse(23)} -attr vt d
load net {reg(regs.regs(0).sva).cse(24)} -attr vt d
load net {reg(regs.regs(0).sva).cse(25)} -attr vt d
load net {reg(regs.regs(0).sva).cse(26)} -attr vt d
load net {reg(regs.regs(0).sva).cse(27)} -attr vt d
load net {reg(regs.regs(0).sva).cse(28)} -attr vt d
load net {reg(regs.regs(0).sva).cse(29)} -attr vt d
load net {reg(regs.regs(0).sva).cse(30)} -attr vt d
load net {reg(regs.regs(0).sva).cse(31)} -attr vt d
load net {reg(regs.regs(0).sva).cse(32)} -attr vt d
load net {reg(regs.regs(0).sva).cse(33)} -attr vt d
load net {reg(regs.regs(0).sva).cse(34)} -attr vt d
load net {reg(regs.regs(0).sva).cse(35)} -attr vt d
load net {reg(regs.regs(0).sva).cse(36)} -attr vt d
load net {reg(regs.regs(0).sva).cse(37)} -attr vt d
load net {reg(regs.regs(0).sva).cse(38)} -attr vt d
load net {reg(regs.regs(0).sva).cse(39)} -attr vt d
load net {reg(regs.regs(0).sva).cse(40)} -attr vt d
load net {reg(regs.regs(0).sva).cse(41)} -attr vt d
load net {reg(regs.regs(0).sva).cse(42)} -attr vt d
load net {reg(regs.regs(0).sva).cse(43)} -attr vt d
load net {reg(regs.regs(0).sva).cse(44)} -attr vt d
load net {reg(regs.regs(0).sva).cse(45)} -attr vt d
load net {reg(regs.regs(0).sva).cse(46)} -attr vt d
load net {reg(regs.regs(0).sva).cse(47)} -attr vt d
load net {reg(regs.regs(0).sva).cse(48)} -attr vt d
load net {reg(regs.regs(0).sva).cse(49)} -attr vt d
load net {reg(regs.regs(0).sva).cse(50)} -attr vt d
load net {reg(regs.regs(0).sva).cse(51)} -attr vt d
load net {reg(regs.regs(0).sva).cse(52)} -attr vt d
load net {reg(regs.regs(0).sva).cse(53)} -attr vt d
load net {reg(regs.regs(0).sva).cse(54)} -attr vt d
load net {reg(regs.regs(0).sva).cse(55)} -attr vt d
load net {reg(regs.regs(0).sva).cse(56)} -attr vt d
load net {reg(regs.regs(0).sva).cse(57)} -attr vt d
load net {reg(regs.regs(0).sva).cse(58)} -attr vt d
load net {reg(regs.regs(0).sva).cse(59)} -attr vt d
load net {reg(regs.regs(0).sva).cse(60)} -attr vt d
load net {reg(regs.regs(0).sva).cse(61)} -attr vt d
load net {reg(regs.regs(0).sva).cse(62)} -attr vt d
load net {reg(regs.regs(0).sva).cse(63)} -attr vt d
load net {reg(regs.regs(0).sva).cse(64)} -attr vt d
load net {reg(regs.regs(0).sva).cse(65)} -attr vt d
load net {reg(regs.regs(0).sva).cse(66)} -attr vt d
load net {reg(regs.regs(0).sva).cse(67)} -attr vt d
load net {reg(regs.regs(0).sva).cse(68)} -attr vt d
load net {reg(regs.regs(0).sva).cse(69)} -attr vt d
load net {reg(regs.regs(0).sva).cse(70)} -attr vt d
load net {reg(regs.regs(0).sva).cse(71)} -attr vt d
load net {reg(regs.regs(0).sva).cse(72)} -attr vt d
load net {reg(regs.regs(0).sva).cse(73)} -attr vt d
load net {reg(regs.regs(0).sva).cse(74)} -attr vt d
load net {reg(regs.regs(0).sva).cse(75)} -attr vt d
load net {reg(regs.regs(0).sva).cse(76)} -attr vt d
load net {reg(regs.regs(0).sva).cse(77)} -attr vt d
load net {reg(regs.regs(0).sva).cse(78)} -attr vt d
load net {reg(regs.regs(0).sva).cse(79)} -attr vt d
load net {reg(regs.regs(0).sva).cse(80)} -attr vt d
load net {reg(regs.regs(0).sva).cse(81)} -attr vt d
load net {reg(regs.regs(0).sva).cse(82)} -attr vt d
load net {reg(regs.regs(0).sva).cse(83)} -attr vt d
load net {reg(regs.regs(0).sva).cse(84)} -attr vt d
load net {reg(regs.regs(0).sva).cse(85)} -attr vt d
load net {reg(regs.regs(0).sva).cse(86)} -attr vt d
load net {reg(regs.regs(0).sva).cse(87)} -attr vt d
load net {reg(regs.regs(0).sva).cse(88)} -attr vt d
load net {reg(regs.regs(0).sva).cse(89)} -attr vt d
load net {reg(regs.regs(0).sva).cse(90)} -attr vt d
load net {reg(regs.regs(0).sva).cse(91)} -attr vt d
load net {reg(regs.regs(0).sva).cse(92)} -attr vt d
load net {reg(regs.regs(0).sva).cse(93)} -attr vt d
load net {reg(regs.regs(0).sva).cse(94)} -attr vt d
load net {reg(regs.regs(0).sva).cse(95)} -attr vt d
load net {reg(regs.regs(0).sva).cse(96)} -attr vt d
load net {reg(regs.regs(0).sva).cse(97)} -attr vt d
load net {reg(regs.regs(0).sva).cse(98)} -attr vt d
load net {reg(regs.regs(0).sva).cse(99)} -attr vt d
load net {reg(regs.regs(0).sva).cse(100)} -attr vt d
load net {reg(regs.regs(0).sva).cse(101)} -attr vt d
load net {reg(regs.regs(0).sva).cse(102)} -attr vt d
load net {reg(regs.regs(0).sva).cse(103)} -attr vt d
load net {reg(regs.regs(0).sva).cse(104)} -attr vt d
load net {reg(regs.regs(0).sva).cse(105)} -attr vt d
load net {reg(regs.regs(0).sva).cse(106)} -attr vt d
load net {reg(regs.regs(0).sva).cse(107)} -attr vt d
load net {reg(regs.regs(0).sva).cse(108)} -attr vt d
load net {reg(regs.regs(0).sva).cse(109)} -attr vt d
load net {reg(regs.regs(0).sva).cse(110)} -attr vt d
load net {reg(regs.regs(0).sva).cse(111)} -attr vt d
load net {reg(regs.regs(0).sva).cse(112)} -attr vt d
load net {reg(regs.regs(0).sva).cse(113)} -attr vt d
load net {reg(regs.regs(0).sva).cse(114)} -attr vt d
load net {reg(regs.regs(0).sva).cse(115)} -attr vt d
load net {reg(regs.regs(0).sva).cse(116)} -attr vt d
load net {reg(regs.regs(0).sva).cse(117)} -attr vt d
load net {reg(regs.regs(0).sva).cse(118)} -attr vt d
load net {reg(regs.regs(0).sva).cse(119)} -attr vt d
load net {reg(regs.regs(0).sva).cse(120)} -attr vt d
load net {reg(regs.regs(0).sva).cse(121)} -attr vt d
load net {reg(regs.regs(0).sva).cse(122)} -attr vt d
load net {reg(regs.regs(0).sva).cse(123)} -attr vt d
load net {reg(regs.regs(0).sva).cse(124)} -attr vt d
load net {reg(regs.regs(0).sva).cse(125)} -attr vt d
load net {reg(regs.regs(0).sva).cse(126)} -attr vt d
load net {reg(regs.regs(0).sva).cse(127)} -attr vt d
load net {reg(regs.regs(0).sva).cse(128)} -attr vt d
load net {reg(regs.regs(0).sva).cse(129)} -attr vt d
load net {reg(regs.regs(0).sva).cse(130)} -attr vt d
load net {reg(regs.regs(0).sva).cse(131)} -attr vt d
load net {reg(regs.regs(0).sva).cse(132)} -attr vt d
load net {reg(regs.regs(0).sva).cse(133)} -attr vt d
load net {reg(regs.regs(0).sva).cse(134)} -attr vt d
load net {reg(regs.regs(0).sva).cse(135)} -attr vt d
load net {reg(regs.regs(0).sva).cse(136)} -attr vt d
load net {reg(regs.regs(0).sva).cse(137)} -attr vt d
load net {reg(regs.regs(0).sva).cse(138)} -attr vt d
load net {reg(regs.regs(0).sva).cse(139)} -attr vt d
load net {reg(regs.regs(0).sva).cse(140)} -attr vt d
load net {reg(regs.regs(0).sva).cse(141)} -attr vt d
load net {reg(regs.regs(0).sva).cse(142)} -attr vt d
load net {reg(regs.regs(0).sva).cse(143)} -attr vt d
load net {reg(regs.regs(0).sva).cse(144)} -attr vt d
load net {reg(regs.regs(0).sva).cse(145)} -attr vt d
load net {reg(regs.regs(0).sva).cse(146)} -attr vt d
load net {reg(regs.regs(0).sva).cse(147)} -attr vt d
load net {reg(regs.regs(0).sva).cse(148)} -attr vt d
load net {reg(regs.regs(0).sva).cse(149)} -attr vt d
load netBundle {reg(regs.regs(0).sva).cse} 150 {reg(regs.regs(0).sva).cse(0)} {reg(regs.regs(0).sva).cse(1)} {reg(regs.regs(0).sva).cse(2)} {reg(regs.regs(0).sva).cse(3)} {reg(regs.regs(0).sva).cse(4)} {reg(regs.regs(0).sva).cse(5)} {reg(regs.regs(0).sva).cse(6)} {reg(regs.regs(0).sva).cse(7)} {reg(regs.regs(0).sva).cse(8)} {reg(regs.regs(0).sva).cse(9)} {reg(regs.regs(0).sva).cse(10)} {reg(regs.regs(0).sva).cse(11)} {reg(regs.regs(0).sva).cse(12)} {reg(regs.regs(0).sva).cse(13)} {reg(regs.regs(0).sva).cse(14)} {reg(regs.regs(0).sva).cse(15)} {reg(regs.regs(0).sva).cse(16)} {reg(regs.regs(0).sva).cse(17)} {reg(regs.regs(0).sva).cse(18)} {reg(regs.regs(0).sva).cse(19)} {reg(regs.regs(0).sva).cse(20)} {reg(regs.regs(0).sva).cse(21)} {reg(regs.regs(0).sva).cse(22)} {reg(regs.regs(0).sva).cse(23)} {reg(regs.regs(0).sva).cse(24)} {reg(regs.regs(0).sva).cse(25)} {reg(regs.regs(0).sva).cse(26)} {reg(regs.regs(0).sva).cse(27)} {reg(regs.regs(0).sva).cse(28)} {reg(regs.regs(0).sva).cse(29)} {reg(regs.regs(0).sva).cse(30)} {reg(regs.regs(0).sva).cse(31)} {reg(regs.regs(0).sva).cse(32)} {reg(regs.regs(0).sva).cse(33)} {reg(regs.regs(0).sva).cse(34)} {reg(regs.regs(0).sva).cse(35)} {reg(regs.regs(0).sva).cse(36)} {reg(regs.regs(0).sva).cse(37)} {reg(regs.regs(0).sva).cse(38)} {reg(regs.regs(0).sva).cse(39)} {reg(regs.regs(0).sva).cse(40)} {reg(regs.regs(0).sva).cse(41)} {reg(regs.regs(0).sva).cse(42)} {reg(regs.regs(0).sva).cse(43)} {reg(regs.regs(0).sva).cse(44)} {reg(regs.regs(0).sva).cse(45)} {reg(regs.regs(0).sva).cse(46)} {reg(regs.regs(0).sva).cse(47)} {reg(regs.regs(0).sva).cse(48)} {reg(regs.regs(0).sva).cse(49)} {reg(regs.regs(0).sva).cse(50)} {reg(regs.regs(0).sva).cse(51)} {reg(regs.regs(0).sva).cse(52)} {reg(regs.regs(0).sva).cse(53)} {reg(regs.regs(0).sva).cse(54)} {reg(regs.regs(0).sva).cse(55)} {reg(regs.regs(0).sva).cse(56)} {reg(regs.regs(0).sva).cse(57)} {reg(regs.regs(0).sva).cse(58)} {reg(regs.regs(0).sva).cse(59)} {reg(regs.regs(0).sva).cse(60)} {reg(regs.regs(0).sva).cse(61)} {reg(regs.regs(0).sva).cse(62)} {reg(regs.regs(0).sva).cse(63)} {reg(regs.regs(0).sva).cse(64)} {reg(regs.regs(0).sva).cse(65)} {reg(regs.regs(0).sva).cse(66)} {reg(regs.regs(0).sva).cse(67)} {reg(regs.regs(0).sva).cse(68)} {reg(regs.regs(0).sva).cse(69)} {reg(regs.regs(0).sva).cse(70)} {reg(regs.regs(0).sva).cse(71)} {reg(regs.regs(0).sva).cse(72)} {reg(regs.regs(0).sva).cse(73)} {reg(regs.regs(0).sva).cse(74)} {reg(regs.regs(0).sva).cse(75)} {reg(regs.regs(0).sva).cse(76)} {reg(regs.regs(0).sva).cse(77)} {reg(regs.regs(0).sva).cse(78)} {reg(regs.regs(0).sva).cse(79)} {reg(regs.regs(0).sva).cse(80)} {reg(regs.regs(0).sva).cse(81)} {reg(regs.regs(0).sva).cse(82)} {reg(regs.regs(0).sva).cse(83)} {reg(regs.regs(0).sva).cse(84)} {reg(regs.regs(0).sva).cse(85)} {reg(regs.regs(0).sva).cse(86)} {reg(regs.regs(0).sva).cse(87)} {reg(regs.regs(0).sva).cse(88)} {reg(regs.regs(0).sva).cse(89)} {reg(regs.regs(0).sva).cse(90)} {reg(regs.regs(0).sva).cse(91)} {reg(regs.regs(0).sva).cse(92)} {reg(regs.regs(0).sva).cse(93)} {reg(regs.regs(0).sva).cse(94)} {reg(regs.regs(0).sva).cse(95)} {reg(regs.regs(0).sva).cse(96)} {reg(regs.regs(0).sva).cse(97)} {reg(regs.regs(0).sva).cse(98)} {reg(regs.regs(0).sva).cse(99)} {reg(regs.regs(0).sva).cse(100)} {reg(regs.regs(0).sva).cse(101)} {reg(regs.regs(0).sva).cse(102)} {reg(regs.regs(0).sva).cse(103)} {reg(regs.regs(0).sva).cse(104)} {reg(regs.regs(0).sva).cse(105)} {reg(regs.regs(0).sva).cse(106)} {reg(regs.regs(0).sva).cse(107)} {reg(regs.regs(0).sva).cse(108)} {reg(regs.regs(0).sva).cse(109)} {reg(regs.regs(0).sva).cse(110)} {reg(regs.regs(0).sva).cse(111)} {reg(regs.regs(0).sva).cse(112)} {reg(regs.regs(0).sva).cse(113)} {reg(regs.regs(0).sva).cse(114)} {reg(regs.regs(0).sva).cse(115)} {reg(regs.regs(0).sva).cse(116)} {reg(regs.regs(0).sva).cse(117)} {reg(regs.regs(0).sva).cse(118)} {reg(regs.regs(0).sva).cse(119)} {reg(regs.regs(0).sva).cse(120)} {reg(regs.regs(0).sva).cse(121)} {reg(regs.regs(0).sva).cse(122)} {reg(regs.regs(0).sva).cse(123)} {reg(regs.regs(0).sva).cse(124)} {reg(regs.regs(0).sva).cse(125)} {reg(regs.regs(0).sva).cse(126)} {reg(regs.regs(0).sva).cse(127)} {reg(regs.regs(0).sva).cse(128)} {reg(regs.regs(0).sva).cse(129)} {reg(regs.regs(0).sva).cse(130)} {reg(regs.regs(0).sva).cse(131)} {reg(regs.regs(0).sva).cse(132)} {reg(regs.regs(0).sva).cse(133)} {reg(regs.regs(0).sva).cse(134)} {reg(regs.regs(0).sva).cse(135)} {reg(regs.regs(0).sva).cse(136)} {reg(regs.regs(0).sva).cse(137)} {reg(regs.regs(0).sva).cse(138)} {reg(regs.regs(0).sva).cse(139)} {reg(regs.regs(0).sva).cse(140)} {reg(regs.regs(0).sva).cse(141)} {reg(regs.regs(0).sva).cse(142)} {reg(regs.regs(0).sva).cse(143)} {reg(regs.regs(0).sva).cse(144)} {reg(regs.regs(0).sva).cse(145)} {reg(regs.regs(0).sva).cse(146)} {reg(regs.regs(0).sva).cse(147)} {reg(regs.regs(0).sva).cse(148)} {reg(regs.regs(0).sva).cse(149)} -attr xrf 1975 -attr oid 22 -attr vt d -attr @path {/mean_vga/mean_vga:core/reg(regs.regs(0).sva).cse}
load net {reg(regs.regs(2).sva#1).cse(0)} -attr vt d
load net {reg(regs.regs(2).sva#1).cse(1)} -attr vt d
load net {reg(regs.regs(2).sva#1).cse(2)} -attr vt d
load net {reg(regs.regs(2).sva#1).cse(3)} -attr vt d
load net {reg(regs.regs(2).sva#1).cse(4)} -attr vt d
load net {reg(regs.regs(2).sva#1).cse(5)} -attr vt d
load net {reg(regs.regs(2).sva#1).cse(6)} -attr vt d
load net {reg(regs.regs(2).sva#1).cse(7)} -attr vt d
load net {reg(regs.regs(2).sva#1).cse(8)} -attr vt d
load net {reg(regs.regs(2).sva#1).cse(9)} -attr vt d
load net {reg(regs.regs(2).sva#1).cse(10)} -attr vt d
load net {reg(regs.regs(2).sva#1).cse(11)} -attr vt d
load net {reg(regs.regs(2).sva#1).cse(12)} -attr vt d
load net {reg(regs.regs(2).sva#1).cse(13)} -attr vt d
load net {reg(regs.regs(2).sva#1).cse(14)} -attr vt d
load net {reg(regs.regs(2).sva#1).cse(15)} -attr vt d
load net {reg(regs.regs(2).sva#1).cse(16)} -attr vt d
load net {reg(regs.regs(2).sva#1).cse(17)} -attr vt d
load net {reg(regs.regs(2).sva#1).cse(18)} -attr vt d
load net {reg(regs.regs(2).sva#1).cse(19)} -attr vt d
load net {reg(regs.regs(2).sva#1).cse(20)} -attr vt d
load net {reg(regs.regs(2).sva#1).cse(21)} -attr vt d
load net {reg(regs.regs(2).sva#1).cse(22)} -attr vt d
load net {reg(regs.regs(2).sva#1).cse(23)} -attr vt d
load net {reg(regs.regs(2).sva#1).cse(24)} -attr vt d
load net {reg(regs.regs(2).sva#1).cse(25)} -attr vt d
load net {reg(regs.regs(2).sva#1).cse(26)} -attr vt d
load net {reg(regs.regs(2).sva#1).cse(27)} -attr vt d
load net {reg(regs.regs(2).sva#1).cse(28)} -attr vt d
load net {reg(regs.regs(2).sva#1).cse(29)} -attr vt d
load net {reg(regs.regs(2).sva#1).cse(30)} -attr vt d
load net {reg(regs.regs(2).sva#1).cse(31)} -attr vt d
load net {reg(regs.regs(2).sva#1).cse(32)} -attr vt d
load net {reg(regs.regs(2).sva#1).cse(33)} -attr vt d
load net {reg(regs.regs(2).sva#1).cse(34)} -attr vt d
load net {reg(regs.regs(2).sva#1).cse(35)} -attr vt d
load net {reg(regs.regs(2).sva#1).cse(36)} -attr vt d
load net {reg(regs.regs(2).sva#1).cse(37)} -attr vt d
load net {reg(regs.regs(2).sva#1).cse(38)} -attr vt d
load net {reg(regs.regs(2).sva#1).cse(39)} -attr vt d
load net {reg(regs.regs(2).sva#1).cse(40)} -attr vt d
load net {reg(regs.regs(2).sva#1).cse(41)} -attr vt d
load net {reg(regs.regs(2).sva#1).cse(42)} -attr vt d
load net {reg(regs.regs(2).sva#1).cse(43)} -attr vt d
load net {reg(regs.regs(2).sva#1).cse(44)} -attr vt d
load net {reg(regs.regs(2).sva#1).cse(45)} -attr vt d
load net {reg(regs.regs(2).sva#1).cse(46)} -attr vt d
load net {reg(regs.regs(2).sva#1).cse(47)} -attr vt d
load net {reg(regs.regs(2).sva#1).cse(48)} -attr vt d
load net {reg(regs.regs(2).sva#1).cse(49)} -attr vt d
load net {reg(regs.regs(2).sva#1).cse(50)} -attr vt d
load net {reg(regs.regs(2).sva#1).cse(51)} -attr vt d
load net {reg(regs.regs(2).sva#1).cse(52)} -attr vt d
load net {reg(regs.regs(2).sva#1).cse(53)} -attr vt d
load net {reg(regs.regs(2).sva#1).cse(54)} -attr vt d
load net {reg(regs.regs(2).sva#1).cse(55)} -attr vt d
load net {reg(regs.regs(2).sva#1).cse(56)} -attr vt d
load net {reg(regs.regs(2).sva#1).cse(57)} -attr vt d
load net {reg(regs.regs(2).sva#1).cse(58)} -attr vt d
load net {reg(regs.regs(2).sva#1).cse(59)} -attr vt d
load net {reg(regs.regs(2).sva#1).cse(60)} -attr vt d
load net {reg(regs.regs(2).sva#1).cse(61)} -attr vt d
load net {reg(regs.regs(2).sva#1).cse(62)} -attr vt d
load net {reg(regs.regs(2).sva#1).cse(63)} -attr vt d
load net {reg(regs.regs(2).sva#1).cse(64)} -attr vt d
load net {reg(regs.regs(2).sva#1).cse(65)} -attr vt d
load net {reg(regs.regs(2).sva#1).cse(66)} -attr vt d
load net {reg(regs.regs(2).sva#1).cse(67)} -attr vt d
load net {reg(regs.regs(2).sva#1).cse(68)} -attr vt d
load net {reg(regs.regs(2).sva#1).cse(69)} -attr vt d
load net {reg(regs.regs(2).sva#1).cse(70)} -attr vt d
load net {reg(regs.regs(2).sva#1).cse(71)} -attr vt d
load net {reg(regs.regs(2).sva#1).cse(72)} -attr vt d
load net {reg(regs.regs(2).sva#1).cse(73)} -attr vt d
load net {reg(regs.regs(2).sva#1).cse(74)} -attr vt d
load net {reg(regs.regs(2).sva#1).cse(75)} -attr vt d
load net {reg(regs.regs(2).sva#1).cse(76)} -attr vt d
load net {reg(regs.regs(2).sva#1).cse(77)} -attr vt d
load net {reg(regs.regs(2).sva#1).cse(78)} -attr vt d
load net {reg(regs.regs(2).sva#1).cse(79)} -attr vt d
load net {reg(regs.regs(2).sva#1).cse(80)} -attr vt d
load net {reg(regs.regs(2).sva#1).cse(81)} -attr vt d
load net {reg(regs.regs(2).sva#1).cse(82)} -attr vt d
load net {reg(regs.regs(2).sva#1).cse(83)} -attr vt d
load net {reg(regs.regs(2).sva#1).cse(84)} -attr vt d
load net {reg(regs.regs(2).sva#1).cse(85)} -attr vt d
load net {reg(regs.regs(2).sva#1).cse(86)} -attr vt d
load net {reg(regs.regs(2).sva#1).cse(87)} -attr vt d
load net {reg(regs.regs(2).sva#1).cse(88)} -attr vt d
load net {reg(regs.regs(2).sva#1).cse(89)} -attr vt d
load net {reg(regs.regs(2).sva#1).cse(90)} -attr vt d
load net {reg(regs.regs(2).sva#1).cse(91)} -attr vt d
load net {reg(regs.regs(2).sva#1).cse(92)} -attr vt d
load net {reg(regs.regs(2).sva#1).cse(93)} -attr vt d
load net {reg(regs.regs(2).sva#1).cse(94)} -attr vt d
load net {reg(regs.regs(2).sva#1).cse(95)} -attr vt d
load net {reg(regs.regs(2).sva#1).cse(96)} -attr vt d
load net {reg(regs.regs(2).sva#1).cse(97)} -attr vt d
load net {reg(regs.regs(2).sva#1).cse(98)} -attr vt d
load net {reg(regs.regs(2).sva#1).cse(99)} -attr vt d
load net {reg(regs.regs(2).sva#1).cse(100)} -attr vt d
load net {reg(regs.regs(2).sva#1).cse(101)} -attr vt d
load net {reg(regs.regs(2).sva#1).cse(102)} -attr vt d
load net {reg(regs.regs(2).sva#1).cse(103)} -attr vt d
load net {reg(regs.regs(2).sva#1).cse(104)} -attr vt d
load net {reg(regs.regs(2).sva#1).cse(105)} -attr vt d
load net {reg(regs.regs(2).sva#1).cse(106)} -attr vt d
load net {reg(regs.regs(2).sva#1).cse(107)} -attr vt d
load net {reg(regs.regs(2).sva#1).cse(108)} -attr vt d
load net {reg(regs.regs(2).sva#1).cse(109)} -attr vt d
load net {reg(regs.regs(2).sva#1).cse(110)} -attr vt d
load net {reg(regs.regs(2).sva#1).cse(111)} -attr vt d
load net {reg(regs.regs(2).sva#1).cse(112)} -attr vt d
load net {reg(regs.regs(2).sva#1).cse(113)} -attr vt d
load net {reg(regs.regs(2).sva#1).cse(114)} -attr vt d
load net {reg(regs.regs(2).sva#1).cse(115)} -attr vt d
load net {reg(regs.regs(2).sva#1).cse(116)} -attr vt d
load net {reg(regs.regs(2).sva#1).cse(117)} -attr vt d
load net {reg(regs.regs(2).sva#1).cse(118)} -attr vt d
load net {reg(regs.regs(2).sva#1).cse(119)} -attr vt d
load net {reg(regs.regs(2).sva#1).cse(120)} -attr vt d
load net {reg(regs.regs(2).sva#1).cse(121)} -attr vt d
load net {reg(regs.regs(2).sva#1).cse(122)} -attr vt d
load net {reg(regs.regs(2).sva#1).cse(123)} -attr vt d
load net {reg(regs.regs(2).sva#1).cse(124)} -attr vt d
load net {reg(regs.regs(2).sva#1).cse(125)} -attr vt d
load net {reg(regs.regs(2).sva#1).cse(126)} -attr vt d
load net {reg(regs.regs(2).sva#1).cse(127)} -attr vt d
load net {reg(regs.regs(2).sva#1).cse(128)} -attr vt d
load net {reg(regs.regs(2).sva#1).cse(129)} -attr vt d
load net {reg(regs.regs(2).sva#1).cse(130)} -attr vt d
load net {reg(regs.regs(2).sva#1).cse(131)} -attr vt d
load net {reg(regs.regs(2).sva#1).cse(132)} -attr vt d
load net {reg(regs.regs(2).sva#1).cse(133)} -attr vt d
load net {reg(regs.regs(2).sva#1).cse(134)} -attr vt d
load net {reg(regs.regs(2).sva#1).cse(135)} -attr vt d
load net {reg(regs.regs(2).sva#1).cse(136)} -attr vt d
load net {reg(regs.regs(2).sva#1).cse(137)} -attr vt d
load net {reg(regs.regs(2).sva#1).cse(138)} -attr vt d
load net {reg(regs.regs(2).sva#1).cse(139)} -attr vt d
load net {reg(regs.regs(2).sva#1).cse(140)} -attr vt d
load net {reg(regs.regs(2).sva#1).cse(141)} -attr vt d
load net {reg(regs.regs(2).sva#1).cse(142)} -attr vt d
load net {reg(regs.regs(2).sva#1).cse(143)} -attr vt d
load net {reg(regs.regs(2).sva#1).cse(144)} -attr vt d
load net {reg(regs.regs(2).sva#1).cse(145)} -attr vt d
load net {reg(regs.regs(2).sva#1).cse(146)} -attr vt d
load net {reg(regs.regs(2).sva#1).cse(147)} -attr vt d
load net {reg(regs.regs(2).sva#1).cse(148)} -attr vt d
load net {reg(regs.regs(2).sva#1).cse(149)} -attr vt d
load netBundle {reg(regs.regs(2).sva#1).cse} 150 {reg(regs.regs(2).sva#1).cse(0)} {reg(regs.regs(2).sva#1).cse(1)} {reg(regs.regs(2).sva#1).cse(2)} {reg(regs.regs(2).sva#1).cse(3)} {reg(regs.regs(2).sva#1).cse(4)} {reg(regs.regs(2).sva#1).cse(5)} {reg(regs.regs(2).sva#1).cse(6)} {reg(regs.regs(2).sva#1).cse(7)} {reg(regs.regs(2).sva#1).cse(8)} {reg(regs.regs(2).sva#1).cse(9)} {reg(regs.regs(2).sva#1).cse(10)} {reg(regs.regs(2).sva#1).cse(11)} {reg(regs.regs(2).sva#1).cse(12)} {reg(regs.regs(2).sva#1).cse(13)} {reg(regs.regs(2).sva#1).cse(14)} {reg(regs.regs(2).sva#1).cse(15)} {reg(regs.regs(2).sva#1).cse(16)} {reg(regs.regs(2).sva#1).cse(17)} {reg(regs.regs(2).sva#1).cse(18)} {reg(regs.regs(2).sva#1).cse(19)} {reg(regs.regs(2).sva#1).cse(20)} {reg(regs.regs(2).sva#1).cse(21)} {reg(regs.regs(2).sva#1).cse(22)} {reg(regs.regs(2).sva#1).cse(23)} {reg(regs.regs(2).sva#1).cse(24)} {reg(regs.regs(2).sva#1).cse(25)} {reg(regs.regs(2).sva#1).cse(26)} {reg(regs.regs(2).sva#1).cse(27)} {reg(regs.regs(2).sva#1).cse(28)} {reg(regs.regs(2).sva#1).cse(29)} {reg(regs.regs(2).sva#1).cse(30)} {reg(regs.regs(2).sva#1).cse(31)} {reg(regs.regs(2).sva#1).cse(32)} {reg(regs.regs(2).sva#1).cse(33)} {reg(regs.regs(2).sva#1).cse(34)} {reg(regs.regs(2).sva#1).cse(35)} {reg(regs.regs(2).sva#1).cse(36)} {reg(regs.regs(2).sva#1).cse(37)} {reg(regs.regs(2).sva#1).cse(38)} {reg(regs.regs(2).sva#1).cse(39)} {reg(regs.regs(2).sva#1).cse(40)} {reg(regs.regs(2).sva#1).cse(41)} {reg(regs.regs(2).sva#1).cse(42)} {reg(regs.regs(2).sva#1).cse(43)} {reg(regs.regs(2).sva#1).cse(44)} {reg(regs.regs(2).sva#1).cse(45)} {reg(regs.regs(2).sva#1).cse(46)} {reg(regs.regs(2).sva#1).cse(47)} {reg(regs.regs(2).sva#1).cse(48)} {reg(regs.regs(2).sva#1).cse(49)} {reg(regs.regs(2).sva#1).cse(50)} {reg(regs.regs(2).sva#1).cse(51)} {reg(regs.regs(2).sva#1).cse(52)} {reg(regs.regs(2).sva#1).cse(53)} {reg(regs.regs(2).sva#1).cse(54)} {reg(regs.regs(2).sva#1).cse(55)} {reg(regs.regs(2).sva#1).cse(56)} {reg(regs.regs(2).sva#1).cse(57)} {reg(regs.regs(2).sva#1).cse(58)} {reg(regs.regs(2).sva#1).cse(59)} {reg(regs.regs(2).sva#1).cse(60)} {reg(regs.regs(2).sva#1).cse(61)} {reg(regs.regs(2).sva#1).cse(62)} {reg(regs.regs(2).sva#1).cse(63)} {reg(regs.regs(2).sva#1).cse(64)} {reg(regs.regs(2).sva#1).cse(65)} {reg(regs.regs(2).sva#1).cse(66)} {reg(regs.regs(2).sva#1).cse(67)} {reg(regs.regs(2).sva#1).cse(68)} {reg(regs.regs(2).sva#1).cse(69)} {reg(regs.regs(2).sva#1).cse(70)} {reg(regs.regs(2).sva#1).cse(71)} {reg(regs.regs(2).sva#1).cse(72)} {reg(regs.regs(2).sva#1).cse(73)} {reg(regs.regs(2).sva#1).cse(74)} {reg(regs.regs(2).sva#1).cse(75)} {reg(regs.regs(2).sva#1).cse(76)} {reg(regs.regs(2).sva#1).cse(77)} {reg(regs.regs(2).sva#1).cse(78)} {reg(regs.regs(2).sva#1).cse(79)} {reg(regs.regs(2).sva#1).cse(80)} {reg(regs.regs(2).sva#1).cse(81)} {reg(regs.regs(2).sva#1).cse(82)} {reg(regs.regs(2).sva#1).cse(83)} {reg(regs.regs(2).sva#1).cse(84)} {reg(regs.regs(2).sva#1).cse(85)} {reg(regs.regs(2).sva#1).cse(86)} {reg(regs.regs(2).sva#1).cse(87)} {reg(regs.regs(2).sva#1).cse(88)} {reg(regs.regs(2).sva#1).cse(89)} {reg(regs.regs(2).sva#1).cse(90)} {reg(regs.regs(2).sva#1).cse(91)} {reg(regs.regs(2).sva#1).cse(92)} {reg(regs.regs(2).sva#1).cse(93)} {reg(regs.regs(2).sva#1).cse(94)} {reg(regs.regs(2).sva#1).cse(95)} {reg(regs.regs(2).sva#1).cse(96)} {reg(regs.regs(2).sva#1).cse(97)} {reg(regs.regs(2).sva#1).cse(98)} {reg(regs.regs(2).sva#1).cse(99)} {reg(regs.regs(2).sva#1).cse(100)} {reg(regs.regs(2).sva#1).cse(101)} {reg(regs.regs(2).sva#1).cse(102)} {reg(regs.regs(2).sva#1).cse(103)} {reg(regs.regs(2).sva#1).cse(104)} {reg(regs.regs(2).sva#1).cse(105)} {reg(regs.regs(2).sva#1).cse(106)} {reg(regs.regs(2).sva#1).cse(107)} {reg(regs.regs(2).sva#1).cse(108)} {reg(regs.regs(2).sva#1).cse(109)} {reg(regs.regs(2).sva#1).cse(110)} {reg(regs.regs(2).sva#1).cse(111)} {reg(regs.regs(2).sva#1).cse(112)} {reg(regs.regs(2).sva#1).cse(113)} {reg(regs.regs(2).sva#1).cse(114)} {reg(regs.regs(2).sva#1).cse(115)} {reg(regs.regs(2).sva#1).cse(116)} {reg(regs.regs(2).sva#1).cse(117)} {reg(regs.regs(2).sva#1).cse(118)} {reg(regs.regs(2).sva#1).cse(119)} {reg(regs.regs(2).sva#1).cse(120)} {reg(regs.regs(2).sva#1).cse(121)} {reg(regs.regs(2).sva#1).cse(122)} {reg(regs.regs(2).sva#1).cse(123)} {reg(regs.regs(2).sva#1).cse(124)} {reg(regs.regs(2).sva#1).cse(125)} {reg(regs.regs(2).sva#1).cse(126)} {reg(regs.regs(2).sva#1).cse(127)} {reg(regs.regs(2).sva#1).cse(128)} {reg(regs.regs(2).sva#1).cse(129)} {reg(regs.regs(2).sva#1).cse(130)} {reg(regs.regs(2).sva#1).cse(131)} {reg(regs.regs(2).sva#1).cse(132)} {reg(regs.regs(2).sva#1).cse(133)} {reg(regs.regs(2).sva#1).cse(134)} {reg(regs.regs(2).sva#1).cse(135)} {reg(regs.regs(2).sva#1).cse(136)} {reg(regs.regs(2).sva#1).cse(137)} {reg(regs.regs(2).sva#1).cse(138)} {reg(regs.regs(2).sva#1).cse(139)} {reg(regs.regs(2).sva#1).cse(140)} {reg(regs.regs(2).sva#1).cse(141)} {reg(regs.regs(2).sva#1).cse(142)} {reg(regs.regs(2).sva#1).cse(143)} {reg(regs.regs(2).sva#1).cse(144)} {reg(regs.regs(2).sva#1).cse(145)} {reg(regs.regs(2).sva#1).cse(146)} {reg(regs.regs(2).sva#1).cse(147)} {reg(regs.regs(2).sva#1).cse(148)} {reg(regs.regs(2).sva#1).cse(149)} -attr xrf 1976 -attr oid 23 -attr vt d -attr @path {/mean_vga/mean_vga:core/reg(regs.regs(2).sva#1).cse}
load net {reg(vout:rsc:mgc_out_stdreg.d).tmp(0)} -attr vt d
load net {reg(vout:rsc:mgc_out_stdreg.d).tmp(1)} -attr vt d
load net {reg(vout:rsc:mgc_out_stdreg.d).tmp(2)} -attr vt d
load net {reg(vout:rsc:mgc_out_stdreg.d).tmp(3)} -attr vt d
load net {reg(vout:rsc:mgc_out_stdreg.d).tmp(4)} -attr vt d
load net {reg(vout:rsc:mgc_out_stdreg.d).tmp(5)} -attr vt d
load net {reg(vout:rsc:mgc_out_stdreg.d).tmp(6)} -attr vt d
load net {reg(vout:rsc:mgc_out_stdreg.d).tmp(7)} -attr vt d
load net {reg(vout:rsc:mgc_out_stdreg.d).tmp(8)} -attr vt d
load net {reg(vout:rsc:mgc_out_stdreg.d).tmp(9)} -attr vt d
load netBundle {reg(vout:rsc:mgc_out_stdreg.d).tmp} 10 {reg(vout:rsc:mgc_out_stdreg.d).tmp(0)} {reg(vout:rsc:mgc_out_stdreg.d).tmp(1)} {reg(vout:rsc:mgc_out_stdreg.d).tmp(2)} {reg(vout:rsc:mgc_out_stdreg.d).tmp(3)} {reg(vout:rsc:mgc_out_stdreg.d).tmp(4)} {reg(vout:rsc:mgc_out_stdreg.d).tmp(5)} {reg(vout:rsc:mgc_out_stdreg.d).tmp(6)} {reg(vout:rsc:mgc_out_stdreg.d).tmp(7)} {reg(vout:rsc:mgc_out_stdreg.d).tmp(8)} {reg(vout:rsc:mgc_out_stdreg.d).tmp(9)} -attr xrf 1977 -attr oid 24 -attr vt d -attr @path {/mean_vga/mean_vga:core/reg(vout:rsc:mgc_out_stdreg.d).tmp}
load net {reg(vout:rsc:mgc_out_stdreg.d).tmp#1(0)} -attr vt d
load net {reg(vout:rsc:mgc_out_stdreg.d).tmp#1(1)} -attr vt d
load net {reg(vout:rsc:mgc_out_stdreg.d).tmp#1(2)} -attr vt d
load net {reg(vout:rsc:mgc_out_stdreg.d).tmp#1(3)} -attr vt d
load netBundle {reg(vout:rsc:mgc_out_stdreg.d).tmp#1} 4 {reg(vout:rsc:mgc_out_stdreg.d).tmp#1(0)} {reg(vout:rsc:mgc_out_stdreg.d).tmp#1(1)} {reg(vout:rsc:mgc_out_stdreg.d).tmp#1(2)} {reg(vout:rsc:mgc_out_stdreg.d).tmp#1(3)} -attr xrf 1978 -attr oid 25 -attr vt d -attr @path {/mean_vga/mean_vga:core/reg(vout:rsc:mgc_out_stdreg.d).tmp#1}
load net {reg(vout:rsc:mgc_out_stdreg.d).tmp#2(0)} -attr vt d
load net {reg(vout:rsc:mgc_out_stdreg.d).tmp#2(1)} -attr vt d
load net {reg(vout:rsc:mgc_out_stdreg.d).tmp#2(2)} -attr vt d
load net {reg(vout:rsc:mgc_out_stdreg.d).tmp#2(3)} -attr vt d
load net {reg(vout:rsc:mgc_out_stdreg.d).tmp#2(4)} -attr vt d
load net {reg(vout:rsc:mgc_out_stdreg.d).tmp#2(5)} -attr vt d
load netBundle {reg(vout:rsc:mgc_out_stdreg.d).tmp#2} 6 {reg(vout:rsc:mgc_out_stdreg.d).tmp#2(0)} {reg(vout:rsc:mgc_out_stdreg.d).tmp#2(1)} {reg(vout:rsc:mgc_out_stdreg.d).tmp#2(2)} {reg(vout:rsc:mgc_out_stdreg.d).tmp#2(3)} {reg(vout:rsc:mgc_out_stdreg.d).tmp#2(4)} {reg(vout:rsc:mgc_out_stdreg.d).tmp#2(5)} -attr xrf 1979 -attr oid 26 -attr vt d -attr @path {/mean_vga/mean_vga:core/reg(vout:rsc:mgc_out_stdreg.d).tmp#2}
load net {reg(vout:rsc:mgc_out_stdreg.d).tmp#3(0)} -attr vt d
load net {reg(vout:rsc:mgc_out_stdreg.d).tmp#3(1)} -attr vt d
load net {reg(vout:rsc:mgc_out_stdreg.d).tmp#3(2)} -attr vt d
load net {reg(vout:rsc:mgc_out_stdreg.d).tmp#3(3)} -attr vt d
load net {reg(vout:rsc:mgc_out_stdreg.d).tmp#3(4)} -attr vt d
load net {reg(vout:rsc:mgc_out_stdreg.d).tmp#3(5)} -attr vt d
load net {reg(vout:rsc:mgc_out_stdreg.d).tmp#3(6)} -attr vt d
load net {reg(vout:rsc:mgc_out_stdreg.d).tmp#3(7)} -attr vt d
load net {reg(vout:rsc:mgc_out_stdreg.d).tmp#3(8)} -attr vt d
load net {reg(vout:rsc:mgc_out_stdreg.d).tmp#3(9)} -attr vt d
load netBundle {reg(vout:rsc:mgc_out_stdreg.d).tmp#3} 10 {reg(vout:rsc:mgc_out_stdreg.d).tmp#3(0)} {reg(vout:rsc:mgc_out_stdreg.d).tmp#3(1)} {reg(vout:rsc:mgc_out_stdreg.d).tmp#3(2)} {reg(vout:rsc:mgc_out_stdreg.d).tmp#3(3)} {reg(vout:rsc:mgc_out_stdreg.d).tmp#3(4)} {reg(vout:rsc:mgc_out_stdreg.d).tmp#3(5)} {reg(vout:rsc:mgc_out_stdreg.d).tmp#3(6)} {reg(vout:rsc:mgc_out_stdreg.d).tmp#3(7)} {reg(vout:rsc:mgc_out_stdreg.d).tmp#3(8)} {reg(vout:rsc:mgc_out_stdreg.d).tmp#3(9)} -attr xrf 1980 -attr oid 27 -attr vt d -attr @path {/mean_vga/mean_vga:core/reg(vout:rsc:mgc_out_stdreg.d).tmp#3}
load net {ACC2-5:acc#1.psp.sva(0)} -attr vt d
load net {ACC2-5:acc#1.psp.sva(1)} -attr vt d
load net {ACC2-5:acc#1.psp.sva(2)} -attr vt d
load net {ACC2-5:acc#1.psp.sva(3)} -attr vt d
load net {ACC2-5:acc#1.psp.sva(4)} -attr vt d
load net {ACC2-5:acc#1.psp.sva(5)} -attr vt d
load net {ACC2-5:acc#1.psp.sva(6)} -attr vt d
load net {ACC2-5:acc#1.psp.sva(7)} -attr vt d
load net {ACC2-5:acc#1.psp.sva(8)} -attr vt d
load net {ACC2-5:acc#1.psp.sva(9)} -attr vt d
load net {ACC2-5:acc#1.psp.sva(10)} -attr vt d
load net {ACC2-5:acc#1.psp.sva(11)} -attr vt d
load net {ACC2-5:acc#1.psp.sva(12)} -attr vt d
load net {ACC2-5:acc#1.psp.sva(13)} -attr vt d
load net {ACC2-5:acc#1.psp.sva(14)} -attr vt d
load netBundle {ACC2-5:acc#1.psp.sva} 15 {ACC2-5:acc#1.psp.sva(0)} {ACC2-5:acc#1.psp.sva(1)} {ACC2-5:acc#1.psp.sva(2)} {ACC2-5:acc#1.psp.sva(3)} {ACC2-5:acc#1.psp.sva(4)} {ACC2-5:acc#1.psp.sva(5)} {ACC2-5:acc#1.psp.sva(6)} {ACC2-5:acc#1.psp.sva(7)} {ACC2-5:acc#1.psp.sva(8)} {ACC2-5:acc#1.psp.sva(9)} {ACC2-5:acc#1.psp.sva(10)} {ACC2-5:acc#1.psp.sva(11)} {ACC2-5:acc#1.psp.sva(12)} {ACC2-5:acc#1.psp.sva(13)} {ACC2-5:acc#1.psp.sva(14)} -attr xrf 1981 -attr oid 28 -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC2-5:acc#1.psp.sva}
load net {acc.imod.sva(0)} -attr vt d
load net {acc.imod.sva(1)} -attr vt d
load net {acc.imod.sva(2)} -attr vt d
load net {acc.imod.sva(3)} -attr vt d
load net {acc.imod.sva(4)} -attr vt d
load net {acc.imod.sva(5)} -attr vt d
load net {acc.imod.sva(6)} -attr vt d
load netBundle {acc.imod.sva} 7 {acc.imod.sva(0)} {acc.imod.sva(1)} {acc.imod.sva(2)} {acc.imod.sva(3)} {acc.imod.sva(4)} {acc.imod.sva(5)} {acc.imod.sva(6)} -attr xrf 1982 -attr oid 29 -attr vt d -attr @path {/mean_vga/mean_vga:core/acc.imod.sva}
load net {FRAME:acc#53.sdt(0)} -attr vt d
load net {FRAME:acc#53.sdt(1)} -attr vt d
load net {FRAME:acc#53.sdt(2)} -attr vt d
load net {FRAME:acc#53.sdt(3)} -attr vt d
load netBundle {FRAME:acc#53.sdt} 4 {FRAME:acc#53.sdt(0)} {FRAME:acc#53.sdt(1)} {FRAME:acc#53.sdt(2)} {FRAME:acc#53.sdt(3)} -attr xrf 1983 -attr oid 30 -attr vt d -attr @path {/mean_vga/mean_vga:core/FRAME:acc#53.sdt}
load net {FRAME:acc#3.psp#1.sva(0)} -attr vt d
load net {FRAME:acc#3.psp#1.sva(1)} -attr vt d
load net {FRAME:acc#3.psp#1.sva(2)} -attr vt d
load net {FRAME:acc#3.psp#1.sva(3)} -attr vt d
load net {FRAME:acc#3.psp#1.sva(4)} -attr vt d
load net {FRAME:acc#3.psp#1.sva(5)} -attr vt d
load net {FRAME:acc#3.psp#1.sva(6)} -attr vt d
load net {FRAME:acc#3.psp#1.sva(7)} -attr vt d
load net {FRAME:acc#3.psp#1.sva(8)} -attr vt d
load net {FRAME:acc#3.psp#1.sva(9)} -attr vt d
load net {FRAME:acc#3.psp#1.sva(10)} -attr vt d
load netBundle {FRAME:acc#3.psp#1.sva} 11 {FRAME:acc#3.psp#1.sva(0)} {FRAME:acc#3.psp#1.sva(1)} {FRAME:acc#3.psp#1.sva(2)} {FRAME:acc#3.psp#1.sva(3)} {FRAME:acc#3.psp#1.sva(4)} {FRAME:acc#3.psp#1.sva(5)} {FRAME:acc#3.psp#1.sva(6)} {FRAME:acc#3.psp#1.sva(7)} {FRAME:acc#3.psp#1.sva(8)} {FRAME:acc#3.psp#1.sva(9)} {FRAME:acc#3.psp#1.sva(10)} -attr xrf 1984 -attr oid 31 -attr vt d -attr @path {/mean_vga/mean_vga:core/FRAME:acc#3.psp#1.sva}
load net {FRAME:acc#4.psp#1.sva(0)} -attr vt d
load net {FRAME:acc#4.psp#1.sva(1)} -attr vt d
load net {FRAME:acc#4.psp#1.sva(2)} -attr vt d
load net {FRAME:acc#4.psp#1.sva(3)} -attr vt d
load net {FRAME:acc#4.psp#1.sva(4)} -attr vt d
load net {FRAME:acc#4.psp#1.sva(5)} -attr vt d
load net {FRAME:acc#4.psp#1.sva(6)} -attr vt d
load net {FRAME:acc#4.psp#1.sva(7)} -attr vt d
load net {FRAME:acc#4.psp#1.sva(8)} -attr vt d
load net {FRAME:acc#4.psp#1.sva(9)} -attr vt d
load net {FRAME:acc#4.psp#1.sva(10)} -attr vt d
load netBundle {FRAME:acc#4.psp#1.sva} 11 {FRAME:acc#4.psp#1.sva(0)} {FRAME:acc#4.psp#1.sva(1)} {FRAME:acc#4.psp#1.sva(2)} {FRAME:acc#4.psp#1.sva(3)} {FRAME:acc#4.psp#1.sva(4)} {FRAME:acc#4.psp#1.sva(5)} {FRAME:acc#4.psp#1.sva(6)} {FRAME:acc#4.psp#1.sva(7)} {FRAME:acc#4.psp#1.sva(8)} {FRAME:acc#4.psp#1.sva(9)} {FRAME:acc#4.psp#1.sva(10)} -attr xrf 1985 -attr oid 32 -attr vt d -attr @path {/mean_vga/mean_vga:core/FRAME:acc#4.psp#1.sva}
load net {ACC2-5:acc#3.psp.sva(0)} -attr vt d
load net {ACC2-5:acc#3.psp.sva(1)} -attr vt d
load net {ACC2-5:acc#3.psp.sva(2)} -attr vt d
load net {ACC2-5:acc#3.psp.sva(3)} -attr vt d
load net {ACC2-5:acc#3.psp.sva(4)} -attr vt d
load net {ACC2-5:acc#3.psp.sva(5)} -attr vt d
load net {ACC2-5:acc#3.psp.sva(6)} -attr vt d
load net {ACC2-5:acc#3.psp.sva(7)} -attr vt d
load net {ACC2-5:acc#3.psp.sva(8)} -attr vt d
load net {ACC2-5:acc#3.psp.sva(9)} -attr vt d
load net {ACC2-5:acc#3.psp.sva(10)} -attr vt d
load net {ACC2-5:acc#3.psp.sva(11)} -attr vt d
load net {ACC2-5:acc#3.psp.sva(12)} -attr vt d
load net {ACC2-5:acc#3.psp.sva(13)} -attr vt d
load net {ACC2-5:acc#3.psp.sva(14)} -attr vt d
load netBundle {ACC2-5:acc#3.psp.sva} 15 {ACC2-5:acc#3.psp.sva(0)} {ACC2-5:acc#3.psp.sva(1)} {ACC2-5:acc#3.psp.sva(2)} {ACC2-5:acc#3.psp.sva(3)} {ACC2-5:acc#3.psp.sva(4)} {ACC2-5:acc#3.psp.sva(5)} {ACC2-5:acc#3.psp.sva(6)} {ACC2-5:acc#3.psp.sva(7)} {ACC2-5:acc#3.psp.sva(8)} {ACC2-5:acc#3.psp.sva(9)} {ACC2-5:acc#3.psp.sva(10)} {ACC2-5:acc#3.psp.sva(11)} {ACC2-5:acc#3.psp.sva(12)} {ACC2-5:acc#3.psp.sva(13)} {ACC2-5:acc#3.psp.sva(14)} -attr xrf 1986 -attr oid 33 -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC2-5:acc#3.psp.sva}
load net {acc.imod#4.sva(0)} -attr vt d
load net {acc.imod#4.sva(1)} -attr vt d
load net {acc.imod#4.sva(2)} -attr vt d
load net {acc.imod#4.sva(3)} -attr vt d
load net {acc.imod#4.sva(4)} -attr vt d
load net {acc.imod#4.sva(5)} -attr vt d
load net {acc.imod#4.sva(6)} -attr vt d
load netBundle {acc.imod#4.sva} 7 {acc.imod#4.sva(0)} {acc.imod#4.sva(1)} {acc.imod#4.sva(2)} {acc.imod#4.sva(3)} {acc.imod#4.sva(4)} {acc.imod#4.sva(5)} {acc.imod#4.sva(6)} -attr xrf 1987 -attr oid 34 -attr vt d -attr @path {/mean_vga/mean_vga:core/acc.imod#4.sva}
load net {FRAME:acc#44.sdt(0)} -attr vt d
load net {FRAME:acc#44.sdt(1)} -attr vt d
load net {FRAME:acc#44.sdt(2)} -attr vt d
load net {FRAME:acc#44.sdt(3)} -attr vt d
load netBundle {FRAME:acc#44.sdt} 4 {FRAME:acc#44.sdt(0)} {FRAME:acc#44.sdt(1)} {FRAME:acc#44.sdt(2)} {FRAME:acc#44.sdt(3)} -attr xrf 1988 -attr oid 35 -attr vt d -attr @path {/mean_vga/mean_vga:core/FRAME:acc#44.sdt}
load net {ACC2-5:acc#2.psp.sva(0)} -attr vt d
load net {ACC2-5:acc#2.psp.sva(1)} -attr vt d
load net {ACC2-5:acc#2.psp.sva(2)} -attr vt d
load net {ACC2-5:acc#2.psp.sva(3)} -attr vt d
load net {ACC2-5:acc#2.psp.sva(4)} -attr vt d
load net {ACC2-5:acc#2.psp.sva(5)} -attr vt d
load net {ACC2-5:acc#2.psp.sva(6)} -attr vt d
load net {ACC2-5:acc#2.psp.sva(7)} -attr vt d
load net {ACC2-5:acc#2.psp.sva(8)} -attr vt d
load net {ACC2-5:acc#2.psp.sva(9)} -attr vt d
load net {ACC2-5:acc#2.psp.sva(10)} -attr vt d
load net {ACC2-5:acc#2.psp.sva(11)} -attr vt d
load net {ACC2-5:acc#2.psp.sva(12)} -attr vt d
load net {ACC2-5:acc#2.psp.sva(13)} -attr vt d
load net {ACC2-5:acc#2.psp.sva(14)} -attr vt d
load netBundle {ACC2-5:acc#2.psp.sva} 15 {ACC2-5:acc#2.psp.sva(0)} {ACC2-5:acc#2.psp.sva(1)} {ACC2-5:acc#2.psp.sva(2)} {ACC2-5:acc#2.psp.sva(3)} {ACC2-5:acc#2.psp.sva(4)} {ACC2-5:acc#2.psp.sva(5)} {ACC2-5:acc#2.psp.sva(6)} {ACC2-5:acc#2.psp.sva(7)} {ACC2-5:acc#2.psp.sva(8)} {ACC2-5:acc#2.psp.sva(9)} {ACC2-5:acc#2.psp.sva(10)} {ACC2-5:acc#2.psp.sva(11)} {ACC2-5:acc#2.psp.sva(12)} {ACC2-5:acc#2.psp.sva(13)} {ACC2-5:acc#2.psp.sva(14)} -attr xrf 1989 -attr oid 36 -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC2-5:acc#2.psp.sva}
load net {acc.imod#2.sva(0)} -attr vt d
load net {acc.imod#2.sva(1)} -attr vt d
load net {acc.imod#2.sva(2)} -attr vt d
load net {acc.imod#2.sva(3)} -attr vt d
load net {acc.imod#2.sva(4)} -attr vt d
load net {acc.imod#2.sva(5)} -attr vt d
load net {acc.imod#2.sva(6)} -attr vt d
load netBundle {acc.imod#2.sva} 7 {acc.imod#2.sva(0)} {acc.imod#2.sva(1)} {acc.imod#2.sva(2)} {acc.imod#2.sva(3)} {acc.imod#2.sva(4)} {acc.imod#2.sva(5)} {acc.imod#2.sva(6)} -attr xrf 1990 -attr oid 37 -attr vt d -attr @path {/mean_vga/mean_vga:core/acc.imod#2.sva}
load net {FRAME:acc#28.sdt(0)} -attr vt d
load net {FRAME:acc#28.sdt(1)} -attr vt d
load net {FRAME:acc#28.sdt(2)} -attr vt d
load net {FRAME:acc#28.sdt(3)} -attr vt d
load netBundle {FRAME:acc#28.sdt} 4 {FRAME:acc#28.sdt(0)} {FRAME:acc#28.sdt(1)} {FRAME:acc#28.sdt(2)} {FRAME:acc#28.sdt(3)} -attr xrf 1991 -attr oid 38 -attr vt d -attr @path {/mean_vga/mean_vga:core/FRAME:acc#28.sdt}
load net {slc(regs.regs(3).sva)#4.itm(0)} -attr vt d
load net {slc(regs.regs(3).sva)#4.itm(1)} -attr vt d
load net {slc(regs.regs(3).sva)#4.itm(2)} -attr vt d
load net {slc(regs.regs(3).sva)#4.itm(3)} -attr vt d
load net {slc(regs.regs(3).sva)#4.itm(4)} -attr vt d
load net {slc(regs.regs(3).sva)#4.itm(5)} -attr vt d
load net {slc(regs.regs(3).sva)#4.itm(6)} -attr vt d
load net {slc(regs.regs(3).sva)#4.itm(7)} -attr vt d
load net {slc(regs.regs(3).sva)#4.itm(8)} -attr vt d
load net {slc(regs.regs(3).sva)#4.itm(9)} -attr vt d
load netBundle {slc(regs.regs(3).sva)#4.itm} 10 {slc(regs.regs(3).sva)#4.itm(0)} {slc(regs.regs(3).sva)#4.itm(1)} {slc(regs.regs(3).sva)#4.itm(2)} {slc(regs.regs(3).sva)#4.itm(3)} {slc(regs.regs(3).sva)#4.itm(4)} {slc(regs.regs(3).sva)#4.itm(5)} {slc(regs.regs(3).sva)#4.itm(6)} {slc(regs.regs(3).sva)#4.itm(7)} {slc(regs.regs(3).sva)#4.itm(8)} {slc(regs.regs(3).sva)#4.itm(9)} -attr xrf 1992 -attr oid 39 -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(regs.regs(3).sva)#4.itm}
load net {slc(regs.regs(3).sva)#3.itm(0)} -attr vt d
load net {slc(regs.regs(3).sva)#3.itm(1)} -attr vt d
load net {slc(regs.regs(3).sva)#3.itm(2)} -attr vt d
load net {slc(regs.regs(3).sva)#3.itm(3)} -attr vt d
load net {slc(regs.regs(3).sva)#3.itm(4)} -attr vt d
load net {slc(regs.regs(3).sva)#3.itm(5)} -attr vt d
load net {slc(regs.regs(3).sva)#3.itm(6)} -attr vt d
load net {slc(regs.regs(3).sva)#3.itm(7)} -attr vt d
load net {slc(regs.regs(3).sva)#3.itm(8)} -attr vt d
load net {slc(regs.regs(3).sva)#3.itm(9)} -attr vt d
load netBundle {slc(regs.regs(3).sva)#3.itm} 10 {slc(regs.regs(3).sva)#3.itm(0)} {slc(regs.regs(3).sva)#3.itm(1)} {slc(regs.regs(3).sva)#3.itm(2)} {slc(regs.regs(3).sva)#3.itm(3)} {slc(regs.regs(3).sva)#3.itm(4)} {slc(regs.regs(3).sva)#3.itm(5)} {slc(regs.regs(3).sva)#3.itm(6)} {slc(regs.regs(3).sva)#3.itm(7)} {slc(regs.regs(3).sva)#3.itm(8)} {slc(regs.regs(3).sva)#3.itm(9)} -attr xrf 1993 -attr oid 40 -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(regs.regs(3).sva)#3.itm}
load net {slc(regs.regs(3).sva)#2.itm(0)} -attr vt d
load net {slc(regs.regs(3).sva)#2.itm(1)} -attr vt d
load net {slc(regs.regs(3).sva)#2.itm(2)} -attr vt d
load net {slc(regs.regs(3).sva)#2.itm(3)} -attr vt d
load net {slc(regs.regs(3).sva)#2.itm(4)} -attr vt d
load net {slc(regs.regs(3).sva)#2.itm(5)} -attr vt d
load net {slc(regs.regs(3).sva)#2.itm(6)} -attr vt d
load net {slc(regs.regs(3).sva)#2.itm(7)} -attr vt d
load net {slc(regs.regs(3).sva)#2.itm(8)} -attr vt d
load net {slc(regs.regs(3).sva)#2.itm(9)} -attr vt d
load netBundle {slc(regs.regs(3).sva)#2.itm} 10 {slc(regs.regs(3).sva)#2.itm(0)} {slc(regs.regs(3).sva)#2.itm(1)} {slc(regs.regs(3).sva)#2.itm(2)} {slc(regs.regs(3).sva)#2.itm(3)} {slc(regs.regs(3).sva)#2.itm(4)} {slc(regs.regs(3).sva)#2.itm(5)} {slc(regs.regs(3).sva)#2.itm(6)} {slc(regs.regs(3).sva)#2.itm(7)} {slc(regs.regs(3).sva)#2.itm(8)} {slc(regs.regs(3).sva)#2.itm(9)} -attr xrf 1994 -attr oid 41 -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(regs.regs(3).sva)#2.itm}
load net {slc(regs.regs(3).sva)#1.itm(0)} -attr vt d
load net {slc(regs.regs(3).sva)#1.itm(1)} -attr vt d
load net {slc(regs.regs(3).sva)#1.itm(2)} -attr vt d
load net {slc(regs.regs(3).sva)#1.itm(3)} -attr vt d
load net {slc(regs.regs(3).sva)#1.itm(4)} -attr vt d
load net {slc(regs.regs(3).sva)#1.itm(5)} -attr vt d
load net {slc(regs.regs(3).sva)#1.itm(6)} -attr vt d
load net {slc(regs.regs(3).sva)#1.itm(7)} -attr vt d
load net {slc(regs.regs(3).sva)#1.itm(8)} -attr vt d
load net {slc(regs.regs(3).sva)#1.itm(9)} -attr vt d
load netBundle {slc(regs.regs(3).sva)#1.itm} 10 {slc(regs.regs(3).sva)#1.itm(0)} {slc(regs.regs(3).sva)#1.itm(1)} {slc(regs.regs(3).sva)#1.itm(2)} {slc(regs.regs(3).sva)#1.itm(3)} {slc(regs.regs(3).sva)#1.itm(4)} {slc(regs.regs(3).sva)#1.itm(5)} {slc(regs.regs(3).sva)#1.itm(6)} {slc(regs.regs(3).sva)#1.itm(7)} {slc(regs.regs(3).sva)#1.itm(8)} {slc(regs.regs(3).sva)#1.itm(9)} -attr xrf 1995 -attr oid 42 -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(regs.regs(3).sva)#1.itm}
load net {slc(regs.regs(3).sva).itm(0)} -attr vt d
load net {slc(regs.regs(3).sva).itm(1)} -attr vt d
load net {slc(regs.regs(3).sva).itm(2)} -attr vt d
load net {slc(regs.regs(3).sva).itm(3)} -attr vt d
load net {slc(regs.regs(3).sva).itm(4)} -attr vt d
load net {slc(regs.regs(3).sva).itm(5)} -attr vt d
load net {slc(regs.regs(3).sva).itm(6)} -attr vt d
load net {slc(regs.regs(3).sva).itm(7)} -attr vt d
load net {slc(regs.regs(3).sva).itm(8)} -attr vt d
load net {slc(regs.regs(3).sva).itm(9)} -attr vt d
load netBundle {slc(regs.regs(3).sva).itm} 10 {slc(regs.regs(3).sva).itm(0)} {slc(regs.regs(3).sva).itm(1)} {slc(regs.regs(3).sva).itm(2)} {slc(regs.regs(3).sva).itm(3)} {slc(regs.regs(3).sva).itm(4)} {slc(regs.regs(3).sva).itm(5)} {slc(regs.regs(3).sva).itm(6)} {slc(regs.regs(3).sva).itm(7)} {slc(regs.regs(3).sva).itm(8)} {slc(regs.regs(3).sva).itm(9)} -attr xrf 1996 -attr oid 43 -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(regs.regs(3).sva).itm}
load net {slc(regs.regs(3).sva)#9.itm(0)} -attr vt d
load net {slc(regs.regs(3).sva)#9.itm(1)} -attr vt d
load net {slc(regs.regs(3).sva)#9.itm(2)} -attr vt d
load net {slc(regs.regs(3).sva)#9.itm(3)} -attr vt d
load net {slc(regs.regs(3).sva)#9.itm(4)} -attr vt d
load net {slc(regs.regs(3).sva)#9.itm(5)} -attr vt d
load net {slc(regs.regs(3).sva)#9.itm(6)} -attr vt d
load net {slc(regs.regs(3).sva)#9.itm(7)} -attr vt d
load net {slc(regs.regs(3).sva)#9.itm(8)} -attr vt d
load net {slc(regs.regs(3).sva)#9.itm(9)} -attr vt d
load netBundle {slc(regs.regs(3).sva)#9.itm} 10 {slc(regs.regs(3).sva)#9.itm(0)} {slc(regs.regs(3).sva)#9.itm(1)} {slc(regs.regs(3).sva)#9.itm(2)} {slc(regs.regs(3).sva)#9.itm(3)} {slc(regs.regs(3).sva)#9.itm(4)} {slc(regs.regs(3).sva)#9.itm(5)} {slc(regs.regs(3).sva)#9.itm(6)} {slc(regs.regs(3).sva)#9.itm(7)} {slc(regs.regs(3).sva)#9.itm(8)} {slc(regs.regs(3).sva)#9.itm(9)} -attr xrf 1997 -attr oid 44 -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(regs.regs(3).sva)#9.itm}
load net {slc(regs.regs(3).sva)#8.itm(0)} -attr vt d
load net {slc(regs.regs(3).sva)#8.itm(1)} -attr vt d
load net {slc(regs.regs(3).sva)#8.itm(2)} -attr vt d
load net {slc(regs.regs(3).sva)#8.itm(3)} -attr vt d
load net {slc(regs.regs(3).sva)#8.itm(4)} -attr vt d
load net {slc(regs.regs(3).sva)#8.itm(5)} -attr vt d
load net {slc(regs.regs(3).sva)#8.itm(6)} -attr vt d
load net {slc(regs.regs(3).sva)#8.itm(7)} -attr vt d
load net {slc(regs.regs(3).sva)#8.itm(8)} -attr vt d
load net {slc(regs.regs(3).sva)#8.itm(9)} -attr vt d
load netBundle {slc(regs.regs(3).sva)#8.itm} 10 {slc(regs.regs(3).sva)#8.itm(0)} {slc(regs.regs(3).sva)#8.itm(1)} {slc(regs.regs(3).sva)#8.itm(2)} {slc(regs.regs(3).sva)#8.itm(3)} {slc(regs.regs(3).sva)#8.itm(4)} {slc(regs.regs(3).sva)#8.itm(5)} {slc(regs.regs(3).sva)#8.itm(6)} {slc(regs.regs(3).sva)#8.itm(7)} {slc(regs.regs(3).sva)#8.itm(8)} {slc(regs.regs(3).sva)#8.itm(9)} -attr xrf 1998 -attr oid 45 -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(regs.regs(3).sva)#8.itm}
load net {slc(regs.regs(3).sva)#7.itm(0)} -attr vt d
load net {slc(regs.regs(3).sva)#7.itm(1)} -attr vt d
load net {slc(regs.regs(3).sva)#7.itm(2)} -attr vt d
load net {slc(regs.regs(3).sva)#7.itm(3)} -attr vt d
load net {slc(regs.regs(3).sva)#7.itm(4)} -attr vt d
load net {slc(regs.regs(3).sva)#7.itm(5)} -attr vt d
load net {slc(regs.regs(3).sva)#7.itm(6)} -attr vt d
load net {slc(regs.regs(3).sva)#7.itm(7)} -attr vt d
load net {slc(regs.regs(3).sva)#7.itm(8)} -attr vt d
load net {slc(regs.regs(3).sva)#7.itm(9)} -attr vt d
load netBundle {slc(regs.regs(3).sva)#7.itm} 10 {slc(regs.regs(3).sva)#7.itm(0)} {slc(regs.regs(3).sva)#7.itm(1)} {slc(regs.regs(3).sva)#7.itm(2)} {slc(regs.regs(3).sva)#7.itm(3)} {slc(regs.regs(3).sva)#7.itm(4)} {slc(regs.regs(3).sva)#7.itm(5)} {slc(regs.regs(3).sva)#7.itm(6)} {slc(regs.regs(3).sva)#7.itm(7)} {slc(regs.regs(3).sva)#7.itm(8)} {slc(regs.regs(3).sva)#7.itm(9)} -attr xrf 1999 -attr oid 46 -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(regs.regs(3).sva)#7.itm}
load net {slc(regs.regs(3).sva)#6.itm(0)} -attr vt d
load net {slc(regs.regs(3).sva)#6.itm(1)} -attr vt d
load net {slc(regs.regs(3).sva)#6.itm(2)} -attr vt d
load net {slc(regs.regs(3).sva)#6.itm(3)} -attr vt d
load net {slc(regs.regs(3).sva)#6.itm(4)} -attr vt d
load net {slc(regs.regs(3).sva)#6.itm(5)} -attr vt d
load net {slc(regs.regs(3).sva)#6.itm(6)} -attr vt d
load net {slc(regs.regs(3).sva)#6.itm(7)} -attr vt d
load net {slc(regs.regs(3).sva)#6.itm(8)} -attr vt d
load net {slc(regs.regs(3).sva)#6.itm(9)} -attr vt d
load netBundle {slc(regs.regs(3).sva)#6.itm} 10 {slc(regs.regs(3).sva)#6.itm(0)} {slc(regs.regs(3).sva)#6.itm(1)} {slc(regs.regs(3).sva)#6.itm(2)} {slc(regs.regs(3).sva)#6.itm(3)} {slc(regs.regs(3).sva)#6.itm(4)} {slc(regs.regs(3).sva)#6.itm(5)} {slc(regs.regs(3).sva)#6.itm(6)} {slc(regs.regs(3).sva)#6.itm(7)} {slc(regs.regs(3).sva)#6.itm(8)} {slc(regs.regs(3).sva)#6.itm(9)} -attr xrf 2000 -attr oid 47 -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(regs.regs(3).sva)#6.itm}
load net {slc(regs.regs(3).sva)#5.itm(0)} -attr vt d
load net {slc(regs.regs(3).sva)#5.itm(1)} -attr vt d
load net {slc(regs.regs(3).sva)#5.itm(2)} -attr vt d
load net {slc(regs.regs(3).sva)#5.itm(3)} -attr vt d
load net {slc(regs.regs(3).sva)#5.itm(4)} -attr vt d
load net {slc(regs.regs(3).sva)#5.itm(5)} -attr vt d
load net {slc(regs.regs(3).sva)#5.itm(6)} -attr vt d
load net {slc(regs.regs(3).sva)#5.itm(7)} -attr vt d
load net {slc(regs.regs(3).sva)#5.itm(8)} -attr vt d
load net {slc(regs.regs(3).sva)#5.itm(9)} -attr vt d
load netBundle {slc(regs.regs(3).sva)#5.itm} 10 {slc(regs.regs(3).sva)#5.itm(0)} {slc(regs.regs(3).sva)#5.itm(1)} {slc(regs.regs(3).sva)#5.itm(2)} {slc(regs.regs(3).sva)#5.itm(3)} {slc(regs.regs(3).sva)#5.itm(4)} {slc(regs.regs(3).sva)#5.itm(5)} {slc(regs.regs(3).sva)#5.itm(6)} {slc(regs.regs(3).sva)#5.itm(7)} {slc(regs.regs(3).sva)#5.itm(8)} {slc(regs.regs(3).sva)#5.itm(9)} -attr xrf 2001 -attr oid 48 -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(regs.regs(3).sva)#5.itm}
load net {slc(regs.regs(3).sva)#14.itm(0)} -attr vt d
load net {slc(regs.regs(3).sva)#14.itm(1)} -attr vt d
load net {slc(regs.regs(3).sva)#14.itm(2)} -attr vt d
load net {slc(regs.regs(3).sva)#14.itm(3)} -attr vt d
load net {slc(regs.regs(3).sva)#14.itm(4)} -attr vt d
load net {slc(regs.regs(3).sva)#14.itm(5)} -attr vt d
load net {slc(regs.regs(3).sva)#14.itm(6)} -attr vt d
load net {slc(regs.regs(3).sva)#14.itm(7)} -attr vt d
load net {slc(regs.regs(3).sva)#14.itm(8)} -attr vt d
load net {slc(regs.regs(3).sva)#14.itm(9)} -attr vt d
load netBundle {slc(regs.regs(3).sva)#14.itm} 10 {slc(regs.regs(3).sva)#14.itm(0)} {slc(regs.regs(3).sva)#14.itm(1)} {slc(regs.regs(3).sva)#14.itm(2)} {slc(regs.regs(3).sva)#14.itm(3)} {slc(regs.regs(3).sva)#14.itm(4)} {slc(regs.regs(3).sva)#14.itm(5)} {slc(regs.regs(3).sva)#14.itm(6)} {slc(regs.regs(3).sva)#14.itm(7)} {slc(regs.regs(3).sva)#14.itm(8)} {slc(regs.regs(3).sva)#14.itm(9)} -attr xrf 2002 -attr oid 49 -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(regs.regs(3).sva)#14.itm}
load net {slc(regs.regs(3).sva)#13.itm(0)} -attr vt d
load net {slc(regs.regs(3).sva)#13.itm(1)} -attr vt d
load net {slc(regs.regs(3).sva)#13.itm(2)} -attr vt d
load net {slc(regs.regs(3).sva)#13.itm(3)} -attr vt d
load net {slc(regs.regs(3).sva)#13.itm(4)} -attr vt d
load net {slc(regs.regs(3).sva)#13.itm(5)} -attr vt d
load net {slc(regs.regs(3).sva)#13.itm(6)} -attr vt d
load net {slc(regs.regs(3).sva)#13.itm(7)} -attr vt d
load net {slc(regs.regs(3).sva)#13.itm(8)} -attr vt d
load net {slc(regs.regs(3).sva)#13.itm(9)} -attr vt d
load netBundle {slc(regs.regs(3).sva)#13.itm} 10 {slc(regs.regs(3).sva)#13.itm(0)} {slc(regs.regs(3).sva)#13.itm(1)} {slc(regs.regs(3).sva)#13.itm(2)} {slc(regs.regs(3).sva)#13.itm(3)} {slc(regs.regs(3).sva)#13.itm(4)} {slc(regs.regs(3).sva)#13.itm(5)} {slc(regs.regs(3).sva)#13.itm(6)} {slc(regs.regs(3).sva)#13.itm(7)} {slc(regs.regs(3).sva)#13.itm(8)} {slc(regs.regs(3).sva)#13.itm(9)} -attr xrf 2003 -attr oid 50 -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(regs.regs(3).sva)#13.itm}
load net {slc(regs.regs(3).sva)#12.itm(0)} -attr vt d
load net {slc(regs.regs(3).sva)#12.itm(1)} -attr vt d
load net {slc(regs.regs(3).sva)#12.itm(2)} -attr vt d
load net {slc(regs.regs(3).sva)#12.itm(3)} -attr vt d
load net {slc(regs.regs(3).sva)#12.itm(4)} -attr vt d
load net {slc(regs.regs(3).sva)#12.itm(5)} -attr vt d
load net {slc(regs.regs(3).sva)#12.itm(6)} -attr vt d
load net {slc(regs.regs(3).sva)#12.itm(7)} -attr vt d
load net {slc(regs.regs(3).sva)#12.itm(8)} -attr vt d
load net {slc(regs.regs(3).sva)#12.itm(9)} -attr vt d
load netBundle {slc(regs.regs(3).sva)#12.itm} 10 {slc(regs.regs(3).sva)#12.itm(0)} {slc(regs.regs(3).sva)#12.itm(1)} {slc(regs.regs(3).sva)#12.itm(2)} {slc(regs.regs(3).sva)#12.itm(3)} {slc(regs.regs(3).sva)#12.itm(4)} {slc(regs.regs(3).sva)#12.itm(5)} {slc(regs.regs(3).sva)#12.itm(6)} {slc(regs.regs(3).sva)#12.itm(7)} {slc(regs.regs(3).sva)#12.itm(8)} {slc(regs.regs(3).sva)#12.itm(9)} -attr xrf 2004 -attr oid 51 -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(regs.regs(3).sva)#12.itm}
load net {slc(regs.regs(3).sva)#11.itm(0)} -attr vt d
load net {slc(regs.regs(3).sva)#11.itm(1)} -attr vt d
load net {slc(regs.regs(3).sva)#11.itm(2)} -attr vt d
load net {slc(regs.regs(3).sva)#11.itm(3)} -attr vt d
load net {slc(regs.regs(3).sva)#11.itm(4)} -attr vt d
load net {slc(regs.regs(3).sva)#11.itm(5)} -attr vt d
load net {slc(regs.regs(3).sva)#11.itm(6)} -attr vt d
load net {slc(regs.regs(3).sva)#11.itm(7)} -attr vt d
load net {slc(regs.regs(3).sva)#11.itm(8)} -attr vt d
load net {slc(regs.regs(3).sva)#11.itm(9)} -attr vt d
load netBundle {slc(regs.regs(3).sva)#11.itm} 10 {slc(regs.regs(3).sva)#11.itm(0)} {slc(regs.regs(3).sva)#11.itm(1)} {slc(regs.regs(3).sva)#11.itm(2)} {slc(regs.regs(3).sva)#11.itm(3)} {slc(regs.regs(3).sva)#11.itm(4)} {slc(regs.regs(3).sva)#11.itm(5)} {slc(regs.regs(3).sva)#11.itm(6)} {slc(regs.regs(3).sva)#11.itm(7)} {slc(regs.regs(3).sva)#11.itm(8)} {slc(regs.regs(3).sva)#11.itm(9)} -attr xrf 2005 -attr oid 52 -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(regs.regs(3).sva)#11.itm}
load net {slc(regs.regs(3).sva)#10.itm(0)} -attr vt d
load net {slc(regs.regs(3).sva)#10.itm(1)} -attr vt d
load net {slc(regs.regs(3).sva)#10.itm(2)} -attr vt d
load net {slc(regs.regs(3).sva)#10.itm(3)} -attr vt d
load net {slc(regs.regs(3).sva)#10.itm(4)} -attr vt d
load net {slc(regs.regs(3).sva)#10.itm(5)} -attr vt d
load net {slc(regs.regs(3).sva)#10.itm(6)} -attr vt d
load net {slc(regs.regs(3).sva)#10.itm(7)} -attr vt d
load net {slc(regs.regs(3).sva)#10.itm(8)} -attr vt d
load net {slc(regs.regs(3).sva)#10.itm(9)} -attr vt d
load netBundle {slc(regs.regs(3).sva)#10.itm} 10 {slc(regs.regs(3).sva)#10.itm(0)} {slc(regs.regs(3).sva)#10.itm(1)} {slc(regs.regs(3).sva)#10.itm(2)} {slc(regs.regs(3).sva)#10.itm(3)} {slc(regs.regs(3).sva)#10.itm(4)} {slc(regs.regs(3).sva)#10.itm(5)} {slc(regs.regs(3).sva)#10.itm(6)} {slc(regs.regs(3).sva)#10.itm(7)} {slc(regs.regs(3).sva)#10.itm(8)} {slc(regs.regs(3).sva)#10.itm(9)} -attr xrf 2006 -attr oid 53 -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(regs.regs(3).sva)#10.itm}
load net {ACC1:acc#53.itm(0)} -attr vt d
load net {ACC1:acc#53.itm(1)} -attr vt d
load net {ACC1:acc#53.itm(2)} -attr vt d
load net {ACC1:acc#53.itm(3)} -attr vt d
load net {ACC1:acc#53.itm(4)} -attr vt d
load net {ACC1:acc#53.itm(5)} -attr vt d
load net {ACC1:acc#53.itm(6)} -attr vt d
load net {ACC1:acc#53.itm(7)} -attr vt d
load net {ACC1:acc#53.itm(8)} -attr vt d
load net {ACC1:acc#53.itm(9)} -attr vt d
load net {ACC1:acc#53.itm(10)} -attr vt d
load net {ACC1:acc#53.itm(11)} -attr vt d
load net {ACC1:acc#53.itm(12)} -attr vt d
load net {ACC1:acc#53.itm(13)} -attr vt d
load netBundle {ACC1:acc#53.itm} 14 {ACC1:acc#53.itm(0)} {ACC1:acc#53.itm(1)} {ACC1:acc#53.itm(2)} {ACC1:acc#53.itm(3)} {ACC1:acc#53.itm(4)} {ACC1:acc#53.itm(5)} {ACC1:acc#53.itm(6)} {ACC1:acc#53.itm(7)} {ACC1:acc#53.itm(8)} {ACC1:acc#53.itm(9)} {ACC1:acc#53.itm(10)} {ACC1:acc#53.itm(11)} {ACC1:acc#53.itm(12)} {ACC1:acc#53.itm(13)} -attr xrf 2007 -attr oid 54 -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#53.itm}
load net {ACC1:acc#51.itm(0)} -attr vt d
load net {ACC1:acc#51.itm(1)} -attr vt d
load net {ACC1:acc#51.itm(2)} -attr vt d
load net {ACC1:acc#51.itm(3)} -attr vt d
load net {ACC1:acc#51.itm(4)} -attr vt d
load net {ACC1:acc#51.itm(5)} -attr vt d
load net {ACC1:acc#51.itm(6)} -attr vt d
load net {ACC1:acc#51.itm(7)} -attr vt d
load net {ACC1:acc#51.itm(8)} -attr vt d
load net {ACC1:acc#51.itm(9)} -attr vt d
load net {ACC1:acc#51.itm(10)} -attr vt d
load net {ACC1:acc#51.itm(11)} -attr vt d
load net {ACC1:acc#51.itm(12)} -attr vt d
load netBundle {ACC1:acc#51.itm} 13 {ACC1:acc#51.itm(0)} {ACC1:acc#51.itm(1)} {ACC1:acc#51.itm(2)} {ACC1:acc#51.itm(3)} {ACC1:acc#51.itm(4)} {ACC1:acc#51.itm(5)} {ACC1:acc#51.itm(6)} {ACC1:acc#51.itm(7)} {ACC1:acc#51.itm(8)} {ACC1:acc#51.itm(9)} {ACC1:acc#51.itm(10)} {ACC1:acc#51.itm(11)} {ACC1:acc#51.itm(12)} -attr xrf 2008 -attr oid 55 -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#51.itm}
load net {ACC1:acc#47.itm(0)} -attr vt d
load net {ACC1:acc#47.itm(1)} -attr vt d
load net {ACC1:acc#47.itm(2)} -attr vt d
load net {ACC1:acc#47.itm(3)} -attr vt d
load net {ACC1:acc#47.itm(4)} -attr vt d
load net {ACC1:acc#47.itm(5)} -attr vt d
load net {ACC1:acc#47.itm(6)} -attr vt d
load net {ACC1:acc#47.itm(7)} -attr vt d
load net {ACC1:acc#47.itm(8)} -attr vt d
load net {ACC1:acc#47.itm(9)} -attr vt d
load net {ACC1:acc#47.itm(10)} -attr vt d
load net {ACC1:acc#47.itm(11)} -attr vt d
load netBundle {ACC1:acc#47.itm} 12 {ACC1:acc#47.itm(0)} {ACC1:acc#47.itm(1)} {ACC1:acc#47.itm(2)} {ACC1:acc#47.itm(3)} {ACC1:acc#47.itm(4)} {ACC1:acc#47.itm(5)} {ACC1:acc#47.itm(6)} {ACC1:acc#47.itm(7)} {ACC1:acc#47.itm(8)} {ACC1:acc#47.itm(9)} {ACC1:acc#47.itm(10)} {ACC1:acc#47.itm(11)} -attr xrf 2009 -attr oid 56 -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#47.itm}
load net {ACC1:acc#39.itm(0)} -attr vt d
load net {ACC1:acc#39.itm(1)} -attr vt d
load net {ACC1:acc#39.itm(2)} -attr vt d
load net {ACC1:acc#39.itm(3)} -attr vt d
load net {ACC1:acc#39.itm(4)} -attr vt d
load net {ACC1:acc#39.itm(5)} -attr vt d
load net {ACC1:acc#39.itm(6)} -attr vt d
load net {ACC1:acc#39.itm(7)} -attr vt d
load net {ACC1:acc#39.itm(8)} -attr vt d
load net {ACC1:acc#39.itm(9)} -attr vt d
load net {ACC1:acc#39.itm(10)} -attr vt d
load netBundle {ACC1:acc#39.itm} 11 {ACC1:acc#39.itm(0)} {ACC1:acc#39.itm(1)} {ACC1:acc#39.itm(2)} {ACC1:acc#39.itm(3)} {ACC1:acc#39.itm(4)} {ACC1:acc#39.itm(5)} {ACC1:acc#39.itm(6)} {ACC1:acc#39.itm(7)} {ACC1:acc#39.itm(8)} {ACC1:acc#39.itm(9)} {ACC1:acc#39.itm(10)} -attr xrf 2010 -attr oid 57 -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#39.itm}
load net {slc(regs.regs(2).sva#1)#10.itm(0)} -attr vt d
load net {slc(regs.regs(2).sva#1)#10.itm(1)} -attr vt d
load net {slc(regs.regs(2).sva#1)#10.itm(2)} -attr vt d
load net {slc(regs.regs(2).sva#1)#10.itm(3)} -attr vt d
load net {slc(regs.regs(2).sva#1)#10.itm(4)} -attr vt d
load net {slc(regs.regs(2).sva#1)#10.itm(5)} -attr vt d
load net {slc(regs.regs(2).sva#1)#10.itm(6)} -attr vt d
load net {slc(regs.regs(2).sva#1)#10.itm(7)} -attr vt d
load net {slc(regs.regs(2).sva#1)#10.itm(8)} -attr vt d
load net {slc(regs.regs(2).sva#1)#10.itm(9)} -attr vt d
load netBundle {slc(regs.regs(2).sva#1)#10.itm} 10 {slc(regs.regs(2).sva#1)#10.itm(0)} {slc(regs.regs(2).sva#1)#10.itm(1)} {slc(regs.regs(2).sva#1)#10.itm(2)} {slc(regs.regs(2).sva#1)#10.itm(3)} {slc(regs.regs(2).sva#1)#10.itm(4)} {slc(regs.regs(2).sva#1)#10.itm(5)} {slc(regs.regs(2).sva#1)#10.itm(6)} {slc(regs.regs(2).sva#1)#10.itm(7)} {slc(regs.regs(2).sva#1)#10.itm(8)} {slc(regs.regs(2).sva#1)#10.itm(9)} -attr xrf 2011 -attr oid 58 -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(regs.regs(2).sva#1)#10.itm}
load net {slc(regs.regs(2).sva#1)#11.itm(0)} -attr vt d
load net {slc(regs.regs(2).sva#1)#11.itm(1)} -attr vt d
load net {slc(regs.regs(2).sva#1)#11.itm(2)} -attr vt d
load net {slc(regs.regs(2).sva#1)#11.itm(3)} -attr vt d
load net {slc(regs.regs(2).sva#1)#11.itm(4)} -attr vt d
load net {slc(regs.regs(2).sva#1)#11.itm(5)} -attr vt d
load net {slc(regs.regs(2).sva#1)#11.itm(6)} -attr vt d
load net {slc(regs.regs(2).sva#1)#11.itm(7)} -attr vt d
load net {slc(regs.regs(2).sva#1)#11.itm(8)} -attr vt d
load net {slc(regs.regs(2).sva#1)#11.itm(9)} -attr vt d
load netBundle {slc(regs.regs(2).sva#1)#11.itm} 10 {slc(regs.regs(2).sva#1)#11.itm(0)} {slc(regs.regs(2).sva#1)#11.itm(1)} {slc(regs.regs(2).sva#1)#11.itm(2)} {slc(regs.regs(2).sva#1)#11.itm(3)} {slc(regs.regs(2).sva#1)#11.itm(4)} {slc(regs.regs(2).sva#1)#11.itm(5)} {slc(regs.regs(2).sva#1)#11.itm(6)} {slc(regs.regs(2).sva#1)#11.itm(7)} {slc(regs.regs(2).sva#1)#11.itm(8)} {slc(regs.regs(2).sva#1)#11.itm(9)} -attr xrf 2012 -attr oid 59 -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(regs.regs(2).sva#1)#11.itm}
load net {ACC1:acc#38.itm(0)} -attr vt d
load net {ACC1:acc#38.itm(1)} -attr vt d
load net {ACC1:acc#38.itm(2)} -attr vt d
load net {ACC1:acc#38.itm(3)} -attr vt d
load net {ACC1:acc#38.itm(4)} -attr vt d
load net {ACC1:acc#38.itm(5)} -attr vt d
load net {ACC1:acc#38.itm(6)} -attr vt d
load net {ACC1:acc#38.itm(7)} -attr vt d
load net {ACC1:acc#38.itm(8)} -attr vt d
load net {ACC1:acc#38.itm(9)} -attr vt d
load net {ACC1:acc#38.itm(10)} -attr vt d
load netBundle {ACC1:acc#38.itm} 11 {ACC1:acc#38.itm(0)} {ACC1:acc#38.itm(1)} {ACC1:acc#38.itm(2)} {ACC1:acc#38.itm(3)} {ACC1:acc#38.itm(4)} {ACC1:acc#38.itm(5)} {ACC1:acc#38.itm(6)} {ACC1:acc#38.itm(7)} {ACC1:acc#38.itm(8)} {ACC1:acc#38.itm(9)} {ACC1:acc#38.itm(10)} -attr xrf 2013 -attr oid 60 -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#38.itm}
load net {slc(regs.regs(2).sva#1)#12.itm(0)} -attr vt d
load net {slc(regs.regs(2).sva#1)#12.itm(1)} -attr vt d
load net {slc(regs.regs(2).sva#1)#12.itm(2)} -attr vt d
load net {slc(regs.regs(2).sva#1)#12.itm(3)} -attr vt d
load net {slc(regs.regs(2).sva#1)#12.itm(4)} -attr vt d
load net {slc(regs.regs(2).sva#1)#12.itm(5)} -attr vt d
load net {slc(regs.regs(2).sva#1)#12.itm(6)} -attr vt d
load net {slc(regs.regs(2).sva#1)#12.itm(7)} -attr vt d
load net {slc(regs.regs(2).sva#1)#12.itm(8)} -attr vt d
load net {slc(regs.regs(2).sva#1)#12.itm(9)} -attr vt d
load netBundle {slc(regs.regs(2).sva#1)#12.itm} 10 {slc(regs.regs(2).sva#1)#12.itm(0)} {slc(regs.regs(2).sva#1)#12.itm(1)} {slc(regs.regs(2).sva#1)#12.itm(2)} {slc(regs.regs(2).sva#1)#12.itm(3)} {slc(regs.regs(2).sva#1)#12.itm(4)} {slc(regs.regs(2).sva#1)#12.itm(5)} {slc(regs.regs(2).sva#1)#12.itm(6)} {slc(regs.regs(2).sva#1)#12.itm(7)} {slc(regs.regs(2).sva#1)#12.itm(8)} {slc(regs.regs(2).sva#1)#12.itm(9)} -attr xrf 2014 -attr oid 61 -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(regs.regs(2).sva#1)#12.itm}
load net {slc(regs.regs(2).sva#1)#13.itm(0)} -attr vt d
load net {slc(regs.regs(2).sva#1)#13.itm(1)} -attr vt d
load net {slc(regs.regs(2).sva#1)#13.itm(2)} -attr vt d
load net {slc(regs.regs(2).sva#1)#13.itm(3)} -attr vt d
load net {slc(regs.regs(2).sva#1)#13.itm(4)} -attr vt d
load net {slc(regs.regs(2).sva#1)#13.itm(5)} -attr vt d
load net {slc(regs.regs(2).sva#1)#13.itm(6)} -attr vt d
load net {slc(regs.regs(2).sva#1)#13.itm(7)} -attr vt d
load net {slc(regs.regs(2).sva#1)#13.itm(8)} -attr vt d
load net {slc(regs.regs(2).sva#1)#13.itm(9)} -attr vt d
load netBundle {slc(regs.regs(2).sva#1)#13.itm} 10 {slc(regs.regs(2).sva#1)#13.itm(0)} {slc(regs.regs(2).sva#1)#13.itm(1)} {slc(regs.regs(2).sva#1)#13.itm(2)} {slc(regs.regs(2).sva#1)#13.itm(3)} {slc(regs.regs(2).sva#1)#13.itm(4)} {slc(regs.regs(2).sva#1)#13.itm(5)} {slc(regs.regs(2).sva#1)#13.itm(6)} {slc(regs.regs(2).sva#1)#13.itm(7)} {slc(regs.regs(2).sva#1)#13.itm(8)} {slc(regs.regs(2).sva#1)#13.itm(9)} -attr xrf 2015 -attr oid 62 -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(regs.regs(2).sva#1)#13.itm}
load net {ACC1:acc#46.itm(0)} -attr vt d
load net {ACC1:acc#46.itm(1)} -attr vt d
load net {ACC1:acc#46.itm(2)} -attr vt d
load net {ACC1:acc#46.itm(3)} -attr vt d
load net {ACC1:acc#46.itm(4)} -attr vt d
load net {ACC1:acc#46.itm(5)} -attr vt d
load net {ACC1:acc#46.itm(6)} -attr vt d
load net {ACC1:acc#46.itm(7)} -attr vt d
load net {ACC1:acc#46.itm(8)} -attr vt d
load net {ACC1:acc#46.itm(9)} -attr vt d
load net {ACC1:acc#46.itm(10)} -attr vt d
load net {ACC1:acc#46.itm(11)} -attr vt d
load netBundle {ACC1:acc#46.itm} 12 {ACC1:acc#46.itm(0)} {ACC1:acc#46.itm(1)} {ACC1:acc#46.itm(2)} {ACC1:acc#46.itm(3)} {ACC1:acc#46.itm(4)} {ACC1:acc#46.itm(5)} {ACC1:acc#46.itm(6)} {ACC1:acc#46.itm(7)} {ACC1:acc#46.itm(8)} {ACC1:acc#46.itm(9)} {ACC1:acc#46.itm(10)} {ACC1:acc#46.itm(11)} -attr xrf 2016 -attr oid 63 -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#46.itm}
load net {ACC1:acc#37.itm(0)} -attr vt d
load net {ACC1:acc#37.itm(1)} -attr vt d
load net {ACC1:acc#37.itm(2)} -attr vt d
load net {ACC1:acc#37.itm(3)} -attr vt d
load net {ACC1:acc#37.itm(4)} -attr vt d
load net {ACC1:acc#37.itm(5)} -attr vt d
load net {ACC1:acc#37.itm(6)} -attr vt d
load net {ACC1:acc#37.itm(7)} -attr vt d
load net {ACC1:acc#37.itm(8)} -attr vt d
load net {ACC1:acc#37.itm(9)} -attr vt d
load net {ACC1:acc#37.itm(10)} -attr vt d
load netBundle {ACC1:acc#37.itm} 11 {ACC1:acc#37.itm(0)} {ACC1:acc#37.itm(1)} {ACC1:acc#37.itm(2)} {ACC1:acc#37.itm(3)} {ACC1:acc#37.itm(4)} {ACC1:acc#37.itm(5)} {ACC1:acc#37.itm(6)} {ACC1:acc#37.itm(7)} {ACC1:acc#37.itm(8)} {ACC1:acc#37.itm(9)} {ACC1:acc#37.itm(10)} -attr xrf 2017 -attr oid 64 -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#37.itm}
load net {slc(regs.regs(3).sva#1)#10.itm(0)} -attr vt d
load net {slc(regs.regs(3).sva#1)#10.itm(1)} -attr vt d
load net {slc(regs.regs(3).sva#1)#10.itm(2)} -attr vt d
load net {slc(regs.regs(3).sva#1)#10.itm(3)} -attr vt d
load net {slc(regs.regs(3).sva#1)#10.itm(4)} -attr vt d
load net {slc(regs.regs(3).sva#1)#10.itm(5)} -attr vt d
load net {slc(regs.regs(3).sva#1)#10.itm(6)} -attr vt d
load net {slc(regs.regs(3).sva#1)#10.itm(7)} -attr vt d
load net {slc(regs.regs(3).sva#1)#10.itm(8)} -attr vt d
load net {slc(regs.regs(3).sva#1)#10.itm(9)} -attr vt d
load netBundle {slc(regs.regs(3).sva#1)#10.itm} 10 {slc(regs.regs(3).sva#1)#10.itm(0)} {slc(regs.regs(3).sva#1)#10.itm(1)} {slc(regs.regs(3).sva#1)#10.itm(2)} {slc(regs.regs(3).sva#1)#10.itm(3)} {slc(regs.regs(3).sva#1)#10.itm(4)} {slc(regs.regs(3).sva#1)#10.itm(5)} {slc(regs.regs(3).sva#1)#10.itm(6)} {slc(regs.regs(3).sva#1)#10.itm(7)} {slc(regs.regs(3).sva#1)#10.itm(8)} {slc(regs.regs(3).sva#1)#10.itm(9)} -attr xrf 2018 -attr oid 65 -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(regs.regs(3).sva#1)#10.itm}
load net {slc(regs.regs(3).sva#1)#11.itm(0)} -attr vt d
load net {slc(regs.regs(3).sva#1)#11.itm(1)} -attr vt d
load net {slc(regs.regs(3).sva#1)#11.itm(2)} -attr vt d
load net {slc(regs.regs(3).sva#1)#11.itm(3)} -attr vt d
load net {slc(regs.regs(3).sva#1)#11.itm(4)} -attr vt d
load net {slc(regs.regs(3).sva#1)#11.itm(5)} -attr vt d
load net {slc(regs.regs(3).sva#1)#11.itm(6)} -attr vt d
load net {slc(regs.regs(3).sva#1)#11.itm(7)} -attr vt d
load net {slc(regs.regs(3).sva#1)#11.itm(8)} -attr vt d
load net {slc(regs.regs(3).sva#1)#11.itm(9)} -attr vt d
load netBundle {slc(regs.regs(3).sva#1)#11.itm} 10 {slc(regs.regs(3).sva#1)#11.itm(0)} {slc(regs.regs(3).sva#1)#11.itm(1)} {slc(regs.regs(3).sva#1)#11.itm(2)} {slc(regs.regs(3).sva#1)#11.itm(3)} {slc(regs.regs(3).sva#1)#11.itm(4)} {slc(regs.regs(3).sva#1)#11.itm(5)} {slc(regs.regs(3).sva#1)#11.itm(6)} {slc(regs.regs(3).sva#1)#11.itm(7)} {slc(regs.regs(3).sva#1)#11.itm(8)} {slc(regs.regs(3).sva#1)#11.itm(9)} -attr xrf 2019 -attr oid 66 -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(regs.regs(3).sva#1)#11.itm}
load net {ACC1:acc#36.itm(0)} -attr vt d
load net {ACC1:acc#36.itm(1)} -attr vt d
load net {ACC1:acc#36.itm(2)} -attr vt d
load net {ACC1:acc#36.itm(3)} -attr vt d
load net {ACC1:acc#36.itm(4)} -attr vt d
load net {ACC1:acc#36.itm(5)} -attr vt d
load net {ACC1:acc#36.itm(6)} -attr vt d
load net {ACC1:acc#36.itm(7)} -attr vt d
load net {ACC1:acc#36.itm(8)} -attr vt d
load net {ACC1:acc#36.itm(9)} -attr vt d
load net {ACC1:acc#36.itm(10)} -attr vt d
load netBundle {ACC1:acc#36.itm} 11 {ACC1:acc#36.itm(0)} {ACC1:acc#36.itm(1)} {ACC1:acc#36.itm(2)} {ACC1:acc#36.itm(3)} {ACC1:acc#36.itm(4)} {ACC1:acc#36.itm(5)} {ACC1:acc#36.itm(6)} {ACC1:acc#36.itm(7)} {ACC1:acc#36.itm(8)} {ACC1:acc#36.itm(9)} {ACC1:acc#36.itm(10)} -attr xrf 2020 -attr oid 67 -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#36.itm}
load net {slc(regs.regs(3).sva#1)#12.itm(0)} -attr vt d
load net {slc(regs.regs(3).sva#1)#12.itm(1)} -attr vt d
load net {slc(regs.regs(3).sva#1)#12.itm(2)} -attr vt d
load net {slc(regs.regs(3).sva#1)#12.itm(3)} -attr vt d
load net {slc(regs.regs(3).sva#1)#12.itm(4)} -attr vt d
load net {slc(regs.regs(3).sva#1)#12.itm(5)} -attr vt d
load net {slc(regs.regs(3).sva#1)#12.itm(6)} -attr vt d
load net {slc(regs.regs(3).sva#1)#12.itm(7)} -attr vt d
load net {slc(regs.regs(3).sva#1)#12.itm(8)} -attr vt d
load net {slc(regs.regs(3).sva#1)#12.itm(9)} -attr vt d
load netBundle {slc(regs.regs(3).sva#1)#12.itm} 10 {slc(regs.regs(3).sva#1)#12.itm(0)} {slc(regs.regs(3).sva#1)#12.itm(1)} {slc(regs.regs(3).sva#1)#12.itm(2)} {slc(regs.regs(3).sva#1)#12.itm(3)} {slc(regs.regs(3).sva#1)#12.itm(4)} {slc(regs.regs(3).sva#1)#12.itm(5)} {slc(regs.regs(3).sva#1)#12.itm(6)} {slc(regs.regs(3).sva#1)#12.itm(7)} {slc(regs.regs(3).sva#1)#12.itm(8)} {slc(regs.regs(3).sva#1)#12.itm(9)} -attr xrf 2021 -attr oid 68 -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(regs.regs(3).sva#1)#12.itm}
load net {slc(regs.regs(3).sva#1)#13.itm(0)} -attr vt d
load net {slc(regs.regs(3).sva#1)#13.itm(1)} -attr vt d
load net {slc(regs.regs(3).sva#1)#13.itm(2)} -attr vt d
load net {slc(regs.regs(3).sva#1)#13.itm(3)} -attr vt d
load net {slc(regs.regs(3).sva#1)#13.itm(4)} -attr vt d
load net {slc(regs.regs(3).sva#1)#13.itm(5)} -attr vt d
load net {slc(regs.regs(3).sva#1)#13.itm(6)} -attr vt d
load net {slc(regs.regs(3).sva#1)#13.itm(7)} -attr vt d
load net {slc(regs.regs(3).sva#1)#13.itm(8)} -attr vt d
load net {slc(regs.regs(3).sva#1)#13.itm(9)} -attr vt d
load netBundle {slc(regs.regs(3).sva#1)#13.itm} 10 {slc(regs.regs(3).sva#1)#13.itm(0)} {slc(regs.regs(3).sva#1)#13.itm(1)} {slc(regs.regs(3).sva#1)#13.itm(2)} {slc(regs.regs(3).sva#1)#13.itm(3)} {slc(regs.regs(3).sva#1)#13.itm(4)} {slc(regs.regs(3).sva#1)#13.itm(5)} {slc(regs.regs(3).sva#1)#13.itm(6)} {slc(regs.regs(3).sva#1)#13.itm(7)} {slc(regs.regs(3).sva#1)#13.itm(8)} {slc(regs.regs(3).sva#1)#13.itm(9)} -attr xrf 2022 -attr oid 69 -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(regs.regs(3).sva#1)#13.itm}
load net {ACC1:acc#50.itm(0)} -attr vt d
load net {ACC1:acc#50.itm(1)} -attr vt d
load net {ACC1:acc#50.itm(2)} -attr vt d
load net {ACC1:acc#50.itm(3)} -attr vt d
load net {ACC1:acc#50.itm(4)} -attr vt d
load net {ACC1:acc#50.itm(5)} -attr vt d
load net {ACC1:acc#50.itm(6)} -attr vt d
load net {ACC1:acc#50.itm(7)} -attr vt d
load net {ACC1:acc#50.itm(8)} -attr vt d
load net {ACC1:acc#50.itm(9)} -attr vt d
load net {ACC1:acc#50.itm(10)} -attr vt d
load net {ACC1:acc#50.itm(11)} -attr vt d
load net {ACC1:acc#50.itm(12)} -attr vt d
load netBundle {ACC1:acc#50.itm} 13 {ACC1:acc#50.itm(0)} {ACC1:acc#50.itm(1)} {ACC1:acc#50.itm(2)} {ACC1:acc#50.itm(3)} {ACC1:acc#50.itm(4)} {ACC1:acc#50.itm(5)} {ACC1:acc#50.itm(6)} {ACC1:acc#50.itm(7)} {ACC1:acc#50.itm(8)} {ACC1:acc#50.itm(9)} {ACC1:acc#50.itm(10)} {ACC1:acc#50.itm(11)} {ACC1:acc#50.itm(12)} -attr xrf 2023 -attr oid 70 -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#50.itm}
load net {ACC1:acc#45.itm(0)} -attr vt d
load net {ACC1:acc#45.itm(1)} -attr vt d
load net {ACC1:acc#45.itm(2)} -attr vt d
load net {ACC1:acc#45.itm(3)} -attr vt d
load net {ACC1:acc#45.itm(4)} -attr vt d
load net {ACC1:acc#45.itm(5)} -attr vt d
load net {ACC1:acc#45.itm(6)} -attr vt d
load net {ACC1:acc#45.itm(7)} -attr vt d
load net {ACC1:acc#45.itm(8)} -attr vt d
load net {ACC1:acc#45.itm(9)} -attr vt d
load net {ACC1:acc#45.itm(10)} -attr vt d
load net {ACC1:acc#45.itm(11)} -attr vt d
load netBundle {ACC1:acc#45.itm} 12 {ACC1:acc#45.itm(0)} {ACC1:acc#45.itm(1)} {ACC1:acc#45.itm(2)} {ACC1:acc#45.itm(3)} {ACC1:acc#45.itm(4)} {ACC1:acc#45.itm(5)} {ACC1:acc#45.itm(6)} {ACC1:acc#45.itm(7)} {ACC1:acc#45.itm(8)} {ACC1:acc#45.itm(9)} {ACC1:acc#45.itm(10)} {ACC1:acc#45.itm(11)} -attr xrf 2024 -attr oid 71 -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#45.itm}
load net {ACC1:acc#35.itm(0)} -attr vt d
load net {ACC1:acc#35.itm(1)} -attr vt d
load net {ACC1:acc#35.itm(2)} -attr vt d
load net {ACC1:acc#35.itm(3)} -attr vt d
load net {ACC1:acc#35.itm(4)} -attr vt d
load net {ACC1:acc#35.itm(5)} -attr vt d
load net {ACC1:acc#35.itm(6)} -attr vt d
load net {ACC1:acc#35.itm(7)} -attr vt d
load net {ACC1:acc#35.itm(8)} -attr vt d
load net {ACC1:acc#35.itm(9)} -attr vt d
load net {ACC1:acc#35.itm(10)} -attr vt d
load netBundle {ACC1:acc#35.itm} 11 {ACC1:acc#35.itm(0)} {ACC1:acc#35.itm(1)} {ACC1:acc#35.itm(2)} {ACC1:acc#35.itm(3)} {ACC1:acc#35.itm(4)} {ACC1:acc#35.itm(5)} {ACC1:acc#35.itm(6)} {ACC1:acc#35.itm(7)} {ACC1:acc#35.itm(8)} {ACC1:acc#35.itm(9)} {ACC1:acc#35.itm(10)} -attr xrf 2025 -attr oid 72 -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#35.itm}
load net {slc(regs.regs(3).sva#1)#14.itm(0)} -attr vt d
load net {slc(regs.regs(3).sva#1)#14.itm(1)} -attr vt d
load net {slc(regs.regs(3).sva#1)#14.itm(2)} -attr vt d
load net {slc(regs.regs(3).sva#1)#14.itm(3)} -attr vt d
load net {slc(regs.regs(3).sva#1)#14.itm(4)} -attr vt d
load net {slc(regs.regs(3).sva#1)#14.itm(5)} -attr vt d
load net {slc(regs.regs(3).sva#1)#14.itm(6)} -attr vt d
load net {slc(regs.regs(3).sva#1)#14.itm(7)} -attr vt d
load net {slc(regs.regs(3).sva#1)#14.itm(8)} -attr vt d
load net {slc(regs.regs(3).sva#1)#14.itm(9)} -attr vt d
load netBundle {slc(regs.regs(3).sva#1)#14.itm} 10 {slc(regs.regs(3).sva#1)#14.itm(0)} {slc(regs.regs(3).sva#1)#14.itm(1)} {slc(regs.regs(3).sva#1)#14.itm(2)} {slc(regs.regs(3).sva#1)#14.itm(3)} {slc(regs.regs(3).sva#1)#14.itm(4)} {slc(regs.regs(3).sva#1)#14.itm(5)} {slc(regs.regs(3).sva#1)#14.itm(6)} {slc(regs.regs(3).sva#1)#14.itm(7)} {slc(regs.regs(3).sva#1)#14.itm(8)} {slc(regs.regs(3).sva#1)#14.itm(9)} -attr xrf 2026 -attr oid 73 -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(regs.regs(3).sva#1)#14.itm}
load net {ACC1:acc#34.itm(0)} -attr vt d
load net {ACC1:acc#34.itm(1)} -attr vt d
load net {ACC1:acc#34.itm(2)} -attr vt d
load net {ACC1:acc#34.itm(3)} -attr vt d
load net {ACC1:acc#34.itm(4)} -attr vt d
load net {ACC1:acc#34.itm(5)} -attr vt d
load net {ACC1:acc#34.itm(6)} -attr vt d
load net {ACC1:acc#34.itm(7)} -attr vt d
load net {ACC1:acc#34.itm(8)} -attr vt d
load net {ACC1:acc#34.itm(9)} -attr vt d
load net {ACC1:acc#34.itm(10)} -attr vt d
load netBundle {ACC1:acc#34.itm} 11 {ACC1:acc#34.itm(0)} {ACC1:acc#34.itm(1)} {ACC1:acc#34.itm(2)} {ACC1:acc#34.itm(3)} {ACC1:acc#34.itm(4)} {ACC1:acc#34.itm(5)} {ACC1:acc#34.itm(6)} {ACC1:acc#34.itm(7)} {ACC1:acc#34.itm(8)} {ACC1:acc#34.itm(9)} {ACC1:acc#34.itm(10)} -attr xrf 2027 -attr oid 74 -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#34.itm}
load net {ACC1:acc#44.itm(0)} -attr vt d
load net {ACC1:acc#44.itm(1)} -attr vt d
load net {ACC1:acc#44.itm(2)} -attr vt d
load net {ACC1:acc#44.itm(3)} -attr vt d
load net {ACC1:acc#44.itm(4)} -attr vt d
load net {ACC1:acc#44.itm(5)} -attr vt d
load net {ACC1:acc#44.itm(6)} -attr vt d
load net {ACC1:acc#44.itm(7)} -attr vt d
load net {ACC1:acc#44.itm(8)} -attr vt d
load net {ACC1:acc#44.itm(9)} -attr vt d
load net {ACC1:acc#44.itm(10)} -attr vt d
load net {ACC1:acc#44.itm(11)} -attr vt d
load netBundle {ACC1:acc#44.itm} 12 {ACC1:acc#44.itm(0)} {ACC1:acc#44.itm(1)} {ACC1:acc#44.itm(2)} {ACC1:acc#44.itm(3)} {ACC1:acc#44.itm(4)} {ACC1:acc#44.itm(5)} {ACC1:acc#44.itm(6)} {ACC1:acc#44.itm(7)} {ACC1:acc#44.itm(8)} {ACC1:acc#44.itm(9)} {ACC1:acc#44.itm(10)} {ACC1:acc#44.itm(11)} -attr xrf 2028 -attr oid 75 -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#44.itm}
load net {ACC1:acc#33.itm(0)} -attr vt d
load net {ACC1:acc#33.itm(1)} -attr vt d
load net {ACC1:acc#33.itm(2)} -attr vt d
load net {ACC1:acc#33.itm(3)} -attr vt d
load net {ACC1:acc#33.itm(4)} -attr vt d
load net {ACC1:acc#33.itm(5)} -attr vt d
load net {ACC1:acc#33.itm(6)} -attr vt d
load net {ACC1:acc#33.itm(7)} -attr vt d
load net {ACC1:acc#33.itm(8)} -attr vt d
load net {ACC1:acc#33.itm(9)} -attr vt d
load net {ACC1:acc#33.itm(10)} -attr vt d
load netBundle {ACC1:acc#33.itm} 11 {ACC1:acc#33.itm(0)} {ACC1:acc#33.itm(1)} {ACC1:acc#33.itm(2)} {ACC1:acc#33.itm(3)} {ACC1:acc#33.itm(4)} {ACC1:acc#33.itm(5)} {ACC1:acc#33.itm(6)} {ACC1:acc#33.itm(7)} {ACC1:acc#33.itm(8)} {ACC1:acc#33.itm(9)} {ACC1:acc#33.itm(10)} -attr xrf 2029 -attr oid 76 -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#33.itm}
load net {ACC1:acc#32.itm(0)} -attr vt d
load net {ACC1:acc#32.itm(1)} -attr vt d
load net {ACC1:acc#32.itm(2)} -attr vt d
load net {ACC1:acc#32.itm(3)} -attr vt d
load net {ACC1:acc#32.itm(4)} -attr vt d
load net {ACC1:acc#32.itm(5)} -attr vt d
load net {ACC1:acc#32.itm(6)} -attr vt d
load net {ACC1:acc#32.itm(7)} -attr vt d
load net {ACC1:acc#32.itm(8)} -attr vt d
load net {ACC1:acc#32.itm(9)} -attr vt d
load net {ACC1:acc#32.itm(10)} -attr vt d
load netBundle {ACC1:acc#32.itm} 11 {ACC1:acc#32.itm(0)} {ACC1:acc#32.itm(1)} {ACC1:acc#32.itm(2)} {ACC1:acc#32.itm(3)} {ACC1:acc#32.itm(4)} {ACC1:acc#32.itm(5)} {ACC1:acc#32.itm(6)} {ACC1:acc#32.itm(7)} {ACC1:acc#32.itm(8)} {ACC1:acc#32.itm(9)} {ACC1:acc#32.itm(10)} -attr xrf 2030 -attr oid 77 -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#32.itm}
load net {slc(vin:rsc:mgc_in_wire.d)#10.itm(0)} -attr vt d
load net {slc(vin:rsc:mgc_in_wire.d)#10.itm(1)} -attr vt d
load net {slc(vin:rsc:mgc_in_wire.d)#10.itm(2)} -attr vt d
load net {slc(vin:rsc:mgc_in_wire.d)#10.itm(3)} -attr vt d
load net {slc(vin:rsc:mgc_in_wire.d)#10.itm(4)} -attr vt d
load net {slc(vin:rsc:mgc_in_wire.d)#10.itm(5)} -attr vt d
load net {slc(vin:rsc:mgc_in_wire.d)#10.itm(6)} -attr vt d
load net {slc(vin:rsc:mgc_in_wire.d)#10.itm(7)} -attr vt d
load net {slc(vin:rsc:mgc_in_wire.d)#10.itm(8)} -attr vt d
load net {slc(vin:rsc:mgc_in_wire.d)#10.itm(9)} -attr vt d
load netBundle {slc(vin:rsc:mgc_in_wire.d)#10.itm} 10 {slc(vin:rsc:mgc_in_wire.d)#10.itm(0)} {slc(vin:rsc:mgc_in_wire.d)#10.itm(1)} {slc(vin:rsc:mgc_in_wire.d)#10.itm(2)} {slc(vin:rsc:mgc_in_wire.d)#10.itm(3)} {slc(vin:rsc:mgc_in_wire.d)#10.itm(4)} {slc(vin:rsc:mgc_in_wire.d)#10.itm(5)} {slc(vin:rsc:mgc_in_wire.d)#10.itm(6)} {slc(vin:rsc:mgc_in_wire.d)#10.itm(7)} {slc(vin:rsc:mgc_in_wire.d)#10.itm(8)} {slc(vin:rsc:mgc_in_wire.d)#10.itm(9)} -attr xrf 2031 -attr oid 78 -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(vin:rsc:mgc_in_wire.d)#10.itm}
load net {slc(vin:rsc:mgc_in_wire.d)#11.itm(0)} -attr vt d
load net {slc(vin:rsc:mgc_in_wire.d)#11.itm(1)} -attr vt d
load net {slc(vin:rsc:mgc_in_wire.d)#11.itm(2)} -attr vt d
load net {slc(vin:rsc:mgc_in_wire.d)#11.itm(3)} -attr vt d
load net {slc(vin:rsc:mgc_in_wire.d)#11.itm(4)} -attr vt d
load net {slc(vin:rsc:mgc_in_wire.d)#11.itm(5)} -attr vt d
load net {slc(vin:rsc:mgc_in_wire.d)#11.itm(6)} -attr vt d
load net {slc(vin:rsc:mgc_in_wire.d)#11.itm(7)} -attr vt d
load net {slc(vin:rsc:mgc_in_wire.d)#11.itm(8)} -attr vt d
load net {slc(vin:rsc:mgc_in_wire.d)#11.itm(9)} -attr vt d
load netBundle {slc(vin:rsc:mgc_in_wire.d)#11.itm} 10 {slc(vin:rsc:mgc_in_wire.d)#11.itm(0)} {slc(vin:rsc:mgc_in_wire.d)#11.itm(1)} {slc(vin:rsc:mgc_in_wire.d)#11.itm(2)} {slc(vin:rsc:mgc_in_wire.d)#11.itm(3)} {slc(vin:rsc:mgc_in_wire.d)#11.itm(4)} {slc(vin:rsc:mgc_in_wire.d)#11.itm(5)} {slc(vin:rsc:mgc_in_wire.d)#11.itm(6)} {slc(vin:rsc:mgc_in_wire.d)#11.itm(7)} {slc(vin:rsc:mgc_in_wire.d)#11.itm(8)} {slc(vin:rsc:mgc_in_wire.d)#11.itm(9)} -attr xrf 2032 -attr oid 79 -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(vin:rsc:mgc_in_wire.d)#11.itm}
load net {ACC1:acc.itm(0)} -attr vt d
load net {ACC1:acc.itm(1)} -attr vt d
load net {ACC1:acc.itm(2)} -attr vt d
load net {ACC1:acc.itm(3)} -attr vt d
load net {ACC1:acc.itm(4)} -attr vt d
load net {ACC1:acc.itm(5)} -attr vt d
load net {ACC1:acc.itm(6)} -attr vt d
load net {ACC1:acc.itm(7)} -attr vt d
load net {ACC1:acc.itm(8)} -attr vt d
load net {ACC1:acc.itm(9)} -attr vt d
load net {ACC1:acc.itm(10)} -attr vt d
load net {ACC1:acc.itm(11)} -attr vt d
load net {ACC1:acc.itm(12)} -attr vt d
load net {ACC1:acc.itm(13)} -attr vt d
load netBundle {ACC1:acc.itm} 14 {ACC1:acc.itm(0)} {ACC1:acc.itm(1)} {ACC1:acc.itm(2)} {ACC1:acc.itm(3)} {ACC1:acc.itm(4)} {ACC1:acc.itm(5)} {ACC1:acc.itm(6)} {ACC1:acc.itm(7)} {ACC1:acc.itm(8)} {ACC1:acc.itm(9)} {ACC1:acc.itm(10)} {ACC1:acc.itm(11)} {ACC1:acc.itm(12)} {ACC1:acc.itm(13)} -attr xrf 2033 -attr oid 80 -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc.itm}
load net {ACC1:acc#52.itm(0)} -attr vt d
load net {ACC1:acc#52.itm(1)} -attr vt d
load net {ACC1:acc#52.itm(2)} -attr vt d
load net {ACC1:acc#52.itm(3)} -attr vt d
load net {ACC1:acc#52.itm(4)} -attr vt d
load net {ACC1:acc#52.itm(5)} -attr vt d
load net {ACC1:acc#52.itm(6)} -attr vt d
load net {ACC1:acc#52.itm(7)} -attr vt d
load net {ACC1:acc#52.itm(8)} -attr vt d
load net {ACC1:acc#52.itm(9)} -attr vt d
load net {ACC1:acc#52.itm(10)} -attr vt d
load net {ACC1:acc#52.itm(11)} -attr vt d
load net {ACC1:acc#52.itm(12)} -attr vt d
load netBundle {ACC1:acc#52.itm} 13 {ACC1:acc#52.itm(0)} {ACC1:acc#52.itm(1)} {ACC1:acc#52.itm(2)} {ACC1:acc#52.itm(3)} {ACC1:acc#52.itm(4)} {ACC1:acc#52.itm(5)} {ACC1:acc#52.itm(6)} {ACC1:acc#52.itm(7)} {ACC1:acc#52.itm(8)} {ACC1:acc#52.itm(9)} {ACC1:acc#52.itm(10)} {ACC1:acc#52.itm(11)} {ACC1:acc#52.itm(12)} -attr xrf 2034 -attr oid 81 -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#52.itm}
load net {ACC1:acc#49.itm(0)} -attr vt d
load net {ACC1:acc#49.itm(1)} -attr vt d
load net {ACC1:acc#49.itm(2)} -attr vt d
load net {ACC1:acc#49.itm(3)} -attr vt d
load net {ACC1:acc#49.itm(4)} -attr vt d
load net {ACC1:acc#49.itm(5)} -attr vt d
load net {ACC1:acc#49.itm(6)} -attr vt d
load net {ACC1:acc#49.itm(7)} -attr vt d
load net {ACC1:acc#49.itm(8)} -attr vt d
load net {ACC1:acc#49.itm(9)} -attr vt d
load net {ACC1:acc#49.itm(10)} -attr vt d
load net {ACC1:acc#49.itm(11)} -attr vt d
load netBundle {ACC1:acc#49.itm} 12 {ACC1:acc#49.itm(0)} {ACC1:acc#49.itm(1)} {ACC1:acc#49.itm(2)} {ACC1:acc#49.itm(3)} {ACC1:acc#49.itm(4)} {ACC1:acc#49.itm(5)} {ACC1:acc#49.itm(6)} {ACC1:acc#49.itm(7)} {ACC1:acc#49.itm(8)} {ACC1:acc#49.itm(9)} {ACC1:acc#49.itm(10)} {ACC1:acc#49.itm(11)} -attr xrf 2035 -attr oid 82 -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#49.itm}
load net {ACC1:acc#43.itm(0)} -attr vt d
load net {ACC1:acc#43.itm(1)} -attr vt d
load net {ACC1:acc#43.itm(2)} -attr vt d
load net {ACC1:acc#43.itm(3)} -attr vt d
load net {ACC1:acc#43.itm(4)} -attr vt d
load net {ACC1:acc#43.itm(5)} -attr vt d
load net {ACC1:acc#43.itm(6)} -attr vt d
load net {ACC1:acc#43.itm(7)} -attr vt d
load net {ACC1:acc#43.itm(8)} -attr vt d
load net {ACC1:acc#43.itm(9)} -attr vt d
load net {ACC1:acc#43.itm(10)} -attr vt d
load netBundle {ACC1:acc#43.itm} 11 {ACC1:acc#43.itm(0)} {ACC1:acc#43.itm(1)} {ACC1:acc#43.itm(2)} {ACC1:acc#43.itm(3)} {ACC1:acc#43.itm(4)} {ACC1:acc#43.itm(5)} {ACC1:acc#43.itm(6)} {ACC1:acc#43.itm(7)} {ACC1:acc#43.itm(8)} {ACC1:acc#43.itm(9)} {ACC1:acc#43.itm(10)} -attr xrf 2036 -attr oid 83 -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#43.itm}
load net {slc(vin:rsc:mgc_in_wire.d)#12.itm(0)} -attr vt d
load net {slc(vin:rsc:mgc_in_wire.d)#12.itm(1)} -attr vt d
load net {slc(vin:rsc:mgc_in_wire.d)#12.itm(2)} -attr vt d
load net {slc(vin:rsc:mgc_in_wire.d)#12.itm(3)} -attr vt d
load net {slc(vin:rsc:mgc_in_wire.d)#12.itm(4)} -attr vt d
load net {slc(vin:rsc:mgc_in_wire.d)#12.itm(5)} -attr vt d
load net {slc(vin:rsc:mgc_in_wire.d)#12.itm(6)} -attr vt d
load net {slc(vin:rsc:mgc_in_wire.d)#12.itm(7)} -attr vt d
load net {slc(vin:rsc:mgc_in_wire.d)#12.itm(8)} -attr vt d
load net {slc(vin:rsc:mgc_in_wire.d)#12.itm(9)} -attr vt d
load netBundle {slc(vin:rsc:mgc_in_wire.d)#12.itm} 10 {slc(vin:rsc:mgc_in_wire.d)#12.itm(0)} {slc(vin:rsc:mgc_in_wire.d)#12.itm(1)} {slc(vin:rsc:mgc_in_wire.d)#12.itm(2)} {slc(vin:rsc:mgc_in_wire.d)#12.itm(3)} {slc(vin:rsc:mgc_in_wire.d)#12.itm(4)} {slc(vin:rsc:mgc_in_wire.d)#12.itm(5)} {slc(vin:rsc:mgc_in_wire.d)#12.itm(6)} {slc(vin:rsc:mgc_in_wire.d)#12.itm(7)} {slc(vin:rsc:mgc_in_wire.d)#12.itm(8)} {slc(vin:rsc:mgc_in_wire.d)#12.itm(9)} -attr xrf 2037 -attr oid 84 -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(vin:rsc:mgc_in_wire.d)#12.itm}
load net {slc(vin:rsc:mgc_in_wire.d)#13.itm(0)} -attr vt d
load net {slc(vin:rsc:mgc_in_wire.d)#13.itm(1)} -attr vt d
load net {slc(vin:rsc:mgc_in_wire.d)#13.itm(2)} -attr vt d
load net {slc(vin:rsc:mgc_in_wire.d)#13.itm(3)} -attr vt d
load net {slc(vin:rsc:mgc_in_wire.d)#13.itm(4)} -attr vt d
load net {slc(vin:rsc:mgc_in_wire.d)#13.itm(5)} -attr vt d
load net {slc(vin:rsc:mgc_in_wire.d)#13.itm(6)} -attr vt d
load net {slc(vin:rsc:mgc_in_wire.d)#13.itm(7)} -attr vt d
load net {slc(vin:rsc:mgc_in_wire.d)#13.itm(8)} -attr vt d
load net {slc(vin:rsc:mgc_in_wire.d)#13.itm(9)} -attr vt d
load netBundle {slc(vin:rsc:mgc_in_wire.d)#13.itm} 10 {slc(vin:rsc:mgc_in_wire.d)#13.itm(0)} {slc(vin:rsc:mgc_in_wire.d)#13.itm(1)} {slc(vin:rsc:mgc_in_wire.d)#13.itm(2)} {slc(vin:rsc:mgc_in_wire.d)#13.itm(3)} {slc(vin:rsc:mgc_in_wire.d)#13.itm(4)} {slc(vin:rsc:mgc_in_wire.d)#13.itm(5)} {slc(vin:rsc:mgc_in_wire.d)#13.itm(6)} {slc(vin:rsc:mgc_in_wire.d)#13.itm(7)} {slc(vin:rsc:mgc_in_wire.d)#13.itm(8)} {slc(vin:rsc:mgc_in_wire.d)#13.itm(9)} -attr xrf 2038 -attr oid 85 -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(vin:rsc:mgc_in_wire.d)#13.itm}
load net {slc(vin:rsc:mgc_in_wire.d)#14.itm(0)} -attr vt d
load net {slc(vin:rsc:mgc_in_wire.d)#14.itm(1)} -attr vt d
load net {slc(vin:rsc:mgc_in_wire.d)#14.itm(2)} -attr vt d
load net {slc(vin:rsc:mgc_in_wire.d)#14.itm(3)} -attr vt d
load net {slc(vin:rsc:mgc_in_wire.d)#14.itm(4)} -attr vt d
load net {slc(vin:rsc:mgc_in_wire.d)#14.itm(5)} -attr vt d
load net {slc(vin:rsc:mgc_in_wire.d)#14.itm(6)} -attr vt d
load net {slc(vin:rsc:mgc_in_wire.d)#14.itm(7)} -attr vt d
load net {slc(vin:rsc:mgc_in_wire.d)#14.itm(8)} -attr vt d
load net {slc(vin:rsc:mgc_in_wire.d)#14.itm(9)} -attr vt d
load netBundle {slc(vin:rsc:mgc_in_wire.d)#14.itm} 10 {slc(vin:rsc:mgc_in_wire.d)#14.itm(0)} {slc(vin:rsc:mgc_in_wire.d)#14.itm(1)} {slc(vin:rsc:mgc_in_wire.d)#14.itm(2)} {slc(vin:rsc:mgc_in_wire.d)#14.itm(3)} {slc(vin:rsc:mgc_in_wire.d)#14.itm(4)} {slc(vin:rsc:mgc_in_wire.d)#14.itm(5)} {slc(vin:rsc:mgc_in_wire.d)#14.itm(6)} {slc(vin:rsc:mgc_in_wire.d)#14.itm(7)} {slc(vin:rsc:mgc_in_wire.d)#14.itm(8)} {slc(vin:rsc:mgc_in_wire.d)#14.itm(9)} -attr xrf 2039 -attr oid 86 -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(vin:rsc:mgc_in_wire.d)#14.itm}
load net {ACC1:acc#42.itm(0)} -attr vt d
load net {ACC1:acc#42.itm(1)} -attr vt d
load net {ACC1:acc#42.itm(2)} -attr vt d
load net {ACC1:acc#42.itm(3)} -attr vt d
load net {ACC1:acc#42.itm(4)} -attr vt d
load net {ACC1:acc#42.itm(5)} -attr vt d
load net {ACC1:acc#42.itm(6)} -attr vt d
load net {ACC1:acc#42.itm(7)} -attr vt d
load net {ACC1:acc#42.itm(8)} -attr vt d
load net {ACC1:acc#42.itm(9)} -attr vt d
load net {ACC1:acc#42.itm(10)} -attr vt d
load netBundle {ACC1:acc#42.itm} 11 {ACC1:acc#42.itm(0)} {ACC1:acc#42.itm(1)} {ACC1:acc#42.itm(2)} {ACC1:acc#42.itm(3)} {ACC1:acc#42.itm(4)} {ACC1:acc#42.itm(5)} {ACC1:acc#42.itm(6)} {ACC1:acc#42.itm(7)} {ACC1:acc#42.itm(8)} {ACC1:acc#42.itm(9)} {ACC1:acc#42.itm(10)} -attr xrf 2040 -attr oid 87 -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#42.itm}
load net {slc(regs.regs(0).sva)#10.itm(0)} -attr vt d
load net {slc(regs.regs(0).sva)#10.itm(1)} -attr vt d
load net {slc(regs.regs(0).sva)#10.itm(2)} -attr vt d
load net {slc(regs.regs(0).sva)#10.itm(3)} -attr vt d
load net {slc(regs.regs(0).sva)#10.itm(4)} -attr vt d
load net {slc(regs.regs(0).sva)#10.itm(5)} -attr vt d
load net {slc(regs.regs(0).sva)#10.itm(6)} -attr vt d
load net {slc(regs.regs(0).sva)#10.itm(7)} -attr vt d
load net {slc(regs.regs(0).sva)#10.itm(8)} -attr vt d
load net {slc(regs.regs(0).sva)#10.itm(9)} -attr vt d
load netBundle {slc(regs.regs(0).sva)#10.itm} 10 {slc(regs.regs(0).sva)#10.itm(0)} {slc(regs.regs(0).sva)#10.itm(1)} {slc(regs.regs(0).sva)#10.itm(2)} {slc(regs.regs(0).sva)#10.itm(3)} {slc(regs.regs(0).sva)#10.itm(4)} {slc(regs.regs(0).sva)#10.itm(5)} {slc(regs.regs(0).sva)#10.itm(6)} {slc(regs.regs(0).sva)#10.itm(7)} {slc(regs.regs(0).sva)#10.itm(8)} {slc(regs.regs(0).sva)#10.itm(9)} -attr xrf 2041 -attr oid 88 -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(regs.regs(0).sva)#10.itm}
load net {slc(regs.regs(0).sva)#11.itm(0)} -attr vt d
load net {slc(regs.regs(0).sva)#11.itm(1)} -attr vt d
load net {slc(regs.regs(0).sva)#11.itm(2)} -attr vt d
load net {slc(regs.regs(0).sva)#11.itm(3)} -attr vt d
load net {slc(regs.regs(0).sva)#11.itm(4)} -attr vt d
load net {slc(regs.regs(0).sva)#11.itm(5)} -attr vt d
load net {slc(regs.regs(0).sva)#11.itm(6)} -attr vt d
load net {slc(regs.regs(0).sva)#11.itm(7)} -attr vt d
load net {slc(regs.regs(0).sva)#11.itm(8)} -attr vt d
load net {slc(regs.regs(0).sva)#11.itm(9)} -attr vt d
load netBundle {slc(regs.regs(0).sva)#11.itm} 10 {slc(regs.regs(0).sva)#11.itm(0)} {slc(regs.regs(0).sva)#11.itm(1)} {slc(regs.regs(0).sva)#11.itm(2)} {slc(regs.regs(0).sva)#11.itm(3)} {slc(regs.regs(0).sva)#11.itm(4)} {slc(regs.regs(0).sva)#11.itm(5)} {slc(regs.regs(0).sva)#11.itm(6)} {slc(regs.regs(0).sva)#11.itm(7)} {slc(regs.regs(0).sva)#11.itm(8)} {slc(regs.regs(0).sva)#11.itm(9)} -attr xrf 2042 -attr oid 89 -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(regs.regs(0).sva)#11.itm}
load net {ACC1:acc#48.itm(0)} -attr vt d
load net {ACC1:acc#48.itm(1)} -attr vt d
load net {ACC1:acc#48.itm(2)} -attr vt d
load net {ACC1:acc#48.itm(3)} -attr vt d
load net {ACC1:acc#48.itm(4)} -attr vt d
load net {ACC1:acc#48.itm(5)} -attr vt d
load net {ACC1:acc#48.itm(6)} -attr vt d
load net {ACC1:acc#48.itm(7)} -attr vt d
load net {ACC1:acc#48.itm(8)} -attr vt d
load net {ACC1:acc#48.itm(9)} -attr vt d
load net {ACC1:acc#48.itm(10)} -attr vt d
load net {ACC1:acc#48.itm(11)} -attr vt d
load netBundle {ACC1:acc#48.itm} 12 {ACC1:acc#48.itm(0)} {ACC1:acc#48.itm(1)} {ACC1:acc#48.itm(2)} {ACC1:acc#48.itm(3)} {ACC1:acc#48.itm(4)} {ACC1:acc#48.itm(5)} {ACC1:acc#48.itm(6)} {ACC1:acc#48.itm(7)} {ACC1:acc#48.itm(8)} {ACC1:acc#48.itm(9)} {ACC1:acc#48.itm(10)} {ACC1:acc#48.itm(11)} -attr xrf 2043 -attr oid 90 -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#48.itm}
load net {ACC1:acc#41.itm(0)} -attr vt d
load net {ACC1:acc#41.itm(1)} -attr vt d
load net {ACC1:acc#41.itm(2)} -attr vt d
load net {ACC1:acc#41.itm(3)} -attr vt d
load net {ACC1:acc#41.itm(4)} -attr vt d
load net {ACC1:acc#41.itm(5)} -attr vt d
load net {ACC1:acc#41.itm(6)} -attr vt d
load net {ACC1:acc#41.itm(7)} -attr vt d
load net {ACC1:acc#41.itm(8)} -attr vt d
load net {ACC1:acc#41.itm(9)} -attr vt d
load net {ACC1:acc#41.itm(10)} -attr vt d
load netBundle {ACC1:acc#41.itm} 11 {ACC1:acc#41.itm(0)} {ACC1:acc#41.itm(1)} {ACC1:acc#41.itm(2)} {ACC1:acc#41.itm(3)} {ACC1:acc#41.itm(4)} {ACC1:acc#41.itm(5)} {ACC1:acc#41.itm(6)} {ACC1:acc#41.itm(7)} {ACC1:acc#41.itm(8)} {ACC1:acc#41.itm(9)} {ACC1:acc#41.itm(10)} -attr xrf 2044 -attr oid 91 -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#41.itm}
load net {slc(regs.regs(0).sva)#12.itm(0)} -attr vt d
load net {slc(regs.regs(0).sva)#12.itm(1)} -attr vt d
load net {slc(regs.regs(0).sva)#12.itm(2)} -attr vt d
load net {slc(regs.regs(0).sva)#12.itm(3)} -attr vt d
load net {slc(regs.regs(0).sva)#12.itm(4)} -attr vt d
load net {slc(regs.regs(0).sva)#12.itm(5)} -attr vt d
load net {slc(regs.regs(0).sva)#12.itm(6)} -attr vt d
load net {slc(regs.regs(0).sva)#12.itm(7)} -attr vt d
load net {slc(regs.regs(0).sva)#12.itm(8)} -attr vt d
load net {slc(regs.regs(0).sva)#12.itm(9)} -attr vt d
load netBundle {slc(regs.regs(0).sva)#12.itm} 10 {slc(regs.regs(0).sva)#12.itm(0)} {slc(regs.regs(0).sva)#12.itm(1)} {slc(regs.regs(0).sva)#12.itm(2)} {slc(regs.regs(0).sva)#12.itm(3)} {slc(regs.regs(0).sva)#12.itm(4)} {slc(regs.regs(0).sva)#12.itm(5)} {slc(regs.regs(0).sva)#12.itm(6)} {slc(regs.regs(0).sva)#12.itm(7)} {slc(regs.regs(0).sva)#12.itm(8)} {slc(regs.regs(0).sva)#12.itm(9)} -attr xrf 2045 -attr oid 92 -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(regs.regs(0).sva)#12.itm}
load net {slc(regs.regs(0).sva)#13.itm(0)} -attr vt d
load net {slc(regs.regs(0).sva)#13.itm(1)} -attr vt d
load net {slc(regs.regs(0).sva)#13.itm(2)} -attr vt d
load net {slc(regs.regs(0).sva)#13.itm(3)} -attr vt d
load net {slc(regs.regs(0).sva)#13.itm(4)} -attr vt d
load net {slc(regs.regs(0).sva)#13.itm(5)} -attr vt d
load net {slc(regs.regs(0).sva)#13.itm(6)} -attr vt d
load net {slc(regs.regs(0).sva)#13.itm(7)} -attr vt d
load net {slc(regs.regs(0).sva)#13.itm(8)} -attr vt d
load net {slc(regs.regs(0).sva)#13.itm(9)} -attr vt d
load netBundle {slc(regs.regs(0).sva)#13.itm} 10 {slc(regs.regs(0).sva)#13.itm(0)} {slc(regs.regs(0).sva)#13.itm(1)} {slc(regs.regs(0).sva)#13.itm(2)} {slc(regs.regs(0).sva)#13.itm(3)} {slc(regs.regs(0).sva)#13.itm(4)} {slc(regs.regs(0).sva)#13.itm(5)} {slc(regs.regs(0).sva)#13.itm(6)} {slc(regs.regs(0).sva)#13.itm(7)} {slc(regs.regs(0).sva)#13.itm(8)} {slc(regs.regs(0).sva)#13.itm(9)} -attr xrf 2046 -attr oid 93 -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(regs.regs(0).sva)#13.itm}
load net {ACC1:acc#40.itm(0)} -attr vt d
load net {ACC1:acc#40.itm(1)} -attr vt d
load net {ACC1:acc#40.itm(2)} -attr vt d
load net {ACC1:acc#40.itm(3)} -attr vt d
load net {ACC1:acc#40.itm(4)} -attr vt d
load net {ACC1:acc#40.itm(5)} -attr vt d
load net {ACC1:acc#40.itm(6)} -attr vt d
load net {ACC1:acc#40.itm(7)} -attr vt d
load net {ACC1:acc#40.itm(8)} -attr vt d
load net {ACC1:acc#40.itm(9)} -attr vt d
load net {ACC1:acc#40.itm(10)} -attr vt d
load netBundle {ACC1:acc#40.itm} 11 {ACC1:acc#40.itm(0)} {ACC1:acc#40.itm(1)} {ACC1:acc#40.itm(2)} {ACC1:acc#40.itm(3)} {ACC1:acc#40.itm(4)} {ACC1:acc#40.itm(5)} {ACC1:acc#40.itm(6)} {ACC1:acc#40.itm(7)} {ACC1:acc#40.itm(8)} {ACC1:acc#40.itm(9)} {ACC1:acc#40.itm(10)} -attr xrf 2047 -attr oid 94 -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#40.itm}
load net {slc(regs.regs(0).sva)#14.itm(0)} -attr vt d
load net {slc(regs.regs(0).sva)#14.itm(1)} -attr vt d
load net {slc(regs.regs(0).sva)#14.itm(2)} -attr vt d
load net {slc(regs.regs(0).sva)#14.itm(3)} -attr vt d
load net {slc(regs.regs(0).sva)#14.itm(4)} -attr vt d
load net {slc(regs.regs(0).sva)#14.itm(5)} -attr vt d
load net {slc(regs.regs(0).sva)#14.itm(6)} -attr vt d
load net {slc(regs.regs(0).sva)#14.itm(7)} -attr vt d
load net {slc(regs.regs(0).sva)#14.itm(8)} -attr vt d
load net {slc(regs.regs(0).sva)#14.itm(9)} -attr vt d
load netBundle {slc(regs.regs(0).sva)#14.itm} 10 {slc(regs.regs(0).sva)#14.itm(0)} {slc(regs.regs(0).sva)#14.itm(1)} {slc(regs.regs(0).sva)#14.itm(2)} {slc(regs.regs(0).sva)#14.itm(3)} {slc(regs.regs(0).sva)#14.itm(4)} {slc(regs.regs(0).sva)#14.itm(5)} {slc(regs.regs(0).sva)#14.itm(6)} {slc(regs.regs(0).sva)#14.itm(7)} {slc(regs.regs(0).sva)#14.itm(8)} {slc(regs.regs(0).sva)#14.itm(9)} -attr xrf 2048 -attr oid 95 -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(regs.regs(0).sva)#14.itm}
load net {slc(regs.regs(2).sva#1)#14.itm(0)} -attr vt d
load net {slc(regs.regs(2).sva#1)#14.itm(1)} -attr vt d
load net {slc(regs.regs(2).sva#1)#14.itm(2)} -attr vt d
load net {slc(regs.regs(2).sva#1)#14.itm(3)} -attr vt d
load net {slc(regs.regs(2).sva#1)#14.itm(4)} -attr vt d
load net {slc(regs.regs(2).sva#1)#14.itm(5)} -attr vt d
load net {slc(regs.regs(2).sva#1)#14.itm(6)} -attr vt d
load net {slc(regs.regs(2).sva#1)#14.itm(7)} -attr vt d
load net {slc(regs.regs(2).sva#1)#14.itm(8)} -attr vt d
load net {slc(regs.regs(2).sva#1)#14.itm(9)} -attr vt d
load netBundle {slc(regs.regs(2).sva#1)#14.itm} 10 {slc(regs.regs(2).sva#1)#14.itm(0)} {slc(regs.regs(2).sva#1)#14.itm(1)} {slc(regs.regs(2).sva#1)#14.itm(2)} {slc(regs.regs(2).sva#1)#14.itm(3)} {slc(regs.regs(2).sva#1)#14.itm(4)} {slc(regs.regs(2).sva#1)#14.itm(5)} {slc(regs.regs(2).sva#1)#14.itm(6)} {slc(regs.regs(2).sva#1)#14.itm(7)} {slc(regs.regs(2).sva#1)#14.itm(8)} {slc(regs.regs(2).sva#1)#14.itm(9)} -attr xrf 2049 -attr oid 96 -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(regs.regs(2).sva#1)#14.itm}
load net {FRAME:acc#13.itm(0)} -attr vt d
load net {FRAME:acc#13.itm(1)} -attr vt d
load net {FRAME:acc#13.itm(2)} -attr vt d
load net {FRAME:acc#13.itm(3)} -attr vt d
load net {FRAME:acc#13.itm(4)} -attr vt d
load net {FRAME:acc#13.itm(5)} -attr vt d
load netBundle {FRAME:acc#13.itm} 6 {FRAME:acc#13.itm(0)} {FRAME:acc#13.itm(1)} {FRAME:acc#13.itm(2)} {FRAME:acc#13.itm(3)} {FRAME:acc#13.itm(4)} {FRAME:acc#13.itm(5)} -attr xrf 2050 -attr oid 97 -attr vt d -attr @path {/mean_vga/mean_vga:core/FRAME:acc#13.itm}
load net {FRAME:acc#11.itm(0)} -attr vt d
load net {FRAME:acc#11.itm(1)} -attr vt d
load net {FRAME:acc#11.itm(2)} -attr vt d
load net {FRAME:acc#11.itm(3)} -attr vt d
load net {FRAME:acc#11.itm(4)} -attr vt d
load net {FRAME:acc#11.itm(5)} -attr vt d
load netBundle {FRAME:acc#11.itm} 6 {FRAME:acc#11.itm(0)} {FRAME:acc#11.itm(1)} {FRAME:acc#11.itm(2)} {FRAME:acc#11.itm(3)} {FRAME:acc#11.itm(4)} {FRAME:acc#11.itm(5)} -attr xrf 2051 -attr oid 98 -attr vt d -attr @path {/mean_vga/mean_vga:core/FRAME:acc#11.itm}
load net {FRAME:acc#8.itm(0)} -attr vt d
load net {FRAME:acc#8.itm(1)} -attr vt d
load net {FRAME:acc#8.itm(2)} -attr vt d
load net {FRAME:acc#8.itm(3)} -attr vt d
load net {FRAME:acc#8.itm(4)} -attr vt d
load netBundle {FRAME:acc#8.itm} 5 {FRAME:acc#8.itm(0)} {FRAME:acc#8.itm(1)} {FRAME:acc#8.itm(2)} {FRAME:acc#8.itm(3)} {FRAME:acc#8.itm(4)} -attr xrf 2052 -attr oid 99 -attr vt d -attr @path {/mean_vga/mean_vga:core/FRAME:acc#8.itm}
load net {conc#176.itm(0)} -attr vt d
load net {conc#176.itm(1)} -attr vt d
load net {conc#176.itm(2)} -attr vt d
load net {conc#176.itm(3)} -attr vt d
load netBundle {conc#176.itm} 4 {conc#176.itm(0)} {conc#176.itm(1)} {conc#176.itm(2)} {conc#176.itm(3)} -attr xrf 2053 -attr oid 100 -attr vt d -attr @path {/mean_vga/mean_vga:core/conc#176.itm}
load net {FRAME:conc#3.itm(0)} -attr vt d
load net {FRAME:conc#3.itm(1)} -attr vt d
load net {FRAME:conc#3.itm(2)} -attr vt d
load net {FRAME:conc#3.itm(3)} -attr vt d
load netBundle {FRAME:conc#3.itm} 4 {FRAME:conc#3.itm(0)} {FRAME:conc#3.itm(1)} {FRAME:conc#3.itm(2)} {FRAME:conc#3.itm(3)} -attr xrf 2054 -attr oid 101 -attr vt d -attr @path {/mean_vga/mean_vga:core/FRAME:conc#3.itm}
load net {slc(ACC2-5:acc#1.psp.sva)#11.itm(0)} -attr vt d
load net {slc(ACC2-5:acc#1.psp.sva)#11.itm(1)} -attr vt d
load net {slc(ACC2-5:acc#1.psp.sva)#11.itm(2)} -attr vt d
load netBundle {slc(ACC2-5:acc#1.psp.sva)#11.itm} 3 {slc(ACC2-5:acc#1.psp.sva)#11.itm(0)} {slc(ACC2-5:acc#1.psp.sva)#11.itm(1)} {slc(ACC2-5:acc#1.psp.sva)#11.itm(2)} -attr xrf 2055 -attr oid 102 -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(ACC2-5:acc#1.psp.sva)#11.itm}
load net {FRAME:acc#7.itm(0)} -attr vt d
load net {FRAME:acc#7.itm(1)} -attr vt d
load net {FRAME:acc#7.itm(2)} -attr vt d
load net {FRAME:acc#7.itm(3)} -attr vt d
load net {FRAME:acc#7.itm(4)} -attr vt d
load netBundle {FRAME:acc#7.itm} 5 {FRAME:acc#7.itm(0)} {FRAME:acc#7.itm(1)} {FRAME:acc#7.itm(2)} {FRAME:acc#7.itm(3)} {FRAME:acc#7.itm(4)} -attr xrf 2056 -attr oid 103 -attr vt d -attr @path {/mean_vga/mean_vga:core/FRAME:acc#7.itm}
load net {conc#177.itm(0)} -attr vt d
load net {conc#177.itm(1)} -attr vt d
load net {conc#177.itm(2)} -attr vt d
load net {conc#177.itm(3)} -attr vt d
load netBundle {conc#177.itm} 4 {conc#177.itm(0)} {conc#177.itm(1)} {conc#177.itm(2)} {conc#177.itm(3)} -attr xrf 2057 -attr oid 104 -attr vt d -attr @path {/mean_vga/mean_vga:core/conc#177.itm}
load net {conc#178.itm(0)} -attr vt d
load net {conc#178.itm(1)} -attr vt d
load net {conc#178.itm(2)} -attr vt d
load net {conc#178.itm(3)} -attr vt d
load netBundle {conc#178.itm} 4 {conc#178.itm(0)} {conc#178.itm(1)} {conc#178.itm(2)} {conc#178.itm(3)} -attr xrf 2058 -attr oid 105 -attr vt d -attr @path {/mean_vga/mean_vga:core/conc#178.itm}
load net {FRAME:acc#12.itm(0)} -attr vt d
load net {FRAME:acc#12.itm(1)} -attr vt d
load net {FRAME:acc#12.itm(2)} -attr vt d
load net {FRAME:acc#12.itm(3)} -attr vt d
load net {FRAME:acc#12.itm(4)} -attr vt d
load net {FRAME:acc#12.itm(5)} -attr vt d
load net {FRAME:acc#12.itm(6)} -attr vt d
load netBundle {FRAME:acc#12.itm} 7 {FRAME:acc#12.itm(0)} {FRAME:acc#12.itm(1)} {FRAME:acc#12.itm(2)} {FRAME:acc#12.itm(3)} {FRAME:acc#12.itm(4)} {FRAME:acc#12.itm(5)} {FRAME:acc#12.itm(6)} -attr xrf 2059 -attr oid 106 -attr vt d -attr @path {/mean_vga/mean_vga:core/FRAME:acc#12.itm}
load net {FRAME:acc#10.itm(0)} -attr vt d
load net {FRAME:acc#10.itm(1)} -attr vt d
load net {FRAME:acc#10.itm(2)} -attr vt d
load net {FRAME:acc#10.itm(3)} -attr vt d
load net {FRAME:acc#10.itm(4)} -attr vt d
load netBundle {FRAME:acc#10.itm} 5 {FRAME:acc#10.itm(0)} {FRAME:acc#10.itm(1)} {FRAME:acc#10.itm(2)} {FRAME:acc#10.itm(3)} {FRAME:acc#10.itm(4)} -attr xrf 2060 -attr oid 107 -attr vt d -attr @path {/mean_vga/mean_vga:core/FRAME:acc#10.itm}
load net {conc#179.itm(0)} -attr vt d
load net {conc#179.itm(1)} -attr vt d
load net {conc#179.itm(2)} -attr vt d
load net {conc#179.itm(3)} -attr vt d
load net {conc#179.itm(4)} -attr vt d
load netBundle {conc#179.itm} 5 {conc#179.itm(0)} {conc#179.itm(1)} {conc#179.itm(2)} {conc#179.itm(3)} {conc#179.itm(4)} -attr xrf 2061 -attr oid 108 -attr vt d -attr @path {/mean_vga/mean_vga:core/conc#179.itm}
load net {slc(ACC2-5:acc#1.psp.sva)#7.itm(0)} -attr vt d
load net {slc(ACC2-5:acc#1.psp.sva)#7.itm(1)} -attr vt d
load net {slc(ACC2-5:acc#1.psp.sva)#7.itm(2)} -attr vt d
load net {slc(ACC2-5:acc#1.psp.sva)#7.itm(3)} -attr vt d
load netBundle {slc(ACC2-5:acc#1.psp.sva)#7.itm} 4 {slc(ACC2-5:acc#1.psp.sva)#7.itm(0)} {slc(ACC2-5:acc#1.psp.sva)#7.itm(1)} {slc(ACC2-5:acc#1.psp.sva)#7.itm(2)} {slc(ACC2-5:acc#1.psp.sva)#7.itm(3)} -attr xrf 2062 -attr oid 109 -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(ACC2-5:acc#1.psp.sva)#7.itm}
load net {FRAME:conc#49.itm(0)} -attr vt d
load net {FRAME:conc#49.itm(1)} -attr vt d
load net {FRAME:conc#49.itm(2)} -attr vt d
load net {FRAME:conc#49.itm(3)} -attr vt d
load net {FRAME:conc#49.itm(4)} -attr vt d
load netBundle {FRAME:conc#49.itm} 5 {FRAME:conc#49.itm(0)} {FRAME:conc#49.itm(1)} {FRAME:conc#49.itm(2)} {FRAME:conc#49.itm(3)} {FRAME:conc#49.itm(4)} -attr xrf 2063 -attr oid 110 -attr vt d -attr @path {/mean_vga/mean_vga:core/FRAME:conc#49.itm}
load net {FRAME:acc#55.itm(0)} -attr vt d
load net {FRAME:acc#55.itm(1)} -attr vt d
load net {FRAME:acc#55.itm(2)} -attr vt d
load net {FRAME:acc#55.itm(3)} -attr vt d
load netBundle {FRAME:acc#55.itm} 4 {FRAME:acc#55.itm(0)} {FRAME:acc#55.itm(1)} {FRAME:acc#55.itm(2)} {FRAME:acc#55.itm(3)} -attr xrf 2064 -attr oid 111 -attr vt d -attr @path {/mean_vga/mean_vga:core/FRAME:acc#55.itm}
load net {FRAME:not#1.itm(0)} -attr vt d
load net {FRAME:not#1.itm(1)} -attr vt d
load net {FRAME:not#1.itm(2)} -attr vt d
load netBundle {FRAME:not#1.itm} 3 {FRAME:not#1.itm(0)} {FRAME:not#1.itm(1)} {FRAME:not#1.itm(2)} -attr xrf 2065 -attr oid 112 -attr vt d -attr @path {/mean_vga/mean_vga:core/FRAME:not#1.itm}
load net {slc(ACC2-5:acc#1.psp.sva)#8.itm(0)} -attr vt d
load net {slc(ACC2-5:acc#1.psp.sva)#8.itm(1)} -attr vt d
load net {slc(ACC2-5:acc#1.psp.sva)#8.itm(2)} -attr vt d
load netBundle {slc(ACC2-5:acc#1.psp.sva)#8.itm} 3 {slc(ACC2-5:acc#1.psp.sva)#8.itm(0)} {slc(ACC2-5:acc#1.psp.sva)#8.itm(1)} {slc(ACC2-5:acc#1.psp.sva)#8.itm(2)} -attr xrf 2066 -attr oid 113 -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(ACC2-5:acc#1.psp.sva)#8.itm}
load net {slc(ACC2-5:acc#1.psp.sva)#4.itm(0)} -attr vt d
load net {slc(ACC2-5:acc#1.psp.sva)#4.itm(1)} -attr vt d
load net {slc(ACC2-5:acc#1.psp.sva)#4.itm(2)} -attr vt d
load netBundle {slc(ACC2-5:acc#1.psp.sva)#4.itm} 3 {slc(ACC2-5:acc#1.psp.sva)#4.itm(0)} {slc(ACC2-5:acc#1.psp.sva)#4.itm(1)} {slc(ACC2-5:acc#1.psp.sva)#4.itm(2)} -attr xrf 2067 -attr oid 114 -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(ACC2-5:acc#1.psp.sva)#4.itm}
load net {conc#180.itm(0)} -attr vt d
load net {conc#180.itm(1)} -attr vt d
load net {conc#180.itm(2)} -attr vt d
load net {conc#180.itm(3)} -attr vt d
load netBundle {conc#180.itm} 4 {conc#180.itm(0)} {conc#180.itm(1)} {conc#180.itm(2)} {conc#180.itm(3)} -attr xrf 2068 -attr oid 115 -attr vt d -attr @path {/mean_vga/mean_vga:core/conc#180.itm}
load net {FRAME:not#6.itm(0)} -attr vt d
load net {FRAME:not#6.itm(1)} -attr vt d
load netBundle {FRAME:not#6.itm} 2 {FRAME:not#6.itm(0)} {FRAME:not#6.itm(1)} -attr xrf 2069 -attr oid 116 -attr vt d -attr @path {/mean_vga/mean_vga:core/FRAME:not#6.itm}
load net {slc(acc.imod.sva)#1.itm(0)} -attr vt d
load net {slc(acc.imod.sva)#1.itm(1)} -attr vt d
load netBundle {slc(acc.imod.sva)#1.itm} 2 {slc(acc.imod.sva)#1.itm(0)} {slc(acc.imod.sva)#1.itm(1)} -attr xrf 2070 -attr oid 117 -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(acc.imod.sva)#1.itm}
load net {FRAME:acc#27.itm(0)} -attr vt d
load net {FRAME:acc#27.itm(1)} -attr vt d
load net {FRAME:acc#27.itm(2)} -attr vt d
load net {FRAME:acc#27.itm(3)} -attr vt d
load net {FRAME:acc#27.itm(4)} -attr vt d
load net {FRAME:acc#27.itm(5)} -attr vt d
load net {FRAME:acc#27.itm(6)} -attr vt d
load net {FRAME:acc#27.itm(7)} -attr vt d
load net {FRAME:acc#27.itm(8)} -attr vt d
load net {FRAME:acc#27.itm(9)} -attr vt d
load net {FRAME:acc#27.itm(10)} -attr vt d
load netBundle {FRAME:acc#27.itm} 11 {FRAME:acc#27.itm(0)} {FRAME:acc#27.itm(1)} {FRAME:acc#27.itm(2)} {FRAME:acc#27.itm(3)} {FRAME:acc#27.itm(4)} {FRAME:acc#27.itm(5)} {FRAME:acc#27.itm(6)} {FRAME:acc#27.itm(7)} {FRAME:acc#27.itm(8)} {FRAME:acc#27.itm(9)} {FRAME:acc#27.itm(10)} -attr xrf 2071 -attr oid 118 -attr vt d -attr @path {/mean_vga/mean_vga:core/FRAME:acc#27.itm}
load net {FRAME:mul#1.itm(0)} -attr vt d
load net {FRAME:mul#1.itm(1)} -attr vt d
load net {FRAME:mul#1.itm(2)} -attr vt d
load net {FRAME:mul#1.itm(3)} -attr vt d
load net {FRAME:mul#1.itm(4)} -attr vt d
load net {FRAME:mul#1.itm(5)} -attr vt d
load net {FRAME:mul#1.itm(6)} -attr vt d
load net {FRAME:mul#1.itm(7)} -attr vt d
load net {FRAME:mul#1.itm(8)} -attr vt d
load net {FRAME:mul#1.itm(9)} -attr vt d
load netBundle {FRAME:mul#1.itm} 10 {FRAME:mul#1.itm(0)} {FRAME:mul#1.itm(1)} {FRAME:mul#1.itm(2)} {FRAME:mul#1.itm(3)} {FRAME:mul#1.itm(4)} {FRAME:mul#1.itm(5)} {FRAME:mul#1.itm(6)} {FRAME:mul#1.itm(7)} {FRAME:mul#1.itm(8)} {FRAME:mul#1.itm(9)} -attr xrf 2072 -attr oid 119 -attr vt d -attr @path {/mean_vga/mean_vga:core/FRAME:mul#1.itm}
load net {slc(ACC2-5:acc#2.psp.sva).itm(0)} -attr vt d
load net {slc(ACC2-5:acc#2.psp.sva).itm(1)} -attr vt d
load net {slc(ACC2-5:acc#2.psp.sva).itm(2)} -attr vt d
load net {slc(ACC2-5:acc#2.psp.sva).itm(3)} -attr vt d
load netBundle {slc(ACC2-5:acc#2.psp.sva).itm} 4 {slc(ACC2-5:acc#2.psp.sva).itm(0)} {slc(ACC2-5:acc#2.psp.sva).itm(1)} {slc(ACC2-5:acc#2.psp.sva).itm(2)} {slc(ACC2-5:acc#2.psp.sva).itm(3)} -attr xrf 2073 -attr oid 120 -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(ACC2-5:acc#2.psp.sva).itm}
load net {FRAME:acc#26.itm(0)} -attr vt d
load net {FRAME:acc#26.itm(1)} -attr vt d
load net {FRAME:acc#26.itm(2)} -attr vt d
load net {FRAME:acc#26.itm(3)} -attr vt d
load net {FRAME:acc#26.itm(4)} -attr vt d
load net {FRAME:acc#26.itm(5)} -attr vt d
load net {FRAME:acc#26.itm(6)} -attr vt d
load netBundle {FRAME:acc#26.itm} 7 {FRAME:acc#26.itm(0)} {FRAME:acc#26.itm(1)} {FRAME:acc#26.itm(2)} {FRAME:acc#26.itm(3)} {FRAME:acc#26.itm(4)} {FRAME:acc#26.itm(5)} {FRAME:acc#26.itm(6)} -attr xrf 2074 -attr oid 121 -attr vt d -attr @path {/mean_vga/mean_vga:core/FRAME:acc#26.itm}
load net {FRAME:acc#25.itm(0)} -attr vt d
load net {FRAME:acc#25.itm(1)} -attr vt d
load net {FRAME:acc#25.itm(2)} -attr vt d
load net {FRAME:acc#25.itm(3)} -attr vt d
load net {FRAME:acc#25.itm(4)} -attr vt d
load net {FRAME:acc#25.itm(5)} -attr vt d
load net {FRAME:acc#25.itm(6)} -attr vt d
load netBundle {FRAME:acc#25.itm} 7 {FRAME:acc#25.itm(0)} {FRAME:acc#25.itm(1)} {FRAME:acc#25.itm(2)} {FRAME:acc#25.itm(3)} {FRAME:acc#25.itm(4)} {FRAME:acc#25.itm(5)} {FRAME:acc#25.itm(6)} -attr xrf 2075 -attr oid 122 -attr vt d -attr @path {/mean_vga/mean_vga:core/FRAME:acc#25.itm}
load net {FRAME:conc#21.itm(0)} -attr vt d
load net {FRAME:conc#21.itm(1)} -attr vt d
load net {FRAME:conc#21.itm(2)} -attr vt d
load net {FRAME:conc#21.itm(3)} -attr vt d
load net {FRAME:conc#21.itm(4)} -attr vt d
load netBundle {FRAME:conc#21.itm} 5 {FRAME:conc#21.itm(0)} {FRAME:conc#21.itm(1)} {FRAME:conc#21.itm(2)} {FRAME:conc#21.itm(3)} {FRAME:conc#21.itm(4)} -attr xrf 2076 -attr oid 123 -attr vt d -attr @path {/mean_vga/mean_vga:core/FRAME:conc#21.itm}
load net {slc(ACC2-5:acc#2.psp.sva)#1.itm(0)} -attr vt d
load net {slc(ACC2-5:acc#2.psp.sva)#1.itm(1)} -attr vt d
load net {slc(ACC2-5:acc#2.psp.sva)#1.itm(2)} -attr vt d
load net {slc(ACC2-5:acc#2.psp.sva)#1.itm(3)} -attr vt d
load netBundle {slc(ACC2-5:acc#2.psp.sva)#1.itm} 4 {slc(ACC2-5:acc#2.psp.sva)#1.itm(0)} {slc(ACC2-5:acc#2.psp.sva)#1.itm(1)} {slc(ACC2-5:acc#2.psp.sva)#1.itm(2)} {slc(ACC2-5:acc#2.psp.sva)#1.itm(3)} -attr xrf 2077 -attr oid 124 -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(ACC2-5:acc#2.psp.sva)#1.itm}
load net {FRAME:acc#23.itm(0)} -attr vt d
load net {FRAME:acc#23.itm(1)} -attr vt d
load net {FRAME:acc#23.itm(2)} -attr vt d
load netBundle {FRAME:acc#23.itm} 3 {FRAME:acc#23.itm(0)} {FRAME:acc#23.itm(1)} {FRAME:acc#23.itm(2)} -attr xrf 2078 -attr oid 125 -attr vt d -attr @path {/mean_vga/mean_vga:core/FRAME:acc#23.itm}
load net {FRAME:acc#21.itm(0)} -attr vt d
load net {FRAME:acc#21.itm(1)} -attr vt d
load netBundle {FRAME:acc#21.itm} 2 {FRAME:acc#21.itm(0)} {FRAME:acc#21.itm(1)} -attr xrf 2079 -attr oid 126 -attr vt d -attr @path {/mean_vga/mean_vga:core/FRAME:acc#21.itm}
load net {slc(acc.imod#2.sva)#5.itm(0)} -attr vt d
load net {slc(acc.imod#2.sva)#5.itm(1)} -attr vt d
load netBundle {slc(acc.imod#2.sva)#5.itm} 2 {slc(acc.imod#2.sva)#5.itm(0)} {slc(acc.imod#2.sva)#5.itm(1)} -attr xrf 2080 -attr oid 127 -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(acc.imod#2.sva)#5.itm}
load net {FRAME:acc#24.itm(0)} -attr vt d
load net {FRAME:acc#24.itm(1)} -attr vt d
load net {FRAME:acc#24.itm(2)} -attr vt d
load net {FRAME:acc#24.itm(3)} -attr vt d
load net {FRAME:acc#24.itm(4)} -attr vt d
load netBundle {FRAME:acc#24.itm} 5 {FRAME:acc#24.itm(0)} {FRAME:acc#24.itm(1)} {FRAME:acc#24.itm(2)} {FRAME:acc#24.itm(3)} {FRAME:acc#24.itm(4)} -attr xrf 2081 -attr oid 128 -attr vt d -attr @path {/mean_vga/mean_vga:core/FRAME:acc#24.itm}
load net {slc(ACC2-5:acc#2.psp.sva)#10.itm(0)} -attr vt d
load net {slc(ACC2-5:acc#2.psp.sva)#10.itm(1)} -attr vt d
load net {slc(ACC2-5:acc#2.psp.sva)#10.itm(2)} -attr vt d
load netBundle {slc(ACC2-5:acc#2.psp.sva)#10.itm} 3 {slc(ACC2-5:acc#2.psp.sva)#10.itm(0)} {slc(ACC2-5:acc#2.psp.sva)#10.itm(1)} {slc(ACC2-5:acc#2.psp.sva)#10.itm(2)} -attr xrf 2082 -attr oid 129 -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(ACC2-5:acc#2.psp.sva)#10.itm}
load net {FRAME:acc#22.itm(0)} -attr vt d
load net {FRAME:acc#22.itm(1)} -attr vt d
load netBundle {FRAME:acc#22.itm} 2 {FRAME:acc#22.itm(0)} {FRAME:acc#22.itm(1)} -attr xrf 2083 -attr oid 130 -attr vt d -attr @path {/mean_vga/mean_vga:core/FRAME:acc#22.itm}
load net {FRAME:conc#51.itm(0)} -attr vt d
load net {FRAME:conc#51.itm(1)} -attr vt d
load net {FRAME:conc#51.itm(2)} -attr vt d
load net {FRAME:conc#51.itm(3)} -attr vt d
load net {FRAME:conc#51.itm(4)} -attr vt d
load net {FRAME:conc#51.itm(5)} -attr vt d
load netBundle {FRAME:conc#51.itm} 6 {FRAME:conc#51.itm(0)} {FRAME:conc#51.itm(1)} {FRAME:conc#51.itm(2)} {FRAME:conc#51.itm(3)} {FRAME:conc#51.itm(4)} {FRAME:conc#51.itm(5)} -attr xrf 2084 -attr oid 131 -attr vt d -attr @path {/mean_vga/mean_vga:core/FRAME:conc#51.itm}
load net {FRAME:acc#57.itm(0)} -attr vt d
load net {FRAME:acc#57.itm(1)} -attr vt d
load net {FRAME:acc#57.itm(2)} -attr vt d
load net {FRAME:acc#57.itm(3)} -attr vt d
load net {FRAME:acc#57.itm(4)} -attr vt d
load netBundle {FRAME:acc#57.itm} 5 {FRAME:acc#57.itm(0)} {FRAME:acc#57.itm(1)} {FRAME:acc#57.itm(2)} {FRAME:acc#57.itm(3)} {FRAME:acc#57.itm(4)} -attr xrf 2085 -attr oid 132 -attr vt d -attr @path {/mean_vga/mean_vga:core/FRAME:acc#57.itm}
load net {conc#181.itm(0)} -attr vt d
load net {conc#181.itm(1)} -attr vt d
load net {conc#181.itm(2)} -attr vt d
load net {conc#181.itm(3)} -attr vt d
load netBundle {conc#181.itm} 4 {conc#181.itm(0)} {conc#181.itm(1)} {conc#181.itm(2)} {conc#181.itm(3)} -attr xrf 2086 -attr oid 133 -attr vt d -attr @path {/mean_vga/mean_vga:core/conc#181.itm}
load net {slc(acc.imod#2.sva)#6.itm(0)} -attr vt d
load net {slc(acc.imod#2.sva)#6.itm(1)} -attr vt d
load netBundle {slc(acc.imod#2.sva)#6.itm} 2 {slc(acc.imod#2.sva)#6.itm(0)} {slc(acc.imod#2.sva)#6.itm(1)} -attr xrf 2087 -attr oid 134 -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(acc.imod#2.sva)#6.itm}
load net {slc(FRAME:acc#28.sdt).itm(0)} -attr vt d
load net {slc(FRAME:acc#28.sdt).itm(1)} -attr vt d
load net {slc(FRAME:acc#28.sdt).itm(2)} -attr vt d
load netBundle {slc(FRAME:acc#28.sdt).itm} 3 {slc(FRAME:acc#28.sdt).itm(0)} {slc(FRAME:acc#28.sdt).itm(1)} {slc(FRAME:acc#28.sdt).itm(2)} -attr xrf 2088 -attr oid 135 -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(FRAME:acc#28.sdt).itm}
load net {conc#182.itm(0)} -attr vt d
load net {conc#182.itm(1)} -attr vt d
load net {conc#182.itm(2)} -attr vt d
load net {conc#182.itm(3)} -attr vt d
load net {conc#182.itm(4)} -attr vt d
load netBundle {conc#182.itm} 5 {conc#182.itm(0)} {conc#182.itm(1)} {conc#182.itm(2)} {conc#182.itm(3)} {conc#182.itm(4)} -attr xrf 2089 -attr oid 136 -attr vt d -attr @path {/mean_vga/mean_vga:core/conc#182.itm}
load net {slc(acc.imod#2.sva)#2.itm(0)} -attr vt d
load net {slc(acc.imod#2.sva)#2.itm(1)} -attr vt d
load net {slc(acc.imod#2.sva)#2.itm(2)} -attr vt d
load net {slc(acc.imod#2.sva)#2.itm(3)} -attr vt d
load netBundle {slc(acc.imod#2.sva)#2.itm} 4 {slc(acc.imod#2.sva)#2.itm(0)} {slc(acc.imod#2.sva)#2.itm(1)} {slc(acc.imod#2.sva)#2.itm(2)} {slc(acc.imod#2.sva)#2.itm(3)} -attr xrf 2090 -attr oid 137 -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(acc.imod#2.sva)#2.itm}
load net {conc#183.itm(0)} -attr vt d
load net {conc#183.itm(1)} -attr vt d
load net {conc#183.itm(2)} -attr vt d
load net {conc#183.itm(3)} -attr vt d
load net {conc#183.itm(4)} -attr vt d
load net {conc#183.itm(5)} -attr vt d
load net {conc#183.itm(6)} -attr vt d
load net {conc#183.itm(7)} -attr vt d
load net {conc#183.itm(8)} -attr vt d
load net {conc#183.itm(9)} -attr vt d
load netBundle {conc#183.itm} 10 {conc#183.itm(0)} {conc#183.itm(1)} {conc#183.itm(2)} {conc#183.itm(3)} {conc#183.itm(4)} {conc#183.itm(5)} {conc#183.itm(6)} {conc#183.itm(7)} {conc#183.itm(8)} {conc#183.itm(9)} -attr xrf 2091 -attr oid 138 -attr vt d -attr @path {/mean_vga/mean_vga:core/conc#183.itm}
load net {FRAME:exs#5.itm(0)} -attr vt d
load net {FRAME:exs#5.itm(1)} -attr vt d
load net {FRAME:exs#5.itm(2)} -attr vt d
load net {FRAME:exs#5.itm(3)} -attr vt d
load netBundle {FRAME:exs#5.itm} 4 {FRAME:exs#5.itm(0)} {FRAME:exs#5.itm(1)} {FRAME:exs#5.itm(2)} {FRAME:exs#5.itm(3)} -attr xrf 2092 -attr oid 139 -attr vt d -attr @path {/mean_vga/mean_vga:core/FRAME:exs#5.itm}
load net {FRAME:acc#43.itm(0)} -attr vt d
load net {FRAME:acc#43.itm(1)} -attr vt d
load net {FRAME:acc#43.itm(2)} -attr vt d
load net {FRAME:acc#43.itm(3)} -attr vt d
load net {FRAME:acc#43.itm(4)} -attr vt d
load net {FRAME:acc#43.itm(5)} -attr vt d
load net {FRAME:acc#43.itm(6)} -attr vt d
load net {FRAME:acc#43.itm(7)} -attr vt d
load net {FRAME:acc#43.itm(8)} -attr vt d
load net {FRAME:acc#43.itm(9)} -attr vt d
load net {FRAME:acc#43.itm(10)} -attr vt d
load netBundle {FRAME:acc#43.itm} 11 {FRAME:acc#43.itm(0)} {FRAME:acc#43.itm(1)} {FRAME:acc#43.itm(2)} {FRAME:acc#43.itm(3)} {FRAME:acc#43.itm(4)} {FRAME:acc#43.itm(5)} {FRAME:acc#43.itm(6)} {FRAME:acc#43.itm(7)} {FRAME:acc#43.itm(8)} {FRAME:acc#43.itm(9)} {FRAME:acc#43.itm(10)} -attr xrf 2093 -attr oid 140 -attr vt d -attr @path {/mean_vga/mean_vga:core/FRAME:acc#43.itm}
load net {FRAME:mul#2.itm(0)} -attr vt d
load net {FRAME:mul#2.itm(1)} -attr vt d
load net {FRAME:mul#2.itm(2)} -attr vt d
load net {FRAME:mul#2.itm(3)} -attr vt d
load net {FRAME:mul#2.itm(4)} -attr vt d
load net {FRAME:mul#2.itm(5)} -attr vt d
load net {FRAME:mul#2.itm(6)} -attr vt d
load net {FRAME:mul#2.itm(7)} -attr vt d
load net {FRAME:mul#2.itm(8)} -attr vt d
load net {FRAME:mul#2.itm(9)} -attr vt d
load netBundle {FRAME:mul#2.itm} 10 {FRAME:mul#2.itm(0)} {FRAME:mul#2.itm(1)} {FRAME:mul#2.itm(2)} {FRAME:mul#2.itm(3)} {FRAME:mul#2.itm(4)} {FRAME:mul#2.itm(5)} {FRAME:mul#2.itm(6)} {FRAME:mul#2.itm(7)} {FRAME:mul#2.itm(8)} {FRAME:mul#2.itm(9)} -attr xrf 2094 -attr oid 141 -attr vt d -attr @path {/mean_vga/mean_vga:core/FRAME:mul#2.itm}
load net {slc(ACC2-5:acc#3.psp.sva).itm(0)} -attr vt d
load net {slc(ACC2-5:acc#3.psp.sva).itm(1)} -attr vt d
load net {slc(ACC2-5:acc#3.psp.sva).itm(2)} -attr vt d
load net {slc(ACC2-5:acc#3.psp.sva).itm(3)} -attr vt d
load netBundle {slc(ACC2-5:acc#3.psp.sva).itm} 4 {slc(ACC2-5:acc#3.psp.sva).itm(0)} {slc(ACC2-5:acc#3.psp.sva).itm(1)} {slc(ACC2-5:acc#3.psp.sva).itm(2)} {slc(ACC2-5:acc#3.psp.sva).itm(3)} -attr xrf 2095 -attr oid 142 -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(ACC2-5:acc#3.psp.sva).itm}
load net {FRAME:acc#42.itm(0)} -attr vt d
load net {FRAME:acc#42.itm(1)} -attr vt d
load net {FRAME:acc#42.itm(2)} -attr vt d
load net {FRAME:acc#42.itm(3)} -attr vt d
load net {FRAME:acc#42.itm(4)} -attr vt d
load net {FRAME:acc#42.itm(5)} -attr vt d
load net {FRAME:acc#42.itm(6)} -attr vt d
load netBundle {FRAME:acc#42.itm} 7 {FRAME:acc#42.itm(0)} {FRAME:acc#42.itm(1)} {FRAME:acc#42.itm(2)} {FRAME:acc#42.itm(3)} {FRAME:acc#42.itm(4)} {FRAME:acc#42.itm(5)} {FRAME:acc#42.itm(6)} -attr xrf 2096 -attr oid 143 -attr vt d -attr @path {/mean_vga/mean_vga:core/FRAME:acc#42.itm}
load net {FRAME:acc#41.itm(0)} -attr vt d
load net {FRAME:acc#41.itm(1)} -attr vt d
load net {FRAME:acc#41.itm(2)} -attr vt d
load net {FRAME:acc#41.itm(3)} -attr vt d
load net {FRAME:acc#41.itm(4)} -attr vt d
load net {FRAME:acc#41.itm(5)} -attr vt d
load net {FRAME:acc#41.itm(6)} -attr vt d
load netBundle {FRAME:acc#41.itm} 7 {FRAME:acc#41.itm(0)} {FRAME:acc#41.itm(1)} {FRAME:acc#41.itm(2)} {FRAME:acc#41.itm(3)} {FRAME:acc#41.itm(4)} {FRAME:acc#41.itm(5)} {FRAME:acc#41.itm(6)} -attr xrf 2097 -attr oid 144 -attr vt d -attr @path {/mean_vga/mean_vga:core/FRAME:acc#41.itm}
load net {FRAME:conc#32.itm(0)} -attr vt d
load net {FRAME:conc#32.itm(1)} -attr vt d
load net {FRAME:conc#32.itm(2)} -attr vt d
load net {FRAME:conc#32.itm(3)} -attr vt d
load net {FRAME:conc#32.itm(4)} -attr vt d
load netBundle {FRAME:conc#32.itm} 5 {FRAME:conc#32.itm(0)} {FRAME:conc#32.itm(1)} {FRAME:conc#32.itm(2)} {FRAME:conc#32.itm(3)} {FRAME:conc#32.itm(4)} -attr xrf 2098 -attr oid 145 -attr vt d -attr @path {/mean_vga/mean_vga:core/FRAME:conc#32.itm}
load net {slc(ACC2-5:acc#3.psp.sva)#1.itm(0)} -attr vt d
load net {slc(ACC2-5:acc#3.psp.sva)#1.itm(1)} -attr vt d
load net {slc(ACC2-5:acc#3.psp.sva)#1.itm(2)} -attr vt d
load net {slc(ACC2-5:acc#3.psp.sva)#1.itm(3)} -attr vt d
load netBundle {slc(ACC2-5:acc#3.psp.sva)#1.itm} 4 {slc(ACC2-5:acc#3.psp.sva)#1.itm(0)} {slc(ACC2-5:acc#3.psp.sva)#1.itm(1)} {slc(ACC2-5:acc#3.psp.sva)#1.itm(2)} {slc(ACC2-5:acc#3.psp.sva)#1.itm(3)} -attr xrf 2099 -attr oid 146 -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(ACC2-5:acc#3.psp.sva)#1.itm}
load net {FRAME:acc#39.itm(0)} -attr vt d
load net {FRAME:acc#39.itm(1)} -attr vt d
load net {FRAME:acc#39.itm(2)} -attr vt d
load netBundle {FRAME:acc#39.itm} 3 {FRAME:acc#39.itm(0)} {FRAME:acc#39.itm(1)} {FRAME:acc#39.itm(2)} -attr xrf 2100 -attr oid 147 -attr vt d -attr @path {/mean_vga/mean_vga:core/FRAME:acc#39.itm}
load net {FRAME:acc#37.itm(0)} -attr vt d
load net {FRAME:acc#37.itm(1)} -attr vt d
load netBundle {FRAME:acc#37.itm} 2 {FRAME:acc#37.itm(0)} {FRAME:acc#37.itm(1)} -attr xrf 2101 -attr oid 148 -attr vt d -attr @path {/mean_vga/mean_vga:core/FRAME:acc#37.itm}
load net {slc(acc.imod#4.sva)#5.itm(0)} -attr vt d
load net {slc(acc.imod#4.sva)#5.itm(1)} -attr vt d
load netBundle {slc(acc.imod#4.sva)#5.itm} 2 {slc(acc.imod#4.sva)#5.itm(0)} {slc(acc.imod#4.sva)#5.itm(1)} -attr xrf 2102 -attr oid 149 -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(acc.imod#4.sva)#5.itm}
load net {FRAME:acc#40.itm(0)} -attr vt d
load net {FRAME:acc#40.itm(1)} -attr vt d
load net {FRAME:acc#40.itm(2)} -attr vt d
load net {FRAME:acc#40.itm(3)} -attr vt d
load net {FRAME:acc#40.itm(4)} -attr vt d
load netBundle {FRAME:acc#40.itm} 5 {FRAME:acc#40.itm(0)} {FRAME:acc#40.itm(1)} {FRAME:acc#40.itm(2)} {FRAME:acc#40.itm(3)} {FRAME:acc#40.itm(4)} -attr xrf 2103 -attr oid 150 -attr vt d -attr @path {/mean_vga/mean_vga:core/FRAME:acc#40.itm}
load net {slc(ACC2-5:acc#3.psp.sva)#10.itm(0)} -attr vt d
load net {slc(ACC2-5:acc#3.psp.sva)#10.itm(1)} -attr vt d
load net {slc(ACC2-5:acc#3.psp.sva)#10.itm(2)} -attr vt d
load netBundle {slc(ACC2-5:acc#3.psp.sva)#10.itm} 3 {slc(ACC2-5:acc#3.psp.sva)#10.itm(0)} {slc(ACC2-5:acc#3.psp.sva)#10.itm(1)} {slc(ACC2-5:acc#3.psp.sva)#10.itm(2)} -attr xrf 2104 -attr oid 151 -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(ACC2-5:acc#3.psp.sva)#10.itm}
load net {FRAME:acc#38.itm(0)} -attr vt d
load net {FRAME:acc#38.itm(1)} -attr vt d
load netBundle {FRAME:acc#38.itm} 2 {FRAME:acc#38.itm(0)} {FRAME:acc#38.itm(1)} -attr xrf 2105 -attr oid 152 -attr vt d -attr @path {/mean_vga/mean_vga:core/FRAME:acc#38.itm}
load net {FRAME:conc#53.itm(0)} -attr vt d
load net {FRAME:conc#53.itm(1)} -attr vt d
load net {FRAME:conc#53.itm(2)} -attr vt d
load net {FRAME:conc#53.itm(3)} -attr vt d
load net {FRAME:conc#53.itm(4)} -attr vt d
load net {FRAME:conc#53.itm(5)} -attr vt d
load netBundle {FRAME:conc#53.itm} 6 {FRAME:conc#53.itm(0)} {FRAME:conc#53.itm(1)} {FRAME:conc#53.itm(2)} {FRAME:conc#53.itm(3)} {FRAME:conc#53.itm(4)} {FRAME:conc#53.itm(5)} -attr xrf 2106 -attr oid 153 -attr vt d -attr @path {/mean_vga/mean_vga:core/FRAME:conc#53.itm}
load net {FRAME:acc#59.itm(0)} -attr vt d
load net {FRAME:acc#59.itm(1)} -attr vt d
load net {FRAME:acc#59.itm(2)} -attr vt d
load net {FRAME:acc#59.itm(3)} -attr vt d
load net {FRAME:acc#59.itm(4)} -attr vt d
load netBundle {FRAME:acc#59.itm} 5 {FRAME:acc#59.itm(0)} {FRAME:acc#59.itm(1)} {FRAME:acc#59.itm(2)} {FRAME:acc#59.itm(3)} {FRAME:acc#59.itm(4)} -attr xrf 2107 -attr oid 154 -attr vt d -attr @path {/mean_vga/mean_vga:core/FRAME:acc#59.itm}
load net {conc#184.itm(0)} -attr vt d
load net {conc#184.itm(1)} -attr vt d
load net {conc#184.itm(2)} -attr vt d
load net {conc#184.itm(3)} -attr vt d
load netBundle {conc#184.itm} 4 {conc#184.itm(0)} {conc#184.itm(1)} {conc#184.itm(2)} {conc#184.itm(3)} -attr xrf 2108 -attr oid 155 -attr vt d -attr @path {/mean_vga/mean_vga:core/conc#184.itm}
load net {slc(acc.imod#4.sva)#6.itm(0)} -attr vt d
load net {slc(acc.imod#4.sva)#6.itm(1)} -attr vt d
load netBundle {slc(acc.imod#4.sva)#6.itm} 2 {slc(acc.imod#4.sva)#6.itm(0)} {slc(acc.imod#4.sva)#6.itm(1)} -attr xrf 2109 -attr oid 156 -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(acc.imod#4.sva)#6.itm}
load net {slc(FRAME:acc#44.sdt).itm(0)} -attr vt d
load net {slc(FRAME:acc#44.sdt).itm(1)} -attr vt d
load net {slc(FRAME:acc#44.sdt).itm(2)} -attr vt d
load netBundle {slc(FRAME:acc#44.sdt).itm} 3 {slc(FRAME:acc#44.sdt).itm(0)} {slc(FRAME:acc#44.sdt).itm(1)} {slc(FRAME:acc#44.sdt).itm(2)} -attr xrf 2110 -attr oid 157 -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(FRAME:acc#44.sdt).itm}
load net {conc#185.itm(0)} -attr vt d
load net {conc#185.itm(1)} -attr vt d
load net {conc#185.itm(2)} -attr vt d
load net {conc#185.itm(3)} -attr vt d
load net {conc#185.itm(4)} -attr vt d
load netBundle {conc#185.itm} 5 {conc#185.itm(0)} {conc#185.itm(1)} {conc#185.itm(2)} {conc#185.itm(3)} {conc#185.itm(4)} -attr xrf 2111 -attr oid 158 -attr vt d -attr @path {/mean_vga/mean_vga:core/conc#185.itm}
load net {slc(acc.imod#4.sva)#2.itm(0)} -attr vt d
load net {slc(acc.imod#4.sva)#2.itm(1)} -attr vt d
load net {slc(acc.imod#4.sva)#2.itm(2)} -attr vt d
load net {slc(acc.imod#4.sva)#2.itm(3)} -attr vt d
load netBundle {slc(acc.imod#4.sva)#2.itm} 4 {slc(acc.imod#4.sva)#2.itm(0)} {slc(acc.imod#4.sva)#2.itm(1)} {slc(acc.imod#4.sva)#2.itm(2)} {slc(acc.imod#4.sva)#2.itm(3)} -attr xrf 2112 -attr oid 159 -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(acc.imod#4.sva)#2.itm}
load net {conc#186.itm(0)} -attr vt d
load net {conc#186.itm(1)} -attr vt d
load net {conc#186.itm(2)} -attr vt d
load net {conc#186.itm(3)} -attr vt d
load net {conc#186.itm(4)} -attr vt d
load net {conc#186.itm(5)} -attr vt d
load net {conc#186.itm(6)} -attr vt d
load net {conc#186.itm(7)} -attr vt d
load net {conc#186.itm(8)} -attr vt d
load net {conc#186.itm(9)} -attr vt d
load netBundle {conc#186.itm} 10 {conc#186.itm(0)} {conc#186.itm(1)} {conc#186.itm(2)} {conc#186.itm(3)} {conc#186.itm(4)} {conc#186.itm(5)} {conc#186.itm(6)} {conc#186.itm(7)} {conc#186.itm(8)} {conc#186.itm(9)} -attr xrf 2113 -attr oid 160 -attr vt d -attr @path {/mean_vga/mean_vga:core/conc#186.itm}
load net {FRAME:exs#7.itm(0)} -attr vt d
load net {FRAME:exs#7.itm(1)} -attr vt d
load net {FRAME:exs#7.itm(2)} -attr vt d
load net {FRAME:exs#7.itm(3)} -attr vt d
load netBundle {FRAME:exs#7.itm} 4 {FRAME:exs#7.itm(0)} {FRAME:exs#7.itm(1)} {FRAME:exs#7.itm(2)} {FRAME:exs#7.itm(3)} -attr xrf 2114 -attr oid 161 -attr vt d -attr @path {/mean_vga/mean_vga:core/FRAME:exs#7.itm}
load net {ACC1:acc#99.itm(0)} -attr vt d
load net {ACC1:acc#99.itm(1)} -attr vt d
load net {ACC1:acc#99.itm(2)} -attr vt d
load net {ACC1:acc#99.itm(3)} -attr vt d
load net {ACC1:acc#99.itm(4)} -attr vt d
load net {ACC1:acc#99.itm(5)} -attr vt d
load net {ACC1:acc#99.itm(6)} -attr vt d
load net {ACC1:acc#99.itm(7)} -attr vt d
load net {ACC1:acc#99.itm(8)} -attr vt d
load net {ACC1:acc#99.itm(9)} -attr vt d
load net {ACC1:acc#99.itm(10)} -attr vt d
load net {ACC1:acc#99.itm(11)} -attr vt d
load net {ACC1:acc#99.itm(12)} -attr vt d
load net {ACC1:acc#99.itm(13)} -attr vt d
load netBundle {ACC1:acc#99.itm} 14 {ACC1:acc#99.itm(0)} {ACC1:acc#99.itm(1)} {ACC1:acc#99.itm(2)} {ACC1:acc#99.itm(3)} {ACC1:acc#99.itm(4)} {ACC1:acc#99.itm(5)} {ACC1:acc#99.itm(6)} {ACC1:acc#99.itm(7)} {ACC1:acc#99.itm(8)} {ACC1:acc#99.itm(9)} {ACC1:acc#99.itm(10)} {ACC1:acc#99.itm(11)} {ACC1:acc#99.itm(12)} {ACC1:acc#99.itm(13)} -attr xrf 2115 -attr oid 162 -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#99.itm}
load net {ACC1:acc#97.itm(0)} -attr vt d
load net {ACC1:acc#97.itm(1)} -attr vt d
load net {ACC1:acc#97.itm(2)} -attr vt d
load net {ACC1:acc#97.itm(3)} -attr vt d
load net {ACC1:acc#97.itm(4)} -attr vt d
load net {ACC1:acc#97.itm(5)} -attr vt d
load net {ACC1:acc#97.itm(6)} -attr vt d
load net {ACC1:acc#97.itm(7)} -attr vt d
load net {ACC1:acc#97.itm(8)} -attr vt d
load net {ACC1:acc#97.itm(9)} -attr vt d
load net {ACC1:acc#97.itm(10)} -attr vt d
load net {ACC1:acc#97.itm(11)} -attr vt d
load net {ACC1:acc#97.itm(12)} -attr vt d
load netBundle {ACC1:acc#97.itm} 13 {ACC1:acc#97.itm(0)} {ACC1:acc#97.itm(1)} {ACC1:acc#97.itm(2)} {ACC1:acc#97.itm(3)} {ACC1:acc#97.itm(4)} {ACC1:acc#97.itm(5)} {ACC1:acc#97.itm(6)} {ACC1:acc#97.itm(7)} {ACC1:acc#97.itm(8)} {ACC1:acc#97.itm(9)} {ACC1:acc#97.itm(10)} {ACC1:acc#97.itm(11)} {ACC1:acc#97.itm(12)} -attr xrf 2116 -attr oid 163 -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#97.itm}
load net {ACC1:acc#93.itm(0)} -attr vt d
load net {ACC1:acc#93.itm(1)} -attr vt d
load net {ACC1:acc#93.itm(2)} -attr vt d
load net {ACC1:acc#93.itm(3)} -attr vt d
load net {ACC1:acc#93.itm(4)} -attr vt d
load net {ACC1:acc#93.itm(5)} -attr vt d
load net {ACC1:acc#93.itm(6)} -attr vt d
load net {ACC1:acc#93.itm(7)} -attr vt d
load net {ACC1:acc#93.itm(8)} -attr vt d
load net {ACC1:acc#93.itm(9)} -attr vt d
load net {ACC1:acc#93.itm(10)} -attr vt d
load net {ACC1:acc#93.itm(11)} -attr vt d
load netBundle {ACC1:acc#93.itm} 12 {ACC1:acc#93.itm(0)} {ACC1:acc#93.itm(1)} {ACC1:acc#93.itm(2)} {ACC1:acc#93.itm(3)} {ACC1:acc#93.itm(4)} {ACC1:acc#93.itm(5)} {ACC1:acc#93.itm(6)} {ACC1:acc#93.itm(7)} {ACC1:acc#93.itm(8)} {ACC1:acc#93.itm(9)} {ACC1:acc#93.itm(10)} {ACC1:acc#93.itm(11)} -attr xrf 2117 -attr oid 164 -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#93.itm}
load net {ACC1:acc#85.itm(0)} -attr vt d
load net {ACC1:acc#85.itm(1)} -attr vt d
load net {ACC1:acc#85.itm(2)} -attr vt d
load net {ACC1:acc#85.itm(3)} -attr vt d
load net {ACC1:acc#85.itm(4)} -attr vt d
load net {ACC1:acc#85.itm(5)} -attr vt d
load net {ACC1:acc#85.itm(6)} -attr vt d
load net {ACC1:acc#85.itm(7)} -attr vt d
load net {ACC1:acc#85.itm(8)} -attr vt d
load net {ACC1:acc#85.itm(9)} -attr vt d
load net {ACC1:acc#85.itm(10)} -attr vt d
load netBundle {ACC1:acc#85.itm} 11 {ACC1:acc#85.itm(0)} {ACC1:acc#85.itm(1)} {ACC1:acc#85.itm(2)} {ACC1:acc#85.itm(3)} {ACC1:acc#85.itm(4)} {ACC1:acc#85.itm(5)} {ACC1:acc#85.itm(6)} {ACC1:acc#85.itm(7)} {ACC1:acc#85.itm(8)} {ACC1:acc#85.itm(9)} {ACC1:acc#85.itm(10)} -attr xrf 2118 -attr oid 165 -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#85.itm}
load net {slc(regs.regs(2).sva#1).itm(0)} -attr vt d
load net {slc(regs.regs(2).sva#1).itm(1)} -attr vt d
load net {slc(regs.regs(2).sva#1).itm(2)} -attr vt d
load net {slc(regs.regs(2).sva#1).itm(3)} -attr vt d
load net {slc(regs.regs(2).sva#1).itm(4)} -attr vt d
load net {slc(regs.regs(2).sva#1).itm(5)} -attr vt d
load net {slc(regs.regs(2).sva#1).itm(6)} -attr vt d
load net {slc(regs.regs(2).sva#1).itm(7)} -attr vt d
load net {slc(regs.regs(2).sva#1).itm(8)} -attr vt d
load net {slc(regs.regs(2).sva#1).itm(9)} -attr vt d
load netBundle {slc(regs.regs(2).sva#1).itm} 10 {slc(regs.regs(2).sva#1).itm(0)} {slc(regs.regs(2).sva#1).itm(1)} {slc(regs.regs(2).sva#1).itm(2)} {slc(regs.regs(2).sva#1).itm(3)} {slc(regs.regs(2).sva#1).itm(4)} {slc(regs.regs(2).sva#1).itm(5)} {slc(regs.regs(2).sva#1).itm(6)} {slc(regs.regs(2).sva#1).itm(7)} {slc(regs.regs(2).sva#1).itm(8)} {slc(regs.regs(2).sva#1).itm(9)} -attr xrf 2119 -attr oid 166 -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(regs.regs(2).sva#1).itm}
load net {slc(regs.regs(2).sva#1)#1.itm(0)} -attr vt d
load net {slc(regs.regs(2).sva#1)#1.itm(1)} -attr vt d
load net {slc(regs.regs(2).sva#1)#1.itm(2)} -attr vt d
load net {slc(regs.regs(2).sva#1)#1.itm(3)} -attr vt d
load net {slc(regs.regs(2).sva#1)#1.itm(4)} -attr vt d
load net {slc(regs.regs(2).sva#1)#1.itm(5)} -attr vt d
load net {slc(regs.regs(2).sva#1)#1.itm(6)} -attr vt d
load net {slc(regs.regs(2).sva#1)#1.itm(7)} -attr vt d
load net {slc(regs.regs(2).sva#1)#1.itm(8)} -attr vt d
load net {slc(regs.regs(2).sva#1)#1.itm(9)} -attr vt d
load netBundle {slc(regs.regs(2).sva#1)#1.itm} 10 {slc(regs.regs(2).sva#1)#1.itm(0)} {slc(regs.regs(2).sva#1)#1.itm(1)} {slc(regs.regs(2).sva#1)#1.itm(2)} {slc(regs.regs(2).sva#1)#1.itm(3)} {slc(regs.regs(2).sva#1)#1.itm(4)} {slc(regs.regs(2).sva#1)#1.itm(5)} {slc(regs.regs(2).sva#1)#1.itm(6)} {slc(regs.regs(2).sva#1)#1.itm(7)} {slc(regs.regs(2).sva#1)#1.itm(8)} {slc(regs.regs(2).sva#1)#1.itm(9)} -attr xrf 2120 -attr oid 167 -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(regs.regs(2).sva#1)#1.itm}
load net {ACC1:acc#84.itm(0)} -attr vt d
load net {ACC1:acc#84.itm(1)} -attr vt d
load net {ACC1:acc#84.itm(2)} -attr vt d
load net {ACC1:acc#84.itm(3)} -attr vt d
load net {ACC1:acc#84.itm(4)} -attr vt d
load net {ACC1:acc#84.itm(5)} -attr vt d
load net {ACC1:acc#84.itm(6)} -attr vt d
load net {ACC1:acc#84.itm(7)} -attr vt d
load net {ACC1:acc#84.itm(8)} -attr vt d
load net {ACC1:acc#84.itm(9)} -attr vt d
load net {ACC1:acc#84.itm(10)} -attr vt d
load netBundle {ACC1:acc#84.itm} 11 {ACC1:acc#84.itm(0)} {ACC1:acc#84.itm(1)} {ACC1:acc#84.itm(2)} {ACC1:acc#84.itm(3)} {ACC1:acc#84.itm(4)} {ACC1:acc#84.itm(5)} {ACC1:acc#84.itm(6)} {ACC1:acc#84.itm(7)} {ACC1:acc#84.itm(8)} {ACC1:acc#84.itm(9)} {ACC1:acc#84.itm(10)} -attr xrf 2121 -attr oid 168 -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#84.itm}
load net {slc(regs.regs(2).sva#1)#2.itm(0)} -attr vt d
load net {slc(regs.regs(2).sva#1)#2.itm(1)} -attr vt d
load net {slc(regs.regs(2).sva#1)#2.itm(2)} -attr vt d
load net {slc(regs.regs(2).sva#1)#2.itm(3)} -attr vt d
load net {slc(regs.regs(2).sva#1)#2.itm(4)} -attr vt d
load net {slc(regs.regs(2).sva#1)#2.itm(5)} -attr vt d
load net {slc(regs.regs(2).sva#1)#2.itm(6)} -attr vt d
load net {slc(regs.regs(2).sva#1)#2.itm(7)} -attr vt d
load net {slc(regs.regs(2).sva#1)#2.itm(8)} -attr vt d
load net {slc(regs.regs(2).sva#1)#2.itm(9)} -attr vt d
load netBundle {slc(regs.regs(2).sva#1)#2.itm} 10 {slc(regs.regs(2).sva#1)#2.itm(0)} {slc(regs.regs(2).sva#1)#2.itm(1)} {slc(regs.regs(2).sva#1)#2.itm(2)} {slc(regs.regs(2).sva#1)#2.itm(3)} {slc(regs.regs(2).sva#1)#2.itm(4)} {slc(regs.regs(2).sva#1)#2.itm(5)} {slc(regs.regs(2).sva#1)#2.itm(6)} {slc(regs.regs(2).sva#1)#2.itm(7)} {slc(regs.regs(2).sva#1)#2.itm(8)} {slc(regs.regs(2).sva#1)#2.itm(9)} -attr xrf 2122 -attr oid 169 -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(regs.regs(2).sva#1)#2.itm}
load net {slc(regs.regs(2).sva#1)#3.itm(0)} -attr vt d
load net {slc(regs.regs(2).sva#1)#3.itm(1)} -attr vt d
load net {slc(regs.regs(2).sva#1)#3.itm(2)} -attr vt d
load net {slc(regs.regs(2).sva#1)#3.itm(3)} -attr vt d
load net {slc(regs.regs(2).sva#1)#3.itm(4)} -attr vt d
load net {slc(regs.regs(2).sva#1)#3.itm(5)} -attr vt d
load net {slc(regs.regs(2).sva#1)#3.itm(6)} -attr vt d
load net {slc(regs.regs(2).sva#1)#3.itm(7)} -attr vt d
load net {slc(regs.regs(2).sva#1)#3.itm(8)} -attr vt d
load net {slc(regs.regs(2).sva#1)#3.itm(9)} -attr vt d
load netBundle {slc(regs.regs(2).sva#1)#3.itm} 10 {slc(regs.regs(2).sva#1)#3.itm(0)} {slc(regs.regs(2).sva#1)#3.itm(1)} {slc(regs.regs(2).sva#1)#3.itm(2)} {slc(regs.regs(2).sva#1)#3.itm(3)} {slc(regs.regs(2).sva#1)#3.itm(4)} {slc(regs.regs(2).sva#1)#3.itm(5)} {slc(regs.regs(2).sva#1)#3.itm(6)} {slc(regs.regs(2).sva#1)#3.itm(7)} {slc(regs.regs(2).sva#1)#3.itm(8)} {slc(regs.regs(2).sva#1)#3.itm(9)} -attr xrf 2123 -attr oid 170 -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(regs.regs(2).sva#1)#3.itm}
load net {ACC1:acc#92.itm(0)} -attr vt d
load net {ACC1:acc#92.itm(1)} -attr vt d
load net {ACC1:acc#92.itm(2)} -attr vt d
load net {ACC1:acc#92.itm(3)} -attr vt d
load net {ACC1:acc#92.itm(4)} -attr vt d
load net {ACC1:acc#92.itm(5)} -attr vt d
load net {ACC1:acc#92.itm(6)} -attr vt d
load net {ACC1:acc#92.itm(7)} -attr vt d
load net {ACC1:acc#92.itm(8)} -attr vt d
load net {ACC1:acc#92.itm(9)} -attr vt d
load net {ACC1:acc#92.itm(10)} -attr vt d
load net {ACC1:acc#92.itm(11)} -attr vt d
load netBundle {ACC1:acc#92.itm} 12 {ACC1:acc#92.itm(0)} {ACC1:acc#92.itm(1)} {ACC1:acc#92.itm(2)} {ACC1:acc#92.itm(3)} {ACC1:acc#92.itm(4)} {ACC1:acc#92.itm(5)} {ACC1:acc#92.itm(6)} {ACC1:acc#92.itm(7)} {ACC1:acc#92.itm(8)} {ACC1:acc#92.itm(9)} {ACC1:acc#92.itm(10)} {ACC1:acc#92.itm(11)} -attr xrf 2124 -attr oid 171 -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#92.itm}
load net {ACC1:acc#83.itm(0)} -attr vt d
load net {ACC1:acc#83.itm(1)} -attr vt d
load net {ACC1:acc#83.itm(2)} -attr vt d
load net {ACC1:acc#83.itm(3)} -attr vt d
load net {ACC1:acc#83.itm(4)} -attr vt d
load net {ACC1:acc#83.itm(5)} -attr vt d
load net {ACC1:acc#83.itm(6)} -attr vt d
load net {ACC1:acc#83.itm(7)} -attr vt d
load net {ACC1:acc#83.itm(8)} -attr vt d
load net {ACC1:acc#83.itm(9)} -attr vt d
load net {ACC1:acc#83.itm(10)} -attr vt d
load netBundle {ACC1:acc#83.itm} 11 {ACC1:acc#83.itm(0)} {ACC1:acc#83.itm(1)} {ACC1:acc#83.itm(2)} {ACC1:acc#83.itm(3)} {ACC1:acc#83.itm(4)} {ACC1:acc#83.itm(5)} {ACC1:acc#83.itm(6)} {ACC1:acc#83.itm(7)} {ACC1:acc#83.itm(8)} {ACC1:acc#83.itm(9)} {ACC1:acc#83.itm(10)} -attr xrf 2125 -attr oid 172 -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#83.itm}
load net {slc(regs.regs(3).sva#1).itm(0)} -attr vt d
load net {slc(regs.regs(3).sva#1).itm(1)} -attr vt d
load net {slc(regs.regs(3).sva#1).itm(2)} -attr vt d
load net {slc(regs.regs(3).sva#1).itm(3)} -attr vt d
load net {slc(regs.regs(3).sva#1).itm(4)} -attr vt d
load net {slc(regs.regs(3).sva#1).itm(5)} -attr vt d
load net {slc(regs.regs(3).sva#1).itm(6)} -attr vt d
load net {slc(regs.regs(3).sva#1).itm(7)} -attr vt d
load net {slc(regs.regs(3).sva#1).itm(8)} -attr vt d
load net {slc(regs.regs(3).sva#1).itm(9)} -attr vt d
load netBundle {slc(regs.regs(3).sva#1).itm} 10 {slc(regs.regs(3).sva#1).itm(0)} {slc(regs.regs(3).sva#1).itm(1)} {slc(regs.regs(3).sva#1).itm(2)} {slc(regs.regs(3).sva#1).itm(3)} {slc(regs.regs(3).sva#1).itm(4)} {slc(regs.regs(3).sva#1).itm(5)} {slc(regs.regs(3).sva#1).itm(6)} {slc(regs.regs(3).sva#1).itm(7)} {slc(regs.regs(3).sva#1).itm(8)} {slc(regs.regs(3).sva#1).itm(9)} -attr xrf 2126 -attr oid 173 -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(regs.regs(3).sva#1).itm}
load net {slc(regs.regs(3).sva#1)#1.itm(0)} -attr vt d
load net {slc(regs.regs(3).sva#1)#1.itm(1)} -attr vt d
load net {slc(regs.regs(3).sva#1)#1.itm(2)} -attr vt d
load net {slc(regs.regs(3).sva#1)#1.itm(3)} -attr vt d
load net {slc(regs.regs(3).sva#1)#1.itm(4)} -attr vt d
load net {slc(regs.regs(3).sva#1)#1.itm(5)} -attr vt d
load net {slc(regs.regs(3).sva#1)#1.itm(6)} -attr vt d
load net {slc(regs.regs(3).sva#1)#1.itm(7)} -attr vt d
load net {slc(regs.regs(3).sva#1)#1.itm(8)} -attr vt d
load net {slc(regs.regs(3).sva#1)#1.itm(9)} -attr vt d
load netBundle {slc(regs.regs(3).sva#1)#1.itm} 10 {slc(regs.regs(3).sva#1)#1.itm(0)} {slc(regs.regs(3).sva#1)#1.itm(1)} {slc(regs.regs(3).sva#1)#1.itm(2)} {slc(regs.regs(3).sva#1)#1.itm(3)} {slc(regs.regs(3).sva#1)#1.itm(4)} {slc(regs.regs(3).sva#1)#1.itm(5)} {slc(regs.regs(3).sva#1)#1.itm(6)} {slc(regs.regs(3).sva#1)#1.itm(7)} {slc(regs.regs(3).sva#1)#1.itm(8)} {slc(regs.regs(3).sva#1)#1.itm(9)} -attr xrf 2127 -attr oid 174 -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(regs.regs(3).sva#1)#1.itm}
load net {ACC1:acc#82.itm(0)} -attr vt d
load net {ACC1:acc#82.itm(1)} -attr vt d
load net {ACC1:acc#82.itm(2)} -attr vt d
load net {ACC1:acc#82.itm(3)} -attr vt d
load net {ACC1:acc#82.itm(4)} -attr vt d
load net {ACC1:acc#82.itm(5)} -attr vt d
load net {ACC1:acc#82.itm(6)} -attr vt d
load net {ACC1:acc#82.itm(7)} -attr vt d
load net {ACC1:acc#82.itm(8)} -attr vt d
load net {ACC1:acc#82.itm(9)} -attr vt d
load net {ACC1:acc#82.itm(10)} -attr vt d
load netBundle {ACC1:acc#82.itm} 11 {ACC1:acc#82.itm(0)} {ACC1:acc#82.itm(1)} {ACC1:acc#82.itm(2)} {ACC1:acc#82.itm(3)} {ACC1:acc#82.itm(4)} {ACC1:acc#82.itm(5)} {ACC1:acc#82.itm(6)} {ACC1:acc#82.itm(7)} {ACC1:acc#82.itm(8)} {ACC1:acc#82.itm(9)} {ACC1:acc#82.itm(10)} -attr xrf 2128 -attr oid 175 -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#82.itm}
load net {slc(regs.regs(3).sva#1)#2.itm(0)} -attr vt d
load net {slc(regs.regs(3).sva#1)#2.itm(1)} -attr vt d
load net {slc(regs.regs(3).sva#1)#2.itm(2)} -attr vt d
load net {slc(regs.regs(3).sva#1)#2.itm(3)} -attr vt d
load net {slc(regs.regs(3).sva#1)#2.itm(4)} -attr vt d
load net {slc(regs.regs(3).sva#1)#2.itm(5)} -attr vt d
load net {slc(regs.regs(3).sva#1)#2.itm(6)} -attr vt d
load net {slc(regs.regs(3).sva#1)#2.itm(7)} -attr vt d
load net {slc(regs.regs(3).sva#1)#2.itm(8)} -attr vt d
load net {slc(regs.regs(3).sva#1)#2.itm(9)} -attr vt d
load netBundle {slc(regs.regs(3).sva#1)#2.itm} 10 {slc(regs.regs(3).sva#1)#2.itm(0)} {slc(regs.regs(3).sva#1)#2.itm(1)} {slc(regs.regs(3).sva#1)#2.itm(2)} {slc(regs.regs(3).sva#1)#2.itm(3)} {slc(regs.regs(3).sva#1)#2.itm(4)} {slc(regs.regs(3).sva#1)#2.itm(5)} {slc(regs.regs(3).sva#1)#2.itm(6)} {slc(regs.regs(3).sva#1)#2.itm(7)} {slc(regs.regs(3).sva#1)#2.itm(8)} {slc(regs.regs(3).sva#1)#2.itm(9)} -attr xrf 2129 -attr oid 176 -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(regs.regs(3).sva#1)#2.itm}
load net {slc(regs.regs(3).sva#1)#3.itm(0)} -attr vt d
load net {slc(regs.regs(3).sva#1)#3.itm(1)} -attr vt d
load net {slc(regs.regs(3).sva#1)#3.itm(2)} -attr vt d
load net {slc(regs.regs(3).sva#1)#3.itm(3)} -attr vt d
load net {slc(regs.regs(3).sva#1)#3.itm(4)} -attr vt d
load net {slc(regs.regs(3).sva#1)#3.itm(5)} -attr vt d
load net {slc(regs.regs(3).sva#1)#3.itm(6)} -attr vt d
load net {slc(regs.regs(3).sva#1)#3.itm(7)} -attr vt d
load net {slc(regs.regs(3).sva#1)#3.itm(8)} -attr vt d
load net {slc(regs.regs(3).sva#1)#3.itm(9)} -attr vt d
load netBundle {slc(regs.regs(3).sva#1)#3.itm} 10 {slc(regs.regs(3).sva#1)#3.itm(0)} {slc(regs.regs(3).sva#1)#3.itm(1)} {slc(regs.regs(3).sva#1)#3.itm(2)} {slc(regs.regs(3).sva#1)#3.itm(3)} {slc(regs.regs(3).sva#1)#3.itm(4)} {slc(regs.regs(3).sva#1)#3.itm(5)} {slc(regs.regs(3).sva#1)#3.itm(6)} {slc(regs.regs(3).sva#1)#3.itm(7)} {slc(regs.regs(3).sva#1)#3.itm(8)} {slc(regs.regs(3).sva#1)#3.itm(9)} -attr xrf 2130 -attr oid 177 -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(regs.regs(3).sva#1)#3.itm}
load net {ACC1:acc#96.itm(0)} -attr vt d
load net {ACC1:acc#96.itm(1)} -attr vt d
load net {ACC1:acc#96.itm(2)} -attr vt d
load net {ACC1:acc#96.itm(3)} -attr vt d
load net {ACC1:acc#96.itm(4)} -attr vt d
load net {ACC1:acc#96.itm(5)} -attr vt d
load net {ACC1:acc#96.itm(6)} -attr vt d
load net {ACC1:acc#96.itm(7)} -attr vt d
load net {ACC1:acc#96.itm(8)} -attr vt d
load net {ACC1:acc#96.itm(9)} -attr vt d
load net {ACC1:acc#96.itm(10)} -attr vt d
load net {ACC1:acc#96.itm(11)} -attr vt d
load net {ACC1:acc#96.itm(12)} -attr vt d
load netBundle {ACC1:acc#96.itm} 13 {ACC1:acc#96.itm(0)} {ACC1:acc#96.itm(1)} {ACC1:acc#96.itm(2)} {ACC1:acc#96.itm(3)} {ACC1:acc#96.itm(4)} {ACC1:acc#96.itm(5)} {ACC1:acc#96.itm(6)} {ACC1:acc#96.itm(7)} {ACC1:acc#96.itm(8)} {ACC1:acc#96.itm(9)} {ACC1:acc#96.itm(10)} {ACC1:acc#96.itm(11)} {ACC1:acc#96.itm(12)} -attr xrf 2131 -attr oid 178 -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#96.itm}
load net {ACC1:acc#91.itm(0)} -attr vt d
load net {ACC1:acc#91.itm(1)} -attr vt d
load net {ACC1:acc#91.itm(2)} -attr vt d
load net {ACC1:acc#91.itm(3)} -attr vt d
load net {ACC1:acc#91.itm(4)} -attr vt d
load net {ACC1:acc#91.itm(5)} -attr vt d
load net {ACC1:acc#91.itm(6)} -attr vt d
load net {ACC1:acc#91.itm(7)} -attr vt d
load net {ACC1:acc#91.itm(8)} -attr vt d
load net {ACC1:acc#91.itm(9)} -attr vt d
load net {ACC1:acc#91.itm(10)} -attr vt d
load net {ACC1:acc#91.itm(11)} -attr vt d
load netBundle {ACC1:acc#91.itm} 12 {ACC1:acc#91.itm(0)} {ACC1:acc#91.itm(1)} {ACC1:acc#91.itm(2)} {ACC1:acc#91.itm(3)} {ACC1:acc#91.itm(4)} {ACC1:acc#91.itm(5)} {ACC1:acc#91.itm(6)} {ACC1:acc#91.itm(7)} {ACC1:acc#91.itm(8)} {ACC1:acc#91.itm(9)} {ACC1:acc#91.itm(10)} {ACC1:acc#91.itm(11)} -attr xrf 2132 -attr oid 179 -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#91.itm}
load net {ACC1:acc#81.itm(0)} -attr vt d
load net {ACC1:acc#81.itm(1)} -attr vt d
load net {ACC1:acc#81.itm(2)} -attr vt d
load net {ACC1:acc#81.itm(3)} -attr vt d
load net {ACC1:acc#81.itm(4)} -attr vt d
load net {ACC1:acc#81.itm(5)} -attr vt d
load net {ACC1:acc#81.itm(6)} -attr vt d
load net {ACC1:acc#81.itm(7)} -attr vt d
load net {ACC1:acc#81.itm(8)} -attr vt d
load net {ACC1:acc#81.itm(9)} -attr vt d
load net {ACC1:acc#81.itm(10)} -attr vt d
load netBundle {ACC1:acc#81.itm} 11 {ACC1:acc#81.itm(0)} {ACC1:acc#81.itm(1)} {ACC1:acc#81.itm(2)} {ACC1:acc#81.itm(3)} {ACC1:acc#81.itm(4)} {ACC1:acc#81.itm(5)} {ACC1:acc#81.itm(6)} {ACC1:acc#81.itm(7)} {ACC1:acc#81.itm(8)} {ACC1:acc#81.itm(9)} {ACC1:acc#81.itm(10)} -attr xrf 2133 -attr oid 180 -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#81.itm}
load net {slc(regs.regs(3).sva#1)#4.itm(0)} -attr vt d
load net {slc(regs.regs(3).sva#1)#4.itm(1)} -attr vt d
load net {slc(regs.regs(3).sva#1)#4.itm(2)} -attr vt d
load net {slc(regs.regs(3).sva#1)#4.itm(3)} -attr vt d
load net {slc(regs.regs(3).sva#1)#4.itm(4)} -attr vt d
load net {slc(regs.regs(3).sva#1)#4.itm(5)} -attr vt d
load net {slc(regs.regs(3).sva#1)#4.itm(6)} -attr vt d
load net {slc(regs.regs(3).sva#1)#4.itm(7)} -attr vt d
load net {slc(regs.regs(3).sva#1)#4.itm(8)} -attr vt d
load net {slc(regs.regs(3).sva#1)#4.itm(9)} -attr vt d
load netBundle {slc(regs.regs(3).sva#1)#4.itm} 10 {slc(regs.regs(3).sva#1)#4.itm(0)} {slc(regs.regs(3).sva#1)#4.itm(1)} {slc(regs.regs(3).sva#1)#4.itm(2)} {slc(regs.regs(3).sva#1)#4.itm(3)} {slc(regs.regs(3).sva#1)#4.itm(4)} {slc(regs.regs(3).sva#1)#4.itm(5)} {slc(regs.regs(3).sva#1)#4.itm(6)} {slc(regs.regs(3).sva#1)#4.itm(7)} {slc(regs.regs(3).sva#1)#4.itm(8)} {slc(regs.regs(3).sva#1)#4.itm(9)} -attr xrf 2134 -attr oid 181 -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(regs.regs(3).sva#1)#4.itm}
load net {ACC1:acc#80.itm(0)} -attr vt d
load net {ACC1:acc#80.itm(1)} -attr vt d
load net {ACC1:acc#80.itm(2)} -attr vt d
load net {ACC1:acc#80.itm(3)} -attr vt d
load net {ACC1:acc#80.itm(4)} -attr vt d
load net {ACC1:acc#80.itm(5)} -attr vt d
load net {ACC1:acc#80.itm(6)} -attr vt d
load net {ACC1:acc#80.itm(7)} -attr vt d
load net {ACC1:acc#80.itm(8)} -attr vt d
load net {ACC1:acc#80.itm(9)} -attr vt d
load net {ACC1:acc#80.itm(10)} -attr vt d
load netBundle {ACC1:acc#80.itm} 11 {ACC1:acc#80.itm(0)} {ACC1:acc#80.itm(1)} {ACC1:acc#80.itm(2)} {ACC1:acc#80.itm(3)} {ACC1:acc#80.itm(4)} {ACC1:acc#80.itm(5)} {ACC1:acc#80.itm(6)} {ACC1:acc#80.itm(7)} {ACC1:acc#80.itm(8)} {ACC1:acc#80.itm(9)} {ACC1:acc#80.itm(10)} -attr xrf 2135 -attr oid 182 -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#80.itm}
load net {ACC1:acc#90.itm(0)} -attr vt d
load net {ACC1:acc#90.itm(1)} -attr vt d
load net {ACC1:acc#90.itm(2)} -attr vt d
load net {ACC1:acc#90.itm(3)} -attr vt d
load net {ACC1:acc#90.itm(4)} -attr vt d
load net {ACC1:acc#90.itm(5)} -attr vt d
load net {ACC1:acc#90.itm(6)} -attr vt d
load net {ACC1:acc#90.itm(7)} -attr vt d
load net {ACC1:acc#90.itm(8)} -attr vt d
load net {ACC1:acc#90.itm(9)} -attr vt d
load net {ACC1:acc#90.itm(10)} -attr vt d
load net {ACC1:acc#90.itm(11)} -attr vt d
load netBundle {ACC1:acc#90.itm} 12 {ACC1:acc#90.itm(0)} {ACC1:acc#90.itm(1)} {ACC1:acc#90.itm(2)} {ACC1:acc#90.itm(3)} {ACC1:acc#90.itm(4)} {ACC1:acc#90.itm(5)} {ACC1:acc#90.itm(6)} {ACC1:acc#90.itm(7)} {ACC1:acc#90.itm(8)} {ACC1:acc#90.itm(9)} {ACC1:acc#90.itm(10)} {ACC1:acc#90.itm(11)} -attr xrf 2136 -attr oid 183 -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#90.itm}
load net {ACC1:acc#79.itm(0)} -attr vt d
load net {ACC1:acc#79.itm(1)} -attr vt d
load net {ACC1:acc#79.itm(2)} -attr vt d
load net {ACC1:acc#79.itm(3)} -attr vt d
load net {ACC1:acc#79.itm(4)} -attr vt d
load net {ACC1:acc#79.itm(5)} -attr vt d
load net {ACC1:acc#79.itm(6)} -attr vt d
load net {ACC1:acc#79.itm(7)} -attr vt d
load net {ACC1:acc#79.itm(8)} -attr vt d
load net {ACC1:acc#79.itm(9)} -attr vt d
load net {ACC1:acc#79.itm(10)} -attr vt d
load netBundle {ACC1:acc#79.itm} 11 {ACC1:acc#79.itm(0)} {ACC1:acc#79.itm(1)} {ACC1:acc#79.itm(2)} {ACC1:acc#79.itm(3)} {ACC1:acc#79.itm(4)} {ACC1:acc#79.itm(5)} {ACC1:acc#79.itm(6)} {ACC1:acc#79.itm(7)} {ACC1:acc#79.itm(8)} {ACC1:acc#79.itm(9)} {ACC1:acc#79.itm(10)} -attr xrf 2137 -attr oid 184 -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#79.itm}
load net {ACC1:acc#78.itm(0)} -attr vt d
load net {ACC1:acc#78.itm(1)} -attr vt d
load net {ACC1:acc#78.itm(2)} -attr vt d
load net {ACC1:acc#78.itm(3)} -attr vt d
load net {ACC1:acc#78.itm(4)} -attr vt d
load net {ACC1:acc#78.itm(5)} -attr vt d
load net {ACC1:acc#78.itm(6)} -attr vt d
load net {ACC1:acc#78.itm(7)} -attr vt d
load net {ACC1:acc#78.itm(8)} -attr vt d
load net {ACC1:acc#78.itm(9)} -attr vt d
load net {ACC1:acc#78.itm(10)} -attr vt d
load netBundle {ACC1:acc#78.itm} 11 {ACC1:acc#78.itm(0)} {ACC1:acc#78.itm(1)} {ACC1:acc#78.itm(2)} {ACC1:acc#78.itm(3)} {ACC1:acc#78.itm(4)} {ACC1:acc#78.itm(5)} {ACC1:acc#78.itm(6)} {ACC1:acc#78.itm(7)} {ACC1:acc#78.itm(8)} {ACC1:acc#78.itm(9)} {ACC1:acc#78.itm(10)} -attr xrf 2138 -attr oid 185 -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#78.itm}
load net {slc(vin:rsc:mgc_in_wire.d).itm(0)} -attr vt d
load net {slc(vin:rsc:mgc_in_wire.d).itm(1)} -attr vt d
load net {slc(vin:rsc:mgc_in_wire.d).itm(2)} -attr vt d
load net {slc(vin:rsc:mgc_in_wire.d).itm(3)} -attr vt d
load net {slc(vin:rsc:mgc_in_wire.d).itm(4)} -attr vt d
load net {slc(vin:rsc:mgc_in_wire.d).itm(5)} -attr vt d
load net {slc(vin:rsc:mgc_in_wire.d).itm(6)} -attr vt d
load net {slc(vin:rsc:mgc_in_wire.d).itm(7)} -attr vt d
load net {slc(vin:rsc:mgc_in_wire.d).itm(8)} -attr vt d
load net {slc(vin:rsc:mgc_in_wire.d).itm(9)} -attr vt d
load netBundle {slc(vin:rsc:mgc_in_wire.d).itm} 10 {slc(vin:rsc:mgc_in_wire.d).itm(0)} {slc(vin:rsc:mgc_in_wire.d).itm(1)} {slc(vin:rsc:mgc_in_wire.d).itm(2)} {slc(vin:rsc:mgc_in_wire.d).itm(3)} {slc(vin:rsc:mgc_in_wire.d).itm(4)} {slc(vin:rsc:mgc_in_wire.d).itm(5)} {slc(vin:rsc:mgc_in_wire.d).itm(6)} {slc(vin:rsc:mgc_in_wire.d).itm(7)} {slc(vin:rsc:mgc_in_wire.d).itm(8)} {slc(vin:rsc:mgc_in_wire.d).itm(9)} -attr xrf 2139 -attr oid 186 -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(vin:rsc:mgc_in_wire.d).itm}
load net {slc(vin:rsc:mgc_in_wire.d)#1.itm(0)} -attr vt d
load net {slc(vin:rsc:mgc_in_wire.d)#1.itm(1)} -attr vt d
load net {slc(vin:rsc:mgc_in_wire.d)#1.itm(2)} -attr vt d
load net {slc(vin:rsc:mgc_in_wire.d)#1.itm(3)} -attr vt d
load net {slc(vin:rsc:mgc_in_wire.d)#1.itm(4)} -attr vt d
load net {slc(vin:rsc:mgc_in_wire.d)#1.itm(5)} -attr vt d
load net {slc(vin:rsc:mgc_in_wire.d)#1.itm(6)} -attr vt d
load net {slc(vin:rsc:mgc_in_wire.d)#1.itm(7)} -attr vt d
load net {slc(vin:rsc:mgc_in_wire.d)#1.itm(8)} -attr vt d
load net {slc(vin:rsc:mgc_in_wire.d)#1.itm(9)} -attr vt d
load netBundle {slc(vin:rsc:mgc_in_wire.d)#1.itm} 10 {slc(vin:rsc:mgc_in_wire.d)#1.itm(0)} {slc(vin:rsc:mgc_in_wire.d)#1.itm(1)} {slc(vin:rsc:mgc_in_wire.d)#1.itm(2)} {slc(vin:rsc:mgc_in_wire.d)#1.itm(3)} {slc(vin:rsc:mgc_in_wire.d)#1.itm(4)} {slc(vin:rsc:mgc_in_wire.d)#1.itm(5)} {slc(vin:rsc:mgc_in_wire.d)#1.itm(6)} {slc(vin:rsc:mgc_in_wire.d)#1.itm(7)} {slc(vin:rsc:mgc_in_wire.d)#1.itm(8)} {slc(vin:rsc:mgc_in_wire.d)#1.itm(9)} -attr xrf 2140 -attr oid 187 -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(vin:rsc:mgc_in_wire.d)#1.itm}
load net {ACC1:acc#98.itm(0)} -attr vt d
load net {ACC1:acc#98.itm(1)} -attr vt d
load net {ACC1:acc#98.itm(2)} -attr vt d
load net {ACC1:acc#98.itm(3)} -attr vt d
load net {ACC1:acc#98.itm(4)} -attr vt d
load net {ACC1:acc#98.itm(5)} -attr vt d
load net {ACC1:acc#98.itm(6)} -attr vt d
load net {ACC1:acc#98.itm(7)} -attr vt d
load net {ACC1:acc#98.itm(8)} -attr vt d
load net {ACC1:acc#98.itm(9)} -attr vt d
load net {ACC1:acc#98.itm(10)} -attr vt d
load net {ACC1:acc#98.itm(11)} -attr vt d
load net {ACC1:acc#98.itm(12)} -attr vt d
load net {ACC1:acc#98.itm(13)} -attr vt d
load netBundle {ACC1:acc#98.itm} 14 {ACC1:acc#98.itm(0)} {ACC1:acc#98.itm(1)} {ACC1:acc#98.itm(2)} {ACC1:acc#98.itm(3)} {ACC1:acc#98.itm(4)} {ACC1:acc#98.itm(5)} {ACC1:acc#98.itm(6)} {ACC1:acc#98.itm(7)} {ACC1:acc#98.itm(8)} {ACC1:acc#98.itm(9)} {ACC1:acc#98.itm(10)} {ACC1:acc#98.itm(11)} {ACC1:acc#98.itm(12)} {ACC1:acc#98.itm(13)} -attr xrf 2141 -attr oid 188 -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#98.itm}
load net {ACC1:acc#95.itm(0)} -attr vt d
load net {ACC1:acc#95.itm(1)} -attr vt d
load net {ACC1:acc#95.itm(2)} -attr vt d
load net {ACC1:acc#95.itm(3)} -attr vt d
load net {ACC1:acc#95.itm(4)} -attr vt d
load net {ACC1:acc#95.itm(5)} -attr vt d
load net {ACC1:acc#95.itm(6)} -attr vt d
load net {ACC1:acc#95.itm(7)} -attr vt d
load net {ACC1:acc#95.itm(8)} -attr vt d
load net {ACC1:acc#95.itm(9)} -attr vt d
load net {ACC1:acc#95.itm(10)} -attr vt d
load net {ACC1:acc#95.itm(11)} -attr vt d
load net {ACC1:acc#95.itm(12)} -attr vt d
load netBundle {ACC1:acc#95.itm} 13 {ACC1:acc#95.itm(0)} {ACC1:acc#95.itm(1)} {ACC1:acc#95.itm(2)} {ACC1:acc#95.itm(3)} {ACC1:acc#95.itm(4)} {ACC1:acc#95.itm(5)} {ACC1:acc#95.itm(6)} {ACC1:acc#95.itm(7)} {ACC1:acc#95.itm(8)} {ACC1:acc#95.itm(9)} {ACC1:acc#95.itm(10)} {ACC1:acc#95.itm(11)} {ACC1:acc#95.itm(12)} -attr xrf 2142 -attr oid 189 -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#95.itm}
load net {ACC1:acc#89.itm(0)} -attr vt d
load net {ACC1:acc#89.itm(1)} -attr vt d
load net {ACC1:acc#89.itm(2)} -attr vt d
load net {ACC1:acc#89.itm(3)} -attr vt d
load net {ACC1:acc#89.itm(4)} -attr vt d
load net {ACC1:acc#89.itm(5)} -attr vt d
load net {ACC1:acc#89.itm(6)} -attr vt d
load net {ACC1:acc#89.itm(7)} -attr vt d
load net {ACC1:acc#89.itm(8)} -attr vt d
load net {ACC1:acc#89.itm(9)} -attr vt d
load net {ACC1:acc#89.itm(10)} -attr vt d
load net {ACC1:acc#89.itm(11)} -attr vt d
load netBundle {ACC1:acc#89.itm} 12 {ACC1:acc#89.itm(0)} {ACC1:acc#89.itm(1)} {ACC1:acc#89.itm(2)} {ACC1:acc#89.itm(3)} {ACC1:acc#89.itm(4)} {ACC1:acc#89.itm(5)} {ACC1:acc#89.itm(6)} {ACC1:acc#89.itm(7)} {ACC1:acc#89.itm(8)} {ACC1:acc#89.itm(9)} {ACC1:acc#89.itm(10)} {ACC1:acc#89.itm(11)} -attr xrf 2143 -attr oid 190 -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#89.itm}
load net {ACC1:acc#77.itm(0)} -attr vt d
load net {ACC1:acc#77.itm(1)} -attr vt d
load net {ACC1:acc#77.itm(2)} -attr vt d
load net {ACC1:acc#77.itm(3)} -attr vt d
load net {ACC1:acc#77.itm(4)} -attr vt d
load net {ACC1:acc#77.itm(5)} -attr vt d
load net {ACC1:acc#77.itm(6)} -attr vt d
load net {ACC1:acc#77.itm(7)} -attr vt d
load net {ACC1:acc#77.itm(8)} -attr vt d
load net {ACC1:acc#77.itm(9)} -attr vt d
load net {ACC1:acc#77.itm(10)} -attr vt d
load netBundle {ACC1:acc#77.itm} 11 {ACC1:acc#77.itm(0)} {ACC1:acc#77.itm(1)} {ACC1:acc#77.itm(2)} {ACC1:acc#77.itm(3)} {ACC1:acc#77.itm(4)} {ACC1:acc#77.itm(5)} {ACC1:acc#77.itm(6)} {ACC1:acc#77.itm(7)} {ACC1:acc#77.itm(8)} {ACC1:acc#77.itm(9)} {ACC1:acc#77.itm(10)} -attr xrf 2144 -attr oid 191 -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#77.itm}
load net {slc(vin:rsc:mgc_in_wire.d)#2.itm(0)} -attr vt d
load net {slc(vin:rsc:mgc_in_wire.d)#2.itm(1)} -attr vt d
load net {slc(vin:rsc:mgc_in_wire.d)#2.itm(2)} -attr vt d
load net {slc(vin:rsc:mgc_in_wire.d)#2.itm(3)} -attr vt d
load net {slc(vin:rsc:mgc_in_wire.d)#2.itm(4)} -attr vt d
load net {slc(vin:rsc:mgc_in_wire.d)#2.itm(5)} -attr vt d
load net {slc(vin:rsc:mgc_in_wire.d)#2.itm(6)} -attr vt d
load net {slc(vin:rsc:mgc_in_wire.d)#2.itm(7)} -attr vt d
load net {slc(vin:rsc:mgc_in_wire.d)#2.itm(8)} -attr vt d
load net {slc(vin:rsc:mgc_in_wire.d)#2.itm(9)} -attr vt d
load netBundle {slc(vin:rsc:mgc_in_wire.d)#2.itm} 10 {slc(vin:rsc:mgc_in_wire.d)#2.itm(0)} {slc(vin:rsc:mgc_in_wire.d)#2.itm(1)} {slc(vin:rsc:mgc_in_wire.d)#2.itm(2)} {slc(vin:rsc:mgc_in_wire.d)#2.itm(3)} {slc(vin:rsc:mgc_in_wire.d)#2.itm(4)} {slc(vin:rsc:mgc_in_wire.d)#2.itm(5)} {slc(vin:rsc:mgc_in_wire.d)#2.itm(6)} {slc(vin:rsc:mgc_in_wire.d)#2.itm(7)} {slc(vin:rsc:mgc_in_wire.d)#2.itm(8)} {slc(vin:rsc:mgc_in_wire.d)#2.itm(9)} -attr xrf 2145 -attr oid 192 -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(vin:rsc:mgc_in_wire.d)#2.itm}
load net {slc(vin:rsc:mgc_in_wire.d)#3.itm(0)} -attr vt d
load net {slc(vin:rsc:mgc_in_wire.d)#3.itm(1)} -attr vt d
load net {slc(vin:rsc:mgc_in_wire.d)#3.itm(2)} -attr vt d
load net {slc(vin:rsc:mgc_in_wire.d)#3.itm(3)} -attr vt d
load net {slc(vin:rsc:mgc_in_wire.d)#3.itm(4)} -attr vt d
load net {slc(vin:rsc:mgc_in_wire.d)#3.itm(5)} -attr vt d
load net {slc(vin:rsc:mgc_in_wire.d)#3.itm(6)} -attr vt d
load net {slc(vin:rsc:mgc_in_wire.d)#3.itm(7)} -attr vt d
load net {slc(vin:rsc:mgc_in_wire.d)#3.itm(8)} -attr vt d
load net {slc(vin:rsc:mgc_in_wire.d)#3.itm(9)} -attr vt d
load netBundle {slc(vin:rsc:mgc_in_wire.d)#3.itm} 10 {slc(vin:rsc:mgc_in_wire.d)#3.itm(0)} {slc(vin:rsc:mgc_in_wire.d)#3.itm(1)} {slc(vin:rsc:mgc_in_wire.d)#3.itm(2)} {slc(vin:rsc:mgc_in_wire.d)#3.itm(3)} {slc(vin:rsc:mgc_in_wire.d)#3.itm(4)} {slc(vin:rsc:mgc_in_wire.d)#3.itm(5)} {slc(vin:rsc:mgc_in_wire.d)#3.itm(6)} {slc(vin:rsc:mgc_in_wire.d)#3.itm(7)} {slc(vin:rsc:mgc_in_wire.d)#3.itm(8)} {slc(vin:rsc:mgc_in_wire.d)#3.itm(9)} -attr xrf 2146 -attr oid 193 -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(vin:rsc:mgc_in_wire.d)#3.itm}
load net {slc(vin:rsc:mgc_in_wire.d)#4.itm(0)} -attr vt d
load net {slc(vin:rsc:mgc_in_wire.d)#4.itm(1)} -attr vt d
load net {slc(vin:rsc:mgc_in_wire.d)#4.itm(2)} -attr vt d
load net {slc(vin:rsc:mgc_in_wire.d)#4.itm(3)} -attr vt d
load net {slc(vin:rsc:mgc_in_wire.d)#4.itm(4)} -attr vt d
load net {slc(vin:rsc:mgc_in_wire.d)#4.itm(5)} -attr vt d
load net {slc(vin:rsc:mgc_in_wire.d)#4.itm(6)} -attr vt d
load net {slc(vin:rsc:mgc_in_wire.d)#4.itm(7)} -attr vt d
load net {slc(vin:rsc:mgc_in_wire.d)#4.itm(8)} -attr vt d
load net {slc(vin:rsc:mgc_in_wire.d)#4.itm(9)} -attr vt d
load netBundle {slc(vin:rsc:mgc_in_wire.d)#4.itm} 10 {slc(vin:rsc:mgc_in_wire.d)#4.itm(0)} {slc(vin:rsc:mgc_in_wire.d)#4.itm(1)} {slc(vin:rsc:mgc_in_wire.d)#4.itm(2)} {slc(vin:rsc:mgc_in_wire.d)#4.itm(3)} {slc(vin:rsc:mgc_in_wire.d)#4.itm(4)} {slc(vin:rsc:mgc_in_wire.d)#4.itm(5)} {slc(vin:rsc:mgc_in_wire.d)#4.itm(6)} {slc(vin:rsc:mgc_in_wire.d)#4.itm(7)} {slc(vin:rsc:mgc_in_wire.d)#4.itm(8)} {slc(vin:rsc:mgc_in_wire.d)#4.itm(9)} -attr xrf 2147 -attr oid 194 -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(vin:rsc:mgc_in_wire.d)#4.itm}
load net {ACC1:acc#88.itm(0)} -attr vt d
load net {ACC1:acc#88.itm(1)} -attr vt d
load net {ACC1:acc#88.itm(2)} -attr vt d
load net {ACC1:acc#88.itm(3)} -attr vt d
load net {ACC1:acc#88.itm(4)} -attr vt d
load net {ACC1:acc#88.itm(5)} -attr vt d
load net {ACC1:acc#88.itm(6)} -attr vt d
load net {ACC1:acc#88.itm(7)} -attr vt d
load net {ACC1:acc#88.itm(8)} -attr vt d
load net {ACC1:acc#88.itm(9)} -attr vt d
load net {ACC1:acc#88.itm(10)} -attr vt d
load netBundle {ACC1:acc#88.itm} 11 {ACC1:acc#88.itm(0)} {ACC1:acc#88.itm(1)} {ACC1:acc#88.itm(2)} {ACC1:acc#88.itm(3)} {ACC1:acc#88.itm(4)} {ACC1:acc#88.itm(5)} {ACC1:acc#88.itm(6)} {ACC1:acc#88.itm(7)} {ACC1:acc#88.itm(8)} {ACC1:acc#88.itm(9)} {ACC1:acc#88.itm(10)} -attr xrf 2148 -attr oid 195 -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#88.itm}
load net {slc(regs.regs(0).sva).itm(0)} -attr vt d
load net {slc(regs.regs(0).sva).itm(1)} -attr vt d
load net {slc(regs.regs(0).sva).itm(2)} -attr vt d
load net {slc(regs.regs(0).sva).itm(3)} -attr vt d
load net {slc(regs.regs(0).sva).itm(4)} -attr vt d
load net {slc(regs.regs(0).sva).itm(5)} -attr vt d
load net {slc(regs.regs(0).sva).itm(6)} -attr vt d
load net {slc(regs.regs(0).sva).itm(7)} -attr vt d
load net {slc(regs.regs(0).sva).itm(8)} -attr vt d
load net {slc(regs.regs(0).sva).itm(9)} -attr vt d
load netBundle {slc(regs.regs(0).sva).itm} 10 {slc(regs.regs(0).sva).itm(0)} {slc(regs.regs(0).sva).itm(1)} {slc(regs.regs(0).sva).itm(2)} {slc(regs.regs(0).sva).itm(3)} {slc(regs.regs(0).sva).itm(4)} {slc(regs.regs(0).sva).itm(5)} {slc(regs.regs(0).sva).itm(6)} {slc(regs.regs(0).sva).itm(7)} {slc(regs.regs(0).sva).itm(8)} {slc(regs.regs(0).sva).itm(9)} -attr xrf 2149 -attr oid 196 -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(regs.regs(0).sva).itm}
load net {slc(regs.regs(0).sva)#1.itm(0)} -attr vt d
load net {slc(regs.regs(0).sva)#1.itm(1)} -attr vt d
load net {slc(regs.regs(0).sva)#1.itm(2)} -attr vt d
load net {slc(regs.regs(0).sva)#1.itm(3)} -attr vt d
load net {slc(regs.regs(0).sva)#1.itm(4)} -attr vt d
load net {slc(regs.regs(0).sva)#1.itm(5)} -attr vt d
load net {slc(regs.regs(0).sva)#1.itm(6)} -attr vt d
load net {slc(regs.regs(0).sva)#1.itm(7)} -attr vt d
load net {slc(regs.regs(0).sva)#1.itm(8)} -attr vt d
load net {slc(regs.regs(0).sva)#1.itm(9)} -attr vt d
load netBundle {slc(regs.regs(0).sva)#1.itm} 10 {slc(regs.regs(0).sva)#1.itm(0)} {slc(regs.regs(0).sva)#1.itm(1)} {slc(regs.regs(0).sva)#1.itm(2)} {slc(regs.regs(0).sva)#1.itm(3)} {slc(regs.regs(0).sva)#1.itm(4)} {slc(regs.regs(0).sva)#1.itm(5)} {slc(regs.regs(0).sva)#1.itm(6)} {slc(regs.regs(0).sva)#1.itm(7)} {slc(regs.regs(0).sva)#1.itm(8)} {slc(regs.regs(0).sva)#1.itm(9)} -attr xrf 2150 -attr oid 197 -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(regs.regs(0).sva)#1.itm}
load net {ACC1:acc#94.itm(0)} -attr vt d
load net {ACC1:acc#94.itm(1)} -attr vt d
load net {ACC1:acc#94.itm(2)} -attr vt d
load net {ACC1:acc#94.itm(3)} -attr vt d
load net {ACC1:acc#94.itm(4)} -attr vt d
load net {ACC1:acc#94.itm(5)} -attr vt d
load net {ACC1:acc#94.itm(6)} -attr vt d
load net {ACC1:acc#94.itm(7)} -attr vt d
load net {ACC1:acc#94.itm(8)} -attr vt d
load net {ACC1:acc#94.itm(9)} -attr vt d
load net {ACC1:acc#94.itm(10)} -attr vt d
load net {ACC1:acc#94.itm(11)} -attr vt d
load netBundle {ACC1:acc#94.itm} 12 {ACC1:acc#94.itm(0)} {ACC1:acc#94.itm(1)} {ACC1:acc#94.itm(2)} {ACC1:acc#94.itm(3)} {ACC1:acc#94.itm(4)} {ACC1:acc#94.itm(5)} {ACC1:acc#94.itm(6)} {ACC1:acc#94.itm(7)} {ACC1:acc#94.itm(8)} {ACC1:acc#94.itm(9)} {ACC1:acc#94.itm(10)} {ACC1:acc#94.itm(11)} -attr xrf 2151 -attr oid 198 -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#94.itm}
load net {ACC1:acc#87.itm(0)} -attr vt d
load net {ACC1:acc#87.itm(1)} -attr vt d
load net {ACC1:acc#87.itm(2)} -attr vt d
load net {ACC1:acc#87.itm(3)} -attr vt d
load net {ACC1:acc#87.itm(4)} -attr vt d
load net {ACC1:acc#87.itm(5)} -attr vt d
load net {ACC1:acc#87.itm(6)} -attr vt d
load net {ACC1:acc#87.itm(7)} -attr vt d
load net {ACC1:acc#87.itm(8)} -attr vt d
load net {ACC1:acc#87.itm(9)} -attr vt d
load net {ACC1:acc#87.itm(10)} -attr vt d
load netBundle {ACC1:acc#87.itm} 11 {ACC1:acc#87.itm(0)} {ACC1:acc#87.itm(1)} {ACC1:acc#87.itm(2)} {ACC1:acc#87.itm(3)} {ACC1:acc#87.itm(4)} {ACC1:acc#87.itm(5)} {ACC1:acc#87.itm(6)} {ACC1:acc#87.itm(7)} {ACC1:acc#87.itm(8)} {ACC1:acc#87.itm(9)} {ACC1:acc#87.itm(10)} -attr xrf 2152 -attr oid 199 -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#87.itm}
load net {slc(regs.regs(0).sva)#2.itm(0)} -attr vt d
load net {slc(regs.regs(0).sva)#2.itm(1)} -attr vt d
load net {slc(regs.regs(0).sva)#2.itm(2)} -attr vt d
load net {slc(regs.regs(0).sva)#2.itm(3)} -attr vt d
load net {slc(regs.regs(0).sva)#2.itm(4)} -attr vt d
load net {slc(regs.regs(0).sva)#2.itm(5)} -attr vt d
load net {slc(regs.regs(0).sva)#2.itm(6)} -attr vt d
load net {slc(regs.regs(0).sva)#2.itm(7)} -attr vt d
load net {slc(regs.regs(0).sva)#2.itm(8)} -attr vt d
load net {slc(regs.regs(0).sva)#2.itm(9)} -attr vt d
load netBundle {slc(regs.regs(0).sva)#2.itm} 10 {slc(regs.regs(0).sva)#2.itm(0)} {slc(regs.regs(0).sva)#2.itm(1)} {slc(regs.regs(0).sva)#2.itm(2)} {slc(regs.regs(0).sva)#2.itm(3)} {slc(regs.regs(0).sva)#2.itm(4)} {slc(regs.regs(0).sva)#2.itm(5)} {slc(regs.regs(0).sva)#2.itm(6)} {slc(regs.regs(0).sva)#2.itm(7)} {slc(regs.regs(0).sva)#2.itm(8)} {slc(regs.regs(0).sva)#2.itm(9)} -attr xrf 2153 -attr oid 200 -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(regs.regs(0).sva)#2.itm}
load net {slc(regs.regs(0).sva)#3.itm(0)} -attr vt d
load net {slc(regs.regs(0).sva)#3.itm(1)} -attr vt d
load net {slc(regs.regs(0).sva)#3.itm(2)} -attr vt d
load net {slc(regs.regs(0).sva)#3.itm(3)} -attr vt d
load net {slc(regs.regs(0).sva)#3.itm(4)} -attr vt d
load net {slc(regs.regs(0).sva)#3.itm(5)} -attr vt d
load net {slc(regs.regs(0).sva)#3.itm(6)} -attr vt d
load net {slc(regs.regs(0).sva)#3.itm(7)} -attr vt d
load net {slc(regs.regs(0).sva)#3.itm(8)} -attr vt d
load net {slc(regs.regs(0).sva)#3.itm(9)} -attr vt d
load netBundle {slc(regs.regs(0).sva)#3.itm} 10 {slc(regs.regs(0).sva)#3.itm(0)} {slc(regs.regs(0).sva)#3.itm(1)} {slc(regs.regs(0).sva)#3.itm(2)} {slc(regs.regs(0).sva)#3.itm(3)} {slc(regs.regs(0).sva)#3.itm(4)} {slc(regs.regs(0).sva)#3.itm(5)} {slc(regs.regs(0).sva)#3.itm(6)} {slc(regs.regs(0).sva)#3.itm(7)} {slc(regs.regs(0).sva)#3.itm(8)} {slc(regs.regs(0).sva)#3.itm(9)} -attr xrf 2154 -attr oid 201 -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(regs.regs(0).sva)#3.itm}
load net {ACC1:acc#86.itm(0)} -attr vt d
load net {ACC1:acc#86.itm(1)} -attr vt d
load net {ACC1:acc#86.itm(2)} -attr vt d
load net {ACC1:acc#86.itm(3)} -attr vt d
load net {ACC1:acc#86.itm(4)} -attr vt d
load net {ACC1:acc#86.itm(5)} -attr vt d
load net {ACC1:acc#86.itm(6)} -attr vt d
load net {ACC1:acc#86.itm(7)} -attr vt d
load net {ACC1:acc#86.itm(8)} -attr vt d
load net {ACC1:acc#86.itm(9)} -attr vt d
load net {ACC1:acc#86.itm(10)} -attr vt d
load netBundle {ACC1:acc#86.itm} 11 {ACC1:acc#86.itm(0)} {ACC1:acc#86.itm(1)} {ACC1:acc#86.itm(2)} {ACC1:acc#86.itm(3)} {ACC1:acc#86.itm(4)} {ACC1:acc#86.itm(5)} {ACC1:acc#86.itm(6)} {ACC1:acc#86.itm(7)} {ACC1:acc#86.itm(8)} {ACC1:acc#86.itm(9)} {ACC1:acc#86.itm(10)} -attr xrf 2155 -attr oid 202 -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#86.itm}
load net {slc(regs.regs(0).sva)#4.itm(0)} -attr vt d
load net {slc(regs.regs(0).sva)#4.itm(1)} -attr vt d
load net {slc(regs.regs(0).sva)#4.itm(2)} -attr vt d
load net {slc(regs.regs(0).sva)#4.itm(3)} -attr vt d
load net {slc(regs.regs(0).sva)#4.itm(4)} -attr vt d
load net {slc(regs.regs(0).sva)#4.itm(5)} -attr vt d
load net {slc(regs.regs(0).sva)#4.itm(6)} -attr vt d
load net {slc(regs.regs(0).sva)#4.itm(7)} -attr vt d
load net {slc(regs.regs(0).sva)#4.itm(8)} -attr vt d
load net {slc(regs.regs(0).sva)#4.itm(9)} -attr vt d
load netBundle {slc(regs.regs(0).sva)#4.itm} 10 {slc(regs.regs(0).sva)#4.itm(0)} {slc(regs.regs(0).sva)#4.itm(1)} {slc(regs.regs(0).sva)#4.itm(2)} {slc(regs.regs(0).sva)#4.itm(3)} {slc(regs.regs(0).sva)#4.itm(4)} {slc(regs.regs(0).sva)#4.itm(5)} {slc(regs.regs(0).sva)#4.itm(6)} {slc(regs.regs(0).sva)#4.itm(7)} {slc(regs.regs(0).sva)#4.itm(8)} {slc(regs.regs(0).sva)#4.itm(9)} -attr xrf 2156 -attr oid 203 -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(regs.regs(0).sva)#4.itm}
load net {slc(regs.regs(2).sva#1)#4.itm(0)} -attr vt d
load net {slc(regs.regs(2).sva#1)#4.itm(1)} -attr vt d
load net {slc(regs.regs(2).sva#1)#4.itm(2)} -attr vt d
load net {slc(regs.regs(2).sva#1)#4.itm(3)} -attr vt d
load net {slc(regs.regs(2).sva#1)#4.itm(4)} -attr vt d
load net {slc(regs.regs(2).sva#1)#4.itm(5)} -attr vt d
load net {slc(regs.regs(2).sva#1)#4.itm(6)} -attr vt d
load net {slc(regs.regs(2).sva#1)#4.itm(7)} -attr vt d
load net {slc(regs.regs(2).sva#1)#4.itm(8)} -attr vt d
load net {slc(regs.regs(2).sva#1)#4.itm(9)} -attr vt d
load netBundle {slc(regs.regs(2).sva#1)#4.itm} 10 {slc(regs.regs(2).sva#1)#4.itm(0)} {slc(regs.regs(2).sva#1)#4.itm(1)} {slc(regs.regs(2).sva#1)#4.itm(2)} {slc(regs.regs(2).sva#1)#4.itm(3)} {slc(regs.regs(2).sva#1)#4.itm(4)} {slc(regs.regs(2).sva#1)#4.itm(5)} {slc(regs.regs(2).sva#1)#4.itm(6)} {slc(regs.regs(2).sva#1)#4.itm(7)} {slc(regs.regs(2).sva#1)#4.itm(8)} {slc(regs.regs(2).sva#1)#4.itm(9)} -attr xrf 2157 -attr oid 204 -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(regs.regs(2).sva#1)#4.itm}
load net {FRAME:acc#36.itm(0)} -attr vt d
load net {FRAME:acc#36.itm(1)} -attr vt d
load net {FRAME:acc#36.itm(2)} -attr vt d
load net {FRAME:acc#36.itm(3)} -attr vt d
load net {FRAME:acc#36.itm(4)} -attr vt d
load net {FRAME:acc#36.itm(5)} -attr vt d
load netBundle {FRAME:acc#36.itm} 6 {FRAME:acc#36.itm(0)} {FRAME:acc#36.itm(1)} {FRAME:acc#36.itm(2)} {FRAME:acc#36.itm(3)} {FRAME:acc#36.itm(4)} {FRAME:acc#36.itm(5)} -attr xrf 2158 -attr oid 205 -attr vt d -attr @path {/mean_vga/mean_vga:core/FRAME:acc#36.itm}
load net {FRAME:acc#34.itm(0)} -attr vt d
load net {FRAME:acc#34.itm(1)} -attr vt d
load net {FRAME:acc#34.itm(2)} -attr vt d
load net {FRAME:acc#34.itm(3)} -attr vt d
load net {FRAME:acc#34.itm(4)} -attr vt d
load net {FRAME:acc#34.itm(5)} -attr vt d
load netBundle {FRAME:acc#34.itm} 6 {FRAME:acc#34.itm(0)} {FRAME:acc#34.itm(1)} {FRAME:acc#34.itm(2)} {FRAME:acc#34.itm(3)} {FRAME:acc#34.itm(4)} {FRAME:acc#34.itm(5)} -attr xrf 2159 -attr oid 206 -attr vt d -attr @path {/mean_vga/mean_vga:core/FRAME:acc#34.itm}
load net {FRAME:acc#31.itm(0)} -attr vt d
load net {FRAME:acc#31.itm(1)} -attr vt d
load net {FRAME:acc#31.itm(2)} -attr vt d
load net {FRAME:acc#31.itm(3)} -attr vt d
load net {FRAME:acc#31.itm(4)} -attr vt d
load netBundle {FRAME:acc#31.itm} 5 {FRAME:acc#31.itm(0)} {FRAME:acc#31.itm(1)} {FRAME:acc#31.itm(2)} {FRAME:acc#31.itm(3)} {FRAME:acc#31.itm(4)} -attr xrf 2160 -attr oid 207 -attr vt d -attr @path {/mean_vga/mean_vga:core/FRAME:acc#31.itm}
load net {conc#187.itm(0)} -attr vt d
load net {conc#187.itm(1)} -attr vt d
load net {conc#187.itm(2)} -attr vt d
load net {conc#187.itm(3)} -attr vt d
load netBundle {conc#187.itm} 4 {conc#187.itm(0)} {conc#187.itm(1)} {conc#187.itm(2)} {conc#187.itm(3)} -attr xrf 2161 -attr oid 208 -attr vt d -attr @path {/mean_vga/mean_vga:core/conc#187.itm}
load net {FRAME:conc#25.itm(0)} -attr vt d
load net {FRAME:conc#25.itm(1)} -attr vt d
load net {FRAME:conc#25.itm(2)} -attr vt d
load net {FRAME:conc#25.itm(3)} -attr vt d
load netBundle {FRAME:conc#25.itm} 4 {FRAME:conc#25.itm(0)} {FRAME:conc#25.itm(1)} {FRAME:conc#25.itm(2)} {FRAME:conc#25.itm(3)} -attr xrf 2162 -attr oid 209 -attr vt d -attr @path {/mean_vga/mean_vga:core/FRAME:conc#25.itm}
load net {slc(ACC2-5:acc#3.psp.sva)#11.itm(0)} -attr vt d
load net {slc(ACC2-5:acc#3.psp.sva)#11.itm(1)} -attr vt d
load net {slc(ACC2-5:acc#3.psp.sva)#11.itm(2)} -attr vt d
load netBundle {slc(ACC2-5:acc#3.psp.sva)#11.itm} 3 {slc(ACC2-5:acc#3.psp.sva)#11.itm(0)} {slc(ACC2-5:acc#3.psp.sva)#11.itm(1)} {slc(ACC2-5:acc#3.psp.sva)#11.itm(2)} -attr xrf 2163 -attr oid 210 -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(ACC2-5:acc#3.psp.sva)#11.itm}
load net {FRAME:acc#30.itm(0)} -attr vt d
load net {FRAME:acc#30.itm(1)} -attr vt d
load net {FRAME:acc#30.itm(2)} -attr vt d
load net {FRAME:acc#30.itm(3)} -attr vt d
load net {FRAME:acc#30.itm(4)} -attr vt d
load netBundle {FRAME:acc#30.itm} 5 {FRAME:acc#30.itm(0)} {FRAME:acc#30.itm(1)} {FRAME:acc#30.itm(2)} {FRAME:acc#30.itm(3)} {FRAME:acc#30.itm(4)} -attr xrf 2164 -attr oid 211 -attr vt d -attr @path {/mean_vga/mean_vga:core/FRAME:acc#30.itm}
load net {conc#188.itm(0)} -attr vt d
load net {conc#188.itm(1)} -attr vt d
load net {conc#188.itm(2)} -attr vt d
load net {conc#188.itm(3)} -attr vt d
load netBundle {conc#188.itm} 4 {conc#188.itm(0)} {conc#188.itm(1)} {conc#188.itm(2)} {conc#188.itm(3)} -attr xrf 2165 -attr oid 212 -attr vt d -attr @path {/mean_vga/mean_vga:core/conc#188.itm}
load net {conc#189.itm(0)} -attr vt d
load net {conc#189.itm(1)} -attr vt d
load net {conc#189.itm(2)} -attr vt d
load net {conc#189.itm(3)} -attr vt d
load netBundle {conc#189.itm} 4 {conc#189.itm(0)} {conc#189.itm(1)} {conc#189.itm(2)} {conc#189.itm(3)} -attr xrf 2166 -attr oid 213 -attr vt d -attr @path {/mean_vga/mean_vga:core/conc#189.itm}
load net {FRAME:acc#35.itm(0)} -attr vt d
load net {FRAME:acc#35.itm(1)} -attr vt d
load net {FRAME:acc#35.itm(2)} -attr vt d
load net {FRAME:acc#35.itm(3)} -attr vt d
load net {FRAME:acc#35.itm(4)} -attr vt d
load net {FRAME:acc#35.itm(5)} -attr vt d
load net {FRAME:acc#35.itm(6)} -attr vt d
load netBundle {FRAME:acc#35.itm} 7 {FRAME:acc#35.itm(0)} {FRAME:acc#35.itm(1)} {FRAME:acc#35.itm(2)} {FRAME:acc#35.itm(3)} {FRAME:acc#35.itm(4)} {FRAME:acc#35.itm(5)} {FRAME:acc#35.itm(6)} -attr xrf 2167 -attr oid 214 -attr vt d -attr @path {/mean_vga/mean_vga:core/FRAME:acc#35.itm}
load net {FRAME:acc#33.itm(0)} -attr vt d
load net {FRAME:acc#33.itm(1)} -attr vt d
load net {FRAME:acc#33.itm(2)} -attr vt d
load net {FRAME:acc#33.itm(3)} -attr vt d
load net {FRAME:acc#33.itm(4)} -attr vt d
load netBundle {FRAME:acc#33.itm} 5 {FRAME:acc#33.itm(0)} {FRAME:acc#33.itm(1)} {FRAME:acc#33.itm(2)} {FRAME:acc#33.itm(3)} {FRAME:acc#33.itm(4)} -attr xrf 2168 -attr oid 215 -attr vt d -attr @path {/mean_vga/mean_vga:core/FRAME:acc#33.itm}
load net {conc#190.itm(0)} -attr vt d
load net {conc#190.itm(1)} -attr vt d
load net {conc#190.itm(2)} -attr vt d
load net {conc#190.itm(3)} -attr vt d
load net {conc#190.itm(4)} -attr vt d
load netBundle {conc#190.itm} 5 {conc#190.itm(0)} {conc#190.itm(1)} {conc#190.itm(2)} {conc#190.itm(3)} {conc#190.itm(4)} -attr xrf 2169 -attr oid 216 -attr vt d -attr @path {/mean_vga/mean_vga:core/conc#190.itm}
load net {slc(ACC2-5:acc#3.psp.sva)#7.itm(0)} -attr vt d
load net {slc(ACC2-5:acc#3.psp.sva)#7.itm(1)} -attr vt d
load net {slc(ACC2-5:acc#3.psp.sva)#7.itm(2)} -attr vt d
load net {slc(ACC2-5:acc#3.psp.sva)#7.itm(3)} -attr vt d
load netBundle {slc(ACC2-5:acc#3.psp.sva)#7.itm} 4 {slc(ACC2-5:acc#3.psp.sva)#7.itm(0)} {slc(ACC2-5:acc#3.psp.sva)#7.itm(1)} {slc(ACC2-5:acc#3.psp.sva)#7.itm(2)} {slc(ACC2-5:acc#3.psp.sva)#7.itm(3)} -attr xrf 2170 -attr oid 217 -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(ACC2-5:acc#3.psp.sva)#7.itm}
load net {FRAME:conc#52.itm(0)} -attr vt d
load net {FRAME:conc#52.itm(1)} -attr vt d
load net {FRAME:conc#52.itm(2)} -attr vt d
load net {FRAME:conc#52.itm(3)} -attr vt d
load net {FRAME:conc#52.itm(4)} -attr vt d
load netBundle {FRAME:conc#52.itm} 5 {FRAME:conc#52.itm(0)} {FRAME:conc#52.itm(1)} {FRAME:conc#52.itm(2)} {FRAME:conc#52.itm(3)} {FRAME:conc#52.itm(4)} -attr xrf 2171 -attr oid 218 -attr vt d -attr @path {/mean_vga/mean_vga:core/FRAME:conc#52.itm}
load net {FRAME:acc#58.itm(0)} -attr vt d
load net {FRAME:acc#58.itm(1)} -attr vt d
load net {FRAME:acc#58.itm(2)} -attr vt d
load net {FRAME:acc#58.itm(3)} -attr vt d
load netBundle {FRAME:acc#58.itm} 4 {FRAME:acc#58.itm(0)} {FRAME:acc#58.itm(1)} {FRAME:acc#58.itm(2)} {FRAME:acc#58.itm(3)} -attr xrf 2172 -attr oid 219 -attr vt d -attr @path {/mean_vga/mean_vga:core/FRAME:acc#58.itm}
load net {FRAME:not#19.itm(0)} -attr vt d
load net {FRAME:not#19.itm(1)} -attr vt d
load net {FRAME:not#19.itm(2)} -attr vt d
load netBundle {FRAME:not#19.itm} 3 {FRAME:not#19.itm(0)} {FRAME:not#19.itm(1)} {FRAME:not#19.itm(2)} -attr xrf 2173 -attr oid 220 -attr vt d -attr @path {/mean_vga/mean_vga:core/FRAME:not#19.itm}
load net {slc(ACC2-5:acc#3.psp.sva)#8.itm(0)} -attr vt d
load net {slc(ACC2-5:acc#3.psp.sva)#8.itm(1)} -attr vt d
load net {slc(ACC2-5:acc#3.psp.sva)#8.itm(2)} -attr vt d
load netBundle {slc(ACC2-5:acc#3.psp.sva)#8.itm} 3 {slc(ACC2-5:acc#3.psp.sva)#8.itm(0)} {slc(ACC2-5:acc#3.psp.sva)#8.itm(1)} {slc(ACC2-5:acc#3.psp.sva)#8.itm(2)} -attr xrf 2174 -attr oid 221 -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(ACC2-5:acc#3.psp.sva)#8.itm}
load net {slc(ACC2-5:acc#3.psp.sva)#4.itm(0)} -attr vt d
load net {slc(ACC2-5:acc#3.psp.sva)#4.itm(1)} -attr vt d
load net {slc(ACC2-5:acc#3.psp.sva)#4.itm(2)} -attr vt d
load netBundle {slc(ACC2-5:acc#3.psp.sva)#4.itm} 3 {slc(ACC2-5:acc#3.psp.sva)#4.itm(0)} {slc(ACC2-5:acc#3.psp.sva)#4.itm(1)} {slc(ACC2-5:acc#3.psp.sva)#4.itm(2)} -attr xrf 2175 -attr oid 222 -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(ACC2-5:acc#3.psp.sva)#4.itm}
load net {conc#191.itm(0)} -attr vt d
load net {conc#191.itm(1)} -attr vt d
load net {conc#191.itm(2)} -attr vt d
load net {conc#191.itm(3)} -attr vt d
load netBundle {conc#191.itm} 4 {conc#191.itm(0)} {conc#191.itm(1)} {conc#191.itm(2)} {conc#191.itm(3)} -attr xrf 2176 -attr oid 223 -attr vt d -attr @path {/mean_vga/mean_vga:core/conc#191.itm}
load net {FRAME:not#24.itm(0)} -attr vt d
load net {FRAME:not#24.itm(1)} -attr vt d
load netBundle {FRAME:not#24.itm} 2 {FRAME:not#24.itm(0)} {FRAME:not#24.itm(1)} -attr xrf 2177 -attr oid 224 -attr vt d -attr @path {/mean_vga/mean_vga:core/FRAME:not#24.itm}
load net {slc(acc.imod#4.sva)#1.itm(0)} -attr vt d
load net {slc(acc.imod#4.sva)#1.itm(1)} -attr vt d
load netBundle {slc(acc.imod#4.sva)#1.itm} 2 {slc(acc.imod#4.sva)#1.itm(0)} {slc(acc.imod#4.sva)#1.itm(1)} -attr xrf 2178 -attr oid 225 -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(acc.imod#4.sva)#1.itm}
load net {ACC1:acc#76.itm(0)} -attr vt d
load net {ACC1:acc#76.itm(1)} -attr vt d
load net {ACC1:acc#76.itm(2)} -attr vt d
load net {ACC1:acc#76.itm(3)} -attr vt d
load net {ACC1:acc#76.itm(4)} -attr vt d
load net {ACC1:acc#76.itm(5)} -attr vt d
load net {ACC1:acc#76.itm(6)} -attr vt d
load net {ACC1:acc#76.itm(7)} -attr vt d
load net {ACC1:acc#76.itm(8)} -attr vt d
load net {ACC1:acc#76.itm(9)} -attr vt d
load net {ACC1:acc#76.itm(10)} -attr vt d
load net {ACC1:acc#76.itm(11)} -attr vt d
load net {ACC1:acc#76.itm(12)} -attr vt d
load net {ACC1:acc#76.itm(13)} -attr vt d
load netBundle {ACC1:acc#76.itm} 14 {ACC1:acc#76.itm(0)} {ACC1:acc#76.itm(1)} {ACC1:acc#76.itm(2)} {ACC1:acc#76.itm(3)} {ACC1:acc#76.itm(4)} {ACC1:acc#76.itm(5)} {ACC1:acc#76.itm(6)} {ACC1:acc#76.itm(7)} {ACC1:acc#76.itm(8)} {ACC1:acc#76.itm(9)} {ACC1:acc#76.itm(10)} {ACC1:acc#76.itm(11)} {ACC1:acc#76.itm(12)} {ACC1:acc#76.itm(13)} -attr xrf 2179 -attr oid 226 -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#76.itm}
load net {ACC1:acc#74.itm(0)} -attr vt d
load net {ACC1:acc#74.itm(1)} -attr vt d
load net {ACC1:acc#74.itm(2)} -attr vt d
load net {ACC1:acc#74.itm(3)} -attr vt d
load net {ACC1:acc#74.itm(4)} -attr vt d
load net {ACC1:acc#74.itm(5)} -attr vt d
load net {ACC1:acc#74.itm(6)} -attr vt d
load net {ACC1:acc#74.itm(7)} -attr vt d
load net {ACC1:acc#74.itm(8)} -attr vt d
load net {ACC1:acc#74.itm(9)} -attr vt d
load net {ACC1:acc#74.itm(10)} -attr vt d
load net {ACC1:acc#74.itm(11)} -attr vt d
load net {ACC1:acc#74.itm(12)} -attr vt d
load netBundle {ACC1:acc#74.itm} 13 {ACC1:acc#74.itm(0)} {ACC1:acc#74.itm(1)} {ACC1:acc#74.itm(2)} {ACC1:acc#74.itm(3)} {ACC1:acc#74.itm(4)} {ACC1:acc#74.itm(5)} {ACC1:acc#74.itm(6)} {ACC1:acc#74.itm(7)} {ACC1:acc#74.itm(8)} {ACC1:acc#74.itm(9)} {ACC1:acc#74.itm(10)} {ACC1:acc#74.itm(11)} {ACC1:acc#74.itm(12)} -attr xrf 2180 -attr oid 227 -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#74.itm}
load net {ACC1:acc#70.itm(0)} -attr vt d
load net {ACC1:acc#70.itm(1)} -attr vt d
load net {ACC1:acc#70.itm(2)} -attr vt d
load net {ACC1:acc#70.itm(3)} -attr vt d
load net {ACC1:acc#70.itm(4)} -attr vt d
load net {ACC1:acc#70.itm(5)} -attr vt d
load net {ACC1:acc#70.itm(6)} -attr vt d
load net {ACC1:acc#70.itm(7)} -attr vt d
load net {ACC1:acc#70.itm(8)} -attr vt d
load net {ACC1:acc#70.itm(9)} -attr vt d
load net {ACC1:acc#70.itm(10)} -attr vt d
load net {ACC1:acc#70.itm(11)} -attr vt d
load netBundle {ACC1:acc#70.itm} 12 {ACC1:acc#70.itm(0)} {ACC1:acc#70.itm(1)} {ACC1:acc#70.itm(2)} {ACC1:acc#70.itm(3)} {ACC1:acc#70.itm(4)} {ACC1:acc#70.itm(5)} {ACC1:acc#70.itm(6)} {ACC1:acc#70.itm(7)} {ACC1:acc#70.itm(8)} {ACC1:acc#70.itm(9)} {ACC1:acc#70.itm(10)} {ACC1:acc#70.itm(11)} -attr xrf 2181 -attr oid 228 -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#70.itm}
load net {ACC1:acc#62.itm(0)} -attr vt d
load net {ACC1:acc#62.itm(1)} -attr vt d
load net {ACC1:acc#62.itm(2)} -attr vt d
load net {ACC1:acc#62.itm(3)} -attr vt d
load net {ACC1:acc#62.itm(4)} -attr vt d
load net {ACC1:acc#62.itm(5)} -attr vt d
load net {ACC1:acc#62.itm(6)} -attr vt d
load net {ACC1:acc#62.itm(7)} -attr vt d
load net {ACC1:acc#62.itm(8)} -attr vt d
load net {ACC1:acc#62.itm(9)} -attr vt d
load net {ACC1:acc#62.itm(10)} -attr vt d
load netBundle {ACC1:acc#62.itm} 11 {ACC1:acc#62.itm(0)} {ACC1:acc#62.itm(1)} {ACC1:acc#62.itm(2)} {ACC1:acc#62.itm(3)} {ACC1:acc#62.itm(4)} {ACC1:acc#62.itm(5)} {ACC1:acc#62.itm(6)} {ACC1:acc#62.itm(7)} {ACC1:acc#62.itm(8)} {ACC1:acc#62.itm(9)} {ACC1:acc#62.itm(10)} -attr xrf 2182 -attr oid 229 -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#62.itm}
load net {slc(regs.regs(2).sva#1)#5.itm(0)} -attr vt d
load net {slc(regs.regs(2).sva#1)#5.itm(1)} -attr vt d
load net {slc(regs.regs(2).sva#1)#5.itm(2)} -attr vt d
load net {slc(regs.regs(2).sva#1)#5.itm(3)} -attr vt d
load net {slc(regs.regs(2).sva#1)#5.itm(4)} -attr vt d
load net {slc(regs.regs(2).sva#1)#5.itm(5)} -attr vt d
load net {slc(regs.regs(2).sva#1)#5.itm(6)} -attr vt d
load net {slc(regs.regs(2).sva#1)#5.itm(7)} -attr vt d
load net {slc(regs.regs(2).sva#1)#5.itm(8)} -attr vt d
load net {slc(regs.regs(2).sva#1)#5.itm(9)} -attr vt d
load netBundle {slc(regs.regs(2).sva#1)#5.itm} 10 {slc(regs.regs(2).sva#1)#5.itm(0)} {slc(regs.regs(2).sva#1)#5.itm(1)} {slc(regs.regs(2).sva#1)#5.itm(2)} {slc(regs.regs(2).sva#1)#5.itm(3)} {slc(regs.regs(2).sva#1)#5.itm(4)} {slc(regs.regs(2).sva#1)#5.itm(5)} {slc(regs.regs(2).sva#1)#5.itm(6)} {slc(regs.regs(2).sva#1)#5.itm(7)} {slc(regs.regs(2).sva#1)#5.itm(8)} {slc(regs.regs(2).sva#1)#5.itm(9)} -attr xrf 2183 -attr oid 230 -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(regs.regs(2).sva#1)#5.itm}
load net {slc(regs.regs(2).sva#1)#6.itm(0)} -attr vt d
load net {slc(regs.regs(2).sva#1)#6.itm(1)} -attr vt d
load net {slc(regs.regs(2).sva#1)#6.itm(2)} -attr vt d
load net {slc(regs.regs(2).sva#1)#6.itm(3)} -attr vt d
load net {slc(regs.regs(2).sva#1)#6.itm(4)} -attr vt d
load net {slc(regs.regs(2).sva#1)#6.itm(5)} -attr vt d
load net {slc(regs.regs(2).sva#1)#6.itm(6)} -attr vt d
load net {slc(regs.regs(2).sva#1)#6.itm(7)} -attr vt d
load net {slc(regs.regs(2).sva#1)#6.itm(8)} -attr vt d
load net {slc(regs.regs(2).sva#1)#6.itm(9)} -attr vt d
load netBundle {slc(regs.regs(2).sva#1)#6.itm} 10 {slc(regs.regs(2).sva#1)#6.itm(0)} {slc(regs.regs(2).sva#1)#6.itm(1)} {slc(regs.regs(2).sva#1)#6.itm(2)} {slc(regs.regs(2).sva#1)#6.itm(3)} {slc(regs.regs(2).sva#1)#6.itm(4)} {slc(regs.regs(2).sva#1)#6.itm(5)} {slc(regs.regs(2).sva#1)#6.itm(6)} {slc(regs.regs(2).sva#1)#6.itm(7)} {slc(regs.regs(2).sva#1)#6.itm(8)} {slc(regs.regs(2).sva#1)#6.itm(9)} -attr xrf 2184 -attr oid 231 -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(regs.regs(2).sva#1)#6.itm}
load net {ACC1:acc#61.itm(0)} -attr vt d
load net {ACC1:acc#61.itm(1)} -attr vt d
load net {ACC1:acc#61.itm(2)} -attr vt d
load net {ACC1:acc#61.itm(3)} -attr vt d
load net {ACC1:acc#61.itm(4)} -attr vt d
load net {ACC1:acc#61.itm(5)} -attr vt d
load net {ACC1:acc#61.itm(6)} -attr vt d
load net {ACC1:acc#61.itm(7)} -attr vt d
load net {ACC1:acc#61.itm(8)} -attr vt d
load net {ACC1:acc#61.itm(9)} -attr vt d
load net {ACC1:acc#61.itm(10)} -attr vt d
load netBundle {ACC1:acc#61.itm} 11 {ACC1:acc#61.itm(0)} {ACC1:acc#61.itm(1)} {ACC1:acc#61.itm(2)} {ACC1:acc#61.itm(3)} {ACC1:acc#61.itm(4)} {ACC1:acc#61.itm(5)} {ACC1:acc#61.itm(6)} {ACC1:acc#61.itm(7)} {ACC1:acc#61.itm(8)} {ACC1:acc#61.itm(9)} {ACC1:acc#61.itm(10)} -attr xrf 2185 -attr oid 232 -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#61.itm}
load net {slc(regs.regs(2).sva#1)#7.itm(0)} -attr vt d
load net {slc(regs.regs(2).sva#1)#7.itm(1)} -attr vt d
load net {slc(regs.regs(2).sva#1)#7.itm(2)} -attr vt d
load net {slc(regs.regs(2).sva#1)#7.itm(3)} -attr vt d
load net {slc(regs.regs(2).sva#1)#7.itm(4)} -attr vt d
load net {slc(regs.regs(2).sva#1)#7.itm(5)} -attr vt d
load net {slc(regs.regs(2).sva#1)#7.itm(6)} -attr vt d
load net {slc(regs.regs(2).sva#1)#7.itm(7)} -attr vt d
load net {slc(regs.regs(2).sva#1)#7.itm(8)} -attr vt d
load net {slc(regs.regs(2).sva#1)#7.itm(9)} -attr vt d
load netBundle {slc(regs.regs(2).sva#1)#7.itm} 10 {slc(regs.regs(2).sva#1)#7.itm(0)} {slc(regs.regs(2).sva#1)#7.itm(1)} {slc(regs.regs(2).sva#1)#7.itm(2)} {slc(regs.regs(2).sva#1)#7.itm(3)} {slc(regs.regs(2).sva#1)#7.itm(4)} {slc(regs.regs(2).sva#1)#7.itm(5)} {slc(regs.regs(2).sva#1)#7.itm(6)} {slc(regs.regs(2).sva#1)#7.itm(7)} {slc(regs.regs(2).sva#1)#7.itm(8)} {slc(regs.regs(2).sva#1)#7.itm(9)} -attr xrf 2186 -attr oid 233 -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(regs.regs(2).sva#1)#7.itm}
load net {slc(regs.regs(2).sva#1)#8.itm(0)} -attr vt d
load net {slc(regs.regs(2).sva#1)#8.itm(1)} -attr vt d
load net {slc(regs.regs(2).sva#1)#8.itm(2)} -attr vt d
load net {slc(regs.regs(2).sva#1)#8.itm(3)} -attr vt d
load net {slc(regs.regs(2).sva#1)#8.itm(4)} -attr vt d
load net {slc(regs.regs(2).sva#1)#8.itm(5)} -attr vt d
load net {slc(regs.regs(2).sva#1)#8.itm(6)} -attr vt d
load net {slc(regs.regs(2).sva#1)#8.itm(7)} -attr vt d
load net {slc(regs.regs(2).sva#1)#8.itm(8)} -attr vt d
load net {slc(regs.regs(2).sva#1)#8.itm(9)} -attr vt d
load netBundle {slc(regs.regs(2).sva#1)#8.itm} 10 {slc(regs.regs(2).sva#1)#8.itm(0)} {slc(regs.regs(2).sva#1)#8.itm(1)} {slc(regs.regs(2).sva#1)#8.itm(2)} {slc(regs.regs(2).sva#1)#8.itm(3)} {slc(regs.regs(2).sva#1)#8.itm(4)} {slc(regs.regs(2).sva#1)#8.itm(5)} {slc(regs.regs(2).sva#1)#8.itm(6)} {slc(regs.regs(2).sva#1)#8.itm(7)} {slc(regs.regs(2).sva#1)#8.itm(8)} {slc(regs.regs(2).sva#1)#8.itm(9)} -attr xrf 2187 -attr oid 234 -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(regs.regs(2).sva#1)#8.itm}
load net {ACC1:acc#69.itm(0)} -attr vt d
load net {ACC1:acc#69.itm(1)} -attr vt d
load net {ACC1:acc#69.itm(2)} -attr vt d
load net {ACC1:acc#69.itm(3)} -attr vt d
load net {ACC1:acc#69.itm(4)} -attr vt d
load net {ACC1:acc#69.itm(5)} -attr vt d
load net {ACC1:acc#69.itm(6)} -attr vt d
load net {ACC1:acc#69.itm(7)} -attr vt d
load net {ACC1:acc#69.itm(8)} -attr vt d
load net {ACC1:acc#69.itm(9)} -attr vt d
load net {ACC1:acc#69.itm(10)} -attr vt d
load net {ACC1:acc#69.itm(11)} -attr vt d
load netBundle {ACC1:acc#69.itm} 12 {ACC1:acc#69.itm(0)} {ACC1:acc#69.itm(1)} {ACC1:acc#69.itm(2)} {ACC1:acc#69.itm(3)} {ACC1:acc#69.itm(4)} {ACC1:acc#69.itm(5)} {ACC1:acc#69.itm(6)} {ACC1:acc#69.itm(7)} {ACC1:acc#69.itm(8)} {ACC1:acc#69.itm(9)} {ACC1:acc#69.itm(10)} {ACC1:acc#69.itm(11)} -attr xrf 2188 -attr oid 235 -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#69.itm}
load net {ACC1:acc#60.itm(0)} -attr vt d
load net {ACC1:acc#60.itm(1)} -attr vt d
load net {ACC1:acc#60.itm(2)} -attr vt d
load net {ACC1:acc#60.itm(3)} -attr vt d
load net {ACC1:acc#60.itm(4)} -attr vt d
load net {ACC1:acc#60.itm(5)} -attr vt d
load net {ACC1:acc#60.itm(6)} -attr vt d
load net {ACC1:acc#60.itm(7)} -attr vt d
load net {ACC1:acc#60.itm(8)} -attr vt d
load net {ACC1:acc#60.itm(9)} -attr vt d
load net {ACC1:acc#60.itm(10)} -attr vt d
load netBundle {ACC1:acc#60.itm} 11 {ACC1:acc#60.itm(0)} {ACC1:acc#60.itm(1)} {ACC1:acc#60.itm(2)} {ACC1:acc#60.itm(3)} {ACC1:acc#60.itm(4)} {ACC1:acc#60.itm(5)} {ACC1:acc#60.itm(6)} {ACC1:acc#60.itm(7)} {ACC1:acc#60.itm(8)} {ACC1:acc#60.itm(9)} {ACC1:acc#60.itm(10)} -attr xrf 2189 -attr oid 236 -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#60.itm}
load net {slc(regs.regs(3).sva#1)#5.itm(0)} -attr vt d
load net {slc(regs.regs(3).sva#1)#5.itm(1)} -attr vt d
load net {slc(regs.regs(3).sva#1)#5.itm(2)} -attr vt d
load net {slc(regs.regs(3).sva#1)#5.itm(3)} -attr vt d
load net {slc(regs.regs(3).sva#1)#5.itm(4)} -attr vt d
load net {slc(regs.regs(3).sva#1)#5.itm(5)} -attr vt d
load net {slc(regs.regs(3).sva#1)#5.itm(6)} -attr vt d
load net {slc(regs.regs(3).sva#1)#5.itm(7)} -attr vt d
load net {slc(regs.regs(3).sva#1)#5.itm(8)} -attr vt d
load net {slc(regs.regs(3).sva#1)#5.itm(9)} -attr vt d
load netBundle {slc(regs.regs(3).sva#1)#5.itm} 10 {slc(regs.regs(3).sva#1)#5.itm(0)} {slc(regs.regs(3).sva#1)#5.itm(1)} {slc(regs.regs(3).sva#1)#5.itm(2)} {slc(regs.regs(3).sva#1)#5.itm(3)} {slc(regs.regs(3).sva#1)#5.itm(4)} {slc(regs.regs(3).sva#1)#5.itm(5)} {slc(regs.regs(3).sva#1)#5.itm(6)} {slc(regs.regs(3).sva#1)#5.itm(7)} {slc(regs.regs(3).sva#1)#5.itm(8)} {slc(regs.regs(3).sva#1)#5.itm(9)} -attr xrf 2190 -attr oid 237 -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(regs.regs(3).sva#1)#5.itm}
load net {slc(regs.regs(3).sva#1)#6.itm(0)} -attr vt d
load net {slc(regs.regs(3).sva#1)#6.itm(1)} -attr vt d
load net {slc(regs.regs(3).sva#1)#6.itm(2)} -attr vt d
load net {slc(regs.regs(3).sva#1)#6.itm(3)} -attr vt d
load net {slc(regs.regs(3).sva#1)#6.itm(4)} -attr vt d
load net {slc(regs.regs(3).sva#1)#6.itm(5)} -attr vt d
load net {slc(regs.regs(3).sva#1)#6.itm(6)} -attr vt d
load net {slc(regs.regs(3).sva#1)#6.itm(7)} -attr vt d
load net {slc(regs.regs(3).sva#1)#6.itm(8)} -attr vt d
load net {slc(regs.regs(3).sva#1)#6.itm(9)} -attr vt d
load netBundle {slc(regs.regs(3).sva#1)#6.itm} 10 {slc(regs.regs(3).sva#1)#6.itm(0)} {slc(regs.regs(3).sva#1)#6.itm(1)} {slc(regs.regs(3).sva#1)#6.itm(2)} {slc(regs.regs(3).sva#1)#6.itm(3)} {slc(regs.regs(3).sva#1)#6.itm(4)} {slc(regs.regs(3).sva#1)#6.itm(5)} {slc(regs.regs(3).sva#1)#6.itm(6)} {slc(regs.regs(3).sva#1)#6.itm(7)} {slc(regs.regs(3).sva#1)#6.itm(8)} {slc(regs.regs(3).sva#1)#6.itm(9)} -attr xrf 2191 -attr oid 238 -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(regs.regs(3).sva#1)#6.itm}
load net {ACC1:acc#59.itm(0)} -attr vt d
load net {ACC1:acc#59.itm(1)} -attr vt d
load net {ACC1:acc#59.itm(2)} -attr vt d
load net {ACC1:acc#59.itm(3)} -attr vt d
load net {ACC1:acc#59.itm(4)} -attr vt d
load net {ACC1:acc#59.itm(5)} -attr vt d
load net {ACC1:acc#59.itm(6)} -attr vt d
load net {ACC1:acc#59.itm(7)} -attr vt d
load net {ACC1:acc#59.itm(8)} -attr vt d
load net {ACC1:acc#59.itm(9)} -attr vt d
load net {ACC1:acc#59.itm(10)} -attr vt d
load netBundle {ACC1:acc#59.itm} 11 {ACC1:acc#59.itm(0)} {ACC1:acc#59.itm(1)} {ACC1:acc#59.itm(2)} {ACC1:acc#59.itm(3)} {ACC1:acc#59.itm(4)} {ACC1:acc#59.itm(5)} {ACC1:acc#59.itm(6)} {ACC1:acc#59.itm(7)} {ACC1:acc#59.itm(8)} {ACC1:acc#59.itm(9)} {ACC1:acc#59.itm(10)} -attr xrf 2192 -attr oid 239 -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#59.itm}
load net {slc(regs.regs(3).sva#1)#7.itm(0)} -attr vt d
load net {slc(regs.regs(3).sva#1)#7.itm(1)} -attr vt d
load net {slc(regs.regs(3).sva#1)#7.itm(2)} -attr vt d
load net {slc(regs.regs(3).sva#1)#7.itm(3)} -attr vt d
load net {slc(regs.regs(3).sva#1)#7.itm(4)} -attr vt d
load net {slc(regs.regs(3).sva#1)#7.itm(5)} -attr vt d
load net {slc(regs.regs(3).sva#1)#7.itm(6)} -attr vt d
load net {slc(regs.regs(3).sva#1)#7.itm(7)} -attr vt d
load net {slc(regs.regs(3).sva#1)#7.itm(8)} -attr vt d
load net {slc(regs.regs(3).sva#1)#7.itm(9)} -attr vt d
load netBundle {slc(regs.regs(3).sva#1)#7.itm} 10 {slc(regs.regs(3).sva#1)#7.itm(0)} {slc(regs.regs(3).sva#1)#7.itm(1)} {slc(regs.regs(3).sva#1)#7.itm(2)} {slc(regs.regs(3).sva#1)#7.itm(3)} {slc(regs.regs(3).sva#1)#7.itm(4)} {slc(regs.regs(3).sva#1)#7.itm(5)} {slc(regs.regs(3).sva#1)#7.itm(6)} {slc(regs.regs(3).sva#1)#7.itm(7)} {slc(regs.regs(3).sva#1)#7.itm(8)} {slc(regs.regs(3).sva#1)#7.itm(9)} -attr xrf 2193 -attr oid 240 -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(regs.regs(3).sva#1)#7.itm}
load net {slc(regs.regs(3).sva#1)#8.itm(0)} -attr vt d
load net {slc(regs.regs(3).sva#1)#8.itm(1)} -attr vt d
load net {slc(regs.regs(3).sva#1)#8.itm(2)} -attr vt d
load net {slc(regs.regs(3).sva#1)#8.itm(3)} -attr vt d
load net {slc(regs.regs(3).sva#1)#8.itm(4)} -attr vt d
load net {slc(regs.regs(3).sva#1)#8.itm(5)} -attr vt d
load net {slc(regs.regs(3).sva#1)#8.itm(6)} -attr vt d
load net {slc(regs.regs(3).sva#1)#8.itm(7)} -attr vt d
load net {slc(regs.regs(3).sva#1)#8.itm(8)} -attr vt d
load net {slc(regs.regs(3).sva#1)#8.itm(9)} -attr vt d
load netBundle {slc(regs.regs(3).sva#1)#8.itm} 10 {slc(regs.regs(3).sva#1)#8.itm(0)} {slc(regs.regs(3).sva#1)#8.itm(1)} {slc(regs.regs(3).sva#1)#8.itm(2)} {slc(regs.regs(3).sva#1)#8.itm(3)} {slc(regs.regs(3).sva#1)#8.itm(4)} {slc(regs.regs(3).sva#1)#8.itm(5)} {slc(regs.regs(3).sva#1)#8.itm(6)} {slc(regs.regs(3).sva#1)#8.itm(7)} {slc(regs.regs(3).sva#1)#8.itm(8)} {slc(regs.regs(3).sva#1)#8.itm(9)} -attr xrf 2194 -attr oid 241 -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(regs.regs(3).sva#1)#8.itm}
load net {ACC1:acc#73.itm(0)} -attr vt d
load net {ACC1:acc#73.itm(1)} -attr vt d
load net {ACC1:acc#73.itm(2)} -attr vt d
load net {ACC1:acc#73.itm(3)} -attr vt d
load net {ACC1:acc#73.itm(4)} -attr vt d
load net {ACC1:acc#73.itm(5)} -attr vt d
load net {ACC1:acc#73.itm(6)} -attr vt d
load net {ACC1:acc#73.itm(7)} -attr vt d
load net {ACC1:acc#73.itm(8)} -attr vt d
load net {ACC1:acc#73.itm(9)} -attr vt d
load net {ACC1:acc#73.itm(10)} -attr vt d
load net {ACC1:acc#73.itm(11)} -attr vt d
load net {ACC1:acc#73.itm(12)} -attr vt d
load netBundle {ACC1:acc#73.itm} 13 {ACC1:acc#73.itm(0)} {ACC1:acc#73.itm(1)} {ACC1:acc#73.itm(2)} {ACC1:acc#73.itm(3)} {ACC1:acc#73.itm(4)} {ACC1:acc#73.itm(5)} {ACC1:acc#73.itm(6)} {ACC1:acc#73.itm(7)} {ACC1:acc#73.itm(8)} {ACC1:acc#73.itm(9)} {ACC1:acc#73.itm(10)} {ACC1:acc#73.itm(11)} {ACC1:acc#73.itm(12)} -attr xrf 2195 -attr oid 242 -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#73.itm}
load net {ACC1:acc#68.itm(0)} -attr vt d
load net {ACC1:acc#68.itm(1)} -attr vt d
load net {ACC1:acc#68.itm(2)} -attr vt d
load net {ACC1:acc#68.itm(3)} -attr vt d
load net {ACC1:acc#68.itm(4)} -attr vt d
load net {ACC1:acc#68.itm(5)} -attr vt d
load net {ACC1:acc#68.itm(6)} -attr vt d
load net {ACC1:acc#68.itm(7)} -attr vt d
load net {ACC1:acc#68.itm(8)} -attr vt d
load net {ACC1:acc#68.itm(9)} -attr vt d
load net {ACC1:acc#68.itm(10)} -attr vt d
load net {ACC1:acc#68.itm(11)} -attr vt d
load netBundle {ACC1:acc#68.itm} 12 {ACC1:acc#68.itm(0)} {ACC1:acc#68.itm(1)} {ACC1:acc#68.itm(2)} {ACC1:acc#68.itm(3)} {ACC1:acc#68.itm(4)} {ACC1:acc#68.itm(5)} {ACC1:acc#68.itm(6)} {ACC1:acc#68.itm(7)} {ACC1:acc#68.itm(8)} {ACC1:acc#68.itm(9)} {ACC1:acc#68.itm(10)} {ACC1:acc#68.itm(11)} -attr xrf 2196 -attr oid 243 -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#68.itm}
load net {ACC1:acc#58.itm(0)} -attr vt d
load net {ACC1:acc#58.itm(1)} -attr vt d
load net {ACC1:acc#58.itm(2)} -attr vt d
load net {ACC1:acc#58.itm(3)} -attr vt d
load net {ACC1:acc#58.itm(4)} -attr vt d
load net {ACC1:acc#58.itm(5)} -attr vt d
load net {ACC1:acc#58.itm(6)} -attr vt d
load net {ACC1:acc#58.itm(7)} -attr vt d
load net {ACC1:acc#58.itm(8)} -attr vt d
load net {ACC1:acc#58.itm(9)} -attr vt d
load net {ACC1:acc#58.itm(10)} -attr vt d
load netBundle {ACC1:acc#58.itm} 11 {ACC1:acc#58.itm(0)} {ACC1:acc#58.itm(1)} {ACC1:acc#58.itm(2)} {ACC1:acc#58.itm(3)} {ACC1:acc#58.itm(4)} {ACC1:acc#58.itm(5)} {ACC1:acc#58.itm(6)} {ACC1:acc#58.itm(7)} {ACC1:acc#58.itm(8)} {ACC1:acc#58.itm(9)} {ACC1:acc#58.itm(10)} -attr xrf 2197 -attr oid 244 -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#58.itm}
load net {slc(regs.regs(3).sva#1)#9.itm(0)} -attr vt d
load net {slc(regs.regs(3).sva#1)#9.itm(1)} -attr vt d
load net {slc(regs.regs(3).sva#1)#9.itm(2)} -attr vt d
load net {slc(regs.regs(3).sva#1)#9.itm(3)} -attr vt d
load net {slc(regs.regs(3).sva#1)#9.itm(4)} -attr vt d
load net {slc(regs.regs(3).sva#1)#9.itm(5)} -attr vt d
load net {slc(regs.regs(3).sva#1)#9.itm(6)} -attr vt d
load net {slc(regs.regs(3).sva#1)#9.itm(7)} -attr vt d
load net {slc(regs.regs(3).sva#1)#9.itm(8)} -attr vt d
load net {slc(regs.regs(3).sva#1)#9.itm(9)} -attr vt d
load netBundle {slc(regs.regs(3).sva#1)#9.itm} 10 {slc(regs.regs(3).sva#1)#9.itm(0)} {slc(regs.regs(3).sva#1)#9.itm(1)} {slc(regs.regs(3).sva#1)#9.itm(2)} {slc(regs.regs(3).sva#1)#9.itm(3)} {slc(regs.regs(3).sva#1)#9.itm(4)} {slc(regs.regs(3).sva#1)#9.itm(5)} {slc(regs.regs(3).sva#1)#9.itm(6)} {slc(regs.regs(3).sva#1)#9.itm(7)} {slc(regs.regs(3).sva#1)#9.itm(8)} {slc(regs.regs(3).sva#1)#9.itm(9)} -attr xrf 2198 -attr oid 245 -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(regs.regs(3).sva#1)#9.itm}
load net {ACC1:acc#57.itm(0)} -attr vt d
load net {ACC1:acc#57.itm(1)} -attr vt d
load net {ACC1:acc#57.itm(2)} -attr vt d
load net {ACC1:acc#57.itm(3)} -attr vt d
load net {ACC1:acc#57.itm(4)} -attr vt d
load net {ACC1:acc#57.itm(5)} -attr vt d
load net {ACC1:acc#57.itm(6)} -attr vt d
load net {ACC1:acc#57.itm(7)} -attr vt d
load net {ACC1:acc#57.itm(8)} -attr vt d
load net {ACC1:acc#57.itm(9)} -attr vt d
load net {ACC1:acc#57.itm(10)} -attr vt d
load netBundle {ACC1:acc#57.itm} 11 {ACC1:acc#57.itm(0)} {ACC1:acc#57.itm(1)} {ACC1:acc#57.itm(2)} {ACC1:acc#57.itm(3)} {ACC1:acc#57.itm(4)} {ACC1:acc#57.itm(5)} {ACC1:acc#57.itm(6)} {ACC1:acc#57.itm(7)} {ACC1:acc#57.itm(8)} {ACC1:acc#57.itm(9)} {ACC1:acc#57.itm(10)} -attr xrf 2199 -attr oid 246 -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#57.itm}
load net {ACC1:acc#67.itm(0)} -attr vt d
load net {ACC1:acc#67.itm(1)} -attr vt d
load net {ACC1:acc#67.itm(2)} -attr vt d
load net {ACC1:acc#67.itm(3)} -attr vt d
load net {ACC1:acc#67.itm(4)} -attr vt d
load net {ACC1:acc#67.itm(5)} -attr vt d
load net {ACC1:acc#67.itm(6)} -attr vt d
load net {ACC1:acc#67.itm(7)} -attr vt d
load net {ACC1:acc#67.itm(8)} -attr vt d
load net {ACC1:acc#67.itm(9)} -attr vt d
load net {ACC1:acc#67.itm(10)} -attr vt d
load net {ACC1:acc#67.itm(11)} -attr vt d
load netBundle {ACC1:acc#67.itm} 12 {ACC1:acc#67.itm(0)} {ACC1:acc#67.itm(1)} {ACC1:acc#67.itm(2)} {ACC1:acc#67.itm(3)} {ACC1:acc#67.itm(4)} {ACC1:acc#67.itm(5)} {ACC1:acc#67.itm(6)} {ACC1:acc#67.itm(7)} {ACC1:acc#67.itm(8)} {ACC1:acc#67.itm(9)} {ACC1:acc#67.itm(10)} {ACC1:acc#67.itm(11)} -attr xrf 2200 -attr oid 247 -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#67.itm}
load net {ACC1:acc#56.itm(0)} -attr vt d
load net {ACC1:acc#56.itm(1)} -attr vt d
load net {ACC1:acc#56.itm(2)} -attr vt d
load net {ACC1:acc#56.itm(3)} -attr vt d
load net {ACC1:acc#56.itm(4)} -attr vt d
load net {ACC1:acc#56.itm(5)} -attr vt d
load net {ACC1:acc#56.itm(6)} -attr vt d
load net {ACC1:acc#56.itm(7)} -attr vt d
load net {ACC1:acc#56.itm(8)} -attr vt d
load net {ACC1:acc#56.itm(9)} -attr vt d
load net {ACC1:acc#56.itm(10)} -attr vt d
load netBundle {ACC1:acc#56.itm} 11 {ACC1:acc#56.itm(0)} {ACC1:acc#56.itm(1)} {ACC1:acc#56.itm(2)} {ACC1:acc#56.itm(3)} {ACC1:acc#56.itm(4)} {ACC1:acc#56.itm(5)} {ACC1:acc#56.itm(6)} {ACC1:acc#56.itm(7)} {ACC1:acc#56.itm(8)} {ACC1:acc#56.itm(9)} {ACC1:acc#56.itm(10)} -attr xrf 2201 -attr oid 248 -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#56.itm}
load net {ACC1:acc#55.itm(0)} -attr vt d
load net {ACC1:acc#55.itm(1)} -attr vt d
load net {ACC1:acc#55.itm(2)} -attr vt d
load net {ACC1:acc#55.itm(3)} -attr vt d
load net {ACC1:acc#55.itm(4)} -attr vt d
load net {ACC1:acc#55.itm(5)} -attr vt d
load net {ACC1:acc#55.itm(6)} -attr vt d
load net {ACC1:acc#55.itm(7)} -attr vt d
load net {ACC1:acc#55.itm(8)} -attr vt d
load net {ACC1:acc#55.itm(9)} -attr vt d
load net {ACC1:acc#55.itm(10)} -attr vt d
load netBundle {ACC1:acc#55.itm} 11 {ACC1:acc#55.itm(0)} {ACC1:acc#55.itm(1)} {ACC1:acc#55.itm(2)} {ACC1:acc#55.itm(3)} {ACC1:acc#55.itm(4)} {ACC1:acc#55.itm(5)} {ACC1:acc#55.itm(6)} {ACC1:acc#55.itm(7)} {ACC1:acc#55.itm(8)} {ACC1:acc#55.itm(9)} {ACC1:acc#55.itm(10)} -attr xrf 2202 -attr oid 249 -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#55.itm}
load net {slc(vin:rsc:mgc_in_wire.d)#5.itm(0)} -attr vt d
load net {slc(vin:rsc:mgc_in_wire.d)#5.itm(1)} -attr vt d
load net {slc(vin:rsc:mgc_in_wire.d)#5.itm(2)} -attr vt d
load net {slc(vin:rsc:mgc_in_wire.d)#5.itm(3)} -attr vt d
load net {slc(vin:rsc:mgc_in_wire.d)#5.itm(4)} -attr vt d
load net {slc(vin:rsc:mgc_in_wire.d)#5.itm(5)} -attr vt d
load net {slc(vin:rsc:mgc_in_wire.d)#5.itm(6)} -attr vt d
load net {slc(vin:rsc:mgc_in_wire.d)#5.itm(7)} -attr vt d
load net {slc(vin:rsc:mgc_in_wire.d)#5.itm(8)} -attr vt d
load net {slc(vin:rsc:mgc_in_wire.d)#5.itm(9)} -attr vt d
load netBundle {slc(vin:rsc:mgc_in_wire.d)#5.itm} 10 {slc(vin:rsc:mgc_in_wire.d)#5.itm(0)} {slc(vin:rsc:mgc_in_wire.d)#5.itm(1)} {slc(vin:rsc:mgc_in_wire.d)#5.itm(2)} {slc(vin:rsc:mgc_in_wire.d)#5.itm(3)} {slc(vin:rsc:mgc_in_wire.d)#5.itm(4)} {slc(vin:rsc:mgc_in_wire.d)#5.itm(5)} {slc(vin:rsc:mgc_in_wire.d)#5.itm(6)} {slc(vin:rsc:mgc_in_wire.d)#5.itm(7)} {slc(vin:rsc:mgc_in_wire.d)#5.itm(8)} {slc(vin:rsc:mgc_in_wire.d)#5.itm(9)} -attr xrf 2203 -attr oid 250 -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(vin:rsc:mgc_in_wire.d)#5.itm}
load net {slc(vin:rsc:mgc_in_wire.d)#6.itm(0)} -attr vt d
load net {slc(vin:rsc:mgc_in_wire.d)#6.itm(1)} -attr vt d
load net {slc(vin:rsc:mgc_in_wire.d)#6.itm(2)} -attr vt d
load net {slc(vin:rsc:mgc_in_wire.d)#6.itm(3)} -attr vt d
load net {slc(vin:rsc:mgc_in_wire.d)#6.itm(4)} -attr vt d
load net {slc(vin:rsc:mgc_in_wire.d)#6.itm(5)} -attr vt d
load net {slc(vin:rsc:mgc_in_wire.d)#6.itm(6)} -attr vt d
load net {slc(vin:rsc:mgc_in_wire.d)#6.itm(7)} -attr vt d
load net {slc(vin:rsc:mgc_in_wire.d)#6.itm(8)} -attr vt d
load net {slc(vin:rsc:mgc_in_wire.d)#6.itm(9)} -attr vt d
load netBundle {slc(vin:rsc:mgc_in_wire.d)#6.itm} 10 {slc(vin:rsc:mgc_in_wire.d)#6.itm(0)} {slc(vin:rsc:mgc_in_wire.d)#6.itm(1)} {slc(vin:rsc:mgc_in_wire.d)#6.itm(2)} {slc(vin:rsc:mgc_in_wire.d)#6.itm(3)} {slc(vin:rsc:mgc_in_wire.d)#6.itm(4)} {slc(vin:rsc:mgc_in_wire.d)#6.itm(5)} {slc(vin:rsc:mgc_in_wire.d)#6.itm(6)} {slc(vin:rsc:mgc_in_wire.d)#6.itm(7)} {slc(vin:rsc:mgc_in_wire.d)#6.itm(8)} {slc(vin:rsc:mgc_in_wire.d)#6.itm(9)} -attr xrf 2204 -attr oid 251 -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(vin:rsc:mgc_in_wire.d)#6.itm}
load net {ACC1:acc#75.itm(0)} -attr vt d
load net {ACC1:acc#75.itm(1)} -attr vt d
load net {ACC1:acc#75.itm(2)} -attr vt d
load net {ACC1:acc#75.itm(3)} -attr vt d
load net {ACC1:acc#75.itm(4)} -attr vt d
load net {ACC1:acc#75.itm(5)} -attr vt d
load net {ACC1:acc#75.itm(6)} -attr vt d
load net {ACC1:acc#75.itm(7)} -attr vt d
load net {ACC1:acc#75.itm(8)} -attr vt d
load net {ACC1:acc#75.itm(9)} -attr vt d
load net {ACC1:acc#75.itm(10)} -attr vt d
load net {ACC1:acc#75.itm(11)} -attr vt d
load net {ACC1:acc#75.itm(12)} -attr vt d
load net {ACC1:acc#75.itm(13)} -attr vt d
load netBundle {ACC1:acc#75.itm} 14 {ACC1:acc#75.itm(0)} {ACC1:acc#75.itm(1)} {ACC1:acc#75.itm(2)} {ACC1:acc#75.itm(3)} {ACC1:acc#75.itm(4)} {ACC1:acc#75.itm(5)} {ACC1:acc#75.itm(6)} {ACC1:acc#75.itm(7)} {ACC1:acc#75.itm(8)} {ACC1:acc#75.itm(9)} {ACC1:acc#75.itm(10)} {ACC1:acc#75.itm(11)} {ACC1:acc#75.itm(12)} {ACC1:acc#75.itm(13)} -attr xrf 2205 -attr oid 252 -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#75.itm}
load net {ACC1:acc#72.itm(0)} -attr vt d
load net {ACC1:acc#72.itm(1)} -attr vt d
load net {ACC1:acc#72.itm(2)} -attr vt d
load net {ACC1:acc#72.itm(3)} -attr vt d
load net {ACC1:acc#72.itm(4)} -attr vt d
load net {ACC1:acc#72.itm(5)} -attr vt d
load net {ACC1:acc#72.itm(6)} -attr vt d
load net {ACC1:acc#72.itm(7)} -attr vt d
load net {ACC1:acc#72.itm(8)} -attr vt d
load net {ACC1:acc#72.itm(9)} -attr vt d
load net {ACC1:acc#72.itm(10)} -attr vt d
load net {ACC1:acc#72.itm(11)} -attr vt d
load net {ACC1:acc#72.itm(12)} -attr vt d
load netBundle {ACC1:acc#72.itm} 13 {ACC1:acc#72.itm(0)} {ACC1:acc#72.itm(1)} {ACC1:acc#72.itm(2)} {ACC1:acc#72.itm(3)} {ACC1:acc#72.itm(4)} {ACC1:acc#72.itm(5)} {ACC1:acc#72.itm(6)} {ACC1:acc#72.itm(7)} {ACC1:acc#72.itm(8)} {ACC1:acc#72.itm(9)} {ACC1:acc#72.itm(10)} {ACC1:acc#72.itm(11)} {ACC1:acc#72.itm(12)} -attr xrf 2206 -attr oid 253 -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#72.itm}
load net {ACC1:acc#66.itm(0)} -attr vt d
load net {ACC1:acc#66.itm(1)} -attr vt d
load net {ACC1:acc#66.itm(2)} -attr vt d
load net {ACC1:acc#66.itm(3)} -attr vt d
load net {ACC1:acc#66.itm(4)} -attr vt d
load net {ACC1:acc#66.itm(5)} -attr vt d
load net {ACC1:acc#66.itm(6)} -attr vt d
load net {ACC1:acc#66.itm(7)} -attr vt d
load net {ACC1:acc#66.itm(8)} -attr vt d
load net {ACC1:acc#66.itm(9)} -attr vt d
load net {ACC1:acc#66.itm(10)} -attr vt d
load net {ACC1:acc#66.itm(11)} -attr vt d
load netBundle {ACC1:acc#66.itm} 12 {ACC1:acc#66.itm(0)} {ACC1:acc#66.itm(1)} {ACC1:acc#66.itm(2)} {ACC1:acc#66.itm(3)} {ACC1:acc#66.itm(4)} {ACC1:acc#66.itm(5)} {ACC1:acc#66.itm(6)} {ACC1:acc#66.itm(7)} {ACC1:acc#66.itm(8)} {ACC1:acc#66.itm(9)} {ACC1:acc#66.itm(10)} {ACC1:acc#66.itm(11)} -attr xrf 2207 -attr oid 254 -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#66.itm}
load net {ACC1:acc#54.itm(0)} -attr vt d
load net {ACC1:acc#54.itm(1)} -attr vt d
load net {ACC1:acc#54.itm(2)} -attr vt d
load net {ACC1:acc#54.itm(3)} -attr vt d
load net {ACC1:acc#54.itm(4)} -attr vt d
load net {ACC1:acc#54.itm(5)} -attr vt d
load net {ACC1:acc#54.itm(6)} -attr vt d
load net {ACC1:acc#54.itm(7)} -attr vt d
load net {ACC1:acc#54.itm(8)} -attr vt d
load net {ACC1:acc#54.itm(9)} -attr vt d
load net {ACC1:acc#54.itm(10)} -attr vt d
load netBundle {ACC1:acc#54.itm} 11 {ACC1:acc#54.itm(0)} {ACC1:acc#54.itm(1)} {ACC1:acc#54.itm(2)} {ACC1:acc#54.itm(3)} {ACC1:acc#54.itm(4)} {ACC1:acc#54.itm(5)} {ACC1:acc#54.itm(6)} {ACC1:acc#54.itm(7)} {ACC1:acc#54.itm(8)} {ACC1:acc#54.itm(9)} {ACC1:acc#54.itm(10)} -attr xrf 2208 -attr oid 255 -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#54.itm}
load net {slc(vin:rsc:mgc_in_wire.d)#7.itm(0)} -attr vt d
load net {slc(vin:rsc:mgc_in_wire.d)#7.itm(1)} -attr vt d
load net {slc(vin:rsc:mgc_in_wire.d)#7.itm(2)} -attr vt d
load net {slc(vin:rsc:mgc_in_wire.d)#7.itm(3)} -attr vt d
load net {slc(vin:rsc:mgc_in_wire.d)#7.itm(4)} -attr vt d
load net {slc(vin:rsc:mgc_in_wire.d)#7.itm(5)} -attr vt d
load net {slc(vin:rsc:mgc_in_wire.d)#7.itm(6)} -attr vt d
load net {slc(vin:rsc:mgc_in_wire.d)#7.itm(7)} -attr vt d
load net {slc(vin:rsc:mgc_in_wire.d)#7.itm(8)} -attr vt d
load net {slc(vin:rsc:mgc_in_wire.d)#7.itm(9)} -attr vt d
load netBundle {slc(vin:rsc:mgc_in_wire.d)#7.itm} 10 {slc(vin:rsc:mgc_in_wire.d)#7.itm(0)} {slc(vin:rsc:mgc_in_wire.d)#7.itm(1)} {slc(vin:rsc:mgc_in_wire.d)#7.itm(2)} {slc(vin:rsc:mgc_in_wire.d)#7.itm(3)} {slc(vin:rsc:mgc_in_wire.d)#7.itm(4)} {slc(vin:rsc:mgc_in_wire.d)#7.itm(5)} {slc(vin:rsc:mgc_in_wire.d)#7.itm(6)} {slc(vin:rsc:mgc_in_wire.d)#7.itm(7)} {slc(vin:rsc:mgc_in_wire.d)#7.itm(8)} {slc(vin:rsc:mgc_in_wire.d)#7.itm(9)} -attr xrf 2209 -attr oid 256 -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(vin:rsc:mgc_in_wire.d)#7.itm}
load net {slc(vin:rsc:mgc_in_wire.d)#8.itm(0)} -attr vt d
load net {slc(vin:rsc:mgc_in_wire.d)#8.itm(1)} -attr vt d
load net {slc(vin:rsc:mgc_in_wire.d)#8.itm(2)} -attr vt d
load net {slc(vin:rsc:mgc_in_wire.d)#8.itm(3)} -attr vt d
load net {slc(vin:rsc:mgc_in_wire.d)#8.itm(4)} -attr vt d
load net {slc(vin:rsc:mgc_in_wire.d)#8.itm(5)} -attr vt d
load net {slc(vin:rsc:mgc_in_wire.d)#8.itm(6)} -attr vt d
load net {slc(vin:rsc:mgc_in_wire.d)#8.itm(7)} -attr vt d
load net {slc(vin:rsc:mgc_in_wire.d)#8.itm(8)} -attr vt d
load net {slc(vin:rsc:mgc_in_wire.d)#8.itm(9)} -attr vt d
load netBundle {slc(vin:rsc:mgc_in_wire.d)#8.itm} 10 {slc(vin:rsc:mgc_in_wire.d)#8.itm(0)} {slc(vin:rsc:mgc_in_wire.d)#8.itm(1)} {slc(vin:rsc:mgc_in_wire.d)#8.itm(2)} {slc(vin:rsc:mgc_in_wire.d)#8.itm(3)} {slc(vin:rsc:mgc_in_wire.d)#8.itm(4)} {slc(vin:rsc:mgc_in_wire.d)#8.itm(5)} {slc(vin:rsc:mgc_in_wire.d)#8.itm(6)} {slc(vin:rsc:mgc_in_wire.d)#8.itm(7)} {slc(vin:rsc:mgc_in_wire.d)#8.itm(8)} {slc(vin:rsc:mgc_in_wire.d)#8.itm(9)} -attr xrf 2210 -attr oid 257 -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(vin:rsc:mgc_in_wire.d)#8.itm}
load net {slc(vin:rsc:mgc_in_wire.d)#9.itm(0)} -attr vt d
load net {slc(vin:rsc:mgc_in_wire.d)#9.itm(1)} -attr vt d
load net {slc(vin:rsc:mgc_in_wire.d)#9.itm(2)} -attr vt d
load net {slc(vin:rsc:mgc_in_wire.d)#9.itm(3)} -attr vt d
load net {slc(vin:rsc:mgc_in_wire.d)#9.itm(4)} -attr vt d
load net {slc(vin:rsc:mgc_in_wire.d)#9.itm(5)} -attr vt d
load net {slc(vin:rsc:mgc_in_wire.d)#9.itm(6)} -attr vt d
load net {slc(vin:rsc:mgc_in_wire.d)#9.itm(7)} -attr vt d
load net {slc(vin:rsc:mgc_in_wire.d)#9.itm(8)} -attr vt d
load net {slc(vin:rsc:mgc_in_wire.d)#9.itm(9)} -attr vt d
load netBundle {slc(vin:rsc:mgc_in_wire.d)#9.itm} 10 {slc(vin:rsc:mgc_in_wire.d)#9.itm(0)} {slc(vin:rsc:mgc_in_wire.d)#9.itm(1)} {slc(vin:rsc:mgc_in_wire.d)#9.itm(2)} {slc(vin:rsc:mgc_in_wire.d)#9.itm(3)} {slc(vin:rsc:mgc_in_wire.d)#9.itm(4)} {slc(vin:rsc:mgc_in_wire.d)#9.itm(5)} {slc(vin:rsc:mgc_in_wire.d)#9.itm(6)} {slc(vin:rsc:mgc_in_wire.d)#9.itm(7)} {slc(vin:rsc:mgc_in_wire.d)#9.itm(8)} {slc(vin:rsc:mgc_in_wire.d)#9.itm(9)} -attr xrf 2211 -attr oid 258 -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(vin:rsc:mgc_in_wire.d)#9.itm}
load net {ACC1:acc#65.itm(0)} -attr vt d
load net {ACC1:acc#65.itm(1)} -attr vt d
load net {ACC1:acc#65.itm(2)} -attr vt d
load net {ACC1:acc#65.itm(3)} -attr vt d
load net {ACC1:acc#65.itm(4)} -attr vt d
load net {ACC1:acc#65.itm(5)} -attr vt d
load net {ACC1:acc#65.itm(6)} -attr vt d
load net {ACC1:acc#65.itm(7)} -attr vt d
load net {ACC1:acc#65.itm(8)} -attr vt d
load net {ACC1:acc#65.itm(9)} -attr vt d
load net {ACC1:acc#65.itm(10)} -attr vt d
load netBundle {ACC1:acc#65.itm} 11 {ACC1:acc#65.itm(0)} {ACC1:acc#65.itm(1)} {ACC1:acc#65.itm(2)} {ACC1:acc#65.itm(3)} {ACC1:acc#65.itm(4)} {ACC1:acc#65.itm(5)} {ACC1:acc#65.itm(6)} {ACC1:acc#65.itm(7)} {ACC1:acc#65.itm(8)} {ACC1:acc#65.itm(9)} {ACC1:acc#65.itm(10)} -attr xrf 2212 -attr oid 259 -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#65.itm}
load net {slc(regs.regs(0).sva)#5.itm(0)} -attr vt d
load net {slc(regs.regs(0).sva)#5.itm(1)} -attr vt d
load net {slc(regs.regs(0).sva)#5.itm(2)} -attr vt d
load net {slc(regs.regs(0).sva)#5.itm(3)} -attr vt d
load net {slc(regs.regs(0).sva)#5.itm(4)} -attr vt d
load net {slc(regs.regs(0).sva)#5.itm(5)} -attr vt d
load net {slc(regs.regs(0).sva)#5.itm(6)} -attr vt d
load net {slc(regs.regs(0).sva)#5.itm(7)} -attr vt d
load net {slc(regs.regs(0).sva)#5.itm(8)} -attr vt d
load net {slc(regs.regs(0).sva)#5.itm(9)} -attr vt d
load netBundle {slc(regs.regs(0).sva)#5.itm} 10 {slc(regs.regs(0).sva)#5.itm(0)} {slc(regs.regs(0).sva)#5.itm(1)} {slc(regs.regs(0).sva)#5.itm(2)} {slc(regs.regs(0).sva)#5.itm(3)} {slc(regs.regs(0).sva)#5.itm(4)} {slc(regs.regs(0).sva)#5.itm(5)} {slc(regs.regs(0).sva)#5.itm(6)} {slc(regs.regs(0).sva)#5.itm(7)} {slc(regs.regs(0).sva)#5.itm(8)} {slc(regs.regs(0).sva)#5.itm(9)} -attr xrf 2213 -attr oid 260 -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(regs.regs(0).sva)#5.itm}
load net {slc(regs.regs(0).sva)#6.itm(0)} -attr vt d
load net {slc(regs.regs(0).sva)#6.itm(1)} -attr vt d
load net {slc(regs.regs(0).sva)#6.itm(2)} -attr vt d
load net {slc(regs.regs(0).sva)#6.itm(3)} -attr vt d
load net {slc(regs.regs(0).sva)#6.itm(4)} -attr vt d
load net {slc(regs.regs(0).sva)#6.itm(5)} -attr vt d
load net {slc(regs.regs(0).sva)#6.itm(6)} -attr vt d
load net {slc(regs.regs(0).sva)#6.itm(7)} -attr vt d
load net {slc(regs.regs(0).sva)#6.itm(8)} -attr vt d
load net {slc(regs.regs(0).sva)#6.itm(9)} -attr vt d
load netBundle {slc(regs.regs(0).sva)#6.itm} 10 {slc(regs.regs(0).sva)#6.itm(0)} {slc(regs.regs(0).sva)#6.itm(1)} {slc(regs.regs(0).sva)#6.itm(2)} {slc(regs.regs(0).sva)#6.itm(3)} {slc(regs.regs(0).sva)#6.itm(4)} {slc(regs.regs(0).sva)#6.itm(5)} {slc(regs.regs(0).sva)#6.itm(6)} {slc(regs.regs(0).sva)#6.itm(7)} {slc(regs.regs(0).sva)#6.itm(8)} {slc(regs.regs(0).sva)#6.itm(9)} -attr xrf 2214 -attr oid 261 -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(regs.regs(0).sva)#6.itm}
load net {ACC1:acc#71.itm(0)} -attr vt d
load net {ACC1:acc#71.itm(1)} -attr vt d
load net {ACC1:acc#71.itm(2)} -attr vt d
load net {ACC1:acc#71.itm(3)} -attr vt d
load net {ACC1:acc#71.itm(4)} -attr vt d
load net {ACC1:acc#71.itm(5)} -attr vt d
load net {ACC1:acc#71.itm(6)} -attr vt d
load net {ACC1:acc#71.itm(7)} -attr vt d
load net {ACC1:acc#71.itm(8)} -attr vt d
load net {ACC1:acc#71.itm(9)} -attr vt d
load net {ACC1:acc#71.itm(10)} -attr vt d
load net {ACC1:acc#71.itm(11)} -attr vt d
load netBundle {ACC1:acc#71.itm} 12 {ACC1:acc#71.itm(0)} {ACC1:acc#71.itm(1)} {ACC1:acc#71.itm(2)} {ACC1:acc#71.itm(3)} {ACC1:acc#71.itm(4)} {ACC1:acc#71.itm(5)} {ACC1:acc#71.itm(6)} {ACC1:acc#71.itm(7)} {ACC1:acc#71.itm(8)} {ACC1:acc#71.itm(9)} {ACC1:acc#71.itm(10)} {ACC1:acc#71.itm(11)} -attr xrf 2215 -attr oid 262 -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#71.itm}
load net {ACC1:acc#64.itm(0)} -attr vt d
load net {ACC1:acc#64.itm(1)} -attr vt d
load net {ACC1:acc#64.itm(2)} -attr vt d
load net {ACC1:acc#64.itm(3)} -attr vt d
load net {ACC1:acc#64.itm(4)} -attr vt d
load net {ACC1:acc#64.itm(5)} -attr vt d
load net {ACC1:acc#64.itm(6)} -attr vt d
load net {ACC1:acc#64.itm(7)} -attr vt d
load net {ACC1:acc#64.itm(8)} -attr vt d
load net {ACC1:acc#64.itm(9)} -attr vt d
load net {ACC1:acc#64.itm(10)} -attr vt d
load netBundle {ACC1:acc#64.itm} 11 {ACC1:acc#64.itm(0)} {ACC1:acc#64.itm(1)} {ACC1:acc#64.itm(2)} {ACC1:acc#64.itm(3)} {ACC1:acc#64.itm(4)} {ACC1:acc#64.itm(5)} {ACC1:acc#64.itm(6)} {ACC1:acc#64.itm(7)} {ACC1:acc#64.itm(8)} {ACC1:acc#64.itm(9)} {ACC1:acc#64.itm(10)} -attr xrf 2216 -attr oid 263 -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#64.itm}
load net {slc(regs.regs(0).sva)#7.itm(0)} -attr vt d
load net {slc(regs.regs(0).sva)#7.itm(1)} -attr vt d
load net {slc(regs.regs(0).sva)#7.itm(2)} -attr vt d
load net {slc(regs.regs(0).sva)#7.itm(3)} -attr vt d
load net {slc(regs.regs(0).sva)#7.itm(4)} -attr vt d
load net {slc(regs.regs(0).sva)#7.itm(5)} -attr vt d
load net {slc(regs.regs(0).sva)#7.itm(6)} -attr vt d
load net {slc(regs.regs(0).sva)#7.itm(7)} -attr vt d
load net {slc(regs.regs(0).sva)#7.itm(8)} -attr vt d
load net {slc(regs.regs(0).sva)#7.itm(9)} -attr vt d
load netBundle {slc(regs.regs(0).sva)#7.itm} 10 {slc(regs.regs(0).sva)#7.itm(0)} {slc(regs.regs(0).sva)#7.itm(1)} {slc(regs.regs(0).sva)#7.itm(2)} {slc(regs.regs(0).sva)#7.itm(3)} {slc(regs.regs(0).sva)#7.itm(4)} {slc(regs.regs(0).sva)#7.itm(5)} {slc(regs.regs(0).sva)#7.itm(6)} {slc(regs.regs(0).sva)#7.itm(7)} {slc(regs.regs(0).sva)#7.itm(8)} {slc(regs.regs(0).sva)#7.itm(9)} -attr xrf 2217 -attr oid 264 -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(regs.regs(0).sva)#7.itm}
load net {slc(regs.regs(0).sva)#8.itm(0)} -attr vt d
load net {slc(regs.regs(0).sva)#8.itm(1)} -attr vt d
load net {slc(regs.regs(0).sva)#8.itm(2)} -attr vt d
load net {slc(regs.regs(0).sva)#8.itm(3)} -attr vt d
load net {slc(regs.regs(0).sva)#8.itm(4)} -attr vt d
load net {slc(regs.regs(0).sva)#8.itm(5)} -attr vt d
load net {slc(regs.regs(0).sva)#8.itm(6)} -attr vt d
load net {slc(regs.regs(0).sva)#8.itm(7)} -attr vt d
load net {slc(regs.regs(0).sva)#8.itm(8)} -attr vt d
load net {slc(regs.regs(0).sva)#8.itm(9)} -attr vt d
load netBundle {slc(regs.regs(0).sva)#8.itm} 10 {slc(regs.regs(0).sva)#8.itm(0)} {slc(regs.regs(0).sva)#8.itm(1)} {slc(regs.regs(0).sva)#8.itm(2)} {slc(regs.regs(0).sva)#8.itm(3)} {slc(regs.regs(0).sva)#8.itm(4)} {slc(regs.regs(0).sva)#8.itm(5)} {slc(regs.regs(0).sva)#8.itm(6)} {slc(regs.regs(0).sva)#8.itm(7)} {slc(regs.regs(0).sva)#8.itm(8)} {slc(regs.regs(0).sva)#8.itm(9)} -attr xrf 2218 -attr oid 265 -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(regs.regs(0).sva)#8.itm}
load net {ACC1:acc#63.itm(0)} -attr vt d
load net {ACC1:acc#63.itm(1)} -attr vt d
load net {ACC1:acc#63.itm(2)} -attr vt d
load net {ACC1:acc#63.itm(3)} -attr vt d
load net {ACC1:acc#63.itm(4)} -attr vt d
load net {ACC1:acc#63.itm(5)} -attr vt d
load net {ACC1:acc#63.itm(6)} -attr vt d
load net {ACC1:acc#63.itm(7)} -attr vt d
load net {ACC1:acc#63.itm(8)} -attr vt d
load net {ACC1:acc#63.itm(9)} -attr vt d
load net {ACC1:acc#63.itm(10)} -attr vt d
load netBundle {ACC1:acc#63.itm} 11 {ACC1:acc#63.itm(0)} {ACC1:acc#63.itm(1)} {ACC1:acc#63.itm(2)} {ACC1:acc#63.itm(3)} {ACC1:acc#63.itm(4)} {ACC1:acc#63.itm(5)} {ACC1:acc#63.itm(6)} {ACC1:acc#63.itm(7)} {ACC1:acc#63.itm(8)} {ACC1:acc#63.itm(9)} {ACC1:acc#63.itm(10)} -attr xrf 2219 -attr oid 266 -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#63.itm}
load net {slc(regs.regs(0).sva)#9.itm(0)} -attr vt d
load net {slc(regs.regs(0).sva)#9.itm(1)} -attr vt d
load net {slc(regs.regs(0).sva)#9.itm(2)} -attr vt d
load net {slc(regs.regs(0).sva)#9.itm(3)} -attr vt d
load net {slc(regs.regs(0).sva)#9.itm(4)} -attr vt d
load net {slc(regs.regs(0).sva)#9.itm(5)} -attr vt d
load net {slc(regs.regs(0).sva)#9.itm(6)} -attr vt d
load net {slc(regs.regs(0).sva)#9.itm(7)} -attr vt d
load net {slc(regs.regs(0).sva)#9.itm(8)} -attr vt d
load net {slc(regs.regs(0).sva)#9.itm(9)} -attr vt d
load netBundle {slc(regs.regs(0).sva)#9.itm} 10 {slc(regs.regs(0).sva)#9.itm(0)} {slc(regs.regs(0).sva)#9.itm(1)} {slc(regs.regs(0).sva)#9.itm(2)} {slc(regs.regs(0).sva)#9.itm(3)} {slc(regs.regs(0).sva)#9.itm(4)} {slc(regs.regs(0).sva)#9.itm(5)} {slc(regs.regs(0).sva)#9.itm(6)} {slc(regs.regs(0).sva)#9.itm(7)} {slc(regs.regs(0).sva)#9.itm(8)} {slc(regs.regs(0).sva)#9.itm(9)} -attr xrf 2220 -attr oid 267 -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(regs.regs(0).sva)#9.itm}
load net {slc(regs.regs(2).sva#1)#9.itm(0)} -attr vt d
load net {slc(regs.regs(2).sva#1)#9.itm(1)} -attr vt d
load net {slc(regs.regs(2).sva#1)#9.itm(2)} -attr vt d
load net {slc(regs.regs(2).sva#1)#9.itm(3)} -attr vt d
load net {slc(regs.regs(2).sva#1)#9.itm(4)} -attr vt d
load net {slc(regs.regs(2).sva#1)#9.itm(5)} -attr vt d
load net {slc(regs.regs(2).sva#1)#9.itm(6)} -attr vt d
load net {slc(regs.regs(2).sva#1)#9.itm(7)} -attr vt d
load net {slc(regs.regs(2).sva#1)#9.itm(8)} -attr vt d
load net {slc(regs.regs(2).sva#1)#9.itm(9)} -attr vt d
load netBundle {slc(regs.regs(2).sva#1)#9.itm} 10 {slc(regs.regs(2).sva#1)#9.itm(0)} {slc(regs.regs(2).sva#1)#9.itm(1)} {slc(regs.regs(2).sva#1)#9.itm(2)} {slc(regs.regs(2).sva#1)#9.itm(3)} {slc(regs.regs(2).sva#1)#9.itm(4)} {slc(regs.regs(2).sva#1)#9.itm(5)} {slc(regs.regs(2).sva#1)#9.itm(6)} {slc(regs.regs(2).sva#1)#9.itm(7)} {slc(regs.regs(2).sva#1)#9.itm(8)} {slc(regs.regs(2).sva#1)#9.itm(9)} -attr xrf 2221 -attr oid 268 -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(regs.regs(2).sva#1)#9.itm}
load net {FRAME:acc#20.itm(0)} -attr vt d
load net {FRAME:acc#20.itm(1)} -attr vt d
load net {FRAME:acc#20.itm(2)} -attr vt d
load net {FRAME:acc#20.itm(3)} -attr vt d
load net {FRAME:acc#20.itm(4)} -attr vt d
load net {FRAME:acc#20.itm(5)} -attr vt d
load netBundle {FRAME:acc#20.itm} 6 {FRAME:acc#20.itm(0)} {FRAME:acc#20.itm(1)} {FRAME:acc#20.itm(2)} {FRAME:acc#20.itm(3)} {FRAME:acc#20.itm(4)} {FRAME:acc#20.itm(5)} -attr xrf 2222 -attr oid 269 -attr vt d -attr @path {/mean_vga/mean_vga:core/FRAME:acc#20.itm}
load net {FRAME:acc#18.itm(0)} -attr vt d
load net {FRAME:acc#18.itm(1)} -attr vt d
load net {FRAME:acc#18.itm(2)} -attr vt d
load net {FRAME:acc#18.itm(3)} -attr vt d
load net {FRAME:acc#18.itm(4)} -attr vt d
load net {FRAME:acc#18.itm(5)} -attr vt d
load netBundle {FRAME:acc#18.itm} 6 {FRAME:acc#18.itm(0)} {FRAME:acc#18.itm(1)} {FRAME:acc#18.itm(2)} {FRAME:acc#18.itm(3)} {FRAME:acc#18.itm(4)} {FRAME:acc#18.itm(5)} -attr xrf 2223 -attr oid 270 -attr vt d -attr @path {/mean_vga/mean_vga:core/FRAME:acc#18.itm}
load net {FRAME:acc#15.itm(0)} -attr vt d
load net {FRAME:acc#15.itm(1)} -attr vt d
load net {FRAME:acc#15.itm(2)} -attr vt d
load net {FRAME:acc#15.itm(3)} -attr vt d
load net {FRAME:acc#15.itm(4)} -attr vt d
load netBundle {FRAME:acc#15.itm} 5 {FRAME:acc#15.itm(0)} {FRAME:acc#15.itm(1)} {FRAME:acc#15.itm(2)} {FRAME:acc#15.itm(3)} {FRAME:acc#15.itm(4)} -attr xrf 2224 -attr oid 271 -attr vt d -attr @path {/mean_vga/mean_vga:core/FRAME:acc#15.itm}
load net {conc#192.itm(0)} -attr vt d
load net {conc#192.itm(1)} -attr vt d
load net {conc#192.itm(2)} -attr vt d
load net {conc#192.itm(3)} -attr vt d
load netBundle {conc#192.itm} 4 {conc#192.itm(0)} {conc#192.itm(1)} {conc#192.itm(2)} {conc#192.itm(3)} -attr xrf 2225 -attr oid 272 -attr vt d -attr @path {/mean_vga/mean_vga:core/conc#192.itm}
load net {FRAME:conc#14.itm(0)} -attr vt d
load net {FRAME:conc#14.itm(1)} -attr vt d
load net {FRAME:conc#14.itm(2)} -attr vt d
load net {FRAME:conc#14.itm(3)} -attr vt d
load netBundle {FRAME:conc#14.itm} 4 {FRAME:conc#14.itm(0)} {FRAME:conc#14.itm(1)} {FRAME:conc#14.itm(2)} {FRAME:conc#14.itm(3)} -attr xrf 2226 -attr oid 273 -attr vt d -attr @path {/mean_vga/mean_vga:core/FRAME:conc#14.itm}
load net {slc(ACC2-5:acc#2.psp.sva)#11.itm(0)} -attr vt d
load net {slc(ACC2-5:acc#2.psp.sva)#11.itm(1)} -attr vt d
load net {slc(ACC2-5:acc#2.psp.sva)#11.itm(2)} -attr vt d
load netBundle {slc(ACC2-5:acc#2.psp.sva)#11.itm} 3 {slc(ACC2-5:acc#2.psp.sva)#11.itm(0)} {slc(ACC2-5:acc#2.psp.sva)#11.itm(1)} {slc(ACC2-5:acc#2.psp.sva)#11.itm(2)} -attr xrf 2227 -attr oid 274 -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(ACC2-5:acc#2.psp.sva)#11.itm}
load net {FRAME:acc#14.itm(0)} -attr vt d
load net {FRAME:acc#14.itm(1)} -attr vt d
load net {FRAME:acc#14.itm(2)} -attr vt d
load net {FRAME:acc#14.itm(3)} -attr vt d
load net {FRAME:acc#14.itm(4)} -attr vt d
load netBundle {FRAME:acc#14.itm} 5 {FRAME:acc#14.itm(0)} {FRAME:acc#14.itm(1)} {FRAME:acc#14.itm(2)} {FRAME:acc#14.itm(3)} {FRAME:acc#14.itm(4)} -attr xrf 2228 -attr oid 275 -attr vt d -attr @path {/mean_vga/mean_vga:core/FRAME:acc#14.itm}
load net {conc#193.itm(0)} -attr vt d
load net {conc#193.itm(1)} -attr vt d
load net {conc#193.itm(2)} -attr vt d
load net {conc#193.itm(3)} -attr vt d
load netBundle {conc#193.itm} 4 {conc#193.itm(0)} {conc#193.itm(1)} {conc#193.itm(2)} {conc#193.itm(3)} -attr xrf 2229 -attr oid 276 -attr vt d -attr @path {/mean_vga/mean_vga:core/conc#193.itm}
load net {conc#194.itm(0)} -attr vt d
load net {conc#194.itm(1)} -attr vt d
load net {conc#194.itm(2)} -attr vt d
load net {conc#194.itm(3)} -attr vt d
load netBundle {conc#194.itm} 4 {conc#194.itm(0)} {conc#194.itm(1)} {conc#194.itm(2)} {conc#194.itm(3)} -attr xrf 2230 -attr oid 277 -attr vt d -attr @path {/mean_vga/mean_vga:core/conc#194.itm}
load net {FRAME:acc#19.itm(0)} -attr vt d
load net {FRAME:acc#19.itm(1)} -attr vt d
load net {FRAME:acc#19.itm(2)} -attr vt d
load net {FRAME:acc#19.itm(3)} -attr vt d
load net {FRAME:acc#19.itm(4)} -attr vt d
load net {FRAME:acc#19.itm(5)} -attr vt d
load net {FRAME:acc#19.itm(6)} -attr vt d
load netBundle {FRAME:acc#19.itm} 7 {FRAME:acc#19.itm(0)} {FRAME:acc#19.itm(1)} {FRAME:acc#19.itm(2)} {FRAME:acc#19.itm(3)} {FRAME:acc#19.itm(4)} {FRAME:acc#19.itm(5)} {FRAME:acc#19.itm(6)} -attr xrf 2231 -attr oid 278 -attr vt d -attr @path {/mean_vga/mean_vga:core/FRAME:acc#19.itm}
load net {FRAME:acc#17.itm(0)} -attr vt d
load net {FRAME:acc#17.itm(1)} -attr vt d
load net {FRAME:acc#17.itm(2)} -attr vt d
load net {FRAME:acc#17.itm(3)} -attr vt d
load net {FRAME:acc#17.itm(4)} -attr vt d
load netBundle {FRAME:acc#17.itm} 5 {FRAME:acc#17.itm(0)} {FRAME:acc#17.itm(1)} {FRAME:acc#17.itm(2)} {FRAME:acc#17.itm(3)} {FRAME:acc#17.itm(4)} -attr xrf 2232 -attr oid 279 -attr vt d -attr @path {/mean_vga/mean_vga:core/FRAME:acc#17.itm}
load net {conc#195.itm(0)} -attr vt d
load net {conc#195.itm(1)} -attr vt d
load net {conc#195.itm(2)} -attr vt d
load net {conc#195.itm(3)} -attr vt d
load net {conc#195.itm(4)} -attr vt d
load netBundle {conc#195.itm} 5 {conc#195.itm(0)} {conc#195.itm(1)} {conc#195.itm(2)} {conc#195.itm(3)} {conc#195.itm(4)} -attr xrf 2233 -attr oid 280 -attr vt d -attr @path {/mean_vga/mean_vga:core/conc#195.itm}
load net {slc(ACC2-5:acc#2.psp.sva)#7.itm(0)} -attr vt d
load net {slc(ACC2-5:acc#2.psp.sva)#7.itm(1)} -attr vt d
load net {slc(ACC2-5:acc#2.psp.sva)#7.itm(2)} -attr vt d
load net {slc(ACC2-5:acc#2.psp.sva)#7.itm(3)} -attr vt d
load netBundle {slc(ACC2-5:acc#2.psp.sva)#7.itm} 4 {slc(ACC2-5:acc#2.psp.sva)#7.itm(0)} {slc(ACC2-5:acc#2.psp.sva)#7.itm(1)} {slc(ACC2-5:acc#2.psp.sva)#7.itm(2)} {slc(ACC2-5:acc#2.psp.sva)#7.itm(3)} -attr xrf 2234 -attr oid 281 -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(ACC2-5:acc#2.psp.sva)#7.itm}
load net {FRAME:conc#50.itm(0)} -attr vt d
load net {FRAME:conc#50.itm(1)} -attr vt d
load net {FRAME:conc#50.itm(2)} -attr vt d
load net {FRAME:conc#50.itm(3)} -attr vt d
load net {FRAME:conc#50.itm(4)} -attr vt d
load netBundle {FRAME:conc#50.itm} 5 {FRAME:conc#50.itm(0)} {FRAME:conc#50.itm(1)} {FRAME:conc#50.itm(2)} {FRAME:conc#50.itm(3)} {FRAME:conc#50.itm(4)} -attr xrf 2235 -attr oid 282 -attr vt d -attr @path {/mean_vga/mean_vga:core/FRAME:conc#50.itm}
load net {FRAME:acc#56.itm(0)} -attr vt d
load net {FRAME:acc#56.itm(1)} -attr vt d
load net {FRAME:acc#56.itm(2)} -attr vt d
load net {FRAME:acc#56.itm(3)} -attr vt d
load netBundle {FRAME:acc#56.itm} 4 {FRAME:acc#56.itm(0)} {FRAME:acc#56.itm(1)} {FRAME:acc#56.itm(2)} {FRAME:acc#56.itm(3)} -attr xrf 2236 -attr oid 283 -attr vt d -attr @path {/mean_vga/mean_vga:core/FRAME:acc#56.itm}
load net {FRAME:not#10.itm(0)} -attr vt d
load net {FRAME:not#10.itm(1)} -attr vt d
load net {FRAME:not#10.itm(2)} -attr vt d
load netBundle {FRAME:not#10.itm} 3 {FRAME:not#10.itm(0)} {FRAME:not#10.itm(1)} {FRAME:not#10.itm(2)} -attr xrf 2237 -attr oid 284 -attr vt d -attr @path {/mean_vga/mean_vga:core/FRAME:not#10.itm}
load net {slc(ACC2-5:acc#2.psp.sva)#8.itm(0)} -attr vt d
load net {slc(ACC2-5:acc#2.psp.sva)#8.itm(1)} -attr vt d
load net {slc(ACC2-5:acc#2.psp.sva)#8.itm(2)} -attr vt d
load netBundle {slc(ACC2-5:acc#2.psp.sva)#8.itm} 3 {slc(ACC2-5:acc#2.psp.sva)#8.itm(0)} {slc(ACC2-5:acc#2.psp.sva)#8.itm(1)} {slc(ACC2-5:acc#2.psp.sva)#8.itm(2)} -attr xrf 2238 -attr oid 285 -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(ACC2-5:acc#2.psp.sva)#8.itm}
load net {slc(ACC2-5:acc#2.psp.sva)#4.itm(0)} -attr vt d
load net {slc(ACC2-5:acc#2.psp.sva)#4.itm(1)} -attr vt d
load net {slc(ACC2-5:acc#2.psp.sva)#4.itm(2)} -attr vt d
load netBundle {slc(ACC2-5:acc#2.psp.sva)#4.itm} 3 {slc(ACC2-5:acc#2.psp.sva)#4.itm(0)} {slc(ACC2-5:acc#2.psp.sva)#4.itm(1)} {slc(ACC2-5:acc#2.psp.sva)#4.itm(2)} -attr xrf 2239 -attr oid 286 -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(ACC2-5:acc#2.psp.sva)#4.itm}
load net {conc#196.itm(0)} -attr vt d
load net {conc#196.itm(1)} -attr vt d
load net {conc#196.itm(2)} -attr vt d
load net {conc#196.itm(3)} -attr vt d
load netBundle {conc#196.itm} 4 {conc#196.itm(0)} {conc#196.itm(1)} {conc#196.itm(2)} {conc#196.itm(3)} -attr xrf 2240 -attr oid 287 -attr vt d -attr @path {/mean_vga/mean_vga:core/conc#196.itm}
load net {FRAME:not#15.itm(0)} -attr vt d
load net {FRAME:not#15.itm(1)} -attr vt d
load netBundle {FRAME:not#15.itm} 2 {FRAME:not#15.itm(0)} {FRAME:not#15.itm(1)} -attr xrf 2241 -attr oid 288 -attr vt d -attr @path {/mean_vga/mean_vga:core/FRAME:not#15.itm}
load net {slc(acc.imod#2.sva)#1.itm(0)} -attr vt d
load net {slc(acc.imod#2.sva)#1.itm(1)} -attr vt d
load netBundle {slc(acc.imod#2.sva)#1.itm} 2 {slc(acc.imod#2.sva)#1.itm(0)} {slc(acc.imod#2.sva)#1.itm(1)} -attr xrf 2242 -attr oid 289 -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(acc.imod#2.sva)#1.itm}
load net {FRAME:or.itm(0)} -attr vt d
load net {FRAME:or.itm(1)} -attr vt d
load net {FRAME:or.itm(2)} -attr vt d
load net {FRAME:or.itm(3)} -attr vt d
load net {FRAME:or.itm(4)} -attr vt d
load net {FRAME:or.itm(5)} -attr vt d
load net {FRAME:or.itm(6)} -attr vt d
load net {FRAME:or.itm(7)} -attr vt d
load net {FRAME:or.itm(8)} -attr vt d
load net {FRAME:or.itm(9)} -attr vt d
load netBundle {FRAME:or.itm} 10 {FRAME:or.itm(0)} {FRAME:or.itm(1)} {FRAME:or.itm(2)} {FRAME:or.itm(3)} {FRAME:or.itm(4)} {FRAME:or.itm(5)} {FRAME:or.itm(6)} {FRAME:or.itm(7)} {FRAME:or.itm(8)} {FRAME:or.itm(9)} -attr xrf 2243 -attr oid 290 -attr vt d -attr @path {/mean_vga/mean_vga:core/FRAME:or.itm}
load net {FRAME:acc#2.itm(0)} -attr vt d
load net {FRAME:acc#2.itm(1)} -attr vt d
load net {FRAME:acc#2.itm(2)} -attr vt d
load net {FRAME:acc#2.itm(3)} -attr vt d
load net {FRAME:acc#2.itm(4)} -attr vt d
load net {FRAME:acc#2.itm(5)} -attr vt d
load net {FRAME:acc#2.itm(6)} -attr vt d
load net {FRAME:acc#2.itm(7)} -attr vt d
load net {FRAME:acc#2.itm(8)} -attr vt d
load net {FRAME:acc#2.itm(9)} -attr vt d
load netBundle {FRAME:acc#2.itm} 10 {FRAME:acc#2.itm(0)} {FRAME:acc#2.itm(1)} {FRAME:acc#2.itm(2)} {FRAME:acc#2.itm(3)} {FRAME:acc#2.itm(4)} {FRAME:acc#2.itm(5)} {FRAME:acc#2.itm(6)} {FRAME:acc#2.itm(7)} {FRAME:acc#2.itm(8)} {FRAME:acc#2.itm(9)} -attr xrf 2244 -attr oid 291 -attr vt d -attr @path {/mean_vga/mean_vga:core/FRAME:acc#2.itm}
load net {FRAME:acc#52.itm(0)} -attr vt d
load net {FRAME:acc#52.itm(1)} -attr vt d
load net {FRAME:acc#52.itm(2)} -attr vt d
load net {FRAME:acc#52.itm(3)} -attr vt d
load net {FRAME:acc#52.itm(4)} -attr vt d
load net {FRAME:acc#52.itm(5)} -attr vt d
load net {FRAME:acc#52.itm(6)} -attr vt d
load net {FRAME:acc#52.itm(7)} -attr vt d
load net {FRAME:acc#52.itm(8)} -attr vt d
load net {FRAME:acc#52.itm(9)} -attr vt d
load netBundle {FRAME:acc#52.itm} 10 {FRAME:acc#52.itm(0)} {FRAME:acc#52.itm(1)} {FRAME:acc#52.itm(2)} {FRAME:acc#52.itm(3)} {FRAME:acc#52.itm(4)} {FRAME:acc#52.itm(5)} {FRAME:acc#52.itm(6)} {FRAME:acc#52.itm(7)} {FRAME:acc#52.itm(8)} {FRAME:acc#52.itm(9)} -attr xrf 2245 -attr oid 292 -attr vt d -attr @path {/mean_vga/mean_vga:core/FRAME:acc#52.itm}
load net {FRAME:mul.itm(0)} -attr vt d
load net {FRAME:mul.itm(1)} -attr vt d
load net {FRAME:mul.itm(2)} -attr vt d
load net {FRAME:mul.itm(3)} -attr vt d
load net {FRAME:mul.itm(4)} -attr vt d
load net {FRAME:mul.itm(5)} -attr vt d
load net {FRAME:mul.itm(6)} -attr vt d
load net {FRAME:mul.itm(7)} -attr vt d
load net {FRAME:mul.itm(8)} -attr vt d
load net {FRAME:mul.itm(9)} -attr vt d
load netBundle {FRAME:mul.itm} 10 {FRAME:mul.itm(0)} {FRAME:mul.itm(1)} {FRAME:mul.itm(2)} {FRAME:mul.itm(3)} {FRAME:mul.itm(4)} {FRAME:mul.itm(5)} {FRAME:mul.itm(6)} {FRAME:mul.itm(7)} {FRAME:mul.itm(8)} {FRAME:mul.itm(9)} -attr xrf 2246 -attr oid 293 -attr vt d -attr @path {/mean_vga/mean_vga:core/FRAME:mul.itm}
load net {slc(ACC2-5:acc#1.psp.sva).itm(0)} -attr vt d
load net {slc(ACC2-5:acc#1.psp.sva).itm(1)} -attr vt d
load net {slc(ACC2-5:acc#1.psp.sva).itm(2)} -attr vt d
load net {slc(ACC2-5:acc#1.psp.sva).itm(3)} -attr vt d
load netBundle {slc(ACC2-5:acc#1.psp.sva).itm} 4 {slc(ACC2-5:acc#1.psp.sva).itm(0)} {slc(ACC2-5:acc#1.psp.sva).itm(1)} {slc(ACC2-5:acc#1.psp.sva).itm(2)} {slc(ACC2-5:acc#1.psp.sva).itm(3)} -attr xrf 2247 -attr oid 294 -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(ACC2-5:acc#1.psp.sva).itm}
load net {FRAME:acc#51.itm(0)} -attr vt d
load net {FRAME:acc#51.itm(1)} -attr vt d
load net {FRAME:acc#51.itm(2)} -attr vt d
load net {FRAME:acc#51.itm(3)} -attr vt d
load net {FRAME:acc#51.itm(4)} -attr vt d
load net {FRAME:acc#51.itm(5)} -attr vt d
load net {FRAME:acc#51.itm(6)} -attr vt d
load netBundle {FRAME:acc#51.itm} 7 {FRAME:acc#51.itm(0)} {FRAME:acc#51.itm(1)} {FRAME:acc#51.itm(2)} {FRAME:acc#51.itm(3)} {FRAME:acc#51.itm(4)} {FRAME:acc#51.itm(5)} {FRAME:acc#51.itm(6)} -attr xrf 2248 -attr oid 295 -attr vt d -attr @path {/mean_vga/mean_vga:core/FRAME:acc#51.itm}
load net {FRAME:acc#50.itm(0)} -attr vt d
load net {FRAME:acc#50.itm(1)} -attr vt d
load net {FRAME:acc#50.itm(2)} -attr vt d
load net {FRAME:acc#50.itm(3)} -attr vt d
load net {FRAME:acc#50.itm(4)} -attr vt d
load net {FRAME:acc#50.itm(5)} -attr vt d
load net {FRAME:acc#50.itm(6)} -attr vt d
load netBundle {FRAME:acc#50.itm} 7 {FRAME:acc#50.itm(0)} {FRAME:acc#50.itm(1)} {FRAME:acc#50.itm(2)} {FRAME:acc#50.itm(3)} {FRAME:acc#50.itm(4)} {FRAME:acc#50.itm(5)} {FRAME:acc#50.itm(6)} -attr xrf 2249 -attr oid 296 -attr vt d -attr @path {/mean_vga/mean_vga:core/FRAME:acc#50.itm}
load net {FRAME:conc#10.itm(0)} -attr vt d
load net {FRAME:conc#10.itm(1)} -attr vt d
load net {FRAME:conc#10.itm(2)} -attr vt d
load net {FRAME:conc#10.itm(3)} -attr vt d
load net {FRAME:conc#10.itm(4)} -attr vt d
load netBundle {FRAME:conc#10.itm} 5 {FRAME:conc#10.itm(0)} {FRAME:conc#10.itm(1)} {FRAME:conc#10.itm(2)} {FRAME:conc#10.itm(3)} {FRAME:conc#10.itm(4)} -attr xrf 2250 -attr oid 297 -attr vt d -attr @path {/mean_vga/mean_vga:core/FRAME:conc#10.itm}
load net {slc(ACC2-5:acc#1.psp.sva)#1.itm(0)} -attr vt d
load net {slc(ACC2-5:acc#1.psp.sva)#1.itm(1)} -attr vt d
load net {slc(ACC2-5:acc#1.psp.sva)#1.itm(2)} -attr vt d
load net {slc(ACC2-5:acc#1.psp.sva)#1.itm(3)} -attr vt d
load netBundle {slc(ACC2-5:acc#1.psp.sva)#1.itm} 4 {slc(ACC2-5:acc#1.psp.sva)#1.itm(0)} {slc(ACC2-5:acc#1.psp.sva)#1.itm(1)} {slc(ACC2-5:acc#1.psp.sva)#1.itm(2)} {slc(ACC2-5:acc#1.psp.sva)#1.itm(3)} -attr xrf 2251 -attr oid 298 -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(ACC2-5:acc#1.psp.sva)#1.itm}
load net {FRAME:acc#48.itm(0)} -attr vt d
load net {FRAME:acc#48.itm(1)} -attr vt d
load net {FRAME:acc#48.itm(2)} -attr vt d
load netBundle {FRAME:acc#48.itm} 3 {FRAME:acc#48.itm(0)} {FRAME:acc#48.itm(1)} {FRAME:acc#48.itm(2)} -attr xrf 2252 -attr oid 299 -attr vt d -attr @path {/mean_vga/mean_vga:core/FRAME:acc#48.itm}
load net {FRAME:acc#46.itm(0)} -attr vt d
load net {FRAME:acc#46.itm(1)} -attr vt d
load netBundle {FRAME:acc#46.itm} 2 {FRAME:acc#46.itm(0)} {FRAME:acc#46.itm(1)} -attr xrf 2253 -attr oid 300 -attr vt d -attr @path {/mean_vga/mean_vga:core/FRAME:acc#46.itm}
load net {slc(acc.imod.sva)#5.itm(0)} -attr vt d
load net {slc(acc.imod.sva)#5.itm(1)} -attr vt d
load netBundle {slc(acc.imod.sva)#5.itm} 2 {slc(acc.imod.sva)#5.itm(0)} {slc(acc.imod.sva)#5.itm(1)} -attr xrf 2254 -attr oid 301 -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(acc.imod.sva)#5.itm}
load net {FRAME:acc#49.itm(0)} -attr vt d
load net {FRAME:acc#49.itm(1)} -attr vt d
load net {FRAME:acc#49.itm(2)} -attr vt d
load net {FRAME:acc#49.itm(3)} -attr vt d
load net {FRAME:acc#49.itm(4)} -attr vt d
load netBundle {FRAME:acc#49.itm} 5 {FRAME:acc#49.itm(0)} {FRAME:acc#49.itm(1)} {FRAME:acc#49.itm(2)} {FRAME:acc#49.itm(3)} {FRAME:acc#49.itm(4)} -attr xrf 2255 -attr oid 302 -attr vt d -attr @path {/mean_vga/mean_vga:core/FRAME:acc#49.itm}
load net {slc(ACC2-5:acc#1.psp.sva)#10.itm(0)} -attr vt d
load net {slc(ACC2-5:acc#1.psp.sva)#10.itm(1)} -attr vt d
load net {slc(ACC2-5:acc#1.psp.sva)#10.itm(2)} -attr vt d
load netBundle {slc(ACC2-5:acc#1.psp.sva)#10.itm} 3 {slc(ACC2-5:acc#1.psp.sva)#10.itm(0)} {slc(ACC2-5:acc#1.psp.sva)#10.itm(1)} {slc(ACC2-5:acc#1.psp.sva)#10.itm(2)} -attr xrf 2256 -attr oid 303 -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(ACC2-5:acc#1.psp.sva)#10.itm}
load net {FRAME:acc#47.itm(0)} -attr vt d
load net {FRAME:acc#47.itm(1)} -attr vt d
load netBundle {FRAME:acc#47.itm} 2 {FRAME:acc#47.itm(0)} {FRAME:acc#47.itm(1)} -attr xrf 2257 -attr oid 304 -attr vt d -attr @path {/mean_vga/mean_vga:core/FRAME:acc#47.itm}
load net {FRAME:conc#54.itm(0)} -attr vt d
load net {FRAME:conc#54.itm(1)} -attr vt d
load net {FRAME:conc#54.itm(2)} -attr vt d
load net {FRAME:conc#54.itm(3)} -attr vt d
load net {FRAME:conc#54.itm(4)} -attr vt d
load net {FRAME:conc#54.itm(5)} -attr vt d
load netBundle {FRAME:conc#54.itm} 6 {FRAME:conc#54.itm(0)} {FRAME:conc#54.itm(1)} {FRAME:conc#54.itm(2)} {FRAME:conc#54.itm(3)} {FRAME:conc#54.itm(4)} {FRAME:conc#54.itm(5)} -attr xrf 2258 -attr oid 305 -attr vt d -attr @path {/mean_vga/mean_vga:core/FRAME:conc#54.itm}
load net {FRAME:acc#60.itm(0)} -attr vt d
load net {FRAME:acc#60.itm(1)} -attr vt d
load net {FRAME:acc#60.itm(2)} -attr vt d
load net {FRAME:acc#60.itm(3)} -attr vt d
load net {FRAME:acc#60.itm(4)} -attr vt d
load netBundle {FRAME:acc#60.itm} 5 {FRAME:acc#60.itm(0)} {FRAME:acc#60.itm(1)} {FRAME:acc#60.itm(2)} {FRAME:acc#60.itm(3)} {FRAME:acc#60.itm(4)} -attr xrf 2259 -attr oid 306 -attr vt d -attr @path {/mean_vga/mean_vga:core/FRAME:acc#60.itm}
load net {conc#197.itm(0)} -attr vt d
load net {conc#197.itm(1)} -attr vt d
load net {conc#197.itm(2)} -attr vt d
load net {conc#197.itm(3)} -attr vt d
load netBundle {conc#197.itm} 4 {conc#197.itm(0)} {conc#197.itm(1)} {conc#197.itm(2)} {conc#197.itm(3)} -attr xrf 2260 -attr oid 307 -attr vt d -attr @path {/mean_vga/mean_vga:core/conc#197.itm}
load net {slc(acc.imod.sva)#6.itm(0)} -attr vt d
load net {slc(acc.imod.sva)#6.itm(1)} -attr vt d
load netBundle {slc(acc.imod.sva)#6.itm} 2 {slc(acc.imod.sva)#6.itm(0)} {slc(acc.imod.sva)#6.itm(1)} -attr xrf 2261 -attr oid 308 -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(acc.imod.sva)#6.itm}
load net {slc(FRAME:acc#53.sdt).itm(0)} -attr vt d
load net {slc(FRAME:acc#53.sdt).itm(1)} -attr vt d
load net {slc(FRAME:acc#53.sdt).itm(2)} -attr vt d
load netBundle {slc(FRAME:acc#53.sdt).itm} 3 {slc(FRAME:acc#53.sdt).itm(0)} {slc(FRAME:acc#53.sdt).itm(1)} {slc(FRAME:acc#53.sdt).itm(2)} -attr xrf 2262 -attr oid 309 -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(FRAME:acc#53.sdt).itm}
load net {conc#198.itm(0)} -attr vt d
load net {conc#198.itm(1)} -attr vt d
load net {conc#198.itm(2)} -attr vt d
load net {conc#198.itm(3)} -attr vt d
load net {conc#198.itm(4)} -attr vt d
load netBundle {conc#198.itm} 5 {conc#198.itm(0)} {conc#198.itm(1)} {conc#198.itm(2)} {conc#198.itm(3)} {conc#198.itm(4)} -attr xrf 2263 -attr oid 310 -attr vt d -attr @path {/mean_vga/mean_vga:core/conc#198.itm}
load net {slc(acc.imod.sva)#2.itm(0)} -attr vt d
load net {slc(acc.imod.sva)#2.itm(1)} -attr vt d
load net {slc(acc.imod.sva)#2.itm(2)} -attr vt d
load net {slc(acc.imod.sva)#2.itm(3)} -attr vt d
load netBundle {slc(acc.imod.sva)#2.itm} 4 {slc(acc.imod.sva)#2.itm(0)} {slc(acc.imod.sva)#2.itm(1)} {slc(acc.imod.sva)#2.itm(2)} {slc(acc.imod.sva)#2.itm(3)} -attr xrf 2264 -attr oid 311 -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(acc.imod.sva)#2.itm}
load net {conc#199.itm(0)} -attr vt d
load net {conc#199.itm(1)} -attr vt d
load net {conc#199.itm(2)} -attr vt d
load net {conc#199.itm(3)} -attr vt d
load net {conc#199.itm(4)} -attr vt d
load net {conc#199.itm(5)} -attr vt d
load net {conc#199.itm(6)} -attr vt d
load net {conc#199.itm(7)} -attr vt d
load net {conc#199.itm(8)} -attr vt d
load net {conc#199.itm(9)} -attr vt d
load netBundle {conc#199.itm} 10 {conc#199.itm(0)} {conc#199.itm(1)} {conc#199.itm(2)} {conc#199.itm(3)} {conc#199.itm(4)} {conc#199.itm(5)} {conc#199.itm(6)} {conc#199.itm(7)} {conc#199.itm(8)} {conc#199.itm(9)} -attr xrf 2265 -attr oid 312 -attr vt d -attr @path {/mean_vga/mean_vga:core/conc#199.itm}
load net {FRAME:exs#9.itm(0)} -attr vt d
load net {FRAME:exs#9.itm(1)} -attr vt d
load net {FRAME:exs#9.itm(2)} -attr vt d
load net {FRAME:exs#9.itm(3)} -attr vt d
load netBundle {FRAME:exs#9.itm} 4 {FRAME:exs#9.itm(0)} {FRAME:exs#9.itm(1)} {FRAME:exs#9.itm(2)} {FRAME:exs#9.itm(3)} -attr xrf 2266 -attr oid 313 -attr vt d -attr @path {/mean_vga/mean_vga:core/FRAME:exs#9.itm}
load net {conc#200.itm(0)} -attr vt d
load net {conc#200.itm(1)} -attr vt d
load net {conc#200.itm(2)} -attr vt d
load net {conc#200.itm(3)} -attr vt d
load net {conc#200.itm(4)} -attr vt d
load net {conc#200.itm(5)} -attr vt d
load net {conc#200.itm(6)} -attr vt d
load net {conc#200.itm(7)} -attr vt d
load net {conc#200.itm(8)} -attr vt d
load net {conc#200.itm(9)} -attr vt d
load netBundle {conc#200.itm} 10 {conc#200.itm(0)} {conc#200.itm(1)} {conc#200.itm(2)} {conc#200.itm(3)} {conc#200.itm(4)} {conc#200.itm(5)} {conc#200.itm(6)} {conc#200.itm(7)} {conc#200.itm(8)} {conc#200.itm(9)} -attr xrf 2267 -attr oid 314 -attr vt d -attr @path {/mean_vga/mean_vga:core/conc#200.itm}
load net {slc(FRAME:acc#3.psp#1.sva)#1.itm(0)} -attr vt d
load net {slc(FRAME:acc#3.psp#1.sva)#1.itm(1)} -attr vt d
load net {slc(FRAME:acc#3.psp#1.sva)#1.itm(2)} -attr vt d
load net {slc(FRAME:acc#3.psp#1.sva)#1.itm(3)} -attr vt d
load netBundle {slc(FRAME:acc#3.psp#1.sva)#1.itm} 4 {slc(FRAME:acc#3.psp#1.sva)#1.itm(0)} {slc(FRAME:acc#3.psp#1.sva)#1.itm(1)} {slc(FRAME:acc#3.psp#1.sva)#1.itm(2)} {slc(FRAME:acc#3.psp#1.sva)#1.itm(3)} -attr xrf 2268 -attr oid 315 -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(FRAME:acc#3.psp#1.sva)#1.itm}
load net {FRAME:or#3.itm(0)} -attr vt d
load net {FRAME:or#3.itm(1)} -attr vt d
load net {FRAME:or#3.itm(2)} -attr vt d
load net {FRAME:or#3.itm(3)} -attr vt d
load net {FRAME:or#3.itm(4)} -attr vt d
load net {FRAME:or#3.itm(5)} -attr vt d
load netBundle {FRAME:or#3.itm} 6 {FRAME:or#3.itm(0)} {FRAME:or#3.itm(1)} {FRAME:or#3.itm(2)} {FRAME:or#3.itm(3)} {FRAME:or#3.itm(4)} {FRAME:or#3.itm(5)} -attr xrf 2269 -attr oid 316 -attr vt d -attr @path {/mean_vga/mean_vga:core/FRAME:or#3.itm}
load net {slc(FRAME:acc#3.psp#1.sva)#2.itm(0)} -attr vt d
load net {slc(FRAME:acc#3.psp#1.sva)#2.itm(1)} -attr vt d
load net {slc(FRAME:acc#3.psp#1.sva)#2.itm(2)} -attr vt d
load net {slc(FRAME:acc#3.psp#1.sva)#2.itm(3)} -attr vt d
load net {slc(FRAME:acc#3.psp#1.sva)#2.itm(4)} -attr vt d
load net {slc(FRAME:acc#3.psp#1.sva)#2.itm(5)} -attr vt d
load netBundle {slc(FRAME:acc#3.psp#1.sva)#2.itm} 6 {slc(FRAME:acc#3.psp#1.sva)#2.itm(0)} {slc(FRAME:acc#3.psp#1.sva)#2.itm(1)} {slc(FRAME:acc#3.psp#1.sva)#2.itm(2)} {slc(FRAME:acc#3.psp#1.sva)#2.itm(3)} {slc(FRAME:acc#3.psp#1.sva)#2.itm(4)} {slc(FRAME:acc#3.psp#1.sva)#2.itm(5)} -attr xrf 2270 -attr oid 317 -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(FRAME:acc#3.psp#1.sva)#2.itm}
load net {conc#201.itm(0)} -attr vt d
load net {conc#201.itm(1)} -attr vt d
load net {conc#201.itm(2)} -attr vt d
load net {conc#201.itm(3)} -attr vt d
load net {conc#201.itm(4)} -attr vt d
load net {conc#201.itm(5)} -attr vt d
load netBundle {conc#201.itm} 6 {conc#201.itm(0)} {conc#201.itm(1)} {conc#201.itm(2)} {conc#201.itm(3)} {conc#201.itm(4)} {conc#201.itm(5)} -attr xrf 2271 -attr oid 318 -attr vt d -attr @path {/mean_vga/mean_vga:core/conc#201.itm}
load net {slc(FRAME:acc#4.psp#1.sva)#1.itm(0)} -attr vt d
load net {slc(FRAME:acc#4.psp#1.sva)#1.itm(1)} -attr vt d
load net {slc(FRAME:acc#4.psp#1.sva)#1.itm(2)} -attr vt d
load net {slc(FRAME:acc#4.psp#1.sva)#1.itm(3)} -attr vt d
load net {slc(FRAME:acc#4.psp#1.sva)#1.itm(4)} -attr vt d
load net {slc(FRAME:acc#4.psp#1.sva)#1.itm(5)} -attr vt d
load net {slc(FRAME:acc#4.psp#1.sva)#1.itm(6)} -attr vt d
load net {slc(FRAME:acc#4.psp#1.sva)#1.itm(7)} -attr vt d
load net {slc(FRAME:acc#4.psp#1.sva)#1.itm(8)} -attr vt d
load net {slc(FRAME:acc#4.psp#1.sva)#1.itm(9)} -attr vt d
load netBundle {slc(FRAME:acc#4.psp#1.sva)#1.itm} 10 {slc(FRAME:acc#4.psp#1.sva)#1.itm(0)} {slc(FRAME:acc#4.psp#1.sva)#1.itm(1)} {slc(FRAME:acc#4.psp#1.sva)#1.itm(2)} {slc(FRAME:acc#4.psp#1.sva)#1.itm(3)} {slc(FRAME:acc#4.psp#1.sva)#1.itm(4)} {slc(FRAME:acc#4.psp#1.sva)#1.itm(5)} {slc(FRAME:acc#4.psp#1.sva)#1.itm(6)} {slc(FRAME:acc#4.psp#1.sva)#1.itm(7)} {slc(FRAME:acc#4.psp#1.sva)#1.itm(8)} {slc(FRAME:acc#4.psp#1.sva)#1.itm(9)} -attr xrf 2272 -attr oid 319 -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(FRAME:acc#4.psp#1.sva)#1.itm}
load net {clk} -attr xrf 2273 -attr oid 320
load net {clk} -port {clk} -attr xrf 2274 -attr oid 321
load net {en} -attr xrf 2275 -attr oid 322
load net {en} -port {en} -attr xrf 2276 -attr oid 323
load net {arst_n} -attr xrf 2277 -attr oid 324
load net {arst_n} -port {arst_n} -attr xrf 2278 -attr oid 325
load net {vin:rsc:mgc_in_wire.d(0)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(1)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(2)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(3)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(4)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(5)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(6)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(7)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(8)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(9)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(10)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(11)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(12)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(13)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(14)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(15)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(16)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(17)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(18)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(19)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(20)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(21)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(22)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(23)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(24)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(25)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(26)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(27)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(28)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(29)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(30)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(31)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(32)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(33)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(34)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(35)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(36)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(37)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(38)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(39)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(40)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(41)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(42)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(43)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(44)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(45)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(46)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(47)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(48)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(49)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(50)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(51)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(52)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(53)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(54)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(55)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(56)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(57)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(58)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(59)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(60)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(61)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(62)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(63)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(64)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(65)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(66)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(67)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(68)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(69)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(70)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(71)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(72)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(73)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(74)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(75)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(76)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(77)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(78)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(79)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(80)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(81)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(82)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(83)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(84)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(85)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(86)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(87)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(88)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(89)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(90)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(91)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(92)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(93)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(94)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(95)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(96)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(97)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(98)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(99)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(100)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(101)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(102)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(103)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(104)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(105)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(106)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(107)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(108)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(109)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(110)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(111)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(112)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(113)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(114)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(115)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(116)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(117)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(118)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(119)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(120)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(121)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(122)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(123)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(124)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(125)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(126)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(127)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(128)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(129)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(130)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(131)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(132)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(133)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(134)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(135)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(136)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(137)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(138)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(139)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(140)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(141)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(142)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(143)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(144)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(145)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(146)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(147)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(148)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(149)} -attr vt d
load netBundle {vin:rsc:mgc_in_wire.d} 150 {vin:rsc:mgc_in_wire.d(0)} {vin:rsc:mgc_in_wire.d(1)} {vin:rsc:mgc_in_wire.d(2)} {vin:rsc:mgc_in_wire.d(3)} {vin:rsc:mgc_in_wire.d(4)} {vin:rsc:mgc_in_wire.d(5)} {vin:rsc:mgc_in_wire.d(6)} {vin:rsc:mgc_in_wire.d(7)} {vin:rsc:mgc_in_wire.d(8)} {vin:rsc:mgc_in_wire.d(9)} {vin:rsc:mgc_in_wire.d(10)} {vin:rsc:mgc_in_wire.d(11)} {vin:rsc:mgc_in_wire.d(12)} {vin:rsc:mgc_in_wire.d(13)} {vin:rsc:mgc_in_wire.d(14)} {vin:rsc:mgc_in_wire.d(15)} {vin:rsc:mgc_in_wire.d(16)} {vin:rsc:mgc_in_wire.d(17)} {vin:rsc:mgc_in_wire.d(18)} {vin:rsc:mgc_in_wire.d(19)} {vin:rsc:mgc_in_wire.d(20)} {vin:rsc:mgc_in_wire.d(21)} {vin:rsc:mgc_in_wire.d(22)} {vin:rsc:mgc_in_wire.d(23)} {vin:rsc:mgc_in_wire.d(24)} {vin:rsc:mgc_in_wire.d(25)} {vin:rsc:mgc_in_wire.d(26)} {vin:rsc:mgc_in_wire.d(27)} {vin:rsc:mgc_in_wire.d(28)} {vin:rsc:mgc_in_wire.d(29)} {vin:rsc:mgc_in_wire.d(30)} {vin:rsc:mgc_in_wire.d(31)} {vin:rsc:mgc_in_wire.d(32)} {vin:rsc:mgc_in_wire.d(33)} {vin:rsc:mgc_in_wire.d(34)} {vin:rsc:mgc_in_wire.d(35)} {vin:rsc:mgc_in_wire.d(36)} {vin:rsc:mgc_in_wire.d(37)} {vin:rsc:mgc_in_wire.d(38)} {vin:rsc:mgc_in_wire.d(39)} {vin:rsc:mgc_in_wire.d(40)} {vin:rsc:mgc_in_wire.d(41)} {vin:rsc:mgc_in_wire.d(42)} {vin:rsc:mgc_in_wire.d(43)} {vin:rsc:mgc_in_wire.d(44)} {vin:rsc:mgc_in_wire.d(45)} {vin:rsc:mgc_in_wire.d(46)} {vin:rsc:mgc_in_wire.d(47)} {vin:rsc:mgc_in_wire.d(48)} {vin:rsc:mgc_in_wire.d(49)} {vin:rsc:mgc_in_wire.d(50)} {vin:rsc:mgc_in_wire.d(51)} {vin:rsc:mgc_in_wire.d(52)} {vin:rsc:mgc_in_wire.d(53)} {vin:rsc:mgc_in_wire.d(54)} {vin:rsc:mgc_in_wire.d(55)} {vin:rsc:mgc_in_wire.d(56)} {vin:rsc:mgc_in_wire.d(57)} {vin:rsc:mgc_in_wire.d(58)} {vin:rsc:mgc_in_wire.d(59)} {vin:rsc:mgc_in_wire.d(60)} {vin:rsc:mgc_in_wire.d(61)} {vin:rsc:mgc_in_wire.d(62)} {vin:rsc:mgc_in_wire.d(63)} {vin:rsc:mgc_in_wire.d(64)} {vin:rsc:mgc_in_wire.d(65)} {vin:rsc:mgc_in_wire.d(66)} {vin:rsc:mgc_in_wire.d(67)} {vin:rsc:mgc_in_wire.d(68)} {vin:rsc:mgc_in_wire.d(69)} {vin:rsc:mgc_in_wire.d(70)} {vin:rsc:mgc_in_wire.d(71)} {vin:rsc:mgc_in_wire.d(72)} {vin:rsc:mgc_in_wire.d(73)} {vin:rsc:mgc_in_wire.d(74)} {vin:rsc:mgc_in_wire.d(75)} {vin:rsc:mgc_in_wire.d(76)} {vin:rsc:mgc_in_wire.d(77)} {vin:rsc:mgc_in_wire.d(78)} {vin:rsc:mgc_in_wire.d(79)} {vin:rsc:mgc_in_wire.d(80)} {vin:rsc:mgc_in_wire.d(81)} {vin:rsc:mgc_in_wire.d(82)} {vin:rsc:mgc_in_wire.d(83)} {vin:rsc:mgc_in_wire.d(84)} {vin:rsc:mgc_in_wire.d(85)} {vin:rsc:mgc_in_wire.d(86)} {vin:rsc:mgc_in_wire.d(87)} {vin:rsc:mgc_in_wire.d(88)} {vin:rsc:mgc_in_wire.d(89)} {vin:rsc:mgc_in_wire.d(90)} {vin:rsc:mgc_in_wire.d(91)} {vin:rsc:mgc_in_wire.d(92)} {vin:rsc:mgc_in_wire.d(93)} {vin:rsc:mgc_in_wire.d(94)} {vin:rsc:mgc_in_wire.d(95)} {vin:rsc:mgc_in_wire.d(96)} {vin:rsc:mgc_in_wire.d(97)} {vin:rsc:mgc_in_wire.d(98)} {vin:rsc:mgc_in_wire.d(99)} {vin:rsc:mgc_in_wire.d(100)} {vin:rsc:mgc_in_wire.d(101)} {vin:rsc:mgc_in_wire.d(102)} {vin:rsc:mgc_in_wire.d(103)} {vin:rsc:mgc_in_wire.d(104)} {vin:rsc:mgc_in_wire.d(105)} {vin:rsc:mgc_in_wire.d(106)} {vin:rsc:mgc_in_wire.d(107)} {vin:rsc:mgc_in_wire.d(108)} {vin:rsc:mgc_in_wire.d(109)} {vin:rsc:mgc_in_wire.d(110)} {vin:rsc:mgc_in_wire.d(111)} {vin:rsc:mgc_in_wire.d(112)} {vin:rsc:mgc_in_wire.d(113)} {vin:rsc:mgc_in_wire.d(114)} {vin:rsc:mgc_in_wire.d(115)} {vin:rsc:mgc_in_wire.d(116)} {vin:rsc:mgc_in_wire.d(117)} {vin:rsc:mgc_in_wire.d(118)} {vin:rsc:mgc_in_wire.d(119)} {vin:rsc:mgc_in_wire.d(120)} {vin:rsc:mgc_in_wire.d(121)} {vin:rsc:mgc_in_wire.d(122)} {vin:rsc:mgc_in_wire.d(123)} {vin:rsc:mgc_in_wire.d(124)} {vin:rsc:mgc_in_wire.d(125)} {vin:rsc:mgc_in_wire.d(126)} {vin:rsc:mgc_in_wire.d(127)} {vin:rsc:mgc_in_wire.d(128)} {vin:rsc:mgc_in_wire.d(129)} {vin:rsc:mgc_in_wire.d(130)} {vin:rsc:mgc_in_wire.d(131)} {vin:rsc:mgc_in_wire.d(132)} {vin:rsc:mgc_in_wire.d(133)} {vin:rsc:mgc_in_wire.d(134)} {vin:rsc:mgc_in_wire.d(135)} {vin:rsc:mgc_in_wire.d(136)} {vin:rsc:mgc_in_wire.d(137)} {vin:rsc:mgc_in_wire.d(138)} {vin:rsc:mgc_in_wire.d(139)} {vin:rsc:mgc_in_wire.d(140)} {vin:rsc:mgc_in_wire.d(141)} {vin:rsc:mgc_in_wire.d(142)} {vin:rsc:mgc_in_wire.d(143)} {vin:rsc:mgc_in_wire.d(144)} {vin:rsc:mgc_in_wire.d(145)} {vin:rsc:mgc_in_wire.d(146)} {vin:rsc:mgc_in_wire.d(147)} {vin:rsc:mgc_in_wire.d(148)} {vin:rsc:mgc_in_wire.d(149)} -attr xrf 2279 -attr oid 326 -attr vt d -attr @path {/mean_vga/mean_vga:core/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d(0)} -port {vin:rsc:mgc_in_wire.d(0)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(1)} -port {vin:rsc:mgc_in_wire.d(1)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(2)} -port {vin:rsc:mgc_in_wire.d(2)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(3)} -port {vin:rsc:mgc_in_wire.d(3)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(4)} -port {vin:rsc:mgc_in_wire.d(4)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(5)} -port {vin:rsc:mgc_in_wire.d(5)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(6)} -port {vin:rsc:mgc_in_wire.d(6)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(7)} -port {vin:rsc:mgc_in_wire.d(7)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(8)} -port {vin:rsc:mgc_in_wire.d(8)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(9)} -port {vin:rsc:mgc_in_wire.d(9)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(10)} -port {vin:rsc:mgc_in_wire.d(10)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(11)} -port {vin:rsc:mgc_in_wire.d(11)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(12)} -port {vin:rsc:mgc_in_wire.d(12)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(13)} -port {vin:rsc:mgc_in_wire.d(13)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(14)} -port {vin:rsc:mgc_in_wire.d(14)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(15)} -port {vin:rsc:mgc_in_wire.d(15)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(16)} -port {vin:rsc:mgc_in_wire.d(16)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(17)} -port {vin:rsc:mgc_in_wire.d(17)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(18)} -port {vin:rsc:mgc_in_wire.d(18)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(19)} -port {vin:rsc:mgc_in_wire.d(19)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(20)} -port {vin:rsc:mgc_in_wire.d(20)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(21)} -port {vin:rsc:mgc_in_wire.d(21)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(22)} -port {vin:rsc:mgc_in_wire.d(22)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(23)} -port {vin:rsc:mgc_in_wire.d(23)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(24)} -port {vin:rsc:mgc_in_wire.d(24)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(25)} -port {vin:rsc:mgc_in_wire.d(25)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(26)} -port {vin:rsc:mgc_in_wire.d(26)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(27)} -port {vin:rsc:mgc_in_wire.d(27)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(28)} -port {vin:rsc:mgc_in_wire.d(28)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(29)} -port {vin:rsc:mgc_in_wire.d(29)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(30)} -port {vin:rsc:mgc_in_wire.d(30)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(31)} -port {vin:rsc:mgc_in_wire.d(31)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(32)} -port {vin:rsc:mgc_in_wire.d(32)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(33)} -port {vin:rsc:mgc_in_wire.d(33)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(34)} -port {vin:rsc:mgc_in_wire.d(34)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(35)} -port {vin:rsc:mgc_in_wire.d(35)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(36)} -port {vin:rsc:mgc_in_wire.d(36)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(37)} -port {vin:rsc:mgc_in_wire.d(37)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(38)} -port {vin:rsc:mgc_in_wire.d(38)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(39)} -port {vin:rsc:mgc_in_wire.d(39)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(40)} -port {vin:rsc:mgc_in_wire.d(40)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(41)} -port {vin:rsc:mgc_in_wire.d(41)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(42)} -port {vin:rsc:mgc_in_wire.d(42)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(43)} -port {vin:rsc:mgc_in_wire.d(43)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(44)} -port {vin:rsc:mgc_in_wire.d(44)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(45)} -port {vin:rsc:mgc_in_wire.d(45)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(46)} -port {vin:rsc:mgc_in_wire.d(46)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(47)} -port {vin:rsc:mgc_in_wire.d(47)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(48)} -port {vin:rsc:mgc_in_wire.d(48)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(49)} -port {vin:rsc:mgc_in_wire.d(49)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(50)} -port {vin:rsc:mgc_in_wire.d(50)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(51)} -port {vin:rsc:mgc_in_wire.d(51)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(52)} -port {vin:rsc:mgc_in_wire.d(52)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(53)} -port {vin:rsc:mgc_in_wire.d(53)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(54)} -port {vin:rsc:mgc_in_wire.d(54)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(55)} -port {vin:rsc:mgc_in_wire.d(55)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(56)} -port {vin:rsc:mgc_in_wire.d(56)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(57)} -port {vin:rsc:mgc_in_wire.d(57)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(58)} -port {vin:rsc:mgc_in_wire.d(58)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(59)} -port {vin:rsc:mgc_in_wire.d(59)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(60)} -port {vin:rsc:mgc_in_wire.d(60)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(61)} -port {vin:rsc:mgc_in_wire.d(61)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(62)} -port {vin:rsc:mgc_in_wire.d(62)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(63)} -port {vin:rsc:mgc_in_wire.d(63)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(64)} -port {vin:rsc:mgc_in_wire.d(64)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(65)} -port {vin:rsc:mgc_in_wire.d(65)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(66)} -port {vin:rsc:mgc_in_wire.d(66)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(67)} -port {vin:rsc:mgc_in_wire.d(67)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(68)} -port {vin:rsc:mgc_in_wire.d(68)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(69)} -port {vin:rsc:mgc_in_wire.d(69)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(70)} -port {vin:rsc:mgc_in_wire.d(70)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(71)} -port {vin:rsc:mgc_in_wire.d(71)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(72)} -port {vin:rsc:mgc_in_wire.d(72)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(73)} -port {vin:rsc:mgc_in_wire.d(73)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(74)} -port {vin:rsc:mgc_in_wire.d(74)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(75)} -port {vin:rsc:mgc_in_wire.d(75)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(76)} -port {vin:rsc:mgc_in_wire.d(76)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(77)} -port {vin:rsc:mgc_in_wire.d(77)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(78)} -port {vin:rsc:mgc_in_wire.d(78)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(79)} -port {vin:rsc:mgc_in_wire.d(79)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(80)} -port {vin:rsc:mgc_in_wire.d(80)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(81)} -port {vin:rsc:mgc_in_wire.d(81)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(82)} -port {vin:rsc:mgc_in_wire.d(82)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(83)} -port {vin:rsc:mgc_in_wire.d(83)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(84)} -port {vin:rsc:mgc_in_wire.d(84)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(85)} -port {vin:rsc:mgc_in_wire.d(85)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(86)} -port {vin:rsc:mgc_in_wire.d(86)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(87)} -port {vin:rsc:mgc_in_wire.d(87)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(88)} -port {vin:rsc:mgc_in_wire.d(88)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(89)} -port {vin:rsc:mgc_in_wire.d(89)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(90)} -port {vin:rsc:mgc_in_wire.d(90)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(91)} -port {vin:rsc:mgc_in_wire.d(91)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(92)} -port {vin:rsc:mgc_in_wire.d(92)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(93)} -port {vin:rsc:mgc_in_wire.d(93)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(94)} -port {vin:rsc:mgc_in_wire.d(94)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(95)} -port {vin:rsc:mgc_in_wire.d(95)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(96)} -port {vin:rsc:mgc_in_wire.d(96)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(97)} -port {vin:rsc:mgc_in_wire.d(97)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(98)} -port {vin:rsc:mgc_in_wire.d(98)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(99)} -port {vin:rsc:mgc_in_wire.d(99)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(100)} -port {vin:rsc:mgc_in_wire.d(100)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(101)} -port {vin:rsc:mgc_in_wire.d(101)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(102)} -port {vin:rsc:mgc_in_wire.d(102)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(103)} -port {vin:rsc:mgc_in_wire.d(103)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(104)} -port {vin:rsc:mgc_in_wire.d(104)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(105)} -port {vin:rsc:mgc_in_wire.d(105)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(106)} -port {vin:rsc:mgc_in_wire.d(106)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(107)} -port {vin:rsc:mgc_in_wire.d(107)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(108)} -port {vin:rsc:mgc_in_wire.d(108)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(109)} -port {vin:rsc:mgc_in_wire.d(109)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(110)} -port {vin:rsc:mgc_in_wire.d(110)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(111)} -port {vin:rsc:mgc_in_wire.d(111)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(112)} -port {vin:rsc:mgc_in_wire.d(112)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(113)} -port {vin:rsc:mgc_in_wire.d(113)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(114)} -port {vin:rsc:mgc_in_wire.d(114)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(115)} -port {vin:rsc:mgc_in_wire.d(115)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(116)} -port {vin:rsc:mgc_in_wire.d(116)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(117)} -port {vin:rsc:mgc_in_wire.d(117)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(118)} -port {vin:rsc:mgc_in_wire.d(118)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(119)} -port {vin:rsc:mgc_in_wire.d(119)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(120)} -port {vin:rsc:mgc_in_wire.d(120)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(121)} -port {vin:rsc:mgc_in_wire.d(121)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(122)} -port {vin:rsc:mgc_in_wire.d(122)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(123)} -port {vin:rsc:mgc_in_wire.d(123)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(124)} -port {vin:rsc:mgc_in_wire.d(124)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(125)} -port {vin:rsc:mgc_in_wire.d(125)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(126)} -port {vin:rsc:mgc_in_wire.d(126)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(127)} -port {vin:rsc:mgc_in_wire.d(127)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(128)} -port {vin:rsc:mgc_in_wire.d(128)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(129)} -port {vin:rsc:mgc_in_wire.d(129)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(130)} -port {vin:rsc:mgc_in_wire.d(130)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(131)} -port {vin:rsc:mgc_in_wire.d(131)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(132)} -port {vin:rsc:mgc_in_wire.d(132)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(133)} -port {vin:rsc:mgc_in_wire.d(133)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(134)} -port {vin:rsc:mgc_in_wire.d(134)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(135)} -port {vin:rsc:mgc_in_wire.d(135)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(136)} -port {vin:rsc:mgc_in_wire.d(136)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(137)} -port {vin:rsc:mgc_in_wire.d(137)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(138)} -port {vin:rsc:mgc_in_wire.d(138)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(139)} -port {vin:rsc:mgc_in_wire.d(139)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(140)} -port {vin:rsc:mgc_in_wire.d(140)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(141)} -port {vin:rsc:mgc_in_wire.d(141)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(142)} -port {vin:rsc:mgc_in_wire.d(142)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(143)} -port {vin:rsc:mgc_in_wire.d(143)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(144)} -port {vin:rsc:mgc_in_wire.d(144)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(145)} -port {vin:rsc:mgc_in_wire.d(145)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(146)} -port {vin:rsc:mgc_in_wire.d(146)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(147)} -port {vin:rsc:mgc_in_wire.d(147)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(148)} -port {vin:rsc:mgc_in_wire.d(148)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(149)} -port {vin:rsc:mgc_in_wire.d(149)} -attr vt d
load netBundle {vin:rsc:mgc_in_wire.d} 150 {vin:rsc:mgc_in_wire.d(0)} {vin:rsc:mgc_in_wire.d(1)} {vin:rsc:mgc_in_wire.d(2)} {vin:rsc:mgc_in_wire.d(3)} {vin:rsc:mgc_in_wire.d(4)} {vin:rsc:mgc_in_wire.d(5)} {vin:rsc:mgc_in_wire.d(6)} {vin:rsc:mgc_in_wire.d(7)} {vin:rsc:mgc_in_wire.d(8)} {vin:rsc:mgc_in_wire.d(9)} {vin:rsc:mgc_in_wire.d(10)} {vin:rsc:mgc_in_wire.d(11)} {vin:rsc:mgc_in_wire.d(12)} {vin:rsc:mgc_in_wire.d(13)} {vin:rsc:mgc_in_wire.d(14)} {vin:rsc:mgc_in_wire.d(15)} {vin:rsc:mgc_in_wire.d(16)} {vin:rsc:mgc_in_wire.d(17)} {vin:rsc:mgc_in_wire.d(18)} {vin:rsc:mgc_in_wire.d(19)} {vin:rsc:mgc_in_wire.d(20)} {vin:rsc:mgc_in_wire.d(21)} {vin:rsc:mgc_in_wire.d(22)} {vin:rsc:mgc_in_wire.d(23)} {vin:rsc:mgc_in_wire.d(24)} {vin:rsc:mgc_in_wire.d(25)} {vin:rsc:mgc_in_wire.d(26)} {vin:rsc:mgc_in_wire.d(27)} {vin:rsc:mgc_in_wire.d(28)} {vin:rsc:mgc_in_wire.d(29)} {vin:rsc:mgc_in_wire.d(30)} {vin:rsc:mgc_in_wire.d(31)} {vin:rsc:mgc_in_wire.d(32)} {vin:rsc:mgc_in_wire.d(33)} {vin:rsc:mgc_in_wire.d(34)} {vin:rsc:mgc_in_wire.d(35)} {vin:rsc:mgc_in_wire.d(36)} {vin:rsc:mgc_in_wire.d(37)} {vin:rsc:mgc_in_wire.d(38)} {vin:rsc:mgc_in_wire.d(39)} {vin:rsc:mgc_in_wire.d(40)} {vin:rsc:mgc_in_wire.d(41)} {vin:rsc:mgc_in_wire.d(42)} {vin:rsc:mgc_in_wire.d(43)} {vin:rsc:mgc_in_wire.d(44)} {vin:rsc:mgc_in_wire.d(45)} {vin:rsc:mgc_in_wire.d(46)} {vin:rsc:mgc_in_wire.d(47)} {vin:rsc:mgc_in_wire.d(48)} {vin:rsc:mgc_in_wire.d(49)} {vin:rsc:mgc_in_wire.d(50)} {vin:rsc:mgc_in_wire.d(51)} {vin:rsc:mgc_in_wire.d(52)} {vin:rsc:mgc_in_wire.d(53)} {vin:rsc:mgc_in_wire.d(54)} {vin:rsc:mgc_in_wire.d(55)} {vin:rsc:mgc_in_wire.d(56)} {vin:rsc:mgc_in_wire.d(57)} {vin:rsc:mgc_in_wire.d(58)} {vin:rsc:mgc_in_wire.d(59)} {vin:rsc:mgc_in_wire.d(60)} {vin:rsc:mgc_in_wire.d(61)} {vin:rsc:mgc_in_wire.d(62)} {vin:rsc:mgc_in_wire.d(63)} {vin:rsc:mgc_in_wire.d(64)} {vin:rsc:mgc_in_wire.d(65)} {vin:rsc:mgc_in_wire.d(66)} {vin:rsc:mgc_in_wire.d(67)} {vin:rsc:mgc_in_wire.d(68)} {vin:rsc:mgc_in_wire.d(69)} {vin:rsc:mgc_in_wire.d(70)} {vin:rsc:mgc_in_wire.d(71)} {vin:rsc:mgc_in_wire.d(72)} {vin:rsc:mgc_in_wire.d(73)} {vin:rsc:mgc_in_wire.d(74)} {vin:rsc:mgc_in_wire.d(75)} {vin:rsc:mgc_in_wire.d(76)} {vin:rsc:mgc_in_wire.d(77)} {vin:rsc:mgc_in_wire.d(78)} {vin:rsc:mgc_in_wire.d(79)} {vin:rsc:mgc_in_wire.d(80)} {vin:rsc:mgc_in_wire.d(81)} {vin:rsc:mgc_in_wire.d(82)} {vin:rsc:mgc_in_wire.d(83)} {vin:rsc:mgc_in_wire.d(84)} {vin:rsc:mgc_in_wire.d(85)} {vin:rsc:mgc_in_wire.d(86)} {vin:rsc:mgc_in_wire.d(87)} {vin:rsc:mgc_in_wire.d(88)} {vin:rsc:mgc_in_wire.d(89)} {vin:rsc:mgc_in_wire.d(90)} {vin:rsc:mgc_in_wire.d(91)} {vin:rsc:mgc_in_wire.d(92)} {vin:rsc:mgc_in_wire.d(93)} {vin:rsc:mgc_in_wire.d(94)} {vin:rsc:mgc_in_wire.d(95)} {vin:rsc:mgc_in_wire.d(96)} {vin:rsc:mgc_in_wire.d(97)} {vin:rsc:mgc_in_wire.d(98)} {vin:rsc:mgc_in_wire.d(99)} {vin:rsc:mgc_in_wire.d(100)} {vin:rsc:mgc_in_wire.d(101)} {vin:rsc:mgc_in_wire.d(102)} {vin:rsc:mgc_in_wire.d(103)} {vin:rsc:mgc_in_wire.d(104)} {vin:rsc:mgc_in_wire.d(105)} {vin:rsc:mgc_in_wire.d(106)} {vin:rsc:mgc_in_wire.d(107)} {vin:rsc:mgc_in_wire.d(108)} {vin:rsc:mgc_in_wire.d(109)} {vin:rsc:mgc_in_wire.d(110)} {vin:rsc:mgc_in_wire.d(111)} {vin:rsc:mgc_in_wire.d(112)} {vin:rsc:mgc_in_wire.d(113)} {vin:rsc:mgc_in_wire.d(114)} {vin:rsc:mgc_in_wire.d(115)} {vin:rsc:mgc_in_wire.d(116)} {vin:rsc:mgc_in_wire.d(117)} {vin:rsc:mgc_in_wire.d(118)} {vin:rsc:mgc_in_wire.d(119)} {vin:rsc:mgc_in_wire.d(120)} {vin:rsc:mgc_in_wire.d(121)} {vin:rsc:mgc_in_wire.d(122)} {vin:rsc:mgc_in_wire.d(123)} {vin:rsc:mgc_in_wire.d(124)} {vin:rsc:mgc_in_wire.d(125)} {vin:rsc:mgc_in_wire.d(126)} {vin:rsc:mgc_in_wire.d(127)} {vin:rsc:mgc_in_wire.d(128)} {vin:rsc:mgc_in_wire.d(129)} {vin:rsc:mgc_in_wire.d(130)} {vin:rsc:mgc_in_wire.d(131)} {vin:rsc:mgc_in_wire.d(132)} {vin:rsc:mgc_in_wire.d(133)} {vin:rsc:mgc_in_wire.d(134)} {vin:rsc:mgc_in_wire.d(135)} {vin:rsc:mgc_in_wire.d(136)} {vin:rsc:mgc_in_wire.d(137)} {vin:rsc:mgc_in_wire.d(138)} {vin:rsc:mgc_in_wire.d(139)} {vin:rsc:mgc_in_wire.d(140)} {vin:rsc:mgc_in_wire.d(141)} {vin:rsc:mgc_in_wire.d(142)} {vin:rsc:mgc_in_wire.d(143)} {vin:rsc:mgc_in_wire.d(144)} {vin:rsc:mgc_in_wire.d(145)} {vin:rsc:mgc_in_wire.d(146)} {vin:rsc:mgc_in_wire.d(147)} {vin:rsc:mgc_in_wire.d(148)} {vin:rsc:mgc_in_wire.d(149)} -attr xrf 2280 -attr oid 327 -attr vt d -attr @path {/mean_vga/mean_vga:core/vin:rsc:mgc_in_wire.d}
load net {vout:rsc:mgc_out_stdreg.d(0)} -attr vt d
load net {vout:rsc:mgc_out_stdreg.d(1)} -attr vt d
load net {vout:rsc:mgc_out_stdreg.d(2)} -attr vt d
load net {vout:rsc:mgc_out_stdreg.d(3)} -attr vt d
load net {vout:rsc:mgc_out_stdreg.d(4)} -attr vt d
load net {vout:rsc:mgc_out_stdreg.d(5)} -attr vt d
load net {vout:rsc:mgc_out_stdreg.d(6)} -attr vt d
load net {vout:rsc:mgc_out_stdreg.d(7)} -attr vt d
load net {vout:rsc:mgc_out_stdreg.d(8)} -attr vt d
load net {vout:rsc:mgc_out_stdreg.d(9)} -attr vt d
load net {vout:rsc:mgc_out_stdreg.d(10)} -attr vt d
load net {vout:rsc:mgc_out_stdreg.d(11)} -attr vt d
load net {vout:rsc:mgc_out_stdreg.d(12)} -attr vt d
load net {vout:rsc:mgc_out_stdreg.d(13)} -attr vt d
load net {vout:rsc:mgc_out_stdreg.d(14)} -attr vt d
load net {vout:rsc:mgc_out_stdreg.d(15)} -attr vt d
load net {vout:rsc:mgc_out_stdreg.d(16)} -attr vt d
load net {vout:rsc:mgc_out_stdreg.d(17)} -attr vt d
load net {vout:rsc:mgc_out_stdreg.d(18)} -attr vt d
load net {vout:rsc:mgc_out_stdreg.d(19)} -attr vt d
load net {vout:rsc:mgc_out_stdreg.d(20)} -attr vt d
load net {vout:rsc:mgc_out_stdreg.d(21)} -attr vt d
load net {vout:rsc:mgc_out_stdreg.d(22)} -attr vt d
load net {vout:rsc:mgc_out_stdreg.d(23)} -attr vt d
load net {vout:rsc:mgc_out_stdreg.d(24)} -attr vt d
load net {vout:rsc:mgc_out_stdreg.d(25)} -attr vt d
load net {vout:rsc:mgc_out_stdreg.d(26)} -attr vt d
load net {vout:rsc:mgc_out_stdreg.d(27)} -attr vt d
load net {vout:rsc:mgc_out_stdreg.d(28)} -attr vt d
load net {vout:rsc:mgc_out_stdreg.d(29)} -attr vt d
load netBundle {vout:rsc:mgc_out_stdreg.d} 30 {vout:rsc:mgc_out_stdreg.d(0)} {vout:rsc:mgc_out_stdreg.d(1)} {vout:rsc:mgc_out_stdreg.d(2)} {vout:rsc:mgc_out_stdreg.d(3)} {vout:rsc:mgc_out_stdreg.d(4)} {vout:rsc:mgc_out_stdreg.d(5)} {vout:rsc:mgc_out_stdreg.d(6)} {vout:rsc:mgc_out_stdreg.d(7)} {vout:rsc:mgc_out_stdreg.d(8)} {vout:rsc:mgc_out_stdreg.d(9)} {vout:rsc:mgc_out_stdreg.d(10)} {vout:rsc:mgc_out_stdreg.d(11)} {vout:rsc:mgc_out_stdreg.d(12)} {vout:rsc:mgc_out_stdreg.d(13)} {vout:rsc:mgc_out_stdreg.d(14)} {vout:rsc:mgc_out_stdreg.d(15)} {vout:rsc:mgc_out_stdreg.d(16)} {vout:rsc:mgc_out_stdreg.d(17)} {vout:rsc:mgc_out_stdreg.d(18)} {vout:rsc:mgc_out_stdreg.d(19)} {vout:rsc:mgc_out_stdreg.d(20)} {vout:rsc:mgc_out_stdreg.d(21)} {vout:rsc:mgc_out_stdreg.d(22)} {vout:rsc:mgc_out_stdreg.d(23)} {vout:rsc:mgc_out_stdreg.d(24)} {vout:rsc:mgc_out_stdreg.d(25)} {vout:rsc:mgc_out_stdreg.d(26)} {vout:rsc:mgc_out_stdreg.d(27)} {vout:rsc:mgc_out_stdreg.d(28)} {vout:rsc:mgc_out_stdreg.d(29)} -attr xrf 2281 -attr oid 328 -attr vt d -attr @path {/mean_vga/mean_vga:core/vout:rsc:mgc_out_stdreg.d}
load net {reg(vout:rsc:mgc_out_stdreg.d).tmp#3(0)} -port {vout:rsc:mgc_out_stdreg.d(0)} -attr vt d -attr @path {/mean_vga/mean_vga:core/vout:rsc:mgc_out_stdreg.d}
load net {reg(vout:rsc:mgc_out_stdreg.d).tmp#3(1)} -port {vout:rsc:mgc_out_stdreg.d(1)} -attr vt d -attr @path {/mean_vga/mean_vga:core/vout:rsc:mgc_out_stdreg.d}
load net {reg(vout:rsc:mgc_out_stdreg.d).tmp#3(2)} -port {vout:rsc:mgc_out_stdreg.d(2)} -attr vt d -attr @path {/mean_vga/mean_vga:core/vout:rsc:mgc_out_stdreg.d}
load net {reg(vout:rsc:mgc_out_stdreg.d).tmp#3(3)} -port {vout:rsc:mgc_out_stdreg.d(3)} -attr vt d -attr @path {/mean_vga/mean_vga:core/vout:rsc:mgc_out_stdreg.d}
load net {reg(vout:rsc:mgc_out_stdreg.d).tmp#3(4)} -port {vout:rsc:mgc_out_stdreg.d(4)} -attr vt d -attr @path {/mean_vga/mean_vga:core/vout:rsc:mgc_out_stdreg.d}
load net {reg(vout:rsc:mgc_out_stdreg.d).tmp#3(5)} -port {vout:rsc:mgc_out_stdreg.d(5)} -attr vt d -attr @path {/mean_vga/mean_vga:core/vout:rsc:mgc_out_stdreg.d}
load net {reg(vout:rsc:mgc_out_stdreg.d).tmp#3(6)} -port {vout:rsc:mgc_out_stdreg.d(6)} -attr vt d -attr @path {/mean_vga/mean_vga:core/vout:rsc:mgc_out_stdreg.d}
load net {reg(vout:rsc:mgc_out_stdreg.d).tmp#3(7)} -port {vout:rsc:mgc_out_stdreg.d(7)} -attr vt d -attr @path {/mean_vga/mean_vga:core/vout:rsc:mgc_out_stdreg.d}
load net {reg(vout:rsc:mgc_out_stdreg.d).tmp#3(8)} -port {vout:rsc:mgc_out_stdreg.d(8)} -attr vt d -attr @path {/mean_vga/mean_vga:core/vout:rsc:mgc_out_stdreg.d}
load net {reg(vout:rsc:mgc_out_stdreg.d).tmp#3(9)} -port {vout:rsc:mgc_out_stdreg.d(9)} -attr vt d -attr @path {/mean_vga/mean_vga:core/vout:rsc:mgc_out_stdreg.d}
load net {reg(vout:rsc:mgc_out_stdreg.d).tmp#2(0)} -port {vout:rsc:mgc_out_stdreg.d(10)} -attr vt d -attr @path {/mean_vga/mean_vga:core/vout:rsc:mgc_out_stdreg.d}
load net {reg(vout:rsc:mgc_out_stdreg.d).tmp#2(1)} -port {vout:rsc:mgc_out_stdreg.d(11)} -attr vt d -attr @path {/mean_vga/mean_vga:core/vout:rsc:mgc_out_stdreg.d}
load net {reg(vout:rsc:mgc_out_stdreg.d).tmp#2(2)} -port {vout:rsc:mgc_out_stdreg.d(12)} -attr vt d -attr @path {/mean_vga/mean_vga:core/vout:rsc:mgc_out_stdreg.d}
load net {reg(vout:rsc:mgc_out_stdreg.d).tmp#2(3)} -port {vout:rsc:mgc_out_stdreg.d(13)} -attr vt d -attr @path {/mean_vga/mean_vga:core/vout:rsc:mgc_out_stdreg.d}
load net {reg(vout:rsc:mgc_out_stdreg.d).tmp#2(4)} -port {vout:rsc:mgc_out_stdreg.d(14)} -attr vt d -attr @path {/mean_vga/mean_vga:core/vout:rsc:mgc_out_stdreg.d}
load net {reg(vout:rsc:mgc_out_stdreg.d).tmp#2(5)} -port {vout:rsc:mgc_out_stdreg.d(15)} -attr vt d -attr @path {/mean_vga/mean_vga:core/vout:rsc:mgc_out_stdreg.d}
load net {reg(vout:rsc:mgc_out_stdreg.d).tmp#1(0)} -port {vout:rsc:mgc_out_stdreg.d(16)} -attr vt d -attr @path {/mean_vga/mean_vga:core/vout:rsc:mgc_out_stdreg.d}
load net {reg(vout:rsc:mgc_out_stdreg.d).tmp#1(1)} -port {vout:rsc:mgc_out_stdreg.d(17)} -attr vt d -attr @path {/mean_vga/mean_vga:core/vout:rsc:mgc_out_stdreg.d}
load net {reg(vout:rsc:mgc_out_stdreg.d).tmp#1(2)} -port {vout:rsc:mgc_out_stdreg.d(18)} -attr vt d -attr @path {/mean_vga/mean_vga:core/vout:rsc:mgc_out_stdreg.d}
load net {reg(vout:rsc:mgc_out_stdreg.d).tmp#1(3)} -port {vout:rsc:mgc_out_stdreg.d(19)} -attr vt d -attr @path {/mean_vga/mean_vga:core/vout:rsc:mgc_out_stdreg.d}
load net {reg(vout:rsc:mgc_out_stdreg.d).tmp(0)} -port {vout:rsc:mgc_out_stdreg.d(20)} -attr vt d -attr @path {/mean_vga/mean_vga:core/vout:rsc:mgc_out_stdreg.d}
load net {reg(vout:rsc:mgc_out_stdreg.d).tmp(1)} -port {vout:rsc:mgc_out_stdreg.d(21)} -attr vt d -attr @path {/mean_vga/mean_vga:core/vout:rsc:mgc_out_stdreg.d}
load net {reg(vout:rsc:mgc_out_stdreg.d).tmp(2)} -port {vout:rsc:mgc_out_stdreg.d(22)} -attr vt d -attr @path {/mean_vga/mean_vga:core/vout:rsc:mgc_out_stdreg.d}
load net {reg(vout:rsc:mgc_out_stdreg.d).tmp(3)} -port {vout:rsc:mgc_out_stdreg.d(23)} -attr vt d -attr @path {/mean_vga/mean_vga:core/vout:rsc:mgc_out_stdreg.d}
load net {reg(vout:rsc:mgc_out_stdreg.d).tmp(4)} -port {vout:rsc:mgc_out_stdreg.d(24)} -attr vt d -attr @path {/mean_vga/mean_vga:core/vout:rsc:mgc_out_stdreg.d}
load net {reg(vout:rsc:mgc_out_stdreg.d).tmp(5)} -port {vout:rsc:mgc_out_stdreg.d(25)} -attr vt d -attr @path {/mean_vga/mean_vga:core/vout:rsc:mgc_out_stdreg.d}
load net {reg(vout:rsc:mgc_out_stdreg.d).tmp(6)} -port {vout:rsc:mgc_out_stdreg.d(26)} -attr vt d -attr @path {/mean_vga/mean_vga:core/vout:rsc:mgc_out_stdreg.d}
load net {reg(vout:rsc:mgc_out_stdreg.d).tmp(7)} -port {vout:rsc:mgc_out_stdreg.d(27)} -attr vt d -attr @path {/mean_vga/mean_vga:core/vout:rsc:mgc_out_stdreg.d}
load net {reg(vout:rsc:mgc_out_stdreg.d).tmp(8)} -port {vout:rsc:mgc_out_stdreg.d(28)} -attr vt d -attr @path {/mean_vga/mean_vga:core/vout:rsc:mgc_out_stdreg.d}
load net {reg(vout:rsc:mgc_out_stdreg.d).tmp(9)} -port {vout:rsc:mgc_out_stdreg.d(29)} -attr vt d -attr @path {/mean_vga/mean_vga:core/vout:rsc:mgc_out_stdreg.d}
load inst "reg(regs.regs(2).sva#1)" "reg(150,1,1,-1,0)" "INTERFACE" -attr xrf 2282 -attr oid 329 -attr vt dc -attr @path {/mean_vga/mean_vga:core/reg(regs.regs(2).sva#1)}
load net {reg(regs.regs(0).sva).cse(0)} -pin  "reg(regs.regs(2).sva#1)" {D(0)} -attr vt d -attr @path {/mean_vga/mean_vga:core/reg(regs.regs(0).sva).cse}
load net {reg(regs.regs(0).sva).cse(1)} -pin  "reg(regs.regs(2).sva#1)" {D(1)} -attr vt d -attr @path {/mean_vga/mean_vga:core/reg(regs.regs(0).sva).cse}
load net {reg(regs.regs(0).sva).cse(2)} -pin  "reg(regs.regs(2).sva#1)" {D(2)} -attr vt d -attr @path {/mean_vga/mean_vga:core/reg(regs.regs(0).sva).cse}
load net {reg(regs.regs(0).sva).cse(3)} -pin  "reg(regs.regs(2).sva#1)" {D(3)} -attr vt d -attr @path {/mean_vga/mean_vga:core/reg(regs.regs(0).sva).cse}
load net {reg(regs.regs(0).sva).cse(4)} -pin  "reg(regs.regs(2).sva#1)" {D(4)} -attr vt d -attr @path {/mean_vga/mean_vga:core/reg(regs.regs(0).sva).cse}
load net {reg(regs.regs(0).sva).cse(5)} -pin  "reg(regs.regs(2).sva#1)" {D(5)} -attr vt d -attr @path {/mean_vga/mean_vga:core/reg(regs.regs(0).sva).cse}
load net {reg(regs.regs(0).sva).cse(6)} -pin  "reg(regs.regs(2).sva#1)" {D(6)} -attr vt d -attr @path {/mean_vga/mean_vga:core/reg(regs.regs(0).sva).cse}
load net {reg(regs.regs(0).sva).cse(7)} -pin  "reg(regs.regs(2).sva#1)" {D(7)} -attr vt d -attr @path {/mean_vga/mean_vga:core/reg(regs.regs(0).sva).cse}
load net {reg(regs.regs(0).sva).cse(8)} -pin  "reg(regs.regs(2).sva#1)" {D(8)} -attr vt d -attr @path {/mean_vga/mean_vga:core/reg(regs.regs(0).sva).cse}
load net {reg(regs.regs(0).sva).cse(9)} -pin  "reg(regs.regs(2).sva#1)" {D(9)} -attr vt d -attr @path {/mean_vga/mean_vga:core/reg(regs.regs(0).sva).cse}
load net {reg(regs.regs(0).sva).cse(10)} -pin  "reg(regs.regs(2).sva#1)" {D(10)} -attr vt d -attr @path {/mean_vga/mean_vga:core/reg(regs.regs(0).sva).cse}
load net {reg(regs.regs(0).sva).cse(11)} -pin  "reg(regs.regs(2).sva#1)" {D(11)} -attr vt d -attr @path {/mean_vga/mean_vga:core/reg(regs.regs(0).sva).cse}
load net {reg(regs.regs(0).sva).cse(12)} -pin  "reg(regs.regs(2).sva#1)" {D(12)} -attr vt d -attr @path {/mean_vga/mean_vga:core/reg(regs.regs(0).sva).cse}
load net {reg(regs.regs(0).sva).cse(13)} -pin  "reg(regs.regs(2).sva#1)" {D(13)} -attr vt d -attr @path {/mean_vga/mean_vga:core/reg(regs.regs(0).sva).cse}
load net {reg(regs.regs(0).sva).cse(14)} -pin  "reg(regs.regs(2).sva#1)" {D(14)} -attr vt d -attr @path {/mean_vga/mean_vga:core/reg(regs.regs(0).sva).cse}
load net {reg(regs.regs(0).sva).cse(15)} -pin  "reg(regs.regs(2).sva#1)" {D(15)} -attr vt d -attr @path {/mean_vga/mean_vga:core/reg(regs.regs(0).sva).cse}
load net {reg(regs.regs(0).sva).cse(16)} -pin  "reg(regs.regs(2).sva#1)" {D(16)} -attr vt d -attr @path {/mean_vga/mean_vga:core/reg(regs.regs(0).sva).cse}
load net {reg(regs.regs(0).sva).cse(17)} -pin  "reg(regs.regs(2).sva#1)" {D(17)} -attr vt d -attr @path {/mean_vga/mean_vga:core/reg(regs.regs(0).sva).cse}
load net {reg(regs.regs(0).sva).cse(18)} -pin  "reg(regs.regs(2).sva#1)" {D(18)} -attr vt d -attr @path {/mean_vga/mean_vga:core/reg(regs.regs(0).sva).cse}
load net {reg(regs.regs(0).sva).cse(19)} -pin  "reg(regs.regs(2).sva#1)" {D(19)} -attr vt d -attr @path {/mean_vga/mean_vga:core/reg(regs.regs(0).sva).cse}
load net {reg(regs.regs(0).sva).cse(20)} -pin  "reg(regs.regs(2).sva#1)" {D(20)} -attr vt d -attr @path {/mean_vga/mean_vga:core/reg(regs.regs(0).sva).cse}
load net {reg(regs.regs(0).sva).cse(21)} -pin  "reg(regs.regs(2).sva#1)" {D(21)} -attr vt d -attr @path {/mean_vga/mean_vga:core/reg(regs.regs(0).sva).cse}
load net {reg(regs.regs(0).sva).cse(22)} -pin  "reg(regs.regs(2).sva#1)" {D(22)} -attr vt d -attr @path {/mean_vga/mean_vga:core/reg(regs.regs(0).sva).cse}
load net {reg(regs.regs(0).sva).cse(23)} -pin  "reg(regs.regs(2).sva#1)" {D(23)} -attr vt d -attr @path {/mean_vga/mean_vga:core/reg(regs.regs(0).sva).cse}
load net {reg(regs.regs(0).sva).cse(24)} -pin  "reg(regs.regs(2).sva#1)" {D(24)} -attr vt d -attr @path {/mean_vga/mean_vga:core/reg(regs.regs(0).sva).cse}
load net {reg(regs.regs(0).sva).cse(25)} -pin  "reg(regs.regs(2).sva#1)" {D(25)} -attr vt d -attr @path {/mean_vga/mean_vga:core/reg(regs.regs(0).sva).cse}
load net {reg(regs.regs(0).sva).cse(26)} -pin  "reg(regs.regs(2).sva#1)" {D(26)} -attr vt d -attr @path {/mean_vga/mean_vga:core/reg(regs.regs(0).sva).cse}
load net {reg(regs.regs(0).sva).cse(27)} -pin  "reg(regs.regs(2).sva#1)" {D(27)} -attr vt d -attr @path {/mean_vga/mean_vga:core/reg(regs.regs(0).sva).cse}
load net {reg(regs.regs(0).sva).cse(28)} -pin  "reg(regs.regs(2).sva#1)" {D(28)} -attr vt d -attr @path {/mean_vga/mean_vga:core/reg(regs.regs(0).sva).cse}
load net {reg(regs.regs(0).sva).cse(29)} -pin  "reg(regs.regs(2).sva#1)" {D(29)} -attr vt d -attr @path {/mean_vga/mean_vga:core/reg(regs.regs(0).sva).cse}
load net {reg(regs.regs(0).sva).cse(30)} -pin  "reg(regs.regs(2).sva#1)" {D(30)} -attr vt d -attr @path {/mean_vga/mean_vga:core/reg(regs.regs(0).sva).cse}
load net {reg(regs.regs(0).sva).cse(31)} -pin  "reg(regs.regs(2).sva#1)" {D(31)} -attr vt d -attr @path {/mean_vga/mean_vga:core/reg(regs.regs(0).sva).cse}
load net {reg(regs.regs(0).sva).cse(32)} -pin  "reg(regs.regs(2).sva#1)" {D(32)} -attr vt d -attr @path {/mean_vga/mean_vga:core/reg(regs.regs(0).sva).cse}
load net {reg(regs.regs(0).sva).cse(33)} -pin  "reg(regs.regs(2).sva#1)" {D(33)} -attr vt d -attr @path {/mean_vga/mean_vga:core/reg(regs.regs(0).sva).cse}
load net {reg(regs.regs(0).sva).cse(34)} -pin  "reg(regs.regs(2).sva#1)" {D(34)} -attr vt d -attr @path {/mean_vga/mean_vga:core/reg(regs.regs(0).sva).cse}
load net {reg(regs.regs(0).sva).cse(35)} -pin  "reg(regs.regs(2).sva#1)" {D(35)} -attr vt d -attr @path {/mean_vga/mean_vga:core/reg(regs.regs(0).sva).cse}
load net {reg(regs.regs(0).sva).cse(36)} -pin  "reg(regs.regs(2).sva#1)" {D(36)} -attr vt d -attr @path {/mean_vga/mean_vga:core/reg(regs.regs(0).sva).cse}
load net {reg(regs.regs(0).sva).cse(37)} -pin  "reg(regs.regs(2).sva#1)" {D(37)} -attr vt d -attr @path {/mean_vga/mean_vga:core/reg(regs.regs(0).sva).cse}
load net {reg(regs.regs(0).sva).cse(38)} -pin  "reg(regs.regs(2).sva#1)" {D(38)} -attr vt d -attr @path {/mean_vga/mean_vga:core/reg(regs.regs(0).sva).cse}
load net {reg(regs.regs(0).sva).cse(39)} -pin  "reg(regs.regs(2).sva#1)" {D(39)} -attr vt d -attr @path {/mean_vga/mean_vga:core/reg(regs.regs(0).sva).cse}
load net {reg(regs.regs(0).sva).cse(40)} -pin  "reg(regs.regs(2).sva#1)" {D(40)} -attr vt d -attr @path {/mean_vga/mean_vga:core/reg(regs.regs(0).sva).cse}
load net {reg(regs.regs(0).sva).cse(41)} -pin  "reg(regs.regs(2).sva#1)" {D(41)} -attr vt d -attr @path {/mean_vga/mean_vga:core/reg(regs.regs(0).sva).cse}
load net {reg(regs.regs(0).sva).cse(42)} -pin  "reg(regs.regs(2).sva#1)" {D(42)} -attr vt d -attr @path {/mean_vga/mean_vga:core/reg(regs.regs(0).sva).cse}
load net {reg(regs.regs(0).sva).cse(43)} -pin  "reg(regs.regs(2).sva#1)" {D(43)} -attr vt d -attr @path {/mean_vga/mean_vga:core/reg(regs.regs(0).sva).cse}
load net {reg(regs.regs(0).sva).cse(44)} -pin  "reg(regs.regs(2).sva#1)" {D(44)} -attr vt d -attr @path {/mean_vga/mean_vga:core/reg(regs.regs(0).sva).cse}
load net {reg(regs.regs(0).sva).cse(45)} -pin  "reg(regs.regs(2).sva#1)" {D(45)} -attr vt d -attr @path {/mean_vga/mean_vga:core/reg(regs.regs(0).sva).cse}
load net {reg(regs.regs(0).sva).cse(46)} -pin  "reg(regs.regs(2).sva#1)" {D(46)} -attr vt d -attr @path {/mean_vga/mean_vga:core/reg(regs.regs(0).sva).cse}
load net {reg(regs.regs(0).sva).cse(47)} -pin  "reg(regs.regs(2).sva#1)" {D(47)} -attr vt d -attr @path {/mean_vga/mean_vga:core/reg(regs.regs(0).sva).cse}
load net {reg(regs.regs(0).sva).cse(48)} -pin  "reg(regs.regs(2).sva#1)" {D(48)} -attr vt d -attr @path {/mean_vga/mean_vga:core/reg(regs.regs(0).sva).cse}
load net {reg(regs.regs(0).sva).cse(49)} -pin  "reg(regs.regs(2).sva#1)" {D(49)} -attr vt d -attr @path {/mean_vga/mean_vga:core/reg(regs.regs(0).sva).cse}
load net {reg(regs.regs(0).sva).cse(50)} -pin  "reg(regs.regs(2).sva#1)" {D(50)} -attr vt d -attr @path {/mean_vga/mean_vga:core/reg(regs.regs(0).sva).cse}
load net {reg(regs.regs(0).sva).cse(51)} -pin  "reg(regs.regs(2).sva#1)" {D(51)} -attr vt d -attr @path {/mean_vga/mean_vga:core/reg(regs.regs(0).sva).cse}
load net {reg(regs.regs(0).sva).cse(52)} -pin  "reg(regs.regs(2).sva#1)" {D(52)} -attr vt d -attr @path {/mean_vga/mean_vga:core/reg(regs.regs(0).sva).cse}
load net {reg(regs.regs(0).sva).cse(53)} -pin  "reg(regs.regs(2).sva#1)" {D(53)} -attr vt d -attr @path {/mean_vga/mean_vga:core/reg(regs.regs(0).sva).cse}
load net {reg(regs.regs(0).sva).cse(54)} -pin  "reg(regs.regs(2).sva#1)" {D(54)} -attr vt d -attr @path {/mean_vga/mean_vga:core/reg(regs.regs(0).sva).cse}
load net {reg(regs.regs(0).sva).cse(55)} -pin  "reg(regs.regs(2).sva#1)" {D(55)} -attr vt d -attr @path {/mean_vga/mean_vga:core/reg(regs.regs(0).sva).cse}
load net {reg(regs.regs(0).sva).cse(56)} -pin  "reg(regs.regs(2).sva#1)" {D(56)} -attr vt d -attr @path {/mean_vga/mean_vga:core/reg(regs.regs(0).sva).cse}
load net {reg(regs.regs(0).sva).cse(57)} -pin  "reg(regs.regs(2).sva#1)" {D(57)} -attr vt d -attr @path {/mean_vga/mean_vga:core/reg(regs.regs(0).sva).cse}
load net {reg(regs.regs(0).sva).cse(58)} -pin  "reg(regs.regs(2).sva#1)" {D(58)} -attr vt d -attr @path {/mean_vga/mean_vga:core/reg(regs.regs(0).sva).cse}
load net {reg(regs.regs(0).sva).cse(59)} -pin  "reg(regs.regs(2).sva#1)" {D(59)} -attr vt d -attr @path {/mean_vga/mean_vga:core/reg(regs.regs(0).sva).cse}
load net {reg(regs.regs(0).sva).cse(60)} -pin  "reg(regs.regs(2).sva#1)" {D(60)} -attr vt d -attr @path {/mean_vga/mean_vga:core/reg(regs.regs(0).sva).cse}
load net {reg(regs.regs(0).sva).cse(61)} -pin  "reg(regs.regs(2).sva#1)" {D(61)} -attr vt d -attr @path {/mean_vga/mean_vga:core/reg(regs.regs(0).sva).cse}
load net {reg(regs.regs(0).sva).cse(62)} -pin  "reg(regs.regs(2).sva#1)" {D(62)} -attr vt d -attr @path {/mean_vga/mean_vga:core/reg(regs.regs(0).sva).cse}
load net {reg(regs.regs(0).sva).cse(63)} -pin  "reg(regs.regs(2).sva#1)" {D(63)} -attr vt d -attr @path {/mean_vga/mean_vga:core/reg(regs.regs(0).sva).cse}
load net {reg(regs.regs(0).sva).cse(64)} -pin  "reg(regs.regs(2).sva#1)" {D(64)} -attr vt d -attr @path {/mean_vga/mean_vga:core/reg(regs.regs(0).sva).cse}
load net {reg(regs.regs(0).sva).cse(65)} -pin  "reg(regs.regs(2).sva#1)" {D(65)} -attr vt d -attr @path {/mean_vga/mean_vga:core/reg(regs.regs(0).sva).cse}
load net {reg(regs.regs(0).sva).cse(66)} -pin  "reg(regs.regs(2).sva#1)" {D(66)} -attr vt d -attr @path {/mean_vga/mean_vga:core/reg(regs.regs(0).sva).cse}
load net {reg(regs.regs(0).sva).cse(67)} -pin  "reg(regs.regs(2).sva#1)" {D(67)} -attr vt d -attr @path {/mean_vga/mean_vga:core/reg(regs.regs(0).sva).cse}
load net {reg(regs.regs(0).sva).cse(68)} -pin  "reg(regs.regs(2).sva#1)" {D(68)} -attr vt d -attr @path {/mean_vga/mean_vga:core/reg(regs.regs(0).sva).cse}
load net {reg(regs.regs(0).sva).cse(69)} -pin  "reg(regs.regs(2).sva#1)" {D(69)} -attr vt d -attr @path {/mean_vga/mean_vga:core/reg(regs.regs(0).sva).cse}
load net {reg(regs.regs(0).sva).cse(70)} -pin  "reg(regs.regs(2).sva#1)" {D(70)} -attr vt d -attr @path {/mean_vga/mean_vga:core/reg(regs.regs(0).sva).cse}
load net {reg(regs.regs(0).sva).cse(71)} -pin  "reg(regs.regs(2).sva#1)" {D(71)} -attr vt d -attr @path {/mean_vga/mean_vga:core/reg(regs.regs(0).sva).cse}
load net {reg(regs.regs(0).sva).cse(72)} -pin  "reg(regs.regs(2).sva#1)" {D(72)} -attr vt d -attr @path {/mean_vga/mean_vga:core/reg(regs.regs(0).sva).cse}
load net {reg(regs.regs(0).sva).cse(73)} -pin  "reg(regs.regs(2).sva#1)" {D(73)} -attr vt d -attr @path {/mean_vga/mean_vga:core/reg(regs.regs(0).sva).cse}
load net {reg(regs.regs(0).sva).cse(74)} -pin  "reg(regs.regs(2).sva#1)" {D(74)} -attr vt d -attr @path {/mean_vga/mean_vga:core/reg(regs.regs(0).sva).cse}
load net {reg(regs.regs(0).sva).cse(75)} -pin  "reg(regs.regs(2).sva#1)" {D(75)} -attr vt d -attr @path {/mean_vga/mean_vga:core/reg(regs.regs(0).sva).cse}
load net {reg(regs.regs(0).sva).cse(76)} -pin  "reg(regs.regs(2).sva#1)" {D(76)} -attr vt d -attr @path {/mean_vga/mean_vga:core/reg(regs.regs(0).sva).cse}
load net {reg(regs.regs(0).sva).cse(77)} -pin  "reg(regs.regs(2).sva#1)" {D(77)} -attr vt d -attr @path {/mean_vga/mean_vga:core/reg(regs.regs(0).sva).cse}
load net {reg(regs.regs(0).sva).cse(78)} -pin  "reg(regs.regs(2).sva#1)" {D(78)} -attr vt d -attr @path {/mean_vga/mean_vga:core/reg(regs.regs(0).sva).cse}
load net {reg(regs.regs(0).sva).cse(79)} -pin  "reg(regs.regs(2).sva#1)" {D(79)} -attr vt d -attr @path {/mean_vga/mean_vga:core/reg(regs.regs(0).sva).cse}
load net {reg(regs.regs(0).sva).cse(80)} -pin  "reg(regs.regs(2).sva#1)" {D(80)} -attr vt d -attr @path {/mean_vga/mean_vga:core/reg(regs.regs(0).sva).cse}
load net {reg(regs.regs(0).sva).cse(81)} -pin  "reg(regs.regs(2).sva#1)" {D(81)} -attr vt d -attr @path {/mean_vga/mean_vga:core/reg(regs.regs(0).sva).cse}
load net {reg(regs.regs(0).sva).cse(82)} -pin  "reg(regs.regs(2).sva#1)" {D(82)} -attr vt d -attr @path {/mean_vga/mean_vga:core/reg(regs.regs(0).sva).cse}
load net {reg(regs.regs(0).sva).cse(83)} -pin  "reg(regs.regs(2).sva#1)" {D(83)} -attr vt d -attr @path {/mean_vga/mean_vga:core/reg(regs.regs(0).sva).cse}
load net {reg(regs.regs(0).sva).cse(84)} -pin  "reg(regs.regs(2).sva#1)" {D(84)} -attr vt d -attr @path {/mean_vga/mean_vga:core/reg(regs.regs(0).sva).cse}
load net {reg(regs.regs(0).sva).cse(85)} -pin  "reg(regs.regs(2).sva#1)" {D(85)} -attr vt d -attr @path {/mean_vga/mean_vga:core/reg(regs.regs(0).sva).cse}
load net {reg(regs.regs(0).sva).cse(86)} -pin  "reg(regs.regs(2).sva#1)" {D(86)} -attr vt d -attr @path {/mean_vga/mean_vga:core/reg(regs.regs(0).sva).cse}
load net {reg(regs.regs(0).sva).cse(87)} -pin  "reg(regs.regs(2).sva#1)" {D(87)} -attr vt d -attr @path {/mean_vga/mean_vga:core/reg(regs.regs(0).sva).cse}
load net {reg(regs.regs(0).sva).cse(88)} -pin  "reg(regs.regs(2).sva#1)" {D(88)} -attr vt d -attr @path {/mean_vga/mean_vga:core/reg(regs.regs(0).sva).cse}
load net {reg(regs.regs(0).sva).cse(89)} -pin  "reg(regs.regs(2).sva#1)" {D(89)} -attr vt d -attr @path {/mean_vga/mean_vga:core/reg(regs.regs(0).sva).cse}
load net {reg(regs.regs(0).sva).cse(90)} -pin  "reg(regs.regs(2).sva#1)" {D(90)} -attr vt d -attr @path {/mean_vga/mean_vga:core/reg(regs.regs(0).sva).cse}
load net {reg(regs.regs(0).sva).cse(91)} -pin  "reg(regs.regs(2).sva#1)" {D(91)} -attr vt d -attr @path {/mean_vga/mean_vga:core/reg(regs.regs(0).sva).cse}
load net {reg(regs.regs(0).sva).cse(92)} -pin  "reg(regs.regs(2).sva#1)" {D(92)} -attr vt d -attr @path {/mean_vga/mean_vga:core/reg(regs.regs(0).sva).cse}
load net {reg(regs.regs(0).sva).cse(93)} -pin  "reg(regs.regs(2).sva#1)" {D(93)} -attr vt d -attr @path {/mean_vga/mean_vga:core/reg(regs.regs(0).sva).cse}
load net {reg(regs.regs(0).sva).cse(94)} -pin  "reg(regs.regs(2).sva#1)" {D(94)} -attr vt d -attr @path {/mean_vga/mean_vga:core/reg(regs.regs(0).sva).cse}
load net {reg(regs.regs(0).sva).cse(95)} -pin  "reg(regs.regs(2).sva#1)" {D(95)} -attr vt d -attr @path {/mean_vga/mean_vga:core/reg(regs.regs(0).sva).cse}
load net {reg(regs.regs(0).sva).cse(96)} -pin  "reg(regs.regs(2).sva#1)" {D(96)} -attr vt d -attr @path {/mean_vga/mean_vga:core/reg(regs.regs(0).sva).cse}
load net {reg(regs.regs(0).sva).cse(97)} -pin  "reg(regs.regs(2).sva#1)" {D(97)} -attr vt d -attr @path {/mean_vga/mean_vga:core/reg(regs.regs(0).sva).cse}
load net {reg(regs.regs(0).sva).cse(98)} -pin  "reg(regs.regs(2).sva#1)" {D(98)} -attr vt d -attr @path {/mean_vga/mean_vga:core/reg(regs.regs(0).sva).cse}
load net {reg(regs.regs(0).sva).cse(99)} -pin  "reg(regs.regs(2).sva#1)" {D(99)} -attr vt d -attr @path {/mean_vga/mean_vga:core/reg(regs.regs(0).sva).cse}
load net {reg(regs.regs(0).sva).cse(100)} -pin  "reg(regs.regs(2).sva#1)" {D(100)} -attr vt d -attr @path {/mean_vga/mean_vga:core/reg(regs.regs(0).sva).cse}
load net {reg(regs.regs(0).sva).cse(101)} -pin  "reg(regs.regs(2).sva#1)" {D(101)} -attr vt d -attr @path {/mean_vga/mean_vga:core/reg(regs.regs(0).sva).cse}
load net {reg(regs.regs(0).sva).cse(102)} -pin  "reg(regs.regs(2).sva#1)" {D(102)} -attr vt d -attr @path {/mean_vga/mean_vga:core/reg(regs.regs(0).sva).cse}
load net {reg(regs.regs(0).sva).cse(103)} -pin  "reg(regs.regs(2).sva#1)" {D(103)} -attr vt d -attr @path {/mean_vga/mean_vga:core/reg(regs.regs(0).sva).cse}
load net {reg(regs.regs(0).sva).cse(104)} -pin  "reg(regs.regs(2).sva#1)" {D(104)} -attr vt d -attr @path {/mean_vga/mean_vga:core/reg(regs.regs(0).sva).cse}
load net {reg(regs.regs(0).sva).cse(105)} -pin  "reg(regs.regs(2).sva#1)" {D(105)} -attr vt d -attr @path {/mean_vga/mean_vga:core/reg(regs.regs(0).sva).cse}
load net {reg(regs.regs(0).sva).cse(106)} -pin  "reg(regs.regs(2).sva#1)" {D(106)} -attr vt d -attr @path {/mean_vga/mean_vga:core/reg(regs.regs(0).sva).cse}
load net {reg(regs.regs(0).sva).cse(107)} -pin  "reg(regs.regs(2).sva#1)" {D(107)} -attr vt d -attr @path {/mean_vga/mean_vga:core/reg(regs.regs(0).sva).cse}
load net {reg(regs.regs(0).sva).cse(108)} -pin  "reg(regs.regs(2).sva#1)" {D(108)} -attr vt d -attr @path {/mean_vga/mean_vga:core/reg(regs.regs(0).sva).cse}
load net {reg(regs.regs(0).sva).cse(109)} -pin  "reg(regs.regs(2).sva#1)" {D(109)} -attr vt d -attr @path {/mean_vga/mean_vga:core/reg(regs.regs(0).sva).cse}
load net {reg(regs.regs(0).sva).cse(110)} -pin  "reg(regs.regs(2).sva#1)" {D(110)} -attr vt d -attr @path {/mean_vga/mean_vga:core/reg(regs.regs(0).sva).cse}
load net {reg(regs.regs(0).sva).cse(111)} -pin  "reg(regs.regs(2).sva#1)" {D(111)} -attr vt d -attr @path {/mean_vga/mean_vga:core/reg(regs.regs(0).sva).cse}
load net {reg(regs.regs(0).sva).cse(112)} -pin  "reg(regs.regs(2).sva#1)" {D(112)} -attr vt d -attr @path {/mean_vga/mean_vga:core/reg(regs.regs(0).sva).cse}
load net {reg(regs.regs(0).sva).cse(113)} -pin  "reg(regs.regs(2).sva#1)" {D(113)} -attr vt d -attr @path {/mean_vga/mean_vga:core/reg(regs.regs(0).sva).cse}
load net {reg(regs.regs(0).sva).cse(114)} -pin  "reg(regs.regs(2).sva#1)" {D(114)} -attr vt d -attr @path {/mean_vga/mean_vga:core/reg(regs.regs(0).sva).cse}
load net {reg(regs.regs(0).sva).cse(115)} -pin  "reg(regs.regs(2).sva#1)" {D(115)} -attr vt d -attr @path {/mean_vga/mean_vga:core/reg(regs.regs(0).sva).cse}
load net {reg(regs.regs(0).sva).cse(116)} -pin  "reg(regs.regs(2).sva#1)" {D(116)} -attr vt d -attr @path {/mean_vga/mean_vga:core/reg(regs.regs(0).sva).cse}
load net {reg(regs.regs(0).sva).cse(117)} -pin  "reg(regs.regs(2).sva#1)" {D(117)} -attr vt d -attr @path {/mean_vga/mean_vga:core/reg(regs.regs(0).sva).cse}
load net {reg(regs.regs(0).sva).cse(118)} -pin  "reg(regs.regs(2).sva#1)" {D(118)} -attr vt d -attr @path {/mean_vga/mean_vga:core/reg(regs.regs(0).sva).cse}
load net {reg(regs.regs(0).sva).cse(119)} -pin  "reg(regs.regs(2).sva#1)" {D(119)} -attr vt d -attr @path {/mean_vga/mean_vga:core/reg(regs.regs(0).sva).cse}
load net {reg(regs.regs(0).sva).cse(120)} -pin  "reg(regs.regs(2).sva#1)" {D(120)} -attr vt d -attr @path {/mean_vga/mean_vga:core/reg(regs.regs(0).sva).cse}
load net {reg(regs.regs(0).sva).cse(121)} -pin  "reg(regs.regs(2).sva#1)" {D(121)} -attr vt d -attr @path {/mean_vga/mean_vga:core/reg(regs.regs(0).sva).cse}
load net {reg(regs.regs(0).sva).cse(122)} -pin  "reg(regs.regs(2).sva#1)" {D(122)} -attr vt d -attr @path {/mean_vga/mean_vga:core/reg(regs.regs(0).sva).cse}
load net {reg(regs.regs(0).sva).cse(123)} -pin  "reg(regs.regs(2).sva#1)" {D(123)} -attr vt d -attr @path {/mean_vga/mean_vga:core/reg(regs.regs(0).sva).cse}
load net {reg(regs.regs(0).sva).cse(124)} -pin  "reg(regs.regs(2).sva#1)" {D(124)} -attr vt d -attr @path {/mean_vga/mean_vga:core/reg(regs.regs(0).sva).cse}
load net {reg(regs.regs(0).sva).cse(125)} -pin  "reg(regs.regs(2).sva#1)" {D(125)} -attr vt d -attr @path {/mean_vga/mean_vga:core/reg(regs.regs(0).sva).cse}
load net {reg(regs.regs(0).sva).cse(126)} -pin  "reg(regs.regs(2).sva#1)" {D(126)} -attr vt d -attr @path {/mean_vga/mean_vga:core/reg(regs.regs(0).sva).cse}
load net {reg(regs.regs(0).sva).cse(127)} -pin  "reg(regs.regs(2).sva#1)" {D(127)} -attr vt d -attr @path {/mean_vga/mean_vga:core/reg(regs.regs(0).sva).cse}
load net {reg(regs.regs(0).sva).cse(128)} -pin  "reg(regs.regs(2).sva#1)" {D(128)} -attr vt d -attr @path {/mean_vga/mean_vga:core/reg(regs.regs(0).sva).cse}
load net {reg(regs.regs(0).sva).cse(129)} -pin  "reg(regs.regs(2).sva#1)" {D(129)} -attr vt d -attr @path {/mean_vga/mean_vga:core/reg(regs.regs(0).sva).cse}
load net {reg(regs.regs(0).sva).cse(130)} -pin  "reg(regs.regs(2).sva#1)" {D(130)} -attr vt d -attr @path {/mean_vga/mean_vga:core/reg(regs.regs(0).sva).cse}
load net {reg(regs.regs(0).sva).cse(131)} -pin  "reg(regs.regs(2).sva#1)" {D(131)} -attr vt d -attr @path {/mean_vga/mean_vga:core/reg(regs.regs(0).sva).cse}
load net {reg(regs.regs(0).sva).cse(132)} -pin  "reg(regs.regs(2).sva#1)" {D(132)} -attr vt d -attr @path {/mean_vga/mean_vga:core/reg(regs.regs(0).sva).cse}
load net {reg(regs.regs(0).sva).cse(133)} -pin  "reg(regs.regs(2).sva#1)" {D(133)} -attr vt d -attr @path {/mean_vga/mean_vga:core/reg(regs.regs(0).sva).cse}
load net {reg(regs.regs(0).sva).cse(134)} -pin  "reg(regs.regs(2).sva#1)" {D(134)} -attr vt d -attr @path {/mean_vga/mean_vga:core/reg(regs.regs(0).sva).cse}
load net {reg(regs.regs(0).sva).cse(135)} -pin  "reg(regs.regs(2).sva#1)" {D(135)} -attr vt d -attr @path {/mean_vga/mean_vga:core/reg(regs.regs(0).sva).cse}
load net {reg(regs.regs(0).sva).cse(136)} -pin  "reg(regs.regs(2).sva#1)" {D(136)} -attr vt d -attr @path {/mean_vga/mean_vga:core/reg(regs.regs(0).sva).cse}
load net {reg(regs.regs(0).sva).cse(137)} -pin  "reg(regs.regs(2).sva#1)" {D(137)} -attr vt d -attr @path {/mean_vga/mean_vga:core/reg(regs.regs(0).sva).cse}
load net {reg(regs.regs(0).sva).cse(138)} -pin  "reg(regs.regs(2).sva#1)" {D(138)} -attr vt d -attr @path {/mean_vga/mean_vga:core/reg(regs.regs(0).sva).cse}
load net {reg(regs.regs(0).sva).cse(139)} -pin  "reg(regs.regs(2).sva#1)" {D(139)} -attr vt d -attr @path {/mean_vga/mean_vga:core/reg(regs.regs(0).sva).cse}
load net {reg(regs.regs(0).sva).cse(140)} -pin  "reg(regs.regs(2).sva#1)" {D(140)} -attr vt d -attr @path {/mean_vga/mean_vga:core/reg(regs.regs(0).sva).cse}
load net {reg(regs.regs(0).sva).cse(141)} -pin  "reg(regs.regs(2).sva#1)" {D(141)} -attr vt d -attr @path {/mean_vga/mean_vga:core/reg(regs.regs(0).sva).cse}
load net {reg(regs.regs(0).sva).cse(142)} -pin  "reg(regs.regs(2).sva#1)" {D(142)} -attr vt d -attr @path {/mean_vga/mean_vga:core/reg(regs.regs(0).sva).cse}
load net {reg(regs.regs(0).sva).cse(143)} -pin  "reg(regs.regs(2).sva#1)" {D(143)} -attr vt d -attr @path {/mean_vga/mean_vga:core/reg(regs.regs(0).sva).cse}
load net {reg(regs.regs(0).sva).cse(144)} -pin  "reg(regs.regs(2).sva#1)" {D(144)} -attr vt d -attr @path {/mean_vga/mean_vga:core/reg(regs.regs(0).sva).cse}
load net {reg(regs.regs(0).sva).cse(145)} -pin  "reg(regs.regs(2).sva#1)" {D(145)} -attr vt d -attr @path {/mean_vga/mean_vga:core/reg(regs.regs(0).sva).cse}
load net {reg(regs.regs(0).sva).cse(146)} -pin  "reg(regs.regs(2).sva#1)" {D(146)} -attr vt d -attr @path {/mean_vga/mean_vga:core/reg(regs.regs(0).sva).cse}
load net {reg(regs.regs(0).sva).cse(147)} -pin  "reg(regs.regs(2).sva#1)" {D(147)} -attr vt d -attr @path {/mean_vga/mean_vga:core/reg(regs.regs(0).sva).cse}
load net {reg(regs.regs(0).sva).cse(148)} -pin  "reg(regs.regs(2).sva#1)" {D(148)} -attr vt d -attr @path {/mean_vga/mean_vga:core/reg(regs.regs(0).sva).cse}
load net {reg(regs.regs(0).sva).cse(149)} -pin  "reg(regs.regs(2).sva#1)" {D(149)} -attr vt d -attr @path {/mean_vga/mean_vga:core/reg(regs.regs(0).sva).cse}
load net {GND} -pin  "reg(regs.regs(2).sva#1)" {DRa(0)} -attr @path {/mean_vga/mean_vga:core/C0_150#1}
load net {GND} -pin  "reg(regs.regs(2).sva#1)" {DRa(1)} -attr @path {/mean_vga/mean_vga:core/C0_150#1}
load net {GND} -pin  "reg(regs.regs(2).sva#1)" {DRa(2)} -attr @path {/mean_vga/mean_vga:core/C0_150#1}
load net {GND} -pin  "reg(regs.regs(2).sva#1)" {DRa(3)} -attr @path {/mean_vga/mean_vga:core/C0_150#1}
load net {GND} -pin  "reg(regs.regs(2).sva#1)" {DRa(4)} -attr @path {/mean_vga/mean_vga:core/C0_150#1}
load net {GND} -pin  "reg(regs.regs(2).sva#1)" {DRa(5)} -attr @path {/mean_vga/mean_vga:core/C0_150#1}
load net {GND} -pin  "reg(regs.regs(2).sva#1)" {DRa(6)} -attr @path {/mean_vga/mean_vga:core/C0_150#1}
load net {GND} -pin  "reg(regs.regs(2).sva#1)" {DRa(7)} -attr @path {/mean_vga/mean_vga:core/C0_150#1}
load net {GND} -pin  "reg(regs.regs(2).sva#1)" {DRa(8)} -attr @path {/mean_vga/mean_vga:core/C0_150#1}
load net {GND} -pin  "reg(regs.regs(2).sva#1)" {DRa(9)} -attr @path {/mean_vga/mean_vga:core/C0_150#1}
load net {GND} -pin  "reg(regs.regs(2).sva#1)" {DRa(10)} -attr @path {/mean_vga/mean_vga:core/C0_150#1}
load net {GND} -pin  "reg(regs.regs(2).sva#1)" {DRa(11)} -attr @path {/mean_vga/mean_vga:core/C0_150#1}
load net {GND} -pin  "reg(regs.regs(2).sva#1)" {DRa(12)} -attr @path {/mean_vga/mean_vga:core/C0_150#1}
load net {GND} -pin  "reg(regs.regs(2).sva#1)" {DRa(13)} -attr @path {/mean_vga/mean_vga:core/C0_150#1}
load net {GND} -pin  "reg(regs.regs(2).sva#1)" {DRa(14)} -attr @path {/mean_vga/mean_vga:core/C0_150#1}
load net {GND} -pin  "reg(regs.regs(2).sva#1)" {DRa(15)} -attr @path {/mean_vga/mean_vga:core/C0_150#1}
load net {GND} -pin  "reg(regs.regs(2).sva#1)" {DRa(16)} -attr @path {/mean_vga/mean_vga:core/C0_150#1}
load net {GND} -pin  "reg(regs.regs(2).sva#1)" {DRa(17)} -attr @path {/mean_vga/mean_vga:core/C0_150#1}
load net {GND} -pin  "reg(regs.regs(2).sva#1)" {DRa(18)} -attr @path {/mean_vga/mean_vga:core/C0_150#1}
load net {GND} -pin  "reg(regs.regs(2).sva#1)" {DRa(19)} -attr @path {/mean_vga/mean_vga:core/C0_150#1}
load net {GND} -pin  "reg(regs.regs(2).sva#1)" {DRa(20)} -attr @path {/mean_vga/mean_vga:core/C0_150#1}
load net {GND} -pin  "reg(regs.regs(2).sva#1)" {DRa(21)} -attr @path {/mean_vga/mean_vga:core/C0_150#1}
load net {GND} -pin  "reg(regs.regs(2).sva#1)" {DRa(22)} -attr @path {/mean_vga/mean_vga:core/C0_150#1}
load net {GND} -pin  "reg(regs.regs(2).sva#1)" {DRa(23)} -attr @path {/mean_vga/mean_vga:core/C0_150#1}
load net {GND} -pin  "reg(regs.regs(2).sva#1)" {DRa(24)} -attr @path {/mean_vga/mean_vga:core/C0_150#1}
load net {GND} -pin  "reg(regs.regs(2).sva#1)" {DRa(25)} -attr @path {/mean_vga/mean_vga:core/C0_150#1}
load net {GND} -pin  "reg(regs.regs(2).sva#1)" {DRa(26)} -attr @path {/mean_vga/mean_vga:core/C0_150#1}
load net {GND} -pin  "reg(regs.regs(2).sva#1)" {DRa(27)} -attr @path {/mean_vga/mean_vga:core/C0_150#1}
load net {GND} -pin  "reg(regs.regs(2).sva#1)" {DRa(28)} -attr @path {/mean_vga/mean_vga:core/C0_150#1}
load net {GND} -pin  "reg(regs.regs(2).sva#1)" {DRa(29)} -attr @path {/mean_vga/mean_vga:core/C0_150#1}
load net {GND} -pin  "reg(regs.regs(2).sva#1)" {DRa(30)} -attr @path {/mean_vga/mean_vga:core/C0_150#1}
load net {GND} -pin  "reg(regs.regs(2).sva#1)" {DRa(31)} -attr @path {/mean_vga/mean_vga:core/C0_150#1}
load net {GND} -pin  "reg(regs.regs(2).sva#1)" {DRa(32)} -attr @path {/mean_vga/mean_vga:core/C0_150#1}
load net {GND} -pin  "reg(regs.regs(2).sva#1)" {DRa(33)} -attr @path {/mean_vga/mean_vga:core/C0_150#1}
load net {GND} -pin  "reg(regs.regs(2).sva#1)" {DRa(34)} -attr @path {/mean_vga/mean_vga:core/C0_150#1}
load net {GND} -pin  "reg(regs.regs(2).sva#1)" {DRa(35)} -attr @path {/mean_vga/mean_vga:core/C0_150#1}
load net {GND} -pin  "reg(regs.regs(2).sva#1)" {DRa(36)} -attr @path {/mean_vga/mean_vga:core/C0_150#1}
load net {GND} -pin  "reg(regs.regs(2).sva#1)" {DRa(37)} -attr @path {/mean_vga/mean_vga:core/C0_150#1}
load net {GND} -pin  "reg(regs.regs(2).sva#1)" {DRa(38)} -attr @path {/mean_vga/mean_vga:core/C0_150#1}
load net {GND} -pin  "reg(regs.regs(2).sva#1)" {DRa(39)} -attr @path {/mean_vga/mean_vga:core/C0_150#1}
load net {GND} -pin  "reg(regs.regs(2).sva#1)" {DRa(40)} -attr @path {/mean_vga/mean_vga:core/C0_150#1}
load net {GND} -pin  "reg(regs.regs(2).sva#1)" {DRa(41)} -attr @path {/mean_vga/mean_vga:core/C0_150#1}
load net {GND} -pin  "reg(regs.regs(2).sva#1)" {DRa(42)} -attr @path {/mean_vga/mean_vga:core/C0_150#1}
load net {GND} -pin  "reg(regs.regs(2).sva#1)" {DRa(43)} -attr @path {/mean_vga/mean_vga:core/C0_150#1}
load net {GND} -pin  "reg(regs.regs(2).sva#1)" {DRa(44)} -attr @path {/mean_vga/mean_vga:core/C0_150#1}
load net {GND} -pin  "reg(regs.regs(2).sva#1)" {DRa(45)} -attr @path {/mean_vga/mean_vga:core/C0_150#1}
load net {GND} -pin  "reg(regs.regs(2).sva#1)" {DRa(46)} -attr @path {/mean_vga/mean_vga:core/C0_150#1}
load net {GND} -pin  "reg(regs.regs(2).sva#1)" {DRa(47)} -attr @path {/mean_vga/mean_vga:core/C0_150#1}
load net {GND} -pin  "reg(regs.regs(2).sva#1)" {DRa(48)} -attr @path {/mean_vga/mean_vga:core/C0_150#1}
load net {GND} -pin  "reg(regs.regs(2).sva#1)" {DRa(49)} -attr @path {/mean_vga/mean_vga:core/C0_150#1}
load net {GND} -pin  "reg(regs.regs(2).sva#1)" {DRa(50)} -attr @path {/mean_vga/mean_vga:core/C0_150#1}
load net {GND} -pin  "reg(regs.regs(2).sva#1)" {DRa(51)} -attr @path {/mean_vga/mean_vga:core/C0_150#1}
load net {GND} -pin  "reg(regs.regs(2).sva#1)" {DRa(52)} -attr @path {/mean_vga/mean_vga:core/C0_150#1}
load net {GND} -pin  "reg(regs.regs(2).sva#1)" {DRa(53)} -attr @path {/mean_vga/mean_vga:core/C0_150#1}
load net {GND} -pin  "reg(regs.regs(2).sva#1)" {DRa(54)} -attr @path {/mean_vga/mean_vga:core/C0_150#1}
load net {GND} -pin  "reg(regs.regs(2).sva#1)" {DRa(55)} -attr @path {/mean_vga/mean_vga:core/C0_150#1}
load net {GND} -pin  "reg(regs.regs(2).sva#1)" {DRa(56)} -attr @path {/mean_vga/mean_vga:core/C0_150#1}
load net {GND} -pin  "reg(regs.regs(2).sva#1)" {DRa(57)} -attr @path {/mean_vga/mean_vga:core/C0_150#1}
load net {GND} -pin  "reg(regs.regs(2).sva#1)" {DRa(58)} -attr @path {/mean_vga/mean_vga:core/C0_150#1}
load net {GND} -pin  "reg(regs.regs(2).sva#1)" {DRa(59)} -attr @path {/mean_vga/mean_vga:core/C0_150#1}
load net {GND} -pin  "reg(regs.regs(2).sva#1)" {DRa(60)} -attr @path {/mean_vga/mean_vga:core/C0_150#1}
load net {GND} -pin  "reg(regs.regs(2).sva#1)" {DRa(61)} -attr @path {/mean_vga/mean_vga:core/C0_150#1}
load net {GND} -pin  "reg(regs.regs(2).sva#1)" {DRa(62)} -attr @path {/mean_vga/mean_vga:core/C0_150#1}
load net {GND} -pin  "reg(regs.regs(2).sva#1)" {DRa(63)} -attr @path {/mean_vga/mean_vga:core/C0_150#1}
load net {GND} -pin  "reg(regs.regs(2).sva#1)" {DRa(64)} -attr @path {/mean_vga/mean_vga:core/C0_150#1}
load net {GND} -pin  "reg(regs.regs(2).sva#1)" {DRa(65)} -attr @path {/mean_vga/mean_vga:core/C0_150#1}
load net {GND} -pin  "reg(regs.regs(2).sva#1)" {DRa(66)} -attr @path {/mean_vga/mean_vga:core/C0_150#1}
load net {GND} -pin  "reg(regs.regs(2).sva#1)" {DRa(67)} -attr @path {/mean_vga/mean_vga:core/C0_150#1}
load net {GND} -pin  "reg(regs.regs(2).sva#1)" {DRa(68)} -attr @path {/mean_vga/mean_vga:core/C0_150#1}
load net {GND} -pin  "reg(regs.regs(2).sva#1)" {DRa(69)} -attr @path {/mean_vga/mean_vga:core/C0_150#1}
load net {GND} -pin  "reg(regs.regs(2).sva#1)" {DRa(70)} -attr @path {/mean_vga/mean_vga:core/C0_150#1}
load net {GND} -pin  "reg(regs.regs(2).sva#1)" {DRa(71)} -attr @path {/mean_vga/mean_vga:core/C0_150#1}
load net {GND} -pin  "reg(regs.regs(2).sva#1)" {DRa(72)} -attr @path {/mean_vga/mean_vga:core/C0_150#1}
load net {GND} -pin  "reg(regs.regs(2).sva#1)" {DRa(73)} -attr @path {/mean_vga/mean_vga:core/C0_150#1}
load net {GND} -pin  "reg(regs.regs(2).sva#1)" {DRa(74)} -attr @path {/mean_vga/mean_vga:core/C0_150#1}
load net {GND} -pin  "reg(regs.regs(2).sva#1)" {DRa(75)} -attr @path {/mean_vga/mean_vga:core/C0_150#1}
load net {GND} -pin  "reg(regs.regs(2).sva#1)" {DRa(76)} -attr @path {/mean_vga/mean_vga:core/C0_150#1}
load net {GND} -pin  "reg(regs.regs(2).sva#1)" {DRa(77)} -attr @path {/mean_vga/mean_vga:core/C0_150#1}
load net {GND} -pin  "reg(regs.regs(2).sva#1)" {DRa(78)} -attr @path {/mean_vga/mean_vga:core/C0_150#1}
load net {GND} -pin  "reg(regs.regs(2).sva#1)" {DRa(79)} -attr @path {/mean_vga/mean_vga:core/C0_150#1}
load net {GND} -pin  "reg(regs.regs(2).sva#1)" {DRa(80)} -attr @path {/mean_vga/mean_vga:core/C0_150#1}
load net {GND} -pin  "reg(regs.regs(2).sva#1)" {DRa(81)} -attr @path {/mean_vga/mean_vga:core/C0_150#1}
load net {GND} -pin  "reg(regs.regs(2).sva#1)" {DRa(82)} -attr @path {/mean_vga/mean_vga:core/C0_150#1}
load net {GND} -pin  "reg(regs.regs(2).sva#1)" {DRa(83)} -attr @path {/mean_vga/mean_vga:core/C0_150#1}
load net {GND} -pin  "reg(regs.regs(2).sva#1)" {DRa(84)} -attr @path {/mean_vga/mean_vga:core/C0_150#1}
load net {GND} -pin  "reg(regs.regs(2).sva#1)" {DRa(85)} -attr @path {/mean_vga/mean_vga:core/C0_150#1}
load net {GND} -pin  "reg(regs.regs(2).sva#1)" {DRa(86)} -attr @path {/mean_vga/mean_vga:core/C0_150#1}
load net {GND} -pin  "reg(regs.regs(2).sva#1)" {DRa(87)} -attr @path {/mean_vga/mean_vga:core/C0_150#1}
load net {GND} -pin  "reg(regs.regs(2).sva#1)" {DRa(88)} -attr @path {/mean_vga/mean_vga:core/C0_150#1}
load net {GND} -pin  "reg(regs.regs(2).sva#1)" {DRa(89)} -attr @path {/mean_vga/mean_vga:core/C0_150#1}
load net {GND} -pin  "reg(regs.regs(2).sva#1)" {DRa(90)} -attr @path {/mean_vga/mean_vga:core/C0_150#1}
load net {GND} -pin  "reg(regs.regs(2).sva#1)" {DRa(91)} -attr @path {/mean_vga/mean_vga:core/C0_150#1}
load net {GND} -pin  "reg(regs.regs(2).sva#1)" {DRa(92)} -attr @path {/mean_vga/mean_vga:core/C0_150#1}
load net {GND} -pin  "reg(regs.regs(2).sva#1)" {DRa(93)} -attr @path {/mean_vga/mean_vga:core/C0_150#1}
load net {GND} -pin  "reg(regs.regs(2).sva#1)" {DRa(94)} -attr @path {/mean_vga/mean_vga:core/C0_150#1}
load net {GND} -pin  "reg(regs.regs(2).sva#1)" {DRa(95)} -attr @path {/mean_vga/mean_vga:core/C0_150#1}
load net {GND} -pin  "reg(regs.regs(2).sva#1)" {DRa(96)} -attr @path {/mean_vga/mean_vga:core/C0_150#1}
load net {GND} -pin  "reg(regs.regs(2).sva#1)" {DRa(97)} -attr @path {/mean_vga/mean_vga:core/C0_150#1}
load net {GND} -pin  "reg(regs.regs(2).sva#1)" {DRa(98)} -attr @path {/mean_vga/mean_vga:core/C0_150#1}
load net {GND} -pin  "reg(regs.regs(2).sva#1)" {DRa(99)} -attr @path {/mean_vga/mean_vga:core/C0_150#1}
load net {GND} -pin  "reg(regs.regs(2).sva#1)" {DRa(100)} -attr @path {/mean_vga/mean_vga:core/C0_150#1}
load net {GND} -pin  "reg(regs.regs(2).sva#1)" {DRa(101)} -attr @path {/mean_vga/mean_vga:core/C0_150#1}
load net {GND} -pin  "reg(regs.regs(2).sva#1)" {DRa(102)} -attr @path {/mean_vga/mean_vga:core/C0_150#1}
load net {GND} -pin  "reg(regs.regs(2).sva#1)" {DRa(103)} -attr @path {/mean_vga/mean_vga:core/C0_150#1}
load net {GND} -pin  "reg(regs.regs(2).sva#1)" {DRa(104)} -attr @path {/mean_vga/mean_vga:core/C0_150#1}
load net {GND} -pin  "reg(regs.regs(2).sva#1)" {DRa(105)} -attr @path {/mean_vga/mean_vga:core/C0_150#1}
load net {GND} -pin  "reg(regs.regs(2).sva#1)" {DRa(106)} -attr @path {/mean_vga/mean_vga:core/C0_150#1}
load net {GND} -pin  "reg(regs.regs(2).sva#1)" {DRa(107)} -attr @path {/mean_vga/mean_vga:core/C0_150#1}
load net {GND} -pin  "reg(regs.regs(2).sva#1)" {DRa(108)} -attr @path {/mean_vga/mean_vga:core/C0_150#1}
load net {GND} -pin  "reg(regs.regs(2).sva#1)" {DRa(109)} -attr @path {/mean_vga/mean_vga:core/C0_150#1}
load net {GND} -pin  "reg(regs.regs(2).sva#1)" {DRa(110)} -attr @path {/mean_vga/mean_vga:core/C0_150#1}
load net {GND} -pin  "reg(regs.regs(2).sva#1)" {DRa(111)} -attr @path {/mean_vga/mean_vga:core/C0_150#1}
load net {GND} -pin  "reg(regs.regs(2).sva#1)" {DRa(112)} -attr @path {/mean_vga/mean_vga:core/C0_150#1}
load net {GND} -pin  "reg(regs.regs(2).sva#1)" {DRa(113)} -attr @path {/mean_vga/mean_vga:core/C0_150#1}
load net {GND} -pin  "reg(regs.regs(2).sva#1)" {DRa(114)} -attr @path {/mean_vga/mean_vga:core/C0_150#1}
load net {GND} -pin  "reg(regs.regs(2).sva#1)" {DRa(115)} -attr @path {/mean_vga/mean_vga:core/C0_150#1}
load net {GND} -pin  "reg(regs.regs(2).sva#1)" {DRa(116)} -attr @path {/mean_vga/mean_vga:core/C0_150#1}
load net {GND} -pin  "reg(regs.regs(2).sva#1)" {DRa(117)} -attr @path {/mean_vga/mean_vga:core/C0_150#1}
load net {GND} -pin  "reg(regs.regs(2).sva#1)" {DRa(118)} -attr @path {/mean_vga/mean_vga:core/C0_150#1}
load net {GND} -pin  "reg(regs.regs(2).sva#1)" {DRa(119)} -attr @path {/mean_vga/mean_vga:core/C0_150#1}
load net {GND} -pin  "reg(regs.regs(2).sva#1)" {DRa(120)} -attr @path {/mean_vga/mean_vga:core/C0_150#1}
load net {GND} -pin  "reg(regs.regs(2).sva#1)" {DRa(121)} -attr @path {/mean_vga/mean_vga:core/C0_150#1}
load net {GND} -pin  "reg(regs.regs(2).sva#1)" {DRa(122)} -attr @path {/mean_vga/mean_vga:core/C0_150#1}
load net {GND} -pin  "reg(regs.regs(2).sva#1)" {DRa(123)} -attr @path {/mean_vga/mean_vga:core/C0_150#1}
load net {GND} -pin  "reg(regs.regs(2).sva#1)" {DRa(124)} -attr @path {/mean_vga/mean_vga:core/C0_150#1}
load net {GND} -pin  "reg(regs.regs(2).sva#1)" {DRa(125)} -attr @path {/mean_vga/mean_vga:core/C0_150#1}
load net {GND} -pin  "reg(regs.regs(2).sva#1)" {DRa(126)} -attr @path {/mean_vga/mean_vga:core/C0_150#1}
load net {GND} -pin  "reg(regs.regs(2).sva#1)" {DRa(127)} -attr @path {/mean_vga/mean_vga:core/C0_150#1}
load net {GND} -pin  "reg(regs.regs(2).sva#1)" {DRa(128)} -attr @path {/mean_vga/mean_vga:core/C0_150#1}
load net {GND} -pin  "reg(regs.regs(2).sva#1)" {DRa(129)} -attr @path {/mean_vga/mean_vga:core/C0_150#1}
load net {GND} -pin  "reg(regs.regs(2).sva#1)" {DRa(130)} -attr @path {/mean_vga/mean_vga:core/C0_150#1}
load net {GND} -pin  "reg(regs.regs(2).sva#1)" {DRa(131)} -attr @path {/mean_vga/mean_vga:core/C0_150#1}
load net {GND} -pin  "reg(regs.regs(2).sva#1)" {DRa(132)} -attr @path {/mean_vga/mean_vga:core/C0_150#1}
load net {GND} -pin  "reg(regs.regs(2).sva#1)" {DRa(133)} -attr @path {/mean_vga/mean_vga:core/C0_150#1}
load net {GND} -pin  "reg(regs.regs(2).sva#1)" {DRa(134)} -attr @path {/mean_vga/mean_vga:core/C0_150#1}
load net {GND} -pin  "reg(regs.regs(2).sva#1)" {DRa(135)} -attr @path {/mean_vga/mean_vga:core/C0_150#1}
load net {GND} -pin  "reg(regs.regs(2).sva#1)" {DRa(136)} -attr @path {/mean_vga/mean_vga:core/C0_150#1}
load net {GND} -pin  "reg(regs.regs(2).sva#1)" {DRa(137)} -attr @path {/mean_vga/mean_vga:core/C0_150#1}
load net {GND} -pin  "reg(regs.regs(2).sva#1)" {DRa(138)} -attr @path {/mean_vga/mean_vga:core/C0_150#1}
load net {GND} -pin  "reg(regs.regs(2).sva#1)" {DRa(139)} -attr @path {/mean_vga/mean_vga:core/C0_150#1}
load net {GND} -pin  "reg(regs.regs(2).sva#1)" {DRa(140)} -attr @path {/mean_vga/mean_vga:core/C0_150#1}
load net {GND} -pin  "reg(regs.regs(2).sva#1)" {DRa(141)} -attr @path {/mean_vga/mean_vga:core/C0_150#1}
load net {GND} -pin  "reg(regs.regs(2).sva#1)" {DRa(142)} -attr @path {/mean_vga/mean_vga:core/C0_150#1}
load net {GND} -pin  "reg(regs.regs(2).sva#1)" {DRa(143)} -attr @path {/mean_vga/mean_vga:core/C0_150#1}
load net {GND} -pin  "reg(regs.regs(2).sva#1)" {DRa(144)} -attr @path {/mean_vga/mean_vga:core/C0_150#1}
load net {GND} -pin  "reg(regs.regs(2).sva#1)" {DRa(145)} -attr @path {/mean_vga/mean_vga:core/C0_150#1}
load net {GND} -pin  "reg(regs.regs(2).sva#1)" {DRa(146)} -attr @path {/mean_vga/mean_vga:core/C0_150#1}
load net {GND} -pin  "reg(regs.regs(2).sva#1)" {DRa(147)} -attr @path {/mean_vga/mean_vga:core/C0_150#1}
load net {GND} -pin  "reg(regs.regs(2).sva#1)" {DRa(148)} -attr @path {/mean_vga/mean_vga:core/C0_150#1}
load net {GND} -pin  "reg(regs.regs(2).sva#1)" {DRa(149)} -attr @path {/mean_vga/mean_vga:core/C0_150#1}
load net {clk} -pin  "reg(regs.regs(2).sva#1)" {clk} -attr xrf 2283 -attr oid 330 -attr @path {/mean_vga/mean_vga:core/clk}
load net {en} -pin  "reg(regs.regs(2).sva#1)" {en(0)} -attr @path {/mean_vga/mean_vga:core/en}
load net {arst_n} -pin  "reg(regs.regs(2).sva#1)" {Ra(0)} -attr @path {/mean_vga/mean_vga:core/arst_n}
load net {reg(regs.regs(2).sva#1).cse(0)} -pin  "reg(regs.regs(2).sva#1)" {Z(0)} -attr vt dc -attr @path {/mean_vga/mean_vga:core/reg(regs.regs(2).sva#1).cse}
load net {reg(regs.regs(2).sva#1).cse(1)} -pin  "reg(regs.regs(2).sva#1)" {Z(1)} -attr vt dc -attr @path {/mean_vga/mean_vga:core/reg(regs.regs(2).sva#1).cse}
load net {reg(regs.regs(2).sva#1).cse(2)} -pin  "reg(regs.regs(2).sva#1)" {Z(2)} -attr vt dc -attr @path {/mean_vga/mean_vga:core/reg(regs.regs(2).sva#1).cse}
load net {reg(regs.regs(2).sva#1).cse(3)} -pin  "reg(regs.regs(2).sva#1)" {Z(3)} -attr vt dc -attr @path {/mean_vga/mean_vga:core/reg(regs.regs(2).sva#1).cse}
load net {reg(regs.regs(2).sva#1).cse(4)} -pin  "reg(regs.regs(2).sva#1)" {Z(4)} -attr vt dc -attr @path {/mean_vga/mean_vga:core/reg(regs.regs(2).sva#1).cse}
load net {reg(regs.regs(2).sva#1).cse(5)} -pin  "reg(regs.regs(2).sva#1)" {Z(5)} -attr vt dc -attr @path {/mean_vga/mean_vga:core/reg(regs.regs(2).sva#1).cse}
load net {reg(regs.regs(2).sva#1).cse(6)} -pin  "reg(regs.regs(2).sva#1)" {Z(6)} -attr vt dc -attr @path {/mean_vga/mean_vga:core/reg(regs.regs(2).sva#1).cse}
load net {reg(regs.regs(2).sva#1).cse(7)} -pin  "reg(regs.regs(2).sva#1)" {Z(7)} -attr vt dc -attr @path {/mean_vga/mean_vga:core/reg(regs.regs(2).sva#1).cse}
load net {reg(regs.regs(2).sva#1).cse(8)} -pin  "reg(regs.regs(2).sva#1)" {Z(8)} -attr vt dc -attr @path {/mean_vga/mean_vga:core/reg(regs.regs(2).sva#1).cse}
load net {reg(regs.regs(2).sva#1).cse(9)} -pin  "reg(regs.regs(2).sva#1)" {Z(9)} -attr vt dc -attr @path {/mean_vga/mean_vga:core/reg(regs.regs(2).sva#1).cse}
load net {reg(regs.regs(2).sva#1).cse(10)} -pin  "reg(regs.regs(2).sva#1)" {Z(10)} -attr vt dc -attr @path {/mean_vga/mean_vga:core/reg(regs.regs(2).sva#1).cse}
load net {reg(regs.regs(2).sva#1).cse(11)} -pin  "reg(regs.regs(2).sva#1)" {Z(11)} -attr vt dc -attr @path {/mean_vga/mean_vga:core/reg(regs.regs(2).sva#1).cse}
load net {reg(regs.regs(2).sva#1).cse(12)} -pin  "reg(regs.regs(2).sva#1)" {Z(12)} -attr vt dc -attr @path {/mean_vga/mean_vga:core/reg(regs.regs(2).sva#1).cse}
load net {reg(regs.regs(2).sva#1).cse(13)} -pin  "reg(regs.regs(2).sva#1)" {Z(13)} -attr vt dc -attr @path {/mean_vga/mean_vga:core/reg(regs.regs(2).sva#1).cse}
load net {reg(regs.regs(2).sva#1).cse(14)} -pin  "reg(regs.regs(2).sva#1)" {Z(14)} -attr vt dc -attr @path {/mean_vga/mean_vga:core/reg(regs.regs(2).sva#1).cse}
load net {reg(regs.regs(2).sva#1).cse(15)} -pin  "reg(regs.regs(2).sva#1)" {Z(15)} -attr vt dc -attr @path {/mean_vga/mean_vga:core/reg(regs.regs(2).sva#1).cse}
load net {reg(regs.regs(2).sva#1).cse(16)} -pin  "reg(regs.regs(2).sva#1)" {Z(16)} -attr vt dc -attr @path {/mean_vga/mean_vga:core/reg(regs.regs(2).sva#1).cse}
load net {reg(regs.regs(2).sva#1).cse(17)} -pin  "reg(regs.regs(2).sva#1)" {Z(17)} -attr vt dc -attr @path {/mean_vga/mean_vga:core/reg(regs.regs(2).sva#1).cse}
load net {reg(regs.regs(2).sva#1).cse(18)} -pin  "reg(regs.regs(2).sva#1)" {Z(18)} -attr vt dc -attr @path {/mean_vga/mean_vga:core/reg(regs.regs(2).sva#1).cse}
load net {reg(regs.regs(2).sva#1).cse(19)} -pin  "reg(regs.regs(2).sva#1)" {Z(19)} -attr vt dc -attr @path {/mean_vga/mean_vga:core/reg(regs.regs(2).sva#1).cse}
load net {reg(regs.regs(2).sva#1).cse(20)} -pin  "reg(regs.regs(2).sva#1)" {Z(20)} -attr vt dc -attr @path {/mean_vga/mean_vga:core/reg(regs.regs(2).sva#1).cse}
load net {reg(regs.regs(2).sva#1).cse(21)} -pin  "reg(regs.regs(2).sva#1)" {Z(21)} -attr vt dc -attr @path {/mean_vga/mean_vga:core/reg(regs.regs(2).sva#1).cse}
load net {reg(regs.regs(2).sva#1).cse(22)} -pin  "reg(regs.regs(2).sva#1)" {Z(22)} -attr vt dc -attr @path {/mean_vga/mean_vga:core/reg(regs.regs(2).sva#1).cse}
load net {reg(regs.regs(2).sva#1).cse(23)} -pin  "reg(regs.regs(2).sva#1)" {Z(23)} -attr vt dc -attr @path {/mean_vga/mean_vga:core/reg(regs.regs(2).sva#1).cse}
load net {reg(regs.regs(2).sva#1).cse(24)} -pin  "reg(regs.regs(2).sva#1)" {Z(24)} -attr vt dc -attr @path {/mean_vga/mean_vga:core/reg(regs.regs(2).sva#1).cse}
load net {reg(regs.regs(2).sva#1).cse(25)} -pin  "reg(regs.regs(2).sva#1)" {Z(25)} -attr vt dc -attr @path {/mean_vga/mean_vga:core/reg(regs.regs(2).sva#1).cse}
load net {reg(regs.regs(2).sva#1).cse(26)} -pin  "reg(regs.regs(2).sva#1)" {Z(26)} -attr vt dc -attr @path {/mean_vga/mean_vga:core/reg(regs.regs(2).sva#1).cse}
load net {reg(regs.regs(2).sva#1).cse(27)} -pin  "reg(regs.regs(2).sva#1)" {Z(27)} -attr vt dc -attr @path {/mean_vga/mean_vga:core/reg(regs.regs(2).sva#1).cse}
load net {reg(regs.regs(2).sva#1).cse(28)} -pin  "reg(regs.regs(2).sva#1)" {Z(28)} -attr vt dc -attr @path {/mean_vga/mean_vga:core/reg(regs.regs(2).sva#1).cse}
load net {reg(regs.regs(2).sva#1).cse(29)} -pin  "reg(regs.regs(2).sva#1)" {Z(29)} -attr vt dc -attr @path {/mean_vga/mean_vga:core/reg(regs.regs(2).sva#1).cse}
load net {reg(regs.regs(2).sva#1).cse(30)} -pin  "reg(regs.regs(2).sva#1)" {Z(30)} -attr vt dc -attr @path {/mean_vga/mean_vga:core/reg(regs.regs(2).sva#1).cse}
load net {reg(regs.regs(2).sva#1).cse(31)} -pin  "reg(regs.regs(2).sva#1)" {Z(31)} -attr vt dc -attr @path {/mean_vga/mean_vga:core/reg(regs.regs(2).sva#1).cse}
load net {reg(regs.regs(2).sva#1).cse(32)} -pin  "reg(regs.regs(2).sva#1)" {Z(32)} -attr vt dc -attr @path {/mean_vga/mean_vga:core/reg(regs.regs(2).sva#1).cse}
load net {reg(regs.regs(2).sva#1).cse(33)} -pin  "reg(regs.regs(2).sva#1)" {Z(33)} -attr vt dc -attr @path {/mean_vga/mean_vga:core/reg(regs.regs(2).sva#1).cse}
load net {reg(regs.regs(2).sva#1).cse(34)} -pin  "reg(regs.regs(2).sva#1)" {Z(34)} -attr vt dc -attr @path {/mean_vga/mean_vga:core/reg(regs.regs(2).sva#1).cse}
load net {reg(regs.regs(2).sva#1).cse(35)} -pin  "reg(regs.regs(2).sva#1)" {Z(35)} -attr vt dc -attr @path {/mean_vga/mean_vga:core/reg(regs.regs(2).sva#1).cse}
load net {reg(regs.regs(2).sva#1).cse(36)} -pin  "reg(regs.regs(2).sva#1)" {Z(36)} -attr vt dc -attr @path {/mean_vga/mean_vga:core/reg(regs.regs(2).sva#1).cse}
load net {reg(regs.regs(2).sva#1).cse(37)} -pin  "reg(regs.regs(2).sva#1)" {Z(37)} -attr vt dc -attr @path {/mean_vga/mean_vga:core/reg(regs.regs(2).sva#1).cse}
load net {reg(regs.regs(2).sva#1).cse(38)} -pin  "reg(regs.regs(2).sva#1)" {Z(38)} -attr vt dc -attr @path {/mean_vga/mean_vga:core/reg(regs.regs(2).sva#1).cse}
load net {reg(regs.regs(2).sva#1).cse(39)} -pin  "reg(regs.regs(2).sva#1)" {Z(39)} -attr vt dc -attr @path {/mean_vga/mean_vga:core/reg(regs.regs(2).sva#1).cse}
load net {reg(regs.regs(2).sva#1).cse(40)} -pin  "reg(regs.regs(2).sva#1)" {Z(40)} -attr vt dc -attr @path {/mean_vga/mean_vga:core/reg(regs.regs(2).sva#1).cse}
load net {reg(regs.regs(2).sva#1).cse(41)} -pin  "reg(regs.regs(2).sva#1)" {Z(41)} -attr vt dc -attr @path {/mean_vga/mean_vga:core/reg(regs.regs(2).sva#1).cse}
load net {reg(regs.regs(2).sva#1).cse(42)} -pin  "reg(regs.regs(2).sva#1)" {Z(42)} -attr vt dc -attr @path {/mean_vga/mean_vga:core/reg(regs.regs(2).sva#1).cse}
load net {reg(regs.regs(2).sva#1).cse(43)} -pin  "reg(regs.regs(2).sva#1)" {Z(43)} -attr vt dc -attr @path {/mean_vga/mean_vga:core/reg(regs.regs(2).sva#1).cse}
load net {reg(regs.regs(2).sva#1).cse(44)} -pin  "reg(regs.regs(2).sva#1)" {Z(44)} -attr vt dc -attr @path {/mean_vga/mean_vga:core/reg(regs.regs(2).sva#1).cse}
load net {reg(regs.regs(2).sva#1).cse(45)} -pin  "reg(regs.regs(2).sva#1)" {Z(45)} -attr vt dc -attr @path {/mean_vga/mean_vga:core/reg(regs.regs(2).sva#1).cse}
load net {reg(regs.regs(2).sva#1).cse(46)} -pin  "reg(regs.regs(2).sva#1)" {Z(46)} -attr vt dc -attr @path {/mean_vga/mean_vga:core/reg(regs.regs(2).sva#1).cse}
load net {reg(regs.regs(2).sva#1).cse(47)} -pin  "reg(regs.regs(2).sva#1)" {Z(47)} -attr vt dc -attr @path {/mean_vga/mean_vga:core/reg(regs.regs(2).sva#1).cse}
load net {reg(regs.regs(2).sva#1).cse(48)} -pin  "reg(regs.regs(2).sva#1)" {Z(48)} -attr vt dc -attr @path {/mean_vga/mean_vga:core/reg(regs.regs(2).sva#1).cse}
load net {reg(regs.regs(2).sva#1).cse(49)} -pin  "reg(regs.regs(2).sva#1)" {Z(49)} -attr vt dc -attr @path {/mean_vga/mean_vga:core/reg(regs.regs(2).sva#1).cse}
load net {reg(regs.regs(2).sva#1).cse(50)} -pin  "reg(regs.regs(2).sva#1)" {Z(50)} -attr vt dc -attr @path {/mean_vga/mean_vga:core/reg(regs.regs(2).sva#1).cse}
load net {reg(regs.regs(2).sva#1).cse(51)} -pin  "reg(regs.regs(2).sva#1)" {Z(51)} -attr vt dc -attr @path {/mean_vga/mean_vga:core/reg(regs.regs(2).sva#1).cse}
load net {reg(regs.regs(2).sva#1).cse(52)} -pin  "reg(regs.regs(2).sva#1)" {Z(52)} -attr vt dc -attr @path {/mean_vga/mean_vga:core/reg(regs.regs(2).sva#1).cse}
load net {reg(regs.regs(2).sva#1).cse(53)} -pin  "reg(regs.regs(2).sva#1)" {Z(53)} -attr vt dc -attr @path {/mean_vga/mean_vga:core/reg(regs.regs(2).sva#1).cse}
load net {reg(regs.regs(2).sva#1).cse(54)} -pin  "reg(regs.regs(2).sva#1)" {Z(54)} -attr vt dc -attr @path {/mean_vga/mean_vga:core/reg(regs.regs(2).sva#1).cse}
load net {reg(regs.regs(2).sva#1).cse(55)} -pin  "reg(regs.regs(2).sva#1)" {Z(55)} -attr vt dc -attr @path {/mean_vga/mean_vga:core/reg(regs.regs(2).sva#1).cse}
load net {reg(regs.regs(2).sva#1).cse(56)} -pin  "reg(regs.regs(2).sva#1)" {Z(56)} -attr vt dc -attr @path {/mean_vga/mean_vga:core/reg(regs.regs(2).sva#1).cse}
load net {reg(regs.regs(2).sva#1).cse(57)} -pin  "reg(regs.regs(2).sva#1)" {Z(57)} -attr vt dc -attr @path {/mean_vga/mean_vga:core/reg(regs.regs(2).sva#1).cse}
load net {reg(regs.regs(2).sva#1).cse(58)} -pin  "reg(regs.regs(2).sva#1)" {Z(58)} -attr vt dc -attr @path {/mean_vga/mean_vga:core/reg(regs.regs(2).sva#1).cse}
load net {reg(regs.regs(2).sva#1).cse(59)} -pin  "reg(regs.regs(2).sva#1)" {Z(59)} -attr vt dc -attr @path {/mean_vga/mean_vga:core/reg(regs.regs(2).sva#1).cse}
load net {reg(regs.regs(2).sva#1).cse(60)} -pin  "reg(regs.regs(2).sva#1)" {Z(60)} -attr vt dc -attr @path {/mean_vga/mean_vga:core/reg(regs.regs(2).sva#1).cse}
load net {reg(regs.regs(2).sva#1).cse(61)} -pin  "reg(regs.regs(2).sva#1)" {Z(61)} -attr vt dc -attr @path {/mean_vga/mean_vga:core/reg(regs.regs(2).sva#1).cse}
load net {reg(regs.regs(2).sva#1).cse(62)} -pin  "reg(regs.regs(2).sva#1)" {Z(62)} -attr vt dc -attr @path {/mean_vga/mean_vga:core/reg(regs.regs(2).sva#1).cse}
load net {reg(regs.regs(2).sva#1).cse(63)} -pin  "reg(regs.regs(2).sva#1)" {Z(63)} -attr vt dc -attr @path {/mean_vga/mean_vga:core/reg(regs.regs(2).sva#1).cse}
load net {reg(regs.regs(2).sva#1).cse(64)} -pin  "reg(regs.regs(2).sva#1)" {Z(64)} -attr vt dc -attr @path {/mean_vga/mean_vga:core/reg(regs.regs(2).sva#1).cse}
load net {reg(regs.regs(2).sva#1).cse(65)} -pin  "reg(regs.regs(2).sva#1)" {Z(65)} -attr vt dc -attr @path {/mean_vga/mean_vga:core/reg(regs.regs(2).sva#1).cse}
load net {reg(regs.regs(2).sva#1).cse(66)} -pin  "reg(regs.regs(2).sva#1)" {Z(66)} -attr vt dc -attr @path {/mean_vga/mean_vga:core/reg(regs.regs(2).sva#1).cse}
load net {reg(regs.regs(2).sva#1).cse(67)} -pin  "reg(regs.regs(2).sva#1)" {Z(67)} -attr vt dc -attr @path {/mean_vga/mean_vga:core/reg(regs.regs(2).sva#1).cse}
load net {reg(regs.regs(2).sva#1).cse(68)} -pin  "reg(regs.regs(2).sva#1)" {Z(68)} -attr vt dc -attr @path {/mean_vga/mean_vga:core/reg(regs.regs(2).sva#1).cse}
load net {reg(regs.regs(2).sva#1).cse(69)} -pin  "reg(regs.regs(2).sva#1)" {Z(69)} -attr vt dc -attr @path {/mean_vga/mean_vga:core/reg(regs.regs(2).sva#1).cse}
load net {reg(regs.regs(2).sva#1).cse(70)} -pin  "reg(regs.regs(2).sva#1)" {Z(70)} -attr vt dc -attr @path {/mean_vga/mean_vga:core/reg(regs.regs(2).sva#1).cse}
load net {reg(regs.regs(2).sva#1).cse(71)} -pin  "reg(regs.regs(2).sva#1)" {Z(71)} -attr vt dc -attr @path {/mean_vga/mean_vga:core/reg(regs.regs(2).sva#1).cse}
load net {reg(regs.regs(2).sva#1).cse(72)} -pin  "reg(regs.regs(2).sva#1)" {Z(72)} -attr vt dc -attr @path {/mean_vga/mean_vga:core/reg(regs.regs(2).sva#1).cse}
load net {reg(regs.regs(2).sva#1).cse(73)} -pin  "reg(regs.regs(2).sva#1)" {Z(73)} -attr vt dc -attr @path {/mean_vga/mean_vga:core/reg(regs.regs(2).sva#1).cse}
load net {reg(regs.regs(2).sva#1).cse(74)} -pin  "reg(regs.regs(2).sva#1)" {Z(74)} -attr vt dc -attr @path {/mean_vga/mean_vga:core/reg(regs.regs(2).sva#1).cse}
load net {reg(regs.regs(2).sva#1).cse(75)} -pin  "reg(regs.regs(2).sva#1)" {Z(75)} -attr vt dc -attr @path {/mean_vga/mean_vga:core/reg(regs.regs(2).sva#1).cse}
load net {reg(regs.regs(2).sva#1).cse(76)} -pin  "reg(regs.regs(2).sva#1)" {Z(76)} -attr vt dc -attr @path {/mean_vga/mean_vga:core/reg(regs.regs(2).sva#1).cse}
load net {reg(regs.regs(2).sva#1).cse(77)} -pin  "reg(regs.regs(2).sva#1)" {Z(77)} -attr vt dc -attr @path {/mean_vga/mean_vga:core/reg(regs.regs(2).sva#1).cse}
load net {reg(regs.regs(2).sva#1).cse(78)} -pin  "reg(regs.regs(2).sva#1)" {Z(78)} -attr vt dc -attr @path {/mean_vga/mean_vga:core/reg(regs.regs(2).sva#1).cse}
load net {reg(regs.regs(2).sva#1).cse(79)} -pin  "reg(regs.regs(2).sva#1)" {Z(79)} -attr vt dc -attr @path {/mean_vga/mean_vga:core/reg(regs.regs(2).sva#1).cse}
load net {reg(regs.regs(2).sva#1).cse(80)} -pin  "reg(regs.regs(2).sva#1)" {Z(80)} -attr vt dc -attr @path {/mean_vga/mean_vga:core/reg(regs.regs(2).sva#1).cse}
load net {reg(regs.regs(2).sva#1).cse(81)} -pin  "reg(regs.regs(2).sva#1)" {Z(81)} -attr vt dc -attr @path {/mean_vga/mean_vga:core/reg(regs.regs(2).sva#1).cse}
load net {reg(regs.regs(2).sva#1).cse(82)} -pin  "reg(regs.regs(2).sva#1)" {Z(82)} -attr vt dc -attr @path {/mean_vga/mean_vga:core/reg(regs.regs(2).sva#1).cse}
load net {reg(regs.regs(2).sva#1).cse(83)} -pin  "reg(regs.regs(2).sva#1)" {Z(83)} -attr vt dc -attr @path {/mean_vga/mean_vga:core/reg(regs.regs(2).sva#1).cse}
load net {reg(regs.regs(2).sva#1).cse(84)} -pin  "reg(regs.regs(2).sva#1)" {Z(84)} -attr vt dc -attr @path {/mean_vga/mean_vga:core/reg(regs.regs(2).sva#1).cse}
load net {reg(regs.regs(2).sva#1).cse(85)} -pin  "reg(regs.regs(2).sva#1)" {Z(85)} -attr vt dc -attr @path {/mean_vga/mean_vga:core/reg(regs.regs(2).sva#1).cse}
load net {reg(regs.regs(2).sva#1).cse(86)} -pin  "reg(regs.regs(2).sva#1)" {Z(86)} -attr vt dc -attr @path {/mean_vga/mean_vga:core/reg(regs.regs(2).sva#1).cse}
load net {reg(regs.regs(2).sva#1).cse(87)} -pin  "reg(regs.regs(2).sva#1)" {Z(87)} -attr vt dc -attr @path {/mean_vga/mean_vga:core/reg(regs.regs(2).sva#1).cse}
load net {reg(regs.regs(2).sva#1).cse(88)} -pin  "reg(regs.regs(2).sva#1)" {Z(88)} -attr vt dc -attr @path {/mean_vga/mean_vga:core/reg(regs.regs(2).sva#1).cse}
load net {reg(regs.regs(2).sva#1).cse(89)} -pin  "reg(regs.regs(2).sva#1)" {Z(89)} -attr vt dc -attr @path {/mean_vga/mean_vga:core/reg(regs.regs(2).sva#1).cse}
load net {reg(regs.regs(2).sva#1).cse(90)} -pin  "reg(regs.regs(2).sva#1)" {Z(90)} -attr vt dc -attr @path {/mean_vga/mean_vga:core/reg(regs.regs(2).sva#1).cse}
load net {reg(regs.regs(2).sva#1).cse(91)} -pin  "reg(regs.regs(2).sva#1)" {Z(91)} -attr vt dc -attr @path {/mean_vga/mean_vga:core/reg(regs.regs(2).sva#1).cse}
load net {reg(regs.regs(2).sva#1).cse(92)} -pin  "reg(regs.regs(2).sva#1)" {Z(92)} -attr vt dc -attr @path {/mean_vga/mean_vga:core/reg(regs.regs(2).sva#1).cse}
load net {reg(regs.regs(2).sva#1).cse(93)} -pin  "reg(regs.regs(2).sva#1)" {Z(93)} -attr vt dc -attr @path {/mean_vga/mean_vga:core/reg(regs.regs(2).sva#1).cse}
load net {reg(regs.regs(2).sva#1).cse(94)} -pin  "reg(regs.regs(2).sva#1)" {Z(94)} -attr vt dc -attr @path {/mean_vga/mean_vga:core/reg(regs.regs(2).sva#1).cse}
load net {reg(regs.regs(2).sva#1).cse(95)} -pin  "reg(regs.regs(2).sva#1)" {Z(95)} -attr vt dc -attr @path {/mean_vga/mean_vga:core/reg(regs.regs(2).sva#1).cse}
load net {reg(regs.regs(2).sva#1).cse(96)} -pin  "reg(regs.regs(2).sva#1)" {Z(96)} -attr vt dc -attr @path {/mean_vga/mean_vga:core/reg(regs.regs(2).sva#1).cse}
load net {reg(regs.regs(2).sva#1).cse(97)} -pin  "reg(regs.regs(2).sva#1)" {Z(97)} -attr vt dc -attr @path {/mean_vga/mean_vga:core/reg(regs.regs(2).sva#1).cse}
load net {reg(regs.regs(2).sva#1).cse(98)} -pin  "reg(regs.regs(2).sva#1)" {Z(98)} -attr vt dc -attr @path {/mean_vga/mean_vga:core/reg(regs.regs(2).sva#1).cse}
load net {reg(regs.regs(2).sva#1).cse(99)} -pin  "reg(regs.regs(2).sva#1)" {Z(99)} -attr vt dc -attr @path {/mean_vga/mean_vga:core/reg(regs.regs(2).sva#1).cse}
load net {reg(regs.regs(2).sva#1).cse(100)} -pin  "reg(regs.regs(2).sva#1)" {Z(100)} -attr vt dc -attr @path {/mean_vga/mean_vga:core/reg(regs.regs(2).sva#1).cse}
load net {reg(regs.regs(2).sva#1).cse(101)} -pin  "reg(regs.regs(2).sva#1)" {Z(101)} -attr vt dc -attr @path {/mean_vga/mean_vga:core/reg(regs.regs(2).sva#1).cse}
load net {reg(regs.regs(2).sva#1).cse(102)} -pin  "reg(regs.regs(2).sva#1)" {Z(102)} -attr vt dc -attr @path {/mean_vga/mean_vga:core/reg(regs.regs(2).sva#1).cse}
load net {reg(regs.regs(2).sva#1).cse(103)} -pin  "reg(regs.regs(2).sva#1)" {Z(103)} -attr vt dc -attr @path {/mean_vga/mean_vga:core/reg(regs.regs(2).sva#1).cse}
load net {reg(regs.regs(2).sva#1).cse(104)} -pin  "reg(regs.regs(2).sva#1)" {Z(104)} -attr vt dc -attr @path {/mean_vga/mean_vga:core/reg(regs.regs(2).sva#1).cse}
load net {reg(regs.regs(2).sva#1).cse(105)} -pin  "reg(regs.regs(2).sva#1)" {Z(105)} -attr vt dc -attr @path {/mean_vga/mean_vga:core/reg(regs.regs(2).sva#1).cse}
load net {reg(regs.regs(2).sva#1).cse(106)} -pin  "reg(regs.regs(2).sva#1)" {Z(106)} -attr vt dc -attr @path {/mean_vga/mean_vga:core/reg(regs.regs(2).sva#1).cse}
load net {reg(regs.regs(2).sva#1).cse(107)} -pin  "reg(regs.regs(2).sva#1)" {Z(107)} -attr vt dc -attr @path {/mean_vga/mean_vga:core/reg(regs.regs(2).sva#1).cse}
load net {reg(regs.regs(2).sva#1).cse(108)} -pin  "reg(regs.regs(2).sva#1)" {Z(108)} -attr vt dc -attr @path {/mean_vga/mean_vga:core/reg(regs.regs(2).sva#1).cse}
load net {reg(regs.regs(2).sva#1).cse(109)} -pin  "reg(regs.regs(2).sva#1)" {Z(109)} -attr vt dc -attr @path {/mean_vga/mean_vga:core/reg(regs.regs(2).sva#1).cse}
load net {reg(regs.regs(2).sva#1).cse(110)} -pin  "reg(regs.regs(2).sva#1)" {Z(110)} -attr vt dc -attr @path {/mean_vga/mean_vga:core/reg(regs.regs(2).sva#1).cse}
load net {reg(regs.regs(2).sva#1).cse(111)} -pin  "reg(regs.regs(2).sva#1)" {Z(111)} -attr vt dc -attr @path {/mean_vga/mean_vga:core/reg(regs.regs(2).sva#1).cse}
load net {reg(regs.regs(2).sva#1).cse(112)} -pin  "reg(regs.regs(2).sva#1)" {Z(112)} -attr vt dc -attr @path {/mean_vga/mean_vga:core/reg(regs.regs(2).sva#1).cse}
load net {reg(regs.regs(2).sva#1).cse(113)} -pin  "reg(regs.regs(2).sva#1)" {Z(113)} -attr vt dc -attr @path {/mean_vga/mean_vga:core/reg(regs.regs(2).sva#1).cse}
load net {reg(regs.regs(2).sva#1).cse(114)} -pin  "reg(regs.regs(2).sva#1)" {Z(114)} -attr vt dc -attr @path {/mean_vga/mean_vga:core/reg(regs.regs(2).sva#1).cse}
load net {reg(regs.regs(2).sva#1).cse(115)} -pin  "reg(regs.regs(2).sva#1)" {Z(115)} -attr vt dc -attr @path {/mean_vga/mean_vga:core/reg(regs.regs(2).sva#1).cse}
load net {reg(regs.regs(2).sva#1).cse(116)} -pin  "reg(regs.regs(2).sva#1)" {Z(116)} -attr vt dc -attr @path {/mean_vga/mean_vga:core/reg(regs.regs(2).sva#1).cse}
load net {reg(regs.regs(2).sva#1).cse(117)} -pin  "reg(regs.regs(2).sva#1)" {Z(117)} -attr vt dc -attr @path {/mean_vga/mean_vga:core/reg(regs.regs(2).sva#1).cse}
load net {reg(regs.regs(2).sva#1).cse(118)} -pin  "reg(regs.regs(2).sva#1)" {Z(118)} -attr vt dc -attr @path {/mean_vga/mean_vga:core/reg(regs.regs(2).sva#1).cse}
load net {reg(regs.regs(2).sva#1).cse(119)} -pin  "reg(regs.regs(2).sva#1)" {Z(119)} -attr vt dc -attr @path {/mean_vga/mean_vga:core/reg(regs.regs(2).sva#1).cse}
load net {reg(regs.regs(2).sva#1).cse(120)} -pin  "reg(regs.regs(2).sva#1)" {Z(120)} -attr vt dc -attr @path {/mean_vga/mean_vga:core/reg(regs.regs(2).sva#1).cse}
load net {reg(regs.regs(2).sva#1).cse(121)} -pin  "reg(regs.regs(2).sva#1)" {Z(121)} -attr vt dc -attr @path {/mean_vga/mean_vga:core/reg(regs.regs(2).sva#1).cse}
load net {reg(regs.regs(2).sva#1).cse(122)} -pin  "reg(regs.regs(2).sva#1)" {Z(122)} -attr vt dc -attr @path {/mean_vga/mean_vga:core/reg(regs.regs(2).sva#1).cse}
load net {reg(regs.regs(2).sva#1).cse(123)} -pin  "reg(regs.regs(2).sva#1)" {Z(123)} -attr vt dc -attr @path {/mean_vga/mean_vga:core/reg(regs.regs(2).sva#1).cse}
load net {reg(regs.regs(2).sva#1).cse(124)} -pin  "reg(regs.regs(2).sva#1)" {Z(124)} -attr vt dc -attr @path {/mean_vga/mean_vga:core/reg(regs.regs(2).sva#1).cse}
load net {reg(regs.regs(2).sva#1).cse(125)} -pin  "reg(regs.regs(2).sva#1)" {Z(125)} -attr vt dc -attr @path {/mean_vga/mean_vga:core/reg(regs.regs(2).sva#1).cse}
load net {reg(regs.regs(2).sva#1).cse(126)} -pin  "reg(regs.regs(2).sva#1)" {Z(126)} -attr vt dc -attr @path {/mean_vga/mean_vga:core/reg(regs.regs(2).sva#1).cse}
load net {reg(regs.regs(2).sva#1).cse(127)} -pin  "reg(regs.regs(2).sva#1)" {Z(127)} -attr vt dc -attr @path {/mean_vga/mean_vga:core/reg(regs.regs(2).sva#1).cse}
load net {reg(regs.regs(2).sva#1).cse(128)} -pin  "reg(regs.regs(2).sva#1)" {Z(128)} -attr vt dc -attr @path {/mean_vga/mean_vga:core/reg(regs.regs(2).sva#1).cse}
load net {reg(regs.regs(2).sva#1).cse(129)} -pin  "reg(regs.regs(2).sva#1)" {Z(129)} -attr vt dc -attr @path {/mean_vga/mean_vga:core/reg(regs.regs(2).sva#1).cse}
load net {reg(regs.regs(2).sva#1).cse(130)} -pin  "reg(regs.regs(2).sva#1)" {Z(130)} -attr vt dc -attr @path {/mean_vga/mean_vga:core/reg(regs.regs(2).sva#1).cse}
load net {reg(regs.regs(2).sva#1).cse(131)} -pin  "reg(regs.regs(2).sva#1)" {Z(131)} -attr vt dc -attr @path {/mean_vga/mean_vga:core/reg(regs.regs(2).sva#1).cse}
load net {reg(regs.regs(2).sva#1).cse(132)} -pin  "reg(regs.regs(2).sva#1)" {Z(132)} -attr vt dc -attr @path {/mean_vga/mean_vga:core/reg(regs.regs(2).sva#1).cse}
load net {reg(regs.regs(2).sva#1).cse(133)} -pin  "reg(regs.regs(2).sva#1)" {Z(133)} -attr vt dc -attr @path {/mean_vga/mean_vga:core/reg(regs.regs(2).sva#1).cse}
load net {reg(regs.regs(2).sva#1).cse(134)} -pin  "reg(regs.regs(2).sva#1)" {Z(134)} -attr vt dc -attr @path {/mean_vga/mean_vga:core/reg(regs.regs(2).sva#1).cse}
load net {reg(regs.regs(2).sva#1).cse(135)} -pin  "reg(regs.regs(2).sva#1)" {Z(135)} -attr vt dc -attr @path {/mean_vga/mean_vga:core/reg(regs.regs(2).sva#1).cse}
load net {reg(regs.regs(2).sva#1).cse(136)} -pin  "reg(regs.regs(2).sva#1)" {Z(136)} -attr vt dc -attr @path {/mean_vga/mean_vga:core/reg(regs.regs(2).sva#1).cse}
load net {reg(regs.regs(2).sva#1).cse(137)} -pin  "reg(regs.regs(2).sva#1)" {Z(137)} -attr vt dc -attr @path {/mean_vga/mean_vga:core/reg(regs.regs(2).sva#1).cse}
load net {reg(regs.regs(2).sva#1).cse(138)} -pin  "reg(regs.regs(2).sva#1)" {Z(138)} -attr vt dc -attr @path {/mean_vga/mean_vga:core/reg(regs.regs(2).sva#1).cse}
load net {reg(regs.regs(2).sva#1).cse(139)} -pin  "reg(regs.regs(2).sva#1)" {Z(139)} -attr vt dc -attr @path {/mean_vga/mean_vga:core/reg(regs.regs(2).sva#1).cse}
load net {reg(regs.regs(2).sva#1).cse(140)} -pin  "reg(regs.regs(2).sva#1)" {Z(140)} -attr vt dc -attr @path {/mean_vga/mean_vga:core/reg(regs.regs(2).sva#1).cse}
load net {reg(regs.regs(2).sva#1).cse(141)} -pin  "reg(regs.regs(2).sva#1)" {Z(141)} -attr vt dc -attr @path {/mean_vga/mean_vga:core/reg(regs.regs(2).sva#1).cse}
load net {reg(regs.regs(2).sva#1).cse(142)} -pin  "reg(regs.regs(2).sva#1)" {Z(142)} -attr vt dc -attr @path {/mean_vga/mean_vga:core/reg(regs.regs(2).sva#1).cse}
load net {reg(regs.regs(2).sva#1).cse(143)} -pin  "reg(regs.regs(2).sva#1)" {Z(143)} -attr vt dc -attr @path {/mean_vga/mean_vga:core/reg(regs.regs(2).sva#1).cse}
load net {reg(regs.regs(2).sva#1).cse(144)} -pin  "reg(regs.regs(2).sva#1)" {Z(144)} -attr vt dc -attr @path {/mean_vga/mean_vga:core/reg(regs.regs(2).sva#1).cse}
load net {reg(regs.regs(2).sva#1).cse(145)} -pin  "reg(regs.regs(2).sva#1)" {Z(145)} -attr vt dc -attr @path {/mean_vga/mean_vga:core/reg(regs.regs(2).sva#1).cse}
load net {reg(regs.regs(2).sva#1).cse(146)} -pin  "reg(regs.regs(2).sva#1)" {Z(146)} -attr vt dc -attr @path {/mean_vga/mean_vga:core/reg(regs.regs(2).sva#1).cse}
load net {reg(regs.regs(2).sva#1).cse(147)} -pin  "reg(regs.regs(2).sva#1)" {Z(147)} -attr vt dc -attr @path {/mean_vga/mean_vga:core/reg(regs.regs(2).sva#1).cse}
load net {reg(regs.regs(2).sva#1).cse(148)} -pin  "reg(regs.regs(2).sva#1)" {Z(148)} -attr vt dc -attr @path {/mean_vga/mean_vga:core/reg(regs.regs(2).sva#1).cse}
load net {reg(regs.regs(2).sva#1).cse(149)} -pin  "reg(regs.regs(2).sva#1)" {Z(149)} -attr vt dc -attr @path {/mean_vga/mean_vga:core/reg(regs.regs(2).sva#1).cse}
load inst "reg(regs.regs(3).sva#1)" "reg(150,1,1,-1,0)" "INTERFACE" -attr xrf 2284 -attr oid 331 -attr vt d -attr @path {/mean_vga/mean_vga:core/reg(regs.regs(3).sva#1)}
load net {reg(regs.regs(2).sva#1).cse(0)} -pin  "reg(regs.regs(3).sva#1)" {D(0)} -attr vt d -attr @path {/mean_vga/mean_vga:core/reg(regs.regs(2).sva#1).cse}
load net {reg(regs.regs(2).sva#1).cse(1)} -pin  "reg(regs.regs(3).sva#1)" {D(1)} -attr vt d -attr @path {/mean_vga/mean_vga:core/reg(regs.regs(2).sva#1).cse}
load net {reg(regs.regs(2).sva#1).cse(2)} -pin  "reg(regs.regs(3).sva#1)" {D(2)} -attr vt d -attr @path {/mean_vga/mean_vga:core/reg(regs.regs(2).sva#1).cse}
load net {reg(regs.regs(2).sva#1).cse(3)} -pin  "reg(regs.regs(3).sva#1)" {D(3)} -attr vt d -attr @path {/mean_vga/mean_vga:core/reg(regs.regs(2).sva#1).cse}
load net {reg(regs.regs(2).sva#1).cse(4)} -pin  "reg(regs.regs(3).sva#1)" {D(4)} -attr vt d -attr @path {/mean_vga/mean_vga:core/reg(regs.regs(2).sva#1).cse}
load net {reg(regs.regs(2).sva#1).cse(5)} -pin  "reg(regs.regs(3).sva#1)" {D(5)} -attr vt d -attr @path {/mean_vga/mean_vga:core/reg(regs.regs(2).sva#1).cse}
load net {reg(regs.regs(2).sva#1).cse(6)} -pin  "reg(regs.regs(3).sva#1)" {D(6)} -attr vt d -attr @path {/mean_vga/mean_vga:core/reg(regs.regs(2).sva#1).cse}
load net {reg(regs.regs(2).sva#1).cse(7)} -pin  "reg(regs.regs(3).sva#1)" {D(7)} -attr vt d -attr @path {/mean_vga/mean_vga:core/reg(regs.regs(2).sva#1).cse}
load net {reg(regs.regs(2).sva#1).cse(8)} -pin  "reg(regs.regs(3).sva#1)" {D(8)} -attr vt d -attr @path {/mean_vga/mean_vga:core/reg(regs.regs(2).sva#1).cse}
load net {reg(regs.regs(2).sva#1).cse(9)} -pin  "reg(regs.regs(3).sva#1)" {D(9)} -attr vt d -attr @path {/mean_vga/mean_vga:core/reg(regs.regs(2).sva#1).cse}
load net {reg(regs.regs(2).sva#1).cse(10)} -pin  "reg(regs.regs(3).sva#1)" {D(10)} -attr vt d -attr @path {/mean_vga/mean_vga:core/reg(regs.regs(2).sva#1).cse}
load net {reg(regs.regs(2).sva#1).cse(11)} -pin  "reg(regs.regs(3).sva#1)" {D(11)} -attr vt d -attr @path {/mean_vga/mean_vga:core/reg(regs.regs(2).sva#1).cse}
load net {reg(regs.regs(2).sva#1).cse(12)} -pin  "reg(regs.regs(3).sva#1)" {D(12)} -attr vt d -attr @path {/mean_vga/mean_vga:core/reg(regs.regs(2).sva#1).cse}
load net {reg(regs.regs(2).sva#1).cse(13)} -pin  "reg(regs.regs(3).sva#1)" {D(13)} -attr vt d -attr @path {/mean_vga/mean_vga:core/reg(regs.regs(2).sva#1).cse}
load net {reg(regs.regs(2).sva#1).cse(14)} -pin  "reg(regs.regs(3).sva#1)" {D(14)} -attr vt d -attr @path {/mean_vga/mean_vga:core/reg(regs.regs(2).sva#1).cse}
load net {reg(regs.regs(2).sva#1).cse(15)} -pin  "reg(regs.regs(3).sva#1)" {D(15)} -attr vt d -attr @path {/mean_vga/mean_vga:core/reg(regs.regs(2).sva#1).cse}
load net {reg(regs.regs(2).sva#1).cse(16)} -pin  "reg(regs.regs(3).sva#1)" {D(16)} -attr vt d -attr @path {/mean_vga/mean_vga:core/reg(regs.regs(2).sva#1).cse}
load net {reg(regs.regs(2).sva#1).cse(17)} -pin  "reg(regs.regs(3).sva#1)" {D(17)} -attr vt d -attr @path {/mean_vga/mean_vga:core/reg(regs.regs(2).sva#1).cse}
load net {reg(regs.regs(2).sva#1).cse(18)} -pin  "reg(regs.regs(3).sva#1)" {D(18)} -attr vt d -attr @path {/mean_vga/mean_vga:core/reg(regs.regs(2).sva#1).cse}
load net {reg(regs.regs(2).sva#1).cse(19)} -pin  "reg(regs.regs(3).sva#1)" {D(19)} -attr vt d -attr @path {/mean_vga/mean_vga:core/reg(regs.regs(2).sva#1).cse}
load net {reg(regs.regs(2).sva#1).cse(20)} -pin  "reg(regs.regs(3).sva#1)" {D(20)} -attr vt d -attr @path {/mean_vga/mean_vga:core/reg(regs.regs(2).sva#1).cse}
load net {reg(regs.regs(2).sva#1).cse(21)} -pin  "reg(regs.regs(3).sva#1)" {D(21)} -attr vt d -attr @path {/mean_vga/mean_vga:core/reg(regs.regs(2).sva#1).cse}
load net {reg(regs.regs(2).sva#1).cse(22)} -pin  "reg(regs.regs(3).sva#1)" {D(22)} -attr vt d -attr @path {/mean_vga/mean_vga:core/reg(regs.regs(2).sva#1).cse}
load net {reg(regs.regs(2).sva#1).cse(23)} -pin  "reg(regs.regs(3).sva#1)" {D(23)} -attr vt d -attr @path {/mean_vga/mean_vga:core/reg(regs.regs(2).sva#1).cse}
load net {reg(regs.regs(2).sva#1).cse(24)} -pin  "reg(regs.regs(3).sva#1)" {D(24)} -attr vt d -attr @path {/mean_vga/mean_vga:core/reg(regs.regs(2).sva#1).cse}
load net {reg(regs.regs(2).sva#1).cse(25)} -pin  "reg(regs.regs(3).sva#1)" {D(25)} -attr vt d -attr @path {/mean_vga/mean_vga:core/reg(regs.regs(2).sva#1).cse}
load net {reg(regs.regs(2).sva#1).cse(26)} -pin  "reg(regs.regs(3).sva#1)" {D(26)} -attr vt d -attr @path {/mean_vga/mean_vga:core/reg(regs.regs(2).sva#1).cse}
load net {reg(regs.regs(2).sva#1).cse(27)} -pin  "reg(regs.regs(3).sva#1)" {D(27)} -attr vt d -attr @path {/mean_vga/mean_vga:core/reg(regs.regs(2).sva#1).cse}
load net {reg(regs.regs(2).sva#1).cse(28)} -pin  "reg(regs.regs(3).sva#1)" {D(28)} -attr vt d -attr @path {/mean_vga/mean_vga:core/reg(regs.regs(2).sva#1).cse}
load net {reg(regs.regs(2).sva#1).cse(29)} -pin  "reg(regs.regs(3).sva#1)" {D(29)} -attr vt d -attr @path {/mean_vga/mean_vga:core/reg(regs.regs(2).sva#1).cse}
load net {reg(regs.regs(2).sva#1).cse(30)} -pin  "reg(regs.regs(3).sva#1)" {D(30)} -attr vt d -attr @path {/mean_vga/mean_vga:core/reg(regs.regs(2).sva#1).cse}
load net {reg(regs.regs(2).sva#1).cse(31)} -pin  "reg(regs.regs(3).sva#1)" {D(31)} -attr vt d -attr @path {/mean_vga/mean_vga:core/reg(regs.regs(2).sva#1).cse}
load net {reg(regs.regs(2).sva#1).cse(32)} -pin  "reg(regs.regs(3).sva#1)" {D(32)} -attr vt d -attr @path {/mean_vga/mean_vga:core/reg(regs.regs(2).sva#1).cse}
load net {reg(regs.regs(2).sva#1).cse(33)} -pin  "reg(regs.regs(3).sva#1)" {D(33)} -attr vt d -attr @path {/mean_vga/mean_vga:core/reg(regs.regs(2).sva#1).cse}
load net {reg(regs.regs(2).sva#1).cse(34)} -pin  "reg(regs.regs(3).sva#1)" {D(34)} -attr vt d -attr @path {/mean_vga/mean_vga:core/reg(regs.regs(2).sva#1).cse}
load net {reg(regs.regs(2).sva#1).cse(35)} -pin  "reg(regs.regs(3).sva#1)" {D(35)} -attr vt d -attr @path {/mean_vga/mean_vga:core/reg(regs.regs(2).sva#1).cse}
load net {reg(regs.regs(2).sva#1).cse(36)} -pin  "reg(regs.regs(3).sva#1)" {D(36)} -attr vt d -attr @path {/mean_vga/mean_vga:core/reg(regs.regs(2).sva#1).cse}
load net {reg(regs.regs(2).sva#1).cse(37)} -pin  "reg(regs.regs(3).sva#1)" {D(37)} -attr vt d -attr @path {/mean_vga/mean_vga:core/reg(regs.regs(2).sva#1).cse}
load net {reg(regs.regs(2).sva#1).cse(38)} -pin  "reg(regs.regs(3).sva#1)" {D(38)} -attr vt d -attr @path {/mean_vga/mean_vga:core/reg(regs.regs(2).sva#1).cse}
load net {reg(regs.regs(2).sva#1).cse(39)} -pin  "reg(regs.regs(3).sva#1)" {D(39)} -attr vt d -attr @path {/mean_vga/mean_vga:core/reg(regs.regs(2).sva#1).cse}
load net {reg(regs.regs(2).sva#1).cse(40)} -pin  "reg(regs.regs(3).sva#1)" {D(40)} -attr vt d -attr @path {/mean_vga/mean_vga:core/reg(regs.regs(2).sva#1).cse}
load net {reg(regs.regs(2).sva#1).cse(41)} -pin  "reg(regs.regs(3).sva#1)" {D(41)} -attr vt d -attr @path {/mean_vga/mean_vga:core/reg(regs.regs(2).sva#1).cse}
load net {reg(regs.regs(2).sva#1).cse(42)} -pin  "reg(regs.regs(3).sva#1)" {D(42)} -attr vt d -attr @path {/mean_vga/mean_vga:core/reg(regs.regs(2).sva#1).cse}
load net {reg(regs.regs(2).sva#1).cse(43)} -pin  "reg(regs.regs(3).sva#1)" {D(43)} -attr vt d -attr @path {/mean_vga/mean_vga:core/reg(regs.regs(2).sva#1).cse}
load net {reg(regs.regs(2).sva#1).cse(44)} -pin  "reg(regs.regs(3).sva#1)" {D(44)} -attr vt d -attr @path {/mean_vga/mean_vga:core/reg(regs.regs(2).sva#1).cse}
load net {reg(regs.regs(2).sva#1).cse(45)} -pin  "reg(regs.regs(3).sva#1)" {D(45)} -attr vt d -attr @path {/mean_vga/mean_vga:core/reg(regs.regs(2).sva#1).cse}
load net {reg(regs.regs(2).sva#1).cse(46)} -pin  "reg(regs.regs(3).sva#1)" {D(46)} -attr vt d -attr @path {/mean_vga/mean_vga:core/reg(regs.regs(2).sva#1).cse}
load net {reg(regs.regs(2).sva#1).cse(47)} -pin  "reg(regs.regs(3).sva#1)" {D(47)} -attr vt d -attr @path {/mean_vga/mean_vga:core/reg(regs.regs(2).sva#1).cse}
load net {reg(regs.regs(2).sva#1).cse(48)} -pin  "reg(regs.regs(3).sva#1)" {D(48)} -attr vt d -attr @path {/mean_vga/mean_vga:core/reg(regs.regs(2).sva#1).cse}
load net {reg(regs.regs(2).sva#1).cse(49)} -pin  "reg(regs.regs(3).sva#1)" {D(49)} -attr vt d -attr @path {/mean_vga/mean_vga:core/reg(regs.regs(2).sva#1).cse}
load net {reg(regs.regs(2).sva#1).cse(50)} -pin  "reg(regs.regs(3).sva#1)" {D(50)} -attr vt d -attr @path {/mean_vga/mean_vga:core/reg(regs.regs(2).sva#1).cse}
load net {reg(regs.regs(2).sva#1).cse(51)} -pin  "reg(regs.regs(3).sva#1)" {D(51)} -attr vt d -attr @path {/mean_vga/mean_vga:core/reg(regs.regs(2).sva#1).cse}
load net {reg(regs.regs(2).sva#1).cse(52)} -pin  "reg(regs.regs(3).sva#1)" {D(52)} -attr vt d -attr @path {/mean_vga/mean_vga:core/reg(regs.regs(2).sva#1).cse}
load net {reg(regs.regs(2).sva#1).cse(53)} -pin  "reg(regs.regs(3).sva#1)" {D(53)} -attr vt d -attr @path {/mean_vga/mean_vga:core/reg(regs.regs(2).sva#1).cse}
load net {reg(regs.regs(2).sva#1).cse(54)} -pin  "reg(regs.regs(3).sva#1)" {D(54)} -attr vt d -attr @path {/mean_vga/mean_vga:core/reg(regs.regs(2).sva#1).cse}
load net {reg(regs.regs(2).sva#1).cse(55)} -pin  "reg(regs.regs(3).sva#1)" {D(55)} -attr vt d -attr @path {/mean_vga/mean_vga:core/reg(regs.regs(2).sva#1).cse}
load net {reg(regs.regs(2).sva#1).cse(56)} -pin  "reg(regs.regs(3).sva#1)" {D(56)} -attr vt d -attr @path {/mean_vga/mean_vga:core/reg(regs.regs(2).sva#1).cse}
load net {reg(regs.regs(2).sva#1).cse(57)} -pin  "reg(regs.regs(3).sva#1)" {D(57)} -attr vt d -attr @path {/mean_vga/mean_vga:core/reg(regs.regs(2).sva#1).cse}
load net {reg(regs.regs(2).sva#1).cse(58)} -pin  "reg(regs.regs(3).sva#1)" {D(58)} -attr vt d -attr @path {/mean_vga/mean_vga:core/reg(regs.regs(2).sva#1).cse}
load net {reg(regs.regs(2).sva#1).cse(59)} -pin  "reg(regs.regs(3).sva#1)" {D(59)} -attr vt d -attr @path {/mean_vga/mean_vga:core/reg(regs.regs(2).sva#1).cse}
load net {reg(regs.regs(2).sva#1).cse(60)} -pin  "reg(regs.regs(3).sva#1)" {D(60)} -attr vt d -attr @path {/mean_vga/mean_vga:core/reg(regs.regs(2).sva#1).cse}
load net {reg(regs.regs(2).sva#1).cse(61)} -pin  "reg(regs.regs(3).sva#1)" {D(61)} -attr vt d -attr @path {/mean_vga/mean_vga:core/reg(regs.regs(2).sva#1).cse}
load net {reg(regs.regs(2).sva#1).cse(62)} -pin  "reg(regs.regs(3).sva#1)" {D(62)} -attr vt d -attr @path {/mean_vga/mean_vga:core/reg(regs.regs(2).sva#1).cse}
load net {reg(regs.regs(2).sva#1).cse(63)} -pin  "reg(regs.regs(3).sva#1)" {D(63)} -attr vt d -attr @path {/mean_vga/mean_vga:core/reg(regs.regs(2).sva#1).cse}
load net {reg(regs.regs(2).sva#1).cse(64)} -pin  "reg(regs.regs(3).sva#1)" {D(64)} -attr vt d -attr @path {/mean_vga/mean_vga:core/reg(regs.regs(2).sva#1).cse}
load net {reg(regs.regs(2).sva#1).cse(65)} -pin  "reg(regs.regs(3).sva#1)" {D(65)} -attr vt d -attr @path {/mean_vga/mean_vga:core/reg(regs.regs(2).sva#1).cse}
load net {reg(regs.regs(2).sva#1).cse(66)} -pin  "reg(regs.regs(3).sva#1)" {D(66)} -attr vt d -attr @path {/mean_vga/mean_vga:core/reg(regs.regs(2).sva#1).cse}
load net {reg(regs.regs(2).sva#1).cse(67)} -pin  "reg(regs.regs(3).sva#1)" {D(67)} -attr vt d -attr @path {/mean_vga/mean_vga:core/reg(regs.regs(2).sva#1).cse}
load net {reg(regs.regs(2).sva#1).cse(68)} -pin  "reg(regs.regs(3).sva#1)" {D(68)} -attr vt d -attr @path {/mean_vga/mean_vga:core/reg(regs.regs(2).sva#1).cse}
load net {reg(regs.regs(2).sva#1).cse(69)} -pin  "reg(regs.regs(3).sva#1)" {D(69)} -attr vt d -attr @path {/mean_vga/mean_vga:core/reg(regs.regs(2).sva#1).cse}
load net {reg(regs.regs(2).sva#1).cse(70)} -pin  "reg(regs.regs(3).sva#1)" {D(70)} -attr vt d -attr @path {/mean_vga/mean_vga:core/reg(regs.regs(2).sva#1).cse}
load net {reg(regs.regs(2).sva#1).cse(71)} -pin  "reg(regs.regs(3).sva#1)" {D(71)} -attr vt d -attr @path {/mean_vga/mean_vga:core/reg(regs.regs(2).sva#1).cse}
load net {reg(regs.regs(2).sva#1).cse(72)} -pin  "reg(regs.regs(3).sva#1)" {D(72)} -attr vt d -attr @path {/mean_vga/mean_vga:core/reg(regs.regs(2).sva#1).cse}
load net {reg(regs.regs(2).sva#1).cse(73)} -pin  "reg(regs.regs(3).sva#1)" {D(73)} -attr vt d -attr @path {/mean_vga/mean_vga:core/reg(regs.regs(2).sva#1).cse}
load net {reg(regs.regs(2).sva#1).cse(74)} -pin  "reg(regs.regs(3).sva#1)" {D(74)} -attr vt d -attr @path {/mean_vga/mean_vga:core/reg(regs.regs(2).sva#1).cse}
load net {reg(regs.regs(2).sva#1).cse(75)} -pin  "reg(regs.regs(3).sva#1)" {D(75)} -attr vt d -attr @path {/mean_vga/mean_vga:core/reg(regs.regs(2).sva#1).cse}
load net {reg(regs.regs(2).sva#1).cse(76)} -pin  "reg(regs.regs(3).sva#1)" {D(76)} -attr vt d -attr @path {/mean_vga/mean_vga:core/reg(regs.regs(2).sva#1).cse}
load net {reg(regs.regs(2).sva#1).cse(77)} -pin  "reg(regs.regs(3).sva#1)" {D(77)} -attr vt d -attr @path {/mean_vga/mean_vga:core/reg(regs.regs(2).sva#1).cse}
load net {reg(regs.regs(2).sva#1).cse(78)} -pin  "reg(regs.regs(3).sva#1)" {D(78)} -attr vt d -attr @path {/mean_vga/mean_vga:core/reg(regs.regs(2).sva#1).cse}
load net {reg(regs.regs(2).sva#1).cse(79)} -pin  "reg(regs.regs(3).sva#1)" {D(79)} -attr vt d -attr @path {/mean_vga/mean_vga:core/reg(regs.regs(2).sva#1).cse}
load net {reg(regs.regs(2).sva#1).cse(80)} -pin  "reg(regs.regs(3).sva#1)" {D(80)} -attr vt d -attr @path {/mean_vga/mean_vga:core/reg(regs.regs(2).sva#1).cse}
load net {reg(regs.regs(2).sva#1).cse(81)} -pin  "reg(regs.regs(3).sva#1)" {D(81)} -attr vt d -attr @path {/mean_vga/mean_vga:core/reg(regs.regs(2).sva#1).cse}
load net {reg(regs.regs(2).sva#1).cse(82)} -pin  "reg(regs.regs(3).sva#1)" {D(82)} -attr vt d -attr @path {/mean_vga/mean_vga:core/reg(regs.regs(2).sva#1).cse}
load net {reg(regs.regs(2).sva#1).cse(83)} -pin  "reg(regs.regs(3).sva#1)" {D(83)} -attr vt d -attr @path {/mean_vga/mean_vga:core/reg(regs.regs(2).sva#1).cse}
load net {reg(regs.regs(2).sva#1).cse(84)} -pin  "reg(regs.regs(3).sva#1)" {D(84)} -attr vt d -attr @path {/mean_vga/mean_vga:core/reg(regs.regs(2).sva#1).cse}
load net {reg(regs.regs(2).sva#1).cse(85)} -pin  "reg(regs.regs(3).sva#1)" {D(85)} -attr vt d -attr @path {/mean_vga/mean_vga:core/reg(regs.regs(2).sva#1).cse}
load net {reg(regs.regs(2).sva#1).cse(86)} -pin  "reg(regs.regs(3).sva#1)" {D(86)} -attr vt d -attr @path {/mean_vga/mean_vga:core/reg(regs.regs(2).sva#1).cse}
load net {reg(regs.regs(2).sva#1).cse(87)} -pin  "reg(regs.regs(3).sva#1)" {D(87)} -attr vt d -attr @path {/mean_vga/mean_vga:core/reg(regs.regs(2).sva#1).cse}
load net {reg(regs.regs(2).sva#1).cse(88)} -pin  "reg(regs.regs(3).sva#1)" {D(88)} -attr vt d -attr @path {/mean_vga/mean_vga:core/reg(regs.regs(2).sva#1).cse}
load net {reg(regs.regs(2).sva#1).cse(89)} -pin  "reg(regs.regs(3).sva#1)" {D(89)} -attr vt d -attr @path {/mean_vga/mean_vga:core/reg(regs.regs(2).sva#1).cse}
load net {reg(regs.regs(2).sva#1).cse(90)} -pin  "reg(regs.regs(3).sva#1)" {D(90)} -attr vt d -attr @path {/mean_vga/mean_vga:core/reg(regs.regs(2).sva#1).cse}
load net {reg(regs.regs(2).sva#1).cse(91)} -pin  "reg(regs.regs(3).sva#1)" {D(91)} -attr vt d -attr @path {/mean_vga/mean_vga:core/reg(regs.regs(2).sva#1).cse}
load net {reg(regs.regs(2).sva#1).cse(92)} -pin  "reg(regs.regs(3).sva#1)" {D(92)} -attr vt d -attr @path {/mean_vga/mean_vga:core/reg(regs.regs(2).sva#1).cse}
load net {reg(regs.regs(2).sva#1).cse(93)} -pin  "reg(regs.regs(3).sva#1)" {D(93)} -attr vt d -attr @path {/mean_vga/mean_vga:core/reg(regs.regs(2).sva#1).cse}
load net {reg(regs.regs(2).sva#1).cse(94)} -pin  "reg(regs.regs(3).sva#1)" {D(94)} -attr vt d -attr @path {/mean_vga/mean_vga:core/reg(regs.regs(2).sva#1).cse}
load net {reg(regs.regs(2).sva#1).cse(95)} -pin  "reg(regs.regs(3).sva#1)" {D(95)} -attr vt d -attr @path {/mean_vga/mean_vga:core/reg(regs.regs(2).sva#1).cse}
load net {reg(regs.regs(2).sva#1).cse(96)} -pin  "reg(regs.regs(3).sva#1)" {D(96)} -attr vt d -attr @path {/mean_vga/mean_vga:core/reg(regs.regs(2).sva#1).cse}
load net {reg(regs.regs(2).sva#1).cse(97)} -pin  "reg(regs.regs(3).sva#1)" {D(97)} -attr vt d -attr @path {/mean_vga/mean_vga:core/reg(regs.regs(2).sva#1).cse}
load net {reg(regs.regs(2).sva#1).cse(98)} -pin  "reg(regs.regs(3).sva#1)" {D(98)} -attr vt d -attr @path {/mean_vga/mean_vga:core/reg(regs.regs(2).sva#1).cse}
load net {reg(regs.regs(2).sva#1).cse(99)} -pin  "reg(regs.regs(3).sva#1)" {D(99)} -attr vt d -attr @path {/mean_vga/mean_vga:core/reg(regs.regs(2).sva#1).cse}
load net {reg(regs.regs(2).sva#1).cse(100)} -pin  "reg(regs.regs(3).sva#1)" {D(100)} -attr vt d -attr @path {/mean_vga/mean_vga:core/reg(regs.regs(2).sva#1).cse}
load net {reg(regs.regs(2).sva#1).cse(101)} -pin  "reg(regs.regs(3).sva#1)" {D(101)} -attr vt d -attr @path {/mean_vga/mean_vga:core/reg(regs.regs(2).sva#1).cse}
load net {reg(regs.regs(2).sva#1).cse(102)} -pin  "reg(regs.regs(3).sva#1)" {D(102)} -attr vt d -attr @path {/mean_vga/mean_vga:core/reg(regs.regs(2).sva#1).cse}
load net {reg(regs.regs(2).sva#1).cse(103)} -pin  "reg(regs.regs(3).sva#1)" {D(103)} -attr vt d -attr @path {/mean_vga/mean_vga:core/reg(regs.regs(2).sva#1).cse}
load net {reg(regs.regs(2).sva#1).cse(104)} -pin  "reg(regs.regs(3).sva#1)" {D(104)} -attr vt d -attr @path {/mean_vga/mean_vga:core/reg(regs.regs(2).sva#1).cse}
load net {reg(regs.regs(2).sva#1).cse(105)} -pin  "reg(regs.regs(3).sva#1)" {D(105)} -attr vt d -attr @path {/mean_vga/mean_vga:core/reg(regs.regs(2).sva#1).cse}
load net {reg(regs.regs(2).sva#1).cse(106)} -pin  "reg(regs.regs(3).sva#1)" {D(106)} -attr vt d -attr @path {/mean_vga/mean_vga:core/reg(regs.regs(2).sva#1).cse}
load net {reg(regs.regs(2).sva#1).cse(107)} -pin  "reg(regs.regs(3).sva#1)" {D(107)} -attr vt d -attr @path {/mean_vga/mean_vga:core/reg(regs.regs(2).sva#1).cse}
load net {reg(regs.regs(2).sva#1).cse(108)} -pin  "reg(regs.regs(3).sva#1)" {D(108)} -attr vt d -attr @path {/mean_vga/mean_vga:core/reg(regs.regs(2).sva#1).cse}
load net {reg(regs.regs(2).sva#1).cse(109)} -pin  "reg(regs.regs(3).sva#1)" {D(109)} -attr vt d -attr @path {/mean_vga/mean_vga:core/reg(regs.regs(2).sva#1).cse}
load net {reg(regs.regs(2).sva#1).cse(110)} -pin  "reg(regs.regs(3).sva#1)" {D(110)} -attr vt d -attr @path {/mean_vga/mean_vga:core/reg(regs.regs(2).sva#1).cse}
load net {reg(regs.regs(2).sva#1).cse(111)} -pin  "reg(regs.regs(3).sva#1)" {D(111)} -attr vt d -attr @path {/mean_vga/mean_vga:core/reg(regs.regs(2).sva#1).cse}
load net {reg(regs.regs(2).sva#1).cse(112)} -pin  "reg(regs.regs(3).sva#1)" {D(112)} -attr vt d -attr @path {/mean_vga/mean_vga:core/reg(regs.regs(2).sva#1).cse}
load net {reg(regs.regs(2).sva#1).cse(113)} -pin  "reg(regs.regs(3).sva#1)" {D(113)} -attr vt d -attr @path {/mean_vga/mean_vga:core/reg(regs.regs(2).sva#1).cse}
load net {reg(regs.regs(2).sva#1).cse(114)} -pin  "reg(regs.regs(3).sva#1)" {D(114)} -attr vt d -attr @path {/mean_vga/mean_vga:core/reg(regs.regs(2).sva#1).cse}
load net {reg(regs.regs(2).sva#1).cse(115)} -pin  "reg(regs.regs(3).sva#1)" {D(115)} -attr vt d -attr @path {/mean_vga/mean_vga:core/reg(regs.regs(2).sva#1).cse}
load net {reg(regs.regs(2).sva#1).cse(116)} -pin  "reg(regs.regs(3).sva#1)" {D(116)} -attr vt d -attr @path {/mean_vga/mean_vga:core/reg(regs.regs(2).sva#1).cse}
load net {reg(regs.regs(2).sva#1).cse(117)} -pin  "reg(regs.regs(3).sva#1)" {D(117)} -attr vt d -attr @path {/mean_vga/mean_vga:core/reg(regs.regs(2).sva#1).cse}
load net {reg(regs.regs(2).sva#1).cse(118)} -pin  "reg(regs.regs(3).sva#1)" {D(118)} -attr vt d -attr @path {/mean_vga/mean_vga:core/reg(regs.regs(2).sva#1).cse}
load net {reg(regs.regs(2).sva#1).cse(119)} -pin  "reg(regs.regs(3).sva#1)" {D(119)} -attr vt d -attr @path {/mean_vga/mean_vga:core/reg(regs.regs(2).sva#1).cse}
load net {reg(regs.regs(2).sva#1).cse(120)} -pin  "reg(regs.regs(3).sva#1)" {D(120)} -attr vt d -attr @path {/mean_vga/mean_vga:core/reg(regs.regs(2).sva#1).cse}
load net {reg(regs.regs(2).sva#1).cse(121)} -pin  "reg(regs.regs(3).sva#1)" {D(121)} -attr vt d -attr @path {/mean_vga/mean_vga:core/reg(regs.regs(2).sva#1).cse}
load net {reg(regs.regs(2).sva#1).cse(122)} -pin  "reg(regs.regs(3).sva#1)" {D(122)} -attr vt d -attr @path {/mean_vga/mean_vga:core/reg(regs.regs(2).sva#1).cse}
load net {reg(regs.regs(2).sva#1).cse(123)} -pin  "reg(regs.regs(3).sva#1)" {D(123)} -attr vt d -attr @path {/mean_vga/mean_vga:core/reg(regs.regs(2).sva#1).cse}
load net {reg(regs.regs(2).sva#1).cse(124)} -pin  "reg(regs.regs(3).sva#1)" {D(124)} -attr vt d -attr @path {/mean_vga/mean_vga:core/reg(regs.regs(2).sva#1).cse}
load net {reg(regs.regs(2).sva#1).cse(125)} -pin  "reg(regs.regs(3).sva#1)" {D(125)} -attr vt d -attr @path {/mean_vga/mean_vga:core/reg(regs.regs(2).sva#1).cse}
load net {reg(regs.regs(2).sva#1).cse(126)} -pin  "reg(regs.regs(3).sva#1)" {D(126)} -attr vt d -attr @path {/mean_vga/mean_vga:core/reg(regs.regs(2).sva#1).cse}
load net {reg(regs.regs(2).sva#1).cse(127)} -pin  "reg(regs.regs(3).sva#1)" {D(127)} -attr vt d -attr @path {/mean_vga/mean_vga:core/reg(regs.regs(2).sva#1).cse}
load net {reg(regs.regs(2).sva#1).cse(128)} -pin  "reg(regs.regs(3).sva#1)" {D(128)} -attr vt d -attr @path {/mean_vga/mean_vga:core/reg(regs.regs(2).sva#1).cse}
load net {reg(regs.regs(2).sva#1).cse(129)} -pin  "reg(regs.regs(3).sva#1)" {D(129)} -attr vt d -attr @path {/mean_vga/mean_vga:core/reg(regs.regs(2).sva#1).cse}
load net {reg(regs.regs(2).sva#1).cse(130)} -pin  "reg(regs.regs(3).sva#1)" {D(130)} -attr vt d -attr @path {/mean_vga/mean_vga:core/reg(regs.regs(2).sva#1).cse}
load net {reg(regs.regs(2).sva#1).cse(131)} -pin  "reg(regs.regs(3).sva#1)" {D(131)} -attr vt d -attr @path {/mean_vga/mean_vga:core/reg(regs.regs(2).sva#1).cse}
load net {reg(regs.regs(2).sva#1).cse(132)} -pin  "reg(regs.regs(3).sva#1)" {D(132)} -attr vt d -attr @path {/mean_vga/mean_vga:core/reg(regs.regs(2).sva#1).cse}
load net {reg(regs.regs(2).sva#1).cse(133)} -pin  "reg(regs.regs(3).sva#1)" {D(133)} -attr vt d -attr @path {/mean_vga/mean_vga:core/reg(regs.regs(2).sva#1).cse}
load net {reg(regs.regs(2).sva#1).cse(134)} -pin  "reg(regs.regs(3).sva#1)" {D(134)} -attr vt d -attr @path {/mean_vga/mean_vga:core/reg(regs.regs(2).sva#1).cse}
load net {reg(regs.regs(2).sva#1).cse(135)} -pin  "reg(regs.regs(3).sva#1)" {D(135)} -attr vt d -attr @path {/mean_vga/mean_vga:core/reg(regs.regs(2).sva#1).cse}
load net {reg(regs.regs(2).sva#1).cse(136)} -pin  "reg(regs.regs(3).sva#1)" {D(136)} -attr vt d -attr @path {/mean_vga/mean_vga:core/reg(regs.regs(2).sva#1).cse}
load net {reg(regs.regs(2).sva#1).cse(137)} -pin  "reg(regs.regs(3).sva#1)" {D(137)} -attr vt d -attr @path {/mean_vga/mean_vga:core/reg(regs.regs(2).sva#1).cse}
load net {reg(regs.regs(2).sva#1).cse(138)} -pin  "reg(regs.regs(3).sva#1)" {D(138)} -attr vt d -attr @path {/mean_vga/mean_vga:core/reg(regs.regs(2).sva#1).cse}
load net {reg(regs.regs(2).sva#1).cse(139)} -pin  "reg(regs.regs(3).sva#1)" {D(139)} -attr vt d -attr @path {/mean_vga/mean_vga:core/reg(regs.regs(2).sva#1).cse}
load net {reg(regs.regs(2).sva#1).cse(140)} -pin  "reg(regs.regs(3).sva#1)" {D(140)} -attr vt d -attr @path {/mean_vga/mean_vga:core/reg(regs.regs(2).sva#1).cse}
load net {reg(regs.regs(2).sva#1).cse(141)} -pin  "reg(regs.regs(3).sva#1)" {D(141)} -attr vt d -attr @path {/mean_vga/mean_vga:core/reg(regs.regs(2).sva#1).cse}
load net {reg(regs.regs(2).sva#1).cse(142)} -pin  "reg(regs.regs(3).sva#1)" {D(142)} -attr vt d -attr @path {/mean_vga/mean_vga:core/reg(regs.regs(2).sva#1).cse}
load net {reg(regs.regs(2).sva#1).cse(143)} -pin  "reg(regs.regs(3).sva#1)" {D(143)} -attr vt d -attr @path {/mean_vga/mean_vga:core/reg(regs.regs(2).sva#1).cse}
load net {reg(regs.regs(2).sva#1).cse(144)} -pin  "reg(regs.regs(3).sva#1)" {D(144)} -attr vt d -attr @path {/mean_vga/mean_vga:core/reg(regs.regs(2).sva#1).cse}
load net {reg(regs.regs(2).sva#1).cse(145)} -pin  "reg(regs.regs(3).sva#1)" {D(145)} -attr vt d -attr @path {/mean_vga/mean_vga:core/reg(regs.regs(2).sva#1).cse}
load net {reg(regs.regs(2).sva#1).cse(146)} -pin  "reg(regs.regs(3).sva#1)" {D(146)} -attr vt d -attr @path {/mean_vga/mean_vga:core/reg(regs.regs(2).sva#1).cse}
load net {reg(regs.regs(2).sva#1).cse(147)} -pin  "reg(regs.regs(3).sva#1)" {D(147)} -attr vt d -attr @path {/mean_vga/mean_vga:core/reg(regs.regs(2).sva#1).cse}
load net {reg(regs.regs(2).sva#1).cse(148)} -pin  "reg(regs.regs(3).sva#1)" {D(148)} -attr vt d -attr @path {/mean_vga/mean_vga:core/reg(regs.regs(2).sva#1).cse}
load net {reg(regs.regs(2).sva#1).cse(149)} -pin  "reg(regs.regs(3).sva#1)" {D(149)} -attr vt d -attr @path {/mean_vga/mean_vga:core/reg(regs.regs(2).sva#1).cse}
load net {GND} -pin  "reg(regs.regs(3).sva#1)" {DRa(0)} -attr @path {/mean_vga/mean_vga:core/C0_150#1}
load net {GND} -pin  "reg(regs.regs(3).sva#1)" {DRa(1)} -attr @path {/mean_vga/mean_vga:core/C0_150#1}
load net {GND} -pin  "reg(regs.regs(3).sva#1)" {DRa(2)} -attr @path {/mean_vga/mean_vga:core/C0_150#1}
load net {GND} -pin  "reg(regs.regs(3).sva#1)" {DRa(3)} -attr @path {/mean_vga/mean_vga:core/C0_150#1}
load net {GND} -pin  "reg(regs.regs(3).sva#1)" {DRa(4)} -attr @path {/mean_vga/mean_vga:core/C0_150#1}
load net {GND} -pin  "reg(regs.regs(3).sva#1)" {DRa(5)} -attr @path {/mean_vga/mean_vga:core/C0_150#1}
load net {GND} -pin  "reg(regs.regs(3).sva#1)" {DRa(6)} -attr @path {/mean_vga/mean_vga:core/C0_150#1}
load net {GND} -pin  "reg(regs.regs(3).sva#1)" {DRa(7)} -attr @path {/mean_vga/mean_vga:core/C0_150#1}
load net {GND} -pin  "reg(regs.regs(3).sva#1)" {DRa(8)} -attr @path {/mean_vga/mean_vga:core/C0_150#1}
load net {GND} -pin  "reg(regs.regs(3).sva#1)" {DRa(9)} -attr @path {/mean_vga/mean_vga:core/C0_150#1}
load net {GND} -pin  "reg(regs.regs(3).sva#1)" {DRa(10)} -attr @path {/mean_vga/mean_vga:core/C0_150#1}
load net {GND} -pin  "reg(regs.regs(3).sva#1)" {DRa(11)} -attr @path {/mean_vga/mean_vga:core/C0_150#1}
load net {GND} -pin  "reg(regs.regs(3).sva#1)" {DRa(12)} -attr @path {/mean_vga/mean_vga:core/C0_150#1}
load net {GND} -pin  "reg(regs.regs(3).sva#1)" {DRa(13)} -attr @path {/mean_vga/mean_vga:core/C0_150#1}
load net {GND} -pin  "reg(regs.regs(3).sva#1)" {DRa(14)} -attr @path {/mean_vga/mean_vga:core/C0_150#1}
load net {GND} -pin  "reg(regs.regs(3).sva#1)" {DRa(15)} -attr @path {/mean_vga/mean_vga:core/C0_150#1}
load net {GND} -pin  "reg(regs.regs(3).sva#1)" {DRa(16)} -attr @path {/mean_vga/mean_vga:core/C0_150#1}
load net {GND} -pin  "reg(regs.regs(3).sva#1)" {DRa(17)} -attr @path {/mean_vga/mean_vga:core/C0_150#1}
load net {GND} -pin  "reg(regs.regs(3).sva#1)" {DRa(18)} -attr @path {/mean_vga/mean_vga:core/C0_150#1}
load net {GND} -pin  "reg(regs.regs(3).sva#1)" {DRa(19)} -attr @path {/mean_vga/mean_vga:core/C0_150#1}
load net {GND} -pin  "reg(regs.regs(3).sva#1)" {DRa(20)} -attr @path {/mean_vga/mean_vga:core/C0_150#1}
load net {GND} -pin  "reg(regs.regs(3).sva#1)" {DRa(21)} -attr @path {/mean_vga/mean_vga:core/C0_150#1}
load net {GND} -pin  "reg(regs.regs(3).sva#1)" {DRa(22)} -attr @path {/mean_vga/mean_vga:core/C0_150#1}
load net {GND} -pin  "reg(regs.regs(3).sva#1)" {DRa(23)} -attr @path {/mean_vga/mean_vga:core/C0_150#1}
load net {GND} -pin  "reg(regs.regs(3).sva#1)" {DRa(24)} -attr @path {/mean_vga/mean_vga:core/C0_150#1}
load net {GND} -pin  "reg(regs.regs(3).sva#1)" {DRa(25)} -attr @path {/mean_vga/mean_vga:core/C0_150#1}
load net {GND} -pin  "reg(regs.regs(3).sva#1)" {DRa(26)} -attr @path {/mean_vga/mean_vga:core/C0_150#1}
load net {GND} -pin  "reg(regs.regs(3).sva#1)" {DRa(27)} -attr @path {/mean_vga/mean_vga:core/C0_150#1}
load net {GND} -pin  "reg(regs.regs(3).sva#1)" {DRa(28)} -attr @path {/mean_vga/mean_vga:core/C0_150#1}
load net {GND} -pin  "reg(regs.regs(3).sva#1)" {DRa(29)} -attr @path {/mean_vga/mean_vga:core/C0_150#1}
load net {GND} -pin  "reg(regs.regs(3).sva#1)" {DRa(30)} -attr @path {/mean_vga/mean_vga:core/C0_150#1}
load net {GND} -pin  "reg(regs.regs(3).sva#1)" {DRa(31)} -attr @path {/mean_vga/mean_vga:core/C0_150#1}
load net {GND} -pin  "reg(regs.regs(3).sva#1)" {DRa(32)} -attr @path {/mean_vga/mean_vga:core/C0_150#1}
load net {GND} -pin  "reg(regs.regs(3).sva#1)" {DRa(33)} -attr @path {/mean_vga/mean_vga:core/C0_150#1}
load net {GND} -pin  "reg(regs.regs(3).sva#1)" {DRa(34)} -attr @path {/mean_vga/mean_vga:core/C0_150#1}
load net {GND} -pin  "reg(regs.regs(3).sva#1)" {DRa(35)} -attr @path {/mean_vga/mean_vga:core/C0_150#1}
load net {GND} -pin  "reg(regs.regs(3).sva#1)" {DRa(36)} -attr @path {/mean_vga/mean_vga:core/C0_150#1}
load net {GND} -pin  "reg(regs.regs(3).sva#1)" {DRa(37)} -attr @path {/mean_vga/mean_vga:core/C0_150#1}
load net {GND} -pin  "reg(regs.regs(3).sva#1)" {DRa(38)} -attr @path {/mean_vga/mean_vga:core/C0_150#1}
load net {GND} -pin  "reg(regs.regs(3).sva#1)" {DRa(39)} -attr @path {/mean_vga/mean_vga:core/C0_150#1}
load net {GND} -pin  "reg(regs.regs(3).sva#1)" {DRa(40)} -attr @path {/mean_vga/mean_vga:core/C0_150#1}
load net {GND} -pin  "reg(regs.regs(3).sva#1)" {DRa(41)} -attr @path {/mean_vga/mean_vga:core/C0_150#1}
load net {GND} -pin  "reg(regs.regs(3).sva#1)" {DRa(42)} -attr @path {/mean_vga/mean_vga:core/C0_150#1}
load net {GND} -pin  "reg(regs.regs(3).sva#1)" {DRa(43)} -attr @path {/mean_vga/mean_vga:core/C0_150#1}
load net {GND} -pin  "reg(regs.regs(3).sva#1)" {DRa(44)} -attr @path {/mean_vga/mean_vga:core/C0_150#1}
load net {GND} -pin  "reg(regs.regs(3).sva#1)" {DRa(45)} -attr @path {/mean_vga/mean_vga:core/C0_150#1}
load net {GND} -pin  "reg(regs.regs(3).sva#1)" {DRa(46)} -attr @path {/mean_vga/mean_vga:core/C0_150#1}
load net {GND} -pin  "reg(regs.regs(3).sva#1)" {DRa(47)} -attr @path {/mean_vga/mean_vga:core/C0_150#1}
load net {GND} -pin  "reg(regs.regs(3).sva#1)" {DRa(48)} -attr @path {/mean_vga/mean_vga:core/C0_150#1}
load net {GND} -pin  "reg(regs.regs(3).sva#1)" {DRa(49)} -attr @path {/mean_vga/mean_vga:core/C0_150#1}
load net {GND} -pin  "reg(regs.regs(3).sva#1)" {DRa(50)} -attr @path {/mean_vga/mean_vga:core/C0_150#1}
load net {GND} -pin  "reg(regs.regs(3).sva#1)" {DRa(51)} -attr @path {/mean_vga/mean_vga:core/C0_150#1}
load net {GND} -pin  "reg(regs.regs(3).sva#1)" {DRa(52)} -attr @path {/mean_vga/mean_vga:core/C0_150#1}
load net {GND} -pin  "reg(regs.regs(3).sva#1)" {DRa(53)} -attr @path {/mean_vga/mean_vga:core/C0_150#1}
load net {GND} -pin  "reg(regs.regs(3).sva#1)" {DRa(54)} -attr @path {/mean_vga/mean_vga:core/C0_150#1}
load net {GND} -pin  "reg(regs.regs(3).sva#1)" {DRa(55)} -attr @path {/mean_vga/mean_vga:core/C0_150#1}
load net {GND} -pin  "reg(regs.regs(3).sva#1)" {DRa(56)} -attr @path {/mean_vga/mean_vga:core/C0_150#1}
load net {GND} -pin  "reg(regs.regs(3).sva#1)" {DRa(57)} -attr @path {/mean_vga/mean_vga:core/C0_150#1}
load net {GND} -pin  "reg(regs.regs(3).sva#1)" {DRa(58)} -attr @path {/mean_vga/mean_vga:core/C0_150#1}
load net {GND} -pin  "reg(regs.regs(3).sva#1)" {DRa(59)} -attr @path {/mean_vga/mean_vga:core/C0_150#1}
load net {GND} -pin  "reg(regs.regs(3).sva#1)" {DRa(60)} -attr @path {/mean_vga/mean_vga:core/C0_150#1}
load net {GND} -pin  "reg(regs.regs(3).sva#1)" {DRa(61)} -attr @path {/mean_vga/mean_vga:core/C0_150#1}
load net {GND} -pin  "reg(regs.regs(3).sva#1)" {DRa(62)} -attr @path {/mean_vga/mean_vga:core/C0_150#1}
load net {GND} -pin  "reg(regs.regs(3).sva#1)" {DRa(63)} -attr @path {/mean_vga/mean_vga:core/C0_150#1}
load net {GND} -pin  "reg(regs.regs(3).sva#1)" {DRa(64)} -attr @path {/mean_vga/mean_vga:core/C0_150#1}
load net {GND} -pin  "reg(regs.regs(3).sva#1)" {DRa(65)} -attr @path {/mean_vga/mean_vga:core/C0_150#1}
load net {GND} -pin  "reg(regs.regs(3).sva#1)" {DRa(66)} -attr @path {/mean_vga/mean_vga:core/C0_150#1}
load net {GND} -pin  "reg(regs.regs(3).sva#1)" {DRa(67)} -attr @path {/mean_vga/mean_vga:core/C0_150#1}
load net {GND} -pin  "reg(regs.regs(3).sva#1)" {DRa(68)} -attr @path {/mean_vga/mean_vga:core/C0_150#1}
load net {GND} -pin  "reg(regs.regs(3).sva#1)" {DRa(69)} -attr @path {/mean_vga/mean_vga:core/C0_150#1}
load net {GND} -pin  "reg(regs.regs(3).sva#1)" {DRa(70)} -attr @path {/mean_vga/mean_vga:core/C0_150#1}
load net {GND} -pin  "reg(regs.regs(3).sva#1)" {DRa(71)} -attr @path {/mean_vga/mean_vga:core/C0_150#1}
load net {GND} -pin  "reg(regs.regs(3).sva#1)" {DRa(72)} -attr @path {/mean_vga/mean_vga:core/C0_150#1}
load net {GND} -pin  "reg(regs.regs(3).sva#1)" {DRa(73)} -attr @path {/mean_vga/mean_vga:core/C0_150#1}
load net {GND} -pin  "reg(regs.regs(3).sva#1)" {DRa(74)} -attr @path {/mean_vga/mean_vga:core/C0_150#1}
load net {GND} -pin  "reg(regs.regs(3).sva#1)" {DRa(75)} -attr @path {/mean_vga/mean_vga:core/C0_150#1}
load net {GND} -pin  "reg(regs.regs(3).sva#1)" {DRa(76)} -attr @path {/mean_vga/mean_vga:core/C0_150#1}
load net {GND} -pin  "reg(regs.regs(3).sva#1)" {DRa(77)} -attr @path {/mean_vga/mean_vga:core/C0_150#1}
load net {GND} -pin  "reg(regs.regs(3).sva#1)" {DRa(78)} -attr @path {/mean_vga/mean_vga:core/C0_150#1}
load net {GND} -pin  "reg(regs.regs(3).sva#1)" {DRa(79)} -attr @path {/mean_vga/mean_vga:core/C0_150#1}
load net {GND} -pin  "reg(regs.regs(3).sva#1)" {DRa(80)} -attr @path {/mean_vga/mean_vga:core/C0_150#1}
load net {GND} -pin  "reg(regs.regs(3).sva#1)" {DRa(81)} -attr @path {/mean_vga/mean_vga:core/C0_150#1}
load net {GND} -pin  "reg(regs.regs(3).sva#1)" {DRa(82)} -attr @path {/mean_vga/mean_vga:core/C0_150#1}
load net {GND} -pin  "reg(regs.regs(3).sva#1)" {DRa(83)} -attr @path {/mean_vga/mean_vga:core/C0_150#1}
load net {GND} -pin  "reg(regs.regs(3).sva#1)" {DRa(84)} -attr @path {/mean_vga/mean_vga:core/C0_150#1}
load net {GND} -pin  "reg(regs.regs(3).sva#1)" {DRa(85)} -attr @path {/mean_vga/mean_vga:core/C0_150#1}
load net {GND} -pin  "reg(regs.regs(3).sva#1)" {DRa(86)} -attr @path {/mean_vga/mean_vga:core/C0_150#1}
load net {GND} -pin  "reg(regs.regs(3).sva#1)" {DRa(87)} -attr @path {/mean_vga/mean_vga:core/C0_150#1}
load net {GND} -pin  "reg(regs.regs(3).sva#1)" {DRa(88)} -attr @path {/mean_vga/mean_vga:core/C0_150#1}
load net {GND} -pin  "reg(regs.regs(3).sva#1)" {DRa(89)} -attr @path {/mean_vga/mean_vga:core/C0_150#1}
load net {GND} -pin  "reg(regs.regs(3).sva#1)" {DRa(90)} -attr @path {/mean_vga/mean_vga:core/C0_150#1}
load net {GND} -pin  "reg(regs.regs(3).sva#1)" {DRa(91)} -attr @path {/mean_vga/mean_vga:core/C0_150#1}
load net {GND} -pin  "reg(regs.regs(3).sva#1)" {DRa(92)} -attr @path {/mean_vga/mean_vga:core/C0_150#1}
load net {GND} -pin  "reg(regs.regs(3).sva#1)" {DRa(93)} -attr @path {/mean_vga/mean_vga:core/C0_150#1}
load net {GND} -pin  "reg(regs.regs(3).sva#1)" {DRa(94)} -attr @path {/mean_vga/mean_vga:core/C0_150#1}
load net {GND} -pin  "reg(regs.regs(3).sva#1)" {DRa(95)} -attr @path {/mean_vga/mean_vga:core/C0_150#1}
load net {GND} -pin  "reg(regs.regs(3).sva#1)" {DRa(96)} -attr @path {/mean_vga/mean_vga:core/C0_150#1}
load net {GND} -pin  "reg(regs.regs(3).sva#1)" {DRa(97)} -attr @path {/mean_vga/mean_vga:core/C0_150#1}
load net {GND} -pin  "reg(regs.regs(3).sva#1)" {DRa(98)} -attr @path {/mean_vga/mean_vga:core/C0_150#1}
load net {GND} -pin  "reg(regs.regs(3).sva#1)" {DRa(99)} -attr @path {/mean_vga/mean_vga:core/C0_150#1}
load net {GND} -pin  "reg(regs.regs(3).sva#1)" {DRa(100)} -attr @path {/mean_vga/mean_vga:core/C0_150#1}
load net {GND} -pin  "reg(regs.regs(3).sva#1)" {DRa(101)} -attr @path {/mean_vga/mean_vga:core/C0_150#1}
load net {GND} -pin  "reg(regs.regs(3).sva#1)" {DRa(102)} -attr @path {/mean_vga/mean_vga:core/C0_150#1}
load net {GND} -pin  "reg(regs.regs(3).sva#1)" {DRa(103)} -attr @path {/mean_vga/mean_vga:core/C0_150#1}
load net {GND} -pin  "reg(regs.regs(3).sva#1)" {DRa(104)} -attr @path {/mean_vga/mean_vga:core/C0_150#1}
load net {GND} -pin  "reg(regs.regs(3).sva#1)" {DRa(105)} -attr @path {/mean_vga/mean_vga:core/C0_150#1}
load net {GND} -pin  "reg(regs.regs(3).sva#1)" {DRa(106)} -attr @path {/mean_vga/mean_vga:core/C0_150#1}
load net {GND} -pin  "reg(regs.regs(3).sva#1)" {DRa(107)} -attr @path {/mean_vga/mean_vga:core/C0_150#1}
load net {GND} -pin  "reg(regs.regs(3).sva#1)" {DRa(108)} -attr @path {/mean_vga/mean_vga:core/C0_150#1}
load net {GND} -pin  "reg(regs.regs(3).sva#1)" {DRa(109)} -attr @path {/mean_vga/mean_vga:core/C0_150#1}
load net {GND} -pin  "reg(regs.regs(3).sva#1)" {DRa(110)} -attr @path {/mean_vga/mean_vga:core/C0_150#1}
load net {GND} -pin  "reg(regs.regs(3).sva#1)" {DRa(111)} -attr @path {/mean_vga/mean_vga:core/C0_150#1}
load net {GND} -pin  "reg(regs.regs(3).sva#1)" {DRa(112)} -attr @path {/mean_vga/mean_vga:core/C0_150#1}
load net {GND} -pin  "reg(regs.regs(3).sva#1)" {DRa(113)} -attr @path {/mean_vga/mean_vga:core/C0_150#1}
load net {GND} -pin  "reg(regs.regs(3).sva#1)" {DRa(114)} -attr @path {/mean_vga/mean_vga:core/C0_150#1}
load net {GND} -pin  "reg(regs.regs(3).sva#1)" {DRa(115)} -attr @path {/mean_vga/mean_vga:core/C0_150#1}
load net {GND} -pin  "reg(regs.regs(3).sva#1)" {DRa(116)} -attr @path {/mean_vga/mean_vga:core/C0_150#1}
load net {GND} -pin  "reg(regs.regs(3).sva#1)" {DRa(117)} -attr @path {/mean_vga/mean_vga:core/C0_150#1}
load net {GND} -pin  "reg(regs.regs(3).sva#1)" {DRa(118)} -attr @path {/mean_vga/mean_vga:core/C0_150#1}
load net {GND} -pin  "reg(regs.regs(3).sva#1)" {DRa(119)} -attr @path {/mean_vga/mean_vga:core/C0_150#1}
load net {GND} -pin  "reg(regs.regs(3).sva#1)" {DRa(120)} -attr @path {/mean_vga/mean_vga:core/C0_150#1}
load net {GND} -pin  "reg(regs.regs(3).sva#1)" {DRa(121)} -attr @path {/mean_vga/mean_vga:core/C0_150#1}
load net {GND} -pin  "reg(regs.regs(3).sva#1)" {DRa(122)} -attr @path {/mean_vga/mean_vga:core/C0_150#1}
load net {GND} -pin  "reg(regs.regs(3).sva#1)" {DRa(123)} -attr @path {/mean_vga/mean_vga:core/C0_150#1}
load net {GND} -pin  "reg(regs.regs(3).sva#1)" {DRa(124)} -attr @path {/mean_vga/mean_vga:core/C0_150#1}
load net {GND} -pin  "reg(regs.regs(3).sva#1)" {DRa(125)} -attr @path {/mean_vga/mean_vga:core/C0_150#1}
load net {GND} -pin  "reg(regs.regs(3).sva#1)" {DRa(126)} -attr @path {/mean_vga/mean_vga:core/C0_150#1}
load net {GND} -pin  "reg(regs.regs(3).sva#1)" {DRa(127)} -attr @path {/mean_vga/mean_vga:core/C0_150#1}
load net {GND} -pin  "reg(regs.regs(3).sva#1)" {DRa(128)} -attr @path {/mean_vga/mean_vga:core/C0_150#1}
load net {GND} -pin  "reg(regs.regs(3).sva#1)" {DRa(129)} -attr @path {/mean_vga/mean_vga:core/C0_150#1}
load net {GND} -pin  "reg(regs.regs(3).sva#1)" {DRa(130)} -attr @path {/mean_vga/mean_vga:core/C0_150#1}
load net {GND} -pin  "reg(regs.regs(3).sva#1)" {DRa(131)} -attr @path {/mean_vga/mean_vga:core/C0_150#1}
load net {GND} -pin  "reg(regs.regs(3).sva#1)" {DRa(132)} -attr @path {/mean_vga/mean_vga:core/C0_150#1}
load net {GND} -pin  "reg(regs.regs(3).sva#1)" {DRa(133)} -attr @path {/mean_vga/mean_vga:core/C0_150#1}
load net {GND} -pin  "reg(regs.regs(3).sva#1)" {DRa(134)} -attr @path {/mean_vga/mean_vga:core/C0_150#1}
load net {GND} -pin  "reg(regs.regs(3).sva#1)" {DRa(135)} -attr @path {/mean_vga/mean_vga:core/C0_150#1}
load net {GND} -pin  "reg(regs.regs(3).sva#1)" {DRa(136)} -attr @path {/mean_vga/mean_vga:core/C0_150#1}
load net {GND} -pin  "reg(regs.regs(3).sva#1)" {DRa(137)} -attr @path {/mean_vga/mean_vga:core/C0_150#1}
load net {GND} -pin  "reg(regs.regs(3).sva#1)" {DRa(138)} -attr @path {/mean_vga/mean_vga:core/C0_150#1}
load net {GND} -pin  "reg(regs.regs(3).sva#1)" {DRa(139)} -attr @path {/mean_vga/mean_vga:core/C0_150#1}
load net {GND} -pin  "reg(regs.regs(3).sva#1)" {DRa(140)} -attr @path {/mean_vga/mean_vga:core/C0_150#1}
load net {GND} -pin  "reg(regs.regs(3).sva#1)" {DRa(141)} -attr @path {/mean_vga/mean_vga:core/C0_150#1}
load net {GND} -pin  "reg(regs.regs(3).sva#1)" {DRa(142)} -attr @path {/mean_vga/mean_vga:core/C0_150#1}
load net {GND} -pin  "reg(regs.regs(3).sva#1)" {DRa(143)} -attr @path {/mean_vga/mean_vga:core/C0_150#1}
load net {GND} -pin  "reg(regs.regs(3).sva#1)" {DRa(144)} -attr @path {/mean_vga/mean_vga:core/C0_150#1}
load net {GND} -pin  "reg(regs.regs(3).sva#1)" {DRa(145)} -attr @path {/mean_vga/mean_vga:core/C0_150#1}
load net {GND} -pin  "reg(regs.regs(3).sva#1)" {DRa(146)} -attr @path {/mean_vga/mean_vga:core/C0_150#1}
load net {GND} -pin  "reg(regs.regs(3).sva#1)" {DRa(147)} -attr @path {/mean_vga/mean_vga:core/C0_150#1}
load net {GND} -pin  "reg(regs.regs(3).sva#1)" {DRa(148)} -attr @path {/mean_vga/mean_vga:core/C0_150#1}
load net {GND} -pin  "reg(regs.regs(3).sva#1)" {DRa(149)} -attr @path {/mean_vga/mean_vga:core/C0_150#1}
load net {clk} -pin  "reg(regs.regs(3).sva#1)" {clk} -attr xrf 2285 -attr oid 332 -attr @path {/mean_vga/mean_vga:core/clk}
load net {en} -pin  "reg(regs.regs(3).sva#1)" {en(0)} -attr @path {/mean_vga/mean_vga:core/en}
load net {arst_n} -pin  "reg(regs.regs(3).sva#1)" {Ra(0)} -attr @path {/mean_vga/mean_vga:core/arst_n}
load net {reg(regs.regs(3).sva#1).cse(0)} -pin  "reg(regs.regs(3).sva#1)" {Z(0)} -attr vt d -attr @path {/mean_vga/mean_vga:core/reg(regs.regs(3).sva#1).cse}
load net {reg(regs.regs(3).sva#1).cse(1)} -pin  "reg(regs.regs(3).sva#1)" {Z(1)} -attr vt d -attr @path {/mean_vga/mean_vga:core/reg(regs.regs(3).sva#1).cse}
load net {reg(regs.regs(3).sva#1).cse(2)} -pin  "reg(regs.regs(3).sva#1)" {Z(2)} -attr vt d -attr @path {/mean_vga/mean_vga:core/reg(regs.regs(3).sva#1).cse}
load net {reg(regs.regs(3).sva#1).cse(3)} -pin  "reg(regs.regs(3).sva#1)" {Z(3)} -attr vt d -attr @path {/mean_vga/mean_vga:core/reg(regs.regs(3).sva#1).cse}
load net {reg(regs.regs(3).sva#1).cse(4)} -pin  "reg(regs.regs(3).sva#1)" {Z(4)} -attr vt d -attr @path {/mean_vga/mean_vga:core/reg(regs.regs(3).sva#1).cse}
load net {reg(regs.regs(3).sva#1).cse(5)} -pin  "reg(regs.regs(3).sva#1)" {Z(5)} -attr vt d -attr @path {/mean_vga/mean_vga:core/reg(regs.regs(3).sva#1).cse}
load net {reg(regs.regs(3).sva#1).cse(6)} -pin  "reg(regs.regs(3).sva#1)" {Z(6)} -attr vt d -attr @path {/mean_vga/mean_vga:core/reg(regs.regs(3).sva#1).cse}
load net {reg(regs.regs(3).sva#1).cse(7)} -pin  "reg(regs.regs(3).sva#1)" {Z(7)} -attr vt d -attr @path {/mean_vga/mean_vga:core/reg(regs.regs(3).sva#1).cse}
load net {reg(regs.regs(3).sva#1).cse(8)} -pin  "reg(regs.regs(3).sva#1)" {Z(8)} -attr vt d -attr @path {/mean_vga/mean_vga:core/reg(regs.regs(3).sva#1).cse}
load net {reg(regs.regs(3).sva#1).cse(9)} -pin  "reg(regs.regs(3).sva#1)" {Z(9)} -attr vt d -attr @path {/mean_vga/mean_vga:core/reg(regs.regs(3).sva#1).cse}
load net {reg(regs.regs(3).sva#1).cse(10)} -pin  "reg(regs.regs(3).sva#1)" {Z(10)} -attr vt d -attr @path {/mean_vga/mean_vga:core/reg(regs.regs(3).sva#1).cse}
load net {reg(regs.regs(3).sva#1).cse(11)} -pin  "reg(regs.regs(3).sva#1)" {Z(11)} -attr vt d -attr @path {/mean_vga/mean_vga:core/reg(regs.regs(3).sva#1).cse}
load net {reg(regs.regs(3).sva#1).cse(12)} -pin  "reg(regs.regs(3).sva#1)" {Z(12)} -attr vt d -attr @path {/mean_vga/mean_vga:core/reg(regs.regs(3).sva#1).cse}
load net {reg(regs.regs(3).sva#1).cse(13)} -pin  "reg(regs.regs(3).sva#1)" {Z(13)} -attr vt d -attr @path {/mean_vga/mean_vga:core/reg(regs.regs(3).sva#1).cse}
load net {reg(regs.regs(3).sva#1).cse(14)} -pin  "reg(regs.regs(3).sva#1)" {Z(14)} -attr vt d -attr @path {/mean_vga/mean_vga:core/reg(regs.regs(3).sva#1).cse}
load net {reg(regs.regs(3).sva#1).cse(15)} -pin  "reg(regs.regs(3).sva#1)" {Z(15)} -attr vt d -attr @path {/mean_vga/mean_vga:core/reg(regs.regs(3).sva#1).cse}
load net {reg(regs.regs(3).sva#1).cse(16)} -pin  "reg(regs.regs(3).sva#1)" {Z(16)} -attr vt d -attr @path {/mean_vga/mean_vga:core/reg(regs.regs(3).sva#1).cse}
load net {reg(regs.regs(3).sva#1).cse(17)} -pin  "reg(regs.regs(3).sva#1)" {Z(17)} -attr vt d -attr @path {/mean_vga/mean_vga:core/reg(regs.regs(3).sva#1).cse}
load net {reg(regs.regs(3).sva#1).cse(18)} -pin  "reg(regs.regs(3).sva#1)" {Z(18)} -attr vt d -attr @path {/mean_vga/mean_vga:core/reg(regs.regs(3).sva#1).cse}
load net {reg(regs.regs(3).sva#1).cse(19)} -pin  "reg(regs.regs(3).sva#1)" {Z(19)} -attr vt d -attr @path {/mean_vga/mean_vga:core/reg(regs.regs(3).sva#1).cse}
load net {reg(regs.regs(3).sva#1).cse(20)} -pin  "reg(regs.regs(3).sva#1)" {Z(20)} -attr vt d -attr @path {/mean_vga/mean_vga:core/reg(regs.regs(3).sva#1).cse}
load net {reg(regs.regs(3).sva#1).cse(21)} -pin  "reg(regs.regs(3).sva#1)" {Z(21)} -attr vt d -attr @path {/mean_vga/mean_vga:core/reg(regs.regs(3).sva#1).cse}
load net {reg(regs.regs(3).sva#1).cse(22)} -pin  "reg(regs.regs(3).sva#1)" {Z(22)} -attr vt d -attr @path {/mean_vga/mean_vga:core/reg(regs.regs(3).sva#1).cse}
load net {reg(regs.regs(3).sva#1).cse(23)} -pin  "reg(regs.regs(3).sva#1)" {Z(23)} -attr vt d -attr @path {/mean_vga/mean_vga:core/reg(regs.regs(3).sva#1).cse}
load net {reg(regs.regs(3).sva#1).cse(24)} -pin  "reg(regs.regs(3).sva#1)" {Z(24)} -attr vt d -attr @path {/mean_vga/mean_vga:core/reg(regs.regs(3).sva#1).cse}
load net {reg(regs.regs(3).sva#1).cse(25)} -pin  "reg(regs.regs(3).sva#1)" {Z(25)} -attr vt d -attr @path {/mean_vga/mean_vga:core/reg(regs.regs(3).sva#1).cse}
load net {reg(regs.regs(3).sva#1).cse(26)} -pin  "reg(regs.regs(3).sva#1)" {Z(26)} -attr vt d -attr @path {/mean_vga/mean_vga:core/reg(regs.regs(3).sva#1).cse}
load net {reg(regs.regs(3).sva#1).cse(27)} -pin  "reg(regs.regs(3).sva#1)" {Z(27)} -attr vt d -attr @path {/mean_vga/mean_vga:core/reg(regs.regs(3).sva#1).cse}
load net {reg(regs.regs(3).sva#1).cse(28)} -pin  "reg(regs.regs(3).sva#1)" {Z(28)} -attr vt d -attr @path {/mean_vga/mean_vga:core/reg(regs.regs(3).sva#1).cse}
load net {reg(regs.regs(3).sva#1).cse(29)} -pin  "reg(regs.regs(3).sva#1)" {Z(29)} -attr vt d -attr @path {/mean_vga/mean_vga:core/reg(regs.regs(3).sva#1).cse}
load net {reg(regs.regs(3).sva#1).cse(30)} -pin  "reg(regs.regs(3).sva#1)" {Z(30)} -attr vt d -attr @path {/mean_vga/mean_vga:core/reg(regs.regs(3).sva#1).cse}
load net {reg(regs.regs(3).sva#1).cse(31)} -pin  "reg(regs.regs(3).sva#1)" {Z(31)} -attr vt d -attr @path {/mean_vga/mean_vga:core/reg(regs.regs(3).sva#1).cse}
load net {reg(regs.regs(3).sva#1).cse(32)} -pin  "reg(regs.regs(3).sva#1)" {Z(32)} -attr vt d -attr @path {/mean_vga/mean_vga:core/reg(regs.regs(3).sva#1).cse}
load net {reg(regs.regs(3).sva#1).cse(33)} -pin  "reg(regs.regs(3).sva#1)" {Z(33)} -attr vt d -attr @path {/mean_vga/mean_vga:core/reg(regs.regs(3).sva#1).cse}
load net {reg(regs.regs(3).sva#1).cse(34)} -pin  "reg(regs.regs(3).sva#1)" {Z(34)} -attr vt d -attr @path {/mean_vga/mean_vga:core/reg(regs.regs(3).sva#1).cse}
load net {reg(regs.regs(3).sva#1).cse(35)} -pin  "reg(regs.regs(3).sva#1)" {Z(35)} -attr vt d -attr @path {/mean_vga/mean_vga:core/reg(regs.regs(3).sva#1).cse}
load net {reg(regs.regs(3).sva#1).cse(36)} -pin  "reg(regs.regs(3).sva#1)" {Z(36)} -attr vt d -attr @path {/mean_vga/mean_vga:core/reg(regs.regs(3).sva#1).cse}
load net {reg(regs.regs(3).sva#1).cse(37)} -pin  "reg(regs.regs(3).sva#1)" {Z(37)} -attr vt d -attr @path {/mean_vga/mean_vga:core/reg(regs.regs(3).sva#1).cse}
load net {reg(regs.regs(3).sva#1).cse(38)} -pin  "reg(regs.regs(3).sva#1)" {Z(38)} -attr vt d -attr @path {/mean_vga/mean_vga:core/reg(regs.regs(3).sva#1).cse}
load net {reg(regs.regs(3).sva#1).cse(39)} -pin  "reg(regs.regs(3).sva#1)" {Z(39)} -attr vt d -attr @path {/mean_vga/mean_vga:core/reg(regs.regs(3).sva#1).cse}
load net {reg(regs.regs(3).sva#1).cse(40)} -pin  "reg(regs.regs(3).sva#1)" {Z(40)} -attr vt d -attr @path {/mean_vga/mean_vga:core/reg(regs.regs(3).sva#1).cse}
load net {reg(regs.regs(3).sva#1).cse(41)} -pin  "reg(regs.regs(3).sva#1)" {Z(41)} -attr vt d -attr @path {/mean_vga/mean_vga:core/reg(regs.regs(3).sva#1).cse}
load net {reg(regs.regs(3).sva#1).cse(42)} -pin  "reg(regs.regs(3).sva#1)" {Z(42)} -attr vt d -attr @path {/mean_vga/mean_vga:core/reg(regs.regs(3).sva#1).cse}
load net {reg(regs.regs(3).sva#1).cse(43)} -pin  "reg(regs.regs(3).sva#1)" {Z(43)} -attr vt d -attr @path {/mean_vga/mean_vga:core/reg(regs.regs(3).sva#1).cse}
load net {reg(regs.regs(3).sva#1).cse(44)} -pin  "reg(regs.regs(3).sva#1)" {Z(44)} -attr vt d -attr @path {/mean_vga/mean_vga:core/reg(regs.regs(3).sva#1).cse}
load net {reg(regs.regs(3).sva#1).cse(45)} -pin  "reg(regs.regs(3).sva#1)" {Z(45)} -attr vt d -attr @path {/mean_vga/mean_vga:core/reg(regs.regs(3).sva#1).cse}
load net {reg(regs.regs(3).sva#1).cse(46)} -pin  "reg(regs.regs(3).sva#1)" {Z(46)} -attr vt d -attr @path {/mean_vga/mean_vga:core/reg(regs.regs(3).sva#1).cse}
load net {reg(regs.regs(3).sva#1).cse(47)} -pin  "reg(regs.regs(3).sva#1)" {Z(47)} -attr vt d -attr @path {/mean_vga/mean_vga:core/reg(regs.regs(3).sva#1).cse}
load net {reg(regs.regs(3).sva#1).cse(48)} -pin  "reg(regs.regs(3).sva#1)" {Z(48)} -attr vt d -attr @path {/mean_vga/mean_vga:core/reg(regs.regs(3).sva#1).cse}
load net {reg(regs.regs(3).sva#1).cse(49)} -pin  "reg(regs.regs(3).sva#1)" {Z(49)} -attr vt d -attr @path {/mean_vga/mean_vga:core/reg(regs.regs(3).sva#1).cse}
load net {reg(regs.regs(3).sva#1).cse(50)} -pin  "reg(regs.regs(3).sva#1)" {Z(50)} -attr vt d -attr @path {/mean_vga/mean_vga:core/reg(regs.regs(3).sva#1).cse}
load net {reg(regs.regs(3).sva#1).cse(51)} -pin  "reg(regs.regs(3).sva#1)" {Z(51)} -attr vt d -attr @path {/mean_vga/mean_vga:core/reg(regs.regs(3).sva#1).cse}
load net {reg(regs.regs(3).sva#1).cse(52)} -pin  "reg(regs.regs(3).sva#1)" {Z(52)} -attr vt d -attr @path {/mean_vga/mean_vga:core/reg(regs.regs(3).sva#1).cse}
load net {reg(regs.regs(3).sva#1).cse(53)} -pin  "reg(regs.regs(3).sva#1)" {Z(53)} -attr vt d -attr @path {/mean_vga/mean_vga:core/reg(regs.regs(3).sva#1).cse}
load net {reg(regs.regs(3).sva#1).cse(54)} -pin  "reg(regs.regs(3).sva#1)" {Z(54)} -attr vt d -attr @path {/mean_vga/mean_vga:core/reg(regs.regs(3).sva#1).cse}
load net {reg(regs.regs(3).sva#1).cse(55)} -pin  "reg(regs.regs(3).sva#1)" {Z(55)} -attr vt d -attr @path {/mean_vga/mean_vga:core/reg(regs.regs(3).sva#1).cse}
load net {reg(regs.regs(3).sva#1).cse(56)} -pin  "reg(regs.regs(3).sva#1)" {Z(56)} -attr vt d -attr @path {/mean_vga/mean_vga:core/reg(regs.regs(3).sva#1).cse}
load net {reg(regs.regs(3).sva#1).cse(57)} -pin  "reg(regs.regs(3).sva#1)" {Z(57)} -attr vt d -attr @path {/mean_vga/mean_vga:core/reg(regs.regs(3).sva#1).cse}
load net {reg(regs.regs(3).sva#1).cse(58)} -pin  "reg(regs.regs(3).sva#1)" {Z(58)} -attr vt d -attr @path {/mean_vga/mean_vga:core/reg(regs.regs(3).sva#1).cse}
load net {reg(regs.regs(3).sva#1).cse(59)} -pin  "reg(regs.regs(3).sva#1)" {Z(59)} -attr vt d -attr @path {/mean_vga/mean_vga:core/reg(regs.regs(3).sva#1).cse}
load net {reg(regs.regs(3).sva#1).cse(60)} -pin  "reg(regs.regs(3).sva#1)" {Z(60)} -attr vt d -attr @path {/mean_vga/mean_vga:core/reg(regs.regs(3).sva#1).cse}
load net {reg(regs.regs(3).sva#1).cse(61)} -pin  "reg(regs.regs(3).sva#1)" {Z(61)} -attr vt d -attr @path {/mean_vga/mean_vga:core/reg(regs.regs(3).sva#1).cse}
load net {reg(regs.regs(3).sva#1).cse(62)} -pin  "reg(regs.regs(3).sva#1)" {Z(62)} -attr vt d -attr @path {/mean_vga/mean_vga:core/reg(regs.regs(3).sva#1).cse}
load net {reg(regs.regs(3).sva#1).cse(63)} -pin  "reg(regs.regs(3).sva#1)" {Z(63)} -attr vt d -attr @path {/mean_vga/mean_vga:core/reg(regs.regs(3).sva#1).cse}
load net {reg(regs.regs(3).sva#1).cse(64)} -pin  "reg(regs.regs(3).sva#1)" {Z(64)} -attr vt d -attr @path {/mean_vga/mean_vga:core/reg(regs.regs(3).sva#1).cse}
load net {reg(regs.regs(3).sva#1).cse(65)} -pin  "reg(regs.regs(3).sva#1)" {Z(65)} -attr vt d -attr @path {/mean_vga/mean_vga:core/reg(regs.regs(3).sva#1).cse}
load net {reg(regs.regs(3).sva#1).cse(66)} -pin  "reg(regs.regs(3).sva#1)" {Z(66)} -attr vt d -attr @path {/mean_vga/mean_vga:core/reg(regs.regs(3).sva#1).cse}
load net {reg(regs.regs(3).sva#1).cse(67)} -pin  "reg(regs.regs(3).sva#1)" {Z(67)} -attr vt d -attr @path {/mean_vga/mean_vga:core/reg(regs.regs(3).sva#1).cse}
load net {reg(regs.regs(3).sva#1).cse(68)} -pin  "reg(regs.regs(3).sva#1)" {Z(68)} -attr vt d -attr @path {/mean_vga/mean_vga:core/reg(regs.regs(3).sva#1).cse}
load net {reg(regs.regs(3).sva#1).cse(69)} -pin  "reg(regs.regs(3).sva#1)" {Z(69)} -attr vt d -attr @path {/mean_vga/mean_vga:core/reg(regs.regs(3).sva#1).cse}
load net {reg(regs.regs(3).sva#1).cse(70)} -pin  "reg(regs.regs(3).sva#1)" {Z(70)} -attr vt d -attr @path {/mean_vga/mean_vga:core/reg(regs.regs(3).sva#1).cse}
load net {reg(regs.regs(3).sva#1).cse(71)} -pin  "reg(regs.regs(3).sva#1)" {Z(71)} -attr vt d -attr @path {/mean_vga/mean_vga:core/reg(regs.regs(3).sva#1).cse}
load net {reg(regs.regs(3).sva#1).cse(72)} -pin  "reg(regs.regs(3).sva#1)" {Z(72)} -attr vt d -attr @path {/mean_vga/mean_vga:core/reg(regs.regs(3).sva#1).cse}
load net {reg(regs.regs(3).sva#1).cse(73)} -pin  "reg(regs.regs(3).sva#1)" {Z(73)} -attr vt d -attr @path {/mean_vga/mean_vga:core/reg(regs.regs(3).sva#1).cse}
load net {reg(regs.regs(3).sva#1).cse(74)} -pin  "reg(regs.regs(3).sva#1)" {Z(74)} -attr vt d -attr @path {/mean_vga/mean_vga:core/reg(regs.regs(3).sva#1).cse}
load net {reg(regs.regs(3).sva#1).cse(75)} -pin  "reg(regs.regs(3).sva#1)" {Z(75)} -attr vt d -attr @path {/mean_vga/mean_vga:core/reg(regs.regs(3).sva#1).cse}
load net {reg(regs.regs(3).sva#1).cse(76)} -pin  "reg(regs.regs(3).sva#1)" {Z(76)} -attr vt d -attr @path {/mean_vga/mean_vga:core/reg(regs.regs(3).sva#1).cse}
load net {reg(regs.regs(3).sva#1).cse(77)} -pin  "reg(regs.regs(3).sva#1)" {Z(77)} -attr vt d -attr @path {/mean_vga/mean_vga:core/reg(regs.regs(3).sva#1).cse}
load net {reg(regs.regs(3).sva#1).cse(78)} -pin  "reg(regs.regs(3).sva#1)" {Z(78)} -attr vt d -attr @path {/mean_vga/mean_vga:core/reg(regs.regs(3).sva#1).cse}
load net {reg(regs.regs(3).sva#1).cse(79)} -pin  "reg(regs.regs(3).sva#1)" {Z(79)} -attr vt d -attr @path {/mean_vga/mean_vga:core/reg(regs.regs(3).sva#1).cse}
load net {reg(regs.regs(3).sva#1).cse(80)} -pin  "reg(regs.regs(3).sva#1)" {Z(80)} -attr vt d -attr @path {/mean_vga/mean_vga:core/reg(regs.regs(3).sva#1).cse}
load net {reg(regs.regs(3).sva#1).cse(81)} -pin  "reg(regs.regs(3).sva#1)" {Z(81)} -attr vt d -attr @path {/mean_vga/mean_vga:core/reg(regs.regs(3).sva#1).cse}
load net {reg(regs.regs(3).sva#1).cse(82)} -pin  "reg(regs.regs(3).sva#1)" {Z(82)} -attr vt d -attr @path {/mean_vga/mean_vga:core/reg(regs.regs(3).sva#1).cse}
load net {reg(regs.regs(3).sva#1).cse(83)} -pin  "reg(regs.regs(3).sva#1)" {Z(83)} -attr vt d -attr @path {/mean_vga/mean_vga:core/reg(regs.regs(3).sva#1).cse}
load net {reg(regs.regs(3).sva#1).cse(84)} -pin  "reg(regs.regs(3).sva#1)" {Z(84)} -attr vt d -attr @path {/mean_vga/mean_vga:core/reg(regs.regs(3).sva#1).cse}
load net {reg(regs.regs(3).sva#1).cse(85)} -pin  "reg(regs.regs(3).sva#1)" {Z(85)} -attr vt d -attr @path {/mean_vga/mean_vga:core/reg(regs.regs(3).sva#1).cse}
load net {reg(regs.regs(3).sva#1).cse(86)} -pin  "reg(regs.regs(3).sva#1)" {Z(86)} -attr vt d -attr @path {/mean_vga/mean_vga:core/reg(regs.regs(3).sva#1).cse}
load net {reg(regs.regs(3).sva#1).cse(87)} -pin  "reg(regs.regs(3).sva#1)" {Z(87)} -attr vt d -attr @path {/mean_vga/mean_vga:core/reg(regs.regs(3).sva#1).cse}
load net {reg(regs.regs(3).sva#1).cse(88)} -pin  "reg(regs.regs(3).sva#1)" {Z(88)} -attr vt d -attr @path {/mean_vga/mean_vga:core/reg(regs.regs(3).sva#1).cse}
load net {reg(regs.regs(3).sva#1).cse(89)} -pin  "reg(regs.regs(3).sva#1)" {Z(89)} -attr vt d -attr @path {/mean_vga/mean_vga:core/reg(regs.regs(3).sva#1).cse}
load net {reg(regs.regs(3).sva#1).cse(90)} -pin  "reg(regs.regs(3).sva#1)" {Z(90)} -attr vt d -attr @path {/mean_vga/mean_vga:core/reg(regs.regs(3).sva#1).cse}
load net {reg(regs.regs(3).sva#1).cse(91)} -pin  "reg(regs.regs(3).sva#1)" {Z(91)} -attr vt d -attr @path {/mean_vga/mean_vga:core/reg(regs.regs(3).sva#1).cse}
load net {reg(regs.regs(3).sva#1).cse(92)} -pin  "reg(regs.regs(3).sva#1)" {Z(92)} -attr vt d -attr @path {/mean_vga/mean_vga:core/reg(regs.regs(3).sva#1).cse}
load net {reg(regs.regs(3).sva#1).cse(93)} -pin  "reg(regs.regs(3).sva#1)" {Z(93)} -attr vt d -attr @path {/mean_vga/mean_vga:core/reg(regs.regs(3).sva#1).cse}
load net {reg(regs.regs(3).sva#1).cse(94)} -pin  "reg(regs.regs(3).sva#1)" {Z(94)} -attr vt d -attr @path {/mean_vga/mean_vga:core/reg(regs.regs(3).sva#1).cse}
load net {reg(regs.regs(3).sva#1).cse(95)} -pin  "reg(regs.regs(3).sva#1)" {Z(95)} -attr vt d -attr @path {/mean_vga/mean_vga:core/reg(regs.regs(3).sva#1).cse}
load net {reg(regs.regs(3).sva#1).cse(96)} -pin  "reg(regs.regs(3).sva#1)" {Z(96)} -attr vt d -attr @path {/mean_vga/mean_vga:core/reg(regs.regs(3).sva#1).cse}
load net {reg(regs.regs(3).sva#1).cse(97)} -pin  "reg(regs.regs(3).sva#1)" {Z(97)} -attr vt d -attr @path {/mean_vga/mean_vga:core/reg(regs.regs(3).sva#1).cse}
load net {reg(regs.regs(3).sva#1).cse(98)} -pin  "reg(regs.regs(3).sva#1)" {Z(98)} -attr vt d -attr @path {/mean_vga/mean_vga:core/reg(regs.regs(3).sva#1).cse}
load net {reg(regs.regs(3).sva#1).cse(99)} -pin  "reg(regs.regs(3).sva#1)" {Z(99)} -attr vt d -attr @path {/mean_vga/mean_vga:core/reg(regs.regs(3).sva#1).cse}
load net {reg(regs.regs(3).sva#1).cse(100)} -pin  "reg(regs.regs(3).sva#1)" {Z(100)} -attr vt d -attr @path {/mean_vga/mean_vga:core/reg(regs.regs(3).sva#1).cse}
load net {reg(regs.regs(3).sva#1).cse(101)} -pin  "reg(regs.regs(3).sva#1)" {Z(101)} -attr vt d -attr @path {/mean_vga/mean_vga:core/reg(regs.regs(3).sva#1).cse}
load net {reg(regs.regs(3).sva#1).cse(102)} -pin  "reg(regs.regs(3).sva#1)" {Z(102)} -attr vt d -attr @path {/mean_vga/mean_vga:core/reg(regs.regs(3).sva#1).cse}
load net {reg(regs.regs(3).sva#1).cse(103)} -pin  "reg(regs.regs(3).sva#1)" {Z(103)} -attr vt d -attr @path {/mean_vga/mean_vga:core/reg(regs.regs(3).sva#1).cse}
load net {reg(regs.regs(3).sva#1).cse(104)} -pin  "reg(regs.regs(3).sva#1)" {Z(104)} -attr vt d -attr @path {/mean_vga/mean_vga:core/reg(regs.regs(3).sva#1).cse}
load net {reg(regs.regs(3).sva#1).cse(105)} -pin  "reg(regs.regs(3).sva#1)" {Z(105)} -attr vt d -attr @path {/mean_vga/mean_vga:core/reg(regs.regs(3).sva#1).cse}
load net {reg(regs.regs(3).sva#1).cse(106)} -pin  "reg(regs.regs(3).sva#1)" {Z(106)} -attr vt d -attr @path {/mean_vga/mean_vga:core/reg(regs.regs(3).sva#1).cse}
load net {reg(regs.regs(3).sva#1).cse(107)} -pin  "reg(regs.regs(3).sva#1)" {Z(107)} -attr vt d -attr @path {/mean_vga/mean_vga:core/reg(regs.regs(3).sva#1).cse}
load net {reg(regs.regs(3).sva#1).cse(108)} -pin  "reg(regs.regs(3).sva#1)" {Z(108)} -attr vt d -attr @path {/mean_vga/mean_vga:core/reg(regs.regs(3).sva#1).cse}
load net {reg(regs.regs(3).sva#1).cse(109)} -pin  "reg(regs.regs(3).sva#1)" {Z(109)} -attr vt d -attr @path {/mean_vga/mean_vga:core/reg(regs.regs(3).sva#1).cse}
load net {reg(regs.regs(3).sva#1).cse(110)} -pin  "reg(regs.regs(3).sva#1)" {Z(110)} -attr vt d -attr @path {/mean_vga/mean_vga:core/reg(regs.regs(3).sva#1).cse}
load net {reg(regs.regs(3).sva#1).cse(111)} -pin  "reg(regs.regs(3).sva#1)" {Z(111)} -attr vt d -attr @path {/mean_vga/mean_vga:core/reg(regs.regs(3).sva#1).cse}
load net {reg(regs.regs(3).sva#1).cse(112)} -pin  "reg(regs.regs(3).sva#1)" {Z(112)} -attr vt d -attr @path {/mean_vga/mean_vga:core/reg(regs.regs(3).sva#1).cse}
load net {reg(regs.regs(3).sva#1).cse(113)} -pin  "reg(regs.regs(3).sva#1)" {Z(113)} -attr vt d -attr @path {/mean_vga/mean_vga:core/reg(regs.regs(3).sva#1).cse}
load net {reg(regs.regs(3).sva#1).cse(114)} -pin  "reg(regs.regs(3).sva#1)" {Z(114)} -attr vt d -attr @path {/mean_vga/mean_vga:core/reg(regs.regs(3).sva#1).cse}
load net {reg(regs.regs(3).sva#1).cse(115)} -pin  "reg(regs.regs(3).sva#1)" {Z(115)} -attr vt d -attr @path {/mean_vga/mean_vga:core/reg(regs.regs(3).sva#1).cse}
load net {reg(regs.regs(3).sva#1).cse(116)} -pin  "reg(regs.regs(3).sva#1)" {Z(116)} -attr vt d -attr @path {/mean_vga/mean_vga:core/reg(regs.regs(3).sva#1).cse}
load net {reg(regs.regs(3).sva#1).cse(117)} -pin  "reg(regs.regs(3).sva#1)" {Z(117)} -attr vt d -attr @path {/mean_vga/mean_vga:core/reg(regs.regs(3).sva#1).cse}
load net {reg(regs.regs(3).sva#1).cse(118)} -pin  "reg(regs.regs(3).sva#1)" {Z(118)} -attr vt d -attr @path {/mean_vga/mean_vga:core/reg(regs.regs(3).sva#1).cse}
load net {reg(regs.regs(3).sva#1).cse(119)} -pin  "reg(regs.regs(3).sva#1)" {Z(119)} -attr vt d -attr @path {/mean_vga/mean_vga:core/reg(regs.regs(3).sva#1).cse}
load net {reg(regs.regs(3).sva#1).cse(120)} -pin  "reg(regs.regs(3).sva#1)" {Z(120)} -attr vt d -attr @path {/mean_vga/mean_vga:core/reg(regs.regs(3).sva#1).cse}
load net {reg(regs.regs(3).sva#1).cse(121)} -pin  "reg(regs.regs(3).sva#1)" {Z(121)} -attr vt d -attr @path {/mean_vga/mean_vga:core/reg(regs.regs(3).sva#1).cse}
load net {reg(regs.regs(3).sva#1).cse(122)} -pin  "reg(regs.regs(3).sva#1)" {Z(122)} -attr vt d -attr @path {/mean_vga/mean_vga:core/reg(regs.regs(3).sva#1).cse}
load net {reg(regs.regs(3).sva#1).cse(123)} -pin  "reg(regs.regs(3).sva#1)" {Z(123)} -attr vt d -attr @path {/mean_vga/mean_vga:core/reg(regs.regs(3).sva#1).cse}
load net {reg(regs.regs(3).sva#1).cse(124)} -pin  "reg(regs.regs(3).sva#1)" {Z(124)} -attr vt d -attr @path {/mean_vga/mean_vga:core/reg(regs.regs(3).sva#1).cse}
load net {reg(regs.regs(3).sva#1).cse(125)} -pin  "reg(regs.regs(3).sva#1)" {Z(125)} -attr vt d -attr @path {/mean_vga/mean_vga:core/reg(regs.regs(3).sva#1).cse}
load net {reg(regs.regs(3).sva#1).cse(126)} -pin  "reg(regs.regs(3).sva#1)" {Z(126)} -attr vt d -attr @path {/mean_vga/mean_vga:core/reg(regs.regs(3).sva#1).cse}
load net {reg(regs.regs(3).sva#1).cse(127)} -pin  "reg(regs.regs(3).sva#1)" {Z(127)} -attr vt d -attr @path {/mean_vga/mean_vga:core/reg(regs.regs(3).sva#1).cse}
load net {reg(regs.regs(3).sva#1).cse(128)} -pin  "reg(regs.regs(3).sva#1)" {Z(128)} -attr vt d -attr @path {/mean_vga/mean_vga:core/reg(regs.regs(3).sva#1).cse}
load net {reg(regs.regs(3).sva#1).cse(129)} -pin  "reg(regs.regs(3).sva#1)" {Z(129)} -attr vt d -attr @path {/mean_vga/mean_vga:core/reg(regs.regs(3).sva#1).cse}
load net {reg(regs.regs(3).sva#1).cse(130)} -pin  "reg(regs.regs(3).sva#1)" {Z(130)} -attr vt d -attr @path {/mean_vga/mean_vga:core/reg(regs.regs(3).sva#1).cse}
load net {reg(regs.regs(3).sva#1).cse(131)} -pin  "reg(regs.regs(3).sva#1)" {Z(131)} -attr vt d -attr @path {/mean_vga/mean_vga:core/reg(regs.regs(3).sva#1).cse}
load net {reg(regs.regs(3).sva#1).cse(132)} -pin  "reg(regs.regs(3).sva#1)" {Z(132)} -attr vt d -attr @path {/mean_vga/mean_vga:core/reg(regs.regs(3).sva#1).cse}
load net {reg(regs.regs(3).sva#1).cse(133)} -pin  "reg(regs.regs(3).sva#1)" {Z(133)} -attr vt d -attr @path {/mean_vga/mean_vga:core/reg(regs.regs(3).sva#1).cse}
load net {reg(regs.regs(3).sva#1).cse(134)} -pin  "reg(regs.regs(3).sva#1)" {Z(134)} -attr vt d -attr @path {/mean_vga/mean_vga:core/reg(regs.regs(3).sva#1).cse}
load net {reg(regs.regs(3).sva#1).cse(135)} -pin  "reg(regs.regs(3).sva#1)" {Z(135)} -attr vt d -attr @path {/mean_vga/mean_vga:core/reg(regs.regs(3).sva#1).cse}
load net {reg(regs.regs(3).sva#1).cse(136)} -pin  "reg(regs.regs(3).sva#1)" {Z(136)} -attr vt d -attr @path {/mean_vga/mean_vga:core/reg(regs.regs(3).sva#1).cse}
load net {reg(regs.regs(3).sva#1).cse(137)} -pin  "reg(regs.regs(3).sva#1)" {Z(137)} -attr vt d -attr @path {/mean_vga/mean_vga:core/reg(regs.regs(3).sva#1).cse}
load net {reg(regs.regs(3).sva#1).cse(138)} -pin  "reg(regs.regs(3).sva#1)" {Z(138)} -attr vt d -attr @path {/mean_vga/mean_vga:core/reg(regs.regs(3).sva#1).cse}
load net {reg(regs.regs(3).sva#1).cse(139)} -pin  "reg(regs.regs(3).sva#1)" {Z(139)} -attr vt d -attr @path {/mean_vga/mean_vga:core/reg(regs.regs(3).sva#1).cse}
load net {reg(regs.regs(3).sva#1).cse(140)} -pin  "reg(regs.regs(3).sva#1)" {Z(140)} -attr vt d -attr @path {/mean_vga/mean_vga:core/reg(regs.regs(3).sva#1).cse}
load net {reg(regs.regs(3).sva#1).cse(141)} -pin  "reg(regs.regs(3).sva#1)" {Z(141)} -attr vt d -attr @path {/mean_vga/mean_vga:core/reg(regs.regs(3).sva#1).cse}
load net {reg(regs.regs(3).sva#1).cse(142)} -pin  "reg(regs.regs(3).sva#1)" {Z(142)} -attr vt d -attr @path {/mean_vga/mean_vga:core/reg(regs.regs(3).sva#1).cse}
load net {reg(regs.regs(3).sva#1).cse(143)} -pin  "reg(regs.regs(3).sva#1)" {Z(143)} -attr vt d -attr @path {/mean_vga/mean_vga:core/reg(regs.regs(3).sva#1).cse}
load net {reg(regs.regs(3).sva#1).cse(144)} -pin  "reg(regs.regs(3).sva#1)" {Z(144)} -attr vt d -attr @path {/mean_vga/mean_vga:core/reg(regs.regs(3).sva#1).cse}
load net {reg(regs.regs(3).sva#1).cse(145)} -pin  "reg(regs.regs(3).sva#1)" {Z(145)} -attr vt d -attr @path {/mean_vga/mean_vga:core/reg(regs.regs(3).sva#1).cse}
load net {reg(regs.regs(3).sva#1).cse(146)} -pin  "reg(regs.regs(3).sva#1)" {Z(146)} -attr vt d -attr @path {/mean_vga/mean_vga:core/reg(regs.regs(3).sva#1).cse}
load net {reg(regs.regs(3).sva#1).cse(147)} -pin  "reg(regs.regs(3).sva#1)" {Z(147)} -attr vt d -attr @path {/mean_vga/mean_vga:core/reg(regs.regs(3).sva#1).cse}
load net {reg(regs.regs(3).sva#1).cse(148)} -pin  "reg(regs.regs(3).sva#1)" {Z(148)} -attr vt d -attr @path {/mean_vga/mean_vga:core/reg(regs.regs(3).sva#1).cse}
load net {reg(regs.regs(3).sva#1).cse(149)} -pin  "reg(regs.regs(3).sva#1)" {Z(149)} -attr vt d -attr @path {/mean_vga/mean_vga:core/reg(regs.regs(3).sva#1).cse}
load inst "reg(regs.regs:slc(regs.regs(4))#10.itm)" "reg(10,1,1,-1,0)" "INTERFACE" -attr xrf 2286 -attr oid 333 -attr vt d -attr @path {/mean_vga/mean_vga:core/reg(regs.regs:slc(regs.regs(4))#10.itm)}
load net {reg(regs.regs(3).sva#1).cse(0)} -pin  "reg(regs.regs:slc(regs.regs(4))#10.itm)" {D(0)} -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(regs.regs(3).sva)#4.itm}
load net {reg(regs.regs(3).sva#1).cse(1)} -pin  "reg(regs.regs:slc(regs.regs(4))#10.itm)" {D(1)} -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(regs.regs(3).sva)#4.itm}
load net {reg(regs.regs(3).sva#1).cse(2)} -pin  "reg(regs.regs:slc(regs.regs(4))#10.itm)" {D(2)} -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(regs.regs(3).sva)#4.itm}
load net {reg(regs.regs(3).sva#1).cse(3)} -pin  "reg(regs.regs:slc(regs.regs(4))#10.itm)" {D(3)} -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(regs.regs(3).sva)#4.itm}
load net {reg(regs.regs(3).sva#1).cse(4)} -pin  "reg(regs.regs:slc(regs.regs(4))#10.itm)" {D(4)} -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(regs.regs(3).sva)#4.itm}
load net {reg(regs.regs(3).sva#1).cse(5)} -pin  "reg(regs.regs:slc(regs.regs(4))#10.itm)" {D(5)} -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(regs.regs(3).sva)#4.itm}
load net {reg(regs.regs(3).sva#1).cse(6)} -pin  "reg(regs.regs:slc(regs.regs(4))#10.itm)" {D(6)} -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(regs.regs(3).sva)#4.itm}
load net {reg(regs.regs(3).sva#1).cse(7)} -pin  "reg(regs.regs:slc(regs.regs(4))#10.itm)" {D(7)} -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(regs.regs(3).sva)#4.itm}
load net {reg(regs.regs(3).sva#1).cse(8)} -pin  "reg(regs.regs:slc(regs.regs(4))#10.itm)" {D(8)} -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(regs.regs(3).sva)#4.itm}
load net {reg(regs.regs(3).sva#1).cse(9)} -pin  "reg(regs.regs:slc(regs.regs(4))#10.itm)" {D(9)} -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(regs.regs(3).sva)#4.itm}
load net {GND} -pin  "reg(regs.regs:slc(regs.regs(4))#10.itm)" {DRa(0)} -attr @path {/mean_vga/mean_vga:core/C0_10#1}
load net {GND} -pin  "reg(regs.regs:slc(regs.regs(4))#10.itm)" {DRa(1)} -attr @path {/mean_vga/mean_vga:core/C0_10#1}
load net {GND} -pin  "reg(regs.regs:slc(regs.regs(4))#10.itm)" {DRa(2)} -attr @path {/mean_vga/mean_vga:core/C0_10#1}
load net {GND} -pin  "reg(regs.regs:slc(regs.regs(4))#10.itm)" {DRa(3)} -attr @path {/mean_vga/mean_vga:core/C0_10#1}
load net {GND} -pin  "reg(regs.regs:slc(regs.regs(4))#10.itm)" {DRa(4)} -attr @path {/mean_vga/mean_vga:core/C0_10#1}
load net {GND} -pin  "reg(regs.regs:slc(regs.regs(4))#10.itm)" {DRa(5)} -attr @path {/mean_vga/mean_vga:core/C0_10#1}
load net {GND} -pin  "reg(regs.regs:slc(regs.regs(4))#10.itm)" {DRa(6)} -attr @path {/mean_vga/mean_vga:core/C0_10#1}
load net {GND} -pin  "reg(regs.regs:slc(regs.regs(4))#10.itm)" {DRa(7)} -attr @path {/mean_vga/mean_vga:core/C0_10#1}
load net {GND} -pin  "reg(regs.regs:slc(regs.regs(4))#10.itm)" {DRa(8)} -attr @path {/mean_vga/mean_vga:core/C0_10#1}
load net {GND} -pin  "reg(regs.regs:slc(regs.regs(4))#10.itm)" {DRa(9)} -attr @path {/mean_vga/mean_vga:core/C0_10#1}
load net {clk} -pin  "reg(regs.regs:slc(regs.regs(4))#10.itm)" {clk} -attr xrf 2287 -attr oid 334 -attr @path {/mean_vga/mean_vga:core/clk}
load net {en} -pin  "reg(regs.regs:slc(regs.regs(4))#10.itm)" {en(0)} -attr @path {/mean_vga/mean_vga:core/en}
load net {arst_n} -pin  "reg(regs.regs:slc(regs.regs(4))#10.itm)" {Ra(0)} -attr @path {/mean_vga/mean_vga:core/arst_n}
load net {regs.regs:slc(regs.regs(4))#10.itm(0)} -pin  "reg(regs.regs:slc(regs.regs(4))#10.itm)" {Z(0)} -attr vt d -attr @path {/mean_vga/mean_vga:core/regs.regs:slc(regs.regs(4))#10.itm}
load net {regs.regs:slc(regs.regs(4))#10.itm(1)} -pin  "reg(regs.regs:slc(regs.regs(4))#10.itm)" {Z(1)} -attr vt d -attr @path {/mean_vga/mean_vga:core/regs.regs:slc(regs.regs(4))#10.itm}
load net {regs.regs:slc(regs.regs(4))#10.itm(2)} -pin  "reg(regs.regs:slc(regs.regs(4))#10.itm)" {Z(2)} -attr vt d -attr @path {/mean_vga/mean_vga:core/regs.regs:slc(regs.regs(4))#10.itm}
load net {regs.regs:slc(regs.regs(4))#10.itm(3)} -pin  "reg(regs.regs:slc(regs.regs(4))#10.itm)" {Z(3)} -attr vt d -attr @path {/mean_vga/mean_vga:core/regs.regs:slc(regs.regs(4))#10.itm}
load net {regs.regs:slc(regs.regs(4))#10.itm(4)} -pin  "reg(regs.regs:slc(regs.regs(4))#10.itm)" {Z(4)} -attr vt d -attr @path {/mean_vga/mean_vga:core/regs.regs:slc(regs.regs(4))#10.itm}
load net {regs.regs:slc(regs.regs(4))#10.itm(5)} -pin  "reg(regs.regs:slc(regs.regs(4))#10.itm)" {Z(5)} -attr vt d -attr @path {/mean_vga/mean_vga:core/regs.regs:slc(regs.regs(4))#10.itm}
load net {regs.regs:slc(regs.regs(4))#10.itm(6)} -pin  "reg(regs.regs:slc(regs.regs(4))#10.itm)" {Z(6)} -attr vt d -attr @path {/mean_vga/mean_vga:core/regs.regs:slc(regs.regs(4))#10.itm}
load net {regs.regs:slc(regs.regs(4))#10.itm(7)} -pin  "reg(regs.regs:slc(regs.regs(4))#10.itm)" {Z(7)} -attr vt d -attr @path {/mean_vga/mean_vga:core/regs.regs:slc(regs.regs(4))#10.itm}
load net {regs.regs:slc(regs.regs(4))#10.itm(8)} -pin  "reg(regs.regs:slc(regs.regs(4))#10.itm)" {Z(8)} -attr vt d -attr @path {/mean_vga/mean_vga:core/regs.regs:slc(regs.regs(4))#10.itm}
load net {regs.regs:slc(regs.regs(4))#10.itm(9)} -pin  "reg(regs.regs:slc(regs.regs(4))#10.itm)" {Z(9)} -attr vt d -attr @path {/mean_vga/mean_vga:core/regs.regs:slc(regs.regs(4))#10.itm}
load inst "reg(regs.regs:slc(regs.regs(4))#11.itm)" "reg(10,1,1,-1,0)" "INTERFACE" -attr xrf 2288 -attr oid 335 -attr vt d -attr @path {/mean_vga/mean_vga:core/reg(regs.regs:slc(regs.regs(4))#11.itm)}
load net {reg(regs.regs(3).sva#1).cse(30)} -pin  "reg(regs.regs:slc(regs.regs(4))#11.itm)" {D(0)} -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(regs.regs(3).sva)#3.itm}
load net {reg(regs.regs(3).sva#1).cse(31)} -pin  "reg(regs.regs:slc(regs.regs(4))#11.itm)" {D(1)} -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(regs.regs(3).sva)#3.itm}
load net {reg(regs.regs(3).sva#1).cse(32)} -pin  "reg(regs.regs:slc(regs.regs(4))#11.itm)" {D(2)} -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(regs.regs(3).sva)#3.itm}
load net {reg(regs.regs(3).sva#1).cse(33)} -pin  "reg(regs.regs:slc(regs.regs(4))#11.itm)" {D(3)} -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(regs.regs(3).sva)#3.itm}
load net {reg(regs.regs(3).sva#1).cse(34)} -pin  "reg(regs.regs:slc(regs.regs(4))#11.itm)" {D(4)} -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(regs.regs(3).sva)#3.itm}
load net {reg(regs.regs(3).sva#1).cse(35)} -pin  "reg(regs.regs:slc(regs.regs(4))#11.itm)" {D(5)} -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(regs.regs(3).sva)#3.itm}
load net {reg(regs.regs(3).sva#1).cse(36)} -pin  "reg(regs.regs:slc(regs.regs(4))#11.itm)" {D(6)} -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(regs.regs(3).sva)#3.itm}
load net {reg(regs.regs(3).sva#1).cse(37)} -pin  "reg(regs.regs:slc(regs.regs(4))#11.itm)" {D(7)} -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(regs.regs(3).sva)#3.itm}
load net {reg(regs.regs(3).sva#1).cse(38)} -pin  "reg(regs.regs:slc(regs.regs(4))#11.itm)" {D(8)} -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(regs.regs(3).sva)#3.itm}
load net {reg(regs.regs(3).sva#1).cse(39)} -pin  "reg(regs.regs:slc(regs.regs(4))#11.itm)" {D(9)} -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(regs.regs(3).sva)#3.itm}
load net {GND} -pin  "reg(regs.regs:slc(regs.regs(4))#11.itm)" {DRa(0)} -attr @path {/mean_vga/mean_vga:core/C0_10#1}
load net {GND} -pin  "reg(regs.regs:slc(regs.regs(4))#11.itm)" {DRa(1)} -attr @path {/mean_vga/mean_vga:core/C0_10#1}
load net {GND} -pin  "reg(regs.regs:slc(regs.regs(4))#11.itm)" {DRa(2)} -attr @path {/mean_vga/mean_vga:core/C0_10#1}
load net {GND} -pin  "reg(regs.regs:slc(regs.regs(4))#11.itm)" {DRa(3)} -attr @path {/mean_vga/mean_vga:core/C0_10#1}
load net {GND} -pin  "reg(regs.regs:slc(regs.regs(4))#11.itm)" {DRa(4)} -attr @path {/mean_vga/mean_vga:core/C0_10#1}
load net {GND} -pin  "reg(regs.regs:slc(regs.regs(4))#11.itm)" {DRa(5)} -attr @path {/mean_vga/mean_vga:core/C0_10#1}
load net {GND} -pin  "reg(regs.regs:slc(regs.regs(4))#11.itm)" {DRa(6)} -attr @path {/mean_vga/mean_vga:core/C0_10#1}
load net {GND} -pin  "reg(regs.regs:slc(regs.regs(4))#11.itm)" {DRa(7)} -attr @path {/mean_vga/mean_vga:core/C0_10#1}
load net {GND} -pin  "reg(regs.regs:slc(regs.regs(4))#11.itm)" {DRa(8)} -attr @path {/mean_vga/mean_vga:core/C0_10#1}
load net {GND} -pin  "reg(regs.regs:slc(regs.regs(4))#11.itm)" {DRa(9)} -attr @path {/mean_vga/mean_vga:core/C0_10#1}
load net {clk} -pin  "reg(regs.regs:slc(regs.regs(4))#11.itm)" {clk} -attr xrf 2289 -attr oid 336 -attr @path {/mean_vga/mean_vga:core/clk}
load net {en} -pin  "reg(regs.regs:slc(regs.regs(4))#11.itm)" {en(0)} -attr @path {/mean_vga/mean_vga:core/en}
load net {arst_n} -pin  "reg(regs.regs:slc(regs.regs(4))#11.itm)" {Ra(0)} -attr @path {/mean_vga/mean_vga:core/arst_n}
load net {regs.regs:slc(regs.regs(4))#11.itm(0)} -pin  "reg(regs.regs:slc(regs.regs(4))#11.itm)" {Z(0)} -attr vt d -attr @path {/mean_vga/mean_vga:core/regs.regs:slc(regs.regs(4))#11.itm}
load net {regs.regs:slc(regs.regs(4))#11.itm(1)} -pin  "reg(regs.regs:slc(regs.regs(4))#11.itm)" {Z(1)} -attr vt d -attr @path {/mean_vga/mean_vga:core/regs.regs:slc(regs.regs(4))#11.itm}
load net {regs.regs:slc(regs.regs(4))#11.itm(2)} -pin  "reg(regs.regs:slc(regs.regs(4))#11.itm)" {Z(2)} -attr vt d -attr @path {/mean_vga/mean_vga:core/regs.regs:slc(regs.regs(4))#11.itm}
load net {regs.regs:slc(regs.regs(4))#11.itm(3)} -pin  "reg(regs.regs:slc(regs.regs(4))#11.itm)" {Z(3)} -attr vt d -attr @path {/mean_vga/mean_vga:core/regs.regs:slc(regs.regs(4))#11.itm}
load net {regs.regs:slc(regs.regs(4))#11.itm(4)} -pin  "reg(regs.regs:slc(regs.regs(4))#11.itm)" {Z(4)} -attr vt d -attr @path {/mean_vga/mean_vga:core/regs.regs:slc(regs.regs(4))#11.itm}
load net {regs.regs:slc(regs.regs(4))#11.itm(5)} -pin  "reg(regs.regs:slc(regs.regs(4))#11.itm)" {Z(5)} -attr vt d -attr @path {/mean_vga/mean_vga:core/regs.regs:slc(regs.regs(4))#11.itm}
load net {regs.regs:slc(regs.regs(4))#11.itm(6)} -pin  "reg(regs.regs:slc(regs.regs(4))#11.itm)" {Z(6)} -attr vt d -attr @path {/mean_vga/mean_vga:core/regs.regs:slc(regs.regs(4))#11.itm}
load net {regs.regs:slc(regs.regs(4))#11.itm(7)} -pin  "reg(regs.regs:slc(regs.regs(4))#11.itm)" {Z(7)} -attr vt d -attr @path {/mean_vga/mean_vga:core/regs.regs:slc(regs.regs(4))#11.itm}
load net {regs.regs:slc(regs.regs(4))#11.itm(8)} -pin  "reg(regs.regs:slc(regs.regs(4))#11.itm)" {Z(8)} -attr vt d -attr @path {/mean_vga/mean_vga:core/regs.regs:slc(regs.regs(4))#11.itm}
load net {regs.regs:slc(regs.regs(4))#11.itm(9)} -pin  "reg(regs.regs:slc(regs.regs(4))#11.itm)" {Z(9)} -attr vt d -attr @path {/mean_vga/mean_vga:core/regs.regs:slc(regs.regs(4))#11.itm}
load inst "reg(regs.regs:slc(regs.regs(4))#12.itm)" "reg(10,1,1,-1,0)" "INTERFACE" -attr xrf 2290 -attr oid 337 -attr vt d -attr @path {/mean_vga/mean_vga:core/reg(regs.regs:slc(regs.regs(4))#12.itm)}
load net {reg(regs.regs(3).sva#1).cse(60)} -pin  "reg(regs.regs:slc(regs.regs(4))#12.itm)" {D(0)} -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(regs.regs(3).sva)#2.itm}
load net {reg(regs.regs(3).sva#1).cse(61)} -pin  "reg(regs.regs:slc(regs.regs(4))#12.itm)" {D(1)} -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(regs.regs(3).sva)#2.itm}
load net {reg(regs.regs(3).sva#1).cse(62)} -pin  "reg(regs.regs:slc(regs.regs(4))#12.itm)" {D(2)} -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(regs.regs(3).sva)#2.itm}
load net {reg(regs.regs(3).sva#1).cse(63)} -pin  "reg(regs.regs:slc(regs.regs(4))#12.itm)" {D(3)} -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(regs.regs(3).sva)#2.itm}
load net {reg(regs.regs(3).sva#1).cse(64)} -pin  "reg(regs.regs:slc(regs.regs(4))#12.itm)" {D(4)} -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(regs.regs(3).sva)#2.itm}
load net {reg(regs.regs(3).sva#1).cse(65)} -pin  "reg(regs.regs:slc(regs.regs(4))#12.itm)" {D(5)} -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(regs.regs(3).sva)#2.itm}
load net {reg(regs.regs(3).sva#1).cse(66)} -pin  "reg(regs.regs:slc(regs.regs(4))#12.itm)" {D(6)} -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(regs.regs(3).sva)#2.itm}
load net {reg(regs.regs(3).sva#1).cse(67)} -pin  "reg(regs.regs:slc(regs.regs(4))#12.itm)" {D(7)} -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(regs.regs(3).sva)#2.itm}
load net {reg(regs.regs(3).sva#1).cse(68)} -pin  "reg(regs.regs:slc(regs.regs(4))#12.itm)" {D(8)} -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(regs.regs(3).sva)#2.itm}
load net {reg(regs.regs(3).sva#1).cse(69)} -pin  "reg(regs.regs:slc(regs.regs(4))#12.itm)" {D(9)} -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(regs.regs(3).sva)#2.itm}
load net {GND} -pin  "reg(regs.regs:slc(regs.regs(4))#12.itm)" {DRa(0)} -attr @path {/mean_vga/mean_vga:core/C0_10#1}
load net {GND} -pin  "reg(regs.regs:slc(regs.regs(4))#12.itm)" {DRa(1)} -attr @path {/mean_vga/mean_vga:core/C0_10#1}
load net {GND} -pin  "reg(regs.regs:slc(regs.regs(4))#12.itm)" {DRa(2)} -attr @path {/mean_vga/mean_vga:core/C0_10#1}
load net {GND} -pin  "reg(regs.regs:slc(regs.regs(4))#12.itm)" {DRa(3)} -attr @path {/mean_vga/mean_vga:core/C0_10#1}
load net {GND} -pin  "reg(regs.regs:slc(regs.regs(4))#12.itm)" {DRa(4)} -attr @path {/mean_vga/mean_vga:core/C0_10#1}
load net {GND} -pin  "reg(regs.regs:slc(regs.regs(4))#12.itm)" {DRa(5)} -attr @path {/mean_vga/mean_vga:core/C0_10#1}
load net {GND} -pin  "reg(regs.regs:slc(regs.regs(4))#12.itm)" {DRa(6)} -attr @path {/mean_vga/mean_vga:core/C0_10#1}
load net {GND} -pin  "reg(regs.regs:slc(regs.regs(4))#12.itm)" {DRa(7)} -attr @path {/mean_vga/mean_vga:core/C0_10#1}
load net {GND} -pin  "reg(regs.regs:slc(regs.regs(4))#12.itm)" {DRa(8)} -attr @path {/mean_vga/mean_vga:core/C0_10#1}
load net {GND} -pin  "reg(regs.regs:slc(regs.regs(4))#12.itm)" {DRa(9)} -attr @path {/mean_vga/mean_vga:core/C0_10#1}
load net {clk} -pin  "reg(regs.regs:slc(regs.regs(4))#12.itm)" {clk} -attr xrf 2291 -attr oid 338 -attr @path {/mean_vga/mean_vga:core/clk}
load net {en} -pin  "reg(regs.regs:slc(regs.regs(4))#12.itm)" {en(0)} -attr @path {/mean_vga/mean_vga:core/en}
load net {arst_n} -pin  "reg(regs.regs:slc(regs.regs(4))#12.itm)" {Ra(0)} -attr @path {/mean_vga/mean_vga:core/arst_n}
load net {regs.regs:slc(regs.regs(4))#12.itm(0)} -pin  "reg(regs.regs:slc(regs.regs(4))#12.itm)" {Z(0)} -attr vt d -attr @path {/mean_vga/mean_vga:core/regs.regs:slc(regs.regs(4))#12.itm}
load net {regs.regs:slc(regs.regs(4))#12.itm(1)} -pin  "reg(regs.regs:slc(regs.regs(4))#12.itm)" {Z(1)} -attr vt d -attr @path {/mean_vga/mean_vga:core/regs.regs:slc(regs.regs(4))#12.itm}
load net {regs.regs:slc(regs.regs(4))#12.itm(2)} -pin  "reg(regs.regs:slc(regs.regs(4))#12.itm)" {Z(2)} -attr vt d -attr @path {/mean_vga/mean_vga:core/regs.regs:slc(regs.regs(4))#12.itm}
load net {regs.regs:slc(regs.regs(4))#12.itm(3)} -pin  "reg(regs.regs:slc(regs.regs(4))#12.itm)" {Z(3)} -attr vt d -attr @path {/mean_vga/mean_vga:core/regs.regs:slc(regs.regs(4))#12.itm}
load net {regs.regs:slc(regs.regs(4))#12.itm(4)} -pin  "reg(regs.regs:slc(regs.regs(4))#12.itm)" {Z(4)} -attr vt d -attr @path {/mean_vga/mean_vga:core/regs.regs:slc(regs.regs(4))#12.itm}
load net {regs.regs:slc(regs.regs(4))#12.itm(5)} -pin  "reg(regs.regs:slc(regs.regs(4))#12.itm)" {Z(5)} -attr vt d -attr @path {/mean_vga/mean_vga:core/regs.regs:slc(regs.regs(4))#12.itm}
load net {regs.regs:slc(regs.regs(4))#12.itm(6)} -pin  "reg(regs.regs:slc(regs.regs(4))#12.itm)" {Z(6)} -attr vt d -attr @path {/mean_vga/mean_vga:core/regs.regs:slc(regs.regs(4))#12.itm}
load net {regs.regs:slc(regs.regs(4))#12.itm(7)} -pin  "reg(regs.regs:slc(regs.regs(4))#12.itm)" {Z(7)} -attr vt d -attr @path {/mean_vga/mean_vga:core/regs.regs:slc(regs.regs(4))#12.itm}
load net {regs.regs:slc(regs.regs(4))#12.itm(8)} -pin  "reg(regs.regs:slc(regs.regs(4))#12.itm)" {Z(8)} -attr vt d -attr @path {/mean_vga/mean_vga:core/regs.regs:slc(regs.regs(4))#12.itm}
load net {regs.regs:slc(regs.regs(4))#12.itm(9)} -pin  "reg(regs.regs:slc(regs.regs(4))#12.itm)" {Z(9)} -attr vt d -attr @path {/mean_vga/mean_vga:core/regs.regs:slc(regs.regs(4))#12.itm}
load inst "reg(regs.regs:slc(regs.regs(4))#13.itm)" "reg(10,1,1,-1,0)" "INTERFACE" -attr xrf 2292 -attr oid 339 -attr vt d -attr @path {/mean_vga/mean_vga:core/reg(regs.regs:slc(regs.regs(4))#13.itm)}
load net {reg(regs.regs(3).sva#1).cse(90)} -pin  "reg(regs.regs:slc(regs.regs(4))#13.itm)" {D(0)} -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(regs.regs(3).sva)#1.itm}
load net {reg(regs.regs(3).sva#1).cse(91)} -pin  "reg(regs.regs:slc(regs.regs(4))#13.itm)" {D(1)} -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(regs.regs(3).sva)#1.itm}
load net {reg(regs.regs(3).sva#1).cse(92)} -pin  "reg(regs.regs:slc(regs.regs(4))#13.itm)" {D(2)} -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(regs.regs(3).sva)#1.itm}
load net {reg(regs.regs(3).sva#1).cse(93)} -pin  "reg(regs.regs:slc(regs.regs(4))#13.itm)" {D(3)} -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(regs.regs(3).sva)#1.itm}
load net {reg(regs.regs(3).sva#1).cse(94)} -pin  "reg(regs.regs:slc(regs.regs(4))#13.itm)" {D(4)} -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(regs.regs(3).sva)#1.itm}
load net {reg(regs.regs(3).sva#1).cse(95)} -pin  "reg(regs.regs:slc(regs.regs(4))#13.itm)" {D(5)} -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(regs.regs(3).sva)#1.itm}
load net {reg(regs.regs(3).sva#1).cse(96)} -pin  "reg(regs.regs:slc(regs.regs(4))#13.itm)" {D(6)} -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(regs.regs(3).sva)#1.itm}
load net {reg(regs.regs(3).sva#1).cse(97)} -pin  "reg(regs.regs:slc(regs.regs(4))#13.itm)" {D(7)} -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(regs.regs(3).sva)#1.itm}
load net {reg(regs.regs(3).sva#1).cse(98)} -pin  "reg(regs.regs:slc(regs.regs(4))#13.itm)" {D(8)} -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(regs.regs(3).sva)#1.itm}
load net {reg(regs.regs(3).sva#1).cse(99)} -pin  "reg(regs.regs:slc(regs.regs(4))#13.itm)" {D(9)} -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(regs.regs(3).sva)#1.itm}
load net {GND} -pin  "reg(regs.regs:slc(regs.regs(4))#13.itm)" {DRa(0)} -attr @path {/mean_vga/mean_vga:core/C0_10#1}
load net {GND} -pin  "reg(regs.regs:slc(regs.regs(4))#13.itm)" {DRa(1)} -attr @path {/mean_vga/mean_vga:core/C0_10#1}
load net {GND} -pin  "reg(regs.regs:slc(regs.regs(4))#13.itm)" {DRa(2)} -attr @path {/mean_vga/mean_vga:core/C0_10#1}
load net {GND} -pin  "reg(regs.regs:slc(regs.regs(4))#13.itm)" {DRa(3)} -attr @path {/mean_vga/mean_vga:core/C0_10#1}
load net {GND} -pin  "reg(regs.regs:slc(regs.regs(4))#13.itm)" {DRa(4)} -attr @path {/mean_vga/mean_vga:core/C0_10#1}
load net {GND} -pin  "reg(regs.regs:slc(regs.regs(4))#13.itm)" {DRa(5)} -attr @path {/mean_vga/mean_vga:core/C0_10#1}
load net {GND} -pin  "reg(regs.regs:slc(regs.regs(4))#13.itm)" {DRa(6)} -attr @path {/mean_vga/mean_vga:core/C0_10#1}
load net {GND} -pin  "reg(regs.regs:slc(regs.regs(4))#13.itm)" {DRa(7)} -attr @path {/mean_vga/mean_vga:core/C0_10#1}
load net {GND} -pin  "reg(regs.regs:slc(regs.regs(4))#13.itm)" {DRa(8)} -attr @path {/mean_vga/mean_vga:core/C0_10#1}
load net {GND} -pin  "reg(regs.regs:slc(regs.regs(4))#13.itm)" {DRa(9)} -attr @path {/mean_vga/mean_vga:core/C0_10#1}
load net {clk} -pin  "reg(regs.regs:slc(regs.regs(4))#13.itm)" {clk} -attr xrf 2293 -attr oid 340 -attr @path {/mean_vga/mean_vga:core/clk}
load net {en} -pin  "reg(regs.regs:slc(regs.regs(4))#13.itm)" {en(0)} -attr @path {/mean_vga/mean_vga:core/en}
load net {arst_n} -pin  "reg(regs.regs:slc(regs.regs(4))#13.itm)" {Ra(0)} -attr @path {/mean_vga/mean_vga:core/arst_n}
load net {regs.regs:slc(regs.regs(4))#13.itm(0)} -pin  "reg(regs.regs:slc(regs.regs(4))#13.itm)" {Z(0)} -attr vt d -attr @path {/mean_vga/mean_vga:core/regs.regs:slc(regs.regs(4))#13.itm}
load net {regs.regs:slc(regs.regs(4))#13.itm(1)} -pin  "reg(regs.regs:slc(regs.regs(4))#13.itm)" {Z(1)} -attr vt d -attr @path {/mean_vga/mean_vga:core/regs.regs:slc(regs.regs(4))#13.itm}
load net {regs.regs:slc(regs.regs(4))#13.itm(2)} -pin  "reg(regs.regs:slc(regs.regs(4))#13.itm)" {Z(2)} -attr vt d -attr @path {/mean_vga/mean_vga:core/regs.regs:slc(regs.regs(4))#13.itm}
load net {regs.regs:slc(regs.regs(4))#13.itm(3)} -pin  "reg(regs.regs:slc(regs.regs(4))#13.itm)" {Z(3)} -attr vt d -attr @path {/mean_vga/mean_vga:core/regs.regs:slc(regs.regs(4))#13.itm}
load net {regs.regs:slc(regs.regs(4))#13.itm(4)} -pin  "reg(regs.regs:slc(regs.regs(4))#13.itm)" {Z(4)} -attr vt d -attr @path {/mean_vga/mean_vga:core/regs.regs:slc(regs.regs(4))#13.itm}
load net {regs.regs:slc(regs.regs(4))#13.itm(5)} -pin  "reg(regs.regs:slc(regs.regs(4))#13.itm)" {Z(5)} -attr vt d -attr @path {/mean_vga/mean_vga:core/regs.regs:slc(regs.regs(4))#13.itm}
load net {regs.regs:slc(regs.regs(4))#13.itm(6)} -pin  "reg(regs.regs:slc(regs.regs(4))#13.itm)" {Z(6)} -attr vt d -attr @path {/mean_vga/mean_vga:core/regs.regs:slc(regs.regs(4))#13.itm}
load net {regs.regs:slc(regs.regs(4))#13.itm(7)} -pin  "reg(regs.regs:slc(regs.regs(4))#13.itm)" {Z(7)} -attr vt d -attr @path {/mean_vga/mean_vga:core/regs.regs:slc(regs.regs(4))#13.itm}
load net {regs.regs:slc(regs.regs(4))#13.itm(8)} -pin  "reg(regs.regs:slc(regs.regs(4))#13.itm)" {Z(8)} -attr vt d -attr @path {/mean_vga/mean_vga:core/regs.regs:slc(regs.regs(4))#13.itm}
load net {regs.regs:slc(regs.regs(4))#13.itm(9)} -pin  "reg(regs.regs:slc(regs.regs(4))#13.itm)" {Z(9)} -attr vt d -attr @path {/mean_vga/mean_vga:core/regs.regs:slc(regs.regs(4))#13.itm}
load inst "reg(regs.regs:slc(regs.regs(4))#14.itm)" "reg(10,1,1,-1,0)" "INTERFACE" -attr xrf 2294 -attr oid 341 -attr vt d -attr @path {/mean_vga/mean_vga:core/reg(regs.regs:slc(regs.regs(4))#14.itm)}
load net {reg(regs.regs(3).sva#1).cse(120)} -pin  "reg(regs.regs:slc(regs.regs(4))#14.itm)" {D(0)} -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(regs.regs(3).sva).itm}
load net {reg(regs.regs(3).sva#1).cse(121)} -pin  "reg(regs.regs:slc(regs.regs(4))#14.itm)" {D(1)} -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(regs.regs(3).sva).itm}
load net {reg(regs.regs(3).sva#1).cse(122)} -pin  "reg(regs.regs:slc(regs.regs(4))#14.itm)" {D(2)} -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(regs.regs(3).sva).itm}
load net {reg(regs.regs(3).sva#1).cse(123)} -pin  "reg(regs.regs:slc(regs.regs(4))#14.itm)" {D(3)} -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(regs.regs(3).sva).itm}
load net {reg(regs.regs(3).sva#1).cse(124)} -pin  "reg(regs.regs:slc(regs.regs(4))#14.itm)" {D(4)} -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(regs.regs(3).sva).itm}
load net {reg(regs.regs(3).sva#1).cse(125)} -pin  "reg(regs.regs:slc(regs.regs(4))#14.itm)" {D(5)} -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(regs.regs(3).sva).itm}
load net {reg(regs.regs(3).sva#1).cse(126)} -pin  "reg(regs.regs:slc(regs.regs(4))#14.itm)" {D(6)} -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(regs.regs(3).sva).itm}
load net {reg(regs.regs(3).sva#1).cse(127)} -pin  "reg(regs.regs:slc(regs.regs(4))#14.itm)" {D(7)} -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(regs.regs(3).sva).itm}
load net {reg(regs.regs(3).sva#1).cse(128)} -pin  "reg(regs.regs:slc(regs.regs(4))#14.itm)" {D(8)} -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(regs.regs(3).sva).itm}
load net {reg(regs.regs(3).sva#1).cse(129)} -pin  "reg(regs.regs:slc(regs.regs(4))#14.itm)" {D(9)} -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(regs.regs(3).sva).itm}
load net {GND} -pin  "reg(regs.regs:slc(regs.regs(4))#14.itm)" {DRa(0)} -attr @path {/mean_vga/mean_vga:core/C0_10#1}
load net {GND} -pin  "reg(regs.regs:slc(regs.regs(4))#14.itm)" {DRa(1)} -attr @path {/mean_vga/mean_vga:core/C0_10#1}
load net {GND} -pin  "reg(regs.regs:slc(regs.regs(4))#14.itm)" {DRa(2)} -attr @path {/mean_vga/mean_vga:core/C0_10#1}
load net {GND} -pin  "reg(regs.regs:slc(regs.regs(4))#14.itm)" {DRa(3)} -attr @path {/mean_vga/mean_vga:core/C0_10#1}
load net {GND} -pin  "reg(regs.regs:slc(regs.regs(4))#14.itm)" {DRa(4)} -attr @path {/mean_vga/mean_vga:core/C0_10#1}
load net {GND} -pin  "reg(regs.regs:slc(regs.regs(4))#14.itm)" {DRa(5)} -attr @path {/mean_vga/mean_vga:core/C0_10#1}
load net {GND} -pin  "reg(regs.regs:slc(regs.regs(4))#14.itm)" {DRa(6)} -attr @path {/mean_vga/mean_vga:core/C0_10#1}
load net {GND} -pin  "reg(regs.regs:slc(regs.regs(4))#14.itm)" {DRa(7)} -attr @path {/mean_vga/mean_vga:core/C0_10#1}
load net {GND} -pin  "reg(regs.regs:slc(regs.regs(4))#14.itm)" {DRa(8)} -attr @path {/mean_vga/mean_vga:core/C0_10#1}
load net {GND} -pin  "reg(regs.regs:slc(regs.regs(4))#14.itm)" {DRa(9)} -attr @path {/mean_vga/mean_vga:core/C0_10#1}
load net {clk} -pin  "reg(regs.regs:slc(regs.regs(4))#14.itm)" {clk} -attr xrf 2295 -attr oid 342 -attr @path {/mean_vga/mean_vga:core/clk}
load net {en} -pin  "reg(regs.regs:slc(regs.regs(4))#14.itm)" {en(0)} -attr @path {/mean_vga/mean_vga:core/en}
load net {arst_n} -pin  "reg(regs.regs:slc(regs.regs(4))#14.itm)" {Ra(0)} -attr @path {/mean_vga/mean_vga:core/arst_n}
load net {regs.regs:slc(regs.regs(4))#14.itm(0)} -pin  "reg(regs.regs:slc(regs.regs(4))#14.itm)" {Z(0)} -attr vt d -attr @path {/mean_vga/mean_vga:core/regs.regs:slc(regs.regs(4))#14.itm}
load net {regs.regs:slc(regs.regs(4))#14.itm(1)} -pin  "reg(regs.regs:slc(regs.regs(4))#14.itm)" {Z(1)} -attr vt d -attr @path {/mean_vga/mean_vga:core/regs.regs:slc(regs.regs(4))#14.itm}
load net {regs.regs:slc(regs.regs(4))#14.itm(2)} -pin  "reg(regs.regs:slc(regs.regs(4))#14.itm)" {Z(2)} -attr vt d -attr @path {/mean_vga/mean_vga:core/regs.regs:slc(regs.regs(4))#14.itm}
load net {regs.regs:slc(regs.regs(4))#14.itm(3)} -pin  "reg(regs.regs:slc(regs.regs(4))#14.itm)" {Z(3)} -attr vt d -attr @path {/mean_vga/mean_vga:core/regs.regs:slc(regs.regs(4))#14.itm}
load net {regs.regs:slc(regs.regs(4))#14.itm(4)} -pin  "reg(regs.regs:slc(regs.regs(4))#14.itm)" {Z(4)} -attr vt d -attr @path {/mean_vga/mean_vga:core/regs.regs:slc(regs.regs(4))#14.itm}
load net {regs.regs:slc(regs.regs(4))#14.itm(5)} -pin  "reg(regs.regs:slc(regs.regs(4))#14.itm)" {Z(5)} -attr vt d -attr @path {/mean_vga/mean_vga:core/regs.regs:slc(regs.regs(4))#14.itm}
load net {regs.regs:slc(regs.regs(4))#14.itm(6)} -pin  "reg(regs.regs:slc(regs.regs(4))#14.itm)" {Z(6)} -attr vt d -attr @path {/mean_vga/mean_vga:core/regs.regs:slc(regs.regs(4))#14.itm}
load net {regs.regs:slc(regs.regs(4))#14.itm(7)} -pin  "reg(regs.regs:slc(regs.regs(4))#14.itm)" {Z(7)} -attr vt d -attr @path {/mean_vga/mean_vga:core/regs.regs:slc(regs.regs(4))#14.itm}
load net {regs.regs:slc(regs.regs(4))#14.itm(8)} -pin  "reg(regs.regs:slc(regs.regs(4))#14.itm)" {Z(8)} -attr vt d -attr @path {/mean_vga/mean_vga:core/regs.regs:slc(regs.regs(4))#14.itm}
load net {regs.regs:slc(regs.regs(4))#14.itm(9)} -pin  "reg(regs.regs:slc(regs.regs(4))#14.itm)" {Z(9)} -attr vt d -attr @path {/mean_vga/mean_vga:core/regs.regs:slc(regs.regs(4))#14.itm}
load inst "reg(regs.regs(0).sva)" "reg(150,1,1,-1,0)" "INTERFACE" -attr xrf 2296 -attr oid 343 -attr vt d -attr @path {/mean_vga/mean_vga:core/reg(regs.regs(0).sva)}
load net {vin:rsc:mgc_in_wire.d(0)} -pin  "reg(regs.regs(0).sva)" {D(0)} -attr vt d -attr @path {/mean_vga/mean_vga:core/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d(1)} -pin  "reg(regs.regs(0).sva)" {D(1)} -attr vt d -attr @path {/mean_vga/mean_vga:core/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d(2)} -pin  "reg(regs.regs(0).sva)" {D(2)} -attr vt d -attr @path {/mean_vga/mean_vga:core/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d(3)} -pin  "reg(regs.regs(0).sva)" {D(3)} -attr vt d -attr @path {/mean_vga/mean_vga:core/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d(4)} -pin  "reg(regs.regs(0).sva)" {D(4)} -attr vt d -attr @path {/mean_vga/mean_vga:core/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d(5)} -pin  "reg(regs.regs(0).sva)" {D(5)} -attr vt d -attr @path {/mean_vga/mean_vga:core/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d(6)} -pin  "reg(regs.regs(0).sva)" {D(6)} -attr vt d -attr @path {/mean_vga/mean_vga:core/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d(7)} -pin  "reg(regs.regs(0).sva)" {D(7)} -attr vt d -attr @path {/mean_vga/mean_vga:core/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d(8)} -pin  "reg(regs.regs(0).sva)" {D(8)} -attr vt d -attr @path {/mean_vga/mean_vga:core/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d(9)} -pin  "reg(regs.regs(0).sva)" {D(9)} -attr vt d -attr @path {/mean_vga/mean_vga:core/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d(10)} -pin  "reg(regs.regs(0).sva)" {D(10)} -attr vt d -attr @path {/mean_vga/mean_vga:core/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d(11)} -pin  "reg(regs.regs(0).sva)" {D(11)} -attr vt d -attr @path {/mean_vga/mean_vga:core/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d(12)} -pin  "reg(regs.regs(0).sva)" {D(12)} -attr vt d -attr @path {/mean_vga/mean_vga:core/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d(13)} -pin  "reg(regs.regs(0).sva)" {D(13)} -attr vt d -attr @path {/mean_vga/mean_vga:core/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d(14)} -pin  "reg(regs.regs(0).sva)" {D(14)} -attr vt d -attr @path {/mean_vga/mean_vga:core/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d(15)} -pin  "reg(regs.regs(0).sva)" {D(15)} -attr vt d -attr @path {/mean_vga/mean_vga:core/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d(16)} -pin  "reg(regs.regs(0).sva)" {D(16)} -attr vt d -attr @path {/mean_vga/mean_vga:core/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d(17)} -pin  "reg(regs.regs(0).sva)" {D(17)} -attr vt d -attr @path {/mean_vga/mean_vga:core/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d(18)} -pin  "reg(regs.regs(0).sva)" {D(18)} -attr vt d -attr @path {/mean_vga/mean_vga:core/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d(19)} -pin  "reg(regs.regs(0).sva)" {D(19)} -attr vt d -attr @path {/mean_vga/mean_vga:core/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d(20)} -pin  "reg(regs.regs(0).sva)" {D(20)} -attr vt d -attr @path {/mean_vga/mean_vga:core/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d(21)} -pin  "reg(regs.regs(0).sva)" {D(21)} -attr vt d -attr @path {/mean_vga/mean_vga:core/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d(22)} -pin  "reg(regs.regs(0).sva)" {D(22)} -attr vt d -attr @path {/mean_vga/mean_vga:core/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d(23)} -pin  "reg(regs.regs(0).sva)" {D(23)} -attr vt d -attr @path {/mean_vga/mean_vga:core/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d(24)} -pin  "reg(regs.regs(0).sva)" {D(24)} -attr vt d -attr @path {/mean_vga/mean_vga:core/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d(25)} -pin  "reg(regs.regs(0).sva)" {D(25)} -attr vt d -attr @path {/mean_vga/mean_vga:core/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d(26)} -pin  "reg(regs.regs(0).sva)" {D(26)} -attr vt d -attr @path {/mean_vga/mean_vga:core/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d(27)} -pin  "reg(regs.regs(0).sva)" {D(27)} -attr vt d -attr @path {/mean_vga/mean_vga:core/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d(28)} -pin  "reg(regs.regs(0).sva)" {D(28)} -attr vt d -attr @path {/mean_vga/mean_vga:core/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d(29)} -pin  "reg(regs.regs(0).sva)" {D(29)} -attr vt d -attr @path {/mean_vga/mean_vga:core/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d(30)} -pin  "reg(regs.regs(0).sva)" {D(30)} -attr vt d -attr @path {/mean_vga/mean_vga:core/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d(31)} -pin  "reg(regs.regs(0).sva)" {D(31)} -attr vt d -attr @path {/mean_vga/mean_vga:core/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d(32)} -pin  "reg(regs.regs(0).sva)" {D(32)} -attr vt d -attr @path {/mean_vga/mean_vga:core/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d(33)} -pin  "reg(regs.regs(0).sva)" {D(33)} -attr vt d -attr @path {/mean_vga/mean_vga:core/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d(34)} -pin  "reg(regs.regs(0).sva)" {D(34)} -attr vt d -attr @path {/mean_vga/mean_vga:core/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d(35)} -pin  "reg(regs.regs(0).sva)" {D(35)} -attr vt d -attr @path {/mean_vga/mean_vga:core/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d(36)} -pin  "reg(regs.regs(0).sva)" {D(36)} -attr vt d -attr @path {/mean_vga/mean_vga:core/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d(37)} -pin  "reg(regs.regs(0).sva)" {D(37)} -attr vt d -attr @path {/mean_vga/mean_vga:core/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d(38)} -pin  "reg(regs.regs(0).sva)" {D(38)} -attr vt d -attr @path {/mean_vga/mean_vga:core/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d(39)} -pin  "reg(regs.regs(0).sva)" {D(39)} -attr vt d -attr @path {/mean_vga/mean_vga:core/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d(40)} -pin  "reg(regs.regs(0).sva)" {D(40)} -attr vt d -attr @path {/mean_vga/mean_vga:core/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d(41)} -pin  "reg(regs.regs(0).sva)" {D(41)} -attr vt d -attr @path {/mean_vga/mean_vga:core/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d(42)} -pin  "reg(regs.regs(0).sva)" {D(42)} -attr vt d -attr @path {/mean_vga/mean_vga:core/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d(43)} -pin  "reg(regs.regs(0).sva)" {D(43)} -attr vt d -attr @path {/mean_vga/mean_vga:core/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d(44)} -pin  "reg(regs.regs(0).sva)" {D(44)} -attr vt d -attr @path {/mean_vga/mean_vga:core/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d(45)} -pin  "reg(regs.regs(0).sva)" {D(45)} -attr vt d -attr @path {/mean_vga/mean_vga:core/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d(46)} -pin  "reg(regs.regs(0).sva)" {D(46)} -attr vt d -attr @path {/mean_vga/mean_vga:core/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d(47)} -pin  "reg(regs.regs(0).sva)" {D(47)} -attr vt d -attr @path {/mean_vga/mean_vga:core/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d(48)} -pin  "reg(regs.regs(0).sva)" {D(48)} -attr vt d -attr @path {/mean_vga/mean_vga:core/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d(49)} -pin  "reg(regs.regs(0).sva)" {D(49)} -attr vt d -attr @path {/mean_vga/mean_vga:core/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d(50)} -pin  "reg(regs.regs(0).sva)" {D(50)} -attr vt d -attr @path {/mean_vga/mean_vga:core/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d(51)} -pin  "reg(regs.regs(0).sva)" {D(51)} -attr vt d -attr @path {/mean_vga/mean_vga:core/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d(52)} -pin  "reg(regs.regs(0).sva)" {D(52)} -attr vt d -attr @path {/mean_vga/mean_vga:core/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d(53)} -pin  "reg(regs.regs(0).sva)" {D(53)} -attr vt d -attr @path {/mean_vga/mean_vga:core/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d(54)} -pin  "reg(regs.regs(0).sva)" {D(54)} -attr vt d -attr @path {/mean_vga/mean_vga:core/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d(55)} -pin  "reg(regs.regs(0).sva)" {D(55)} -attr vt d -attr @path {/mean_vga/mean_vga:core/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d(56)} -pin  "reg(regs.regs(0).sva)" {D(56)} -attr vt d -attr @path {/mean_vga/mean_vga:core/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d(57)} -pin  "reg(regs.regs(0).sva)" {D(57)} -attr vt d -attr @path {/mean_vga/mean_vga:core/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d(58)} -pin  "reg(regs.regs(0).sva)" {D(58)} -attr vt d -attr @path {/mean_vga/mean_vga:core/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d(59)} -pin  "reg(regs.regs(0).sva)" {D(59)} -attr vt d -attr @path {/mean_vga/mean_vga:core/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d(60)} -pin  "reg(regs.regs(0).sva)" {D(60)} -attr vt d -attr @path {/mean_vga/mean_vga:core/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d(61)} -pin  "reg(regs.regs(0).sva)" {D(61)} -attr vt d -attr @path {/mean_vga/mean_vga:core/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d(62)} -pin  "reg(regs.regs(0).sva)" {D(62)} -attr vt d -attr @path {/mean_vga/mean_vga:core/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d(63)} -pin  "reg(regs.regs(0).sva)" {D(63)} -attr vt d -attr @path {/mean_vga/mean_vga:core/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d(64)} -pin  "reg(regs.regs(0).sva)" {D(64)} -attr vt d -attr @path {/mean_vga/mean_vga:core/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d(65)} -pin  "reg(regs.regs(0).sva)" {D(65)} -attr vt d -attr @path {/mean_vga/mean_vga:core/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d(66)} -pin  "reg(regs.regs(0).sva)" {D(66)} -attr vt d -attr @path {/mean_vga/mean_vga:core/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d(67)} -pin  "reg(regs.regs(0).sva)" {D(67)} -attr vt d -attr @path {/mean_vga/mean_vga:core/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d(68)} -pin  "reg(regs.regs(0).sva)" {D(68)} -attr vt d -attr @path {/mean_vga/mean_vga:core/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d(69)} -pin  "reg(regs.regs(0).sva)" {D(69)} -attr vt d -attr @path {/mean_vga/mean_vga:core/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d(70)} -pin  "reg(regs.regs(0).sva)" {D(70)} -attr vt d -attr @path {/mean_vga/mean_vga:core/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d(71)} -pin  "reg(regs.regs(0).sva)" {D(71)} -attr vt d -attr @path {/mean_vga/mean_vga:core/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d(72)} -pin  "reg(regs.regs(0).sva)" {D(72)} -attr vt d -attr @path {/mean_vga/mean_vga:core/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d(73)} -pin  "reg(regs.regs(0).sva)" {D(73)} -attr vt d -attr @path {/mean_vga/mean_vga:core/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d(74)} -pin  "reg(regs.regs(0).sva)" {D(74)} -attr vt d -attr @path {/mean_vga/mean_vga:core/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d(75)} -pin  "reg(regs.regs(0).sva)" {D(75)} -attr vt d -attr @path {/mean_vga/mean_vga:core/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d(76)} -pin  "reg(regs.regs(0).sva)" {D(76)} -attr vt d -attr @path {/mean_vga/mean_vga:core/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d(77)} -pin  "reg(regs.regs(0).sva)" {D(77)} -attr vt d -attr @path {/mean_vga/mean_vga:core/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d(78)} -pin  "reg(regs.regs(0).sva)" {D(78)} -attr vt d -attr @path {/mean_vga/mean_vga:core/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d(79)} -pin  "reg(regs.regs(0).sva)" {D(79)} -attr vt d -attr @path {/mean_vga/mean_vga:core/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d(80)} -pin  "reg(regs.regs(0).sva)" {D(80)} -attr vt d -attr @path {/mean_vga/mean_vga:core/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d(81)} -pin  "reg(regs.regs(0).sva)" {D(81)} -attr vt d -attr @path {/mean_vga/mean_vga:core/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d(82)} -pin  "reg(regs.regs(0).sva)" {D(82)} -attr vt d -attr @path {/mean_vga/mean_vga:core/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d(83)} -pin  "reg(regs.regs(0).sva)" {D(83)} -attr vt d -attr @path {/mean_vga/mean_vga:core/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d(84)} -pin  "reg(regs.regs(0).sva)" {D(84)} -attr vt d -attr @path {/mean_vga/mean_vga:core/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d(85)} -pin  "reg(regs.regs(0).sva)" {D(85)} -attr vt d -attr @path {/mean_vga/mean_vga:core/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d(86)} -pin  "reg(regs.regs(0).sva)" {D(86)} -attr vt d -attr @path {/mean_vga/mean_vga:core/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d(87)} -pin  "reg(regs.regs(0).sva)" {D(87)} -attr vt d -attr @path {/mean_vga/mean_vga:core/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d(88)} -pin  "reg(regs.regs(0).sva)" {D(88)} -attr vt d -attr @path {/mean_vga/mean_vga:core/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d(89)} -pin  "reg(regs.regs(0).sva)" {D(89)} -attr vt d -attr @path {/mean_vga/mean_vga:core/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d(90)} -pin  "reg(regs.regs(0).sva)" {D(90)} -attr vt d -attr @path {/mean_vga/mean_vga:core/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d(91)} -pin  "reg(regs.regs(0).sva)" {D(91)} -attr vt d -attr @path {/mean_vga/mean_vga:core/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d(92)} -pin  "reg(regs.regs(0).sva)" {D(92)} -attr vt d -attr @path {/mean_vga/mean_vga:core/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d(93)} -pin  "reg(regs.regs(0).sva)" {D(93)} -attr vt d -attr @path {/mean_vga/mean_vga:core/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d(94)} -pin  "reg(regs.regs(0).sva)" {D(94)} -attr vt d -attr @path {/mean_vga/mean_vga:core/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d(95)} -pin  "reg(regs.regs(0).sva)" {D(95)} -attr vt d -attr @path {/mean_vga/mean_vga:core/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d(96)} -pin  "reg(regs.regs(0).sva)" {D(96)} -attr vt d -attr @path {/mean_vga/mean_vga:core/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d(97)} -pin  "reg(regs.regs(0).sva)" {D(97)} -attr vt d -attr @path {/mean_vga/mean_vga:core/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d(98)} -pin  "reg(regs.regs(0).sva)" {D(98)} -attr vt d -attr @path {/mean_vga/mean_vga:core/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d(99)} -pin  "reg(regs.regs(0).sva)" {D(99)} -attr vt d -attr @path {/mean_vga/mean_vga:core/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d(100)} -pin  "reg(regs.regs(0).sva)" {D(100)} -attr vt d -attr @path {/mean_vga/mean_vga:core/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d(101)} -pin  "reg(regs.regs(0).sva)" {D(101)} -attr vt d -attr @path {/mean_vga/mean_vga:core/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d(102)} -pin  "reg(regs.regs(0).sva)" {D(102)} -attr vt d -attr @path {/mean_vga/mean_vga:core/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d(103)} -pin  "reg(regs.regs(0).sva)" {D(103)} -attr vt d -attr @path {/mean_vga/mean_vga:core/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d(104)} -pin  "reg(regs.regs(0).sva)" {D(104)} -attr vt d -attr @path {/mean_vga/mean_vga:core/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d(105)} -pin  "reg(regs.regs(0).sva)" {D(105)} -attr vt d -attr @path {/mean_vga/mean_vga:core/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d(106)} -pin  "reg(regs.regs(0).sva)" {D(106)} -attr vt d -attr @path {/mean_vga/mean_vga:core/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d(107)} -pin  "reg(regs.regs(0).sva)" {D(107)} -attr vt d -attr @path {/mean_vga/mean_vga:core/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d(108)} -pin  "reg(regs.regs(0).sva)" {D(108)} -attr vt d -attr @path {/mean_vga/mean_vga:core/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d(109)} -pin  "reg(regs.regs(0).sva)" {D(109)} -attr vt d -attr @path {/mean_vga/mean_vga:core/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d(110)} -pin  "reg(regs.regs(0).sva)" {D(110)} -attr vt d -attr @path {/mean_vga/mean_vga:core/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d(111)} -pin  "reg(regs.regs(0).sva)" {D(111)} -attr vt d -attr @path {/mean_vga/mean_vga:core/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d(112)} -pin  "reg(regs.regs(0).sva)" {D(112)} -attr vt d -attr @path {/mean_vga/mean_vga:core/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d(113)} -pin  "reg(regs.regs(0).sva)" {D(113)} -attr vt d -attr @path {/mean_vga/mean_vga:core/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d(114)} -pin  "reg(regs.regs(0).sva)" {D(114)} -attr vt d -attr @path {/mean_vga/mean_vga:core/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d(115)} -pin  "reg(regs.regs(0).sva)" {D(115)} -attr vt d -attr @path {/mean_vga/mean_vga:core/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d(116)} -pin  "reg(regs.regs(0).sva)" {D(116)} -attr vt d -attr @path {/mean_vga/mean_vga:core/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d(117)} -pin  "reg(regs.regs(0).sva)" {D(117)} -attr vt d -attr @path {/mean_vga/mean_vga:core/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d(118)} -pin  "reg(regs.regs(0).sva)" {D(118)} -attr vt d -attr @path {/mean_vga/mean_vga:core/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d(119)} -pin  "reg(regs.regs(0).sva)" {D(119)} -attr vt d -attr @path {/mean_vga/mean_vga:core/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d(120)} -pin  "reg(regs.regs(0).sva)" {D(120)} -attr vt d -attr @path {/mean_vga/mean_vga:core/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d(121)} -pin  "reg(regs.regs(0).sva)" {D(121)} -attr vt d -attr @path {/mean_vga/mean_vga:core/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d(122)} -pin  "reg(regs.regs(0).sva)" {D(122)} -attr vt d -attr @path {/mean_vga/mean_vga:core/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d(123)} -pin  "reg(regs.regs(0).sva)" {D(123)} -attr vt d -attr @path {/mean_vga/mean_vga:core/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d(124)} -pin  "reg(regs.regs(0).sva)" {D(124)} -attr vt d -attr @path {/mean_vga/mean_vga:core/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d(125)} -pin  "reg(regs.regs(0).sva)" {D(125)} -attr vt d -attr @path {/mean_vga/mean_vga:core/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d(126)} -pin  "reg(regs.regs(0).sva)" {D(126)} -attr vt d -attr @path {/mean_vga/mean_vga:core/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d(127)} -pin  "reg(regs.regs(0).sva)" {D(127)} -attr vt d -attr @path {/mean_vga/mean_vga:core/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d(128)} -pin  "reg(regs.regs(0).sva)" {D(128)} -attr vt d -attr @path {/mean_vga/mean_vga:core/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d(129)} -pin  "reg(regs.regs(0).sva)" {D(129)} -attr vt d -attr @path {/mean_vga/mean_vga:core/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d(130)} -pin  "reg(regs.regs(0).sva)" {D(130)} -attr vt d -attr @path {/mean_vga/mean_vga:core/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d(131)} -pin  "reg(regs.regs(0).sva)" {D(131)} -attr vt d -attr @path {/mean_vga/mean_vga:core/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d(132)} -pin  "reg(regs.regs(0).sva)" {D(132)} -attr vt d -attr @path {/mean_vga/mean_vga:core/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d(133)} -pin  "reg(regs.regs(0).sva)" {D(133)} -attr vt d -attr @path {/mean_vga/mean_vga:core/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d(134)} -pin  "reg(regs.regs(0).sva)" {D(134)} -attr vt d -attr @path {/mean_vga/mean_vga:core/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d(135)} -pin  "reg(regs.regs(0).sva)" {D(135)} -attr vt d -attr @path {/mean_vga/mean_vga:core/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d(136)} -pin  "reg(regs.regs(0).sva)" {D(136)} -attr vt d -attr @path {/mean_vga/mean_vga:core/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d(137)} -pin  "reg(regs.regs(0).sva)" {D(137)} -attr vt d -attr @path {/mean_vga/mean_vga:core/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d(138)} -pin  "reg(regs.regs(0).sva)" {D(138)} -attr vt d -attr @path {/mean_vga/mean_vga:core/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d(139)} -pin  "reg(regs.regs(0).sva)" {D(139)} -attr vt d -attr @path {/mean_vga/mean_vga:core/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d(140)} -pin  "reg(regs.regs(0).sva)" {D(140)} -attr vt d -attr @path {/mean_vga/mean_vga:core/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d(141)} -pin  "reg(regs.regs(0).sva)" {D(141)} -attr vt d -attr @path {/mean_vga/mean_vga:core/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d(142)} -pin  "reg(regs.regs(0).sva)" {D(142)} -attr vt d -attr @path {/mean_vga/mean_vga:core/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d(143)} -pin  "reg(regs.regs(0).sva)" {D(143)} -attr vt d -attr @path {/mean_vga/mean_vga:core/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d(144)} -pin  "reg(regs.regs(0).sva)" {D(144)} -attr vt d -attr @path {/mean_vga/mean_vga:core/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d(145)} -pin  "reg(regs.regs(0).sva)" {D(145)} -attr vt d -attr @path {/mean_vga/mean_vga:core/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d(146)} -pin  "reg(regs.regs(0).sva)" {D(146)} -attr vt d -attr @path {/mean_vga/mean_vga:core/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d(147)} -pin  "reg(regs.regs(0).sva)" {D(147)} -attr vt d -attr @path {/mean_vga/mean_vga:core/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d(148)} -pin  "reg(regs.regs(0).sva)" {D(148)} -attr vt d -attr @path {/mean_vga/mean_vga:core/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d(149)} -pin  "reg(regs.regs(0).sva)" {D(149)} -attr vt d -attr @path {/mean_vga/mean_vga:core/vin:rsc:mgc_in_wire.d}
load net {GND} -pin  "reg(regs.regs(0).sva)" {DRa(0)} -attr @path {/mean_vga/mean_vga:core/regs.regs_decl#5}
load net {GND} -pin  "reg(regs.regs(0).sva)" {DRa(1)} -attr @path {/mean_vga/mean_vga:core/regs.regs_decl#5}
load net {GND} -pin  "reg(regs.regs(0).sva)" {DRa(2)} -attr @path {/mean_vga/mean_vga:core/regs.regs_decl#5}
load net {GND} -pin  "reg(regs.regs(0).sva)" {DRa(3)} -attr @path {/mean_vga/mean_vga:core/regs.regs_decl#5}
load net {GND} -pin  "reg(regs.regs(0).sva)" {DRa(4)} -attr @path {/mean_vga/mean_vga:core/regs.regs_decl#5}
load net {GND} -pin  "reg(regs.regs(0).sva)" {DRa(5)} -attr @path {/mean_vga/mean_vga:core/regs.regs_decl#5}
load net {GND} -pin  "reg(regs.regs(0).sva)" {DRa(6)} -attr @path {/mean_vga/mean_vga:core/regs.regs_decl#5}
load net {GND} -pin  "reg(regs.regs(0).sva)" {DRa(7)} -attr @path {/mean_vga/mean_vga:core/regs.regs_decl#5}
load net {GND} -pin  "reg(regs.regs(0).sva)" {DRa(8)} -attr @path {/mean_vga/mean_vga:core/regs.regs_decl#5}
load net {GND} -pin  "reg(regs.regs(0).sva)" {DRa(9)} -attr @path {/mean_vga/mean_vga:core/regs.regs_decl#5}
load net {GND} -pin  "reg(regs.regs(0).sva)" {DRa(10)} -attr @path {/mean_vga/mean_vga:core/regs.regs_decl#5}
load net {GND} -pin  "reg(regs.regs(0).sva)" {DRa(11)} -attr @path {/mean_vga/mean_vga:core/regs.regs_decl#5}
load net {GND} -pin  "reg(regs.regs(0).sva)" {DRa(12)} -attr @path {/mean_vga/mean_vga:core/regs.regs_decl#5}
load net {GND} -pin  "reg(regs.regs(0).sva)" {DRa(13)} -attr @path {/mean_vga/mean_vga:core/regs.regs_decl#5}
load net {GND} -pin  "reg(regs.regs(0).sva)" {DRa(14)} -attr @path {/mean_vga/mean_vga:core/regs.regs_decl#5}
load net {GND} -pin  "reg(regs.regs(0).sva)" {DRa(15)} -attr @path {/mean_vga/mean_vga:core/regs.regs_decl#5}
load net {GND} -pin  "reg(regs.regs(0).sva)" {DRa(16)} -attr @path {/mean_vga/mean_vga:core/regs.regs_decl#5}
load net {GND} -pin  "reg(regs.regs(0).sva)" {DRa(17)} -attr @path {/mean_vga/mean_vga:core/regs.regs_decl#5}
load net {GND} -pin  "reg(regs.regs(0).sva)" {DRa(18)} -attr @path {/mean_vga/mean_vga:core/regs.regs_decl#5}
load net {GND} -pin  "reg(regs.regs(0).sva)" {DRa(19)} -attr @path {/mean_vga/mean_vga:core/regs.regs_decl#5}
load net {GND} -pin  "reg(regs.regs(0).sva)" {DRa(20)} -attr @path {/mean_vga/mean_vga:core/regs.regs_decl#5}
load net {GND} -pin  "reg(regs.regs(0).sva)" {DRa(21)} -attr @path {/mean_vga/mean_vga:core/regs.regs_decl#5}
load net {GND} -pin  "reg(regs.regs(0).sva)" {DRa(22)} -attr @path {/mean_vga/mean_vga:core/regs.regs_decl#5}
load net {GND} -pin  "reg(regs.regs(0).sva)" {DRa(23)} -attr @path {/mean_vga/mean_vga:core/regs.regs_decl#5}
load net {GND} -pin  "reg(regs.regs(0).sva)" {DRa(24)} -attr @path {/mean_vga/mean_vga:core/regs.regs_decl#5}
load net {GND} -pin  "reg(regs.regs(0).sva)" {DRa(25)} -attr @path {/mean_vga/mean_vga:core/regs.regs_decl#5}
load net {GND} -pin  "reg(regs.regs(0).sva)" {DRa(26)} -attr @path {/mean_vga/mean_vga:core/regs.regs_decl#5}
load net {GND} -pin  "reg(regs.regs(0).sva)" {DRa(27)} -attr @path {/mean_vga/mean_vga:core/regs.regs_decl#5}
load net {GND} -pin  "reg(regs.regs(0).sva)" {DRa(28)} -attr @path {/mean_vga/mean_vga:core/regs.regs_decl#5}
load net {GND} -pin  "reg(regs.regs(0).sva)" {DRa(29)} -attr @path {/mean_vga/mean_vga:core/regs.regs_decl#5}
load net {GND} -pin  "reg(regs.regs(0).sva)" {DRa(30)} -attr @path {/mean_vga/mean_vga:core/regs.regs_decl#5}
load net {GND} -pin  "reg(regs.regs(0).sva)" {DRa(31)} -attr @path {/mean_vga/mean_vga:core/regs.regs_decl#5}
load net {GND} -pin  "reg(regs.regs(0).sva)" {DRa(32)} -attr @path {/mean_vga/mean_vga:core/regs.regs_decl#5}
load net {GND} -pin  "reg(regs.regs(0).sva)" {DRa(33)} -attr @path {/mean_vga/mean_vga:core/regs.regs_decl#5}
load net {GND} -pin  "reg(regs.regs(0).sva)" {DRa(34)} -attr @path {/mean_vga/mean_vga:core/regs.regs_decl#5}
load net {GND} -pin  "reg(regs.regs(0).sva)" {DRa(35)} -attr @path {/mean_vga/mean_vga:core/regs.regs_decl#5}
load net {GND} -pin  "reg(regs.regs(0).sva)" {DRa(36)} -attr @path {/mean_vga/mean_vga:core/regs.regs_decl#5}
load net {GND} -pin  "reg(regs.regs(0).sva)" {DRa(37)} -attr @path {/mean_vga/mean_vga:core/regs.regs_decl#5}
load net {GND} -pin  "reg(regs.regs(0).sva)" {DRa(38)} -attr @path {/mean_vga/mean_vga:core/regs.regs_decl#5}
load net {GND} -pin  "reg(regs.regs(0).sva)" {DRa(39)} -attr @path {/mean_vga/mean_vga:core/regs.regs_decl#5}
load net {GND} -pin  "reg(regs.regs(0).sva)" {DRa(40)} -attr @path {/mean_vga/mean_vga:core/regs.regs_decl#5}
load net {GND} -pin  "reg(regs.regs(0).sva)" {DRa(41)} -attr @path {/mean_vga/mean_vga:core/regs.regs_decl#5}
load net {GND} -pin  "reg(regs.regs(0).sva)" {DRa(42)} -attr @path {/mean_vga/mean_vga:core/regs.regs_decl#5}
load net {GND} -pin  "reg(regs.regs(0).sva)" {DRa(43)} -attr @path {/mean_vga/mean_vga:core/regs.regs_decl#5}
load net {GND} -pin  "reg(regs.regs(0).sva)" {DRa(44)} -attr @path {/mean_vga/mean_vga:core/regs.regs_decl#5}
load net {GND} -pin  "reg(regs.regs(0).sva)" {DRa(45)} -attr @path {/mean_vga/mean_vga:core/regs.regs_decl#5}
load net {GND} -pin  "reg(regs.regs(0).sva)" {DRa(46)} -attr @path {/mean_vga/mean_vga:core/regs.regs_decl#5}
load net {GND} -pin  "reg(regs.regs(0).sva)" {DRa(47)} -attr @path {/mean_vga/mean_vga:core/regs.regs_decl#5}
load net {GND} -pin  "reg(regs.regs(0).sva)" {DRa(48)} -attr @path {/mean_vga/mean_vga:core/regs.regs_decl#5}
load net {GND} -pin  "reg(regs.regs(0).sva)" {DRa(49)} -attr @path {/mean_vga/mean_vga:core/regs.regs_decl#5}
load net {GND} -pin  "reg(regs.regs(0).sva)" {DRa(50)} -attr @path {/mean_vga/mean_vga:core/regs.regs_decl#5}
load net {GND} -pin  "reg(regs.regs(0).sva)" {DRa(51)} -attr @path {/mean_vga/mean_vga:core/regs.regs_decl#5}
load net {GND} -pin  "reg(regs.regs(0).sva)" {DRa(52)} -attr @path {/mean_vga/mean_vga:core/regs.regs_decl#5}
load net {GND} -pin  "reg(regs.regs(0).sva)" {DRa(53)} -attr @path {/mean_vga/mean_vga:core/regs.regs_decl#5}
load net {GND} -pin  "reg(regs.regs(0).sva)" {DRa(54)} -attr @path {/mean_vga/mean_vga:core/regs.regs_decl#5}
load net {GND} -pin  "reg(regs.regs(0).sva)" {DRa(55)} -attr @path {/mean_vga/mean_vga:core/regs.regs_decl#5}
load net {GND} -pin  "reg(regs.regs(0).sva)" {DRa(56)} -attr @path {/mean_vga/mean_vga:core/regs.regs_decl#5}
load net {GND} -pin  "reg(regs.regs(0).sva)" {DRa(57)} -attr @path {/mean_vga/mean_vga:core/regs.regs_decl#5}
load net {GND} -pin  "reg(regs.regs(0).sva)" {DRa(58)} -attr @path {/mean_vga/mean_vga:core/regs.regs_decl#5}
load net {GND} -pin  "reg(regs.regs(0).sva)" {DRa(59)} -attr @path {/mean_vga/mean_vga:core/regs.regs_decl#5}
load net {GND} -pin  "reg(regs.regs(0).sva)" {DRa(60)} -attr @path {/mean_vga/mean_vga:core/regs.regs_decl#5}
load net {GND} -pin  "reg(regs.regs(0).sva)" {DRa(61)} -attr @path {/mean_vga/mean_vga:core/regs.regs_decl#5}
load net {GND} -pin  "reg(regs.regs(0).sva)" {DRa(62)} -attr @path {/mean_vga/mean_vga:core/regs.regs_decl#5}
load net {GND} -pin  "reg(regs.regs(0).sva)" {DRa(63)} -attr @path {/mean_vga/mean_vga:core/regs.regs_decl#5}
load net {GND} -pin  "reg(regs.regs(0).sva)" {DRa(64)} -attr @path {/mean_vga/mean_vga:core/regs.regs_decl#5}
load net {GND} -pin  "reg(regs.regs(0).sva)" {DRa(65)} -attr @path {/mean_vga/mean_vga:core/regs.regs_decl#5}
load net {GND} -pin  "reg(regs.regs(0).sva)" {DRa(66)} -attr @path {/mean_vga/mean_vga:core/regs.regs_decl#5}
load net {GND} -pin  "reg(regs.regs(0).sva)" {DRa(67)} -attr @path {/mean_vga/mean_vga:core/regs.regs_decl#5}
load net {GND} -pin  "reg(regs.regs(0).sva)" {DRa(68)} -attr @path {/mean_vga/mean_vga:core/regs.regs_decl#5}
load net {GND} -pin  "reg(regs.regs(0).sva)" {DRa(69)} -attr @path {/mean_vga/mean_vga:core/regs.regs_decl#5}
load net {GND} -pin  "reg(regs.regs(0).sva)" {DRa(70)} -attr @path {/mean_vga/mean_vga:core/regs.regs_decl#5}
load net {GND} -pin  "reg(regs.regs(0).sva)" {DRa(71)} -attr @path {/mean_vga/mean_vga:core/regs.regs_decl#5}
load net {GND} -pin  "reg(regs.regs(0).sva)" {DRa(72)} -attr @path {/mean_vga/mean_vga:core/regs.regs_decl#5}
load net {GND} -pin  "reg(regs.regs(0).sva)" {DRa(73)} -attr @path {/mean_vga/mean_vga:core/regs.regs_decl#5}
load net {GND} -pin  "reg(regs.regs(0).sva)" {DRa(74)} -attr @path {/mean_vga/mean_vga:core/regs.regs_decl#5}
load net {GND} -pin  "reg(regs.regs(0).sva)" {DRa(75)} -attr @path {/mean_vga/mean_vga:core/regs.regs_decl#5}
load net {GND} -pin  "reg(regs.regs(0).sva)" {DRa(76)} -attr @path {/mean_vga/mean_vga:core/regs.regs_decl#5}
load net {GND} -pin  "reg(regs.regs(0).sva)" {DRa(77)} -attr @path {/mean_vga/mean_vga:core/regs.regs_decl#5}
load net {GND} -pin  "reg(regs.regs(0).sva)" {DRa(78)} -attr @path {/mean_vga/mean_vga:core/regs.regs_decl#5}
load net {GND} -pin  "reg(regs.regs(0).sva)" {DRa(79)} -attr @path {/mean_vga/mean_vga:core/regs.regs_decl#5}
load net {GND} -pin  "reg(regs.regs(0).sva)" {DRa(80)} -attr @path {/mean_vga/mean_vga:core/regs.regs_decl#5}
load net {GND} -pin  "reg(regs.regs(0).sva)" {DRa(81)} -attr @path {/mean_vga/mean_vga:core/regs.regs_decl#5}
load net {GND} -pin  "reg(regs.regs(0).sva)" {DRa(82)} -attr @path {/mean_vga/mean_vga:core/regs.regs_decl#5}
load net {GND} -pin  "reg(regs.regs(0).sva)" {DRa(83)} -attr @path {/mean_vga/mean_vga:core/regs.regs_decl#5}
load net {GND} -pin  "reg(regs.regs(0).sva)" {DRa(84)} -attr @path {/mean_vga/mean_vga:core/regs.regs_decl#5}
load net {GND} -pin  "reg(regs.regs(0).sva)" {DRa(85)} -attr @path {/mean_vga/mean_vga:core/regs.regs_decl#5}
load net {GND} -pin  "reg(regs.regs(0).sva)" {DRa(86)} -attr @path {/mean_vga/mean_vga:core/regs.regs_decl#5}
load net {GND} -pin  "reg(regs.regs(0).sva)" {DRa(87)} -attr @path {/mean_vga/mean_vga:core/regs.regs_decl#5}
load net {GND} -pin  "reg(regs.regs(0).sva)" {DRa(88)} -attr @path {/mean_vga/mean_vga:core/regs.regs_decl#5}
load net {GND} -pin  "reg(regs.regs(0).sva)" {DRa(89)} -attr @path {/mean_vga/mean_vga:core/regs.regs_decl#5}
load net {GND} -pin  "reg(regs.regs(0).sva)" {DRa(90)} -attr @path {/mean_vga/mean_vga:core/regs.regs_decl#5}
load net {GND} -pin  "reg(regs.regs(0).sva)" {DRa(91)} -attr @path {/mean_vga/mean_vga:core/regs.regs_decl#5}
load net {GND} -pin  "reg(regs.regs(0).sva)" {DRa(92)} -attr @path {/mean_vga/mean_vga:core/regs.regs_decl#5}
load net {GND} -pin  "reg(regs.regs(0).sva)" {DRa(93)} -attr @path {/mean_vga/mean_vga:core/regs.regs_decl#5}
load net {GND} -pin  "reg(regs.regs(0).sva)" {DRa(94)} -attr @path {/mean_vga/mean_vga:core/regs.regs_decl#5}
load net {GND} -pin  "reg(regs.regs(0).sva)" {DRa(95)} -attr @path {/mean_vga/mean_vga:core/regs.regs_decl#5}
load net {GND} -pin  "reg(regs.regs(0).sva)" {DRa(96)} -attr @path {/mean_vga/mean_vga:core/regs.regs_decl#5}
load net {GND} -pin  "reg(regs.regs(0).sva)" {DRa(97)} -attr @path {/mean_vga/mean_vga:core/regs.regs_decl#5}
load net {GND} -pin  "reg(regs.regs(0).sva)" {DRa(98)} -attr @path {/mean_vga/mean_vga:core/regs.regs_decl#5}
load net {GND} -pin  "reg(regs.regs(0).sva)" {DRa(99)} -attr @path {/mean_vga/mean_vga:core/regs.regs_decl#5}
load net {GND} -pin  "reg(regs.regs(0).sva)" {DRa(100)} -attr @path {/mean_vga/mean_vga:core/regs.regs_decl#5}
load net {GND} -pin  "reg(regs.regs(0).sva)" {DRa(101)} -attr @path {/mean_vga/mean_vga:core/regs.regs_decl#5}
load net {GND} -pin  "reg(regs.regs(0).sva)" {DRa(102)} -attr @path {/mean_vga/mean_vga:core/regs.regs_decl#5}
load net {GND} -pin  "reg(regs.regs(0).sva)" {DRa(103)} -attr @path {/mean_vga/mean_vga:core/regs.regs_decl#5}
load net {GND} -pin  "reg(regs.regs(0).sva)" {DRa(104)} -attr @path {/mean_vga/mean_vga:core/regs.regs_decl#5}
load net {GND} -pin  "reg(regs.regs(0).sva)" {DRa(105)} -attr @path {/mean_vga/mean_vga:core/regs.regs_decl#5}
load net {GND} -pin  "reg(regs.regs(0).sva)" {DRa(106)} -attr @path {/mean_vga/mean_vga:core/regs.regs_decl#5}
load net {GND} -pin  "reg(regs.regs(0).sva)" {DRa(107)} -attr @path {/mean_vga/mean_vga:core/regs.regs_decl#5}
load net {GND} -pin  "reg(regs.regs(0).sva)" {DRa(108)} -attr @path {/mean_vga/mean_vga:core/regs.regs_decl#5}
load net {GND} -pin  "reg(regs.regs(0).sva)" {DRa(109)} -attr @path {/mean_vga/mean_vga:core/regs.regs_decl#5}
load net {GND} -pin  "reg(regs.regs(0).sva)" {DRa(110)} -attr @path {/mean_vga/mean_vga:core/regs.regs_decl#5}
load net {GND} -pin  "reg(regs.regs(0).sva)" {DRa(111)} -attr @path {/mean_vga/mean_vga:core/regs.regs_decl#5}
load net {GND} -pin  "reg(regs.regs(0).sva)" {DRa(112)} -attr @path {/mean_vga/mean_vga:core/regs.regs_decl#5}
load net {GND} -pin  "reg(regs.regs(0).sva)" {DRa(113)} -attr @path {/mean_vga/mean_vga:core/regs.regs_decl#5}
load net {GND} -pin  "reg(regs.regs(0).sva)" {DRa(114)} -attr @path {/mean_vga/mean_vga:core/regs.regs_decl#5}
load net {GND} -pin  "reg(regs.regs(0).sva)" {DRa(115)} -attr @path {/mean_vga/mean_vga:core/regs.regs_decl#5}
load net {GND} -pin  "reg(regs.regs(0).sva)" {DRa(116)} -attr @path {/mean_vga/mean_vga:core/regs.regs_decl#5}
load net {GND} -pin  "reg(regs.regs(0).sva)" {DRa(117)} -attr @path {/mean_vga/mean_vga:core/regs.regs_decl#5}
load net {GND} -pin  "reg(regs.regs(0).sva)" {DRa(118)} -attr @path {/mean_vga/mean_vga:core/regs.regs_decl#5}
load net {GND} -pin  "reg(regs.regs(0).sva)" {DRa(119)} -attr @path {/mean_vga/mean_vga:core/regs.regs_decl#5}
load net {GND} -pin  "reg(regs.regs(0).sva)" {DRa(120)} -attr @path {/mean_vga/mean_vga:core/regs.regs_decl#5}
load net {GND} -pin  "reg(regs.regs(0).sva)" {DRa(121)} -attr @path {/mean_vga/mean_vga:core/regs.regs_decl#5}
load net {GND} -pin  "reg(regs.regs(0).sva)" {DRa(122)} -attr @path {/mean_vga/mean_vga:core/regs.regs_decl#5}
load net {GND} -pin  "reg(regs.regs(0).sva)" {DRa(123)} -attr @path {/mean_vga/mean_vga:core/regs.regs_decl#5}
load net {GND} -pin  "reg(regs.regs(0).sva)" {DRa(124)} -attr @path {/mean_vga/mean_vga:core/regs.regs_decl#5}
load net {GND} -pin  "reg(regs.regs(0).sva)" {DRa(125)} -attr @path {/mean_vga/mean_vga:core/regs.regs_decl#5}
load net {GND} -pin  "reg(regs.regs(0).sva)" {DRa(126)} -attr @path {/mean_vga/mean_vga:core/regs.regs_decl#5}
load net {GND} -pin  "reg(regs.regs(0).sva)" {DRa(127)} -attr @path {/mean_vga/mean_vga:core/regs.regs_decl#5}
load net {GND} -pin  "reg(regs.regs(0).sva)" {DRa(128)} -attr @path {/mean_vga/mean_vga:core/regs.regs_decl#5}
load net {GND} -pin  "reg(regs.regs(0).sva)" {DRa(129)} -attr @path {/mean_vga/mean_vga:core/regs.regs_decl#5}
load net {GND} -pin  "reg(regs.regs(0).sva)" {DRa(130)} -attr @path {/mean_vga/mean_vga:core/regs.regs_decl#5}
load net {GND} -pin  "reg(regs.regs(0).sva)" {DRa(131)} -attr @path {/mean_vga/mean_vga:core/regs.regs_decl#5}
load net {GND} -pin  "reg(regs.regs(0).sva)" {DRa(132)} -attr @path {/mean_vga/mean_vga:core/regs.regs_decl#5}
load net {GND} -pin  "reg(regs.regs(0).sva)" {DRa(133)} -attr @path {/mean_vga/mean_vga:core/regs.regs_decl#5}
load net {GND} -pin  "reg(regs.regs(0).sva)" {DRa(134)} -attr @path {/mean_vga/mean_vga:core/regs.regs_decl#5}
load net {GND} -pin  "reg(regs.regs(0).sva)" {DRa(135)} -attr @path {/mean_vga/mean_vga:core/regs.regs_decl#5}
load net {GND} -pin  "reg(regs.regs(0).sva)" {DRa(136)} -attr @path {/mean_vga/mean_vga:core/regs.regs_decl#5}
load net {GND} -pin  "reg(regs.regs(0).sva)" {DRa(137)} -attr @path {/mean_vga/mean_vga:core/regs.regs_decl#5}
load net {GND} -pin  "reg(regs.regs(0).sva)" {DRa(138)} -attr @path {/mean_vga/mean_vga:core/regs.regs_decl#5}
load net {GND} -pin  "reg(regs.regs(0).sva)" {DRa(139)} -attr @path {/mean_vga/mean_vga:core/regs.regs_decl#5}
load net {GND} -pin  "reg(regs.regs(0).sva)" {DRa(140)} -attr @path {/mean_vga/mean_vga:core/regs.regs_decl#5}
load net {GND} -pin  "reg(regs.regs(0).sva)" {DRa(141)} -attr @path {/mean_vga/mean_vga:core/regs.regs_decl#5}
load net {GND} -pin  "reg(regs.regs(0).sva)" {DRa(142)} -attr @path {/mean_vga/mean_vga:core/regs.regs_decl#5}
load net {GND} -pin  "reg(regs.regs(0).sva)" {DRa(143)} -attr @path {/mean_vga/mean_vga:core/regs.regs_decl#5}
load net {GND} -pin  "reg(regs.regs(0).sva)" {DRa(144)} -attr @path {/mean_vga/mean_vga:core/regs.regs_decl#5}
load net {GND} -pin  "reg(regs.regs(0).sva)" {DRa(145)} -attr @path {/mean_vga/mean_vga:core/regs.regs_decl#5}
load net {GND} -pin  "reg(regs.regs(0).sva)" {DRa(146)} -attr @path {/mean_vga/mean_vga:core/regs.regs_decl#5}
load net {GND} -pin  "reg(regs.regs(0).sva)" {DRa(147)} -attr @path {/mean_vga/mean_vga:core/regs.regs_decl#5}
load net {GND} -pin  "reg(regs.regs(0).sva)" {DRa(148)} -attr @path {/mean_vga/mean_vga:core/regs.regs_decl#5}
load net {GND} -pin  "reg(regs.regs(0).sva)" {DRa(149)} -attr @path {/mean_vga/mean_vga:core/regs.regs_decl#5}
load net {clk} -pin  "reg(regs.regs(0).sva)" {clk} -attr xrf 2297 -attr oid 344 -attr @path {/mean_vga/mean_vga:core/clk}
load net {en} -pin  "reg(regs.regs(0).sva)" {en(0)} -attr @path {/mean_vga/mean_vga:core/en}
load net {arst_n} -pin  "reg(regs.regs(0).sva)" {Ra(0)} -attr @path {/mean_vga/mean_vga:core/arst_n}
load net {reg(regs.regs(0).sva).cse(0)} -pin  "reg(regs.regs(0).sva)" {Z(0)} -attr vt d -attr @path {/mean_vga/mean_vga:core/reg(regs.regs(0).sva).cse}
load net {reg(regs.regs(0).sva).cse(1)} -pin  "reg(regs.regs(0).sva)" {Z(1)} -attr vt d -attr @path {/mean_vga/mean_vga:core/reg(regs.regs(0).sva).cse}
load net {reg(regs.regs(0).sva).cse(2)} -pin  "reg(regs.regs(0).sva)" {Z(2)} -attr vt d -attr @path {/mean_vga/mean_vga:core/reg(regs.regs(0).sva).cse}
load net {reg(regs.regs(0).sva).cse(3)} -pin  "reg(regs.regs(0).sva)" {Z(3)} -attr vt d -attr @path {/mean_vga/mean_vga:core/reg(regs.regs(0).sva).cse}
load net {reg(regs.regs(0).sva).cse(4)} -pin  "reg(regs.regs(0).sva)" {Z(4)} -attr vt d -attr @path {/mean_vga/mean_vga:core/reg(regs.regs(0).sva).cse}
load net {reg(regs.regs(0).sva).cse(5)} -pin  "reg(regs.regs(0).sva)" {Z(5)} -attr vt d -attr @path {/mean_vga/mean_vga:core/reg(regs.regs(0).sva).cse}
load net {reg(regs.regs(0).sva).cse(6)} -pin  "reg(regs.regs(0).sva)" {Z(6)} -attr vt d -attr @path {/mean_vga/mean_vga:core/reg(regs.regs(0).sva).cse}
load net {reg(regs.regs(0).sva).cse(7)} -pin  "reg(regs.regs(0).sva)" {Z(7)} -attr vt d -attr @path {/mean_vga/mean_vga:core/reg(regs.regs(0).sva).cse}
load net {reg(regs.regs(0).sva).cse(8)} -pin  "reg(regs.regs(0).sva)" {Z(8)} -attr vt d -attr @path {/mean_vga/mean_vga:core/reg(regs.regs(0).sva).cse}
load net {reg(regs.regs(0).sva).cse(9)} -pin  "reg(regs.regs(0).sva)" {Z(9)} -attr vt d -attr @path {/mean_vga/mean_vga:core/reg(regs.regs(0).sva).cse}
load net {reg(regs.regs(0).sva).cse(10)} -pin  "reg(regs.regs(0).sva)" {Z(10)} -attr vt d -attr @path {/mean_vga/mean_vga:core/reg(regs.regs(0).sva).cse}
load net {reg(regs.regs(0).sva).cse(11)} -pin  "reg(regs.regs(0).sva)" {Z(11)} -attr vt d -attr @path {/mean_vga/mean_vga:core/reg(regs.regs(0).sva).cse}
load net {reg(regs.regs(0).sva).cse(12)} -pin  "reg(regs.regs(0).sva)" {Z(12)} -attr vt d -attr @path {/mean_vga/mean_vga:core/reg(regs.regs(0).sva).cse}
load net {reg(regs.regs(0).sva).cse(13)} -pin  "reg(regs.regs(0).sva)" {Z(13)} -attr vt d -attr @path {/mean_vga/mean_vga:core/reg(regs.regs(0).sva).cse}
load net {reg(regs.regs(0).sva).cse(14)} -pin  "reg(regs.regs(0).sva)" {Z(14)} -attr vt d -attr @path {/mean_vga/mean_vga:core/reg(regs.regs(0).sva).cse}
load net {reg(regs.regs(0).sva).cse(15)} -pin  "reg(regs.regs(0).sva)" {Z(15)} -attr vt d -attr @path {/mean_vga/mean_vga:core/reg(regs.regs(0).sva).cse}
load net {reg(regs.regs(0).sva).cse(16)} -pin  "reg(regs.regs(0).sva)" {Z(16)} -attr vt d -attr @path {/mean_vga/mean_vga:core/reg(regs.regs(0).sva).cse}
load net {reg(regs.regs(0).sva).cse(17)} -pin  "reg(regs.regs(0).sva)" {Z(17)} -attr vt d -attr @path {/mean_vga/mean_vga:core/reg(regs.regs(0).sva).cse}
load net {reg(regs.regs(0).sva).cse(18)} -pin  "reg(regs.regs(0).sva)" {Z(18)} -attr vt d -attr @path {/mean_vga/mean_vga:core/reg(regs.regs(0).sva).cse}
load net {reg(regs.regs(0).sva).cse(19)} -pin  "reg(regs.regs(0).sva)" {Z(19)} -attr vt d -attr @path {/mean_vga/mean_vga:core/reg(regs.regs(0).sva).cse}
load net {reg(regs.regs(0).sva).cse(20)} -pin  "reg(regs.regs(0).sva)" {Z(20)} -attr vt d -attr @path {/mean_vga/mean_vga:core/reg(regs.regs(0).sva).cse}
load net {reg(regs.regs(0).sva).cse(21)} -pin  "reg(regs.regs(0).sva)" {Z(21)} -attr vt d -attr @path {/mean_vga/mean_vga:core/reg(regs.regs(0).sva).cse}
load net {reg(regs.regs(0).sva).cse(22)} -pin  "reg(regs.regs(0).sva)" {Z(22)} -attr vt d -attr @path {/mean_vga/mean_vga:core/reg(regs.regs(0).sva).cse}
load net {reg(regs.regs(0).sva).cse(23)} -pin  "reg(regs.regs(0).sva)" {Z(23)} -attr vt d -attr @path {/mean_vga/mean_vga:core/reg(regs.regs(0).sva).cse}
load net {reg(regs.regs(0).sva).cse(24)} -pin  "reg(regs.regs(0).sva)" {Z(24)} -attr vt d -attr @path {/mean_vga/mean_vga:core/reg(regs.regs(0).sva).cse}
load net {reg(regs.regs(0).sva).cse(25)} -pin  "reg(regs.regs(0).sva)" {Z(25)} -attr vt d -attr @path {/mean_vga/mean_vga:core/reg(regs.regs(0).sva).cse}
load net {reg(regs.regs(0).sva).cse(26)} -pin  "reg(regs.regs(0).sva)" {Z(26)} -attr vt d -attr @path {/mean_vga/mean_vga:core/reg(regs.regs(0).sva).cse}
load net {reg(regs.regs(0).sva).cse(27)} -pin  "reg(regs.regs(0).sva)" {Z(27)} -attr vt d -attr @path {/mean_vga/mean_vga:core/reg(regs.regs(0).sva).cse}
load net {reg(regs.regs(0).sva).cse(28)} -pin  "reg(regs.regs(0).sva)" {Z(28)} -attr vt d -attr @path {/mean_vga/mean_vga:core/reg(regs.regs(0).sva).cse}
load net {reg(regs.regs(0).sva).cse(29)} -pin  "reg(regs.regs(0).sva)" {Z(29)} -attr vt d -attr @path {/mean_vga/mean_vga:core/reg(regs.regs(0).sva).cse}
load net {reg(regs.regs(0).sva).cse(30)} -pin  "reg(regs.regs(0).sva)" {Z(30)} -attr vt d -attr @path {/mean_vga/mean_vga:core/reg(regs.regs(0).sva).cse}
load net {reg(regs.regs(0).sva).cse(31)} -pin  "reg(regs.regs(0).sva)" {Z(31)} -attr vt d -attr @path {/mean_vga/mean_vga:core/reg(regs.regs(0).sva).cse}
load net {reg(regs.regs(0).sva).cse(32)} -pin  "reg(regs.regs(0).sva)" {Z(32)} -attr vt d -attr @path {/mean_vga/mean_vga:core/reg(regs.regs(0).sva).cse}
load net {reg(regs.regs(0).sva).cse(33)} -pin  "reg(regs.regs(0).sva)" {Z(33)} -attr vt d -attr @path {/mean_vga/mean_vga:core/reg(regs.regs(0).sva).cse}
load net {reg(regs.regs(0).sva).cse(34)} -pin  "reg(regs.regs(0).sva)" {Z(34)} -attr vt d -attr @path {/mean_vga/mean_vga:core/reg(regs.regs(0).sva).cse}
load net {reg(regs.regs(0).sva).cse(35)} -pin  "reg(regs.regs(0).sva)" {Z(35)} -attr vt d -attr @path {/mean_vga/mean_vga:core/reg(regs.regs(0).sva).cse}
load net {reg(regs.regs(0).sva).cse(36)} -pin  "reg(regs.regs(0).sva)" {Z(36)} -attr vt d -attr @path {/mean_vga/mean_vga:core/reg(regs.regs(0).sva).cse}
load net {reg(regs.regs(0).sva).cse(37)} -pin  "reg(regs.regs(0).sva)" {Z(37)} -attr vt d -attr @path {/mean_vga/mean_vga:core/reg(regs.regs(0).sva).cse}
load net {reg(regs.regs(0).sva).cse(38)} -pin  "reg(regs.regs(0).sva)" {Z(38)} -attr vt d -attr @path {/mean_vga/mean_vga:core/reg(regs.regs(0).sva).cse}
load net {reg(regs.regs(0).sva).cse(39)} -pin  "reg(regs.regs(0).sva)" {Z(39)} -attr vt d -attr @path {/mean_vga/mean_vga:core/reg(regs.regs(0).sva).cse}
load net {reg(regs.regs(0).sva).cse(40)} -pin  "reg(regs.regs(0).sva)" {Z(40)} -attr vt d -attr @path {/mean_vga/mean_vga:core/reg(regs.regs(0).sva).cse}
load net {reg(regs.regs(0).sva).cse(41)} -pin  "reg(regs.regs(0).sva)" {Z(41)} -attr vt d -attr @path {/mean_vga/mean_vga:core/reg(regs.regs(0).sva).cse}
load net {reg(regs.regs(0).sva).cse(42)} -pin  "reg(regs.regs(0).sva)" {Z(42)} -attr vt d -attr @path {/mean_vga/mean_vga:core/reg(regs.regs(0).sva).cse}
load net {reg(regs.regs(0).sva).cse(43)} -pin  "reg(regs.regs(0).sva)" {Z(43)} -attr vt d -attr @path {/mean_vga/mean_vga:core/reg(regs.regs(0).sva).cse}
load net {reg(regs.regs(0).sva).cse(44)} -pin  "reg(regs.regs(0).sva)" {Z(44)} -attr vt d -attr @path {/mean_vga/mean_vga:core/reg(regs.regs(0).sva).cse}
load net {reg(regs.regs(0).sva).cse(45)} -pin  "reg(regs.regs(0).sva)" {Z(45)} -attr vt d -attr @path {/mean_vga/mean_vga:core/reg(regs.regs(0).sva).cse}
load net {reg(regs.regs(0).sva).cse(46)} -pin  "reg(regs.regs(0).sva)" {Z(46)} -attr vt d -attr @path {/mean_vga/mean_vga:core/reg(regs.regs(0).sva).cse}
load net {reg(regs.regs(0).sva).cse(47)} -pin  "reg(regs.regs(0).sva)" {Z(47)} -attr vt d -attr @path {/mean_vga/mean_vga:core/reg(regs.regs(0).sva).cse}
load net {reg(regs.regs(0).sva).cse(48)} -pin  "reg(regs.regs(0).sva)" {Z(48)} -attr vt d -attr @path {/mean_vga/mean_vga:core/reg(regs.regs(0).sva).cse}
load net {reg(regs.regs(0).sva).cse(49)} -pin  "reg(regs.regs(0).sva)" {Z(49)} -attr vt d -attr @path {/mean_vga/mean_vga:core/reg(regs.regs(0).sva).cse}
load net {reg(regs.regs(0).sva).cse(50)} -pin  "reg(regs.regs(0).sva)" {Z(50)} -attr vt d -attr @path {/mean_vga/mean_vga:core/reg(regs.regs(0).sva).cse}
load net {reg(regs.regs(0).sva).cse(51)} -pin  "reg(regs.regs(0).sva)" {Z(51)} -attr vt d -attr @path {/mean_vga/mean_vga:core/reg(regs.regs(0).sva).cse}
load net {reg(regs.regs(0).sva).cse(52)} -pin  "reg(regs.regs(0).sva)" {Z(52)} -attr vt d -attr @path {/mean_vga/mean_vga:core/reg(regs.regs(0).sva).cse}
load net {reg(regs.regs(0).sva).cse(53)} -pin  "reg(regs.regs(0).sva)" {Z(53)} -attr vt d -attr @path {/mean_vga/mean_vga:core/reg(regs.regs(0).sva).cse}
load net {reg(regs.regs(0).sva).cse(54)} -pin  "reg(regs.regs(0).sva)" {Z(54)} -attr vt d -attr @path {/mean_vga/mean_vga:core/reg(regs.regs(0).sva).cse}
load net {reg(regs.regs(0).sva).cse(55)} -pin  "reg(regs.regs(0).sva)" {Z(55)} -attr vt d -attr @path {/mean_vga/mean_vga:core/reg(regs.regs(0).sva).cse}
load net {reg(regs.regs(0).sva).cse(56)} -pin  "reg(regs.regs(0).sva)" {Z(56)} -attr vt d -attr @path {/mean_vga/mean_vga:core/reg(regs.regs(0).sva).cse}
load net {reg(regs.regs(0).sva).cse(57)} -pin  "reg(regs.regs(0).sva)" {Z(57)} -attr vt d -attr @path {/mean_vga/mean_vga:core/reg(regs.regs(0).sva).cse}
load net {reg(regs.regs(0).sva).cse(58)} -pin  "reg(regs.regs(0).sva)" {Z(58)} -attr vt d -attr @path {/mean_vga/mean_vga:core/reg(regs.regs(0).sva).cse}
load net {reg(regs.regs(0).sva).cse(59)} -pin  "reg(regs.regs(0).sva)" {Z(59)} -attr vt d -attr @path {/mean_vga/mean_vga:core/reg(regs.regs(0).sva).cse}
load net {reg(regs.regs(0).sva).cse(60)} -pin  "reg(regs.regs(0).sva)" {Z(60)} -attr vt d -attr @path {/mean_vga/mean_vga:core/reg(regs.regs(0).sva).cse}
load net {reg(regs.regs(0).sva).cse(61)} -pin  "reg(regs.regs(0).sva)" {Z(61)} -attr vt d -attr @path {/mean_vga/mean_vga:core/reg(regs.regs(0).sva).cse}
load net {reg(regs.regs(0).sva).cse(62)} -pin  "reg(regs.regs(0).sva)" {Z(62)} -attr vt d -attr @path {/mean_vga/mean_vga:core/reg(regs.regs(0).sva).cse}
load net {reg(regs.regs(0).sva).cse(63)} -pin  "reg(regs.regs(0).sva)" {Z(63)} -attr vt d -attr @path {/mean_vga/mean_vga:core/reg(regs.regs(0).sva).cse}
load net {reg(regs.regs(0).sva).cse(64)} -pin  "reg(regs.regs(0).sva)" {Z(64)} -attr vt d -attr @path {/mean_vga/mean_vga:core/reg(regs.regs(0).sva).cse}
load net {reg(regs.regs(0).sva).cse(65)} -pin  "reg(regs.regs(0).sva)" {Z(65)} -attr vt d -attr @path {/mean_vga/mean_vga:core/reg(regs.regs(0).sva).cse}
load net {reg(regs.regs(0).sva).cse(66)} -pin  "reg(regs.regs(0).sva)" {Z(66)} -attr vt d -attr @path {/mean_vga/mean_vga:core/reg(regs.regs(0).sva).cse}
load net {reg(regs.regs(0).sva).cse(67)} -pin  "reg(regs.regs(0).sva)" {Z(67)} -attr vt d -attr @path {/mean_vga/mean_vga:core/reg(regs.regs(0).sva).cse}
load net {reg(regs.regs(0).sva).cse(68)} -pin  "reg(regs.regs(0).sva)" {Z(68)} -attr vt d -attr @path {/mean_vga/mean_vga:core/reg(regs.regs(0).sva).cse}
load net {reg(regs.regs(0).sva).cse(69)} -pin  "reg(regs.regs(0).sva)" {Z(69)} -attr vt d -attr @path {/mean_vga/mean_vga:core/reg(regs.regs(0).sva).cse}
load net {reg(regs.regs(0).sva).cse(70)} -pin  "reg(regs.regs(0).sva)" {Z(70)} -attr vt d -attr @path {/mean_vga/mean_vga:core/reg(regs.regs(0).sva).cse}
load net {reg(regs.regs(0).sva).cse(71)} -pin  "reg(regs.regs(0).sva)" {Z(71)} -attr vt d -attr @path {/mean_vga/mean_vga:core/reg(regs.regs(0).sva).cse}
load net {reg(regs.regs(0).sva).cse(72)} -pin  "reg(regs.regs(0).sva)" {Z(72)} -attr vt d -attr @path {/mean_vga/mean_vga:core/reg(regs.regs(0).sva).cse}
load net {reg(regs.regs(0).sva).cse(73)} -pin  "reg(regs.regs(0).sva)" {Z(73)} -attr vt d -attr @path {/mean_vga/mean_vga:core/reg(regs.regs(0).sva).cse}
load net {reg(regs.regs(0).sva).cse(74)} -pin  "reg(regs.regs(0).sva)" {Z(74)} -attr vt d -attr @path {/mean_vga/mean_vga:core/reg(regs.regs(0).sva).cse}
load net {reg(regs.regs(0).sva).cse(75)} -pin  "reg(regs.regs(0).sva)" {Z(75)} -attr vt d -attr @path {/mean_vga/mean_vga:core/reg(regs.regs(0).sva).cse}
load net {reg(regs.regs(0).sva).cse(76)} -pin  "reg(regs.regs(0).sva)" {Z(76)} -attr vt d -attr @path {/mean_vga/mean_vga:core/reg(regs.regs(0).sva).cse}
load net {reg(regs.regs(0).sva).cse(77)} -pin  "reg(regs.regs(0).sva)" {Z(77)} -attr vt d -attr @path {/mean_vga/mean_vga:core/reg(regs.regs(0).sva).cse}
load net {reg(regs.regs(0).sva).cse(78)} -pin  "reg(regs.regs(0).sva)" {Z(78)} -attr vt d -attr @path {/mean_vga/mean_vga:core/reg(regs.regs(0).sva).cse}
load net {reg(regs.regs(0).sva).cse(79)} -pin  "reg(regs.regs(0).sva)" {Z(79)} -attr vt d -attr @path {/mean_vga/mean_vga:core/reg(regs.regs(0).sva).cse}
load net {reg(regs.regs(0).sva).cse(80)} -pin  "reg(regs.regs(0).sva)" {Z(80)} -attr vt d -attr @path {/mean_vga/mean_vga:core/reg(regs.regs(0).sva).cse}
load net {reg(regs.regs(0).sva).cse(81)} -pin  "reg(regs.regs(0).sva)" {Z(81)} -attr vt d -attr @path {/mean_vga/mean_vga:core/reg(regs.regs(0).sva).cse}
load net {reg(regs.regs(0).sva).cse(82)} -pin  "reg(regs.regs(0).sva)" {Z(82)} -attr vt d -attr @path {/mean_vga/mean_vga:core/reg(regs.regs(0).sva).cse}
load net {reg(regs.regs(0).sva).cse(83)} -pin  "reg(regs.regs(0).sva)" {Z(83)} -attr vt d -attr @path {/mean_vga/mean_vga:core/reg(regs.regs(0).sva).cse}
load net {reg(regs.regs(0).sva).cse(84)} -pin  "reg(regs.regs(0).sva)" {Z(84)} -attr vt d -attr @path {/mean_vga/mean_vga:core/reg(regs.regs(0).sva).cse}
load net {reg(regs.regs(0).sva).cse(85)} -pin  "reg(regs.regs(0).sva)" {Z(85)} -attr vt d -attr @path {/mean_vga/mean_vga:core/reg(regs.regs(0).sva).cse}
load net {reg(regs.regs(0).sva).cse(86)} -pin  "reg(regs.regs(0).sva)" {Z(86)} -attr vt d -attr @path {/mean_vga/mean_vga:core/reg(regs.regs(0).sva).cse}
load net {reg(regs.regs(0).sva).cse(87)} -pin  "reg(regs.regs(0).sva)" {Z(87)} -attr vt d -attr @path {/mean_vga/mean_vga:core/reg(regs.regs(0).sva).cse}
load net {reg(regs.regs(0).sva).cse(88)} -pin  "reg(regs.regs(0).sva)" {Z(88)} -attr vt d -attr @path {/mean_vga/mean_vga:core/reg(regs.regs(0).sva).cse}
load net {reg(regs.regs(0).sva).cse(89)} -pin  "reg(regs.regs(0).sva)" {Z(89)} -attr vt d -attr @path {/mean_vga/mean_vga:core/reg(regs.regs(0).sva).cse}
load net {reg(regs.regs(0).sva).cse(90)} -pin  "reg(regs.regs(0).sva)" {Z(90)} -attr vt d -attr @path {/mean_vga/mean_vga:core/reg(regs.regs(0).sva).cse}
load net {reg(regs.regs(0).sva).cse(91)} -pin  "reg(regs.regs(0).sva)" {Z(91)} -attr vt d -attr @path {/mean_vga/mean_vga:core/reg(regs.regs(0).sva).cse}
load net {reg(regs.regs(0).sva).cse(92)} -pin  "reg(regs.regs(0).sva)" {Z(92)} -attr vt d -attr @path {/mean_vga/mean_vga:core/reg(regs.regs(0).sva).cse}
load net {reg(regs.regs(0).sva).cse(93)} -pin  "reg(regs.regs(0).sva)" {Z(93)} -attr vt d -attr @path {/mean_vga/mean_vga:core/reg(regs.regs(0).sva).cse}
load net {reg(regs.regs(0).sva).cse(94)} -pin  "reg(regs.regs(0).sva)" {Z(94)} -attr vt d -attr @path {/mean_vga/mean_vga:core/reg(regs.regs(0).sva).cse}
load net {reg(regs.regs(0).sva).cse(95)} -pin  "reg(regs.regs(0).sva)" {Z(95)} -attr vt d -attr @path {/mean_vga/mean_vga:core/reg(regs.regs(0).sva).cse}
load net {reg(regs.regs(0).sva).cse(96)} -pin  "reg(regs.regs(0).sva)" {Z(96)} -attr vt d -attr @path {/mean_vga/mean_vga:core/reg(regs.regs(0).sva).cse}
load net {reg(regs.regs(0).sva).cse(97)} -pin  "reg(regs.regs(0).sva)" {Z(97)} -attr vt d -attr @path {/mean_vga/mean_vga:core/reg(regs.regs(0).sva).cse}
load net {reg(regs.regs(0).sva).cse(98)} -pin  "reg(regs.regs(0).sva)" {Z(98)} -attr vt d -attr @path {/mean_vga/mean_vga:core/reg(regs.regs(0).sva).cse}
load net {reg(regs.regs(0).sva).cse(99)} -pin  "reg(regs.regs(0).sva)" {Z(99)} -attr vt d -attr @path {/mean_vga/mean_vga:core/reg(regs.regs(0).sva).cse}
load net {reg(regs.regs(0).sva).cse(100)} -pin  "reg(regs.regs(0).sva)" {Z(100)} -attr vt d -attr @path {/mean_vga/mean_vga:core/reg(regs.regs(0).sva).cse}
load net {reg(regs.regs(0).sva).cse(101)} -pin  "reg(regs.regs(0).sva)" {Z(101)} -attr vt d -attr @path {/mean_vga/mean_vga:core/reg(regs.regs(0).sva).cse}
load net {reg(regs.regs(0).sva).cse(102)} -pin  "reg(regs.regs(0).sva)" {Z(102)} -attr vt d -attr @path {/mean_vga/mean_vga:core/reg(regs.regs(0).sva).cse}
load net {reg(regs.regs(0).sva).cse(103)} -pin  "reg(regs.regs(0).sva)" {Z(103)} -attr vt d -attr @path {/mean_vga/mean_vga:core/reg(regs.regs(0).sva).cse}
load net {reg(regs.regs(0).sva).cse(104)} -pin  "reg(regs.regs(0).sva)" {Z(104)} -attr vt d -attr @path {/mean_vga/mean_vga:core/reg(regs.regs(0).sva).cse}
load net {reg(regs.regs(0).sva).cse(105)} -pin  "reg(regs.regs(0).sva)" {Z(105)} -attr vt d -attr @path {/mean_vga/mean_vga:core/reg(regs.regs(0).sva).cse}
load net {reg(regs.regs(0).sva).cse(106)} -pin  "reg(regs.regs(0).sva)" {Z(106)} -attr vt d -attr @path {/mean_vga/mean_vga:core/reg(regs.regs(0).sva).cse}
load net {reg(regs.regs(0).sva).cse(107)} -pin  "reg(regs.regs(0).sva)" {Z(107)} -attr vt d -attr @path {/mean_vga/mean_vga:core/reg(regs.regs(0).sva).cse}
load net {reg(regs.regs(0).sva).cse(108)} -pin  "reg(regs.regs(0).sva)" {Z(108)} -attr vt d -attr @path {/mean_vga/mean_vga:core/reg(regs.regs(0).sva).cse}
load net {reg(regs.regs(0).sva).cse(109)} -pin  "reg(regs.regs(0).sva)" {Z(109)} -attr vt d -attr @path {/mean_vga/mean_vga:core/reg(regs.regs(0).sva).cse}
load net {reg(regs.regs(0).sva).cse(110)} -pin  "reg(regs.regs(0).sva)" {Z(110)} -attr vt d -attr @path {/mean_vga/mean_vga:core/reg(regs.regs(0).sva).cse}
load net {reg(regs.regs(0).sva).cse(111)} -pin  "reg(regs.regs(0).sva)" {Z(111)} -attr vt d -attr @path {/mean_vga/mean_vga:core/reg(regs.regs(0).sva).cse}
load net {reg(regs.regs(0).sva).cse(112)} -pin  "reg(regs.regs(0).sva)" {Z(112)} -attr vt d -attr @path {/mean_vga/mean_vga:core/reg(regs.regs(0).sva).cse}
load net {reg(regs.regs(0).sva).cse(113)} -pin  "reg(regs.regs(0).sva)" {Z(113)} -attr vt d -attr @path {/mean_vga/mean_vga:core/reg(regs.regs(0).sva).cse}
load net {reg(regs.regs(0).sva).cse(114)} -pin  "reg(regs.regs(0).sva)" {Z(114)} -attr vt d -attr @path {/mean_vga/mean_vga:core/reg(regs.regs(0).sva).cse}
load net {reg(regs.regs(0).sva).cse(115)} -pin  "reg(regs.regs(0).sva)" {Z(115)} -attr vt d -attr @path {/mean_vga/mean_vga:core/reg(regs.regs(0).sva).cse}
load net {reg(regs.regs(0).sva).cse(116)} -pin  "reg(regs.regs(0).sva)" {Z(116)} -attr vt d -attr @path {/mean_vga/mean_vga:core/reg(regs.regs(0).sva).cse}
load net {reg(regs.regs(0).sva).cse(117)} -pin  "reg(regs.regs(0).sva)" {Z(117)} -attr vt d -attr @path {/mean_vga/mean_vga:core/reg(regs.regs(0).sva).cse}
load net {reg(regs.regs(0).sva).cse(118)} -pin  "reg(regs.regs(0).sva)" {Z(118)} -attr vt d -attr @path {/mean_vga/mean_vga:core/reg(regs.regs(0).sva).cse}
load net {reg(regs.regs(0).sva).cse(119)} -pin  "reg(regs.regs(0).sva)" {Z(119)} -attr vt d -attr @path {/mean_vga/mean_vga:core/reg(regs.regs(0).sva).cse}
load net {reg(regs.regs(0).sva).cse(120)} -pin  "reg(regs.regs(0).sva)" {Z(120)} -attr vt d -attr @path {/mean_vga/mean_vga:core/reg(regs.regs(0).sva).cse}
load net {reg(regs.regs(0).sva).cse(121)} -pin  "reg(regs.regs(0).sva)" {Z(121)} -attr vt d -attr @path {/mean_vga/mean_vga:core/reg(regs.regs(0).sva).cse}
load net {reg(regs.regs(0).sva).cse(122)} -pin  "reg(regs.regs(0).sva)" {Z(122)} -attr vt d -attr @path {/mean_vga/mean_vga:core/reg(regs.regs(0).sva).cse}
load net {reg(regs.regs(0).sva).cse(123)} -pin  "reg(regs.regs(0).sva)" {Z(123)} -attr vt d -attr @path {/mean_vga/mean_vga:core/reg(regs.regs(0).sva).cse}
load net {reg(regs.regs(0).sva).cse(124)} -pin  "reg(regs.regs(0).sva)" {Z(124)} -attr vt d -attr @path {/mean_vga/mean_vga:core/reg(regs.regs(0).sva).cse}
load net {reg(regs.regs(0).sva).cse(125)} -pin  "reg(regs.regs(0).sva)" {Z(125)} -attr vt d -attr @path {/mean_vga/mean_vga:core/reg(regs.regs(0).sva).cse}
load net {reg(regs.regs(0).sva).cse(126)} -pin  "reg(regs.regs(0).sva)" {Z(126)} -attr vt d -attr @path {/mean_vga/mean_vga:core/reg(regs.regs(0).sva).cse}
load net {reg(regs.regs(0).sva).cse(127)} -pin  "reg(regs.regs(0).sva)" {Z(127)} -attr vt d -attr @path {/mean_vga/mean_vga:core/reg(regs.regs(0).sva).cse}
load net {reg(regs.regs(0).sva).cse(128)} -pin  "reg(regs.regs(0).sva)" {Z(128)} -attr vt d -attr @path {/mean_vga/mean_vga:core/reg(regs.regs(0).sva).cse}
load net {reg(regs.regs(0).sva).cse(129)} -pin  "reg(regs.regs(0).sva)" {Z(129)} -attr vt d -attr @path {/mean_vga/mean_vga:core/reg(regs.regs(0).sva).cse}
load net {reg(regs.regs(0).sva).cse(130)} -pin  "reg(regs.regs(0).sva)" {Z(130)} -attr vt d -attr @path {/mean_vga/mean_vga:core/reg(regs.regs(0).sva).cse}
load net {reg(regs.regs(0).sva).cse(131)} -pin  "reg(regs.regs(0).sva)" {Z(131)} -attr vt d -attr @path {/mean_vga/mean_vga:core/reg(regs.regs(0).sva).cse}
load net {reg(regs.regs(0).sva).cse(132)} -pin  "reg(regs.regs(0).sva)" {Z(132)} -attr vt d -attr @path {/mean_vga/mean_vga:core/reg(regs.regs(0).sva).cse}
load net {reg(regs.regs(0).sva).cse(133)} -pin  "reg(regs.regs(0).sva)" {Z(133)} -attr vt d -attr @path {/mean_vga/mean_vga:core/reg(regs.regs(0).sva).cse}
load net {reg(regs.regs(0).sva).cse(134)} -pin  "reg(regs.regs(0).sva)" {Z(134)} -attr vt d -attr @path {/mean_vga/mean_vga:core/reg(regs.regs(0).sva).cse}
load net {reg(regs.regs(0).sva).cse(135)} -pin  "reg(regs.regs(0).sva)" {Z(135)} -attr vt d -attr @path {/mean_vga/mean_vga:core/reg(regs.regs(0).sva).cse}
load net {reg(regs.regs(0).sva).cse(136)} -pin  "reg(regs.regs(0).sva)" {Z(136)} -attr vt d -attr @path {/mean_vga/mean_vga:core/reg(regs.regs(0).sva).cse}
load net {reg(regs.regs(0).sva).cse(137)} -pin  "reg(regs.regs(0).sva)" {Z(137)} -attr vt d -attr @path {/mean_vga/mean_vga:core/reg(regs.regs(0).sva).cse}
load net {reg(regs.regs(0).sva).cse(138)} -pin  "reg(regs.regs(0).sva)" {Z(138)} -attr vt d -attr @path {/mean_vga/mean_vga:core/reg(regs.regs(0).sva).cse}
load net {reg(regs.regs(0).sva).cse(139)} -pin  "reg(regs.regs(0).sva)" {Z(139)} -attr vt d -attr @path {/mean_vga/mean_vga:core/reg(regs.regs(0).sva).cse}
load net {reg(regs.regs(0).sva).cse(140)} -pin  "reg(regs.regs(0).sva)" {Z(140)} -attr vt d -attr @path {/mean_vga/mean_vga:core/reg(regs.regs(0).sva).cse}
load net {reg(regs.regs(0).sva).cse(141)} -pin  "reg(regs.regs(0).sva)" {Z(141)} -attr vt d -attr @path {/mean_vga/mean_vga:core/reg(regs.regs(0).sva).cse}
load net {reg(regs.regs(0).sva).cse(142)} -pin  "reg(regs.regs(0).sva)" {Z(142)} -attr vt d -attr @path {/mean_vga/mean_vga:core/reg(regs.regs(0).sva).cse}
load net {reg(regs.regs(0).sva).cse(143)} -pin  "reg(regs.regs(0).sva)" {Z(143)} -attr vt d -attr @path {/mean_vga/mean_vga:core/reg(regs.regs(0).sva).cse}
load net {reg(regs.regs(0).sva).cse(144)} -pin  "reg(regs.regs(0).sva)" {Z(144)} -attr vt d -attr @path {/mean_vga/mean_vga:core/reg(regs.regs(0).sva).cse}
load net {reg(regs.regs(0).sva).cse(145)} -pin  "reg(regs.regs(0).sva)" {Z(145)} -attr vt d -attr @path {/mean_vga/mean_vga:core/reg(regs.regs(0).sva).cse}
load net {reg(regs.regs(0).sva).cse(146)} -pin  "reg(regs.regs(0).sva)" {Z(146)} -attr vt d -attr @path {/mean_vga/mean_vga:core/reg(regs.regs(0).sva).cse}
load net {reg(regs.regs(0).sva).cse(147)} -pin  "reg(regs.regs(0).sva)" {Z(147)} -attr vt d -attr @path {/mean_vga/mean_vga:core/reg(regs.regs(0).sva).cse}
load net {reg(regs.regs(0).sva).cse(148)} -pin  "reg(regs.regs(0).sva)" {Z(148)} -attr vt d -attr @path {/mean_vga/mean_vga:core/reg(regs.regs(0).sva).cse}
load net {reg(regs.regs(0).sva).cse(149)} -pin  "reg(regs.regs(0).sva)" {Z(149)} -attr vt d -attr @path {/mean_vga/mean_vga:core/reg(regs.regs(0).sva).cse}
load inst "reg(regs.regs:slc(regs.regs(4))#5.itm)" "reg(10,1,1,-1,0)" "INTERFACE" -attr xrf 2298 -attr oid 345 -attr vt d -attr @path {/mean_vga/mean_vga:core/reg(regs.regs:slc(regs.regs(4))#5.itm)}
load net {reg(regs.regs(3).sva#1).cse(10)} -pin  "reg(regs.regs:slc(regs.regs(4))#5.itm)" {D(0)} -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(regs.regs(3).sva)#9.itm}
load net {reg(regs.regs(3).sva#1).cse(11)} -pin  "reg(regs.regs:slc(regs.regs(4))#5.itm)" {D(1)} -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(regs.regs(3).sva)#9.itm}
load net {reg(regs.regs(3).sva#1).cse(12)} -pin  "reg(regs.regs:slc(regs.regs(4))#5.itm)" {D(2)} -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(regs.regs(3).sva)#9.itm}
load net {reg(regs.regs(3).sva#1).cse(13)} -pin  "reg(regs.regs:slc(regs.regs(4))#5.itm)" {D(3)} -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(regs.regs(3).sva)#9.itm}
load net {reg(regs.regs(3).sva#1).cse(14)} -pin  "reg(regs.regs:slc(regs.regs(4))#5.itm)" {D(4)} -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(regs.regs(3).sva)#9.itm}
load net {reg(regs.regs(3).sva#1).cse(15)} -pin  "reg(regs.regs:slc(regs.regs(4))#5.itm)" {D(5)} -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(regs.regs(3).sva)#9.itm}
load net {reg(regs.regs(3).sva#1).cse(16)} -pin  "reg(regs.regs:slc(regs.regs(4))#5.itm)" {D(6)} -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(regs.regs(3).sva)#9.itm}
load net {reg(regs.regs(3).sva#1).cse(17)} -pin  "reg(regs.regs:slc(regs.regs(4))#5.itm)" {D(7)} -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(regs.regs(3).sva)#9.itm}
load net {reg(regs.regs(3).sva#1).cse(18)} -pin  "reg(regs.regs:slc(regs.regs(4))#5.itm)" {D(8)} -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(regs.regs(3).sva)#9.itm}
load net {reg(regs.regs(3).sva#1).cse(19)} -pin  "reg(regs.regs:slc(regs.regs(4))#5.itm)" {D(9)} -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(regs.regs(3).sva)#9.itm}
load net {GND} -pin  "reg(regs.regs:slc(regs.regs(4))#5.itm)" {DRa(0)} -attr @path {/mean_vga/mean_vga:core/C0_10#1}
load net {GND} -pin  "reg(regs.regs:slc(regs.regs(4))#5.itm)" {DRa(1)} -attr @path {/mean_vga/mean_vga:core/C0_10#1}
load net {GND} -pin  "reg(regs.regs:slc(regs.regs(4))#5.itm)" {DRa(2)} -attr @path {/mean_vga/mean_vga:core/C0_10#1}
load net {GND} -pin  "reg(regs.regs:slc(regs.regs(4))#5.itm)" {DRa(3)} -attr @path {/mean_vga/mean_vga:core/C0_10#1}
load net {GND} -pin  "reg(regs.regs:slc(regs.regs(4))#5.itm)" {DRa(4)} -attr @path {/mean_vga/mean_vga:core/C0_10#1}
load net {GND} -pin  "reg(regs.regs:slc(regs.regs(4))#5.itm)" {DRa(5)} -attr @path {/mean_vga/mean_vga:core/C0_10#1}
load net {GND} -pin  "reg(regs.regs:slc(regs.regs(4))#5.itm)" {DRa(6)} -attr @path {/mean_vga/mean_vga:core/C0_10#1}
load net {GND} -pin  "reg(regs.regs:slc(regs.regs(4))#5.itm)" {DRa(7)} -attr @path {/mean_vga/mean_vga:core/C0_10#1}
load net {GND} -pin  "reg(regs.regs:slc(regs.regs(4))#5.itm)" {DRa(8)} -attr @path {/mean_vga/mean_vga:core/C0_10#1}
load net {GND} -pin  "reg(regs.regs:slc(regs.regs(4))#5.itm)" {DRa(9)} -attr @path {/mean_vga/mean_vga:core/C0_10#1}
load net {clk} -pin  "reg(regs.regs:slc(regs.regs(4))#5.itm)" {clk} -attr xrf 2299 -attr oid 346 -attr @path {/mean_vga/mean_vga:core/clk}
load net {en} -pin  "reg(regs.regs:slc(regs.regs(4))#5.itm)" {en(0)} -attr @path {/mean_vga/mean_vga:core/en}
load net {arst_n} -pin  "reg(regs.regs:slc(regs.regs(4))#5.itm)" {Ra(0)} -attr @path {/mean_vga/mean_vga:core/arst_n}
load net {regs.regs:slc(regs.regs(4))#5.itm(0)} -pin  "reg(regs.regs:slc(regs.regs(4))#5.itm)" {Z(0)} -attr vt d -attr @path {/mean_vga/mean_vga:core/regs.regs:slc(regs.regs(4))#5.itm}
load net {regs.regs:slc(regs.regs(4))#5.itm(1)} -pin  "reg(regs.regs:slc(regs.regs(4))#5.itm)" {Z(1)} -attr vt d -attr @path {/mean_vga/mean_vga:core/regs.regs:slc(regs.regs(4))#5.itm}
load net {regs.regs:slc(regs.regs(4))#5.itm(2)} -pin  "reg(regs.regs:slc(regs.regs(4))#5.itm)" {Z(2)} -attr vt d -attr @path {/mean_vga/mean_vga:core/regs.regs:slc(regs.regs(4))#5.itm}
load net {regs.regs:slc(regs.regs(4))#5.itm(3)} -pin  "reg(regs.regs:slc(regs.regs(4))#5.itm)" {Z(3)} -attr vt d -attr @path {/mean_vga/mean_vga:core/regs.regs:slc(regs.regs(4))#5.itm}
load net {regs.regs:slc(regs.regs(4))#5.itm(4)} -pin  "reg(regs.regs:slc(regs.regs(4))#5.itm)" {Z(4)} -attr vt d -attr @path {/mean_vga/mean_vga:core/regs.regs:slc(regs.regs(4))#5.itm}
load net {regs.regs:slc(regs.regs(4))#5.itm(5)} -pin  "reg(regs.regs:slc(regs.regs(4))#5.itm)" {Z(5)} -attr vt d -attr @path {/mean_vga/mean_vga:core/regs.regs:slc(regs.regs(4))#5.itm}
load net {regs.regs:slc(regs.regs(4))#5.itm(6)} -pin  "reg(regs.regs:slc(regs.regs(4))#5.itm)" {Z(6)} -attr vt d -attr @path {/mean_vga/mean_vga:core/regs.regs:slc(regs.regs(4))#5.itm}
load net {regs.regs:slc(regs.regs(4))#5.itm(7)} -pin  "reg(regs.regs:slc(regs.regs(4))#5.itm)" {Z(7)} -attr vt d -attr @path {/mean_vga/mean_vga:core/regs.regs:slc(regs.regs(4))#5.itm}
load net {regs.regs:slc(regs.regs(4))#5.itm(8)} -pin  "reg(regs.regs:slc(regs.regs(4))#5.itm)" {Z(8)} -attr vt d -attr @path {/mean_vga/mean_vga:core/regs.regs:slc(regs.regs(4))#5.itm}
load net {regs.regs:slc(regs.regs(4))#5.itm(9)} -pin  "reg(regs.regs:slc(regs.regs(4))#5.itm)" {Z(9)} -attr vt d -attr @path {/mean_vga/mean_vga:core/regs.regs:slc(regs.regs(4))#5.itm}
load inst "reg(regs.regs:slc(regs.regs(4))#6.itm)" "reg(10,1,1,-1,0)" "INTERFACE" -attr xrf 2300 -attr oid 347 -attr vt d -attr @path {/mean_vga/mean_vga:core/reg(regs.regs:slc(regs.regs(4))#6.itm)}
load net {reg(regs.regs(3).sva#1).cse(40)} -pin  "reg(regs.regs:slc(regs.regs(4))#6.itm)" {D(0)} -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(regs.regs(3).sva)#8.itm}
load net {reg(regs.regs(3).sva#1).cse(41)} -pin  "reg(regs.regs:slc(regs.regs(4))#6.itm)" {D(1)} -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(regs.regs(3).sva)#8.itm}
load net {reg(regs.regs(3).sva#1).cse(42)} -pin  "reg(regs.regs:slc(regs.regs(4))#6.itm)" {D(2)} -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(regs.regs(3).sva)#8.itm}
load net {reg(regs.regs(3).sva#1).cse(43)} -pin  "reg(regs.regs:slc(regs.regs(4))#6.itm)" {D(3)} -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(regs.regs(3).sva)#8.itm}
load net {reg(regs.regs(3).sva#1).cse(44)} -pin  "reg(regs.regs:slc(regs.regs(4))#6.itm)" {D(4)} -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(regs.regs(3).sva)#8.itm}
load net {reg(regs.regs(3).sva#1).cse(45)} -pin  "reg(regs.regs:slc(regs.regs(4))#6.itm)" {D(5)} -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(regs.regs(3).sva)#8.itm}
load net {reg(regs.regs(3).sva#1).cse(46)} -pin  "reg(regs.regs:slc(regs.regs(4))#6.itm)" {D(6)} -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(regs.regs(3).sva)#8.itm}
load net {reg(regs.regs(3).sva#1).cse(47)} -pin  "reg(regs.regs:slc(regs.regs(4))#6.itm)" {D(7)} -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(regs.regs(3).sva)#8.itm}
load net {reg(regs.regs(3).sva#1).cse(48)} -pin  "reg(regs.regs:slc(regs.regs(4))#6.itm)" {D(8)} -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(regs.regs(3).sva)#8.itm}
load net {reg(regs.regs(3).sva#1).cse(49)} -pin  "reg(regs.regs:slc(regs.regs(4))#6.itm)" {D(9)} -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(regs.regs(3).sva)#8.itm}
load net {GND} -pin  "reg(regs.regs:slc(regs.regs(4))#6.itm)" {DRa(0)} -attr @path {/mean_vga/mean_vga:core/C0_10#1}
load net {GND} -pin  "reg(regs.regs:slc(regs.regs(4))#6.itm)" {DRa(1)} -attr @path {/mean_vga/mean_vga:core/C0_10#1}
load net {GND} -pin  "reg(regs.regs:slc(regs.regs(4))#6.itm)" {DRa(2)} -attr @path {/mean_vga/mean_vga:core/C0_10#1}
load net {GND} -pin  "reg(regs.regs:slc(regs.regs(4))#6.itm)" {DRa(3)} -attr @path {/mean_vga/mean_vga:core/C0_10#1}
load net {GND} -pin  "reg(regs.regs:slc(regs.regs(4))#6.itm)" {DRa(4)} -attr @path {/mean_vga/mean_vga:core/C0_10#1}
load net {GND} -pin  "reg(regs.regs:slc(regs.regs(4))#6.itm)" {DRa(5)} -attr @path {/mean_vga/mean_vga:core/C0_10#1}
load net {GND} -pin  "reg(regs.regs:slc(regs.regs(4))#6.itm)" {DRa(6)} -attr @path {/mean_vga/mean_vga:core/C0_10#1}
load net {GND} -pin  "reg(regs.regs:slc(regs.regs(4))#6.itm)" {DRa(7)} -attr @path {/mean_vga/mean_vga:core/C0_10#1}
load net {GND} -pin  "reg(regs.regs:slc(regs.regs(4))#6.itm)" {DRa(8)} -attr @path {/mean_vga/mean_vga:core/C0_10#1}
load net {GND} -pin  "reg(regs.regs:slc(regs.regs(4))#6.itm)" {DRa(9)} -attr @path {/mean_vga/mean_vga:core/C0_10#1}
load net {clk} -pin  "reg(regs.regs:slc(regs.regs(4))#6.itm)" {clk} -attr xrf 2301 -attr oid 348 -attr @path {/mean_vga/mean_vga:core/clk}
load net {en} -pin  "reg(regs.regs:slc(regs.regs(4))#6.itm)" {en(0)} -attr @path {/mean_vga/mean_vga:core/en}
load net {arst_n} -pin  "reg(regs.regs:slc(regs.regs(4))#6.itm)" {Ra(0)} -attr @path {/mean_vga/mean_vga:core/arst_n}
load net {regs.regs:slc(regs.regs(4))#6.itm(0)} -pin  "reg(regs.regs:slc(regs.regs(4))#6.itm)" {Z(0)} -attr vt d -attr @path {/mean_vga/mean_vga:core/regs.regs:slc(regs.regs(4))#6.itm}
load net {regs.regs:slc(regs.regs(4))#6.itm(1)} -pin  "reg(regs.regs:slc(regs.regs(4))#6.itm)" {Z(1)} -attr vt d -attr @path {/mean_vga/mean_vga:core/regs.regs:slc(regs.regs(4))#6.itm}
load net {regs.regs:slc(regs.regs(4))#6.itm(2)} -pin  "reg(regs.regs:slc(regs.regs(4))#6.itm)" {Z(2)} -attr vt d -attr @path {/mean_vga/mean_vga:core/regs.regs:slc(regs.regs(4))#6.itm}
load net {regs.regs:slc(regs.regs(4))#6.itm(3)} -pin  "reg(regs.regs:slc(regs.regs(4))#6.itm)" {Z(3)} -attr vt d -attr @path {/mean_vga/mean_vga:core/regs.regs:slc(regs.regs(4))#6.itm}
load net {regs.regs:slc(regs.regs(4))#6.itm(4)} -pin  "reg(regs.regs:slc(regs.regs(4))#6.itm)" {Z(4)} -attr vt d -attr @path {/mean_vga/mean_vga:core/regs.regs:slc(regs.regs(4))#6.itm}
load net {regs.regs:slc(regs.regs(4))#6.itm(5)} -pin  "reg(regs.regs:slc(regs.regs(4))#6.itm)" {Z(5)} -attr vt d -attr @path {/mean_vga/mean_vga:core/regs.regs:slc(regs.regs(4))#6.itm}
load net {regs.regs:slc(regs.regs(4))#6.itm(6)} -pin  "reg(regs.regs:slc(regs.regs(4))#6.itm)" {Z(6)} -attr vt d -attr @path {/mean_vga/mean_vga:core/regs.regs:slc(regs.regs(4))#6.itm}
load net {regs.regs:slc(regs.regs(4))#6.itm(7)} -pin  "reg(regs.regs:slc(regs.regs(4))#6.itm)" {Z(7)} -attr vt d -attr @path {/mean_vga/mean_vga:core/regs.regs:slc(regs.regs(4))#6.itm}
load net {regs.regs:slc(regs.regs(4))#6.itm(8)} -pin  "reg(regs.regs:slc(regs.regs(4))#6.itm)" {Z(8)} -attr vt d -attr @path {/mean_vga/mean_vga:core/regs.regs:slc(regs.regs(4))#6.itm}
load net {regs.regs:slc(regs.regs(4))#6.itm(9)} -pin  "reg(regs.regs:slc(regs.regs(4))#6.itm)" {Z(9)} -attr vt d -attr @path {/mean_vga/mean_vga:core/regs.regs:slc(regs.regs(4))#6.itm}
load inst "reg(regs.regs:slc(regs.regs(4))#7.itm)" "reg(10,1,1,-1,0)" "INTERFACE" -attr xrf 2302 -attr oid 349 -attr vt d -attr @path {/mean_vga/mean_vga:core/reg(regs.regs:slc(regs.regs(4))#7.itm)}
load net {reg(regs.regs(3).sva#1).cse(70)} -pin  "reg(regs.regs:slc(regs.regs(4))#7.itm)" {D(0)} -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(regs.regs(3).sva)#7.itm}
load net {reg(regs.regs(3).sva#1).cse(71)} -pin  "reg(regs.regs:slc(regs.regs(4))#7.itm)" {D(1)} -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(regs.regs(3).sva)#7.itm}
load net {reg(regs.regs(3).sva#1).cse(72)} -pin  "reg(regs.regs:slc(regs.regs(4))#7.itm)" {D(2)} -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(regs.regs(3).sva)#7.itm}
load net {reg(regs.regs(3).sva#1).cse(73)} -pin  "reg(regs.regs:slc(regs.regs(4))#7.itm)" {D(3)} -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(regs.regs(3).sva)#7.itm}
load net {reg(regs.regs(3).sva#1).cse(74)} -pin  "reg(regs.regs:slc(regs.regs(4))#7.itm)" {D(4)} -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(regs.regs(3).sva)#7.itm}
load net {reg(regs.regs(3).sva#1).cse(75)} -pin  "reg(regs.regs:slc(regs.regs(4))#7.itm)" {D(5)} -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(regs.regs(3).sva)#7.itm}
load net {reg(regs.regs(3).sva#1).cse(76)} -pin  "reg(regs.regs:slc(regs.regs(4))#7.itm)" {D(6)} -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(regs.regs(3).sva)#7.itm}
load net {reg(regs.regs(3).sva#1).cse(77)} -pin  "reg(regs.regs:slc(regs.regs(4))#7.itm)" {D(7)} -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(regs.regs(3).sva)#7.itm}
load net {reg(regs.regs(3).sva#1).cse(78)} -pin  "reg(regs.regs:slc(regs.regs(4))#7.itm)" {D(8)} -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(regs.regs(3).sva)#7.itm}
load net {reg(regs.regs(3).sva#1).cse(79)} -pin  "reg(regs.regs:slc(regs.regs(4))#7.itm)" {D(9)} -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(regs.regs(3).sva)#7.itm}
load net {GND} -pin  "reg(regs.regs:slc(regs.regs(4))#7.itm)" {DRa(0)} -attr @path {/mean_vga/mean_vga:core/C0_10#1}
load net {GND} -pin  "reg(regs.regs:slc(regs.regs(4))#7.itm)" {DRa(1)} -attr @path {/mean_vga/mean_vga:core/C0_10#1}
load net {GND} -pin  "reg(regs.regs:slc(regs.regs(4))#7.itm)" {DRa(2)} -attr @path {/mean_vga/mean_vga:core/C0_10#1}
load net {GND} -pin  "reg(regs.regs:slc(regs.regs(4))#7.itm)" {DRa(3)} -attr @path {/mean_vga/mean_vga:core/C0_10#1}
load net {GND} -pin  "reg(regs.regs:slc(regs.regs(4))#7.itm)" {DRa(4)} -attr @path {/mean_vga/mean_vga:core/C0_10#1}
load net {GND} -pin  "reg(regs.regs:slc(regs.regs(4))#7.itm)" {DRa(5)} -attr @path {/mean_vga/mean_vga:core/C0_10#1}
load net {GND} -pin  "reg(regs.regs:slc(regs.regs(4))#7.itm)" {DRa(6)} -attr @path {/mean_vga/mean_vga:core/C0_10#1}
load net {GND} -pin  "reg(regs.regs:slc(regs.regs(4))#7.itm)" {DRa(7)} -attr @path {/mean_vga/mean_vga:core/C0_10#1}
load net {GND} -pin  "reg(regs.regs:slc(regs.regs(4))#7.itm)" {DRa(8)} -attr @path {/mean_vga/mean_vga:core/C0_10#1}
load net {GND} -pin  "reg(regs.regs:slc(regs.regs(4))#7.itm)" {DRa(9)} -attr @path {/mean_vga/mean_vga:core/C0_10#1}
load net {clk} -pin  "reg(regs.regs:slc(regs.regs(4))#7.itm)" {clk} -attr xrf 2303 -attr oid 350 -attr @path {/mean_vga/mean_vga:core/clk}
load net {en} -pin  "reg(regs.regs:slc(regs.regs(4))#7.itm)" {en(0)} -attr @path {/mean_vga/mean_vga:core/en}
load net {arst_n} -pin  "reg(regs.regs:slc(regs.regs(4))#7.itm)" {Ra(0)} -attr @path {/mean_vga/mean_vga:core/arst_n}
load net {regs.regs:slc(regs.regs(4))#7.itm(0)} -pin  "reg(regs.regs:slc(regs.regs(4))#7.itm)" {Z(0)} -attr vt d -attr @path {/mean_vga/mean_vga:core/regs.regs:slc(regs.regs(4))#7.itm}
load net {regs.regs:slc(regs.regs(4))#7.itm(1)} -pin  "reg(regs.regs:slc(regs.regs(4))#7.itm)" {Z(1)} -attr vt d -attr @path {/mean_vga/mean_vga:core/regs.regs:slc(regs.regs(4))#7.itm}
load net {regs.regs:slc(regs.regs(4))#7.itm(2)} -pin  "reg(regs.regs:slc(regs.regs(4))#7.itm)" {Z(2)} -attr vt d -attr @path {/mean_vga/mean_vga:core/regs.regs:slc(regs.regs(4))#7.itm}
load net {regs.regs:slc(regs.regs(4))#7.itm(3)} -pin  "reg(regs.regs:slc(regs.regs(4))#7.itm)" {Z(3)} -attr vt d -attr @path {/mean_vga/mean_vga:core/regs.regs:slc(regs.regs(4))#7.itm}
load net {regs.regs:slc(regs.regs(4))#7.itm(4)} -pin  "reg(regs.regs:slc(regs.regs(4))#7.itm)" {Z(4)} -attr vt d -attr @path {/mean_vga/mean_vga:core/regs.regs:slc(regs.regs(4))#7.itm}
load net {regs.regs:slc(regs.regs(4))#7.itm(5)} -pin  "reg(regs.regs:slc(regs.regs(4))#7.itm)" {Z(5)} -attr vt d -attr @path {/mean_vga/mean_vga:core/regs.regs:slc(regs.regs(4))#7.itm}
load net {regs.regs:slc(regs.regs(4))#7.itm(6)} -pin  "reg(regs.regs:slc(regs.regs(4))#7.itm)" {Z(6)} -attr vt d -attr @path {/mean_vga/mean_vga:core/regs.regs:slc(regs.regs(4))#7.itm}
load net {regs.regs:slc(regs.regs(4))#7.itm(7)} -pin  "reg(regs.regs:slc(regs.regs(4))#7.itm)" {Z(7)} -attr vt d -attr @path {/mean_vga/mean_vga:core/regs.regs:slc(regs.regs(4))#7.itm}
load net {regs.regs:slc(regs.regs(4))#7.itm(8)} -pin  "reg(regs.regs:slc(regs.regs(4))#7.itm)" {Z(8)} -attr vt d -attr @path {/mean_vga/mean_vga:core/regs.regs:slc(regs.regs(4))#7.itm}
load net {regs.regs:slc(regs.regs(4))#7.itm(9)} -pin  "reg(regs.regs:slc(regs.regs(4))#7.itm)" {Z(9)} -attr vt d -attr @path {/mean_vga/mean_vga:core/regs.regs:slc(regs.regs(4))#7.itm}
load inst "reg(regs.regs:slc(regs.regs(4))#8.itm)" "reg(10,1,1,-1,0)" "INTERFACE" -attr xrf 2304 -attr oid 351 -attr vt d -attr @path {/mean_vga/mean_vga:core/reg(regs.regs:slc(regs.regs(4))#8.itm)}
load net {reg(regs.regs(3).sva#1).cse(100)} -pin  "reg(regs.regs:slc(regs.regs(4))#8.itm)" {D(0)} -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(regs.regs(3).sva)#6.itm}
load net {reg(regs.regs(3).sva#1).cse(101)} -pin  "reg(regs.regs:slc(regs.regs(4))#8.itm)" {D(1)} -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(regs.regs(3).sva)#6.itm}
load net {reg(regs.regs(3).sva#1).cse(102)} -pin  "reg(regs.regs:slc(regs.regs(4))#8.itm)" {D(2)} -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(regs.regs(3).sva)#6.itm}
load net {reg(regs.regs(3).sva#1).cse(103)} -pin  "reg(regs.regs:slc(regs.regs(4))#8.itm)" {D(3)} -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(regs.regs(3).sva)#6.itm}
load net {reg(regs.regs(3).sva#1).cse(104)} -pin  "reg(regs.regs:slc(regs.regs(4))#8.itm)" {D(4)} -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(regs.regs(3).sva)#6.itm}
load net {reg(regs.regs(3).sva#1).cse(105)} -pin  "reg(regs.regs:slc(regs.regs(4))#8.itm)" {D(5)} -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(regs.regs(3).sva)#6.itm}
load net {reg(regs.regs(3).sva#1).cse(106)} -pin  "reg(regs.regs:slc(regs.regs(4))#8.itm)" {D(6)} -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(regs.regs(3).sva)#6.itm}
load net {reg(regs.regs(3).sva#1).cse(107)} -pin  "reg(regs.regs:slc(regs.regs(4))#8.itm)" {D(7)} -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(regs.regs(3).sva)#6.itm}
load net {reg(regs.regs(3).sva#1).cse(108)} -pin  "reg(regs.regs:slc(regs.regs(4))#8.itm)" {D(8)} -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(regs.regs(3).sva)#6.itm}
load net {reg(regs.regs(3).sva#1).cse(109)} -pin  "reg(regs.regs:slc(regs.regs(4))#8.itm)" {D(9)} -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(regs.regs(3).sva)#6.itm}
load net {GND} -pin  "reg(regs.regs:slc(regs.regs(4))#8.itm)" {DRa(0)} -attr @path {/mean_vga/mean_vga:core/C0_10#1}
load net {GND} -pin  "reg(regs.regs:slc(regs.regs(4))#8.itm)" {DRa(1)} -attr @path {/mean_vga/mean_vga:core/C0_10#1}
load net {GND} -pin  "reg(regs.regs:slc(regs.regs(4))#8.itm)" {DRa(2)} -attr @path {/mean_vga/mean_vga:core/C0_10#1}
load net {GND} -pin  "reg(regs.regs:slc(regs.regs(4))#8.itm)" {DRa(3)} -attr @path {/mean_vga/mean_vga:core/C0_10#1}
load net {GND} -pin  "reg(regs.regs:slc(regs.regs(4))#8.itm)" {DRa(4)} -attr @path {/mean_vga/mean_vga:core/C0_10#1}
load net {GND} -pin  "reg(regs.regs:slc(regs.regs(4))#8.itm)" {DRa(5)} -attr @path {/mean_vga/mean_vga:core/C0_10#1}
load net {GND} -pin  "reg(regs.regs:slc(regs.regs(4))#8.itm)" {DRa(6)} -attr @path {/mean_vga/mean_vga:core/C0_10#1}
load net {GND} -pin  "reg(regs.regs:slc(regs.regs(4))#8.itm)" {DRa(7)} -attr @path {/mean_vga/mean_vga:core/C0_10#1}
load net {GND} -pin  "reg(regs.regs:slc(regs.regs(4))#8.itm)" {DRa(8)} -attr @path {/mean_vga/mean_vga:core/C0_10#1}
load net {GND} -pin  "reg(regs.regs:slc(regs.regs(4))#8.itm)" {DRa(9)} -attr @path {/mean_vga/mean_vga:core/C0_10#1}
load net {clk} -pin  "reg(regs.regs:slc(regs.regs(4))#8.itm)" {clk} -attr xrf 2305 -attr oid 352 -attr @path {/mean_vga/mean_vga:core/clk}
load net {en} -pin  "reg(regs.regs:slc(regs.regs(4))#8.itm)" {en(0)} -attr @path {/mean_vga/mean_vga:core/en}
load net {arst_n} -pin  "reg(regs.regs:slc(regs.regs(4))#8.itm)" {Ra(0)} -attr @path {/mean_vga/mean_vga:core/arst_n}
load net {regs.regs:slc(regs.regs(4))#8.itm(0)} -pin  "reg(regs.regs:slc(regs.regs(4))#8.itm)" {Z(0)} -attr vt d -attr @path {/mean_vga/mean_vga:core/regs.regs:slc(regs.regs(4))#8.itm}
load net {regs.regs:slc(regs.regs(4))#8.itm(1)} -pin  "reg(regs.regs:slc(regs.regs(4))#8.itm)" {Z(1)} -attr vt d -attr @path {/mean_vga/mean_vga:core/regs.regs:slc(regs.regs(4))#8.itm}
load net {regs.regs:slc(regs.regs(4))#8.itm(2)} -pin  "reg(regs.regs:slc(regs.regs(4))#8.itm)" {Z(2)} -attr vt d -attr @path {/mean_vga/mean_vga:core/regs.regs:slc(regs.regs(4))#8.itm}
load net {regs.regs:slc(regs.regs(4))#8.itm(3)} -pin  "reg(regs.regs:slc(regs.regs(4))#8.itm)" {Z(3)} -attr vt d -attr @path {/mean_vga/mean_vga:core/regs.regs:slc(regs.regs(4))#8.itm}
load net {regs.regs:slc(regs.regs(4))#8.itm(4)} -pin  "reg(regs.regs:slc(regs.regs(4))#8.itm)" {Z(4)} -attr vt d -attr @path {/mean_vga/mean_vga:core/regs.regs:slc(regs.regs(4))#8.itm}
load net {regs.regs:slc(regs.regs(4))#8.itm(5)} -pin  "reg(regs.regs:slc(regs.regs(4))#8.itm)" {Z(5)} -attr vt d -attr @path {/mean_vga/mean_vga:core/regs.regs:slc(regs.regs(4))#8.itm}
load net {regs.regs:slc(regs.regs(4))#8.itm(6)} -pin  "reg(regs.regs:slc(regs.regs(4))#8.itm)" {Z(6)} -attr vt d -attr @path {/mean_vga/mean_vga:core/regs.regs:slc(regs.regs(4))#8.itm}
load net {regs.regs:slc(regs.regs(4))#8.itm(7)} -pin  "reg(regs.regs:slc(regs.regs(4))#8.itm)" {Z(7)} -attr vt d -attr @path {/mean_vga/mean_vga:core/regs.regs:slc(regs.regs(4))#8.itm}
load net {regs.regs:slc(regs.regs(4))#8.itm(8)} -pin  "reg(regs.regs:slc(regs.regs(4))#8.itm)" {Z(8)} -attr vt d -attr @path {/mean_vga/mean_vga:core/regs.regs:slc(regs.regs(4))#8.itm}
load net {regs.regs:slc(regs.regs(4))#8.itm(9)} -pin  "reg(regs.regs:slc(regs.regs(4))#8.itm)" {Z(9)} -attr vt d -attr @path {/mean_vga/mean_vga:core/regs.regs:slc(regs.regs(4))#8.itm}
load inst "reg(regs.regs:slc(regs.regs(4))#9.itm)" "reg(10,1,1,-1,0)" "INTERFACE" -attr xrf 2306 -attr oid 353 -attr vt d -attr @path {/mean_vga/mean_vga:core/reg(regs.regs:slc(regs.regs(4))#9.itm)}
load net {reg(regs.regs(3).sva#1).cse(130)} -pin  "reg(regs.regs:slc(regs.regs(4))#9.itm)" {D(0)} -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(regs.regs(3).sva)#5.itm}
load net {reg(regs.regs(3).sva#1).cse(131)} -pin  "reg(regs.regs:slc(regs.regs(4))#9.itm)" {D(1)} -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(regs.regs(3).sva)#5.itm}
load net {reg(regs.regs(3).sva#1).cse(132)} -pin  "reg(regs.regs:slc(regs.regs(4))#9.itm)" {D(2)} -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(regs.regs(3).sva)#5.itm}
load net {reg(regs.regs(3).sva#1).cse(133)} -pin  "reg(regs.regs:slc(regs.regs(4))#9.itm)" {D(3)} -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(regs.regs(3).sva)#5.itm}
load net {reg(regs.regs(3).sva#1).cse(134)} -pin  "reg(regs.regs:slc(regs.regs(4))#9.itm)" {D(4)} -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(regs.regs(3).sva)#5.itm}
load net {reg(regs.regs(3).sva#1).cse(135)} -pin  "reg(regs.regs:slc(regs.regs(4))#9.itm)" {D(5)} -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(regs.regs(3).sva)#5.itm}
load net {reg(regs.regs(3).sva#1).cse(136)} -pin  "reg(regs.regs:slc(regs.regs(4))#9.itm)" {D(6)} -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(regs.regs(3).sva)#5.itm}
load net {reg(regs.regs(3).sva#1).cse(137)} -pin  "reg(regs.regs:slc(regs.regs(4))#9.itm)" {D(7)} -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(regs.regs(3).sva)#5.itm}
load net {reg(regs.regs(3).sva#1).cse(138)} -pin  "reg(regs.regs:slc(regs.regs(4))#9.itm)" {D(8)} -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(regs.regs(3).sva)#5.itm}
load net {reg(regs.regs(3).sva#1).cse(139)} -pin  "reg(regs.regs:slc(regs.regs(4))#9.itm)" {D(9)} -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(regs.regs(3).sva)#5.itm}
load net {GND} -pin  "reg(regs.regs:slc(regs.regs(4))#9.itm)" {DRa(0)} -attr @path {/mean_vga/mean_vga:core/C0_10#1}
load net {GND} -pin  "reg(regs.regs:slc(regs.regs(4))#9.itm)" {DRa(1)} -attr @path {/mean_vga/mean_vga:core/C0_10#1}
load net {GND} -pin  "reg(regs.regs:slc(regs.regs(4))#9.itm)" {DRa(2)} -attr @path {/mean_vga/mean_vga:core/C0_10#1}
load net {GND} -pin  "reg(regs.regs:slc(regs.regs(4))#9.itm)" {DRa(3)} -attr @path {/mean_vga/mean_vga:core/C0_10#1}
load net {GND} -pin  "reg(regs.regs:slc(regs.regs(4))#9.itm)" {DRa(4)} -attr @path {/mean_vga/mean_vga:core/C0_10#1}
load net {GND} -pin  "reg(regs.regs:slc(regs.regs(4))#9.itm)" {DRa(5)} -attr @path {/mean_vga/mean_vga:core/C0_10#1}
load net {GND} -pin  "reg(regs.regs:slc(regs.regs(4))#9.itm)" {DRa(6)} -attr @path {/mean_vga/mean_vga:core/C0_10#1}
load net {GND} -pin  "reg(regs.regs:slc(regs.regs(4))#9.itm)" {DRa(7)} -attr @path {/mean_vga/mean_vga:core/C0_10#1}
load net {GND} -pin  "reg(regs.regs:slc(regs.regs(4))#9.itm)" {DRa(8)} -attr @path {/mean_vga/mean_vga:core/C0_10#1}
load net {GND} -pin  "reg(regs.regs:slc(regs.regs(4))#9.itm)" {DRa(9)} -attr @path {/mean_vga/mean_vga:core/C0_10#1}
load net {clk} -pin  "reg(regs.regs:slc(regs.regs(4))#9.itm)" {clk} -attr xrf 2307 -attr oid 354 -attr @path {/mean_vga/mean_vga:core/clk}
load net {en} -pin  "reg(regs.regs:slc(regs.regs(4))#9.itm)" {en(0)} -attr @path {/mean_vga/mean_vga:core/en}
load net {arst_n} -pin  "reg(regs.regs:slc(regs.regs(4))#9.itm)" {Ra(0)} -attr @path {/mean_vga/mean_vga:core/arst_n}
load net {regs.regs:slc(regs.regs(4))#9.itm(0)} -pin  "reg(regs.regs:slc(regs.regs(4))#9.itm)" {Z(0)} -attr vt d -attr @path {/mean_vga/mean_vga:core/regs.regs:slc(regs.regs(4))#9.itm}
load net {regs.regs:slc(regs.regs(4))#9.itm(1)} -pin  "reg(regs.regs:slc(regs.regs(4))#9.itm)" {Z(1)} -attr vt d -attr @path {/mean_vga/mean_vga:core/regs.regs:slc(regs.regs(4))#9.itm}
load net {regs.regs:slc(regs.regs(4))#9.itm(2)} -pin  "reg(regs.regs:slc(regs.regs(4))#9.itm)" {Z(2)} -attr vt d -attr @path {/mean_vga/mean_vga:core/regs.regs:slc(regs.regs(4))#9.itm}
load net {regs.regs:slc(regs.regs(4))#9.itm(3)} -pin  "reg(regs.regs:slc(regs.regs(4))#9.itm)" {Z(3)} -attr vt d -attr @path {/mean_vga/mean_vga:core/regs.regs:slc(regs.regs(4))#9.itm}
load net {regs.regs:slc(regs.regs(4))#9.itm(4)} -pin  "reg(regs.regs:slc(regs.regs(4))#9.itm)" {Z(4)} -attr vt d -attr @path {/mean_vga/mean_vga:core/regs.regs:slc(regs.regs(4))#9.itm}
load net {regs.regs:slc(regs.regs(4))#9.itm(5)} -pin  "reg(regs.regs:slc(regs.regs(4))#9.itm)" {Z(5)} -attr vt d -attr @path {/mean_vga/mean_vga:core/regs.regs:slc(regs.regs(4))#9.itm}
load net {regs.regs:slc(regs.regs(4))#9.itm(6)} -pin  "reg(regs.regs:slc(regs.regs(4))#9.itm)" {Z(6)} -attr vt d -attr @path {/mean_vga/mean_vga:core/regs.regs:slc(regs.regs(4))#9.itm}
load net {regs.regs:slc(regs.regs(4))#9.itm(7)} -pin  "reg(regs.regs:slc(regs.regs(4))#9.itm)" {Z(7)} -attr vt d -attr @path {/mean_vga/mean_vga:core/regs.regs:slc(regs.regs(4))#9.itm}
load net {regs.regs:slc(regs.regs(4))#9.itm(8)} -pin  "reg(regs.regs:slc(regs.regs(4))#9.itm)" {Z(8)} -attr vt d -attr @path {/mean_vga/mean_vga:core/regs.regs:slc(regs.regs(4))#9.itm}
load net {regs.regs:slc(regs.regs(4))#9.itm(9)} -pin  "reg(regs.regs:slc(regs.regs(4))#9.itm)" {Z(9)} -attr vt d -attr @path {/mean_vga/mean_vga:core/regs.regs:slc(regs.regs(4))#9.itm}
load inst "reg(regs.regs:slc(regs.regs(4)).itm)" "reg(10,1,1,-1,0)" "INTERFACE" -attr xrf 2308 -attr oid 355 -attr vt d -attr @path {/mean_vga/mean_vga:core/reg(regs.regs:slc(regs.regs(4)).itm)}
load net {reg(regs.regs(3).sva#1).cse(20)} -pin  "reg(regs.regs:slc(regs.regs(4)).itm)" {D(0)} -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(regs.regs(3).sva)#14.itm}
load net {reg(regs.regs(3).sva#1).cse(21)} -pin  "reg(regs.regs:slc(regs.regs(4)).itm)" {D(1)} -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(regs.regs(3).sva)#14.itm}
load net {reg(regs.regs(3).sva#1).cse(22)} -pin  "reg(regs.regs:slc(regs.regs(4)).itm)" {D(2)} -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(regs.regs(3).sva)#14.itm}
load net {reg(regs.regs(3).sva#1).cse(23)} -pin  "reg(regs.regs:slc(regs.regs(4)).itm)" {D(3)} -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(regs.regs(3).sva)#14.itm}
load net {reg(regs.regs(3).sva#1).cse(24)} -pin  "reg(regs.regs:slc(regs.regs(4)).itm)" {D(4)} -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(regs.regs(3).sva)#14.itm}
load net {reg(regs.regs(3).sva#1).cse(25)} -pin  "reg(regs.regs:slc(regs.regs(4)).itm)" {D(5)} -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(regs.regs(3).sva)#14.itm}
load net {reg(regs.regs(3).sva#1).cse(26)} -pin  "reg(regs.regs:slc(regs.regs(4)).itm)" {D(6)} -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(regs.regs(3).sva)#14.itm}
load net {reg(regs.regs(3).sva#1).cse(27)} -pin  "reg(regs.regs:slc(regs.regs(4)).itm)" {D(7)} -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(regs.regs(3).sva)#14.itm}
load net {reg(regs.regs(3).sva#1).cse(28)} -pin  "reg(regs.regs:slc(regs.regs(4)).itm)" {D(8)} -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(regs.regs(3).sva)#14.itm}
load net {reg(regs.regs(3).sva#1).cse(29)} -pin  "reg(regs.regs:slc(regs.regs(4)).itm)" {D(9)} -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(regs.regs(3).sva)#14.itm}
load net {GND} -pin  "reg(regs.regs:slc(regs.regs(4)).itm)" {DRa(0)} -attr @path {/mean_vga/mean_vga:core/C0_10#1}
load net {GND} -pin  "reg(regs.regs:slc(regs.regs(4)).itm)" {DRa(1)} -attr @path {/mean_vga/mean_vga:core/C0_10#1}
load net {GND} -pin  "reg(regs.regs:slc(regs.regs(4)).itm)" {DRa(2)} -attr @path {/mean_vga/mean_vga:core/C0_10#1}
load net {GND} -pin  "reg(regs.regs:slc(regs.regs(4)).itm)" {DRa(3)} -attr @path {/mean_vga/mean_vga:core/C0_10#1}
load net {GND} -pin  "reg(regs.regs:slc(regs.regs(4)).itm)" {DRa(4)} -attr @path {/mean_vga/mean_vga:core/C0_10#1}
load net {GND} -pin  "reg(regs.regs:slc(regs.regs(4)).itm)" {DRa(5)} -attr @path {/mean_vga/mean_vga:core/C0_10#1}
load net {GND} -pin  "reg(regs.regs:slc(regs.regs(4)).itm)" {DRa(6)} -attr @path {/mean_vga/mean_vga:core/C0_10#1}
load net {GND} -pin  "reg(regs.regs:slc(regs.regs(4)).itm)" {DRa(7)} -attr @path {/mean_vga/mean_vga:core/C0_10#1}
load net {GND} -pin  "reg(regs.regs:slc(regs.regs(4)).itm)" {DRa(8)} -attr @path {/mean_vga/mean_vga:core/C0_10#1}
load net {GND} -pin  "reg(regs.regs:slc(regs.regs(4)).itm)" {DRa(9)} -attr @path {/mean_vga/mean_vga:core/C0_10#1}
load net {clk} -pin  "reg(regs.regs:slc(regs.regs(4)).itm)" {clk} -attr xrf 2309 -attr oid 356 -attr @path {/mean_vga/mean_vga:core/clk}
load net {en} -pin  "reg(regs.regs:slc(regs.regs(4)).itm)" {en(0)} -attr @path {/mean_vga/mean_vga:core/en}
load net {arst_n} -pin  "reg(regs.regs:slc(regs.regs(4)).itm)" {Ra(0)} -attr @path {/mean_vga/mean_vga:core/arst_n}
load net {regs.regs:slc(regs.regs(4)).itm(0)} -pin  "reg(regs.regs:slc(regs.regs(4)).itm)" {Z(0)} -attr vt d -attr @path {/mean_vga/mean_vga:core/regs.regs:slc(regs.regs(4)).itm}
load net {regs.regs:slc(regs.regs(4)).itm(1)} -pin  "reg(regs.regs:slc(regs.regs(4)).itm)" {Z(1)} -attr vt d -attr @path {/mean_vga/mean_vga:core/regs.regs:slc(regs.regs(4)).itm}
load net {regs.regs:slc(regs.regs(4)).itm(2)} -pin  "reg(regs.regs:slc(regs.regs(4)).itm)" {Z(2)} -attr vt d -attr @path {/mean_vga/mean_vga:core/regs.regs:slc(regs.regs(4)).itm}
load net {regs.regs:slc(regs.regs(4)).itm(3)} -pin  "reg(regs.regs:slc(regs.regs(4)).itm)" {Z(3)} -attr vt d -attr @path {/mean_vga/mean_vga:core/regs.regs:slc(regs.regs(4)).itm}
load net {regs.regs:slc(regs.regs(4)).itm(4)} -pin  "reg(regs.regs:slc(regs.regs(4)).itm)" {Z(4)} -attr vt d -attr @path {/mean_vga/mean_vga:core/regs.regs:slc(regs.regs(4)).itm}
load net {regs.regs:slc(regs.regs(4)).itm(5)} -pin  "reg(regs.regs:slc(regs.regs(4)).itm)" {Z(5)} -attr vt d -attr @path {/mean_vga/mean_vga:core/regs.regs:slc(regs.regs(4)).itm}
load net {regs.regs:slc(regs.regs(4)).itm(6)} -pin  "reg(regs.regs:slc(regs.regs(4)).itm)" {Z(6)} -attr vt d -attr @path {/mean_vga/mean_vga:core/regs.regs:slc(regs.regs(4)).itm}
load net {regs.regs:slc(regs.regs(4)).itm(7)} -pin  "reg(regs.regs:slc(regs.regs(4)).itm)" {Z(7)} -attr vt d -attr @path {/mean_vga/mean_vga:core/regs.regs:slc(regs.regs(4)).itm}
load net {regs.regs:slc(regs.regs(4)).itm(8)} -pin  "reg(regs.regs:slc(regs.regs(4)).itm)" {Z(8)} -attr vt d -attr @path {/mean_vga/mean_vga:core/regs.regs:slc(regs.regs(4)).itm}
load net {regs.regs:slc(regs.regs(4)).itm(9)} -pin  "reg(regs.regs:slc(regs.regs(4)).itm)" {Z(9)} -attr vt d -attr @path {/mean_vga/mean_vga:core/regs.regs:slc(regs.regs(4)).itm}
load inst "reg(regs.regs:slc(regs.regs(4))#1.itm)" "reg(10,1,1,-1,0)" "INTERFACE" -attr xrf 2310 -attr oid 357 -attr vt d -attr @path {/mean_vga/mean_vga:core/reg(regs.regs:slc(regs.regs(4))#1.itm)}
load net {reg(regs.regs(3).sva#1).cse(50)} -pin  "reg(regs.regs:slc(regs.regs(4))#1.itm)" {D(0)} -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(regs.regs(3).sva)#13.itm}
load net {reg(regs.regs(3).sva#1).cse(51)} -pin  "reg(regs.regs:slc(regs.regs(4))#1.itm)" {D(1)} -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(regs.regs(3).sva)#13.itm}
load net {reg(regs.regs(3).sva#1).cse(52)} -pin  "reg(regs.regs:slc(regs.regs(4))#1.itm)" {D(2)} -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(regs.regs(3).sva)#13.itm}
load net {reg(regs.regs(3).sva#1).cse(53)} -pin  "reg(regs.regs:slc(regs.regs(4))#1.itm)" {D(3)} -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(regs.regs(3).sva)#13.itm}
load net {reg(regs.regs(3).sva#1).cse(54)} -pin  "reg(regs.regs:slc(regs.regs(4))#1.itm)" {D(4)} -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(regs.regs(3).sva)#13.itm}
load net {reg(regs.regs(3).sva#1).cse(55)} -pin  "reg(regs.regs:slc(regs.regs(4))#1.itm)" {D(5)} -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(regs.regs(3).sva)#13.itm}
load net {reg(regs.regs(3).sva#1).cse(56)} -pin  "reg(regs.regs:slc(regs.regs(4))#1.itm)" {D(6)} -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(regs.regs(3).sva)#13.itm}
load net {reg(regs.regs(3).sva#1).cse(57)} -pin  "reg(regs.regs:slc(regs.regs(4))#1.itm)" {D(7)} -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(regs.regs(3).sva)#13.itm}
load net {reg(regs.regs(3).sva#1).cse(58)} -pin  "reg(regs.regs:slc(regs.regs(4))#1.itm)" {D(8)} -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(regs.regs(3).sva)#13.itm}
load net {reg(regs.regs(3).sva#1).cse(59)} -pin  "reg(regs.regs:slc(regs.regs(4))#1.itm)" {D(9)} -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(regs.regs(3).sva)#13.itm}
load net {GND} -pin  "reg(regs.regs:slc(regs.regs(4))#1.itm)" {DRa(0)} -attr @path {/mean_vga/mean_vga:core/C0_10#1}
load net {GND} -pin  "reg(regs.regs:slc(regs.regs(4))#1.itm)" {DRa(1)} -attr @path {/mean_vga/mean_vga:core/C0_10#1}
load net {GND} -pin  "reg(regs.regs:slc(regs.regs(4))#1.itm)" {DRa(2)} -attr @path {/mean_vga/mean_vga:core/C0_10#1}
load net {GND} -pin  "reg(regs.regs:slc(regs.regs(4))#1.itm)" {DRa(3)} -attr @path {/mean_vga/mean_vga:core/C0_10#1}
load net {GND} -pin  "reg(regs.regs:slc(regs.regs(4))#1.itm)" {DRa(4)} -attr @path {/mean_vga/mean_vga:core/C0_10#1}
load net {GND} -pin  "reg(regs.regs:slc(regs.regs(4))#1.itm)" {DRa(5)} -attr @path {/mean_vga/mean_vga:core/C0_10#1}
load net {GND} -pin  "reg(regs.regs:slc(regs.regs(4))#1.itm)" {DRa(6)} -attr @path {/mean_vga/mean_vga:core/C0_10#1}
load net {GND} -pin  "reg(regs.regs:slc(regs.regs(4))#1.itm)" {DRa(7)} -attr @path {/mean_vga/mean_vga:core/C0_10#1}
load net {GND} -pin  "reg(regs.regs:slc(regs.regs(4))#1.itm)" {DRa(8)} -attr @path {/mean_vga/mean_vga:core/C0_10#1}
load net {GND} -pin  "reg(regs.regs:slc(regs.regs(4))#1.itm)" {DRa(9)} -attr @path {/mean_vga/mean_vga:core/C0_10#1}
load net {clk} -pin  "reg(regs.regs:slc(regs.regs(4))#1.itm)" {clk} -attr xrf 2311 -attr oid 358 -attr @path {/mean_vga/mean_vga:core/clk}
load net {en} -pin  "reg(regs.regs:slc(regs.regs(4))#1.itm)" {en(0)} -attr @path {/mean_vga/mean_vga:core/en}
load net {arst_n} -pin  "reg(regs.regs:slc(regs.regs(4))#1.itm)" {Ra(0)} -attr @path {/mean_vga/mean_vga:core/arst_n}
load net {regs.regs:slc(regs.regs(4))#1.itm(0)} -pin  "reg(regs.regs:slc(regs.regs(4))#1.itm)" {Z(0)} -attr vt d -attr @path {/mean_vga/mean_vga:core/regs.regs:slc(regs.regs(4))#1.itm}
load net {regs.regs:slc(regs.regs(4))#1.itm(1)} -pin  "reg(regs.regs:slc(regs.regs(4))#1.itm)" {Z(1)} -attr vt d -attr @path {/mean_vga/mean_vga:core/regs.regs:slc(regs.regs(4))#1.itm}
load net {regs.regs:slc(regs.regs(4))#1.itm(2)} -pin  "reg(regs.regs:slc(regs.regs(4))#1.itm)" {Z(2)} -attr vt d -attr @path {/mean_vga/mean_vga:core/regs.regs:slc(regs.regs(4))#1.itm}
load net {regs.regs:slc(regs.regs(4))#1.itm(3)} -pin  "reg(regs.regs:slc(regs.regs(4))#1.itm)" {Z(3)} -attr vt d -attr @path {/mean_vga/mean_vga:core/regs.regs:slc(regs.regs(4))#1.itm}
load net {regs.regs:slc(regs.regs(4))#1.itm(4)} -pin  "reg(regs.regs:slc(regs.regs(4))#1.itm)" {Z(4)} -attr vt d -attr @path {/mean_vga/mean_vga:core/regs.regs:slc(regs.regs(4))#1.itm}
load net {regs.regs:slc(regs.regs(4))#1.itm(5)} -pin  "reg(regs.regs:slc(regs.regs(4))#1.itm)" {Z(5)} -attr vt d -attr @path {/mean_vga/mean_vga:core/regs.regs:slc(regs.regs(4))#1.itm}
load net {regs.regs:slc(regs.regs(4))#1.itm(6)} -pin  "reg(regs.regs:slc(regs.regs(4))#1.itm)" {Z(6)} -attr vt d -attr @path {/mean_vga/mean_vga:core/regs.regs:slc(regs.regs(4))#1.itm}
load net {regs.regs:slc(regs.regs(4))#1.itm(7)} -pin  "reg(regs.regs:slc(regs.regs(4))#1.itm)" {Z(7)} -attr vt d -attr @path {/mean_vga/mean_vga:core/regs.regs:slc(regs.regs(4))#1.itm}
load net {regs.regs:slc(regs.regs(4))#1.itm(8)} -pin  "reg(regs.regs:slc(regs.regs(4))#1.itm)" {Z(8)} -attr vt d -attr @path {/mean_vga/mean_vga:core/regs.regs:slc(regs.regs(4))#1.itm}
load net {regs.regs:slc(regs.regs(4))#1.itm(9)} -pin  "reg(regs.regs:slc(regs.regs(4))#1.itm)" {Z(9)} -attr vt d -attr @path {/mean_vga/mean_vga:core/regs.regs:slc(regs.regs(4))#1.itm}
load inst "reg(regs.regs:slc(regs.regs(4))#2.itm)" "reg(10,1,1,-1,0)" "INTERFACE" -attr xrf 2312 -attr oid 359 -attr vt d -attr @path {/mean_vga/mean_vga:core/reg(regs.regs:slc(regs.regs(4))#2.itm)}
load net {reg(regs.regs(3).sva#1).cse(80)} -pin  "reg(regs.regs:slc(regs.regs(4))#2.itm)" {D(0)} -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(regs.regs(3).sva)#12.itm}
load net {reg(regs.regs(3).sva#1).cse(81)} -pin  "reg(regs.regs:slc(regs.regs(4))#2.itm)" {D(1)} -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(regs.regs(3).sva)#12.itm}
load net {reg(regs.regs(3).sva#1).cse(82)} -pin  "reg(regs.regs:slc(regs.regs(4))#2.itm)" {D(2)} -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(regs.regs(3).sva)#12.itm}
load net {reg(regs.regs(3).sva#1).cse(83)} -pin  "reg(regs.regs:slc(regs.regs(4))#2.itm)" {D(3)} -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(regs.regs(3).sva)#12.itm}
load net {reg(regs.regs(3).sva#1).cse(84)} -pin  "reg(regs.regs:slc(regs.regs(4))#2.itm)" {D(4)} -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(regs.regs(3).sva)#12.itm}
load net {reg(regs.regs(3).sva#1).cse(85)} -pin  "reg(regs.regs:slc(regs.regs(4))#2.itm)" {D(5)} -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(regs.regs(3).sva)#12.itm}
load net {reg(regs.regs(3).sva#1).cse(86)} -pin  "reg(regs.regs:slc(regs.regs(4))#2.itm)" {D(6)} -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(regs.regs(3).sva)#12.itm}
load net {reg(regs.regs(3).sva#1).cse(87)} -pin  "reg(regs.regs:slc(regs.regs(4))#2.itm)" {D(7)} -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(regs.regs(3).sva)#12.itm}
load net {reg(regs.regs(3).sva#1).cse(88)} -pin  "reg(regs.regs:slc(regs.regs(4))#2.itm)" {D(8)} -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(regs.regs(3).sva)#12.itm}
load net {reg(regs.regs(3).sva#1).cse(89)} -pin  "reg(regs.regs:slc(regs.regs(4))#2.itm)" {D(9)} -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(regs.regs(3).sva)#12.itm}
load net {GND} -pin  "reg(regs.regs:slc(regs.regs(4))#2.itm)" {DRa(0)} -attr @path {/mean_vga/mean_vga:core/C0_10#1}
load net {GND} -pin  "reg(regs.regs:slc(regs.regs(4))#2.itm)" {DRa(1)} -attr @path {/mean_vga/mean_vga:core/C0_10#1}
load net {GND} -pin  "reg(regs.regs:slc(regs.regs(4))#2.itm)" {DRa(2)} -attr @path {/mean_vga/mean_vga:core/C0_10#1}
load net {GND} -pin  "reg(regs.regs:slc(regs.regs(4))#2.itm)" {DRa(3)} -attr @path {/mean_vga/mean_vga:core/C0_10#1}
load net {GND} -pin  "reg(regs.regs:slc(regs.regs(4))#2.itm)" {DRa(4)} -attr @path {/mean_vga/mean_vga:core/C0_10#1}
load net {GND} -pin  "reg(regs.regs:slc(regs.regs(4))#2.itm)" {DRa(5)} -attr @path {/mean_vga/mean_vga:core/C0_10#1}
load net {GND} -pin  "reg(regs.regs:slc(regs.regs(4))#2.itm)" {DRa(6)} -attr @path {/mean_vga/mean_vga:core/C0_10#1}
load net {GND} -pin  "reg(regs.regs:slc(regs.regs(4))#2.itm)" {DRa(7)} -attr @path {/mean_vga/mean_vga:core/C0_10#1}
load net {GND} -pin  "reg(regs.regs:slc(regs.regs(4))#2.itm)" {DRa(8)} -attr @path {/mean_vga/mean_vga:core/C0_10#1}
load net {GND} -pin  "reg(regs.regs:slc(regs.regs(4))#2.itm)" {DRa(9)} -attr @path {/mean_vga/mean_vga:core/C0_10#1}
load net {clk} -pin  "reg(regs.regs:slc(regs.regs(4))#2.itm)" {clk} -attr xrf 2313 -attr oid 360 -attr @path {/mean_vga/mean_vga:core/clk}
load net {en} -pin  "reg(regs.regs:slc(regs.regs(4))#2.itm)" {en(0)} -attr @path {/mean_vga/mean_vga:core/en}
load net {arst_n} -pin  "reg(regs.regs:slc(regs.regs(4))#2.itm)" {Ra(0)} -attr @path {/mean_vga/mean_vga:core/arst_n}
load net {regs.regs:slc(regs.regs(4))#2.itm(0)} -pin  "reg(regs.regs:slc(regs.regs(4))#2.itm)" {Z(0)} -attr vt d -attr @path {/mean_vga/mean_vga:core/regs.regs:slc(regs.regs(4))#2.itm}
load net {regs.regs:slc(regs.regs(4))#2.itm(1)} -pin  "reg(regs.regs:slc(regs.regs(4))#2.itm)" {Z(1)} -attr vt d -attr @path {/mean_vga/mean_vga:core/regs.regs:slc(regs.regs(4))#2.itm}
load net {regs.regs:slc(regs.regs(4))#2.itm(2)} -pin  "reg(regs.regs:slc(regs.regs(4))#2.itm)" {Z(2)} -attr vt d -attr @path {/mean_vga/mean_vga:core/regs.regs:slc(regs.regs(4))#2.itm}
load net {regs.regs:slc(regs.regs(4))#2.itm(3)} -pin  "reg(regs.regs:slc(regs.regs(4))#2.itm)" {Z(3)} -attr vt d -attr @path {/mean_vga/mean_vga:core/regs.regs:slc(regs.regs(4))#2.itm}
load net {regs.regs:slc(regs.regs(4))#2.itm(4)} -pin  "reg(regs.regs:slc(regs.regs(4))#2.itm)" {Z(4)} -attr vt d -attr @path {/mean_vga/mean_vga:core/regs.regs:slc(regs.regs(4))#2.itm}
load net {regs.regs:slc(regs.regs(4))#2.itm(5)} -pin  "reg(regs.regs:slc(regs.regs(4))#2.itm)" {Z(5)} -attr vt d -attr @path {/mean_vga/mean_vga:core/regs.regs:slc(regs.regs(4))#2.itm}
load net {regs.regs:slc(regs.regs(4))#2.itm(6)} -pin  "reg(regs.regs:slc(regs.regs(4))#2.itm)" {Z(6)} -attr vt d -attr @path {/mean_vga/mean_vga:core/regs.regs:slc(regs.regs(4))#2.itm}
load net {regs.regs:slc(regs.regs(4))#2.itm(7)} -pin  "reg(regs.regs:slc(regs.regs(4))#2.itm)" {Z(7)} -attr vt d -attr @path {/mean_vga/mean_vga:core/regs.regs:slc(regs.regs(4))#2.itm}
load net {regs.regs:slc(regs.regs(4))#2.itm(8)} -pin  "reg(regs.regs:slc(regs.regs(4))#2.itm)" {Z(8)} -attr vt d -attr @path {/mean_vga/mean_vga:core/regs.regs:slc(regs.regs(4))#2.itm}
load net {regs.regs:slc(regs.regs(4))#2.itm(9)} -pin  "reg(regs.regs:slc(regs.regs(4))#2.itm)" {Z(9)} -attr vt d -attr @path {/mean_vga/mean_vga:core/regs.regs:slc(regs.regs(4))#2.itm}
load inst "reg(regs.regs:slc(regs.regs(4))#3.itm)" "reg(10,1,1,-1,0)" "INTERFACE" -attr xrf 2314 -attr oid 361 -attr vt d -attr @path {/mean_vga/mean_vga:core/reg(regs.regs:slc(regs.regs(4))#3.itm)}
load net {reg(regs.regs(3).sva#1).cse(110)} -pin  "reg(regs.regs:slc(regs.regs(4))#3.itm)" {D(0)} -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(regs.regs(3).sva)#11.itm}
load net {reg(regs.regs(3).sva#1).cse(111)} -pin  "reg(regs.regs:slc(regs.regs(4))#3.itm)" {D(1)} -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(regs.regs(3).sva)#11.itm}
load net {reg(regs.regs(3).sva#1).cse(112)} -pin  "reg(regs.regs:slc(regs.regs(4))#3.itm)" {D(2)} -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(regs.regs(3).sva)#11.itm}
load net {reg(regs.regs(3).sva#1).cse(113)} -pin  "reg(regs.regs:slc(regs.regs(4))#3.itm)" {D(3)} -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(regs.regs(3).sva)#11.itm}
load net {reg(regs.regs(3).sva#1).cse(114)} -pin  "reg(regs.regs:slc(regs.regs(4))#3.itm)" {D(4)} -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(regs.regs(3).sva)#11.itm}
load net {reg(regs.regs(3).sva#1).cse(115)} -pin  "reg(regs.regs:slc(regs.regs(4))#3.itm)" {D(5)} -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(regs.regs(3).sva)#11.itm}
load net {reg(regs.regs(3).sva#1).cse(116)} -pin  "reg(regs.regs:slc(regs.regs(4))#3.itm)" {D(6)} -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(regs.regs(3).sva)#11.itm}
load net {reg(regs.regs(3).sva#1).cse(117)} -pin  "reg(regs.regs:slc(regs.regs(4))#3.itm)" {D(7)} -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(regs.regs(3).sva)#11.itm}
load net {reg(regs.regs(3).sva#1).cse(118)} -pin  "reg(regs.regs:slc(regs.regs(4))#3.itm)" {D(8)} -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(regs.regs(3).sva)#11.itm}
load net {reg(regs.regs(3).sva#1).cse(119)} -pin  "reg(regs.regs:slc(regs.regs(4))#3.itm)" {D(9)} -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(regs.regs(3).sva)#11.itm}
load net {GND} -pin  "reg(regs.regs:slc(regs.regs(4))#3.itm)" {DRa(0)} -attr @path {/mean_vga/mean_vga:core/C0_10#1}
load net {GND} -pin  "reg(regs.regs:slc(regs.regs(4))#3.itm)" {DRa(1)} -attr @path {/mean_vga/mean_vga:core/C0_10#1}
load net {GND} -pin  "reg(regs.regs:slc(regs.regs(4))#3.itm)" {DRa(2)} -attr @path {/mean_vga/mean_vga:core/C0_10#1}
load net {GND} -pin  "reg(regs.regs:slc(regs.regs(4))#3.itm)" {DRa(3)} -attr @path {/mean_vga/mean_vga:core/C0_10#1}
load net {GND} -pin  "reg(regs.regs:slc(regs.regs(4))#3.itm)" {DRa(4)} -attr @path {/mean_vga/mean_vga:core/C0_10#1}
load net {GND} -pin  "reg(regs.regs:slc(regs.regs(4))#3.itm)" {DRa(5)} -attr @path {/mean_vga/mean_vga:core/C0_10#1}
load net {GND} -pin  "reg(regs.regs:slc(regs.regs(4))#3.itm)" {DRa(6)} -attr @path {/mean_vga/mean_vga:core/C0_10#1}
load net {GND} -pin  "reg(regs.regs:slc(regs.regs(4))#3.itm)" {DRa(7)} -attr @path {/mean_vga/mean_vga:core/C0_10#1}
load net {GND} -pin  "reg(regs.regs:slc(regs.regs(4))#3.itm)" {DRa(8)} -attr @path {/mean_vga/mean_vga:core/C0_10#1}
load net {GND} -pin  "reg(regs.regs:slc(regs.regs(4))#3.itm)" {DRa(9)} -attr @path {/mean_vga/mean_vga:core/C0_10#1}
load net {clk} -pin  "reg(regs.regs:slc(regs.regs(4))#3.itm)" {clk} -attr xrf 2315 -attr oid 362 -attr @path {/mean_vga/mean_vga:core/clk}
load net {en} -pin  "reg(regs.regs:slc(regs.regs(4))#3.itm)" {en(0)} -attr @path {/mean_vga/mean_vga:core/en}
load net {arst_n} -pin  "reg(regs.regs:slc(regs.regs(4))#3.itm)" {Ra(0)} -attr @path {/mean_vga/mean_vga:core/arst_n}
load net {regs.regs:slc(regs.regs(4))#3.itm(0)} -pin  "reg(regs.regs:slc(regs.regs(4))#3.itm)" {Z(0)} -attr vt d -attr @path {/mean_vga/mean_vga:core/regs.regs:slc(regs.regs(4))#3.itm}
load net {regs.regs:slc(regs.regs(4))#3.itm(1)} -pin  "reg(regs.regs:slc(regs.regs(4))#3.itm)" {Z(1)} -attr vt d -attr @path {/mean_vga/mean_vga:core/regs.regs:slc(regs.regs(4))#3.itm}
load net {regs.regs:slc(regs.regs(4))#3.itm(2)} -pin  "reg(regs.regs:slc(regs.regs(4))#3.itm)" {Z(2)} -attr vt d -attr @path {/mean_vga/mean_vga:core/regs.regs:slc(regs.regs(4))#3.itm}
load net {regs.regs:slc(regs.regs(4))#3.itm(3)} -pin  "reg(regs.regs:slc(regs.regs(4))#3.itm)" {Z(3)} -attr vt d -attr @path {/mean_vga/mean_vga:core/regs.regs:slc(regs.regs(4))#3.itm}
load net {regs.regs:slc(regs.regs(4))#3.itm(4)} -pin  "reg(regs.regs:slc(regs.regs(4))#3.itm)" {Z(4)} -attr vt d -attr @path {/mean_vga/mean_vga:core/regs.regs:slc(regs.regs(4))#3.itm}
load net {regs.regs:slc(regs.regs(4))#3.itm(5)} -pin  "reg(regs.regs:slc(regs.regs(4))#3.itm)" {Z(5)} -attr vt d -attr @path {/mean_vga/mean_vga:core/regs.regs:slc(regs.regs(4))#3.itm}
load net {regs.regs:slc(regs.regs(4))#3.itm(6)} -pin  "reg(regs.regs:slc(regs.regs(4))#3.itm)" {Z(6)} -attr vt d -attr @path {/mean_vga/mean_vga:core/regs.regs:slc(regs.regs(4))#3.itm}
load net {regs.regs:slc(regs.regs(4))#3.itm(7)} -pin  "reg(regs.regs:slc(regs.regs(4))#3.itm)" {Z(7)} -attr vt d -attr @path {/mean_vga/mean_vga:core/regs.regs:slc(regs.regs(4))#3.itm}
load net {regs.regs:slc(regs.regs(4))#3.itm(8)} -pin  "reg(regs.regs:slc(regs.regs(4))#3.itm)" {Z(8)} -attr vt d -attr @path {/mean_vga/mean_vga:core/regs.regs:slc(regs.regs(4))#3.itm}
load net {regs.regs:slc(regs.regs(4))#3.itm(9)} -pin  "reg(regs.regs:slc(regs.regs(4))#3.itm)" {Z(9)} -attr vt d -attr @path {/mean_vga/mean_vga:core/regs.regs:slc(regs.regs(4))#3.itm}
load inst "reg(regs.regs:slc(regs.regs(4))#4.itm)" "reg(10,1,1,-1,0)" "INTERFACE" -attr xrf 2316 -attr oid 363 -attr vt d -attr @path {/mean_vga/mean_vga:core/reg(regs.regs:slc(regs.regs(4))#4.itm)}
load net {reg(regs.regs(3).sva#1).cse(140)} -pin  "reg(regs.regs:slc(regs.regs(4))#4.itm)" {D(0)} -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(regs.regs(3).sva)#10.itm}
load net {reg(regs.regs(3).sva#1).cse(141)} -pin  "reg(regs.regs:slc(regs.regs(4))#4.itm)" {D(1)} -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(regs.regs(3).sva)#10.itm}
load net {reg(regs.regs(3).sva#1).cse(142)} -pin  "reg(regs.regs:slc(regs.regs(4))#4.itm)" {D(2)} -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(regs.regs(3).sva)#10.itm}
load net {reg(regs.regs(3).sva#1).cse(143)} -pin  "reg(regs.regs:slc(regs.regs(4))#4.itm)" {D(3)} -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(regs.regs(3).sva)#10.itm}
load net {reg(regs.regs(3).sva#1).cse(144)} -pin  "reg(regs.regs:slc(regs.regs(4))#4.itm)" {D(4)} -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(regs.regs(3).sva)#10.itm}
load net {reg(regs.regs(3).sva#1).cse(145)} -pin  "reg(regs.regs:slc(regs.regs(4))#4.itm)" {D(5)} -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(regs.regs(3).sva)#10.itm}
load net {reg(regs.regs(3).sva#1).cse(146)} -pin  "reg(regs.regs:slc(regs.regs(4))#4.itm)" {D(6)} -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(regs.regs(3).sva)#10.itm}
load net {reg(regs.regs(3).sva#1).cse(147)} -pin  "reg(regs.regs:slc(regs.regs(4))#4.itm)" {D(7)} -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(regs.regs(3).sva)#10.itm}
load net {reg(regs.regs(3).sva#1).cse(148)} -pin  "reg(regs.regs:slc(regs.regs(4))#4.itm)" {D(8)} -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(regs.regs(3).sva)#10.itm}
load net {reg(regs.regs(3).sva#1).cse(149)} -pin  "reg(regs.regs:slc(regs.regs(4))#4.itm)" {D(9)} -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(regs.regs(3).sva)#10.itm}
load net {GND} -pin  "reg(regs.regs:slc(regs.regs(4))#4.itm)" {DRa(0)} -attr @path {/mean_vga/mean_vga:core/C0_10#1}
load net {GND} -pin  "reg(regs.regs:slc(regs.regs(4))#4.itm)" {DRa(1)} -attr @path {/mean_vga/mean_vga:core/C0_10#1}
load net {GND} -pin  "reg(regs.regs:slc(regs.regs(4))#4.itm)" {DRa(2)} -attr @path {/mean_vga/mean_vga:core/C0_10#1}
load net {GND} -pin  "reg(regs.regs:slc(regs.regs(4))#4.itm)" {DRa(3)} -attr @path {/mean_vga/mean_vga:core/C0_10#1}
load net {GND} -pin  "reg(regs.regs:slc(regs.regs(4))#4.itm)" {DRa(4)} -attr @path {/mean_vga/mean_vga:core/C0_10#1}
load net {GND} -pin  "reg(regs.regs:slc(regs.regs(4))#4.itm)" {DRa(5)} -attr @path {/mean_vga/mean_vga:core/C0_10#1}
load net {GND} -pin  "reg(regs.regs:slc(regs.regs(4))#4.itm)" {DRa(6)} -attr @path {/mean_vga/mean_vga:core/C0_10#1}
load net {GND} -pin  "reg(regs.regs:slc(regs.regs(4))#4.itm)" {DRa(7)} -attr @path {/mean_vga/mean_vga:core/C0_10#1}
load net {GND} -pin  "reg(regs.regs:slc(regs.regs(4))#4.itm)" {DRa(8)} -attr @path {/mean_vga/mean_vga:core/C0_10#1}
load net {GND} -pin  "reg(regs.regs:slc(regs.regs(4))#4.itm)" {DRa(9)} -attr @path {/mean_vga/mean_vga:core/C0_10#1}
load net {clk} -pin  "reg(regs.regs:slc(regs.regs(4))#4.itm)" {clk} -attr xrf 2317 -attr oid 364 -attr @path {/mean_vga/mean_vga:core/clk}
load net {en} -pin  "reg(regs.regs:slc(regs.regs(4))#4.itm)" {en(0)} -attr @path {/mean_vga/mean_vga:core/en}
load net {arst_n} -pin  "reg(regs.regs:slc(regs.regs(4))#4.itm)" {Ra(0)} -attr @path {/mean_vga/mean_vga:core/arst_n}
load net {regs.regs:slc(regs.regs(4))#4.itm(0)} -pin  "reg(regs.regs:slc(regs.regs(4))#4.itm)" {Z(0)} -attr vt d -attr @path {/mean_vga/mean_vga:core/regs.regs:slc(regs.regs(4))#4.itm}
load net {regs.regs:slc(regs.regs(4))#4.itm(1)} -pin  "reg(regs.regs:slc(regs.regs(4))#4.itm)" {Z(1)} -attr vt d -attr @path {/mean_vga/mean_vga:core/regs.regs:slc(regs.regs(4))#4.itm}
load net {regs.regs:slc(regs.regs(4))#4.itm(2)} -pin  "reg(regs.regs:slc(regs.regs(4))#4.itm)" {Z(2)} -attr vt d -attr @path {/mean_vga/mean_vga:core/regs.regs:slc(regs.regs(4))#4.itm}
load net {regs.regs:slc(regs.regs(4))#4.itm(3)} -pin  "reg(regs.regs:slc(regs.regs(4))#4.itm)" {Z(3)} -attr vt d -attr @path {/mean_vga/mean_vga:core/regs.regs:slc(regs.regs(4))#4.itm}
load net {regs.regs:slc(regs.regs(4))#4.itm(4)} -pin  "reg(regs.regs:slc(regs.regs(4))#4.itm)" {Z(4)} -attr vt d -attr @path {/mean_vga/mean_vga:core/regs.regs:slc(regs.regs(4))#4.itm}
load net {regs.regs:slc(regs.regs(4))#4.itm(5)} -pin  "reg(regs.regs:slc(regs.regs(4))#4.itm)" {Z(5)} -attr vt d -attr @path {/mean_vga/mean_vga:core/regs.regs:slc(regs.regs(4))#4.itm}
load net {regs.regs:slc(regs.regs(4))#4.itm(6)} -pin  "reg(regs.regs:slc(regs.regs(4))#4.itm)" {Z(6)} -attr vt d -attr @path {/mean_vga/mean_vga:core/regs.regs:slc(regs.regs(4))#4.itm}
load net {regs.regs:slc(regs.regs(4))#4.itm(7)} -pin  "reg(regs.regs:slc(regs.regs(4))#4.itm)" {Z(7)} -attr vt d -attr @path {/mean_vga/mean_vga:core/regs.regs:slc(regs.regs(4))#4.itm}
load net {regs.regs:slc(regs.regs(4))#4.itm(8)} -pin  "reg(regs.regs:slc(regs.regs(4))#4.itm)" {Z(8)} -attr vt d -attr @path {/mean_vga/mean_vga:core/regs.regs:slc(regs.regs(4))#4.itm}
load net {regs.regs:slc(regs.regs(4))#4.itm(9)} -pin  "reg(regs.regs:slc(regs.regs(4))#4.itm)" {Z(9)} -attr vt d -attr @path {/mean_vga/mean_vga:core/regs.regs:slc(regs.regs(4))#4.itm}
load inst "ACC1:acc#39" "add(10,0,10,0,11)" "INTERFACE" -attr xrf 2318 -attr oid 365 -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#39} -attr area 11.241230 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(10,0,10,0,11)"
load net {reg(regs.regs(2).sva#1).cse(50)} -pin  "ACC1:acc#39" {A(0)} -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(regs.regs(2).sva#1)#10.itm}
load net {reg(regs.regs(2).sva#1).cse(51)} -pin  "ACC1:acc#39" {A(1)} -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(regs.regs(2).sva#1)#10.itm}
load net {reg(regs.regs(2).sva#1).cse(52)} -pin  "ACC1:acc#39" {A(2)} -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(regs.regs(2).sva#1)#10.itm}
load net {reg(regs.regs(2).sva#1).cse(53)} -pin  "ACC1:acc#39" {A(3)} -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(regs.regs(2).sva#1)#10.itm}
load net {reg(regs.regs(2).sva#1).cse(54)} -pin  "ACC1:acc#39" {A(4)} -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(regs.regs(2).sva#1)#10.itm}
load net {reg(regs.regs(2).sva#1).cse(55)} -pin  "ACC1:acc#39" {A(5)} -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(regs.regs(2).sva#1)#10.itm}
load net {reg(regs.regs(2).sva#1).cse(56)} -pin  "ACC1:acc#39" {A(6)} -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(regs.regs(2).sva#1)#10.itm}
load net {reg(regs.regs(2).sva#1).cse(57)} -pin  "ACC1:acc#39" {A(7)} -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(regs.regs(2).sva#1)#10.itm}
load net {reg(regs.regs(2).sva#1).cse(58)} -pin  "ACC1:acc#39" {A(8)} -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(regs.regs(2).sva#1)#10.itm}
load net {reg(regs.regs(2).sva#1).cse(59)} -pin  "ACC1:acc#39" {A(9)} -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(regs.regs(2).sva#1)#10.itm}
load net {reg(regs.regs(2).sva#1).cse(80)} -pin  "ACC1:acc#39" {B(0)} -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(regs.regs(2).sva#1)#11.itm}
load net {reg(regs.regs(2).sva#1).cse(81)} -pin  "ACC1:acc#39" {B(1)} -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(regs.regs(2).sva#1)#11.itm}
load net {reg(regs.regs(2).sva#1).cse(82)} -pin  "ACC1:acc#39" {B(2)} -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(regs.regs(2).sva#1)#11.itm}
load net {reg(regs.regs(2).sva#1).cse(83)} -pin  "ACC1:acc#39" {B(3)} -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(regs.regs(2).sva#1)#11.itm}
load net {reg(regs.regs(2).sva#1).cse(84)} -pin  "ACC1:acc#39" {B(4)} -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(regs.regs(2).sva#1)#11.itm}
load net {reg(regs.regs(2).sva#1).cse(85)} -pin  "ACC1:acc#39" {B(5)} -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(regs.regs(2).sva#1)#11.itm}
load net {reg(regs.regs(2).sva#1).cse(86)} -pin  "ACC1:acc#39" {B(6)} -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(regs.regs(2).sva#1)#11.itm}
load net {reg(regs.regs(2).sva#1).cse(87)} -pin  "ACC1:acc#39" {B(7)} -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(regs.regs(2).sva#1)#11.itm}
load net {reg(regs.regs(2).sva#1).cse(88)} -pin  "ACC1:acc#39" {B(8)} -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(regs.regs(2).sva#1)#11.itm}
load net {reg(regs.regs(2).sva#1).cse(89)} -pin  "ACC1:acc#39" {B(9)} -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(regs.regs(2).sva#1)#11.itm}
load net {ACC1:acc#39.itm(0)} -pin  "ACC1:acc#39" {Z(0)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#39.itm}
load net {ACC1:acc#39.itm(1)} -pin  "ACC1:acc#39" {Z(1)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#39.itm}
load net {ACC1:acc#39.itm(2)} -pin  "ACC1:acc#39" {Z(2)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#39.itm}
load net {ACC1:acc#39.itm(3)} -pin  "ACC1:acc#39" {Z(3)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#39.itm}
load net {ACC1:acc#39.itm(4)} -pin  "ACC1:acc#39" {Z(4)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#39.itm}
load net {ACC1:acc#39.itm(5)} -pin  "ACC1:acc#39" {Z(5)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#39.itm}
load net {ACC1:acc#39.itm(6)} -pin  "ACC1:acc#39" {Z(6)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#39.itm}
load net {ACC1:acc#39.itm(7)} -pin  "ACC1:acc#39" {Z(7)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#39.itm}
load net {ACC1:acc#39.itm(8)} -pin  "ACC1:acc#39" {Z(8)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#39.itm}
load net {ACC1:acc#39.itm(9)} -pin  "ACC1:acc#39" {Z(9)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#39.itm}
load net {ACC1:acc#39.itm(10)} -pin  "ACC1:acc#39" {Z(10)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#39.itm}
load inst "ACC1:acc#38" "add(10,0,10,0,11)" "INTERFACE" -attr xrf 2319 -attr oid 366 -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#38} -attr area 11.241230 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(10,0,10,0,11)"
load net {reg(regs.regs(2).sva#1).cse(110)} -pin  "ACC1:acc#38" {A(0)} -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(regs.regs(2).sva#1)#12.itm}
load net {reg(regs.regs(2).sva#1).cse(111)} -pin  "ACC1:acc#38" {A(1)} -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(regs.regs(2).sva#1)#12.itm}
load net {reg(regs.regs(2).sva#1).cse(112)} -pin  "ACC1:acc#38" {A(2)} -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(regs.regs(2).sva#1)#12.itm}
load net {reg(regs.regs(2).sva#1).cse(113)} -pin  "ACC1:acc#38" {A(3)} -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(regs.regs(2).sva#1)#12.itm}
load net {reg(regs.regs(2).sva#1).cse(114)} -pin  "ACC1:acc#38" {A(4)} -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(regs.regs(2).sva#1)#12.itm}
load net {reg(regs.regs(2).sva#1).cse(115)} -pin  "ACC1:acc#38" {A(5)} -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(regs.regs(2).sva#1)#12.itm}
load net {reg(regs.regs(2).sva#1).cse(116)} -pin  "ACC1:acc#38" {A(6)} -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(regs.regs(2).sva#1)#12.itm}
load net {reg(regs.regs(2).sva#1).cse(117)} -pin  "ACC1:acc#38" {A(7)} -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(regs.regs(2).sva#1)#12.itm}
load net {reg(regs.regs(2).sva#1).cse(118)} -pin  "ACC1:acc#38" {A(8)} -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(regs.regs(2).sva#1)#12.itm}
load net {reg(regs.regs(2).sva#1).cse(119)} -pin  "ACC1:acc#38" {A(9)} -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(regs.regs(2).sva#1)#12.itm}
load net {reg(regs.regs(2).sva#1).cse(140)} -pin  "ACC1:acc#38" {B(0)} -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(regs.regs(2).sva#1)#13.itm}
load net {reg(regs.regs(2).sva#1).cse(141)} -pin  "ACC1:acc#38" {B(1)} -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(regs.regs(2).sva#1)#13.itm}
load net {reg(regs.regs(2).sva#1).cse(142)} -pin  "ACC1:acc#38" {B(2)} -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(regs.regs(2).sva#1)#13.itm}
load net {reg(regs.regs(2).sva#1).cse(143)} -pin  "ACC1:acc#38" {B(3)} -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(regs.regs(2).sva#1)#13.itm}
load net {reg(regs.regs(2).sva#1).cse(144)} -pin  "ACC1:acc#38" {B(4)} -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(regs.regs(2).sva#1)#13.itm}
load net {reg(regs.regs(2).sva#1).cse(145)} -pin  "ACC1:acc#38" {B(5)} -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(regs.regs(2).sva#1)#13.itm}
load net {reg(regs.regs(2).sva#1).cse(146)} -pin  "ACC1:acc#38" {B(6)} -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(regs.regs(2).sva#1)#13.itm}
load net {reg(regs.regs(2).sva#1).cse(147)} -pin  "ACC1:acc#38" {B(7)} -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(regs.regs(2).sva#1)#13.itm}
load net {reg(regs.regs(2).sva#1).cse(148)} -pin  "ACC1:acc#38" {B(8)} -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(regs.regs(2).sva#1)#13.itm}
load net {reg(regs.regs(2).sva#1).cse(149)} -pin  "ACC1:acc#38" {B(9)} -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(regs.regs(2).sva#1)#13.itm}
load net {ACC1:acc#38.itm(0)} -pin  "ACC1:acc#38" {Z(0)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#38.itm}
load net {ACC1:acc#38.itm(1)} -pin  "ACC1:acc#38" {Z(1)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#38.itm}
load net {ACC1:acc#38.itm(2)} -pin  "ACC1:acc#38" {Z(2)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#38.itm}
load net {ACC1:acc#38.itm(3)} -pin  "ACC1:acc#38" {Z(3)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#38.itm}
load net {ACC1:acc#38.itm(4)} -pin  "ACC1:acc#38" {Z(4)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#38.itm}
load net {ACC1:acc#38.itm(5)} -pin  "ACC1:acc#38" {Z(5)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#38.itm}
load net {ACC1:acc#38.itm(6)} -pin  "ACC1:acc#38" {Z(6)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#38.itm}
load net {ACC1:acc#38.itm(7)} -pin  "ACC1:acc#38" {Z(7)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#38.itm}
load net {ACC1:acc#38.itm(8)} -pin  "ACC1:acc#38" {Z(8)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#38.itm}
load net {ACC1:acc#38.itm(9)} -pin  "ACC1:acc#38" {Z(9)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#38.itm}
load net {ACC1:acc#38.itm(10)} -pin  "ACC1:acc#38" {Z(10)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#38.itm}
load inst "ACC1:acc#47" "add(11,0,11,0,12)" "INTERFACE" -attr xrf 2320 -attr oid 367 -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#47} -attr area 12.232538 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(11,0,11,0,12)"
load net {ACC1:acc#39.itm(0)} -pin  "ACC1:acc#47" {A(0)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#39.itm}
load net {ACC1:acc#39.itm(1)} -pin  "ACC1:acc#47" {A(1)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#39.itm}
load net {ACC1:acc#39.itm(2)} -pin  "ACC1:acc#47" {A(2)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#39.itm}
load net {ACC1:acc#39.itm(3)} -pin  "ACC1:acc#47" {A(3)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#39.itm}
load net {ACC1:acc#39.itm(4)} -pin  "ACC1:acc#47" {A(4)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#39.itm}
load net {ACC1:acc#39.itm(5)} -pin  "ACC1:acc#47" {A(5)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#39.itm}
load net {ACC1:acc#39.itm(6)} -pin  "ACC1:acc#47" {A(6)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#39.itm}
load net {ACC1:acc#39.itm(7)} -pin  "ACC1:acc#47" {A(7)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#39.itm}
load net {ACC1:acc#39.itm(8)} -pin  "ACC1:acc#47" {A(8)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#39.itm}
load net {ACC1:acc#39.itm(9)} -pin  "ACC1:acc#47" {A(9)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#39.itm}
load net {ACC1:acc#39.itm(10)} -pin  "ACC1:acc#47" {A(10)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#39.itm}
load net {ACC1:acc#38.itm(0)} -pin  "ACC1:acc#47" {B(0)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#38.itm}
load net {ACC1:acc#38.itm(1)} -pin  "ACC1:acc#47" {B(1)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#38.itm}
load net {ACC1:acc#38.itm(2)} -pin  "ACC1:acc#47" {B(2)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#38.itm}
load net {ACC1:acc#38.itm(3)} -pin  "ACC1:acc#47" {B(3)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#38.itm}
load net {ACC1:acc#38.itm(4)} -pin  "ACC1:acc#47" {B(4)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#38.itm}
load net {ACC1:acc#38.itm(5)} -pin  "ACC1:acc#47" {B(5)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#38.itm}
load net {ACC1:acc#38.itm(6)} -pin  "ACC1:acc#47" {B(6)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#38.itm}
load net {ACC1:acc#38.itm(7)} -pin  "ACC1:acc#47" {B(7)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#38.itm}
load net {ACC1:acc#38.itm(8)} -pin  "ACC1:acc#47" {B(8)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#38.itm}
load net {ACC1:acc#38.itm(9)} -pin  "ACC1:acc#47" {B(9)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#38.itm}
load net {ACC1:acc#38.itm(10)} -pin  "ACC1:acc#47" {B(10)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#38.itm}
load net {ACC1:acc#47.itm(0)} -pin  "ACC1:acc#47" {Z(0)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#47.itm}
load net {ACC1:acc#47.itm(1)} -pin  "ACC1:acc#47" {Z(1)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#47.itm}
load net {ACC1:acc#47.itm(2)} -pin  "ACC1:acc#47" {Z(2)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#47.itm}
load net {ACC1:acc#47.itm(3)} -pin  "ACC1:acc#47" {Z(3)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#47.itm}
load net {ACC1:acc#47.itm(4)} -pin  "ACC1:acc#47" {Z(4)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#47.itm}
load net {ACC1:acc#47.itm(5)} -pin  "ACC1:acc#47" {Z(5)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#47.itm}
load net {ACC1:acc#47.itm(6)} -pin  "ACC1:acc#47" {Z(6)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#47.itm}
load net {ACC1:acc#47.itm(7)} -pin  "ACC1:acc#47" {Z(7)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#47.itm}
load net {ACC1:acc#47.itm(8)} -pin  "ACC1:acc#47" {Z(8)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#47.itm}
load net {ACC1:acc#47.itm(9)} -pin  "ACC1:acc#47" {Z(9)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#47.itm}
load net {ACC1:acc#47.itm(10)} -pin  "ACC1:acc#47" {Z(10)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#47.itm}
load net {ACC1:acc#47.itm(11)} -pin  "ACC1:acc#47" {Z(11)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#47.itm}
load inst "ACC1:acc#37" "add(10,0,10,0,11)" "INTERFACE" -attr xrf 2321 -attr oid 368 -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#37} -attr area 11.241230 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(10,0,10,0,11)"
load net {reg(regs.regs(3).sva#1).cse(20)} -pin  "ACC1:acc#37" {A(0)} -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(regs.regs(3).sva#1)#10.itm}
load net {reg(regs.regs(3).sva#1).cse(21)} -pin  "ACC1:acc#37" {A(1)} -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(regs.regs(3).sva#1)#10.itm}
load net {reg(regs.regs(3).sva#1).cse(22)} -pin  "ACC1:acc#37" {A(2)} -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(regs.regs(3).sva#1)#10.itm}
load net {reg(regs.regs(3).sva#1).cse(23)} -pin  "ACC1:acc#37" {A(3)} -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(regs.regs(3).sva#1)#10.itm}
load net {reg(regs.regs(3).sva#1).cse(24)} -pin  "ACC1:acc#37" {A(4)} -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(regs.regs(3).sva#1)#10.itm}
load net {reg(regs.regs(3).sva#1).cse(25)} -pin  "ACC1:acc#37" {A(5)} -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(regs.regs(3).sva#1)#10.itm}
load net {reg(regs.regs(3).sva#1).cse(26)} -pin  "ACC1:acc#37" {A(6)} -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(regs.regs(3).sva#1)#10.itm}
load net {reg(regs.regs(3).sva#1).cse(27)} -pin  "ACC1:acc#37" {A(7)} -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(regs.regs(3).sva#1)#10.itm}
load net {reg(regs.regs(3).sva#1).cse(28)} -pin  "ACC1:acc#37" {A(8)} -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(regs.regs(3).sva#1)#10.itm}
load net {reg(regs.regs(3).sva#1).cse(29)} -pin  "ACC1:acc#37" {A(9)} -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(regs.regs(3).sva#1)#10.itm}
load net {reg(regs.regs(3).sva#1).cse(50)} -pin  "ACC1:acc#37" {B(0)} -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(regs.regs(3).sva#1)#11.itm}
load net {reg(regs.regs(3).sva#1).cse(51)} -pin  "ACC1:acc#37" {B(1)} -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(regs.regs(3).sva#1)#11.itm}
load net {reg(regs.regs(3).sva#1).cse(52)} -pin  "ACC1:acc#37" {B(2)} -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(regs.regs(3).sva#1)#11.itm}
load net {reg(regs.regs(3).sva#1).cse(53)} -pin  "ACC1:acc#37" {B(3)} -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(regs.regs(3).sva#1)#11.itm}
load net {reg(regs.regs(3).sva#1).cse(54)} -pin  "ACC1:acc#37" {B(4)} -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(regs.regs(3).sva#1)#11.itm}
load net {reg(regs.regs(3).sva#1).cse(55)} -pin  "ACC1:acc#37" {B(5)} -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(regs.regs(3).sva#1)#11.itm}
load net {reg(regs.regs(3).sva#1).cse(56)} -pin  "ACC1:acc#37" {B(6)} -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(regs.regs(3).sva#1)#11.itm}
load net {reg(regs.regs(3).sva#1).cse(57)} -pin  "ACC1:acc#37" {B(7)} -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(regs.regs(3).sva#1)#11.itm}
load net {reg(regs.regs(3).sva#1).cse(58)} -pin  "ACC1:acc#37" {B(8)} -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(regs.regs(3).sva#1)#11.itm}
load net {reg(regs.regs(3).sva#1).cse(59)} -pin  "ACC1:acc#37" {B(9)} -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(regs.regs(3).sva#1)#11.itm}
load net {ACC1:acc#37.itm(0)} -pin  "ACC1:acc#37" {Z(0)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#37.itm}
load net {ACC1:acc#37.itm(1)} -pin  "ACC1:acc#37" {Z(1)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#37.itm}
load net {ACC1:acc#37.itm(2)} -pin  "ACC1:acc#37" {Z(2)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#37.itm}
load net {ACC1:acc#37.itm(3)} -pin  "ACC1:acc#37" {Z(3)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#37.itm}
load net {ACC1:acc#37.itm(4)} -pin  "ACC1:acc#37" {Z(4)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#37.itm}
load net {ACC1:acc#37.itm(5)} -pin  "ACC1:acc#37" {Z(5)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#37.itm}
load net {ACC1:acc#37.itm(6)} -pin  "ACC1:acc#37" {Z(6)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#37.itm}
load net {ACC1:acc#37.itm(7)} -pin  "ACC1:acc#37" {Z(7)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#37.itm}
load net {ACC1:acc#37.itm(8)} -pin  "ACC1:acc#37" {Z(8)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#37.itm}
load net {ACC1:acc#37.itm(9)} -pin  "ACC1:acc#37" {Z(9)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#37.itm}
load net {ACC1:acc#37.itm(10)} -pin  "ACC1:acc#37" {Z(10)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#37.itm}
load inst "ACC1:acc#36" "add(10,0,10,0,11)" "INTERFACE" -attr xrf 2322 -attr oid 369 -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#36} -attr area 11.241230 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(10,0,10,0,11)"
load net {reg(regs.regs(3).sva#1).cse(80)} -pin  "ACC1:acc#36" {A(0)} -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(regs.regs(3).sva#1)#12.itm}
load net {reg(regs.regs(3).sva#1).cse(81)} -pin  "ACC1:acc#36" {A(1)} -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(regs.regs(3).sva#1)#12.itm}
load net {reg(regs.regs(3).sva#1).cse(82)} -pin  "ACC1:acc#36" {A(2)} -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(regs.regs(3).sva#1)#12.itm}
load net {reg(regs.regs(3).sva#1).cse(83)} -pin  "ACC1:acc#36" {A(3)} -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(regs.regs(3).sva#1)#12.itm}
load net {reg(regs.regs(3).sva#1).cse(84)} -pin  "ACC1:acc#36" {A(4)} -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(regs.regs(3).sva#1)#12.itm}
load net {reg(regs.regs(3).sva#1).cse(85)} -pin  "ACC1:acc#36" {A(5)} -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(regs.regs(3).sva#1)#12.itm}
load net {reg(regs.regs(3).sva#1).cse(86)} -pin  "ACC1:acc#36" {A(6)} -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(regs.regs(3).sva#1)#12.itm}
load net {reg(regs.regs(3).sva#1).cse(87)} -pin  "ACC1:acc#36" {A(7)} -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(regs.regs(3).sva#1)#12.itm}
load net {reg(regs.regs(3).sva#1).cse(88)} -pin  "ACC1:acc#36" {A(8)} -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(regs.regs(3).sva#1)#12.itm}
load net {reg(regs.regs(3).sva#1).cse(89)} -pin  "ACC1:acc#36" {A(9)} -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(regs.regs(3).sva#1)#12.itm}
load net {reg(regs.regs(3).sva#1).cse(110)} -pin  "ACC1:acc#36" {B(0)} -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(regs.regs(3).sva#1)#13.itm}
load net {reg(regs.regs(3).sva#1).cse(111)} -pin  "ACC1:acc#36" {B(1)} -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(regs.regs(3).sva#1)#13.itm}
load net {reg(regs.regs(3).sva#1).cse(112)} -pin  "ACC1:acc#36" {B(2)} -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(regs.regs(3).sva#1)#13.itm}
load net {reg(regs.regs(3).sva#1).cse(113)} -pin  "ACC1:acc#36" {B(3)} -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(regs.regs(3).sva#1)#13.itm}
load net {reg(regs.regs(3).sva#1).cse(114)} -pin  "ACC1:acc#36" {B(4)} -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(regs.regs(3).sva#1)#13.itm}
load net {reg(regs.regs(3).sva#1).cse(115)} -pin  "ACC1:acc#36" {B(5)} -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(regs.regs(3).sva#1)#13.itm}
load net {reg(regs.regs(3).sva#1).cse(116)} -pin  "ACC1:acc#36" {B(6)} -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(regs.regs(3).sva#1)#13.itm}
load net {reg(regs.regs(3).sva#1).cse(117)} -pin  "ACC1:acc#36" {B(7)} -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(regs.regs(3).sva#1)#13.itm}
load net {reg(regs.regs(3).sva#1).cse(118)} -pin  "ACC1:acc#36" {B(8)} -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(regs.regs(3).sva#1)#13.itm}
load net {reg(regs.regs(3).sva#1).cse(119)} -pin  "ACC1:acc#36" {B(9)} -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(regs.regs(3).sva#1)#13.itm}
load net {ACC1:acc#36.itm(0)} -pin  "ACC1:acc#36" {Z(0)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#36.itm}
load net {ACC1:acc#36.itm(1)} -pin  "ACC1:acc#36" {Z(1)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#36.itm}
load net {ACC1:acc#36.itm(2)} -pin  "ACC1:acc#36" {Z(2)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#36.itm}
load net {ACC1:acc#36.itm(3)} -pin  "ACC1:acc#36" {Z(3)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#36.itm}
load net {ACC1:acc#36.itm(4)} -pin  "ACC1:acc#36" {Z(4)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#36.itm}
load net {ACC1:acc#36.itm(5)} -pin  "ACC1:acc#36" {Z(5)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#36.itm}
load net {ACC1:acc#36.itm(6)} -pin  "ACC1:acc#36" {Z(6)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#36.itm}
load net {ACC1:acc#36.itm(7)} -pin  "ACC1:acc#36" {Z(7)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#36.itm}
load net {ACC1:acc#36.itm(8)} -pin  "ACC1:acc#36" {Z(8)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#36.itm}
load net {ACC1:acc#36.itm(9)} -pin  "ACC1:acc#36" {Z(9)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#36.itm}
load net {ACC1:acc#36.itm(10)} -pin  "ACC1:acc#36" {Z(10)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#36.itm}
load inst "ACC1:acc#46" "add(11,0,11,0,12)" "INTERFACE" -attr xrf 2323 -attr oid 370 -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#46} -attr area 12.232538 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(11,0,11,0,12)"
load net {ACC1:acc#37.itm(0)} -pin  "ACC1:acc#46" {A(0)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#37.itm}
load net {ACC1:acc#37.itm(1)} -pin  "ACC1:acc#46" {A(1)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#37.itm}
load net {ACC1:acc#37.itm(2)} -pin  "ACC1:acc#46" {A(2)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#37.itm}
load net {ACC1:acc#37.itm(3)} -pin  "ACC1:acc#46" {A(3)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#37.itm}
load net {ACC1:acc#37.itm(4)} -pin  "ACC1:acc#46" {A(4)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#37.itm}
load net {ACC1:acc#37.itm(5)} -pin  "ACC1:acc#46" {A(5)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#37.itm}
load net {ACC1:acc#37.itm(6)} -pin  "ACC1:acc#46" {A(6)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#37.itm}
load net {ACC1:acc#37.itm(7)} -pin  "ACC1:acc#46" {A(7)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#37.itm}
load net {ACC1:acc#37.itm(8)} -pin  "ACC1:acc#46" {A(8)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#37.itm}
load net {ACC1:acc#37.itm(9)} -pin  "ACC1:acc#46" {A(9)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#37.itm}
load net {ACC1:acc#37.itm(10)} -pin  "ACC1:acc#46" {A(10)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#37.itm}
load net {ACC1:acc#36.itm(0)} -pin  "ACC1:acc#46" {B(0)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#36.itm}
load net {ACC1:acc#36.itm(1)} -pin  "ACC1:acc#46" {B(1)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#36.itm}
load net {ACC1:acc#36.itm(2)} -pin  "ACC1:acc#46" {B(2)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#36.itm}
load net {ACC1:acc#36.itm(3)} -pin  "ACC1:acc#46" {B(3)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#36.itm}
load net {ACC1:acc#36.itm(4)} -pin  "ACC1:acc#46" {B(4)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#36.itm}
load net {ACC1:acc#36.itm(5)} -pin  "ACC1:acc#46" {B(5)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#36.itm}
load net {ACC1:acc#36.itm(6)} -pin  "ACC1:acc#46" {B(6)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#36.itm}
load net {ACC1:acc#36.itm(7)} -pin  "ACC1:acc#46" {B(7)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#36.itm}
load net {ACC1:acc#36.itm(8)} -pin  "ACC1:acc#46" {B(8)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#36.itm}
load net {ACC1:acc#36.itm(9)} -pin  "ACC1:acc#46" {B(9)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#36.itm}
load net {ACC1:acc#36.itm(10)} -pin  "ACC1:acc#46" {B(10)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#36.itm}
load net {ACC1:acc#46.itm(0)} -pin  "ACC1:acc#46" {Z(0)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#46.itm}
load net {ACC1:acc#46.itm(1)} -pin  "ACC1:acc#46" {Z(1)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#46.itm}
load net {ACC1:acc#46.itm(2)} -pin  "ACC1:acc#46" {Z(2)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#46.itm}
load net {ACC1:acc#46.itm(3)} -pin  "ACC1:acc#46" {Z(3)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#46.itm}
load net {ACC1:acc#46.itm(4)} -pin  "ACC1:acc#46" {Z(4)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#46.itm}
load net {ACC1:acc#46.itm(5)} -pin  "ACC1:acc#46" {Z(5)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#46.itm}
load net {ACC1:acc#46.itm(6)} -pin  "ACC1:acc#46" {Z(6)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#46.itm}
load net {ACC1:acc#46.itm(7)} -pin  "ACC1:acc#46" {Z(7)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#46.itm}
load net {ACC1:acc#46.itm(8)} -pin  "ACC1:acc#46" {Z(8)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#46.itm}
load net {ACC1:acc#46.itm(9)} -pin  "ACC1:acc#46" {Z(9)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#46.itm}
load net {ACC1:acc#46.itm(10)} -pin  "ACC1:acc#46" {Z(10)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#46.itm}
load net {ACC1:acc#46.itm(11)} -pin  "ACC1:acc#46" {Z(11)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#46.itm}
load inst "ACC1:acc#51" "add(12,0,12,0,13)" "INTERFACE" -attr xrf 2324 -attr oid 371 -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#51} -attr area 13.223846 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(12,0,12,0,13)"
load net {ACC1:acc#47.itm(0)} -pin  "ACC1:acc#51" {A(0)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#47.itm}
load net {ACC1:acc#47.itm(1)} -pin  "ACC1:acc#51" {A(1)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#47.itm}
load net {ACC1:acc#47.itm(2)} -pin  "ACC1:acc#51" {A(2)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#47.itm}
load net {ACC1:acc#47.itm(3)} -pin  "ACC1:acc#51" {A(3)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#47.itm}
load net {ACC1:acc#47.itm(4)} -pin  "ACC1:acc#51" {A(4)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#47.itm}
load net {ACC1:acc#47.itm(5)} -pin  "ACC1:acc#51" {A(5)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#47.itm}
load net {ACC1:acc#47.itm(6)} -pin  "ACC1:acc#51" {A(6)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#47.itm}
load net {ACC1:acc#47.itm(7)} -pin  "ACC1:acc#51" {A(7)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#47.itm}
load net {ACC1:acc#47.itm(8)} -pin  "ACC1:acc#51" {A(8)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#47.itm}
load net {ACC1:acc#47.itm(9)} -pin  "ACC1:acc#51" {A(9)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#47.itm}
load net {ACC1:acc#47.itm(10)} -pin  "ACC1:acc#51" {A(10)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#47.itm}
load net {ACC1:acc#47.itm(11)} -pin  "ACC1:acc#51" {A(11)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#47.itm}
load net {ACC1:acc#46.itm(0)} -pin  "ACC1:acc#51" {B(0)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#46.itm}
load net {ACC1:acc#46.itm(1)} -pin  "ACC1:acc#51" {B(1)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#46.itm}
load net {ACC1:acc#46.itm(2)} -pin  "ACC1:acc#51" {B(2)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#46.itm}
load net {ACC1:acc#46.itm(3)} -pin  "ACC1:acc#51" {B(3)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#46.itm}
load net {ACC1:acc#46.itm(4)} -pin  "ACC1:acc#51" {B(4)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#46.itm}
load net {ACC1:acc#46.itm(5)} -pin  "ACC1:acc#51" {B(5)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#46.itm}
load net {ACC1:acc#46.itm(6)} -pin  "ACC1:acc#51" {B(6)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#46.itm}
load net {ACC1:acc#46.itm(7)} -pin  "ACC1:acc#51" {B(7)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#46.itm}
load net {ACC1:acc#46.itm(8)} -pin  "ACC1:acc#51" {B(8)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#46.itm}
load net {ACC1:acc#46.itm(9)} -pin  "ACC1:acc#51" {B(9)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#46.itm}
load net {ACC1:acc#46.itm(10)} -pin  "ACC1:acc#51" {B(10)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#46.itm}
load net {ACC1:acc#46.itm(11)} -pin  "ACC1:acc#51" {B(11)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#46.itm}
load net {ACC1:acc#51.itm(0)} -pin  "ACC1:acc#51" {Z(0)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#51.itm}
load net {ACC1:acc#51.itm(1)} -pin  "ACC1:acc#51" {Z(1)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#51.itm}
load net {ACC1:acc#51.itm(2)} -pin  "ACC1:acc#51" {Z(2)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#51.itm}
load net {ACC1:acc#51.itm(3)} -pin  "ACC1:acc#51" {Z(3)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#51.itm}
load net {ACC1:acc#51.itm(4)} -pin  "ACC1:acc#51" {Z(4)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#51.itm}
load net {ACC1:acc#51.itm(5)} -pin  "ACC1:acc#51" {Z(5)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#51.itm}
load net {ACC1:acc#51.itm(6)} -pin  "ACC1:acc#51" {Z(6)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#51.itm}
load net {ACC1:acc#51.itm(7)} -pin  "ACC1:acc#51" {Z(7)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#51.itm}
load net {ACC1:acc#51.itm(8)} -pin  "ACC1:acc#51" {Z(8)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#51.itm}
load net {ACC1:acc#51.itm(9)} -pin  "ACC1:acc#51" {Z(9)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#51.itm}
load net {ACC1:acc#51.itm(10)} -pin  "ACC1:acc#51" {Z(10)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#51.itm}
load net {ACC1:acc#51.itm(11)} -pin  "ACC1:acc#51" {Z(11)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#51.itm}
load net {ACC1:acc#51.itm(12)} -pin  "ACC1:acc#51" {Z(12)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#51.itm}
load inst "ACC1:acc#35" "add(10,0,10,0,11)" "INTERFACE" -attr xrf 2325 -attr oid 372 -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#35} -attr area 11.241230 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(10,0,10,0,11)"
load net {reg(regs.regs(3).sva#1).cse(140)} -pin  "ACC1:acc#35" {A(0)} -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(regs.regs(3).sva#1)#14.itm}
load net {reg(regs.regs(3).sva#1).cse(141)} -pin  "ACC1:acc#35" {A(1)} -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(regs.regs(3).sva#1)#14.itm}
load net {reg(regs.regs(3).sva#1).cse(142)} -pin  "ACC1:acc#35" {A(2)} -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(regs.regs(3).sva#1)#14.itm}
load net {reg(regs.regs(3).sva#1).cse(143)} -pin  "ACC1:acc#35" {A(3)} -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(regs.regs(3).sva#1)#14.itm}
load net {reg(regs.regs(3).sva#1).cse(144)} -pin  "ACC1:acc#35" {A(4)} -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(regs.regs(3).sva#1)#14.itm}
load net {reg(regs.regs(3).sva#1).cse(145)} -pin  "ACC1:acc#35" {A(5)} -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(regs.regs(3).sva#1)#14.itm}
load net {reg(regs.regs(3).sva#1).cse(146)} -pin  "ACC1:acc#35" {A(6)} -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(regs.regs(3).sva#1)#14.itm}
load net {reg(regs.regs(3).sva#1).cse(147)} -pin  "ACC1:acc#35" {A(7)} -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(regs.regs(3).sva#1)#14.itm}
load net {reg(regs.regs(3).sva#1).cse(148)} -pin  "ACC1:acc#35" {A(8)} -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(regs.regs(3).sva#1)#14.itm}
load net {reg(regs.regs(3).sva#1).cse(149)} -pin  "ACC1:acc#35" {A(9)} -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(regs.regs(3).sva#1)#14.itm}
load net {regs.regs:slc(regs.regs(4)).itm(0)} -pin  "ACC1:acc#35" {B(0)} -attr vt d -attr @path {/mean_vga/mean_vga:core/regs.regs:slc(regs.regs(4)).itm}
load net {regs.regs:slc(regs.regs(4)).itm(1)} -pin  "ACC1:acc#35" {B(1)} -attr vt d -attr @path {/mean_vga/mean_vga:core/regs.regs:slc(regs.regs(4)).itm}
load net {regs.regs:slc(regs.regs(4)).itm(2)} -pin  "ACC1:acc#35" {B(2)} -attr vt d -attr @path {/mean_vga/mean_vga:core/regs.regs:slc(regs.regs(4)).itm}
load net {regs.regs:slc(regs.regs(4)).itm(3)} -pin  "ACC1:acc#35" {B(3)} -attr vt d -attr @path {/mean_vga/mean_vga:core/regs.regs:slc(regs.regs(4)).itm}
load net {regs.regs:slc(regs.regs(4)).itm(4)} -pin  "ACC1:acc#35" {B(4)} -attr vt d -attr @path {/mean_vga/mean_vga:core/regs.regs:slc(regs.regs(4)).itm}
load net {regs.regs:slc(regs.regs(4)).itm(5)} -pin  "ACC1:acc#35" {B(5)} -attr vt d -attr @path {/mean_vga/mean_vga:core/regs.regs:slc(regs.regs(4)).itm}
load net {regs.regs:slc(regs.regs(4)).itm(6)} -pin  "ACC1:acc#35" {B(6)} -attr vt d -attr @path {/mean_vga/mean_vga:core/regs.regs:slc(regs.regs(4)).itm}
load net {regs.regs:slc(regs.regs(4)).itm(7)} -pin  "ACC1:acc#35" {B(7)} -attr vt d -attr @path {/mean_vga/mean_vga:core/regs.regs:slc(regs.regs(4)).itm}
load net {regs.regs:slc(regs.regs(4)).itm(8)} -pin  "ACC1:acc#35" {B(8)} -attr vt d -attr @path {/mean_vga/mean_vga:core/regs.regs:slc(regs.regs(4)).itm}
load net {regs.regs:slc(regs.regs(4)).itm(9)} -pin  "ACC1:acc#35" {B(9)} -attr vt d -attr @path {/mean_vga/mean_vga:core/regs.regs:slc(regs.regs(4)).itm}
load net {ACC1:acc#35.itm(0)} -pin  "ACC1:acc#35" {Z(0)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#35.itm}
load net {ACC1:acc#35.itm(1)} -pin  "ACC1:acc#35" {Z(1)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#35.itm}
load net {ACC1:acc#35.itm(2)} -pin  "ACC1:acc#35" {Z(2)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#35.itm}
load net {ACC1:acc#35.itm(3)} -pin  "ACC1:acc#35" {Z(3)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#35.itm}
load net {ACC1:acc#35.itm(4)} -pin  "ACC1:acc#35" {Z(4)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#35.itm}
load net {ACC1:acc#35.itm(5)} -pin  "ACC1:acc#35" {Z(5)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#35.itm}
load net {ACC1:acc#35.itm(6)} -pin  "ACC1:acc#35" {Z(6)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#35.itm}
load net {ACC1:acc#35.itm(7)} -pin  "ACC1:acc#35" {Z(7)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#35.itm}
load net {ACC1:acc#35.itm(8)} -pin  "ACC1:acc#35" {Z(8)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#35.itm}
load net {ACC1:acc#35.itm(9)} -pin  "ACC1:acc#35" {Z(9)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#35.itm}
load net {ACC1:acc#35.itm(10)} -pin  "ACC1:acc#35" {Z(10)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#35.itm}
load inst "ACC1:acc#34" "add(10,0,10,0,11)" "INTERFACE" -attr xrf 2326 -attr oid 373 -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#34} -attr area 11.241230 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(10,0,10,0,11)"
load net {regs.regs:slc(regs.regs(4))#1.itm(0)} -pin  "ACC1:acc#34" {A(0)} -attr vt d -attr @path {/mean_vga/mean_vga:core/regs.regs:slc(regs.regs(4))#1.itm}
load net {regs.regs:slc(regs.regs(4))#1.itm(1)} -pin  "ACC1:acc#34" {A(1)} -attr vt d -attr @path {/mean_vga/mean_vga:core/regs.regs:slc(regs.regs(4))#1.itm}
load net {regs.regs:slc(regs.regs(4))#1.itm(2)} -pin  "ACC1:acc#34" {A(2)} -attr vt d -attr @path {/mean_vga/mean_vga:core/regs.regs:slc(regs.regs(4))#1.itm}
load net {regs.regs:slc(regs.regs(4))#1.itm(3)} -pin  "ACC1:acc#34" {A(3)} -attr vt d -attr @path {/mean_vga/mean_vga:core/regs.regs:slc(regs.regs(4))#1.itm}
load net {regs.regs:slc(regs.regs(4))#1.itm(4)} -pin  "ACC1:acc#34" {A(4)} -attr vt d -attr @path {/mean_vga/mean_vga:core/regs.regs:slc(regs.regs(4))#1.itm}
load net {regs.regs:slc(regs.regs(4))#1.itm(5)} -pin  "ACC1:acc#34" {A(5)} -attr vt d -attr @path {/mean_vga/mean_vga:core/regs.regs:slc(regs.regs(4))#1.itm}
load net {regs.regs:slc(regs.regs(4))#1.itm(6)} -pin  "ACC1:acc#34" {A(6)} -attr vt d -attr @path {/mean_vga/mean_vga:core/regs.regs:slc(regs.regs(4))#1.itm}
load net {regs.regs:slc(regs.regs(4))#1.itm(7)} -pin  "ACC1:acc#34" {A(7)} -attr vt d -attr @path {/mean_vga/mean_vga:core/regs.regs:slc(regs.regs(4))#1.itm}
load net {regs.regs:slc(regs.regs(4))#1.itm(8)} -pin  "ACC1:acc#34" {A(8)} -attr vt d -attr @path {/mean_vga/mean_vga:core/regs.regs:slc(regs.regs(4))#1.itm}
load net {regs.regs:slc(regs.regs(4))#1.itm(9)} -pin  "ACC1:acc#34" {A(9)} -attr vt d -attr @path {/mean_vga/mean_vga:core/regs.regs:slc(regs.regs(4))#1.itm}
load net {regs.regs:slc(regs.regs(4))#2.itm(0)} -pin  "ACC1:acc#34" {B(0)} -attr vt d -attr @path {/mean_vga/mean_vga:core/regs.regs:slc(regs.regs(4))#2.itm}
load net {regs.regs:slc(regs.regs(4))#2.itm(1)} -pin  "ACC1:acc#34" {B(1)} -attr vt d -attr @path {/mean_vga/mean_vga:core/regs.regs:slc(regs.regs(4))#2.itm}
load net {regs.regs:slc(regs.regs(4))#2.itm(2)} -pin  "ACC1:acc#34" {B(2)} -attr vt d -attr @path {/mean_vga/mean_vga:core/regs.regs:slc(regs.regs(4))#2.itm}
load net {regs.regs:slc(regs.regs(4))#2.itm(3)} -pin  "ACC1:acc#34" {B(3)} -attr vt d -attr @path {/mean_vga/mean_vga:core/regs.regs:slc(regs.regs(4))#2.itm}
load net {regs.regs:slc(regs.regs(4))#2.itm(4)} -pin  "ACC1:acc#34" {B(4)} -attr vt d -attr @path {/mean_vga/mean_vga:core/regs.regs:slc(regs.regs(4))#2.itm}
load net {regs.regs:slc(regs.regs(4))#2.itm(5)} -pin  "ACC1:acc#34" {B(5)} -attr vt d -attr @path {/mean_vga/mean_vga:core/regs.regs:slc(regs.regs(4))#2.itm}
load net {regs.regs:slc(regs.regs(4))#2.itm(6)} -pin  "ACC1:acc#34" {B(6)} -attr vt d -attr @path {/mean_vga/mean_vga:core/regs.regs:slc(regs.regs(4))#2.itm}
load net {regs.regs:slc(regs.regs(4))#2.itm(7)} -pin  "ACC1:acc#34" {B(7)} -attr vt d -attr @path {/mean_vga/mean_vga:core/regs.regs:slc(regs.regs(4))#2.itm}
load net {regs.regs:slc(regs.regs(4))#2.itm(8)} -pin  "ACC1:acc#34" {B(8)} -attr vt d -attr @path {/mean_vga/mean_vga:core/regs.regs:slc(regs.regs(4))#2.itm}
load net {regs.regs:slc(regs.regs(4))#2.itm(9)} -pin  "ACC1:acc#34" {B(9)} -attr vt d -attr @path {/mean_vga/mean_vga:core/regs.regs:slc(regs.regs(4))#2.itm}
load net {ACC1:acc#34.itm(0)} -pin  "ACC1:acc#34" {Z(0)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#34.itm}
load net {ACC1:acc#34.itm(1)} -pin  "ACC1:acc#34" {Z(1)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#34.itm}
load net {ACC1:acc#34.itm(2)} -pin  "ACC1:acc#34" {Z(2)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#34.itm}
load net {ACC1:acc#34.itm(3)} -pin  "ACC1:acc#34" {Z(3)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#34.itm}
load net {ACC1:acc#34.itm(4)} -pin  "ACC1:acc#34" {Z(4)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#34.itm}
load net {ACC1:acc#34.itm(5)} -pin  "ACC1:acc#34" {Z(5)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#34.itm}
load net {ACC1:acc#34.itm(6)} -pin  "ACC1:acc#34" {Z(6)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#34.itm}
load net {ACC1:acc#34.itm(7)} -pin  "ACC1:acc#34" {Z(7)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#34.itm}
load net {ACC1:acc#34.itm(8)} -pin  "ACC1:acc#34" {Z(8)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#34.itm}
load net {ACC1:acc#34.itm(9)} -pin  "ACC1:acc#34" {Z(9)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#34.itm}
load net {ACC1:acc#34.itm(10)} -pin  "ACC1:acc#34" {Z(10)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#34.itm}
load inst "ACC1:acc#45" "add(11,0,11,0,12)" "INTERFACE" -attr xrf 2327 -attr oid 374 -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#45} -attr area 12.232538 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(11,0,11,0,12)"
load net {ACC1:acc#35.itm(0)} -pin  "ACC1:acc#45" {A(0)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#35.itm}
load net {ACC1:acc#35.itm(1)} -pin  "ACC1:acc#45" {A(1)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#35.itm}
load net {ACC1:acc#35.itm(2)} -pin  "ACC1:acc#45" {A(2)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#35.itm}
load net {ACC1:acc#35.itm(3)} -pin  "ACC1:acc#45" {A(3)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#35.itm}
load net {ACC1:acc#35.itm(4)} -pin  "ACC1:acc#45" {A(4)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#35.itm}
load net {ACC1:acc#35.itm(5)} -pin  "ACC1:acc#45" {A(5)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#35.itm}
load net {ACC1:acc#35.itm(6)} -pin  "ACC1:acc#45" {A(6)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#35.itm}
load net {ACC1:acc#35.itm(7)} -pin  "ACC1:acc#45" {A(7)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#35.itm}
load net {ACC1:acc#35.itm(8)} -pin  "ACC1:acc#45" {A(8)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#35.itm}
load net {ACC1:acc#35.itm(9)} -pin  "ACC1:acc#45" {A(9)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#35.itm}
load net {ACC1:acc#35.itm(10)} -pin  "ACC1:acc#45" {A(10)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#35.itm}
load net {ACC1:acc#34.itm(0)} -pin  "ACC1:acc#45" {B(0)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#34.itm}
load net {ACC1:acc#34.itm(1)} -pin  "ACC1:acc#45" {B(1)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#34.itm}
load net {ACC1:acc#34.itm(2)} -pin  "ACC1:acc#45" {B(2)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#34.itm}
load net {ACC1:acc#34.itm(3)} -pin  "ACC1:acc#45" {B(3)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#34.itm}
load net {ACC1:acc#34.itm(4)} -pin  "ACC1:acc#45" {B(4)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#34.itm}
load net {ACC1:acc#34.itm(5)} -pin  "ACC1:acc#45" {B(5)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#34.itm}
load net {ACC1:acc#34.itm(6)} -pin  "ACC1:acc#45" {B(6)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#34.itm}
load net {ACC1:acc#34.itm(7)} -pin  "ACC1:acc#45" {B(7)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#34.itm}
load net {ACC1:acc#34.itm(8)} -pin  "ACC1:acc#45" {B(8)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#34.itm}
load net {ACC1:acc#34.itm(9)} -pin  "ACC1:acc#45" {B(9)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#34.itm}
load net {ACC1:acc#34.itm(10)} -pin  "ACC1:acc#45" {B(10)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#34.itm}
load net {ACC1:acc#45.itm(0)} -pin  "ACC1:acc#45" {Z(0)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#45.itm}
load net {ACC1:acc#45.itm(1)} -pin  "ACC1:acc#45" {Z(1)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#45.itm}
load net {ACC1:acc#45.itm(2)} -pin  "ACC1:acc#45" {Z(2)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#45.itm}
load net {ACC1:acc#45.itm(3)} -pin  "ACC1:acc#45" {Z(3)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#45.itm}
load net {ACC1:acc#45.itm(4)} -pin  "ACC1:acc#45" {Z(4)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#45.itm}
load net {ACC1:acc#45.itm(5)} -pin  "ACC1:acc#45" {Z(5)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#45.itm}
load net {ACC1:acc#45.itm(6)} -pin  "ACC1:acc#45" {Z(6)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#45.itm}
load net {ACC1:acc#45.itm(7)} -pin  "ACC1:acc#45" {Z(7)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#45.itm}
load net {ACC1:acc#45.itm(8)} -pin  "ACC1:acc#45" {Z(8)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#45.itm}
load net {ACC1:acc#45.itm(9)} -pin  "ACC1:acc#45" {Z(9)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#45.itm}
load net {ACC1:acc#45.itm(10)} -pin  "ACC1:acc#45" {Z(10)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#45.itm}
load net {ACC1:acc#45.itm(11)} -pin  "ACC1:acc#45" {Z(11)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#45.itm}
load inst "ACC1:acc#33" "add(10,0,10,0,11)" "INTERFACE" -attr xrf 2328 -attr oid 375 -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#33} -attr area 11.241230 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(10,0,10,0,11)"
load net {regs.regs:slc(regs.regs(4))#3.itm(0)} -pin  "ACC1:acc#33" {A(0)} -attr vt d -attr @path {/mean_vga/mean_vga:core/regs.regs:slc(regs.regs(4))#3.itm}
load net {regs.regs:slc(regs.regs(4))#3.itm(1)} -pin  "ACC1:acc#33" {A(1)} -attr vt d -attr @path {/mean_vga/mean_vga:core/regs.regs:slc(regs.regs(4))#3.itm}
load net {regs.regs:slc(regs.regs(4))#3.itm(2)} -pin  "ACC1:acc#33" {A(2)} -attr vt d -attr @path {/mean_vga/mean_vga:core/regs.regs:slc(regs.regs(4))#3.itm}
load net {regs.regs:slc(regs.regs(4))#3.itm(3)} -pin  "ACC1:acc#33" {A(3)} -attr vt d -attr @path {/mean_vga/mean_vga:core/regs.regs:slc(regs.regs(4))#3.itm}
load net {regs.regs:slc(regs.regs(4))#3.itm(4)} -pin  "ACC1:acc#33" {A(4)} -attr vt d -attr @path {/mean_vga/mean_vga:core/regs.regs:slc(regs.regs(4))#3.itm}
load net {regs.regs:slc(regs.regs(4))#3.itm(5)} -pin  "ACC1:acc#33" {A(5)} -attr vt d -attr @path {/mean_vga/mean_vga:core/regs.regs:slc(regs.regs(4))#3.itm}
load net {regs.regs:slc(regs.regs(4))#3.itm(6)} -pin  "ACC1:acc#33" {A(6)} -attr vt d -attr @path {/mean_vga/mean_vga:core/regs.regs:slc(regs.regs(4))#3.itm}
load net {regs.regs:slc(regs.regs(4))#3.itm(7)} -pin  "ACC1:acc#33" {A(7)} -attr vt d -attr @path {/mean_vga/mean_vga:core/regs.regs:slc(regs.regs(4))#3.itm}
load net {regs.regs:slc(regs.regs(4))#3.itm(8)} -pin  "ACC1:acc#33" {A(8)} -attr vt d -attr @path {/mean_vga/mean_vga:core/regs.regs:slc(regs.regs(4))#3.itm}
load net {regs.regs:slc(regs.regs(4))#3.itm(9)} -pin  "ACC1:acc#33" {A(9)} -attr vt d -attr @path {/mean_vga/mean_vga:core/regs.regs:slc(regs.regs(4))#3.itm}
load net {regs.regs:slc(regs.regs(4))#4.itm(0)} -pin  "ACC1:acc#33" {B(0)} -attr vt d -attr @path {/mean_vga/mean_vga:core/regs.regs:slc(regs.regs(4))#4.itm}
load net {regs.regs:slc(regs.regs(4))#4.itm(1)} -pin  "ACC1:acc#33" {B(1)} -attr vt d -attr @path {/mean_vga/mean_vga:core/regs.regs:slc(regs.regs(4))#4.itm}
load net {regs.regs:slc(regs.regs(4))#4.itm(2)} -pin  "ACC1:acc#33" {B(2)} -attr vt d -attr @path {/mean_vga/mean_vga:core/regs.regs:slc(regs.regs(4))#4.itm}
load net {regs.regs:slc(regs.regs(4))#4.itm(3)} -pin  "ACC1:acc#33" {B(3)} -attr vt d -attr @path {/mean_vga/mean_vga:core/regs.regs:slc(regs.regs(4))#4.itm}
load net {regs.regs:slc(regs.regs(4))#4.itm(4)} -pin  "ACC1:acc#33" {B(4)} -attr vt d -attr @path {/mean_vga/mean_vga:core/regs.regs:slc(regs.regs(4))#4.itm}
load net {regs.regs:slc(regs.regs(4))#4.itm(5)} -pin  "ACC1:acc#33" {B(5)} -attr vt d -attr @path {/mean_vga/mean_vga:core/regs.regs:slc(regs.regs(4))#4.itm}
load net {regs.regs:slc(regs.regs(4))#4.itm(6)} -pin  "ACC1:acc#33" {B(6)} -attr vt d -attr @path {/mean_vga/mean_vga:core/regs.regs:slc(regs.regs(4))#4.itm}
load net {regs.regs:slc(regs.regs(4))#4.itm(7)} -pin  "ACC1:acc#33" {B(7)} -attr vt d -attr @path {/mean_vga/mean_vga:core/regs.regs:slc(regs.regs(4))#4.itm}
load net {regs.regs:slc(regs.regs(4))#4.itm(8)} -pin  "ACC1:acc#33" {B(8)} -attr vt d -attr @path {/mean_vga/mean_vga:core/regs.regs:slc(regs.regs(4))#4.itm}
load net {regs.regs:slc(regs.regs(4))#4.itm(9)} -pin  "ACC1:acc#33" {B(9)} -attr vt d -attr @path {/mean_vga/mean_vga:core/regs.regs:slc(regs.regs(4))#4.itm}
load net {ACC1:acc#33.itm(0)} -pin  "ACC1:acc#33" {Z(0)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#33.itm}
load net {ACC1:acc#33.itm(1)} -pin  "ACC1:acc#33" {Z(1)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#33.itm}
load net {ACC1:acc#33.itm(2)} -pin  "ACC1:acc#33" {Z(2)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#33.itm}
load net {ACC1:acc#33.itm(3)} -pin  "ACC1:acc#33" {Z(3)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#33.itm}
load net {ACC1:acc#33.itm(4)} -pin  "ACC1:acc#33" {Z(4)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#33.itm}
load net {ACC1:acc#33.itm(5)} -pin  "ACC1:acc#33" {Z(5)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#33.itm}
load net {ACC1:acc#33.itm(6)} -pin  "ACC1:acc#33" {Z(6)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#33.itm}
load net {ACC1:acc#33.itm(7)} -pin  "ACC1:acc#33" {Z(7)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#33.itm}
load net {ACC1:acc#33.itm(8)} -pin  "ACC1:acc#33" {Z(8)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#33.itm}
load net {ACC1:acc#33.itm(9)} -pin  "ACC1:acc#33" {Z(9)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#33.itm}
load net {ACC1:acc#33.itm(10)} -pin  "ACC1:acc#33" {Z(10)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#33.itm}
load inst "ACC1:acc#32" "add(10,0,10,0,11)" "INTERFACE" -attr xrf 2329 -attr oid 376 -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#32} -attr area 11.241230 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(10,0,10,0,11)"
load net {vin:rsc:mgc_in_wire.d(20)} -pin  "ACC1:acc#32" {A(0)} -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(vin:rsc:mgc_in_wire.d)#10.itm}
load net {vin:rsc:mgc_in_wire.d(21)} -pin  "ACC1:acc#32" {A(1)} -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(vin:rsc:mgc_in_wire.d)#10.itm}
load net {vin:rsc:mgc_in_wire.d(22)} -pin  "ACC1:acc#32" {A(2)} -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(vin:rsc:mgc_in_wire.d)#10.itm}
load net {vin:rsc:mgc_in_wire.d(23)} -pin  "ACC1:acc#32" {A(3)} -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(vin:rsc:mgc_in_wire.d)#10.itm}
load net {vin:rsc:mgc_in_wire.d(24)} -pin  "ACC1:acc#32" {A(4)} -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(vin:rsc:mgc_in_wire.d)#10.itm}
load net {vin:rsc:mgc_in_wire.d(25)} -pin  "ACC1:acc#32" {A(5)} -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(vin:rsc:mgc_in_wire.d)#10.itm}
load net {vin:rsc:mgc_in_wire.d(26)} -pin  "ACC1:acc#32" {A(6)} -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(vin:rsc:mgc_in_wire.d)#10.itm}
load net {vin:rsc:mgc_in_wire.d(27)} -pin  "ACC1:acc#32" {A(7)} -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(vin:rsc:mgc_in_wire.d)#10.itm}
load net {vin:rsc:mgc_in_wire.d(28)} -pin  "ACC1:acc#32" {A(8)} -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(vin:rsc:mgc_in_wire.d)#10.itm}
load net {vin:rsc:mgc_in_wire.d(29)} -pin  "ACC1:acc#32" {A(9)} -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(vin:rsc:mgc_in_wire.d)#10.itm}
load net {vin:rsc:mgc_in_wire.d(80)} -pin  "ACC1:acc#32" {B(0)} -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(vin:rsc:mgc_in_wire.d)#11.itm}
load net {vin:rsc:mgc_in_wire.d(81)} -pin  "ACC1:acc#32" {B(1)} -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(vin:rsc:mgc_in_wire.d)#11.itm}
load net {vin:rsc:mgc_in_wire.d(82)} -pin  "ACC1:acc#32" {B(2)} -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(vin:rsc:mgc_in_wire.d)#11.itm}
load net {vin:rsc:mgc_in_wire.d(83)} -pin  "ACC1:acc#32" {B(3)} -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(vin:rsc:mgc_in_wire.d)#11.itm}
load net {vin:rsc:mgc_in_wire.d(84)} -pin  "ACC1:acc#32" {B(4)} -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(vin:rsc:mgc_in_wire.d)#11.itm}
load net {vin:rsc:mgc_in_wire.d(85)} -pin  "ACC1:acc#32" {B(5)} -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(vin:rsc:mgc_in_wire.d)#11.itm}
load net {vin:rsc:mgc_in_wire.d(86)} -pin  "ACC1:acc#32" {B(6)} -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(vin:rsc:mgc_in_wire.d)#11.itm}
load net {vin:rsc:mgc_in_wire.d(87)} -pin  "ACC1:acc#32" {B(7)} -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(vin:rsc:mgc_in_wire.d)#11.itm}
load net {vin:rsc:mgc_in_wire.d(88)} -pin  "ACC1:acc#32" {B(8)} -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(vin:rsc:mgc_in_wire.d)#11.itm}
load net {vin:rsc:mgc_in_wire.d(89)} -pin  "ACC1:acc#32" {B(9)} -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(vin:rsc:mgc_in_wire.d)#11.itm}
load net {ACC1:acc#32.itm(0)} -pin  "ACC1:acc#32" {Z(0)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#32.itm}
load net {ACC1:acc#32.itm(1)} -pin  "ACC1:acc#32" {Z(1)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#32.itm}
load net {ACC1:acc#32.itm(2)} -pin  "ACC1:acc#32" {Z(2)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#32.itm}
load net {ACC1:acc#32.itm(3)} -pin  "ACC1:acc#32" {Z(3)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#32.itm}
load net {ACC1:acc#32.itm(4)} -pin  "ACC1:acc#32" {Z(4)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#32.itm}
load net {ACC1:acc#32.itm(5)} -pin  "ACC1:acc#32" {Z(5)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#32.itm}
load net {ACC1:acc#32.itm(6)} -pin  "ACC1:acc#32" {Z(6)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#32.itm}
load net {ACC1:acc#32.itm(7)} -pin  "ACC1:acc#32" {Z(7)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#32.itm}
load net {ACC1:acc#32.itm(8)} -pin  "ACC1:acc#32" {Z(8)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#32.itm}
load net {ACC1:acc#32.itm(9)} -pin  "ACC1:acc#32" {Z(9)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#32.itm}
load net {ACC1:acc#32.itm(10)} -pin  "ACC1:acc#32" {Z(10)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#32.itm}
load inst "ACC1:acc#44" "add(11,0,11,0,12)" "INTERFACE" -attr xrf 2330 -attr oid 377 -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#44} -attr area 12.232538 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(11,0,11,0,12)"
load net {ACC1:acc#33.itm(0)} -pin  "ACC1:acc#44" {A(0)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#33.itm}
load net {ACC1:acc#33.itm(1)} -pin  "ACC1:acc#44" {A(1)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#33.itm}
load net {ACC1:acc#33.itm(2)} -pin  "ACC1:acc#44" {A(2)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#33.itm}
load net {ACC1:acc#33.itm(3)} -pin  "ACC1:acc#44" {A(3)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#33.itm}
load net {ACC1:acc#33.itm(4)} -pin  "ACC1:acc#44" {A(4)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#33.itm}
load net {ACC1:acc#33.itm(5)} -pin  "ACC1:acc#44" {A(5)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#33.itm}
load net {ACC1:acc#33.itm(6)} -pin  "ACC1:acc#44" {A(6)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#33.itm}
load net {ACC1:acc#33.itm(7)} -pin  "ACC1:acc#44" {A(7)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#33.itm}
load net {ACC1:acc#33.itm(8)} -pin  "ACC1:acc#44" {A(8)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#33.itm}
load net {ACC1:acc#33.itm(9)} -pin  "ACC1:acc#44" {A(9)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#33.itm}
load net {ACC1:acc#33.itm(10)} -pin  "ACC1:acc#44" {A(10)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#33.itm}
load net {ACC1:acc#32.itm(0)} -pin  "ACC1:acc#44" {B(0)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#32.itm}
load net {ACC1:acc#32.itm(1)} -pin  "ACC1:acc#44" {B(1)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#32.itm}
load net {ACC1:acc#32.itm(2)} -pin  "ACC1:acc#44" {B(2)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#32.itm}
load net {ACC1:acc#32.itm(3)} -pin  "ACC1:acc#44" {B(3)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#32.itm}
load net {ACC1:acc#32.itm(4)} -pin  "ACC1:acc#44" {B(4)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#32.itm}
load net {ACC1:acc#32.itm(5)} -pin  "ACC1:acc#44" {B(5)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#32.itm}
load net {ACC1:acc#32.itm(6)} -pin  "ACC1:acc#44" {B(6)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#32.itm}
load net {ACC1:acc#32.itm(7)} -pin  "ACC1:acc#44" {B(7)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#32.itm}
load net {ACC1:acc#32.itm(8)} -pin  "ACC1:acc#44" {B(8)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#32.itm}
load net {ACC1:acc#32.itm(9)} -pin  "ACC1:acc#44" {B(9)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#32.itm}
load net {ACC1:acc#32.itm(10)} -pin  "ACC1:acc#44" {B(10)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#32.itm}
load net {ACC1:acc#44.itm(0)} -pin  "ACC1:acc#44" {Z(0)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#44.itm}
load net {ACC1:acc#44.itm(1)} -pin  "ACC1:acc#44" {Z(1)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#44.itm}
load net {ACC1:acc#44.itm(2)} -pin  "ACC1:acc#44" {Z(2)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#44.itm}
load net {ACC1:acc#44.itm(3)} -pin  "ACC1:acc#44" {Z(3)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#44.itm}
load net {ACC1:acc#44.itm(4)} -pin  "ACC1:acc#44" {Z(4)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#44.itm}
load net {ACC1:acc#44.itm(5)} -pin  "ACC1:acc#44" {Z(5)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#44.itm}
load net {ACC1:acc#44.itm(6)} -pin  "ACC1:acc#44" {Z(6)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#44.itm}
load net {ACC1:acc#44.itm(7)} -pin  "ACC1:acc#44" {Z(7)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#44.itm}
load net {ACC1:acc#44.itm(8)} -pin  "ACC1:acc#44" {Z(8)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#44.itm}
load net {ACC1:acc#44.itm(9)} -pin  "ACC1:acc#44" {Z(9)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#44.itm}
load net {ACC1:acc#44.itm(10)} -pin  "ACC1:acc#44" {Z(10)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#44.itm}
load net {ACC1:acc#44.itm(11)} -pin  "ACC1:acc#44" {Z(11)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#44.itm}
load inst "ACC1:acc#50" "add(12,0,12,0,13)" "INTERFACE" -attr xrf 2331 -attr oid 378 -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#50} -attr area 13.223846 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(12,0,12,0,13)"
load net {ACC1:acc#45.itm(0)} -pin  "ACC1:acc#50" {A(0)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#45.itm}
load net {ACC1:acc#45.itm(1)} -pin  "ACC1:acc#50" {A(1)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#45.itm}
load net {ACC1:acc#45.itm(2)} -pin  "ACC1:acc#50" {A(2)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#45.itm}
load net {ACC1:acc#45.itm(3)} -pin  "ACC1:acc#50" {A(3)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#45.itm}
load net {ACC1:acc#45.itm(4)} -pin  "ACC1:acc#50" {A(4)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#45.itm}
load net {ACC1:acc#45.itm(5)} -pin  "ACC1:acc#50" {A(5)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#45.itm}
load net {ACC1:acc#45.itm(6)} -pin  "ACC1:acc#50" {A(6)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#45.itm}
load net {ACC1:acc#45.itm(7)} -pin  "ACC1:acc#50" {A(7)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#45.itm}
load net {ACC1:acc#45.itm(8)} -pin  "ACC1:acc#50" {A(8)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#45.itm}
load net {ACC1:acc#45.itm(9)} -pin  "ACC1:acc#50" {A(9)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#45.itm}
load net {ACC1:acc#45.itm(10)} -pin  "ACC1:acc#50" {A(10)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#45.itm}
load net {ACC1:acc#45.itm(11)} -pin  "ACC1:acc#50" {A(11)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#45.itm}
load net {ACC1:acc#44.itm(0)} -pin  "ACC1:acc#50" {B(0)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#44.itm}
load net {ACC1:acc#44.itm(1)} -pin  "ACC1:acc#50" {B(1)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#44.itm}
load net {ACC1:acc#44.itm(2)} -pin  "ACC1:acc#50" {B(2)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#44.itm}
load net {ACC1:acc#44.itm(3)} -pin  "ACC1:acc#50" {B(3)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#44.itm}
load net {ACC1:acc#44.itm(4)} -pin  "ACC1:acc#50" {B(4)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#44.itm}
load net {ACC1:acc#44.itm(5)} -pin  "ACC1:acc#50" {B(5)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#44.itm}
load net {ACC1:acc#44.itm(6)} -pin  "ACC1:acc#50" {B(6)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#44.itm}
load net {ACC1:acc#44.itm(7)} -pin  "ACC1:acc#50" {B(7)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#44.itm}
load net {ACC1:acc#44.itm(8)} -pin  "ACC1:acc#50" {B(8)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#44.itm}
load net {ACC1:acc#44.itm(9)} -pin  "ACC1:acc#50" {B(9)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#44.itm}
load net {ACC1:acc#44.itm(10)} -pin  "ACC1:acc#50" {B(10)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#44.itm}
load net {ACC1:acc#44.itm(11)} -pin  "ACC1:acc#50" {B(11)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#44.itm}
load net {ACC1:acc#50.itm(0)} -pin  "ACC1:acc#50" {Z(0)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#50.itm}
load net {ACC1:acc#50.itm(1)} -pin  "ACC1:acc#50" {Z(1)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#50.itm}
load net {ACC1:acc#50.itm(2)} -pin  "ACC1:acc#50" {Z(2)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#50.itm}
load net {ACC1:acc#50.itm(3)} -pin  "ACC1:acc#50" {Z(3)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#50.itm}
load net {ACC1:acc#50.itm(4)} -pin  "ACC1:acc#50" {Z(4)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#50.itm}
load net {ACC1:acc#50.itm(5)} -pin  "ACC1:acc#50" {Z(5)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#50.itm}
load net {ACC1:acc#50.itm(6)} -pin  "ACC1:acc#50" {Z(6)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#50.itm}
load net {ACC1:acc#50.itm(7)} -pin  "ACC1:acc#50" {Z(7)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#50.itm}
load net {ACC1:acc#50.itm(8)} -pin  "ACC1:acc#50" {Z(8)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#50.itm}
load net {ACC1:acc#50.itm(9)} -pin  "ACC1:acc#50" {Z(9)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#50.itm}
load net {ACC1:acc#50.itm(10)} -pin  "ACC1:acc#50" {Z(10)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#50.itm}
load net {ACC1:acc#50.itm(11)} -pin  "ACC1:acc#50" {Z(11)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#50.itm}
load net {ACC1:acc#50.itm(12)} -pin  "ACC1:acc#50" {Z(12)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#50.itm}
load inst "ACC1:acc#53" "add(13,0,13,0,14)" "INTERFACE" -attr xrf 2332 -attr oid 379 -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#53} -attr area 14.215154 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(13,0,13,0,14)"
load net {ACC1:acc#51.itm(0)} -pin  "ACC1:acc#53" {A(0)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#51.itm}
load net {ACC1:acc#51.itm(1)} -pin  "ACC1:acc#53" {A(1)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#51.itm}
load net {ACC1:acc#51.itm(2)} -pin  "ACC1:acc#53" {A(2)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#51.itm}
load net {ACC1:acc#51.itm(3)} -pin  "ACC1:acc#53" {A(3)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#51.itm}
load net {ACC1:acc#51.itm(4)} -pin  "ACC1:acc#53" {A(4)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#51.itm}
load net {ACC1:acc#51.itm(5)} -pin  "ACC1:acc#53" {A(5)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#51.itm}
load net {ACC1:acc#51.itm(6)} -pin  "ACC1:acc#53" {A(6)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#51.itm}
load net {ACC1:acc#51.itm(7)} -pin  "ACC1:acc#53" {A(7)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#51.itm}
load net {ACC1:acc#51.itm(8)} -pin  "ACC1:acc#53" {A(8)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#51.itm}
load net {ACC1:acc#51.itm(9)} -pin  "ACC1:acc#53" {A(9)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#51.itm}
load net {ACC1:acc#51.itm(10)} -pin  "ACC1:acc#53" {A(10)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#51.itm}
load net {ACC1:acc#51.itm(11)} -pin  "ACC1:acc#53" {A(11)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#51.itm}
load net {ACC1:acc#51.itm(12)} -pin  "ACC1:acc#53" {A(12)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#51.itm}
load net {ACC1:acc#50.itm(0)} -pin  "ACC1:acc#53" {B(0)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#50.itm}
load net {ACC1:acc#50.itm(1)} -pin  "ACC1:acc#53" {B(1)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#50.itm}
load net {ACC1:acc#50.itm(2)} -pin  "ACC1:acc#53" {B(2)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#50.itm}
load net {ACC1:acc#50.itm(3)} -pin  "ACC1:acc#53" {B(3)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#50.itm}
load net {ACC1:acc#50.itm(4)} -pin  "ACC1:acc#53" {B(4)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#50.itm}
load net {ACC1:acc#50.itm(5)} -pin  "ACC1:acc#53" {B(5)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#50.itm}
load net {ACC1:acc#50.itm(6)} -pin  "ACC1:acc#53" {B(6)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#50.itm}
load net {ACC1:acc#50.itm(7)} -pin  "ACC1:acc#53" {B(7)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#50.itm}
load net {ACC1:acc#50.itm(8)} -pin  "ACC1:acc#53" {B(8)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#50.itm}
load net {ACC1:acc#50.itm(9)} -pin  "ACC1:acc#53" {B(9)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#50.itm}
load net {ACC1:acc#50.itm(10)} -pin  "ACC1:acc#53" {B(10)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#50.itm}
load net {ACC1:acc#50.itm(11)} -pin  "ACC1:acc#53" {B(11)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#50.itm}
load net {ACC1:acc#50.itm(12)} -pin  "ACC1:acc#53" {B(12)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#50.itm}
load net {ACC1:acc#53.itm(0)} -pin  "ACC1:acc#53" {Z(0)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#53.itm}
load net {ACC1:acc#53.itm(1)} -pin  "ACC1:acc#53" {Z(1)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#53.itm}
load net {ACC1:acc#53.itm(2)} -pin  "ACC1:acc#53" {Z(2)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#53.itm}
load net {ACC1:acc#53.itm(3)} -pin  "ACC1:acc#53" {Z(3)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#53.itm}
load net {ACC1:acc#53.itm(4)} -pin  "ACC1:acc#53" {Z(4)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#53.itm}
load net {ACC1:acc#53.itm(5)} -pin  "ACC1:acc#53" {Z(5)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#53.itm}
load net {ACC1:acc#53.itm(6)} -pin  "ACC1:acc#53" {Z(6)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#53.itm}
load net {ACC1:acc#53.itm(7)} -pin  "ACC1:acc#53" {Z(7)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#53.itm}
load net {ACC1:acc#53.itm(8)} -pin  "ACC1:acc#53" {Z(8)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#53.itm}
load net {ACC1:acc#53.itm(9)} -pin  "ACC1:acc#53" {Z(9)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#53.itm}
load net {ACC1:acc#53.itm(10)} -pin  "ACC1:acc#53" {Z(10)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#53.itm}
load net {ACC1:acc#53.itm(11)} -pin  "ACC1:acc#53" {Z(11)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#53.itm}
load net {ACC1:acc#53.itm(12)} -pin  "ACC1:acc#53" {Z(12)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#53.itm}
load net {ACC1:acc#53.itm(13)} -pin  "ACC1:acc#53" {Z(13)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#53.itm}
load inst "ACC1:acc#43" "add(10,0,10,0,11)" "INTERFACE" -attr xrf 2333 -attr oid 380 -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#43} -attr area 11.241230 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(10,0,10,0,11)"
load net {vin:rsc:mgc_in_wire.d(110)} -pin  "ACC1:acc#43" {A(0)} -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(vin:rsc:mgc_in_wire.d)#12.itm}
load net {vin:rsc:mgc_in_wire.d(111)} -pin  "ACC1:acc#43" {A(1)} -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(vin:rsc:mgc_in_wire.d)#12.itm}
load net {vin:rsc:mgc_in_wire.d(112)} -pin  "ACC1:acc#43" {A(2)} -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(vin:rsc:mgc_in_wire.d)#12.itm}
load net {vin:rsc:mgc_in_wire.d(113)} -pin  "ACC1:acc#43" {A(3)} -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(vin:rsc:mgc_in_wire.d)#12.itm}
load net {vin:rsc:mgc_in_wire.d(114)} -pin  "ACC1:acc#43" {A(4)} -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(vin:rsc:mgc_in_wire.d)#12.itm}
load net {vin:rsc:mgc_in_wire.d(115)} -pin  "ACC1:acc#43" {A(5)} -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(vin:rsc:mgc_in_wire.d)#12.itm}
load net {vin:rsc:mgc_in_wire.d(116)} -pin  "ACC1:acc#43" {A(6)} -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(vin:rsc:mgc_in_wire.d)#12.itm}
load net {vin:rsc:mgc_in_wire.d(117)} -pin  "ACC1:acc#43" {A(7)} -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(vin:rsc:mgc_in_wire.d)#12.itm}
load net {vin:rsc:mgc_in_wire.d(118)} -pin  "ACC1:acc#43" {A(8)} -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(vin:rsc:mgc_in_wire.d)#12.itm}
load net {vin:rsc:mgc_in_wire.d(119)} -pin  "ACC1:acc#43" {A(9)} -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(vin:rsc:mgc_in_wire.d)#12.itm}
load net {vin:rsc:mgc_in_wire.d(140)} -pin  "ACC1:acc#43" {B(0)} -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(vin:rsc:mgc_in_wire.d)#13.itm}
load net {vin:rsc:mgc_in_wire.d(141)} -pin  "ACC1:acc#43" {B(1)} -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(vin:rsc:mgc_in_wire.d)#13.itm}
load net {vin:rsc:mgc_in_wire.d(142)} -pin  "ACC1:acc#43" {B(2)} -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(vin:rsc:mgc_in_wire.d)#13.itm}
load net {vin:rsc:mgc_in_wire.d(143)} -pin  "ACC1:acc#43" {B(3)} -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(vin:rsc:mgc_in_wire.d)#13.itm}
load net {vin:rsc:mgc_in_wire.d(144)} -pin  "ACC1:acc#43" {B(4)} -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(vin:rsc:mgc_in_wire.d)#13.itm}
load net {vin:rsc:mgc_in_wire.d(145)} -pin  "ACC1:acc#43" {B(5)} -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(vin:rsc:mgc_in_wire.d)#13.itm}
load net {vin:rsc:mgc_in_wire.d(146)} -pin  "ACC1:acc#43" {B(6)} -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(vin:rsc:mgc_in_wire.d)#13.itm}
load net {vin:rsc:mgc_in_wire.d(147)} -pin  "ACC1:acc#43" {B(7)} -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(vin:rsc:mgc_in_wire.d)#13.itm}
load net {vin:rsc:mgc_in_wire.d(148)} -pin  "ACC1:acc#43" {B(8)} -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(vin:rsc:mgc_in_wire.d)#13.itm}
load net {vin:rsc:mgc_in_wire.d(149)} -pin  "ACC1:acc#43" {B(9)} -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(vin:rsc:mgc_in_wire.d)#13.itm}
load net {ACC1:acc#43.itm(0)} -pin  "ACC1:acc#43" {Z(0)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#43.itm}
load net {ACC1:acc#43.itm(1)} -pin  "ACC1:acc#43" {Z(1)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#43.itm}
load net {ACC1:acc#43.itm(2)} -pin  "ACC1:acc#43" {Z(2)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#43.itm}
load net {ACC1:acc#43.itm(3)} -pin  "ACC1:acc#43" {Z(3)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#43.itm}
load net {ACC1:acc#43.itm(4)} -pin  "ACC1:acc#43" {Z(4)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#43.itm}
load net {ACC1:acc#43.itm(5)} -pin  "ACC1:acc#43" {Z(5)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#43.itm}
load net {ACC1:acc#43.itm(6)} -pin  "ACC1:acc#43" {Z(6)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#43.itm}
load net {ACC1:acc#43.itm(7)} -pin  "ACC1:acc#43" {Z(7)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#43.itm}
load net {ACC1:acc#43.itm(8)} -pin  "ACC1:acc#43" {Z(8)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#43.itm}
load net {ACC1:acc#43.itm(9)} -pin  "ACC1:acc#43" {Z(9)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#43.itm}
load net {ACC1:acc#43.itm(10)} -pin  "ACC1:acc#43" {Z(10)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#43.itm}
load inst "ACC1:acc#49" "add(11,0,10,0,12)" "INTERFACE" -attr xrf 2334 -attr oid 381 -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#49} -attr area 12.232538 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(11,0,11,0,12)"
load net {ACC1:acc#43.itm(0)} -pin  "ACC1:acc#49" {A(0)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#43.itm}
load net {ACC1:acc#43.itm(1)} -pin  "ACC1:acc#49" {A(1)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#43.itm}
load net {ACC1:acc#43.itm(2)} -pin  "ACC1:acc#49" {A(2)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#43.itm}
load net {ACC1:acc#43.itm(3)} -pin  "ACC1:acc#49" {A(3)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#43.itm}
load net {ACC1:acc#43.itm(4)} -pin  "ACC1:acc#49" {A(4)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#43.itm}
load net {ACC1:acc#43.itm(5)} -pin  "ACC1:acc#49" {A(5)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#43.itm}
load net {ACC1:acc#43.itm(6)} -pin  "ACC1:acc#49" {A(6)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#43.itm}
load net {ACC1:acc#43.itm(7)} -pin  "ACC1:acc#49" {A(7)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#43.itm}
load net {ACC1:acc#43.itm(8)} -pin  "ACC1:acc#49" {A(8)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#43.itm}
load net {ACC1:acc#43.itm(9)} -pin  "ACC1:acc#49" {A(9)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#43.itm}
load net {ACC1:acc#43.itm(10)} -pin  "ACC1:acc#49" {A(10)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#43.itm}
load net {vin:rsc:mgc_in_wire.d(50)} -pin  "ACC1:acc#49" {B(0)} -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(vin:rsc:mgc_in_wire.d)#14.itm}
load net {vin:rsc:mgc_in_wire.d(51)} -pin  "ACC1:acc#49" {B(1)} -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(vin:rsc:mgc_in_wire.d)#14.itm}
load net {vin:rsc:mgc_in_wire.d(52)} -pin  "ACC1:acc#49" {B(2)} -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(vin:rsc:mgc_in_wire.d)#14.itm}
load net {vin:rsc:mgc_in_wire.d(53)} -pin  "ACC1:acc#49" {B(3)} -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(vin:rsc:mgc_in_wire.d)#14.itm}
load net {vin:rsc:mgc_in_wire.d(54)} -pin  "ACC1:acc#49" {B(4)} -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(vin:rsc:mgc_in_wire.d)#14.itm}
load net {vin:rsc:mgc_in_wire.d(55)} -pin  "ACC1:acc#49" {B(5)} -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(vin:rsc:mgc_in_wire.d)#14.itm}
load net {vin:rsc:mgc_in_wire.d(56)} -pin  "ACC1:acc#49" {B(6)} -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(vin:rsc:mgc_in_wire.d)#14.itm}
load net {vin:rsc:mgc_in_wire.d(57)} -pin  "ACC1:acc#49" {B(7)} -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(vin:rsc:mgc_in_wire.d)#14.itm}
load net {vin:rsc:mgc_in_wire.d(58)} -pin  "ACC1:acc#49" {B(8)} -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(vin:rsc:mgc_in_wire.d)#14.itm}
load net {vin:rsc:mgc_in_wire.d(59)} -pin  "ACC1:acc#49" {B(9)} -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(vin:rsc:mgc_in_wire.d)#14.itm}
load net {ACC1:acc#49.itm(0)} -pin  "ACC1:acc#49" {Z(0)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#49.itm}
load net {ACC1:acc#49.itm(1)} -pin  "ACC1:acc#49" {Z(1)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#49.itm}
load net {ACC1:acc#49.itm(2)} -pin  "ACC1:acc#49" {Z(2)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#49.itm}
load net {ACC1:acc#49.itm(3)} -pin  "ACC1:acc#49" {Z(3)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#49.itm}
load net {ACC1:acc#49.itm(4)} -pin  "ACC1:acc#49" {Z(4)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#49.itm}
load net {ACC1:acc#49.itm(5)} -pin  "ACC1:acc#49" {Z(5)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#49.itm}
load net {ACC1:acc#49.itm(6)} -pin  "ACC1:acc#49" {Z(6)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#49.itm}
load net {ACC1:acc#49.itm(7)} -pin  "ACC1:acc#49" {Z(7)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#49.itm}
load net {ACC1:acc#49.itm(8)} -pin  "ACC1:acc#49" {Z(8)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#49.itm}
load net {ACC1:acc#49.itm(9)} -pin  "ACC1:acc#49" {Z(9)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#49.itm}
load net {ACC1:acc#49.itm(10)} -pin  "ACC1:acc#49" {Z(10)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#49.itm}
load net {ACC1:acc#49.itm(11)} -pin  "ACC1:acc#49" {Z(11)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#49.itm}
load inst "ACC1:acc#42" "add(10,0,10,0,11)" "INTERFACE" -attr xrf 2335 -attr oid 382 -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#42} -attr area 11.241230 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(10,0,10,0,11)"
load net {reg(regs.regs(0).sva).cse(20)} -pin  "ACC1:acc#42" {A(0)} -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(regs.regs(0).sva)#10.itm}
load net {reg(regs.regs(0).sva).cse(21)} -pin  "ACC1:acc#42" {A(1)} -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(regs.regs(0).sva)#10.itm}
load net {reg(regs.regs(0).sva).cse(22)} -pin  "ACC1:acc#42" {A(2)} -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(regs.regs(0).sva)#10.itm}
load net {reg(regs.regs(0).sva).cse(23)} -pin  "ACC1:acc#42" {A(3)} -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(regs.regs(0).sva)#10.itm}
load net {reg(regs.regs(0).sva).cse(24)} -pin  "ACC1:acc#42" {A(4)} -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(regs.regs(0).sva)#10.itm}
load net {reg(regs.regs(0).sva).cse(25)} -pin  "ACC1:acc#42" {A(5)} -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(regs.regs(0).sva)#10.itm}
load net {reg(regs.regs(0).sva).cse(26)} -pin  "ACC1:acc#42" {A(6)} -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(regs.regs(0).sva)#10.itm}
load net {reg(regs.regs(0).sva).cse(27)} -pin  "ACC1:acc#42" {A(7)} -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(regs.regs(0).sva)#10.itm}
load net {reg(regs.regs(0).sva).cse(28)} -pin  "ACC1:acc#42" {A(8)} -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(regs.regs(0).sva)#10.itm}
load net {reg(regs.regs(0).sva).cse(29)} -pin  "ACC1:acc#42" {A(9)} -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(regs.regs(0).sva)#10.itm}
load net {reg(regs.regs(0).sva).cse(50)} -pin  "ACC1:acc#42" {B(0)} -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(regs.regs(0).sva)#11.itm}
load net {reg(regs.regs(0).sva).cse(51)} -pin  "ACC1:acc#42" {B(1)} -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(regs.regs(0).sva)#11.itm}
load net {reg(regs.regs(0).sva).cse(52)} -pin  "ACC1:acc#42" {B(2)} -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(regs.regs(0).sva)#11.itm}
load net {reg(regs.regs(0).sva).cse(53)} -pin  "ACC1:acc#42" {B(3)} -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(regs.regs(0).sva)#11.itm}
load net {reg(regs.regs(0).sva).cse(54)} -pin  "ACC1:acc#42" {B(4)} -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(regs.regs(0).sva)#11.itm}
load net {reg(regs.regs(0).sva).cse(55)} -pin  "ACC1:acc#42" {B(5)} -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(regs.regs(0).sva)#11.itm}
load net {reg(regs.regs(0).sva).cse(56)} -pin  "ACC1:acc#42" {B(6)} -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(regs.regs(0).sva)#11.itm}
load net {reg(regs.regs(0).sva).cse(57)} -pin  "ACC1:acc#42" {B(7)} -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(regs.regs(0).sva)#11.itm}
load net {reg(regs.regs(0).sva).cse(58)} -pin  "ACC1:acc#42" {B(8)} -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(regs.regs(0).sva)#11.itm}
load net {reg(regs.regs(0).sva).cse(59)} -pin  "ACC1:acc#42" {B(9)} -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(regs.regs(0).sva)#11.itm}
load net {ACC1:acc#42.itm(0)} -pin  "ACC1:acc#42" {Z(0)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#42.itm}
load net {ACC1:acc#42.itm(1)} -pin  "ACC1:acc#42" {Z(1)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#42.itm}
load net {ACC1:acc#42.itm(2)} -pin  "ACC1:acc#42" {Z(2)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#42.itm}
load net {ACC1:acc#42.itm(3)} -pin  "ACC1:acc#42" {Z(3)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#42.itm}
load net {ACC1:acc#42.itm(4)} -pin  "ACC1:acc#42" {Z(4)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#42.itm}
load net {ACC1:acc#42.itm(5)} -pin  "ACC1:acc#42" {Z(5)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#42.itm}
load net {ACC1:acc#42.itm(6)} -pin  "ACC1:acc#42" {Z(6)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#42.itm}
load net {ACC1:acc#42.itm(7)} -pin  "ACC1:acc#42" {Z(7)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#42.itm}
load net {ACC1:acc#42.itm(8)} -pin  "ACC1:acc#42" {Z(8)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#42.itm}
load net {ACC1:acc#42.itm(9)} -pin  "ACC1:acc#42" {Z(9)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#42.itm}
load net {ACC1:acc#42.itm(10)} -pin  "ACC1:acc#42" {Z(10)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#42.itm}
load inst "ACC1:acc#52" "add(12,0,11,0,13)" "INTERFACE" -attr xrf 2336 -attr oid 383 -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#52} -attr area 13.223846 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(12,0,12,0,13)"
load net {ACC1:acc#49.itm(0)} -pin  "ACC1:acc#52" {A(0)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#49.itm}
load net {ACC1:acc#49.itm(1)} -pin  "ACC1:acc#52" {A(1)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#49.itm}
load net {ACC1:acc#49.itm(2)} -pin  "ACC1:acc#52" {A(2)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#49.itm}
load net {ACC1:acc#49.itm(3)} -pin  "ACC1:acc#52" {A(3)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#49.itm}
load net {ACC1:acc#49.itm(4)} -pin  "ACC1:acc#52" {A(4)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#49.itm}
load net {ACC1:acc#49.itm(5)} -pin  "ACC1:acc#52" {A(5)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#49.itm}
load net {ACC1:acc#49.itm(6)} -pin  "ACC1:acc#52" {A(6)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#49.itm}
load net {ACC1:acc#49.itm(7)} -pin  "ACC1:acc#52" {A(7)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#49.itm}
load net {ACC1:acc#49.itm(8)} -pin  "ACC1:acc#52" {A(8)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#49.itm}
load net {ACC1:acc#49.itm(9)} -pin  "ACC1:acc#52" {A(9)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#49.itm}
load net {ACC1:acc#49.itm(10)} -pin  "ACC1:acc#52" {A(10)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#49.itm}
load net {ACC1:acc#49.itm(11)} -pin  "ACC1:acc#52" {A(11)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#49.itm}
load net {ACC1:acc#42.itm(0)} -pin  "ACC1:acc#52" {B(0)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#42.itm}
load net {ACC1:acc#42.itm(1)} -pin  "ACC1:acc#52" {B(1)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#42.itm}
load net {ACC1:acc#42.itm(2)} -pin  "ACC1:acc#52" {B(2)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#42.itm}
load net {ACC1:acc#42.itm(3)} -pin  "ACC1:acc#52" {B(3)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#42.itm}
load net {ACC1:acc#42.itm(4)} -pin  "ACC1:acc#52" {B(4)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#42.itm}
load net {ACC1:acc#42.itm(5)} -pin  "ACC1:acc#52" {B(5)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#42.itm}
load net {ACC1:acc#42.itm(6)} -pin  "ACC1:acc#52" {B(6)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#42.itm}
load net {ACC1:acc#42.itm(7)} -pin  "ACC1:acc#52" {B(7)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#42.itm}
load net {ACC1:acc#42.itm(8)} -pin  "ACC1:acc#52" {B(8)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#42.itm}
load net {ACC1:acc#42.itm(9)} -pin  "ACC1:acc#52" {B(9)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#42.itm}
load net {ACC1:acc#42.itm(10)} -pin  "ACC1:acc#52" {B(10)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#42.itm}
load net {ACC1:acc#52.itm(0)} -pin  "ACC1:acc#52" {Z(0)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#52.itm}
load net {ACC1:acc#52.itm(1)} -pin  "ACC1:acc#52" {Z(1)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#52.itm}
load net {ACC1:acc#52.itm(2)} -pin  "ACC1:acc#52" {Z(2)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#52.itm}
load net {ACC1:acc#52.itm(3)} -pin  "ACC1:acc#52" {Z(3)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#52.itm}
load net {ACC1:acc#52.itm(4)} -pin  "ACC1:acc#52" {Z(4)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#52.itm}
load net {ACC1:acc#52.itm(5)} -pin  "ACC1:acc#52" {Z(5)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#52.itm}
load net {ACC1:acc#52.itm(6)} -pin  "ACC1:acc#52" {Z(6)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#52.itm}
load net {ACC1:acc#52.itm(7)} -pin  "ACC1:acc#52" {Z(7)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#52.itm}
load net {ACC1:acc#52.itm(8)} -pin  "ACC1:acc#52" {Z(8)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#52.itm}
load net {ACC1:acc#52.itm(9)} -pin  "ACC1:acc#52" {Z(9)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#52.itm}
load net {ACC1:acc#52.itm(10)} -pin  "ACC1:acc#52" {Z(10)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#52.itm}
load net {ACC1:acc#52.itm(11)} -pin  "ACC1:acc#52" {Z(11)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#52.itm}
load net {ACC1:acc#52.itm(12)} -pin  "ACC1:acc#52" {Z(12)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#52.itm}
load inst "ACC1:acc#41" "add(10,0,10,0,11)" "INTERFACE" -attr xrf 2337 -attr oid 384 -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#41} -attr area 11.241230 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(10,0,10,0,11)"
load net {reg(regs.regs(0).sva).cse(80)} -pin  "ACC1:acc#41" {A(0)} -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(regs.regs(0).sva)#12.itm}
load net {reg(regs.regs(0).sva).cse(81)} -pin  "ACC1:acc#41" {A(1)} -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(regs.regs(0).sva)#12.itm}
load net {reg(regs.regs(0).sva).cse(82)} -pin  "ACC1:acc#41" {A(2)} -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(regs.regs(0).sva)#12.itm}
load net {reg(regs.regs(0).sva).cse(83)} -pin  "ACC1:acc#41" {A(3)} -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(regs.regs(0).sva)#12.itm}
load net {reg(regs.regs(0).sva).cse(84)} -pin  "ACC1:acc#41" {A(4)} -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(regs.regs(0).sva)#12.itm}
load net {reg(regs.regs(0).sva).cse(85)} -pin  "ACC1:acc#41" {A(5)} -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(regs.regs(0).sva)#12.itm}
load net {reg(regs.regs(0).sva).cse(86)} -pin  "ACC1:acc#41" {A(6)} -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(regs.regs(0).sva)#12.itm}
load net {reg(regs.regs(0).sva).cse(87)} -pin  "ACC1:acc#41" {A(7)} -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(regs.regs(0).sva)#12.itm}
load net {reg(regs.regs(0).sva).cse(88)} -pin  "ACC1:acc#41" {A(8)} -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(regs.regs(0).sva)#12.itm}
load net {reg(regs.regs(0).sva).cse(89)} -pin  "ACC1:acc#41" {A(9)} -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(regs.regs(0).sva)#12.itm}
load net {reg(regs.regs(0).sva).cse(110)} -pin  "ACC1:acc#41" {B(0)} -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(regs.regs(0).sva)#13.itm}
load net {reg(regs.regs(0).sva).cse(111)} -pin  "ACC1:acc#41" {B(1)} -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(regs.regs(0).sva)#13.itm}
load net {reg(regs.regs(0).sva).cse(112)} -pin  "ACC1:acc#41" {B(2)} -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(regs.regs(0).sva)#13.itm}
load net {reg(regs.regs(0).sva).cse(113)} -pin  "ACC1:acc#41" {B(3)} -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(regs.regs(0).sva)#13.itm}
load net {reg(regs.regs(0).sva).cse(114)} -pin  "ACC1:acc#41" {B(4)} -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(regs.regs(0).sva)#13.itm}
load net {reg(regs.regs(0).sva).cse(115)} -pin  "ACC1:acc#41" {B(5)} -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(regs.regs(0).sva)#13.itm}
load net {reg(regs.regs(0).sva).cse(116)} -pin  "ACC1:acc#41" {B(6)} -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(regs.regs(0).sva)#13.itm}
load net {reg(regs.regs(0).sva).cse(117)} -pin  "ACC1:acc#41" {B(7)} -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(regs.regs(0).sva)#13.itm}
load net {reg(regs.regs(0).sva).cse(118)} -pin  "ACC1:acc#41" {B(8)} -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(regs.regs(0).sva)#13.itm}
load net {reg(regs.regs(0).sva).cse(119)} -pin  "ACC1:acc#41" {B(9)} -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(regs.regs(0).sva)#13.itm}
load net {ACC1:acc#41.itm(0)} -pin  "ACC1:acc#41" {Z(0)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#41.itm}
load net {ACC1:acc#41.itm(1)} -pin  "ACC1:acc#41" {Z(1)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#41.itm}
load net {ACC1:acc#41.itm(2)} -pin  "ACC1:acc#41" {Z(2)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#41.itm}
load net {ACC1:acc#41.itm(3)} -pin  "ACC1:acc#41" {Z(3)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#41.itm}
load net {ACC1:acc#41.itm(4)} -pin  "ACC1:acc#41" {Z(4)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#41.itm}
load net {ACC1:acc#41.itm(5)} -pin  "ACC1:acc#41" {Z(5)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#41.itm}
load net {ACC1:acc#41.itm(6)} -pin  "ACC1:acc#41" {Z(6)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#41.itm}
load net {ACC1:acc#41.itm(7)} -pin  "ACC1:acc#41" {Z(7)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#41.itm}
load net {ACC1:acc#41.itm(8)} -pin  "ACC1:acc#41" {Z(8)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#41.itm}
load net {ACC1:acc#41.itm(9)} -pin  "ACC1:acc#41" {Z(9)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#41.itm}
load net {ACC1:acc#41.itm(10)} -pin  "ACC1:acc#41" {Z(10)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#41.itm}
load inst "ACC1:acc#40" "add(10,0,10,0,11)" "INTERFACE" -attr xrf 2338 -attr oid 385 -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#40} -attr area 11.241230 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(10,0,10,0,11)"
load net {reg(regs.regs(0).sva).cse(140)} -pin  "ACC1:acc#40" {A(0)} -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(regs.regs(0).sva)#14.itm}
load net {reg(regs.regs(0).sva).cse(141)} -pin  "ACC1:acc#40" {A(1)} -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(regs.regs(0).sva)#14.itm}
load net {reg(regs.regs(0).sva).cse(142)} -pin  "ACC1:acc#40" {A(2)} -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(regs.regs(0).sva)#14.itm}
load net {reg(regs.regs(0).sva).cse(143)} -pin  "ACC1:acc#40" {A(3)} -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(regs.regs(0).sva)#14.itm}
load net {reg(regs.regs(0).sva).cse(144)} -pin  "ACC1:acc#40" {A(4)} -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(regs.regs(0).sva)#14.itm}
load net {reg(regs.regs(0).sva).cse(145)} -pin  "ACC1:acc#40" {A(5)} -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(regs.regs(0).sva)#14.itm}
load net {reg(regs.regs(0).sva).cse(146)} -pin  "ACC1:acc#40" {A(6)} -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(regs.regs(0).sva)#14.itm}
load net {reg(regs.regs(0).sva).cse(147)} -pin  "ACC1:acc#40" {A(7)} -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(regs.regs(0).sva)#14.itm}
load net {reg(regs.regs(0).sva).cse(148)} -pin  "ACC1:acc#40" {A(8)} -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(regs.regs(0).sva)#14.itm}
load net {reg(regs.regs(0).sva).cse(149)} -pin  "ACC1:acc#40" {A(9)} -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(regs.regs(0).sva)#14.itm}
load net {reg(regs.regs(2).sva#1).cse(20)} -pin  "ACC1:acc#40" {B(0)} -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(regs.regs(2).sva#1)#14.itm}
load net {reg(regs.regs(2).sva#1).cse(21)} -pin  "ACC1:acc#40" {B(1)} -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(regs.regs(2).sva#1)#14.itm}
load net {reg(regs.regs(2).sva#1).cse(22)} -pin  "ACC1:acc#40" {B(2)} -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(regs.regs(2).sva#1)#14.itm}
load net {reg(regs.regs(2).sva#1).cse(23)} -pin  "ACC1:acc#40" {B(3)} -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(regs.regs(2).sva#1)#14.itm}
load net {reg(regs.regs(2).sva#1).cse(24)} -pin  "ACC1:acc#40" {B(4)} -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(regs.regs(2).sva#1)#14.itm}
load net {reg(regs.regs(2).sva#1).cse(25)} -pin  "ACC1:acc#40" {B(5)} -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(regs.regs(2).sva#1)#14.itm}
load net {reg(regs.regs(2).sva#1).cse(26)} -pin  "ACC1:acc#40" {B(6)} -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(regs.regs(2).sva#1)#14.itm}
load net {reg(regs.regs(2).sva#1).cse(27)} -pin  "ACC1:acc#40" {B(7)} -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(regs.regs(2).sva#1)#14.itm}
load net {reg(regs.regs(2).sva#1).cse(28)} -pin  "ACC1:acc#40" {B(8)} -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(regs.regs(2).sva#1)#14.itm}
load net {reg(regs.regs(2).sva#1).cse(29)} -pin  "ACC1:acc#40" {B(9)} -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(regs.regs(2).sva#1)#14.itm}
load net {ACC1:acc#40.itm(0)} -pin  "ACC1:acc#40" {Z(0)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#40.itm}
load net {ACC1:acc#40.itm(1)} -pin  "ACC1:acc#40" {Z(1)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#40.itm}
load net {ACC1:acc#40.itm(2)} -pin  "ACC1:acc#40" {Z(2)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#40.itm}
load net {ACC1:acc#40.itm(3)} -pin  "ACC1:acc#40" {Z(3)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#40.itm}
load net {ACC1:acc#40.itm(4)} -pin  "ACC1:acc#40" {Z(4)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#40.itm}
load net {ACC1:acc#40.itm(5)} -pin  "ACC1:acc#40" {Z(5)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#40.itm}
load net {ACC1:acc#40.itm(6)} -pin  "ACC1:acc#40" {Z(6)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#40.itm}
load net {ACC1:acc#40.itm(7)} -pin  "ACC1:acc#40" {Z(7)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#40.itm}
load net {ACC1:acc#40.itm(8)} -pin  "ACC1:acc#40" {Z(8)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#40.itm}
load net {ACC1:acc#40.itm(9)} -pin  "ACC1:acc#40" {Z(9)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#40.itm}
load net {ACC1:acc#40.itm(10)} -pin  "ACC1:acc#40" {Z(10)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#40.itm}
load inst "ACC1:acc#48" "add(11,0,11,0,12)" "INTERFACE" -attr xrf 2339 -attr oid 386 -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#48} -attr area 12.232538 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(11,0,11,0,12)"
load net {ACC1:acc#41.itm(0)} -pin  "ACC1:acc#48" {A(0)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#41.itm}
load net {ACC1:acc#41.itm(1)} -pin  "ACC1:acc#48" {A(1)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#41.itm}
load net {ACC1:acc#41.itm(2)} -pin  "ACC1:acc#48" {A(2)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#41.itm}
load net {ACC1:acc#41.itm(3)} -pin  "ACC1:acc#48" {A(3)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#41.itm}
load net {ACC1:acc#41.itm(4)} -pin  "ACC1:acc#48" {A(4)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#41.itm}
load net {ACC1:acc#41.itm(5)} -pin  "ACC1:acc#48" {A(5)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#41.itm}
load net {ACC1:acc#41.itm(6)} -pin  "ACC1:acc#48" {A(6)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#41.itm}
load net {ACC1:acc#41.itm(7)} -pin  "ACC1:acc#48" {A(7)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#41.itm}
load net {ACC1:acc#41.itm(8)} -pin  "ACC1:acc#48" {A(8)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#41.itm}
load net {ACC1:acc#41.itm(9)} -pin  "ACC1:acc#48" {A(9)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#41.itm}
load net {ACC1:acc#41.itm(10)} -pin  "ACC1:acc#48" {A(10)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#41.itm}
load net {ACC1:acc#40.itm(0)} -pin  "ACC1:acc#48" {B(0)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#40.itm}
load net {ACC1:acc#40.itm(1)} -pin  "ACC1:acc#48" {B(1)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#40.itm}
load net {ACC1:acc#40.itm(2)} -pin  "ACC1:acc#48" {B(2)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#40.itm}
load net {ACC1:acc#40.itm(3)} -pin  "ACC1:acc#48" {B(3)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#40.itm}
load net {ACC1:acc#40.itm(4)} -pin  "ACC1:acc#48" {B(4)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#40.itm}
load net {ACC1:acc#40.itm(5)} -pin  "ACC1:acc#48" {B(5)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#40.itm}
load net {ACC1:acc#40.itm(6)} -pin  "ACC1:acc#48" {B(6)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#40.itm}
load net {ACC1:acc#40.itm(7)} -pin  "ACC1:acc#48" {B(7)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#40.itm}
load net {ACC1:acc#40.itm(8)} -pin  "ACC1:acc#48" {B(8)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#40.itm}
load net {ACC1:acc#40.itm(9)} -pin  "ACC1:acc#48" {B(9)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#40.itm}
load net {ACC1:acc#40.itm(10)} -pin  "ACC1:acc#48" {B(10)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#40.itm}
load net {ACC1:acc#48.itm(0)} -pin  "ACC1:acc#48" {Z(0)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#48.itm}
load net {ACC1:acc#48.itm(1)} -pin  "ACC1:acc#48" {Z(1)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#48.itm}
load net {ACC1:acc#48.itm(2)} -pin  "ACC1:acc#48" {Z(2)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#48.itm}
load net {ACC1:acc#48.itm(3)} -pin  "ACC1:acc#48" {Z(3)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#48.itm}
load net {ACC1:acc#48.itm(4)} -pin  "ACC1:acc#48" {Z(4)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#48.itm}
load net {ACC1:acc#48.itm(5)} -pin  "ACC1:acc#48" {Z(5)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#48.itm}
load net {ACC1:acc#48.itm(6)} -pin  "ACC1:acc#48" {Z(6)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#48.itm}
load net {ACC1:acc#48.itm(7)} -pin  "ACC1:acc#48" {Z(7)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#48.itm}
load net {ACC1:acc#48.itm(8)} -pin  "ACC1:acc#48" {Z(8)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#48.itm}
load net {ACC1:acc#48.itm(9)} -pin  "ACC1:acc#48" {Z(9)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#48.itm}
load net {ACC1:acc#48.itm(10)} -pin  "ACC1:acc#48" {Z(10)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#48.itm}
load net {ACC1:acc#48.itm(11)} -pin  "ACC1:acc#48" {Z(11)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#48.itm}
load inst "ACC1:acc" "add(13,0,12,0,14)" "INTERFACE" -attr xrf 2340 -attr oid 387 -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc} -attr area 14.215154 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(13,0,13,0,14)"
load net {ACC1:acc#52.itm(0)} -pin  "ACC1:acc" {A(0)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#52.itm}
load net {ACC1:acc#52.itm(1)} -pin  "ACC1:acc" {A(1)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#52.itm}
load net {ACC1:acc#52.itm(2)} -pin  "ACC1:acc" {A(2)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#52.itm}
load net {ACC1:acc#52.itm(3)} -pin  "ACC1:acc" {A(3)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#52.itm}
load net {ACC1:acc#52.itm(4)} -pin  "ACC1:acc" {A(4)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#52.itm}
load net {ACC1:acc#52.itm(5)} -pin  "ACC1:acc" {A(5)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#52.itm}
load net {ACC1:acc#52.itm(6)} -pin  "ACC1:acc" {A(6)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#52.itm}
load net {ACC1:acc#52.itm(7)} -pin  "ACC1:acc" {A(7)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#52.itm}
load net {ACC1:acc#52.itm(8)} -pin  "ACC1:acc" {A(8)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#52.itm}
load net {ACC1:acc#52.itm(9)} -pin  "ACC1:acc" {A(9)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#52.itm}
load net {ACC1:acc#52.itm(10)} -pin  "ACC1:acc" {A(10)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#52.itm}
load net {ACC1:acc#52.itm(11)} -pin  "ACC1:acc" {A(11)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#52.itm}
load net {ACC1:acc#52.itm(12)} -pin  "ACC1:acc" {A(12)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#52.itm}
load net {ACC1:acc#48.itm(0)} -pin  "ACC1:acc" {B(0)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#48.itm}
load net {ACC1:acc#48.itm(1)} -pin  "ACC1:acc" {B(1)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#48.itm}
load net {ACC1:acc#48.itm(2)} -pin  "ACC1:acc" {B(2)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#48.itm}
load net {ACC1:acc#48.itm(3)} -pin  "ACC1:acc" {B(3)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#48.itm}
load net {ACC1:acc#48.itm(4)} -pin  "ACC1:acc" {B(4)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#48.itm}
load net {ACC1:acc#48.itm(5)} -pin  "ACC1:acc" {B(5)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#48.itm}
load net {ACC1:acc#48.itm(6)} -pin  "ACC1:acc" {B(6)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#48.itm}
load net {ACC1:acc#48.itm(7)} -pin  "ACC1:acc" {B(7)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#48.itm}
load net {ACC1:acc#48.itm(8)} -pin  "ACC1:acc" {B(8)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#48.itm}
load net {ACC1:acc#48.itm(9)} -pin  "ACC1:acc" {B(9)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#48.itm}
load net {ACC1:acc#48.itm(10)} -pin  "ACC1:acc" {B(10)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#48.itm}
load net {ACC1:acc#48.itm(11)} -pin  "ACC1:acc" {B(11)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#48.itm}
load net {ACC1:acc.itm(0)} -pin  "ACC1:acc" {Z(0)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc.itm}
load net {ACC1:acc.itm(1)} -pin  "ACC1:acc" {Z(1)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc.itm}
load net {ACC1:acc.itm(2)} -pin  "ACC1:acc" {Z(2)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc.itm}
load net {ACC1:acc.itm(3)} -pin  "ACC1:acc" {Z(3)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc.itm}
load net {ACC1:acc.itm(4)} -pin  "ACC1:acc" {Z(4)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc.itm}
load net {ACC1:acc.itm(5)} -pin  "ACC1:acc" {Z(5)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc.itm}
load net {ACC1:acc.itm(6)} -pin  "ACC1:acc" {Z(6)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc.itm}
load net {ACC1:acc.itm(7)} -pin  "ACC1:acc" {Z(7)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc.itm}
load net {ACC1:acc.itm(8)} -pin  "ACC1:acc" {Z(8)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc.itm}
load net {ACC1:acc.itm(9)} -pin  "ACC1:acc" {Z(9)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc.itm}
load net {ACC1:acc.itm(10)} -pin  "ACC1:acc" {Z(10)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc.itm}
load net {ACC1:acc.itm(11)} -pin  "ACC1:acc" {Z(11)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc.itm}
load net {ACC1:acc.itm(12)} -pin  "ACC1:acc" {Z(12)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc.itm}
load net {ACC1:acc.itm(13)} -pin  "ACC1:acc" {Z(13)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc.itm}
load inst "ACC2-5:acc#1" "add(14,0,14,0,15)" "INTERFACE" -attr xrf 2341 -attr oid 388 -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC2-5:acc#1} -attr area 15.206462 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(14,0,14,0,15)"
load net {ACC1:acc#53.itm(0)} -pin  "ACC2-5:acc#1" {A(0)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#53.itm}
load net {ACC1:acc#53.itm(1)} -pin  "ACC2-5:acc#1" {A(1)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#53.itm}
load net {ACC1:acc#53.itm(2)} -pin  "ACC2-5:acc#1" {A(2)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#53.itm}
load net {ACC1:acc#53.itm(3)} -pin  "ACC2-5:acc#1" {A(3)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#53.itm}
load net {ACC1:acc#53.itm(4)} -pin  "ACC2-5:acc#1" {A(4)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#53.itm}
load net {ACC1:acc#53.itm(5)} -pin  "ACC2-5:acc#1" {A(5)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#53.itm}
load net {ACC1:acc#53.itm(6)} -pin  "ACC2-5:acc#1" {A(6)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#53.itm}
load net {ACC1:acc#53.itm(7)} -pin  "ACC2-5:acc#1" {A(7)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#53.itm}
load net {ACC1:acc#53.itm(8)} -pin  "ACC2-5:acc#1" {A(8)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#53.itm}
load net {ACC1:acc#53.itm(9)} -pin  "ACC2-5:acc#1" {A(9)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#53.itm}
load net {ACC1:acc#53.itm(10)} -pin  "ACC2-5:acc#1" {A(10)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#53.itm}
load net {ACC1:acc#53.itm(11)} -pin  "ACC2-5:acc#1" {A(11)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#53.itm}
load net {ACC1:acc#53.itm(12)} -pin  "ACC2-5:acc#1" {A(12)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#53.itm}
load net {ACC1:acc#53.itm(13)} -pin  "ACC2-5:acc#1" {A(13)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#53.itm}
load net {ACC1:acc.itm(0)} -pin  "ACC2-5:acc#1" {B(0)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc.itm}
load net {ACC1:acc.itm(1)} -pin  "ACC2-5:acc#1" {B(1)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc.itm}
load net {ACC1:acc.itm(2)} -pin  "ACC2-5:acc#1" {B(2)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc.itm}
load net {ACC1:acc.itm(3)} -pin  "ACC2-5:acc#1" {B(3)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc.itm}
load net {ACC1:acc.itm(4)} -pin  "ACC2-5:acc#1" {B(4)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc.itm}
load net {ACC1:acc.itm(5)} -pin  "ACC2-5:acc#1" {B(5)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc.itm}
load net {ACC1:acc.itm(6)} -pin  "ACC2-5:acc#1" {B(6)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc.itm}
load net {ACC1:acc.itm(7)} -pin  "ACC2-5:acc#1" {B(7)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc.itm}
load net {ACC1:acc.itm(8)} -pin  "ACC2-5:acc#1" {B(8)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc.itm}
load net {ACC1:acc.itm(9)} -pin  "ACC2-5:acc#1" {B(9)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc.itm}
load net {ACC1:acc.itm(10)} -pin  "ACC2-5:acc#1" {B(10)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc.itm}
load net {ACC1:acc.itm(11)} -pin  "ACC2-5:acc#1" {B(11)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc.itm}
load net {ACC1:acc.itm(12)} -pin  "ACC2-5:acc#1" {B(12)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc.itm}
load net {ACC1:acc.itm(13)} -pin  "ACC2-5:acc#1" {B(13)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc.itm}
load net {ACC2-5:acc#1.psp.sva(0)} -pin  "ACC2-5:acc#1" {Z(0)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC2-5:acc#1.psp.sva}
load net {ACC2-5:acc#1.psp.sva(1)} -pin  "ACC2-5:acc#1" {Z(1)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC2-5:acc#1.psp.sva}
load net {ACC2-5:acc#1.psp.sva(2)} -pin  "ACC2-5:acc#1" {Z(2)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC2-5:acc#1.psp.sva}
load net {ACC2-5:acc#1.psp.sva(3)} -pin  "ACC2-5:acc#1" {Z(3)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC2-5:acc#1.psp.sva}
load net {ACC2-5:acc#1.psp.sva(4)} -pin  "ACC2-5:acc#1" {Z(4)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC2-5:acc#1.psp.sva}
load net {ACC2-5:acc#1.psp.sva(5)} -pin  "ACC2-5:acc#1" {Z(5)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC2-5:acc#1.psp.sva}
load net {ACC2-5:acc#1.psp.sva(6)} -pin  "ACC2-5:acc#1" {Z(6)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC2-5:acc#1.psp.sva}
load net {ACC2-5:acc#1.psp.sva(7)} -pin  "ACC2-5:acc#1" {Z(7)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC2-5:acc#1.psp.sva}
load net {ACC2-5:acc#1.psp.sva(8)} -pin  "ACC2-5:acc#1" {Z(8)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC2-5:acc#1.psp.sva}
load net {ACC2-5:acc#1.psp.sva(9)} -pin  "ACC2-5:acc#1" {Z(9)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC2-5:acc#1.psp.sva}
load net {ACC2-5:acc#1.psp.sva(10)} -pin  "ACC2-5:acc#1" {Z(10)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC2-5:acc#1.psp.sva}
load net {ACC2-5:acc#1.psp.sva(11)} -pin  "ACC2-5:acc#1" {Z(11)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC2-5:acc#1.psp.sva}
load net {ACC2-5:acc#1.psp.sva(12)} -pin  "ACC2-5:acc#1" {Z(12)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC2-5:acc#1.psp.sva}
load net {ACC2-5:acc#1.psp.sva(13)} -pin  "ACC2-5:acc#1" {Z(13)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC2-5:acc#1.psp.sva}
load net {ACC2-5:acc#1.psp.sva(14)} -pin  "ACC2-5:acc#1" {Z(14)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC2-5:acc#1.psp.sva}
load inst "FRAME:not#39" "not(1)" "INTERFACE" -attr xrf 2342 -attr oid 389 -attr @path {/mean_vga/mean_vga:core/FRAME:not#39} -attr area 0.001000 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_not(1)"
load net {ACC2-5:acc#1.psp.sva(4)} -pin  "FRAME:not#39" {A(0)} -attr @path {/mean_vga/mean_vga:core/slc(ACC2-5:acc#1.psp.sva)#23.itm}
load net {FRAME:not#39.itm} -pin  "FRAME:not#39" {Z(0)} -attr @path {/mean_vga/mean_vga:core/FRAME:not#39.itm}
load inst "FRAME:not#43" "not(1)" "INTERFACE" -attr xrf 2343 -attr oid 390 -attr @path {/mean_vga/mean_vga:core/FRAME:not#43} -attr area 0.001000 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_not(1)"
load net {ACC2-5:acc#1.psp.sva(4)} -pin  "FRAME:not#43" {A(0)} -attr @path {/mean_vga/mean_vga:core/slc(ACC2-5:acc#1.psp.sva)#2.itm}
load net {FRAME:not#43.itm} -pin  "FRAME:not#43" {Z(0)} -attr @path {/mean_vga/mean_vga:core/FRAME:not#43.itm}
load inst "FRAME:acc#8" "add(4,0,4,0,5)" "INTERFACE" -attr xrf 2344 -attr oid 391 -attr vt d -attr @path {/mean_vga/mean_vga:core/FRAME:acc#8} -attr area 5.293382 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(4,0,4,0,5)"
load net {FRAME:not#43.itm} -pin  "FRAME:acc#8" {A(0)} -attr vt d -attr @path {/mean_vga/mean_vga:core/conc#176.itm}
load net {PWR} -pin  "FRAME:acc#8" {A(1)} -attr @path {/mean_vga/mean_vga:core/conc#176.itm}
load net {PWR} -pin  "FRAME:acc#8" {A(2)} -attr @path {/mean_vga/mean_vga:core/conc#176.itm}
load net {FRAME:not#39.itm} -pin  "FRAME:acc#8" {A(3)} -attr vt d -attr @path {/mean_vga/mean_vga:core/conc#176.itm}
load net {ACC2-5:acc#1.psp.sva(7)} -pin  "FRAME:acc#8" {B(0)} -attr vt d -attr @path {/mean_vga/mean_vga:core/FRAME:conc#3.itm}
load net {ACC2-5:acc#1.psp.sva(8)} -pin  "FRAME:acc#8" {B(1)} -attr vt d -attr @path {/mean_vga/mean_vga:core/FRAME:conc#3.itm}
load net {ACC2-5:acc#1.psp.sva(9)} -pin  "FRAME:acc#8" {B(2)} -attr vt d -attr @path {/mean_vga/mean_vga:core/FRAME:conc#3.itm}
load net {ACC2-5:acc#1.psp.sva(5)} -pin  "FRAME:acc#8" {B(3)} -attr vt d -attr @path {/mean_vga/mean_vga:core/FRAME:conc#3.itm}
load net {FRAME:acc#8.itm(0)} -pin  "FRAME:acc#8" {Z(0)} -attr vt d -attr @path {/mean_vga/mean_vga:core/FRAME:acc#8.itm}
load net {FRAME:acc#8.itm(1)} -pin  "FRAME:acc#8" {Z(1)} -attr vt d -attr @path {/mean_vga/mean_vga:core/FRAME:acc#8.itm}
load net {FRAME:acc#8.itm(2)} -pin  "FRAME:acc#8" {Z(2)} -attr vt d -attr @path {/mean_vga/mean_vga:core/FRAME:acc#8.itm}
load net {FRAME:acc#8.itm(3)} -pin  "FRAME:acc#8" {Z(3)} -attr vt d -attr @path {/mean_vga/mean_vga:core/FRAME:acc#8.itm}
load net {FRAME:acc#8.itm(4)} -pin  "FRAME:acc#8" {Z(4)} -attr vt d -attr @path {/mean_vga/mean_vga:core/FRAME:acc#8.itm}
load inst "FRAME:not#5" "not(1)" "INTERFACE" -attr xrf 2345 -attr oid 392 -attr @path {/mean_vga/mean_vga:core/FRAME:not#5} -attr area 0.001000 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_not(1)"
load net {ACC2-5:acc#1.psp.sva(5)} -pin  "FRAME:not#5" {A(0)} -attr @path {/mean_vga/mean_vga:core/slc(ACC2-5:acc#1.psp.sva)#5.itm}
load net {FRAME:not#5.itm} -pin  "FRAME:not#5" {Z(0)} -attr @path {/mean_vga/mean_vga:core/FRAME:not#5.itm}
load inst "FRAME:acc#7" "add(4,0,4,0,5)" "INTERFACE" -attr xrf 2346 -attr oid 393 -attr vt d -attr @path {/mean_vga/mean_vga:core/FRAME:acc#7} -attr area 5.293382 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(4,0,4,0,5)"
load net {ACC2-5:acc#1.psp.sva(14)} -pin  "FRAME:acc#7" {A(0)} -attr vt d -attr @path {/mean_vga/mean_vga:core/conc#177.itm}
load net {GND} -pin  "FRAME:acc#7" {A(1)} -attr @path {/mean_vga/mean_vga:core/conc#177.itm}
load net {GND} -pin  "FRAME:acc#7" {A(2)} -attr @path {/mean_vga/mean_vga:core/conc#177.itm}
load net {ACC2-5:acc#1.psp.sva(14)} -pin  "FRAME:acc#7" {A(3)} -attr vt d -attr @path {/mean_vga/mean_vga:core/conc#177.itm}
load net {FRAME:not#5.itm} -pin  "FRAME:acc#7" {B(0)} -attr vt d -attr @path {/mean_vga/mean_vga:core/conc#178.itm}
load net {PWR} -pin  "FRAME:acc#7" {B(1)} -attr @path {/mean_vga/mean_vga:core/conc#178.itm}
load net {PWR} -pin  "FRAME:acc#7" {B(2)} -attr @path {/mean_vga/mean_vga:core/conc#178.itm}
load net {PWR} -pin  "FRAME:acc#7" {B(3)} -attr @path {/mean_vga/mean_vga:core/conc#178.itm}
load net {FRAME:acc#7.itm(0)} -pin  "FRAME:acc#7" {Z(0)} -attr vt d -attr @path {/mean_vga/mean_vga:core/FRAME:acc#7.itm}
load net {FRAME:acc#7.itm(1)} -pin  "FRAME:acc#7" {Z(1)} -attr vt d -attr @path {/mean_vga/mean_vga:core/FRAME:acc#7.itm}
load net {FRAME:acc#7.itm(2)} -pin  "FRAME:acc#7" {Z(2)} -attr vt d -attr @path {/mean_vga/mean_vga:core/FRAME:acc#7.itm}
load net {FRAME:acc#7.itm(3)} -pin  "FRAME:acc#7" {Z(3)} -attr vt d -attr @path {/mean_vga/mean_vga:core/FRAME:acc#7.itm}
load net {FRAME:acc#7.itm(4)} -pin  "FRAME:acc#7" {Z(4)} -attr vt d -attr @path {/mean_vga/mean_vga:core/FRAME:acc#7.itm}
load inst "FRAME:acc#11" "add(5,0,5,0,6)" "INTERFACE" -attr xrf 2347 -attr oid 394 -attr vt d -attr @path {/mean_vga/mean_vga:core/FRAME:acc#11} -attr area 6.284690 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(5,0,5,0,6)"
load net {FRAME:acc#8.itm(0)} -pin  "FRAME:acc#11" {A(0)} -attr vt d -attr @path {/mean_vga/mean_vga:core/FRAME:acc#8.itm}
load net {FRAME:acc#8.itm(1)} -pin  "FRAME:acc#11" {A(1)} -attr vt d -attr @path {/mean_vga/mean_vga:core/FRAME:acc#8.itm}
load net {FRAME:acc#8.itm(2)} -pin  "FRAME:acc#11" {A(2)} -attr vt d -attr @path {/mean_vga/mean_vga:core/FRAME:acc#8.itm}
load net {FRAME:acc#8.itm(3)} -pin  "FRAME:acc#11" {A(3)} -attr vt d -attr @path {/mean_vga/mean_vga:core/FRAME:acc#8.itm}
load net {FRAME:acc#8.itm(4)} -pin  "FRAME:acc#11" {A(4)} -attr vt d -attr @path {/mean_vga/mean_vga:core/FRAME:acc#8.itm}
load net {FRAME:acc#7.itm(0)} -pin  "FRAME:acc#11" {B(0)} -attr vt d -attr @path {/mean_vga/mean_vga:core/FRAME:acc#7.itm}
load net {FRAME:acc#7.itm(1)} -pin  "FRAME:acc#11" {B(1)} -attr vt d -attr @path {/mean_vga/mean_vga:core/FRAME:acc#7.itm}
load net {FRAME:acc#7.itm(2)} -pin  "FRAME:acc#11" {B(2)} -attr vt d -attr @path {/mean_vga/mean_vga:core/FRAME:acc#7.itm}
load net {FRAME:acc#7.itm(3)} -pin  "FRAME:acc#11" {B(3)} -attr vt d -attr @path {/mean_vga/mean_vga:core/FRAME:acc#7.itm}
load net {FRAME:acc#7.itm(4)} -pin  "FRAME:acc#11" {B(4)} -attr vt d -attr @path {/mean_vga/mean_vga:core/FRAME:acc#7.itm}
load net {FRAME:acc#11.itm(0)} -pin  "FRAME:acc#11" {Z(0)} -attr vt d -attr @path {/mean_vga/mean_vga:core/FRAME:acc#11.itm}
load net {FRAME:acc#11.itm(1)} -pin  "FRAME:acc#11" {Z(1)} -attr vt d -attr @path {/mean_vga/mean_vga:core/FRAME:acc#11.itm}
load net {FRAME:acc#11.itm(2)} -pin  "FRAME:acc#11" {Z(2)} -attr vt d -attr @path {/mean_vga/mean_vga:core/FRAME:acc#11.itm}
load net {FRAME:acc#11.itm(3)} -pin  "FRAME:acc#11" {Z(3)} -attr vt d -attr @path {/mean_vga/mean_vga:core/FRAME:acc#11.itm}
load net {FRAME:acc#11.itm(4)} -pin  "FRAME:acc#11" {Z(4)} -attr vt d -attr @path {/mean_vga/mean_vga:core/FRAME:acc#11.itm}
load net {FRAME:acc#11.itm(5)} -pin  "FRAME:acc#11" {Z(5)} -attr vt d -attr @path {/mean_vga/mean_vga:core/FRAME:acc#11.itm}
load inst "FRAME:acc#13" "add(5,0,6,-1,6)" "INTERFACE" -attr xrf 2348 -attr oid 395 -attr vt d -attr @path {/mean_vga/mean_vga:core/FRAME:acc#13} -attr area 7.280752 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(6,0,5,0,6)"
load net {PWR} -pin  "FRAME:acc#13" {A(0)} -attr @path {/mean_vga/mean_vga:core/C19_5}
load net {PWR} -pin  "FRAME:acc#13" {A(1)} -attr @path {/mean_vga/mean_vga:core/C19_5}
load net {GND} -pin  "FRAME:acc#13" {A(2)} -attr @path {/mean_vga/mean_vga:core/C19_5}
load net {GND} -pin  "FRAME:acc#13" {A(3)} -attr @path {/mean_vga/mean_vga:core/C19_5}
load net {PWR} -pin  "FRAME:acc#13" {A(4)} -attr @path {/mean_vga/mean_vga:core/C19_5}
load net {FRAME:acc#11.itm(0)} -pin  "FRAME:acc#13" {B(0)} -attr vt d -attr @path {/mean_vga/mean_vga:core/FRAME:acc#11.itm}
load net {FRAME:acc#11.itm(1)} -pin  "FRAME:acc#13" {B(1)} -attr vt d -attr @path {/mean_vga/mean_vga:core/FRAME:acc#11.itm}
load net {FRAME:acc#11.itm(2)} -pin  "FRAME:acc#13" {B(2)} -attr vt d -attr @path {/mean_vga/mean_vga:core/FRAME:acc#11.itm}
load net {FRAME:acc#11.itm(3)} -pin  "FRAME:acc#13" {B(3)} -attr vt d -attr @path {/mean_vga/mean_vga:core/FRAME:acc#11.itm}
load net {FRAME:acc#11.itm(4)} -pin  "FRAME:acc#13" {B(4)} -attr vt d -attr @path {/mean_vga/mean_vga:core/FRAME:acc#11.itm}
load net {FRAME:acc#11.itm(5)} -pin  "FRAME:acc#13" {B(5)} -attr vt d -attr @path {/mean_vga/mean_vga:core/FRAME:acc#11.itm}
load net {FRAME:acc#13.itm(0)} -pin  "FRAME:acc#13" {Z(0)} -attr vt d -attr @path {/mean_vga/mean_vga:core/FRAME:acc#13.itm}
load net {FRAME:acc#13.itm(1)} -pin  "FRAME:acc#13" {Z(1)} -attr vt d -attr @path {/mean_vga/mean_vga:core/FRAME:acc#13.itm}
load net {FRAME:acc#13.itm(2)} -pin  "FRAME:acc#13" {Z(2)} -attr vt d -attr @path {/mean_vga/mean_vga:core/FRAME:acc#13.itm}
load net {FRAME:acc#13.itm(3)} -pin  "FRAME:acc#13" {Z(3)} -attr vt d -attr @path {/mean_vga/mean_vga:core/FRAME:acc#13.itm}
load net {FRAME:acc#13.itm(4)} -pin  "FRAME:acc#13" {Z(4)} -attr vt d -attr @path {/mean_vga/mean_vga:core/FRAME:acc#13.itm}
load net {FRAME:acc#13.itm(5)} -pin  "FRAME:acc#13" {Z(5)} -attr vt d -attr @path {/mean_vga/mean_vga:core/FRAME:acc#13.itm}
load inst "FRAME:acc#10" "add(5,-1,4,0,5)" "INTERFACE" -attr xrf 2349 -attr oid 396 -attr vt d -attr @path {/mean_vga/mean_vga:core/FRAME:acc#10} -attr area 6.000000 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(5,0,5,1,7)"
load net {ACC2-5:acc#1.psp.sva(6)} -pin  "FRAME:acc#10" {A(0)} -attr vt d -attr @path {/mean_vga/mean_vga:core/conc#179.itm}
load net {GND} -pin  "FRAME:acc#10" {A(1)} -attr @path {/mean_vga/mean_vga:core/conc#179.itm}
load net {ACC2-5:acc#1.psp.sva(6)} -pin  "FRAME:acc#10" {A(2)} -attr vt d -attr @path {/mean_vga/mean_vga:core/conc#179.itm}
load net {GND} -pin  "FRAME:acc#10" {A(3)} -attr @path {/mean_vga/mean_vga:core/conc#179.itm}
load net {ACC2-5:acc#1.psp.sva(6)} -pin  "FRAME:acc#10" {A(4)} -attr vt d -attr @path {/mean_vga/mean_vga:core/conc#179.itm}
load net {ACC2-5:acc#1.psp.sva(0)} -pin  "FRAME:acc#10" {B(0)} -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(ACC2-5:acc#1.psp.sva)#7.itm}
load net {ACC2-5:acc#1.psp.sva(1)} -pin  "FRAME:acc#10" {B(1)} -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(ACC2-5:acc#1.psp.sva)#7.itm}
load net {ACC2-5:acc#1.psp.sva(2)} -pin  "FRAME:acc#10" {B(2)} -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(ACC2-5:acc#1.psp.sva)#7.itm}
load net {ACC2-5:acc#1.psp.sva(3)} -pin  "FRAME:acc#10" {B(3)} -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(ACC2-5:acc#1.psp.sva)#7.itm}
load net {FRAME:acc#10.itm(0)} -pin  "FRAME:acc#10" {Z(0)} -attr vt d -attr @path {/mean_vga/mean_vga:core/FRAME:acc#10.itm}
load net {FRAME:acc#10.itm(1)} -pin  "FRAME:acc#10" {Z(1)} -attr vt d -attr @path {/mean_vga/mean_vga:core/FRAME:acc#10.itm}
load net {FRAME:acc#10.itm(2)} -pin  "FRAME:acc#10" {Z(2)} -attr vt d -attr @path {/mean_vga/mean_vga:core/FRAME:acc#10.itm}
load net {FRAME:acc#10.itm(3)} -pin  "FRAME:acc#10" {Z(3)} -attr vt d -attr @path {/mean_vga/mean_vga:core/FRAME:acc#10.itm}
load net {FRAME:acc#10.itm(4)} -pin  "FRAME:acc#10" {Z(4)} -attr vt d -attr @path {/mean_vga/mean_vga:core/FRAME:acc#10.itm}
load inst "FRAME:not#1" "not(3)" "INTERFACE" -attr xrf 2350 -attr oid 397 -attr vt d -attr @path {/mean_vga/mean_vga:core/FRAME:not#1} -attr area 0.001000 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_not(3)"
load net {ACC2-5:acc#1.psp.sva(11)} -pin  "FRAME:not#1" {A(0)} -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(ACC2-5:acc#1.psp.sva)#8.itm}
load net {ACC2-5:acc#1.psp.sva(12)} -pin  "FRAME:not#1" {A(1)} -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(ACC2-5:acc#1.psp.sva)#8.itm}
load net {ACC2-5:acc#1.psp.sva(13)} -pin  "FRAME:not#1" {A(2)} -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(ACC2-5:acc#1.psp.sva)#8.itm}
load net {FRAME:not#1.itm(0)} -pin  "FRAME:not#1" {Z(0)} -attr vt d -attr @path {/mean_vga/mean_vga:core/FRAME:not#1.itm}
load net {FRAME:not#1.itm(1)} -pin  "FRAME:not#1" {Z(1)} -attr vt d -attr @path {/mean_vga/mean_vga:core/FRAME:not#1.itm}
load net {FRAME:not#1.itm(2)} -pin  "FRAME:not#1" {Z(2)} -attr vt d -attr @path {/mean_vga/mean_vga:core/FRAME:not#1.itm}
load inst "FRAME:acc#55" "add(3,0,3,0,4)" "INTERFACE" -attr xrf 2351 -attr oid 398 -attr vt d -attr @path {/mean_vga/mean_vga:core/FRAME:acc#55} -attr area 4.303074 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(3,0,3,0,4)"
load net {FRAME:not#1.itm(0)} -pin  "FRAME:acc#55" {A(0)} -attr vt d -attr @path {/mean_vga/mean_vga:core/FRAME:not#1.itm}
load net {FRAME:not#1.itm(1)} -pin  "FRAME:acc#55" {A(1)} -attr vt d -attr @path {/mean_vga/mean_vga:core/FRAME:not#1.itm}
load net {FRAME:not#1.itm(2)} -pin  "FRAME:acc#55" {A(2)} -attr vt d -attr @path {/mean_vga/mean_vga:core/FRAME:not#1.itm}
load net {ACC2-5:acc#1.psp.sva(7)} -pin  "FRAME:acc#55" {B(0)} -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(ACC2-5:acc#1.psp.sva)#4.itm}
load net {ACC2-5:acc#1.psp.sva(8)} -pin  "FRAME:acc#55" {B(1)} -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(ACC2-5:acc#1.psp.sva)#4.itm}
load net {ACC2-5:acc#1.psp.sva(9)} -pin  "FRAME:acc#55" {B(2)} -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(ACC2-5:acc#1.psp.sva)#4.itm}
load net {FRAME:acc#55.itm(0)} -pin  "FRAME:acc#55" {Z(0)} -attr vt d -attr @path {/mean_vga/mean_vga:core/FRAME:acc#55.itm}
load net {FRAME:acc#55.itm(1)} -pin  "FRAME:acc#55" {Z(1)} -attr vt d -attr @path {/mean_vga/mean_vga:core/FRAME:acc#55.itm}
load net {FRAME:acc#55.itm(2)} -pin  "FRAME:acc#55" {Z(2)} -attr vt d -attr @path {/mean_vga/mean_vga:core/FRAME:acc#55.itm}
load net {FRAME:acc#55.itm(3)} -pin  "FRAME:acc#55" {Z(3)} -attr vt d -attr @path {/mean_vga/mean_vga:core/FRAME:acc#55.itm}
load inst "FRAME:not#30" "not(1)" "INTERFACE" -attr xrf 2352 -attr oid 399 -attr @path {/mean_vga/mean_vga:core/FRAME:not#30} -attr area 0.001000 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_not(1)"
load net {ACC2-5:acc#1.psp.sva(10)} -pin  "FRAME:not#30" {A(0)} -attr @path {/mean_vga/mean_vga:core/slc(ACC2-5:acc#1.psp.sva)#9.itm}
load net {FRAME:not#30.itm} -pin  "FRAME:not#30" {Z(0)} -attr @path {/mean_vga/mean_vga:core/FRAME:not#30.itm}
load inst "FRAME:acc#12" "add(5,1,5,0,7)" "INTERFACE" -attr xrf 2353 -attr oid 400 -attr vt d -attr @path {/mean_vga/mean_vga:core/FRAME:acc#12} -attr area 6.000000 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(5,0,5,1,7)"
load net {FRAME:acc#10.itm(0)} -pin  "FRAME:acc#12" {A(0)} -attr vt d -attr @path {/mean_vga/mean_vga:core/FRAME:acc#10.itm}
load net {FRAME:acc#10.itm(1)} -pin  "FRAME:acc#12" {A(1)} -attr vt d -attr @path {/mean_vga/mean_vga:core/FRAME:acc#10.itm}
load net {FRAME:acc#10.itm(2)} -pin  "FRAME:acc#12" {A(2)} -attr vt d -attr @path {/mean_vga/mean_vga:core/FRAME:acc#10.itm}
load net {FRAME:acc#10.itm(3)} -pin  "FRAME:acc#12" {A(3)} -attr vt d -attr @path {/mean_vga/mean_vga:core/FRAME:acc#10.itm}
load net {FRAME:acc#10.itm(4)} -pin  "FRAME:acc#12" {A(4)} -attr vt d -attr @path {/mean_vga/mean_vga:core/FRAME:acc#10.itm}
load net {FRAME:not#30.itm} -pin  "FRAME:acc#12" {B(0)} -attr vt d -attr @path {/mean_vga/mean_vga:core/FRAME:conc#49.itm}
load net {FRAME:acc#55.itm(0)} -pin  "FRAME:acc#12" {B(1)} -attr vt d -attr @path {/mean_vga/mean_vga:core/FRAME:conc#49.itm}
load net {FRAME:acc#55.itm(1)} -pin  "FRAME:acc#12" {B(2)} -attr vt d -attr @path {/mean_vga/mean_vga:core/FRAME:conc#49.itm}
load net {FRAME:acc#55.itm(2)} -pin  "FRAME:acc#12" {B(3)} -attr vt d -attr @path {/mean_vga/mean_vga:core/FRAME:conc#49.itm}
load net {FRAME:acc#55.itm(3)} -pin  "FRAME:acc#12" {B(4)} -attr vt d -attr @path {/mean_vga/mean_vga:core/FRAME:conc#49.itm}
load net {FRAME:acc#12.itm(0)} -pin  "FRAME:acc#12" {Z(0)} -attr vt d -attr @path {/mean_vga/mean_vga:core/FRAME:acc#12.itm}
load net {FRAME:acc#12.itm(1)} -pin  "FRAME:acc#12" {Z(1)} -attr vt d -attr @path {/mean_vga/mean_vga:core/FRAME:acc#12.itm}
load net {FRAME:acc#12.itm(2)} -pin  "FRAME:acc#12" {Z(2)} -attr vt d -attr @path {/mean_vga/mean_vga:core/FRAME:acc#12.itm}
load net {FRAME:acc#12.itm(3)} -pin  "FRAME:acc#12" {Z(3)} -attr vt d -attr @path {/mean_vga/mean_vga:core/FRAME:acc#12.itm}
load net {FRAME:acc#12.itm(4)} -pin  "FRAME:acc#12" {Z(4)} -attr vt d -attr @path {/mean_vga/mean_vga:core/FRAME:acc#12.itm}
load net {FRAME:acc#12.itm(5)} -pin  "FRAME:acc#12" {Z(5)} -attr vt d -attr @path {/mean_vga/mean_vga:core/FRAME:acc#12.itm}
load net {FRAME:acc#12.itm(6)} -pin  "FRAME:acc#12" {Z(6)} -attr vt d -attr @path {/mean_vga/mean_vga:core/FRAME:acc#12.itm}
load inst "acc" "add(6,1,7,-1,7)" "INTERFACE" -attr xrf 2354 -attr oid 401 -attr vt d -attr @path {/mean_vga/mean_vga:core/acc} -attr area 8.000000 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(7,0,6,1,7)"
load net {FRAME:acc#13.itm(0)} -pin  "acc" {A(0)} -attr vt d -attr @path {/mean_vga/mean_vga:core/FRAME:acc#13.itm}
load net {FRAME:acc#13.itm(1)} -pin  "acc" {A(1)} -attr vt d -attr @path {/mean_vga/mean_vga:core/FRAME:acc#13.itm}
load net {FRAME:acc#13.itm(2)} -pin  "acc" {A(2)} -attr vt d -attr @path {/mean_vga/mean_vga:core/FRAME:acc#13.itm}
load net {FRAME:acc#13.itm(3)} -pin  "acc" {A(3)} -attr vt d -attr @path {/mean_vga/mean_vga:core/FRAME:acc#13.itm}
load net {FRAME:acc#13.itm(4)} -pin  "acc" {A(4)} -attr vt d -attr @path {/mean_vga/mean_vga:core/FRAME:acc#13.itm}
load net {FRAME:acc#13.itm(5)} -pin  "acc" {A(5)} -attr vt d -attr @path {/mean_vga/mean_vga:core/FRAME:acc#13.itm}
load net {FRAME:acc#12.itm(0)} -pin  "acc" {B(0)} -attr vt d -attr @path {/mean_vga/mean_vga:core/FRAME:acc#12.itm}
load net {FRAME:acc#12.itm(1)} -pin  "acc" {B(1)} -attr vt d -attr @path {/mean_vga/mean_vga:core/FRAME:acc#12.itm}
load net {FRAME:acc#12.itm(2)} -pin  "acc" {B(2)} -attr vt d -attr @path {/mean_vga/mean_vga:core/FRAME:acc#12.itm}
load net {FRAME:acc#12.itm(3)} -pin  "acc" {B(3)} -attr vt d -attr @path {/mean_vga/mean_vga:core/FRAME:acc#12.itm}
load net {FRAME:acc#12.itm(4)} -pin  "acc" {B(4)} -attr vt d -attr @path {/mean_vga/mean_vga:core/FRAME:acc#12.itm}
load net {FRAME:acc#12.itm(5)} -pin  "acc" {B(5)} -attr vt d -attr @path {/mean_vga/mean_vga:core/FRAME:acc#12.itm}
load net {FRAME:acc#12.itm(6)} -pin  "acc" {B(6)} -attr vt d -attr @path {/mean_vga/mean_vga:core/FRAME:acc#12.itm}
load net {acc.imod.sva(0)} -pin  "acc" {Z(0)} -attr vt d -attr @path {/mean_vga/mean_vga:core/acc.imod.sva}
load net {acc.imod.sva(1)} -pin  "acc" {Z(1)} -attr vt d -attr @path {/mean_vga/mean_vga:core/acc.imod.sva}
load net {acc.imod.sva(2)} -pin  "acc" {Z(2)} -attr vt d -attr @path {/mean_vga/mean_vga:core/acc.imod.sva}
load net {acc.imod.sva(3)} -pin  "acc" {Z(3)} -attr vt d -attr @path {/mean_vga/mean_vga:core/acc.imod.sva}
load net {acc.imod.sva(4)} -pin  "acc" {Z(4)} -attr vt d -attr @path {/mean_vga/mean_vga:core/acc.imod.sva}
load net {acc.imod.sva(5)} -pin  "acc" {Z(5)} -attr vt d -attr @path {/mean_vga/mean_vga:core/acc.imod.sva}
load net {acc.imod.sva(6)} -pin  "acc" {Z(6)} -attr vt d -attr @path {/mean_vga/mean_vga:core/acc.imod.sva}
load inst "FRAME:not#7" "not(1)" "INTERFACE" -attr xrf 2355 -attr oid 402 -attr @path {/mean_vga/mean_vga:core/FRAME:not#7} -attr area 0.001000 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_not(1)"
load net {acc.imod.sva(4)} -pin  "FRAME:not#7" {A(0)} -attr @path {/mean_vga/mean_vga:core/slc(acc.imod.sva)#7.itm}
load net {FRAME:not#7.itm} -pin  "FRAME:not#7" {Z(0)} -attr @path {/mean_vga/mean_vga:core/FRAME:not#7.itm}
load inst "FRAME:not#45" "not(1)" "INTERFACE" -attr xrf 2356 -attr oid 403 -attr @path {/mean_vga/mean_vga:core/FRAME:not#45} -attr area 0.001000 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_not(1)"
load net {acc.imod.sva(4)} -pin  "FRAME:not#45" {A(0)} -attr @path {/mean_vga/mean_vga:core/slc(acc.imod.sva)#3.itm}
load net {FRAME:not#45.itm} -pin  "FRAME:not#45" {Z(0)} -attr @path {/mean_vga/mean_vga:core/FRAME:not#45.itm}
load inst "FRAME:not#6" "not(2)" "INTERFACE" -attr xrf 2357 -attr oid 404 -attr vt d -attr @path {/mean_vga/mean_vga:core/FRAME:not#6} -attr area 0.001000 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_not(2)"
load net {acc.imod.sva(5)} -pin  "FRAME:not#6" {A(0)} -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(acc.imod.sva)#1.itm}
load net {acc.imod.sva(6)} -pin  "FRAME:not#6" {A(1)} -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(acc.imod.sva)#1.itm}
load net {FRAME:not#6.itm(0)} -pin  "FRAME:not#6" {Z(0)} -attr vt d -attr @path {/mean_vga/mean_vga:core/FRAME:not#6.itm}
load net {FRAME:not#6.itm(1)} -pin  "FRAME:not#6" {Z(1)} -attr vt d -attr @path {/mean_vga/mean_vga:core/FRAME:not#6.itm}
load inst "FRAME:acc#53" "add(4,-1,2,1,4)" "INTERFACE" -attr xrf 2358 -attr oid 405 -attr vt d -attr @path {/mean_vga/mean_vga:core/FRAME:acc#53} -attr area 5.000000 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(4,0,2,1,4)"
load net {FRAME:not#45.itm} -pin  "FRAME:acc#53" {A(0)} -attr vt d -attr @path {/mean_vga/mean_vga:core/conc#180.itm}
load net {PWR} -pin  "FRAME:acc#53" {A(1)} -attr @path {/mean_vga/mean_vga:core/conc#180.itm}
load net {PWR} -pin  "FRAME:acc#53" {A(2)} -attr @path {/mean_vga/mean_vga:core/conc#180.itm}
load net {FRAME:not#7.itm} -pin  "FRAME:acc#53" {A(3)} -attr vt d -attr @path {/mean_vga/mean_vga:core/conc#180.itm}
load net {FRAME:not#6.itm(0)} -pin  "FRAME:acc#53" {B(0)} -attr vt d -attr @path {/mean_vga/mean_vga:core/FRAME:not#6.itm}
load net {FRAME:not#6.itm(1)} -pin  "FRAME:acc#53" {B(1)} -attr vt d -attr @path {/mean_vga/mean_vga:core/FRAME:not#6.itm}
load net {FRAME:acc#53.sdt(0)} -pin  "FRAME:acc#53" {Z(0)} -attr vt d -attr @path {/mean_vga/mean_vga:core/FRAME:acc#53.sdt}
load net {FRAME:acc#53.sdt(1)} -pin  "FRAME:acc#53" {Z(1)} -attr vt d -attr @path {/mean_vga/mean_vga:core/FRAME:acc#53.sdt}
load net {FRAME:acc#53.sdt(2)} -pin  "FRAME:acc#53" {Z(2)} -attr vt d -attr @path {/mean_vga/mean_vga:core/FRAME:acc#53.sdt}
load net {FRAME:acc#53.sdt(3)} -pin  "FRAME:acc#53" {Z(3)} -attr vt d -attr @path {/mean_vga/mean_vga:core/FRAME:acc#53.sdt}
load inst "FRAME:mul#1" "mul(4,0,6,0,10)" "INTERFACE" -attr xrf 2359 -attr oid 406 -attr vt d -attr @path {/mean_vga/mean_vga:core/FRAME:mul#1} -attr area 330.249922 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_mul(4,0,6,0,10)"
load net {ACC2-5:acc#2.psp.sva(10)} -pin  "FRAME:mul#1" {A(0)} -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(ACC2-5:acc#2.psp.sva).itm}
load net {ACC2-5:acc#2.psp.sva(11)} -pin  "FRAME:mul#1" {A(1)} -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(ACC2-5:acc#2.psp.sva).itm}
load net {ACC2-5:acc#2.psp.sva(12)} -pin  "FRAME:mul#1" {A(2)} -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(ACC2-5:acc#2.psp.sva).itm}
load net {ACC2-5:acc#2.psp.sva(13)} -pin  "FRAME:mul#1" {A(3)} -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(ACC2-5:acc#2.psp.sva).itm}
load net {PWR} -pin  "FRAME:mul#1" {B(0)} -attr @path {/mean_vga/mean_vga:core/C41_6}
load net {GND} -pin  "FRAME:mul#1" {B(1)} -attr @path {/mean_vga/mean_vga:core/C41_6}
load net {GND} -pin  "FRAME:mul#1" {B(2)} -attr @path {/mean_vga/mean_vga:core/C41_6}
load net {PWR} -pin  "FRAME:mul#1" {B(3)} -attr @path {/mean_vga/mean_vga:core/C41_6}
load net {GND} -pin  "FRAME:mul#1" {B(4)} -attr @path {/mean_vga/mean_vga:core/C41_6}
load net {PWR} -pin  "FRAME:mul#1" {B(5)} -attr @path {/mean_vga/mean_vga:core/C41_6}
load net {FRAME:mul#1.itm(0)} -pin  "FRAME:mul#1" {Z(0)} -attr vt d -attr @path {/mean_vga/mean_vga:core/FRAME:mul#1.itm}
load net {FRAME:mul#1.itm(1)} -pin  "FRAME:mul#1" {Z(1)} -attr vt d -attr @path {/mean_vga/mean_vga:core/FRAME:mul#1.itm}
load net {FRAME:mul#1.itm(2)} -pin  "FRAME:mul#1" {Z(2)} -attr vt d -attr @path {/mean_vga/mean_vga:core/FRAME:mul#1.itm}
load net {FRAME:mul#1.itm(3)} -pin  "FRAME:mul#1" {Z(3)} -attr vt d -attr @path {/mean_vga/mean_vga:core/FRAME:mul#1.itm}
load net {FRAME:mul#1.itm(4)} -pin  "FRAME:mul#1" {Z(4)} -attr vt d -attr @path {/mean_vga/mean_vga:core/FRAME:mul#1.itm}
load net {FRAME:mul#1.itm(5)} -pin  "FRAME:mul#1" {Z(5)} -attr vt d -attr @path {/mean_vga/mean_vga:core/FRAME:mul#1.itm}
load net {FRAME:mul#1.itm(6)} -pin  "FRAME:mul#1" {Z(6)} -attr vt d -attr @path {/mean_vga/mean_vga:core/FRAME:mul#1.itm}
load net {FRAME:mul#1.itm(7)} -pin  "FRAME:mul#1" {Z(7)} -attr vt d -attr @path {/mean_vga/mean_vga:core/FRAME:mul#1.itm}
load net {FRAME:mul#1.itm(8)} -pin  "FRAME:mul#1" {Z(8)} -attr vt d -attr @path {/mean_vga/mean_vga:core/FRAME:mul#1.itm}
load net {FRAME:mul#1.itm(9)} -pin  "FRAME:mul#1" {Z(9)} -attr vt d -attr @path {/mean_vga/mean_vga:core/FRAME:mul#1.itm}
load inst "FRAME:acc#21" "add(1,0,1,0,2)" "INTERFACE" -attr xrf 2360 -attr oid 407 -attr vt d -attr @path {/mean_vga/mean_vga:core/FRAME:acc#21} -attr area 2.319458 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(1,0,1,0,2)"
load net {ACC2-5:acc#2.psp.sva(6)} -pin  "FRAME:acc#21" {A(0)} -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(ACC2-5:acc#2.psp.sva)#12.itm}
load net {acc.imod#2.sva(4)} -pin  "FRAME:acc#21" {B(0)} -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(acc.imod#2.sva)#4.itm}
load net {FRAME:acc#21.itm(0)} -pin  "FRAME:acc#21" {Z(0)} -attr vt d -attr @path {/mean_vga/mean_vga:core/FRAME:acc#21.itm}
load net {FRAME:acc#21.itm(1)} -pin  "FRAME:acc#21" {Z(1)} -attr vt d -attr @path {/mean_vga/mean_vga:core/FRAME:acc#21.itm}
load inst "FRAME:acc#23" "add(2,0,2,1,3)" "INTERFACE" -attr xrf 2361 -attr oid 408 -attr vt d -attr @path {/mean_vga/mean_vga:core/FRAME:acc#23} -attr area 3.000000 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(2,0,2,1,3)"
load net {FRAME:acc#21.itm(0)} -pin  "FRAME:acc#23" {A(0)} -attr vt d -attr @path {/mean_vga/mean_vga:core/FRAME:acc#21.itm}
load net {FRAME:acc#21.itm(1)} -pin  "FRAME:acc#23" {A(1)} -attr vt d -attr @path {/mean_vga/mean_vga:core/FRAME:acc#21.itm}
load net {acc.imod#2.sva(5)} -pin  "FRAME:acc#23" {B(0)} -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(acc.imod#2.sva)#5.itm}
load net {acc.imod#2.sva(6)} -pin  "FRAME:acc#23" {B(1)} -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(acc.imod#2.sva)#5.itm}
load net {FRAME:acc#23.itm(0)} -pin  "FRAME:acc#23" {Z(0)} -attr vt d -attr @path {/mean_vga/mean_vga:core/FRAME:acc#23.itm}
load net {FRAME:acc#23.itm(1)} -pin  "FRAME:acc#23" {Z(1)} -attr vt d -attr @path {/mean_vga/mean_vga:core/FRAME:acc#23.itm}
load net {FRAME:acc#23.itm(2)} -pin  "FRAME:acc#23" {Z(2)} -attr vt d -attr @path {/mean_vga/mean_vga:core/FRAME:acc#23.itm}
load inst "FRAME:acc#25" "add(5,0,3,1,7)" "INTERFACE" -attr xrf 2362 -attr oid 409 -attr vt d -attr @path {/mean_vga/mean_vga:core/FRAME:acc#25} -attr area 6.000000 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(5,0,5,1,7)"
load net {ACC2-5:acc#2.psp.sva(4)} -pin  "FRAME:acc#25" {A(0)} -attr vt d -attr @path {/mean_vga/mean_vga:core/FRAME:conc#21.itm}
load net {ACC2-5:acc#2.psp.sva(6)} -pin  "FRAME:acc#25" {A(1)} -attr vt d -attr @path {/mean_vga/mean_vga:core/FRAME:conc#21.itm}
load net {ACC2-5:acc#2.psp.sva(7)} -pin  "FRAME:acc#25" {A(2)} -attr vt d -attr @path {/mean_vga/mean_vga:core/FRAME:conc#21.itm}
load net {ACC2-5:acc#2.psp.sva(8)} -pin  "FRAME:acc#25" {A(3)} -attr vt d -attr @path {/mean_vga/mean_vga:core/FRAME:conc#21.itm}
load net {ACC2-5:acc#2.psp.sva(9)} -pin  "FRAME:acc#25" {A(4)} -attr vt d -attr @path {/mean_vga/mean_vga:core/FRAME:conc#21.itm}
load net {FRAME:acc#23.itm(0)} -pin  "FRAME:acc#25" {B(0)} -attr vt d -attr @path {/mean_vga/mean_vga:core/FRAME:acc#23.itm}
load net {FRAME:acc#23.itm(1)} -pin  "FRAME:acc#25" {B(1)} -attr vt d -attr @path {/mean_vga/mean_vga:core/FRAME:acc#23.itm}
load net {FRAME:acc#23.itm(2)} -pin  "FRAME:acc#25" {B(2)} -attr vt d -attr @path {/mean_vga/mean_vga:core/FRAME:acc#23.itm}
load net {FRAME:acc#25.itm(0)} -pin  "FRAME:acc#25" {Z(0)} -attr vt d -attr @path {/mean_vga/mean_vga:core/FRAME:acc#25.itm}
load net {FRAME:acc#25.itm(1)} -pin  "FRAME:acc#25" {Z(1)} -attr vt d -attr @path {/mean_vga/mean_vga:core/FRAME:acc#25.itm}
load net {FRAME:acc#25.itm(2)} -pin  "FRAME:acc#25" {Z(2)} -attr vt d -attr @path {/mean_vga/mean_vga:core/FRAME:acc#25.itm}
load net {FRAME:acc#25.itm(3)} -pin  "FRAME:acc#25" {Z(3)} -attr vt d -attr @path {/mean_vga/mean_vga:core/FRAME:acc#25.itm}
load net {FRAME:acc#25.itm(4)} -pin  "FRAME:acc#25" {Z(4)} -attr vt d -attr @path {/mean_vga/mean_vga:core/FRAME:acc#25.itm}
load net {FRAME:acc#25.itm(5)} -pin  "FRAME:acc#25" {Z(5)} -attr vt d -attr @path {/mean_vga/mean_vga:core/FRAME:acc#25.itm}
load net {FRAME:acc#25.itm(6)} -pin  "FRAME:acc#25" {Z(6)} -attr vt d -attr @path {/mean_vga/mean_vga:core/FRAME:acc#25.itm}
load inst "FRAME:acc#57" "add(4,1,3,0,5)" "INTERFACE" -attr xrf 2363 -attr oid 410 -attr vt dc -attr @path {/mean_vga/mean_vga:core/FRAME:acc#57} -attr area 6.001000 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(4,1,3,0,5)"
load net {PWR} -pin  "FRAME:acc#57" {A(0)} -attr @path {/mean_vga/mean_vga:core/conc#181.itm}
load net {GND} -pin  "FRAME:acc#57" {A(1)} -attr @path {/mean_vga/mean_vga:core/conc#181.itm}
load net {acc.imod#2.sva(5)} -pin  "FRAME:acc#57" {A(2)} -attr vt d -attr @path {/mean_vga/mean_vga:core/conc#181.itm}
load net {acc.imod#2.sva(6)} -pin  "FRAME:acc#57" {A(3)} -attr vt d -attr @path {/mean_vga/mean_vga:core/conc#181.itm}
load net {FRAME:acc#28.sdt(1)} -pin  "FRAME:acc#57" {B(0)} -attr vt dc -attr @path {/mean_vga/mean_vga:core/slc(FRAME:acc#28.sdt).itm}
load net {FRAME:acc#28.sdt(2)} -pin  "FRAME:acc#57" {B(1)} -attr vt dc -attr @path {/mean_vga/mean_vga:core/slc(FRAME:acc#28.sdt).itm}
load net {FRAME:acc#28.sdt(3)} -pin  "FRAME:acc#57" {B(2)} -attr vt dc -attr @path {/mean_vga/mean_vga:core/slc(FRAME:acc#28.sdt).itm}
load net {FRAME:acc#57.itm(0)} -pin  "FRAME:acc#57" {Z(0)} -attr vt dc -attr @path {/mean_vga/mean_vga:core/FRAME:acc#57.itm}
load net {FRAME:acc#57.itm(1)} -pin  "FRAME:acc#57" {Z(1)} -attr vt dc -attr @path {/mean_vga/mean_vga:core/FRAME:acc#57.itm}
load net {FRAME:acc#57.itm(2)} -pin  "FRAME:acc#57" {Z(2)} -attr vt dc -attr @path {/mean_vga/mean_vga:core/FRAME:acc#57.itm}
load net {FRAME:acc#57.itm(3)} -pin  "FRAME:acc#57" {Z(3)} -attr vt dc -attr @path {/mean_vga/mean_vga:core/FRAME:acc#57.itm}
load net {FRAME:acc#57.itm(4)} -pin  "FRAME:acc#57" {Z(4)} -attr vt dc -attr @path {/mean_vga/mean_vga:core/FRAME:acc#57.itm}
load inst "acc#3" "add(6,-1,5,1,6)" "INTERFACE" -attr xrf 2364 -attr oid 411 -attr vt dc -attr @path {/mean_vga/mean_vga:core/acc#3} -attr area 7.000000 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(6,0,5,1,6)"
load net {FRAME:acc#28.sdt(0)} -pin  "acc#3" {A(0)} -attr vt dc -attr @path {/mean_vga/mean_vga:core/FRAME:conc#51.itm}
load net {FRAME:acc#57.itm(0)} -pin  "acc#3" {A(1)} -attr vt dc -attr @path {/mean_vga/mean_vga:core/FRAME:conc#51.itm}
load net {FRAME:acc#57.itm(1)} -pin  "acc#3" {A(2)} -attr vt dc -attr @path {/mean_vga/mean_vga:core/FRAME:conc#51.itm}
load net {FRAME:acc#57.itm(2)} -pin  "acc#3" {A(3)} -attr vt dc -attr @path {/mean_vga/mean_vga:core/FRAME:conc#51.itm}
load net {FRAME:acc#57.itm(3)} -pin  "acc#3" {A(4)} -attr vt dc -attr @path {/mean_vga/mean_vga:core/FRAME:conc#51.itm}
load net {FRAME:acc#57.itm(4)} -pin  "acc#3" {A(5)} -attr vt dc -attr @path {/mean_vga/mean_vga:core/FRAME:conc#51.itm}
load net {acc.imod#2.sva(0)} -pin  "acc#3" {B(0)} -attr vt d -attr @path {/mean_vga/mean_vga:core/conc#182.itm}
load net {acc.imod#2.sva(1)} -pin  "acc#3" {B(1)} -attr vt d -attr @path {/mean_vga/mean_vga:core/conc#182.itm}
load net {acc.imod#2.sva(2)} -pin  "acc#3" {B(2)} -attr vt d -attr @path {/mean_vga/mean_vga:core/conc#182.itm}
load net {acc.imod#2.sva(3)} -pin  "acc#3" {B(3)} -attr vt d -attr @path {/mean_vga/mean_vga:core/conc#182.itm}
load net {PWR} -pin  "acc#3" {B(4)} -attr @path {/mean_vga/mean_vga:core/conc#182.itm}
load net {acc#3.itm(0)} -pin  "acc#3" {Z(0)} -attr vt dc -attr @path {/mean_vga/mean_vga:core/acc#3.itm}
load net {acc#3.itm(1)} -pin  "acc#3" {Z(1)} -attr vt dc -attr @path {/mean_vga/mean_vga:core/acc#3.itm}
load net {acc#3.itm(2)} -pin  "acc#3" {Z(2)} -attr vt dc -attr @path {/mean_vga/mean_vga:core/acc#3.itm}
load net {acc#3.itm(3)} -pin  "acc#3" {Z(3)} -attr vt dc -attr @path {/mean_vga/mean_vga:core/acc#3.itm}
load net {acc#3.itm(4)} -pin  "acc#3" {Z(4)} -attr vt dc -attr @path {/mean_vga/mean_vga:core/acc#3.itm}
load net {acc#3.itm(5)} -pin  "acc#3" {Z(5)} -attr vt dc -attr @path {/mean_vga/mean_vga:core/acc#3.itm}
load inst "FRAME:acc#22" "add(1,1,1,0,2)" "INTERFACE" -attr xrf 2365 -attr oid 412 -attr vt dc -attr @path {/mean_vga/mean_vga:core/FRAME:acc#22} -attr area 2.000000 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(1,0,1,1,2)"
load net {acc#3.itm(5)} -pin  "FRAME:acc#22" {A(0)} -attr vt dc -attr @path {/mean_vga/mean_vga:core/FRAME:slc#4.itm}
load net {ACC2-5:acc#2.psp.sva(5)} -pin  "FRAME:acc#22" {B(0)} -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(ACC2-5:acc#2.psp.sva)#15.itm}
load net {FRAME:acc#22.itm(0)} -pin  "FRAME:acc#22" {Z(0)} -attr vt dc -attr @path {/mean_vga/mean_vga:core/FRAME:acc#22.itm}
load net {FRAME:acc#22.itm(1)} -pin  "FRAME:acc#22" {Z(1)} -attr vt dc -attr @path {/mean_vga/mean_vga:core/FRAME:acc#22.itm}
load inst "FRAME:acc#24" "add(3,0,2,1,5)" "INTERFACE" -attr xrf 2366 -attr oid 413 -attr vt dc -attr @path {/mean_vga/mean_vga:core/FRAME:acc#24} -attr area 4.000000 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(3,0,2,1,5)"
load net {ACC2-5:acc#2.psp.sva(7)} -pin  "FRAME:acc#24" {A(0)} -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(ACC2-5:acc#2.psp.sva)#10.itm}
load net {ACC2-5:acc#2.psp.sva(8)} -pin  "FRAME:acc#24" {A(1)} -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(ACC2-5:acc#2.psp.sva)#10.itm}
load net {ACC2-5:acc#2.psp.sva(9)} -pin  "FRAME:acc#24" {A(2)} -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(ACC2-5:acc#2.psp.sva)#10.itm}
load net {FRAME:acc#22.itm(0)} -pin  "FRAME:acc#24" {B(0)} -attr vt dc -attr @path {/mean_vga/mean_vga:core/FRAME:acc#22.itm}
load net {FRAME:acc#22.itm(1)} -pin  "FRAME:acc#24" {B(1)} -attr vt dc -attr @path {/mean_vga/mean_vga:core/FRAME:acc#22.itm}
load net {FRAME:acc#24.itm(0)} -pin  "FRAME:acc#24" {Z(0)} -attr vt dc -attr @path {/mean_vga/mean_vga:core/FRAME:acc#24.itm}
load net {FRAME:acc#24.itm(1)} -pin  "FRAME:acc#24" {Z(1)} -attr vt dc -attr @path {/mean_vga/mean_vga:core/FRAME:acc#24.itm}
load net {FRAME:acc#24.itm(2)} -pin  "FRAME:acc#24" {Z(2)} -attr vt dc -attr @path {/mean_vga/mean_vga:core/FRAME:acc#24.itm}
load net {FRAME:acc#24.itm(3)} -pin  "FRAME:acc#24" {Z(3)} -attr vt dc -attr @path {/mean_vga/mean_vga:core/FRAME:acc#24.itm}
load net {FRAME:acc#24.itm(4)} -pin  "FRAME:acc#24" {Z(4)} -attr vt dc -attr @path {/mean_vga/mean_vga:core/FRAME:acc#24.itm}
load inst "FRAME:acc#26" "add(7,-1,5,1,7)" "INTERFACE" -attr xrf 2367 -attr oid 414 -attr vt dc -attr @path {/mean_vga/mean_vga:core/FRAME:acc#26} -attr area 8.000000 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(7,0,6,1,7)"
load net {FRAME:acc#25.itm(0)} -pin  "FRAME:acc#26" {A(0)} -attr vt d -attr @path {/mean_vga/mean_vga:core/FRAME:acc#25.itm}
load net {FRAME:acc#25.itm(1)} -pin  "FRAME:acc#26" {A(1)} -attr vt d -attr @path {/mean_vga/mean_vga:core/FRAME:acc#25.itm}
load net {FRAME:acc#25.itm(2)} -pin  "FRAME:acc#26" {A(2)} -attr vt d -attr @path {/mean_vga/mean_vga:core/FRAME:acc#25.itm}
load net {FRAME:acc#25.itm(3)} -pin  "FRAME:acc#26" {A(3)} -attr vt d -attr @path {/mean_vga/mean_vga:core/FRAME:acc#25.itm}
load net {FRAME:acc#25.itm(4)} -pin  "FRAME:acc#26" {A(4)} -attr vt d -attr @path {/mean_vga/mean_vga:core/FRAME:acc#25.itm}
load net {FRAME:acc#25.itm(5)} -pin  "FRAME:acc#26" {A(5)} -attr vt d -attr @path {/mean_vga/mean_vga:core/FRAME:acc#25.itm}
load net {FRAME:acc#25.itm(6)} -pin  "FRAME:acc#26" {A(6)} -attr vt d -attr @path {/mean_vga/mean_vga:core/FRAME:acc#25.itm}
load net {FRAME:acc#24.itm(0)} -pin  "FRAME:acc#26" {B(0)} -attr vt dc -attr @path {/mean_vga/mean_vga:core/FRAME:acc#24.itm}
load net {FRAME:acc#24.itm(1)} -pin  "FRAME:acc#26" {B(1)} -attr vt dc -attr @path {/mean_vga/mean_vga:core/FRAME:acc#24.itm}
load net {FRAME:acc#24.itm(2)} -pin  "FRAME:acc#26" {B(2)} -attr vt dc -attr @path {/mean_vga/mean_vga:core/FRAME:acc#24.itm}
load net {FRAME:acc#24.itm(3)} -pin  "FRAME:acc#26" {B(3)} -attr vt dc -attr @path {/mean_vga/mean_vga:core/FRAME:acc#24.itm}
load net {FRAME:acc#24.itm(4)} -pin  "FRAME:acc#26" {B(4)} -attr vt dc -attr @path {/mean_vga/mean_vga:core/FRAME:acc#24.itm}
load net {FRAME:acc#26.itm(0)} -pin  "FRAME:acc#26" {Z(0)} -attr vt dc -attr @path {/mean_vga/mean_vga:core/FRAME:acc#26.itm}
load net {FRAME:acc#26.itm(1)} -pin  "FRAME:acc#26" {Z(1)} -attr vt dc -attr @path {/mean_vga/mean_vga:core/FRAME:acc#26.itm}
load net {FRAME:acc#26.itm(2)} -pin  "FRAME:acc#26" {Z(2)} -attr vt dc -attr @path {/mean_vga/mean_vga:core/FRAME:acc#26.itm}
load net {FRAME:acc#26.itm(3)} -pin  "FRAME:acc#26" {Z(3)} -attr vt dc -attr @path {/mean_vga/mean_vga:core/FRAME:acc#26.itm}
load net {FRAME:acc#26.itm(4)} -pin  "FRAME:acc#26" {Z(4)} -attr vt dc -attr @path {/mean_vga/mean_vga:core/FRAME:acc#26.itm}
load net {FRAME:acc#26.itm(5)} -pin  "FRAME:acc#26" {Z(5)} -attr vt dc -attr @path {/mean_vga/mean_vga:core/FRAME:acc#26.itm}
load net {FRAME:acc#26.itm(6)} -pin  "FRAME:acc#26" {Z(6)} -attr vt dc -attr @path {/mean_vga/mean_vga:core/FRAME:acc#26.itm}
load inst "FRAME:acc#27" "add(10,0,7,1,11)" "INTERFACE" -attr xrf 2368 -attr oid 415 -attr vt dc -attr @path {/mean_vga/mean_vga:core/FRAME:acc#27} -attr area 11.000000 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(10,0,7,1,11)"
load net {FRAME:mul#1.itm(0)} -pin  "FRAME:acc#27" {A(0)} -attr vt d -attr @path {/mean_vga/mean_vga:core/FRAME:mul#1.itm}
load net {FRAME:mul#1.itm(1)} -pin  "FRAME:acc#27" {A(1)} -attr vt d -attr @path {/mean_vga/mean_vga:core/FRAME:mul#1.itm}
load net {FRAME:mul#1.itm(2)} -pin  "FRAME:acc#27" {A(2)} -attr vt d -attr @path {/mean_vga/mean_vga:core/FRAME:mul#1.itm}
load net {FRAME:mul#1.itm(3)} -pin  "FRAME:acc#27" {A(3)} -attr vt d -attr @path {/mean_vga/mean_vga:core/FRAME:mul#1.itm}
load net {FRAME:mul#1.itm(4)} -pin  "FRAME:acc#27" {A(4)} -attr vt d -attr @path {/mean_vga/mean_vga:core/FRAME:mul#1.itm}
load net {FRAME:mul#1.itm(5)} -pin  "FRAME:acc#27" {A(5)} -attr vt d -attr @path {/mean_vga/mean_vga:core/FRAME:mul#1.itm}
load net {FRAME:mul#1.itm(6)} -pin  "FRAME:acc#27" {A(6)} -attr vt d -attr @path {/mean_vga/mean_vga:core/FRAME:mul#1.itm}
load net {FRAME:mul#1.itm(7)} -pin  "FRAME:acc#27" {A(7)} -attr vt d -attr @path {/mean_vga/mean_vga:core/FRAME:mul#1.itm}
load net {FRAME:mul#1.itm(8)} -pin  "FRAME:acc#27" {A(8)} -attr vt d -attr @path {/mean_vga/mean_vga:core/FRAME:mul#1.itm}
load net {FRAME:mul#1.itm(9)} -pin  "FRAME:acc#27" {A(9)} -attr vt d -attr @path {/mean_vga/mean_vga:core/FRAME:mul#1.itm}
load net {FRAME:acc#26.itm(0)} -pin  "FRAME:acc#27" {B(0)} -attr vt dc -attr @path {/mean_vga/mean_vga:core/FRAME:acc#26.itm}
load net {FRAME:acc#26.itm(1)} -pin  "FRAME:acc#27" {B(1)} -attr vt dc -attr @path {/mean_vga/mean_vga:core/FRAME:acc#26.itm}
load net {FRAME:acc#26.itm(2)} -pin  "FRAME:acc#27" {B(2)} -attr vt dc -attr @path {/mean_vga/mean_vga:core/FRAME:acc#26.itm}
load net {FRAME:acc#26.itm(3)} -pin  "FRAME:acc#27" {B(3)} -attr vt dc -attr @path {/mean_vga/mean_vga:core/FRAME:acc#26.itm}
load net {FRAME:acc#26.itm(4)} -pin  "FRAME:acc#27" {B(4)} -attr vt dc -attr @path {/mean_vga/mean_vga:core/FRAME:acc#26.itm}
load net {FRAME:acc#26.itm(5)} -pin  "FRAME:acc#27" {B(5)} -attr vt dc -attr @path {/mean_vga/mean_vga:core/FRAME:acc#26.itm}
load net {FRAME:acc#26.itm(6)} -pin  "FRAME:acc#27" {B(6)} -attr vt dc -attr @path {/mean_vga/mean_vga:core/FRAME:acc#26.itm}
load net {FRAME:acc#27.itm(0)} -pin  "FRAME:acc#27" {Z(0)} -attr vt dc -attr @path {/mean_vga/mean_vga:core/FRAME:acc#27.itm}
load net {FRAME:acc#27.itm(1)} -pin  "FRAME:acc#27" {Z(1)} -attr vt dc -attr @path {/mean_vga/mean_vga:core/FRAME:acc#27.itm}
load net {FRAME:acc#27.itm(2)} -pin  "FRAME:acc#27" {Z(2)} -attr vt dc -attr @path {/mean_vga/mean_vga:core/FRAME:acc#27.itm}
load net {FRAME:acc#27.itm(3)} -pin  "FRAME:acc#27" {Z(3)} -attr vt dc -attr @path {/mean_vga/mean_vga:core/FRAME:acc#27.itm}
load net {FRAME:acc#27.itm(4)} -pin  "FRAME:acc#27" {Z(4)} -attr vt dc -attr @path {/mean_vga/mean_vga:core/FRAME:acc#27.itm}
load net {FRAME:acc#27.itm(5)} -pin  "FRAME:acc#27" {Z(5)} -attr vt dc -attr @path {/mean_vga/mean_vga:core/FRAME:acc#27.itm}
load net {FRAME:acc#27.itm(6)} -pin  "FRAME:acc#27" {Z(6)} -attr vt dc -attr @path {/mean_vga/mean_vga:core/FRAME:acc#27.itm}
load net {FRAME:acc#27.itm(7)} -pin  "FRAME:acc#27" {Z(7)} -attr vt dc -attr @path {/mean_vga/mean_vga:core/FRAME:acc#27.itm}
load net {FRAME:acc#27.itm(8)} -pin  "FRAME:acc#27" {Z(8)} -attr vt dc -attr @path {/mean_vga/mean_vga:core/FRAME:acc#27.itm}
load net {FRAME:acc#27.itm(9)} -pin  "FRAME:acc#27" {Z(9)} -attr vt dc -attr @path {/mean_vga/mean_vga:core/FRAME:acc#27.itm}
load net {FRAME:acc#27.itm(10)} -pin  "FRAME:acc#27" {Z(10)} -attr vt dc -attr @path {/mean_vga/mean_vga:core/FRAME:acc#27.itm}
load inst "FRAME:acc#3" "add(11,-1,10,0,11)" "INTERFACE" -attr xrf 2369 -attr oid 416 -attr vt dc -attr @path {/mean_vga/mean_vga:core/FRAME:acc#3} -attr area 12.232538 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(11,0,11,0,12)"
load net {FRAME:acc#27.itm(0)} -pin  "FRAME:acc#3" {A(0)} -attr vt dc -attr @path {/mean_vga/mean_vga:core/FRAME:acc#27.itm}
load net {FRAME:acc#27.itm(1)} -pin  "FRAME:acc#3" {A(1)} -attr vt dc -attr @path {/mean_vga/mean_vga:core/FRAME:acc#27.itm}
load net {FRAME:acc#27.itm(2)} -pin  "FRAME:acc#3" {A(2)} -attr vt dc -attr @path {/mean_vga/mean_vga:core/FRAME:acc#27.itm}
load net {FRAME:acc#27.itm(3)} -pin  "FRAME:acc#3" {A(3)} -attr vt dc -attr @path {/mean_vga/mean_vga:core/FRAME:acc#27.itm}
load net {FRAME:acc#27.itm(4)} -pin  "FRAME:acc#3" {A(4)} -attr vt dc -attr @path {/mean_vga/mean_vga:core/FRAME:acc#27.itm}
load net {FRAME:acc#27.itm(5)} -pin  "FRAME:acc#3" {A(5)} -attr vt dc -attr @path {/mean_vga/mean_vga:core/FRAME:acc#27.itm}
load net {FRAME:acc#27.itm(6)} -pin  "FRAME:acc#3" {A(6)} -attr vt dc -attr @path {/mean_vga/mean_vga:core/FRAME:acc#27.itm}
load net {FRAME:acc#27.itm(7)} -pin  "FRAME:acc#3" {A(7)} -attr vt dc -attr @path {/mean_vga/mean_vga:core/FRAME:acc#27.itm}
load net {FRAME:acc#27.itm(8)} -pin  "FRAME:acc#3" {A(8)} -attr vt dc -attr @path {/mean_vga/mean_vga:core/FRAME:acc#27.itm}
load net {FRAME:acc#27.itm(9)} -pin  "FRAME:acc#3" {A(9)} -attr vt dc -attr @path {/mean_vga/mean_vga:core/FRAME:acc#27.itm}
load net {FRAME:acc#27.itm(10)} -pin  "FRAME:acc#3" {A(10)} -attr vt dc -attr @path {/mean_vga/mean_vga:core/FRAME:acc#27.itm}
load net {ACC2-5:acc#2.psp.sva(14)} -pin  "FRAME:acc#3" {B(0)} -attr vt d -attr @path {/mean_vga/mean_vga:core/conc#183.itm}
load net {ACC2-5:acc#2.psp.sva(14)} -pin  "FRAME:acc#3" {B(1)} -attr vt d -attr @path {/mean_vga/mean_vga:core/conc#183.itm}
load net {ACC2-5:acc#2.psp.sva(14)} -pin  "FRAME:acc#3" {B(2)} -attr vt d -attr @path {/mean_vga/mean_vga:core/conc#183.itm}
load net {ACC2-5:acc#2.psp.sva(14)} -pin  "FRAME:acc#3" {B(3)} -attr vt d -attr @path {/mean_vga/mean_vga:core/conc#183.itm}
load net {GND} -pin  "FRAME:acc#3" {B(4)} -attr @path {/mean_vga/mean_vga:core/conc#183.itm}
load net {GND} -pin  "FRAME:acc#3" {B(5)} -attr @path {/mean_vga/mean_vga:core/conc#183.itm}
load net {GND} -pin  "FRAME:acc#3" {B(6)} -attr @path {/mean_vga/mean_vga:core/conc#183.itm}
load net {ACC2-5:acc#2.psp.sva(14)} -pin  "FRAME:acc#3" {B(7)} -attr vt d -attr @path {/mean_vga/mean_vga:core/conc#183.itm}
load net {GND} -pin  "FRAME:acc#3" {B(8)} -attr @path {/mean_vga/mean_vga:core/conc#183.itm}
load net {ACC2-5:acc#2.psp.sva(14)} -pin  "FRAME:acc#3" {B(9)} -attr vt d -attr @path {/mean_vga/mean_vga:core/conc#183.itm}
load net {FRAME:acc#3.psp#1.sva(0)} -pin  "FRAME:acc#3" {Z(0)} -attr vt dc -attr @path {/mean_vga/mean_vga:core/FRAME:acc#3.psp#1.sva}
load net {FRAME:acc#3.psp#1.sva(1)} -pin  "FRAME:acc#3" {Z(1)} -attr vt dc -attr @path {/mean_vga/mean_vga:core/FRAME:acc#3.psp#1.sva}
load net {FRAME:acc#3.psp#1.sva(2)} -pin  "FRAME:acc#3" {Z(2)} -attr vt dc -attr @path {/mean_vga/mean_vga:core/FRAME:acc#3.psp#1.sva}
load net {FRAME:acc#3.psp#1.sva(3)} -pin  "FRAME:acc#3" {Z(3)} -attr vt dc -attr @path {/mean_vga/mean_vga:core/FRAME:acc#3.psp#1.sva}
load net {FRAME:acc#3.psp#1.sva(4)} -pin  "FRAME:acc#3" {Z(4)} -attr vt dc -attr @path {/mean_vga/mean_vga:core/FRAME:acc#3.psp#1.sva}
load net {FRAME:acc#3.psp#1.sva(5)} -pin  "FRAME:acc#3" {Z(5)} -attr vt dc -attr @path {/mean_vga/mean_vga:core/FRAME:acc#3.psp#1.sva}
load net {FRAME:acc#3.psp#1.sva(6)} -pin  "FRAME:acc#3" {Z(6)} -attr vt dc -attr @path {/mean_vga/mean_vga:core/FRAME:acc#3.psp#1.sva}
load net {FRAME:acc#3.psp#1.sva(7)} -pin  "FRAME:acc#3" {Z(7)} -attr vt dc -attr @path {/mean_vga/mean_vga:core/FRAME:acc#3.psp#1.sva}
load net {FRAME:acc#3.psp#1.sva(8)} -pin  "FRAME:acc#3" {Z(8)} -attr vt dc -attr @path {/mean_vga/mean_vga:core/FRAME:acc#3.psp#1.sva}
load net {FRAME:acc#3.psp#1.sva(9)} -pin  "FRAME:acc#3" {Z(9)} -attr vt dc -attr @path {/mean_vga/mean_vga:core/FRAME:acc#3.psp#1.sva}
load net {FRAME:acc#3.psp#1.sva(10)} -pin  "FRAME:acc#3" {Z(10)} -attr vt dc -attr @path {/mean_vga/mean_vga:core/FRAME:acc#3.psp#1.sva}
load inst "FRAME:mul#2" "mul(4,0,6,0,10)" "INTERFACE" -attr xrf 2370 -attr oid 417 -attr vt d -attr @path {/mean_vga/mean_vga:core/FRAME:mul#2} -attr area 330.249922 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_mul(4,0,6,0,10)"
load net {ACC2-5:acc#3.psp.sva(10)} -pin  "FRAME:mul#2" {A(0)} -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(ACC2-5:acc#3.psp.sva).itm}
load net {ACC2-5:acc#3.psp.sva(11)} -pin  "FRAME:mul#2" {A(1)} -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(ACC2-5:acc#3.psp.sva).itm}
load net {ACC2-5:acc#3.psp.sva(12)} -pin  "FRAME:mul#2" {A(2)} -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(ACC2-5:acc#3.psp.sva).itm}
load net {ACC2-5:acc#3.psp.sva(13)} -pin  "FRAME:mul#2" {A(3)} -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(ACC2-5:acc#3.psp.sva).itm}
load net {PWR} -pin  "FRAME:mul#2" {B(0)} -attr @path {/mean_vga/mean_vga:core/C41_6}
load net {GND} -pin  "FRAME:mul#2" {B(1)} -attr @path {/mean_vga/mean_vga:core/C41_6}
load net {GND} -pin  "FRAME:mul#2" {B(2)} -attr @path {/mean_vga/mean_vga:core/C41_6}
load net {PWR} -pin  "FRAME:mul#2" {B(3)} -attr @path {/mean_vga/mean_vga:core/C41_6}
load net {GND} -pin  "FRAME:mul#2" {B(4)} -attr @path {/mean_vga/mean_vga:core/C41_6}
load net {PWR} -pin  "FRAME:mul#2" {B(5)} -attr @path {/mean_vga/mean_vga:core/C41_6}
load net {FRAME:mul#2.itm(0)} -pin  "FRAME:mul#2" {Z(0)} -attr vt d -attr @path {/mean_vga/mean_vga:core/FRAME:mul#2.itm}
load net {FRAME:mul#2.itm(1)} -pin  "FRAME:mul#2" {Z(1)} -attr vt d -attr @path {/mean_vga/mean_vga:core/FRAME:mul#2.itm}
load net {FRAME:mul#2.itm(2)} -pin  "FRAME:mul#2" {Z(2)} -attr vt d -attr @path {/mean_vga/mean_vga:core/FRAME:mul#2.itm}
load net {FRAME:mul#2.itm(3)} -pin  "FRAME:mul#2" {Z(3)} -attr vt d -attr @path {/mean_vga/mean_vga:core/FRAME:mul#2.itm}
load net {FRAME:mul#2.itm(4)} -pin  "FRAME:mul#2" {Z(4)} -attr vt d -attr @path {/mean_vga/mean_vga:core/FRAME:mul#2.itm}
load net {FRAME:mul#2.itm(5)} -pin  "FRAME:mul#2" {Z(5)} -attr vt d -attr @path {/mean_vga/mean_vga:core/FRAME:mul#2.itm}
load net {FRAME:mul#2.itm(6)} -pin  "FRAME:mul#2" {Z(6)} -attr vt d -attr @path {/mean_vga/mean_vga:core/FRAME:mul#2.itm}
load net {FRAME:mul#2.itm(7)} -pin  "FRAME:mul#2" {Z(7)} -attr vt d -attr @path {/mean_vga/mean_vga:core/FRAME:mul#2.itm}
load net {FRAME:mul#2.itm(8)} -pin  "FRAME:mul#2" {Z(8)} -attr vt d -attr @path {/mean_vga/mean_vga:core/FRAME:mul#2.itm}
load net {FRAME:mul#2.itm(9)} -pin  "FRAME:mul#2" {Z(9)} -attr vt d -attr @path {/mean_vga/mean_vga:core/FRAME:mul#2.itm}
load inst "FRAME:acc#37" "add(1,0,1,0,2)" "INTERFACE" -attr xrf 2371 -attr oid 418 -attr vt d -attr @path {/mean_vga/mean_vga:core/FRAME:acc#37} -attr area 2.319458 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(1,0,1,0,2)"
load net {ACC2-5:acc#3.psp.sva(6)} -pin  "FRAME:acc#37" {A(0)} -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(ACC2-5:acc#3.psp.sva)#12.itm}
load net {acc.imod#4.sva(4)} -pin  "FRAME:acc#37" {B(0)} -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(acc.imod#4.sva)#4.itm}
load net {FRAME:acc#37.itm(0)} -pin  "FRAME:acc#37" {Z(0)} -attr vt d -attr @path {/mean_vga/mean_vga:core/FRAME:acc#37.itm}
load net {FRAME:acc#37.itm(1)} -pin  "FRAME:acc#37" {Z(1)} -attr vt d -attr @path {/mean_vga/mean_vga:core/FRAME:acc#37.itm}
load inst "FRAME:acc#39" "add(2,0,2,1,3)" "INTERFACE" -attr xrf 2372 -attr oid 419 -attr vt d -attr @path {/mean_vga/mean_vga:core/FRAME:acc#39} -attr area 3.000000 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(2,0,2,1,3)"
load net {FRAME:acc#37.itm(0)} -pin  "FRAME:acc#39" {A(0)} -attr vt d -attr @path {/mean_vga/mean_vga:core/FRAME:acc#37.itm}
load net {FRAME:acc#37.itm(1)} -pin  "FRAME:acc#39" {A(1)} -attr vt d -attr @path {/mean_vga/mean_vga:core/FRAME:acc#37.itm}
load net {acc.imod#4.sva(5)} -pin  "FRAME:acc#39" {B(0)} -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(acc.imod#4.sva)#5.itm}
load net {acc.imod#4.sva(6)} -pin  "FRAME:acc#39" {B(1)} -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(acc.imod#4.sva)#5.itm}
load net {FRAME:acc#39.itm(0)} -pin  "FRAME:acc#39" {Z(0)} -attr vt d -attr @path {/mean_vga/mean_vga:core/FRAME:acc#39.itm}
load net {FRAME:acc#39.itm(1)} -pin  "FRAME:acc#39" {Z(1)} -attr vt d -attr @path {/mean_vga/mean_vga:core/FRAME:acc#39.itm}
load net {FRAME:acc#39.itm(2)} -pin  "FRAME:acc#39" {Z(2)} -attr vt d -attr @path {/mean_vga/mean_vga:core/FRAME:acc#39.itm}
load inst "FRAME:acc#41" "add(5,0,3,1,7)" "INTERFACE" -attr xrf 2373 -attr oid 420 -attr vt d -attr @path {/mean_vga/mean_vga:core/FRAME:acc#41} -attr area 6.000000 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(5,0,5,1,7)"
load net {ACC2-5:acc#3.psp.sva(4)} -pin  "FRAME:acc#41" {A(0)} -attr vt d -attr @path {/mean_vga/mean_vga:core/FRAME:conc#32.itm}
load net {ACC2-5:acc#3.psp.sva(6)} -pin  "FRAME:acc#41" {A(1)} -attr vt d -attr @path {/mean_vga/mean_vga:core/FRAME:conc#32.itm}
load net {ACC2-5:acc#3.psp.sva(7)} -pin  "FRAME:acc#41" {A(2)} -attr vt d -attr @path {/mean_vga/mean_vga:core/FRAME:conc#32.itm}
load net {ACC2-5:acc#3.psp.sva(8)} -pin  "FRAME:acc#41" {A(3)} -attr vt d -attr @path {/mean_vga/mean_vga:core/FRAME:conc#32.itm}
load net {ACC2-5:acc#3.psp.sva(9)} -pin  "FRAME:acc#41" {A(4)} -attr vt d -attr @path {/mean_vga/mean_vga:core/FRAME:conc#32.itm}
load net {FRAME:acc#39.itm(0)} -pin  "FRAME:acc#41" {B(0)} -attr vt d -attr @path {/mean_vga/mean_vga:core/FRAME:acc#39.itm}
load net {FRAME:acc#39.itm(1)} -pin  "FRAME:acc#41" {B(1)} -attr vt d -attr @path {/mean_vga/mean_vga:core/FRAME:acc#39.itm}
load net {FRAME:acc#39.itm(2)} -pin  "FRAME:acc#41" {B(2)} -attr vt d -attr @path {/mean_vga/mean_vga:core/FRAME:acc#39.itm}
load net {FRAME:acc#41.itm(0)} -pin  "FRAME:acc#41" {Z(0)} -attr vt d -attr @path {/mean_vga/mean_vga:core/FRAME:acc#41.itm}
load net {FRAME:acc#41.itm(1)} -pin  "FRAME:acc#41" {Z(1)} -attr vt d -attr @path {/mean_vga/mean_vga:core/FRAME:acc#41.itm}
load net {FRAME:acc#41.itm(2)} -pin  "FRAME:acc#41" {Z(2)} -attr vt d -attr @path {/mean_vga/mean_vga:core/FRAME:acc#41.itm}
load net {FRAME:acc#41.itm(3)} -pin  "FRAME:acc#41" {Z(3)} -attr vt d -attr @path {/mean_vga/mean_vga:core/FRAME:acc#41.itm}
load net {FRAME:acc#41.itm(4)} -pin  "FRAME:acc#41" {Z(4)} -attr vt d -attr @path {/mean_vga/mean_vga:core/FRAME:acc#41.itm}
load net {FRAME:acc#41.itm(5)} -pin  "FRAME:acc#41" {Z(5)} -attr vt d -attr @path {/mean_vga/mean_vga:core/FRAME:acc#41.itm}
load net {FRAME:acc#41.itm(6)} -pin  "FRAME:acc#41" {Z(6)} -attr vt d -attr @path {/mean_vga/mean_vga:core/FRAME:acc#41.itm}
load inst "FRAME:acc#59" "add(4,1,3,0,5)" "INTERFACE" -attr xrf 2374 -attr oid 421 -attr vt d -attr @path {/mean_vga/mean_vga:core/FRAME:acc#59} -attr area 6.001000 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(4,1,3,0,5)"
load net {PWR} -pin  "FRAME:acc#59" {A(0)} -attr @path {/mean_vga/mean_vga:core/conc#184.itm}
load net {GND} -pin  "FRAME:acc#59" {A(1)} -attr @path {/mean_vga/mean_vga:core/conc#184.itm}
load net {acc.imod#4.sva(5)} -pin  "FRAME:acc#59" {A(2)} -attr vt d -attr @path {/mean_vga/mean_vga:core/conc#184.itm}
load net {acc.imod#4.sva(6)} -pin  "FRAME:acc#59" {A(3)} -attr vt d -attr @path {/mean_vga/mean_vga:core/conc#184.itm}
load net {FRAME:acc#44.sdt(1)} -pin  "FRAME:acc#59" {B(0)} -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(FRAME:acc#44.sdt).itm}
load net {FRAME:acc#44.sdt(2)} -pin  "FRAME:acc#59" {B(1)} -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(FRAME:acc#44.sdt).itm}
load net {FRAME:acc#44.sdt(3)} -pin  "FRAME:acc#59" {B(2)} -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(FRAME:acc#44.sdt).itm}
load net {FRAME:acc#59.itm(0)} -pin  "FRAME:acc#59" {Z(0)} -attr vt d -attr @path {/mean_vga/mean_vga:core/FRAME:acc#59.itm}
load net {FRAME:acc#59.itm(1)} -pin  "FRAME:acc#59" {Z(1)} -attr vt d -attr @path {/mean_vga/mean_vga:core/FRAME:acc#59.itm}
load net {FRAME:acc#59.itm(2)} -pin  "FRAME:acc#59" {Z(2)} -attr vt d -attr @path {/mean_vga/mean_vga:core/FRAME:acc#59.itm}
load net {FRAME:acc#59.itm(3)} -pin  "FRAME:acc#59" {Z(3)} -attr vt d -attr @path {/mean_vga/mean_vga:core/FRAME:acc#59.itm}
load net {FRAME:acc#59.itm(4)} -pin  "FRAME:acc#59" {Z(4)} -attr vt d -attr @path {/mean_vga/mean_vga:core/FRAME:acc#59.itm}
load inst "acc#5" "add(6,-1,5,1,6)" "INTERFACE" -attr xrf 2375 -attr oid 422 -attr vt d -attr @path {/mean_vga/mean_vga:core/acc#5} -attr area 7.000000 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(6,0,5,1,6)"
load net {FRAME:acc#44.sdt(0)} -pin  "acc#5" {A(0)} -attr vt d -attr @path {/mean_vga/mean_vga:core/FRAME:conc#53.itm}
load net {FRAME:acc#59.itm(0)} -pin  "acc#5" {A(1)} -attr vt d -attr @path {/mean_vga/mean_vga:core/FRAME:conc#53.itm}
load net {FRAME:acc#59.itm(1)} -pin  "acc#5" {A(2)} -attr vt d -attr @path {/mean_vga/mean_vga:core/FRAME:conc#53.itm}
load net {FRAME:acc#59.itm(2)} -pin  "acc#5" {A(3)} -attr vt d -attr @path {/mean_vga/mean_vga:core/FRAME:conc#53.itm}
load net {FRAME:acc#59.itm(3)} -pin  "acc#5" {A(4)} -attr vt d -attr @path {/mean_vga/mean_vga:core/FRAME:conc#53.itm}
load net {FRAME:acc#59.itm(4)} -pin  "acc#5" {A(5)} -attr vt d -attr @path {/mean_vga/mean_vga:core/FRAME:conc#53.itm}
load net {acc.imod#4.sva(0)} -pin  "acc#5" {B(0)} -attr vt d -attr @path {/mean_vga/mean_vga:core/conc#185.itm}
load net {acc.imod#4.sva(1)} -pin  "acc#5" {B(1)} -attr vt d -attr @path {/mean_vga/mean_vga:core/conc#185.itm}
load net {acc.imod#4.sva(2)} -pin  "acc#5" {B(2)} -attr vt d -attr @path {/mean_vga/mean_vga:core/conc#185.itm}
load net {acc.imod#4.sva(3)} -pin  "acc#5" {B(3)} -attr vt d -attr @path {/mean_vga/mean_vga:core/conc#185.itm}
load net {PWR} -pin  "acc#5" {B(4)} -attr @path {/mean_vga/mean_vga:core/conc#185.itm}
load net {acc#5.itm(0)} -pin  "acc#5" {Z(0)} -attr vt d -attr @path {/mean_vga/mean_vga:core/acc#5.itm}
load net {acc#5.itm(1)} -pin  "acc#5" {Z(1)} -attr vt d -attr @path {/mean_vga/mean_vga:core/acc#5.itm}
load net {acc#5.itm(2)} -pin  "acc#5" {Z(2)} -attr vt d -attr @path {/mean_vga/mean_vga:core/acc#5.itm}
load net {acc#5.itm(3)} -pin  "acc#5" {Z(3)} -attr vt d -attr @path {/mean_vga/mean_vga:core/acc#5.itm}
load net {acc#5.itm(4)} -pin  "acc#5" {Z(4)} -attr vt d -attr @path {/mean_vga/mean_vga:core/acc#5.itm}
load net {acc#5.itm(5)} -pin  "acc#5" {Z(5)} -attr vt d -attr @path {/mean_vga/mean_vga:core/acc#5.itm}
load inst "FRAME:acc#38" "add(1,1,1,0,2)" "INTERFACE" -attr xrf 2376 -attr oid 423 -attr vt d -attr @path {/mean_vga/mean_vga:core/FRAME:acc#38} -attr area 2.000000 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(1,0,1,1,2)"
load net {acc#5.itm(5)} -pin  "FRAME:acc#38" {A(0)} -attr vt d -attr @path {/mean_vga/mean_vga:core/FRAME:slc#5.itm}
load net {ACC2-5:acc#3.psp.sva(5)} -pin  "FRAME:acc#38" {B(0)} -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(ACC2-5:acc#3.psp.sva)#15.itm}
load net {FRAME:acc#38.itm(0)} -pin  "FRAME:acc#38" {Z(0)} -attr vt d -attr @path {/mean_vga/mean_vga:core/FRAME:acc#38.itm}
load net {FRAME:acc#38.itm(1)} -pin  "FRAME:acc#38" {Z(1)} -attr vt d -attr @path {/mean_vga/mean_vga:core/FRAME:acc#38.itm}
load inst "FRAME:acc#40" "add(3,0,2,1,5)" "INTERFACE" -attr xrf 2377 -attr oid 424 -attr vt d -attr @path {/mean_vga/mean_vga:core/FRAME:acc#40} -attr area 4.000000 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(3,0,2,1,5)"
load net {ACC2-5:acc#3.psp.sva(7)} -pin  "FRAME:acc#40" {A(0)} -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(ACC2-5:acc#3.psp.sva)#10.itm}
load net {ACC2-5:acc#3.psp.sva(8)} -pin  "FRAME:acc#40" {A(1)} -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(ACC2-5:acc#3.psp.sva)#10.itm}
load net {ACC2-5:acc#3.psp.sva(9)} -pin  "FRAME:acc#40" {A(2)} -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(ACC2-5:acc#3.psp.sva)#10.itm}
load net {FRAME:acc#38.itm(0)} -pin  "FRAME:acc#40" {B(0)} -attr vt d -attr @path {/mean_vga/mean_vga:core/FRAME:acc#38.itm}
load net {FRAME:acc#38.itm(1)} -pin  "FRAME:acc#40" {B(1)} -attr vt d -attr @path {/mean_vga/mean_vga:core/FRAME:acc#38.itm}
load net {FRAME:acc#40.itm(0)} -pin  "FRAME:acc#40" {Z(0)} -attr vt d -attr @path {/mean_vga/mean_vga:core/FRAME:acc#40.itm}
load net {FRAME:acc#40.itm(1)} -pin  "FRAME:acc#40" {Z(1)} -attr vt d -attr @path {/mean_vga/mean_vga:core/FRAME:acc#40.itm}
load net {FRAME:acc#40.itm(2)} -pin  "FRAME:acc#40" {Z(2)} -attr vt d -attr @path {/mean_vga/mean_vga:core/FRAME:acc#40.itm}
load net {FRAME:acc#40.itm(3)} -pin  "FRAME:acc#40" {Z(3)} -attr vt d -attr @path {/mean_vga/mean_vga:core/FRAME:acc#40.itm}
load net {FRAME:acc#40.itm(4)} -pin  "FRAME:acc#40" {Z(4)} -attr vt d -attr @path {/mean_vga/mean_vga:core/FRAME:acc#40.itm}
load inst "FRAME:acc#42" "add(7,-1,5,1,7)" "INTERFACE" -attr xrf 2378 -attr oid 425 -attr vt d -attr @path {/mean_vga/mean_vga:core/FRAME:acc#42} -attr area 8.000000 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(7,0,6,1,7)"
load net {FRAME:acc#41.itm(0)} -pin  "FRAME:acc#42" {A(0)} -attr vt d -attr @path {/mean_vga/mean_vga:core/FRAME:acc#41.itm}
load net {FRAME:acc#41.itm(1)} -pin  "FRAME:acc#42" {A(1)} -attr vt d -attr @path {/mean_vga/mean_vga:core/FRAME:acc#41.itm}
load net {FRAME:acc#41.itm(2)} -pin  "FRAME:acc#42" {A(2)} -attr vt d -attr @path {/mean_vga/mean_vga:core/FRAME:acc#41.itm}
load net {FRAME:acc#41.itm(3)} -pin  "FRAME:acc#42" {A(3)} -attr vt d -attr @path {/mean_vga/mean_vga:core/FRAME:acc#41.itm}
load net {FRAME:acc#41.itm(4)} -pin  "FRAME:acc#42" {A(4)} -attr vt d -attr @path {/mean_vga/mean_vga:core/FRAME:acc#41.itm}
load net {FRAME:acc#41.itm(5)} -pin  "FRAME:acc#42" {A(5)} -attr vt d -attr @path {/mean_vga/mean_vga:core/FRAME:acc#41.itm}
load net {FRAME:acc#41.itm(6)} -pin  "FRAME:acc#42" {A(6)} -attr vt d -attr @path {/mean_vga/mean_vga:core/FRAME:acc#41.itm}
load net {FRAME:acc#40.itm(0)} -pin  "FRAME:acc#42" {B(0)} -attr vt d -attr @path {/mean_vga/mean_vga:core/FRAME:acc#40.itm}
load net {FRAME:acc#40.itm(1)} -pin  "FRAME:acc#42" {B(1)} -attr vt d -attr @path {/mean_vga/mean_vga:core/FRAME:acc#40.itm}
load net {FRAME:acc#40.itm(2)} -pin  "FRAME:acc#42" {B(2)} -attr vt d -attr @path {/mean_vga/mean_vga:core/FRAME:acc#40.itm}
load net {FRAME:acc#40.itm(3)} -pin  "FRAME:acc#42" {B(3)} -attr vt d -attr @path {/mean_vga/mean_vga:core/FRAME:acc#40.itm}
load net {FRAME:acc#40.itm(4)} -pin  "FRAME:acc#42" {B(4)} -attr vt d -attr @path {/mean_vga/mean_vga:core/FRAME:acc#40.itm}
load net {FRAME:acc#42.itm(0)} -pin  "FRAME:acc#42" {Z(0)} -attr vt d -attr @path {/mean_vga/mean_vga:core/FRAME:acc#42.itm}
load net {FRAME:acc#42.itm(1)} -pin  "FRAME:acc#42" {Z(1)} -attr vt d -attr @path {/mean_vga/mean_vga:core/FRAME:acc#42.itm}
load net {FRAME:acc#42.itm(2)} -pin  "FRAME:acc#42" {Z(2)} -attr vt d -attr @path {/mean_vga/mean_vga:core/FRAME:acc#42.itm}
load net {FRAME:acc#42.itm(3)} -pin  "FRAME:acc#42" {Z(3)} -attr vt d -attr @path {/mean_vga/mean_vga:core/FRAME:acc#42.itm}
load net {FRAME:acc#42.itm(4)} -pin  "FRAME:acc#42" {Z(4)} -attr vt d -attr @path {/mean_vga/mean_vga:core/FRAME:acc#42.itm}
load net {FRAME:acc#42.itm(5)} -pin  "FRAME:acc#42" {Z(5)} -attr vt d -attr @path {/mean_vga/mean_vga:core/FRAME:acc#42.itm}
load net {FRAME:acc#42.itm(6)} -pin  "FRAME:acc#42" {Z(6)} -attr vt d -attr @path {/mean_vga/mean_vga:core/FRAME:acc#42.itm}
load inst "FRAME:acc#43" "add(10,0,7,1,11)" "INTERFACE" -attr xrf 2379 -attr oid 426 -attr vt d -attr @path {/mean_vga/mean_vga:core/FRAME:acc#43} -attr area 11.000000 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(10,0,7,1,11)"
load net {FRAME:mul#2.itm(0)} -pin  "FRAME:acc#43" {A(0)} -attr vt d -attr @path {/mean_vga/mean_vga:core/FRAME:mul#2.itm}
load net {FRAME:mul#2.itm(1)} -pin  "FRAME:acc#43" {A(1)} -attr vt d -attr @path {/mean_vga/mean_vga:core/FRAME:mul#2.itm}
load net {FRAME:mul#2.itm(2)} -pin  "FRAME:acc#43" {A(2)} -attr vt d -attr @path {/mean_vga/mean_vga:core/FRAME:mul#2.itm}
load net {FRAME:mul#2.itm(3)} -pin  "FRAME:acc#43" {A(3)} -attr vt d -attr @path {/mean_vga/mean_vga:core/FRAME:mul#2.itm}
load net {FRAME:mul#2.itm(4)} -pin  "FRAME:acc#43" {A(4)} -attr vt d -attr @path {/mean_vga/mean_vga:core/FRAME:mul#2.itm}
load net {FRAME:mul#2.itm(5)} -pin  "FRAME:acc#43" {A(5)} -attr vt d -attr @path {/mean_vga/mean_vga:core/FRAME:mul#2.itm}
load net {FRAME:mul#2.itm(6)} -pin  "FRAME:acc#43" {A(6)} -attr vt d -attr @path {/mean_vga/mean_vga:core/FRAME:mul#2.itm}
load net {FRAME:mul#2.itm(7)} -pin  "FRAME:acc#43" {A(7)} -attr vt d -attr @path {/mean_vga/mean_vga:core/FRAME:mul#2.itm}
load net {FRAME:mul#2.itm(8)} -pin  "FRAME:acc#43" {A(8)} -attr vt d -attr @path {/mean_vga/mean_vga:core/FRAME:mul#2.itm}
load net {FRAME:mul#2.itm(9)} -pin  "FRAME:acc#43" {A(9)} -attr vt d -attr @path {/mean_vga/mean_vga:core/FRAME:mul#2.itm}
load net {FRAME:acc#42.itm(0)} -pin  "FRAME:acc#43" {B(0)} -attr vt d -attr @path {/mean_vga/mean_vga:core/FRAME:acc#42.itm}
load net {FRAME:acc#42.itm(1)} -pin  "FRAME:acc#43" {B(1)} -attr vt d -attr @path {/mean_vga/mean_vga:core/FRAME:acc#42.itm}
load net {FRAME:acc#42.itm(2)} -pin  "FRAME:acc#43" {B(2)} -attr vt d -attr @path {/mean_vga/mean_vga:core/FRAME:acc#42.itm}
load net {FRAME:acc#42.itm(3)} -pin  "FRAME:acc#43" {B(3)} -attr vt d -attr @path {/mean_vga/mean_vga:core/FRAME:acc#42.itm}
load net {FRAME:acc#42.itm(4)} -pin  "FRAME:acc#43" {B(4)} -attr vt d -attr @path {/mean_vga/mean_vga:core/FRAME:acc#42.itm}
load net {FRAME:acc#42.itm(5)} -pin  "FRAME:acc#43" {B(5)} -attr vt d -attr @path {/mean_vga/mean_vga:core/FRAME:acc#42.itm}
load net {FRAME:acc#42.itm(6)} -pin  "FRAME:acc#43" {B(6)} -attr vt d -attr @path {/mean_vga/mean_vga:core/FRAME:acc#42.itm}
load net {FRAME:acc#43.itm(0)} -pin  "FRAME:acc#43" {Z(0)} -attr vt d -attr @path {/mean_vga/mean_vga:core/FRAME:acc#43.itm}
load net {FRAME:acc#43.itm(1)} -pin  "FRAME:acc#43" {Z(1)} -attr vt d -attr @path {/mean_vga/mean_vga:core/FRAME:acc#43.itm}
load net {FRAME:acc#43.itm(2)} -pin  "FRAME:acc#43" {Z(2)} -attr vt d -attr @path {/mean_vga/mean_vga:core/FRAME:acc#43.itm}
load net {FRAME:acc#43.itm(3)} -pin  "FRAME:acc#43" {Z(3)} -attr vt d -attr @path {/mean_vga/mean_vga:core/FRAME:acc#43.itm}
load net {FRAME:acc#43.itm(4)} -pin  "FRAME:acc#43" {Z(4)} -attr vt d -attr @path {/mean_vga/mean_vga:core/FRAME:acc#43.itm}
load net {FRAME:acc#43.itm(5)} -pin  "FRAME:acc#43" {Z(5)} -attr vt d -attr @path {/mean_vga/mean_vga:core/FRAME:acc#43.itm}
load net {FRAME:acc#43.itm(6)} -pin  "FRAME:acc#43" {Z(6)} -attr vt d -attr @path {/mean_vga/mean_vga:core/FRAME:acc#43.itm}
load net {FRAME:acc#43.itm(7)} -pin  "FRAME:acc#43" {Z(7)} -attr vt d -attr @path {/mean_vga/mean_vga:core/FRAME:acc#43.itm}
load net {FRAME:acc#43.itm(8)} -pin  "FRAME:acc#43" {Z(8)} -attr vt d -attr @path {/mean_vga/mean_vga:core/FRAME:acc#43.itm}
load net {FRAME:acc#43.itm(9)} -pin  "FRAME:acc#43" {Z(9)} -attr vt d -attr @path {/mean_vga/mean_vga:core/FRAME:acc#43.itm}
load net {FRAME:acc#43.itm(10)} -pin  "FRAME:acc#43" {Z(10)} -attr vt d -attr @path {/mean_vga/mean_vga:core/FRAME:acc#43.itm}
load inst "FRAME:acc#4" "add(11,-1,10,0,11)" "INTERFACE" -attr xrf 2380 -attr oid 427 -attr vt d -attr @path {/mean_vga/mean_vga:core/FRAME:acc#4} -attr area 12.232538 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(11,0,11,0,12)"
load net {FRAME:acc#43.itm(0)} -pin  "FRAME:acc#4" {A(0)} -attr vt d -attr @path {/mean_vga/mean_vga:core/FRAME:acc#43.itm}
load net {FRAME:acc#43.itm(1)} -pin  "FRAME:acc#4" {A(1)} -attr vt d -attr @path {/mean_vga/mean_vga:core/FRAME:acc#43.itm}
load net {FRAME:acc#43.itm(2)} -pin  "FRAME:acc#4" {A(2)} -attr vt d -attr @path {/mean_vga/mean_vga:core/FRAME:acc#43.itm}
load net {FRAME:acc#43.itm(3)} -pin  "FRAME:acc#4" {A(3)} -attr vt d -attr @path {/mean_vga/mean_vga:core/FRAME:acc#43.itm}
load net {FRAME:acc#43.itm(4)} -pin  "FRAME:acc#4" {A(4)} -attr vt d -attr @path {/mean_vga/mean_vga:core/FRAME:acc#43.itm}
load net {FRAME:acc#43.itm(5)} -pin  "FRAME:acc#4" {A(5)} -attr vt d -attr @path {/mean_vga/mean_vga:core/FRAME:acc#43.itm}
load net {FRAME:acc#43.itm(6)} -pin  "FRAME:acc#4" {A(6)} -attr vt d -attr @path {/mean_vga/mean_vga:core/FRAME:acc#43.itm}
load net {FRAME:acc#43.itm(7)} -pin  "FRAME:acc#4" {A(7)} -attr vt d -attr @path {/mean_vga/mean_vga:core/FRAME:acc#43.itm}
load net {FRAME:acc#43.itm(8)} -pin  "FRAME:acc#4" {A(8)} -attr vt d -attr @path {/mean_vga/mean_vga:core/FRAME:acc#43.itm}
load net {FRAME:acc#43.itm(9)} -pin  "FRAME:acc#4" {A(9)} -attr vt d -attr @path {/mean_vga/mean_vga:core/FRAME:acc#43.itm}
load net {FRAME:acc#43.itm(10)} -pin  "FRAME:acc#4" {A(10)} -attr vt d -attr @path {/mean_vga/mean_vga:core/FRAME:acc#43.itm}
load net {ACC2-5:acc#3.psp.sva(14)} -pin  "FRAME:acc#4" {B(0)} -attr vt d -attr @path {/mean_vga/mean_vga:core/conc#186.itm}
load net {ACC2-5:acc#3.psp.sva(14)} -pin  "FRAME:acc#4" {B(1)} -attr vt d -attr @path {/mean_vga/mean_vga:core/conc#186.itm}
load net {ACC2-5:acc#3.psp.sva(14)} -pin  "FRAME:acc#4" {B(2)} -attr vt d -attr @path {/mean_vga/mean_vga:core/conc#186.itm}
load net {ACC2-5:acc#3.psp.sva(14)} -pin  "FRAME:acc#4" {B(3)} -attr vt d -attr @path {/mean_vga/mean_vga:core/conc#186.itm}
load net {GND} -pin  "FRAME:acc#4" {B(4)} -attr @path {/mean_vga/mean_vga:core/conc#186.itm}
load net {GND} -pin  "FRAME:acc#4" {B(5)} -attr @path {/mean_vga/mean_vga:core/conc#186.itm}
load net {GND} -pin  "FRAME:acc#4" {B(6)} -attr @path {/mean_vga/mean_vga:core/conc#186.itm}
load net {ACC2-5:acc#3.psp.sva(14)} -pin  "FRAME:acc#4" {B(7)} -attr vt d -attr @path {/mean_vga/mean_vga:core/conc#186.itm}
load net {GND} -pin  "FRAME:acc#4" {B(8)} -attr @path {/mean_vga/mean_vga:core/conc#186.itm}
load net {ACC2-5:acc#3.psp.sva(14)} -pin  "FRAME:acc#4" {B(9)} -attr vt d -attr @path {/mean_vga/mean_vga:core/conc#186.itm}
load net {FRAME:acc#4.psp#1.sva(0)} -pin  "FRAME:acc#4" {Z(0)} -attr vt d -attr @path {/mean_vga/mean_vga:core/FRAME:acc#4.psp#1.sva}
load net {FRAME:acc#4.psp#1.sva(1)} -pin  "FRAME:acc#4" {Z(1)} -attr vt d -attr @path {/mean_vga/mean_vga:core/FRAME:acc#4.psp#1.sva}
load net {FRAME:acc#4.psp#1.sva(2)} -pin  "FRAME:acc#4" {Z(2)} -attr vt d -attr @path {/mean_vga/mean_vga:core/FRAME:acc#4.psp#1.sva}
load net {FRAME:acc#4.psp#1.sva(3)} -pin  "FRAME:acc#4" {Z(3)} -attr vt d -attr @path {/mean_vga/mean_vga:core/FRAME:acc#4.psp#1.sva}
load net {FRAME:acc#4.psp#1.sva(4)} -pin  "FRAME:acc#4" {Z(4)} -attr vt d -attr @path {/mean_vga/mean_vga:core/FRAME:acc#4.psp#1.sva}
load net {FRAME:acc#4.psp#1.sva(5)} -pin  "FRAME:acc#4" {Z(5)} -attr vt d -attr @path {/mean_vga/mean_vga:core/FRAME:acc#4.psp#1.sva}
load net {FRAME:acc#4.psp#1.sva(6)} -pin  "FRAME:acc#4" {Z(6)} -attr vt d -attr @path {/mean_vga/mean_vga:core/FRAME:acc#4.psp#1.sva}
load net {FRAME:acc#4.psp#1.sva(7)} -pin  "FRAME:acc#4" {Z(7)} -attr vt d -attr @path {/mean_vga/mean_vga:core/FRAME:acc#4.psp#1.sva}
load net {FRAME:acc#4.psp#1.sva(8)} -pin  "FRAME:acc#4" {Z(8)} -attr vt d -attr @path {/mean_vga/mean_vga:core/FRAME:acc#4.psp#1.sva}
load net {FRAME:acc#4.psp#1.sva(9)} -pin  "FRAME:acc#4" {Z(9)} -attr vt d -attr @path {/mean_vga/mean_vga:core/FRAME:acc#4.psp#1.sva}
load net {FRAME:acc#4.psp#1.sva(10)} -pin  "FRAME:acc#4" {Z(10)} -attr vt d -attr @path {/mean_vga/mean_vga:core/FRAME:acc#4.psp#1.sva}
load inst "ACC1:acc#85" "add(10,0,10,0,11)" "INTERFACE" -attr xrf 2381 -attr oid 428 -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#85} -attr area 11.241230 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(10,0,10,0,11)"
load net {reg(regs.regs(2).sva#1).cse(30)} -pin  "ACC1:acc#85" {A(0)} -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(regs.regs(2).sva#1).itm}
load net {reg(regs.regs(2).sva#1).cse(31)} -pin  "ACC1:acc#85" {A(1)} -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(regs.regs(2).sva#1).itm}
load net {reg(regs.regs(2).sva#1).cse(32)} -pin  "ACC1:acc#85" {A(2)} -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(regs.regs(2).sva#1).itm}
load net {reg(regs.regs(2).sva#1).cse(33)} -pin  "ACC1:acc#85" {A(3)} -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(regs.regs(2).sva#1).itm}
load net {reg(regs.regs(2).sva#1).cse(34)} -pin  "ACC1:acc#85" {A(4)} -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(regs.regs(2).sva#1).itm}
load net {reg(regs.regs(2).sva#1).cse(35)} -pin  "ACC1:acc#85" {A(5)} -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(regs.regs(2).sva#1).itm}
load net {reg(regs.regs(2).sva#1).cse(36)} -pin  "ACC1:acc#85" {A(6)} -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(regs.regs(2).sva#1).itm}
load net {reg(regs.regs(2).sva#1).cse(37)} -pin  "ACC1:acc#85" {A(7)} -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(regs.regs(2).sva#1).itm}
load net {reg(regs.regs(2).sva#1).cse(38)} -pin  "ACC1:acc#85" {A(8)} -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(regs.regs(2).sva#1).itm}
load net {reg(regs.regs(2).sva#1).cse(39)} -pin  "ACC1:acc#85" {A(9)} -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(regs.regs(2).sva#1).itm}
load net {reg(regs.regs(2).sva#1).cse(60)} -pin  "ACC1:acc#85" {B(0)} -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(regs.regs(2).sva#1)#1.itm}
load net {reg(regs.regs(2).sva#1).cse(61)} -pin  "ACC1:acc#85" {B(1)} -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(regs.regs(2).sva#1)#1.itm}
load net {reg(regs.regs(2).sva#1).cse(62)} -pin  "ACC1:acc#85" {B(2)} -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(regs.regs(2).sva#1)#1.itm}
load net {reg(regs.regs(2).sva#1).cse(63)} -pin  "ACC1:acc#85" {B(3)} -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(regs.regs(2).sva#1)#1.itm}
load net {reg(regs.regs(2).sva#1).cse(64)} -pin  "ACC1:acc#85" {B(4)} -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(regs.regs(2).sva#1)#1.itm}
load net {reg(regs.regs(2).sva#1).cse(65)} -pin  "ACC1:acc#85" {B(5)} -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(regs.regs(2).sva#1)#1.itm}
load net {reg(regs.regs(2).sva#1).cse(66)} -pin  "ACC1:acc#85" {B(6)} -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(regs.regs(2).sva#1)#1.itm}
load net {reg(regs.regs(2).sva#1).cse(67)} -pin  "ACC1:acc#85" {B(7)} -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(regs.regs(2).sva#1)#1.itm}
load net {reg(regs.regs(2).sva#1).cse(68)} -pin  "ACC1:acc#85" {B(8)} -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(regs.regs(2).sva#1)#1.itm}
load net {reg(regs.regs(2).sva#1).cse(69)} -pin  "ACC1:acc#85" {B(9)} -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(regs.regs(2).sva#1)#1.itm}
load net {ACC1:acc#85.itm(0)} -pin  "ACC1:acc#85" {Z(0)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#85.itm}
load net {ACC1:acc#85.itm(1)} -pin  "ACC1:acc#85" {Z(1)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#85.itm}
load net {ACC1:acc#85.itm(2)} -pin  "ACC1:acc#85" {Z(2)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#85.itm}
load net {ACC1:acc#85.itm(3)} -pin  "ACC1:acc#85" {Z(3)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#85.itm}
load net {ACC1:acc#85.itm(4)} -pin  "ACC1:acc#85" {Z(4)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#85.itm}
load net {ACC1:acc#85.itm(5)} -pin  "ACC1:acc#85" {Z(5)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#85.itm}
load net {ACC1:acc#85.itm(6)} -pin  "ACC1:acc#85" {Z(6)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#85.itm}
load net {ACC1:acc#85.itm(7)} -pin  "ACC1:acc#85" {Z(7)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#85.itm}
load net {ACC1:acc#85.itm(8)} -pin  "ACC1:acc#85" {Z(8)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#85.itm}
load net {ACC1:acc#85.itm(9)} -pin  "ACC1:acc#85" {Z(9)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#85.itm}
load net {ACC1:acc#85.itm(10)} -pin  "ACC1:acc#85" {Z(10)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#85.itm}
load inst "ACC1:acc#84" "add(10,0,10,0,11)" "INTERFACE" -attr xrf 2382 -attr oid 429 -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#84} -attr area 11.241230 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(10,0,10,0,11)"
load net {reg(regs.regs(2).sva#1).cse(90)} -pin  "ACC1:acc#84" {A(0)} -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(regs.regs(2).sva#1)#2.itm}
load net {reg(regs.regs(2).sva#1).cse(91)} -pin  "ACC1:acc#84" {A(1)} -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(regs.regs(2).sva#1)#2.itm}
load net {reg(regs.regs(2).sva#1).cse(92)} -pin  "ACC1:acc#84" {A(2)} -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(regs.regs(2).sva#1)#2.itm}
load net {reg(regs.regs(2).sva#1).cse(93)} -pin  "ACC1:acc#84" {A(3)} -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(regs.regs(2).sva#1)#2.itm}
load net {reg(regs.regs(2).sva#1).cse(94)} -pin  "ACC1:acc#84" {A(4)} -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(regs.regs(2).sva#1)#2.itm}
load net {reg(regs.regs(2).sva#1).cse(95)} -pin  "ACC1:acc#84" {A(5)} -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(regs.regs(2).sva#1)#2.itm}
load net {reg(regs.regs(2).sva#1).cse(96)} -pin  "ACC1:acc#84" {A(6)} -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(regs.regs(2).sva#1)#2.itm}
load net {reg(regs.regs(2).sva#1).cse(97)} -pin  "ACC1:acc#84" {A(7)} -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(regs.regs(2).sva#1)#2.itm}
load net {reg(regs.regs(2).sva#1).cse(98)} -pin  "ACC1:acc#84" {A(8)} -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(regs.regs(2).sva#1)#2.itm}
load net {reg(regs.regs(2).sva#1).cse(99)} -pin  "ACC1:acc#84" {A(9)} -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(regs.regs(2).sva#1)#2.itm}
load net {reg(regs.regs(2).sva#1).cse(120)} -pin  "ACC1:acc#84" {B(0)} -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(regs.regs(2).sva#1)#3.itm}
load net {reg(regs.regs(2).sva#1).cse(121)} -pin  "ACC1:acc#84" {B(1)} -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(regs.regs(2).sva#1)#3.itm}
load net {reg(regs.regs(2).sva#1).cse(122)} -pin  "ACC1:acc#84" {B(2)} -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(regs.regs(2).sva#1)#3.itm}
load net {reg(regs.regs(2).sva#1).cse(123)} -pin  "ACC1:acc#84" {B(3)} -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(regs.regs(2).sva#1)#3.itm}
load net {reg(regs.regs(2).sva#1).cse(124)} -pin  "ACC1:acc#84" {B(4)} -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(regs.regs(2).sva#1)#3.itm}
load net {reg(regs.regs(2).sva#1).cse(125)} -pin  "ACC1:acc#84" {B(5)} -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(regs.regs(2).sva#1)#3.itm}
load net {reg(regs.regs(2).sva#1).cse(126)} -pin  "ACC1:acc#84" {B(6)} -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(regs.regs(2).sva#1)#3.itm}
load net {reg(regs.regs(2).sva#1).cse(127)} -pin  "ACC1:acc#84" {B(7)} -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(regs.regs(2).sva#1)#3.itm}
load net {reg(regs.regs(2).sva#1).cse(128)} -pin  "ACC1:acc#84" {B(8)} -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(regs.regs(2).sva#1)#3.itm}
load net {reg(regs.regs(2).sva#1).cse(129)} -pin  "ACC1:acc#84" {B(9)} -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(regs.regs(2).sva#1)#3.itm}
load net {ACC1:acc#84.itm(0)} -pin  "ACC1:acc#84" {Z(0)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#84.itm}
load net {ACC1:acc#84.itm(1)} -pin  "ACC1:acc#84" {Z(1)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#84.itm}
load net {ACC1:acc#84.itm(2)} -pin  "ACC1:acc#84" {Z(2)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#84.itm}
load net {ACC1:acc#84.itm(3)} -pin  "ACC1:acc#84" {Z(3)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#84.itm}
load net {ACC1:acc#84.itm(4)} -pin  "ACC1:acc#84" {Z(4)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#84.itm}
load net {ACC1:acc#84.itm(5)} -pin  "ACC1:acc#84" {Z(5)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#84.itm}
load net {ACC1:acc#84.itm(6)} -pin  "ACC1:acc#84" {Z(6)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#84.itm}
load net {ACC1:acc#84.itm(7)} -pin  "ACC1:acc#84" {Z(7)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#84.itm}
load net {ACC1:acc#84.itm(8)} -pin  "ACC1:acc#84" {Z(8)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#84.itm}
load net {ACC1:acc#84.itm(9)} -pin  "ACC1:acc#84" {Z(9)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#84.itm}
load net {ACC1:acc#84.itm(10)} -pin  "ACC1:acc#84" {Z(10)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#84.itm}
load inst "ACC1:acc#93" "add(11,0,11,0,12)" "INTERFACE" -attr xrf 2383 -attr oid 430 -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#93} -attr area 12.232538 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(11,0,11,0,12)"
load net {ACC1:acc#85.itm(0)} -pin  "ACC1:acc#93" {A(0)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#85.itm}
load net {ACC1:acc#85.itm(1)} -pin  "ACC1:acc#93" {A(1)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#85.itm}
load net {ACC1:acc#85.itm(2)} -pin  "ACC1:acc#93" {A(2)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#85.itm}
load net {ACC1:acc#85.itm(3)} -pin  "ACC1:acc#93" {A(3)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#85.itm}
load net {ACC1:acc#85.itm(4)} -pin  "ACC1:acc#93" {A(4)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#85.itm}
load net {ACC1:acc#85.itm(5)} -pin  "ACC1:acc#93" {A(5)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#85.itm}
load net {ACC1:acc#85.itm(6)} -pin  "ACC1:acc#93" {A(6)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#85.itm}
load net {ACC1:acc#85.itm(7)} -pin  "ACC1:acc#93" {A(7)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#85.itm}
load net {ACC1:acc#85.itm(8)} -pin  "ACC1:acc#93" {A(8)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#85.itm}
load net {ACC1:acc#85.itm(9)} -pin  "ACC1:acc#93" {A(9)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#85.itm}
load net {ACC1:acc#85.itm(10)} -pin  "ACC1:acc#93" {A(10)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#85.itm}
load net {ACC1:acc#84.itm(0)} -pin  "ACC1:acc#93" {B(0)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#84.itm}
load net {ACC1:acc#84.itm(1)} -pin  "ACC1:acc#93" {B(1)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#84.itm}
load net {ACC1:acc#84.itm(2)} -pin  "ACC1:acc#93" {B(2)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#84.itm}
load net {ACC1:acc#84.itm(3)} -pin  "ACC1:acc#93" {B(3)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#84.itm}
load net {ACC1:acc#84.itm(4)} -pin  "ACC1:acc#93" {B(4)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#84.itm}
load net {ACC1:acc#84.itm(5)} -pin  "ACC1:acc#93" {B(5)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#84.itm}
load net {ACC1:acc#84.itm(6)} -pin  "ACC1:acc#93" {B(6)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#84.itm}
load net {ACC1:acc#84.itm(7)} -pin  "ACC1:acc#93" {B(7)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#84.itm}
load net {ACC1:acc#84.itm(8)} -pin  "ACC1:acc#93" {B(8)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#84.itm}
load net {ACC1:acc#84.itm(9)} -pin  "ACC1:acc#93" {B(9)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#84.itm}
load net {ACC1:acc#84.itm(10)} -pin  "ACC1:acc#93" {B(10)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#84.itm}
load net {ACC1:acc#93.itm(0)} -pin  "ACC1:acc#93" {Z(0)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#93.itm}
load net {ACC1:acc#93.itm(1)} -pin  "ACC1:acc#93" {Z(1)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#93.itm}
load net {ACC1:acc#93.itm(2)} -pin  "ACC1:acc#93" {Z(2)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#93.itm}
load net {ACC1:acc#93.itm(3)} -pin  "ACC1:acc#93" {Z(3)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#93.itm}
load net {ACC1:acc#93.itm(4)} -pin  "ACC1:acc#93" {Z(4)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#93.itm}
load net {ACC1:acc#93.itm(5)} -pin  "ACC1:acc#93" {Z(5)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#93.itm}
load net {ACC1:acc#93.itm(6)} -pin  "ACC1:acc#93" {Z(6)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#93.itm}
load net {ACC1:acc#93.itm(7)} -pin  "ACC1:acc#93" {Z(7)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#93.itm}
load net {ACC1:acc#93.itm(8)} -pin  "ACC1:acc#93" {Z(8)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#93.itm}
load net {ACC1:acc#93.itm(9)} -pin  "ACC1:acc#93" {Z(9)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#93.itm}
load net {ACC1:acc#93.itm(10)} -pin  "ACC1:acc#93" {Z(10)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#93.itm}
load net {ACC1:acc#93.itm(11)} -pin  "ACC1:acc#93" {Z(11)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#93.itm}
load inst "ACC1:acc#83" "add(10,0,10,0,11)" "INTERFACE" -attr xrf 2384 -attr oid 431 -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#83} -attr area 11.241230 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(10,0,10,0,11)"
load net {reg(regs.regs(3).sva#1).cse(0)} -pin  "ACC1:acc#83" {A(0)} -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(regs.regs(3).sva#1).itm}
load net {reg(regs.regs(3).sva#1).cse(1)} -pin  "ACC1:acc#83" {A(1)} -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(regs.regs(3).sva#1).itm}
load net {reg(regs.regs(3).sva#1).cse(2)} -pin  "ACC1:acc#83" {A(2)} -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(regs.regs(3).sva#1).itm}
load net {reg(regs.regs(3).sva#1).cse(3)} -pin  "ACC1:acc#83" {A(3)} -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(regs.regs(3).sva#1).itm}
load net {reg(regs.regs(3).sva#1).cse(4)} -pin  "ACC1:acc#83" {A(4)} -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(regs.regs(3).sva#1).itm}
load net {reg(regs.regs(3).sva#1).cse(5)} -pin  "ACC1:acc#83" {A(5)} -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(regs.regs(3).sva#1).itm}
load net {reg(regs.regs(3).sva#1).cse(6)} -pin  "ACC1:acc#83" {A(6)} -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(regs.regs(3).sva#1).itm}
load net {reg(regs.regs(3).sva#1).cse(7)} -pin  "ACC1:acc#83" {A(7)} -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(regs.regs(3).sva#1).itm}
load net {reg(regs.regs(3).sva#1).cse(8)} -pin  "ACC1:acc#83" {A(8)} -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(regs.regs(3).sva#1).itm}
load net {reg(regs.regs(3).sva#1).cse(9)} -pin  "ACC1:acc#83" {A(9)} -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(regs.regs(3).sva#1).itm}
load net {reg(regs.regs(3).sva#1).cse(30)} -pin  "ACC1:acc#83" {B(0)} -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(regs.regs(3).sva#1)#1.itm}
load net {reg(regs.regs(3).sva#1).cse(31)} -pin  "ACC1:acc#83" {B(1)} -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(regs.regs(3).sva#1)#1.itm}
load net {reg(regs.regs(3).sva#1).cse(32)} -pin  "ACC1:acc#83" {B(2)} -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(regs.regs(3).sva#1)#1.itm}
load net {reg(regs.regs(3).sva#1).cse(33)} -pin  "ACC1:acc#83" {B(3)} -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(regs.regs(3).sva#1)#1.itm}
load net {reg(regs.regs(3).sva#1).cse(34)} -pin  "ACC1:acc#83" {B(4)} -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(regs.regs(3).sva#1)#1.itm}
load net {reg(regs.regs(3).sva#1).cse(35)} -pin  "ACC1:acc#83" {B(5)} -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(regs.regs(3).sva#1)#1.itm}
load net {reg(regs.regs(3).sva#1).cse(36)} -pin  "ACC1:acc#83" {B(6)} -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(regs.regs(3).sva#1)#1.itm}
load net {reg(regs.regs(3).sva#1).cse(37)} -pin  "ACC1:acc#83" {B(7)} -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(regs.regs(3).sva#1)#1.itm}
load net {reg(regs.regs(3).sva#1).cse(38)} -pin  "ACC1:acc#83" {B(8)} -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(regs.regs(3).sva#1)#1.itm}
load net {reg(regs.regs(3).sva#1).cse(39)} -pin  "ACC1:acc#83" {B(9)} -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(regs.regs(3).sva#1)#1.itm}
load net {ACC1:acc#83.itm(0)} -pin  "ACC1:acc#83" {Z(0)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#83.itm}
load net {ACC1:acc#83.itm(1)} -pin  "ACC1:acc#83" {Z(1)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#83.itm}
load net {ACC1:acc#83.itm(2)} -pin  "ACC1:acc#83" {Z(2)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#83.itm}
load net {ACC1:acc#83.itm(3)} -pin  "ACC1:acc#83" {Z(3)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#83.itm}
load net {ACC1:acc#83.itm(4)} -pin  "ACC1:acc#83" {Z(4)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#83.itm}
load net {ACC1:acc#83.itm(5)} -pin  "ACC1:acc#83" {Z(5)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#83.itm}
load net {ACC1:acc#83.itm(6)} -pin  "ACC1:acc#83" {Z(6)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#83.itm}
load net {ACC1:acc#83.itm(7)} -pin  "ACC1:acc#83" {Z(7)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#83.itm}
load net {ACC1:acc#83.itm(8)} -pin  "ACC1:acc#83" {Z(8)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#83.itm}
load net {ACC1:acc#83.itm(9)} -pin  "ACC1:acc#83" {Z(9)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#83.itm}
load net {ACC1:acc#83.itm(10)} -pin  "ACC1:acc#83" {Z(10)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#83.itm}
load inst "ACC1:acc#82" "add(10,0,10,0,11)" "INTERFACE" -attr xrf 2385 -attr oid 432 -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#82} -attr area 11.241230 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(10,0,10,0,11)"
load net {reg(regs.regs(3).sva#1).cse(60)} -pin  "ACC1:acc#82" {A(0)} -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(regs.regs(3).sva#1)#2.itm}
load net {reg(regs.regs(3).sva#1).cse(61)} -pin  "ACC1:acc#82" {A(1)} -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(regs.regs(3).sva#1)#2.itm}
load net {reg(regs.regs(3).sva#1).cse(62)} -pin  "ACC1:acc#82" {A(2)} -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(regs.regs(3).sva#1)#2.itm}
load net {reg(regs.regs(3).sva#1).cse(63)} -pin  "ACC1:acc#82" {A(3)} -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(regs.regs(3).sva#1)#2.itm}
load net {reg(regs.regs(3).sva#1).cse(64)} -pin  "ACC1:acc#82" {A(4)} -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(regs.regs(3).sva#1)#2.itm}
load net {reg(regs.regs(3).sva#1).cse(65)} -pin  "ACC1:acc#82" {A(5)} -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(regs.regs(3).sva#1)#2.itm}
load net {reg(regs.regs(3).sva#1).cse(66)} -pin  "ACC1:acc#82" {A(6)} -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(regs.regs(3).sva#1)#2.itm}
load net {reg(regs.regs(3).sva#1).cse(67)} -pin  "ACC1:acc#82" {A(7)} -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(regs.regs(3).sva#1)#2.itm}
load net {reg(regs.regs(3).sva#1).cse(68)} -pin  "ACC1:acc#82" {A(8)} -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(regs.regs(3).sva#1)#2.itm}
load net {reg(regs.regs(3).sva#1).cse(69)} -pin  "ACC1:acc#82" {A(9)} -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(regs.regs(3).sva#1)#2.itm}
load net {reg(regs.regs(3).sva#1).cse(90)} -pin  "ACC1:acc#82" {B(0)} -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(regs.regs(3).sva#1)#3.itm}
load net {reg(regs.regs(3).sva#1).cse(91)} -pin  "ACC1:acc#82" {B(1)} -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(regs.regs(3).sva#1)#3.itm}
load net {reg(regs.regs(3).sva#1).cse(92)} -pin  "ACC1:acc#82" {B(2)} -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(regs.regs(3).sva#1)#3.itm}
load net {reg(regs.regs(3).sva#1).cse(93)} -pin  "ACC1:acc#82" {B(3)} -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(regs.regs(3).sva#1)#3.itm}
load net {reg(regs.regs(3).sva#1).cse(94)} -pin  "ACC1:acc#82" {B(4)} -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(regs.regs(3).sva#1)#3.itm}
load net {reg(regs.regs(3).sva#1).cse(95)} -pin  "ACC1:acc#82" {B(5)} -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(regs.regs(3).sva#1)#3.itm}
load net {reg(regs.regs(3).sva#1).cse(96)} -pin  "ACC1:acc#82" {B(6)} -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(regs.regs(3).sva#1)#3.itm}
load net {reg(regs.regs(3).sva#1).cse(97)} -pin  "ACC1:acc#82" {B(7)} -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(regs.regs(3).sva#1)#3.itm}
load net {reg(regs.regs(3).sva#1).cse(98)} -pin  "ACC1:acc#82" {B(8)} -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(regs.regs(3).sva#1)#3.itm}
load net {reg(regs.regs(3).sva#1).cse(99)} -pin  "ACC1:acc#82" {B(9)} -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(regs.regs(3).sva#1)#3.itm}
load net {ACC1:acc#82.itm(0)} -pin  "ACC1:acc#82" {Z(0)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#82.itm}
load net {ACC1:acc#82.itm(1)} -pin  "ACC1:acc#82" {Z(1)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#82.itm}
load net {ACC1:acc#82.itm(2)} -pin  "ACC1:acc#82" {Z(2)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#82.itm}
load net {ACC1:acc#82.itm(3)} -pin  "ACC1:acc#82" {Z(3)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#82.itm}
load net {ACC1:acc#82.itm(4)} -pin  "ACC1:acc#82" {Z(4)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#82.itm}
load net {ACC1:acc#82.itm(5)} -pin  "ACC1:acc#82" {Z(5)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#82.itm}
load net {ACC1:acc#82.itm(6)} -pin  "ACC1:acc#82" {Z(6)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#82.itm}
load net {ACC1:acc#82.itm(7)} -pin  "ACC1:acc#82" {Z(7)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#82.itm}
load net {ACC1:acc#82.itm(8)} -pin  "ACC1:acc#82" {Z(8)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#82.itm}
load net {ACC1:acc#82.itm(9)} -pin  "ACC1:acc#82" {Z(9)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#82.itm}
load net {ACC1:acc#82.itm(10)} -pin  "ACC1:acc#82" {Z(10)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#82.itm}
load inst "ACC1:acc#92" "add(11,0,11,0,12)" "INTERFACE" -attr xrf 2386 -attr oid 433 -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#92} -attr area 12.232538 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(11,0,11,0,12)"
load net {ACC1:acc#83.itm(0)} -pin  "ACC1:acc#92" {A(0)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#83.itm}
load net {ACC1:acc#83.itm(1)} -pin  "ACC1:acc#92" {A(1)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#83.itm}
load net {ACC1:acc#83.itm(2)} -pin  "ACC1:acc#92" {A(2)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#83.itm}
load net {ACC1:acc#83.itm(3)} -pin  "ACC1:acc#92" {A(3)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#83.itm}
load net {ACC1:acc#83.itm(4)} -pin  "ACC1:acc#92" {A(4)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#83.itm}
load net {ACC1:acc#83.itm(5)} -pin  "ACC1:acc#92" {A(5)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#83.itm}
load net {ACC1:acc#83.itm(6)} -pin  "ACC1:acc#92" {A(6)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#83.itm}
load net {ACC1:acc#83.itm(7)} -pin  "ACC1:acc#92" {A(7)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#83.itm}
load net {ACC1:acc#83.itm(8)} -pin  "ACC1:acc#92" {A(8)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#83.itm}
load net {ACC1:acc#83.itm(9)} -pin  "ACC1:acc#92" {A(9)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#83.itm}
load net {ACC1:acc#83.itm(10)} -pin  "ACC1:acc#92" {A(10)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#83.itm}
load net {ACC1:acc#82.itm(0)} -pin  "ACC1:acc#92" {B(0)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#82.itm}
load net {ACC1:acc#82.itm(1)} -pin  "ACC1:acc#92" {B(1)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#82.itm}
load net {ACC1:acc#82.itm(2)} -pin  "ACC1:acc#92" {B(2)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#82.itm}
load net {ACC1:acc#82.itm(3)} -pin  "ACC1:acc#92" {B(3)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#82.itm}
load net {ACC1:acc#82.itm(4)} -pin  "ACC1:acc#92" {B(4)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#82.itm}
load net {ACC1:acc#82.itm(5)} -pin  "ACC1:acc#92" {B(5)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#82.itm}
load net {ACC1:acc#82.itm(6)} -pin  "ACC1:acc#92" {B(6)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#82.itm}
load net {ACC1:acc#82.itm(7)} -pin  "ACC1:acc#92" {B(7)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#82.itm}
load net {ACC1:acc#82.itm(8)} -pin  "ACC1:acc#92" {B(8)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#82.itm}
load net {ACC1:acc#82.itm(9)} -pin  "ACC1:acc#92" {B(9)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#82.itm}
load net {ACC1:acc#82.itm(10)} -pin  "ACC1:acc#92" {B(10)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#82.itm}
load net {ACC1:acc#92.itm(0)} -pin  "ACC1:acc#92" {Z(0)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#92.itm}
load net {ACC1:acc#92.itm(1)} -pin  "ACC1:acc#92" {Z(1)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#92.itm}
load net {ACC1:acc#92.itm(2)} -pin  "ACC1:acc#92" {Z(2)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#92.itm}
load net {ACC1:acc#92.itm(3)} -pin  "ACC1:acc#92" {Z(3)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#92.itm}
load net {ACC1:acc#92.itm(4)} -pin  "ACC1:acc#92" {Z(4)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#92.itm}
load net {ACC1:acc#92.itm(5)} -pin  "ACC1:acc#92" {Z(5)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#92.itm}
load net {ACC1:acc#92.itm(6)} -pin  "ACC1:acc#92" {Z(6)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#92.itm}
load net {ACC1:acc#92.itm(7)} -pin  "ACC1:acc#92" {Z(7)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#92.itm}
load net {ACC1:acc#92.itm(8)} -pin  "ACC1:acc#92" {Z(8)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#92.itm}
load net {ACC1:acc#92.itm(9)} -pin  "ACC1:acc#92" {Z(9)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#92.itm}
load net {ACC1:acc#92.itm(10)} -pin  "ACC1:acc#92" {Z(10)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#92.itm}
load net {ACC1:acc#92.itm(11)} -pin  "ACC1:acc#92" {Z(11)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#92.itm}
load inst "ACC1:acc#97" "add(12,0,12,0,13)" "INTERFACE" -attr xrf 2387 -attr oid 434 -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#97} -attr area 13.223846 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(12,0,12,0,13)"
load net {ACC1:acc#93.itm(0)} -pin  "ACC1:acc#97" {A(0)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#93.itm}
load net {ACC1:acc#93.itm(1)} -pin  "ACC1:acc#97" {A(1)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#93.itm}
load net {ACC1:acc#93.itm(2)} -pin  "ACC1:acc#97" {A(2)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#93.itm}
load net {ACC1:acc#93.itm(3)} -pin  "ACC1:acc#97" {A(3)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#93.itm}
load net {ACC1:acc#93.itm(4)} -pin  "ACC1:acc#97" {A(4)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#93.itm}
load net {ACC1:acc#93.itm(5)} -pin  "ACC1:acc#97" {A(5)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#93.itm}
load net {ACC1:acc#93.itm(6)} -pin  "ACC1:acc#97" {A(6)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#93.itm}
load net {ACC1:acc#93.itm(7)} -pin  "ACC1:acc#97" {A(7)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#93.itm}
load net {ACC1:acc#93.itm(8)} -pin  "ACC1:acc#97" {A(8)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#93.itm}
load net {ACC1:acc#93.itm(9)} -pin  "ACC1:acc#97" {A(9)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#93.itm}
load net {ACC1:acc#93.itm(10)} -pin  "ACC1:acc#97" {A(10)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#93.itm}
load net {ACC1:acc#93.itm(11)} -pin  "ACC1:acc#97" {A(11)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#93.itm}
load net {ACC1:acc#92.itm(0)} -pin  "ACC1:acc#97" {B(0)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#92.itm}
load net {ACC1:acc#92.itm(1)} -pin  "ACC1:acc#97" {B(1)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#92.itm}
load net {ACC1:acc#92.itm(2)} -pin  "ACC1:acc#97" {B(2)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#92.itm}
load net {ACC1:acc#92.itm(3)} -pin  "ACC1:acc#97" {B(3)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#92.itm}
load net {ACC1:acc#92.itm(4)} -pin  "ACC1:acc#97" {B(4)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#92.itm}
load net {ACC1:acc#92.itm(5)} -pin  "ACC1:acc#97" {B(5)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#92.itm}
load net {ACC1:acc#92.itm(6)} -pin  "ACC1:acc#97" {B(6)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#92.itm}
load net {ACC1:acc#92.itm(7)} -pin  "ACC1:acc#97" {B(7)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#92.itm}
load net {ACC1:acc#92.itm(8)} -pin  "ACC1:acc#97" {B(8)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#92.itm}
load net {ACC1:acc#92.itm(9)} -pin  "ACC1:acc#97" {B(9)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#92.itm}
load net {ACC1:acc#92.itm(10)} -pin  "ACC1:acc#97" {B(10)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#92.itm}
load net {ACC1:acc#92.itm(11)} -pin  "ACC1:acc#97" {B(11)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#92.itm}
load net {ACC1:acc#97.itm(0)} -pin  "ACC1:acc#97" {Z(0)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#97.itm}
load net {ACC1:acc#97.itm(1)} -pin  "ACC1:acc#97" {Z(1)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#97.itm}
load net {ACC1:acc#97.itm(2)} -pin  "ACC1:acc#97" {Z(2)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#97.itm}
load net {ACC1:acc#97.itm(3)} -pin  "ACC1:acc#97" {Z(3)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#97.itm}
load net {ACC1:acc#97.itm(4)} -pin  "ACC1:acc#97" {Z(4)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#97.itm}
load net {ACC1:acc#97.itm(5)} -pin  "ACC1:acc#97" {Z(5)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#97.itm}
load net {ACC1:acc#97.itm(6)} -pin  "ACC1:acc#97" {Z(6)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#97.itm}
load net {ACC1:acc#97.itm(7)} -pin  "ACC1:acc#97" {Z(7)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#97.itm}
load net {ACC1:acc#97.itm(8)} -pin  "ACC1:acc#97" {Z(8)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#97.itm}
load net {ACC1:acc#97.itm(9)} -pin  "ACC1:acc#97" {Z(9)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#97.itm}
load net {ACC1:acc#97.itm(10)} -pin  "ACC1:acc#97" {Z(10)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#97.itm}
load net {ACC1:acc#97.itm(11)} -pin  "ACC1:acc#97" {Z(11)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#97.itm}
load net {ACC1:acc#97.itm(12)} -pin  "ACC1:acc#97" {Z(12)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#97.itm}
load inst "ACC1:acc#81" "add(10,0,10,0,11)" "INTERFACE" -attr xrf 2388 -attr oid 435 -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#81} -attr area 11.241230 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(10,0,10,0,11)"
load net {reg(regs.regs(3).sva#1).cse(120)} -pin  "ACC1:acc#81" {A(0)} -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(regs.regs(3).sva#1)#4.itm}
load net {reg(regs.regs(3).sva#1).cse(121)} -pin  "ACC1:acc#81" {A(1)} -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(regs.regs(3).sva#1)#4.itm}
load net {reg(regs.regs(3).sva#1).cse(122)} -pin  "ACC1:acc#81" {A(2)} -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(regs.regs(3).sva#1)#4.itm}
load net {reg(regs.regs(3).sva#1).cse(123)} -pin  "ACC1:acc#81" {A(3)} -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(regs.regs(3).sva#1)#4.itm}
load net {reg(regs.regs(3).sva#1).cse(124)} -pin  "ACC1:acc#81" {A(4)} -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(regs.regs(3).sva#1)#4.itm}
load net {reg(regs.regs(3).sva#1).cse(125)} -pin  "ACC1:acc#81" {A(5)} -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(regs.regs(3).sva#1)#4.itm}
load net {reg(regs.regs(3).sva#1).cse(126)} -pin  "ACC1:acc#81" {A(6)} -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(regs.regs(3).sva#1)#4.itm}
load net {reg(regs.regs(3).sva#1).cse(127)} -pin  "ACC1:acc#81" {A(7)} -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(regs.regs(3).sva#1)#4.itm}
load net {reg(regs.regs(3).sva#1).cse(128)} -pin  "ACC1:acc#81" {A(8)} -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(regs.regs(3).sva#1)#4.itm}
load net {reg(regs.regs(3).sva#1).cse(129)} -pin  "ACC1:acc#81" {A(9)} -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(regs.regs(3).sva#1)#4.itm}
load net {regs.regs:slc(regs.regs(4))#10.itm(0)} -pin  "ACC1:acc#81" {B(0)} -attr vt d -attr @path {/mean_vga/mean_vga:core/regs.regs:slc(regs.regs(4))#10.itm}
load net {regs.regs:slc(regs.regs(4))#10.itm(1)} -pin  "ACC1:acc#81" {B(1)} -attr vt d -attr @path {/mean_vga/mean_vga:core/regs.regs:slc(regs.regs(4))#10.itm}
load net {regs.regs:slc(regs.regs(4))#10.itm(2)} -pin  "ACC1:acc#81" {B(2)} -attr vt d -attr @path {/mean_vga/mean_vga:core/regs.regs:slc(regs.regs(4))#10.itm}
load net {regs.regs:slc(regs.regs(4))#10.itm(3)} -pin  "ACC1:acc#81" {B(3)} -attr vt d -attr @path {/mean_vga/mean_vga:core/regs.regs:slc(regs.regs(4))#10.itm}
load net {regs.regs:slc(regs.regs(4))#10.itm(4)} -pin  "ACC1:acc#81" {B(4)} -attr vt d -attr @path {/mean_vga/mean_vga:core/regs.regs:slc(regs.regs(4))#10.itm}
load net {regs.regs:slc(regs.regs(4))#10.itm(5)} -pin  "ACC1:acc#81" {B(5)} -attr vt d -attr @path {/mean_vga/mean_vga:core/regs.regs:slc(regs.regs(4))#10.itm}
load net {regs.regs:slc(regs.regs(4))#10.itm(6)} -pin  "ACC1:acc#81" {B(6)} -attr vt d -attr @path {/mean_vga/mean_vga:core/regs.regs:slc(regs.regs(4))#10.itm}
load net {regs.regs:slc(regs.regs(4))#10.itm(7)} -pin  "ACC1:acc#81" {B(7)} -attr vt d -attr @path {/mean_vga/mean_vga:core/regs.regs:slc(regs.regs(4))#10.itm}
load net {regs.regs:slc(regs.regs(4))#10.itm(8)} -pin  "ACC1:acc#81" {B(8)} -attr vt d -attr @path {/mean_vga/mean_vga:core/regs.regs:slc(regs.regs(4))#10.itm}
load net {regs.regs:slc(regs.regs(4))#10.itm(9)} -pin  "ACC1:acc#81" {B(9)} -attr vt d -attr @path {/mean_vga/mean_vga:core/regs.regs:slc(regs.regs(4))#10.itm}
load net {ACC1:acc#81.itm(0)} -pin  "ACC1:acc#81" {Z(0)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#81.itm}
load net {ACC1:acc#81.itm(1)} -pin  "ACC1:acc#81" {Z(1)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#81.itm}
load net {ACC1:acc#81.itm(2)} -pin  "ACC1:acc#81" {Z(2)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#81.itm}
load net {ACC1:acc#81.itm(3)} -pin  "ACC1:acc#81" {Z(3)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#81.itm}
load net {ACC1:acc#81.itm(4)} -pin  "ACC1:acc#81" {Z(4)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#81.itm}
load net {ACC1:acc#81.itm(5)} -pin  "ACC1:acc#81" {Z(5)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#81.itm}
load net {ACC1:acc#81.itm(6)} -pin  "ACC1:acc#81" {Z(6)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#81.itm}
load net {ACC1:acc#81.itm(7)} -pin  "ACC1:acc#81" {Z(7)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#81.itm}
load net {ACC1:acc#81.itm(8)} -pin  "ACC1:acc#81" {Z(8)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#81.itm}
load net {ACC1:acc#81.itm(9)} -pin  "ACC1:acc#81" {Z(9)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#81.itm}
load net {ACC1:acc#81.itm(10)} -pin  "ACC1:acc#81" {Z(10)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#81.itm}
load inst "ACC1:acc#80" "add(10,0,10,0,11)" "INTERFACE" -attr xrf 2389 -attr oid 436 -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#80} -attr area 11.241230 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(10,0,10,0,11)"
load net {regs.regs:slc(regs.regs(4))#11.itm(0)} -pin  "ACC1:acc#80" {A(0)} -attr vt d -attr @path {/mean_vga/mean_vga:core/regs.regs:slc(regs.regs(4))#11.itm}
load net {regs.regs:slc(regs.regs(4))#11.itm(1)} -pin  "ACC1:acc#80" {A(1)} -attr vt d -attr @path {/mean_vga/mean_vga:core/regs.regs:slc(regs.regs(4))#11.itm}
load net {regs.regs:slc(regs.regs(4))#11.itm(2)} -pin  "ACC1:acc#80" {A(2)} -attr vt d -attr @path {/mean_vga/mean_vga:core/regs.regs:slc(regs.regs(4))#11.itm}
load net {regs.regs:slc(regs.regs(4))#11.itm(3)} -pin  "ACC1:acc#80" {A(3)} -attr vt d -attr @path {/mean_vga/mean_vga:core/regs.regs:slc(regs.regs(4))#11.itm}
load net {regs.regs:slc(regs.regs(4))#11.itm(4)} -pin  "ACC1:acc#80" {A(4)} -attr vt d -attr @path {/mean_vga/mean_vga:core/regs.regs:slc(regs.regs(4))#11.itm}
load net {regs.regs:slc(regs.regs(4))#11.itm(5)} -pin  "ACC1:acc#80" {A(5)} -attr vt d -attr @path {/mean_vga/mean_vga:core/regs.regs:slc(regs.regs(4))#11.itm}
load net {regs.regs:slc(regs.regs(4))#11.itm(6)} -pin  "ACC1:acc#80" {A(6)} -attr vt d -attr @path {/mean_vga/mean_vga:core/regs.regs:slc(regs.regs(4))#11.itm}
load net {regs.regs:slc(regs.regs(4))#11.itm(7)} -pin  "ACC1:acc#80" {A(7)} -attr vt d -attr @path {/mean_vga/mean_vga:core/regs.regs:slc(regs.regs(4))#11.itm}
load net {regs.regs:slc(regs.regs(4))#11.itm(8)} -pin  "ACC1:acc#80" {A(8)} -attr vt d -attr @path {/mean_vga/mean_vga:core/regs.regs:slc(regs.regs(4))#11.itm}
load net {regs.regs:slc(regs.regs(4))#11.itm(9)} -pin  "ACC1:acc#80" {A(9)} -attr vt d -attr @path {/mean_vga/mean_vga:core/regs.regs:slc(regs.regs(4))#11.itm}
load net {regs.regs:slc(regs.regs(4))#12.itm(0)} -pin  "ACC1:acc#80" {B(0)} -attr vt d -attr @path {/mean_vga/mean_vga:core/regs.regs:slc(regs.regs(4))#12.itm}
load net {regs.regs:slc(regs.regs(4))#12.itm(1)} -pin  "ACC1:acc#80" {B(1)} -attr vt d -attr @path {/mean_vga/mean_vga:core/regs.regs:slc(regs.regs(4))#12.itm}
load net {regs.regs:slc(regs.regs(4))#12.itm(2)} -pin  "ACC1:acc#80" {B(2)} -attr vt d -attr @path {/mean_vga/mean_vga:core/regs.regs:slc(regs.regs(4))#12.itm}
load net {regs.regs:slc(regs.regs(4))#12.itm(3)} -pin  "ACC1:acc#80" {B(3)} -attr vt d -attr @path {/mean_vga/mean_vga:core/regs.regs:slc(regs.regs(4))#12.itm}
load net {regs.regs:slc(regs.regs(4))#12.itm(4)} -pin  "ACC1:acc#80" {B(4)} -attr vt d -attr @path {/mean_vga/mean_vga:core/regs.regs:slc(regs.regs(4))#12.itm}
load net {regs.regs:slc(regs.regs(4))#12.itm(5)} -pin  "ACC1:acc#80" {B(5)} -attr vt d -attr @path {/mean_vga/mean_vga:core/regs.regs:slc(regs.regs(4))#12.itm}
load net {regs.regs:slc(regs.regs(4))#12.itm(6)} -pin  "ACC1:acc#80" {B(6)} -attr vt d -attr @path {/mean_vga/mean_vga:core/regs.regs:slc(regs.regs(4))#12.itm}
load net {regs.regs:slc(regs.regs(4))#12.itm(7)} -pin  "ACC1:acc#80" {B(7)} -attr vt d -attr @path {/mean_vga/mean_vga:core/regs.regs:slc(regs.regs(4))#12.itm}
load net {regs.regs:slc(regs.regs(4))#12.itm(8)} -pin  "ACC1:acc#80" {B(8)} -attr vt d -attr @path {/mean_vga/mean_vga:core/regs.regs:slc(regs.regs(4))#12.itm}
load net {regs.regs:slc(regs.regs(4))#12.itm(9)} -pin  "ACC1:acc#80" {B(9)} -attr vt d -attr @path {/mean_vga/mean_vga:core/regs.regs:slc(regs.regs(4))#12.itm}
load net {ACC1:acc#80.itm(0)} -pin  "ACC1:acc#80" {Z(0)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#80.itm}
load net {ACC1:acc#80.itm(1)} -pin  "ACC1:acc#80" {Z(1)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#80.itm}
load net {ACC1:acc#80.itm(2)} -pin  "ACC1:acc#80" {Z(2)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#80.itm}
load net {ACC1:acc#80.itm(3)} -pin  "ACC1:acc#80" {Z(3)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#80.itm}
load net {ACC1:acc#80.itm(4)} -pin  "ACC1:acc#80" {Z(4)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#80.itm}
load net {ACC1:acc#80.itm(5)} -pin  "ACC1:acc#80" {Z(5)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#80.itm}
load net {ACC1:acc#80.itm(6)} -pin  "ACC1:acc#80" {Z(6)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#80.itm}
load net {ACC1:acc#80.itm(7)} -pin  "ACC1:acc#80" {Z(7)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#80.itm}
load net {ACC1:acc#80.itm(8)} -pin  "ACC1:acc#80" {Z(8)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#80.itm}
load net {ACC1:acc#80.itm(9)} -pin  "ACC1:acc#80" {Z(9)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#80.itm}
load net {ACC1:acc#80.itm(10)} -pin  "ACC1:acc#80" {Z(10)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#80.itm}
load inst "ACC1:acc#91" "add(11,0,11,0,12)" "INTERFACE" -attr xrf 2390 -attr oid 437 -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#91} -attr area 12.232538 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(11,0,11,0,12)"
load net {ACC1:acc#81.itm(0)} -pin  "ACC1:acc#91" {A(0)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#81.itm}
load net {ACC1:acc#81.itm(1)} -pin  "ACC1:acc#91" {A(1)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#81.itm}
load net {ACC1:acc#81.itm(2)} -pin  "ACC1:acc#91" {A(2)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#81.itm}
load net {ACC1:acc#81.itm(3)} -pin  "ACC1:acc#91" {A(3)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#81.itm}
load net {ACC1:acc#81.itm(4)} -pin  "ACC1:acc#91" {A(4)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#81.itm}
load net {ACC1:acc#81.itm(5)} -pin  "ACC1:acc#91" {A(5)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#81.itm}
load net {ACC1:acc#81.itm(6)} -pin  "ACC1:acc#91" {A(6)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#81.itm}
load net {ACC1:acc#81.itm(7)} -pin  "ACC1:acc#91" {A(7)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#81.itm}
load net {ACC1:acc#81.itm(8)} -pin  "ACC1:acc#91" {A(8)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#81.itm}
load net {ACC1:acc#81.itm(9)} -pin  "ACC1:acc#91" {A(9)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#81.itm}
load net {ACC1:acc#81.itm(10)} -pin  "ACC1:acc#91" {A(10)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#81.itm}
load net {ACC1:acc#80.itm(0)} -pin  "ACC1:acc#91" {B(0)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#80.itm}
load net {ACC1:acc#80.itm(1)} -pin  "ACC1:acc#91" {B(1)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#80.itm}
load net {ACC1:acc#80.itm(2)} -pin  "ACC1:acc#91" {B(2)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#80.itm}
load net {ACC1:acc#80.itm(3)} -pin  "ACC1:acc#91" {B(3)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#80.itm}
load net {ACC1:acc#80.itm(4)} -pin  "ACC1:acc#91" {B(4)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#80.itm}
load net {ACC1:acc#80.itm(5)} -pin  "ACC1:acc#91" {B(5)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#80.itm}
load net {ACC1:acc#80.itm(6)} -pin  "ACC1:acc#91" {B(6)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#80.itm}
load net {ACC1:acc#80.itm(7)} -pin  "ACC1:acc#91" {B(7)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#80.itm}
load net {ACC1:acc#80.itm(8)} -pin  "ACC1:acc#91" {B(8)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#80.itm}
load net {ACC1:acc#80.itm(9)} -pin  "ACC1:acc#91" {B(9)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#80.itm}
load net {ACC1:acc#80.itm(10)} -pin  "ACC1:acc#91" {B(10)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#80.itm}
load net {ACC1:acc#91.itm(0)} -pin  "ACC1:acc#91" {Z(0)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#91.itm}
load net {ACC1:acc#91.itm(1)} -pin  "ACC1:acc#91" {Z(1)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#91.itm}
load net {ACC1:acc#91.itm(2)} -pin  "ACC1:acc#91" {Z(2)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#91.itm}
load net {ACC1:acc#91.itm(3)} -pin  "ACC1:acc#91" {Z(3)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#91.itm}
load net {ACC1:acc#91.itm(4)} -pin  "ACC1:acc#91" {Z(4)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#91.itm}
load net {ACC1:acc#91.itm(5)} -pin  "ACC1:acc#91" {Z(5)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#91.itm}
load net {ACC1:acc#91.itm(6)} -pin  "ACC1:acc#91" {Z(6)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#91.itm}
load net {ACC1:acc#91.itm(7)} -pin  "ACC1:acc#91" {Z(7)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#91.itm}
load net {ACC1:acc#91.itm(8)} -pin  "ACC1:acc#91" {Z(8)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#91.itm}
load net {ACC1:acc#91.itm(9)} -pin  "ACC1:acc#91" {Z(9)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#91.itm}
load net {ACC1:acc#91.itm(10)} -pin  "ACC1:acc#91" {Z(10)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#91.itm}
load net {ACC1:acc#91.itm(11)} -pin  "ACC1:acc#91" {Z(11)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#91.itm}
load inst "ACC1:acc#79" "add(10,0,10,0,11)" "INTERFACE" -attr xrf 2391 -attr oid 438 -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#79} -attr area 11.241230 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(10,0,10,0,11)"
load net {regs.regs:slc(regs.regs(4))#13.itm(0)} -pin  "ACC1:acc#79" {A(0)} -attr vt d -attr @path {/mean_vga/mean_vga:core/regs.regs:slc(regs.regs(4))#13.itm}
load net {regs.regs:slc(regs.regs(4))#13.itm(1)} -pin  "ACC1:acc#79" {A(1)} -attr vt d -attr @path {/mean_vga/mean_vga:core/regs.regs:slc(regs.regs(4))#13.itm}
load net {regs.regs:slc(regs.regs(4))#13.itm(2)} -pin  "ACC1:acc#79" {A(2)} -attr vt d -attr @path {/mean_vga/mean_vga:core/regs.regs:slc(regs.regs(4))#13.itm}
load net {regs.regs:slc(regs.regs(4))#13.itm(3)} -pin  "ACC1:acc#79" {A(3)} -attr vt d -attr @path {/mean_vga/mean_vga:core/regs.regs:slc(regs.regs(4))#13.itm}
load net {regs.regs:slc(regs.regs(4))#13.itm(4)} -pin  "ACC1:acc#79" {A(4)} -attr vt d -attr @path {/mean_vga/mean_vga:core/regs.regs:slc(regs.regs(4))#13.itm}
load net {regs.regs:slc(regs.regs(4))#13.itm(5)} -pin  "ACC1:acc#79" {A(5)} -attr vt d -attr @path {/mean_vga/mean_vga:core/regs.regs:slc(regs.regs(4))#13.itm}
load net {regs.regs:slc(regs.regs(4))#13.itm(6)} -pin  "ACC1:acc#79" {A(6)} -attr vt d -attr @path {/mean_vga/mean_vga:core/regs.regs:slc(regs.regs(4))#13.itm}
load net {regs.regs:slc(regs.regs(4))#13.itm(7)} -pin  "ACC1:acc#79" {A(7)} -attr vt d -attr @path {/mean_vga/mean_vga:core/regs.regs:slc(regs.regs(4))#13.itm}
load net {regs.regs:slc(regs.regs(4))#13.itm(8)} -pin  "ACC1:acc#79" {A(8)} -attr vt d -attr @path {/mean_vga/mean_vga:core/regs.regs:slc(regs.regs(4))#13.itm}
load net {regs.regs:slc(regs.regs(4))#13.itm(9)} -pin  "ACC1:acc#79" {A(9)} -attr vt d -attr @path {/mean_vga/mean_vga:core/regs.regs:slc(regs.regs(4))#13.itm}
load net {regs.regs:slc(regs.regs(4))#14.itm(0)} -pin  "ACC1:acc#79" {B(0)} -attr vt d -attr @path {/mean_vga/mean_vga:core/regs.regs:slc(regs.regs(4))#14.itm}
load net {regs.regs:slc(regs.regs(4))#14.itm(1)} -pin  "ACC1:acc#79" {B(1)} -attr vt d -attr @path {/mean_vga/mean_vga:core/regs.regs:slc(regs.regs(4))#14.itm}
load net {regs.regs:slc(regs.regs(4))#14.itm(2)} -pin  "ACC1:acc#79" {B(2)} -attr vt d -attr @path {/mean_vga/mean_vga:core/regs.regs:slc(regs.regs(4))#14.itm}
load net {regs.regs:slc(regs.regs(4))#14.itm(3)} -pin  "ACC1:acc#79" {B(3)} -attr vt d -attr @path {/mean_vga/mean_vga:core/regs.regs:slc(regs.regs(4))#14.itm}
load net {regs.regs:slc(regs.regs(4))#14.itm(4)} -pin  "ACC1:acc#79" {B(4)} -attr vt d -attr @path {/mean_vga/mean_vga:core/regs.regs:slc(regs.regs(4))#14.itm}
load net {regs.regs:slc(regs.regs(4))#14.itm(5)} -pin  "ACC1:acc#79" {B(5)} -attr vt d -attr @path {/mean_vga/mean_vga:core/regs.regs:slc(regs.regs(4))#14.itm}
load net {regs.regs:slc(regs.regs(4))#14.itm(6)} -pin  "ACC1:acc#79" {B(6)} -attr vt d -attr @path {/mean_vga/mean_vga:core/regs.regs:slc(regs.regs(4))#14.itm}
load net {regs.regs:slc(regs.regs(4))#14.itm(7)} -pin  "ACC1:acc#79" {B(7)} -attr vt d -attr @path {/mean_vga/mean_vga:core/regs.regs:slc(regs.regs(4))#14.itm}
load net {regs.regs:slc(regs.regs(4))#14.itm(8)} -pin  "ACC1:acc#79" {B(8)} -attr vt d -attr @path {/mean_vga/mean_vga:core/regs.regs:slc(regs.regs(4))#14.itm}
load net {regs.regs:slc(regs.regs(4))#14.itm(9)} -pin  "ACC1:acc#79" {B(9)} -attr vt d -attr @path {/mean_vga/mean_vga:core/regs.regs:slc(regs.regs(4))#14.itm}
load net {ACC1:acc#79.itm(0)} -pin  "ACC1:acc#79" {Z(0)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#79.itm}
load net {ACC1:acc#79.itm(1)} -pin  "ACC1:acc#79" {Z(1)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#79.itm}
load net {ACC1:acc#79.itm(2)} -pin  "ACC1:acc#79" {Z(2)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#79.itm}
load net {ACC1:acc#79.itm(3)} -pin  "ACC1:acc#79" {Z(3)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#79.itm}
load net {ACC1:acc#79.itm(4)} -pin  "ACC1:acc#79" {Z(4)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#79.itm}
load net {ACC1:acc#79.itm(5)} -pin  "ACC1:acc#79" {Z(5)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#79.itm}
load net {ACC1:acc#79.itm(6)} -pin  "ACC1:acc#79" {Z(6)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#79.itm}
load net {ACC1:acc#79.itm(7)} -pin  "ACC1:acc#79" {Z(7)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#79.itm}
load net {ACC1:acc#79.itm(8)} -pin  "ACC1:acc#79" {Z(8)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#79.itm}
load net {ACC1:acc#79.itm(9)} -pin  "ACC1:acc#79" {Z(9)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#79.itm}
load net {ACC1:acc#79.itm(10)} -pin  "ACC1:acc#79" {Z(10)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#79.itm}
load inst "ACC1:acc#78" "add(10,0,10,0,11)" "INTERFACE" -attr xrf 2392 -attr oid 439 -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#78} -attr area 11.241230 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(10,0,10,0,11)"
load net {vin:rsc:mgc_in_wire.d(0)} -pin  "ACC1:acc#78" {A(0)} -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(vin:rsc:mgc_in_wire.d).itm}
load net {vin:rsc:mgc_in_wire.d(1)} -pin  "ACC1:acc#78" {A(1)} -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(vin:rsc:mgc_in_wire.d).itm}
load net {vin:rsc:mgc_in_wire.d(2)} -pin  "ACC1:acc#78" {A(2)} -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(vin:rsc:mgc_in_wire.d).itm}
load net {vin:rsc:mgc_in_wire.d(3)} -pin  "ACC1:acc#78" {A(3)} -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(vin:rsc:mgc_in_wire.d).itm}
load net {vin:rsc:mgc_in_wire.d(4)} -pin  "ACC1:acc#78" {A(4)} -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(vin:rsc:mgc_in_wire.d).itm}
load net {vin:rsc:mgc_in_wire.d(5)} -pin  "ACC1:acc#78" {A(5)} -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(vin:rsc:mgc_in_wire.d).itm}
load net {vin:rsc:mgc_in_wire.d(6)} -pin  "ACC1:acc#78" {A(6)} -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(vin:rsc:mgc_in_wire.d).itm}
load net {vin:rsc:mgc_in_wire.d(7)} -pin  "ACC1:acc#78" {A(7)} -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(vin:rsc:mgc_in_wire.d).itm}
load net {vin:rsc:mgc_in_wire.d(8)} -pin  "ACC1:acc#78" {A(8)} -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(vin:rsc:mgc_in_wire.d).itm}
load net {vin:rsc:mgc_in_wire.d(9)} -pin  "ACC1:acc#78" {A(9)} -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(vin:rsc:mgc_in_wire.d).itm}
load net {vin:rsc:mgc_in_wire.d(60)} -pin  "ACC1:acc#78" {B(0)} -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(vin:rsc:mgc_in_wire.d)#1.itm}
load net {vin:rsc:mgc_in_wire.d(61)} -pin  "ACC1:acc#78" {B(1)} -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(vin:rsc:mgc_in_wire.d)#1.itm}
load net {vin:rsc:mgc_in_wire.d(62)} -pin  "ACC1:acc#78" {B(2)} -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(vin:rsc:mgc_in_wire.d)#1.itm}
load net {vin:rsc:mgc_in_wire.d(63)} -pin  "ACC1:acc#78" {B(3)} -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(vin:rsc:mgc_in_wire.d)#1.itm}
load net {vin:rsc:mgc_in_wire.d(64)} -pin  "ACC1:acc#78" {B(4)} -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(vin:rsc:mgc_in_wire.d)#1.itm}
load net {vin:rsc:mgc_in_wire.d(65)} -pin  "ACC1:acc#78" {B(5)} -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(vin:rsc:mgc_in_wire.d)#1.itm}
load net {vin:rsc:mgc_in_wire.d(66)} -pin  "ACC1:acc#78" {B(6)} -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(vin:rsc:mgc_in_wire.d)#1.itm}
load net {vin:rsc:mgc_in_wire.d(67)} -pin  "ACC1:acc#78" {B(7)} -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(vin:rsc:mgc_in_wire.d)#1.itm}
load net {vin:rsc:mgc_in_wire.d(68)} -pin  "ACC1:acc#78" {B(8)} -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(vin:rsc:mgc_in_wire.d)#1.itm}
load net {vin:rsc:mgc_in_wire.d(69)} -pin  "ACC1:acc#78" {B(9)} -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(vin:rsc:mgc_in_wire.d)#1.itm}
load net {ACC1:acc#78.itm(0)} -pin  "ACC1:acc#78" {Z(0)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#78.itm}
load net {ACC1:acc#78.itm(1)} -pin  "ACC1:acc#78" {Z(1)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#78.itm}
load net {ACC1:acc#78.itm(2)} -pin  "ACC1:acc#78" {Z(2)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#78.itm}
load net {ACC1:acc#78.itm(3)} -pin  "ACC1:acc#78" {Z(3)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#78.itm}
load net {ACC1:acc#78.itm(4)} -pin  "ACC1:acc#78" {Z(4)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#78.itm}
load net {ACC1:acc#78.itm(5)} -pin  "ACC1:acc#78" {Z(5)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#78.itm}
load net {ACC1:acc#78.itm(6)} -pin  "ACC1:acc#78" {Z(6)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#78.itm}
load net {ACC1:acc#78.itm(7)} -pin  "ACC1:acc#78" {Z(7)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#78.itm}
load net {ACC1:acc#78.itm(8)} -pin  "ACC1:acc#78" {Z(8)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#78.itm}
load net {ACC1:acc#78.itm(9)} -pin  "ACC1:acc#78" {Z(9)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#78.itm}
load net {ACC1:acc#78.itm(10)} -pin  "ACC1:acc#78" {Z(10)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#78.itm}
load inst "ACC1:acc#90" "add(11,0,11,0,12)" "INTERFACE" -attr xrf 2393 -attr oid 440 -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#90} -attr area 12.232538 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(11,0,11,0,12)"
load net {ACC1:acc#79.itm(0)} -pin  "ACC1:acc#90" {A(0)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#79.itm}
load net {ACC1:acc#79.itm(1)} -pin  "ACC1:acc#90" {A(1)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#79.itm}
load net {ACC1:acc#79.itm(2)} -pin  "ACC1:acc#90" {A(2)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#79.itm}
load net {ACC1:acc#79.itm(3)} -pin  "ACC1:acc#90" {A(3)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#79.itm}
load net {ACC1:acc#79.itm(4)} -pin  "ACC1:acc#90" {A(4)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#79.itm}
load net {ACC1:acc#79.itm(5)} -pin  "ACC1:acc#90" {A(5)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#79.itm}
load net {ACC1:acc#79.itm(6)} -pin  "ACC1:acc#90" {A(6)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#79.itm}
load net {ACC1:acc#79.itm(7)} -pin  "ACC1:acc#90" {A(7)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#79.itm}
load net {ACC1:acc#79.itm(8)} -pin  "ACC1:acc#90" {A(8)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#79.itm}
load net {ACC1:acc#79.itm(9)} -pin  "ACC1:acc#90" {A(9)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#79.itm}
load net {ACC1:acc#79.itm(10)} -pin  "ACC1:acc#90" {A(10)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#79.itm}
load net {ACC1:acc#78.itm(0)} -pin  "ACC1:acc#90" {B(0)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#78.itm}
load net {ACC1:acc#78.itm(1)} -pin  "ACC1:acc#90" {B(1)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#78.itm}
load net {ACC1:acc#78.itm(2)} -pin  "ACC1:acc#90" {B(2)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#78.itm}
load net {ACC1:acc#78.itm(3)} -pin  "ACC1:acc#90" {B(3)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#78.itm}
load net {ACC1:acc#78.itm(4)} -pin  "ACC1:acc#90" {B(4)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#78.itm}
load net {ACC1:acc#78.itm(5)} -pin  "ACC1:acc#90" {B(5)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#78.itm}
load net {ACC1:acc#78.itm(6)} -pin  "ACC1:acc#90" {B(6)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#78.itm}
load net {ACC1:acc#78.itm(7)} -pin  "ACC1:acc#90" {B(7)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#78.itm}
load net {ACC1:acc#78.itm(8)} -pin  "ACC1:acc#90" {B(8)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#78.itm}
load net {ACC1:acc#78.itm(9)} -pin  "ACC1:acc#90" {B(9)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#78.itm}
load net {ACC1:acc#78.itm(10)} -pin  "ACC1:acc#90" {B(10)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#78.itm}
load net {ACC1:acc#90.itm(0)} -pin  "ACC1:acc#90" {Z(0)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#90.itm}
load net {ACC1:acc#90.itm(1)} -pin  "ACC1:acc#90" {Z(1)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#90.itm}
load net {ACC1:acc#90.itm(2)} -pin  "ACC1:acc#90" {Z(2)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#90.itm}
load net {ACC1:acc#90.itm(3)} -pin  "ACC1:acc#90" {Z(3)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#90.itm}
load net {ACC1:acc#90.itm(4)} -pin  "ACC1:acc#90" {Z(4)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#90.itm}
load net {ACC1:acc#90.itm(5)} -pin  "ACC1:acc#90" {Z(5)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#90.itm}
load net {ACC1:acc#90.itm(6)} -pin  "ACC1:acc#90" {Z(6)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#90.itm}
load net {ACC1:acc#90.itm(7)} -pin  "ACC1:acc#90" {Z(7)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#90.itm}
load net {ACC1:acc#90.itm(8)} -pin  "ACC1:acc#90" {Z(8)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#90.itm}
load net {ACC1:acc#90.itm(9)} -pin  "ACC1:acc#90" {Z(9)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#90.itm}
load net {ACC1:acc#90.itm(10)} -pin  "ACC1:acc#90" {Z(10)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#90.itm}
load net {ACC1:acc#90.itm(11)} -pin  "ACC1:acc#90" {Z(11)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#90.itm}
load inst "ACC1:acc#96" "add(12,0,12,0,13)" "INTERFACE" -attr xrf 2394 -attr oid 441 -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#96} -attr area 13.223846 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(12,0,12,0,13)"
load net {ACC1:acc#91.itm(0)} -pin  "ACC1:acc#96" {A(0)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#91.itm}
load net {ACC1:acc#91.itm(1)} -pin  "ACC1:acc#96" {A(1)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#91.itm}
load net {ACC1:acc#91.itm(2)} -pin  "ACC1:acc#96" {A(2)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#91.itm}
load net {ACC1:acc#91.itm(3)} -pin  "ACC1:acc#96" {A(3)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#91.itm}
load net {ACC1:acc#91.itm(4)} -pin  "ACC1:acc#96" {A(4)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#91.itm}
load net {ACC1:acc#91.itm(5)} -pin  "ACC1:acc#96" {A(5)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#91.itm}
load net {ACC1:acc#91.itm(6)} -pin  "ACC1:acc#96" {A(6)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#91.itm}
load net {ACC1:acc#91.itm(7)} -pin  "ACC1:acc#96" {A(7)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#91.itm}
load net {ACC1:acc#91.itm(8)} -pin  "ACC1:acc#96" {A(8)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#91.itm}
load net {ACC1:acc#91.itm(9)} -pin  "ACC1:acc#96" {A(9)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#91.itm}
load net {ACC1:acc#91.itm(10)} -pin  "ACC1:acc#96" {A(10)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#91.itm}
load net {ACC1:acc#91.itm(11)} -pin  "ACC1:acc#96" {A(11)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#91.itm}
load net {ACC1:acc#90.itm(0)} -pin  "ACC1:acc#96" {B(0)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#90.itm}
load net {ACC1:acc#90.itm(1)} -pin  "ACC1:acc#96" {B(1)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#90.itm}
load net {ACC1:acc#90.itm(2)} -pin  "ACC1:acc#96" {B(2)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#90.itm}
load net {ACC1:acc#90.itm(3)} -pin  "ACC1:acc#96" {B(3)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#90.itm}
load net {ACC1:acc#90.itm(4)} -pin  "ACC1:acc#96" {B(4)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#90.itm}
load net {ACC1:acc#90.itm(5)} -pin  "ACC1:acc#96" {B(5)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#90.itm}
load net {ACC1:acc#90.itm(6)} -pin  "ACC1:acc#96" {B(6)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#90.itm}
load net {ACC1:acc#90.itm(7)} -pin  "ACC1:acc#96" {B(7)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#90.itm}
load net {ACC1:acc#90.itm(8)} -pin  "ACC1:acc#96" {B(8)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#90.itm}
load net {ACC1:acc#90.itm(9)} -pin  "ACC1:acc#96" {B(9)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#90.itm}
load net {ACC1:acc#90.itm(10)} -pin  "ACC1:acc#96" {B(10)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#90.itm}
load net {ACC1:acc#90.itm(11)} -pin  "ACC1:acc#96" {B(11)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#90.itm}
load net {ACC1:acc#96.itm(0)} -pin  "ACC1:acc#96" {Z(0)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#96.itm}
load net {ACC1:acc#96.itm(1)} -pin  "ACC1:acc#96" {Z(1)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#96.itm}
load net {ACC1:acc#96.itm(2)} -pin  "ACC1:acc#96" {Z(2)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#96.itm}
load net {ACC1:acc#96.itm(3)} -pin  "ACC1:acc#96" {Z(3)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#96.itm}
load net {ACC1:acc#96.itm(4)} -pin  "ACC1:acc#96" {Z(4)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#96.itm}
load net {ACC1:acc#96.itm(5)} -pin  "ACC1:acc#96" {Z(5)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#96.itm}
load net {ACC1:acc#96.itm(6)} -pin  "ACC1:acc#96" {Z(6)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#96.itm}
load net {ACC1:acc#96.itm(7)} -pin  "ACC1:acc#96" {Z(7)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#96.itm}
load net {ACC1:acc#96.itm(8)} -pin  "ACC1:acc#96" {Z(8)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#96.itm}
load net {ACC1:acc#96.itm(9)} -pin  "ACC1:acc#96" {Z(9)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#96.itm}
load net {ACC1:acc#96.itm(10)} -pin  "ACC1:acc#96" {Z(10)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#96.itm}
load net {ACC1:acc#96.itm(11)} -pin  "ACC1:acc#96" {Z(11)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#96.itm}
load net {ACC1:acc#96.itm(12)} -pin  "ACC1:acc#96" {Z(12)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#96.itm}
load inst "ACC1:acc#99" "add(13,0,13,0,14)" "INTERFACE" -attr xrf 2395 -attr oid 442 -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#99} -attr area 14.215154 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(13,0,13,0,14)"
load net {ACC1:acc#97.itm(0)} -pin  "ACC1:acc#99" {A(0)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#97.itm}
load net {ACC1:acc#97.itm(1)} -pin  "ACC1:acc#99" {A(1)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#97.itm}
load net {ACC1:acc#97.itm(2)} -pin  "ACC1:acc#99" {A(2)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#97.itm}
load net {ACC1:acc#97.itm(3)} -pin  "ACC1:acc#99" {A(3)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#97.itm}
load net {ACC1:acc#97.itm(4)} -pin  "ACC1:acc#99" {A(4)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#97.itm}
load net {ACC1:acc#97.itm(5)} -pin  "ACC1:acc#99" {A(5)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#97.itm}
load net {ACC1:acc#97.itm(6)} -pin  "ACC1:acc#99" {A(6)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#97.itm}
load net {ACC1:acc#97.itm(7)} -pin  "ACC1:acc#99" {A(7)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#97.itm}
load net {ACC1:acc#97.itm(8)} -pin  "ACC1:acc#99" {A(8)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#97.itm}
load net {ACC1:acc#97.itm(9)} -pin  "ACC1:acc#99" {A(9)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#97.itm}
load net {ACC1:acc#97.itm(10)} -pin  "ACC1:acc#99" {A(10)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#97.itm}
load net {ACC1:acc#97.itm(11)} -pin  "ACC1:acc#99" {A(11)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#97.itm}
load net {ACC1:acc#97.itm(12)} -pin  "ACC1:acc#99" {A(12)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#97.itm}
load net {ACC1:acc#96.itm(0)} -pin  "ACC1:acc#99" {B(0)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#96.itm}
load net {ACC1:acc#96.itm(1)} -pin  "ACC1:acc#99" {B(1)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#96.itm}
load net {ACC1:acc#96.itm(2)} -pin  "ACC1:acc#99" {B(2)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#96.itm}
load net {ACC1:acc#96.itm(3)} -pin  "ACC1:acc#99" {B(3)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#96.itm}
load net {ACC1:acc#96.itm(4)} -pin  "ACC1:acc#99" {B(4)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#96.itm}
load net {ACC1:acc#96.itm(5)} -pin  "ACC1:acc#99" {B(5)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#96.itm}
load net {ACC1:acc#96.itm(6)} -pin  "ACC1:acc#99" {B(6)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#96.itm}
load net {ACC1:acc#96.itm(7)} -pin  "ACC1:acc#99" {B(7)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#96.itm}
load net {ACC1:acc#96.itm(8)} -pin  "ACC1:acc#99" {B(8)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#96.itm}
load net {ACC1:acc#96.itm(9)} -pin  "ACC1:acc#99" {B(9)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#96.itm}
load net {ACC1:acc#96.itm(10)} -pin  "ACC1:acc#99" {B(10)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#96.itm}
load net {ACC1:acc#96.itm(11)} -pin  "ACC1:acc#99" {B(11)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#96.itm}
load net {ACC1:acc#96.itm(12)} -pin  "ACC1:acc#99" {B(12)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#96.itm}
load net {ACC1:acc#99.itm(0)} -pin  "ACC1:acc#99" {Z(0)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#99.itm}
load net {ACC1:acc#99.itm(1)} -pin  "ACC1:acc#99" {Z(1)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#99.itm}
load net {ACC1:acc#99.itm(2)} -pin  "ACC1:acc#99" {Z(2)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#99.itm}
load net {ACC1:acc#99.itm(3)} -pin  "ACC1:acc#99" {Z(3)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#99.itm}
load net {ACC1:acc#99.itm(4)} -pin  "ACC1:acc#99" {Z(4)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#99.itm}
load net {ACC1:acc#99.itm(5)} -pin  "ACC1:acc#99" {Z(5)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#99.itm}
load net {ACC1:acc#99.itm(6)} -pin  "ACC1:acc#99" {Z(6)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#99.itm}
load net {ACC1:acc#99.itm(7)} -pin  "ACC1:acc#99" {Z(7)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#99.itm}
load net {ACC1:acc#99.itm(8)} -pin  "ACC1:acc#99" {Z(8)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#99.itm}
load net {ACC1:acc#99.itm(9)} -pin  "ACC1:acc#99" {Z(9)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#99.itm}
load net {ACC1:acc#99.itm(10)} -pin  "ACC1:acc#99" {Z(10)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#99.itm}
load net {ACC1:acc#99.itm(11)} -pin  "ACC1:acc#99" {Z(11)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#99.itm}
load net {ACC1:acc#99.itm(12)} -pin  "ACC1:acc#99" {Z(12)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#99.itm}
load net {ACC1:acc#99.itm(13)} -pin  "ACC1:acc#99" {Z(13)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#99.itm}
load inst "ACC1:acc#77" "add(10,0,10,0,11)" "INTERFACE" -attr xrf 2396 -attr oid 443 -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#77} -attr area 11.241230 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(10,0,10,0,11)"
load net {vin:rsc:mgc_in_wire.d(90)} -pin  "ACC1:acc#77" {A(0)} -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(vin:rsc:mgc_in_wire.d)#2.itm}
load net {vin:rsc:mgc_in_wire.d(91)} -pin  "ACC1:acc#77" {A(1)} -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(vin:rsc:mgc_in_wire.d)#2.itm}
load net {vin:rsc:mgc_in_wire.d(92)} -pin  "ACC1:acc#77" {A(2)} -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(vin:rsc:mgc_in_wire.d)#2.itm}
load net {vin:rsc:mgc_in_wire.d(93)} -pin  "ACC1:acc#77" {A(3)} -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(vin:rsc:mgc_in_wire.d)#2.itm}
load net {vin:rsc:mgc_in_wire.d(94)} -pin  "ACC1:acc#77" {A(4)} -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(vin:rsc:mgc_in_wire.d)#2.itm}
load net {vin:rsc:mgc_in_wire.d(95)} -pin  "ACC1:acc#77" {A(5)} -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(vin:rsc:mgc_in_wire.d)#2.itm}
load net {vin:rsc:mgc_in_wire.d(96)} -pin  "ACC1:acc#77" {A(6)} -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(vin:rsc:mgc_in_wire.d)#2.itm}
load net {vin:rsc:mgc_in_wire.d(97)} -pin  "ACC1:acc#77" {A(7)} -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(vin:rsc:mgc_in_wire.d)#2.itm}
load net {vin:rsc:mgc_in_wire.d(98)} -pin  "ACC1:acc#77" {A(8)} -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(vin:rsc:mgc_in_wire.d)#2.itm}
load net {vin:rsc:mgc_in_wire.d(99)} -pin  "ACC1:acc#77" {A(9)} -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(vin:rsc:mgc_in_wire.d)#2.itm}
load net {vin:rsc:mgc_in_wire.d(120)} -pin  "ACC1:acc#77" {B(0)} -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(vin:rsc:mgc_in_wire.d)#3.itm}
load net {vin:rsc:mgc_in_wire.d(121)} -pin  "ACC1:acc#77" {B(1)} -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(vin:rsc:mgc_in_wire.d)#3.itm}
load net {vin:rsc:mgc_in_wire.d(122)} -pin  "ACC1:acc#77" {B(2)} -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(vin:rsc:mgc_in_wire.d)#3.itm}
load net {vin:rsc:mgc_in_wire.d(123)} -pin  "ACC1:acc#77" {B(3)} -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(vin:rsc:mgc_in_wire.d)#3.itm}
load net {vin:rsc:mgc_in_wire.d(124)} -pin  "ACC1:acc#77" {B(4)} -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(vin:rsc:mgc_in_wire.d)#3.itm}
load net {vin:rsc:mgc_in_wire.d(125)} -pin  "ACC1:acc#77" {B(5)} -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(vin:rsc:mgc_in_wire.d)#3.itm}
load net {vin:rsc:mgc_in_wire.d(126)} -pin  "ACC1:acc#77" {B(6)} -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(vin:rsc:mgc_in_wire.d)#3.itm}
load net {vin:rsc:mgc_in_wire.d(127)} -pin  "ACC1:acc#77" {B(7)} -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(vin:rsc:mgc_in_wire.d)#3.itm}
load net {vin:rsc:mgc_in_wire.d(128)} -pin  "ACC1:acc#77" {B(8)} -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(vin:rsc:mgc_in_wire.d)#3.itm}
load net {vin:rsc:mgc_in_wire.d(129)} -pin  "ACC1:acc#77" {B(9)} -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(vin:rsc:mgc_in_wire.d)#3.itm}
load net {ACC1:acc#77.itm(0)} -pin  "ACC1:acc#77" {Z(0)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#77.itm}
load net {ACC1:acc#77.itm(1)} -pin  "ACC1:acc#77" {Z(1)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#77.itm}
load net {ACC1:acc#77.itm(2)} -pin  "ACC1:acc#77" {Z(2)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#77.itm}
load net {ACC1:acc#77.itm(3)} -pin  "ACC1:acc#77" {Z(3)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#77.itm}
load net {ACC1:acc#77.itm(4)} -pin  "ACC1:acc#77" {Z(4)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#77.itm}
load net {ACC1:acc#77.itm(5)} -pin  "ACC1:acc#77" {Z(5)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#77.itm}
load net {ACC1:acc#77.itm(6)} -pin  "ACC1:acc#77" {Z(6)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#77.itm}
load net {ACC1:acc#77.itm(7)} -pin  "ACC1:acc#77" {Z(7)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#77.itm}
load net {ACC1:acc#77.itm(8)} -pin  "ACC1:acc#77" {Z(8)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#77.itm}
load net {ACC1:acc#77.itm(9)} -pin  "ACC1:acc#77" {Z(9)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#77.itm}
load net {ACC1:acc#77.itm(10)} -pin  "ACC1:acc#77" {Z(10)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#77.itm}
load inst "ACC1:acc#89" "add(11,0,10,0,12)" "INTERFACE" -attr xrf 2397 -attr oid 444 -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#89} -attr area 12.232538 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(11,0,11,0,12)"
load net {ACC1:acc#77.itm(0)} -pin  "ACC1:acc#89" {A(0)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#77.itm}
load net {ACC1:acc#77.itm(1)} -pin  "ACC1:acc#89" {A(1)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#77.itm}
load net {ACC1:acc#77.itm(2)} -pin  "ACC1:acc#89" {A(2)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#77.itm}
load net {ACC1:acc#77.itm(3)} -pin  "ACC1:acc#89" {A(3)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#77.itm}
load net {ACC1:acc#77.itm(4)} -pin  "ACC1:acc#89" {A(4)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#77.itm}
load net {ACC1:acc#77.itm(5)} -pin  "ACC1:acc#89" {A(5)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#77.itm}
load net {ACC1:acc#77.itm(6)} -pin  "ACC1:acc#89" {A(6)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#77.itm}
load net {ACC1:acc#77.itm(7)} -pin  "ACC1:acc#89" {A(7)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#77.itm}
load net {ACC1:acc#77.itm(8)} -pin  "ACC1:acc#89" {A(8)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#77.itm}
load net {ACC1:acc#77.itm(9)} -pin  "ACC1:acc#89" {A(9)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#77.itm}
load net {ACC1:acc#77.itm(10)} -pin  "ACC1:acc#89" {A(10)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#77.itm}
load net {vin:rsc:mgc_in_wire.d(30)} -pin  "ACC1:acc#89" {B(0)} -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(vin:rsc:mgc_in_wire.d)#4.itm}
load net {vin:rsc:mgc_in_wire.d(31)} -pin  "ACC1:acc#89" {B(1)} -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(vin:rsc:mgc_in_wire.d)#4.itm}
load net {vin:rsc:mgc_in_wire.d(32)} -pin  "ACC1:acc#89" {B(2)} -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(vin:rsc:mgc_in_wire.d)#4.itm}
load net {vin:rsc:mgc_in_wire.d(33)} -pin  "ACC1:acc#89" {B(3)} -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(vin:rsc:mgc_in_wire.d)#4.itm}
load net {vin:rsc:mgc_in_wire.d(34)} -pin  "ACC1:acc#89" {B(4)} -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(vin:rsc:mgc_in_wire.d)#4.itm}
load net {vin:rsc:mgc_in_wire.d(35)} -pin  "ACC1:acc#89" {B(5)} -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(vin:rsc:mgc_in_wire.d)#4.itm}
load net {vin:rsc:mgc_in_wire.d(36)} -pin  "ACC1:acc#89" {B(6)} -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(vin:rsc:mgc_in_wire.d)#4.itm}
load net {vin:rsc:mgc_in_wire.d(37)} -pin  "ACC1:acc#89" {B(7)} -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(vin:rsc:mgc_in_wire.d)#4.itm}
load net {vin:rsc:mgc_in_wire.d(38)} -pin  "ACC1:acc#89" {B(8)} -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(vin:rsc:mgc_in_wire.d)#4.itm}
load net {vin:rsc:mgc_in_wire.d(39)} -pin  "ACC1:acc#89" {B(9)} -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(vin:rsc:mgc_in_wire.d)#4.itm}
load net {ACC1:acc#89.itm(0)} -pin  "ACC1:acc#89" {Z(0)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#89.itm}
load net {ACC1:acc#89.itm(1)} -pin  "ACC1:acc#89" {Z(1)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#89.itm}
load net {ACC1:acc#89.itm(2)} -pin  "ACC1:acc#89" {Z(2)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#89.itm}
load net {ACC1:acc#89.itm(3)} -pin  "ACC1:acc#89" {Z(3)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#89.itm}
load net {ACC1:acc#89.itm(4)} -pin  "ACC1:acc#89" {Z(4)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#89.itm}
load net {ACC1:acc#89.itm(5)} -pin  "ACC1:acc#89" {Z(5)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#89.itm}
load net {ACC1:acc#89.itm(6)} -pin  "ACC1:acc#89" {Z(6)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#89.itm}
load net {ACC1:acc#89.itm(7)} -pin  "ACC1:acc#89" {Z(7)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#89.itm}
load net {ACC1:acc#89.itm(8)} -pin  "ACC1:acc#89" {Z(8)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#89.itm}
load net {ACC1:acc#89.itm(9)} -pin  "ACC1:acc#89" {Z(9)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#89.itm}
load net {ACC1:acc#89.itm(10)} -pin  "ACC1:acc#89" {Z(10)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#89.itm}
load net {ACC1:acc#89.itm(11)} -pin  "ACC1:acc#89" {Z(11)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#89.itm}
load inst "ACC1:acc#88" "add(10,0,10,0,11)" "INTERFACE" -attr xrf 2398 -attr oid 445 -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#88} -attr area 11.241230 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(10,0,10,0,11)"
load net {reg(regs.regs(0).sva).cse(0)} -pin  "ACC1:acc#88" {A(0)} -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(regs.regs(0).sva).itm}
load net {reg(regs.regs(0).sva).cse(1)} -pin  "ACC1:acc#88" {A(1)} -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(regs.regs(0).sva).itm}
load net {reg(regs.regs(0).sva).cse(2)} -pin  "ACC1:acc#88" {A(2)} -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(regs.regs(0).sva).itm}
load net {reg(regs.regs(0).sva).cse(3)} -pin  "ACC1:acc#88" {A(3)} -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(regs.regs(0).sva).itm}
load net {reg(regs.regs(0).sva).cse(4)} -pin  "ACC1:acc#88" {A(4)} -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(regs.regs(0).sva).itm}
load net {reg(regs.regs(0).sva).cse(5)} -pin  "ACC1:acc#88" {A(5)} -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(regs.regs(0).sva).itm}
load net {reg(regs.regs(0).sva).cse(6)} -pin  "ACC1:acc#88" {A(6)} -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(regs.regs(0).sva).itm}
load net {reg(regs.regs(0).sva).cse(7)} -pin  "ACC1:acc#88" {A(7)} -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(regs.regs(0).sva).itm}
load net {reg(regs.regs(0).sva).cse(8)} -pin  "ACC1:acc#88" {A(8)} -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(regs.regs(0).sva).itm}
load net {reg(regs.regs(0).sva).cse(9)} -pin  "ACC1:acc#88" {A(9)} -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(regs.regs(0).sva).itm}
load net {reg(regs.regs(0).sva).cse(30)} -pin  "ACC1:acc#88" {B(0)} -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(regs.regs(0).sva)#1.itm}
load net {reg(regs.regs(0).sva).cse(31)} -pin  "ACC1:acc#88" {B(1)} -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(regs.regs(0).sva)#1.itm}
load net {reg(regs.regs(0).sva).cse(32)} -pin  "ACC1:acc#88" {B(2)} -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(regs.regs(0).sva)#1.itm}
load net {reg(regs.regs(0).sva).cse(33)} -pin  "ACC1:acc#88" {B(3)} -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(regs.regs(0).sva)#1.itm}
load net {reg(regs.regs(0).sva).cse(34)} -pin  "ACC1:acc#88" {B(4)} -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(regs.regs(0).sva)#1.itm}
load net {reg(regs.regs(0).sva).cse(35)} -pin  "ACC1:acc#88" {B(5)} -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(regs.regs(0).sva)#1.itm}
load net {reg(regs.regs(0).sva).cse(36)} -pin  "ACC1:acc#88" {B(6)} -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(regs.regs(0).sva)#1.itm}
load net {reg(regs.regs(0).sva).cse(37)} -pin  "ACC1:acc#88" {B(7)} -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(regs.regs(0).sva)#1.itm}
load net {reg(regs.regs(0).sva).cse(38)} -pin  "ACC1:acc#88" {B(8)} -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(regs.regs(0).sva)#1.itm}
load net {reg(regs.regs(0).sva).cse(39)} -pin  "ACC1:acc#88" {B(9)} -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(regs.regs(0).sva)#1.itm}
load net {ACC1:acc#88.itm(0)} -pin  "ACC1:acc#88" {Z(0)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#88.itm}
load net {ACC1:acc#88.itm(1)} -pin  "ACC1:acc#88" {Z(1)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#88.itm}
load net {ACC1:acc#88.itm(2)} -pin  "ACC1:acc#88" {Z(2)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#88.itm}
load net {ACC1:acc#88.itm(3)} -pin  "ACC1:acc#88" {Z(3)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#88.itm}
load net {ACC1:acc#88.itm(4)} -pin  "ACC1:acc#88" {Z(4)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#88.itm}
load net {ACC1:acc#88.itm(5)} -pin  "ACC1:acc#88" {Z(5)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#88.itm}
load net {ACC1:acc#88.itm(6)} -pin  "ACC1:acc#88" {Z(6)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#88.itm}
load net {ACC1:acc#88.itm(7)} -pin  "ACC1:acc#88" {Z(7)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#88.itm}
load net {ACC1:acc#88.itm(8)} -pin  "ACC1:acc#88" {Z(8)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#88.itm}
load net {ACC1:acc#88.itm(9)} -pin  "ACC1:acc#88" {Z(9)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#88.itm}
load net {ACC1:acc#88.itm(10)} -pin  "ACC1:acc#88" {Z(10)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#88.itm}
load inst "ACC1:acc#95" "add(12,0,11,0,13)" "INTERFACE" -attr xrf 2399 -attr oid 446 -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#95} -attr area 13.223846 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(12,0,12,0,13)"
load net {ACC1:acc#89.itm(0)} -pin  "ACC1:acc#95" {A(0)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#89.itm}
load net {ACC1:acc#89.itm(1)} -pin  "ACC1:acc#95" {A(1)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#89.itm}
load net {ACC1:acc#89.itm(2)} -pin  "ACC1:acc#95" {A(2)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#89.itm}
load net {ACC1:acc#89.itm(3)} -pin  "ACC1:acc#95" {A(3)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#89.itm}
load net {ACC1:acc#89.itm(4)} -pin  "ACC1:acc#95" {A(4)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#89.itm}
load net {ACC1:acc#89.itm(5)} -pin  "ACC1:acc#95" {A(5)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#89.itm}
load net {ACC1:acc#89.itm(6)} -pin  "ACC1:acc#95" {A(6)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#89.itm}
load net {ACC1:acc#89.itm(7)} -pin  "ACC1:acc#95" {A(7)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#89.itm}
load net {ACC1:acc#89.itm(8)} -pin  "ACC1:acc#95" {A(8)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#89.itm}
load net {ACC1:acc#89.itm(9)} -pin  "ACC1:acc#95" {A(9)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#89.itm}
load net {ACC1:acc#89.itm(10)} -pin  "ACC1:acc#95" {A(10)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#89.itm}
load net {ACC1:acc#89.itm(11)} -pin  "ACC1:acc#95" {A(11)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#89.itm}
load net {ACC1:acc#88.itm(0)} -pin  "ACC1:acc#95" {B(0)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#88.itm}
load net {ACC1:acc#88.itm(1)} -pin  "ACC1:acc#95" {B(1)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#88.itm}
load net {ACC1:acc#88.itm(2)} -pin  "ACC1:acc#95" {B(2)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#88.itm}
load net {ACC1:acc#88.itm(3)} -pin  "ACC1:acc#95" {B(3)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#88.itm}
load net {ACC1:acc#88.itm(4)} -pin  "ACC1:acc#95" {B(4)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#88.itm}
load net {ACC1:acc#88.itm(5)} -pin  "ACC1:acc#95" {B(5)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#88.itm}
load net {ACC1:acc#88.itm(6)} -pin  "ACC1:acc#95" {B(6)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#88.itm}
load net {ACC1:acc#88.itm(7)} -pin  "ACC1:acc#95" {B(7)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#88.itm}
load net {ACC1:acc#88.itm(8)} -pin  "ACC1:acc#95" {B(8)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#88.itm}
load net {ACC1:acc#88.itm(9)} -pin  "ACC1:acc#95" {B(9)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#88.itm}
load net {ACC1:acc#88.itm(10)} -pin  "ACC1:acc#95" {B(10)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#88.itm}
load net {ACC1:acc#95.itm(0)} -pin  "ACC1:acc#95" {Z(0)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#95.itm}
load net {ACC1:acc#95.itm(1)} -pin  "ACC1:acc#95" {Z(1)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#95.itm}
load net {ACC1:acc#95.itm(2)} -pin  "ACC1:acc#95" {Z(2)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#95.itm}
load net {ACC1:acc#95.itm(3)} -pin  "ACC1:acc#95" {Z(3)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#95.itm}
load net {ACC1:acc#95.itm(4)} -pin  "ACC1:acc#95" {Z(4)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#95.itm}
load net {ACC1:acc#95.itm(5)} -pin  "ACC1:acc#95" {Z(5)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#95.itm}
load net {ACC1:acc#95.itm(6)} -pin  "ACC1:acc#95" {Z(6)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#95.itm}
load net {ACC1:acc#95.itm(7)} -pin  "ACC1:acc#95" {Z(7)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#95.itm}
load net {ACC1:acc#95.itm(8)} -pin  "ACC1:acc#95" {Z(8)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#95.itm}
load net {ACC1:acc#95.itm(9)} -pin  "ACC1:acc#95" {Z(9)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#95.itm}
load net {ACC1:acc#95.itm(10)} -pin  "ACC1:acc#95" {Z(10)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#95.itm}
load net {ACC1:acc#95.itm(11)} -pin  "ACC1:acc#95" {Z(11)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#95.itm}
load net {ACC1:acc#95.itm(12)} -pin  "ACC1:acc#95" {Z(12)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#95.itm}
load inst "ACC1:acc#87" "add(10,0,10,0,11)" "INTERFACE" -attr xrf 2400 -attr oid 447 -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#87} -attr area 11.241230 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(10,0,10,0,11)"
load net {reg(regs.regs(0).sva).cse(60)} -pin  "ACC1:acc#87" {A(0)} -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(regs.regs(0).sva)#2.itm}
load net {reg(regs.regs(0).sva).cse(61)} -pin  "ACC1:acc#87" {A(1)} -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(regs.regs(0).sva)#2.itm}
load net {reg(regs.regs(0).sva).cse(62)} -pin  "ACC1:acc#87" {A(2)} -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(regs.regs(0).sva)#2.itm}
load net {reg(regs.regs(0).sva).cse(63)} -pin  "ACC1:acc#87" {A(3)} -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(regs.regs(0).sva)#2.itm}
load net {reg(regs.regs(0).sva).cse(64)} -pin  "ACC1:acc#87" {A(4)} -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(regs.regs(0).sva)#2.itm}
load net {reg(regs.regs(0).sva).cse(65)} -pin  "ACC1:acc#87" {A(5)} -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(regs.regs(0).sva)#2.itm}
load net {reg(regs.regs(0).sva).cse(66)} -pin  "ACC1:acc#87" {A(6)} -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(regs.regs(0).sva)#2.itm}
load net {reg(regs.regs(0).sva).cse(67)} -pin  "ACC1:acc#87" {A(7)} -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(regs.regs(0).sva)#2.itm}
load net {reg(regs.regs(0).sva).cse(68)} -pin  "ACC1:acc#87" {A(8)} -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(regs.regs(0).sva)#2.itm}
load net {reg(regs.regs(0).sva).cse(69)} -pin  "ACC1:acc#87" {A(9)} -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(regs.regs(0).sva)#2.itm}
load net {reg(regs.regs(0).sva).cse(90)} -pin  "ACC1:acc#87" {B(0)} -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(regs.regs(0).sva)#3.itm}
load net {reg(regs.regs(0).sva).cse(91)} -pin  "ACC1:acc#87" {B(1)} -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(regs.regs(0).sva)#3.itm}
load net {reg(regs.regs(0).sva).cse(92)} -pin  "ACC1:acc#87" {B(2)} -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(regs.regs(0).sva)#3.itm}
load net {reg(regs.regs(0).sva).cse(93)} -pin  "ACC1:acc#87" {B(3)} -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(regs.regs(0).sva)#3.itm}
load net {reg(regs.regs(0).sva).cse(94)} -pin  "ACC1:acc#87" {B(4)} -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(regs.regs(0).sva)#3.itm}
load net {reg(regs.regs(0).sva).cse(95)} -pin  "ACC1:acc#87" {B(5)} -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(regs.regs(0).sva)#3.itm}
load net {reg(regs.regs(0).sva).cse(96)} -pin  "ACC1:acc#87" {B(6)} -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(regs.regs(0).sva)#3.itm}
load net {reg(regs.regs(0).sva).cse(97)} -pin  "ACC1:acc#87" {B(7)} -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(regs.regs(0).sva)#3.itm}
load net {reg(regs.regs(0).sva).cse(98)} -pin  "ACC1:acc#87" {B(8)} -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(regs.regs(0).sva)#3.itm}
load net {reg(regs.regs(0).sva).cse(99)} -pin  "ACC1:acc#87" {B(9)} -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(regs.regs(0).sva)#3.itm}
load net {ACC1:acc#87.itm(0)} -pin  "ACC1:acc#87" {Z(0)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#87.itm}
load net {ACC1:acc#87.itm(1)} -pin  "ACC1:acc#87" {Z(1)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#87.itm}
load net {ACC1:acc#87.itm(2)} -pin  "ACC1:acc#87" {Z(2)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#87.itm}
load net {ACC1:acc#87.itm(3)} -pin  "ACC1:acc#87" {Z(3)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#87.itm}
load net {ACC1:acc#87.itm(4)} -pin  "ACC1:acc#87" {Z(4)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#87.itm}
load net {ACC1:acc#87.itm(5)} -pin  "ACC1:acc#87" {Z(5)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#87.itm}
load net {ACC1:acc#87.itm(6)} -pin  "ACC1:acc#87" {Z(6)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#87.itm}
load net {ACC1:acc#87.itm(7)} -pin  "ACC1:acc#87" {Z(7)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#87.itm}
load net {ACC1:acc#87.itm(8)} -pin  "ACC1:acc#87" {Z(8)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#87.itm}
load net {ACC1:acc#87.itm(9)} -pin  "ACC1:acc#87" {Z(9)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#87.itm}
load net {ACC1:acc#87.itm(10)} -pin  "ACC1:acc#87" {Z(10)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#87.itm}
load inst "ACC1:acc#86" "add(10,0,10,0,11)" "INTERFACE" -attr xrf 2401 -attr oid 448 -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#86} -attr area 11.241230 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(10,0,10,0,11)"
load net {reg(regs.regs(0).sva).cse(120)} -pin  "ACC1:acc#86" {A(0)} -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(regs.regs(0).sva)#4.itm}
load net {reg(regs.regs(0).sva).cse(121)} -pin  "ACC1:acc#86" {A(1)} -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(regs.regs(0).sva)#4.itm}
load net {reg(regs.regs(0).sva).cse(122)} -pin  "ACC1:acc#86" {A(2)} -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(regs.regs(0).sva)#4.itm}
load net {reg(regs.regs(0).sva).cse(123)} -pin  "ACC1:acc#86" {A(3)} -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(regs.regs(0).sva)#4.itm}
load net {reg(regs.regs(0).sva).cse(124)} -pin  "ACC1:acc#86" {A(4)} -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(regs.regs(0).sva)#4.itm}
load net {reg(regs.regs(0).sva).cse(125)} -pin  "ACC1:acc#86" {A(5)} -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(regs.regs(0).sva)#4.itm}
load net {reg(regs.regs(0).sva).cse(126)} -pin  "ACC1:acc#86" {A(6)} -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(regs.regs(0).sva)#4.itm}
load net {reg(regs.regs(0).sva).cse(127)} -pin  "ACC1:acc#86" {A(7)} -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(regs.regs(0).sva)#4.itm}
load net {reg(regs.regs(0).sva).cse(128)} -pin  "ACC1:acc#86" {A(8)} -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(regs.regs(0).sva)#4.itm}
load net {reg(regs.regs(0).sva).cse(129)} -pin  "ACC1:acc#86" {A(9)} -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(regs.regs(0).sva)#4.itm}
load net {reg(regs.regs(2).sva#1).cse(0)} -pin  "ACC1:acc#86" {B(0)} -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(regs.regs(2).sva#1)#4.itm}
load net {reg(regs.regs(2).sva#1).cse(1)} -pin  "ACC1:acc#86" {B(1)} -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(regs.regs(2).sva#1)#4.itm}
load net {reg(regs.regs(2).sva#1).cse(2)} -pin  "ACC1:acc#86" {B(2)} -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(regs.regs(2).sva#1)#4.itm}
load net {reg(regs.regs(2).sva#1).cse(3)} -pin  "ACC1:acc#86" {B(3)} -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(regs.regs(2).sva#1)#4.itm}
load net {reg(regs.regs(2).sva#1).cse(4)} -pin  "ACC1:acc#86" {B(4)} -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(regs.regs(2).sva#1)#4.itm}
load net {reg(regs.regs(2).sva#1).cse(5)} -pin  "ACC1:acc#86" {B(5)} -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(regs.regs(2).sva#1)#4.itm}
load net {reg(regs.regs(2).sva#1).cse(6)} -pin  "ACC1:acc#86" {B(6)} -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(regs.regs(2).sva#1)#4.itm}
load net {reg(regs.regs(2).sva#1).cse(7)} -pin  "ACC1:acc#86" {B(7)} -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(regs.regs(2).sva#1)#4.itm}
load net {reg(regs.regs(2).sva#1).cse(8)} -pin  "ACC1:acc#86" {B(8)} -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(regs.regs(2).sva#1)#4.itm}
load net {reg(regs.regs(2).sva#1).cse(9)} -pin  "ACC1:acc#86" {B(9)} -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(regs.regs(2).sva#1)#4.itm}
load net {ACC1:acc#86.itm(0)} -pin  "ACC1:acc#86" {Z(0)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#86.itm}
load net {ACC1:acc#86.itm(1)} -pin  "ACC1:acc#86" {Z(1)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#86.itm}
load net {ACC1:acc#86.itm(2)} -pin  "ACC1:acc#86" {Z(2)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#86.itm}
load net {ACC1:acc#86.itm(3)} -pin  "ACC1:acc#86" {Z(3)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#86.itm}
load net {ACC1:acc#86.itm(4)} -pin  "ACC1:acc#86" {Z(4)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#86.itm}
load net {ACC1:acc#86.itm(5)} -pin  "ACC1:acc#86" {Z(5)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#86.itm}
load net {ACC1:acc#86.itm(6)} -pin  "ACC1:acc#86" {Z(6)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#86.itm}
load net {ACC1:acc#86.itm(7)} -pin  "ACC1:acc#86" {Z(7)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#86.itm}
load net {ACC1:acc#86.itm(8)} -pin  "ACC1:acc#86" {Z(8)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#86.itm}
load net {ACC1:acc#86.itm(9)} -pin  "ACC1:acc#86" {Z(9)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#86.itm}
load net {ACC1:acc#86.itm(10)} -pin  "ACC1:acc#86" {Z(10)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#86.itm}
load inst "ACC1:acc#94" "add(11,0,11,0,12)" "INTERFACE" -attr xrf 2402 -attr oid 449 -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#94} -attr area 12.232538 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(11,0,11,0,12)"
load net {ACC1:acc#87.itm(0)} -pin  "ACC1:acc#94" {A(0)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#87.itm}
load net {ACC1:acc#87.itm(1)} -pin  "ACC1:acc#94" {A(1)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#87.itm}
load net {ACC1:acc#87.itm(2)} -pin  "ACC1:acc#94" {A(2)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#87.itm}
load net {ACC1:acc#87.itm(3)} -pin  "ACC1:acc#94" {A(3)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#87.itm}
load net {ACC1:acc#87.itm(4)} -pin  "ACC1:acc#94" {A(4)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#87.itm}
load net {ACC1:acc#87.itm(5)} -pin  "ACC1:acc#94" {A(5)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#87.itm}
load net {ACC1:acc#87.itm(6)} -pin  "ACC1:acc#94" {A(6)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#87.itm}
load net {ACC1:acc#87.itm(7)} -pin  "ACC1:acc#94" {A(7)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#87.itm}
load net {ACC1:acc#87.itm(8)} -pin  "ACC1:acc#94" {A(8)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#87.itm}
load net {ACC1:acc#87.itm(9)} -pin  "ACC1:acc#94" {A(9)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#87.itm}
load net {ACC1:acc#87.itm(10)} -pin  "ACC1:acc#94" {A(10)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#87.itm}
load net {ACC1:acc#86.itm(0)} -pin  "ACC1:acc#94" {B(0)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#86.itm}
load net {ACC1:acc#86.itm(1)} -pin  "ACC1:acc#94" {B(1)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#86.itm}
load net {ACC1:acc#86.itm(2)} -pin  "ACC1:acc#94" {B(2)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#86.itm}
load net {ACC1:acc#86.itm(3)} -pin  "ACC1:acc#94" {B(3)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#86.itm}
load net {ACC1:acc#86.itm(4)} -pin  "ACC1:acc#94" {B(4)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#86.itm}
load net {ACC1:acc#86.itm(5)} -pin  "ACC1:acc#94" {B(5)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#86.itm}
load net {ACC1:acc#86.itm(6)} -pin  "ACC1:acc#94" {B(6)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#86.itm}
load net {ACC1:acc#86.itm(7)} -pin  "ACC1:acc#94" {B(7)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#86.itm}
load net {ACC1:acc#86.itm(8)} -pin  "ACC1:acc#94" {B(8)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#86.itm}
load net {ACC1:acc#86.itm(9)} -pin  "ACC1:acc#94" {B(9)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#86.itm}
load net {ACC1:acc#86.itm(10)} -pin  "ACC1:acc#94" {B(10)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#86.itm}
load net {ACC1:acc#94.itm(0)} -pin  "ACC1:acc#94" {Z(0)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#94.itm}
load net {ACC1:acc#94.itm(1)} -pin  "ACC1:acc#94" {Z(1)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#94.itm}
load net {ACC1:acc#94.itm(2)} -pin  "ACC1:acc#94" {Z(2)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#94.itm}
load net {ACC1:acc#94.itm(3)} -pin  "ACC1:acc#94" {Z(3)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#94.itm}
load net {ACC1:acc#94.itm(4)} -pin  "ACC1:acc#94" {Z(4)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#94.itm}
load net {ACC1:acc#94.itm(5)} -pin  "ACC1:acc#94" {Z(5)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#94.itm}
load net {ACC1:acc#94.itm(6)} -pin  "ACC1:acc#94" {Z(6)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#94.itm}
load net {ACC1:acc#94.itm(7)} -pin  "ACC1:acc#94" {Z(7)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#94.itm}
load net {ACC1:acc#94.itm(8)} -pin  "ACC1:acc#94" {Z(8)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#94.itm}
load net {ACC1:acc#94.itm(9)} -pin  "ACC1:acc#94" {Z(9)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#94.itm}
load net {ACC1:acc#94.itm(10)} -pin  "ACC1:acc#94" {Z(10)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#94.itm}
load net {ACC1:acc#94.itm(11)} -pin  "ACC1:acc#94" {Z(11)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#94.itm}
load inst "ACC1:acc#98" "add(13,0,12,0,14)" "INTERFACE" -attr xrf 2403 -attr oid 450 -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#98} -attr area 14.215154 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(13,0,13,0,14)"
load net {ACC1:acc#95.itm(0)} -pin  "ACC1:acc#98" {A(0)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#95.itm}
load net {ACC1:acc#95.itm(1)} -pin  "ACC1:acc#98" {A(1)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#95.itm}
load net {ACC1:acc#95.itm(2)} -pin  "ACC1:acc#98" {A(2)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#95.itm}
load net {ACC1:acc#95.itm(3)} -pin  "ACC1:acc#98" {A(3)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#95.itm}
load net {ACC1:acc#95.itm(4)} -pin  "ACC1:acc#98" {A(4)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#95.itm}
load net {ACC1:acc#95.itm(5)} -pin  "ACC1:acc#98" {A(5)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#95.itm}
load net {ACC1:acc#95.itm(6)} -pin  "ACC1:acc#98" {A(6)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#95.itm}
load net {ACC1:acc#95.itm(7)} -pin  "ACC1:acc#98" {A(7)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#95.itm}
load net {ACC1:acc#95.itm(8)} -pin  "ACC1:acc#98" {A(8)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#95.itm}
load net {ACC1:acc#95.itm(9)} -pin  "ACC1:acc#98" {A(9)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#95.itm}
load net {ACC1:acc#95.itm(10)} -pin  "ACC1:acc#98" {A(10)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#95.itm}
load net {ACC1:acc#95.itm(11)} -pin  "ACC1:acc#98" {A(11)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#95.itm}
load net {ACC1:acc#95.itm(12)} -pin  "ACC1:acc#98" {A(12)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#95.itm}
load net {ACC1:acc#94.itm(0)} -pin  "ACC1:acc#98" {B(0)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#94.itm}
load net {ACC1:acc#94.itm(1)} -pin  "ACC1:acc#98" {B(1)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#94.itm}
load net {ACC1:acc#94.itm(2)} -pin  "ACC1:acc#98" {B(2)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#94.itm}
load net {ACC1:acc#94.itm(3)} -pin  "ACC1:acc#98" {B(3)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#94.itm}
load net {ACC1:acc#94.itm(4)} -pin  "ACC1:acc#98" {B(4)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#94.itm}
load net {ACC1:acc#94.itm(5)} -pin  "ACC1:acc#98" {B(5)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#94.itm}
load net {ACC1:acc#94.itm(6)} -pin  "ACC1:acc#98" {B(6)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#94.itm}
load net {ACC1:acc#94.itm(7)} -pin  "ACC1:acc#98" {B(7)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#94.itm}
load net {ACC1:acc#94.itm(8)} -pin  "ACC1:acc#98" {B(8)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#94.itm}
load net {ACC1:acc#94.itm(9)} -pin  "ACC1:acc#98" {B(9)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#94.itm}
load net {ACC1:acc#94.itm(10)} -pin  "ACC1:acc#98" {B(10)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#94.itm}
load net {ACC1:acc#94.itm(11)} -pin  "ACC1:acc#98" {B(11)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#94.itm}
load net {ACC1:acc#98.itm(0)} -pin  "ACC1:acc#98" {Z(0)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#98.itm}
load net {ACC1:acc#98.itm(1)} -pin  "ACC1:acc#98" {Z(1)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#98.itm}
load net {ACC1:acc#98.itm(2)} -pin  "ACC1:acc#98" {Z(2)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#98.itm}
load net {ACC1:acc#98.itm(3)} -pin  "ACC1:acc#98" {Z(3)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#98.itm}
load net {ACC1:acc#98.itm(4)} -pin  "ACC1:acc#98" {Z(4)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#98.itm}
load net {ACC1:acc#98.itm(5)} -pin  "ACC1:acc#98" {Z(5)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#98.itm}
load net {ACC1:acc#98.itm(6)} -pin  "ACC1:acc#98" {Z(6)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#98.itm}
load net {ACC1:acc#98.itm(7)} -pin  "ACC1:acc#98" {Z(7)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#98.itm}
load net {ACC1:acc#98.itm(8)} -pin  "ACC1:acc#98" {Z(8)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#98.itm}
load net {ACC1:acc#98.itm(9)} -pin  "ACC1:acc#98" {Z(9)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#98.itm}
load net {ACC1:acc#98.itm(10)} -pin  "ACC1:acc#98" {Z(10)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#98.itm}
load net {ACC1:acc#98.itm(11)} -pin  "ACC1:acc#98" {Z(11)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#98.itm}
load net {ACC1:acc#98.itm(12)} -pin  "ACC1:acc#98" {Z(12)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#98.itm}
load net {ACC1:acc#98.itm(13)} -pin  "ACC1:acc#98" {Z(13)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#98.itm}
load inst "ACC2-5:acc#3" "add(14,0,14,0,15)" "INTERFACE" -attr xrf 2404 -attr oid 451 -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC2-5:acc#3} -attr area 15.206462 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(14,0,14,0,15)"
load net {ACC1:acc#99.itm(0)} -pin  "ACC2-5:acc#3" {A(0)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#99.itm}
load net {ACC1:acc#99.itm(1)} -pin  "ACC2-5:acc#3" {A(1)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#99.itm}
load net {ACC1:acc#99.itm(2)} -pin  "ACC2-5:acc#3" {A(2)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#99.itm}
load net {ACC1:acc#99.itm(3)} -pin  "ACC2-5:acc#3" {A(3)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#99.itm}
load net {ACC1:acc#99.itm(4)} -pin  "ACC2-5:acc#3" {A(4)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#99.itm}
load net {ACC1:acc#99.itm(5)} -pin  "ACC2-5:acc#3" {A(5)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#99.itm}
load net {ACC1:acc#99.itm(6)} -pin  "ACC2-5:acc#3" {A(6)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#99.itm}
load net {ACC1:acc#99.itm(7)} -pin  "ACC2-5:acc#3" {A(7)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#99.itm}
load net {ACC1:acc#99.itm(8)} -pin  "ACC2-5:acc#3" {A(8)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#99.itm}
load net {ACC1:acc#99.itm(9)} -pin  "ACC2-5:acc#3" {A(9)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#99.itm}
load net {ACC1:acc#99.itm(10)} -pin  "ACC2-5:acc#3" {A(10)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#99.itm}
load net {ACC1:acc#99.itm(11)} -pin  "ACC2-5:acc#3" {A(11)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#99.itm}
load net {ACC1:acc#99.itm(12)} -pin  "ACC2-5:acc#3" {A(12)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#99.itm}
load net {ACC1:acc#99.itm(13)} -pin  "ACC2-5:acc#3" {A(13)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#99.itm}
load net {ACC1:acc#98.itm(0)} -pin  "ACC2-5:acc#3" {B(0)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#98.itm}
load net {ACC1:acc#98.itm(1)} -pin  "ACC2-5:acc#3" {B(1)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#98.itm}
load net {ACC1:acc#98.itm(2)} -pin  "ACC2-5:acc#3" {B(2)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#98.itm}
load net {ACC1:acc#98.itm(3)} -pin  "ACC2-5:acc#3" {B(3)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#98.itm}
load net {ACC1:acc#98.itm(4)} -pin  "ACC2-5:acc#3" {B(4)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#98.itm}
load net {ACC1:acc#98.itm(5)} -pin  "ACC2-5:acc#3" {B(5)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#98.itm}
load net {ACC1:acc#98.itm(6)} -pin  "ACC2-5:acc#3" {B(6)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#98.itm}
load net {ACC1:acc#98.itm(7)} -pin  "ACC2-5:acc#3" {B(7)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#98.itm}
load net {ACC1:acc#98.itm(8)} -pin  "ACC2-5:acc#3" {B(8)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#98.itm}
load net {ACC1:acc#98.itm(9)} -pin  "ACC2-5:acc#3" {B(9)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#98.itm}
load net {ACC1:acc#98.itm(10)} -pin  "ACC2-5:acc#3" {B(10)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#98.itm}
load net {ACC1:acc#98.itm(11)} -pin  "ACC2-5:acc#3" {B(11)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#98.itm}
load net {ACC1:acc#98.itm(12)} -pin  "ACC2-5:acc#3" {B(12)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#98.itm}
load net {ACC1:acc#98.itm(13)} -pin  "ACC2-5:acc#3" {B(13)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#98.itm}
load net {ACC2-5:acc#3.psp.sva(0)} -pin  "ACC2-5:acc#3" {Z(0)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC2-5:acc#3.psp.sva}
load net {ACC2-5:acc#3.psp.sva(1)} -pin  "ACC2-5:acc#3" {Z(1)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC2-5:acc#3.psp.sva}
load net {ACC2-5:acc#3.psp.sva(2)} -pin  "ACC2-5:acc#3" {Z(2)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC2-5:acc#3.psp.sva}
load net {ACC2-5:acc#3.psp.sva(3)} -pin  "ACC2-5:acc#3" {Z(3)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC2-5:acc#3.psp.sva}
load net {ACC2-5:acc#3.psp.sva(4)} -pin  "ACC2-5:acc#3" {Z(4)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC2-5:acc#3.psp.sva}
load net {ACC2-5:acc#3.psp.sva(5)} -pin  "ACC2-5:acc#3" {Z(5)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC2-5:acc#3.psp.sva}
load net {ACC2-5:acc#3.psp.sva(6)} -pin  "ACC2-5:acc#3" {Z(6)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC2-5:acc#3.psp.sva}
load net {ACC2-5:acc#3.psp.sva(7)} -pin  "ACC2-5:acc#3" {Z(7)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC2-5:acc#3.psp.sva}
load net {ACC2-5:acc#3.psp.sva(8)} -pin  "ACC2-5:acc#3" {Z(8)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC2-5:acc#3.psp.sva}
load net {ACC2-5:acc#3.psp.sva(9)} -pin  "ACC2-5:acc#3" {Z(9)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC2-5:acc#3.psp.sva}
load net {ACC2-5:acc#3.psp.sva(10)} -pin  "ACC2-5:acc#3" {Z(10)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC2-5:acc#3.psp.sva}
load net {ACC2-5:acc#3.psp.sva(11)} -pin  "ACC2-5:acc#3" {Z(11)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC2-5:acc#3.psp.sva}
load net {ACC2-5:acc#3.psp.sva(12)} -pin  "ACC2-5:acc#3" {Z(12)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC2-5:acc#3.psp.sva}
load net {ACC2-5:acc#3.psp.sva(13)} -pin  "ACC2-5:acc#3" {Z(13)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC2-5:acc#3.psp.sva}
load net {ACC2-5:acc#3.psp.sva(14)} -pin  "ACC2-5:acc#3" {Z(14)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC2-5:acc#3.psp.sva}
load inst "FRAME:not#40" "not(1)" "INTERFACE" -attr xrf 2405 -attr oid 452 -attr @path {/mean_vga/mean_vga:core/FRAME:not#40} -attr area 0.001000 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_not(1)"
load net {ACC2-5:acc#3.psp.sva(4)} -pin  "FRAME:not#40" {A(0)} -attr @path {/mean_vga/mean_vga:core/slc(ACC2-5:acc#3.psp.sva)#29.itm}
load net {FRAME:not#40.itm} -pin  "FRAME:not#40" {Z(0)} -attr @path {/mean_vga/mean_vga:core/FRAME:not#40.itm}
load inst "FRAME:not#47" "not(1)" "INTERFACE" -attr xrf 2406 -attr oid 453 -attr @path {/mean_vga/mean_vga:core/FRAME:not#47} -attr area 0.001000 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_not(1)"
load net {ACC2-5:acc#3.psp.sva(4)} -pin  "FRAME:not#47" {A(0)} -attr @path {/mean_vga/mean_vga:core/slc(ACC2-5:acc#3.psp.sva)#2.itm}
load net {FRAME:not#47.itm} -pin  "FRAME:not#47" {Z(0)} -attr @path {/mean_vga/mean_vga:core/FRAME:not#47.itm}
load inst "FRAME:acc#31" "add(4,0,4,0,5)" "INTERFACE" -attr xrf 2407 -attr oid 454 -attr vt d -attr @path {/mean_vga/mean_vga:core/FRAME:acc#31} -attr area 5.293382 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(4,0,4,0,5)"
load net {FRAME:not#47.itm} -pin  "FRAME:acc#31" {A(0)} -attr vt d -attr @path {/mean_vga/mean_vga:core/conc#187.itm}
load net {PWR} -pin  "FRAME:acc#31" {A(1)} -attr @path {/mean_vga/mean_vga:core/conc#187.itm}
load net {PWR} -pin  "FRAME:acc#31" {A(2)} -attr @path {/mean_vga/mean_vga:core/conc#187.itm}
load net {FRAME:not#40.itm} -pin  "FRAME:acc#31" {A(3)} -attr vt d -attr @path {/mean_vga/mean_vga:core/conc#187.itm}
load net {ACC2-5:acc#3.psp.sva(7)} -pin  "FRAME:acc#31" {B(0)} -attr vt d -attr @path {/mean_vga/mean_vga:core/FRAME:conc#25.itm}
load net {ACC2-5:acc#3.psp.sva(8)} -pin  "FRAME:acc#31" {B(1)} -attr vt d -attr @path {/mean_vga/mean_vga:core/FRAME:conc#25.itm}
load net {ACC2-5:acc#3.psp.sva(9)} -pin  "FRAME:acc#31" {B(2)} -attr vt d -attr @path {/mean_vga/mean_vga:core/FRAME:conc#25.itm}
load net {ACC2-5:acc#3.psp.sva(5)} -pin  "FRAME:acc#31" {B(3)} -attr vt d -attr @path {/mean_vga/mean_vga:core/FRAME:conc#25.itm}
load net {FRAME:acc#31.itm(0)} -pin  "FRAME:acc#31" {Z(0)} -attr vt d -attr @path {/mean_vga/mean_vga:core/FRAME:acc#31.itm}
load net {FRAME:acc#31.itm(1)} -pin  "FRAME:acc#31" {Z(1)} -attr vt d -attr @path {/mean_vga/mean_vga:core/FRAME:acc#31.itm}
load net {FRAME:acc#31.itm(2)} -pin  "FRAME:acc#31" {Z(2)} -attr vt d -attr @path {/mean_vga/mean_vga:core/FRAME:acc#31.itm}
load net {FRAME:acc#31.itm(3)} -pin  "FRAME:acc#31" {Z(3)} -attr vt d -attr @path {/mean_vga/mean_vga:core/FRAME:acc#31.itm}
load net {FRAME:acc#31.itm(4)} -pin  "FRAME:acc#31" {Z(4)} -attr vt d -attr @path {/mean_vga/mean_vga:core/FRAME:acc#31.itm}
load inst "FRAME:not#23" "not(1)" "INTERFACE" -attr xrf 2408 -attr oid 455 -attr @path {/mean_vga/mean_vga:core/FRAME:not#23} -attr area 0.001000 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_not(1)"
load net {ACC2-5:acc#3.psp.sva(5)} -pin  "FRAME:not#23" {A(0)} -attr @path {/mean_vga/mean_vga:core/slc(ACC2-5:acc#3.psp.sva)#5.itm}
load net {FRAME:not#23.itm} -pin  "FRAME:not#23" {Z(0)} -attr @path {/mean_vga/mean_vga:core/FRAME:not#23.itm}
load inst "FRAME:acc#30" "add(4,0,4,0,5)" "INTERFACE" -attr xrf 2409 -attr oid 456 -attr vt d -attr @path {/mean_vga/mean_vga:core/FRAME:acc#30} -attr area 5.293382 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(4,0,4,0,5)"
load net {ACC2-5:acc#3.psp.sva(14)} -pin  "FRAME:acc#30" {A(0)} -attr vt d -attr @path {/mean_vga/mean_vga:core/conc#188.itm}
load net {GND} -pin  "FRAME:acc#30" {A(1)} -attr @path {/mean_vga/mean_vga:core/conc#188.itm}
load net {GND} -pin  "FRAME:acc#30" {A(2)} -attr @path {/mean_vga/mean_vga:core/conc#188.itm}
load net {ACC2-5:acc#3.psp.sva(14)} -pin  "FRAME:acc#30" {A(3)} -attr vt d -attr @path {/mean_vga/mean_vga:core/conc#188.itm}
load net {FRAME:not#23.itm} -pin  "FRAME:acc#30" {B(0)} -attr vt d -attr @path {/mean_vga/mean_vga:core/conc#189.itm}
load net {PWR} -pin  "FRAME:acc#30" {B(1)} -attr @path {/mean_vga/mean_vga:core/conc#189.itm}
load net {PWR} -pin  "FRAME:acc#30" {B(2)} -attr @path {/mean_vga/mean_vga:core/conc#189.itm}
load net {PWR} -pin  "FRAME:acc#30" {B(3)} -attr @path {/mean_vga/mean_vga:core/conc#189.itm}
load net {FRAME:acc#30.itm(0)} -pin  "FRAME:acc#30" {Z(0)} -attr vt d -attr @path {/mean_vga/mean_vga:core/FRAME:acc#30.itm}
load net {FRAME:acc#30.itm(1)} -pin  "FRAME:acc#30" {Z(1)} -attr vt d -attr @path {/mean_vga/mean_vga:core/FRAME:acc#30.itm}
load net {FRAME:acc#30.itm(2)} -pin  "FRAME:acc#30" {Z(2)} -attr vt d -attr @path {/mean_vga/mean_vga:core/FRAME:acc#30.itm}
load net {FRAME:acc#30.itm(3)} -pin  "FRAME:acc#30" {Z(3)} -attr vt d -attr @path {/mean_vga/mean_vga:core/FRAME:acc#30.itm}
load net {FRAME:acc#30.itm(4)} -pin  "FRAME:acc#30" {Z(4)} -attr vt d -attr @path {/mean_vga/mean_vga:core/FRAME:acc#30.itm}
load inst "FRAME:acc#34" "add(5,0,5,0,6)" "INTERFACE" -attr xrf 2410 -attr oid 457 -attr vt d -attr @path {/mean_vga/mean_vga:core/FRAME:acc#34} -attr area 6.284690 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(5,0,5,0,6)"
load net {FRAME:acc#31.itm(0)} -pin  "FRAME:acc#34" {A(0)} -attr vt d -attr @path {/mean_vga/mean_vga:core/FRAME:acc#31.itm}
load net {FRAME:acc#31.itm(1)} -pin  "FRAME:acc#34" {A(1)} -attr vt d -attr @path {/mean_vga/mean_vga:core/FRAME:acc#31.itm}
load net {FRAME:acc#31.itm(2)} -pin  "FRAME:acc#34" {A(2)} -attr vt d -attr @path {/mean_vga/mean_vga:core/FRAME:acc#31.itm}
load net {FRAME:acc#31.itm(3)} -pin  "FRAME:acc#34" {A(3)} -attr vt d -attr @path {/mean_vga/mean_vga:core/FRAME:acc#31.itm}
load net {FRAME:acc#31.itm(4)} -pin  "FRAME:acc#34" {A(4)} -attr vt d -attr @path {/mean_vga/mean_vga:core/FRAME:acc#31.itm}
load net {FRAME:acc#30.itm(0)} -pin  "FRAME:acc#34" {B(0)} -attr vt d -attr @path {/mean_vga/mean_vga:core/FRAME:acc#30.itm}
load net {FRAME:acc#30.itm(1)} -pin  "FRAME:acc#34" {B(1)} -attr vt d -attr @path {/mean_vga/mean_vga:core/FRAME:acc#30.itm}
load net {FRAME:acc#30.itm(2)} -pin  "FRAME:acc#34" {B(2)} -attr vt d -attr @path {/mean_vga/mean_vga:core/FRAME:acc#30.itm}
load net {FRAME:acc#30.itm(3)} -pin  "FRAME:acc#34" {B(3)} -attr vt d -attr @path {/mean_vga/mean_vga:core/FRAME:acc#30.itm}
load net {FRAME:acc#30.itm(4)} -pin  "FRAME:acc#34" {B(4)} -attr vt d -attr @path {/mean_vga/mean_vga:core/FRAME:acc#30.itm}
load net {FRAME:acc#34.itm(0)} -pin  "FRAME:acc#34" {Z(0)} -attr vt d -attr @path {/mean_vga/mean_vga:core/FRAME:acc#34.itm}
load net {FRAME:acc#34.itm(1)} -pin  "FRAME:acc#34" {Z(1)} -attr vt d -attr @path {/mean_vga/mean_vga:core/FRAME:acc#34.itm}
load net {FRAME:acc#34.itm(2)} -pin  "FRAME:acc#34" {Z(2)} -attr vt d -attr @path {/mean_vga/mean_vga:core/FRAME:acc#34.itm}
load net {FRAME:acc#34.itm(3)} -pin  "FRAME:acc#34" {Z(3)} -attr vt d -attr @path {/mean_vga/mean_vga:core/FRAME:acc#34.itm}
load net {FRAME:acc#34.itm(4)} -pin  "FRAME:acc#34" {Z(4)} -attr vt d -attr @path {/mean_vga/mean_vga:core/FRAME:acc#34.itm}
load net {FRAME:acc#34.itm(5)} -pin  "FRAME:acc#34" {Z(5)} -attr vt d -attr @path {/mean_vga/mean_vga:core/FRAME:acc#34.itm}
load inst "FRAME:acc#36" "add(5,0,6,-1,6)" "INTERFACE" -attr xrf 2411 -attr oid 458 -attr vt d -attr @path {/mean_vga/mean_vga:core/FRAME:acc#36} -attr area 7.280752 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(6,0,5,0,6)"
load net {PWR} -pin  "FRAME:acc#36" {A(0)} -attr @path {/mean_vga/mean_vga:core/C19_5}
load net {PWR} -pin  "FRAME:acc#36" {A(1)} -attr @path {/mean_vga/mean_vga:core/C19_5}
load net {GND} -pin  "FRAME:acc#36" {A(2)} -attr @path {/mean_vga/mean_vga:core/C19_5}
load net {GND} -pin  "FRAME:acc#36" {A(3)} -attr @path {/mean_vga/mean_vga:core/C19_5}
load net {PWR} -pin  "FRAME:acc#36" {A(4)} -attr @path {/mean_vga/mean_vga:core/C19_5}
load net {FRAME:acc#34.itm(0)} -pin  "FRAME:acc#36" {B(0)} -attr vt d -attr @path {/mean_vga/mean_vga:core/FRAME:acc#34.itm}
load net {FRAME:acc#34.itm(1)} -pin  "FRAME:acc#36" {B(1)} -attr vt d -attr @path {/mean_vga/mean_vga:core/FRAME:acc#34.itm}
load net {FRAME:acc#34.itm(2)} -pin  "FRAME:acc#36" {B(2)} -attr vt d -attr @path {/mean_vga/mean_vga:core/FRAME:acc#34.itm}
load net {FRAME:acc#34.itm(3)} -pin  "FRAME:acc#36" {B(3)} -attr vt d -attr @path {/mean_vga/mean_vga:core/FRAME:acc#34.itm}
load net {FRAME:acc#34.itm(4)} -pin  "FRAME:acc#36" {B(4)} -attr vt d -attr @path {/mean_vga/mean_vga:core/FRAME:acc#34.itm}
load net {FRAME:acc#34.itm(5)} -pin  "FRAME:acc#36" {B(5)} -attr vt d -attr @path {/mean_vga/mean_vga:core/FRAME:acc#34.itm}
load net {FRAME:acc#36.itm(0)} -pin  "FRAME:acc#36" {Z(0)} -attr vt d -attr @path {/mean_vga/mean_vga:core/FRAME:acc#36.itm}
load net {FRAME:acc#36.itm(1)} -pin  "FRAME:acc#36" {Z(1)} -attr vt d -attr @path {/mean_vga/mean_vga:core/FRAME:acc#36.itm}
load net {FRAME:acc#36.itm(2)} -pin  "FRAME:acc#36" {Z(2)} -attr vt d -attr @path {/mean_vga/mean_vga:core/FRAME:acc#36.itm}
load net {FRAME:acc#36.itm(3)} -pin  "FRAME:acc#36" {Z(3)} -attr vt d -attr @path {/mean_vga/mean_vga:core/FRAME:acc#36.itm}
load net {FRAME:acc#36.itm(4)} -pin  "FRAME:acc#36" {Z(4)} -attr vt d -attr @path {/mean_vga/mean_vga:core/FRAME:acc#36.itm}
load net {FRAME:acc#36.itm(5)} -pin  "FRAME:acc#36" {Z(5)} -attr vt d -attr @path {/mean_vga/mean_vga:core/FRAME:acc#36.itm}
load inst "FRAME:acc#33" "add(5,-1,4,0,5)" "INTERFACE" -attr xrf 2412 -attr oid 459 -attr vt d -attr @path {/mean_vga/mean_vga:core/FRAME:acc#33} -attr area 6.000000 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(5,0,5,1,7)"
load net {ACC2-5:acc#3.psp.sva(6)} -pin  "FRAME:acc#33" {A(0)} -attr vt d -attr @path {/mean_vga/mean_vga:core/conc#190.itm}
load net {GND} -pin  "FRAME:acc#33" {A(1)} -attr @path {/mean_vga/mean_vga:core/conc#190.itm}
load net {ACC2-5:acc#3.psp.sva(6)} -pin  "FRAME:acc#33" {A(2)} -attr vt d -attr @path {/mean_vga/mean_vga:core/conc#190.itm}
load net {GND} -pin  "FRAME:acc#33" {A(3)} -attr @path {/mean_vga/mean_vga:core/conc#190.itm}
load net {ACC2-5:acc#3.psp.sva(6)} -pin  "FRAME:acc#33" {A(4)} -attr vt d -attr @path {/mean_vga/mean_vga:core/conc#190.itm}
load net {ACC2-5:acc#3.psp.sva(0)} -pin  "FRAME:acc#33" {B(0)} -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(ACC2-5:acc#3.psp.sva)#7.itm}
load net {ACC2-5:acc#3.psp.sva(1)} -pin  "FRAME:acc#33" {B(1)} -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(ACC2-5:acc#3.psp.sva)#7.itm}
load net {ACC2-5:acc#3.psp.sva(2)} -pin  "FRAME:acc#33" {B(2)} -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(ACC2-5:acc#3.psp.sva)#7.itm}
load net {ACC2-5:acc#3.psp.sva(3)} -pin  "FRAME:acc#33" {B(3)} -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(ACC2-5:acc#3.psp.sva)#7.itm}
load net {FRAME:acc#33.itm(0)} -pin  "FRAME:acc#33" {Z(0)} -attr vt d -attr @path {/mean_vga/mean_vga:core/FRAME:acc#33.itm}
load net {FRAME:acc#33.itm(1)} -pin  "FRAME:acc#33" {Z(1)} -attr vt d -attr @path {/mean_vga/mean_vga:core/FRAME:acc#33.itm}
load net {FRAME:acc#33.itm(2)} -pin  "FRAME:acc#33" {Z(2)} -attr vt d -attr @path {/mean_vga/mean_vga:core/FRAME:acc#33.itm}
load net {FRAME:acc#33.itm(3)} -pin  "FRAME:acc#33" {Z(3)} -attr vt d -attr @path {/mean_vga/mean_vga:core/FRAME:acc#33.itm}
load net {FRAME:acc#33.itm(4)} -pin  "FRAME:acc#33" {Z(4)} -attr vt d -attr @path {/mean_vga/mean_vga:core/FRAME:acc#33.itm}
load inst "FRAME:not#19" "not(3)" "INTERFACE" -attr xrf 2413 -attr oid 460 -attr vt d -attr @path {/mean_vga/mean_vga:core/FRAME:not#19} -attr area 0.001000 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_not(3)"
load net {ACC2-5:acc#3.psp.sva(11)} -pin  "FRAME:not#19" {A(0)} -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(ACC2-5:acc#3.psp.sva)#8.itm}
load net {ACC2-5:acc#3.psp.sva(12)} -pin  "FRAME:not#19" {A(1)} -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(ACC2-5:acc#3.psp.sva)#8.itm}
load net {ACC2-5:acc#3.psp.sva(13)} -pin  "FRAME:not#19" {A(2)} -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(ACC2-5:acc#3.psp.sva)#8.itm}
load net {FRAME:not#19.itm(0)} -pin  "FRAME:not#19" {Z(0)} -attr vt d -attr @path {/mean_vga/mean_vga:core/FRAME:not#19.itm}
load net {FRAME:not#19.itm(1)} -pin  "FRAME:not#19" {Z(1)} -attr vt d -attr @path {/mean_vga/mean_vga:core/FRAME:not#19.itm}
load net {FRAME:not#19.itm(2)} -pin  "FRAME:not#19" {Z(2)} -attr vt d -attr @path {/mean_vga/mean_vga:core/FRAME:not#19.itm}
load inst "FRAME:acc#58" "add(3,0,3,0,4)" "INTERFACE" -attr xrf 2414 -attr oid 461 -attr vt d -attr @path {/mean_vga/mean_vga:core/FRAME:acc#58} -attr area 4.303074 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(3,0,3,0,4)"
load net {FRAME:not#19.itm(0)} -pin  "FRAME:acc#58" {A(0)} -attr vt d -attr @path {/mean_vga/mean_vga:core/FRAME:not#19.itm}
load net {FRAME:not#19.itm(1)} -pin  "FRAME:acc#58" {A(1)} -attr vt d -attr @path {/mean_vga/mean_vga:core/FRAME:not#19.itm}
load net {FRAME:not#19.itm(2)} -pin  "FRAME:acc#58" {A(2)} -attr vt d -attr @path {/mean_vga/mean_vga:core/FRAME:not#19.itm}
load net {ACC2-5:acc#3.psp.sva(7)} -pin  "FRAME:acc#58" {B(0)} -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(ACC2-5:acc#3.psp.sva)#4.itm}
load net {ACC2-5:acc#3.psp.sva(8)} -pin  "FRAME:acc#58" {B(1)} -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(ACC2-5:acc#3.psp.sva)#4.itm}
load net {ACC2-5:acc#3.psp.sva(9)} -pin  "FRAME:acc#58" {B(2)} -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(ACC2-5:acc#3.psp.sva)#4.itm}
load net {FRAME:acc#58.itm(0)} -pin  "FRAME:acc#58" {Z(0)} -attr vt d -attr @path {/mean_vga/mean_vga:core/FRAME:acc#58.itm}
load net {FRAME:acc#58.itm(1)} -pin  "FRAME:acc#58" {Z(1)} -attr vt d -attr @path {/mean_vga/mean_vga:core/FRAME:acc#58.itm}
load net {FRAME:acc#58.itm(2)} -pin  "FRAME:acc#58" {Z(2)} -attr vt d -attr @path {/mean_vga/mean_vga:core/FRAME:acc#58.itm}
load net {FRAME:acc#58.itm(3)} -pin  "FRAME:acc#58" {Z(3)} -attr vt d -attr @path {/mean_vga/mean_vga:core/FRAME:acc#58.itm}
load inst "FRAME:not#32" "not(1)" "INTERFACE" -attr xrf 2415 -attr oid 462 -attr @path {/mean_vga/mean_vga:core/FRAME:not#32} -attr area 0.001000 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_not(1)"
load net {ACC2-5:acc#3.psp.sva(10)} -pin  "FRAME:not#32" {A(0)} -attr @path {/mean_vga/mean_vga:core/slc(ACC2-5:acc#3.psp.sva)#9.itm}
load net {FRAME:not#32.itm} -pin  "FRAME:not#32" {Z(0)} -attr @path {/mean_vga/mean_vga:core/FRAME:not#32.itm}
load inst "FRAME:acc#35" "add(5,1,5,0,7)" "INTERFACE" -attr xrf 2416 -attr oid 463 -attr vt d -attr @path {/mean_vga/mean_vga:core/FRAME:acc#35} -attr area 6.000000 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(5,0,5,1,7)"
load net {FRAME:acc#33.itm(0)} -pin  "FRAME:acc#35" {A(0)} -attr vt d -attr @path {/mean_vga/mean_vga:core/FRAME:acc#33.itm}
load net {FRAME:acc#33.itm(1)} -pin  "FRAME:acc#35" {A(1)} -attr vt d -attr @path {/mean_vga/mean_vga:core/FRAME:acc#33.itm}
load net {FRAME:acc#33.itm(2)} -pin  "FRAME:acc#35" {A(2)} -attr vt d -attr @path {/mean_vga/mean_vga:core/FRAME:acc#33.itm}
load net {FRAME:acc#33.itm(3)} -pin  "FRAME:acc#35" {A(3)} -attr vt d -attr @path {/mean_vga/mean_vga:core/FRAME:acc#33.itm}
load net {FRAME:acc#33.itm(4)} -pin  "FRAME:acc#35" {A(4)} -attr vt d -attr @path {/mean_vga/mean_vga:core/FRAME:acc#33.itm}
load net {FRAME:not#32.itm} -pin  "FRAME:acc#35" {B(0)} -attr vt d -attr @path {/mean_vga/mean_vga:core/FRAME:conc#52.itm}
load net {FRAME:acc#58.itm(0)} -pin  "FRAME:acc#35" {B(1)} -attr vt d -attr @path {/mean_vga/mean_vga:core/FRAME:conc#52.itm}
load net {FRAME:acc#58.itm(1)} -pin  "FRAME:acc#35" {B(2)} -attr vt d -attr @path {/mean_vga/mean_vga:core/FRAME:conc#52.itm}
load net {FRAME:acc#58.itm(2)} -pin  "FRAME:acc#35" {B(3)} -attr vt d -attr @path {/mean_vga/mean_vga:core/FRAME:conc#52.itm}
load net {FRAME:acc#58.itm(3)} -pin  "FRAME:acc#35" {B(4)} -attr vt d -attr @path {/mean_vga/mean_vga:core/FRAME:conc#52.itm}
load net {FRAME:acc#35.itm(0)} -pin  "FRAME:acc#35" {Z(0)} -attr vt d -attr @path {/mean_vga/mean_vga:core/FRAME:acc#35.itm}
load net {FRAME:acc#35.itm(1)} -pin  "FRAME:acc#35" {Z(1)} -attr vt d -attr @path {/mean_vga/mean_vga:core/FRAME:acc#35.itm}
load net {FRAME:acc#35.itm(2)} -pin  "FRAME:acc#35" {Z(2)} -attr vt d -attr @path {/mean_vga/mean_vga:core/FRAME:acc#35.itm}
load net {FRAME:acc#35.itm(3)} -pin  "FRAME:acc#35" {Z(3)} -attr vt d -attr @path {/mean_vga/mean_vga:core/FRAME:acc#35.itm}
load net {FRAME:acc#35.itm(4)} -pin  "FRAME:acc#35" {Z(4)} -attr vt d -attr @path {/mean_vga/mean_vga:core/FRAME:acc#35.itm}
load net {FRAME:acc#35.itm(5)} -pin  "FRAME:acc#35" {Z(5)} -attr vt d -attr @path {/mean_vga/mean_vga:core/FRAME:acc#35.itm}
load net {FRAME:acc#35.itm(6)} -pin  "FRAME:acc#35" {Z(6)} -attr vt d -attr @path {/mean_vga/mean_vga:core/FRAME:acc#35.itm}
load inst "acc#4" "add(6,1,7,-1,7)" "INTERFACE" -attr xrf 2417 -attr oid 464 -attr vt d -attr @path {/mean_vga/mean_vga:core/acc#4} -attr area 8.000000 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(7,0,6,1,7)"
load net {FRAME:acc#36.itm(0)} -pin  "acc#4" {A(0)} -attr vt d -attr @path {/mean_vga/mean_vga:core/FRAME:acc#36.itm}
load net {FRAME:acc#36.itm(1)} -pin  "acc#4" {A(1)} -attr vt d -attr @path {/mean_vga/mean_vga:core/FRAME:acc#36.itm}
load net {FRAME:acc#36.itm(2)} -pin  "acc#4" {A(2)} -attr vt d -attr @path {/mean_vga/mean_vga:core/FRAME:acc#36.itm}
load net {FRAME:acc#36.itm(3)} -pin  "acc#4" {A(3)} -attr vt d -attr @path {/mean_vga/mean_vga:core/FRAME:acc#36.itm}
load net {FRAME:acc#36.itm(4)} -pin  "acc#4" {A(4)} -attr vt d -attr @path {/mean_vga/mean_vga:core/FRAME:acc#36.itm}
load net {FRAME:acc#36.itm(5)} -pin  "acc#4" {A(5)} -attr vt d -attr @path {/mean_vga/mean_vga:core/FRAME:acc#36.itm}
load net {FRAME:acc#35.itm(0)} -pin  "acc#4" {B(0)} -attr vt d -attr @path {/mean_vga/mean_vga:core/FRAME:acc#35.itm}
load net {FRAME:acc#35.itm(1)} -pin  "acc#4" {B(1)} -attr vt d -attr @path {/mean_vga/mean_vga:core/FRAME:acc#35.itm}
load net {FRAME:acc#35.itm(2)} -pin  "acc#4" {B(2)} -attr vt d -attr @path {/mean_vga/mean_vga:core/FRAME:acc#35.itm}
load net {FRAME:acc#35.itm(3)} -pin  "acc#4" {B(3)} -attr vt d -attr @path {/mean_vga/mean_vga:core/FRAME:acc#35.itm}
load net {FRAME:acc#35.itm(4)} -pin  "acc#4" {B(4)} -attr vt d -attr @path {/mean_vga/mean_vga:core/FRAME:acc#35.itm}
load net {FRAME:acc#35.itm(5)} -pin  "acc#4" {B(5)} -attr vt d -attr @path {/mean_vga/mean_vga:core/FRAME:acc#35.itm}
load net {FRAME:acc#35.itm(6)} -pin  "acc#4" {B(6)} -attr vt d -attr @path {/mean_vga/mean_vga:core/FRAME:acc#35.itm}
load net {acc.imod#4.sva(0)} -pin  "acc#4" {Z(0)} -attr vt d -attr @path {/mean_vga/mean_vga:core/acc.imod#4.sva}
load net {acc.imod#4.sva(1)} -pin  "acc#4" {Z(1)} -attr vt d -attr @path {/mean_vga/mean_vga:core/acc.imod#4.sva}
load net {acc.imod#4.sva(2)} -pin  "acc#4" {Z(2)} -attr vt d -attr @path {/mean_vga/mean_vga:core/acc.imod#4.sva}
load net {acc.imod#4.sva(3)} -pin  "acc#4" {Z(3)} -attr vt d -attr @path {/mean_vga/mean_vga:core/acc.imod#4.sva}
load net {acc.imod#4.sva(4)} -pin  "acc#4" {Z(4)} -attr vt d -attr @path {/mean_vga/mean_vga:core/acc.imod#4.sva}
load net {acc.imod#4.sva(5)} -pin  "acc#4" {Z(5)} -attr vt d -attr @path {/mean_vga/mean_vga:core/acc.imod#4.sva}
load net {acc.imod#4.sva(6)} -pin  "acc#4" {Z(6)} -attr vt d -attr @path {/mean_vga/mean_vga:core/acc.imod#4.sva}
load inst "FRAME:not#25" "not(1)" "INTERFACE" -attr xrf 2418 -attr oid 465 -attr @path {/mean_vga/mean_vga:core/FRAME:not#25} -attr area 0.001000 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_not(1)"
load net {acc.imod#4.sva(4)} -pin  "FRAME:not#25" {A(0)} -attr @path {/mean_vga/mean_vga:core/slc(acc.imod#4.sva)#7.itm}
load net {FRAME:not#25.itm} -pin  "FRAME:not#25" {Z(0)} -attr @path {/mean_vga/mean_vga:core/FRAME:not#25.itm}
load inst "FRAME:not#49" "not(1)" "INTERFACE" -attr xrf 2419 -attr oid 466 -attr @path {/mean_vga/mean_vga:core/FRAME:not#49} -attr area 0.001000 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_not(1)"
load net {acc.imod#4.sva(4)} -pin  "FRAME:not#49" {A(0)} -attr @path {/mean_vga/mean_vga:core/slc(acc.imod#4.sva)#3.itm}
load net {FRAME:not#49.itm} -pin  "FRAME:not#49" {Z(0)} -attr @path {/mean_vga/mean_vga:core/FRAME:not#49.itm}
load inst "FRAME:not#24" "not(2)" "INTERFACE" -attr xrf 2420 -attr oid 467 -attr vt d -attr @path {/mean_vga/mean_vga:core/FRAME:not#24} -attr area 0.001000 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_not(2)"
load net {acc.imod#4.sva(5)} -pin  "FRAME:not#24" {A(0)} -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(acc.imod#4.sva)#1.itm}
load net {acc.imod#4.sva(6)} -pin  "FRAME:not#24" {A(1)} -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(acc.imod#4.sva)#1.itm}
load net {FRAME:not#24.itm(0)} -pin  "FRAME:not#24" {Z(0)} -attr vt d -attr @path {/mean_vga/mean_vga:core/FRAME:not#24.itm}
load net {FRAME:not#24.itm(1)} -pin  "FRAME:not#24" {Z(1)} -attr vt d -attr @path {/mean_vga/mean_vga:core/FRAME:not#24.itm}
load inst "FRAME:acc#44" "add(4,-1,2,1,4)" "INTERFACE" -attr xrf 2421 -attr oid 468 -attr vt d -attr @path {/mean_vga/mean_vga:core/FRAME:acc#44} -attr area 5.000000 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(4,0,2,1,4)"
load net {FRAME:not#49.itm} -pin  "FRAME:acc#44" {A(0)} -attr vt d -attr @path {/mean_vga/mean_vga:core/conc#191.itm}
load net {PWR} -pin  "FRAME:acc#44" {A(1)} -attr @path {/mean_vga/mean_vga:core/conc#191.itm}
load net {PWR} -pin  "FRAME:acc#44" {A(2)} -attr @path {/mean_vga/mean_vga:core/conc#191.itm}
load net {FRAME:not#25.itm} -pin  "FRAME:acc#44" {A(3)} -attr vt d -attr @path {/mean_vga/mean_vga:core/conc#191.itm}
load net {FRAME:not#24.itm(0)} -pin  "FRAME:acc#44" {B(0)} -attr vt d -attr @path {/mean_vga/mean_vga:core/FRAME:not#24.itm}
load net {FRAME:not#24.itm(1)} -pin  "FRAME:acc#44" {B(1)} -attr vt d -attr @path {/mean_vga/mean_vga:core/FRAME:not#24.itm}
load net {FRAME:acc#44.sdt(0)} -pin  "FRAME:acc#44" {Z(0)} -attr vt d -attr @path {/mean_vga/mean_vga:core/FRAME:acc#44.sdt}
load net {FRAME:acc#44.sdt(1)} -pin  "FRAME:acc#44" {Z(1)} -attr vt d -attr @path {/mean_vga/mean_vga:core/FRAME:acc#44.sdt}
load net {FRAME:acc#44.sdt(2)} -pin  "FRAME:acc#44" {Z(2)} -attr vt d -attr @path {/mean_vga/mean_vga:core/FRAME:acc#44.sdt}
load net {FRAME:acc#44.sdt(3)} -pin  "FRAME:acc#44" {Z(3)} -attr vt d -attr @path {/mean_vga/mean_vga:core/FRAME:acc#44.sdt}
load inst "ACC1:acc#62" "add(10,0,10,0,11)" "INTERFACE" -attr xrf 2422 -attr oid 469 -attr vt dc -attr @path {/mean_vga/mean_vga:core/ACC1:acc#62} -attr area 11.241230 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(10,0,10,0,11)"
load net {reg(regs.regs(2).sva#1).cse(40)} -pin  "ACC1:acc#62" {A(0)} -attr vt dc -attr @path {/mean_vga/mean_vga:core/slc(regs.regs(2).sva#1)#5.itm}
load net {reg(regs.regs(2).sva#1).cse(41)} -pin  "ACC1:acc#62" {A(1)} -attr vt dc -attr @path {/mean_vga/mean_vga:core/slc(regs.regs(2).sva#1)#5.itm}
load net {reg(regs.regs(2).sva#1).cse(42)} -pin  "ACC1:acc#62" {A(2)} -attr vt dc -attr @path {/mean_vga/mean_vga:core/slc(regs.regs(2).sva#1)#5.itm}
load net {reg(regs.regs(2).sva#1).cse(43)} -pin  "ACC1:acc#62" {A(3)} -attr vt dc -attr @path {/mean_vga/mean_vga:core/slc(regs.regs(2).sva#1)#5.itm}
load net {reg(regs.regs(2).sva#1).cse(44)} -pin  "ACC1:acc#62" {A(4)} -attr vt dc -attr @path {/mean_vga/mean_vga:core/slc(regs.regs(2).sva#1)#5.itm}
load net {reg(regs.regs(2).sva#1).cse(45)} -pin  "ACC1:acc#62" {A(5)} -attr vt dc -attr @path {/mean_vga/mean_vga:core/slc(regs.regs(2).sva#1)#5.itm}
load net {reg(regs.regs(2).sva#1).cse(46)} -pin  "ACC1:acc#62" {A(6)} -attr vt dc -attr @path {/mean_vga/mean_vga:core/slc(regs.regs(2).sva#1)#5.itm}
load net {reg(regs.regs(2).sva#1).cse(47)} -pin  "ACC1:acc#62" {A(7)} -attr vt dc -attr @path {/mean_vga/mean_vga:core/slc(regs.regs(2).sva#1)#5.itm}
load net {reg(regs.regs(2).sva#1).cse(48)} -pin  "ACC1:acc#62" {A(8)} -attr vt dc -attr @path {/mean_vga/mean_vga:core/slc(regs.regs(2).sva#1)#5.itm}
load net {reg(regs.regs(2).sva#1).cse(49)} -pin  "ACC1:acc#62" {A(9)} -attr vt dc -attr @path {/mean_vga/mean_vga:core/slc(regs.regs(2).sva#1)#5.itm}
load net {reg(regs.regs(2).sva#1).cse(70)} -pin  "ACC1:acc#62" {B(0)} -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(regs.regs(2).sva#1)#6.itm}
load net {reg(regs.regs(2).sva#1).cse(71)} -pin  "ACC1:acc#62" {B(1)} -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(regs.regs(2).sva#1)#6.itm}
load net {reg(regs.regs(2).sva#1).cse(72)} -pin  "ACC1:acc#62" {B(2)} -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(regs.regs(2).sva#1)#6.itm}
load net {reg(regs.regs(2).sva#1).cse(73)} -pin  "ACC1:acc#62" {B(3)} -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(regs.regs(2).sva#1)#6.itm}
load net {reg(regs.regs(2).sva#1).cse(74)} -pin  "ACC1:acc#62" {B(4)} -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(regs.regs(2).sva#1)#6.itm}
load net {reg(regs.regs(2).sva#1).cse(75)} -pin  "ACC1:acc#62" {B(5)} -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(regs.regs(2).sva#1)#6.itm}
load net {reg(regs.regs(2).sva#1).cse(76)} -pin  "ACC1:acc#62" {B(6)} -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(regs.regs(2).sva#1)#6.itm}
load net {reg(regs.regs(2).sva#1).cse(77)} -pin  "ACC1:acc#62" {B(7)} -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(regs.regs(2).sva#1)#6.itm}
load net {reg(regs.regs(2).sva#1).cse(78)} -pin  "ACC1:acc#62" {B(8)} -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(regs.regs(2).sva#1)#6.itm}
load net {reg(regs.regs(2).sva#1).cse(79)} -pin  "ACC1:acc#62" {B(9)} -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(regs.regs(2).sva#1)#6.itm}
load net {ACC1:acc#62.itm(0)} -pin  "ACC1:acc#62" {Z(0)} -attr vt dc -attr @path {/mean_vga/mean_vga:core/ACC1:acc#62.itm}
load net {ACC1:acc#62.itm(1)} -pin  "ACC1:acc#62" {Z(1)} -attr vt dc -attr @path {/mean_vga/mean_vga:core/ACC1:acc#62.itm}
load net {ACC1:acc#62.itm(2)} -pin  "ACC1:acc#62" {Z(2)} -attr vt dc -attr @path {/mean_vga/mean_vga:core/ACC1:acc#62.itm}
load net {ACC1:acc#62.itm(3)} -pin  "ACC1:acc#62" {Z(3)} -attr vt dc -attr @path {/mean_vga/mean_vga:core/ACC1:acc#62.itm}
load net {ACC1:acc#62.itm(4)} -pin  "ACC1:acc#62" {Z(4)} -attr vt dc -attr @path {/mean_vga/mean_vga:core/ACC1:acc#62.itm}
load net {ACC1:acc#62.itm(5)} -pin  "ACC1:acc#62" {Z(5)} -attr vt dc -attr @path {/mean_vga/mean_vga:core/ACC1:acc#62.itm}
load net {ACC1:acc#62.itm(6)} -pin  "ACC1:acc#62" {Z(6)} -attr vt dc -attr @path {/mean_vga/mean_vga:core/ACC1:acc#62.itm}
load net {ACC1:acc#62.itm(7)} -pin  "ACC1:acc#62" {Z(7)} -attr vt dc -attr @path {/mean_vga/mean_vga:core/ACC1:acc#62.itm}
load net {ACC1:acc#62.itm(8)} -pin  "ACC1:acc#62" {Z(8)} -attr vt dc -attr @path {/mean_vga/mean_vga:core/ACC1:acc#62.itm}
load net {ACC1:acc#62.itm(9)} -pin  "ACC1:acc#62" {Z(9)} -attr vt dc -attr @path {/mean_vga/mean_vga:core/ACC1:acc#62.itm}
load net {ACC1:acc#62.itm(10)} -pin  "ACC1:acc#62" {Z(10)} -attr vt dc -attr @path {/mean_vga/mean_vga:core/ACC1:acc#62.itm}
load inst "ACC1:acc#61" "add(10,0,10,0,11)" "INTERFACE" -attr xrf 2423 -attr oid 470 -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#61} -attr area 11.241230 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(10,0,10,0,11)"
load net {reg(regs.regs(2).sva#1).cse(100)} -pin  "ACC1:acc#61" {A(0)} -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(regs.regs(2).sva#1)#7.itm}
load net {reg(regs.regs(2).sva#1).cse(101)} -pin  "ACC1:acc#61" {A(1)} -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(regs.regs(2).sva#1)#7.itm}
load net {reg(regs.regs(2).sva#1).cse(102)} -pin  "ACC1:acc#61" {A(2)} -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(regs.regs(2).sva#1)#7.itm}
load net {reg(regs.regs(2).sva#1).cse(103)} -pin  "ACC1:acc#61" {A(3)} -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(regs.regs(2).sva#1)#7.itm}
load net {reg(regs.regs(2).sva#1).cse(104)} -pin  "ACC1:acc#61" {A(4)} -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(regs.regs(2).sva#1)#7.itm}
load net {reg(regs.regs(2).sva#1).cse(105)} -pin  "ACC1:acc#61" {A(5)} -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(regs.regs(2).sva#1)#7.itm}
load net {reg(regs.regs(2).sva#1).cse(106)} -pin  "ACC1:acc#61" {A(6)} -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(regs.regs(2).sva#1)#7.itm}
load net {reg(regs.regs(2).sva#1).cse(107)} -pin  "ACC1:acc#61" {A(7)} -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(regs.regs(2).sva#1)#7.itm}
load net {reg(regs.regs(2).sva#1).cse(108)} -pin  "ACC1:acc#61" {A(8)} -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(regs.regs(2).sva#1)#7.itm}
load net {reg(regs.regs(2).sva#1).cse(109)} -pin  "ACC1:acc#61" {A(9)} -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(regs.regs(2).sva#1)#7.itm}
load net {reg(regs.regs(2).sva#1).cse(130)} -pin  "ACC1:acc#61" {B(0)} -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(regs.regs(2).sva#1)#8.itm}
load net {reg(regs.regs(2).sva#1).cse(131)} -pin  "ACC1:acc#61" {B(1)} -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(regs.regs(2).sva#1)#8.itm}
load net {reg(regs.regs(2).sva#1).cse(132)} -pin  "ACC1:acc#61" {B(2)} -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(regs.regs(2).sva#1)#8.itm}
load net {reg(regs.regs(2).sva#1).cse(133)} -pin  "ACC1:acc#61" {B(3)} -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(regs.regs(2).sva#1)#8.itm}
load net {reg(regs.regs(2).sva#1).cse(134)} -pin  "ACC1:acc#61" {B(4)} -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(regs.regs(2).sva#1)#8.itm}
load net {reg(regs.regs(2).sva#1).cse(135)} -pin  "ACC1:acc#61" {B(5)} -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(regs.regs(2).sva#1)#8.itm}
load net {reg(regs.regs(2).sva#1).cse(136)} -pin  "ACC1:acc#61" {B(6)} -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(regs.regs(2).sva#1)#8.itm}
load net {reg(regs.regs(2).sva#1).cse(137)} -pin  "ACC1:acc#61" {B(7)} -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(regs.regs(2).sva#1)#8.itm}
load net {reg(regs.regs(2).sva#1).cse(138)} -pin  "ACC1:acc#61" {B(8)} -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(regs.regs(2).sva#1)#8.itm}
load net {reg(regs.regs(2).sva#1).cse(139)} -pin  "ACC1:acc#61" {B(9)} -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(regs.regs(2).sva#1)#8.itm}
load net {ACC1:acc#61.itm(0)} -pin  "ACC1:acc#61" {Z(0)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#61.itm}
load net {ACC1:acc#61.itm(1)} -pin  "ACC1:acc#61" {Z(1)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#61.itm}
load net {ACC1:acc#61.itm(2)} -pin  "ACC1:acc#61" {Z(2)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#61.itm}
load net {ACC1:acc#61.itm(3)} -pin  "ACC1:acc#61" {Z(3)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#61.itm}
load net {ACC1:acc#61.itm(4)} -pin  "ACC1:acc#61" {Z(4)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#61.itm}
load net {ACC1:acc#61.itm(5)} -pin  "ACC1:acc#61" {Z(5)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#61.itm}
load net {ACC1:acc#61.itm(6)} -pin  "ACC1:acc#61" {Z(6)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#61.itm}
load net {ACC1:acc#61.itm(7)} -pin  "ACC1:acc#61" {Z(7)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#61.itm}
load net {ACC1:acc#61.itm(8)} -pin  "ACC1:acc#61" {Z(8)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#61.itm}
load net {ACC1:acc#61.itm(9)} -pin  "ACC1:acc#61" {Z(9)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#61.itm}
load net {ACC1:acc#61.itm(10)} -pin  "ACC1:acc#61" {Z(10)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#61.itm}
load inst "ACC1:acc#70" "add(11,0,11,0,12)" "INTERFACE" -attr xrf 2424 -attr oid 471 -attr vt dc -attr @path {/mean_vga/mean_vga:core/ACC1:acc#70} -attr area 12.232538 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(11,0,11,0,12)"
load net {ACC1:acc#62.itm(0)} -pin  "ACC1:acc#70" {A(0)} -attr vt dc -attr @path {/mean_vga/mean_vga:core/ACC1:acc#62.itm}
load net {ACC1:acc#62.itm(1)} -pin  "ACC1:acc#70" {A(1)} -attr vt dc -attr @path {/mean_vga/mean_vga:core/ACC1:acc#62.itm}
load net {ACC1:acc#62.itm(2)} -pin  "ACC1:acc#70" {A(2)} -attr vt dc -attr @path {/mean_vga/mean_vga:core/ACC1:acc#62.itm}
load net {ACC1:acc#62.itm(3)} -pin  "ACC1:acc#70" {A(3)} -attr vt dc -attr @path {/mean_vga/mean_vga:core/ACC1:acc#62.itm}
load net {ACC1:acc#62.itm(4)} -pin  "ACC1:acc#70" {A(4)} -attr vt dc -attr @path {/mean_vga/mean_vga:core/ACC1:acc#62.itm}
load net {ACC1:acc#62.itm(5)} -pin  "ACC1:acc#70" {A(5)} -attr vt dc -attr @path {/mean_vga/mean_vga:core/ACC1:acc#62.itm}
load net {ACC1:acc#62.itm(6)} -pin  "ACC1:acc#70" {A(6)} -attr vt dc -attr @path {/mean_vga/mean_vga:core/ACC1:acc#62.itm}
load net {ACC1:acc#62.itm(7)} -pin  "ACC1:acc#70" {A(7)} -attr vt dc -attr @path {/mean_vga/mean_vga:core/ACC1:acc#62.itm}
load net {ACC1:acc#62.itm(8)} -pin  "ACC1:acc#70" {A(8)} -attr vt dc -attr @path {/mean_vga/mean_vga:core/ACC1:acc#62.itm}
load net {ACC1:acc#62.itm(9)} -pin  "ACC1:acc#70" {A(9)} -attr vt dc -attr @path {/mean_vga/mean_vga:core/ACC1:acc#62.itm}
load net {ACC1:acc#62.itm(10)} -pin  "ACC1:acc#70" {A(10)} -attr vt dc -attr @path {/mean_vga/mean_vga:core/ACC1:acc#62.itm}
load net {ACC1:acc#61.itm(0)} -pin  "ACC1:acc#70" {B(0)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#61.itm}
load net {ACC1:acc#61.itm(1)} -pin  "ACC1:acc#70" {B(1)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#61.itm}
load net {ACC1:acc#61.itm(2)} -pin  "ACC1:acc#70" {B(2)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#61.itm}
load net {ACC1:acc#61.itm(3)} -pin  "ACC1:acc#70" {B(3)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#61.itm}
load net {ACC1:acc#61.itm(4)} -pin  "ACC1:acc#70" {B(4)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#61.itm}
load net {ACC1:acc#61.itm(5)} -pin  "ACC1:acc#70" {B(5)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#61.itm}
load net {ACC1:acc#61.itm(6)} -pin  "ACC1:acc#70" {B(6)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#61.itm}
load net {ACC1:acc#61.itm(7)} -pin  "ACC1:acc#70" {B(7)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#61.itm}
load net {ACC1:acc#61.itm(8)} -pin  "ACC1:acc#70" {B(8)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#61.itm}
load net {ACC1:acc#61.itm(9)} -pin  "ACC1:acc#70" {B(9)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#61.itm}
load net {ACC1:acc#61.itm(10)} -pin  "ACC1:acc#70" {B(10)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#61.itm}
load net {ACC1:acc#70.itm(0)} -pin  "ACC1:acc#70" {Z(0)} -attr vt dc -attr @path {/mean_vga/mean_vga:core/ACC1:acc#70.itm}
load net {ACC1:acc#70.itm(1)} -pin  "ACC1:acc#70" {Z(1)} -attr vt dc -attr @path {/mean_vga/mean_vga:core/ACC1:acc#70.itm}
load net {ACC1:acc#70.itm(2)} -pin  "ACC1:acc#70" {Z(2)} -attr vt dc -attr @path {/mean_vga/mean_vga:core/ACC1:acc#70.itm}
load net {ACC1:acc#70.itm(3)} -pin  "ACC1:acc#70" {Z(3)} -attr vt dc -attr @path {/mean_vga/mean_vga:core/ACC1:acc#70.itm}
load net {ACC1:acc#70.itm(4)} -pin  "ACC1:acc#70" {Z(4)} -attr vt dc -attr @path {/mean_vga/mean_vga:core/ACC1:acc#70.itm}
load net {ACC1:acc#70.itm(5)} -pin  "ACC1:acc#70" {Z(5)} -attr vt dc -attr @path {/mean_vga/mean_vga:core/ACC1:acc#70.itm}
load net {ACC1:acc#70.itm(6)} -pin  "ACC1:acc#70" {Z(6)} -attr vt dc -attr @path {/mean_vga/mean_vga:core/ACC1:acc#70.itm}
load net {ACC1:acc#70.itm(7)} -pin  "ACC1:acc#70" {Z(7)} -attr vt dc -attr @path {/mean_vga/mean_vga:core/ACC1:acc#70.itm}
load net {ACC1:acc#70.itm(8)} -pin  "ACC1:acc#70" {Z(8)} -attr vt dc -attr @path {/mean_vga/mean_vga:core/ACC1:acc#70.itm}
load net {ACC1:acc#70.itm(9)} -pin  "ACC1:acc#70" {Z(9)} -attr vt dc -attr @path {/mean_vga/mean_vga:core/ACC1:acc#70.itm}
load net {ACC1:acc#70.itm(10)} -pin  "ACC1:acc#70" {Z(10)} -attr vt dc -attr @path {/mean_vga/mean_vga:core/ACC1:acc#70.itm}
load net {ACC1:acc#70.itm(11)} -pin  "ACC1:acc#70" {Z(11)} -attr vt dc -attr @path {/mean_vga/mean_vga:core/ACC1:acc#70.itm}
load inst "ACC1:acc#60" "add(10,0,10,0,11)" "INTERFACE" -attr xrf 2425 -attr oid 472 -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#60} -attr area 11.241230 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(10,0,10,0,11)"
load net {reg(regs.regs(3).sva#1).cse(10)} -pin  "ACC1:acc#60" {A(0)} -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(regs.regs(3).sva#1)#5.itm}
load net {reg(regs.regs(3).sva#1).cse(11)} -pin  "ACC1:acc#60" {A(1)} -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(regs.regs(3).sva#1)#5.itm}
load net {reg(regs.regs(3).sva#1).cse(12)} -pin  "ACC1:acc#60" {A(2)} -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(regs.regs(3).sva#1)#5.itm}
load net {reg(regs.regs(3).sva#1).cse(13)} -pin  "ACC1:acc#60" {A(3)} -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(regs.regs(3).sva#1)#5.itm}
load net {reg(regs.regs(3).sva#1).cse(14)} -pin  "ACC1:acc#60" {A(4)} -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(regs.regs(3).sva#1)#5.itm}
load net {reg(regs.regs(3).sva#1).cse(15)} -pin  "ACC1:acc#60" {A(5)} -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(regs.regs(3).sva#1)#5.itm}
load net {reg(regs.regs(3).sva#1).cse(16)} -pin  "ACC1:acc#60" {A(6)} -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(regs.regs(3).sva#1)#5.itm}
load net {reg(regs.regs(3).sva#1).cse(17)} -pin  "ACC1:acc#60" {A(7)} -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(regs.regs(3).sva#1)#5.itm}
load net {reg(regs.regs(3).sva#1).cse(18)} -pin  "ACC1:acc#60" {A(8)} -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(regs.regs(3).sva#1)#5.itm}
load net {reg(regs.regs(3).sva#1).cse(19)} -pin  "ACC1:acc#60" {A(9)} -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(regs.regs(3).sva#1)#5.itm}
load net {reg(regs.regs(3).sva#1).cse(40)} -pin  "ACC1:acc#60" {B(0)} -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(regs.regs(3).sva#1)#6.itm}
load net {reg(regs.regs(3).sva#1).cse(41)} -pin  "ACC1:acc#60" {B(1)} -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(regs.regs(3).sva#1)#6.itm}
load net {reg(regs.regs(3).sva#1).cse(42)} -pin  "ACC1:acc#60" {B(2)} -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(regs.regs(3).sva#1)#6.itm}
load net {reg(regs.regs(3).sva#1).cse(43)} -pin  "ACC1:acc#60" {B(3)} -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(regs.regs(3).sva#1)#6.itm}
load net {reg(regs.regs(3).sva#1).cse(44)} -pin  "ACC1:acc#60" {B(4)} -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(regs.regs(3).sva#1)#6.itm}
load net {reg(regs.regs(3).sva#1).cse(45)} -pin  "ACC1:acc#60" {B(5)} -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(regs.regs(3).sva#1)#6.itm}
load net {reg(regs.regs(3).sva#1).cse(46)} -pin  "ACC1:acc#60" {B(6)} -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(regs.regs(3).sva#1)#6.itm}
load net {reg(regs.regs(3).sva#1).cse(47)} -pin  "ACC1:acc#60" {B(7)} -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(regs.regs(3).sva#1)#6.itm}
load net {reg(regs.regs(3).sva#1).cse(48)} -pin  "ACC1:acc#60" {B(8)} -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(regs.regs(3).sva#1)#6.itm}
load net {reg(regs.regs(3).sva#1).cse(49)} -pin  "ACC1:acc#60" {B(9)} -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(regs.regs(3).sva#1)#6.itm}
load net {ACC1:acc#60.itm(0)} -pin  "ACC1:acc#60" {Z(0)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#60.itm}
load net {ACC1:acc#60.itm(1)} -pin  "ACC1:acc#60" {Z(1)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#60.itm}
load net {ACC1:acc#60.itm(2)} -pin  "ACC1:acc#60" {Z(2)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#60.itm}
load net {ACC1:acc#60.itm(3)} -pin  "ACC1:acc#60" {Z(3)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#60.itm}
load net {ACC1:acc#60.itm(4)} -pin  "ACC1:acc#60" {Z(4)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#60.itm}
load net {ACC1:acc#60.itm(5)} -pin  "ACC1:acc#60" {Z(5)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#60.itm}
load net {ACC1:acc#60.itm(6)} -pin  "ACC1:acc#60" {Z(6)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#60.itm}
load net {ACC1:acc#60.itm(7)} -pin  "ACC1:acc#60" {Z(7)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#60.itm}
load net {ACC1:acc#60.itm(8)} -pin  "ACC1:acc#60" {Z(8)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#60.itm}
load net {ACC1:acc#60.itm(9)} -pin  "ACC1:acc#60" {Z(9)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#60.itm}
load net {ACC1:acc#60.itm(10)} -pin  "ACC1:acc#60" {Z(10)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#60.itm}
load inst "ACC1:acc#59" "add(10,0,10,0,11)" "INTERFACE" -attr xrf 2426 -attr oid 473 -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#59} -attr area 11.241230 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(10,0,10,0,11)"
load net {reg(regs.regs(3).sva#1).cse(70)} -pin  "ACC1:acc#59" {A(0)} -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(regs.regs(3).sva#1)#7.itm}
load net {reg(regs.regs(3).sva#1).cse(71)} -pin  "ACC1:acc#59" {A(1)} -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(regs.regs(3).sva#1)#7.itm}
load net {reg(regs.regs(3).sva#1).cse(72)} -pin  "ACC1:acc#59" {A(2)} -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(regs.regs(3).sva#1)#7.itm}
load net {reg(regs.regs(3).sva#1).cse(73)} -pin  "ACC1:acc#59" {A(3)} -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(regs.regs(3).sva#1)#7.itm}
load net {reg(regs.regs(3).sva#1).cse(74)} -pin  "ACC1:acc#59" {A(4)} -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(regs.regs(3).sva#1)#7.itm}
load net {reg(regs.regs(3).sva#1).cse(75)} -pin  "ACC1:acc#59" {A(5)} -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(regs.regs(3).sva#1)#7.itm}
load net {reg(regs.regs(3).sva#1).cse(76)} -pin  "ACC1:acc#59" {A(6)} -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(regs.regs(3).sva#1)#7.itm}
load net {reg(regs.regs(3).sva#1).cse(77)} -pin  "ACC1:acc#59" {A(7)} -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(regs.regs(3).sva#1)#7.itm}
load net {reg(regs.regs(3).sva#1).cse(78)} -pin  "ACC1:acc#59" {A(8)} -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(regs.regs(3).sva#1)#7.itm}
load net {reg(regs.regs(3).sva#1).cse(79)} -pin  "ACC1:acc#59" {A(9)} -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(regs.regs(3).sva#1)#7.itm}
load net {reg(regs.regs(3).sva#1).cse(100)} -pin  "ACC1:acc#59" {B(0)} -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(regs.regs(3).sva#1)#8.itm}
load net {reg(regs.regs(3).sva#1).cse(101)} -pin  "ACC1:acc#59" {B(1)} -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(regs.regs(3).sva#1)#8.itm}
load net {reg(regs.regs(3).sva#1).cse(102)} -pin  "ACC1:acc#59" {B(2)} -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(regs.regs(3).sva#1)#8.itm}
load net {reg(regs.regs(3).sva#1).cse(103)} -pin  "ACC1:acc#59" {B(3)} -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(regs.regs(3).sva#1)#8.itm}
load net {reg(regs.regs(3).sva#1).cse(104)} -pin  "ACC1:acc#59" {B(4)} -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(regs.regs(3).sva#1)#8.itm}
load net {reg(regs.regs(3).sva#1).cse(105)} -pin  "ACC1:acc#59" {B(5)} -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(regs.regs(3).sva#1)#8.itm}
load net {reg(regs.regs(3).sva#1).cse(106)} -pin  "ACC1:acc#59" {B(6)} -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(regs.regs(3).sva#1)#8.itm}
load net {reg(regs.regs(3).sva#1).cse(107)} -pin  "ACC1:acc#59" {B(7)} -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(regs.regs(3).sva#1)#8.itm}
load net {reg(regs.regs(3).sva#1).cse(108)} -pin  "ACC1:acc#59" {B(8)} -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(regs.regs(3).sva#1)#8.itm}
load net {reg(regs.regs(3).sva#1).cse(109)} -pin  "ACC1:acc#59" {B(9)} -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(regs.regs(3).sva#1)#8.itm}
load net {ACC1:acc#59.itm(0)} -pin  "ACC1:acc#59" {Z(0)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#59.itm}
load net {ACC1:acc#59.itm(1)} -pin  "ACC1:acc#59" {Z(1)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#59.itm}
load net {ACC1:acc#59.itm(2)} -pin  "ACC1:acc#59" {Z(2)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#59.itm}
load net {ACC1:acc#59.itm(3)} -pin  "ACC1:acc#59" {Z(3)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#59.itm}
load net {ACC1:acc#59.itm(4)} -pin  "ACC1:acc#59" {Z(4)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#59.itm}
load net {ACC1:acc#59.itm(5)} -pin  "ACC1:acc#59" {Z(5)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#59.itm}
load net {ACC1:acc#59.itm(6)} -pin  "ACC1:acc#59" {Z(6)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#59.itm}
load net {ACC1:acc#59.itm(7)} -pin  "ACC1:acc#59" {Z(7)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#59.itm}
load net {ACC1:acc#59.itm(8)} -pin  "ACC1:acc#59" {Z(8)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#59.itm}
load net {ACC1:acc#59.itm(9)} -pin  "ACC1:acc#59" {Z(9)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#59.itm}
load net {ACC1:acc#59.itm(10)} -pin  "ACC1:acc#59" {Z(10)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#59.itm}
load inst "ACC1:acc#69" "add(11,0,11,0,12)" "INTERFACE" -attr xrf 2427 -attr oid 474 -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#69} -attr area 12.232538 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(11,0,11,0,12)"
load net {ACC1:acc#60.itm(0)} -pin  "ACC1:acc#69" {A(0)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#60.itm}
load net {ACC1:acc#60.itm(1)} -pin  "ACC1:acc#69" {A(1)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#60.itm}
load net {ACC1:acc#60.itm(2)} -pin  "ACC1:acc#69" {A(2)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#60.itm}
load net {ACC1:acc#60.itm(3)} -pin  "ACC1:acc#69" {A(3)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#60.itm}
load net {ACC1:acc#60.itm(4)} -pin  "ACC1:acc#69" {A(4)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#60.itm}
load net {ACC1:acc#60.itm(5)} -pin  "ACC1:acc#69" {A(5)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#60.itm}
load net {ACC1:acc#60.itm(6)} -pin  "ACC1:acc#69" {A(6)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#60.itm}
load net {ACC1:acc#60.itm(7)} -pin  "ACC1:acc#69" {A(7)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#60.itm}
load net {ACC1:acc#60.itm(8)} -pin  "ACC1:acc#69" {A(8)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#60.itm}
load net {ACC1:acc#60.itm(9)} -pin  "ACC1:acc#69" {A(9)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#60.itm}
load net {ACC1:acc#60.itm(10)} -pin  "ACC1:acc#69" {A(10)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#60.itm}
load net {ACC1:acc#59.itm(0)} -pin  "ACC1:acc#69" {B(0)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#59.itm}
load net {ACC1:acc#59.itm(1)} -pin  "ACC1:acc#69" {B(1)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#59.itm}
load net {ACC1:acc#59.itm(2)} -pin  "ACC1:acc#69" {B(2)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#59.itm}
load net {ACC1:acc#59.itm(3)} -pin  "ACC1:acc#69" {B(3)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#59.itm}
load net {ACC1:acc#59.itm(4)} -pin  "ACC1:acc#69" {B(4)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#59.itm}
load net {ACC1:acc#59.itm(5)} -pin  "ACC1:acc#69" {B(5)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#59.itm}
load net {ACC1:acc#59.itm(6)} -pin  "ACC1:acc#69" {B(6)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#59.itm}
load net {ACC1:acc#59.itm(7)} -pin  "ACC1:acc#69" {B(7)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#59.itm}
load net {ACC1:acc#59.itm(8)} -pin  "ACC1:acc#69" {B(8)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#59.itm}
load net {ACC1:acc#59.itm(9)} -pin  "ACC1:acc#69" {B(9)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#59.itm}
load net {ACC1:acc#59.itm(10)} -pin  "ACC1:acc#69" {B(10)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#59.itm}
load net {ACC1:acc#69.itm(0)} -pin  "ACC1:acc#69" {Z(0)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#69.itm}
load net {ACC1:acc#69.itm(1)} -pin  "ACC1:acc#69" {Z(1)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#69.itm}
load net {ACC1:acc#69.itm(2)} -pin  "ACC1:acc#69" {Z(2)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#69.itm}
load net {ACC1:acc#69.itm(3)} -pin  "ACC1:acc#69" {Z(3)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#69.itm}
load net {ACC1:acc#69.itm(4)} -pin  "ACC1:acc#69" {Z(4)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#69.itm}
load net {ACC1:acc#69.itm(5)} -pin  "ACC1:acc#69" {Z(5)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#69.itm}
load net {ACC1:acc#69.itm(6)} -pin  "ACC1:acc#69" {Z(6)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#69.itm}
load net {ACC1:acc#69.itm(7)} -pin  "ACC1:acc#69" {Z(7)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#69.itm}
load net {ACC1:acc#69.itm(8)} -pin  "ACC1:acc#69" {Z(8)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#69.itm}
load net {ACC1:acc#69.itm(9)} -pin  "ACC1:acc#69" {Z(9)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#69.itm}
load net {ACC1:acc#69.itm(10)} -pin  "ACC1:acc#69" {Z(10)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#69.itm}
load net {ACC1:acc#69.itm(11)} -pin  "ACC1:acc#69" {Z(11)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#69.itm}
load inst "ACC1:acc#74" "add(12,0,12,0,13)" "INTERFACE" -attr xrf 2428 -attr oid 475 -attr vt dc -attr @path {/mean_vga/mean_vga:core/ACC1:acc#74} -attr area 13.223846 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(12,0,12,0,13)"
load net {ACC1:acc#70.itm(0)} -pin  "ACC1:acc#74" {A(0)} -attr vt dc -attr @path {/mean_vga/mean_vga:core/ACC1:acc#70.itm}
load net {ACC1:acc#70.itm(1)} -pin  "ACC1:acc#74" {A(1)} -attr vt dc -attr @path {/mean_vga/mean_vga:core/ACC1:acc#70.itm}
load net {ACC1:acc#70.itm(2)} -pin  "ACC1:acc#74" {A(2)} -attr vt dc -attr @path {/mean_vga/mean_vga:core/ACC1:acc#70.itm}
load net {ACC1:acc#70.itm(3)} -pin  "ACC1:acc#74" {A(3)} -attr vt dc -attr @path {/mean_vga/mean_vga:core/ACC1:acc#70.itm}
load net {ACC1:acc#70.itm(4)} -pin  "ACC1:acc#74" {A(4)} -attr vt dc -attr @path {/mean_vga/mean_vga:core/ACC1:acc#70.itm}
load net {ACC1:acc#70.itm(5)} -pin  "ACC1:acc#74" {A(5)} -attr vt dc -attr @path {/mean_vga/mean_vga:core/ACC1:acc#70.itm}
load net {ACC1:acc#70.itm(6)} -pin  "ACC1:acc#74" {A(6)} -attr vt dc -attr @path {/mean_vga/mean_vga:core/ACC1:acc#70.itm}
load net {ACC1:acc#70.itm(7)} -pin  "ACC1:acc#74" {A(7)} -attr vt dc -attr @path {/mean_vga/mean_vga:core/ACC1:acc#70.itm}
load net {ACC1:acc#70.itm(8)} -pin  "ACC1:acc#74" {A(8)} -attr vt dc -attr @path {/mean_vga/mean_vga:core/ACC1:acc#70.itm}
load net {ACC1:acc#70.itm(9)} -pin  "ACC1:acc#74" {A(9)} -attr vt dc -attr @path {/mean_vga/mean_vga:core/ACC1:acc#70.itm}
load net {ACC1:acc#70.itm(10)} -pin  "ACC1:acc#74" {A(10)} -attr vt dc -attr @path {/mean_vga/mean_vga:core/ACC1:acc#70.itm}
load net {ACC1:acc#70.itm(11)} -pin  "ACC1:acc#74" {A(11)} -attr vt dc -attr @path {/mean_vga/mean_vga:core/ACC1:acc#70.itm}
load net {ACC1:acc#69.itm(0)} -pin  "ACC1:acc#74" {B(0)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#69.itm}
load net {ACC1:acc#69.itm(1)} -pin  "ACC1:acc#74" {B(1)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#69.itm}
load net {ACC1:acc#69.itm(2)} -pin  "ACC1:acc#74" {B(2)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#69.itm}
load net {ACC1:acc#69.itm(3)} -pin  "ACC1:acc#74" {B(3)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#69.itm}
load net {ACC1:acc#69.itm(4)} -pin  "ACC1:acc#74" {B(4)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#69.itm}
load net {ACC1:acc#69.itm(5)} -pin  "ACC1:acc#74" {B(5)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#69.itm}
load net {ACC1:acc#69.itm(6)} -pin  "ACC1:acc#74" {B(6)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#69.itm}
load net {ACC1:acc#69.itm(7)} -pin  "ACC1:acc#74" {B(7)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#69.itm}
load net {ACC1:acc#69.itm(8)} -pin  "ACC1:acc#74" {B(8)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#69.itm}
load net {ACC1:acc#69.itm(9)} -pin  "ACC1:acc#74" {B(9)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#69.itm}
load net {ACC1:acc#69.itm(10)} -pin  "ACC1:acc#74" {B(10)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#69.itm}
load net {ACC1:acc#69.itm(11)} -pin  "ACC1:acc#74" {B(11)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#69.itm}
load net {ACC1:acc#74.itm(0)} -pin  "ACC1:acc#74" {Z(0)} -attr vt dc -attr @path {/mean_vga/mean_vga:core/ACC1:acc#74.itm}
load net {ACC1:acc#74.itm(1)} -pin  "ACC1:acc#74" {Z(1)} -attr vt dc -attr @path {/mean_vga/mean_vga:core/ACC1:acc#74.itm}
load net {ACC1:acc#74.itm(2)} -pin  "ACC1:acc#74" {Z(2)} -attr vt dc -attr @path {/mean_vga/mean_vga:core/ACC1:acc#74.itm}
load net {ACC1:acc#74.itm(3)} -pin  "ACC1:acc#74" {Z(3)} -attr vt dc -attr @path {/mean_vga/mean_vga:core/ACC1:acc#74.itm}
load net {ACC1:acc#74.itm(4)} -pin  "ACC1:acc#74" {Z(4)} -attr vt dc -attr @path {/mean_vga/mean_vga:core/ACC1:acc#74.itm}
load net {ACC1:acc#74.itm(5)} -pin  "ACC1:acc#74" {Z(5)} -attr vt dc -attr @path {/mean_vga/mean_vga:core/ACC1:acc#74.itm}
load net {ACC1:acc#74.itm(6)} -pin  "ACC1:acc#74" {Z(6)} -attr vt dc -attr @path {/mean_vga/mean_vga:core/ACC1:acc#74.itm}
load net {ACC1:acc#74.itm(7)} -pin  "ACC1:acc#74" {Z(7)} -attr vt dc -attr @path {/mean_vga/mean_vga:core/ACC1:acc#74.itm}
load net {ACC1:acc#74.itm(8)} -pin  "ACC1:acc#74" {Z(8)} -attr vt dc -attr @path {/mean_vga/mean_vga:core/ACC1:acc#74.itm}
load net {ACC1:acc#74.itm(9)} -pin  "ACC1:acc#74" {Z(9)} -attr vt dc -attr @path {/mean_vga/mean_vga:core/ACC1:acc#74.itm}
load net {ACC1:acc#74.itm(10)} -pin  "ACC1:acc#74" {Z(10)} -attr vt dc -attr @path {/mean_vga/mean_vga:core/ACC1:acc#74.itm}
load net {ACC1:acc#74.itm(11)} -pin  "ACC1:acc#74" {Z(11)} -attr vt dc -attr @path {/mean_vga/mean_vga:core/ACC1:acc#74.itm}
load net {ACC1:acc#74.itm(12)} -pin  "ACC1:acc#74" {Z(12)} -attr vt dc -attr @path {/mean_vga/mean_vga:core/ACC1:acc#74.itm}
load inst "ACC1:acc#58" "add(10,0,10,0,11)" "INTERFACE" -attr xrf 2429 -attr oid 476 -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#58} -attr area 11.241230 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(10,0,10,0,11)"
load net {reg(regs.regs(3).sva#1).cse(130)} -pin  "ACC1:acc#58" {A(0)} -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(regs.regs(3).sva#1)#9.itm}
load net {reg(regs.regs(3).sva#1).cse(131)} -pin  "ACC1:acc#58" {A(1)} -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(regs.regs(3).sva#1)#9.itm}
load net {reg(regs.regs(3).sva#1).cse(132)} -pin  "ACC1:acc#58" {A(2)} -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(regs.regs(3).sva#1)#9.itm}
load net {reg(regs.regs(3).sva#1).cse(133)} -pin  "ACC1:acc#58" {A(3)} -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(regs.regs(3).sva#1)#9.itm}
load net {reg(regs.regs(3).sva#1).cse(134)} -pin  "ACC1:acc#58" {A(4)} -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(regs.regs(3).sva#1)#9.itm}
load net {reg(regs.regs(3).sva#1).cse(135)} -pin  "ACC1:acc#58" {A(5)} -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(regs.regs(3).sva#1)#9.itm}
load net {reg(regs.regs(3).sva#1).cse(136)} -pin  "ACC1:acc#58" {A(6)} -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(regs.regs(3).sva#1)#9.itm}
load net {reg(regs.regs(3).sva#1).cse(137)} -pin  "ACC1:acc#58" {A(7)} -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(regs.regs(3).sva#1)#9.itm}
load net {reg(regs.regs(3).sva#1).cse(138)} -pin  "ACC1:acc#58" {A(8)} -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(regs.regs(3).sva#1)#9.itm}
load net {reg(regs.regs(3).sva#1).cse(139)} -pin  "ACC1:acc#58" {A(9)} -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(regs.regs(3).sva#1)#9.itm}
load net {regs.regs:slc(regs.regs(4))#5.itm(0)} -pin  "ACC1:acc#58" {B(0)} -attr vt d -attr @path {/mean_vga/mean_vga:core/regs.regs:slc(regs.regs(4))#5.itm}
load net {regs.regs:slc(regs.regs(4))#5.itm(1)} -pin  "ACC1:acc#58" {B(1)} -attr vt d -attr @path {/mean_vga/mean_vga:core/regs.regs:slc(regs.regs(4))#5.itm}
load net {regs.regs:slc(regs.regs(4))#5.itm(2)} -pin  "ACC1:acc#58" {B(2)} -attr vt d -attr @path {/mean_vga/mean_vga:core/regs.regs:slc(regs.regs(4))#5.itm}
load net {regs.regs:slc(regs.regs(4))#5.itm(3)} -pin  "ACC1:acc#58" {B(3)} -attr vt d -attr @path {/mean_vga/mean_vga:core/regs.regs:slc(regs.regs(4))#5.itm}
load net {regs.regs:slc(regs.regs(4))#5.itm(4)} -pin  "ACC1:acc#58" {B(4)} -attr vt d -attr @path {/mean_vga/mean_vga:core/regs.regs:slc(regs.regs(4))#5.itm}
load net {regs.regs:slc(regs.regs(4))#5.itm(5)} -pin  "ACC1:acc#58" {B(5)} -attr vt d -attr @path {/mean_vga/mean_vga:core/regs.regs:slc(regs.regs(4))#5.itm}
load net {regs.regs:slc(regs.regs(4))#5.itm(6)} -pin  "ACC1:acc#58" {B(6)} -attr vt d -attr @path {/mean_vga/mean_vga:core/regs.regs:slc(regs.regs(4))#5.itm}
load net {regs.regs:slc(regs.regs(4))#5.itm(7)} -pin  "ACC1:acc#58" {B(7)} -attr vt d -attr @path {/mean_vga/mean_vga:core/regs.regs:slc(regs.regs(4))#5.itm}
load net {regs.regs:slc(regs.regs(4))#5.itm(8)} -pin  "ACC1:acc#58" {B(8)} -attr vt d -attr @path {/mean_vga/mean_vga:core/regs.regs:slc(regs.regs(4))#5.itm}
load net {regs.regs:slc(regs.regs(4))#5.itm(9)} -pin  "ACC1:acc#58" {B(9)} -attr vt d -attr @path {/mean_vga/mean_vga:core/regs.regs:slc(regs.regs(4))#5.itm}
load net {ACC1:acc#58.itm(0)} -pin  "ACC1:acc#58" {Z(0)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#58.itm}
load net {ACC1:acc#58.itm(1)} -pin  "ACC1:acc#58" {Z(1)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#58.itm}
load net {ACC1:acc#58.itm(2)} -pin  "ACC1:acc#58" {Z(2)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#58.itm}
load net {ACC1:acc#58.itm(3)} -pin  "ACC1:acc#58" {Z(3)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#58.itm}
load net {ACC1:acc#58.itm(4)} -pin  "ACC1:acc#58" {Z(4)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#58.itm}
load net {ACC1:acc#58.itm(5)} -pin  "ACC1:acc#58" {Z(5)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#58.itm}
load net {ACC1:acc#58.itm(6)} -pin  "ACC1:acc#58" {Z(6)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#58.itm}
load net {ACC1:acc#58.itm(7)} -pin  "ACC1:acc#58" {Z(7)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#58.itm}
load net {ACC1:acc#58.itm(8)} -pin  "ACC1:acc#58" {Z(8)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#58.itm}
load net {ACC1:acc#58.itm(9)} -pin  "ACC1:acc#58" {Z(9)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#58.itm}
load net {ACC1:acc#58.itm(10)} -pin  "ACC1:acc#58" {Z(10)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#58.itm}
load inst "ACC1:acc#57" "add(10,0,10,0,11)" "INTERFACE" -attr xrf 2430 -attr oid 477 -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#57} -attr area 11.241230 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(10,0,10,0,11)"
load net {regs.regs:slc(regs.regs(4))#6.itm(0)} -pin  "ACC1:acc#57" {A(0)} -attr vt d -attr @path {/mean_vga/mean_vga:core/regs.regs:slc(regs.regs(4))#6.itm}
load net {regs.regs:slc(regs.regs(4))#6.itm(1)} -pin  "ACC1:acc#57" {A(1)} -attr vt d -attr @path {/mean_vga/mean_vga:core/regs.regs:slc(regs.regs(4))#6.itm}
load net {regs.regs:slc(regs.regs(4))#6.itm(2)} -pin  "ACC1:acc#57" {A(2)} -attr vt d -attr @path {/mean_vga/mean_vga:core/regs.regs:slc(regs.regs(4))#6.itm}
load net {regs.regs:slc(regs.regs(4))#6.itm(3)} -pin  "ACC1:acc#57" {A(3)} -attr vt d -attr @path {/mean_vga/mean_vga:core/regs.regs:slc(regs.regs(4))#6.itm}
load net {regs.regs:slc(regs.regs(4))#6.itm(4)} -pin  "ACC1:acc#57" {A(4)} -attr vt d -attr @path {/mean_vga/mean_vga:core/regs.regs:slc(regs.regs(4))#6.itm}
load net {regs.regs:slc(regs.regs(4))#6.itm(5)} -pin  "ACC1:acc#57" {A(5)} -attr vt d -attr @path {/mean_vga/mean_vga:core/regs.regs:slc(regs.regs(4))#6.itm}
load net {regs.regs:slc(regs.regs(4))#6.itm(6)} -pin  "ACC1:acc#57" {A(6)} -attr vt d -attr @path {/mean_vga/mean_vga:core/regs.regs:slc(regs.regs(4))#6.itm}
load net {regs.regs:slc(regs.regs(4))#6.itm(7)} -pin  "ACC1:acc#57" {A(7)} -attr vt d -attr @path {/mean_vga/mean_vga:core/regs.regs:slc(regs.regs(4))#6.itm}
load net {regs.regs:slc(regs.regs(4))#6.itm(8)} -pin  "ACC1:acc#57" {A(8)} -attr vt d -attr @path {/mean_vga/mean_vga:core/regs.regs:slc(regs.regs(4))#6.itm}
load net {regs.regs:slc(regs.regs(4))#6.itm(9)} -pin  "ACC1:acc#57" {A(9)} -attr vt d -attr @path {/mean_vga/mean_vga:core/regs.regs:slc(regs.regs(4))#6.itm}
load net {regs.regs:slc(regs.regs(4))#7.itm(0)} -pin  "ACC1:acc#57" {B(0)} -attr vt d -attr @path {/mean_vga/mean_vga:core/regs.regs:slc(regs.regs(4))#7.itm}
load net {regs.regs:slc(regs.regs(4))#7.itm(1)} -pin  "ACC1:acc#57" {B(1)} -attr vt d -attr @path {/mean_vga/mean_vga:core/regs.regs:slc(regs.regs(4))#7.itm}
load net {regs.regs:slc(regs.regs(4))#7.itm(2)} -pin  "ACC1:acc#57" {B(2)} -attr vt d -attr @path {/mean_vga/mean_vga:core/regs.regs:slc(regs.regs(4))#7.itm}
load net {regs.regs:slc(regs.regs(4))#7.itm(3)} -pin  "ACC1:acc#57" {B(3)} -attr vt d -attr @path {/mean_vga/mean_vga:core/regs.regs:slc(regs.regs(4))#7.itm}
load net {regs.regs:slc(regs.regs(4))#7.itm(4)} -pin  "ACC1:acc#57" {B(4)} -attr vt d -attr @path {/mean_vga/mean_vga:core/regs.regs:slc(regs.regs(4))#7.itm}
load net {regs.regs:slc(regs.regs(4))#7.itm(5)} -pin  "ACC1:acc#57" {B(5)} -attr vt d -attr @path {/mean_vga/mean_vga:core/regs.regs:slc(regs.regs(4))#7.itm}
load net {regs.regs:slc(regs.regs(4))#7.itm(6)} -pin  "ACC1:acc#57" {B(6)} -attr vt d -attr @path {/mean_vga/mean_vga:core/regs.regs:slc(regs.regs(4))#7.itm}
load net {regs.regs:slc(regs.regs(4))#7.itm(7)} -pin  "ACC1:acc#57" {B(7)} -attr vt d -attr @path {/mean_vga/mean_vga:core/regs.regs:slc(regs.regs(4))#7.itm}
load net {regs.regs:slc(regs.regs(4))#7.itm(8)} -pin  "ACC1:acc#57" {B(8)} -attr vt d -attr @path {/mean_vga/mean_vga:core/regs.regs:slc(regs.regs(4))#7.itm}
load net {regs.regs:slc(regs.regs(4))#7.itm(9)} -pin  "ACC1:acc#57" {B(9)} -attr vt d -attr @path {/mean_vga/mean_vga:core/regs.regs:slc(regs.regs(4))#7.itm}
load net {ACC1:acc#57.itm(0)} -pin  "ACC1:acc#57" {Z(0)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#57.itm}
load net {ACC1:acc#57.itm(1)} -pin  "ACC1:acc#57" {Z(1)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#57.itm}
load net {ACC1:acc#57.itm(2)} -pin  "ACC1:acc#57" {Z(2)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#57.itm}
load net {ACC1:acc#57.itm(3)} -pin  "ACC1:acc#57" {Z(3)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#57.itm}
load net {ACC1:acc#57.itm(4)} -pin  "ACC1:acc#57" {Z(4)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#57.itm}
load net {ACC1:acc#57.itm(5)} -pin  "ACC1:acc#57" {Z(5)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#57.itm}
load net {ACC1:acc#57.itm(6)} -pin  "ACC1:acc#57" {Z(6)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#57.itm}
load net {ACC1:acc#57.itm(7)} -pin  "ACC1:acc#57" {Z(7)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#57.itm}
load net {ACC1:acc#57.itm(8)} -pin  "ACC1:acc#57" {Z(8)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#57.itm}
load net {ACC1:acc#57.itm(9)} -pin  "ACC1:acc#57" {Z(9)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#57.itm}
load net {ACC1:acc#57.itm(10)} -pin  "ACC1:acc#57" {Z(10)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#57.itm}
load inst "ACC1:acc#68" "add(11,0,11,0,12)" "INTERFACE" -attr xrf 2431 -attr oid 478 -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#68} -attr area 12.232538 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(11,0,11,0,12)"
load net {ACC1:acc#58.itm(0)} -pin  "ACC1:acc#68" {A(0)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#58.itm}
load net {ACC1:acc#58.itm(1)} -pin  "ACC1:acc#68" {A(1)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#58.itm}
load net {ACC1:acc#58.itm(2)} -pin  "ACC1:acc#68" {A(2)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#58.itm}
load net {ACC1:acc#58.itm(3)} -pin  "ACC1:acc#68" {A(3)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#58.itm}
load net {ACC1:acc#58.itm(4)} -pin  "ACC1:acc#68" {A(4)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#58.itm}
load net {ACC1:acc#58.itm(5)} -pin  "ACC1:acc#68" {A(5)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#58.itm}
load net {ACC1:acc#58.itm(6)} -pin  "ACC1:acc#68" {A(6)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#58.itm}
load net {ACC1:acc#58.itm(7)} -pin  "ACC1:acc#68" {A(7)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#58.itm}
load net {ACC1:acc#58.itm(8)} -pin  "ACC1:acc#68" {A(8)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#58.itm}
load net {ACC1:acc#58.itm(9)} -pin  "ACC1:acc#68" {A(9)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#58.itm}
load net {ACC1:acc#58.itm(10)} -pin  "ACC1:acc#68" {A(10)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#58.itm}
load net {ACC1:acc#57.itm(0)} -pin  "ACC1:acc#68" {B(0)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#57.itm}
load net {ACC1:acc#57.itm(1)} -pin  "ACC1:acc#68" {B(1)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#57.itm}
load net {ACC1:acc#57.itm(2)} -pin  "ACC1:acc#68" {B(2)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#57.itm}
load net {ACC1:acc#57.itm(3)} -pin  "ACC1:acc#68" {B(3)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#57.itm}
load net {ACC1:acc#57.itm(4)} -pin  "ACC1:acc#68" {B(4)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#57.itm}
load net {ACC1:acc#57.itm(5)} -pin  "ACC1:acc#68" {B(5)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#57.itm}
load net {ACC1:acc#57.itm(6)} -pin  "ACC1:acc#68" {B(6)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#57.itm}
load net {ACC1:acc#57.itm(7)} -pin  "ACC1:acc#68" {B(7)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#57.itm}
load net {ACC1:acc#57.itm(8)} -pin  "ACC1:acc#68" {B(8)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#57.itm}
load net {ACC1:acc#57.itm(9)} -pin  "ACC1:acc#68" {B(9)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#57.itm}
load net {ACC1:acc#57.itm(10)} -pin  "ACC1:acc#68" {B(10)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#57.itm}
load net {ACC1:acc#68.itm(0)} -pin  "ACC1:acc#68" {Z(0)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#68.itm}
load net {ACC1:acc#68.itm(1)} -pin  "ACC1:acc#68" {Z(1)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#68.itm}
load net {ACC1:acc#68.itm(2)} -pin  "ACC1:acc#68" {Z(2)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#68.itm}
load net {ACC1:acc#68.itm(3)} -pin  "ACC1:acc#68" {Z(3)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#68.itm}
load net {ACC1:acc#68.itm(4)} -pin  "ACC1:acc#68" {Z(4)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#68.itm}
load net {ACC1:acc#68.itm(5)} -pin  "ACC1:acc#68" {Z(5)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#68.itm}
load net {ACC1:acc#68.itm(6)} -pin  "ACC1:acc#68" {Z(6)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#68.itm}
load net {ACC1:acc#68.itm(7)} -pin  "ACC1:acc#68" {Z(7)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#68.itm}
load net {ACC1:acc#68.itm(8)} -pin  "ACC1:acc#68" {Z(8)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#68.itm}
load net {ACC1:acc#68.itm(9)} -pin  "ACC1:acc#68" {Z(9)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#68.itm}
load net {ACC1:acc#68.itm(10)} -pin  "ACC1:acc#68" {Z(10)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#68.itm}
load net {ACC1:acc#68.itm(11)} -pin  "ACC1:acc#68" {Z(11)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#68.itm}
load inst "ACC1:acc#56" "add(10,0,10,0,11)" "INTERFACE" -attr xrf 2432 -attr oid 479 -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#56} -attr area 11.241230 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(10,0,10,0,11)"
load net {regs.regs:slc(regs.regs(4))#8.itm(0)} -pin  "ACC1:acc#56" {A(0)} -attr vt d -attr @path {/mean_vga/mean_vga:core/regs.regs:slc(regs.regs(4))#8.itm}
load net {regs.regs:slc(regs.regs(4))#8.itm(1)} -pin  "ACC1:acc#56" {A(1)} -attr vt d -attr @path {/mean_vga/mean_vga:core/regs.regs:slc(regs.regs(4))#8.itm}
load net {regs.regs:slc(regs.regs(4))#8.itm(2)} -pin  "ACC1:acc#56" {A(2)} -attr vt d -attr @path {/mean_vga/mean_vga:core/regs.regs:slc(regs.regs(4))#8.itm}
load net {regs.regs:slc(regs.regs(4))#8.itm(3)} -pin  "ACC1:acc#56" {A(3)} -attr vt d -attr @path {/mean_vga/mean_vga:core/regs.regs:slc(regs.regs(4))#8.itm}
load net {regs.regs:slc(regs.regs(4))#8.itm(4)} -pin  "ACC1:acc#56" {A(4)} -attr vt d -attr @path {/mean_vga/mean_vga:core/regs.regs:slc(regs.regs(4))#8.itm}
load net {regs.regs:slc(regs.regs(4))#8.itm(5)} -pin  "ACC1:acc#56" {A(5)} -attr vt d -attr @path {/mean_vga/mean_vga:core/regs.regs:slc(regs.regs(4))#8.itm}
load net {regs.regs:slc(regs.regs(4))#8.itm(6)} -pin  "ACC1:acc#56" {A(6)} -attr vt d -attr @path {/mean_vga/mean_vga:core/regs.regs:slc(regs.regs(4))#8.itm}
load net {regs.regs:slc(regs.regs(4))#8.itm(7)} -pin  "ACC1:acc#56" {A(7)} -attr vt d -attr @path {/mean_vga/mean_vga:core/regs.regs:slc(regs.regs(4))#8.itm}
load net {regs.regs:slc(regs.regs(4))#8.itm(8)} -pin  "ACC1:acc#56" {A(8)} -attr vt d -attr @path {/mean_vga/mean_vga:core/regs.regs:slc(regs.regs(4))#8.itm}
load net {regs.regs:slc(regs.regs(4))#8.itm(9)} -pin  "ACC1:acc#56" {A(9)} -attr vt d -attr @path {/mean_vga/mean_vga:core/regs.regs:slc(regs.regs(4))#8.itm}
load net {regs.regs:slc(regs.regs(4))#9.itm(0)} -pin  "ACC1:acc#56" {B(0)} -attr vt d -attr @path {/mean_vga/mean_vga:core/regs.regs:slc(regs.regs(4))#9.itm}
load net {regs.regs:slc(regs.regs(4))#9.itm(1)} -pin  "ACC1:acc#56" {B(1)} -attr vt d -attr @path {/mean_vga/mean_vga:core/regs.regs:slc(regs.regs(4))#9.itm}
load net {regs.regs:slc(regs.regs(4))#9.itm(2)} -pin  "ACC1:acc#56" {B(2)} -attr vt d -attr @path {/mean_vga/mean_vga:core/regs.regs:slc(regs.regs(4))#9.itm}
load net {regs.regs:slc(regs.regs(4))#9.itm(3)} -pin  "ACC1:acc#56" {B(3)} -attr vt d -attr @path {/mean_vga/mean_vga:core/regs.regs:slc(regs.regs(4))#9.itm}
load net {regs.regs:slc(regs.regs(4))#9.itm(4)} -pin  "ACC1:acc#56" {B(4)} -attr vt d -attr @path {/mean_vga/mean_vga:core/regs.regs:slc(regs.regs(4))#9.itm}
load net {regs.regs:slc(regs.regs(4))#9.itm(5)} -pin  "ACC1:acc#56" {B(5)} -attr vt d -attr @path {/mean_vga/mean_vga:core/regs.regs:slc(regs.regs(4))#9.itm}
load net {regs.regs:slc(regs.regs(4))#9.itm(6)} -pin  "ACC1:acc#56" {B(6)} -attr vt d -attr @path {/mean_vga/mean_vga:core/regs.regs:slc(regs.regs(4))#9.itm}
load net {regs.regs:slc(regs.regs(4))#9.itm(7)} -pin  "ACC1:acc#56" {B(7)} -attr vt d -attr @path {/mean_vga/mean_vga:core/regs.regs:slc(regs.regs(4))#9.itm}
load net {regs.regs:slc(regs.regs(4))#9.itm(8)} -pin  "ACC1:acc#56" {B(8)} -attr vt d -attr @path {/mean_vga/mean_vga:core/regs.regs:slc(regs.regs(4))#9.itm}
load net {regs.regs:slc(regs.regs(4))#9.itm(9)} -pin  "ACC1:acc#56" {B(9)} -attr vt d -attr @path {/mean_vga/mean_vga:core/regs.regs:slc(regs.regs(4))#9.itm}
load net {ACC1:acc#56.itm(0)} -pin  "ACC1:acc#56" {Z(0)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#56.itm}
load net {ACC1:acc#56.itm(1)} -pin  "ACC1:acc#56" {Z(1)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#56.itm}
load net {ACC1:acc#56.itm(2)} -pin  "ACC1:acc#56" {Z(2)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#56.itm}
load net {ACC1:acc#56.itm(3)} -pin  "ACC1:acc#56" {Z(3)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#56.itm}
load net {ACC1:acc#56.itm(4)} -pin  "ACC1:acc#56" {Z(4)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#56.itm}
load net {ACC1:acc#56.itm(5)} -pin  "ACC1:acc#56" {Z(5)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#56.itm}
load net {ACC1:acc#56.itm(6)} -pin  "ACC1:acc#56" {Z(6)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#56.itm}
load net {ACC1:acc#56.itm(7)} -pin  "ACC1:acc#56" {Z(7)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#56.itm}
load net {ACC1:acc#56.itm(8)} -pin  "ACC1:acc#56" {Z(8)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#56.itm}
load net {ACC1:acc#56.itm(9)} -pin  "ACC1:acc#56" {Z(9)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#56.itm}
load net {ACC1:acc#56.itm(10)} -pin  "ACC1:acc#56" {Z(10)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#56.itm}
load inst "ACC1:acc#55" "add(10,0,10,0,11)" "INTERFACE" -attr xrf 2433 -attr oid 480 -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#55} -attr area 11.241230 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(10,0,10,0,11)"
load net {vin:rsc:mgc_in_wire.d(10)} -pin  "ACC1:acc#55" {A(0)} -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(vin:rsc:mgc_in_wire.d)#5.itm}
load net {vin:rsc:mgc_in_wire.d(11)} -pin  "ACC1:acc#55" {A(1)} -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(vin:rsc:mgc_in_wire.d)#5.itm}
load net {vin:rsc:mgc_in_wire.d(12)} -pin  "ACC1:acc#55" {A(2)} -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(vin:rsc:mgc_in_wire.d)#5.itm}
load net {vin:rsc:mgc_in_wire.d(13)} -pin  "ACC1:acc#55" {A(3)} -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(vin:rsc:mgc_in_wire.d)#5.itm}
load net {vin:rsc:mgc_in_wire.d(14)} -pin  "ACC1:acc#55" {A(4)} -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(vin:rsc:mgc_in_wire.d)#5.itm}
load net {vin:rsc:mgc_in_wire.d(15)} -pin  "ACC1:acc#55" {A(5)} -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(vin:rsc:mgc_in_wire.d)#5.itm}
load net {vin:rsc:mgc_in_wire.d(16)} -pin  "ACC1:acc#55" {A(6)} -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(vin:rsc:mgc_in_wire.d)#5.itm}
load net {vin:rsc:mgc_in_wire.d(17)} -pin  "ACC1:acc#55" {A(7)} -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(vin:rsc:mgc_in_wire.d)#5.itm}
load net {vin:rsc:mgc_in_wire.d(18)} -pin  "ACC1:acc#55" {A(8)} -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(vin:rsc:mgc_in_wire.d)#5.itm}
load net {vin:rsc:mgc_in_wire.d(19)} -pin  "ACC1:acc#55" {A(9)} -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(vin:rsc:mgc_in_wire.d)#5.itm}
load net {vin:rsc:mgc_in_wire.d(70)} -pin  "ACC1:acc#55" {B(0)} -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(vin:rsc:mgc_in_wire.d)#6.itm}
load net {vin:rsc:mgc_in_wire.d(71)} -pin  "ACC1:acc#55" {B(1)} -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(vin:rsc:mgc_in_wire.d)#6.itm}
load net {vin:rsc:mgc_in_wire.d(72)} -pin  "ACC1:acc#55" {B(2)} -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(vin:rsc:mgc_in_wire.d)#6.itm}
load net {vin:rsc:mgc_in_wire.d(73)} -pin  "ACC1:acc#55" {B(3)} -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(vin:rsc:mgc_in_wire.d)#6.itm}
load net {vin:rsc:mgc_in_wire.d(74)} -pin  "ACC1:acc#55" {B(4)} -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(vin:rsc:mgc_in_wire.d)#6.itm}
load net {vin:rsc:mgc_in_wire.d(75)} -pin  "ACC1:acc#55" {B(5)} -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(vin:rsc:mgc_in_wire.d)#6.itm}
load net {vin:rsc:mgc_in_wire.d(76)} -pin  "ACC1:acc#55" {B(6)} -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(vin:rsc:mgc_in_wire.d)#6.itm}
load net {vin:rsc:mgc_in_wire.d(77)} -pin  "ACC1:acc#55" {B(7)} -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(vin:rsc:mgc_in_wire.d)#6.itm}
load net {vin:rsc:mgc_in_wire.d(78)} -pin  "ACC1:acc#55" {B(8)} -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(vin:rsc:mgc_in_wire.d)#6.itm}
load net {vin:rsc:mgc_in_wire.d(79)} -pin  "ACC1:acc#55" {B(9)} -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(vin:rsc:mgc_in_wire.d)#6.itm}
load net {ACC1:acc#55.itm(0)} -pin  "ACC1:acc#55" {Z(0)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#55.itm}
load net {ACC1:acc#55.itm(1)} -pin  "ACC1:acc#55" {Z(1)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#55.itm}
load net {ACC1:acc#55.itm(2)} -pin  "ACC1:acc#55" {Z(2)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#55.itm}
load net {ACC1:acc#55.itm(3)} -pin  "ACC1:acc#55" {Z(3)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#55.itm}
load net {ACC1:acc#55.itm(4)} -pin  "ACC1:acc#55" {Z(4)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#55.itm}
load net {ACC1:acc#55.itm(5)} -pin  "ACC1:acc#55" {Z(5)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#55.itm}
load net {ACC1:acc#55.itm(6)} -pin  "ACC1:acc#55" {Z(6)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#55.itm}
load net {ACC1:acc#55.itm(7)} -pin  "ACC1:acc#55" {Z(7)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#55.itm}
load net {ACC1:acc#55.itm(8)} -pin  "ACC1:acc#55" {Z(8)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#55.itm}
load net {ACC1:acc#55.itm(9)} -pin  "ACC1:acc#55" {Z(9)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#55.itm}
load net {ACC1:acc#55.itm(10)} -pin  "ACC1:acc#55" {Z(10)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#55.itm}
load inst "ACC1:acc#67" "add(11,0,11,0,12)" "INTERFACE" -attr xrf 2434 -attr oid 481 -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#67} -attr area 12.232538 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(11,0,11,0,12)"
load net {ACC1:acc#56.itm(0)} -pin  "ACC1:acc#67" {A(0)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#56.itm}
load net {ACC1:acc#56.itm(1)} -pin  "ACC1:acc#67" {A(1)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#56.itm}
load net {ACC1:acc#56.itm(2)} -pin  "ACC1:acc#67" {A(2)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#56.itm}
load net {ACC1:acc#56.itm(3)} -pin  "ACC1:acc#67" {A(3)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#56.itm}
load net {ACC1:acc#56.itm(4)} -pin  "ACC1:acc#67" {A(4)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#56.itm}
load net {ACC1:acc#56.itm(5)} -pin  "ACC1:acc#67" {A(5)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#56.itm}
load net {ACC1:acc#56.itm(6)} -pin  "ACC1:acc#67" {A(6)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#56.itm}
load net {ACC1:acc#56.itm(7)} -pin  "ACC1:acc#67" {A(7)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#56.itm}
load net {ACC1:acc#56.itm(8)} -pin  "ACC1:acc#67" {A(8)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#56.itm}
load net {ACC1:acc#56.itm(9)} -pin  "ACC1:acc#67" {A(9)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#56.itm}
load net {ACC1:acc#56.itm(10)} -pin  "ACC1:acc#67" {A(10)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#56.itm}
load net {ACC1:acc#55.itm(0)} -pin  "ACC1:acc#67" {B(0)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#55.itm}
load net {ACC1:acc#55.itm(1)} -pin  "ACC1:acc#67" {B(1)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#55.itm}
load net {ACC1:acc#55.itm(2)} -pin  "ACC1:acc#67" {B(2)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#55.itm}
load net {ACC1:acc#55.itm(3)} -pin  "ACC1:acc#67" {B(3)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#55.itm}
load net {ACC1:acc#55.itm(4)} -pin  "ACC1:acc#67" {B(4)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#55.itm}
load net {ACC1:acc#55.itm(5)} -pin  "ACC1:acc#67" {B(5)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#55.itm}
load net {ACC1:acc#55.itm(6)} -pin  "ACC1:acc#67" {B(6)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#55.itm}
load net {ACC1:acc#55.itm(7)} -pin  "ACC1:acc#67" {B(7)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#55.itm}
load net {ACC1:acc#55.itm(8)} -pin  "ACC1:acc#67" {B(8)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#55.itm}
load net {ACC1:acc#55.itm(9)} -pin  "ACC1:acc#67" {B(9)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#55.itm}
load net {ACC1:acc#55.itm(10)} -pin  "ACC1:acc#67" {B(10)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#55.itm}
load net {ACC1:acc#67.itm(0)} -pin  "ACC1:acc#67" {Z(0)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#67.itm}
load net {ACC1:acc#67.itm(1)} -pin  "ACC1:acc#67" {Z(1)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#67.itm}
load net {ACC1:acc#67.itm(2)} -pin  "ACC1:acc#67" {Z(2)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#67.itm}
load net {ACC1:acc#67.itm(3)} -pin  "ACC1:acc#67" {Z(3)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#67.itm}
load net {ACC1:acc#67.itm(4)} -pin  "ACC1:acc#67" {Z(4)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#67.itm}
load net {ACC1:acc#67.itm(5)} -pin  "ACC1:acc#67" {Z(5)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#67.itm}
load net {ACC1:acc#67.itm(6)} -pin  "ACC1:acc#67" {Z(6)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#67.itm}
load net {ACC1:acc#67.itm(7)} -pin  "ACC1:acc#67" {Z(7)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#67.itm}
load net {ACC1:acc#67.itm(8)} -pin  "ACC1:acc#67" {Z(8)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#67.itm}
load net {ACC1:acc#67.itm(9)} -pin  "ACC1:acc#67" {Z(9)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#67.itm}
load net {ACC1:acc#67.itm(10)} -pin  "ACC1:acc#67" {Z(10)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#67.itm}
load net {ACC1:acc#67.itm(11)} -pin  "ACC1:acc#67" {Z(11)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#67.itm}
load inst "ACC1:acc#73" "add(12,0,12,0,13)" "INTERFACE" -attr xrf 2435 -attr oid 482 -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#73} -attr area 13.223846 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(12,0,12,0,13)"
load net {ACC1:acc#68.itm(0)} -pin  "ACC1:acc#73" {A(0)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#68.itm}
load net {ACC1:acc#68.itm(1)} -pin  "ACC1:acc#73" {A(1)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#68.itm}
load net {ACC1:acc#68.itm(2)} -pin  "ACC1:acc#73" {A(2)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#68.itm}
load net {ACC1:acc#68.itm(3)} -pin  "ACC1:acc#73" {A(3)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#68.itm}
load net {ACC1:acc#68.itm(4)} -pin  "ACC1:acc#73" {A(4)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#68.itm}
load net {ACC1:acc#68.itm(5)} -pin  "ACC1:acc#73" {A(5)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#68.itm}
load net {ACC1:acc#68.itm(6)} -pin  "ACC1:acc#73" {A(6)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#68.itm}
load net {ACC1:acc#68.itm(7)} -pin  "ACC1:acc#73" {A(7)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#68.itm}
load net {ACC1:acc#68.itm(8)} -pin  "ACC1:acc#73" {A(8)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#68.itm}
load net {ACC1:acc#68.itm(9)} -pin  "ACC1:acc#73" {A(9)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#68.itm}
load net {ACC1:acc#68.itm(10)} -pin  "ACC1:acc#73" {A(10)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#68.itm}
load net {ACC1:acc#68.itm(11)} -pin  "ACC1:acc#73" {A(11)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#68.itm}
load net {ACC1:acc#67.itm(0)} -pin  "ACC1:acc#73" {B(0)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#67.itm}
load net {ACC1:acc#67.itm(1)} -pin  "ACC1:acc#73" {B(1)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#67.itm}
load net {ACC1:acc#67.itm(2)} -pin  "ACC1:acc#73" {B(2)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#67.itm}
load net {ACC1:acc#67.itm(3)} -pin  "ACC1:acc#73" {B(3)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#67.itm}
load net {ACC1:acc#67.itm(4)} -pin  "ACC1:acc#73" {B(4)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#67.itm}
load net {ACC1:acc#67.itm(5)} -pin  "ACC1:acc#73" {B(5)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#67.itm}
load net {ACC1:acc#67.itm(6)} -pin  "ACC1:acc#73" {B(6)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#67.itm}
load net {ACC1:acc#67.itm(7)} -pin  "ACC1:acc#73" {B(7)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#67.itm}
load net {ACC1:acc#67.itm(8)} -pin  "ACC1:acc#73" {B(8)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#67.itm}
load net {ACC1:acc#67.itm(9)} -pin  "ACC1:acc#73" {B(9)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#67.itm}
load net {ACC1:acc#67.itm(10)} -pin  "ACC1:acc#73" {B(10)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#67.itm}
load net {ACC1:acc#67.itm(11)} -pin  "ACC1:acc#73" {B(11)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#67.itm}
load net {ACC1:acc#73.itm(0)} -pin  "ACC1:acc#73" {Z(0)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#73.itm}
load net {ACC1:acc#73.itm(1)} -pin  "ACC1:acc#73" {Z(1)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#73.itm}
load net {ACC1:acc#73.itm(2)} -pin  "ACC1:acc#73" {Z(2)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#73.itm}
load net {ACC1:acc#73.itm(3)} -pin  "ACC1:acc#73" {Z(3)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#73.itm}
load net {ACC1:acc#73.itm(4)} -pin  "ACC1:acc#73" {Z(4)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#73.itm}
load net {ACC1:acc#73.itm(5)} -pin  "ACC1:acc#73" {Z(5)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#73.itm}
load net {ACC1:acc#73.itm(6)} -pin  "ACC1:acc#73" {Z(6)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#73.itm}
load net {ACC1:acc#73.itm(7)} -pin  "ACC1:acc#73" {Z(7)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#73.itm}
load net {ACC1:acc#73.itm(8)} -pin  "ACC1:acc#73" {Z(8)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#73.itm}
load net {ACC1:acc#73.itm(9)} -pin  "ACC1:acc#73" {Z(9)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#73.itm}
load net {ACC1:acc#73.itm(10)} -pin  "ACC1:acc#73" {Z(10)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#73.itm}
load net {ACC1:acc#73.itm(11)} -pin  "ACC1:acc#73" {Z(11)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#73.itm}
load net {ACC1:acc#73.itm(12)} -pin  "ACC1:acc#73" {Z(12)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#73.itm}
load inst "ACC1:acc#76" "add(13,0,13,0,14)" "INTERFACE" -attr xrf 2436 -attr oid 483 -attr vt dc -attr @path {/mean_vga/mean_vga:core/ACC1:acc#76} -attr area 14.215154 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(13,0,13,0,14)"
load net {ACC1:acc#74.itm(0)} -pin  "ACC1:acc#76" {A(0)} -attr vt dc -attr @path {/mean_vga/mean_vga:core/ACC1:acc#74.itm}
load net {ACC1:acc#74.itm(1)} -pin  "ACC1:acc#76" {A(1)} -attr vt dc -attr @path {/mean_vga/mean_vga:core/ACC1:acc#74.itm}
load net {ACC1:acc#74.itm(2)} -pin  "ACC1:acc#76" {A(2)} -attr vt dc -attr @path {/mean_vga/mean_vga:core/ACC1:acc#74.itm}
load net {ACC1:acc#74.itm(3)} -pin  "ACC1:acc#76" {A(3)} -attr vt dc -attr @path {/mean_vga/mean_vga:core/ACC1:acc#74.itm}
load net {ACC1:acc#74.itm(4)} -pin  "ACC1:acc#76" {A(4)} -attr vt dc -attr @path {/mean_vga/mean_vga:core/ACC1:acc#74.itm}
load net {ACC1:acc#74.itm(5)} -pin  "ACC1:acc#76" {A(5)} -attr vt dc -attr @path {/mean_vga/mean_vga:core/ACC1:acc#74.itm}
load net {ACC1:acc#74.itm(6)} -pin  "ACC1:acc#76" {A(6)} -attr vt dc -attr @path {/mean_vga/mean_vga:core/ACC1:acc#74.itm}
load net {ACC1:acc#74.itm(7)} -pin  "ACC1:acc#76" {A(7)} -attr vt dc -attr @path {/mean_vga/mean_vga:core/ACC1:acc#74.itm}
load net {ACC1:acc#74.itm(8)} -pin  "ACC1:acc#76" {A(8)} -attr vt dc -attr @path {/mean_vga/mean_vga:core/ACC1:acc#74.itm}
load net {ACC1:acc#74.itm(9)} -pin  "ACC1:acc#76" {A(9)} -attr vt dc -attr @path {/mean_vga/mean_vga:core/ACC1:acc#74.itm}
load net {ACC1:acc#74.itm(10)} -pin  "ACC1:acc#76" {A(10)} -attr vt dc -attr @path {/mean_vga/mean_vga:core/ACC1:acc#74.itm}
load net {ACC1:acc#74.itm(11)} -pin  "ACC1:acc#76" {A(11)} -attr vt dc -attr @path {/mean_vga/mean_vga:core/ACC1:acc#74.itm}
load net {ACC1:acc#74.itm(12)} -pin  "ACC1:acc#76" {A(12)} -attr vt dc -attr @path {/mean_vga/mean_vga:core/ACC1:acc#74.itm}
load net {ACC1:acc#73.itm(0)} -pin  "ACC1:acc#76" {B(0)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#73.itm}
load net {ACC1:acc#73.itm(1)} -pin  "ACC1:acc#76" {B(1)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#73.itm}
load net {ACC1:acc#73.itm(2)} -pin  "ACC1:acc#76" {B(2)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#73.itm}
load net {ACC1:acc#73.itm(3)} -pin  "ACC1:acc#76" {B(3)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#73.itm}
load net {ACC1:acc#73.itm(4)} -pin  "ACC1:acc#76" {B(4)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#73.itm}
load net {ACC1:acc#73.itm(5)} -pin  "ACC1:acc#76" {B(5)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#73.itm}
load net {ACC1:acc#73.itm(6)} -pin  "ACC1:acc#76" {B(6)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#73.itm}
load net {ACC1:acc#73.itm(7)} -pin  "ACC1:acc#76" {B(7)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#73.itm}
load net {ACC1:acc#73.itm(8)} -pin  "ACC1:acc#76" {B(8)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#73.itm}
load net {ACC1:acc#73.itm(9)} -pin  "ACC1:acc#76" {B(9)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#73.itm}
load net {ACC1:acc#73.itm(10)} -pin  "ACC1:acc#76" {B(10)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#73.itm}
load net {ACC1:acc#73.itm(11)} -pin  "ACC1:acc#76" {B(11)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#73.itm}
load net {ACC1:acc#73.itm(12)} -pin  "ACC1:acc#76" {B(12)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#73.itm}
load net {ACC1:acc#76.itm(0)} -pin  "ACC1:acc#76" {Z(0)} -attr vt dc -attr @path {/mean_vga/mean_vga:core/ACC1:acc#76.itm}
load net {ACC1:acc#76.itm(1)} -pin  "ACC1:acc#76" {Z(1)} -attr vt dc -attr @path {/mean_vga/mean_vga:core/ACC1:acc#76.itm}
load net {ACC1:acc#76.itm(2)} -pin  "ACC1:acc#76" {Z(2)} -attr vt dc -attr @path {/mean_vga/mean_vga:core/ACC1:acc#76.itm}
load net {ACC1:acc#76.itm(3)} -pin  "ACC1:acc#76" {Z(3)} -attr vt dc -attr @path {/mean_vga/mean_vga:core/ACC1:acc#76.itm}
load net {ACC1:acc#76.itm(4)} -pin  "ACC1:acc#76" {Z(4)} -attr vt dc -attr @path {/mean_vga/mean_vga:core/ACC1:acc#76.itm}
load net {ACC1:acc#76.itm(5)} -pin  "ACC1:acc#76" {Z(5)} -attr vt dc -attr @path {/mean_vga/mean_vga:core/ACC1:acc#76.itm}
load net {ACC1:acc#76.itm(6)} -pin  "ACC1:acc#76" {Z(6)} -attr vt dc -attr @path {/mean_vga/mean_vga:core/ACC1:acc#76.itm}
load net {ACC1:acc#76.itm(7)} -pin  "ACC1:acc#76" {Z(7)} -attr vt dc -attr @path {/mean_vga/mean_vga:core/ACC1:acc#76.itm}
load net {ACC1:acc#76.itm(8)} -pin  "ACC1:acc#76" {Z(8)} -attr vt dc -attr @path {/mean_vga/mean_vga:core/ACC1:acc#76.itm}
load net {ACC1:acc#76.itm(9)} -pin  "ACC1:acc#76" {Z(9)} -attr vt dc -attr @path {/mean_vga/mean_vga:core/ACC1:acc#76.itm}
load net {ACC1:acc#76.itm(10)} -pin  "ACC1:acc#76" {Z(10)} -attr vt dc -attr @path {/mean_vga/mean_vga:core/ACC1:acc#76.itm}
load net {ACC1:acc#76.itm(11)} -pin  "ACC1:acc#76" {Z(11)} -attr vt dc -attr @path {/mean_vga/mean_vga:core/ACC1:acc#76.itm}
load net {ACC1:acc#76.itm(12)} -pin  "ACC1:acc#76" {Z(12)} -attr vt dc -attr @path {/mean_vga/mean_vga:core/ACC1:acc#76.itm}
load net {ACC1:acc#76.itm(13)} -pin  "ACC1:acc#76" {Z(13)} -attr vt dc -attr @path {/mean_vga/mean_vga:core/ACC1:acc#76.itm}
load inst "ACC1:acc#54" "add(10,0,10,0,11)" "INTERFACE" -attr xrf 2437 -attr oid 484 -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#54} -attr area 11.241230 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(10,0,10,0,11)"
load net {vin:rsc:mgc_in_wire.d(100)} -pin  "ACC1:acc#54" {A(0)} -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(vin:rsc:mgc_in_wire.d)#7.itm}
load net {vin:rsc:mgc_in_wire.d(101)} -pin  "ACC1:acc#54" {A(1)} -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(vin:rsc:mgc_in_wire.d)#7.itm}
load net {vin:rsc:mgc_in_wire.d(102)} -pin  "ACC1:acc#54" {A(2)} -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(vin:rsc:mgc_in_wire.d)#7.itm}
load net {vin:rsc:mgc_in_wire.d(103)} -pin  "ACC1:acc#54" {A(3)} -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(vin:rsc:mgc_in_wire.d)#7.itm}
load net {vin:rsc:mgc_in_wire.d(104)} -pin  "ACC1:acc#54" {A(4)} -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(vin:rsc:mgc_in_wire.d)#7.itm}
load net {vin:rsc:mgc_in_wire.d(105)} -pin  "ACC1:acc#54" {A(5)} -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(vin:rsc:mgc_in_wire.d)#7.itm}
load net {vin:rsc:mgc_in_wire.d(106)} -pin  "ACC1:acc#54" {A(6)} -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(vin:rsc:mgc_in_wire.d)#7.itm}
load net {vin:rsc:mgc_in_wire.d(107)} -pin  "ACC1:acc#54" {A(7)} -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(vin:rsc:mgc_in_wire.d)#7.itm}
load net {vin:rsc:mgc_in_wire.d(108)} -pin  "ACC1:acc#54" {A(8)} -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(vin:rsc:mgc_in_wire.d)#7.itm}
load net {vin:rsc:mgc_in_wire.d(109)} -pin  "ACC1:acc#54" {A(9)} -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(vin:rsc:mgc_in_wire.d)#7.itm}
load net {vin:rsc:mgc_in_wire.d(130)} -pin  "ACC1:acc#54" {B(0)} -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(vin:rsc:mgc_in_wire.d)#8.itm}
load net {vin:rsc:mgc_in_wire.d(131)} -pin  "ACC1:acc#54" {B(1)} -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(vin:rsc:mgc_in_wire.d)#8.itm}
load net {vin:rsc:mgc_in_wire.d(132)} -pin  "ACC1:acc#54" {B(2)} -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(vin:rsc:mgc_in_wire.d)#8.itm}
load net {vin:rsc:mgc_in_wire.d(133)} -pin  "ACC1:acc#54" {B(3)} -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(vin:rsc:mgc_in_wire.d)#8.itm}
load net {vin:rsc:mgc_in_wire.d(134)} -pin  "ACC1:acc#54" {B(4)} -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(vin:rsc:mgc_in_wire.d)#8.itm}
load net {vin:rsc:mgc_in_wire.d(135)} -pin  "ACC1:acc#54" {B(5)} -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(vin:rsc:mgc_in_wire.d)#8.itm}
load net {vin:rsc:mgc_in_wire.d(136)} -pin  "ACC1:acc#54" {B(6)} -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(vin:rsc:mgc_in_wire.d)#8.itm}
load net {vin:rsc:mgc_in_wire.d(137)} -pin  "ACC1:acc#54" {B(7)} -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(vin:rsc:mgc_in_wire.d)#8.itm}
load net {vin:rsc:mgc_in_wire.d(138)} -pin  "ACC1:acc#54" {B(8)} -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(vin:rsc:mgc_in_wire.d)#8.itm}
load net {vin:rsc:mgc_in_wire.d(139)} -pin  "ACC1:acc#54" {B(9)} -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(vin:rsc:mgc_in_wire.d)#8.itm}
load net {ACC1:acc#54.itm(0)} -pin  "ACC1:acc#54" {Z(0)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#54.itm}
load net {ACC1:acc#54.itm(1)} -pin  "ACC1:acc#54" {Z(1)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#54.itm}
load net {ACC1:acc#54.itm(2)} -pin  "ACC1:acc#54" {Z(2)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#54.itm}
load net {ACC1:acc#54.itm(3)} -pin  "ACC1:acc#54" {Z(3)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#54.itm}
load net {ACC1:acc#54.itm(4)} -pin  "ACC1:acc#54" {Z(4)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#54.itm}
load net {ACC1:acc#54.itm(5)} -pin  "ACC1:acc#54" {Z(5)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#54.itm}
load net {ACC1:acc#54.itm(6)} -pin  "ACC1:acc#54" {Z(6)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#54.itm}
load net {ACC1:acc#54.itm(7)} -pin  "ACC1:acc#54" {Z(7)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#54.itm}
load net {ACC1:acc#54.itm(8)} -pin  "ACC1:acc#54" {Z(8)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#54.itm}
load net {ACC1:acc#54.itm(9)} -pin  "ACC1:acc#54" {Z(9)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#54.itm}
load net {ACC1:acc#54.itm(10)} -pin  "ACC1:acc#54" {Z(10)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#54.itm}
load inst "ACC1:acc#66" "add(11,0,10,0,12)" "INTERFACE" -attr xrf 2438 -attr oid 485 -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#66} -attr area 12.232538 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(11,0,11,0,12)"
load net {ACC1:acc#54.itm(0)} -pin  "ACC1:acc#66" {A(0)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#54.itm}
load net {ACC1:acc#54.itm(1)} -pin  "ACC1:acc#66" {A(1)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#54.itm}
load net {ACC1:acc#54.itm(2)} -pin  "ACC1:acc#66" {A(2)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#54.itm}
load net {ACC1:acc#54.itm(3)} -pin  "ACC1:acc#66" {A(3)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#54.itm}
load net {ACC1:acc#54.itm(4)} -pin  "ACC1:acc#66" {A(4)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#54.itm}
load net {ACC1:acc#54.itm(5)} -pin  "ACC1:acc#66" {A(5)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#54.itm}
load net {ACC1:acc#54.itm(6)} -pin  "ACC1:acc#66" {A(6)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#54.itm}
load net {ACC1:acc#54.itm(7)} -pin  "ACC1:acc#66" {A(7)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#54.itm}
load net {ACC1:acc#54.itm(8)} -pin  "ACC1:acc#66" {A(8)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#54.itm}
load net {ACC1:acc#54.itm(9)} -pin  "ACC1:acc#66" {A(9)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#54.itm}
load net {ACC1:acc#54.itm(10)} -pin  "ACC1:acc#66" {A(10)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#54.itm}
load net {vin:rsc:mgc_in_wire.d(40)} -pin  "ACC1:acc#66" {B(0)} -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(vin:rsc:mgc_in_wire.d)#9.itm}
load net {vin:rsc:mgc_in_wire.d(41)} -pin  "ACC1:acc#66" {B(1)} -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(vin:rsc:mgc_in_wire.d)#9.itm}
load net {vin:rsc:mgc_in_wire.d(42)} -pin  "ACC1:acc#66" {B(2)} -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(vin:rsc:mgc_in_wire.d)#9.itm}
load net {vin:rsc:mgc_in_wire.d(43)} -pin  "ACC1:acc#66" {B(3)} -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(vin:rsc:mgc_in_wire.d)#9.itm}
load net {vin:rsc:mgc_in_wire.d(44)} -pin  "ACC1:acc#66" {B(4)} -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(vin:rsc:mgc_in_wire.d)#9.itm}
load net {vin:rsc:mgc_in_wire.d(45)} -pin  "ACC1:acc#66" {B(5)} -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(vin:rsc:mgc_in_wire.d)#9.itm}
load net {vin:rsc:mgc_in_wire.d(46)} -pin  "ACC1:acc#66" {B(6)} -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(vin:rsc:mgc_in_wire.d)#9.itm}
load net {vin:rsc:mgc_in_wire.d(47)} -pin  "ACC1:acc#66" {B(7)} -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(vin:rsc:mgc_in_wire.d)#9.itm}
load net {vin:rsc:mgc_in_wire.d(48)} -pin  "ACC1:acc#66" {B(8)} -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(vin:rsc:mgc_in_wire.d)#9.itm}
load net {vin:rsc:mgc_in_wire.d(49)} -pin  "ACC1:acc#66" {B(9)} -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(vin:rsc:mgc_in_wire.d)#9.itm}
load net {ACC1:acc#66.itm(0)} -pin  "ACC1:acc#66" {Z(0)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#66.itm}
load net {ACC1:acc#66.itm(1)} -pin  "ACC1:acc#66" {Z(1)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#66.itm}
load net {ACC1:acc#66.itm(2)} -pin  "ACC1:acc#66" {Z(2)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#66.itm}
load net {ACC1:acc#66.itm(3)} -pin  "ACC1:acc#66" {Z(3)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#66.itm}
load net {ACC1:acc#66.itm(4)} -pin  "ACC1:acc#66" {Z(4)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#66.itm}
load net {ACC1:acc#66.itm(5)} -pin  "ACC1:acc#66" {Z(5)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#66.itm}
load net {ACC1:acc#66.itm(6)} -pin  "ACC1:acc#66" {Z(6)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#66.itm}
load net {ACC1:acc#66.itm(7)} -pin  "ACC1:acc#66" {Z(7)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#66.itm}
load net {ACC1:acc#66.itm(8)} -pin  "ACC1:acc#66" {Z(8)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#66.itm}
load net {ACC1:acc#66.itm(9)} -pin  "ACC1:acc#66" {Z(9)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#66.itm}
load net {ACC1:acc#66.itm(10)} -pin  "ACC1:acc#66" {Z(10)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#66.itm}
load net {ACC1:acc#66.itm(11)} -pin  "ACC1:acc#66" {Z(11)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#66.itm}
load inst "ACC1:acc#65" "add(10,0,10,0,11)" "INTERFACE" -attr xrf 2439 -attr oid 486 -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#65} -attr area 11.241230 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(10,0,10,0,11)"
load net {reg(regs.regs(0).sva).cse(10)} -pin  "ACC1:acc#65" {A(0)} -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(regs.regs(0).sva)#5.itm}
load net {reg(regs.regs(0).sva).cse(11)} -pin  "ACC1:acc#65" {A(1)} -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(regs.regs(0).sva)#5.itm}
load net {reg(regs.regs(0).sva).cse(12)} -pin  "ACC1:acc#65" {A(2)} -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(regs.regs(0).sva)#5.itm}
load net {reg(regs.regs(0).sva).cse(13)} -pin  "ACC1:acc#65" {A(3)} -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(regs.regs(0).sva)#5.itm}
load net {reg(regs.regs(0).sva).cse(14)} -pin  "ACC1:acc#65" {A(4)} -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(regs.regs(0).sva)#5.itm}
load net {reg(regs.regs(0).sva).cse(15)} -pin  "ACC1:acc#65" {A(5)} -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(regs.regs(0).sva)#5.itm}
load net {reg(regs.regs(0).sva).cse(16)} -pin  "ACC1:acc#65" {A(6)} -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(regs.regs(0).sva)#5.itm}
load net {reg(regs.regs(0).sva).cse(17)} -pin  "ACC1:acc#65" {A(7)} -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(regs.regs(0).sva)#5.itm}
load net {reg(regs.regs(0).sva).cse(18)} -pin  "ACC1:acc#65" {A(8)} -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(regs.regs(0).sva)#5.itm}
load net {reg(regs.regs(0).sva).cse(19)} -pin  "ACC1:acc#65" {A(9)} -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(regs.regs(0).sva)#5.itm}
load net {reg(regs.regs(0).sva).cse(40)} -pin  "ACC1:acc#65" {B(0)} -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(regs.regs(0).sva)#6.itm}
load net {reg(regs.regs(0).sva).cse(41)} -pin  "ACC1:acc#65" {B(1)} -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(regs.regs(0).sva)#6.itm}
load net {reg(regs.regs(0).sva).cse(42)} -pin  "ACC1:acc#65" {B(2)} -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(regs.regs(0).sva)#6.itm}
load net {reg(regs.regs(0).sva).cse(43)} -pin  "ACC1:acc#65" {B(3)} -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(regs.regs(0).sva)#6.itm}
load net {reg(regs.regs(0).sva).cse(44)} -pin  "ACC1:acc#65" {B(4)} -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(regs.regs(0).sva)#6.itm}
load net {reg(regs.regs(0).sva).cse(45)} -pin  "ACC1:acc#65" {B(5)} -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(regs.regs(0).sva)#6.itm}
load net {reg(regs.regs(0).sva).cse(46)} -pin  "ACC1:acc#65" {B(6)} -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(regs.regs(0).sva)#6.itm}
load net {reg(regs.regs(0).sva).cse(47)} -pin  "ACC1:acc#65" {B(7)} -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(regs.regs(0).sva)#6.itm}
load net {reg(regs.regs(0).sva).cse(48)} -pin  "ACC1:acc#65" {B(8)} -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(regs.regs(0).sva)#6.itm}
load net {reg(regs.regs(0).sva).cse(49)} -pin  "ACC1:acc#65" {B(9)} -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(regs.regs(0).sva)#6.itm}
load net {ACC1:acc#65.itm(0)} -pin  "ACC1:acc#65" {Z(0)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#65.itm}
load net {ACC1:acc#65.itm(1)} -pin  "ACC1:acc#65" {Z(1)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#65.itm}
load net {ACC1:acc#65.itm(2)} -pin  "ACC1:acc#65" {Z(2)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#65.itm}
load net {ACC1:acc#65.itm(3)} -pin  "ACC1:acc#65" {Z(3)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#65.itm}
load net {ACC1:acc#65.itm(4)} -pin  "ACC1:acc#65" {Z(4)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#65.itm}
load net {ACC1:acc#65.itm(5)} -pin  "ACC1:acc#65" {Z(5)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#65.itm}
load net {ACC1:acc#65.itm(6)} -pin  "ACC1:acc#65" {Z(6)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#65.itm}
load net {ACC1:acc#65.itm(7)} -pin  "ACC1:acc#65" {Z(7)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#65.itm}
load net {ACC1:acc#65.itm(8)} -pin  "ACC1:acc#65" {Z(8)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#65.itm}
load net {ACC1:acc#65.itm(9)} -pin  "ACC1:acc#65" {Z(9)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#65.itm}
load net {ACC1:acc#65.itm(10)} -pin  "ACC1:acc#65" {Z(10)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#65.itm}
load inst "ACC1:acc#72" "add(12,0,11,0,13)" "INTERFACE" -attr xrf 2440 -attr oid 487 -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#72} -attr area 13.223846 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(12,0,12,0,13)"
load net {ACC1:acc#66.itm(0)} -pin  "ACC1:acc#72" {A(0)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#66.itm}
load net {ACC1:acc#66.itm(1)} -pin  "ACC1:acc#72" {A(1)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#66.itm}
load net {ACC1:acc#66.itm(2)} -pin  "ACC1:acc#72" {A(2)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#66.itm}
load net {ACC1:acc#66.itm(3)} -pin  "ACC1:acc#72" {A(3)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#66.itm}
load net {ACC1:acc#66.itm(4)} -pin  "ACC1:acc#72" {A(4)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#66.itm}
load net {ACC1:acc#66.itm(5)} -pin  "ACC1:acc#72" {A(5)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#66.itm}
load net {ACC1:acc#66.itm(6)} -pin  "ACC1:acc#72" {A(6)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#66.itm}
load net {ACC1:acc#66.itm(7)} -pin  "ACC1:acc#72" {A(7)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#66.itm}
load net {ACC1:acc#66.itm(8)} -pin  "ACC1:acc#72" {A(8)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#66.itm}
load net {ACC1:acc#66.itm(9)} -pin  "ACC1:acc#72" {A(9)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#66.itm}
load net {ACC1:acc#66.itm(10)} -pin  "ACC1:acc#72" {A(10)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#66.itm}
load net {ACC1:acc#66.itm(11)} -pin  "ACC1:acc#72" {A(11)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#66.itm}
load net {ACC1:acc#65.itm(0)} -pin  "ACC1:acc#72" {B(0)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#65.itm}
load net {ACC1:acc#65.itm(1)} -pin  "ACC1:acc#72" {B(1)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#65.itm}
load net {ACC1:acc#65.itm(2)} -pin  "ACC1:acc#72" {B(2)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#65.itm}
load net {ACC1:acc#65.itm(3)} -pin  "ACC1:acc#72" {B(3)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#65.itm}
load net {ACC1:acc#65.itm(4)} -pin  "ACC1:acc#72" {B(4)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#65.itm}
load net {ACC1:acc#65.itm(5)} -pin  "ACC1:acc#72" {B(5)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#65.itm}
load net {ACC1:acc#65.itm(6)} -pin  "ACC1:acc#72" {B(6)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#65.itm}
load net {ACC1:acc#65.itm(7)} -pin  "ACC1:acc#72" {B(7)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#65.itm}
load net {ACC1:acc#65.itm(8)} -pin  "ACC1:acc#72" {B(8)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#65.itm}
load net {ACC1:acc#65.itm(9)} -pin  "ACC1:acc#72" {B(9)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#65.itm}
load net {ACC1:acc#65.itm(10)} -pin  "ACC1:acc#72" {B(10)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#65.itm}
load net {ACC1:acc#72.itm(0)} -pin  "ACC1:acc#72" {Z(0)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#72.itm}
load net {ACC1:acc#72.itm(1)} -pin  "ACC1:acc#72" {Z(1)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#72.itm}
load net {ACC1:acc#72.itm(2)} -pin  "ACC1:acc#72" {Z(2)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#72.itm}
load net {ACC1:acc#72.itm(3)} -pin  "ACC1:acc#72" {Z(3)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#72.itm}
load net {ACC1:acc#72.itm(4)} -pin  "ACC1:acc#72" {Z(4)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#72.itm}
load net {ACC1:acc#72.itm(5)} -pin  "ACC1:acc#72" {Z(5)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#72.itm}
load net {ACC1:acc#72.itm(6)} -pin  "ACC1:acc#72" {Z(6)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#72.itm}
load net {ACC1:acc#72.itm(7)} -pin  "ACC1:acc#72" {Z(7)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#72.itm}
load net {ACC1:acc#72.itm(8)} -pin  "ACC1:acc#72" {Z(8)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#72.itm}
load net {ACC1:acc#72.itm(9)} -pin  "ACC1:acc#72" {Z(9)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#72.itm}
load net {ACC1:acc#72.itm(10)} -pin  "ACC1:acc#72" {Z(10)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#72.itm}
load net {ACC1:acc#72.itm(11)} -pin  "ACC1:acc#72" {Z(11)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#72.itm}
load net {ACC1:acc#72.itm(12)} -pin  "ACC1:acc#72" {Z(12)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#72.itm}
load inst "ACC1:acc#64" "add(10,0,10,0,11)" "INTERFACE" -attr xrf 2441 -attr oid 488 -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#64} -attr area 11.241230 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(10,0,10,0,11)"
load net {reg(regs.regs(0).sva).cse(70)} -pin  "ACC1:acc#64" {A(0)} -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(regs.regs(0).sva)#7.itm}
load net {reg(regs.regs(0).sva).cse(71)} -pin  "ACC1:acc#64" {A(1)} -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(regs.regs(0).sva)#7.itm}
load net {reg(regs.regs(0).sva).cse(72)} -pin  "ACC1:acc#64" {A(2)} -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(regs.regs(0).sva)#7.itm}
load net {reg(regs.regs(0).sva).cse(73)} -pin  "ACC1:acc#64" {A(3)} -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(regs.regs(0).sva)#7.itm}
load net {reg(regs.regs(0).sva).cse(74)} -pin  "ACC1:acc#64" {A(4)} -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(regs.regs(0).sva)#7.itm}
load net {reg(regs.regs(0).sva).cse(75)} -pin  "ACC1:acc#64" {A(5)} -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(regs.regs(0).sva)#7.itm}
load net {reg(regs.regs(0).sva).cse(76)} -pin  "ACC1:acc#64" {A(6)} -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(regs.regs(0).sva)#7.itm}
load net {reg(regs.regs(0).sva).cse(77)} -pin  "ACC1:acc#64" {A(7)} -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(regs.regs(0).sva)#7.itm}
load net {reg(regs.regs(0).sva).cse(78)} -pin  "ACC1:acc#64" {A(8)} -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(regs.regs(0).sva)#7.itm}
load net {reg(regs.regs(0).sva).cse(79)} -pin  "ACC1:acc#64" {A(9)} -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(regs.regs(0).sva)#7.itm}
load net {reg(regs.regs(0).sva).cse(100)} -pin  "ACC1:acc#64" {B(0)} -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(regs.regs(0).sva)#8.itm}
load net {reg(regs.regs(0).sva).cse(101)} -pin  "ACC1:acc#64" {B(1)} -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(regs.regs(0).sva)#8.itm}
load net {reg(regs.regs(0).sva).cse(102)} -pin  "ACC1:acc#64" {B(2)} -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(regs.regs(0).sva)#8.itm}
load net {reg(regs.regs(0).sva).cse(103)} -pin  "ACC1:acc#64" {B(3)} -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(regs.regs(0).sva)#8.itm}
load net {reg(regs.regs(0).sva).cse(104)} -pin  "ACC1:acc#64" {B(4)} -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(regs.regs(0).sva)#8.itm}
load net {reg(regs.regs(0).sva).cse(105)} -pin  "ACC1:acc#64" {B(5)} -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(regs.regs(0).sva)#8.itm}
load net {reg(regs.regs(0).sva).cse(106)} -pin  "ACC1:acc#64" {B(6)} -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(regs.regs(0).sva)#8.itm}
load net {reg(regs.regs(0).sva).cse(107)} -pin  "ACC1:acc#64" {B(7)} -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(regs.regs(0).sva)#8.itm}
load net {reg(regs.regs(0).sva).cse(108)} -pin  "ACC1:acc#64" {B(8)} -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(regs.regs(0).sva)#8.itm}
load net {reg(regs.regs(0).sva).cse(109)} -pin  "ACC1:acc#64" {B(9)} -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(regs.regs(0).sva)#8.itm}
load net {ACC1:acc#64.itm(0)} -pin  "ACC1:acc#64" {Z(0)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#64.itm}
load net {ACC1:acc#64.itm(1)} -pin  "ACC1:acc#64" {Z(1)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#64.itm}
load net {ACC1:acc#64.itm(2)} -pin  "ACC1:acc#64" {Z(2)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#64.itm}
load net {ACC1:acc#64.itm(3)} -pin  "ACC1:acc#64" {Z(3)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#64.itm}
load net {ACC1:acc#64.itm(4)} -pin  "ACC1:acc#64" {Z(4)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#64.itm}
load net {ACC1:acc#64.itm(5)} -pin  "ACC1:acc#64" {Z(5)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#64.itm}
load net {ACC1:acc#64.itm(6)} -pin  "ACC1:acc#64" {Z(6)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#64.itm}
load net {ACC1:acc#64.itm(7)} -pin  "ACC1:acc#64" {Z(7)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#64.itm}
load net {ACC1:acc#64.itm(8)} -pin  "ACC1:acc#64" {Z(8)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#64.itm}
load net {ACC1:acc#64.itm(9)} -pin  "ACC1:acc#64" {Z(9)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#64.itm}
load net {ACC1:acc#64.itm(10)} -pin  "ACC1:acc#64" {Z(10)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#64.itm}
load inst "ACC1:acc#63" "add(10,0,10,0,11)" "INTERFACE" -attr xrf 2442 -attr oid 489 -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#63} -attr area 11.241230 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(10,0,10,0,11)"
load net {reg(regs.regs(0).sva).cse(130)} -pin  "ACC1:acc#63" {A(0)} -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(regs.regs(0).sva)#9.itm}
load net {reg(regs.regs(0).sva).cse(131)} -pin  "ACC1:acc#63" {A(1)} -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(regs.regs(0).sva)#9.itm}
load net {reg(regs.regs(0).sva).cse(132)} -pin  "ACC1:acc#63" {A(2)} -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(regs.regs(0).sva)#9.itm}
load net {reg(regs.regs(0).sva).cse(133)} -pin  "ACC1:acc#63" {A(3)} -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(regs.regs(0).sva)#9.itm}
load net {reg(regs.regs(0).sva).cse(134)} -pin  "ACC1:acc#63" {A(4)} -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(regs.regs(0).sva)#9.itm}
load net {reg(regs.regs(0).sva).cse(135)} -pin  "ACC1:acc#63" {A(5)} -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(regs.regs(0).sva)#9.itm}
load net {reg(regs.regs(0).sva).cse(136)} -pin  "ACC1:acc#63" {A(6)} -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(regs.regs(0).sva)#9.itm}
load net {reg(regs.regs(0).sva).cse(137)} -pin  "ACC1:acc#63" {A(7)} -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(regs.regs(0).sva)#9.itm}
load net {reg(regs.regs(0).sva).cse(138)} -pin  "ACC1:acc#63" {A(8)} -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(regs.regs(0).sva)#9.itm}
load net {reg(regs.regs(0).sva).cse(139)} -pin  "ACC1:acc#63" {A(9)} -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(regs.regs(0).sva)#9.itm}
load net {reg(regs.regs(2).sva#1).cse(10)} -pin  "ACC1:acc#63" {B(0)} -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(regs.regs(2).sva#1)#9.itm}
load net {reg(regs.regs(2).sva#1).cse(11)} -pin  "ACC1:acc#63" {B(1)} -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(regs.regs(2).sva#1)#9.itm}
load net {reg(regs.regs(2).sva#1).cse(12)} -pin  "ACC1:acc#63" {B(2)} -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(regs.regs(2).sva#1)#9.itm}
load net {reg(regs.regs(2).sva#1).cse(13)} -pin  "ACC1:acc#63" {B(3)} -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(regs.regs(2).sva#1)#9.itm}
load net {reg(regs.regs(2).sva#1).cse(14)} -pin  "ACC1:acc#63" {B(4)} -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(regs.regs(2).sva#1)#9.itm}
load net {reg(regs.regs(2).sva#1).cse(15)} -pin  "ACC1:acc#63" {B(5)} -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(regs.regs(2).sva#1)#9.itm}
load net {reg(regs.regs(2).sva#1).cse(16)} -pin  "ACC1:acc#63" {B(6)} -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(regs.regs(2).sva#1)#9.itm}
load net {reg(regs.regs(2).sva#1).cse(17)} -pin  "ACC1:acc#63" {B(7)} -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(regs.regs(2).sva#1)#9.itm}
load net {reg(regs.regs(2).sva#1).cse(18)} -pin  "ACC1:acc#63" {B(8)} -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(regs.regs(2).sva#1)#9.itm}
load net {reg(regs.regs(2).sva#1).cse(19)} -pin  "ACC1:acc#63" {B(9)} -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(regs.regs(2).sva#1)#9.itm}
load net {ACC1:acc#63.itm(0)} -pin  "ACC1:acc#63" {Z(0)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#63.itm}
load net {ACC1:acc#63.itm(1)} -pin  "ACC1:acc#63" {Z(1)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#63.itm}
load net {ACC1:acc#63.itm(2)} -pin  "ACC1:acc#63" {Z(2)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#63.itm}
load net {ACC1:acc#63.itm(3)} -pin  "ACC1:acc#63" {Z(3)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#63.itm}
load net {ACC1:acc#63.itm(4)} -pin  "ACC1:acc#63" {Z(4)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#63.itm}
load net {ACC1:acc#63.itm(5)} -pin  "ACC1:acc#63" {Z(5)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#63.itm}
load net {ACC1:acc#63.itm(6)} -pin  "ACC1:acc#63" {Z(6)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#63.itm}
load net {ACC1:acc#63.itm(7)} -pin  "ACC1:acc#63" {Z(7)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#63.itm}
load net {ACC1:acc#63.itm(8)} -pin  "ACC1:acc#63" {Z(8)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#63.itm}
load net {ACC1:acc#63.itm(9)} -pin  "ACC1:acc#63" {Z(9)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#63.itm}
load net {ACC1:acc#63.itm(10)} -pin  "ACC1:acc#63" {Z(10)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#63.itm}
load inst "ACC1:acc#71" "add(11,0,11,0,12)" "INTERFACE" -attr xrf 2443 -attr oid 490 -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#71} -attr area 12.232538 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(11,0,11,0,12)"
load net {ACC1:acc#64.itm(0)} -pin  "ACC1:acc#71" {A(0)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#64.itm}
load net {ACC1:acc#64.itm(1)} -pin  "ACC1:acc#71" {A(1)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#64.itm}
load net {ACC1:acc#64.itm(2)} -pin  "ACC1:acc#71" {A(2)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#64.itm}
load net {ACC1:acc#64.itm(3)} -pin  "ACC1:acc#71" {A(3)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#64.itm}
load net {ACC1:acc#64.itm(4)} -pin  "ACC1:acc#71" {A(4)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#64.itm}
load net {ACC1:acc#64.itm(5)} -pin  "ACC1:acc#71" {A(5)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#64.itm}
load net {ACC1:acc#64.itm(6)} -pin  "ACC1:acc#71" {A(6)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#64.itm}
load net {ACC1:acc#64.itm(7)} -pin  "ACC1:acc#71" {A(7)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#64.itm}
load net {ACC1:acc#64.itm(8)} -pin  "ACC1:acc#71" {A(8)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#64.itm}
load net {ACC1:acc#64.itm(9)} -pin  "ACC1:acc#71" {A(9)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#64.itm}
load net {ACC1:acc#64.itm(10)} -pin  "ACC1:acc#71" {A(10)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#64.itm}
load net {ACC1:acc#63.itm(0)} -pin  "ACC1:acc#71" {B(0)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#63.itm}
load net {ACC1:acc#63.itm(1)} -pin  "ACC1:acc#71" {B(1)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#63.itm}
load net {ACC1:acc#63.itm(2)} -pin  "ACC1:acc#71" {B(2)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#63.itm}
load net {ACC1:acc#63.itm(3)} -pin  "ACC1:acc#71" {B(3)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#63.itm}
load net {ACC1:acc#63.itm(4)} -pin  "ACC1:acc#71" {B(4)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#63.itm}
load net {ACC1:acc#63.itm(5)} -pin  "ACC1:acc#71" {B(5)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#63.itm}
load net {ACC1:acc#63.itm(6)} -pin  "ACC1:acc#71" {B(6)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#63.itm}
load net {ACC1:acc#63.itm(7)} -pin  "ACC1:acc#71" {B(7)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#63.itm}
load net {ACC1:acc#63.itm(8)} -pin  "ACC1:acc#71" {B(8)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#63.itm}
load net {ACC1:acc#63.itm(9)} -pin  "ACC1:acc#71" {B(9)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#63.itm}
load net {ACC1:acc#63.itm(10)} -pin  "ACC1:acc#71" {B(10)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#63.itm}
load net {ACC1:acc#71.itm(0)} -pin  "ACC1:acc#71" {Z(0)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#71.itm}
load net {ACC1:acc#71.itm(1)} -pin  "ACC1:acc#71" {Z(1)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#71.itm}
load net {ACC1:acc#71.itm(2)} -pin  "ACC1:acc#71" {Z(2)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#71.itm}
load net {ACC1:acc#71.itm(3)} -pin  "ACC1:acc#71" {Z(3)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#71.itm}
load net {ACC1:acc#71.itm(4)} -pin  "ACC1:acc#71" {Z(4)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#71.itm}
load net {ACC1:acc#71.itm(5)} -pin  "ACC1:acc#71" {Z(5)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#71.itm}
load net {ACC1:acc#71.itm(6)} -pin  "ACC1:acc#71" {Z(6)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#71.itm}
load net {ACC1:acc#71.itm(7)} -pin  "ACC1:acc#71" {Z(7)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#71.itm}
load net {ACC1:acc#71.itm(8)} -pin  "ACC1:acc#71" {Z(8)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#71.itm}
load net {ACC1:acc#71.itm(9)} -pin  "ACC1:acc#71" {Z(9)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#71.itm}
load net {ACC1:acc#71.itm(10)} -pin  "ACC1:acc#71" {Z(10)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#71.itm}
load net {ACC1:acc#71.itm(11)} -pin  "ACC1:acc#71" {Z(11)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#71.itm}
load inst "ACC1:acc#75" "add(13,0,12,0,14)" "INTERFACE" -attr xrf 2444 -attr oid 491 -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#75} -attr area 14.215154 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(13,0,13,0,14)"
load net {ACC1:acc#72.itm(0)} -pin  "ACC1:acc#75" {A(0)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#72.itm}
load net {ACC1:acc#72.itm(1)} -pin  "ACC1:acc#75" {A(1)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#72.itm}
load net {ACC1:acc#72.itm(2)} -pin  "ACC1:acc#75" {A(2)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#72.itm}
load net {ACC1:acc#72.itm(3)} -pin  "ACC1:acc#75" {A(3)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#72.itm}
load net {ACC1:acc#72.itm(4)} -pin  "ACC1:acc#75" {A(4)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#72.itm}
load net {ACC1:acc#72.itm(5)} -pin  "ACC1:acc#75" {A(5)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#72.itm}
load net {ACC1:acc#72.itm(6)} -pin  "ACC1:acc#75" {A(6)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#72.itm}
load net {ACC1:acc#72.itm(7)} -pin  "ACC1:acc#75" {A(7)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#72.itm}
load net {ACC1:acc#72.itm(8)} -pin  "ACC1:acc#75" {A(8)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#72.itm}
load net {ACC1:acc#72.itm(9)} -pin  "ACC1:acc#75" {A(9)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#72.itm}
load net {ACC1:acc#72.itm(10)} -pin  "ACC1:acc#75" {A(10)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#72.itm}
load net {ACC1:acc#72.itm(11)} -pin  "ACC1:acc#75" {A(11)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#72.itm}
load net {ACC1:acc#72.itm(12)} -pin  "ACC1:acc#75" {A(12)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#72.itm}
load net {ACC1:acc#71.itm(0)} -pin  "ACC1:acc#75" {B(0)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#71.itm}
load net {ACC1:acc#71.itm(1)} -pin  "ACC1:acc#75" {B(1)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#71.itm}
load net {ACC1:acc#71.itm(2)} -pin  "ACC1:acc#75" {B(2)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#71.itm}
load net {ACC1:acc#71.itm(3)} -pin  "ACC1:acc#75" {B(3)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#71.itm}
load net {ACC1:acc#71.itm(4)} -pin  "ACC1:acc#75" {B(4)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#71.itm}
load net {ACC1:acc#71.itm(5)} -pin  "ACC1:acc#75" {B(5)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#71.itm}
load net {ACC1:acc#71.itm(6)} -pin  "ACC1:acc#75" {B(6)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#71.itm}
load net {ACC1:acc#71.itm(7)} -pin  "ACC1:acc#75" {B(7)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#71.itm}
load net {ACC1:acc#71.itm(8)} -pin  "ACC1:acc#75" {B(8)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#71.itm}
load net {ACC1:acc#71.itm(9)} -pin  "ACC1:acc#75" {B(9)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#71.itm}
load net {ACC1:acc#71.itm(10)} -pin  "ACC1:acc#75" {B(10)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#71.itm}
load net {ACC1:acc#71.itm(11)} -pin  "ACC1:acc#75" {B(11)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#71.itm}
load net {ACC1:acc#75.itm(0)} -pin  "ACC1:acc#75" {Z(0)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#75.itm}
load net {ACC1:acc#75.itm(1)} -pin  "ACC1:acc#75" {Z(1)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#75.itm}
load net {ACC1:acc#75.itm(2)} -pin  "ACC1:acc#75" {Z(2)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#75.itm}
load net {ACC1:acc#75.itm(3)} -pin  "ACC1:acc#75" {Z(3)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#75.itm}
load net {ACC1:acc#75.itm(4)} -pin  "ACC1:acc#75" {Z(4)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#75.itm}
load net {ACC1:acc#75.itm(5)} -pin  "ACC1:acc#75" {Z(5)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#75.itm}
load net {ACC1:acc#75.itm(6)} -pin  "ACC1:acc#75" {Z(6)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#75.itm}
load net {ACC1:acc#75.itm(7)} -pin  "ACC1:acc#75" {Z(7)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#75.itm}
load net {ACC1:acc#75.itm(8)} -pin  "ACC1:acc#75" {Z(8)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#75.itm}
load net {ACC1:acc#75.itm(9)} -pin  "ACC1:acc#75" {Z(9)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#75.itm}
load net {ACC1:acc#75.itm(10)} -pin  "ACC1:acc#75" {Z(10)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#75.itm}
load net {ACC1:acc#75.itm(11)} -pin  "ACC1:acc#75" {Z(11)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#75.itm}
load net {ACC1:acc#75.itm(12)} -pin  "ACC1:acc#75" {Z(12)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#75.itm}
load net {ACC1:acc#75.itm(13)} -pin  "ACC1:acc#75" {Z(13)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#75.itm}
load inst "ACC2-5:acc#2" "add(14,0,14,0,15)" "INTERFACE" -attr xrf 2445 -attr oid 492 -attr vt dc -attr @path {/mean_vga/mean_vga:core/ACC2-5:acc#2} -attr area 15.206462 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(14,0,14,0,15)"
load net {ACC1:acc#76.itm(0)} -pin  "ACC2-5:acc#2" {A(0)} -attr vt dc -attr @path {/mean_vga/mean_vga:core/ACC1:acc#76.itm}
load net {ACC1:acc#76.itm(1)} -pin  "ACC2-5:acc#2" {A(1)} -attr vt dc -attr @path {/mean_vga/mean_vga:core/ACC1:acc#76.itm}
load net {ACC1:acc#76.itm(2)} -pin  "ACC2-5:acc#2" {A(2)} -attr vt dc -attr @path {/mean_vga/mean_vga:core/ACC1:acc#76.itm}
load net {ACC1:acc#76.itm(3)} -pin  "ACC2-5:acc#2" {A(3)} -attr vt dc -attr @path {/mean_vga/mean_vga:core/ACC1:acc#76.itm}
load net {ACC1:acc#76.itm(4)} -pin  "ACC2-5:acc#2" {A(4)} -attr vt dc -attr @path {/mean_vga/mean_vga:core/ACC1:acc#76.itm}
load net {ACC1:acc#76.itm(5)} -pin  "ACC2-5:acc#2" {A(5)} -attr vt dc -attr @path {/mean_vga/mean_vga:core/ACC1:acc#76.itm}
load net {ACC1:acc#76.itm(6)} -pin  "ACC2-5:acc#2" {A(6)} -attr vt dc -attr @path {/mean_vga/mean_vga:core/ACC1:acc#76.itm}
load net {ACC1:acc#76.itm(7)} -pin  "ACC2-5:acc#2" {A(7)} -attr vt dc -attr @path {/mean_vga/mean_vga:core/ACC1:acc#76.itm}
load net {ACC1:acc#76.itm(8)} -pin  "ACC2-5:acc#2" {A(8)} -attr vt dc -attr @path {/mean_vga/mean_vga:core/ACC1:acc#76.itm}
load net {ACC1:acc#76.itm(9)} -pin  "ACC2-5:acc#2" {A(9)} -attr vt dc -attr @path {/mean_vga/mean_vga:core/ACC1:acc#76.itm}
load net {ACC1:acc#76.itm(10)} -pin  "ACC2-5:acc#2" {A(10)} -attr vt dc -attr @path {/mean_vga/mean_vga:core/ACC1:acc#76.itm}
load net {ACC1:acc#76.itm(11)} -pin  "ACC2-5:acc#2" {A(11)} -attr vt dc -attr @path {/mean_vga/mean_vga:core/ACC1:acc#76.itm}
load net {ACC1:acc#76.itm(12)} -pin  "ACC2-5:acc#2" {A(12)} -attr vt dc -attr @path {/mean_vga/mean_vga:core/ACC1:acc#76.itm}
load net {ACC1:acc#76.itm(13)} -pin  "ACC2-5:acc#2" {A(13)} -attr vt dc -attr @path {/mean_vga/mean_vga:core/ACC1:acc#76.itm}
load net {ACC1:acc#75.itm(0)} -pin  "ACC2-5:acc#2" {B(0)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#75.itm}
load net {ACC1:acc#75.itm(1)} -pin  "ACC2-5:acc#2" {B(1)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#75.itm}
load net {ACC1:acc#75.itm(2)} -pin  "ACC2-5:acc#2" {B(2)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#75.itm}
load net {ACC1:acc#75.itm(3)} -pin  "ACC2-5:acc#2" {B(3)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#75.itm}
load net {ACC1:acc#75.itm(4)} -pin  "ACC2-5:acc#2" {B(4)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#75.itm}
load net {ACC1:acc#75.itm(5)} -pin  "ACC2-5:acc#2" {B(5)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#75.itm}
load net {ACC1:acc#75.itm(6)} -pin  "ACC2-5:acc#2" {B(6)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#75.itm}
load net {ACC1:acc#75.itm(7)} -pin  "ACC2-5:acc#2" {B(7)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#75.itm}
load net {ACC1:acc#75.itm(8)} -pin  "ACC2-5:acc#2" {B(8)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#75.itm}
load net {ACC1:acc#75.itm(9)} -pin  "ACC2-5:acc#2" {B(9)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#75.itm}
load net {ACC1:acc#75.itm(10)} -pin  "ACC2-5:acc#2" {B(10)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#75.itm}
load net {ACC1:acc#75.itm(11)} -pin  "ACC2-5:acc#2" {B(11)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#75.itm}
load net {ACC1:acc#75.itm(12)} -pin  "ACC2-5:acc#2" {B(12)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#75.itm}
load net {ACC1:acc#75.itm(13)} -pin  "ACC2-5:acc#2" {B(13)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#75.itm}
load net {ACC2-5:acc#2.psp.sva(0)} -pin  "ACC2-5:acc#2" {Z(0)} -attr vt dc -attr @path {/mean_vga/mean_vga:core/ACC2-5:acc#2.psp.sva}
load net {ACC2-5:acc#2.psp.sva(1)} -pin  "ACC2-5:acc#2" {Z(1)} -attr vt dc -attr @path {/mean_vga/mean_vga:core/ACC2-5:acc#2.psp.sva}
load net {ACC2-5:acc#2.psp.sva(2)} -pin  "ACC2-5:acc#2" {Z(2)} -attr vt dc -attr @path {/mean_vga/mean_vga:core/ACC2-5:acc#2.psp.sva}
load net {ACC2-5:acc#2.psp.sva(3)} -pin  "ACC2-5:acc#2" {Z(3)} -attr vt dc -attr @path {/mean_vga/mean_vga:core/ACC2-5:acc#2.psp.sva}
load net {ACC2-5:acc#2.psp.sva(4)} -pin  "ACC2-5:acc#2" {Z(4)} -attr vt dc -attr @path {/mean_vga/mean_vga:core/ACC2-5:acc#2.psp.sva}
load net {ACC2-5:acc#2.psp.sva(5)} -pin  "ACC2-5:acc#2" {Z(5)} -attr vt dc -attr @path {/mean_vga/mean_vga:core/ACC2-5:acc#2.psp.sva}
load net {ACC2-5:acc#2.psp.sva(6)} -pin  "ACC2-5:acc#2" {Z(6)} -attr vt dc -attr @path {/mean_vga/mean_vga:core/ACC2-5:acc#2.psp.sva}
load net {ACC2-5:acc#2.psp.sva(7)} -pin  "ACC2-5:acc#2" {Z(7)} -attr vt dc -attr @path {/mean_vga/mean_vga:core/ACC2-5:acc#2.psp.sva}
load net {ACC2-5:acc#2.psp.sva(8)} -pin  "ACC2-5:acc#2" {Z(8)} -attr vt dc -attr @path {/mean_vga/mean_vga:core/ACC2-5:acc#2.psp.sva}
load net {ACC2-5:acc#2.psp.sva(9)} -pin  "ACC2-5:acc#2" {Z(9)} -attr vt dc -attr @path {/mean_vga/mean_vga:core/ACC2-5:acc#2.psp.sva}
load net {ACC2-5:acc#2.psp.sva(10)} -pin  "ACC2-5:acc#2" {Z(10)} -attr vt dc -attr @path {/mean_vga/mean_vga:core/ACC2-5:acc#2.psp.sva}
load net {ACC2-5:acc#2.psp.sva(11)} -pin  "ACC2-5:acc#2" {Z(11)} -attr vt dc -attr @path {/mean_vga/mean_vga:core/ACC2-5:acc#2.psp.sva}
load net {ACC2-5:acc#2.psp.sva(12)} -pin  "ACC2-5:acc#2" {Z(12)} -attr vt dc -attr @path {/mean_vga/mean_vga:core/ACC2-5:acc#2.psp.sva}
load net {ACC2-5:acc#2.psp.sva(13)} -pin  "ACC2-5:acc#2" {Z(13)} -attr vt dc -attr @path {/mean_vga/mean_vga:core/ACC2-5:acc#2.psp.sva}
load net {ACC2-5:acc#2.psp.sva(14)} -pin  "ACC2-5:acc#2" {Z(14)} -attr vt dc -attr @path {/mean_vga/mean_vga:core/ACC2-5:acc#2.psp.sva}
load inst "FRAME:not#41" "not(1)" "INTERFACE" -attr xrf 2446 -attr oid 493 -attr vt c -attr @path {/mean_vga/mean_vga:core/FRAME:not#41} -attr area 0.001000 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_not(1)"
load net {ACC2-5:acc#2.psp.sva(4)} -pin  "FRAME:not#41" {A(0)} -attr vt c -attr @path {/mean_vga/mean_vga:core/slc(ACC2-5:acc#2.psp.sva)#29.itm}
load net {FRAME:not#41.itm} -pin  "FRAME:not#41" {Z(0)} -attr vt c -attr @path {/mean_vga/mean_vga:core/FRAME:not#41.itm}
load inst "FRAME:not#51" "not(1)" "INTERFACE" -attr xrf 2447 -attr oid 494 -attr @path {/mean_vga/mean_vga:core/FRAME:not#51} -attr area 0.001000 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_not(1)"
load net {ACC2-5:acc#2.psp.sva(4)} -pin  "FRAME:not#51" {A(0)} -attr @path {/mean_vga/mean_vga:core/slc(ACC2-5:acc#2.psp.sva)#2.itm}
load net {FRAME:not#51.itm} -pin  "FRAME:not#51" {Z(0)} -attr @path {/mean_vga/mean_vga:core/FRAME:not#51.itm}
load inst "FRAME:acc#15" "add(4,0,4,0,5)" "INTERFACE" -attr xrf 2448 -attr oid 495 -attr vt dc -attr @path {/mean_vga/mean_vga:core/FRAME:acc#15} -attr area 5.293382 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(4,0,4,0,5)"
load net {FRAME:not#51.itm} -pin  "FRAME:acc#15" {A(0)} -attr vt dc -attr @path {/mean_vga/mean_vga:core/conc#192.itm}
load net {PWR} -pin  "FRAME:acc#15" {A(1)} -attr @path {/mean_vga/mean_vga:core/conc#192.itm}
load net {PWR} -pin  "FRAME:acc#15" {A(2)} -attr @path {/mean_vga/mean_vga:core/conc#192.itm}
load net {FRAME:not#41.itm} -pin  "FRAME:acc#15" {A(3)} -attr vt dc -attr @path {/mean_vga/mean_vga:core/conc#192.itm}
load net {ACC2-5:acc#2.psp.sva(7)} -pin  "FRAME:acc#15" {B(0)} -attr vt d -attr @path {/mean_vga/mean_vga:core/FRAME:conc#14.itm}
load net {ACC2-5:acc#2.psp.sva(8)} -pin  "FRAME:acc#15" {B(1)} -attr vt d -attr @path {/mean_vga/mean_vga:core/FRAME:conc#14.itm}
load net {ACC2-5:acc#2.psp.sva(9)} -pin  "FRAME:acc#15" {B(2)} -attr vt d -attr @path {/mean_vga/mean_vga:core/FRAME:conc#14.itm}
load net {ACC2-5:acc#2.psp.sva(5)} -pin  "FRAME:acc#15" {B(3)} -attr vt d -attr @path {/mean_vga/mean_vga:core/FRAME:conc#14.itm}
load net {FRAME:acc#15.itm(0)} -pin  "FRAME:acc#15" {Z(0)} -attr vt dc -attr @path {/mean_vga/mean_vga:core/FRAME:acc#15.itm}
load net {FRAME:acc#15.itm(1)} -pin  "FRAME:acc#15" {Z(1)} -attr vt dc -attr @path {/mean_vga/mean_vga:core/FRAME:acc#15.itm}
load net {FRAME:acc#15.itm(2)} -pin  "FRAME:acc#15" {Z(2)} -attr vt dc -attr @path {/mean_vga/mean_vga:core/FRAME:acc#15.itm}
load net {FRAME:acc#15.itm(3)} -pin  "FRAME:acc#15" {Z(3)} -attr vt dc -attr @path {/mean_vga/mean_vga:core/FRAME:acc#15.itm}
load net {FRAME:acc#15.itm(4)} -pin  "FRAME:acc#15" {Z(4)} -attr vt dc -attr @path {/mean_vga/mean_vga:core/FRAME:acc#15.itm}
load inst "FRAME:not#14" "not(1)" "INTERFACE" -attr xrf 2449 -attr oid 496 -attr @path {/mean_vga/mean_vga:core/FRAME:not#14} -attr area 0.001000 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_not(1)"
load net {ACC2-5:acc#2.psp.sva(5)} -pin  "FRAME:not#14" {A(0)} -attr @path {/mean_vga/mean_vga:core/slc(ACC2-5:acc#2.psp.sva)#5.itm}
load net {FRAME:not#14.itm} -pin  "FRAME:not#14" {Z(0)} -attr @path {/mean_vga/mean_vga:core/FRAME:not#14.itm}
load inst "FRAME:acc#14" "add(4,0,4,0,5)" "INTERFACE" -attr xrf 2450 -attr oid 497 -attr vt d -attr @path {/mean_vga/mean_vga:core/FRAME:acc#14} -attr area 5.293382 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(4,0,4,0,5)"
load net {ACC2-5:acc#2.psp.sva(14)} -pin  "FRAME:acc#14" {A(0)} -attr vt d -attr @path {/mean_vga/mean_vga:core/conc#193.itm}
load net {GND} -pin  "FRAME:acc#14" {A(1)} -attr @path {/mean_vga/mean_vga:core/conc#193.itm}
load net {GND} -pin  "FRAME:acc#14" {A(2)} -attr @path {/mean_vga/mean_vga:core/conc#193.itm}
load net {ACC2-5:acc#2.psp.sva(14)} -pin  "FRAME:acc#14" {A(3)} -attr vt d -attr @path {/mean_vga/mean_vga:core/conc#193.itm}
load net {FRAME:not#14.itm} -pin  "FRAME:acc#14" {B(0)} -attr vt d -attr @path {/mean_vga/mean_vga:core/conc#194.itm}
load net {PWR} -pin  "FRAME:acc#14" {B(1)} -attr @path {/mean_vga/mean_vga:core/conc#194.itm}
load net {PWR} -pin  "FRAME:acc#14" {B(2)} -attr @path {/mean_vga/mean_vga:core/conc#194.itm}
load net {PWR} -pin  "FRAME:acc#14" {B(3)} -attr @path {/mean_vga/mean_vga:core/conc#194.itm}
load net {FRAME:acc#14.itm(0)} -pin  "FRAME:acc#14" {Z(0)} -attr vt d -attr @path {/mean_vga/mean_vga:core/FRAME:acc#14.itm}
load net {FRAME:acc#14.itm(1)} -pin  "FRAME:acc#14" {Z(1)} -attr vt d -attr @path {/mean_vga/mean_vga:core/FRAME:acc#14.itm}
load net {FRAME:acc#14.itm(2)} -pin  "FRAME:acc#14" {Z(2)} -attr vt d -attr @path {/mean_vga/mean_vga:core/FRAME:acc#14.itm}
load net {FRAME:acc#14.itm(3)} -pin  "FRAME:acc#14" {Z(3)} -attr vt d -attr @path {/mean_vga/mean_vga:core/FRAME:acc#14.itm}
load net {FRAME:acc#14.itm(4)} -pin  "FRAME:acc#14" {Z(4)} -attr vt d -attr @path {/mean_vga/mean_vga:core/FRAME:acc#14.itm}
load inst "FRAME:acc#18" "add(5,0,5,0,6)" "INTERFACE" -attr xrf 2451 -attr oid 498 -attr vt dc -attr @path {/mean_vga/mean_vga:core/FRAME:acc#18} -attr area 6.284690 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(5,0,5,0,6)"
load net {FRAME:acc#15.itm(0)} -pin  "FRAME:acc#18" {A(0)} -attr vt dc -attr @path {/mean_vga/mean_vga:core/FRAME:acc#15.itm}
load net {FRAME:acc#15.itm(1)} -pin  "FRAME:acc#18" {A(1)} -attr vt dc -attr @path {/mean_vga/mean_vga:core/FRAME:acc#15.itm}
load net {FRAME:acc#15.itm(2)} -pin  "FRAME:acc#18" {A(2)} -attr vt dc -attr @path {/mean_vga/mean_vga:core/FRAME:acc#15.itm}
load net {FRAME:acc#15.itm(3)} -pin  "FRAME:acc#18" {A(3)} -attr vt dc -attr @path {/mean_vga/mean_vga:core/FRAME:acc#15.itm}
load net {FRAME:acc#15.itm(4)} -pin  "FRAME:acc#18" {A(4)} -attr vt dc -attr @path {/mean_vga/mean_vga:core/FRAME:acc#15.itm}
load net {FRAME:acc#14.itm(0)} -pin  "FRAME:acc#18" {B(0)} -attr vt d -attr @path {/mean_vga/mean_vga:core/FRAME:acc#14.itm}
load net {FRAME:acc#14.itm(1)} -pin  "FRAME:acc#18" {B(1)} -attr vt d -attr @path {/mean_vga/mean_vga:core/FRAME:acc#14.itm}
load net {FRAME:acc#14.itm(2)} -pin  "FRAME:acc#18" {B(2)} -attr vt d -attr @path {/mean_vga/mean_vga:core/FRAME:acc#14.itm}
load net {FRAME:acc#14.itm(3)} -pin  "FRAME:acc#18" {B(3)} -attr vt d -attr @path {/mean_vga/mean_vga:core/FRAME:acc#14.itm}
load net {FRAME:acc#14.itm(4)} -pin  "FRAME:acc#18" {B(4)} -attr vt d -attr @path {/mean_vga/mean_vga:core/FRAME:acc#14.itm}
load net {FRAME:acc#18.itm(0)} -pin  "FRAME:acc#18" {Z(0)} -attr vt dc -attr @path {/mean_vga/mean_vga:core/FRAME:acc#18.itm}
load net {FRAME:acc#18.itm(1)} -pin  "FRAME:acc#18" {Z(1)} -attr vt dc -attr @path {/mean_vga/mean_vga:core/FRAME:acc#18.itm}
load net {FRAME:acc#18.itm(2)} -pin  "FRAME:acc#18" {Z(2)} -attr vt dc -attr @path {/mean_vga/mean_vga:core/FRAME:acc#18.itm}
load net {FRAME:acc#18.itm(3)} -pin  "FRAME:acc#18" {Z(3)} -attr vt dc -attr @path {/mean_vga/mean_vga:core/FRAME:acc#18.itm}
load net {FRAME:acc#18.itm(4)} -pin  "FRAME:acc#18" {Z(4)} -attr vt dc -attr @path {/mean_vga/mean_vga:core/FRAME:acc#18.itm}
load net {FRAME:acc#18.itm(5)} -pin  "FRAME:acc#18" {Z(5)} -attr vt dc -attr @path {/mean_vga/mean_vga:core/FRAME:acc#18.itm}
load inst "FRAME:acc#20" "add(5,0,6,-1,6)" "INTERFACE" -attr xrf 2452 -attr oid 499 -attr vt dc -attr @path {/mean_vga/mean_vga:core/FRAME:acc#20} -attr area 7.280752 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(6,0,5,0,6)"
load net {PWR} -pin  "FRAME:acc#20" {A(0)} -attr @path {/mean_vga/mean_vga:core/C19_5}
load net {PWR} -pin  "FRAME:acc#20" {A(1)} -attr @path {/mean_vga/mean_vga:core/C19_5}
load net {GND} -pin  "FRAME:acc#20" {A(2)} -attr @path {/mean_vga/mean_vga:core/C19_5}
load net {GND} -pin  "FRAME:acc#20" {A(3)} -attr @path {/mean_vga/mean_vga:core/C19_5}
load net {PWR} -pin  "FRAME:acc#20" {A(4)} -attr @path {/mean_vga/mean_vga:core/C19_5}
load net {FRAME:acc#18.itm(0)} -pin  "FRAME:acc#20" {B(0)} -attr vt dc -attr @path {/mean_vga/mean_vga:core/FRAME:acc#18.itm}
load net {FRAME:acc#18.itm(1)} -pin  "FRAME:acc#20" {B(1)} -attr vt dc -attr @path {/mean_vga/mean_vga:core/FRAME:acc#18.itm}
load net {FRAME:acc#18.itm(2)} -pin  "FRAME:acc#20" {B(2)} -attr vt dc -attr @path {/mean_vga/mean_vga:core/FRAME:acc#18.itm}
load net {FRAME:acc#18.itm(3)} -pin  "FRAME:acc#20" {B(3)} -attr vt dc -attr @path {/mean_vga/mean_vga:core/FRAME:acc#18.itm}
load net {FRAME:acc#18.itm(4)} -pin  "FRAME:acc#20" {B(4)} -attr vt dc -attr @path {/mean_vga/mean_vga:core/FRAME:acc#18.itm}
load net {FRAME:acc#18.itm(5)} -pin  "FRAME:acc#20" {B(5)} -attr vt dc -attr @path {/mean_vga/mean_vga:core/FRAME:acc#18.itm}
load net {FRAME:acc#20.itm(0)} -pin  "FRAME:acc#20" {Z(0)} -attr vt dc -attr @path {/mean_vga/mean_vga:core/FRAME:acc#20.itm}
load net {FRAME:acc#20.itm(1)} -pin  "FRAME:acc#20" {Z(1)} -attr vt dc -attr @path {/mean_vga/mean_vga:core/FRAME:acc#20.itm}
load net {FRAME:acc#20.itm(2)} -pin  "FRAME:acc#20" {Z(2)} -attr vt dc -attr @path {/mean_vga/mean_vga:core/FRAME:acc#20.itm}
load net {FRAME:acc#20.itm(3)} -pin  "FRAME:acc#20" {Z(3)} -attr vt dc -attr @path {/mean_vga/mean_vga:core/FRAME:acc#20.itm}
load net {FRAME:acc#20.itm(4)} -pin  "FRAME:acc#20" {Z(4)} -attr vt dc -attr @path {/mean_vga/mean_vga:core/FRAME:acc#20.itm}
load net {FRAME:acc#20.itm(5)} -pin  "FRAME:acc#20" {Z(5)} -attr vt dc -attr @path {/mean_vga/mean_vga:core/FRAME:acc#20.itm}
load inst "FRAME:acc#17" "add(5,-1,4,0,5)" "INTERFACE" -attr xrf 2453 -attr oid 500 -attr vt d -attr @path {/mean_vga/mean_vga:core/FRAME:acc#17} -attr area 6.000000 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(5,0,5,1,7)"
load net {ACC2-5:acc#2.psp.sva(6)} -pin  "FRAME:acc#17" {A(0)} -attr vt d -attr @path {/mean_vga/mean_vga:core/conc#195.itm}
load net {GND} -pin  "FRAME:acc#17" {A(1)} -attr @path {/mean_vga/mean_vga:core/conc#195.itm}
load net {ACC2-5:acc#2.psp.sva(6)} -pin  "FRAME:acc#17" {A(2)} -attr vt d -attr @path {/mean_vga/mean_vga:core/conc#195.itm}
load net {GND} -pin  "FRAME:acc#17" {A(3)} -attr @path {/mean_vga/mean_vga:core/conc#195.itm}
load net {ACC2-5:acc#2.psp.sva(6)} -pin  "FRAME:acc#17" {A(4)} -attr vt d -attr @path {/mean_vga/mean_vga:core/conc#195.itm}
load net {ACC2-5:acc#2.psp.sva(0)} -pin  "FRAME:acc#17" {B(0)} -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(ACC2-5:acc#2.psp.sva)#7.itm}
load net {ACC2-5:acc#2.psp.sva(1)} -pin  "FRAME:acc#17" {B(1)} -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(ACC2-5:acc#2.psp.sva)#7.itm}
load net {ACC2-5:acc#2.psp.sva(2)} -pin  "FRAME:acc#17" {B(2)} -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(ACC2-5:acc#2.psp.sva)#7.itm}
load net {ACC2-5:acc#2.psp.sva(3)} -pin  "FRAME:acc#17" {B(3)} -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(ACC2-5:acc#2.psp.sva)#7.itm}
load net {FRAME:acc#17.itm(0)} -pin  "FRAME:acc#17" {Z(0)} -attr vt d -attr @path {/mean_vga/mean_vga:core/FRAME:acc#17.itm}
load net {FRAME:acc#17.itm(1)} -pin  "FRAME:acc#17" {Z(1)} -attr vt d -attr @path {/mean_vga/mean_vga:core/FRAME:acc#17.itm}
load net {FRAME:acc#17.itm(2)} -pin  "FRAME:acc#17" {Z(2)} -attr vt d -attr @path {/mean_vga/mean_vga:core/FRAME:acc#17.itm}
load net {FRAME:acc#17.itm(3)} -pin  "FRAME:acc#17" {Z(3)} -attr vt d -attr @path {/mean_vga/mean_vga:core/FRAME:acc#17.itm}
load net {FRAME:acc#17.itm(4)} -pin  "FRAME:acc#17" {Z(4)} -attr vt d -attr @path {/mean_vga/mean_vga:core/FRAME:acc#17.itm}
load inst "FRAME:not#10" "not(3)" "INTERFACE" -attr xrf 2454 -attr oid 501 -attr vt d -attr @path {/mean_vga/mean_vga:core/FRAME:not#10} -attr area 0.001000 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_not(3)"
load net {ACC2-5:acc#2.psp.sva(11)} -pin  "FRAME:not#10" {A(0)} -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(ACC2-5:acc#2.psp.sva)#8.itm}
load net {ACC2-5:acc#2.psp.sva(12)} -pin  "FRAME:not#10" {A(1)} -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(ACC2-5:acc#2.psp.sva)#8.itm}
load net {ACC2-5:acc#2.psp.sva(13)} -pin  "FRAME:not#10" {A(2)} -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(ACC2-5:acc#2.psp.sva)#8.itm}
load net {FRAME:not#10.itm(0)} -pin  "FRAME:not#10" {Z(0)} -attr vt d -attr @path {/mean_vga/mean_vga:core/FRAME:not#10.itm}
load net {FRAME:not#10.itm(1)} -pin  "FRAME:not#10" {Z(1)} -attr vt d -attr @path {/mean_vga/mean_vga:core/FRAME:not#10.itm}
load net {FRAME:not#10.itm(2)} -pin  "FRAME:not#10" {Z(2)} -attr vt d -attr @path {/mean_vga/mean_vga:core/FRAME:not#10.itm}
load inst "FRAME:acc#56" "add(3,0,3,0,4)" "INTERFACE" -attr xrf 2455 -attr oid 502 -attr vt d -attr @path {/mean_vga/mean_vga:core/FRAME:acc#56} -attr area 4.303074 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(3,0,3,0,4)"
load net {FRAME:not#10.itm(0)} -pin  "FRAME:acc#56" {A(0)} -attr vt d -attr @path {/mean_vga/mean_vga:core/FRAME:not#10.itm}
load net {FRAME:not#10.itm(1)} -pin  "FRAME:acc#56" {A(1)} -attr vt d -attr @path {/mean_vga/mean_vga:core/FRAME:not#10.itm}
load net {FRAME:not#10.itm(2)} -pin  "FRAME:acc#56" {A(2)} -attr vt d -attr @path {/mean_vga/mean_vga:core/FRAME:not#10.itm}
load net {ACC2-5:acc#2.psp.sva(7)} -pin  "FRAME:acc#56" {B(0)} -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(ACC2-5:acc#2.psp.sva)#4.itm}
load net {ACC2-5:acc#2.psp.sva(8)} -pin  "FRAME:acc#56" {B(1)} -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(ACC2-5:acc#2.psp.sva)#4.itm}
load net {ACC2-5:acc#2.psp.sva(9)} -pin  "FRAME:acc#56" {B(2)} -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(ACC2-5:acc#2.psp.sva)#4.itm}
load net {FRAME:acc#56.itm(0)} -pin  "FRAME:acc#56" {Z(0)} -attr vt d -attr @path {/mean_vga/mean_vga:core/FRAME:acc#56.itm}
load net {FRAME:acc#56.itm(1)} -pin  "FRAME:acc#56" {Z(1)} -attr vt d -attr @path {/mean_vga/mean_vga:core/FRAME:acc#56.itm}
load net {FRAME:acc#56.itm(2)} -pin  "FRAME:acc#56" {Z(2)} -attr vt d -attr @path {/mean_vga/mean_vga:core/FRAME:acc#56.itm}
load net {FRAME:acc#56.itm(3)} -pin  "FRAME:acc#56" {Z(3)} -attr vt d -attr @path {/mean_vga/mean_vga:core/FRAME:acc#56.itm}
load inst "FRAME:not#31" "not(1)" "INTERFACE" -attr xrf 2456 -attr oid 503 -attr @path {/mean_vga/mean_vga:core/FRAME:not#31} -attr area 0.001000 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_not(1)"
load net {ACC2-5:acc#2.psp.sva(10)} -pin  "FRAME:not#31" {A(0)} -attr @path {/mean_vga/mean_vga:core/slc(ACC2-5:acc#2.psp.sva)#9.itm}
load net {FRAME:not#31.itm} -pin  "FRAME:not#31" {Z(0)} -attr @path {/mean_vga/mean_vga:core/FRAME:not#31.itm}
load inst "FRAME:acc#19" "add(5,1,5,0,7)" "INTERFACE" -attr xrf 2457 -attr oid 504 -attr vt d -attr @path {/mean_vga/mean_vga:core/FRAME:acc#19} -attr area 6.000000 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(5,0,5,1,7)"
load net {FRAME:acc#17.itm(0)} -pin  "FRAME:acc#19" {A(0)} -attr vt d -attr @path {/mean_vga/mean_vga:core/FRAME:acc#17.itm}
load net {FRAME:acc#17.itm(1)} -pin  "FRAME:acc#19" {A(1)} -attr vt d -attr @path {/mean_vga/mean_vga:core/FRAME:acc#17.itm}
load net {FRAME:acc#17.itm(2)} -pin  "FRAME:acc#19" {A(2)} -attr vt d -attr @path {/mean_vga/mean_vga:core/FRAME:acc#17.itm}
load net {FRAME:acc#17.itm(3)} -pin  "FRAME:acc#19" {A(3)} -attr vt d -attr @path {/mean_vga/mean_vga:core/FRAME:acc#17.itm}
load net {FRAME:acc#17.itm(4)} -pin  "FRAME:acc#19" {A(4)} -attr vt d -attr @path {/mean_vga/mean_vga:core/FRAME:acc#17.itm}
load net {FRAME:not#31.itm} -pin  "FRAME:acc#19" {B(0)} -attr vt d -attr @path {/mean_vga/mean_vga:core/FRAME:conc#50.itm}
load net {FRAME:acc#56.itm(0)} -pin  "FRAME:acc#19" {B(1)} -attr vt d -attr @path {/mean_vga/mean_vga:core/FRAME:conc#50.itm}
load net {FRAME:acc#56.itm(1)} -pin  "FRAME:acc#19" {B(2)} -attr vt d -attr @path {/mean_vga/mean_vga:core/FRAME:conc#50.itm}
load net {FRAME:acc#56.itm(2)} -pin  "FRAME:acc#19" {B(3)} -attr vt d -attr @path {/mean_vga/mean_vga:core/FRAME:conc#50.itm}
load net {FRAME:acc#56.itm(3)} -pin  "FRAME:acc#19" {B(4)} -attr vt d -attr @path {/mean_vga/mean_vga:core/FRAME:conc#50.itm}
load net {FRAME:acc#19.itm(0)} -pin  "FRAME:acc#19" {Z(0)} -attr vt d -attr @path {/mean_vga/mean_vga:core/FRAME:acc#19.itm}
load net {FRAME:acc#19.itm(1)} -pin  "FRAME:acc#19" {Z(1)} -attr vt d -attr @path {/mean_vga/mean_vga:core/FRAME:acc#19.itm}
load net {FRAME:acc#19.itm(2)} -pin  "FRAME:acc#19" {Z(2)} -attr vt d -attr @path {/mean_vga/mean_vga:core/FRAME:acc#19.itm}
load net {FRAME:acc#19.itm(3)} -pin  "FRAME:acc#19" {Z(3)} -attr vt d -attr @path {/mean_vga/mean_vga:core/FRAME:acc#19.itm}
load net {FRAME:acc#19.itm(4)} -pin  "FRAME:acc#19" {Z(4)} -attr vt d -attr @path {/mean_vga/mean_vga:core/FRAME:acc#19.itm}
load net {FRAME:acc#19.itm(5)} -pin  "FRAME:acc#19" {Z(5)} -attr vt d -attr @path {/mean_vga/mean_vga:core/FRAME:acc#19.itm}
load net {FRAME:acc#19.itm(6)} -pin  "FRAME:acc#19" {Z(6)} -attr vt d -attr @path {/mean_vga/mean_vga:core/FRAME:acc#19.itm}
load inst "acc#2" "add(6,1,7,-1,7)" "INTERFACE" -attr xrf 2458 -attr oid 505 -attr vt dc -attr @path {/mean_vga/mean_vga:core/acc#2} -attr area 8.000000 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(7,0,6,1,7)"
load net {FRAME:acc#20.itm(0)} -pin  "acc#2" {A(0)} -attr vt dc -attr @path {/mean_vga/mean_vga:core/FRAME:acc#20.itm}
load net {FRAME:acc#20.itm(1)} -pin  "acc#2" {A(1)} -attr vt dc -attr @path {/mean_vga/mean_vga:core/FRAME:acc#20.itm}
load net {FRAME:acc#20.itm(2)} -pin  "acc#2" {A(2)} -attr vt dc -attr @path {/mean_vga/mean_vga:core/FRAME:acc#20.itm}
load net {FRAME:acc#20.itm(3)} -pin  "acc#2" {A(3)} -attr vt dc -attr @path {/mean_vga/mean_vga:core/FRAME:acc#20.itm}
load net {FRAME:acc#20.itm(4)} -pin  "acc#2" {A(4)} -attr vt dc -attr @path {/mean_vga/mean_vga:core/FRAME:acc#20.itm}
load net {FRAME:acc#20.itm(5)} -pin  "acc#2" {A(5)} -attr vt dc -attr @path {/mean_vga/mean_vga:core/FRAME:acc#20.itm}
load net {FRAME:acc#19.itm(0)} -pin  "acc#2" {B(0)} -attr vt d -attr @path {/mean_vga/mean_vga:core/FRAME:acc#19.itm}
load net {FRAME:acc#19.itm(1)} -pin  "acc#2" {B(1)} -attr vt d -attr @path {/mean_vga/mean_vga:core/FRAME:acc#19.itm}
load net {FRAME:acc#19.itm(2)} -pin  "acc#2" {B(2)} -attr vt d -attr @path {/mean_vga/mean_vga:core/FRAME:acc#19.itm}
load net {FRAME:acc#19.itm(3)} -pin  "acc#2" {B(3)} -attr vt d -attr @path {/mean_vga/mean_vga:core/FRAME:acc#19.itm}
load net {FRAME:acc#19.itm(4)} -pin  "acc#2" {B(4)} -attr vt d -attr @path {/mean_vga/mean_vga:core/FRAME:acc#19.itm}
load net {FRAME:acc#19.itm(5)} -pin  "acc#2" {B(5)} -attr vt d -attr @path {/mean_vga/mean_vga:core/FRAME:acc#19.itm}
load net {FRAME:acc#19.itm(6)} -pin  "acc#2" {B(6)} -attr vt d -attr @path {/mean_vga/mean_vga:core/FRAME:acc#19.itm}
load net {acc.imod#2.sva(0)} -pin  "acc#2" {Z(0)} -attr vt dc -attr @path {/mean_vga/mean_vga:core/acc.imod#2.sva}
load net {acc.imod#2.sva(1)} -pin  "acc#2" {Z(1)} -attr vt dc -attr @path {/mean_vga/mean_vga:core/acc.imod#2.sva}
load net {acc.imod#2.sva(2)} -pin  "acc#2" {Z(2)} -attr vt dc -attr @path {/mean_vga/mean_vga:core/acc.imod#2.sva}
load net {acc.imod#2.sva(3)} -pin  "acc#2" {Z(3)} -attr vt dc -attr @path {/mean_vga/mean_vga:core/acc.imod#2.sva}
load net {acc.imod#2.sva(4)} -pin  "acc#2" {Z(4)} -attr vt dc -attr @path {/mean_vga/mean_vga:core/acc.imod#2.sva}
load net {acc.imod#2.sva(5)} -pin  "acc#2" {Z(5)} -attr vt dc -attr @path {/mean_vga/mean_vga:core/acc.imod#2.sva}
load net {acc.imod#2.sva(6)} -pin  "acc#2" {Z(6)} -attr vt dc -attr @path {/mean_vga/mean_vga:core/acc.imod#2.sva}
load inst "FRAME:not#16" "not(1)" "INTERFACE" -attr xrf 2459 -attr oid 506 -attr vt c -attr @path {/mean_vga/mean_vga:core/FRAME:not#16} -attr area 0.001000 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_not(1)"
load net {acc.imod#2.sva(4)} -pin  "FRAME:not#16" {A(0)} -attr vt c -attr @path {/mean_vga/mean_vga:core/slc(acc.imod#2.sva)#7.itm}
load net {FRAME:not#16.itm} -pin  "FRAME:not#16" {Z(0)} -attr vt c -attr @path {/mean_vga/mean_vga:core/FRAME:not#16.itm}
load inst "FRAME:not#53" "not(1)" "INTERFACE" -attr xrf 2460 -attr oid 507 -attr @path {/mean_vga/mean_vga:core/FRAME:not#53} -attr area 0.001000 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_not(1)"
load net {acc.imod#2.sva(4)} -pin  "FRAME:not#53" {A(0)} -attr @path {/mean_vga/mean_vga:core/slc(acc.imod#2.sva)#3.itm}
load net {FRAME:not#53.itm} -pin  "FRAME:not#53" {Z(0)} -attr @path {/mean_vga/mean_vga:core/FRAME:not#53.itm}
load inst "FRAME:not#15" "not(2)" "INTERFACE" -attr xrf 2461 -attr oid 508 -attr vt d -attr @path {/mean_vga/mean_vga:core/FRAME:not#15} -attr area 0.001000 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_not(2)"
load net {acc.imod#2.sva(5)} -pin  "FRAME:not#15" {A(0)} -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(acc.imod#2.sva)#1.itm}
load net {acc.imod#2.sva(6)} -pin  "FRAME:not#15" {A(1)} -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(acc.imod#2.sva)#1.itm}
load net {FRAME:not#15.itm(0)} -pin  "FRAME:not#15" {Z(0)} -attr vt d -attr @path {/mean_vga/mean_vga:core/FRAME:not#15.itm}
load net {FRAME:not#15.itm(1)} -pin  "FRAME:not#15" {Z(1)} -attr vt d -attr @path {/mean_vga/mean_vga:core/FRAME:not#15.itm}
load inst "FRAME:acc#28" "add(4,-1,2,1,4)" "INTERFACE" -attr xrf 2462 -attr oid 509 -attr vt dc -attr @path {/mean_vga/mean_vga:core/FRAME:acc#28} -attr area 5.000000 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(4,0,2,1,4)"
load net {FRAME:not#53.itm} -pin  "FRAME:acc#28" {A(0)} -attr vt dc -attr @path {/mean_vga/mean_vga:core/conc#196.itm}
load net {PWR} -pin  "FRAME:acc#28" {A(1)} -attr @path {/mean_vga/mean_vga:core/conc#196.itm}
load net {PWR} -pin  "FRAME:acc#28" {A(2)} -attr @path {/mean_vga/mean_vga:core/conc#196.itm}
load net {FRAME:not#16.itm} -pin  "FRAME:acc#28" {A(3)} -attr vt dc -attr @path {/mean_vga/mean_vga:core/conc#196.itm}
load net {FRAME:not#15.itm(0)} -pin  "FRAME:acc#28" {B(0)} -attr vt d -attr @path {/mean_vga/mean_vga:core/FRAME:not#15.itm}
load net {FRAME:not#15.itm(1)} -pin  "FRAME:acc#28" {B(1)} -attr vt d -attr @path {/mean_vga/mean_vga:core/FRAME:not#15.itm}
load net {FRAME:acc#28.sdt(0)} -pin  "FRAME:acc#28" {Z(0)} -attr vt dc -attr @path {/mean_vga/mean_vga:core/FRAME:acc#28.sdt}
load net {FRAME:acc#28.sdt(1)} -pin  "FRAME:acc#28" {Z(1)} -attr vt dc -attr @path {/mean_vga/mean_vga:core/FRAME:acc#28.sdt}
load net {FRAME:acc#28.sdt(2)} -pin  "FRAME:acc#28" {Z(2)} -attr vt dc -attr @path {/mean_vga/mean_vga:core/FRAME:acc#28.sdt}
load net {FRAME:acc#28.sdt(3)} -pin  "FRAME:acc#28" {Z(3)} -attr vt dc -attr @path {/mean_vga/mean_vga:core/FRAME:acc#28.sdt}
load inst "FRAME:mul" "mul(4,0,6,0,10)" "INTERFACE" -attr xrf 2463 -attr oid 510 -attr vt d -attr @path {/mean_vga/mean_vga:core/FRAME:mul} -attr area 330.249922 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_mul(4,0,6,0,10)"
load net {ACC2-5:acc#1.psp.sva(10)} -pin  "FRAME:mul" {A(0)} -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(ACC2-5:acc#1.psp.sva).itm}
load net {ACC2-5:acc#1.psp.sva(11)} -pin  "FRAME:mul" {A(1)} -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(ACC2-5:acc#1.psp.sva).itm}
load net {ACC2-5:acc#1.psp.sva(12)} -pin  "FRAME:mul" {A(2)} -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(ACC2-5:acc#1.psp.sva).itm}
load net {ACC2-5:acc#1.psp.sva(13)} -pin  "FRAME:mul" {A(3)} -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(ACC2-5:acc#1.psp.sva).itm}
load net {PWR} -pin  "FRAME:mul" {B(0)} -attr @path {/mean_vga/mean_vga:core/C41_6}
load net {GND} -pin  "FRAME:mul" {B(1)} -attr @path {/mean_vga/mean_vga:core/C41_6}
load net {GND} -pin  "FRAME:mul" {B(2)} -attr @path {/mean_vga/mean_vga:core/C41_6}
load net {PWR} -pin  "FRAME:mul" {B(3)} -attr @path {/mean_vga/mean_vga:core/C41_6}
load net {GND} -pin  "FRAME:mul" {B(4)} -attr @path {/mean_vga/mean_vga:core/C41_6}
load net {PWR} -pin  "FRAME:mul" {B(5)} -attr @path {/mean_vga/mean_vga:core/C41_6}
load net {FRAME:mul.itm(0)} -pin  "FRAME:mul" {Z(0)} -attr vt d -attr @path {/mean_vga/mean_vga:core/FRAME:mul.itm}
load net {FRAME:mul.itm(1)} -pin  "FRAME:mul" {Z(1)} -attr vt d -attr @path {/mean_vga/mean_vga:core/FRAME:mul.itm}
load net {FRAME:mul.itm(2)} -pin  "FRAME:mul" {Z(2)} -attr vt d -attr @path {/mean_vga/mean_vga:core/FRAME:mul.itm}
load net {FRAME:mul.itm(3)} -pin  "FRAME:mul" {Z(3)} -attr vt d -attr @path {/mean_vga/mean_vga:core/FRAME:mul.itm}
load net {FRAME:mul.itm(4)} -pin  "FRAME:mul" {Z(4)} -attr vt d -attr @path {/mean_vga/mean_vga:core/FRAME:mul.itm}
load net {FRAME:mul.itm(5)} -pin  "FRAME:mul" {Z(5)} -attr vt d -attr @path {/mean_vga/mean_vga:core/FRAME:mul.itm}
load net {FRAME:mul.itm(6)} -pin  "FRAME:mul" {Z(6)} -attr vt d -attr @path {/mean_vga/mean_vga:core/FRAME:mul.itm}
load net {FRAME:mul.itm(7)} -pin  "FRAME:mul" {Z(7)} -attr vt d -attr @path {/mean_vga/mean_vga:core/FRAME:mul.itm}
load net {FRAME:mul.itm(8)} -pin  "FRAME:mul" {Z(8)} -attr vt d -attr @path {/mean_vga/mean_vga:core/FRAME:mul.itm}
load net {FRAME:mul.itm(9)} -pin  "FRAME:mul" {Z(9)} -attr vt d -attr @path {/mean_vga/mean_vga:core/FRAME:mul.itm}
load inst "FRAME:acc#46" "add(1,0,1,0,2)" "INTERFACE" -attr xrf 2464 -attr oid 511 -attr vt d -attr @path {/mean_vga/mean_vga:core/FRAME:acc#46} -attr area 2.319458 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(1,0,1,0,2)"
load net {ACC2-5:acc#1.psp.sva(6)} -pin  "FRAME:acc#46" {A(0)} -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(ACC2-5:acc#1.psp.sva)#12.itm}
load net {acc.imod.sva(4)} -pin  "FRAME:acc#46" {B(0)} -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(acc.imod.sva)#4.itm}
load net {FRAME:acc#46.itm(0)} -pin  "FRAME:acc#46" {Z(0)} -attr vt d -attr @path {/mean_vga/mean_vga:core/FRAME:acc#46.itm}
load net {FRAME:acc#46.itm(1)} -pin  "FRAME:acc#46" {Z(1)} -attr vt d -attr @path {/mean_vga/mean_vga:core/FRAME:acc#46.itm}
load inst "FRAME:acc#48" "add(2,0,2,1,3)" "INTERFACE" -attr xrf 2465 -attr oid 512 -attr vt d -attr @path {/mean_vga/mean_vga:core/FRAME:acc#48} -attr area 3.000000 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(2,0,2,1,3)"
load net {FRAME:acc#46.itm(0)} -pin  "FRAME:acc#48" {A(0)} -attr vt d -attr @path {/mean_vga/mean_vga:core/FRAME:acc#46.itm}
load net {FRAME:acc#46.itm(1)} -pin  "FRAME:acc#48" {A(1)} -attr vt d -attr @path {/mean_vga/mean_vga:core/FRAME:acc#46.itm}
load net {acc.imod.sva(5)} -pin  "FRAME:acc#48" {B(0)} -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(acc.imod.sva)#5.itm}
load net {acc.imod.sva(6)} -pin  "FRAME:acc#48" {B(1)} -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(acc.imod.sva)#5.itm}
load net {FRAME:acc#48.itm(0)} -pin  "FRAME:acc#48" {Z(0)} -attr vt d -attr @path {/mean_vga/mean_vga:core/FRAME:acc#48.itm}
load net {FRAME:acc#48.itm(1)} -pin  "FRAME:acc#48" {Z(1)} -attr vt d -attr @path {/mean_vga/mean_vga:core/FRAME:acc#48.itm}
load net {FRAME:acc#48.itm(2)} -pin  "FRAME:acc#48" {Z(2)} -attr vt d -attr @path {/mean_vga/mean_vga:core/FRAME:acc#48.itm}
load inst "FRAME:acc#50" "add(5,0,3,1,7)" "INTERFACE" -attr xrf 2466 -attr oid 513 -attr vt d -attr @path {/mean_vga/mean_vga:core/FRAME:acc#50} -attr area 6.000000 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(5,0,5,1,7)"
load net {ACC2-5:acc#1.psp.sva(4)} -pin  "FRAME:acc#50" {A(0)} -attr vt d -attr @path {/mean_vga/mean_vga:core/FRAME:conc#10.itm}
load net {ACC2-5:acc#1.psp.sva(6)} -pin  "FRAME:acc#50" {A(1)} -attr vt d -attr @path {/mean_vga/mean_vga:core/FRAME:conc#10.itm}
load net {ACC2-5:acc#1.psp.sva(7)} -pin  "FRAME:acc#50" {A(2)} -attr vt d -attr @path {/mean_vga/mean_vga:core/FRAME:conc#10.itm}
load net {ACC2-5:acc#1.psp.sva(8)} -pin  "FRAME:acc#50" {A(3)} -attr vt d -attr @path {/mean_vga/mean_vga:core/FRAME:conc#10.itm}
load net {ACC2-5:acc#1.psp.sva(9)} -pin  "FRAME:acc#50" {A(4)} -attr vt d -attr @path {/mean_vga/mean_vga:core/FRAME:conc#10.itm}
load net {FRAME:acc#48.itm(0)} -pin  "FRAME:acc#50" {B(0)} -attr vt d -attr @path {/mean_vga/mean_vga:core/FRAME:acc#48.itm}
load net {FRAME:acc#48.itm(1)} -pin  "FRAME:acc#50" {B(1)} -attr vt d -attr @path {/mean_vga/mean_vga:core/FRAME:acc#48.itm}
load net {FRAME:acc#48.itm(2)} -pin  "FRAME:acc#50" {B(2)} -attr vt d -attr @path {/mean_vga/mean_vga:core/FRAME:acc#48.itm}
load net {FRAME:acc#50.itm(0)} -pin  "FRAME:acc#50" {Z(0)} -attr vt d -attr @path {/mean_vga/mean_vga:core/FRAME:acc#50.itm}
load net {FRAME:acc#50.itm(1)} -pin  "FRAME:acc#50" {Z(1)} -attr vt d -attr @path {/mean_vga/mean_vga:core/FRAME:acc#50.itm}
load net {FRAME:acc#50.itm(2)} -pin  "FRAME:acc#50" {Z(2)} -attr vt d -attr @path {/mean_vga/mean_vga:core/FRAME:acc#50.itm}
load net {FRAME:acc#50.itm(3)} -pin  "FRAME:acc#50" {Z(3)} -attr vt d -attr @path {/mean_vga/mean_vga:core/FRAME:acc#50.itm}
load net {FRAME:acc#50.itm(4)} -pin  "FRAME:acc#50" {Z(4)} -attr vt d -attr @path {/mean_vga/mean_vga:core/FRAME:acc#50.itm}
load net {FRAME:acc#50.itm(5)} -pin  "FRAME:acc#50" {Z(5)} -attr vt d -attr @path {/mean_vga/mean_vga:core/FRAME:acc#50.itm}
load net {FRAME:acc#50.itm(6)} -pin  "FRAME:acc#50" {Z(6)} -attr vt d -attr @path {/mean_vga/mean_vga:core/FRAME:acc#50.itm}
load inst "FRAME:acc#60" "add(4,1,3,0,5)" "INTERFACE" -attr xrf 2467 -attr oid 514 -attr vt d -attr @path {/mean_vga/mean_vga:core/FRAME:acc#60} -attr area 6.001000 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(4,1,3,0,5)"
load net {PWR} -pin  "FRAME:acc#60" {A(0)} -attr @path {/mean_vga/mean_vga:core/conc#197.itm}
load net {GND} -pin  "FRAME:acc#60" {A(1)} -attr @path {/mean_vga/mean_vga:core/conc#197.itm}
load net {acc.imod.sva(5)} -pin  "FRAME:acc#60" {A(2)} -attr vt d -attr @path {/mean_vga/mean_vga:core/conc#197.itm}
load net {acc.imod.sva(6)} -pin  "FRAME:acc#60" {A(3)} -attr vt d -attr @path {/mean_vga/mean_vga:core/conc#197.itm}
load net {FRAME:acc#53.sdt(1)} -pin  "FRAME:acc#60" {B(0)} -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(FRAME:acc#53.sdt).itm}
load net {FRAME:acc#53.sdt(2)} -pin  "FRAME:acc#60" {B(1)} -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(FRAME:acc#53.sdt).itm}
load net {FRAME:acc#53.sdt(3)} -pin  "FRAME:acc#60" {B(2)} -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(FRAME:acc#53.sdt).itm}
load net {FRAME:acc#60.itm(0)} -pin  "FRAME:acc#60" {Z(0)} -attr vt d -attr @path {/mean_vga/mean_vga:core/FRAME:acc#60.itm}
load net {FRAME:acc#60.itm(1)} -pin  "FRAME:acc#60" {Z(1)} -attr vt d -attr @path {/mean_vga/mean_vga:core/FRAME:acc#60.itm}
load net {FRAME:acc#60.itm(2)} -pin  "FRAME:acc#60" {Z(2)} -attr vt d -attr @path {/mean_vga/mean_vga:core/FRAME:acc#60.itm}
load net {FRAME:acc#60.itm(3)} -pin  "FRAME:acc#60" {Z(3)} -attr vt d -attr @path {/mean_vga/mean_vga:core/FRAME:acc#60.itm}
load net {FRAME:acc#60.itm(4)} -pin  "FRAME:acc#60" {Z(4)} -attr vt d -attr @path {/mean_vga/mean_vga:core/FRAME:acc#60.itm}
load inst "acc#1" "add(6,-1,5,1,6)" "INTERFACE" -attr xrf 2468 -attr oid 515 -attr vt d -attr @path {/mean_vga/mean_vga:core/acc#1} -attr area 7.000000 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(6,0,5,1,6)"
load net {FRAME:acc#53.sdt(0)} -pin  "acc#1" {A(0)} -attr vt d -attr @path {/mean_vga/mean_vga:core/FRAME:conc#54.itm}
load net {FRAME:acc#60.itm(0)} -pin  "acc#1" {A(1)} -attr vt d -attr @path {/mean_vga/mean_vga:core/FRAME:conc#54.itm}
load net {FRAME:acc#60.itm(1)} -pin  "acc#1" {A(2)} -attr vt d -attr @path {/mean_vga/mean_vga:core/FRAME:conc#54.itm}
load net {FRAME:acc#60.itm(2)} -pin  "acc#1" {A(3)} -attr vt d -attr @path {/mean_vga/mean_vga:core/FRAME:conc#54.itm}
load net {FRAME:acc#60.itm(3)} -pin  "acc#1" {A(4)} -attr vt d -attr @path {/mean_vga/mean_vga:core/FRAME:conc#54.itm}
load net {FRAME:acc#60.itm(4)} -pin  "acc#1" {A(5)} -attr vt d -attr @path {/mean_vga/mean_vga:core/FRAME:conc#54.itm}
load net {acc.imod.sva(0)} -pin  "acc#1" {B(0)} -attr vt d -attr @path {/mean_vga/mean_vga:core/conc#198.itm}
load net {acc.imod.sva(1)} -pin  "acc#1" {B(1)} -attr vt d -attr @path {/mean_vga/mean_vga:core/conc#198.itm}
load net {acc.imod.sva(2)} -pin  "acc#1" {B(2)} -attr vt d -attr @path {/mean_vga/mean_vga:core/conc#198.itm}
load net {acc.imod.sva(3)} -pin  "acc#1" {B(3)} -attr vt d -attr @path {/mean_vga/mean_vga:core/conc#198.itm}
load net {PWR} -pin  "acc#1" {B(4)} -attr @path {/mean_vga/mean_vga:core/conc#198.itm}
load net {acc#1.itm(0)} -pin  "acc#1" {Z(0)} -attr vt d -attr @path {/mean_vga/mean_vga:core/acc#1.itm}
load net {acc#1.itm(1)} -pin  "acc#1" {Z(1)} -attr vt d -attr @path {/mean_vga/mean_vga:core/acc#1.itm}
load net {acc#1.itm(2)} -pin  "acc#1" {Z(2)} -attr vt d -attr @path {/mean_vga/mean_vga:core/acc#1.itm}
load net {acc#1.itm(3)} -pin  "acc#1" {Z(3)} -attr vt d -attr @path {/mean_vga/mean_vga:core/acc#1.itm}
load net {acc#1.itm(4)} -pin  "acc#1" {Z(4)} -attr vt d -attr @path {/mean_vga/mean_vga:core/acc#1.itm}
load net {acc#1.itm(5)} -pin  "acc#1" {Z(5)} -attr vt d -attr @path {/mean_vga/mean_vga:core/acc#1.itm}
load inst "FRAME:acc#47" "add(1,1,1,0,2)" "INTERFACE" -attr xrf 2469 -attr oid 516 -attr vt d -attr @path {/mean_vga/mean_vga:core/FRAME:acc#47} -attr area 2.000000 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(1,0,1,1,2)"
load net {acc#1.itm(5)} -pin  "FRAME:acc#47" {A(0)} -attr vt d -attr @path {/mean_vga/mean_vga:core/FRAME:slc#3.itm}
load net {ACC2-5:acc#1.psp.sva(5)} -pin  "FRAME:acc#47" {B(0)} -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(ACC2-5:acc#1.psp.sva)#15.itm}
load net {FRAME:acc#47.itm(0)} -pin  "FRAME:acc#47" {Z(0)} -attr vt d -attr @path {/mean_vga/mean_vga:core/FRAME:acc#47.itm}
load net {FRAME:acc#47.itm(1)} -pin  "FRAME:acc#47" {Z(1)} -attr vt d -attr @path {/mean_vga/mean_vga:core/FRAME:acc#47.itm}
load inst "FRAME:acc#49" "add(3,0,2,1,5)" "INTERFACE" -attr xrf 2470 -attr oid 517 -attr vt d -attr @path {/mean_vga/mean_vga:core/FRAME:acc#49} -attr area 4.000000 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(3,0,2,1,5)"
load net {ACC2-5:acc#1.psp.sva(7)} -pin  "FRAME:acc#49" {A(0)} -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(ACC2-5:acc#1.psp.sva)#10.itm}
load net {ACC2-5:acc#1.psp.sva(8)} -pin  "FRAME:acc#49" {A(1)} -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(ACC2-5:acc#1.psp.sva)#10.itm}
load net {ACC2-5:acc#1.psp.sva(9)} -pin  "FRAME:acc#49" {A(2)} -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(ACC2-5:acc#1.psp.sva)#10.itm}
load net {FRAME:acc#47.itm(0)} -pin  "FRAME:acc#49" {B(0)} -attr vt d -attr @path {/mean_vga/mean_vga:core/FRAME:acc#47.itm}
load net {FRAME:acc#47.itm(1)} -pin  "FRAME:acc#49" {B(1)} -attr vt d -attr @path {/mean_vga/mean_vga:core/FRAME:acc#47.itm}
load net {FRAME:acc#49.itm(0)} -pin  "FRAME:acc#49" {Z(0)} -attr vt d -attr @path {/mean_vga/mean_vga:core/FRAME:acc#49.itm}
load net {FRAME:acc#49.itm(1)} -pin  "FRAME:acc#49" {Z(1)} -attr vt d -attr @path {/mean_vga/mean_vga:core/FRAME:acc#49.itm}
load net {FRAME:acc#49.itm(2)} -pin  "FRAME:acc#49" {Z(2)} -attr vt d -attr @path {/mean_vga/mean_vga:core/FRAME:acc#49.itm}
load net {FRAME:acc#49.itm(3)} -pin  "FRAME:acc#49" {Z(3)} -attr vt d -attr @path {/mean_vga/mean_vga:core/FRAME:acc#49.itm}
load net {FRAME:acc#49.itm(4)} -pin  "FRAME:acc#49" {Z(4)} -attr vt d -attr @path {/mean_vga/mean_vga:core/FRAME:acc#49.itm}
load inst "FRAME:acc#51" "add(7,-1,5,1,7)" "INTERFACE" -attr xrf 2471 -attr oid 518 -attr vt d -attr @path {/mean_vga/mean_vga:core/FRAME:acc#51} -attr area 8.000000 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(7,0,6,1,7)"
load net {FRAME:acc#50.itm(0)} -pin  "FRAME:acc#51" {A(0)} -attr vt d -attr @path {/mean_vga/mean_vga:core/FRAME:acc#50.itm}
load net {FRAME:acc#50.itm(1)} -pin  "FRAME:acc#51" {A(1)} -attr vt d -attr @path {/mean_vga/mean_vga:core/FRAME:acc#50.itm}
load net {FRAME:acc#50.itm(2)} -pin  "FRAME:acc#51" {A(2)} -attr vt d -attr @path {/mean_vga/mean_vga:core/FRAME:acc#50.itm}
load net {FRAME:acc#50.itm(3)} -pin  "FRAME:acc#51" {A(3)} -attr vt d -attr @path {/mean_vga/mean_vga:core/FRAME:acc#50.itm}
load net {FRAME:acc#50.itm(4)} -pin  "FRAME:acc#51" {A(4)} -attr vt d -attr @path {/mean_vga/mean_vga:core/FRAME:acc#50.itm}
load net {FRAME:acc#50.itm(5)} -pin  "FRAME:acc#51" {A(5)} -attr vt d -attr @path {/mean_vga/mean_vga:core/FRAME:acc#50.itm}
load net {FRAME:acc#50.itm(6)} -pin  "FRAME:acc#51" {A(6)} -attr vt d -attr @path {/mean_vga/mean_vga:core/FRAME:acc#50.itm}
load net {FRAME:acc#49.itm(0)} -pin  "FRAME:acc#51" {B(0)} -attr vt d -attr @path {/mean_vga/mean_vga:core/FRAME:acc#49.itm}
load net {FRAME:acc#49.itm(1)} -pin  "FRAME:acc#51" {B(1)} -attr vt d -attr @path {/mean_vga/mean_vga:core/FRAME:acc#49.itm}
load net {FRAME:acc#49.itm(2)} -pin  "FRAME:acc#51" {B(2)} -attr vt d -attr @path {/mean_vga/mean_vga:core/FRAME:acc#49.itm}
load net {FRAME:acc#49.itm(3)} -pin  "FRAME:acc#51" {B(3)} -attr vt d -attr @path {/mean_vga/mean_vga:core/FRAME:acc#49.itm}
load net {FRAME:acc#49.itm(4)} -pin  "FRAME:acc#51" {B(4)} -attr vt d -attr @path {/mean_vga/mean_vga:core/FRAME:acc#49.itm}
load net {FRAME:acc#51.itm(0)} -pin  "FRAME:acc#51" {Z(0)} -attr vt d -attr @path {/mean_vga/mean_vga:core/FRAME:acc#51.itm}
load net {FRAME:acc#51.itm(1)} -pin  "FRAME:acc#51" {Z(1)} -attr vt d -attr @path {/mean_vga/mean_vga:core/FRAME:acc#51.itm}
load net {FRAME:acc#51.itm(2)} -pin  "FRAME:acc#51" {Z(2)} -attr vt d -attr @path {/mean_vga/mean_vga:core/FRAME:acc#51.itm}
load net {FRAME:acc#51.itm(3)} -pin  "FRAME:acc#51" {Z(3)} -attr vt d -attr @path {/mean_vga/mean_vga:core/FRAME:acc#51.itm}
load net {FRAME:acc#51.itm(4)} -pin  "FRAME:acc#51" {Z(4)} -attr vt d -attr @path {/mean_vga/mean_vga:core/FRAME:acc#51.itm}
load net {FRAME:acc#51.itm(5)} -pin  "FRAME:acc#51" {Z(5)} -attr vt d -attr @path {/mean_vga/mean_vga:core/FRAME:acc#51.itm}
load net {FRAME:acc#51.itm(6)} -pin  "FRAME:acc#51" {Z(6)} -attr vt d -attr @path {/mean_vga/mean_vga:core/FRAME:acc#51.itm}
load inst "FRAME:acc#52" "add(10,-1,7,1,10)" "INTERFACE" -attr xrf 2472 -attr oid 519 -attr vt d -attr @path {/mean_vga/mean_vga:core/FRAME:acc#52} -attr area 11.000000 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(10,0,7,1,11)"
load net {FRAME:mul.itm(0)} -pin  "FRAME:acc#52" {A(0)} -attr vt d -attr @path {/mean_vga/mean_vga:core/FRAME:mul.itm}
load net {FRAME:mul.itm(1)} -pin  "FRAME:acc#52" {A(1)} -attr vt d -attr @path {/mean_vga/mean_vga:core/FRAME:mul.itm}
load net {FRAME:mul.itm(2)} -pin  "FRAME:acc#52" {A(2)} -attr vt d -attr @path {/mean_vga/mean_vga:core/FRAME:mul.itm}
load net {FRAME:mul.itm(3)} -pin  "FRAME:acc#52" {A(3)} -attr vt d -attr @path {/mean_vga/mean_vga:core/FRAME:mul.itm}
load net {FRAME:mul.itm(4)} -pin  "FRAME:acc#52" {A(4)} -attr vt d -attr @path {/mean_vga/mean_vga:core/FRAME:mul.itm}
load net {FRAME:mul.itm(5)} -pin  "FRAME:acc#52" {A(5)} -attr vt d -attr @path {/mean_vga/mean_vga:core/FRAME:mul.itm}
load net {FRAME:mul.itm(6)} -pin  "FRAME:acc#52" {A(6)} -attr vt d -attr @path {/mean_vga/mean_vga:core/FRAME:mul.itm}
load net {FRAME:mul.itm(7)} -pin  "FRAME:acc#52" {A(7)} -attr vt d -attr @path {/mean_vga/mean_vga:core/FRAME:mul.itm}
load net {FRAME:mul.itm(8)} -pin  "FRAME:acc#52" {A(8)} -attr vt d -attr @path {/mean_vga/mean_vga:core/FRAME:mul.itm}
load net {FRAME:mul.itm(9)} -pin  "FRAME:acc#52" {A(9)} -attr vt d -attr @path {/mean_vga/mean_vga:core/FRAME:mul.itm}
load net {FRAME:acc#51.itm(0)} -pin  "FRAME:acc#52" {B(0)} -attr vt d -attr @path {/mean_vga/mean_vga:core/FRAME:acc#51.itm}
load net {FRAME:acc#51.itm(1)} -pin  "FRAME:acc#52" {B(1)} -attr vt d -attr @path {/mean_vga/mean_vga:core/FRAME:acc#51.itm}
load net {FRAME:acc#51.itm(2)} -pin  "FRAME:acc#52" {B(2)} -attr vt d -attr @path {/mean_vga/mean_vga:core/FRAME:acc#51.itm}
load net {FRAME:acc#51.itm(3)} -pin  "FRAME:acc#52" {B(3)} -attr vt d -attr @path {/mean_vga/mean_vga:core/FRAME:acc#51.itm}
load net {FRAME:acc#51.itm(4)} -pin  "FRAME:acc#52" {B(4)} -attr vt d -attr @path {/mean_vga/mean_vga:core/FRAME:acc#51.itm}
load net {FRAME:acc#51.itm(5)} -pin  "FRAME:acc#52" {B(5)} -attr vt d -attr @path {/mean_vga/mean_vga:core/FRAME:acc#51.itm}
load net {FRAME:acc#51.itm(6)} -pin  "FRAME:acc#52" {B(6)} -attr vt d -attr @path {/mean_vga/mean_vga:core/FRAME:acc#51.itm}
load net {FRAME:acc#52.itm(0)} -pin  "FRAME:acc#52" {Z(0)} -attr vt d -attr @path {/mean_vga/mean_vga:core/FRAME:acc#52.itm}
load net {FRAME:acc#52.itm(1)} -pin  "FRAME:acc#52" {Z(1)} -attr vt d -attr @path {/mean_vga/mean_vga:core/FRAME:acc#52.itm}
load net {FRAME:acc#52.itm(2)} -pin  "FRAME:acc#52" {Z(2)} -attr vt d -attr @path {/mean_vga/mean_vga:core/FRAME:acc#52.itm}
load net {FRAME:acc#52.itm(3)} -pin  "FRAME:acc#52" {Z(3)} -attr vt d -attr @path {/mean_vga/mean_vga:core/FRAME:acc#52.itm}
load net {FRAME:acc#52.itm(4)} -pin  "FRAME:acc#52" {Z(4)} -attr vt d -attr @path {/mean_vga/mean_vga:core/FRAME:acc#52.itm}
load net {FRAME:acc#52.itm(5)} -pin  "FRAME:acc#52" {Z(5)} -attr vt d -attr @path {/mean_vga/mean_vga:core/FRAME:acc#52.itm}
load net {FRAME:acc#52.itm(6)} -pin  "FRAME:acc#52" {Z(6)} -attr vt d -attr @path {/mean_vga/mean_vga:core/FRAME:acc#52.itm}
load net {FRAME:acc#52.itm(7)} -pin  "FRAME:acc#52" {Z(7)} -attr vt d -attr @path {/mean_vga/mean_vga:core/FRAME:acc#52.itm}
load net {FRAME:acc#52.itm(8)} -pin  "FRAME:acc#52" {Z(8)} -attr vt d -attr @path {/mean_vga/mean_vga:core/FRAME:acc#52.itm}
load net {FRAME:acc#52.itm(9)} -pin  "FRAME:acc#52" {Z(9)} -attr vt d -attr @path {/mean_vga/mean_vga:core/FRAME:acc#52.itm}
load inst "FRAME:acc#2" "add(10,-1,10,-1,10)" "INTERFACE" -attr xrf 2473 -attr oid 520 -attr vt d -attr @path {/mean_vga/mean_vga:core/FRAME:acc#2} -attr area 11.241230 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(10,0,10,0,11)"
load net {FRAME:acc#52.itm(0)} -pin  "FRAME:acc#2" {A(0)} -attr vt d -attr @path {/mean_vga/mean_vga:core/FRAME:acc#52.itm}
load net {FRAME:acc#52.itm(1)} -pin  "FRAME:acc#2" {A(1)} -attr vt d -attr @path {/mean_vga/mean_vga:core/FRAME:acc#52.itm}
load net {FRAME:acc#52.itm(2)} -pin  "FRAME:acc#2" {A(2)} -attr vt d -attr @path {/mean_vga/mean_vga:core/FRAME:acc#52.itm}
load net {FRAME:acc#52.itm(3)} -pin  "FRAME:acc#2" {A(3)} -attr vt d -attr @path {/mean_vga/mean_vga:core/FRAME:acc#52.itm}
load net {FRAME:acc#52.itm(4)} -pin  "FRAME:acc#2" {A(4)} -attr vt d -attr @path {/mean_vga/mean_vga:core/FRAME:acc#52.itm}
load net {FRAME:acc#52.itm(5)} -pin  "FRAME:acc#2" {A(5)} -attr vt d -attr @path {/mean_vga/mean_vga:core/FRAME:acc#52.itm}
load net {FRAME:acc#52.itm(6)} -pin  "FRAME:acc#2" {A(6)} -attr vt d -attr @path {/mean_vga/mean_vga:core/FRAME:acc#52.itm}
load net {FRAME:acc#52.itm(7)} -pin  "FRAME:acc#2" {A(7)} -attr vt d -attr @path {/mean_vga/mean_vga:core/FRAME:acc#52.itm}
load net {FRAME:acc#52.itm(8)} -pin  "FRAME:acc#2" {A(8)} -attr vt d -attr @path {/mean_vga/mean_vga:core/FRAME:acc#52.itm}
load net {FRAME:acc#52.itm(9)} -pin  "FRAME:acc#2" {A(9)} -attr vt d -attr @path {/mean_vga/mean_vga:core/FRAME:acc#52.itm}
load net {ACC2-5:acc#1.psp.sva(14)} -pin  "FRAME:acc#2" {B(0)} -attr vt d -attr @path {/mean_vga/mean_vga:core/conc#199.itm}
load net {ACC2-5:acc#1.psp.sva(14)} -pin  "FRAME:acc#2" {B(1)} -attr vt d -attr @path {/mean_vga/mean_vga:core/conc#199.itm}
load net {ACC2-5:acc#1.psp.sva(14)} -pin  "FRAME:acc#2" {B(2)} -attr vt d -attr @path {/mean_vga/mean_vga:core/conc#199.itm}
load net {ACC2-5:acc#1.psp.sva(14)} -pin  "FRAME:acc#2" {B(3)} -attr vt d -attr @path {/mean_vga/mean_vga:core/conc#199.itm}
load net {GND} -pin  "FRAME:acc#2" {B(4)} -attr @path {/mean_vga/mean_vga:core/conc#199.itm}
load net {GND} -pin  "FRAME:acc#2" {B(5)} -attr @path {/mean_vga/mean_vga:core/conc#199.itm}
load net {GND} -pin  "FRAME:acc#2" {B(6)} -attr @path {/mean_vga/mean_vga:core/conc#199.itm}
load net {ACC2-5:acc#1.psp.sva(14)} -pin  "FRAME:acc#2" {B(7)} -attr vt d -attr @path {/mean_vga/mean_vga:core/conc#199.itm}
load net {GND} -pin  "FRAME:acc#2" {B(8)} -attr @path {/mean_vga/mean_vga:core/conc#199.itm}
load net {ACC2-5:acc#1.psp.sva(14)} -pin  "FRAME:acc#2" {B(9)} -attr vt d -attr @path {/mean_vga/mean_vga:core/conc#199.itm}
load net {FRAME:acc#2.itm(0)} -pin  "FRAME:acc#2" {Z(0)} -attr vt d -attr @path {/mean_vga/mean_vga:core/FRAME:acc#2.itm}
load net {FRAME:acc#2.itm(1)} -pin  "FRAME:acc#2" {Z(1)} -attr vt d -attr @path {/mean_vga/mean_vga:core/FRAME:acc#2.itm}
load net {FRAME:acc#2.itm(2)} -pin  "FRAME:acc#2" {Z(2)} -attr vt d -attr @path {/mean_vga/mean_vga:core/FRAME:acc#2.itm}
load net {FRAME:acc#2.itm(3)} -pin  "FRAME:acc#2" {Z(3)} -attr vt d -attr @path {/mean_vga/mean_vga:core/FRAME:acc#2.itm}
load net {FRAME:acc#2.itm(4)} -pin  "FRAME:acc#2" {Z(4)} -attr vt d -attr @path {/mean_vga/mean_vga:core/FRAME:acc#2.itm}
load net {FRAME:acc#2.itm(5)} -pin  "FRAME:acc#2" {Z(5)} -attr vt d -attr @path {/mean_vga/mean_vga:core/FRAME:acc#2.itm}
load net {FRAME:acc#2.itm(6)} -pin  "FRAME:acc#2" {Z(6)} -attr vt d -attr @path {/mean_vga/mean_vga:core/FRAME:acc#2.itm}
load net {FRAME:acc#2.itm(7)} -pin  "FRAME:acc#2" {Z(7)} -attr vt d -attr @path {/mean_vga/mean_vga:core/FRAME:acc#2.itm}
load net {FRAME:acc#2.itm(8)} -pin  "FRAME:acc#2" {Z(8)} -attr vt d -attr @path {/mean_vga/mean_vga:core/FRAME:acc#2.itm}
load net {FRAME:acc#2.itm(9)} -pin  "FRAME:acc#2" {Z(9)} -attr vt d -attr @path {/mean_vga/mean_vga:core/FRAME:acc#2.itm}
load inst "FRAME:or" "or(2,10)" "INTERFACE" -attr xrf 2474 -attr oid 521 -attr vt dc -attr @path {/mean_vga/mean_vga:core/FRAME:or} -attr area 7.298324 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_or(10,2)"
load net {FRAME:acc#2.itm(0)} -pin  "FRAME:or" {A0(0)} -attr vt d -attr @path {/mean_vga/mean_vga:core/FRAME:acc#2.itm}
load net {FRAME:acc#2.itm(1)} -pin  "FRAME:or" {A0(1)} -attr vt d -attr @path {/mean_vga/mean_vga:core/FRAME:acc#2.itm}
load net {FRAME:acc#2.itm(2)} -pin  "FRAME:or" {A0(2)} -attr vt d -attr @path {/mean_vga/mean_vga:core/FRAME:acc#2.itm}
load net {FRAME:acc#2.itm(3)} -pin  "FRAME:or" {A0(3)} -attr vt d -attr @path {/mean_vga/mean_vga:core/FRAME:acc#2.itm}
load net {FRAME:acc#2.itm(4)} -pin  "FRAME:or" {A0(4)} -attr vt d -attr @path {/mean_vga/mean_vga:core/FRAME:acc#2.itm}
load net {FRAME:acc#2.itm(5)} -pin  "FRAME:or" {A0(5)} -attr vt d -attr @path {/mean_vga/mean_vga:core/FRAME:acc#2.itm}
load net {FRAME:acc#2.itm(6)} -pin  "FRAME:or" {A0(6)} -attr vt d -attr @path {/mean_vga/mean_vga:core/FRAME:acc#2.itm}
load net {FRAME:acc#2.itm(7)} -pin  "FRAME:or" {A0(7)} -attr vt d -attr @path {/mean_vga/mean_vga:core/FRAME:acc#2.itm}
load net {FRAME:acc#2.itm(8)} -pin  "FRAME:or" {A0(8)} -attr vt d -attr @path {/mean_vga/mean_vga:core/FRAME:acc#2.itm}
load net {FRAME:acc#2.itm(9)} -pin  "FRAME:or" {A0(9)} -attr vt d -attr @path {/mean_vga/mean_vga:core/FRAME:acc#2.itm}
load net {FRAME:acc#3.psp#1.sva(10)} -pin  "FRAME:or" {A1(0)} -attr vt dc -attr @path {/mean_vga/mean_vga:core/conc#200.itm}
load net {GND} -pin  "FRAME:or" {A1(1)} -attr @path {/mean_vga/mean_vga:core/conc#200.itm}
load net {GND} -pin  "FRAME:or" {A1(2)} -attr @path {/mean_vga/mean_vga:core/conc#200.itm}
load net {GND} -pin  "FRAME:or" {A1(3)} -attr @path {/mean_vga/mean_vga:core/conc#200.itm}
load net {GND} -pin  "FRAME:or" {A1(4)} -attr @path {/mean_vga/mean_vga:core/conc#200.itm}
load net {GND} -pin  "FRAME:or" {A1(5)} -attr @path {/mean_vga/mean_vga:core/conc#200.itm}
load net {GND} -pin  "FRAME:or" {A1(6)} -attr @path {/mean_vga/mean_vga:core/conc#200.itm}
load net {GND} -pin  "FRAME:or" {A1(7)} -attr @path {/mean_vga/mean_vga:core/conc#200.itm}
load net {GND} -pin  "FRAME:or" {A1(8)} -attr @path {/mean_vga/mean_vga:core/conc#200.itm}
load net {GND} -pin  "FRAME:or" {A1(9)} -attr @path {/mean_vga/mean_vga:core/conc#200.itm}
load net {FRAME:or.itm(0)} -pin  "FRAME:or" {Z(0)} -attr vt dc -attr @path {/mean_vga/mean_vga:core/FRAME:or.itm}
load net {FRAME:or.itm(1)} -pin  "FRAME:or" {Z(1)} -attr vt dc -attr @path {/mean_vga/mean_vga:core/FRAME:or.itm}
load net {FRAME:or.itm(2)} -pin  "FRAME:or" {Z(2)} -attr vt dc -attr @path {/mean_vga/mean_vga:core/FRAME:or.itm}
load net {FRAME:or.itm(3)} -pin  "FRAME:or" {Z(3)} -attr vt dc -attr @path {/mean_vga/mean_vga:core/FRAME:or.itm}
load net {FRAME:or.itm(4)} -pin  "FRAME:or" {Z(4)} -attr vt dc -attr @path {/mean_vga/mean_vga:core/FRAME:or.itm}
load net {FRAME:or.itm(5)} -pin  "FRAME:or" {Z(5)} -attr vt dc -attr @path {/mean_vga/mean_vga:core/FRAME:or.itm}
load net {FRAME:or.itm(6)} -pin  "FRAME:or" {Z(6)} -attr vt dc -attr @path {/mean_vga/mean_vga:core/FRAME:or.itm}
load net {FRAME:or.itm(7)} -pin  "FRAME:or" {Z(7)} -attr vt dc -attr @path {/mean_vga/mean_vga:core/FRAME:or.itm}
load net {FRAME:or.itm(8)} -pin  "FRAME:or" {Z(8)} -attr vt dc -attr @path {/mean_vga/mean_vga:core/FRAME:or.itm}
load net {FRAME:or.itm(9)} -pin  "FRAME:or" {Z(9)} -attr vt dc -attr @path {/mean_vga/mean_vga:core/FRAME:or.itm}
load inst "reg(vout:rsc:mgc_out_stdreg.d)" "reg(10,1,1,-1,0)" "INTERFACE" -attr xrf 2475 -attr oid 522 -attr vt dc -attr @path {/mean_vga/mean_vga:core/reg(vout:rsc:mgc_out_stdreg.d)}
load net {FRAME:or.itm(0)} -pin  "reg(vout:rsc:mgc_out_stdreg.d)" {D(0)} -attr vt dc -attr @path {/mean_vga/mean_vga:core/FRAME:or.itm}
load net {FRAME:or.itm(1)} -pin  "reg(vout:rsc:mgc_out_stdreg.d)" {D(1)} -attr vt dc -attr @path {/mean_vga/mean_vga:core/FRAME:or.itm}
load net {FRAME:or.itm(2)} -pin  "reg(vout:rsc:mgc_out_stdreg.d)" {D(2)} -attr vt dc -attr @path {/mean_vga/mean_vga:core/FRAME:or.itm}
load net {FRAME:or.itm(3)} -pin  "reg(vout:rsc:mgc_out_stdreg.d)" {D(3)} -attr vt dc -attr @path {/mean_vga/mean_vga:core/FRAME:or.itm}
load net {FRAME:or.itm(4)} -pin  "reg(vout:rsc:mgc_out_stdreg.d)" {D(4)} -attr vt dc -attr @path {/mean_vga/mean_vga:core/FRAME:or.itm}
load net {FRAME:or.itm(5)} -pin  "reg(vout:rsc:mgc_out_stdreg.d)" {D(5)} -attr vt dc -attr @path {/mean_vga/mean_vga:core/FRAME:or.itm}
load net {FRAME:or.itm(6)} -pin  "reg(vout:rsc:mgc_out_stdreg.d)" {D(6)} -attr vt dc -attr @path {/mean_vga/mean_vga:core/FRAME:or.itm}
load net {FRAME:or.itm(7)} -pin  "reg(vout:rsc:mgc_out_stdreg.d)" {D(7)} -attr vt dc -attr @path {/mean_vga/mean_vga:core/FRAME:or.itm}
load net {FRAME:or.itm(8)} -pin  "reg(vout:rsc:mgc_out_stdreg.d)" {D(8)} -attr vt dc -attr @path {/mean_vga/mean_vga:core/FRAME:or.itm}
load net {FRAME:or.itm(9)} -pin  "reg(vout:rsc:mgc_out_stdreg.d)" {D(9)} -attr vt dc -attr @path {/mean_vga/mean_vga:core/FRAME:or.itm}
load net {GND} -pin  "reg(vout:rsc:mgc_out_stdreg.d)" {DRa(0)} -attr @path {/mean_vga/mean_vga:core/C0_30#1}
load net {GND} -pin  "reg(vout:rsc:mgc_out_stdreg.d)" {DRa(1)} -attr @path {/mean_vga/mean_vga:core/C0_30#1}
load net {GND} -pin  "reg(vout:rsc:mgc_out_stdreg.d)" {DRa(2)} -attr @path {/mean_vga/mean_vga:core/C0_30#1}
load net {GND} -pin  "reg(vout:rsc:mgc_out_stdreg.d)" {DRa(3)} -attr @path {/mean_vga/mean_vga:core/C0_30#1}
load net {GND} -pin  "reg(vout:rsc:mgc_out_stdreg.d)" {DRa(4)} -attr @path {/mean_vga/mean_vga:core/C0_30#1}
load net {GND} -pin  "reg(vout:rsc:mgc_out_stdreg.d)" {DRa(5)} -attr @path {/mean_vga/mean_vga:core/C0_30#1}
load net {GND} -pin  "reg(vout:rsc:mgc_out_stdreg.d)" {DRa(6)} -attr @path {/mean_vga/mean_vga:core/C0_30#1}
load net {GND} -pin  "reg(vout:rsc:mgc_out_stdreg.d)" {DRa(7)} -attr @path {/mean_vga/mean_vga:core/C0_30#1}
load net {GND} -pin  "reg(vout:rsc:mgc_out_stdreg.d)" {DRa(8)} -attr @path {/mean_vga/mean_vga:core/C0_30#1}
load net {GND} -pin  "reg(vout:rsc:mgc_out_stdreg.d)" {DRa(9)} -attr @path {/mean_vga/mean_vga:core/C0_30#1}
load net {clk} -pin  "reg(vout:rsc:mgc_out_stdreg.d)" {clk} -attr xrf 2476 -attr oid 523 -attr @path {/mean_vga/mean_vga:core/clk}
load net {en} -pin  "reg(vout:rsc:mgc_out_stdreg.d)" {en(0)} -attr @path {/mean_vga/mean_vga:core/en}
load net {arst_n} -pin  "reg(vout:rsc:mgc_out_stdreg.d)" {Ra(0)} -attr @path {/mean_vga/mean_vga:core/arst_n}
load net {reg(vout:rsc:mgc_out_stdreg.d).tmp(0)} -pin  "reg(vout:rsc:mgc_out_stdreg.d)" {Z(0)} -attr vt d -attr @path {/mean_vga/mean_vga:core/reg(vout:rsc:mgc_out_stdreg.d).tmp}
load net {reg(vout:rsc:mgc_out_stdreg.d).tmp(1)} -pin  "reg(vout:rsc:mgc_out_stdreg.d)" {Z(1)} -attr vt d -attr @path {/mean_vga/mean_vga:core/reg(vout:rsc:mgc_out_stdreg.d).tmp}
load net {reg(vout:rsc:mgc_out_stdreg.d).tmp(2)} -pin  "reg(vout:rsc:mgc_out_stdreg.d)" {Z(2)} -attr vt d -attr @path {/mean_vga/mean_vga:core/reg(vout:rsc:mgc_out_stdreg.d).tmp}
load net {reg(vout:rsc:mgc_out_stdreg.d).tmp(3)} -pin  "reg(vout:rsc:mgc_out_stdreg.d)" {Z(3)} -attr vt d -attr @path {/mean_vga/mean_vga:core/reg(vout:rsc:mgc_out_stdreg.d).tmp}
load net {reg(vout:rsc:mgc_out_stdreg.d).tmp(4)} -pin  "reg(vout:rsc:mgc_out_stdreg.d)" {Z(4)} -attr vt d -attr @path {/mean_vga/mean_vga:core/reg(vout:rsc:mgc_out_stdreg.d).tmp}
load net {reg(vout:rsc:mgc_out_stdreg.d).tmp(5)} -pin  "reg(vout:rsc:mgc_out_stdreg.d)" {Z(5)} -attr vt d -attr @path {/mean_vga/mean_vga:core/reg(vout:rsc:mgc_out_stdreg.d).tmp}
load net {reg(vout:rsc:mgc_out_stdreg.d).tmp(6)} -pin  "reg(vout:rsc:mgc_out_stdreg.d)" {Z(6)} -attr vt d -attr @path {/mean_vga/mean_vga:core/reg(vout:rsc:mgc_out_stdreg.d).tmp}
load net {reg(vout:rsc:mgc_out_stdreg.d).tmp(7)} -pin  "reg(vout:rsc:mgc_out_stdreg.d)" {Z(7)} -attr vt d -attr @path {/mean_vga/mean_vga:core/reg(vout:rsc:mgc_out_stdreg.d).tmp}
load net {reg(vout:rsc:mgc_out_stdreg.d).tmp(8)} -pin  "reg(vout:rsc:mgc_out_stdreg.d)" {Z(8)} -attr vt d -attr @path {/mean_vga/mean_vga:core/reg(vout:rsc:mgc_out_stdreg.d).tmp}
load net {reg(vout:rsc:mgc_out_stdreg.d).tmp(9)} -pin  "reg(vout:rsc:mgc_out_stdreg.d)" {Z(9)} -attr vt d -attr @path {/mean_vga/mean_vga:core/reg(vout:rsc:mgc_out_stdreg.d).tmp}
load inst "reg(vout:rsc:mgc_out_stdreg.d)#1" "reg(4,1,1,-1,0)" "INTERFACE" -attr xrf 2477 -attr oid 524 -attr vt d -attr @path {/mean_vga/mean_vga:core/reg(vout:rsc:mgc_out_stdreg.d)#1}
load net {FRAME:acc#3.psp#1.sva(6)} -pin  "reg(vout:rsc:mgc_out_stdreg.d)#1" {D(0)} -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(FRAME:acc#3.psp#1.sva)#1.itm}
load net {FRAME:acc#3.psp#1.sva(7)} -pin  "reg(vout:rsc:mgc_out_stdreg.d)#1" {D(1)} -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(FRAME:acc#3.psp#1.sva)#1.itm}
load net {FRAME:acc#3.psp#1.sva(8)} -pin  "reg(vout:rsc:mgc_out_stdreg.d)#1" {D(2)} -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(FRAME:acc#3.psp#1.sva)#1.itm}
load net {FRAME:acc#3.psp#1.sva(9)} -pin  "reg(vout:rsc:mgc_out_stdreg.d)#1" {D(3)} -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(FRAME:acc#3.psp#1.sva)#1.itm}
load net {GND} -pin  "reg(vout:rsc:mgc_out_stdreg.d)#1" {DRa(0)} -attr @path {/mean_vga/mean_vga:core/C0_30#2}
load net {GND} -pin  "reg(vout:rsc:mgc_out_stdreg.d)#1" {DRa(1)} -attr @path {/mean_vga/mean_vga:core/C0_30#2}
load net {GND} -pin  "reg(vout:rsc:mgc_out_stdreg.d)#1" {DRa(2)} -attr @path {/mean_vga/mean_vga:core/C0_30#2}
load net {GND} -pin  "reg(vout:rsc:mgc_out_stdreg.d)#1" {DRa(3)} -attr @path {/mean_vga/mean_vga:core/C0_30#2}
load net {clk} -pin  "reg(vout:rsc:mgc_out_stdreg.d)#1" {clk} -attr xrf 2478 -attr oid 525 -attr @path {/mean_vga/mean_vga:core/clk}
load net {en} -pin  "reg(vout:rsc:mgc_out_stdreg.d)#1" {en(0)} -attr @path {/mean_vga/mean_vga:core/en}
load net {arst_n} -pin  "reg(vout:rsc:mgc_out_stdreg.d)#1" {Ra(0)} -attr @path {/mean_vga/mean_vga:core/arst_n}
load net {reg(vout:rsc:mgc_out_stdreg.d).tmp#1(0)} -pin  "reg(vout:rsc:mgc_out_stdreg.d)#1" {Z(0)} -attr vt d -attr @path {/mean_vga/mean_vga:core/reg(vout:rsc:mgc_out_stdreg.d).tmp#1}
load net {reg(vout:rsc:mgc_out_stdreg.d).tmp#1(1)} -pin  "reg(vout:rsc:mgc_out_stdreg.d)#1" {Z(1)} -attr vt d -attr @path {/mean_vga/mean_vga:core/reg(vout:rsc:mgc_out_stdreg.d).tmp#1}
load net {reg(vout:rsc:mgc_out_stdreg.d).tmp#1(2)} -pin  "reg(vout:rsc:mgc_out_stdreg.d)#1" {Z(2)} -attr vt d -attr @path {/mean_vga/mean_vga:core/reg(vout:rsc:mgc_out_stdreg.d).tmp#1}
load net {reg(vout:rsc:mgc_out_stdreg.d).tmp#1(3)} -pin  "reg(vout:rsc:mgc_out_stdreg.d)#1" {Z(3)} -attr vt d -attr @path {/mean_vga/mean_vga:core/reg(vout:rsc:mgc_out_stdreg.d).tmp#1}
load inst "FRAME:or#3" "or(2,6)" "INTERFACE" -attr xrf 2479 -attr oid 526 -attr vt d -attr @path {/mean_vga/mean_vga:core/FRAME:or#3} -attr area 4.378994 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_or(6,2)"
load net {FRAME:acc#3.psp#1.sva(0)} -pin  "FRAME:or#3" {A0(0)} -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(FRAME:acc#3.psp#1.sva)#2.itm}
load net {FRAME:acc#3.psp#1.sva(1)} -pin  "FRAME:or#3" {A0(1)} -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(FRAME:acc#3.psp#1.sva)#2.itm}
load net {FRAME:acc#3.psp#1.sva(2)} -pin  "FRAME:or#3" {A0(2)} -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(FRAME:acc#3.psp#1.sva)#2.itm}
load net {FRAME:acc#3.psp#1.sva(3)} -pin  "FRAME:or#3" {A0(3)} -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(FRAME:acc#3.psp#1.sva)#2.itm}
load net {FRAME:acc#3.psp#1.sva(4)} -pin  "FRAME:or#3" {A0(4)} -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(FRAME:acc#3.psp#1.sva)#2.itm}
load net {FRAME:acc#3.psp#1.sva(5)} -pin  "FRAME:or#3" {A0(5)} -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(FRAME:acc#3.psp#1.sva)#2.itm}
load net {FRAME:acc#4.psp#1.sva(10)} -pin  "FRAME:or#3" {A1(0)} -attr vt d -attr @path {/mean_vga/mean_vga:core/conc#201.itm}
load net {GND} -pin  "FRAME:or#3" {A1(1)} -attr @path {/mean_vga/mean_vga:core/conc#201.itm}
load net {GND} -pin  "FRAME:or#3" {A1(2)} -attr @path {/mean_vga/mean_vga:core/conc#201.itm}
load net {GND} -pin  "FRAME:or#3" {A1(3)} -attr @path {/mean_vga/mean_vga:core/conc#201.itm}
load net {GND} -pin  "FRAME:or#3" {A1(4)} -attr @path {/mean_vga/mean_vga:core/conc#201.itm}
load net {GND} -pin  "FRAME:or#3" {A1(5)} -attr @path {/mean_vga/mean_vga:core/conc#201.itm}
load net {FRAME:or#3.itm(0)} -pin  "FRAME:or#3" {Z(0)} -attr vt d -attr @path {/mean_vga/mean_vga:core/FRAME:or#3.itm}
load net {FRAME:or#3.itm(1)} -pin  "FRAME:or#3" {Z(1)} -attr vt d -attr @path {/mean_vga/mean_vga:core/FRAME:or#3.itm}
load net {FRAME:or#3.itm(2)} -pin  "FRAME:or#3" {Z(2)} -attr vt d -attr @path {/mean_vga/mean_vga:core/FRAME:or#3.itm}
load net {FRAME:or#3.itm(3)} -pin  "FRAME:or#3" {Z(3)} -attr vt d -attr @path {/mean_vga/mean_vga:core/FRAME:or#3.itm}
load net {FRAME:or#3.itm(4)} -pin  "FRAME:or#3" {Z(4)} -attr vt d -attr @path {/mean_vga/mean_vga:core/FRAME:or#3.itm}
load net {FRAME:or#3.itm(5)} -pin  "FRAME:or#3" {Z(5)} -attr vt d -attr @path {/mean_vga/mean_vga:core/FRAME:or#3.itm}
load inst "reg(vout:rsc:mgc_out_stdreg.d)#2" "reg(6,1,1,-1,0)" "INTERFACE" -attr xrf 2480 -attr oid 527 -attr vt d -attr @path {/mean_vga/mean_vga:core/reg(vout:rsc:mgc_out_stdreg.d)#2}
load net {FRAME:or#3.itm(0)} -pin  "reg(vout:rsc:mgc_out_stdreg.d)#2" {D(0)} -attr vt d -attr @path {/mean_vga/mean_vga:core/FRAME:or#3.itm}
load net {FRAME:or#3.itm(1)} -pin  "reg(vout:rsc:mgc_out_stdreg.d)#2" {D(1)} -attr vt d -attr @path {/mean_vga/mean_vga:core/FRAME:or#3.itm}
load net {FRAME:or#3.itm(2)} -pin  "reg(vout:rsc:mgc_out_stdreg.d)#2" {D(2)} -attr vt d -attr @path {/mean_vga/mean_vga:core/FRAME:or#3.itm}
load net {FRAME:or#3.itm(3)} -pin  "reg(vout:rsc:mgc_out_stdreg.d)#2" {D(3)} -attr vt d -attr @path {/mean_vga/mean_vga:core/FRAME:or#3.itm}
load net {FRAME:or#3.itm(4)} -pin  "reg(vout:rsc:mgc_out_stdreg.d)#2" {D(4)} -attr vt d -attr @path {/mean_vga/mean_vga:core/FRAME:or#3.itm}
load net {FRAME:or#3.itm(5)} -pin  "reg(vout:rsc:mgc_out_stdreg.d)#2" {D(5)} -attr vt d -attr @path {/mean_vga/mean_vga:core/FRAME:or#3.itm}
load net {GND} -pin  "reg(vout:rsc:mgc_out_stdreg.d)#2" {DRa(0)} -attr @path {/mean_vga/mean_vga:core/C0_30#3}
load net {GND} -pin  "reg(vout:rsc:mgc_out_stdreg.d)#2" {DRa(1)} -attr @path {/mean_vga/mean_vga:core/C0_30#3}
load net {GND} -pin  "reg(vout:rsc:mgc_out_stdreg.d)#2" {DRa(2)} -attr @path {/mean_vga/mean_vga:core/C0_30#3}
load net {GND} -pin  "reg(vout:rsc:mgc_out_stdreg.d)#2" {DRa(3)} -attr @path {/mean_vga/mean_vga:core/C0_30#3}
load net {GND} -pin  "reg(vout:rsc:mgc_out_stdreg.d)#2" {DRa(4)} -attr @path {/mean_vga/mean_vga:core/C0_30#3}
load net {GND} -pin  "reg(vout:rsc:mgc_out_stdreg.d)#2" {DRa(5)} -attr @path {/mean_vga/mean_vga:core/C0_30#3}
load net {clk} -pin  "reg(vout:rsc:mgc_out_stdreg.d)#2" {clk} -attr xrf 2481 -attr oid 528 -attr @path {/mean_vga/mean_vga:core/clk}
load net {en} -pin  "reg(vout:rsc:mgc_out_stdreg.d)#2" {en(0)} -attr @path {/mean_vga/mean_vga:core/en}
load net {arst_n} -pin  "reg(vout:rsc:mgc_out_stdreg.d)#2" {Ra(0)} -attr @path {/mean_vga/mean_vga:core/arst_n}
load net {reg(vout:rsc:mgc_out_stdreg.d).tmp#2(0)} -pin  "reg(vout:rsc:mgc_out_stdreg.d)#2" {Z(0)} -attr vt d -attr @path {/mean_vga/mean_vga:core/reg(vout:rsc:mgc_out_stdreg.d).tmp#2}
load net {reg(vout:rsc:mgc_out_stdreg.d).tmp#2(1)} -pin  "reg(vout:rsc:mgc_out_stdreg.d)#2" {Z(1)} -attr vt d -attr @path {/mean_vga/mean_vga:core/reg(vout:rsc:mgc_out_stdreg.d).tmp#2}
load net {reg(vout:rsc:mgc_out_stdreg.d).tmp#2(2)} -pin  "reg(vout:rsc:mgc_out_stdreg.d)#2" {Z(2)} -attr vt d -attr @path {/mean_vga/mean_vga:core/reg(vout:rsc:mgc_out_stdreg.d).tmp#2}
load net {reg(vout:rsc:mgc_out_stdreg.d).tmp#2(3)} -pin  "reg(vout:rsc:mgc_out_stdreg.d)#2" {Z(3)} -attr vt d -attr @path {/mean_vga/mean_vga:core/reg(vout:rsc:mgc_out_stdreg.d).tmp#2}
load net {reg(vout:rsc:mgc_out_stdreg.d).tmp#2(4)} -pin  "reg(vout:rsc:mgc_out_stdreg.d)#2" {Z(4)} -attr vt d -attr @path {/mean_vga/mean_vga:core/reg(vout:rsc:mgc_out_stdreg.d).tmp#2}
load net {reg(vout:rsc:mgc_out_stdreg.d).tmp#2(5)} -pin  "reg(vout:rsc:mgc_out_stdreg.d)#2" {Z(5)} -attr vt d -attr @path {/mean_vga/mean_vga:core/reg(vout:rsc:mgc_out_stdreg.d).tmp#2}
load inst "reg(vout:rsc:mgc_out_stdreg.d)#3" "reg(10,1,1,-1,0)" "INTERFACE" -attr xrf 2482 -attr oid 529 -attr vt d -attr @path {/mean_vga/mean_vga:core/reg(vout:rsc:mgc_out_stdreg.d)#3}
load net {FRAME:acc#4.psp#1.sva(0)} -pin  "reg(vout:rsc:mgc_out_stdreg.d)#3" {D(0)} -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(FRAME:acc#4.psp#1.sva)#1.itm}
load net {FRAME:acc#4.psp#1.sva(1)} -pin  "reg(vout:rsc:mgc_out_stdreg.d)#3" {D(1)} -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(FRAME:acc#4.psp#1.sva)#1.itm}
load net {FRAME:acc#4.psp#1.sva(2)} -pin  "reg(vout:rsc:mgc_out_stdreg.d)#3" {D(2)} -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(FRAME:acc#4.psp#1.sva)#1.itm}
load net {FRAME:acc#4.psp#1.sva(3)} -pin  "reg(vout:rsc:mgc_out_stdreg.d)#3" {D(3)} -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(FRAME:acc#4.psp#1.sva)#1.itm}
load net {FRAME:acc#4.psp#1.sva(4)} -pin  "reg(vout:rsc:mgc_out_stdreg.d)#3" {D(4)} -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(FRAME:acc#4.psp#1.sva)#1.itm}
load net {FRAME:acc#4.psp#1.sva(5)} -pin  "reg(vout:rsc:mgc_out_stdreg.d)#3" {D(5)} -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(FRAME:acc#4.psp#1.sva)#1.itm}
load net {FRAME:acc#4.psp#1.sva(6)} -pin  "reg(vout:rsc:mgc_out_stdreg.d)#3" {D(6)} -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(FRAME:acc#4.psp#1.sva)#1.itm}
load net {FRAME:acc#4.psp#1.sva(7)} -pin  "reg(vout:rsc:mgc_out_stdreg.d)#3" {D(7)} -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(FRAME:acc#4.psp#1.sva)#1.itm}
load net {FRAME:acc#4.psp#1.sva(8)} -pin  "reg(vout:rsc:mgc_out_stdreg.d)#3" {D(8)} -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(FRAME:acc#4.psp#1.sva)#1.itm}
load net {FRAME:acc#4.psp#1.sva(9)} -pin  "reg(vout:rsc:mgc_out_stdreg.d)#3" {D(9)} -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(FRAME:acc#4.psp#1.sva)#1.itm}
load net {GND} -pin  "reg(vout:rsc:mgc_out_stdreg.d)#3" {DRa(0)} -attr @path {/mean_vga/mean_vga:core/C0_30#4}
load net {GND} -pin  "reg(vout:rsc:mgc_out_stdreg.d)#3" {DRa(1)} -attr @path {/mean_vga/mean_vga:core/C0_30#4}
load net {GND} -pin  "reg(vout:rsc:mgc_out_stdreg.d)#3" {DRa(2)} -attr @path {/mean_vga/mean_vga:core/C0_30#4}
load net {GND} -pin  "reg(vout:rsc:mgc_out_stdreg.d)#3" {DRa(3)} -attr @path {/mean_vga/mean_vga:core/C0_30#4}
load net {GND} -pin  "reg(vout:rsc:mgc_out_stdreg.d)#3" {DRa(4)} -attr @path {/mean_vga/mean_vga:core/C0_30#4}
load net {GND} -pin  "reg(vout:rsc:mgc_out_stdreg.d)#3" {DRa(5)} -attr @path {/mean_vga/mean_vga:core/C0_30#4}
load net {GND} -pin  "reg(vout:rsc:mgc_out_stdreg.d)#3" {DRa(6)} -attr @path {/mean_vga/mean_vga:core/C0_30#4}
load net {GND} -pin  "reg(vout:rsc:mgc_out_stdreg.d)#3" {DRa(7)} -attr @path {/mean_vga/mean_vga:core/C0_30#4}
load net {GND} -pin  "reg(vout:rsc:mgc_out_stdreg.d)#3" {DRa(8)} -attr @path {/mean_vga/mean_vga:core/C0_30#4}
load net {GND} -pin  "reg(vout:rsc:mgc_out_stdreg.d)#3" {DRa(9)} -attr @path {/mean_vga/mean_vga:core/C0_30#4}
load net {clk} -pin  "reg(vout:rsc:mgc_out_stdreg.d)#3" {clk} -attr xrf 2483 -attr oid 530 -attr @path {/mean_vga/mean_vga:core/clk}
load net {en} -pin  "reg(vout:rsc:mgc_out_stdreg.d)#3" {en(0)} -attr @path {/mean_vga/mean_vga:core/en}
load net {arst_n} -pin  "reg(vout:rsc:mgc_out_stdreg.d)#3" {Ra(0)} -attr @path {/mean_vga/mean_vga:core/arst_n}
load net {reg(vout:rsc:mgc_out_stdreg.d).tmp#3(0)} -pin  "reg(vout:rsc:mgc_out_stdreg.d)#3" {Z(0)} -attr vt d -attr @path {/mean_vga/mean_vga:core/reg(vout:rsc:mgc_out_stdreg.d).tmp#3}
load net {reg(vout:rsc:mgc_out_stdreg.d).tmp#3(1)} -pin  "reg(vout:rsc:mgc_out_stdreg.d)#3" {Z(1)} -attr vt d -attr @path {/mean_vga/mean_vga:core/reg(vout:rsc:mgc_out_stdreg.d).tmp#3}
load net {reg(vout:rsc:mgc_out_stdreg.d).tmp#3(2)} -pin  "reg(vout:rsc:mgc_out_stdreg.d)#3" {Z(2)} -attr vt d -attr @path {/mean_vga/mean_vga:core/reg(vout:rsc:mgc_out_stdreg.d).tmp#3}
load net {reg(vout:rsc:mgc_out_stdreg.d).tmp#3(3)} -pin  "reg(vout:rsc:mgc_out_stdreg.d)#3" {Z(3)} -attr vt d -attr @path {/mean_vga/mean_vga:core/reg(vout:rsc:mgc_out_stdreg.d).tmp#3}
load net {reg(vout:rsc:mgc_out_stdreg.d).tmp#3(4)} -pin  "reg(vout:rsc:mgc_out_stdreg.d)#3" {Z(4)} -attr vt d -attr @path {/mean_vga/mean_vga:core/reg(vout:rsc:mgc_out_stdreg.d).tmp#3}
load net {reg(vout:rsc:mgc_out_stdreg.d).tmp#3(5)} -pin  "reg(vout:rsc:mgc_out_stdreg.d)#3" {Z(5)} -attr vt d -attr @path {/mean_vga/mean_vga:core/reg(vout:rsc:mgc_out_stdreg.d).tmp#3}
load net {reg(vout:rsc:mgc_out_stdreg.d).tmp#3(6)} -pin  "reg(vout:rsc:mgc_out_stdreg.d)#3" {Z(6)} -attr vt d -attr @path {/mean_vga/mean_vga:core/reg(vout:rsc:mgc_out_stdreg.d).tmp#3}
load net {reg(vout:rsc:mgc_out_stdreg.d).tmp#3(7)} -pin  "reg(vout:rsc:mgc_out_stdreg.d)#3" {Z(7)} -attr vt d -attr @path {/mean_vga/mean_vga:core/reg(vout:rsc:mgc_out_stdreg.d).tmp#3}
load net {reg(vout:rsc:mgc_out_stdreg.d).tmp#3(8)} -pin  "reg(vout:rsc:mgc_out_stdreg.d)#3" {Z(8)} -attr vt d -attr @path {/mean_vga/mean_vga:core/reg(vout:rsc:mgc_out_stdreg.d).tmp#3}
load net {reg(vout:rsc:mgc_out_stdreg.d).tmp#3(9)} -pin  "reg(vout:rsc:mgc_out_stdreg.d)#3" {Z(9)} -attr vt d -attr @path {/mean_vga/mean_vga:core/reg(vout:rsc:mgc_out_stdreg.d).tmp#3}
### END MODULE 

module new "mean_vga" "orig"
load portBus {vin:rsc.z(149:0)} input 150 {vin:rsc.z(149)} {vin:rsc.z(148)} {vin:rsc.z(147)} {vin:rsc.z(146)} {vin:rsc.z(145)} {vin:rsc.z(144)} {vin:rsc.z(143)} {vin:rsc.z(142)} {vin:rsc.z(141)} {vin:rsc.z(140)} {vin:rsc.z(139)} {vin:rsc.z(138)} {vin:rsc.z(137)} {vin:rsc.z(136)} {vin:rsc.z(135)} {vin:rsc.z(134)} {vin:rsc.z(133)} {vin:rsc.z(132)} {vin:rsc.z(131)} {vin:rsc.z(130)} {vin:rsc.z(129)} {vin:rsc.z(128)} {vin:rsc.z(127)} {vin:rsc.z(126)} {vin:rsc.z(125)} {vin:rsc.z(124)} {vin:rsc.z(123)} {vin:rsc.z(122)} {vin:rsc.z(121)} {vin:rsc.z(120)} {vin:rsc.z(119)} {vin:rsc.z(118)} {vin:rsc.z(117)} {vin:rsc.z(116)} {vin:rsc.z(115)} {vin:rsc.z(114)} {vin:rsc.z(113)} {vin:rsc.z(112)} {vin:rsc.z(111)} {vin:rsc.z(110)} {vin:rsc.z(109)} {vin:rsc.z(108)} {vin:rsc.z(107)} {vin:rsc.z(106)} {vin:rsc.z(105)} {vin:rsc.z(104)} {vin:rsc.z(103)} {vin:rsc.z(102)} {vin:rsc.z(101)} {vin:rsc.z(100)} {vin:rsc.z(99)} {vin:rsc.z(98)} {vin:rsc.z(97)} {vin:rsc.z(96)} {vin:rsc.z(95)} {vin:rsc.z(94)} {vin:rsc.z(93)} {vin:rsc.z(92)} {vin:rsc.z(91)} {vin:rsc.z(90)} {vin:rsc.z(89)} {vin:rsc.z(88)} {vin:rsc.z(87)} {vin:rsc.z(86)} {vin:rsc.z(85)} {vin:rsc.z(84)} {vin:rsc.z(83)} {vin:rsc.z(82)} {vin:rsc.z(81)} {vin:rsc.z(80)} {vin:rsc.z(79)} {vin:rsc.z(78)} {vin:rsc.z(77)} {vin:rsc.z(76)} {vin:rsc.z(75)} {vin:rsc.z(74)} {vin:rsc.z(73)} {vin:rsc.z(72)} {vin:rsc.z(71)} {vin:rsc.z(70)} {vin:rsc.z(69)} {vin:rsc.z(68)} {vin:rsc.z(67)} {vin:rsc.z(66)} {vin:rsc.z(65)} {vin:rsc.z(64)} {vin:rsc.z(63)} {vin:rsc.z(62)} {vin:rsc.z(61)} {vin:rsc.z(60)} {vin:rsc.z(59)} {vin:rsc.z(58)} {vin:rsc.z(57)} {vin:rsc.z(56)} {vin:rsc.z(55)} {vin:rsc.z(54)} {vin:rsc.z(53)} {vin:rsc.z(52)} {vin:rsc.z(51)} {vin:rsc.z(50)} {vin:rsc.z(49)} {vin:rsc.z(48)} {vin:rsc.z(47)} {vin:rsc.z(46)} {vin:rsc.z(45)} {vin:rsc.z(44)} {vin:rsc.z(43)} {vin:rsc.z(42)} {vin:rsc.z(41)} {vin:rsc.z(40)} {vin:rsc.z(39)} {vin:rsc.z(38)} {vin:rsc.z(37)} {vin:rsc.z(36)} {vin:rsc.z(35)} {vin:rsc.z(34)} {vin:rsc.z(33)} {vin:rsc.z(32)} {vin:rsc.z(31)} {vin:rsc.z(30)} {vin:rsc.z(29)} {vin:rsc.z(28)} {vin:rsc.z(27)} {vin:rsc.z(26)} {vin:rsc.z(25)} {vin:rsc.z(24)} {vin:rsc.z(23)} {vin:rsc.z(22)} {vin:rsc.z(21)} {vin:rsc.z(20)} {vin:rsc.z(19)} {vin:rsc.z(18)} {vin:rsc.z(17)} {vin:rsc.z(16)} {vin:rsc.z(15)} {vin:rsc.z(14)} {vin:rsc.z(13)} {vin:rsc.z(12)} {vin:rsc.z(11)} {vin:rsc.z(10)} {vin:rsc.z(9)} {vin:rsc.z(8)} {vin:rsc.z(7)} {vin:rsc.z(6)} {vin:rsc.z(5)} {vin:rsc.z(4)} {vin:rsc.z(3)} {vin:rsc.z(2)} {vin:rsc.z(1)} {vin:rsc.z(0)} -attr xrf 2484 -attr oid 531 -attr vt d -attr @path {/mean_vga/vin:rsc.z}
load portBus {vout:rsc.z(29:0)} output 30 {vout:rsc.z(29)} {vout:rsc.z(28)} {vout:rsc.z(27)} {vout:rsc.z(26)} {vout:rsc.z(25)} {vout:rsc.z(24)} {vout:rsc.z(23)} {vout:rsc.z(22)} {vout:rsc.z(21)} {vout:rsc.z(20)} {vout:rsc.z(19)} {vout:rsc.z(18)} {vout:rsc.z(17)} {vout:rsc.z(16)} {vout:rsc.z(15)} {vout:rsc.z(14)} {vout:rsc.z(13)} {vout:rsc.z(12)} {vout:rsc.z(11)} {vout:rsc.z(10)} {vout:rsc.z(9)} {vout:rsc.z(8)} {vout:rsc.z(7)} {vout:rsc.z(6)} {vout:rsc.z(5)} {vout:rsc.z(4)} {vout:rsc.z(3)} {vout:rsc.z(2)} {vout:rsc.z(1)} {vout:rsc.z(0)} -attr xrf 2485 -attr oid 532 -attr vt d -attr @path {/mean_vga/vout:rsc.z}
load port {clk} input -attr xrf 2486 -attr oid 533 -attr vt d -attr @path {/mean_vga/clk}
load port {en} input -attr xrf 2487 -attr oid 534 -attr vt d -attr @path {/mean_vga/en}
load port {arst_n} input -attr xrf 2488 -attr oid 535 -attr vt d -attr @path {/mean_vga/arst_n}
load symbol "mgc_ioport.mgc_in_wire(1,150)" "INTERFACE" GEN boxcolor 0 \
     portBus {d(149:0)} output 150 {d(149)} {d(148)} {d(147)} {d(146)} {d(145)} {d(144)} {d(143)} {d(142)} {d(141)} {d(140)} {d(139)} {d(138)} {d(137)} {d(136)} {d(135)} {d(134)} {d(133)} {d(132)} {d(131)} {d(130)} {d(129)} {d(128)} {d(127)} {d(126)} {d(125)} {d(124)} {d(123)} {d(122)} {d(121)} {d(120)} {d(119)} {d(118)} {d(117)} {d(116)} {d(115)} {d(114)} {d(113)} {d(112)} {d(111)} {d(110)} {d(109)} {d(108)} {d(107)} {d(106)} {d(105)} {d(104)} {d(103)} {d(102)} {d(101)} {d(100)} {d(99)} {d(98)} {d(97)} {d(96)} {d(95)} {d(94)} {d(93)} {d(92)} {d(91)} {d(90)} {d(89)} {d(88)} {d(87)} {d(86)} {d(85)} {d(84)} {d(83)} {d(82)} {d(81)} {d(80)} {d(79)} {d(78)} {d(77)} {d(76)} {d(75)} {d(74)} {d(73)} {d(72)} {d(71)} {d(70)} {d(69)} {d(68)} {d(67)} {d(66)} {d(65)} {d(64)} {d(63)} {d(62)} {d(61)} {d(60)} {d(59)} {d(58)} {d(57)} {d(56)} {d(55)} {d(54)} {d(53)} {d(52)} {d(51)} {d(50)} {d(49)} {d(48)} {d(47)} {d(46)} {d(45)} {d(44)} {d(43)} {d(42)} {d(41)} {d(40)} {d(39)} {d(38)} {d(37)} {d(36)} {d(35)} {d(34)} {d(33)} {d(32)} {d(31)} {d(30)} {d(29)} {d(28)} {d(27)} {d(26)} {d(25)} {d(24)} {d(23)} {d(22)} {d(21)} {d(20)} {d(19)} {d(18)} {d(17)} {d(16)} {d(15)} {d(14)} {d(13)} {d(12)} {d(11)} {d(10)} {d(9)} {d(8)} {d(7)} {d(6)} {d(5)} {d(4)} {d(3)} {d(2)} {d(1)} {d(0)} \
     portBus {z(149:0)} input 150 {z(149)} {z(148)} {z(147)} {z(146)} {z(145)} {z(144)} {z(143)} {z(142)} {z(141)} {z(140)} {z(139)} {z(138)} {z(137)} {z(136)} {z(135)} {z(134)} {z(133)} {z(132)} {z(131)} {z(130)} {z(129)} {z(128)} {z(127)} {z(126)} {z(125)} {z(124)} {z(123)} {z(122)} {z(121)} {z(120)} {z(119)} {z(118)} {z(117)} {z(116)} {z(115)} {z(114)} {z(113)} {z(112)} {z(111)} {z(110)} {z(109)} {z(108)} {z(107)} {z(106)} {z(105)} {z(104)} {z(103)} {z(102)} {z(101)} {z(100)} {z(99)} {z(98)} {z(97)} {z(96)} {z(95)} {z(94)} {z(93)} {z(92)} {z(91)} {z(90)} {z(89)} {z(88)} {z(87)} {z(86)} {z(85)} {z(84)} {z(83)} {z(82)} {z(81)} {z(80)} {z(79)} {z(78)} {z(77)} {z(76)} {z(75)} {z(74)} {z(73)} {z(72)} {z(71)} {z(70)} {z(69)} {z(68)} {z(67)} {z(66)} {z(65)} {z(64)} {z(63)} {z(62)} {z(61)} {z(60)} {z(59)} {z(58)} {z(57)} {z(56)} {z(55)} {z(54)} {z(53)} {z(52)} {z(51)} {z(50)} {z(49)} {z(48)} {z(47)} {z(46)} {z(45)} {z(44)} {z(43)} {z(42)} {z(41)} {z(40)} {z(39)} {z(38)} {z(37)} {z(36)} {z(35)} {z(34)} {z(33)} {z(32)} {z(31)} {z(30)} {z(29)} {z(28)} {z(27)} {z(26)} {z(25)} {z(24)} {z(23)} {z(22)} {z(21)} {z(20)} {z(19)} {z(18)} {z(17)} {z(16)} {z(15)} {z(14)} {z(13)} {z(12)} {z(11)} {z(10)} {z(9)} {z(8)} {z(7)} {z(6)} {z(5)} {z(4)} {z(3)} {z(2)} {z(1)} {z(0)} \

load symbol "mgc_ioport.mgc_out_stdreg(2,30)" "INTERFACE" GEN boxcolor 0 \
     portBus {d(29:0)} input 30 {d(29)} {d(28)} {d(27)} {d(26)} {d(25)} {d(24)} {d(23)} {d(22)} {d(21)} {d(20)} {d(19)} {d(18)} {d(17)} {d(16)} {d(15)} {d(14)} {d(13)} {d(12)} {d(11)} {d(10)} {d(9)} {d(8)} {d(7)} {d(6)} {d(5)} {d(4)} {d(3)} {d(2)} {d(1)} {d(0)} \
     portBus {z(29:0)} output 30 {z(29)} {z(28)} {z(27)} {z(26)} {z(25)} {z(24)} {z(23)} {z(22)} {z(21)} {z(20)} {z(19)} {z(18)} {z(17)} {z(16)} {z(15)} {z(14)} {z(13)} {z(12)} {z(11)} {z(10)} {z(9)} {z(8)} {z(7)} {z(6)} {z(5)} {z(4)} {z(3)} {z(2)} {z(1)} {z(0)} \

load symbol "mean_vga:core" "orig" GEN \
     port {clk#1} input \
     port {en#1} input \
     port {arst_n#1} input \
     portBus {vin:rsc:mgc_in_wire.d(149:0)} input 150 {vin:rsc:mgc_in_wire.d(149)} {vin:rsc:mgc_in_wire.d(148)} {vin:rsc:mgc_in_wire.d(147)} {vin:rsc:mgc_in_wire.d(146)} {vin:rsc:mgc_in_wire.d(145)} {vin:rsc:mgc_in_wire.d(144)} {vin:rsc:mgc_in_wire.d(143)} {vin:rsc:mgc_in_wire.d(142)} {vin:rsc:mgc_in_wire.d(141)} {vin:rsc:mgc_in_wire.d(140)} {vin:rsc:mgc_in_wire.d(139)} {vin:rsc:mgc_in_wire.d(138)} {vin:rsc:mgc_in_wire.d(137)} {vin:rsc:mgc_in_wire.d(136)} {vin:rsc:mgc_in_wire.d(135)} {vin:rsc:mgc_in_wire.d(134)} {vin:rsc:mgc_in_wire.d(133)} {vin:rsc:mgc_in_wire.d(132)} {vin:rsc:mgc_in_wire.d(131)} {vin:rsc:mgc_in_wire.d(130)} {vin:rsc:mgc_in_wire.d(129)} {vin:rsc:mgc_in_wire.d(128)} {vin:rsc:mgc_in_wire.d(127)} {vin:rsc:mgc_in_wire.d(126)} {vin:rsc:mgc_in_wire.d(125)} {vin:rsc:mgc_in_wire.d(124)} {vin:rsc:mgc_in_wire.d(123)} {vin:rsc:mgc_in_wire.d(122)} {vin:rsc:mgc_in_wire.d(121)} {vin:rsc:mgc_in_wire.d(120)} {vin:rsc:mgc_in_wire.d(119)} {vin:rsc:mgc_in_wire.d(118)} {vin:rsc:mgc_in_wire.d(117)} {vin:rsc:mgc_in_wire.d(116)} {vin:rsc:mgc_in_wire.d(115)} {vin:rsc:mgc_in_wire.d(114)} {vin:rsc:mgc_in_wire.d(113)} {vin:rsc:mgc_in_wire.d(112)} {vin:rsc:mgc_in_wire.d(111)} {vin:rsc:mgc_in_wire.d(110)} {vin:rsc:mgc_in_wire.d(109)} {vin:rsc:mgc_in_wire.d(108)} {vin:rsc:mgc_in_wire.d(107)} {vin:rsc:mgc_in_wire.d(106)} {vin:rsc:mgc_in_wire.d(105)} {vin:rsc:mgc_in_wire.d(104)} {vin:rsc:mgc_in_wire.d(103)} {vin:rsc:mgc_in_wire.d(102)} {vin:rsc:mgc_in_wire.d(101)} {vin:rsc:mgc_in_wire.d(100)} {vin:rsc:mgc_in_wire.d(99)} {vin:rsc:mgc_in_wire.d(98)} {vin:rsc:mgc_in_wire.d(97)} {vin:rsc:mgc_in_wire.d(96)} {vin:rsc:mgc_in_wire.d(95)} {vin:rsc:mgc_in_wire.d(94)} {vin:rsc:mgc_in_wire.d(93)} {vin:rsc:mgc_in_wire.d(92)} {vin:rsc:mgc_in_wire.d(91)} {vin:rsc:mgc_in_wire.d(90)} {vin:rsc:mgc_in_wire.d(89)} {vin:rsc:mgc_in_wire.d(88)} {vin:rsc:mgc_in_wire.d(87)} {vin:rsc:mgc_in_wire.d(86)} {vin:rsc:mgc_in_wire.d(85)} {vin:rsc:mgc_in_wire.d(84)} {vin:rsc:mgc_in_wire.d(83)} {vin:rsc:mgc_in_wire.d(82)} {vin:rsc:mgc_in_wire.d(81)} {vin:rsc:mgc_in_wire.d(80)} {vin:rsc:mgc_in_wire.d(79)} {vin:rsc:mgc_in_wire.d(78)} {vin:rsc:mgc_in_wire.d(77)} {vin:rsc:mgc_in_wire.d(76)} {vin:rsc:mgc_in_wire.d(75)} {vin:rsc:mgc_in_wire.d(74)} {vin:rsc:mgc_in_wire.d(73)} {vin:rsc:mgc_in_wire.d(72)} {vin:rsc:mgc_in_wire.d(71)} {vin:rsc:mgc_in_wire.d(70)} {vin:rsc:mgc_in_wire.d(69)} {vin:rsc:mgc_in_wire.d(68)} {vin:rsc:mgc_in_wire.d(67)} {vin:rsc:mgc_in_wire.d(66)} {vin:rsc:mgc_in_wire.d(65)} {vin:rsc:mgc_in_wire.d(64)} {vin:rsc:mgc_in_wire.d(63)} {vin:rsc:mgc_in_wire.d(62)} {vin:rsc:mgc_in_wire.d(61)} {vin:rsc:mgc_in_wire.d(60)} {vin:rsc:mgc_in_wire.d(59)} {vin:rsc:mgc_in_wire.d(58)} {vin:rsc:mgc_in_wire.d(57)} {vin:rsc:mgc_in_wire.d(56)} {vin:rsc:mgc_in_wire.d(55)} {vin:rsc:mgc_in_wire.d(54)} {vin:rsc:mgc_in_wire.d(53)} {vin:rsc:mgc_in_wire.d(52)} {vin:rsc:mgc_in_wire.d(51)} {vin:rsc:mgc_in_wire.d(50)} {vin:rsc:mgc_in_wire.d(49)} {vin:rsc:mgc_in_wire.d(48)} {vin:rsc:mgc_in_wire.d(47)} {vin:rsc:mgc_in_wire.d(46)} {vin:rsc:mgc_in_wire.d(45)} {vin:rsc:mgc_in_wire.d(44)} {vin:rsc:mgc_in_wire.d(43)} {vin:rsc:mgc_in_wire.d(42)} {vin:rsc:mgc_in_wire.d(41)} {vin:rsc:mgc_in_wire.d(40)} {vin:rsc:mgc_in_wire.d(39)} {vin:rsc:mgc_in_wire.d(38)} {vin:rsc:mgc_in_wire.d(37)} {vin:rsc:mgc_in_wire.d(36)} {vin:rsc:mgc_in_wire.d(35)} {vin:rsc:mgc_in_wire.d(34)} {vin:rsc:mgc_in_wire.d(33)} {vin:rsc:mgc_in_wire.d(32)} {vin:rsc:mgc_in_wire.d(31)} {vin:rsc:mgc_in_wire.d(30)} {vin:rsc:mgc_in_wire.d(29)} {vin:rsc:mgc_in_wire.d(28)} {vin:rsc:mgc_in_wire.d(27)} {vin:rsc:mgc_in_wire.d(26)} {vin:rsc:mgc_in_wire.d(25)} {vin:rsc:mgc_in_wire.d(24)} {vin:rsc:mgc_in_wire.d(23)} {vin:rsc:mgc_in_wire.d(22)} {vin:rsc:mgc_in_wire.d(21)} {vin:rsc:mgc_in_wire.d(20)} {vin:rsc:mgc_in_wire.d(19)} {vin:rsc:mgc_in_wire.d(18)} {vin:rsc:mgc_in_wire.d(17)} {vin:rsc:mgc_in_wire.d(16)} {vin:rsc:mgc_in_wire.d(15)} {vin:rsc:mgc_in_wire.d(14)} {vin:rsc:mgc_in_wire.d(13)} {vin:rsc:mgc_in_wire.d(12)} {vin:rsc:mgc_in_wire.d(11)} {vin:rsc:mgc_in_wire.d(10)} {vin:rsc:mgc_in_wire.d(9)} {vin:rsc:mgc_in_wire.d(8)} {vin:rsc:mgc_in_wire.d(7)} {vin:rsc:mgc_in_wire.d(6)} {vin:rsc:mgc_in_wire.d(5)} {vin:rsc:mgc_in_wire.d(4)} {vin:rsc:mgc_in_wire.d(3)} {vin:rsc:mgc_in_wire.d(2)} {vin:rsc:mgc_in_wire.d(1)} {vin:rsc:mgc_in_wire.d(0)} \
     portBus {vout:rsc:mgc_out_stdreg.d(29:0)} output 30 {vout:rsc:mgc_out_stdreg.d(29)} {vout:rsc:mgc_out_stdreg.d(28)} {vout:rsc:mgc_out_stdreg.d(27)} {vout:rsc:mgc_out_stdreg.d(26)} {vout:rsc:mgc_out_stdreg.d(25)} {vout:rsc:mgc_out_stdreg.d(24)} {vout:rsc:mgc_out_stdreg.d(23)} {vout:rsc:mgc_out_stdreg.d(22)} {vout:rsc:mgc_out_stdreg.d(21)} {vout:rsc:mgc_out_stdreg.d(20)} {vout:rsc:mgc_out_stdreg.d(19)} {vout:rsc:mgc_out_stdreg.d(18)} {vout:rsc:mgc_out_stdreg.d(17)} {vout:rsc:mgc_out_stdreg.d(16)} {vout:rsc:mgc_out_stdreg.d(15)} {vout:rsc:mgc_out_stdreg.d(14)} {vout:rsc:mgc_out_stdreg.d(13)} {vout:rsc:mgc_out_stdreg.d(12)} {vout:rsc:mgc_out_stdreg.d(11)} {vout:rsc:mgc_out_stdreg.d(10)} {vout:rsc:mgc_out_stdreg.d(9)} {vout:rsc:mgc_out_stdreg.d(8)} {vout:rsc:mgc_out_stdreg.d(7)} {vout:rsc:mgc_out_stdreg.d(6)} {vout:rsc:mgc_out_stdreg.d(5)} {vout:rsc:mgc_out_stdreg.d(4)} {vout:rsc:mgc_out_stdreg.d(3)} {vout:rsc:mgc_out_stdreg.d(2)} {vout:rsc:mgc_out_stdreg.d(1)} {vout:rsc:mgc_out_stdreg.d(0)} \

load net {vin:rsc:mgc_in_wire.d#1(0)} -attr vt d
load net {vin:rsc:mgc_in_wire.d#1(1)} -attr vt d
load net {vin:rsc:mgc_in_wire.d#1(2)} -attr vt d
load net {vin:rsc:mgc_in_wire.d#1(3)} -attr vt d
load net {vin:rsc:mgc_in_wire.d#1(4)} -attr vt d
load net {vin:rsc:mgc_in_wire.d#1(5)} -attr vt d
load net {vin:rsc:mgc_in_wire.d#1(6)} -attr vt d
load net {vin:rsc:mgc_in_wire.d#1(7)} -attr vt d
load net {vin:rsc:mgc_in_wire.d#1(8)} -attr vt d
load net {vin:rsc:mgc_in_wire.d#1(9)} -attr vt d
load net {vin:rsc:mgc_in_wire.d#1(10)} -attr vt d
load net {vin:rsc:mgc_in_wire.d#1(11)} -attr vt d
load net {vin:rsc:mgc_in_wire.d#1(12)} -attr vt d
load net {vin:rsc:mgc_in_wire.d#1(13)} -attr vt d
load net {vin:rsc:mgc_in_wire.d#1(14)} -attr vt d
load net {vin:rsc:mgc_in_wire.d#1(15)} -attr vt d
load net {vin:rsc:mgc_in_wire.d#1(16)} -attr vt d
load net {vin:rsc:mgc_in_wire.d#1(17)} -attr vt d
load net {vin:rsc:mgc_in_wire.d#1(18)} -attr vt d
load net {vin:rsc:mgc_in_wire.d#1(19)} -attr vt d
load net {vin:rsc:mgc_in_wire.d#1(20)} -attr vt d
load net {vin:rsc:mgc_in_wire.d#1(21)} -attr vt d
load net {vin:rsc:mgc_in_wire.d#1(22)} -attr vt d
load net {vin:rsc:mgc_in_wire.d#1(23)} -attr vt d
load net {vin:rsc:mgc_in_wire.d#1(24)} -attr vt d
load net {vin:rsc:mgc_in_wire.d#1(25)} -attr vt d
load net {vin:rsc:mgc_in_wire.d#1(26)} -attr vt d
load net {vin:rsc:mgc_in_wire.d#1(27)} -attr vt d
load net {vin:rsc:mgc_in_wire.d#1(28)} -attr vt d
load net {vin:rsc:mgc_in_wire.d#1(29)} -attr vt d
load net {vin:rsc:mgc_in_wire.d#1(30)} -attr vt d
load net {vin:rsc:mgc_in_wire.d#1(31)} -attr vt d
load net {vin:rsc:mgc_in_wire.d#1(32)} -attr vt d
load net {vin:rsc:mgc_in_wire.d#1(33)} -attr vt d
load net {vin:rsc:mgc_in_wire.d#1(34)} -attr vt d
load net {vin:rsc:mgc_in_wire.d#1(35)} -attr vt d
load net {vin:rsc:mgc_in_wire.d#1(36)} -attr vt d
load net {vin:rsc:mgc_in_wire.d#1(37)} -attr vt d
load net {vin:rsc:mgc_in_wire.d#1(38)} -attr vt d
load net {vin:rsc:mgc_in_wire.d#1(39)} -attr vt d
load net {vin:rsc:mgc_in_wire.d#1(40)} -attr vt d
load net {vin:rsc:mgc_in_wire.d#1(41)} -attr vt d
load net {vin:rsc:mgc_in_wire.d#1(42)} -attr vt d
load net {vin:rsc:mgc_in_wire.d#1(43)} -attr vt d
load net {vin:rsc:mgc_in_wire.d#1(44)} -attr vt d
load net {vin:rsc:mgc_in_wire.d#1(45)} -attr vt d
load net {vin:rsc:mgc_in_wire.d#1(46)} -attr vt d
load net {vin:rsc:mgc_in_wire.d#1(47)} -attr vt d
load net {vin:rsc:mgc_in_wire.d#1(48)} -attr vt d
load net {vin:rsc:mgc_in_wire.d#1(49)} -attr vt d
load net {vin:rsc:mgc_in_wire.d#1(50)} -attr vt d
load net {vin:rsc:mgc_in_wire.d#1(51)} -attr vt d
load net {vin:rsc:mgc_in_wire.d#1(52)} -attr vt d
load net {vin:rsc:mgc_in_wire.d#1(53)} -attr vt d
load net {vin:rsc:mgc_in_wire.d#1(54)} -attr vt d
load net {vin:rsc:mgc_in_wire.d#1(55)} -attr vt d
load net {vin:rsc:mgc_in_wire.d#1(56)} -attr vt d
load net {vin:rsc:mgc_in_wire.d#1(57)} -attr vt d
load net {vin:rsc:mgc_in_wire.d#1(58)} -attr vt d
load net {vin:rsc:mgc_in_wire.d#1(59)} -attr vt d
load net {vin:rsc:mgc_in_wire.d#1(60)} -attr vt d
load net {vin:rsc:mgc_in_wire.d#1(61)} -attr vt d
load net {vin:rsc:mgc_in_wire.d#1(62)} -attr vt d
load net {vin:rsc:mgc_in_wire.d#1(63)} -attr vt d
load net {vin:rsc:mgc_in_wire.d#1(64)} -attr vt d
load net {vin:rsc:mgc_in_wire.d#1(65)} -attr vt d
load net {vin:rsc:mgc_in_wire.d#1(66)} -attr vt d
load net {vin:rsc:mgc_in_wire.d#1(67)} -attr vt d
load net {vin:rsc:mgc_in_wire.d#1(68)} -attr vt d
load net {vin:rsc:mgc_in_wire.d#1(69)} -attr vt d
load net {vin:rsc:mgc_in_wire.d#1(70)} -attr vt d
load net {vin:rsc:mgc_in_wire.d#1(71)} -attr vt d
load net {vin:rsc:mgc_in_wire.d#1(72)} -attr vt d
load net {vin:rsc:mgc_in_wire.d#1(73)} -attr vt d
load net {vin:rsc:mgc_in_wire.d#1(74)} -attr vt d
load net {vin:rsc:mgc_in_wire.d#1(75)} -attr vt d
load net {vin:rsc:mgc_in_wire.d#1(76)} -attr vt d
load net {vin:rsc:mgc_in_wire.d#1(77)} -attr vt d
load net {vin:rsc:mgc_in_wire.d#1(78)} -attr vt d
load net {vin:rsc:mgc_in_wire.d#1(79)} -attr vt d
load net {vin:rsc:mgc_in_wire.d#1(80)} -attr vt d
load net {vin:rsc:mgc_in_wire.d#1(81)} -attr vt d
load net {vin:rsc:mgc_in_wire.d#1(82)} -attr vt d
load net {vin:rsc:mgc_in_wire.d#1(83)} -attr vt d
load net {vin:rsc:mgc_in_wire.d#1(84)} -attr vt d
load net {vin:rsc:mgc_in_wire.d#1(85)} -attr vt d
load net {vin:rsc:mgc_in_wire.d#1(86)} -attr vt d
load net {vin:rsc:mgc_in_wire.d#1(87)} -attr vt d
load net {vin:rsc:mgc_in_wire.d#1(88)} -attr vt d
load net {vin:rsc:mgc_in_wire.d#1(89)} -attr vt d
load net {vin:rsc:mgc_in_wire.d#1(90)} -attr vt d
load net {vin:rsc:mgc_in_wire.d#1(91)} -attr vt d
load net {vin:rsc:mgc_in_wire.d#1(92)} -attr vt d
load net {vin:rsc:mgc_in_wire.d#1(93)} -attr vt d
load net {vin:rsc:mgc_in_wire.d#1(94)} -attr vt d
load net {vin:rsc:mgc_in_wire.d#1(95)} -attr vt d
load net {vin:rsc:mgc_in_wire.d#1(96)} -attr vt d
load net {vin:rsc:mgc_in_wire.d#1(97)} -attr vt d
load net {vin:rsc:mgc_in_wire.d#1(98)} -attr vt d
load net {vin:rsc:mgc_in_wire.d#1(99)} -attr vt d
load net {vin:rsc:mgc_in_wire.d#1(100)} -attr vt d
load net {vin:rsc:mgc_in_wire.d#1(101)} -attr vt d
load net {vin:rsc:mgc_in_wire.d#1(102)} -attr vt d
load net {vin:rsc:mgc_in_wire.d#1(103)} -attr vt d
load net {vin:rsc:mgc_in_wire.d#1(104)} -attr vt d
load net {vin:rsc:mgc_in_wire.d#1(105)} -attr vt d
load net {vin:rsc:mgc_in_wire.d#1(106)} -attr vt d
load net {vin:rsc:mgc_in_wire.d#1(107)} -attr vt d
load net {vin:rsc:mgc_in_wire.d#1(108)} -attr vt d
load net {vin:rsc:mgc_in_wire.d#1(109)} -attr vt d
load net {vin:rsc:mgc_in_wire.d#1(110)} -attr vt d
load net {vin:rsc:mgc_in_wire.d#1(111)} -attr vt d
load net {vin:rsc:mgc_in_wire.d#1(112)} -attr vt d
load net {vin:rsc:mgc_in_wire.d#1(113)} -attr vt d
load net {vin:rsc:mgc_in_wire.d#1(114)} -attr vt d
load net {vin:rsc:mgc_in_wire.d#1(115)} -attr vt d
load net {vin:rsc:mgc_in_wire.d#1(116)} -attr vt d
load net {vin:rsc:mgc_in_wire.d#1(117)} -attr vt d
load net {vin:rsc:mgc_in_wire.d#1(118)} -attr vt d
load net {vin:rsc:mgc_in_wire.d#1(119)} -attr vt d
load net {vin:rsc:mgc_in_wire.d#1(120)} -attr vt d
load net {vin:rsc:mgc_in_wire.d#1(121)} -attr vt d
load net {vin:rsc:mgc_in_wire.d#1(122)} -attr vt d
load net {vin:rsc:mgc_in_wire.d#1(123)} -attr vt d
load net {vin:rsc:mgc_in_wire.d#1(124)} -attr vt d
load net {vin:rsc:mgc_in_wire.d#1(125)} -attr vt d
load net {vin:rsc:mgc_in_wire.d#1(126)} -attr vt d
load net {vin:rsc:mgc_in_wire.d#1(127)} -attr vt d
load net {vin:rsc:mgc_in_wire.d#1(128)} -attr vt d
load net {vin:rsc:mgc_in_wire.d#1(129)} -attr vt d
load net {vin:rsc:mgc_in_wire.d#1(130)} -attr vt d
load net {vin:rsc:mgc_in_wire.d#1(131)} -attr vt d
load net {vin:rsc:mgc_in_wire.d#1(132)} -attr vt d
load net {vin:rsc:mgc_in_wire.d#1(133)} -attr vt d
load net {vin:rsc:mgc_in_wire.d#1(134)} -attr vt d
load net {vin:rsc:mgc_in_wire.d#1(135)} -attr vt d
load net {vin:rsc:mgc_in_wire.d#1(136)} -attr vt d
load net {vin:rsc:mgc_in_wire.d#1(137)} -attr vt d
load net {vin:rsc:mgc_in_wire.d#1(138)} -attr vt d
load net {vin:rsc:mgc_in_wire.d#1(139)} -attr vt d
load net {vin:rsc:mgc_in_wire.d#1(140)} -attr vt d
load net {vin:rsc:mgc_in_wire.d#1(141)} -attr vt d
load net {vin:rsc:mgc_in_wire.d#1(142)} -attr vt d
load net {vin:rsc:mgc_in_wire.d#1(143)} -attr vt d
load net {vin:rsc:mgc_in_wire.d#1(144)} -attr vt d
load net {vin:rsc:mgc_in_wire.d#1(145)} -attr vt d
load net {vin:rsc:mgc_in_wire.d#1(146)} -attr vt d
load net {vin:rsc:mgc_in_wire.d#1(147)} -attr vt d
load net {vin:rsc:mgc_in_wire.d#1(148)} -attr vt d
load net {vin:rsc:mgc_in_wire.d#1(149)} -attr vt d
load netBundle {vin:rsc:mgc_in_wire.d#1} 150 {vin:rsc:mgc_in_wire.d#1(0)} {vin:rsc:mgc_in_wire.d#1(1)} {vin:rsc:mgc_in_wire.d#1(2)} {vin:rsc:mgc_in_wire.d#1(3)} {vin:rsc:mgc_in_wire.d#1(4)} {vin:rsc:mgc_in_wire.d#1(5)} {vin:rsc:mgc_in_wire.d#1(6)} {vin:rsc:mgc_in_wire.d#1(7)} {vin:rsc:mgc_in_wire.d#1(8)} {vin:rsc:mgc_in_wire.d#1(9)} {vin:rsc:mgc_in_wire.d#1(10)} {vin:rsc:mgc_in_wire.d#1(11)} {vin:rsc:mgc_in_wire.d#1(12)} {vin:rsc:mgc_in_wire.d#1(13)} {vin:rsc:mgc_in_wire.d#1(14)} {vin:rsc:mgc_in_wire.d#1(15)} {vin:rsc:mgc_in_wire.d#1(16)} {vin:rsc:mgc_in_wire.d#1(17)} {vin:rsc:mgc_in_wire.d#1(18)} {vin:rsc:mgc_in_wire.d#1(19)} {vin:rsc:mgc_in_wire.d#1(20)} {vin:rsc:mgc_in_wire.d#1(21)} {vin:rsc:mgc_in_wire.d#1(22)} {vin:rsc:mgc_in_wire.d#1(23)} {vin:rsc:mgc_in_wire.d#1(24)} {vin:rsc:mgc_in_wire.d#1(25)} {vin:rsc:mgc_in_wire.d#1(26)} {vin:rsc:mgc_in_wire.d#1(27)} {vin:rsc:mgc_in_wire.d#1(28)} {vin:rsc:mgc_in_wire.d#1(29)} {vin:rsc:mgc_in_wire.d#1(30)} {vin:rsc:mgc_in_wire.d#1(31)} {vin:rsc:mgc_in_wire.d#1(32)} {vin:rsc:mgc_in_wire.d#1(33)} {vin:rsc:mgc_in_wire.d#1(34)} {vin:rsc:mgc_in_wire.d#1(35)} {vin:rsc:mgc_in_wire.d#1(36)} {vin:rsc:mgc_in_wire.d#1(37)} {vin:rsc:mgc_in_wire.d#1(38)} {vin:rsc:mgc_in_wire.d#1(39)} {vin:rsc:mgc_in_wire.d#1(40)} {vin:rsc:mgc_in_wire.d#1(41)} {vin:rsc:mgc_in_wire.d#1(42)} {vin:rsc:mgc_in_wire.d#1(43)} {vin:rsc:mgc_in_wire.d#1(44)} {vin:rsc:mgc_in_wire.d#1(45)} {vin:rsc:mgc_in_wire.d#1(46)} {vin:rsc:mgc_in_wire.d#1(47)} {vin:rsc:mgc_in_wire.d#1(48)} {vin:rsc:mgc_in_wire.d#1(49)} {vin:rsc:mgc_in_wire.d#1(50)} {vin:rsc:mgc_in_wire.d#1(51)} {vin:rsc:mgc_in_wire.d#1(52)} {vin:rsc:mgc_in_wire.d#1(53)} {vin:rsc:mgc_in_wire.d#1(54)} {vin:rsc:mgc_in_wire.d#1(55)} {vin:rsc:mgc_in_wire.d#1(56)} {vin:rsc:mgc_in_wire.d#1(57)} {vin:rsc:mgc_in_wire.d#1(58)} {vin:rsc:mgc_in_wire.d#1(59)} {vin:rsc:mgc_in_wire.d#1(60)} {vin:rsc:mgc_in_wire.d#1(61)} {vin:rsc:mgc_in_wire.d#1(62)} {vin:rsc:mgc_in_wire.d#1(63)} {vin:rsc:mgc_in_wire.d#1(64)} {vin:rsc:mgc_in_wire.d#1(65)} {vin:rsc:mgc_in_wire.d#1(66)} {vin:rsc:mgc_in_wire.d#1(67)} {vin:rsc:mgc_in_wire.d#1(68)} {vin:rsc:mgc_in_wire.d#1(69)} {vin:rsc:mgc_in_wire.d#1(70)} {vin:rsc:mgc_in_wire.d#1(71)} {vin:rsc:mgc_in_wire.d#1(72)} {vin:rsc:mgc_in_wire.d#1(73)} {vin:rsc:mgc_in_wire.d#1(74)} {vin:rsc:mgc_in_wire.d#1(75)} {vin:rsc:mgc_in_wire.d#1(76)} {vin:rsc:mgc_in_wire.d#1(77)} {vin:rsc:mgc_in_wire.d#1(78)} {vin:rsc:mgc_in_wire.d#1(79)} {vin:rsc:mgc_in_wire.d#1(80)} {vin:rsc:mgc_in_wire.d#1(81)} {vin:rsc:mgc_in_wire.d#1(82)} {vin:rsc:mgc_in_wire.d#1(83)} {vin:rsc:mgc_in_wire.d#1(84)} {vin:rsc:mgc_in_wire.d#1(85)} {vin:rsc:mgc_in_wire.d#1(86)} {vin:rsc:mgc_in_wire.d#1(87)} {vin:rsc:mgc_in_wire.d#1(88)} {vin:rsc:mgc_in_wire.d#1(89)} {vin:rsc:mgc_in_wire.d#1(90)} {vin:rsc:mgc_in_wire.d#1(91)} {vin:rsc:mgc_in_wire.d#1(92)} {vin:rsc:mgc_in_wire.d#1(93)} {vin:rsc:mgc_in_wire.d#1(94)} {vin:rsc:mgc_in_wire.d#1(95)} {vin:rsc:mgc_in_wire.d#1(96)} {vin:rsc:mgc_in_wire.d#1(97)} {vin:rsc:mgc_in_wire.d#1(98)} {vin:rsc:mgc_in_wire.d#1(99)} {vin:rsc:mgc_in_wire.d#1(100)} {vin:rsc:mgc_in_wire.d#1(101)} {vin:rsc:mgc_in_wire.d#1(102)} {vin:rsc:mgc_in_wire.d#1(103)} {vin:rsc:mgc_in_wire.d#1(104)} {vin:rsc:mgc_in_wire.d#1(105)} {vin:rsc:mgc_in_wire.d#1(106)} {vin:rsc:mgc_in_wire.d#1(107)} {vin:rsc:mgc_in_wire.d#1(108)} {vin:rsc:mgc_in_wire.d#1(109)} {vin:rsc:mgc_in_wire.d#1(110)} {vin:rsc:mgc_in_wire.d#1(111)} {vin:rsc:mgc_in_wire.d#1(112)} {vin:rsc:mgc_in_wire.d#1(113)} {vin:rsc:mgc_in_wire.d#1(114)} {vin:rsc:mgc_in_wire.d#1(115)} {vin:rsc:mgc_in_wire.d#1(116)} {vin:rsc:mgc_in_wire.d#1(117)} {vin:rsc:mgc_in_wire.d#1(118)} {vin:rsc:mgc_in_wire.d#1(119)} {vin:rsc:mgc_in_wire.d#1(120)} {vin:rsc:mgc_in_wire.d#1(121)} {vin:rsc:mgc_in_wire.d#1(122)} {vin:rsc:mgc_in_wire.d#1(123)} {vin:rsc:mgc_in_wire.d#1(124)} {vin:rsc:mgc_in_wire.d#1(125)} {vin:rsc:mgc_in_wire.d#1(126)} {vin:rsc:mgc_in_wire.d#1(127)} {vin:rsc:mgc_in_wire.d#1(128)} {vin:rsc:mgc_in_wire.d#1(129)} {vin:rsc:mgc_in_wire.d#1(130)} {vin:rsc:mgc_in_wire.d#1(131)} {vin:rsc:mgc_in_wire.d#1(132)} {vin:rsc:mgc_in_wire.d#1(133)} {vin:rsc:mgc_in_wire.d#1(134)} {vin:rsc:mgc_in_wire.d#1(135)} {vin:rsc:mgc_in_wire.d#1(136)} {vin:rsc:mgc_in_wire.d#1(137)} {vin:rsc:mgc_in_wire.d#1(138)} {vin:rsc:mgc_in_wire.d#1(139)} {vin:rsc:mgc_in_wire.d#1(140)} {vin:rsc:mgc_in_wire.d#1(141)} {vin:rsc:mgc_in_wire.d#1(142)} {vin:rsc:mgc_in_wire.d#1(143)} {vin:rsc:mgc_in_wire.d#1(144)} {vin:rsc:mgc_in_wire.d#1(145)} {vin:rsc:mgc_in_wire.d#1(146)} {vin:rsc:mgc_in_wire.d#1(147)} {vin:rsc:mgc_in_wire.d#1(148)} {vin:rsc:mgc_in_wire.d#1(149)} -attr xrf 2489 -attr oid 536 -attr vt d -attr @path {/mean_vga/vin:rsc:mgc_in_wire.d}
load net {vout:rsc:mgc_out_stdreg.d#1(0)} -attr vt d
load net {vout:rsc:mgc_out_stdreg.d#1(1)} -attr vt d
load net {vout:rsc:mgc_out_stdreg.d#1(2)} -attr vt d
load net {vout:rsc:mgc_out_stdreg.d#1(3)} -attr vt d
load net {vout:rsc:mgc_out_stdreg.d#1(4)} -attr vt d
load net {vout:rsc:mgc_out_stdreg.d#1(5)} -attr vt d
load net {vout:rsc:mgc_out_stdreg.d#1(6)} -attr vt d
load net {vout:rsc:mgc_out_stdreg.d#1(7)} -attr vt d
load net {vout:rsc:mgc_out_stdreg.d#1(8)} -attr vt d
load net {vout:rsc:mgc_out_stdreg.d#1(9)} -attr vt d
load net {vout:rsc:mgc_out_stdreg.d#1(10)} -attr vt d
load net {vout:rsc:mgc_out_stdreg.d#1(11)} -attr vt d
load net {vout:rsc:mgc_out_stdreg.d#1(12)} -attr vt d
load net {vout:rsc:mgc_out_stdreg.d#1(13)} -attr vt d
load net {vout:rsc:mgc_out_stdreg.d#1(14)} -attr vt d
load net {vout:rsc:mgc_out_stdreg.d#1(15)} -attr vt d
load net {vout:rsc:mgc_out_stdreg.d#1(16)} -attr vt d
load net {vout:rsc:mgc_out_stdreg.d#1(17)} -attr vt d
load net {vout:rsc:mgc_out_stdreg.d#1(18)} -attr vt d
load net {vout:rsc:mgc_out_stdreg.d#1(19)} -attr vt d
load net {vout:rsc:mgc_out_stdreg.d#1(20)} -attr vt d
load net {vout:rsc:mgc_out_stdreg.d#1(21)} -attr vt d
load net {vout:rsc:mgc_out_stdreg.d#1(22)} -attr vt d
load net {vout:rsc:mgc_out_stdreg.d#1(23)} -attr vt d
load net {vout:rsc:mgc_out_stdreg.d#1(24)} -attr vt d
load net {vout:rsc:mgc_out_stdreg.d#1(25)} -attr vt d
load net {vout:rsc:mgc_out_stdreg.d#1(26)} -attr vt d
load net {vout:rsc:mgc_out_stdreg.d#1(27)} -attr vt d
load net {vout:rsc:mgc_out_stdreg.d#1(28)} -attr vt d
load net {vout:rsc:mgc_out_stdreg.d#1(29)} -attr vt d
load netBundle {vout:rsc:mgc_out_stdreg.d#1} 30 {vout:rsc:mgc_out_stdreg.d#1(0)} {vout:rsc:mgc_out_stdreg.d#1(1)} {vout:rsc:mgc_out_stdreg.d#1(2)} {vout:rsc:mgc_out_stdreg.d#1(3)} {vout:rsc:mgc_out_stdreg.d#1(4)} {vout:rsc:mgc_out_stdreg.d#1(5)} {vout:rsc:mgc_out_stdreg.d#1(6)} {vout:rsc:mgc_out_stdreg.d#1(7)} {vout:rsc:mgc_out_stdreg.d#1(8)} {vout:rsc:mgc_out_stdreg.d#1(9)} {vout:rsc:mgc_out_stdreg.d#1(10)} {vout:rsc:mgc_out_stdreg.d#1(11)} {vout:rsc:mgc_out_stdreg.d#1(12)} {vout:rsc:mgc_out_stdreg.d#1(13)} {vout:rsc:mgc_out_stdreg.d#1(14)} {vout:rsc:mgc_out_stdreg.d#1(15)} {vout:rsc:mgc_out_stdreg.d#1(16)} {vout:rsc:mgc_out_stdreg.d#1(17)} {vout:rsc:mgc_out_stdreg.d#1(18)} {vout:rsc:mgc_out_stdreg.d#1(19)} {vout:rsc:mgc_out_stdreg.d#1(20)} {vout:rsc:mgc_out_stdreg.d#1(21)} {vout:rsc:mgc_out_stdreg.d#1(22)} {vout:rsc:mgc_out_stdreg.d#1(23)} {vout:rsc:mgc_out_stdreg.d#1(24)} {vout:rsc:mgc_out_stdreg.d#1(25)} {vout:rsc:mgc_out_stdreg.d#1(26)} {vout:rsc:mgc_out_stdreg.d#1(27)} {vout:rsc:mgc_out_stdreg.d#1(28)} {vout:rsc:mgc_out_stdreg.d#1(29)} -attr xrf 2490 -attr oid 537 -attr vt d -attr @path {/mean_vga/vout:rsc:mgc_out_stdreg.d}
load net {vin:rsc.z(0)} -attr vt d
load net {vin:rsc.z(1)} -attr vt d
load net {vin:rsc.z(2)} -attr vt d
load net {vin:rsc.z(3)} -attr vt d
load net {vin:rsc.z(4)} -attr vt d
load net {vin:rsc.z(5)} -attr vt d
load net {vin:rsc.z(6)} -attr vt d
load net {vin:rsc.z(7)} -attr vt d
load net {vin:rsc.z(8)} -attr vt d
load net {vin:rsc.z(9)} -attr vt d
load net {vin:rsc.z(10)} -attr vt d
load net {vin:rsc.z(11)} -attr vt d
load net {vin:rsc.z(12)} -attr vt d
load net {vin:rsc.z(13)} -attr vt d
load net {vin:rsc.z(14)} -attr vt d
load net {vin:rsc.z(15)} -attr vt d
load net {vin:rsc.z(16)} -attr vt d
load net {vin:rsc.z(17)} -attr vt d
load net {vin:rsc.z(18)} -attr vt d
load net {vin:rsc.z(19)} -attr vt d
load net {vin:rsc.z(20)} -attr vt d
load net {vin:rsc.z(21)} -attr vt d
load net {vin:rsc.z(22)} -attr vt d
load net {vin:rsc.z(23)} -attr vt d
load net {vin:rsc.z(24)} -attr vt d
load net {vin:rsc.z(25)} -attr vt d
load net {vin:rsc.z(26)} -attr vt d
load net {vin:rsc.z(27)} -attr vt d
load net {vin:rsc.z(28)} -attr vt d
load net {vin:rsc.z(29)} -attr vt d
load net {vin:rsc.z(30)} -attr vt d
load net {vin:rsc.z(31)} -attr vt d
load net {vin:rsc.z(32)} -attr vt d
load net {vin:rsc.z(33)} -attr vt d
load net {vin:rsc.z(34)} -attr vt d
load net {vin:rsc.z(35)} -attr vt d
load net {vin:rsc.z(36)} -attr vt d
load net {vin:rsc.z(37)} -attr vt d
load net {vin:rsc.z(38)} -attr vt d
load net {vin:rsc.z(39)} -attr vt d
load net {vin:rsc.z(40)} -attr vt d
load net {vin:rsc.z(41)} -attr vt d
load net {vin:rsc.z(42)} -attr vt d
load net {vin:rsc.z(43)} -attr vt d
load net {vin:rsc.z(44)} -attr vt d
load net {vin:rsc.z(45)} -attr vt d
load net {vin:rsc.z(46)} -attr vt d
load net {vin:rsc.z(47)} -attr vt d
load net {vin:rsc.z(48)} -attr vt d
load net {vin:rsc.z(49)} -attr vt d
load net {vin:rsc.z(50)} -attr vt d
load net {vin:rsc.z(51)} -attr vt d
load net {vin:rsc.z(52)} -attr vt d
load net {vin:rsc.z(53)} -attr vt d
load net {vin:rsc.z(54)} -attr vt d
load net {vin:rsc.z(55)} -attr vt d
load net {vin:rsc.z(56)} -attr vt d
load net {vin:rsc.z(57)} -attr vt d
load net {vin:rsc.z(58)} -attr vt d
load net {vin:rsc.z(59)} -attr vt d
load net {vin:rsc.z(60)} -attr vt d
load net {vin:rsc.z(61)} -attr vt d
load net {vin:rsc.z(62)} -attr vt d
load net {vin:rsc.z(63)} -attr vt d
load net {vin:rsc.z(64)} -attr vt d
load net {vin:rsc.z(65)} -attr vt d
load net {vin:rsc.z(66)} -attr vt d
load net {vin:rsc.z(67)} -attr vt d
load net {vin:rsc.z(68)} -attr vt d
load net {vin:rsc.z(69)} -attr vt d
load net {vin:rsc.z(70)} -attr vt d
load net {vin:rsc.z(71)} -attr vt d
load net {vin:rsc.z(72)} -attr vt d
load net {vin:rsc.z(73)} -attr vt d
load net {vin:rsc.z(74)} -attr vt d
load net {vin:rsc.z(75)} -attr vt d
load net {vin:rsc.z(76)} -attr vt d
load net {vin:rsc.z(77)} -attr vt d
load net {vin:rsc.z(78)} -attr vt d
load net {vin:rsc.z(79)} -attr vt d
load net {vin:rsc.z(80)} -attr vt d
load net {vin:rsc.z(81)} -attr vt d
load net {vin:rsc.z(82)} -attr vt d
load net {vin:rsc.z(83)} -attr vt d
load net {vin:rsc.z(84)} -attr vt d
load net {vin:rsc.z(85)} -attr vt d
load net {vin:rsc.z(86)} -attr vt d
load net {vin:rsc.z(87)} -attr vt d
load net {vin:rsc.z(88)} -attr vt d
load net {vin:rsc.z(89)} -attr vt d
load net {vin:rsc.z(90)} -attr vt d
load net {vin:rsc.z(91)} -attr vt d
load net {vin:rsc.z(92)} -attr vt d
load net {vin:rsc.z(93)} -attr vt d
load net {vin:rsc.z(94)} -attr vt d
load net {vin:rsc.z(95)} -attr vt d
load net {vin:rsc.z(96)} -attr vt d
load net {vin:rsc.z(97)} -attr vt d
load net {vin:rsc.z(98)} -attr vt d
load net {vin:rsc.z(99)} -attr vt d
load net {vin:rsc.z(100)} -attr vt d
load net {vin:rsc.z(101)} -attr vt d
load net {vin:rsc.z(102)} -attr vt d
load net {vin:rsc.z(103)} -attr vt d
load net {vin:rsc.z(104)} -attr vt d
load net {vin:rsc.z(105)} -attr vt d
load net {vin:rsc.z(106)} -attr vt d
load net {vin:rsc.z(107)} -attr vt d
load net {vin:rsc.z(108)} -attr vt d
load net {vin:rsc.z(109)} -attr vt d
load net {vin:rsc.z(110)} -attr vt d
load net {vin:rsc.z(111)} -attr vt d
load net {vin:rsc.z(112)} -attr vt d
load net {vin:rsc.z(113)} -attr vt d
load net {vin:rsc.z(114)} -attr vt d
load net {vin:rsc.z(115)} -attr vt d
load net {vin:rsc.z(116)} -attr vt d
load net {vin:rsc.z(117)} -attr vt d
load net {vin:rsc.z(118)} -attr vt d
load net {vin:rsc.z(119)} -attr vt d
load net {vin:rsc.z(120)} -attr vt d
load net {vin:rsc.z(121)} -attr vt d
load net {vin:rsc.z(122)} -attr vt d
load net {vin:rsc.z(123)} -attr vt d
load net {vin:rsc.z(124)} -attr vt d
load net {vin:rsc.z(125)} -attr vt d
load net {vin:rsc.z(126)} -attr vt d
load net {vin:rsc.z(127)} -attr vt d
load net {vin:rsc.z(128)} -attr vt d
load net {vin:rsc.z(129)} -attr vt d
load net {vin:rsc.z(130)} -attr vt d
load net {vin:rsc.z(131)} -attr vt d
load net {vin:rsc.z(132)} -attr vt d
load net {vin:rsc.z(133)} -attr vt d
load net {vin:rsc.z(134)} -attr vt d
load net {vin:rsc.z(135)} -attr vt d
load net {vin:rsc.z(136)} -attr vt d
load net {vin:rsc.z(137)} -attr vt d
load net {vin:rsc.z(138)} -attr vt d
load net {vin:rsc.z(139)} -attr vt d
load net {vin:rsc.z(140)} -attr vt d
load net {vin:rsc.z(141)} -attr vt d
load net {vin:rsc.z(142)} -attr vt d
load net {vin:rsc.z(143)} -attr vt d
load net {vin:rsc.z(144)} -attr vt d
load net {vin:rsc.z(145)} -attr vt d
load net {vin:rsc.z(146)} -attr vt d
load net {vin:rsc.z(147)} -attr vt d
load net {vin:rsc.z(148)} -attr vt d
load net {vin:rsc.z(149)} -attr vt d
load netBundle {vin:rsc.z} 150 {vin:rsc.z(0)} {vin:rsc.z(1)} {vin:rsc.z(2)} {vin:rsc.z(3)} {vin:rsc.z(4)} {vin:rsc.z(5)} {vin:rsc.z(6)} {vin:rsc.z(7)} {vin:rsc.z(8)} {vin:rsc.z(9)} {vin:rsc.z(10)} {vin:rsc.z(11)} {vin:rsc.z(12)} {vin:rsc.z(13)} {vin:rsc.z(14)} {vin:rsc.z(15)} {vin:rsc.z(16)} {vin:rsc.z(17)} {vin:rsc.z(18)} {vin:rsc.z(19)} {vin:rsc.z(20)} {vin:rsc.z(21)} {vin:rsc.z(22)} {vin:rsc.z(23)} {vin:rsc.z(24)} {vin:rsc.z(25)} {vin:rsc.z(26)} {vin:rsc.z(27)} {vin:rsc.z(28)} {vin:rsc.z(29)} {vin:rsc.z(30)} {vin:rsc.z(31)} {vin:rsc.z(32)} {vin:rsc.z(33)} {vin:rsc.z(34)} {vin:rsc.z(35)} {vin:rsc.z(36)} {vin:rsc.z(37)} {vin:rsc.z(38)} {vin:rsc.z(39)} {vin:rsc.z(40)} {vin:rsc.z(41)} {vin:rsc.z(42)} {vin:rsc.z(43)} {vin:rsc.z(44)} {vin:rsc.z(45)} {vin:rsc.z(46)} {vin:rsc.z(47)} {vin:rsc.z(48)} {vin:rsc.z(49)} {vin:rsc.z(50)} {vin:rsc.z(51)} {vin:rsc.z(52)} {vin:rsc.z(53)} {vin:rsc.z(54)} {vin:rsc.z(55)} {vin:rsc.z(56)} {vin:rsc.z(57)} {vin:rsc.z(58)} {vin:rsc.z(59)} {vin:rsc.z(60)} {vin:rsc.z(61)} {vin:rsc.z(62)} {vin:rsc.z(63)} {vin:rsc.z(64)} {vin:rsc.z(65)} {vin:rsc.z(66)} {vin:rsc.z(67)} {vin:rsc.z(68)} {vin:rsc.z(69)} {vin:rsc.z(70)} {vin:rsc.z(71)} {vin:rsc.z(72)} {vin:rsc.z(73)} {vin:rsc.z(74)} {vin:rsc.z(75)} {vin:rsc.z(76)} {vin:rsc.z(77)} {vin:rsc.z(78)} {vin:rsc.z(79)} {vin:rsc.z(80)} {vin:rsc.z(81)} {vin:rsc.z(82)} {vin:rsc.z(83)} {vin:rsc.z(84)} {vin:rsc.z(85)} {vin:rsc.z(86)} {vin:rsc.z(87)} {vin:rsc.z(88)} {vin:rsc.z(89)} {vin:rsc.z(90)} {vin:rsc.z(91)} {vin:rsc.z(92)} {vin:rsc.z(93)} {vin:rsc.z(94)} {vin:rsc.z(95)} {vin:rsc.z(96)} {vin:rsc.z(97)} {vin:rsc.z(98)} {vin:rsc.z(99)} {vin:rsc.z(100)} {vin:rsc.z(101)} {vin:rsc.z(102)} {vin:rsc.z(103)} {vin:rsc.z(104)} {vin:rsc.z(105)} {vin:rsc.z(106)} {vin:rsc.z(107)} {vin:rsc.z(108)} {vin:rsc.z(109)} {vin:rsc.z(110)} {vin:rsc.z(111)} {vin:rsc.z(112)} {vin:rsc.z(113)} {vin:rsc.z(114)} {vin:rsc.z(115)} {vin:rsc.z(116)} {vin:rsc.z(117)} {vin:rsc.z(118)} {vin:rsc.z(119)} {vin:rsc.z(120)} {vin:rsc.z(121)} {vin:rsc.z(122)} {vin:rsc.z(123)} {vin:rsc.z(124)} {vin:rsc.z(125)} {vin:rsc.z(126)} {vin:rsc.z(127)} {vin:rsc.z(128)} {vin:rsc.z(129)} {vin:rsc.z(130)} {vin:rsc.z(131)} {vin:rsc.z(132)} {vin:rsc.z(133)} {vin:rsc.z(134)} {vin:rsc.z(135)} {vin:rsc.z(136)} {vin:rsc.z(137)} {vin:rsc.z(138)} {vin:rsc.z(139)} {vin:rsc.z(140)} {vin:rsc.z(141)} {vin:rsc.z(142)} {vin:rsc.z(143)} {vin:rsc.z(144)} {vin:rsc.z(145)} {vin:rsc.z(146)} {vin:rsc.z(147)} {vin:rsc.z(148)} {vin:rsc.z(149)} -attr xrf 2491 -attr oid 538 -attr vt d -attr @path {/mean_vga/vin:rsc.z}
load net {vin:rsc.z(0)} -port {vin:rsc.z(0)} -attr vt d
load net {vin:rsc.z(1)} -port {vin:rsc.z(1)} -attr vt d
load net {vin:rsc.z(2)} -port {vin:rsc.z(2)} -attr vt d
load net {vin:rsc.z(3)} -port {vin:rsc.z(3)} -attr vt d
load net {vin:rsc.z(4)} -port {vin:rsc.z(4)} -attr vt d
load net {vin:rsc.z(5)} -port {vin:rsc.z(5)} -attr vt d
load net {vin:rsc.z(6)} -port {vin:rsc.z(6)} -attr vt d
load net {vin:rsc.z(7)} -port {vin:rsc.z(7)} -attr vt d
load net {vin:rsc.z(8)} -port {vin:rsc.z(8)} -attr vt d
load net {vin:rsc.z(9)} -port {vin:rsc.z(9)} -attr vt d
load net {vin:rsc.z(10)} -port {vin:rsc.z(10)} -attr vt d
load net {vin:rsc.z(11)} -port {vin:rsc.z(11)} -attr vt d
load net {vin:rsc.z(12)} -port {vin:rsc.z(12)} -attr vt d
load net {vin:rsc.z(13)} -port {vin:rsc.z(13)} -attr vt d
load net {vin:rsc.z(14)} -port {vin:rsc.z(14)} -attr vt d
load net {vin:rsc.z(15)} -port {vin:rsc.z(15)} -attr vt d
load net {vin:rsc.z(16)} -port {vin:rsc.z(16)} -attr vt d
load net {vin:rsc.z(17)} -port {vin:rsc.z(17)} -attr vt d
load net {vin:rsc.z(18)} -port {vin:rsc.z(18)} -attr vt d
load net {vin:rsc.z(19)} -port {vin:rsc.z(19)} -attr vt d
load net {vin:rsc.z(20)} -port {vin:rsc.z(20)} -attr vt d
load net {vin:rsc.z(21)} -port {vin:rsc.z(21)} -attr vt d
load net {vin:rsc.z(22)} -port {vin:rsc.z(22)} -attr vt d
load net {vin:rsc.z(23)} -port {vin:rsc.z(23)} -attr vt d
load net {vin:rsc.z(24)} -port {vin:rsc.z(24)} -attr vt d
load net {vin:rsc.z(25)} -port {vin:rsc.z(25)} -attr vt d
load net {vin:rsc.z(26)} -port {vin:rsc.z(26)} -attr vt d
load net {vin:rsc.z(27)} -port {vin:rsc.z(27)} -attr vt d
load net {vin:rsc.z(28)} -port {vin:rsc.z(28)} -attr vt d
load net {vin:rsc.z(29)} -port {vin:rsc.z(29)} -attr vt d
load net {vin:rsc.z(30)} -port {vin:rsc.z(30)} -attr vt d
load net {vin:rsc.z(31)} -port {vin:rsc.z(31)} -attr vt d
load net {vin:rsc.z(32)} -port {vin:rsc.z(32)} -attr vt d
load net {vin:rsc.z(33)} -port {vin:rsc.z(33)} -attr vt d
load net {vin:rsc.z(34)} -port {vin:rsc.z(34)} -attr vt d
load net {vin:rsc.z(35)} -port {vin:rsc.z(35)} -attr vt d
load net {vin:rsc.z(36)} -port {vin:rsc.z(36)} -attr vt d
load net {vin:rsc.z(37)} -port {vin:rsc.z(37)} -attr vt d
load net {vin:rsc.z(38)} -port {vin:rsc.z(38)} -attr vt d
load net {vin:rsc.z(39)} -port {vin:rsc.z(39)} -attr vt d
load net {vin:rsc.z(40)} -port {vin:rsc.z(40)} -attr vt d
load net {vin:rsc.z(41)} -port {vin:rsc.z(41)} -attr vt d
load net {vin:rsc.z(42)} -port {vin:rsc.z(42)} -attr vt d
load net {vin:rsc.z(43)} -port {vin:rsc.z(43)} -attr vt d
load net {vin:rsc.z(44)} -port {vin:rsc.z(44)} -attr vt d
load net {vin:rsc.z(45)} -port {vin:rsc.z(45)} -attr vt d
load net {vin:rsc.z(46)} -port {vin:rsc.z(46)} -attr vt d
load net {vin:rsc.z(47)} -port {vin:rsc.z(47)} -attr vt d
load net {vin:rsc.z(48)} -port {vin:rsc.z(48)} -attr vt d
load net {vin:rsc.z(49)} -port {vin:rsc.z(49)} -attr vt d
load net {vin:rsc.z(50)} -port {vin:rsc.z(50)} -attr vt d
load net {vin:rsc.z(51)} -port {vin:rsc.z(51)} -attr vt d
load net {vin:rsc.z(52)} -port {vin:rsc.z(52)} -attr vt d
load net {vin:rsc.z(53)} -port {vin:rsc.z(53)} -attr vt d
load net {vin:rsc.z(54)} -port {vin:rsc.z(54)} -attr vt d
load net {vin:rsc.z(55)} -port {vin:rsc.z(55)} -attr vt d
load net {vin:rsc.z(56)} -port {vin:rsc.z(56)} -attr vt d
load net {vin:rsc.z(57)} -port {vin:rsc.z(57)} -attr vt d
load net {vin:rsc.z(58)} -port {vin:rsc.z(58)} -attr vt d
load net {vin:rsc.z(59)} -port {vin:rsc.z(59)} -attr vt d
load net {vin:rsc.z(60)} -port {vin:rsc.z(60)} -attr vt d
load net {vin:rsc.z(61)} -port {vin:rsc.z(61)} -attr vt d
load net {vin:rsc.z(62)} -port {vin:rsc.z(62)} -attr vt d
load net {vin:rsc.z(63)} -port {vin:rsc.z(63)} -attr vt d
load net {vin:rsc.z(64)} -port {vin:rsc.z(64)} -attr vt d
load net {vin:rsc.z(65)} -port {vin:rsc.z(65)} -attr vt d
load net {vin:rsc.z(66)} -port {vin:rsc.z(66)} -attr vt d
load net {vin:rsc.z(67)} -port {vin:rsc.z(67)} -attr vt d
load net {vin:rsc.z(68)} -port {vin:rsc.z(68)} -attr vt d
load net {vin:rsc.z(69)} -port {vin:rsc.z(69)} -attr vt d
load net {vin:rsc.z(70)} -port {vin:rsc.z(70)} -attr vt d
load net {vin:rsc.z(71)} -port {vin:rsc.z(71)} -attr vt d
load net {vin:rsc.z(72)} -port {vin:rsc.z(72)} -attr vt d
load net {vin:rsc.z(73)} -port {vin:rsc.z(73)} -attr vt d
load net {vin:rsc.z(74)} -port {vin:rsc.z(74)} -attr vt d
load net {vin:rsc.z(75)} -port {vin:rsc.z(75)} -attr vt d
load net {vin:rsc.z(76)} -port {vin:rsc.z(76)} -attr vt d
load net {vin:rsc.z(77)} -port {vin:rsc.z(77)} -attr vt d
load net {vin:rsc.z(78)} -port {vin:rsc.z(78)} -attr vt d
load net {vin:rsc.z(79)} -port {vin:rsc.z(79)} -attr vt d
load net {vin:rsc.z(80)} -port {vin:rsc.z(80)} -attr vt d
load net {vin:rsc.z(81)} -port {vin:rsc.z(81)} -attr vt d
load net {vin:rsc.z(82)} -port {vin:rsc.z(82)} -attr vt d
load net {vin:rsc.z(83)} -port {vin:rsc.z(83)} -attr vt d
load net {vin:rsc.z(84)} -port {vin:rsc.z(84)} -attr vt d
load net {vin:rsc.z(85)} -port {vin:rsc.z(85)} -attr vt d
load net {vin:rsc.z(86)} -port {vin:rsc.z(86)} -attr vt d
load net {vin:rsc.z(87)} -port {vin:rsc.z(87)} -attr vt d
load net {vin:rsc.z(88)} -port {vin:rsc.z(88)} -attr vt d
load net {vin:rsc.z(89)} -port {vin:rsc.z(89)} -attr vt d
load net {vin:rsc.z(90)} -port {vin:rsc.z(90)} -attr vt d
load net {vin:rsc.z(91)} -port {vin:rsc.z(91)} -attr vt d
load net {vin:rsc.z(92)} -port {vin:rsc.z(92)} -attr vt d
load net {vin:rsc.z(93)} -port {vin:rsc.z(93)} -attr vt d
load net {vin:rsc.z(94)} -port {vin:rsc.z(94)} -attr vt d
load net {vin:rsc.z(95)} -port {vin:rsc.z(95)} -attr vt d
load net {vin:rsc.z(96)} -port {vin:rsc.z(96)} -attr vt d
load net {vin:rsc.z(97)} -port {vin:rsc.z(97)} -attr vt d
load net {vin:rsc.z(98)} -port {vin:rsc.z(98)} -attr vt d
load net {vin:rsc.z(99)} -port {vin:rsc.z(99)} -attr vt d
load net {vin:rsc.z(100)} -port {vin:rsc.z(100)} -attr vt d
load net {vin:rsc.z(101)} -port {vin:rsc.z(101)} -attr vt d
load net {vin:rsc.z(102)} -port {vin:rsc.z(102)} -attr vt d
load net {vin:rsc.z(103)} -port {vin:rsc.z(103)} -attr vt d
load net {vin:rsc.z(104)} -port {vin:rsc.z(104)} -attr vt d
load net {vin:rsc.z(105)} -port {vin:rsc.z(105)} -attr vt d
load net {vin:rsc.z(106)} -port {vin:rsc.z(106)} -attr vt d
load net {vin:rsc.z(107)} -port {vin:rsc.z(107)} -attr vt d
load net {vin:rsc.z(108)} -port {vin:rsc.z(108)} -attr vt d
load net {vin:rsc.z(109)} -port {vin:rsc.z(109)} -attr vt d
load net {vin:rsc.z(110)} -port {vin:rsc.z(110)} -attr vt d
load net {vin:rsc.z(111)} -port {vin:rsc.z(111)} -attr vt d
load net {vin:rsc.z(112)} -port {vin:rsc.z(112)} -attr vt d
load net {vin:rsc.z(113)} -port {vin:rsc.z(113)} -attr vt d
load net {vin:rsc.z(114)} -port {vin:rsc.z(114)} -attr vt d
load net {vin:rsc.z(115)} -port {vin:rsc.z(115)} -attr vt d
load net {vin:rsc.z(116)} -port {vin:rsc.z(116)} -attr vt d
load net {vin:rsc.z(117)} -port {vin:rsc.z(117)} -attr vt d
load net {vin:rsc.z(118)} -port {vin:rsc.z(118)} -attr vt d
load net {vin:rsc.z(119)} -port {vin:rsc.z(119)} -attr vt d
load net {vin:rsc.z(120)} -port {vin:rsc.z(120)} -attr vt d
load net {vin:rsc.z(121)} -port {vin:rsc.z(121)} -attr vt d
load net {vin:rsc.z(122)} -port {vin:rsc.z(122)} -attr vt d
load net {vin:rsc.z(123)} -port {vin:rsc.z(123)} -attr vt d
load net {vin:rsc.z(124)} -port {vin:rsc.z(124)} -attr vt d
load net {vin:rsc.z(125)} -port {vin:rsc.z(125)} -attr vt d
load net {vin:rsc.z(126)} -port {vin:rsc.z(126)} -attr vt d
load net {vin:rsc.z(127)} -port {vin:rsc.z(127)} -attr vt d
load net {vin:rsc.z(128)} -port {vin:rsc.z(128)} -attr vt d
load net {vin:rsc.z(129)} -port {vin:rsc.z(129)} -attr vt d
load net {vin:rsc.z(130)} -port {vin:rsc.z(130)} -attr vt d
load net {vin:rsc.z(131)} -port {vin:rsc.z(131)} -attr vt d
load net {vin:rsc.z(132)} -port {vin:rsc.z(132)} -attr vt d
load net {vin:rsc.z(133)} -port {vin:rsc.z(133)} -attr vt d
load net {vin:rsc.z(134)} -port {vin:rsc.z(134)} -attr vt d
load net {vin:rsc.z(135)} -port {vin:rsc.z(135)} -attr vt d
load net {vin:rsc.z(136)} -port {vin:rsc.z(136)} -attr vt d
load net {vin:rsc.z(137)} -port {vin:rsc.z(137)} -attr vt d
load net {vin:rsc.z(138)} -port {vin:rsc.z(138)} -attr vt d
load net {vin:rsc.z(139)} -port {vin:rsc.z(139)} -attr vt d
load net {vin:rsc.z(140)} -port {vin:rsc.z(140)} -attr vt d
load net {vin:rsc.z(141)} -port {vin:rsc.z(141)} -attr vt d
load net {vin:rsc.z(142)} -port {vin:rsc.z(142)} -attr vt d
load net {vin:rsc.z(143)} -port {vin:rsc.z(143)} -attr vt d
load net {vin:rsc.z(144)} -port {vin:rsc.z(144)} -attr vt d
load net {vin:rsc.z(145)} -port {vin:rsc.z(145)} -attr vt d
load net {vin:rsc.z(146)} -port {vin:rsc.z(146)} -attr vt d
load net {vin:rsc.z(147)} -port {vin:rsc.z(147)} -attr vt d
load net {vin:rsc.z(148)} -port {vin:rsc.z(148)} -attr vt d
load net {vin:rsc.z(149)} -port {vin:rsc.z(149)} -attr vt d
load netBundle {vin:rsc.z} 150 {vin:rsc.z(0)} {vin:rsc.z(1)} {vin:rsc.z(2)} {vin:rsc.z(3)} {vin:rsc.z(4)} {vin:rsc.z(5)} {vin:rsc.z(6)} {vin:rsc.z(7)} {vin:rsc.z(8)} {vin:rsc.z(9)} {vin:rsc.z(10)} {vin:rsc.z(11)} {vin:rsc.z(12)} {vin:rsc.z(13)} {vin:rsc.z(14)} {vin:rsc.z(15)} {vin:rsc.z(16)} {vin:rsc.z(17)} {vin:rsc.z(18)} {vin:rsc.z(19)} {vin:rsc.z(20)} {vin:rsc.z(21)} {vin:rsc.z(22)} {vin:rsc.z(23)} {vin:rsc.z(24)} {vin:rsc.z(25)} {vin:rsc.z(26)} {vin:rsc.z(27)} {vin:rsc.z(28)} {vin:rsc.z(29)} {vin:rsc.z(30)} {vin:rsc.z(31)} {vin:rsc.z(32)} {vin:rsc.z(33)} {vin:rsc.z(34)} {vin:rsc.z(35)} {vin:rsc.z(36)} {vin:rsc.z(37)} {vin:rsc.z(38)} {vin:rsc.z(39)} {vin:rsc.z(40)} {vin:rsc.z(41)} {vin:rsc.z(42)} {vin:rsc.z(43)} {vin:rsc.z(44)} {vin:rsc.z(45)} {vin:rsc.z(46)} {vin:rsc.z(47)} {vin:rsc.z(48)} {vin:rsc.z(49)} {vin:rsc.z(50)} {vin:rsc.z(51)} {vin:rsc.z(52)} {vin:rsc.z(53)} {vin:rsc.z(54)} {vin:rsc.z(55)} {vin:rsc.z(56)} {vin:rsc.z(57)} {vin:rsc.z(58)} {vin:rsc.z(59)} {vin:rsc.z(60)} {vin:rsc.z(61)} {vin:rsc.z(62)} {vin:rsc.z(63)} {vin:rsc.z(64)} {vin:rsc.z(65)} {vin:rsc.z(66)} {vin:rsc.z(67)} {vin:rsc.z(68)} {vin:rsc.z(69)} {vin:rsc.z(70)} {vin:rsc.z(71)} {vin:rsc.z(72)} {vin:rsc.z(73)} {vin:rsc.z(74)} {vin:rsc.z(75)} {vin:rsc.z(76)} {vin:rsc.z(77)} {vin:rsc.z(78)} {vin:rsc.z(79)} {vin:rsc.z(80)} {vin:rsc.z(81)} {vin:rsc.z(82)} {vin:rsc.z(83)} {vin:rsc.z(84)} {vin:rsc.z(85)} {vin:rsc.z(86)} {vin:rsc.z(87)} {vin:rsc.z(88)} {vin:rsc.z(89)} {vin:rsc.z(90)} {vin:rsc.z(91)} {vin:rsc.z(92)} {vin:rsc.z(93)} {vin:rsc.z(94)} {vin:rsc.z(95)} {vin:rsc.z(96)} {vin:rsc.z(97)} {vin:rsc.z(98)} {vin:rsc.z(99)} {vin:rsc.z(100)} {vin:rsc.z(101)} {vin:rsc.z(102)} {vin:rsc.z(103)} {vin:rsc.z(104)} {vin:rsc.z(105)} {vin:rsc.z(106)} {vin:rsc.z(107)} {vin:rsc.z(108)} {vin:rsc.z(109)} {vin:rsc.z(110)} {vin:rsc.z(111)} {vin:rsc.z(112)} {vin:rsc.z(113)} {vin:rsc.z(114)} {vin:rsc.z(115)} {vin:rsc.z(116)} {vin:rsc.z(117)} {vin:rsc.z(118)} {vin:rsc.z(119)} {vin:rsc.z(120)} {vin:rsc.z(121)} {vin:rsc.z(122)} {vin:rsc.z(123)} {vin:rsc.z(124)} {vin:rsc.z(125)} {vin:rsc.z(126)} {vin:rsc.z(127)} {vin:rsc.z(128)} {vin:rsc.z(129)} {vin:rsc.z(130)} {vin:rsc.z(131)} {vin:rsc.z(132)} {vin:rsc.z(133)} {vin:rsc.z(134)} {vin:rsc.z(135)} {vin:rsc.z(136)} {vin:rsc.z(137)} {vin:rsc.z(138)} {vin:rsc.z(139)} {vin:rsc.z(140)} {vin:rsc.z(141)} {vin:rsc.z(142)} {vin:rsc.z(143)} {vin:rsc.z(144)} {vin:rsc.z(145)} {vin:rsc.z(146)} {vin:rsc.z(147)} {vin:rsc.z(148)} {vin:rsc.z(149)} -attr xrf 2492 -attr oid 539 -attr vt d -attr @path {/mean_vga/vin:rsc.z}
load net {vout:rsc.z(0)} -attr vt d
load net {vout:rsc.z(1)} -attr vt d
load net {vout:rsc.z(2)} -attr vt d
load net {vout:rsc.z(3)} -attr vt d
load net {vout:rsc.z(4)} -attr vt d
load net {vout:rsc.z(5)} -attr vt d
load net {vout:rsc.z(6)} -attr vt d
load net {vout:rsc.z(7)} -attr vt d
load net {vout:rsc.z(8)} -attr vt d
load net {vout:rsc.z(9)} -attr vt d
load net {vout:rsc.z(10)} -attr vt d
load net {vout:rsc.z(11)} -attr vt d
load net {vout:rsc.z(12)} -attr vt d
load net {vout:rsc.z(13)} -attr vt d
load net {vout:rsc.z(14)} -attr vt d
load net {vout:rsc.z(15)} -attr vt d
load net {vout:rsc.z(16)} -attr vt d
load net {vout:rsc.z(17)} -attr vt d
load net {vout:rsc.z(18)} -attr vt d
load net {vout:rsc.z(19)} -attr vt d
load net {vout:rsc.z(20)} -attr vt d
load net {vout:rsc.z(21)} -attr vt d
load net {vout:rsc.z(22)} -attr vt d
load net {vout:rsc.z(23)} -attr vt d
load net {vout:rsc.z(24)} -attr vt d
load net {vout:rsc.z(25)} -attr vt d
load net {vout:rsc.z(26)} -attr vt d
load net {vout:rsc.z(27)} -attr vt d
load net {vout:rsc.z(28)} -attr vt d
load net {vout:rsc.z(29)} -attr vt d
load netBundle {vout:rsc.z} 30 {vout:rsc.z(0)} {vout:rsc.z(1)} {vout:rsc.z(2)} {vout:rsc.z(3)} {vout:rsc.z(4)} {vout:rsc.z(5)} {vout:rsc.z(6)} {vout:rsc.z(7)} {vout:rsc.z(8)} {vout:rsc.z(9)} {vout:rsc.z(10)} {vout:rsc.z(11)} {vout:rsc.z(12)} {vout:rsc.z(13)} {vout:rsc.z(14)} {vout:rsc.z(15)} {vout:rsc.z(16)} {vout:rsc.z(17)} {vout:rsc.z(18)} {vout:rsc.z(19)} {vout:rsc.z(20)} {vout:rsc.z(21)} {vout:rsc.z(22)} {vout:rsc.z(23)} {vout:rsc.z(24)} {vout:rsc.z(25)} {vout:rsc.z(26)} {vout:rsc.z(27)} {vout:rsc.z(28)} {vout:rsc.z(29)} -attr xrf 2493 -attr oid 540 -attr vt d -attr @path {/mean_vga/vout:rsc.z}
load net {vout:rsc.z(0)} -port {vout:rsc.z(0)} -attr vt d -attr @path {/mean_vga/vout:rsc.z}
load net {vout:rsc.z(1)} -port {vout:rsc.z(1)} -attr vt d -attr @path {/mean_vga/vout:rsc.z}
load net {vout:rsc.z(2)} -port {vout:rsc.z(2)} -attr vt d -attr @path {/mean_vga/vout:rsc.z}
load net {vout:rsc.z(3)} -port {vout:rsc.z(3)} -attr vt d -attr @path {/mean_vga/vout:rsc.z}
load net {vout:rsc.z(4)} -port {vout:rsc.z(4)} -attr vt d -attr @path {/mean_vga/vout:rsc.z}
load net {vout:rsc.z(5)} -port {vout:rsc.z(5)} -attr vt d -attr @path {/mean_vga/vout:rsc.z}
load net {vout:rsc.z(6)} -port {vout:rsc.z(6)} -attr vt d -attr @path {/mean_vga/vout:rsc.z}
load net {vout:rsc.z(7)} -port {vout:rsc.z(7)} -attr vt d -attr @path {/mean_vga/vout:rsc.z}
load net {vout:rsc.z(8)} -port {vout:rsc.z(8)} -attr vt d -attr @path {/mean_vga/vout:rsc.z}
load net {vout:rsc.z(9)} -port {vout:rsc.z(9)} -attr vt d -attr @path {/mean_vga/vout:rsc.z}
load net {vout:rsc.z(10)} -port {vout:rsc.z(10)} -attr vt d -attr @path {/mean_vga/vout:rsc.z}
load net {vout:rsc.z(11)} -port {vout:rsc.z(11)} -attr vt d -attr @path {/mean_vga/vout:rsc.z}
load net {vout:rsc.z(12)} -port {vout:rsc.z(12)} -attr vt d -attr @path {/mean_vga/vout:rsc.z}
load net {vout:rsc.z(13)} -port {vout:rsc.z(13)} -attr vt d -attr @path {/mean_vga/vout:rsc.z}
load net {vout:rsc.z(14)} -port {vout:rsc.z(14)} -attr vt d -attr @path {/mean_vga/vout:rsc.z}
load net {vout:rsc.z(15)} -port {vout:rsc.z(15)} -attr vt d -attr @path {/mean_vga/vout:rsc.z}
load net {vout:rsc.z(16)} -port {vout:rsc.z(16)} -attr vt d -attr @path {/mean_vga/vout:rsc.z}
load net {vout:rsc.z(17)} -port {vout:rsc.z(17)} -attr vt d -attr @path {/mean_vga/vout:rsc.z}
load net {vout:rsc.z(18)} -port {vout:rsc.z(18)} -attr vt d -attr @path {/mean_vga/vout:rsc.z}
load net {vout:rsc.z(19)} -port {vout:rsc.z(19)} -attr vt d -attr @path {/mean_vga/vout:rsc.z}
load net {vout:rsc.z(20)} -port {vout:rsc.z(20)} -attr vt d -attr @path {/mean_vga/vout:rsc.z}
load net {vout:rsc.z(21)} -port {vout:rsc.z(21)} -attr vt d -attr @path {/mean_vga/vout:rsc.z}
load net {vout:rsc.z(22)} -port {vout:rsc.z(22)} -attr vt d -attr @path {/mean_vga/vout:rsc.z}
load net {vout:rsc.z(23)} -port {vout:rsc.z(23)} -attr vt d -attr @path {/mean_vga/vout:rsc.z}
load net {vout:rsc.z(24)} -port {vout:rsc.z(24)} -attr vt d -attr @path {/mean_vga/vout:rsc.z}
load net {vout:rsc.z(25)} -port {vout:rsc.z(25)} -attr vt d -attr @path {/mean_vga/vout:rsc.z}
load net {vout:rsc.z(26)} -port {vout:rsc.z(26)} -attr vt d -attr @path {/mean_vga/vout:rsc.z}
load net {vout:rsc.z(27)} -port {vout:rsc.z(27)} -attr vt d -attr @path {/mean_vga/vout:rsc.z}
load net {vout:rsc.z(28)} -port {vout:rsc.z(28)} -attr vt d -attr @path {/mean_vga/vout:rsc.z}
load net {vout:rsc.z(29)} -port {vout:rsc.z(29)} -attr vt d -attr @path {/mean_vga/vout:rsc.z}
load net {clk} -attr xrf 2494 -attr oid 541
load net {clk} -port {clk} -attr xrf 2495 -attr oid 542
load net {en} -attr xrf 2496 -attr oid 543
load net {en} -port {en} -attr xrf 2497 -attr oid 544
load net {arst_n} -attr xrf 2498 -attr oid 545
load net {arst_n} -port {arst_n} -attr xrf 2499 -attr oid 546
load inst "mean_vga:core:inst" "mean_vga:core" "orig" -attr xrf 2500 -attr oid 547 -attr vt dc -attr @path {/mean_vga/mean_vga:core:inst} -attr area 2221.279494 -attr delay 18.460677 -attr hier "/mean_vga/mean_vga:core" -pg 1 -lvl 3
load net {clk} -pin  "mean_vga:core:inst" {clk#1} -attr xrf 2501 -attr oid 548 -attr @path {/mean_vga/clk}
load net {en} -pin  "mean_vga:core:inst" {en#1} -attr xrf 2502 -attr oid 549 -attr @path {/mean_vga/en}
load net {arst_n} -pin  "mean_vga:core:inst" {arst_n#1} -attr xrf 2503 -attr oid 550 -attr @path {/mean_vga/arst_n}
load net {vin:rsc:mgc_in_wire.d#1(0)} -pin  "mean_vga:core:inst" {vin:rsc:mgc_in_wire.d(0)} -attr vt dc -attr @path {/mean_vga/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(1)} -pin  "mean_vga:core:inst" {vin:rsc:mgc_in_wire.d(1)} -attr vt dc -attr @path {/mean_vga/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(2)} -pin  "mean_vga:core:inst" {vin:rsc:mgc_in_wire.d(2)} -attr vt dc -attr @path {/mean_vga/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(3)} -pin  "mean_vga:core:inst" {vin:rsc:mgc_in_wire.d(3)} -attr vt dc -attr @path {/mean_vga/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(4)} -pin  "mean_vga:core:inst" {vin:rsc:mgc_in_wire.d(4)} -attr vt dc -attr @path {/mean_vga/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(5)} -pin  "mean_vga:core:inst" {vin:rsc:mgc_in_wire.d(5)} -attr vt dc -attr @path {/mean_vga/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(6)} -pin  "mean_vga:core:inst" {vin:rsc:mgc_in_wire.d(6)} -attr vt dc -attr @path {/mean_vga/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(7)} -pin  "mean_vga:core:inst" {vin:rsc:mgc_in_wire.d(7)} -attr vt dc -attr @path {/mean_vga/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(8)} -pin  "mean_vga:core:inst" {vin:rsc:mgc_in_wire.d(8)} -attr vt dc -attr @path {/mean_vga/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(9)} -pin  "mean_vga:core:inst" {vin:rsc:mgc_in_wire.d(9)} -attr vt dc -attr @path {/mean_vga/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(10)} -pin  "mean_vga:core:inst" {vin:rsc:mgc_in_wire.d(10)} -attr vt dc -attr @path {/mean_vga/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(11)} -pin  "mean_vga:core:inst" {vin:rsc:mgc_in_wire.d(11)} -attr vt dc -attr @path {/mean_vga/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(12)} -pin  "mean_vga:core:inst" {vin:rsc:mgc_in_wire.d(12)} -attr vt dc -attr @path {/mean_vga/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(13)} -pin  "mean_vga:core:inst" {vin:rsc:mgc_in_wire.d(13)} -attr vt dc -attr @path {/mean_vga/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(14)} -pin  "mean_vga:core:inst" {vin:rsc:mgc_in_wire.d(14)} -attr vt dc -attr @path {/mean_vga/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(15)} -pin  "mean_vga:core:inst" {vin:rsc:mgc_in_wire.d(15)} -attr vt dc -attr @path {/mean_vga/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(16)} -pin  "mean_vga:core:inst" {vin:rsc:mgc_in_wire.d(16)} -attr vt dc -attr @path {/mean_vga/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(17)} -pin  "mean_vga:core:inst" {vin:rsc:mgc_in_wire.d(17)} -attr vt dc -attr @path {/mean_vga/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(18)} -pin  "mean_vga:core:inst" {vin:rsc:mgc_in_wire.d(18)} -attr vt dc -attr @path {/mean_vga/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(19)} -pin  "mean_vga:core:inst" {vin:rsc:mgc_in_wire.d(19)} -attr vt dc -attr @path {/mean_vga/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(20)} -pin  "mean_vga:core:inst" {vin:rsc:mgc_in_wire.d(20)} -attr vt dc -attr @path {/mean_vga/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(21)} -pin  "mean_vga:core:inst" {vin:rsc:mgc_in_wire.d(21)} -attr vt dc -attr @path {/mean_vga/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(22)} -pin  "mean_vga:core:inst" {vin:rsc:mgc_in_wire.d(22)} -attr vt dc -attr @path {/mean_vga/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(23)} -pin  "mean_vga:core:inst" {vin:rsc:mgc_in_wire.d(23)} -attr vt dc -attr @path {/mean_vga/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(24)} -pin  "mean_vga:core:inst" {vin:rsc:mgc_in_wire.d(24)} -attr vt dc -attr @path {/mean_vga/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(25)} -pin  "mean_vga:core:inst" {vin:rsc:mgc_in_wire.d(25)} -attr vt dc -attr @path {/mean_vga/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(26)} -pin  "mean_vga:core:inst" {vin:rsc:mgc_in_wire.d(26)} -attr vt dc -attr @path {/mean_vga/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(27)} -pin  "mean_vga:core:inst" {vin:rsc:mgc_in_wire.d(27)} -attr vt dc -attr @path {/mean_vga/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(28)} -pin  "mean_vga:core:inst" {vin:rsc:mgc_in_wire.d(28)} -attr vt dc -attr @path {/mean_vga/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(29)} -pin  "mean_vga:core:inst" {vin:rsc:mgc_in_wire.d(29)} -attr vt dc -attr @path {/mean_vga/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(30)} -pin  "mean_vga:core:inst" {vin:rsc:mgc_in_wire.d(30)} -attr vt dc -attr @path {/mean_vga/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(31)} -pin  "mean_vga:core:inst" {vin:rsc:mgc_in_wire.d(31)} -attr vt dc -attr @path {/mean_vga/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(32)} -pin  "mean_vga:core:inst" {vin:rsc:mgc_in_wire.d(32)} -attr vt dc -attr @path {/mean_vga/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(33)} -pin  "mean_vga:core:inst" {vin:rsc:mgc_in_wire.d(33)} -attr vt dc -attr @path {/mean_vga/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(34)} -pin  "mean_vga:core:inst" {vin:rsc:mgc_in_wire.d(34)} -attr vt dc -attr @path {/mean_vga/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(35)} -pin  "mean_vga:core:inst" {vin:rsc:mgc_in_wire.d(35)} -attr vt dc -attr @path {/mean_vga/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(36)} -pin  "mean_vga:core:inst" {vin:rsc:mgc_in_wire.d(36)} -attr vt dc -attr @path {/mean_vga/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(37)} -pin  "mean_vga:core:inst" {vin:rsc:mgc_in_wire.d(37)} -attr vt dc -attr @path {/mean_vga/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(38)} -pin  "mean_vga:core:inst" {vin:rsc:mgc_in_wire.d(38)} -attr vt dc -attr @path {/mean_vga/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(39)} -pin  "mean_vga:core:inst" {vin:rsc:mgc_in_wire.d(39)} -attr vt dc -attr @path {/mean_vga/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(40)} -pin  "mean_vga:core:inst" {vin:rsc:mgc_in_wire.d(40)} -attr vt dc -attr @path {/mean_vga/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(41)} -pin  "mean_vga:core:inst" {vin:rsc:mgc_in_wire.d(41)} -attr vt dc -attr @path {/mean_vga/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(42)} -pin  "mean_vga:core:inst" {vin:rsc:mgc_in_wire.d(42)} -attr vt dc -attr @path {/mean_vga/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(43)} -pin  "mean_vga:core:inst" {vin:rsc:mgc_in_wire.d(43)} -attr vt dc -attr @path {/mean_vga/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(44)} -pin  "mean_vga:core:inst" {vin:rsc:mgc_in_wire.d(44)} -attr vt dc -attr @path {/mean_vga/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(45)} -pin  "mean_vga:core:inst" {vin:rsc:mgc_in_wire.d(45)} -attr vt dc -attr @path {/mean_vga/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(46)} -pin  "mean_vga:core:inst" {vin:rsc:mgc_in_wire.d(46)} -attr vt dc -attr @path {/mean_vga/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(47)} -pin  "mean_vga:core:inst" {vin:rsc:mgc_in_wire.d(47)} -attr vt dc -attr @path {/mean_vga/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(48)} -pin  "mean_vga:core:inst" {vin:rsc:mgc_in_wire.d(48)} -attr vt dc -attr @path {/mean_vga/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(49)} -pin  "mean_vga:core:inst" {vin:rsc:mgc_in_wire.d(49)} -attr vt dc -attr @path {/mean_vga/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(50)} -pin  "mean_vga:core:inst" {vin:rsc:mgc_in_wire.d(50)} -attr vt dc -attr @path {/mean_vga/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(51)} -pin  "mean_vga:core:inst" {vin:rsc:mgc_in_wire.d(51)} -attr vt dc -attr @path {/mean_vga/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(52)} -pin  "mean_vga:core:inst" {vin:rsc:mgc_in_wire.d(52)} -attr vt dc -attr @path {/mean_vga/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(53)} -pin  "mean_vga:core:inst" {vin:rsc:mgc_in_wire.d(53)} -attr vt dc -attr @path {/mean_vga/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(54)} -pin  "mean_vga:core:inst" {vin:rsc:mgc_in_wire.d(54)} -attr vt dc -attr @path {/mean_vga/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(55)} -pin  "mean_vga:core:inst" {vin:rsc:mgc_in_wire.d(55)} -attr vt dc -attr @path {/mean_vga/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(56)} -pin  "mean_vga:core:inst" {vin:rsc:mgc_in_wire.d(56)} -attr vt dc -attr @path {/mean_vga/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(57)} -pin  "mean_vga:core:inst" {vin:rsc:mgc_in_wire.d(57)} -attr vt dc -attr @path {/mean_vga/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(58)} -pin  "mean_vga:core:inst" {vin:rsc:mgc_in_wire.d(58)} -attr vt dc -attr @path {/mean_vga/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(59)} -pin  "mean_vga:core:inst" {vin:rsc:mgc_in_wire.d(59)} -attr vt dc -attr @path {/mean_vga/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(60)} -pin  "mean_vga:core:inst" {vin:rsc:mgc_in_wire.d(60)} -attr vt dc -attr @path {/mean_vga/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(61)} -pin  "mean_vga:core:inst" {vin:rsc:mgc_in_wire.d(61)} -attr vt dc -attr @path {/mean_vga/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(62)} -pin  "mean_vga:core:inst" {vin:rsc:mgc_in_wire.d(62)} -attr vt dc -attr @path {/mean_vga/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(63)} -pin  "mean_vga:core:inst" {vin:rsc:mgc_in_wire.d(63)} -attr vt dc -attr @path {/mean_vga/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(64)} -pin  "mean_vga:core:inst" {vin:rsc:mgc_in_wire.d(64)} -attr vt dc -attr @path {/mean_vga/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(65)} -pin  "mean_vga:core:inst" {vin:rsc:mgc_in_wire.d(65)} -attr vt dc -attr @path {/mean_vga/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(66)} -pin  "mean_vga:core:inst" {vin:rsc:mgc_in_wire.d(66)} -attr vt dc -attr @path {/mean_vga/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(67)} -pin  "mean_vga:core:inst" {vin:rsc:mgc_in_wire.d(67)} -attr vt dc -attr @path {/mean_vga/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(68)} -pin  "mean_vga:core:inst" {vin:rsc:mgc_in_wire.d(68)} -attr vt dc -attr @path {/mean_vga/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(69)} -pin  "mean_vga:core:inst" {vin:rsc:mgc_in_wire.d(69)} -attr vt dc -attr @path {/mean_vga/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(70)} -pin  "mean_vga:core:inst" {vin:rsc:mgc_in_wire.d(70)} -attr vt dc -attr @path {/mean_vga/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(71)} -pin  "mean_vga:core:inst" {vin:rsc:mgc_in_wire.d(71)} -attr vt dc -attr @path {/mean_vga/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(72)} -pin  "mean_vga:core:inst" {vin:rsc:mgc_in_wire.d(72)} -attr vt dc -attr @path {/mean_vga/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(73)} -pin  "mean_vga:core:inst" {vin:rsc:mgc_in_wire.d(73)} -attr vt dc -attr @path {/mean_vga/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(74)} -pin  "mean_vga:core:inst" {vin:rsc:mgc_in_wire.d(74)} -attr vt dc -attr @path {/mean_vga/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(75)} -pin  "mean_vga:core:inst" {vin:rsc:mgc_in_wire.d(75)} -attr vt dc -attr @path {/mean_vga/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(76)} -pin  "mean_vga:core:inst" {vin:rsc:mgc_in_wire.d(76)} -attr vt dc -attr @path {/mean_vga/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(77)} -pin  "mean_vga:core:inst" {vin:rsc:mgc_in_wire.d(77)} -attr vt dc -attr @path {/mean_vga/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(78)} -pin  "mean_vga:core:inst" {vin:rsc:mgc_in_wire.d(78)} -attr vt dc -attr @path {/mean_vga/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(79)} -pin  "mean_vga:core:inst" {vin:rsc:mgc_in_wire.d(79)} -attr vt dc -attr @path {/mean_vga/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(80)} -pin  "mean_vga:core:inst" {vin:rsc:mgc_in_wire.d(80)} -attr vt dc -attr @path {/mean_vga/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(81)} -pin  "mean_vga:core:inst" {vin:rsc:mgc_in_wire.d(81)} -attr vt dc -attr @path {/mean_vga/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(82)} -pin  "mean_vga:core:inst" {vin:rsc:mgc_in_wire.d(82)} -attr vt dc -attr @path {/mean_vga/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(83)} -pin  "mean_vga:core:inst" {vin:rsc:mgc_in_wire.d(83)} -attr vt dc -attr @path {/mean_vga/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(84)} -pin  "mean_vga:core:inst" {vin:rsc:mgc_in_wire.d(84)} -attr vt dc -attr @path {/mean_vga/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(85)} -pin  "mean_vga:core:inst" {vin:rsc:mgc_in_wire.d(85)} -attr vt dc -attr @path {/mean_vga/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(86)} -pin  "mean_vga:core:inst" {vin:rsc:mgc_in_wire.d(86)} -attr vt dc -attr @path {/mean_vga/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(87)} -pin  "mean_vga:core:inst" {vin:rsc:mgc_in_wire.d(87)} -attr vt dc -attr @path {/mean_vga/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(88)} -pin  "mean_vga:core:inst" {vin:rsc:mgc_in_wire.d(88)} -attr vt dc -attr @path {/mean_vga/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(89)} -pin  "mean_vga:core:inst" {vin:rsc:mgc_in_wire.d(89)} -attr vt dc -attr @path {/mean_vga/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(90)} -pin  "mean_vga:core:inst" {vin:rsc:mgc_in_wire.d(90)} -attr vt dc -attr @path {/mean_vga/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(91)} -pin  "mean_vga:core:inst" {vin:rsc:mgc_in_wire.d(91)} -attr vt dc -attr @path {/mean_vga/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(92)} -pin  "mean_vga:core:inst" {vin:rsc:mgc_in_wire.d(92)} -attr vt dc -attr @path {/mean_vga/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(93)} -pin  "mean_vga:core:inst" {vin:rsc:mgc_in_wire.d(93)} -attr vt dc -attr @path {/mean_vga/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(94)} -pin  "mean_vga:core:inst" {vin:rsc:mgc_in_wire.d(94)} -attr vt dc -attr @path {/mean_vga/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(95)} -pin  "mean_vga:core:inst" {vin:rsc:mgc_in_wire.d(95)} -attr vt dc -attr @path {/mean_vga/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(96)} -pin  "mean_vga:core:inst" {vin:rsc:mgc_in_wire.d(96)} -attr vt dc -attr @path {/mean_vga/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(97)} -pin  "mean_vga:core:inst" {vin:rsc:mgc_in_wire.d(97)} -attr vt dc -attr @path {/mean_vga/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(98)} -pin  "mean_vga:core:inst" {vin:rsc:mgc_in_wire.d(98)} -attr vt dc -attr @path {/mean_vga/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(99)} -pin  "mean_vga:core:inst" {vin:rsc:mgc_in_wire.d(99)} -attr vt dc -attr @path {/mean_vga/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(100)} -pin  "mean_vga:core:inst" {vin:rsc:mgc_in_wire.d(100)} -attr vt dc -attr @path {/mean_vga/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(101)} -pin  "mean_vga:core:inst" {vin:rsc:mgc_in_wire.d(101)} -attr vt dc -attr @path {/mean_vga/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(102)} -pin  "mean_vga:core:inst" {vin:rsc:mgc_in_wire.d(102)} -attr vt dc -attr @path {/mean_vga/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(103)} -pin  "mean_vga:core:inst" {vin:rsc:mgc_in_wire.d(103)} -attr vt dc -attr @path {/mean_vga/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(104)} -pin  "mean_vga:core:inst" {vin:rsc:mgc_in_wire.d(104)} -attr vt dc -attr @path {/mean_vga/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(105)} -pin  "mean_vga:core:inst" {vin:rsc:mgc_in_wire.d(105)} -attr vt dc -attr @path {/mean_vga/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(106)} -pin  "mean_vga:core:inst" {vin:rsc:mgc_in_wire.d(106)} -attr vt dc -attr @path {/mean_vga/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(107)} -pin  "mean_vga:core:inst" {vin:rsc:mgc_in_wire.d(107)} -attr vt dc -attr @path {/mean_vga/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(108)} -pin  "mean_vga:core:inst" {vin:rsc:mgc_in_wire.d(108)} -attr vt dc -attr @path {/mean_vga/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(109)} -pin  "mean_vga:core:inst" {vin:rsc:mgc_in_wire.d(109)} -attr vt dc -attr @path {/mean_vga/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(110)} -pin  "mean_vga:core:inst" {vin:rsc:mgc_in_wire.d(110)} -attr vt dc -attr @path {/mean_vga/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(111)} -pin  "mean_vga:core:inst" {vin:rsc:mgc_in_wire.d(111)} -attr vt dc -attr @path {/mean_vga/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(112)} -pin  "mean_vga:core:inst" {vin:rsc:mgc_in_wire.d(112)} -attr vt dc -attr @path {/mean_vga/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(113)} -pin  "mean_vga:core:inst" {vin:rsc:mgc_in_wire.d(113)} -attr vt dc -attr @path {/mean_vga/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(114)} -pin  "mean_vga:core:inst" {vin:rsc:mgc_in_wire.d(114)} -attr vt dc -attr @path {/mean_vga/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(115)} -pin  "mean_vga:core:inst" {vin:rsc:mgc_in_wire.d(115)} -attr vt dc -attr @path {/mean_vga/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(116)} -pin  "mean_vga:core:inst" {vin:rsc:mgc_in_wire.d(116)} -attr vt dc -attr @path {/mean_vga/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(117)} -pin  "mean_vga:core:inst" {vin:rsc:mgc_in_wire.d(117)} -attr vt dc -attr @path {/mean_vga/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(118)} -pin  "mean_vga:core:inst" {vin:rsc:mgc_in_wire.d(118)} -attr vt dc -attr @path {/mean_vga/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(119)} -pin  "mean_vga:core:inst" {vin:rsc:mgc_in_wire.d(119)} -attr vt dc -attr @path {/mean_vga/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(120)} -pin  "mean_vga:core:inst" {vin:rsc:mgc_in_wire.d(120)} -attr vt dc -attr @path {/mean_vga/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(121)} -pin  "mean_vga:core:inst" {vin:rsc:mgc_in_wire.d(121)} -attr vt dc -attr @path {/mean_vga/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(122)} -pin  "mean_vga:core:inst" {vin:rsc:mgc_in_wire.d(122)} -attr vt dc -attr @path {/mean_vga/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(123)} -pin  "mean_vga:core:inst" {vin:rsc:mgc_in_wire.d(123)} -attr vt dc -attr @path {/mean_vga/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(124)} -pin  "mean_vga:core:inst" {vin:rsc:mgc_in_wire.d(124)} -attr vt dc -attr @path {/mean_vga/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(125)} -pin  "mean_vga:core:inst" {vin:rsc:mgc_in_wire.d(125)} -attr vt dc -attr @path {/mean_vga/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(126)} -pin  "mean_vga:core:inst" {vin:rsc:mgc_in_wire.d(126)} -attr vt dc -attr @path {/mean_vga/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(127)} -pin  "mean_vga:core:inst" {vin:rsc:mgc_in_wire.d(127)} -attr vt dc -attr @path {/mean_vga/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(128)} -pin  "mean_vga:core:inst" {vin:rsc:mgc_in_wire.d(128)} -attr vt dc -attr @path {/mean_vga/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(129)} -pin  "mean_vga:core:inst" {vin:rsc:mgc_in_wire.d(129)} -attr vt dc -attr @path {/mean_vga/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(130)} -pin  "mean_vga:core:inst" {vin:rsc:mgc_in_wire.d(130)} -attr vt dc -attr @path {/mean_vga/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(131)} -pin  "mean_vga:core:inst" {vin:rsc:mgc_in_wire.d(131)} -attr vt dc -attr @path {/mean_vga/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(132)} -pin  "mean_vga:core:inst" {vin:rsc:mgc_in_wire.d(132)} -attr vt dc -attr @path {/mean_vga/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(133)} -pin  "mean_vga:core:inst" {vin:rsc:mgc_in_wire.d(133)} -attr vt dc -attr @path {/mean_vga/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(134)} -pin  "mean_vga:core:inst" {vin:rsc:mgc_in_wire.d(134)} -attr vt dc -attr @path {/mean_vga/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(135)} -pin  "mean_vga:core:inst" {vin:rsc:mgc_in_wire.d(135)} -attr vt dc -attr @path {/mean_vga/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(136)} -pin  "mean_vga:core:inst" {vin:rsc:mgc_in_wire.d(136)} -attr vt dc -attr @path {/mean_vga/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(137)} -pin  "mean_vga:core:inst" {vin:rsc:mgc_in_wire.d(137)} -attr vt dc -attr @path {/mean_vga/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(138)} -pin  "mean_vga:core:inst" {vin:rsc:mgc_in_wire.d(138)} -attr vt dc -attr @path {/mean_vga/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(139)} -pin  "mean_vga:core:inst" {vin:rsc:mgc_in_wire.d(139)} -attr vt dc -attr @path {/mean_vga/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(140)} -pin  "mean_vga:core:inst" {vin:rsc:mgc_in_wire.d(140)} -attr vt dc -attr @path {/mean_vga/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(141)} -pin  "mean_vga:core:inst" {vin:rsc:mgc_in_wire.d(141)} -attr vt dc -attr @path {/mean_vga/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(142)} -pin  "mean_vga:core:inst" {vin:rsc:mgc_in_wire.d(142)} -attr vt dc -attr @path {/mean_vga/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(143)} -pin  "mean_vga:core:inst" {vin:rsc:mgc_in_wire.d(143)} -attr vt dc -attr @path {/mean_vga/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(144)} -pin  "mean_vga:core:inst" {vin:rsc:mgc_in_wire.d(144)} -attr vt dc -attr @path {/mean_vga/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(145)} -pin  "mean_vga:core:inst" {vin:rsc:mgc_in_wire.d(145)} -attr vt dc -attr @path {/mean_vga/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(146)} -pin  "mean_vga:core:inst" {vin:rsc:mgc_in_wire.d(146)} -attr vt dc -attr @path {/mean_vga/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(147)} -pin  "mean_vga:core:inst" {vin:rsc:mgc_in_wire.d(147)} -attr vt dc -attr @path {/mean_vga/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(148)} -pin  "mean_vga:core:inst" {vin:rsc:mgc_in_wire.d(148)} -attr vt dc -attr @path {/mean_vga/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(149)} -pin  "mean_vga:core:inst" {vin:rsc:mgc_in_wire.d(149)} -attr vt dc -attr @path {/mean_vga/vin:rsc:mgc_in_wire.d}
load net {vout:rsc:mgc_out_stdreg.d#1(0)} -pin  "mean_vga:core:inst" {vout:rsc:mgc_out_stdreg.d(0)} -attr vt dc -attr @path {/mean_vga/vout:rsc:mgc_out_stdreg.d}
load net {vout:rsc:mgc_out_stdreg.d#1(1)} -pin  "mean_vga:core:inst" {vout:rsc:mgc_out_stdreg.d(1)} -attr vt dc -attr @path {/mean_vga/vout:rsc:mgc_out_stdreg.d}
load net {vout:rsc:mgc_out_stdreg.d#1(2)} -pin  "mean_vga:core:inst" {vout:rsc:mgc_out_stdreg.d(2)} -attr vt dc -attr @path {/mean_vga/vout:rsc:mgc_out_stdreg.d}
load net {vout:rsc:mgc_out_stdreg.d#1(3)} -pin  "mean_vga:core:inst" {vout:rsc:mgc_out_stdreg.d(3)} -attr vt dc -attr @path {/mean_vga/vout:rsc:mgc_out_stdreg.d}
load net {vout:rsc:mgc_out_stdreg.d#1(4)} -pin  "mean_vga:core:inst" {vout:rsc:mgc_out_stdreg.d(4)} -attr vt dc -attr @path {/mean_vga/vout:rsc:mgc_out_stdreg.d}
load net {vout:rsc:mgc_out_stdreg.d#1(5)} -pin  "mean_vga:core:inst" {vout:rsc:mgc_out_stdreg.d(5)} -attr vt dc -attr @path {/mean_vga/vout:rsc:mgc_out_stdreg.d}
load net {vout:rsc:mgc_out_stdreg.d#1(6)} -pin  "mean_vga:core:inst" {vout:rsc:mgc_out_stdreg.d(6)} -attr vt dc -attr @path {/mean_vga/vout:rsc:mgc_out_stdreg.d}
load net {vout:rsc:mgc_out_stdreg.d#1(7)} -pin  "mean_vga:core:inst" {vout:rsc:mgc_out_stdreg.d(7)} -attr vt dc -attr @path {/mean_vga/vout:rsc:mgc_out_stdreg.d}
load net {vout:rsc:mgc_out_stdreg.d#1(8)} -pin  "mean_vga:core:inst" {vout:rsc:mgc_out_stdreg.d(8)} -attr vt dc -attr @path {/mean_vga/vout:rsc:mgc_out_stdreg.d}
load net {vout:rsc:mgc_out_stdreg.d#1(9)} -pin  "mean_vga:core:inst" {vout:rsc:mgc_out_stdreg.d(9)} -attr vt dc -attr @path {/mean_vga/vout:rsc:mgc_out_stdreg.d}
load net {vout:rsc:mgc_out_stdreg.d#1(10)} -pin  "mean_vga:core:inst" {vout:rsc:mgc_out_stdreg.d(10)} -attr vt dc -attr @path {/mean_vga/vout:rsc:mgc_out_stdreg.d}
load net {vout:rsc:mgc_out_stdreg.d#1(11)} -pin  "mean_vga:core:inst" {vout:rsc:mgc_out_stdreg.d(11)} -attr vt dc -attr @path {/mean_vga/vout:rsc:mgc_out_stdreg.d}
load net {vout:rsc:mgc_out_stdreg.d#1(12)} -pin  "mean_vga:core:inst" {vout:rsc:mgc_out_stdreg.d(12)} -attr vt dc -attr @path {/mean_vga/vout:rsc:mgc_out_stdreg.d}
load net {vout:rsc:mgc_out_stdreg.d#1(13)} -pin  "mean_vga:core:inst" {vout:rsc:mgc_out_stdreg.d(13)} -attr vt dc -attr @path {/mean_vga/vout:rsc:mgc_out_stdreg.d}
load net {vout:rsc:mgc_out_stdreg.d#1(14)} -pin  "mean_vga:core:inst" {vout:rsc:mgc_out_stdreg.d(14)} -attr vt dc -attr @path {/mean_vga/vout:rsc:mgc_out_stdreg.d}
load net {vout:rsc:mgc_out_stdreg.d#1(15)} -pin  "mean_vga:core:inst" {vout:rsc:mgc_out_stdreg.d(15)} -attr vt dc -attr @path {/mean_vga/vout:rsc:mgc_out_stdreg.d}
load net {vout:rsc:mgc_out_stdreg.d#1(16)} -pin  "mean_vga:core:inst" {vout:rsc:mgc_out_stdreg.d(16)} -attr vt dc -attr @path {/mean_vga/vout:rsc:mgc_out_stdreg.d}
load net {vout:rsc:mgc_out_stdreg.d#1(17)} -pin  "mean_vga:core:inst" {vout:rsc:mgc_out_stdreg.d(17)} -attr vt dc -attr @path {/mean_vga/vout:rsc:mgc_out_stdreg.d}
load net {vout:rsc:mgc_out_stdreg.d#1(18)} -pin  "mean_vga:core:inst" {vout:rsc:mgc_out_stdreg.d(18)} -attr vt dc -attr @path {/mean_vga/vout:rsc:mgc_out_stdreg.d}
load net {vout:rsc:mgc_out_stdreg.d#1(19)} -pin  "mean_vga:core:inst" {vout:rsc:mgc_out_stdreg.d(19)} -attr vt dc -attr @path {/mean_vga/vout:rsc:mgc_out_stdreg.d}
load net {vout:rsc:mgc_out_stdreg.d#1(20)} -pin  "mean_vga:core:inst" {vout:rsc:mgc_out_stdreg.d(20)} -attr vt dc -attr @path {/mean_vga/vout:rsc:mgc_out_stdreg.d}
load net {vout:rsc:mgc_out_stdreg.d#1(21)} -pin  "mean_vga:core:inst" {vout:rsc:mgc_out_stdreg.d(21)} -attr vt dc -attr @path {/mean_vga/vout:rsc:mgc_out_stdreg.d}
load net {vout:rsc:mgc_out_stdreg.d#1(22)} -pin  "mean_vga:core:inst" {vout:rsc:mgc_out_stdreg.d(22)} -attr vt dc -attr @path {/mean_vga/vout:rsc:mgc_out_stdreg.d}
load net {vout:rsc:mgc_out_stdreg.d#1(23)} -pin  "mean_vga:core:inst" {vout:rsc:mgc_out_stdreg.d(23)} -attr vt dc -attr @path {/mean_vga/vout:rsc:mgc_out_stdreg.d}
load net {vout:rsc:mgc_out_stdreg.d#1(24)} -pin  "mean_vga:core:inst" {vout:rsc:mgc_out_stdreg.d(24)} -attr vt dc -attr @path {/mean_vga/vout:rsc:mgc_out_stdreg.d}
load net {vout:rsc:mgc_out_stdreg.d#1(25)} -pin  "mean_vga:core:inst" {vout:rsc:mgc_out_stdreg.d(25)} -attr vt dc -attr @path {/mean_vga/vout:rsc:mgc_out_stdreg.d}
load net {vout:rsc:mgc_out_stdreg.d#1(26)} -pin  "mean_vga:core:inst" {vout:rsc:mgc_out_stdreg.d(26)} -attr vt dc -attr @path {/mean_vga/vout:rsc:mgc_out_stdreg.d}
load net {vout:rsc:mgc_out_stdreg.d#1(27)} -pin  "mean_vga:core:inst" {vout:rsc:mgc_out_stdreg.d(27)} -attr vt dc -attr @path {/mean_vga/vout:rsc:mgc_out_stdreg.d}
load net {vout:rsc:mgc_out_stdreg.d#1(28)} -pin  "mean_vga:core:inst" {vout:rsc:mgc_out_stdreg.d(28)} -attr vt dc -attr @path {/mean_vga/vout:rsc:mgc_out_stdreg.d}
load net {vout:rsc:mgc_out_stdreg.d#1(29)} -pin  "mean_vga:core:inst" {vout:rsc:mgc_out_stdreg.d(29)} -attr vt dc -attr @path {/mean_vga/vout:rsc:mgc_out_stdreg.d}
load inst "vin:rsc:mgc_in_wire" "mgc_ioport.mgc_in_wire(1,150)" "INTERFACE" -attr xrf 2504 -attr oid 551 -attr vt d -attr @path {/mean_vga/vin:rsc:mgc_in_wire} -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_ioport.mgc_in_wire(1,150)" -pg 1 -lvl 1
load net {vin:rsc:mgc_in_wire.d#1(0)} -pin  "vin:rsc:mgc_in_wire" {d(0)} -attr vt d -attr @path {/mean_vga/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(1)} -pin  "vin:rsc:mgc_in_wire" {d(1)} -attr vt d -attr @path {/mean_vga/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(2)} -pin  "vin:rsc:mgc_in_wire" {d(2)} -attr vt d -attr @path {/mean_vga/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(3)} -pin  "vin:rsc:mgc_in_wire" {d(3)} -attr vt d -attr @path {/mean_vga/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(4)} -pin  "vin:rsc:mgc_in_wire" {d(4)} -attr vt d -attr @path {/mean_vga/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(5)} -pin  "vin:rsc:mgc_in_wire" {d(5)} -attr vt d -attr @path {/mean_vga/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(6)} -pin  "vin:rsc:mgc_in_wire" {d(6)} -attr vt d -attr @path {/mean_vga/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(7)} -pin  "vin:rsc:mgc_in_wire" {d(7)} -attr vt d -attr @path {/mean_vga/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(8)} -pin  "vin:rsc:mgc_in_wire" {d(8)} -attr vt d -attr @path {/mean_vga/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(9)} -pin  "vin:rsc:mgc_in_wire" {d(9)} -attr vt d -attr @path {/mean_vga/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(10)} -pin  "vin:rsc:mgc_in_wire" {d(10)} -attr vt d -attr @path {/mean_vga/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(11)} -pin  "vin:rsc:mgc_in_wire" {d(11)} -attr vt d -attr @path {/mean_vga/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(12)} -pin  "vin:rsc:mgc_in_wire" {d(12)} -attr vt d -attr @path {/mean_vga/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(13)} -pin  "vin:rsc:mgc_in_wire" {d(13)} -attr vt d -attr @path {/mean_vga/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(14)} -pin  "vin:rsc:mgc_in_wire" {d(14)} -attr vt d -attr @path {/mean_vga/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(15)} -pin  "vin:rsc:mgc_in_wire" {d(15)} -attr vt d -attr @path {/mean_vga/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(16)} -pin  "vin:rsc:mgc_in_wire" {d(16)} -attr vt d -attr @path {/mean_vga/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(17)} -pin  "vin:rsc:mgc_in_wire" {d(17)} -attr vt d -attr @path {/mean_vga/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(18)} -pin  "vin:rsc:mgc_in_wire" {d(18)} -attr vt d -attr @path {/mean_vga/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(19)} -pin  "vin:rsc:mgc_in_wire" {d(19)} -attr vt d -attr @path {/mean_vga/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(20)} -pin  "vin:rsc:mgc_in_wire" {d(20)} -attr vt d -attr @path {/mean_vga/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(21)} -pin  "vin:rsc:mgc_in_wire" {d(21)} -attr vt d -attr @path {/mean_vga/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(22)} -pin  "vin:rsc:mgc_in_wire" {d(22)} -attr vt d -attr @path {/mean_vga/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(23)} -pin  "vin:rsc:mgc_in_wire" {d(23)} -attr vt d -attr @path {/mean_vga/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(24)} -pin  "vin:rsc:mgc_in_wire" {d(24)} -attr vt d -attr @path {/mean_vga/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(25)} -pin  "vin:rsc:mgc_in_wire" {d(25)} -attr vt d -attr @path {/mean_vga/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(26)} -pin  "vin:rsc:mgc_in_wire" {d(26)} -attr vt d -attr @path {/mean_vga/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(27)} -pin  "vin:rsc:mgc_in_wire" {d(27)} -attr vt d -attr @path {/mean_vga/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(28)} -pin  "vin:rsc:mgc_in_wire" {d(28)} -attr vt d -attr @path {/mean_vga/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(29)} -pin  "vin:rsc:mgc_in_wire" {d(29)} -attr vt d -attr @path {/mean_vga/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(30)} -pin  "vin:rsc:mgc_in_wire" {d(30)} -attr vt d -attr @path {/mean_vga/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(31)} -pin  "vin:rsc:mgc_in_wire" {d(31)} -attr vt d -attr @path {/mean_vga/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(32)} -pin  "vin:rsc:mgc_in_wire" {d(32)} -attr vt d -attr @path {/mean_vga/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(33)} -pin  "vin:rsc:mgc_in_wire" {d(33)} -attr vt d -attr @path {/mean_vga/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(34)} -pin  "vin:rsc:mgc_in_wire" {d(34)} -attr vt d -attr @path {/mean_vga/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(35)} -pin  "vin:rsc:mgc_in_wire" {d(35)} -attr vt d -attr @path {/mean_vga/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(36)} -pin  "vin:rsc:mgc_in_wire" {d(36)} -attr vt d -attr @path {/mean_vga/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(37)} -pin  "vin:rsc:mgc_in_wire" {d(37)} -attr vt d -attr @path {/mean_vga/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(38)} -pin  "vin:rsc:mgc_in_wire" {d(38)} -attr vt d -attr @path {/mean_vga/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(39)} -pin  "vin:rsc:mgc_in_wire" {d(39)} -attr vt d -attr @path {/mean_vga/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(40)} -pin  "vin:rsc:mgc_in_wire" {d(40)} -attr vt d -attr @path {/mean_vga/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(41)} -pin  "vin:rsc:mgc_in_wire" {d(41)} -attr vt d -attr @path {/mean_vga/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(42)} -pin  "vin:rsc:mgc_in_wire" {d(42)} -attr vt d -attr @path {/mean_vga/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(43)} -pin  "vin:rsc:mgc_in_wire" {d(43)} -attr vt d -attr @path {/mean_vga/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(44)} -pin  "vin:rsc:mgc_in_wire" {d(44)} -attr vt d -attr @path {/mean_vga/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(45)} -pin  "vin:rsc:mgc_in_wire" {d(45)} -attr vt d -attr @path {/mean_vga/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(46)} -pin  "vin:rsc:mgc_in_wire" {d(46)} -attr vt d -attr @path {/mean_vga/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(47)} -pin  "vin:rsc:mgc_in_wire" {d(47)} -attr vt d -attr @path {/mean_vga/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(48)} -pin  "vin:rsc:mgc_in_wire" {d(48)} -attr vt d -attr @path {/mean_vga/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(49)} -pin  "vin:rsc:mgc_in_wire" {d(49)} -attr vt d -attr @path {/mean_vga/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(50)} -pin  "vin:rsc:mgc_in_wire" {d(50)} -attr vt d -attr @path {/mean_vga/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(51)} -pin  "vin:rsc:mgc_in_wire" {d(51)} -attr vt d -attr @path {/mean_vga/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(52)} -pin  "vin:rsc:mgc_in_wire" {d(52)} -attr vt d -attr @path {/mean_vga/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(53)} -pin  "vin:rsc:mgc_in_wire" {d(53)} -attr vt d -attr @path {/mean_vga/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(54)} -pin  "vin:rsc:mgc_in_wire" {d(54)} -attr vt d -attr @path {/mean_vga/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(55)} -pin  "vin:rsc:mgc_in_wire" {d(55)} -attr vt d -attr @path {/mean_vga/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(56)} -pin  "vin:rsc:mgc_in_wire" {d(56)} -attr vt d -attr @path {/mean_vga/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(57)} -pin  "vin:rsc:mgc_in_wire" {d(57)} -attr vt d -attr @path {/mean_vga/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(58)} -pin  "vin:rsc:mgc_in_wire" {d(58)} -attr vt d -attr @path {/mean_vga/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(59)} -pin  "vin:rsc:mgc_in_wire" {d(59)} -attr vt d -attr @path {/mean_vga/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(60)} -pin  "vin:rsc:mgc_in_wire" {d(60)} -attr vt d -attr @path {/mean_vga/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(61)} -pin  "vin:rsc:mgc_in_wire" {d(61)} -attr vt d -attr @path {/mean_vga/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(62)} -pin  "vin:rsc:mgc_in_wire" {d(62)} -attr vt d -attr @path {/mean_vga/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(63)} -pin  "vin:rsc:mgc_in_wire" {d(63)} -attr vt d -attr @path {/mean_vga/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(64)} -pin  "vin:rsc:mgc_in_wire" {d(64)} -attr vt d -attr @path {/mean_vga/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(65)} -pin  "vin:rsc:mgc_in_wire" {d(65)} -attr vt d -attr @path {/mean_vga/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(66)} -pin  "vin:rsc:mgc_in_wire" {d(66)} -attr vt d -attr @path {/mean_vga/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(67)} -pin  "vin:rsc:mgc_in_wire" {d(67)} -attr vt d -attr @path {/mean_vga/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(68)} -pin  "vin:rsc:mgc_in_wire" {d(68)} -attr vt d -attr @path {/mean_vga/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(69)} -pin  "vin:rsc:mgc_in_wire" {d(69)} -attr vt d -attr @path {/mean_vga/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(70)} -pin  "vin:rsc:mgc_in_wire" {d(70)} -attr vt d -attr @path {/mean_vga/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(71)} -pin  "vin:rsc:mgc_in_wire" {d(71)} -attr vt d -attr @path {/mean_vga/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(72)} -pin  "vin:rsc:mgc_in_wire" {d(72)} -attr vt d -attr @path {/mean_vga/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(73)} -pin  "vin:rsc:mgc_in_wire" {d(73)} -attr vt d -attr @path {/mean_vga/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(74)} -pin  "vin:rsc:mgc_in_wire" {d(74)} -attr vt d -attr @path {/mean_vga/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(75)} -pin  "vin:rsc:mgc_in_wire" {d(75)} -attr vt d -attr @path {/mean_vga/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(76)} -pin  "vin:rsc:mgc_in_wire" {d(76)} -attr vt d -attr @path {/mean_vga/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(77)} -pin  "vin:rsc:mgc_in_wire" {d(77)} -attr vt d -attr @path {/mean_vga/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(78)} -pin  "vin:rsc:mgc_in_wire" {d(78)} -attr vt d -attr @path {/mean_vga/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(79)} -pin  "vin:rsc:mgc_in_wire" {d(79)} -attr vt d -attr @path {/mean_vga/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(80)} -pin  "vin:rsc:mgc_in_wire" {d(80)} -attr vt d -attr @path {/mean_vga/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(81)} -pin  "vin:rsc:mgc_in_wire" {d(81)} -attr vt d -attr @path {/mean_vga/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(82)} -pin  "vin:rsc:mgc_in_wire" {d(82)} -attr vt d -attr @path {/mean_vga/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(83)} -pin  "vin:rsc:mgc_in_wire" {d(83)} -attr vt d -attr @path {/mean_vga/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(84)} -pin  "vin:rsc:mgc_in_wire" {d(84)} -attr vt d -attr @path {/mean_vga/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(85)} -pin  "vin:rsc:mgc_in_wire" {d(85)} -attr vt d -attr @path {/mean_vga/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(86)} -pin  "vin:rsc:mgc_in_wire" {d(86)} -attr vt d -attr @path {/mean_vga/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(87)} -pin  "vin:rsc:mgc_in_wire" {d(87)} -attr vt d -attr @path {/mean_vga/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(88)} -pin  "vin:rsc:mgc_in_wire" {d(88)} -attr vt d -attr @path {/mean_vga/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(89)} -pin  "vin:rsc:mgc_in_wire" {d(89)} -attr vt d -attr @path {/mean_vga/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(90)} -pin  "vin:rsc:mgc_in_wire" {d(90)} -attr vt d -attr @path {/mean_vga/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(91)} -pin  "vin:rsc:mgc_in_wire" {d(91)} -attr vt d -attr @path {/mean_vga/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(92)} -pin  "vin:rsc:mgc_in_wire" {d(92)} -attr vt d -attr @path {/mean_vga/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(93)} -pin  "vin:rsc:mgc_in_wire" {d(93)} -attr vt d -attr @path {/mean_vga/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(94)} -pin  "vin:rsc:mgc_in_wire" {d(94)} -attr vt d -attr @path {/mean_vga/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(95)} -pin  "vin:rsc:mgc_in_wire" {d(95)} -attr vt d -attr @path {/mean_vga/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(96)} -pin  "vin:rsc:mgc_in_wire" {d(96)} -attr vt d -attr @path {/mean_vga/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(97)} -pin  "vin:rsc:mgc_in_wire" {d(97)} -attr vt d -attr @path {/mean_vga/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(98)} -pin  "vin:rsc:mgc_in_wire" {d(98)} -attr vt d -attr @path {/mean_vga/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(99)} -pin  "vin:rsc:mgc_in_wire" {d(99)} -attr vt d -attr @path {/mean_vga/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(100)} -pin  "vin:rsc:mgc_in_wire" {d(100)} -attr vt d -attr @path {/mean_vga/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(101)} -pin  "vin:rsc:mgc_in_wire" {d(101)} -attr vt d -attr @path {/mean_vga/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(102)} -pin  "vin:rsc:mgc_in_wire" {d(102)} -attr vt d -attr @path {/mean_vga/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(103)} -pin  "vin:rsc:mgc_in_wire" {d(103)} -attr vt d -attr @path {/mean_vga/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(104)} -pin  "vin:rsc:mgc_in_wire" {d(104)} -attr vt d -attr @path {/mean_vga/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(105)} -pin  "vin:rsc:mgc_in_wire" {d(105)} -attr vt d -attr @path {/mean_vga/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(106)} -pin  "vin:rsc:mgc_in_wire" {d(106)} -attr vt d -attr @path {/mean_vga/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(107)} -pin  "vin:rsc:mgc_in_wire" {d(107)} -attr vt d -attr @path {/mean_vga/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(108)} -pin  "vin:rsc:mgc_in_wire" {d(108)} -attr vt d -attr @path {/mean_vga/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(109)} -pin  "vin:rsc:mgc_in_wire" {d(109)} -attr vt d -attr @path {/mean_vga/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(110)} -pin  "vin:rsc:mgc_in_wire" {d(110)} -attr vt d -attr @path {/mean_vga/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(111)} -pin  "vin:rsc:mgc_in_wire" {d(111)} -attr vt d -attr @path {/mean_vga/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(112)} -pin  "vin:rsc:mgc_in_wire" {d(112)} -attr vt d -attr @path {/mean_vga/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(113)} -pin  "vin:rsc:mgc_in_wire" {d(113)} -attr vt d -attr @path {/mean_vga/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(114)} -pin  "vin:rsc:mgc_in_wire" {d(114)} -attr vt d -attr @path {/mean_vga/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(115)} -pin  "vin:rsc:mgc_in_wire" {d(115)} -attr vt d -attr @path {/mean_vga/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(116)} -pin  "vin:rsc:mgc_in_wire" {d(116)} -attr vt d -attr @path {/mean_vga/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(117)} -pin  "vin:rsc:mgc_in_wire" {d(117)} -attr vt d -attr @path {/mean_vga/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(118)} -pin  "vin:rsc:mgc_in_wire" {d(118)} -attr vt d -attr @path {/mean_vga/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(119)} -pin  "vin:rsc:mgc_in_wire" {d(119)} -attr vt d -attr @path {/mean_vga/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(120)} -pin  "vin:rsc:mgc_in_wire" {d(120)} -attr vt d -attr @path {/mean_vga/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(121)} -pin  "vin:rsc:mgc_in_wire" {d(121)} -attr vt d -attr @path {/mean_vga/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(122)} -pin  "vin:rsc:mgc_in_wire" {d(122)} -attr vt d -attr @path {/mean_vga/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(123)} -pin  "vin:rsc:mgc_in_wire" {d(123)} -attr vt d -attr @path {/mean_vga/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(124)} -pin  "vin:rsc:mgc_in_wire" {d(124)} -attr vt d -attr @path {/mean_vga/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(125)} -pin  "vin:rsc:mgc_in_wire" {d(125)} -attr vt d -attr @path {/mean_vga/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(126)} -pin  "vin:rsc:mgc_in_wire" {d(126)} -attr vt d -attr @path {/mean_vga/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(127)} -pin  "vin:rsc:mgc_in_wire" {d(127)} -attr vt d -attr @path {/mean_vga/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(128)} -pin  "vin:rsc:mgc_in_wire" {d(128)} -attr vt d -attr @path {/mean_vga/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(129)} -pin  "vin:rsc:mgc_in_wire" {d(129)} -attr vt d -attr @path {/mean_vga/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(130)} -pin  "vin:rsc:mgc_in_wire" {d(130)} -attr vt d -attr @path {/mean_vga/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(131)} -pin  "vin:rsc:mgc_in_wire" {d(131)} -attr vt d -attr @path {/mean_vga/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(132)} -pin  "vin:rsc:mgc_in_wire" {d(132)} -attr vt d -attr @path {/mean_vga/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(133)} -pin  "vin:rsc:mgc_in_wire" {d(133)} -attr vt d -attr @path {/mean_vga/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(134)} -pin  "vin:rsc:mgc_in_wire" {d(134)} -attr vt d -attr @path {/mean_vga/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(135)} -pin  "vin:rsc:mgc_in_wire" {d(135)} -attr vt d -attr @path {/mean_vga/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(136)} -pin  "vin:rsc:mgc_in_wire" {d(136)} -attr vt d -attr @path {/mean_vga/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(137)} -pin  "vin:rsc:mgc_in_wire" {d(137)} -attr vt d -attr @path {/mean_vga/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(138)} -pin  "vin:rsc:mgc_in_wire" {d(138)} -attr vt d -attr @path {/mean_vga/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(139)} -pin  "vin:rsc:mgc_in_wire" {d(139)} -attr vt d -attr @path {/mean_vga/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(140)} -pin  "vin:rsc:mgc_in_wire" {d(140)} -attr vt d -attr @path {/mean_vga/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(141)} -pin  "vin:rsc:mgc_in_wire" {d(141)} -attr vt d -attr @path {/mean_vga/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(142)} -pin  "vin:rsc:mgc_in_wire" {d(142)} -attr vt d -attr @path {/mean_vga/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(143)} -pin  "vin:rsc:mgc_in_wire" {d(143)} -attr vt d -attr @path {/mean_vga/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(144)} -pin  "vin:rsc:mgc_in_wire" {d(144)} -attr vt d -attr @path {/mean_vga/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(145)} -pin  "vin:rsc:mgc_in_wire" {d(145)} -attr vt d -attr @path {/mean_vga/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(146)} -pin  "vin:rsc:mgc_in_wire" {d(146)} -attr vt d -attr @path {/mean_vga/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(147)} -pin  "vin:rsc:mgc_in_wire" {d(147)} -attr vt d -attr @path {/mean_vga/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(148)} -pin  "vin:rsc:mgc_in_wire" {d(148)} -attr vt d -attr @path {/mean_vga/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(149)} -pin  "vin:rsc:mgc_in_wire" {d(149)} -attr vt d -attr @path {/mean_vga/vin:rsc:mgc_in_wire.d}
load net {vin:rsc.z(0)} -pin  "vin:rsc:mgc_in_wire" {z(0)} -attr vt d -attr @path {/mean_vga/vin:rsc.z}
load net {vin:rsc.z(1)} -pin  "vin:rsc:mgc_in_wire" {z(1)} -attr vt d -attr @path {/mean_vga/vin:rsc.z}
load net {vin:rsc.z(2)} -pin  "vin:rsc:mgc_in_wire" {z(2)} -attr vt d -attr @path {/mean_vga/vin:rsc.z}
load net {vin:rsc.z(3)} -pin  "vin:rsc:mgc_in_wire" {z(3)} -attr vt d -attr @path {/mean_vga/vin:rsc.z}
load net {vin:rsc.z(4)} -pin  "vin:rsc:mgc_in_wire" {z(4)} -attr vt d -attr @path {/mean_vga/vin:rsc.z}
load net {vin:rsc.z(5)} -pin  "vin:rsc:mgc_in_wire" {z(5)} -attr vt d -attr @path {/mean_vga/vin:rsc.z}
load net {vin:rsc.z(6)} -pin  "vin:rsc:mgc_in_wire" {z(6)} -attr vt d -attr @path {/mean_vga/vin:rsc.z}
load net {vin:rsc.z(7)} -pin  "vin:rsc:mgc_in_wire" {z(7)} -attr vt d -attr @path {/mean_vga/vin:rsc.z}
load net {vin:rsc.z(8)} -pin  "vin:rsc:mgc_in_wire" {z(8)} -attr vt d -attr @path {/mean_vga/vin:rsc.z}
load net {vin:rsc.z(9)} -pin  "vin:rsc:mgc_in_wire" {z(9)} -attr vt d -attr @path {/mean_vga/vin:rsc.z}
load net {vin:rsc.z(10)} -pin  "vin:rsc:mgc_in_wire" {z(10)} -attr vt d -attr @path {/mean_vga/vin:rsc.z}
load net {vin:rsc.z(11)} -pin  "vin:rsc:mgc_in_wire" {z(11)} -attr vt d -attr @path {/mean_vga/vin:rsc.z}
load net {vin:rsc.z(12)} -pin  "vin:rsc:mgc_in_wire" {z(12)} -attr vt d -attr @path {/mean_vga/vin:rsc.z}
load net {vin:rsc.z(13)} -pin  "vin:rsc:mgc_in_wire" {z(13)} -attr vt d -attr @path {/mean_vga/vin:rsc.z}
load net {vin:rsc.z(14)} -pin  "vin:rsc:mgc_in_wire" {z(14)} -attr vt d -attr @path {/mean_vga/vin:rsc.z}
load net {vin:rsc.z(15)} -pin  "vin:rsc:mgc_in_wire" {z(15)} -attr vt d -attr @path {/mean_vga/vin:rsc.z}
load net {vin:rsc.z(16)} -pin  "vin:rsc:mgc_in_wire" {z(16)} -attr vt d -attr @path {/mean_vga/vin:rsc.z}
load net {vin:rsc.z(17)} -pin  "vin:rsc:mgc_in_wire" {z(17)} -attr vt d -attr @path {/mean_vga/vin:rsc.z}
load net {vin:rsc.z(18)} -pin  "vin:rsc:mgc_in_wire" {z(18)} -attr vt d -attr @path {/mean_vga/vin:rsc.z}
load net {vin:rsc.z(19)} -pin  "vin:rsc:mgc_in_wire" {z(19)} -attr vt d -attr @path {/mean_vga/vin:rsc.z}
load net {vin:rsc.z(20)} -pin  "vin:rsc:mgc_in_wire" {z(20)} -attr vt d -attr @path {/mean_vga/vin:rsc.z}
load net {vin:rsc.z(21)} -pin  "vin:rsc:mgc_in_wire" {z(21)} -attr vt d -attr @path {/mean_vga/vin:rsc.z}
load net {vin:rsc.z(22)} -pin  "vin:rsc:mgc_in_wire" {z(22)} -attr vt d -attr @path {/mean_vga/vin:rsc.z}
load net {vin:rsc.z(23)} -pin  "vin:rsc:mgc_in_wire" {z(23)} -attr vt d -attr @path {/mean_vga/vin:rsc.z}
load net {vin:rsc.z(24)} -pin  "vin:rsc:mgc_in_wire" {z(24)} -attr vt d -attr @path {/mean_vga/vin:rsc.z}
load net {vin:rsc.z(25)} -pin  "vin:rsc:mgc_in_wire" {z(25)} -attr vt d -attr @path {/mean_vga/vin:rsc.z}
load net {vin:rsc.z(26)} -pin  "vin:rsc:mgc_in_wire" {z(26)} -attr vt d -attr @path {/mean_vga/vin:rsc.z}
load net {vin:rsc.z(27)} -pin  "vin:rsc:mgc_in_wire" {z(27)} -attr vt d -attr @path {/mean_vga/vin:rsc.z}
load net {vin:rsc.z(28)} -pin  "vin:rsc:mgc_in_wire" {z(28)} -attr vt d -attr @path {/mean_vga/vin:rsc.z}
load net {vin:rsc.z(29)} -pin  "vin:rsc:mgc_in_wire" {z(29)} -attr vt d -attr @path {/mean_vga/vin:rsc.z}
load net {vin:rsc.z(30)} -pin  "vin:rsc:mgc_in_wire" {z(30)} -attr vt d -attr @path {/mean_vga/vin:rsc.z}
load net {vin:rsc.z(31)} -pin  "vin:rsc:mgc_in_wire" {z(31)} -attr vt d -attr @path {/mean_vga/vin:rsc.z}
load net {vin:rsc.z(32)} -pin  "vin:rsc:mgc_in_wire" {z(32)} -attr vt d -attr @path {/mean_vga/vin:rsc.z}
load net {vin:rsc.z(33)} -pin  "vin:rsc:mgc_in_wire" {z(33)} -attr vt d -attr @path {/mean_vga/vin:rsc.z}
load net {vin:rsc.z(34)} -pin  "vin:rsc:mgc_in_wire" {z(34)} -attr vt d -attr @path {/mean_vga/vin:rsc.z}
load net {vin:rsc.z(35)} -pin  "vin:rsc:mgc_in_wire" {z(35)} -attr vt d -attr @path {/mean_vga/vin:rsc.z}
load net {vin:rsc.z(36)} -pin  "vin:rsc:mgc_in_wire" {z(36)} -attr vt d -attr @path {/mean_vga/vin:rsc.z}
load net {vin:rsc.z(37)} -pin  "vin:rsc:mgc_in_wire" {z(37)} -attr vt d -attr @path {/mean_vga/vin:rsc.z}
load net {vin:rsc.z(38)} -pin  "vin:rsc:mgc_in_wire" {z(38)} -attr vt d -attr @path {/mean_vga/vin:rsc.z}
load net {vin:rsc.z(39)} -pin  "vin:rsc:mgc_in_wire" {z(39)} -attr vt d -attr @path {/mean_vga/vin:rsc.z}
load net {vin:rsc.z(40)} -pin  "vin:rsc:mgc_in_wire" {z(40)} -attr vt d -attr @path {/mean_vga/vin:rsc.z}
load net {vin:rsc.z(41)} -pin  "vin:rsc:mgc_in_wire" {z(41)} -attr vt d -attr @path {/mean_vga/vin:rsc.z}
load net {vin:rsc.z(42)} -pin  "vin:rsc:mgc_in_wire" {z(42)} -attr vt d -attr @path {/mean_vga/vin:rsc.z}
load net {vin:rsc.z(43)} -pin  "vin:rsc:mgc_in_wire" {z(43)} -attr vt d -attr @path {/mean_vga/vin:rsc.z}
load net {vin:rsc.z(44)} -pin  "vin:rsc:mgc_in_wire" {z(44)} -attr vt d -attr @path {/mean_vga/vin:rsc.z}
load net {vin:rsc.z(45)} -pin  "vin:rsc:mgc_in_wire" {z(45)} -attr vt d -attr @path {/mean_vga/vin:rsc.z}
load net {vin:rsc.z(46)} -pin  "vin:rsc:mgc_in_wire" {z(46)} -attr vt d -attr @path {/mean_vga/vin:rsc.z}
load net {vin:rsc.z(47)} -pin  "vin:rsc:mgc_in_wire" {z(47)} -attr vt d -attr @path {/mean_vga/vin:rsc.z}
load net {vin:rsc.z(48)} -pin  "vin:rsc:mgc_in_wire" {z(48)} -attr vt d -attr @path {/mean_vga/vin:rsc.z}
load net {vin:rsc.z(49)} -pin  "vin:rsc:mgc_in_wire" {z(49)} -attr vt d -attr @path {/mean_vga/vin:rsc.z}
load net {vin:rsc.z(50)} -pin  "vin:rsc:mgc_in_wire" {z(50)} -attr vt d -attr @path {/mean_vga/vin:rsc.z}
load net {vin:rsc.z(51)} -pin  "vin:rsc:mgc_in_wire" {z(51)} -attr vt d -attr @path {/mean_vga/vin:rsc.z}
load net {vin:rsc.z(52)} -pin  "vin:rsc:mgc_in_wire" {z(52)} -attr vt d -attr @path {/mean_vga/vin:rsc.z}
load net {vin:rsc.z(53)} -pin  "vin:rsc:mgc_in_wire" {z(53)} -attr vt d -attr @path {/mean_vga/vin:rsc.z}
load net {vin:rsc.z(54)} -pin  "vin:rsc:mgc_in_wire" {z(54)} -attr vt d -attr @path {/mean_vga/vin:rsc.z}
load net {vin:rsc.z(55)} -pin  "vin:rsc:mgc_in_wire" {z(55)} -attr vt d -attr @path {/mean_vga/vin:rsc.z}
load net {vin:rsc.z(56)} -pin  "vin:rsc:mgc_in_wire" {z(56)} -attr vt d -attr @path {/mean_vga/vin:rsc.z}
load net {vin:rsc.z(57)} -pin  "vin:rsc:mgc_in_wire" {z(57)} -attr vt d -attr @path {/mean_vga/vin:rsc.z}
load net {vin:rsc.z(58)} -pin  "vin:rsc:mgc_in_wire" {z(58)} -attr vt d -attr @path {/mean_vga/vin:rsc.z}
load net {vin:rsc.z(59)} -pin  "vin:rsc:mgc_in_wire" {z(59)} -attr vt d -attr @path {/mean_vga/vin:rsc.z}
load net {vin:rsc.z(60)} -pin  "vin:rsc:mgc_in_wire" {z(60)} -attr vt d -attr @path {/mean_vga/vin:rsc.z}
load net {vin:rsc.z(61)} -pin  "vin:rsc:mgc_in_wire" {z(61)} -attr vt d -attr @path {/mean_vga/vin:rsc.z}
load net {vin:rsc.z(62)} -pin  "vin:rsc:mgc_in_wire" {z(62)} -attr vt d -attr @path {/mean_vga/vin:rsc.z}
load net {vin:rsc.z(63)} -pin  "vin:rsc:mgc_in_wire" {z(63)} -attr vt d -attr @path {/mean_vga/vin:rsc.z}
load net {vin:rsc.z(64)} -pin  "vin:rsc:mgc_in_wire" {z(64)} -attr vt d -attr @path {/mean_vga/vin:rsc.z}
load net {vin:rsc.z(65)} -pin  "vin:rsc:mgc_in_wire" {z(65)} -attr vt d -attr @path {/mean_vga/vin:rsc.z}
load net {vin:rsc.z(66)} -pin  "vin:rsc:mgc_in_wire" {z(66)} -attr vt d -attr @path {/mean_vga/vin:rsc.z}
load net {vin:rsc.z(67)} -pin  "vin:rsc:mgc_in_wire" {z(67)} -attr vt d -attr @path {/mean_vga/vin:rsc.z}
load net {vin:rsc.z(68)} -pin  "vin:rsc:mgc_in_wire" {z(68)} -attr vt d -attr @path {/mean_vga/vin:rsc.z}
load net {vin:rsc.z(69)} -pin  "vin:rsc:mgc_in_wire" {z(69)} -attr vt d -attr @path {/mean_vga/vin:rsc.z}
load net {vin:rsc.z(70)} -pin  "vin:rsc:mgc_in_wire" {z(70)} -attr vt d -attr @path {/mean_vga/vin:rsc.z}
load net {vin:rsc.z(71)} -pin  "vin:rsc:mgc_in_wire" {z(71)} -attr vt d -attr @path {/mean_vga/vin:rsc.z}
load net {vin:rsc.z(72)} -pin  "vin:rsc:mgc_in_wire" {z(72)} -attr vt d -attr @path {/mean_vga/vin:rsc.z}
load net {vin:rsc.z(73)} -pin  "vin:rsc:mgc_in_wire" {z(73)} -attr vt d -attr @path {/mean_vga/vin:rsc.z}
load net {vin:rsc.z(74)} -pin  "vin:rsc:mgc_in_wire" {z(74)} -attr vt d -attr @path {/mean_vga/vin:rsc.z}
load net {vin:rsc.z(75)} -pin  "vin:rsc:mgc_in_wire" {z(75)} -attr vt d -attr @path {/mean_vga/vin:rsc.z}
load net {vin:rsc.z(76)} -pin  "vin:rsc:mgc_in_wire" {z(76)} -attr vt d -attr @path {/mean_vga/vin:rsc.z}
load net {vin:rsc.z(77)} -pin  "vin:rsc:mgc_in_wire" {z(77)} -attr vt d -attr @path {/mean_vga/vin:rsc.z}
load net {vin:rsc.z(78)} -pin  "vin:rsc:mgc_in_wire" {z(78)} -attr vt d -attr @path {/mean_vga/vin:rsc.z}
load net {vin:rsc.z(79)} -pin  "vin:rsc:mgc_in_wire" {z(79)} -attr vt d -attr @path {/mean_vga/vin:rsc.z}
load net {vin:rsc.z(80)} -pin  "vin:rsc:mgc_in_wire" {z(80)} -attr vt d -attr @path {/mean_vga/vin:rsc.z}
load net {vin:rsc.z(81)} -pin  "vin:rsc:mgc_in_wire" {z(81)} -attr vt d -attr @path {/mean_vga/vin:rsc.z}
load net {vin:rsc.z(82)} -pin  "vin:rsc:mgc_in_wire" {z(82)} -attr vt d -attr @path {/mean_vga/vin:rsc.z}
load net {vin:rsc.z(83)} -pin  "vin:rsc:mgc_in_wire" {z(83)} -attr vt d -attr @path {/mean_vga/vin:rsc.z}
load net {vin:rsc.z(84)} -pin  "vin:rsc:mgc_in_wire" {z(84)} -attr vt d -attr @path {/mean_vga/vin:rsc.z}
load net {vin:rsc.z(85)} -pin  "vin:rsc:mgc_in_wire" {z(85)} -attr vt d -attr @path {/mean_vga/vin:rsc.z}
load net {vin:rsc.z(86)} -pin  "vin:rsc:mgc_in_wire" {z(86)} -attr vt d -attr @path {/mean_vga/vin:rsc.z}
load net {vin:rsc.z(87)} -pin  "vin:rsc:mgc_in_wire" {z(87)} -attr vt d -attr @path {/mean_vga/vin:rsc.z}
load net {vin:rsc.z(88)} -pin  "vin:rsc:mgc_in_wire" {z(88)} -attr vt d -attr @path {/mean_vga/vin:rsc.z}
load net {vin:rsc.z(89)} -pin  "vin:rsc:mgc_in_wire" {z(89)} -attr vt d -attr @path {/mean_vga/vin:rsc.z}
load net {vin:rsc.z(90)} -pin  "vin:rsc:mgc_in_wire" {z(90)} -attr vt d -attr @path {/mean_vga/vin:rsc.z}
load net {vin:rsc.z(91)} -pin  "vin:rsc:mgc_in_wire" {z(91)} -attr vt d -attr @path {/mean_vga/vin:rsc.z}
load net {vin:rsc.z(92)} -pin  "vin:rsc:mgc_in_wire" {z(92)} -attr vt d -attr @path {/mean_vga/vin:rsc.z}
load net {vin:rsc.z(93)} -pin  "vin:rsc:mgc_in_wire" {z(93)} -attr vt d -attr @path {/mean_vga/vin:rsc.z}
load net {vin:rsc.z(94)} -pin  "vin:rsc:mgc_in_wire" {z(94)} -attr vt d -attr @path {/mean_vga/vin:rsc.z}
load net {vin:rsc.z(95)} -pin  "vin:rsc:mgc_in_wire" {z(95)} -attr vt d -attr @path {/mean_vga/vin:rsc.z}
load net {vin:rsc.z(96)} -pin  "vin:rsc:mgc_in_wire" {z(96)} -attr vt d -attr @path {/mean_vga/vin:rsc.z}
load net {vin:rsc.z(97)} -pin  "vin:rsc:mgc_in_wire" {z(97)} -attr vt d -attr @path {/mean_vga/vin:rsc.z}
load net {vin:rsc.z(98)} -pin  "vin:rsc:mgc_in_wire" {z(98)} -attr vt d -attr @path {/mean_vga/vin:rsc.z}
load net {vin:rsc.z(99)} -pin  "vin:rsc:mgc_in_wire" {z(99)} -attr vt d -attr @path {/mean_vga/vin:rsc.z}
load net {vin:rsc.z(100)} -pin  "vin:rsc:mgc_in_wire" {z(100)} -attr vt d -attr @path {/mean_vga/vin:rsc.z}
load net {vin:rsc.z(101)} -pin  "vin:rsc:mgc_in_wire" {z(101)} -attr vt d -attr @path {/mean_vga/vin:rsc.z}
load net {vin:rsc.z(102)} -pin  "vin:rsc:mgc_in_wire" {z(102)} -attr vt d -attr @path {/mean_vga/vin:rsc.z}
load net {vin:rsc.z(103)} -pin  "vin:rsc:mgc_in_wire" {z(103)} -attr vt d -attr @path {/mean_vga/vin:rsc.z}
load net {vin:rsc.z(104)} -pin  "vin:rsc:mgc_in_wire" {z(104)} -attr vt d -attr @path {/mean_vga/vin:rsc.z}
load net {vin:rsc.z(105)} -pin  "vin:rsc:mgc_in_wire" {z(105)} -attr vt d -attr @path {/mean_vga/vin:rsc.z}
load net {vin:rsc.z(106)} -pin  "vin:rsc:mgc_in_wire" {z(106)} -attr vt d -attr @path {/mean_vga/vin:rsc.z}
load net {vin:rsc.z(107)} -pin  "vin:rsc:mgc_in_wire" {z(107)} -attr vt d -attr @path {/mean_vga/vin:rsc.z}
load net {vin:rsc.z(108)} -pin  "vin:rsc:mgc_in_wire" {z(108)} -attr vt d -attr @path {/mean_vga/vin:rsc.z}
load net {vin:rsc.z(109)} -pin  "vin:rsc:mgc_in_wire" {z(109)} -attr vt d -attr @path {/mean_vga/vin:rsc.z}
load net {vin:rsc.z(110)} -pin  "vin:rsc:mgc_in_wire" {z(110)} -attr vt d -attr @path {/mean_vga/vin:rsc.z}
load net {vin:rsc.z(111)} -pin  "vin:rsc:mgc_in_wire" {z(111)} -attr vt d -attr @path {/mean_vga/vin:rsc.z}
load net {vin:rsc.z(112)} -pin  "vin:rsc:mgc_in_wire" {z(112)} -attr vt d -attr @path {/mean_vga/vin:rsc.z}
load net {vin:rsc.z(113)} -pin  "vin:rsc:mgc_in_wire" {z(113)} -attr vt d -attr @path {/mean_vga/vin:rsc.z}
load net {vin:rsc.z(114)} -pin  "vin:rsc:mgc_in_wire" {z(114)} -attr vt d -attr @path {/mean_vga/vin:rsc.z}
load net {vin:rsc.z(115)} -pin  "vin:rsc:mgc_in_wire" {z(115)} -attr vt d -attr @path {/mean_vga/vin:rsc.z}
load net {vin:rsc.z(116)} -pin  "vin:rsc:mgc_in_wire" {z(116)} -attr vt d -attr @path {/mean_vga/vin:rsc.z}
load net {vin:rsc.z(117)} -pin  "vin:rsc:mgc_in_wire" {z(117)} -attr vt d -attr @path {/mean_vga/vin:rsc.z}
load net {vin:rsc.z(118)} -pin  "vin:rsc:mgc_in_wire" {z(118)} -attr vt d -attr @path {/mean_vga/vin:rsc.z}
load net {vin:rsc.z(119)} -pin  "vin:rsc:mgc_in_wire" {z(119)} -attr vt d -attr @path {/mean_vga/vin:rsc.z}
load net {vin:rsc.z(120)} -pin  "vin:rsc:mgc_in_wire" {z(120)} -attr vt d -attr @path {/mean_vga/vin:rsc.z}
load net {vin:rsc.z(121)} -pin  "vin:rsc:mgc_in_wire" {z(121)} -attr vt d -attr @path {/mean_vga/vin:rsc.z}
load net {vin:rsc.z(122)} -pin  "vin:rsc:mgc_in_wire" {z(122)} -attr vt d -attr @path {/mean_vga/vin:rsc.z}
load net {vin:rsc.z(123)} -pin  "vin:rsc:mgc_in_wire" {z(123)} -attr vt d -attr @path {/mean_vga/vin:rsc.z}
load net {vin:rsc.z(124)} -pin  "vin:rsc:mgc_in_wire" {z(124)} -attr vt d -attr @path {/mean_vga/vin:rsc.z}
load net {vin:rsc.z(125)} -pin  "vin:rsc:mgc_in_wire" {z(125)} -attr vt d -attr @path {/mean_vga/vin:rsc.z}
load net {vin:rsc.z(126)} -pin  "vin:rsc:mgc_in_wire" {z(126)} -attr vt d -attr @path {/mean_vga/vin:rsc.z}
load net {vin:rsc.z(127)} -pin  "vin:rsc:mgc_in_wire" {z(127)} -attr vt d -attr @path {/mean_vga/vin:rsc.z}
load net {vin:rsc.z(128)} -pin  "vin:rsc:mgc_in_wire" {z(128)} -attr vt d -attr @path {/mean_vga/vin:rsc.z}
load net {vin:rsc.z(129)} -pin  "vin:rsc:mgc_in_wire" {z(129)} -attr vt d -attr @path {/mean_vga/vin:rsc.z}
load net {vin:rsc.z(130)} -pin  "vin:rsc:mgc_in_wire" {z(130)} -attr vt d -attr @path {/mean_vga/vin:rsc.z}
load net {vin:rsc.z(131)} -pin  "vin:rsc:mgc_in_wire" {z(131)} -attr vt d -attr @path {/mean_vga/vin:rsc.z}
load net {vin:rsc.z(132)} -pin  "vin:rsc:mgc_in_wire" {z(132)} -attr vt d -attr @path {/mean_vga/vin:rsc.z}
load net {vin:rsc.z(133)} -pin  "vin:rsc:mgc_in_wire" {z(133)} -attr vt d -attr @path {/mean_vga/vin:rsc.z}
load net {vin:rsc.z(134)} -pin  "vin:rsc:mgc_in_wire" {z(134)} -attr vt d -attr @path {/mean_vga/vin:rsc.z}
load net {vin:rsc.z(135)} -pin  "vin:rsc:mgc_in_wire" {z(135)} -attr vt d -attr @path {/mean_vga/vin:rsc.z}
load net {vin:rsc.z(136)} -pin  "vin:rsc:mgc_in_wire" {z(136)} -attr vt d -attr @path {/mean_vga/vin:rsc.z}
load net {vin:rsc.z(137)} -pin  "vin:rsc:mgc_in_wire" {z(137)} -attr vt d -attr @path {/mean_vga/vin:rsc.z}
load net {vin:rsc.z(138)} -pin  "vin:rsc:mgc_in_wire" {z(138)} -attr vt d -attr @path {/mean_vga/vin:rsc.z}
load net {vin:rsc.z(139)} -pin  "vin:rsc:mgc_in_wire" {z(139)} -attr vt d -attr @path {/mean_vga/vin:rsc.z}
load net {vin:rsc.z(140)} -pin  "vin:rsc:mgc_in_wire" {z(140)} -attr vt d -attr @path {/mean_vga/vin:rsc.z}
load net {vin:rsc.z(141)} -pin  "vin:rsc:mgc_in_wire" {z(141)} -attr vt d -attr @path {/mean_vga/vin:rsc.z}
load net {vin:rsc.z(142)} -pin  "vin:rsc:mgc_in_wire" {z(142)} -attr vt d -attr @path {/mean_vga/vin:rsc.z}
load net {vin:rsc.z(143)} -pin  "vin:rsc:mgc_in_wire" {z(143)} -attr vt d -attr @path {/mean_vga/vin:rsc.z}
load net {vin:rsc.z(144)} -pin  "vin:rsc:mgc_in_wire" {z(144)} -attr vt d -attr @path {/mean_vga/vin:rsc.z}
load net {vin:rsc.z(145)} -pin  "vin:rsc:mgc_in_wire" {z(145)} -attr vt d -attr @path {/mean_vga/vin:rsc.z}
load net {vin:rsc.z(146)} -pin  "vin:rsc:mgc_in_wire" {z(146)} -attr vt d -attr @path {/mean_vga/vin:rsc.z}
load net {vin:rsc.z(147)} -pin  "vin:rsc:mgc_in_wire" {z(147)} -attr vt d -attr @path {/mean_vga/vin:rsc.z}
load net {vin:rsc.z(148)} -pin  "vin:rsc:mgc_in_wire" {z(148)} -attr vt d -attr @path {/mean_vga/vin:rsc.z}
load net {vin:rsc.z(149)} -pin  "vin:rsc:mgc_in_wire" {z(149)} -attr vt d -attr @path {/mean_vga/vin:rsc.z}
load inst "vout:rsc:mgc_out_stdreg" "mgc_ioport.mgc_out_stdreg(2,30)" "INTERFACE" -attr xrf 2505 -attr oid 552 -attr vt d -attr @path {/mean_vga/vout:rsc:mgc_out_stdreg} -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_ioport.mgc_out_stdreg(2,30)" -pg 1 -lvl 1002
load net {vout:rsc:mgc_out_stdreg.d#1(0)} -pin  "vout:rsc:mgc_out_stdreg" {d(0)} -attr vt d -attr @path {/mean_vga/vout:rsc:mgc_out_stdreg.d}
load net {vout:rsc:mgc_out_stdreg.d#1(1)} -pin  "vout:rsc:mgc_out_stdreg" {d(1)} -attr vt d -attr @path {/mean_vga/vout:rsc:mgc_out_stdreg.d}
load net {vout:rsc:mgc_out_stdreg.d#1(2)} -pin  "vout:rsc:mgc_out_stdreg" {d(2)} -attr vt d -attr @path {/mean_vga/vout:rsc:mgc_out_stdreg.d}
load net {vout:rsc:mgc_out_stdreg.d#1(3)} -pin  "vout:rsc:mgc_out_stdreg" {d(3)} -attr vt d -attr @path {/mean_vga/vout:rsc:mgc_out_stdreg.d}
load net {vout:rsc:mgc_out_stdreg.d#1(4)} -pin  "vout:rsc:mgc_out_stdreg" {d(4)} -attr vt d -attr @path {/mean_vga/vout:rsc:mgc_out_stdreg.d}
load net {vout:rsc:mgc_out_stdreg.d#1(5)} -pin  "vout:rsc:mgc_out_stdreg" {d(5)} -attr vt d -attr @path {/mean_vga/vout:rsc:mgc_out_stdreg.d}
load net {vout:rsc:mgc_out_stdreg.d#1(6)} -pin  "vout:rsc:mgc_out_stdreg" {d(6)} -attr vt d -attr @path {/mean_vga/vout:rsc:mgc_out_stdreg.d}
load net {vout:rsc:mgc_out_stdreg.d#1(7)} -pin  "vout:rsc:mgc_out_stdreg" {d(7)} -attr vt d -attr @path {/mean_vga/vout:rsc:mgc_out_stdreg.d}
load net {vout:rsc:mgc_out_stdreg.d#1(8)} -pin  "vout:rsc:mgc_out_stdreg" {d(8)} -attr vt d -attr @path {/mean_vga/vout:rsc:mgc_out_stdreg.d}
load net {vout:rsc:mgc_out_stdreg.d#1(9)} -pin  "vout:rsc:mgc_out_stdreg" {d(9)} -attr vt d -attr @path {/mean_vga/vout:rsc:mgc_out_stdreg.d}
load net {vout:rsc:mgc_out_stdreg.d#1(10)} -pin  "vout:rsc:mgc_out_stdreg" {d(10)} -attr vt d -attr @path {/mean_vga/vout:rsc:mgc_out_stdreg.d}
load net {vout:rsc:mgc_out_stdreg.d#1(11)} -pin  "vout:rsc:mgc_out_stdreg" {d(11)} -attr vt d -attr @path {/mean_vga/vout:rsc:mgc_out_stdreg.d}
load net {vout:rsc:mgc_out_stdreg.d#1(12)} -pin  "vout:rsc:mgc_out_stdreg" {d(12)} -attr vt d -attr @path {/mean_vga/vout:rsc:mgc_out_stdreg.d}
load net {vout:rsc:mgc_out_stdreg.d#1(13)} -pin  "vout:rsc:mgc_out_stdreg" {d(13)} -attr vt d -attr @path {/mean_vga/vout:rsc:mgc_out_stdreg.d}
load net {vout:rsc:mgc_out_stdreg.d#1(14)} -pin  "vout:rsc:mgc_out_stdreg" {d(14)} -attr vt d -attr @path {/mean_vga/vout:rsc:mgc_out_stdreg.d}
load net {vout:rsc:mgc_out_stdreg.d#1(15)} -pin  "vout:rsc:mgc_out_stdreg" {d(15)} -attr vt d -attr @path {/mean_vga/vout:rsc:mgc_out_stdreg.d}
load net {vout:rsc:mgc_out_stdreg.d#1(16)} -pin  "vout:rsc:mgc_out_stdreg" {d(16)} -attr vt d -attr @path {/mean_vga/vout:rsc:mgc_out_stdreg.d}
load net {vout:rsc:mgc_out_stdreg.d#1(17)} -pin  "vout:rsc:mgc_out_stdreg" {d(17)} -attr vt d -attr @path {/mean_vga/vout:rsc:mgc_out_stdreg.d}
load net {vout:rsc:mgc_out_stdreg.d#1(18)} -pin  "vout:rsc:mgc_out_stdreg" {d(18)} -attr vt d -attr @path {/mean_vga/vout:rsc:mgc_out_stdreg.d}
load net {vout:rsc:mgc_out_stdreg.d#1(19)} -pin  "vout:rsc:mgc_out_stdreg" {d(19)} -attr vt d -attr @path {/mean_vga/vout:rsc:mgc_out_stdreg.d}
load net {vout:rsc:mgc_out_stdreg.d#1(20)} -pin  "vout:rsc:mgc_out_stdreg" {d(20)} -attr vt d -attr @path {/mean_vga/vout:rsc:mgc_out_stdreg.d}
load net {vout:rsc:mgc_out_stdreg.d#1(21)} -pin  "vout:rsc:mgc_out_stdreg" {d(21)} -attr vt d -attr @path {/mean_vga/vout:rsc:mgc_out_stdreg.d}
load net {vout:rsc:mgc_out_stdreg.d#1(22)} -pin  "vout:rsc:mgc_out_stdreg" {d(22)} -attr vt d -attr @path {/mean_vga/vout:rsc:mgc_out_stdreg.d}
load net {vout:rsc:mgc_out_stdreg.d#1(23)} -pin  "vout:rsc:mgc_out_stdreg" {d(23)} -attr vt d -attr @path {/mean_vga/vout:rsc:mgc_out_stdreg.d}
load net {vout:rsc:mgc_out_stdreg.d#1(24)} -pin  "vout:rsc:mgc_out_stdreg" {d(24)} -attr vt d -attr @path {/mean_vga/vout:rsc:mgc_out_stdreg.d}
load net {vout:rsc:mgc_out_stdreg.d#1(25)} -pin  "vout:rsc:mgc_out_stdreg" {d(25)} -attr vt d -attr @path {/mean_vga/vout:rsc:mgc_out_stdreg.d}
load net {vout:rsc:mgc_out_stdreg.d#1(26)} -pin  "vout:rsc:mgc_out_stdreg" {d(26)} -attr vt d -attr @path {/mean_vga/vout:rsc:mgc_out_stdreg.d}
load net {vout:rsc:mgc_out_stdreg.d#1(27)} -pin  "vout:rsc:mgc_out_stdreg" {d(27)} -attr vt d -attr @path {/mean_vga/vout:rsc:mgc_out_stdreg.d}
load net {vout:rsc:mgc_out_stdreg.d#1(28)} -pin  "vout:rsc:mgc_out_stdreg" {d(28)} -attr vt d -attr @path {/mean_vga/vout:rsc:mgc_out_stdreg.d}
load net {vout:rsc:mgc_out_stdreg.d#1(29)} -pin  "vout:rsc:mgc_out_stdreg" {d(29)} -attr vt d -attr @path {/mean_vga/vout:rsc:mgc_out_stdreg.d}
load net {vout:rsc.z(0)} -pin  "vout:rsc:mgc_out_stdreg" {z(0)} -attr vt d -attr @path {/mean_vga/vout:rsc.z}
load net {vout:rsc.z(1)} -pin  "vout:rsc:mgc_out_stdreg" {z(1)} -attr vt d -attr @path {/mean_vga/vout:rsc.z}
load net {vout:rsc.z(2)} -pin  "vout:rsc:mgc_out_stdreg" {z(2)} -attr vt d -attr @path {/mean_vga/vout:rsc.z}
load net {vout:rsc.z(3)} -pin  "vout:rsc:mgc_out_stdreg" {z(3)} -attr vt d -attr @path {/mean_vga/vout:rsc.z}
load net {vout:rsc.z(4)} -pin  "vout:rsc:mgc_out_stdreg" {z(4)} -attr vt d -attr @path {/mean_vga/vout:rsc.z}
load net {vout:rsc.z(5)} -pin  "vout:rsc:mgc_out_stdreg" {z(5)} -attr vt d -attr @path {/mean_vga/vout:rsc.z}
load net {vout:rsc.z(6)} -pin  "vout:rsc:mgc_out_stdreg" {z(6)} -attr vt d -attr @path {/mean_vga/vout:rsc.z}
load net {vout:rsc.z(7)} -pin  "vout:rsc:mgc_out_stdreg" {z(7)} -attr vt d -attr @path {/mean_vga/vout:rsc.z}
load net {vout:rsc.z(8)} -pin  "vout:rsc:mgc_out_stdreg" {z(8)} -attr vt d -attr @path {/mean_vga/vout:rsc.z}
load net {vout:rsc.z(9)} -pin  "vout:rsc:mgc_out_stdreg" {z(9)} -attr vt d -attr @path {/mean_vga/vout:rsc.z}
load net {vout:rsc.z(10)} -pin  "vout:rsc:mgc_out_stdreg" {z(10)} -attr vt d -attr @path {/mean_vga/vout:rsc.z}
load net {vout:rsc.z(11)} -pin  "vout:rsc:mgc_out_stdreg" {z(11)} -attr vt d -attr @path {/mean_vga/vout:rsc.z}
load net {vout:rsc.z(12)} -pin  "vout:rsc:mgc_out_stdreg" {z(12)} -attr vt d -attr @path {/mean_vga/vout:rsc.z}
load net {vout:rsc.z(13)} -pin  "vout:rsc:mgc_out_stdreg" {z(13)} -attr vt d -attr @path {/mean_vga/vout:rsc.z}
load net {vout:rsc.z(14)} -pin  "vout:rsc:mgc_out_stdreg" {z(14)} -attr vt d -attr @path {/mean_vga/vout:rsc.z}
load net {vout:rsc.z(15)} -pin  "vout:rsc:mgc_out_stdreg" {z(15)} -attr vt d -attr @path {/mean_vga/vout:rsc.z}
load net {vout:rsc.z(16)} -pin  "vout:rsc:mgc_out_stdreg" {z(16)} -attr vt d -attr @path {/mean_vga/vout:rsc.z}
load net {vout:rsc.z(17)} -pin  "vout:rsc:mgc_out_stdreg" {z(17)} -attr vt d -attr @path {/mean_vga/vout:rsc.z}
load net {vout:rsc.z(18)} -pin  "vout:rsc:mgc_out_stdreg" {z(18)} -attr vt d -attr @path {/mean_vga/vout:rsc.z}
load net {vout:rsc.z(19)} -pin  "vout:rsc:mgc_out_stdreg" {z(19)} -attr vt d -attr @path {/mean_vga/vout:rsc.z}
load net {vout:rsc.z(20)} -pin  "vout:rsc:mgc_out_stdreg" {z(20)} -attr vt d -attr @path {/mean_vga/vout:rsc.z}
load net {vout:rsc.z(21)} -pin  "vout:rsc:mgc_out_stdreg" {z(21)} -attr vt d -attr @path {/mean_vga/vout:rsc.z}
load net {vout:rsc.z(22)} -pin  "vout:rsc:mgc_out_stdreg" {z(22)} -attr vt d -attr @path {/mean_vga/vout:rsc.z}
load net {vout:rsc.z(23)} -pin  "vout:rsc:mgc_out_stdreg" {z(23)} -attr vt d -attr @path {/mean_vga/vout:rsc.z}
load net {vout:rsc.z(24)} -pin  "vout:rsc:mgc_out_stdreg" {z(24)} -attr vt d -attr @path {/mean_vga/vout:rsc.z}
load net {vout:rsc.z(25)} -pin  "vout:rsc:mgc_out_stdreg" {z(25)} -attr vt d -attr @path {/mean_vga/vout:rsc.z}
load net {vout:rsc.z(26)} -pin  "vout:rsc:mgc_out_stdreg" {z(26)} -attr vt d -attr @path {/mean_vga/vout:rsc.z}
load net {vout:rsc.z(27)} -pin  "vout:rsc:mgc_out_stdreg" {z(27)} -attr vt d -attr @path {/mean_vga/vout:rsc.z}
load net {vout:rsc.z(28)} -pin  "vout:rsc:mgc_out_stdreg" {z(28)} -attr vt d -attr @path {/mean_vga/vout:rsc.z}
load net {vout:rsc.z(29)} -pin  "vout:rsc:mgc_out_stdreg" {z(29)} -attr vt d -attr @path {/mean_vga/vout:rsc.z}
### END MODULE 

