# SETTINGS ./simusched ej7/lote7.tsk 4 1 2 SchedRR 3 5 7 10
LOAD 0  0
LOAD 0  1
# CONTEXT CPU 0 0
# CONTEXT CPU 1 0
CPU 0 -1 2
CPU 0 -1 3
CPU 1  0 0
CPU 1  1 1
CPU 1 -1 2
CPU 1 -1 3
CPU 2  0 0
CPU 2  1 1
CPU 2 -1 2
CPU 2 -1 3
LOAD 3  2
CPU 3  0 0
CPU 3  1 1
# CONTEXT CPU 2 3
CPU 3 -1 3
BLOCK 4  0
CPU 4  0 0
CPU 4  1 1
CPU 4  2 2
CPU 4 -1 3
LOAD 5  3
BLOCK 5  0
UNBLOCK 5  0
CPU 5  0 0
CPU 5  1 1
CPU 5  2 2
# CONTEXT CPU 3 5
CPU 6  0 0
CPU 6  1 1
CPU 6  2 2
CPU 6  3 3
LOAD 7  4
CPU 7  0 0
CPU 7  1 1
CPU 7  2 2
CPU 7  3 3
BLOCK 8  3
# CONTEXT CPU 0 8
CPU 8  1 1
CPU 8  2 2
# CONTEXT CPU 3 8
UNBLOCK 9  3
CPU 9  4 0
CPU 9  1 1
CPU 9  2 2
# CONTEXT CPU 3 9
LOAD 10  5
CPU 10  4 0
CPU 10  1 1
CPU 10  2 2
# CONTEXT CPU 3 10
CPU 11  4 0
# CONTEXT CPU 1 11
# CONTEXT CPU 2 11
CPU 11  0 3
# CONTEXT CPU 0 12
# CONTEXT CPU 1 12
CPU 12  5 2
CPU 12  0 3
# CONTEXT CPU 0 13
# CONTEXT CPU 1 13
CPU 13  5 2
CPU 13  0 3
BLOCK 14  0
# CONTEXT CPU 0 14
CPU 14  3 1
CPU 14  5 2
# CONTEXT CPU 3 14
BLOCK 15  3
BLOCK 15  5
UNBLOCK 15  0
CPU 15  1 0
# CONTEXT CPU 1 15
# CONTEXT CPU 2 15
# CONTEXT CPU 3 15
BLOCK 16  1
UNBLOCK 16  3
UNBLOCK 16  5
# CONTEXT CPU 0 16
# CONTEXT CPU 1 16
# CONTEXT CPU 2 16
# CONTEXT CPU 3 16
UNBLOCK 17  1
# CONTEXT CPU 0 17
# CONTEXT CPU 1 17
# CONTEXT CPU 2 17
CPU 17  2 3
# CONTEXT CPU 0 18
CPU 18  4 1
CPU 18  0 2
CPU 18  2 3
CPU 19  3 0
CPU 19  4 1
CPU 19  0 2
CPU 19  2 3
BLOCK 20  4
CPU 20  3 0
# CONTEXT CPU 1 20
CPU 20  0 2
CPU 20  2 3
BLOCK 21  0
UNBLOCK 21  4
CPU 21  3 0
# CONTEXT CPU 1 21
# CONTEXT CPU 2 21
CPU 21  2 3
UNBLOCK 22  0
# CONTEXT CPU 0 22
# CONTEXT CPU 1 22
# CONTEXT CPU 2 22
CPU 22  2 3
# CONTEXT CPU 0 23
CPU 23  5 1
# CONTEXT CPU 2 23
CPU 23  2 3
# CONTEXT CPU 0 24
CPU 24  5 1
CPU 24  1 2
CPU 24  2 3
BLOCK 25  5
BLOCK 25  1
CPU 25  4 0
# CONTEXT CPU 1 25
# CONTEXT CPU 2 25
CPU 25  2 3
BLOCK 26  4
UNBLOCK 26  1
UNBLOCK 26  5
# CONTEXT CPU 0 26
# CONTEXT CPU 1 26
# CONTEXT CPU 2 26
CPU 26  2 3
UNBLOCK 27  4
# CONTEXT CPU 0 27
# CONTEXT CPU 1 27
# CONTEXT CPU 2 27
# CONTEXT CPU 3 27
# CONTEXT CPU 0 28
CPU 28  0 1
CPU 28  3 2
# CONTEXT CPU 3 28
CPU 29  5 0
CPU 29  0 1
CPU 29  3 2
# CONTEXT CPU 3 29
CPU 30  5 0
CPU 30  0 1
CPU 30  3 2
CPU 30  1 3
BLOCK 31  5
# CONTEXT CPU 0 31
CPU 31  0 1
CPU 31  3 2
CPU 31  1 3
BLOCK 32  3
UNBLOCK 32  5
CPU 32  4 0
CPU 32  0 1
# CONTEXT CPU 2 32
CPU 32  1 3
UNBLOCK 33  3
CPU 33  4 0
# CONTEXT CPU 1 33
# CONTEXT CPU 2 33
CPU 33  1 3
BLOCK 34  4
BLOCK 34  1
# CONTEXT CPU 0 34
# CONTEXT CPU 1 34
# CONTEXT CPU 2 34
# CONTEXT CPU 3 34
UNBLOCK 35  1
UNBLOCK 35  4
# CONTEXT CPU 0 35
# CONTEXT CPU 1 35
CPU 35  2 2
# CONTEXT CPU 3 35
# CONTEXT CPU 0 36
CPU 36  5 1
CPU 36  2 2
# CONTEXT CPU 3 36
CPU 37  3 0
CPU 37  5 1
CPU 37  2 2
CPU 37  0 3
BLOCK 38  5
CPU 38  3 0
# CONTEXT CPU 1 38
CPU 38  2 2
CPU 38  0 3
BLOCK 39  3
UNBLOCK 39  5
# CONTEXT CPU 0 39
# CONTEXT CPU 1 39
CPU 39  2 2
CPU 39  0 3
UNBLOCK 40  3
# CONTEXT CPU 0 40
# CONTEXT CPU 1 40
CPU 40  2 2
CPU 40  0 3
# CONTEXT CPU 0 41
CPU 41  4 1
CPU 41  2 2
CPU 41  0 3
CPU 42  1 0
CPU 42  4 1
# CONTEXT CPU 2 42
CPU 42  0 3
CPU 43  1 0
CPU 43  4 1
# CONTEXT CPU 2 43
CPU 43  0 3
BLOCK 44  1
# CONTEXT CPU 0 44
CPU 44  4 1
# CONTEXT CPU 2 44
CPU 44  0 3
UNBLOCK 45  1
CPU 45  3 0
CPU 45  4 1
CPU 45  5 2
CPU 45  0 3
BLOCK 46  3
BLOCK 46  4
EXIT 46  0 3
# CONTEXT CPU 0 46
# CONTEXT CPU 1 46
CPU 46  5 2
# CONTEXT CPU 3 46
BLOCK 47  5
UNBLOCK 47  3
UNBLOCK 47  4
# CONTEXT CPU 0 47
# CONTEXT CPU 1 47
# CONTEXT CPU 2 47
# CONTEXT CPU 3 47
UNBLOCK 48  5
# CONTEXT CPU 0 48
# CONTEXT CPU 1 48
# CONTEXT CPU 2 48
# CONTEXT CPU 3 48
CPU 49  2 0
CPU 49  1 1
# CONTEXT CPU 2 49
CPU 49  3 3
BLOCK 50  1
BLOCK 50  3
CPU 50  2 0
# CONTEXT CPU 1 50
CPU 50  4 2
# CONTEXT CPU 3 50
EXIT 51  2 0
UNBLOCK 51  1
# CONTEXT CPU 0 51
# CONTEXT CPU 1 51
CPU 51  4 2
# CONTEXT CPU 3 51
# CONTEXT CPU 0 52
# CONTEXT CPU 1 52
CPU 52  4 2
# CONTEXT CPU 3 52
# CONTEXT CPU 0 53
CPU 53  5 1
CPU 53  4 2
CPU 53  1 3
BLOCK 54  1
CPU 54  3 0
CPU 54  5 1
CPU 54  4 2
CPU 54  1 3
BLOCK 55  3
CPU 55  3 0
CPU 55  5 1
CPU 55  4 2
CPU 55  1 3
BLOCK 56  3
UNBLOCK 56  3
CPU 56  3 0
CPU 56  5 1
CPU 56  4 2
CPU 56  1 3
BLOCK 57  1
CPU 57  3 0
CPU 57  5 1
CPU 57  4 2
CPU 57  1 3
BLOCK 58  3
BLOCK 58  1
UNBLOCK 58  1
CPU 58  3 0
CPU 58  5 1
CPU 58  4 2
CPU 58  1 3
BLOCK 59  3
UNBLOCK 59  3
CPU 59  3 0
CPU 59  5 1
CPU 59  4 2
CPU 59  1 3
BLOCK 60  5
CPU 60  3 0
CPU 60  5 1
CPU 60  4 2
CPU 60  1 3
BLOCK 61  3
BLOCK 61  5
BLOCK 61  4
BLOCK 61  1
UNBLOCK 61  5
CPU 61  3 0
CPU 61  5 1
CPU 61  4 2
CPU 61  1 3
BLOCK 62  3
BLOCK 62  5
BLOCK 62  4
BLOCK 62  1
UNBLOCK 62  1
UNBLOCK 62  3
UNBLOCK 62  4
CPU 62  3 0
CPU 62  5 1
CPU 62  4 2
CPU 62  1 3
BLOCK 63  3
BLOCK 63  5
EXIT 63  1 3
UNBLOCK 63  5
CPU 63  3 0
CPU 63  5 1
CPU 63  4 2
CPU 63 -1 3
BLOCK 64  3
BLOCK 64  5
EXIT 64  4 2
UNBLOCK 64  3
CPU 64  3 0
CPU 64  5 1
CPU 64 -1 2
CPU 64 -1 3
BLOCK 65  5
UNBLOCK 65  5
CPU 65  3 0
CPU 65  5 1
CPU 65 -1 2
CPU 65 -1 3
CPU 66  3 0
CPU 66  5 1
CPU 66 -1 2
CPU 66 -1 3
CPU 67  3 0
CPU 67  5 1
CPU 67 -1 2
CPU 67 -1 3
BLOCK 68  3
BLOCK 68  5
CPU 68  3 0
CPU 68  5 1
CPU 68 -1 2
CPU 68 -1 3
BLOCK 69  3
BLOCK 69  5
UNBLOCK 69  3
UNBLOCK 69  5
CPU 69  3 0
CPU 69  5 1
CPU 69 -1 2
CPU 69 -1 3
CPU 70  3 0
CPU 70  5 1
CPU 70 -1 2
CPU 70 -1 3
CPU 71  3 0
CPU 71  5 1
CPU 71 -1 2
CPU 71 -1 3
EXIT 72  3 0
EXIT 72  5 1
CPU 72 -1 0
CPU 72 -1 1
CPU 72 -1 2
CPU 72 -1 3
