ARM GAS  /tmp/cc7EWLRb.s 			page 1


   1              		.cpu cortex-m4
   2              		.eabi_attribute 27, 1
   3              		.eabi_attribute 28, 1
   4              		.eabi_attribute 20, 1
   5              		.eabi_attribute 21, 1
   6              		.eabi_attribute 23, 3
   7              		.eabi_attribute 24, 1
   8              		.eabi_attribute 25, 1
   9              		.eabi_attribute 26, 1
  10              		.eabi_attribute 30, 1
  11              		.eabi_attribute 34, 1
  12              		.eabi_attribute 18, 4
  13              		.file	"tim.c"
  14              		.text
  15              	.Ltext0:
  16              		.cfi_sections	.debug_frame
  17              		.section	.text.MX_TIM1_Init,"ax",%progbits
  18              		.align	1
  19              		.global	MX_TIM1_Init
  20              		.arch armv7e-m
  21              		.syntax unified
  22              		.thumb
  23              		.thumb_func
  24              		.fpu fpv4-sp-d16
  26              	MX_TIM1_Init:
  27              	.LFB134:
  28              		.file 1 "Core/Src/tim.c"
   1:Core/Src/tim.c **** /* USER CODE BEGIN Header */
   2:Core/Src/tim.c **** /**
   3:Core/Src/tim.c ****   ******************************************************************************
   4:Core/Src/tim.c ****   * @file    tim.c
   5:Core/Src/tim.c ****   * @brief   This file provides code for the configuration
   6:Core/Src/tim.c ****   *          of the TIM instances.
   7:Core/Src/tim.c ****   ******************************************************************************
   8:Core/Src/tim.c ****   * @attention
   9:Core/Src/tim.c ****   *
  10:Core/Src/tim.c ****   * Copyright (c) 2023 STMicroelectronics.
  11:Core/Src/tim.c ****   * All rights reserved.
  12:Core/Src/tim.c ****   *
  13:Core/Src/tim.c ****   * This software is licensed under terms that can be found in the LICENSE file
  14:Core/Src/tim.c ****   * in the root directory of this software component.
  15:Core/Src/tim.c ****   * If no LICENSE file comes with this software, it is provided AS-IS.
  16:Core/Src/tim.c ****   *
  17:Core/Src/tim.c ****   ******************************************************************************
  18:Core/Src/tim.c ****   */
  19:Core/Src/tim.c **** /* USER CODE END Header */
  20:Core/Src/tim.c **** /* Includes ------------------------------------------------------------------*/
  21:Core/Src/tim.c **** #include "tim.h"
  22:Core/Src/tim.c **** 
  23:Core/Src/tim.c **** /* USER CODE BEGIN 0 */
  24:Core/Src/tim.c **** 
  25:Core/Src/tim.c **** /* USER CODE END 0 */
  26:Core/Src/tim.c **** 
  27:Core/Src/tim.c **** TIM_HandleTypeDef htim1;
  28:Core/Src/tim.c **** TIM_HandleTypeDef htim2;
  29:Core/Src/tim.c **** TIM_HandleTypeDef htim3;
  30:Core/Src/tim.c **** TIM_HandleTypeDef htim4;
ARM GAS  /tmp/cc7EWLRb.s 			page 2


  31:Core/Src/tim.c **** TIM_HandleTypeDef htim5;
  32:Core/Src/tim.c **** 
  33:Core/Src/tim.c **** /* TIM1 init function */
  34:Core/Src/tim.c **** void MX_TIM1_Init(void)
  35:Core/Src/tim.c **** {
  29              		.loc 1 35 1 view -0
  30              		.cfi_startproc
  31              		@ args = 0, pretend = 0, frame = 64
  32              		@ frame_needed = 0, uses_anonymous_args = 0
  33 0000 00B5     		push	{lr}
  34              	.LCFI0:
  35              		.cfi_def_cfa_offset 4
  36              		.cfi_offset 14, -4
  37 0002 91B0     		sub	sp, sp, #68
  38              	.LCFI1:
  39              		.cfi_def_cfa_offset 72
  36:Core/Src/tim.c **** 
  37:Core/Src/tim.c ****   /* USER CODE BEGIN TIM1_Init 0 */
  38:Core/Src/tim.c **** 
  39:Core/Src/tim.c ****   /* USER CODE END TIM1_Init 0 */
  40:Core/Src/tim.c **** 
  41:Core/Src/tim.c ****   TIM_ClockConfigTypeDef sClockSourceConfig = {0};
  40              		.loc 1 41 3 view .LVU1
  41              		.loc 1 41 26 is_stmt 0 view .LVU2
  42 0004 0023     		movs	r3, #0
  43 0006 0C93     		str	r3, [sp, #48]
  44 0008 0D93     		str	r3, [sp, #52]
  45 000a 0E93     		str	r3, [sp, #56]
  46 000c 0F93     		str	r3, [sp, #60]
  42:Core/Src/tim.c ****   TIM_SlaveConfigTypeDef sSlaveConfig = {0};
  47              		.loc 1 42 3 is_stmt 1 view .LVU3
  48              		.loc 1 42 26 is_stmt 0 view .LVU4
  49 000e 0793     		str	r3, [sp, #28]
  50 0010 0893     		str	r3, [sp, #32]
  51 0012 0993     		str	r3, [sp, #36]
  52 0014 0A93     		str	r3, [sp, #40]
  53 0016 0B93     		str	r3, [sp, #44]
  43:Core/Src/tim.c ****   TIM_IC_InitTypeDef sConfigIC = {0};
  54              		.loc 1 43 3 is_stmt 1 view .LVU5
  55              		.loc 1 43 22 is_stmt 0 view .LVU6
  56 0018 0393     		str	r3, [sp, #12]
  57 001a 0493     		str	r3, [sp, #16]
  58 001c 0593     		str	r3, [sp, #20]
  59 001e 0693     		str	r3, [sp, #24]
  44:Core/Src/tim.c ****   TIM_MasterConfigTypeDef sMasterConfig = {0};
  60              		.loc 1 44 3 is_stmt 1 view .LVU7
  61              		.loc 1 44 27 is_stmt 0 view .LVU8
  62 0020 0193     		str	r3, [sp, #4]
  63 0022 0293     		str	r3, [sp, #8]
  45:Core/Src/tim.c **** 
  46:Core/Src/tim.c ****   /* USER CODE BEGIN TIM1_Init 1 */
  47:Core/Src/tim.c **** 
  48:Core/Src/tim.c ****   /* USER CODE END TIM1_Init 1 */
  49:Core/Src/tim.c ****   htim1.Instance = TIM1;
  64              		.loc 1 49 3 is_stmt 1 view .LVU9
  65              		.loc 1 49 18 is_stmt 0 view .LVU10
  66 0024 2E48     		ldr	r0, .L17
ARM GAS  /tmp/cc7EWLRb.s 			page 3


  67 0026 2F4A     		ldr	r2, .L17+4
  68 0028 0260     		str	r2, [r0]
  50:Core/Src/tim.c ****   htim1.Init.Prescaler = 0;
  69              		.loc 1 50 3 is_stmt 1 view .LVU11
  70              		.loc 1 50 24 is_stmt 0 view .LVU12
  71 002a 4360     		str	r3, [r0, #4]
  51:Core/Src/tim.c ****   htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
  72              		.loc 1 51 3 is_stmt 1 view .LVU13
  73              		.loc 1 51 26 is_stmt 0 view .LVU14
  74 002c 8360     		str	r3, [r0, #8]
  52:Core/Src/tim.c ****   htim1.Init.Period = 65535;
  75              		.loc 1 52 3 is_stmt 1 view .LVU15
  76              		.loc 1 52 21 is_stmt 0 view .LVU16
  77 002e 4FF6FF72 		movw	r2, #65535
  78 0032 C260     		str	r2, [r0, #12]
  53:Core/Src/tim.c ****   htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
  79              		.loc 1 53 3 is_stmt 1 view .LVU17
  80              		.loc 1 53 28 is_stmt 0 view .LVU18
  81 0034 0361     		str	r3, [r0, #16]
  54:Core/Src/tim.c ****   htim1.Init.RepetitionCounter = 0;
  82              		.loc 1 54 3 is_stmt 1 view .LVU19
  83              		.loc 1 54 32 is_stmt 0 view .LVU20
  84 0036 4361     		str	r3, [r0, #20]
  55:Core/Src/tim.c ****   htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
  85              		.loc 1 55 3 is_stmt 1 view .LVU21
  86              		.loc 1 55 32 is_stmt 0 view .LVU22
  87 0038 8361     		str	r3, [r0, #24]
  56:Core/Src/tim.c ****   if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
  88              		.loc 1 56 3 is_stmt 1 view .LVU23
  89              		.loc 1 56 7 is_stmt 0 view .LVU24
  90 003a FFF7FEFF 		bl	HAL_TIM_Base_Init
  91              	.LVL0:
  92              		.loc 1 56 6 view .LVU25
  93 003e 0028     		cmp	r0, #0
  94 0040 39D1     		bne	.L10
  95              	.L2:
  57:Core/Src/tim.c ****   {
  58:Core/Src/tim.c ****     Error_Handler();
  59:Core/Src/tim.c ****   }
  60:Core/Src/tim.c ****   sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
  96              		.loc 1 60 3 is_stmt 1 view .LVU26
  97              		.loc 1 60 34 is_stmt 0 view .LVU27
  98 0042 4FF48053 		mov	r3, #4096
  99 0046 0C93     		str	r3, [sp, #48]
  61:Core/Src/tim.c ****   if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 100              		.loc 1 61 3 is_stmt 1 view .LVU28
 101              		.loc 1 61 7 is_stmt 0 view .LVU29
 102 0048 0CA9     		add	r1, sp, #48
 103 004a 2548     		ldr	r0, .L17
 104 004c FFF7FEFF 		bl	HAL_TIM_ConfigClockSource
 105              	.LVL1:
 106              		.loc 1 61 6 view .LVU30
 107 0050 0028     		cmp	r0, #0
 108 0052 33D1     		bne	.L11
 109              	.L3:
  62:Core/Src/tim.c ****   {
  63:Core/Src/tim.c ****     Error_Handler();
ARM GAS  /tmp/cc7EWLRb.s 			page 4


  64:Core/Src/tim.c ****   }
  65:Core/Src/tim.c ****   if (HAL_TIM_IC_Init(&htim1) != HAL_OK)
 110              		.loc 1 65 3 is_stmt 1 view .LVU31
 111              		.loc 1 65 7 is_stmt 0 view .LVU32
 112 0054 2248     		ldr	r0, .L17
 113 0056 FFF7FEFF 		bl	HAL_TIM_IC_Init
 114              	.LVL2:
 115              		.loc 1 65 6 view .LVU33
 116 005a 0028     		cmp	r0, #0
 117 005c 31D1     		bne	.L12
 118              	.L4:
  66:Core/Src/tim.c ****   {
  67:Core/Src/tim.c ****     Error_Handler();
  68:Core/Src/tim.c ****   }
  69:Core/Src/tim.c ****   sSlaveConfig.SlaveMode = TIM_SLAVEMODE_RESET;
 119              		.loc 1 69 3 is_stmt 1 view .LVU34
 120              		.loc 1 69 26 is_stmt 0 view .LVU35
 121 005e 0423     		movs	r3, #4
 122 0060 0793     		str	r3, [sp, #28]
  70:Core/Src/tim.c ****   sSlaveConfig.InputTrigger = TIM_TS_TI1FP1;
 123              		.loc 1 70 3 is_stmt 1 view .LVU36
 124              		.loc 1 70 29 is_stmt 0 view .LVU37
 125 0062 5023     		movs	r3, #80
 126 0064 0893     		str	r3, [sp, #32]
  71:Core/Src/tim.c ****   sSlaveConfig.TriggerPolarity = TIM_INPUTCHANNELPOLARITY_RISING;
 127              		.loc 1 71 3 is_stmt 1 view .LVU38
 128              		.loc 1 71 32 is_stmt 0 view .LVU39
 129 0066 0023     		movs	r3, #0
 130 0068 0993     		str	r3, [sp, #36]
  72:Core/Src/tim.c ****   sSlaveConfig.TriggerPrescaler = TIM_ICPSC_DIV1;
 131              		.loc 1 72 3 is_stmt 1 view .LVU40
 132              		.loc 1 72 33 is_stmt 0 view .LVU41
 133 006a 0A93     		str	r3, [sp, #40]
  73:Core/Src/tim.c ****   sSlaveConfig.TriggerFilter = 0;
 134              		.loc 1 73 3 is_stmt 1 view .LVU42
 135              		.loc 1 73 30 is_stmt 0 view .LVU43
 136 006c 0B93     		str	r3, [sp, #44]
  74:Core/Src/tim.c ****   if (HAL_TIM_SlaveConfigSynchro(&htim1, &sSlaveConfig) != HAL_OK)
 137              		.loc 1 74 3 is_stmt 1 view .LVU44
 138              		.loc 1 74 7 is_stmt 0 view .LVU45
 139 006e 07A9     		add	r1, sp, #28
 140 0070 1B48     		ldr	r0, .L17
 141 0072 FFF7FEFF 		bl	HAL_TIM_SlaveConfigSynchro
 142              	.LVL3:
 143              		.loc 1 74 6 view .LVU46
 144 0076 38BB     		cbnz	r0, .L13
 145              	.L5:
  75:Core/Src/tim.c ****   {
  76:Core/Src/tim.c ****     Error_Handler();
  77:Core/Src/tim.c ****   }
  78:Core/Src/tim.c ****   sConfigIC.ICPolarity = TIM_INPUTCHANNELPOLARITY_RISING;
 146              		.loc 1 78 3 is_stmt 1 view .LVU47
 147              		.loc 1 78 24 is_stmt 0 view .LVU48
 148 0078 0022     		movs	r2, #0
 149 007a 0392     		str	r2, [sp, #12]
  79:Core/Src/tim.c ****   sConfigIC.ICSelection = TIM_ICSELECTION_DIRECTTI;
 150              		.loc 1 79 3 is_stmt 1 view .LVU49
ARM GAS  /tmp/cc7EWLRb.s 			page 5


 151              		.loc 1 79 25 is_stmt 0 view .LVU50
 152 007c 0123     		movs	r3, #1
 153 007e 0493     		str	r3, [sp, #16]
  80:Core/Src/tim.c ****   sConfigIC.ICPrescaler = TIM_ICPSC_DIV1;
 154              		.loc 1 80 3 is_stmt 1 view .LVU51
 155              		.loc 1 80 25 is_stmt 0 view .LVU52
 156 0080 0592     		str	r2, [sp, #20]
  81:Core/Src/tim.c ****   sConfigIC.ICFilter = 0;
 157              		.loc 1 81 3 is_stmt 1 view .LVU53
 158              		.loc 1 81 22 is_stmt 0 view .LVU54
 159 0082 0692     		str	r2, [sp, #24]
  82:Core/Src/tim.c ****   if (HAL_TIM_IC_ConfigChannel(&htim1, &sConfigIC, TIM_CHANNEL_1) != HAL_OK)
 160              		.loc 1 82 3 is_stmt 1 view .LVU55
 161              		.loc 1 82 7 is_stmt 0 view .LVU56
 162 0084 03A9     		add	r1, sp, #12
 163 0086 1648     		ldr	r0, .L17
 164 0088 FFF7FEFF 		bl	HAL_TIM_IC_ConfigChannel
 165              	.LVL4:
 166              		.loc 1 82 6 view .LVU57
 167 008c F8B9     		cbnz	r0, .L14
 168              	.L6:
  83:Core/Src/tim.c ****   {
  84:Core/Src/tim.c ****     Error_Handler();
  85:Core/Src/tim.c ****   }
  86:Core/Src/tim.c ****   sConfigIC.ICPolarity = TIM_INPUTCHANNELPOLARITY_FALLING;
 169              		.loc 1 86 3 is_stmt 1 view .LVU58
 170              		.loc 1 86 24 is_stmt 0 view .LVU59
 171 008e 0223     		movs	r3, #2
 172 0090 0393     		str	r3, [sp, #12]
  87:Core/Src/tim.c ****   sConfigIC.ICSelection = TIM_ICSELECTION_INDIRECTTI;
 173              		.loc 1 87 3 is_stmt 1 view .LVU60
 174              		.loc 1 87 25 is_stmt 0 view .LVU61
 175 0092 0493     		str	r3, [sp, #16]
  88:Core/Src/tim.c ****   if (HAL_TIM_IC_ConfigChannel(&htim1, &sConfigIC, TIM_CHANNEL_2) != HAL_OK)
 176              		.loc 1 88 3 is_stmt 1 view .LVU62
 177              		.loc 1 88 7 is_stmt 0 view .LVU63
 178 0094 0422     		movs	r2, #4
 179 0096 03A9     		add	r1, sp, #12
 180 0098 1148     		ldr	r0, .L17
 181 009a FFF7FEFF 		bl	HAL_TIM_IC_ConfigChannel
 182              	.LVL5:
 183              		.loc 1 88 6 view .LVU64
 184 009e C8B9     		cbnz	r0, .L15
 185              	.L7:
  89:Core/Src/tim.c ****   {
  90:Core/Src/tim.c ****     Error_Handler();
  91:Core/Src/tim.c ****   }
  92:Core/Src/tim.c ****   sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 186              		.loc 1 92 3 is_stmt 1 view .LVU65
 187              		.loc 1 92 37 is_stmt 0 view .LVU66
 188 00a0 0023     		movs	r3, #0
 189 00a2 0193     		str	r3, [sp, #4]
  93:Core/Src/tim.c ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 190              		.loc 1 93 3 is_stmt 1 view .LVU67
 191              		.loc 1 93 33 is_stmt 0 view .LVU68
 192 00a4 0293     		str	r3, [sp, #8]
  94:Core/Src/tim.c ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
ARM GAS  /tmp/cc7EWLRb.s 			page 6


 193              		.loc 1 94 3 is_stmt 1 view .LVU69
 194              		.loc 1 94 7 is_stmt 0 view .LVU70
 195 00a6 01A9     		add	r1, sp, #4
 196 00a8 0D48     		ldr	r0, .L17
 197 00aa FFF7FEFF 		bl	HAL_TIMEx_MasterConfigSynchronization
 198              	.LVL6:
 199              		.loc 1 94 6 view .LVU71
 200 00ae A0B9     		cbnz	r0, .L16
 201              	.L1:
  95:Core/Src/tim.c ****   {
  96:Core/Src/tim.c ****     Error_Handler();
  97:Core/Src/tim.c ****   }
  98:Core/Src/tim.c ****   /* USER CODE BEGIN TIM1_Init 2 */
  99:Core/Src/tim.c **** 
 100:Core/Src/tim.c ****   /* USER CODE END TIM1_Init 2 */
 101:Core/Src/tim.c **** 
 102:Core/Src/tim.c **** }
 202              		.loc 1 102 1 view .LVU72
 203 00b0 11B0     		add	sp, sp, #68
 204              	.LCFI2:
 205              		.cfi_remember_state
 206              		.cfi_def_cfa_offset 4
 207              		@ sp needed
 208 00b2 5DF804FB 		ldr	pc, [sp], #4
 209              	.L10:
 210              	.LCFI3:
 211              		.cfi_restore_state
  58:Core/Src/tim.c ****   }
 212              		.loc 1 58 5 is_stmt 1 view .LVU73
 213 00b6 FFF7FEFF 		bl	Error_Handler
 214              	.LVL7:
 215 00ba C2E7     		b	.L2
 216              	.L11:
  63:Core/Src/tim.c ****   }
 217              		.loc 1 63 5 view .LVU74
 218 00bc FFF7FEFF 		bl	Error_Handler
 219              	.LVL8:
 220 00c0 C8E7     		b	.L3
 221              	.L12:
  67:Core/Src/tim.c ****   }
 222              		.loc 1 67 5 view .LVU75
 223 00c2 FFF7FEFF 		bl	Error_Handler
 224              	.LVL9:
 225 00c6 CAE7     		b	.L4
 226              	.L13:
  76:Core/Src/tim.c ****   }
 227              		.loc 1 76 5 view .LVU76
 228 00c8 FFF7FEFF 		bl	Error_Handler
 229              	.LVL10:
 230 00cc D4E7     		b	.L5
 231              	.L14:
  84:Core/Src/tim.c ****   }
 232              		.loc 1 84 5 view .LVU77
 233 00ce FFF7FEFF 		bl	Error_Handler
 234              	.LVL11:
 235 00d2 DCE7     		b	.L6
 236              	.L15:
ARM GAS  /tmp/cc7EWLRb.s 			page 7


  90:Core/Src/tim.c ****   }
 237              		.loc 1 90 5 view .LVU78
 238 00d4 FFF7FEFF 		bl	Error_Handler
 239              	.LVL12:
 240 00d8 E2E7     		b	.L7
 241              	.L16:
  96:Core/Src/tim.c ****   }
 242              		.loc 1 96 5 view .LVU79
 243 00da FFF7FEFF 		bl	Error_Handler
 244              	.LVL13:
 245              		.loc 1 102 1 is_stmt 0 view .LVU80
 246 00de E7E7     		b	.L1
 247              	.L18:
 248              		.align	2
 249              	.L17:
 250 00e0 00000000 		.word	.LANCHOR0
 251 00e4 00000140 		.word	1073807360
 252              		.cfi_endproc
 253              	.LFE134:
 255              		.section	.text.MX_TIM2_Init,"ax",%progbits
 256              		.align	1
 257              		.global	MX_TIM2_Init
 258              		.syntax unified
 259              		.thumb
 260              		.thumb_func
 261              		.fpu fpv4-sp-d16
 263              	MX_TIM2_Init:
 264              	.LFB135:
 103:Core/Src/tim.c **** /* TIM2 init function */
 104:Core/Src/tim.c **** void MX_TIM2_Init(void)
 105:Core/Src/tim.c **** {
 265              		.loc 1 105 1 is_stmt 1 view -0
 266              		.cfi_startproc
 267              		@ args = 0, pretend = 0, frame = 64
 268              		@ frame_needed = 0, uses_anonymous_args = 0
 269 0000 00B5     		push	{lr}
 270              	.LCFI4:
 271              		.cfi_def_cfa_offset 4
 272              		.cfi_offset 14, -4
 273 0002 91B0     		sub	sp, sp, #68
 274              	.LCFI5:
 275              		.cfi_def_cfa_offset 72
 106:Core/Src/tim.c **** 
 107:Core/Src/tim.c ****   /* USER CODE BEGIN TIM2_Init 0 */
 108:Core/Src/tim.c **** 
 109:Core/Src/tim.c ****   /* USER CODE END TIM2_Init 0 */
 110:Core/Src/tim.c **** 
 111:Core/Src/tim.c ****   TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 276              		.loc 1 111 3 view .LVU82
 277              		.loc 1 111 26 is_stmt 0 view .LVU83
 278 0004 0023     		movs	r3, #0
 279 0006 0C93     		str	r3, [sp, #48]
 280 0008 0D93     		str	r3, [sp, #52]
 281 000a 0E93     		str	r3, [sp, #56]
 282 000c 0F93     		str	r3, [sp, #60]
 112:Core/Src/tim.c ****   TIM_SlaveConfigTypeDef sSlaveConfig = {0};
 283              		.loc 1 112 3 is_stmt 1 view .LVU84
ARM GAS  /tmp/cc7EWLRb.s 			page 8


 284              		.loc 1 112 26 is_stmt 0 view .LVU85
 285 000e 0793     		str	r3, [sp, #28]
 286 0010 0893     		str	r3, [sp, #32]
 287 0012 0993     		str	r3, [sp, #36]
 288 0014 0A93     		str	r3, [sp, #40]
 289 0016 0B93     		str	r3, [sp, #44]
 113:Core/Src/tim.c ****   TIM_IC_InitTypeDef sConfigIC = {0};
 290              		.loc 1 113 3 is_stmt 1 view .LVU86
 291              		.loc 1 113 22 is_stmt 0 view .LVU87
 292 0018 0393     		str	r3, [sp, #12]
 293 001a 0493     		str	r3, [sp, #16]
 294 001c 0593     		str	r3, [sp, #20]
 295 001e 0693     		str	r3, [sp, #24]
 114:Core/Src/tim.c ****   TIM_MasterConfigTypeDef sMasterConfig = {0};
 296              		.loc 1 114 3 is_stmt 1 view .LVU88
 297              		.loc 1 114 27 is_stmt 0 view .LVU89
 298 0020 0193     		str	r3, [sp, #4]
 299 0022 0293     		str	r3, [sp, #8]
 115:Core/Src/tim.c **** 
 116:Core/Src/tim.c ****   /* USER CODE BEGIN TIM2_Init 1 */
 117:Core/Src/tim.c **** 
 118:Core/Src/tim.c ****   /* USER CODE END TIM2_Init 1 */
 119:Core/Src/tim.c ****   htim2.Instance = TIM2;
 300              		.loc 1 119 3 is_stmt 1 view .LVU90
 301              		.loc 1 119 18 is_stmt 0 view .LVU91
 302 0024 2E48     		ldr	r0, .L35
 303 0026 4FF08042 		mov	r2, #1073741824
 304 002a 0260     		str	r2, [r0]
 120:Core/Src/tim.c ****   htim2.Init.Prescaler = 0;
 305              		.loc 1 120 3 is_stmt 1 view .LVU92
 306              		.loc 1 120 24 is_stmt 0 view .LVU93
 307 002c 4360     		str	r3, [r0, #4]
 121:Core/Src/tim.c ****   htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 308              		.loc 1 121 3 is_stmt 1 view .LVU94
 309              		.loc 1 121 26 is_stmt 0 view .LVU95
 310 002e 8360     		str	r3, [r0, #8]
 122:Core/Src/tim.c ****   htim2.Init.Period = 4294967295;
 311              		.loc 1 122 3 is_stmt 1 view .LVU96
 312              		.loc 1 122 21 is_stmt 0 view .LVU97
 313 0030 4FF0FF32 		mov	r2, #-1
 314 0034 C260     		str	r2, [r0, #12]
 123:Core/Src/tim.c ****   htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 315              		.loc 1 123 3 is_stmt 1 view .LVU98
 316              		.loc 1 123 28 is_stmt 0 view .LVU99
 317 0036 0361     		str	r3, [r0, #16]
 124:Core/Src/tim.c ****   htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 318              		.loc 1 124 3 is_stmt 1 view .LVU100
 319              		.loc 1 124 32 is_stmt 0 view .LVU101
 320 0038 8361     		str	r3, [r0, #24]
 125:Core/Src/tim.c ****   if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 321              		.loc 1 125 3 is_stmt 1 view .LVU102
 322              		.loc 1 125 7 is_stmt 0 view .LVU103
 323 003a FFF7FEFF 		bl	HAL_TIM_Base_Init
 324              	.LVL14:
 325              		.loc 1 125 6 view .LVU104
 326 003e 0028     		cmp	r0, #0
 327 0040 39D1     		bne	.L28
ARM GAS  /tmp/cc7EWLRb.s 			page 9


 328              	.L20:
 126:Core/Src/tim.c ****   {
 127:Core/Src/tim.c ****     Error_Handler();
 128:Core/Src/tim.c ****   }
 129:Core/Src/tim.c ****   sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 329              		.loc 1 129 3 is_stmt 1 view .LVU105
 330              		.loc 1 129 34 is_stmt 0 view .LVU106
 331 0042 4FF48053 		mov	r3, #4096
 332 0046 0C93     		str	r3, [sp, #48]
 130:Core/Src/tim.c ****   if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 333              		.loc 1 130 3 is_stmt 1 view .LVU107
 334              		.loc 1 130 7 is_stmt 0 view .LVU108
 335 0048 0CA9     		add	r1, sp, #48
 336 004a 2548     		ldr	r0, .L35
 337 004c FFF7FEFF 		bl	HAL_TIM_ConfigClockSource
 338              	.LVL15:
 339              		.loc 1 130 6 view .LVU109
 340 0050 0028     		cmp	r0, #0
 341 0052 33D1     		bne	.L29
 342              	.L21:
 131:Core/Src/tim.c ****   {
 132:Core/Src/tim.c ****     Error_Handler();
 133:Core/Src/tim.c ****   }
 134:Core/Src/tim.c ****   if (HAL_TIM_IC_Init(&htim2) != HAL_OK)
 343              		.loc 1 134 3 is_stmt 1 view .LVU110
 344              		.loc 1 134 7 is_stmt 0 view .LVU111
 345 0054 2248     		ldr	r0, .L35
 346 0056 FFF7FEFF 		bl	HAL_TIM_IC_Init
 347              	.LVL16:
 348              		.loc 1 134 6 view .LVU112
 349 005a 0028     		cmp	r0, #0
 350 005c 31D1     		bne	.L30
 351              	.L22:
 135:Core/Src/tim.c ****   {
 136:Core/Src/tim.c ****     Error_Handler();
 137:Core/Src/tim.c ****   }
 138:Core/Src/tim.c ****   sSlaveConfig.SlaveMode = TIM_SLAVEMODE_RESET;
 352              		.loc 1 138 3 is_stmt 1 view .LVU113
 353              		.loc 1 138 26 is_stmt 0 view .LVU114
 354 005e 0423     		movs	r3, #4
 355 0060 0793     		str	r3, [sp, #28]
 139:Core/Src/tim.c ****   sSlaveConfig.InputTrigger = TIM_TS_TI1FP1;
 356              		.loc 1 139 3 is_stmt 1 view .LVU115
 357              		.loc 1 139 29 is_stmt 0 view .LVU116
 358 0062 5023     		movs	r3, #80
 359 0064 0893     		str	r3, [sp, #32]
 140:Core/Src/tim.c ****   sSlaveConfig.TriggerPolarity = TIM_INPUTCHANNELPOLARITY_RISING;
 360              		.loc 1 140 3 is_stmt 1 view .LVU117
 361              		.loc 1 140 32 is_stmt 0 view .LVU118
 362 0066 0023     		movs	r3, #0
 363 0068 0993     		str	r3, [sp, #36]
 141:Core/Src/tim.c ****   sSlaveConfig.TriggerPrescaler = TIM_ICPSC_DIV1;
 364              		.loc 1 141 3 is_stmt 1 view .LVU119
 365              		.loc 1 141 33 is_stmt 0 view .LVU120
 366 006a 0A93     		str	r3, [sp, #40]
 142:Core/Src/tim.c ****   sSlaveConfig.TriggerFilter = 0;
 367              		.loc 1 142 3 is_stmt 1 view .LVU121
ARM GAS  /tmp/cc7EWLRb.s 			page 10


 368              		.loc 1 142 30 is_stmt 0 view .LVU122
 369 006c 0B93     		str	r3, [sp, #44]
 143:Core/Src/tim.c ****   if (HAL_TIM_SlaveConfigSynchro(&htim2, &sSlaveConfig) != HAL_OK)
 370              		.loc 1 143 3 is_stmt 1 view .LVU123
 371              		.loc 1 143 7 is_stmt 0 view .LVU124
 372 006e 07A9     		add	r1, sp, #28
 373 0070 1B48     		ldr	r0, .L35
 374 0072 FFF7FEFF 		bl	HAL_TIM_SlaveConfigSynchro
 375              	.LVL17:
 376              		.loc 1 143 6 view .LVU125
 377 0076 38BB     		cbnz	r0, .L31
 378              	.L23:
 144:Core/Src/tim.c ****   {
 145:Core/Src/tim.c ****     Error_Handler();
 146:Core/Src/tim.c ****   }
 147:Core/Src/tim.c ****   sConfigIC.ICPolarity = TIM_INPUTCHANNELPOLARITY_RISING;
 379              		.loc 1 147 3 is_stmt 1 view .LVU126
 380              		.loc 1 147 24 is_stmt 0 view .LVU127
 381 0078 0022     		movs	r2, #0
 382 007a 0392     		str	r2, [sp, #12]
 148:Core/Src/tim.c ****   sConfigIC.ICSelection = TIM_ICSELECTION_DIRECTTI;
 383              		.loc 1 148 3 is_stmt 1 view .LVU128
 384              		.loc 1 148 25 is_stmt 0 view .LVU129
 385 007c 0123     		movs	r3, #1
 386 007e 0493     		str	r3, [sp, #16]
 149:Core/Src/tim.c ****   sConfigIC.ICPrescaler = TIM_ICPSC_DIV1;
 387              		.loc 1 149 3 is_stmt 1 view .LVU130
 388              		.loc 1 149 25 is_stmt 0 view .LVU131
 389 0080 0592     		str	r2, [sp, #20]
 150:Core/Src/tim.c ****   sConfigIC.ICFilter = 0;
 390              		.loc 1 150 3 is_stmt 1 view .LVU132
 391              		.loc 1 150 22 is_stmt 0 view .LVU133
 392 0082 0692     		str	r2, [sp, #24]
 151:Core/Src/tim.c ****   if (HAL_TIM_IC_ConfigChannel(&htim2, &sConfigIC, TIM_CHANNEL_1) != HAL_OK)
 393              		.loc 1 151 3 is_stmt 1 view .LVU134
 394              		.loc 1 151 7 is_stmt 0 view .LVU135
 395 0084 03A9     		add	r1, sp, #12
 396 0086 1648     		ldr	r0, .L35
 397 0088 FFF7FEFF 		bl	HAL_TIM_IC_ConfigChannel
 398              	.LVL18:
 399              		.loc 1 151 6 view .LVU136
 400 008c F8B9     		cbnz	r0, .L32
 401              	.L24:
 152:Core/Src/tim.c ****   {
 153:Core/Src/tim.c ****     Error_Handler();
 154:Core/Src/tim.c ****   }
 155:Core/Src/tim.c ****   sConfigIC.ICPolarity = TIM_INPUTCHANNELPOLARITY_FALLING;
 402              		.loc 1 155 3 is_stmt 1 view .LVU137
 403              		.loc 1 155 24 is_stmt 0 view .LVU138
 404 008e 0223     		movs	r3, #2
 405 0090 0393     		str	r3, [sp, #12]
 156:Core/Src/tim.c ****   sConfigIC.ICSelection = TIM_ICSELECTION_INDIRECTTI;
 406              		.loc 1 156 3 is_stmt 1 view .LVU139
 407              		.loc 1 156 25 is_stmt 0 view .LVU140
 408 0092 0493     		str	r3, [sp, #16]
 157:Core/Src/tim.c ****   if (HAL_TIM_IC_ConfigChannel(&htim2, &sConfigIC, TIM_CHANNEL_2) != HAL_OK)
 409              		.loc 1 157 3 is_stmt 1 view .LVU141
ARM GAS  /tmp/cc7EWLRb.s 			page 11


 410              		.loc 1 157 7 is_stmt 0 view .LVU142
 411 0094 0422     		movs	r2, #4
 412 0096 03A9     		add	r1, sp, #12
 413 0098 1148     		ldr	r0, .L35
 414 009a FFF7FEFF 		bl	HAL_TIM_IC_ConfigChannel
 415              	.LVL19:
 416              		.loc 1 157 6 view .LVU143
 417 009e C8B9     		cbnz	r0, .L33
 418              	.L25:
 158:Core/Src/tim.c ****   {
 159:Core/Src/tim.c ****     Error_Handler();
 160:Core/Src/tim.c ****   }
 161:Core/Src/tim.c ****   sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 419              		.loc 1 161 3 is_stmt 1 view .LVU144
 420              		.loc 1 161 37 is_stmt 0 view .LVU145
 421 00a0 0023     		movs	r3, #0
 422 00a2 0193     		str	r3, [sp, #4]
 162:Core/Src/tim.c ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 423              		.loc 1 162 3 is_stmt 1 view .LVU146
 424              		.loc 1 162 33 is_stmt 0 view .LVU147
 425 00a4 0293     		str	r3, [sp, #8]
 163:Core/Src/tim.c ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 426              		.loc 1 163 3 is_stmt 1 view .LVU148
 427              		.loc 1 163 7 is_stmt 0 view .LVU149
 428 00a6 01A9     		add	r1, sp, #4
 429 00a8 0D48     		ldr	r0, .L35
 430 00aa FFF7FEFF 		bl	HAL_TIMEx_MasterConfigSynchronization
 431              	.LVL20:
 432              		.loc 1 163 6 view .LVU150
 433 00ae A0B9     		cbnz	r0, .L34
 434              	.L19:
 164:Core/Src/tim.c ****   {
 165:Core/Src/tim.c ****     Error_Handler();
 166:Core/Src/tim.c ****   }
 167:Core/Src/tim.c ****   /* USER CODE BEGIN TIM2_Init 2 */
 168:Core/Src/tim.c **** 
 169:Core/Src/tim.c ****   /* USER CODE END TIM2_Init 2 */
 170:Core/Src/tim.c **** 
 171:Core/Src/tim.c **** }
 435              		.loc 1 171 1 view .LVU151
 436 00b0 11B0     		add	sp, sp, #68
 437              	.LCFI6:
 438              		.cfi_remember_state
 439              		.cfi_def_cfa_offset 4
 440              		@ sp needed
 441 00b2 5DF804FB 		ldr	pc, [sp], #4
 442              	.L28:
 443              	.LCFI7:
 444              		.cfi_restore_state
 127:Core/Src/tim.c ****   }
 445              		.loc 1 127 5 is_stmt 1 view .LVU152
 446 00b6 FFF7FEFF 		bl	Error_Handler
 447              	.LVL21:
 448 00ba C2E7     		b	.L20
 449              	.L29:
 132:Core/Src/tim.c ****   }
 450              		.loc 1 132 5 view .LVU153
ARM GAS  /tmp/cc7EWLRb.s 			page 12


 451 00bc FFF7FEFF 		bl	Error_Handler
 452              	.LVL22:
 453 00c0 C8E7     		b	.L21
 454              	.L30:
 136:Core/Src/tim.c ****   }
 455              		.loc 1 136 5 view .LVU154
 456 00c2 FFF7FEFF 		bl	Error_Handler
 457              	.LVL23:
 458 00c6 CAE7     		b	.L22
 459              	.L31:
 145:Core/Src/tim.c ****   }
 460              		.loc 1 145 5 view .LVU155
 461 00c8 FFF7FEFF 		bl	Error_Handler
 462              	.LVL24:
 463 00cc D4E7     		b	.L23
 464              	.L32:
 153:Core/Src/tim.c ****   }
 465              		.loc 1 153 5 view .LVU156
 466 00ce FFF7FEFF 		bl	Error_Handler
 467              	.LVL25:
 468 00d2 DCE7     		b	.L24
 469              	.L33:
 159:Core/Src/tim.c ****   }
 470              		.loc 1 159 5 view .LVU157
 471 00d4 FFF7FEFF 		bl	Error_Handler
 472              	.LVL26:
 473 00d8 E2E7     		b	.L25
 474              	.L34:
 165:Core/Src/tim.c ****   }
 475              		.loc 1 165 5 view .LVU158
 476 00da FFF7FEFF 		bl	Error_Handler
 477              	.LVL27:
 478              		.loc 1 171 1 is_stmt 0 view .LVU159
 479 00de E7E7     		b	.L19
 480              	.L36:
 481              		.align	2
 482              	.L35:
 483 00e0 00000000 		.word	.LANCHOR1
 484              		.cfi_endproc
 485              	.LFE135:
 487              		.section	.text.MX_TIM3_Init,"ax",%progbits
 488              		.align	1
 489              		.global	MX_TIM3_Init
 490              		.syntax unified
 491              		.thumb
 492              		.thumb_func
 493              		.fpu fpv4-sp-d16
 495              	MX_TIM3_Init:
 496              	.LFB136:
 172:Core/Src/tim.c **** /* TIM3 init function */
 173:Core/Src/tim.c **** void MX_TIM3_Init(void)
 174:Core/Src/tim.c **** {
 497              		.loc 1 174 1 is_stmt 1 view -0
 498              		.cfi_startproc
 499              		@ args = 0, pretend = 0, frame = 64
 500              		@ frame_needed = 0, uses_anonymous_args = 0
 501 0000 00B5     		push	{lr}
ARM GAS  /tmp/cc7EWLRb.s 			page 13


 502              	.LCFI8:
 503              		.cfi_def_cfa_offset 4
 504              		.cfi_offset 14, -4
 505 0002 91B0     		sub	sp, sp, #68
 506              	.LCFI9:
 507              		.cfi_def_cfa_offset 72
 175:Core/Src/tim.c **** 
 176:Core/Src/tim.c ****   /* USER CODE BEGIN TIM3_Init 0 */
 177:Core/Src/tim.c **** 
 178:Core/Src/tim.c ****   /* USER CODE END TIM3_Init 0 */
 179:Core/Src/tim.c **** 
 180:Core/Src/tim.c ****   TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 508              		.loc 1 180 3 view .LVU161
 509              		.loc 1 180 26 is_stmt 0 view .LVU162
 510 0004 0023     		movs	r3, #0
 511 0006 0C93     		str	r3, [sp, #48]
 512 0008 0D93     		str	r3, [sp, #52]
 513 000a 0E93     		str	r3, [sp, #56]
 514 000c 0F93     		str	r3, [sp, #60]
 181:Core/Src/tim.c ****   TIM_SlaveConfigTypeDef sSlaveConfig = {0};
 515              		.loc 1 181 3 is_stmt 1 view .LVU163
 516              		.loc 1 181 26 is_stmt 0 view .LVU164
 517 000e 0793     		str	r3, [sp, #28]
 518 0010 0893     		str	r3, [sp, #32]
 519 0012 0993     		str	r3, [sp, #36]
 520 0014 0A93     		str	r3, [sp, #40]
 521 0016 0B93     		str	r3, [sp, #44]
 182:Core/Src/tim.c ****   TIM_IC_InitTypeDef sConfigIC = {0};
 522              		.loc 1 182 3 is_stmt 1 view .LVU165
 523              		.loc 1 182 22 is_stmt 0 view .LVU166
 524 0018 0393     		str	r3, [sp, #12]
 525 001a 0493     		str	r3, [sp, #16]
 526 001c 0593     		str	r3, [sp, #20]
 527 001e 0693     		str	r3, [sp, #24]
 183:Core/Src/tim.c ****   TIM_MasterConfigTypeDef sMasterConfig = {0};
 528              		.loc 1 183 3 is_stmt 1 view .LVU167
 529              		.loc 1 183 27 is_stmt 0 view .LVU168
 530 0020 0193     		str	r3, [sp, #4]
 531 0022 0293     		str	r3, [sp, #8]
 184:Core/Src/tim.c **** 
 185:Core/Src/tim.c ****   /* USER CODE BEGIN TIM3_Init 1 */
 186:Core/Src/tim.c **** 
 187:Core/Src/tim.c ****   /* USER CODE END TIM3_Init 1 */
 188:Core/Src/tim.c ****   htim3.Instance = TIM3;
 532              		.loc 1 188 3 is_stmt 1 view .LVU169
 533              		.loc 1 188 18 is_stmt 0 view .LVU170
 534 0024 2E48     		ldr	r0, .L53
 535 0026 2F4A     		ldr	r2, .L53+4
 536 0028 0260     		str	r2, [r0]
 189:Core/Src/tim.c ****   htim3.Init.Prescaler = 0;
 537              		.loc 1 189 3 is_stmt 1 view .LVU171
 538              		.loc 1 189 24 is_stmt 0 view .LVU172
 539 002a 4360     		str	r3, [r0, #4]
 190:Core/Src/tim.c ****   htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 540              		.loc 1 190 3 is_stmt 1 view .LVU173
 541              		.loc 1 190 26 is_stmt 0 view .LVU174
 542 002c 8360     		str	r3, [r0, #8]
ARM GAS  /tmp/cc7EWLRb.s 			page 14


 191:Core/Src/tim.c ****   htim3.Init.Period = 65535;
 543              		.loc 1 191 3 is_stmt 1 view .LVU175
 544              		.loc 1 191 21 is_stmt 0 view .LVU176
 545 002e 4FF6FF72 		movw	r2, #65535
 546 0032 C260     		str	r2, [r0, #12]
 192:Core/Src/tim.c ****   htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 547              		.loc 1 192 3 is_stmt 1 view .LVU177
 548              		.loc 1 192 28 is_stmt 0 view .LVU178
 549 0034 0361     		str	r3, [r0, #16]
 193:Core/Src/tim.c ****   htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 550              		.loc 1 193 3 is_stmt 1 view .LVU179
 551              		.loc 1 193 32 is_stmt 0 view .LVU180
 552 0036 8361     		str	r3, [r0, #24]
 194:Core/Src/tim.c ****   if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 553              		.loc 1 194 3 is_stmt 1 view .LVU181
 554              		.loc 1 194 7 is_stmt 0 view .LVU182
 555 0038 FFF7FEFF 		bl	HAL_TIM_Base_Init
 556              	.LVL28:
 557              		.loc 1 194 6 view .LVU183
 558 003c 0028     		cmp	r0, #0
 559 003e 39D1     		bne	.L46
 560              	.L38:
 195:Core/Src/tim.c ****   {
 196:Core/Src/tim.c ****     Error_Handler();
 197:Core/Src/tim.c ****   }
 198:Core/Src/tim.c ****   sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 561              		.loc 1 198 3 is_stmt 1 view .LVU184
 562              		.loc 1 198 34 is_stmt 0 view .LVU185
 563 0040 4FF48053 		mov	r3, #4096
 564 0044 0C93     		str	r3, [sp, #48]
 199:Core/Src/tim.c ****   if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 565              		.loc 1 199 3 is_stmt 1 view .LVU186
 566              		.loc 1 199 7 is_stmt 0 view .LVU187
 567 0046 0CA9     		add	r1, sp, #48
 568 0048 2548     		ldr	r0, .L53
 569 004a FFF7FEFF 		bl	HAL_TIM_ConfigClockSource
 570              	.LVL29:
 571              		.loc 1 199 6 view .LVU188
 572 004e 0028     		cmp	r0, #0
 573 0050 33D1     		bne	.L47
 574              	.L39:
 200:Core/Src/tim.c ****   {
 201:Core/Src/tim.c ****     Error_Handler();
 202:Core/Src/tim.c ****   }
 203:Core/Src/tim.c ****   if (HAL_TIM_IC_Init(&htim3) != HAL_OK)
 575              		.loc 1 203 3 is_stmt 1 view .LVU189
 576              		.loc 1 203 7 is_stmt 0 view .LVU190
 577 0052 2348     		ldr	r0, .L53
 578 0054 FFF7FEFF 		bl	HAL_TIM_IC_Init
 579              	.LVL30:
 580              		.loc 1 203 6 view .LVU191
 581 0058 0028     		cmp	r0, #0
 582 005a 31D1     		bne	.L48
 583              	.L40:
 204:Core/Src/tim.c ****   {
 205:Core/Src/tim.c ****     Error_Handler();
 206:Core/Src/tim.c ****   }
ARM GAS  /tmp/cc7EWLRb.s 			page 15


 207:Core/Src/tim.c ****   sSlaveConfig.SlaveMode = TIM_SLAVEMODE_RESET;
 584              		.loc 1 207 3 is_stmt 1 view .LVU192
 585              		.loc 1 207 26 is_stmt 0 view .LVU193
 586 005c 0423     		movs	r3, #4
 587 005e 0793     		str	r3, [sp, #28]
 208:Core/Src/tim.c ****   sSlaveConfig.InputTrigger = TIM_TS_TI1FP1;
 588              		.loc 1 208 3 is_stmt 1 view .LVU194
 589              		.loc 1 208 29 is_stmt 0 view .LVU195
 590 0060 5023     		movs	r3, #80
 591 0062 0893     		str	r3, [sp, #32]
 209:Core/Src/tim.c ****   sSlaveConfig.TriggerPolarity = TIM_INPUTCHANNELPOLARITY_RISING;
 592              		.loc 1 209 3 is_stmt 1 view .LVU196
 593              		.loc 1 209 32 is_stmt 0 view .LVU197
 594 0064 0023     		movs	r3, #0
 595 0066 0993     		str	r3, [sp, #36]
 210:Core/Src/tim.c ****   sSlaveConfig.TriggerPrescaler = TIM_ICPSC_DIV1;
 596              		.loc 1 210 3 is_stmt 1 view .LVU198
 597              		.loc 1 210 33 is_stmt 0 view .LVU199
 598 0068 0A93     		str	r3, [sp, #40]
 211:Core/Src/tim.c ****   sSlaveConfig.TriggerFilter = 0;
 599              		.loc 1 211 3 is_stmt 1 view .LVU200
 600              		.loc 1 211 30 is_stmt 0 view .LVU201
 601 006a 0B93     		str	r3, [sp, #44]
 212:Core/Src/tim.c ****   if (HAL_TIM_SlaveConfigSynchro(&htim3, &sSlaveConfig) != HAL_OK)
 602              		.loc 1 212 3 is_stmt 1 view .LVU202
 603              		.loc 1 212 7 is_stmt 0 view .LVU203
 604 006c 07A9     		add	r1, sp, #28
 605 006e 1C48     		ldr	r0, .L53
 606 0070 FFF7FEFF 		bl	HAL_TIM_SlaveConfigSynchro
 607              	.LVL31:
 608              		.loc 1 212 6 view .LVU204
 609 0074 38BB     		cbnz	r0, .L49
 610              	.L41:
 213:Core/Src/tim.c ****   {
 214:Core/Src/tim.c ****     Error_Handler();
 215:Core/Src/tim.c ****   }
 216:Core/Src/tim.c ****   sConfigIC.ICPolarity = TIM_INPUTCHANNELPOLARITY_RISING;
 611              		.loc 1 216 3 is_stmt 1 view .LVU205
 612              		.loc 1 216 24 is_stmt 0 view .LVU206
 613 0076 0022     		movs	r2, #0
 614 0078 0392     		str	r2, [sp, #12]
 217:Core/Src/tim.c ****   sConfigIC.ICSelection = TIM_ICSELECTION_DIRECTTI;
 615              		.loc 1 217 3 is_stmt 1 view .LVU207
 616              		.loc 1 217 25 is_stmt 0 view .LVU208
 617 007a 0123     		movs	r3, #1
 618 007c 0493     		str	r3, [sp, #16]
 218:Core/Src/tim.c ****   sConfigIC.ICPrescaler = TIM_ICPSC_DIV1;
 619              		.loc 1 218 3 is_stmt 1 view .LVU209
 620              		.loc 1 218 25 is_stmt 0 view .LVU210
 621 007e 0592     		str	r2, [sp, #20]
 219:Core/Src/tim.c ****   sConfigIC.ICFilter = 0;
 622              		.loc 1 219 3 is_stmt 1 view .LVU211
 623              		.loc 1 219 22 is_stmt 0 view .LVU212
 624 0080 0692     		str	r2, [sp, #24]
 220:Core/Src/tim.c ****   if (HAL_TIM_IC_ConfigChannel(&htim3, &sConfigIC, TIM_CHANNEL_1) != HAL_OK)
 625              		.loc 1 220 3 is_stmt 1 view .LVU213
 626              		.loc 1 220 7 is_stmt 0 view .LVU214
ARM GAS  /tmp/cc7EWLRb.s 			page 16


 627 0082 03A9     		add	r1, sp, #12
 628 0084 1648     		ldr	r0, .L53
 629 0086 FFF7FEFF 		bl	HAL_TIM_IC_ConfigChannel
 630              	.LVL32:
 631              		.loc 1 220 6 view .LVU215
 632 008a F8B9     		cbnz	r0, .L50
 633              	.L42:
 221:Core/Src/tim.c ****   {
 222:Core/Src/tim.c ****     Error_Handler();
 223:Core/Src/tim.c ****   }
 224:Core/Src/tim.c ****   sConfigIC.ICPolarity = TIM_INPUTCHANNELPOLARITY_FALLING;
 634              		.loc 1 224 3 is_stmt 1 view .LVU216
 635              		.loc 1 224 24 is_stmt 0 view .LVU217
 636 008c 0223     		movs	r3, #2
 637 008e 0393     		str	r3, [sp, #12]
 225:Core/Src/tim.c ****   sConfigIC.ICSelection = TIM_ICSELECTION_INDIRECTTI;
 638              		.loc 1 225 3 is_stmt 1 view .LVU218
 639              		.loc 1 225 25 is_stmt 0 view .LVU219
 640 0090 0493     		str	r3, [sp, #16]
 226:Core/Src/tim.c ****   if (HAL_TIM_IC_ConfigChannel(&htim3, &sConfigIC, TIM_CHANNEL_2) != HAL_OK)
 641              		.loc 1 226 3 is_stmt 1 view .LVU220
 642              		.loc 1 226 7 is_stmt 0 view .LVU221
 643 0092 0422     		movs	r2, #4
 644 0094 03A9     		add	r1, sp, #12
 645 0096 1248     		ldr	r0, .L53
 646 0098 FFF7FEFF 		bl	HAL_TIM_IC_ConfigChannel
 647              	.LVL33:
 648              		.loc 1 226 6 view .LVU222
 649 009c C8B9     		cbnz	r0, .L51
 650              	.L43:
 227:Core/Src/tim.c ****   {
 228:Core/Src/tim.c ****     Error_Handler();
 229:Core/Src/tim.c ****   }
 230:Core/Src/tim.c ****   sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 651              		.loc 1 230 3 is_stmt 1 view .LVU223
 652              		.loc 1 230 37 is_stmt 0 view .LVU224
 653 009e 0023     		movs	r3, #0
 654 00a0 0193     		str	r3, [sp, #4]
 231:Core/Src/tim.c ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 655              		.loc 1 231 3 is_stmt 1 view .LVU225
 656              		.loc 1 231 33 is_stmt 0 view .LVU226
 657 00a2 0293     		str	r3, [sp, #8]
 232:Core/Src/tim.c ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 658              		.loc 1 232 3 is_stmt 1 view .LVU227
 659              		.loc 1 232 7 is_stmt 0 view .LVU228
 660 00a4 01A9     		add	r1, sp, #4
 661 00a6 0E48     		ldr	r0, .L53
 662 00a8 FFF7FEFF 		bl	HAL_TIMEx_MasterConfigSynchronization
 663              	.LVL34:
 664              		.loc 1 232 6 view .LVU229
 665 00ac A0B9     		cbnz	r0, .L52
 666              	.L37:
 233:Core/Src/tim.c ****   {
 234:Core/Src/tim.c ****     Error_Handler();
 235:Core/Src/tim.c ****   }
 236:Core/Src/tim.c ****   /* USER CODE BEGIN TIM3_Init 2 */
 237:Core/Src/tim.c **** 
ARM GAS  /tmp/cc7EWLRb.s 			page 17


 238:Core/Src/tim.c ****   /* USER CODE END TIM3_Init 2 */
 239:Core/Src/tim.c **** 
 240:Core/Src/tim.c **** }
 667              		.loc 1 240 1 view .LVU230
 668 00ae 11B0     		add	sp, sp, #68
 669              	.LCFI10:
 670              		.cfi_remember_state
 671              		.cfi_def_cfa_offset 4
 672              		@ sp needed
 673 00b0 5DF804FB 		ldr	pc, [sp], #4
 674              	.L46:
 675              	.LCFI11:
 676              		.cfi_restore_state
 196:Core/Src/tim.c ****   }
 677              		.loc 1 196 5 is_stmt 1 view .LVU231
 678 00b4 FFF7FEFF 		bl	Error_Handler
 679              	.LVL35:
 680 00b8 C2E7     		b	.L38
 681              	.L47:
 201:Core/Src/tim.c ****   }
 682              		.loc 1 201 5 view .LVU232
 683 00ba FFF7FEFF 		bl	Error_Handler
 684              	.LVL36:
 685 00be C8E7     		b	.L39
 686              	.L48:
 205:Core/Src/tim.c ****   }
 687              		.loc 1 205 5 view .LVU233
 688 00c0 FFF7FEFF 		bl	Error_Handler
 689              	.LVL37:
 690 00c4 CAE7     		b	.L40
 691              	.L49:
 214:Core/Src/tim.c ****   }
 692              		.loc 1 214 5 view .LVU234
 693 00c6 FFF7FEFF 		bl	Error_Handler
 694              	.LVL38:
 695 00ca D4E7     		b	.L41
 696              	.L50:
 222:Core/Src/tim.c ****   }
 697              		.loc 1 222 5 view .LVU235
 698 00cc FFF7FEFF 		bl	Error_Handler
 699              	.LVL39:
 700 00d0 DCE7     		b	.L42
 701              	.L51:
 228:Core/Src/tim.c ****   }
 702              		.loc 1 228 5 view .LVU236
 703 00d2 FFF7FEFF 		bl	Error_Handler
 704              	.LVL40:
 705 00d6 E2E7     		b	.L43
 706              	.L52:
 234:Core/Src/tim.c ****   }
 707              		.loc 1 234 5 view .LVU237
 708 00d8 FFF7FEFF 		bl	Error_Handler
 709              	.LVL41:
 710              		.loc 1 240 1 is_stmt 0 view .LVU238
 711 00dc E7E7     		b	.L37
 712              	.L54:
 713 00de 00BF     		.align	2
ARM GAS  /tmp/cc7EWLRb.s 			page 18


 714              	.L53:
 715 00e0 00000000 		.word	.LANCHOR2
 716 00e4 00040040 		.word	1073742848
 717              		.cfi_endproc
 718              	.LFE136:
 720              		.section	.text.MX_TIM4_Init,"ax",%progbits
 721              		.align	1
 722              		.global	MX_TIM4_Init
 723              		.syntax unified
 724              		.thumb
 725              		.thumb_func
 726              		.fpu fpv4-sp-d16
 728              	MX_TIM4_Init:
 729              	.LFB137:
 241:Core/Src/tim.c **** /* TIM4 init function */
 242:Core/Src/tim.c **** void MX_TIM4_Init(void)
 243:Core/Src/tim.c **** {
 730              		.loc 1 243 1 is_stmt 1 view -0
 731              		.cfi_startproc
 732              		@ args = 0, pretend = 0, frame = 64
 733              		@ frame_needed = 0, uses_anonymous_args = 0
 734 0000 00B5     		push	{lr}
 735              	.LCFI12:
 736              		.cfi_def_cfa_offset 4
 737              		.cfi_offset 14, -4
 738 0002 91B0     		sub	sp, sp, #68
 739              	.LCFI13:
 740              		.cfi_def_cfa_offset 72
 244:Core/Src/tim.c **** 
 245:Core/Src/tim.c ****   /* USER CODE BEGIN TIM4_Init 0 */
 246:Core/Src/tim.c **** 
 247:Core/Src/tim.c ****   /* USER CODE END TIM4_Init 0 */
 248:Core/Src/tim.c **** 
 249:Core/Src/tim.c ****   TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 741              		.loc 1 249 3 view .LVU240
 742              		.loc 1 249 26 is_stmt 0 view .LVU241
 743 0004 0023     		movs	r3, #0
 744 0006 0C93     		str	r3, [sp, #48]
 745 0008 0D93     		str	r3, [sp, #52]
 746 000a 0E93     		str	r3, [sp, #56]
 747 000c 0F93     		str	r3, [sp, #60]
 250:Core/Src/tim.c ****   TIM_SlaveConfigTypeDef sSlaveConfig = {0};
 748              		.loc 1 250 3 is_stmt 1 view .LVU242
 749              		.loc 1 250 26 is_stmt 0 view .LVU243
 750 000e 0793     		str	r3, [sp, #28]
 751 0010 0893     		str	r3, [sp, #32]
 752 0012 0993     		str	r3, [sp, #36]
 753 0014 0A93     		str	r3, [sp, #40]
 754 0016 0B93     		str	r3, [sp, #44]
 251:Core/Src/tim.c ****   TIM_IC_InitTypeDef sConfigIC = {0};
 755              		.loc 1 251 3 is_stmt 1 view .LVU244
 756              		.loc 1 251 22 is_stmt 0 view .LVU245
 757 0018 0393     		str	r3, [sp, #12]
 758 001a 0493     		str	r3, [sp, #16]
 759 001c 0593     		str	r3, [sp, #20]
 760 001e 0693     		str	r3, [sp, #24]
 252:Core/Src/tim.c ****   TIM_MasterConfigTypeDef sMasterConfig = {0};
ARM GAS  /tmp/cc7EWLRb.s 			page 19


 761              		.loc 1 252 3 is_stmt 1 view .LVU246
 762              		.loc 1 252 27 is_stmt 0 view .LVU247
 763 0020 0193     		str	r3, [sp, #4]
 764 0022 0293     		str	r3, [sp, #8]
 253:Core/Src/tim.c **** 
 254:Core/Src/tim.c ****   /* USER CODE BEGIN TIM4_Init 1 */
 255:Core/Src/tim.c **** 
 256:Core/Src/tim.c ****   /* USER CODE END TIM4_Init 1 */
 257:Core/Src/tim.c ****   htim4.Instance = TIM4;
 765              		.loc 1 257 3 is_stmt 1 view .LVU248
 766              		.loc 1 257 18 is_stmt 0 view .LVU249
 767 0024 2E48     		ldr	r0, .L71
 768 0026 2F4A     		ldr	r2, .L71+4
 769 0028 0260     		str	r2, [r0]
 258:Core/Src/tim.c ****   htim4.Init.Prescaler = 0;
 770              		.loc 1 258 3 is_stmt 1 view .LVU250
 771              		.loc 1 258 24 is_stmt 0 view .LVU251
 772 002a 4360     		str	r3, [r0, #4]
 259:Core/Src/tim.c ****   htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 773              		.loc 1 259 3 is_stmt 1 view .LVU252
 774              		.loc 1 259 26 is_stmt 0 view .LVU253
 775 002c 8360     		str	r3, [r0, #8]
 260:Core/Src/tim.c ****   htim4.Init.Period = 65535;
 776              		.loc 1 260 3 is_stmt 1 view .LVU254
 777              		.loc 1 260 21 is_stmt 0 view .LVU255
 778 002e 4FF6FF72 		movw	r2, #65535
 779 0032 C260     		str	r2, [r0, #12]
 261:Core/Src/tim.c ****   htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 780              		.loc 1 261 3 is_stmt 1 view .LVU256
 781              		.loc 1 261 28 is_stmt 0 view .LVU257
 782 0034 0361     		str	r3, [r0, #16]
 262:Core/Src/tim.c ****   htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 783              		.loc 1 262 3 is_stmt 1 view .LVU258
 784              		.loc 1 262 32 is_stmt 0 view .LVU259
 785 0036 8361     		str	r3, [r0, #24]
 263:Core/Src/tim.c ****   if (HAL_TIM_Base_Init(&htim4) != HAL_OK)
 786              		.loc 1 263 3 is_stmt 1 view .LVU260
 787              		.loc 1 263 7 is_stmt 0 view .LVU261
 788 0038 FFF7FEFF 		bl	HAL_TIM_Base_Init
 789              	.LVL42:
 790              		.loc 1 263 6 view .LVU262
 791 003c 0028     		cmp	r0, #0
 792 003e 39D1     		bne	.L64
 793              	.L56:
 264:Core/Src/tim.c ****   {
 265:Core/Src/tim.c ****     Error_Handler();
 266:Core/Src/tim.c ****   }
 267:Core/Src/tim.c ****   sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 794              		.loc 1 267 3 is_stmt 1 view .LVU263
 795              		.loc 1 267 34 is_stmt 0 view .LVU264
 796 0040 4FF48053 		mov	r3, #4096
 797 0044 0C93     		str	r3, [sp, #48]
 268:Core/Src/tim.c ****   if (HAL_TIM_ConfigClockSource(&htim4, &sClockSourceConfig) != HAL_OK)
 798              		.loc 1 268 3 is_stmt 1 view .LVU265
 799              		.loc 1 268 7 is_stmt 0 view .LVU266
 800 0046 0CA9     		add	r1, sp, #48
 801 0048 2548     		ldr	r0, .L71
ARM GAS  /tmp/cc7EWLRb.s 			page 20


 802 004a FFF7FEFF 		bl	HAL_TIM_ConfigClockSource
 803              	.LVL43:
 804              		.loc 1 268 6 view .LVU267
 805 004e 0028     		cmp	r0, #0
 806 0050 33D1     		bne	.L65
 807              	.L57:
 269:Core/Src/tim.c ****   {
 270:Core/Src/tim.c ****     Error_Handler();
 271:Core/Src/tim.c ****   }
 272:Core/Src/tim.c ****   if (HAL_TIM_IC_Init(&htim4) != HAL_OK)
 808              		.loc 1 272 3 is_stmt 1 view .LVU268
 809              		.loc 1 272 7 is_stmt 0 view .LVU269
 810 0052 2348     		ldr	r0, .L71
 811 0054 FFF7FEFF 		bl	HAL_TIM_IC_Init
 812              	.LVL44:
 813              		.loc 1 272 6 view .LVU270
 814 0058 0028     		cmp	r0, #0
 815 005a 31D1     		bne	.L66
 816              	.L58:
 273:Core/Src/tim.c ****   {
 274:Core/Src/tim.c ****     Error_Handler();
 275:Core/Src/tim.c ****   }
 276:Core/Src/tim.c ****   sSlaveConfig.SlaveMode = TIM_SLAVEMODE_RESET;
 817              		.loc 1 276 3 is_stmt 1 view .LVU271
 818              		.loc 1 276 26 is_stmt 0 view .LVU272
 819 005c 0423     		movs	r3, #4
 820 005e 0793     		str	r3, [sp, #28]
 277:Core/Src/tim.c ****   sSlaveConfig.InputTrigger = TIM_TS_TI1FP1;
 821              		.loc 1 277 3 is_stmt 1 view .LVU273
 822              		.loc 1 277 29 is_stmt 0 view .LVU274
 823 0060 5023     		movs	r3, #80
 824 0062 0893     		str	r3, [sp, #32]
 278:Core/Src/tim.c ****   sSlaveConfig.TriggerPolarity = TIM_INPUTCHANNELPOLARITY_RISING;
 825              		.loc 1 278 3 is_stmt 1 view .LVU275
 826              		.loc 1 278 32 is_stmt 0 view .LVU276
 827 0064 0023     		movs	r3, #0
 828 0066 0993     		str	r3, [sp, #36]
 279:Core/Src/tim.c ****   sSlaveConfig.TriggerPrescaler = TIM_ICPSC_DIV1;
 829              		.loc 1 279 3 is_stmt 1 view .LVU277
 830              		.loc 1 279 33 is_stmt 0 view .LVU278
 831 0068 0A93     		str	r3, [sp, #40]
 280:Core/Src/tim.c ****   sSlaveConfig.TriggerFilter = 0;
 832              		.loc 1 280 3 is_stmt 1 view .LVU279
 833              		.loc 1 280 30 is_stmt 0 view .LVU280
 834 006a 0B93     		str	r3, [sp, #44]
 281:Core/Src/tim.c ****   if (HAL_TIM_SlaveConfigSynchro(&htim4, &sSlaveConfig) != HAL_OK)
 835              		.loc 1 281 3 is_stmt 1 view .LVU281
 836              		.loc 1 281 7 is_stmt 0 view .LVU282
 837 006c 07A9     		add	r1, sp, #28
 838 006e 1C48     		ldr	r0, .L71
 839 0070 FFF7FEFF 		bl	HAL_TIM_SlaveConfigSynchro
 840              	.LVL45:
 841              		.loc 1 281 6 view .LVU283
 842 0074 38BB     		cbnz	r0, .L67
 843              	.L59:
 282:Core/Src/tim.c ****   {
 283:Core/Src/tim.c ****     Error_Handler();
ARM GAS  /tmp/cc7EWLRb.s 			page 21


 284:Core/Src/tim.c ****   }
 285:Core/Src/tim.c ****   sConfigIC.ICPolarity = TIM_INPUTCHANNELPOLARITY_RISING;
 844              		.loc 1 285 3 is_stmt 1 view .LVU284
 845              		.loc 1 285 24 is_stmt 0 view .LVU285
 846 0076 0022     		movs	r2, #0
 847 0078 0392     		str	r2, [sp, #12]
 286:Core/Src/tim.c ****   sConfigIC.ICSelection = TIM_ICSELECTION_DIRECTTI;
 848              		.loc 1 286 3 is_stmt 1 view .LVU286
 849              		.loc 1 286 25 is_stmt 0 view .LVU287
 850 007a 0123     		movs	r3, #1
 851 007c 0493     		str	r3, [sp, #16]
 287:Core/Src/tim.c ****   sConfigIC.ICPrescaler = TIM_ICPSC_DIV1;
 852              		.loc 1 287 3 is_stmt 1 view .LVU288
 853              		.loc 1 287 25 is_stmt 0 view .LVU289
 854 007e 0592     		str	r2, [sp, #20]
 288:Core/Src/tim.c ****   sConfigIC.ICFilter = 0;
 855              		.loc 1 288 3 is_stmt 1 view .LVU290
 856              		.loc 1 288 22 is_stmt 0 view .LVU291
 857 0080 0692     		str	r2, [sp, #24]
 289:Core/Src/tim.c ****   if (HAL_TIM_IC_ConfigChannel(&htim4, &sConfigIC, TIM_CHANNEL_1) != HAL_OK)
 858              		.loc 1 289 3 is_stmt 1 view .LVU292
 859              		.loc 1 289 7 is_stmt 0 view .LVU293
 860 0082 03A9     		add	r1, sp, #12
 861 0084 1648     		ldr	r0, .L71
 862 0086 FFF7FEFF 		bl	HAL_TIM_IC_ConfigChannel
 863              	.LVL46:
 864              		.loc 1 289 6 view .LVU294
 865 008a F8B9     		cbnz	r0, .L68
 866              	.L60:
 290:Core/Src/tim.c ****   {
 291:Core/Src/tim.c ****     Error_Handler();
 292:Core/Src/tim.c ****   }
 293:Core/Src/tim.c ****   sConfigIC.ICPolarity = TIM_INPUTCHANNELPOLARITY_FALLING;
 867              		.loc 1 293 3 is_stmt 1 view .LVU295
 868              		.loc 1 293 24 is_stmt 0 view .LVU296
 869 008c 0223     		movs	r3, #2
 870 008e 0393     		str	r3, [sp, #12]
 294:Core/Src/tim.c ****   sConfigIC.ICSelection = TIM_ICSELECTION_INDIRECTTI;
 871              		.loc 1 294 3 is_stmt 1 view .LVU297
 872              		.loc 1 294 25 is_stmt 0 view .LVU298
 873 0090 0493     		str	r3, [sp, #16]
 295:Core/Src/tim.c ****   if (HAL_TIM_IC_ConfigChannel(&htim4, &sConfigIC, TIM_CHANNEL_2) != HAL_OK)
 874              		.loc 1 295 3 is_stmt 1 view .LVU299
 875              		.loc 1 295 7 is_stmt 0 view .LVU300
 876 0092 0422     		movs	r2, #4
 877 0094 03A9     		add	r1, sp, #12
 878 0096 1248     		ldr	r0, .L71
 879 0098 FFF7FEFF 		bl	HAL_TIM_IC_ConfigChannel
 880              	.LVL47:
 881              		.loc 1 295 6 view .LVU301
 882 009c C8B9     		cbnz	r0, .L69
 883              	.L61:
 296:Core/Src/tim.c ****   {
 297:Core/Src/tim.c ****     Error_Handler();
 298:Core/Src/tim.c ****   }
 299:Core/Src/tim.c ****   sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 884              		.loc 1 299 3 is_stmt 1 view .LVU302
ARM GAS  /tmp/cc7EWLRb.s 			page 22


 885              		.loc 1 299 37 is_stmt 0 view .LVU303
 886 009e 0023     		movs	r3, #0
 887 00a0 0193     		str	r3, [sp, #4]
 300:Core/Src/tim.c ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 888              		.loc 1 300 3 is_stmt 1 view .LVU304
 889              		.loc 1 300 33 is_stmt 0 view .LVU305
 890 00a2 0293     		str	r3, [sp, #8]
 301:Core/Src/tim.c ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 891              		.loc 1 301 3 is_stmt 1 view .LVU306
 892              		.loc 1 301 7 is_stmt 0 view .LVU307
 893 00a4 01A9     		add	r1, sp, #4
 894 00a6 0E48     		ldr	r0, .L71
 895 00a8 FFF7FEFF 		bl	HAL_TIMEx_MasterConfigSynchronization
 896              	.LVL48:
 897              		.loc 1 301 6 view .LVU308
 898 00ac A0B9     		cbnz	r0, .L70
 899              	.L55:
 302:Core/Src/tim.c ****   {
 303:Core/Src/tim.c ****     Error_Handler();
 304:Core/Src/tim.c ****   }
 305:Core/Src/tim.c ****   /* USER CODE BEGIN TIM4_Init 2 */
 306:Core/Src/tim.c **** 
 307:Core/Src/tim.c ****   /* USER CODE END TIM4_Init 2 */
 308:Core/Src/tim.c **** 
 309:Core/Src/tim.c **** }
 900              		.loc 1 309 1 view .LVU309
 901 00ae 11B0     		add	sp, sp, #68
 902              	.LCFI14:
 903              		.cfi_remember_state
 904              		.cfi_def_cfa_offset 4
 905              		@ sp needed
 906 00b0 5DF804FB 		ldr	pc, [sp], #4
 907              	.L64:
 908              	.LCFI15:
 909              		.cfi_restore_state
 265:Core/Src/tim.c ****   }
 910              		.loc 1 265 5 is_stmt 1 view .LVU310
 911 00b4 FFF7FEFF 		bl	Error_Handler
 912              	.LVL49:
 913 00b8 C2E7     		b	.L56
 914              	.L65:
 270:Core/Src/tim.c ****   }
 915              		.loc 1 270 5 view .LVU311
 916 00ba FFF7FEFF 		bl	Error_Handler
 917              	.LVL50:
 918 00be C8E7     		b	.L57
 919              	.L66:
 274:Core/Src/tim.c ****   }
 920              		.loc 1 274 5 view .LVU312
 921 00c0 FFF7FEFF 		bl	Error_Handler
 922              	.LVL51:
 923 00c4 CAE7     		b	.L58
 924              	.L67:
 283:Core/Src/tim.c ****   }
 925              		.loc 1 283 5 view .LVU313
 926 00c6 FFF7FEFF 		bl	Error_Handler
 927              	.LVL52:
ARM GAS  /tmp/cc7EWLRb.s 			page 23


 928 00ca D4E7     		b	.L59
 929              	.L68:
 291:Core/Src/tim.c ****   }
 930              		.loc 1 291 5 view .LVU314
 931 00cc FFF7FEFF 		bl	Error_Handler
 932              	.LVL53:
 933 00d0 DCE7     		b	.L60
 934              	.L69:
 297:Core/Src/tim.c ****   }
 935              		.loc 1 297 5 view .LVU315
 936 00d2 FFF7FEFF 		bl	Error_Handler
 937              	.LVL54:
 938 00d6 E2E7     		b	.L61
 939              	.L70:
 303:Core/Src/tim.c ****   }
 940              		.loc 1 303 5 view .LVU316
 941 00d8 FFF7FEFF 		bl	Error_Handler
 942              	.LVL55:
 943              		.loc 1 309 1 is_stmt 0 view .LVU317
 944 00dc E7E7     		b	.L55
 945              	.L72:
 946 00de 00BF     		.align	2
 947              	.L71:
 948 00e0 00000000 		.word	.LANCHOR3
 949 00e4 00080040 		.word	1073743872
 950              		.cfi_endproc
 951              	.LFE137:
 953              		.section	.text.MX_TIM5_Init,"ax",%progbits
 954              		.align	1
 955              		.global	MX_TIM5_Init
 956              		.syntax unified
 957              		.thumb
 958              		.thumb_func
 959              		.fpu fpv4-sp-d16
 961              	MX_TIM5_Init:
 962              	.LFB138:
 310:Core/Src/tim.c **** /* TIM5 init function */
 311:Core/Src/tim.c **** void MX_TIM5_Init(void)
 312:Core/Src/tim.c **** {
 963              		.loc 1 312 1 is_stmt 1 view -0
 964              		.cfi_startproc
 965              		@ args = 0, pretend = 0, frame = 64
 966              		@ frame_needed = 0, uses_anonymous_args = 0
 967 0000 00B5     		push	{lr}
 968              	.LCFI16:
 969              		.cfi_def_cfa_offset 4
 970              		.cfi_offset 14, -4
 971 0002 91B0     		sub	sp, sp, #68
 972              	.LCFI17:
 973              		.cfi_def_cfa_offset 72
 313:Core/Src/tim.c **** 
 314:Core/Src/tim.c ****   /* USER CODE BEGIN TIM5_Init 0 */
 315:Core/Src/tim.c **** 
 316:Core/Src/tim.c ****   /* USER CODE END TIM5_Init 0 */
 317:Core/Src/tim.c **** 
 318:Core/Src/tim.c ****   TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 974              		.loc 1 318 3 view .LVU319
ARM GAS  /tmp/cc7EWLRb.s 			page 24


 975              		.loc 1 318 26 is_stmt 0 view .LVU320
 976 0004 0023     		movs	r3, #0
 977 0006 0C93     		str	r3, [sp, #48]
 978 0008 0D93     		str	r3, [sp, #52]
 979 000a 0E93     		str	r3, [sp, #56]
 980 000c 0F93     		str	r3, [sp, #60]
 319:Core/Src/tim.c ****   TIM_SlaveConfigTypeDef sSlaveConfig = {0};
 981              		.loc 1 319 3 is_stmt 1 view .LVU321
 982              		.loc 1 319 26 is_stmt 0 view .LVU322
 983 000e 0793     		str	r3, [sp, #28]
 984 0010 0893     		str	r3, [sp, #32]
 985 0012 0993     		str	r3, [sp, #36]
 986 0014 0A93     		str	r3, [sp, #40]
 987 0016 0B93     		str	r3, [sp, #44]
 320:Core/Src/tim.c ****   TIM_IC_InitTypeDef sConfigIC = {0};
 988              		.loc 1 320 3 is_stmt 1 view .LVU323
 989              		.loc 1 320 22 is_stmt 0 view .LVU324
 990 0018 0393     		str	r3, [sp, #12]
 991 001a 0493     		str	r3, [sp, #16]
 992 001c 0593     		str	r3, [sp, #20]
 993 001e 0693     		str	r3, [sp, #24]
 321:Core/Src/tim.c ****   TIM_MasterConfigTypeDef sMasterConfig = {0};
 994              		.loc 1 321 3 is_stmt 1 view .LVU325
 995              		.loc 1 321 27 is_stmt 0 view .LVU326
 996 0020 0193     		str	r3, [sp, #4]
 997 0022 0293     		str	r3, [sp, #8]
 322:Core/Src/tim.c **** 
 323:Core/Src/tim.c ****   /* USER CODE BEGIN TIM5_Init 1 */
 324:Core/Src/tim.c **** 
 325:Core/Src/tim.c ****   /* USER CODE END TIM5_Init 1 */
 326:Core/Src/tim.c ****   htim5.Instance = TIM5;
 998              		.loc 1 326 3 is_stmt 1 view .LVU327
 999              		.loc 1 326 18 is_stmt 0 view .LVU328
 1000 0024 2E48     		ldr	r0, .L89
 1001 0026 2F4A     		ldr	r2, .L89+4
 1002 0028 0260     		str	r2, [r0]
 327:Core/Src/tim.c ****   htim5.Init.Prescaler = 0;
 1003              		.loc 1 327 3 is_stmt 1 view .LVU329
 1004              		.loc 1 327 24 is_stmt 0 view .LVU330
 1005 002a 4360     		str	r3, [r0, #4]
 328:Core/Src/tim.c ****   htim5.Init.CounterMode = TIM_COUNTERMODE_UP;
 1006              		.loc 1 328 3 is_stmt 1 view .LVU331
 1007              		.loc 1 328 26 is_stmt 0 view .LVU332
 1008 002c 8360     		str	r3, [r0, #8]
 329:Core/Src/tim.c ****   htim5.Init.Period = 4294967295;
 1009              		.loc 1 329 3 is_stmt 1 view .LVU333
 1010              		.loc 1 329 21 is_stmt 0 view .LVU334
 1011 002e 4FF0FF32 		mov	r2, #-1
 1012 0032 C260     		str	r2, [r0, #12]
 330:Core/Src/tim.c ****   htim5.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 1013              		.loc 1 330 3 is_stmt 1 view .LVU335
 1014              		.loc 1 330 28 is_stmt 0 view .LVU336
 1015 0034 0361     		str	r3, [r0, #16]
 331:Core/Src/tim.c ****   htim5.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 1016              		.loc 1 331 3 is_stmt 1 view .LVU337
 1017              		.loc 1 331 32 is_stmt 0 view .LVU338
 1018 0036 8361     		str	r3, [r0, #24]
ARM GAS  /tmp/cc7EWLRb.s 			page 25


 332:Core/Src/tim.c ****   if (HAL_TIM_Base_Init(&htim5) != HAL_OK)
 1019              		.loc 1 332 3 is_stmt 1 view .LVU339
 1020              		.loc 1 332 7 is_stmt 0 view .LVU340
 1021 0038 FFF7FEFF 		bl	HAL_TIM_Base_Init
 1022              	.LVL56:
 1023              		.loc 1 332 6 view .LVU341
 1024 003c 0028     		cmp	r0, #0
 1025 003e 39D1     		bne	.L82
 1026              	.L74:
 333:Core/Src/tim.c ****   {
 334:Core/Src/tim.c ****     Error_Handler();
 335:Core/Src/tim.c ****   }
 336:Core/Src/tim.c ****   sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 1027              		.loc 1 336 3 is_stmt 1 view .LVU342
 1028              		.loc 1 336 34 is_stmt 0 view .LVU343
 1029 0040 4FF48053 		mov	r3, #4096
 1030 0044 0C93     		str	r3, [sp, #48]
 337:Core/Src/tim.c ****   if (HAL_TIM_ConfigClockSource(&htim5, &sClockSourceConfig) != HAL_OK)
 1031              		.loc 1 337 3 is_stmt 1 view .LVU344
 1032              		.loc 1 337 7 is_stmt 0 view .LVU345
 1033 0046 0CA9     		add	r1, sp, #48
 1034 0048 2548     		ldr	r0, .L89
 1035 004a FFF7FEFF 		bl	HAL_TIM_ConfigClockSource
 1036              	.LVL57:
 1037              		.loc 1 337 6 view .LVU346
 1038 004e 0028     		cmp	r0, #0
 1039 0050 33D1     		bne	.L83
 1040              	.L75:
 338:Core/Src/tim.c ****   {
 339:Core/Src/tim.c ****     Error_Handler();
 340:Core/Src/tim.c ****   }
 341:Core/Src/tim.c ****   if (HAL_TIM_IC_Init(&htim5) != HAL_OK)
 1041              		.loc 1 341 3 is_stmt 1 view .LVU347
 1042              		.loc 1 341 7 is_stmt 0 view .LVU348
 1043 0052 2348     		ldr	r0, .L89
 1044 0054 FFF7FEFF 		bl	HAL_TIM_IC_Init
 1045              	.LVL58:
 1046              		.loc 1 341 6 view .LVU349
 1047 0058 0028     		cmp	r0, #0
 1048 005a 31D1     		bne	.L84
 1049              	.L76:
 342:Core/Src/tim.c ****   {
 343:Core/Src/tim.c ****     Error_Handler();
 344:Core/Src/tim.c ****   }
 345:Core/Src/tim.c ****   sSlaveConfig.SlaveMode = TIM_SLAVEMODE_RESET;
 1050              		.loc 1 345 3 is_stmt 1 view .LVU350
 1051              		.loc 1 345 26 is_stmt 0 view .LVU351
 1052 005c 0423     		movs	r3, #4
 1053 005e 0793     		str	r3, [sp, #28]
 346:Core/Src/tim.c ****   sSlaveConfig.InputTrigger = TIM_TS_TI1FP1;
 1054              		.loc 1 346 3 is_stmt 1 view .LVU352
 1055              		.loc 1 346 29 is_stmt 0 view .LVU353
 1056 0060 5023     		movs	r3, #80
 1057 0062 0893     		str	r3, [sp, #32]
 347:Core/Src/tim.c ****   sSlaveConfig.TriggerPolarity = TIM_INPUTCHANNELPOLARITY_RISING;
 1058              		.loc 1 347 3 is_stmt 1 view .LVU354
 1059              		.loc 1 347 32 is_stmt 0 view .LVU355
ARM GAS  /tmp/cc7EWLRb.s 			page 26


 1060 0064 0023     		movs	r3, #0
 1061 0066 0993     		str	r3, [sp, #36]
 348:Core/Src/tim.c ****   sSlaveConfig.TriggerPrescaler = TIM_ICPSC_DIV1;
 1062              		.loc 1 348 3 is_stmt 1 view .LVU356
 1063              		.loc 1 348 33 is_stmt 0 view .LVU357
 1064 0068 0A93     		str	r3, [sp, #40]
 349:Core/Src/tim.c ****   sSlaveConfig.TriggerFilter = 0;
 1065              		.loc 1 349 3 is_stmt 1 view .LVU358
 1066              		.loc 1 349 30 is_stmt 0 view .LVU359
 1067 006a 0B93     		str	r3, [sp, #44]
 350:Core/Src/tim.c ****   if (HAL_TIM_SlaveConfigSynchro(&htim5, &sSlaveConfig) != HAL_OK)
 1068              		.loc 1 350 3 is_stmt 1 view .LVU360
 1069              		.loc 1 350 7 is_stmt 0 view .LVU361
 1070 006c 07A9     		add	r1, sp, #28
 1071 006e 1C48     		ldr	r0, .L89
 1072 0070 FFF7FEFF 		bl	HAL_TIM_SlaveConfigSynchro
 1073              	.LVL59:
 1074              		.loc 1 350 6 view .LVU362
 1075 0074 38BB     		cbnz	r0, .L85
 1076              	.L77:
 351:Core/Src/tim.c ****   {
 352:Core/Src/tim.c ****     Error_Handler();
 353:Core/Src/tim.c ****   }
 354:Core/Src/tim.c ****   sConfigIC.ICPolarity = TIM_INPUTCHANNELPOLARITY_RISING;
 1077              		.loc 1 354 3 is_stmt 1 view .LVU363
 1078              		.loc 1 354 24 is_stmt 0 view .LVU364
 1079 0076 0022     		movs	r2, #0
 1080 0078 0392     		str	r2, [sp, #12]
 355:Core/Src/tim.c ****   sConfigIC.ICSelection = TIM_ICSELECTION_DIRECTTI;
 1081              		.loc 1 355 3 is_stmt 1 view .LVU365
 1082              		.loc 1 355 25 is_stmt 0 view .LVU366
 1083 007a 0123     		movs	r3, #1
 1084 007c 0493     		str	r3, [sp, #16]
 356:Core/Src/tim.c ****   sConfigIC.ICPrescaler = TIM_ICPSC_DIV1;
 1085              		.loc 1 356 3 is_stmt 1 view .LVU367
 1086              		.loc 1 356 25 is_stmt 0 view .LVU368
 1087 007e 0592     		str	r2, [sp, #20]
 357:Core/Src/tim.c ****   sConfigIC.ICFilter = 0;
 1088              		.loc 1 357 3 is_stmt 1 view .LVU369
 1089              		.loc 1 357 22 is_stmt 0 view .LVU370
 1090 0080 0692     		str	r2, [sp, #24]
 358:Core/Src/tim.c ****   if (HAL_TIM_IC_ConfigChannel(&htim5, &sConfigIC, TIM_CHANNEL_1) != HAL_OK)
 1091              		.loc 1 358 3 is_stmt 1 view .LVU371
 1092              		.loc 1 358 7 is_stmt 0 view .LVU372
 1093 0082 03A9     		add	r1, sp, #12
 1094 0084 1648     		ldr	r0, .L89
 1095 0086 FFF7FEFF 		bl	HAL_TIM_IC_ConfigChannel
 1096              	.LVL60:
 1097              		.loc 1 358 6 view .LVU373
 1098 008a F8B9     		cbnz	r0, .L86
 1099              	.L78:
 359:Core/Src/tim.c ****   {
 360:Core/Src/tim.c ****     Error_Handler();
 361:Core/Src/tim.c ****   }
 362:Core/Src/tim.c ****   sConfigIC.ICPolarity = TIM_INPUTCHANNELPOLARITY_FALLING;
 1100              		.loc 1 362 3 is_stmt 1 view .LVU374
 1101              		.loc 1 362 24 is_stmt 0 view .LVU375
ARM GAS  /tmp/cc7EWLRb.s 			page 27


 1102 008c 0223     		movs	r3, #2
 1103 008e 0393     		str	r3, [sp, #12]
 363:Core/Src/tim.c ****   sConfigIC.ICSelection = TIM_ICSELECTION_INDIRECTTI;
 1104              		.loc 1 363 3 is_stmt 1 view .LVU376
 1105              		.loc 1 363 25 is_stmt 0 view .LVU377
 1106 0090 0493     		str	r3, [sp, #16]
 364:Core/Src/tim.c ****   if (HAL_TIM_IC_ConfigChannel(&htim5, &sConfigIC, TIM_CHANNEL_2) != HAL_OK)
 1107              		.loc 1 364 3 is_stmt 1 view .LVU378
 1108              		.loc 1 364 7 is_stmt 0 view .LVU379
 1109 0092 0422     		movs	r2, #4
 1110 0094 03A9     		add	r1, sp, #12
 1111 0096 1248     		ldr	r0, .L89
 1112 0098 FFF7FEFF 		bl	HAL_TIM_IC_ConfigChannel
 1113              	.LVL61:
 1114              		.loc 1 364 6 view .LVU380
 1115 009c C8B9     		cbnz	r0, .L87
 1116              	.L79:
 365:Core/Src/tim.c ****   {
 366:Core/Src/tim.c ****     Error_Handler();
 367:Core/Src/tim.c ****   }
 368:Core/Src/tim.c ****   sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 1117              		.loc 1 368 3 is_stmt 1 view .LVU381
 1118              		.loc 1 368 37 is_stmt 0 view .LVU382
 1119 009e 0023     		movs	r3, #0
 1120 00a0 0193     		str	r3, [sp, #4]
 369:Core/Src/tim.c ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 1121              		.loc 1 369 3 is_stmt 1 view .LVU383
 1122              		.loc 1 369 33 is_stmt 0 view .LVU384
 1123 00a2 0293     		str	r3, [sp, #8]
 370:Core/Src/tim.c ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim5, &sMasterConfig) != HAL_OK)
 1124              		.loc 1 370 3 is_stmt 1 view .LVU385
 1125              		.loc 1 370 7 is_stmt 0 view .LVU386
 1126 00a4 01A9     		add	r1, sp, #4
 1127 00a6 0E48     		ldr	r0, .L89
 1128 00a8 FFF7FEFF 		bl	HAL_TIMEx_MasterConfigSynchronization
 1129              	.LVL62:
 1130              		.loc 1 370 6 view .LVU387
 1131 00ac A0B9     		cbnz	r0, .L88
 1132              	.L73:
 371:Core/Src/tim.c ****   {
 372:Core/Src/tim.c ****     Error_Handler();
 373:Core/Src/tim.c ****   }
 374:Core/Src/tim.c ****   /* USER CODE BEGIN TIM5_Init 2 */
 375:Core/Src/tim.c **** 
 376:Core/Src/tim.c ****   /* USER CODE END TIM5_Init 2 */
 377:Core/Src/tim.c **** 
 378:Core/Src/tim.c **** }
 1133              		.loc 1 378 1 view .LVU388
 1134 00ae 11B0     		add	sp, sp, #68
 1135              	.LCFI18:
 1136              		.cfi_remember_state
 1137              		.cfi_def_cfa_offset 4
 1138              		@ sp needed
 1139 00b0 5DF804FB 		ldr	pc, [sp], #4
 1140              	.L82:
 1141              	.LCFI19:
 1142              		.cfi_restore_state
ARM GAS  /tmp/cc7EWLRb.s 			page 28


 334:Core/Src/tim.c ****   }
 1143              		.loc 1 334 5 is_stmt 1 view .LVU389
 1144 00b4 FFF7FEFF 		bl	Error_Handler
 1145              	.LVL63:
 1146 00b8 C2E7     		b	.L74
 1147              	.L83:
 339:Core/Src/tim.c ****   }
 1148              		.loc 1 339 5 view .LVU390
 1149 00ba FFF7FEFF 		bl	Error_Handler
 1150              	.LVL64:
 1151 00be C8E7     		b	.L75
 1152              	.L84:
 343:Core/Src/tim.c ****   }
 1153              		.loc 1 343 5 view .LVU391
 1154 00c0 FFF7FEFF 		bl	Error_Handler
 1155              	.LVL65:
 1156 00c4 CAE7     		b	.L76
 1157              	.L85:
 352:Core/Src/tim.c ****   }
 1158              		.loc 1 352 5 view .LVU392
 1159 00c6 FFF7FEFF 		bl	Error_Handler
 1160              	.LVL66:
 1161 00ca D4E7     		b	.L77
 1162              	.L86:
 360:Core/Src/tim.c ****   }
 1163              		.loc 1 360 5 view .LVU393
 1164 00cc FFF7FEFF 		bl	Error_Handler
 1165              	.LVL67:
 1166 00d0 DCE7     		b	.L78
 1167              	.L87:
 366:Core/Src/tim.c ****   }
 1168              		.loc 1 366 5 view .LVU394
 1169 00d2 FFF7FEFF 		bl	Error_Handler
 1170              	.LVL68:
 1171 00d6 E2E7     		b	.L79
 1172              	.L88:
 372:Core/Src/tim.c ****   }
 1173              		.loc 1 372 5 view .LVU395
 1174 00d8 FFF7FEFF 		bl	Error_Handler
 1175              	.LVL69:
 1176              		.loc 1 378 1 is_stmt 0 view .LVU396
 1177 00dc E7E7     		b	.L73
 1178              	.L90:
 1179 00de 00BF     		.align	2
 1180              	.L89:
 1181 00e0 00000000 		.word	.LANCHOR4
 1182 00e4 000C0040 		.word	1073744896
 1183              		.cfi_endproc
 1184              	.LFE138:
 1186              		.section	.text.HAL_TIM_Base_MspInit,"ax",%progbits
 1187              		.align	1
 1188              		.global	HAL_TIM_Base_MspInit
 1189              		.syntax unified
 1190              		.thumb
 1191              		.thumb_func
 1192              		.fpu fpv4-sp-d16
 1194              	HAL_TIM_Base_MspInit:
ARM GAS  /tmp/cc7EWLRb.s 			page 29


 1195              	.LVL70:
 1196              	.LFB139:
 379:Core/Src/tim.c **** 
 380:Core/Src/tim.c **** void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
 381:Core/Src/tim.c **** {
 1197              		.loc 1 381 1 is_stmt 1 view -0
 1198              		.cfi_startproc
 1199              		@ args = 0, pretend = 0, frame = 64
 1200              		@ frame_needed = 0, uses_anonymous_args = 0
 1201              		.loc 1 381 1 is_stmt 0 view .LVU398
 1202 0000 00B5     		push	{lr}
 1203              	.LCFI20:
 1204              		.cfi_def_cfa_offset 4
 1205              		.cfi_offset 14, -4
 1206 0002 91B0     		sub	sp, sp, #68
 1207              	.LCFI21:
 1208              		.cfi_def_cfa_offset 72
 382:Core/Src/tim.c **** 
 383:Core/Src/tim.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
 1209              		.loc 1 383 3 is_stmt 1 view .LVU399
 1210              		.loc 1 383 20 is_stmt 0 view .LVU400
 1211 0004 0023     		movs	r3, #0
 1212 0006 0B93     		str	r3, [sp, #44]
 1213 0008 0C93     		str	r3, [sp, #48]
 1214 000a 0D93     		str	r3, [sp, #52]
 1215 000c 0E93     		str	r3, [sp, #56]
 1216 000e 0F93     		str	r3, [sp, #60]
 384:Core/Src/tim.c ****   if(tim_baseHandle->Instance==TIM1)
 1217              		.loc 1 384 3 is_stmt 1 view .LVU401
 1218              		.loc 1 384 20 is_stmt 0 view .LVU402
 1219 0010 0368     		ldr	r3, [r0]
 1220              		.loc 1 384 5 view .LVU403
 1221 0012 5C4A     		ldr	r2, .L103
 1222 0014 9342     		cmp	r3, r2
 1223 0016 0FD0     		beq	.L98
 385:Core/Src/tim.c ****   {
 386:Core/Src/tim.c ****   /* USER CODE BEGIN TIM1_MspInit 0 */
 387:Core/Src/tim.c **** 
 388:Core/Src/tim.c ****   /* USER CODE END TIM1_MspInit 0 */
 389:Core/Src/tim.c ****     /* TIM1 clock enable */
 390:Core/Src/tim.c ****     __HAL_RCC_TIM1_CLK_ENABLE();
 391:Core/Src/tim.c **** 
 392:Core/Src/tim.c ****     __HAL_RCC_GPIOA_CLK_ENABLE();
 393:Core/Src/tim.c ****     /**TIM1 GPIO Configuration
 394:Core/Src/tim.c ****     PA8     ------> TIM1_CH1
 395:Core/Src/tim.c ****     */
 396:Core/Src/tim.c ****     GPIO_InitStruct.Pin = GPIO_PIN_8;
 397:Core/Src/tim.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 398:Core/Src/tim.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 399:Core/Src/tim.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 400:Core/Src/tim.c ****     GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 401:Core/Src/tim.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 402:Core/Src/tim.c **** 
 403:Core/Src/tim.c ****   /* USER CODE BEGIN TIM1_MspInit 1 */
 404:Core/Src/tim.c **** 
 405:Core/Src/tim.c ****   /* USER CODE END TIM1_MspInit 1 */
 406:Core/Src/tim.c ****   }
ARM GAS  /tmp/cc7EWLRb.s 			page 30


 407:Core/Src/tim.c ****   else if(tim_baseHandle->Instance==TIM2)
 1224              		.loc 1 407 8 is_stmt 1 view .LVU404
 1225              		.loc 1 407 10 is_stmt 0 view .LVU405
 1226 0018 B3F1804F 		cmp	r3, #1073741824
 1227 001c 2ED0     		beq	.L99
 408:Core/Src/tim.c ****   {
 409:Core/Src/tim.c ****   /* USER CODE BEGIN TIM2_MspInit 0 */
 410:Core/Src/tim.c **** 
 411:Core/Src/tim.c ****   /* USER CODE END TIM2_MspInit 0 */
 412:Core/Src/tim.c ****     /* TIM2 clock enable */
 413:Core/Src/tim.c ****     __HAL_RCC_TIM2_CLK_ENABLE();
 414:Core/Src/tim.c **** 
 415:Core/Src/tim.c ****     __HAL_RCC_GPIOA_CLK_ENABLE();
 416:Core/Src/tim.c ****     /**TIM2 GPIO Configuration
 417:Core/Src/tim.c ****     PA15     ------> TIM2_CH1
 418:Core/Src/tim.c ****     */
 419:Core/Src/tim.c ****     GPIO_InitStruct.Pin = GPIO_PIN_15;
 420:Core/Src/tim.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 421:Core/Src/tim.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 422:Core/Src/tim.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 423:Core/Src/tim.c ****     GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 424:Core/Src/tim.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 425:Core/Src/tim.c **** 
 426:Core/Src/tim.c ****   /* USER CODE BEGIN TIM2_MspInit 1 */
 427:Core/Src/tim.c **** 
 428:Core/Src/tim.c ****   /* USER CODE END TIM2_MspInit 1 */
 429:Core/Src/tim.c ****   }
 430:Core/Src/tim.c ****   else if(tim_baseHandle->Instance==TIM3)
 1228              		.loc 1 430 8 is_stmt 1 view .LVU406
 1229              		.loc 1 430 10 is_stmt 0 view .LVU407
 1230 001e 5A4A     		ldr	r2, .L103+4
 1231 0020 9342     		cmp	r3, r2
 1232 0022 4ED0     		beq	.L100
 431:Core/Src/tim.c ****   {
 432:Core/Src/tim.c ****   /* USER CODE BEGIN TIM3_MspInit 0 */
 433:Core/Src/tim.c **** 
 434:Core/Src/tim.c ****   /* USER CODE END TIM3_MspInit 0 */
 435:Core/Src/tim.c ****     /* TIM3 clock enable */
 436:Core/Src/tim.c ****     __HAL_RCC_TIM3_CLK_ENABLE();
 437:Core/Src/tim.c **** 
 438:Core/Src/tim.c ****     __HAL_RCC_GPIOA_CLK_ENABLE();
 439:Core/Src/tim.c ****     /**TIM3 GPIO Configuration
 440:Core/Src/tim.c ****     PA6     ------> TIM3_CH1
 441:Core/Src/tim.c ****     */
 442:Core/Src/tim.c ****     GPIO_InitStruct.Pin = GPIO_PIN_6;
 443:Core/Src/tim.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 444:Core/Src/tim.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 445:Core/Src/tim.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 446:Core/Src/tim.c ****     GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 447:Core/Src/tim.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 448:Core/Src/tim.c **** 
 449:Core/Src/tim.c ****   /* USER CODE BEGIN TIM3_MspInit 1 */
 450:Core/Src/tim.c **** 
 451:Core/Src/tim.c ****   /* USER CODE END TIM3_MspInit 1 */
 452:Core/Src/tim.c ****   }
 453:Core/Src/tim.c ****   else if(tim_baseHandle->Instance==TIM4)
 1233              		.loc 1 453 8 is_stmt 1 view .LVU408
ARM GAS  /tmp/cc7EWLRb.s 			page 31


 1234              		.loc 1 453 10 is_stmt 0 view .LVU409
 1235 0024 594A     		ldr	r2, .L103+8
 1236 0026 9342     		cmp	r3, r2
 1237 0028 6BD0     		beq	.L101
 454:Core/Src/tim.c ****   {
 455:Core/Src/tim.c ****   /* USER CODE BEGIN TIM4_MspInit 0 */
 456:Core/Src/tim.c **** 
 457:Core/Src/tim.c ****   /* USER CODE END TIM4_MspInit 0 */
 458:Core/Src/tim.c ****     /* TIM4 clock enable */
 459:Core/Src/tim.c ****     __HAL_RCC_TIM4_CLK_ENABLE();
 460:Core/Src/tim.c **** 
 461:Core/Src/tim.c ****     __HAL_RCC_GPIOB_CLK_ENABLE();
 462:Core/Src/tim.c ****     /**TIM4 GPIO Configuration
 463:Core/Src/tim.c ****     PB6     ------> TIM4_CH1
 464:Core/Src/tim.c ****     */
 465:Core/Src/tim.c ****     GPIO_InitStruct.Pin = GPIO_PIN_6;
 466:Core/Src/tim.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 467:Core/Src/tim.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 468:Core/Src/tim.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 469:Core/Src/tim.c ****     GPIO_InitStruct.Alternate = GPIO_AF2_TIM4;
 470:Core/Src/tim.c ****     HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 471:Core/Src/tim.c **** 
 472:Core/Src/tim.c ****   /* USER CODE BEGIN TIM4_MspInit 1 */
 473:Core/Src/tim.c **** 
 474:Core/Src/tim.c ****   /* USER CODE END TIM4_MspInit 1 */
 475:Core/Src/tim.c ****   }
 476:Core/Src/tim.c ****   else if(tim_baseHandle->Instance==TIM5)
 1238              		.loc 1 476 8 is_stmt 1 view .LVU410
 1239              		.loc 1 476 10 is_stmt 0 view .LVU411
 1240 002a 594A     		ldr	r2, .L103+12
 1241 002c 9342     		cmp	r3, r2
 1242 002e 00F08880 		beq	.L102
 1243              	.LVL71:
 1244              	.L91:
 477:Core/Src/tim.c ****   {
 478:Core/Src/tim.c ****   /* USER CODE BEGIN TIM5_MspInit 0 */
 479:Core/Src/tim.c **** 
 480:Core/Src/tim.c ****   /* USER CODE END TIM5_MspInit 0 */
 481:Core/Src/tim.c ****     /* TIM5 clock enable */
 482:Core/Src/tim.c ****     __HAL_RCC_TIM5_CLK_ENABLE();
 483:Core/Src/tim.c **** 
 484:Core/Src/tim.c ****     __HAL_RCC_GPIOA_CLK_ENABLE();
 485:Core/Src/tim.c ****     /**TIM5 GPIO Configuration
 486:Core/Src/tim.c ****     PA0-WKUP     ------> TIM5_CH1
 487:Core/Src/tim.c ****     */
 488:Core/Src/tim.c ****     GPIO_InitStruct.Pin = GPIO_PIN_0;
 489:Core/Src/tim.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 490:Core/Src/tim.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 491:Core/Src/tim.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 492:Core/Src/tim.c ****     GPIO_InitStruct.Alternate = GPIO_AF2_TIM5;
 493:Core/Src/tim.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 494:Core/Src/tim.c **** 
 495:Core/Src/tim.c ****   /* USER CODE BEGIN TIM5_MspInit 1 */
 496:Core/Src/tim.c **** 
 497:Core/Src/tim.c ****   /* USER CODE END TIM5_MspInit 1 */
 498:Core/Src/tim.c ****   }
 499:Core/Src/tim.c **** }
ARM GAS  /tmp/cc7EWLRb.s 			page 32


 1245              		.loc 1 499 1 view .LVU412
 1246 0032 11B0     		add	sp, sp, #68
 1247              	.LCFI22:
 1248              		.cfi_remember_state
 1249              		.cfi_def_cfa_offset 4
 1250              		@ sp needed
 1251 0034 5DF804FB 		ldr	pc, [sp], #4
 1252              	.LVL72:
 1253              	.L98:
 1254              	.LCFI23:
 1255              		.cfi_restore_state
 390:Core/Src/tim.c **** 
 1256              		.loc 1 390 5 is_stmt 1 view .LVU413
 1257              	.LBB2:
 390:Core/Src/tim.c **** 
 1258              		.loc 1 390 5 view .LVU414
 1259 0038 0021     		movs	r1, #0
 1260 003a 0191     		str	r1, [sp, #4]
 390:Core/Src/tim.c **** 
 1261              		.loc 1 390 5 view .LVU415
 1262 003c 554B     		ldr	r3, .L103+16
 1263 003e 5A6C     		ldr	r2, [r3, #68]
 1264 0040 42F00102 		orr	r2, r2, #1
 1265 0044 5A64     		str	r2, [r3, #68]
 390:Core/Src/tim.c **** 
 1266              		.loc 1 390 5 view .LVU416
 1267 0046 5A6C     		ldr	r2, [r3, #68]
 1268 0048 02F00102 		and	r2, r2, #1
 1269 004c 0192     		str	r2, [sp, #4]
 390:Core/Src/tim.c **** 
 1270              		.loc 1 390 5 view .LVU417
 1271 004e 019A     		ldr	r2, [sp, #4]
 1272              	.LBE2:
 390:Core/Src/tim.c **** 
 1273              		.loc 1 390 5 view .LVU418
 392:Core/Src/tim.c ****     /**TIM1 GPIO Configuration
 1274              		.loc 1 392 5 view .LVU419
 1275              	.LBB3:
 392:Core/Src/tim.c ****     /**TIM1 GPIO Configuration
 1276              		.loc 1 392 5 view .LVU420
 1277 0050 0291     		str	r1, [sp, #8]
 392:Core/Src/tim.c ****     /**TIM1 GPIO Configuration
 1278              		.loc 1 392 5 view .LVU421
 1279 0052 1A6B     		ldr	r2, [r3, #48]
 1280 0054 42F00102 		orr	r2, r2, #1
 1281 0058 1A63     		str	r2, [r3, #48]
 392:Core/Src/tim.c ****     /**TIM1 GPIO Configuration
 1282              		.loc 1 392 5 view .LVU422
 1283 005a 1B6B     		ldr	r3, [r3, #48]
 1284 005c 03F00103 		and	r3, r3, #1
 1285 0060 0293     		str	r3, [sp, #8]
 392:Core/Src/tim.c ****     /**TIM1 GPIO Configuration
 1286              		.loc 1 392 5 view .LVU423
 1287 0062 029B     		ldr	r3, [sp, #8]
 1288              	.LBE3:
 392:Core/Src/tim.c ****     /**TIM1 GPIO Configuration
 1289              		.loc 1 392 5 view .LVU424
ARM GAS  /tmp/cc7EWLRb.s 			page 33


 396:Core/Src/tim.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 1290              		.loc 1 396 5 view .LVU425
 396:Core/Src/tim.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 1291              		.loc 1 396 25 is_stmt 0 view .LVU426
 1292 0064 4FF48073 		mov	r3, #256
 1293 0068 0B93     		str	r3, [sp, #44]
 397:Core/Src/tim.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 1294              		.loc 1 397 5 is_stmt 1 view .LVU427
 397:Core/Src/tim.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 1295              		.loc 1 397 26 is_stmt 0 view .LVU428
 1296 006a 0223     		movs	r3, #2
 1297 006c 0C93     		str	r3, [sp, #48]
 398:Core/Src/tim.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 1298              		.loc 1 398 5 is_stmt 1 view .LVU429
 399:Core/Src/tim.c ****     GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 1299              		.loc 1 399 5 view .LVU430
 400:Core/Src/tim.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 1300              		.loc 1 400 5 view .LVU431
 400:Core/Src/tim.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 1301              		.loc 1 400 31 is_stmt 0 view .LVU432
 1302 006e 0123     		movs	r3, #1
 1303 0070 0F93     		str	r3, [sp, #60]
 401:Core/Src/tim.c **** 
 1304              		.loc 1 401 5 is_stmt 1 view .LVU433
 1305 0072 0BA9     		add	r1, sp, #44
 1306 0074 4848     		ldr	r0, .L103+20
 1307              	.LVL73:
 401:Core/Src/tim.c **** 
 1308              		.loc 1 401 5 is_stmt 0 view .LVU434
 1309 0076 FFF7FEFF 		bl	HAL_GPIO_Init
 1310              	.LVL74:
 1311 007a DAE7     		b	.L91
 1312              	.LVL75:
 1313              	.L99:
 413:Core/Src/tim.c **** 
 1314              		.loc 1 413 5 is_stmt 1 view .LVU435
 1315              	.LBB4:
 413:Core/Src/tim.c **** 
 1316              		.loc 1 413 5 view .LVU436
 1317 007c 0021     		movs	r1, #0
 1318 007e 0391     		str	r1, [sp, #12]
 413:Core/Src/tim.c **** 
 1319              		.loc 1 413 5 view .LVU437
 1320 0080 03F50E33 		add	r3, r3, #145408
 1321 0084 1A6C     		ldr	r2, [r3, #64]
 1322 0086 42F00102 		orr	r2, r2, #1
 1323 008a 1A64     		str	r2, [r3, #64]
 413:Core/Src/tim.c **** 
 1324              		.loc 1 413 5 view .LVU438
 1325 008c 1A6C     		ldr	r2, [r3, #64]
 1326 008e 02F00102 		and	r2, r2, #1
 1327 0092 0392     		str	r2, [sp, #12]
 413:Core/Src/tim.c **** 
 1328              		.loc 1 413 5 view .LVU439
 1329 0094 039A     		ldr	r2, [sp, #12]
 1330              	.LBE4:
 413:Core/Src/tim.c **** 
ARM GAS  /tmp/cc7EWLRb.s 			page 34


 1331              		.loc 1 413 5 view .LVU440
 415:Core/Src/tim.c ****     /**TIM2 GPIO Configuration
 1332              		.loc 1 415 5 view .LVU441
 1333              	.LBB5:
 415:Core/Src/tim.c ****     /**TIM2 GPIO Configuration
 1334              		.loc 1 415 5 view .LVU442
 1335 0096 0491     		str	r1, [sp, #16]
 415:Core/Src/tim.c ****     /**TIM2 GPIO Configuration
 1336              		.loc 1 415 5 view .LVU443
 1337 0098 1A6B     		ldr	r2, [r3, #48]
 1338 009a 42F00102 		orr	r2, r2, #1
 1339 009e 1A63     		str	r2, [r3, #48]
 415:Core/Src/tim.c ****     /**TIM2 GPIO Configuration
 1340              		.loc 1 415 5 view .LVU444
 1341 00a0 1B6B     		ldr	r3, [r3, #48]
 1342 00a2 03F00103 		and	r3, r3, #1
 1343 00a6 0493     		str	r3, [sp, #16]
 415:Core/Src/tim.c ****     /**TIM2 GPIO Configuration
 1344              		.loc 1 415 5 view .LVU445
 1345 00a8 049B     		ldr	r3, [sp, #16]
 1346              	.LBE5:
 415:Core/Src/tim.c ****     /**TIM2 GPIO Configuration
 1347              		.loc 1 415 5 view .LVU446
 419:Core/Src/tim.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 1348              		.loc 1 419 5 view .LVU447
 419:Core/Src/tim.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 1349              		.loc 1 419 25 is_stmt 0 view .LVU448
 1350 00aa 4FF40043 		mov	r3, #32768
 1351 00ae 0B93     		str	r3, [sp, #44]
 420:Core/Src/tim.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 1352              		.loc 1 420 5 is_stmt 1 view .LVU449
 420:Core/Src/tim.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 1353              		.loc 1 420 26 is_stmt 0 view .LVU450
 1354 00b0 0223     		movs	r3, #2
 1355 00b2 0C93     		str	r3, [sp, #48]
 421:Core/Src/tim.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 1356              		.loc 1 421 5 is_stmt 1 view .LVU451
 422:Core/Src/tim.c ****     GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 1357              		.loc 1 422 5 view .LVU452
 423:Core/Src/tim.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 1358              		.loc 1 423 5 view .LVU453
 423:Core/Src/tim.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 1359              		.loc 1 423 31 is_stmt 0 view .LVU454
 1360 00b4 0123     		movs	r3, #1
 1361 00b6 0F93     		str	r3, [sp, #60]
 424:Core/Src/tim.c **** 
 1362              		.loc 1 424 5 is_stmt 1 view .LVU455
 1363 00b8 0BA9     		add	r1, sp, #44
 1364 00ba 3748     		ldr	r0, .L103+20
 1365              	.LVL76:
 424:Core/Src/tim.c **** 
 1366              		.loc 1 424 5 is_stmt 0 view .LVU456
 1367 00bc FFF7FEFF 		bl	HAL_GPIO_Init
 1368              	.LVL77:
 1369 00c0 B7E7     		b	.L91
 1370              	.LVL78:
 1371              	.L100:
ARM GAS  /tmp/cc7EWLRb.s 			page 35


 436:Core/Src/tim.c **** 
 1372              		.loc 1 436 5 is_stmt 1 view .LVU457
 1373              	.LBB6:
 436:Core/Src/tim.c **** 
 1374              		.loc 1 436 5 view .LVU458
 1375 00c2 0021     		movs	r1, #0
 1376 00c4 0591     		str	r1, [sp, #20]
 436:Core/Src/tim.c **** 
 1377              		.loc 1 436 5 view .LVU459
 1378 00c6 334B     		ldr	r3, .L103+16
 1379 00c8 1A6C     		ldr	r2, [r3, #64]
 1380 00ca 42F00202 		orr	r2, r2, #2
 1381 00ce 1A64     		str	r2, [r3, #64]
 436:Core/Src/tim.c **** 
 1382              		.loc 1 436 5 view .LVU460
 1383 00d0 1A6C     		ldr	r2, [r3, #64]
 1384 00d2 02F00202 		and	r2, r2, #2
 1385 00d6 0592     		str	r2, [sp, #20]
 436:Core/Src/tim.c **** 
 1386              		.loc 1 436 5 view .LVU461
 1387 00d8 059A     		ldr	r2, [sp, #20]
 1388              	.LBE6:
 436:Core/Src/tim.c **** 
 1389              		.loc 1 436 5 view .LVU462
 438:Core/Src/tim.c ****     /**TIM3 GPIO Configuration
 1390              		.loc 1 438 5 view .LVU463
 1391              	.LBB7:
 438:Core/Src/tim.c ****     /**TIM3 GPIO Configuration
 1392              		.loc 1 438 5 view .LVU464
 1393 00da 0691     		str	r1, [sp, #24]
 438:Core/Src/tim.c ****     /**TIM3 GPIO Configuration
 1394              		.loc 1 438 5 view .LVU465
 1395 00dc 1A6B     		ldr	r2, [r3, #48]
 1396 00de 42F00102 		orr	r2, r2, #1
 1397 00e2 1A63     		str	r2, [r3, #48]
 438:Core/Src/tim.c ****     /**TIM3 GPIO Configuration
 1398              		.loc 1 438 5 view .LVU466
 1399 00e4 1B6B     		ldr	r3, [r3, #48]
 1400 00e6 03F00103 		and	r3, r3, #1
 1401 00ea 0693     		str	r3, [sp, #24]
 438:Core/Src/tim.c ****     /**TIM3 GPIO Configuration
 1402              		.loc 1 438 5 view .LVU467
 1403 00ec 069B     		ldr	r3, [sp, #24]
 1404              	.LBE7:
 438:Core/Src/tim.c ****     /**TIM3 GPIO Configuration
 1405              		.loc 1 438 5 view .LVU468
 442:Core/Src/tim.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 1406              		.loc 1 442 5 view .LVU469
 442:Core/Src/tim.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 1407              		.loc 1 442 25 is_stmt 0 view .LVU470
 1408 00ee 4023     		movs	r3, #64
 1409 00f0 0B93     		str	r3, [sp, #44]
 443:Core/Src/tim.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 1410              		.loc 1 443 5 is_stmt 1 view .LVU471
 443:Core/Src/tim.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 1411              		.loc 1 443 26 is_stmt 0 view .LVU472
 1412 00f2 0223     		movs	r3, #2
ARM GAS  /tmp/cc7EWLRb.s 			page 36


 1413 00f4 0C93     		str	r3, [sp, #48]
 444:Core/Src/tim.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 1414              		.loc 1 444 5 is_stmt 1 view .LVU473
 445:Core/Src/tim.c ****     GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 1415              		.loc 1 445 5 view .LVU474
 446:Core/Src/tim.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 1416              		.loc 1 446 5 view .LVU475
 446:Core/Src/tim.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 1417              		.loc 1 446 31 is_stmt 0 view .LVU476
 1418 00f6 0F93     		str	r3, [sp, #60]
 447:Core/Src/tim.c **** 
 1419              		.loc 1 447 5 is_stmt 1 view .LVU477
 1420 00f8 0BA9     		add	r1, sp, #44
 1421 00fa 2748     		ldr	r0, .L103+20
 1422              	.LVL79:
 447:Core/Src/tim.c **** 
 1423              		.loc 1 447 5 is_stmt 0 view .LVU478
 1424 00fc FFF7FEFF 		bl	HAL_GPIO_Init
 1425              	.LVL80:
 1426 0100 97E7     		b	.L91
 1427              	.LVL81:
 1428              	.L101:
 459:Core/Src/tim.c **** 
 1429              		.loc 1 459 5 is_stmt 1 view .LVU479
 1430              	.LBB8:
 459:Core/Src/tim.c **** 
 1431              		.loc 1 459 5 view .LVU480
 1432 0102 0021     		movs	r1, #0
 1433 0104 0791     		str	r1, [sp, #28]
 459:Core/Src/tim.c **** 
 1434              		.loc 1 459 5 view .LVU481
 1435 0106 234B     		ldr	r3, .L103+16
 1436 0108 1A6C     		ldr	r2, [r3, #64]
 1437 010a 42F00402 		orr	r2, r2, #4
 1438 010e 1A64     		str	r2, [r3, #64]
 459:Core/Src/tim.c **** 
 1439              		.loc 1 459 5 view .LVU482
 1440 0110 1A6C     		ldr	r2, [r3, #64]
 1441 0112 02F00402 		and	r2, r2, #4
 1442 0116 0792     		str	r2, [sp, #28]
 459:Core/Src/tim.c **** 
 1443              		.loc 1 459 5 view .LVU483
 1444 0118 079A     		ldr	r2, [sp, #28]
 1445              	.LBE8:
 459:Core/Src/tim.c **** 
 1446              		.loc 1 459 5 view .LVU484
 461:Core/Src/tim.c ****     /**TIM4 GPIO Configuration
 1447              		.loc 1 461 5 view .LVU485
 1448              	.LBB9:
 461:Core/Src/tim.c ****     /**TIM4 GPIO Configuration
 1449              		.loc 1 461 5 view .LVU486
 1450 011a 0891     		str	r1, [sp, #32]
 461:Core/Src/tim.c ****     /**TIM4 GPIO Configuration
 1451              		.loc 1 461 5 view .LVU487
 1452 011c 1A6B     		ldr	r2, [r3, #48]
 1453 011e 42F00202 		orr	r2, r2, #2
 1454 0122 1A63     		str	r2, [r3, #48]
ARM GAS  /tmp/cc7EWLRb.s 			page 37


 461:Core/Src/tim.c ****     /**TIM4 GPIO Configuration
 1455              		.loc 1 461 5 view .LVU488
 1456 0124 1B6B     		ldr	r3, [r3, #48]
 1457 0126 03F00203 		and	r3, r3, #2
 1458 012a 0893     		str	r3, [sp, #32]
 461:Core/Src/tim.c ****     /**TIM4 GPIO Configuration
 1459              		.loc 1 461 5 view .LVU489
 1460 012c 089B     		ldr	r3, [sp, #32]
 1461              	.LBE9:
 461:Core/Src/tim.c ****     /**TIM4 GPIO Configuration
 1462              		.loc 1 461 5 view .LVU490
 465:Core/Src/tim.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 1463              		.loc 1 465 5 view .LVU491
 465:Core/Src/tim.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 1464              		.loc 1 465 25 is_stmt 0 view .LVU492
 1465 012e 4023     		movs	r3, #64
 1466 0130 0B93     		str	r3, [sp, #44]
 466:Core/Src/tim.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 1467              		.loc 1 466 5 is_stmt 1 view .LVU493
 466:Core/Src/tim.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 1468              		.loc 1 466 26 is_stmt 0 view .LVU494
 1469 0132 0223     		movs	r3, #2
 1470 0134 0C93     		str	r3, [sp, #48]
 467:Core/Src/tim.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 1471              		.loc 1 467 5 is_stmt 1 view .LVU495
 468:Core/Src/tim.c ****     GPIO_InitStruct.Alternate = GPIO_AF2_TIM4;
 1472              		.loc 1 468 5 view .LVU496
 469:Core/Src/tim.c ****     HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 1473              		.loc 1 469 5 view .LVU497
 469:Core/Src/tim.c ****     HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 1474              		.loc 1 469 31 is_stmt 0 view .LVU498
 1475 0136 0F93     		str	r3, [sp, #60]
 470:Core/Src/tim.c **** 
 1476              		.loc 1 470 5 is_stmt 1 view .LVU499
 1477 0138 0BA9     		add	r1, sp, #44
 1478 013a 1848     		ldr	r0, .L103+24
 1479              	.LVL82:
 470:Core/Src/tim.c **** 
 1480              		.loc 1 470 5 is_stmt 0 view .LVU500
 1481 013c FFF7FEFF 		bl	HAL_GPIO_Init
 1482              	.LVL83:
 1483 0140 77E7     		b	.L91
 1484              	.LVL84:
 1485              	.L102:
 482:Core/Src/tim.c **** 
 1486              		.loc 1 482 5 is_stmt 1 view .LVU501
 1487              	.LBB10:
 482:Core/Src/tim.c **** 
 1488              		.loc 1 482 5 view .LVU502
 1489 0142 0021     		movs	r1, #0
 1490 0144 0991     		str	r1, [sp, #36]
 482:Core/Src/tim.c **** 
 1491              		.loc 1 482 5 view .LVU503
 1492 0146 134B     		ldr	r3, .L103+16
 1493 0148 1A6C     		ldr	r2, [r3, #64]
 1494 014a 42F00802 		orr	r2, r2, #8
 1495 014e 1A64     		str	r2, [r3, #64]
ARM GAS  /tmp/cc7EWLRb.s 			page 38


 482:Core/Src/tim.c **** 
 1496              		.loc 1 482 5 view .LVU504
 1497 0150 1A6C     		ldr	r2, [r3, #64]
 1498 0152 02F00802 		and	r2, r2, #8
 1499 0156 0992     		str	r2, [sp, #36]
 482:Core/Src/tim.c **** 
 1500              		.loc 1 482 5 view .LVU505
 1501 0158 099A     		ldr	r2, [sp, #36]
 1502              	.LBE10:
 482:Core/Src/tim.c **** 
 1503              		.loc 1 482 5 view .LVU506
 484:Core/Src/tim.c ****     /**TIM5 GPIO Configuration
 1504              		.loc 1 484 5 view .LVU507
 1505              	.LBB11:
 484:Core/Src/tim.c ****     /**TIM5 GPIO Configuration
 1506              		.loc 1 484 5 view .LVU508
 1507 015a 0A91     		str	r1, [sp, #40]
 484:Core/Src/tim.c ****     /**TIM5 GPIO Configuration
 1508              		.loc 1 484 5 view .LVU509
 1509 015c 1A6B     		ldr	r2, [r3, #48]
 1510 015e 42F00102 		orr	r2, r2, #1
 1511 0162 1A63     		str	r2, [r3, #48]
 484:Core/Src/tim.c ****     /**TIM5 GPIO Configuration
 1512              		.loc 1 484 5 view .LVU510
 1513 0164 1B6B     		ldr	r3, [r3, #48]
 1514 0166 03F00103 		and	r3, r3, #1
 1515 016a 0A93     		str	r3, [sp, #40]
 484:Core/Src/tim.c ****     /**TIM5 GPIO Configuration
 1516              		.loc 1 484 5 view .LVU511
 1517 016c 0A9B     		ldr	r3, [sp, #40]
 1518              	.LBE11:
 484:Core/Src/tim.c ****     /**TIM5 GPIO Configuration
 1519              		.loc 1 484 5 view .LVU512
 488:Core/Src/tim.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 1520              		.loc 1 488 5 view .LVU513
 488:Core/Src/tim.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 1521              		.loc 1 488 25 is_stmt 0 view .LVU514
 1522 016e 0123     		movs	r3, #1
 1523 0170 0B93     		str	r3, [sp, #44]
 489:Core/Src/tim.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 1524              		.loc 1 489 5 is_stmt 1 view .LVU515
 489:Core/Src/tim.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 1525              		.loc 1 489 26 is_stmt 0 view .LVU516
 1526 0172 0223     		movs	r3, #2
 1527 0174 0C93     		str	r3, [sp, #48]
 490:Core/Src/tim.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 1528              		.loc 1 490 5 is_stmt 1 view .LVU517
 491:Core/Src/tim.c ****     GPIO_InitStruct.Alternate = GPIO_AF2_TIM5;
 1529              		.loc 1 491 5 view .LVU518
 492:Core/Src/tim.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 1530              		.loc 1 492 5 view .LVU519
 492:Core/Src/tim.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 1531              		.loc 1 492 31 is_stmt 0 view .LVU520
 1532 0176 0F93     		str	r3, [sp, #60]
 493:Core/Src/tim.c **** 
 1533              		.loc 1 493 5 is_stmt 1 view .LVU521
 1534 0178 0BA9     		add	r1, sp, #44
ARM GAS  /tmp/cc7EWLRb.s 			page 39


 1535 017a 0748     		ldr	r0, .L103+20
 1536              	.LVL85:
 493:Core/Src/tim.c **** 
 1537              		.loc 1 493 5 is_stmt 0 view .LVU522
 1538 017c FFF7FEFF 		bl	HAL_GPIO_Init
 1539              	.LVL86:
 1540              		.loc 1 499 1 view .LVU523
 1541 0180 57E7     		b	.L91
 1542              	.L104:
 1543 0182 00BF     		.align	2
 1544              	.L103:
 1545 0184 00000140 		.word	1073807360
 1546 0188 00040040 		.word	1073742848
 1547 018c 00080040 		.word	1073743872
 1548 0190 000C0040 		.word	1073744896
 1549 0194 00380240 		.word	1073887232
 1550 0198 00000240 		.word	1073872896
 1551 019c 00040240 		.word	1073873920
 1552              		.cfi_endproc
 1553              	.LFE139:
 1555              		.section	.text.HAL_TIM_Base_MspDeInit,"ax",%progbits
 1556              		.align	1
 1557              		.global	HAL_TIM_Base_MspDeInit
 1558              		.syntax unified
 1559              		.thumb
 1560              		.thumb_func
 1561              		.fpu fpv4-sp-d16
 1563              	HAL_TIM_Base_MspDeInit:
 1564              	.LVL87:
 1565              	.LFB140:
 500:Core/Src/tim.c **** 
 501:Core/Src/tim.c **** void HAL_TIM_Base_MspDeInit(TIM_HandleTypeDef* tim_baseHandle)
 502:Core/Src/tim.c **** {
 1566              		.loc 1 502 1 is_stmt 1 view -0
 1567              		.cfi_startproc
 1568              		@ args = 0, pretend = 0, frame = 0
 1569              		@ frame_needed = 0, uses_anonymous_args = 0
 1570              		.loc 1 502 1 is_stmt 0 view .LVU525
 1571 0000 08B5     		push	{r3, lr}
 1572              	.LCFI24:
 1573              		.cfi_def_cfa_offset 8
 1574              		.cfi_offset 3, -8
 1575              		.cfi_offset 14, -4
 503:Core/Src/tim.c **** 
 504:Core/Src/tim.c ****   if(tim_baseHandle->Instance==TIM1)
 1576              		.loc 1 504 3 is_stmt 1 view .LVU526
 1577              		.loc 1 504 20 is_stmt 0 view .LVU527
 1578 0002 0368     		ldr	r3, [r0]
 1579              		.loc 1 504 5 view .LVU528
 1580 0004 234A     		ldr	r2, .L117
 1581 0006 9342     		cmp	r3, r2
 1582 0008 0CD0     		beq	.L112
 505:Core/Src/tim.c ****   {
 506:Core/Src/tim.c ****   /* USER CODE BEGIN TIM1_MspDeInit 0 */
 507:Core/Src/tim.c **** 
 508:Core/Src/tim.c ****   /* USER CODE END TIM1_MspDeInit 0 */
 509:Core/Src/tim.c ****     /* Peripheral clock disable */
ARM GAS  /tmp/cc7EWLRb.s 			page 40


 510:Core/Src/tim.c ****     __HAL_RCC_TIM1_CLK_DISABLE();
 511:Core/Src/tim.c **** 
 512:Core/Src/tim.c ****     /**TIM1 GPIO Configuration
 513:Core/Src/tim.c ****     PA8     ------> TIM1_CH1
 514:Core/Src/tim.c ****     */
 515:Core/Src/tim.c ****     HAL_GPIO_DeInit(GPIOA, GPIO_PIN_8);
 516:Core/Src/tim.c **** 
 517:Core/Src/tim.c ****   /* USER CODE BEGIN TIM1_MspDeInit 1 */
 518:Core/Src/tim.c **** 
 519:Core/Src/tim.c ****   /* USER CODE END TIM1_MspDeInit 1 */
 520:Core/Src/tim.c ****   }
 521:Core/Src/tim.c ****   else if(tim_baseHandle->Instance==TIM2)
 1583              		.loc 1 521 8 is_stmt 1 view .LVU529
 1584              		.loc 1 521 10 is_stmt 0 view .LVU530
 1585 000a B3F1804F 		cmp	r3, #1073741824
 1586 000e 15D0     		beq	.L113
 522:Core/Src/tim.c ****   {
 523:Core/Src/tim.c ****   /* USER CODE BEGIN TIM2_MspDeInit 0 */
 524:Core/Src/tim.c **** 
 525:Core/Src/tim.c ****   /* USER CODE END TIM2_MspDeInit 0 */
 526:Core/Src/tim.c ****     /* Peripheral clock disable */
 527:Core/Src/tim.c ****     __HAL_RCC_TIM2_CLK_DISABLE();
 528:Core/Src/tim.c **** 
 529:Core/Src/tim.c ****     /**TIM2 GPIO Configuration
 530:Core/Src/tim.c ****     PA15     ------> TIM2_CH1
 531:Core/Src/tim.c ****     */
 532:Core/Src/tim.c ****     HAL_GPIO_DeInit(GPIOA, GPIO_PIN_15);
 533:Core/Src/tim.c **** 
 534:Core/Src/tim.c ****   /* USER CODE BEGIN TIM2_MspDeInit 1 */
 535:Core/Src/tim.c **** 
 536:Core/Src/tim.c ****   /* USER CODE END TIM2_MspDeInit 1 */
 537:Core/Src/tim.c ****   }
 538:Core/Src/tim.c ****   else if(tim_baseHandle->Instance==TIM3)
 1587              		.loc 1 538 8 is_stmt 1 view .LVU531
 1588              		.loc 1 538 10 is_stmt 0 view .LVU532
 1589 0010 214A     		ldr	r2, .L117+4
 1590 0012 9342     		cmp	r3, r2
 1591 0014 1DD0     		beq	.L114
 539:Core/Src/tim.c ****   {
 540:Core/Src/tim.c ****   /* USER CODE BEGIN TIM3_MspDeInit 0 */
 541:Core/Src/tim.c **** 
 542:Core/Src/tim.c ****   /* USER CODE END TIM3_MspDeInit 0 */
 543:Core/Src/tim.c ****     /* Peripheral clock disable */
 544:Core/Src/tim.c ****     __HAL_RCC_TIM3_CLK_DISABLE();
 545:Core/Src/tim.c **** 
 546:Core/Src/tim.c ****     /**TIM3 GPIO Configuration
 547:Core/Src/tim.c ****     PA6     ------> TIM3_CH1
 548:Core/Src/tim.c ****     */
 549:Core/Src/tim.c ****     HAL_GPIO_DeInit(GPIOA, GPIO_PIN_6);
 550:Core/Src/tim.c **** 
 551:Core/Src/tim.c ****   /* USER CODE BEGIN TIM3_MspDeInit 1 */
 552:Core/Src/tim.c **** 
 553:Core/Src/tim.c ****   /* USER CODE END TIM3_MspDeInit 1 */
 554:Core/Src/tim.c ****   }
 555:Core/Src/tim.c ****   else if(tim_baseHandle->Instance==TIM4)
 1592              		.loc 1 555 8 is_stmt 1 view .LVU533
 1593              		.loc 1 555 10 is_stmt 0 view .LVU534
ARM GAS  /tmp/cc7EWLRb.s 			page 41


 1594 0016 214A     		ldr	r2, .L117+8
 1595 0018 9342     		cmp	r3, r2
 1596 001a 25D0     		beq	.L115
 556:Core/Src/tim.c ****   {
 557:Core/Src/tim.c ****   /* USER CODE BEGIN TIM4_MspDeInit 0 */
 558:Core/Src/tim.c **** 
 559:Core/Src/tim.c ****   /* USER CODE END TIM4_MspDeInit 0 */
 560:Core/Src/tim.c ****     /* Peripheral clock disable */
 561:Core/Src/tim.c ****     __HAL_RCC_TIM4_CLK_DISABLE();
 562:Core/Src/tim.c **** 
 563:Core/Src/tim.c ****     /**TIM4 GPIO Configuration
 564:Core/Src/tim.c ****     PB6     ------> TIM4_CH1
 565:Core/Src/tim.c ****     */
 566:Core/Src/tim.c ****     HAL_GPIO_DeInit(GPIOB, GPIO_PIN_6);
 567:Core/Src/tim.c **** 
 568:Core/Src/tim.c ****   /* USER CODE BEGIN TIM4_MspDeInit 1 */
 569:Core/Src/tim.c **** 
 570:Core/Src/tim.c ****   /* USER CODE END TIM4_MspDeInit 1 */
 571:Core/Src/tim.c ****   }
 572:Core/Src/tim.c ****   else if(tim_baseHandle->Instance==TIM5)
 1597              		.loc 1 572 8 is_stmt 1 view .LVU535
 1598              		.loc 1 572 10 is_stmt 0 view .LVU536
 1599 001c 204A     		ldr	r2, .L117+12
 1600 001e 9342     		cmp	r3, r2
 1601 0020 2DD0     		beq	.L116
 1602              	.LVL88:
 1603              	.L105:
 573:Core/Src/tim.c ****   {
 574:Core/Src/tim.c ****   /* USER CODE BEGIN TIM5_MspDeInit 0 */
 575:Core/Src/tim.c **** 
 576:Core/Src/tim.c ****   /* USER CODE END TIM5_MspDeInit 0 */
 577:Core/Src/tim.c ****     /* Peripheral clock disable */
 578:Core/Src/tim.c ****     __HAL_RCC_TIM5_CLK_DISABLE();
 579:Core/Src/tim.c **** 
 580:Core/Src/tim.c ****     /**TIM5 GPIO Configuration
 581:Core/Src/tim.c ****     PA0-WKUP     ------> TIM5_CH1
 582:Core/Src/tim.c ****     */
 583:Core/Src/tim.c ****     HAL_GPIO_DeInit(GPIOA, GPIO_PIN_0);
 584:Core/Src/tim.c **** 
 585:Core/Src/tim.c ****   /* USER CODE BEGIN TIM5_MspDeInit 1 */
 586:Core/Src/tim.c **** 
 587:Core/Src/tim.c ****   /* USER CODE END TIM5_MspDeInit 1 */
 588:Core/Src/tim.c ****   }
 589:Core/Src/tim.c **** }
 1604              		.loc 1 589 1 view .LVU537
 1605 0022 08BD     		pop	{r3, pc}
 1606              	.LVL89:
 1607              	.L112:
 510:Core/Src/tim.c **** 
 1608              		.loc 1 510 5 is_stmt 1 view .LVU538
 1609 0024 02F59C32 		add	r2, r2, #79872
 1610 0028 536C     		ldr	r3, [r2, #68]
 1611 002a 23F00103 		bic	r3, r3, #1
 1612 002e 5364     		str	r3, [r2, #68]
 515:Core/Src/tim.c **** 
 1613              		.loc 1 515 5 view .LVU539
 1614 0030 4FF48071 		mov	r1, #256
ARM GAS  /tmp/cc7EWLRb.s 			page 42


 1615 0034 1B48     		ldr	r0, .L117+16
 1616              	.LVL90:
 515:Core/Src/tim.c **** 
 1617              		.loc 1 515 5 is_stmt 0 view .LVU540
 1618 0036 FFF7FEFF 		bl	HAL_GPIO_DeInit
 1619              	.LVL91:
 1620 003a F2E7     		b	.L105
 1621              	.LVL92:
 1622              	.L113:
 527:Core/Src/tim.c **** 
 1623              		.loc 1 527 5 is_stmt 1 view .LVU541
 1624 003c 1A4A     		ldr	r2, .L117+20
 1625 003e 136C     		ldr	r3, [r2, #64]
 1626 0040 23F00103 		bic	r3, r3, #1
 1627 0044 1364     		str	r3, [r2, #64]
 532:Core/Src/tim.c **** 
 1628              		.loc 1 532 5 view .LVU542
 1629 0046 4FF40041 		mov	r1, #32768
 1630 004a 1648     		ldr	r0, .L117+16
 1631              	.LVL93:
 532:Core/Src/tim.c **** 
 1632              		.loc 1 532 5 is_stmt 0 view .LVU543
 1633 004c FFF7FEFF 		bl	HAL_GPIO_DeInit
 1634              	.LVL94:
 1635 0050 E7E7     		b	.L105
 1636              	.LVL95:
 1637              	.L114:
 544:Core/Src/tim.c **** 
 1638              		.loc 1 544 5 is_stmt 1 view .LVU544
 1639 0052 02F50D32 		add	r2, r2, #144384
 1640 0056 136C     		ldr	r3, [r2, #64]
 1641 0058 23F00203 		bic	r3, r3, #2
 1642 005c 1364     		str	r3, [r2, #64]
 549:Core/Src/tim.c **** 
 1643              		.loc 1 549 5 view .LVU545
 1644 005e 4021     		movs	r1, #64
 1645 0060 1048     		ldr	r0, .L117+16
 1646              	.LVL96:
 549:Core/Src/tim.c **** 
 1647              		.loc 1 549 5 is_stmt 0 view .LVU546
 1648 0062 FFF7FEFF 		bl	HAL_GPIO_DeInit
 1649              	.LVL97:
 1650 0066 DCE7     		b	.L105
 1651              	.LVL98:
 1652              	.L115:
 561:Core/Src/tim.c **** 
 1653              		.loc 1 561 5 is_stmt 1 view .LVU547
 1654 0068 02F50C32 		add	r2, r2, #143360
 1655 006c 136C     		ldr	r3, [r2, #64]
 1656 006e 23F00403 		bic	r3, r3, #4
 1657 0072 1364     		str	r3, [r2, #64]
 566:Core/Src/tim.c **** 
 1658              		.loc 1 566 5 view .LVU548
 1659 0074 4021     		movs	r1, #64
 1660 0076 0D48     		ldr	r0, .L117+24
 1661              	.LVL99:
 566:Core/Src/tim.c **** 
ARM GAS  /tmp/cc7EWLRb.s 			page 43


 1662              		.loc 1 566 5 is_stmt 0 view .LVU549
 1663 0078 FFF7FEFF 		bl	HAL_GPIO_DeInit
 1664              	.LVL100:
 1665 007c D1E7     		b	.L105
 1666              	.LVL101:
 1667              	.L116:
 578:Core/Src/tim.c **** 
 1668              		.loc 1 578 5 is_stmt 1 view .LVU550
 1669 007e 02F50B32 		add	r2, r2, #142336
 1670 0082 136C     		ldr	r3, [r2, #64]
 1671 0084 23F00803 		bic	r3, r3, #8
 1672 0088 1364     		str	r3, [r2, #64]
 583:Core/Src/tim.c **** 
 1673              		.loc 1 583 5 view .LVU551
 1674 008a 0121     		movs	r1, #1
 1675 008c 0548     		ldr	r0, .L117+16
 1676              	.LVL102:
 583:Core/Src/tim.c **** 
 1677              		.loc 1 583 5 is_stmt 0 view .LVU552
 1678 008e FFF7FEFF 		bl	HAL_GPIO_DeInit
 1679              	.LVL103:
 1680              		.loc 1 589 1 view .LVU553
 1681 0092 C6E7     		b	.L105
 1682              	.L118:
 1683              		.align	2
 1684              	.L117:
 1685 0094 00000140 		.word	1073807360
 1686 0098 00040040 		.word	1073742848
 1687 009c 00080040 		.word	1073743872
 1688 00a0 000C0040 		.word	1073744896
 1689 00a4 00000240 		.word	1073872896
 1690 00a8 00380240 		.word	1073887232
 1691 00ac 00040240 		.word	1073873920
 1692              		.cfi_endproc
 1693              	.LFE140:
 1695              		.global	htim5
 1696              		.global	htim4
 1697              		.global	htim3
 1698              		.global	htim2
 1699              		.global	htim1
 1700              		.section	.bss.htim1,"aw",%nobits
 1701              		.align	2
 1702              		.set	.LANCHOR0,. + 0
 1705              	htim1:
 1706 0000 00000000 		.space	72
 1706      00000000 
 1706      00000000 
 1706      00000000 
 1706      00000000 
 1707              		.section	.bss.htim2,"aw",%nobits
 1708              		.align	2
 1709              		.set	.LANCHOR1,. + 0
 1712              	htim2:
 1713 0000 00000000 		.space	72
 1713      00000000 
 1713      00000000 
 1713      00000000 
ARM GAS  /tmp/cc7EWLRb.s 			page 44


 1713      00000000 
 1714              		.section	.bss.htim3,"aw",%nobits
 1715              		.align	2
 1716              		.set	.LANCHOR2,. + 0
 1719              	htim3:
 1720 0000 00000000 		.space	72
 1720      00000000 
 1720      00000000 
 1720      00000000 
 1720      00000000 
 1721              		.section	.bss.htim4,"aw",%nobits
 1722              		.align	2
 1723              		.set	.LANCHOR3,. + 0
 1726              	htim4:
 1727 0000 00000000 		.space	72
 1727      00000000 
 1727      00000000 
 1727      00000000 
 1727      00000000 
 1728              		.section	.bss.htim5,"aw",%nobits
 1729              		.align	2
 1730              		.set	.LANCHOR4,. + 0
 1733              	htim5:
 1734 0000 00000000 		.space	72
 1734      00000000 
 1734      00000000 
 1734      00000000 
 1734      00000000 
 1735              		.text
 1736              	.Letext0:
 1737              		.file 2 "/usr/lib/gcc/arm-none-eabi/10.3.1/include/stdint.h"
 1738              		.file 3 "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f401xe.h"
 1739              		.file 4 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_def.h"
 1740              		.file 5 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_gpio.h"
 1741              		.file 6 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_dma.h"
 1742              		.file 7 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_tim.h"
 1743              		.file 8 "Core/Inc/tim.h"
 1744              		.file 9 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_tim_ex.h"
 1745              		.file 10 "Core/Inc/main.h"
ARM GAS  /tmp/cc7EWLRb.s 			page 45


DEFINED SYMBOLS
                            *ABS*:0000000000000000 tim.c
     /tmp/cc7EWLRb.s:18     .text.MX_TIM1_Init:0000000000000000 $t
     /tmp/cc7EWLRb.s:26     .text.MX_TIM1_Init:0000000000000000 MX_TIM1_Init
     /tmp/cc7EWLRb.s:250    .text.MX_TIM1_Init:00000000000000e0 $d
     /tmp/cc7EWLRb.s:256    .text.MX_TIM2_Init:0000000000000000 $t
     /tmp/cc7EWLRb.s:263    .text.MX_TIM2_Init:0000000000000000 MX_TIM2_Init
     /tmp/cc7EWLRb.s:483    .text.MX_TIM2_Init:00000000000000e0 $d
     /tmp/cc7EWLRb.s:488    .text.MX_TIM3_Init:0000000000000000 $t
     /tmp/cc7EWLRb.s:495    .text.MX_TIM3_Init:0000000000000000 MX_TIM3_Init
     /tmp/cc7EWLRb.s:715    .text.MX_TIM3_Init:00000000000000e0 $d
     /tmp/cc7EWLRb.s:721    .text.MX_TIM4_Init:0000000000000000 $t
     /tmp/cc7EWLRb.s:728    .text.MX_TIM4_Init:0000000000000000 MX_TIM4_Init
     /tmp/cc7EWLRb.s:948    .text.MX_TIM4_Init:00000000000000e0 $d
     /tmp/cc7EWLRb.s:954    .text.MX_TIM5_Init:0000000000000000 $t
     /tmp/cc7EWLRb.s:961    .text.MX_TIM5_Init:0000000000000000 MX_TIM5_Init
     /tmp/cc7EWLRb.s:1181   .text.MX_TIM5_Init:00000000000000e0 $d
     /tmp/cc7EWLRb.s:1187   .text.HAL_TIM_Base_MspInit:0000000000000000 $t
     /tmp/cc7EWLRb.s:1194   .text.HAL_TIM_Base_MspInit:0000000000000000 HAL_TIM_Base_MspInit
     /tmp/cc7EWLRb.s:1545   .text.HAL_TIM_Base_MspInit:0000000000000184 $d
     /tmp/cc7EWLRb.s:1556   .text.HAL_TIM_Base_MspDeInit:0000000000000000 $t
     /tmp/cc7EWLRb.s:1563   .text.HAL_TIM_Base_MspDeInit:0000000000000000 HAL_TIM_Base_MspDeInit
     /tmp/cc7EWLRb.s:1685   .text.HAL_TIM_Base_MspDeInit:0000000000000094 $d
     /tmp/cc7EWLRb.s:1733   .bss.htim5:0000000000000000 htim5
     /tmp/cc7EWLRb.s:1726   .bss.htim4:0000000000000000 htim4
     /tmp/cc7EWLRb.s:1719   .bss.htim3:0000000000000000 htim3
     /tmp/cc7EWLRb.s:1712   .bss.htim2:0000000000000000 htim2
     /tmp/cc7EWLRb.s:1705   .bss.htim1:0000000000000000 htim1
     /tmp/cc7EWLRb.s:1701   .bss.htim1:0000000000000000 $d
     /tmp/cc7EWLRb.s:1708   .bss.htim2:0000000000000000 $d
     /tmp/cc7EWLRb.s:1715   .bss.htim3:0000000000000000 $d
     /tmp/cc7EWLRb.s:1722   .bss.htim4:0000000000000000 $d
     /tmp/cc7EWLRb.s:1729   .bss.htim5:0000000000000000 $d

UNDEFINED SYMBOLS
HAL_TIM_Base_Init
HAL_TIM_ConfigClockSource
HAL_TIM_IC_Init
HAL_TIM_SlaveConfigSynchro
HAL_TIM_IC_ConfigChannel
HAL_TIMEx_MasterConfigSynchronization
Error_Handler
HAL_GPIO_Init
HAL_GPIO_DeInit
