// Copyright (C) 1991-2013 Altera Corporation
// Your use of Altera Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Altera Program License 
// Subscription Agreement, Altera MegaCore Function License 
// Agreement, or other applicable license agreement, including, 
// without limitation, that your use is for the sole purpose of 
// programming logic devices manufactured by Altera and sold by 
// Altera or its authorized distributors.  Please refer to the 
// applicable agreement for further details.


// 
// Device: Altera EP4CE115F29C7 Package FBGA780
// 

//
// This file contains Slow Corner delays for the design using part EP4CE115F29C7,
// with speed grade 7, core voltage 1.2V, and temperature 85 Celsius
//

// 
// This SDF file should be used for ModelSim-Altera (VHDL) only
// 

(DELAYFILE
  (SDFVERSION "2.1")
  (DESIGN "digital_cam_impl1")
  (DATE "02/02/2015 16:20:41")
  (VENDOR "Altera")
  (PROGRAM "Quartus II 64-Bit")
  (VERSION "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition")
  (DIVIDER .)
  (TIMESCALE 1 ps)

  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\led_config_finished\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (1802:1802:1802) (1738:1738:1738))
        (IOPATH i o (2858:2858:2858) (2816:2816:2816))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\vga_hsync\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (687:687:687) (711:711:711))
        (IOPATH i o (2761:2761:2761) (2656:2656:2656))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\vga_vsync\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (1420:1420:1420) (1479:1479:1479))
        (IOPATH i o (2811:2811:2811) (2706:2706:2706))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\vga_r\[0\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (1579:1579:1579) (1562:1562:1562))
        (IOPATH i o (2771:2771:2771) (2666:2666:2666))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\vga_r\[1\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (4922:4922:4922) (4825:4825:4825))
        (IOPATH i o (2781:2781:2781) (2676:2676:2676))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\vga_r\[2\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (975:975:975) (951:951:951))
        (IOPATH i o (2801:2801:2801) (2696:2696:2696))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\vga_r\[3\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (5585:5585:5585) (5534:5534:5534))
        (IOPATH i o (2771:2771:2771) (2666:2666:2666))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\vga_r\[4\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (1343:1343:1343) (1352:1352:1352))
        (IOPATH i o (2771:2771:2771) (2666:2666:2666))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\vga_r\[5\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (4680:4680:4680) (4557:4557:4557))
        (IOPATH i o (2781:2781:2781) (2676:2676:2676))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\vga_r\[6\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (2123:2123:2123) (2097:2097:2097))
        (IOPATH i o (2781:2781:2781) (2676:2676:2676))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\vga_r\[7\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (5716:5716:5716) (5704:5704:5704))
        (IOPATH i o (2771:2771:2771) (2666:2666:2666))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\vga_g\[0\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (1670:1670:1670) (1698:1698:1698))
        (IOPATH i o (2781:2781:2781) (2676:2676:2676))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\vga_g\[1\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (1519:1519:1519) (1497:1497:1497))
        (IOPATH i o (2771:2771:2771) (2666:2666:2666))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\vga_g\[2\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (1363:1363:1363) (1380:1380:1380))
        (IOPATH i o (2791:2791:2791) (2686:2686:2686))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\vga_g\[3\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (1608:1608:1608) (1610:1610:1610))
        (IOPATH i o (2761:2761:2761) (2656:2656:2656))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\vga_g\[4\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (1580:1580:1580) (1585:1585:1585))
        (IOPATH i o (2811:2811:2811) (2706:2706:2706))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\vga_g\[5\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (1623:1623:1623) (1617:1617:1617))
        (IOPATH i o (2821:2821:2821) (2716:2716:2716))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\vga_g\[6\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (1345:1345:1345) (1360:1360:1360))
        (IOPATH i o (2771:2771:2771) (2666:2666:2666))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\vga_g\[7\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (1627:1627:1627) (1627:1627:1627))
        (IOPATH i o (2811:2811:2811) (2706:2706:2706))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\vga_b\[0\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (4615:4615:4615) (4707:4707:4707))
        (IOPATH i o (2821:2821:2821) (2716:2716:2716))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\vga_b\[1\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (3347:3347:3347) (3464:3464:3464))
        (IOPATH i o (2831:2831:2831) (2726:2726:2726))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\vga_b\[2\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (5128:5128:5128) (5038:5038:5038))
        (IOPATH i o (2801:2801:2801) (2696:2696:2696))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\vga_b\[3\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (2617:2617:2617) (2740:2740:2740))
        (IOPATH i o (2821:2821:2821) (2716:2716:2716))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\vga_b\[4\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (4672:4672:4672) (4814:4814:4814))
        (IOPATH i o (2821:2821:2821) (2716:2716:2716))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\vga_b\[5\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (3357:3357:3357) (3442:3442:3442))
        (IOPATH i o (2801:2801:2801) (2696:2696:2696))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\vga_b\[6\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (5128:5128:5128) (5038:5038:5038))
        (IOPATH i o (2781:2781:2781) (2676:2676:2676))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\vga_b\[7\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (2195:2195:2195) (2267:2267:2267))
        (IOPATH i o (2801:2801:2801) (2696:2696:2696))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\vga_blank_N\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (1163:1163:1163) (1121:1121:1121))
        (IOPATH i o (2771:2771:2771) (2666:2666:2666))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\vga_CLK\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (1901:1901:1901) (1890:1890:1890))
        (IOPATH i o (2811:2811:2811) (2706:2706:2706))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\ov7670_xclk\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (596:596:596) (603:603:603))
        (IOPATH i o (2801:2801:2801) (2696:2696:2696))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\ov7670_sioc\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (3806:3806:3806) (3841:3841:3841))
        (IOPATH i o (2851:2851:2851) (2746:2746:2746))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\ov7670_siod\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (4099:4099:4099) (3934:3934:3934))
        (PORT oe (3311:3311:3311) (3329:3329:3329))
        (IOPATH i o (2706:2706:2706) (2811:2811:2811))
        (IOPATH oe o (2883:2883:2883) (2730:2730:2730))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE \\clk_50\~input\\)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (694:694:694) (875:875:875))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_pll")
    (INSTANCE \\Inst_vga_pll\|altpll_component\|auto_generated\|pll1\\)
    (DELAY
      (ABSOLUTE
        (PORT inclk[0] (2221:2221:2221) (2221:2221:2221))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_clkctrl")
    (INSTANCE \\Inst_vga_pll\|altpll_component\|auto_generated\|wire_pll1_clk\[0\]\~clkctrl\\)
    (DELAY
      (ABSOLUTE
        (PORT inclk[0] (2254:2254:2254) (2222:2222:2222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_ov7670_controller\|Inst_i2c_sender\|divider\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (508:508:508) (575:575:575))
        (PORT datac (277:277:277) (370:370:370))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (285:285:285) (280:280:280))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_ov7670_controller\|Inst_i2c_sender\|taken\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2134:2134:2134) (2144:2144:2144))
        (PORT d (87:87:87) (104:104:104))
        (PORT sclr (1061:1061:1061) (1158:1158:1158))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_ov7670_controller\|Inst_ov7670_registers\|address\[0\]\~8\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (310:310:310) (400:400:400))
        (PORT datab (1157:1157:1157) (1187:1187:1187))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE \\btn_resend\~input\\)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (650:650:650) (756:756:756))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_ov7670_controller\|Inst_ov7670_registers\|address\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2134:2134:2134) (2146:2146:2146))
        (PORT d (87:87:87) (104:104:104))
        (PORT sclr (5129:5129:5129) (4943:4943:4943))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_ov7670_controller\|Inst_ov7670_registers\|address\[1\]\~10\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (310:310:310) (400:400:400))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_ov7670_controller\|Inst_ov7670_registers\|address\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2134:2134:2134) (2146:2146:2146))
        (PORT d (87:87:87) (104:104:104))
        (PORT sclr (5129:5129:5129) (4943:4943:4943))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_ov7670_controller\|Inst_ov7670_registers\|address\[2\]\~12\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (309:309:309) (393:393:393))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_ov7670_controller\|Inst_ov7670_registers\|address\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2134:2134:2134) (2146:2146:2146))
        (PORT d (87:87:87) (104:104:104))
        (PORT sclr (5129:5129:5129) (4943:4943:4943))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_ov7670_controller\|Inst_ov7670_registers\|address\[3\]\~14\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (309:309:309) (393:393:393))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_ov7670_controller\|Inst_ov7670_registers\|address\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2134:2134:2134) (2146:2146:2146))
        (PORT d (87:87:87) (104:104:104))
        (PORT sclr (5129:5129:5129) (4943:4943:4943))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_ov7670_controller\|Inst_ov7670_registers\|address\[4\]\~16\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (309:309:309) (393:393:393))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_ov7670_controller\|Inst_ov7670_registers\|address\[4\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2134:2134:2134) (2146:2146:2146))
        (PORT d (87:87:87) (104:104:104))
        (PORT sclr (5129:5129:5129) (4943:4943:4943))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_ov7670_controller\|Inst_ov7670_registers\|address\[5\]\~18\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (309:309:309) (393:393:393))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_ov7670_controller\|Inst_ov7670_registers\|address\[5\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2134:2134:2134) (2146:2146:2146))
        (PORT d (87:87:87) (104:104:104))
        (PORT sclr (5129:5129:5129) (4943:4943:4943))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_ov7670_controller\|Inst_ov7670_registers\|address\[6\]\~20\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (311:311:311) (401:401:401))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_ov7670_controller\|Inst_ov7670_registers\|address\[6\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2134:2134:2134) (2146:2146:2146))
        (PORT d (87:87:87) (104:104:104))
        (PORT sclr (5129:5129:5129) (4943:4943:4943))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_ov7670_controller\|Inst_ov7670_registers\|address\[7\]\~22\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (310:310:310) (395:395:395))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH cin combout (536:536:536) (512:512:512))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_ov7670_controller\|Inst_ov7670_registers\|address\[7\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2134:2134:2134) (2146:2146:2146))
        (PORT d (87:87:87) (104:104:104))
        (PORT sclr (5129:5129:5129) (4943:4943:4943))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_ov7670_controller\|Inst_ov7670_registers\|Mux0_rtl_0\|auto_generated\|ram_block1a0\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (847:847:847) (889:889:889))
        (PORT d[1] (1080:1080:1080) (1103:1103:1103))
        (PORT d[2] (849:849:849) (891:891:891))
        (PORT d[3] (1200:1200:1200) (1193:1193:1193))
        (PORT d[4] (863:863:863) (904:904:904))
        (PORT d[5] (1131:1131:1131) (1164:1164:1164))
        (PORT d[6] (1236:1236:1236) (1223:1223:1223))
        (PORT d[7] (813:813:813) (855:855:855))
        (PORT clk (2508:2508:2508) (2531:2531:2531))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_ov7670_controller\|Inst_ov7670_registers\|Mux0_rtl_0\|auto_generated\|ram_block1a0\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2508:2508:2508) (2531:2531:2531))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_ov7670_controller\|Inst_ov7670_registers\|Mux0_rtl_0\|auto_generated\|ram_block1a0\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2509:2509:2509) (2532:2532:2532))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_ov7670_controller\|Inst_ov7670_registers\|Mux0_rtl_0\|auto_generated\|ram_block1a0\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1535:1535:1535) (1532:1532:1532))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_ov7670_controller\|Inst_ov7670_registers\|Mux0_rtl_0\|auto_generated\|ram_block1a0\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1536:1536:1536) (1533:1533:1533))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_ov7670_controller\|Inst_ov7670_registers\|Mux0_rtl_0\|auto_generated\|ram_block1a0\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1536:1536:1536) (1533:1533:1533))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_ov7670_controller\|Inst_ov7670_registers\|Mux0_rtl_0\|auto_generated\|ram_block1a0\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1536:1536:1536) (1533:1533:1533))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_ov7670_controller\|Inst_ov7670_registers\|Equal0\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (716:716:716) (701:701:701))
        (PORT datab (658:658:658) (648:648:648))
        (PORT datac (632:632:632) (618:618:618))
        (PORT datad (632:632:632) (608:608:608))
        (IOPATH dataa combout (349:349:349) (353:353:353))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_ov7670_controller\|Inst_ov7670_registers\|Equal0\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (741:741:741) (750:750:750))
        (PORT datab (730:730:730) (742:742:742))
        (PORT datac (695:695:695) (693:693:693))
        (PORT datad (722:722:722) (723:723:723))
        (IOPATH dataa combout (349:349:349) (353:353:353))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_ov7670_controller\|Inst_ov7670_registers\|Equal0\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (700:700:700) (687:687:687))
        (PORT datab (688:688:688) (671:671:671))
        (PORT datac (637:637:637) (620:620:620))
        (PORT datad (649:649:649) (628:628:628))
        (IOPATH dataa combout (349:349:349) (353:353:353))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_ov7670_controller\|Inst_ov7670_registers\|Equal0\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (772:772:772) (772:772:772))
        (PORT datab (802:802:802) (800:800:800))
        (PORT datac (719:719:719) (711:711:711))
        (PORT datad (719:719:719) (720:720:720))
        (IOPATH dataa combout (349:349:349) (353:353:353))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_ov7670_controller\|Inst_ov7670_registers\|Equal0\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (406:406:406) (416:416:416))
        (PORT datab (234:234:234) (269:269:269))
        (PORT datac (374:374:374) (377:377:377))
        (PORT datad (203:203:203) (226:226:226))
        (IOPATH dataa combout (349:349:349) (353:353:353))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_ov7670_controller\|Inst_i2c_sender\|Equal3\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (306:306:306) (407:407:407))
        (PORT datab (305:305:305) (397:397:397))
        (PORT datac (270:270:270) (361:361:361))
        (PORT datad (272:272:272) (351:351:351))
        (IOPATH dataa combout (406:406:406) (429:429:429))
        (IOPATH datab combout (406:406:406) (432:432:432))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_ov7670_controller\|Inst_i2c_sender\|divider\[6\]\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (247:247:247) (293:293:293))
        (PORT datab (509:509:509) (576:576:576))
        (PORT datac (698:698:698) (703:703:703))
        (PORT datad (212:212:212) (239:239:239))
        (IOPATH dataa combout (357:357:357) (352:352:352))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_ov7670_controller\|Inst_i2c_sender\|Add0\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (311:311:311) (405:405:405))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_ov7670_controller\|Inst_i2c_sender\|divider\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (238:238:238) (280:280:280))
        (PORT datab (245:245:245) (283:283:283))
        (PORT datac (699:699:699) (704:704:704))
        (PORT datad (206:206:206) (230:230:230))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_ov7670_controller\|Inst_i2c_sender\|divider\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2134:2134:2134) (2144:2144:2144))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_ov7670_controller\|Inst_i2c_sender\|Add0\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (302:302:302) (394:394:394))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_ov7670_controller\|Inst_i2c_sender\|divider\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2134:2134:2134) (2144:2144:2144))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (992:992:992) (932:932:932))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_ov7670_controller\|Inst_i2c_sender\|Add0\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (301:301:301) (390:390:390))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_ov7670_controller\|Inst_i2c_sender\|divider\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2134:2134:2134) (2144:2144:2144))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (992:992:992) (932:932:932))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_ov7670_controller\|Inst_i2c_sender\|Add0\~6\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (303:303:303) (401:401:401))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_ov7670_controller\|Inst_i2c_sender\|divider\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2134:2134:2134) (2144:2144:2144))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (992:992:992) (932:932:932))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_ov7670_controller\|Inst_i2c_sender\|Add0\~8\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (301:301:301) (393:393:393))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_ov7670_controller\|Inst_i2c_sender\|divider\[4\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2134:2134:2134) (2144:2144:2144))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (992:992:992) (932:932:932))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_ov7670_controller\|Inst_i2c_sender\|Add0\~10\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (302:302:302) (401:401:401))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_ov7670_controller\|Inst_i2c_sender\|divider\[5\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2134:2134:2134) (2144:2144:2144))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (992:992:992) (932:932:932))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_ov7670_controller\|Inst_i2c_sender\|Add0\~12\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (322:322:322) (411:411:411))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_ov7670_controller\|Inst_i2c_sender\|divider\[6\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2134:2134:2134) (2144:2144:2144))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (992:992:992) (932:932:932))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_ov7670_controller\|Inst_i2c_sender\|Add0\~14\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (325:325:325) (424:424:424))
        (IOPATH dataa combout (417:417:417) (428:428:428))
        (IOPATH cin combout (536:536:536) (512:512:512))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_ov7670_controller\|Inst_i2c_sender\|divider\[7\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2134:2134:2134) (2144:2144:2144))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (992:992:992) (932:932:932))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_ov7670_controller\|Inst_i2c_sender\|Equal3\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (328:328:328) (427:427:427))
        (PORT datab (302:302:302) (395:395:395))
        (PORT datac (276:276:276) (369:369:369))
        (PORT datad (294:294:294) (374:374:374))
        (IOPATH dataa combout (391:391:391) (396:396:396))
        (IOPATH datab combout (392:392:392) (409:409:409))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_ov7670_controller\|Inst_i2c_sender\|busy_sr\[0\]\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (246:246:246) (293:293:293))
        (PORT datac (698:698:698) (703:703:703))
        (PORT datad (212:212:212) (238:238:238))
        (IOPATH dataa combout (357:357:357) (354:354:354))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_ov7670_controller\|Inst_i2c_sender\|Equal4\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (307:307:307) (408:408:408))
        (PORT datab (306:306:306) (399:399:399))
        (PORT datac (295:295:295) (388:388:388))
        (PORT datad (297:297:297) (377:377:377))
        (IOPATH dataa combout (375:375:375) (382:382:382))
        (IOPATH datab combout (386:386:386) (386:386:386))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_ov7670_controller\|Inst_i2c_sender\|Equal4\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (305:305:305) (404:404:404))
        (PORT datab (303:303:303) (395:395:395))
        (PORT datac (276:276:276) (369:369:369))
        (PORT datad (271:271:271) (351:351:351))
        (IOPATH dataa combout (377:377:377) (371:371:371))
        (IOPATH datab combout (389:389:389) (378:378:378))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_ov7670_controller\|Inst_i2c_sender\|Equal4\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (421:421:421) (436:436:436))
        (PORT datad (388:388:388) (400:400:400))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_ov7670_controller\|Inst_i2c_sender\|busy_sr\[0\]\~7\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (471:471:471) (483:483:483))
        (PORT datab (246:246:246) (285:285:285))
        (PORT datad (366:366:366) (474:474:474))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_ov7670_controller\|Inst_i2c_sender\|busy_sr\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2134:2134:2134) (2144:2144:2144))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_ov7670_controller\|Inst_i2c_sender\|busy_sr\~5\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (270:270:270) (359:359:359))
        (PORT datad (364:364:364) (473:473:473))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_ov7670_controller\|Inst_i2c_sender\|busy_sr\[14\]\~35\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (420:420:420) (447:447:447))
        (PORT datab (397:397:397) (517:517:517))
        (PORT datac (421:421:421) (435:435:435))
        (PORT datad (420:420:420) (434:434:434))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_ov7670_controller\|Inst_i2c_sender\|busy_sr\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2134:2134:2134) (2144:2144:2144))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (946:946:946) (936:936:936))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_ov7670_controller\|Inst_i2c_sender\|busy_sr\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (305:305:305) (398:398:398))
        (PORT datad (366:366:366) (475:475:475))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_ov7670_controller\|Inst_i2c_sender\|busy_sr\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2134:2134:2134) (2144:2144:2144))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (946:946:946) (936:936:936))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_ov7670_controller\|Inst_i2c_sender\|busy_sr\~33\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (848:848:848) (911:911:911))
        (PORT datad (480:480:480) (527:527:527))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_ov7670_controller\|Inst_i2c_sender\|busy_sr\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2133:2133:2133) (2143:2143:2143))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1380:1380:1380) (1346:1346:1346))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_ov7670_controller\|Inst_i2c_sender\|busy_sr\~30\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (468:468:468) (523:523:523))
        (PORT datad (859:859:859) (933:933:933))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_ov7670_controller\|Inst_i2c_sender\|busy_sr\[4\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2132:2132:2132) (2142:2142:2142))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1435:1435:1435) (1398:1398:1398))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_ov7670_controller\|Inst_i2c_sender\|busy_sr\~27\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (254:254:254) (333:333:333))
        (PORT datad (860:860:860) (934:934:934))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_ov7670_controller\|Inst_i2c_sender\|busy_sr\[5\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2132:2132:2132) (2142:2142:2142))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1435:1435:1435) (1398:1398:1398))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_ov7670_controller\|Inst_i2c_sender\|busy_sr\~24\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (256:256:256) (336:336:336))
        (PORT datad (865:865:865) (940:940:940))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_ov7670_controller\|Inst_i2c_sender\|busy_sr\[6\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2132:2132:2132) (2142:2142:2142))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1435:1435:1435) (1398:1398:1398))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_ov7670_controller\|Inst_i2c_sender\|busy_sr\~21\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (290:290:290) (380:380:380))
        (PORT datad (866:866:866) (941:941:941))
        (IOPATH dataa combout (358:358:358) (354:354:354))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_ov7670_controller\|Inst_i2c_sender\|busy_sr\[7\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2132:2132:2132) (2142:2142:2142))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1435:1435:1435) (1398:1398:1398))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_ov7670_controller\|Inst_i2c_sender\|busy_sr\~18\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (255:255:255) (336:336:336))
        (PORT datad (862:862:862) (937:937:937))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_ov7670_controller\|Inst_i2c_sender\|busy_sr\[8\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2132:2132:2132) (2142:2142:2142))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1435:1435:1435) (1398:1398:1398))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_ov7670_controller\|Inst_i2c_sender\|busy_sr\~15\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (290:290:290) (374:374:374))
        (PORT datad (868:868:868) (943:943:943))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_ov7670_controller\|Inst_i2c_sender\|busy_sr\[9\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2132:2132:2132) (2142:2142:2142))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1435:1435:1435) (1398:1398:1398))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_ov7670_controller\|Inst_i2c_sender\|busy_sr\~12\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (288:288:288) (372:372:372))
        (PORT datad (864:864:864) (939:939:939))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_ov7670_controller\|Inst_i2c_sender\|busy_sr\[10\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2132:2132:2132) (2142:2142:2142))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1435:1435:1435) (1398:1398:1398))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_ov7670_controller\|Inst_i2c_sender\|busy_sr\~10\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (471:471:471) (535:535:535))
        (PORT datad (800:800:800) (851:851:851))
        (IOPATH dataa combout (358:358:358) (354:354:354))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_ov7670_controller\|Inst_i2c_sender\|busy_sr\[11\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2133:2133:2133) (2143:2143:2143))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1380:1380:1380) (1346:1346:1346))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_ov7670_controller\|Inst_i2c_sender\|busy_sr\~34\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (295:295:295) (383:383:383))
        (PORT datad (800:800:800) (852:852:852))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_ov7670_controller\|Inst_i2c_sender\|busy_sr\[12\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2133:2133:2133) (2143:2143:2143))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1380:1380:1380) (1346:1346:1346))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_ov7670_controller\|Inst_i2c_sender\|busy_sr\~31\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (256:256:256) (336:336:336))
        (PORT datad (806:806:806) (859:859:859))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_ov7670_controller\|Inst_i2c_sender\|busy_sr\[13\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2133:2133:2133) (2143:2143:2143))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1380:1380:1380) (1346:1346:1346))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_ov7670_controller\|Inst_i2c_sender\|busy_sr\~28\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (290:290:290) (380:380:380))
        (PORT datad (803:803:803) (855:855:855))
        (IOPATH dataa combout (358:358:358) (354:354:354))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_ov7670_controller\|Inst_i2c_sender\|busy_sr\[14\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2133:2133:2133) (2143:2143:2143))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1380:1380:1380) (1346:1346:1346))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_ov7670_controller\|Inst_i2c_sender\|busy_sr\~25\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (290:290:290) (374:374:374))
        (PORT datad (809:809:809) (861:861:861))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_ov7670_controller\|Inst_i2c_sender\|busy_sr\[15\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2133:2133:2133) (2143:2143:2143))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1380:1380:1380) (1346:1346:1346))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_ov7670_controller\|Inst_i2c_sender\|busy_sr\~22\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (290:290:290) (374:374:374))
        (PORT datad (801:801:801) (853:853:853))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_ov7670_controller\|Inst_i2c_sender\|busy_sr\[16\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2133:2133:2133) (2143:2143:2143))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1380:1380:1380) (1346:1346:1346))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_ov7670_controller\|Inst_i2c_sender\|busy_sr\~19\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (289:289:289) (372:372:372))
        (PORT datad (805:805:805) (857:857:857))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_ov7670_controller\|Inst_i2c_sender\|busy_sr\[17\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2133:2133:2133) (2143:2143:2143))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1380:1380:1380) (1346:1346:1346))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_ov7670_controller\|Inst_i2c_sender\|busy_sr\~16\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (461:461:461) (520:520:520))
        (PORT datad (365:365:365) (474:474:474))
        (IOPATH dataa combout (358:358:358) (354:354:354))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_ov7670_controller\|Inst_i2c_sender\|busy_sr\[18\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2134:2134:2134) (2144:2144:2144))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (946:946:946) (936:936:936))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_ov7670_controller\|Inst_i2c_sender\|busy_sr\~13\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (291:291:291) (382:382:382))
        (PORT datad (363:363:363) (471:471:471))
        (IOPATH dataa combout (358:358:358) (354:354:354))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_ov7670_controller\|Inst_i2c_sender\|busy_sr\[19\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2134:2134:2134) (2144:2144:2144))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (946:946:946) (936:936:936))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_ov7670_controller\|Inst_i2c_sender\|busy_sr\~11\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (838:838:838) (900:900:900))
        (PORT datad (435:435:435) (490:490:490))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_ov7670_controller\|Inst_i2c_sender\|busy_sr\[20\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2133:2133:2133) (2143:2143:2143))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1380:1380:1380) (1346:1346:1346))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_ov7670_controller\|Inst_i2c_sender\|busy_sr\~32\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (262:262:262) (346:346:346))
        (PORT datad (803:803:803) (855:855:855))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_ov7670_controller\|Inst_i2c_sender\|busy_sr\[21\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2133:2133:2133) (2143:2143:2143))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1380:1380:1380) (1346:1346:1346))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_ov7670_controller\|Inst_i2c_sender\|busy_sr\~29\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (289:289:289) (373:373:373))
        (PORT datad (807:807:807) (859:859:859))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_ov7670_controller\|Inst_i2c_sender\|busy_sr\[22\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2133:2133:2133) (2143:2143:2143))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1380:1380:1380) (1346:1346:1346))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_ov7670_controller\|Inst_i2c_sender\|busy_sr\~26\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (255:255:255) (335:335:335))
        (PORT datad (805:805:805) (858:858:858))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_ov7670_controller\|Inst_i2c_sender\|busy_sr\[23\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2133:2133:2133) (2143:2143:2143))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1380:1380:1380) (1346:1346:1346))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_ov7670_controller\|Inst_i2c_sender\|busy_sr\~23\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (463:463:463) (517:517:517))
        (PORT datad (866:866:866) (942:942:942))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_ov7670_controller\|Inst_i2c_sender\|busy_sr\[24\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2132:2132:2132) (2142:2142:2142))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1435:1435:1435) (1398:1398:1398))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_ov7670_controller\|Inst_i2c_sender\|busy_sr\~20\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (292:292:292) (382:382:382))
        (PORT datad (861:861:861) (935:935:935))
        (IOPATH dataa combout (358:358:358) (354:354:354))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_ov7670_controller\|Inst_i2c_sender\|busy_sr\[25\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2132:2132:2132) (2142:2142:2142))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1435:1435:1435) (1398:1398:1398))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_ov7670_controller\|Inst_i2c_sender\|busy_sr\~17\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (496:496:496) (540:540:540))
        (PORT datad (808:808:808) (861:861:861))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_ov7670_controller\|Inst_i2c_sender\|busy_sr\[26\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2133:2133:2133) (2143:2143:2143))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1380:1380:1380) (1346:1346:1346))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_ov7670_controller\|Inst_i2c_sender\|busy_sr\~14\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (416:416:416) (472:472:472))
        (PORT datad (366:366:366) (475:475:475))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_ov7670_controller\|Inst_i2c_sender\|busy_sr\[27\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2134:2134:2134) (2144:2144:2144))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (946:946:946) (936:936:936))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_ov7670_controller\|Inst_i2c_sender\|busy_sr\~9\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (287:287:287) (371:371:371))
        (PORT datad (366:366:366) (475:475:475))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_ov7670_controller\|Inst_i2c_sender\|busy_sr\[28\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2134:2134:2134) (2144:2144:2144))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (946:946:946) (936:936:936))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_ov7670_controller\|Inst_i2c_sender\|busy_sr\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (315:315:315) (407:407:407))
        (PORT datab (398:398:398) (518:518:518))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (406:406:406) (432:432:432))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_ov7670_controller\|Inst_i2c_sender\|busy_sr\[29\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2134:2134:2134) (2144:2144:2144))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (946:946:946) (936:936:936))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_ov7670_controller\|Inst_i2c_sender\|busy_sr\~6\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (398:398:398) (519:519:519))
        (PORT datac (290:290:290) (382:382:382))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (287:287:287) (281:281:281))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_ov7670_controller\|Inst_i2c_sender\|busy_sr\[30\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2134:2134:2134) (2144:2144:2144))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (946:946:946) (936:936:936))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_ov7670_controller\|Inst_i2c_sender\|busy_sr\[31\]\~8\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (305:305:305) (405:405:405))
        (PORT datab (244:244:244) (283:283:283))
        (PORT datad (420:420:420) (434:434:434))
        (IOPATH dataa combout (400:400:400) (368:368:368))
        (IOPATH datab combout (402:402:402) (368:368:368))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_ov7670_controller\|Inst_i2c_sender\|busy_sr\[31\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2134:2134:2134) (2144:2144:2144))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_ov7670_controller\|Inst_i2c_sender\|data_sr\[1\]\~60\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (1132:1132:1132) (1191:1191:1191))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_ov7670_controller\|Inst_i2c_sender\|data_sr\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2129:2129:2129) (2141:2141:2141))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1482:1482:1482) (1455:1455:1455))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_ov7670_controller\|Inst_i2c_sender\|data_sr\~29\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1161:1161:1161) (1239:1239:1239))
        (PORT datad (257:257:257) (329:329:329))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_ov7670_controller\|Inst_i2c_sender\|data_sr\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2129:2129:2129) (2141:2141:2141))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1482:1482:1482) (1455:1455:1455))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_ov7670_controller\|Inst_i2c_sender\|data_sr\~28\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (292:292:292) (382:382:382))
        (PORT datab (729:729:729) (742:742:742))
        (PORT datad (1136:1136:1136) (1196:1196:1196))
        (IOPATH dataa combout (358:358:358) (354:354:354))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_ov7670_controller\|Inst_i2c_sender\|data_sr\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2129:2129:2129) (2141:2141:2141))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1482:1482:1482) (1455:1455:1455))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_ov7670_controller\|Inst_i2c_sender\|data_sr\~27\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1170:1170:1170) (1251:1251:1251))
        (PORT datac (702:702:702) (701:701:701))
        (PORT datad (255:255:255) (326:326:326))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_ov7670_controller\|Inst_i2c_sender\|data_sr\[4\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2129:2129:2129) (2141:2141:2141))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1482:1482:1482) (1455:1455:1455))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_ov7670_controller\|Inst_i2c_sender\|data_sr\~26\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (289:289:289) (379:379:379))
        (PORT datab (766:766:766) (764:764:764))
        (PORT datad (1134:1134:1134) (1194:1194:1194))
        (IOPATH dataa combout (358:358:358) (354:354:354))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_ov7670_controller\|Inst_i2c_sender\|data_sr\[5\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2129:2129:2129) (2141:2141:2141))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1482:1482:1482) (1455:1455:1455))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_ov7670_controller\|Inst_i2c_sender\|data_sr\~25\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (741:741:741) (750:750:750))
        (PORT datab (288:288:288) (372:372:372))
        (PORT datad (1133:1133:1133) (1193:1193:1193))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_ov7670_controller\|Inst_i2c_sender\|data_sr\[6\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2129:2129:2129) (2141:2141:2141))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1482:1482:1482) (1455:1455:1455))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_ov7670_controller\|Inst_i2c_sender\|data_sr\~24\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (291:291:291) (381:381:381))
        (PORT datab (804:804:804) (803:803:803))
        (PORT datad (1125:1125:1125) (1183:1183:1183))
        (IOPATH dataa combout (358:358:358) (354:354:354))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_ov7670_controller\|Inst_i2c_sender\|data_sr\[7\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2129:2129:2129) (2141:2141:2141))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1482:1482:1482) (1455:1455:1455))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_ov7670_controller\|Inst_i2c_sender\|data_sr\~23\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1172:1172:1172) (1253:1253:1253))
        (PORT datab (290:290:290) (375:375:375))
        (PORT datad (724:724:724) (726:726:726))
        (IOPATH dataa combout (406:406:406) (429:429:429))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_ov7670_controller\|Inst_i2c_sender\|data_sr\[8\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2129:2129:2129) (2141:2141:2141))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1482:1482:1482) (1455:1455:1455))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_ov7670_controller\|Inst_i2c_sender\|data_sr\~22\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (291:291:291) (381:381:381))
        (PORT datab (767:767:767) (765:765:765))
        (PORT datad (1127:1127:1127) (1185:1185:1185))
        (IOPATH dataa combout (358:358:358) (354:354:354))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_ov7670_controller\|Inst_i2c_sender\|data_sr\[9\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2129:2129:2129) (2141:2141:2141))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1482:1482:1482) (1455:1455:1455))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_ov7670_controller\|Inst_i2c_sender\|data_sr\~21\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1163:1163:1163) (1241:1241:1241))
        (PORT datac (723:723:723) (716:716:716))
        (PORT datad (256:256:256) (328:328:328))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_ov7670_controller\|Inst_i2c_sender\|data_sr\[10\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2129:2129:2129) (2141:2141:2141))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1482:1482:1482) (1455:1455:1455))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_ov7670_controller\|Inst_i2c_sender\|data_sr\~20\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (462:462:462) (515:515:515))
        (PORT datad (874:874:874) (959:959:959))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_ov7670_controller\|Inst_i2c_sender\|data_sr\[11\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2128:2128:2128) (2140:2140:2140))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1493:1493:1493) (1478:1478:1478))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_ov7670_controller\|Inst_i2c_sender\|data_sr\~19\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (292:292:292) (382:382:382))
        (PORT datac (634:634:634) (620:620:620))
        (PORT datad (881:881:881) (968:968:968))
        (IOPATH dataa combout (358:358:358) (354:354:354))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_ov7670_controller\|Inst_i2c_sender\|data_sr\[12\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2128:2128:2128) (2140:2140:2140))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1493:1493:1493) (1478:1478:1478))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_ov7670_controller\|Inst_i2c_sender\|data_sr\~18\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (916:916:916) (1021:1021:1021))
        (PORT datac (254:254:254) (334:334:334))
        (PORT datad (666:666:666) (652:652:652))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_ov7670_controller\|Inst_i2c_sender\|data_sr\[13\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2128:2128:2128) (2140:2140:2140))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1493:1493:1493) (1478:1478:1478))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_ov7670_controller\|Inst_i2c_sender\|data_sr\~17\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (911:911:911) (1014:1014:1014))
        (PORT datab (289:289:289) (373:373:373))
        (PORT datad (635:635:635) (611:611:611))
        (IOPATH dataa combout (406:406:406) (429:429:429))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_ov7670_controller\|Inst_i2c_sender\|data_sr\[14\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2128:2128:2128) (2140:2140:2140))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1493:1493:1493) (1478:1478:1478))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_ov7670_controller\|Inst_i2c_sender\|data_sr\~16\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (910:910:910) (1014:1014:1014))
        (PORT datac (625:625:625) (614:614:614))
        (PORT datad (255:255:255) (327:327:327))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_ov7670_controller\|Inst_i2c_sender\|data_sr\[15\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2128:2128:2128) (2140:2140:2140))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1493:1493:1493) (1478:1478:1478))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_ov7670_controller\|Inst_i2c_sender\|data_sr\~15\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (918:918:918) (1024:1024:1024))
        (PORT datac (257:257:257) (338:338:338))
        (PORT datad (643:643:643) (629:629:629))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_ov7670_controller\|Inst_i2c_sender\|data_sr\[16\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2128:2128:2128) (2140:2140:2140))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1493:1493:1493) (1478:1478:1478))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_ov7670_controller\|Inst_i2c_sender\|data_sr\~14\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (919:919:919) (1025:1025:1025))
        (PORT datac (254:254:254) (334:334:334))
        (PORT datad (652:652:652) (640:640:640))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_ov7670_controller\|Inst_i2c_sender\|data_sr\[17\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2128:2128:2128) (2140:2140:2140))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1493:1493:1493) (1478:1478:1478))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_ov7670_controller\|Inst_i2c_sender\|data_sr\~13\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (287:287:287) (371:371:371))
        (PORT datac (639:639:639) (623:623:623))
        (PORT datad (878:878:878) (965:965:965))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_ov7670_controller\|Inst_i2c_sender\|data_sr\[18\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2128:2128:2128) (2140:2140:2140))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1493:1493:1493) (1478:1478:1478))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_ov7670_controller\|Inst_i2c_sender\|data_sr\~12\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (911:911:911) (1015:1015:1015))
        (PORT datac (256:256:256) (336:336:336))
        (PORT datad (651:651:651) (630:630:630))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_ov7670_controller\|Inst_i2c_sender\|data_sr\[19\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2128:2128:2128) (2140:2140:2140))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1493:1493:1493) (1478:1478:1478))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_ov7670_controller\|Inst_i2c_sender\|data_sr\~11\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (289:289:289) (373:373:373))
        (PORT datad (877:877:877) (963:963:963))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_ov7670_controller\|Inst_i2c_sender\|data_sr\[20\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2128:2128:2128) (2140:2140:2140))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1493:1493:1493) (1478:1478:1478))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_ov7670_controller\|Inst_i2c_sender\|data_sr\~10\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (908:908:908) (1012:1012:1012))
        (PORT datad (258:258:258) (330:330:330))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_ov7670_controller\|Inst_i2c_sender\|data_sr\[21\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2128:2128:2128) (2140:2140:2140))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1493:1493:1493) (1478:1478:1478))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_ov7670_controller\|Inst_i2c_sender\|data_sr\~9\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (909:909:909) (1013:1013:1013))
        (PORT datad (254:254:254) (326:326:326))
        (IOPATH dataa combout (358:358:358) (354:354:354))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_ov7670_controller\|Inst_i2c_sender\|data_sr\[22\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2128:2128:2128) (2140:2140:2140))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1493:1493:1493) (1478:1478:1478))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_ov7670_controller\|Inst_i2c_sender\|data_sr\~8\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (918:918:918) (1023:1023:1023))
        (PORT datad (258:258:258) (330:330:330))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_ov7670_controller\|Inst_i2c_sender\|data_sr\[23\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2128:2128:2128) (2140:2140:2140))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1493:1493:1493) (1478:1478:1478))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_ov7670_controller\|Inst_i2c_sender\|data_sr\~7\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (715:715:715) (772:772:772))
        (PORT datad (807:807:807) (860:860:860))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_ov7670_controller\|Inst_i2c_sender\|data_sr\[24\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2133:2133:2133) (2143:2143:2143))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1380:1380:1380) (1346:1346:1346))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_ov7670_controller\|Inst_i2c_sender\|data_sr\~6\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (465:465:465) (535:535:535))
        (PORT datad (860:860:860) (933:933:933))
        (IOPATH dataa combout (358:358:358) (354:354:354))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_ov7670_controller\|Inst_i2c_sender\|data_sr\[25\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2132:2132:2132) (2142:2142:2142))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1435:1435:1435) (1398:1398:1398))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_ov7670_controller\|Inst_i2c_sender\|data_sr\~5\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (288:288:288) (372:372:372))
        (PORT datad (863:863:863) (937:937:937))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_ov7670_controller\|Inst_i2c_sender\|data_sr\[26\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2132:2132:2132) (2142:2142:2142))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1435:1435:1435) (1398:1398:1398))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_ov7670_controller\|Inst_i2c_sender\|data_sr\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (288:288:288) (372:372:372))
        (PORT datad (862:862:862) (936:936:936))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_ov7670_controller\|Inst_i2c_sender\|data_sr\[27\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2132:2132:2132) (2142:2142:2142))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1435:1435:1435) (1398:1398:1398))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_ov7670_controller\|Inst_i2c_sender\|data_sr\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (288:288:288) (372:372:372))
        (PORT datad (861:861:861) (935:935:935))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_ov7670_controller\|Inst_i2c_sender\|data_sr\[28\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2132:2132:2132) (2142:2142:2142))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1435:1435:1435) (1398:1398:1398))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_ov7670_controller\|Inst_i2c_sender\|data_sr\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (255:255:255) (335:335:335))
        (PORT datad (865:865:865) (940:940:940))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_ov7670_controller\|Inst_i2c_sender\|data_sr\[29\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2132:2132:2132) (2142:2142:2142))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1435:1435:1435) (1398:1398:1398))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_ov7670_controller\|Inst_i2c_sender\|data_sr\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (290:290:290) (380:380:380))
        (PORT datad (868:868:868) (944:944:944))
        (IOPATH dataa combout (358:358:358) (354:354:354))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_ov7670_controller\|Inst_i2c_sender\|data_sr\[30\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2132:2132:2132) (2142:2142:2142))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1435:1435:1435) (1398:1398:1398))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_ov7670_controller\|Inst_i2c_sender\|data_sr\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (287:287:287) (370:370:370))
        (PORT datad (867:867:867) (942:942:942))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_ov7670_controller\|Inst_i2c_sender\|data_sr\[31\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2132:2132:2132) (2142:2142:2142))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1435:1435:1435) (1398:1398:1398))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_ov7670_controller\|Inst_i2c_sender\|process_0\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (466:466:466) (529:529:529))
        (PORT datab (292:292:292) (378:378:378))
        (PORT datac (258:258:258) (341:341:341))
        (PORT datad (434:434:434) (488:488:488))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_ov7670_controller\|Inst_i2c_sender\|process_0\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (234:234:234) (269:269:269))
        (PORT datac (482:482:482) (535:535:535))
        (PORT datad (451:451:451) (499:499:499))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_clkctrl")
    (INSTANCE \\Inst_vga_pll\|altpll_component\|auto_generated\|wire_pll1_clk\[1\]\~clkctrl\\)
    (DELAY
      (ABSOLUTE
        (PORT inclk[0] (2254:2254:2254) (2222:2222:2222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_VGA\|Add1\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (295:295:295) (389:389:389))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_VGA\|Hcnt\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2148:2148:2148) (2162:2162:2162))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_VGA\|Add1\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (294:294:294) (386:386:386))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_VGA\|Hcnt\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2148:2148:2148) (2162:2162:2162))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_VGA\|Add1\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (293:293:293) (380:380:380))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_VGA\|Hcnt\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2148:2148:2148) (2162:2162:2162))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_VGA\|Add1\~6\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (293:293:293) (381:381:381))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_VGA\|Hcnt\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2148:2148:2148) (2162:2162:2162))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_VGA\|Add1\~8\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (316:316:316) (404:404:404))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_VGA\|Hcnt\[4\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2148:2148:2148) (2162:2162:2162))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_VGA\|Add1\~10\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (317:317:317) (405:405:405))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_VGA\|Add1\~12\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (303:303:303) (400:400:400))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_VGA\|Add1\~14\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (316:316:316) (402:402:402))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_VGA\|Hcnt\[7\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2148:2148:2148) (2162:2162:2162))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_VGA\|Add1\~16\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (321:321:321) (417:417:417))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_VGA\|Hcnt\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (405:405:405) (422:422:422))
        (PORT datad (721:721:721) (731:731:731))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_VGA\|Hcnt\[8\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2148:2148:2148) (2162:2162:2162))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_VGA\|Equal0\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (321:321:321) (418:418:418))
        (PORT datab (316:316:316) (405:405:405))
        (PORT datac (267:267:267) (358:358:358))
        (PORT datad (285:285:285) (361:361:361))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_VGA\|Add1\~18\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (281:281:281) (354:354:354))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_VGA\|Hcnt\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (239:239:239) (275:275:275))
        (PORT datad (722:722:722) (732:732:732))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_VGA\|Hcnt\[9\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2148:2148:2148) (2162:2162:2162))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_VGA\|Equal0\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (295:295:295) (390:390:390))
        (PORT datab (294:294:294) (382:382:382))
        (PORT datac (260:260:260) (345:345:345))
        (PORT datad (262:262:262) (339:339:339))
        (IOPATH dataa combout (349:349:349) (353:353:353))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_VGA\|Equal0\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (530:530:530) (581:581:581))
        (PORT datab (404:404:404) (420:420:420))
        (PORT datac (498:498:498) (557:557:557))
        (PORT datad (375:375:375) (377:377:377))
        (IOPATH dataa combout (375:375:375) (382:382:382))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_VGA\|Hcnt\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (238:238:238) (273:273:273))
        (PORT datad (722:722:722) (732:732:732))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_VGA\|Hcnt\[5\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2148:2148:2148) (2162:2162:2162))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_VGA\|Hcnt\[6\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2148:2148:2148) (2162:2162:2162))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_VGA\|process_1\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (488:488:488) (542:542:542))
        (PORT datac (499:499:499) (558:558:558))
        (PORT datad (474:474:474) (519:519:519))
        (IOPATH datab combout (386:386:386) (386:386:386))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_VGA\|process_1\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (307:307:307) (406:406:406))
        (PORT datab (317:317:317) (405:405:405))
        (PORT datac (448:448:448) (503:503:503))
        (PORT datad (404:404:404) (408:408:408))
        (IOPATH dataa combout (349:349:349) (360:360:360))
        (IOPATH datab combout (350:350:350) (364:364:364))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_VGA\|Hsync\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2148:2148:2148) (2162:2162:2162))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_VGA\|Equal1\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (488:488:488) (555:555:555))
        (PORT datab (303:303:303) (395:395:395))
        (PORT datac (283:283:283) (368:368:368))
        (PORT datad (270:270:270) (350:350:350))
        (IOPATH dataa combout (406:406:406) (429:429:429))
        (IOPATH datab combout (406:406:406) (432:432:432))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_VGA\|Add0\~14\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (302:302:302) (394:394:394))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_VGA\|Add0\~16\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (310:310:310) (400:400:400))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_VGA\|Vcnt\[8\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2150:2150:2150) (2164:2164:2164))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1184:1184:1184) (1167:1167:1167))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_VGA\|Add0\~18\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (281:281:281) (354:354:354))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_VGA\|Vcnt\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (505:505:505) (518:518:518))
        (PORT datad (208:208:208) (231:231:231))
        (IOPATH dataa combout (358:358:358) (354:354:354))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_VGA\|Vcnt\[9\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2150:2150:2150) (2164:2164:2164))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1184:1184:1184) (1167:1167:1167))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_VGA\|Add0\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (310:310:310) (394:394:394))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_VGA\|Vcnt\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (507:507:507) (521:521:521))
        (PORT datad (208:208:208) (232:232:232))
        (IOPATH dataa combout (377:377:377) (382:382:382))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_VGA\|Vcnt\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2150:2150:2150) (2164:2164:2164))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1184:1184:1184) (1167:1167:1167))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_VGA\|Add0\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (308:308:308) (391:391:391))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_VGA\|Vcnt\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2150:2150:2150) (2164:2164:2164))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1184:1184:1184) (1167:1167:1167))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_VGA\|Add0\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (311:311:311) (401:401:401))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_VGA\|Vcnt\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (507:507:507) (520:520:520))
        (PORT datad (207:207:207) (230:230:230))
        (IOPATH dataa combout (377:377:377) (382:382:382))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_VGA\|Vcnt\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2150:2150:2150) (2164:2164:2164))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1184:1184:1184) (1167:1167:1167))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_VGA\|Equal1\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (556:556:556) (614:614:614))
        (PORT datab (548:548:548) (607:607:607))
        (PORT datac (506:506:506) (565:565:565))
        (PORT datad (468:468:468) (524:524:524))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_VGA\|Equal1\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (415:415:415) (442:442:442))
        (PORT datab (555:555:555) (617:617:617))
        (PORT datac (515:515:515) (578:578:578))
        (PORT datad (204:204:204) (228:228:228))
        (IOPATH dataa combout (357:357:357) (352:352:352))
        (IOPATH datab combout (389:389:389) (378:378:378))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_VGA\|Add0\~6\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (308:308:308) (391:391:391))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_VGA\|Vcnt\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (505:505:505) (518:518:518))
        (PORT datad (205:205:205) (229:229:229))
        (IOPATH dataa combout (358:358:358) (354:354:354))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_VGA\|Vcnt\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2150:2150:2150) (2164:2164:2164))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1184:1184:1184) (1167:1167:1167))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_VGA\|Add0\~8\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (317:317:317) (404:404:404))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_VGA\|Vcnt\[4\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2150:2150:2150) (2164:2164:2164))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1184:1184:1184) (1167:1167:1167))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_VGA\|Add0\~10\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (302:302:302) (390:390:390))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_VGA\|Vcnt\[5\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2150:2150:2150) (2164:2164:2164))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1184:1184:1184) (1167:1167:1167))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_VGA\|Add0\~12\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (308:308:308) (392:392:392))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_VGA\|Vcnt\[6\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2150:2150:2150) (2164:2164:2164))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1184:1184:1184) (1167:1167:1167))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_VGA\|Vcnt\[7\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2150:2150:2150) (2164:2164:2164))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1184:1184:1184) (1167:1167:1167))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_VGA\|process_2\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (300:300:300) (392:392:392))
        (PORT datac (450:450:450) (509:509:509))
        (PORT datad (269:269:269) (348:348:348))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_VGA\|process_2\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (560:560:560) (618:618:618))
        (PORT datab (549:549:549) (603:603:603))
        (PORT datac (499:499:499) (555:555:555))
        (PORT datad (500:500:500) (561:561:561))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (406:406:406) (432:432:432))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_VGA\|process_2\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (486:486:486) (502:502:502))
        (PORT datab (558:558:558) (621:621:621))
        (PORT datac (516:516:516) (578:578:578))
        (PORT datad (206:206:206) (230:230:230))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_VGA\|Vsync\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2149:2149:2149) (2163:2163:2163))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_VGA\|activeArea\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (557:557:557) (615:615:615))
        (PORT datab (548:548:548) (606:606:606))
        (PORT datac (506:506:506) (565:565:565))
        (PORT datad (467:467:467) (523:523:523))
        (IOPATH dataa combout (349:349:349) (353:353:353))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_VGA\|activeArea\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (237:237:237) (278:278:278))
        (PORT datab (537:537:537) (588:588:588))
        (PORT datac (437:437:437) (456:456:456))
        (IOPATH dataa combout (400:400:400) (368:368:368))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (285:285:285) (280:280:280))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_VGA\|activeArea\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (260:260:260) (301:301:301))
        (PORT datab (235:235:235) (270:270:270))
        (PORT datac (516:516:516) (578:578:578))
        (PORT datad (509:509:509) (574:574:574))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datab combout (402:402:402) (368:368:368))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_VGA\|activeArea\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (530:530:530) (580:580:580))
        (PORT datab (405:405:405) (421:421:421))
        (PORT datac (497:497:497) (555:555:555))
        (PORT datad (374:374:374) (376:376:376))
        (IOPATH dataa combout (377:377:377) (371:371:371))
        (IOPATH datab combout (389:389:389) (378:378:378))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_VGA\|activeArea\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (240:240:240) (281:281:281))
        (PORT datab (236:236:236) (272:272:272))
        (PORT datad (228:228:228) (250:250:250))
        (IOPATH dataa combout (358:358:358) (354:354:354))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_VGA\|activeArea\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2149:2149:2149) (2163:2163:2163))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE \\ov7670_pclk\~input\\)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (633:633:633) (815:815:815))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE \\ov7670_href\~input\\)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (623:623:623) (805:805:805))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_ov7670_capture\|latched_href\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2023:2023:2023) (2112:2112:2112))
        (PORT asdata (4281:4281:4281) (4556:4556:4556))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_ov7670_capture\|href_hold\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (2115:2115:2115) (2221:2221:2221))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_ov7670_capture\|href_hold\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (3673:3673:3673) (3887:3887:3887))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_ov7670_capture\|line\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (296:296:296) (384:384:384))
        (PORT datad (2115:2115:2115) (2221:2221:2221))
        (IOPATH datab combout (389:389:389) (378:378:378))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE \\ov7670_vsync\~input\\)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (703:703:703) (885:885:885))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_ov7670_capture\|latched_vsync\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (3966:3966:3966) (4269:4269:4269))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_ov7670_capture\|latched_vsync\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2877:2877:2877) (2790:2790:2790))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_ov7670_capture\|line\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (3673:3673:3673) (3887:3887:3887))
        (PORT d (87:87:87) (104:104:104))
        (PORT sclr (1040:1040:1040) (1132:1132:1132))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_ov7670_capture\|line\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (290:290:290) (379:379:379))
        (PORT datab (296:296:296) (384:384:384))
        (PORT datad (2115:2115:2115) (2221:2221:2221))
        (IOPATH dataa combout (357:357:357) (352:352:352))
        (IOPATH datab combout (389:389:389) (378:378:378))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_ov7670_capture\|line\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (3673:3673:3673) (3887:3887:3887))
        (PORT d (87:87:87) (104:104:104))
        (PORT sclr (1040:1040:1040) (1132:1132:1132))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_ov7670_capture\|href_last\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (304:304:304) (393:393:393))
        (PORT datac (294:294:294) (384:384:384))
        (PORT datad (2115:2115:2115) (2221:2221:2221))
        (IOPATH datab combout (389:389:389) (378:378:378))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_ov7670_capture\|href_last\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (3673:3673:3673) (3887:3887:3887))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_ov7670_capture\|href_last\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (327:327:327) (419:419:419))
        (PORT datac (255:255:255) (335:335:335))
        (PORT datad (269:269:269) (349:349:349))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_ov7670_capture\|href_last\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (3673:3673:3673) (3887:3887:3887))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_ov7670_capture\|href_last\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (327:327:327) (419:419:419))
        (PORT datad (255:255:255) (326:326:326))
        (IOPATH datab combout (389:389:389) (378:378:378))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_ov7670_capture\|href_last\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (3673:3673:3673) (3887:3887:3887))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_ov7670_capture\|we_reg\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (288:288:288) (378:378:378))
        (PORT datad (270:270:270) (349:349:349))
        (IOPATH dataa combout (358:358:358) (354:354:354))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_ov7670_capture\|we_reg\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2822:2822:2822) (2954:2954:2954))
        (PORT asdata (1125:1125:1125) (1115:1115:1115))
        (PORT sclr (1391:1391:1391) (1480:1480:1480))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD sclr (posedge clk) (186:186:186))
      (HOLD asdata (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_ov7670_capture\|address\[0\]\~17\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (481:481:481) (538:538:538))
        (PORT datab (784:784:784) (843:843:843))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_ov7670_capture\|address\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (3673:3673:3673) (3887:3887:3887))
        (PORT d (87:87:87) (104:104:104))
        (PORT sclr (1040:1040:1040) (1132:1132:1132))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_ov7670_capture\|address\[1\]\~19\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (308:308:308) (391:391:391))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_ov7670_capture\|address\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (3673:3673:3673) (3887:3887:3887))
        (PORT d (87:87:87) (104:104:104))
        (PORT sclr (1040:1040:1040) (1132:1132:1132))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_ov7670_capture\|address\[2\]\~21\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (308:308:308) (391:391:391))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_ov7670_capture\|address\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (3673:3673:3673) (3887:3887:3887))
        (PORT d (87:87:87) (104:104:104))
        (PORT sclr (1040:1040:1040) (1132:1132:1132))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_ov7670_capture\|address\[3\]\~23\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (309:309:309) (399:399:399))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_ov7670_capture\|address\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (3673:3673:3673) (3887:3887:3887))
        (PORT d (87:87:87) (104:104:104))
        (PORT sclr (1040:1040:1040) (1132:1132:1132))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_ov7670_capture\|address\[4\]\~25\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (308:308:308) (391:391:391))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_ov7670_capture\|address\[4\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (3673:3673:3673) (3887:3887:3887))
        (PORT d (87:87:87) (104:104:104))
        (PORT sclr (1040:1040:1040) (1132:1132:1132))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_ov7670_capture\|address\[5\]\~27\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (309:309:309) (399:399:399))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_ov7670_capture\|address\[5\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (3673:3673:3673) (3887:3887:3887))
        (PORT d (87:87:87) (104:104:104))
        (PORT sclr (1040:1040:1040) (1132:1132:1132))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_ov7670_capture\|address\[6\]\~29\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (307:307:307) (390:390:390))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_ov7670_capture\|address\[6\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (3673:3673:3673) (3887:3887:3887))
        (PORT d (87:87:87) (104:104:104))
        (PORT sclr (1040:1040:1040) (1132:1132:1132))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_ov7670_capture\|address\[7\]\~31\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (332:332:332) (420:420:420))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_ov7670_capture\|address\[7\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (3673:3673:3673) (3887:3887:3887))
        (PORT d (87:87:87) (104:104:104))
        (PORT sclr (1040:1040:1040) (1132:1132:1132))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_ov7670_capture\|address\[8\]\~33\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (307:307:307) (390:390:390))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_ov7670_capture\|address\[8\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2780:2780:2780) (2901:2901:2901))
        (PORT d (87:87:87) (104:104:104))
        (PORT sclr (1367:1367:1367) (1452:1452:1452))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_ov7670_capture\|address\[9\]\~35\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (307:307:307) (390:390:390))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_ov7670_capture\|address\[9\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2780:2780:2780) (2901:2901:2901))
        (PORT d (87:87:87) (104:104:104))
        (PORT sclr (1367:1367:1367) (1452:1452:1452))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_ov7670_capture\|address\[10\]\~37\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (331:331:331) (413:413:413))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_ov7670_capture\|address\[10\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2780:2780:2780) (2901:2901:2901))
        (PORT d (87:87:87) (104:104:104))
        (PORT sclr (1367:1367:1367) (1452:1452:1452))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_ov7670_capture\|address\[11\]\~39\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (310:310:310) (400:400:400))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_ov7670_capture\|address\[11\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2780:2780:2780) (2901:2901:2901))
        (PORT d (87:87:87) (104:104:104))
        (PORT sclr (1367:1367:1367) (1452:1452:1452))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_ov7670_capture\|address\[12\]\~41\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (308:308:308) (392:392:392))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_ov7670_capture\|address\[12\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2780:2780:2780) (2901:2901:2901))
        (PORT d (87:87:87) (104:104:104))
        (PORT sclr (1367:1367:1367) (1452:1452:1452))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_ov7670_capture\|address\[13\]\~43\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (318:318:318) (410:410:410))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_ov7670_capture\|address\[13\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2780:2780:2780) (2901:2901:2901))
        (PORT d (87:87:87) (104:104:104))
        (PORT sclr (1367:1367:1367) (1452:1452:1452))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_ov7670_capture\|address\[14\]\~45\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (366:366:366) (466:466:466))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_ov7670_capture\|address\[14\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2780:2780:2780) (2901:2901:2901))
        (PORT d (87:87:87) (104:104:104))
        (PORT sclr (1367:1367:1367) (1452:1452:1452))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_ov7670_capture\|address\[15\]\~47\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (342:342:342) (446:446:446))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_ov7670_capture\|address\[15\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2780:2780:2780) (2901:2901:2901))
        (PORT d (87:87:87) (104:104:104))
        (PORT sclr (1367:1367:1367) (1452:1452:1452))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_ov7670_capture\|address\[16\]\~49\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (319:319:319) (408:408:408))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH cin combout (536:536:536) (512:512:512))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_ov7670_capture\|address\[16\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2780:2780:2780) (2901:2901:2901))
        (PORT d (87:87:87) (104:104:104))
        (PORT sclr (1367:1367:1367) (1452:1452:1452))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|decode2\|w_anode915w\[3\]\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (326:326:326) (427:427:427))
        (PORT datac (465:465:465) (515:515:515))
        (PORT datad (480:480:480) (531:531:531))
        (IOPATH dataa combout (358:358:358) (353:353:353))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|decode2\|w_anode915w\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (626:626:626) (699:699:699))
        (PORT datac (714:714:714) (755:755:755))
        (PORT datad (243:243:243) (272:272:272))
        (IOPATH dataa combout (358:358:358) (353:353:353))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_Address_Generator\|val\[0\]\~17\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (308:308:308) (392:392:392))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_Address_Generator\|val\[11\]\~51\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (321:321:321) (416:416:416))
        (PORT datab (319:319:319) (408:408:408))
        (PORT datac (285:285:285) (371:371:371))
        (PORT datad (321:321:321) (423:423:423))
        (IOPATH dataa combout (349:349:349) (354:354:354))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_Address_Generator\|val\[14\]\~45\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (350:350:350) (456:456:456))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_Address_Generator\|val\[15\]\~47\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (351:351:351) (455:455:455))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_Address_Generator\|val\[15\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2138:2138:2138) (2150:2150:2150))
        (PORT d (87:87:87) (104:104:104))
        (PORT sclr (4862:4862:4862) (4852:4852:4852))
        (PORT ena (976:976:976) (973:973:973))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_Address_Generator\|val\[16\]\~49\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (319:319:319) (408:408:408))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH cin combout (536:536:536) (512:512:512))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_Address_Generator\|val\[16\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2138:2138:2138) (2150:2150:2150))
        (PORT d (87:87:87) (104:104:104))
        (PORT sclr (4862:4862:4862) (4852:4852:4852))
        (PORT ena (976:976:976) (973:973:973))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_Address_Generator\|val\[11\]\~52\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (236:236:236) (278:278:278))
        (PORT datab (317:317:317) (405:405:405))
        (PORT datac (317:317:317) (420:420:420))
        (PORT datad (319:319:319) (410:410:410))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_Address_Generator\|val\[11\]\~53\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (3370:3370:3370) (3479:3479:3479))
        (PORT datac (4224:4224:4224) (4283:4283:4283))
        (PORT datad (205:205:205) (228:228:228))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_Address_Generator\|val\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2143:2143:2143) (2155:2155:2155))
        (PORT d (87:87:87) (104:104:104))
        (PORT sclr (5120:5120:5120) (5132:5132:5132))
        (PORT ena (1471:1471:1471) (1444:1444:1444))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_Address_Generator\|val\[1\]\~19\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (308:308:308) (391:391:391))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_Address_Generator\|val\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2143:2143:2143) (2155:2155:2155))
        (PORT d (87:87:87) (104:104:104))
        (PORT sclr (5120:5120:5120) (5132:5132:5132))
        (PORT ena (1471:1471:1471) (1444:1444:1444))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_Address_Generator\|val\[2\]\~21\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (308:308:308) (391:391:391))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_Address_Generator\|val\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2143:2143:2143) (2155:2155:2155))
        (PORT d (87:87:87) (104:104:104))
        (PORT sclr (5120:5120:5120) (5132:5132:5132))
        (PORT ena (1471:1471:1471) (1444:1444:1444))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_Address_Generator\|val\[3\]\~23\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (309:309:309) (399:399:399))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_Address_Generator\|val\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2143:2143:2143) (2155:2155:2155))
        (PORT d (87:87:87) (104:104:104))
        (PORT sclr (5120:5120:5120) (5132:5132:5132))
        (PORT ena (1471:1471:1471) (1444:1444:1444))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_Address_Generator\|val\[4\]\~25\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (308:308:308) (391:391:391))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_Address_Generator\|val\[4\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2143:2143:2143) (2155:2155:2155))
        (PORT d (87:87:87) (104:104:104))
        (PORT sclr (5120:5120:5120) (5132:5132:5132))
        (PORT ena (1471:1471:1471) (1444:1444:1444))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_Address_Generator\|val\[5\]\~27\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (309:309:309) (399:399:399))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_Address_Generator\|val\[5\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2143:2143:2143) (2155:2155:2155))
        (PORT d (87:87:87) (104:104:104))
        (PORT sclr (5120:5120:5120) (5132:5132:5132))
        (PORT ena (1471:1471:1471) (1444:1444:1444))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_Address_Generator\|val\[6\]\~29\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (307:307:307) (390:390:390))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_Address_Generator\|val\[6\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2143:2143:2143) (2155:2155:2155))
        (PORT d (87:87:87) (104:104:104))
        (PORT sclr (5120:5120:5120) (5132:5132:5132))
        (PORT ena (1471:1471:1471) (1444:1444:1444))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_Address_Generator\|val\[7\]\~31\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (308:308:308) (398:398:398))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_Address_Generator\|val\[7\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2143:2143:2143) (2155:2155:2155))
        (PORT d (87:87:87) (104:104:104))
        (PORT sclr (5120:5120:5120) (5132:5132:5132))
        (PORT ena (1471:1471:1471) (1444:1444:1444))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_Address_Generator\|val\[8\]\~33\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (307:307:307) (390:390:390))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_Address_Generator\|val\[8\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2138:2138:2138) (2150:2150:2150))
        (PORT d (87:87:87) (104:104:104))
        (PORT sclr (4862:4862:4862) (4852:4852:4852))
        (PORT ena (976:976:976) (973:973:973))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_Address_Generator\|val\[9\]\~35\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (819:819:819) (865:865:865))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_Address_Generator\|val\[9\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2138:2138:2138) (2150:2150:2150))
        (PORT d (87:87:87) (104:104:104))
        (PORT sclr (4862:4862:4862) (4852:4852:4852))
        (PORT ena (976:976:976) (973:973:973))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_Address_Generator\|val\[10\]\~37\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (315:315:315) (403:403:403))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_Address_Generator\|val\[10\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2138:2138:2138) (2150:2150:2150))
        (PORT d (87:87:87) (104:104:104))
        (PORT sclr (4862:4862:4862) (4852:4852:4852))
        (PORT ena (976:976:976) (973:973:973))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_Address_Generator\|val\[11\]\~39\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (317:317:317) (412:412:412))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_Address_Generator\|val\[11\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2138:2138:2138) (2150:2150:2150))
        (PORT d (87:87:87) (104:104:104))
        (PORT sclr (4862:4862:4862) (4852:4852:4852))
        (PORT ena (976:976:976) (973:973:973))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_Address_Generator\|val\[12\]\~41\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (316:316:316) (403:403:403))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_Address_Generator\|val\[12\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2138:2138:2138) (2150:2150:2150))
        (PORT d (87:87:87) (104:104:104))
        (PORT sclr (4862:4862:4862) (4852:4852:4852))
        (PORT ena (976:976:976) (973:973:973))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_Address_Generator\|val\[13\]\~43\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (350:350:350) (466:466:466))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_Address_Generator\|val\[13\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2138:2138:2138) (2150:2150:2150))
        (PORT d (87:87:87) (104:104:104))
        (PORT sclr (4862:4862:4862) (4852:4852:4852))
        (PORT ena (976:976:976) (973:973:973))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_Address_Generator\|val\[14\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2138:2138:2138) (2150:2150:2150))
        (PORT d (87:87:87) (104:104:104))
        (PORT sclr (4862:4862:4862) (4852:4852:4852))
        (PORT ena (976:976:976) (973:973:973))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|rden_decode_b\|w_anode1010w\[3\]\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (558:558:558) (620:620:620))
        (PORT datac (513:513:513) (576:576:576))
        (PORT datad (777:777:777) (810:810:810))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE \\ov7670_data\[4\]\~input\\)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (623:623:623) (805:805:805))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_ov7670_capture\|latched_d\[4\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (3542:3542:3542) (3750:3750:3750))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_ov7670_capture\|latched_d\[4\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1603:1603:1603) (1644:1644:1644))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_ov7670_capture\|d_latch\[4\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (917:917:917) (941:941:941))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_ov7670_capture\|d_latch\[4\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2715:2715:2715) (2802:2802:2802))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (992:992:992) (1026:1026:1026))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_ov7670_capture\|d_latch\[12\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2715:2715:2715) (2802:2802:2802))
        (PORT asdata (686:686:686) (762:762:762))
        (PORT ena (992:992:992) (1026:1026:1026))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a92\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2667:2667:2667) (2812:2812:2812))
        (PORT clk (3591:3591:3591) (3725:3725:3725))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a92\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2953:2953:2953) (3180:3180:3180))
        (PORT d[1] (2811:2811:2811) (2998:2998:2998))
        (PORT d[2] (3931:3931:3931) (4201:4201:4201))
        (PORT d[3] (2863:2863:2863) (3076:3076:3076))
        (PORT d[4] (3794:3794:3794) (3929:3929:3929))
        (PORT d[5] (2997:2997:2997) (3167:3167:3167))
        (PORT d[6] (2758:2758:2758) (2924:2924:2924))
        (PORT d[7] (3121:3121:3121) (3291:3291:3291))
        (PORT d[8] (3773:3773:3773) (4016:4016:4016))
        (PORT d[9] (3393:3393:3393) (3586:3586:3586))
        (PORT d[10] (3306:3306:3306) (3529:3529:3529))
        (PORT d[11] (3941:3941:3941) (4201:4201:4201))
        (PORT d[12] (3042:3042:3042) (3212:3212:3212))
        (PORT clk (3587:3587:3587) (3721:3721:3721))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a92\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2968:2968:2968) (3004:3004:3004))
        (PORT clk (3587:3587:3587) (3721:3721:3721))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a92\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3591:3591:3591) (3725:3725:3725))
        (PORT d[0] (3563:3563:3563) (3610:3610:3610))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a92\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3592:3592:3592) (3726:3726:3726))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a92\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3592:3592:3592) (3726:3726:3726))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a92\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3592:3592:3592) (3726:3726:3726))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a92\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3592:3592:3592) (3726:3726:3726))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a92\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4859:4859:4859) (4873:4873:4873))
        (PORT d[1] (4527:4527:4527) (4558:4558:4558))
        (PORT d[2] (5623:5623:5623) (5721:5721:5721))
        (PORT d[3] (3898:3898:3898) (3882:3882:3882))
        (PORT d[4] (2929:2929:2929) (3013:3013:3013))
        (PORT d[5] (3193:3193:3193) (3243:3243:3243))
        (PORT d[6] (5323:5323:5323) (5331:5331:5331))
        (PORT d[7] (4257:4257:4257) (4244:4244:4244))
        (PORT d[8] (3555:3555:3555) (3679:3679:3679))
        (PORT d[9] (2255:2255:2255) (2265:2265:2265))
        (PORT d[10] (5007:5007:5007) (5243:5243:5243))
        (PORT d[11] (5408:5408:5408) (5440:5440:5440))
        (PORT d[12] (5439:5439:5439) (5536:5536:5536))
        (PORT clk (2432:2432:2432) (2418:2418:2418))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a92\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2432:2432:2432) (2418:2418:2418))
        (PORT d[0] (5651:5651:5651) (5710:5710:5710))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a92\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2433:2433:2433) (2419:2419:2419))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a92\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2433:2433:2433) (2419:2419:2419))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a92\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2433:2433:2433) (2419:2419:2419))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|decode2\|w_anode895w\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (558:558:558) (645:645:645))
        (PORT datac (748:748:748) (768:768:768))
        (PORT datad (243:243:243) (272:272:272))
        (IOPATH dataa combout (357:357:357) (354:354:354))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|rden_decode_b\|w_anode988w\[3\]\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (353:353:353) (469:469:469))
        (PORT datac (316:316:316) (418:418:418))
        (PORT datad (318:318:318) (409:409:409))
        (IOPATH dataa combout (400:400:400) (400:400:400))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a68\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2014:2014:2014) (2075:2075:2075))
        (PORT clk (2939:2939:2939) (2974:2974:2974))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a68\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3200:3200:3200) (3441:3441:3441))
        (PORT d[1] (2894:2894:2894) (3118:3118:3118))
        (PORT d[2] (3429:3429:3429) (3653:3653:3653))
        (PORT d[3] (3014:3014:3014) (3180:3180:3180))
        (PORT d[4] (3158:3158:3158) (3369:3369:3369))
        (PORT d[5] (3817:3817:3817) (4050:4050:4050))
        (PORT d[6] (3211:3211:3211) (3400:3400:3400))
        (PORT d[7] (3090:3090:3090) (3236:3236:3236))
        (PORT d[8] (3379:3379:3379) (3552:3552:3552))
        (PORT d[9] (3070:3070:3070) (3248:3248:3248))
        (PORT d[10] (3314:3314:3314) (3546:3546:3546))
        (PORT d[11] (3175:3175:3175) (3397:3397:3397))
        (PORT d[12] (3027:3027:3027) (3187:3187:3187))
        (PORT clk (2935:2935:2935) (2970:2970:2970))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a68\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2952:2952:2952) (2992:2992:2992))
        (PORT clk (2935:2935:2935) (2970:2970:2970))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a68\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2939:2939:2939) (2974:2974:2974))
        (PORT d[0] (3574:3574:3574) (3623:3623:3623))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a68\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2940:2940:2940) (2975:2975:2975))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a68\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2940:2940:2940) (2975:2975:2975))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a68\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2940:2940:2940) (2975:2975:2975))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a68\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2940:2940:2940) (2975:2975:2975))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a68\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3425:3425:3425) (3402:3402:3402))
        (PORT d[1] (4337:4337:4337) (4286:4286:4286))
        (PORT d[2] (2961:2961:2961) (2978:2978:2978))
        (PORT d[3] (4015:4015:4015) (3961:3961:3961))
        (PORT d[4] (3491:3491:3491) (3548:3548:3548))
        (PORT d[5] (2780:2780:2780) (2795:2795:2795))
        (PORT d[6] (4599:4599:4599) (4613:4613:4613))
        (PORT d[7] (3183:3183:3183) (3191:3191:3191))
        (PORT d[8] (2645:2645:2645) (2789:2789:2789))
        (PORT d[9] (3166:3166:3166) (3232:3232:3232))
        (PORT d[10] (4884:4884:4884) (5105:5105:5105))
        (PORT d[11] (4446:4446:4446) (4491:4491:4491))
        (PORT d[12] (2635:2635:2635) (2637:2637:2637))
        (PORT clk (2508:2508:2508) (2494:2494:2494))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a68\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2508:2508:2508) (2494:2494:2494))
        (PORT d[0] (2420:2420:2420) (2321:2321:2321))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a68\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2509:2509:2509) (2495:2495:2495))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a68\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2509:2509:2509) (2495:2495:2495))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a68\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2509:2509:2509) (2495:2495:2495))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|decode2\|w_anode865w\[3\]\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (316:316:316) (404:404:404))
        (PORT datac (492:492:492) (548:548:548))
        (PORT datad (286:286:286) (364:364:364))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|decode2\|w_anode885w\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (342:342:342) (445:445:445))
        (PORT datac (226:226:226) (269:269:269))
        (PORT datad (333:333:333) (420:420:420))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|rden_decode_b\|w_anode977w\[3\]\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (558:558:558) (620:620:620))
        (PORT datac (514:514:514) (576:576:576))
        (PORT datad (777:777:777) (810:810:810))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a56\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2565:2565:2565) (2698:2698:2698))
        (PORT clk (3770:3770:3770) (3894:3894:3894))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a56\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3325:3325:3325) (3555:3555:3555))
        (PORT d[1] (2823:2823:2823) (3004:3004:3004))
        (PORT d[2] (3231:3231:3231) (3476:3476:3476))
        (PORT d[3] (2805:2805:2805) (3016:3016:3016))
        (PORT d[4] (3455:3455:3455) (3593:3593:3593))
        (PORT d[5] (3253:3253:3253) (3392:3392:3392))
        (PORT d[6] (3038:3038:3038) (3197:3197:3197))
        (PORT d[7] (3533:3533:3533) (3704:3704:3704))
        (PORT d[8] (3458:3458:3458) (3664:3664:3664))
        (PORT d[9] (3429:3429:3429) (3616:3616:3616))
        (PORT d[10] (2913:2913:2913) (3131:3131:3131))
        (PORT d[11] (3965:3965:3965) (4225:4225:4225))
        (PORT d[12] (2719:2719:2719) (2891:2891:2891))
        (PORT clk (3766:3766:3766) (3890:3890:3890))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a56\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2659:2659:2659) (2698:2698:2698))
        (PORT clk (3766:3766:3766) (3890:3890:3890))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a56\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3770:3770:3770) (3894:3894:3894))
        (PORT d[0] (3281:3281:3281) (3329:3329:3329))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a56\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3771:3771:3771) (3895:3895:3895))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a56\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3771:3771:3771) (3895:3895:3895))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a56\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3771:3771:3771) (3895:3895:3895))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a56\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3771:3771:3771) (3895:3895:3895))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a56\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5200:5200:5200) (5208:5208:5208))
        (PORT d[1] (2881:2881:2881) (2918:2918:2918))
        (PORT d[2] (5985:5985:5985) (6079:6079:6079))
        (PORT d[3] (3560:3560:3560) (3552:3552:3552))
        (PORT d[4] (3290:3290:3290) (3373:3373:3373))
        (PORT d[5] (2865:2865:2865) (2924:2924:2924))
        (PORT d[6] (3566:3566:3566) (3553:3553:3553))
        (PORT d[7] (3547:3547:3547) (3502:3502:3502))
        (PORT d[8] (4704:4704:4704) (5020:5020:5020))
        (PORT d[9] (2636:2636:2636) (2644:2644:2644))
        (PORT d[10] (3148:3148:3148) (3126:3126:3126))
        (PORT d[11] (5808:5808:5808) (5874:5874:5874))
        (PORT d[12] (5487:5487:5487) (5587:5587:5587))
        (PORT clk (2447:2447:2447) (2433:2433:2433))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a56\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2447:2447:2447) (2433:2433:2433))
        (PORT d[0] (3314:3314:3314) (3460:3460:3460))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a56\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2448:2448:2448) (2434:2434:2434))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a56\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2448:2448:2448) (2434:2434:2434))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a56\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2448:2448:2448) (2434:2434:2434))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|address_reg_b\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2137:2137:2137) (2149:2149:2149))
        (PORT asdata (866:866:866) (922:922:922))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|address_reg_b\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2137:2137:2137) (2149:2149:2149))
        (PORT asdata (927:927:927) (989:989:989))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_RGB\|R\[0\]\~7\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2031:2031:2031) (1988:1988:1988))
        (PORT datab (1475:1475:1475) (1390:1390:1390))
        (PORT datac (1420:1420:1420) (1459:1459:1459))
        (PORT datad (812:812:812) (875:875:875))
        (IOPATH dataa combout (400:400:400) (400:400:400))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|decode2\|w_anode905w\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (343:343:343) (447:447:447))
        (PORT datac (224:224:224) (267:267:267))
        (PORT datad (334:334:334) (421:421:421))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|rden_decode_b\|w_anode999w\[3\]\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (352:352:352) (469:469:469))
        (PORT datac (316:316:316) (418:418:418))
        (PORT datad (318:318:318) (409:409:409))
        (IOPATH dataa combout (375:375:375) (382:382:382))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a80\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2827:2827:2827) (2924:2924:2924))
        (PORT clk (3582:3582:3582) (3714:3714:3714))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a80\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3265:3265:3265) (3339:3339:3339))
        (PORT d[1] (2770:2770:2770) (2934:2934:2934))
        (PORT d[2] (2646:2646:2646) (2802:2802:2802))
        (PORT d[3] (2414:2414:2414) (2584:2584:2584))
        (PORT d[4] (2728:2728:2728) (2885:2885:2885))
        (PORT d[5] (1988:1988:1988) (2002:2002:2002))
        (PORT d[6] (2074:2074:2074) (2183:2183:2183))
        (PORT d[7] (2314:2314:2314) (2319:2319:2319))
        (PORT d[8] (3495:3495:3495) (3612:3612:3612))
        (PORT d[9] (2599:2599:2599) (2736:2736:2736))
        (PORT d[10] (2556:2556:2556) (2759:2759:2759))
        (PORT d[11] (3644:3644:3644) (3763:3763:3763))
        (PORT d[12] (2362:2362:2362) (2495:2495:2495))
        (PORT clk (3578:3578:3578) (3710:3710:3710))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a80\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2394:2394:2394) (2339:2339:2339))
        (PORT clk (3578:3578:3578) (3710:3710:3710))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a80\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3582:3582:3582) (3714:3714:3714))
        (PORT d[0] (3117:3117:3117) (3071:3071:3071))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a80\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3583:3583:3583) (3715:3715:3715))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a80\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3583:3583:3583) (3715:3715:3715))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a80\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3583:3583:3583) (3715:3715:3715))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a80\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3583:3583:3583) (3715:3715:3715))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a80\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4315:4315:4315) (4245:4245:4245))
        (PORT d[1] (3436:3436:3436) (3577:3577:3577))
        (PORT d[2] (4360:4360:4360) (4292:4292:4292))
        (PORT d[3] (3568:3568:3568) (3516:3516:3516))
        (PORT d[4] (4256:4256:4256) (4197:4197:4197))
        (PORT d[5] (2790:2790:2790) (2829:2829:2829))
        (PORT d[6] (3078:3078:3078) (3202:3202:3202))
        (PORT d[7] (4392:4392:4392) (4334:4334:4334))
        (PORT d[8] (3135:3135:3135) (3204:3204:3204))
        (PORT d[9] (3378:3378:3378) (3518:3518:3518))
        (PORT d[10] (3775:3775:3775) (3934:3934:3934))
        (PORT d[11] (4394:4394:4394) (4343:4343:4343))
        (PORT d[12] (4384:4384:4384) (4352:4352:4352))
        (PORT clk (2535:2535:2535) (2527:2527:2527))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a80\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2535:2535:2535) (2527:2527:2527))
        (PORT d[0] (3851:3851:3851) (3726:3726:3726))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a80\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2536:2536:2536) (2528:2528:2528))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a80\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2536:2536:2536) (2528:2528:2528))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a80\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2536:2536:2536) (2528:2528:2528))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_RGB\|R\[0\]\~8\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1815:1815:1815) (1733:1733:1733))
        (PORT datab (234:234:234) (269:269:269))
        (PORT datac (2504:2504:2504) (2462:2462:2462))
        (PORT datad (813:813:813) (875:875:875))
        (IOPATH dataa combout (349:349:349) (354:354:354))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|decode2\|w_anode875w\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (557:557:557) (644:644:644))
        (PORT datac (746:746:746) (767:767:767))
        (PORT datad (244:244:244) (273:273:273))
        (IOPATH dataa combout (375:375:375) (382:382:382))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|rden_decode_b\|w_anode966w\[3\]\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (558:558:558) (620:620:620))
        (PORT datac (514:514:514) (576:576:576))
        (PORT datad (776:776:776) (810:810:810))
        (IOPATH datab combout (359:359:359) (361:361:361))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a44\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2310:2310:2310) (2354:2354:2354))
        (PORT clk (2932:2932:2932) (2968:2968:2968))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a44\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3140:3140:3140) (3361:3361:3361))
        (PORT d[1] (2892:2892:2892) (3108:3108:3108))
        (PORT d[2] (3325:3325:3325) (3527:3527:3527))
        (PORT d[3] (2991:2991:2991) (3136:3136:3136))
        (PORT d[4] (3715:3715:3715) (3889:3889:3889))
        (PORT d[5] (3066:3066:3066) (3231:3231:3231))
        (PORT d[6] (2939:2939:2939) (3134:3134:3134))
        (PORT d[7] (3601:3601:3601) (3755:3755:3755))
        (PORT d[8] (3382:3382:3382) (3559:3559:3559))
        (PORT d[9] (3058:3058:3058) (3236:3236:3236))
        (PORT d[10] (3137:3137:3137) (3292:3292:3292))
        (PORT d[11] (3421:3421:3421) (3637:3637:3637))
        (PORT d[12] (2966:2966:2966) (3119:3119:3119))
        (PORT clk (2928:2928:2928) (2964:2964:2964))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a44\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2999:2999:2999) (3068:3068:3068))
        (PORT clk (2928:2928:2928) (2964:2964:2964))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a44\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2932:2932:2932) (2968:2968:2968))
        (PORT d[0] (3621:3621:3621) (3699:3699:3699))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a44\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2933:2933:2933) (2969:2969:2969))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a44\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2933:2933:2933) (2969:2969:2969))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a44\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2933:2933:2933) (2969:2969:2969))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a44\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2933:2933:2933) (2969:2969:2969))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a44\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3047:3047:3047) (3040:3040:3040))
        (PORT d[1] (3598:3598:3598) (3553:3553:3553))
        (PORT d[2] (3299:3299:3299) (3311:3311:3311))
        (PORT d[3] (3609:3609:3609) (3550:3550:3550))
        (PORT d[4] (2837:2837:2837) (2907:2907:2907))
        (PORT d[5] (3009:3009:3009) (2998:2998:2998))
        (PORT d[6] (4528:4528:4528) (4534:4534:4534))
        (PORT d[7] (3180:3180:3180) (3189:3189:3189))
        (PORT d[8] (2972:2972:2972) (3106:3106:3106))
        (PORT d[9] (3110:3110:3110) (3164:3164:3164))
        (PORT d[10] (4812:4812:4812) (5007:5007:5007))
        (PORT d[11] (4745:4745:4745) (4777:4777:4777))
        (PORT d[12] (2924:2924:2924) (2909:2909:2909))
        (PORT clk (2511:2511:2511) (2499:2499:2499))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a44\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2511:2511:2511) (2499:2499:2499))
        (PORT d[0] (1949:1949:1949) (1939:1939:1939))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a44\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2512:2512:2512) (2500:2500:2500))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a44\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2512:2512:2512) (2500:2500:2500))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a44\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2512:2512:2512) (2500:2500:2500))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|decode2\|w_anode855w\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (557:557:557) (644:644:644))
        (PORT datac (394:394:394) (408:408:408))
        (PORT datad (567:567:567) (641:641:641))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|rden_decode_b\|w_anode944w\[3\]\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (351:351:351) (467:467:467))
        (PORT datac (316:316:316) (418:418:418))
        (PORT datad (317:317:317) (408:408:408))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a20\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2524:2524:2524) (2644:2644:2644))
        (PORT clk (3100:3100:3100) (3087:3087:3087))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a20\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1942:1942:1942) (2030:2030:2030))
        (PORT d[1] (2436:2436:2436) (2606:2606:2606))
        (PORT d[2] (2245:2245:2245) (2369:2369:2369))
        (PORT d[3] (2661:2661:2661) (2799:2799:2799))
        (PORT d[4] (2001:2001:2001) (2105:2105:2105))
        (PORT d[5] (2918:2918:2918) (2991:2991:2991))
        (PORT d[6] (2960:2960:2960) (3039:3039:3039))
        (PORT d[7] (3101:3101:3101) (3160:3160:3160))
        (PORT d[8] (3042:3042:3042) (3075:3075:3075))
        (PORT d[9] (2245:2245:2245) (2329:2329:2329))
        (PORT d[10] (2982:2982:2982) (3122:3122:3122))
        (PORT d[11] (2668:2668:2668) (2826:2826:2826))
        (PORT d[12] (2617:2617:2617) (2740:2740:2740))
        (PORT clk (3096:3096:3096) (3083:3083:3083))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a20\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2194:2194:2194) (2162:2162:2162))
        (PORT clk (3096:3096:3096) (3083:3083:3083))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a20\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3100:3100:3100) (3087:3087:3087))
        (PORT d[0] (2816:2816:2816) (2793:2793:2793))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a20\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3101:3101:3101) (3088:3088:3088))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a20\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3101:3101:3101) (3088:3088:3088))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a20\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3101:3101:3101) (3088:3088:3088))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a20\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3101:3101:3101) (3088:3088:3088))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a20\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5746:5746:5746) (5728:5728:5728))
        (PORT d[1] (4298:4298:4298) (4516:4516:4516))
        (PORT d[2] (5936:5936:5936) (6032:6032:6032))
        (PORT d[3] (5542:5542:5542) (5582:5582:5582))
        (PORT d[4] (6079:6079:6079) (6004:6004:6004))
        (PORT d[5] (2994:2994:2994) (3132:3132:3132))
        (PORT d[6] (3402:3402:3402) (3577:3577:3577))
        (PORT d[7] (6552:6552:6552) (6658:6658:6658))
        (PORT d[8] (3484:3484:3484) (3712:3712:3712))
        (PORT d[9] (3438:3438:3438) (3630:3630:3630))
        (PORT d[10] (4324:4324:4324) (4453:4453:4453))
        (PORT d[11] (7419:7419:7419) (7482:7482:7482))
        (PORT d[12] (5115:5115:5115) (5151:5151:5151))
        (PORT clk (2519:2519:2519) (2511:2511:2511))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a20\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2519:2519:2519) (2511:2511:2511))
        (PORT d[0] (3892:3892:3892) (3898:3898:3898))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a20\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2520:2520:2520) (2512:2512:2512))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a20\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2520:2520:2520) (2512:2512:2512))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a20\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2520:2520:2520) (2512:2512:2512))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|decode2\|w_anode838w\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (342:342:342) (445:445:445))
        (PORT datac (225:225:225) (268:268:268))
        (PORT datad (333:333:333) (420:420:420))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|rden_decode_b\|w_anode926w\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (558:558:558) (619:619:619))
        (PORT datac (514:514:514) (576:576:576))
        (PORT datad (777:777:777) (810:810:810))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a8\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2954:2954:2954) (3091:3091:3091))
        (PORT clk (3528:3528:3528) (3648:3648:3648))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a8\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2925:2925:2925) (3148:3148:3148))
        (PORT d[1] (2985:2985:2985) (3227:3227:3227))
        (PORT d[2] (3608:3608:3608) (3879:3879:3879))
        (PORT d[3] (2875:2875:2875) (3090:3090:3090))
        (PORT d[4] (3530:3530:3530) (3728:3728:3728))
        (PORT d[5] (3088:3088:3088) (3294:3294:3294))
        (PORT d[6] (2991:2991:2991) (3202:3202:3202))
        (PORT d[7] (3084:3084:3084) (3243:3243:3243))
        (PORT d[8] (3825:3825:3825) (4065:4065:4065))
        (PORT d[9] (3768:3768:3768) (3954:3954:3954))
        (PORT d[10] (3659:3659:3659) (3889:3889:3889))
        (PORT d[11] (3572:3572:3572) (3800:3800:3800))
        (PORT d[12] (2728:2728:2728) (2897:2897:2897))
        (PORT clk (3524:3524:3524) (3644:3644:3644))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a8\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3021:3021:3021) (3059:3059:3059))
        (PORT clk (3524:3524:3524) (3644:3644:3644))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a8\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3528:3528:3528) (3648:3648:3648))
        (PORT d[0] (3643:3643:3643) (3690:3690:3690))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a8\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3529:3529:3529) (3649:3649:3649))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a8\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3529:3529:3529) (3649:3649:3649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a8\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3529:3529:3529) (3649:3649:3649))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a8\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3529:3529:3529) (3649:3649:3649))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a8\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4502:4502:4502) (4518:4518:4518))
        (PORT d[1] (4187:4187:4187) (4231:4231:4231))
        (PORT d[2] (8067:8067:8067) (8374:8374:8374))
        (PORT d[3] (5142:5142:5142) (5157:5157:5157))
        (PORT d[4] (2928:2928:2928) (3006:3006:3006))
        (PORT d[5] (3848:3848:3848) (3823:3823:3823))
        (PORT d[6] (4971:4971:4971) (4976:4976:4976))
        (PORT d[7] (4625:4625:4625) (4608:4608:4608))
        (PORT d[8] (3157:3157:3157) (3280:3280:3280))
        (PORT d[9] (2979:2979:2979) (2974:2974:2974))
        (PORT d[10] (4647:4647:4647) (4884:4884:4884))
        (PORT d[11] (5055:5055:5055) (5092:5092:5092))
        (PORT d[12] (5449:5449:5449) (5544:5544:5544))
        (PORT clk (2458:2458:2458) (2445:2445:2445))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a8\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2458:2458:2458) (2445:2445:2445))
        (PORT d[0] (3176:3176:3176) (3276:3276:3276))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a8\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2459:2459:2459) (2446:2446:2446))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a8\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2459:2459:2459) (2446:2446:2446))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a8\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2459:2459:2459) (2446:2446:2446))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|decode2\|w_anode865w\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (342:342:342) (445:445:445))
        (PORT datac (226:226:226) (269:269:269))
        (PORT datad (333:333:333) (420:420:420))
        (IOPATH datab combout (386:386:386) (386:386:386))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|rden_decode_b\|w_anode955w\[3\]\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (352:352:352) (467:467:467))
        (PORT datac (316:316:316) (418:418:418))
        (PORT datad (317:317:317) (408:408:408))
        (IOPATH dataa combout (377:377:377) (371:371:371))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a32\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2477:2477:2477) (2576:2576:2576))
        (PORT clk (3061:3061:3061) (3139:3139:3139))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a32\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3198:3198:3198) (3388:3388:3388))
        (PORT d[1] (2840:2840:2840) (3025:3025:3025))
        (PORT d[2] (3443:3443:3443) (3669:3669:3669))
        (PORT d[3] (2861:2861:2861) (3075:3075:3075))
        (PORT d[4] (3469:3469:3469) (3645:3645:3645))
        (PORT d[5] (2651:2651:2651) (2818:2818:2818))
        (PORT d[6] (2826:2826:2826) (3007:3007:3007))
        (PORT d[7] (2983:2983:2983) (3105:3105:3105))
        (PORT d[8] (3644:3644:3644) (3848:3848:3848))
        (PORT d[9] (2951:2951:2951) (3077:3077:3077))
        (PORT d[10] (2860:2860:2860) (3051:3051:3051))
        (PORT d[11] (3521:3521:3521) (3733:3733:3733))
        (PORT d[12] (3118:3118:3118) (3329:3329:3329))
        (PORT clk (3057:3057:3057) (3135:3135:3135))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a32\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2620:2620:2620) (2635:2635:2635))
        (PORT clk (3057:3057:3057) (3135:3135:3135))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a32\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3061:3061:3061) (3139:3139:3139))
        (PORT d[0] (3242:3242:3242) (3266:3266:3266))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a32\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3062:3062:3062) (3140:3140:3140))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a32\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3062:3062:3062) (3140:3140:3140))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a32\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3062:3062:3062) (3140:3140:3140))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a32\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3062:3062:3062) (3140:3140:3140))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a32\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3450:3450:3450) (3427:3427:3427))
        (PORT d[1] (4671:4671:4671) (4624:4624:4624))
        (PORT d[2] (2241:2241:2241) (2265:2265:2265))
        (PORT d[3] (4767:4767:4767) (4713:4713:4713))
        (PORT d[4] (4181:4181:4181) (4226:4226:4226))
        (PORT d[5] (2852:2852:2852) (2870:2870:2870))
        (PORT d[6] (5317:5317:5317) (5325:5325:5325))
        (PORT d[7] (2464:2464:2464) (2474:2474:2474))
        (PORT d[8] (3361:3361:3361) (3491:3491:3491))
        (PORT d[9] (1842:1842:1842) (1883:1883:1883))
        (PORT d[10] (2464:2464:2464) (2473:2473:2473))
        (PORT d[11] (4776:4776:4776) (4811:4811:4811))
        (PORT d[12] (1949:1949:1949) (1956:1956:1956))
        (PORT clk (2475:2475:2475) (2462:2462:2462))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a32\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2475:2475:2475) (2462:2462:2462))
        (PORT d[0] (3939:3939:3939) (3964:3964:3964))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a32\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2476:2476:2476) (2463:2463:2463))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a32\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2476:2476:2476) (2463:2463:2463))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a32\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2476:2476:2476) (2463:2463:2463))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_RGB\|R\[0\]\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2004:2004:2004) (2041:2041:2041))
        (PORT datab (1318:1318:1318) (1297:1297:1297))
        (PORT datac (1420:1420:1420) (1459:1459:1459))
        (PORT datad (812:812:812) (875:875:875))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datab combout (359:359:359) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_RGB\|R\[0\]\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2046:2046:2046) (2025:2025:2025))
        (PORT datab (4282:4282:4282) (4237:4237:4237))
        (PORT datac (1420:1420:1420) (1458:1458:1458))
        (PORT datad (204:204:204) (227:227:227))
        (IOPATH dataa combout (358:358:358) (353:353:353))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|decode2\|w_anode915w\[3\]\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (325:325:325) (425:425:425))
        (PORT datac (465:465:465) (516:516:516))
        (PORT datad (478:478:478) (529:529:529))
        (IOPATH dataa combout (357:357:357) (354:354:354))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|decode2\|w_anode855w\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (623:623:623) (695:695:695))
        (PORT datac (712:712:712) (752:752:752))
        (PORT datad (226:226:226) (260:260:260))
        (IOPATH dataa combout (377:377:377) (371:371:371))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a20\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2418:2418:2418) (2484:2484:2484))
        (PORT clk (3152:3152:3152) (3235:3235:3235))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a20\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1559:1559:1559) (1607:1607:1607))
        (PORT d[1] (1212:1212:1212) (1263:1263:1263))
        (PORT d[2] (1578:1578:1578) (1631:1631:1631))
        (PORT d[3] (1928:1928:1928) (1985:1985:1985))
        (PORT d[4] (1258:1258:1258) (1316:1316:1316))
        (PORT d[5] (975:975:975) (1044:1044:1044))
        (PORT d[6] (1508:1508:1508) (1544:1544:1544))
        (PORT d[7] (1568:1568:1568) (1614:1614:1614))
        (PORT d[8] (1706:1706:1706) (1728:1728:1728))
        (PORT d[9] (1532:1532:1532) (1583:1583:1583))
        (PORT d[10] (1327:1327:1327) (1381:1381:1381))
        (PORT d[11] (1873:1873:1873) (1922:1922:1922))
        (PORT d[12] (1260:1260:1260) (1323:1323:1323))
        (PORT clk (3148:3148:3148) (3231:3231:3231))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a20\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1766:1766:1766) (1696:1696:1696))
        (PORT clk (3148:3148:3148) (3231:3231:3231))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a20\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3152:3152:3152) (3235:3235:3235))
        (PORT d[0] (2388:2388:2388) (2327:2327:2327))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a20\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3153:3153:3153) (3236:3236:3236))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a20\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3153:3153:3153) (3236:3236:3236))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a20\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3153:3153:3153) (3236:3236:3236))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a20\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3153:3153:3153) (3236:3236:3236))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a20\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5376:5376:5376) (5345:5345:5345))
        (PORT d[1] (3862:3862:3862) (4038:4038:4038))
        (PORT d[2] (5529:5529:5529) (5591:5591:5591))
        (PORT d[3] (4785:4785:4785) (4806:4806:4806))
        (PORT d[4] (5405:5405:5405) (5311:5311:5311))
        (PORT d[5] (2638:2638:2638) (2758:2758:2758))
        (PORT d[6] (2585:2585:2585) (2688:2688:2688))
        (PORT d[7] (5477:5477:5477) (5528:5528:5528))
        (PORT d[8] (3792:3792:3792) (3967:3967:3967))
        (PORT d[9] (3040:3040:3040) (3196:3196:3196))
        (PORT d[10] (3964:3964:3964) (4066:4066:4066))
        (PORT d[11] (5790:5790:5790) (5669:5669:5669))
        (PORT d[12] (5463:5463:5463) (5448:5448:5448))
        (PORT clk (2518:2518:2518) (2510:2510:2510))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a20\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2518:2518:2518) (2510:2510:2510))
        (PORT d[0] (3223:3223:3223) (3195:3195:3195))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a20\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2519:2519:2519) (2511:2511:2511))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a20\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2519:2519:2519) (2511:2511:2511))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a20\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2519:2519:2519) (2511:2511:2511))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|decode2\|w_anode905w\[3\]\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (326:326:326) (427:427:427))
        (PORT datac (464:464:464) (515:515:515))
        (PORT datad (480:480:480) (531:531:531))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|decode2\|w_anode838w\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (625:625:625) (697:697:697))
        (PORT datac (226:226:226) (269:269:269))
        (PORT datad (524:524:524) (592:592:592))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a8\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3000:3000:3000) (3083:3083:3083))
        (PORT clk (3065:3065:3065) (3143:3143:3143))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a8\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2876:2876:2876) (3090:3090:3090))
        (PORT d[1] (2878:2878:2878) (3094:3094:3094))
        (PORT d[2] (3510:3510:3510) (3725:3725:3725))
        (PORT d[3] (2868:2868:2868) (3083:3083:3083))
        (PORT d[4] (3458:3458:3458) (3635:3635:3635))
        (PORT d[5] (2982:2982:2982) (3134:3134:3134))
        (PORT d[6] (2825:2825:2825) (3006:3006:3006))
        (PORT d[7] (2946:2946:2946) (3065:3065:3065))
        (PORT d[8] (3368:3368:3368) (3553:3553:3553))
        (PORT d[9] (2698:2698:2698) (2845:2845:2845))
        (PORT d[10] (2867:2867:2867) (3058:3058:3058))
        (PORT d[11] (3554:3554:3554) (3768:3768:3768))
        (PORT d[12] (2883:2883:2883) (2999:2999:2999))
        (PORT clk (3061:3061:3061) (3139:3139:3139))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a8\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2587:2587:2587) (2590:2590:2590))
        (PORT clk (3061:3061:3061) (3139:3139:3139))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a8\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3065:3065:3065) (3143:3143:3143))
        (PORT d[0] (3197:3197:3197) (3223:3223:3223))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a8\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3066:3066:3066) (3144:3144:3144))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a8\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3066:3066:3066) (3144:3144:3144))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a8\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3066:3066:3066) (3144:3144:3144))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a8\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3066:3066:3066) (3144:3144:3144))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a8\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3456:3456:3456) (3432:3432:3432))
        (PORT d[1] (4656:4656:4656) (4608:4608:4608))
        (PORT d[2] (2515:2515:2515) (2513:2513:2513))
        (PORT d[3] (4733:4733:4733) (4682:4682:4682))
        (PORT d[4] (4441:4441:4441) (4468:4468:4468))
        (PORT d[5] (2814:2814:2814) (2826:2826:2826))
        (PORT d[6] (1911:1911:1911) (1950:1950:1950))
        (PORT d[7] (2108:2108:2108) (2121:2121:2121))
        (PORT d[8] (3433:3433:3433) (3573:3573:3573))
        (PORT d[9] (1529:1529:1529) (1576:1576:1576))
        (PORT d[10] (2133:2133:2133) (2144:2144:2144))
        (PORT d[11] (4783:4783:4783) (4818:4818:4818))
        (PORT d[12] (2333:2333:2333) (2338:2338:2338))
        (PORT clk (2469:2469:2469) (2456:2456:2456))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a8\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2469:2469:2469) (2456:2456:2456))
        (PORT d[0] (2373:2373:2373) (2430:2430:2430))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a8\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2470:2470:2470) (2457:2457:2457))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a8\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2470:2470:2470) (2457:2457:2457))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a8\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2470:2470:2470) (2457:2457:2457))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|decode2\|w_anode865w\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (624:624:624) (697:697:697))
        (PORT datac (227:227:227) (270:270:270))
        (PORT datad (524:524:524) (592:592:592))
        (IOPATH dataa combout (400:400:400) (400:400:400))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a32\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2434:2434:2434) (2533:2533:2533))
        (PORT clk (3253:3253:3253) (3365:3365:3365))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a32\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3287:3287:3287) (3510:3510:3510))
        (PORT d[1] (2500:2500:2500) (2688:2688:2688))
        (PORT d[2] (3053:3053:3053) (3243:3243:3243))
        (PORT d[3] (2838:2838:2838) (3051:3051:3051))
        (PORT d[4] (3482:3482:3482) (3660:3660:3660))
        (PORT d[5] (2314:2314:2314) (2451:2451:2451))
        (PORT d[6] (2818:2818:2818) (2969:2969:2969))
        (PORT d[7] (3278:3278:3278) (3386:3386:3386))
        (PORT d[8] (3573:3573:3573) (3694:3694:3694))
        (PORT d[9] (2735:2735:2735) (2890:2890:2890))
        (PORT d[10] (2462:2462:2462) (2605:2605:2605))
        (PORT d[11] (3103:3103:3103) (3305:3305:3305))
        (PORT d[12] (2265:2265:2265) (2398:2398:2398))
        (PORT clk (3249:3249:3249) (3361:3361:3361))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a32\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2442:2442:2442) (2434:2434:2434))
        (PORT clk (3249:3249:3249) (3361:3361:3361))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a32\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3253:3253:3253) (3365:3365:3365))
        (PORT d[0] (3064:3064:3064) (3065:3065:3065))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a32\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3254:3254:3254) (3366:3366:3366))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a32\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3254:3254:3254) (3366:3366:3366))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a32\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3254:3254:3254) (3366:3366:3366))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a32\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3254:3254:3254) (3366:3366:3366))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a32\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2833:2833:2833) (2843:2843:2843))
        (PORT d[1] (2843:2843:2843) (2875:2875:2875))
        (PORT d[2] (1810:1810:1810) (1821:1821:1821))
        (PORT d[3] (1503:1503:1503) (1547:1547:1547))
        (PORT d[4] (3396:3396:3396) (3395:3395:3395))
        (PORT d[5] (1198:1198:1198) (1236:1236:1236))
        (PORT d[6] (1220:1220:1220) (1269:1269:1269))
        (PORT d[7] (1404:1404:1404) (1419:1419:1419))
        (PORT d[8] (2105:2105:2105) (2107:2107:2107))
        (PORT d[9] (1180:1180:1180) (1226:1226:1226))
        (PORT d[10] (2809:2809:2809) (2810:2810:2810))
        (PORT d[11] (1518:1518:1518) (1561:1561:1561))
        (PORT d[12] (1285:1285:1285) (1299:1299:1299))
        (PORT clk (2463:2463:2463) (2450:2450:2450))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a32\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2463:2463:2463) (2450:2450:2450))
        (PORT d[0] (958:958:958) (917:917:917))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a32\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2464:2464:2464) (2451:2451:2451))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a32\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2464:2464:2464) (2451:2451:2451))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a32\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2464:2464:2464) (2451:2451:2451))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_RGB\|R\[0\]\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1347:1347:1347) (1318:1318:1318))
        (PORT datab (425:425:425) (436:436:436))
        (PORT datac (1419:1419:1419) (1458:1458:1458))
        (PORT datad (812:812:812) (874:874:874))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datab combout (359:359:359) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|decode2\|w_anode875w\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (627:627:627) (700:700:700))
        (PORT datac (716:716:716) (757:757:757))
        (PORT datad (233:233:233) (268:268:268))
        (IOPATH dataa combout (357:357:357) (354:354:354))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a44\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1736:1736:1736) (1790:1790:1790))
        (PORT clk (2799:2799:2799) (2778:2778:2778))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a44\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2916:2916:2916) (3041:3041:3041))
        (PORT d[1] (2903:2903:2903) (3116:3116:3116))
        (PORT d[2] (3325:3325:3325) (3526:3526:3526))
        (PORT d[3] (2969:2969:2969) (3120:3120:3120))
        (PORT d[4] (3263:3263:3263) (3378:3378:3378))
        (PORT d[5] (3158:3158:3158) (3367:3367:3367))
        (PORT d[6] (2471:2471:2471) (2637:2637:2637))
        (PORT d[7] (3555:3555:3555) (3637:3637:3637))
        (PORT d[8] (2926:2926:2926) (3056:3056:3056))
        (PORT d[9] (2968:2968:2968) (3147:3147:3147))
        (PORT d[10] (2572:2572:2572) (2762:2762:2762))
        (PORT d[11] (3001:3001:3001) (3159:3159:3159))
        (PORT d[12] (2994:2994:2994) (3139:3139:3139))
        (PORT clk (2795:2795:2795) (2774:2774:2774))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a44\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2466:2466:2466) (2471:2471:2471))
        (PORT clk (2795:2795:2795) (2774:2774:2774))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a44\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2799:2799:2799) (2778:2778:2778))
        (PORT d[0] (3088:3088:3088) (3102:3102:3102))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a44\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2800:2800:2800) (2779:2779:2779))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a44\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2800:2800:2800) (2779:2779:2779))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a44\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2800:2800:2800) (2779:2779:2779))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a44\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2800:2800:2800) (2779:2779:2779))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a44\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3491:3491:3491) (3528:3528:3528))
        (PORT d[1] (4117:4117:4117) (4018:4018:4018))
        (PORT d[2] (7560:7560:7560) (7822:7822:7822))
        (PORT d[3] (3616:3616:3616) (3540:3540:3540))
        (PORT d[4] (2815:2815:2815) (2910:2910:2910))
        (PORT d[5] (3914:3914:3914) (3911:3911:3911))
        (PORT d[6] (4364:4364:4364) (4233:4233:4233))
        (PORT d[7] (5008:5008:5008) (5018:5018:5018))
        (PORT d[8] (2439:2439:2439) (2518:2518:2518))
        (PORT d[9] (2664:2664:2664) (2672:2672:2672))
        (PORT d[10] (3821:3821:3821) (4014:4014:4014))
        (PORT d[11] (3225:3225:3225) (3179:3179:3179))
        (PORT d[12] (3758:3758:3758) (3682:3682:3682))
        (PORT clk (2532:2532:2532) (2525:2525:2525))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a44\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2532:2532:2532) (2525:2525:2525))
        (PORT d[0] (1821:1821:1821) (1754:1754:1754))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a44\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2533:2533:2533) (2526:2526:2526))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a44\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2533:2533:2533) (2526:2526:2526))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a44\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2533:2533:2533) (2526:2526:2526))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_RGB\|R\[0\]\~5\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3572:3572:3572) (3496:3496:3496))
        (PORT datab (236:236:236) (271:271:271))
        (PORT datac (1423:1423:1423) (1462:1462:1462))
        (PORT datad (2945:2945:2945) (2881:2881:2881))
        (IOPATH dataa combout (400:400:400) (368:368:368))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|address_reg_b\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2137:2137:2137) (2149:2149:2149))
        (PORT asdata (923:923:923) (981:981:981))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_RGB\|R\[0\]\~6\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (237:237:237) (278:278:278))
        (PORT datab (233:233:233) (267:267:267))
        (PORT datac (1380:1380:1380) (1402:1402:1402))
        (PORT datad (1478:1478:1478) (1511:1511:1511))
        (IOPATH dataa combout (357:357:357) (354:354:354))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|decode2\|w_anode915w\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (557:557:557) (644:644:644))
        (PORT datac (746:746:746) (767:767:767))
        (PORT datad (226:226:226) (261:261:261))
        (IOPATH dataa combout (358:358:358) (353:353:353))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a92\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2814:2814:2814) (2906:2906:2906))
        (PORT clk (3010:3010:3010) (3062:3062:3062))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a92\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3240:3240:3240) (3479:3479:3479))
        (PORT d[1] (2982:2982:2982) (3218:3218:3218))
        (PORT d[2] (3426:3426:3426) (3655:3655:3655))
        (PORT d[3] (2864:2864:2864) (3077:3077:3077))
        (PORT d[4] (3435:3435:3435) (3595:3595:3595))
        (PORT d[5] (3895:3895:3895) (4128:4128:4128))
        (PORT d[6] (2877:2877:2877) (3101:3101:3101))
        (PORT d[7] (3008:3008:3008) (3157:3157:3157))
        (PORT d[8] (3319:3319:3319) (3493:3493:3493))
        (PORT d[9] (3037:3037:3037) (3223:3223:3223))
        (PORT d[10] (2838:2838:2838) (3013:3013:3013))
        (PORT d[11] (3143:3143:3143) (3360:3360:3360))
        (PORT d[12] (3174:3174:3174) (3319:3319:3319))
        (PORT clk (3006:3006:3006) (3058:3058:3058))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a92\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2865:2865:2865) (2872:2872:2872))
        (PORT clk (3006:3006:3006) (3058:3058:3058))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a92\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3010:3010:3010) (3062:3062:3062))
        (PORT d[0] (3487:3487:3487) (3503:3503:3503))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a92\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3011:3011:3011) (3063:3063:3063))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a92\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3011:3011:3011) (3063:3063:3063))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a92\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3011:3011:3011) (3063:3063:3063))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a92\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3011:3011:3011) (3063:3063:3063))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a92\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3069:3069:3069) (3051:3051:3051))
        (PORT d[1] (4317:4317:4317) (4275:4275:4275))
        (PORT d[2] (2610:2610:2610) (2627:2627:2627))
        (PORT d[3] (4383:4383:4383) (4331:4331:4331))
        (PORT d[4] (4161:4161:4161) (4198:4198:4198))
        (PORT d[5] (2452:2452:2452) (2472:2472:2472))
        (PORT d[6] (4957:4957:4957) (4972:4972:4972))
        (PORT d[7] (2459:2459:2459) (2470:2470:2470))
        (PORT d[8] (3055:3055:3055) (3194:3194:3194))
        (PORT d[9] (3553:3553:3553) (3613:3613:3613))
        (PORT d[10] (5204:5204:5204) (5417:5417:5417))
        (PORT d[11] (4445:4445:4445) (4488:4488:4488))
        (PORT d[12] (3340:3340:3340) (3327:3327:3327))
        (PORT clk (2489:2489:2489) (2479:2479:2479))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a92\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2489:2489:2489) (2479:2479:2479))
        (PORT d[0] (5846:5846:5846) (5854:5854:5854))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a92\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2490:2490:2490) (2480:2480:2480))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a92\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2490:2490:2490) (2480:2480:2480))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a92\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2490:2490:2490) (2480:2480:2480))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|decode2\|w_anode895w\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (627:627:627) (700:700:700))
        (PORT datab (264:264:264) (307:307:307))
        (PORT datad (525:525:525) (592:592:592))
        (IOPATH dataa combout (377:377:377) (382:382:382))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a68\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2832:2832:2832) (2962:2962:2962))
        (PORT clk (3595:3595:3595) (3728:3728:3728))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a68\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3568:3568:3568) (3637:3637:3637))
        (PORT d[1] (2905:2905:2905) (3137:3137:3137))
        (PORT d[2] (4177:4177:4177) (4424:4424:4424))
        (PORT d[3] (2842:2842:2842) (3052:3052:3052))
        (PORT d[4] (3729:3729:3729) (3854:3854:3854))
        (PORT d[5] (2673:2673:2673) (2842:2842:2842))
        (PORT d[6] (3185:3185:3185) (3395:3395:3395))
        (PORT d[7] (3850:3850:3850) (4052:4052:4052))
        (PORT d[8] (3402:3402:3402) (3599:3599:3599))
        (PORT d[9] (3029:3029:3029) (3162:3162:3162))
        (PORT d[10] (3003:3003:3003) (3251:3251:3251))
        (PORT d[11] (3882:3882:3882) (4113:4113:4113))
        (PORT d[12] (2194:2194:2194) (2284:2284:2284))
        (PORT clk (3591:3591:3591) (3724:3724:3724))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a68\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2503:2503:2503) (2474:2474:2474))
        (PORT clk (3591:3591:3591) (3724:3724:3724))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a68\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3595:3595:3595) (3728:3728:3728))
        (PORT d[0] (3125:3125:3125) (3105:3105:3105))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a68\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3596:3596:3596) (3729:3729:3729))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a68\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3596:3596:3596) (3729:3729:3729))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a68\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3596:3596:3596) (3729:3729:3729))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a68\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3596:3596:3596) (3729:3729:3729))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a68\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2772:2772:2772) (2776:2776:2776))
        (PORT d[1] (3760:3760:3760) (3893:3893:3893))
        (PORT d[2] (3393:3393:3393) (3381:3381:3381))
        (PORT d[3] (3438:3438:3438) (3453:3453:3453))
        (PORT d[4] (3415:3415:3415) (3415:3415:3415))
        (PORT d[5] (2871:2871:2871) (2962:2962:2962))
        (PORT d[6] (2131:2131:2131) (2189:2189:2189))
        (PORT d[7] (5062:5062:5062) (5029:5029:5029))
        (PORT d[8] (4777:4777:4777) (5047:5047:5047))
        (PORT d[9] (2380:2380:2380) (2428:2428:2428))
        (PORT d[10] (3333:3333:3333) (3448:3448:3448))
        (PORT d[11] (3672:3672:3672) (3659:3659:3659))
        (PORT d[12] (2451:2451:2451) (2452:2452:2452))
        (PORT clk (2515:2515:2515) (2501:2501:2501))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a68\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2515:2515:2515) (2501:2501:2501))
        (PORT d[0] (2752:2752:2752) (2647:2647:2647))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a68\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2516:2516:2516) (2502:2502:2502))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a68\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2516:2516:2516) (2502:2502:2502))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a68\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2516:2516:2516) (2502:2502:2502))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|decode2\|w_anode885w\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (623:623:623) (695:695:695))
        (PORT datac (228:228:228) (272:272:272))
        (PORT datad (524:524:524) (591:591:591))
        (IOPATH dataa combout (375:375:375) (382:382:382))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a56\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2439:2439:2439) (2506:2506:2506))
        (PORT clk (3168:3168:3168) (3273:3273:3273))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a56\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3085:3085:3085) (3225:3225:3225))
        (PORT d[1] (2401:2401:2401) (2527:2527:2527))
        (PORT d[2] (2067:2067:2067) (2194:2194:2194))
        (PORT d[3] (2008:2008:2008) (2143:2143:2143))
        (PORT d[4] (2319:2319:2319) (2437:2437:2437))
        (PORT d[5] (2271:2271:2271) (2404:2404:2404))
        (PORT d[6] (2107:2107:2107) (2256:2256:2256))
        (PORT d[7] (2696:2696:2696) (2693:2693:2693))
        (PORT d[8] (2909:2909:2909) (3048:3048:3048))
        (PORT d[9] (2948:2948:2948) (3091:3091:3091))
        (PORT d[10] (2143:2143:2143) (2301:2301:2301))
        (PORT d[11] (3125:3125:3125) (3318:3318:3318))
        (PORT d[12] (2310:2310:2310) (2450:2450:2450))
        (PORT clk (3164:3164:3164) (3269:3269:3269))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a56\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2491:2491:2491) (2458:2458:2458))
        (PORT clk (3164:3164:3164) (3269:3269:3269))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a56\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3168:3168:3168) (3273:3273:3273))
        (PORT d[0] (3113:3113:3113) (3089:3089:3089))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a56\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3169:3169:3169) (3274:3274:3274))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a56\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3169:3169:3169) (3274:3274:3274))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a56\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3169:3169:3169) (3274:3274:3274))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a56\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3169:3169:3169) (3274:3274:3274))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a56\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5080:5080:5080) (5139:5139:5139))
        (PORT d[1] (2720:2720:2720) (2691:2691:2691))
        (PORT d[2] (1971:1971:1971) (1954:1954:1954))
        (PORT d[3] (1630:1630:1630) (1607:1607:1607))
        (PORT d[4] (4321:4321:4321) (4421:4421:4421))
        (PORT d[5] (2134:2134:2134) (2137:2137:2137))
        (PORT d[6] (3479:3479:3479) (3664:3664:3664))
        (PORT d[7] (1685:1685:1685) (1677:1677:1677))
        (PORT d[8] (1837:1837:1837) (1902:1902:1902))
        (PORT d[9] (1702:1702:1702) (1712:1712:1712))
        (PORT d[10] (1970:1970:1970) (1930:1930:1930))
        (PORT d[11] (2926:2926:2926) (2880:2880:2880))
        (PORT d[12] (5120:5120:5120) (5122:5122:5122))
        (PORT clk (2484:2484:2484) (2475:2475:2475))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a56\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2484:2484:2484) (2475:2475:2475))
        (PORT d[0] (1272:1272:1272) (1253:1253:1253))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a56\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2485:2485:2485) (2476:2476:2476))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a56\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2485:2485:2485) (2476:2476:2476))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a56\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2485:2485:2485) (2476:2476:2476))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_RGB\|R\[0\]\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1460:1460:1460) (1506:1506:1506))
        (PORT datab (1746:1746:1746) (1742:1742:1742))
        (PORT datac (1441:1441:1441) (1408:1408:1408))
        (PORT datad (814:814:814) (876:876:876))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|decode2\|w_anode905w\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (626:626:626) (699:699:699))
        (PORT datac (224:224:224) (267:267:267))
        (PORT datad (524:524:524) (592:592:592))
        (IOPATH dataa combout (358:358:358) (353:353:353))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a80\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3185:3185:3185) (3310:3310:3310))
        (PORT clk (3622:3622:3622) (3760:3760:3760))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a80\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3928:3928:3928) (3997:3997:3997))
        (PORT d[1] (2909:2909:2909) (3136:3136:3136))
        (PORT d[2] (2764:2764:2764) (2940:2940:2940))
        (PORT d[3] (3190:3190:3190) (3401:3401:3401))
        (PORT d[4] (3730:3730:3730) (3855:3855:3855))
        (PORT d[5] (2705:2705:2705) (2878:2878:2878))
        (PORT d[6] (3215:3215:3215) (3429:3429:3429))
        (PORT d[7] (3876:3876:3876) (4080:4080:4080))
        (PORT d[8] (3438:3438:3438) (3637:3637:3637))
        (PORT d[9] (2630:2630:2630) (2764:2764:2764))
        (PORT d[10] (2991:2991:2991) (3231:3231:3231))
        (PORT d[11] (4149:4149:4149) (4379:4379:4379))
        (PORT d[12] (2242:2242:2242) (2326:2326:2326))
        (PORT clk (3618:3618:3618) (3756:3756:3756))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a80\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2435:2435:2435) (2415:2415:2415))
        (PORT clk (3618:3618:3618) (3756:3756:3756))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a80\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3622:3622:3622) (3760:3760:3760))
        (PORT d[0] (3118:3118:3118) (3118:3118:3118))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a80\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3623:3623:3623) (3761:3761:3761))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a80\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3623:3623:3623) (3761:3761:3761))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a80\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3623:3623:3623) (3761:3761:3761))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a80\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3623:3623:3623) (3761:3761:3761))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a80\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3117:3117:3117) (3110:3110:3110))
        (PORT d[1] (3686:3686:3686) (3815:3815:3815))
        (PORT d[2] (3397:3397:3397) (3377:3377:3377))
        (PORT d[3] (3835:3835:3835) (3847:3847:3847))
        (PORT d[4] (3748:3748:3748) (3742:3742:3742))
        (PORT d[5] (2857:2857:2857) (2948:2948:2948))
        (PORT d[6] (3159:3159:3159) (3202:3202:3202))
        (PORT d[7] (5037:5037:5037) (5003:5003:5003))
        (PORT d[8] (4196:4196:4196) (4497:4497:4497))
        (PORT d[9] (2750:2750:2750) (2800:2800:2800))
        (PORT d[10] (2839:2839:2839) (2879:2879:2879))
        (PORT d[11] (4007:4007:4007) (3992:3992:3992))
        (PORT d[12] (2381:2381:2381) (2388:2388:2388))
        (PORT clk (2513:2513:2513) (2500:2500:2500))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a80\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2513:2513:2513) (2500:2500:2500))
        (PORT d[0] (1946:1946:1946) (1884:1884:1884))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a80\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2514:2514:2514) (2501:2501:2501))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a80\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2514:2514:2514) (2501:2501:2501))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a80\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2514:2514:2514) (2501:2501:2501))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_RGB\|R\[0\]\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1650:1650:1650) (1609:1609:1609))
        (PORT datab (233:233:233) (267:267:267))
        (PORT datac (1731:1731:1731) (1708:1708:1708))
        (PORT datad (813:813:813) (876:876:876))
        (IOPATH dataa combout (349:349:349) (354:354:354))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_RGB\|R\[0\]\~9\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (236:236:236) (277:277:277))
        (PORT datab (234:234:234) (268:268:268))
        (PORT datac (1380:1380:1380) (1403:1403:1403))
        (PORT datad (203:203:203) (227:227:227))
        (IOPATH dataa combout (383:383:383) (400:400:400))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_RGB\|R\[0\]\~10\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (946:946:946) (952:952:952))
        (PORT datad (5019:5019:5019) (4933:4933:4933))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE \\ov7670_data\[5\]\~input\\)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (633:633:633) (815:815:815))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_ov7670_capture\|latched_d\[5\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1603:1603:1603) (1644:1644:1644))
        (PORT asdata (3448:3448:3448) (3706:3706:3706))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_ov7670_capture\|d_latch\[5\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (922:922:922) (947:947:947))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_ov7670_capture\|d_latch\[5\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2715:2715:2715) (2802:2802:2802))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (992:992:992) (1026:1026:1026))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_ov7670_capture\|d_latch\[13\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (259:259:259) (332:332:332))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_ov7670_capture\|d_latch\[13\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2715:2715:2715) (2802:2802:2802))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (992:992:992) (1026:1026:1026))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a45\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1666:1666:1666) (1663:1663:1663))
        (PORT clk (2516:2516:2516) (2512:2512:2512))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a45\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2431:2431:2431) (2512:2512:2512))
        (PORT d[1] (2176:2176:2176) (2274:2274:2274))
        (PORT d[2] (2631:2631:2631) (2799:2799:2799))
        (PORT d[3] (2537:2537:2537) (2627:2627:2627))
        (PORT d[4] (3084:3084:3084) (3261:3261:3261))
        (PORT d[5] (3278:3278:3278) (3427:3427:3427))
        (PORT d[6] (2907:2907:2907) (3006:3006:3006))
        (PORT d[7] (3097:3097:3097) (3140:3140:3140))
        (PORT d[8] (3512:3512:3512) (3615:3615:3615))
        (PORT d[9] (2927:2927:2927) (3096:3096:3096))
        (PORT d[10] (2676:2676:2676) (2777:2777:2777))
        (PORT d[11] (2193:2193:2193) (2296:2296:2296))
        (PORT d[12] (3013:3013:3013) (3207:3207:3207))
        (PORT clk (2512:2512:2512) (2508:2508:2508))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a45\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2425:2425:2425) (2402:2402:2402))
        (PORT clk (2512:2512:2512) (2508:2508:2508))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a45\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2516:2516:2516) (2512:2512:2512))
        (PORT d[0] (3047:3047:3047) (3033:3033:3033))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a45\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2517:2517:2517) (2513:2513:2513))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a45\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2517:2517:2517) (2513:2513:2513))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a45\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2517:2517:2517) (2513:2513:2513))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a45\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2517:2517:2517) (2513:2513:2513))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a45\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3495:3495:3495) (3523:3523:3523))
        (PORT d[1] (4890:4890:4890) (4726:4726:4726))
        (PORT d[2] (6902:6902:6902) (7129:7129:7129))
        (PORT d[3] (4502:4502:4502) (4551:4551:4551))
        (PORT d[4] (3301:3301:3301) (3375:3375:3375))
        (PORT d[5] (4839:4839:4839) (4846:4846:4846))
        (PORT d[6] (4935:4935:4935) (4937:4937:4937))
        (PORT d[7] (5074:5074:5074) (5141:5141:5141))
        (PORT d[8] (4440:4440:4440) (4717:4717:4717))
        (PORT d[9] (3457:3457:3457) (3513:3513:3513))
        (PORT d[10] (3627:3627:3627) (3762:3762:3762))
        (PORT d[11] (4678:4678:4678) (4717:4717:4717))
        (PORT d[12] (4035:4035:4035) (3942:3942:3942))
        (PORT clk (2515:2515:2515) (2508:2508:2508))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a45\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2515:2515:2515) (2508:2508:2508))
        (PORT d[0] (3095:3095:3095) (3181:3181:3181))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a45\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2516:2516:2516) (2509:2509:2509))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a45\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2516:2516:2516) (2509:2509:2509))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a45\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2516:2516:2516) (2509:2509:2509))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a93\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2356:2356:2356) (2505:2505:2505))
        (PORT clk (2604:2604:2604) (2633:2633:2633))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a93\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2302:2302:2302) (2387:2387:2387))
        (PORT d[1] (2279:2279:2279) (2394:2394:2394))
        (PORT d[2] (2718:2718:2718) (2870:2870:2870))
        (PORT d[3] (2163:2163:2163) (2230:2230:2230))
        (PORT d[4] (2559:2559:2559) (2666:2666:2666))
        (PORT d[5] (3356:3356:3356) (3504:3504:3504))
        (PORT d[6] (3023:3023:3023) (3135:3135:3135))
        (PORT d[7] (2871:2871:2871) (2955:2955:2955))
        (PORT d[8] (3122:3122:3122) (3207:3207:3207))
        (PORT d[9] (3042:3042:3042) (3232:3232:3232))
        (PORT d[10] (2653:2653:2653) (2772:2772:2772))
        (PORT d[11] (2165:2165:2165) (2237:2237:2237))
        (PORT d[12] (2641:2641:2641) (2697:2697:2697))
        (PORT clk (2600:2600:2600) (2629:2629:2629))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a93\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2484:2484:2484) (2443:2443:2443))
        (PORT clk (2600:2600:2600) (2629:2629:2629))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a93\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2604:2604:2604) (2633:2633:2633))
        (PORT d[0] (3106:3106:3106) (3074:3074:3074))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a93\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2605:2605:2605) (2634:2634:2634))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a93\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2605:2605:2605) (2634:2634:2634))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a93\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2605:2605:2605) (2634:2634:2634))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a93\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2605:2605:2605) (2634:2634:2634))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a93\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3607:3607:3607) (3662:3662:3662))
        (PORT d[1] (4589:4589:4589) (4867:4867:4867))
        (PORT d[2] (7226:7226:7226) (7451:7451:7451))
        (PORT d[3] (4569:4569:4569) (4599:4599:4599))
        (PORT d[4] (2555:2555:2555) (2633:2633:2633))
        (PORT d[5] (6210:6210:6210) (6218:6218:6218))
        (PORT d[6] (5931:5931:5931) (5928:5928:5928))
        (PORT d[7] (5458:5458:5458) (5528:5528:5528))
        (PORT d[8] (4578:4578:4578) (4888:4888:4888))
        (PORT d[9] (2479:2479:2479) (2564:2564:2564))
        (PORT d[10] (4259:4259:4259) (4327:4327:4327))
        (PORT d[11] (5631:5631:5631) (5652:5652:5652))
        (PORT d[12] (5124:5124:5124) (5028:5028:5028))
        (PORT clk (2485:2485:2485) (2476:2476:2476))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a93\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2485:2485:2485) (2476:2476:2476))
        (PORT d[0] (3982:3982:3982) (3846:3846:3846))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a93\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2486:2486:2486) (2477:2477:2477))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a93\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2486:2486:2486) (2477:2477:2477))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a93\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2486:2486:2486) (2477:2477:2477))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a45\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2219:2219:2219) (2315:2315:2315))
        (PORT clk (2654:2654:2654) (2669:2669:2669))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a45\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2383:2383:2383) (2510:2510:2510))
        (PORT d[1] (2042:2042:2042) (2168:2168:2168))
        (PORT d[2] (2223:2223:2223) (2312:2312:2312))
        (PORT d[3] (2242:2242:2242) (2348:2348:2348))
        (PORT d[4] (2268:2268:2268) (2391:2391:2391))
        (PORT d[5] (2907:2907:2907) (3024:3024:3024))
        (PORT d[6] (2608:2608:2608) (2704:2704:2704))
        (PORT d[7] (2381:2381:2381) (2443:2443:2443))
        (PORT d[8] (2772:2772:2772) (2865:2865:2865))
        (PORT d[9] (2250:2250:2250) (2371:2371:2371))
        (PORT d[10] (3179:3179:3179) (3360:3360:3360))
        (PORT d[11] (2291:2291:2291) (2401:2401:2401))
        (PORT d[12] (2896:2896:2896) (2986:2986:2986))
        (PORT clk (2650:2650:2650) (2665:2665:2665))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a45\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2524:2524:2524) (2516:2516:2516))
        (PORT clk (2650:2650:2650) (2665:2665:2665))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a45\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2654:2654:2654) (2669:2669:2669))
        (PORT d[0] (2826:2826:2826) (2842:2842:2842))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a45\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2655:2655:2655) (2670:2670:2670))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a45\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2655:2655:2655) (2670:2670:2670))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a45\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2655:2655:2655) (2670:2670:2670))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a45\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2655:2655:2655) (2670:2670:2670))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a45\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5061:5061:5061) (5133:5133:5133))
        (PORT d[1] (4633:4633:4633) (4894:4894:4894))
        (PORT d[2] (8630:8630:8630) (8739:8739:8739))
        (PORT d[3] (6247:6247:6247) (6312:6312:6312))
        (PORT d[4] (3365:3365:3365) (3513:3513:3513))
        (PORT d[5] (6962:6962:6962) (6989:6989:6989))
        (PORT d[6] (3873:3873:3873) (4084:4084:4084))
        (PORT d[7] (8303:8303:8303) (8429:8429:8429))
        (PORT d[8] (3823:3823:3823) (4060:4060:4060))
        (PORT d[9] (4311:4311:4311) (4420:4420:4420))
        (PORT d[10] (3667:3667:3667) (3771:3771:3771))
        (PORT d[11] (6742:6742:6742) (6804:6804:6804))
        (PORT d[12] (6805:6805:6805) (6817:6817:6817))
        (PORT clk (2446:2446:2446) (2437:2437:2437))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a45\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2446:2446:2446) (2437:2437:2437))
        (PORT d[0] (3815:3815:3815) (3905:3905:3905))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a45\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2447:2447:2447) (2438:2438:2438))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a45\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2447:2447:2447) (2438:2438:2438))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a45\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2447:2447:2447) (2438:2438:2438))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_RGB\|R\[1\]\~18\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3320:3320:3320) (3229:3229:3229))
        (PORT datab (2153:2153:2153) (2209:2209:2209))
        (PORT datac (1441:1441:1441) (1464:1464:1464))
        (PORT datad (2181:2181:2181) (2174:2174:2174))
        (IOPATH dataa combout (400:400:400) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a93\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2323:2323:2323) (2460:2460:2460))
        (PORT clk (2813:2813:2813) (2809:2809:2809))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a93\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2674:2674:2674) (2791:2791:2791))
        (PORT d[1] (2418:2418:2418) (2581:2581:2581))
        (PORT d[2] (1513:1513:1513) (1580:1580:1580))
        (PORT d[3] (2176:2176:2176) (2271:2271:2271))
        (PORT d[4] (2175:2175:2175) (2225:2225:2225))
        (PORT d[5] (2607:2607:2607) (2673:2673:2673))
        (PORT d[6] (2529:2529:2529) (2627:2627:2627))
        (PORT d[7] (2662:2662:2662) (2690:2690:2690))
        (PORT d[8] (2616:2616:2616) (2631:2631:2631))
        (PORT d[9] (1883:1883:1883) (1966:1966:1966))
        (PORT d[10] (2565:2565:2565) (2667:2667:2667))
        (PORT d[11] (2678:2678:2678) (2808:2808:2808))
        (PORT d[12] (2234:2234:2234) (2319:2319:2319))
        (PORT clk (2809:2809:2809) (2805:2805:2805))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a93\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1866:1866:1866) (1841:1841:1841))
        (PORT clk (2809:2809:2809) (2805:2805:2805))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a93\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2813:2813:2813) (2809:2809:2809))
        (PORT d[0] (2461:2461:2461) (2442:2442:2442))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a93\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2814:2814:2814) (2810:2810:2810))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a93\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2814:2814:2814) (2810:2810:2810))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a93\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2814:2814:2814) (2810:2810:2810))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a93\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2814:2814:2814) (2810:2810:2810))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a93\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6475:6475:6475) (6457:6457:6457))
        (PORT d[1] (4995:4995:4995) (5206:5206:5206))
        (PORT d[2] (6314:6314:6314) (6413:6413:6413))
        (PORT d[3] (5926:5926:5926) (5979:5979:5979))
        (PORT d[4] (3376:3376:3376) (3527:3527:3527))
        (PORT d[5] (4058:4058:4058) (4189:4189:4189))
        (PORT d[6] (5119:5119:5119) (5241:5241:5241))
        (PORT d[7] (6186:6186:6186) (6247:6247:6247))
        (PORT d[8] (4554:4554:4554) (4773:4773:4773))
        (PORT d[9] (4134:4134:4134) (4324:4324:4324))
        (PORT d[10] (5377:5377:5377) (5503:5503:5503))
        (PORT d[11] (8120:8120:8120) (8178:8178:8178))
        (PORT d[12] (5798:5798:5798) (5827:5827:5827))
        (PORT clk (2506:2506:2506) (2499:2499:2499))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a93\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2506:2506:2506) (2499:2499:2499))
        (PORT d[0] (4757:4757:4757) (4714:4714:4714))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a93\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2507:2507:2507) (2500:2500:2500))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a93\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2507:2507:2507) (2500:2500:2500))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a93\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2507:2507:2507) (2500:2500:2500))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_RGB\|R\[1\]\~19\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2445:2445:2445) (2408:2408:2408))
        (PORT datab (2154:2154:2154) (2210:2210:2210))
        (PORT datac (203:203:203) (234:234:234))
        (PORT datad (2814:2814:2814) (2796:2796:2796))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a33\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2711:2711:2711) (2894:2894:2894))
        (PORT clk (3321:3321:3321) (3384:3384:3384))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a33\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2680:2680:2680) (2698:2698:2698))
        (PORT d[1] (1921:1921:1921) (2044:2044:2044))
        (PORT d[2] (3471:3471:3471) (3671:3671:3671))
        (PORT d[3] (2026:2026:2026) (2158:2158:2158))
        (PORT d[4] (3256:3256:3256) (3318:3318:3318))
        (PORT d[5] (2955:2955:2955) (3032:3032:3032))
        (PORT d[6] (3051:3051:3051) (3210:3210:3210))
        (PORT d[7] (2269:2269:2269) (2268:2268:2268))
        (PORT d[8] (2596:2596:2596) (2707:2707:2707))
        (PORT d[9] (3304:3304:3304) (3436:3436:3436))
        (PORT d[10] (2527:2527:2527) (2688:2688:2688))
        (PORT d[11] (2737:2737:2737) (2894:2894:2894))
        (PORT d[12] (2343:2343:2343) (2442:2442:2442))
        (PORT clk (3317:3317:3317) (3380:3380:3380))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a33\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2488:2488:2488) (2445:2445:2445))
        (PORT clk (3317:3317:3317) (3380:3380:3380))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a33\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3321:3321:3321) (3384:3384:3384))
        (PORT d[0] (3110:3110:3110) (3076:3076:3076))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a33\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3322:3322:3322) (3385:3385:3385))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a33\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3322:3322:3322) (3385:3385:3385))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a33\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3322:3322:3322) (3385:3385:3385))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a33\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3322:3322:3322) (3385:3385:3385))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a33\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1656:1656:1656) (1633:1633:1633))
        (PORT d[1] (3070:3070:3070) (3036:3036:3036))
        (PORT d[2] (1980:1980:1980) (1959:1959:1959))
        (PORT d[3] (2569:2569:2569) (2516:2516:2516))
        (PORT d[4] (1946:1946:1946) (1930:1930:1930))
        (PORT d[5] (3512:3512:3512) (3554:3554:3554))
        (PORT d[6] (4171:4171:4171) (4286:4286:4286))
        (PORT d[7] (5425:5425:5425) (5359:5359:5359))
        (PORT d[8] (4251:4251:4251) (4324:4324:4324))
        (PORT d[9] (2038:2038:2038) (2044:2044:2044))
        (PORT d[10] (4536:4536:4536) (4704:4704:4704))
        (PORT d[11] (2034:2034:2034) (2025:2025:2025))
        (PORT d[12] (5139:5139:5139) (5141:5141:5141))
        (PORT clk (2516:2516:2516) (2507:2507:2507))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a33\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2516:2516:2516) (2507:2507:2507))
        (PORT d[0] (2060:2060:2060) (2061:2061:2061))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a33\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2517:2517:2517) (2508:2508:2508))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a33\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2517:2517:2517) (2508:2508:2508))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a33\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2517:2517:2517) (2508:2508:2508))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a81\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2278:2278:2278) (2421:2421:2421))
        (PORT clk (3030:3030:3030) (3110:3110:3110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a81\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (852:852:852) (908:908:908))
        (PORT d[1] (832:832:832) (879:879:879))
        (PORT d[2] (886:886:886) (947:947:947))
        (PORT d[3] (2290:2290:2290) (2371:2371:2371))
        (PORT d[4] (883:883:883) (938:938:938))
        (PORT d[5] (831:831:831) (890:890:890))
        (PORT d[6] (1949:1949:1949) (1989:1989:1989))
        (PORT d[7] (1196:1196:1196) (1236:1236:1236))
        (PORT d[8] (1724:1724:1724) (1740:1740:1740))
        (PORT d[9] (1517:1517:1517) (1565:1565:1565))
        (PORT d[10] (896:896:896) (948:948:948))
        (PORT d[11] (1350:1350:1350) (1357:1357:1357))
        (PORT d[12] (878:878:878) (935:935:935))
        (PORT clk (3026:3026:3026) (3106:3106:3106))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a81\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1447:1447:1447) (1374:1374:1374))
        (PORT clk (3026:3026:3026) (3106:3106:3106))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a81\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3030:3030:3030) (3110:3110:3110))
        (PORT d[0] (2069:2069:2069) (2005:2005:2005))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a81\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3031:3031:3031) (3111:3111:3111))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a81\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3031:3031:3031) (3111:3111:3111))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a81\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3031:3031:3031) (3111:3111:3111))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a81\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3031:3031:3031) (3111:3111:3111))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a81\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5721:5721:5721) (5691:5691:5691))
        (PORT d[1] (4211:4211:4211) (4388:4388:4388))
        (PORT d[2] (5537:5537:5537) (5607:5607:5607))
        (PORT d[3] (5544:5544:5544) (5562:5562:5562))
        (PORT d[4] (5768:5768:5768) (5671:5671:5671))
        (PORT d[5] (3002:3002:3002) (3120:3120:3120))
        (PORT d[6] (4100:4100:4100) (4201:4201:4201))
        (PORT d[7] (5825:5825:5825) (5866:5866:5866))
        (PORT d[8] (4118:4118:4118) (4286:4286:4286))
        (PORT d[9] (3426:3426:3426) (3585:3585:3585))
        (PORT d[10] (4317:4317:4317) (4421:4421:4421))
        (PORT d[11] (6135:6135:6135) (6010:6010:6010))
        (PORT d[12] (4685:4685:4685) (4717:4717:4717))
        (PORT clk (2514:2514:2514) (2507:2507:2507))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a81\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2514:2514:2514) (2507:2507:2507))
        (PORT d[0] (5589:5589:5589) (5368:5368:5368))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a81\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2515:2515:2515) (2508:2508:2508))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a81\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2515:2515:2515) (2508:2508:2508))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a81\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2515:2515:2515) (2508:2508:2508))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a81\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2352:2352:2352) (2495:2495:2495))
        (PORT clk (3044:3044:3044) (3117:3117:3117))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a81\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1200:1200:1200) (1251:1251:1251))
        (PORT d[1] (1570:1570:1570) (1622:1622:1622))
        (PORT d[2] (1220:1220:1220) (1275:1275:1275))
        (PORT d[3] (2257:2257:2257) (2336:2336:2336))
        (PORT d[4] (1553:1553:1553) (1607:1607:1607))
        (PORT d[5] (920:920:920) (982:982:982))
        (PORT d[6] (1627:1627:1627) (1676:1676:1676))
        (PORT d[7] (1482:1482:1482) (1499:1499:1499))
        (PORT d[8] (881:881:881) (937:937:937))
        (PORT d[9] (1473:1473:1473) (1518:1518:1518))
        (PORT d[10] (871:871:871) (921:921:921))
        (PORT d[11] (2257:2257:2257) (2305:2305:2305))
        (PORT d[12] (1505:1505:1505) (1540:1540:1540))
        (PORT clk (3040:3040:3040) (3113:3113:3113))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a81\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1108:1108:1108) (1036:1036:1036))
        (PORT clk (3040:3040:3040) (3113:3113:3113))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a81\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3044:3044:3044) (3117:3117:3117))
        (PORT d[0] (1730:1730:1730) (1667:1667:1667))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a81\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3045:3045:3045) (3118:3118:3118))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a81\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3045:3045:3045) (3118:3118:3118))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a81\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3045:3045:3045) (3118:3118:3118))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a81\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3045:3045:3045) (3118:3118:3118))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a81\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6046:6046:6046) (6006:6006:6006))
        (PORT d[1] (4217:4217:4217) (4395:4395:4395))
        (PORT d[2] (5565:5565:5565) (5631:5631:5631))
        (PORT d[3] (5552:5552:5552) (5571:5571:5571))
        (PORT d[4] (5769:5769:5769) (5672:5672:5672))
        (PORT d[5] (2971:2971:2971) (3085:3085:3085))
        (PORT d[6] (4124:4124:4124) (4221:4221:4221))
        (PORT d[7] (6223:6223:6223) (6265:6265:6265))
        (PORT d[8] (3692:3692:3692) (3860:3860:3860))
        (PORT d[9] (3409:3409:3409) (3566:3566:3566))
        (PORT d[10] (4332:4332:4332) (4431:4431:4431))
        (PORT d[11] (6133:6133:6133) (6011:6011:6011))
        (PORT d[12] (5048:5048:5048) (5064:5064:5064))
        (PORT clk (2512:2512:2512) (2506:2506:2506))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a81\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2512:2512:2512) (2506:2506:2506))
        (PORT d[0] (5618:5618:5618) (5398:5398:5398))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a81\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2513:2513:2513) (2507:2507:2507))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a81\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2513:2513:2513) (2507:2507:2507))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a81\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2513:2513:2513) (2507:2507:2507))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a33\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2629:2629:2629) (2773:2773:2773))
        (PORT clk (2843:2843:2843) (2839:2839:2839))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a33\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2686:2686:2686) (2837:2837:2837))
        (PORT d[1] (2441:2441:2441) (2614:2614:2614))
        (PORT d[2] (3450:3450:3450) (3667:3667:3667))
        (PORT d[3] (3061:3061:3061) (3216:3216:3216))
        (PORT d[4] (3373:3373:3373) (3480:3480:3480))
        (PORT d[5] (3055:3055:3055) (3257:3257:3257))
        (PORT d[6] (2762:2762:2762) (2916:2916:2916))
        (PORT d[7] (3217:3217:3217) (3304:3304:3304))
        (PORT d[8] (2923:2923:2923) (3064:3064:3064))
        (PORT d[9] (3349:3349:3349) (3518:3518:3518))
        (PORT d[10] (2427:2427:2427) (2612:2612:2612))
        (PORT d[11] (3318:3318:3318) (3472:3472:3472))
        (PORT d[12] (3296:3296:3296) (3438:3438:3438))
        (PORT clk (2839:2839:2839) (2835:2835:2835))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a33\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2614:2614:2614) (2616:2616:2616))
        (PORT clk (2839:2839:2839) (2835:2835:2835))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a33\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2843:2843:2843) (2839:2839:2839))
        (PORT d[0] (3236:3236:3236) (3247:3247:3247))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a33\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2844:2844:2844) (2840:2840:2840))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a33\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2844:2844:2844) (2840:2840:2840))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a33\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2844:2844:2844) (2840:2840:2840))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a33\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2844:2844:2844) (2840:2840:2840))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a33\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3825:3825:3825) (3856:3856:3856))
        (PORT d[1] (4456:4456:4456) (4342:4342:4342))
        (PORT d[2] (7931:7931:7931) (8190:8190:8190))
        (PORT d[3] (3955:3955:3955) (3869:3869:3869))
        (PORT d[4] (3535:3535:3535) (3620:3620:3620))
        (PORT d[5] (3572:3572:3572) (3572:3572:3572))
        (PORT d[6] (4201:4201:4201) (4111:4111:4111))
        (PORT d[7] (5413:5413:5413) (5423:5423:5423))
        (PORT d[8] (2633:2633:2633) (2721:2721:2721))
        (PORT d[9] (2762:2762:2762) (2778:2778:2778))
        (PORT d[10] (3744:3744:3744) (3929:3929:3929))
        (PORT d[11] (3986:3986:3986) (3940:3940:3940))
        (PORT d[12] (3924:3924:3924) (3883:3883:3883))
        (PORT clk (2525:2525:2525) (2517:2517:2517))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a33\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2525:2525:2525) (2517:2517:2517))
        (PORT d[0] (2304:2304:2304) (2318:2318:2318))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a33\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2526:2526:2526) (2518:2518:2518))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a33\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2526:2526:2526) (2518:2518:2518))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a33\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2526:2526:2526) (2518:2518:2518))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_RGB\|R\[1\]\~13\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2090:2090:2090) (2162:2162:2162))
        (PORT datab (2420:2420:2420) (2367:2367:2367))
        (PORT datac (1357:1357:1357) (1338:1338:1338))
        (PORT datad (3043:3043:3043) (2906:2906:2906))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_RGB\|R\[1\]\~14\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2090:2090:2090) (2162:2162:2162))
        (PORT datab (1734:1734:1734) (1631:1631:1631))
        (PORT datac (1670:1670:1670) (1649:1649:1649))
        (PORT datad (204:204:204) (227:227:227))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a57\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1971:1971:1971) (2082:2082:2082))
        (PORT clk (2750:2750:2750) (2810:2810:2810))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a57\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2240:2240:2240) (2322:2322:2322))
        (PORT d[1] (1611:1611:1611) (1698:1698:1698))
        (PORT d[2] (2677:2677:2677) (2823:2823:2823))
        (PORT d[3] (1599:1599:1599) (1685:1685:1685))
        (PORT d[4] (2935:2935:2935) (3027:3027:3027))
        (PORT d[5] (2029:2029:2029) (2086:2086:2086))
        (PORT d[6] (2709:2709:2709) (2826:2826:2826))
        (PORT d[7] (1902:1902:1902) (1936:1936:1936))
        (PORT d[8] (1678:1678:1678) (1740:1740:1740))
        (PORT d[9] (2125:2125:2125) (2151:2151:2151))
        (PORT d[10] (1670:1670:1670) (1778:1778:1778))
        (PORT d[11] (2148:2148:2148) (2223:2223:2223))
        (PORT d[12] (1661:1661:1661) (1727:1727:1727))
        (PORT clk (2746:2746:2746) (2806:2806:2806))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a57\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2169:2169:2169) (2091:2091:2091))
        (PORT clk (2746:2746:2746) (2806:2806:2806))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a57\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2750:2750:2750) (2810:2810:2810))
        (PORT d[0] (2791:2791:2791) (2722:2722:2722))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a57\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2751:2751:2751) (2811:2811:2811))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a57\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2751:2751:2751) (2811:2811:2811))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a57\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2751:2751:2751) (2811:2811:2811))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a57\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2751:2751:2751) (2811:2811:2811))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a57\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4762:4762:4762) (4807:4807:4807))
        (PORT d[1] (5284:5284:5284) (5457:5457:5457))
        (PORT d[2] (7955:7955:7955) (8176:8176:8176))
        (PORT d[3] (5276:5276:5276) (5301:5301:5301))
        (PORT d[4] (3320:3320:3320) (3396:3396:3396))
        (PORT d[5] (6683:6683:6683) (6692:6692:6692))
        (PORT d[6] (6631:6631:6631) (6619:6619:6619))
        (PORT d[7] (7256:7256:7256) (7289:7289:7289))
        (PORT d[8] (2158:2158:2158) (2209:2209:2209))
        (PORT d[9] (3064:3064:3064) (3128:3128:3128))
        (PORT d[10] (3558:3558:3558) (3629:3629:3629))
        (PORT d[11] (7161:7161:7161) (7028:7028:7028))
        (PORT d[12] (5809:5809:5809) (5829:5829:5829))
        (PORT clk (2460:2460:2460) (2450:2450:2450))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a57\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2460:2460:2460) (2450:2450:2450))
        (PORT d[0] (1635:1635:1635) (1605:1605:1605))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a57\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2461:2461:2461) (2451:2451:2451))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a57\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2461:2461:2461) (2451:2451:2451))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a57\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2461:2461:2461) (2451:2451:2451))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a9\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1900:1900:1900) (2012:2012:2012))
        (PORT clk (2779:2779:2779) (2840:2840:2840))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a9\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2209:2209:2209) (2288:2288:2288))
        (PORT d[1] (1834:1834:1834) (1910:1910:1910))
        (PORT d[2] (2365:2365:2365) (2518:2518:2518))
        (PORT d[3] (2189:2189:2189) (2261:2261:2261))
        (PORT d[4] (2815:2815:2815) (2820:2820:2820))
        (PORT d[5] (2029:2029:2029) (2085:2085:2085))
        (PORT d[6] (3003:3003:3003) (3110:3110:3110))
        (PORT d[7] (1901:1901:1901) (1935:1935:1935))
        (PORT d[8] (1671:1671:1671) (1732:1732:1732))
        (PORT d[9] (1848:1848:1848) (1898:1898:1898))
        (PORT d[10] (1954:1954:1954) (2049:2049:2049))
        (PORT d[11] (2180:2180:2180) (2259:2259:2259))
        (PORT d[12] (1629:1629:1629) (1691:1691:1691))
        (PORT clk (2775:2775:2775) (2836:2836:2836))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a9\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2109:2109:2109) (2047:2047:2047))
        (PORT clk (2775:2775:2775) (2836:2836:2836))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a9\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2779:2779:2779) (2840:2840:2840))
        (PORT d[0] (2731:2731:2731) (2678:2678:2678))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a9\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2780:2780:2780) (2841:2841:2841))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a9\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2780:2780:2780) (2841:2841:2841))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a9\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2780:2780:2780) (2841:2841:2841))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a9\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2780:2780:2780) (2841:2841:2841))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a9\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4735:4735:4735) (4779:4779:4779))
        (PORT d[1] (5283:5283:5283) (5456:5456:5456))
        (PORT d[2] (8009:8009:8009) (8234:8234:8234))
        (PORT d[3] (5311:5311:5311) (5348:5348:5348))
        (PORT d[4] (3360:3360:3360) (3440:3440:3440))
        (PORT d[5] (6659:6659:6659) (6664:6664:6664))
        (PORT d[6] (5522:5522:5522) (5612:5612:5612))
        (PORT d[7] (7241:7241:7241) (7272:7272:7272))
        (PORT d[8] (4415:4415:4415) (4584:4584:4584))
        (PORT d[9] (3251:3251:3251) (3340:3340:3340))
        (PORT d[10] (3572:3572:3572) (3635:3635:3635))
        (PORT d[11] (7187:7187:7187) (7054:7054:7054))
        (PORT d[12] (5794:5794:5794) (5812:5812:5812))
        (PORT clk (2467:2467:2467) (2458:2458:2458))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a9\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2467:2467:2467) (2458:2458:2458))
        (PORT d[0] (1603:1603:1603) (1563:1563:1563))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a9\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2468:2468:2468) (2459:2459:2459))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a9\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2468:2468:2468) (2459:2459:2459))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a9\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2468:2468:2468) (2459:2459:2459))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a9\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2370:2370:2370) (2526:2526:2526))
        (PORT clk (3074:3074:3074) (3162:3162:3162))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a9\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2705:2705:2705) (2849:2849:2849))
        (PORT d[1] (2400:2400:2400) (2539:2539:2539))
        (PORT d[2] (2064:2064:2064) (2210:2210:2210))
        (PORT d[3] (2711:2711:2711) (2879:2879:2879))
        (PORT d[4] (2956:2956:2956) (3069:3069:3069))
        (PORT d[5] (2276:2276:2276) (2413:2413:2413))
        (PORT d[6] (2689:2689:2689) (2802:2802:2802))
        (PORT d[7] (2891:2891:2891) (2976:2976:2976))
        (PORT d[8] (2980:2980:2980) (3125:3125:3125))
        (PORT d[9] (2920:2920:2920) (3057:3057:3057))
        (PORT d[10] (2817:2817:2817) (2993:2993:2993))
        (PORT d[11] (3452:3452:3452) (3619:3619:3619))
        (PORT d[12] (2646:2646:2646) (2773:2773:2773))
        (PORT clk (3070:3070:3070) (3158:3158:3158))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a9\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2529:2529:2529) (2515:2515:2515))
        (PORT clk (3070:3070:3070) (3158:3158:3158))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a9\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3074:3074:3074) (3162:3162:3162))
        (PORT d[0] (3151:3151:3151) (3146:3146:3146))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a9\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3075:3075:3075) (3163:3163:3163))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a9\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3075:3075:3075) (3163:3163:3163))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a9\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3075:3075:3075) (3163:3163:3163))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a9\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3075:3075:3075) (3163:3163:3163))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a9\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4358:4358:4358) (4418:4418:4418))
        (PORT d[1] (5509:5509:5509) (5402:5402:5402))
        (PORT d[2] (2075:2075:2075) (2074:2074:2074))
        (PORT d[3] (4597:4597:4597) (4634:4634:4634))
        (PORT d[4] (3580:3580:3580) (3680:3680:3680))
        (PORT d[5] (2832:2832:2832) (2831:2831:2831))
        (PORT d[6] (3937:3937:3937) (3904:3904:3904))
        (PORT d[7] (2638:2638:2638) (2592:2592:2592))
        (PORT d[8] (2997:2997:2997) (3081:3081:3081))
        (PORT d[9] (2072:2072:2072) (2086:2086:2086))
        (PORT d[10] (4621:4621:4621) (4819:4819:4819))
        (PORT d[11] (4011:4011:4011) (4005:4005:4005))
        (PORT d[12] (4670:4670:4670) (4632:4632:4632))
        (PORT clk (2484:2484:2484) (2475:2475:2475))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a9\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2484:2484:2484) (2475:2475:2475))
        (PORT d[0] (2636:2636:2636) (2679:2679:2679))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a9\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2485:2485:2485) (2476:2476:2476))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a9\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2485:2485:2485) (2476:2476:2476))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a9\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2485:2485:2485) (2476:2476:2476))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_RGB\|R\[1\]\~15\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (734:734:734) (739:739:739))
        (PORT datab (2115:2115:2115) (2001:2001:2001))
        (PORT datac (3292:3292:3292) (3194:3194:3194))
        (PORT datad (2122:2122:2122) (2170:2170:2170))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datab combout (359:359:359) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a57\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1914:1914:1914) (2014:2014:2014))
        (PORT clk (2855:2855:2855) (2863:2863:2863))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a57\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2323:2323:2323) (2436:2436:2436))
        (PORT d[1] (2419:2419:2419) (2538:2538:2538))
        (PORT d[2] (2341:2341:2341) (2440:2440:2440))
        (PORT d[3] (2210:2210:2210) (2312:2312:2312))
        (PORT d[4] (2321:2321:2321) (2446:2446:2446))
        (PORT d[5] (3255:3255:3255) (3368:3368:3368))
        (PORT d[6] (2957:2957:2957) (3047:3047:3047))
        (PORT d[7] (3130:3130:3130) (3194:3194:3194))
        (PORT d[8] (2817:2817:2817) (2869:2869:2869))
        (PORT d[9] (2245:2245:2245) (2365:2365:2365))
        (PORT d[10] (3884:3884:3884) (4071:4071:4071))
        (PORT d[11] (2533:2533:2533) (2648:2648:2648))
        (PORT d[12] (2503:2503:2503) (2588:2588:2588))
        (PORT clk (2851:2851:2851) (2859:2859:2859))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a57\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2166:2166:2166) (2151:2151:2151))
        (PORT clk (2851:2851:2851) (2859:2859:2859))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a57\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2855:2855:2855) (2863:2863:2863))
        (PORT d[0] (2788:2788:2788) (2782:2782:2782))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a57\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2856:2856:2856) (2864:2864:2864))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a57\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2856:2856:2856) (2864:2864:2864))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a57\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2856:2856:2856) (2864:2864:2864))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a57\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2856:2856:2856) (2864:2864:2864))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a57\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7203:7203:7203) (7179:7179:7179))
        (PORT d[1] (5777:5777:5777) (6057:6057:6057))
        (PORT d[2] (6973:6973:6973) (7069:7069:7069))
        (PORT d[3] (6584:6584:6584) (6627:6627:6627))
        (PORT d[4] (3379:3379:3379) (3529:3529:3529))
        (PORT d[5] (4489:4489:4489) (4621:4621:4621))
        (PORT d[6] (4341:4341:4341) (4494:4494:4494))
        (PORT d[7] (8989:8989:8989) (9109:9109:9109))
        (PORT d[8] (4511:4511:4511) (4740:4740:4740))
        (PORT d[9] (4549:4549:4549) (4651:4651:4651))
        (PORT d[10] (2845:2845:2845) (2895:2895:2895))
        (PORT d[11] (7450:7450:7450) (7502:7502:7502))
        (PORT d[12] (6470:6470:6470) (6492:6492:6492))
        (PORT clk (2481:2481:2481) (2473:2473:2473))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a57\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2481:2481:2481) (2473:2473:2473))
        (PORT d[0] (1920:1920:1920) (1918:1918:1918))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a57\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2482:2482:2482) (2474:2474:2474))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a57\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2482:2482:2482) (2474:2474:2474))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a57\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2482:2482:2482) (2474:2474:2474))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_RGB\|R\[1\]\~16\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1033:1033:1033) (1031:1031:1031))
        (PORT datab (235:235:235) (270:270:270))
        (PORT datac (3287:3287:3287) (3189:3189:3189))
        (PORT datad (1948:1948:1948) (1941:1941:1941))
        (IOPATH dataa combout (400:400:400) (368:368:368))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_RGB\|R\[1\]\~17\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (754:754:754) (774:774:774))
        (PORT datab (234:234:234) (269:269:269))
        (PORT datac (2279:2279:2279) (2321:2321:2321))
        (PORT datad (1866:1866:1866) (1953:1953:1953))
        (IOPATH dataa combout (400:400:400) (400:400:400))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a21\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2235:2235:2235) (2337:2337:2337))
        (PORT clk (2609:2609:2609) (2635:2635:2635))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a21\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2691:2691:2691) (2811:2811:2811))
        (PORT d[1] (2012:2012:2012) (2128:2128:2128))
        (PORT d[2] (1943:1943:1943) (2050:2050:2050))
        (PORT d[3] (2292:2292:2292) (2406:2406:2406))
        (PORT d[4] (2016:2016:2016) (2150:2150:2150))
        (PORT d[5] (2640:2640:2640) (2766:2766:2766))
        (PORT d[6] (2610:2610:2610) (2710:2710:2710))
        (PORT d[7] (2699:2699:2699) (2774:2774:2774))
        (PORT d[8] (3079:3079:3079) (3147:3147:3147))
        (PORT d[9] (2254:2254:2254) (2386:2386:2386))
        (PORT d[10] (2869:2869:2869) (3075:3075:3075))
        (PORT d[11] (3280:3280:3280) (3424:3424:3424))
        (PORT d[12] (2554:2554:2554) (2654:2654:2654))
        (PORT clk (2605:2605:2605) (2631:2631:2631))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a21\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2251:2251:2251) (2248:2248:2248))
        (PORT clk (2605:2605:2605) (2631:2631:2631))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a21\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2609:2609:2609) (2635:2635:2635))
        (PORT d[0] (2873:2873:2873) (2879:2879:2879))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a21\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2610:2610:2610) (2636:2636:2636))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a21\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2610:2610:2610) (2636:2636:2636))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a21\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2610:2610:2610) (2636:2636:2636))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a21\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2610:2610:2610) (2636:2636:2636))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a21\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5080:5080:5080) (5153:5153:5153))
        (PORT d[1] (5058:5058:5058) (5346:5346:5346))
        (PORT d[2] (8654:8654:8654) (8765:8765:8765))
        (PORT d[3] (6265:6265:6265) (6324:6324:6324))
        (PORT d[4] (3301:3301:3301) (3402:3402:3402))
        (PORT d[5] (6649:6649:6649) (6686:6686:6686))
        (PORT d[6] (4167:4167:4167) (4368:4368:4368))
        (PORT d[7] (8236:8236:8236) (8359:8359:8359))
        (PORT d[8] (3827:3827:3827) (4068:4068:4068))
        (PORT d[9] (4267:4267:4267) (4373:4373:4373))
        (PORT d[10] (3338:3338:3338) (3444:3444:3444))
        (PORT d[11] (6801:6801:6801) (6855:6855:6855))
        (PORT d[12] (7035:7035:7035) (7064:7064:7064))
        (PORT clk (2454:2454:2454) (2445:2445:2445))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a21\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2454:2454:2454) (2445:2445:2445))
        (PORT d[0] (4559:4559:4559) (4595:4595:4595))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a21\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2455:2455:2455) (2446:2446:2446))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a21\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2455:2455:2455) (2446:2446:2446))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a21\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2455:2455:2455) (2446:2446:2446))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a21\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2648:2648:2648) (2776:2776:2776))
        (PORT clk (2968:2968:2968) (3028:3028:3028))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a21\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1906:1906:1906) (1987:1987:1987))
        (PORT d[1] (2420:2420:2420) (2584:2584:2584))
        (PORT d[2] (1497:1497:1497) (1566:1566:1566))
        (PORT d[3] (2530:2530:2530) (2630:2630:2630))
        (PORT d[4] (1561:1561:1561) (1642:1642:1642))
        (PORT d[5] (2568:2568:2568) (2651:2651:2651))
        (PORT d[6] (2849:2849:2849) (2939:2939:2939))
        (PORT d[7] (2603:2603:2603) (2613:2613:2613))
        (PORT d[8] (2459:2459:2459) (2516:2516:2516))
        (PORT d[9] (1866:1866:1866) (1949:1949:1949))
        (PORT d[10] (3377:3377:3377) (3519:3519:3519))
        (PORT d[11] (2678:2678:2678) (2836:2836:2836))
        (PORT d[12] (2254:2254:2254) (2338:2338:2338))
        (PORT clk (2964:2964:2964) (3024:3024:3024))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a21\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2186:2186:2186) (2150:2150:2150))
        (PORT clk (2964:2964:2964) (3024:3024:3024))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a21\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2968:2968:2968) (3028:3028:3028))
        (PORT d[0] (2808:2808:2808) (2781:2781:2781))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a21\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2969:2969:2969) (3029:3029:3029))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a21\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2969:2969:2969) (3029:3029:3029))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a21\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2969:2969:2969) (3029:3029:3029))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a21\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2969:2969:2969) (3029:3029:3029))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a21\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6111:6111:6111) (6094:6094:6094))
        (PORT d[1] (4657:4657:4657) (4870:4870:4870))
        (PORT d[2] (6318:6318:6318) (6416:6416:6416))
        (PORT d[3] (5554:5554:5554) (5608:5608:5608))
        (PORT d[4] (3367:3367:3367) (3518:3518:3518))
        (PORT d[5] (3682:3682:3682) (3817:3817:3817))
        (PORT d[6] (4767:4767:4767) (4890:4890:4890))
        (PORT d[7] (5888:5888:5888) (5973:5973:5973))
        (PORT d[8] (4214:4214:4214) (4439:4439:4439))
        (PORT d[9] (4434:4434:4434) (4607:4607:4607))
        (PORT d[10] (4680:4680:4680) (4812:4812:4812))
        (PORT d[11] (7774:7774:7774) (7833:7833:7833))
        (PORT d[12] (5750:5750:5750) (5777:5777:5777))
        (PORT clk (2514:2514:2514) (2507:2507:2507))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a21\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2514:2514:2514) (2507:2507:2507))
        (PORT d[0] (4244:4244:4244) (4289:4289:4289))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a21\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2515:2515:2515) (2508:2508:2508))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a21\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2515:2515:2515) (2508:2508:2508))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a21\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2515:2515:2515) (2508:2508:2508))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_RGB\|R\[1\]\~11\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2090:2090:2090) (2161:2161:2161))
        (PORT datab (2422:2422:2422) (2369:2369:2369))
        (PORT datac (2561:2561:2561) (2560:2560:2560))
        (PORT datad (2816:2816:2816) (2790:2790:2790))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a69\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2304:2304:2304) (2441:2441:2441))
        (PORT clk (2959:2959:2959) (3012:3012:3012))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a69\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2720:2720:2720) (2826:2826:2826))
        (PORT d[1] (2393:2393:2393) (2556:2556:2556))
        (PORT d[2] (1813:1813:1813) (1869:1869:1869))
        (PORT d[3] (2531:2531:2531) (2626:2626:2626))
        (PORT d[4] (1863:1863:1863) (1913:1913:1913))
        (PORT d[5] (2552:2552:2552) (2633:2633:2633))
        (PORT d[6] (2859:2859:2859) (2958:2958:2958))
        (PORT d[7] (2628:2628:2628) (2656:2656:2656))
        (PORT d[8] (2482:2482:2482) (2544:2544:2544))
        (PORT d[9] (1900:1900:1900) (1991:1991:1991))
        (PORT d[10] (2881:2881:2881) (2981:2981:2981))
        (PORT d[11] (2696:2696:2696) (2855:2855:2855))
        (PORT d[12] (2253:2253:2253) (2338:2338:2338))
        (PORT clk (2955:2955:2955) (3008:3008:3008))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a69\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2163:2163:2163) (2111:2111:2111))
        (PORT clk (2955:2955:2955) (3008:3008:3008))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a69\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2959:2959:2959) (3012:3012:3012))
        (PORT d[0] (2785:2785:2785) (2742:2742:2742))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a69\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2960:2960:2960) (3013:3013:3013))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a69\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2960:2960:2960) (3013:3013:3013))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a69\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2960:2960:2960) (3013:3013:3013))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a69\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2960:2960:2960) (3013:3013:3013))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a69\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6480:6480:6480) (6461:6461:6461))
        (PORT d[1] (4619:4619:4619) (4832:4832:4832))
        (PORT d[2] (6307:6307:6307) (6405:6405:6405))
        (PORT d[3] (5905:5905:5905) (5955:5955:5955))
        (PORT d[4] (3387:3387:3387) (3539:3539:3539))
        (PORT d[5] (3722:3722:3722) (3856:3856:3856))
        (PORT d[6] (3441:3441:3441) (3618:3618:3618))
        (PORT d[7] (6844:6844:6844) (6938:6938:6938))
        (PORT d[8] (4241:4241:4241) (4467:4467:4467))
        (PORT d[9] (3797:3797:3797) (3989:3989:3989))
        (PORT d[10] (5025:5025:5025) (5156:5156:5156))
        (PORT d[11] (7767:7767:7767) (7820:7820:7820))
        (PORT d[12] (5806:5806:5806) (5835:5835:5835))
        (PORT clk (2512:2512:2512) (2504:2504:2504))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a69\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2512:2512:2512) (2504:2504:2504))
        (PORT d[0] (5619:5619:5619) (5607:5607:5607))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a69\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2513:2513:2513) (2505:2505:2505))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a69\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2513:2513:2513) (2505:2505:2505))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a69\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2513:2513:2513) (2505:2505:2505))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a69\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2174:2174:2174) (2295:2295:2295))
        (PORT clk (2755:2755:2755) (2760:2760:2760))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a69\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2302:2302:2302) (2424:2424:2424))
        (PORT d[1] (2380:2380:2380) (2541:2541:2541))
        (PORT d[2] (1903:1903:1903) (1999:1999:1999))
        (PORT d[3] (1928:1928:1928) (2042:2042:2042))
        (PORT d[4] (1929:1929:1929) (2058:2058:2058))
        (PORT d[5] (2995:2995:2995) (3108:3108:3108))
        (PORT d[6] (2184:2184:2184) (2289:2289:2289))
        (PORT d[7] (2650:2650:2650) (2677:2677:2677))
        (PORT d[8] (2855:2855:2855) (2946:2946:2946))
        (PORT d[9] (1917:1917:1917) (2002:2002:2002))
        (PORT d[10] (2567:2567:2567) (2669:2669:2669))
        (PORT d[11] (2627:2627:2627) (2753:2753:2753))
        (PORT d[12] (2241:2241:2241) (2326:2326:2326))
        (PORT clk (2751:2751:2751) (2756:2756:2756))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a69\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2114:2114:2114) (2101:2101:2101))
        (PORT clk (2751:2751:2751) (2756:2756:2756))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a69\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2755:2755:2755) (2760:2760:2760))
        (PORT d[0] (2736:2736:2736) (2732:2732:2732))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a69\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2756:2756:2756) (2761:2761:2761))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a69\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2756:2756:2756) (2761:2761:2761))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a69\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2756:2756:2756) (2761:2761:2761))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a69\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2756:2756:2756) (2761:2761:2761))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a69\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6791:6791:6791) (6768:6768:6768))
        (PORT d[1] (5342:5342:5342) (5541:5541:5541))
        (PORT d[2] (6677:6677:6677) (6779:6779:6779))
        (PORT d[3] (6246:6246:6246) (6295:6295:6295))
        (PORT d[4] (3326:3326:3326) (3469:3469:3469))
        (PORT d[5] (4079:4079:4079) (4214:4214:4214))
        (PORT d[6] (5127:5127:5127) (5250:5250:5250))
        (PORT d[7] (5882:5882:5882) (5968:5968:5968))
        (PORT d[8] (4562:4562:4562) (4782:4782:4782))
        (PORT d[9] (4490:4490:4490) (4676:4676:4676))
        (PORT d[10] (5362:5362:5362) (5492:5492:5492))
        (PORT d[11] (7825:7825:7825) (7872:7872:7872))
        (PORT d[12] (6123:6123:6123) (6150:6150:6150))
        (PORT clk (2500:2500:2500) (2492:2492:2492))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a69\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2500:2500:2500) (2492:2492:2492))
        (PORT d[0] (5991:5991:5991) (5973:5973:5973))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a69\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2501:2501:2501) (2493:2493:2493))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a69\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2501:2501:2501) (2493:2493:2493))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a69\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2501:2501:2501) (2493:2493:2493))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_RGB\|R\[1\]\~12\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (235:235:235) (276:276:276))
        (PORT datab (2423:2423:2423) (2370:2370:2370))
        (PORT datac (2607:2607:2607) (2606:2606:2606))
        (PORT datad (1958:1958:1958) (1953:1953:1953))
        (IOPATH dataa combout (417:417:417) (428:428:428))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_RGB\|R\[1\]\~20\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (236:236:236) (277:277:277))
        (PORT datab (234:234:234) (269:269:269))
        (PORT datac (720:720:720) (724:724:724))
        (PORT datad (1867:1867:1867) (1954:1954:1954))
        (IOPATH dataa combout (349:349:349) (354:354:354))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_RGB\|R\[1\]\~21\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (3448:3448:3448) (3568:3568:3568))
        (PORT datad (2974:2974:2974) (2881:2881:2881))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE \\ov7670_data\[6\]\~input\\)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (633:633:633) (815:815:815))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_ov7670_capture\|latched_d\[6\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (3542:3542:3542) (3762:3762:3762))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_ov7670_capture\|latched_d\[6\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1603:1603:1603) (1644:1644:1644))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_ov7670_capture\|d_latch\[6\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (910:910:910) (934:934:934))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_ov7670_capture\|d_latch\[6\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2715:2715:2715) (2802:2802:2802))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (992:992:992) (1026:1026:1026))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_ov7670_capture\|d_latch\[14\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (257:257:257) (329:329:329))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_ov7670_capture\|d_latch\[14\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2715:2715:2715) (2802:2802:2802))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (992:992:992) (1026:1026:1026))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a82\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3030:3030:3030) (3159:3159:3159))
        (PORT clk (3692:3692:3692) (3785:3785:3785))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a82\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3168:3168:3168) (3222:3222:3222))
        (PORT d[1] (2388:2388:2388) (2555:2555:2555))
        (PORT d[2] (2705:2705:2705) (2860:2860:2860))
        (PORT d[3] (2437:2437:2437) (2611:2611:2611))
        (PORT d[4] (2816:2816:2816) (2990:2990:2990))
        (PORT d[5] (3388:3388:3388) (3502:3502:3502))
        (PORT d[6] (2438:2438:2438) (2569:2569:2569))
        (PORT d[7] (2376:2376:2376) (2392:2392:2392))
        (PORT d[8] (3319:3319:3319) (3498:3498:3498))
        (PORT d[9] (2657:2657:2657) (2796:2796:2796))
        (PORT d[10] (2613:2613:2613) (2822:2822:2822))
        (PORT d[11] (3068:3068:3068) (3255:3255:3255))
        (PORT d[12] (2330:2330:2330) (2460:2460:2460))
        (PORT clk (3688:3688:3688) (3781:3781:3781))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a82\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2769:2769:2769) (2775:2775:2775))
        (PORT clk (3688:3688:3688) (3781:3781:3781))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a82\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3692:3692:3692) (3785:3785:3785))
        (PORT d[0] (3152:3152:3152) (3145:3145:3145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a82\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3693:3693:3693) (3786:3786:3786))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a82\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3693:3693:3693) (3786:3786:3786))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a82\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3693:3693:3693) (3786:3786:3786))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a82\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3693:3693:3693) (3786:3786:3786))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a82\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3958:3958:3958) (3888:3888:3888))
        (PORT d[1] (3078:3078:3078) (3220:3220:3220))
        (PORT d[2] (2967:2967:2967) (2929:2929:2929))
        (PORT d[3] (3597:3597:3597) (3538:3538:3538))
        (PORT d[4] (3882:3882:3882) (3818:3818:3818))
        (PORT d[5] (2771:2771:2771) (2807:2807:2807))
        (PORT d[6] (3016:3016:3016) (3128:3128:3128))
        (PORT d[7] (4332:4332:4332) (4266:4266:4266))
        (PORT d[8] (2480:2480:2480) (2555:2555:2555))
        (PORT d[9] (2996:2996:2996) (3140:3140:3140))
        (PORT d[10] (3463:3463:3463) (3627:3627:3627))
        (PORT d[11] (4008:4008:4008) (3956:3956:3956))
        (PORT d[12] (3968:3968:3968) (3929:3929:3929))
        (PORT clk (2520:2520:2520) (2516:2516:2516))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a82\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2520:2520:2520) (2516:2516:2516))
        (PORT d[0] (3820:3820:3820) (3691:3691:3691))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a82\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2521:2521:2521) (2517:2517:2517))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a82\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2521:2521:2521) (2517:2517:2517))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a82\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2521:2521:2521) (2517:2517:2517))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a58\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3096:3096:3096) (3242:3242:3242))
        (PORT clk (3463:3463:3463) (3579:3579:3579))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a58\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3609:3609:3609) (3854:3854:3854))
        (PORT d[1] (2533:2533:2533) (2732:2732:2732))
        (PORT d[2] (2450:2450:2450) (2606:2606:2606))
        (PORT d[3] (2792:2792:2792) (2982:2982:2982))
        (PORT d[4] (3229:3229:3229) (3303:3303:3303))
        (PORT d[5] (3295:3295:3295) (3376:3376:3376))
        (PORT d[6] (1984:1984:1984) (2096:2096:2096))
        (PORT d[7] (3446:3446:3446) (3602:3602:3602))
        (PORT d[8] (3340:3340:3340) (3501:3501:3501))
        (PORT d[9] (2550:2550:2550) (2650:2650:2650))
        (PORT d[10] (2965:2965:2965) (3203:3203:3203))
        (PORT d[11] (3547:3547:3547) (3755:3755:3755))
        (PORT d[12] (2314:2314:2314) (2460:2460:2460))
        (PORT clk (3459:3459:3459) (3575:3575:3575))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a58\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2355:2355:2355) (2391:2391:2391))
        (PORT clk (3459:3459:3459) (3575:3575:3575))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a58\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3463:3463:3463) (3579:3579:3579))
        (PORT d[0] (2977:2977:2977) (3022:3022:3022))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a58\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3464:3464:3464) (3580:3580:3580))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a58\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3464:3464:3464) (3580:3580:3580))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a58\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3464:3464:3464) (3580:3580:3580))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a58\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3464:3464:3464) (3580:3580:3580))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a58\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2027:2027:2027) (2032:2032:2032))
        (PORT d[1] (2495:2495:2495) (2526:2526:2526))
        (PORT d[2] (4050:4050:4050) (4029:4029:4029))
        (PORT d[3] (2020:2020:2020) (2030:2030:2030))
        (PORT d[4] (2716:2716:2716) (2722:2722:2722))
        (PORT d[5] (1574:1574:1574) (1612:1612:1612))
        (PORT d[6] (1743:1743:1743) (1766:1766:1766))
        (PORT d[7] (2030:2030:2030) (2023:2023:2023))
        (PORT d[8] (2072:2072:2072) (2067:2067:2067))
        (PORT d[9] (3098:3098:3098) (3154:3154:3154))
        (PORT d[10] (2070:2070:2070) (2078:2078:2078))
        (PORT d[11] (2366:2366:2366) (2371:2371:2371))
        (PORT d[12] (1762:1762:1762) (1773:1773:1773))
        (PORT clk (2502:2502:2502) (2489:2489:2489))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a58\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2502:2502:2502) (2489:2489:2489))
        (PORT d[0] (2853:2853:2853) (2937:2937:2937))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a58\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2503:2503:2503) (2490:2490:2490))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a58\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2503:2503:2503) (2490:2490:2490))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a58\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2503:2503:2503) (2490:2490:2490))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_RGB\|R\[2\]\~22\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2213:2213:2213) (2301:2301:2301))
        (PORT datab (2103:2103:2103) (2079:2079:2079))
        (PORT datac (1940:1940:1940) (1943:1943:1943))
        (PORT datad (1747:1747:1747) (1781:1781:1781))
        (IOPATH dataa combout (400:400:400) (371:371:371))
        (IOPATH datab combout (402:402:402) (368:368:368))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a94\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2345:2345:2345) (2372:2372:2372))
        (PORT clk (2551:2551:2551) (2550:2550:2550))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a94\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2667:2667:2667) (2818:2818:2818))
        (PORT d[1] (2317:2317:2317) (2434:2434:2434))
        (PORT d[2] (2670:2670:2670) (2798:2798:2798))
        (PORT d[3] (2701:2701:2701) (2852:2852:2852))
        (PORT d[4] (2718:2718:2718) (2880:2880:2880))
        (PORT d[5] (2953:2953:2953) (3069:3069:3069))
        (PORT d[6] (2978:2978:2978) (3116:3116:3116))
        (PORT d[7] (3107:3107:3107) (3182:3182:3182))
        (PORT d[8] (2830:2830:2830) (2921:2921:2921))
        (PORT d[9] (2320:2320:2320) (2448:2448:2448))
        (PORT d[10] (3061:3061:3061) (3213:3213:3213))
        (PORT d[11] (3029:3029:3029) (3177:3177:3177))
        (PORT d[12] (2636:2636:2636) (2745:2745:2745))
        (PORT clk (2547:2547:2547) (2546:2546:2546))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a94\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2542:2542:2542) (2566:2566:2566))
        (PORT clk (2547:2547:2547) (2546:2546:2546))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a94\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2551:2551:2551) (2550:2550:2550))
        (PORT d[0] (3164:3164:3164) (3197:3197:3197))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a94\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2552:2552:2552) (2551:2551:2551))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a94\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2552:2552:2552) (2551:2551:2551))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a94\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2552:2552:2552) (2551:2551:2551))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a94\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2552:2552:2552) (2551:2551:2551))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a94\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4726:4726:4726) (4801:4801:4801))
        (PORT d[1] (4687:4687:4687) (4976:4976:4976))
        (PORT d[2] (8290:8290:8290) (8401:8401:8401))
        (PORT d[3] (5896:5896:5896) (5957:5957:5957))
        (PORT d[4] (2965:2965:2965) (3065:3065:3065))
        (PORT d[5] (6273:6273:6273) (6311:6311:6311))
        (PORT d[6] (5025:5025:5025) (5076:5076:5076))
        (PORT d[7] (7892:7892:7892) (8020:8020:8020))
        (PORT d[8] (4954:4954:4954) (5215:5215:5215))
        (PORT d[9] (2975:2975:2975) (3105:3105:3105))
        (PORT d[10] (3649:3649:3649) (3742:3742:3742))
        (PORT d[11] (6440:6440:6440) (6499:6499:6499))
        (PORT d[12] (6640:6640:6640) (6672:6672:6672))
        (PORT clk (2486:2486:2486) (2477:2477:2477))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a94\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2486:2486:2486) (2477:2477:2477))
        (PORT d[0] (4698:4698:4698) (4589:4589:4589))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a94\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2487:2487:2487) (2478:2478:2478))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a94\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2487:2487:2487) (2478:2478:2478))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a94\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2487:2487:2487) (2478:2478:2478))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a70\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3411:3411:3411) (3581:3581:3581))
        (PORT clk (3849:3849:3849) (3971:3971:3971))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a70\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3251:3251:3251) (3327:3327:3327))
        (PORT d[1] (2931:2931:2931) (3163:3163:3163))
        (PORT d[2] (3113:3113:3113) (3285:3285:3285))
        (PORT d[3] (2809:2809:2809) (3014:3014:3014))
        (PORT d[4] (3357:3357:3357) (3479:3479:3479))
        (PORT d[5] (2705:2705:2705) (2875:2875:2875))
        (PORT d[6] (2346:2346:2346) (2477:2477:2477))
        (PORT d[7] (3467:3467:3467) (3668:3668:3668))
        (PORT d[8] (3407:3407:3407) (3605:3605:3605))
        (PORT d[9] (3387:3387:3387) (3516:3516:3516))
        (PORT d[10] (3032:3032:3032) (3285:3285:3285))
        (PORT d[11] (4214:4214:4214) (4441:4441:4441))
        (PORT d[12] (2566:2566:2566) (2653:2653:2653))
        (PORT clk (3845:3845:3845) (3967:3967:3967))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a70\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2779:2779:2779) (2752:2752:2752))
        (PORT clk (3845:3845:3845) (3967:3967:3967))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a70\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3849:3849:3849) (3971:3971:3971))
        (PORT d[0] (3114:3114:3114) (3102:3102:3102))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a70\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3850:3850:3850) (3972:3972:3972))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a70\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3850:3850:3850) (3972:3972:3972))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a70\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3850:3850:3850) (3972:3972:3972))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a70\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3850:3850:3850) (3972:3972:3972))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a70\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3482:3482:3482) (3473:3473:3473))
        (PORT d[1] (3349:3349:3349) (3481:3481:3481))
        (PORT d[2] (3011:3011:3011) (2998:2998:2998))
        (PORT d[3] (3431:3431:3431) (3442:3442:3442))
        (PORT d[4] (3385:3385:3385) (3381:3381:3381))
        (PORT d[5] (2917:2917:2917) (3000:3000:3000))
        (PORT d[6] (2172:2172:2172) (2224:2224:2224))
        (PORT d[7] (3104:3104:3104) (3083:3083:3083))
        (PORT d[8] (4751:4751:4751) (5018:5018:5018))
        (PORT d[9] (2377:2377:2377) (2423:2423:2423))
        (PORT d[10] (3032:3032:3032) (3142:3142:3142))
        (PORT d[11] (3668:3668:3668) (3653:3653:3653))
        (PORT d[12] (2690:2690:2690) (2702:2702:2702))
        (PORT clk (2500:2500:2500) (2489:2489:2489))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a70\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2500:2500:2500) (2489:2489:2489))
        (PORT d[0] (2751:2751:2751) (2635:2635:2635))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a70\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2501:2501:2501) (2490:2490:2490))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a70\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2501:2501:2501) (2490:2490:2490))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a70\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2501:2501:2501) (2490:2490:2490))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_RGB\|R\[2\]\~23\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2209:2209:2209) (2297:2297:2297))
        (PORT datab (235:235:235) (269:269:269))
        (PORT datac (3817:3817:3817) (3922:3922:3922))
        (PORT datad (1816:1816:1816) (1777:1777:1777))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a82\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3311:3311:3311) (3408:3408:3408))
        (PORT clk (3656:3656:3656) (3734:3734:3734))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a82\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3282:3282:3282) (3356:3356:3356))
        (PORT d[1] (2397:2397:2397) (2562:2562:2562))
        (PORT d[2] (2394:2394:2394) (2558:2558:2558))
        (PORT d[3] (2431:2431:2431) (2604:2604:2604))
        (PORT d[4] (2409:2409:2409) (2446:2446:2446))
        (PORT d[5] (2592:2592:2592) (2593:2593:2593))
        (PORT d[6] (3504:3504:3504) (3695:3695:3695))
        (PORT d[7] (2363:2363:2363) (2372:2372:2372))
        (PORT d[8] (3499:3499:3499) (3608:3608:3608))
        (PORT d[9] (2655:2655:2655) (2764:2764:2764))
        (PORT d[10] (2882:2882:2882) (3079:3079:3079))
        (PORT d[11] (3687:3687:3687) (3809:3809:3809))
        (PORT d[12] (2352:2352:2352) (2484:2484:2484))
        (PORT clk (3652:3652:3652) (3730:3730:3730))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a82\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2451:2451:2451) (2401:2401:2401))
        (PORT clk (3652:3652:3652) (3730:3730:3730))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a82\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3656:3656:3656) (3734:3734:3734))
        (PORT d[0] (3072:3072:3072) (3031:3031:3031))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a82\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3657:3657:3657) (3735:3735:3735))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a82\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3657:3657:3657) (3735:3735:3735))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a82\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3657:3657:3657) (3735:3735:3735))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a82\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3657:3657:3657) (3735:3735:3735))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a82\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4296:4296:4296) (4211:4211:4211))
        (PORT d[1] (3395:3395:3395) (3531:3531:3531))
        (PORT d[2] (4350:4350:4350) (4280:4280:4280))
        (PORT d[3] (2684:2684:2684) (2663:2663:2663))
        (PORT d[4] (4267:4267:4267) (4224:4224:4224))
        (PORT d[5] (2462:2462:2462) (2510:2510:2510))
        (PORT d[6] (3073:3073:3073) (3197:3197:3197))
        (PORT d[7] (4380:4380:4380) (4321:4321:4321))
        (PORT d[8] (3160:3160:3160) (3237:3237:3237))
        (PORT d[9] (2987:2987:2987) (3133:3133:3133))
        (PORT d[10] (3415:3415:3415) (3573:3573:3573))
        (PORT d[11] (4364:4364:4364) (4311:4311:4311))
        (PORT d[12] (4378:4378:4378) (4345:4345:4345))
        (PORT clk (2521:2521:2521) (2516:2516:2516))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a82\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2521:2521:2521) (2516:2516:2516))
        (PORT d[0] (3846:3846:3846) (3721:3721:3721))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a82\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2522:2522:2522) (2517:2517:2517))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a82\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2522:2522:2522) (2517:2517:2517))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a82\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2522:2522:2522) (2517:2517:2517))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a58\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2931:2931:2931) (3031:3031:3031))
        (PORT clk (3397:3397:3397) (3477:3477:3477))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a58\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2376:2376:2376) (2413:2413:2413))
        (PORT d[1] (2235:2235:2235) (2345:2345:2345))
        (PORT d[2] (2443:2443:2443) (2581:2581:2581))
        (PORT d[3] (2363:2363:2363) (2486:2486:2486))
        (PORT d[4] (2703:2703:2703) (2862:2862:2862))
        (PORT d[5] (2288:2288:2288) (2425:2425:2425))
        (PORT d[6] (1638:1638:1638) (1743:1743:1743))
        (PORT d[7] (2308:2308:2308) (2308:2308:2308))
        (PORT d[8] (3236:3236:3236) (3361:3361:3361))
        (PORT d[9] (2243:2243:2243) (2347:2347:2347))
        (PORT d[10] (2586:2586:2586) (2786:2786:2786))
        (PORT d[11] (3318:3318:3318) (3448:3448:3448))
        (PORT d[12] (2296:2296:2296) (2390:2390:2390))
        (PORT clk (3393:3393:3393) (3473:3473:3473))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a58\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2227:2227:2227) (2117:2117:2117))
        (PORT clk (3393:3393:3393) (3473:3473:3473))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a58\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3397:3397:3397) (3477:3477:3477))
        (PORT d[0] (2849:2849:2849) (2748:2748:2748))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a58\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3398:3398:3398) (3478:3478:3478))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a58\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3398:3398:3398) (3478:3478:3478))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a58\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3398:3398:3398) (3478:3478:3478))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a58\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3398:3398:3398) (3478:3478:3478))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a58\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5021:5021:5021) (4943:4943:4943))
        (PORT d[1] (2526:2526:2526) (2511:2511:2511))
        (PORT d[2] (5052:5052:5052) (4975:4975:4975))
        (PORT d[3] (1971:1971:1971) (1950:1950:1950))
        (PORT d[4] (4946:4946:4946) (4900:4900:4900))
        (PORT d[5] (3168:3168:3168) (3210:3210:3210))
        (PORT d[6] (3792:3792:3792) (3914:3914:3914))
        (PORT d[7] (5094:5094:5094) (5035:5035:5035))
        (PORT d[8] (3904:3904:3904) (3977:3977:3977))
        (PORT d[9] (3999:3999:3999) (4134:4134:4134))
        (PORT d[10] (4485:4485:4485) (4648:4648:4648))
        (PORT d[11] (5142:5142:5142) (5090:5090:5090))
        (PORT d[12] (5060:5060:5060) (5019:5019:5019))
        (PORT clk (2528:2528:2528) (2520:2520:2520))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a58\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2528:2528:2528) (2520:2520:2520))
        (PORT d[0] (1984:1984:1984) (1953:1953:1953))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a58\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2529:2529:2529) (2521:2521:2521))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a58\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2529:2529:2529) (2521:2521:2521))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a58\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2529:2529:2529) (2521:2521:2521))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_RGB\|R\[2\]\~29\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1849:1849:1849) (1896:1896:1896))
        (PORT datab (1979:1979:1979) (1985:1985:1985))
        (PORT datac (1434:1434:1434) (1429:1429:1429))
        (PORT datad (2161:2161:2161) (2253:2253:2253))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a94\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2573:2573:2573) (2660:2660:2660))
        (PORT clk (2780:2780:2780) (2787:2787:2787))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a94\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2305:2305:2305) (2425:2425:2425))
        (PORT d[1] (2356:2356:2356) (2512:2512:2512))
        (PORT d[2] (1902:1902:1902) (2007:2007:2007))
        (PORT d[3] (2212:2212:2212) (2312:2312:2312))
        (PORT d[4] (1980:1980:1980) (2112:2112:2112))
        (PORT d[5] (3261:3261:3261) (3375:3375:3375))
        (PORT d[6] (2951:2951:2951) (3042:3042:3042))
        (PORT d[7] (3015:3015:3015) (3074:3074:3074))
        (PORT d[8] (2817:2817:2817) (2905:2905:2905))
        (PORT d[9] (2277:2277:2277) (2398:2398:2398))
        (PORT d[10] (3823:3823:3823) (3992:3992:3992))
        (PORT d[11] (2332:2332:2332) (2465:2465:2465))
        (PORT d[12] (2261:2261:2261) (2346:2346:2346))
        (PORT clk (2776:2776:2776) (2783:2783:2783))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a94\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1855:1855:1855) (1823:1823:1823))
        (PORT clk (2776:2776:2776) (2783:2783:2783))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a94\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2780:2780:2780) (2787:2787:2787))
        (PORT d[0] (2477:2477:2477) (2454:2454:2454))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a94\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2781:2781:2781) (2788:2788:2788))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a94\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2781:2781:2781) (2788:2788:2788))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a94\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2781:2781:2781) (2788:2788:2788))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a94\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2781:2781:2781) (2788:2788:2788))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a94\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6839:6839:6839) (6820:6820:6820))
        (PORT d[1] (5310:5310:5310) (5517:5517:5517))
        (PORT d[2] (6659:6659:6659) (6760:6760:6760))
        (PORT d[3] (6205:6205:6205) (6250:6250:6250))
        (PORT d[4] (3389:3389:3389) (3539:3539:3539))
        (PORT d[5] (4481:4481:4481) (4613:4613:4613))
        (PORT d[6] (5465:5465:5465) (5584:5584:5584))
        (PORT d[7] (5870:5870:5870) (5954:5954:5954))
        (PORT d[8] (4545:4545:4545) (4775:4775:4775))
        (PORT d[9] (4482:4482:4482) (4667:4667:4667))
        (PORT d[10] (5679:5679:5679) (5798:5798:5798))
        (PORT d[11] (7469:7469:7469) (7525:7525:7525))
        (PORT d[12] (6462:6462:6462) (6484:6484:6484))
        (PORT clk (2491:2491:2491) (2485:2485:2485))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a94\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2491:2491:2491) (2485:2485:2485))
        (PORT d[0] (4691:4691:4691) (4600:4600:4600))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a94\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2492:2492:2492) (2486:2486:2486))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a94\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2492:2492:2492) (2486:2486:2486))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a94\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2492:2492:2492) (2486:2486:2486))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a70\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2976:2976:2976) (3103:3103:3103))
        (PORT clk (2889:2889:2889) (2870:2870:2870))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a70\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3016:3016:3016) (3157:3157:3157))
        (PORT d[1] (2833:2833:2833) (3045:3045:3045))
        (PORT d[2] (3471:3471:3471) (3683:3683:3683))
        (PORT d[3] (2666:2666:2666) (2825:2825:2825))
        (PORT d[4] (3252:3252:3252) (3368:3368:3368))
        (PORT d[5] (3124:3124:3124) (3331:3331:3331))
        (PORT d[6] (3073:3073:3073) (3216:3216:3216))
        (PORT d[7] (3256:3256:3256) (3346:3346:3346))
        (PORT d[8] (2897:2897:2897) (3026:3026:3026))
        (PORT d[9] (3285:3285:3285) (3454:3454:3454))
        (PORT d[10] (2533:2533:2533) (2719:2719:2719))
        (PORT d[11] (3008:3008:3008) (3172:3172:3172))
        (PORT d[12] (3154:3154:3154) (3361:3361:3361))
        (PORT clk (2885:2885:2885) (2866:2866:2866))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a70\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2827:2827:2827) (2858:2858:2858))
        (PORT clk (2885:2885:2885) (2866:2866:2866))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a70\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2889:2889:2889) (2870:2870:2870))
        (PORT d[0] (3449:3449:3449) (3489:3489:3489))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a70\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2890:2890:2890) (2871:2871:2871))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a70\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2890:2890:2890) (2871:2871:2871))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a70\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2890:2890:2890) (2871:2871:2871))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a70\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2890:2890:2890) (2871:2871:2871))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a70\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3237:3237:3237) (3302:3302:3302))
        (PORT d[1] (4788:4788:4788) (4663:4663:4663))
        (PORT d[2] (7537:7537:7537) (7800:7800:7800))
        (PORT d[3] (3947:3947:3947) (3861:3861:3861))
        (PORT d[4] (3140:3140:3140) (3226:3226:3226))
        (PORT d[5] (3865:3865:3865) (3855:3855:3855))
        (PORT d[6] (4179:4179:4179) (4086:4086:4086))
        (PORT d[7] (3631:3631:3631) (3577:3577:3577))
        (PORT d[8] (2642:2642:2642) (2730:2730:2730))
        (PORT d[9] (2888:2888:2888) (2883:2883:2883))
        (PORT d[10] (3871:3871:3871) (4068:4068:4068))
        (PORT d[11] (3617:3617:3617) (3576:3576:3576))
        (PORT d[12] (3546:3546:3546) (3506:3506:3506))
        (PORT clk (2529:2529:2529) (2523:2523:2523))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a70\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2529:2529:2529) (2523:2523:2523))
        (PORT d[0] (3249:3249:3249) (3087:3087:3087))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a70\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2530:2530:2530) (2524:2524:2524))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a70\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2530:2530:2530) (2524:2524:2524))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a70\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2530:2530:2530) (2524:2524:2524))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_RGB\|R\[2\]\~30\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2213:2213:2213) (2302:2302:2302))
        (PORT datab (234:234:234) (268:268:268))
        (PORT datac (2392:2392:2392) (2446:2446:2446))
        (PORT datad (2601:2601:2601) (2543:2543:2543))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a34\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2980:2980:2980) (3085:3085:3085))
        (PORT clk (3055:3055:3055) (3129:3129:3129))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a34\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2694:2694:2694) (2823:2823:2823))
        (PORT d[1] (2419:2419:2419) (2582:2582:2582))
        (PORT d[2] (3141:3141:3141) (3379:3379:3379))
        (PORT d[3] (2354:2354:2354) (2523:2523:2523))
        (PORT d[4] (3301:3301:3301) (3403:3403:3403))
        (PORT d[5] (2945:2945:2945) (3071:3071:3071))
        (PORT d[6] (2167:2167:2167) (2328:2328:2328))
        (PORT d[7] (3148:3148:3148) (3209:3209:3209))
        (PORT d[8] (2938:2938:2938) (3078:3078:3078))
        (PORT d[9] (3009:3009:3009) (3156:3156:3156))
        (PORT d[10] (2908:2908:2908) (3095:3095:3095))
        (PORT d[11] (3069:3069:3069) (3238:3238:3238))
        (PORT d[12] (2603:2603:2603) (2730:2730:2730))
        (PORT clk (3051:3051:3051) (3125:3125:3125))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a34\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2561:2561:2561) (2557:2557:2557))
        (PORT clk (3051:3051:3051) (3125:3125:3125))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a34\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3055:3055:3055) (3129:3129:3129))
        (PORT d[0] (3183:3183:3183) (3188:3188:3188))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a34\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3056:3056:3056) (3130:3130:3130))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a34\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3056:3056:3056) (3130:3130:3130))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a34\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3056:3056:3056) (3130:3130:3130))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a34\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3056:3056:3056) (3130:3130:3130))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a34\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3985:3985:3985) (4043:4043:4043))
        (PORT d[1] (5184:5184:5184) (5084:5084:5084))
        (PORT d[2] (2413:2413:2413) (2406:2406:2406))
        (PORT d[3] (4174:4174:4174) (4217:4217:4217))
        (PORT d[4] (3229:3229:3229) (3327:3327:3327))
        (PORT d[5] (3109:3109:3109) (3097:3097:3097))
        (PORT d[6] (4548:4548:4548) (4456:4456:4456))
        (PORT d[7] (6039:6039:6039) (6032:6032:6032))
        (PORT d[8] (2636:2636:2636) (2729:2729:2729))
        (PORT d[9] (3439:3439:3439) (3444:3444:3444))
        (PORT d[10] (4216:4216:4216) (4410:4410:4410))
        (PORT d[11] (3977:3977:3977) (3968:3968:3968))
        (PORT d[12] (4305:4305:4305) (4262:4262:4262))
        (PORT clk (2507:2507:2507) (2501:2501:2501))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a34\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2507:2507:2507) (2501:2501:2501))
        (PORT d[0] (2989:2989:2989) (2987:2987:2987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a34\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2508:2508:2508) (2502:2502:2502))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a34\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2508:2508:2508) (2502:2502:2502))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a34\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2508:2508:2508) (2502:2502:2502))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a46\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2635:2635:2635) (2726:2726:2726))
        (PORT clk (3222:3222:3222) (3282:3282:3282))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a46\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3025:3025:3025) (3040:3040:3040))
        (PORT d[1] (2718:2718:2718) (2833:2833:2833))
        (PORT d[2] (2063:2063:2063) (2202:2202:2202))
        (PORT d[3] (2011:2011:2011) (2144:2144:2144))
        (PORT d[4] (2908:2908:2908) (2958:2958:2958))
        (PORT d[5] (2237:2237:2237) (2367:2367:2367))
        (PORT d[6] (3051:3051:3051) (3177:3177:3177))
        (PORT d[7] (3218:3218:3218) (3312:3312:3312))
        (PORT d[8] (2779:2779:2779) (2877:2877:2877))
        (PORT d[9] (2608:2608:2608) (2761:2761:2761))
        (PORT d[10] (2183:2183:2183) (2349:2349:2349))
        (PORT d[11] (2657:2657:2657) (2812:2812:2812))
        (PORT d[12] (2656:2656:2656) (2787:2787:2787))
        (PORT clk (3218:3218:3218) (3278:3278:3278))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a46\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2157:2157:2157) (2155:2155:2155))
        (PORT clk (3218:3218:3218) (3278:3278:3278))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a46\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3222:3222:3222) (3282:3282:3282))
        (PORT d[0] (2779:2779:2779) (2786:2786:2786))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a46\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3223:3223:3223) (3283:3283:3283))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a46\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3223:3223:3223) (3283:3283:3283))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a46\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3223:3223:3223) (3283:3283:3283))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a46\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3223:3223:3223) (3283:3283:3283))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a46\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2184:2184:2184) (2124:2124:2124))
        (PORT d[1] (3029:3029:3029) (2995:2995:2995))
        (PORT d[2] (2361:2361:2361) (2333:2333:2333))
        (PORT d[3] (2332:2332:2332) (2285:2285:2285))
        (PORT d[4] (4701:4701:4701) (4801:4801:4801))
        (PORT d[5] (1717:1717:1717) (1723:1723:1723))
        (PORT d[6] (3425:3425:3425) (3602:3602:3602))
        (PORT d[7] (2333:2333:2333) (2294:2294:2294))
        (PORT d[8] (1822:1822:1822) (1874:1874:1874))
        (PORT d[9] (1703:1703:1703) (1714:1714:1714))
        (PORT d[10] (4898:4898:4898) (5060:5060:5060))
        (PORT d[11] (2586:2586:2586) (2547:2547:2547))
        (PORT d[12] (5154:5154:5154) (5161:5161:5161))
        (PORT clk (2502:2502:2502) (2493:2493:2493))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a46\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2502:2502:2502) (2493:2493:2493))
        (PORT d[0] (1406:1406:1406) (1293:1293:1293))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a46\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2503:2503:2503) (2494:2494:2494))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a46\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2503:2503:2503) (2494:2494:2494))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a46\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2503:2503:2503) (2494:2494:2494))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a10\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3281:3281:3281) (3377:3377:3377))
        (PORT clk (2858:2858:2858) (2874:2874:2874))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a10\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3037:3037:3037) (3156:3156:3156))
        (PORT d[1] (2718:2718:2718) (2884:2884:2884))
        (PORT d[2] (3451:3451:3451) (3666:3666:3666))
        (PORT d[3] (2386:2386:2386) (2553:2553:2553))
        (PORT d[4] (3363:3363:3363) (3482:3482:3482))
        (PORT d[5] (3174:3174:3174) (3385:3385:3385))
        (PORT d[6] (2499:2499:2499) (2650:2650:2650))
        (PORT d[7] (2881:2881:2881) (2972:2972:2972))
        (PORT d[8] (2915:2915:2915) (3054:3054:3054))
        (PORT d[9] (3431:3431:3431) (3678:3678:3678))
        (PORT d[10] (2543:2543:2543) (2732:2732:2732))
        (PORT d[11] (3054:3054:3054) (3208:3208:3208))
        (PORT d[12] (2976:2976:2976) (3123:3123:3123))
        (PORT clk (2854:2854:2854) (2870:2870:2870))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a10\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2925:2925:2925) (2927:2927:2927))
        (PORT clk (2854:2854:2854) (2870:2870:2870))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a10\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2858:2858:2858) (2874:2874:2874))
        (PORT d[0] (3260:3260:3260) (3284:3284:3284))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a10\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2859:2859:2859) (2875:2875:2875))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a10\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2859:2859:2859) (2875:2875:2875))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a10\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2859:2859:2859) (2875:2875:2875))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a10\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2859:2859:2859) (2875:2875:2875))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a10\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3987:3987:3987) (4031:4031:4031))
        (PORT d[1] (4825:4825:4825) (4727:4727:4727))
        (PORT d[2] (8323:8323:8323) (8575:8575:8575))
        (PORT d[3] (4207:4207:4207) (4248:4248:4248))
        (PORT d[4] (3894:3894:3894) (3970:3970:3970))
        (PORT d[5] (3774:3774:3774) (3741:3741:3741))
        (PORT d[6] (4540:4540:4540) (4447:4447:4447))
        (PORT d[7] (5757:5757:5757) (5763:5763:5763))
        (PORT d[8] (2582:2582:2582) (2669:2669:2669))
        (PORT d[9] (3128:3128:3128) (3142:3142:3142))
        (PORT d[10] (3869:3869:3869) (4070:4070:4070))
        (PORT d[11] (3944:3944:3944) (3896:3896:3896))
        (PORT d[12] (3980:3980:3980) (3947:3947:3947))
        (PORT clk (2516:2516:2516) (2507:2507:2507))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a10\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2516:2516:2516) (2507:2507:2507))
        (PORT d[0] (2693:2693:2693) (2728:2728:2728))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a10\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2517:2517:2517) (2508:2508:2508))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a10\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2517:2517:2517) (2508:2508:2508))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a10\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2517:2517:2517) (2508:2508:2508))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a22\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2595:2595:2595) (2695:2695:2695))
        (PORT clk (3167:3167:3167) (3272:3272:3272))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a22\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3085:3085:3085) (3224:3224:3224))
        (PORT d[1] (2341:2341:2341) (2464:2464:2464))
        (PORT d[2] (3373:3373:3373) (3546:3546:3546))
        (PORT d[3] (2349:2349:2349) (2478:2478:2478))
        (PORT d[4] (2943:2943:2943) (3060:3060:3060))
        (PORT d[5] (2256:2256:2256) (2388:2388:2388))
        (PORT d[6] (2716:2716:2716) (2847:2847:2847))
        (PORT d[7] (2911:2911:2911) (3009:3009:3009))
        (PORT d[8] (2921:2921:2921) (3059:3059:3059))
        (PORT d[9] (2996:2996:2996) (3137:3137:3137))
        (PORT d[10] (2156:2156:2156) (2316:2316:2316))
        (PORT d[11] (2684:2684:2684) (2808:2808:2808))
        (PORT d[12] (2576:2576:2576) (2704:2704:2704))
        (PORT clk (3163:3163:3163) (3268:3268:3268))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a22\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2534:2534:2534) (2491:2491:2491))
        (PORT clk (3163:3163:3163) (3268:3268:3268))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a22\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3167:3167:3167) (3272:3272:3272))
        (PORT d[0] (3156:3156:3156) (3122:3122:3122))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a22\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3168:3168:3168) (3273:3273:3273))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a22\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3168:3168:3168) (3273:3273:3273))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a22\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3168:3168:3168) (3273:3273:3273))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a22\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3168:3168:3168) (3273:3273:3273))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a22\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5120:5120:5120) (5180:5180:5180))
        (PORT d[1] (2684:2684:2684) (2653:2653:2653))
        (PORT d[2] (1692:1692:1692) (1686:1686:1686))
        (PORT d[3] (5222:5222:5222) (5245:5245:5245))
        (PORT d[4] (4340:4340:4340) (4441:4441:4441))
        (PORT d[5] (2730:2730:2730) (2697:2697:2697))
        (PORT d[6] (3462:3462:3462) (3641:3641:3641))
        (PORT d[7] (1693:1693:1693) (1684:1684:1684))
        (PORT d[8] (1838:1838:1838) (1903:1903:1903))
        (PORT d[9] (1717:1717:1717) (1730:1730:1730))
        (PORT d[10] (2014:2014:2014) (1977:1977:1977))
        (PORT d[11] (2926:2926:2926) (2880:2880:2880))
        (PORT d[12] (5100:5100:5100) (5100:5100:5100))
        (PORT clk (2477:2477:2477) (2467:2467:2467))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a22\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2477:2477:2477) (2467:2467:2467))
        (PORT d[0] (1445:1445:1445) (1338:1338:1338))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a22\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2478:2478:2478) (2468:2468:2468))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a22\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2478:2478:2478) (2468:2468:2468))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a22\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2478:2478:2478) (2468:2468:2468))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_RGB\|R\[2\]\~26\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1736:1736:1736) (1722:1722:1722))
        (PORT datab (787:787:787) (778:778:778))
        (PORT datac (1883:1883:1883) (1977:1977:1977))
        (PORT datad (2234:2234:2234) (2228:2228:2228))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_RGB\|R\[2\]\~27\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1988:1988:1988) (1955:1955:1955))
        (PORT datab (427:427:427) (439:439:439))
        (PORT datac (204:204:204) (235:235:235))
        (PORT datad (2233:2233:2233) (2226:2226:2226))
        (IOPATH dataa combout (357:357:357) (354:354:354))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a34\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2990:2990:2990) (3130:3130:3130))
        (PORT clk (3138:3138:3138) (3233:3233:3233))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a34\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2922:2922:2922) (3146:3146:3146))
        (PORT d[1] (2549:2549:2549) (2741:2741:2741))
        (PORT d[2] (2105:2105:2105) (2259:2259:2259))
        (PORT d[3] (3144:3144:3144) (3342:3342:3342))
        (PORT d[4] (3418:3418:3418) (3593:3593:3593))
        (PORT d[5] (2311:2311:2311) (2447:2447:2447))
        (PORT d[6] (2429:2429:2429) (2590:2590:2590))
        (PORT d[7] (2922:2922:2922) (3030:3030:3030))
        (PORT d[8] (2877:2877:2877) (3022:3022:3022))
        (PORT d[9] (2677:2677:2677) (2839:2839:2839))
        (PORT d[10] (3159:3159:3159) (3340:3340:3340))
        (PORT d[11] (3000:3000:3000) (3143:3143:3143))
        (PORT d[12] (2639:2639:2639) (2760:2760:2760))
        (PORT clk (3134:3134:3134) (3229:3229:3229))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a34\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2631:2631:2631) (2641:2641:2641))
        (PORT clk (3134:3134:3134) (3229:3229:3229))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a34\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3138:3138:3138) (3233:3233:3233))
        (PORT d[0] (3253:3253:3253) (3272:3272:3272))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a34\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3139:3139:3139) (3234:3234:3234))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a34\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3139:3139:3139) (3234:3234:3234))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a34\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3139:3139:3139) (3234:3234:3234))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a34\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3139:3139:3139) (3234:3234:3234))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a34\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3837:3837:3837) (3808:3808:3808))
        (PORT d[1] (5002:5002:5002) (4949:4949:4949))
        (PORT d[2] (1891:1891:1891) (1914:1914:1914))
        (PORT d[3] (5062:5062:5062) (5005:5005:5005))
        (PORT d[4] (1554:1554:1554) (1600:1600:1600))
        (PORT d[5] (3197:3197:3197) (3209:3209:3209))
        (PORT d[6] (1540:1540:1540) (1583:1583:1583))
        (PORT d[7] (1750:1750:1750) (1762:1762:1762))
        (PORT d[8] (3754:3754:3754) (3886:3886:3886))
        (PORT d[9] (1484:1484:1484) (1523:1523:1523))
        (PORT d[10] (2083:2083:2083) (2090:2090:2090))
        (PORT d[11] (1873:1873:1873) (1916:1916:1916))
        (PORT d[12] (2008:2008:2008) (2022:2022:2022))
        (PORT clk (2449:2449:2449) (2435:2435:2435))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a34\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2449:2449:2449) (2435:2435:2435))
        (PORT d[0] (1302:1302:1302) (1254:1254:1254))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a34\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2450:2450:2450) (2436:2436:2436))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a34\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2450:2450:2450) (2436:2436:2436))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a34\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2450:2450:2450) (2436:2436:2436))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a46\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2480:2480:2480) (2540:2540:2540))
        (PORT clk (2310:2310:2310) (2208:2208:2208))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a46\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2731:2731:2731) (2889:2889:2889))
        (PORT d[1] (2400:2400:2400) (2555:2555:2555))
        (PORT d[2] (2349:2349:2349) (2489:2489:2489))
        (PORT d[3] (2373:2373:2373) (2531:2531:2531))
        (PORT d[4] (2323:2323:2323) (2490:2490:2490))
        (PORT d[5] (2992:2992:2992) (3132:3132:3132))
        (PORT d[6] (3031:3031:3031) (3171:3171:3171))
        (PORT d[7] (2793:2793:2793) (2886:2886:2886))
        (PORT d[8] (3181:3181:3181) (3296:3296:3296))
        (PORT d[9] (2668:2668:2668) (2825:2825:2825))
        (PORT d[10] (2747:2747:2747) (2899:2899:2899))
        (PORT d[11] (2925:2925:2925) (3057:3057:3057))
        (PORT d[12] (3264:3264:3264) (3420:3420:3420))
        (PORT clk (2306:2306:2306) (2204:2204:2204))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a46\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2491:2491:2491) (2505:2505:2505))
        (PORT clk (2306:2306:2306) (2204:2204:2204))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a46\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2310:2310:2310) (2208:2208:2208))
        (PORT d[0] (3113:3113:3113) (3136:3136:3136))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a46\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2311:2311:2311) (2209:2209:2209))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a46\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2311:2311:2311) (2209:2209:2209))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a46\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2311:2311:2311) (2209:2209:2209))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a46\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2311:2311:2311) (2209:2209:2209))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a46\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4008:4008:4008) (4087:4087:4087))
        (PORT d[1] (5019:5019:5019) (5301:5301:5301))
        (PORT d[2] (7585:7585:7585) (7702:7702:7702))
        (PORT d[3] (5226:5226:5226) (5292:5292:5292))
        (PORT d[4] (3388:3388:3388) (3506:3506:3506))
        (PORT d[5] (5544:5544:5544) (5584:5584:5584))
        (PORT d[6] (5417:5417:5417) (5456:5456:5456))
        (PORT d[7] (7213:7213:7213) (7345:7345:7345))
        (PORT d[8] (4230:4230:4230) (4502:4502:4502))
        (PORT d[9] (3798:3798:3798) (3906:3906:3906))
        (PORT d[10] (3292:3292:3292) (3395:3395:3395))
        (PORT d[11] (5311:5311:5311) (5374:5374:5374))
        (PORT d[12] (5898:5898:5898) (5934:5934:5934))
        (PORT clk (2512:2512:2512) (2504:2504:2504))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a46\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2512:2512:2512) (2504:2504:2504))
        (PORT d[0] (3124:3124:3124) (3218:3218:3218))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a46\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2513:2513:2513) (2505:2505:2505))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a46\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2513:2513:2513) (2505:2505:2505))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a46\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2513:2513:2513) (2505:2505:2505))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a10\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3254:3254:3254) (3378:3378:3378))
        (PORT clk (3418:3418:3418) (3502:3502:3502))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a10\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3648:3648:3648) (3864:3864:3864))
        (PORT d[1] (2535:2535:2535) (2726:2726:2726))
        (PORT d[2] (2438:2438:2438) (2618:2618:2618))
        (PORT d[3] (2845:2845:2845) (3059:3059:3059))
        (PORT d[4] (3287:3287:3287) (3362:3362:3362))
        (PORT d[5] (2322:2322:2322) (2459:2459:2459))
        (PORT d[6] (2528:2528:2528) (2721:2721:2721))
        (PORT d[7] (3296:3296:3296) (3425:3425:3425))
        (PORT d[8] (3071:3071:3071) (3237:3237:3237))
        (PORT d[9] (2683:2683:2683) (2830:2830:2830))
        (PORT d[10] (2777:2777:2777) (2921:2921:2921))
        (PORT d[11] (3140:3140:3140) (3350:3350:3350))
        (PORT d[12] (2302:2302:2302) (2431:2431:2431))
        (PORT clk (3414:3414:3414) (3498:3498:3498))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a10\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2478:2478:2478) (2482:2482:2482))
        (PORT clk (3414:3414:3414) (3498:3498:3498))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a10\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3418:3418:3418) (3502:3502:3502))
        (PORT d[0] (3104:3104:3104) (3117:3117:3117))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a10\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3419:3419:3419) (3503:3503:3503))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a10\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3419:3419:3419) (3503:3503:3503))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a10\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3419:3419:3419) (3503:3503:3503))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a10\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3419:3419:3419) (3503:3503:3503))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a10\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2823:2823:2823) (2833:2833:2833))
        (PORT d[1] (2191:2191:2191) (2240:2240:2240))
        (PORT d[2] (1106:1106:1106) (1126:1126:1126))
        (PORT d[3] (851:851:851) (886:886:886))
        (PORT d[4] (833:833:833) (882:882:882))
        (PORT d[5] (1891:1891:1891) (1920:1920:1920))
        (PORT d[6] (922:922:922) (976:976:976))
        (PORT d[7] (2019:2019:2019) (2009:2009:2009))
        (PORT d[8] (2065:2065:2065) (2062:2062:2062))
        (PORT d[9] (3793:3793:3793) (3842:3842:3842))
        (PORT d[10] (2402:2402:2402) (2401:2401:2401))
        (PORT d[11] (1500:1500:1500) (1543:1543:1543))
        (PORT d[12] (1376:1376:1376) (1392:1392:1392))
        (PORT clk (2475:2475:2475) (2462:2462:2462))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a10\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2475:2475:2475) (2462:2462:2462))
        (PORT d[0] (908:908:908) (839:839:839))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a10\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2476:2476:2476) (2463:2463:2463))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a10\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2476:2476:2476) (2463:2463:2463))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a10\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2476:2476:2476) (2463:2463:2463))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a22\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2831:2831:2831) (2936:2936:2936))
        (PORT clk (3153:3153:3153) (3184:3184:3184))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a22\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1940:1940:1940) (2030:2030:2030))
        (PORT d[1] (2796:2796:2796) (2995:2995:2995))
        (PORT d[2] (2228:2228:2228) (2350:2350:2350))
        (PORT d[3] (2353:2353:2353) (2482:2482:2482))
        (PORT d[4] (1972:1972:1972) (2086:2086:2086))
        (PORT d[5] (2357:2357:2357) (2498:2498:2498))
        (PORT d[6] (2997:2997:2997) (3079:3079:3079))
        (PORT d[7] (3032:3032:3032) (3061:3061:3061))
        (PORT d[8] (3326:3326:3326) (3352:3352:3352))
        (PORT d[9] (2637:2637:2637) (2722:2722:2722))
        (PORT d[10] (3025:3025:3025) (3171:3171:3171))
        (PORT d[11] (2675:2675:2675) (2834:2834:2834))
        (PORT d[12] (2662:2662:2662) (2788:2788:2788))
        (PORT clk (3149:3149:3149) (3180:3180:3180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a22\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2189:2189:2189) (2165:2165:2165))
        (PORT clk (3149:3149:3149) (3180:3180:3180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a22\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3153:3153:3153) (3184:3184:3184))
        (PORT d[0] (2783:2783:2783) (2766:2766:2766))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a22\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3154:3154:3154) (3185:3185:3185))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a22\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3154:3154:3154) (3185:3185:3185))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a22\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3154:3154:3154) (3185:3185:3185))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a22\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3154:3154:3154) (3185:3185:3185))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a22\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5761:5761:5761) (5744:5744:5744))
        (PORT d[1] (3873:3873:3873) (4087:4087:4087))
        (PORT d[2] (5916:5916:5916) (6001:6001:6001))
        (PORT d[3] (5177:5177:5177) (5221:5221:5221))
        (PORT d[4] (6065:6065:6065) (5982:5982:5982))
        (PORT d[5] (2999:2999:2999) (3142:3142:3142))
        (PORT d[6] (4043:4043:4043) (4165:4165:4165))
        (PORT d[7] (6561:6561:6561) (6664:6664:6664))
        (PORT d[8] (3454:3454:3454) (3680:3680:3680))
        (PORT d[9] (3086:3086:3086) (3281:3281:3281))
        (PORT d[10] (4601:4601:4601) (4729:4729:4729))
        (PORT d[11] (6363:6363:6363) (6460:6460:6460))
        (PORT d[12] (5390:5390:5390) (5414:5414:5414))
        (PORT clk (2505:2505:2505) (2501:2501:2501))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a22\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2505:2505:2505) (2501:2501:2501))
        (PORT d[0] (3570:3570:3570) (3593:3593:3593))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a22\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2506:2506:2506) (2502:2502:2502))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a22\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2506:2506:2506) (2502:2502:2502))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a22\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2506:2506:2506) (2502:2502:2502))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_RGB\|R\[2\]\~24\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2863:2863:2863) (2886:2886:2886))
        (PORT datab (2223:2223:2223) (2165:2165:2165))
        (PORT datac (3777:3777:3777) (3684:3684:3684))
        (PORT datad (1828:1828:1828) (1896:1896:1896))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_RGB\|R\[2\]\~25\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2862:2862:2862) (2885:2885:2885))
        (PORT datab (2611:2611:2611) (2485:2485:2485))
        (PORT datac (3056:3056:3056) (3078:3078:3078))
        (PORT datad (202:202:202) (225:225:225))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_RGB\|R\[2\]\~28\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (236:236:236) (276:276:276))
        (PORT datab (1849:1849:1849) (1836:1836:1836))
        (PORT datac (2007:2007:2007) (1977:1977:1977))
        (PORT datad (857:857:857) (838:838:838))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_RGB\|R\[2\]\~31\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (236:236:236) (276:276:276))
        (PORT datab (236:236:236) (271:271:271))
        (PORT datac (1589:1589:1589) (1582:1582:1582))
        (PORT datad (687:687:687) (685:685:685))
        (IOPATH dataa combout (400:400:400) (400:400:400))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_RGB\|R\[2\]\~32\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2533:2533:2533) (2664:2664:2664))
        (PORT datac (288:288:288) (376:376:376))
        (IOPATH dataa combout (400:400:400) (400:400:400))
        (IOPATH datac combout (287:287:287) (281:281:281))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE \\ov7670_data\[7\]\~input\\)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (643:643:643) (825:825:825))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_ov7670_capture\|latched_d\[7\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (4091:4091:4091) (4450:4450:4450))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_ov7670_capture\|latched_d\[7\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1603:1603:1603) (1644:1644:1644))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_ov7670_capture\|d_latch\[7\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (948:948:948) (962:962:962))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_ov7670_capture\|d_latch\[7\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2715:2715:2715) (2802:2802:2802))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (992:992:992) (1026:1026:1026))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_ov7670_capture\|d_latch\[15\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (280:280:280) (352:352:352))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_ov7670_capture\|d_latch\[15\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2715:2715:2715) (2802:2802:2802))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (992:992:992) (1026:1026:1026))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a83\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3926:3926:3926) (4084:4084:4084))
        (PORT clk (3425:3425:3425) (3517:3517:3517))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a83\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2217:2217:2217) (2260:2260:2260))
        (PORT d[1] (2314:2314:2314) (2353:2353:2353))
        (PORT d[2] (2368:2368:2368) (2431:2431:2431))
        (PORT d[3] (1907:1907:1907) (1960:1960:1960))
        (PORT d[4] (1974:1974:1974) (2035:2035:2035))
        (PORT d[5] (1723:1723:1723) (1797:1797:1797))
        (PORT d[6] (1983:1983:1983) (2066:2066:2066))
        (PORT d[7] (2299:2299:2299) (2331:2331:2331))
        (PORT d[8] (2344:2344:2344) (2375:2375:2375))
        (PORT d[9] (2645:2645:2645) (2801:2801:2801))
        (PORT d[10] (2213:2213:2213) (2248:2248:2248))
        (PORT d[11] (2189:2189:2189) (2225:2225:2225))
        (PORT d[12] (1942:1942:1942) (2000:2000:2000))
        (PORT clk (3421:3421:3421) (3513:3513:3513))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a83\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2365:2365:2365) (2300:2300:2300))
        (PORT clk (3421:3421:3421) (3513:3513:3513))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a83\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3425:3425:3425) (3517:3517:3517))
        (PORT d[0] (2987:2987:2987) (2931:2931:2931))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a83\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3426:3426:3426) (3518:3518:3518))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a83\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3426:3426:3426) (3518:3518:3518))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a83\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3426:3426:3426) (3518:3518:3518))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a83\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3426:3426:3426) (3518:3518:3518))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a83\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4932:4932:4932) (4877:4877:4877))
        (PORT d[1] (3485:3485:3485) (3645:3645:3645))
        (PORT d[2] (5627:5627:5627) (5727:5727:5727))
        (PORT d[3] (4365:4365:4365) (4379:4379:4379))
        (PORT d[4] (4641:4641:4641) (4521:4521:4521))
        (PORT d[5] (2953:2953:2953) (3048:3048:3048))
        (PORT d[6] (2633:2633:2633) (2747:2747:2747))
        (PORT d[7] (6166:6166:6166) (6205:6205:6205))
        (PORT d[8] (3298:3298:3298) (3467:3467:3467))
        (PORT d[9] (2313:2313:2313) (2466:2466:2466))
        (PORT d[10] (3260:3260:3260) (3367:3367:3367))
        (PORT d[11] (5444:5444:5444) (5312:5312:5312))
        (PORT d[12] (4686:4686:4686) (4673:4673:4673))
        (PORT clk (2483:2483:2483) (2471:2471:2471))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a83\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2483:2483:2483) (2471:2471:2471))
        (PORT d[0] (3821:3821:3821) (3640:3640:3640))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a83\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2484:2484:2484) (2472:2472:2472))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a83\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2484:2484:2484) (2472:2472:2472))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a83\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2484:2484:2484) (2472:2472:2472))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a83\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3730:3730:3730) (3957:3957:3957))
        (PORT clk (3376:3376:3376) (3465:3465:3465))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a83\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1927:1927:1927) (1977:1977:1977))
        (PORT d[1] (1958:1958:1958) (2010:2010:2010))
        (PORT d[2] (2354:2354:2354) (2410:2410:2410))
        (PORT d[3] (1917:1917:1917) (1969:1969:1969))
        (PORT d[4] (1946:1946:1946) (2002:2002:2002))
        (PORT d[5] (1680:1680:1680) (1748:1748:1748))
        (PORT d[6] (1875:1875:1875) (1907:1907:1907))
        (PORT d[7] (1940:1940:1940) (1979:1979:1979))
        (PORT d[8] (2663:2663:2663) (2694:2694:2694))
        (PORT d[9] (2674:2674:2674) (2823:2823:2823))
        (PORT d[10] (1885:1885:1885) (1935:1935:1935))
        (PORT d[11] (2185:2185:2185) (2220:2220:2220))
        (PORT d[12] (1646:1646:1646) (1714:1714:1714))
        (PORT clk (3372:3372:3372) (3461:3461:3461))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a83\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2076:2076:2076) (2001:2001:2001))
        (PORT clk (3372:3372:3372) (3461:3461:3461))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a83\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3376:3376:3376) (3465:3465:3465))
        (PORT d[0] (2725:2725:2725) (2658:2658:2658))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a83\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3377:3377:3377) (3466:3466:3466))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a83\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3377:3377:3377) (3466:3466:3466))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a83\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3377:3377:3377) (3466:3466:3466))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a83\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3377:3377:3377) (3466:3466:3466))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a83\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5315:5315:5315) (5269:5269:5269))
        (PORT d[1] (3440:3440:3440) (3608:3608:3608))
        (PORT d[2] (5575:5575:5575) (5673:5673:5673))
        (PORT d[3] (4452:4452:4452) (4464:4464:4464))
        (PORT d[4] (4645:4645:4645) (4541:4541:4541))
        (PORT d[5] (2595:2595:2595) (2700:2700:2700))
        (PORT d[6] (2984:2984:2984) (3088:3088:3088))
        (PORT d[7] (5818:5818:5818) (5862:5862:5862))
        (PORT d[8] (3364:3364:3364) (3536:3536:3536))
        (PORT d[9] (2362:2362:2362) (2520:2520:2520))
        (PORT d[10] (3599:3599:3599) (3701:3701:3701))
        (PORT d[11] (5072:5072:5072) (4949:4949:4949))
        (PORT d[12] (4732:4732:4732) (4722:4722:4722))
        (PORT clk (2501:2501:2501) (2496:2496:2496))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a83\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2501:2501:2501) (2496:2496:2496))
        (PORT d[0] (4849:4849:4849) (4630:4630:4630))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a83\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2502:2502:2502) (2497:2497:2497))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a83\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2502:2502:2502) (2497:2497:2497))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a83\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2502:2502:2502) (2497:2497:2497))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a35\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2979:2979:2979) (3139:3139:3139))
        (PORT clk (2598:2598:2598) (2627:2627:2627))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a35\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2627:2627:2627) (2708:2708:2708))
        (PORT d[1] (1939:1939:1939) (2051:2051:2051))
        (PORT d[2] (2773:2773:2773) (2965:2965:2965))
        (PORT d[3] (1920:1920:1920) (2032:2032:2032))
        (PORT d[4] (2608:2608:2608) (2715:2715:2715))
        (PORT d[5] (2687:2687:2687) (2734:2734:2734))
        (PORT d[6] (3327:3327:3327) (3430:3430:3430))
        (PORT d[7] (2520:2520:2520) (2575:2575:2575))
        (PORT d[8] (3155:3155:3155) (3264:3264:3264))
        (PORT d[9] (3447:3447:3447) (3640:3640:3640))
        (PORT d[10] (2042:2042:2042) (2181:2181:2181))
        (PORT d[11] (2482:2482:2482) (2575:2575:2575))
        (PORT d[12] (2648:2648:2648) (2706:2706:2706))
        (PORT clk (2594:2594:2594) (2623:2623:2623))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a35\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2406:2406:2406) (2331:2331:2331))
        (PORT clk (2594:2594:2594) (2623:2623:2623))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a35\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2598:2598:2598) (2627:2627:2627))
        (PORT d[0] (3028:3028:3028) (2962:2962:2962))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a35\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2599:2599:2599) (2628:2628:2628))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a35\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2599:2599:2599) (2628:2628:2628))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a35\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2599:2599:2599) (2628:2628:2628))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a35\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2599:2599:2599) (2628:2628:2628))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a35\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3645:3645:3645) (3700:3700:3700))
        (PORT d[1] (4669:4669:4669) (4959:4959:4959))
        (PORT d[2] (7211:7211:7211) (7434:7434:7434))
        (PORT d[3] (4282:4282:4282) (4333:4333:4333))
        (PORT d[4] (3569:3569:3569) (3611:3611:3611))
        (PORT d[5] (5896:5896:5896) (5898:5898:5898))
        (PORT d[6] (5965:5965:5965) (5964:5964:5964))
        (PORT d[7] (5457:5457:5457) (5527:5527:5527))
        (PORT d[8] (4547:4547:4547) (4850:4850:4850))
        (PORT d[9] (2807:2807:2807) (2892:2892:2892))
        (PORT d[10] (4260:4260:4260) (4327:4327:4327))
        (PORT d[11] (5090:5090:5090) (5107:5107:5107))
        (PORT d[12] (5117:5117:5117) (5020:5020:5020))
        (PORT clk (2490:2490:2490) (2484:2484:2484))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a35\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2490:2490:2490) (2484:2484:2484))
        (PORT d[0] (2815:2815:2815) (2817:2817:2817))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a35\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2491:2491:2491) (2485:2485:2485))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a35\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2491:2491:2491) (2485:2485:2485))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a35\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2491:2491:2491) (2485:2485:2485))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a35\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3786:3786:3786) (3983:3983:3983))
        (PORT clk (3004:3004:3004) (3067:3067:3067))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a35\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1565:1565:1565) (1615:1615:1615))
        (PORT d[1] (2582:2582:2582) (2652:2652:2652))
        (PORT d[2] (2327:2327:2327) (2483:2483:2483))
        (PORT d[3] (1527:1527:1527) (1613:1613:1613))
        (PORT d[4] (2065:2065:2065) (2081:2081:2081))
        (PORT d[5] (1298:1298:1298) (1359:1359:1359))
        (PORT d[6] (1590:1590:1590) (1636:1636:1636))
        (PORT d[7] (1550:1550:1550) (1584:1584:1584))
        (PORT d[8] (1276:1276:1276) (1336:1336:1336))
        (PORT d[9] (1840:1840:1840) (1884:1884:1884))
        (PORT d[10] (2315:2315:2315) (2392:2392:2392))
        (PORT d[11] (2127:2127:2127) (2201:2201:2201))
        (PORT d[12] (1247:1247:1247) (1308:1308:1308))
        (PORT clk (3000:3000:3000) (3063:3063:3063))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a35\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1814:1814:1814) (1747:1747:1747))
        (PORT clk (3000:3000:3000) (3063:3063:3063))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a35\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3004:3004:3004) (3067:3067:3067))
        (PORT d[0] (2436:2436:2436) (2378:2378:2378))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a35\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3005:3005:3005) (3068:3068:3068))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a35\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3005:3005:3005) (3068:3068:3068))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a35\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3005:3005:3005) (3068:3068:3068))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a35\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3005:3005:3005) (3068:3068:3068))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a35\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6429:6429:6429) (6390:6390:6390))
        (PORT d[1] (4564:4564:4564) (4743:4743:4743))
        (PORT d[2] (6233:6233:6233) (6289:6289:6289))
        (PORT d[3] (5902:5902:5902) (5922:5922:5922))
        (PORT d[4] (4050:4050:4050) (4127:4127:4127))
        (PORT d[5] (3692:3692:3692) (3803:3803:3803))
        (PORT d[6] (4853:4853:4853) (4947:4947:4947))
        (PORT d[7] (6541:6541:6541) (6578:6578:6578))
        (PORT d[8] (4073:4073:4073) (4245:4245:4245))
        (PORT d[9] (3826:3826:3826) (3983:3983:3983))
        (PORT d[10] (2898:2898:2898) (2965:2965:2965))
        (PORT d[11] (6473:6473:6473) (6344:6344:6344))
        (PORT d[12] (5064:5064:5064) (5093:5093:5093))
        (PORT clk (2499:2499:2499) (2490:2490:2490))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a35\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2499:2499:2499) (2490:2490:2490))
        (PORT d[0] (1814:1814:1814) (1847:1847:1847))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a35\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2500:2500:2500) (2491:2491:2491))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a35\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2500:2500:2500) (2491:2491:2491))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a35\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2500:2500:2500) (2491:2491:2491))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_RGB\|R\[3\]\~33\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3690:3690:3690) (3607:3607:3607))
        (PORT datab (2153:2153:2153) (2216:2216:2216))
        (PORT datac (1765:1765:1765) (1780:1780:1780))
        (PORT datad (1330:1330:1330) (1318:1318:1318))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_RGB\|R\[3\]\~34\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2742:2742:2742) (2719:2719:2719))
        (PORT datab (2485:2485:2485) (2462:2462:2462))
        (PORT datac (3648:3648:3648) (3554:3554:3554))
        (PORT datad (204:204:204) (228:228:228))
        (IOPATH dataa combout (358:358:358) (353:353:353))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a11\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3329:3329:3329) (3468:3468:3468))
        (PORT clk (2554:2554:2554) (2557:2557:2557))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a11\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2621:2621:2621) (2701:2701:2701))
        (PORT d[1] (1923:1923:1923) (2045:2045:2045))
        (PORT d[2] (2744:2744:2744) (2932:2932:2932))
        (PORT d[3] (1940:1940:1940) (2039:2039:2039))
        (PORT d[4] (2262:2262:2262) (2378:2378:2378))
        (PORT d[5] (2898:2898:2898) (2959:2959:2959))
        (PORT d[6] (2994:2994:2994) (3100:3100:3100))
        (PORT d[7] (2883:2883:2883) (2939:2939:2939))
        (PORT d[8] (3507:3507:3507) (3607:3607:3607))
        (PORT d[9] (3223:3223:3223) (3405:3405:3405))
        (PORT d[10] (2352:2352:2352) (2483:2483:2483))
        (PORT d[11] (2216:2216:2216) (2320:2320:2320))
        (PORT d[12] (2700:2700:2700) (2760:2760:2760))
        (PORT clk (2550:2550:2550) (2553:2553:2553))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a11\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2130:2130:2130) (2112:2112:2112))
        (PORT clk (2550:2550:2550) (2553:2553:2553))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a11\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2554:2554:2554) (2557:2557:2557))
        (PORT d[0] (2752:2752:2752) (2743:2743:2743))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a11\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2555:2555:2555) (2558:2558:2558))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a11\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2555:2555:2555) (2558:2558:2558))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a11\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2555:2555:2555) (2558:2558:2558))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a11\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2555:2555:2555) (2558:2558:2558))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a11\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3274:3274:3274) (3334:3334:3334))
        (PORT d[1] (4716:4716:4716) (5009:5009:5009))
        (PORT d[2] (6866:6866:6866) (7092:7092:7092))
        (PORT d[3] (4272:4272:4272) (4326:4326:4326))
        (PORT d[4] (2914:2914:2914) (2991:2991:2991))
        (PORT d[5] (5571:5571:5571) (5578:5578:5578))
        (PORT d[6] (5594:5594:5594) (5594:5594:5594))
        (PORT d[7] (5754:5754:5754) (5818:5818:5818))
        (PORT d[8] (4174:4174:4174) (4483:4483:4483))
        (PORT d[9] (4075:4075:4075) (4259:4259:4259))
        (PORT d[10] (4618:4618:4618) (4687:4687:4687))
        (PORT d[11] (4732:4732:4732) (4757:4757:4757))
        (PORT d[12] (4760:4760:4760) (4664:4664:4664))
        (PORT clk (2502:2502:2502) (2494:2494:2494))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a11\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2502:2502:2502) (2494:2494:2494))
        (PORT d[0] (1978:1978:1978) (1975:1975:1975))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a11\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2503:2503:2503) (2495:2495:2495))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a11\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2503:2503:2503) (2495:2495:2495))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a11\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2503:2503:2503) (2495:2495:2495))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a59\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3411:3411:3411) (3613:3613:3613))
        (PORT clk (3037:3037:3037) (3110:3110:3110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a59\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1481:1481:1481) (1523:1523:1523))
        (PORT d[1] (1470:1470:1470) (1491:1491:1491))
        (PORT d[2] (1259:1259:1259) (1317:1317:1317))
        (PORT d[3] (1905:1905:1905) (1992:1992:1992))
        (PORT d[4] (1202:1202:1202) (1249:1249:1249))
        (PORT d[5] (904:904:904) (964:964:964))
        (PORT d[6] (1620:1620:1620) (1668:1668:1668))
        (PORT d[7] (1165:1165:1165) (1200:1200:1200))
        (PORT d[8] (931:931:931) (993:993:993))
        (PORT d[9] (1780:1780:1780) (1817:1817:1817))
        (PORT d[10] (923:923:923) (975:975:975))
        (PORT d[11] (1315:1315:1315) (1337:1337:1337))
        (PORT d[12] (884:884:884) (942:942:942))
        (PORT clk (3033:3033:3033) (3106:3106:3106))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a59\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1423:1423:1423) (1355:1355:1355))
        (PORT clk (3033:3033:3033) (3106:3106:3106))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a59\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3037:3037:3037) (3110:3110:3110))
        (PORT d[0] (2045:2045:2045) (1986:1986:1986))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a59\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3038:3038:3038) (3111:3111:3111))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a59\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3038:3038:3038) (3111:3111:3111))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a59\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3038:3038:3038) (3111:3111:3111))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a59\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3038:3038:3038) (3111:3111:3111))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a59\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6084:6084:6084) (6047:6047:6047))
        (PORT d[1] (4218:4218:4218) (4396:4396:4396))
        (PORT d[2] (5898:5898:5898) (5962:5962:5962))
        (PORT d[3] (5552:5552:5552) (5572:5572:5572))
        (PORT d[4] (5759:5759:5759) (5659:5659:5659))
        (PORT d[5] (3339:3339:3339) (3453:3453:3453))
        (PORT d[6] (4108:4108:4108) (4209:4209:4209))
        (PORT d[7] (6180:6180:6180) (6219:6219:6219))
        (PORT d[8] (3764:3764:3764) (3941:3941:3941))
        (PORT d[9] (3442:3442:3442) (3602:3602:3602))
        (PORT d[10] (4668:4668:4668) (4770:4770:4770))
        (PORT d[11] (6111:6111:6111) (5984:5984:5984))
        (PORT d[12] (5063:5063:5063) (5080:5080:5080))
        (PORT clk (2511:2511:2511) (2503:2503:2503))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a59\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2511:2511:2511) (2503:2503:2503))
        (PORT d[0] (2053:2053:2053) (2057:2057:2057))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a59\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2512:2512:2512) (2504:2504:2504))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a59\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2512:2512:2512) (2504:2504:2504))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a59\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2512:2512:2512) (2504:2504:2504))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a11\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3756:3756:3756) (3950:3950:3950))
        (PORT clk (2929:2929:2929) (2987:2987:2987))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a11\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1576:1576:1576) (1632:1632:1632))
        (PORT d[1] (2227:2227:2227) (2302:2302:2302))
        (PORT d[2] (2358:2358:2358) (2511:2511:2511))
        (PORT d[3] (1551:1551:1551) (1645:1645:1645))
        (PORT d[4] (2494:2494:2494) (2504:2504:2504))
        (PORT d[5] (1629:1629:1629) (1683:1683:1683))
        (PORT d[6] (2258:2258:2258) (2357:2357:2357))
        (PORT d[7] (1545:1545:1545) (1581:1581:1581))
        (PORT d[8] (1328:1328:1328) (1392:1392:1392))
        (PORT d[9] (1539:1539:1539) (1597:1597:1597))
        (PORT d[10] (2046:2046:2046) (2144:2144:2144))
        (PORT d[11] (2085:2085:2085) (2149:2149:2149))
        (PORT d[12] (1270:1270:1270) (1333:1333:1333))
        (PORT clk (2925:2925:2925) (2983:2983:2983))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a11\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1739:1739:1739) (1672:1672:1672))
        (PORT clk (2925:2925:2925) (2983:2983:2983))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a11\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2929:2929:2929) (2987:2987:2987))
        (PORT d[0] (2362:2362:2362) (2304:2304:2304))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a11\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2930:2930:2930) (2988:2988:2988))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a11\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2930:2930:2930) (2988:2988:2988))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a11\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2930:2930:2930) (2988:2988:2988))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a11\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2930:2930:2930) (2988:2988:2988))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a11\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6396:6396:6396) (6359:6359:6359))
        (PORT d[1] (4912:4912:4912) (5093:5093:5093))
        (PORT d[2] (8372:8372:8372) (8594:8594:8594))
        (PORT d[3] (6234:6234:6234) (6246:6246:6246))
        (PORT d[4] (3727:3727:3727) (3809:3809:3809))
        (PORT d[5] (3712:3712:3712) (3826:3826:3826))
        (PORT d[6] (4844:4844:4844) (4936:4936:4936))
        (PORT d[7] (6549:6549:6549) (6587:6587:6587))
        (PORT d[8] (4082:4082:4082) (4255:4255:4255))
        (PORT d[9] (4152:4152:4152) (4303:4303:4303))
        (PORT d[10] (2541:2541:2541) (2571:2571:2571))
        (PORT d[11] (6852:6852:6852) (6729:6729:6729))
        (PORT d[12] (5057:5057:5057) (5085:5085:5085))
        (PORT clk (2490:2490:2490) (2484:2484:2484))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a11\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2490:2490:2490) (2484:2484:2484))
        (PORT d[0] (1580:1580:1580) (1551:1551:1551))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a11\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2491:2491:2491) (2485:2485:2485))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a11\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2491:2491:2491) (2485:2485:2485))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a11\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2491:2491:2491) (2485:2485:2485))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_RGB\|R\[3\]\~37\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2089:2089:2089) (2161:2161:2161))
        (PORT datab (2423:2423:2423) (2370:2370:2370))
        (PORT datac (1377:1377:1377) (1358:1358:1358))
        (PORT datad (1066:1066:1066) (1057:1057:1057))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a59\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3764:3764:3764) (3947:3947:3947))
        (PORT clk (3010:3010:3010) (3073:3073:3073))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a59\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1596:1596:1596) (1634:1634:1634))
        (PORT d[1] (2610:2610:2610) (2682:2682:2682))
        (PORT d[2] (2677:2677:2677) (2824:2824:2824))
        (PORT d[3] (1924:1924:1924) (2012:2012:2012))
        (PORT d[4] (2079:2079:2079) (2097:2097:2097))
        (PORT d[5] (1289:1289:1289) (1350:1350:1350))
        (PORT d[6] (1575:1575:1575) (1620:1620:1620))
        (PORT d[7] (1187:1187:1187) (1225:1225:1225))
        (PORT d[8] (924:924:924) (985:985:985))
        (PORT d[9] (2174:2174:2174) (2220:2220:2220))
        (PORT d[10] (2419:2419:2419) (2510:2510:2510))
        (PORT d[11] (2185:2185:2185) (2265:2265:2265))
        (PORT d[12] (940:940:940) (1007:1007:1007))
        (PORT clk (3006:3006:3006) (3069:3069:3069))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a59\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1456:1456:1456) (1388:1388:1388))
        (PORT clk (3006:3006:3006) (3069:3069:3069))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a59\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3010:3010:3010) (3073:3073:3073))
        (PORT d[0] (2050:2050:2050) (1991:1991:1991))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a59\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3011:3011:3011) (3074:3074:3074))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a59\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3011:3011:3011) (3074:3074:3074))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a59\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3011:3011:3011) (3074:3074:3074))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a59\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3011:3011:3011) (3074:3074:3074))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a59\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6390:6390:6390) (6349:6349:6349))
        (PORT d[1] (4563:4563:4563) (4742:4742:4742))
        (PORT d[2] (6203:6203:6203) (6264:6264:6264))
        (PORT d[3] (5901:5901:5901) (5921:5921:5921))
        (PORT d[4] (4042:4042:4042) (4118:4118:4118))
        (PORT d[5] (3331:3331:3331) (3444:3444:3444))
        (PORT d[6] (4458:4458:4458) (4555:4555:4555))
        (PORT d[7] (6583:6583:6583) (6624:6624:6624))
        (PORT d[8] (4058:4058:4058) (4227:4227:4227))
        (PORT d[9] (3799:3799:3799) (3955:3955:3955))
        (PORT d[10] (2565:2565:2565) (2645:2645:2645))
        (PORT d[11] (6458:6458:6458) (6326:6326:6326))
        (PORT d[12] (4687:4687:4687) (4720:4720:4720))
        (PORT clk (2502:2502:2502) (2494:2494:2494))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a59\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2502:2502:2502) (2494:2494:2494))
        (PORT d[0] (1676:1676:1676) (1690:1690:1690))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a59\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2503:2503:2503) (2495:2495:2495))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a59\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2503:2503:2503) (2495:2495:2495))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a59\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2503:2503:2503) (2495:2495:2495))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_RGB\|R\[3\]\~38\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2089:2089:2089) (2161:2161:2161))
        (PORT datab (1500:1500:1500) (1516:1516:1516))
        (PORT datac (201:201:201) (232:232:232))
        (PORT datad (1088:1088:1088) (1084:1084:1084))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a71\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2932:2932:2932) (3076:3076:3076))
        (PORT clk (3312:3312:3312) (3395:3395:3395))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a71\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2333:2333:2333) (2422:2422:2422))
        (PORT d[1] (2834:2834:2834) (3031:3031:3031))
        (PORT d[2] (2560:2560:2560) (2679:2679:2679))
        (PORT d[3] (2665:2665:2665) (2798:2798:2798))
        (PORT d[4] (1998:1998:1998) (2117:2117:2117))
        (PORT d[5] (2687:2687:2687) (2808:2808:2808))
        (PORT d[6] (2610:2610:2610) (2720:2720:2720))
        (PORT d[7] (2404:2404:2404) (2458:2458:2458))
        (PORT d[8] (3542:3542:3542) (3606:3606:3606))
        (PORT d[9] (2226:2226:2226) (2337:2337:2337))
        (PORT d[10] (3041:3041:3041) (3184:3184:3184))
        (PORT d[11] (3145:3145:3145) (3307:3307:3307))
        (PORT d[12] (2322:2322:2322) (2459:2459:2459))
        (PORT clk (3308:3308:3308) (3391:3391:3391))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a71\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2844:2844:2844) (2799:2799:2799))
        (PORT clk (3308:3308:3308) (3391:3391:3391))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a71\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3312:3312:3312) (3395:3395:3395))
        (PORT d[0] (3466:3466:3466) (3430:3430:3430))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a71\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3313:3313:3313) (3396:3396:3396))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a71\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3313:3313:3313) (3396:3396:3396))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a71\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3313:3313:3313) (3396:3396:3396))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a71\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3313:3313:3313) (3396:3396:3396))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a71\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4977:4977:4977) (4956:4956:4956))
        (PORT d[1] (3854:3854:3854) (4064:4064:4064))
        (PORT d[2] (6308:6308:6308) (6400:6400:6400))
        (PORT d[3] (4515:4515:4515) (4570:4570:4570))
        (PORT d[4] (5296:5296:5296) (5221:5221:5221))
        (PORT d[5] (2958:2958:2958) (3092:3092:3092))
        (PORT d[6] (3333:3333:3333) (3459:3459:3459))
        (PORT d[7] (6298:6298:6298) (6416:6416:6416))
        (PORT d[8] (3401:3401:3401) (3626:3626:3626))
        (PORT d[9] (2765:2765:2765) (2963:2963:2963))
        (PORT d[10] (3325:3325:3325) (3466:3466:3466))
        (PORT d[11] (6951:6951:6951) (6971:6971:6971))
        (PORT d[12] (4723:4723:4723) (4751:4751:4751))
        (PORT clk (2498:2498:2498) (2491:2491:2491))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a71\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2498:2498:2498) (2491:2491:2491))
        (PORT d[0] (4934:4934:4934) (4934:4934:4934))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a71\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2499:2499:2499) (2492:2492:2492))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a71\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2499:2499:2499) (2492:2492:2492))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a71\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2499:2499:2499) (2492:2492:2492))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a23\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2537:2537:2537) (2648:2648:2648))
        (PORT clk (2986:2986:2986) (3039:3039:3039))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a23\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2719:2719:2719) (2825:2825:2825))
        (PORT d[1] (2414:2414:2414) (2578:2578:2578))
        (PORT d[2] (1846:1846:1846) (1904:1904:1904))
        (PORT d[3] (2177:2177:2177) (2271:2271:2271))
        (PORT d[4] (1606:1606:1606) (1692:1692:1692))
        (PORT d[5] (1960:1960:1960) (2062:2062:2062))
        (PORT d[6] (2582:2582:2582) (2659:2659:2659))
        (PORT d[7] (2285:2285:2285) (2315:2315:2315))
        (PORT d[8] (2463:2463:2463) (2518:2518:2518))
        (PORT d[9] (1868:1868:1868) (1950:1950:1950))
        (PORT d[10] (2899:2899:2899) (3000:3000:3000))
        (PORT d[11] (2670:2670:2670) (2827:2827:2827))
        (PORT d[12] (2241:2241:2241) (2336:2336:2336))
        (PORT clk (2982:2982:2982) (3035:3035:3035))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a23\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1824:1824:1824) (1799:1799:1799))
        (PORT clk (2982:2982:2982) (3035:3035:3035))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a23\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2986:2986:2986) (3039:3039:3039))
        (PORT d[0] (2375:2375:2375) (2352:2352:2352))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a23\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2987:2987:2987) (3040:3040:3040))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a23\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2987:2987:2987) (3040:3040:3040))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a23\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2987:2987:2987) (3040:3040:3040))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a23\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2987:2987:2987) (3040:3040:3040))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a23\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6495:6495:6495) (6478:6478:6478))
        (PORT d[1] (5014:5014:5014) (5227:5227:5227))
        (PORT d[2] (6341:6341:6341) (6442:6442:6442))
        (PORT d[3] (5892:5892:5892) (5940:5940:5940))
        (PORT d[4] (3350:3350:3350) (3499:3499:3499))
        (PORT d[5] (3755:3755:3755) (3890:3890:3890))
        (PORT d[6] (4775:4775:4775) (4898:4898:4898))
        (PORT d[7] (5876:5876:5876) (5960:5960:5960))
        (PORT d[8] (3073:3073:3073) (3275:3275:3275))
        (PORT d[9] (3797:3797:3797) (3990:3990:3990))
        (PORT d[10] (5375:5375:5375) (5505:5505:5505))
        (PORT d[11] (7739:7739:7739) (7784:7784:7784))
        (PORT d[12] (5789:5789:5789) (5819:5819:5819))
        (PORT clk (2509:2509:2509) (2501:2501:2501))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a23\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2509:2509:2509) (2501:2501:2501))
        (PORT d[0] (4221:4221:4221) (4256:4256:4256))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a23\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2510:2510:2510) (2502:2502:2502))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a23\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2510:2510:2510) (2502:2502:2502))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a23\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2510:2510:2510) (2502:2502:2502))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_RGB\|R\[3\]\~35\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2089:2089:2089) (2161:2161:2161))
        (PORT datab (2425:2425:2425) (2372:2372:2372))
        (PORT datac (3865:3865:3865) (3795:3795:3795))
        (PORT datad (2512:2512:2512) (2486:2486:2486))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a23\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2825:2825:2825) (2927:2927:2927))
        (PORT clk (3210:3210:3210) (3249:3249:3249))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a23\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1867:1867:1867) (1939:1939:1939))
        (PORT d[1] (2435:2435:2435) (2605:2605:2605))
        (PORT d[2] (2104:2104:2104) (2151:2151:2151))
        (PORT d[3] (2875:2875:2875) (2970:2970:2970))
        (PORT d[4] (1926:1926:1926) (1998:1998:1998))
        (PORT d[5] (2322:2322:2322) (2461:2461:2461))
        (PORT d[6] (2664:2664:2664) (2757:2757:2757))
        (PORT d[7] (3080:3080:3080) (3137:3137:3137))
        (PORT d[8] (2814:2814:2814) (2869:2869:2869))
        (PORT d[9] (2228:2228:2228) (2310:2310:2310))
        (PORT d[10] (3013:3013:3013) (3159:3159:3159))
        (PORT d[11] (2667:2667:2667) (2826:2826:2826))
        (PORT d[12] (2866:2866:2866) (2974:2974:2974))
        (PORT clk (3206:3206:3206) (3245:3245:3245))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a23\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2176:2176:2176) (2141:2141:2141))
        (PORT clk (3206:3206:3206) (3245:3245:3245))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a23\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3210:3210:3210) (3249:3249:3249))
        (PORT d[0] (2798:2798:2798) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a23\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3211:3211:3211) (3250:3250:3250))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a23\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3211:3211:3211) (3250:3250:3250))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a23\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3211:3211:3211) (3250:3250:3250))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a23\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3211:3211:3211) (3250:3250:3250))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a23\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5747:5747:5747) (5729:5729:5729))
        (PORT d[1] (4280:4280:4280) (4496:4496:4496))
        (PORT d[2] (5587:5587:5587) (5689:5689:5689))
        (PORT d[3] (5214:5214:5214) (5271:5271:5271))
        (PORT d[4] (6054:6054:6054) (5976:5976:5976))
        (PORT d[5] (3010:3010:3010) (3154:3154:3154))
        (PORT d[6] (4409:4409:4409) (4532:4532:4532))
        (PORT d[7] (6222:6222:6222) (6339:6339:6339))
        (PORT d[8] (3774:3774:3774) (3997:3997:3997))
        (PORT d[9] (3445:3445:3445) (3637:3637:3637))
        (PORT d[10] (4328:4328:4328) (4462:4462:4462))
        (PORT d[11] (7428:7428:7428) (7492:7492:7492))
        (PORT d[12] (5400:5400:5400) (5425:5425:5425))
        (PORT clk (2519:2519:2519) (2511:2511:2511))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a23\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2519:2519:2519) (2511:2511:2511))
        (PORT d[0] (4588:4588:4588) (4629:4629:4629))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a23\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2520:2520:2520) (2512:2512:2512))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a23\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2520:2520:2520) (2512:2512:2512))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a23\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2520:2520:2520) (2512:2512:2512))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a71\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2069:2069:2069) (2091:2091:2091))
        (PORT clk (2341:2341:2341) (2235:2235:2235))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a71\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2725:2725:2725) (2883:2883:2883))
        (PORT d[1] (2735:2735:2735) (2891:2891:2891))
        (PORT d[2] (2356:2356:2356) (2501:2501:2501))
        (PORT d[3] (2364:2364:2364) (2520:2520:2520))
        (PORT d[4] (2379:2379:2379) (2543:2543:2543))
        (PORT d[5] (2965:2965:2965) (3107:3107:3107))
        (PORT d[6] (2701:2701:2701) (2849:2849:2849))
        (PORT d[7] (3072:3072:3072) (3158:3158:3158))
        (PORT d[8] (2875:2875:2875) (2997:2997:2997))
        (PORT d[9] (2624:2624:2624) (2778:2778:2778))
        (PORT d[10] (2686:2686:2686) (2839:2839:2839))
        (PORT d[11] (2899:2899:2899) (3027:3027:3027))
        (PORT d[12] (3285:3285:3285) (3444:3444:3444))
        (PORT clk (2337:2337:2337) (2231:2231:2231))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a71\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2516:2516:2516) (2529:2529:2529))
        (PORT clk (2337:2337:2337) (2231:2231:2231))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a71\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2341:2341:2341) (2235:2235:2235))
        (PORT d[0] (3138:3138:3138) (3160:3160:3160))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a71\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2342:2342:2342) (2236:2236:2236))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a71\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2342:2342:2342) (2236:2236:2236))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a71\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2342:2342:2342) (2236:2236:2236))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a71\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2342:2342:2342) (2236:2236:2236))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a71\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3931:3931:3931) (3980:3980:3980))
        (PORT d[1] (5037:5037:5037) (5321:5321:5321))
        (PORT d[2] (7243:7243:7243) (7368:7368:7368))
        (PORT d[3] (5235:5235:5235) (5302:5302:5302))
        (PORT d[4] (3750:3750:3750) (3860:3860:3860))
        (PORT d[5] (5551:5551:5551) (5592:5592:5592))
        (PORT d[6] (5117:5117:5117) (5163:5163:5163))
        (PORT d[7] (6850:6850:6850) (6984:6984:6984))
        (PORT d[8] (4173:4173:4173) (4432:4432:4432))
        (PORT d[9] (3804:3804:3804) (3903:3903:3903))
        (PORT d[10] (3382:3382:3382) (3488:3488:3488))
        (PORT d[11] (5344:5344:5344) (5409:5409:5409))
        (PORT d[12] (5824:5824:5824) (5852:5852:5852))
        (PORT clk (2515:2515:2515) (2509:2509:2509))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a71\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2515:2515:2515) (2509:2509:2509))
        (PORT d[0] (6017:6017:6017) (6061:6061:6061))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a71\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2516:2516:2516) (2510:2510:2510))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a71\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2516:2516:2516) (2510:2510:2510))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a71\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2516:2516:2516) (2510:2510:2510))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_RGB\|R\[3\]\~36\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2090:2090:2090) (2161:2161:2161))
        (PORT datab (234:234:234) (268:268:268))
        (PORT datac (2559:2559:2559) (2565:2565:2565))
        (PORT datad (4092:4092:4092) (4037:4037:4037))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_RGB\|R\[3\]\~39\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (790:790:790) (790:790:790))
        (PORT datab (2659:2659:2659) (2687:2687:2687))
        (PORT datac (1813:1813:1813) (1903:1903:1903))
        (PORT datad (729:729:729) (731:731:731))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a95\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3417:3417:3417) (3619:3619:3619))
        (PORT clk (3025:3025:3025) (3098:3098:3098))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a95\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1229:1229:1229) (1281:1281:1281))
        (PORT d[1] (1505:1505:1505) (1524:1524:1524))
        (PORT d[2] (1265:1265:1265) (1324:1324:1324))
        (PORT d[3] (1903:1903:1903) (1989:1989:1989))
        (PORT d[4] (1694:1694:1694) (1702:1702:1702))
        (PORT d[5] (913:913:913) (973:973:973))
        (PORT d[6] (1580:1580:1580) (1625:1625:1625))
        (PORT d[7] (1210:1210:1210) (1251:1251:1251))
        (PORT d[8] (915:915:915) (975:975:975))
        (PORT d[9] (1506:1506:1506) (1552:1552:1552))
        (PORT d[10] (930:930:930) (982:982:982))
        (PORT d[11] (2492:2492:2492) (2559:2559:2559))
        (PORT d[12] (1499:1499:1499) (1534:1534:1534))
        (PORT clk (3021:3021:3021) (3094:3094:3094))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a95\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1419:1419:1419) (1345:1345:1345))
        (PORT clk (3021:3021:3021) (3094:3094:3094))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a95\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3025:3025:3025) (3098:3098:3098))
        (PORT d[0] (2041:2041:2041) (1976:1976:1976))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a95\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3026:3026:3026) (3099:3099:3099))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a95\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3026:3026:3026) (3099:3099:3099))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a95\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3026:3026:3026) (3099:3099:3099))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a95\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3026:3026:3026) (3099:3099:3099))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a95\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6090:6090:6090) (6053:6053:6053))
        (PORT d[1] (4197:4197:4197) (4382:4382:4382))
        (PORT d[2] (5912:5912:5912) (5982:5982:5982))
        (PORT d[3] (5522:5522:5522) (5543:5543:5543))
        (PORT d[4] (4089:4089:4089) (4169:4169:4169))
        (PORT d[5] (3322:3322:3322) (3434:3434:3434))
        (PORT d[6] (4438:4438:4438) (4533:4533:4533))
        (PORT d[7] (6188:6188:6188) (6227:6227:6227))
        (PORT d[8] (3716:3716:3716) (3887:3887:3887))
        (PORT d[9] (3443:3443:3443) (3603:3603:3603))
        (PORT d[10] (4645:4645:4645) (4743:4743:4743))
        (PORT d[11] (6450:6450:6450) (6318:6318:6318))
        (PORT d[12] (5101:5101:5101) (5123:5123:5123))
        (PORT clk (2508:2508:2508) (2500:2500:2500))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a95\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2508:2508:2508) (2500:2500:2500))
        (PORT d[0] (5192:5192:5192) (5199:5199:5199))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a95\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2509:2509:2509) (2501:2501:2501))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a95\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2509:2509:2509) (2501:2501:2501))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a95\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2509:2509:2509) (2501:2501:2501))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a95\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2968:2968:2968) (3125:3125:3125))
        (PORT clk (2660:2660:2660) (2705:2705:2705))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a95\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2196:2196:2196) (2275:2275:2275))
        (PORT d[1] (1925:1925:1925) (2006:2006:2006))
        (PORT d[2] (2374:2374:2374) (2533:2533:2533))
        (PORT d[3] (1926:1926:1926) (2000:2000:2000))
        (PORT d[4] (2914:2914:2914) (3005:3005:3005))
        (PORT d[5] (2353:2353:2353) (2407:2407:2407))
        (PORT d[6] (2701:2701:2701) (2824:2824:2824))
        (PORT d[7] (2532:2532:2532) (2582:2582:2582))
        (PORT d[8] (2895:2895:2895) (2985:2985:2985))
        (PORT d[9] (3100:3100:3100) (3302:3302:3302))
        (PORT d[10] (2422:2422:2422) (2555:2555:2555))
        (PORT d[11] (2144:2144:2144) (2205:2205:2205))
        (PORT d[12] (2354:2354:2354) (2413:2413:2413))
        (PORT clk (2656:2656:2656) (2701:2701:2701))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a95\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2475:2475:2475) (2439:2439:2439))
        (PORT clk (2656:2656:2656) (2701:2701:2701))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a95\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2660:2660:2660) (2705:2705:2705))
        (PORT d[0] (3097:3097:3097) (3070:3070:3070))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a95\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2661:2661:2661) (2706:2706:2706))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a95\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2661:2661:2661) (2706:2706:2706))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a95\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2661:2661:2661) (2706:2706:2706))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a95\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2661:2661:2661) (2706:2706:2706))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a95\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3982:3982:3982) (4033:4033:4033))
        (PORT d[1] (4700:4700:4700) (4997:4997:4997))
        (PORT d[2] (7570:7570:7570) (7791:7791:7791))
        (PORT d[3] (4641:4641:4641) (4693:4693:4693))
        (PORT d[4] (2845:2845:2845) (2914:2914:2914))
        (PORT d[5] (6271:6271:6271) (6275:6275:6275))
        (PORT d[6] (6256:6256:6256) (6248:6248:6248))
        (PORT d[7] (7596:7596:7596) (7625:7625:7625))
        (PORT d[8] (4945:4945:4945) (5253:5253:5253))
        (PORT d[9] (2581:2581:2581) (2683:2683:2683))
        (PORT d[10] (3913:3913:3913) (3985:3985:3985))
        (PORT d[11] (5996:5996:5996) (6016:6016:6016))
        (PORT d[12] (6200:6200:6200) (6215:6215:6215))
        (PORT clk (2467:2467:2467) (2458:2458:2458))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a95\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2467:2467:2467) (2458:2458:2458))
        (PORT d[0] (3974:3974:3974) (3837:3837:3837))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a95\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2468:2468:2468) (2459:2459:2459))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a95\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2468:2468:2468) (2459:2459:2459))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a95\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2468:2468:2468) (2459:2459:2459))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a47\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2014:2014:2014) (2038:2038:2038))
        (PORT clk (2335:2335:2335) (2226:2226:2226))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a47\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2779:2779:2779) (2940:2940:2940))
        (PORT d[1] (2430:2430:2430) (2587:2587:2587))
        (PORT d[2] (2589:2589:2589) (2704:2704:2704))
        (PORT d[3] (2708:2708:2708) (2860:2860:2860))
        (PORT d[4] (2551:2551:2551) (2688:2688:2688))
        (PORT d[5] (2964:2964:2964) (3106:3106:3106))
        (PORT d[6] (2964:2964:2964) (3080:3080:3080))
        (PORT d[7] (3149:3149:3149) (3216:3216:3216))
        (PORT d[8] (3083:3083:3083) (3179:3179:3179))
        (PORT d[9] (2638:2638:2638) (2781:2781:2781))
        (PORT d[10] (2689:2689:2689) (2842:2842:2842))
        (PORT d[11] (2602:2602:2602) (2746:2746:2746))
        (PORT d[12] (3312:3312:3312) (3472:3472:3472))
        (PORT clk (2331:2331:2331) (2222:2222:2222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a47\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2526:2526:2526) (2540:2540:2540))
        (PORT clk (2331:2331:2331) (2222:2222:2222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a47\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2335:2335:2335) (2226:2226:2226))
        (PORT d[0] (3148:3148:3148) (3171:3171:3171))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a47\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2336:2336:2336) (2227:2227:2227))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a47\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2336:2336:2336) (2227:2227:2227))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a47\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2336:2336:2336) (2227:2227:2227))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a47\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2336:2336:2336) (2227:2227:2227))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a47\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3924:3924:3924) (3986:3986:3986))
        (PORT d[1] (5038:5038:5038) (5322:5322:5322))
        (PORT d[2] (6569:6569:6569) (6720:6720:6720))
        (PORT d[3] (4902:4902:4902) (4981:4981:4981))
        (PORT d[4] (3684:3684:3684) (3793:3793:3793))
        (PORT d[5] (5171:5171:5171) (5210:5210:5210))
        (PORT d[6] (5674:5674:5674) (5694:5694:5694))
        (PORT d[7] (6916:6916:6916) (7041:7041:7041))
        (PORT d[8] (3786:3786:3786) (4051:4051:4051))
        (PORT d[9] (3815:3815:3815) (3909:3909:3909))
        (PORT d[10] (3351:3351:3351) (3454:3454:3454))
        (PORT d[11] (4993:4993:4993) (5062:5062:5062))
        (PORT d[12] (5273:5273:5273) (5321:5321:5321))
        (PORT clk (2516:2516:2516) (2510:2510:2510))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a47\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2516:2516:2516) (2510:2510:2510))
        (PORT d[0] (3393:3393:3393) (3463:3463:3463))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a47\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2517:2517:2517) (2511:2511:2511))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a47\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2517:2517:2517) (2511:2511:2511))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a47\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2517:2517:2517) (2511:2511:2511))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a47\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2371:2371:2371) (2431:2431:2431))
        (PORT clk (2601:2601:2601) (2603:2603:2603))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a47\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2737:2737:2737) (2861:2861:2861))
        (PORT d[1] (2050:2050:2050) (2178:2178:2178))
        (PORT d[2] (2237:2237:2237) (2341:2341:2341))
        (PORT d[3] (2572:2572:2572) (2670:2670:2670))
        (PORT d[4] (2306:2306:2306) (2428:2428:2428))
        (PORT d[5] (2604:2604:2604) (2749:2749:2749))
        (PORT d[6] (2998:2998:2998) (3138:3138:3138))
        (PORT d[7] (3072:3072:3072) (3140:3140:3140))
        (PORT d[8] (2838:2838:2838) (2926:2926:2926))
        (PORT d[9] (2317:2317:2317) (2444:2444:2444))
        (PORT d[10] (3176:3176:3176) (3372:3372:3372))
        (PORT d[11] (2223:2223:2223) (2327:2327:2327))
        (PORT d[12] (2554:2554:2554) (2653:2653:2653))
        (PORT clk (2597:2597:2597) (2599:2599:2599))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a47\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2518:2518:2518) (2513:2513:2513))
        (PORT clk (2597:2597:2597) (2599:2599:2599))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a47\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2601:2601:2601) (2603:2603:2603))
        (PORT d[0] (2854:2854:2854) (2872:2872:2872))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a47\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2602:2602:2602) (2604:2604:2604))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a47\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2602:2602:2602) (2604:2604:2604))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a47\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2602:2602:2602) (2604:2604:2604))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a47\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2602:2602:2602) (2604:2604:2604))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a47\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4718:4718:4718) (4793:4793:4793))
        (PORT d[1] (4669:4669:4669) (4957:4957:4957))
        (PORT d[2] (8298:8298:8298) (8409:8409:8409))
        (PORT d[3] (5943:5943:5943) (6009:6009:6009))
        (PORT d[4] (3330:3330:3330) (3431:3431:3431))
        (PORT d[5] (6621:6621:6621) (6653:6653:6653))
        (PORT d[6] (4185:4185:4185) (4388:4388:4388))
        (PORT d[7] (7956:7956:7956) (8085:8085:8085))
        (PORT d[8] (3456:3456:3456) (3696:3696:3696))
        (PORT d[9] (3578:3578:3578) (3696:3696:3696))
        (PORT d[10] (4328:4328:4328) (4412:4412:4412))
        (PORT d[11] (6423:6423:6423) (6481:6481:6481))
        (PORT d[12] (6675:6675:6675) (6709:6709:6709))
        (PORT clk (2474:2474:2474) (2466:2466:2466))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a47\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2474:2474:2474) (2466:2466:2466))
        (PORT d[0] (3483:3483:3483) (3578:3578:3578))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a47\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2475:2475:2475) (2467:2467:2467))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a47\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2475:2475:2475) (2467:2467:2467))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a47\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2475:2475:2475) (2467:2467:2467))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_RGB\|R\[3\]\~40\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3735:3735:3735) (3718:3718:3718))
        (PORT datab (2150:2150:2150) (2212:2212:2212))
        (PORT datac (3655:3655:3655) (3564:3564:3564))
        (PORT datad (2375:2375:2375) (2420:2420:2420))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_RGB\|R\[3\]\~41\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3695:3695:3695) (3614:3614:3614))
        (PORT datab (1440:1440:1440) (1425:1425:1425))
        (PORT datac (1675:1675:1675) (1638:1638:1638))
        (PORT datad (203:203:203) (226:226:226))
        (IOPATH dataa combout (400:400:400) (400:400:400))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_RGB\|R\[3\]\~42\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (234:234:234) (275:275:275))
        (PORT datab (235:235:235) (271:271:271))
        (PORT datac (2624:2624:2624) (2658:2658:2658))
        (PORT datad (206:206:206) (230:230:230))
        (IOPATH dataa combout (400:400:400) (368:368:368))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_RGB\|R\[3\]\~43\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (3412:3412:3412) (3560:3560:3560))
        (PORT datad (2400:2400:2400) (2375:2375:2375))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a76\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3114:3114:3114) (3289:3289:3289))
        (PORT clk (3809:3809:3809) (3937:3937:3937))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a76\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3665:3665:3665) (3943:3943:3943))
        (PORT d[1] (2847:2847:2847) (3073:3073:3073))
        (PORT d[2] (4167:4167:4167) (4414:4414:4414))
        (PORT d[3] (2781:2781:2781) (2994:2994:2994))
        (PORT d[4] (3725:3725:3725) (3848:3848:3848))
        (PORT d[5] (2706:2706:2706) (2876:2876:2876))
        (PORT d[6] (3534:3534:3534) (3740:3740:3740))
        (PORT d[7] (3819:3819:3819) (4017:4017:4017))
        (PORT d[8] (3423:3423:3423) (3622:3622:3622))
        (PORT d[9] (3045:3045:3045) (3178:3178:3178))
        (PORT d[10] (3000:3000:3000) (3248:3248:3248))
        (PORT d[11] (3926:3926:3926) (4167:4167:4167))
        (PORT d[12] (2568:2568:2568) (2655:2655:2655))
        (PORT clk (3805:3805:3805) (3933:3933:3933))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a76\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2534:2534:2534) (2558:2558:2558))
        (PORT clk (3805:3805:3805) (3933:3933:3933))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a76\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3809:3809:3809) (3937:3937:3937))
        (PORT d[0] (3156:3156:3156) (3185:3185:3185))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a76\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3810:3810:3810) (3938:3938:3938))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a76\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3810:3810:3810) (3938:3938:3938))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a76\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3810:3810:3810) (3938:3938:3938))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a76\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3810:3810:3810) (3938:3938:3938))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a76\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3155:3155:3155) (3159:3159:3159))
        (PORT d[1] (3306:3306:3306) (3436:3436:3436))
        (PORT d[2] (3011:3011:3011) (2989:2989:2989))
        (PORT d[3] (3423:3423:3423) (3437:3437:3437))
        (PORT d[4] (3403:3403:3403) (3402:3402:3402))
        (PORT d[5] (2910:2910:2910) (2993:2993:2993))
        (PORT d[6] (2821:2821:2821) (2866:2866:2866))
        (PORT d[7] (2787:2787:2787) (2771:2771:2771))
        (PORT d[8] (4768:4768:4768) (5036:5036:5036))
        (PORT d[9] (2046:2046:2046) (2094:2094:2094))
        (PORT d[10] (2993:2993:2993) (3100:3100:3100))
        (PORT d[11] (3660:3660:3660) (3646:3646:3646))
        (PORT d[12] (2651:2651:2651) (2658:2658:2658))
        (PORT clk (2500:2500:2500) (2490:2490:2490))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a76\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2500:2500:2500) (2490:2490:2490))
        (PORT d[0] (2338:2338:2338) (2270:2270:2270))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a76\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2501:2501:2501) (2491:2491:2491))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a76\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2501:2501:2501) (2491:2491:2491))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a76\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2501:2501:2501) (2491:2491:2491))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a88\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2630:2630:2630) (2780:2780:2780))
        (PORT clk (3292:3292:3292) (3361:3361:3361))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a88\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2035:2035:2035) (2057:2057:2057))
        (PORT d[1] (2281:2281:2281) (2386:2386:2386))
        (PORT d[2] (3835:3835:3835) (4028:4028:4028))
        (PORT d[3] (2411:2411:2411) (2577:2577:2577))
        (PORT d[4] (3542:3542:3542) (3592:3592:3592))
        (PORT d[5] (2288:2288:2288) (2424:2424:2424))
        (PORT d[6] (1676:1676:1676) (1783:1783:1783))
        (PORT d[7] (2023:2023:2023) (2029:2029:2029))
        (PORT d[8] (2901:2901:2901) (3004:3004:3004))
        (PORT d[9] (2195:2195:2195) (2297:2297:2297))
        (PORT d[10] (2528:2528:2528) (2689:2689:2689))
        (PORT d[11] (3299:3299:3299) (3421:3421:3421))
        (PORT d[12] (1947:1947:1947) (2040:2040:2040))
        (PORT clk (3288:3288:3288) (3357:3357:3357))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a88\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2010:2010:2010) (1946:1946:1946))
        (PORT clk (3288:3288:3288) (3357:3357:3357))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a88\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3292:3292:3292) (3361:3361:3361))
        (PORT d[0] (3072:3072:3072) (3058:3058:3058))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a88\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3293:3293:3293) (3362:3362:3362))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a88\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3293:3293:3293) (3362:3362:3362))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a88\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3293:3293:3293) (3362:3362:3362))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a88\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3293:3293:3293) (3362:3362:3362))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a88\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4989:4989:4989) (4908:4908:4908))
        (PORT d[1] (2125:2125:2125) (2114:2114:2114))
        (PORT d[2] (5066:5066:5066) (4991:4991:4991))
        (PORT d[3] (2007:2007:2007) (1987:1987:1987))
        (PORT d[4] (4991:4991:4991) (4950:4950:4950))
        (PORT d[5] (3176:3176:3176) (3224:3224:3224))
        (PORT d[6] (3804:3804:3804) (3918:3918:3918))
        (PORT d[7] (2403:2403:2403) (2369:2369:2369))
        (PORT d[8] (3826:3826:3826) (3894:3894:3894))
        (PORT d[9] (2090:2090:2090) (2100:2100:2100))
        (PORT d[10] (4226:4226:4226) (4401:4401:4401))
        (PORT d[11] (5132:5132:5132) (5084:5084:5084))
        (PORT d[12] (5067:5067:5067) (5032:5032:5032))
        (PORT clk (2525:2525:2525) (2517:2517:2517))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a88\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2525:2525:2525) (2517:2517:2517))
        (PORT d[0] (1793:1793:1793) (1679:1679:1679))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a88\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2526:2526:2526) (2518:2518:2518))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a88\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2526:2526:2526) (2518:2518:2518))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a88\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2526:2526:2526) (2518:2518:2518))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a52\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2973:2973:2973) (3141:3141:3141))
        (PORT clk (3501:3501:3501) (3629:3629:3629))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a52\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3644:3644:3644) (3891:3891:3891))
        (PORT d[1] (2541:2541:2541) (2741:2741:2741))
        (PORT d[2] (3400:3400:3400) (3614:3614:3614))
        (PORT d[3] (3104:3104:3104) (3288:3288:3288))
        (PORT d[4] (3545:3545:3545) (3615:3615:3615))
        (PORT d[5] (3334:3334:3334) (3420:3420:3420))
        (PORT d[6] (3206:3206:3206) (3415:3415:3415))
        (PORT d[7] (3453:3453:3453) (3610:3610:3610))
        (PORT d[8] (3373:3373:3373) (3570:3570:3570))
        (PORT d[9] (2250:2250:2250) (2368:2368:2368))
        (PORT d[10] (3025:3025:3025) (3274:3274:3274))
        (PORT d[11] (3890:3890:3890) (4093:4093:4093))
        (PORT d[12] (2960:2960:2960) (3083:3083:3083))
        (PORT clk (3497:3497:3497) (3625:3625:3625))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a52\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2149:2149:2149) (2128:2128:2128))
        (PORT clk (3497:3497:3497) (3625:3625:3625))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a52\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3501:3501:3501) (3629:3629:3629))
        (PORT d[0] (2771:2771:2771) (2759:2759:2759))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a52\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3502:3502:3502) (3630:3630:3630))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a52\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3502:3502:3502) (3630:3630:3630))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a52\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3502:3502:3502) (3630:3630:3630))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a52\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3502:3502:3502) (3630:3630:3630))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a52\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2445:2445:2445) (2449:2449:2449))
        (PORT d[1] (2522:2522:2522) (2554:2554:2554))
        (PORT d[2] (1843:1843:1843) (1854:1854:1854))
        (PORT d[3] (2362:2362:2362) (2365:2365:2365))
        (PORT d[4] (2984:2984:2984) (2967:2967:2967))
        (PORT d[5] (1601:1601:1601) (1640:1640:1640))
        (PORT d[6] (2063:2063:2063) (2077:2077:2077))
        (PORT d[7] (2078:2078:2078) (2065:2065:2065))
        (PORT d[8] (4956:4956:4956) (5246:5246:5246))
        (PORT d[9] (3103:3103:3103) (3153:3153:3153))
        (PORT d[10] (3688:3688:3688) (3797:3797:3797))
        (PORT d[11] (4419:4419:4419) (4402:4402:4402))
        (PORT d[12] (1763:1763:1763) (1774:1774:1774))
        (PORT clk (2505:2505:2505) (2492:2492:2492))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a52\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2505:2505:2505) (2492:2492:2492))
        (PORT d[0] (2478:2478:2478) (2575:2575:2575))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a52\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2506:2506:2506) (2493:2493:2493))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a52\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2506:2506:2506) (2493:2493:2493))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a52\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2506:2506:2506) (2493:2493:2493))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a64\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3068:3068:3068) (3251:3251:3251))
        (PORT clk (3782:3782:3782) (3915:3915:3915))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a64\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3533:3533:3533) (3604:3604:3604))
        (PORT d[1] (2928:2928:2928) (3162:3162:3162))
        (PORT d[2] (3092:3092:3092) (3262:3262:3262))
        (PORT d[3] (2823:2823:2823) (3030:3030:3030))
        (PORT d[4] (3716:3716:3716) (3840:3840:3840))
        (PORT d[5] (2663:2663:2663) (2830:2830:2830))
        (PORT d[6] (3523:3523:3523) (3728:3728:3728))
        (PORT d[7] (3807:3807:3807) (3999:3999:3999))
        (PORT d[8] (3428:3428:3428) (3628:3628:3628))
        (PORT d[9] (3026:3026:3026) (3158:3158:3158))
        (PORT d[10] (2983:2983:2983) (3229:3229:3229))
        (PORT d[11] (3925:3925:3925) (4166:4166:4166))
        (PORT d[12] (2251:2251:2251) (2336:2336:2336))
        (PORT clk (3778:3778:3778) (3911:3911:3911))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a64\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2810:2810:2810) (2777:2777:2777))
        (PORT clk (3778:3778:3778) (3911:3911:3911))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a64\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3782:3782:3782) (3915:3915:3915))
        (PORT d[0] (3106:3106:3106) (3093:3093:3093))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a64\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3783:3783:3783) (3916:3916:3916))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a64\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3783:3783:3783) (3916:3916:3916))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a64\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3783:3783:3783) (3916:3916:3916))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a64\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3783:3783:3783) (3916:3916:3916))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a64\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3143:3143:3143) (3145:3145:3145))
        (PORT d[1] (3659:3659:3659) (3788:3788:3788))
        (PORT d[2] (3383:3383:3383) (3370:3370:3370))
        (PORT d[3] (3406:3406:3406) (3420:3420:3420))
        (PORT d[4] (3411:3411:3411) (3410:3410:3410))
        (PORT d[5] (2573:2573:2573) (2658:2658:2658))
        (PORT d[6] (3124:3124:3124) (3158:3158:3158))
        (PORT d[7] (5054:5054:5054) (5025:5025:5025))
        (PORT d[8] (4774:4774:4774) (5043:5043:5043))
        (PORT d[9] (2407:2407:2407) (2460:2460:2460))
        (PORT d[10] (2955:2955:2955) (3075:3075:3075))
        (PORT d[11] (3693:3693:3693) (3681:3681:3681))
        (PORT d[12] (2683:2683:2683) (2686:2686:2686))
        (PORT clk (2501:2501:2501) (2490:2490:2490))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a64\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2501:2501:2501) (2490:2490:2490))
        (PORT d[0] (2754:2754:2754) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a64\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2502:2502:2502) (2491:2491:2491))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a64\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2502:2502:2502) (2491:2491:2491))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a64\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2502:2502:2502) (2491:2491:2491))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_RGB\|G\[0\]\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1601:1601:1601) (1560:1560:1560))
        (PORT datab (876:876:876) (935:935:935))
        (PORT datac (822:822:822) (904:904:904))
        (PORT datad (2032:2032:2032) (2033:2033:2033))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_RGB\|G\[0\]\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1401:1401:1401) (1406:1406:1406))
        (PORT datab (859:859:859) (941:941:941))
        (PORT datac (1891:1891:1891) (1856:1856:1856))
        (PORT datad (204:204:204) (227:227:227))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a16\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2650:2650:2650) (2789:2789:2789))
        (PORT clk (3665:3665:3665) (3744:3744:3744))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a16\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3262:3262:3262) (3333:3333:3333))
        (PORT d[1] (2710:2710:2710) (2872:2872:2872))
        (PORT d[2] (2399:2399:2399) (2563:2563:2563))
        (PORT d[3] (2411:2411:2411) (2583:2583:2583))
        (PORT d[4] (2754:2754:2754) (2926:2926:2926))
        (PORT d[5] (2661:2661:2661) (2668:2668:2668))
        (PORT d[6] (2083:2083:2083) (2194:2194:2194))
        (PORT d[7] (2375:2375:2375) (2391:2391:2391))
        (PORT d[8] (3299:3299:3299) (3490:3490:3490))
        (PORT d[9] (2637:2637:2637) (2778:2778:2778))
        (PORT d[10] (2553:2553:2553) (2754:2754:2754))
        (PORT d[11] (3624:3624:3624) (3775:3775:3775))
        (PORT d[12] (2335:2335:2335) (2465:2465:2465))
        (PORT clk (3661:3661:3661) (3740:3740:3740))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a16\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2188:2188:2188) (2161:2161:2161))
        (PORT clk (3661:3661:3661) (3740:3740:3740))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a16\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3665:3665:3665) (3744:3744:3744))
        (PORT d[0] (2810:2810:2810) (2792:2792:2792))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a16\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3666:3666:3666) (3745:3745:3745))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a16\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3666:3666:3666) (3745:3745:3745))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a16\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3666:3666:3666) (3745:3745:3745))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a16\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3666:3666:3666) (3745:3745:3745))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a16\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4330:4330:4330) (4261:4261:4261))
        (PORT d[1] (3087:3087:3087) (3230:3230:3230))
        (PORT d[2] (4330:4330:4330) (4257:4257:4257))
        (PORT d[3] (3602:3602:3602) (3551:3551:3551))
        (PORT d[4] (4232:4232:4232) (4186:4186:4186))
        (PORT d[5] (2488:2488:2488) (2531:2531:2531))
        (PORT d[6] (3411:3411:3411) (3520:3520:3520))
        (PORT d[7] (4387:4387:4387) (4327:4327:4327))
        (PORT d[8] (2524:2524:2524) (2606:2606:2606))
        (PORT d[9] (3023:3023:3023) (3168:3168:3168))
        (PORT d[10] (3440:3440:3440) (3599:3599:3599))
        (PORT d[11] (4690:4690:4690) (4630:4630:4630))
        (PORT d[12] (4302:4302:4302) (4261:4261:4261))
        (PORT clk (2520:2520:2520) (2516:2516:2516))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a16\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2520:2520:2520) (2516:2516:2516))
        (PORT d[0] (3051:3051:3051) (2966:2966:2966))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a16\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2521:2521:2521) (2517:2517:2517))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a16\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2521:2521:2521) (2517:2517:2517))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a16\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2521:2521:2521) (2517:2517:2517))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a28\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3369:3369:3369) (3546:3546:3546))
        (PORT clk (3017:3017:3017) (3069:3069:3069))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a28\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3214:3214:3214) (3454:3454:3454))
        (PORT d[1] (2895:2895:2895) (3113:3113:3113))
        (PORT d[2] (2708:2708:2708) (2882:2882:2882))
        (PORT d[3] (3053:3053:3053) (3217:3217:3217))
        (PORT d[4] (3502:3502:3502) (3677:3677:3677))
        (PORT d[5] (3907:3907:3907) (4141:4141:4141))
        (PORT d[6] (2894:2894:2894) (3116:3116:3116))
        (PORT d[7] (3408:3408:3408) (3552:3552:3552))
        (PORT d[8] (3392:3392:3392) (3569:3569:3569))
        (PORT d[9] (3108:3108:3108) (3289:3289:3289))
        (PORT d[10] (2820:2820:2820) (2995:2995:2995))
        (PORT d[11] (3121:3121:3121) (3336:3336:3336))
        (PORT d[12] (2664:2664:2664) (2833:2833:2833))
        (PORT clk (3013:3013:3013) (3065:3065:3065))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a28\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2778:2778:2778) (2799:2799:2799))
        (PORT clk (3013:3013:3013) (3065:3065:3065))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a28\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3017:3017:3017) (3069:3069:3069))
        (PORT d[0] (3400:3400:3400) (3430:3430:3430))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a28\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3018:3018:3018) (3070:3070:3070))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a28\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3018:3018:3018) (3070:3070:3070))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a28\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3018:3018:3018) (3070:3070:3070))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a28\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3018:3018:3018) (3070:3070:3070))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a28\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3428:3428:3428) (3404:3404:3404))
        (PORT d[1] (4360:4360:4360) (4317:4317:4317))
        (PORT d[2] (2952:2952:2952) (2968:2968:2968))
        (PORT d[3] (4332:4332:4332) (4276:4276:4276))
        (PORT d[4] (3446:3446:3446) (3501:3501:3501))
        (PORT d[5] (3704:3704:3704) (3680:3680:3680))
        (PORT d[6] (4279:4279:4279) (4292:4292:4292))
        (PORT d[7] (3389:3389:3389) (3366:3366:3366))
        (PORT d[8] (2618:2618:2618) (2756:2756:2756))
        (PORT d[9] (3158:3158:3158) (3221:3221:3221))
        (PORT d[10] (4905:4905:4905) (5130:5130:5130))
        (PORT d[11] (4451:4451:4451) (4493:4493:4493))
        (PORT d[12] (3007:3007:3007) (3003:3003:3003))
        (PORT clk (2502:2502:2502) (2489:2489:2489))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a28\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2502:2502:2502) (2489:2489:2489))
        (PORT d[0] (3587:3587:3587) (3623:3623:3623))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a28\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2503:2503:2503) (2490:2490:2490))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a28\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2503:2503:2503) (2490:2490:2490))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a28\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2503:2503:2503) (2490:2490:2490))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a4\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3403:3403:3403) (3557:3557:3557))
        (PORT clk (3718:3718:3718) (3823:3823:3823))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a4\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3326:3326:3326) (3554:3554:3554))
        (PORT d[1] (2494:2494:2494) (2689:2689:2689))
        (PORT d[2] (3199:3199:3199) (3432:3432:3432))
        (PORT d[3] (2788:2788:2788) (2994:2994:2994))
        (PORT d[4] (3448:3448:3448) (3587:3587:3587))
        (PORT d[5] (2752:2752:2752) (2918:2918:2918))
        (PORT d[6] (3090:3090:3090) (3253:3253:3253))
        (PORT d[7] (3142:3142:3142) (3315:3315:3315))
        (PORT d[8] (3349:3349:3349) (3499:3499:3499))
        (PORT d[9] (3092:3092:3092) (3273:3273:3273))
        (PORT d[10] (2900:2900:2900) (3118:3118:3118))
        (PORT d[11] (3944:3944:3944) (4204:4204:4204))
        (PORT d[12] (3065:3065:3065) (3238:3238:3238))
        (PORT clk (3714:3714:3714) (3819:3819:3819))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a4\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2967:2967:2967) (2997:2997:2997))
        (PORT clk (3714:3714:3714) (3819:3819:3819))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a4\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3718:3718:3718) (3823:3823:3823))
        (PORT d[0] (3589:3589:3589) (3628:3628:3628))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a4\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3719:3719:3719) (3824:3824:3824))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a4\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3719:3719:3719) (3824:3824:3824))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a4\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3719:3719:3719) (3824:3824:3824))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a4\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3719:3719:3719) (3824:3824:3824))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a4\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3779:3779:3779) (3799:3799:3799))
        (PORT d[1] (4227:4227:4227) (4285:4285:4285))
        (PORT d[2] (5961:5961:5961) (6040:6040:6040))
        (PORT d[3] (5237:5237:5237) (5271:5271:5271))
        (PORT d[4] (2939:2939:2939) (3024:3024:3024))
        (PORT d[5] (2862:2862:2862) (2922:2922:2922))
        (PORT d[6] (5362:5362:5362) (5371:5371:5371))
        (PORT d[7] (3935:3935:3935) (3887:3887:3887))
        (PORT d[8] (3573:3573:3573) (3697:3697:3697))
        (PORT d[9] (1941:1941:1941) (1946:1946:1946))
        (PORT d[10] (3508:3508:3508) (3480:3480:3480))
        (PORT d[11] (5447:5447:5447) (5483:5483:5483))
        (PORT d[12] (5442:5442:5442) (5539:5539:5539))
        (PORT clk (2432:2432:2432) (2418:2418:2418))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a4\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2432:2432:2432) (2418:2418:2418))
        (PORT d[0] (3245:3245:3245) (3378:3378:3378))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a4\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2433:2433:2433) (2419:2419:2419))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a4\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2433:2433:2433) (2419:2419:2419))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a4\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2433:2433:2433) (2419:2419:2419))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_RGB\|G\[0\]\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2013:2013:2013) (1958:1958:1958))
        (PORT datab (857:857:857) (938:938:938))
        (PORT datac (826:826:826) (892:892:892))
        (PORT datad (1755:1755:1755) (1672:1672:1672))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a40\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3191:3191:3191) (3296:3296:3296))
        (PORT clk (2786:2786:2786) (2781:2781:2781))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a40\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2704:2704:2704) (2853:2853:2853))
        (PORT d[1] (2334:2334:2334) (2492:2492:2492))
        (PORT d[2] (3128:3128:3128) (3362:3362:3362))
        (PORT d[3] (2653:2653:2653) (2812:2812:2812))
        (PORT d[4] (3738:3738:3738) (3841:3841:3841))
        (PORT d[5] (3131:3131:3131) (3339:3339:3339))
        (PORT d[6] (2405:2405:2405) (2576:2576:2576))
        (PORT d[7] (3554:3554:3554) (3636:3636:3636))
        (PORT d[8] (2859:2859:2859) (2983:2983:2983))
        (PORT d[9] (3328:3328:3328) (3494:3494:3494))
        (PORT d[10] (2540:2540:2540) (2726:2726:2726))
        (PORT d[11] (3272:3272:3272) (3423:3423:3423))
        (PORT d[12] (3215:3215:3215) (3345:3345:3345))
        (PORT clk (2782:2782:2782) (2777:2777:2777))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a40\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2530:2530:2530) (2558:2558:2558))
        (PORT clk (2782:2782:2782) (2777:2777:2777))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a40\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2786:2786:2786) (2781:2781:2781))
        (PORT d[0] (3181:3181:3181) (3212:3212:3212))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a40\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2787:2787:2787) (2782:2782:2782))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a40\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2787:2787:2787) (2782:2782:2782))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a40\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2787:2787:2787) (2782:2782:2782))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a40\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2787:2787:2787) (2782:2782:2782))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a40\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3466:3466:3466) (3505:3505:3505))
        (PORT d[1] (4473:4473:4473) (4372:4372:4372))
        (PORT d[2] (7501:7501:7501) (7759:7759:7759))
        (PORT d[3] (3908:3908:3908) (3819:3819:3819))
        (PORT d[4] (3139:3139:3139) (3228:3228:3228))
        (PORT d[5] (3863:3863:3863) (3855:3855:3855))
        (PORT d[6] (3872:3872:3872) (3786:3786:3786))
        (PORT d[7] (3884:3884:3884) (3810:3810:3810))
        (PORT d[8] (2745:2745:2745) (2813:2813:2813))
        (PORT d[9] (2660:2660:2660) (2667:2667:2667))
        (PORT d[10] (3852:3852:3852) (4048:4048:4048))
        (PORT d[11] (3597:3597:3597) (3549:3549:3549))
        (PORT d[12] (3563:3563:3563) (3524:3524:3524))
        (PORT clk (2531:2531:2531) (2524:2524:2524))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a40\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2531:2531:2531) (2524:2524:2524))
        (PORT d[0] (2349:2349:2349) (2239:2239:2239))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a40\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2532:2532:2532) (2525:2525:2525))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a40\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2532:2532:2532) (2525:2525:2525))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a40\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2532:2532:2532) (2525:2525:2525))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_RGB\|G\[0\]\~5\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1965:1965:1965) (2062:2062:2062))
        (PORT datab (236:236:236) (271:271:271))
        (PORT datac (833:833:833) (901:901:901))
        (PORT datad (2213:2213:2213) (2203:2203:2203))
        (IOPATH dataa combout (400:400:400) (368:368:368))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_RGB\|G\[0\]\~6\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (824:824:824) (886:886:886))
        (PORT datab (234:234:234) (269:269:269))
        (PORT datac (202:202:202) (234:234:234))
        (PORT datad (1471:1471:1471) (1505:1505:1505))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a88\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3078:3078:3078) (3227:3227:3227))
        (PORT clk (3570:3570:3570) (3701:3701:3701))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a88\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2954:2954:2954) (3179:3179:3179))
        (PORT d[1] (3020:3020:3020) (3264:3264:3264))
        (PORT d[2] (3616:3616:3616) (3888:3888:3888))
        (PORT d[3] (2815:2815:2815) (3026:3026:3026))
        (PORT d[4] (3442:3442:3442) (3593:3593:3593))
        (PORT d[5] (3358:3358:3358) (3524:3524:3524))
        (PORT d[6] (2640:2640:2640) (2871:2871:2871))
        (PORT d[7] (3148:3148:3148) (3318:3318:3318))
        (PORT d[8] (3817:3817:3817) (4056:4056:4056))
        (PORT d[9] (3807:3807:3807) (3991:3991:3991))
        (PORT d[10] (3287:3287:3287) (3509:3509:3509))
        (PORT d[11] (3596:3596:3596) (3826:3826:3826))
        (PORT d[12] (3032:3032:3032) (3189:3189:3189))
        (PORT clk (3566:3566:3566) (3697:3697:3697))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a88\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2967:2967:2967) (3003:3003:3003))
        (PORT clk (3566:3566:3566) (3697:3697:3697))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a88\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3570:3570:3570) (3701:3701:3701))
        (PORT d[0] (3590:3590:3590) (3634:3634:3634))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a88\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3571:3571:3571) (3702:3702:3702))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a88\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3571:3571:3571) (3702:3702:3702))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a88\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3571:3571:3571) (3702:3702:3702))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a88\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3571:3571:3571) (3702:3702:3702))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a88\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4849:4849:4849) (4862:4862:4862))
        (PORT d[1] (3923:3923:3923) (3984:3984:3984))
        (PORT d[2] (5860:5860:5860) (5941:5941:5941))
        (PORT d[3] (4890:4890:4890) (4930:4930:4930))
        (PORT d[4] (2570:2570:2570) (2653:2653:2653))
        (PORT d[5] (3865:3865:3865) (3840:3840:3840))
        (PORT d[6] (4994:4994:4994) (5003:5003:5003))
        (PORT d[7] (4641:4641:4641) (4626:4626:4626))
        (PORT d[8] (3233:3233:3233) (3363:3363:3363))
        (PORT d[9] (2326:2326:2326) (2331:2331:2331))
        (PORT d[10] (5004:5004:5004) (5242:5242:5242))
        (PORT d[11] (5094:5094:5094) (5136:5136:5136))
        (PORT d[12] (5422:5422:5422) (5517:5517:5517))
        (PORT clk (2447:2447:2447) (2433:2433:2433))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a88\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2447:2447:2447) (2433:2433:2433))
        (PORT d[0] (5636:5636:5636) (5706:5706:5706))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a88\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2448:2448:2448) (2434:2434:2434))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a88\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2448:2448:2448) (2434:2434:2434))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a88\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2448:2448:2448) (2434:2434:2434))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a76\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3109:3109:3109) (3286:3286:3286))
        (PORT clk (3592:3592:3592) (3732:3732:3732))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a76\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4021:4021:4021) (4264:4264:4264))
        (PORT d[1] (2909:2909:2909) (3101:3101:3101))
        (PORT d[2] (3091:3091:3091) (3237:3237:3237))
        (PORT d[3] (3160:3160:3160) (3361:3361:3361))
        (PORT d[4] (4071:4071:4071) (4194:4194:4194))
        (PORT d[5] (3690:3690:3690) (3772:3772:3772))
        (PORT d[6] (3163:3163:3163) (3370:3370:3370))
        (PORT d[7] (3802:3802:3802) (3948:3948:3948))
        (PORT d[8] (3414:3414:3414) (3612:3612:3612))
        (PORT d[9] (2330:2330:2330) (2441:2441:2441))
        (PORT d[10] (2971:2971:2971) (3211:3211:3211))
        (PORT d[11] (3520:3520:3520) (3756:3756:3756))
        (PORT d[12] (1868:1868:1868) (1967:1967:1967))
        (PORT clk (3588:3588:3588) (3728:3728:3728))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a76\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2401:2401:2401) (2363:2363:2363))
        (PORT clk (3588:3588:3588) (3728:3728:3728))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a76\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3592:3592:3592) (3732:3732:3732))
        (PORT d[0] (3023:3023:3023) (2994:2994:2994))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a76\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3593:3593:3593) (3733:3733:3733))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a76\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3593:3593:3593) (3733:3733:3733))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a76\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3593:3593:3593) (3733:3733:3733))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a76\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3593:3593:3593) (3733:3733:3733))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a76\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2777:2777:2777) (2779:2779:2779))
        (PORT d[1] (4000:4000:4000) (4120:4120:4120))
        (PORT d[2] (3735:3735:3735) (3721:3721:3721))
        (PORT d[3] (3770:3770:3770) (3783:3783:3783))
        (PORT d[4] (3768:3768:3768) (3765:3765:3765))
        (PORT d[5] (1953:1953:1953) (1991:1991:1991))
        (PORT d[6] (2386:2386:2386) (2393:2393:2393))
        (PORT d[7] (2402:2402:2402) (2382:2382:2382))
        (PORT d[8] (2443:2443:2443) (2428:2428:2428))
        (PORT d[9] (2778:2778:2778) (2836:2836:2836))
        (PORT d[10] (3355:3355:3355) (3473:3473:3473))
        (PORT d[11] (4061:4061:4061) (4054:4054:4054))
        (PORT d[12] (2338:2338:2338) (2341:2341:2341))
        (PORT clk (2511:2511:2511) (2499:2499:2499))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a76\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2511:2511:2511) (2499:2499:2499))
        (PORT d[0] (2313:2313:2313) (2244:2244:2244))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a76\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2512:2512:2512) (2500:2500:2500))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a76\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2512:2512:2512) (2500:2500:2500))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a76\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2512:2512:2512) (2500:2500:2500))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a64\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3411:3411:3411) (3586:3586:3586))
        (PORT clk (3777:3777:3777) (3909:3909:3909))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a64\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3693:3693:3693) (3920:3920:3920))
        (PORT d[1] (2820:2820:2820) (3003:3003:3003))
        (PORT d[2] (3225:3225:3225) (3457:3457:3457))
        (PORT d[3] (2470:2470:2470) (2648:2648:2648))
        (PORT d[4] (3118:3118:3118) (3260:3260:3260))
        (PORT d[5] (3292:3292:3292) (3437:3437:3437))
        (PORT d[6] (2654:2654:2654) (2862:2862:2862))
        (PORT d[7] (3522:3522:3522) (3691:3691:3691))
        (PORT d[8] (3689:3689:3689) (3838:3838:3838))
        (PORT d[9] (3045:3045:3045) (3228:3228:3228))
        (PORT d[10] (2981:2981:2981) (3192:3192:3192))
        (PORT d[11] (3927:3927:3927) (4188:4188:4188))
        (PORT d[12] (2678:2678:2678) (2855:2855:2855))
        (PORT clk (3773:3773:3773) (3905:3905:3905))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a64\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3016:3016:3016) (3065:3065:3065))
        (PORT clk (3773:3773:3773) (3905:3905:3905))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a64\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3777:3777:3777) (3909:3909:3909))
        (PORT d[0] (3638:3638:3638) (3696:3696:3696))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a64\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3778:3778:3778) (3910:3910:3910))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a64\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3778:3778:3778) (3910:3910:3910))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a64\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3778:3778:3778) (3910:3910:3910))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a64\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3778:3778:3778) (3910:3910:3910))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a64\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3448:3448:3448) (3472:3472:3472))
        (PORT d[1] (2906:2906:2906) (2938:2938:2938))
        (PORT d[2] (5565:5565:5565) (5621:5621:5621))
        (PORT d[3] (3557:3557:3557) (3528:3528:3528))
        (PORT d[4] (3630:3630:3630) (3706:3706:3706))
        (PORT d[5] (2507:2507:2507) (2570:2570:2570))
        (PORT d[6] (3559:3559:3559) (3545:3545:3545))
        (PORT d[7] (3579:3579:3579) (3524:3524:3524))
        (PORT d[8] (4621:4621:4621) (4924:4924:4924))
        (PORT d[9] (2157:2157:2157) (2169:2169:2169))
        (PORT d[10] (3172:3172:3172) (3153:3153:3153))
        (PORT d[11] (5485:5485:5485) (5555:5555:5555))
        (PORT d[12] (5509:5509:5509) (5609:5609:5609))
        (PORT clk (2458:2458:2458) (2445:2445:2445))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a64\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2458:2458:2458) (2445:2445:2445))
        (PORT d[0] (3054:3054:3054) (3021:3021:3021))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a64\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2459:2459:2459) (2446:2446:2446))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a64\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2459:2459:2459) (2446:2446:2446))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a64\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2459:2459:2459) (2446:2446:2446))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a52\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3064:3064:3064) (3216:3216:3216))
        (PORT clk (3217:3217:3217) (3327:3327:3327))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a52\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3550:3550:3550) (3757:3757:3757))
        (PORT d[1] (2430:2430:2430) (2607:2607:2607))
        (PORT d[2] (2771:2771:2771) (2965:2965:2965))
        (PORT d[3] (2829:2829:2829) (3038:3038:3038))
        (PORT d[4] (3436:3436:3436) (3611:3611:3611))
        (PORT d[5] (2286:2286:2286) (2422:2422:2422))
        (PORT d[6] (2784:2784:2784) (2933:2933:2933))
        (PORT d[7] (2961:2961:2961) (3081:3081:3081))
        (PORT d[8] (2995:2995:2995) (3141:3141:3141))
        (PORT d[9] (2758:2758:2758) (2916:2916:2916))
        (PORT d[10] (2716:2716:2716) (2849:2849:2849))
        (PORT d[11] (2718:2718:2718) (2885:2885:2885))
        (PORT d[12] (2632:2632:2632) (2752:2752:2752))
        (PORT clk (3213:3213:3213) (3323:3323:3323))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a52\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2572:2572:2572) (2573:2573:2573))
        (PORT clk (3213:3213:3213) (3323:3323:3323))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a52\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3217:3217:3217) (3327:3327:3327))
        (PORT d[0] (3194:3194:3194) (3204:3204:3204))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a52\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3218:3218:3218) (3328:3328:3328))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a52\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3218:3218:3218) (3328:3328:3328))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a52\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3218:3218:3218) (3328:3328:3328))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a52\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3218:3218:3218) (3328:3328:3328))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a52\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3179:3179:3179) (3184:3184:3184))
        (PORT d[1] (3186:3186:3186) (3215:3215:3215))
        (PORT d[2] (1522:1522:1522) (1547:1547:1547))
        (PORT d[3] (1177:1177:1177) (1211:1211:1211))
        (PORT d[4] (1222:1222:1222) (1274:1274:1274))
        (PORT d[5] (1205:1205:1205) (1244:1244:1244))
        (PORT d[6] (1219:1219:1219) (1268:1268:1268))
        (PORT d[7] (1766:1766:1766) (1776:1776:1776))
        (PORT d[8] (2427:2427:2427) (2418:2418:2418))
        (PORT d[9] (1178:1178:1178) (1223:1223:1223))
        (PORT d[10] (1754:1754:1754) (1770:1770:1770))
        (PORT d[11] (1858:1858:1858) (1901:1901:1901))
        (PORT d[12] (1722:1722:1722) (1741:1741:1741))
        (PORT clk (2449:2449:2449) (2435:2435:2435))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a52\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2449:2449:2449) (2435:2435:2435))
        (PORT d[0] (960:960:960) (906:906:906))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a52\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2450:2450:2450) (2436:2436:2436))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a52\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2450:2450:2450) (2436:2436:2436))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a52\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2450:2450:2450) (2436:2436:2436))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_RGB\|G\[0\]\~7\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1499:1499:1499) (1416:1416:1416))
        (PORT datab (870:870:870) (928:928:928))
        (PORT datac (820:820:820) (902:902:902))
        (PORT datad (741:741:741) (735:735:735))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_RGB\|G\[0\]\~8\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2035:2035:2035) (1961:1961:1961))
        (PORT datab (858:858:858) (939:939:939))
        (PORT datac (1384:1384:1384) (1365:1365:1365))
        (PORT datad (203:203:203) (226:226:226))
        (IOPATH dataa combout (349:349:349) (354:354:354))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a40\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3700:3700:3700) (3872:3872:3872))
        (PORT clk (2956:2956:2956) (2978:2978:2978))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a40\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3219:3219:3219) (3459:3459:3459))
        (PORT d[1] (2887:2887:2887) (3103:3103:3103))
        (PORT d[2] (3149:3149:3149) (3370:3370:3370))
        (PORT d[3] (2962:2962:2962) (3117:3117:3117))
        (PORT d[4] (3685:3685:3685) (3858:3858:3858))
        (PORT d[5] (2725:2725:2725) (2892:2892:2892))
        (PORT d[6] (3546:3546:3546) (3745:3745:3745))
        (PORT d[7] (3623:3623:3623) (3778:3778:3778))
        (PORT d[8] (3409:3409:3409) (3587:3587:3587))
        (PORT d[9] (3053:3053:3053) (3231:3231:3231))
        (PORT d[10] (3143:3143:3143) (3290:3290:3290))
        (PORT d[11] (3449:3449:3449) (3659:3659:3659))
        (PORT d[12] (2962:2962:2962) (3115:3115:3115))
        (PORT clk (2952:2952:2952) (2974:2974:2974))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a40\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2978:2978:2978) (3054:3054:3054))
        (PORT clk (2952:2952:2952) (2974:2974:2974))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a40\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2956:2956:2956) (2978:2978:2978))
        (PORT d[0] (3534:3534:3534) (3607:3607:3607))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a40\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2957:2957:2957) (2979:2979:2979))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a40\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2957:2957:2957) (2979:2979:2979))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a40\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2957:2957:2957) (2979:2979:2979))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a40\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2957:2957:2957) (2979:2979:2979))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a40\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3393:3393:3393) (3373:3373:3373))
        (PORT d[1] (3972:3972:3972) (3930:3930:3930))
        (PORT d[2] (3293:3293:3293) (3304:3304:3304))
        (PORT d[3] (3989:3989:3989) (3931:3931:3931))
        (PORT d[4] (3119:3119:3119) (3176:3176:3176))
        (PORT d[5] (3395:3395:3395) (3379:3379:3379))
        (PORT d[6] (4580:4580:4580) (4595:4595:4595))
        (PORT d[7] (3522:3522:3522) (3529:3529:3529))
        (PORT d[8] (2936:2936:2936) (3068:3068:3068))
        (PORT d[9] (3079:3079:3079) (3136:3136:3136))
        (PORT d[10] (4563:4563:4563) (4788:4788:4788))
        (PORT d[11] (4740:4740:4740) (4771:4771:4771))
        (PORT d[12] (2648:2648:2648) (2647:2647:2647))
        (PORT clk (2512:2512:2512) (2497:2497:2497))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a40\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2512:2512:2512) (2497:2497:2497))
        (PORT d[0] (2342:2342:2342) (2311:2311:2311))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a40\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2513:2513:2513) (2498:2498:2498))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a40\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2513:2513:2513) (2498:2498:2498))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a40\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2513:2513:2513) (2498:2498:2498))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a28\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3069:3069:3069) (3225:3225:3225))
        (PORT clk (3058:3058:3058) (3137:3137:3137))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a28\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2904:2904:2904) (3122:3122:3122))
        (PORT d[1] (2873:2873:2873) (3060:3060:3060))
        (PORT d[2] (3456:3456:3456) (3674:3674:3674))
        (PORT d[3] (2857:2857:2857) (3056:3056:3056))
        (PORT d[4] (3450:3450:3450) (3606:3606:3606))
        (PORT d[5] (3024:3024:3024) (3185:3185:3185))
        (PORT d[6] (3113:3113:3113) (3283:3283:3283))
        (PORT d[7] (3449:3449:3449) (3596:3596:3596))
        (PORT d[8] (3956:3956:3956) (4146:4146:4146))
        (PORT d[9] (2736:2736:2736) (2886:2886:2886))
        (PORT d[10] (2846:2846:2846) (3035:3035:3035))
        (PORT d[11] (3179:3179:3179) (3397:3397:3397))
        (PORT d[12] (2643:2643:2643) (2808:2808:2808))
        (PORT clk (3054:3054:3054) (3133:3133:3133))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a28\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2661:2661:2661) (2676:2676:2676))
        (PORT clk (3054:3054:3054) (3133:3133:3133))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a28\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3058:3058:3058) (3137:3137:3137))
        (PORT d[0] (3283:3283:3283) (3307:3307:3307))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a28\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3059:3059:3059) (3138:3138:3138))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a28\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3059:3059:3059) (3138:3138:3138))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a28\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3059:3059:3059) (3138:3138:3138))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a28\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3059:3059:3059) (3138:3138:3138))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a28\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2805:2805:2805) (2785:2785:2785))
        (PORT d[1] (4652:4652:4652) (4608:4608:4608))
        (PORT d[2] (2592:2592:2592) (2607:2607:2607))
        (PORT d[3] (4741:4741:4741) (4685:4685:4685))
        (PORT d[4] (4140:4140:4140) (4186:4186:4186))
        (PORT d[5] (2814:2814:2814) (2828:2828:2828))
        (PORT d[6] (4292:4292:4292) (4308:4308:4308))
        (PORT d[7] (2483:2483:2483) (2498:2498:2498))
        (PORT d[8] (3039:3039:3039) (3179:3179:3179))
        (PORT d[9] (1850:1850:1850) (1889:1889:1889))
        (PORT d[10] (2472:2472:2472) (2481:2481:2481))
        (PORT d[11] (2194:2194:2194) (2233:2233:2233))
        (PORT d[12] (3333:3333:3333) (3320:3320:3320))
        (PORT clk (2482:2482:2482) (2467:2467:2467))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a28\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2482:2482:2482) (2467:2467:2467))
        (PORT d[0] (3927:3927:3927) (3953:3953:3953))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a28\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2483:2483:2483) (2468:2468:2468))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a28\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2483:2483:2483) (2468:2468:2468))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a28\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2483:2483:2483) (2468:2468:2468))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a4\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3356:3356:3356) (3510:3510:3510))
        (PORT clk (3584:3584:3584) (3717:3717:3717))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a4\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2917:2917:2917) (3141:3141:3141))
        (PORT d[1] (2780:2780:2780) (2962:2962:2962))
        (PORT d[2] (3926:3926:3926) (4195:4195:4195))
        (PORT d[3] (2821:2821:2821) (3028:3028:3028))
        (PORT d[4] (3774:3774:3774) (3926:3926:3926))
        (PORT d[5] (3035:3035:3035) (3210:3210:3210))
        (PORT d[6] (2984:2984:2984) (3142:3142:3142))
        (PORT d[7] (3037:3037:3037) (3207:3207:3207))
        (PORT d[8] (3802:3802:3802) (4039:4039:4039))
        (PORT d[9] (3828:3828:3828) (4009:4009:4009))
        (PORT d[10] (3300:3300:3300) (3522:3522:3522))
        (PORT d[11] (3597:3597:3597) (3827:3827:3827))
        (PORT d[12] (2719:2719:2719) (2886:2886:2886))
        (PORT clk (3580:3580:3580) (3713:3713:3713))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a4\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2660:2660:2660) (2704:2704:2704))
        (PORT clk (3580:3580:3580) (3713:3713:3713))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a4\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3584:3584:3584) (3717:3717:3717))
        (PORT d[0] (3282:3282:3282) (3335:3335:3335))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a4\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3585:3585:3585) (3718:3718:3718))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a4\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3585:3585:3585) (3718:3718:3718))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a4\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3585:3585:3585) (3718:3718:3718))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a4\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3585:3585:3585) (3718:3718:3718))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a4\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4831:4831:4831) (4843:4843:4843))
        (PORT d[1] (3892:3892:3892) (3957:3957:3957))
        (PORT d[2] (5588:5588:5588) (5682:5682:5682))
        (PORT d[3] (4891:4891:4891) (4931:4931:4931))
        (PORT d[4] (2913:2913:2913) (2995:2995:2995))
        (PORT d[5] (3866:3866:3866) (3843:3843:3843))
        (PORT d[6] (5026:5026:5026) (5041:5041:5041))
        (PORT d[7] (4235:4235:4235) (4222:4222:4222))
        (PORT d[8] (3234:3234:3234) (3365:3365:3365))
        (PORT d[9] (2306:2306:2306) (2312:2312:2312))
        (PORT d[10] (5006:5006:5006) (5242:5242:5242))
        (PORT d[11] (5452:5452:5452) (5487:5487:5487))
        (PORT d[12] (5434:5434:5434) (5530:5530:5530))
        (PORT clk (2440:2440:2440) (2424:2424:2424))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a4\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2440:2440:2440) (2424:2424:2424))
        (PORT d[0] (3231:3231:3231) (3359:3359:3359))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a4\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2441:2441:2441) (2425:2425:2425))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a4\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2441:2441:2441) (2425:2425:2425))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a4\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2441:2441:2441) (2425:2425:2425))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_RGB\|G\[0\]\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1403:1403:1403) (1393:1393:1393))
        (PORT datab (877:877:877) (937:937:937))
        (PORT datac (823:823:823) (904:904:904))
        (PORT datad (2127:2127:2127) (2025:2025:2025))
        (IOPATH dataa combout (400:400:400) (368:368:368))
        (IOPATH datab combout (402:402:402) (378:378:378))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a16\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2688:2688:2688) (2821:2821:2821))
        (PORT clk (3581:3581:3581) (3713:3713:3713))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a16\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3278:3278:3278) (3337:3337:3337))
        (PORT d[1] (2761:2761:2761) (2926:2926:2926))
        (PORT d[2] (2327:2327:2327) (2490:2490:2490))
        (PORT d[3] (2440:2440:2440) (2612:2612:2612))
        (PORT d[4] (2729:2729:2729) (2889:2889:2889))
        (PORT d[5] (2305:2305:2305) (2315:2315:2315))
        (PORT d[6] (3141:3141:3141) (3294:3294:3294))
        (PORT d[7] (2000:2000:2000) (2012:2012:2012))
        (PORT d[8] (2894:2894:2894) (3035:3035:3035))
        (PORT d[9] (2645:2645:2645) (2752:2752:2752))
        (PORT d[10] (2555:2555:2555) (2758:2758:2758))
        (PORT d[11] (3325:3325:3325) (3451:3451:3451))
        (PORT d[12] (2363:2363:2363) (2496:2496:2496))
        (PORT clk (3577:3577:3577) (3709:3709:3709))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a16\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2144:2144:2144) (2106:2106:2106))
        (PORT clk (3577:3577:3577) (3709:3709:3709))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a16\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3581:3581:3581) (3713:3713:3713))
        (PORT d[0] (2766:2766:2766) (2737:2737:2737))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a16\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3582:3582:3582) (3714:3714:3714))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a16\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3582:3582:3582) (3714:3714:3714))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a16\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3582:3582:3582) (3714:3714:3714))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a16\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3582:3582:3582) (3714:3714:3714))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a16\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4323:4323:4323) (4255:4255:4255))
        (PORT d[1] (3450:3450:3450) (3594:3594:3594))
        (PORT d[2] (5185:5185:5185) (5261:5261:5261))
        (PORT d[3] (2667:2667:2667) (2638:2638:2638))
        (PORT d[4] (4618:4618:4618) (4575:4575:4575))
        (PORT d[5] (2537:2537:2537) (2591:2591:2591))
        (PORT d[6] (3388:3388:3388) (3503:3503:3503))
        (PORT d[7] (4423:4423:4423) (4374:4374:4374))
        (PORT d[8] (3491:3491:3491) (3556:3556:3556))
        (PORT d[9] (3336:3336:3336) (3483:3483:3483))
        (PORT d[10] (3845:3845:3845) (4016:4016:4016))
        (PORT d[11] (2694:2694:2694) (2681:2681:2681))
        (PORT d[12] (4329:4329:4329) (4292:4292:4292))
        (PORT clk (2535:2535:2535) (2526:2526:2526))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a16\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2535:2535:2535) (2526:2526:2526))
        (PORT d[0] (2746:2746:2746) (2676:2676:2676))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a16\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2536:2536:2536) (2527:2527:2527))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a16\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2536:2536:2536) (2527:2527:2527))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a16\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2536:2536:2536) (2527:2527:2527))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_RGB\|G\[0\]\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1688:1688:1688) (1702:1702:1702))
        (PORT datab (235:235:235) (270:270:270))
        (PORT datac (829:829:829) (896:896:896))
        (PORT datad (2427:2427:2427) (2382:2382:2382))
        (IOPATH dataa combout (383:383:383) (400:400:400))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_RGB\|G\[0\]\~9\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (236:236:236) (277:277:277))
        (PORT datab (1516:1516:1516) (1547:1547:1547))
        (PORT datac (202:202:202) (233:233:233))
        (PORT datad (204:204:204) (227:227:227))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_RGB\|G\[0\]\~10\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (948:948:948) (954:954:954))
        (PORT datad (4630:4630:4630) (4540:4540:4540))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE \\ov7670_data\[0\]\~input\\)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (613:613:613) (795:795:795))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_ov7670_capture\|latched_d\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1603:1603:1603) (1644:1644:1644))
        (PORT asdata (4037:4037:4037) (4322:4322:4322))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_ov7670_capture\|d_latch\[0\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (889:889:889) (915:915:915))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_ov7670_capture\|d_latch\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2715:2715:2715) (2802:2802:2802))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (992:992:992) (1026:1026:1026))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_ov7670_capture\|d_latch\[8\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2715:2715:2715) (2802:2802:2802))
        (PORT asdata (661:661:661) (736:736:736))
        (PORT ena (992:992:992) (1026:1026:1026))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a17\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2666:2666:2666) (2772:2772:2772))
        (PORT clk (2997:2997:2997) (3059:3059:3059))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a17\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2253:2253:2253) (2318:2318:2318))
        (PORT d[1] (2414:2414:2414) (2572:2572:2572))
        (PORT d[2] (1515:1515:1515) (1576:1576:1576))
        (PORT d[3] (2273:2273:2273) (2414:2414:2414))
        (PORT d[4] (1527:1527:1527) (1604:1604:1604))
        (PORT d[5] (2576:2576:2576) (2659:2659:2659))
        (PORT d[6] (2901:2901:2901) (2971:2971:2971))
        (PORT d[7] (2650:2650:2650) (2680:2680:2680))
        (PORT d[8] (2715:2715:2715) (2752:2752:2752))
        (PORT d[9] (1880:1880:1880) (1966:1966:1966))
        (PORT d[10] (3377:3377:3377) (3518:3518:3518))
        (PORT d[11] (2671:2671:2671) (2829:2829:2829))
        (PORT d[12] (2559:2559:2559) (2643:2643:2643))
        (PORT clk (2993:2993:2993) (3055:3055:3055))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a17\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2391:2391:2391) (2342:2342:2342))
        (PORT clk (2993:2993:2993) (3055:3055:3055))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a17\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2997:2997:2997) (3059:3059:3059))
        (PORT d[0] (2758:2758:2758) (2735:2735:2735))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a17\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2998:2998:2998) (3060:3060:3060))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a17\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2998:2998:2998) (3060:3060:3060))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a17\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2998:2998:2998) (3060:3060:3060))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a17\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2998:2998:2998) (3060:3060:3060))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a17\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6111:6111:6111) (6093:6093:6093))
        (PORT d[1] (4656:4656:4656) (4869:4869:4869))
        (PORT d[2] (5984:5984:5984) (6088:6088:6088))
        (PORT d[3] (5579:5579:5579) (5634:5634:5634))
        (PORT d[4] (6404:6404:6404) (6325:6325:6325))
        (PORT d[5] (3397:3397:3397) (3541:3541:3541))
        (PORT d[6] (4753:4753:4753) (4874:4874:4874))
        (PORT d[7] (6768:6768:6768) (6857:6857:6857))
        (PORT d[8] (3820:3820:3820) (4046:4046:4046))
        (PORT d[9] (3775:3775:3775) (3965:3965:3965))
        (PORT d[10] (4680:4680:4680) (4811:4811:4811))
        (PORT d[11] (7773:7773:7773) (7832:7832:7832))
        (PORT d[12] (5457:5457:5457) (5489:5489:5489))
        (PORT clk (2515:2515:2515) (2509:2509:2509))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a17\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2515:2515:2515) (2509:2509:2509))
        (PORT d[0] (4251:4251:4251) (4297:4297:4297))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a17\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2516:2516:2516) (2510:2510:2510))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a17\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2516:2516:2516) (2510:2510:2510))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a17\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2516:2516:2516) (2510:2510:2510))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a17\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2243:2243:2243) (2338:2338:2338))
        (PORT clk (2948:2948:2948) (2986:2986:2986))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a17\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1920:1920:1920) (2012:2012:2012))
        (PORT d[1] (2215:2215:2215) (2275:2275:2275))
        (PORT d[2] (2370:2370:2370) (2524:2524:2524))
        (PORT d[3] (2190:2190:2190) (2262:2262:2262))
        (PORT d[4] (2811:2811:2811) (2817:2817:2817))
        (PORT d[5] (1649:1649:1649) (1706:1706:1706))
        (PORT d[6] (2007:2007:2007) (2055:2055:2055))
        (PORT d[7] (1926:1926:1926) (1964:1964:1964))
        (PORT d[8] (1661:1661:1661) (1720:1720:1720))
        (PORT d[9] (2432:2432:2432) (2447:2447:2447))
        (PORT d[10] (1697:1697:1697) (1806:1806:1806))
        (PORT d[11] (2509:2509:2509) (2563:2563:2563))
        (PORT d[12] (1652:1652:1652) (1718:1718:1718))
        (PORT clk (2944:2944:2944) (2982:2982:2982))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a17\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2188:2188:2188) (2101:2101:2101))
        (PORT clk (2944:2944:2944) (2982:2982:2982))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a17\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2948:2948:2948) (2986:2986:2986))
        (PORT d[0] (2810:2810:2810) (2732:2732:2732))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a17\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2949:2949:2949) (2987:2987:2987))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a17\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2949:2949:2949) (2987:2987:2987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a17\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2949:2949:2949) (2987:2987:2987))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a17\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2949:2949:2949) (2987:2987:2987))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a17\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4693:4693:4693) (4740:4740:4740))
        (PORT d[1] (4874:4874:4874) (5054:5054:5054))
        (PORT d[2] (8349:8349:8349) (8569:8569:8569))
        (PORT d[3] (5299:5299:5299) (5338:5338:5338))
        (PORT d[4] (3369:3369:3369) (3451:3451:3451))
        (PORT d[5] (6717:6717:6717) (6728:6728:6728))
        (PORT d[6] (6611:6611:6611) (6598:6598:6598))
        (PORT d[7] (6900:6900:6900) (6935:6935:6935))
        (PORT d[8] (2151:2151:2151) (2201:2201:2201))
        (PORT d[9] (3230:3230:3230) (3319:3319:3319))
        (PORT d[10] (3534:3534:3534) (3595:3595:3595))
        (PORT d[11] (7154:7154:7154) (7021:7021:7021))
        (PORT d[12] (5436:5436:5436) (5461:5461:5461))
        (PORT clk (2473:2473:2473) (2465:2465:2465))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a17\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2473:2473:2473) (2465:2465:2465))
        (PORT d[0] (3585:3585:3585) (3600:3600:3600))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a17\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2474:2474:2474) (2466:2466:2466))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a17\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2474:2474:2474) (2466:2466:2466))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a17\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2474:2474:2474) (2466:2466:2466))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_RGB\|G\[1\]\~11\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3687:3687:3687) (3603:3603:3603))
        (PORT datab (2156:2156:2156) (2219:2219:2219))
        (PORT datac (3156:3156:3156) (3076:3076:3076))
        (PORT datad (715:715:715) (713:713:713))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a65\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2325:2325:2325) (2447:2447:2447))
        (PORT clk (3032:3032:3032) (3095:3095:3095))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a65\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1926:1926:1926) (2007:2007:2007))
        (PORT d[1] (2411:2411:2411) (2577:2577:2577))
        (PORT d[2] (1796:1796:1796) (1853:1853:1853))
        (PORT d[3] (2683:2683:2683) (2824:2824:2824))
        (PORT d[4] (1591:1591:1591) (1676:1676:1676))
        (PORT d[5] (2546:2546:2546) (2624:2624:2624))
        (PORT d[6] (2921:2921:2921) (2992:2992:2992))
        (PORT d[7] (2682:2682:2682) (2716:2716:2716))
        (PORT d[8] (2804:2804:2804) (2855:2855:2855))
        (PORT d[9] (1888:1888:1888) (1974:1974:1974))
        (PORT d[10] (3237:3237:3237) (3330:3330:3330))
        (PORT d[11] (3007:3007:3007) (3128:3128:3128))
        (PORT d[12] (2292:2292:2292) (2427:2427:2427))
        (PORT clk (3028:3028:3028) (3091:3091:3091))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a65\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2036:2036:2036) (1987:1987:1987))
        (PORT clk (3028:3028:3028) (3091:3091:3091))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a65\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3032:3032:3032) (3095:3095:3095))
        (PORT d[0] (2629:2629:2629) (2595:2595:2595))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a65\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3033:3033:3033) (3096:3096:3096))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a65\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3033:3033:3033) (3096:3096:3096))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a65\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3033:3033:3033) (3096:3096:3096))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a65\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3033:3033:3033) (3096:3096:3096))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a65\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6131:6131:6131) (6114:6114:6114))
        (PORT d[1] (4676:4676:4676) (4890:4890:4890))
        (PORT d[2] (5927:5927:5927) (6016:6016:6016))
        (PORT d[3] (5535:5535:5535) (5576:5576:5576))
        (PORT d[4] (6420:6420:6420) (6355:6355:6355))
        (PORT d[5] (3365:3365:3365) (3504:3504:3504))
        (PORT d[6] (4417:4417:4417) (4541:4541:4541))
        (PORT d[7] (6234:6234:6234) (6352:6352:6352))
        (PORT d[8] (3794:3794:3794) (4018:4018:4018))
        (PORT d[9] (3436:3436:3436) (3631:3631:3631))
        (PORT d[10] (4951:4951:4951) (5053:5053:5053))
        (PORT d[11] (7717:7717:7717) (7767:7767:7767))
        (PORT d[12] (5451:5451:5451) (5485:5485:5485))
        (PORT clk (2516:2516:2516) (2510:2510:2510))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a65\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2516:2516:2516) (2510:2510:2510))
        (PORT d[0] (5282:5282:5282) (5275:5275:5275))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a65\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2517:2517:2517) (2511:2511:2511))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a65\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2517:2517:2517) (2511:2511:2511))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a65\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2517:2517:2517) (2511:2511:2511))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a65\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2200:2200:2200) (2312:2312:2312))
        (PORT clk (2475:2475:2475) (2468:2468:2468))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a65\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2277:2277:2277) (2388:2388:2388))
        (PORT d[1] (1958:1958:1958) (2070:2070:2070))
        (PORT d[2] (2748:2748:2748) (2943:2943:2943))
        (PORT d[3] (1964:1964:1964) (2081:2081:2081))
        (PORT d[4] (2811:2811:2811) (3021:3021:3021))
        (PORT d[5] (3242:3242:3242) (3387:3387:3387))
        (PORT d[6] (2704:2704:2704) (2858:2858:2858))
        (PORT d[7] (3128:3128:3128) (3173:3173:3173))
        (PORT d[8] (2964:2964:2964) (3018:3018:3018))
        (PORT d[9] (3033:3033:3033) (3232:3232:3232))
        (PORT d[10] (2408:2408:2408) (2543:2543:2543))
        (PORT d[11] (2231:2231:2231) (2340:2340:2340))
        (PORT d[12] (3260:3260:3260) (3376:3376:3376))
        (PORT clk (2471:2471:2471) (2464:2464:2464))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a65\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2468:2468:2468) (2450:2450:2450))
        (PORT clk (2471:2471:2471) (2464:2464:2464))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a65\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2475:2475:2475) (2468:2468:2468))
        (PORT d[0] (3060:3060:3060) (3055:3055:3055))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a65\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2476:2476:2476) (2469:2469:2469))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a65\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2476:2476:2476) (2469:2469:2469))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a65\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2476:2476:2476) (2469:2469:2469))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a65\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2476:2476:2476) (2469:2469:2469))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a65\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3518:3518:3518) (3543:3543:3543))
        (PORT d[1] (5133:5133:5133) (4970:4970:4970))
        (PORT d[2] (7107:7107:7107) (7314:7314:7314))
        (PORT d[3] (4640:4640:4640) (4689:4689:4689))
        (PORT d[4] (3296:3296:3296) (3369:3369:3369))
        (PORT d[5] (5153:5153:5153) (5153:5153:5153))
        (PORT d[6] (5239:5239:5239) (5236:5236:5236))
        (PORT d[7] (5070:5070:5070) (5135:5135:5135))
        (PORT d[8] (4720:4720:4720) (5000:5000:5000))
        (PORT d[9] (4030:4030:4030) (4067:4067:4067))
        (PORT d[10] (3626:3626:3626) (3761:3761:3761))
        (PORT d[11] (5253:5253:5253) (5269:5269:5269))
        (PORT d[12] (4381:4381:4381) (4285:4285:4285))
        (PORT clk (2514:2514:2514) (2507:2507:2507))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a65\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2514:2514:2514) (2507:2507:2507))
        (PORT d[0] (3646:3646:3646) (3437:3437:3437))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a65\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2515:2515:2515) (2508:2508:2508))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a65\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2515:2515:2515) (2508:2508:2508))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a65\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2515:2515:2515) (2508:2508:2508))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_RGB\|G\[1\]\~12\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3690:3690:3690) (3606:3606:3606))
        (PORT datab (233:233:233) (268:268:268))
        (PORT datac (2986:2986:2986) (3030:3030:3030))
        (PORT datad (2393:2393:2393) (2368:2368:2368))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a77\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2322:2322:2322) (2462:2462:2462))
        (PORT clk (3115:3115:3115) (3198:3198:3198))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a77\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1248:1248:1248) (1305:1305:1305))
        (PORT d[1] (1537:1537:1537) (1569:1569:1569))
        (PORT d[2] (1270:1270:1270) (1334:1334:1334))
        (PORT d[3] (1165:1165:1165) (1216:1216:1216))
        (PORT d[4] (1240:1240:1240) (1298:1298:1298))
        (PORT d[5] (965:965:965) (1033:1033:1033))
        (PORT d[6] (1172:1172:1172) (1213:1213:1213))
        (PORT d[7] (1187:1187:1187) (1225:1225:1225))
        (PORT d[8] (3430:3430:3430) (3455:3455:3455))
        (PORT d[9] (1479:1479:1479) (1525:1525:1525))
        (PORT d[10] (974:974:974) (1033:1033:1033))
        (PORT d[11] (2241:2241:2241) (2289:2289:2289))
        (PORT d[12] (1258:1258:1258) (1320:1320:1320))
        (PORT clk (3111:3111:3111) (3194:3194:3194))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a77\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1428:1428:1428) (1355:1355:1355))
        (PORT clk (3111:3111:3111) (3194:3194:3194))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a77\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3115:3115:3115) (3198:3198:3198))
        (PORT d[0] (2050:2050:2050) (1986:1986:1986))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a77\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3116:3116:3116) (3199:3199:3199))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a77\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3116:3116:3116) (3199:3199:3199))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a77\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3116:3116:3116) (3199:3199:3199))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a77\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3116:3116:3116) (3199:3199:3199))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a77\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5742:5742:5742) (5704:5704:5704))
        (PORT d[1] (3870:3870:3870) (4046:4046:4046))
        (PORT d[2] (5528:5528:5528) (5592:5592:5592))
        (PORT d[3] (5180:5180:5180) (5205:5205:5205))
        (PORT d[4] (5417:5417:5417) (5324:5324:5324))
        (PORT d[5] (2978:2978:2978) (3094:3094:3094))
        (PORT d[6] (3765:3765:3765) (3866:3866:3866))
        (PORT d[7] (5817:5817:5817) (5857:5857:5857))
        (PORT d[8] (4079:4079:4079) (4246:4246:4246))
        (PORT d[9] (3063:3063:3063) (3221:3221:3221))
        (PORT d[10] (3965:3965:3965) (4069:4069:4069))
        (PORT d[11] (5808:5808:5808) (5691:5691:5691))
        (PORT d[12] (5456:5456:5456) (5443:5443:5443))
        (PORT clk (2519:2519:2519) (2509:2509:2509))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a77\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2519:2519:2519) (2509:2509:2509))
        (PORT d[0] (5237:5237:5237) (5022:5022:5022))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a77\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2520:2520:2520) (2510:2510:2510))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a77\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2520:2520:2520) (2510:2510:2510))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a77\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2520:2520:2520) (2510:2510:2510))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a77\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2647:2647:2647) (2763:2763:2763))
        (PORT clk (3102:3102:3102) (3183:3183:3183))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a77\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1221:1221:1221) (1272:1272:1272))
        (PORT d[1] (1191:1191:1191) (1238:1238:1238))
        (PORT d[2] (1230:1230:1230) (1289:1289:1289))
        (PORT d[3] (2291:2291:2291) (2372:2372:2372))
        (PORT d[4] (1533:1533:1533) (1586:1586:1586))
        (PORT d[5] (1204:1204:1204) (1265:1265:1265))
        (PORT d[6] (1128:1128:1128) (1167:1167:1167))
        (PORT d[7] (1179:1179:1179) (1217:1217:1217))
        (PORT d[8] (1412:1412:1412) (1444:1444:1444))
        (PORT d[9] (1188:1188:1188) (1243:1243:1243))
        (PORT d[10] (1137:1137:1137) (1156:1156:1156))
        (PORT d[11] (2224:2224:2224) (2269:2269:2269))
        (PORT d[12] (897:897:897) (953:953:953))
        (PORT clk (3098:3098:3098) (3179:3179:3179))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a77\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1394:1394:1394) (1325:1325:1325))
        (PORT clk (3098:3098:3098) (3179:3179:3179))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a77\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3102:3102:3102) (3183:3183:3183))
        (PORT d[0] (2016:2016:2016) (1956:1956:1956))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a77\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3103:3103:3103) (3184:3184:3184))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a77\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3103:3103:3103) (3184:3184:3184))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a77\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3103:3103:3103) (3184:3184:3184))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a77\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3103:3103:3103) (3184:3184:3184))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a77\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5747:5747:5747) (5710:5710:5710))
        (PORT d[1] (3849:3849:3849) (4032:4032:4032))
        (PORT d[2] (5531:5531:5531) (5598:5598:5598))
        (PORT d[3] (5181:5181:5181) (5206:5206:5206))
        (PORT d[4] (5744:5744:5744) (5631:5631:5631))
        (PORT d[5] (2962:2962:2962) (3075:3075:3075))
        (PORT d[6] (4118:4118:4118) (4214:4214:4214))
        (PORT d[7] (5824:5824:5824) (5865:5865:5865))
        (PORT d[8] (3318:3318:3318) (3491:3491:3491))
        (PORT d[9] (3090:3090:3090) (3250:3250:3250))
        (PORT d[10] (4291:4291:4291) (4393:4393:4393))
        (PORT d[11] (5777:5777:5777) (5656:5656:5656))
        (PORT d[12] (5463:5463:5463) (5450:5450:5450))
        (PORT clk (2515:2515:2515) (2508:2508:2508))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a77\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2515:2515:2515) (2508:2508:2508))
        (PORT d[0] (5609:5609:5609) (5389:5389:5389))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a77\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2516:2516:2516) (2509:2509:2509))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a77\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2516:2516:2516) (2509:2509:2509))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a77\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2516:2516:2516) (2509:2509:2509))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a29\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1920:1920:1920) (2023:2023:2023))
        (PORT clk (2743:2743:2743) (2803:2803:2803))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a29\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1922:1922:1922) (2015:2015:2015))
        (PORT d[1] (1564:1564:1564) (1650:1650:1650))
        (PORT d[2] (2394:2394:2394) (2553:2553:2553))
        (PORT d[3] (1515:1515:1515) (1577:1577:1577))
        (PORT d[4] (1886:1886:1886) (1966:1966:1966))
        (PORT d[5] (2382:2382:2382) (2431:2431:2431))
        (PORT d[6] (2347:2347:2347) (2391:2391:2391))
        (PORT d[7] (2255:2255:2255) (2284:2284:2284))
        (PORT d[8] (2920:2920:2920) (3012:3012:3012))
        (PORT d[9] (3446:3446:3446) (3641:3641:3641))
        (PORT d[10] (2000:2000:2000) (2092:2092:2092))
        (PORT d[11] (2140:2140:2140) (2215:2215:2215))
        (PORT d[12] (1964:1964:1964) (2025:2025:2025))
        (PORT clk (2739:2739:2739) (2799:2799:2799))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a29\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2170:2170:2170) (2134:2134:2134))
        (PORT clk (2739:2739:2739) (2799:2799:2799))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a29\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2743:2743:2743) (2803:2803:2803))
        (PORT d[0] (2792:2792:2792) (2765:2765:2765))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a29\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2744:2744:2744) (2804:2804:2804))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a29\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2744:2744:2744) (2804:2804:2804))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a29\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2744:2744:2744) (2804:2804:2804))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a29\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2744:2744:2744) (2804:2804:2804))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a29\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4728:4728:4728) (4771:4771:4771))
        (PORT d[1] (5052:5052:5052) (5345:5345:5345))
        (PORT d[2] (7973:7973:7973) (8194:8194:8194))
        (PORT d[3] (4993:4993:4993) (5043:5043:5043))
        (PORT d[4] (2981:2981:2981) (3064:3064:3064))
        (PORT d[5] (6637:6637:6637) (6640:6640:6640))
        (PORT d[6] (6593:6593:6593) (6578:6578:6578))
        (PORT d[7] (7264:7264:7264) (7297:7297:7297))
        (PORT d[8] (5301:5301:5301) (5605:5605:5605))
        (PORT d[9] (2931:2931:2931) (3030:3030:3030))
        (PORT d[10] (3559:3559:3559) (3630:3630:3630))
        (PORT d[11] (6332:6332:6332) (6344:6344:6344))
        (PORT d[12] (5843:5843:5843) (5865:5865:5865))
        (PORT clk (2453:2453:2453) (2443:2443:2443))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a29\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2453:2453:2453) (2443:2443:2443))
        (PORT d[0] (1727:1727:1727) (1720:1720:1720))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a29\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2454:2454:2454) (2444:2444:2444))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a29\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2454:2454:2454) (2444:2444:2444))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a29\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2454:2454:2454) (2444:2444:2444))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_RGB\|G\[1\]\~13\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3688:3688:3688) (3604:3604:3604))
        (PORT datab (2155:2155:2155) (2218:2218:2218))
        (PORT datac (1690:1690:1690) (1676:1676:1676))
        (PORT datad (1052:1052:1052) (1040:1040:1040))
        (IOPATH dataa combout (400:400:400) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a29\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2040:2040:2040) (2042:2042:2042))
        (PORT clk (2585:2585:2585) (2615:2615:2615))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a29\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2613:2613:2613) (2693:2693:2693))
        (PORT d[1] (2269:2269:2269) (2386:2386:2386))
        (PORT d[2] (2724:2724:2724) (2910:2910:2910))
        (PORT d[3] (2178:2178:2178) (2244:2244:2244))
        (PORT d[4] (3532:3532:3532) (3737:3737:3737))
        (PORT d[5] (2999:2999:2999) (3151:3151:3151))
        (PORT d[6] (3056:3056:3056) (3170:3170:3170))
        (PORT d[7] (2815:2815:2815) (2864:2864:2864))
        (PORT d[8] (3666:3666:3666) (3706:3706:3706))
        (PORT d[9] (3414:3414:3414) (3605:3605:3605))
        (PORT d[10] (2398:2398:2398) (2528:2528:2528))
        (PORT d[11] (2217:2217:2217) (2322:2322:2322))
        (PORT d[12] (2658:2658:2658) (2715:2715:2715))
        (PORT clk (2581:2581:2581) (2611:2611:2611))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a29\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2212:2212:2212) (2187:2187:2187))
        (PORT clk (2581:2581:2581) (2611:2611:2611))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a29\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2585:2585:2585) (2615:2615:2615))
        (PORT d[0] (2834:2834:2834) (2818:2818:2818))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a29\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2586:2586:2586) (2616:2616:2616))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a29\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2586:2586:2586) (2616:2616:2616))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a29\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2586:2586:2586) (2616:2616:2616))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a29\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2586:2586:2586) (2616:2616:2616))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a29\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3672:3672:3672) (3728:3728:3728))
        (PORT d[1] (4711:4711:4711) (5004:5004:5004))
        (PORT d[2] (6903:6903:6903) (7131:7131:7131))
        (PORT d[3] (4177:4177:4177) (4223:4223:4223))
        (PORT d[4] (2600:2600:2600) (2682:2682:2682))
        (PORT d[5] (5580:5580:5580) (5588:5588:5588))
        (PORT d[6] (5952:5952:5952) (5948:5948:5948))
        (PORT d[7] (5736:5736:5736) (5799:5799:5799))
        (PORT d[8] (4569:4569:4569) (4877:4877:4877))
        (PORT d[9] (2763:2763:2763) (2831:2831:2831))
        (PORT d[10] (4590:4590:4590) (4654:4654:4654))
        (PORT d[11] (4365:4365:4365) (4395:4395:4395))
        (PORT d[12] (5103:5103:5103) (5004:5004:5004))
        (PORT clk (2493:2493:2493) (2488:2488:2488))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a29\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2493:2493:2493) (2488:2488:2488))
        (PORT d[0] (2488:2488:2488) (2500:2500:2500))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a29\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2494:2494:2494) (2489:2489:2489))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a29\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2494:2494:2494) (2489:2489:2489))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a29\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2494:2494:2494) (2489:2489:2489))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_RGB\|G\[1\]\~14\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2153:2153:2153) (2130:2130:2130))
        (PORT datab (233:233:233) (268:268:268))
        (PORT datac (2117:2117:2117) (2177:2177:2177))
        (PORT datad (1683:1683:1683) (1670:1670:1670))
        (IOPATH dataa combout (383:383:383) (400:400:400))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a53\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2211:2211:2211) (2318:2318:2318))
        (PORT clk (2655:2655:2655) (2670:2670:2670))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a53\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2355:2355:2355) (2480:2480:2480))
        (PORT d[1] (2082:2082:2082) (2212:2212:2212))
        (PORT d[2] (1928:1928:1928) (2039:2039:2039))
        (PORT d[3] (1953:1953:1953) (2068:2068:2068))
        (PORT d[4] (1953:1953:1953) (2084:2084:2084))
        (PORT d[5] (2616:2616:2616) (2760:2760:2760))
        (PORT d[6] (2264:2264:2264) (2370:2370:2370))
        (PORT d[7] (2731:2731:2731) (2800:2800:2800))
        (PORT d[8] (2468:2468:2468) (2558:2558:2558))
        (PORT d[9] (2263:2263:2263) (2385:2385:2385))
        (PORT d[10] (3201:3201:3201) (3390:3390:3390))
        (PORT d[11] (3032:3032:3032) (3182:3182:3182))
        (PORT d[12] (2950:2950:2950) (3021:3021:3021))
        (PORT clk (2651:2651:2651) (2666:2666:2666))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a53\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2197:2197:2197) (2177:2177:2177))
        (PORT clk (2651:2651:2651) (2666:2666:2666))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a53\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2655:2655:2655) (2670:2670:2670))
        (PORT d[0] (2819:2819:2819) (2808:2808:2808))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a53\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2656:2656:2656) (2671:2671:2671))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a53\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2656:2656:2656) (2671:2671:2671))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a53\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2656:2656:2656) (2671:2671:2671))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a53\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2656:2656:2656) (2671:2671:2671))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a53\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5351:5351:5351) (5410:5410:5410))
        (PORT d[1] (4800:4800:4800) (5057:5057:5057))
        (PORT d[2] (8975:8975:8975) (9075:9075:9075))
        (PORT d[3] (6252:6252:6252) (6318:6318:6318))
        (PORT d[4] (3387:3387:3387) (3536:3536:3536))
        (PORT d[5] (5142:5142:5142) (5259:5259:5259))
        (PORT d[6] (4913:4913:4913) (5110:5110:5110))
        (PORT d[7] (8661:8661:8661) (8784:8784:8784))
        (PORT d[8] (4106:4106:4106) (4338:4338:4338))
        (PORT d[9] (4229:4229:4229) (4339:4339:4339))
        (PORT d[10] (3727:3727:3727) (3830:3830:3830))
        (PORT d[11] (6712:6712:6712) (6769:6769:6769))
        (PORT d[12] (6955:6955:6955) (6983:6983:6983))
        (PORT clk (2454:2454:2454) (2445:2445:2445))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a53\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2454:2454:2454) (2445:2445:2445))
        (PORT d[0] (2018:2018:2018) (2020:2020:2020))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a53\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2455:2455:2455) (2446:2446:2446))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a53\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2455:2455:2455) (2446:2446:2446))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a53\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2455:2455:2455) (2446:2446:2446))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a5\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2658:2658:2658) (2784:2784:2784))
        (PORT clk (2991:2991:2991) (3054:3054:3054))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a5\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1575:1575:1575) (1631:1631:1631))
        (PORT d[1] (2574:2574:2574) (2644:2644:2644))
        (PORT d[2] (2318:2318:2318) (2467:2467:2467))
        (PORT d[3] (2519:2519:2519) (2581:2581:2581))
        (PORT d[4] (2090:2090:2090) (2106:2106:2106))
        (PORT d[5] (1299:1299:1299) (1360:1360:1360))
        (PORT d[6] (1622:1622:1622) (1671:1671:1671))
        (PORT d[7] (1569:1569:1569) (1609:1609:1609))
        (PORT d[8] (1293:1293:1293) (1355:1355:1355))
        (PORT d[9] (1498:1498:1498) (1549:1549:1549))
        (PORT d[10] (2021:2021:2021) (2117:2117:2117))
        (PORT d[11] (2134:2134:2134) (2193:2193:2193))
        (PORT d[12] (1293:1293:1293) (1360:1360:1360))
        (PORT clk (2987:2987:2987) (3050:3050:3050))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a5\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1794:1794:1794) (1733:1733:1733))
        (PORT clk (2987:2987:2987) (3050:3050:3050))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a5\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2991:2991:2991) (3054:3054:3054))
        (PORT d[0] (2416:2416:2416) (2364:2364:2364))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a5\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2992:2992:2992) (3055:3055:3055))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a5\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2992:2992:2992) (3055:3055:3055))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a5\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2992:2992:2992) (3055:3055:3055))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a5\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2992:2992:2992) (3055:3055:3055))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a5\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6434:6434:6434) (6396:6396:6396))
        (PORT d[1] (4545:4545:4545) (4729:4729:4729))
        (PORT d[2] (6249:6249:6249) (6310:6310:6310))
        (PORT d[3] (6247:6247:6247) (6262:6262:6262))
        (PORT d[4] (3736:3736:3736) (3820:3820:3820))
        (PORT d[5] (3674:3674:3674) (3783:3783:3783))
        (PORT d[6] (4836:4836:4836) (4928:4928:4928))
        (PORT d[7] (6548:6548:6548) (6586:6586:6586))
        (PORT d[8] (4112:4112:4112) (4290:4290:4290))
        (PORT d[9] (4137:4137:4137) (4286:4286:4286))
        (PORT d[10] (3155:3155:3155) (3218:3218:3218))
        (PORT d[11] (7062:7062:7062) (6902:6902:6902))
        (PORT d[12] (5074:5074:5074) (5103:5103:5103))
        (PORT clk (2493:2493:2493) (2488:2488:2488))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a5\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2493:2493:2493) (2488:2488:2488))
        (PORT d[0] (1610:1610:1610) (1580:1580:1580))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a5\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2494:2494:2494) (2489:2489:2489))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a5\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2494:2494:2494) (2489:2489:2489))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a5\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2494:2494:2494) (2489:2489:2489))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a5\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1325:1325:1325) (1339:1339:1339))
        (PORT clk (2474:2474:2474) (2474:2474:2474))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a5\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2565:2565:2565) (2671:2671:2671))
        (PORT d[1] (2286:2286:2286) (2402:2402:2402))
        (PORT d[2] (2763:2763:2763) (2951:2951:2951))
        (PORT d[3] (1960:1960:1960) (2074:2074:2074))
        (PORT d[4] (3153:3153:3153) (3359:3359:3359))
        (PORT d[5] (3010:3010:3010) (3165:3165:3165))
        (PORT d[6] (2616:2616:2616) (2724:2724:2724))
        (PORT d[7] (2854:2854:2854) (2920:2920:2920))
        (PORT d[8] (3142:3142:3142) (3250:3250:3250))
        (PORT d[9] (3320:3320:3320) (3497:3497:3497))
        (PORT d[10] (2399:2399:2399) (2531:2531:2531))
        (PORT d[11] (2192:2192:2192) (2303:2303:2303))
        (PORT d[12] (2928:2928:2928) (3064:3064:3064))
        (PORT clk (2470:2470:2470) (2470:2470:2470))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a5\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2153:2153:2153) (2140:2140:2140))
        (PORT clk (2470:2470:2470) (2470:2470:2470))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a5\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2474:2474:2474) (2474:2474:2474))
        (PORT d[0] (2775:2775:2775) (2771:2771:2771))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a5\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2475:2475:2475) (2475:2475:2475))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a5\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2475:2475:2475) (2475:2475:2475))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a5\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2475:2475:2475) (2475:2475:2475))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a5\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2475:2475:2475) (2475:2475:2475))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a5\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3607:3607:3607) (3651:3651:3651))
        (PORT d[1] (5413:5413:5413) (5224:5224:5224))
        (PORT d[2] (6855:6855:6855) (7079:7079:7079))
        (PORT d[3] (4607:4607:4607) (4657:4657:4657))
        (PORT d[4] (3581:3581:3581) (3630:3630:3630))
        (PORT d[5] (5176:5176:5176) (5179:5179:5179))
        (PORT d[6] (5292:5292:5292) (5297:5297:5297))
        (PORT d[7] (5079:5079:5079) (5138:5138:5138))
        (PORT d[8] (4569:4569:4569) (4865:4865:4865))
        (PORT d[9] (3995:3995:3995) (4171:4171:4171))
        (PORT d[10] (3688:3688:3688) (3823:3823:3823))
        (PORT d[11] (4935:4935:4935) (4972:4972:4972))
        (PORT d[12] (4764:4764:4764) (4673:4673:4673))
        (PORT clk (2511:2511:2511) (2503:2503:2503))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a5\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2511:2511:2511) (2503:2503:2503))
        (PORT d[0] (2342:2342:2342) (2341:2341:2341))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a5\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2512:2512:2512) (2504:2504:2504))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a5\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2512:2512:2512) (2504:2504:2504))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a5\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2512:2512:2512) (2504:2504:2504))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_RGB\|G\[1\]\~15\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3689:3689:3689) (3605:3605:3605))
        (PORT datab (2154:2154:2154) (2217:2217:2217))
        (PORT datac (1043:1043:1043) (1029:1029:1029))
        (PORT datad (2289:2289:2289) (2251:2251:2251))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a53\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2203:2203:2203) (2305:2305:2305))
        (PORT clk (2833:2833:2833) (2840:2840:2840))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a53\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2321:2321:2321) (2444:2444:2444))
        (PORT d[1] (2376:2376:2376) (2490:2490:2490))
        (PORT d[2] (2276:2276:2276) (2384:2384:2384))
        (PORT d[3] (2206:2206:2206) (2307:2307:2307))
        (PORT d[4] (1975:1975:1975) (2107:2107:2107))
        (PORT d[5] (2589:2589:2589) (2733:2733:2733))
        (PORT d[6] (2604:2604:2604) (2709:2709:2709))
        (PORT d[7] (3045:3045:3045) (3105:3105:3105))
        (PORT d[8] (2764:2764:2764) (2836:2836:2836))
        (PORT d[9] (2276:2276:2276) (2399:2399:2399))
        (PORT d[10] (2944:2944:2944) (3073:3073:3073))
        (PORT d[11] (2536:2536:2536) (2647:2647:2647))
        (PORT d[12] (2945:2945:2945) (3039:3039:3039))
        (PORT clk (2829:2829:2829) (2836:2836:2836))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a53\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2476:2476:2476) (2462:2462:2462))
        (PORT clk (2829:2829:2829) (2836:2836:2836))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a53\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2833:2833:2833) (2840:2840:2840))
        (PORT d[0] (3098:3098:3098) (3093:3093:3093))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a53\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2834:2834:2834) (2841:2841:2841))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a53\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2834:2834:2834) (2841:2841:2841))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a53\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2834:2834:2834) (2841:2841:2841))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a53\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2834:2834:2834) (2841:2841:2841))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a53\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7197:7197:7197) (7173:7173:7173))
        (PORT d[1] (5413:5413:5413) (5701:5701:5701))
        (PORT d[2] (5892:5892:5892) (6020:6020:6020))
        (PORT d[3] (6577:6577:6577) (6619:6619:6619))
        (PORT d[4] (3332:3332:3332) (3464:3464:3464))
        (PORT d[5] (5086:5086:5086) (5183:5183:5183))
        (PORT d[6] (5804:5804:5804) (5917:5917:5917))
        (PORT d[7] (8682:8682:8682) (8814:8814:8814))
        (PORT d[8] (4223:4223:4223) (4462:4462:4462))
        (PORT d[9] (4273:4273:4273) (4385:4385:4385))
        (PORT d[10] (3674:3674:3674) (3779:3779:3779))
        (PORT d[11] (7114:7114:7114) (7173:7173:7173))
        (PORT d[12] (7441:7441:7441) (7435:7435:7435))
        (PORT clk (2461:2461:2461) (2451:2451:2451))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a53\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2461:2461:2461) (2451:2451:2451))
        (PORT d[0] (2041:2041:2041) (2043:2043:2043))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a53\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2462:2462:2462) (2452:2452:2452))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a53\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2462:2462:2462) (2452:2452:2452))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a53\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2462:2462:2462) (2452:2452:2452))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_RGB\|G\[1\]\~16\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1976:1976:1976) (1977:1977:1977))
        (PORT datab (234:234:234) (269:269:269))
        (PORT datac (3654:3654:3654) (3562:3562:3562))
        (PORT datad (2458:2458:2458) (2391:2391:2391))
        (IOPATH dataa combout (383:383:383) (400:400:400))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_RGB\|G\[1\]\~17\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1848:1848:1848) (1945:1945:1945))
        (PORT datab (2658:2658:2658) (2686:2686:2686))
        (PORT datac (203:203:203) (235:235:235))
        (PORT datad (204:204:204) (227:227:227))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a89\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2304:2304:2304) (2454:2454:2454))
        (PORT clk (2480:2480:2480) (2453:2453:2453))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a89\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2704:2704:2704) (2861:2861:2861))
        (PORT d[1] (2669:2669:2669) (2817:2817:2817))
        (PORT d[2] (2281:2281:2281) (2419:2419:2419))
        (PORT d[3] (2363:2363:2363) (2517:2517:2517))
        (PORT d[4] (2314:2314:2314) (2464:2464:2464))
        (PORT d[5] (3011:3011:3011) (3154:3154:3154))
        (PORT d[6] (2602:2602:2602) (2740:2740:2740))
        (PORT d[7] (3132:3132:3132) (3206:3206:3206))
        (PORT d[8] (3494:3494:3494) (3603:3603:3603))
        (PORT d[9] (2689:2689:2689) (2848:2848:2848))
        (PORT d[10] (2808:2808:2808) (2977:2977:2977))
        (PORT d[11] (2976:2976:2976) (3126:3126:3126))
        (PORT d[12] (2939:2939:2939) (3037:3037:3037))
        (PORT clk (2476:2476:2476) (2449:2449:2449))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a89\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2246:2246:2246) (2247:2247:2247))
        (PORT clk (2476:2476:2476) (2449:2449:2449))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a89\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2480:2480:2480) (2453:2453:2453))
        (PORT d[0] (2868:2868:2868) (2878:2878:2878))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a89\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2481:2481:2481) (2454:2454:2454))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a89\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2481:2481:2481) (2454:2454:2454))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a89\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2481:2481:2481) (2454:2454:2454))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a89\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2481:2481:2481) (2454:2454:2454))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a89\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4383:4383:4383) (4457:4457:4457))
        (PORT d[1] (4706:4706:4706) (4996:4996:4996))
        (PORT d[2] (6294:6294:6294) (6461:6461:6461))
        (PORT d[3] (5557:5557:5557) (5620:5620:5620))
        (PORT d[4] (3324:3324:3324) (3423:3423:3423))
        (PORT d[5] (5879:5879:5879) (5914:5914:5914))
        (PORT d[6] (4750:4750:4750) (4803:4803:4803))
        (PORT d[7] (7533:7533:7533) (7659:7659:7659))
        (PORT d[8] (4607:4607:4607) (4871:4871:4871))
        (PORT d[9] (3572:3572:3572) (3682:3682:3682))
        (PORT d[10] (3283:3283:3283) (3380:3380:3380))
        (PORT d[11] (6082:6082:6082) (6141:6141:6141))
        (PORT d[12] (5921:5921:5921) (5960:5960:5960))
        (PORT clk (2503:2503:2503) (2495:2495:2495))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a89\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2503:2503:2503) (2495:2495:2495))
        (PORT d[0] (4363:4363:4363) (4256:4256:4256))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a89\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2504:2504:2504) (2496:2496:2496))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a89\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2504:2504:2504) (2496:2496:2496))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a89\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2504:2504:2504) (2496:2496:2496))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a89\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2574:2574:2574) (2711:2711:2711))
        (PORT clk (2605:2605:2605) (2616:2616:2616))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a89\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2677:2677:2677) (2797:2797:2797))
        (PORT d[1] (2004:2004:2004) (2127:2127:2127))
        (PORT d[2] (2257:2257:2257) (2351:2351:2351))
        (PORT d[3] (2278:2278:2278) (2380:2380:2380))
        (PORT d[4] (2277:2277:2277) (2384:2384:2384))
        (PORT d[5] (2620:2620:2620) (2744:2744:2744))
        (PORT d[6] (2657:2657:2657) (2756:2756:2756))
        (PORT d[7] (2735:2735:2735) (2803:2803:2803))
        (PORT d[8] (2868:2868:2868) (2964:2964:2964))
        (PORT d[9] (2266:2266:2266) (2388:2388:2388))
        (PORT d[10] (3270:3270:3270) (3465:3465:3465))
        (PORT d[11] (2637:2637:2637) (2796:2796:2796))
        (PORT d[12] (2948:2948:2948) (3048:3048:3048))
        (PORT clk (2601:2601:2601) (2612:2612:2612))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a89\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2176:2176:2176) (2170:2170:2170))
        (PORT clk (2601:2601:2601) (2612:2612:2612))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a89\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2605:2605:2605) (2616:2616:2616))
        (PORT d[0] (2798:2798:2798) (2801:2801:2801))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a89\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2606:2606:2606) (2617:2617:2617))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a89\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2606:2606:2606) (2617:2617:2617))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a89\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2606:2606:2606) (2617:2617:2617))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a89\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2606:2606:2606) (2617:2617:2617))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a89\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5067:5067:5067) (5138:5138:5138))
        (PORT d[1] (5057:5057:5057) (5345:5345:5345))
        (PORT d[2] (8647:8647:8647) (8757:8757:8757))
        (PORT d[3] (6239:6239:6239) (6299:6299:6299))
        (PORT d[4] (3328:3328:3328) (3431:3431:3431))
        (PORT d[5] (5461:5461:5461) (5567:5567:5567))
        (PORT d[6] (5078:5078:5078) (5124:5124:5124))
        (PORT d[7] (8235:8235:8235) (8358:8358:8358))
        (PORT d[8] (3787:3787:3787) (4022:4022:4022))
        (PORT d[9] (3936:3936:3936) (4052:4052:4052))
        (PORT d[10] (3356:3356:3356) (3463:3463:3463))
        (PORT d[11] (6831:6831:6831) (6889:6889:6889))
        (PORT d[12] (7067:7067:7067) (7096:7096:7096))
        (PORT clk (2461:2461:2461) (2451:2451:2451))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a89\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2461:2461:2461) (2451:2451:2451))
        (PORT d[0] (5057:5057:5057) (4938:4938:4938))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a89\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2462:2462:2462) (2452:2452:2452))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a89\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2462:2462:2462) (2452:2452:2452))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a89\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2462:2462:2462) (2452:2452:2452))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a41\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2681:2681:2681) (2823:2823:2823))
        (PORT clk (2505:2505:2505) (2509:2509:2509))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a41\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2692:2692:2692) (2846:2846:2846))
        (PORT d[1] (2794:2794:2794) (2946:2946:2946))
        (PORT d[2] (2312:2312:2312) (2442:2442:2442))
        (PORT d[3] (2361:2361:2361) (2517:2517:2517))
        (PORT d[4] (2356:2356:2356) (2521:2521:2521))
        (PORT d[5] (2985:2985:2985) (3164:3164:3164))
        (PORT d[6] (2648:2648:2648) (2798:2798:2798))
        (PORT d[7] (3046:3046:3046) (3111:3111:3111))
        (PORT d[8] (2876:2876:2876) (2973:2973:2973))
        (PORT d[9] (2321:2321:2321) (2448:2448:2448))
        (PORT d[10] (3134:3134:3134) (3292:3292:3292))
        (PORT d[11] (3028:3028:3028) (3176:3176:3176))
        (PORT d[12] (3243:3243:3243) (3331:3331:3331))
        (PORT clk (2501:2501:2501) (2505:2505:2505))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a41\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2257:2257:2257) (2255:2255:2255))
        (PORT clk (2501:2501:2501) (2505:2505:2505))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a41\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2505:2505:2505) (2509:2509:2509))
        (PORT d[0] (2879:2879:2879) (2886:2886:2886))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a41\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2506:2506:2506) (2510:2510:2510))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a41\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2506:2506:2506) (2510:2510:2510))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a41\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2506:2506:2506) (2510:2510:2510))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a41\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2506:2506:2506) (2510:2510:2510))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a41\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4351:4351:4351) (4432:4432:4432))
        (PORT d[1] (4823:4823:4823) (5083:5083:5083))
        (PORT d[2] (6308:6308:6308) (6478:6478:6478))
        (PORT d[3] (5583:5583:5583) (5657:5657:5657))
        (PORT d[4] (3022:3022:3022) (3141:3141:3141))
        (PORT d[5] (6296:6296:6296) (6337:6337:6337))
        (PORT d[6] (4219:4219:4219) (4422:4422:4422))
        (PORT d[7] (7584:7584:7584) (7714:7714:7714))
        (PORT d[8] (4947:4947:4947) (5207:5207:5207))
        (PORT d[9] (3201:3201:3201) (3329:3329:3329))
        (PORT d[10] (3293:3293:3293) (3395:3395:3395))
        (PORT d[11] (6430:6430:6430) (6490:6490:6490))
        (PORT d[12] (6303:6303:6303) (6344:6344:6344))
        (PORT clk (2491:2491:2491) (2485:2485:2485))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a41\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2491:2491:2491) (2485:2485:2485))
        (PORT d[0] (3463:3463:3463) (3555:3555:3555))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a41\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2492:2492:2492) (2486:2486:2486))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a41\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2492:2492:2492) (2486:2486:2486))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a41\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2492:2492:2492) (2486:2486:2486))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_RGB\|G\[1\]\~18\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3695:3695:3695) (3613:3613:3613))
        (PORT datab (2148:2148:2148) (2211:2211:2211))
        (PORT datac (2686:2686:2686) (2698:2698:2698))
        (PORT datad (2783:2783:2783) (2756:2756:2756))
        (IOPATH dataa combout (400:400:400) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a41\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2297:2297:2297) (2445:2445:2445))
        (PORT clk (2602:2602:2602) (2604:2604:2604))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a41\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2683:2683:2683) (2835:2835:2835))
        (PORT d[1] (2312:2312:2312) (2413:2413:2413))
        (PORT d[2] (2296:2296:2296) (2393:2393:2393))
        (PORT d[3] (2296:2296:2296) (2413:2413:2413))
        (PORT d[4] (2350:2350:2350) (2473:2473:2473))
        (PORT d[5] (2904:2904:2904) (3017:3017:3017))
        (PORT d[6] (3030:3030:3030) (3174:3174:3174))
        (PORT d[7] (3033:3033:3033) (3099:3099:3099))
        (PORT d[8] (2814:2814:2814) (2903:2903:2903))
        (PORT d[9] (2279:2279:2279) (2403:2403:2403))
        (PORT d[10] (3246:3246:3246) (3440:3440:3440))
        (PORT d[11] (3305:3305:3305) (3450:3450:3450))
        (PORT d[12] (2973:2973:2973) (3074:3074:3074))
        (PORT clk (2598:2598:2598) (2600:2600:2600))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a41\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2420:2420:2420) (2398:2398:2398))
        (PORT clk (2598:2598:2598) (2600:2600:2600))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a41\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2602:2602:2602) (2604:2604:2604))
        (PORT d[0] (3042:3042:3042) (3029:3029:3029))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a41\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2603:2603:2603) (2605:2605:2605))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a41\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2603:2603:2603) (2605:2605:2605))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a41\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2603:2603:2603) (2605:2605:2605))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a41\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2603:2603:2603) (2605:2605:2605))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a41\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4686:4686:4686) (4764:4764:4764))
        (PORT d[1] (5076:5076:5076) (5365:5365:5365))
        (PORT d[2] (8660:8660:8660) (8769:8769:8769))
        (PORT d[3] (5922:5922:5922) (5993:5993:5993))
        (PORT d[4] (3292:3292:3292) (3392:3392:3392))
        (PORT d[5] (6641:6641:6641) (6678:6678:6678))
        (PORT d[6] (5040:5040:5040) (5085:5085:5085))
        (PORT d[7] (8228:8228:8228) (8351:8351:8351))
        (PORT d[8] (3772:3772:3772) (4004:4004:4004))
        (PORT d[9] (3240:3240:3240) (3361:3361:3361))
        (PORT d[10] (3626:3626:3626) (3722:3722:3722))
        (PORT d[11] (6818:6818:6818) (6874:6874:6874))
        (PORT d[12] (6639:6639:6639) (6675:6675:6675))
        (PORT clk (2469:2469:2469) (2460:2460:2460))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a41\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2469:2469:2469) (2460:2460:2460))
        (PORT d[0] (3799:3799:3799) (3886:3886:3886))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a41\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2470:2470:2470) (2461:2461:2461))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a41\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2470:2470:2470) (2461:2461:2461))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a41\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2470:2470:2470) (2461:2461:2461))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_RGB\|G\[1\]\~19\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2720:2720:2720) (2762:2762:2762))
        (PORT datab (233:233:233) (268:268:268))
        (PORT datac (2113:2113:2113) (2173:2173:2173))
        (PORT datad (2308:2308:2308) (2295:2295:2295))
        (IOPATH dataa combout (383:383:383) (400:400:400))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_RGB\|G\[1\]\~20\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1847:1847:1847) (1944:1944:1944))
        (PORT datab (234:234:234) (269:269:269))
        (PORT datac (202:202:202) (233:233:233))
        (PORT datad (204:204:204) (227:227:227))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_RGB\|G\[1\]\~21\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (948:948:948) (954:954:954))
        (PORT datad (6140:6140:6140) (6065:6065:6065))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE \\ov7670_data\[1\]\~input\\)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (613:613:613) (795:795:795))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_ov7670_capture\|latched_d\[1\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (4028:4028:4028) (4354:4354:4354))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_ov7670_capture\|latched_d\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1603:1603:1603) (1644:1644:1644))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_ov7670_capture\|d_latch\[1\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (919:919:919) (944:944:944))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_ov7670_capture\|d_latch\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2715:2715:2715) (2802:2802:2802))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (992:992:992) (1026:1026:1026))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_ov7670_capture\|d_latch\[9\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2715:2715:2715) (2802:2802:2802))
        (PORT asdata (685:685:685) (761:761:761))
        (PORT ena (992:992:992) (1026:1026:1026))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a90\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2564:2564:2564) (2661:2661:2661))
        (PORT clk (2549:2549:2549) (2551:2551:2551))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a90\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2540:2540:2540) (2631:2631:2631))
        (PORT d[1] (2281:2281:2281) (2394:2394:2394))
        (PORT d[2] (2745:2745:2745) (2933:2933:2933))
        (PORT d[3] (2280:2280:2280) (2405:2405:2405))
        (PORT d[4] (3188:3188:3188) (3396:3396:3396))
        (PORT d[5] (3169:3169:3169) (3306:3306:3306))
        (PORT d[6] (2986:2986:2986) (3091:3091:3091))
        (PORT d[7] (3154:3154:3154) (3188:3188:3188))
        (PORT d[8] (3340:3340:3340) (3389:3389:3389))
        (PORT d[9] (3101:3101:3101) (3301:3301:3301))
        (PORT d[10] (2094:2094:2094) (2241:2241:2241))
        (PORT d[11] (2558:2558:2558) (2665:2665:2665))
        (PORT d[12] (2904:2904:2904) (3042:3042:3042))
        (PORT clk (2545:2545:2545) (2547:2547:2547))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a90\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2520:2520:2520) (2474:2474:2474))
        (PORT clk (2545:2545:2545) (2547:2547:2547))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a90\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2549:2549:2549) (2551:2551:2551))
        (PORT d[0] (3142:3142:3142) (3105:3105:3105))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a90\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2550:2550:2550) (2552:2552:2552))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a90\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2550:2550:2550) (2552:2552:2552))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a90\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2550:2550:2550) (2552:2552:2552))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a90\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2550:2550:2550) (2552:2552:2552))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a90\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3602:3602:3602) (3646:3646:3646))
        (PORT d[1] (5458:5458:5458) (5286:5286:5286))
        (PORT d[2] (6852:6852:6852) (7076:7076:7076))
        (PORT d[3] (4307:4307:4307) (4364:4364:4364))
        (PORT d[4] (2954:2954:2954) (3034:3034:3034))
        (PORT d[5] (5524:5524:5524) (5524:5524:5524))
        (PORT d[6] (5592:5592:5592) (5588:5588:5588))
        (PORT d[7] (5363:5363:5363) (5427:5427:5427))
        (PORT d[8] (4520:4520:4520) (4813:4813:4813))
        (PORT d[9] (4043:4043:4043) (4223:4223:4223))
        (PORT d[10] (4619:4619:4619) (4688:4688:4688))
        (PORT d[11] (5264:5264:5264) (5289:5289:5289))
        (PORT d[12] (4762:4762:4762) (4668:4668:4668))
        (PORT clk (2505:2505:2505) (2497:2497:2497))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a90\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2505:2505:2505) (2497:2497:2497))
        (PORT d[0] (3593:3593:3593) (3454:3454:3454))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a90\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2506:2506:2506) (2498:2498:2498))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a90\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2506:2506:2506) (2498:2498:2498))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a90\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2506:2506:2506) (2498:2498:2498))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a78\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2631:2631:2631) (2771:2771:2771))
        (PORT clk (3366:3366:3366) (3442:3442:3442))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a78\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2275:2275:2275) (2321:2321:2321))
        (PORT d[1] (1594:1594:1594) (1645:1645:1645))
        (PORT d[2] (1645:1645:1645) (1712:1712:1712))
        (PORT d[3] (1537:1537:1537) (1595:1595:1595))
        (PORT d[4] (1607:1607:1607) (1667:1667:1667))
        (PORT d[5] (1304:1304:1304) (1378:1378:1378))
        (PORT d[6] (1978:1978:1978) (2060:2060:2060))
        (PORT d[7] (1570:1570:1570) (1613:1613:1613))
        (PORT d[8] (3074:3074:3074) (3102:3102:3102))
        (PORT d[9] (1842:1842:1842) (1886:1886:1886))
        (PORT d[10] (1341:1341:1341) (1395:1395:1395))
        (PORT d[11] (1585:1585:1585) (1640:1640:1640))
        (PORT d[12] (1274:1274:1274) (1339:1339:1339))
        (PORT clk (3362:3362:3362) (3438:3438:3438))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a78\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1765:1765:1765) (1687:1687:1687))
        (PORT clk (3362:3362:3362) (3438:3438:3438))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a78\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3366:3366:3366) (3442:3442:3442))
        (PORT d[0] (2387:2387:2387) (2318:2318:2318))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a78\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3367:3367:3367) (3443:3443:3443))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a78\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3367:3367:3367) (3443:3443:3443))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a78\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3367:3367:3367) (3443:3443:3443))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a78\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3367:3367:3367) (3443:3443:3443))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a78\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5373:5373:5373) (5340:5340:5340))
        (PORT d[1] (3484:3484:3484) (3662:3662:3662))
        (PORT d[2] (5297:5297:5297) (5376:5376:5376))
        (PORT d[3] (4833:4833:4833) (4845:4845:4845))
        (PORT d[4] (5027:5027:5027) (4925:4925:4925))
        (PORT d[5] (2908:2908:2908) (3012:3012:3012))
        (PORT d[6] (3370:3370:3370) (3469:3469:3469))
        (PORT d[7] (5509:5509:5509) (5564:5564:5564))
        (PORT d[8] (3750:3750:3750) (3920:3920:3920))
        (PORT d[9] (2717:2717:2717) (2874:2874:2874))
        (PORT d[10] (3624:3624:3624) (3729:3729:3729))
        (PORT d[11] (5420:5420:5420) (5288:5288:5288))
        (PORT d[12] (5102:5102:5102) (5092:5092:5092))
        (PORT clk (2503:2503:2503) (2499:2499:2499))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a78\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2503:2503:2503) (2499:2499:2499))
        (PORT d[0] (4873:4873:4873) (4657:4657:4657))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a78\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2504:2504:2504) (2500:2500:2500))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a78\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2504:2504:2504) (2500:2500:2500))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a78\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2504:2504:2504) (2500:2500:2500))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a54\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2203:2203:2203) (2299:2299:2299))
        (PORT clk (2961:2961:2961) (2998:2998:2998))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a54\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2196:2196:2196) (2271:2271:2271))
        (PORT d[1] (2192:2192:2192) (2266:2266:2266))
        (PORT d[2] (2341:2341:2341) (2493:2493:2493))
        (PORT d[3] (1920:1920:1920) (2007:2007:2007))
        (PORT d[4] (2482:2482:2482) (2481:2481:2481))
        (PORT d[5] (1649:1649:1649) (1705:1705:1705))
        (PORT d[6] (2006:2006:2006) (2054:2054:2054))
        (PORT d[7] (1907:1907:1907) (1940:1940:1940))
        (PORT d[8] (1655:1655:1655) (1713:1713:1713))
        (PORT d[9] (2141:2141:2141) (2160:2160:2160))
        (PORT d[10] (1989:1989:1989) (2079:2079:2079))
        (PORT d[11] (2475:2475:2475) (2544:2544:2544))
        (PORT d[12] (1606:1606:1606) (1666:1666:1666))
        (PORT clk (2957:2957:2957) (2994:2994:2994))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a54\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1850:1850:1850) (1820:1820:1820))
        (PORT clk (2957:2957:2957) (2994:2994:2994))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a54\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2961:2961:2961) (2998:2998:2998))
        (PORT d[0] (2472:2472:2472) (2451:2451:2451))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a54\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2962:2962:2962) (2999:2999:2999))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a54\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2962:2962:2962) (2999:2999:2999))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a54\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2962:2962:2962) (2999:2999:2999))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a54\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2962:2962:2962) (2999:2999:2999))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a54\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5005:5005:5005) (5042:5042:5042))
        (PORT d[1] (4920:4920:4920) (5102:5102:5102))
        (PORT d[2] (8336:8336:8336) (8556:8556:8556))
        (PORT d[3] (5608:5608:5608) (5633:5633:5633))
        (PORT d[4] (3317:3317:3317) (3398:3398:3398))
        (PORT d[5] (4003:4003:4003) (4106:4106:4106))
        (PORT d[6] (5207:5207:5207) (5296:5296:5296))
        (PORT d[7] (6893:6893:6893) (6928:6928:6928))
        (PORT d[8] (2137:2137:2137) (2186:2186:2186))
        (PORT d[9] (4186:4186:4186) (4339:4339:4339))
        (PORT d[10] (3211:3211:3211) (3282:3282:3282))
        (PORT d[11] (6830:6830:6830) (6703:6703:6703))
        (PORT d[12] (5461:5461:5461) (5488:5488:5488))
        (PORT clk (2479:2479:2479) (2471:2471:2471))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a54\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2479:2479:2479) (2471:2471:2471))
        (PORT d[0] (1561:1561:1561) (1519:1519:1519))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a54\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2480:2480:2480) (2472:2472:2472))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a54\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2480:2480:2480) (2472:2472:2472))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a54\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2480:2480:2480) (2472:2472:2472))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_RGB\|G\[2\]\~29\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1823:1823:1823) (1896:1896:1896))
        (PORT datab (2697:2697:2697) (2725:2725:2725))
        (PORT datac (2015:2015:2015) (1987:1987:1987))
        (PORT datad (687:687:687) (685:685:685))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a66\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2744:2744:2744) (2912:2912:2912))
        (PORT clk (2961:2961:2961) (3025:3025:3025))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a66\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1223:1223:1223) (1279:1279:1279))
        (PORT d[1] (1525:1525:1525) (1547:1547:1547))
        (PORT d[2] (2700:2700:2700) (2836:2836:2836))
        (PORT d[3] (1897:1897:1897) (1983:1983:1983))
        (PORT d[4] (2065:2065:2065) (2073:2073:2073))
        (PORT d[5] (914:914:914) (974:974:974))
        (PORT d[6] (1304:1304:1304) (1362:1362:1362))
        (PORT d[7] (1186:1186:1186) (1224:1224:1224))
        (PORT d[8] (923:923:923) (983:983:983))
        (PORT d[9] (1847:1847:1847) (1892:1892:1892))
        (PORT d[10] (2394:2394:2394) (2484:2484:2484))
        (PORT d[11] (2512:2512:2512) (2581:2581:2581))
        (PORT d[12] (908:908:908) (970:970:970))
        (PORT clk (2957:2957:2957) (3021:3021:3021))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a66\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2008:2008:2008) (1896:1896:1896))
        (PORT clk (2957:2957:2957) (3021:3021:3021))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a66\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2961:2961:2961) (3025:3025:3025))
        (PORT d[0] (2065:2065:2065) (2011:2011:2011))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a66\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2962:2962:2962) (3026:3026:3026))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a66\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2962:2962:2962) (3026:3026:3026))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a66\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2962:2962:2962) (3026:3026:3026))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a66\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2962:2962:2962) (3026:3026:3026))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a66\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6066:6066:6066) (6034:6034:6034))
        (PORT d[1] (4557:4557:4557) (4735:4735:4735))
        (PORT d[2] (5885:5885:5885) (5954:5954:5954))
        (PORT d[3] (5892:5892:5892) (5911:5911:5911))
        (PORT d[4] (4081:4081:4081) (4160:4160:4160))
        (PORT d[5] (3361:3361:3361) (3478:3478:3478))
        (PORT d[6] (4451:4451:4451) (4548:4548:4548))
        (PORT d[7] (6188:6188:6188) (6228:6228:6228))
        (PORT d[8] (3717:3717:3717) (3888:3888:3888))
        (PORT d[9] (3791:3791:3791) (3946:3946:3946))
        (PORT d[10] (4671:4671:4671) (4771:4771:4771))
        (PORT d[11] (6495:6495:6495) (6371:6371:6371))
        (PORT d[12] (5102:5102:5102) (5124:5124:5124))
        (PORT clk (2505:2505:2505) (2497:2497:2497))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a66\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2505:2505:2505) (2497:2497:2497))
        (PORT d[0] (5987:5987:5987) (6054:6054:6054))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a66\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2506:2506:2506) (2498:2498:2498))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a66\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2506:2506:2506) (2498:2498:2498))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a66\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2506:2506:2506) (2498:2498:2498))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_RGB\|G\[2\]\~30\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2078:2078:2078) (2045:2045:2045))
        (PORT datab (1913:1913:1913) (1997:1997:1997))
        (PORT datac (708:708:708) (701:701:701))
        (PORT datad (1393:1393:1393) (1377:1377:1377))
        (IOPATH dataa combout (383:383:383) (400:400:400))
        (IOPATH datab combout (392:392:392) (409:409:409))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a18\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2152:2152:2152) (2254:2254:2254))
        (PORT clk (2648:2648:2648) (2693:2693:2693))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a18\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1949:1949:1949) (2048:2048:2048))
        (PORT d[1] (1900:1900:1900) (1976:1976:1976))
        (PORT d[2] (2700:2700:2700) (2850:2850:2850))
        (PORT d[3] (1862:1862:1862) (1936:1936:1936))
        (PORT d[4] (2521:2521:2521) (2626:2626:2626))
        (PORT d[5] (2669:2669:2669) (2715:2715:2715))
        (PORT d[6] (2677:2677:2677) (2793:2793:2793))
        (PORT d[7] (2229:2229:2229) (2291:2291:2291))
        (PORT d[8] (2927:2927:2927) (3019:3019:3019))
        (PORT d[9] (3094:3094:3094) (3290:3290:3290))
        (PORT d[10] (2077:2077:2077) (2212:2212:2212))
        (PORT d[11] (1844:1844:1844) (1920:1920:1920))
        (PORT d[12] (2327:2327:2327) (2385:2385:2385))
        (PORT clk (2644:2644:2644) (2689:2689:2689))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a18\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2332:2332:2332) (2274:2274:2274))
        (PORT clk (2644:2644:2644) (2689:2689:2689))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a18\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2648:2648:2648) (2693:2693:2693))
        (PORT d[0] (2982:2982:2982) (2931:2931:2931))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a18\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2649:2649:2649) (2694:2694:2694))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a18\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2649:2649:2649) (2694:2694:2694))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a18\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2649:2649:2649) (2694:2694:2694))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a18\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2649:2649:2649) (2694:2694:2694))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a18\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4008:4008:4008) (4062:4062:4062))
        (PORT d[1] (4692:4692:4692) (4988:4988:4988))
        (PORT d[2] (7262:7262:7262) (7490:7490:7490))
        (PORT d[3] (4589:4589:4589) (4631:4631:4631))
        (PORT d[4] (2894:2894:2894) (2956:2956:2956))
        (PORT d[5] (5977:5977:5977) (5989:5989:5989))
        (PORT d[6] (5938:5938:5938) (5936:5936:5936))
        (PORT d[7] (5803:5803:5803) (5869:5869:5869))
        (PORT d[8] (4942:4942:4942) (5252:5252:5252))
        (PORT d[9] (2543:2543:2543) (2638:2638:2638))
        (PORT d[10] (4211:4211:4211) (4275:4275:4275))
        (PORT d[11] (5982:5982:5982) (6000:6000:6000))
        (PORT d[12] (5447:5447:5447) (5345:5345:5345))
        (PORT clk (2473:2473:2473) (2465:2465:2465))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a18\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2473:2473:2473) (2465:2465:2465))
        (PORT d[0] (3080:3080:3080) (3034:3034:3034))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a18\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2474:2474:2474) (2466:2466:2466))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a18\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2474:2474:2474) (2466:2466:2466))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a18\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2474:2474:2474) (2466:2466:2466))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a6\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2182:2182:2182) (2277:2277:2277))
        (PORT clk (2513:2513:2513) (2521:2521:2521))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a6\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2737:2737:2737) (2896:2896:2896))
        (PORT d[1] (2755:2755:2755) (2907:2907:2907))
        (PORT d[2] (2627:2627:2627) (2755:2755:2755))
        (PORT d[3] (2702:2702:2702) (2853:2853:2853))
        (PORT d[4] (2625:2625:2625) (2780:2780:2780))
        (PORT d[5] (2973:2973:2973) (3151:3151:3151))
        (PORT d[6] (3363:3363:3363) (3496:3496:3496))
        (PORT d[7] (2777:2777:2777) (2844:2844:2844))
        (PORT d[8] (2853:2853:2853) (2946:2946:2946))
        (PORT d[9] (2600:2600:2600) (2754:2754:2754))
        (PORT d[10] (2891:2891:2891) (3100:3100:3100))
        (PORT d[11] (3014:3014:3014) (3166:3166:3166))
        (PORT d[12] (2872:2872:2872) (2971:2971:2971))
        (PORT clk (2509:2509:2509) (2517:2517:2517))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a6\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2775:2775:2775) (2736:2736:2736))
        (PORT clk (2509:2509:2509) (2517:2517:2517))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a6\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2513:2513:2513) (2521:2521:2521))
        (PORT d[0] (3141:3141:3141) (3123:3123:3123))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a6\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2514:2514:2514) (2522:2522:2522))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a6\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2514:2514:2514) (2522:2522:2522))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a6\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2514:2514:2514) (2522:2522:2522))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a6\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2514:2514:2514) (2522:2522:2522))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a6\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4375:4375:4375) (4449:4449:4449))
        (PORT d[1] (4628:4628:4628) (4916:4916:4916))
        (PORT d[2] (7956:7956:7956) (8070:8070:8070))
        (PORT d[3] (4522:4522:4522) (4593:4593:4593))
        (PORT d[4] (3001:3001:3001) (3119:3119:3119))
        (PORT d[5] (5918:5918:5918) (5956:5956:5956))
        (PORT d[6] (4678:4678:4678) (4720:4720:4720))
        (PORT d[7] (7614:7614:7614) (7749:7749:7749))
        (PORT d[8] (4555:4555:4555) (4819:4819:4819))
        (PORT d[9] (3258:3258:3258) (3380:3380:3380))
        (PORT d[10] (3286:3286:3286) (3387:3387:3387))
        (PORT d[11] (6063:6063:6063) (6128:6128:6128))
        (PORT d[12] (6302:6302:6302) (6343:6343:6343))
        (PORT clk (2494:2494:2494) (2490:2490:2490))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a6\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2494:2494:2494) (2490:2490:2490))
        (PORT d[0] (2607:2607:2607) (2638:2638:2638))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a6\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2495:2495:2495) (2491:2491:2491))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a6\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2495:2495:2495) (2491:2491:2491))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a6\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2495:2495:2495) (2491:2491:2491))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_RGB\|G\[2\]\~26\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2314:2314:2314) (2363:2363:2363))
        (PORT datab (1468:1468:1468) (1452:1452:1452))
        (PORT datac (2603:2603:2603) (2609:2609:2609))
        (PORT datad (1865:1865:1865) (1952:1952:1952))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a30\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2572:2572:2572) (2668:2668:2668))
        (PORT clk (2536:2536:2536) (2538:2538:2538))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a30\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2273:2273:2273) (2383:2383:2383))
        (PORT d[1] (1995:1995:1995) (2109:2109:2109))
        (PORT d[2] (2768:2768:2768) (2957:2957:2957))
        (PORT d[3] (1989:1989:1989) (2102:2102:2102))
        (PORT d[4] (3189:3189:3189) (3398:3398:3398))
        (PORT d[5] (3075:3075:3075) (3277:3277:3277))
        (PORT d[6] (2944:2944:2944) (3046:3046:3046))
        (PORT d[7] (2520:2520:2520) (2597:2597:2597))
        (PORT d[8] (3521:3521:3521) (3620:3620:3620))
        (PORT d[9] (3095:3095:3095) (3292:3292:3292))
        (PORT d[10] (2121:2121:2121) (2262:2262:2262))
        (PORT d[11] (2525:2525:2525) (2631:2631:2631))
        (PORT d[12] (2888:2888:2888) (3027:3027:3027))
        (PORT clk (2532:2532:2532) (2534:2534:2534))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a30\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2450:2450:2450) (2417:2417:2417))
        (PORT clk (2532:2532:2532) (2534:2534:2534))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a30\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2536:2536:2536) (2538:2538:2538))
        (PORT d[0] (3072:3072:3072) (3044:3044:3044))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a30\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2537:2537:2537) (2539:2539:2539))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a30\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2537:2537:2537) (2539:2539:2539))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a30\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2537:2537:2537) (2539:2539:2539))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a30\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2537:2537:2537) (2539:2539:2539))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a30\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3593:3593:3593) (3637:3637:3637))
        (PORT d[1] (5178:5178:5178) (5012:5012:5012))
        (PORT d[2] (6830:6830:6830) (7051:7051:7051))
        (PORT d[3] (4280:4280:4280) (4336:4336:4336))
        (PORT d[4] (2960:2960:2960) (3041:3041:3041))
        (PORT d[5] (5234:5234:5234) (5243:5243:5243))
        (PORT d[6] (5580:5580:5580) (5574:5574:5574))
        (PORT d[7] (5366:5366:5366) (5432:5432:5432))
        (PORT d[8] (5001:5001:5001) (5278:5278:5278))
        (PORT d[9] (4067:4067:4067) (4250:4250:4250))
        (PORT d[10] (3326:3326:3326) (3463:3463:3463))
        (PORT d[11] (4740:4740:4740) (4765:4765:4765))
        (PORT d[12] (4437:4437:4437) (4350:4350:4350))
        (PORT clk (2508:2508:2508) (2500:2500:2500))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a30\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2508:2508:2508) (2500:2500:2500))
        (PORT d[0] (2147:2147:2147) (2170:2170:2170))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a30\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2509:2509:2509) (2501:2501:2501))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a30\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2509:2509:2509) (2501:2501:2501))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a30\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2509:2509:2509) (2501:2501:2501))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a42\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2204:2204:2204) (2293:2293:2293))
        (PORT clk (2586:2586:2586) (2627:2627:2627))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a42\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2225:2225:2225) (2306:2306:2306))
        (PORT d[1] (1938:1938:1938) (2017:2017:2017))
        (PORT d[2] (2020:2020:2020) (2137:2137:2137))
        (PORT d[3] (1951:1951:1951) (2051:2051:2051))
        (PORT d[4] (2258:2258:2258) (2374:2374:2374))
        (PORT d[5] (3331:3331:3331) (3476:3476:3476))
        (PORT d[6] (2704:2704:2704) (2825:2825:2825))
        (PORT d[7] (2504:2504:2504) (2555:2555:2555))
        (PORT d[8] (2817:2817:2817) (2912:2912:2912))
        (PORT d[9] (3089:3089:3089) (3291:3291:3291))
        (PORT d[10] (2357:2357:2357) (2484:2484:2484))
        (PORT d[11] (2076:2076:2076) (2142:2142:2142))
        (PORT d[12] (2326:2326:2326) (2391:2391:2391))
        (PORT clk (2582:2582:2582) (2623:2623:2623))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a42\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2109:2109:2109) (2081:2081:2081))
        (PORT clk (2582:2582:2582) (2623:2623:2623))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a42\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2586:2586:2586) (2627:2627:2627))
        (PORT d[0] (2759:2759:2759) (2738:2738:2738))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a42\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2587:2587:2587) (2628:2628:2628))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a42\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2587:2587:2587) (2628:2628:2628))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a42\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2587:2587:2587) (2628:2628:2628))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a42\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2587:2587:2587) (2628:2628:2628))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a42\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3975:3975:3975) (4027:4027:4027))
        (PORT d[1] (4703:4703:4703) (4997:4997:4997))
        (PORT d[2] (7234:7234:7234) (7459:7459:7459))
        (PORT d[3] (4590:4590:4590) (4632:4632:4632))
        (PORT d[4] (2555:2555:2555) (2635:2635:2635))
        (PORT d[5] (5920:5920:5920) (5925:5925:5925))
        (PORT d[6] (5947:5947:5947) (5944:5944:5944))
        (PORT d[7] (5765:5765:5765) (5828:5828:5828))
        (PORT d[8] (4895:4895:4895) (5198:5198:5198))
        (PORT d[9] (2559:2559:2559) (2657:2657:2657))
        (PORT d[10] (3938:3938:3938) (4064:4064:4064))
        (PORT d[11] (4671:4671:4671) (4691:4691:4691))
        (PORT d[12] (5514:5514:5514) (5418:5418:5418))
        (PORT clk (2479:2479:2479) (2471:2471:2471))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a42\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2479:2479:2479) (2471:2471:2471))
        (PORT d[0] (2364:2364:2364) (2347:2347:2347))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a42\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2480:2480:2480) (2472:2472:2472))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a42\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2480:2480:2480) (2472:2472:2472))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a42\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2480:2480:2480) (2472:2472:2472))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_RGB\|G\[2\]\~27\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2313:2313:2313) (2363:2363:2363))
        (PORT datab (234:234:234) (269:269:269))
        (PORT datac (2071:2071:2071) (2051:2051:2051))
        (PORT datad (1366:1366:1366) (1349:1349:1349))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a30\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2168:2168:2168) (2265:2265:2265))
        (PORT clk (2730:2730:2730) (2788:2788:2788))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a30\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2306:2306:2306) (2397:2397:2397))
        (PORT d[1] (2301:2301:2301) (2380:2380:2380))
        (PORT d[2] (2352:2352:2352) (2508:2508:2508))
        (PORT d[3] (1851:1851:1851) (1925:1925:1925))
        (PORT d[4] (2197:2197:2197) (2266:2266:2266))
        (PORT d[5] (2331:2331:2331) (2382:2382:2382))
        (PORT d[6] (2657:2657:2657) (2770:2770:2770))
        (PORT d[7] (2224:2224:2224) (2251:2251:2251))
        (PORT d[8] (2914:2914:2914) (3005:3005:3005))
        (PORT d[9] (3476:3476:3476) (3670:3670:3670))
        (PORT d[10] (2014:2014:2014) (2107:2107:2107))
        (PORT d[11] (2158:2158:2158) (2234:2234:2234))
        (PORT d[12] (2010:2010:2010) (2077:2077:2077))
        (PORT clk (2726:2726:2726) (2784:2784:2784))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a30\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2180:2180:2180) (2138:2138:2138))
        (PORT clk (2726:2726:2726) (2784:2784:2784))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a30\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2730:2730:2730) (2788:2788:2788))
        (PORT d[0] (2802:2802:2802) (2769:2769:2769))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a30\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2731:2731:2731) (2789:2789:2789))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a30\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2731:2731:2731) (2789:2789:2789))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a30\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2731:2731:2731) (2789:2789:2789))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a30\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2731:2731:2731) (2789:2789:2789))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a30\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4362:4362:4362) (4413:4413:4413))
        (PORT d[1] (5046:5046:5046) (5338:5338:5338))
        (PORT d[2] (7568:7568:7568) (7790:7790:7790))
        (PORT d[3] (4924:4924:4924) (4970:4970:4970))
        (PORT d[4] (2972:2972:2972) (3052:3052:3052))
        (PORT d[5] (6327:6327:6327) (6340:6340:6340))
        (PORT d[6] (5562:5562:5562) (5644:5644:5644))
        (PORT d[7] (7264:7264:7264) (7298:7298:7298))
        (PORT d[8] (5300:5300:5300) (5606:5606:5606))
        (PORT d[9] (2909:2909:2909) (3001:3001:3001))
        (PORT d[10] (3916:3916:3916) (3980:3980:3980))
        (PORT d[11] (6320:6320:6320) (6333:6333:6333))
        (PORT d[12] (5844:5844:5844) (5866:5866:5866))
        (PORT clk (2445:2445:2445) (2435:2435:2435))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a30\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2445:2445:2445) (2435:2435:2435))
        (PORT d[0] (1440:1440:1440) (1441:1441:1441))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a30\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2446:2446:2446) (2436:2436:2436))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a30\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2446:2446:2446) (2436:2436:2436))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a30\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2446:2446:2446) (2436:2436:2436))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a6\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2228:2228:2228) (2329:2329:2329))
        (PORT clk (2524:2524:2524) (2548:2548:2548))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a6\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2620:2620:2620) (2700:2700:2700))
        (PORT d[1] (1986:1986:1986) (2097:2097:2097))
        (PORT d[2] (2764:2764:2764) (2952:2952:2952))
        (PORT d[3] (2258:2258:2258) (2387:2387:2387))
        (PORT d[4] (2641:2641:2641) (2749:2749:2749))
        (PORT d[5] (3211:3211:3211) (3348:3348:3348))
        (PORT d[6] (2969:2969:2969) (3074:3074:3074))
        (PORT d[7] (2857:2857:2857) (2900:2900:2900))
        (PORT d[8] (3540:3540:3540) (3642:3642:3642))
        (PORT d[9] (3393:3393:3393) (3621:3621:3621))
        (PORT d[10] (2359:2359:2359) (2485:2485:2485))
        (PORT d[11] (2554:2554:2554) (2651:2651:2651))
        (PORT d[12] (2667:2667:2667) (2725:2725:2725))
        (PORT clk (2520:2520:2520) (2544:2544:2544))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a6\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2413:2413:2413) (2355:2355:2355))
        (PORT clk (2520:2520:2520) (2544:2544:2544))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a6\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2524:2524:2524) (2548:2548:2548))
        (PORT d[0] (3035:3035:3035) (2986:2986:2986))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a6\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2525:2525:2525) (2549:2549:2549))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a6\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2525:2525:2525) (2549:2549:2549))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a6\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2525:2525:2525) (2549:2549:2549))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a6\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2525:2525:2525) (2549:2549:2549))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a6\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3640:3640:3640) (3694:3694:3694))
        (PORT d[1] (4717:4717:4717) (5011:5011:5011))
        (PORT d[2] (6874:6874:6874) (7101:7101:7101))
        (PORT d[3] (4547:4547:4547) (4588:4588:4588))
        (PORT d[4] (3511:3511:3511) (3564:3564:3564))
        (PORT d[5] (5574:5574:5574) (5578:5578:5578))
        (PORT d[6] (5598:5598:5598) (5594:5594:5594))
        (PORT d[7] (6104:6104:6104) (6158:6158:6158))
        (PORT d[8] (4522:4522:4522) (4823:4823:4823))
        (PORT d[9] (3090:3090:3090) (3159:3159:3159))
        (PORT d[10] (3577:3577:3577) (3712:3712:3712))
        (PORT d[11] (5271:5271:5271) (5297:5297:5297))
        (PORT d[12] (5093:5093:5093) (5001:5001:5001))
        (PORT clk (2499:2499:2499) (2490:2490:2490))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a6\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2499:2499:2499) (2490:2490:2490))
        (PORT d[0] (2712:2712:2712) (2703:2703:2703))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a6\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2500:2500:2500) (2491:2491:2491))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a6\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2500:2500:2500) (2491:2491:2491))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a6\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2500:2500:2500) (2491:2491:2491))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a18\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2582:2582:2582) (2719:2719:2719))
        (PORT clk (3123:3123:3123) (3206:3206:3206))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a18\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1228:1228:1228) (1282:1282:1282))
        (PORT d[1] (1207:1207:1207) (1259:1259:1259))
        (PORT d[2] (1280:1280:1280) (1345:1345:1345))
        (PORT d[3] (1191:1191:1191) (1243:1243:1243))
        (PORT d[4] (1211:1211:1211) (1267:1267:1267))
        (PORT d[5] (943:943:943) (1007:1007:1007))
        (PORT d[6] (1501:1501:1501) (1535:1535:1535))
        (PORT d[7] (1188:1188:1188) (1226:1226:1226))
        (PORT d[8] (3456:3456:3456) (3482:3482:3482))
        (PORT d[9] (1554:1554:1554) (1613:1613:1613))
        (PORT d[10] (1284:1284:1284) (1334:1334:1334))
        (PORT d[11] (1900:1900:1900) (1950:1950:1950))
        (PORT d[12] (901:901:901) (961:961:961))
        (PORT clk (3119:3119:3119) (3202:3202:3202))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a18\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1422:1422:1422) (1361:1361:1361))
        (PORT clk (3119:3119:3119) (3202:3202:3202))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a18\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3123:3123:3123) (3206:3206:3206))
        (PORT d[0] (2045:2045:2045) (1988:1988:1988))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a18\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3124:3124:3124) (3207:3207:3207))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a18\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3124:3124:3124) (3207:3207:3207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a18\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3124:3124:3124) (3207:3207:3207))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a18\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3124:3124:3124) (3207:3207:3207))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a18\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5703:5703:5703) (5663:5663:5663))
        (PORT d[1] (3869:3869:3869) (4045:4045:4045))
        (PORT d[2] (5196:5196:5196) (5259:5259:5259))
        (PORT d[3] (4786:4786:4786) (4796:4796:4796))
        (PORT d[4] (5416:5416:5416) (5323:5323:5323))
        (PORT d[5] (2608:2608:2608) (2720:2720:2720))
        (PORT d[6] (3764:3764:3764) (3865:3865:3865))
        (PORT d[7] (5379:5379:5379) (5413:5413:5413))
        (PORT d[8] (3730:3730:3730) (3904:3904:3904))
        (PORT d[9] (3054:3054:3054) (3212:3212:3212))
        (PORT d[10] (4008:4008:4008) (4117:4117:4117))
        (PORT d[11] (5799:5799:5799) (5682:5682:5682))
        (PORT d[12] (5443:5443:5443) (5429:5429:5429))
        (PORT clk (2518:2518:2518) (2510:2510:2510))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a18\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2518:2518:2518) (2510:2510:2510))
        (PORT d[0] (3196:3196:3196) (3182:3182:3182))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a18\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2519:2519:2519) (2511:2511:2511))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a18\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2519:2519:2519) (2511:2511:2511))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a18\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2519:2519:2519) (2511:2511:2511))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_RGB\|G\[2\]\~24\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2312:2312:2312) (2362:2362:2362))
        (PORT datab (1909:1909:1909) (1993:1993:1993))
        (PORT datac (1979:1979:1979) (1945:1945:1945))
        (PORT datad (1987:1987:1987) (1958:1958:1958))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a42\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2895:2895:2895) (2976:2976:2976))
        (PORT clk (2379:2379:2379) (2268:2268:2268))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a42\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2718:2718:2718) (2876:2876:2876))
        (PORT d[1] (2385:2385:2385) (2543:2543:2543))
        (PORT d[2] (2307:2307:2307) (2447:2447:2447))
        (PORT d[3] (2706:2706:2706) (2852:2852:2852))
        (PORT d[4] (2395:2395:2395) (2559:2559:2559))
        (PORT d[5] (3017:3017:3017) (3202:3202:3202))
        (PORT d[6] (3052:3052:3052) (3193:3193:3193))
        (PORT d[7] (3073:3073:3073) (3145:3145:3145))
        (PORT d[8] (3168:3168:3168) (3283:3283:3283))
        (PORT d[9] (2630:2630:2630) (2784:2784:2784))
        (PORT d[10] (2424:2424:2424) (2595:2595:2595))
        (PORT d[11] (2918:2918:2918) (3050:3050:3050))
        (PORT d[12] (3278:3278:3278) (3436:3436:3436))
        (PORT clk (2375:2375:2375) (2264:2264:2264))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a42\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2536:2536:2536) (2539:2539:2539))
        (PORT clk (2375:2375:2375) (2264:2264:2264))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a42\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2379:2379:2379) (2268:2268:2268))
        (PORT d[0] (3122:3122:3122) (3147:3147:3147))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a42\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2380:2380:2380) (2269:2269:2269))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a42\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2380:2380:2380) (2269:2269:2269))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a42\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2380:2380:2380) (2269:2269:2269))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a42\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2380:2380:2380) (2269:2269:2269))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a42\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3616:3616:3616) (3698:3698:3698))
        (PORT d[1] (5058:5058:5058) (5343:5343:5343))
        (PORT d[2] (7268:7268:7268) (7392:7392:7392))
        (PORT d[3] (4945:4945:4945) (5020:5020:5020))
        (PORT d[4] (3724:3724:3724) (3830:3830:3830))
        (PORT d[5] (5536:5536:5536) (5574:5574:5574))
        (PORT d[6] (5336:5336:5336) (5365:5365:5365))
        (PORT d[7] (6663:6663:6663) (6767:6767:6767))
        (PORT d[8] (4480:4480:4480) (4738:4738:4738))
        (PORT d[9] (3514:3514:3514) (3633:3633:3633))
        (PORT d[10] (3343:3343:3343) (3446:3446:3446))
        (PORT d[11] (5339:5339:5339) (5401:5401:5401))
        (PORT d[12] (5561:5561:5561) (5604:5604:5604))
        (PORT clk (2514:2514:2514) (2507:2507:2507))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a42\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2514:2514:2514) (2507:2507:2507))
        (PORT d[0] (3465:3465:3465) (3547:3547:3547))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a42\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2515:2515:2515) (2508:2508:2508))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a42\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2515:2515:2515) (2508:2508:2508))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a42\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2515:2515:2515) (2508:2508:2508))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_RGB\|G\[2\]\~25\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1105:1105:1105) (1102:1102:1102))
        (PORT datab (237:237:237) (272:272:272))
        (PORT datac (2281:2281:2281) (2324:2324:2324))
        (PORT datad (3787:3787:3787) (3739:3739:3739))
        (IOPATH dataa combout (400:400:400) (368:368:368))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_RGB\|G\[2\]\~28\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3322:3322:3322) (3230:3230:3230))
        (PORT datab (2153:2153:2153) (2209:2209:2209))
        (PORT datac (201:201:201) (233:233:233))
        (PORT datad (206:206:206) (229:229:229))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a78\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2718:2718:2718) (2878:2878:2878))
        (PORT clk (3310:3310:3310) (3391:3391:3391))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a78\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2226:2226:2226) (2268:2268:2268))
        (PORT d[1] (1944:1944:1944) (1994:1994:1994))
        (PORT d[2] (2024:2024:2024) (2088:2088:2088))
        (PORT d[3] (1575:1575:1575) (1636:1636:1636))
        (PORT d[4] (1634:1634:1634) (1699:1699:1699))
        (PORT d[5] (1372:1372:1372) (1455:1455:1455))
        (PORT d[6] (1964:1964:1964) (2046:2046:2046))
        (PORT d[7] (1933:1933:1933) (1972:1972:1972))
        (PORT d[8] (2664:2664:2664) (2695:2695:2695))
        (PORT d[9] (2675:2675:2675) (2824:2824:2824))
        (PORT d[10] (2547:2547:2547) (2574:2574:2574))
        (PORT d[11] (1868:1868:1868) (1913:1913:1913))
        (PORT d[12] (1635:1635:1635) (1697:1697:1697))
        (PORT clk (3306:3306:3306) (3387:3387:3387))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a78\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2116:2116:2116) (2033:2033:2033))
        (PORT clk (3306:3306:3306) (3387:3387:3387))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a78\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3310:3310:3310) (3391:3391:3391))
        (PORT d[0] (2730:2730:2730) (2670:2670:2670))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a78\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3311:3311:3311) (3392:3392:3392))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a78\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3311:3311:3311) (3392:3392:3392))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a78\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3311:3311:3311) (3392:3392:3392))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a78\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3311:3311:3311) (3392:3392:3392))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a78\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5001:5001:5001) (4966:4966:4966))
        (PORT d[1] (3488:3488:3488) (3664:3664:3664))
        (PORT d[2] (5629:5629:5629) (5696:5696:5696))
        (PORT d[3] (4393:4393:4393) (4413:4413:4413))
        (PORT d[4] (4975:4975:4975) (4857:4857:4857))
        (PORT d[5] (2556:2556:2556) (2660:2660:2660))
        (PORT d[6] (3348:3348:3348) (3445:3445:3445))
        (PORT d[7] (5837:5837:5837) (5882:5882:5882))
        (PORT d[8] (3372:3372:3372) (3545:3545:3545))
        (PORT d[9] (2700:2700:2700) (2856:2856:2856))
        (PORT d[10] (3595:3595:3595) (3697:3697:3697))
        (PORT d[11] (5107:5107:5107) (4981:4981:4981))
        (PORT d[12] (4770:4770:4770) (4764:4764:4764))
        (PORT clk (2502:2502:2502) (2498:2498:2498))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a78\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2502:2502:2502) (2498:2498:2498))
        (PORT d[0] (5151:5151:5151) (4923:4923:4923))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a78\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2503:2503:2503) (2499:2499:2499))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a78\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2503:2503:2503) (2499:2499:2499))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a78\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2503:2503:2503) (2499:2499:2499))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a54\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2283:2283:2283) (2419:2419:2419))
        (PORT clk (2755:2755:2755) (2750:2750:2750))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a54\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2294:2294:2294) (2416:2416:2416))
        (PORT d[1] (2368:2368:2368) (2526:2526:2526))
        (PORT d[2] (2694:2694:2694) (2797:2797:2797))
        (PORT d[3] (2264:2264:2264) (2359:2359:2359))
        (PORT d[4] (1941:1941:1941) (2016:2016:2016))
        (PORT d[5] (3013:3013:3013) (3128:3128:3128))
        (PORT d[6] (2983:2983:2983) (3077:3077:3077))
        (PORT d[7] (2682:2682:2682) (2713:2713:2713))
        (PORT d[8] (2474:2474:2474) (2531:2531:2531))
        (PORT d[9] (2661:2661:2661) (2782:2782:2782))
        (PORT d[10] (3516:3516:3516) (3704:3704:3704))
        (PORT d[11] (2333:2333:2333) (2466:2466:2466))
        (PORT d[12] (2233:2233:2233) (2323:2323:2323))
        (PORT clk (2751:2751:2751) (2746:2746:2746))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a54\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2687:2687:2687) (2637:2637:2637))
        (PORT clk (2751:2751:2751) (2746:2746:2746))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a54\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2755:2755:2755) (2750:2750:2750))
        (PORT d[0] (2974:2974:2974) (2944:2944:2944))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a54\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2756:2756:2756) (2751:2751:2751))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a54\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2756:2756:2756) (2751:2751:2751))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a54\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2756:2756:2756) (2751:2751:2751))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a54\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2756:2756:2756) (2751:2751:2751))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a54\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6859:6859:6859) (6841:6841:6841))
        (PORT d[1] (5369:5369:5369) (5569:5569:5569))
        (PORT d[2] (6686:6686:6686) (6788:6788:6788))
        (PORT d[3] (6230:6230:6230) (6276:6276:6276))
        (PORT d[4] (3362:3362:3362) (3512:3512:3512))
        (PORT d[5] (4436:4436:4436) (4563:4563:4563))
        (PORT d[6] (4012:4012:4012) (4174:4174:4174))
        (PORT d[7] (9034:9034:9034) (9156:9156:9156))
        (PORT d[8] (4478:4478:4478) (4702:4702:4702))
        (PORT d[9] (4950:4950:4950) (5049:5049:5049))
        (PORT d[10] (4298:4298:4298) (4390:4390:4390))
        (PORT d[11] (8441:8441:8441) (8486:8486:8486))
        (PORT d[12] (6130:6130:6130) (6156:6156:6156))
        (PORT clk (2494:2494:2494) (2490:2490:2490))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a54\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2494:2494:2494) (2490:2490:2490))
        (PORT d[0] (1930:1930:1930) (1928:1928:1928))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a54\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2495:2495:2495) (2491:2491:2491))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a54\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2495:2495:2495) (2491:2491:2491))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a54\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2495:2495:2495) (2491:2491:2491))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_RGB\|G\[2\]\~22\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2380:2380:2380) (2359:2359:2359))
        (PORT datab (2700:2700:2700) (2728:2728:2728))
        (PORT datac (2536:2536:2536) (2515:2515:2515))
        (PORT datad (1767:1767:1767) (1840:1840:1840))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a66\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2670:2670:2670) (2823:2823:2823))
        (PORT clk (3168:3168:3168) (3205:3205:3205))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a66\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2310:2310:2310) (2396:2396:2396))
        (PORT d[1] (2817:2817:2817) (2987:2987:2987))
        (PORT d[2] (2225:2225:2225) (2351:2351:2351))
        (PORT d[3] (2627:2627:2627) (2760:2760:2760))
        (PORT d[4] (2262:2262:2262) (2364:2364:2364))
        (PORT d[5] (2717:2717:2717) (2842:2842:2842))
        (PORT d[6] (2676:2676:2676) (2790:2790:2790))
        (PORT d[7] (2680:2680:2680) (2745:2745:2745))
        (PORT d[8] (3168:3168:3168) (3232:3232:3232))
        (PORT d[9] (2954:2954:2954) (3045:3045:3045))
        (PORT d[10] (2967:2967:2967) (3107:3107:3107))
        (PORT d[11] (2779:2779:2779) (2950:2950:2950))
        (PORT d[12] (3146:3146:3146) (3225:3225:3225))
        (PORT clk (3164:3164:3164) (3201:3201:3201))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a66\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2507:2507:2507) (2477:2477:2477))
        (PORT clk (3164:3164:3164) (3201:3201:3201))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a66\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3168:3168:3168) (3205:3205:3205))
        (PORT d[0] (3138:3138:3138) (3104:3104:3104))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a66\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3169:3169:3169) (3206:3206:3206))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a66\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3169:3169:3169) (3206:3206:3206))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a66\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3169:3169:3169) (3206:3206:3206))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a66\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3169:3169:3169) (3206:3206:3206))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a66\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5364:5364:5364) (5341:5341:5341))
        (PORT d[1] (3853:3853:3853) (4064:4064:4064))
        (PORT d[2] (6260:6260:6260) (6347:6347:6347))
        (PORT d[3] (4884:4884:4884) (4938:4938:4938))
        (PORT d[4] (5702:5702:5702) (5620:5620:5620))
        (PORT d[5] (3289:3289:3289) (3403:3403:3403))
        (PORT d[6] (3729:3729:3729) (3858:3858:3858))
        (PORT d[7] (6928:6928:6928) (7010:7010:7010))
        (PORT d[8] (3419:3419:3419) (3636:3636:3636))
        (PORT d[9] (3077:3077:3077) (3266:3266:3266))
        (PORT d[10] (3963:3963:3963) (4095:4095:4095))
        (PORT d[11] (7040:7040:7040) (7093:7093:7093))
        (PORT d[12] (5044:5044:5044) (5073:5073:5073))
        (PORT clk (2503:2503:2503) (2499:2499:2499))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a66\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2503:2503:2503) (2499:2499:2499))
        (PORT d[0] (5268:5268:5268) (5257:5257:5257))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a66\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2504:2504:2504) (2500:2500:2500))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a66\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2504:2504:2504) (2500:2500:2500))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a66\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2504:2504:2504) (2500:2500:2500))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a90\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2542:2542:2542) (2635:2635:2635))
        (PORT clk (2478:2478:2478) (2434:2434:2434))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a90\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2727:2727:2727) (2879:2879:2879))
        (PORT d[1] (2459:2459:2459) (2622:2622:2622))
        (PORT d[2] (2602:2602:2602) (2732:2732:2732))
        (PORT d[3] (2694:2694:2694) (2844:2844:2844))
        (PORT d[4] (2658:2658:2658) (2814:2814:2814))
        (PORT d[5] (3344:3344:3344) (3476:3476:3476))
        (PORT d[6] (3030:3030:3030) (3169:3169:3169))
        (PORT d[7] (3170:3170:3170) (3247:3247:3247))
        (PORT d[8] (3158:3158:3158) (3261:3261:3261))
        (PORT d[9] (2656:2656:2656) (2813:2813:2813))
        (PORT d[10] (2775:2775:2775) (2941:2941:2941))
        (PORT d[11] (2963:2963:2963) (3112:3112:3112))
        (PORT d[12] (3222:3222:3222) (3318:3318:3318))
        (PORT clk (2474:2474:2474) (2430:2430:2430))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a90\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2585:2585:2585) (2607:2607:2607))
        (PORT clk (2474:2474:2474) (2430:2430:2430))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a90\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2478:2478:2478) (2434:2434:2434))
        (PORT d[0] (3207:3207:3207) (3238:3238:3238))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a90\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2479:2479:2479) (2435:2435:2435))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a90\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2479:2479:2479) (2435:2435:2435))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a90\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2479:2479:2479) (2435:2435:2435))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a90\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2479:2479:2479) (2435:2435:2435))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a90\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4006:4006:4006) (4086:4086:4086))
        (PORT d[1] (4686:4686:4686) (4975:4975:4975))
        (PORT d[2] (7593:7593:7593) (7711:7711:7711))
        (PORT d[3] (5241:5241:5241) (5316:5316:5316))
        (PORT d[4] (3380:3380:3380) (3498:3498:3498))
        (PORT d[5] (5938:5938:5938) (5977:5977:5977))
        (PORT d[6] (4516:4516:4516) (4709:4709:4709))
        (PORT d[7] (7217:7217:7217) (7346:7346:7346))
        (PORT d[8] (4600:4600:4600) (4863:4863:4863))
        (PORT d[9] (3814:3814:3814) (3924:3924:3924))
        (PORT d[10] (3254:3254:3254) (3354:3354:3354))
        (PORT d[11] (5672:5672:5672) (5735:5735:5735))
        (PORT d[12] (5951:5951:5951) (5994:5994:5994))
        (PORT clk (2506:2506:2506) (2499:2499:2499))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a90\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2506:2506:2506) (2499:2499:2499))
        (PORT d[0] (4026:4026:4026) (3911:3911:3911))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a90\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2507:2507:2507) (2500:2500:2500))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a90\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2507:2507:2507) (2500:2500:2500))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a90\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2507:2507:2507) (2500:2500:2500))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_RGB\|G\[2\]\~23\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1823:1823:1823) (1896:1896:1896))
        (PORT datab (235:235:235) (270:270:270))
        (PORT datac (3170:3170:3170) (3190:3190:3190))
        (PORT datad (2355:2355:2355) (2380:2380:2380))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_RGB\|G\[2\]\~31\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (236:236:236) (276:276:276))
        (PORT datab (235:235:235) (270:270:270))
        (PORT datac (3290:3290:3290) (3192:3192:3192))
        (PORT datad (714:714:714) (717:717:717))
        (IOPATH dataa combout (383:383:383) (400:400:400))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_RGB\|G\[2\]\~32\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (290:290:290) (377:377:377))
        (PORT datad (4358:4358:4358) (4444:4444:4444))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE \\ov7670_data\[2\]\~input\\)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (613:613:613) (795:795:795))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_ov7670_capture\|latched_d\[2\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (3674:3674:3674) (3976:3976:3976))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_ov7670_capture\|latched_d\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1603:1603:1603) (1644:1644:1644))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_ov7670_capture\|d_latch\[2\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (951:951:951) (971:971:971))
        (IOPATH datac combout (287:287:287) (281:281:281))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_ov7670_capture\|d_latch\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2715:2715:2715) (2802:2802:2802))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (992:992:992) (1026:1026:1026))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_ov7670_capture\|d_latch\[10\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2715:2715:2715) (2802:2802:2802))
        (PORT asdata (683:683:683) (759:759:759))
        (PORT ena (992:992:992) (1026:1026:1026))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a91\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2505:2505:2505) (2590:2590:2590))
        (PORT clk (2996:2996:2996) (3043:3043:3043))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a91\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2727:2727:2727) (2873:2873:2873))
        (PORT d[1] (2369:2369:2369) (2492:2492:2492))
        (PORT d[2] (3074:3074:3074) (3244:3244:3244))
        (PORT d[3] (2341:2341:2341) (2469:2469:2469))
        (PORT d[4] (3357:3357:3357) (3476:3476:3476))
        (PORT d[5] (2269:2269:2269) (2405:2405:2405))
        (PORT d[6] (2378:2378:2378) (2517:2517:2517))
        (PORT d[7] (2859:2859:2859) (2946:2946:2946))
        (PORT d[8] (2708:2708:2708) (2789:2789:2789))
        (PORT d[9] (2621:2621:2621) (2773:2773:2773))
        (PORT d[10] (2857:2857:2857) (3035:3035:3035))
        (PORT d[11] (2666:2666:2666) (2791:2791:2791))
        (PORT d[12] (2653:2653:2653) (2781:2781:2781))
        (PORT clk (2992:2992:2992) (3039:3039:3039))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a91\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2533:2533:2533) (2502:2502:2502))
        (PORT clk (2992:2992:2992) (3039:3039:3039))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a91\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2996:2996:2996) (3043:3043:3043))
        (PORT d[0] (3148:3148:3148) (3137:3137:3137))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a91\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2997:2997:2997) (3044:3044:3044))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a91\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2997:2997:2997) (3044:3044:3044))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a91\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2997:2997:2997) (3044:3044:3044))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a91\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2997:2997:2997) (3044:3044:3044))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a91\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4722:4722:4722) (4784:4784:4784))
        (PORT d[1] (5521:5521:5521) (5419:5419:5419))
        (PORT d[2] (2053:2053:2053) (2040:2040:2040))
        (PORT d[3] (4896:4896:4896) (4930:4930:4930))
        (PORT d[4] (3962:3962:3962) (4057:4057:4057))
        (PORT d[5] (2786:2786:2786) (2783:2783:2783))
        (PORT d[6] (5212:5212:5212) (5109:5109:5109))
        (PORT d[7] (2631:2631:2631) (2585:2585:2585))
        (PORT d[8] (3013:3013:3013) (3193:3193:3193))
        (PORT d[9] (2051:2051:2051) (2062:2062:2062))
        (PORT d[10] (4598:4598:4598) (4792:4792:4792))
        (PORT d[11] (3963:3963:3963) (3955:3955:3955))
        (PORT d[12] (4678:4678:4678) (4642:4642:4642))
        (PORT clk (2469:2469:2469) (2460:2460:2460))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a91\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2469:2469:2469) (2460:2460:2460))
        (PORT d[0] (2331:2331:2331) (2186:2186:2186))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a91\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2470:2470:2470) (2461:2461:2461))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a91\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2470:2470:2470) (2461:2461:2461))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a91\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2470:2470:2470) (2461:2461:2461))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a91\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2530:2530:2530) (2618:2618:2618))
        (PORT clk (2920:2920:2920) (2953:2953:2953))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a91\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2714:2714:2714) (2841:2841:2841))
        (PORT d[1] (2441:2441:2441) (2603:2603:2603))
        (PORT d[2] (3450:3450:3450) (3674:3674:3674))
        (PORT d[3] (3000:3000:3000) (3154:3154:3154))
        (PORT d[4] (2977:2977:2977) (3099:3099:3099))
        (PORT d[5] (2615:2615:2615) (2748:2748:2748))
        (PORT d[6] (2159:2159:2159) (2319:2319:2319))
        (PORT d[7] (2871:2871:2871) (2954:2954:2954))
        (PORT d[8] (2928:2928:2928) (3069:3069:3069))
        (PORT d[9] (3013:3013:3013) (3158:3158:3158))
        (PORT d[10] (2916:2916:2916) (3103:3103:3103))
        (PORT d[11] (3413:3413:3413) (3575:3575:3575))
        (PORT d[12] (3178:3178:3178) (3391:3391:3391))
        (PORT clk (2916:2916:2916) (2949:2949:2949))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a91\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2834:2834:2834) (2847:2847:2847))
        (PORT clk (2916:2916:2916) (2949:2949:2949))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a91\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2920:2920:2920) (2953:2953:2953))
        (PORT d[0] (3456:3456:3456) (3478:3478:3478))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a91\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2921:2921:2921) (2954:2954:2954))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a91\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2921:2921:2921) (2954:2954:2954))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a91\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2921:2921:2921) (2954:2954:2954))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a91\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2921:2921:2921) (2954:2954:2954))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a91\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4349:4349:4349) (4408:4408:4408))
        (PORT d[1] (5192:5192:5192) (5081:5081:5081))
        (PORT d[2] (2407:2407:2407) (2396:2396:2396))
        (PORT d[3] (4537:4537:4537) (4570:4570:4570))
        (PORT d[4] (3613:3613:3613) (3706:3706:3706))
        (PORT d[5] (2813:2813:2813) (2810:2810:2810))
        (PORT d[6] (3436:3436:3436) (3615:3615:3615))
        (PORT d[7] (2955:2955:2955) (2905:2905:2905))
        (PORT d[8] (2170:2170:2170) (2264:2264:2264))
        (PORT d[9] (2398:2398:2398) (2406:2406:2406))
        (PORT d[10] (4250:4250:4250) (4446:4446:4446))
        (PORT d[11] (4320:4320:4320) (4267:4267:4267))
        (PORT d[12] (4327:4327:4327) (4292:4292:4292))
        (PORT clk (2496:2496:2496) (2488:2488:2488))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a91\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2496:2496:2496) (2488:2488:2488))
        (PORT d[0] (2623:2623:2623) (2472:2472:2472))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a91\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2497:2497:2497) (2489:2489:2489))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a91\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2497:2497:2497) (2489:2489:2489))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a91\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2497:2497:2497) (2489:2489:2489))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a43\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2555:2555:2555) (2648:2648:2648))
        (PORT clk (3061:3061:3061) (3135:3135:3135))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a43\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3017:3017:3017) (3134:3134:3134))
        (PORT d[1] (2775:2775:2775) (2940:2940:2940))
        (PORT d[2] (3427:3427:3427) (3649:3649:3649))
        (PORT d[3] (2385:2385:2385) (2558:2558:2558))
        (PORT d[4] (3006:3006:3006) (3125:3125:3125))
        (PORT d[5] (2934:2934:2934) (3058:3058:3058))
        (PORT d[6] (2167:2167:2167) (2327:2327:2327))
        (PORT d[7] (2909:2909:2909) (2999:2999:2999))
        (PORT d[8] (2900:2900:2900) (3039:3039:3039))
        (PORT d[9] (3326:3326:3326) (3483:3483:3483))
        (PORT d[10] (2883:2883:2883) (3067:3067:3067))
        (PORT d[11] (3070:3070:3070) (3239:3239:3239))
        (PORT d[12] (2631:2631:2631) (2754:2754:2754))
        (PORT clk (3057:3057:3057) (3131:3131:3131))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a43\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2454:2454:2454) (2469:2469:2469))
        (PORT clk (3057:3057:3057) (3131:3131:3131))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a43\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3061:3061:3061) (3135:3135:3135))
        (PORT d[0] (3076:3076:3076) (3100:3100:3100))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a43\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3062:3062:3062) (3136:3136:3136))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a43\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3062:3062:3062) (3136:3136:3136))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a43\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3062:3062:3062) (3136:3136:3136))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a43\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3062:3062:3062) (3136:3136:3136))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a43\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4386:4386:4386) (4447:4447:4447))
        (PORT d[1] (5157:5157:5157) (5045:5045:5045))
        (PORT d[2] (2385:2385:2385) (2376:2376:2376))
        (PORT d[3] (4831:4831:4831) (4848:4848:4848))
        (PORT d[4] (3633:3633:3633) (3728:3728:3728))
        (PORT d[5] (3210:3210:3210) (3204:3204:3204))
        (PORT d[6] (3473:3473:3473) (3654:3654:3654))
        (PORT d[7] (2961:2961:2961) (2915:2915:2915))
        (PORT d[8] (2632:2632:2632) (2722:2722:2722))
        (PORT d[9] (2437:2437:2437) (2447:2447:2447))
        (PORT d[10] (4223:4223:4223) (4418:4418:4418))
        (PORT d[11] (3990:3990:3990) (3981:3981:3981))
        (PORT d[12] (4294:4294:4294) (4257:4257:4257))
        (PORT clk (2502:2502:2502) (2493:2493:2493))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a43\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2502:2502:2502) (2493:2493:2493))
        (PORT d[0] (1969:1969:1969) (1962:1962:1962))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a43\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2503:2503:2503) (2494:2494:2494))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a43\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2503:2503:2503) (2494:2494:2494))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a43\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2503:2503:2503) (2494:2494:2494))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a43\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1780:1780:1780) (1733:1733:1733))
        (PORT clk (2511:2511:2511) (2498:2498:2498))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a43\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2738:2738:2738) (2897:2897:2897))
        (PORT d[1] (2723:2723:2723) (2874:2874:2874))
        (PORT d[2] (2308:2308:2308) (2447:2447:2447))
        (PORT d[3] (2694:2694:2694) (2843:2843:2843))
        (PORT d[4] (2381:2381:2381) (2547:2547:2547))
        (PORT d[5] (2948:2948:2948) (3133:3133:3133))
        (PORT d[6] (3389:3389:3389) (3523:3523:3523))
        (PORT d[7] (3152:3152:3152) (3227:3227:3227))
        (PORT d[8] (2879:2879:2879) (2974:2974:2974))
        (PORT d[9] (2645:2645:2645) (2799:2799:2799))
        (PORT d[10] (3144:3144:3144) (3340:3340:3340))
        (PORT d[11] (2649:2649:2649) (2807:2807:2807))
        (PORT d[12] (2978:2978:2978) (3080:3080:3080))
        (PORT clk (2507:2507:2507) (2494:2494:2494))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a43\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2246:2246:2246) (2246:2246:2246))
        (PORT clk (2507:2507:2507) (2494:2494:2494))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a43\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2511:2511:2511) (2498:2498:2498))
        (PORT d[0] (2868:2868:2868) (2877:2877:2877))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a43\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2512:2512:2512) (2499:2499:2499))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a43\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2512:2512:2512) (2499:2499:2499))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a43\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2512:2512:2512) (2499:2499:2499))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a43\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2512:2512:2512) (2499:2499:2499))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a43\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4395:4395:4395) (4470:4470:4470))
        (PORT d[1] (4666:4666:4666) (4953:4953:4953))
        (PORT d[2] (7605:7605:7605) (7724:7724:7724))
        (PORT d[3] (5597:5597:5597) (5665:5665:5665))
        (PORT d[4] (3269:3269:3269) (3365:3365:3365))
        (PORT d[5] (5945:5945:5945) (5985:5985:5985))
        (PORT d[6] (4706:4706:4706) (4754:4754:4754))
        (PORT d[7] (6891:6891:6891) (7020:7020:7020))
        (PORT d[8] (4577:4577:4577) (4836:4836:4836))
        (PORT d[9] (3907:3907:3907) (4011:4011:4011))
        (PORT d[10] (2926:2926:2926) (3035:3035:3035))
        (PORT d[11] (6088:6088:6088) (6148:6148:6148))
        (PORT d[12] (5275:5275:5275) (5302:5302:5302))
        (PORT clk (2500:2500:2500) (2492:2492:2492))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a43\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2500:2500:2500) (2492:2492:2492))
        (PORT d[0] (3134:3134:3134) (3231:3231:3231))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a43\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2501:2501:2501) (2493:2493:2493))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a43\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2501:2501:2501) (2493:2493:2493))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a43\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2501:2501:2501) (2493:2493:2493))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_RGB\|G\[3\]\~40\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2977:2977:2977) (2898:2898:2898))
        (PORT datab (2122:2122:2122) (2163:2163:2163))
        (PORT datac (1854:1854:1854) (1781:1781:1781))
        (PORT datad (3575:3575:3575) (3515:3515:3515))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_RGB\|G\[3\]\~41\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2978:2978:2978) (2899:2899:2899))
        (PORT datab (1575:1575:1575) (1486:1486:1486))
        (PORT datac (1805:1805:1805) (1719:1719:1719))
        (PORT datad (205:205:205) (228:228:228))
        (IOPATH dataa combout (400:400:400) (400:400:400))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a79\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2936:2936:2936) (3061:3061:3061))
        (PORT clk (3664:3664:3664) (3743:3743:3743))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a79\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2986:2986:2986) (3003:3003:3003))
        (PORT d[1] (2753:2753:2753) (2914:2914:2914))
        (PORT d[2] (2354:2354:2354) (2522:2522:2522))
        (PORT d[3] (2417:2417:2417) (2581:2581:2581))
        (PORT d[4] (2790:2790:2790) (2964:2964:2964))
        (PORT d[5] (3727:3727:3727) (3831:3831:3831))
        (PORT d[6] (2469:2469:2469) (2603:2603:2603))
        (PORT d[7] (2679:2679:2679) (2684:2684:2684))
        (PORT d[8] (3126:3126:3126) (3252:3252:3252))
        (PORT d[9] (2657:2657:2657) (2801:2801:2801))
        (PORT d[10] (2622:2622:2622) (2831:2831:2831))
        (PORT d[11] (3461:3461:3461) (3695:3695:3695))
        (PORT d[12] (2287:2287:2287) (2415:2415:2415))
        (PORT clk (3660:3660:3660) (3739:3739:3739))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a79\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2742:2742:2742) (2673:2673:2673))
        (PORT clk (3660:3660:3660) (3739:3739:3739))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a79\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3664:3664:3664) (3743:3743:3743))
        (PORT d[0] (3364:3364:3364) (3304:3304:3304))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a79\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3665:3665:3665) (3744:3744:3744))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a79\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3665:3665:3665) (3744:3744:3744))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a79\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3665:3665:3665) (3744:3744:3744))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a79\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3665:3665:3665) (3744:3744:3744))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a79\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4276:4276:4276) (4193:4193:4193))
        (PORT d[1] (3061:3061:3061) (3198:3198:3198))
        (PORT d[2] (3985:3985:3985) (3915:3915:3915))
        (PORT d[3] (2999:2999:2999) (2979:2979:2979))
        (PORT d[4] (3908:3908:3908) (3846:3846:3846))
        (PORT d[5] (2403:2403:2403) (2444:2444:2444))
        (PORT d[6] (2699:2699:2699) (2816:2816:2816))
        (PORT d[7] (4009:4009:4009) (3948:3948:3948))
        (PORT d[8] (2567:2567:2567) (2655:2655:2655))
        (PORT d[9] (3014:3014:3014) (3158:3158:3158))
        (PORT d[10] (3417:3417:3417) (3573:3573:3573))
        (PORT d[11] (3982:3982:3982) (3928:3928:3928))
        (PORT d[12] (3967:3967:3967) (3928:3928:3928))
        (PORT clk (2519:2519:2519) (2515:2515:2515))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a79\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2519:2519:2519) (2515:2515:2515))
        (PORT d[0] (3472:3472:3472) (3345:3345:3345))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a79\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2520:2520:2520) (2516:2516:2516))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a79\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2520:2520:2520) (2516:2516:2516))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a79\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2520:2520:2520) (2516:2516:2516))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a79\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2744:2744:2744) (2875:2875:2875))
        (PORT clk (3389:3389:3389) (3480:3480:3480))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a79\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1897:1897:1897) (1944:1944:1944))
        (PORT d[1] (1948:1948:1948) (1998:1998:1998))
        (PORT d[2] (2050:2050:2050) (2118:2118:2118))
        (PORT d[3] (1872:1872:1872) (1924:1924:1924))
        (PORT d[4] (1912:1912:1912) (1956:1956:1956))
        (PORT d[5] (1684:1684:1684) (1753:1753:1753))
        (PORT d[6] (1991:1991:1991) (2075:2075:2075))
        (PORT d[7] (2314:2314:2314) (2347:2347:2347))
        (PORT d[8] (2655:2655:2655) (2685:2685:2685))
        (PORT d[9] (3246:3246:3246) (3376:3376:3376))
        (PORT d[10] (2228:2228:2228) (2263:2263:2263))
        (PORT d[11] (1892:1892:1892) (1941:1941:1941))
        (PORT d[12] (1615:1615:1615) (1680:1680:1680))
        (PORT clk (3385:3385:3385) (3476:3476:3476))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a79\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2142:2142:2142) (2060:2060:2060))
        (PORT clk (3385:3385:3385) (3476:3476:3476))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a79\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3389:3389:3389) (3480:3480:3480))
        (PORT d[0] (2764:2764:2764) (2691:2691:2691))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a79\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3390:3390:3390) (3481:3481:3481))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a79\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3390:3390:3390) (3481:3481:3481))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a79\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3390:3390:3390) (3481:3481:3481))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a79\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3390:3390:3390) (3481:3481:3481))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a79\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5007:5007:5007) (4971:4971:4971))
        (PORT d[1] (3769:3769:3769) (3925:3925:3925))
        (PORT d[2] (5631:5631:5631) (5700:5700:5700))
        (PORT d[3] (4411:4411:4411) (4420:4420:4420))
        (PORT d[4] (5313:5313:5313) (5182:5182:5182))
        (PORT d[5] (2607:2607:2607) (2714:2714:2714))
        (PORT d[6] (2977:2977:2977) (3080:3080:3080))
        (PORT d[7] (5063:5063:5063) (4918:4918:4918))
        (PORT d[8] (3380:3380:3380) (3555:3555:3555))
        (PORT d[9] (2361:2361:2361) (2519:2519:2519))
        (PORT d[10] (3592:3592:3592) (3696:3696:3696))
        (PORT d[11] (5088:5088:5088) (4965:4965:4965))
        (PORT d[12] (4750:4750:4750) (4741:4741:4741))
        (PORT clk (2499:2499:2499) (2495:2495:2495))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a79\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2499:2499:2499) (2495:2495:2495))
        (PORT d[0] (4504:4504:4504) (4291:4291:4291))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a79\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2500:2500:2500) (2496:2496:2496))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a79\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2500:2500:2500) (2496:2496:2496))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a79\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2500:2500:2500) (2496:2496:2496))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a31\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2890:2890:2890) (2978:2978:2978))
        (PORT clk (2906:2906:2906) (2929:2929:2929))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a31\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3064:3064:3064) (3184:3184:3184))
        (PORT d[1] (2771:2771:2771) (2938:2938:2938))
        (PORT d[2] (3420:3420:3420) (3634:3634:3634))
        (PORT d[3] (2669:2669:2669) (2827:2827:2827))
        (PORT d[4] (2992:2992:2992) (3113:3113:3113))
        (PORT d[5] (3143:3143:3143) (3351:3351:3351))
        (PORT d[6] (2456:2456:2456) (2604:2604:2604))
        (PORT d[7] (2874:2874:2874) (2964:2964:2964))
        (PORT d[8] (2909:2909:2909) (3048:3048:3048))
        (PORT d[9] (3036:3036:3036) (3184:3184:3184))
        (PORT d[10] (2575:2575:2575) (2769:2769:2769))
        (PORT d[11] (3055:3055:3055) (3203:3203:3203))
        (PORT d[12] (2933:2933:2933) (3083:3083:3083))
        (PORT clk (2902:2902:2902) (2925:2925:2925))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a31\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2605:2605:2605) (2614:2614:2614))
        (PORT clk (2902:2902:2902) (2925:2925:2925))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a31\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2906:2906:2906) (2929:2929:2929))
        (PORT d[0] (3227:3227:3227) (3245:3245:3245))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a31\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2907:2907:2907) (2930:2930:2930))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a31\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2907:2907:2907) (2930:2930:2930))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a31\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2907:2907:2907) (2930:2930:2930))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a31\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2907:2907:2907) (2930:2930:2930))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a31\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4351:4351:4351) (4398:4398:4398))
        (PORT d[1] (4819:4819:4819) (4719:4719:4719))
        (PORT d[2] (3035:3035:3035) (3002:3002:3002))
        (PORT d[3] (4199:4199:4199) (4235:4235:4235))
        (PORT d[4] (3228:3228:3228) (3326:3326:3326))
        (PORT d[5] (3162:3162:3162) (3157:3157:3157))
        (PORT d[6] (3851:3851:3851) (3817:3817:3817))
        (PORT d[7] (3032:3032:3032) (2986:2986:2986))
        (PORT d[8] (2186:2186:2186) (2273:2273:2273))
        (PORT d[9] (2445:2445:2445) (2455:2455:2455))
        (PORT d[10] (3870:3870:3870) (4071:4071:4071))
        (PORT d[11] (4333:4333:4333) (4280:4280:4280))
        (PORT d[12] (3927:3927:3927) (3888:3888:3888))
        (PORT clk (2510:2510:2510) (2505:2505:2505))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a31\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2510:2510:2510) (2505:2505:2505))
        (PORT d[0] (2659:2659:2659) (2668:2668:2668))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a31\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2511:2511:2511) (2506:2506:2506))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a31\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2511:2511:2511) (2506:2506:2506))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a31\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2511:2511:2511) (2506:2506:2506))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a31\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2217:2217:2217) (2314:2314:2314))
        (PORT clk (3081:3081:3081) (3169:3169:3169))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a31\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2746:2746:2746) (2892:2892:2892))
        (PORT d[1] (2367:2367:2367) (2500:2500:2500))
        (PORT d[2] (3058:3058:3058) (3247:3247:3247))
        (PORT d[3] (2712:2712:2712) (2880:2880:2880))
        (PORT d[4] (3329:3329:3329) (3446:3446:3446))
        (PORT d[5] (2276:2276:2276) (2412:2412:2412))
        (PORT d[6] (2105:2105:2105) (2255:2255:2255))
        (PORT d[7] (2923:2923:2923) (3011:3011:3011))
        (PORT d[8] (2949:2949:2949) (3091:3091:3091))
        (PORT d[9] (2952:2952:2952) (3097:3097:3097))
        (PORT d[10] (3183:3183:3183) (3352:3352:3352))
        (PORT d[11] (2298:2298:2298) (2433:2433:2433))
        (PORT d[12] (2653:2653:2653) (2781:2781:2781))
        (PORT clk (3077:3077:3077) (3165:3165:3165))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a31\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2155:2155:2155) (2149:2149:2149))
        (PORT clk (3077:3077:3077) (3165:3165:3165))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a31\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3081:3081:3081) (3169:3169:3169))
        (PORT d[0] (2777:2777:2777) (2780:2780:2780))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a31\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3082:3082:3082) (3170:3170:3170))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a31\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3082:3082:3082) (3170:3170:3170))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a31\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3082:3082:3082) (3170:3170:3170))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a31\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3082:3082:3082) (3170:3170:3170))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a31\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4760:4760:4760) (4822:4822:4822))
        (PORT d[1] (5486:5486:5486) (5368:5368:5368))
        (PORT d[2] (2047:2047:2047) (2044:2044:2044))
        (PORT d[3] (4887:4887:4887) (4920:4920:4920))
        (PORT d[4] (3982:3982:3982) (4078:4078:4078))
        (PORT d[5] (2866:2866:2866) (2861:2861:2861))
        (PORT d[6] (3936:3936:3936) (3903:3903:3903))
        (PORT d[7] (2606:2606:2606) (2557:2557:2557))
        (PORT d[8] (2228:2228:2228) (2319:2319:2319))
        (PORT d[9] (2091:2091:2091) (2105:2105:2105))
        (PORT d[10] (4597:4597:4597) (4791:4791:4791))
        (PORT d[11] (3974:3974:3974) (3967:3967:3967))
        (PORT d[12] (4646:4646:4646) (4606:4606:4606))
        (PORT clk (2477:2477:2477) (2467:2467:2467))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a31\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2477:2477:2477) (2467:2467:2467))
        (PORT d[0] (1665:1665:1665) (1644:1644:1644))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a31\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2478:2478:2478) (2468:2468:2468))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a31\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2478:2478:2478) (2468:2468:2468))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a31\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2478:2478:2478) (2468:2468:2468))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_RGB\|G\[3\]\~33\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2979:2979:2979) (2900:2900:2900))
        (PORT datab (2124:2124:2124) (2165:2165:2165))
        (PORT datac (1871:1871:1871) (1805:1805:1805))
        (PORT datad (1514:1514:1514) (1460:1460:1460))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_RGB\|G\[3\]\~34\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2978:2978:2978) (2899:2899:2899))
        (PORT datab (2811:2811:2811) (2706:2706:2706))
        (PORT datac (2948:2948:2948) (2908:2908:2908))
        (PORT datad (205:205:205) (228:228:228))
        (IOPATH dataa combout (400:400:400) (400:400:400))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a55\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2581:2581:2581) (2660:2660:2660))
        (PORT clk (2710:2710:2710) (2667:2667:2667))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a55\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2333:2333:2333) (2456:2456:2456))
        (PORT d[1] (2353:2353:2353) (2455:2455:2455))
        (PORT d[2] (2293:2293:2293) (2403:2403:2403))
        (PORT d[3] (2199:2199:2199) (2296:2296:2296))
        (PORT d[4] (2665:2665:2665) (2784:2784:2784))
        (PORT d[5] (2927:2927:2927) (3045:3045:3045))
        (PORT d[6] (2602:2602:2602) (2693:2693:2693))
        (PORT d[7] (3122:3122:3122) (3186:3186:3186))
        (PORT d[8] (2824:2824:2824) (2877:2877:2877))
        (PORT d[9] (2257:2257:2257) (2378:2378:2378))
        (PORT d[10] (3466:3466:3466) (3635:3635:3635))
        (PORT d[11] (2241:2241:2241) (2358:2358:2358))
        (PORT d[12] (2873:2873:2873) (2940:2940:2940))
        (PORT clk (2706:2706:2706) (2663:2663:2663))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a55\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2399:2399:2399) (2354:2354:2354))
        (PORT clk (2706:2706:2706) (2663:2663:2663))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a55\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2710:2710:2710) (2667:2667:2667))
        (PORT d[0] (3021:3021:3021) (2985:2985:2985))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a55\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2711:2711:2711) (2668:2668:2668))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a55\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2711:2711:2711) (2668:2668:2668))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a55\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2711:2711:2711) (2668:2668:2668))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a55\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2711:2711:2711) (2668:2668:2668))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a55\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7197:7197:7197) (7174:7174:7174))
        (PORT d[1] (5414:5414:5414) (5702:5702:5702))
        (PORT d[2] (8963:8963:8963) (9065:9065:9065))
        (PORT d[3] (6603:6603:6603) (6646:6646:6646))
        (PORT d[4] (3640:3640:3640) (3736:3736:3736))
        (PORT d[5] (5109:5109:5109) (5229:5229:5229))
        (PORT d[6] (5241:5241:5241) (5429:5429:5429))
        (PORT d[7] (8717:8717:8717) (8851:8851:8851))
        (PORT d[8] (4192:4192:4192) (4428:4428:4428))
        (PORT d[9] (5158:5158:5158) (5331:5331:5331))
        (PORT d[10] (2793:2793:2793) (2850:2850:2850))
        (PORT d[11] (7078:7078:7078) (7135:7135:7135))
        (PORT d[12] (6787:6787:6787) (6799:6799:6799))
        (PORT clk (2469:2469:2469) (2460:2460:2460))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a55\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2469:2469:2469) (2460:2460:2460))
        (PORT d[0] (2028:2028:2028) (2030:2030:2030))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a55\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2470:2470:2470) (2461:2461:2461))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a55\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2470:2470:2470) (2461:2461:2461))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a55\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2470:2470:2470) (2461:2461:2461))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a7\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2172:2172:2172) (2252:2252:2252))
        (PORT clk (2666:2666:2666) (2712:2712:2712))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a7\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1917:1917:1917) (2011:2011:2011))
        (PORT d[1] (1883:1883:1883) (1958:1958:1958))
        (PORT d[2] (2374:2374:2374) (2532:2532:2532))
        (PORT d[3] (1858:1858:1858) (1928:1928:1928))
        (PORT d[4] (2226:2226:2226) (2297:2297:2297))
        (PORT d[5] (2352:2352:2352) (2406:2406:2406))
        (PORT d[6] (2687:2687:2687) (2808:2808:2808))
        (PORT d[7] (2576:2576:2576) (2623:2623:2623))
        (PORT d[8] (2879:2879:2879) (2968:2968:2968))
        (PORT d[9] (3494:3494:3494) (3689:3689:3689))
        (PORT d[10] (2021:2021:2021) (2115:2115:2115))
        (PORT d[11] (1833:1833:1833) (1905:1905:1905))
        (PORT d[12] (2309:2309:2309) (2367:2367:2367))
        (PORT clk (2662:2662:2662) (2708:2708:2708))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a7\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2129:2129:2129) (2067:2067:2067))
        (PORT clk (2662:2662:2662) (2708:2708:2708))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a7\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2666:2666:2666) (2712:2712:2712))
        (PORT d[0] (2751:2751:2751) (2698:2698:2698))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a7\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2667:2667:2667) (2713:2713:2713))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a7\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2667:2667:2667) (2713:2713:2713))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a7\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2667:2667:2667) (2713:2713:2713))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a7\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2667:2667:2667) (2713:2713:2713))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a7\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4353:4353:4353) (4403:4403:4403))
        (PORT d[1] (4701:4701:4701) (4998:4998:4998))
        (PORT d[2] (7585:7585:7585) (7808:7808:7808))
        (PORT d[3] (4925:4925:4925) (4952:4952:4952))
        (PORT d[4] (2597:2597:2597) (2678:2678:2678))
        (PORT d[5] (6317:6317:6317) (6329:6329:6329))
        (PORT d[6] (6268:6268:6268) (6262:6262:6262))
        (PORT d[7] (7596:7596:7596) (7625:7625:7625))
        (PORT d[8] (4951:4951:4951) (5263:5263:5263))
        (PORT d[9] (2740:2740:2740) (2813:2813:2813))
        (PORT d[10] (3906:3906:3906) (3976:3976:3976))
        (PORT d[11] (5965:5965:5965) (5982:5982:5982))
        (PORT d[12] (5466:5466:5466) (5365:5365:5365))
        (PORT clk (2460:2460:2460) (2450:2450:2450))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a7\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2460:2460:2460) (2450:2450:2450))
        (PORT d[0] (1910:1910:1910) (1878:1878:1878))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a7\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2461:2461:2461) (2451:2451:2451))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a7\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2461:2461:2461) (2451:2451:2451))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a7\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2461:2461:2461) (2451:2451:2451))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_RGB\|G\[3\]\~37\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3321:3321:3321) (3229:3229:3229))
        (PORT datab (2153:2153:2153) (2209:2209:2209))
        (PORT datac (2071:2071:2071) (2066:2066:2066))
        (PORT datad (1325:1325:1325) (1314:1314:1314))
        (IOPATH dataa combout (400:400:400) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a55\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2635:2635:2635) (2758:2758:2758))
        (PORT clk (2937:2937:2937) (2987:2987:2987))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a55\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2329:2329:2329) (2452:2452:2452))
        (PORT d[1] (2398:2398:2398) (2560:2560:2560))
        (PORT d[2] (1890:1890:1890) (1953:1953:1953))
        (PORT d[3] (2194:2194:2194) (2297:2297:2297))
        (PORT d[4] (1895:1895:1895) (1971:1971:1971))
        (PORT d[5] (2990:2990:2990) (3101:3101:3101))
        (PORT d[6] (2515:2515:2515) (2611:2611:2611))
        (PORT d[7] (2675:2675:2675) (2706:2706:2706))
        (PORT d[8] (2423:2423:2423) (2477:2477:2477))
        (PORT d[9] (1948:1948:1948) (2037:2037:2037))
        (PORT d[10] (2497:2497:2497) (2599:2599:2599))
        (PORT d[11] (2659:2659:2659) (2783:2783:2783))
        (PORT d[12] (1913:1913:1913) (2008:2008:2008))
        (PORT clk (2933:2933:2933) (2983:2983:2983))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a55\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2506:2506:2506) (2471:2471:2471))
        (PORT clk (2933:2933:2933) (2983:2983:2983))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a55\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2937:2937:2937) (2987:2987:2987))
        (PORT d[0] (2776:2776:2776) (2776:2776:2776))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a55\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2938:2938:2938) (2988:2988:2988))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a55\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2938:2938:2938) (2988:2988:2988))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a55\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2938:2938:2938) (2988:2988:2988))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a55\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2938:2938:2938) (2988:2988:2988))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a55\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6476:6476:6476) (6458:6458:6458))
        (PORT d[1] (4995:4995:4995) (5207:5207:5207))
        (PORT d[2] (6312:6312:6312) (6418:6418:6418))
        (PORT d[3] (5900:5900:5900) (5952:5952:5952))
        (PORT d[4] (3369:3369:3369) (3518:3518:3518))
        (PORT d[5] (4103:4103:4103) (4241:4241:4241))
        (PORT d[6] (5127:5127:5127) (5249:5249:5249))
        (PORT d[7] (6171:6171:6171) (6245:6245:6245))
        (PORT d[8] (4561:4561:4561) (4781:4781:4781))
        (PORT d[9] (4141:4141:4141) (4330:4330:4330))
        (PORT d[10] (5363:5363:5363) (5489:5489:5489))
        (PORT d[11] (8121:8121:8121) (8178:8178:8178))
        (PORT d[12] (6085:6085:6085) (6110:6110:6110))
        (PORT clk (2503:2503:2503) (2495:2495:2495))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a55\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2503:2503:2503) (2495:2495:2495))
        (PORT d[0] (2084:2084:2084) (2126:2126:2126))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a55\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2504:2504:2504) (2496:2496:2496))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a55\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2504:2504:2504) (2496:2496:2496))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a55\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2504:2504:2504) (2496:2496:2496))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a7\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3243:3243:3243) (3321:3321:3321))
        (PORT clk (2949:2949:2949) (2992:2992:2992))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a7\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3018:3018:3018) (3140:3140:3140))
        (PORT d[1] (2879:2879:2879) (3095:3095:3095))
        (PORT d[2] (3493:3493:3493) (3725:3725:3725))
        (PORT d[3] (2734:2734:2734) (2892:2892:2892))
        (PORT d[4] (3361:3361:3361) (3482:3482:3482))
        (PORT d[5] (3096:3096:3096) (3302:3302:3302))
        (PORT d[6] (2482:2482:2482) (2661:2661:2661))
        (PORT d[7] (3207:3207:3207) (3289:3289:3289))
        (PORT d[8] (2938:2938:2938) (3077:3077:3077))
        (PORT d[9] (3364:3364:3364) (3504:3504:3504))
        (PORT d[10] (2547:2547:2547) (2735:2735:2735))
        (PORT d[11] (2971:2971:2971) (3122:3122:3122))
        (PORT d[12] (3250:3250:3250) (3392:3392:3392))
        (PORT clk (2945:2945:2945) (2988:2988:2988))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a7\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2583:2583:2583) (2598:2598:2598))
        (PORT clk (2945:2945:2945) (2988:2988:2988))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a7\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2949:2949:2949) (2992:2992:2992))
        (PORT d[0] (3205:3205:3205) (3229:3229:3229))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a7\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2950:2950:2950) (2993:2993:2993))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a7\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2950:2950:2950) (2993:2993:2993))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a7\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2950:2950:2950) (2993:2993:2993))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a7\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2950:2950:2950) (2993:2993:2993))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a7\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3620:3620:3620) (3682:3682:3682))
        (PORT d[1] (4825:4825:4825) (4723:4723:4723))
        (PORT d[2] (7939:7939:7939) (8199:8199:8199))
        (PORT d[3] (4228:4228:4228) (4272:4272:4272))
        (PORT d[4] (2844:2844:2844) (2940:2940:2940))
        (PORT d[5] (3525:3525:3525) (3525:3525:3525))
        (PORT d[6] (4202:4202:4202) (4111:4111:4111))
        (PORT d[7] (5706:5706:5706) (5708:5708:5708))
        (PORT d[8] (2592:2592:2592) (2677:2677:2677))
        (PORT d[9] (2769:2769:2769) (2786:2786:2786))
        (PORT d[10] (3818:3818:3818) (4013:4013:4013))
        (PORT d[11] (3956:3956:3956) (3909:3909:3909))
        (PORT d[12] (3971:3971:3971) (3937:3937:3937))
        (PORT clk (2522:2522:2522) (2514:2514:2514))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a7\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2522:2522:2522) (2514:2514:2514))
        (PORT d[0] (2639:2639:2639) (2685:2685:2685))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a7\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2523:2523:2523) (2515:2515:2515))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a7\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2523:2523:2523) (2515:2515:2515))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a7\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2523:2523:2523) (2515:2515:2515))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_RGB\|G\[3\]\~38\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (861:861:861) (844:844:844))
        (PORT datab (2336:2336:2336) (2349:2349:2349))
        (PORT datac (2145:2145:2145) (2090:2090:2090))
        (PORT datad (2077:2077:2077) (2122:2122:2122))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a67\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2463:2463:2463) (2389:2389:2389))
        (PORT clk (2477:2477:2477) (2433:2433:2433))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a67\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2707:2707:2707) (2861:2861:2861))
        (PORT d[1] (2420:2420:2420) (2582:2582:2582))
        (PORT d[2] (2344:2344:2344) (2484:2484:2484))
        (PORT d[3] (2374:2374:2374) (2533:2533:2533))
        (PORT d[4] (2404:2404:2404) (2569:2569:2569))
        (PORT d[5] (3333:3333:3333) (3464:3464:3464))
        (PORT d[6] (2639:2639:2639) (2771:2771:2771))
        (PORT d[7] (3177:3177:3177) (3244:3244:3244))
        (PORT d[8] (3236:3236:3236) (3324:3324:3324))
        (PORT d[9] (2642:2642:2642) (2797:2797:2797))
        (PORT d[10] (2779:2779:2779) (2935:2935:2935))
        (PORT d[11] (2668:2668:2668) (2830:2830:2830))
        (PORT d[12] (2948:2948:2948) (3116:3116:3116))
        (PORT clk (2473:2473:2473) (2429:2429:2429))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a67\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2550:2550:2550) (2568:2568:2568))
        (PORT clk (2473:2473:2473) (2429:2429:2429))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a67\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2477:2477:2477) (2433:2433:2433))
        (PORT d[0] (3172:3172:3172) (3199:3199:3199))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a67\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2478:2478:2478) (2434:2434:2434))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a67\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2478:2478:2478) (2434:2434:2434))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a67\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2478:2478:2478) (2434:2434:2434))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a67\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2478:2478:2478) (2434:2434:2434))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a67\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3996:3996:3996) (4074:4074:4074))
        (PORT d[1] (4687:4687:4687) (4976:4976:4976))
        (PORT d[2] (7610:7610:7610) (7727:7727:7727))
        (PORT d[3] (5233:5233:5233) (5307:5307:5307))
        (PORT d[4] (3390:3390:3390) (3509:3509:3509))
        (PORT d[5] (5576:5576:5576) (5621:5621:5621))
        (PORT d[6] (5067:5067:5067) (5110:5110:5110))
        (PORT d[7] (7247:7247:7247) (7381:7381:7381))
        (PORT d[8] (4205:4205:4205) (4476:4476:4476))
        (PORT d[9] (3228:3228:3228) (3363:3363:3363))
        (PORT d[10] (3276:3276:3276) (3371:3371:3371))
        (PORT d[11] (5719:5719:5719) (5784:5784:5784))
        (PORT d[12] (5292:5292:5292) (5321:5321:5321))
        (PORT clk (2509:2509:2509) (2501:2501:2501))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a67\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2509:2509:2509) (2501:2501:2501))
        (PORT d[0] (5734:5734:5734) (5801:5801:5801))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a67\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2510:2510:2510) (2502:2502:2502))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a67\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2510:2510:2510) (2502:2502:2502))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a67\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2510:2510:2510) (2502:2502:2502))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a19\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2688:2688:2688) (2810:2810:2810))
        (PORT clk (3167:3167:3167) (3205:3205:3205))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a19\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1977:1977:1977) (2071:2071:2071))
        (PORT d[1] (2785:2785:2785) (2979:2979:2979))
        (PORT d[2] (2156:2156:2156) (2211:2211:2211))
        (PORT d[3] (2306:2306:2306) (2448:2448:2448))
        (PORT d[4] (1935:1935:1935) (2049:2049:2049))
        (PORT d[5] (2698:2698:2698) (2824:2824:2824))
        (PORT d[6] (2650:2650:2650) (2762:2762:2762))
        (PORT d[7] (3102:3102:3102) (3159:3159:3159))
        (PORT d[8] (3073:3073:3073) (3129:3129:3129))
        (PORT d[9] (2998:2998:2998) (3091:3091:3091))
        (PORT d[10] (3259:3259:3259) (3370:3370:3370))
        (PORT d[11] (2745:2745:2745) (2913:2913:2913))
        (PORT d[12] (2987:2987:2987) (3105:3105:3105))
        (PORT clk (3163:3163:3163) (3201:3201:3201))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a19\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2518:2518:2518) (2485:2485:2485))
        (PORT clk (3163:3163:3163) (3201:3201:3201))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a19\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3167:3167:3167) (3205:3205:3205))
        (PORT d[0] (3141:3141:3141) (3117:3117:3117))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a19\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3168:3168:3168) (3206:3206:3206))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a19\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3168:3168:3168) (3206:3206:3206))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a19\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3168:3168:3168) (3206:3206:3206))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a19\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3168:3168:3168) (3206:3206:3206))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a19\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5365:5365:5365) (5342:5342:5342))
        (PORT d[1] (3893:3893:3893) (4107:4107:4107))
        (PORT d[2] (5957:5957:5957) (6057:6057:6057))
        (PORT d[3] (4858:4858:4858) (4912:4912:4912))
        (PORT d[4] (6029:6029:6029) (5957:5957:5957))
        (PORT d[5] (2909:2909:2909) (3041:3041:3041))
        (PORT d[6] (3699:3699:3699) (3823:3823:3823))
        (PORT d[7] (6542:6542:6542) (6655:6655:6655))
        (PORT d[8] (3427:3427:3427) (3649:3649:3649))
        (PORT d[9] (3084:3084:3084) (3273:3273:3273))
        (PORT d[10] (3970:3970:3970) (4102:4102:4102))
        (PORT d[11] (7048:7048:7048) (7102:7102:7102))
        (PORT d[12] (5045:5045:5045) (5074:5074:5074))
        (PORT clk (2504:2504:2504) (2500:2500:2500))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a19\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2504:2504:2504) (2500:2500:2500))
        (PORT d[0] (3813:3813:3813) (3808:3808:3808))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a19\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2505:2505:2505) (2501:2501:2501))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a19\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2505:2505:2505) (2501:2501:2501))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a19\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2505:2505:2505) (2501:2501:2501))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a67\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3027:3027:3027) (3191:3191:3191))
        (PORT clk (3146:3146:3146) (3183:3183:3183))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a67\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2358:2358:2358) (2448:2448:2448))
        (PORT d[1] (2796:2796:2796) (2991:2991:2991))
        (PORT d[2] (2271:2271:2271) (2386:2386:2386))
        (PORT d[3] (2355:2355:2355) (2497:2497:2497))
        (PORT d[4] (1939:1939:1939) (2054:2054:2054))
        (PORT d[5] (2423:2423:2423) (2566:2566:2566))
        (PORT d[6] (2595:2595:2595) (2701:2701:2701))
        (PORT d[7] (2725:2725:2725) (2782:2782:2782))
        (PORT d[8] (3134:3134:3134) (3200:3200:3200))
        (PORT d[9] (2593:2593:2593) (2688:2688:2688))
        (PORT d[10] (3009:3009:3009) (3150:3150:3150))
        (PORT d[11] (3139:3139:3139) (3300:3300:3300))
        (PORT d[12] (2638:2638:2638) (2758:2758:2758))
        (PORT clk (3142:3142:3142) (3179:3179:3179))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a67\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2823:2823:2823) (2789:2789:2789))
        (PORT clk (3142:3142:3142) (3179:3179:3179))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a67\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3146:3146:3146) (3183:3183:3183))
        (PORT d[0] (3111:3111:3111) (3090:3090:3090))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a67\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3147:3147:3147) (3184:3184:3184))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a67\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3147:3147:3147) (3184:3184:3184))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a67\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3147:3147:3147) (3184:3184:3184))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a67\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3147:3147:3147) (3184:3184:3184))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a67\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5370:5370:5370) (5346:5346:5346))
        (PORT d[1] (4114:4114:4114) (4316:4316:4316))
        (PORT d[2] (6307:6307:6307) (6399:6399:6399))
        (PORT d[3] (4863:4863:4863) (4914:4914:4914))
        (PORT d[4] (5651:5651:5651) (5563:5563:5563))
        (PORT d[5] (2957:2957:2957) (3091:3091:3091))
        (PORT d[6] (3676:3676:3676) (3797:3797:3797))
        (PORT d[7] (6589:6589:6589) (6687:6687:6687))
        (PORT d[8] (3436:3436:3436) (3659:3659:3659))
        (PORT d[9] (2742:2742:2742) (2936:2936:2936))
        (PORT d[10] (3616:3616:3616) (3757:3757:3757))
        (PORT d[11] (6952:6952:6952) (6972:6972:6972))
        (PORT d[12] (4769:4769:4769) (4807:4807:4807))
        (PORT clk (2500:2500:2500) (2496:2496:2496))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a67\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2500:2500:2500) (2496:2496:2496))
        (PORT d[0] (5199:5199:5199) (5183:5183:5183))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a67\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2501:2501:2501) (2497:2497:2497))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a67\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2501:2501:2501) (2497:2497:2497))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a67\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2501:2501:2501) (2497:2497:2497))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a19\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2661:2661:2661) (2768:2768:2768))
        (PORT clk (3134:3134:3134) (3170:3170:3170))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a19\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2002:2002:2002) (2097:2097:2097))
        (PORT d[1] (2833:2833:2833) (3034:3034:3034))
        (PORT d[2] (2188:2188:2188) (2303:2303:2303))
        (PORT d[3] (2659:2659:2659) (2794:2794:2794))
        (PORT d[4] (1939:1939:1939) (2049:2049:2049))
        (PORT d[5] (2741:2741:2741) (2869:2869:2869))
        (PORT d[6] (2972:2972:2972) (3052:3052:3052))
        (PORT d[7] (3090:3090:3090) (3145:3145:3145))
        (PORT d[8] (3149:3149:3149) (3199:3199:3199))
        (PORT d[9] (2257:2257:2257) (2341:2341:2341))
        (PORT d[10] (3000:3000:3000) (3143:3143:3143))
        (PORT d[11] (2698:2698:2698) (2858:2858:2858))
        (PORT d[12] (2319:2319:2319) (2455:2455:2455))
        (PORT clk (3130:3130:3130) (3166:3166:3166))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a19\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2341:2341:2341) (2274:2274:2274))
        (PORT clk (3130:3130:3130) (3166:3166:3166))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a19\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3134:3134:3134) (3170:3170:3170))
        (PORT d[0] (2963:2963:2963) (2905:2905:2905))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a19\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3135:3135:3135) (3171:3171:3171))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a19\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3135:3135:3135) (3171:3171:3171))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a19\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3135:3135:3135) (3171:3171:3171))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a19\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3135:3135:3135) (3171:3171:3171))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a19\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5690:5690:5690) (5666:5666:5666))
        (PORT d[1] (3873:3873:3873) (4086:4086:4086))
        (PORT d[2] (5973:5973:5973) (6070:6070:6070))
        (PORT d[3] (5202:5202:5202) (5247:5247:5247))
        (PORT d[4] (6046:6046:6046) (5975:5975:5975))
        (PORT d[5] (2938:2938:2938) (3072:3072:3072))
        (PORT d[6] (4043:4043:4043) (4164:4164:4164))
        (PORT d[7] (6599:6599:6599) (6710:6710:6710))
        (PORT d[8] (3833:3833:3833) (4061:4061:4061))
        (PORT d[9] (3084:3084:3084) (3273:3273:3273))
        (PORT d[10] (4345:4345:4345) (4477:4477:4477))
        (PORT d[11] (7048:7048:7048) (7102:7102:7102))
        (PORT d[12] (5115:5115:5115) (5149:5149:5149))
        (PORT clk (2505:2505:2505) (2501:2501:2501))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a19\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2505:2505:2505) (2501:2501:2501))
        (PORT d[0] (3824:3824:3824) (3814:3814:3814))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a19\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2506:2506:2506) (2502:2502:2502))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a19\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2506:2506:2506) (2502:2502:2502))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a19\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2506:2506:2506) (2502:2502:2502))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_RGB\|G\[3\]\~35\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2355:2355:2355) (2462:2462:2462))
        (PORT datab (2152:2152:2152) (2190:2190:2190))
        (PORT datac (2570:2570:2570) (2705:2705:2705))
        (PORT datad (3577:3577:3577) (3455:3455:3455))
        (IOPATH dataa combout (358:358:358) (352:352:352))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_RGB\|G\[3\]\~36\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2097:2097:2097) (2162:2162:2162))
        (PORT datab (2154:2154:2154) (2192:2192:2192))
        (PORT datac (3887:3887:3887) (3788:3788:3788))
        (PORT datad (203:203:203) (226:226:226))
        (IOPATH dataa combout (349:349:349) (354:354:354))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_RGB\|G\[3\]\~39\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2299:2299:2299) (2319:2319:2319))
        (PORT datab (235:235:235) (270:270:270))
        (PORT datac (1994:1994:1994) (2037:2037:2037))
        (PORT datad (920:920:920) (911:911:911))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_RGB\|G\[3\]\~42\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (236:236:236) (277:277:277))
        (PORT datab (234:234:234) (269:269:269))
        (PORT datac (2251:2251:2251) (2274:2274:2274))
        (PORT datad (203:203:203) (226:226:226))
        (IOPATH dataa combout (358:358:358) (353:353:353))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_RGB\|G\[3\]\~43\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (6562:6562:6562) (6562:6562:6562))
        (PORT datac (290:290:290) (378:378:378))
        (IOPATH dataa combout (400:400:400) (400:400:400))
        (IOPATH datac combout (287:287:287) (281:281:281))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a48\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3118:3118:3118) (3277:3277:3277))
        (PORT clk (3844:3844:3844) (3991:3991:3991))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a48\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3269:3269:3269) (3532:3532:3532))
        (PORT d[1] (2502:2502:2502) (2697:2697:2697))
        (PORT d[2] (3577:3577:3577) (3810:3810:3810))
        (PORT d[3] (2449:2449:2449) (2627:2627:2627))
        (PORT d[4] (3117:3117:3117) (3255:3255:3255))
        (PORT d[5] (3637:3637:3637) (3774:3774:3774))
        (PORT d[6] (2779:2779:2779) (2926:2926:2926))
        (PORT d[7] (3491:3491:3491) (3695:3695:3695))
        (PORT d[8] (3403:3403:3403) (3604:3604:3604))
        (PORT d[9] (3109:3109:3109) (3301:3301:3301))
        (PORT d[10] (3567:3567:3567) (3764:3764:3764))
        (PORT d[11] (3111:3111:3111) (3309:3309:3309))
        (PORT d[12] (2398:2398:2398) (2540:2540:2540))
        (PORT clk (3840:3840:3840) (3987:3987:3987))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a48\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2662:2662:2662) (2701:2701:2701))
        (PORT clk (3840:3840:3840) (3987:3987:3987))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a48\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3844:3844:3844) (3991:3991:3991))
        (PORT d[0] (3284:3284:3284) (3332:3332:3332))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a48\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3845:3845:3845) (3992:3992:3992))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a48\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3845:3845:3845) (3992:3992:3992))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a48\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3845:3845:3845) (3992:3992:3992))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a48\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3845:3845:3845) (3992:3992:3992))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a48\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3091:3091:3091) (3117:3117:3117))
        (PORT d[1] (2503:2503:2503) (2541:2541:2541))
        (PORT d[2] (5242:5242:5242) (5308:5308:5308))
        (PORT d[3] (3228:3228:3228) (3208:3208:3208))
        (PORT d[4] (3252:3252:3252) (3353:3353:3353))
        (PORT d[5] (2207:2207:2207) (2280:2280:2280))
        (PORT d[6] (3176:3176:3176) (3163:3163:3163))
        (PORT d[7] (3156:3156:3156) (3101:3101:3101))
        (PORT d[8] (4294:4294:4294) (4607:4607:4607))
        (PORT d[9] (2276:2276:2276) (2291:2291:2291))
        (PORT d[10] (2815:2815:2815) (2798:2798:2798))
        (PORT d[11] (5101:5101:5101) (5175:5175:5175))
        (PORT d[12] (5871:5871:5871) (5964:5964:5964))
        (PORT clk (2478:2478:2478) (2465:2465:2465))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a48\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2478:2478:2478) (2465:2465:2465))
        (PORT d[0] (3564:3564:3564) (3660:3660:3660))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a48\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2479:2479:2479) (2466:2466:2466))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a48\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2479:2479:2479) (2466:2466:2466))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a48\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2479:2479:2479) (2466:2466:2466))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a60\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3731:3731:3731) (3910:3910:3910))
        (PORT clk (3437:3437:3437) (3542:3542:3542))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a60\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2975:2975:2975) (3202:3202:3202))
        (PORT d[1] (2982:2982:2982) (3222:3222:3222))
        (PORT d[2] (3616:3616:3616) (3888:3888:3888))
        (PORT d[3] (2855:2855:2855) (3067:3067:3067))
        (PORT d[4] (3453:3453:3453) (3615:3615:3615))
        (PORT d[5] (3532:3532:3532) (3780:3780:3780))
        (PORT d[6] (3374:3374:3374) (3524:3524:3524))
        (PORT d[7] (3407:3407:3407) (3558:3558:3558))
        (PORT d[8] (4343:4343:4343) (4534:4534:4534))
        (PORT d[9] (3481:3481:3481) (3674:3674:3674))
        (PORT d[10] (3373:3373:3373) (3611:3611:3611))
        (PORT d[11] (3212:3212:3212) (3442:3442:3442))
        (PORT d[12] (3796:3796:3796) (3989:3989:3989))
        (PORT clk (3433:3433:3433) (3538:3538:3538))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a60\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3060:3060:3060) (3109:3109:3109))
        (PORT clk (3433:3433:3433) (3538:3538:3538))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a60\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3437:3437:3437) (3542:3542:3542))
        (PORT d[0] (3682:3682:3682) (3740:3740:3740))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a60\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3438:3438:3438) (3543:3543:3543))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a60\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3438:3438:3438) (3543:3543:3543))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a60\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3438:3438:3438) (3543:3543:3543))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a60\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3438:3438:3438) (3543:3543:3543))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a60\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4480:4480:4480) (4492:4492:4492))
        (PORT d[1] (3515:3515:3515) (3578:3578:3578))
        (PORT d[2] (7712:7712:7712) (8023:8023:8023))
        (PORT d[3] (4553:4553:4553) (4593:4593:4593))
        (PORT d[4] (2909:2909:2909) (2978:2978:2978))
        (PORT d[5] (3552:3552:3552) (3536:3536:3536))
        (PORT d[6] (4581:4581:4581) (4581:4581:4581))
        (PORT d[7] (4305:4305:4305) (4296:4296:4296))
        (PORT d[8] (2881:2881:2881) (3005:3005:3005))
        (PORT d[9] (2997:2997:2997) (2995:2995:2995))
        (PORT d[10] (4630:4630:4630) (4866:4866:4866))
        (PORT d[11] (5044:5044:5044) (5072:5072:5072))
        (PORT d[12] (5073:5073:5073) (5129:5129:5129))
        (PORT clk (2473:2473:2473) (2462:2462:2462))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a60\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2473:2473:2473) (2462:2462:2462))
        (PORT d[0] (2678:2678:2678) (2611:2611:2611))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a60\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2474:2474:2474) (2463:2463:2463))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a60\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2474:2474:2474) (2463:2463:2463))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a60\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2474:2474:2474) (2463:2463:2463))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_RGB\|B\[0\]\~7\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2582:2582:2582) (2460:2460:2460))
        (PORT datab (1927:1927:1927) (2013:2013:2013))
        (PORT datac (2581:2581:2581) (2582:2582:2582))
        (PORT datad (2234:2234:2234) (2228:2228:2228))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a72\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3363:3363:3363) (3489:3489:3489))
        (PORT clk (3396:3396:3396) (3487:3487:3487))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a72\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1863:1863:1863) (1912:1912:1912))
        (PORT d[1] (1976:1976:1976) (2029:2029:2029))
        (PORT d[2] (2049:2049:2049) (2116:2116:2116))
        (PORT d[3] (1895:1895:1895) (1947:1947:1947))
        (PORT d[4] (1933:1933:1933) (1989:1989:1989))
        (PORT d[5] (1745:1745:1745) (1817:1817:1817))
        (PORT d[6] (1978:1978:1978) (2060:2060:2060))
        (PORT d[7] (1896:1896:1896) (1934:1934:1934))
        (PORT d[8] (2641:2641:2641) (2669:2669:2669))
        (PORT d[9] (2623:2623:2623) (2766:2766:2766))
        (PORT d[10] (2208:2208:2208) (2242:2242:2242))
        (PORT d[11] (2152:2152:2152) (2185:2185:2185))
        (PORT d[12] (1931:1931:1931) (1987:1987:1987))
        (PORT clk (3392:3392:3392) (3483:3483:3483))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a72\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2064:2064:2064) (2009:2009:2009))
        (PORT clk (3392:3392:3392) (3483:3483:3483))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a72\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3396:3396:3396) (3487:3487:3487))
        (PORT d[0] (2686:2686:2686) (2640:2640:2640))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a72\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3397:3397:3397) (3488:3488:3488))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a72\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3397:3397:3397) (3488:3488:3488))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a72\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3397:3397:3397) (3488:3488:3488))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a72\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3397:3397:3397) (3488:3488:3488))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a72\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4622:4622:4622) (4589:4589:4589))
        (PORT d[1] (3467:3467:3467) (3639:3639:3639))
        (PORT d[2] (5591:5591:5591) (5686:5686:5686))
        (PORT d[3] (4072:4072:4072) (4087:4087:4087))
        (PORT d[4] (4362:4362:4362) (4269:4269:4269))
        (PORT d[5] (2905:2905:2905) (3002:3002:3002))
        (PORT d[6] (3320:3320:3320) (3416:3416:3416))
        (PORT d[7] (4501:4501:4501) (4385:4385:4385))
        (PORT d[8] (2980:2980:2980) (3155:3155:3155))
        (PORT d[9] (2327:2327:2327) (2483:2483:2483))
        (PORT d[10] (2967:2967:2967) (3082:3082:3082))
        (PORT d[11] (4456:4456:4456) (4353:4353:4353))
        (PORT d[12] (4362:4362:4362) (4361:4361:4361))
        (PORT clk (2497:2497:2497) (2489:2489:2489))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a72\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2497:2497:2497) (2489:2489:2489))
        (PORT d[0] (4830:4830:4830) (4603:4603:4603))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a72\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2498:2498:2498) (2490:2490:2490))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a72\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2498:2498:2498) (2490:2490:2490))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a72\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2498:2498:2498) (2490:2490:2490))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a84\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2990:2990:2990) (3097:3097:3097))
        (PORT clk (3264:3264:3264) (3313:3313:3313))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a84\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3004:3004:3004) (3016:3016:3016))
        (PORT d[1] (2753:2753:2753) (2870:2870:2870))
        (PORT d[2] (2064:2064:2064) (2212:2212:2212))
        (PORT d[3] (2006:2006:2006) (2135:2135:2135))
        (PORT d[4] (2849:2849:2849) (2916:2916:2916))
        (PORT d[5] (2232:2232:2232) (2361:2361:2361))
        (PORT d[6] (2756:2756:2756) (2923:2923:2923))
        (PORT d[7] (2283:2283:2283) (2283:2283:2283))
        (PORT d[8] (2517:2517:2517) (2631:2631:2631))
        (PORT d[9] (3321:3321:3321) (3455:3455:3455))
        (PORT d[10] (2164:2164:2164) (2330:2330:2330))
        (PORT d[11] (3114:3114:3114) (3320:3320:3320))
        (PORT d[12] (2651:2651:2651) (2780:2780:2780))
        (PORT clk (3260:3260:3260) (3309:3309:3309))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a84\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2482:2482:2482) (2459:2459:2459))
        (PORT clk (3260:3260:3260) (3309:3309:3309))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a84\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3264:3264:3264) (3313:3313:3313))
        (PORT d[0] (3104:3104:3104) (3090:3090:3090))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a84\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3265:3265:3265) (3314:3314:3314))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a84\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3265:3265:3265) (3314:3314:3314))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a84\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3265:3265:3265) (3314:3314:3314))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a84\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3265:3265:3265) (3314:3314:3314))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a84\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1644:1644:1644) (1622:1622:1622))
        (PORT d[1] (3064:3064:3064) (3029:3029:3029))
        (PORT d[2] (2313:2313:2313) (2279:2279:2279))
        (PORT d[3] (2532:2532:2532) (2479:2479:2479))
        (PORT d[4] (4719:4719:4719) (4806:4806:4806))
        (PORT d[5] (2049:2049:2049) (2047:2047:2047))
        (PORT d[6] (4130:4130:4130) (4243:4243:4243))
        (PORT d[7] (2320:2320:2320) (2280:2280:2280))
        (PORT d[8] (4507:4507:4507) (4567:4567:4567))
        (PORT d[9] (1742:1742:1742) (1758:1758:1758))
        (PORT d[10] (4929:4929:4929) (5094:5094:5094))
        (PORT d[11] (2580:2580:2580) (2540:2540:2540))
        (PORT d[12] (5119:5119:5119) (5116:5116:5116))
        (PORT clk (2507:2507:2507) (2501:2501:2501))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a84\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2507:2507:2507) (2501:2501:2501))
        (PORT d[0] (1431:1431:1431) (1326:1326:1326))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a84\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2508:2508:2508) (2502:2502:2502))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a84\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2508:2508:2508) (2502:2502:2502))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a84\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2508:2508:2508) (2502:2502:2502))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_RGB\|B\[0\]\~8\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (236:236:236) (276:276:276))
        (PORT datab (2282:2282:2282) (2271:2271:2271))
        (PORT datac (3261:3261:3261) (3349:3349:3349))
        (PORT datad (731:731:731) (722:722:722))
        (IOPATH dataa combout (417:417:417) (428:428:428))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a72\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2965:2965:2965) (3096:3096:3096))
        (PORT clk (3714:3714:3714) (3809:3809:3809))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a72\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3295:3295:3295) (3305:3305:3305))
        (PORT d[1] (2396:2396:2396) (2564:2564:2564))
        (PORT d[2] (2694:2694:2694) (2851:2851:2851))
        (PORT d[3] (2413:2413:2413) (2583:2583:2583))
        (PORT d[4] (3190:3190:3190) (3358:3358:3358))
        (PORT d[5] (3780:3780:3780) (3891:3891:3891))
        (PORT d[6] (2418:2418:2418) (2548:2548:2548))
        (PORT d[7] (2731:2731:2731) (2741:2741:2741))
        (PORT d[8] (3703:3703:3703) (3875:3875:3875))
        (PORT d[9] (2980:2980:2980) (3114:3114:3114))
        (PORT d[10] (2908:2908:2908) (3104:3104:3104))
        (PORT d[11] (3127:3127:3127) (3312:3312:3312))
        (PORT d[12] (2345:2345:2345) (2476:2476:2476))
        (PORT clk (3710:3710:3710) (3805:3805:3805))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a72\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2829:2829:2829) (2842:2842:2842))
        (PORT clk (3710:3710:3710) (3805:3805:3805))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a72\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3714:3714:3714) (3809:3809:3809))
        (PORT d[0] (3454:3454:3454) (3470:3470:3470))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a72\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3715:3715:3715) (3810:3810:3810))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a72\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3715:3715:3715) (3810:3810:3810))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a72\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3715:3715:3715) (3810:3810:3810))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a72\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3715:3715:3715) (3810:3810:3810))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a72\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3933:3933:3933) (3859:3859:3859))
        (PORT d[1] (3011:3011:3011) (3141:3141:3141))
        (PORT d[2] (3962:3962:3962) (3889:3889:3889))
        (PORT d[3] (2993:2993:2993) (2970:2970:2970))
        (PORT d[4] (3857:3857:3857) (3791:3791:3791))
        (PORT d[5] (2533:2533:2533) (2581:2581:2581))
        (PORT d[6] (3037:3037:3037) (3145:3145:3145))
        (PORT d[7] (4012:4012:4012) (3948:3948:3948))
        (PORT d[8] (2891:2891:2891) (2970:2970:2970))
        (PORT d[9] (2615:2615:2615) (2760:2760:2760))
        (PORT d[10] (3372:3372:3372) (3524:3524:3524))
        (PORT d[11] (3959:3959:3959) (3902:3902:3902))
        (PORT d[12] (3944:3944:3944) (3901:3901:3901))
        (PORT clk (2516:2516:2516) (2512:2512:2512))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a72\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2516:2516:2516) (2512:2512:2512))
        (PORT d[0] (3442:3442:3442) (3309:3309:3309))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a72\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2517:2517:2517) (2513:2513:2513))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a72\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2517:2517:2517) (2513:2513:2513))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a72\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2517:2517:2517) (2513:2513:2513))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a48\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2969:2969:2969) (3075:3075:3075))
        (PORT clk (3293:3293:3293) (3352:3352:3352))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a48\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2659:2659:2659) (2674:2674:2674))
        (PORT d[1] (2251:2251:2251) (2355:2355:2355))
        (PORT d[2] (3808:3808:3808) (4001:4001:4001))
        (PORT d[3] (2059:2059:2059) (2194:2194:2194))
        (PORT d[4] (2734:2734:2734) (2878:2878:2878))
        (PORT d[5] (2254:2254:2254) (2388:2388:2388))
        (PORT d[6] (3091:3091:3091) (3253:3253:3253))
        (PORT d[7] (1951:1951:1951) (1959:1959:1959))
        (PORT d[8] (2604:2604:2604) (2716:2716:2716))
        (PORT d[9] (2477:2477:2477) (2573:2573:2573))
        (PORT d[10] (2530:2530:2530) (2723:2723:2723))
        (PORT d[11] (2777:2777:2777) (2937:2937:2937))
        (PORT d[12] (2015:2015:2015) (2120:2120:2120))
        (PORT clk (3289:3289:3289) (3348:3348:3348))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a48\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2125:2125:2125) (2069:2069:2069))
        (PORT clk (3289:3289:3289) (3348:3348:3348))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a48\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3293:3293:3293) (3352:3352:3352))
        (PORT d[0] (2747:2747:2747) (2700:2700:2700))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a48\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3294:3294:3294) (3353:3353:3353))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a48\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3294:3294:3294) (3353:3353:3353))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a48\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3294:3294:3294) (3353:3353:3353))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a48\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3294:3294:3294) (3353:3353:3353))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a48\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5001:5001:5001) (4922:4922:4922))
        (PORT d[1] (2124:2124:2124) (2112:2112:2112))
        (PORT d[2] (5072:5072:5072) (4998:4998:4998))
        (PORT d[3] (1977:1977:1977) (1958:1958:1958))
        (PORT d[4] (4965:4965:4965) (4922:4922:4922))
        (PORT d[5] (3494:3494:3494) (3535:3535:3535))
        (PORT d[6] (3801:3801:3801) (3924:3924:3924))
        (PORT d[7] (2371:2371:2371) (2333:2333:2333))
        (PORT d[8] (3852:3852:3852) (3922:3922:3922))
        (PORT d[9] (2089:2089:2089) (2099:2099:2099))
        (PORT d[10] (4504:4504:4504) (4667:4667:4667))
        (PORT d[11] (5463:5463:5463) (5408:5408:5408))
        (PORT d[12] (5067:5067:5067) (5027:5027:5027))
        (PORT clk (2522:2522:2522) (2514:2514:2514))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a48\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2522:2522:2522) (2514:2514:2514))
        (PORT d[0] (1978:1978:1978) (1946:1946:1946))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a48\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2523:2523:2523) (2515:2515:2515))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a48\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2523:2523:2523) (2515:2515:2515))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a48\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2523:2523:2523) (2515:2515:2515))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a60\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3402:3402:3402) (3580:3580:3580))
        (PORT clk (3766:3766:3766) (3875:3875:3875))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a60\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3354:3354:3354) (3368:3368:3368))
        (PORT d[1] (2771:2771:2771) (2934:2934:2934))
        (PORT d[2] (2912:2912:2912) (3043:3043:3043))
        (PORT d[3] (2473:2473:2473) (2646:2646:2646))
        (PORT d[4] (3137:3137:3137) (3302:3302:3302))
        (PORT d[5] (3776:3776:3776) (3883:3883:3883))
        (PORT d[6] (2098:2098:2098) (2237:2237:2237))
        (PORT d[7] (2732:2732:2732) (2742:2742:2742))
        (PORT d[8] (3472:3472:3472) (3587:3587:3587))
        (PORT d[9] (2992:2992:2992) (3127:3127:3127))
        (PORT d[10] (2978:2978:2978) (3178:3178:3178))
        (PORT d[11] (3749:3749:3749) (4010:4010:4010))
        (PORT d[12] (2348:2348:2348) (2481:2481:2481))
        (PORT clk (3762:3762:3762) (3871:3871:3871))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a60\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2221:2221:2221) (2222:2222:2222))
        (PORT clk (3762:3762:3762) (3871:3871:3871))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a60\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3766:3766:3766) (3875:3875:3875))
        (PORT d[0] (2843:2843:2843) (2853:2853:2853))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a60\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3767:3767:3767) (3876:3876:3876))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a60\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3767:3767:3767) (3876:3876:3876))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a60\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3767:3767:3767) (3876:3876:3876))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a60\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3767:3767:3767) (3876:3876:3876))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a60\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3603:3603:3603) (3519:3519:3519))
        (PORT d[1] (3019:3019:3019) (3150:3150:3150))
        (PORT d[2] (3291:3291:3291) (3246:3246:3246))
        (PORT d[3] (3369:3369:3369) (3339:3339:3339))
        (PORT d[4] (3556:3556:3556) (3500:3500:3500))
        (PORT d[5] (2502:2502:2502) (2549:2549:2549))
        (PORT d[6] (3017:3017:3017) (3123:3123:3123))
        (PORT d[7] (3679:3679:3679) (3608:3608:3608))
        (PORT d[8] (2881:2881:2881) (2955:2955:2955))
        (PORT d[9] (2606:2606:2606) (2750:2750:2750))
        (PORT d[10] (3442:3442:3442) (3597:3597:3597))
        (PORT d[11] (3371:3371:3371) (3348:3348:3348))
        (PORT d[12] (3599:3599:3599) (3560:3560:3560))
        (PORT clk (2514:2514:2514) (2506:2506:2506))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a60\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2514:2514:2514) (2506:2506:2506))
        (PORT d[0] (3084:3084:3084) (2947:2947:2947))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a60\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2515:2515:2515) (2507:2507:2507))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a60\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2515:2515:2515) (2507:2507:2507))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a60\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2515:2515:2515) (2507:2507:2507))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_RGB\|B\[0\]\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2206:2206:2206) (2294:2294:2294))
        (PORT datab (1973:1973:1973) (1978:1978:1978))
        (PORT datac (1299:1299:1299) (1290:1290:1290))
        (PORT datad (2338:2338:2338) (2307:2307:2307))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a84\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3779:3779:3779) (3990:3990:3990))
        (PORT clk (2956:2956:2956) (2997:2997:2997))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a84\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2726:2726:2726) (2862:2862:2862))
        (PORT d[1] (2437:2437:2437) (2610:2610:2610))
        (PORT d[2] (2492:2492:2492) (2668:2668:2668))
        (PORT d[3] (2756:2756:2756) (2926:2926:2926))
        (PORT d[4] (3380:3380:3380) (3503:3503:3503))
        (PORT d[5] (3109:3109:3109) (3316:3316:3316))
        (PORT d[6] (2508:2508:2508) (2690:2690:2690))
        (PORT d[7] (3196:3196:3196) (3277:3277:3277))
        (PORT d[8] (2928:2928:2928) (3070:3070:3070))
        (PORT d[9] (2955:2955:2955) (3123:3123:3123))
        (PORT d[10] (2561:2561:2561) (2751:2751:2751))
        (PORT d[11] (2698:2698:2698) (2877:2877:2877))
        (PORT d[12] (3247:3247:3247) (3387:3387:3387))
        (PORT clk (2952:2952:2952) (2993:2993:2993))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a84\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2716:2716:2716) (2707:2707:2707))
        (PORT clk (2952:2952:2952) (2993:2993:2993))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a84\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2956:2956:2956) (2997:2997:2997))
        (PORT d[0] (3338:3338:3338) (3338:3338:3338))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a84\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2957:2957:2957) (2998:2998:2998))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a84\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2957:2957:2957) (2998:2998:2998))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a84\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2957:2957:2957) (2998:2998:2998))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a84\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2957:2957:2957) (2998:2998:2998))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a84\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3594:3594:3594) (3653:3653:3653))
        (PORT d[1] (4835:4835:4835) (4723:4723:4723))
        (PORT d[2] (8309:8309:8309) (8562:8562:8562))
        (PORT d[3] (4220:4220:4220) (4264:4264:4264))
        (PORT d[4] (3859:3859:3859) (3937:3937:3937))
        (PORT d[5] (3528:3528:3528) (3526:3526:3526))
        (PORT d[6] (4164:4164:4164) (4073:4073:4073))
        (PORT d[7] (3296:3296:3296) (3246:3246:3246))
        (PORT d[8] (2253:2253:2253) (2350:2350:2350))
        (PORT d[9] (2801:2801:2801) (2823:2823:2823))
        (PORT d[10] (3891:3891:3891) (4098:4098:4098))
        (PORT d[11] (4007:4007:4007) (3964:3964:3964))
        (PORT d[12] (3948:3948:3948) (3910:3910:3910))
        (PORT clk (2519:2519:2519) (2511:2511:2511))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a84\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2519:2519:2519) (2511:2511:2511))
        (PORT d[0] (2921:2921:2921) (2766:2766:2766))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a84\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2520:2520:2520) (2512:2512:2512))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a84\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2520:2520:2520) (2512:2512:2512))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a84\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2520:2520:2520) (2512:2512:2512))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_RGB\|B\[0\]\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1840:1840:1840) (1874:1874:1874))
        (PORT datab (236:236:236) (271:271:271))
        (PORT datac (1941:1941:1941) (1944:1944:1944))
        (PORT datad (2006:2006:2006) (1976:1976:1976))
        (IOPATH dataa combout (400:400:400) (368:368:368))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a12\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3259:3259:3259) (3352:3352:3352))
        (PORT clk (2974:2974:2974) (3007:3007:3007))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a12\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2373:2373:2373) (2524:2524:2524))
        (PORT d[1] (2678:2678:2678) (2804:2804:2804))
        (PORT d[2] (3449:3449:3449) (3676:3676:3676))
        (PORT d[3] (2732:2732:2732) (2901:2901:2901))
        (PORT d[4] (3312:3312:3312) (3428:3428:3428))
        (PORT d[5] (2614:2614:2614) (2748:2748:2748))
        (PORT d[6] (2113:2113:2113) (2266:2266:2266))
        (PORT d[7] (2916:2916:2916) (3004:3004:3004))
        (PORT d[8] (2922:2922:2922) (3052:3052:3052))
        (PORT d[9] (2653:2653:2653) (2807:2807:2807))
        (PORT d[10] (2527:2527:2527) (2713:2713:2713))
        (PORT d[11] (3420:3420:3420) (3583:3583:3583))
        (PORT d[12] (2615:2615:2615) (2736:2736:2736))
        (PORT clk (2970:2970:2970) (3003:3003:3003))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a12\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2423:2423:2423) (2397:2397:2397))
        (PORT clk (2970:2970:2970) (3003:3003:3003))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a12\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2974:2974:2974) (3007:3007:3007))
        (PORT d[0] (3045:3045:3045) (3028:3028:3028))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a12\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2975:2975:2975) (3008:3008:3008))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a12\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2975:2975:2975) (3008:3008:3008))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a12\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2975:2975:2975) (3008:3008:3008))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a12\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2975:2975:2975) (3008:3008:3008))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a12\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4384:4384:4384) (4447:4447:4447))
        (PORT d[1] (5182:5182:5182) (5085:5085:5085))
        (PORT d[2] (2730:2730:2730) (2705:2705:2705))
        (PORT d[3] (4511:4511:4511) (4542:4542:4542))
        (PORT d[4] (3614:3614:3614) (3707:3707:3707))
        (PORT d[5] (2808:2808:2808) (2803:2803:2803))
        (PORT d[6] (3432:3432:3432) (3612:3612:3612))
        (PORT d[7] (2692:2692:2692) (2654:2654:2654))
        (PORT d[8] (3022:3022:3022) (3107:3107:3107))
        (PORT d[9] (3463:3463:3463) (3469:3469:3469))
        (PORT d[10] (4217:4217:4217) (4416:4416:4416))
        (PORT d[11] (3939:3939:3939) (3931:3931:3931))
        (PORT d[12] (4262:4262:4262) (4216:4216:4216))
        (PORT clk (2490:2490:2490) (2481:2481:2481))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a12\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2490:2490:2490) (2481:2481:2481))
        (PORT d[0] (1819:1819:1819) (1704:1704:1704))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a12\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2491:2491:2491) (2482:2482:2482))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a12\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2491:2491:2491) (2482:2482:2482))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a12\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2491:2491:2491) (2482:2482:2482))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a24\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2912:2912:2912) (3015:3015:3015))
        (PORT clk (3226:3226:3226) (3284:3284:3284))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a24\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3006:3006:3006) (3018:3018:3018))
        (PORT d[1] (2752:2752:2752) (2869:2869:2869))
        (PORT d[2] (2034:2034:2034) (2176:2176:2176))
        (PORT d[3] (2281:2281:2281) (2393:2393:2393))
        (PORT d[4] (2491:2491:2491) (2548:2548:2548))
        (PORT d[5] (2219:2219:2219) (2349:2349:2349))
        (PORT d[6] (3050:3050:3050) (3209:3209:3209))
        (PORT d[7] (2309:2309:2309) (2306:2306:2306))
        (PORT d[8] (2552:2552:2552) (2657:2657:2657))
        (PORT d[9] (3334:3334:3334) (3471:3471:3471))
        (PORT d[10] (2510:2510:2510) (2669:2669:2669))
        (PORT d[11] (3120:3120:3120) (3329:3329:3329))
        (PORT d[12] (2319:2319:2319) (2414:2414:2414))
        (PORT clk (3222:3222:3222) (3280:3280:3280))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a24\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2178:2178:2178) (2171:2171:2171))
        (PORT clk (3222:3222:3222) (3280:3280:3280))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a24\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3226:3226:3226) (3284:3284:3284))
        (PORT d[0] (2800:2800:2800) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a24\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3227:3227:3227) (3285:3285:3285))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a24\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3227:3227:3227) (3285:3285:3285))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a24\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3227:3227:3227) (3285:3285:3285))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a24\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3227:3227:3227) (3285:3285:3285))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a24\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1653:1653:1653) (1635:1635:1635))
        (PORT d[1] (1800:1800:1800) (1787:1787:1787))
        (PORT d[2] (2367:2367:2367) (2338:2338:2338))
        (PORT d[3] (1991:1991:1991) (1953:1953:1953))
        (PORT d[4] (4682:4682:4682) (4781:4781:4781))
        (PORT d[5] (3508:3508:3508) (3551:3551:3551))
        (PORT d[6] (4172:4172:4172) (4286:4286:4286))
        (PORT d[7] (2021:2021:2021) (1991:1991:1991))
        (PORT d[8] (4220:4220:4220) (4289:4289:4289))
        (PORT d[9] (1743:1743:1743) (1759:1759:1759))
        (PORT d[10] (4563:4563:4563) (4731:4731:4731))
        (PORT d[11] (2567:2567:2567) (2525:2525:2525))
        (PORT d[12] (5410:5410:5410) (5365:5365:5365))
        (PORT clk (2510:2510:2510) (2505:2505:2505))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a24\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2510:2510:2510) (2505:2505:2505))
        (PORT d[0] (1776:1776:1776) (1796:1796:1796))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a24\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2511:2511:2511) (2506:2506:2506))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a24\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2511:2511:2511) (2506:2506:2506))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a24\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2511:2511:2511) (2506:2506:2506))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a0\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2924:2924:2924) (3016:3016:3016))
        (PORT clk (3237:3237:3237) (3275:3275:3275))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a0\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2998:2998:2998) (3009:3009:3009))
        (PORT d[1] (2436:2436:2436) (2561:2561:2561))
        (PORT d[2] (3109:3109:3109) (3312:3312:3312))
        (PORT d[3] (2033:2033:2033) (2170:2170:2170))
        (PORT d[4] (2907:2907:2907) (2964:2964:2964))
        (PORT d[5] (2304:2304:2304) (2439:2439:2439))
        (PORT d[6] (3045:3045:3045) (3169:3169:3169))
        (PORT d[7] (2663:2663:2663) (2657:2657:2657))
        (PORT d[8] (2947:2947:2947) (3090:3090:3090))
        (PORT d[9] (2868:2868:2868) (2977:2977:2977))
        (PORT d[10] (2220:2220:2220) (2386:2386:2386))
        (PORT d[11] (3051:3051:3051) (3264:3264:3264))
        (PORT d[12] (2665:2665:2665) (2795:2795:2795))
        (PORT clk (3233:3233:3233) (3271:3271:3271))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a0\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2624:2624:2624) (2638:2638:2638))
        (PORT clk (3233:3233:3233) (3271:3271:3271))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a0\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3237:3237:3237) (3275:3275:3275))
        (PORT d[0] (3220:3220:3220) (3243:3243:3243))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a0\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3238:3238:3238) (3276:3276:3276))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a0\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3238:3238:3238) (3276:3276:3276))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a0\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3238:3238:3238) (3276:3276:3276))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a0\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3238:3238:3238) (3276:3276:3276))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a0\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1579:1579:1579) (1551:1551:1551))
        (PORT d[1] (2727:2727:2727) (2699:2699:2699))
        (PORT d[2] (2028:2028:2028) (2004:2004:2004))
        (PORT d[3] (5222:5222:5222) (5246:5246:5246))
        (PORT d[4] (4322:4322:4322) (4422:4422:4422))
        (PORT d[5] (2133:2133:2133) (2135:2135:2135))
        (PORT d[6] (5569:5569:5569) (5460:5460:5460))
        (PORT d[7] (2340:2340:2340) (2302:2302:2302))
        (PORT d[8] (1861:1861:1861) (1929:1929:1929))
        (PORT d[9] (1359:1359:1359) (1374:1374:1374))
        (PORT d[10] (1408:1408:1408) (1402:1402:1402))
        (PORT d[11] (4009:4009:4009) (4003:4003:4003))
        (PORT d[12] (5358:5358:5358) (5304:5304:5304))
        (PORT clk (2490:2490:2490) (2481:2481:2481))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a0\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2490:2490:2490) (2481:2481:2481))
        (PORT d[0] (1106:1106:1106) (1016:1016:1016))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a0\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2491:2491:2491) (2482:2482:2482))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a0\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2491:2491:2491) (2482:2482:2482))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a0\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2491:2491:2491) (2482:2482:2482))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_RGB\|B\[0\]\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (753:753:753) (753:753:753))
        (PORT datab (2281:2281:2281) (2270:2270:2270))
        (PORT datac (1886:1886:1886) (1982:1982:1982))
        (PORT datad (707:707:707) (699:699:699))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a36\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2434:2434:2434) (2477:2477:2477))
        (PORT clk (2662:2662:2662) (2717:2717:2717))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a36\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2302:2302:2302) (2396:2396:2396))
        (PORT d[1] (2267:2267:2267) (2344:2344:2344))
        (PORT d[2] (2392:2392:2392) (2551:2551:2551))
        (PORT d[3] (1546:1546:1546) (1632:1632:1632))
        (PORT d[4] (2164:2164:2164) (2233:2233:2233))
        (PORT d[5] (2388:2388:2388) (2438:2438:2438))
        (PORT d[6] (2692:2692:2692) (2728:2728:2728))
        (PORT d[7] (2201:2201:2201) (2262:2262:2262))
        (PORT d[8] (2537:2537:2537) (2637:2637:2637))
        (PORT d[9] (3439:3439:3439) (3633:3633:3633))
        (PORT d[10] (2394:2394:2394) (2520:2520:2520))
        (PORT d[11] (1792:1792:1792) (1872:1872:1872))
        (PORT d[12] (1986:1986:1986) (2050:2050:2050))
        (PORT clk (2658:2658:2658) (2713:2713:2713))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a36\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1849:1849:1849) (1825:1825:1825))
        (PORT clk (2658:2658:2658) (2713:2713:2713))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a36\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2662:2662:2662) (2717:2717:2717))
        (PORT d[0] (2471:2471:2471) (2456:2456:2456))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a36\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2663:2663:2663) (2718:2718:2718))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a36\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2663:2663:2663) (2718:2718:2718))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a36\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2663:2663:2663) (2718:2718:2718))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a36\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2663:2663:2663) (2718:2718:2718))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a36\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4389:4389:4389) (4442:4442:4442))
        (PORT d[1] (5059:5059:5059) (5350:5350:5350))
        (PORT d[2] (7567:7567:7567) (7789:7789:7789))
        (PORT d[3] (4925:4925:4925) (4971:4971:4971))
        (PORT d[4] (2851:2851:2851) (2920:2920:2920))
        (PORT d[5] (6296:6296:6296) (6303:6303:6303))
        (PORT d[6] (6265:6265:6265) (6257:6257:6257))
        (PORT d[7] (6133:6133:6133) (6190:6190:6190))
        (PORT d[8] (5609:5609:5609) (5913:5913:5913))
        (PORT d[9] (2911:2911:2911) (3008:3008:3008))
        (PORT d[10] (3928:3928:3928) (3992:3992:3992))
        (PORT d[11] (6282:6282:6282) (6292:6292:6292))
        (PORT d[12] (5854:5854:5854) (5752:5752:5752))
        (PORT clk (2453:2453:2453) (2443:2443:2443))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a36\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2453:2453:2453) (2443:2443:2443))
        (PORT d[0] (2343:2343:2343) (2337:2337:2337))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a36\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2454:2454:2454) (2444:2444:2444))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a36\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2454:2454:2454) (2444:2444:2444))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a36\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2454:2454:2454) (2444:2444:2444))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_RGB\|B\[0\]\~5\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1450:1450:1450) (1433:1433:1433))
        (PORT datab (1930:1930:1930) (2017:2017:2017))
        (PORT datac (200:200:200) (231:231:231))
        (PORT datad (2117:2117:2117) (2136:2136:2136))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_RGB\|B\[0\]\~6\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (759:759:759) (749:749:749))
        (PORT datab (1849:1849:1849) (1835:1835:1835))
        (PORT datac (2007:2007:2007) (1978:1978:1978))
        (PORT datad (203:203:203) (227:227:227))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a12\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3042:3042:3042) (3179:3179:3179))
        (PORT clk (3373:3373:3373) (3449:3449:3449))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a12\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2242:2242:2242) (2286:2286:2286))
        (PORT d[1] (1619:1619:1619) (1674:1674:1674))
        (PORT d[2] (1654:1654:1654) (1723:1723:1723))
        (PORT d[3] (1554:1554:1554) (1611:1611:1611))
        (PORT d[4] (1583:1583:1583) (1644:1644:1644))
        (PORT d[5] (1314:1314:1314) (1389:1389:1389))
        (PORT d[6] (1836:1836:1836) (1867:1867:1867))
        (PORT d[7] (1571:1571:1571) (1614:1614:1614))
        (PORT d[8] (1733:1733:1733) (1758:1758:1758))
        (PORT d[9] (1912:1912:1912) (1963:1963:1963))
        (PORT d[10] (1655:1655:1655) (1705:1705:1705))
        (PORT d[11] (1831:1831:1831) (1873:1873:1873))
        (PORT d[12] (1623:1623:1623) (1685:1685:1685))
        (PORT clk (3369:3369:3369) (3445:3445:3445))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a12\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1756:1756:1756) (1690:1690:1690))
        (PORT clk (3369:3369:3369) (3445:3445:3445))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a12\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3373:3373:3373) (3449:3449:3449))
        (PORT d[0] (2379:2379:2379) (2317:2317:2317))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a12\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3374:3374:3374) (3450:3450:3450))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a12\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3374:3374:3374) (3450:3450:3450))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a12\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3374:3374:3374) (3450:3450:3450))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a12\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3374:3374:3374) (3450:3450:3450))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a12\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4940:4940:4940) (4888:4888:4888))
        (PORT d[1] (3476:3476:3476) (3653:3653:3653))
        (PORT d[2] (5271:5271:5271) (5348:5348:5348))
        (PORT d[3] (4435:4435:4435) (4447:4447:4447))
        (PORT d[4] (4992:4992:4992) (4887:4887:4887))
        (PORT d[5] (2529:2529:2529) (2626:2626:2626))
        (PORT d[6] (3362:3362:3362) (3461:3461:3461))
        (PORT d[7] (5510:5510:5510) (5565:5565:5565))
        (PORT d[8] (3733:3733:3733) (3901:3901:3901))
        (PORT d[9] (2683:2683:2683) (2838:2838:2838))
        (PORT d[10] (3623:3623:3623) (3728:3728:3728))
        (PORT d[11] (5419:5419:5419) (5288:5288:5288))
        (PORT d[12] (4739:4739:4739) (4730:4730:4730))
        (PORT clk (2503:2503:2503) (2499:2499:2499))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a12\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2503:2503:2503) (2499:2499:2499))
        (PORT d[0] (3200:3200:3200) (3179:3179:3179))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a12\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2504:2504:2504) (2500:2500:2500))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a12\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2504:2504:2504) (2500:2500:2500))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a12\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2504:2504:2504) (2500:2500:2500))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a36\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3444:3444:3444) (3625:3625:3625))
        (PORT clk (2979:2979:2979) (3036:3036:3036))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a36\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3233:3233:3233) (3473:3473:3473))
        (PORT d[1] (2854:2854:2854) (3069:3069:3069))
        (PORT d[2] (3499:3499:3499) (3711:3711:3711))
        (PORT d[3] (3016:3016:3016) (3184:3184:3184))
        (PORT d[4] (3440:3440:3440) (3615:3615:3615))
        (PORT d[5] (3556:3556:3556) (3799:3799:3799))
        (PORT d[6] (3183:3183:3183) (3389:3389:3389))
        (PORT d[7] (3447:3447:3447) (3592:3592:3592))
        (PORT d[8] (3354:3354:3354) (3529:3529:3529))
        (PORT d[9] (3130:3130:3130) (3313:3313:3313))
        (PORT d[10] (2471:2471:2471) (2662:2662:2662))
        (PORT d[11] (3136:3136:3136) (3353:3353:3353))
        (PORT d[12] (2663:2663:2663) (2828:2828:2828))
        (PORT clk (2975:2975:2975) (3032:3032:3032))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a36\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2979:2979:2979) (3041:3041:3041))
        (PORT clk (2975:2975:2975) (3032:3032:3032))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a36\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2979:2979:2979) (3036:3036:3036))
        (PORT d[0] (3582:3582:3582) (3664:3664:3664))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a36\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2980:2980:2980) (3037:3037:3037))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a36\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2980:2980:2980) (3037:3037:3037))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a36\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2980:2980:2980) (3037:3037:3037))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a36\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2980:2980:2980) (3037:3037:3037))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a36\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3450:3450:3450) (3429:3429:3429))
        (PORT d[1] (3971:3971:3971) (3930:3930:3930))
        (PORT d[2] (2960:2960:2960) (2977:2977:2977))
        (PORT d[3] (3990:3990:3990) (3935:3935:3935))
        (PORT d[4] (3800:3800:3800) (3844:3844:3844))
        (PORT d[5] (2846:2846:2846) (2862:2862:2862))
        (PORT d[6] (4599:4599:4599) (4614:4614:4614))
        (PORT d[7] (3164:3164:3164) (3170:3170:3170))
        (PORT d[8] (2607:2607:2607) (2745:2745:2745))
        (PORT d[9] (3150:3150:3150) (3213:3213:3213))
        (PORT d[10] (2797:2797:2797) (2802:2802:2802))
        (PORT d[11] (4439:4439:4439) (4483:4483:4483))
        (PORT d[12] (3251:3251:3251) (3241:3241:3241))
        (PORT clk (2505:2505:2505) (2492:2492:2492))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a36\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2505:2505:2505) (2492:2492:2492))
        (PORT d[0] (2333:2333:2333) (2316:2316:2316))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a36\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2506:2506:2506) (2493:2493:2493))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a36\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2506:2506:2506) (2493:2493:2493))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a36\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2506:2506:2506) (2493:2493:2493))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a24\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3087:3087:3087) (3237:3237:3237))
        (PORT clk (3121:3121:3121) (3210:3210:3210))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a24\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2914:2914:2914) (3137:3137:3137))
        (PORT d[1] (2531:2531:2531) (2723:2723:2723))
        (PORT d[2] (3809:3809:3809) (4034:4034:4034))
        (PORT d[3] (2805:2805:2805) (3015:3015:3015))
        (PORT d[4] (3776:3776:3776) (3921:3921:3921))
        (PORT d[5] (2349:2349:2349) (2490:2490:2490))
        (PORT d[6] (2770:2770:2770) (2942:2942:2942))
        (PORT d[7] (2717:2717:2717) (2840:2840:2840))
        (PORT d[8] (3247:3247:3247) (3369:3369:3369))
        (PORT d[9] (2731:2731:2731) (2882:2882:2882))
        (PORT d[10] (3159:3159:3159) (3340:3340:3340))
        (PORT d[11] (2732:2732:2732) (2898:2898:2898))
        (PORT d[12] (2942:2942:2942) (3056:3056:3056))
        (PORT clk (3117:3117:3117) (3206:3206:3206))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a24\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2255:2255:2255) (2264:2264:2264))
        (PORT clk (3117:3117:3117) (3206:3206:3206))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a24\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3121:3121:3121) (3210:3210:3210))
        (PORT d[0] (2877:2877:2877) (2895:2895:2895))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a24\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3122:3122:3122) (3211:3211:3211))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a24\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3122:3122:3122) (3211:3211:3211))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a24\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3122:3122:3122) (3211:3211:3211))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a24\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3122:3122:3122) (3211:3211:3211))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a24\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3857:3857:3857) (3830:3830:3830))
        (PORT d[1] (3239:3239:3239) (3273:3273:3273))
        (PORT d[2] (1862:1862:1862) (1882:1882:1882))
        (PORT d[3] (1532:1532:1532) (1571:1571:1571))
        (PORT d[4] (1581:1581:1581) (1626:1626:1626))
        (PORT d[5] (1860:1860:1860) (1884:1884:1884))
        (PORT d[6] (1884:1884:1884) (1914:1914:1914))
        (PORT d[7] (1791:1791:1791) (1804:1804:1804))
        (PORT d[8] (3418:3418:3418) (3557:3557:3557))
        (PORT d[9] (1520:1520:1520) (1566:1566:1566))
        (PORT d[10] (2098:2098:2098) (2107:2107:2107))
        (PORT d[11] (5160:5160:5160) (5190:5190:5190))
        (PORT d[12] (1677:1677:1677) (1683:1683:1683))
        (PORT clk (2457:2457:2457) (2440:2440:2440))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a24\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2457:2457:2457) (2440:2440:2440))
        (PORT d[0] (1281:1281:1281) (1232:1232:1232))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a24\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2458:2458:2458) (2441:2441:2441))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a24\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2458:2458:2458) (2441:2441:2441))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a24\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2458:2458:2458) (2441:2441:2441))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a0\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3736:3736:3736) (3913:3913:3913))
        (PORT clk (3521:3521:3521) (3641:3641:3641))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a0\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2913:2913:2913) (3136:3136:3136))
        (PORT d[1] (3008:3008:3008) (3236:3236:3236))
        (PORT d[2] (3622:3622:3622) (3893:3893:3893))
        (PORT d[3] (2835:2835:2835) (3041:3041:3041))
        (PORT d[4] (3424:3424:3424) (3585:3585:3585))
        (PORT d[5] (3352:3352:3352) (3516:3516:3516))
        (PORT d[6] (2941:2941:2941) (3158:3158:3158))
        (PORT d[7] (3084:3084:3084) (3244:3244:3244))
        (PORT d[8] (3622:3622:3622) (3787:3787:3787))
        (PORT d[9] (3441:3441:3441) (3628:3628:3628))
        (PORT d[10] (3341:3341:3341) (3615:3615:3615))
        (PORT d[11] (3256:3256:3256) (3496:3496:3496))
        (PORT d[12] (3756:3756:3756) (3947:3947:3947))
        (PORT clk (3517:3517:3517) (3637:3637:3637))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a0\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3005:3005:3005) (3043:3043:3043))
        (PORT clk (3517:3517:3517) (3637:3637:3637))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a0\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3521:3521:3521) (3641:3641:3641))
        (PORT d[0] (3627:3627:3627) (3674:3674:3674))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a0\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3522:3522:3522) (3642:3642:3642))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a0\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3522:3522:3522) (3642:3642:3642))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a0\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3522:3522:3522) (3642:3642:3642))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a0\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3522:3522:3522) (3642:3642:3642))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a0\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4474:4474:4474) (4488:4488:4488))
        (PORT d[1] (3577:3577:3577) (3646:3646:3646))
        (PORT d[2] (8033:8033:8033) (8337:8337:8337))
        (PORT d[3] (4866:4866:4866) (4896:4896:4896))
        (PORT d[4] (2933:2933:2933) (3011:3011:3011))
        (PORT d[5] (3530:3530:3530) (3510:3510:3510))
        (PORT d[6] (4657:4657:4657) (4673:4673:4673))
        (PORT d[7] (4252:4252:4252) (4243:4243:4243))
        (PORT d[8] (2925:2925:2925) (3056:3056:3056))
        (PORT d[9] (2652:2652:2652) (2656:2656:2656))
        (PORT d[10] (4647:4647:4647) (4883:4883:4883))
        (PORT d[11] (5071:5071:5071) (5110:5110:5110))
        (PORT d[12] (5112:5112:5112) (5173:5173:5173))
        (PORT clk (2465:2465:2465) (2450:2450:2450))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a0\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2465:2465:2465) (2450:2450:2450))
        (PORT d[0] (3176:3176:3176) (3275:3275:3275))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a0\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2466:2466:2466) (2451:2451:2451))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a0\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2466:2466:2466) (2451:2451:2451))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a0\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2466:2466:2466) (2451:2451:2451))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_RGB\|B\[0\]\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1931:1931:1931) (1892:1892:1892))
        (PORT datab (1925:1925:1925) (2011:2011:2011))
        (PORT datac (3022:3022:3022) (2930:2930:2930))
        (PORT datad (2235:2235:2235) (2228:2228:2228))
        (IOPATH dataa combout (358:358:358) (352:352:352))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_RGB\|B\[0\]\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2286:2286:2286) (2404:2404:2404))
        (PORT datab (2529:2529:2529) (2566:2566:2566))
        (PORT datac (1881:1881:1881) (1976:1976:1976))
        (PORT datad (203:203:203) (225:225:225))
        (IOPATH dataa combout (400:400:400) (400:400:400))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_RGB\|B\[0\]\~9\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (237:237:237) (278:278:278))
        (PORT datab (234:234:234) (269:269:269))
        (PORT datac (2008:2008:2008) (1978:1978:1978))
        (PORT datad (205:205:205) (229:229:229))
        (IOPATH dataa combout (383:383:383) (400:400:400))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_RGB\|B\[0\]\~10\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (3918:3918:3918) (4079:4079:4079))
        (PORT datad (1495:1495:1495) (1449:1449:1449))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a13\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2387:2387:2387) (2544:2544:2544))
        (PORT clk (3364:3364:3364) (3435:3435:3435))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a13\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2366:2366:2366) (2402:2402:2402))
        (PORT d[1] (2400:2400:2400) (2549:2549:2549))
        (PORT d[2] (2357:2357:2357) (2526:2526:2526))
        (PORT d[3] (2440:2440:2440) (2599:2599:2599))
        (PORT d[4] (2717:2717:2717) (2873:2873:2873))
        (PORT d[5] (2599:2599:2599) (2730:2730:2730))
        (PORT d[6] (3419:3419:3419) (3568:3568:3568))
        (PORT d[7] (2358:2358:2358) (2361:2361:2361))
        (PORT d[8] (2955:2955:2955) (3064:3064:3064))
        (PORT d[9] (2293:2293:2293) (2402:2402:2402))
        (PORT d[10] (2548:2548:2548) (2745:2745:2745))
        (PORT d[11] (3304:3304:3304) (3429:3429:3429))
        (PORT d[12] (2329:2329:2329) (2426:2426:2426))
        (PORT clk (3360:3360:3360) (3431:3431:3431))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a13\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2120:2120:2120) (2088:2088:2088))
        (PORT clk (3360:3360:3360) (3431:3431:3431))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a13\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3364:3364:3364) (3435:3435:3435))
        (PORT d[0] (2742:2742:2742) (2719:2719:2719))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a13\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3365:3365:3365) (3436:3436:3436))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a13\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3365:3365:3365) (3436:3436:3436))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a13\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3365:3365:3365) (3436:3436:3436))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a13\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3365:3365:3365) (3436:3436:3436))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a13\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4665:4665:4665) (4596:4596:4596))
        (PORT d[1] (2506:2506:2506) (2490:2490:2490))
        (PORT d[2] (4721:4721:4721) (4652:4652:4652))
        (PORT d[3] (2866:2866:2866) (2806:2806:2806))
        (PORT d[4] (4618:4618:4618) (4577:4577:4577))
        (PORT d[5] (3176:3176:3176) (3218:3218:3218))
        (PORT d[6] (3442:3442:3442) (3565:3565:3565))
        (PORT d[7] (4762:4762:4762) (4705:4705:4705))
        (PORT d[8] (3826:3826:3826) (3895:3895:3895))
        (PORT d[9] (3722:3722:3722) (3857:3857:3857))
        (PORT d[10] (4171:4171:4171) (4337:4337:4337))
        (PORT d[11] (5160:5160:5160) (5108:5108:5108))
        (PORT d[12] (4696:4696:4696) (4659:4659:4659))
        (PORT clk (2531:2531:2531) (2524:2524:2524))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a13\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2531:2531:2531) (2524:2524:2524))
        (PORT d[0] (2725:2725:2725) (2654:2654:2654))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a13\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2532:2532:2532) (2525:2525:2525))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a13\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2532:2532:2532) (2525:2525:2525))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a13\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2532:2532:2532) (2525:2525:2525))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a13\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2001:2001:2001) (2129:2129:2129))
        (PORT clk (3147:3147:3147) (3250:3250:3250))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a13\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2754:2754:2754) (2901:2901:2901))
        (PORT d[1] (2354:2354:2354) (2487:2487:2487))
        (PORT d[2] (3082:3082:3082) (3262:3262:3262))
        (PORT d[3] (2346:2346:2346) (2475:2475:2475))
        (PORT d[4] (3012:3012:3012) (3127:3127:3127))
        (PORT d[5] (2255:2255:2255) (2389:2389:2389))
        (PORT d[6] (2156:2156:2156) (2310:2310:2310))
        (PORT d[7] (2853:2853:2853) (2940:2940:2940))
        (PORT d[8] (2906:2906:2906) (3044:3044:3044))
        (PORT d[9] (2991:2991:2991) (3138:3138:3138))
        (PORT d[10] (2195:2195:2195) (2359:2359:2359))
        (PORT d[11] (2681:2681:2681) (2807:2807:2807))
        (PORT d[12] (2320:2320:2320) (2461:2461:2461))
        (PORT clk (3143:3143:3143) (3246:3246:3246))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a13\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2445:2445:2445) (2439:2439:2439))
        (PORT clk (3143:3143:3143) (3246:3246:3246))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a13\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3147:3147:3147) (3250:3250:3250))
        (PORT d[0] (3067:3067:3067) (3070:3070:3070))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a13\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3148:3148:3148) (3251:3251:3251))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a13\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3148:3148:3148) (3251:3251:3251))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a13\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3148:3148:3148) (3251:3251:3251))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a13\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3148:3148:3148) (3251:3251:3251))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a13\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4757:4757:4757) (4822:4822:4822))
        (PORT d[1] (5514:5514:5514) (5408:5408:5408))
        (PORT d[2] (2370:2370:2370) (2343:2343:2343))
        (PORT d[3] (4869:4869:4869) (4901:4901:4901))
        (PORT d[4] (3963:3963:3963) (4058:4058:4058))
        (PORT d[5] (2472:2472:2472) (2470:2470:2470))
        (PORT d[6] (3941:3941:3941) (3905:3905:3905))
        (PORT d[7] (2587:2587:2587) (2537:2537:2537))
        (PORT d[8] (2202:2202:2202) (2261:2261:2261))
        (PORT d[9] (1752:1752:1752) (1767:1767:1767))
        (PORT d[10] (2020:2020:2020) (1983:1983:1983))
        (PORT d[11] (3975:3975:3975) (3967:3967:3967))
        (PORT d[12] (5003:5003:5003) (4957:4957:4957))
        (PORT clk (2461:2461:2461) (2452:2452:2452))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a13\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2461:2461:2461) (2452:2452:2452))
        (PORT d[0] (1481:1481:1481) (1376:1376:1376))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a13\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2462:2462:2462) (2453:2453:2453))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a13\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2462:2462:2462) (2453:2453:2453))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a13\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2462:2462:2462) (2453:2453:2453))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_RGB\|B\[1\]\~11\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1952:1952:1952) (1938:1938:1938))
        (PORT datab (1951:1951:1951) (1935:1935:1935))
        (PORT datac (1679:1679:1679) (1655:1655:1655))
        (PORT datad (1028:1028:1028) (1019:1019:1019))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a61\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3123:3123:3123) (3326:3326:3326))
        (PORT clk (3528:3528:3528) (3650:3650:3650))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a61\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3647:3647:3647) (3895:3895:3895))
        (PORT d[1] (2542:2542:2542) (2742:2742:2742))
        (PORT d[2] (2764:2764:2764) (2915:2915:2915))
        (PORT d[3] (3145:3145:3145) (3332:3332:3332))
        (PORT d[4] (3834:3834:3834) (3892:3892:3892))
        (PORT d[5] (3334:3334:3334) (3421:3421:3421))
        (PORT d[6] (1646:1646:1646) (1765:1765:1765))
        (PORT d[7] (3781:3781:3781) (3925:3925:3925))
        (PORT d[8] (3263:3263:3263) (3434:3434:3434))
        (PORT d[9] (2311:2311:2311) (2422:2422:2422))
        (PORT d[10] (3382:3382:3382) (3520:3520:3520))
        (PORT d[11] (3923:3923:3923) (4128:4128:4128))
        (PORT d[12] (2347:2347:2347) (2481:2481:2481))
        (PORT clk (3524:3524:3524) (3646:3646:3646))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a61\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2446:2446:2446) (2409:2409:2409))
        (PORT clk (3524:3524:3524) (3646:3646:3646))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a61\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3528:3528:3528) (3650:3650:3650))
        (PORT d[0] (3068:3068:3068) (3040:3040:3040))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a61\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3529:3529:3529) (3651:3651:3651))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a61\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3529:3529:3529) (3651:3651:3651))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a61\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3529:3529:3529) (3651:3651:3651))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a61\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3529:3529:3529) (3651:3651:3651))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a61\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2431:2431:2431) (2436:2436:2436))
        (PORT d[1] (4076:4076:4076) (4198:4198:4198))
        (PORT d[2] (3727:3727:3727) (3703:3703:3703))
        (PORT d[3] (2400:2400:2400) (2403:2403:2403))
        (PORT d[4] (2720:2720:2720) (2725:2725:2725))
        (PORT d[5] (3228:3228:3228) (3316:3316:3316))
        (PORT d[6] (2107:2107:2107) (2123:2123:2123))
        (PORT d[7] (2065:2065:2065) (2051:2051:2051))
        (PORT d[8] (4892:4892:4892) (5174:5174:5174))
        (PORT d[9] (3134:3134:3134) (3187:3187:3187))
        (PORT d[10] (2502:2502:2502) (2512:2512:2512))
        (PORT d[11] (4450:4450:4450) (4437:4437:4437))
        (PORT d[12] (2123:2123:2123) (2130:2130:2130))
        (PORT clk (2508:2508:2508) (2494:2494:2494))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a61\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2508:2508:2508) (2494:2494:2494))
        (PORT d[0] (2027:2027:2027) (1930:1930:1930))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a61\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2509:2509:2509) (2495:2495:2495))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a61\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2509:2509:2509) (2495:2495:2495))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a61\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2509:2509:2509) (2495:2495:2495))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a61\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2280:2280:2280) (2405:2405:2405))
        (PORT clk (2938:2938:2938) (2963:2963:2963))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a61\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3213:3213:3213) (3453:3453:3453))
        (PORT d[1] (2875:2875:2875) (3089:3089:3089))
        (PORT d[2] (3435:3435:3435) (3646:3646:3646))
        (PORT d[3] (2783:2783:2783) (2960:2960:2960))
        (PORT d[4] (3402:3402:3402) (3598:3598:3598))
        (PORT d[5] (3033:3033:3033) (3196:3196:3196))
        (PORT d[6] (3237:3237:3237) (3428:3428:3428))
        (PORT d[7] (3360:3360:3360) (3496:3496:3496))
        (PORT d[8] (3340:3340:3340) (3514:3514:3514))
        (PORT d[9] (3089:3089:3089) (3268:3268:3268))
        (PORT d[10] (2843:2843:2843) (3012:3012:3012))
        (PORT d[11] (3145:3145:3145) (3362:3362:3362))
        (PORT d[12] (2680:2680:2680) (2849:2849:2849))
        (PORT clk (2934:2934:2934) (2959:2959:2959))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a61\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2938:2938:2938) (2990:2990:2990))
        (PORT clk (2934:2934:2934) (2959:2959:2959))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a61\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2938:2938:2938) (2963:2963:2963))
        (PORT d[0] (3505:3505:3505) (3554:3554:3554))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a61\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2939:2939:2939) (2964:2964:2964))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a61\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2939:2939:2939) (2964:2964:2964))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a61\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2939:2939:2939) (2964:2964:2964))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a61\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2939:2939:2939) (2964:2964:2964))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a61\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3430:3430:3430) (3413:3413:3413))
        (PORT d[1] (3965:3965:3965) (3924:3924:3924))
        (PORT d[2] (3648:3648:3648) (3653:3653:3653))
        (PORT d[3] (3980:3980:3980) (3923:3923:3923))
        (PORT d[4] (3424:3424:3424) (3475:3475:3475))
        (PORT d[5] (3402:3402:3402) (3386:3386:3386))
        (PORT d[6] (4621:4621:4621) (4640:4640:4640))
        (PORT d[7] (3203:3203:3203) (3215:3215:3215))
        (PORT d[8] (2957:2957:2957) (3090:3090:3090))
        (PORT d[9] (2827:2827:2827) (2899:2899:2899))
        (PORT d[10] (4517:4517:4517) (4739:4739:4739))
        (PORT d[11] (4447:4447:4447) (4491:4491:4491))
        (PORT d[12] (2695:2695:2695) (2693:2693:2693))
        (PORT clk (2510:2510:2510) (2496:2496:2496))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a61\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2510:2510:2510) (2496:2496:2496))
        (PORT d[0] (2439:2439:2439) (2342:2342:2342))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a61\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2511:2511:2511) (2497:2497:2497))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a61\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2511:2511:2511) (2497:2497:2497))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a61\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2511:2511:2511) (2497:2497:2497))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_RGB\|B\[1\]\~12\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (886:886:886) (947:947:947))
        (PORT datab (1535:1535:1535) (1514:1514:1514))
        (PORT datac (1312:1312:1312) (1271:1271:1271))
        (PORT datad (2224:2224:2224) (2173:2173:2173))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a85\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3054:3054:3054) (3257:3257:3257))
        (PORT clk (3480:3480:3480) (3585:3585:3585))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a85\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3237:3237:3237) (3481:3481:3481))
        (PORT d[1] (2528:2528:2528) (2711:2711:2711))
        (PORT d[2] (2422:2422:2422) (2576:2576:2576))
        (PORT d[3] (2791:2791:2791) (2982:2982:2982))
        (PORT d[4] (3216:3216:3216) (3289:3289:3289))
        (PORT d[5] (3312:3312:3312) (3395:3395:3395))
        (PORT d[6] (1991:1991:1991) (2103:2103:2103))
        (PORT d[7] (3401:3401:3401) (3552:3552:3552))
        (PORT d[8] (3424:3424:3424) (3623:3623:3623))
        (PORT d[9] (2725:2725:2725) (2877:2877:2877))
        (PORT d[10] (2911:2911:2911) (3145:3145:3145))
        (PORT d[11] (3547:3547:3547) (3754:3754:3754))
        (PORT d[12] (2972:2972:2972) (3096:3096:3096))
        (PORT clk (3476:3476:3476) (3581:3581:3581))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a85\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2471:2471:2471) (2458:2458:2458))
        (PORT clk (3476:3476:3476) (3581:3581:3581))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a85\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3480:3480:3480) (3585:3585:3585))
        (PORT d[0] (3063:3063:3063) (3045:3045:3045))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a85\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3481:3481:3481) (3586:3586:3586))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a85\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3481:3481:3481) (3586:3586:3586))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a85\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3481:3481:3481) (3586:3586:3586))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a85\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3481:3481:3481) (3586:3586:3586))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a85\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2433:2433:2433) (2437:2437:2437))
        (PORT d[1] (2516:2516:2516) (2548:2548:2548))
        (PORT d[2] (4106:4106:4106) (4086:4086:4086))
        (PORT d[3] (2408:2408:2408) (2415:2415:2415))
        (PORT d[4] (2717:2717:2717) (2723:2723:2723))
        (PORT d[5] (1565:1565:1565) (1602:1602:1602))
        (PORT d[6] (1698:1698:1698) (1714:1714:1714))
        (PORT d[7] (1731:1731:1731) (1726:1726:1726))
        (PORT d[8] (2044:2044:2044) (2040:2040:2040))
        (PORT d[9] (3477:3477:3477) (3534:3534:3534))
        (PORT d[10] (2099:2099:2099) (2109:2109:2109))
        (PORT d[11] (2656:2656:2656) (2648:2648:2648))
        (PORT d[12] (1682:1682:1682) (1697:1697:1697))
        (PORT clk (2499:2499:2499) (2485:2485:2485))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a85\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2499:2499:2499) (2485:2485:2485))
        (PORT d[0] (1230:1230:1230) (1172:1172:1172))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a85\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2500:2500:2500) (2486:2486:2486))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a85\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2500:2500:2500) (2486:2486:2486))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a85\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2500:2500:2500) (2486:2486:2486))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a37\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2255:2255:2255) (2371:2371:2371))
        (PORT clk (3241:3241:3241) (3280:3280:3280))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a37\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3023:3023:3023) (3035:3035:3035))
        (PORT d[1] (2351:2351:2351) (2481:2481:2481))
        (PORT d[2] (3135:3135:3135) (3340:3340:3340))
        (PORT d[3] (2309:2309:2309) (2430:2430:2430))
        (PORT d[4] (2895:2895:2895) (2964:2964:2964))
        (PORT d[5] (2304:2304:2304) (2440:2440:2440))
        (PORT d[6] (2723:2723:2723) (2888:2888:2888))
        (PORT d[7] (2656:2656:2656) (2648:2648:2648))
        (PORT d[8] (2947:2947:2947) (3091:3091:3091))
        (PORT d[9] (2948:2948:2948) (3091:3091:3091))
        (PORT d[10] (2169:2169:2169) (2333:2333:2333))
        (PORT d[11] (3064:3064:3064) (3266:3266:3266))
        (PORT d[12] (2617:2617:2617) (2745:2745:2745))
        (PORT clk (3237:3237:3237) (3276:3276:3276))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a37\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2191:2191:2191) (2191:2191:2191))
        (PORT clk (3237:3237:3237) (3276:3276:3276))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a37\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3241:3241:3241) (3280:3280:3280))
        (PORT d[0] (2813:2813:2813) (2822:2822:2822))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a37\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3242:3242:3242) (3281:3281:3281))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a37\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3242:3242:3242) (3281:3281:3281))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a37\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3242:3242:3242) (3281:3281:3281))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a37\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3242:3242:3242) (3281:3281:3281))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a37\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5087:5087:5087) (5146:5146:5146))
        (PORT d[1] (2728:2728:2728) (2700:2700:2700))
        (PORT d[2] (1327:1327:1327) (1319:1319:1319))
        (PORT d[3] (5261:5261:5261) (5285:5285:5285))
        (PORT d[4] (4267:4267:4267) (4360:4360:4360))
        (PORT d[5] (2042:2042:2042) (2042:2042:2042))
        (PORT d[6] (1428:1428:1428) (1420:1420:1420))
        (PORT d[7] (1370:1370:1370) (1366:1366:1366))
        (PORT d[8] (4525:4525:4525) (4587:4587:4587))
        (PORT d[9] (2322:2322:2322) (2302:2302:2302))
        (PORT d[10] (4863:4863:4863) (5025:5025:5025))
        (PORT d[11] (2933:2933:2933) (2888:2888:2888))
        (PORT d[12] (5727:5727:5727) (5678:5678:5678))
        (PORT clk (2496:2496:2496) (2488:2488:2488))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a37\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2496:2496:2496) (2488:2488:2488))
        (PORT d[0] (1422:1422:1422) (1309:1309:1309))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a37\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2497:2497:2497) (2489:2489:2489))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a37\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2497:2497:2497) (2489:2489:2489))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a37\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2497:2497:2497) (2489:2489:2489))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_RGB\|B\[1\]\~18\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (991:991:991) (980:980:980))
        (PORT datab (1139:1139:1139) (1193:1193:1193))
        (PORT datac (1520:1520:1520) (1496:1496:1496))
        (PORT datad (836:836:836) (897:897:897))
        (IOPATH dataa combout (358:358:358) (352:352:352))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a85\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2855:2855:2855) (3074:3074:3074))
        (PORT clk (3620:3620:3620) (3755:3755:3755))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a85\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2952:2952:2952) (3178:3178:3178))
        (PORT d[1] (2775:2775:2775) (2954:2954:2954))
        (PORT d[2] (2762:2762:2762) (2918:2918:2918))
        (PORT d[3] (2823:2823:2823) (3033:3033:3033))
        (PORT d[4] (3426:3426:3426) (3588:3588:3588))
        (PORT d[5] (2983:2983:2983) (3152:3152:3152))
        (PORT d[6] (3045:3045:3045) (3206:3206:3206))
        (PORT d[7] (3352:3352:3352) (3502:3502:3502))
        (PORT d[8] (3367:3367:3367) (3519:3519:3519))
        (PORT d[9] (3447:3447:3447) (3640:3640:3640))
        (PORT d[10] (3333:3333:3333) (3557:3557:3557))
        (PORT d[11] (3959:3959:3959) (4185:4185:4185))
        (PORT d[12] (3041:3041:3041) (3211:3211:3211))
        (PORT clk (3616:3616:3616) (3751:3751:3751))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a85\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2951:2951:2951) (2981:2981:2981))
        (PORT clk (3616:3616:3616) (3751:3751:3751))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a85\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3620:3620:3620) (3755:3755:3755))
        (PORT d[0] (3573:3573:3573) (3612:3612:3612))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a85\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3621:3621:3621) (3756:3756:3756))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a85\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3621:3621:3621) (3756:3756:3756))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a85\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3621:3621:3621) (3756:3756:3756))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a85\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3621:3621:3621) (3756:3756:3756))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a85\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5179:5179:5179) (5188:5188:5188))
        (PORT d[1] (4221:4221:4221) (4279:4279:4279))
        (PORT d[2] (5936:5936:5936) (6026:6026:6026))
        (PORT d[3] (5256:5256:5256) (5291:5291:5291))
        (PORT d[4] (2912:2912:2912) (2996:2996:2996))
        (PORT d[5] (3252:3252:3252) (3306:3306:3306))
        (PORT d[6] (5330:5330:5330) (5336:5336:5336))
        (PORT d[7] (3935:3935:3935) (3888:3888:3888))
        (PORT d[8] (3567:3567:3567) (3691:3691:3691))
        (PORT d[9] (2252:2252:2252) (2265:2265:2265))
        (PORT d[10] (3509:3509:3509) (3481:3481:3481))
        (PORT d[11] (5415:5415:5415) (5447:5447:5447))
        (PORT d[12] (5487:5487:5487) (5586:5586:5586))
        (PORT clk (2424:2424:2424) (2409:2409:2409))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a85\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2424:2424:2424) (2409:2409:2409))
        (PORT d[0] (5657:5657:5657) (5716:5716:5716))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a85\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2425:2425:2425) (2410:2410:2410))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a85\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2425:2425:2425) (2410:2410:2410))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a85\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2425:2425:2425) (2410:2410:2410))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a37\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2382:2382:2382) (2497:2497:2497))
        (PORT clk (3446:3446:3446) (3536:3536:3536))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a37\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3174:3174:3174) (3400:3400:3400))
        (PORT d[1] (3000:3000:3000) (3242:3242:3242))
        (PORT d[2] (3606:3606:3606) (3878:3878:3878))
        (PORT d[3] (2829:2829:2829) (3039:3039:3039))
        (PORT d[4] (3189:3189:3189) (3394:3394:3394))
        (PORT d[5] (3525:3525:3525) (3772:3772:3772))
        (PORT d[6] (3687:3687:3687) (3826:3826:3826))
        (PORT d[7] (3960:3960:3960) (4103:4103:4103))
        (PORT d[8] (3771:3771:3771) (3989:3989:3989))
        (PORT d[9] (3750:3750:3750) (3929:3929:3929))
        (PORT d[10] (3306:3306:3306) (3557:3557:3557))
        (PORT d[11] (3077:3077:3077) (3294:3294:3294))
        (PORT d[12] (3415:3415:3415) (3612:3612:3612))
        (PORT clk (3442:3442:3442) (3532:3532:3532))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a37\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3254:3254:3254) (3322:3322:3322))
        (PORT clk (3442:3442:3442) (3532:3532:3532))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a37\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3446:3446:3446) (3536:3536:3536))
        (PORT d[0] (3876:3876:3876) (3953:3953:3953))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a37\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3447:3447:3447) (3537:3537:3537))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a37\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3447:3447:3447) (3537:3537:3537))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a37\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3447:3447:3447) (3537:3537:3537))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a37\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3447:3447:3447) (3537:3537:3537))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a37\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3841:3841:3841) (3854:3854:3854))
        (PORT d[1] (3161:3161:3161) (3226:3226:3226))
        (PORT d[2] (7676:7676:7676) (7984:7984:7984))
        (PORT d[3] (4201:4201:4201) (4241:4241:4241))
        (PORT d[4] (2890:2890:2890) (2959:2959:2959))
        (PORT d[5] (2857:2857:2857) (2854:2854:2854))
        (PORT d[6] (4955:4955:4955) (4959:4959:4959))
        (PORT d[7] (4585:4585:4585) (4569:4569:4569))
        (PORT d[8] (2577:2577:2577) (2709:2709:2709))
        (PORT d[9] (2944:2944:2944) (2951:2951:2951))
        (PORT d[10] (4231:4231:4231) (4470:4470:4470))
        (PORT d[11] (5013:5013:5013) (5043:5043:5043))
        (PORT d[12] (4853:4853:4853) (4858:4858:4858))
        (PORT clk (2482:2482:2482) (2469:2469:2469))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a37\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2482:2482:2482) (2469:2469:2469))
        (PORT d[0] (2406:2406:2406) (2445:2445:2445))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a37\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2483:2483:2483) (2470:2470:2470))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a37\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2483:2483:2483) (2470:2470:2470))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a37\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2483:2483:2483) (2470:2470:2470))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_RGB\|B\[1\]\~19\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (236:236:236) (277:277:277))
        (PORT datab (1817:1817:1817) (1779:1779:1779))
        (PORT datac (1105:1105:1105) (1157:1157:1157))
        (PORT datad (2767:2767:2767) (2654:2654:2654))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datab combout (388:388:388) (393:393:393))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a73\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2786:2786:2786) (2997:2997:2997))
        (PORT clk (3605:3605:3605) (3742:3742:3742))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a73\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3986:3986:3986) (4227:4227:4227))
        (PORT d[1] (2903:2903:2903) (3095:3095:3095))
        (PORT d[2] (2792:2792:2792) (2945:2945:2945))
        (PORT d[3] (3154:3154:3154) (3342:3342:3342))
        (PORT d[4] (4079:4079:4079) (4202:4202:4202))
        (PORT d[5] (3669:3669:3669) (3748:3748:3748))
        (PORT d[6] (3157:3157:3157) (3362:3362:3362))
        (PORT d[7] (3826:3826:3826) (3976:3976:3976))
        (PORT d[8] (3429:3429:3429) (3628:3628:3628))
        (PORT d[9] (2351:2351:2351) (2467:2467:2467))
        (PORT d[10] (2983:2983:2983) (3224:3224:3224))
        (PORT d[11] (4246:4246:4246) (4440:4440:4440))
        (PORT d[12] (2380:2380:2380) (2515:2515:2515))
        (PORT clk (3601:3601:3601) (3738:3738:3738))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a73\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2564:2564:2564) (2557:2557:2557))
        (PORT clk (3601:3601:3601) (3738:3738:3738))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a73\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3605:3605:3605) (3742:3742:3742))
        (PORT d[0] (3186:3186:3186) (3188:3188:3188))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a73\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3606:3606:3606) (3743:3743:3743))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a73\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3606:3606:3606) (3743:3743:3743))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a73\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3606:3606:3606) (3743:3743:3743))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a73\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3606:3606:3606) (3743:3743:3743))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a73\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2759:2759:2759) (2753:2753:2753))
        (PORT d[1] (4020:4020:4020) (4142:4142:4142))
        (PORT d[2] (3771:3771:3771) (3759:3759:3759))
        (PORT d[3] (4143:4143:4143) (4147:4147:4147))
        (PORT d[4] (2328:2328:2328) (2331:2331:2331))
        (PORT d[5] (1915:1915:1915) (1949:1949:1949))
        (PORT d[6] (3554:3554:3554) (3591:3591:3591))
        (PORT d[7] (2337:2337:2337) (2317:2317:2317))
        (PORT d[8] (4563:4563:4563) (4854:4854:4854))
        (PORT d[9] (3127:3127:3127) (3180:3180:3180))
        (PORT d[10] (2471:2471:2471) (2478:2478:2478))
        (PORT d[11] (4411:4411:4411) (4393:4393:4393))
        (PORT d[12] (2010:2010:2010) (2024:2024:2024))
        (PORT clk (2510:2510:2510) (2496:2496:2496))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a73\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2510:2510:2510) (2496:2496:2496))
        (PORT d[0] (1609:1609:1609) (1531:1531:1531))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a73\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2511:2511:2511) (2497:2497:2497))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a73\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2511:2511:2511) (2497:2497:2497))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a73\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2511:2511:2511) (2497:2497:2497))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a25\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2811:2811:2811) (3026:3026:3026))
        (PORT clk (3444:3444:3444) (3550:3550:3550))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a25\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3261:3261:3261) (3497:3497:3497))
        (PORT d[1] (2366:2366:2366) (2547:2547:2547))
        (PORT d[2] (2702:2702:2702) (2839:2839:2839))
        (PORT d[3] (2782:2782:2782) (2970:2970:2970))
        (PORT d[4] (3182:3182:3182) (3261:3261:3261))
        (PORT d[5] (2256:2256:2256) (2388:2388:2388))
        (PORT d[6] (2525:2525:2525) (2717:2717:2717))
        (PORT d[7] (3133:3133:3133) (3294:3294:3294))
        (PORT d[8] (3334:3334:3334) (3495:3495:3495))
        (PORT d[9] (2725:2725:2725) (2876:2876:2876))
        (PORT d[10] (3058:3058:3058) (3205:3205:3205))
        (PORT d[11] (3513:3513:3513) (3718:3718:3718))
        (PORT d[12] (2642:2642:2642) (2772:2772:2772))
        (PORT clk (3440:3440:3440) (3546:3546:3546))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a25\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2576:2576:2576) (2560:2560:2560))
        (PORT clk (3440:3440:3440) (3546:3546:3546))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a25\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3444:3444:3444) (3550:3550:3550))
        (PORT d[0] (3198:3198:3198) (3191:3191:3191))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a25\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3445:3445:3445) (3551:3551:3551))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a25\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3445:3445:3445) (3551:3551:3551))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a25\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3445:3445:3445) (3551:3551:3551))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a25\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3445:3445:3445) (3551:3551:3551))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a25\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2448:2448:2448) (2455:2455:2455))
        (PORT d[1] (2501:2501:2501) (2532:2532:2532))
        (PORT d[2] (1489:1489:1489) (1507:1507:1507))
        (PORT d[3] (2395:2395:2395) (2402:2402:2402))
        (PORT d[4] (3076:3076:3076) (3081:3081:3081))
        (PORT d[5] (1575:1575:1575) (1611:1611:1611))
        (PORT d[6] (1688:1688:1688) (1693:1693:1693))
        (PORT d[7] (1689:1689:1689) (1689:1689:1689))
        (PORT d[8] (2064:2064:2064) (2057:2057:2057))
        (PORT d[9] (3484:3484:3484) (3542:3542:3542))
        (PORT d[10] (2461:2461:2461) (2466:2466:2466))
        (PORT d[11] (2644:2644:2644) (2637:2637:2637))
        (PORT d[12] (1681:1681:1681) (1696:1696:1696))
        (PORT clk (2494:2494:2494) (2482:2482:2482))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a25\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2494:2494:2494) (2482:2482:2482))
        (PORT d[0] (1297:1297:1297) (1242:1242:1242))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a25\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2495:2495:2495) (2483:2483:2483))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a25\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2495:2495:2495) (2483:2483:2483))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a25\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2495:2495:2495) (2483:2483:2483))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a25\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3156:3156:3156) (3362:3362:3362))
        (PORT clk (3427:3427:3427) (3543:3543:3543))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a25\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3571:3571:3571) (3805:3805:3805))
        (PORT d[1] (2874:2874:2874) (3058:3058:3058))
        (PORT d[2] (3472:3472:3472) (3665:3665:3665))
        (PORT d[3] (2741:2741:2741) (2926:2926:2926))
        (PORT d[4] (2847:2847:2847) (2928:2928:2928))
        (PORT d[5] (2292:2292:2292) (2424:2424:2424))
        (PORT d[6] (2514:2514:2514) (2705:2705:2705))
        (PORT d[7] (3647:3647:3647) (3752:3752:3752))
        (PORT d[8] (3322:3322:3322) (3482:3482:3482))
        (PORT d[9] (2686:2686:2686) (2834:2834:2834))
        (PORT d[10] (2765:2765:2765) (2918:2918:2918))
        (PORT d[11] (3160:3160:3160) (3369:3369:3369))
        (PORT d[12] (2561:2561:2561) (2681:2681:2681))
        (PORT clk (3423:3423:3423) (3539:3539:3539))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a25\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2425:2425:2425) (2418:2418:2418))
        (PORT clk (3423:3423:3423) (3539:3539:3539))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a25\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3427:3427:3427) (3543:3543:3543))
        (PORT d[0] (3047:3047:3047) (3049:3049:3049))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a25\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3428:3428:3428) (3544:3544:3544))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a25\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3428:3428:3428) (3544:3544:3544))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a25\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3428:3428:3428) (3544:3544:3544))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a25\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3428:3428:3428) (3544:3544:3544))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a25\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2483:2483:2483) (2492:2492:2492))
        (PORT d[1] (2182:2182:2182) (2227:2227:2227))
        (PORT d[2] (1514:1514:1514) (1534:1534:1534))
        (PORT d[3] (2376:2376:2376) (2383:2383:2383))
        (PORT d[4] (3072:3072:3072) (3073:3073:3073))
        (PORT d[5] (1200:1200:1200) (1241:1241:1241))
        (PORT d[6] (1645:1645:1645) (1647:1647:1647))
        (PORT d[7] (2076:2076:2076) (2073:2073:2073))
        (PORT d[8] (5290:5290:5290) (5571:5571:5571))
        (PORT d[9] (3454:3454:3454) (3508:3508:3508))
        (PORT d[10] (2474:2474:2474) (2481:2481:2481))
        (PORT d[11] (2677:2677:2677) (2671:2671:2671))
        (PORT d[12] (1365:1365:1365) (1388:1388:1388))
        (PORT clk (2489:2489:2489) (2479:2479:2479))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a25\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2489:2489:2489) (2479:2479:2479))
        (PORT d[0] (965:965:965) (915:915:915))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a25\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2490:2490:2490) (2480:2480:2480))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a25\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2490:2490:2490) (2480:2480:2480))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a25\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2490:2490:2490) (2480:2480:2480))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a73\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2789:2789:2789) (2999:2999:2999))
        (PORT clk (3531:3531:3531) (3659:3659:3659))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a73\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3953:3953:3953) (4195:4195:4195))
        (PORT d[1] (2861:2861:2861) (3085:3085:3085))
        (PORT d[2] (2480:2480:2480) (2649:2649:2649))
        (PORT d[3] (3153:3153:3153) (3341:3341:3341))
        (PORT d[4] (4079:4079:4079) (4202:4202:4202))
        (PORT d[5] (3651:3651:3651) (3729:3729:3729))
        (PORT d[6] (3176:3176:3176) (3378:3378:3378))
        (PORT d[7] (3833:3833:3833) (3983:3983:3983))
        (PORT d[8] (3274:3274:3274) (3445:3445:3445))
        (PORT d[9] (2329:2329:2329) (2440:2440:2440))
        (PORT d[10] (3008:3008:3008) (3252:3252:3252))
        (PORT d[11] (4258:4258:4258) (4453:4453:4453))
        (PORT d[12] (2355:2355:2355) (2489:2489:2489))
        (PORT clk (3527:3527:3527) (3655:3655:3655))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a73\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2175:2175:2175) (2168:2168:2168))
        (PORT clk (3527:3527:3527) (3655:3655:3655))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a73\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3531:3531:3531) (3659:3659:3659))
        (PORT d[0] (2796:2796:2796) (2801:2801:2801))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a73\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3532:3532:3532) (3660:3660:3660))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a73\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3532:3532:3532) (3660:3660:3660))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a73\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3532:3532:3532) (3660:3660:3660))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a73\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3532:3532:3532) (3660:3660:3660))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a73\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2414:2414:2414) (2418:2418:2418))
        (PORT d[1] (4072:4072:4072) (4194:4194:4194))
        (PORT d[2] (3717:3717:3717) (3702:3702:3702))
        (PORT d[3] (3798:3798:3798) (3813:3813:3813))
        (PORT d[4] (3769:3769:3769) (3765:3765:3765))
        (PORT d[5] (3211:3211:3211) (3300:3300:3300))
        (PORT d[6] (3522:3522:3522) (3555:3555:3555))
        (PORT d[7] (2370:2370:2370) (2352:2352:2352))
        (PORT d[8] (4593:4593:4593) (4889:4889:4889))
        (PORT d[9] (3108:3108:3108) (3157:3157:3157))
        (PORT d[10] (2852:2852:2852) (2853:2853:2853))
        (PORT d[11] (4031:4031:4031) (4019:4019:4019))
        (PORT d[12] (2327:2327:2327) (2329:2329:2329))
        (PORT clk (2512:2512:2512) (2497:2497:2497))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a73\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2512:2512:2512) (2497:2497:2497))
        (PORT d[0] (2290:2290:2290) (2222:2222:2222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a73\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2513:2513:2513) (2498:2498:2498))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a73\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2513:2513:2513) (2498:2498:2498))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a73\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2513:2513:2513) (2498:2498:2498))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_RGB\|B\[1\]\~13\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (755:755:755) (755:755:755))
        (PORT datab (1617:1617:1617) (1564:1564:1564))
        (PORT datac (1103:1103:1103) (1155:1155:1155))
        (PORT datad (832:832:832) (894:894:894))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datab combout (359:359:359) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_RGB\|B\[1\]\~14\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1694:1694:1694) (1638:1638:1638))
        (PORT datab (1447:1447:1447) (1436:1436:1436))
        (PORT datac (1103:1103:1103) (1156:1156:1156))
        (PORT datad (203:203:203) (226:226:226))
        (IOPATH dataa combout (358:358:358) (353:353:353))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a49\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2735:2735:2735) (2904:2904:2904))
        (PORT clk (3252:3252:3252) (3364:3364:3364))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a49\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3252:3252:3252) (3472:3472:3472))
        (PORT d[1] (2740:2740:2740) (2893:2893:2893))
        (PORT d[2] (3068:3068:3068) (3249:3249:3249))
        (PORT d[3] (2834:2834:2834) (3032:3032:3032))
        (PORT d[4] (3503:3503:3503) (3682:3682:3682))
        (PORT d[5] (2299:2299:2299) (2435:2435:2435))
        (PORT d[6] (2817:2817:2817) (2968:2968:2968))
        (PORT d[7] (3303:3303:3303) (3414:3414:3414))
        (PORT d[8] (3200:3200:3200) (3335:3335:3335))
        (PORT d[9] (2766:2766:2766) (2925:2925:2925))
        (PORT d[10] (2477:2477:2477) (2625:2625:2625))
        (PORT d[11] (2962:2962:2962) (3103:3103:3103))
        (PORT d[12] (2619:2619:2619) (2739:2739:2739))
        (PORT clk (3248:3248:3248) (3360:3360:3360))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a49\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2323:2323:2323) (2329:2329:2329))
        (PORT clk (3248:3248:3248) (3360:3360:3360))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a49\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3252:3252:3252) (3364:3364:3364))
        (PORT d[0] (2945:2945:2945) (2960:2960:2960))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a49\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3253:3253:3253) (3365:3365:3365))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a49\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3253:3253:3253) (3365:3365:3365))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a49\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3253:3253:3253) (3365:3365:3365))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a49\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3253:3253:3253) (3365:3365:3365))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a49\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3165:3165:3165) (3169:3169:3169))
        (PORT d[1] (2305:2305:2305) (2284:2284:2284))
        (PORT d[2] (1521:1521:1521) (1546:1546:1546))
        (PORT d[3] (1179:1179:1179) (1231:1231:1231))
        (PORT d[4] (1208:1208:1208) (1260:1260:1260))
        (PORT d[5] (1236:1236:1236) (1279:1279:1279))
        (PORT d[6] (1209:1209:1209) (1253:1253:1253))
        (PORT d[7] (1756:1756:1756) (1768:1768:1768))
        (PORT d[8] (3775:3775:3775) (3909:3909:3909))
        (PORT d[9] (1162:1162:1162) (1207:1207:1207))
        (PORT d[10] (2042:2042:2042) (2049:2049:2049))
        (PORT d[11] (1549:1549:1549) (1598:1598:1598))
        (PORT d[12] (1753:1753:1753) (1775:1775:1775))
        (PORT clk (2457:2457:2457) (2440:2440:2440))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a49\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2457:2457:2457) (2440:2440:2440))
        (PORT d[0] (978:978:978) (924:924:924))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a49\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2458:2458:2458) (2441:2441:2441))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a49\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2458:2458:2458) (2441:2441:2441))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a49\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2458:2458:2458) (2441:2441:2441))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a49\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2862:2862:2862) (3077:3077:3077))
        (PORT clk (3694:3694:3694) (3803:3803:3803))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a49\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3317:3317:3317) (3546:3546:3546))
        (PORT d[1] (3155:3155:3155) (3331:3331:3331))
        (PORT d[2] (3244:3244:3244) (3488:3488:3488))
        (PORT d[3] (3172:3172:3172) (3368:3368:3368))
        (PORT d[4] (3441:3441:3441) (3579:3579:3579))
        (PORT d[5] (3269:3269:3269) (3411:3411:3411))
        (PORT d[6] (3063:3063:3063) (3224:3224:3224))
        (PORT d[7] (3169:3169:3169) (3343:3343:3343))
        (PORT d[8] (3355:3355:3355) (3506:3506:3506))
        (PORT d[9] (3092:3092:3092) (3273:3273:3273))
        (PORT d[10] (2980:2980:2980) (3180:3180:3180))
        (PORT d[11] (3970:3970:3970) (4231:4231:4231))
        (PORT d[12] (3050:3050:3050) (3222:3222:3222))
        (PORT clk (3690:3690:3690) (3799:3799:3799))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a49\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2717:2717:2717) (2774:2774:2774))
        (PORT clk (3690:3690:3690) (3799:3799:3799))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a49\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3694:3694:3694) (3803:3803:3803))
        (PORT d[0] (3339:3339:3339) (3405:3405:3405))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a49\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3695:3695:3695) (3804:3804:3804))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a49\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3695:3695:3695) (3804:3804:3804))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a49\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3695:3695:3695) (3804:3804:3804))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a49\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3695:3695:3695) (3804:3804:3804))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a49\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5172:5172:5172) (5178:5178:5178))
        (PORT d[1] (3205:3205:3205) (3226:3226:3226))
        (PORT d[2] (5994:5994:5994) (6075:6075:6075))
        (PORT d[3] (5238:5238:5238) (5272:5272:5272))
        (PORT d[4] (3308:3308:3308) (3391:3391:3391))
        (PORT d[5] (2861:2861:2861) (2921:2921:2921))
        (PORT d[6] (5354:5354:5354) (5359:5359:5359))
        (PORT d[7] (3930:3930:3930) (3869:3869:3869))
        (PORT d[8] (4648:4648:4648) (4958:4958:4958))
        (PORT d[9] (2628:2628:2628) (2635:2635:2635))
        (PORT d[10] (5318:5318:5318) (5550:5550:5550))
        (PORT d[11] (5841:5841:5841) (5908:5908:5908))
        (PORT d[12] (5471:5471:5471) (5567:5567:5567))
        (PORT clk (2440:2440:2440) (2424:2424:2424))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a49\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2440:2440:2440) (2424:2424:2424))
        (PORT d[0] (2999:2999:2999) (3136:3136:3136))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a49\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2441:2441:2441) (2425:2425:2425))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a49\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2441:2441:2441) (2425:2425:2425))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a49\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2441:2441:2441) (2425:2425:2425))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a1\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2417:2417:2417) (2548:2548:2548))
        (PORT clk (3452:3452:3452) (3543:3543:3543))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a1\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3265:3265:3265) (3481:3481:3481))
        (PORT d[1] (2996:2996:2996) (3237:3237:3237))
        (PORT d[2] (3602:3602:3602) (3874:3874:3874))
        (PORT d[3] (3114:3114:3114) (3298:3298:3298))
        (PORT d[4] (3190:3190:3190) (3395:3395:3395))
        (PORT d[5] (3532:3532:3532) (3779:3779:3779))
        (PORT d[6] (3153:3153:3153) (3356:3356:3356))
        (PORT d[7] (3653:3653:3653) (3820:3820:3820))
        (PORT d[8] (3803:3803:3803) (4025:4025:4025))
        (PORT d[9] (3806:3806:3806) (4083:4083:4083))
        (PORT d[10] (3338:3338:3338) (3578:3578:3578))
        (PORT d[11] (3192:3192:3192) (3419:3419:3419))
        (PORT d[12] (3415:3415:3415) (3613:3613:3613))
        (PORT clk (3448:3448:3448) (3539:3539:3539))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a1\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3118:3118:3118) (3164:3164:3164))
        (PORT clk (3448:3448:3448) (3539:3539:3539))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a1\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3452:3452:3452) (3543:3543:3543))
        (PORT d[0] (3740:3740:3740) (3795:3795:3795))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a1\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3453:3453:3453) (3544:3544:3544))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a1\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3453:3453:3453) (3544:3544:3544))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a1\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3453:3453:3453) (3544:3544:3544))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a1\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3453:3453:3453) (3544:3544:3544))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a1\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4118:4118:4118) (4133:4133:4133))
        (PORT d[1] (3138:3138:3138) (3199:3199:3199))
        (PORT d[2] (7711:7711:7711) (8022:8022:8022))
        (PORT d[3] (4540:4540:4540) (4579:4579:4579))
        (PORT d[4] (2917:2917:2917) (2987:2987:2987))
        (PORT d[5] (3506:3506:3506) (3482:3482:3482))
        (PORT d[6] (4564:4564:4564) (4569:4569:4569))
        (PORT d[7] (4304:4304:4304) (4297:4297:4297))
        (PORT d[8] (2831:2831:2831) (2960:2960:2960))
        (PORT d[9] (3283:3283:3283) (3271:3271:3271))
        (PORT d[10] (4264:4264:4264) (4504:4504:4504))
        (PORT d[11] (4765:4765:4765) (4808:4808:4808))
        (PORT d[12] (5059:5059:5059) (5114:5114:5114))
        (PORT clk (2478:2478:2478) (2465:2465:2465))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a1\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2478:2478:2478) (2465:2465:2465))
        (PORT d[0] (2837:2837:2837) (2943:2943:2943))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a1\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2479:2479:2479) (2466:2466:2466))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a1\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2479:2479:2479) (2466:2466:2466))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a1\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2479:2479:2479) (2466:2466:2466))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a1\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2372:2372:2372) (2504:2504:2504))
        (PORT clk (3535:3535:3535) (3654:3654:3654))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a1\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2947:2947:2947) (3172:3172:3172))
        (PORT d[1] (2946:2946:2946) (3185:3185:3185))
        (PORT d[2] (3523:3523:3523) (3785:3785:3785))
        (PORT d[3] (2868:2868:2868) (3082:3082:3082))
        (PORT d[4] (3497:3497:3497) (3694:3694:3694))
        (PORT d[5] (3134:3134:3134) (3337:3337:3337))
        (PORT d[6] (2974:2974:2974) (3193:3193:3193))
        (PORT d[7] (3518:3518:3518) (3678:3678:3678))
        (PORT d[8] (4083:4083:4083) (4295:4295:4295))
        (PORT d[9] (3480:3480:3480) (3672:3672:3672))
        (PORT d[10] (3625:3625:3625) (3863:3863:3863))
        (PORT d[11] (3224:3224:3224) (3456:3456:3456))
        (PORT d[12] (3776:3776:3776) (3968:3968:3968))
        (PORT clk (3531:3531:3531) (3650:3650:3650))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a1\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3037:3037:3037) (3077:3077:3077))
        (PORT clk (3531:3531:3531) (3650:3650:3650))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a1\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3535:3535:3535) (3654:3654:3654))
        (PORT d[0] (3659:3659:3659) (3708:3708:3708))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a1\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3536:3536:3536) (3655:3655:3655))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a1\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3536:3536:3536) (3655:3655:3655))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a1\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3536:3536:3536) (3655:3655:3655))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a1\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3536:3536:3536) (3655:3655:3655))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a1\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4492:4492:4492) (4506:4506:4506))
        (PORT d[1] (3910:3910:3910) (3964:3964:3964))
        (PORT d[2] (8047:8047:8047) (8350:8350:8350))
        (PORT d[3] (4827:4827:4827) (4855:4855:4855))
        (PORT d[4] (2923:2923:2923) (2992:2992:2992))
        (PORT d[5] (3529:3529:3529) (3509:3509:3509))
        (PORT d[6] (4594:4594:4594) (4599:4599:4599))
        (PORT d[7] (4311:4311:4311) (4303:4303:4303))
        (PORT d[8] (3163:3163:3163) (3283:3283:3283))
        (PORT d[9] (2673:2673:2673) (2678:2678:2678))
        (PORT d[10] (4644:4644:4644) (4883:4883:4883))
        (PORT d[11] (4756:4756:4756) (4800:4800:4800))
        (PORT d[12] (5080:5080:5080) (5137:5137:5137))
        (PORT clk (2470:2470:2470) (2455:2455:2455))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a1\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2470:2470:2470) (2455:2455:2455))
        (PORT d[0] (3169:3169:3169) (3268:3268:3268))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a1\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2471:2471:2471) (2456:2456:2456))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a1\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2471:2471:2471) (2456:2456:2456))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a1\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2471:2471:2471) (2456:2456:2456))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_RGB\|B\[1\]\~15\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (886:886:886) (947:947:947))
        (PORT datab (1139:1139:1139) (1192:1192:1192))
        (PORT datac (2184:2184:2184) (2126:2126:2126))
        (PORT datad (2672:2672:2672) (2722:2722:2722))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_RGB\|B\[1\]\~16\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (885:885:885) (945:945:945))
        (PORT datab (790:790:790) (783:783:783))
        (PORT datac (2067:2067:2067) (1946:1946:1946))
        (PORT datad (204:204:204) (227:227:227))
        (IOPATH dataa combout (400:400:400) (400:400:400))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_RGB\|B\[1\]\~17\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (236:236:236) (276:276:276))
        (PORT datab (233:233:233) (268:268:268))
        (PORT datac (763:763:763) (833:833:833))
        (PORT datad (821:821:821) (876:876:876))
        (IOPATH dataa combout (400:400:400) (400:400:400))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_RGB\|B\[1\]\~20\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (238:238:238) (279:279:279))
        (PORT datab (235:235:235) (269:269:269))
        (PORT datac (204:204:204) (235:235:235))
        (PORT datad (820:820:820) (874:874:874))
        (IOPATH dataa combout (357:357:357) (354:354:354))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_RGB\|B\[1\]\~21\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (236:236:236) (277:277:277))
        (PORT datac (3916:3916:3916) (4077:4077:4077))
        (IOPATH dataa combout (400:400:400) (400:400:400))
        (IOPATH datac combout (287:287:287) (281:281:281))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE \\ov7670_data\[3\]\~input\\)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (623:623:623) (805:805:805))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_ov7670_capture\|latched_d\[3\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (3053:3053:3053) (3312:3312:3312))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_ov7670_capture\|latched_d\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1603:1603:1603) (1644:1644:1644))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_ov7670_capture\|d_latch\[3\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (889:889:889) (913:913:913))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_ov7670_capture\|d_latch\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2715:2715:2715) (2802:2802:2802))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (992:992:992) (1026:1026:1026))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a62\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3202:3202:3202) (3436:3436:3436))
        (PORT clk (3753:3753:3753) (3889:3889:3889))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a62\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3682:3682:3682) (3909:3909:3909))
        (PORT d[1] (2526:2526:2526) (2721:2721:2721))
        (PORT d[2] (3583:3583:3583) (3828:3828:3828))
        (PORT d[3] (2470:2470:2470) (2634:2634:2634))
        (PORT d[4] (3085:3085:3085) (3225:3225:3225))
        (PORT d[5] (3617:3617:3617) (3752:3752:3752))
        (PORT d[6] (3396:3396:3396) (3539:3539:3539))
        (PORT d[7] (3523:3523:3523) (3692:3692:3692))
        (PORT d[8] (3693:3693:3693) (3892:3892:3892))
        (PORT d[9] (3101:3101:3101) (3285:3285:3285))
        (PORT d[10] (3216:3216:3216) (3421:3421:3421))
        (PORT d[11] (3968:3968:3968) (4230:4230:4230))
        (PORT d[12] (2678:2678:2678) (2809:2809:2809))
        (PORT clk (3749:3749:3749) (3885:3885:3885))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a62\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2824:2824:2824) (2815:2815:2815))
        (PORT clk (3749:3749:3749) (3885:3885:3885))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a62\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3753:3753:3753) (3889:3889:3889))
        (PORT d[0] (3446:3446:3446) (3446:3446:3446))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a62\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3754:3754:3754) (3890:3890:3890))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a62\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3754:3754:3754) (3890:3890:3890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a62\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3754:3754:3754) (3890:3890:3890))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a62\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3754:3754:3754) (3890:3890:3890))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a62\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3460:3460:3460) (3483:3483:3483))
        (PORT d[1] (2830:2830:2830) (2861:2861:2861))
        (PORT d[2] (5588:5588:5588) (5646:5646:5646))
        (PORT d[3] (3563:3563:3563) (3553:3553:3553))
        (PORT d[4] (3301:3301:3301) (3406:3406:3406))
        (PORT d[5] (2506:2506:2506) (2569:2569:2569))
        (PORT d[6] (3540:3540:3540) (3523:3523:3523))
        (PORT d[7] (3545:3545:3545) (3488:3488:3488))
        (PORT d[8] (4620:4620:4620) (4923:4923:4923))
        (PORT d[9] (2962:2962:2962) (2964:2964:2964))
        (PORT d[10] (3127:3127:3127) (3103:3103:3103))
        (PORT d[11] (5508:5508:5508) (5583:5583:5583))
        (PORT d[12] (5522:5522:5522) (5623:5623:5623))
        (PORT clk (2465:2465:2465) (2450:2450:2450))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a62\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2465:2465:2465) (2450:2450:2450))
        (PORT d[0] (3055:3055:3055) (3022:3022:3022))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a62\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2466:2466:2466) (2451:2451:2451))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a62\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2466:2466:2466) (2451:2451:2451))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a62\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2466:2466:2466) (2451:2451:2451))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a50\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3196:3196:3196) (3429:3429:3429))
        (PORT clk (3828:3828:3828) (3977:3977:3977))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a50\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3689:3689:3689) (3918:3918:3918))
        (PORT d[1] (3193:3193:3193) (3367:3367:3367))
        (PORT d[2] (3585:3585:3585) (3830:3830:3830))
        (PORT d[3] (2426:2426:2426) (2612:2612:2612))
        (PORT d[4] (3098:3098:3098) (3237:3237:3237))
        (PORT d[5] (3317:3317:3317) (3473:3473:3473))
        (PORT d[6] (2795:2795:2795) (2944:2944:2944))
        (PORT d[7] (3492:3492:3492) (3695:3695:3695))
        (PORT d[8] (3386:3386:3386) (3595:3595:3595))
        (PORT d[9] (3084:3084:3084) (3272:3272:3272))
        (PORT d[10] (3298:3298:3298) (3503:3503:3503))
        (PORT d[11] (3736:3736:3736) (3972:3972:3972))
        (PORT d[12] (2375:2375:2375) (2514:2514:2514))
        (PORT clk (3824:3824:3824) (3973:3973:3973))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a50\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2627:2627:2627) (2670:2670:2670))
        (PORT clk (3824:3824:3824) (3973:3973:3973))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a50\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3828:3828:3828) (3977:3977:3977))
        (PORT d[0] (3276:3276:3276) (3330:3330:3330))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a50\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3829:3829:3829) (3978:3978:3978))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a50\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3829:3829:3829) (3978:3978:3978))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a50\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3829:3829:3829) (3978:3978:3978))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a50\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3829:3829:3829) (3978:3978:3978))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a50\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3126:3126:3126) (3155:3155:3155))
        (PORT d[1] (2816:2816:2816) (2843:2843:2843))
        (PORT d[2] (5610:5610:5610) (5670:5670:5670))
        (PORT d[3] (3204:3204:3204) (3196:3196:3196))
        (PORT d[4] (3273:3273:3273) (3376:3376:3376))
        (PORT d[5] (2494:2494:2494) (2555:2555:2555))
        (PORT d[6] (3549:3549:3549) (3527:3527:3527))
        (PORT d[7] (3556:3556:3556) (3499:3499:3499))
        (PORT d[8] (4285:4285:4285) (4596:4596:4596))
        (PORT d[9] (1900:1900:1900) (1917:1917:1917))
        (PORT d[10] (2818:2818:2818) (2790:2790:2790))
        (PORT d[11] (5462:5462:5462) (5528:5528:5528))
        (PORT d[12] (5456:5456:5456) (5556:5556:5556))
        (PORT clk (2470:2470:2470) (2455:2455:2455))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a50\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2470:2470:2470) (2455:2455:2455))
        (PORT d[0] (3544:3544:3544) (3638:3638:3638))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a50\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2471:2471:2471) (2456:2456:2456))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a50\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2471:2471:2471) (2456:2456:2456))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a50\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2471:2471:2471) (2456:2456:2456))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a74\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2750:2750:2750) (2949:2949:2949))
        (PORT clk (3586:3586:3586) (3727:3727:3727))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a74\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3986:3986:3986) (4229:4229:4229))
        (PORT d[1] (2931:2931:2931) (3161:3161:3161))
        (PORT d[2] (3121:3121:3121) (3264:3264:3264))
        (PORT d[3] (3163:3163:3163) (3373:3373:3373))
        (PORT d[4] (4085:4085:4085) (4207:4207:4207))
        (PORT d[5] (3690:3690:3690) (3773:3773:3773))
        (PORT d[6] (2365:2365:2365) (2489:2489:2489))
        (PORT d[7] (4172:4172:4172) (4360:4360:4360))
        (PORT d[8] (3421:3421:3421) (3619:3619:3619))
        (PORT d[9] (2659:2659:2659) (2766:2766:2766))
        (PORT d[10] (2958:2958:2958) (3199:3199:3199))
        (PORT d[11] (3494:3494:3494) (3728:3728:3728))
        (PORT d[12] (2226:2226:2226) (2309:2309:2309))
        (PORT clk (3582:3582:3582) (3723:3723:3723))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a74\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2576:2576:2576) (2569:2569:2569))
        (PORT clk (3582:3582:3582) (3723:3723:3723))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a74\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3586:3586:3586) (3727:3727:3727))
        (PORT d[0] (3198:3198:3198) (3200:3200:3200))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a74\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3587:3587:3587) (3728:3728:3728))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a74\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3587:3587:3587) (3728:3728:3728))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a74\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3587:3587:3587) (3728:3728:3728))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a74\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3587:3587:3587) (3728:3728:3728))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a74\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2790:2790:2790) (2794:2794:2794))
        (PORT d[1] (3687:3687:3687) (3816:3816:3816))
        (PORT d[2] (3398:3398:3398) (3378:3378:3378))
        (PORT d[3] (3787:3787:3787) (3801:3801:3801))
        (PORT d[4] (3761:3761:3761) (3757:3757:3757))
        (PORT d[5] (2895:2895:2895) (2991:2991:2991))
        (PORT d[6] (3129:3129:3129) (3166:3166:3166))
        (PORT d[7] (2429:2429:2429) (2411:2411:2411))
        (PORT d[8] (4539:4539:4539) (4827:4827:4827))
        (PORT d[9] (2739:2739:2739) (2790:2790:2790))
        (PORT d[10] (3323:3323:3323) (3435:3435:3435))
        (PORT d[11] (2709:2709:2709) (2702:2702:2702))
        (PORT d[12] (2300:2300:2300) (2306:2306:2306))
        (PORT clk (2512:2512:2512) (2500:2500:2500))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a74\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2512:2512:2512) (2500:2500:2500))
        (PORT d[0] (2309:2309:2309) (2227:2227:2227))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a74\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2513:2513:2513) (2501:2501:2501))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a74\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2513:2513:2513) (2501:2501:2501))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a74\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2513:2513:2513) (2501:2501:2501))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_RGB\|B\[2\]\~29\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1756:1756:1756) (1675:1675:1675))
        (PORT datab (798:798:798) (870:870:870))
        (PORT datac (1402:1402:1402) (1407:1407:1407))
        (PORT datad (819:819:819) (874:874:874))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a86\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3184:3184:3184) (3417:3417:3417))
        (PORT clk (3820:3820:3820) (3971:3971:3971))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a86\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3306:3306:3306) (3561:3561:3561))
        (PORT d[1] (2796:2796:2796) (2983:2983:2983))
        (PORT d[2] (3922:3922:3922) (4158:4158:4158))
        (PORT d[3] (2483:2483:2483) (2663:2663:2663))
        (PORT d[4] (3105:3105:3105) (3244:3244:3244))
        (PORT d[5] (3005:3005:3005) (3167:3167:3167))
        (PORT d[6] (2461:2461:2461) (2619:2619:2619))
        (PORT d[7] (3569:3569:3569) (3777:3777:3777))
        (PORT d[8] (4339:4339:4339) (4476:4476:4476))
        (PORT d[9] (3110:3110:3110) (3302:3302:3302))
        (PORT d[10] (3626:3626:3626) (3824:3824:3824))
        (PORT d[11] (3453:3453:3453) (3642:3642:3642))
        (PORT d[12] (2675:2675:2675) (2793:2793:2793))
        (PORT clk (3816:3816:3816) (3967:3967:3967))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a86\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2885:2885:2885) (2873:2873:2873))
        (PORT clk (3816:3816:3816) (3967:3967:3967))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a86\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3820:3820:3820) (3971:3971:3971))
        (PORT d[0] (3507:3507:3507) (3504:3504:3504))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a86\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3821:3821:3821) (3972:3972:3972))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a86\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3821:3821:3821) (3972:3972:3972))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a86\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3821:3821:3821) (3972:3972:3972))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a86\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3821:3821:3821) (3972:3972:3972))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a86\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3102:3102:3102) (3127:3127:3127))
        (PORT d[1] (2516:2516:2516) (2555:2555:2555))
        (PORT d[2] (5261:5261:5261) (5327:5327:5327))
        (PORT d[3] (3207:3207:3207) (3197:3197:3197))
        (PORT d[4] (2943:2943:2943) (3050:3050:3050))
        (PORT d[5] (2183:2183:2183) (2253:2253:2253))
        (PORT d[6] (3187:3187:3187) (3173:3173:3173))
        (PORT d[7] (3141:3141:3141) (3084:3084:3084))
        (PORT d[8] (4224:4224:4224) (4539:4539:4539))
        (PORT d[9] (2252:2252:2252) (2263:2263:2263))
        (PORT d[10] (5979:5979:5979) (6199:6199:6199))
        (PORT d[11] (5770:5770:5770) (5826:5826:5826))
        (PORT d[12] (5477:5477:5477) (5580:5580:5580))
        (PORT clk (2482:2482:2482) (2469:2469:2469))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a86\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2482:2482:2482) (2469:2469:2469))
        (PORT d[0] (2274:2274:2274) (2162:2162:2162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a86\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2483:2483:2483) (2470:2470:2470))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a86\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2483:2483:2483) (2470:2470:2470))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a86\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2483:2483:2483) (2470:2470:2470))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_RGB\|B\[2\]\~30\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1432:1432:1432) (1356:1356:1356))
        (PORT datab (864:864:864) (916:916:916))
        (PORT datac (200:200:200) (231:231:231))
        (PORT datad (1738:1738:1738) (1647:1647:1647))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a14\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2337:2337:2337) (2437:2437:2437))
        (PORT clk (2967:2967:2967) (3004:3004:3004))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a14\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1929:1929:1929) (1978:1978:1978))
        (PORT d[1] (2238:2238:2238) (2301:2301:2301))
        (PORT d[2] (2340:2340:2340) (2492:2492:2492))
        (PORT d[3] (1909:1909:1909) (1994:1994:1994))
        (PORT d[4] (1861:1861:1861) (1940:1940:1940))
        (PORT d[5] (1642:1642:1642) (1698:1698:1698))
        (PORT d[6] (3054:3054:3054) (3164:3164:3164))
        (PORT d[7] (1546:1546:1546) (1582:1582:1582))
        (PORT d[8] (1303:1303:1303) (1366:1366:1366))
        (PORT d[9] (2438:2438:2438) (2454:2454:2454))
        (PORT d[10] (2264:2264:2264) (2339:2339:2339))
        (PORT d[11] (1807:1807:1807) (1881:1881:1881))
        (PORT d[12] (1302:1302:1302) (1370:1370:1370))
        (PORT clk (2963:2963:2963) (3000:3000:3000))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a14\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2152:2152:2152) (2072:2072:2072))
        (PORT clk (2963:2963:2963) (3000:3000:3000))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a14\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2967:2967:2967) (3004:3004:3004))
        (PORT d[0] (2458:2458:2458) (2395:2395:2395))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a14\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2968:2968:2968) (3005:3005:3005))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a14\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2968:2968:2968) (3005:3005:3005))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a14\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2968:2968:2968) (3005:3005:3005))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a14\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2968:2968:2968) (3005:3005:3005))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a14\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5016:5016:5016) (5055:5055:5055))
        (PORT d[1] (4920:4920:4920) (5101:5101:5101))
        (PORT d[2] (8318:8318:8318) (8537:8537:8537))
        (PORT d[3] (5640:5640:5640) (5666:5666:5666))
        (PORT d[4] (3698:3698:3698) (3763:3763:3763))
        (PORT d[5] (4319:4319:4319) (4421:4421:4421))
        (PORT d[6] (4845:4845:4845) (4937:4937:4937))
        (PORT d[7] (6937:6937:6937) (6975:6975:6975))
        (PORT d[8] (1789:1789:1789) (1847:1847:1847))
        (PORT d[9] (4159:4159:4159) (4311:4311:4311))
        (PORT d[10] (3205:3205:3205) (3272:3272:3272))
        (PORT d[11] (7068:7068:7068) (6909:6909:6909))
        (PORT d[12] (5084:5084:5084) (5113:5113:5113))
        (PORT clk (2485:2485:2485) (2476:2476:2476))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a14\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2485:2485:2485) (2476:2476:2476))
        (PORT d[0] (3565:3565:3565) (3564:3564:3564))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a14\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2486:2486:2486) (2477:2477:2477))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a14\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2486:2486:2486) (2477:2477:2477))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a14\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2486:2486:2486) (2477:2477:2477))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a2\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2594:2594:2594) (2723:2723:2723))
        (PORT clk (2771:2771:2771) (2778:2778:2778))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a2\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2227:2227:2227) (2337:2337:2337))
        (PORT d[1] (2693:2693:2693) (2794:2794:2794))
        (PORT d[2] (2682:2682:2682) (2787:2787:2787))
        (PORT d[3] (2235:2235:2235) (2338:2338:2338))
        (PORT d[4] (2335:2335:2335) (2460:2460:2460))
        (PORT d[5] (2609:2609:2609) (2724:2724:2724))
        (PORT d[6] (2976:2976:2976) (3069:3069:3069))
        (PORT d[7] (2686:2686:2686) (2754:2754:2754))
        (PORT d[8] (2836:2836:2836) (2925:2925:2925))
        (PORT d[9] (2259:2259:2259) (2380:2380:2380))
        (PORT d[10] (3176:3176:3176) (3371:3371:3371))
        (PORT d[11] (2324:2324:2324) (2455:2455:2455))
        (PORT d[12] (2261:2261:2261) (2347:2347:2347))
        (PORT clk (2767:2767:2767) (2774:2774:2774))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a2\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2493:2493:2493) (2442:2442:2442))
        (PORT clk (2767:2767:2767) (2774:2774:2774))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a2\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2771:2771:2771) (2778:2778:2778))
        (PORT d[0] (3115:3115:3115) (3073:3073:3073))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a2\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2772:2772:2772) (2779:2779:2779))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a2\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2772:2772:2772) (2779:2779:2779))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a2\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2772:2772:2772) (2779:2779:2779))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a2\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2772:2772:2772) (2779:2779:2779))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a2\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6840:6840:6840) (6821:6821:6821))
        (PORT d[1] (5336:5336:5336) (5545:5545:5545))
        (PORT d[2] (6655:6655:6655) (6759:6759:6759))
        (PORT d[3] (6239:6239:6239) (6288:6288:6288))
        (PORT d[4] (3347:3347:3347) (3495:3495:3495))
        (PORT d[5] (4440:4440:4440) (4571:4571:4571))
        (PORT d[6] (5471:5471:5471) (5591:5591:5591))
        (PORT d[7] (5902:5902:5902) (5990:5990:5990))
        (PORT d[8] (4549:4549:4549) (4782:4782:4782))
        (PORT d[9] (4798:4798:4798) (4978:4978:4978))
        (PORT d[10] (2848:2848:2848) (2899:2899:2899))
        (PORT d[11] (7406:7406:7406) (7454:7454:7454))
        (PORT d[12] (6469:6469:6469) (6491:6491:6491))
        (PORT clk (2486:2486:2486) (2477:2477:2477))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a2\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2486:2486:2486) (2477:2477:2477))
        (PORT d[0] (1988:1988:1988) (1999:1999:1999))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a2\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2487:2487:2487) (2478:2478:2478))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a2\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2487:2487:2487) (2478:2478:2478))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a2\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2487:2487:2487) (2478:2478:2478))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_RGB\|B\[2\]\~26\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2217:2217:2217) (2306:2306:2306))
        (PORT datab (1536:1536:1536) (1509:1509:1509))
        (PORT datac (1942:1942:1942) (1946:1946:1946))
        (PORT datad (2437:2437:2437) (2412:2412:2412))
        (IOPATH dataa combout (400:400:400) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a38\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1549:1549:1549) (1629:1629:1629))
        (PORT clk (2807:2807:2807) (2800:2800:2800))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a38\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3003:3003:3003) (3142:3142:3142))
        (PORT d[1] (2785:2785:2785) (2989:2989:2989))
        (PORT d[2] (3479:3479:3479) (3692:3692:3692))
        (PORT d[3] (2737:2737:2737) (2905:2905:2905))
        (PORT d[4] (3721:3721:3721) (3835:3835:3835))
        (PORT d[5] (3109:3109:3109) (3315:3315:3315))
        (PORT d[6] (2449:2449:2449) (2628:2628:2628))
        (PORT d[7] (3223:3223:3223) (3311:3311:3311))
        (PORT d[8] (2950:2950:2950) (3092:3092:3092))
        (PORT d[9] (3066:3066:3066) (3245:3245:3245))
        (PORT d[10] (2520:2520:2520) (2704:2704:2704))
        (PORT d[11] (2987:2987:2987) (3140:3140:3140))
        (PORT d[12] (3257:3257:3257) (3400:3400:3400))
        (PORT clk (2803:2803:2803) (2796:2796:2796))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a38\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2572:2572:2572) (2599:2599:2599))
        (PORT clk (2803:2803:2803) (2796:2796:2796))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a38\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2807:2807:2807) (2800:2800:2800))
        (PORT d[0] (3117:3117:3117) (3149:3149:3149))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a38\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2808:2808:2808) (2801:2801:2801))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a38\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2808:2808:2808) (2801:2801:2801))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a38\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2808:2808:2808) (2801:2801:2801))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a38\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2808:2808:2808) (2801:2801:2801))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a38\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3597:3597:3597) (3655:3655:3655))
        (PORT d[1] (4482:4482:4482) (4370:4370:4370))
        (PORT d[2] (7919:7919:7919) (8177:8177:8177))
        (PORT d[3] (3928:3928:3928) (3842:3842:3842))
        (PORT d[4] (3554:3554:3554) (3640:3640:3640))
        (PORT d[5] (3835:3835:3835) (3824:3824:3824))
        (PORT d[6] (4193:4193:4193) (4102:4102:4102))
        (PORT d[7] (5413:5413:5413) (5422:5422:5422))
        (PORT d[8] (2615:2615:2615) (2702:2702:2702))
        (PORT d[9] (2779:2779:2779) (2797:2797:2797))
        (PORT d[10] (3826:3826:3826) (4017:4017:4017))
        (PORT d[11] (3595:3595:3595) (3549:3549:3549))
        (PORT d[12] (3554:3554:3554) (3514:3514:3514))
        (PORT clk (2528:2528:2528) (2520:2520:2520))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a38\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2528:2528:2528) (2520:2520:2520))
        (PORT d[0] (2473:2473:2473) (2375:2375:2375))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a38\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2529:2529:2529) (2521:2521:2521))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a38\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2529:2529:2529) (2521:2521:2521))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a38\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2529:2529:2529) (2521:2521:2521))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a26\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3005:3005:3005) (3186:3186:3186))
        (PORT clk (3276:3276:3276) (3346:3346:3346))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a26\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2740:2740:2740) (2772:2772:2772))
        (PORT d[1] (2290:2290:2290) (2407:2407:2407))
        (PORT d[2] (3828:3828:3828) (4021:4021:4021))
        (PORT d[3] (2456:2456:2456) (2622:2622:2622))
        (PORT d[4] (2784:2784:2784) (2832:2832:2832))
        (PORT d[5] (2238:2238:2238) (2370:2370:2370))
        (PORT d[6] (2074:2074:2074) (2223:2223:2223))
        (PORT d[7] (2670:2670:2670) (2665:2665:2665))
        (PORT d[8] (2901:2901:2901) (3036:3036:3036))
        (PORT d[9] (2972:2972:2972) (3113:3113:3113))
        (PORT d[10] (2515:2515:2515) (2676:2676:2676))
        (PORT d[11] (3475:3475:3475) (3676:3676:3676))
        (PORT d[12] (2297:2297:2297) (2391:2391:2391))
        (PORT clk (3272:3272:3272) (3342:3342:3342))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a26\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1811:1811:1811) (1782:1782:1782))
        (PORT clk (3272:3272:3272) (3342:3342:3342))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a26\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3276:3276:3276) (3346:3346:3346))
        (PORT d[0] (2434:2434:2434) (2414:2414:2414))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a26\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3277:3277:3277) (3347:3347:3347))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a26\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3277:3277:3277) (3347:3347:3347))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a26\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3277:3277:3277) (3347:3347:3347))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a26\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3277:3277:3277) (3347:3347:3347))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a26\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5005:5005:5005) (4933:4933:4933))
        (PORT d[1] (2142:2142:2142) (2132:2132:2132))
        (PORT d[2] (1924:1924:1924) (1894:1894:1894))
        (PORT d[3] (2567:2567:2567) (2506:2506:2506))
        (PORT d[4] (1921:1921:1921) (1907:1907:1907))
        (PORT d[5] (3215:3215:3215) (3267:3267:3267))
        (PORT d[6] (4133:4133:4133) (4244:4244:4244))
        (PORT d[7] (2420:2420:2420) (2387:2387:2387))
        (PORT d[8] (4185:4185:4185) (4252:4252:4252))
        (PORT d[9] (2051:2051:2051) (2057:2057:2057))
        (PORT d[10] (4505:4505:4505) (4668:4668:4668))
        (PORT d[11] (2028:2028:2028) (2022:2022:2022))
        (PORT d[12] (5043:5043:5043) (5006:5006:5006))
        (PORT clk (2519:2519:2519) (2511:2511:2511))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a26\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2519:2519:2519) (2511:2511:2511))
        (PORT d[0] (1755:1755:1755) (1775:1775:1775))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a26\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2520:2520:2520) (2512:2512:2512))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a26\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2520:2520:2520) (2512:2512:2512))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a26\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2520:2520:2520) (2512:2512:2512))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_RGB\|B\[2\]\~27\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (236:236:236) (278:278:278))
        (PORT datab (2130:2130:2130) (2152:2152:2152))
        (PORT datac (1938:1938:1938) (1941:1941:1941))
        (PORT datad (1065:1065:1065) (1056:1056:1056))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datab combout (388:388:388) (393:393:393))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a2\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1931:1931:1931) (2040:2040:2040))
        (PORT clk (3160:3160:3160) (3265:3265:3265))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a2\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3329:3329:3329) (3337:3337:3337))
        (PORT d[1] (1966:1966:1966) (2099:2099:2099))
        (PORT d[2] (2769:2769:2769) (2976:2976:2976))
        (PORT d[3] (2372:2372:2372) (2502:2502:2502))
        (PORT d[4] (2631:2631:2631) (2743:2743:2743))
        (PORT d[5] (2268:2268:2268) (2401:2401:2401))
        (PORT d[6] (2085:2085:2085) (2236:2236:2236))
        (PORT d[7] (2982:2982:2982) (2968:2968:2968))
        (PORT d[8] (2917:2917:2917) (3056:3056:3056))
        (PORT d[9] (3212:3212:3212) (3315:3315:3315))
        (PORT d[10] (2163:2163:2163) (2323:2323:2323))
        (PORT d[11] (2657:2657:2657) (2780:2780:2780))
        (PORT d[12] (2614:2614:2614) (2741:2741:2741))
        (PORT clk (3156:3156:3156) (3261:3261:3261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a2\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2550:2550:2550) (2544:2544:2544))
        (PORT clk (3156:3156:3156) (3261:3261:3261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a2\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3160:3160:3160) (3265:3265:3265))
        (PORT d[0] (3172:3172:3172) (3175:3175:3175))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a2\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3161:3161:3161) (3266:3266:3266))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a2\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3161:3161:3161) (3266:3266:3266))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a2\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3161:3161:3161) (3266:3266:3266))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a2\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3161:3161:3161) (3266:3266:3266))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a2\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4731:4731:4731) (4794:4794:4794))
        (PORT d[1] (2418:2418:2418) (2391:2391:2391))
        (PORT d[2] (1720:1720:1720) (1716:1716:1716))
        (PORT d[3] (4929:4929:4929) (4962:4962:4962))
        (PORT d[4] (3931:3931:3931) (4031:4031:4031))
        (PORT d[5] (2474:2474:2474) (2476:2476:2476))
        (PORT d[6] (5219:5219:5219) (5117:5117:5117))
        (PORT d[7] (1693:1693:1693) (1685:1685:1685))
        (PORT d[8] (2158:2158:2158) (2215:2215:2215))
        (PORT d[9] (1782:1782:1782) (1802:1802:1802))
        (PORT d[10] (2048:2048:2048) (2003:2003:2003))
        (PORT d[11] (3981:3981:3981) (3973:3973:3973))
        (PORT d[12] (5143:5143:5143) (5146:5146:5146))
        (PORT clk (2469:2469:2469) (2460:2460:2460))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a2\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2469:2469:2469) (2460:2460:2460))
        (PORT d[0] (1844:1844:1844) (1810:1810:1810))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a2\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2470:2470:2470) (2461:2461:2461))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a2\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2470:2470:2470) (2461:2461:2461))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a2\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2470:2470:2470) (2461:2461:2461))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a14\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2343:2343:2343) (2483:2483:2483))
        (PORT clk (3564:3564:3564) (3695:3695:3695))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a14\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2375:2375:2375) (2410:2410:2410))
        (PORT d[1] (2766:2766:2766) (2931:2931:2931))
        (PORT d[2] (2703:2703:2703) (2852:2852:2852))
        (PORT d[3] (2395:2395:2395) (2565:2565:2565))
        (PORT d[4] (2724:2724:2724) (2883:2883:2883))
        (PORT d[5] (2297:2297:2297) (2305:2305:2305))
        (PORT d[6] (3408:3408:3408) (3556:3556:3556))
        (PORT d[7] (1960:1960:1960) (1967:1967:1967))
        (PORT d[8] (3230:3230:3230) (3330:3330:3330))
        (PORT d[9] (2294:2294:2294) (2403:2403:2403))
        (PORT d[10] (2567:2567:2567) (2765:2765:2765))
        (PORT d[11] (3343:3343:3343) (3470:3470:3470))
        (PORT d[12] (1823:1823:1823) (1916:1916:1916))
        (PORT clk (3560:3560:3560) (3691:3691:3691))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a14\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2125:2125:2125) (2086:2086:2086))
        (PORT clk (3560:3560:3560) (3691:3691:3691))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a14\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3564:3564:3564) (3695:3695:3695))
        (PORT d[0] (2747:2747:2747) (2717:2717:2717))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a14\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3565:3565:3565) (3696:3696:3696))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a14\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3565:3565:3565) (3696:3696:3696))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a14\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3565:3565:3565) (3696:3696:3696))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a14\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3565:3565:3565) (3696:3696:3696))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a14\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4637:4637:4637) (4565:4565:4565))
        (PORT d[1] (2469:2469:2469) (2453:2453:2453))
        (PORT d[2] (4714:4714:4714) (4645:4645:4645))
        (PORT d[3] (2342:2342:2342) (2320:2320:2320))
        (PORT d[4] (4655:4655:4655) (4603:4603:4603))
        (PORT d[5] (2492:2492:2492) (2536:2536:2536))
        (PORT d[6] (3012:3012:3012) (3156:3156:3156))
        (PORT d[7] (4754:4754:4754) (4697:4697:4697))
        (PORT d[8] (3538:3538:3538) (3617:3617:3617))
        (PORT d[9] (3671:3671:3671) (3814:3814:3814))
        (PORT d[10] (3798:3798:3798) (3961:3961:3961))
        (PORT d[11] (4791:4791:4791) (4745:4745:4745))
        (PORT d[12] (4719:4719:4719) (4686:4686:4686))
        (PORT clk (2532:2532:2532) (2525:2525:2525))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a14\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2532:2532:2532) (2525:2525:2525))
        (PORT d[0] (3037:3037:3037) (2948:2948:2948))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a14\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2533:2533:2533) (2526:2526:2526))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a14\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2533:2533:2533) (2526:2526:2526))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a14\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2533:2533:2533) (2526:2526:2526))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_RGB\|B\[2\]\~24\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1251:1251:1251) (1234:1234:1234))
        (PORT datab (1681:1681:1681) (1638:1638:1638))
        (PORT datac (1885:1885:1885) (1980:1980:1980))
        (PORT datad (2233:2233:2233) (2226:2226:2226))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a26\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3065:3065:3065) (3251:3251:3251))
        (PORT clk (3415:3415:3415) (3515:3515:3515))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a26\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3579:3579:3579) (3816:3816:3816))
        (PORT d[1] (2820:2820:2820) (3001:3001:3001))
        (PORT d[2] (3471:3471:3471) (3664:3664:3664))
        (PORT d[3] (2453:2453:2453) (2642:2642:2642))
        (PORT d[4] (3270:3270:3270) (3345:3345:3345))
        (PORT d[5] (2279:2279:2279) (2412:2412:2412))
        (PORT d[6] (2321:2321:2321) (2427:2427:2427))
        (PORT d[7] (3615:3615:3615) (3719:3719:3719))
        (PORT d[8] (2947:2947:2947) (3104:3104:3104))
        (PORT d[9] (2673:2673:2673) (2819:2819:2819))
        (PORT d[10] (2497:2497:2497) (2651:2651:2651))
        (PORT d[11] (3159:3159:3159) (3368:3368:3368))
        (PORT d[12] (2532:2532:2532) (2655:2655:2655))
        (PORT clk (3411:3411:3411) (3511:3511:3511))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a26\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2559:2559:2559) (2575:2575:2575))
        (PORT clk (3411:3411:3411) (3511:3511:3511))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a26\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3415:3415:3415) (3515:3515:3515))
        (PORT d[0] (3188:3188:3188) (3203:3203:3203))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a26\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3416:3416:3416) (3516:3516:3516))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a26\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3416:3416:3416) (3516:3516:3516))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a26\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3416:3416:3416) (3516:3516:3516))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a26\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3416:3416:3416) (3516:3516:3516))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a26\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2458:2458:2458) (2466:2466:2466))
        (PORT d[1] (2480:2480:2480) (2513:2513:2513))
        (PORT d[2] (1507:1507:1507) (1526:1526:1526))
        (PORT d[3] (2404:2404:2404) (2413:2413:2413))
        (PORT d[4] (3070:3070:3070) (3076:3076:3076))
        (PORT d[5] (1182:1182:1182) (1229:1229:1229))
        (PORT d[6] (1332:1332:1332) (1346:1346:1346))
        (PORT d[7] (2109:2109:2109) (2108:2108:2108))
        (PORT d[8] (1711:1711:1711) (1719:1719:1719))
        (PORT d[9] (3428:3428:3428) (3477:3477:3477))
        (PORT d[10] (2481:2481:2481) (2488:2488:2488))
        (PORT d[11] (2652:2652:2652) (2645:2645:2645))
        (PORT d[12] (1333:1333:1333) (1357:1357:1357))
        (PORT clk (2487:2487:2487) (2472:2472:2472))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a26\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2487:2487:2487) (2472:2472:2472))
        (PORT d[0] (948:948:948) (891:891:891))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a26\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2488:2488:2488) (2473:2473:2473))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a26\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2488:2488:2488) (2473:2473:2473))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a26\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2488:2488:2488) (2473:2473:2473))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a38\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2246:2246:2246) (2379:2379:2379))
        (PORT clk (2555:2555:2555) (2570:2570:2570))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a38\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2683:2683:2683) (2837:2837:2837))
        (PORT d[1] (2260:2260:2260) (2367:2367:2367))
        (PORT d[2] (2634:2634:2634) (2720:2720:2720))
        (PORT d[3] (2356:2356:2356) (2512:2512:2512))
        (PORT d[4] (2319:2319:2319) (2447:2447:2447))
        (PORT d[5] (2631:2631:2631) (2777:2777:2777))
        (PORT d[6] (2991:2991:2991) (3131:3131:3131))
        (PORT d[7] (3072:3072:3072) (3141:3141:3141))
        (PORT d[8] (2833:2833:2833) (2921:2921:2921))
        (PORT d[9] (2313:2313:2313) (2440:2440:2440))
        (PORT d[10] (3137:3137:3137) (3328:3328:3328))
        (PORT d[11] (2954:2954:2954) (3107:3107:3107))
        (PORT d[12] (3151:3151:3151) (3248:3248:3248))
        (PORT clk (2551:2551:2551) (2566:2566:2566))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a38\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2481:2481:2481) (2448:2448:2448))
        (PORT clk (2551:2551:2551) (2566:2566:2566))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a38\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2555:2555:2555) (2570:2570:2570))
        (PORT d[0] (3103:3103:3103) (3079:3079:3079))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a38\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2556:2556:2556) (2571:2571:2571))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a38\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2556:2556:2556) (2571:2571:2571))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a38\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2556:2556:2556) (2571:2571:2571))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a38\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2556:2556:2556) (2571:2571:2571))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a38\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4738:4738:4738) (4814:4814:4814))
        (PORT d[1] (4668:4668:4668) (4956:4956:4956))
        (PORT d[2] (7939:7939:7939) (8051:8051:8051))
        (PORT d[3] (5937:5937:5937) (6002:6002:6002))
        (PORT d[4] (2983:2983:2983) (3093:3093:3093))
        (PORT d[5] (6305:6305:6305) (6348:6348:6348))
        (PORT d[6] (4559:4559:4559) (4757:4757:4757))
        (PORT d[7] (7892:7892:7892) (8021:8021:8021))
        (PORT d[8] (4924:4924:4924) (5181:5181:5181))
        (PORT d[9] (3577:3577:3577) (3695:3695:3695))
        (PORT d[10] (3640:3640:3640) (3736:3736:3736))
        (PORT d[11] (6453:6453:6453) (6516:6516:6516))
        (PORT d[12] (6706:6706:6706) (6744:6744:6744))
        (PORT clk (2481:2481:2481) (2473:2473:2473))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a38\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2481:2481:2481) (2473:2473:2473))
        (PORT d[0] (3482:3482:3482) (3577:3577:3577))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a38\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2482:2482:2482) (2474:2474:2474))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a38\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2482:2482:2482) (2474:2474:2474))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a38\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2482:2482:2482) (2474:2474:2474))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_RGB\|B\[2\]\~25\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (235:235:235) (276:276:276))
        (PORT datab (2281:2281:2281) (2270:2270:2270))
        (PORT datac (1774:1774:1774) (1693:1693:1693))
        (PORT datad (3854:3854:3854) (3733:3733:3733))
        (IOPATH dataa combout (417:417:417) (428:428:428))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_RGB\|B\[2\]\~28\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (236:236:236) (277:277:277))
        (PORT datab (1674:1674:1674) (1650:1650:1650))
        (PORT datac (1587:1587:1587) (1580:1580:1580))
        (PORT datad (696:696:696) (697:697:697))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a62\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2322:2322:2322) (2463:2463:2463))
        (PORT clk (3471:3471:3471) (3595:3595:3595))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a62\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2375:2375:2375) (2412:2412:2412))
        (PORT d[1] (3121:3121:3121) (3284:3284:3284))
        (PORT d[2] (2416:2416:2416) (2553:2553:2553))
        (PORT d[3] (2429:2429:2429) (2601:2601:2601))
        (PORT d[4] (2680:2680:2680) (2839:2839:2839))
        (PORT d[5] (2587:2587:2587) (2718:2718:2718))
        (PORT d[6] (1713:1713:1713) (1825:1825:1825))
        (PORT d[7] (1653:1653:1653) (1660:1660:1660))
        (PORT d[8] (2922:2922:2922) (3028:3028:3028))
        (PORT d[9] (2315:2315:2315) (2429:2429:2429))
        (PORT d[10] (2531:2531:2531) (2729:2729:2729))
        (PORT d[11] (2764:2764:2764) (2924:2924:2924))
        (PORT d[12] (2360:2360:2360) (2459:2459:2459))
        (PORT clk (3467:3467:3467) (3591:3591:3591))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a62\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2371:2371:2371) (2338:2338:2338))
        (PORT clk (3467:3467:3467) (3591:3591:3591))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a62\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3471:3471:3471) (3595:3595:3595))
        (PORT d[0] (3002:3002:3002) (2964:2964:2964))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a62\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3472:3472:3472) (3596:3596:3596))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a62\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3472:3472:3472) (3596:3596:3596))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a62\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3472:3472:3472) (3596:3596:3596))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a62\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3472:3472:3472) (3596:3596:3596))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a62\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4671:4671:4671) (4602:4602:4602))
        (PORT d[1] (2505:2505:2505) (2490:2490:2490))
        (PORT d[2] (2243:2243:2243) (2206:2206:2206))
        (PORT d[3] (2330:2330:2330) (2302:2302:2302))
        (PORT d[4] (4973:4973:4973) (4930:4930:4930))
        (PORT d[5] (2870:2870:2870) (2922:2922:2922))
        (PORT d[6] (3766:3766:3766) (3878:3878:3878))
        (PORT d[7] (4794:4794:4794) (4742:4742:4742))
        (PORT d[8] (2144:2144:2144) (2235:2235:2235))
        (PORT d[9] (3962:3962:3962) (4095:4095:4095))
        (PORT d[10] (4218:4218:4218) (4391:4391:4391))
        (PORT d[11] (5141:5141:5141) (5089:5089:5089))
        (PORT d[12] (5110:5110:5110) (5110:5110:5110))
        (PORT clk (2529:2529:2529) (2523:2523:2523))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a62\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2529:2529:2529) (2523:2523:2523))
        (PORT d[0] (2361:2361:2361) (2218:2218:2218))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a62\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2530:2530:2530) (2524:2524:2524))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a62\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2530:2530:2530) (2524:2524:2524))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a62\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2530:2530:2530) (2524:2524:2524))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a86\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3041:3041:3041) (3232:3232:3232))
        (PORT clk (3424:3424:3424) (3509:3509:3509))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a86\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3656:3656:3656) (3872:3872:3872))
        (PORT d[1] (2839:2839:2839) (3022:3022:3022))
        (PORT d[2] (3423:3423:3423) (3612:3612:3612))
        (PORT d[3] (2719:2719:2719) (2901:2901:2901))
        (PORT d[4] (3281:3281:3281) (3356:3356:3356))
        (PORT d[5] (2312:2312:2312) (2446:2446:2446))
        (PORT d[6] (2326:2326:2326) (2433:2433:2433))
        (PORT d[7] (3099:3099:3099) (3260:3260:3260))
        (PORT d[8] (3001:3001:3001) (3160:3160:3160))
        (PORT d[9] (3093:3093:3093) (3243:3243:3243))
        (PORT d[10] (2459:2459:2459) (2612:2612:2612))
        (PORT d[11] (3181:3181:3181) (3395:3395:3395))
        (PORT d[12] (2626:2626:2626) (2756:2756:2756))
        (PORT clk (3420:3420:3420) (3505:3505:3505))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a86\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2490:2490:2490) (2464:2464:2464))
        (PORT clk (3420:3420:3420) (3505:3505:3505))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a86\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3424:3424:3424) (3509:3509:3509))
        (PORT d[0] (3112:3112:3112) (3095:3095:3095))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a86\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3425:3425:3425) (3510:3510:3510))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a86\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3425:3425:3425) (3510:3510:3510))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a86\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3425:3425:3425) (3510:3510:3510))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a86\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3425:3425:3425) (3510:3510:3510))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a86\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2807:2807:2807) (2814:2814:2814))
        (PORT d[1] (2185:2185:2185) (2233:2233:2233))
        (PORT d[2] (1492:1492:1492) (1509:1509:1509))
        (PORT d[3] (1522:1522:1522) (1567:1567:1567))
        (PORT d[4] (3071:3071:3071) (3077:3077:3077))
        (PORT d[5] (1871:1871:1871) (1900:1900:1900))
        (PORT d[6] (1566:1566:1566) (1604:1604:1604))
        (PORT d[7] (2078:2078:2078) (2074:2074:2074))
        (PORT d[8] (2051:2051:2051) (2045:2045:2045))
        (PORT d[9] (3824:3824:3824) (3875:3875:3875))
        (PORT d[10] (2446:2446:2446) (2447:2447:2447))
        (PORT d[11] (1151:1151:1151) (1200:1200:1200))
        (PORT d[12] (1350:1350:1350) (1374:1374:1374))
        (PORT clk (2482:2482:2482) (2467:2467:2467))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a86\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2482:2482:2482) (2467:2467:2467))
        (PORT d[0] (1568:1568:1568) (1503:1503:1503))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a86\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2483:2483:2483) (2468:2468:2468))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a86\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2483:2483:2483) (2468:2468:2468))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a86\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2483:2483:2483) (2468:2468:2468))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a74\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2325:2325:2325) (2466:2466:2466))
        (PORT clk (3574:3574:3574) (3706:3706:3706))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a74\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2025:2025:2025) (2060:2060:2060))
        (PORT d[1] (2791:2791:2791) (2957:2957:2957))
        (PORT d[2] (2696:2696:2696) (2844:2844:2844))
        (PORT d[3] (2407:2407:2407) (2576:2576:2576))
        (PORT d[4] (2694:2694:2694) (2847:2847:2847))
        (PORT d[5] (2291:2291:2291) (2300:2300:2300))
        (PORT d[6] (1733:1733:1733) (1847:1847:1847))
        (PORT d[7] (2000:2000:2000) (2011:2011:2011))
        (PORT d[8] (3547:3547:3547) (3665:3665:3665))
        (PORT d[9] (2605:2605:2605) (2741:2741:2741))
        (PORT d[10] (2548:2548:2548) (2749:2749:2749))
        (PORT d[11] (3401:3401:3401) (3527:3527:3527))
        (PORT d[12] (1924:1924:1924) (2016:2016:2016))
        (PORT clk (3570:3570:3570) (3702:3702:3702))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a74\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2168:2168:2168) (2148:2148:2148))
        (PORT clk (3570:3570:3570) (3702:3702:3702))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a74\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3574:3574:3574) (3706:3706:3706))
        (PORT d[0] (2790:2790:2790) (2779:2779:2779))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a74\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3575:3575:3575) (3707:3707:3707))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a74\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3575:3575:3575) (3707:3707:3707))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a74\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3575:3575:3575) (3707:3707:3707))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a74\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3575:3575:3575) (3707:3707:3707))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a74\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4683:4683:4683) (4614:4614:4614))
        (PORT d[1] (3469:3469:3469) (3599:3599:3599))
        (PORT d[2] (4698:4698:4698) (4626:4626:4626))
        (PORT d[3] (2315:2315:2315) (2293:2293:2293))
        (PORT d[4] (4634:4634:4634) (4594:4594:4594))
        (PORT d[5] (2486:2486:2486) (2529:2529:2529))
        (PORT d[6] (3434:3434:3434) (3556:3556:3556))
        (PORT d[7] (4765:4765:4765) (4707:4707:4707))
        (PORT d[8] (3503:3503:3503) (3580:3580:3580))
        (PORT d[9] (3632:3632:3632) (3774:3774:3774))
        (PORT d[10] (3828:3828:3828) (3999:3999:3999))
        (PORT d[11] (4765:4765:4765) (4716:4716:4716))
        (PORT d[12] (4672:4672:4672) (4632:4632:4632))
        (PORT clk (2535:2535:2535) (2526:2526:2526))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a74\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2535:2535:2535) (2526:2526:2526))
        (PORT d[0] (4186:4186:4186) (4055:4055:4055))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a74\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2536:2536:2536) (2527:2527:2527))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a74\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2536:2536:2536) (2527:2527:2527))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a74\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2536:2536:2536) (2527:2527:2527))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a50\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3169:3169:3169) (3402:3402:3402))
        (PORT clk (3882:3882:3882) (4048:4048:4048))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a50\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3599:3599:3599) (3850:3850:3850))
        (PORT d[1] (2815:2815:2815) (3004:3004:3004))
        (PORT d[2] (3926:3926:3926) (4164:4164:4164))
        (PORT d[3] (2483:2483:2483) (2662:2662:2662))
        (PORT d[4] (3112:3112:3112) (3251:3251:3251))
        (PORT d[5] (3013:3013:3013) (3174:3174:3174))
        (PORT d[6] (2493:2493:2493) (2645:2645:2645))
        (PORT d[7] (3543:3543:3543) (3748:3748:3748))
        (PORT d[8] (3746:3746:3746) (3948:3948:3948))
        (PORT d[9] (3427:3427:3427) (3613:3613:3613))
        (PORT d[10] (3631:3631:3631) (3830:3830:3830))
        (PORT d[11] (3200:3200:3200) (3403:3403:3403))
        (PORT d[12] (2293:2293:2293) (2432:2432:2432))
        (PORT clk (3878:3878:3878) (4044:4044:4044))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a50\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2375:2375:2375) (2414:2414:2414))
        (PORT clk (3878:3878:3878) (4044:4044:4044))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a50\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3882:3882:3882) (4048:4048:4048))
        (PORT d[0] (2997:2997:2997) (3045:3045:3045))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a50\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3883:3883:3883) (4049:4049:4049))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a50\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3883:3883:3883) (4049:4049:4049))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a50\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3883:3883:3883) (4049:4049:4049))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a50\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3883:3883:3883) (4049:4049:4049))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a50\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2806:2806:2806) (2825:2825:2825))
        (PORT d[1] (2496:2496:2496) (2534:2534:2534))
        (PORT d[2] (5232:5232:5232) (5282:5282:5282))
        (PORT d[3] (2820:2820:2820) (2811:2811:2811))
        (PORT d[4] (2916:2916:2916) (3026:3026:3026))
        (PORT d[5] (2194:2194:2194) (2265:2265:2265))
        (PORT d[6] (2822:2822:2822) (2790:2790:2790))
        (PORT d[7] (2806:2806:2806) (2755:2755:2755))
        (PORT d[8] (4221:4221:4221) (4525:4525:4525))
        (PORT d[9] (2284:2284:2284) (2299:2299:2299))
        (PORT d[10] (2490:2490:2490) (2474:2474:2474))
        (PORT d[11] (5784:5784:5784) (5840:5840:5840))
        (PORT d[12] (5781:5781:5781) (5876:5876:5876))
        (PORT clk (2486:2486:2486) (2472:2472:2472))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a50\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2486:2486:2486) (2472:2472:2472))
        (PORT d[0] (3183:3183:3183) (3285:3285:3285))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a50\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2487:2487:2487) (2473:2473:2473))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a50\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2487:2487:2487) (2473:2473:2473))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a50\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2487:2487:2487) (2473:2473:2473))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_RGB\|B\[2\]\~22\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1714:1714:1714) (1700:1700:1700))
        (PORT datab (2561:2561:2561) (2542:2542:2542))
        (PORT datac (1941:1941:1941) (1944:1944:1944))
        (PORT datad (2159:2159:2159) (2251:2251:2251))
        (IOPATH dataa combout (400:400:400) (400:400:400))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_RGB\|B\[2\]\~23\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1431:1431:1431) (1419:1419:1419))
        (PORT datab (1187:1187:1187) (1124:1124:1124))
        (PORT datac (204:204:204) (236:236:236))
        (PORT datad (2151:2151:2151) (2241:2241:2241))
        (IOPATH dataa combout (357:357:357) (354:354:354))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_RGB\|B\[2\]\~31\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1192:1192:1192) (1129:1129:1129))
        (PORT datab (234:234:234) (269:269:269))
        (PORT datac (1586:1586:1586) (1579:1579:1579))
        (PORT datad (205:205:205) (229:229:229))
        (IOPATH dataa combout (383:383:383) (400:400:400))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_RGB\|B\[2\]\~32\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (3448:3448:3448) (3567:3567:3567))
        (PORT datad (1881:1881:1881) (1848:1848:1848))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a51\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3708:3708:3708) (3830:3830:3830))
        (PORT clk (3336:3336:3336) (3392:3392:3392))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a51\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3286:3286:3286) (3508:3508:3508))
        (PORT d[1] (2507:2507:2507) (2696:2696:2696))
        (PORT d[2] (3135:3135:3135) (3318:3318:3318))
        (PORT d[3] (2763:2763:2763) (2946:2946:2946))
        (PORT d[4] (3483:3483:3483) (3661:3661:3661))
        (PORT d[5] (2347:2347:2347) (2486:2486:2486))
        (PORT d[6] (2533:2533:2533) (2726:2726:2726))
        (PORT d[7] (3258:3258:3258) (3386:3386:3386))
        (PORT d[8] (3046:3046:3046) (3208:3208:3208))
        (PORT d[9] (2697:2697:2697) (2855:2855:2855))
        (PORT d[10] (2105:2105:2105) (2274:2274:2274))
        (PORT d[11] (3077:3077:3077) (3292:3292:3292))
        (PORT d[12] (2559:2559:2559) (2673:2673:2673))
        (PORT clk (3332:3332:3332) (3388:3388:3388))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a51\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2554:2554:2554) (2567:2567:2567))
        (PORT clk (3332:3332:3332) (3388:3388:3388))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a51\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3336:3336:3336) (3392:3392:3392))
        (PORT d[0] (3204:3204:3204) (3220:3220:3220))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a51\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3337:3337:3337) (3393:3393:3393))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a51\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3337:3337:3337) (3393:3393:3393))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a51\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3337:3337:3337) (3393:3393:3393))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a51\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3337:3337:3337) (3393:3393:3393))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a51\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2804:2804:2804) (2812:2812:2812))
        (PORT d[1] (2556:2556:2556) (2595:2595:2595))
        (PORT d[2] (1821:1821:1821) (1831:1831:1831))
        (PORT d[3] (1516:1516:1516) (1560:1560:1560))
        (PORT d[4] (1154:1154:1154) (1199:1199:1199))
        (PORT d[5] (1215:1215:1215) (1256:1256:1256))
        (PORT d[6] (1546:1546:1546) (1582:1582:1582))
        (PORT d[7] (1416:1416:1416) (1430:1430:1430))
        (PORT d[8] (2073:2073:2073) (2071:2071:2071))
        (PORT d[9] (876:876:876) (933:933:933))
        (PORT d[10] (1144:1144:1144) (1177:1177:1177))
        (PORT d[11] (1484:1484:1484) (1525:1525:1525))
        (PORT d[12] (1672:1672:1672) (1688:1688:1688))
        (PORT clk (2469:2469:2469) (2456:2456:2456))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a51\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2469:2469:2469) (2456:2456:2456))
        (PORT d[0] (597:597:597) (548:548:548))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a51\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2470:2470:2470) (2457:2457:2457))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a51\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2470:2470:2470) (2457:2457:2457))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a51\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2470:2470:2470) (2457:2457:2457))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a3\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2820:2820:2820) (2984:2984:2984))
        (PORT clk (3038:3038:3038) (3090:3090:3090))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a3\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3227:3227:3227) (3466:3466:3466))
        (PORT d[1] (2912:2912:2912) (3117:3117:3117))
        (PORT d[2] (3745:3745:3745) (3967:3967:3967))
        (PORT d[3] (3169:3169:3169) (3370:3370:3370))
        (PORT d[4] (3474:3474:3474) (3679:3679:3679))
        (PORT d[5] (3049:3049:3049) (3210:3210:3210))
        (PORT d[6] (2879:2879:2879) (3075:3075:3075))
        (PORT d[7] (3461:3461:3461) (3608:3608:3608))
        (PORT d[8] (3333:3333:3333) (3509:3509:3509))
        (PORT d[9] (3079:3079:3079) (3256:3256:3256))
        (PORT d[10] (2765:2765:2765) (2941:2941:2941))
        (PORT d[11] (3158:3158:3158) (3378:3378:3378))
        (PORT d[12] (2693:2693:2693) (2851:2851:2851))
        (PORT clk (3034:3034:3034) (3086:3086:3086))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a3\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2899:2899:2899) (2900:2900:2900))
        (PORT clk (3034:3034:3034) (3086:3086:3086))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a3\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3038:3038:3038) (3090:3090:3090))
        (PORT d[0] (3521:3521:3521) (3531:3531:3531))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a3\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3039:3039:3039) (3091:3091:3091))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a3\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3039:3039:3039) (3091:3091:3091))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a3\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3039:3039:3039) (3091:3091:3091))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a3\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3039:3039:3039) (3091:3091:3091))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a3\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3115:3115:3115) (3098:3098:3098))
        (PORT d[1] (4340:4340:4340) (4296:4296:4296))
        (PORT d[2] (2576:2576:2576) (2594:2594:2594))
        (PORT d[3] (4365:4365:4365) (4305:4305:4305))
        (PORT d[4] (3843:3843:3843) (3897:3897:3897))
        (PORT d[5] (2452:2452:2452) (2472:2472:2472))
        (PORT d[6] (4956:4956:4956) (4971:4971:4971))
        (PORT d[7] (2777:2777:2777) (2780:2780:2780))
        (PORT d[8] (2982:2982:2982) (3109:3109:3109))
        (PORT d[9] (3552:3552:3552) (3613:3613:3613))
        (PORT d[10] (5224:5224:5224) (5439:5439:5439))
        (PORT d[11] (2566:2566:2566) (2602:2602:2602))
        (PORT d[12] (2285:2285:2285) (2286:2286:2286))
        (PORT clk (2494:2494:2494) (2482:2482:2482))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a3\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2494:2494:2494) (2482:2482:2482))
        (PORT d[0] (2676:2676:2676) (2725:2725:2725))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a3\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2495:2495:2495) (2483:2483:2483))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a3\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2495:2495:2495) (2483:2483:2483))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a3\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2495:2495:2495) (2483:2483:2483))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_RGB\|B\[3\]\~37\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1487:1487:1487) (1536:1536:1536))
        (PORT datab (425:425:425) (436:436:436))
        (PORT datac (1918:1918:1918) (1864:1864:1864))
        (PORT datad (305:305:305) (393:393:393))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a3\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3884:3884:3884) (4116:4116:4116))
        (PORT clk (3761:3761:3761) (3897:3897:3897))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a3\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3689:3689:3689) (3917:3917:3917))
        (PORT d[1] (2509:2509:2509) (2703:2703:2703))
        (PORT d[2] (3590:3590:3590) (3837:3837:3837))
        (PORT d[3] (2705:2705:2705) (2875:2875:2875))
        (PORT d[4] (3041:3041:3041) (3187:3187:3187))
        (PORT d[5] (3604:3604:3604) (3739:3739:3739))
        (PORT d[6] (2849:2849:2849) (2993:2993:2993))
        (PORT d[7] (3511:3511:3511) (3712:3712:3712))
        (PORT d[8] (4025:4025:4025) (4168:4168:4168))
        (PORT d[9] (3100:3100:3100) (3291:3291:3291))
        (PORT d[10] (3007:3007:3007) (3222:3222:3222))
        (PORT d[11] (3779:3779:3779) (4015:4015:4015))
        (PORT d[12] (2374:2374:2374) (2514:2514:2514))
        (PORT clk (3757:3757:3757) (3893:3893:3893))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a3\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2597:2597:2597) (2638:2638:2638))
        (PORT clk (3757:3757:3757) (3893:3893:3893))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a3\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3761:3761:3761) (3897:3897:3897))
        (PORT d[0] (3219:3219:3219) (3269:3269:3269))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a3\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3762:3762:3762) (3898:3898:3898))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a3\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3762:3762:3762) (3898:3898:3898))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a3\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3762:3762:3762) (3898:3898:3898))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a3\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3762:3762:3762) (3898:3898:3898))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a3\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3124:3124:3124) (3152:3152:3152))
        (PORT d[1] (2211:2211:2211) (2260:2260:2260))
        (PORT d[2] (5570:5570:5570) (5627:5627:5627))
        (PORT d[3] (3176:3176:3176) (3166:3166:3166))
        (PORT d[4] (3293:3293:3293) (3398:3398:3398))
        (PORT d[5] (2484:2484:2484) (2544:2544:2544))
        (PORT d[6] (3476:3476:3476) (3465:3465:3465))
        (PORT d[7] (3190:3190:3190) (3138:3138:3138))
        (PORT d[8] (4278:4278:4278) (4588:4588:4588))
        (PORT d[9] (2231:2231:2231) (2240:2240:2240))
        (PORT d[10] (2796:2796:2796) (2778:2778:2778))
        (PORT d[11] (5169:5169:5169) (5243:5243:5243))
        (PORT d[12] (5470:5470:5470) (5571:5571:5571))
        (PORT clk (2473:2473:2473) (2462:2462:2462))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a3\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2473:2473:2473) (2462:2462:2462))
        (PORT d[0] (3241:3241:3241) (3374:3374:3374))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a3\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2474:2474:2474) (2463:2463:2463))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a3\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2474:2474:2474) (2463:2463:2463))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a3\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2474:2474:2474) (2463:2463:2463))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a51\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3911:3911:3911) (4144:4144:4144))
        (PORT clk (3703:3703:3703) (3814:3814:3814))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a51\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3325:3325:3325) (3554:3554:3554))
        (PORT d[1] (2776:2776:2776) (2959:2959:2959))
        (PORT d[2] (3974:3974:3974) (4281:4281:4281))
        (PORT d[3] (2811:2811:2811) (3022:3022:3022))
        (PORT d[4] (3147:3147:3147) (3291:3291:3291))
        (PORT d[5] (3260:3260:3260) (3401:3401:3401))
        (PORT d[6] (3411:3411:3411) (3555:3555:3555))
        (PORT d[7] (3521:3521:3521) (3692:3692:3692))
        (PORT d[8] (3425:3425:3425) (3628:3628:3628))
        (PORT d[9] (3108:3108:3108) (3309:3309:3309))
        (PORT d[10] (2628:2628:2628) (2848:2848:2848))
        (PORT d[11] (3458:3458:3458) (3701:3701:3701))
        (PORT d[12] (2997:2997:2997) (3153:3153:3153))
        (PORT clk (3699:3699:3699) (3810:3810:3810))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a51\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2651:2651:2651) (2690:2690:2690))
        (PORT clk (3699:3699:3699) (3810:3810:3810))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a51\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3703:3703:3703) (3814:3814:3814))
        (PORT d[0] (3273:3273:3273) (3321:3321:3321))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a51\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3704:3704:3704) (3815:3815:3815))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a51\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3704:3704:3704) (3815:3815:3815))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a51\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3704:3704:3704) (3815:3815:3815))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a51\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3704:3704:3704) (3815:3815:3815))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a51\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3480:3480:3480) (3507:3507:3507))
        (PORT d[1] (2868:2868:2868) (2904:2904:2904))
        (PORT d[2] (5553:5553:5553) (5653:5653:5653))
        (PORT d[3] (3532:3532:3532) (3522:3522:3522))
        (PORT d[4] (3291:3291:3291) (3374:3374:3374))
        (PORT d[5] (2839:2839:2839) (2896:2896:2896))
        (PORT d[6] (3534:3534:3534) (3517:3517:3517))
        (PORT d[7] (3579:3579:3579) (3525:3525:3525))
        (PORT d[8] (4640:4640:4640) (4949:4949:4949))
        (PORT d[9] (2611:2611:2611) (2618:2618:2618))
        (PORT d[10] (5665:5665:5665) (5892:5892:5892))
        (PORT d[11] (5486:5486:5486) (5556:5556:5556))
        (PORT d[12] (5471:5471:5471) (5567:5567:5567))
        (PORT clk (2453:2453:2453) (2440:2440:2440))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a51\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2453:2453:2453) (2440:2440:2440))
        (PORT d[0] (2997:2997:2997) (3154:3154:3154))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a51\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2454:2454:2454) (2441:2441:2441))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a51\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2454:2454:2454) (2441:2441:2441))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a51\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2454:2454:2454) (2441:2441:2441))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_RGB\|B\[3\]\~38\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (236:236:236) (276:276:276))
        (PORT datab (1828:1828:1828) (1735:1735:1735))
        (PORT datac (1451:1451:1451) (1494:1494:1494))
        (PORT datad (1430:1430:1430) (1342:1342:1342))
        (IOPATH dataa combout (417:417:417) (428:428:428))
        (IOPATH datab combout (402:402:402) (368:368:368))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a63\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2444:2444:2444) (2599:2599:2599))
        (PORT clk (3146:3146:3146) (3173:3173:3173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a63\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2432:2432:2432) (2485:2485:2485))
        (PORT d[1] (2751:2751:2751) (2932:2932:2932))
        (PORT d[2] (2270:2270:2270) (2385:2385:2385))
        (PORT d[3] (2670:2670:2670) (2803:2803:2803))
        (PORT d[4] (1926:1926:1926) (2039:2039:2039))
        (PORT d[5] (2700:2700:2700) (2825:2825:2825))
        (PORT d[6] (2632:2632:2632) (2742:2742:2742))
        (PORT d[7] (2988:2988:2988) (3043:3043:3043))
        (PORT d[8] (3167:3167:3167) (3234:3234:3234))
        (PORT d[9] (2610:2610:2610) (2712:2712:2712))
        (PORT d[10] (2995:2995:2995) (3134:3134:3134))
        (PORT d[11] (2754:2754:2754) (2924:2924:2924))
        (PORT d[12] (2535:2535:2535) (2633:2633:2633))
        (PORT clk (3142:3142:3142) (3169:3169:3169))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a63\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2530:2530:2530) (2495:2495:2495))
        (PORT clk (3142:3142:3142) (3169:3169:3169))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a63\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3146:3146:3146) (3173:3173:3173))
        (PORT d[0] (3152:3152:3152) (3126:3126:3126))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a63\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3147:3147:3147) (3174:3174:3174))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a63\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3147:3147:3147) (3174:3174:3174))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a63\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3147:3147:3147) (3174:3174:3174))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a63\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3147:3147:3147) (3174:3174:3174))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a63\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5384:5384:5384) (5362:5362:5362))
        (PORT d[1] (3843:3843:3843) (4033:4033:4033))
        (PORT d[2] (6299:6299:6299) (6390:6390:6390))
        (PORT d[3] (4862:4862:4862) (4909:4909:4909))
        (PORT d[4] (5667:5667:5667) (5581:5581:5581))
        (PORT d[5] (2976:2976:2976) (3111:3111:3111))
        (PORT d[6] (3748:3748:3748) (3877:3877:3877))
        (PORT d[7] (6538:6538:6538) (6647:6647:6647))
        (PORT d[8] (3439:3439:3439) (3655:3655:3655))
        (PORT d[9] (2742:2742:2742) (2937:2937:2937))
        (PORT d[10] (3949:3949:3949) (4079:4079:4079))
        (PORT d[11] (6694:6694:6694) (6748:6748:6748))
        (PORT d[12] (5036:5036:5036) (5064:5064:5064))
        (PORT clk (2502:2502:2502) (2498:2498:2498))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a63\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2502:2502:2502) (2498:2498:2498))
        (PORT d[0] (5290:5290:5290) (5279:5279:5279))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a63\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2503:2503:2503) (2499:2499:2499))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a63\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2503:2503:2503) (2499:2499:2499))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a63\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2503:2503:2503) (2499:2499:2499))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a15\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3063:3063:3063) (3216:3216:3216))
        (PORT clk (3354:3354:3354) (3430:3430:3430))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a15\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2276:2276:2276) (2322:2322:2322))
        (PORT d[1] (1603:1603:1603) (1656:1656:1656))
        (PORT d[2] (1606:1606:1606) (1670:1670:1670))
        (PORT d[3] (1952:1952:1952) (2010:2010:2010))
        (PORT d[4] (1604:1604:1604) (1665:1665:1665))
        (PORT d[5] (1601:1601:1601) (1673:1673:1673))
        (PORT d[6] (1543:1543:1543) (1584:1584:1584))
        (PORT d[7] (1561:1561:1561) (1603:1603:1603))
        (PORT d[8] (3049:3049:3049) (3076:3076:3076))
        (PORT d[9] (1541:1541:1541) (1600:1600:1600))
        (PORT d[10] (1370:1370:1370) (1431:1431:1431))
        (PORT d[11] (2196:2196:2196) (2228:2228:2228))
        (PORT d[12] (1304:1304:1304) (1377:1377:1377))
        (PORT clk (3350:3350:3350) (3426:3426:3426))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a15\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1769:1769:1769) (1683:1683:1683))
        (PORT clk (3350:3350:3350) (3426:3426:3426))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a15\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3354:3354:3354) (3430:3430:3430))
        (PORT d[0] (2391:2391:2391) (2314:2314:2314))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a15\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3355:3355:3355) (3431:3431:3431))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a15\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3355:3355:3355) (3431:3431:3431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a15\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3355:3355:3355) (3431:3431:3431))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a15\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3355:3355:3355) (3431:3431:3431))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a15\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5662:5662:5662) (5619:5619:5619))
        (PORT d[1] (3485:3485:3485) (3663:3663:3663))
        (PORT d[2] (5262:5262:5262) (5338:5338:5338))
        (PORT d[3] (4781:4781:4781) (4801:4801:4801))
        (PORT d[4] (5028:5028:5028) (4926:4926:4926))
        (PORT d[5] (2595:2595:2595) (2706:2706:2706))
        (PORT d[6] (3691:3691:3691) (3792:3792:3792))
        (PORT d[7] (5471:5471:5471) (5516:5516:5516))
        (PORT d[8] (3783:3783:3783) (3954:3954:3954))
        (PORT d[9] (2718:2718:2718) (2875:2875:2875))
        (PORT d[10] (3933:3933:3933) (4034:4034:4034))
        (PORT d[11] (5415:5415:5415) (5292:5292:5292))
        (PORT d[12] (5110:5110:5110) (5100:5100:5100))
        (PORT clk (2504:2504:2504) (2500:2500:2500))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a15\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2504:2504:2504) (2500:2500:2500))
        (PORT d[0] (3091:3091:3091) (3069:3069:3069))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a15\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2505:2505:2505) (2501:2501:2501))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a15\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2505:2505:2505) (2501:2501:2501))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a15\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2505:2505:2505) (2501:2501:2501))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_RGB\|B\[3\]\~35\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2090:2090:2090) (2162:2162:2162))
        (PORT datab (3227:3227:3227) (3284:3284:3284))
        (PORT datac (1752:1752:1752) (1768:1768:1768))
        (PORT datad (2387:2387:2387) (2325:2325:2325))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a15\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2409:2409:2409) (2562:2562:2562))
        (PORT clk (3006:3006:3006) (3068:3068:3068))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a15\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2237:2237:2237) (2302:2302:2302))
        (PORT d[1] (2426:2426:2426) (2595:2595:2595))
        (PORT d[2] (2226:2226:2226) (2349:2349:2349))
        (PORT d[3] (2695:2695:2695) (2822:2822:2822))
        (PORT d[4] (1629:1629:1629) (1716:1716:1716))
        (PORT d[5] (2942:2942:2942) (3019:3019:3019))
        (PORT d[6] (2335:2335:2335) (2440:2440:2440))
        (PORT d[7] (2977:2977:2977) (3002:3002:3002))
        (PORT d[8] (2821:2821:2821) (2873:2873:2873))
        (PORT d[9] (1889:1889:1889) (1975:1975:1975))
        (PORT d[10] (3014:3014:3014) (3159:3159:3159))
        (PORT d[11] (2682:2682:2682) (2845:2845:2845))
        (PORT d[12] (2586:2586:2586) (2711:2711:2711))
        (PORT clk (3002:3002:3002) (3064:3064:3064))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a15\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2048:2048:2048) (1993:1993:1993))
        (PORT clk (3002:3002:3002) (3064:3064:3064))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a15\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3006:3006:3006) (3068:3068:3068))
        (PORT d[0] (2670:2670:2670) (2624:2624:2624))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a15\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3007:3007:3007) (3069:3069:3069))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a15\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3007:3007:3007) (3069:3069:3069))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a15\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3007:3007:3007) (3069:3069:3069))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a15\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3007:3007:3007) (3069:3069:3069))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a15\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6063:6063:6063) (6041:6041:6041))
        (PORT d[1] (4281:4281:4281) (4497:4497:4497))
        (PORT d[2] (5942:5942:5942) (6026:6026:6026))
        (PORT d[3] (5560:5560:5560) (5603:5603:5603))
        (PORT d[4] (6411:6411:6411) (6345:6345:6345))
        (PORT d[5] (3356:3356:3356) (3495:3495:3495))
        (PORT d[6] (4417:4417:4417) (4540:4540:4540))
        (PORT d[7] (6930:6930:6930) (7032:7032:7032))
        (PORT d[8] (3839:3839:3839) (4065:4065:4065))
        (PORT d[9] (3446:3446:3446) (3638:3638:3638))
        (PORT d[10] (4659:4659:4659) (4787:4787:4787))
        (PORT d[11] (7429:7429:7429) (7493:7493:7493))
        (PORT d[12] (5464:5464:5464) (5497:5497:5497))
        (PORT clk (2520:2520:2520) (2511:2511:2511))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a15\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2520:2520:2520) (2511:2511:2511))
        (PORT d[0] (3921:3921:3921) (3929:3929:3929))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a15\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2521:2521:2521) (2512:2512:2512))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a15\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2521:2521:2521) (2512:2512:2512))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a15\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2521:2521:2521) (2512:2512:2512))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a63\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2358:2358:2358) (2502:2502:2502))
        (PORT clk (2527:2527:2527) (2525:2525:2525))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a63\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2599:2599:2599) (2706:2706:2706))
        (PORT d[1] (2006:2006:2006) (2119:2119:2119))
        (PORT d[2] (2065:2065:2065) (2189:2189:2189))
        (PORT d[3] (2280:2280:2280) (2387:2387:2387))
        (PORT d[4] (3163:3163:3163) (3368:3368:3368))
        (PORT d[5] (3228:3228:3228) (3374:3374:3374))
        (PORT d[6] (2811:2811:2811) (2890:2890:2890))
        (PORT d[7] (3121:3121:3121) (3166:3166:3166))
        (PORT d[8] (3320:3320:3320) (3367:3367:3367))
        (PORT d[9] (3271:3271:3271) (3445:3445:3445))
        (PORT d[10] (2407:2407:2407) (2542:2542:2542))
        (PORT d[11] (2512:2512:2512) (2613:2613:2613))
        (PORT d[12] (2998:2998:2998) (3138:3138:3138))
        (PORT clk (2523:2523:2523) (2521:2521:2521))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a63\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2486:2486:2486) (2482:2482:2482))
        (PORT clk (2523:2523:2523) (2521:2521:2521))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a63\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2527:2527:2527) (2525:2525:2525))
        (PORT d[0] (3107:3107:3107) (3113:3113:3113))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a63\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2528:2528:2528) (2526:2526:2526))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a63\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2528:2528:2528) (2526:2526:2526))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a63\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2528:2528:2528) (2526:2526:2526))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a63\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2528:2528:2528) (2526:2526:2526))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a63\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3240:3240:3240) (3292:3292:3292))
        (PORT d[1] (5422:5422:5422) (5230:5230:5230))
        (PORT d[2] (6842:6842:6842) (7065:7065:7065))
        (PORT d[3] (4606:4606:4606) (4657:4657:4657))
        (PORT d[4] (3257:3257:3257) (3330:3330:3330))
        (PORT d[5] (5166:5166:5166) (5159:5159:5159))
        (PORT d[6] (5279:5279:5279) (5280:5280:5280))
        (PORT d[7] (5347:5347:5347) (5413:5413:5413))
        (PORT d[8] (4759:4759:4759) (5035:5035:5035))
        (PORT d[9] (3648:3648:3648) (3834:3834:3834))
        (PORT d[10] (4943:4943:4943) (5004:5004:5004))
        (PORT d[11] (4966:4966:4966) (5002:5002:5002))
        (PORT d[12] (4427:4427:4427) (4339:4339:4339))
        (PORT clk (2512:2512:2512) (2506:2506:2506))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a63\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2512:2512:2512) (2506:2506:2506))
        (PORT d[0] (4272:4272:4272) (4028:4028:4028))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a63\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2513:2513:2513) (2507:2507:2507))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a63\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2513:2513:2513) (2507:2507:2507))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a63\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2513:2513:2513) (2507:2507:2507))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_RGB\|B\[3\]\~36\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2090:2090:2090) (2162:2162:2162))
        (PORT datab (233:233:233) (268:268:268))
        (PORT datac (3289:3289:3289) (3207:3207:3207))
        (PORT datad (1774:1774:1774) (1792:1792:1792))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_RGB\|B\[3\]\~39\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (309:309:309) (398:398:398))
        (PORT datab (235:235:235) (270:270:270))
        (PORT datac (2186:2186:2186) (2194:2194:2194))
        (PORT datad (441:441:441) (504:504:504))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a75\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3046:3046:3046) (3200:3200:3200))
        (PORT clk (3706:3706:3706) (3800:3800:3800))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a75\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2971:2971:2971) (2984:2984:2984))
        (PORT d[1] (2738:2738:2738) (2895:2895:2895))
        (PORT d[2] (3011:3011:3011) (3158:3158:3158))
        (PORT d[3] (2425:2425:2425) (2594:2594:2594))
        (PORT d[4] (3026:3026:3026) (3050:3050:3050))
        (PORT d[5] (3799:3799:3799) (3910:3910:3910))
        (PORT d[6] (3504:3504:3504) (3693:3693:3693))
        (PORT d[7] (2719:2719:2719) (2726:2726:2726))
        (PORT d[8] (3484:3484:3484) (3600:3600:3600))
        (PORT d[9] (2640:2640:2640) (2777:2777:2777))
        (PORT d[10] (2623:2623:2623) (2832:2832:2832))
        (PORT d[11] (3767:3767:3767) (3993:3993:3993))
        (PORT d[12] (2303:2303:2303) (2433:2433:2433))
        (PORT clk (3702:3702:3702) (3796:3796:3796))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a75\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2713:2713:2713) (2645:2645:2645))
        (PORT clk (3702:3702:3702) (3796:3796:3796))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a75\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3706:3706:3706) (3800:3800:3800))
        (PORT d[0] (3335:3335:3335) (3276:3276:3276))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a75\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3707:3707:3707) (3801:3801:3801))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a75\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3707:3707:3707) (3801:3801:3801))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a75\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3707:3707:3707) (3801:3801:3801))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a75\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3707:3707:3707) (3801:3801:3801))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a75\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3922:3922:3922) (3848:3848:3848))
        (PORT d[1] (3024:3024:3024) (3136:3136:3136))
        (PORT d[2] (3978:3978:3978) (3908:3908:3908))
        (PORT d[3] (3032:3032:3032) (3011:3011:3011))
        (PORT d[4] (3873:3873:3873) (3808:3808:3808))
        (PORT d[5] (2788:2788:2788) (2825:2825:2825))
        (PORT d[6] (2698:2698:2698) (2816:2816:2816))
        (PORT d[7] (4002:4002:4002) (3939:3939:3939))
        (PORT d[8] (2855:2855:2855) (2934:2934:2934))
        (PORT d[9] (2642:2642:2642) (2788:2788:2788))
        (PORT d[10] (3327:3327:3327) (3472:3472:3472))
        (PORT d[11] (3974:3974:3974) (3919:3919:3919))
        (PORT d[12] (3872:3872:3872) (3819:3819:3819))
        (PORT clk (2518:2518:2518) (2513:2513:2513))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a75\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2518:2518:2518) (2513:2513:2513))
        (PORT d[0] (3508:3508:3508) (3369:3369:3369))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a75\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2519:2519:2519) (2514:2514:2514))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a75\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2519:2519:2519) (2514:2514:2514))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a75\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2519:2519:2519) (2514:2514:2514))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a27\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3109:3109:3109) (3263:3263:3263))
        (PORT clk (3127:3127:3127) (3216:3216:3216))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a27\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2923:2923:2923) (3147:3147:3147))
        (PORT d[1] (2811:2811:2811) (2976:2976:2976))
        (PORT d[2] (2364:2364:2364) (2505:2505:2505))
        (PORT d[3] (2840:2840:2840) (3051:3051:3051))
        (PORT d[4] (3389:3389:3389) (3561:3561:3561))
        (PORT d[5] (2296:2296:2296) (2432:2432:2432))
        (PORT d[6] (2770:2770:2770) (2917:2917:2917))
        (PORT d[7] (2970:2970:2970) (3077:3077:3077))
        (PORT d[8] (2984:2984:2984) (3128:3128:3128))
        (PORT d[9] (2738:2738:2738) (2889:2889:2889))
        (PORT d[10] (2749:2749:2749) (2902:2902:2902))
        (PORT d[11] (2744:2744:2744) (2913:2913:2913))
        (PORT d[12] (2263:2263:2263) (2395:2395:2395))
        (PORT clk (3123:3123:3123) (3212:3212:3212))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a27\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2405:2405:2405) (2395:2395:2395))
        (PORT clk (3123:3123:3123) (3212:3212:3212))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a27\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3127:3127:3127) (3216:3216:3216))
        (PORT d[0] (3027:3027:3027) (3026:3026:3026))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a27\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3128:3128:3128) (3217:3217:3217))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a27\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3128:3128:3128) (3217:3217:3217))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a27\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3128:3128:3128) (3217:3217:3217))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a27\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3128:3128:3128) (3217:3217:3217))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a27\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3837:3837:3837) (3809:3809:3809))
        (PORT d[1] (2920:2920:2920) (2959:2959:2959))
        (PORT d[2] (2160:2160:2160) (2155:2155:2155))
        (PORT d[3] (5063:5063:5063) (5006:5006:5006))
        (PORT d[4] (1548:1548:1548) (1594:1594:1594))
        (PORT d[5] (3198:3198:3198) (3210:3210:3210))
        (PORT d[6] (1570:1570:1570) (1617:1617:1617))
        (PORT d[7] (1811:1811:1811) (1825:1825:1825))
        (PORT d[8] (3736:3736:3736) (3866:3866:3866))
        (PORT d[9] (1170:1170:1170) (1216:1216:1216))
        (PORT d[10] (1758:1758:1758) (1772:1772:1772))
        (PORT d[11] (1866:1866:1866) (1909:1909:1909))
        (PORT d[12] (2016:2016:2016) (2027:2027:2027))
        (PORT clk (2441:2441:2441) (2426:2426:2426))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a27\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2441:2441:2441) (2426:2426:2426))
        (PORT d[0] (1329:1329:1329) (1282:1282:1282))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a27\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2442:2442:2442) (2427:2427:2427))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a27\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2442:2442:2442) (2427:2427:2427))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a27\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2442:2442:2442) (2427:2427:2427))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a27\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3068:3068:3068) (3223:3223:3223))
        (PORT clk (3076:3076:3076) (3152:3152:3152))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a27\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3212:3212:3212) (3402:3402:3402))
        (PORT d[1] (2809:2809:2809) (2990:2990:2990))
        (PORT d[2] (3152:3152:3152) (3380:3380:3380))
        (PORT d[3] (2845:2845:2845) (3054:3054:3054))
        (PORT d[4] (3426:3426:3426) (3598:3598:3598))
        (PORT d[5] (2667:2667:2667) (2837:2837:2837))
        (PORT d[6] (3121:3121:3121) (3292:3292:3292))
        (PORT d[7] (3423:3423:3423) (3568:3568:3568))
        (PORT d[8] (3620:3620:3620) (3819:3819:3819))
        (PORT d[9] (2967:2967:2967) (3095:3095:3095))
        (PORT d[10] (2516:2516:2516) (2704:2704:2704))
        (PORT d[11] (3178:3178:3178) (3396:3396:3396))
        (PORT d[12] (3462:3462:3462) (3663:3663:3663))
        (PORT clk (3072:3072:3072) (3148:3148:3148))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a27\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2931:2931:2931) (2930:2930:2930))
        (PORT clk (3072:3072:3072) (3148:3148:3148))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a27\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3076:3076:3076) (3152:3152:3152))
        (PORT d[0] (3553:3553:3553) (3561:3561:3561))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a27\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3077:3077:3077) (3153:3153:3153))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a27\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3077:3077:3077) (3153:3153:3153))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a27\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3077:3077:3077) (3153:3153:3153))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a27\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3077:3077:3077) (3153:3153:3153))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a27\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3083:3083:3083) (3060:3060:3060))
        (PORT d[1] (3638:3638:3638) (3666:3666:3666))
        (PORT d[2] (2604:2604:2604) (2621:2621:2621))
        (PORT d[3] (4733:4733:4733) (4676:4676:4676))
        (PORT d[4] (3797:3797:3797) (3849:3849:3849))
        (PORT d[5] (2822:2822:2822) (2834:2834:2834))
        (PORT d[6] (4292:4292:4292) (4307:4307:4307))
        (PORT d[7] (2453:2453:2453) (2464:2464:2464))
        (PORT d[8] (3038:3038:3038) (3178:3178:3178))
        (PORT d[9] (3554:3554:3554) (3614:3614:3614))
        (PORT d[10] (2511:2511:2511) (2524:2524:2524))
        (PORT d[11] (2548:2548:2548) (2581:2581:2581))
        (PORT d[12] (3353:3353:3353) (3341:3341:3341))
        (PORT clk (2487:2487:2487) (2472:2472:2472))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a27\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2487:2487:2487) (2472:2472:2472))
        (PORT d[0] (3609:3609:3609) (3642:3642:3642))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a27\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2488:2488:2488) (2473:2473:2473))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a27\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2488:2488:2488) (2473:2473:2473))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a27\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2488:2488:2488) (2473:2473:2473))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_RGB\|B\[3\]\~33\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (756:756:756) (757:757:757))
        (PORT datab (338:338:338) (434:434:434))
        (PORT datac (1452:1452:1452) (1495:1495:1495))
        (PORT datad (1659:1659:1659) (1610:1610:1610))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a75\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3155:3155:3155) (3360:3360:3360))
        (PORT clk (3795:3795:3795) (3922:3922:3922))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a75\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3649:3649:3649) (3925:3925:3925))
        (PORT d[1] (2842:2842:2842) (3053:3053:3053))
        (PORT d[2] (3822:3822:3822) (4070:4070:4070))
        (PORT d[3] (3154:3154:3154) (3332:3332:3332))
        (PORT d[4] (3602:3602:3602) (3713:3713:3713))
        (PORT d[5] (2667:2667:2667) (2833:2833:2833))
        (PORT d[6] (3541:3541:3541) (3748:3748:3748))
        (PORT d[7] (3787:3787:3787) (3973:3973:3973))
        (PORT d[8] (3679:3679:3679) (3862:3862:3862))
        (PORT d[9] (2658:2658:2658) (2795:2795:2795))
        (PORT d[10] (3344:3344:3344) (3583:3583:3583))
        (PORT d[11] (3470:3470:3470) (3703:3703:3703))
        (PORT d[12] (2514:2514:2514) (2598:2598:2598))
        (PORT clk (3791:3791:3791) (3918:3918:3918))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a75\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2564:2564:2564) (2566:2566:2566))
        (PORT clk (3791:3791:3791) (3918:3918:3918))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a75\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3795:3795:3795) (3922:3922:3922))
        (PORT d[0] (3186:3186:3186) (3197:3197:3197))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a75\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3796:3796:3796) (3923:3923:3923))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a75\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3796:3796:3796) (3923:3923:3923))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a75\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3796:3796:3796) (3923:3923:3923))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a75\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3796:3796:3796) (3923:3923:3923))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a75\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3136:3136:3136) (3138:3138:3138))
        (PORT d[1] (3278:3278:3278) (3410:3410:3410))
        (PORT d[2] (3291:3291:3291) (3265:3265:3265))
        (PORT d[3] (3020:3020:3020) (3026:3026:3026))
        (PORT d[4] (3014:3014:3014) (3014:3014:3014))
        (PORT d[5] (2897:2897:2897) (2979:2979:2979))
        (PORT d[6] (3081:3081:3081) (3111:3111:3111))
        (PORT d[7] (3116:3116:3116) (3097:3097:3097))
        (PORT d[8] (4444:4444:4444) (4721:4721:4721))
        (PORT d[9] (2013:2013:2013) (2068:2068:2068))
        (PORT d[10] (3007:3007:3007) (3113:3113:3113))
        (PORT d[11] (3367:3367:3367) (3355:3355:3355))
        (PORT d[12] (2956:2956:2956) (2956:2956:2956))
        (PORT clk (2499:2499:2499) (2488:2488:2488))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a75\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2499:2499:2499) (2488:2488:2488))
        (PORT d[0] (2634:2634:2634) (2561:2561:2561))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a75\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2500:2500:2500) (2489:2489:2489))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a75\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2500:2500:2500) (2489:2489:2489))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a75\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2500:2500:2500) (2489:2489:2489))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_RGB\|B\[3\]\~34\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2482:2482:2482) (2531:2531:2531))
        (PORT datab (234:234:234) (269:269:269))
        (PORT datac (1690:1690:1690) (1686:1686:1686))
        (PORT datad (307:307:307) (395:395:395))
        (IOPATH dataa combout (349:349:349) (354:354:354))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a87\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3163:3163:3163) (3311:3311:3311))
        (PORT clk (3002:3002:3002) (3053:3053:3053))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a87\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3218:3218:3218) (3451:3451:3451))
        (PORT d[1] (2745:2745:2745) (2918:2918:2918))
        (PORT d[2] (3446:3446:3446) (3676:3676:3676))
        (PORT d[3] (2857:2857:2857) (3070:3070:3070))
        (PORT d[4] (3475:3475:3475) (3680:3680:3680))
        (PORT d[5] (3914:3914:3914) (4148:4148:4148))
        (PORT d[6] (3158:3158:3158) (3362:3362:3362))
        (PORT d[7] (3109:3109:3109) (3264:3264:3264))
        (PORT d[8] (3371:3371:3371) (3551:3551:3551))
        (PORT d[9] (3092:3092:3092) (3271:3271:3271))
        (PORT d[10] (2832:2832:2832) (3008:3008:3008))
        (PORT d[11] (3122:3122:3122) (3330:3330:3330))
        (PORT d[12] (3113:3113:3113) (3317:3317:3317))
        (PORT clk (2998:2998:2998) (3049:3049:3049))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a87\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2937:2937:2937) (2927:2927:2927))
        (PORT clk (2998:2998:2998) (3049:3049:3049))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a87\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3002:3002:3002) (3053:3053:3053))
        (PORT d[0] (3559:3559:3559) (3558:3558:3558))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a87\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3003:3003:3003) (3054:3054:3054))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a87\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3003:3003:3003) (3054:3054:3054))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a87\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3003:3003:3003) (3054:3054:3054))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a87\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3003:3003:3003) (3054:3054:3054))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a87\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3159:3159:3159) (3137:3137:3137))
        (PORT d[1] (4313:4313:4313) (4272:4272:4272))
        (PORT d[2] (2938:2938:2938) (2952:2952:2952))
        (PORT d[3] (4364:4364:4364) (4304:4304:4304))
        (PORT d[4] (3776:3776:3776) (3826:3826:3826))
        (PORT d[5] (3165:3165:3165) (3173:3173:3173))
        (PORT d[6] (4309:4309:4309) (4332:4332:4332))
        (PORT d[7] (2842:2842:2842) (2858:2858:2858))
        (PORT d[8] (2602:2602:2602) (2735:2735:2735))
        (PORT d[9] (3185:3185:3185) (3249:3249:3249))
        (PORT d[10] (4906:4906:4906) (5131:5131:5131))
        (PORT d[11] (4336:4336:4336) (4369:4369:4369))
        (PORT d[12] (2341:2341:2341) (2338:2338:2338))
        (PORT clk (2499:2499:2499) (2485:2485:2485))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a87\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2499:2499:2499) (2485:2485:2485))
        (PORT d[0] (5869:5869:5869) (5880:5880:5880))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a87\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2500:2500:2500) (2486:2486:2486))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a87\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2500:2500:2500) (2486:2486:2486))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a87\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2500:2500:2500) (2486:2486:2486))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a87\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2806:2806:2806) (2967:2967:2967))
        (PORT clk (3138:3138:3138) (3224:3224:3224))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a87\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3068:3068:3068) (3260:3260:3260))
        (PORT d[1] (2504:2504:2504) (2694:2694:2694))
        (PORT d[2] (3498:3498:3498) (3716:3716:3716))
        (PORT d[3] (2867:2867:2867) (3081:3081:3081))
        (PORT d[4] (3422:3422:3422) (3594:3594:3594))
        (PORT d[5] (2318:2318:2318) (2456:2456:2456))
        (PORT d[6] (2596:2596:2596) (2812:2812:2812))
        (PORT d[7] (2964:2964:2964) (3085:3085:3085))
        (PORT d[8] (3223:3223:3223) (3351:3351:3351))
        (PORT d[9] (2686:2686:2686) (2833:2833:2833))
        (PORT d[10] (2773:2773:2773) (2954:2954:2954))
        (PORT d[11] (3555:3555:3555) (3769:3769:3769))
        (PORT d[12] (2601:2601:2601) (2723:2723:2723))
        (PORT clk (3134:3134:3134) (3220:3220:3220))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a87\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2872:2872:2872) (2878:2878:2878))
        (PORT clk (3134:3134:3134) (3220:3220:3220))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a87\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3138:3138:3138) (3224:3224:3224))
        (PORT d[0] (3494:3494:3494) (3509:3509:3509))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a87\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3139:3139:3139) (3225:3225:3225))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a87\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3139:3139:3139) (3225:3225:3225))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a87\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3139:3139:3139) (3225:3225:3225))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a87\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3139:3139:3139) (3225:3225:3225))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a87\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3816:3816:3816) (3786:3786:3786))
        (PORT d[1] (5021:5021:5021) (4970:4970:4970))
        (PORT d[2] (1863:1863:1863) (1883:1883:1883))
        (PORT d[3] (5041:5041:5041) (4982:4982:4982))
        (PORT d[4] (2427:2427:2427) (2488:2488:2488))
        (PORT d[5] (3146:3146:3146) (3154:3154:3154))
        (PORT d[6] (1931:1931:1931) (1971:1971:1971))
        (PORT d[7] (2138:2138:2138) (2156:2156:2156))
        (PORT d[8] (3417:3417:3417) (3556:3556:3556))
        (PORT d[9] (1528:1528:1528) (1575:1575:1575))
        (PORT d[10] (2163:2163:2163) (2179:2179:2179))
        (PORT d[11] (2205:2205:2205) (2245:2245:2245))
        (PORT d[12] (1641:1641:1641) (1653:1653:1653))
        (PORT clk (2463:2463:2463) (2450:2450:2450))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a87\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2463:2463:2463) (2450:2450:2450))
        (PORT d[0] (5224:5224:5224) (5251:5251:5251))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a87\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2464:2464:2464) (2451:2451:2451))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a87\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2464:2464:2464) (2451:2451:2451))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a87\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2464:2464:2464) (2451:2451:2451))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a39\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2252:2252:2252) (2339:2339:2339))
        (PORT clk (2881:2881:2881) (2891:2891:2891))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a39\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2283:2283:2283) (2399:2399:2399))
        (PORT d[1] (2382:2382:2382) (2499:2499:2499))
        (PORT d[2] (2340:2340:2340) (2439:2439:2439))
        (PORT d[3] (2201:2201:2201) (2297:2297:2297))
        (PORT d[4] (2327:2327:2327) (2452:2452:2452))
        (PORT d[5] (2572:2572:2572) (2683:2683:2683))
        (PORT d[6] (2638:2638:2638) (2732:2732:2732))
        (PORT d[7] (3097:3097:3097) (3159:3159:3159))
        (PORT d[8] (2824:2824:2824) (2876:2876:2876))
        (PORT d[9] (2245:2245:2245) (2366:2366:2366))
        (PORT d[10] (3512:3512:3512) (3699:3699:3699))
        (PORT d[11] (2220:2220:2220) (2340:2340:2340))
        (PORT d[12] (2564:2564:2564) (2642:2642:2642))
        (PORT clk (2877:2877:2877) (2887:2887:2887))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a39\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2501:2501:2501) (2496:2496:2496))
        (PORT clk (2877:2877:2877) (2887:2887:2887))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a39\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2881:2881:2881) (2891:2891:2891))
        (PORT d[0] (2837:2837:2837) (2855:2855:2855))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a39\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2882:2882:2882) (2892:2892:2892))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a39\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2882:2882:2882) (2892:2892:2892))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a39\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2882:2882:2882) (2892:2892:2892))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a39\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2882:2882:2882) (2892:2892:2892))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a39\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7217:7217:7217) (7194:7194:7194))
        (PORT d[1] (5684:5684:5684) (5883:5883:5883))
        (PORT d[2] (5944:5944:5944) (6072:6072:6072))
        (PORT d[3] (6554:6554:6554) (6591:6591:6591))
        (PORT d[4] (3380:3380:3380) (3530:3530:3530))
        (PORT d[5] (5040:5040:5040) (5161:5161:5161))
        (PORT d[6] (5787:5787:5787) (5898:5898:5898))
        (PORT d[7] (8687:8687:8687) (8813:8813:8813))
        (PORT d[8] (4529:4529:4529) (4759:4759:4759))
        (PORT d[9] (4632:4632:4632) (4736:4736:4736))
        (PORT d[10] (2514:2514:2514) (2579:2579:2579))
        (PORT d[11] (7085:7085:7085) (7143:7143:7143))
        (PORT d[12] (6465:6465:6465) (6486:6486:6486))
        (PORT clk (2474:2474:2474) (2466:2466:2466))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a39\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2474:2474:2474) (2466:2466:2466))
        (PORT d[0] (3506:3506:3506) (3622:3622:3622))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a39\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2475:2475:2475) (2467:2467:2467))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a39\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2475:2475:2475) (2467:2467:2467))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a39\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2475:2475:2475) (2467:2467:2467))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a39\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3944:3944:3944) (4213:4213:4213))
        (PORT clk (3502:3502:3502) (3622:3622:3622))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a39\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2872:2872:2872) (3086:3086:3086))
        (PORT d[1] (3019:3019:3019) (3264:3264:3264))
        (PORT d[2] (3603:3603:3603) (3878:3878:3878))
        (PORT d[3] (2832:2832:2832) (3038:3038:3038))
        (PORT d[4] (3768:3768:3768) (3922:3922:3922))
        (PORT d[5] (3345:3345:3345) (3509:3509:3509))
        (PORT d[6] (2921:2921:2921) (3137:3137:3137))
        (PORT d[7] (3167:3167:3167) (3341:3341:3341))
        (PORT d[8] (3850:3850:3850) (4092:4092:4092))
        (PORT d[9] (3105:3105:3105) (3309:3309:3309))
        (PORT d[10] (3021:3021:3021) (3256:3256:3256))
        (PORT d[11] (3588:3588:3588) (3817:3817:3817))
        (PORT d[12] (3041:3041:3041) (3199:3199:3199))
        (PORT clk (3498:3498:3498) (3618:3618:3618))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a39\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2925:2925:2925) (2946:2946:2946))
        (PORT clk (3498:3498:3498) (3618:3618:3618))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a39\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3502:3502:3502) (3622:3622:3622))
        (PORT d[0] (3547:3547:3547) (3577:3577:3577))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a39\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3503:3503:3503) (3623:3623:3623))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a39\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3503:3503:3503) (3623:3623:3623))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a39\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3503:3503:3503) (3623:3623:3623))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a39\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3503:3503:3503) (3623:3623:3623))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a39\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4836:4836:4836) (4848:4848:4848))
        (PORT d[1] (3921:3921:3921) (3982:3982:3982))
        (PORT d[2] (8068:8068:8068) (8374:8374:8374))
        (PORT d[3] (4882:4882:4882) (4921:4921:4921))
        (PORT d[4] (2577:2577:2577) (2652:2652:2652))
        (PORT d[5] (3892:3892:3892) (3870:3870:3870))
        (PORT d[6] (4986:4986:4986) (4994:4994:4994))
        (PORT d[7] (4238:4238:4238) (4226:4226:4226))
        (PORT d[8] (3208:3208:3208) (3326:3326:3326))
        (PORT d[9] (2606:2606:2606) (2617:2617:2617))
        (PORT d[10] (4989:4989:4989) (5225:5225:5225))
        (PORT d[11] (5062:5062:5062) (5100:5100:5100))
        (PORT d[12] (5637:5637:5637) (5718:5718:5718))
        (PORT clk (2453:2453:2453) (2440:2440:2440))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a39\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2453:2453:2453) (2440:2440:2440))
        (PORT d[0] (2720:2720:2720) (2743:2743:2743))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a39\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2454:2454:2454) (2441:2441:2441))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a39\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2454:2454:2454) (2441:2441:2441))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a39\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2454:2454:2454) (2441:2441:2441))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_RGB\|B\[3\]\~40\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1490:1490:1490) (1540:1540:1540))
        (PORT datab (342:342:342) (439:439:439))
        (PORT datac (3909:3909:3909) (3759:3759:3759))
        (PORT datad (2100:2100:2100) (2003:2003:2003))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_RGB\|B\[3\]\~41\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2177:2177:2177) (2137:2137:2137))
        (PORT datab (1130:1130:1130) (1113:1113:1113))
        (PORT datac (202:202:202) (233:233:233))
        (PORT datad (308:308:308) (396:396:396))
        (IOPATH dataa combout (358:358:358) (353:353:353))
        (IOPATH datab combout (359:359:359) (361:361:361))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_RGB\|B\[3\]\~42\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (236:236:236) (277:277:277))
        (PORT datab (235:235:235) (270:270:270))
        (PORT datac (202:202:202) (234:234:234))
        (PORT datad (443:443:443) (505:505:505))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_RGB\|B\[3\]\~43\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (753:753:753) (752:752:752))
        (PORT datac (3917:3917:3917) (4078:4078:4078))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datac combout (287:287:287) (281:281:281))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_VGA\|Nblank\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (540:540:540) (593:593:593))
        (PORT datab (484:484:484) (538:538:538))
        (PORT datac (515:515:515) (577:577:577))
        (PORT datad (474:474:474) (519:519:519))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_VGA\|Nblank\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (485:485:485) (502:502:502))
        (PORT datac (203:203:203) (234:234:234))
        (PORT datad (510:510:510) (575:575:575))
        (IOPATH dataa combout (375:375:375) (382:382:382))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_ov7670_controller\|sys_clk\~0\\)
    (DELAY
      (ABSOLUTE
        (IOPATH datac combout (409:409:409) (429:429:429))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_ov7670_controller\|sys_clk\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2186:2186:2186) (2197:2197:2197))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_ov7670_controller\|Inst_i2c_sender\|Mux2\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (302:302:302) (401:401:401))
        (PORT datab (301:301:301) (393:393:393))
        (PORT datac (269:269:269) (357:357:357))
        (PORT datad (362:362:362) (470:470:470))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_ov7670_controller\|Inst_i2c_sender\|Mux2\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (304:304:304) (404:404:404))
        (PORT datab (302:302:302) (394:394:394))
        (PORT datac (267:267:267) (355:355:355))
        (PORT datad (363:363:363) (472:472:472))
        (IOPATH dataa combout (357:357:357) (354:354:354))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_ov7670_controller\|Inst_i2c_sender\|Mux2\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (328:328:328) (427:427:427))
        (PORT datab (245:245:245) (284:284:284))
        (PORT datac (284:284:284) (368:368:368))
        (PORT datad (213:213:213) (239:239:239))
        (IOPATH dataa combout (358:358:358) (360:360:360))
        (IOPATH datab combout (386:386:386) (386:386:386))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_ov7670_controller\|Inst_i2c_sender\|Mux2\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (331:331:331) (431:431:431))
        (PORT datab (246:246:246) (286:286:286))
        (PORT datac (282:282:282) (366:366:366))
        (PORT datad (212:212:212) (239:239:239))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_ov7670_controller\|Inst_i2c_sender\|Mux2\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (850:850:850) (891:891:891))
        (PORT datab (740:740:740) (734:734:734))
        (PORT datac (480:480:480) (532:532:532))
        (PORT datad (690:690:690) (683:683:683))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (406:406:406) (432:432:432))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_ov7670_controller\|Inst_i2c_sender\|sioc\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (206:206:206) (229:229:229))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_ov7670_controller\|Inst_i2c_sender\|sioc\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2129:2129:2129) (2141:2141:2141))
        (PORT d (87:87:87) (104:104:104))
        (PORT sload (1914:1914:1914) (1888:1888:1888))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sload (posedge clk) (186:186:186))
      (HOLD asdata (posedge clk) (186:186:186))
    )
  )
)
