{
  "Top": "kernel_29",
  "RtlTop": "kernel_29",
  "RtlPrefix": "",
  "SourceLanguage": "cpp",
  "ResetStyle": "control",
  "GenerateBdFiles": "1",
  "HostMachineBits": "64",
  "Target": {
    "Family": "zynquplus",
    "Device": "xczu19eg",
    "Package": "-ffvc1760",
    "Speed": "-2-i"
  },
  "HlsSolution": {"Config": [
      "config_export -format=ip_catalog",
      "config_export -rtl=verilog"
    ]},
  "ClockInfo": {
    "ClockName": "ap_clk",
    "ClockPeriod": "5",
    "IsCombLogic": "0",
    "II": "x",
    "Latency": "undef",
    "Uncertainty": "0.625"
  },
  "Xdc": {"OocClocks": ["create_clock -name ap_clk -period 5.000 [get_ports ap_clk]"]},
  "Ipx": {
    "Vendor": "xilinx.com",
    "Library": "hls",
    "Name": "kernel_29",
    "Version": "1.0",
    "DisplayName": "Kernel_29",
    "Revision": "",
    "Description": "An IP generated by Vivado HLS",
    "Taxonomy": "\/VIVADO_HLS_IP",
    "AutoFamilySupport": ""
  },
  "Files": {
    "CSource": ["..\/..\/src\/top.cpp"],
    "Vhdl": [
      "impl\/vhdl\/fifo_w1_d2_A.vhd",
      "impl\/vhdl\/fifo_w8_d2_A.vhd",
      "impl\/vhdl\/fifo_w16_d2_A.vhd",
      "impl\/vhdl\/fifo_w32_d2_A.vhd",
      "impl\/vhdl\/fifo_w32_d145_A.vhd",
      "impl\/vhdl\/fifo_w512_d2_A.vhd",
      "impl\/vhdl\/fifo_w512_d12_A.vhd",
      "impl\/vhdl\/IdentityAdd.vhd",
      "impl\/vhdl\/IdentityGather.vhd",
      "impl\/vhdl\/IdentityQuantAct146.vhd",
      "impl\/vhdl\/IdentityQuantAct146_identity_e_48.vhd",
      "impl\/vhdl\/IdentityQuantAct146_identity_m_48.vhd",
      "impl\/vhdl\/kernel_29_mux_42_5_1_1.vhd",
      "impl\/vhdl\/kernel_29_mux_42_8_1_1.vhd",
      "impl\/vhdl\/kernel_29_mux_42_31_1_1.vhd",
      "impl\/vhdl\/kernel_29_mux_646_8_1_1.vhd",
      "impl\/vhdl\/kernel_29_srem_41s_11ns_33_45_1.vhd",
      "impl\/vhdl\/kernel_29_udiv_32s_32ns_32_36_seq_1.vhd",
      "impl\/vhdl\/LayerNorm.vhd",
      "impl\/vhdl\/layernorm_compute_va.vhd",
      "impl\/vhdl\/layernorm_compute_y.vhd",
      "impl\/vhdl\/layernorm_compute_y_bias.vhd",
      "impl\/vhdl\/layernorm_save_data.vhd",
      "impl\/vhdl\/layernorm_sqrt_alg_b.vhd",
      "impl\/vhdl\/layernorm_write.vhd",
      "impl\/vhdl\/LayernormBcast.vhd",
      "impl\/vhdl\/QuantAct.vhd",
      "impl\/vhdl\/QuantAct_e_0.vhd",
      "impl\/vhdl\/QuantAct_e_1.vhd",
      "impl\/vhdl\/QuantAct_e_2.vhd",
      "impl\/vhdl\/QuantAct_e_3.vhd",
      "impl\/vhdl\/QuantAct_e_4.vhd",
      "impl\/vhdl\/QuantAct_e_5.vhd",
      "impl\/vhdl\/QuantAct_e_6.vhd",
      "impl\/vhdl\/QuantAct_e_7.vhd",
      "impl\/vhdl\/QuantAct_e_8.vhd",
      "impl\/vhdl\/QuantAct_e_9.vhd",
      "impl\/vhdl\/QuantAct_e_10.vhd",
      "impl\/vhdl\/QuantAct_e_11.vhd",
      "impl\/vhdl\/QuantAct_e_12.vhd",
      "impl\/vhdl\/QuantAct_e_13.vhd",
      "impl\/vhdl\/QuantAct_e_14.vhd",
      "impl\/vhdl\/QuantAct_e_15.vhd",
      "impl\/vhdl\/QuantAct_m_0.vhd",
      "impl\/vhdl\/QuantAct_m_1.vhd",
      "impl\/vhdl\/QuantAct_m_2.vhd",
      "impl\/vhdl\/QuantAct_m_3.vhd",
      "impl\/vhdl\/QuantAct_m_4.vhd",
      "impl\/vhdl\/QuantAct_m_5.vhd",
      "impl\/vhdl\/QuantAct_m_6.vhd",
      "impl\/vhdl\/QuantAct_m_7.vhd",
      "impl\/vhdl\/QuantAct_m_8.vhd",
      "impl\/vhdl\/QuantAct_m_9.vhd",
      "impl\/vhdl\/QuantAct_m_10.vhd",
      "impl\/vhdl\/QuantAct_m_11.vhd",
      "impl\/vhdl\/QuantAct_m_12.vhd",
      "impl\/vhdl\/QuantAct_m_13.vhd",
      "impl\/vhdl\/QuantAct_m_14.vhd",
      "impl\/vhdl\/QuantAct_m_15.vhd",
      "impl\/vhdl\/start_for_IdentityAdd_U0.vhd",
      "impl\/vhdl\/start_for_IdentityQuantAct146_U0.vhd",
      "impl\/vhdl\/start_for_layernorm_compute_va_U0.vhd",
      "impl\/vhdl\/start_for_layernorm_compute_y_U0.vhd",
      "impl\/vhdl\/start_for_layernorm_sqrt_alg_b_U0.vhd",
      "impl\/vhdl\/start_for_LayerNorm_U0.vhd",
      "impl\/vhdl\/start_for_layernorm_write_U0.vhd",
      "impl\/vhdl\/start_for_LayernormBcast_U0.vhd",
      "impl\/vhdl\/start_for_QuantAct_U0.vhd",
      "impl\/vhdl\/kernel_29.vhd"
    ],
    "Verilog": [
      "impl\/verilog\/fifo_w1_d2_A.v",
      "impl\/verilog\/fifo_w8_d2_A.v",
      "impl\/verilog\/fifo_w16_d2_A.v",
      "impl\/verilog\/fifo_w32_d2_A.v",
      "impl\/verilog\/fifo_w32_d145_A.v",
      "impl\/verilog\/fifo_w512_d2_A.v",
      "impl\/verilog\/fifo_w512_d12_A.v",
      "impl\/verilog\/IdentityAdd.v",
      "impl\/verilog\/IdentityGather.v",
      "impl\/verilog\/IdentityQuantAct146.v",
      "impl\/verilog\/IdentityQuantAct146_identity_e_48.v",
      "impl\/verilog\/IdentityQuantAct146_identity_e_48_rom.dat",
      "impl\/verilog\/IdentityQuantAct146_identity_m_48.v",
      "impl\/verilog\/IdentityQuantAct146_identity_m_48_rom.dat",
      "impl\/verilog\/kernel_29_mux_42_5_1_1.v",
      "impl\/verilog\/kernel_29_mux_42_8_1_1.v",
      "impl\/verilog\/kernel_29_mux_42_31_1_1.v",
      "impl\/verilog\/kernel_29_mux_646_8_1_1.v",
      "impl\/verilog\/kernel_29_srem_41s_11ns_33_45_1.v",
      "impl\/verilog\/kernel_29_udiv_32s_32ns_32_36_seq_1.v",
      "impl\/verilog\/LayerNorm.v",
      "impl\/verilog\/layernorm_compute_va.v",
      "impl\/verilog\/layernorm_compute_y.v",
      "impl\/verilog\/layernorm_compute_y_bias.v",
      "impl\/verilog\/layernorm_compute_y_bias_rom.dat",
      "impl\/verilog\/layernorm_save_data.v",
      "impl\/verilog\/layernorm_sqrt_alg_b.v",
      "impl\/verilog\/layernorm_write.v",
      "impl\/verilog\/LayernormBcast.v",
      "impl\/verilog\/QuantAct.v",
      "impl\/verilog\/QuantAct_e_0.v",
      "impl\/verilog\/QuantAct_e_0_rom.dat",
      "impl\/verilog\/QuantAct_e_1.v",
      "impl\/verilog\/QuantAct_e_1_rom.dat",
      "impl\/verilog\/QuantAct_e_2.v",
      "impl\/verilog\/QuantAct_e_2_rom.dat",
      "impl\/verilog\/QuantAct_e_3.v",
      "impl\/verilog\/QuantAct_e_3_rom.dat",
      "impl\/verilog\/QuantAct_e_4.v",
      "impl\/verilog\/QuantAct_e_4_rom.dat",
      "impl\/verilog\/QuantAct_e_5.v",
      "impl\/verilog\/QuantAct_e_5_rom.dat",
      "impl\/verilog\/QuantAct_e_6.v",
      "impl\/verilog\/QuantAct_e_6_rom.dat",
      "impl\/verilog\/QuantAct_e_7.v",
      "impl\/verilog\/QuantAct_e_7_rom.dat",
      "impl\/verilog\/QuantAct_e_8.v",
      "impl\/verilog\/QuantAct_e_8_rom.dat",
      "impl\/verilog\/QuantAct_e_9.v",
      "impl\/verilog\/QuantAct_e_9_rom.dat",
      "impl\/verilog\/QuantAct_e_10.v",
      "impl\/verilog\/QuantAct_e_10_rom.dat",
      "impl\/verilog\/QuantAct_e_11.v",
      "impl\/verilog\/QuantAct_e_11_rom.dat",
      "impl\/verilog\/QuantAct_e_12.v",
      "impl\/verilog\/QuantAct_e_12_rom.dat",
      "impl\/verilog\/QuantAct_e_13.v",
      "impl\/verilog\/QuantAct_e_13_rom.dat",
      "impl\/verilog\/QuantAct_e_14.v",
      "impl\/verilog\/QuantAct_e_14_rom.dat",
      "impl\/verilog\/QuantAct_e_15.v",
      "impl\/verilog\/QuantAct_e_15_rom.dat",
      "impl\/verilog\/QuantAct_m_0.v",
      "impl\/verilog\/QuantAct_m_0_rom.dat",
      "impl\/verilog\/QuantAct_m_1.v",
      "impl\/verilog\/QuantAct_m_1_rom.dat",
      "impl\/verilog\/QuantAct_m_2.v",
      "impl\/verilog\/QuantAct_m_2_rom.dat",
      "impl\/verilog\/QuantAct_m_3.v",
      "impl\/verilog\/QuantAct_m_3_rom.dat",
      "impl\/verilog\/QuantAct_m_4.v",
      "impl\/verilog\/QuantAct_m_4_rom.dat",
      "impl\/verilog\/QuantAct_m_5.v",
      "impl\/verilog\/QuantAct_m_5_rom.dat",
      "impl\/verilog\/QuantAct_m_6.v",
      "impl\/verilog\/QuantAct_m_6_rom.dat",
      "impl\/verilog\/QuantAct_m_7.v",
      "impl\/verilog\/QuantAct_m_7_rom.dat",
      "impl\/verilog\/QuantAct_m_8.v",
      "impl\/verilog\/QuantAct_m_8_rom.dat",
      "impl\/verilog\/QuantAct_m_9.v",
      "impl\/verilog\/QuantAct_m_9_rom.dat",
      "impl\/verilog\/QuantAct_m_10.v",
      "impl\/verilog\/QuantAct_m_10_rom.dat",
      "impl\/verilog\/QuantAct_m_11.v",
      "impl\/verilog\/QuantAct_m_11_rom.dat",
      "impl\/verilog\/QuantAct_m_12.v",
      "impl\/verilog\/QuantAct_m_12_rom.dat",
      "impl\/verilog\/QuantAct_m_13.v",
      "impl\/verilog\/QuantAct_m_13_rom.dat",
      "impl\/verilog\/QuantAct_m_14.v",
      "impl\/verilog\/QuantAct_m_14_rom.dat",
      "impl\/verilog\/QuantAct_m_15.v",
      "impl\/verilog\/QuantAct_m_15_rom.dat",
      "impl\/verilog\/start_for_IdentityAdd_U0.v",
      "impl\/verilog\/start_for_IdentityQuantAct146_U0.v",
      "impl\/verilog\/start_for_layernorm_compute_va_U0.v",
      "impl\/verilog\/start_for_layernorm_compute_y_U0.v",
      "impl\/verilog\/start_for_layernorm_sqrt_alg_b_U0.v",
      "impl\/verilog\/start_for_LayerNorm_U0.v",
      "impl\/verilog\/start_for_layernorm_write_U0.v",
      "impl\/verilog\/start_for_LayernormBcast_U0.v",
      "impl\/verilog\/start_for_QuantAct_U0.v",
      "impl\/verilog\/kernel_29.v"
    ],
    "Misc": ["impl\/misc\/logo.png"],
    "DesignXml": "\/home\/tim\/libGalapagos_capstone\/ibert_test_layernorm\/kern\/layer_0\/kern_29\/layernorm_kern29\/solution1\/.autopilot\/db\/kernel_29.design.xml"
  },
  "SubcoreInfo": {
    "HasXpmMemory": false,
    "HasClockedDsp": false,
    "IP": []
  },
  "Interfaces": {
    "ap_clk": {
      "type": "clock",
      "ctype": {"CLK": {"Type": "bool"}},
      "buses": "in_r out_r",
      "reset": "ap_rst_n"
    },
    "ap_rst_n": {
      "type": "reset",
      "polarity": "ACTIVE_LOW",
      "ctype": {"RST": {"Type": "bool"}}
    },
    "in_r": {
      "type": "axi4stream",
      "mode": "slave",
      "port_prefix": "in_r",
      "has_tready": "1",
      "ctype": {
        "TDATA": {
          "Type": "integer unsigned",
          "Width": "512"
        },
        "TID": {
          "Type": "integer unsigned",
          "Width": "8"
        },
        "TDEST": {
          "Type": "integer unsigned",
          "Width": "8"
        },
        "TUSER": {
          "Type": "integer unsigned",
          "Width": "16"
        },
        "TLAST": {
          "Type": "integer unsigned",
          "Width": "1"
        },
        "TVALID": {"Type": "bool"},
        "TREADY": {"Type": "bool"}
      },
      "port_width": {
        "TDATA": "512",
        "TDEST": "8",
        "TID": "8",
        "TLAST": "1",
        "TUSER": "16"
      }
    },
    "out_r": {
      "type": "axi4stream",
      "mode": "master",
      "port_prefix": "out_r",
      "has_tready": "1",
      "ctype": {
        "TDATA": {
          "Type": "integer unsigned",
          "Width": "512"
        },
        "TID": {
          "Type": "integer unsigned",
          "Width": "8"
        },
        "TDEST": {
          "Type": "integer unsigned",
          "Width": "8"
        },
        "TUSER": {
          "Type": "integer unsigned",
          "Width": "16"
        },
        "TLAST": {
          "Type": "integer unsigned",
          "Width": "1"
        },
        "TVALID": {"Type": "bool"},
        "TREADY": {"Type": "bool"}
      },
      "port_width": {
        "TDATA": "512",
        "TDEST": "8",
        "TID": "8",
        "TLAST": "1",
        "TUSER": "16"
      }
    }
  },
  "RtlPorts": {
    "in_r_TDATA": {
      "dir": "in",
      "width": "512"
    },
    "in_r_TID": {
      "dir": "in",
      "width": "8"
    },
    "in_r_TDEST": {
      "dir": "in",
      "width": "8"
    },
    "in_r_TUSER": {
      "dir": "in",
      "width": "16"
    },
    "in_r_TLAST": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "in_r_TVALID": {
      "dir": "in",
      "width": "1"
    },
    "in_r_TREADY": {
      "dir": "out",
      "width": "1"
    },
    "out_r_TDATA": {
      "dir": "out",
      "width": "512"
    },
    "out_r_TID": {
      "dir": "out",
      "width": "8"
    },
    "out_r_TDEST": {
      "dir": "out",
      "width": "8"
    },
    "out_r_TUSER": {
      "dir": "out",
      "width": "16"
    },
    "out_r_TLAST": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "out_r_TVALID": {
      "dir": "out",
      "width": "1"
    },
    "out_r_TREADY": {
      "dir": "in",
      "width": "1"
    },
    "ap_clk": {
      "dir": "in",
      "width": "1"
    },
    "ap_rst_n": {
      "dir": "in",
      "width": "1"
    }
  },
  "CPorts": {
    "in_V_data_V": {
      "interfaceRef": "in_r",
      "dir": "in"
    },
    "in_V_id_V": {
      "interfaceRef": "in_r",
      "dir": "in"
    },
    "in_V_dest_V": {
      "interfaceRef": "in_r",
      "dir": "in"
    },
    "in_V_user_V": {
      "interfaceRef": "in_r",
      "dir": "in"
    },
    "in_V_last_V": {
      "interfaceRef": "in_r",
      "dir": "in"
    },
    "out_V_data_V": {
      "interfaceRef": "out_r",
      "dir": "out",
      "firstOutLatency": "1"
    },
    "out_V_id_V": {
      "interfaceRef": "out_r",
      "dir": "out",
      "firstOutLatency": "1"
    },
    "out_V_dest_V": {
      "interfaceRef": "out_r",
      "dir": "out",
      "firstOutLatency": "1"
    },
    "out_V_user_V": {
      "interfaceRef": "out_r",
      "dir": "out",
      "firstOutLatency": "1"
    },
    "out_V_last_V": {
      "interfaceRef": "out_r",
      "dir": "out",
      "firstOutLatency": "1"
    }
  },
  "ModuleInfo": {
    "Hierarchy": {
      "ModuleName": "kernel_29",
      "Instances": [
        {
          "ModuleName": "LayerNorm",
          "InstanceName": "LayerNorm_U0",
          "Instances": [
            {
              "ModuleName": "layernorm_save_data",
              "InstanceName": "layernorm_save_data_U0"
            },
            {
              "ModuleName": "layernorm_compute_va",
              "InstanceName": "layernorm_compute_va_U0"
            },
            {
              "ModuleName": "layernorm_compute_y",
              "InstanceName": "layernorm_compute_y_U0"
            },
            {
              "ModuleName": "layernorm_sqrt_alg_b",
              "InstanceName": "layernorm_sqrt_alg_b_U0"
            },
            {
              "ModuleName": "layernorm_write",
              "InstanceName": "layernorm_write_U0"
            }
          ]
        },
        {
          "ModuleName": "IdentityQuantAct146",
          "InstanceName": "IdentityQuantAct146_U0"
        },
        {
          "ModuleName": "QuantAct",
          "InstanceName": "QuantAct_U0"
        },
        {
          "ModuleName": "LayernormBcast",
          "InstanceName": "LayernormBcast_U0"
        },
        {
          "ModuleName": "IdentityAdd",
          "InstanceName": "IdentityAdd_U0"
        },
        {
          "ModuleName": "IdentityGather",
          "InstanceName": "IdentityGather_U0"
        }
      ]
    },
    "Metrics": {
      "IdentityGather": {
        "Latency": {
          "LatencyBest": "",
          "LatencyAvg": "",
          "LatencyWorst": "",
          "PipelineII": "",
          "PipelineDepth": "",
          "PipelineType": "none"
        },
        "Timing": {
          "Target": "5.00",
          "Uncertainty": "0.62",
          "Estimate": "1.838"
        },
        "Loops": [{
            "Name": "Loop 1",
            "TripCount": "",
            "Latency": "",
            "PipelineII": "1",
            "PipelineDepth": "2"
          }],
        "Area": {
          "FF": "1757",
          "LUT": "661",
          "BRAM_18K": "0",
          "DSP48E": "0",
          "URAM": "0"
        }
      },
      "IdentityQuantAct146": {
        "Latency": {
          "LatencyBest": "53",
          "LatencyAvg": "12293",
          "LatencyWorst": "24581",
          "PipelineIIMin": "53",
          "PipelineIIMax": "24581",
          "PipelineII": "53 ~ 24581",
          "PipelineDepth": "",
          "PipelineType": "none"
        },
        "Timing": {
          "Target": "5.00",
          "Uncertainty": "0.62",
          "Estimate": "4.228"
        },
        "Loops": [{
            "Name": "Loop 1",
            "TripCount": "",
            "LatencyMin": "51",
            "LatencyMax": "24579",
            "Latency": "51 ~ 24579",
            "PipelineII": "1",
            "PipelineDepth": "5"
          }],
        "Area": {
          "BRAM_18K": "0",
          "DSP48E": "32",
          "FF": "7065",
          "LUT": "11519",
          "URAM": "0"
        }
      },
      "IdentityAdd": {
        "Latency": {
          "LatencyBest": "",
          "LatencyAvg": "",
          "LatencyWorst": "",
          "PipelineII": "",
          "PipelineDepth": "",
          "PipelineType": "none"
        },
        "Timing": {
          "Target": "5.00",
          "Uncertainty": "0.62",
          "Estimate": "3.676"
        },
        "Loops": [{
            "Name": "Loop 1",
            "TripCount": "",
            "Latency": "",
            "PipelineII": "1",
            "PipelineDepth": "3"
          }],
        "Area": {
          "FF": "602",
          "LUT": "1036",
          "BRAM_18K": "0",
          "DSP48E": "0",
          "URAM": "0"
        }
      },
      "layernorm_save_data": {
        "Latency": {
          "LatencyBest": "96",
          "LatencyAvg": "12336",
          "LatencyWorst": "24624",
          "PipelineIIMin": "96",
          "PipelineIIMax": "24624",
          "PipelineII": "96 ~ 24624",
          "PipelineDepth": "",
          "PipelineType": "none"
        },
        "Timing": {
          "Target": "5.00",
          "Uncertainty": "0.62",
          "Estimate": "4.366"
        },
        "Loops": [{
            "Name": "Loop 1",
            "TripCount": "",
            "LatencyMin": "94",
            "LatencyMax": "24622",
            "Latency": "94 ~ 24622",
            "PipelineII": "1",
            "PipelineDepth": "48"
          }],
        "Area": {
          "BRAM_18K": "2",
          "DSP48E": "10",
          "FF": "7227",
          "LUT": "7370",
          "URAM": "0"
        }
      },
      "layernorm_compute_va": {
        "Latency": {
          "LatencyBest": "53",
          "LatencyAvg": "12293",
          "LatencyWorst": "24581",
          "PipelineIIMin": "53",
          "PipelineIIMax": "24581",
          "PipelineII": "53 ~ 24581",
          "PipelineDepth": "",
          "PipelineType": "none"
        },
        "Timing": {
          "Target": "5.00",
          "Uncertainty": "0.62",
          "Estimate": "4.316"
        },
        "Loops": [{
            "Name": "Loop 1",
            "TripCount": "",
            "LatencyMin": "51",
            "LatencyMax": "24579",
            "Latency": "51 ~ 24579",
            "PipelineII": "1",
            "PipelineDepth": "5"
          }],
        "Area": {
          "BRAM_18K": "0",
          "DSP48E": "32",
          "FF": "4013",
          "LUT": "3602",
          "URAM": "0"
        }
      },
      "layernorm_sqrt_alg_b": {
        "Latency": {
          "LatencyBest": "41",
          "LatencyAvg": "13825",
          "LatencyWorst": "35841",
          "PipelineIIMin": "41",
          "PipelineIIMax": "35841",
          "PipelineII": "41 ~ 35841",
          "PipelineDepth": "",
          "PipelineType": "none"
        },
        "Timing": {
          "Target": "5.00",
          "Uncertainty": "0.62",
          "Estimate": "3.676"
        },
        "Loops": [{
            "Name": "Loop 1",
            "TripCount": "",
            "LatencyMin": "40",
            "LatencyMax": "35840",
            "Latency": "40 ~ 35840",
            "PipelineII": "",
            "PipelineDepthMin": "40",
            "PipelineDepthMax": "70",
            "PipelineDepth": "40 ~ 70",
            "Loops": [
              {
                "Name": "Loop 1.1",
                "TripCount": "",
                "LatencyMin": "1",
                "LatencyMax": "16",
                "Latency": "1 ~ 16",
                "PipelineII": "",
                "PipelineDepth": "1"
              },
              {
                "Name": "Loop 1.2",
                "TripCount": "",
                "LatencyMin": "1",
                "LatencyMax": "16",
                "Latency": "1 ~ 16",
                "PipelineII": "",
                "PipelineDepth": "1"
              }
            ]
          }],
        "Area": {
          "FF": "658",
          "LUT": "836",
          "BRAM_18K": "0",
          "DSP48E": "0",
          "URAM": "0"
        }
      },
      "layernorm_compute_y": {
        "Latency": {
          "LatencyBest": "53",
          "LatencyAvg": "12293",
          "LatencyWorst": "24581",
          "PipelineIIMin": "53",
          "PipelineIIMax": "24581",
          "PipelineII": "53 ~ 24581",
          "PipelineDepth": "",
          "PipelineType": "none"
        },
        "Timing": {
          "Target": "5.00",
          "Uncertainty": "0.62",
          "Estimate": "4.091"
        },
        "Loops": [{
            "Name": "Loop 1",
            "TripCount": "",
            "LatencyMin": "51",
            "LatencyMax": "24579",
            "Latency": "51 ~ 24579",
            "PipelineII": "1",
            "PipelineDepth": "5"
          }],
        "Area": {
          "BRAM_18K": "16",
          "DSP48E": "64",
          "FF": "1360",
          "LUT": "2381",
          "URAM": "0"
        }
      },
      "layernorm_write": {
        "Latency": {
          "LatencyBest": "50",
          "LatencyAvg": "12290",
          "LatencyWorst": "24578",
          "PipelineIIMin": "50",
          "PipelineIIMax": "24578",
          "PipelineII": "50 ~ 24578",
          "PipelineDepth": "",
          "PipelineType": "none"
        },
        "Timing": {
          "Target": "5.00",
          "Uncertainty": "0.62",
          "Estimate": "3.676"
        },
        "Loops": [{
            "Name": "Loop 1",
            "TripCount": "",
            "LatencyMin": "48",
            "LatencyMax": "24576",
            "Latency": "48 ~ 24576",
            "PipelineII": "1",
            "PipelineDepth": "2"
          }],
        "Area": {
          "FF": "86",
          "LUT": "457",
          "BRAM_18K": "0",
          "DSP48E": "0",
          "URAM": "0"
        }
      },
      "LayerNorm": {
        "Latency": {
          "LatencyBest": "190",
          "LatencyAvg": "13924",
          "LatencyWorst": "35940",
          "PipelineIIMin": "97",
          "PipelineIIMax": "35842",
          "PipelineII": "97 ~ 35842",
          "PipelineDepth": "",
          "PipelineType": "dataflow"
        },
        "Timing": {
          "Target": "5.00",
          "Uncertainty": "0.62",
          "Estimate": "4.366"
        },
        "Area": {
          "BRAM_18K": "82",
          "DSP48E": "106",
          "FF": "15193",
          "LUT": "17635",
          "URAM": "0"
        }
      },
      "QuantAct": {
        "Latency": {
          "LatencyBest": "53",
          "LatencyAvg": "12293",
          "LatencyWorst": "24581",
          "PipelineIIMin": "53",
          "PipelineIIMax": "24581",
          "PipelineII": "53 ~ 24581",
          "PipelineDepth": "",
          "PipelineType": "none"
        },
        "Timing": {
          "Target": "5.00",
          "Uncertainty": "0.62",
          "Estimate": "3.970"
        },
        "Loops": [{
            "Name": "Loop 1",
            "TripCount": "",
            "LatencyMin": "51",
            "LatencyMax": "24579",
            "Latency": "51 ~ 24579",
            "PipelineII": "1",
            "PipelineDepth": "5"
          }],
        "Area": {
          "BRAM_18K": "16",
          "DSP48E": "64",
          "FF": "3343",
          "LUT": "18178",
          "URAM": "0"
        }
      },
      "LayernormBcast": {
        "Latency": {
          "LatencyBest": "",
          "LatencyAvg": "",
          "LatencyWorst": "",
          "PipelineII": "",
          "PipelineDepth": "",
          "PipelineType": "none"
        },
        "Timing": {
          "Target": "5.00",
          "Uncertainty": "0.62",
          "Estimate": "3.676"
        },
        "Loops": [{
            "Name": "Loop 1",
            "TripCount": "",
            "Latency": "",
            "PipelineII": "",
            "PipelineDepth": "17",
            "Loops": [{
                "Name": "Loop 1.1",
                "TripCount": "12",
                "Latency": "13",
                "PipelineII": "1",
                "PipelineDepth": "3"
              }]
          }],
        "Area": {
          "BRAM_18K": "29",
          "FF": "1852",
          "LUT": "1181",
          "DSP48E": "0",
          "URAM": "0"
        }
      },
      "kernel_29": {
        "Latency": {
          "LatencyBest": "",
          "LatencyAvg": "",
          "LatencyWorst": "",
          "PipelineII": "",
          "PipelineDepth": "",
          "PipelineType": "dataflow"
        },
        "Timing": {
          "Target": "5.00",
          "Uncertainty": "0.62",
          "Estimate": "4.366"
        },
        "Area": {
          "BRAM_18K": "301",
          "DSP48E": "202",
          "FF": "33064",
          "LUT": "53776",
          "URAM": "0"
        }
      }
    }
  },
  "Sdx": {
    "Target": "none",
    "ProfileOption": "0",
    "ProfileType": "none",
    "XO": "",
    "KernelName": "kernel_29",
    "EnableXoSwEmu": "1"
  },
  "GenData": {
    "DataVersion": "0.1",
    "Time": "2023-02-20 12:11:21 EST",
    "ToolName": "vivado_hls",
    "ToolVersion": "2018.3"
  }
}
