

================================================================
== Vivado HLS Report for 'sandbox'
================================================================
* Date:           Wed Jan 27 13:42:17 2016

* Version:        2014.4 (Build 1071461 on Tue Nov 18 16:42:57 PM 2014)
* Project:        prj
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +---------+-------+----------+------------+
    |  Clock  | Target| Estimated| Uncertainty|
    +---------+-------+----------+------------+
    |default  |   6.67|      5.68|        0.83|
    +---------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +---------+---------+---------+---------+----------+
    |      Latency      |      Interval     | Pipeline |
    |   min   |   max   |   min   |   max   |   Type   |
    +---------+---------+---------+---------+----------+
    |  2081283|  2081283|  2081284|  2081284| dataflow |
    +---------+---------+---------+---------+----------+

    + Detail: 
        * Instance: 
        +--------------------------------+----------------------+---------+---------+---------+---------+---------+
        |                                |                      |      Latency      |      Interval     | Pipeline|
        |            Instance            |        Module        |   min   |   max   |   min   |   max   |   Type  |
        +--------------------------------+----------------------+---------+---------+---------+---------+---------+
        |grp_sandbox_AXIvideo2Mat_fu_97  |sandbox_AXIvideo2Mat  |  2081283|  2081283|  2081283|  2081283|   none  |
        |grp_sandbox_Block_proc_fu_119   |sandbox_Block_proc    |  2079361|  2079361|  2079361|  2079361|   none  |
        +--------------------------------+----------------------+---------+---------+---------+---------+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|Expression       |        -|      -|       -|      -|
|FIFO             |        0|      -|       5|     44|
|Instance         |        0|      -|     481|    710|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|      -|
|Register         |        -|      -|       3|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        0|      0|     489|    754|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|      0|   ~0   |      1|
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    +-----------------------------+---------------------------+---------+-------+-----+-----+
    |           Instance          |           Module          | BRAM_18K| DSP48E|  FF | LUT |
    +-----------------------------+---------------------------+---------+-------+-----+-----+
    |sandbox_AXIvideo2Mat_U0      |sandbox_AXIvideo2Mat       |        0|      0|  325|  455|
    |sandbox_Block_proc_U0        |sandbox_Block_proc         |        0|      0|   44|   87|
    |sandbox_CONTROL_BUS_s_axi_U  |sandbox_CONTROL_BUS_s_axi  |        0|      0|  112|  168|
    +-----------------------------+---------------------------+---------+-------+-----+-----+
    |Total                        |                           |        0|      0|  481|  710|
    +-----------------------------+---------------------------+---------+-------+-----+-----+

    * Memory: 
    N/A

    * FIFO: 
    +------------------+---------+---+----+------+-----+---------+
    |       Name       | BRAM_18K| FF| LUT| Depth| Bits| Size:D*B|
    +------------------+---------+---+----+------+-----+---------+
    |result_channel_U  |        0|  5|  44|     2|   32|       64|
    +------------------+---------+---+----+------+-----+---------+
    |Total             |        0|  5|  44|     2|   32|       64|
    +------------------+---------+---+----+------+-----+---------+

    * Expression: 
    N/A

    * Multiplexer: 
    N/A

    * Register: 
    +-----------------------------------------+---+----+-----+-----------+
    |                   Name                  | FF| LUT| Bits| Const Bits|
    +-----------------------------------------+---+----+-----+-----------+
    |ap_CS                                    |  1|   0|    1|          0|
    |ap_reg_procdone_sandbox_AXIvideo2Mat_U0  |  1|   0|    1|          0|
    |ap_reg_procdone_sandbox_Block_proc_U0    |  1|   0|    1|          0|
    +-----------------------------------------+---+----+-----+-----------+
    |Total                                    |  3|   0|    3|          0|
    +-----------------------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------------+-----+-----+------------+------------------------+--------------+
|         RTL Ports         | Dir | Bits|  Protocol  |      Source Object     |    C Type    |
+---------------------------+-----+-----+------------+------------------------+--------------+
|s_axi_CONTROL_BUS_AWVALID  |  in |    1|    s_axi   |       CONTROL_BUS      |  return void |
|s_axi_CONTROL_BUS_AWREADY  | out |    1|    s_axi   |       CONTROL_BUS      |  return void |
|s_axi_CONTROL_BUS_AWADDR   |  in |    6|    s_axi   |       CONTROL_BUS      |  return void |
|s_axi_CONTROL_BUS_WVALID   |  in |    1|    s_axi   |       CONTROL_BUS      |  return void |
|s_axi_CONTROL_BUS_WREADY   | out |    1|    s_axi   |       CONTROL_BUS      |  return void |
|s_axi_CONTROL_BUS_WDATA    |  in |   32|    s_axi   |       CONTROL_BUS      |  return void |
|s_axi_CONTROL_BUS_WSTRB    |  in |    4|    s_axi   |       CONTROL_BUS      |  return void |
|s_axi_CONTROL_BUS_ARVALID  |  in |    1|    s_axi   |       CONTROL_BUS      |  return void |
|s_axi_CONTROL_BUS_ARREADY  | out |    1|    s_axi   |       CONTROL_BUS      |  return void |
|s_axi_CONTROL_BUS_ARADDR   |  in |    6|    s_axi   |       CONTROL_BUS      |  return void |
|s_axi_CONTROL_BUS_RVALID   | out |    1|    s_axi   |       CONTROL_BUS      |  return void |
|s_axi_CONTROL_BUS_RREADY   |  in |    1|    s_axi   |       CONTROL_BUS      |  return void |
|s_axi_CONTROL_BUS_RDATA    | out |   32|    s_axi   |       CONTROL_BUS      |  return void |
|s_axi_CONTROL_BUS_RRESP    | out |    2|    s_axi   |       CONTROL_BUS      |  return void |
|s_axi_CONTROL_BUS_BVALID   | out |    1|    s_axi   |       CONTROL_BUS      |  return void |
|s_axi_CONTROL_BUS_BREADY   |  in |    1|    s_axi   |       CONTROL_BUS      |  return void |
|s_axi_CONTROL_BUS_BRESP    | out |    2|    s_axi   |       CONTROL_BUS      |  return void |
|ap_clk                     |  in |    1| ap_ctrl_hs |         sandbox        | return value |
|ap_rst_n                   |  in |    1| ap_ctrl_hs |         sandbox        | return value |
|interrupt                  | out |    1| ap_ctrl_hs |         sandbox        | return value |
|video_in_TDATA             |  in |   24|    axis    |  INPUT_STREAM_V_data_V |    pointer   |
|video_in_TKEEP             |  in |    3|    axis    |  INPUT_STREAM_V_keep_V |    pointer   |
|video_in_TSTRB             |  in |    3|    axis    |  INPUT_STREAM_V_strb_V |    pointer   |
|video_in_TUSER             |  in |    1|    axis    |  INPUT_STREAM_V_user_V |    pointer   |
|video_in_TLAST             |  in |    1|    axis    |  INPUT_STREAM_V_last_V |    pointer   |
|video_in_TID               |  in |    1|    axis    |   INPUT_STREAM_V_id_V  |    pointer   |
|video_in_TDEST             |  in |    1|    axis    |  INPUT_STREAM_V_dest_V |    pointer   |
|video_in_TVALID            |  in |    1|    axis    |  INPUT_STREAM_V_dest_V |    pointer   |
|video_in_TREADY            | out |    1|    axis    |  INPUT_STREAM_V_dest_V |    pointer   |
|video_out_TDATA            | out |   24|    axis    | OUTPUT_STREAM_V_data_V |    pointer   |
|video_out_TKEEP            | out |    3|    axis    | OUTPUT_STREAM_V_keep_V |    pointer   |
|video_out_TSTRB            | out |    3|    axis    | OUTPUT_STREAM_V_strb_V |    pointer   |
|video_out_TUSER            | out |    1|    axis    | OUTPUT_STREAM_V_user_V |    pointer   |
|video_out_TLAST            | out |    1|    axis    | OUTPUT_STREAM_V_last_V |    pointer   |
|video_out_TID              | out |    1|    axis    |  OUTPUT_STREAM_V_id_V  |    pointer   |
|video_out_TDEST            | out |    1|    axis    | OUTPUT_STREAM_V_dest_V |    pointer   |
|video_out_TVALID           | out |    1|    axis    | OUTPUT_STREAM_V_dest_V |    pointer   |
|video_out_TREADY           |  in |    1|    axis    | OUTPUT_STREAM_V_dest_V |    pointer   |
+---------------------------+-----+-----+------------+------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 4
* Pipeline: 0
* Dataflow Pipeline: 1
  DF-Pipeline-0: Size = 4, States = { 1 2 3 4 }

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / true
3 --> 
	4  / true
4 --> 
* FSM state operations: 

 <State 1>: 2.94ns
ST_1: result_channel [1/1] 0.00ns
codeRepl:0  %result_channel = alloca i32, align 4

ST_1: src_data_stream_V_0 [1/1] 0.00ns
codeRepl:19  %src_data_stream_V_0 = alloca i8, align 1

ST_1: src_data_stream_V_1 [1/1] 0.00ns
codeRepl:21  %src_data_stream_V_1 = alloca i8, align 1

ST_1: src_data_stream_V_2 [1/1] 0.00ns
codeRepl:23  %src_data_stream_V_2 = alloca i8, align 1

ST_1: stg_9 [2/2] 2.94ns
codeRepl:30  call fastcc void @sandbox_AXIvideo2Mat(i32* %result_channel, i24* %INPUT_STREAM_V_data_V, i3* %INPUT_STREAM_V_keep_V, i3* %INPUT_STREAM_V_strb_V, i1* %INPUT_STREAM_V_user_V, i1* %INPUT_STREAM_V_last_V, i1* %INPUT_STREAM_V_id_V, i1* %INPUT_STREAM_V_dest_V, i8* %src_data_stream_V_0, i8* %src_data_stream_V_1, i8* %src_data_stream_V_2)


 <State 2>: 0.00ns
ST_2: stg_10 [1/2] 0.00ns
codeRepl:30  call fastcc void @sandbox_AXIvideo2Mat(i32* %result_channel, i24* %INPUT_STREAM_V_data_V, i3* %INPUT_STREAM_V_keep_V, i3* %INPUT_STREAM_V_strb_V, i1* %INPUT_STREAM_V_user_V, i1* %INPUT_STREAM_V_last_V, i1* %INPUT_STREAM_V_id_V, i1* %INPUT_STREAM_V_dest_V, i8* %src_data_stream_V_0, i8* %src_data_stream_V_1, i8* %src_data_stream_V_2)


 <State 3>: 0.00ns
ST_3: stg_11 [2/2] 0.00ns
codeRepl:31  call fastcc void @sandbox_Block__proc(i32* %result_channel, i24* %OUTPUT_STREAM_V_data_V, i3* %OUTPUT_STREAM_V_keep_V, i3* %OUTPUT_STREAM_V_strb_V, i1* %OUTPUT_STREAM_V_user_V, i1* %OUTPUT_STREAM_V_last_V, i1* %OUTPUT_STREAM_V_id_V, i1* %OUTPUT_STREAM_V_dest_V)


 <State 4>: 1.70ns
ST_4: stg_12 [1/1] 0.00ns
codeRepl:1  call void (...)* @_ssdm_op_SpecDataflowPipeline(i32 -1, [1 x i8]* @p_str1807) nounwind

ST_4: stg_13 [1/1] 0.00ns
codeRepl:2  call void (...)* @_ssdm_op_SpecBitsMap(i24* %INPUT_STREAM_V_data_V), !map !7

ST_4: stg_14 [1/1] 0.00ns
codeRepl:3  call void (...)* @_ssdm_op_SpecBitsMap(i3* %INPUT_STREAM_V_keep_V), !map !11

ST_4: stg_15 [1/1] 0.00ns
codeRepl:4  call void (...)* @_ssdm_op_SpecBitsMap(i3* %INPUT_STREAM_V_strb_V), !map !15

ST_4: stg_16 [1/1] 0.00ns
codeRepl:5  call void (...)* @_ssdm_op_SpecBitsMap(i1* %INPUT_STREAM_V_user_V), !map !19

ST_4: stg_17 [1/1] 0.00ns
codeRepl:6  call void (...)* @_ssdm_op_SpecBitsMap(i1* %INPUT_STREAM_V_last_V), !map !23

ST_4: stg_18 [1/1] 0.00ns
codeRepl:7  call void (...)* @_ssdm_op_SpecBitsMap(i1* %INPUT_STREAM_V_id_V), !map !27

ST_4: stg_19 [1/1] 0.00ns
codeRepl:8  call void (...)* @_ssdm_op_SpecBitsMap(i1* %INPUT_STREAM_V_dest_V), !map !31

ST_4: stg_20 [1/1] 0.00ns
codeRepl:9  call void (...)* @_ssdm_op_SpecBitsMap(i24* %OUTPUT_STREAM_V_data_V), !map !35

ST_4: stg_21 [1/1] 0.00ns
codeRepl:10  call void (...)* @_ssdm_op_SpecBitsMap(i3* %OUTPUT_STREAM_V_keep_V), !map !39

ST_4: stg_22 [1/1] 0.00ns
codeRepl:11  call void (...)* @_ssdm_op_SpecBitsMap(i3* %OUTPUT_STREAM_V_strb_V), !map !43

ST_4: stg_23 [1/1] 0.00ns
codeRepl:12  call void (...)* @_ssdm_op_SpecBitsMap(i1* %OUTPUT_STREAM_V_user_V), !map !47

ST_4: stg_24 [1/1] 0.00ns
codeRepl:13  call void (...)* @_ssdm_op_SpecBitsMap(i1* %OUTPUT_STREAM_V_last_V), !map !51

ST_4: stg_25 [1/1] 0.00ns
codeRepl:14  call void (...)* @_ssdm_op_SpecBitsMap(i1* %OUTPUT_STREAM_V_id_V), !map !55

ST_4: stg_26 [1/1] 0.00ns
codeRepl:15  call void (...)* @_ssdm_op_SpecBitsMap(i1* %OUTPUT_STREAM_V_dest_V), !map !59

ST_4: stg_27 [1/1] 0.00ns
codeRepl:16  call void (...)* @_ssdm_op_SpecBitsMap(i32 %rows), !map !63

ST_4: stg_28 [1/1] 0.00ns
codeRepl:17  call void (...)* @_ssdm_op_SpecBitsMap(i32 %cols), !map !69

ST_4: stg_29 [1/1] 0.00ns
codeRepl:18  call void (...)* @_ssdm_op_SpecTopModule([8 x i8]* @str) nounwind

ST_4: stg_30 [1/1] 0.00ns
codeRepl:20  call void (...)* @_ssdm_op_SpecInterface(i8* %src_data_stream_V_0, [8 x i8]* @str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @str2, [1 x i8]* @str2, [8 x i8]* @str1)

ST_4: stg_31 [1/1] 0.00ns
codeRepl:22  call void (...)* @_ssdm_op_SpecInterface(i8* %src_data_stream_V_1, [8 x i8]* @str3, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @str4, [1 x i8]* @str4, [8 x i8]* @str3)

ST_4: stg_32 [1/1] 0.00ns
codeRepl:24  call void (...)* @_ssdm_op_SpecInterface(i8* %src_data_stream_V_2, [8 x i8]* @str5, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @str6, [1 x i8]* @str6, [8 x i8]* @str5)

ST_4: stg_33 [1/1] 0.00ns
codeRepl:25  call void (...)* @_ssdm_op_SpecInterface(i24* %INPUT_STREAM_V_data_V, i3* %INPUT_STREAM_V_keep_V, i3* %INPUT_STREAM_V_strb_V, i1* %INPUT_STREAM_V_user_V, i1* %INPUT_STREAM_V_last_V, i1* %INPUT_STREAM_V_id_V, i1* %INPUT_STREAM_V_dest_V, [5 x i8]* @p_str1805, i32 0, i32 0, i32 0, i32 0, [13 x i8]* @p_str1806, [1 x i8]* @p_str1807, [1 x i8]* @p_str1807) nounwind

ST_4: stg_34 [1/1] 0.00ns
codeRepl:26  call void (...)* @_ssdm_op_SpecInterface(i24* %OUTPUT_STREAM_V_data_V, i3* %OUTPUT_STREAM_V_keep_V, i3* %OUTPUT_STREAM_V_strb_V, i1* %OUTPUT_STREAM_V_user_V, i1* %OUTPUT_STREAM_V_last_V, i1* %OUTPUT_STREAM_V_id_V, i1* %OUTPUT_STREAM_V_dest_V, [5 x i8]* @p_str1805, i32 0, i32 0, i32 0, i32 0, [14 x i8]* @p_str1808, [1 x i8]* @p_str1807, [1 x i8]* @p_str1807) nounwind

ST_4: stg_35 [1/1] 0.00ns
codeRepl:27  call void (...)* @_ssdm_op_SpecInterface(i32 %rows, [10 x i8]* @p_str1809, i32 0, i32 0, i32 0, i32 0, [12 x i8]* @p_str1810, [5 x i8]* @p_str1811, [1 x i8]* @p_str1807) nounwind

ST_4: stg_36 [1/1] 0.00ns
codeRepl:28  call void (...)* @_ssdm_op_SpecInterface(i32 %cols, [10 x i8]* @p_str1809, i32 0, i32 0, i32 0, i32 0, [12 x i8]* @p_str1810, [5 x i8]* @p_str1812, [1 x i8]* @p_str1807) nounwind

ST_4: stg_37 [1/1] 0.00ns
codeRepl:29  call void (...)* @_ssdm_op_SpecInterface(i32 0, [10 x i8]* @p_str1809, i32 0, i32 0, i32 0, i32 0, [12 x i8]* @p_str1810, [1 x i8]* @p_str1807, [1 x i8]* @p_str1807) nounwind

ST_4: stg_38 [1/2] 1.70ns
codeRepl:31  call fastcc void @sandbox_Block__proc(i32* %result_channel, i24* %OUTPUT_STREAM_V_data_V, i3* %OUTPUT_STREAM_V_keep_V, i3* %OUTPUT_STREAM_V_strb_V, i1* %OUTPUT_STREAM_V_user_V, i1* %OUTPUT_STREAM_V_last_V, i1* %OUTPUT_STREAM_V_id_V, i1* %OUTPUT_STREAM_V_dest_V)

ST_4: stg_39 [1/1] 0.00ns
codeRepl:32  unreachable



============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is clock enabled: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ INPUT_STREAM_V_data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; mode=0x4f71ff0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ INPUT_STREAM_V_keep_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; mode=0x4f720a0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ INPUT_STREAM_V_strb_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; mode=0x4f72150; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ INPUT_STREAM_V_user_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; mode=0x4f72200; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ INPUT_STREAM_V_last_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; mode=0x4f72d00; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ INPUT_STREAM_V_id_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; mode=0x4f72db0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ INPUT_STREAM_V_dest_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; mode=0x4f72e60; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ OUTPUT_STREAM_V_data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; mode=0x4f72f10; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ OUTPUT_STREAM_V_keep_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; mode=0x4f72fc0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ OUTPUT_STREAM_V_strb_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; mode=0x4f73070; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ OUTPUT_STREAM_V_user_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; mode=0x3fb5cc0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ OUTPUT_STREAM_V_last_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; mode=0x58dbcc0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ OUTPUT_STREAM_V_id_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; mode=0x5921af0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ OUTPUT_STREAM_V_dest_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; mode=0x5929610; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ rows]:  wired=1; compound=0; hidden=0; nouse=1; global=0; static=0; extern=0; dir=0; type=0; mode=0x592dff0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ cols]:  wired=1; compound=0; hidden=0; nouse=1; global=0; static=0; extern=0; dir=0; type=0; mode=0x59329d0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
result_channel      (alloca              ) [ 01111]
src_data_stream_V_0 (alloca              ) [ 01111]
src_data_stream_V_1 (alloca              ) [ 01111]
src_data_stream_V_2 (alloca              ) [ 01111]
stg_10              (call                ) [ 00000]
stg_12              (specdataflowpipeline) [ 00000]
stg_13              (specbitsmap         ) [ 00000]
stg_14              (specbitsmap         ) [ 00000]
stg_15              (specbitsmap         ) [ 00000]
stg_16              (specbitsmap         ) [ 00000]
stg_17              (specbitsmap         ) [ 00000]
stg_18              (specbitsmap         ) [ 00000]
stg_19              (specbitsmap         ) [ 00000]
stg_20              (specbitsmap         ) [ 00000]
stg_21              (specbitsmap         ) [ 00000]
stg_22              (specbitsmap         ) [ 00000]
stg_23              (specbitsmap         ) [ 00000]
stg_24              (specbitsmap         ) [ 00000]
stg_25              (specbitsmap         ) [ 00000]
stg_26              (specbitsmap         ) [ 00000]
stg_27              (specbitsmap         ) [ 00000]
stg_28              (specbitsmap         ) [ 00000]
stg_29              (spectopmodule       ) [ 00000]
stg_30              (specinterface       ) [ 00000]
stg_31              (specinterface       ) [ 00000]
stg_32              (specinterface       ) [ 00000]
stg_33              (specinterface       ) [ 00000]
stg_34              (specinterface       ) [ 00000]
stg_35              (specinterface       ) [ 00000]
stg_36              (specinterface       ) [ 00000]
stg_37              (specinterface       ) [ 00000]
stg_38              (call                ) [ 00000]
stg_39              (unreachable         ) [ 00000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="INPUT_STREAM_V_data_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="INPUT_STREAM_V_data_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="INPUT_STREAM_V_keep_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="INPUT_STREAM_V_keep_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="INPUT_STREAM_V_strb_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="INPUT_STREAM_V_strb_V"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="INPUT_STREAM_V_user_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="INPUT_STREAM_V_user_V"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="INPUT_STREAM_V_last_V">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="INPUT_STREAM_V_last_V"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="INPUT_STREAM_V_id_V">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="INPUT_STREAM_V_id_V"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="INPUT_STREAM_V_dest_V">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="INPUT_STREAM_V_dest_V"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="OUTPUT_STREAM_V_data_V">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="OUTPUT_STREAM_V_data_V"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="OUTPUT_STREAM_V_keep_V">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="OUTPUT_STREAM_V_keep_V"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="OUTPUT_STREAM_V_strb_V">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="OUTPUT_STREAM_V_strb_V"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="OUTPUT_STREAM_V_user_V">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="OUTPUT_STREAM_V_user_V"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="OUTPUT_STREAM_V_last_V">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="OUTPUT_STREAM_V_last_V"/></StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="OUTPUT_STREAM_V_id_V">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="OUTPUT_STREAM_V_id_V"/></StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="OUTPUT_STREAM_V_dest_V">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="OUTPUT_STREAM_V_dest_V"/></StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="rows">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="rows"/></StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="cols">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="cols"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sandbox_AXIvideo2Mat"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sandbox_Block__proc"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecDataflowPipeline"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1807"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="str"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="str1"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="str2"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="str3"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="str4"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="str5"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="str6"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1805"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1806"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1808"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1809"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1810"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1811"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1812"/></StgValue>
</bind>
</comp>

<comp id="80" class="1004" name="result_channel_fu_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="1" slack="0"/>
<pin id="82" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="result_channel/1 "/>
</bind>
</comp>

<comp id="84" class="1004" name="src_data_stream_V_0_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="1" slack="0"/>
<pin id="86" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="src_data_stream_V_0/1 "/>
</bind>
</comp>

<comp id="88" class="1004" name="src_data_stream_V_1_fu_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="1" slack="0"/>
<pin id="90" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="src_data_stream_V_1/1 "/>
</bind>
</comp>

<comp id="92" class="1004" name="src_data_stream_V_2_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="1" slack="0"/>
<pin id="94" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="src_data_stream_V_2/1 "/>
</bind>
</comp>

<comp id="97" class="1004" name="grp_sandbox_AXIvideo2Mat_fu_97">
<pin_list>
<pin id="98" dir="0" index="0" bw="0" slack="0"/>
<pin id="99" dir="0" index="1" bw="32" slack="0"/>
<pin id="100" dir="0" index="2" bw="24" slack="0"/>
<pin id="101" dir="0" index="3" bw="3" slack="0"/>
<pin id="102" dir="0" index="4" bw="3" slack="0"/>
<pin id="103" dir="0" index="5" bw="1" slack="0"/>
<pin id="104" dir="0" index="6" bw="1" slack="0"/>
<pin id="105" dir="0" index="7" bw="1" slack="0"/>
<pin id="106" dir="0" index="8" bw="1" slack="0"/>
<pin id="107" dir="0" index="9" bw="8" slack="0"/>
<pin id="108" dir="0" index="10" bw="8" slack="0"/>
<pin id="109" dir="0" index="11" bw="8" slack="0"/>
<pin id="110" dir="1" index="12" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="stg_9/1 "/>
</bind>
</comp>

<comp id="119" class="1004" name="grp_sandbox_Block_proc_fu_119">
<pin_list>
<pin id="120" dir="0" index="0" bw="0" slack="0"/>
<pin id="121" dir="0" index="1" bw="32" slack="2"/>
<pin id="122" dir="0" index="2" bw="24" slack="0"/>
<pin id="123" dir="0" index="3" bw="3" slack="0"/>
<pin id="124" dir="0" index="4" bw="3" slack="0"/>
<pin id="125" dir="0" index="5" bw="1" slack="0"/>
<pin id="126" dir="0" index="6" bw="1" slack="0"/>
<pin id="127" dir="0" index="7" bw="1" slack="0"/>
<pin id="128" dir="0" index="8" bw="1" slack="0"/>
<pin id="129" dir="1" index="9" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="stg_11/3 "/>
</bind>
</comp>

<comp id="138" class="1005" name="result_channel_reg_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="32" slack="0"/>
<pin id="140" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="result_channel "/>
</bind>
</comp>

<comp id="144" class="1005" name="src_data_stream_V_0_reg_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="8" slack="0"/>
<pin id="146" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="src_data_stream_V_0 "/>
</bind>
</comp>

<comp id="149" class="1005" name="src_data_stream_V_1_reg_149">
<pin_list>
<pin id="150" dir="0" index="0" bw="8" slack="0"/>
<pin id="151" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="src_data_stream_V_1 "/>
</bind>
</comp>

<comp id="154" class="1005" name="src_data_stream_V_2_reg_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="8" slack="0"/>
<pin id="156" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="src_data_stream_V_2 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="83"><net_src comp="32" pin="0"/><net_sink comp="80" pin=0"/></net>

<net id="87"><net_src comp="32" pin="0"/><net_sink comp="84" pin=0"/></net>

<net id="91"><net_src comp="32" pin="0"/><net_sink comp="88" pin=0"/></net>

<net id="95"><net_src comp="32" pin="0"/><net_sink comp="92" pin=0"/></net>

<net id="111"><net_src comp="34" pin="0"/><net_sink comp="97" pin=0"/></net>

<net id="112"><net_src comp="0" pin="0"/><net_sink comp="97" pin=2"/></net>

<net id="113"><net_src comp="2" pin="0"/><net_sink comp="97" pin=3"/></net>

<net id="114"><net_src comp="4" pin="0"/><net_sink comp="97" pin=4"/></net>

<net id="115"><net_src comp="6" pin="0"/><net_sink comp="97" pin=5"/></net>

<net id="116"><net_src comp="8" pin="0"/><net_sink comp="97" pin=6"/></net>

<net id="117"><net_src comp="10" pin="0"/><net_sink comp="97" pin=7"/></net>

<net id="118"><net_src comp="12" pin="0"/><net_sink comp="97" pin=8"/></net>

<net id="130"><net_src comp="36" pin="0"/><net_sink comp="119" pin=0"/></net>

<net id="131"><net_src comp="14" pin="0"/><net_sink comp="119" pin=2"/></net>

<net id="132"><net_src comp="16" pin="0"/><net_sink comp="119" pin=3"/></net>

<net id="133"><net_src comp="18" pin="0"/><net_sink comp="119" pin=4"/></net>

<net id="134"><net_src comp="20" pin="0"/><net_sink comp="119" pin=5"/></net>

<net id="135"><net_src comp="22" pin="0"/><net_sink comp="119" pin=6"/></net>

<net id="136"><net_src comp="24" pin="0"/><net_sink comp="119" pin=7"/></net>

<net id="137"><net_src comp="26" pin="0"/><net_sink comp="119" pin=8"/></net>

<net id="141"><net_src comp="80" pin="1"/><net_sink comp="138" pin=0"/></net>

<net id="142"><net_src comp="138" pin="1"/><net_sink comp="97" pin=1"/></net>

<net id="143"><net_src comp="138" pin="1"/><net_sink comp="119" pin=1"/></net>

<net id="147"><net_src comp="84" pin="1"/><net_sink comp="144" pin=0"/></net>

<net id="148"><net_src comp="144" pin="1"/><net_sink comp="97" pin=9"/></net>

<net id="152"><net_src comp="88" pin="1"/><net_sink comp="149" pin=0"/></net>

<net id="153"><net_src comp="149" pin="1"/><net_sink comp="97" pin=10"/></net>

<net id="157"><net_src comp="92" pin="1"/><net_sink comp="154" pin=0"/></net>

<net id="158"><net_src comp="154" pin="1"/><net_sink comp="97" pin=11"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: OUTPUT_STREAM_V_data_V | {3 4 }
	Port: OUTPUT_STREAM_V_keep_V | {3 4 }
	Port: OUTPUT_STREAM_V_strb_V | {3 4 }
	Port: OUTPUT_STREAM_V_user_V | {3 4 }
	Port: OUTPUT_STREAM_V_last_V | {3 4 }
	Port: OUTPUT_STREAM_V_id_V | {3 4 }
	Port: OUTPUT_STREAM_V_dest_V | {3 4 }
  - Chain level:
	State 1
		stg_9 : 1
	State 2
	State 3
	State 4


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------------------|---------|---------|---------|
| Operation|         Functional Unit        |  Delay  |    FF   |   LUT   |
|----------|--------------------------------|---------|---------|---------|
|   call   | grp_sandbox_AXIvideo2Mat_fu_97 |  3.142  |   385   |   130   |
|          |  grp_sandbox_Block_proc_fu_119 |    0    |    72   |    61   |
|----------|--------------------------------|---------|---------|---------|
|   Total  |                                |  3.142  |   457   |   191   |
|----------|--------------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+---------------------------+--------+
|                           |   FF   |
+---------------------------+--------+
|   result_channel_reg_138  |   32   |
|src_data_stream_V_0_reg_144|    8   |
|src_data_stream_V_1_reg_149|    8   |
|src_data_stream_V_2_reg_154|    8   |
+---------------------------+--------+
|           Total           |   56   |
+---------------------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    3   |   457  |   191  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    -   |    -   |    -   |
|  Register |    -   |   56   |    -   |
+-----------+--------+--------+--------+
|   Total   |    3   |   513  |   191  |
+-----------+--------+--------+--------+
