#-----------------------------------------------------------
# Vivado v2024.1 (64-bit)
# SW Build 5076996 on Wed May 22 18:36:09 MDT 2024
# IP Build 5075265 on Wed May 22 21:45:21 MDT 2024
# SharedData Build 5076995 on Wed May 22 18:29:18 MDT 2024
# Start of session at: Thu Dec  4 13:02:09 2025
# Process ID: 130333
# Current directory: /home/hverma/Projects/DAC_controller/DAC_controller.runs/design_1_pmod_dac_ad5541a_0_0_synth_1
# Command line: vivado -log design_1_pmod_dac_ad5541a_0_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_pmod_dac_ad5541a_0_0.tcl
# Log file: /home/hverma/Projects/DAC_controller/DAC_controller.runs/design_1_pmod_dac_ad5541a_0_0_synth_1/design_1_pmod_dac_ad5541a_0_0.vds
# Journal file: /home/hverma/Projects/DAC_controller/DAC_controller.runs/design_1_pmod_dac_ad5541a_0_0_synth_1/vivado.jou
# Running On        :HV-laptop
# Platform          :Ubuntu
# Operating System  :Ubuntu 24.04.3 LTS
# Processor Detail  :AMD Ryzen 7 250 w/ Radeon 780M Graphics
# CPU Frequency     :2391.254 MHz
# CPU Physical cores:8
# CPU Logical cores :16
# Host memory       :31164 MB
# Swap memory       :8589 MB
# Total Virtual     :39753 MB
# Available Virtual :32643 MB
#-----------------------------------------------------------
source design_1_pmod_dac_ad5541a_0_0.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2024.1/data/ip'.
Command: synth_design -top design_1_pmod_dac_ad5541a_0_0 -part xc7z020clg400-1 -incremental_mode off -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Device 21-9227] Part: xc7z020clg400-1 does not have CEAM library.
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 130403
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2158.008 ; gain = 414.621 ; free physical = 16428 ; free virtual = 29861
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'design_1_pmod_dac_ad5541a_0_0' [/home/hverma/Projects/DAC_controller/DAC_controller.gen/sources_1/bd/design_1/ip/design_1_pmod_dac_ad5541a_0_0/synth/design_1_pmod_dac_ad5541a_0_0.vhd:71]
	Parameter clk_freq bound to: 100 - type: integer 
	Parameter spi_clk_div bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'pmod_dac_ad5541a' declared at '/home/hverma/Projects/DAC_controller/DAC_controller.srcs/sources_1/new/ad5541_controller.vhd:4' bound to instance 'U0' of component 'pmod_dac_ad5541a' [/home/hverma/Projects/DAC_controller/DAC_controller.gen/sources_1/bd/design_1/ip/design_1_pmod_dac_ad5541a_0_0/synth/design_1_pmod_dac_ad5541a_0_0.vhd:107]
INFO: [Synth 8-638] synthesizing module 'pmod_dac_ad5541a' [/home/hverma/Projects/DAC_controller/DAC_controller.srcs/sources_1/new/ad5541_controller.vhd:21]
	Parameter slaves bound to: 1 - type: integer 
	Parameter d_width bound to: 16 - type: integer 
INFO: [Synth 8-3491] module 'spi_master' declared at '/home/hverma/Projects/DAC_controller/DAC_controller.srcs/sources_1/new/spi master.vhd:6' bound to instance 'spi_master_0' of component 'spi_master' [/home/hverma/Projects/DAC_controller/DAC_controller.srcs/sources_1/new/ad5541_controller.vhd:67]
INFO: [Synth 8-638] synthesizing module 'spi_master' [/home/hverma/Projects/DAC_controller/DAC_controller.srcs/sources_1/new/spi master.vhd:34]
INFO: [Synth 8-256] done synthesizing module 'spi_master' (0#1) [/home/hverma/Projects/DAC_controller/DAC_controller.srcs/sources_1/new/spi master.vhd:34]
INFO: [Synth 8-3491] module 'button_debounce' declared at '/home/hverma/Projects/DAC_controller/DAC_controller.srcs/sources_1/new/tx_button_controller.vhd:7' bound to instance 'tx_button_controller' of component 'button_debounce' [/home/hverma/Projects/DAC_controller/DAC_controller.srcs/sources_1/new/ad5541_controller.vhd:85]
INFO: [Synth 8-638] synthesizing module 'button_debounce' [/home/hverma/Projects/DAC_controller/DAC_controller.srcs/sources_1/new/tx_button_controller.vhd:19]
INFO: [Synth 8-256] done synthesizing module 'button_debounce' (0#1) [/home/hverma/Projects/DAC_controller/DAC_controller.srcs/sources_1/new/tx_button_controller.vhd:19]
INFO: [Synth 8-226] default block is never used [/home/hverma/Projects/DAC_controller/DAC_controller.srcs/sources_1/new/ad5541_controller.vhd:110]
INFO: [Synth 8-256] done synthesizing module 'pmod_dac_ad5541a' (0#1) [/home/hverma/Projects/DAC_controller/DAC_controller.srcs/sources_1/new/ad5541_controller.vhd:21]
INFO: [Synth 8-256] done synthesizing module 'design_1_pmod_dac_ad5541a_0_0' (0#1) [/home/hverma/Projects/DAC_controller/DAC_controller.gen/sources_1/bd/design_1/ip/design_1_pmod_dac_ad5541a_0_0/synth/design_1_pmod_dac_ad5541a_0_0.vhd:71]
WARNING: [Synth 8-7129] Port cpol in module spi_master is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2234.977 ; gain = 491.590 ; free physical = 16325 ; free virtual = 29759
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2252.789 ; gain = 509.402 ; free physical = 16325 ; free virtual = 29759
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2252.789 ; gain = 509.402 ; free physical = 16325 ; free virtual = 29759
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2252.789 ; gain = 0.000 ; free physical = 16325 ; free virtual = 29759
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2400.539 ; gain = 0.000 ; free physical = 16321 ; free virtual = 29755
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2400.539 ; gain = 0.000 ; free physical = 16321 ; free virtual = 29755
INFO: [Designutils 20-5008] Incremental synthesis strategy off
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 2400.539 ; gain = 657.152 ; free physical = 16328 ; free virtual = 29762
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 2408.543 ; gain = 665.156 ; free physical = 16328 ; free virtual = 29762
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 2408.543 ; gain = 665.156 ; free physical = 16328 ; free virtual = 29762
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'pmod_dac_ad5541a'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                   start |                               00 |                               00
                   pause |                               01 |                               01
                   ready |                               10 |                               10
               send_data |                               11 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'pmod_dac_ad5541a'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 2408.543 ; gain = 665.156 ; free physical = 16323 ; free virtual = 29758
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   32 Bit       Adders := 1     
	   2 Input   14 Bit       Adders := 1     
	   3 Input    7 Bit       Adders := 1     
	   2 Input    6 Bit       Adders := 4     
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	               32 Bit    Registers := 3     
	               16 Bit    Registers := 4     
	               14 Bit    Registers := 1     
	                6 Bit    Registers := 2     
	                1 Bit    Registers := 13    
+---Muxes : 
	   2 Input   32 Bit        Muxes := 3     
	   2 Input   16 Bit        Muxes := 2     
	   2 Input   14 Bit        Muxes := 2     
	   4 Input   14 Bit        Muxes := 1     
	   2 Input    6 Bit        Muxes := 1     
	   4 Input    2 Bit        Muxes := 1     
	   2 Input    2 Bit        Muxes := 1     
	   2 Input    1 Bit        Muxes := 29    
	   4 Input    1 Bit        Muxes := 6     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 2408.543 ; gain = 665.156 ; free physical = 16297 ; free virtual = 29732
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 2408.543 ; gain = 665.156 ; free physical = 16301 ; free virtual = 29736
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 2408.543 ; gain = 665.156 ; free physical = 16301 ; free virtual = 29736
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 2408.543 ; gain = 665.156 ; free physical = 16301 ; free virtual = 29736
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
CRITICAL WARNING: [Synth 8-5799] Converted tricell instance 'U0i_0' to logic
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 2408.543 ; gain = 665.156 ; free physical = 16303 ; free virtual = 29738
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 2408.543 ; gain = 665.156 ; free physical = 16303 ; free virtual = 29738
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 2408.543 ; gain = 665.156 ; free physical = 16303 ; free virtual = 29738
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 2408.543 ; gain = 665.156 ; free physical = 16303 ; free virtual = 29738
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 2408.543 ; gain = 665.156 ; free physical = 16303 ; free virtual = 29738
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 2408.543 ; gain = 665.156 ; free physical = 16303 ; free virtual = 29738
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |CARRY4 |    21|
|2     |LUT1   |     3|
|3     |LUT2   |    12|
|4     |LUT3   |    32|
|5     |LUT4   |    25|
|6     |LUT5   |     9|
|7     |LUT6   |    10|
|8     |FDCE   |    36|
|9     |FDPE   |     3|
|10    |FDRE   |    77|
+------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 2408.543 ; gain = 665.156 ; free physical = 16303 ; free virtual = 29738
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 1 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 2408.543 ; gain = 517.406 ; free physical = 16304 ; free virtual = 29739
Synthesis Optimization Complete : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 2408.551 ; gain = 665.156 ; free physical = 16304 ; free virtual = 29739
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2408.551 ; gain = 0.000 ; free physical = 16540 ; free virtual = 29975
INFO: [Netlist 29-17] Analyzing 21 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 1 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2464.570 ; gain = 0.000 ; free physical = 16593 ; free virtual = 30028
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete | Checksum: 6c82ebbd
INFO: [Common 17-83] Releasing license: Synthesis
33 Infos, 2 Warnings, 1 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:17 ; elapsed = 00:00:16 . Memory (MB): peak = 2464.570 ; gain = 1044.684 ; free physical = 16594 ; free virtual = 30029
INFO: [Common 17-2834] synth_design peak Physical Memory [PSS] (MB): overall = 1916.513; main = 1577.303; forked = 385.855
INFO: [Common 17-2834] synth_design peak Virtual Memory [VSS] (MB): overall = 3442.051; main = 2464.574; forked = 1033.504
INFO: [runtcl-6] Synthesis results are not added to the cache due to CRITICAL_WARNING
INFO: [Coretcl 2-1174] Renamed 3 cell refs.
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2488.582 ; gain = 0.000 ; free physical = 16595 ; free virtual = 30030
INFO: [Common 17-1381] The checkpoint '/home/hverma/Projects/DAC_controller/DAC_controller.runs/design_1_pmod_dac_ad5541a_0_0_synth_1/design_1_pmod_dac_ad5541a_0_0.dcp' has been generated.
INFO: [Vivado 12-24828] Executing command : report_utilization -file design_1_pmod_dac_ad5541a_0_0_utilization_synth.rpt -pb design_1_pmod_dac_ad5541a_0_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Thu Dec  4 13:02:30 2025...
