# Generated by Yosys 0.58+74 (git sha1 272aa9cde, aarch64-apple-darwin23.5-clang++ 18.1.8 -fPIC -O3)
autoidx 1951
attribute \src "rvfi_testbench.sv:15.1-71.10"
attribute \top 1
attribute \hdlname "rvfi_testbench"
attribute \keep 1
module \rvfi_testbench
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/wrapper.sv:6.50-6.60"
  attribute \single_bit_vector 1
  attribute \hdlname "wrapper rvfi_valid"
  wire \wrapper.rvfi_valid
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/wrapper.sv:6.217-6.226"
  attribute \single_bit_vector 1
  attribute \hdlname "wrapper rvfi_trap"
  wire \wrapper.rvfi_trap
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/wrapper.sv:6.673-6.687"
  attribute \hdlname "wrapper rvfi_rs2_rdata"
  wire width 64 \wrapper.rvfi_rs2_rdata
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/wrapper.sv:6.583-6.596"
  attribute \hdlname "wrapper rvfi_rs2_addr"
  wire width 5 \wrapper.rvfi_rs2_addr
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/wrapper.sv:6.628-6.642"
  attribute \hdlname "wrapper rvfi_rs1_rdata"
  wire width 64 \wrapper.rvfi_rs1_rdata
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/wrapper.sv:6.522-6.535"
  attribute \hdlname "wrapper rvfi_rs1_addr"
  wire width 5 \wrapper.rvfi_rs1_addr
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/wrapper.sv:6.779-6.792"
  attribute \hdlname "wrapper rvfi_rd_wdata"
  wire width 64 \wrapper.rvfi_rd_wdata
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/wrapper.sv:6.734-6.746"
  attribute \hdlname "wrapper rvfi_rd_addr"
  wire width 5 \wrapper.rvfi_rd_addr
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/wrapper.sv:6.869-6.882"
  attribute \hdlname "wrapper rvfi_pc_wdata"
  wire width 64 \wrapper.rvfi_pc_wdata
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/wrapper.sv:6.824-6.837"
  attribute \hdlname "wrapper rvfi_pc_rdata"
  wire width 64 \wrapper.rvfi_pc_rdata
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/wrapper.sv:6.111-6.121"
  attribute \hdlname "wrapper rvfi_order"
  wire width 64 \wrapper.rvfi_order
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/wrapper.sv:6.400-6.409"
  attribute \hdlname "wrapper rvfi_mode"
  wire width 2 \wrapper.rvfi_mode
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/wrapper.sv:6.1004-6.1018"
  attribute \hdlname "wrapper rvfi_mem_wmask"
  wire width 8 \wrapper.rvfi_mem_wmask
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/wrapper.sv:6.1094-6.1108"
  attribute \hdlname "wrapper rvfi_mem_wdata"
  wire width 64 \wrapper.rvfi_mem_wdata
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/wrapper.sv:6.959-6.973"
  attribute \hdlname "wrapper rvfi_mem_rmask"
  wire width 8 \wrapper.rvfi_mem_rmask
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/wrapper.sv:6.1049-6.1063"
  attribute \hdlname "wrapper rvfi_mem_rdata"
  wire width 64 \wrapper.rvfi_mem_rdata
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/wrapper.sv:6.914-6.927"
  attribute \hdlname "wrapper rvfi_mem_addr"
  wire width 64 \wrapper.rvfi_mem_addr
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/wrapper.sv:6.461-6.469"
  attribute \hdlname "wrapper rvfi_ixl"
  wire width 2 \wrapper.rvfi_ixl
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/wrapper.sv:6.339-6.348"
  attribute \single_bit_vector 1
  attribute \hdlname "wrapper rvfi_intr"
  wire \wrapper.rvfi_intr
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/wrapper.sv:6.156-6.165"
  attribute \hdlname "wrapper rvfi_insn"
  wire width 32 \wrapper.rvfi_insn
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/wrapper.sv:6.278-6.287"
  attribute \single_bit_vector 1
  attribute \hdlname "wrapper rvfi_halt"
  wire \wrapper.rvfi_halt
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/wrapper.sv:5.11-5.16"
  attribute \hdlname "wrapper reset"
  wire \wrapper.reset
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/wrapper.sv:17.32-17.47"
  attribute \keep 1
  attribute \hdlname "wrapper ibus_resp_valid"
  wire \wrapper.ibus_resp_valid
  attribute \unused_bits "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15"
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/wrapper.sv:20.32-20.44"
  attribute \keep 1
  attribute \hdlname "wrapper ibus_resp_id"
  wire width 16 \wrapper.ibus_resp_id
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/wrapper.sv:18.32-18.46"
  attribute \keep 1
  attribute \hdlname "wrapper ibus_resp_data"
  wire width 64 \wrapper.ibus_resp_data
  attribute \unused_bits "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63"
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/wrapper.sv:19.32-19.46"
  attribute \keep 1
  attribute \hdlname "wrapper ibus_resp_addr"
  wire width 64 \wrapper.ibus_resp_addr
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:626.23-626.42"
  attribute \hdlname "wrapper cpu when_scheduler_l248"
  wire \wrapper.cpu.when_scheduler_l248
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:613.23-613.42"
  attribute \hdlname "wrapper cpu when_scheduler_l198"
  wire \wrapper.cpu.when_scheduler_l198
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:612.23-612.42"
  attribute \hdlname "wrapper cpu when_scheduler_l189"
  wire \wrapper.cpu.when_scheduler_l189
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:610.23-610.42"
  attribute \hdlname "wrapper cpu when_scheduler_l154"
  wire \wrapper.cpu.when_scheduler_l154
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:609.23-609.42"
  attribute \hdlname "wrapper cpu when_scheduler_l150"
  wire \wrapper.cpu.when_scheduler_l150
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:608.23-608.42"
  attribute \hdlname "wrapper cpu when_scheduler_l146"
  wire \wrapper.cpu.when_scheduler_l146
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:649.23-649.38"
  attribute \hdlname "wrapper cpu when_IntAlu_l75"
  wire \wrapper.cpu.when_IntAlu_l75
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:647.23-647.38"
  attribute \hdlname "wrapper cpu when_IntAlu_l34"
  wire \wrapper.cpu.when_IntAlu_l34
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:660.23-660.43"
  attribute \hdlname "wrapper cpu when_CtrlLink_l191_2"
  wire \wrapper.cpu.when_CtrlLink_l191_2
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:658.23-658.41"
  attribute \hdlname "wrapper cpu when_CtrlLink_l191"
  wire \wrapper.cpu.when_CtrlLink_l191
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:19.24-19.37"
  attribute \hdlname "wrapper cpu io_rvfi_valid"
  wire \wrapper.cpu.io_rvfi_valid
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:22.24-22.36"
  attribute \hdlname "wrapper cpu io_rvfi_trap"
  wire \wrapper.cpu.io_rvfi_trap
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:30.24-30.41"
  attribute \hdlname "wrapper cpu io_rvfi_rs2_rdata"
  wire width 64 \wrapper.cpu.io_rvfi_rs2_rdata
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:28.24-28.40"
  attribute \hdlname "wrapper cpu io_rvfi_rs2_addr"
  wire width 5 \wrapper.cpu.io_rvfi_rs2_addr
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:29.24-29.41"
  attribute \hdlname "wrapper cpu io_rvfi_rs1_rdata"
  wire width 64 \wrapper.cpu.io_rvfi_rs1_rdata
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:27.24-27.40"
  attribute \hdlname "wrapper cpu io_rvfi_rs1_addr"
  wire width 5 \wrapper.cpu.io_rvfi_rs1_addr
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:32.24-32.40"
  attribute \hdlname "wrapper cpu io_rvfi_rd_wdata"
  wire width 64 \wrapper.cpu.io_rvfi_rd_wdata
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:31.24-31.39"
  attribute \hdlname "wrapper cpu io_rvfi_rd_addr"
  wire width 5 \wrapper.cpu.io_rvfi_rd_addr
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:34.24-34.40"
  attribute \hdlname "wrapper cpu io_rvfi_pc_wdata"
  wire width 64 \wrapper.cpu.io_rvfi_pc_wdata
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:33.24-33.40"
  attribute \hdlname "wrapper cpu io_rvfi_pc_rdata"
  wire width 64 \wrapper.cpu.io_rvfi_pc_rdata
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:20.24-20.37"
  attribute \hdlname "wrapper cpu io_rvfi_order"
  wire width 64 \wrapper.cpu.io_rvfi_order
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:25.24-25.36"
  attribute \hdlname "wrapper cpu io_rvfi_mode"
  wire width 2 \wrapper.cpu.io_rvfi_mode
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:37.24-37.41"
  attribute \hdlname "wrapper cpu io_rvfi_mem_wmask"
  wire width 8 \wrapper.cpu.io_rvfi_mem_wmask
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:39.24-39.41"
  attribute \hdlname "wrapper cpu io_rvfi_mem_wdata"
  wire width 64 \wrapper.cpu.io_rvfi_mem_wdata
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:36.24-36.41"
  attribute \hdlname "wrapper cpu io_rvfi_mem_rmask"
  wire width 8 \wrapper.cpu.io_rvfi_mem_rmask
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:38.24-38.41"
  attribute \hdlname "wrapper cpu io_rvfi_mem_rdata"
  wire width 64 \wrapper.cpu.io_rvfi_mem_rdata
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:35.24-35.40"
  attribute \hdlname "wrapper cpu io_rvfi_mem_addr"
  wire width 64 \wrapper.cpu.io_rvfi_mem_addr
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:26.24-26.35"
  attribute \hdlname "wrapper cpu io_rvfi_ixl"
  wire width 2 \wrapper.cpu.io_rvfi_ixl
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:24.24-24.36"
  attribute \hdlname "wrapper cpu io_rvfi_intr"
  wire \wrapper.cpu.io_rvfi_intr
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:21.24-21.36"
  attribute \hdlname "wrapper cpu io_rvfi_insn"
  wire width 32 \wrapper.cpu.io_rvfi_insn
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:23.24-23.36"
  attribute \hdlname "wrapper cpu io_rvfi_halt"
  wire \wrapper.cpu.io_rvfi_halt
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:10.24-10.32"
  attribute \hdlname "wrapper cpu io_reset"
  wire \wrapper.cpu.io_reset
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:15.24-15.41"
  attribute \hdlname "wrapper cpu io_iBus_rsp_valid"
  wire \wrapper.cpu.io_iBus_rsp_valid
  attribute \unused_bits "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15"
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:18.24-18.46"
  attribute \hdlname "wrapper cpu io_iBus_rsp_payload_id"
  wire width 16 \wrapper.cpu.io_iBus_rsp_payload_id
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:16.24-16.48"
  attribute \hdlname "wrapper cpu io_iBus_rsp_payload_data"
  wire width 64 \wrapper.cpu.io_iBus_rsp_payload_data
  attribute \unused_bits "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63"
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:17.24-17.51"
  attribute \hdlname "wrapper cpu io_iBus_rsp_payload_address"
  wire width 64 \wrapper.cpu.io_iBus_rsp_payload_address
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:11.24-11.41"
  attribute \hdlname "wrapper cpu io_iBus_cmd_valid"
  wire \wrapper.cpu.io_iBus_cmd_valid
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:12.24-12.41"
  attribute \hdlname "wrapper cpu io_iBus_cmd_ready"
  wire \wrapper.cpu.io_iBus_cmd_ready
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:14.24-14.46"
  attribute \hdlname "wrapper cpu io_iBus_cmd_payload_id"
  wire width 16 \wrapper.cpu.io_iBus_cmd_payload_id
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:13.24-13.51"
  attribute \hdlname "wrapper cpu io_iBus_cmd_payload_address"
  wire width 64 \wrapper.cpu.io_iBus_cmd_payload_address
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:49.24-49.35"
  attribute \hdlname "wrapper cpu io_dbg_x_pc"
  wire width 64 \wrapper.cpu.io_dbg_x_pc
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:50.24-50.36"
  attribute \hdlname "wrapper cpu io_dbg_wb_pc"
  wire width 64 \wrapper.cpu.io_dbg_wb_pc
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:47.24-47.35"
  attribute \hdlname "wrapper cpu io_dbg_f_pc"
  wire width 64 \wrapper.cpu.io_dbg_f_pc
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:48.24-48.35"
  attribute \hdlname "wrapper cpu io_dbg_d_pc"
  wire width 64 \wrapper.cpu.io_dbg_d_pc
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:40.24-40.42"
  attribute \hdlname "wrapper cpu io_dbg_commitValid"
  wire \wrapper.cpu.io_dbg_commitValid
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:41.24-41.39"
  attribute \hdlname "wrapper cpu io_dbg_commitPc"
  wire width 64 \wrapper.cpu.io_dbg_commitPc
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:42.24-42.41"
  attribute \hdlname "wrapper cpu io_dbg_commitInsn"
  wire width 32 \wrapper.cpu.io_dbg_commitInsn
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:9.24-9.36"
  attribute \hdlname "wrapper cpu io_clkEnable"
  wire \wrapper.cpu.io_clkEnable
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:8.24-8.30"
  attribute \hdlname "wrapper cpu io_clk"
  wire \wrapper.cpu.io_clk
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:627.23-627.50"
  attribute \hdlname "wrapper cpu coreArea_srcPlugin_wasReset"
  wire \wrapper.cpu.coreArea_srcPlugin_wasReset
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:645.23-645.52"
  attribute \hdlname "wrapper cpu coreArea_srcPlugin_rs_rs2Data"
  wire width 64 \wrapper.cpu.coreArea_srcPlugin_rs_rs2Data
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:644.23-644.52"
  attribute \hdlname "wrapper cpu coreArea_srcPlugin_rs_rs1Data"
  wire width 64 \wrapper.cpu.coreArea_srcPlugin_rs_rs1Data
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:643.23-643.56"
  attribute \hdlname "wrapper cpu coreArea_srcPlugin_rs2Reader_data"
  wire width 64 \wrapper.cpu.coreArea_srcPlugin_rs2Reader_data
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:642.23-642.59"
  attribute \hdlname "wrapper cpu coreArea_srcPlugin_rs2Reader_address"
  wire width 5 \wrapper.cpu.coreArea_srcPlugin_rs2Reader_address
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:640.23-640.56"
  attribute \hdlname "wrapper cpu coreArea_srcPlugin_rs1Reader_data"
  wire width 64 \wrapper.cpu.coreArea_srcPlugin_rs1Reader_data
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:639.23-639.59"
  attribute \hdlname "wrapper cpu coreArea_srcPlugin_rs1Reader_address"
  wire width 5 \wrapper.cpu.coreArea_srcPlugin_rs1Reader_address
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:167.23-167.77"
  attribute \hdlname "wrapper cpu coreArea_srcPlugin_regfileread_regfile_io_writer_valid"
  wire \wrapper.cpu.coreArea_srcPlugin_regfileread_regfile_io_writer_valid
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:174.23-174.79"
  attribute \hdlname "wrapper cpu coreArea_srcPlugin_regfileread_regfile_io_readerRS2_data"
  wire width 64 \wrapper.cpu.coreArea_srcPlugin_regfileread_regfile_io_readerRS2_data
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:173.23-173.79"
  attribute \hdlname "wrapper cpu coreArea_srcPlugin_regfileread_regfile_io_readerRS1_data"
  wire width 64 \wrapper.cpu.coreArea_srcPlugin_regfileread_regfile_io_readerRS1_data
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2850.23-2850.39"
  attribute \hdlname "wrapper cpu coreArea_srcPlugin_regfileread_regfile mem_spinal_port1"
  wire width 64 \wrapper.cpu.coreArea_srcPlugin_regfileread_regfile.mem_spinal_port1
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2849.23-2849.39"
  attribute \hdlname "wrapper cpu coreArea_srcPlugin_regfileread_regfile mem_spinal_port0"
  wire width 64 \wrapper.cpu.coreArea_srcPlugin_regfileread_regfile.mem_spinal_port0
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2841.24-2841.39"
  attribute \hdlname "wrapper cpu coreArea_srcPlugin_regfileread_regfile io_writer_valid"
  wire \wrapper.cpu.coreArea_srcPlugin_regfileread_regfile.io_writer_valid
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2843.24-2843.38"
  attribute \hdlname "wrapper cpu coreArea_srcPlugin_regfileread_regfile io_writer_data"
  wire width 64 \wrapper.cpu.coreArea_srcPlugin_regfileread_regfile.io_writer_data
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2842.24-2842.41"
  attribute \hdlname "wrapper cpu coreArea_srcPlugin_regfileread_regfile io_writer_address"
  wire width 5 \wrapper.cpu.coreArea_srcPlugin_regfileread_regfile.io_writer_address
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2845.24-2845.32"
  attribute \hdlname "wrapper cpu coreArea_srcPlugin_regfileread_regfile io_reset"
  wire \wrapper.cpu.coreArea_srcPlugin_regfileread_regfile.io_reset
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2840.24-2840.41"
  attribute \hdlname "wrapper cpu coreArea_srcPlugin_regfileread_regfile io_readerRS2_data"
  wire width 64 \wrapper.cpu.coreArea_srcPlugin_regfileread_regfile.io_readerRS2_data
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2839.24-2839.44"
  attribute \hdlname "wrapper cpu coreArea_srcPlugin_regfileread_regfile io_readerRS2_address"
  wire width 5 \wrapper.cpu.coreArea_srcPlugin_regfileread_regfile.io_readerRS2_address
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2837.24-2837.41"
  attribute \hdlname "wrapper cpu coreArea_srcPlugin_regfileread_regfile io_readerRS1_data"
  wire width 64 \wrapper.cpu.coreArea_srcPlugin_regfileread_regfile.io_readerRS1_data
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2836.24-2836.44"
  attribute \hdlname "wrapper cpu coreArea_srcPlugin_regfileread_regfile io_readerRS1_address"
  wire width 5 \wrapper.cpu.coreArea_srcPlugin_regfileread_regfile.io_readerRS1_address
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2846.24-2846.36"
  attribute \hdlname "wrapper cpu coreArea_srcPlugin_regfileread_regfile io_clkEnable"
  wire \wrapper.cpu.coreArea_srcPlugin_regfileread_regfile.io_clkEnable
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2844.24-2844.30"
  attribute \hdlname "wrapper cpu coreArea_srcPlugin_regfileread_regfile io_clk"
  wire \wrapper.cpu.coreArea_srcPlugin_regfileread_regfile.io_clk
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:628.23-628.53"
  attribute \hdlname "wrapper cpu coreArea_srcPlugin_immsel_sext"
  wire width 64 \wrapper.cpu.coreArea_srcPlugin_immsel_sext
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:634.23-634.63"
  attribute \hdlname "wrapper cpu coreArea_srcPlugin_immsel_imm_u_sext_pub"
  wire width 64 \wrapper.cpu.coreArea_srcPlugin_immsel_imm_u_sext_pub
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:631.23-631.63"
  attribute \hdlname "wrapper cpu coreArea_srcPlugin_immsel_imm_s_sext_pub"
  wire width 64 \wrapper.cpu.coreArea_srcPlugin_immsel_imm_s_sext_pub
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:633.23-633.63"
  attribute \hdlname "wrapper cpu coreArea_srcPlugin_immsel_imm_j_sext_pub"
  wire width 64 \wrapper.cpu.coreArea_srcPlugin_immsel_imm_j_sext_pub
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:629.23-629.63"
  attribute \hdlname "wrapper cpu coreArea_srcPlugin_immsel_imm_i_sext_pub"
  wire width 64 \wrapper.cpu.coreArea_srcPlugin_immsel_imm_i_sext_pub
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:630.23-630.63"
  attribute \hdlname "wrapper cpu coreArea_srcPlugin_immsel_imm_h_sext_pub"
  wire width 64 \wrapper.cpu.coreArea_srcPlugin_immsel_imm_h_sext_pub
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:632.23-632.63"
  attribute \hdlname "wrapper cpu coreArea_srcPlugin_immsel_imm_b_sext_pub"
  wire width 64 \wrapper.cpu.coreArea_srcPlugin_immsel_imm_b_sext_pub
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:650.23-650.48"
  attribute \hdlname "wrapper cpu coreArea_rvfiPlugin_order"
  wire width 64 \wrapper.cpu.coreArea_rvfiPlugin_order
  attribute \syn_keep 1
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:51.46-51.79"
  attribute \keep 1
  attribute \hdlname "wrapper cpu coreArea_rvfiPlugin_io_rvfi_valid"
  wire \wrapper.cpu.coreArea_rvfiPlugin_io_rvfi_valid
  attribute \syn_keep 1
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:54.46-54.78"
  attribute \keep 1
  attribute \hdlname "wrapper cpu coreArea_rvfiPlugin_io_rvfi_trap"
  wire \wrapper.cpu.coreArea_rvfiPlugin_io_rvfi_trap
  attribute \syn_keep 1
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:62.46-62.83"
  attribute \keep 1
  attribute \hdlname "wrapper cpu coreArea_rvfiPlugin_io_rvfi_rs2_rdata"
  wire width 64 \wrapper.cpu.coreArea_rvfiPlugin_io_rvfi_rs2_rdata
  attribute \syn_keep 1
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:60.46-60.82"
  attribute \keep 1
  attribute \hdlname "wrapper cpu coreArea_rvfiPlugin_io_rvfi_rs2_addr"
  wire width 5 \wrapper.cpu.coreArea_rvfiPlugin_io_rvfi_rs2_addr
  attribute \syn_keep 1
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:61.46-61.83"
  attribute \keep 1
  attribute \hdlname "wrapper cpu coreArea_rvfiPlugin_io_rvfi_rs1_rdata"
  wire width 64 \wrapper.cpu.coreArea_rvfiPlugin_io_rvfi_rs1_rdata
  attribute \syn_keep 1
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:59.46-59.82"
  attribute \keep 1
  attribute \hdlname "wrapper cpu coreArea_rvfiPlugin_io_rvfi_rs1_addr"
  wire width 5 \wrapper.cpu.coreArea_rvfiPlugin_io_rvfi_rs1_addr
  attribute \syn_keep 1
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:64.46-64.82"
  attribute \keep 1
  attribute \hdlname "wrapper cpu coreArea_rvfiPlugin_io_rvfi_rd_wdata"
  wire width 64 \wrapper.cpu.coreArea_rvfiPlugin_io_rvfi_rd_wdata
  attribute \syn_keep 1
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:63.46-63.81"
  attribute \keep 1
  attribute \hdlname "wrapper cpu coreArea_rvfiPlugin_io_rvfi_rd_addr"
  wire width 5 \wrapper.cpu.coreArea_rvfiPlugin_io_rvfi_rd_addr
  attribute \syn_keep 1
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:66.46-66.82"
  attribute \keep 1
  attribute \hdlname "wrapper cpu coreArea_rvfiPlugin_io_rvfi_pc_wdata"
  wire width 64 \wrapper.cpu.coreArea_rvfiPlugin_io_rvfi_pc_wdata
  attribute \syn_keep 1
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:65.46-65.82"
  attribute \keep 1
  attribute \hdlname "wrapper cpu coreArea_rvfiPlugin_io_rvfi_pc_rdata"
  wire width 64 \wrapper.cpu.coreArea_rvfiPlugin_io_rvfi_pc_rdata
  attribute \syn_keep 1
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:52.46-52.79"
  attribute \keep 1
  attribute \hdlname "wrapper cpu coreArea_rvfiPlugin_io_rvfi_order"
  wire width 64 \wrapper.cpu.coreArea_rvfiPlugin_io_rvfi_order
  attribute \syn_keep 1
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:57.46-57.78"
  attribute \keep 1
  attribute \hdlname "wrapper cpu coreArea_rvfiPlugin_io_rvfi_mode"
  wire width 2 \wrapper.cpu.coreArea_rvfiPlugin_io_rvfi_mode
  attribute \syn_keep 1
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:69.46-69.83"
  attribute \keep 1
  attribute \hdlname "wrapper cpu coreArea_rvfiPlugin_io_rvfi_mem_wmask"
  wire width 8 \wrapper.cpu.coreArea_rvfiPlugin_io_rvfi_mem_wmask
  attribute \syn_keep 1
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:71.46-71.83"
  attribute \keep 1
  attribute \hdlname "wrapper cpu coreArea_rvfiPlugin_io_rvfi_mem_wdata"
  wire width 64 \wrapper.cpu.coreArea_rvfiPlugin_io_rvfi_mem_wdata
  attribute \syn_keep 1
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:68.46-68.83"
  attribute \keep 1
  attribute \hdlname "wrapper cpu coreArea_rvfiPlugin_io_rvfi_mem_rmask"
  wire width 8 \wrapper.cpu.coreArea_rvfiPlugin_io_rvfi_mem_rmask
  attribute \syn_keep 1
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:70.46-70.83"
  attribute \keep 1
  attribute \hdlname "wrapper cpu coreArea_rvfiPlugin_io_rvfi_mem_rdata"
  wire width 64 \wrapper.cpu.coreArea_rvfiPlugin_io_rvfi_mem_rdata
  attribute \syn_keep 1
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:67.46-67.82"
  attribute \keep 1
  attribute \hdlname "wrapper cpu coreArea_rvfiPlugin_io_rvfi_mem_addr"
  wire width 64 \wrapper.cpu.coreArea_rvfiPlugin_io_rvfi_mem_addr
  attribute \syn_keep 1
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:58.46-58.77"
  attribute \keep 1
  attribute \hdlname "wrapper cpu coreArea_rvfiPlugin_io_rvfi_ixl"
  wire width 2 \wrapper.cpu.coreArea_rvfiPlugin_io_rvfi_ixl
  attribute \syn_keep 1
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:56.46-56.78"
  attribute \keep 1
  attribute \hdlname "wrapper cpu coreArea_rvfiPlugin_io_rvfi_intr"
  wire \wrapper.cpu.coreArea_rvfiPlugin_io_rvfi_intr
  attribute \syn_keep 1
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:53.46-53.78"
  attribute \keep 1
  attribute \hdlname "wrapper cpu coreArea_rvfiPlugin_io_rvfi_insn"
  wire width 32 \wrapper.cpu.coreArea_rvfiPlugin_io_rvfi_insn
  attribute \syn_keep 1
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:55.46-55.78"
  attribute \keep 1
  attribute \hdlname "wrapper cpu coreArea_rvfiPlugin_io_rvfi_halt"
  wire \wrapper.cpu.coreArea_rvfiPlugin_io_rvfi_halt
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:425.23-425.56"
  attribute \hdlname "wrapper cpu coreArea_pipeline_ctrl_7_up_valid"
  wire \wrapper.cpu.coreArea_pipeline_ctrl_7_up_valid
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:453.23-453.56"
  attribute \hdlname "wrapper cpu coreArea_pipeline_ctrl_7_up_ready"
  wire \wrapper.cpu.coreArea_pipeline_ctrl_7_up_ready
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:354.23-354.58"
  attribute \hdlname "wrapper cpu coreArea_pipeline_ctrl_7_up_isValid"
  wire \wrapper.cpu.coreArea_pipeline_ctrl_7_up_isValid
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:464.23-464.64"
  attribute \hdlname "wrapper cpu coreArea_pipeline_ctrl_7_up_SrcPlugin_RS2"
  wire width 64 \wrapper.cpu.coreArea_pipeline_ctrl_7_up_SrcPlugin_RS2
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:465.23-465.64"
  attribute \hdlname "wrapper cpu coreArea_pipeline_ctrl_7_up_SrcPlugin_RS1"
  wire width 64 \wrapper.cpu.coreArea_pipeline_ctrl_7_up_SrcPlugin_RS1
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:460.23-460.56"
  attribute \hdlname "wrapper cpu coreArea_pipeline_ctrl_7_up_PC_PC"
  wire width 64 \wrapper.cpu.coreArea_pipeline_ctrl_7_up_PC_PC
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:461.23-461.70"
  attribute \hdlname "wrapper cpu coreArea_pipeline_ctrl_7_up_IntAlu_RESULT_valid"
  wire \wrapper.cpu.coreArea_pipeline_ctrl_7_up_IntAlu_RESULT_valid
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:463.23-463.69"
  attribute \hdlname "wrapper cpu coreArea_pipeline_ctrl_7_up_IntAlu_RESULT_data"
  wire width 64 \wrapper.cpu.coreArea_pipeline_ctrl_7_up_IntAlu_RESULT_data
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:462.23-462.72"
  attribute \hdlname "wrapper cpu coreArea_pipeline_ctrl_7_up_IntAlu_RESULT_address"
  wire width 5 \wrapper.cpu.coreArea_pipeline_ctrl_7_up_IntAlu_RESULT_address
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:466.23-466.67"
  attribute \hdlname "wrapper cpu coreArea_pipeline_ctrl_7_up_Decoder_RS2_ADDR"
  wire width 5 \wrapper.cpu.coreArea_pipeline_ctrl_7_up_Decoder_RS2_ADDR
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:467.23-467.67"
  attribute \hdlname "wrapper cpu coreArea_pipeline_ctrl_7_up_Decoder_RS1_ADDR"
  wire width 5 \wrapper.cpu.coreArea_pipeline_ctrl_7_up_Decoder_RS1_ADDR
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:469.23-469.70"
  attribute \hdlname "wrapper cpu coreArea_pipeline_ctrl_7_up_Decoder_INSTRUCTION"
  wire width 32 \wrapper.cpu.coreArea_pipeline_ctrl_7_up_Decoder_INSTRUCTION
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:468.23-468.62"
  attribute \hdlname "wrapper cpu coreArea_pipeline_ctrl_7_up_Common_TRAP"
  wire \wrapper.cpu.coreArea_pipeline_ctrl_7_up_Common_TRAP
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:459.23-459.66"
  attribute \hdlname "wrapper cpu coreArea_pipeline_ctrl_7_up_Common_LANE_SEL"
  wire \wrapper.cpu.coreArea_pipeline_ctrl_7_up_Common_LANE_SEL
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:470.23-470.64"
  attribute \hdlname "wrapper cpu coreArea_pipeline_ctrl_7_up_Common_COMMIT"
  wire \wrapper.cpu.coreArea_pipeline_ctrl_7_up_Common_COMMIT
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:424.23-424.58"
  attribute \hdlname "wrapper cpu coreArea_pipeline_ctrl_7_down_valid"
  wire \wrapper.cpu.coreArea_pipeline_ctrl_7_down_valid
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:457.23-457.58"
  attribute \hdlname "wrapper cpu coreArea_pipeline_ctrl_7_down_ready"
  wire \wrapper.cpu.coreArea_pipeline_ctrl_7_down_ready
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:351.23-351.60"
  attribute \hdlname "wrapper cpu coreArea_pipeline_ctrl_7_down_isValid"
  wire \wrapper.cpu.coreArea_pipeline_ctrl_7_down_isValid
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:353.23-353.60"
  attribute \hdlname "wrapper cpu coreArea_pipeline_ctrl_7_down_isReady"
  wire \wrapper.cpu.coreArea_pipeline_ctrl_7_down_isReady
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:497.23-497.61"
  attribute \hdlname "wrapper cpu coreArea_pipeline_ctrl_7_down_isFiring"
  wire \wrapper.cpu.coreArea_pipeline_ctrl_7_down_isFiring
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:498.23-498.72"
  attribute \hdlname "wrapper cpu coreArea_pipeline_ctrl_7_down_IntAlu_RESULT_valid"
  wire \wrapper.cpu.coreArea_pipeline_ctrl_7_down_IntAlu_RESULT_valid
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:500.23-500.71"
  attribute \hdlname "wrapper cpu coreArea_pipeline_ctrl_7_down_IntAlu_RESULT_data"
  wire width 64 \wrapper.cpu.coreArea_pipeline_ctrl_7_down_IntAlu_RESULT_data
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:499.23-499.74"
  attribute \hdlname "wrapper cpu coreArea_pipeline_ctrl_7_down_IntAlu_RESULT_address"
  wire width 5 \wrapper.cpu.coreArea_pipeline_ctrl_7_down_IntAlu_RESULT_address
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:427.23-427.56"
  attribute \hdlname "wrapper cpu coreArea_pipeline_ctrl_6_up_valid"
  wire \wrapper.cpu.coreArea_pipeline_ctrl_6_up_valid
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:451.23-451.56"
  attribute \hdlname "wrapper cpu coreArea_pipeline_ctrl_6_up_ready"
  wire \wrapper.cpu.coreArea_pipeline_ctrl_6_up_ready
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:363.23-363.58"
  attribute \hdlname "wrapper cpu coreArea_pipeline_ctrl_6_up_isValid"
  wire \wrapper.cpu.coreArea_pipeline_ctrl_6_up_isValid
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:376.23-376.64"
  attribute \hdlname "wrapper cpu coreArea_pipeline_ctrl_6_up_SrcPlugin_RS2"
  wire width 64 \wrapper.cpu.coreArea_pipeline_ctrl_6_up_SrcPlugin_RS2
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:377.23-377.64"
  attribute \hdlname "wrapper cpu coreArea_pipeline_ctrl_6_up_SrcPlugin_RS1"
  wire width 64 \wrapper.cpu.coreArea_pipeline_ctrl_6_up_SrcPlugin_RS1
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:375.23-375.66"
  attribute \hdlname "wrapper cpu coreArea_pipeline_ctrl_6_up_SrcPlugin_IMMED"
  wire width 64 \wrapper.cpu.coreArea_pipeline_ctrl_6_up_SrcPlugin_IMMED
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:382.23-382.56"
  attribute \hdlname "wrapper cpu coreArea_pipeline_ctrl_6_up_PC_PC"
  wire width 64 \wrapper.cpu.coreArea_pipeline_ctrl_6_up_PC_PC
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:482.23-482.69"
  attribute \hdlname "wrapper cpu coreArea_pipeline_ctrl_6_up_Dispatch_SENDTOALU"
  wire \wrapper.cpu.coreArea_pipeline_ctrl_6_up_Dispatch_SENDTOALU
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:473.23-473.64"
  attribute \hdlname "wrapper cpu coreArea_pipeline_ctrl_6_up_Decoder_VALID"
  wire \wrapper.cpu.coreArea_pipeline_ctrl_6_up_Decoder_VALID
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:379.23-379.67"
  attribute \hdlname "wrapper cpu coreArea_pipeline_ctrl_6_up_Decoder_RS2_ADDR"
  wire width 5 \wrapper.cpu.coreArea_pipeline_ctrl_6_up_Decoder_RS2_ADDR
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:380.23-380.67"
  attribute \hdlname "wrapper cpu coreArea_pipeline_ctrl_6_up_Decoder_RS1_ADDR"
  wire width 5 \wrapper.cpu.coreArea_pipeline_ctrl_6_up_Decoder_RS1_ADDR
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:472.23-472.66"
  attribute \hdlname "wrapper cpu coreArea_pipeline_ctrl_6_up_Decoder_RD_ADDR"
  wire width 5 \wrapper.cpu.coreArea_pipeline_ctrl_6_up_Decoder_RD_ADDR
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:481.23-481.68"
  attribute \hdlname "wrapper cpu coreArea_pipeline_ctrl_6_up_Decoder_MicroCode"
  wire width 6 \wrapper.cpu.coreArea_pipeline_ctrl_6_up_Decoder_MicroCode
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:471.23-471.64"
  attribute \single_bit_vector 1
  attribute \hdlname "wrapper cpu coreArea_pipeline_ctrl_6_up_Decoder_LEGAL"
  wire \wrapper.cpu.coreArea_pipeline_ctrl_6_up_Decoder_LEGAL
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:381.23-381.70"
  attribute \hdlname "wrapper cpu coreArea_pipeline_ctrl_6_up_Decoder_INSTRUCTION"
  wire width 32 \wrapper.cpu.coreArea_pipeline_ctrl_6_up_Decoder_INSTRUCTION
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:378.23-378.66"
  attribute \hdlname "wrapper cpu coreArea_pipeline_ctrl_6_up_Common_LANE_SEL"
  wire \wrapper.cpu.coreArea_pipeline_ctrl_6_up_Common_LANE_SEL
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:426.23-426.58"
  attribute \hdlname "wrapper cpu coreArea_pipeline_ctrl_6_down_valid"
  wire \wrapper.cpu.coreArea_pipeline_ctrl_6_down_valid
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:452.23-452.58"
  attribute \hdlname "wrapper cpu coreArea_pipeline_ctrl_6_down_ready"
  wire \wrapper.cpu.coreArea_pipeline_ctrl_6_down_ready
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:361.23-361.60"
  attribute \hdlname "wrapper cpu coreArea_pipeline_ctrl_6_down_isValid"
  wire \wrapper.cpu.coreArea_pipeline_ctrl_6_down_isValid
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:362.23-362.60"
  attribute \hdlname "wrapper cpu coreArea_pipeline_ctrl_6_down_isReady"
  wire \wrapper.cpu.coreArea_pipeline_ctrl_6_down_isReady
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:478.23-478.66"
  attribute \hdlname "wrapper cpu coreArea_pipeline_ctrl_6_down_SrcPlugin_RS2"
  wire width 64 \wrapper.cpu.coreArea_pipeline_ctrl_6_down_SrcPlugin_RS2
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:480.23-480.66"
  attribute \hdlname "wrapper cpu coreArea_pipeline_ctrl_6_down_SrcPlugin_RS1"
  wire width 64 \wrapper.cpu.coreArea_pipeline_ctrl_6_down_SrcPlugin_RS1
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:479.23-479.68"
  attribute \hdlname "wrapper cpu coreArea_pipeline_ctrl_6_down_SrcPlugin_IMMED"
  wire width 64 \wrapper.cpu.coreArea_pipeline_ctrl_6_down_SrcPlugin_IMMED
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:477.23-477.58"
  attribute \hdlname "wrapper cpu coreArea_pipeline_ctrl_6_down_PC_PC"
  wire width 64 \wrapper.cpu.coreArea_pipeline_ctrl_6_down_PC_PC
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:474.23-474.72"
  attribute \hdlname "wrapper cpu coreArea_pipeline_ctrl_6_down_IntAlu_RESULT_valid"
  wire \wrapper.cpu.coreArea_pipeline_ctrl_6_down_IntAlu_RESULT_valid
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:476.23-476.71"
  attribute \hdlname "wrapper cpu coreArea_pipeline_ctrl_6_down_IntAlu_RESULT_data"
  wire width 64 \wrapper.cpu.coreArea_pipeline_ctrl_6_down_IntAlu_RESULT_data
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:475.23-475.74"
  attribute \hdlname "wrapper cpu coreArea_pipeline_ctrl_6_down_IntAlu_RESULT_address"
  wire width 5 \wrapper.cpu.coreArea_pipeline_ctrl_6_down_IntAlu_RESULT_address
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:355.23-355.71"
  attribute \hdlname "wrapper cpu coreArea_pipeline_ctrl_6_down_Dispatch_SENDTOALU"
  wire \wrapper.cpu.coreArea_pipeline_ctrl_6_down_Dispatch_SENDTOALU
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:359.23-359.66"
  attribute \hdlname "wrapper cpu coreArea_pipeline_ctrl_6_down_Decoder_VALID"
  wire \wrapper.cpu.coreArea_pipeline_ctrl_6_down_Decoder_VALID
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:357.23-357.69"
  attribute \hdlname "wrapper cpu coreArea_pipeline_ctrl_6_down_Decoder_RS2_ADDR"
  wire width 5 \wrapper.cpu.coreArea_pipeline_ctrl_6_down_Decoder_RS2_ADDR
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:358.23-358.69"
  attribute \hdlname "wrapper cpu coreArea_pipeline_ctrl_6_down_Decoder_RS1_ADDR"
  wire width 5 \wrapper.cpu.coreArea_pipeline_ctrl_6_down_Decoder_RS1_ADDR
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:360.23-360.72"
  attribute \hdlname "wrapper cpu coreArea_pipeline_ctrl_6_down_Decoder_INSTRUCTION"
  wire width 32 \wrapper.cpu.coreArea_pipeline_ctrl_6_down_Decoder_INSTRUCTION
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:356.23-356.68"
  attribute \hdlname "wrapper cpu coreArea_pipeline_ctrl_6_down_Common_LANE_SEL"
  wire \wrapper.cpu.coreArea_pipeline_ctrl_6_down_Common_LANE_SEL
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:429.23-429.56"
  attribute \hdlname "wrapper cpu coreArea_pipeline_ctrl_5_up_valid"
  wire \wrapper.cpu.coreArea_pipeline_ctrl_5_up_valid
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:449.23-449.56"
  attribute \hdlname "wrapper cpu coreArea_pipeline_ctrl_5_up_ready"
  wire \wrapper.cpu.coreArea_pipeline_ctrl_5_up_ready
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:383.23-383.58"
  attribute \hdlname "wrapper cpu coreArea_pipeline_ctrl_5_up_isValid"
  wire \wrapper.cpu.coreArea_pipeline_ctrl_5_up_isValid
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:403.23-403.56"
  attribute \hdlname "wrapper cpu coreArea_pipeline_ctrl_5_up_PC_PC"
  wire width 64 \wrapper.cpu.coreArea_pipeline_ctrl_5_up_PC_PC
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:397.23-397.69"
  attribute \hdlname "wrapper cpu coreArea_pipeline_ctrl_5_up_Dispatch_SENDTOALU"
  wire \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Dispatch_SENDTOALU
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:491.23-491.64"
  attribute \hdlname "wrapper cpu coreArea_pipeline_ctrl_5_up_Decoder_VALID"
  wire \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_VALID
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:488.23-488.67"
  attribute \hdlname "wrapper cpu coreArea_pipeline_ctrl_5_up_Decoder_RS2_ADDR"
  wire width 5 \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_RS2_ADDR
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:483.23-483.66"
  attribute \hdlname "wrapper cpu coreArea_pipeline_ctrl_5_up_Decoder_RS2TYPE"
  wire width 3 \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_RS2TYPE
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:489.23-489.67"
  attribute \hdlname "wrapper cpu coreArea_pipeline_ctrl_5_up_Decoder_RS1_ADDR"
  wire width 5 \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_RS1_ADDR
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:484.23-484.66"
  attribute \hdlname "wrapper cpu coreArea_pipeline_ctrl_5_up_Decoder_RS1TYPE"
  wire width 3 \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_RS1TYPE
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:399.23-399.66"
  attribute \hdlname "wrapper cpu coreArea_pipeline_ctrl_5_up_Decoder_RD_ADDR"
  wire width 5 \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_RD_ADDR
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:400.23-400.68"
  attribute \hdlname "wrapper cpu coreArea_pipeline_ctrl_5_up_Decoder_MicroCode"
  wire width 6 \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_MicroCode
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:401.23-401.64"
  attribute \single_bit_vector 1
  attribute \hdlname "wrapper cpu coreArea_pipeline_ctrl_5_up_Decoder_LEGAL"
  wire \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_LEGAL
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:402.23-402.70"
  attribute \hdlname "wrapper cpu coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION"
  wire width 32 \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:493.23-493.65"
  attribute \hdlname "wrapper cpu coreArea_pipeline_ctrl_5_up_Decoder_IMMSEL"
  wire width 3 \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_IMMSEL
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:398.23-398.66"
  attribute \hdlname "wrapper cpu coreArea_pipeline_ctrl_5_up_Common_LANE_SEL"
  wire \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Common_LANE_SEL
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:428.23-428.58"
  attribute \hdlname "wrapper cpu coreArea_pipeline_ctrl_5_down_valid"
  wire \wrapper.cpu.coreArea_pipeline_ctrl_5_down_valid
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:450.23-450.58"
  attribute \hdlname "wrapper cpu coreArea_pipeline_ctrl_5_down_ready"
  wire \wrapper.cpu.coreArea_pipeline_ctrl_5_down_ready
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:373.23-373.60"
  attribute \hdlname "wrapper cpu coreArea_pipeline_ctrl_5_down_isValid"
  wire \wrapper.cpu.coreArea_pipeline_ctrl_5_down_isValid
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:374.23-374.60"
  attribute \hdlname "wrapper cpu coreArea_pipeline_ctrl_5_down_isReady"
  wire \wrapper.cpu.coreArea_pipeline_ctrl_5_down_isReady
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:486.23-486.66"
  attribute \hdlname "wrapper cpu coreArea_pipeline_ctrl_5_down_SrcPlugin_RS2"
  wire width 64 \wrapper.cpu.coreArea_pipeline_ctrl_5_down_SrcPlugin_RS2
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:487.23-487.66"
  attribute \hdlname "wrapper cpu coreArea_pipeline_ctrl_5_down_SrcPlugin_RS1"
  wire width 64 \wrapper.cpu.coreArea_pipeline_ctrl_5_down_SrcPlugin_RS1
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:485.23-485.68"
  attribute \hdlname "wrapper cpu coreArea_pipeline_ctrl_5_down_SrcPlugin_IMMED"
  wire width 64 \wrapper.cpu.coreArea_pipeline_ctrl_5_down_SrcPlugin_IMMED
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:372.23-372.58"
  attribute \hdlname "wrapper cpu coreArea_pipeline_ctrl_5_down_PC_PC"
  wire width 64 \wrapper.cpu.coreArea_pipeline_ctrl_5_down_PC_PC
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:364.23-364.71"
  attribute \hdlname "wrapper cpu coreArea_pipeline_ctrl_5_down_Dispatch_SENDTOALU"
  wire \wrapper.cpu.coreArea_pipeline_ctrl_5_down_Dispatch_SENDTOALU
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:371.23-371.66"
  attribute \hdlname "wrapper cpu coreArea_pipeline_ctrl_5_down_Decoder_VALID"
  wire \wrapper.cpu.coreArea_pipeline_ctrl_5_down_Decoder_VALID
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:366.23-366.69"
  attribute \hdlname "wrapper cpu coreArea_pipeline_ctrl_5_down_Decoder_RS2_ADDR"
  wire width 5 \wrapper.cpu.coreArea_pipeline_ctrl_5_down_Decoder_RS2_ADDR
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:490.23-490.68"
  attribute \hdlname "wrapper cpu coreArea_pipeline_ctrl_5_down_Decoder_RS2TYPE"
  wire width 3 \wrapper.cpu.coreArea_pipeline_ctrl_5_down_Decoder_RS2TYPE
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:367.23-367.69"
  attribute \hdlname "wrapper cpu coreArea_pipeline_ctrl_5_down_Decoder_RS1_ADDR"
  wire width 5 \wrapper.cpu.coreArea_pipeline_ctrl_5_down_Decoder_RS1_ADDR
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:492.23-492.68"
  attribute \hdlname "wrapper cpu coreArea_pipeline_ctrl_5_down_Decoder_RS1TYPE"
  wire width 3 \wrapper.cpu.coreArea_pipeline_ctrl_5_down_Decoder_RS1TYPE
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:368.23-368.68"
  attribute \hdlname "wrapper cpu coreArea_pipeline_ctrl_5_down_Decoder_RD_ADDR"
  wire width 5 \wrapper.cpu.coreArea_pipeline_ctrl_5_down_Decoder_RD_ADDR
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:369.23-369.70"
  attribute \hdlname "wrapper cpu coreArea_pipeline_ctrl_5_down_Decoder_MicroCode"
  wire width 6 \wrapper.cpu.coreArea_pipeline_ctrl_5_down_Decoder_MicroCode
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:370.23-370.66"
  attribute \single_bit_vector 1
  attribute \hdlname "wrapper cpu coreArea_pipeline_ctrl_5_down_Decoder_LEGAL"
  wire \wrapper.cpu.coreArea_pipeline_ctrl_5_down_Decoder_LEGAL
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:494.23-494.72"
  attribute \hdlname "wrapper cpu coreArea_pipeline_ctrl_5_down_Decoder_INSTRUCTION"
  wire width 32 \wrapper.cpu.coreArea_pipeline_ctrl_5_down_Decoder_INSTRUCTION
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:365.23-365.68"
  attribute \hdlname "wrapper cpu coreArea_pipeline_ctrl_5_down_Common_LANE_SEL"
  wire \wrapper.cpu.coreArea_pipeline_ctrl_5_down_Common_LANE_SEL
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:431.23-431.56"
  attribute \hdlname "wrapper cpu coreArea_pipeline_ctrl_4_up_valid"
  wire \wrapper.cpu.coreArea_pipeline_ctrl_4_up_valid
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:447.23-447.56"
  attribute \hdlname "wrapper cpu coreArea_pipeline_ctrl_4_up_ready"
  wire \wrapper.cpu.coreArea_pipeline_ctrl_4_up_ready
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:404.23-404.58"
  attribute \hdlname "wrapper cpu coreArea_pipeline_ctrl_4_up_isValid"
  wire \wrapper.cpu.coreArea_pipeline_ctrl_4_up_isValid
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:352.23-352.58"
  attribute \hdlname "wrapper cpu coreArea_pipeline_ctrl_4_up_isReady"
  wire \wrapper.cpu.coreArea_pipeline_ctrl_4_up_isReady
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:504.23-504.59"
  attribute \hdlname "wrapper cpu coreArea_pipeline_ctrl_4_up_isFiring"
  wire \wrapper.cpu.coreArea_pipeline_ctrl_4_up_isFiring
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:413.23-413.56"
  attribute \hdlname "wrapper cpu coreArea_pipeline_ctrl_4_up_PC_PC"
  wire width 64 \wrapper.cpu.coreArea_pipeline_ctrl_4_up_PC_PC
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:502.23-502.64"
  attribute \hdlname "wrapper cpu coreArea_pipeline_ctrl_4_up_Decoder_VALID"
  wire \wrapper.cpu.coreArea_pipeline_ctrl_4_up_Decoder_VALID
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:495.23-495.67"
  attribute \hdlname "wrapper cpu coreArea_pipeline_ctrl_4_up_Decoder_RS2_ADDR"
  wire width 5 \wrapper.cpu.coreArea_pipeline_ctrl_4_up_Decoder_RS2_ADDR
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:409.23-409.66"
  attribute \hdlname "wrapper cpu coreArea_pipeline_ctrl_4_up_Decoder_RS2TYPE"
  wire width 3 \wrapper.cpu.coreArea_pipeline_ctrl_4_up_Decoder_RS2TYPE
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:496.23-496.67"
  attribute \hdlname "wrapper cpu coreArea_pipeline_ctrl_4_up_Decoder_RS1_ADDR"
  wire width 5 \wrapper.cpu.coreArea_pipeline_ctrl_4_up_Decoder_RS1_ADDR
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:410.23-410.66"
  attribute \hdlname "wrapper cpu coreArea_pipeline_ctrl_4_up_Decoder_RS1TYPE"
  wire width 3 \wrapper.cpu.coreArea_pipeline_ctrl_4_up_Decoder_RS1TYPE
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:501.23-501.66"
  attribute \hdlname "wrapper cpu coreArea_pipeline_ctrl_4_up_Decoder_RD_ADDR"
  wire width 5 \wrapper.cpu.coreArea_pipeline_ctrl_4_up_Decoder_RD_ADDR
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:407.23-407.68"
  attribute \hdlname "wrapper cpu coreArea_pipeline_ctrl_4_up_Decoder_MicroCode"
  wire width 6 \wrapper.cpu.coreArea_pipeline_ctrl_4_up_Decoder_MicroCode
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:411.23-411.64"
  attribute \single_bit_vector 1
  attribute \hdlname "wrapper cpu coreArea_pipeline_ctrl_4_up_Decoder_LEGAL"
  wire \wrapper.cpu.coreArea_pipeline_ctrl_4_up_Decoder_LEGAL
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:412.23-412.70"
  attribute \hdlname "wrapper cpu coreArea_pipeline_ctrl_4_up_Decoder_INSTRUCTION"
  wire width 32 \wrapper.cpu.coreArea_pipeline_ctrl_4_up_Decoder_INSTRUCTION
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:408.23-408.65"
  attribute \hdlname "wrapper cpu coreArea_pipeline_ctrl_4_up_Decoder_IMMSEL"
  wire width 3 \wrapper.cpu.coreArea_pipeline_ctrl_4_up_Decoder_IMMSEL
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:503.23-503.73"
  attribute \hdlname "wrapper cpu coreArea_pipeline_ctrl_4_up_Decoder_EXECUTION_UNIT"
  wire width 3 \wrapper.cpu.coreArea_pipeline_ctrl_4_up_Decoder_EXECUTION_UNIT
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:617.23-617.74"
  attribute \hdlname "wrapper cpu coreArea_pipeline_ctrl_4_haltRequest_scheduler_l212"
  wire \wrapper.cpu.coreArea_pipeline_ctrl_4_haltRequest_scheduler_l212
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:430.23-430.58"
  attribute \hdlname "wrapper cpu coreArea_pipeline_ctrl_4_down_valid"
  wire \wrapper.cpu.coreArea_pipeline_ctrl_4_down_valid
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:448.23-448.58"
  attribute \hdlname "wrapper cpu coreArea_pipeline_ctrl_4_down_ready"
  wire \wrapper.cpu.coreArea_pipeline_ctrl_4_down_ready
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:395.23-395.60"
  attribute \hdlname "wrapper cpu coreArea_pipeline_ctrl_4_down_isValid"
  wire \wrapper.cpu.coreArea_pipeline_ctrl_4_down_isValid
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:396.23-396.60"
  attribute \hdlname "wrapper cpu coreArea_pipeline_ctrl_4_down_isReady"
  wire \wrapper.cpu.coreArea_pipeline_ctrl_4_down_isReady
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:394.23-394.58"
  attribute \hdlname "wrapper cpu coreArea_pipeline_ctrl_4_down_PC_PC"
  wire width 64 \wrapper.cpu.coreArea_pipeline_ctrl_4_down_PC_PC
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:507.23-507.71"
  attribute \hdlname "wrapper cpu coreArea_pipeline_ctrl_4_down_Dispatch_SENDTOALU"
  wire \wrapper.cpu.coreArea_pipeline_ctrl_4_down_Dispatch_SENDTOALU
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:392.23-392.66"
  attribute \hdlname "wrapper cpu coreArea_pipeline_ctrl_4_down_Decoder_VALID"
  wire \wrapper.cpu.coreArea_pipeline_ctrl_4_down_Decoder_VALID
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:384.23-384.69"
  attribute \hdlname "wrapper cpu coreArea_pipeline_ctrl_4_down_Decoder_RS2_ADDR"
  wire width 5 \wrapper.cpu.coreArea_pipeline_ctrl_4_down_Decoder_RS2_ADDR
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:389.23-389.68"
  attribute \hdlname "wrapper cpu coreArea_pipeline_ctrl_4_down_Decoder_RS2TYPE"
  wire width 3 \wrapper.cpu.coreArea_pipeline_ctrl_4_down_Decoder_RS2TYPE
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:385.23-385.69"
  attribute \hdlname "wrapper cpu coreArea_pipeline_ctrl_4_down_Decoder_RS1_ADDR"
  wire width 5 \wrapper.cpu.coreArea_pipeline_ctrl_4_down_Decoder_RS1_ADDR
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:390.23-390.68"
  attribute \hdlname "wrapper cpu coreArea_pipeline_ctrl_4_down_Decoder_RS1TYPE"
  wire width 3 \wrapper.cpu.coreArea_pipeline_ctrl_4_down_Decoder_RS1TYPE
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:386.23-386.68"
  attribute \hdlname "wrapper cpu coreArea_pipeline_ctrl_4_down_Decoder_RD_ADDR"
  wire width 5 \wrapper.cpu.coreArea_pipeline_ctrl_4_down_Decoder_RD_ADDR
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:387.23-387.70"
  attribute \hdlname "wrapper cpu coreArea_pipeline_ctrl_4_down_Decoder_MicroCode"
  wire width 6 \wrapper.cpu.coreArea_pipeline_ctrl_4_down_Decoder_MicroCode
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:391.23-391.66"
  attribute \single_bit_vector 1
  attribute \hdlname "wrapper cpu coreArea_pipeline_ctrl_4_down_Decoder_LEGAL"
  wire \wrapper.cpu.coreArea_pipeline_ctrl_4_down_Decoder_LEGAL
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:393.23-393.72"
  attribute \hdlname "wrapper cpu coreArea_pipeline_ctrl_4_down_Decoder_INSTRUCTION"
  wire width 32 \wrapper.cpu.coreArea_pipeline_ctrl_4_down_Decoder_INSTRUCTION
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:388.23-388.67"
  attribute \hdlname "wrapper cpu coreArea_pipeline_ctrl_4_down_Decoder_IMMSEL"
  wire width 3 \wrapper.cpu.coreArea_pipeline_ctrl_4_down_Decoder_IMMSEL
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:508.23-508.68"
  attribute \hdlname "wrapper cpu coreArea_pipeline_ctrl_4_down_Common_LANE_SEL"
  wire \wrapper.cpu.coreArea_pipeline_ctrl_4_down_Common_LANE_SEL
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:433.23-433.56"
  attribute \hdlname "wrapper cpu coreArea_pipeline_ctrl_3_up_valid"
  wire \wrapper.cpu.coreArea_pipeline_ctrl_3_up_valid
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:445.23-445.56"
  attribute \hdlname "wrapper cpu coreArea_pipeline_ctrl_3_up_ready"
  wire \wrapper.cpu.coreArea_pipeline_ctrl_3_up_ready
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:414.23-414.58"
  attribute \hdlname "wrapper cpu coreArea_pipeline_ctrl_3_up_isValid"
  wire \wrapper.cpu.coreArea_pipeline_ctrl_3_up_isValid
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:417.23-417.56"
  attribute \hdlname "wrapper cpu coreArea_pipeline_ctrl_3_up_PC_PC"
  wire width 64 \wrapper.cpu.coreArea_pipeline_ctrl_3_up_PC_PC
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:524.23-524.70"
  attribute \hdlname "wrapper cpu coreArea_pipeline_ctrl_3_up_Decoder_INSTRUCTION"
  wire width 32 \wrapper.cpu.coreArea_pipeline_ctrl_3_up_Decoder_INSTRUCTION
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:432.23-432.58"
  attribute \hdlname "wrapper cpu coreArea_pipeline_ctrl_3_down_valid"
  wire \wrapper.cpu.coreArea_pipeline_ctrl_3_down_valid
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:446.23-446.58"
  attribute \hdlname "wrapper cpu coreArea_pipeline_ctrl_3_down_ready"
  wire \wrapper.cpu.coreArea_pipeline_ctrl_3_down_ready
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:405.23-405.60"
  attribute \hdlname "wrapper cpu coreArea_pipeline_ctrl_3_down_isValid"
  wire \wrapper.cpu.coreArea_pipeline_ctrl_3_down_isValid
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:406.23-406.60"
  attribute \hdlname "wrapper cpu coreArea_pipeline_ctrl_3_down_isReady"
  wire \wrapper.cpu.coreArea_pipeline_ctrl_3_down_isReady
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:458.23-458.58"
  attribute \hdlname "wrapper cpu coreArea_pipeline_ctrl_3_down_PC_PC"
  wire width 64 \wrapper.cpu.coreArea_pipeline_ctrl_3_down_PC_PC
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:527.23-527.66"
  attribute \hdlname "wrapper cpu coreArea_pipeline_ctrl_3_down_Decoder_VALID"
  wire \wrapper.cpu.coreArea_pipeline_ctrl_3_down_Decoder_VALID
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:512.23-512.68"
  attribute \single_bit_vector 1
  attribute \hdlname "wrapper cpu coreArea_pipeline_ctrl_3_down_Decoder_USE_STQ"
  wire \wrapper.cpu.coreArea_pipeline_ctrl_3_down_Decoder_USE_STQ
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:513.23-513.68"
  attribute \single_bit_vector 1
  attribute \hdlname "wrapper cpu coreArea_pipeline_ctrl_3_down_Decoder_USE_LDQ"
  wire \wrapper.cpu.coreArea_pipeline_ctrl_3_down_Decoder_USE_LDQ
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:509.23-509.69"
  attribute \hdlname "wrapper cpu coreArea_pipeline_ctrl_3_down_Decoder_RS2_ADDR"
  wire width 5 \wrapper.cpu.coreArea_pipeline_ctrl_3_down_Decoder_RS2_ADDR
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:519.23-519.68"
  attribute \hdlname "wrapper cpu coreArea_pipeline_ctrl_3_down_Decoder_RS2TYPE"
  wire width 3 \wrapper.cpu.coreArea_pipeline_ctrl_3_down_Decoder_RS2TYPE
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:510.23-510.69"
  attribute \hdlname "wrapper cpu coreArea_pipeline_ctrl_3_down_Decoder_RS1_ADDR"
  wire width 5 \wrapper.cpu.coreArea_pipeline_ctrl_3_down_Decoder_RS1_ADDR
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:520.23-520.68"
  attribute \hdlname "wrapper cpu coreArea_pipeline_ctrl_3_down_Decoder_RS1TYPE"
  wire width 3 \wrapper.cpu.coreArea_pipeline_ctrl_3_down_Decoder_RS1TYPE
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:511.23-511.68"
  attribute \hdlname "wrapper cpu coreArea_pipeline_ctrl_3_down_Decoder_RD_ADDR"
  wire width 5 \wrapper.cpu.coreArea_pipeline_ctrl_3_down_Decoder_RD_ADDR
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:521.23-521.67"
  attribute \hdlname "wrapper cpu coreArea_pipeline_ctrl_3_down_Decoder_RDTYPE"
  wire width 2 \wrapper.cpu.coreArea_pipeline_ctrl_3_down_Decoder_RDTYPE
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:516.23-516.70"
  attribute \hdlname "wrapper cpu coreArea_pipeline_ctrl_3_down_Decoder_MicroCode"
  wire width 6 \wrapper.cpu.coreArea_pipeline_ctrl_3_down_Decoder_MicroCode
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:525.23-525.66"
  attribute \single_bit_vector 1
  attribute \hdlname "wrapper cpu coreArea_pipeline_ctrl_3_down_Decoder_LEGAL"
  wire \wrapper.cpu.coreArea_pipeline_ctrl_3_down_Decoder_LEGAL
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:523.23-523.66"
  attribute \single_bit_vector 1
  attribute \hdlname "wrapper cpu coreArea_pipeline_ctrl_3_down_Decoder_IS_FP"
  wire \wrapper.cpu.coreArea_pipeline_ctrl_3_down_Decoder_IS_FP
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:526.23-526.72"
  attribute \hdlname "wrapper cpu coreArea_pipeline_ctrl_3_down_Decoder_INSTRUCTION"
  wire width 32 \wrapper.cpu.coreArea_pipeline_ctrl_3_down_Decoder_INSTRUCTION
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:517.23-517.67"
  attribute \hdlname "wrapper cpu coreArea_pipeline_ctrl_3_down_Decoder_IMMSEL"
  wire width 3 \wrapper.cpu.coreArea_pipeline_ctrl_3_down_Decoder_IMMSEL
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:518.23-518.67"
  attribute \single_bit_vector 1
  attribute \hdlname "wrapper cpu coreArea_pipeline_ctrl_3_down_Decoder_FSR3EN"
  wire \wrapper.cpu.coreArea_pipeline_ctrl_3_down_Decoder_FSR3EN
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:522.23-522.75"
  attribute \hdlname "wrapper cpu coreArea_pipeline_ctrl_3_down_Decoder_EXECUTION_UNIT"
  wire width 3 \wrapper.cpu.coreArea_pipeline_ctrl_3_down_Decoder_EXECUTION_UNIT
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:435.23-435.56"
  attribute \hdlname "wrapper cpu coreArea_pipeline_ctrl_2_up_valid"
  wire \wrapper.cpu.coreArea_pipeline_ctrl_2_up_valid
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:443.23-443.56"
  attribute \hdlname "wrapper cpu coreArea_pipeline_ctrl_2_up_ready"
  wire \wrapper.cpu.coreArea_pipeline_ctrl_2_up_ready
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:418.23-418.58"
  attribute \hdlname "wrapper cpu coreArea_pipeline_ctrl_2_up_isValid"
  wire \wrapper.cpu.coreArea_pipeline_ctrl_2_up_isValid
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:421.23-421.56"
  attribute \hdlname "wrapper cpu coreArea_pipeline_ctrl_2_up_PC_PC"
  wire width 64 \wrapper.cpu.coreArea_pipeline_ctrl_2_up_PC_PC
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:434.23-434.58"
  attribute \hdlname "wrapper cpu coreArea_pipeline_ctrl_2_down_valid"
  wire \wrapper.cpu.coreArea_pipeline_ctrl_2_down_valid
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:444.23-444.58"
  attribute \hdlname "wrapper cpu coreArea_pipeline_ctrl_2_down_ready"
  wire \wrapper.cpu.coreArea_pipeline_ctrl_2_down_ready
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:415.23-415.60"
  attribute \hdlname "wrapper cpu coreArea_pipeline_ctrl_2_down_isValid"
  wire \wrapper.cpu.coreArea_pipeline_ctrl_2_down_isValid
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:416.23-416.60"
  attribute \hdlname "wrapper cpu coreArea_pipeline_ctrl_2_down_isReady"
  wire \wrapper.cpu.coreArea_pipeline_ctrl_2_down_isReady
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:528.23-528.61"
  attribute \hdlname "wrapper cpu coreArea_pipeline_ctrl_2_down_isFiring"
  wire \wrapper.cpu.coreArea_pipeline_ctrl_2_down_isFiring
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:530.23-530.58"
  attribute \hdlname "wrapper cpu coreArea_pipeline_ctrl_2_down_PC_PC"
  wire width 64 \wrapper.cpu.coreArea_pipeline_ctrl_2_down_PC_PC
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:529.23-529.72"
  attribute \hdlname "wrapper cpu coreArea_pipeline_ctrl_2_down_Decoder_INSTRUCTION"
  wire width 32 \wrapper.cpu.coreArea_pipeline_ctrl_2_down_Decoder_INSTRUCTION
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:437.23-437.56"
  attribute \hdlname "wrapper cpu coreArea_pipeline_ctrl_1_up_valid"
  wire \wrapper.cpu.coreArea_pipeline_ctrl_1_up_valid
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:441.23-441.56"
  attribute \hdlname "wrapper cpu coreArea_pipeline_ctrl_1_up_ready"
  wire \wrapper.cpu.coreArea_pipeline_ctrl_1_up_ready
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:532.23-532.58"
  attribute \hdlname "wrapper cpu coreArea_pipeline_ctrl_1_up_isValid"
  wire \wrapper.cpu.coreArea_pipeline_ctrl_1_up_isValid
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:423.23-423.56"
  attribute \hdlname "wrapper cpu coreArea_pipeline_ctrl_1_up_PC_PC"
  wire width 64 \wrapper.cpu.coreArea_pipeline_ctrl_1_up_PC_PC
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:557.23-557.69"
  attribute \hdlname "wrapper cpu coreArea_pipeline_ctrl_1_haltRequest_Fetch_l51"
  wire \wrapper.cpu.coreArea_pipeline_ctrl_1_haltRequest_Fetch_l51
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:436.23-436.58"
  attribute \hdlname "wrapper cpu coreArea_pipeline_ctrl_1_down_valid"
  wire \wrapper.cpu.coreArea_pipeline_ctrl_1_down_valid
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:442.23-442.58"
  attribute \hdlname "wrapper cpu coreArea_pipeline_ctrl_1_down_ready"
  wire \wrapper.cpu.coreArea_pipeline_ctrl_1_down_ready
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:419.23-419.60"
  attribute \hdlname "wrapper cpu coreArea_pipeline_ctrl_1_down_isValid"
  wire \wrapper.cpu.coreArea_pipeline_ctrl_1_down_isValid
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:420.23-420.60"
  attribute \hdlname "wrapper cpu coreArea_pipeline_ctrl_1_down_isReady"
  wire \wrapper.cpu.coreArea_pipeline_ctrl_1_down_isReady
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:533.23-533.61"
  attribute \hdlname "wrapper cpu coreArea_pipeline_ctrl_1_down_isFiring"
  wire \wrapper.cpu.coreArea_pipeline_ctrl_1_down_isFiring
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:531.23-531.58"
  attribute \hdlname "wrapper cpu coreArea_pipeline_ctrl_1_down_PC_PC"
  wire width 64 \wrapper.cpu.coreArea_pipeline_ctrl_1_down_PC_PC
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:536.23-536.56"
  attribute \hdlname "wrapper cpu coreArea_pipeline_ctrl_0_up_valid"
  wire \wrapper.cpu.coreArea_pipeline_ctrl_0_up_valid
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:439.23-439.56"
  attribute \hdlname "wrapper cpu coreArea_pipeline_ctrl_0_up_ready"
  wire \wrapper.cpu.coreArea_pipeline_ctrl_0_up_ready
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:438.23-438.58"
  attribute \hdlname "wrapper cpu coreArea_pipeline_ctrl_0_down_valid"
  wire \wrapper.cpu.coreArea_pipeline_ctrl_0_down_valid
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:440.23-440.58"
  attribute \hdlname "wrapper cpu coreArea_pipeline_ctrl_0_down_ready"
  wire \wrapper.cpu.coreArea_pipeline_ctrl_0_down_ready
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:422.23-422.60"
  attribute \hdlname "wrapper cpu coreArea_pipeline_ctrl_0_down_isValid"
  wire \wrapper.cpu.coreArea_pipeline_ctrl_0_down_isValid
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:534.23-534.60"
  attribute \hdlname "wrapper cpu coreArea_pipeline_ctrl_0_down_isReady"
  wire \wrapper.cpu.coreArea_pipeline_ctrl_0_down_isReady
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:535.23-535.58"
  attribute \hdlname "wrapper cpu coreArea_pipeline_ctrl_0_down_PC_PC"
  wire width 64 \wrapper.cpu.coreArea_pipeline_ctrl_0_down_PC_PC
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:537.23-537.45"
  attribute \hdlname "wrapper cpu coreArea_pc_jump_valid"
  wire \wrapper.cpu.coreArea_pc_jump_valid
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:538.23-538.54"
  attribute \hdlname "wrapper cpu coreArea_pc_jump_payload_target"
  wire width 64 \wrapper.cpu.coreArea_pc_jump_payload_target
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:539.23-539.55"
  attribute \hdlname "wrapper cpu coreArea_pc_jump_payload_is_jump"
  wire \wrapper.cpu.coreArea_pc_jump_payload_is_jump
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:540.23-540.57"
  attribute \hdlname "wrapper cpu coreArea_pc_jump_payload_is_branch"
  wire \wrapper.cpu.coreArea_pc_jump_payload_is_branch
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:541.23-541.46"
  attribute \hdlname "wrapper cpu coreArea_pc_flush_valid"
  wire \wrapper.cpu.coreArea_pc_flush_valid
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:542.23-542.56"
  attribute \hdlname "wrapper cpu coreArea_pc_flush_payload_address"
  wire width 64 \wrapper.cpu.coreArea_pc_flush_payload_address
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:543.23-543.50"
  attribute \hdlname "wrapper cpu coreArea_pc_exception_valid"
  wire \wrapper.cpu.coreArea_pc_exception_valid
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:544.23-544.59"
  attribute \hdlname "wrapper cpu coreArea_pc_exception_payload_vector"
  wire width 64 \wrapper.cpu.coreArea_pc_exception_payload_vector
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:545.23-545.41"
  attribute \hdlname "wrapper cpu coreArea_pc_PC_cur"
  wire width 64 \wrapper.cpu.coreArea_pc_PC_cur
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:646.23-646.58"
  attribute \hdlname "wrapper cpu coreArea_intalu_aluNodeStage_result"
  wire width 64 \wrapper.cpu.coreArea_intalu_aluNodeStage_result
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:559.23-559.53"
  attribute \hdlname "wrapper cpu coreArea_fetch_rspArea_wordSel"
  wire \wrapper.cpu.coreArea_fetch_rspArea_wordSel
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:550.23-550.58"
  attribute \hdlname "wrapper cpu coreArea_fetch_io_readCmd_rsp_valid"
  wire \wrapper.cpu.coreArea_fetch_io_readCmd_rsp_valid
  attribute \unused_bits "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15"
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:553.23-553.63"
  attribute \hdlname "wrapper cpu coreArea_fetch_io_readCmd_rsp_payload_id"
  wire width 16 \wrapper.cpu.coreArea_fetch_io_readCmd_rsp_payload_id
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:551.23-551.65"
  attribute \hdlname "wrapper cpu coreArea_fetch_io_readCmd_rsp_payload_data"
  wire width 64 \wrapper.cpu.coreArea_fetch_io_readCmd_rsp_payload_data
  attribute \unused_bits "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63"
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:552.23-552.68"
  attribute \hdlname "wrapper cpu coreArea_fetch_io_readCmd_rsp_payload_address"
  wire width 64 \wrapper.cpu.coreArea_fetch_io_readCmd_rsp_payload_address
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:546.23-546.58"
  attribute \hdlname "wrapper cpu coreArea_fetch_io_readCmd_cmd_valid"
  wire \wrapper.cpu.coreArea_fetch_io_readCmd_cmd_valid
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:547.23-547.58"
  attribute \hdlname "wrapper cpu coreArea_fetch_io_readCmd_cmd_ready"
  wire \wrapper.cpu.coreArea_fetch_io_readCmd_cmd_ready
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:549.23-549.63"
  attribute \hdlname "wrapper cpu coreArea_fetch_io_readCmd_cmd_payload_id"
  wire width 16 \wrapper.cpu.coreArea_fetch_io_readCmd_cmd_payload_id
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:548.23-548.68"
  attribute \hdlname "wrapper cpu coreArea_fetch_io_readCmd_cmd_payload_address"
  wire width 64 \wrapper.cpu.coreArea_fetch_io_readCmd_cmd_payload_address
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:554.23-554.46"
  attribute \hdlname "wrapper cpu coreArea_fetch_inflight"
  wire width 4 \wrapper.cpu.coreArea_fetch_inflight
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:168.23-168.56"
  attribute \hdlname "wrapper cpu coreArea_fetch_fifo_io_push_ready"
  wire \wrapper.cpu.coreArea_fetch_fifo_io_push_ready
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:169.23-169.55"
  attribute \hdlname "wrapper cpu coreArea_fetch_fifo_io_pop_valid"
  wire \wrapper.cpu.coreArea_fetch_fifo_io_pop_valid
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:170.23-170.57"
  attribute \hdlname "wrapper cpu coreArea_fetch_fifo_io_pop_payload"
  wire width 64 \wrapper.cpu.coreArea_fetch_fifo_io_pop_payload
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:171.23-171.55"
  attribute \hdlname "wrapper cpu coreArea_fetch_fifo_io_occupancy"
  wire width 4 \wrapper.cpu.coreArea_fetch_fifo_io_occupancy
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:172.23-172.58"
  attribute \hdlname "wrapper cpu coreArea_fetch_fifo_io_availability"
  wire width 4 \wrapper.cpu.coreArea_fetch_fifo_io_availability
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2883.23-2883.45"
  attribute \hdlname "wrapper cpu coreArea_fetch_fifo logic_ram_spinal_port1"
  wire width 64 \wrapper.cpu.coreArea_fetch_fifo.logic_ram_spinal_port1
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2896.23-2896.51"
  attribute \hdlname "wrapper cpu coreArea_fetch_fifo logic_push_onRam_write_valid"
  wire \wrapper.cpu.coreArea_fetch_fifo.logic_push_onRam_write_valid
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2898.23-2898.58"
  attribute \hdlname "wrapper cpu coreArea_fetch_fifo logic_push_onRam_write_payload_data"
  wire width 64 \wrapper.cpu.coreArea_fetch_fifo.logic_push_onRam_write_payload_data
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2897.23-2897.61"
  attribute \hdlname "wrapper cpu coreArea_fetch_fifo logic_push_onRam_write_payload_address"
  wire width 3 \wrapper.cpu.coreArea_fetch_fifo.logic_push_onRam_write_payload_address
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2889.23-2889.37"
  attribute \hdlname "wrapper cpu coreArea_fetch_fifo logic_ptr_push"
  wire width 4 \wrapper.cpu.coreArea_fetch_fifo.logic_ptr_push
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2892.23-2892.40"
  attribute \hdlname "wrapper cpu coreArea_fetch_fifo logic_ptr_popOnIo"
  wire width 4 \wrapper.cpu.coreArea_fetch_fifo.logic_ptr_popOnIo
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2890.23-2890.36"
  attribute \hdlname "wrapper cpu coreArea_fetch_fifo logic_ptr_pop"
  wire width 4 \wrapper.cpu.coreArea_fetch_fifo.logic_ptr_pop
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2891.23-2891.42"
  attribute \hdlname "wrapper cpu coreArea_fetch_fifo logic_ptr_occupancy"
  wire width 4 \wrapper.cpu.coreArea_fetch_fifo.logic_ptr_occupancy
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2887.23-2887.37"
  attribute \hdlname "wrapper cpu coreArea_fetch_fifo logic_ptr_full"
  wire \wrapper.cpu.coreArea_fetch_fifo.logic_ptr_full
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2888.23-2888.38"
  attribute \hdlname "wrapper cpu coreArea_fetch_fifo logic_ptr_empty"
  wire \wrapper.cpu.coreArea_fetch_fifo.logic_ptr_empty
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2885.23-2885.39"
  attribute \hdlname "wrapper cpu coreArea_fetch_fifo logic_ptr_doPush"
  wire \wrapper.cpu.coreArea_fetch_fifo.logic_ptr_doPush
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2886.23-2886.38"
  attribute \hdlname "wrapper cpu coreArea_fetch_fifo logic_ptr_doPop"
  wire \wrapper.cpu.coreArea_fetch_fifo.logic_ptr_doPop
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2911.23-2911.50"
  attribute \hdlname "wrapper cpu coreArea_fetch_fifo logic_pop_sync_readPort_rsp"
  wire width 64 \wrapper.cpu.coreArea_fetch_fifo.logic_pop_sync_readPort_rsp
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2909.23-2909.56"
  attribute \hdlname "wrapper cpu coreArea_fetch_fifo logic_pop_sync_readPort_cmd_valid"
  wire \wrapper.cpu.coreArea_fetch_fifo.logic_pop_sync_readPort_cmd_valid
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2910.23-2910.58"
  attribute \hdlname "wrapper cpu coreArea_fetch_fifo logic_pop_sync_readPort_cmd_payload"
  wire width 3 \wrapper.cpu.coreArea_fetch_fifo.logic_pop_sync_readPort_cmd_payload
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2903.23-2903.58"
  attribute \hdlname "wrapper cpu coreArea_fetch_fifo logic_pop_sync_readArbitation_valid"
  wire \wrapper.cpu.coreArea_fetch_fifo.logic_pop_sync_readArbitation_valid
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2914.23-2914.69"
  attribute \hdlname "wrapper cpu coreArea_fetch_fifo logic_pop_sync_readArbitation_translated_valid"
  wire \wrapper.cpu.coreArea_fetch_fifo.logic_pop_sync_readArbitation_translated_valid
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2915.23-2915.69"
  attribute \hdlname "wrapper cpu coreArea_fetch_fifo logic_pop_sync_readArbitation_translated_ready"
  wire \wrapper.cpu.coreArea_fetch_fifo.logic_pop_sync_readArbitation_translated_ready
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2916.23-2916.71"
  attribute \hdlname "wrapper cpu coreArea_fetch_fifo logic_pop_sync_readArbitation_translated_payload"
  wire width 64 \wrapper.cpu.coreArea_fetch_fifo.logic_pop_sync_readArbitation_translated_payload
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2904.23-2904.58"
  attribute \hdlname "wrapper cpu coreArea_fetch_fifo logic_pop_sync_readArbitation_ready"
  wire \wrapper.cpu.coreArea_fetch_fifo.logic_pop_sync_readArbitation_ready
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2917.23-2917.57"
  attribute \hdlname "wrapper cpu coreArea_fetch_fifo logic_pop_sync_readArbitation_fire"
  wire \wrapper.cpu.coreArea_fetch_fifo.logic_pop_sync_readArbitation_fire
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2918.23-2918.44"
  attribute \hdlname "wrapper cpu coreArea_fetch_fifo logic_pop_sync_popReg"
  wire width 4 \wrapper.cpu.coreArea_fetch_fifo.logic_pop_sync_popReg
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2899.23-2899.49"
  attribute \hdlname "wrapper cpu coreArea_fetch_fifo logic_pop_addressGen_valid"
  wire \wrapper.cpu.coreArea_fetch_fifo.logic_pop_addressGen_valid
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2912.23-2912.60"
  attribute \hdlname "wrapper cpu coreArea_fetch_fifo logic_pop_addressGen_toFlowFire_valid"
  wire \wrapper.cpu.coreArea_fetch_fifo.logic_pop_addressGen_toFlowFire_valid
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2913.23-2913.62"
  attribute \hdlname "wrapper cpu coreArea_fetch_fifo logic_pop_addressGen_toFlowFire_payload"
  wire width 3 \wrapper.cpu.coreArea_fetch_fifo.logic_pop_addressGen_toFlowFire_payload
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2900.23-2900.49"
  attribute \hdlname "wrapper cpu coreArea_fetch_fifo logic_pop_addressGen_ready"
  wire \wrapper.cpu.coreArea_fetch_fifo.logic_pop_addressGen_ready
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2906.23-2906.50"
  attribute \hdlname "wrapper cpu coreArea_fetch_fifo logic_pop_addressGen_rValid"
  wire \wrapper.cpu.coreArea_fetch_fifo.logic_pop_addressGen_rValid
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2901.23-2901.51"
  attribute \hdlname "wrapper cpu coreArea_fetch_fifo logic_pop_addressGen_payload"
  wire width 3 \wrapper.cpu.coreArea_fetch_fifo.logic_pop_addressGen_payload
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2902.23-2902.48"
  attribute \hdlname "wrapper cpu coreArea_fetch_fifo logic_pop_addressGen_fire"
  wire \wrapper.cpu.coreArea_fetch_fifo.logic_pop_addressGen_fire
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2879.24-2879.32"
  attribute \hdlname "wrapper cpu coreArea_fetch_fifo io_reset"
  wire \wrapper.cpu.coreArea_fetch_fifo.io_reset
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2869.24-2869.37"
  attribute \hdlname "wrapper cpu coreArea_fetch_fifo io_push_valid"
  wire \wrapper.cpu.coreArea_fetch_fifo.io_push_valid
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2870.24-2870.37"
  attribute \hdlname "wrapper cpu coreArea_fetch_fifo io_push_ready"
  wire \wrapper.cpu.coreArea_fetch_fifo.io_push_ready
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2871.24-2871.39"
  attribute \hdlname "wrapper cpu coreArea_fetch_fifo io_push_payload"
  wire width 64 \wrapper.cpu.coreArea_fetch_fifo.io_push_payload
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2895.23-2895.35"
  attribute \hdlname "wrapper cpu coreArea_fetch_fifo io_push_fire"
  wire \wrapper.cpu.coreArea_fetch_fifo.io_push_fire
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2872.24-2872.36"
  attribute \hdlname "wrapper cpu coreArea_fetch_fifo io_pop_valid"
  wire \wrapper.cpu.coreArea_fetch_fifo.io_pop_valid
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2873.24-2873.36"
  attribute \hdlname "wrapper cpu coreArea_fetch_fifo io_pop_ready"
  wire \wrapper.cpu.coreArea_fetch_fifo.io_pop_ready
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2874.24-2874.38"
  attribute \hdlname "wrapper cpu coreArea_fetch_fifo io_pop_payload"
  wire width 64 \wrapper.cpu.coreArea_fetch_fifo.io_pop_payload
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2876.24-2876.36"
  attribute \hdlname "wrapper cpu coreArea_fetch_fifo io_occupancy"
  wire width 4 \wrapper.cpu.coreArea_fetch_fifo.io_occupancy
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2875.24-2875.32"
  attribute \hdlname "wrapper cpu coreArea_fetch_fifo io_flush"
  wire \wrapper.cpu.coreArea_fetch_fifo.io_flush
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2880.24-2880.36"
  attribute \hdlname "wrapper cpu coreArea_fetch_fifo io_clkEnable"
  wire \wrapper.cpu.coreArea_fetch_fifo.io_clkEnable
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2878.24-2878.30"
  attribute \hdlname "wrapper cpu coreArea_fetch_fifo io_clk"
  wire \wrapper.cpu.coreArea_fetch_fifo.io_clk
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2877.24-2877.39"
  attribute \hdlname "wrapper cpu coreArea_fetch_fifo io_availability"
  wire width 4 \wrapper.cpu.coreArea_fetch_fifo.io_availability
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2884.23-2884.28"
  attribute \hdlname "wrapper cpu coreArea_fetch_fifo _zz_1"
  wire \wrapper.cpu.coreArea_fetch_fifo._zz_1
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:555.23-555.45"
  attribute \hdlname "wrapper cpu coreArea_fetch_cmdFire"
  wire \wrapper.cpu.coreArea_fetch_cmdFire
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:556.23-556.53"
  attribute \hdlname "wrapper cpu coreArea_fetch_cmdArea_reqSent"
  wire \wrapper.cpu.coreArea_fetch_cmdArea_reqSent
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:615.23-615.61"
  attribute \hdlname "wrapper cpu coreArea_dispatcher_hcs_writes_rs2Busy"
  wire \wrapper.cpu.coreArea_dispatcher_hcs_writes_rs2Busy
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:614.23-614.61"
  attribute \hdlname "wrapper cpu coreArea_dispatcher_hcs_writes_rs1Busy"
  wire \wrapper.cpu.coreArea_dispatcher_hcs_writes_rs1Busy
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:616.23-616.60"
  attribute \hdlname "wrapper cpu coreArea_dispatcher_hcs_writes_hazard"
  wire \wrapper.cpu.coreArea_dispatcher_hcs_writes_hazard
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:611.23-611.54"
  attribute \hdlname "wrapper cpu coreArea_dispatcher_hcs_regBusy"
  wire width 32 \wrapper.cpu.coreArea_dispatcher_hcs_regBusy
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:624.23-624.69"
  attribute \hdlname "wrapper cpu coreArea_dispatcher_hcs_init_willOverflowIfInc"
  wire \wrapper.cpu.coreArea_dispatcher_hcs_init_willOverflowIfInc
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:625.23-625.64"
  attribute \hdlname "wrapper cpu coreArea_dispatcher_hcs_init_willOverflow"
  wire \wrapper.cpu.coreArea_dispatcher_hcs_init_willOverflow
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:620.23-620.65"
  attribute \hdlname "wrapper cpu coreArea_dispatcher_hcs_init_willIncrement"
  wire \wrapper.cpu.coreArea_dispatcher_hcs_init_willIncrement
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:621.23-621.61"
  attribute \hdlname "wrapper cpu coreArea_dispatcher_hcs_init_willClear"
  wire \wrapper.cpu.coreArea_dispatcher_hcs_init_willClear
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:622.23-622.61"
  attribute \hdlname "wrapper cpu coreArea_dispatcher_hcs_init_valueNext"
  wire width 3 \wrapper.cpu.coreArea_dispatcher_hcs_init_valueNext
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:623.23-623.57"
  attribute \hdlname "wrapper cpu coreArea_dispatcher_hcs_init_value"
  wire width 3 \wrapper.cpu.coreArea_dispatcher_hcs_init_value
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:619.23-619.54"
  attribute \hdlname "wrapper cpu coreArea_dispatcher_hcs_hazards"
  wire width 4 \wrapper.cpu.coreArea_dispatcher_hcs_hazards
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:81.24-81.56"
  attribute \hdlname "wrapper cpu coreArea_debugPlugin_io_dbg_x_pc"
  wire width 64 \wrapper.cpu.coreArea_debugPlugin_io_dbg_x_pc
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:82.24-82.57"
  attribute \hdlname "wrapper cpu coreArea_debugPlugin_io_dbg_wb_pc"
  wire width 64 \wrapper.cpu.coreArea_debugPlugin_io_dbg_wb_pc
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:79.24-79.56"
  attribute \hdlname "wrapper cpu coreArea_debugPlugin_io_dbg_f_pc"
  wire width 64 \wrapper.cpu.coreArea_debugPlugin_io_dbg_f_pc
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:80.24-80.56"
  attribute \hdlname "wrapper cpu coreArea_debugPlugin_io_dbg_d_pc"
  wire width 64 \wrapper.cpu.coreArea_debugPlugin_io_dbg_d_pc
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:72.24-72.63"
  attribute \hdlname "wrapper cpu coreArea_debugPlugin_io_dbg_commitValid"
  wire \wrapper.cpu.coreArea_debugPlugin_io_dbg_commitValid
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:73.24-73.60"
  attribute \hdlname "wrapper cpu coreArea_debugPlugin_io_dbg_commitPc"
  wire width 64 \wrapper.cpu.coreArea_debugPlugin_io_dbg_commitPc
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:74.24-74.62"
  attribute \hdlname "wrapper cpu coreArea_debugPlugin_io_dbg_commitInsn"
  wire width 32 \wrapper.cpu.coreArea_debugPlugin_io_dbg_commitInsn
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:637.23-637.59"
  attribute \hdlname "wrapper cpu _zz_coreArea_srcPlugin_immsel_sext_1"
  wire width 64 \wrapper.cpu._zz_coreArea_srcPlugin_immsel_sext_1
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:636.23-636.57"
  attribute \hdlname "wrapper cpu _zz_coreArea_srcPlugin_immsel_sext"
  wire width 64 \wrapper.cpu._zz_coreArea_srcPlugin_immsel_sext
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:635.23-635.67"
  attribute \hdlname "wrapper cpu _zz_coreArea_srcPlugin_immsel_imm_u_sext_pub"
  wire width 64 \wrapper.cpu._zz_coreArea_srcPlugin_immsel_imm_u_sext_pub
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:295.23-295.67"
  attribute \hdlname "wrapper cpu _zz_coreArea_srcPlugin_immsel_imm_s_sext_pub"
  wire width 12 \wrapper.cpu._zz_coreArea_srcPlugin_immsel_imm_s_sext_pub
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:297.23-297.67"
  attribute \hdlname "wrapper cpu _zz_coreArea_srcPlugin_immsel_imm_j_sext_pub"
  wire width 21 \wrapper.cpu._zz_coreArea_srcPlugin_immsel_imm_j_sext_pub
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:293.23-293.67"
  attribute \hdlname "wrapper cpu _zz_coreArea_srcPlugin_immsel_imm_i_sext_pub"
  wire width 12 \wrapper.cpu._zz_coreArea_srcPlugin_immsel_imm_i_sext_pub
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:294.23-294.67"
  attribute \hdlname "wrapper cpu _zz_coreArea_srcPlugin_immsel_imm_h_sext_pub"
  wire width 8 \wrapper.cpu._zz_coreArea_srcPlugin_immsel_imm_h_sext_pub
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:296.23-296.67"
  attribute \hdlname "wrapper cpu _zz_coreArea_srcPlugin_immsel_imm_b_sext_pub"
  wire width 13 \wrapper.cpu._zz_coreArea_srcPlugin_immsel_imm_b_sext_pub
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:350.23-350.63"
  attribute \hdlname "wrapper cpu _zz_coreArea_rvfiPlugin_io_rvfi_pc_wdata"
  wire width 64 \wrapper.cpu._zz_coreArea_rvfiPlugin_io_rvfi_pc_wdata
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:191.23-191.72"
  attribute \hdlname "wrapper cpu _zz_coreArea_pipeline_ctrl_3_down_Decoder_VALID_9"
  wire \wrapper.cpu._zz_coreArea_pipeline_ctrl_3_down_Decoder_VALID_9
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:190.23-190.72"
  attribute \hdlname "wrapper cpu _zz_coreArea_pipeline_ctrl_3_down_Decoder_VALID_8"
  wire width 32 \wrapper.cpu._zz_coreArea_pipeline_ctrl_3_down_Decoder_VALID_8
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:189.23-189.72"
  attribute \hdlname "wrapper cpu _zz_coreArea_pipeline_ctrl_3_down_Decoder_VALID_7"
  wire width 32 \wrapper.cpu._zz_coreArea_pipeline_ctrl_3_down_Decoder_VALID_7
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:188.23-188.72"
  attribute \hdlname "wrapper cpu _zz_coreArea_pipeline_ctrl_3_down_Decoder_VALID_6"
  wire width 32 \wrapper.cpu._zz_coreArea_pipeline_ctrl_3_down_Decoder_VALID_6
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:187.23-187.72"
  attribute \hdlname "wrapper cpu _zz_coreArea_pipeline_ctrl_3_down_Decoder_VALID_5"
  wire width 8 \wrapper.cpu._zz_coreArea_pipeline_ctrl_3_down_Decoder_VALID_5
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:186.23-186.72"
  attribute \single_bit_vector 1
  attribute \hdlname "wrapper cpu _zz_coreArea_pipeline_ctrl_3_down_Decoder_VALID_4"
  wire \wrapper.cpu._zz_coreArea_pipeline_ctrl_3_down_Decoder_VALID_4
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:185.23-185.72"
  attribute \hdlname "wrapper cpu _zz_coreArea_pipeline_ctrl_3_down_Decoder_VALID_3"
  wire \wrapper.cpu._zz_coreArea_pipeline_ctrl_3_down_Decoder_VALID_3
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:184.23-184.72"
  attribute \hdlname "wrapper cpu _zz_coreArea_pipeline_ctrl_3_down_Decoder_VALID_2"
  wire width 32 \wrapper.cpu._zz_coreArea_pipeline_ctrl_3_down_Decoder_VALID_2
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:193.23-193.73"
  attribute \hdlname "wrapper cpu _zz_coreArea_pipeline_ctrl_3_down_Decoder_VALID_11"
  wire width 2 \wrapper.cpu._zz_coreArea_pipeline_ctrl_3_down_Decoder_VALID_11
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:192.23-192.73"
  attribute \single_bit_vector 1
  attribute \hdlname "wrapper cpu _zz_coreArea_pipeline_ctrl_3_down_Decoder_VALID_10"
  wire \wrapper.cpu._zz_coreArea_pipeline_ctrl_3_down_Decoder_VALID_10
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:183.23-183.72"
  attribute \hdlname "wrapper cpu _zz_coreArea_pipeline_ctrl_3_down_Decoder_VALID_1"
  wire width 32 \wrapper.cpu._zz_coreArea_pipeline_ctrl_3_down_Decoder_VALID_1
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:182.23-182.70"
  attribute \hdlname "wrapper cpu _zz_coreArea_pipeline_ctrl_3_down_Decoder_VALID"
  wire width 32 \wrapper.cpu._zz_coreArea_pipeline_ctrl_3_down_Decoder_VALID
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:607.23-607.74"
  attribute \single_bit_vector 1
  attribute \hdlname "wrapper cpu _zz_coreArea_pipeline_ctrl_3_down_Decoder_USE_STQ_3"
  wire \wrapper.cpu._zz_coreArea_pipeline_ctrl_3_down_Decoder_USE_STQ_3
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:606.23-606.74"
  attribute \single_bit_vector 1
  attribute \hdlname "wrapper cpu _zz_coreArea_pipeline_ctrl_3_down_Decoder_USE_STQ_2"
  wire \wrapper.cpu._zz_coreArea_pipeline_ctrl_3_down_Decoder_USE_STQ_2
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:605.23-605.74"
  attribute \single_bit_vector 1
  attribute \hdlname "wrapper cpu _zz_coreArea_pipeline_ctrl_3_down_Decoder_USE_STQ_1"
  wire \wrapper.cpu._zz_coreArea_pipeline_ctrl_3_down_Decoder_USE_STQ_1
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:563.23-563.72"
  attribute \hdlname "wrapper cpu _zz_coreArea_pipeline_ctrl_3_down_Decoder_USE_STQ"
  wire \wrapper.cpu._zz_coreArea_pipeline_ctrl_3_down_Decoder_USE_STQ
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:604.23-604.74"
  attribute \single_bit_vector 1
  attribute \hdlname "wrapper cpu _zz_coreArea_pipeline_ctrl_3_down_Decoder_USE_LDQ_2"
  wire \wrapper.cpu._zz_coreArea_pipeline_ctrl_3_down_Decoder_USE_LDQ_2
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:603.23-603.74"
  attribute \single_bit_vector 1
  attribute \hdlname "wrapper cpu _zz_coreArea_pipeline_ctrl_3_down_Decoder_USE_LDQ_1"
  wire \wrapper.cpu._zz_coreArea_pipeline_ctrl_3_down_Decoder_USE_LDQ_1
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:602.23-602.72"
  attribute \single_bit_vector 1
  attribute \hdlname "wrapper cpu _zz_coreArea_pipeline_ctrl_3_down_Decoder_USE_LDQ"
  wire \wrapper.cpu._zz_coreArea_pipeline_ctrl_3_down_Decoder_USE_LDQ
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:583.23-583.74"
  attribute \hdlname "wrapper cpu _zz_coreArea_pipeline_ctrl_3_down_Decoder_RS2TYPE_3"
  wire width 3 \wrapper.cpu._zz_coreArea_pipeline_ctrl_3_down_Decoder_RS2TYPE_3
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:582.23-582.74"
  attribute \hdlname "wrapper cpu _zz_coreArea_pipeline_ctrl_3_down_Decoder_RS2TYPE_2"
  wire width 3 \wrapper.cpu._zz_coreArea_pipeline_ctrl_3_down_Decoder_RS2TYPE_2
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:581.23-581.74"
  attribute \hdlname "wrapper cpu _zz_coreArea_pipeline_ctrl_3_down_Decoder_RS2TYPE_1"
  wire width 3 \wrapper.cpu._zz_coreArea_pipeline_ctrl_3_down_Decoder_RS2TYPE_1
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:580.23-580.72"
  attribute \hdlname "wrapper cpu _zz_coreArea_pipeline_ctrl_3_down_Decoder_RS2TYPE"
  wire \wrapper.cpu._zz_coreArea_pipeline_ctrl_3_down_Decoder_RS2TYPE
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:578.23-578.74"
  attribute \hdlname "wrapper cpu _zz_coreArea_pipeline_ctrl_3_down_Decoder_RS1TYPE_2"
  wire width 3 \wrapper.cpu._zz_coreArea_pipeline_ctrl_3_down_Decoder_RS1TYPE_2
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:577.23-577.74"
  attribute \hdlname "wrapper cpu _zz_coreArea_pipeline_ctrl_3_down_Decoder_RS1TYPE_1"
  wire width 3 \wrapper.cpu._zz_coreArea_pipeline_ctrl_3_down_Decoder_RS1TYPE_1
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:576.23-576.72"
  attribute \hdlname "wrapper cpu _zz_coreArea_pipeline_ctrl_3_down_Decoder_RS1TYPE"
  wire width 3 \wrapper.cpu._zz_coreArea_pipeline_ctrl_3_down_Decoder_RS1TYPE
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:575.23-575.73"
  attribute \hdlname "wrapper cpu _zz_coreArea_pipeline_ctrl_3_down_Decoder_RDTYPE_2"
  wire width 2 \wrapper.cpu._zz_coreArea_pipeline_ctrl_3_down_Decoder_RDTYPE_2
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:574.23-574.73"
  attribute \hdlname "wrapper cpu _zz_coreArea_pipeline_ctrl_3_down_Decoder_RDTYPE_1"
  wire width 2 \wrapper.cpu._zz_coreArea_pipeline_ctrl_3_down_Decoder_RDTYPE_1
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:573.23-573.71"
  attribute \hdlname "wrapper cpu _zz_coreArea_pipeline_ctrl_3_down_Decoder_RDTYPE"
  wire width 2 \wrapper.cpu._zz_coreArea_pipeline_ctrl_3_down_Decoder_RDTYPE
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:595.23-595.76"
  attribute \hdlname "wrapper cpu _zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_6"
  wire width 6 \wrapper.cpu._zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_6
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:594.23-594.76"
  attribute \hdlname "wrapper cpu _zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_5"
  wire width 6 \wrapper.cpu._zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_5
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:593.23-593.76"
  attribute \hdlname "wrapper cpu _zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4"
  wire width 6 \wrapper.cpu._zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:592.23-592.76"
  attribute \hdlname "wrapper cpu _zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_3"
  wire \wrapper.cpu._zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_3
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:588.23-588.76"
  attribute \hdlname "wrapper cpu _zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_2"
  wire \wrapper.cpu._zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_2
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:587.23-587.76"
  attribute \hdlname "wrapper cpu _zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_1"
  wire \wrapper.cpu._zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_1
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:567.23-567.74"
  attribute \hdlname "wrapper cpu _zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode"
  wire \wrapper.cpu._zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:562.23-562.72"
  attribute \single_bit_vector 1
  attribute \hdlname "wrapper cpu _zz_coreArea_pipeline_ctrl_3_down_Decoder_LEGAL_2"
  wire \wrapper.cpu._zz_coreArea_pipeline_ctrl_3_down_Decoder_LEGAL_2
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:561.23-561.72"
  attribute \single_bit_vector 1
  attribute \hdlname "wrapper cpu _zz_coreArea_pipeline_ctrl_3_down_Decoder_LEGAL_1"
  wire \wrapper.cpu._zz_coreArea_pipeline_ctrl_3_down_Decoder_LEGAL_1
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:560.23-560.70"
  attribute \single_bit_vector 1
  attribute \hdlname "wrapper cpu _zz_coreArea_pipeline_ctrl_3_down_Decoder_LEGAL"
  wire \wrapper.cpu._zz_coreArea_pipeline_ctrl_3_down_Decoder_LEGAL
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:568.23-568.69"
  attribute \hdlname "wrapper cpu _zz_coreArea_pipeline_ctrl_3_down_Decoder_IS_W"
  wire \wrapper.cpu._zz_coreArea_pipeline_ctrl_3_down_Decoder_IS_W
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:566.23-566.72"
  attribute \single_bit_vector 1
  attribute \hdlname "wrapper cpu _zz_coreArea_pipeline_ctrl_3_down_Decoder_IS_FP_2"
  wire \wrapper.cpu._zz_coreArea_pipeline_ctrl_3_down_Decoder_IS_FP_2
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:565.23-565.72"
  attribute \single_bit_vector 1
  attribute \hdlname "wrapper cpu _zz_coreArea_pipeline_ctrl_3_down_Decoder_IS_FP_1"
  wire \wrapper.cpu._zz_coreArea_pipeline_ctrl_3_down_Decoder_IS_FP_1
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:564.23-564.70"
  attribute \single_bit_vector 1
  attribute \hdlname "wrapper cpu _zz_coreArea_pipeline_ctrl_3_down_Decoder_IS_FP"
  wire \wrapper.cpu._zz_coreArea_pipeline_ctrl_3_down_Decoder_IS_FP
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:591.23-591.73"
  attribute \hdlname "wrapper cpu _zz_coreArea_pipeline_ctrl_3_down_Decoder_IMMSEL_4"
  wire width 3 \wrapper.cpu._zz_coreArea_pipeline_ctrl_3_down_Decoder_IMMSEL_4
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:590.23-590.73"
  attribute \hdlname "wrapper cpu _zz_coreArea_pipeline_ctrl_3_down_Decoder_IMMSEL_3"
  wire width 3 \wrapper.cpu._zz_coreArea_pipeline_ctrl_3_down_Decoder_IMMSEL_3
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:589.23-589.73"
  attribute \hdlname "wrapper cpu _zz_coreArea_pipeline_ctrl_3_down_Decoder_IMMSEL_2"
  wire width 3 \wrapper.cpu._zz_coreArea_pipeline_ctrl_3_down_Decoder_IMMSEL_2
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:579.23-579.73"
  attribute \hdlname "wrapper cpu _zz_coreArea_pipeline_ctrl_3_down_Decoder_IMMSEL_1"
  wire \wrapper.cpu._zz_coreArea_pipeline_ctrl_3_down_Decoder_IMMSEL_1
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:572.23-572.71"
  attribute \hdlname "wrapper cpu _zz_coreArea_pipeline_ctrl_3_down_Decoder_IMMSEL"
  wire \wrapper.cpu._zz_coreArea_pipeline_ctrl_3_down_Decoder_IMMSEL
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:586.23-586.73"
  attribute \single_bit_vector 1
  attribute \hdlname "wrapper cpu _zz_coreArea_pipeline_ctrl_3_down_Decoder_FSR3EN_2"
  wire \wrapper.cpu._zz_coreArea_pipeline_ctrl_3_down_Decoder_FSR3EN_2
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:585.23-585.73"
  attribute \single_bit_vector 1
  attribute \hdlname "wrapper cpu _zz_coreArea_pipeline_ctrl_3_down_Decoder_FSR3EN_1"
  wire \wrapper.cpu._zz_coreArea_pipeline_ctrl_3_down_Decoder_FSR3EN_1
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:584.23-584.71"
  attribute \single_bit_vector 1
  attribute \hdlname "wrapper cpu _zz_coreArea_pipeline_ctrl_3_down_Decoder_FSR3EN"
  wire \wrapper.cpu._zz_coreArea_pipeline_ctrl_3_down_Decoder_FSR3EN
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:571.23-571.81"
  attribute \hdlname "wrapper cpu _zz_coreArea_pipeline_ctrl_3_down_Decoder_EXECUTION_UNIT_2"
  wire width 3 \wrapper.cpu._zz_coreArea_pipeline_ctrl_3_down_Decoder_EXECUTION_UNIT_2
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:570.23-570.81"
  attribute \hdlname "wrapper cpu _zz_coreArea_pipeline_ctrl_3_down_Decoder_EXECUTION_UNIT_1"
  wire width 3 \wrapper.cpu._zz_coreArea_pipeline_ctrl_3_down_Decoder_EXECUTION_UNIT_1
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:569.23-569.79"
  attribute \hdlname "wrapper cpu _zz_coreArea_pipeline_ctrl_3_down_Decoder_EXECUTION_UNIT"
  wire width 3 \wrapper.cpu._zz_coreArea_pipeline_ctrl_3_down_Decoder_EXECUTION_UNIT
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:181.23-181.78"
  attribute \single_bit_vector 1
  attribute \hdlname "wrapper cpu _zz_coreArea_pipeline_ctrl_2_down_Decoder_INSTRUCTION_1"
  wire \wrapper.cpu._zz_coreArea_pipeline_ctrl_2_down_Decoder_INSTRUCTION_1
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:180.23-180.76"
  attribute \hdlname "wrapper cpu _zz_coreArea_pipeline_ctrl_2_down_Decoder_INSTRUCTION"
  wire width 32 \wrapper.cpu._zz_coreArea_pipeline_ctrl_2_down_Decoder_INSTRUCTION
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:648.23-648.62"
  attribute \hdlname "wrapper cpu _zz_coreArea_intalu_aluNodeStage_result"
  wire width 64 \wrapper.cpu._zz_coreArea_intalu_aluNodeStage_result
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:179.23-179.52"
  attribute \single_bit_vector 1
  attribute \hdlname "wrapper cpu _zz_coreArea_fetch_inflight_4"
  wire \wrapper.cpu._zz_coreArea_fetch_inflight_4
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:178.23-178.52"
  attribute \hdlname "wrapper cpu _zz_coreArea_fetch_inflight_3"
  wire width 4 \wrapper.cpu._zz_coreArea_fetch_inflight_3
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:177.23-177.52"
  attribute \single_bit_vector 1
  attribute \hdlname "wrapper cpu _zz_coreArea_fetch_inflight_2"
  wire \wrapper.cpu._zz_coreArea_fetch_inflight_2
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:176.23-176.52"
  attribute \hdlname "wrapper cpu _zz_coreArea_fetch_inflight_1"
  wire width 4 \wrapper.cpu._zz_coreArea_fetch_inflight_1
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:175.23-175.50"
  attribute \hdlname "wrapper cpu _zz_coreArea_fetch_inflight"
  wire width 4 \wrapper.cpu._zz_coreArea_fetch_inflight
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:292.23-292.67"
  attribute \single_bit_vector 1
  attribute \hdlname "wrapper cpu _zz_coreArea_dispatcher_hcs_init_valueNext_1"
  wire \wrapper.cpu._zz_coreArea_dispatcher_hcs_init_valueNext_1
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:291.23-291.65"
  attribute \hdlname "wrapper cpu _zz_coreArea_dispatcher_hcs_init_valueNext"
  wire width 3 \wrapper.cpu._zz_coreArea_dispatcher_hcs_init_valueNext
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:303.23-303.65"
  attribute \hdlname "wrapper cpu _zz__zz_coreArea_srcPlugin_immsel_sext_1_3"
  wire width 21 \wrapper.cpu._zz__zz_coreArea_srcPlugin_immsel_sext_1_3
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:302.23-302.65"
  attribute \hdlname "wrapper cpu _zz__zz_coreArea_srcPlugin_immsel_sext_1_2"
  wire width 13 \wrapper.cpu._zz__zz_coreArea_srcPlugin_immsel_sext_1_2
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:301.23-301.65"
  attribute \hdlname "wrapper cpu _zz__zz_coreArea_srcPlugin_immsel_sext_1_1"
  wire width 12 \wrapper.cpu._zz__zz_coreArea_srcPlugin_immsel_sext_1_1
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:300.23-300.63"
  attribute \hdlname "wrapper cpu _zz__zz_coreArea_srcPlugin_immsel_sext_1"
  wire width 12 \wrapper.cpu._zz__zz_coreArea_srcPlugin_immsel_sext_1
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:299.23-299.61"
  attribute \hdlname "wrapper cpu _zz__zz_coreArea_srcPlugin_immsel_sext"
  wire width 32 \wrapper.cpu._zz__zz_coreArea_srcPlugin_immsel_sext
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:298.23-298.71"
  attribute \hdlname "wrapper cpu _zz__zz_coreArea_srcPlugin_immsel_imm_u_sext_pub"
  wire width 32 \wrapper.cpu._zz__zz_coreArea_srcPlugin_immsel_imm_u_sext_pub
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:290.23-290.83"
  attribute \hdlname "wrapper cpu _zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_5_96"
  wire width 2 \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_5_96
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:289.23-289.83"
  attribute \single_bit_vector 1
  attribute \hdlname "wrapper cpu _zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_5_95"
  wire \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_5_95
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:288.23-288.83"
  attribute \hdlname "wrapper cpu _zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_5_94"
  wire \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_5_94
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:287.23-287.83"
  attribute \hdlname "wrapper cpu _zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_5_93"
  wire width 32 \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_5_93
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:286.23-286.83"
  attribute \hdlname "wrapper cpu _zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_5_92"
  wire width 32 \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_5_92
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:285.23-285.83"
  attribute \hdlname "wrapper cpu _zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_5_91"
  wire width 5 \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_5_91
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:284.23-284.83"
  attribute \hdlname "wrapper cpu _zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_5_90"
  wire width 32 \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_5_90
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:203.23-203.82"
  attribute \hdlname "wrapper cpu _zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_5_9"
  wire width 32 \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_5_9
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:283.23-283.83"
  attribute \single_bit_vector 1
  attribute \hdlname "wrapper cpu _zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_5_89"
  wire \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_5_89
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:282.23-282.83"
  attribute \hdlname "wrapper cpu _zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_5_88"
  wire \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_5_88
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:281.23-281.83"
  attribute \hdlname "wrapper cpu _zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_5_87"
  wire width 7 \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_5_87
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:280.23-280.83"
  attribute \hdlname "wrapper cpu _zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_5_86"
  wire width 32 \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_5_86
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:279.23-279.83"
  attribute \hdlname "wrapper cpu _zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_5_85"
  wire width 32 \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_5_85
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:278.23-278.83"
  attribute \single_bit_vector 1
  attribute \hdlname "wrapper cpu _zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_5_84"
  wire \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_5_84
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:277.23-277.83"
  attribute \hdlname "wrapper cpu _zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_5_83"
  wire width 32 \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_5_83
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:276.23-276.83"
  attribute \hdlname "wrapper cpu _zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_5_82"
  wire \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_5_82
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:275.23-275.83"
  attribute \hdlname "wrapper cpu _zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_5_81"
  wire width 9 \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_5_81
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:274.23-274.83"
  attribute \hdlname "wrapper cpu _zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_5_80"
  wire width 32 \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_5_80
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:202.23-202.82"
  attribute \hdlname "wrapper cpu _zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_5_8"
  wire \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_5_8
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:273.23-273.83"
  attribute \hdlname "wrapper cpu _zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_5_79"
  wire width 32 \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_5_79
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:272.23-272.83"
  attribute \single_bit_vector 1
  attribute \hdlname "wrapper cpu _zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_5_78"
  wire \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_5_78
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:271.23-271.83"
  attribute \hdlname "wrapper cpu _zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_5_77"
  wire width 32 \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_5_77
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:270.23-270.83"
  attribute \hdlname "wrapper cpu _zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_5_76"
  wire \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_5_76
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:269.23-269.83"
  attribute \hdlname "wrapper cpu _zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_5_75"
  wire width 11 \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_5_75
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:268.23-268.83"
  attribute \single_bit_vector 1
  attribute \hdlname "wrapper cpu _zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_5_74"
  wire \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_5_74
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:267.23-267.83"
  attribute \hdlname "wrapper cpu _zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_5_73"
  wire \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_5_73
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:266.23-266.83"
  attribute \single_bit_vector 1
  attribute \hdlname "wrapper cpu _zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_5_72"
  wire \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_5_72
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:265.23-265.83"
  attribute \single_bit_vector 1
  attribute \hdlname "wrapper cpu _zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_5_71"
  wire \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_5_71
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:264.23-264.83"
  attribute \hdlname "wrapper cpu _zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_5_70"
  wire \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_5_70
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:201.23-201.82"
  attribute \hdlname "wrapper cpu _zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_5_7"
  wire width 32 \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_5_7
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:263.23-263.83"
  attribute \hdlname "wrapper cpu _zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_5_69"
  wire width 32 \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_5_69
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:262.23-262.83"
  attribute \hdlname "wrapper cpu _zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_5_68"
  wire width 32 \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_5_68
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:261.23-261.83"
  attribute \hdlname "wrapper cpu _zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_5_67"
  wire width 4 \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_5_67
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:260.23-260.83"
  attribute \hdlname "wrapper cpu _zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_5_66"
  wire width 32 \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_5_66
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:259.23-259.83"
  attribute \single_bit_vector 1
  attribute \hdlname "wrapper cpu _zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_5_65"
  wire \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_5_65
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:258.23-258.83"
  attribute \hdlname "wrapper cpu _zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_5_64"
  wire \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_5_64
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:257.23-257.83"
  attribute \hdlname "wrapper cpu _zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_5_63"
  wire width 6 \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_5_63
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:256.23-256.83"
  attribute \hdlname "wrapper cpu _zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_5_62"
  wire width 32 \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_5_62
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:255.23-255.83"
  attribute \hdlname "wrapper cpu _zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_5_61"
  wire width 32 \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_5_61
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:254.23-254.83"
  attribute \single_bit_vector 1
  attribute \hdlname "wrapper cpu _zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_5_60"
  wire \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_5_60
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:200.23-200.82"
  attribute \hdlname "wrapper cpu _zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_5_6"
  wire \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_5_6
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:253.23-253.83"
  attribute \hdlname "wrapper cpu _zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_5_59"
  wire width 32 \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_5_59
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:252.23-252.83"
  attribute \hdlname "wrapper cpu _zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_5_58"
  wire \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_5_58
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:251.23-251.83"
  attribute \hdlname "wrapper cpu _zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_5_57"
  wire width 8 \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_5_57
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:250.23-250.83"
  attribute \hdlname "wrapper cpu _zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_5_56"
  wire width 32 \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_5_56
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:249.23-249.83"
  attribute \hdlname "wrapper cpu _zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_5_55"
  wire width 32 \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_5_55
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:248.23-248.83"
  attribute \single_bit_vector 1
  attribute \hdlname "wrapper cpu _zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_5_54"
  wire \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_5_54
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:247.23-247.83"
  attribute \hdlname "wrapper cpu _zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_5_53"
  wire width 10 \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_5_53
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:246.23-246.83"
  attribute \single_bit_vector 1
  attribute \hdlname "wrapper cpu _zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_5_52"
  wire \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_5_52
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:245.23-245.83"
  attribute \hdlname "wrapper cpu _zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_5_51"
  wire \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_5_51
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:244.23-244.83"
  attribute \hdlname "wrapper cpu _zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_5_50"
  wire width 32 \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_5_50
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:199.23-199.82"
  attribute \hdlname "wrapper cpu _zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_5_5"
  wire width 2 \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_5_5
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:243.23-243.83"
  attribute \hdlname "wrapper cpu _zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_5_49"
  wire width 32 \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_5_49
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:242.23-242.83"
  attribute \single_bit_vector 1
  attribute \hdlname "wrapper cpu _zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_5_48"
  wire \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_5_48
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:241.23-241.83"
  attribute \hdlname "wrapper cpu _zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_5_47"
  wire width 32 \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_5_47
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:240.23-240.83"
  attribute \hdlname "wrapper cpu _zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_5_46"
  wire width 32 \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_5_46
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:239.23-239.83"
  attribute \single_bit_vector 1
  attribute \hdlname "wrapper cpu _zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_5_45"
  wire \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_5_45
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:238.23-238.83"
  attribute \hdlname "wrapper cpu _zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_5_44"
  wire width 32 \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_5_44
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:237.23-237.83"
  attribute \hdlname "wrapper cpu _zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_5_43"
  wire \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_5_43
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:236.23-236.83"
  attribute \hdlname "wrapper cpu _zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_5_42"
  wire width 3 \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_5_42
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:235.23-235.83"
  attribute \hdlname "wrapper cpu _zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_5_41"
  wire width 32 \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_5_41
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:234.23-234.83"
  attribute \hdlname "wrapper cpu _zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_5_40"
  wire width 32 \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_5_40
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:198.23-198.82"
  attribute \single_bit_vector 1
  attribute \hdlname "wrapper cpu _zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_5_4"
  wire \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_5_4
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:233.23-233.83"
  attribute \single_bit_vector 1
  attribute \hdlname "wrapper cpu _zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_5_39"
  wire \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_5_39
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:232.23-232.83"
  attribute \hdlname "wrapper cpu _zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_5_38"
  wire width 32 \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_5_38
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:231.23-231.83"
  attribute \hdlname "wrapper cpu _zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_5_37"
  wire \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_5_37
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:230.23-230.83"
  attribute \hdlname "wrapper cpu _zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_5_36"
  wire width 5 \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_5_36
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:229.23-229.83"
  attribute \hdlname "wrapper cpu _zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_5_35"
  wire width 32 \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_5_35
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:228.23-228.83"
  attribute \hdlname "wrapper cpu _zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_5_34"
  wire width 32 \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_5_34
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:227.23-227.83"
  attribute \single_bit_vector 1
  attribute \hdlname "wrapper cpu _zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_5_33"
  wire \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_5_33
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:226.23-226.83"
  attribute \hdlname "wrapper cpu _zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_5_32"
  wire width 32 \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_5_32
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:225.23-225.83"
  attribute \hdlname "wrapper cpu _zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_5_31"
  wire \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_5_31
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:224.23-224.83"
  attribute \hdlname "wrapper cpu _zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_5_30"
  wire width 7 \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_5_30
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:197.23-197.82"
  attribute \hdlname "wrapper cpu _zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_5_3"
  wire width 32 \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_5_3
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:223.23-223.83"
  attribute \hdlname "wrapper cpu _zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_5_29"
  wire width 32 \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_5_29
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:222.23-222.83"
  attribute \hdlname "wrapper cpu _zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_5_28"
  wire \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_5_28
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:221.23-221.83"
  attribute \hdlname "wrapper cpu _zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_5_27"
  wire width 32 \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_5_27
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:220.23-220.83"
  attribute \hdlname "wrapper cpu _zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_5_26"
  wire \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_5_26
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:219.23-219.83"
  attribute \hdlname "wrapper cpu _zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_5_25"
  wire width 2 \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_5_25
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:218.23-218.83"
  attribute \hdlname "wrapper cpu _zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_5_24"
  wire width 32 \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_5_24
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:217.23-217.83"
  attribute \hdlname "wrapper cpu _zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_5_23"
  wire width 32 \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_5_23
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:216.23-216.83"
  attribute \single_bit_vector 1
  attribute \hdlname "wrapper cpu _zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_5_22"
  wire \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_5_22
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:215.23-215.83"
  attribute \hdlname "wrapper cpu _zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_5_21"
  wire width 32 \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_5_21
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:214.23-214.83"
  attribute \hdlname "wrapper cpu _zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_5_20"
  wire \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_5_20
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:196.23-196.82"
  attribute \hdlname "wrapper cpu _zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_5_2"
  wire \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_5_2
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:213.23-213.83"
  attribute \hdlname "wrapper cpu _zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_5_19"
  wire width 4 \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_5_19
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:212.23-212.83"
  attribute \hdlname "wrapper cpu _zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_5_18"
  wire width 32 \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_5_18
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:211.23-211.83"
  attribute \hdlname "wrapper cpu _zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_5_17"
  wire width 32 \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_5_17
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:210.23-210.83"
  attribute \single_bit_vector 1
  attribute \hdlname "wrapper cpu _zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_5_16"
  wire \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_5_16
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:209.23-209.83"
  attribute \hdlname "wrapper cpu _zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_5_15"
  wire width 32 \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_5_15
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:208.23-208.83"
  attribute \hdlname "wrapper cpu _zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_5_14"
  wire \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_5_14
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:207.23-207.83"
  attribute \hdlname "wrapper cpu _zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_5_13"
  wire width 6 \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_5_13
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:206.23-206.83"
  attribute \hdlname "wrapper cpu _zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_5_12"
  wire width 32 \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_5_12
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:205.23-205.83"
  attribute \hdlname "wrapper cpu _zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_5_11"
  wire width 32 \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_5_11
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:204.23-204.83"
  attribute \single_bit_vector 1
  attribute \hdlname "wrapper cpu _zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_5_10"
  wire \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_5_10
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:195.23-195.82"
  attribute \hdlname "wrapper cpu _zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_5_1"
  wire width 32 \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_5_1
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:194.23-194.80"
  attribute \hdlname "wrapper cpu _zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_5"
  wire \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_5
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:313.23-313.68"
  attribute \hdlname "wrapper cpu _zz__zz_coreArea_intalu_aluNodeStage_result_9"
  wire width 64 \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_9
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:312.23-312.68"
  attribute \hdlname "wrapper cpu _zz__zz_coreArea_intalu_aluNodeStage_result_8"
  wire width 64 \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_8
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:311.23-311.68"
  attribute \hdlname "wrapper cpu _zz__zz_coreArea_intalu_aluNodeStage_result_7"
  wire width 64 \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_7
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:310.23-310.68"
  attribute \single_bit_vector 1
  attribute \hdlname "wrapper cpu _zz__zz_coreArea_intalu_aluNodeStage_result_6"
  wire \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_6
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:309.23-309.68"
  attribute \hdlname "wrapper cpu _zz__zz_coreArea_intalu_aluNodeStage_result_5"
  wire width 64 \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_5
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:349.23-349.69"
  attribute \hdlname "wrapper cpu _zz__zz_coreArea_intalu_aluNodeStage_result_45"
  wire width 64 \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_45
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:348.23-348.69"
  attribute \hdlname "wrapper cpu _zz__zz_coreArea_intalu_aluNodeStage_result_44"
  wire width 64 \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_44
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:347.23-347.69"
  attribute \hdlname "wrapper cpu _zz__zz_coreArea_intalu_aluNodeStage_result_43"
  wire width 64 \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_43
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:346.23-346.69"
  attribute \hdlname "wrapper cpu _zz__zz_coreArea_intalu_aluNodeStage_result_42"
  wire width 64 \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_42
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:345.23-345.69"
  attribute \hdlname "wrapper cpu _zz__zz_coreArea_intalu_aluNodeStage_result_41"
  wire width 32 \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_41
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:344.23-344.69"
  attribute \hdlname "wrapper cpu _zz__zz_coreArea_intalu_aluNodeStage_result_40"
  wire width 64 \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_40
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:308.23-308.68"
  attribute \hdlname "wrapper cpu _zz__zz_coreArea_intalu_aluNodeStage_result_4"
  wire width 64 \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_4
  attribute \unused_bits "32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63"
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:343.23-343.69"
  attribute \hdlname "wrapper cpu _zz__zz_coreArea_intalu_aluNodeStage_result_39"
  wire width 64 \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_39
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:342.23-342.69"
  attribute \hdlname "wrapper cpu _zz__zz_coreArea_intalu_aluNodeStage_result_38"
  wire width 32 \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_38
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:341.23-341.69"
  attribute \hdlname "wrapper cpu _zz__zz_coreArea_intalu_aluNodeStage_result_37"
  wire width 64 \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_37
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:340.23-340.69"
  attribute \hdlname "wrapper cpu _zz__zz_coreArea_intalu_aluNodeStage_result_36"
  wire width 64 \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_36
  attribute \unused_bits "32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63"
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:339.23-339.69"
  attribute \hdlname "wrapper cpu _zz__zz_coreArea_intalu_aluNodeStage_result_35"
  wire width 64 \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_35
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:338.23-338.69"
  attribute \hdlname "wrapper cpu _zz__zz_coreArea_intalu_aluNodeStage_result_34"
  wire width 32 \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_34
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:337.23-337.69"
  attribute \hdlname "wrapper cpu _zz__zz_coreArea_intalu_aluNodeStage_result_33"
  wire width 64 \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_33
  attribute \unused_bits "32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63"
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:336.23-336.69"
  attribute \hdlname "wrapper cpu _zz__zz_coreArea_intalu_aluNodeStage_result_32"
  wire width 64 \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_32
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:335.23-335.69"
  attribute \hdlname "wrapper cpu _zz__zz_coreArea_intalu_aluNodeStage_result_31"
  wire width 32 \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_31
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:334.23-334.69"
  attribute \hdlname "wrapper cpu _zz__zz_coreArea_intalu_aluNodeStage_result_30"
  wire width 64 \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_30
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:307.23-307.68"
  attribute \single_bit_vector 1
  attribute \hdlname "wrapper cpu _zz__zz_coreArea_intalu_aluNodeStage_result_3"
  wire \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_3
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:333.23-333.69"
  attribute \hdlname "wrapper cpu _zz__zz_coreArea_intalu_aluNodeStage_result_29"
  wire width 64 \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_29
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:332.23-332.69"
  attribute \hdlname "wrapper cpu _zz__zz_coreArea_intalu_aluNodeStage_result_28"
  wire width 64 \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_28
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:331.23-331.69"
  attribute \hdlname "wrapper cpu _zz__zz_coreArea_intalu_aluNodeStage_result_27"
  wire width 64 \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_27
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:330.23-330.69"
  attribute \hdlname "wrapper cpu _zz__zz_coreArea_intalu_aluNodeStage_result_26"
  wire width 32 \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_26
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:329.23-329.69"
  attribute \hdlname "wrapper cpu _zz__zz_coreArea_intalu_aluNodeStage_result_25"
  wire width 64 \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_25
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:328.23-328.69"
  attribute \single_bit_vector 1
  attribute \hdlname "wrapper cpu _zz__zz_coreArea_intalu_aluNodeStage_result_24"
  wire \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_24
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:327.23-327.69"
  attribute \hdlname "wrapper cpu _zz__zz_coreArea_intalu_aluNodeStage_result_23"
  wire width 64 \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_23
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:326.23-326.69"
  attribute \hdlname "wrapper cpu _zz__zz_coreArea_intalu_aluNodeStage_result_22"
  wire width 64 \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_22
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:325.23-325.69"
  attribute \single_bit_vector 1
  attribute \hdlname "wrapper cpu _zz__zz_coreArea_intalu_aluNodeStage_result_21"
  wire \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_21
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:324.23-324.69"
  attribute \hdlname "wrapper cpu _zz__zz_coreArea_intalu_aluNodeStage_result_20"
  wire width 64 \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_20
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:306.23-306.68"
  attribute \hdlname "wrapper cpu _zz__zz_coreArea_intalu_aluNodeStage_result_2"
  wire width 64 \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_2
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:323.23-323.69"
  attribute \hdlname "wrapper cpu _zz__zz_coreArea_intalu_aluNodeStage_result_19"
  wire width 64 \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_19
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:322.23-322.69"
  attribute \hdlname "wrapper cpu _zz__zz_coreArea_intalu_aluNodeStage_result_18"
  wire width 64 \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_18
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:321.23-321.69"
  attribute \hdlname "wrapper cpu _zz__zz_coreArea_intalu_aluNodeStage_result_17"
  wire width 64 \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_17
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:320.23-320.69"
  attribute \hdlname "wrapper cpu _zz__zz_coreArea_intalu_aluNodeStage_result_16"
  wire width 64 \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_16
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:319.23-319.69"
  attribute \hdlname "wrapper cpu _zz__zz_coreArea_intalu_aluNodeStage_result_15"
  wire width 64 \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_15
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:318.23-318.69"
  attribute \hdlname "wrapper cpu _zz__zz_coreArea_intalu_aluNodeStage_result_14"
  wire width 64 \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_14
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:317.23-317.69"
  attribute \hdlname "wrapper cpu _zz__zz_coreArea_intalu_aluNodeStage_result_13"
  wire width 64 \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_13
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:316.23-316.69"
  attribute \hdlname "wrapper cpu _zz__zz_coreArea_intalu_aluNodeStage_result_12"
  wire width 64 \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_12
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:315.23-315.69"
  attribute \hdlname "wrapper cpu _zz__zz_coreArea_intalu_aluNodeStage_result_11"
  wire width 64 \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_11
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:314.23-314.69"
  attribute \hdlname "wrapper cpu _zz__zz_coreArea_intalu_aluNodeStage_result_10"
  wire width 64 \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_10
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:305.23-305.68"
  attribute \hdlname "wrapper cpu _zz__zz_coreArea_intalu_aluNodeStage_result_1"
  wire width 64 \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_1
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:304.23-304.66"
  attribute \hdlname "wrapper cpu _zz__zz_coreArea_intalu_aluNodeStage_result"
  wire width 64 \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/wrapper.sv:4.11-4.16"
  attribute \hdlname "wrapper clock"
  wire \wrapper.clock
  attribute \src "rvfi_testbench.sv:26.56-26.66"
  attribute \single_bit_vector 1
  attribute \keep 1
  wire \rvfi_valid
  attribute \src "rvfi_testbench.sv:26.250-26.259"
  attribute \single_bit_vector 1
  attribute \keep 1
  wire \rvfi_trap
  attribute \src "rvfi_testbench.sv:26.778-26.792"
  attribute \keep 1
  wire width 64 \rvfi_rs2_rdata
  attribute \src "rvfi_testbench.sv:26.670-26.683"
  attribute \keep 1
  wire width 5 \rvfi_rs2_addr
  attribute \src "rvfi_testbench.sv:26.724-26.738"
  attribute \keep 1
  wire width 64 \rvfi_rs1_rdata
  attribute \src "rvfi_testbench.sv:26.600-26.613"
  attribute \keep 1
  wire width 5 \rvfi_rs1_addr
  attribute \src "rvfi_testbench.sv:26.902-26.915"
  attribute \keep 1
  wire width 64 \rvfi_rd_wdata
  attribute \src "rvfi_testbench.sv:26.848-26.860"
  attribute \keep 1
  wire width 5 \rvfi_rd_addr
  attribute \src "rvfi_testbench.sv:26.1010-26.1023"
  attribute \keep 1
  wire width 64 \rvfi_pc_wdata
  attribute \src "rvfi_testbench.sv:26.956-26.969"
  attribute \keep 1
  wire width 64 \rvfi_pc_rdata
  attribute \src "rvfi_testbench.sv:26.126-26.136"
  attribute \keep 1
  wire width 64 \rvfi_order
  attribute \src "rvfi_testbench.sv:26.460-26.469"
  attribute \keep 1
  wire width 2 \rvfi_mode
  attribute \src "rvfi_testbench.sv:26.1172-26.1186"
  attribute \keep 1
  wire width 8 \rvfi_mem_wmask
  attribute \src "rvfi_testbench.sv:26.1280-26.1294"
  attribute \keep 1
  wire width 64 \rvfi_mem_wdata
  attribute \src "rvfi_testbench.sv:26.1118-26.1132"
  attribute \keep 1
  wire width 8 \rvfi_mem_rmask
  attribute \src "rvfi_testbench.sv:26.1226-26.1240"
  attribute \keep 1
  wire width 64 \rvfi_mem_rdata
  attribute \src "rvfi_testbench.sv:26.1064-26.1077"
  attribute \keep 1
  wire width 64 \rvfi_mem_addr
  attribute \src "rvfi_testbench.sv:26.530-26.538"
  attribute \keep 1
  wire width 2 \rvfi_ixl
  attribute \src "rvfi_testbench.sv:26.390-26.399"
  attribute \single_bit_vector 1
  attribute \keep 1
  wire \rvfi_intr
  attribute \src "rvfi_testbench.sv:26.180-26.189"
  attribute \keep 1
  wire width 32 \rvfi_insn
  attribute \src "rvfi_testbench.sv:26.320-26.329"
  attribute \single_bit_vector 1
  attribute \keep 1
  wire \rvfi_halt
  attribute \src "rvfi_testbench.sv:24.15-24.20"
  wire input 2 \reset
  attribute \src "rvfi_testbench.sv:33.12-33.21"
  attribute \init 8'00000000
  wire width 8 \cycle_reg
  attribute \src "rvfi_testbench.sv:34.13-34.18"
  wire width 8 \cycle
  attribute \src "rvfi_testbench.sv:24.8-24.13"
  wire input 1 \clock
  attribute \src "rvfi_insn_check.sv:25.19-25.24"
  attribute \keep 1
  attribute \hdlname "checker_inst valid"
  wire \checker_inst.valid
  attribute \src "rvfi_insn_check.sv:27.50-27.54"
  attribute \keep 1
  attribute \hdlname "checker_inst trap"
  wire \checker_inst.trap
  attribute \src "rvfi_insn_check.sv:56.50-56.60"
  attribute \keep 1
  attribute \hdlname "checker_inst spec_valid"
  wire \checker_inst.spec_valid
  attribute \src "rvfi_insn_check.sv:57.50-57.59"
  attribute \keep 1
  attribute \hdlname "checker_inst spec_trap"
  wire \checker_inst.spec_trap
  attribute \src "rvfi_insn_check.sv:59.50-59.63"
  attribute \keep 1
  attribute \hdlname "checker_inst spec_rs2_addr"
  wire width 5 \checker_inst.spec_rs2_addr
  attribute \src "rvfi_insn_check.sv:58.50-58.63"
  attribute \keep 1
  attribute \hdlname "checker_inst spec_rs1_addr"
  wire width 5 \checker_inst.spec_rs1_addr
  attribute \src "rvfi_insn_check.sv:61.34-61.47"
  attribute \keep 1
  attribute \hdlname "checker_inst spec_rd_wdata"
  wire width 64 \checker_inst.spec_rd_wdata
  attribute \src "rvfi_insn_check.sv:60.50-60.62"
  attribute \keep 1
  attribute \hdlname "checker_inst spec_rd_addr"
  wire width 5 \checker_inst.spec_rd_addr
  attribute \src "rvfi_insn_check.sv:62.34-62.47"
  attribute \keep 1
  attribute \hdlname "checker_inst spec_pc_wdata"
  wire width 64 \checker_inst.spec_pc_wdata
  attribute \src "rvfi_insn_check.sv:65.34-65.48"
  attribute \keep 1
  attribute \hdlname "checker_inst spec_mem_wmask"
  wire width 8 \checker_inst.spec_mem_wmask
  attribute \src "rvfi_insn_check.sv:66.34-66.48"
  attribute \keep 1
  attribute \hdlname "checker_inst spec_mem_wdata"
  wire width 64 \checker_inst.spec_mem_wdata
  attribute \src "rvfi_insn_check.sv:64.34-64.48"
  attribute \keep 1
  attribute \hdlname "checker_inst spec_mem_rmask"
  wire width 8 \checker_inst.spec_mem_rmask
  attribute \src "rvfi_insn_check.sv:63.34-63.47"
  attribute \keep 1
  attribute \hdlname "checker_inst spec_mem_addr"
  wire width 64 \checker_inst.spec_mem_addr
  attribute \src "rvfi_insn_check.sv:17.46-17.56"
  attribute \single_bit_vector 1
  attribute \hdlname "checker_inst rvfi_valid"
  wire \checker_inst.rvfi_valid
  attribute \src "rvfi_insn_check.sv:17.210-17.219"
  attribute \single_bit_vector 1
  attribute \hdlname "checker_inst rvfi_trap"
  wire \checker_inst.rvfi_trap
  attribute \src "rvfi_insn_check.sv:17.658-17.672"
  attribute \hdlname "checker_inst rvfi_rs2_rdata"
  wire width 64 \checker_inst.rvfi_rs2_rdata
  attribute \src "rvfi_insn_check.sv:17.570-17.583"
  attribute \hdlname "checker_inst rvfi_rs2_addr"
  wire width 5 \checker_inst.rvfi_rs2_addr
  attribute \src "rvfi_insn_check.sv:17.614-17.628"
  attribute \hdlname "checker_inst rvfi_rs1_rdata"
  wire width 64 \checker_inst.rvfi_rs1_rdata
  attribute \src "rvfi_insn_check.sv:17.510-17.523"
  attribute \hdlname "checker_inst rvfi_rs1_addr"
  wire width 5 \checker_inst.rvfi_rs1_addr
  attribute \src "rvfi_insn_check.sv:17.762-17.775"
  attribute \hdlname "checker_inst rvfi_rd_wdata"
  wire width 64 \checker_inst.rvfi_rd_wdata
  attribute \src "rvfi_insn_check.sv:17.718-17.730"
  attribute \hdlname "checker_inst rvfi_rd_addr"
  wire width 5 \checker_inst.rvfi_rd_addr
  attribute \src "rvfi_insn_check.sv:17.850-17.863"
  attribute \hdlname "checker_inst rvfi_pc_wdata"
  wire width 64 \checker_inst.rvfi_pc_wdata
  attribute \src "rvfi_insn_check.sv:17.806-17.819"
  attribute \hdlname "checker_inst rvfi_pc_rdata"
  wire width 64 \checker_inst.rvfi_pc_rdata
  attribute \src "rvfi_insn_check.sv:17.106-17.116"
  attribute \hdlname "checker_inst rvfi_order"
  wire width 64 \checker_inst.rvfi_order
  attribute \src "rvfi_insn_check.sv:17.390-17.399"
  attribute \hdlname "checker_inst rvfi_mode"
  wire width 2 \checker_inst.rvfi_mode
  attribute \src "rvfi_insn_check.sv:17.982-17.996"
  attribute \hdlname "checker_inst rvfi_mem_wmask"
  wire width 8 \checker_inst.rvfi_mem_wmask
  attribute \src "rvfi_insn_check.sv:17.1070-17.1084"
  attribute \hdlname "checker_inst rvfi_mem_wdata"
  wire width 64 \checker_inst.rvfi_mem_wdata
  attribute \src "rvfi_insn_check.sv:17.938-17.952"
  attribute \hdlname "checker_inst rvfi_mem_rmask"
  wire width 8 \checker_inst.rvfi_mem_rmask
  attribute \src "rvfi_insn_check.sv:17.1026-17.1040"
  attribute \hdlname "checker_inst rvfi_mem_rdata"
  wire width 64 \checker_inst.rvfi_mem_rdata
  attribute \src "rvfi_insn_check.sv:17.894-17.907"
  attribute \hdlname "checker_inst rvfi_mem_addr"
  wire width 64 \checker_inst.rvfi_mem_addr
  attribute \src "rvfi_insn_check.sv:17.450-17.458"
  attribute \hdlname "checker_inst rvfi_ixl"
  wire width 2 \checker_inst.rvfi_ixl
  attribute \src "rvfi_insn_check.sv:17.330-17.339"
  attribute \single_bit_vector 1
  attribute \hdlname "checker_inst rvfi_intr"
  wire \checker_inst.rvfi_intr
  attribute \src "rvfi_insn_check.sv:17.150-17.159"
  attribute \hdlname "checker_inst rvfi_insn"
  wire width 32 \checker_inst.rvfi_insn
  attribute \src "rvfi_insn_check.sv:17.270-17.279"
  attribute \single_bit_vector 1
  attribute \hdlname "checker_inst rvfi_halt"
  wire \checker_inst.rvfi_halt
  attribute \unused_bits "6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63"
  attribute \src "rvfi_insn_check.sv:69.34-69.51"
  attribute \keep 1
  attribute \hdlname "checker_inst rs2_rdata_or_zero"
  wire width 64 \checker_inst.rs2_rdata_or_zero
  attribute \src "rvfi_insn_check.sv:33.34-33.43"
  attribute \keep 1
  attribute \hdlname "checker_inst rs2_rdata"
  wire width 64 \checker_inst.rs2_rdata
  attribute \src "rvfi_insn_check.sv:31.50-31.58"
  attribute \keep 1
  attribute \hdlname "checker_inst rs2_addr"
  wire width 5 \checker_inst.rs2_addr
  attribute \src "rvfi_insn_check.sv:68.34-68.51"
  attribute \keep 1
  attribute \hdlname "checker_inst rs1_rdata_or_zero"
  wire width 64 \checker_inst.rs1_rdata_or_zero
  attribute \src "rvfi_insn_check.sv:32.34-32.43"
  attribute \keep 1
  attribute \hdlname "checker_inst rs1_rdata"
  wire width 64 \checker_inst.rs1_rdata
  attribute \src "rvfi_insn_check.sv:30.50-30.58"
  attribute \keep 1
  attribute \hdlname "checker_inst rs1_addr"
  wire width 5 \checker_inst.rs1_addr
  attribute \src "rvfi_insn_check.sv:16.15-16.20"
  attribute \hdlname "checker_inst reset"
  wire \checker_inst.reset
  attribute \src "rvfi_insn_check.sv:35.34-35.42"
  attribute \keep 1
  attribute \hdlname "checker_inst rd_wdata"
  wire width 64 \checker_inst.rd_wdata
  attribute \src "rvfi_insn_check.sv:34.50-34.57"
  attribute \keep 1
  attribute \hdlname "checker_inst rd_addr"
  wire width 5 \checker_inst.rd_addr
  attribute \src "rvfi_insn_check.sv:37.34-37.42"
  attribute \keep 1
  attribute \hdlname "checker_inst pc_wdata"
  wire width 64 \checker_inst.pc_wdata
  attribute \src "rvfi_insn_check.sv:36.34-36.42"
  attribute \keep 1
  attribute \hdlname "checker_inst pc_rdata"
  wire width 64 \checker_inst.pc_rdata
  attribute \src "rvfi_insn_check.sv:41.34-41.43"
  attribute \keep 1
  attribute \hdlname "checker_inst mem_wmask"
  wire width 8 \checker_inst.mem_wmask
  attribute \src "rvfi_insn_check.sv:43.34-43.43"
  attribute \keep 1
  attribute \hdlname "checker_inst mem_wdata"
  wire width 64 \checker_inst.mem_wdata
  attribute \src "rvfi_insn_check.sv:40.34-40.43"
  attribute \keep 1
  attribute \hdlname "checker_inst mem_rmask"
  wire width 8 \checker_inst.mem_rmask
  attribute \src "rvfi_insn_check.sv:42.34-42.43"
  attribute \keep 1
  attribute \hdlname "checker_inst mem_rdata"
  wire width 64 \checker_inst.mem_rdata
  attribute \src "rvfi_insn_check.sv:97.31-97.40"
  attribute \hdlname "checker_inst mem_pma_w"
  wire \checker_inst.mem_pma_w
  attribute \src "rvfi_insn_check.sv:97.20-97.29"
  attribute \hdlname "checker_inst mem_pma_r"
  wire \checker_inst.mem_pma_r
  attribute \src "rvfi_insn_check.sv:99.14-99.25"
  attribute \hdlname "checker_inst mem_log2len"
  wire width 2 \checker_inst.mem_log2len
  attribute \src "rvfi_insn_check.sv:39.34-39.42"
  attribute \keep 1
  attribute \hdlname "checker_inst mem_addr"
  wire width 64 \checker_inst.mem_addr
  attribute \src "rvfi_insn_check.sv:126.8-126.24"
  attribute \hdlname "checker_inst mem_access_fault"
  wire \checker_inst.mem_access_fault
  attribute \src "rvfi_insn_check.sv:29.50-29.54"
  attribute \keep 1
  attribute \hdlname "checker_inst intr"
  wire \checker_inst.intr
  attribute \src "insn_sll.v:15.41-15.51"
  attribute \hdlname "checker_inst insn_spec spec_valid"
  wire \checker_inst.insn_spec.spec_valid
  attribute \src "insn_sll.v:16.41-16.50"
  attribute \hdlname "checker_inst insn_spec spec_trap"
  wire \checker_inst.insn_spec.spec_trap
  attribute \src "insn_sll.v:18.41-18.54"
  attribute \hdlname "checker_inst insn_spec spec_rs2_addr"
  wire width 5 \checker_inst.insn_spec.spec_rs2_addr
  attribute \src "insn_sll.v:17.41-17.54"
  attribute \hdlname "checker_inst insn_spec spec_rs1_addr"
  wire width 5 \checker_inst.insn_spec.spec_rs1_addr
  attribute \src "insn_sll.v:20.25-20.38"
  attribute \hdlname "checker_inst insn_spec spec_rd_wdata"
  wire width 64 \checker_inst.insn_spec.spec_rd_wdata
  attribute \src "insn_sll.v:19.41-19.53"
  attribute \hdlname "checker_inst insn_spec spec_rd_addr"
  wire width 5 \checker_inst.insn_spec.spec_rd_addr
  attribute \src "insn_sll.v:21.25-21.38"
  attribute \hdlname "checker_inst insn_spec spec_pc_wdata"
  wire width 64 \checker_inst.insn_spec.spec_pc_wdata
  attribute \src "insn_sll.v:24.25-24.39"
  attribute \hdlname "checker_inst insn_spec spec_mem_wmask"
  wire width 8 \checker_inst.insn_spec.spec_mem_wmask
  attribute \src "insn_sll.v:25.25-25.39"
  attribute \hdlname "checker_inst insn_spec spec_mem_wdata"
  wire width 64 \checker_inst.insn_spec.spec_mem_wdata
  attribute \src "insn_sll.v:23.25-23.39"
  attribute \hdlname "checker_inst insn_spec spec_mem_rmask"
  wire width 8 \checker_inst.insn_spec.spec_mem_rmask
  attribute \src "insn_sll.v:22.25-22.38"
  attribute \hdlname "checker_inst insn_spec spec_mem_addr"
  wire width 64 \checker_inst.insn_spec.spec_mem_addr
  attribute \src "insn_sll.v:45.14-45.19"
  attribute \hdlname "checker_inst insn_spec shamt"
  wire width 6 \checker_inst.insn_spec.shamt
  attribute \src "insn_sll.v:4.41-4.51"
  attribute \hdlname "checker_inst insn_spec rvfi_valid"
  wire \checker_inst.insn_spec.rvfi_valid
  attribute \unused_bits "6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63"
  attribute \src "insn_sll.v:8.25-8.39"
  attribute \hdlname "checker_inst insn_spec rvfi_rs2_rdata"
  wire width 64 \checker_inst.insn_spec.rvfi_rs2_rdata
  attribute \src "insn_sll.v:7.25-7.39"
  attribute \hdlname "checker_inst insn_spec rvfi_rs1_rdata"
  wire width 64 \checker_inst.insn_spec.rvfi_rs1_rdata
  attribute \src "insn_sll.v:6.25-6.38"
  attribute \hdlname "checker_inst insn_spec rvfi_pc_rdata"
  wire width 64 \checker_inst.insn_spec.rvfi_pc_rdata
  attribute \src "insn_sll.v:9.25-9.39"
  attribute \hdlname "checker_inst insn_spec rvfi_mem_rdata"
  wire width 64 \checker_inst.insn_spec.rvfi_mem_rdata
  attribute \src "insn_sll.v:5.25-5.34"
  attribute \hdlname "checker_inst insn_spec rvfi_insn"
  wire width 32 \checker_inst.insn_spec.rvfi_insn
  attribute \src "insn_sll.v:46.17-46.23"
  attribute \hdlname "checker_inst insn_spec result"
  wire width 64 \checker_inst.insn_spec.result
  attribute \src "insn_sll.v:41.8-41.15"
  attribute \hdlname "checker_inst insn_spec misa_ok"
  wire \checker_inst.insn_spec.misa_ok
  attribute \src "insn_sll.v:31.14-31.22"
  attribute \hdlname "checker_inst insn_spec insn_rs2"
  wire width 5 \checker_inst.insn_spec.insn_rs2
  attribute \src "insn_sll.v:32.14-32.22"
  attribute \hdlname "checker_inst insn_spec insn_rs1"
  wire width 5 \checker_inst.insn_spec.insn_rs1
  attribute \src "insn_sll.v:34.14-34.21"
  attribute \hdlname "checker_inst insn_spec insn_rd"
  wire width 5 \checker_inst.insn_spec.insn_rd
  attribute \src "insn_sll.v:29.17-29.29"
  attribute \hdlname "checker_inst insn_spec insn_padding"
  wire width 32 \checker_inst.insn_spec.insn_padding
  attribute \src "insn_sll.v:35.14-35.25"
  attribute \hdlname "checker_inst insn_spec insn_opcode"
  wire width 7 \checker_inst.insn_spec.insn_opcode
  attribute \src "insn_sll.v:30.14-30.25"
  attribute \hdlname "checker_inst insn_spec insn_funct7"
  wire width 7 \checker_inst.insn_spec.insn_funct7
  attribute \src "insn_sll.v:33.14-33.25"
  attribute \hdlname "checker_inst insn_spec insn_funct3"
  wire width 3 \checker_inst.insn_spec.insn_funct3
  attribute \src "rvfi_insn_check.sv:97.8-97.18"
  attribute \hdlname "checker_inst insn_pma_x"
  wire \checker_inst.insn_pma_x
  attribute \src "rvfi_insn_check.sv:26.34-26.38"
  attribute \keep 1
  attribute \hdlname "checker_inst insn"
  wire width 32 \checker_inst.insn
  attribute \src "rvfi_insn_check.sv:28.50-28.54"
  attribute \keep 1
  attribute \hdlname "checker_inst halt"
  wire \checker_inst.halt
  attribute \src "rvfi_insn_check.sv:16.8-16.13"
  attribute \hdlname "checker_inst clock"
  wire \checker_inst.clock
  attribute \src "rvfi_insn_check.sv:16.22-16.27"
  attribute \hdlname "checker_inst check"
  wire \checker_inst.check
  attribute \src "rvfi_testbench.sv:30.31-30.41"
  wire $initstate$2_wire
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2855.3-2861.6"
  wire width 64 $flatten\wrapper.\cpu.\coreArea_srcPlugin_regfileread_regfile.$0$memwr$\mem$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2858$492_EN[63:0]$498
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2855.3-2861.6"
  wire width 64 $flatten\wrapper.\cpu.\coreArea_srcPlugin_regfileread_regfile.$0$memwr$\mem$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2858$492_DATA[63:0]$497
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2855.3-2861.6"
  wire width 5 $flatten\wrapper.\cpu.\coreArea_srcPlugin_regfileread_regfile.$0$memwr$\mem$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2858$492_ADDR[4:0]$496
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2945.30-2945.64"
  wire width 4 $flatten\wrapper.\cpu.\coreArea_fetch_fifo.$xor$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2945$520_Y
  wire width 4 $flatten\wrapper.\cpu.\coreArea_fetch_fifo.$procmux$1216_Y
  wire width 4 $flatten\wrapper.\cpu.\coreArea_fetch_fifo.$procmux$1207_Y
  wire $flatten\wrapper.\cpu.\coreArea_fetch_fifo.$procmux$1189_Y
  wire width 4 $flatten\wrapper.\cpu.\coreArea_fetch_fifo.$procmux$1180_Y
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2932.35-2932.44"
  wire width 64 $flatten\wrapper.\cpu.\coreArea_fetch_fifo.$memrd$\logic_ram$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2932$517_DATA
  wire $flatten\wrapper.\cpu.\coreArea_fetch_fifo.$auto$rtlil.cc:3135:Not$1943
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3002.29-3002.52"
  wire width 4 $flatten\wrapper.\cpu.\coreArea_fetch_fifo.$add$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3002$535_Y
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2999.30-2999.54"
  wire width 4 $flatten\wrapper.\cpu.\coreArea_fetch_fifo.$add$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2999$534_Y
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2929.3-2935.6"
  wire width 64 $flatten\wrapper.\cpu.\coreArea_fetch_fifo.$0\logic_ram_spinal_port1[63:0]
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2983.3-3022.6"
  wire width 4 $flatten\wrapper.\cpu.\coreArea_fetch_fifo.$0\logic_ptr_push[3:0]
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2983.3-3022.6"
  wire width 4 $flatten\wrapper.\cpu.\coreArea_fetch_fifo.$0\logic_ptr_pop[3:0]
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2983.3-3022.6"
  wire width 4 $flatten\wrapper.\cpu.\coreArea_fetch_fifo.$0\logic_pop_sync_popReg[3:0]
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2983.3-3022.6"
  wire $flatten\wrapper.\cpu.\coreArea_fetch_fifo.$0\logic_pop_addressGen_rValid[0:0]
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2921.3-2927.6"
  wire width 64 $flatten\wrapper.\cpu.\coreArea_fetch_fifo.$0$memwr$\logic_ram$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2924$505_EN[63:0]$509
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2921.3-2927.6"
  wire width 64 $flatten\wrapper.\cpu.\coreArea_fetch_fifo.$0$memwr$\logic_ram$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2924$505_DATA[63:0]$508
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2921.3-2927.6"
  wire width 3 $flatten\wrapper.\cpu.\coreArea_fetch_fifo.$0$memwr$\logic_ram$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2924$505_ADDR[2:0]$507
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2349.52-2349.141"
  wire width 64 $flatten\wrapper.\cpu.$xor$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2349$411_Y
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2322.52-2322.143"
  wire width 64 $flatten\wrapper.\cpu.$xor$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2322$408_Y
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2414.59-2414.158"
  wire width 64 $flatten\wrapper.\cpu.$ternary$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2414$417_Y
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2712.37-2712.96"
  wire width 4 $flatten\wrapper.\cpu.$sub$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2712$470_Y
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2723.11-2723.103"
  wire width 32 $flatten\wrapper.\cpu.$shift$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2723$487_Y
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2723.11-2723.103"
  wire width 32 $flatten\wrapper.\cpu.$shift$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2723$483_Y
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2720.11-2720.95"
  wire width 32 $flatten\wrapper.\cpu.$shift$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2720$474_Y
  wire $flatten\wrapper.\cpu.$procmux$1767_CMP
  wire $flatten\wrapper.\cpu.$procmux$1766_CMP
  wire $flatten\wrapper.\cpu.$procmux$1765_CMP
  wire $flatten\wrapper.\cpu.$procmux$1764_CMP
  wire $flatten\wrapper.\cpu.$procmux$1763_CMP
  wire $flatten\wrapper.\cpu.$procmux$1757_CMP
  wire $flatten\wrapper.\cpu.$procmux$1756_CMP
  wire $flatten\wrapper.\cpu.$procmux$1755_CMP
  wire $flatten\wrapper.\cpu.$procmux$1754_CMP
  wire $flatten\wrapper.\cpu.$procmux$1753_CMP
  wire $flatten\wrapper.\cpu.$procmux$1752_CMP
  wire $flatten\wrapper.\cpu.$procmux$1751_CMP
  wire $flatten\wrapper.\cpu.$procmux$1750_CMP
  wire $flatten\wrapper.\cpu.$procmux$1749_CMP
  wire $flatten\wrapper.\cpu.$procmux$1748_CMP
  wire $flatten\wrapper.\cpu.$procmux$1747_CMP
  wire $flatten\wrapper.\cpu.$procmux$1746_CMP
  wire $flatten\wrapper.\cpu.$procmux$1745_CMP
  wire $flatten\wrapper.\cpu.$procmux$1744_CMP
  wire $flatten\wrapper.\cpu.$procmux$1743_CMP
  wire $flatten\wrapper.\cpu.$procmux$1742_CMP
  wire $flatten\wrapper.\cpu.$procmux$1741_CMP
  wire $flatten\wrapper.\cpu.$procmux$1740_CMP
  wire $flatten\wrapper.\cpu.$procmux$1739_CMP
  wire $flatten\wrapper.\cpu.$procmux$1738_CMP
  wire $flatten\wrapper.\cpu.$procmux$1737_CMP
  wire $flatten\wrapper.\cpu.$procmux$1736_CMP
  wire $flatten\wrapper.\cpu.$procmux$1735_CMP
  wire $flatten\wrapper.\cpu.$procmux$1734_CMP
  wire $flatten\wrapper.\cpu.$procmux$1733_CMP
  wire $flatten\wrapper.\cpu.$procmux$1732_CMP
  wire $flatten\wrapper.\cpu.$procmux$1652_Y
  wire $flatten\wrapper.\cpu.$procmux$1644_Y
  wire $flatten\wrapper.\cpu.$procmux$1636_Y
  wire $flatten\wrapper.\cpu.$procmux$1628_Y
  wire width 64 $flatten\wrapper.\cpu.$procmux$1620_Y
  wire $flatten\wrapper.\cpu.$procmux$1598_Y
  wire $flatten\wrapper.\cpu.$procmux$1596_Y
  wire width 64 $flatten\wrapper.\cpu.$procmux$1582_Y
  wire width 32 $flatten\wrapper.\cpu.$procmux$1538_Y
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2723.11-2723.103"
  wire width 32 $flatten\wrapper.\cpu.$or$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2723$488_Y
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2720.11-2720.95"
  wire width 32 $flatten\wrapper.\cpu.$or$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2720$479_Y
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2352.52-2352.141"
  wire width 64 $flatten\wrapper.\cpu.$or$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2352$412_Y
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2325.52-2325.143"
  wire width 64 $flatten\wrapper.\cpu.$or$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2325$409_Y
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2723.11-2723.103"
  wire width 32 $flatten\wrapper.\cpu.$not$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2723$484_Y
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2720.11-2720.95"
  wire width 32 $flatten\wrapper.\cpu.$not$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2720$475_Y
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2723.11-2723.103"
  wire width 6 signed $flatten\wrapper.\cpu.$neg$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2723$482_Y
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2720.11-2720.95"
  wire width 6 signed $flatten\wrapper.\cpu.$neg$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2720$473_Y
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2218.131-2218.190"
  wire $flatten\wrapper.\cpu.$ne$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2218$373_Y
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2217.74-2217.125"
  wire $flatten\wrapper.\cpu.$ne$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2217$370_Y
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2108.129-2108.190"
  wire $flatten\wrapper.\cpu.$lt$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2108$298_Y
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2221.97-2221.177"
  wire $flatten\wrapper.\cpu.$logic_or$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2221$377_Y
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2111.99-2111.123"
  wire $flatten\wrapper.\cpu.$logic_not$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2111$301_Y
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2108.90-2108.122"
  wire $flatten\wrapper.\cpu.$logic_not$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2108$296_Y
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2421.60-2421.159"
  wire $flatten\wrapper.\cpu.$logic_and$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2421$420_Y
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2218.34-2218.125"
  wire $flatten\wrapper.\cpu.$logic_and$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2218$372_Y
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2108.50-2108.123"
  wire $flatten\wrapper.\cpu.$logic_and$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2108$297_Y
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2421.61-2421.113"
  wire $flatten\wrapper.\cpu.$eq$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2421$419_Y
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2414.60-2414.111"
  wire $flatten\wrapper.\cpu.$eq$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2414$416_Y
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2309.44-2309.104"
  wire $flatten\wrapper.\cpu.$eq$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2309$403_Y
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2308.44-2308.104"
  wire $flatten\wrapper.\cpu.$eq$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2308$401_Y
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2292.48-2292.92"
  wire $flatten\wrapper.\cpu.$eq$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2292$396_Y
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2291.48-2291.92"
  wire $flatten\wrapper.\cpu.$eq$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2291$394_Y
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2115.60-2115.142"
  wire $flatten\wrapper.\cpu.$eq$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2115$310_Y
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2115.146-2115.228"
  wire $flatten\wrapper.\cpu.$eq$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2115$308_Y
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2115.232-2115.349"
  wire $flatten\wrapper.\cpu.$eq$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2115$306_Y
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2115.353-2115.455"
  wire $flatten\wrapper.\cpu.$eq$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2115$304_Y
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2723.11-2723.103"
  wire width 32 $flatten\wrapper.\cpu.$and$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2723$485_Y
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2720.11-2720.95"
  wire width 32 $flatten\wrapper.\cpu.$and$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2720$476_Y
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2355.52-2355.141"
  wire width 64 $flatten\wrapper.\cpu.$and$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2355$413_Y
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2328.52-2328.143"
  wire width 64 $flatten\wrapper.\cpu.$and$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2328$410_Y
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2730.41-2730.89"
  wire width 64 $flatten\wrapper.\cpu.$add$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2730$490_Y
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2699.34-2699.75"
  wire width 64 $flatten\wrapper.\cpu.$add$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2699$469_Y
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2242.49-2242.128"
  wire width 3 $flatten\wrapper.\cpu.$add$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2242$384_Y
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2681.3-2755.6"
  wire width 32 $flatten\wrapper.\cpu.$5$lookahead\coreArea_dispatcher_hcs_regBusy$458[31:0]$489
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2681.3-2755.6"
  wire width 32 $flatten\wrapper.\cpu.$4$lookahead\coreArea_dispatcher_hcs_regBusy$458[31:0]$481
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2681.3-2755.6"
  wire width 32 $flatten\wrapper.\cpu.$3$lookahead\coreArea_dispatcher_hcs_regBusy$458[31:0]$472
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2180.3-2191.6"
  wire $flatten\wrapper.\cpu.$2\coreArea_pipeline_ctrl_4_down_Common_LANE_SEL[0:0]
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2180.3-2191.6"
  wire $flatten\wrapper.\cpu.$1\coreArea_pipeline_ctrl_4_down_Common_LANE_SEL[0:0]
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2681.3-2755.6"
  wire width 64 $flatten\wrapper.\cpu.$0\coreArea_rvfiPlugin_order[63:0]
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2681.3-2755.6"
  wire $flatten\wrapper.\cpu.$0\coreArea_pipeline_ctrl_7_up_valid[0:0]
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2681.3-2755.6"
  wire $flatten\wrapper.\cpu.$0\coreArea_pipeline_ctrl_6_up_valid[0:0]
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2681.3-2755.6"
  wire $flatten\wrapper.\cpu.$0\coreArea_pipeline_ctrl_5_up_valid[0:0]
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2681.3-2755.6"
  wire $flatten\wrapper.\cpu.$0\coreArea_pipeline_ctrl_4_up_valid[0:0]
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2757.3-2829.6"
  wire width 64 $flatten\wrapper.\cpu.$0\coreArea_pipeline_ctrl_4_up_PC_PC[63:0]
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2757.3-2829.6"
  wire $flatten\wrapper.\cpu.$0\coreArea_pipeline_ctrl_4_up_Decoder_VALID[0:0]
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2757.3-2829.6"
  wire width 5 $flatten\wrapper.\cpu.$0\coreArea_pipeline_ctrl_4_up_Decoder_RS2_ADDR[4:0]
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2757.3-2829.6"
  wire width 3 $flatten\wrapper.\cpu.$0\coreArea_pipeline_ctrl_4_up_Decoder_RS2TYPE[2:0]
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2757.3-2829.6"
  wire width 5 $flatten\wrapper.\cpu.$0\coreArea_pipeline_ctrl_4_up_Decoder_RS1_ADDR[4:0]
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2757.3-2829.6"
  wire width 3 $flatten\wrapper.\cpu.$0\coreArea_pipeline_ctrl_4_up_Decoder_RS1TYPE[2:0]
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2757.3-2829.6"
  wire width 5 $flatten\wrapper.\cpu.$0\coreArea_pipeline_ctrl_4_up_Decoder_RD_ADDR[4:0]
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2757.3-2829.6"
  wire width 6 $flatten\wrapper.\cpu.$0\coreArea_pipeline_ctrl_4_up_Decoder_MicroCode[5:0]
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2757.3-2829.6"
  wire $flatten\wrapper.\cpu.$0\coreArea_pipeline_ctrl_4_up_Decoder_LEGAL[0:0]
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2757.3-2829.6"
  wire width 32 $flatten\wrapper.\cpu.$0\coreArea_pipeline_ctrl_4_up_Decoder_INSTRUCTION[31:0]
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2757.3-2829.6"
  wire width 3 $flatten\wrapper.\cpu.$0\coreArea_pipeline_ctrl_4_up_Decoder_IMMSEL[2:0]
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2757.3-2829.6"
  wire width 3 $flatten\wrapper.\cpu.$0\coreArea_pipeline_ctrl_4_up_Decoder_EXECUTION_UNIT[2:0]
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2681.3-2755.6"
  wire $flatten\wrapper.\cpu.$0\coreArea_pipeline_ctrl_3_up_valid[0:0]
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2757.3-2829.6"
  wire width 64 $flatten\wrapper.\cpu.$0\coreArea_pipeline_ctrl_3_up_PC_PC[63:0]
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2757.3-2829.6"
  wire width 32 $flatten\wrapper.\cpu.$0\coreArea_pipeline_ctrl_3_up_Decoder_INSTRUCTION[31:0]
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2681.3-2755.6"
  wire $flatten\wrapper.\cpu.$0\coreArea_pipeline_ctrl_2_up_valid[0:0]
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2757.3-2829.6"
  wire width 64 $flatten\wrapper.\cpu.$0\coreArea_pipeline_ctrl_2_up_PC_PC[63:0]
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2681.3-2755.6"
  wire $flatten\wrapper.\cpu.$0\coreArea_pipeline_ctrl_1_up_valid[0:0]
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2757.3-2829.6"
  wire width 64 $flatten\wrapper.\cpu.$0\coreArea_pipeline_ctrl_1_up_PC_PC[63:0]
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2681.3-2755.6"
  wire width 64 $flatten\wrapper.\cpu.$0\coreArea_pc_PC_cur[63:0]
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2681.3-2755.6"
  wire width 4 $flatten\wrapper.\cpu.$0\coreArea_fetch_inflight[3:0]
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2681.3-2755.6"
  wire $flatten\wrapper.\cpu.$0\coreArea_fetch_cmdArea_reqSent[0:0]
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2681.3-2755.6"
  wire width 3 $flatten\wrapper.\cpu.$0\coreArea_dispatcher_hcs_init_value[2:0]
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2681.3-2755.6"
  wire width 32 $flatten\wrapper.\cpu.$0$lookahead\coreArea_dispatcher_hcs_regBusy$458[31:0]$462
  attribute \src "insn_sll.v:51.26-51.51"
  wire $flatten\checker_inst.\insn_spec.$reduce_bool$insn_sll.v:51$166_Y
  attribute \src "insn_sll.v:47.23-47.106"
  wire $flatten\checker_inst.\insn_spec.$logic_and$insn_sll.v:47$163_Y
  attribute \src "insn_sll.v:47.23-47.80"
  wire $flatten\checker_inst.\insn_spec.$logic_and$insn_sll.v:47$161_Y
  attribute \src "insn_sll.v:47.110-47.136"
  wire $flatten\checker_inst.\insn_spec.$eq$insn_sll.v:47$164_Y
  attribute \src "insn_sll.v:47.84-47.106"
  wire $flatten\checker_inst.\insn_spec.$eq$insn_sll.v:47$162_Y
  attribute \src "insn_sll.v:47.54-47.80"
  wire $flatten\checker_inst.\insn_spec.$eq$insn_sll.v:47$160_Y
  wire $flatten\checker_inst.$procmux$1134_Y
  wire $flatten\checker_inst.$procmux$1126_Y
  wire $flatten\checker_inst.$procmux$1116_Y
  wire $flatten\checker_inst.$procmux$1105_Y
  attribute \src "rvfi_insn_check.sv:173.11-173.29"
  wire $flatten\checker_inst.$ne$rvfi_insn_check.sv:173$81_Y
  attribute \src "rvfi_insn_check.sv:170.11-170.29"
  wire $flatten\checker_inst.$ne$rvfi_insn_check.sv:170$78_Y
  attribute \src "rvfi_insn_check.sv:140.8-140.14"
  wire $flatten\checker_inst.$logic_not$rvfi_insn_check.sv:140$58_Y
  attribute \src "rvfi_insn_check.sv:137.11-137.30"
  wire $flatten\checker_inst.$logic_and$rvfi_insn_check.sv:137$53_Y
  attribute \src "rvfi_insn_check.sv:178.47-178.72"
  wire $flatten\checker_inst.$eq$rvfi_insn_check.sv:178$89_Y
  attribute \src "rvfi_insn_check.sv:177.14-177.39"
  wire $flatten\checker_inst.$eq$rvfi_insn_check.sv:177$87_Y
  attribute \src "rvfi_insn_check.sv:176.14-176.37"
  wire $flatten\checker_inst.$eq$rvfi_insn_check.sv:176$85_Y
  attribute \src "rvfi_insn_check.sv:174.15-174.40"
  wire $flatten\checker_inst.$eq$rvfi_insn_check.sv:174$83_Y
  attribute \src "rvfi_insn_check.sv:171.15-171.40"
  wire $flatten\checker_inst.$eq$rvfi_insn_check.sv:171$80_Y
  attribute \src "rvfi_insn_check.sv:167.14-167.28"
  wire $flatten\checker_inst.$eq$rvfi_insn_check.sv:167$76_Y
  attribute \src "rvfi_insn_check.sv:166.10-166.23"
  wire $flatten\checker_inst.$eq$rvfi_insn_check.sv:166$74_Y
  attribute \src "rvfi_insn_check.sv:164.14-164.28"
  wire $flatten\checker_inst.$eq$rvfi_insn_check.sv:164$73_Y
  attribute \src "rvfi_insn_check.sv:163.10-163.23"
  wire $flatten\checker_inst.$eq$rvfi_insn_check.sv:163$71_Y
  attribute \src "rvfi_insn_check.sv:146.13-146.26"
  wire $flatten\checker_inst.$eq$rvfi_insn_check.sv:146$68_Y
  attribute \src "rvfi_insn_check.sv:145.13-145.25"
  wire $flatten\checker_inst.$eq$rvfi_insn_check.sv:145$66_Y
  attribute \src "rvfi_insn_check.sv:135.5-135.22"
  wire $flatten\checker_inst.$cover$rvfi_insn_check.sv:135$48_EN
  wire $flatten\checker_inst.$auto$rtlil.cc:3135:Not$1854
  attribute \src "rvfi_insn_check.sv:176.7-176.38"
  wire $flatten\checker_inst.$assert$rvfi_insn_check.sv:176$84_EN
  attribute \src "rvfi_insn_check.sv:174.8-174.41"
  wire $flatten\checker_inst.$assert$rvfi_insn_check.sv:174$82_EN
  attribute \src "rvfi_insn_check.sv:171.8-171.41"
  wire $flatten\checker_inst.$assert$rvfi_insn_check.sv:171$79_EN
  attribute \src "rvfi_insn_check.sv:167.7-167.29"
  wire $flatten\checker_inst.$assert$rvfi_insn_check.sv:167$75_EN
  attribute \src "rvfi_insn_check.sv:164.7-164.29"
  wire $flatten\checker_inst.$assert$rvfi_insn_check.sv:164$72_EN
  attribute \src "rvfi_testbench.sv:30.22-30.41"
  wire $eq$rvfi_testbench.sv:30$5_Y
  attribute \src "rvfi_testbench.sv:37.45-37.64"
  wire width 8 $auto$wreduce.cc:514:run$1950
  attribute \src "rvfi_testbench.sv:37.32-37.65"
  wire width 8 $add$rvfi_testbench.sv:37$9_Y
  attribute \src "rvfi_testbench.sv:36.2-38.5"
  wire width 8 $0\cycle_reg[7:0]
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2851.46-2851.49"
  attribute \ram_style "distributed"
  attribute \hdlname "wrapper cpu coreArea_srcPlugin_regfileread_regfile mem"
  cell $mem_v2 \wrapper.cpu.coreArea_srcPlugin_regfileread_regfile.mem
    parameter \WR_WIDE_CONTINUATION 1'0
    parameter \WR_PRIORITY_MASK 1'0
    parameter \WR_PORTS 1
    parameter \WR_CLK_POLARITY 1'1
    parameter \WR_CLK_ENABLE 1'1
    parameter \WIDTH 64
    parameter \SIZE 32
    parameter \RD_WIDE_CONTINUATION 2'00
    parameter \RD_TRANSPARENCY_MASK 2'00
    parameter \RD_SRST_VALUE 128'x
    parameter \RD_PORTS 2
    parameter \RD_INIT_VALUE 128'x
    parameter \RD_COLLISION_X_MASK 2'00
    parameter \RD_CLK_POLARITY 2'00
    parameter \RD_CLK_ENABLE 2'00
    parameter \RD_CE_OVER_SRST 2'00
    parameter \RD_ARST_VALUE 128'x
    parameter \OFFSET 0
    parameter \MEMID "\\wrapper.cpu.coreArea_srcPlugin_regfileread_regfile.mem"
    parameter \INIT 2048'x
    parameter \ABITS 5
    connect \WR_EN { $flatten\wrapper.\cpu.\coreArea_srcPlugin_regfileread_regfile.$0$memwr$\mem$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2858$492_EN[63:0]$498 [63] $flatten\wrapper.\cpu.\coreArea_srcPlugin_regfileread_regfile.$0$memwr$\mem$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2858$492_EN[63:0]$498 [63] $flatten\wrapper.\cpu.\coreArea_srcPlugin_regfileread_regfile.$0$memwr$\mem$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2858$492_EN[63:0]$498 [63] $flatten\wrapper.\cpu.\coreArea_srcPlugin_regfileread_regfile.$0$memwr$\mem$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2858$492_EN[63:0]$498 [63] $flatten\wrapper.\cpu.\coreArea_srcPlugin_regfileread_regfile.$0$memwr$\mem$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2858$492_EN[63:0]$498 [63] $flatten\wrapper.\cpu.\coreArea_srcPlugin_regfileread_regfile.$0$memwr$\mem$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2858$492_EN[63:0]$498 [63] $flatten\wrapper.\cpu.\coreArea_srcPlugin_regfileread_regfile.$0$memwr$\mem$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2858$492_EN[63:0]$498 [63] $flatten\wrapper.\cpu.\coreArea_srcPlugin_regfileread_regfile.$0$memwr$\mem$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2858$492_EN[63:0]$498 [63] $flatten\wrapper.\cpu.\coreArea_srcPlugin_regfileread_regfile.$0$memwr$\mem$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2858$492_EN[63:0]$498 [63] $flatten\wrapper.\cpu.\coreArea_srcPlugin_regfileread_regfile.$0$memwr$\mem$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2858$492_EN[63:0]$498 [63] $flatten\wrapper.\cpu.\coreArea_srcPlugin_regfileread_regfile.$0$memwr$\mem$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2858$492_EN[63:0]$498 [63] $flatten\wrapper.\cpu.\coreArea_srcPlugin_regfileread_regfile.$0$memwr$\mem$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2858$492_EN[63:0]$498 [63] $flatten\wrapper.\cpu.\coreArea_srcPlugin_regfileread_regfile.$0$memwr$\mem$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2858$492_EN[63:0]$498 [63] $flatten\wrapper.\cpu.\coreArea_srcPlugin_regfileread_regfile.$0$memwr$\mem$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2858$492_EN[63:0]$498 [63] $flatten\wrapper.\cpu.\coreArea_srcPlugin_regfileread_regfile.$0$memwr$\mem$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2858$492_EN[63:0]$498 [63] $flatten\wrapper.\cpu.\coreArea_srcPlugin_regfileread_regfile.$0$memwr$\mem$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2858$492_EN[63:0]$498 [63] $flatten\wrapper.\cpu.\coreArea_srcPlugin_regfileread_regfile.$0$memwr$\mem$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2858$492_EN[63:0]$498 [63] $flatten\wrapper.\cpu.\coreArea_srcPlugin_regfileread_regfile.$0$memwr$\mem$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2858$492_EN[63:0]$498 [63] $flatten\wrapper.\cpu.\coreArea_srcPlugin_regfileread_regfile.$0$memwr$\mem$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2858$492_EN[63:0]$498 [63] $flatten\wrapper.\cpu.\coreArea_srcPlugin_regfileread_regfile.$0$memwr$\mem$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2858$492_EN[63:0]$498 [63] $flatten\wrapper.\cpu.\coreArea_srcPlugin_regfileread_regfile.$0$memwr$\mem$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2858$492_EN[63:0]$498 [63] $flatten\wrapper.\cpu.\coreArea_srcPlugin_regfileread_regfile.$0$memwr$\mem$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2858$492_EN[63:0]$498 [63] $flatten\wrapper.\cpu.\coreArea_srcPlugin_regfileread_regfile.$0$memwr$\mem$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2858$492_EN[63:0]$498 [63] $flatten\wrapper.\cpu.\coreArea_srcPlugin_regfileread_regfile.$0$memwr$\mem$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2858$492_EN[63:0]$498 [63] $flatten\wrapper.\cpu.\coreArea_srcPlugin_regfileread_regfile.$0$memwr$\mem$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2858$492_EN[63:0]$498 [63] $flatten\wrapper.\cpu.\coreArea_srcPlugin_regfileread_regfile.$0$memwr$\mem$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2858$492_EN[63:0]$498 [63] $flatten\wrapper.\cpu.\coreArea_srcPlugin_regfileread_regfile.$0$memwr$\mem$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2858$492_EN[63:0]$498 [63] $flatten\wrapper.\cpu.\coreArea_srcPlugin_regfileread_regfile.$0$memwr$\mem$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2858$492_EN[63:0]$498 [63] $flatten\wrapper.\cpu.\coreArea_srcPlugin_regfileread_regfile.$0$memwr$\mem$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2858$492_EN[63:0]$498 [63] $flatten\wrapper.\cpu.\coreArea_srcPlugin_regfileread_regfile.$0$memwr$\mem$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2858$492_EN[63:0]$498 [63] $flatten\wrapper.\cpu.\coreArea_srcPlugin_regfileread_regfile.$0$memwr$\mem$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2858$492_EN[63:0]$498 [63] $flatten\wrapper.\cpu.\coreArea_srcPlugin_regfileread_regfile.$0$memwr$\mem$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2858$492_EN[63:0]$498 [63] $flatten\wrapper.\cpu.\coreArea_srcPlugin_regfileread_regfile.$0$memwr$\mem$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2858$492_EN[63:0]$498 [63] $flatten\wrapper.\cpu.\coreArea_srcPlugin_regfileread_regfile.$0$memwr$\mem$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2858$492_EN[63:0]$498 [63] $flatten\wrapper.\cpu.\coreArea_srcPlugin_regfileread_regfile.$0$memwr$\mem$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2858$492_EN[63:0]$498 [63] $flatten\wrapper.\cpu.\coreArea_srcPlugin_regfileread_regfile.$0$memwr$\mem$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2858$492_EN[63:0]$498 [63] $flatten\wrapper.\cpu.\coreArea_srcPlugin_regfileread_regfile.$0$memwr$\mem$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2858$492_EN[63:0]$498 [63] $flatten\wrapper.\cpu.\coreArea_srcPlugin_regfileread_regfile.$0$memwr$\mem$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2858$492_EN[63:0]$498 [63] $flatten\wrapper.\cpu.\coreArea_srcPlugin_regfileread_regfile.$0$memwr$\mem$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2858$492_EN[63:0]$498 [63] $flatten\wrapper.\cpu.\coreArea_srcPlugin_regfileread_regfile.$0$memwr$\mem$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2858$492_EN[63:0]$498 [63] $flatten\wrapper.\cpu.\coreArea_srcPlugin_regfileread_regfile.$0$memwr$\mem$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2858$492_EN[63:0]$498 [63] $flatten\wrapper.\cpu.\coreArea_srcPlugin_regfileread_regfile.$0$memwr$\mem$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2858$492_EN[63:0]$498 [63] $flatten\wrapper.\cpu.\coreArea_srcPlugin_regfileread_regfile.$0$memwr$\mem$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2858$492_EN[63:0]$498 [63] $flatten\wrapper.\cpu.\coreArea_srcPlugin_regfileread_regfile.$0$memwr$\mem$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2858$492_EN[63:0]$498 [63] $flatten\wrapper.\cpu.\coreArea_srcPlugin_regfileread_regfile.$0$memwr$\mem$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2858$492_EN[63:0]$498 [63] $flatten\wrapper.\cpu.\coreArea_srcPlugin_regfileread_regfile.$0$memwr$\mem$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2858$492_EN[63:0]$498 [63] $flatten\wrapper.\cpu.\coreArea_srcPlugin_regfileread_regfile.$0$memwr$\mem$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2858$492_EN[63:0]$498 [63] $flatten\wrapper.\cpu.\coreArea_srcPlugin_regfileread_regfile.$0$memwr$\mem$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2858$492_EN[63:0]$498 [63] $flatten\wrapper.\cpu.\coreArea_srcPlugin_regfileread_regfile.$0$memwr$\mem$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2858$492_EN[63:0]$498 [63] $flatten\wrapper.\cpu.\coreArea_srcPlugin_regfileread_regfile.$0$memwr$\mem$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2858$492_EN[63:0]$498 [63] $flatten\wrapper.\cpu.\coreArea_srcPlugin_regfileread_regfile.$0$memwr$\mem$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2858$492_EN[63:0]$498 [63] $flatten\wrapper.\cpu.\coreArea_srcPlugin_regfileread_regfile.$0$memwr$\mem$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2858$492_EN[63:0]$498 [63] $flatten\wrapper.\cpu.\coreArea_srcPlugin_regfileread_regfile.$0$memwr$\mem$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2858$492_EN[63:0]$498 [63] $flatten\wrapper.\cpu.\coreArea_srcPlugin_regfileread_regfile.$0$memwr$\mem$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2858$492_EN[63:0]$498 [63] $flatten\wrapper.\cpu.\coreArea_srcPlugin_regfileread_regfile.$0$memwr$\mem$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2858$492_EN[63:0]$498 [63] $flatten\wrapper.\cpu.\coreArea_srcPlugin_regfileread_regfile.$0$memwr$\mem$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2858$492_EN[63:0]$498 [63] $flatten\wrapper.\cpu.\coreArea_srcPlugin_regfileread_regfile.$0$memwr$\mem$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2858$492_EN[63:0]$498 [63] $flatten\wrapper.\cpu.\coreArea_srcPlugin_regfileread_regfile.$0$memwr$\mem$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2858$492_EN[63:0]$498 [63] $flatten\wrapper.\cpu.\coreArea_srcPlugin_regfileread_regfile.$0$memwr$\mem$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2858$492_EN[63:0]$498 [63] $flatten\wrapper.\cpu.\coreArea_srcPlugin_regfileread_regfile.$0$memwr$\mem$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2858$492_EN[63:0]$498 [63] $flatten\wrapper.\cpu.\coreArea_srcPlugin_regfileread_regfile.$0$memwr$\mem$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2858$492_EN[63:0]$498 [63] $flatten\wrapper.\cpu.\coreArea_srcPlugin_regfileread_regfile.$0$memwr$\mem$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2858$492_EN[63:0]$498 [63] $flatten\wrapper.\cpu.\coreArea_srcPlugin_regfileread_regfile.$0$memwr$\mem$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2858$492_EN[63:0]$498 [63] $flatten\wrapper.\cpu.\coreArea_srcPlugin_regfileread_regfile.$0$memwr$\mem$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2858$492_EN[63:0]$498 [63] }
    connect \WR_DATA $flatten\wrapper.\cpu.\coreArea_srcPlugin_regfileread_regfile.$0$memwr$\mem$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2858$492_DATA[63:0]$497
    connect \WR_CLK \clock
    connect \WR_ADDR $flatten\wrapper.\cpu.\coreArea_srcPlugin_regfileread_regfile.$0$memwr$\mem$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2858$492_ADDR[4:0]$496
    connect \RD_SRST 2'00
    connect \RD_EN 2'11
    connect \RD_DATA { \wrapper.cpu.coreArea_srcPlugin_regfileread_regfile_io_readerRS1_data \wrapper.cpu.coreArea_srcPlugin_regfileread_regfile_io_readerRS2_data }
    connect \RD_CLK 2'x
    connect \RD_ARST 2'00
    connect \RD_ADDR { \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_RS1_ADDR \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_RS2_ADDR }
  end
  attribute \module_src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2834.1-2866.10"
  attribute \module_hdlname "IntRegFile"
  attribute \module "IntRegFile"
  attribute \hdlname "wrapper cpu coreArea_srcPlugin_regfileread_regfile"
  attribute \cell_src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:928.14-941.4"
  attribute \cell_module_not_derived 1
  cell $scopeinfo \wrapper.cpu.coreArea_srcPlugin_regfileread_regfile
    parameter \TYPE "module"
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2919.14-2919.23"
  attribute \hdlname "wrapper cpu coreArea_fetch_fifo logic_ram"
  cell $mem_v2 \wrapper.cpu.coreArea_fetch_fifo.logic_ram
    parameter \WR_WIDE_CONTINUATION 1'0
    parameter \WR_PRIORITY_MASK 1'0
    parameter \WR_PORTS 1
    parameter \WR_CLK_POLARITY 1'1
    parameter \WR_CLK_ENABLE 1'1
    parameter \WIDTH 64
    parameter \SIZE 8
    parameter \RD_WIDE_CONTINUATION 1'0
    parameter \RD_TRANSPARENCY_MASK 1'0
    parameter \RD_SRST_VALUE 64'x
    parameter \RD_PORTS 1
    parameter \RD_INIT_VALUE 64'x
    parameter \RD_COLLISION_X_MASK 1'0
    parameter \RD_CLK_POLARITY 1'0
    parameter \RD_CLK_ENABLE 1'0
    parameter \RD_CE_OVER_SRST 1'0
    parameter \RD_ARST_VALUE 64'x
    parameter \OFFSET 0
    parameter \MEMID "\\wrapper.cpu.coreArea_fetch_fifo.logic_ram"
    parameter \INIT 512'x
    parameter \ABITS 3
    connect \WR_EN { $flatten\wrapper.\cpu.\coreArea_fetch_fifo.$0$memwr$\logic_ram$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2924$505_EN[63:0]$509 [63] $flatten\wrapper.\cpu.\coreArea_fetch_fifo.$0$memwr$\logic_ram$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2924$505_EN[63:0]$509 [63] $flatten\wrapper.\cpu.\coreArea_fetch_fifo.$0$memwr$\logic_ram$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2924$505_EN[63:0]$509 [63] $flatten\wrapper.\cpu.\coreArea_fetch_fifo.$0$memwr$\logic_ram$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2924$505_EN[63:0]$509 [63] $flatten\wrapper.\cpu.\coreArea_fetch_fifo.$0$memwr$\logic_ram$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2924$505_EN[63:0]$509 [63] $flatten\wrapper.\cpu.\coreArea_fetch_fifo.$0$memwr$\logic_ram$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2924$505_EN[63:0]$509 [63] $flatten\wrapper.\cpu.\coreArea_fetch_fifo.$0$memwr$\logic_ram$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2924$505_EN[63:0]$509 [63] $flatten\wrapper.\cpu.\coreArea_fetch_fifo.$0$memwr$\logic_ram$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2924$505_EN[63:0]$509 [63] $flatten\wrapper.\cpu.\coreArea_fetch_fifo.$0$memwr$\logic_ram$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2924$505_EN[63:0]$509 [63] $flatten\wrapper.\cpu.\coreArea_fetch_fifo.$0$memwr$\logic_ram$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2924$505_EN[63:0]$509 [63] $flatten\wrapper.\cpu.\coreArea_fetch_fifo.$0$memwr$\logic_ram$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2924$505_EN[63:0]$509 [63] $flatten\wrapper.\cpu.\coreArea_fetch_fifo.$0$memwr$\logic_ram$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2924$505_EN[63:0]$509 [63] $flatten\wrapper.\cpu.\coreArea_fetch_fifo.$0$memwr$\logic_ram$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2924$505_EN[63:0]$509 [63] $flatten\wrapper.\cpu.\coreArea_fetch_fifo.$0$memwr$\logic_ram$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2924$505_EN[63:0]$509 [63] $flatten\wrapper.\cpu.\coreArea_fetch_fifo.$0$memwr$\logic_ram$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2924$505_EN[63:0]$509 [63] $flatten\wrapper.\cpu.\coreArea_fetch_fifo.$0$memwr$\logic_ram$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2924$505_EN[63:0]$509 [63] $flatten\wrapper.\cpu.\coreArea_fetch_fifo.$0$memwr$\logic_ram$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2924$505_EN[63:0]$509 [63] $flatten\wrapper.\cpu.\coreArea_fetch_fifo.$0$memwr$\logic_ram$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2924$505_EN[63:0]$509 [63] $flatten\wrapper.\cpu.\coreArea_fetch_fifo.$0$memwr$\logic_ram$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2924$505_EN[63:0]$509 [63] $flatten\wrapper.\cpu.\coreArea_fetch_fifo.$0$memwr$\logic_ram$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2924$505_EN[63:0]$509 [63] $flatten\wrapper.\cpu.\coreArea_fetch_fifo.$0$memwr$\logic_ram$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2924$505_EN[63:0]$509 [63] $flatten\wrapper.\cpu.\coreArea_fetch_fifo.$0$memwr$\logic_ram$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2924$505_EN[63:0]$509 [63] $flatten\wrapper.\cpu.\coreArea_fetch_fifo.$0$memwr$\logic_ram$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2924$505_EN[63:0]$509 [63] $flatten\wrapper.\cpu.\coreArea_fetch_fifo.$0$memwr$\logic_ram$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2924$505_EN[63:0]$509 [63] $flatten\wrapper.\cpu.\coreArea_fetch_fifo.$0$memwr$\logic_ram$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2924$505_EN[63:0]$509 [63] $flatten\wrapper.\cpu.\coreArea_fetch_fifo.$0$memwr$\logic_ram$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2924$505_EN[63:0]$509 [63] $flatten\wrapper.\cpu.\coreArea_fetch_fifo.$0$memwr$\logic_ram$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2924$505_EN[63:0]$509 [63] $flatten\wrapper.\cpu.\coreArea_fetch_fifo.$0$memwr$\logic_ram$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2924$505_EN[63:0]$509 [63] $flatten\wrapper.\cpu.\coreArea_fetch_fifo.$0$memwr$\logic_ram$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2924$505_EN[63:0]$509 [63] $flatten\wrapper.\cpu.\coreArea_fetch_fifo.$0$memwr$\logic_ram$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2924$505_EN[63:0]$509 [63] $flatten\wrapper.\cpu.\coreArea_fetch_fifo.$0$memwr$\logic_ram$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2924$505_EN[63:0]$509 [63] $flatten\wrapper.\cpu.\coreArea_fetch_fifo.$0$memwr$\logic_ram$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2924$505_EN[63:0]$509 [63] $flatten\wrapper.\cpu.\coreArea_fetch_fifo.$0$memwr$\logic_ram$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2924$505_EN[63:0]$509 [63] $flatten\wrapper.\cpu.\coreArea_fetch_fifo.$0$memwr$\logic_ram$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2924$505_EN[63:0]$509 [63] $flatten\wrapper.\cpu.\coreArea_fetch_fifo.$0$memwr$\logic_ram$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2924$505_EN[63:0]$509 [63] $flatten\wrapper.\cpu.\coreArea_fetch_fifo.$0$memwr$\logic_ram$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2924$505_EN[63:0]$509 [63] $flatten\wrapper.\cpu.\coreArea_fetch_fifo.$0$memwr$\logic_ram$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2924$505_EN[63:0]$509 [63] $flatten\wrapper.\cpu.\coreArea_fetch_fifo.$0$memwr$\logic_ram$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2924$505_EN[63:0]$509 [63] $flatten\wrapper.\cpu.\coreArea_fetch_fifo.$0$memwr$\logic_ram$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2924$505_EN[63:0]$509 [63] $flatten\wrapper.\cpu.\coreArea_fetch_fifo.$0$memwr$\logic_ram$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2924$505_EN[63:0]$509 [63] $flatten\wrapper.\cpu.\coreArea_fetch_fifo.$0$memwr$\logic_ram$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2924$505_EN[63:0]$509 [63] $flatten\wrapper.\cpu.\coreArea_fetch_fifo.$0$memwr$\logic_ram$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2924$505_EN[63:0]$509 [63] $flatten\wrapper.\cpu.\coreArea_fetch_fifo.$0$memwr$\logic_ram$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2924$505_EN[63:0]$509 [63] $flatten\wrapper.\cpu.\coreArea_fetch_fifo.$0$memwr$\logic_ram$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2924$505_EN[63:0]$509 [63] $flatten\wrapper.\cpu.\coreArea_fetch_fifo.$0$memwr$\logic_ram$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2924$505_EN[63:0]$509 [63] $flatten\wrapper.\cpu.\coreArea_fetch_fifo.$0$memwr$\logic_ram$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2924$505_EN[63:0]$509 [63] $flatten\wrapper.\cpu.\coreArea_fetch_fifo.$0$memwr$\logic_ram$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2924$505_EN[63:0]$509 [63] $flatten\wrapper.\cpu.\coreArea_fetch_fifo.$0$memwr$\logic_ram$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2924$505_EN[63:0]$509 [63] $flatten\wrapper.\cpu.\coreArea_fetch_fifo.$0$memwr$\logic_ram$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2924$505_EN[63:0]$509 [63] $flatten\wrapper.\cpu.\coreArea_fetch_fifo.$0$memwr$\logic_ram$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2924$505_EN[63:0]$509 [63] $flatten\wrapper.\cpu.\coreArea_fetch_fifo.$0$memwr$\logic_ram$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2924$505_EN[63:0]$509 [63] $flatten\wrapper.\cpu.\coreArea_fetch_fifo.$0$memwr$\logic_ram$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2924$505_EN[63:0]$509 [63] $flatten\wrapper.\cpu.\coreArea_fetch_fifo.$0$memwr$\logic_ram$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2924$505_EN[63:0]$509 [63] $flatten\wrapper.\cpu.\coreArea_fetch_fifo.$0$memwr$\logic_ram$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2924$505_EN[63:0]$509 [63] $flatten\wrapper.\cpu.\coreArea_fetch_fifo.$0$memwr$\logic_ram$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2924$505_EN[63:0]$509 [63] $flatten\wrapper.\cpu.\coreArea_fetch_fifo.$0$memwr$\logic_ram$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2924$505_EN[63:0]$509 [63] $flatten\wrapper.\cpu.\coreArea_fetch_fifo.$0$memwr$\logic_ram$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2924$505_EN[63:0]$509 [63] $flatten\wrapper.\cpu.\coreArea_fetch_fifo.$0$memwr$\logic_ram$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2924$505_EN[63:0]$509 [63] $flatten\wrapper.\cpu.\coreArea_fetch_fifo.$0$memwr$\logic_ram$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2924$505_EN[63:0]$509 [63] $flatten\wrapper.\cpu.\coreArea_fetch_fifo.$0$memwr$\logic_ram$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2924$505_EN[63:0]$509 [63] $flatten\wrapper.\cpu.\coreArea_fetch_fifo.$0$memwr$\logic_ram$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2924$505_EN[63:0]$509 [63] $flatten\wrapper.\cpu.\coreArea_fetch_fifo.$0$memwr$\logic_ram$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2924$505_EN[63:0]$509 [63] $flatten\wrapper.\cpu.\coreArea_fetch_fifo.$0$memwr$\logic_ram$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2924$505_EN[63:0]$509 [63] $flatten\wrapper.\cpu.\coreArea_fetch_fifo.$0$memwr$\logic_ram$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2924$505_EN[63:0]$509 [63] }
    connect \WR_DATA $flatten\wrapper.\cpu.\coreArea_fetch_fifo.$0$memwr$\logic_ram$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2924$505_DATA[63:0]$508
    connect \WR_CLK \clock
    connect \WR_ADDR $flatten\wrapper.\cpu.\coreArea_fetch_fifo.$0$memwr$\logic_ram$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2924$505_ADDR[2:0]$507
    connect \RD_SRST 1'0
    connect \RD_EN 1'1
    connect \RD_DATA $flatten\wrapper.\cpu.\coreArea_fetch_fifo.$memrd$\logic_ram$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2932$517_DATA
    connect \RD_CLK 1'x
    connect \RD_ARST 1'0
    connect \RD_ADDR \wrapper.cpu.coreArea_fetch_fifo.logic_ptr_pop [2:0]
  end
  attribute \module_src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2868.1-3033.10"
  attribute \module_hdlname "StreamFifo"
  attribute \module "StreamFifo"
  attribute \hdlname "wrapper cpu coreArea_fetch_fifo"
  attribute \cell_src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:914.14-927.4"
  attribute \cell_module_not_derived 1
  cell $scopeinfo \wrapper.cpu.coreArea_fetch_fifo
    parameter \TYPE "module"
  end
  attribute \module_src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:7.1-2832.10"
  attribute \module_hdlname "CPU"
  attribute \module "CPU"
  attribute \hdlname "wrapper cpu"
  attribute \cell_src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/wrapper.sv:23.9-75.6"
  attribute \cell_module_not_derived 1
  cell $scopeinfo \wrapper.cpu
    parameter \TYPE "module"
  end
  attribute \module_src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/wrapper.sv:3.1-77.10"
  attribute \module_hdlname "rvfi_wrapper"
  attribute \module "rvfi_wrapper"
  attribute \cell_src "rvfi_testbench.sv:61.15-66.3"
  attribute \cell_module_not_derived 1
  cell $scopeinfo \wrapper
    parameter \TYPE "module"
  end
  attribute \module_src "insn_sll.v:3.1-60.10"
  attribute \module_hdlname "rvfi_insn_sll"
  attribute \module "rvfi_insn_sll"
  attribute \hdlname "checker_inst insn_spec"
  attribute \cell_src "rvfi_insn_check.sv:71.17-95.4"
  attribute \cell_module_not_derived 1
  cell $scopeinfo \checker_inst.insn_spec
    parameter \TYPE "module"
  end
  attribute \module_src "rvfi_insn_check.sv:15.1-205.10"
  attribute \module_keep 1
  attribute \module_hdlname "rvfi_insn_check"
  attribute \module "rvfi_insn_check"
  attribute \cell_src "rvfi_testbench.sv:40.18-59.3"
  attribute \cell_module_not_derived 1
  cell $scopeinfo \checker_inst
    parameter \TYPE "module"
  end
  attribute \src "rvfi_insn_check.sv:138.5-138.40"
  attribute \hdlname "_witness_ check_flatten_checker_inst__cover_rvfi_insn_check_sv_138_54"
  cell $check \_witness_.check_flatten_checker_inst__cover_rvfi_insn_check_sv_138_54
    parameter \TRG_WIDTH 0
    parameter \TRG_POLARITY 0'x
    parameter \TRG_ENABLE 0
    parameter \PRIORITY 32'11111111111111111111111111111100
    parameter \FORMAT ""
    parameter \FLAVOR "cover"
    parameter \ARGS_WIDTH 0
    connect \TRG { }
    connect \EN $flatten\checker_inst.$cover$rvfi_insn_check.sv:135$48_EN
    connect \ARGS { }
    connect \A $flatten\checker_inst.$logic_and$rvfi_insn_check.sv:137$53_Y
  end
  attribute \src "rvfi_insn_check.sv:137.5-137.31"
  attribute \hdlname "_witness_ check_flatten_checker_inst__cover_rvfi_insn_check_sv_137_52"
  cell $check \_witness_.check_flatten_checker_inst__cover_rvfi_insn_check_sv_137_52
    parameter \TRG_WIDTH 0
    parameter \TRG_POLARITY 0'x
    parameter \TRG_ENABLE 0
    parameter \PRIORITY 32'11111111111111111111111111111101
    parameter \FORMAT ""
    parameter \FLAVOR "cover"
    parameter \ARGS_WIDTH 0
    connect \TRG { }
    connect \EN $flatten\checker_inst.$cover$rvfi_insn_check.sv:135$48_EN
    connect \ARGS { }
    connect \A $flatten\checker_inst.$logic_and$rvfi_insn_check.sv:137$53_Y
  end
  attribute \src "rvfi_insn_check.sv:136.5-136.31"
  attribute \hdlname "_witness_ check_flatten_checker_inst__cover_rvfi_insn_check_sv_136_49"
  cell $check \_witness_.check_flatten_checker_inst__cover_rvfi_insn_check_sv_136_49
    parameter \TRG_WIDTH 0
    parameter \TRG_POLARITY 0'x
    parameter \TRG_ENABLE 0
    parameter \PRIORITY 32'11111111111111111111111111111110
    parameter \FORMAT ""
    parameter \FLAVOR "cover"
    parameter \ARGS_WIDTH 0
    connect \TRG { }
    connect \EN $flatten\checker_inst.$cover$rvfi_insn_check.sv:135$48_EN
    connect \ARGS { }
    connect \A \checker_inst.spec_valid
  end
  attribute \src "rvfi_insn_check.sv:135.5-135.22"
  attribute \hdlname "_witness_ check_flatten_checker_inst__cover_rvfi_insn_check_sv_135_48"
  cell $check \_witness_.check_flatten_checker_inst__cover_rvfi_insn_check_sv_135_48
    parameter \TRG_WIDTH 0
    parameter \TRG_POLARITY 0'x
    parameter \TRG_ENABLE 0
    parameter \PRIORITY 32'11111111111111111111111111111111
    parameter \FORMAT ""
    parameter \FLAVOR "cover"
    parameter \ARGS_WIDTH 0
    connect \TRG { }
    connect \EN $flatten\checker_inst.$cover$rvfi_insn_check.sv:135$48_EN
    connect \ARGS { }
    connect \A \checker_inst.spec_valid
  end
  attribute \src "rvfi_insn_check.sv:141.5-141.23"
  attribute \hdlname "_witness_ check_flatten_checker_inst__assume_rvfi_insn_check_sv_141_60"
  cell $check \_witness_.check_flatten_checker_inst__assume_rvfi_insn_check_sv_141_60
    parameter \TRG_WIDTH 0
    parameter \TRG_POLARITY 0'x
    parameter \TRG_ENABLE 0
    parameter \PRIORITY 32'11111111111111111111111111111011
    parameter \FORMAT ""
    parameter \FLAVOR "assume"
    parameter \ARGS_WIDTH 0
    connect \TRG { }
    connect \EN $flatten\checker_inst.$assert$rvfi_insn_check.sv:176$84_EN
    connect \ARGS { }
    connect \A \checker_inst.spec_valid
  end
  attribute \src "rvfi_insn_check.sv:198.6-198.31"
  attribute \hdlname "_witness_ check_flatten_checker_inst__assert_rvfi_insn_check_sv_198_153"
  cell $check \_witness_.check_flatten_checker_inst__assert_rvfi_insn_check_sv_198_153
    parameter \TRG_WIDTH 0
    parameter \TRG_POLARITY 0'x
    parameter \TRG_ENABLE 0
    parameter \PRIORITY 32'11111111111111111111111111000110
    parameter \FORMAT ""
    parameter \FLAVOR "assert"
    parameter \ARGS_WIDTH 0
    connect \TRG { }
    connect \EN $flatten\checker_inst.$assert$rvfi_insn_check.sv:176$84_EN
    connect \ARGS { }
    connect \A 1'1
  end
  attribute \src "rvfi_insn_check.sv:193.9-193.29"
  attribute \hdlname "_witness_ check_flatten_checker_inst__assert_rvfi_insn_check_sv_193_152"
  cell $check \_witness_.check_flatten_checker_inst__assert_rvfi_insn_check_sv_193_152
    parameter \TRG_WIDTH 0
    parameter \TRG_POLARITY 0'x
    parameter \TRG_ENABLE 0
    parameter \PRIORITY 32'11111111111111111111111111000111
    parameter \FORMAT ""
    parameter \FLAVOR "assert"
    parameter \ARGS_WIDTH 0
    connect \TRG { }
    connect \EN 1'0
    connect \ARGS { }
    connect \A 1'0
  end
  attribute \src "rvfi_insn_check.sv:193.9-193.29"
  attribute \hdlname "_witness_ check_flatten_checker_inst__assert_rvfi_insn_check_sv_193_145"
  cell $check \_witness_.check_flatten_checker_inst__assert_rvfi_insn_check_sv_193_145
    parameter \TRG_WIDTH 0
    parameter \TRG_POLARITY 0'x
    parameter \TRG_ENABLE 0
    parameter \PRIORITY 32'11111111111111111111111111001100
    parameter \FORMAT ""
    parameter \FLAVOR "assert"
    parameter \ARGS_WIDTH 0
    connect \TRG { }
    connect \EN 1'0
    connect \ARGS { }
    connect \A 1'0
  end
  attribute \src "rvfi_insn_check.sv:193.9-193.29"
  attribute \hdlname "_witness_ check_flatten_checker_inst__assert_rvfi_insn_check_sv_193_138"
  cell $check \_witness_.check_flatten_checker_inst__assert_rvfi_insn_check_sv_193_138
    parameter \TRG_WIDTH 0
    parameter \TRG_POLARITY 0'x
    parameter \TRG_ENABLE 0
    parameter \PRIORITY 32'11111111111111111111111111010001
    parameter \FORMAT ""
    parameter \FLAVOR "assert"
    parameter \ARGS_WIDTH 0
    connect \TRG { }
    connect \EN 1'0
    connect \ARGS { }
    connect \A 1'0
  end
  attribute \src "rvfi_insn_check.sv:193.9-193.29"
  attribute \hdlname "_witness_ check_flatten_checker_inst__assert_rvfi_insn_check_sv_193_131"
  cell $check \_witness_.check_flatten_checker_inst__assert_rvfi_insn_check_sv_193_131
    parameter \TRG_WIDTH 0
    parameter \TRG_POLARITY 0'x
    parameter \TRG_ENABLE 0
    parameter \PRIORITY 32'11111111111111111111111111010110
    parameter \FORMAT ""
    parameter \FLAVOR "assert"
    parameter \ARGS_WIDTH 0
    connect \TRG { }
    connect \EN 1'0
    connect \ARGS { }
    connect \A 1'0
  end
  attribute \src "rvfi_insn_check.sv:193.9-193.29"
  attribute \hdlname "_witness_ check_flatten_checker_inst__assert_rvfi_insn_check_sv_193_124"
  cell $check \_witness_.check_flatten_checker_inst__assert_rvfi_insn_check_sv_193_124
    parameter \TRG_WIDTH 0
    parameter \TRG_POLARITY 0'x
    parameter \TRG_ENABLE 0
    parameter \PRIORITY 32'11111111111111111111111111011011
    parameter \FORMAT ""
    parameter \FLAVOR "assert"
    parameter \ARGS_WIDTH 0
    connect \TRG { }
    connect \EN 1'0
    connect \ARGS { }
    connect \A 1'0
  end
  attribute \src "rvfi_insn_check.sv:193.9-193.29"
  attribute \hdlname "_witness_ check_flatten_checker_inst__assert_rvfi_insn_check_sv_193_117"
  cell $check \_witness_.check_flatten_checker_inst__assert_rvfi_insn_check_sv_193_117
    parameter \TRG_WIDTH 0
    parameter \TRG_POLARITY 0'x
    parameter \TRG_ENABLE 0
    parameter \PRIORITY 32'11111111111111111111111111100000
    parameter \FORMAT ""
    parameter \FLAVOR "assert"
    parameter \ARGS_WIDTH 0
    connect \TRG { }
    connect \EN 1'0
    connect \ARGS { }
    connect \A 1'0
  end
  attribute \src "rvfi_insn_check.sv:193.9-193.29"
  attribute \hdlname "_witness_ check_flatten_checker_inst__assert_rvfi_insn_check_sv_193_110"
  cell $check \_witness_.check_flatten_checker_inst__assert_rvfi_insn_check_sv_193_110
    parameter \TRG_WIDTH 0
    parameter \TRG_POLARITY 0'x
    parameter \TRG_ENABLE 0
    parameter \PRIORITY 32'11111111111111111111111111100101
    parameter \FORMAT ""
    parameter \FLAVOR "assert"
    parameter \ARGS_WIDTH 0
    connect \TRG { }
    connect \EN 1'0
    connect \ARGS { }
    connect \A 1'0
  end
  attribute \src "rvfi_insn_check.sv:193.9-193.29"
  attribute \hdlname "_witness_ check_flatten_checker_inst__assert_rvfi_insn_check_sv_193_103"
  cell $check \_witness_.check_flatten_checker_inst__assert_rvfi_insn_check_sv_193_103
    parameter \TRG_WIDTH 0
    parameter \TRG_POLARITY 0'x
    parameter \TRG_ENABLE 0
    parameter \PRIORITY 32'11111111111111111111111111101010
    parameter \FORMAT ""
    parameter \FLAVOR "assert"
    parameter \ARGS_WIDTH 0
    connect \TRG { }
    connect \EN 1'0
    connect \ARGS { }
    connect \A 1'0
  end
  attribute \src "rvfi_insn_check.sv:190.9-190.59"
  attribute \hdlname "_witness_ check_flatten_checker_inst__assert_rvfi_insn_check_sv_190_150"
  cell $check \_witness_.check_flatten_checker_inst__assert_rvfi_insn_check_sv_190_150
    parameter \TRG_WIDTH 0
    parameter \TRG_POLARITY 0'x
    parameter \TRG_ENABLE 0
    parameter \PRIORITY 32'11111111111111111111111111001000
    parameter \FORMAT ""
    parameter \FLAVOR "assert"
    parameter \ARGS_WIDTH 0
    connect \TRG { }
    connect \EN 1'0
    connect \ARGS { }
    connect \A 1'1
  end
  attribute \src "rvfi_insn_check.sv:190.9-190.59"
  attribute \hdlname "_witness_ check_flatten_checker_inst__assert_rvfi_insn_check_sv_190_143"
  cell $check \_witness_.check_flatten_checker_inst__assert_rvfi_insn_check_sv_190_143
    parameter \TRG_WIDTH 0
    parameter \TRG_POLARITY 0'x
    parameter \TRG_ENABLE 0
    parameter \PRIORITY 32'11111111111111111111111111001101
    parameter \FORMAT ""
    parameter \FLAVOR "assert"
    parameter \ARGS_WIDTH 0
    connect \TRG { }
    connect \EN 1'0
    connect \ARGS { }
    connect \A 1'1
  end
  attribute \src "rvfi_insn_check.sv:190.9-190.59"
  attribute \hdlname "_witness_ check_flatten_checker_inst__assert_rvfi_insn_check_sv_190_136"
  cell $check \_witness_.check_flatten_checker_inst__assert_rvfi_insn_check_sv_190_136
    parameter \TRG_WIDTH 0
    parameter \TRG_POLARITY 0'x
    parameter \TRG_ENABLE 0
    parameter \PRIORITY 32'11111111111111111111111111010010
    parameter \FORMAT ""
    parameter \FLAVOR "assert"
    parameter \ARGS_WIDTH 0
    connect \TRG { }
    connect \EN 1'0
    connect \ARGS { }
    connect \A 1'1
  end
  attribute \src "rvfi_insn_check.sv:190.9-190.59"
  attribute \hdlname "_witness_ check_flatten_checker_inst__assert_rvfi_insn_check_sv_190_129"
  cell $check \_witness_.check_flatten_checker_inst__assert_rvfi_insn_check_sv_190_129
    parameter \TRG_WIDTH 0
    parameter \TRG_POLARITY 0'x
    parameter \TRG_ENABLE 0
    parameter \PRIORITY 32'11111111111111111111111111010111
    parameter \FORMAT ""
    parameter \FLAVOR "assert"
    parameter \ARGS_WIDTH 0
    connect \TRG { }
    connect \EN 1'0
    connect \ARGS { }
    connect \A 1'1
  end
  attribute \src "rvfi_insn_check.sv:190.9-190.59"
  attribute \hdlname "_witness_ check_flatten_checker_inst__assert_rvfi_insn_check_sv_190_122"
  cell $check \_witness_.check_flatten_checker_inst__assert_rvfi_insn_check_sv_190_122
    parameter \TRG_WIDTH 0
    parameter \TRG_POLARITY 0'x
    parameter \TRG_ENABLE 0
    parameter \PRIORITY 32'11111111111111111111111111011100
    parameter \FORMAT ""
    parameter \FLAVOR "assert"
    parameter \ARGS_WIDTH 0
    connect \TRG { }
    connect \EN 1'0
    connect \ARGS { }
    connect \A 1'1
  end
  attribute \src "rvfi_insn_check.sv:190.9-190.59"
  attribute \hdlname "_witness_ check_flatten_checker_inst__assert_rvfi_insn_check_sv_190_115"
  cell $check \_witness_.check_flatten_checker_inst__assert_rvfi_insn_check_sv_190_115
    parameter \TRG_WIDTH 0
    parameter \TRG_POLARITY 0'x
    parameter \TRG_ENABLE 0
    parameter \PRIORITY 32'11111111111111111111111111100001
    parameter \FORMAT ""
    parameter \FLAVOR "assert"
    parameter \ARGS_WIDTH 0
    connect \TRG { }
    connect \EN 1'0
    connect \ARGS { }
    connect \A 1'1
  end
  attribute \src "rvfi_insn_check.sv:190.9-190.59"
  attribute \hdlname "_witness_ check_flatten_checker_inst__assert_rvfi_insn_check_sv_190_108"
  cell $check \_witness_.check_flatten_checker_inst__assert_rvfi_insn_check_sv_190_108
    parameter \TRG_WIDTH 0
    parameter \TRG_POLARITY 0'x
    parameter \TRG_ENABLE 0
    parameter \PRIORITY 32'11111111111111111111111111100110
    parameter \FORMAT ""
    parameter \FLAVOR "assert"
    parameter \ARGS_WIDTH 0
    connect \TRG { }
    connect \EN 1'0
    connect \ARGS { }
    connect \A 1'1
  end
  attribute \src "rvfi_insn_check.sv:190.9-190.59"
  attribute \hdlname "_witness_ check_flatten_checker_inst__assert_rvfi_insn_check_sv_190_101"
  cell $check \_witness_.check_flatten_checker_inst__assert_rvfi_insn_check_sv_190_101
    parameter \TRG_WIDTH 0
    parameter \TRG_POLARITY 0'x
    parameter \TRG_ENABLE 0
    parameter \PRIORITY 32'11111111111111111111111111101011
    parameter \FORMAT ""
    parameter \FLAVOR "assert"
    parameter \ARGS_WIDTH 0
    connect \TRG { }
    connect \EN 1'0
    connect \ARGS { }
    connect \A 1'1
  end
  attribute \src "rvfi_insn_check.sv:189.9-189.29"
  attribute \hdlname "_witness_ check_flatten_checker_inst__assert_rvfi_insn_check_sv_189_149"
  cell $check \_witness_.check_flatten_checker_inst__assert_rvfi_insn_check_sv_189_149
    parameter \TRG_WIDTH 0
    parameter \TRG_POLARITY 0'x
    parameter \TRG_ENABLE 0
    parameter \PRIORITY 32'11111111111111111111111111001001
    parameter \FORMAT ""
    parameter \FLAVOR "assert"
    parameter \ARGS_WIDTH 0
    connect \TRG { }
    connect \EN 1'0
    connect \ARGS { }
    connect \A 1'0
  end
  attribute \src "rvfi_insn_check.sv:189.9-189.29"
  attribute \hdlname "_witness_ check_flatten_checker_inst__assert_rvfi_insn_check_sv_189_142"
  cell $check \_witness_.check_flatten_checker_inst__assert_rvfi_insn_check_sv_189_142
    parameter \TRG_WIDTH 0
    parameter \TRG_POLARITY 0'x
    parameter \TRG_ENABLE 0
    parameter \PRIORITY 32'11111111111111111111111111001110
    parameter \FORMAT ""
    parameter \FLAVOR "assert"
    parameter \ARGS_WIDTH 0
    connect \TRG { }
    connect \EN 1'0
    connect \ARGS { }
    connect \A 1'0
  end
  attribute \src "rvfi_insn_check.sv:189.9-189.29"
  attribute \hdlname "_witness_ check_flatten_checker_inst__assert_rvfi_insn_check_sv_189_135"
  cell $check \_witness_.check_flatten_checker_inst__assert_rvfi_insn_check_sv_189_135
    parameter \TRG_WIDTH 0
    parameter \TRG_POLARITY 0'x
    parameter \TRG_ENABLE 0
    parameter \PRIORITY 32'11111111111111111111111111010011
    parameter \FORMAT ""
    parameter \FLAVOR "assert"
    parameter \ARGS_WIDTH 0
    connect \TRG { }
    connect \EN 1'0
    connect \ARGS { }
    connect \A 1'0
  end
  attribute \src "rvfi_insn_check.sv:189.9-189.29"
  attribute \hdlname "_witness_ check_flatten_checker_inst__assert_rvfi_insn_check_sv_189_128"
  cell $check \_witness_.check_flatten_checker_inst__assert_rvfi_insn_check_sv_189_128
    parameter \TRG_WIDTH 0
    parameter \TRG_POLARITY 0'x
    parameter \TRG_ENABLE 0
    parameter \PRIORITY 32'11111111111111111111111111011000
    parameter \FORMAT ""
    parameter \FLAVOR "assert"
    parameter \ARGS_WIDTH 0
    connect \TRG { }
    connect \EN 1'0
    connect \ARGS { }
    connect \A 1'0
  end
  attribute \src "rvfi_insn_check.sv:189.9-189.29"
  attribute \hdlname "_witness_ check_flatten_checker_inst__assert_rvfi_insn_check_sv_189_121"
  cell $check \_witness_.check_flatten_checker_inst__assert_rvfi_insn_check_sv_189_121
    parameter \TRG_WIDTH 0
    parameter \TRG_POLARITY 0'x
    parameter \TRG_ENABLE 0
    parameter \PRIORITY 32'11111111111111111111111111011101
    parameter \FORMAT ""
    parameter \FLAVOR "assert"
    parameter \ARGS_WIDTH 0
    connect \TRG { }
    connect \EN 1'0
    connect \ARGS { }
    connect \A 1'0
  end
  attribute \src "rvfi_insn_check.sv:189.9-189.29"
  attribute \hdlname "_witness_ check_flatten_checker_inst__assert_rvfi_insn_check_sv_189_114"
  cell $check \_witness_.check_flatten_checker_inst__assert_rvfi_insn_check_sv_189_114
    parameter \TRG_WIDTH 0
    parameter \TRG_POLARITY 0'x
    parameter \TRG_ENABLE 0
    parameter \PRIORITY 32'11111111111111111111111111100010
    parameter \FORMAT ""
    parameter \FLAVOR "assert"
    parameter \ARGS_WIDTH 0
    connect \TRG { }
    connect \EN 1'0
    connect \ARGS { }
    connect \A 1'0
  end
  attribute \src "rvfi_insn_check.sv:189.9-189.29"
  attribute \hdlname "_witness_ check_flatten_checker_inst__assert_rvfi_insn_check_sv_189_107"
  cell $check \_witness_.check_flatten_checker_inst__assert_rvfi_insn_check_sv_189_107
    parameter \TRG_WIDTH 0
    parameter \TRG_POLARITY 0'x
    parameter \TRG_ENABLE 0
    parameter \PRIORITY 32'11111111111111111111111111100111
    parameter \FORMAT ""
    parameter \FLAVOR "assert"
    parameter \ARGS_WIDTH 0
    connect \TRG { }
    connect \EN 1'0
    connect \ARGS { }
    connect \A 1'0
  end
  attribute \src "rvfi_insn_check.sv:189.9-189.29"
  attribute \hdlname "_witness_ check_flatten_checker_inst__assert_rvfi_insn_check_sv_189_100"
  cell $check \_witness_.check_flatten_checker_inst__assert_rvfi_insn_check_sv_189_100
    parameter \TRG_WIDTH 0
    parameter \TRG_POLARITY 0'x
    parameter \TRG_ENABLE 0
    parameter \PRIORITY 32'11111111111111111111111111101100
    parameter \FORMAT ""
    parameter \FLAVOR "assert"
    parameter \ARGS_WIDTH 0
    connect \TRG { }
    connect \EN 1'0
    connect \ARGS { }
    connect \A 1'0
  end
  attribute \src "rvfi_insn_check.sv:187.9-187.64"
  attribute \hdlname "_witness_ check_flatten_checker_inst__assert_rvfi_insn_check_sv_187_98"
  cell $check \_witness_.check_flatten_checker_inst__assert_rvfi_insn_check_sv_187_98
    parameter \TRG_WIDTH 0
    parameter \TRG_POLARITY 0'x
    parameter \TRG_ENABLE 0
    parameter \PRIORITY 32'11111111111111111111111111101101
    parameter \FORMAT ""
    parameter \FLAVOR "assert"
    parameter \ARGS_WIDTH 0
    connect \TRG { }
    connect \EN 1'0
    connect \ARGS { }
    connect \A 1'1
  end
  attribute \src "rvfi_insn_check.sv:187.9-187.64"
  attribute \hdlname "_witness_ check_flatten_checker_inst__assert_rvfi_insn_check_sv_187_147"
  cell $check \_witness_.check_flatten_checker_inst__assert_rvfi_insn_check_sv_187_147
    parameter \TRG_WIDTH 0
    parameter \TRG_POLARITY 0'x
    parameter \TRG_ENABLE 0
    parameter \PRIORITY 32'11111111111111111111111111001010
    parameter \FORMAT ""
    parameter \FLAVOR "assert"
    parameter \ARGS_WIDTH 0
    connect \TRG { }
    connect \EN 1'0
    connect \ARGS { }
    connect \A 1'1
  end
  attribute \src "rvfi_insn_check.sv:187.9-187.64"
  attribute \hdlname "_witness_ check_flatten_checker_inst__assert_rvfi_insn_check_sv_187_140"
  cell $check \_witness_.check_flatten_checker_inst__assert_rvfi_insn_check_sv_187_140
    parameter \TRG_WIDTH 0
    parameter \TRG_POLARITY 0'x
    parameter \TRG_ENABLE 0
    parameter \PRIORITY 32'11111111111111111111111111001111
    parameter \FORMAT ""
    parameter \FLAVOR "assert"
    parameter \ARGS_WIDTH 0
    connect \TRG { }
    connect \EN 1'0
    connect \ARGS { }
    connect \A 1'1
  end
  attribute \src "rvfi_insn_check.sv:187.9-187.64"
  attribute \hdlname "_witness_ check_flatten_checker_inst__assert_rvfi_insn_check_sv_187_133"
  cell $check \_witness_.check_flatten_checker_inst__assert_rvfi_insn_check_sv_187_133
    parameter \TRG_WIDTH 0
    parameter \TRG_POLARITY 0'x
    parameter \TRG_ENABLE 0
    parameter \PRIORITY 32'11111111111111111111111111010100
    parameter \FORMAT ""
    parameter \FLAVOR "assert"
    parameter \ARGS_WIDTH 0
    connect \TRG { }
    connect \EN 1'0
    connect \ARGS { }
    connect \A 1'1
  end
  attribute \src "rvfi_insn_check.sv:187.9-187.64"
  attribute \hdlname "_witness_ check_flatten_checker_inst__assert_rvfi_insn_check_sv_187_126"
  cell $check \_witness_.check_flatten_checker_inst__assert_rvfi_insn_check_sv_187_126
    parameter \TRG_WIDTH 0
    parameter \TRG_POLARITY 0'x
    parameter \TRG_ENABLE 0
    parameter \PRIORITY 32'11111111111111111111111111011001
    parameter \FORMAT ""
    parameter \FLAVOR "assert"
    parameter \ARGS_WIDTH 0
    connect \TRG { }
    connect \EN 1'0
    connect \ARGS { }
    connect \A 1'1
  end
  attribute \src "rvfi_insn_check.sv:187.9-187.64"
  attribute \hdlname "_witness_ check_flatten_checker_inst__assert_rvfi_insn_check_sv_187_119"
  cell $check \_witness_.check_flatten_checker_inst__assert_rvfi_insn_check_sv_187_119
    parameter \TRG_WIDTH 0
    parameter \TRG_POLARITY 0'x
    parameter \TRG_ENABLE 0
    parameter \PRIORITY 32'11111111111111111111111111011110
    parameter \FORMAT ""
    parameter \FLAVOR "assert"
    parameter \ARGS_WIDTH 0
    connect \TRG { }
    connect \EN 1'0
    connect \ARGS { }
    connect \A 1'1
  end
  attribute \src "rvfi_insn_check.sv:187.9-187.64"
  attribute \hdlname "_witness_ check_flatten_checker_inst__assert_rvfi_insn_check_sv_187_112"
  cell $check \_witness_.check_flatten_checker_inst__assert_rvfi_insn_check_sv_187_112
    parameter \TRG_WIDTH 0
    parameter \TRG_POLARITY 0'x
    parameter \TRG_ENABLE 0
    parameter \PRIORITY 32'11111111111111111111111111100011
    parameter \FORMAT ""
    parameter \FLAVOR "assert"
    parameter \ARGS_WIDTH 0
    connect \TRG { }
    connect \EN 1'0
    connect \ARGS { }
    connect \A 1'1
  end
  attribute \src "rvfi_insn_check.sv:187.9-187.64"
  attribute \hdlname "_witness_ check_flatten_checker_inst__assert_rvfi_insn_check_sv_187_105"
  cell $check \_witness_.check_flatten_checker_inst__assert_rvfi_insn_check_sv_187_105
    parameter \TRG_WIDTH 0
    parameter \TRG_POLARITY 0'x
    parameter \TRG_ENABLE 0
    parameter \PRIORITY 32'11111111111111111111111111101000
    parameter \FORMAT ""
    parameter \FLAVOR "assert"
    parameter \ARGS_WIDTH 0
    connect \TRG { }
    connect \EN 1'0
    connect \ARGS { }
    connect \A 1'1
  end
  attribute \src "rvfi_insn_check.sv:186.9-186.29"
  attribute \hdlname "_witness_ check_flatten_checker_inst__assert_rvfi_insn_check_sv_186_97"
  cell $check \_witness_.check_flatten_checker_inst__assert_rvfi_insn_check_sv_186_97
    parameter \TRG_WIDTH 0
    parameter \TRG_POLARITY 0'x
    parameter \TRG_ENABLE 0
    parameter \PRIORITY 32'11111111111111111111111111101110
    parameter \FORMAT ""
    parameter \FLAVOR "assert"
    parameter \ARGS_WIDTH 0
    connect \TRG { }
    connect \EN 1'0
    connect \ARGS { }
    connect \A 1'0
  end
  attribute \src "rvfi_insn_check.sv:186.9-186.29"
  attribute \hdlname "_witness_ check_flatten_checker_inst__assert_rvfi_insn_check_sv_186_146"
  cell $check \_witness_.check_flatten_checker_inst__assert_rvfi_insn_check_sv_186_146
    parameter \TRG_WIDTH 0
    parameter \TRG_POLARITY 0'x
    parameter \TRG_ENABLE 0
    parameter \PRIORITY 32'11111111111111111111111111001011
    parameter \FORMAT ""
    parameter \FLAVOR "assert"
    parameter \ARGS_WIDTH 0
    connect \TRG { }
    connect \EN 1'0
    connect \ARGS { }
    connect \A 1'0
  end
  attribute \src "rvfi_insn_check.sv:186.9-186.29"
  attribute \hdlname "_witness_ check_flatten_checker_inst__assert_rvfi_insn_check_sv_186_139"
  cell $check \_witness_.check_flatten_checker_inst__assert_rvfi_insn_check_sv_186_139
    parameter \TRG_WIDTH 0
    parameter \TRG_POLARITY 0'x
    parameter \TRG_ENABLE 0
    parameter \PRIORITY 32'11111111111111111111111111010000
    parameter \FORMAT ""
    parameter \FLAVOR "assert"
    parameter \ARGS_WIDTH 0
    connect \TRG { }
    connect \EN 1'0
    connect \ARGS { }
    connect \A 1'0
  end
  attribute \src "rvfi_insn_check.sv:186.9-186.29"
  attribute \hdlname "_witness_ check_flatten_checker_inst__assert_rvfi_insn_check_sv_186_132"
  cell $check \_witness_.check_flatten_checker_inst__assert_rvfi_insn_check_sv_186_132
    parameter \TRG_WIDTH 0
    parameter \TRG_POLARITY 0'x
    parameter \TRG_ENABLE 0
    parameter \PRIORITY 32'11111111111111111111111111010101
    parameter \FORMAT ""
    parameter \FLAVOR "assert"
    parameter \ARGS_WIDTH 0
    connect \TRG { }
    connect \EN 1'0
    connect \ARGS { }
    connect \A 1'0
  end
  attribute \src "rvfi_insn_check.sv:186.9-186.29"
  attribute \hdlname "_witness_ check_flatten_checker_inst__assert_rvfi_insn_check_sv_186_125"
  cell $check \_witness_.check_flatten_checker_inst__assert_rvfi_insn_check_sv_186_125
    parameter \TRG_WIDTH 0
    parameter \TRG_POLARITY 0'x
    parameter \TRG_ENABLE 0
    parameter \PRIORITY 32'11111111111111111111111111011010
    parameter \FORMAT ""
    parameter \FLAVOR "assert"
    parameter \ARGS_WIDTH 0
    connect \TRG { }
    connect \EN 1'0
    connect \ARGS { }
    connect \A 1'0
  end
  attribute \src "rvfi_insn_check.sv:186.9-186.29"
  attribute \hdlname "_witness_ check_flatten_checker_inst__assert_rvfi_insn_check_sv_186_118"
  cell $check \_witness_.check_flatten_checker_inst__assert_rvfi_insn_check_sv_186_118
    parameter \TRG_WIDTH 0
    parameter \TRG_POLARITY 0'x
    parameter \TRG_ENABLE 0
    parameter \PRIORITY 32'11111111111111111111111111011111
    parameter \FORMAT ""
    parameter \FLAVOR "assert"
    parameter \ARGS_WIDTH 0
    connect \TRG { }
    connect \EN 1'0
    connect \ARGS { }
    connect \A 1'0
  end
  attribute \src "rvfi_insn_check.sv:186.9-186.29"
  attribute \hdlname "_witness_ check_flatten_checker_inst__assert_rvfi_insn_check_sv_186_111"
  cell $check \_witness_.check_flatten_checker_inst__assert_rvfi_insn_check_sv_186_111
    parameter \TRG_WIDTH 0
    parameter \TRG_POLARITY 0'x
    parameter \TRG_ENABLE 0
    parameter \PRIORITY 32'11111111111111111111111111100100
    parameter \FORMAT ""
    parameter \FLAVOR "assert"
    parameter \ARGS_WIDTH 0
    connect \TRG { }
    connect \EN 1'0
    connect \ARGS { }
    connect \A 1'0
  end
  attribute \src "rvfi_insn_check.sv:186.9-186.29"
  attribute \hdlname "_witness_ check_flatten_checker_inst__assert_rvfi_insn_check_sv_186_104"
  cell $check \_witness_.check_flatten_checker_inst__assert_rvfi_insn_check_sv_186_104
    parameter \TRG_WIDTH 0
    parameter \TRG_POLARITY 0'x
    parameter \TRG_ENABLE 0
    parameter \PRIORITY 32'11111111111111111111111111101001
    parameter \FORMAT ""
    parameter \FLAVOR "assert"
    parameter \ARGS_WIDTH 0
    connect \TRG { }
    connect \EN 1'0
    connect \ARGS { }
    connect \A 1'0
  end
  attribute \src "rvfi_insn_check.sv:181.8-181.79"
  attribute \hdlname "_witness_ check_flatten_checker_inst__assert_rvfi_insn_check_sv_181_93"
  cell $check \_witness_.check_flatten_checker_inst__assert_rvfi_insn_check_sv_181_93
    parameter \TRG_WIDTH 0
    parameter \TRG_POLARITY 0'x
    parameter \TRG_ENABLE 0
    parameter \PRIORITY 32'11111111111111111111111111101111
    parameter \FORMAT ""
    parameter \FLAVOR "assert"
    parameter \ARGS_WIDTH 0
    connect \TRG { }
    connect \EN 1'0
    connect \ARGS { }
    connect \A 1'1
  end
  attribute \src "rvfi_insn_check.sv:178.7-178.76"
  attribute \hdlname "_witness_ check_flatten_checker_inst__assert_rvfi_insn_check_sv_178_88"
  cell $check \_witness_.check_flatten_checker_inst__assert_rvfi_insn_check_sv_178_88
    parameter \TRG_WIDTH 0
    parameter \TRG_POLARITY 0'x
    parameter \TRG_ENABLE 0
    parameter \PRIORITY 32'11111111111111111111111111110000
    parameter \FORMAT ""
    parameter \FLAVOR "assert"
    parameter \ARGS_WIDTH 0
    connect \TRG { }
    connect \EN $flatten\checker_inst.$assert$rvfi_insn_check.sv:176$84_EN
    connect \ARGS { }
    connect \A $flatten\checker_inst.$eq$rvfi_insn_check.sv:178$89_Y
  end
  attribute \src "rvfi_insn_check.sv:177.7-177.40"
  attribute \hdlname "_witness_ check_flatten_checker_inst__assert_rvfi_insn_check_sv_177_86"
  cell $check \_witness_.check_flatten_checker_inst__assert_rvfi_insn_check_sv_177_86
    parameter \TRG_WIDTH 0
    parameter \TRG_POLARITY 0'x
    parameter \TRG_ENABLE 0
    parameter \PRIORITY 32'11111111111111111111111111110001
    parameter \FORMAT ""
    parameter \FLAVOR "assert"
    parameter \ARGS_WIDTH 0
    connect \TRG { }
    connect \EN $flatten\checker_inst.$assert$rvfi_insn_check.sv:176$84_EN
    connect \ARGS { }
    connect \A $flatten\checker_inst.$eq$rvfi_insn_check.sv:177$87_Y
  end
  attribute \src "rvfi_insn_check.sv:176.7-176.38"
  attribute \hdlname "_witness_ check_flatten_checker_inst__assert_rvfi_insn_check_sv_176_84"
  cell $check \_witness_.check_flatten_checker_inst__assert_rvfi_insn_check_sv_176_84
    parameter \TRG_WIDTH 0
    parameter \TRG_POLARITY 0'x
    parameter \TRG_ENABLE 0
    parameter \PRIORITY 32'11111111111111111111111111110010
    parameter \FORMAT ""
    parameter \FLAVOR "assert"
    parameter \ARGS_WIDTH 0
    connect \TRG { }
    connect \EN $flatten\checker_inst.$assert$rvfi_insn_check.sv:176$84_EN
    connect \ARGS { }
    connect \A $flatten\checker_inst.$eq$rvfi_insn_check.sv:176$85_Y
  end
  attribute \src "rvfi_insn_check.sv:174.8-174.41"
  attribute \hdlname "_witness_ check_flatten_checker_inst__assert_rvfi_insn_check_sv_174_82"
  cell $check \_witness_.check_flatten_checker_inst__assert_rvfi_insn_check_sv_174_82
    parameter \TRG_WIDTH 0
    parameter \TRG_POLARITY 0'x
    parameter \TRG_ENABLE 0
    parameter \PRIORITY 32'11111111111111111111111111110011
    parameter \FORMAT ""
    parameter \FLAVOR "assert"
    parameter \ARGS_WIDTH 0
    connect \TRG { }
    connect \EN $flatten\checker_inst.$assert$rvfi_insn_check.sv:174$82_EN
    connect \ARGS { }
    connect \A $flatten\checker_inst.$eq$rvfi_insn_check.sv:174$83_Y
  end
  attribute \src "rvfi_insn_check.sv:171.8-171.41"
  attribute \hdlname "_witness_ check_flatten_checker_inst__assert_rvfi_insn_check_sv_171_79"
  cell $check \_witness_.check_flatten_checker_inst__assert_rvfi_insn_check_sv_171_79
    parameter \TRG_WIDTH 0
    parameter \TRG_POLARITY 0'x
    parameter \TRG_ENABLE 0
    parameter \PRIORITY 32'11111111111111111111111111110100
    parameter \FORMAT ""
    parameter \FLAVOR "assert"
    parameter \ARGS_WIDTH 0
    connect \TRG { }
    connect \EN $flatten\checker_inst.$assert$rvfi_insn_check.sv:171$79_EN
    connect \ARGS { }
    connect \A $flatten\checker_inst.$eq$rvfi_insn_check.sv:171$80_Y
  end
  attribute \src "rvfi_insn_check.sv:167.7-167.29"
  attribute \hdlname "_witness_ check_flatten_checker_inst__assert_rvfi_insn_check_sv_167_75"
  cell $check \_witness_.check_flatten_checker_inst__assert_rvfi_insn_check_sv_167_75
    parameter \TRG_WIDTH 0
    parameter \TRG_POLARITY 0'x
    parameter \TRG_ENABLE 0
    parameter \PRIORITY 32'11111111111111111111111111110101
    parameter \FORMAT ""
    parameter \FLAVOR "assert"
    parameter \ARGS_WIDTH 0
    connect \TRG { }
    connect \EN $flatten\checker_inst.$assert$rvfi_insn_check.sv:167$75_EN
    connect \ARGS { }
    connect \A $flatten\checker_inst.$eq$rvfi_insn_check.sv:167$76_Y
  end
  attribute \src "rvfi_insn_check.sv:164.7-164.29"
  attribute \hdlname "_witness_ check_flatten_checker_inst__assert_rvfi_insn_check_sv_164_72"
  cell $check \_witness_.check_flatten_checker_inst__assert_rvfi_insn_check_sv_164_72
    parameter \TRG_WIDTH 0
    parameter \TRG_POLARITY 0'x
    parameter \TRG_ENABLE 0
    parameter \PRIORITY 32'11111111111111111111111111110110
    parameter \FORMAT ""
    parameter \FLAVOR "assert"
    parameter \ARGS_WIDTH 0
    connect \TRG { }
    connect \EN $flatten\checker_inst.$assert$rvfi_insn_check.sv:164$72_EN
    connect \ARGS { }
    connect \A $flatten\checker_inst.$eq$rvfi_insn_check.sv:164$73_Y
  end
  attribute \src "rvfi_insn_check.sv:147.6-147.28"
  attribute \hdlname "_witness_ check_flatten_checker_inst__assert_rvfi_insn_check_sv_147_69"
  cell $check \_witness_.check_flatten_checker_inst__assert_rvfi_insn_check_sv_147_69
    parameter \TRG_WIDTH 0
    parameter \TRG_POLARITY 0'x
    parameter \TRG_ENABLE 0
    parameter \PRIORITY 32'11111111111111111111111111110111
    parameter \FORMAT ""
    parameter \FLAVOR "assert"
    parameter \ARGS_WIDTH 0
    connect \TRG { }
    connect \EN 1'0
    connect \ARGS { }
    connect \A 1'1
  end
  attribute \src "rvfi_insn_check.sv:146.6-146.27"
  attribute \hdlname "_witness_ check_flatten_checker_inst__assert_rvfi_insn_check_sv_146_67"
  cell $check \_witness_.check_flatten_checker_inst__assert_rvfi_insn_check_sv_146_67
    parameter \TRG_WIDTH 0
    parameter \TRG_POLARITY 0'x
    parameter \TRG_ENABLE 0
    parameter \PRIORITY 32'11111111111111111111111111111000
    parameter \FORMAT ""
    parameter \FLAVOR "assert"
    parameter \ARGS_WIDTH 0
    connect \TRG { }
    connect \EN 1'0
    connect \ARGS { }
    connect \A $flatten\checker_inst.$eq$rvfi_insn_check.sv:146$68_Y
  end
  attribute \src "rvfi_insn_check.sv:145.6-145.26"
  attribute \hdlname "_witness_ check_flatten_checker_inst__assert_rvfi_insn_check_sv_145_65"
  cell $check \_witness_.check_flatten_checker_inst__assert_rvfi_insn_check_sv_145_65
    parameter \TRG_WIDTH 0
    parameter \TRG_POLARITY 0'x
    parameter \TRG_ENABLE 0
    parameter \PRIORITY 32'11111111111111111111111111111001
    parameter \FORMAT ""
    parameter \FLAVOR "assert"
    parameter \ARGS_WIDTH 0
    connect \TRG { }
    connect \EN 1'0
    connect \ARGS { }
    connect \A $flatten\checker_inst.$eq$rvfi_insn_check.sv:145$66_Y
  end
  attribute \src "rvfi_insn_check.sv:144.6-144.18"
  attribute \hdlname "_witness_ check_flatten_checker_inst__assert_rvfi_insn_check_sv_144_64"
  cell $check \_witness_.check_flatten_checker_inst__assert_rvfi_insn_check_sv_144_64
    parameter \TRG_WIDTH 0
    parameter \TRG_POLARITY 0'x
    parameter \TRG_ENABLE 0
    parameter \PRIORITY 32'11111111111111111111111111111010
    parameter \FORMAT ""
    parameter \FLAVOR "assert"
    parameter \ARGS_WIDTH 0
    connect \TRG { }
    connect \EN 1'0
    connect \ARGS { }
    connect \A 1'0
  end
  attribute \src "rvfi_testbench.sv:30.14-30.42"
  attribute \hdlname "_witness_ check_assume_rvfi_testbench_sv_30_4"
  cell $check \_witness_.check_assume_rvfi_testbench_sv_30_4
    parameter \TRG_WIDTH 0
    parameter \TRG_POLARITY 0'x
    parameter \TRG_ENABLE 0
    parameter \PRIORITY 32'11111111111111111111111111111111
    parameter \FORMAT ""
    parameter \FLAVOR "assume"
    parameter \ARGS_WIDTH 0
    connect \TRG { }
    connect \EN 1'1
    connect \ARGS { }
    connect \A $eq$rvfi_testbench.sv:30$5_Y
  end
  attribute \src "rvfi_testbench.sv:37.16-37.65"
  cell $mux $ternary$rvfi_testbench.sv:37$10
    parameter \WIDTH 8
    connect \Y $0\cycle_reg[7:0]
    connect \S \reset
    connect \B 8'00000001
    connect \A $add$rvfi_testbench.sv:37$9_Y
  end
  attribute \src "rvfi_testbench.sv:34.21-34.46"
  cell $mux $ternary$rvfi_testbench.sv:34$6
    parameter \WIDTH 8
    connect \Y \cycle
    connect \S \reset
    connect \B 8'00000000
    connect \A \cycle_reg
  end
  attribute \src "rvfi_testbench.sv:36.2-38.5"
  cell $dff $procdff$1855
    parameter \WIDTH 8
    parameter \CLK_POLARITY 1'1
    connect \Q \cycle_reg
    connect \D $0\cycle_reg[7:0]
    connect \CLK \clock
  end
  attribute \src "rvfi_testbench.sv:37.45-37.64"
  cell $ne $ne$rvfi_testbench.sv:37$8
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 8
    parameter \B_SIGNED 0
    parameter \A_WIDTH 8
    parameter \A_SIGNED 0
    connect \Y $auto$wreduce.cc:514:run$1950 [0]
    connect \B 8'11111111
    connect \A \cycle_reg
  end
  attribute \src "rvfi_testbench.sv:42.12-42.21"
  cell $lt $lt$rvfi_testbench.sv:42$11
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 8
    parameter \A_SIGNED 0
    connect \Y \checker_inst.reset
    connect \B 1'1
    connect \A \cycle
  end
  attribute \src "rvfi_testbench.sv:30.31-30.41"
  attribute \module_not_derived 1
  cell $initstate $initstate$2
    connect \Y $initstate$2_wire
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2857.10-2857.25|/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2857.7-2859.10"
  attribute \full_case 1
  cell $mux $flatten\wrapper.\cpu.\coreArea_srcPlugin_regfileread_regfile.$procmux$1276
    parameter \WIDTH 5
    connect \Y $flatten\wrapper.\cpu.\coreArea_srcPlugin_regfileread_regfile.$0$memwr$\mem$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2858$492_ADDR[4:0]$496
    connect \S \wrapper.cpu.coreArea_srcPlugin_regfileread_regfile.io_writer_valid
    connect \B \wrapper.cpu.coreArea_pipeline_ctrl_7_up_IntAlu_RESULT_address
    connect \A 5'x
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2857.10-2857.25|/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2857.7-2859.10"
  attribute \full_case 1
  cell $mux $flatten\wrapper.\cpu.\coreArea_srcPlugin_regfileread_regfile.$procmux$1270
    parameter \WIDTH 64
    connect \Y $flatten\wrapper.\cpu.\coreArea_srcPlugin_regfileread_regfile.$0$memwr$\mem$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2858$492_DATA[63:0]$497
    connect \S \wrapper.cpu.coreArea_srcPlugin_regfileread_regfile.io_writer_valid
    connect \B \wrapper.cpu.coreArea_pipeline_ctrl_7_up_IntAlu_RESULT_data
    connect \A 64'x
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2857.10-2857.25|/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2857.7-2859.10"
  attribute \full_case 1
  cell $mux $flatten\wrapper.\cpu.\coreArea_srcPlugin_regfileread_regfile.$procmux$1264
    parameter \WIDTH 1
    connect \Y $flatten\wrapper.\cpu.\coreArea_srcPlugin_regfileread_regfile.$0$memwr$\mem$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2858$492_EN[63:0]$498 [63]
    connect \S \wrapper.cpu.coreArea_srcPlugin_regfileread_regfile.io_writer_valid
    connect \B 1'1
    connect \A 1'0
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2945.30-2945.64"
  cell $xor $flatten\wrapper.\cpu.\coreArea_fetch_fifo.$xor$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2945$520
    parameter \Y_WIDTH 4
    parameter \B_WIDTH 4
    parameter \B_SIGNED 0
    parameter \A_WIDTH 4
    parameter \A_SIGNED 0
    connect \Y $flatten\wrapper.\cpu.\coreArea_fetch_fifo.$xor$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2945$520_Y
    connect \B \wrapper.cpu.coreArea_fetch_fifo.logic_pop_sync_popReg
    connect \A \wrapper.cpu.coreArea_fetch_fifo.logic_ptr_push
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2982.29-2982.58"
  cell $sub $flatten\wrapper.\cpu.\coreArea_fetch_fifo.$sub$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2982$532
    parameter \Y_WIDTH 4
    parameter \B_WIDTH 4
    parameter \B_SIGNED 0
    parameter \A_WIDTH 4
    parameter \A_SIGNED 0
    connect \Y \wrapper.cpu.coreArea_fetch_fifo_io_availability
    connect \B \wrapper.cpu.coreArea_fetch_fifo.logic_ptr_occupancy
    connect \A 4'1000
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2947.33-2947.67"
  cell $sub $flatten\wrapper.\cpu.\coreArea_fetch_fifo.$sub$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2947$524
    parameter \Y_WIDTH 4
    parameter \B_WIDTH 4
    parameter \B_SIGNED 0
    parameter \A_WIDTH 4
    parameter \A_SIGNED 0
    connect \Y \wrapper.cpu.coreArea_fetch_fifo.logic_ptr_occupancy
    connect \B \wrapper.cpu.coreArea_fetch_fifo.logic_pop_sync_popReg
    connect \A \wrapper.cpu.coreArea_fetch_fifo.logic_ptr_push
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2923.10-2923.15|/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2923.7-2925.10"
  attribute \full_case 1
  cell $mux $flatten\wrapper.\cpu.\coreArea_fetch_fifo.$procmux$1249
    parameter \WIDTH 3
    connect \Y $flatten\wrapper.\cpu.\coreArea_fetch_fifo.$0$memwr$\logic_ram$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2924$505_ADDR[2:0]$507
    connect \S \wrapper.cpu.coreArea_fetch_fifo._zz_1
    connect \B \wrapper.cpu.coreArea_fetch_fifo.logic_ptr_push [2:0]
    connect \A 3'x
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2923.10-2923.15|/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2923.7-2925.10"
  attribute \full_case 1
  cell $mux $flatten\wrapper.\cpu.\coreArea_fetch_fifo.$procmux$1243
    parameter \WIDTH 64
    connect \Y $flatten\wrapper.\cpu.\coreArea_fetch_fifo.$0$memwr$\logic_ram$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2924$505_DATA[63:0]$508
    connect \S \wrapper.cpu.coreArea_fetch_fifo._zz_1
    connect \B \wrapper.cpu.coreArea_fetch_fifo.io_push_payload
    connect \A 64'x
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2923.10-2923.15|/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2923.7-2925.10"
  attribute \full_case 1
  cell $mux $flatten\wrapper.\cpu.\coreArea_fetch_fifo.$procmux$1237
    parameter \WIDTH 1
    connect \Y $flatten\wrapper.\cpu.\coreArea_fetch_fifo.$0$memwr$\logic_ram$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2924$505_EN[63:0]$509 [63]
    connect \S \wrapper.cpu.coreArea_fetch_fifo._zz_1
    connect \B 1'1
    connect \A 1'0
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2931.10-2931.43|/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2931.7-2933.10"
  cell $mux $flatten\wrapper.\cpu.\coreArea_fetch_fifo.$procmux$1231
    parameter \WIDTH 64
    connect \Y $flatten\wrapper.\cpu.\coreArea_fetch_fifo.$0\logic_ram_spinal_port1[63:0]
    connect \S \wrapper.cpu.coreArea_fetch_fifo.logic_pop_addressGen_fire
    connect \B $flatten\wrapper.\cpu.\coreArea_fetch_fifo.$memrd$\logic_ram$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2932$517_DATA
    connect \A \wrapper.cpu.coreArea_fetch_fifo.logic_ram_spinal_port1
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2939.8-2939.36|/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2939.5-2941.8"
  attribute \full_case 1
  cell $mux $flatten\wrapper.\cpu.\coreArea_fetch_fifo.$procmux$1229
    parameter \WIDTH 1
    connect \Y \wrapper.cpu.coreArea_fetch_fifo._zz_1
    connect \S \wrapper.cpu.coreArea_fetch_fifo.io_push_fire
    connect \B 1'1
    connect \A 1'0
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2960.8-2960.24|/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2960.5-2962.8"
  attribute \full_case 1
  cell $mux $flatten\wrapper.\cpu.\coreArea_fetch_fifo.$procmux$1226
    parameter \WIDTH 1
    connect \Y \wrapper.cpu.coreArea_fetch_fifo.logic_pop_addressGen_ready
    connect \S \wrapper.cpu.coreArea_fetch_fifo.logic_pop_addressGen_rValid
    connect \B \wrapper.cpu.coreArea_fetch_fifo.io_pop_ready
    connect \A 1'1
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2985.10-2985.18|/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2985.7-3020.10"
  attribute \full_case 1
  cell $mux $flatten\wrapper.\cpu.\coreArea_fetch_fifo.$procmux$1221
    parameter \WIDTH 4
    connect \Y $flatten\wrapper.\cpu.\coreArea_fetch_fifo.$0\logic_ptr_push[3:0]
    connect \S \reset
    connect \B 4'0000
    connect \A $flatten\wrapper.\cpu.\coreArea_fetch_fifo.$procmux$1216_Y
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2998.12-2998.28|/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2998.9-3000.12"
  cell $mux $flatten\wrapper.\cpu.\coreArea_fetch_fifo.$procmux$1216
    parameter \WIDTH 4
    connect \Y $flatten\wrapper.\cpu.\coreArea_fetch_fifo.$procmux$1216_Y
    connect \S \wrapper.cpu.coreArea_fetch_fifo.io_push_fire
    connect \B $flatten\wrapper.\cpu.\coreArea_fetch_fifo.$add$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2999$534_Y
    connect \A \wrapper.cpu.coreArea_fetch_fifo.logic_ptr_push
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2985.10-2985.18|/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2985.7-3020.10"
  attribute \full_case 1
  cell $mux $flatten\wrapper.\cpu.\coreArea_fetch_fifo.$procmux$1212
    parameter \WIDTH 4
    connect \Y $flatten\wrapper.\cpu.\coreArea_fetch_fifo.$0\logic_ptr_pop[3:0]
    connect \S \reset
    connect \B 4'0000
    connect \A $flatten\wrapper.\cpu.\coreArea_fetch_fifo.$procmux$1207_Y
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3001.12-3001.27|/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3001.9-3003.12"
  cell $mux $flatten\wrapper.\cpu.\coreArea_fetch_fifo.$procmux$1207
    parameter \WIDTH 4
    connect \Y $flatten\wrapper.\cpu.\coreArea_fetch_fifo.$procmux$1207_Y
    connect \S \wrapper.cpu.coreArea_fetch_fifo.logic_pop_addressGen_fire
    connect \B $flatten\wrapper.\cpu.\coreArea_fetch_fifo.$add$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3002$535_Y
    connect \A \wrapper.cpu.coreArea_fetch_fifo.logic_ptr_pop
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2985.10-2985.18|/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2985.7-3020.10"
  attribute \full_case 1
  cell $mux $flatten\wrapper.\cpu.\coreArea_fetch_fifo.$procmux$1194
    parameter \WIDTH 1
    connect \Y $flatten\wrapper.\cpu.\coreArea_fetch_fifo.$0\logic_pop_addressGen_rValid[0:0]
    connect \S \reset
    connect \B 1'0
    connect \A $flatten\wrapper.\cpu.\coreArea_fetch_fifo.$procmux$1189_Y
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3008.12-3008.38|/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3008.9-3010.12"
  cell $mux $flatten\wrapper.\cpu.\coreArea_fetch_fifo.$procmux$1189
    parameter \WIDTH 1
    connect \Y $flatten\wrapper.\cpu.\coreArea_fetch_fifo.$procmux$1189_Y
    connect \S \wrapper.cpu.coreArea_fetch_fifo.logic_pop_addressGen_ready
    connect \B \wrapper.cpu.coreArea_fetch_fifo.logic_pop_addressGen_valid
    connect \A \wrapper.cpu.coreArea_fetch_fifo.logic_pop_addressGen_rValid
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2985.10-2985.18|/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2985.7-3020.10"
  attribute \full_case 1
  cell $mux $flatten\wrapper.\cpu.\coreArea_fetch_fifo.$procmux$1185
    parameter \WIDTH 4
    connect \Y $flatten\wrapper.\cpu.\coreArea_fetch_fifo.$0\logic_pop_sync_popReg[3:0]
    connect \S \reset
    connect \B 4'0000
    connect \A $flatten\wrapper.\cpu.\coreArea_fetch_fifo.$procmux$1180_Y
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3014.12-3014.46|/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3014.9-3016.12"
  cell $mux $flatten\wrapper.\cpu.\coreArea_fetch_fifo.$procmux$1180
    parameter \WIDTH 4
    connect \Y $flatten\wrapper.\cpu.\coreArea_fetch_fifo.$procmux$1180_Y
    connect \S \wrapper.cpu.coreArea_fetch_fifo.logic_pop_sync_readArbitation_fire
    connect \B \wrapper.cpu.coreArea_fetch_fifo.logic_ptr_pop
    connect \A \wrapper.cpu.coreArea_fetch_fifo.logic_pop_sync_popReg
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2929.3-2935.6"
  cell $dff $flatten\wrapper.\cpu.\coreArea_fetch_fifo.$procdff$1862
    parameter \WIDTH 64
    parameter \CLK_POLARITY 1'1
    connect \Q \wrapper.cpu.coreArea_fetch_fifo.logic_ram_spinal_port1
    connect \D $flatten\wrapper.\cpu.\coreArea_fetch_fifo.$0\logic_ram_spinal_port1[63:0]
    connect \CLK \clock
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2983.3-3022.6"
  cell $dff $flatten\wrapper.\cpu.\coreArea_fetch_fifo.$procdff$1861
    parameter \WIDTH 4
    parameter \CLK_POLARITY 1'1
    connect \Q \wrapper.cpu.coreArea_fetch_fifo.logic_pop_sync_popReg
    connect \D $flatten\wrapper.\cpu.\coreArea_fetch_fifo.$0\logic_pop_sync_popReg[3:0]
    connect \CLK \clock
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2983.3-3022.6"
  cell $dff $flatten\wrapper.\cpu.\coreArea_fetch_fifo.$procdff$1860
    parameter \WIDTH 1
    parameter \CLK_POLARITY 1'1
    connect \Q \wrapper.cpu.coreArea_fetch_fifo.logic_pop_addressGen_rValid
    connect \D $flatten\wrapper.\cpu.\coreArea_fetch_fifo.$0\logic_pop_addressGen_rValid[0:0]
    connect \CLK \clock
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2983.3-3022.6"
  cell $dff $flatten\wrapper.\cpu.\coreArea_fetch_fifo.$procdff$1858
    parameter \WIDTH 4
    parameter \CLK_POLARITY 1'1
    connect \Q \wrapper.cpu.coreArea_fetch_fifo.logic_ptr_pop
    connect \D $flatten\wrapper.\cpu.\coreArea_fetch_fifo.$0\logic_ptr_pop[3:0]
    connect \CLK \clock
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2983.3-3022.6"
  cell $dff $flatten\wrapper.\cpu.\coreArea_fetch_fifo.$procdff$1857
    parameter \WIDTH 4
    parameter \CLK_POLARITY 1'1
    connect \Q \wrapper.cpu.coreArea_fetch_fifo.logic_ptr_push
    connect \D $flatten\wrapper.\cpu.\coreArea_fetch_fifo.$0\logic_ptr_push[3:0]
    connect \CLK \clock
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2954.40-2954.57"
  cell $logic_not $flatten\wrapper.\cpu.\coreArea_fetch_fifo.$logic_not$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2954$527
    parameter \Y_WIDTH 1
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y \wrapper.cpu.coreArea_fetch_fifo.logic_pop_addressGen_valid
    connect \A \wrapper.cpu.coreArea_fetch_fifo.logic_ptr_empty
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2948.27-2948.43"
  cell $logic_not $flatten\wrapper.\cpu.\coreArea_fetch_fifo.$logic_not$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2948$525
    parameter \Y_WIDTH 1
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y \wrapper.cpu.coreArea_fetch_fifo.io_push_ready
    connect \A \wrapper.cpu.coreArea_fetch_fifo.logic_ptr_full
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2979.48-2979.122"
  cell $logic_and $flatten\wrapper.\cpu.\coreArea_fetch_fifo.$logic_and$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2979$531
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y \wrapper.cpu.coreArea_fetch_fifo.logic_pop_sync_readArbitation_fire
    connect \B \wrapper.cpu.coreArea_fetch_fifo.io_pop_ready
    connect \A \wrapper.cpu.coreArea_fetch_fifo.logic_pop_addressGen_rValid
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2956.39-2956.95"
  cell $logic_and $flatten\wrapper.\cpu.\coreArea_fetch_fifo.$logic_and$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2956$528
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y \wrapper.cpu.coreArea_fetch_fifo.logic_pop_addressGen_fire
    connect \B \wrapper.cpu.coreArea_fetch_fifo.logic_pop_addressGen_ready
    connect \A \wrapper.cpu.coreArea_fetch_fifo.logic_pop_addressGen_valid
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2949.26-2949.56"
  cell $logic_and $flatten\wrapper.\cpu.\coreArea_fetch_fifo.$logic_and$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2949$526
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y \wrapper.cpu.coreArea_fetch_fifo.io_push_fire
    connect \B \wrapper.cpu.coreArea_fetch_fifo.io_push_ready
    connect \A \wrapper.cpu.coreArea_fetch_fifo.io_push_valid
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2946.29-2946.60"
  cell $eq $flatten\wrapper.\cpu.\coreArea_fetch_fifo.$eq$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2946$523
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 4
    parameter \B_SIGNED 0
    parameter \A_WIDTH 4
    parameter \A_SIGNED 0
    connect \Y \wrapper.cpu.coreArea_fetch_fifo.logic_ptr_empty
    connect \B \wrapper.cpu.coreArea_fetch_fifo.logic_ptr_pop
    connect \A \wrapper.cpu.coreArea_fetch_fifo.logic_ptr_push
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2945.28-2945.87"
  cell $logic_not $flatten\wrapper.\cpu.\coreArea_fetch_fifo.$eq$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2945$522
    parameter \Y_WIDTH 1
    parameter \A_WIDTH 4
    parameter \A_SIGNED 0
    connect \Y \wrapper.cpu.coreArea_fetch_fifo.logic_ptr_full
    connect \A { $flatten\wrapper.\cpu.\coreArea_fetch_fifo.$auto$rtlil.cc:3135:Not$1943 $flatten\wrapper.\cpu.\coreArea_fetch_fifo.$xor$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2945$520_Y [2:0] }
  end
  cell $not $flatten\wrapper.\cpu.\coreArea_fetch_fifo.$auto$opt_expr.cc:716:replace_const_cells$1942
    parameter \Y_WIDTH 1
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y $flatten\wrapper.\cpu.\coreArea_fetch_fifo.$auto$rtlil.cc:3135:Not$1943
    connect \A $flatten\wrapper.\cpu.\coreArea_fetch_fifo.$xor$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2945$520_Y [3]
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3002.29-3002.52"
  cell $add $flatten\wrapper.\cpu.\coreArea_fetch_fifo.$add$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3002$535
    parameter \Y_WIDTH 4
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 4
    parameter \A_SIGNED 0
    connect \Y $flatten\wrapper.\cpu.\coreArea_fetch_fifo.$add$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3002$535_Y
    connect \B 1'1
    connect \A \wrapper.cpu.coreArea_fetch_fifo.logic_ptr_pop
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2999.30-2999.54"
  cell $add $flatten\wrapper.\cpu.\coreArea_fetch_fifo.$add$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2999$534
    parameter \Y_WIDTH 4
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 4
    parameter \A_SIGNED 0
    connect \Y $flatten\wrapper.\cpu.\coreArea_fetch_fifo.$add$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2999$534_Y
    connect \B 1'1
    connect \A \wrapper.cpu.coreArea_fetch_fifo.logic_ptr_push
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2349.52-2349.141"
  cell $xor $flatten\wrapper.\cpu.$xor$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2349$411
    parameter \Y_WIDTH 64
    parameter \B_WIDTH 64
    parameter \B_SIGNED 0
    parameter \A_WIDTH 64
    parameter \A_SIGNED 0
    connect \Y $flatten\wrapper.\cpu.$xor$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2349$411_Y
    connect \B \wrapper.cpu.coreArea_pipeline_ctrl_6_up_SrcPlugin_RS2
    connect \A \wrapper.cpu.coreArea_pipeline_ctrl_6_up_SrcPlugin_RS1
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2322.52-2322.143"
  cell $xor $flatten\wrapper.\cpu.$xor$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2322$408
    parameter \Y_WIDTH 64
    parameter \B_WIDTH 64
    parameter \B_SIGNED 0
    parameter \A_WIDTH 64
    parameter \A_SIGNED 0
    connect \Y $flatten\wrapper.\cpu.$xor$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2322$408_Y
    connect \B \wrapper.cpu.coreArea_pipeline_ctrl_6_up_SrcPlugin_IMMED
    connect \A \wrapper.cpu.coreArea_pipeline_ctrl_6_up_SrcPlugin_RS1
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2414.59-2414.158"
  cell $mux $flatten\wrapper.\cpu.$ternary$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2414$417
    parameter \WIDTH 64
    connect \Y $flatten\wrapper.\cpu.$ternary$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2414$417_Y
    connect \S $flatten\wrapper.\cpu.$eq$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2414$416_Y
    connect \B 64'0000000000000000000000000000000000000000000000000000000000000000
    connect \A \wrapper.cpu.coreArea_intalu_aluNodeStage_result
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2309.43-2309.149"
  cell $mux $flatten\wrapper.\cpu.$ternary$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2309$404
    parameter \WIDTH 64
    connect \Y \wrapper.cpu.coreArea_pipeline_ctrl_5_down_SrcPlugin_RS2
    connect \S $flatten\wrapper.\cpu.$eq$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2309$403_Y
    connect \B \wrapper.cpu.coreArea_srcPlugin_rs2Reader_data
    connect \A 64'0000000000000000000000000000000000000000000000000000000000000000
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2308.43-2308.149"
  cell $mux $flatten\wrapper.\cpu.$ternary$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2308$402
    parameter \WIDTH 64
    connect \Y \wrapper.cpu.coreArea_pipeline_ctrl_5_down_SrcPlugin_RS1
    connect \S $flatten\wrapper.\cpu.$eq$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2308$401_Y
    connect \B \wrapper.cpu.coreArea_srcPlugin_rs1Reader_data
    connect \A 64'0000000000000000000000000000000000000000000000000000000000000000
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2292.47-2292.160"
  cell $mux $flatten\wrapper.\cpu.$ternary$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2292$397
    parameter \WIDTH 64
    connect \Y \wrapper.cpu.coreArea_srcPlugin_rs2Reader_data
    connect \S $flatten\wrapper.\cpu.$eq$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2292$396_Y
    connect \B 64'0000000000000000000000000000000000000000000000000000000000000000
    connect \A \wrapper.cpu.coreArea_srcPlugin_regfileread_regfile_io_readerRS2_data
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2291.47-2291.160"
  cell $mux $flatten\wrapper.\cpu.$ternary$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2291$395
    parameter \WIDTH 64
    connect \Y \wrapper.cpu.coreArea_srcPlugin_rs1Reader_data
    connect \S $flatten\wrapper.\cpu.$eq$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2291$394_Y
    connect \B 64'0000000000000000000000000000000000000000000000000000000000000000
    connect \A \wrapper.cpu.coreArea_srcPlugin_regfileread_regfile_io_readerRS1_data
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:775.60-775.173"
  cell $sub $flatten\wrapper.\cpu.$sub$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:775$184
    parameter \Y_WIDTH 64
    parameter \B_WIDTH 64
    parameter \B_SIGNED 1
    parameter \A_WIDTH 64
    parameter \A_SIGNED 1
    connect \Y \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_18
    connect \B \wrapper.cpu.coreArea_pipeline_ctrl_6_up_SrcPlugin_RS2
    connect \A \wrapper.cpu.coreArea_pipeline_ctrl_6_up_SrcPlugin_RS1
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2712.37-2712.96"
  cell $sub $flatten\wrapper.\cpu.$sub$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2712$470
    parameter \Y_WIDTH 4
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 4
    parameter \A_SIGNED 0
    connect \Y $flatten\wrapper.\cpu.$sub$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2712$470_Y
    connect \B \wrapper.cpu.coreArea_fetch_fifo.io_push_valid
    connect \A \wrapper.cpu._zz_coreArea_fetch_inflight
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:796.60-796.158"
  cell $sshr $flatten\wrapper.\cpu.$sshr$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:796$190
    parameter \Y_WIDTH 32
    parameter \B_WIDTH 5
    parameter \B_SIGNED 0
    parameter \A_WIDTH 64
    parameter \A_SIGNED 0
    connect \Y \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_38
    connect \B \wrapper.cpu.coreArea_pipeline_ctrl_6_up_SrcPlugin_RS2 [4:0]
    connect \A \wrapper.cpu.coreArea_pipeline_ctrl_6_up_SrcPlugin_RS1
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:792.60-792.170"
  cell $sshr $flatten\wrapper.\cpu.$sshr$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:792$189
    parameter \Y_WIDTH 32
    parameter \B_WIDTH 5
    parameter \B_SIGNED 0
    parameter \A_WIDTH 64
    parameter \A_SIGNED 1
    connect \Y \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_34
    connect \B \wrapper.cpu.coreArea_pipeline_ctrl_6_up_SrcPlugin_RS2 [4:0]
    connect \A \wrapper.cpu.coreArea_pipeline_ctrl_6_up_SrcPlugin_RS1
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:773.60-773.170"
  cell $sshr $flatten\wrapper.\cpu.$sshr$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:773$183
    parameter \Y_WIDTH 64
    parameter \B_WIDTH 6
    parameter \B_SIGNED 0
    parameter \A_WIDTH 64
    parameter \A_SIGNED 1
    connect \Y \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_16
    connect \B \wrapper.cpu.coreArea_pipeline_ctrl_6_up_SrcPlugin_RS2 [5:0]
    connect \A \wrapper.cpu.coreArea_pipeline_ctrl_6_up_SrcPlugin_RS1
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:772.60-772.158"
  cell $sshr $flatten\wrapper.\cpu.$sshr$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:772$182
    parameter \Y_WIDTH 64
    parameter \B_WIDTH 6
    parameter \B_SIGNED 0
    parameter \A_WIDTH 64
    parameter \A_SIGNED 0
    connect \Y \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_15
    connect \B \wrapper.cpu.coreArea_pipeline_ctrl_6_up_SrcPlugin_RS2 [5:0]
    connect \A \wrapper.cpu.coreArea_pipeline_ctrl_6_up_SrcPlugin_RS1
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:766.59-766.171"
  cell $sshr $flatten\wrapper.\cpu.$sshr$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:766$179
    parameter \Y_WIDTH 64
    parameter \B_WIDTH 6
    parameter \B_SIGNED 0
    parameter \A_WIDTH 64
    parameter \A_SIGNED 1
    connect \Y \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_9
    connect \B \wrapper.cpu.coreArea_pipeline_ctrl_6_up_SrcPlugin_IMMED [5:0]
    connect \A \wrapper.cpu.coreArea_pipeline_ctrl_6_up_SrcPlugin_RS1
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:765.59-765.159"
  cell $sshr $flatten\wrapper.\cpu.$sshr$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:765$178
    parameter \Y_WIDTH 64
    parameter \B_WIDTH 6
    parameter \B_SIGNED 0
    parameter \A_WIDTH 64
    parameter \A_SIGNED 0
    connect \Y \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_8
    connect \B \wrapper.cpu.coreArea_pipeline_ctrl_6_up_SrcPlugin_IMMED [5:0]
    connect \A \wrapper.cpu.coreArea_pipeline_ctrl_6_up_SrcPlugin_RS1
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:789.60-789.158"
  cell $sshl $flatten\wrapper.\cpu.$sshl$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:789$188
    parameter \Y_WIDTH 32
    parameter \B_WIDTH 5
    parameter \B_SIGNED 0
    parameter \A_WIDTH 64
    parameter \A_SIGNED 0
    connect \Y \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_31
    connect \B \wrapper.cpu.coreArea_pipeline_ctrl_6_up_SrcPlugin_RS2 [4:0]
    connect \A \wrapper.cpu.coreArea_pipeline_ctrl_6_up_SrcPlugin_RS1
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:771.60-771.158"
  cell $sshl $flatten\wrapper.\cpu.$sshl$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:771$181
    parameter \Y_WIDTH 64
    parameter \B_WIDTH 6
    parameter \B_SIGNED 0
    parameter \A_WIDTH 64
    parameter \A_SIGNED 0
    connect \Y \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_14
    connect \B \wrapper.cpu.coreArea_pipeline_ctrl_6_up_SrcPlugin_RS2 [5:0]
    connect \A \wrapper.cpu.coreArea_pipeline_ctrl_6_up_SrcPlugin_RS1
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:764.59-764.159"
  cell $sshl $flatten\wrapper.\cpu.$sshl$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:764$177
    parameter \Y_WIDTH 64
    parameter \B_WIDTH 6
    parameter \B_SIGNED 0
    parameter \A_WIDTH 64
    parameter \A_SIGNED 0
    connect \Y \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_7
    connect \B \wrapper.cpu.coreArea_pipeline_ctrl_6_up_SrcPlugin_IMMED [5:0]
    connect \A \wrapper.cpu.coreArea_pipeline_ctrl_6_up_SrcPlugin_RS1
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2220.82-2220.128"
  cell $shiftx $flatten\wrapper.\cpu.$shiftx$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2220$376
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 5
    parameter \B_SIGNED 0
    parameter \A_WIDTH 32
    parameter \A_SIGNED 0
    connect \Y \wrapper.cpu.coreArea_dispatcher_hcs_writes_rs2Busy
    connect \B \wrapper.cpu.coreArea_pipeline_ctrl_4_up_Decoder_RS2_ADDR
    connect \A \wrapper.cpu.coreArea_dispatcher_hcs_regBusy
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2219.82-2219.128"
  cell $shiftx $flatten\wrapper.\cpu.$shiftx$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2219$375
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 5
    parameter \B_SIGNED 0
    parameter \A_WIDTH 32
    parameter \A_SIGNED 0
    connect \Y \wrapper.cpu.coreArea_dispatcher_hcs_writes_rs1Busy
    connect \B \wrapper.cpu.coreArea_pipeline_ctrl_4_up_Decoder_RS1_ADDR
    connect \A \wrapper.cpu.coreArea_dispatcher_hcs_regBusy
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2723.11-2723.103"
  cell $shift $flatten\wrapper.\cpu.$shift$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2723$487
    parameter \Y_WIDTH 32
    parameter \B_WIDTH 6
    parameter \B_SIGNED 1
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y $flatten\wrapper.\cpu.$shift$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2723$487_Y
    connect \B $flatten\wrapper.\cpu.$neg$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2723$482_Y
    connect \A 1'0
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2723.11-2723.103"
  cell $shift $flatten\wrapper.\cpu.$shift$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2723$483
    parameter \Y_WIDTH 32
    parameter \B_WIDTH 6
    parameter \B_SIGNED 1
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y $flatten\wrapper.\cpu.$shift$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2723$483_Y
    connect \B $flatten\wrapper.\cpu.$neg$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2723$482_Y
    connect \A 1'1
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2720.11-2720.95"
  cell $shift $flatten\wrapper.\cpu.$shift$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2720$474
    parameter \Y_WIDTH 32
    parameter \B_WIDTH 6
    parameter \B_SIGNED 1
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y $flatten\wrapper.\cpu.$shift$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2720$474_Y
    connect \B $flatten\wrapper.\cpu.$neg$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2720$473_Y
    connect \A 1'1
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:825.74-825.198"
  cell $reduce_or $flatten\wrapper.\cpu.$reduce_or$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:825$221
    parameter \Y_WIDTH 1
    parameter \A_WIDTH 12
    parameter \A_SIGNED 0
    connect \Y \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_5_73
    connect \A { \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_5_95 \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_5_94 \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_5_89 \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_5_88 \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_5_84 \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_5_82 \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_5_78 \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_5_76 \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_5_75 [4] \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_5_75 [1:0] \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_5_52 }
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:824.74-824.198"
  cell $reduce_or $flatten\wrapper.\cpu.$reduce_or$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:824$220
    parameter \Y_WIDTH 1
    parameter \A_WIDTH 11
    parameter \A_SIGNED 0
    connect \Y \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_5_51
    connect \A { \wrapper.cpu._zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_5_72 \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_5_71 \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_5_70 \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_5_65 \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_5_64 \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_5_60 \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_5_58 \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_5_54 \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_5_53 [3] \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_5_52 }
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2157.68-2157.244"
  cell $reduce_or $flatten\wrapper.\cpu.$reduce_or$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2157$350
    parameter \Y_WIDTH 1
    parameter \A_WIDTH 3
    parameter \A_SIGNED 0
    connect \Y \wrapper.cpu._zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4 [5]
    connect \A { \wrapper.cpu._zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_3 \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_5_2 \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_5 }
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2157.248-2157.426"
  cell $reduce_or $flatten\wrapper.\cpu.$reduce_or$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2157$349
    parameter \Y_WIDTH 1
    parameter \A_WIDTH 4
    parameter \A_SIGNED 0
    connect \Y \wrapper.cpu._zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4 [4]
    connect \A { \wrapper.cpu._zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_3 \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_5_8 \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_5_6 \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_5_4 }
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2157.430-2157.554"
  cell $reduce_or $flatten\wrapper.\cpu.$reduce_or$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2157$348
    parameter \Y_WIDTH 1
    parameter \A_WIDTH 7
    parameter \A_SIGNED 0
    connect \Y \wrapper.cpu._zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4 [3]
    connect \A { \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_5_28 \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_5_26 \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_5_22 \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_5_20 \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_5_16 \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_5_14 \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_5_10 }
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2157.558-2157.619"
  cell $reduce_or $flatten\wrapper.\cpu.$reduce_or$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2157$347
    parameter \Y_WIDTH 1
    parameter \A_WIDTH 7
    parameter \A_SIGNED 0
    connect \Y \wrapper.cpu._zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4 [2]
    connect \A { \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_5_48 \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_5_45 \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_5_43 \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_5_39 \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_5_37 \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_5_33 \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_5_31 }
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2152.65-2152.172"
  cell $reduce_or $flatten\wrapper.\cpu.$reduce_or$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2152$344
    parameter \Y_WIDTH 1
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y \wrapper.cpu._zz_coreArea_pipeline_ctrl_3_down_Decoder_IMMSEL_2 [2]
    connect \A { \wrapper.cpu._zz_coreArea_pipeline_ctrl_3_down_Decoder_IMMSEL_1 \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_5_52 }
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2152.228-2152.331"
  cell $reduce_or $flatten\wrapper.\cpu.$reduce_or$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2152$342
    parameter \Y_WIDTH 1
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y \wrapper.cpu._zz_coreArea_pipeline_ctrl_3_down_Decoder_IMMSEL_2 [0]
    connect \A { \wrapper.cpu._zz_coreArea_pipeline_ctrl_3_down_Decoder_IS_W \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_5_4 }
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2142.259-2142.362"
  cell $reduce_or $flatten\wrapper.\cpu.$reduce_or$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2142$332
    parameter \Y_WIDTH 1
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y \wrapper.cpu._zz_coreArea_pipeline_ctrl_3_down_Decoder_RS2TYPE_1 [1]
    connect \A { \wrapper.cpu._zz_coreArea_pipeline_ctrl_3_down_Decoder_RS2TYPE \wrapper.cpu._zz_coreArea_pipeline_ctrl_3_down_Decoder_IMMSEL_1 }
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2127.183-2127.284"
  cell $reduce_or $flatten\wrapper.\cpu.$reduce_or$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2127$319
    parameter \Y_WIDTH 1
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y \wrapper.cpu._zz_coreArea_pipeline_ctrl_3_down_Decoder_EXECUTION_UNIT [1]
    connect \A { \wrapper.cpu._zz_coreArea_pipeline_ctrl_3_down_Decoder_IS_W \wrapper.cpu._zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode }
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2115.57-2115.614"
  cell $reduce_or $flatten\wrapper.\cpu.$reduce_or$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2115$311
    parameter \Y_WIDTH 1
    parameter \A_WIDTH 14
    parameter \A_SIGNED 0
    connect \Y \wrapper.cpu.coreArea_pipeline_ctrl_3_down_Decoder_VALID
    connect \A { $flatten\wrapper.\cpu.$eq$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2115$310_Y $flatten\wrapper.\cpu.$eq$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2115$308_Y $flatten\wrapper.\cpu.$eq$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2115$306_Y $flatten\wrapper.\cpu.$eq$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2115$304_Y \wrapper.cpu._zz_coreArea_pipeline_ctrl_3_down_Decoder_VALID_10 \wrapper.cpu._zz_coreArea_pipeline_ctrl_3_down_Decoder_VALID_9 \wrapper.cpu._zz_coreArea_pipeline_ctrl_3_down_Decoder_VALID_5 [7:4] \wrapper.cpu._zz_coreArea_pipeline_ctrl_3_down_Decoder_VALID_5 [1:0] \wrapper.cpu._zz_coreArea_pipeline_ctrl_3_down_Decoder_VALID_4 \wrapper.cpu._zz_coreArea_pipeline_ctrl_3_down_Decoder_VALID_3 }
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:943.66-943.66|/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:943.5-946.12"
  attribute \full_case 1
  cell $mux $flatten\wrapper.\cpu.$procmux$1798
    parameter \WIDTH 32
    connect \Y \wrapper.cpu._zz_coreArea_pipeline_ctrl_2_down_Decoder_INSTRUCTION
    connect \S \wrapper.cpu.coreArea_pipeline_ctrl_2_up_PC_PC [1]
    connect \B \wrapper.cpu.coreArea_fetch_fifo.logic_ram_spinal_port1 [63:32]
    connect \A \wrapper.cpu.coreArea_fetch_fifo.logic_ram_spinal_port1 [31:0]
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2182.8-2182.27|/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2182.5-2184.8"
  attribute \full_case 1
  cell $mux $flatten\wrapper.\cpu.$procmux$1793
    parameter \WIDTH 1
    connect \Y $flatten\wrapper.\cpu.$1\coreArea_pipeline_ctrl_4_down_Common_LANE_SEL[0:0]
    connect \S \wrapper.cpu.when_scheduler_l146
    connect \B \wrapper.cpu.coreArea_pipeline_ctrl_4_up_isFiring
    connect \A 1'0
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2185.8-2185.27|/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2185.5-2187.8"
  attribute \full_case 1
  cell $mux $flatten\wrapper.\cpu.$procmux$1790
    parameter \WIDTH 1
    connect \Y $flatten\wrapper.\cpu.$2\coreArea_pipeline_ctrl_4_down_Common_LANE_SEL[0:0]
    connect \S \wrapper.cpu.when_scheduler_l150
    connect \B \wrapper.cpu.coreArea_pipeline_ctrl_4_up_isFiring
    connect \A $flatten\wrapper.\cpu.$1\coreArea_pipeline_ctrl_4_down_Common_LANE_SEL[0:0]
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2188.8-2188.27|/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2188.5-2190.8"
  attribute \full_case 1
  cell $mux $flatten\wrapper.\cpu.$procmux$1787
    parameter \WIDTH 1
    connect \Y \wrapper.cpu.coreArea_pipeline_ctrl_4_down_Common_LANE_SEL
    connect \S \wrapper.cpu.when_scheduler_l154
    connect \B \wrapper.cpu.coreArea_pipeline_ctrl_4_up_isFiring
    connect \A $flatten\wrapper.\cpu.$2\coreArea_pipeline_ctrl_4_down_Common_LANE_SEL[0:0]
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2195.8-2195.27|/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2195.5-2197.8"
  attribute \full_case 1
  cell $mux $flatten\wrapper.\cpu.$procmux$1784
    parameter \WIDTH 1
    connect \Y \wrapper.cpu.coreArea_pipeline_ctrl_4_down_Dispatch_SENDTOALU
    connect \S \wrapper.cpu.when_scheduler_l146
    connect \B 1'1
    connect \A 1'0
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2230.8-2230.27|/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2230.5-2232.8"
  attribute \full_case 1
  cell $mux $flatten\wrapper.\cpu.$procmux$1775
    parameter \WIDTH 1
    connect \Y \wrapper.cpu.coreArea_dispatcher_hcs_init_willIncrement
    connect \S \wrapper.cpu.when_scheduler_l248
    connect \B 1'1
    connect \A 1'0
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2239.8-2239.49|/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2239.5-2243.8"
  attribute \full_case 1
  cell $mux $flatten\wrapper.\cpu.$procmux$1772
    parameter \WIDTH 3
    connect \Y \wrapper.cpu.coreArea_dispatcher_hcs_init_valueNext
    connect \S \wrapper.cpu.coreArea_dispatcher_hcs_init_willOverflow
    connect \B 3'001
    connect \A $flatten\wrapper.\cpu.$add$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2242$384_Y
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2266.53-2266.53|/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2266.5-2284.12"
  attribute \full_case 1
  cell $eq $flatten\wrapper.\cpu.$procmux$1767_CMP0
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 3
    parameter \A_SIGNED 0
    connect \Y $flatten\wrapper.\cpu.$procmux$1767_CMP
    connect \B 1'1
    connect \A \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_IMMSEL
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2269.10-2269.10|/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2266.5-2284.12"
  attribute \full_case 1
  cell $eq $flatten\wrapper.\cpu.$procmux$1766_CMP0
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 2
    parameter \B_SIGNED 0
    parameter \A_WIDTH 3
    parameter \A_SIGNED 0
    connect \Y $flatten\wrapper.\cpu.$procmux$1766_CMP
    connect \B 2'10
    connect \A \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_IMMSEL
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2272.10-2272.10|/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2266.5-2284.12"
  attribute \full_case 1
  cell $eq $flatten\wrapper.\cpu.$procmux$1765_CMP0
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 2
    parameter \B_SIGNED 0
    parameter \A_WIDTH 3
    parameter \A_SIGNED 0
    connect \Y $flatten\wrapper.\cpu.$procmux$1765_CMP
    connect \B 2'11
    connect \A \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_IMMSEL
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2275.10-2275.10|/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2266.5-2284.12"
  attribute \full_case 1
  cell $eq $flatten\wrapper.\cpu.$procmux$1764_CMP0
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 3
    parameter \B_SIGNED 0
    parameter \A_WIDTH 3
    parameter \A_SIGNED 0
    connect \Y $flatten\wrapper.\cpu.$procmux$1764_CMP
    connect \B 3'100
    connect \A \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_IMMSEL
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2278.10-2278.10|/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2266.5-2284.12"
  attribute \full_case 1
  cell $eq $flatten\wrapper.\cpu.$procmux$1763_CMP0
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 3
    parameter \B_SIGNED 0
    parameter \A_WIDTH 3
    parameter \A_SIGNED 0
    connect \Y $flatten\wrapper.\cpu.$procmux$1763_CMP
    connect \B 3'101
    connect \A \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_IMMSEL
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2278.10-2278.10|/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2266.5-2284.12"
  attribute \full_case 1
  cell $pmux $flatten\wrapper.\cpu.$procmux$1762
    parameter \WIDTH 64
    parameter \S_WIDTH 5
    connect \Y \wrapper.cpu._zz_coreArea_srcPlugin_immsel_sext_1
    connect \S { $flatten\wrapper.\cpu.$procmux$1767_CMP $flatten\wrapper.\cpu.$procmux$1766_CMP $flatten\wrapper.\cpu.$procmux$1765_CMP $flatten\wrapper.\cpu.$procmux$1764_CMP $flatten\wrapper.\cpu.$procmux$1763_CMP }
    connect \B { \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31:20] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31:25] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [11:7] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [7] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [30:25] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [11:8] 1'0 \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31:12] 12'000000000000 \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [19:12] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [20] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [30:21] 1'0 }
    connect \A 64'x
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2312.8-2312.23|/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2312.5-2314.8"
  attribute \full_case 1
  cell $mux $flatten\wrapper.\cpu.$procmux$1759
    parameter \WIDTH 64
    connect \Y \wrapper.cpu.coreArea_intalu_aluNodeStage_result
    connect \S \wrapper.cpu.coreArea_pipeline_ctrl_6_up_Dispatch_SENDTOALU
    connect \B \wrapper.cpu._zz_coreArea_intalu_aluNodeStage_result
    connect \A 64'x
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2320.56-2320.56|/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2320.5-2401.12"
  attribute \full_case 1
  cell $eq $flatten\wrapper.\cpu.$procmux$1757_CMP0
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 5
    parameter \B_SIGNED 0
    parameter \A_WIDTH 6
    parameter \A_SIGNED 0
    connect \Y $flatten\wrapper.\cpu.$procmux$1757_CMP
    connect \B 5'10110
    connect \A \wrapper.cpu.coreArea_pipeline_ctrl_6_up_Decoder_MicroCode
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2323.10-2323.10|/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2320.5-2401.12"
  attribute \full_case 1
  cell $eq $flatten\wrapper.\cpu.$procmux$1756_CMP0
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 5
    parameter \B_SIGNED 0
    parameter \A_WIDTH 6
    parameter \A_SIGNED 0
    connect \Y $flatten\wrapper.\cpu.$procmux$1756_CMP
    connect \B 5'10111
    connect \A \wrapper.cpu.coreArea_pipeline_ctrl_6_up_Decoder_MicroCode
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2326.10-2326.10|/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2320.5-2401.12"
  attribute \full_case 1
  cell $eq $flatten\wrapper.\cpu.$procmux$1755_CMP0
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 5
    parameter \B_SIGNED 0
    parameter \A_WIDTH 6
    parameter \A_SIGNED 0
    connect \Y $flatten\wrapper.\cpu.$procmux$1755_CMP
    connect \B 5'11000
    connect \A \wrapper.cpu.coreArea_pipeline_ctrl_6_up_Decoder_MicroCode
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2329.10-2329.10|/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2320.5-2401.12"
  attribute \full_case 1
  cell $eq $flatten\wrapper.\cpu.$procmux$1754_CMP0
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 5
    parameter \B_SIGNED 0
    parameter \A_WIDTH 6
    parameter \A_SIGNED 0
    connect \Y $flatten\wrapper.\cpu.$procmux$1754_CMP
    connect \B 5'10011
    connect \A \wrapper.cpu.coreArea_pipeline_ctrl_6_up_Decoder_MicroCode
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2332.10-2332.10|/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2320.5-2401.12"
  attribute \full_case 1
  cell $eq $flatten\wrapper.\cpu.$procmux$1753_CMP0
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 5
    parameter \B_SIGNED 0
    parameter \A_WIDTH 6
    parameter \A_SIGNED 0
    connect \Y $flatten\wrapper.\cpu.$procmux$1753_CMP
    connect \B 5'10100
    connect \A \wrapper.cpu.coreArea_pipeline_ctrl_6_up_Decoder_MicroCode
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2335.10-2335.10|/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2320.5-2401.12"
  attribute \full_case 1
  cell $eq $flatten\wrapper.\cpu.$procmux$1752_CMP0
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 5
    parameter \B_SIGNED 0
    parameter \A_WIDTH 6
    parameter \A_SIGNED 0
    connect \Y $flatten\wrapper.\cpu.$procmux$1752_CMP
    connect \B 5'10101
    connect \A \wrapper.cpu.coreArea_pipeline_ctrl_6_up_Decoder_MicroCode
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2338.10-2338.10|/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2320.5-2401.12"
  attribute \full_case 1
  cell $eq $flatten\wrapper.\cpu.$procmux$1751_CMP0
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 5
    parameter \B_SIGNED 0
    parameter \A_WIDTH 6
    parameter \A_SIGNED 0
    connect \Y $flatten\wrapper.\cpu.$procmux$1751_CMP
    connect \B 5'11001
    connect \A \wrapper.cpu.coreArea_pipeline_ctrl_6_up_Decoder_MicroCode
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2341.10-2341.10|/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2320.5-2401.12"
  attribute \full_case 1
  cell $eq $flatten\wrapper.\cpu.$procmux$1750_CMP0
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 5
    parameter \B_SIGNED 0
    parameter \A_WIDTH 6
    parameter \A_SIGNED 0
    connect \Y $flatten\wrapper.\cpu.$procmux$1750_CMP
    connect \B 5'11010
    connect \A \wrapper.cpu.coreArea_pipeline_ctrl_6_up_Decoder_MicroCode
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2344.10-2344.10|/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2320.5-2401.12"
  attribute \full_case 1
  cell $eq $flatten\wrapper.\cpu.$procmux$1749_CMP0
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 5
    parameter \B_SIGNED 0
    parameter \A_WIDTH 6
    parameter \A_SIGNED 0
    connect \Y $flatten\wrapper.\cpu.$procmux$1749_CMP
    connect \B 5'11011
    connect \A \wrapper.cpu.coreArea_pipeline_ctrl_6_up_Decoder_MicroCode
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2347.10-2347.10|/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2320.5-2401.12"
  attribute \full_case 1
  cell $eq $flatten\wrapper.\cpu.$procmux$1748_CMP0
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 6
    parameter \B_SIGNED 0
    parameter \A_WIDTH 6
    parameter \A_SIGNED 0
    connect \Y $flatten\wrapper.\cpu.$procmux$1748_CMP
    connect \B 6'100001
    connect \A \wrapper.cpu.coreArea_pipeline_ctrl_6_up_Decoder_MicroCode
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2350.10-2350.10|/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2320.5-2401.12"
  attribute \full_case 1
  cell $eq $flatten\wrapper.\cpu.$procmux$1747_CMP0
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 6
    parameter \B_SIGNED 0
    parameter \A_WIDTH 6
    parameter \A_SIGNED 0
    connect \Y $flatten\wrapper.\cpu.$procmux$1747_CMP
    connect \B 6'100100
    connect \A \wrapper.cpu.coreArea_pipeline_ctrl_6_up_Decoder_MicroCode
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2353.10-2353.10|/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2320.5-2401.12"
  attribute \full_case 1
  cell $eq $flatten\wrapper.\cpu.$procmux$1746_CMP0
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 6
    parameter \B_SIGNED 0
    parameter \A_WIDTH 6
    parameter \A_SIGNED 0
    connect \Y $flatten\wrapper.\cpu.$procmux$1746_CMP
    connect \B 6'100101
    connect \A \wrapper.cpu.coreArea_pipeline_ctrl_6_up_Decoder_MicroCode
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2356.10-2356.10|/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2320.5-2401.12"
  attribute \full_case 1
  cell $eq $flatten\wrapper.\cpu.$procmux$1745_CMP0
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 5
    parameter \B_SIGNED 0
    parameter \A_WIDTH 6
    parameter \A_SIGNED 0
    connect \Y $flatten\wrapper.\cpu.$procmux$1745_CMP
    connect \B 5'11100
    connect \A \wrapper.cpu.coreArea_pipeline_ctrl_6_up_Decoder_MicroCode
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2359.10-2359.10|/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2320.5-2401.12"
  attribute \full_case 1
  cell $eq $flatten\wrapper.\cpu.$procmux$1744_CMP0
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 5
    parameter \B_SIGNED 0
    parameter \A_WIDTH 6
    parameter \A_SIGNED 0
    connect \Y $flatten\wrapper.\cpu.$procmux$1744_CMP
    connect \B 5'11110
    connect \A \wrapper.cpu.coreArea_pipeline_ctrl_6_up_Decoder_MicroCode
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2362.10-2362.10|/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2320.5-2401.12"
  attribute \full_case 1
  cell $eq $flatten\wrapper.\cpu.$procmux$1743_CMP0
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 6
    parameter \B_SIGNED 0
    parameter \A_WIDTH 6
    parameter \A_SIGNED 0
    connect \Y $flatten\wrapper.\cpu.$procmux$1743_CMP
    connect \B 6'100010
    connect \A \wrapper.cpu.coreArea_pipeline_ctrl_6_up_Decoder_MicroCode
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2365.10-2365.10|/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2320.5-2401.12"
  attribute \full_case 1
  cell $eq $flatten\wrapper.\cpu.$procmux$1742_CMP0
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 6
    parameter \B_SIGNED 0
    parameter \A_WIDTH 6
    parameter \A_SIGNED 0
    connect \Y $flatten\wrapper.\cpu.$procmux$1742_CMP
    connect \B 6'100011
    connect \A \wrapper.cpu.coreArea_pipeline_ctrl_6_up_Decoder_MicroCode
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2368.10-2368.10|/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2320.5-2401.12"
  attribute \full_case 1
  cell $eq $flatten\wrapper.\cpu.$procmux$1741_CMP0
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 5
    parameter \B_SIGNED 0
    parameter \A_WIDTH 6
    parameter \A_SIGNED 0
    connect \Y $flatten\wrapper.\cpu.$procmux$1741_CMP
    connect \B 5'11101
    connect \A \wrapper.cpu.coreArea_pipeline_ctrl_6_up_Decoder_MicroCode
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2371.10-2371.10|/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2320.5-2401.12"
  attribute \full_case 1
  cell $eq $flatten\wrapper.\cpu.$procmux$1740_CMP0
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 5
    parameter \B_SIGNED 0
    parameter \A_WIDTH 6
    parameter \A_SIGNED 0
    connect \Y $flatten\wrapper.\cpu.$procmux$1740_CMP
    connect \B 5'11111
    connect \A \wrapper.cpu.coreArea_pipeline_ctrl_6_up_Decoder_MicroCode
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2374.10-2374.10|/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2320.5-2401.12"
  attribute \full_case 1
  cell $eq $flatten\wrapper.\cpu.$procmux$1739_CMP0
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 6
    parameter \B_SIGNED 0
    parameter \A_WIDTH 6
    parameter \A_SIGNED 0
    connect \Y $flatten\wrapper.\cpu.$procmux$1739_CMP
    connect \B 6'100000
    connect \A \wrapper.cpu.coreArea_pipeline_ctrl_6_up_Decoder_MicroCode
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2377.10-2377.10|/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2320.5-2401.12"
  attribute \full_case 1
  cell $eq $flatten\wrapper.\cpu.$procmux$1738_CMP0
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 6
    parameter \B_SIGNED 0
    parameter \A_WIDTH 6
    parameter \A_SIGNED 0
    connect \Y $flatten\wrapper.\cpu.$procmux$1738_CMP
    connect \B 6'110111
    connect \A \wrapper.cpu.coreArea_pipeline_ctrl_6_up_Decoder_MicroCode
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2380.10-2380.10|/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2320.5-2401.12"
  attribute \full_case 1
  cell $eq $flatten\wrapper.\cpu.$procmux$1737_CMP0
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 6
    parameter \B_SIGNED 0
    parameter \A_WIDTH 6
    parameter \A_SIGNED 0
    connect \Y $flatten\wrapper.\cpu.$procmux$1737_CMP
    connect \B 6'111001
    connect \A \wrapper.cpu.coreArea_pipeline_ctrl_6_up_Decoder_MicroCode
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2383.10-2383.10|/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2320.5-2401.12"
  attribute \full_case 1
  cell $eq $flatten\wrapper.\cpu.$procmux$1736_CMP0
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 6
    parameter \B_SIGNED 0
    parameter \A_WIDTH 6
    parameter \A_SIGNED 0
    connect \Y $flatten\wrapper.\cpu.$procmux$1736_CMP
    connect \B 6'111011
    connect \A \wrapper.cpu.coreArea_pipeline_ctrl_6_up_Decoder_MicroCode
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2386.10-2386.10|/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2320.5-2401.12"
  attribute \full_case 1
  cell $eq $flatten\wrapper.\cpu.$procmux$1735_CMP0
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 6
    parameter \B_SIGNED 0
    parameter \A_WIDTH 6
    parameter \A_SIGNED 0
    connect \Y $flatten\wrapper.\cpu.$procmux$1735_CMP
    connect \B 6'111010
    connect \A \wrapper.cpu.coreArea_pipeline_ctrl_6_up_Decoder_MicroCode
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2389.10-2389.10|/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2320.5-2401.12"
  attribute \full_case 1
  cell $eq $flatten\wrapper.\cpu.$procmux$1734_CMP0
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 6
    parameter \B_SIGNED 0
    parameter \A_WIDTH 6
    parameter \A_SIGNED 0
    connect \Y $flatten\wrapper.\cpu.$procmux$1734_CMP
    connect \B 6'111000
    connect \A \wrapper.cpu.coreArea_pipeline_ctrl_6_up_Decoder_MicroCode
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2392.10-2392.10|/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2320.5-2401.12"
  attribute \full_case 1
  cell $eq $flatten\wrapper.\cpu.$procmux$1733_CMP0
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 6
    parameter \A_SIGNED 0
    connect \Y $flatten\wrapper.\cpu.$procmux$1733_CMP
    connect \B 1'1
    connect \A \wrapper.cpu.coreArea_pipeline_ctrl_6_up_Decoder_MicroCode
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2395.10-2395.10|/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2320.5-2401.12"
  attribute \full_case 1
  cell $eq $flatten\wrapper.\cpu.$procmux$1732_CMP0
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 2
    parameter \B_SIGNED 0
    parameter \A_WIDTH 6
    parameter \A_SIGNED 0
    connect \Y $flatten\wrapper.\cpu.$procmux$1732_CMP
    connect \B 2'10
    connect \A \wrapper.cpu.coreArea_pipeline_ctrl_6_up_Decoder_MicroCode
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2395.10-2395.10|/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2320.5-2401.12"
  attribute \full_case 1
  cell $pmux $flatten\wrapper.\cpu.$procmux$1731
    parameter \WIDTH 64
    parameter \S_WIDTH 26
    connect \Y \wrapper.cpu._zz_coreArea_intalu_aluNodeStage_result
    connect \S { $flatten\wrapper.\cpu.$procmux$1757_CMP $flatten\wrapper.\cpu.$procmux$1756_CMP $flatten\wrapper.\cpu.$procmux$1755_CMP $flatten\wrapper.\cpu.$procmux$1754_CMP $flatten\wrapper.\cpu.$procmux$1753_CMP $flatten\wrapper.\cpu.$procmux$1752_CMP $flatten\wrapper.\cpu.$procmux$1751_CMP $flatten\wrapper.\cpu.$procmux$1750_CMP $flatten\wrapper.\cpu.$procmux$1749_CMP $flatten\wrapper.\cpu.$procmux$1748_CMP $flatten\wrapper.\cpu.$procmux$1747_CMP $flatten\wrapper.\cpu.$procmux$1746_CMP $flatten\wrapper.\cpu.$procmux$1745_CMP $flatten\wrapper.\cpu.$procmux$1744_CMP $flatten\wrapper.\cpu.$procmux$1743_CMP $flatten\wrapper.\cpu.$procmux$1742_CMP $flatten\wrapper.\cpu.$procmux$1741_CMP $flatten\wrapper.\cpu.$procmux$1740_CMP $flatten\wrapper.\cpu.$procmux$1739_CMP $flatten\wrapper.\cpu.$procmux$1738_CMP $flatten\wrapper.\cpu.$procmux$1737_CMP $flatten\wrapper.\cpu.$procmux$1736_CMP $flatten\wrapper.\cpu.$procmux$1735_CMP $flatten\wrapper.\cpu.$procmux$1734_CMP $flatten\wrapper.\cpu.$procmux$1733_CMP $flatten\wrapper.\cpu.$procmux$1732_CMP }
    connect \B { $flatten\wrapper.\cpu.$xor$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2322$408_Y $flatten\wrapper.\cpu.$or$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2325$409_Y $flatten\wrapper.\cpu.$and$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2328$410_Y \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result 63'000000000000000000000000000000000000000000000000000000000000000 \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_3 63'000000000000000000000000000000000000000000000000000000000000000 \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_6 \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_7 \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_8 \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_9 $flatten\wrapper.\cpu.$xor$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2349$411_Y $flatten\wrapper.\cpu.$or$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2352$412_Y $flatten\wrapper.\cpu.$and$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2355$413_Y \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_11 \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_14 \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_15 \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_16 \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_18 63'000000000000000000000000000000000000000000000000000000000000000 \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_21 63'000000000000000000000000000000000000000000000000000000000000000 \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_24 \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_11 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_11 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_11 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_11 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_11 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_11 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_11 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_11 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_11 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_11 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_11 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_11 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_11 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_11 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_11 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_11 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_11 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_11 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_11 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_11 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_11 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_11 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_11 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_11 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_11 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_11 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_11 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_11 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_11 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_11 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_11 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_11 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_11 [31:0] 32'00000000000000000000000000000000 \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_31 \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_34 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_34 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_34 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_34 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_34 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_34 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_34 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_34 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_34 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_34 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_34 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_34 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_34 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_34 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_34 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_34 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_34 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_34 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_34 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_34 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_34 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_34 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_34 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_34 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_34 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_34 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_34 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_34 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_34 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_34 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_34 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_34 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_34 32'00000000000000000000000000000000 \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_38 \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_18 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_18 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_18 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_18 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_18 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_18 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_18 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_18 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_18 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_18 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_18 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_18 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_18 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_18 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_18 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_18 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_18 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_18 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_18 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_18 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_18 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_18 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_18 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_18 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_18 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_18 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_18 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_18 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_18 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_18 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_18 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_18 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_18 [31:0] \wrapper.cpu.coreArea_pipeline_ctrl_6_up_SrcPlugin_RS2 \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_45 }
    connect \A 64'x
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2406.8-2406.23|/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2406.5-2408.8"
  attribute \full_case 1
  cell $mux $flatten\wrapper.\cpu.$procmux$1728
    parameter \WIDTH 5
    connect \Y \wrapper.cpu.coreArea_pipeline_ctrl_6_down_IntAlu_RESULT_address
    connect \S \wrapper.cpu.coreArea_pipeline_ctrl_6_up_Decoder_VALID
    connect \B \wrapper.cpu.coreArea_pipeline_ctrl_6_up_Decoder_RD_ADDR
    connect \A 5'x
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2413.8-2413.23|/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2413.5-2415.8"
  attribute \full_case 1
  cell $mux $flatten\wrapper.\cpu.$procmux$1725
    parameter \WIDTH 64
    connect \Y \wrapper.cpu.coreArea_pipeline_ctrl_6_down_IntAlu_RESULT_data
    connect \S \wrapper.cpu.coreArea_pipeline_ctrl_6_up_Decoder_VALID
    connect \B $flatten\wrapper.\cpu.$ternary$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2414$417_Y
    connect \A 64'x
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2420.8-2420.23|/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2420.5-2422.8"
  attribute \full_case 1
  cell $mux $flatten\wrapper.\cpu.$procmux$1722
    parameter \WIDTH 1
    connect \Y \wrapper.cpu.coreArea_pipeline_ctrl_6_down_IntAlu_RESULT_valid
    connect \S \wrapper.cpu.coreArea_pipeline_ctrl_6_up_Decoder_VALID
    connect \B $flatten\wrapper.\cpu.$logic_and$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2421$420_Y
    connect \A 1'0
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2504.8-2504.26|/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2504.5-2506.8"
  attribute \full_case 1
  cell $mux $flatten\wrapper.\cpu.$procmux$1719
    parameter \WIDTH 1
    connect \Y \wrapper.cpu.coreArea_pipeline_ctrl_0_down_isReady
    connect \S \wrapper.cpu.coreArea_pipeline_ctrl_1_up_valid
    connect \B \wrapper.cpu.coreArea_pipeline_ctrl_1_up_ready
    connect \A 1'1
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2512.8-2512.28|/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2512.5-2514.8"
  attribute \full_case 1
  cell $mux $flatten\wrapper.\cpu.$procmux$1716
    parameter \WIDTH 1
    connect \Y \wrapper.cpu.coreArea_pipeline_ctrl_1_down_isReady
    connect \S \wrapper.cpu.coreArea_pipeline_ctrl_2_up_valid
    connect \B \wrapper.cpu.coreArea_pipeline_ctrl_2_up_ready
    connect \A 1'1
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2520.8-2520.28|/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2520.5-2522.8"
  attribute \full_case 1
  cell $mux $flatten\wrapper.\cpu.$procmux$1713
    parameter \WIDTH 1
    connect \Y \wrapper.cpu.coreArea_pipeline_ctrl_2_down_isReady
    connect \S \wrapper.cpu.coreArea_pipeline_ctrl_3_up_valid
    connect \B \wrapper.cpu.coreArea_pipeline_ctrl_3_down_ready
    connect \A 1'1
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2528.8-2528.28|/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2528.5-2530.8"
  attribute \full_case 1
  cell $mux $flatten\wrapper.\cpu.$procmux$1710
    parameter \WIDTH 1
    connect \Y \wrapper.cpu.coreArea_pipeline_ctrl_3_down_ready
    connect \S \wrapper.cpu.coreArea_pipeline_ctrl_4_up_valid
    connect \B \wrapper.cpu.coreArea_pipeline_ctrl_4_up_isReady
    connect \A 1'1
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2562.8-2562.26|/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2562.5-2564.8"
  attribute \full_case 1
  cell $mux $flatten\wrapper.\cpu.$procmux$1699
    parameter \WIDTH 1
    connect \Y \wrapper.cpu.coreArea_pipeline_ctrl_1_down_isValid
    connect \S \wrapper.cpu.coreArea_pipeline_ctrl_1_haltRequest_Fetch_l51
    connect \B 1'0
    connect \A \wrapper.cpu.coreArea_pipeline_ctrl_1_up_valid
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2569.8-2569.26|/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2569.5-2571.8"
  attribute \full_case 1
  cell $mux $flatten\wrapper.\cpu.$procmux$1696
    parameter \WIDTH 1
    connect \Y \wrapper.cpu.coreArea_pipeline_ctrl_1_up_ready
    connect \S \wrapper.cpu.coreArea_pipeline_ctrl_1_haltRequest_Fetch_l51
    connect \B 1'0
    connect \A \wrapper.cpu.coreArea_pipeline_ctrl_1_down_isReady
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2578.8-2578.28|/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2578.5-2580.8"
  attribute \full_case 1
  cell $mux $flatten\wrapper.\cpu.$procmux$1693
    parameter \WIDTH 1
    connect \Y \wrapper.cpu.coreArea_pipeline_ctrl_2_down_isValid
    connect \S \wrapper.cpu.coreArea_fetch_fifo.logic_pop_addressGen_rValid
    connect \B \wrapper.cpu.coreArea_pipeline_ctrl_2_up_valid
    connect \A 1'0
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2585.8-2585.28|/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2585.5-2587.8"
  attribute \full_case 1
  cell $mux $flatten\wrapper.\cpu.$procmux$1690
    parameter \WIDTH 1
    connect \Y \wrapper.cpu.coreArea_pipeline_ctrl_2_up_ready
    connect \S \wrapper.cpu.coreArea_fetch_fifo.logic_pop_addressGen_rValid
    connect \B \wrapper.cpu.coreArea_pipeline_ctrl_2_down_isReady
    connect \A 1'0
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2598.8-2598.28|/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2598.5-2600.8"
  attribute \full_case 1
  cell $mux $flatten\wrapper.\cpu.$procmux$1687
    parameter \WIDTH 1
    connect \Y \wrapper.cpu.coreArea_pipeline_ctrl_4_down_isValid
    connect \S \wrapper.cpu.coreArea_dispatcher_hcs_writes_hazard
    connect \B 1'0
    connect \A \wrapper.cpu.coreArea_pipeline_ctrl_4_up_valid
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2605.8-2605.28|/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2605.5-2607.8"
  attribute \full_case 1
  cell $mux $flatten\wrapper.\cpu.$procmux$1684
    parameter \WIDTH 1
    connect \Y \wrapper.cpu.coreArea_pipeline_ctrl_4_up_isReady
    connect \S \wrapper.cpu.coreArea_dispatcher_hcs_writes_hazard
    connect \B 1'0
    connect \A 1'1
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2683.10-2683.18|/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2683.7-2753.10"
  attribute \full_case 1
  cell $mux $flatten\wrapper.\cpu.$procmux$1679
    parameter \WIDTH 1
    connect \Y $flatten\wrapper.\cpu.$0\coreArea_pipeline_ctrl_7_up_valid[0:0]
    connect \S \reset
    connect \B 1'0
    connect \A \wrapper.cpu.coreArea_pipeline_ctrl_6_up_valid
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2683.10-2683.18|/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2683.7-2753.10"
  attribute \full_case 1
  cell $mux $flatten\wrapper.\cpu.$procmux$1671
    parameter \WIDTH 1
    connect \Y $flatten\wrapper.\cpu.$0\coreArea_pipeline_ctrl_6_up_valid[0:0]
    connect \S \reset
    connect \B 1'0
    connect \A \wrapper.cpu.coreArea_pipeline_ctrl_5_up_valid
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2683.10-2683.18|/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2683.7-2753.10"
  attribute \full_case 1
  cell $mux $flatten\wrapper.\cpu.$procmux$1663
    parameter \WIDTH 1
    connect \Y $flatten\wrapper.\cpu.$0\coreArea_pipeline_ctrl_5_up_valid[0:0]
    connect \S \reset
    connect \B 1'0
    connect \A \wrapper.cpu.coreArea_pipeline_ctrl_4_down_isValid
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2683.10-2683.18|/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2683.7-2753.10"
  attribute \full_case 1
  cell $mux $flatten\wrapper.\cpu.$procmux$1655
    parameter \WIDTH 1
    connect \Y $flatten\wrapper.\cpu.$0\coreArea_pipeline_ctrl_4_up_valid[0:0]
    connect \S \reset
    connect \B 1'0
    connect \A $flatten\wrapper.\cpu.$procmux$1652_Y
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2741.12-2741.49|/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2741.9-2743.12"
  cell $mux $flatten\wrapper.\cpu.$procmux$1652
    parameter \WIDTH 1
    connect \Y $flatten\wrapper.\cpu.$procmux$1652_Y
    connect \S \wrapper.cpu.coreArea_pipeline_ctrl_3_down_ready
    connect \B \wrapper.cpu.coreArea_pipeline_ctrl_3_up_valid
    connect \A \wrapper.cpu.coreArea_pipeline_ctrl_4_up_valid
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2683.10-2683.18|/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2683.7-2753.10"
  attribute \full_case 1
  cell $mux $flatten\wrapper.\cpu.$procmux$1647
    parameter \WIDTH 1
    connect \Y $flatten\wrapper.\cpu.$0\coreArea_pipeline_ctrl_3_up_valid[0:0]
    connect \S \reset
    connect \B 1'0
    connect \A $flatten\wrapper.\cpu.$procmux$1644_Y
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2738.12-2738.49|/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2738.9-2740.12"
  cell $mux $flatten\wrapper.\cpu.$procmux$1644
    parameter \WIDTH 1
    connect \Y $flatten\wrapper.\cpu.$procmux$1644_Y
    connect \S \wrapper.cpu.coreArea_pipeline_ctrl_2_down_isReady
    connect \B \wrapper.cpu.coreArea_pipeline_ctrl_2_down_isValid
    connect \A \wrapper.cpu.coreArea_pipeline_ctrl_3_up_valid
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2683.10-2683.18|/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2683.7-2753.10"
  attribute \full_case 1
  cell $mux $flatten\wrapper.\cpu.$procmux$1639
    parameter \WIDTH 1
    connect \Y $flatten\wrapper.\cpu.$0\coreArea_pipeline_ctrl_2_up_valid[0:0]
    connect \S \reset
    connect \B 1'0
    connect \A $flatten\wrapper.\cpu.$procmux$1636_Y
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2735.12-2735.49|/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2735.9-2737.12"
  cell $mux $flatten\wrapper.\cpu.$procmux$1636
    parameter \WIDTH 1
    connect \Y $flatten\wrapper.\cpu.$procmux$1636_Y
    connect \S \wrapper.cpu.coreArea_pipeline_ctrl_1_down_isReady
    connect \B \wrapper.cpu.coreArea_pipeline_ctrl_1_down_isValid
    connect \A \wrapper.cpu.coreArea_pipeline_ctrl_2_up_valid
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2683.10-2683.18|/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2683.7-2753.10"
  attribute \full_case 1
  cell $mux $flatten\wrapper.\cpu.$procmux$1631
    parameter \WIDTH 1
    connect \Y $flatten\wrapper.\cpu.$0\coreArea_pipeline_ctrl_1_up_valid[0:0]
    connect \S \reset
    connect \B 1'0
    connect \A $flatten\wrapper.\cpu.$procmux$1628_Y
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2732.12-2732.49|/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2732.9-2734.12"
  cell $mux $flatten\wrapper.\cpu.$procmux$1628
    parameter \WIDTH 1
    connect \Y $flatten\wrapper.\cpu.$procmux$1628_Y
    connect \S \wrapper.cpu.coreArea_pipeline_ctrl_0_down_isReady
    connect \B 1'1
    connect \A \wrapper.cpu.coreArea_pipeline_ctrl_1_up_valid
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2683.10-2683.18|/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2683.7-2753.10"
  attribute \full_case 1
  cell $mux $flatten\wrapper.\cpu.$procmux$1623
    parameter \WIDTH 64
    connect \Y $flatten\wrapper.\cpu.$0\coreArea_pc_PC_cur[63:0]
    connect \S \reset
    connect \B 64'0000000000000000000000000000000000000000000000000000000000000000
    connect \A $flatten\wrapper.\cpu.$procmux$1620_Y
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2698.12-2698.49|/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2698.9-2711.12"
  cell $mux $flatten\wrapper.\cpu.$procmux$1620
    parameter \WIDTH 64
    connect \Y $flatten\wrapper.\cpu.$procmux$1620_Y
    connect \S \wrapper.cpu.coreArea_pipeline_ctrl_0_down_isReady
    connect \B $flatten\wrapper.\cpu.$add$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2699$469_Y
    connect \A \wrapper.cpu.coreArea_pc_PC_cur
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2683.10-2683.18|/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2683.7-2753.10"
  attribute \full_case 1
  cell $mux $flatten\wrapper.\cpu.$procmux$1607
    parameter \WIDTH 4
    connect \Y $flatten\wrapper.\cpu.$0\coreArea_fetch_inflight[3:0]
    connect \S \reset
    connect \B 4'0000
    connect \A $flatten\wrapper.\cpu.$sub$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2712$470_Y
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2683.10-2683.18|/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2683.7-2753.10"
  attribute \full_case 1
  cell $mux $flatten\wrapper.\cpu.$procmux$1601
    parameter \WIDTH 1
    connect \Y $flatten\wrapper.\cpu.$0\coreArea_fetch_cmdArea_reqSent[0:0]
    connect \S \reset
    connect \B 1'0
    connect \A $flatten\wrapper.\cpu.$procmux$1598_Y
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2716.12-2716.50|/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2716.9-2718.12"
  cell $mux $flatten\wrapper.\cpu.$procmux$1598
    parameter \WIDTH 1
    connect \Y $flatten\wrapper.\cpu.$procmux$1598_Y
    connect \S \wrapper.cpu.coreArea_pipeline_ctrl_1_down_isFiring
    connect \B 1'0
    connect \A $flatten\wrapper.\cpu.$procmux$1596_Y
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2713.12-2713.34|/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2713.9-2715.12"
  cell $mux $flatten\wrapper.\cpu.$procmux$1596
    parameter \WIDTH 1
    connect \Y $flatten\wrapper.\cpu.$procmux$1596_Y
    connect \S \wrapper.cpu.coreArea_fetch_cmdFire
    connect \B 1'1
    connect \A \wrapper.cpu.coreArea_fetch_cmdArea_reqSent
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2683.10-2683.18|/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2683.7-2753.10"
  attribute \full_case 1
  cell $mux $flatten\wrapper.\cpu.$procmux$1591
    parameter \WIDTH 3
    connect \Y $flatten\wrapper.\cpu.$0\coreArea_dispatcher_hcs_init_value[2:0]
    connect \S \reset
    connect \B 3'001
    connect \A \wrapper.cpu.coreArea_dispatcher_hcs_init_valueNext
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2683.10-2683.18|/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2683.7-2753.10"
  attribute \full_case 1
  cell $mux $flatten\wrapper.\cpu.$procmux$1585
    parameter \WIDTH 64
    connect \Y $flatten\wrapper.\cpu.$0\coreArea_rvfiPlugin_order[63:0]
    connect \S \reset
    connect \B 64'0000000000000000000000000000000000000000000000000000000000000000
    connect \A $flatten\wrapper.\cpu.$procmux$1582_Y
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2729.12-2729.53|/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2729.9-2731.12"
  cell $mux $flatten\wrapper.\cpu.$procmux$1582
    parameter \WIDTH 64
    connect \Y $flatten\wrapper.\cpu.$procmux$1582_Y
    connect \S \wrapper.cpu.coreArea_pipeline_ctrl_7_up_Common_LANE_SEL
    connect \B $flatten\wrapper.\cpu.$add$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2730$490_Y
    connect \A \wrapper.cpu.coreArea_rvfiPlugin_order
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2683.10-2683.18|/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2683.7-2753.10"
  attribute \full_case 1
  cell $mux $flatten\wrapper.\cpu.$procmux$1556
    parameter \WIDTH 32
    connect \Y $flatten\wrapper.\cpu.$0$lookahead\coreArea_dispatcher_hcs_regBusy$458[31:0]$462
    connect \S \reset
    connect \B 0
    connect \A $flatten\wrapper.\cpu.$5$lookahead\coreArea_dispatcher_hcs_regBusy$458[31:0]$489
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2683.10-2683.18|/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2683.7-2753.10"
  attribute \full_case 1
  cell $mux $flatten\wrapper.\cpu.$procmux$1541
    parameter \WIDTH 32
    connect \Y $flatten\wrapper.\cpu.$3$lookahead\coreArea_dispatcher_hcs_regBusy$458[31:0]$472
    connect \S \reset
    connect \B 32'x
    connect \A $flatten\wrapper.\cpu.$procmux$1538_Y
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2719.12-2719.31|/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2719.9-2721.12"
  attribute \full_case 1
  cell $mux $flatten\wrapper.\cpu.$procmux$1538
    parameter \WIDTH 32
    connect \Y $flatten\wrapper.\cpu.$procmux$1538_Y
    connect \S \wrapper.cpu.when_scheduler_l189
    connect \B $flatten\wrapper.\cpu.$or$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2720$479_Y
    connect \A \wrapper.cpu.coreArea_dispatcher_hcs_regBusy
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2722.12-2722.31|/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2722.9-2724.12"
  attribute \full_case 1
  cell $mux $flatten\wrapper.\cpu.$procmux$1520
    parameter \WIDTH 32
    connect \Y $flatten\wrapper.\cpu.$4$lookahead\coreArea_dispatcher_hcs_regBusy$458[31:0]$481
    connect \S \wrapper.cpu.when_scheduler_l198
    connect \B $flatten\wrapper.\cpu.$or$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2723$488_Y
    connect \A $flatten\wrapper.\cpu.$3$lookahead\coreArea_dispatcher_hcs_regBusy$458[31:0]$472
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2726.12-2726.31|/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2726.9-2728.12"
  attribute \full_case 1
  cell $mux $flatten\wrapper.\cpu.$procmux$1511
    parameter \WIDTH 32
    connect \Y $flatten\wrapper.\cpu.$5$lookahead\coreArea_dispatcher_hcs_regBusy$458[31:0]$489
    connect \S \wrapper.cpu.when_scheduler_l248
    connect \B 0
    connect \A $flatten\wrapper.\cpu.$4$lookahead\coreArea_dispatcher_hcs_regBusy$458[31:0]$481
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2769.10-2769.47|/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2769.7-2782.10"
  cell $mux $flatten\wrapper.\cpu.$procmux$1445
    parameter \WIDTH 6
    connect \Y $flatten\wrapper.\cpu.$0\coreArea_pipeline_ctrl_4_up_Decoder_MicroCode[5:0]
    connect \S \wrapper.cpu.coreArea_pipeline_ctrl_3_down_ready
    connect \B { \wrapper.cpu._zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4 [5:2] \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_5_51 \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_5_73 }
    connect \A \wrapper.cpu.coreArea_pipeline_ctrl_4_up_Decoder_MicroCode
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2769.10-2769.47|/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2769.7-2782.10"
  cell $mux $flatten\wrapper.\cpu.$procmux$1441
    parameter \WIDTH 3
    connect \Y $flatten\wrapper.\cpu.$0\coreArea_pipeline_ctrl_4_up_Decoder_IMMSEL[2:0]
    connect \S \wrapper.cpu.coreArea_pipeline_ctrl_3_down_ready
    connect \B { \wrapper.cpu._zz_coreArea_pipeline_ctrl_3_down_Decoder_IMMSEL_2 [2] \wrapper.cpu._zz_coreArea_pipeline_ctrl_3_down_Decoder_IMMSEL \wrapper.cpu._zz_coreArea_pipeline_ctrl_3_down_Decoder_IMMSEL_2 [0] }
    connect \A \wrapper.cpu.coreArea_pipeline_ctrl_4_up_Decoder_IMMSEL
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2769.10-2769.47|/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2769.7-2782.10"
  cell $mux $flatten\wrapper.\cpu.$procmux$1437
    parameter \WIDTH 3
    connect \Y $flatten\wrapper.\cpu.$0\coreArea_pipeline_ctrl_4_up_Decoder_RS2TYPE[2:0]
    connect \S \wrapper.cpu.coreArea_pipeline_ctrl_3_down_ready
    connect \B { \wrapper.cpu._zz_coreArea_pipeline_ctrl_3_down_Decoder_RS2TYPE_1 [2:1] \wrapper.cpu._zz_coreArea_pipeline_ctrl_3_down_Decoder_RS2TYPE_1 [1] }
    connect \A \wrapper.cpu.coreArea_pipeline_ctrl_4_up_Decoder_RS2TYPE
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2769.10-2769.47|/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2769.7-2782.10"
  cell $mux $flatten\wrapper.\cpu.$procmux$1433
    parameter \WIDTH 3
    connect \Y $flatten\wrapper.\cpu.$0\coreArea_pipeline_ctrl_4_up_Decoder_RS1TYPE[2:0]
    connect \S \wrapper.cpu.coreArea_pipeline_ctrl_3_down_ready
    connect \B { \wrapper.cpu.coreArea_pipeline_ctrl_3_up_Decoder_INSTRUCTION [2] 2'00 }
    connect \A \wrapper.cpu.coreArea_pipeline_ctrl_4_up_Decoder_RS1TYPE
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2769.10-2769.47|/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2769.7-2782.10"
  cell $mux $flatten\wrapper.\cpu.$procmux$1429
    parameter \WIDTH 1
    connect \Y $flatten\wrapper.\cpu.$0\coreArea_pipeline_ctrl_4_up_Decoder_LEGAL[0:0]
    connect \S \wrapper.cpu.coreArea_pipeline_ctrl_3_down_ready
    connect \B 1'0
    connect \A \wrapper.cpu.coreArea_pipeline_ctrl_4_up_Decoder_LEGAL
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2769.10-2769.47|/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2769.7-2782.10"
  cell $mux $flatten\wrapper.\cpu.$procmux$1425
    parameter \WIDTH 32
    connect \Y $flatten\wrapper.\cpu.$0\coreArea_pipeline_ctrl_4_up_Decoder_INSTRUCTION[31:0]
    connect \S \wrapper.cpu.coreArea_pipeline_ctrl_3_down_ready
    connect \B \wrapper.cpu.coreArea_pipeline_ctrl_3_up_Decoder_INSTRUCTION
    connect \A \wrapper.cpu.coreArea_pipeline_ctrl_4_up_Decoder_INSTRUCTION
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2769.10-2769.47|/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2769.7-2782.10"
  cell $mux $flatten\wrapper.\cpu.$procmux$1421
    parameter \WIDTH 64
    connect \Y $flatten\wrapper.\cpu.$0\coreArea_pipeline_ctrl_4_up_PC_PC[63:0]
    connect \S \wrapper.cpu.coreArea_pipeline_ctrl_3_down_ready
    connect \B \wrapper.cpu.coreArea_pipeline_ctrl_3_up_PC_PC
    connect \A \wrapper.cpu.coreArea_pipeline_ctrl_4_up_PC_PC
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2765.10-2765.47|/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2765.7-2768.10"
  cell $mux $flatten\wrapper.\cpu.$procmux$1417
    parameter \WIDTH 64
    connect \Y $flatten\wrapper.\cpu.$0\coreArea_pipeline_ctrl_3_up_PC_PC[63:0]
    connect \S \wrapper.cpu.coreArea_pipeline_ctrl_2_down_isReady
    connect \B \wrapper.cpu.coreArea_pipeline_ctrl_2_up_PC_PC
    connect \A \wrapper.cpu.coreArea_pipeline_ctrl_3_up_PC_PC
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2762.10-2762.47|/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2762.7-2764.10"
  cell $mux $flatten\wrapper.\cpu.$procmux$1413
    parameter \WIDTH 64
    connect \Y $flatten\wrapper.\cpu.$0\coreArea_pipeline_ctrl_2_up_PC_PC[63:0]
    connect \S \wrapper.cpu.coreArea_pipeline_ctrl_1_down_isReady
    connect \B \wrapper.cpu.coreArea_pipeline_ctrl_1_up_PC_PC
    connect \A \wrapper.cpu.coreArea_pipeline_ctrl_2_up_PC_PC
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2759.10-2759.47|/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2759.7-2761.10"
  cell $mux $flatten\wrapper.\cpu.$procmux$1409
    parameter \WIDTH 64
    connect \Y $flatten\wrapper.\cpu.$0\coreArea_pipeline_ctrl_1_up_PC_PC[63:0]
    connect \S \wrapper.cpu.coreArea_pipeline_ctrl_0_down_isReady
    connect \B \wrapper.cpu.coreArea_pc_PC_cur
    connect \A \wrapper.cpu.coreArea_pipeline_ctrl_1_up_PC_PC
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2769.10-2769.47|/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2769.7-2782.10"
  cell $mux $flatten\wrapper.\cpu.$procmux$1309
    parameter \WIDTH 5
    connect \Y $flatten\wrapper.\cpu.$0\coreArea_pipeline_ctrl_4_up_Decoder_RS2_ADDR[4:0]
    connect \S \wrapper.cpu.coreArea_pipeline_ctrl_3_down_ready
    connect \B \wrapper.cpu.coreArea_pipeline_ctrl_3_up_Decoder_INSTRUCTION [24:20]
    connect \A \wrapper.cpu.coreArea_pipeline_ctrl_4_up_Decoder_RS2_ADDR
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2769.10-2769.47|/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2769.7-2782.10"
  cell $mux $flatten\wrapper.\cpu.$procmux$1305
    parameter \WIDTH 5
    connect \Y $flatten\wrapper.\cpu.$0\coreArea_pipeline_ctrl_4_up_Decoder_RS1_ADDR[4:0]
    connect \S \wrapper.cpu.coreArea_pipeline_ctrl_3_down_ready
    connect \B \wrapper.cpu.coreArea_pipeline_ctrl_3_up_Decoder_INSTRUCTION [19:15]
    connect \A \wrapper.cpu.coreArea_pipeline_ctrl_4_up_Decoder_RS1_ADDR
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2769.10-2769.47|/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2769.7-2782.10"
  cell $mux $flatten\wrapper.\cpu.$procmux$1301
    parameter \WIDTH 5
    connect \Y $flatten\wrapper.\cpu.$0\coreArea_pipeline_ctrl_4_up_Decoder_RD_ADDR[4:0]
    connect \S \wrapper.cpu.coreArea_pipeline_ctrl_3_down_ready
    connect \B \wrapper.cpu.coreArea_pipeline_ctrl_3_up_Decoder_INSTRUCTION [11:7]
    connect \A \wrapper.cpu.coreArea_pipeline_ctrl_4_up_Decoder_RD_ADDR
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2769.10-2769.47|/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2769.7-2782.10"
  cell $mux $flatten\wrapper.\cpu.$procmux$1297
    parameter \WIDTH 1
    connect \Y $flatten\wrapper.\cpu.$0\coreArea_pipeline_ctrl_4_up_Decoder_VALID[0:0]
    connect \S \wrapper.cpu.coreArea_pipeline_ctrl_3_down_ready
    connect \B \wrapper.cpu.coreArea_pipeline_ctrl_3_down_Decoder_VALID
    connect \A \wrapper.cpu.coreArea_pipeline_ctrl_4_up_Decoder_VALID
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2769.10-2769.47|/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2769.7-2782.10"
  cell $mux $flatten\wrapper.\cpu.$procmux$1293
    parameter \WIDTH 3
    connect \Y $flatten\wrapper.\cpu.$0\coreArea_pipeline_ctrl_4_up_Decoder_EXECUTION_UNIT[2:0]
    connect \S \wrapper.cpu.coreArea_pipeline_ctrl_3_down_ready
    connect \B { 1'0 \wrapper.cpu._zz_coreArea_pipeline_ctrl_3_down_Decoder_EXECUTION_UNIT [1] \wrapper.cpu._zz_coreArea_pipeline_ctrl_3_down_Decoder_EXECUTION_UNIT [1] }
    connect \A \wrapper.cpu.coreArea_pipeline_ctrl_4_up_Decoder_EXECUTION_UNIT
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2765.10-2765.47|/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2765.7-2768.10"
  cell $mux $flatten\wrapper.\cpu.$procmux$1289
    parameter \WIDTH 32
    connect \Y $flatten\wrapper.\cpu.$0\coreArea_pipeline_ctrl_3_up_Decoder_INSTRUCTION[31:0]
    connect \S \wrapper.cpu.coreArea_pipeline_ctrl_2_down_isReady
    connect \B \wrapper.cpu._zz_coreArea_pipeline_ctrl_2_down_Decoder_INSTRUCTION
    connect \A \wrapper.cpu.coreArea_pipeline_ctrl_3_up_Decoder_INSTRUCTION
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2681.3-2755.6"
  cell $dff $flatten\wrapper.\cpu.$procdff$1936
    parameter \WIDTH 64
    parameter \CLK_POLARITY 1'1
    connect \Q \wrapper.cpu.coreArea_rvfiPlugin_order
    connect \D $flatten\wrapper.\cpu.$0\coreArea_rvfiPlugin_order[63:0]
    connect \CLK \clock
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2681.3-2755.6"
  cell $dff $flatten\wrapper.\cpu.$procdff$1935
    parameter \WIDTH 3
    parameter \CLK_POLARITY 1'1
    connect \Q \wrapper.cpu.coreArea_dispatcher_hcs_init_value
    connect \D $flatten\wrapper.\cpu.$0\coreArea_dispatcher_hcs_init_value[2:0]
    connect \CLK \clock
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2681.3-2755.6"
  cell $dff $flatten\wrapper.\cpu.$procdff$1934
    parameter \WIDTH 32
    parameter \CLK_POLARITY 1'1
    connect \Q \wrapper.cpu.coreArea_dispatcher_hcs_regBusy
    connect \D $flatten\wrapper.\cpu.$0$lookahead\coreArea_dispatcher_hcs_regBusy$458[31:0]$462
    connect \CLK \clock
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2681.3-2755.6"
  cell $dff $flatten\wrapper.\cpu.$procdff$1933
    parameter \WIDTH 1
    parameter \CLK_POLARITY 1'1
    connect \Q \wrapper.cpu.coreArea_fetch_cmdArea_reqSent
    connect \D $flatten\wrapper.\cpu.$0\coreArea_fetch_cmdArea_reqSent[0:0]
    connect \CLK \clock
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2681.3-2755.6"
  cell $dff $flatten\wrapper.\cpu.$procdff$1932
    parameter \WIDTH 4
    parameter \CLK_POLARITY 1'1
    connect \Q \wrapper.cpu.coreArea_fetch_inflight
    connect \D $flatten\wrapper.\cpu.$0\coreArea_fetch_inflight[3:0]
    connect \CLK \clock
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2681.3-2755.6"
  cell $dff $flatten\wrapper.\cpu.$procdff$1931
    parameter \WIDTH 64
    parameter \CLK_POLARITY 1'1
    connect \Q \wrapper.cpu.coreArea_pc_PC_cur
    connect \D $flatten\wrapper.\cpu.$0\coreArea_pc_PC_cur[63:0]
    connect \CLK \clock
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2681.3-2755.6"
  cell $dff $flatten\wrapper.\cpu.$procdff$1930
    parameter \WIDTH 1
    parameter \CLK_POLARITY 1'1
    connect \Q \wrapper.cpu.coreArea_pipeline_ctrl_1_up_valid
    connect \D $flatten\wrapper.\cpu.$0\coreArea_pipeline_ctrl_1_up_valid[0:0]
    connect \CLK \clock
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2681.3-2755.6"
  cell $dff $flatten\wrapper.\cpu.$procdff$1929
    parameter \WIDTH 1
    parameter \CLK_POLARITY 1'1
    connect \Q \wrapper.cpu.coreArea_pipeline_ctrl_2_up_valid
    connect \D $flatten\wrapper.\cpu.$0\coreArea_pipeline_ctrl_2_up_valid[0:0]
    connect \CLK \clock
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2681.3-2755.6"
  cell $dff $flatten\wrapper.\cpu.$procdff$1928
    parameter \WIDTH 1
    parameter \CLK_POLARITY 1'1
    connect \Q \wrapper.cpu.coreArea_pipeline_ctrl_3_up_valid
    connect \D $flatten\wrapper.\cpu.$0\coreArea_pipeline_ctrl_3_up_valid[0:0]
    connect \CLK \clock
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2681.3-2755.6"
  cell $dff $flatten\wrapper.\cpu.$procdff$1927
    parameter \WIDTH 1
    parameter \CLK_POLARITY 1'1
    connect \Q \wrapper.cpu.coreArea_pipeline_ctrl_4_up_valid
    connect \D $flatten\wrapper.\cpu.$0\coreArea_pipeline_ctrl_4_up_valid[0:0]
    connect \CLK \clock
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2681.3-2755.6"
  cell $dff $flatten\wrapper.\cpu.$procdff$1926
    parameter \WIDTH 1
    parameter \CLK_POLARITY 1'1
    connect \Q \wrapper.cpu.coreArea_pipeline_ctrl_5_up_valid
    connect \D $flatten\wrapper.\cpu.$0\coreArea_pipeline_ctrl_5_up_valid[0:0]
    connect \CLK \clock
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2681.3-2755.6"
  cell $dff $flatten\wrapper.\cpu.$procdff$1925
    parameter \WIDTH 1
    parameter \CLK_POLARITY 1'1
    connect \Q \wrapper.cpu.coreArea_pipeline_ctrl_6_up_valid
    connect \D $flatten\wrapper.\cpu.$0\coreArea_pipeline_ctrl_6_up_valid[0:0]
    connect \CLK \clock
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2681.3-2755.6"
  cell $dff $flatten\wrapper.\cpu.$procdff$1924
    parameter \WIDTH 1
    parameter \CLK_POLARITY 1'1
    connect \Q \wrapper.cpu.coreArea_pipeline_ctrl_7_up_valid
    connect \D $flatten\wrapper.\cpu.$0\coreArea_pipeline_ctrl_7_up_valid[0:0]
    connect \CLK \clock
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2757.3-2829.6"
  cell $dff $flatten\wrapper.\cpu.$procdff$1923
    parameter \WIDTH 32
    parameter \CLK_POLARITY 1'1
    connect \Q \wrapper.cpu.coreArea_pipeline_ctrl_3_up_Decoder_INSTRUCTION
    connect \D $flatten\wrapper.\cpu.$0\coreArea_pipeline_ctrl_3_up_Decoder_INSTRUCTION[31:0]
    connect \CLK \clock
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2757.3-2829.6"
  cell $dff $flatten\wrapper.\cpu.$procdff$1922
    parameter \WIDTH 3
    parameter \CLK_POLARITY 1'1
    connect \Q \wrapper.cpu.coreArea_pipeline_ctrl_4_up_Decoder_EXECUTION_UNIT
    connect \D $flatten\wrapper.\cpu.$0\coreArea_pipeline_ctrl_4_up_Decoder_EXECUTION_UNIT[2:0]
    connect \CLK \clock
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2757.3-2829.6"
  cell $dff $flatten\wrapper.\cpu.$procdff$1921
    parameter \WIDTH 1
    parameter \CLK_POLARITY 1'1
    connect \Q \wrapper.cpu.coreArea_pipeline_ctrl_4_up_Decoder_VALID
    connect \D $flatten\wrapper.\cpu.$0\coreArea_pipeline_ctrl_4_up_Decoder_VALID[0:0]
    connect \CLK \clock
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2757.3-2829.6"
  cell $dff $flatten\wrapper.\cpu.$procdff$1920
    parameter \WIDTH 5
    parameter \CLK_POLARITY 1'1
    connect \Q \wrapper.cpu.coreArea_pipeline_ctrl_4_up_Decoder_RD_ADDR
    connect \D $flatten\wrapper.\cpu.$0\coreArea_pipeline_ctrl_4_up_Decoder_RD_ADDR[4:0]
    connect \CLK \clock
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2757.3-2829.6"
  cell $dff $flatten\wrapper.\cpu.$procdff$1919
    parameter \WIDTH 5
    parameter \CLK_POLARITY 1'1
    connect \Q \wrapper.cpu.coreArea_pipeline_ctrl_4_up_Decoder_RS1_ADDR
    connect \D $flatten\wrapper.\cpu.$0\coreArea_pipeline_ctrl_4_up_Decoder_RS1_ADDR[4:0]
    connect \CLK \clock
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2757.3-2829.6"
  cell $dff $flatten\wrapper.\cpu.$procdff$1918
    parameter \WIDTH 5
    parameter \CLK_POLARITY 1'1
    connect \Q \wrapper.cpu.coreArea_pipeline_ctrl_4_up_Decoder_RS2_ADDR
    connect \D $flatten\wrapper.\cpu.$0\coreArea_pipeline_ctrl_4_up_Decoder_RS2_ADDR[4:0]
    connect \CLK \clock
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2757.3-2829.6"
  cell $dff $flatten\wrapper.\cpu.$procdff$1917
    parameter \WIDTH 3
    parameter \CLK_POLARITY 1'1
    connect \Q \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_IMMSEL
    connect \D \wrapper.cpu.coreArea_pipeline_ctrl_4_up_Decoder_IMMSEL
    connect \CLK \clock
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2757.3-2829.6"
  cell $dff $flatten\wrapper.\cpu.$procdff$1916
    parameter \WIDTH 1
    parameter \CLK_POLARITY 1'1
    connect \Q \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_VALID
    connect \D \wrapper.cpu.coreArea_pipeline_ctrl_4_up_Decoder_VALID
    connect \CLK \clock
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2757.3-2829.6"
  cell $dff $flatten\wrapper.\cpu.$procdff$1915
    parameter \WIDTH 5
    parameter \CLK_POLARITY 1'1
    connect \Q \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_RS1_ADDR
    connect \D \wrapper.cpu.coreArea_pipeline_ctrl_4_up_Decoder_RS1_ADDR
    connect \CLK \clock
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2757.3-2829.6"
  cell $dff $flatten\wrapper.\cpu.$procdff$1914
    parameter \WIDTH 5
    parameter \CLK_POLARITY 1'1
    connect \Q \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_RS2_ADDR
    connect \D \wrapper.cpu.coreArea_pipeline_ctrl_4_up_Decoder_RS2_ADDR
    connect \CLK \clock
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2757.3-2829.6"
  cell $dff $flatten\wrapper.\cpu.$procdff$1913
    parameter \WIDTH 3
    parameter \CLK_POLARITY 1'1
    connect \Q \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_RS1TYPE
    connect \D \wrapper.cpu.coreArea_pipeline_ctrl_4_up_Decoder_RS1TYPE
    connect \CLK \clock
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2757.3-2829.6"
  cell $dff $flatten\wrapper.\cpu.$procdff$1912
    parameter \WIDTH 3
    parameter \CLK_POLARITY 1'1
    connect \Q \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_RS2TYPE
    connect \D \wrapper.cpu.coreArea_pipeline_ctrl_4_up_Decoder_RS2TYPE
    connect \CLK \clock
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2757.3-2829.6"
  cell $dff $flatten\wrapper.\cpu.$procdff$1911
    parameter \WIDTH 1
    parameter \CLK_POLARITY 1'1
    connect \Q \wrapper.cpu.coreArea_pipeline_ctrl_6_up_Dispatch_SENDTOALU
    connect \D \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Dispatch_SENDTOALU
    connect \CLK \clock
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2757.3-2829.6"
  cell $dff $flatten\wrapper.\cpu.$procdff$1910
    parameter \WIDTH 6
    parameter \CLK_POLARITY 1'1
    connect \Q \wrapper.cpu.coreArea_pipeline_ctrl_6_up_Decoder_MicroCode
    connect \D \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_MicroCode
    connect \CLK \clock
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2757.3-2829.6"
  cell $dff $flatten\wrapper.\cpu.$procdff$1909
    parameter \WIDTH 1
    parameter \CLK_POLARITY 1'1
    connect \Q \wrapper.cpu.coreArea_pipeline_ctrl_6_up_Decoder_VALID
    connect \D \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_VALID
    connect \CLK \clock
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2757.3-2829.6"
  cell $dff $flatten\wrapper.\cpu.$procdff$1908
    parameter \WIDTH 5
    parameter \CLK_POLARITY 1'1
    connect \Q \wrapper.cpu.coreArea_pipeline_ctrl_6_up_Decoder_RD_ADDR
    connect \D \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_RD_ADDR
    connect \CLK \clock
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2757.3-2829.6"
  cell $dff $flatten\wrapper.\cpu.$procdff$1907
    parameter \WIDTH 1
    parameter \CLK_POLARITY 1'1
    connect \Q \wrapper.cpu.coreArea_pipeline_ctrl_6_up_Decoder_LEGAL
    connect \D \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_LEGAL
    connect \CLK \clock
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2757.3-2829.6"
  cell $dff $flatten\wrapper.\cpu.$procdff$1906
    parameter \WIDTH 32
    parameter \CLK_POLARITY 1'1
    connect \Q \wrapper.cpu.coreArea_pipeline_ctrl_7_up_Decoder_INSTRUCTION
    connect \D \wrapper.cpu.coreArea_pipeline_ctrl_6_up_Decoder_INSTRUCTION
    connect \CLK \clock
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2757.3-2829.6"
  cell $dff $flatten\wrapper.\cpu.$procdff$1905
    parameter \WIDTH 5
    parameter \CLK_POLARITY 1'1
    connect \Q \wrapper.cpu.coreArea_pipeline_ctrl_7_up_Decoder_RS1_ADDR
    connect \D \wrapper.cpu.coreArea_pipeline_ctrl_6_up_Decoder_RS1_ADDR
    connect \CLK \clock
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2757.3-2829.6"
  cell $dff $flatten\wrapper.\cpu.$procdff$1904
    parameter \WIDTH 5
    parameter \CLK_POLARITY 1'1
    connect \Q \wrapper.cpu.coreArea_pipeline_ctrl_7_up_Decoder_RS2_ADDR
    connect \D \wrapper.cpu.coreArea_pipeline_ctrl_6_up_Decoder_RS2_ADDR
    connect \CLK \clock
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2757.3-2829.6"
  cell $dff $flatten\wrapper.\cpu.$procdff$1903
    parameter \WIDTH 64
    parameter \CLK_POLARITY 1'1
    connect \Q \wrapper.cpu.coreArea_pipeline_ctrl_7_up_SrcPlugin_RS1
    connect \D \wrapper.cpu.coreArea_pipeline_ctrl_6_up_SrcPlugin_RS1
    connect \CLK \clock
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2757.3-2829.6"
  cell $dff $flatten\wrapper.\cpu.$procdff$1902
    parameter \WIDTH 64
    parameter \CLK_POLARITY 1'1
    connect \Q \wrapper.cpu.coreArea_pipeline_ctrl_7_up_SrcPlugin_RS2
    connect \D \wrapper.cpu.coreArea_pipeline_ctrl_6_up_SrcPlugin_RS2
    connect \CLK \clock
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2757.3-2829.6"
  cell $dff $flatten\wrapper.\cpu.$procdff$1901
    parameter \WIDTH 64
    parameter \CLK_POLARITY 1'1
    connect \Q \wrapper.cpu.coreArea_pipeline_ctrl_7_up_IntAlu_RESULT_data
    connect \D \wrapper.cpu.coreArea_pipeline_ctrl_6_down_IntAlu_RESULT_data
    connect \CLK \clock
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2757.3-2829.6"
  cell $dff $flatten\wrapper.\cpu.$procdff$1900
    parameter \WIDTH 5
    parameter \CLK_POLARITY 1'1
    connect \Q \wrapper.cpu.coreArea_pipeline_ctrl_7_up_IntAlu_RESULT_address
    connect \D \wrapper.cpu.coreArea_pipeline_ctrl_6_down_IntAlu_RESULT_address
    connect \CLK \clock
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2757.3-2829.6"
  cell $dff $flatten\wrapper.\cpu.$procdff$1899
    parameter \WIDTH 1
    parameter \CLK_POLARITY 1'1
    connect \Q \wrapper.cpu.coreArea_pipeline_ctrl_7_up_IntAlu_RESULT_valid
    connect \D \wrapper.cpu.coreArea_pipeline_ctrl_6_down_IntAlu_RESULT_valid
    connect \CLK \clock
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2757.3-2829.6"
  cell $dff $flatten\wrapper.\cpu.$procdff$1898
    parameter \WIDTH 64
    parameter \CLK_POLARITY 1'1
    connect \Q \wrapper.cpu.coreArea_pipeline_ctrl_7_up_PC_PC
    connect \D \wrapper.cpu.coreArea_pipeline_ctrl_6_up_PC_PC
    connect \CLK \clock
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2757.3-2829.6"
  cell $dff $flatten\wrapper.\cpu.$procdff$1897
    parameter \WIDTH 1
    parameter \CLK_POLARITY 1'1
    connect \Q \wrapper.cpu.coreArea_pipeline_ctrl_7_up_Common_LANE_SEL
    connect \D \wrapper.cpu.coreArea_pipeline_ctrl_6_up_Common_LANE_SEL
    connect \CLK \clock
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2757.3-2829.6"
  cell $dff $flatten\wrapper.\cpu.$procdff$1893
    parameter \WIDTH 64
    parameter \CLK_POLARITY 1'1
    connect \Q \wrapper.cpu.coreArea_pipeline_ctrl_1_up_PC_PC
    connect \D $flatten\wrapper.\cpu.$0\coreArea_pipeline_ctrl_1_up_PC_PC[63:0]
    connect \CLK \clock
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2757.3-2829.6"
  cell $dff $flatten\wrapper.\cpu.$procdff$1892
    parameter \WIDTH 64
    parameter \CLK_POLARITY 1'1
    connect \Q \wrapper.cpu.coreArea_pipeline_ctrl_2_up_PC_PC
    connect \D $flatten\wrapper.\cpu.$0\coreArea_pipeline_ctrl_2_up_PC_PC[63:0]
    connect \CLK \clock
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2757.3-2829.6"
  cell $dff $flatten\wrapper.\cpu.$procdff$1891
    parameter \WIDTH 64
    parameter \CLK_POLARITY 1'1
    connect \Q \wrapper.cpu.coreArea_pipeline_ctrl_3_up_PC_PC
    connect \D $flatten\wrapper.\cpu.$0\coreArea_pipeline_ctrl_3_up_PC_PC[63:0]
    connect \CLK \clock
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2757.3-2829.6"
  cell $dff $flatten\wrapper.\cpu.$procdff$1890
    parameter \WIDTH 64
    parameter \CLK_POLARITY 1'1
    connect \Q \wrapper.cpu.coreArea_pipeline_ctrl_4_up_PC_PC
    connect \D $flatten\wrapper.\cpu.$0\coreArea_pipeline_ctrl_4_up_PC_PC[63:0]
    connect \CLK \clock
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2757.3-2829.6"
  cell $dff $flatten\wrapper.\cpu.$procdff$1889
    parameter \WIDTH 32
    parameter \CLK_POLARITY 1'1
    connect \Q \wrapper.cpu.coreArea_pipeline_ctrl_4_up_Decoder_INSTRUCTION
    connect \D $flatten\wrapper.\cpu.$0\coreArea_pipeline_ctrl_4_up_Decoder_INSTRUCTION[31:0]
    connect \CLK \clock
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2757.3-2829.6"
  cell $dff $flatten\wrapper.\cpu.$procdff$1888
    parameter \WIDTH 1
    parameter \CLK_POLARITY 1'1
    connect \Q \wrapper.cpu.coreArea_pipeline_ctrl_4_up_Decoder_LEGAL
    connect \D $flatten\wrapper.\cpu.$0\coreArea_pipeline_ctrl_4_up_Decoder_LEGAL[0:0]
    connect \CLK \clock
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2757.3-2829.6"
  cell $dff $flatten\wrapper.\cpu.$procdff$1887
    parameter \WIDTH 3
    parameter \CLK_POLARITY 1'1
    connect \Q \wrapper.cpu.coreArea_pipeline_ctrl_4_up_Decoder_RS1TYPE
    connect \D $flatten\wrapper.\cpu.$0\coreArea_pipeline_ctrl_4_up_Decoder_RS1TYPE[2:0]
    connect \CLK \clock
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2757.3-2829.6"
  cell $dff $flatten\wrapper.\cpu.$procdff$1886
    parameter \WIDTH 3
    parameter \CLK_POLARITY 1'1
    connect \Q \wrapper.cpu.coreArea_pipeline_ctrl_4_up_Decoder_RS2TYPE
    connect \D $flatten\wrapper.\cpu.$0\coreArea_pipeline_ctrl_4_up_Decoder_RS2TYPE[2:0]
    connect \CLK \clock
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2757.3-2829.6"
  cell $dff $flatten\wrapper.\cpu.$procdff$1885
    parameter \WIDTH 3
    parameter \CLK_POLARITY 1'1
    connect \Q \wrapper.cpu.coreArea_pipeline_ctrl_4_up_Decoder_IMMSEL
    connect \D $flatten\wrapper.\cpu.$0\coreArea_pipeline_ctrl_4_up_Decoder_IMMSEL[2:0]
    connect \CLK \clock
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2757.3-2829.6"
  cell $dff $flatten\wrapper.\cpu.$procdff$1884
    parameter \WIDTH 6
    parameter \CLK_POLARITY 1'1
    connect \Q \wrapper.cpu.coreArea_pipeline_ctrl_4_up_Decoder_MicroCode
    connect \D $flatten\wrapper.\cpu.$0\coreArea_pipeline_ctrl_4_up_Decoder_MicroCode[5:0]
    connect \CLK \clock
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2757.3-2829.6"
  cell $dff $flatten\wrapper.\cpu.$procdff$1883
    parameter \WIDTH 64
    parameter \CLK_POLARITY 1'1
    connect \Q \wrapper.cpu.coreArea_pipeline_ctrl_5_up_PC_PC
    connect \D \wrapper.cpu.coreArea_pipeline_ctrl_4_up_PC_PC
    connect \CLK \clock
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2757.3-2829.6"
  cell $dff $flatten\wrapper.\cpu.$procdff$1882
    parameter \WIDTH 32
    parameter \CLK_POLARITY 1'1
    connect \Q \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION
    connect \D \wrapper.cpu.coreArea_pipeline_ctrl_4_up_Decoder_INSTRUCTION
    connect \CLK \clock
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2757.3-2829.6"
  cell $dff $flatten\wrapper.\cpu.$procdff$1881
    parameter \WIDTH 1
    parameter \CLK_POLARITY 1'1
    connect \Q \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_LEGAL
    connect \D \wrapper.cpu.coreArea_pipeline_ctrl_4_up_Decoder_LEGAL
    connect \CLK \clock
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2757.3-2829.6"
  cell $dff $flatten\wrapper.\cpu.$procdff$1880
    parameter \WIDTH 6
    parameter \CLK_POLARITY 1'1
    connect \Q \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_MicroCode
    connect \D \wrapper.cpu.coreArea_pipeline_ctrl_4_up_Decoder_MicroCode
    connect \CLK \clock
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2757.3-2829.6"
  cell $dff $flatten\wrapper.\cpu.$procdff$1879
    parameter \WIDTH 5
    parameter \CLK_POLARITY 1'1
    connect \Q \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_RD_ADDR
    connect \D \wrapper.cpu.coreArea_pipeline_ctrl_4_up_Decoder_RD_ADDR
    connect \CLK \clock
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2757.3-2829.6"
  cell $dff $flatten\wrapper.\cpu.$procdff$1878
    parameter \WIDTH 1
    parameter \CLK_POLARITY 1'1
    connect \Q \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Common_LANE_SEL
    connect \D \wrapper.cpu.coreArea_pipeline_ctrl_4_down_Common_LANE_SEL
    connect \CLK \clock
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2757.3-2829.6"
  cell $dff $flatten\wrapper.\cpu.$procdff$1877
    parameter \WIDTH 1
    parameter \CLK_POLARITY 1'1
    connect \Q \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Dispatch_SENDTOALU
    connect \D \wrapper.cpu.coreArea_pipeline_ctrl_4_down_Dispatch_SENDTOALU
    connect \CLK \clock
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2757.3-2829.6"
  cell $dff $flatten\wrapper.\cpu.$procdff$1876
    parameter \WIDTH 64
    parameter \CLK_POLARITY 1'1
    connect \Q \wrapper.cpu.coreArea_pipeline_ctrl_6_up_PC_PC
    connect \D \wrapper.cpu.coreArea_pipeline_ctrl_5_up_PC_PC
    connect \CLK \clock
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2757.3-2829.6"
  cell $dff $flatten\wrapper.\cpu.$procdff$1875
    parameter \WIDTH 32
    parameter \CLK_POLARITY 1'1
    connect \Q \wrapper.cpu.coreArea_pipeline_ctrl_6_up_Decoder_INSTRUCTION
    connect \D \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION
    connect \CLK \clock
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2757.3-2829.6"
  cell $dff $flatten\wrapper.\cpu.$procdff$1874
    parameter \WIDTH 5
    parameter \CLK_POLARITY 1'1
    connect \Q \wrapper.cpu.coreArea_pipeline_ctrl_6_up_Decoder_RS1_ADDR
    connect \D \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_RS1_ADDR
    connect \CLK \clock
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2757.3-2829.6"
  cell $dff $flatten\wrapper.\cpu.$procdff$1873
    parameter \WIDTH 5
    parameter \CLK_POLARITY 1'1
    connect \Q \wrapper.cpu.coreArea_pipeline_ctrl_6_up_Decoder_RS2_ADDR
    connect \D \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_RS2_ADDR
    connect \CLK \clock
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2757.3-2829.6"
  cell $dff $flatten\wrapper.\cpu.$procdff$1872
    parameter \WIDTH 1
    parameter \CLK_POLARITY 1'1
    connect \Q \wrapper.cpu.coreArea_pipeline_ctrl_6_up_Common_LANE_SEL
    connect \D \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Common_LANE_SEL
    connect \CLK \clock
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2757.3-2829.6"
  cell $dff $flatten\wrapper.\cpu.$procdff$1871
    parameter \WIDTH 64
    parameter \CLK_POLARITY 1'1
    connect \Q \wrapper.cpu.coreArea_pipeline_ctrl_6_up_SrcPlugin_RS1
    connect \D \wrapper.cpu.coreArea_pipeline_ctrl_5_down_SrcPlugin_RS1
    connect \CLK \clock
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2757.3-2829.6"
  cell $dff $flatten\wrapper.\cpu.$procdff$1870
    parameter \WIDTH 64
    parameter \CLK_POLARITY 1'1
    connect \Q \wrapper.cpu.coreArea_pipeline_ctrl_6_up_SrcPlugin_RS2
    connect \D \wrapper.cpu.coreArea_pipeline_ctrl_5_down_SrcPlugin_RS2
    connect \CLK \clock
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2757.3-2829.6"
  cell $dff $flatten\wrapper.\cpu.$procdff$1869
    parameter \WIDTH 64
    parameter \CLK_POLARITY 1'1
    connect \Q \wrapper.cpu.coreArea_pipeline_ctrl_6_up_SrcPlugin_IMMED
    connect \D \wrapper.cpu._zz_coreArea_srcPlugin_immsel_sext_1
    connect \CLK \clock
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2723.11-2723.103"
  cell $or $flatten\wrapper.\cpu.$or$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2723$488
    parameter \Y_WIDTH 32
    parameter \B_WIDTH 32
    parameter \B_SIGNED 0
    parameter \A_WIDTH 32
    parameter \A_SIGNED 0
    connect \Y $flatten\wrapper.\cpu.$or$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2723$488_Y
    connect \B $flatten\wrapper.\cpu.$shift$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2723$487_Y
    connect \A $flatten\wrapper.\cpu.$and$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2723$485_Y
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2720.11-2720.95"
  cell $or $flatten\wrapper.\cpu.$or$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2720$479
    parameter \Y_WIDTH 32
    parameter \B_WIDTH 32
    parameter \B_SIGNED 0
    parameter \A_WIDTH 32
    parameter \A_SIGNED 0
    connect \Y $flatten\wrapper.\cpu.$or$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2720$479_Y
    connect \B $flatten\wrapper.\cpu.$shift$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2720$474_Y
    connect \A $flatten\wrapper.\cpu.$and$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2720$476_Y
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2352.52-2352.141"
  cell $or $flatten\wrapper.\cpu.$or$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2352$412
    parameter \Y_WIDTH 64
    parameter \B_WIDTH 64
    parameter \B_SIGNED 0
    parameter \A_WIDTH 64
    parameter \A_SIGNED 0
    connect \Y $flatten\wrapper.\cpu.$or$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2352$412_Y
    connect \B \wrapper.cpu.coreArea_pipeline_ctrl_6_up_SrcPlugin_RS2
    connect \A \wrapper.cpu.coreArea_pipeline_ctrl_6_up_SrcPlugin_RS1
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2325.52-2325.143"
  cell $or $flatten\wrapper.\cpu.$or$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2325$409
    parameter \Y_WIDTH 64
    parameter \B_WIDTH 64
    parameter \B_SIGNED 0
    parameter \A_WIDTH 64
    parameter \A_SIGNED 0
    connect \Y $flatten\wrapper.\cpu.$or$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2325$409_Y
    connect \B \wrapper.cpu.coreArea_pipeline_ctrl_6_up_SrcPlugin_IMMED
    connect \A \wrapper.cpu.coreArea_pipeline_ctrl_6_up_SrcPlugin_RS1
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2723.11-2723.103"
  cell $not $flatten\wrapper.\cpu.$not$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2723$484
    parameter \Y_WIDTH 32
    parameter \A_WIDTH 32
    parameter \A_SIGNED 0
    connect \Y $flatten\wrapper.\cpu.$not$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2723$484_Y
    connect \A $flatten\wrapper.\cpu.$shift$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2723$483_Y
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2720.11-2720.95"
  cell $not $flatten\wrapper.\cpu.$not$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2720$475
    parameter \Y_WIDTH 32
    parameter \A_WIDTH 32
    parameter \A_SIGNED 0
    connect \Y $flatten\wrapper.\cpu.$not$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2720$475_Y
    connect \A $flatten\wrapper.\cpu.$shift$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2720$474_Y
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2723.11-2723.103"
  cell $neg $flatten\wrapper.\cpu.$neg$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2723$482
    parameter \Y_WIDTH 6
    parameter \A_WIDTH 5
    parameter \A_SIGNED 0
    connect \Y $flatten\wrapper.\cpu.$neg$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2723$482_Y
    connect \A \wrapper.cpu.coreArea_pipeline_ctrl_7_up_IntAlu_RESULT_address
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2720.11-2720.95"
  cell $neg $flatten\wrapper.\cpu.$neg$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2720$473
    parameter \Y_WIDTH 6
    parameter \A_WIDTH 5
    parameter \A_SIGNED 0
    connect \Y $flatten\wrapper.\cpu.$neg$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2720$473_Y
    connect \A \wrapper.cpu.coreArea_pipeline_ctrl_4_up_Decoder_RD_ADDR
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2249.33-2249.77"
  cell $ne $flatten\wrapper.\cpu.$ne$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2249$385
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 3
    parameter \B_SIGNED 0
    parameter \A_WIDTH 3
    parameter \A_SIGNED 0
    connect \Y \wrapper.cpu.when_scheduler_l248
    connect \B 3'101
    connect \A \wrapper.cpu.coreArea_dispatcher_hcs_init_value
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2218.131-2218.190"
  cell $reduce_bool $flatten\wrapper.\cpu.$ne$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2218$373
    parameter \Y_WIDTH 1
    parameter \A_WIDTH 5
    parameter \A_SIGNED 0
    connect \Y $flatten\wrapper.\cpu.$ne$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2218$373_Y
    connect \A \wrapper.cpu.coreArea_pipeline_ctrl_7_up_IntAlu_RESULT_address
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2217.74-2217.125"
  cell $reduce_bool $flatten\wrapper.\cpu.$ne$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2217$370
    parameter \Y_WIDTH 1
    parameter \A_WIDTH 5
    parameter \A_SIGNED 0
    connect \Y $flatten\wrapper.\cpu.$ne$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2217$370_Y
    connect \A \wrapper.cpu.coreArea_pipeline_ctrl_4_up_Decoder_RD_ADDR
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:781.60-781.149"
  cell $lt $flatten\wrapper.\cpu.$lt$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:781$186
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 64
    parameter \B_SIGNED 0
    parameter \A_WIDTH 64
    parameter \A_SIGNED 0
    connect \Y \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_24
    connect \B \wrapper.cpu.coreArea_pipeline_ctrl_6_up_SrcPlugin_RS2
    connect \A \wrapper.cpu.coreArea_pipeline_ctrl_6_up_SrcPlugin_RS1
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:778.60-778.173"
  cell $lt $flatten\wrapper.\cpu.$lt$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:778$185
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 64
    parameter \B_SIGNED 1
    parameter \A_WIDTH 64
    parameter \A_SIGNED 1
    connect \Y \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_21
    connect \B \wrapper.cpu.coreArea_pipeline_ctrl_6_up_SrcPlugin_RS2
    connect \A \wrapper.cpu.coreArea_pipeline_ctrl_6_up_SrcPlugin_RS1
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:763.59-763.150"
  cell $lt $flatten\wrapper.\cpu.$lt$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:763$176
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 64
    parameter \B_SIGNED 0
    parameter \A_WIDTH 64
    parameter \A_SIGNED 0
    connect \Y \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_6
    connect \B \wrapper.cpu.coreArea_pipeline_ctrl_6_up_SrcPlugin_IMMED
    connect \A \wrapper.cpu.coreArea_pipeline_ctrl_6_up_SrcPlugin_RS1
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:760.59-760.170"
  cell $lt $flatten\wrapper.\cpu.$lt$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:760$175
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 64
    parameter \B_SIGNED 1
    parameter \A_WIDTH 64
    parameter \A_SIGNED 1
    connect \Y \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_3
    connect \B \wrapper.cpu.coreArea_pipeline_ctrl_6_up_SrcPlugin_IMMED
    connect \A \wrapper.cpu.coreArea_pipeline_ctrl_6_up_SrcPlugin_RS1
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2108.129-2108.190"
  cell $lt $flatten\wrapper.\cpu.$lt$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2108$298
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 4
    parameter \B_SIGNED 0
    parameter \A_WIDTH 4
    parameter \A_SIGNED 0
    connect \Y $flatten\wrapper.\cpu.$lt$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2108$298_Y
    connect \B \wrapper.cpu.coreArea_fetch_fifo_io_availability
    connect \A \wrapper.cpu.coreArea_fetch_inflight
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2221.97-2221.177"
  cell $logic_or $flatten\wrapper.\cpu.$logic_or$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2221$377
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y $flatten\wrapper.\cpu.$logic_or$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2221$377_Y
    connect \B \wrapper.cpu.coreArea_dispatcher_hcs_writes_rs2Busy
    connect \A \wrapper.cpu.coreArea_dispatcher_hcs_writes_rs1Busy
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2111.99-2111.123"
  cell $logic_not $flatten\wrapper.\cpu.$logic_not$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2111$301
    parameter \Y_WIDTH 1
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y $flatten\wrapper.\cpu.$logic_not$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2111$301_Y
    connect \A \wrapper.cpu.coreArea_fetch_cmdFire
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2108.90-2108.122"
  cell $logic_not $flatten\wrapper.\cpu.$logic_not$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2108$296
    parameter \Y_WIDTH 1
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y $flatten\wrapper.\cpu.$logic_not$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2108$296_Y
    connect \A \wrapper.cpu.coreArea_fetch_cmdArea_reqSent
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2666.50-2666.124"
  cell $logic_and $flatten\wrapper.\cpu.$logic_and$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2666$456
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y \wrapper.cpu.coreArea_pipeline_ctrl_4_up_isFiring
    connect \B \wrapper.cpu.coreArea_pipeline_ctrl_4_up_isReady
    connect \A \wrapper.cpu.coreArea_pipeline_ctrl_4_up_valid
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2660.52-2660.130"
  cell $logic_and $flatten\wrapper.\cpu.$logic_and$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2660$455
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y \wrapper.cpu.coreArea_fetch_fifo.io_pop_ready
    connect \B \wrapper.cpu.coreArea_pipeline_ctrl_2_down_isReady
    connect \A \wrapper.cpu.coreArea_pipeline_ctrl_2_down_isValid
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2656.52-2656.130"
  cell $logic_and $flatten\wrapper.\cpu.$logic_and$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2656$454
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y \wrapper.cpu.coreArea_pipeline_ctrl_1_down_isFiring
    connect \B \wrapper.cpu.coreArea_pipeline_ctrl_1_down_isReady
    connect \A \wrapper.cpu.coreArea_pipeline_ctrl_1_down_isValid
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2492.68-2492.204"
  cell $logic_and $flatten\wrapper.\cpu.$logic_and$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2492$430
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y \wrapper.cpu.coreArea_srcPlugin_regfileread_regfile.io_writer_valid
    connect \B \wrapper.cpu.coreArea_pipeline_ctrl_7_up_Common_LANE_SEL
    connect \A $flatten\wrapper.\cpu.$logic_and$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2218$372_Y
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2421.60-2421.159"
  cell $logic_and $flatten\wrapper.\cpu.$logic_and$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2421$420
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y $flatten\wrapper.\cpu.$logic_and$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2421$420_Y
    connect \B \wrapper.cpu.coreArea_pipeline_ctrl_6_up_Decoder_VALID
    connect \A $flatten\wrapper.\cpu.$eq$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2421$419_Y
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2237.55-2237.147"
  cell $logic_and $flatten\wrapper.\cpu.$logic_and$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2237$382
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y \wrapper.cpu.coreArea_dispatcher_hcs_init_willOverflow
    connect \B \wrapper.cpu.coreArea_dispatcher_hcs_init_willIncrement
    connect \A \wrapper.cpu.coreArea_dispatcher_hcs_init_willOverflowIfInc
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2221.51-2221.178"
  cell $logic_and $flatten\wrapper.\cpu.$logic_and$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2221$378
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y \wrapper.cpu.coreArea_dispatcher_hcs_writes_hazard
    connect \B $flatten\wrapper.\cpu.$logic_or$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2221$377_Y
    connect \A \wrapper.cpu.coreArea_pipeline_ctrl_4_up_Decoder_VALID
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2218.33-2218.191"
  cell $logic_and $flatten\wrapper.\cpu.$logic_and$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2218$374
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y \wrapper.cpu.when_scheduler_l198
    connect \B $flatten\wrapper.\cpu.$ne$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2218$373_Y
    connect \A $flatten\wrapper.\cpu.$logic_and$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2218$372_Y
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2218.34-2218.125"
  cell $logic_and $flatten\wrapper.\cpu.$logic_and$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2218$372
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y $flatten\wrapper.\cpu.$logic_and$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2218$372_Y
    connect \B \wrapper.cpu.coreArea_pipeline_ctrl_7_up_IntAlu_RESULT_valid
    connect \A \wrapper.cpu.coreArea_pipeline_ctrl_7_up_valid
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2217.33-2217.126"
  cell $logic_and $flatten\wrapper.\cpu.$logic_and$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2217$371
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y \wrapper.cpu.when_scheduler_l189
    connect \B $flatten\wrapper.\cpu.$ne$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2217$370_Y
    connect \A \wrapper.cpu.coreArea_pipeline_ctrl_4_up_isFiring
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2111.60-2111.124"
  cell $logic_and $flatten\wrapper.\cpu.$logic_and$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2111$302
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y \wrapper.cpu.coreArea_pipeline_ctrl_1_haltRequest_Fetch_l51
    connect \B $flatten\wrapper.\cpu.$logic_not$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2111$301_Y
    connect \A $flatten\wrapper.\cpu.$logic_not$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2108$296_Y
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2108.49-2108.191"
  cell $logic_and $flatten\wrapper.\cpu.$logic_and$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2108$299
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y \wrapper.cpu.coreArea_fetch_cmdFire
    connect \B $flatten\wrapper.\cpu.$lt$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2108$298_Y
    connect \A $flatten\wrapper.\cpu.$logic_and$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2108$297_Y
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2108.50-2108.123"
  cell $logic_and $flatten\wrapper.\cpu.$logic_and$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2108$297
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y $flatten\wrapper.\cpu.$logic_and$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2108$297_Y
    connect \B $flatten\wrapper.\cpu.$logic_not$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2108$296_Y
    connect \A \wrapper.cpu.coreArea_pipeline_ctrl_1_up_valid
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:913.75-913.155"
  cell $eq $flatten\wrapper.\cpu.$eq$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:913$292
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 5
    parameter \B_SIGNED 0
    parameter \A_WIDTH 5
    parameter \A_SIGNED 0
    connect \Y \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_5_75 [1]
    connect \B 5'10100
    connect \A { \wrapper.cpu.coreArea_pipeline_ctrl_3_up_Decoder_INSTRUCTION [30] \wrapper.cpu.coreArea_pipeline_ctrl_3_up_Decoder_INSTRUCTION [13:12] \wrapper.cpu.coreArea_pipeline_ctrl_3_up_Decoder_INSTRUCTION [6] \wrapper.cpu.coreArea_pipeline_ctrl_3_up_Decoder_INSTRUCTION [2] }
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:913.158-913.238"
  cell $eq $flatten\wrapper.\cpu.$eq$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:913$290
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 6
    parameter \B_SIGNED 0
    parameter \A_WIDTH 6
    parameter \A_SIGNED 0
    connect \Y \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_5_75 [0]
    connect \B 6'100000
    connect \A { \wrapper.cpu.coreArea_pipeline_ctrl_3_up_Decoder_INSTRUCTION [30] \wrapper.cpu.coreArea_pipeline_ctrl_3_up_Decoder_INSTRUCTION [14:12] \wrapper.cpu.coreArea_pipeline_ctrl_3_up_Decoder_INSTRUCTION [3:2] }
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:912.74-912.154"
  cell $eq $flatten\wrapper.\cpu.$eq$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:912$288
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 5
    parameter \B_SIGNED 0
    parameter \A_WIDTH 5
    parameter \A_SIGNED 0
    connect \Y \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_5_95
    connect \B 5'11000
    connect \A { \wrapper.cpu.coreArea_pipeline_ctrl_3_up_Decoder_INSTRUCTION [14:12] \wrapper.cpu.coreArea_pipeline_ctrl_3_up_Decoder_INSTRUCTION [5] \wrapper.cpu.coreArea_pipeline_ctrl_3_up_Decoder_INSTRUCTION [2] }
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:911.74-911.154"
  cell $eq $flatten\wrapper.\cpu.$eq$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:911$286
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 5
    parameter \B_SIGNED 0
    parameter \A_WIDTH 5
    parameter \A_SIGNED 0
    connect \Y \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_5_94
    connect \B 5'11101
    connect \A { \wrapper.cpu.coreArea_pipeline_ctrl_3_up_Decoder_INSTRUCTION [14:12] \wrapper.cpu.coreArea_pipeline_ctrl_3_up_Decoder_INSTRUCTION [6:5] }
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:907.74-907.154"
  cell $eq $flatten\wrapper.\cpu.$eq$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:907$283
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 5
    parameter \B_SIGNED 0
    parameter \A_WIDTH 6
    parameter \A_SIGNED 0
    connect \Y \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_5_72
    connect \B 5'10100
    connect \A { \wrapper.cpu.coreArea_pipeline_ctrl_3_up_Decoder_INSTRUCTION [13:12] \wrapper.cpu.coreArea_pipeline_ctrl_3_up_Decoder_INSTRUCTION [6:5] \wrapper.cpu.coreArea_pipeline_ctrl_3_up_Decoder_INSTRUCTION [3:2] }
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:906.74-906.154"
  cell $eq $flatten\wrapper.\cpu.$eq$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:906$281
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 5
    parameter \B_SIGNED 0
    parameter \A_WIDTH 5
    parameter \A_SIGNED 0
    connect \Y \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_5_71
    connect \B 5'10100
    connect \A { \wrapper.cpu.coreArea_pipeline_ctrl_3_up_Decoder_INSTRUCTION [14:12] \wrapper.cpu.coreArea_pipeline_ctrl_3_up_Decoder_INSTRUCTION [6] \wrapper.cpu.coreArea_pipeline_ctrl_3_up_Decoder_INSTRUCTION [2] }
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:905.74-905.154"
  cell $eq $flatten\wrapper.\cpu.$eq$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:905$279
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 4
    parameter \B_SIGNED 0
    parameter \A_WIDTH 5
    parameter \A_SIGNED 0
    connect \Y \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_5_70
    connect \B 4'1010
    connect \A { \wrapper.cpu.coreArea_pipeline_ctrl_3_up_Decoder_INSTRUCTION [14:12] \wrapper.cpu.coreArea_pipeline_ctrl_3_up_Decoder_INSTRUCTION [5] \wrapper.cpu.coreArea_pipeline_ctrl_3_up_Decoder_INSTRUCTION [2] }
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:901.75-901.199"
  cell $logic_not $flatten\wrapper.\cpu.$eq$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:901$276
    parameter \Y_WIDTH 1
    parameter \A_WIDTH 32
    parameter \A_SIGNED 0
    connect \Y \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_5_75 [4]
    connect \A { 17'00000000000000000 \wrapper.cpu.coreArea_pipeline_ctrl_3_up_Decoder_INSTRUCTION [14:13] 7'0000000 \wrapper.cpu.coreArea_pipeline_ctrl_3_up_Decoder_INSTRUCTION [5] 2'00 \wrapper.cpu.coreArea_pipeline_ctrl_3_up_Decoder_INSTRUCTION [2] 2'00 }
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:900.74-900.202"
  cell $eq $flatten\wrapper.\cpu.$eq$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:900$275
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 3
    parameter \B_SIGNED 0
    parameter \A_WIDTH 4
    parameter \A_SIGNED 0
    connect \Y \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_5_89
    connect \B 3'100
    connect \A { \wrapper.cpu.coreArea_pipeline_ctrl_3_up_Decoder_INSTRUCTION [14] \wrapper.cpu.coreArea_pipeline_ctrl_3_up_Decoder_INSTRUCTION [12] \wrapper.cpu.coreArea_pipeline_ctrl_3_up_Decoder_INSTRUCTION [5] \wrapper.cpu.coreArea_pipeline_ctrl_3_up_Decoder_INSTRUCTION [2] }
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:899.74-899.154"
  cell $eq $flatten\wrapper.\cpu.$eq$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:899$273
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 4
    parameter \B_SIGNED 0
    parameter \A_WIDTH 4
    parameter \A_SIGNED 0
    connect \Y \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_5_88
    connect \B 4'1001
    connect \A { \wrapper.cpu.coreArea_pipeline_ctrl_3_up_Decoder_INSTRUCTION [14:12] \wrapper.cpu.coreArea_pipeline_ctrl_3_up_Decoder_INSTRUCTION [5] }
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:895.75-895.199"
  cell $eq $flatten\wrapper.\cpu.$eq$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:895$270
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 4
    parameter \B_SIGNED 0
    parameter \A_WIDTH 4
    parameter \A_SIGNED 0
    connect \Y \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_5_53 [3]
    connect \B 4'1000
    connect \A { \wrapper.cpu.coreArea_pipeline_ctrl_3_up_Decoder_INSTRUCTION [14:12] \wrapper.cpu.coreArea_pipeline_ctrl_3_up_Decoder_INSTRUCTION [4] }
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:894.74-894.195"
  cell $logic_not $flatten\wrapper.\cpu.$eq$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:894$269
    parameter \Y_WIDTH 1
    parameter \A_WIDTH 32
    parameter \A_SIGNED 0
    connect \Y \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_5_65
    connect \A { 18'000000000000000000 \wrapper.cpu.coreArea_pipeline_ctrl_3_up_Decoder_INSTRUCTION [13:12] 6'000000 \wrapper.cpu.coreArea_pipeline_ctrl_3_up_Decoder_INSTRUCTION [5] 5'00000 }
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:893.74-893.154"
  cell $eq $flatten\wrapper.\cpu.$eq$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:893$267
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 2
    parameter \B_SIGNED 0
    parameter \A_WIDTH 3
    parameter \A_SIGNED 0
    connect \Y \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_5_64
    connect \B 2'10
    connect \A { \wrapper.cpu.coreArea_pipeline_ctrl_3_up_Decoder_INSTRUCTION [14] \wrapper.cpu.coreArea_pipeline_ctrl_3_up_Decoder_INSTRUCTION [12] \wrapper.cpu.coreArea_pipeline_ctrl_3_up_Decoder_INSTRUCTION [4] }
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:881.74-881.198"
  cell $eq $flatten\wrapper.\cpu.$eq$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:881$262
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 3
    parameter \B_SIGNED 0
    parameter \A_WIDTH 4
    parameter \A_SIGNED 0
    connect \Y \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_5_84
    connect \B 3'101
    connect \A { \wrapper.cpu.coreArea_pipeline_ctrl_3_up_Decoder_INSTRUCTION [14:12] \wrapper.cpu.coreArea_pipeline_ctrl_3_up_Decoder_INSTRUCTION [5] }
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:880.74-880.195"
  cell $logic_not $flatten\wrapper.\cpu.$eq$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:880$261
    parameter \Y_WIDTH 1
    parameter \A_WIDTH 32
    parameter \A_SIGNED 0
    connect \Y \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_5_82
    connect \A { 19'0000000000000000000 \wrapper.cpu.coreArea_pipeline_ctrl_3_up_Decoder_INSTRUCTION [12] 7'0000000 \wrapper.cpu.coreArea_pipeline_ctrl_3_up_Decoder_INSTRUCTION [4] 1'0 \wrapper.cpu.coreArea_pipeline_ctrl_3_up_Decoder_INSTRUCTION [2] 2'00 }
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:875.74-875.198"
  cell $eq $flatten\wrapper.\cpu.$eq$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:875$258
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 3
    parameter \B_SIGNED 0
    parameter \A_WIDTH 3
    parameter \A_SIGNED 0
    connect \Y \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_5_60
    connect \B 3'100
    connect \A { \wrapper.cpu.coreArea_pipeline_ctrl_3_up_Decoder_INSTRUCTION [14] \wrapper.cpu.coreArea_pipeline_ctrl_3_up_Decoder_INSTRUCTION [12] \wrapper.cpu.coreArea_pipeline_ctrl_3_up_Decoder_INSTRUCTION [5] }
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:874.74-874.202"
  cell $eq $flatten\wrapper.\cpu.$eq$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:874$257
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 3
    parameter \A_SIGNED 0
    connect \Y \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_5_58
    connect \B 1'1
    connect \A { \wrapper.cpu.coreArea_pipeline_ctrl_3_up_Decoder_INSTRUCTION [30] \wrapper.cpu.coreArea_pipeline_ctrl_3_up_Decoder_INSTRUCTION [12] \wrapper.cpu.coreArea_pipeline_ctrl_3_up_Decoder_INSTRUCTION [3] }
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:871.74-871.198"
  cell $eq $flatten\wrapper.\cpu.$eq$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:871$254
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 2
    parameter \B_SIGNED 0
    parameter \A_WIDTH 5
    parameter \A_SIGNED 0
    connect \Y \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_5_48
    connect \B 2'10
    connect \A { \wrapper.cpu.coreArea_pipeline_ctrl_3_up_Decoder_INSTRUCTION [30] \wrapper.cpu.coreArea_pipeline_ctrl_3_up_Decoder_INSTRUCTION [14] \wrapper.cpu.coreArea_pipeline_ctrl_3_up_Decoder_INSTRUCTION [12] \wrapper.cpu.coreArea_pipeline_ctrl_3_up_Decoder_INSTRUCTION [5] \wrapper.cpu.coreArea_pipeline_ctrl_3_up_Decoder_INSTRUCTION [2] }
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:870.74-870.198"
  cell $eq $flatten\wrapper.\cpu.$eq$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:870$253
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 3
    parameter \B_SIGNED 0
    parameter \A_WIDTH 5
    parameter \A_SIGNED 0
    connect \Y \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_5_45
    connect \B 3'100
    connect \A { \wrapper.cpu.coreArea_pipeline_ctrl_3_up_Decoder_INSTRUCTION [14:13] \wrapper.cpu.coreArea_pipeline_ctrl_3_up_Decoder_INSTRUCTION [5] \wrapper.cpu.coreArea_pipeline_ctrl_3_up_Decoder_INSTRUCTION [3:2] }
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:869.74-869.202"
  cell $eq $flatten\wrapper.\cpu.$eq$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:869$252
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 5
    parameter \B_SIGNED 0
    parameter \A_WIDTH 5
    parameter \A_SIGNED 0
    connect \Y \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_5_43
    connect \B 5'11010
    connect \A { \wrapper.cpu.coreArea_pipeline_ctrl_3_up_Decoder_INSTRUCTION [14:13] \wrapper.cpu.coreArea_pipeline_ctrl_3_up_Decoder_INSTRUCTION [6:5] \wrapper.cpu.coreArea_pipeline_ctrl_3_up_Decoder_INSTRUCTION [2] }
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:865.74-865.202"
  cell $eq $flatten\wrapper.\cpu.$eq$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:865$249
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 3
    parameter \B_SIGNED 0
    parameter \A_WIDTH 6
    parameter \A_SIGNED 0
    connect \Y \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_5_28
    connect \B 3'100
    connect \A { \wrapper.cpu.coreArea_pipeline_ctrl_3_up_Decoder_INSTRUCTION [14] \wrapper.cpu.coreArea_pipeline_ctrl_3_up_Decoder_INSTRUCTION [12] \wrapper.cpu.coreArea_pipeline_ctrl_3_up_Decoder_INSTRUCTION [6:5] \wrapper.cpu.coreArea_pipeline_ctrl_3_up_Decoder_INSTRUCTION [3:2] }
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:864.74-864.202"
  cell $eq $flatten\wrapper.\cpu.$eq$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:864$247
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 3
    parameter \B_SIGNED 0
    parameter \A_WIDTH 5
    parameter \A_SIGNED 0
    connect \Y \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_5_26
    connect \B 3'100
    connect \A { \wrapper.cpu.coreArea_pipeline_ctrl_3_up_Decoder_INSTRUCTION [14:12] \wrapper.cpu.coreArea_pipeline_ctrl_3_up_Decoder_INSTRUCTION [6] \wrapper.cpu.coreArea_pipeline_ctrl_3_up_Decoder_INSTRUCTION [2] }
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:859.74-859.198"
  cell $eq $flatten\wrapper.\cpu.$eq$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:859$244
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 3
    parameter \A_SIGNED 0
    connect \Y \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_5_78
    connect \B 1'1
    connect \A { \wrapper.cpu.coreArea_pipeline_ctrl_3_up_Decoder_INSTRUCTION [30] \wrapper.cpu.coreArea_pipeline_ctrl_3_up_Decoder_INSTRUCTION [14] \wrapper.cpu.coreArea_pipeline_ctrl_3_up_Decoder_INSTRUCTION [3] }
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:858.74-858.202"
  cell $eq $flatten\wrapper.\cpu.$eq$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:858$243
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 2
    parameter \B_SIGNED 0
    parameter \A_WIDTH 3
    parameter \A_SIGNED 0
    connect \Y \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_5_76
    connect \B 2'11
    connect \A { \wrapper.cpu.coreArea_pipeline_ctrl_3_up_Decoder_INSTRUCTION [6:5] \wrapper.cpu.coreArea_pipeline_ctrl_3_up_Decoder_INSTRUCTION [2] }
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:856.74-856.198"
  cell $eq $flatten\wrapper.\cpu.$eq$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:856$241
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 3
    parameter \B_SIGNED 0
    parameter \A_WIDTH 3
    parameter \A_SIGNED 0
    connect \Y \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_5_54
    connect \B 3'110
    connect \A { \wrapper.cpu.coreArea_pipeline_ctrl_3_up_Decoder_INSTRUCTION [13:12] \wrapper.cpu.coreArea_pipeline_ctrl_3_up_Decoder_INSTRUCTION [4] }
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:854.74-854.198"
  cell $logic_not $flatten\wrapper.\cpu.$eq$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:854$240
    parameter \Y_WIDTH 1
    parameter \A_WIDTH 32
    parameter \A_SIGNED 0
    connect \Y \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_5_39
    connect \A { 18'000000000000000000 \wrapper.cpu.coreArea_pipeline_ctrl_3_up_Decoder_INSTRUCTION [13:12] 7'0000000 \wrapper.cpu.coreArea_pipeline_ctrl_3_up_Decoder_INSTRUCTION [4:3] 3'000 }
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:853.74-853.202"
  cell $eq $flatten\wrapper.\cpu.$eq$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:853$239
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 3
    parameter \B_SIGNED 0
    parameter \A_WIDTH 4
    parameter \A_SIGNED 0
    connect \Y \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_5_37
    connect \B 3'100
    connect \A { \wrapper.cpu.coreArea_pipeline_ctrl_3_up_Decoder_INSTRUCTION [14:13] \wrapper.cpu.coreArea_pipeline_ctrl_3_up_Decoder_INSTRUCTION [5] \wrapper.cpu.coreArea_pipeline_ctrl_3_up_Decoder_INSTRUCTION [2] }
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:848.74-848.198"
  cell $eq $flatten\wrapper.\cpu.$eq$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:848$236
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 5
    parameter \B_SIGNED 0
    parameter \A_WIDTH 5
    parameter \A_SIGNED 0
    connect \Y \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_5_22
    connect \B 5'10010
    connect \A { \wrapper.cpu.coreArea_pipeline_ctrl_3_up_Decoder_INSTRUCTION [30] \wrapper.cpu.coreArea_pipeline_ctrl_3_up_Decoder_INSTRUCTION [14] \wrapper.cpu.coreArea_pipeline_ctrl_3_up_Decoder_INSTRUCTION [6:5] \wrapper.cpu.coreArea_pipeline_ctrl_3_up_Decoder_INSTRUCTION [2] }
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:847.74-847.202"
  cell $eq $flatten\wrapper.\cpu.$eq$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:847$235
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 4
    parameter \B_SIGNED 0
    parameter \A_WIDTH 4
    parameter \A_SIGNED 0
    connect \Y \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_5_20
    connect \B 4'1100
    connect \A { \wrapper.cpu.coreArea_pipeline_ctrl_3_up_Decoder_INSTRUCTION [14] \wrapper.cpu.coreArea_pipeline_ctrl_3_up_Decoder_INSTRUCTION [12] \wrapper.cpu.coreArea_pipeline_ctrl_3_up_Decoder_INSTRUCTION [5] \wrapper.cpu.coreArea_pipeline_ctrl_3_up_Decoder_INSTRUCTION [2] }
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:836.74-836.198"
  cell $eq $flatten\wrapper.\cpu.$eq$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:836$232
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 4
    parameter \B_SIGNED 0
    parameter \A_WIDTH 4
    parameter \A_SIGNED 0
    connect \Y \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_5_33
    connect \B 4'1000
    connect \A { \wrapper.cpu.coreArea_pipeline_ctrl_3_up_Decoder_INSTRUCTION [14] \wrapper.cpu.coreArea_pipeline_ctrl_3_up_Decoder_INSTRUCTION [12] \wrapper.cpu.coreArea_pipeline_ctrl_3_up_Decoder_INSTRUCTION [5] \wrapper.cpu.coreArea_pipeline_ctrl_3_up_Decoder_INSTRUCTION [2] }
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:835.74-835.202"
  cell $eq $flatten\wrapper.\cpu.$eq$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:835$231
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 3
    parameter \A_SIGNED 0
    connect \Y \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_5_31
    connect \B 1'1
    connect \A { \wrapper.cpu.coreArea_pipeline_ctrl_3_up_Decoder_INSTRUCTION [12] \wrapper.cpu.coreArea_pipeline_ctrl_3_up_Decoder_INSTRUCTION [5] \wrapper.cpu.coreArea_pipeline_ctrl_3_up_Decoder_INSTRUCTION [3] }
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:833.74-833.198"
  cell $eq $flatten\wrapper.\cpu.$eq$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:833$229
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 4
    parameter \B_SIGNED 0
    parameter \A_WIDTH 4
    parameter \A_SIGNED 0
    connect \Y \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_5_16
    connect \B 4'1100
    connect \A { \wrapper.cpu.coreArea_pipeline_ctrl_3_up_Decoder_INSTRUCTION [14] \wrapper.cpu.coreArea_pipeline_ctrl_3_up_Decoder_INSTRUCTION [12] \wrapper.cpu.coreArea_pipeline_ctrl_3_up_Decoder_INSTRUCTION [4:3] }
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:832.74-832.202"
  cell $eq $flatten\wrapper.\cpu.$eq$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:832$228
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 3
    parameter \B_SIGNED 0
    parameter \A_WIDTH 3
    parameter \A_SIGNED 0
    connect \Y \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_5_14
    connect \B 3'100
    connect \A { \wrapper.cpu.coreArea_pipeline_ctrl_3_up_Decoder_INSTRUCTION [13] \wrapper.cpu.coreArea_pipeline_ctrl_3_up_Decoder_INSTRUCTION [4:3] }
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:829.73-829.193"
  cell $logic_not $flatten\wrapper.\cpu.$eq$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:829$225
    parameter \Y_WIDTH 1
    parameter \A_WIDTH 32
    parameter \A_SIGNED 0
    connect \Y \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_5_8
    connect \A { 17'00000000000000000 \wrapper.cpu.coreArea_pipeline_ctrl_3_up_Decoder_INSTRUCTION [14:13] 6'000000 \wrapper.cpu.coreArea_pipeline_ctrl_3_up_Decoder_INSTRUCTION [6] 3'000 \wrapper.cpu.coreArea_pipeline_ctrl_3_up_Decoder_INSTRUCTION [2] 2'00 }
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:828.73-828.193"
  cell $logic_not $flatten\wrapper.\cpu.$eq$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:828$223
    parameter \Y_WIDTH 1
    parameter \A_WIDTH 32
    parameter \A_SIGNED 0
    connect \Y \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_5_6
    connect \A { 17'00000000000000000 \wrapper.cpu.coreArea_pipeline_ctrl_3_up_Decoder_INSTRUCTION [14] 1'0 \wrapper.cpu.coreArea_pipeline_ctrl_3_up_Decoder_INSTRUCTION [12] 5'00000 \wrapper.cpu.coreArea_pipeline_ctrl_3_up_Decoder_INSTRUCTION [6] 3'000 \wrapper.cpu.coreArea_pipeline_ctrl_3_up_Decoder_INSTRUCTION [2] 2'00 }
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:821.74-821.198"
  cell $eq $flatten\wrapper.\cpu.$eq$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:821$219
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 3
    parameter \B_SIGNED 0
    parameter \A_WIDTH 3
    parameter \A_SIGNED 0
    connect \Y \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_5_10
    connect \B 3'101
    connect \A { \wrapper.cpu.coreArea_pipeline_ctrl_3_up_Decoder_INSTRUCTION [12] \wrapper.cpu.coreArea_pipeline_ctrl_3_up_Decoder_INSTRUCTION [6] \wrapper.cpu.coreArea_pipeline_ctrl_3_up_Decoder_INSTRUCTION [3] }
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:818.73-818.200"
  cell $eq $flatten\wrapper.\cpu.$eq$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:818$218
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 5
    parameter \B_SIGNED 0
    parameter \A_WIDTH 5
    parameter \A_SIGNED 0
    connect \Y \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_5_2
    connect \B 5'11010
    connect \A { \wrapper.cpu.coreArea_pipeline_ctrl_3_up_Decoder_INSTRUCTION [13:12] \wrapper.cpu.coreArea_pipeline_ctrl_3_up_Decoder_INSTRUCTION [6:5] \wrapper.cpu.coreArea_pipeline_ctrl_3_up_Decoder_INSTRUCTION [2] }
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:817.71-817.198"
  cell $eq $flatten\wrapper.\cpu.$eq$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:817$216
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 4
    parameter \B_SIGNED 0
    parameter \A_WIDTH 4
    parameter \A_SIGNED 0
    connect \Y \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_5
    connect \B 4'1010
    connect \A { \wrapper.cpu.coreArea_pipeline_ctrl_3_up_Decoder_INSTRUCTION [14] \wrapper.cpu.coreArea_pipeline_ctrl_3_up_Decoder_INSTRUCTION [6:5] \wrapper.cpu.coreArea_pipeline_ctrl_3_up_Decoder_INSTRUCTION [2] }
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:816.65-816.147"
  cell $eq $flatten\wrapper.\cpu.$eq$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:816$214
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 7
    parameter \B_SIGNED 0
    parameter \A_WIDTH 15
    parameter \A_SIGNED 0
    connect \Y \wrapper.cpu._zz_coreArea_pipeline_ctrl_3_down_Decoder_VALID_5 [1]
    connect \B 7'1011011
    connect \A { \wrapper.cpu.coreArea_pipeline_ctrl_3_up_Decoder_INSTRUCTION [31:25] \wrapper.cpu.coreArea_pipeline_ctrl_3_up_Decoder_INSTRUCTION [13:12] \wrapper.cpu.coreArea_pipeline_ctrl_3_up_Decoder_INSTRUCTION [6:4] \wrapper.cpu.coreArea_pipeline_ctrl_3_up_Decoder_INSTRUCTION [2:0] }
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:816.150-816.232"
  cell $eq $flatten\wrapper.\cpu.$eq$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:816$212
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 5
    parameter \B_SIGNED 0
    parameter \A_WIDTH 15
    parameter \A_SIGNED 0
    connect \Y \wrapper.cpu._zz_coreArea_pipeline_ctrl_3_down_Decoder_VALID_5 [0]
    connect \B 5'11011
    connect \A { \wrapper.cpu.coreArea_pipeline_ctrl_3_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_3_up_Decoder_INSTRUCTION [29:25] \wrapper.cpu.coreArea_pipeline_ctrl_3_up_Decoder_INSTRUCTION [14:12] \wrapper.cpu.coreArea_pipeline_ctrl_3_up_Decoder_INSTRUCTION [6:4] \wrapper.cpu.coreArea_pipeline_ctrl_3_up_Decoder_INSTRUCTION [2:0] }
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:815.64-815.146"
  cell $eq $flatten\wrapper.\cpu.$eq$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:815$210
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 9
    parameter \B_SIGNED 0
    parameter \A_WIDTH 15
    parameter \A_SIGNED 0
    connect \Y \wrapper.cpu._zz_coreArea_pipeline_ctrl_3_down_Decoder_VALID_10
    connect \B 9'101011011
    connect \A { \wrapper.cpu.coreArea_pipeline_ctrl_3_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_3_up_Decoder_INSTRUCTION [29:25] \wrapper.cpu.coreArea_pipeline_ctrl_3_up_Decoder_INSTRUCTION [14:12] \wrapper.cpu.coreArea_pipeline_ctrl_3_up_Decoder_INSTRUCTION [6:4] \wrapper.cpu.coreArea_pipeline_ctrl_3_up_Decoder_INSTRUCTION [2:0] }
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:814.63-814.145"
  cell $eq $flatten\wrapper.\cpu.$eq$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:814$208
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 6
    parameter \B_SIGNED 0
    parameter \A_WIDTH 14
    parameter \A_SIGNED 0
    connect \Y \wrapper.cpu._zz_coreArea_pipeline_ctrl_3_down_Decoder_VALID_9
    connect \B 6'110011
    connect \A { \wrapper.cpu.coreArea_pipeline_ctrl_3_up_Decoder_INSTRUCTION [31:25] \wrapper.cpu.coreArea_pipeline_ctrl_3_up_Decoder_INSTRUCTION [6:0] }
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:810.64-810.146"
  cell $eq $flatten\wrapper.\cpu.$eq$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:810$205
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 6
    parameter \B_SIGNED 0
    parameter \A_WIDTH 9
    parameter \A_SIGNED 0
    connect \Y \wrapper.cpu._zz_coreArea_pipeline_ctrl_3_down_Decoder_VALID_5 [7]
    connect \B 6'110011
    connect \A { \wrapper.cpu.coreArea_pipeline_ctrl_3_up_Decoder_INSTRUCTION [14:12] \wrapper.cpu.coreArea_pipeline_ctrl_3_up_Decoder_INSTRUCTION [6:3] \wrapper.cpu.coreArea_pipeline_ctrl_3_up_Decoder_INSTRUCTION [1:0] }
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:810.150-810.232"
  cell $eq $flatten\wrapper.\cpu.$eq$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:810$203
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 4
    parameter \B_SIGNED 0
    parameter \A_WIDTH 9
    parameter \A_SIGNED 0
    connect \Y \wrapper.cpu._zz_coreArea_pipeline_ctrl_3_down_Decoder_VALID_5 [6]
    connect \B 4'1011
    connect \A { \wrapper.cpu.coreArea_pipeline_ctrl_3_up_Decoder_INSTRUCTION [14:12] \wrapper.cpu.coreArea_pipeline_ctrl_3_up_Decoder_INSTRUCTION [6:4] \wrapper.cpu.coreArea_pipeline_ctrl_3_up_Decoder_INSTRUCTION [2:0] }
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:810.236-810.355"
  cell $eq $flatten\wrapper.\cpu.$eq$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:810$201
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 9
    parameter \B_SIGNED 0
    parameter \A_WIDTH 14
    parameter \A_SIGNED 0
    connect \Y \wrapper.cpu._zz_coreArea_pipeline_ctrl_3_down_Decoder_VALID_5 [5]
    connect \B 9'101001011
    connect \A { \wrapper.cpu.coreArea_pipeline_ctrl_3_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_3_up_Decoder_INSTRUCTION [29:26] \wrapper.cpu.coreArea_pipeline_ctrl_3_up_Decoder_INSTRUCTION [14:12] \wrapper.cpu.coreArea_pipeline_ctrl_3_up_Decoder_INSTRUCTION [6:4] \wrapper.cpu.coreArea_pipeline_ctrl_3_up_Decoder_INSTRUCTION [2:0] }
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:810.359-810.461"
  cell $eq $flatten\wrapper.\cpu.$eq$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:810$199
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 7
    parameter \B_SIGNED 0
    parameter \A_WIDTH 14
    parameter \A_SIGNED 0
    connect \Y \wrapper.cpu._zz_coreArea_pipeline_ctrl_3_down_Decoder_VALID_5 [4]
    connect \B 7'1001011
    connect \A { \wrapper.cpu.coreArea_pipeline_ctrl_3_up_Decoder_INSTRUCTION [31:26] \wrapper.cpu.coreArea_pipeline_ctrl_3_up_Decoder_INSTRUCTION [13:12] \wrapper.cpu.coreArea_pipeline_ctrl_3_up_Decoder_INSTRUCTION [6:4] \wrapper.cpu.coreArea_pipeline_ctrl_3_up_Decoder_INSTRUCTION [2:0] }
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:809.63-809.145"
  cell $eq $flatten\wrapper.\cpu.$eq$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:809$198
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 5
    parameter \B_SIGNED 0
    parameter \A_WIDTH 8
    parameter \A_SIGNED 0
    connect \Y \wrapper.cpu._zz_coreArea_pipeline_ctrl_3_down_Decoder_VALID_4
    connect \B 5'10011
    connect \A { \wrapper.cpu.coreArea_pipeline_ctrl_3_up_Decoder_INSTRUCTION [12] \wrapper.cpu.coreArea_pipeline_ctrl_3_up_Decoder_INSTRUCTION [6:0] }
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:808.63-808.145"
  cell $eq $flatten\wrapper.\cpu.$eq$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:808$196
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 7
    parameter \B_SIGNED 0
    parameter \A_WIDTH 8
    parameter \A_SIGNED 0
    connect \Y \wrapper.cpu._zz_coreArea_pipeline_ctrl_3_down_Decoder_VALID_3
    connect \B 7'1100011
    connect \A { \wrapper.cpu.coreArea_pipeline_ctrl_3_up_Decoder_INSTRUCTION [13] \wrapper.cpu.coreArea_pipeline_ctrl_3_up_Decoder_INSTRUCTION [6:0] }
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2421.61-2421.113"
  cell $not $flatten\wrapper.\cpu.$eq$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2421$419
    parameter \Y_WIDTH 1
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y $flatten\wrapper.\cpu.$eq$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2421$419_Y
    connect \A \wrapper.cpu.coreArea_pipeline_ctrl_6_up_Decoder_LEGAL
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2414.60-2414.111"
  cell $logic_not $flatten\wrapper.\cpu.$eq$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2414$416
    parameter \Y_WIDTH 1
    parameter \A_WIDTH 5
    parameter \A_SIGNED 0
    connect \Y $flatten\wrapper.\cpu.$eq$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2414$416_Y
    connect \A \wrapper.cpu.coreArea_pipeline_ctrl_6_up_Decoder_RD_ADDR
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2309.44-2309.104"
  cell $logic_not $flatten\wrapper.\cpu.$eq$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2309$403
    parameter \Y_WIDTH 1
    parameter \A_WIDTH 3
    parameter \A_SIGNED 0
    connect \Y $flatten\wrapper.\cpu.$eq$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2309$403_Y
    connect \A \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_RS2TYPE
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2308.44-2308.104"
  cell $logic_not $flatten\wrapper.\cpu.$eq$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2308$401
    parameter \Y_WIDTH 1
    parameter \A_WIDTH 3
    parameter \A_SIGNED 0
    connect \Y $flatten\wrapper.\cpu.$eq$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2308$401_Y
    connect \A \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_RS1TYPE
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2292.48-2292.92"
  cell $logic_not $flatten\wrapper.\cpu.$eq$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2292$396
    parameter \Y_WIDTH 1
    parameter \A_WIDTH 5
    parameter \A_SIGNED 0
    connect \Y $flatten\wrapper.\cpu.$eq$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2292$396_Y
    connect \A \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_RS2_ADDR
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2291.48-2291.92"
  cell $logic_not $flatten\wrapper.\cpu.$eq$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2291$394
    parameter \Y_WIDTH 1
    parameter \A_WIDTH 5
    parameter \A_SIGNED 0
    connect \Y $flatten\wrapper.\cpu.$eq$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2291$394_Y
    connect \A \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_RS1_ADDR
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2236.60-2236.104"
  cell $eq $flatten\wrapper.\cpu.$eq$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2236$381
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 3
    parameter \B_SIGNED 0
    parameter \A_WIDTH 3
    parameter \A_SIGNED 0
    connect \Y \wrapper.cpu.coreArea_dispatcher_hcs_init_willOverflowIfInc
    connect \B 3'101
    connect \A \wrapper.cpu.coreArea_dispatcher_hcs_init_value
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2216.33-2216.108"
  cell $eq $flatten\wrapper.\cpu.$eq$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2216$369
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 2
    parameter \B_SIGNED 0
    parameter \A_WIDTH 3
    parameter \A_SIGNED 0
    connect \Y \wrapper.cpu.when_scheduler_l154
    connect \B 2'10
    connect \A \wrapper.cpu.coreArea_pipeline_ctrl_4_up_Decoder_EXECUTION_UNIT
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2215.33-2215.107"
  cell $eq $flatten\wrapper.\cpu.$eq$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2215$368
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 2
    parameter \B_SIGNED 0
    parameter \A_WIDTH 3
    parameter \A_SIGNED 0
    connect \Y \wrapper.cpu.when_scheduler_l150
    connect \B 2'11
    connect \A \wrapper.cpu.coreArea_pipeline_ctrl_4_up_Decoder_EXECUTION_UNIT
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2214.33-2214.108"
  cell $logic_not $flatten\wrapper.\cpu.$eq$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2214$367
    parameter \Y_WIDTH 1
    parameter \A_WIDTH 3
    parameter \A_SIGNED 0
    connect \Y \wrapper.cpu.when_scheduler_l146
    connect \A \wrapper.cpu.coreArea_pipeline_ctrl_4_up_Decoder_EXECUTION_UNIT
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2156.67-2156.147"
  cell $eq $flatten\wrapper.\cpu.$eq$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2156$346
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y \wrapper.cpu._zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_3
    connect \B 1'1
    connect \A { \wrapper.cpu.coreArea_pipeline_ctrl_3_up_Decoder_INSTRUCTION [6] \wrapper.cpu.coreArea_pipeline_ctrl_3_up_Decoder_INSTRUCTION [3] }
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2151.67-2151.147"
  cell $eq $flatten\wrapper.\cpu.$eq$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2151$341
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_5_52
    connect \B 1'1
    connect \A \wrapper.cpu.coreArea_pipeline_ctrl_3_up_Decoder_INSTRUCTION [4:3]
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2150.67-2150.140"
  cell $logic_not $flatten\wrapper.\cpu.$eq$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2150$339
    parameter \Y_WIDTH 1
    parameter \A_WIDTH 32
    parameter \A_SIGNED 0
    connect \Y \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_5_4
    connect \A { 26'00000000000000000000000000 \wrapper.cpu.coreArea_pipeline_ctrl_3_up_Decoder_INSTRUCTION [5] 2'00 \wrapper.cpu.coreArea_pipeline_ctrl_3_up_Decoder_INSTRUCTION [2] 2'00 }
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2142.68-2142.148"
  cell $eq $flatten\wrapper.\cpu.$eq$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2142$335
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y \wrapper.cpu._zz_coreArea_pipeline_ctrl_3_down_Decoder_RS2TYPE_1 [2]
    connect \B 1'1
    connect \A { \wrapper.cpu.coreArea_pipeline_ctrl_3_up_Decoder_INSTRUCTION [4] \wrapper.cpu.coreArea_pipeline_ctrl_3_up_Decoder_INSTRUCTION [2] }
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2141.63-2141.136"
  cell $logic_not $flatten\wrapper.\cpu.$eq$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2141$331
    parameter \Y_WIDTH 1
    parameter \A_WIDTH 32
    parameter \A_SIGNED 0
    connect \Y \wrapper.cpu._zz_coreArea_pipeline_ctrl_3_down_Decoder_RS2TYPE
    connect \A { 26'00000000000000000000000000 \wrapper.cpu.coreArea_pipeline_ctrl_3_up_Decoder_INSTRUCTION [5] 5'00000 }
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2140.64-2140.144"
  cell $eq $flatten\wrapper.\cpu.$eq$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2140$329
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y \wrapper.cpu._zz_coreArea_pipeline_ctrl_3_down_Decoder_IMMSEL_1
    connect \B 1'1
    connect \A { \wrapper.cpu.coreArea_pipeline_ctrl_3_up_Decoder_INSTRUCTION [6] \wrapper.cpu.coreArea_pipeline_ctrl_3_up_Decoder_INSTRUCTION [2] }
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2131.62-2131.135"
  cell $logic_not $flatten\wrapper.\cpu.$eq$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2131$322
    parameter \Y_WIDTH 1
    parameter \A_WIDTH 32
    parameter \A_SIGNED 0
    connect \Y \wrapper.cpu._zz_coreArea_pipeline_ctrl_3_down_Decoder_IMMSEL
    connect \A { 27'000000000000000000000000000 \wrapper.cpu.coreArea_pipeline_ctrl_3_up_Decoder_INSTRUCTION [4] 1'0 \wrapper.cpu.coreArea_pipeline_ctrl_3_up_Decoder_INSTRUCTION [2] 2'00 }
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2126.60-2126.133"
  cell $logic_not $flatten\wrapper.\cpu.$eq$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2126$318
    parameter \Y_WIDTH 1
    parameter \A_WIDTH 32
    parameter \A_SIGNED 0
    connect \Y \wrapper.cpu._zz_coreArea_pipeline_ctrl_3_down_Decoder_IS_W
    connect \A { 27'000000000000000000000000000 \wrapper.cpu.coreArea_pipeline_ctrl_3_up_Decoder_INSTRUCTION [4] 4'0000 }
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2125.65-2125.145"
  cell $eq $flatten\wrapper.\cpu.$eq$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2125$316
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y \wrapper.cpu._zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode
    connect \B 1'1
    connect \A { \wrapper.cpu.coreArea_pipeline_ctrl_3_up_Decoder_INSTRUCTION [5] \wrapper.cpu.coreArea_pipeline_ctrl_3_up_Decoder_INSTRUCTION [2] }
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2115.60-2115.142"
  cell $eq $flatten\wrapper.\cpu.$eq$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2115$310
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 5
    parameter \B_SIGNED 0
    parameter \A_WIDTH 6
    parameter \A_SIGNED 0
    connect \Y $flatten\wrapper.\cpu.$eq$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2115$310_Y
    connect \B 5'10111
    connect \A { \wrapper.cpu.coreArea_pipeline_ctrl_3_up_Decoder_INSTRUCTION [6] \wrapper.cpu.coreArea_pipeline_ctrl_3_up_Decoder_INSTRUCTION [4:0] }
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2115.146-2115.228"
  cell $eq $flatten\wrapper.\cpu.$eq$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2115$308
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 7
    parameter \B_SIGNED 0
    parameter \A_WIDTH 7
    parameter \A_SIGNED 0
    connect \Y $flatten\wrapper.\cpu.$eq$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2115$308_Y
    connect \B 7'1101111
    connect \A \wrapper.cpu.coreArea_pipeline_ctrl_3_up_Decoder_INSTRUCTION [6:0]
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2115.232-2115.349"
  cell $eq $flatten\wrapper.\cpu.$eq$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2115$306
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 8
    parameter \B_SIGNED 0
    parameter \A_WIDTH 8
    parameter \A_SIGNED 0
    connect \Y $flatten\wrapper.\cpu.$eq$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2115$306_Y
    connect \B 8'11100011
    connect \A { \wrapper.cpu.coreArea_pipeline_ctrl_3_up_Decoder_INSTRUCTION [14] \wrapper.cpu.coreArea_pipeline_ctrl_3_up_Decoder_INSTRUCTION [6:0] }
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2115.353-2115.455"
  cell $eq $flatten\wrapper.\cpu.$eq$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2115$304
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 8
    parameter \B_SIGNED 0
    parameter \A_WIDTH 8
    parameter \A_SIGNED 0
    connect \Y $flatten\wrapper.\cpu.$eq$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2115$304_Y
    connect \B 8'10010011
    connect \A { \wrapper.cpu.coreArea_pipeline_ctrl_3_up_Decoder_INSTRUCTION [13] \wrapper.cpu.coreArea_pipeline_ctrl_3_up_Decoder_INSTRUCTION [6:0] }
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2723.11-2723.103"
  cell $and $flatten\wrapper.\cpu.$and$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2723$485
    parameter \Y_WIDTH 32
    parameter \B_WIDTH 32
    parameter \B_SIGNED 0
    parameter \A_WIDTH 32
    parameter \A_SIGNED 0
    connect \Y $flatten\wrapper.\cpu.$and$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2723$485_Y
    connect \B $flatten\wrapper.\cpu.$not$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2723$484_Y
    connect \A $flatten\wrapper.\cpu.$3$lookahead\coreArea_dispatcher_hcs_regBusy$458[31:0]$472
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2720.11-2720.95"
  cell $and $flatten\wrapper.\cpu.$and$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2720$476
    parameter \Y_WIDTH 32
    parameter \B_WIDTH 32
    parameter \B_SIGNED 0
    parameter \A_WIDTH 32
    parameter \A_SIGNED 0
    connect \Y $flatten\wrapper.\cpu.$and$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2720$476_Y
    connect \B $flatten\wrapper.\cpu.$not$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2720$475_Y
    connect \A \wrapper.cpu.coreArea_dispatcher_hcs_regBusy
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2355.52-2355.141"
  cell $and $flatten\wrapper.\cpu.$and$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2355$413
    parameter \Y_WIDTH 64
    parameter \B_WIDTH 64
    parameter \B_SIGNED 0
    parameter \A_WIDTH 64
    parameter \A_SIGNED 0
    connect \Y $flatten\wrapper.\cpu.$and$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2355$413_Y
    connect \B \wrapper.cpu.coreArea_pipeline_ctrl_6_up_SrcPlugin_RS2
    connect \A \wrapper.cpu.coreArea_pipeline_ctrl_6_up_SrcPlugin_RS1
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2328.52-2328.143"
  cell $and $flatten\wrapper.\cpu.$and$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2328$410
    parameter \Y_WIDTH 64
    parameter \B_WIDTH 64
    parameter \B_SIGNED 0
    parameter \A_WIDTH 64
    parameter \A_SIGNED 0
    connect \Y $flatten\wrapper.\cpu.$and$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2328$410_Y
    connect \B \wrapper.cpu.coreArea_pipeline_ctrl_6_up_SrcPlugin_IMMED
    connect \A \wrapper.cpu.coreArea_pipeline_ctrl_6_up_SrcPlugin_RS1
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:802.60-802.141"
  cell $add $flatten\wrapper.\cpu.$add$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:802$192
    parameter \Y_WIDTH 64
    parameter \B_WIDTH 64
    parameter \B_SIGNED 0
    parameter \A_WIDTH 64
    parameter \A_SIGNED 0
    connect \Y \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_45
    connect \B \wrapper.cpu.coreArea_pipeline_ctrl_6_up_PC_PC
    connect \A \wrapper.cpu.coreArea_pipeline_ctrl_6_up_SrcPlugin_RS2
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:768.60-768.173"
  cell $add $flatten\wrapper.\cpu.$add$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:768$180
    parameter \Y_WIDTH 64
    parameter \B_WIDTH 64
    parameter \B_SIGNED 1
    parameter \A_WIDTH 64
    parameter \A_SIGNED 1
    connect \Y \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_11
    connect \B \wrapper.cpu.coreArea_pipeline_ctrl_6_up_SrcPlugin_RS2
    connect \A \wrapper.cpu.coreArea_pipeline_ctrl_6_up_SrcPlugin_RS1
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:757.57-757.168"
  cell $add $flatten\wrapper.\cpu.$add$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:757$174
    parameter \Y_WIDTH 64
    parameter \B_WIDTH 64
    parameter \B_SIGNED 1
    parameter \A_WIDTH 64
    parameter \A_SIGNED 1
    connect \Y \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result
    connect \B \wrapper.cpu.coreArea_pipeline_ctrl_6_up_SrcPlugin_IMMED
    connect \A \wrapper.cpu.coreArea_pipeline_ctrl_6_up_SrcPlugin_RS1
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:739.41-739.96"
  cell $add $flatten\wrapper.\cpu.$add$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:739$173
    parameter \Y_WIDTH 4
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 4
    parameter \A_SIGNED 0
    connect \Y \wrapper.cpu._zz_coreArea_fetch_inflight
    connect \B \wrapper.cpu.coreArea_fetch_cmdFire
    connect \A \wrapper.cpu.coreArea_fetch_inflight
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2730.41-2730.89"
  cell $add $flatten\wrapper.\cpu.$add$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2730$490
    parameter \Y_WIDTH 64
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 64
    parameter \A_SIGNED 0
    connect \Y $flatten\wrapper.\cpu.$add$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2730$490_Y
    connect \B 1'1
    connect \A \wrapper.cpu.coreArea_rvfiPlugin_order
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2699.34-2699.75"
  cell $add $flatten\wrapper.\cpu.$add$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2699$469
    parameter \Y_WIDTH 64
    parameter \B_WIDTH 3
    parameter \B_SIGNED 0
    parameter \A_WIDTH 64
    parameter \A_SIGNED 0
    connect \Y $flatten\wrapper.\cpu.$add$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2699$469_Y
    connect \B 3'100
    connect \A \wrapper.cpu.coreArea_pc_PC_cur
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2242.49-2242.128"
  cell $add $flatten\wrapper.\cpu.$add$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2242$384
    parameter \Y_WIDTH 3
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 3
    parameter \A_SIGNED 0
    connect \Y $flatten\wrapper.\cpu.$add$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2242$384_Y
    connect \B \wrapper.cpu.coreArea_dispatcher_hcs_init_willIncrement
    connect \A \wrapper.cpu.coreArea_dispatcher_hcs_init_value
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/wrapper.sv:20.32-20.44"
  attribute \reg "ibus_resp_id"
  cell $anyseq $flatten\wrapper.$anyseq$17
    parameter \WIDTH 16
    connect \Y \wrapper.ibus_resp_id
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/wrapper.sv:19.32-19.46"
  attribute \reg "ibus_resp_addr"
  cell $anyseq $flatten\wrapper.$anyseq$16
    parameter \WIDTH 64
    connect \Y \wrapper.ibus_resp_addr
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/wrapper.sv:18.32-18.46"
  attribute \reg "ibus_resp_data"
  cell $anyseq $flatten\wrapper.$anyseq$15
    parameter \WIDTH 64
    connect \Y \wrapper.cpu.coreArea_fetch_fifo.io_push_payload
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/wrapper.sv:17.32-17.47"
  attribute \reg "ibus_resp_valid"
  cell $anyseq $flatten\wrapper.$anyseq$14
    parameter \WIDTH 1
    connect \Y \wrapper.cpu.coreArea_fetch_fifo.io_push_valid
  end
  attribute \src "insn_sll.v:51.26-51.51"
  cell $mux $flatten\checker_inst.\insn_spec.$ternary$insn_sll.v:51$168
    parameter \WIDTH 64
    connect \Y \checker_inst.spec_rd_wdata
    connect \S $flatten\checker_inst.\insn_spec.$reduce_bool$insn_sll.v:51$166_Y
    connect \B \checker_inst.insn_spec.result
    connect \A 64'0000000000000000000000000000000000000000000000000000000000000000
  end
  attribute \src "insn_sll.v:46.26-46.49"
  cell $shl $flatten\checker_inst.\insn_spec.$shl$insn_sll.v:46$157
    parameter \Y_WIDTH 64
    parameter \B_WIDTH 6
    parameter \B_SIGNED 0
    parameter \A_WIDTH 64
    parameter \A_SIGNED 0
    connect \Y \checker_inst.insn_spec.result
    connect \B \checker_inst.rs2_rdata_or_zero [5:0]
    connect \A \checker_inst.insn_spec.rvfi_rs1_rdata
  end
  attribute \src "insn_sll.v:51.26-51.51"
  cell $reduce_bool $flatten\checker_inst.\insn_spec.$reduce_bool$insn_sll.v:51$166
    parameter \Y_WIDTH 1
    parameter \A_WIDTH 5
    parameter \A_SIGNED 0
    connect \Y $flatten\checker_inst.\insn_spec.$reduce_bool$insn_sll.v:51$166_Y
    connect \A \wrapper.cpu.coreArea_pipeline_ctrl_7_up_Decoder_INSTRUCTION [11:7]
  end
  attribute \src "insn_sll.v:47.23-47.136"
  cell $logic_and $flatten\checker_inst.\insn_spec.$logic_and$insn_sll.v:47$165
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y \checker_inst.spec_valid
    connect \B $flatten\checker_inst.\insn_spec.$eq$insn_sll.v:47$164_Y
    connect \A $flatten\checker_inst.\insn_spec.$logic_and$insn_sll.v:47$163_Y
  end
  attribute \src "insn_sll.v:47.23-47.106"
  cell $logic_and $flatten\checker_inst.\insn_spec.$logic_and$insn_sll.v:47$163
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y $flatten\checker_inst.\insn_spec.$logic_and$insn_sll.v:47$163_Y
    connect \B $flatten\checker_inst.\insn_spec.$eq$insn_sll.v:47$162_Y
    connect \A $flatten\checker_inst.\insn_spec.$logic_and$insn_sll.v:47$161_Y
  end
  attribute \src "insn_sll.v:47.23-47.80"
  cell $logic_and $flatten\checker_inst.\insn_spec.$logic_and$insn_sll.v:47$161
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y $flatten\checker_inst.\insn_spec.$logic_and$insn_sll.v:47$161_Y
    connect \B $flatten\checker_inst.\insn_spec.$eq$insn_sll.v:47$160_Y
    connect \A \checker_inst.valid
  end
  attribute \src "insn_sll.v:47.110-47.136"
  cell $eq $flatten\checker_inst.\insn_spec.$eq$insn_sll.v:47$164
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 6
    parameter \B_SIGNED 0
    parameter \A_WIDTH 7
    parameter \A_SIGNED 0
    connect \Y $flatten\checker_inst.\insn_spec.$eq$insn_sll.v:47$164_Y
    connect \B 6'110011
    connect \A \wrapper.cpu.coreArea_pipeline_ctrl_7_up_Decoder_INSTRUCTION [6:0]
  end
  attribute \src "insn_sll.v:47.84-47.106"
  cell $eq $flatten\checker_inst.\insn_spec.$eq$insn_sll.v:47$162
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 3
    parameter \A_SIGNED 0
    connect \Y $flatten\checker_inst.\insn_spec.$eq$insn_sll.v:47$162_Y
    connect \B 1'1
    connect \A \wrapper.cpu.coreArea_pipeline_ctrl_7_up_Decoder_INSTRUCTION [14:12]
  end
  attribute \src "insn_sll.v:47.54-47.80"
  cell $logic_not $flatten\checker_inst.\insn_spec.$eq$insn_sll.v:47$160
    parameter \Y_WIDTH 1
    parameter \A_WIDTH 7
    parameter \A_SIGNED 0
    connect \Y $flatten\checker_inst.\insn_spec.$eq$insn_sll.v:47$160_Y
    connect \A \wrapper.cpu.coreArea_pipeline_ctrl_7_up_Decoder_INSTRUCTION [31:25]
  end
  attribute \src "insn_sll.v:52.26-52.43"
  cell $add $flatten\checker_inst.\insn_spec.$add$insn_sll.v:52$169
    parameter \Y_WIDTH 64
    parameter \B_WIDTH 3
    parameter \B_SIGNED 0
    parameter \A_WIDTH 64
    parameter \A_SIGNED 0
    connect \Y \checker_inst.pc_wdata
    connect \B 3'100
    connect \A \wrapper.cpu.coreArea_pipeline_ctrl_7_up_PC_PC
  end
  attribute \src "rvfi_insn_check.sv:69.54-69.88"
  cell $mux $flatten\checker_inst.$ternary$rvfi_insn_check.sv:69$25
    parameter \WIDTH 64
    connect \Y \checker_inst.rs2_rdata_or_zero
    connect \S $flatten\checker_inst.$ne$rvfi_insn_check.sv:173$81_Y
    connect \B \wrapper.cpu.coreArea_pipeline_ctrl_7_up_SrcPlugin_RS2
    connect \A 64'0000000000000000000000000000000000000000000000000000000000000000
  end
  attribute \src "rvfi_insn_check.sv:68.54-68.88"
  cell $mux $flatten\checker_inst.$ternary$rvfi_insn_check.sv:68$22
    parameter \WIDTH 64
    connect \Y \checker_inst.insn_spec.rvfi_rs1_rdata
    connect \S $flatten\checker_inst.$ne$rvfi_insn_check.sv:170$78_Y
    connect \B \wrapper.cpu.coreArea_pipeline_ctrl_7_up_SrcPlugin_RS1
    connect \A 64'0000000000000000000000000000000000000000000000000000000000000000
  end
  attribute \src "rvfi_insn_check.sv:134.8-134.14|rvfi_insn_check.sv:134.4-139.7"
  cell $mux $flatten\checker_inst.$procmux$1168
    parameter \WIDTH 1
    connect \Y $flatten\checker_inst.$cover$rvfi_insn_check.sv:135$48_EN
    connect \S \checker_inst.reset
    connect \B 1'0
    connect \A 1'1
  end
  attribute \src "rvfi_insn_check.sv:140.8-140.23|rvfi_insn_check.sv:140.4-200.7"
  attribute \full_case 1
  cell $mux $flatten\checker_inst.$procmux$1139
    parameter \WIDTH 1
    connect \Y $flatten\checker_inst.$assert$rvfi_insn_check.sv:164$72_EN
    connect \S $flatten\checker_inst.$auto$rtlil.cc:3135:Not$1854
    connect \B $flatten\checker_inst.$procmux$1134_Y
    connect \A 1'0
  end
  attribute \src "rvfi_insn_check.sv:163.10-163.23|rvfi_insn_check.sv:163.6-164.30"
  cell $mux $flatten\checker_inst.$procmux$1134
    parameter \WIDTH 1
    connect \Y $flatten\checker_inst.$procmux$1134_Y
    connect \S $flatten\checker_inst.$eq$rvfi_insn_check.sv:163$71_Y
    connect \B 1'1
    connect \A 1'0
  end
  attribute \src "rvfi_insn_check.sv:140.8-140.23|rvfi_insn_check.sv:140.4-200.7"
  attribute \full_case 1
  cell $mux $flatten\checker_inst.$procmux$1131
    parameter \WIDTH 1
    connect \Y $flatten\checker_inst.$assert$rvfi_insn_check.sv:167$75_EN
    connect \S $flatten\checker_inst.$auto$rtlil.cc:3135:Not$1854
    connect \B $flatten\checker_inst.$procmux$1126_Y
    connect \A 1'0
  end
  attribute \src "rvfi_insn_check.sv:166.10-166.23|rvfi_insn_check.sv:166.6-167.30"
  cell $mux $flatten\checker_inst.$procmux$1126
    parameter \WIDTH 1
    connect \Y $flatten\checker_inst.$procmux$1126_Y
    connect \S $flatten\checker_inst.$eq$rvfi_insn_check.sv:166$74_Y
    connect \B 1'1
    connect \A 1'0
  end
  attribute \src "rvfi_insn_check.sv:140.8-140.23|rvfi_insn_check.sv:140.4-200.7"
  attribute \full_case 1
  cell $mux $flatten\checker_inst.$procmux$1123
    parameter \WIDTH 1
    connect \Y $flatten\checker_inst.$assert$rvfi_insn_check.sv:171$79_EN
    connect \S $flatten\checker_inst.$auto$rtlil.cc:3135:Not$1854
    connect \B $flatten\checker_inst.$procmux$1116_Y
    connect \A 1'0
  end
  attribute \src "rvfi_insn_check.sv:170.11-170.29|rvfi_insn_check.sv:170.7-171.42"
  cell $mux $flatten\checker_inst.$procmux$1116
    parameter \WIDTH 1
    connect \Y $flatten\checker_inst.$procmux$1116_Y
    connect \S $flatten\checker_inst.$ne$rvfi_insn_check.sv:170$78_Y
    connect \B 1'1
    connect \A 1'0
  end
  attribute \src "rvfi_insn_check.sv:140.8-140.23|rvfi_insn_check.sv:140.4-200.7"
  attribute \full_case 1
  cell $mux $flatten\checker_inst.$procmux$1112
    parameter \WIDTH 1
    connect \Y $flatten\checker_inst.$assert$rvfi_insn_check.sv:174$82_EN
    connect \S $flatten\checker_inst.$auto$rtlil.cc:3135:Not$1854
    connect \B $flatten\checker_inst.$procmux$1105_Y
    connect \A 1'0
  end
  attribute \src "rvfi_insn_check.sv:173.11-173.29|rvfi_insn_check.sv:173.7-174.42"
  cell $mux $flatten\checker_inst.$procmux$1105
    parameter \WIDTH 1
    connect \Y $flatten\checker_inst.$procmux$1105_Y
    connect \S $flatten\checker_inst.$ne$rvfi_insn_check.sv:173$81_Y
    connect \B 1'1
    connect \A 1'0
  end
  attribute \src "rvfi_insn_check.sv:140.8-140.23|rvfi_insn_check.sv:140.4-200.7"
  attribute \full_case 1
  cell $mux $flatten\checker_inst.$procmux$1083
    parameter \WIDTH 1
    connect \Y $flatten\checker_inst.$assert$rvfi_insn_check.sv:176$84_EN
    connect \S $flatten\checker_inst.$auto$rtlil.cc:3135:Not$1854
    connect \B 1'1
    connect \A 1'0
  end
  attribute \src "rvfi_insn_check.sv:173.11-173.29"
  cell $reduce_bool $flatten\checker_inst.$ne$rvfi_insn_check.sv:173$81
    parameter \Y_WIDTH 1
    parameter \A_WIDTH 5
    parameter \A_SIGNED 0
    connect \Y $flatten\checker_inst.$ne$rvfi_insn_check.sv:173$81_Y
    connect \A \wrapper.cpu.coreArea_pipeline_ctrl_7_up_Decoder_INSTRUCTION [24:20]
  end
  attribute \src "rvfi_insn_check.sv:170.11-170.29"
  cell $reduce_bool $flatten\checker_inst.$ne$rvfi_insn_check.sv:170$78
    parameter \Y_WIDTH 1
    parameter \A_WIDTH 5
    parameter \A_SIGNED 0
    connect \Y $flatten\checker_inst.$ne$rvfi_insn_check.sv:170$78_Y
    connect \A \wrapper.cpu.coreArea_pipeline_ctrl_7_up_Decoder_INSTRUCTION [19:15]
  end
  attribute \src "rvfi_insn_check.sv:140.8-140.14"
  cell $logic_not $flatten\checker_inst.$logic_not$rvfi_insn_check.sv:140$58
    parameter \Y_WIDTH 1
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y $flatten\checker_inst.$logic_not$rvfi_insn_check.sv:140$58_Y
    connect \A \checker_inst.reset
  end
  attribute \src "rvfi_insn_check.sv:25.27-25.60"
  cell $logic_and $flatten\checker_inst.$logic_and$rvfi_insn_check.sv:25$19
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y \checker_inst.valid
    connect \B \wrapper.cpu.coreArea_pipeline_ctrl_7_up_Common_LANE_SEL
    connect \A $flatten\checker_inst.$logic_not$rvfi_insn_check.sv:140$58_Y
  end
  attribute \src "rvfi_insn_check.sv:140.8-140.23"
  cell $logic_and $flatten\checker_inst.$logic_and$rvfi_insn_check.sv:140$59
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y $flatten\checker_inst.$auto$rtlil.cc:3135:Not$1854
    connect \B \checker_inst.check
    connect \A $flatten\checker_inst.$logic_not$rvfi_insn_check.sv:140$58_Y
  end
  attribute \src "rvfi_insn_check.sv:137.11-137.30"
  cell $logic_and $flatten\checker_inst.$logic_and$rvfi_insn_check.sv:137$53
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y $flatten\checker_inst.$logic_and$rvfi_insn_check.sv:137$53_Y
    connect \B \checker_inst.spec_valid
    connect \A \checker_inst.check
  end
  attribute \src "rvfi_insn_check.sv:178.47-178.72"
  cell $eq $flatten\checker_inst.$eq$rvfi_insn_check.sv:178$89
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 64
    parameter \B_SIGNED 0
    parameter \A_WIDTH 64
    parameter \A_SIGNED 0
    connect \Y $flatten\checker_inst.$eq$rvfi_insn_check.sv:178$89_Y
    connect \B \checker_inst.pc_wdata
    connect \A \checker_inst.pc_wdata
  end
  attribute \src "rvfi_insn_check.sv:177.14-177.39"
  cell $eq $flatten\checker_inst.$eq$rvfi_insn_check.sv:177$87
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 64
    parameter \B_SIGNED 0
    parameter \A_WIDTH 64
    parameter \A_SIGNED 0
    connect \Y $flatten\checker_inst.$eq$rvfi_insn_check.sv:177$87_Y
    connect \B \wrapper.cpu.coreArea_pipeline_ctrl_7_up_IntAlu_RESULT_data
    connect \A \checker_inst.spec_rd_wdata
  end
  attribute \src "rvfi_insn_check.sv:176.14-176.37"
  cell $eq $flatten\checker_inst.$eq$rvfi_insn_check.sv:176$85
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 5
    parameter \B_SIGNED 0
    parameter \A_WIDTH 5
    parameter \A_SIGNED 0
    connect \Y $flatten\checker_inst.$eq$rvfi_insn_check.sv:176$85_Y
    connect \B \wrapper.cpu.coreArea_pipeline_ctrl_7_up_IntAlu_RESULT_address
    connect \A \wrapper.cpu.coreArea_pipeline_ctrl_7_up_Decoder_INSTRUCTION [11:7]
  end
  attribute \src "rvfi_insn_check.sv:174.15-174.40"
  cell $eq $flatten\checker_inst.$eq$rvfi_insn_check.sv:174$83
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 5
    parameter \B_SIGNED 0
    parameter \A_WIDTH 5
    parameter \A_SIGNED 0
    connect \Y $flatten\checker_inst.$eq$rvfi_insn_check.sv:174$83_Y
    connect \B \wrapper.cpu.coreArea_pipeline_ctrl_7_up_Decoder_RS2_ADDR
    connect \A \wrapper.cpu.coreArea_pipeline_ctrl_7_up_Decoder_INSTRUCTION [24:20]
  end
  attribute \src "rvfi_insn_check.sv:171.15-171.40"
  cell $eq $flatten\checker_inst.$eq$rvfi_insn_check.sv:171$80
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 5
    parameter \B_SIGNED 0
    parameter \A_WIDTH 5
    parameter \A_SIGNED 0
    connect \Y $flatten\checker_inst.$eq$rvfi_insn_check.sv:171$80_Y
    connect \B \wrapper.cpu.coreArea_pipeline_ctrl_7_up_Decoder_RS1_ADDR
    connect \A \wrapper.cpu.coreArea_pipeline_ctrl_7_up_Decoder_INSTRUCTION [19:15]
  end
  attribute \src "rvfi_insn_check.sv:167.14-167.28"
  cell $logic_not $flatten\checker_inst.$eq$rvfi_insn_check.sv:167$76
    parameter \Y_WIDTH 1
    parameter \A_WIDTH 64
    parameter \A_SIGNED 0
    connect \Y $flatten\checker_inst.$eq$rvfi_insn_check.sv:167$76_Y
    connect \A \wrapper.cpu.coreArea_pipeline_ctrl_7_up_SrcPlugin_RS2
  end
  attribute \src "rvfi_insn_check.sv:166.10-166.23"
  cell $logic_not $flatten\checker_inst.$eq$rvfi_insn_check.sv:166$74
    parameter \Y_WIDTH 1
    parameter \A_WIDTH 5
    parameter \A_SIGNED 0
    connect \Y $flatten\checker_inst.$eq$rvfi_insn_check.sv:166$74_Y
    connect \A \wrapper.cpu.coreArea_pipeline_ctrl_7_up_Decoder_RS2_ADDR
  end
  attribute \src "rvfi_insn_check.sv:164.14-164.28"
  cell $logic_not $flatten\checker_inst.$eq$rvfi_insn_check.sv:164$73
    parameter \Y_WIDTH 1
    parameter \A_WIDTH 64
    parameter \A_SIGNED 0
    connect \Y $flatten\checker_inst.$eq$rvfi_insn_check.sv:164$73_Y
    connect \A \wrapper.cpu.coreArea_pipeline_ctrl_7_up_SrcPlugin_RS1
  end
  attribute \src "rvfi_insn_check.sv:163.10-163.23"
  cell $logic_not $flatten\checker_inst.$eq$rvfi_insn_check.sv:163$71
    parameter \Y_WIDTH 1
    parameter \A_WIDTH 5
    parameter \A_SIGNED 0
    connect \Y $flatten\checker_inst.$eq$rvfi_insn_check.sv:163$71_Y
    connect \A \wrapper.cpu.coreArea_pipeline_ctrl_7_up_Decoder_RS1_ADDR
  end
  attribute \src "rvfi_insn_check.sv:146.13-146.26"
  cell $logic_not $flatten\checker_inst.$eq$rvfi_insn_check.sv:146$68
    parameter \Y_WIDTH 1
    parameter \A_WIDTH 64
    parameter \A_SIGNED 0
    connect \Y $flatten\checker_inst.$eq$rvfi_insn_check.sv:146$68_Y
    connect \A \wrapper.cpu.coreArea_pipeline_ctrl_7_up_IntAlu_RESULT_data
  end
  attribute \src "rvfi_insn_check.sv:145.13-145.25"
  cell $logic_not $flatten\checker_inst.$eq$rvfi_insn_check.sv:145$66
    parameter \Y_WIDTH 1
    parameter \A_WIDTH 5
    parameter \A_SIGNED 0
    connect \Y $flatten\checker_inst.$eq$rvfi_insn_check.sv:145$66_Y
    connect \A \wrapper.cpu.coreArea_pipeline_ctrl_7_up_IntAlu_RESULT_address
  end
  attribute \src "rvfi_testbench.sv:54.12-54.23"
  cell $eq $eq$rvfi_testbench.sv:54$12
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 5
    parameter \B_SIGNED 0
    parameter \A_WIDTH 8
    parameter \A_SIGNED 0
    connect \Y \checker_inst.check
    connect \B 5'10100
    connect \A \cycle
  end
  attribute \src "rvfi_testbench.sv:30.22-30.41"
  cell $eq $eq$rvfi_testbench.sv:30$5
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y $eq$rvfi_testbench.sv:30$5_Y
    connect \B $initstate$2_wire
    connect \A \reset
  end
  attribute \src "rvfi_testbench.sv:37.32-37.65"
  cell $add $add$rvfi_testbench.sv:37$9
    parameter \Y_WIDTH 8
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 8
    parameter \A_SIGNED 0
    connect \Y $add$rvfi_testbench.sv:37$9_Y
    connect \B $auto$wreduce.cc:514:run$1950 [0]
    connect \A \cycle_reg
  end
  connect $auto$wreduce.cc:514:run$1950 [7:1] 7'0000000
  connect $flatten\wrapper.\cpu.\coreArea_fetch_fifo.$0$memwr$\logic_ram$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2924$505_EN[63:0]$509 [62:0] { $flatten\wrapper.\cpu.\coreArea_fetch_fifo.$0$memwr$\logic_ram$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2924$505_EN[63:0]$509 [63] $flatten\wrapper.\cpu.\coreArea_fetch_fifo.$0$memwr$\logic_ram$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2924$505_EN[63:0]$509 [63] $flatten\wrapper.\cpu.\coreArea_fetch_fifo.$0$memwr$\logic_ram$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2924$505_EN[63:0]$509 [63] $flatten\wrapper.\cpu.\coreArea_fetch_fifo.$0$memwr$\logic_ram$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2924$505_EN[63:0]$509 [63] $flatten\wrapper.\cpu.\coreArea_fetch_fifo.$0$memwr$\logic_ram$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2924$505_EN[63:0]$509 [63] $flatten\wrapper.\cpu.\coreArea_fetch_fifo.$0$memwr$\logic_ram$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2924$505_EN[63:0]$509 [63] $flatten\wrapper.\cpu.\coreArea_fetch_fifo.$0$memwr$\logic_ram$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2924$505_EN[63:0]$509 [63] $flatten\wrapper.\cpu.\coreArea_fetch_fifo.$0$memwr$\logic_ram$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2924$505_EN[63:0]$509 [63] $flatten\wrapper.\cpu.\coreArea_fetch_fifo.$0$memwr$\logic_ram$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2924$505_EN[63:0]$509 [63] $flatten\wrapper.\cpu.\coreArea_fetch_fifo.$0$memwr$\logic_ram$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2924$505_EN[63:0]$509 [63] $flatten\wrapper.\cpu.\coreArea_fetch_fifo.$0$memwr$\logic_ram$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2924$505_EN[63:0]$509 [63] $flatten\wrapper.\cpu.\coreArea_fetch_fifo.$0$memwr$\logic_ram$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2924$505_EN[63:0]$509 [63] $flatten\wrapper.\cpu.\coreArea_fetch_fifo.$0$memwr$\logic_ram$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2924$505_EN[63:0]$509 [63] $flatten\wrapper.\cpu.\coreArea_fetch_fifo.$0$memwr$\logic_ram$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2924$505_EN[63:0]$509 [63] $flatten\wrapper.\cpu.\coreArea_fetch_fifo.$0$memwr$\logic_ram$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2924$505_EN[63:0]$509 [63] $flatten\wrapper.\cpu.\coreArea_fetch_fifo.$0$memwr$\logic_ram$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2924$505_EN[63:0]$509 [63] $flatten\wrapper.\cpu.\coreArea_fetch_fifo.$0$memwr$\logic_ram$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2924$505_EN[63:0]$509 [63] $flatten\wrapper.\cpu.\coreArea_fetch_fifo.$0$memwr$\logic_ram$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2924$505_EN[63:0]$509 [63] $flatten\wrapper.\cpu.\coreArea_fetch_fifo.$0$memwr$\logic_ram$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2924$505_EN[63:0]$509 [63] $flatten\wrapper.\cpu.\coreArea_fetch_fifo.$0$memwr$\logic_ram$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2924$505_EN[63:0]$509 [63] $flatten\wrapper.\cpu.\coreArea_fetch_fifo.$0$memwr$\logic_ram$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2924$505_EN[63:0]$509 [63] $flatten\wrapper.\cpu.\coreArea_fetch_fifo.$0$memwr$\logic_ram$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2924$505_EN[63:0]$509 [63] $flatten\wrapper.\cpu.\coreArea_fetch_fifo.$0$memwr$\logic_ram$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2924$505_EN[63:0]$509 [63] $flatten\wrapper.\cpu.\coreArea_fetch_fifo.$0$memwr$\logic_ram$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2924$505_EN[63:0]$509 [63] $flatten\wrapper.\cpu.\coreArea_fetch_fifo.$0$memwr$\logic_ram$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2924$505_EN[63:0]$509 [63] $flatten\wrapper.\cpu.\coreArea_fetch_fifo.$0$memwr$\logic_ram$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2924$505_EN[63:0]$509 [63] $flatten\wrapper.\cpu.\coreArea_fetch_fifo.$0$memwr$\logic_ram$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2924$505_EN[63:0]$509 [63] $flatten\wrapper.\cpu.\coreArea_fetch_fifo.$0$memwr$\logic_ram$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2924$505_EN[63:0]$509 [63] $flatten\wrapper.\cpu.\coreArea_fetch_fifo.$0$memwr$\logic_ram$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2924$505_EN[63:0]$509 [63] $flatten\wrapper.\cpu.\coreArea_fetch_fifo.$0$memwr$\logic_ram$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2924$505_EN[63:0]$509 [63] $flatten\wrapper.\cpu.\coreArea_fetch_fifo.$0$memwr$\logic_ram$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2924$505_EN[63:0]$509 [63] $flatten\wrapper.\cpu.\coreArea_fetch_fifo.$0$memwr$\logic_ram$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2924$505_EN[63:0]$509 [63] $flatten\wrapper.\cpu.\coreArea_fetch_fifo.$0$memwr$\logic_ram$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2924$505_EN[63:0]$509 [63] $flatten\wrapper.\cpu.\coreArea_fetch_fifo.$0$memwr$\logic_ram$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2924$505_EN[63:0]$509 [63] $flatten\wrapper.\cpu.\coreArea_fetch_fifo.$0$memwr$\logic_ram$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2924$505_EN[63:0]$509 [63] $flatten\wrapper.\cpu.\coreArea_fetch_fifo.$0$memwr$\logic_ram$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2924$505_EN[63:0]$509 [63] $flatten\wrapper.\cpu.\coreArea_fetch_fifo.$0$memwr$\logic_ram$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2924$505_EN[63:0]$509 [63] $flatten\wrapper.\cpu.\coreArea_fetch_fifo.$0$memwr$\logic_ram$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2924$505_EN[63:0]$509 [63] $flatten\wrapper.\cpu.\coreArea_fetch_fifo.$0$memwr$\logic_ram$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2924$505_EN[63:0]$509 [63] $flatten\wrapper.\cpu.\coreArea_fetch_fifo.$0$memwr$\logic_ram$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2924$505_EN[63:0]$509 [63] $flatten\wrapper.\cpu.\coreArea_fetch_fifo.$0$memwr$\logic_ram$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2924$505_EN[63:0]$509 [63] $flatten\wrapper.\cpu.\coreArea_fetch_fifo.$0$memwr$\logic_ram$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2924$505_EN[63:0]$509 [63] $flatten\wrapper.\cpu.\coreArea_fetch_fifo.$0$memwr$\logic_ram$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2924$505_EN[63:0]$509 [63] $flatten\wrapper.\cpu.\coreArea_fetch_fifo.$0$memwr$\logic_ram$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2924$505_EN[63:0]$509 [63] $flatten\wrapper.\cpu.\coreArea_fetch_fifo.$0$memwr$\logic_ram$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2924$505_EN[63:0]$509 [63] $flatten\wrapper.\cpu.\coreArea_fetch_fifo.$0$memwr$\logic_ram$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2924$505_EN[63:0]$509 [63] $flatten\wrapper.\cpu.\coreArea_fetch_fifo.$0$memwr$\logic_ram$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2924$505_EN[63:0]$509 [63] $flatten\wrapper.\cpu.\coreArea_fetch_fifo.$0$memwr$\logic_ram$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2924$505_EN[63:0]$509 [63] $flatten\wrapper.\cpu.\coreArea_fetch_fifo.$0$memwr$\logic_ram$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2924$505_EN[63:0]$509 [63] $flatten\wrapper.\cpu.\coreArea_fetch_fifo.$0$memwr$\logic_ram$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2924$505_EN[63:0]$509 [63] $flatten\wrapper.\cpu.\coreArea_fetch_fifo.$0$memwr$\logic_ram$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2924$505_EN[63:0]$509 [63] $flatten\wrapper.\cpu.\coreArea_fetch_fifo.$0$memwr$\logic_ram$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2924$505_EN[63:0]$509 [63] $flatten\wrapper.\cpu.\coreArea_fetch_fifo.$0$memwr$\logic_ram$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2924$505_EN[63:0]$509 [63] $flatten\wrapper.\cpu.\coreArea_fetch_fifo.$0$memwr$\logic_ram$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2924$505_EN[63:0]$509 [63] $flatten\wrapper.\cpu.\coreArea_fetch_fifo.$0$memwr$\logic_ram$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2924$505_EN[63:0]$509 [63] $flatten\wrapper.\cpu.\coreArea_fetch_fifo.$0$memwr$\logic_ram$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2924$505_EN[63:0]$509 [63] $flatten\wrapper.\cpu.\coreArea_fetch_fifo.$0$memwr$\logic_ram$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2924$505_EN[63:0]$509 [63] $flatten\wrapper.\cpu.\coreArea_fetch_fifo.$0$memwr$\logic_ram$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2924$505_EN[63:0]$509 [63] $flatten\wrapper.\cpu.\coreArea_fetch_fifo.$0$memwr$\logic_ram$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2924$505_EN[63:0]$509 [63] $flatten\wrapper.\cpu.\coreArea_fetch_fifo.$0$memwr$\logic_ram$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2924$505_EN[63:0]$509 [63] $flatten\wrapper.\cpu.\coreArea_fetch_fifo.$0$memwr$\logic_ram$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2924$505_EN[63:0]$509 [63] $flatten\wrapper.\cpu.\coreArea_fetch_fifo.$0$memwr$\logic_ram$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2924$505_EN[63:0]$509 [63] $flatten\wrapper.\cpu.\coreArea_fetch_fifo.$0$memwr$\logic_ram$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2924$505_EN[63:0]$509 [63] }
  connect $flatten\wrapper.\cpu.\coreArea_srcPlugin_regfileread_regfile.$0$memwr$\mem$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2858$492_EN[63:0]$498 [62:0] { $flatten\wrapper.\cpu.\coreArea_srcPlugin_regfileread_regfile.$0$memwr$\mem$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2858$492_EN[63:0]$498 [63] $flatten\wrapper.\cpu.\coreArea_srcPlugin_regfileread_regfile.$0$memwr$\mem$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2858$492_EN[63:0]$498 [63] $flatten\wrapper.\cpu.\coreArea_srcPlugin_regfileread_regfile.$0$memwr$\mem$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2858$492_EN[63:0]$498 [63] $flatten\wrapper.\cpu.\coreArea_srcPlugin_regfileread_regfile.$0$memwr$\mem$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2858$492_EN[63:0]$498 [63] $flatten\wrapper.\cpu.\coreArea_srcPlugin_regfileread_regfile.$0$memwr$\mem$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2858$492_EN[63:0]$498 [63] $flatten\wrapper.\cpu.\coreArea_srcPlugin_regfileread_regfile.$0$memwr$\mem$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2858$492_EN[63:0]$498 [63] $flatten\wrapper.\cpu.\coreArea_srcPlugin_regfileread_regfile.$0$memwr$\mem$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2858$492_EN[63:0]$498 [63] $flatten\wrapper.\cpu.\coreArea_srcPlugin_regfileread_regfile.$0$memwr$\mem$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2858$492_EN[63:0]$498 [63] $flatten\wrapper.\cpu.\coreArea_srcPlugin_regfileread_regfile.$0$memwr$\mem$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2858$492_EN[63:0]$498 [63] $flatten\wrapper.\cpu.\coreArea_srcPlugin_regfileread_regfile.$0$memwr$\mem$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2858$492_EN[63:0]$498 [63] $flatten\wrapper.\cpu.\coreArea_srcPlugin_regfileread_regfile.$0$memwr$\mem$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2858$492_EN[63:0]$498 [63] $flatten\wrapper.\cpu.\coreArea_srcPlugin_regfileread_regfile.$0$memwr$\mem$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2858$492_EN[63:0]$498 [63] $flatten\wrapper.\cpu.\coreArea_srcPlugin_regfileread_regfile.$0$memwr$\mem$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2858$492_EN[63:0]$498 [63] $flatten\wrapper.\cpu.\coreArea_srcPlugin_regfileread_regfile.$0$memwr$\mem$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2858$492_EN[63:0]$498 [63] $flatten\wrapper.\cpu.\coreArea_srcPlugin_regfileread_regfile.$0$memwr$\mem$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2858$492_EN[63:0]$498 [63] $flatten\wrapper.\cpu.\coreArea_srcPlugin_regfileread_regfile.$0$memwr$\mem$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2858$492_EN[63:0]$498 [63] $flatten\wrapper.\cpu.\coreArea_srcPlugin_regfileread_regfile.$0$memwr$\mem$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2858$492_EN[63:0]$498 [63] $flatten\wrapper.\cpu.\coreArea_srcPlugin_regfileread_regfile.$0$memwr$\mem$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2858$492_EN[63:0]$498 [63] $flatten\wrapper.\cpu.\coreArea_srcPlugin_regfileread_regfile.$0$memwr$\mem$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2858$492_EN[63:0]$498 [63] $flatten\wrapper.\cpu.\coreArea_srcPlugin_regfileread_regfile.$0$memwr$\mem$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2858$492_EN[63:0]$498 [63] $flatten\wrapper.\cpu.\coreArea_srcPlugin_regfileread_regfile.$0$memwr$\mem$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2858$492_EN[63:0]$498 [63] $flatten\wrapper.\cpu.\coreArea_srcPlugin_regfileread_regfile.$0$memwr$\mem$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2858$492_EN[63:0]$498 [63] $flatten\wrapper.\cpu.\coreArea_srcPlugin_regfileread_regfile.$0$memwr$\mem$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2858$492_EN[63:0]$498 [63] $flatten\wrapper.\cpu.\coreArea_srcPlugin_regfileread_regfile.$0$memwr$\mem$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2858$492_EN[63:0]$498 [63] $flatten\wrapper.\cpu.\coreArea_srcPlugin_regfileread_regfile.$0$memwr$\mem$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2858$492_EN[63:0]$498 [63] $flatten\wrapper.\cpu.\coreArea_srcPlugin_regfileread_regfile.$0$memwr$\mem$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2858$492_EN[63:0]$498 [63] $flatten\wrapper.\cpu.\coreArea_srcPlugin_regfileread_regfile.$0$memwr$\mem$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2858$492_EN[63:0]$498 [63] $flatten\wrapper.\cpu.\coreArea_srcPlugin_regfileread_regfile.$0$memwr$\mem$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2858$492_EN[63:0]$498 [63] $flatten\wrapper.\cpu.\coreArea_srcPlugin_regfileread_regfile.$0$memwr$\mem$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2858$492_EN[63:0]$498 [63] $flatten\wrapper.\cpu.\coreArea_srcPlugin_regfileread_regfile.$0$memwr$\mem$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2858$492_EN[63:0]$498 [63] $flatten\wrapper.\cpu.\coreArea_srcPlugin_regfileread_regfile.$0$memwr$\mem$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2858$492_EN[63:0]$498 [63] $flatten\wrapper.\cpu.\coreArea_srcPlugin_regfileread_regfile.$0$memwr$\mem$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2858$492_EN[63:0]$498 [63] $flatten\wrapper.\cpu.\coreArea_srcPlugin_regfileread_regfile.$0$memwr$\mem$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2858$492_EN[63:0]$498 [63] $flatten\wrapper.\cpu.\coreArea_srcPlugin_regfileread_regfile.$0$memwr$\mem$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2858$492_EN[63:0]$498 [63] $flatten\wrapper.\cpu.\coreArea_srcPlugin_regfileread_regfile.$0$memwr$\mem$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2858$492_EN[63:0]$498 [63] $flatten\wrapper.\cpu.\coreArea_srcPlugin_regfileread_regfile.$0$memwr$\mem$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2858$492_EN[63:0]$498 [63] $flatten\wrapper.\cpu.\coreArea_srcPlugin_regfileread_regfile.$0$memwr$\mem$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2858$492_EN[63:0]$498 [63] $flatten\wrapper.\cpu.\coreArea_srcPlugin_regfileread_regfile.$0$memwr$\mem$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2858$492_EN[63:0]$498 [63] $flatten\wrapper.\cpu.\coreArea_srcPlugin_regfileread_regfile.$0$memwr$\mem$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2858$492_EN[63:0]$498 [63] $flatten\wrapper.\cpu.\coreArea_srcPlugin_regfileread_regfile.$0$memwr$\mem$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2858$492_EN[63:0]$498 [63] $flatten\wrapper.\cpu.\coreArea_srcPlugin_regfileread_regfile.$0$memwr$\mem$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2858$492_EN[63:0]$498 [63] $flatten\wrapper.\cpu.\coreArea_srcPlugin_regfileread_regfile.$0$memwr$\mem$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2858$492_EN[63:0]$498 [63] $flatten\wrapper.\cpu.\coreArea_srcPlugin_regfileread_regfile.$0$memwr$\mem$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2858$492_EN[63:0]$498 [63] $flatten\wrapper.\cpu.\coreArea_srcPlugin_regfileread_regfile.$0$memwr$\mem$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2858$492_EN[63:0]$498 [63] $flatten\wrapper.\cpu.\coreArea_srcPlugin_regfileread_regfile.$0$memwr$\mem$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2858$492_EN[63:0]$498 [63] $flatten\wrapper.\cpu.\coreArea_srcPlugin_regfileread_regfile.$0$memwr$\mem$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2858$492_EN[63:0]$498 [63] $flatten\wrapper.\cpu.\coreArea_srcPlugin_regfileread_regfile.$0$memwr$\mem$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2858$492_EN[63:0]$498 [63] $flatten\wrapper.\cpu.\coreArea_srcPlugin_regfileread_regfile.$0$memwr$\mem$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2858$492_EN[63:0]$498 [63] $flatten\wrapper.\cpu.\coreArea_srcPlugin_regfileread_regfile.$0$memwr$\mem$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2858$492_EN[63:0]$498 [63] $flatten\wrapper.\cpu.\coreArea_srcPlugin_regfileread_regfile.$0$memwr$\mem$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2858$492_EN[63:0]$498 [63] $flatten\wrapper.\cpu.\coreArea_srcPlugin_regfileread_regfile.$0$memwr$\mem$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2858$492_EN[63:0]$498 [63] $flatten\wrapper.\cpu.\coreArea_srcPlugin_regfileread_regfile.$0$memwr$\mem$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2858$492_EN[63:0]$498 [63] $flatten\wrapper.\cpu.\coreArea_srcPlugin_regfileread_regfile.$0$memwr$\mem$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2858$492_EN[63:0]$498 [63] $flatten\wrapper.\cpu.\coreArea_srcPlugin_regfileread_regfile.$0$memwr$\mem$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2858$492_EN[63:0]$498 [63] $flatten\wrapper.\cpu.\coreArea_srcPlugin_regfileread_regfile.$0$memwr$\mem$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2858$492_EN[63:0]$498 [63] $flatten\wrapper.\cpu.\coreArea_srcPlugin_regfileread_regfile.$0$memwr$\mem$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2858$492_EN[63:0]$498 [63] $flatten\wrapper.\cpu.\coreArea_srcPlugin_regfileread_regfile.$0$memwr$\mem$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2858$492_EN[63:0]$498 [63] $flatten\wrapper.\cpu.\coreArea_srcPlugin_regfileread_regfile.$0$memwr$\mem$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2858$492_EN[63:0]$498 [63] $flatten\wrapper.\cpu.\coreArea_srcPlugin_regfileread_regfile.$0$memwr$\mem$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2858$492_EN[63:0]$498 [63] $flatten\wrapper.\cpu.\coreArea_srcPlugin_regfileread_regfile.$0$memwr$\mem$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2858$492_EN[63:0]$498 [63] $flatten\wrapper.\cpu.\coreArea_srcPlugin_regfileread_regfile.$0$memwr$\mem$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2858$492_EN[63:0]$498 [63] $flatten\wrapper.\cpu.\coreArea_srcPlugin_regfileread_regfile.$0$memwr$\mem$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2858$492_EN[63:0]$498 [63] $flatten\wrapper.\cpu.\coreArea_srcPlugin_regfileread_regfile.$0$memwr$\mem$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2858$492_EN[63:0]$498 [63] }
  connect \checker_inst.clock \clock
  connect \checker_inst.halt 1'0
  connect \checker_inst.insn \wrapper.cpu.coreArea_pipeline_ctrl_7_up_Decoder_INSTRUCTION
  connect \checker_inst.insn_pma_x 1'1
  connect \checker_inst.insn_spec.insn_funct3 \wrapper.cpu.coreArea_pipeline_ctrl_7_up_Decoder_INSTRUCTION [14:12]
  connect \checker_inst.insn_spec.insn_funct7 \wrapper.cpu.coreArea_pipeline_ctrl_7_up_Decoder_INSTRUCTION [31:25]
  connect \checker_inst.insn_spec.insn_opcode \wrapper.cpu.coreArea_pipeline_ctrl_7_up_Decoder_INSTRUCTION [6:0]
  connect \checker_inst.insn_spec.insn_padding 0
  connect \checker_inst.insn_spec.insn_rd \wrapper.cpu.coreArea_pipeline_ctrl_7_up_Decoder_INSTRUCTION [11:7]
  connect \checker_inst.insn_spec.insn_rs1 \wrapper.cpu.coreArea_pipeline_ctrl_7_up_Decoder_INSTRUCTION [19:15]
  connect \checker_inst.insn_spec.insn_rs2 \wrapper.cpu.coreArea_pipeline_ctrl_7_up_Decoder_INSTRUCTION [24:20]
  connect \checker_inst.insn_spec.misa_ok 1'1
  connect \checker_inst.insn_spec.rvfi_insn \wrapper.cpu.coreArea_pipeline_ctrl_7_up_Decoder_INSTRUCTION
  connect \checker_inst.insn_spec.rvfi_mem_rdata 64'0000000000000000000000000000000000000000000000000000000000000000
  connect \checker_inst.insn_spec.rvfi_pc_rdata \wrapper.cpu.coreArea_pipeline_ctrl_7_up_PC_PC
  connect \checker_inst.insn_spec.rvfi_rs2_rdata \checker_inst.rs2_rdata_or_zero
  connect \checker_inst.insn_spec.rvfi_valid \checker_inst.valid
  connect \checker_inst.insn_spec.shamt \checker_inst.rs2_rdata_or_zero [5:0]
  connect \checker_inst.insn_spec.spec_mem_addr 64'0000000000000000000000000000000000000000000000000000000000000000
  connect \checker_inst.insn_spec.spec_mem_rmask 8'00000000
  connect \checker_inst.insn_spec.spec_mem_wdata 64'0000000000000000000000000000000000000000000000000000000000000000
  connect \checker_inst.insn_spec.spec_mem_wmask 8'00000000
  connect \checker_inst.insn_spec.spec_pc_wdata \checker_inst.pc_wdata
  connect \checker_inst.insn_spec.spec_rd_addr \wrapper.cpu.coreArea_pipeline_ctrl_7_up_Decoder_INSTRUCTION [11:7]
  connect \checker_inst.insn_spec.spec_rd_wdata \checker_inst.spec_rd_wdata
  connect \checker_inst.insn_spec.spec_rs1_addr \wrapper.cpu.coreArea_pipeline_ctrl_7_up_Decoder_INSTRUCTION [19:15]
  connect \checker_inst.insn_spec.spec_rs2_addr \wrapper.cpu.coreArea_pipeline_ctrl_7_up_Decoder_INSTRUCTION [24:20]
  connect \checker_inst.insn_spec.spec_trap 1'0
  connect \checker_inst.insn_spec.spec_valid \checker_inst.spec_valid
  connect \checker_inst.intr 1'0
  connect \checker_inst.mem_access_fault 1'0
  connect \checker_inst.mem_addr 64'0000000000000000000000000000000000000000000000000000000000000000
  connect \checker_inst.mem_log2len 2'00
  connect \checker_inst.mem_pma_r 1'1
  connect \checker_inst.mem_pma_w 1'1
  connect \checker_inst.mem_rdata 64'0000000000000000000000000000000000000000000000000000000000000000
  connect \checker_inst.mem_rmask 8'00000000
  connect \checker_inst.mem_wdata 64'0000000000000000000000000000000000000000000000000000000000000000
  connect \checker_inst.mem_wmask 8'00000000
  connect \checker_inst.pc_rdata \wrapper.cpu.coreArea_pipeline_ctrl_7_up_PC_PC
  connect \checker_inst.rd_addr \wrapper.cpu.coreArea_pipeline_ctrl_7_up_IntAlu_RESULT_address
  connect \checker_inst.rd_wdata \wrapper.cpu.coreArea_pipeline_ctrl_7_up_IntAlu_RESULT_data
  connect \checker_inst.rs1_addr \wrapper.cpu.coreArea_pipeline_ctrl_7_up_Decoder_RS1_ADDR
  connect \checker_inst.rs1_rdata \wrapper.cpu.coreArea_pipeline_ctrl_7_up_SrcPlugin_RS1
  connect \checker_inst.rs1_rdata_or_zero \checker_inst.insn_spec.rvfi_rs1_rdata
  connect \checker_inst.rs2_addr \wrapper.cpu.coreArea_pipeline_ctrl_7_up_Decoder_RS2_ADDR
  connect \checker_inst.rs2_rdata \wrapper.cpu.coreArea_pipeline_ctrl_7_up_SrcPlugin_RS2
  connect \checker_inst.rvfi_halt 1'0
  connect \checker_inst.rvfi_insn \wrapper.cpu.coreArea_pipeline_ctrl_7_up_Decoder_INSTRUCTION
  connect \checker_inst.rvfi_intr 1'0
  connect \checker_inst.rvfi_ixl 2'10
  connect \checker_inst.rvfi_mem_addr 64'0000000000000000000000000000000000000000000000000000000000000000
  connect \checker_inst.rvfi_mem_rdata 64'0000000000000000000000000000000000000000000000000000000000000000
  connect \checker_inst.rvfi_mem_rmask 8'00000000
  connect \checker_inst.rvfi_mem_wdata 64'0000000000000000000000000000000000000000000000000000000000000000
  connect \checker_inst.rvfi_mem_wmask 8'00000000
  connect \checker_inst.rvfi_mode 2'11
  connect \checker_inst.rvfi_order \wrapper.cpu.coreArea_rvfiPlugin_order
  connect \checker_inst.rvfi_pc_rdata \wrapper.cpu.coreArea_pipeline_ctrl_7_up_PC_PC
  connect \checker_inst.rvfi_pc_wdata \checker_inst.pc_wdata
  connect \checker_inst.rvfi_rd_addr \wrapper.cpu.coreArea_pipeline_ctrl_7_up_IntAlu_RESULT_address
  connect \checker_inst.rvfi_rd_wdata \wrapper.cpu.coreArea_pipeline_ctrl_7_up_IntAlu_RESULT_data
  connect \checker_inst.rvfi_rs1_addr \wrapper.cpu.coreArea_pipeline_ctrl_7_up_Decoder_RS1_ADDR
  connect \checker_inst.rvfi_rs1_rdata \wrapper.cpu.coreArea_pipeline_ctrl_7_up_SrcPlugin_RS1
  connect \checker_inst.rvfi_rs2_addr \wrapper.cpu.coreArea_pipeline_ctrl_7_up_Decoder_RS2_ADDR
  connect \checker_inst.rvfi_rs2_rdata \wrapper.cpu.coreArea_pipeline_ctrl_7_up_SrcPlugin_RS2
  connect \checker_inst.rvfi_trap 1'0
  connect \checker_inst.rvfi_valid \wrapper.cpu.coreArea_pipeline_ctrl_7_up_Common_LANE_SEL
  connect \checker_inst.spec_mem_addr 64'0000000000000000000000000000000000000000000000000000000000000000
  connect \checker_inst.spec_mem_rmask 8'00000000
  connect \checker_inst.spec_mem_wdata 64'0000000000000000000000000000000000000000000000000000000000000000
  connect \checker_inst.spec_mem_wmask 8'00000000
  connect \checker_inst.spec_pc_wdata \checker_inst.pc_wdata
  connect \checker_inst.spec_rd_addr \wrapper.cpu.coreArea_pipeline_ctrl_7_up_Decoder_INSTRUCTION [11:7]
  connect \checker_inst.spec_rs1_addr \wrapper.cpu.coreArea_pipeline_ctrl_7_up_Decoder_INSTRUCTION [19:15]
  connect \checker_inst.spec_rs2_addr \wrapper.cpu.coreArea_pipeline_ctrl_7_up_Decoder_INSTRUCTION [24:20]
  connect \checker_inst.spec_trap 1'0
  connect \checker_inst.trap 1'0
  connect \rvfi_halt 1'0
  connect \rvfi_insn \wrapper.cpu.coreArea_pipeline_ctrl_7_up_Decoder_INSTRUCTION
  connect \rvfi_intr 1'0
  connect \rvfi_ixl 2'10
  connect \rvfi_mem_addr 64'0000000000000000000000000000000000000000000000000000000000000000
  connect \rvfi_mem_rdata 64'0000000000000000000000000000000000000000000000000000000000000000
  connect \rvfi_mem_rmask 8'00000000
  connect \rvfi_mem_wdata 64'0000000000000000000000000000000000000000000000000000000000000000
  connect \rvfi_mem_wmask 8'00000000
  connect \rvfi_mode 2'11
  connect \rvfi_order \wrapper.cpu.coreArea_rvfiPlugin_order
  connect \rvfi_pc_rdata \wrapper.cpu.coreArea_pipeline_ctrl_7_up_PC_PC
  connect \rvfi_pc_wdata \checker_inst.pc_wdata
  connect \rvfi_rd_addr \wrapper.cpu.coreArea_pipeline_ctrl_7_up_IntAlu_RESULT_address
  connect \rvfi_rd_wdata \wrapper.cpu.coreArea_pipeline_ctrl_7_up_IntAlu_RESULT_data
  connect \rvfi_rs1_addr \wrapper.cpu.coreArea_pipeline_ctrl_7_up_Decoder_RS1_ADDR
  connect \rvfi_rs1_rdata \wrapper.cpu.coreArea_pipeline_ctrl_7_up_SrcPlugin_RS1
  connect \rvfi_rs2_addr \wrapper.cpu.coreArea_pipeline_ctrl_7_up_Decoder_RS2_ADDR
  connect \rvfi_rs2_rdata \wrapper.cpu.coreArea_pipeline_ctrl_7_up_SrcPlugin_RS2
  connect \rvfi_trap 1'0
  connect \rvfi_valid \wrapper.cpu.coreArea_pipeline_ctrl_7_up_Common_LANE_SEL
  connect \wrapper.clock \clock
  connect \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_1 \wrapper.cpu.coreArea_pipeline_ctrl_6_up_SrcPlugin_RS1
  connect \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_10 \wrapper.cpu.coreArea_pipeline_ctrl_6_up_SrcPlugin_RS1
  connect \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_12 \wrapper.cpu.coreArea_pipeline_ctrl_6_up_SrcPlugin_RS1
  connect \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_13 \wrapper.cpu.coreArea_pipeline_ctrl_6_up_SrcPlugin_RS2
  connect \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_17 \wrapper.cpu.coreArea_pipeline_ctrl_6_up_SrcPlugin_RS1
  connect \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_19 \wrapper.cpu.coreArea_pipeline_ctrl_6_up_SrcPlugin_RS1
  connect \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_2 \wrapper.cpu.coreArea_pipeline_ctrl_6_up_SrcPlugin_IMMED
  connect \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_20 \wrapper.cpu.coreArea_pipeline_ctrl_6_up_SrcPlugin_RS2
  connect \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_22 \wrapper.cpu.coreArea_pipeline_ctrl_6_up_SrcPlugin_RS1
  connect \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_23 \wrapper.cpu.coreArea_pipeline_ctrl_6_up_SrcPlugin_RS2
  connect \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_25 { \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_11 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_11 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_11 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_11 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_11 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_11 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_11 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_11 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_11 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_11 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_11 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_11 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_11 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_11 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_11 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_11 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_11 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_11 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_11 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_11 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_11 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_11 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_11 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_11 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_11 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_11 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_11 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_11 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_11 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_11 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_11 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_11 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_11 [31:0] }
  connect \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_26 \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_11 [31:0]
  connect \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_27 \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_11
  connect \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_28 \wrapper.cpu.coreArea_pipeline_ctrl_6_up_SrcPlugin_RS1
  connect \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_29 \wrapper.cpu.coreArea_pipeline_ctrl_6_up_SrcPlugin_RS2
  connect \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_30 { 32'00000000000000000000000000000000 \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_31 }
  connect \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_32 [31:0] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_31
  connect \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_33 { \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_34 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_34 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_34 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_34 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_34 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_34 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_34 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_34 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_34 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_34 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_34 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_34 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_34 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_34 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_34 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_34 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_34 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_34 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_34 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_34 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_34 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_34 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_34 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_34 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_34 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_34 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_34 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_34 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_34 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_34 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_34 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_34 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_34 }
  connect \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_35 [31:0] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_34
  connect \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_36 \wrapper.cpu.coreArea_pipeline_ctrl_6_up_SrcPlugin_RS1
  connect \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_37 { 32'00000000000000000000000000000000 \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_38 }
  connect \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_39 [31:0] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_38
  connect \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_4 \wrapper.cpu.coreArea_pipeline_ctrl_6_up_SrcPlugin_RS1
  connect \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_40 { \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_18 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_18 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_18 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_18 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_18 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_18 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_18 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_18 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_18 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_18 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_18 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_18 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_18 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_18 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_18 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_18 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_18 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_18 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_18 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_18 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_18 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_18 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_18 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_18 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_18 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_18 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_18 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_18 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_18 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_18 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_18 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_18 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_18 [31:0] }
  connect \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_41 \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_18 [31:0]
  connect \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_42 \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_18
  connect \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_43 \wrapper.cpu.coreArea_pipeline_ctrl_6_up_SrcPlugin_RS1
  connect \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_44 \wrapper.cpu.coreArea_pipeline_ctrl_6_up_SrcPlugin_RS2
  connect \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_5 \wrapper.cpu.coreArea_pipeline_ctrl_6_up_SrcPlugin_IMMED
  connect \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_5_1 16484
  connect \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_5_11 { 19'0000000000000000000 \wrapper.cpu.coreArea_pipeline_ctrl_3_up_Decoder_INSTRUCTION [12] 5'00000 \wrapper.cpu.coreArea_pipeline_ctrl_3_up_Decoder_INSTRUCTION [6] 2'00 \wrapper.cpu.coreArea_pipeline_ctrl_3_up_Decoder_INSTRUCTION [3] 3'000 }
  connect \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_5_12 4104
  connect \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_5_13 { \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_5_14 \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_5_16 \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_5_20 \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_5_22 \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_5_26 \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_5_28 }
  connect \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_5_15 8216
  connect \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_5_17 { 17'00000000000000000 \wrapper.cpu.coreArea_pipeline_ctrl_3_up_Decoder_INSTRUCTION [14] 1'0 \wrapper.cpu.coreArea_pipeline_ctrl_3_up_Decoder_INSTRUCTION [12] 7'0000000 \wrapper.cpu.coreArea_pipeline_ctrl_3_up_Decoder_INSTRUCTION [4:3] 3'000 }
  connect \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_5_18 20480
  connect \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_5_19 { \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_5_20 \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_5_22 \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_5_26 \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_5_28 }
  connect \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_5_21 20516
  connect \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_5_23 { 1'0 \wrapper.cpu.coreArea_pipeline_ctrl_3_up_Decoder_INSTRUCTION [30] 15'000000000000000 \wrapper.cpu.coreArea_pipeline_ctrl_3_up_Decoder_INSTRUCTION [14] 7'0000000 \wrapper.cpu.coreArea_pipeline_ctrl_3_up_Decoder_INSTRUCTION [6:5] 2'00 \wrapper.cpu.coreArea_pipeline_ctrl_3_up_Decoder_INSTRUCTION [2] 2'00 }
  connect \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_5_24 1073741856
  connect \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_5_25 { \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_5_26 \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_5_28 }
  connect \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_5_27 28740
  connect \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_5_29 20588
  connect \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_5_3 12388
  connect \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_5_30 { \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_5_31 \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_5_33 \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_5_37 \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_5_39 \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_5_43 \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_5_45 \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_5_48 }
  connect \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_5_32 4136
  connect \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_5_34 { 17'00000000000000000 \wrapper.cpu.coreArea_pipeline_ctrl_3_up_Decoder_INSTRUCTION [14] 1'0 \wrapper.cpu.coreArea_pipeline_ctrl_3_up_Decoder_INSTRUCTION [12] 6'000000 \wrapper.cpu.coreArea_pipeline_ctrl_3_up_Decoder_INSTRUCTION [5] 2'00 \wrapper.cpu.coreArea_pipeline_ctrl_3_up_Decoder_INSTRUCTION [2] 2'00 }
  connect \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_5_35 16384
  connect \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_5_36 { \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_5_37 \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_5_39 \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_5_43 \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_5_45 \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_5_48 }
  connect \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_5_38 24612
  connect \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_5_40 { 18'000000000000000000 \wrapper.cpu.coreArea_pipeline_ctrl_3_up_Decoder_INSTRUCTION [13:12] 7'0000000 \wrapper.cpu.coreArea_pipeline_ctrl_3_up_Decoder_INSTRUCTION [4:3] 3'000 }
  connect \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_5_41 0
  connect \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_5_42 { \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_5_43 \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_5_45 \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_5_48 }
  connect \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_5_44 24676
  connect \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_5_46 { 17'00000000000000000 \wrapper.cpu.coreArea_pipeline_ctrl_3_up_Decoder_INSTRUCTION [14:13] 7'0000000 \wrapper.cpu.coreArea_pipeline_ctrl_3_up_Decoder_INSTRUCTION [5] 1'0 \wrapper.cpu.coreArea_pipeline_ctrl_3_up_Decoder_INSTRUCTION [3:2] 2'00 }
  connect \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_5_47 32
  connect \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_5_49 { 1'0 \wrapper.cpu.coreArea_pipeline_ctrl_3_up_Decoder_INSTRUCTION [30] 15'000000000000000 \wrapper.cpu.coreArea_pipeline_ctrl_3_up_Decoder_INSTRUCTION [14] 1'0 \wrapper.cpu.coreArea_pipeline_ctrl_3_up_Decoder_INSTRUCTION [12] 6'000000 \wrapper.cpu.coreArea_pipeline_ctrl_3_up_Decoder_INSTRUCTION [5] 2'00 \wrapper.cpu.coreArea_pipeline_ctrl_3_up_Decoder_INSTRUCTION [2] 2'00 }
  connect \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_5_5 { \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_5_6 \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_5_8 }
  connect \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_5_50 32
  connect { \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_5_53 [9:4] \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_5_53 [2:0] } { \wrapper.cpu._zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_5_54 \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_5_58 \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_5_60 \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_5_64 \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_5_65 \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_5_70 \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_5_71 \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_5_72 }
  connect \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_5_55 { 18'000000000000000000 \wrapper.cpu.coreArea_pipeline_ctrl_3_up_Decoder_INSTRUCTION [13:12] 7'0000000 \wrapper.cpu.coreArea_pipeline_ctrl_3_up_Decoder_INSTRUCTION [4] 4'0000 }
  connect \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_5_56 12288
  connect \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_5_57 { \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_5_58 \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_5_60 \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_5_64 \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_5_65 \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_5_53 [3] \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_5_70 \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_5_71 \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_5_72 }
  connect \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_5_59 1073745928
  connect \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_5_61 { 17'00000000000000000 \wrapper.cpu.coreArea_pipeline_ctrl_3_up_Decoder_INSTRUCTION [14] 1'0 \wrapper.cpu.coreArea_pipeline_ctrl_3_up_Decoder_INSTRUCTION [12] 6'000000 \wrapper.cpu.coreArea_pipeline_ctrl_3_up_Decoder_INSTRUCTION [5] 5'00000 }
  connect \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_5_62 16384
  connect \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_5_63 { \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_5_64 \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_5_65 \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_5_53 [3] \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_5_70 \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_5_71 \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_5_72 }
  connect \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_5_66 12320
  connect \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_5_67 { \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_5_53 [3] \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_5_70 \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_5_71 \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_5_72 }
  connect \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_5_68 { 17'00000000000000000 \wrapper.cpu.coreArea_pipeline_ctrl_3_up_Decoder_INSTRUCTION [14:12] 7'0000000 \wrapper.cpu.coreArea_pipeline_ctrl_3_up_Decoder_INSTRUCTION [4] 4'0000 }
  connect \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_5_69 16384
  connect \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_5_7 20548
  connect \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_5_74 \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_5_52
  connect { \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_5_75 [10:5] \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_5_75 [3:2] } { \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_5_76 \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_5_78 \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_5_82 \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_5_84 \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_5_88 \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_5_89 \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_5_94 \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_5_95 }
  connect \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_5_77 100
  connect \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_5_79 { 1'0 \wrapper.cpu.coreArea_pipeline_ctrl_3_up_Decoder_INSTRUCTION [30] 15'000000000000000 \wrapper.cpu.coreArea_pipeline_ctrl_3_up_Decoder_INSTRUCTION [14] 10'0000000000 \wrapper.cpu.coreArea_pipeline_ctrl_3_up_Decoder_INSTRUCTION [3] 3'000 }
  connect \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_5_80 8
  connect \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_5_81 { \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_5_82 \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_5_84 \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_5_88 \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_5_89 \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_5_75 [4] \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_5_94 \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_5_95 \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_5_75 [1:0] }
  connect \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_5_83 4116
  connect \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_5_85 { 17'00000000000000000 \wrapper.cpu.coreArea_pipeline_ctrl_3_up_Decoder_INSTRUCTION [14:12] 6'000000 \wrapper.cpu.coreArea_pipeline_ctrl_3_up_Decoder_INSTRUCTION [5] 5'00000 }
  connect \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_5_86 8224
  connect \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_5_87 { \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_5_88 \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_5_89 \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_5_75 [4] \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_5_94 \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_5_95 \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_5_75 [1:0] }
  connect \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_5_9 24644
  connect \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_5_90 20516
  connect \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_5_91 { \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_5_75 [4] \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_5_94 \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_5_95 \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_5_75 [1:0] }
  connect \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_5_92 { 17'00000000000000000 \wrapper.cpu.coreArea_pipeline_ctrl_3_up_Decoder_INSTRUCTION [14:13] 7'0000000 \wrapper.cpu.coreArea_pipeline_ctrl_3_up_Decoder_INSTRUCTION [5] 2'00 \wrapper.cpu.coreArea_pipeline_ctrl_3_up_Decoder_INSTRUCTION [2] 2'00 }
  connect \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_5_93 0
  connect \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_5_96 \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_5_75 [1:0]
  connect \wrapper.cpu._zz__zz_coreArea_srcPlugin_immsel_imm_u_sext_pub { \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31:12] 12'000000000000 }
  connect \wrapper.cpu._zz__zz_coreArea_srcPlugin_immsel_sext { \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31:12] 12'000000000000 }
  connect \wrapper.cpu._zz__zz_coreArea_srcPlugin_immsel_sext_1 \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31:20]
  connect \wrapper.cpu._zz__zz_coreArea_srcPlugin_immsel_sext_1_1 { \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31:25] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [11:7] }
  connect \wrapper.cpu._zz__zz_coreArea_srcPlugin_immsel_sext_1_2 { \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [7] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [30:25] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [11:8] 1'0 }
  connect \wrapper.cpu._zz__zz_coreArea_srcPlugin_immsel_sext_1_3 { \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [19:12] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [20] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [30:21] 1'0 }
  connect \wrapper.cpu._zz_coreArea_dispatcher_hcs_init_valueNext { 2'00 \wrapper.cpu.coreArea_dispatcher_hcs_init_willIncrement }
  connect \wrapper.cpu._zz_coreArea_dispatcher_hcs_init_valueNext_1 \wrapper.cpu.coreArea_dispatcher_hcs_init_willIncrement
  connect \wrapper.cpu._zz_coreArea_fetch_inflight_1 { 3'000 \wrapper.cpu.coreArea_fetch_cmdFire }
  connect \wrapper.cpu._zz_coreArea_fetch_inflight_2 \wrapper.cpu.coreArea_fetch_cmdFire
  connect \wrapper.cpu._zz_coreArea_fetch_inflight_3 { 3'000 \wrapper.cpu.coreArea_fetch_fifo.io_push_valid }
  connect \wrapper.cpu._zz_coreArea_fetch_inflight_4 \wrapper.cpu.coreArea_fetch_fifo.io_push_valid
  connect \wrapper.cpu._zz_coreArea_pipeline_ctrl_2_down_Decoder_INSTRUCTION_1 \wrapper.cpu.coreArea_pipeline_ctrl_2_up_PC_PC [1]
  connect { \wrapper.cpu._zz_coreArea_pipeline_ctrl_3_down_Decoder_EXECUTION_UNIT [2] \wrapper.cpu._zz_coreArea_pipeline_ctrl_3_down_Decoder_EXECUTION_UNIT [0] } { 1'0 \wrapper.cpu._zz_coreArea_pipeline_ctrl_3_down_Decoder_EXECUTION_UNIT [1] }
  connect \wrapper.cpu._zz_coreArea_pipeline_ctrl_3_down_Decoder_EXECUTION_UNIT_1 { 1'0 \wrapper.cpu._zz_coreArea_pipeline_ctrl_3_down_Decoder_EXECUTION_UNIT [1] \wrapper.cpu._zz_coreArea_pipeline_ctrl_3_down_Decoder_EXECUTION_UNIT [1] }
  connect \wrapper.cpu._zz_coreArea_pipeline_ctrl_3_down_Decoder_EXECUTION_UNIT_2 { 1'0 \wrapper.cpu._zz_coreArea_pipeline_ctrl_3_down_Decoder_EXECUTION_UNIT [1] \wrapper.cpu._zz_coreArea_pipeline_ctrl_3_down_Decoder_EXECUTION_UNIT [1] }
  connect \wrapper.cpu._zz_coreArea_pipeline_ctrl_3_down_Decoder_FSR3EN 1'1
  connect \wrapper.cpu._zz_coreArea_pipeline_ctrl_3_down_Decoder_FSR3EN_1 1'1
  connect \wrapper.cpu._zz_coreArea_pipeline_ctrl_3_down_Decoder_FSR3EN_2 1'1
  connect \wrapper.cpu._zz_coreArea_pipeline_ctrl_3_down_Decoder_IMMSEL_2 [1] \wrapper.cpu._zz_coreArea_pipeline_ctrl_3_down_Decoder_IMMSEL
  connect \wrapper.cpu._zz_coreArea_pipeline_ctrl_3_down_Decoder_IMMSEL_3 { \wrapper.cpu._zz_coreArea_pipeline_ctrl_3_down_Decoder_IMMSEL_2 [2] \wrapper.cpu._zz_coreArea_pipeline_ctrl_3_down_Decoder_IMMSEL \wrapper.cpu._zz_coreArea_pipeline_ctrl_3_down_Decoder_IMMSEL_2 [0] }
  connect \wrapper.cpu._zz_coreArea_pipeline_ctrl_3_down_Decoder_IMMSEL_4 { \wrapper.cpu._zz_coreArea_pipeline_ctrl_3_down_Decoder_IMMSEL_2 [2] \wrapper.cpu._zz_coreArea_pipeline_ctrl_3_down_Decoder_IMMSEL \wrapper.cpu._zz_coreArea_pipeline_ctrl_3_down_Decoder_IMMSEL_2 [0] }
  connect \wrapper.cpu._zz_coreArea_pipeline_ctrl_3_down_Decoder_IS_FP 1'1
  connect \wrapper.cpu._zz_coreArea_pipeline_ctrl_3_down_Decoder_IS_FP_1 1'1
  connect \wrapper.cpu._zz_coreArea_pipeline_ctrl_3_down_Decoder_IS_FP_2 1'1
  connect \wrapper.cpu._zz_coreArea_pipeline_ctrl_3_down_Decoder_LEGAL 1'0
  connect \wrapper.cpu._zz_coreArea_pipeline_ctrl_3_down_Decoder_LEGAL_1 1'0
  connect \wrapper.cpu._zz_coreArea_pipeline_ctrl_3_down_Decoder_LEGAL_2 1'0
  connect \wrapper.cpu._zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_1 \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_5_4
  connect \wrapper.cpu._zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_2 \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_5_52
  connect \wrapper.cpu._zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4 [1:0] { \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_5_51 \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_5_73 }
  connect \wrapper.cpu._zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_5 { \wrapper.cpu._zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4 [5:2] \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_5_51 \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_5_73 }
  connect \wrapper.cpu._zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_6 { \wrapper.cpu._zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4 [5:2] \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_5_51 \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_5_73 }
  connect \wrapper.cpu._zz_coreArea_pipeline_ctrl_3_down_Decoder_RDTYPE { \wrapper.cpu._zz_coreArea_pipeline_ctrl_3_down_Decoder_IMMSEL \wrapper.cpu._zz_coreArea_pipeline_ctrl_3_down_Decoder_IMMSEL }
  connect \wrapper.cpu._zz_coreArea_pipeline_ctrl_3_down_Decoder_RDTYPE_1 { \wrapper.cpu._zz_coreArea_pipeline_ctrl_3_down_Decoder_IMMSEL \wrapper.cpu._zz_coreArea_pipeline_ctrl_3_down_Decoder_IMMSEL }
  connect \wrapper.cpu._zz_coreArea_pipeline_ctrl_3_down_Decoder_RDTYPE_2 { \wrapper.cpu._zz_coreArea_pipeline_ctrl_3_down_Decoder_IMMSEL \wrapper.cpu._zz_coreArea_pipeline_ctrl_3_down_Decoder_IMMSEL }
  connect \wrapper.cpu._zz_coreArea_pipeline_ctrl_3_down_Decoder_RS1TYPE { \wrapper.cpu.coreArea_pipeline_ctrl_3_up_Decoder_INSTRUCTION [2] 2'00 }
  connect \wrapper.cpu._zz_coreArea_pipeline_ctrl_3_down_Decoder_RS1TYPE_1 { \wrapper.cpu.coreArea_pipeline_ctrl_3_up_Decoder_INSTRUCTION [2] 2'00 }
  connect \wrapper.cpu._zz_coreArea_pipeline_ctrl_3_down_Decoder_RS1TYPE_2 { \wrapper.cpu.coreArea_pipeline_ctrl_3_up_Decoder_INSTRUCTION [2] 2'00 }
  connect \wrapper.cpu._zz_coreArea_pipeline_ctrl_3_down_Decoder_RS2TYPE_1 [0] \wrapper.cpu._zz_coreArea_pipeline_ctrl_3_down_Decoder_RS2TYPE_1 [1]
  connect \wrapper.cpu._zz_coreArea_pipeline_ctrl_3_down_Decoder_RS2TYPE_2 { \wrapper.cpu._zz_coreArea_pipeline_ctrl_3_down_Decoder_RS2TYPE_1 [2:1] \wrapper.cpu._zz_coreArea_pipeline_ctrl_3_down_Decoder_RS2TYPE_1 [1] }
  connect \wrapper.cpu._zz_coreArea_pipeline_ctrl_3_down_Decoder_RS2TYPE_3 { \wrapper.cpu._zz_coreArea_pipeline_ctrl_3_down_Decoder_RS2TYPE_1 [2:1] \wrapper.cpu._zz_coreArea_pipeline_ctrl_3_down_Decoder_RS2TYPE_1 [1] }
  connect \wrapper.cpu._zz_coreArea_pipeline_ctrl_3_down_Decoder_USE_LDQ 1'1
  connect \wrapper.cpu._zz_coreArea_pipeline_ctrl_3_down_Decoder_USE_LDQ_1 1'1
  connect \wrapper.cpu._zz_coreArea_pipeline_ctrl_3_down_Decoder_USE_LDQ_2 1'1
  connect \wrapper.cpu._zz_coreArea_pipeline_ctrl_3_down_Decoder_USE_STQ 1'1
  connect \wrapper.cpu._zz_coreArea_pipeline_ctrl_3_down_Decoder_USE_STQ_1 1'1
  connect \wrapper.cpu._zz_coreArea_pipeline_ctrl_3_down_Decoder_USE_STQ_2 1'1
  connect \wrapper.cpu._zz_coreArea_pipeline_ctrl_3_down_Decoder_USE_STQ_3 1'1
  connect \wrapper.cpu._zz_coreArea_pipeline_ctrl_3_down_Decoder_VALID 16511
  connect \wrapper.cpu._zz_coreArea_pipeline_ctrl_3_down_Decoder_VALID_1 { 18'000000000000000000 \wrapper.cpu.coreArea_pipeline_ctrl_3_up_Decoder_INSTRUCTION [13] 6'000000 \wrapper.cpu.coreArea_pipeline_ctrl_3_up_Decoder_INSTRUCTION [6:0] }
  connect \wrapper.cpu._zz_coreArea_pipeline_ctrl_3_down_Decoder_VALID_11 \wrapper.cpu._zz_coreArea_pipeline_ctrl_3_down_Decoder_VALID_5 [1:0]
  connect \wrapper.cpu._zz_coreArea_pipeline_ctrl_3_down_Decoder_VALID_2 8211
  connect \wrapper.cpu._zz_coreArea_pipeline_ctrl_3_down_Decoder_VALID_5 [3:2] { \wrapper.cpu._zz_coreArea_pipeline_ctrl_3_down_Decoder_VALID_9 \wrapper.cpu._zz_coreArea_pipeline_ctrl_3_down_Decoder_VALID_10 }
  connect \wrapper.cpu._zz_coreArea_pipeline_ctrl_3_down_Decoder_VALID_6 32'10111100000000000111000001110111
  connect \wrapper.cpu._zz_coreArea_pipeline_ctrl_3_down_Decoder_VALID_7 { \wrapper.cpu.coreArea_pipeline_ctrl_3_up_Decoder_INSTRUCTION [31:26] 12'000000000000 \wrapper.cpu.coreArea_pipeline_ctrl_3_up_Decoder_INSTRUCTION [13:12] 5'00000 \wrapper.cpu.coreArea_pipeline_ctrl_3_up_Decoder_INSTRUCTION [6:4] 1'0 \wrapper.cpu.coreArea_pipeline_ctrl_3_up_Decoder_INSTRUCTION [2:0] }
  connect \wrapper.cpu._zz_coreArea_pipeline_ctrl_3_down_Decoder_VALID_8 4115
  connect \wrapper.cpu._zz_coreArea_rvfiPlugin_io_rvfi_pc_wdata \checker_inst.pc_wdata
  connect \wrapper.cpu._zz_coreArea_srcPlugin_immsel_imm_b_sext_pub { \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [7] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [30:25] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [11:8] 1'0 }
  connect \wrapper.cpu._zz_coreArea_srcPlugin_immsel_imm_h_sext_pub \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31:24]
  connect \wrapper.cpu._zz_coreArea_srcPlugin_immsel_imm_i_sext_pub \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31:20]
  connect \wrapper.cpu._zz_coreArea_srcPlugin_immsel_imm_j_sext_pub { \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [19:12] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [20] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [30:21] 1'0 }
  connect \wrapper.cpu._zz_coreArea_srcPlugin_immsel_imm_s_sext_pub { \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31:25] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [11:7] }
  connect \wrapper.cpu._zz_coreArea_srcPlugin_immsel_imm_u_sext_pub { \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31:12] 12'000000000000 }
  connect \wrapper.cpu._zz_coreArea_srcPlugin_immsel_sext { \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31:12] 12'000000000000 }
  connect \wrapper.cpu.coreArea_debugPlugin_io_dbg_commitInsn \wrapper.cpu.coreArea_pipeline_ctrl_7_up_Decoder_INSTRUCTION
  connect \wrapper.cpu.coreArea_debugPlugin_io_dbg_commitPc \wrapper.cpu.coreArea_pipeline_ctrl_7_up_PC_PC
  connect \wrapper.cpu.coreArea_debugPlugin_io_dbg_commitValid \wrapper.cpu.coreArea_pipeline_ctrl_7_up_Common_LANE_SEL
  connect \wrapper.cpu.coreArea_debugPlugin_io_dbg_d_pc \wrapper.cpu.coreArea_pipeline_ctrl_3_up_PC_PC
  connect \wrapper.cpu.coreArea_debugPlugin_io_dbg_f_pc \wrapper.cpu.coreArea_pipeline_ctrl_2_up_PC_PC
  connect \wrapper.cpu.coreArea_debugPlugin_io_dbg_wb_pc \wrapper.cpu.coreArea_pipeline_ctrl_7_up_PC_PC
  connect \wrapper.cpu.coreArea_debugPlugin_io_dbg_x_pc \wrapper.cpu.coreArea_pipeline_ctrl_6_up_PC_PC
  connect \wrapper.cpu.coreArea_dispatcher_hcs_hazards 4'0000
  connect \wrapper.cpu.coreArea_dispatcher_hcs_init_willClear 1'0
  connect \wrapper.cpu.coreArea_fetch_fifo.io_availability \wrapper.cpu.coreArea_fetch_fifo_io_availability
  connect \wrapper.cpu.coreArea_fetch_fifo.io_clk \clock
  connect \wrapper.cpu.coreArea_fetch_fifo.io_clkEnable 1'1
  connect \wrapper.cpu.coreArea_fetch_fifo.io_flush 1'0
  connect \wrapper.cpu.coreArea_fetch_fifo.io_occupancy \wrapper.cpu.coreArea_fetch_fifo.logic_ptr_occupancy
  connect \wrapper.cpu.coreArea_fetch_fifo.io_pop_payload \wrapper.cpu.coreArea_fetch_fifo.logic_ram_spinal_port1
  connect \wrapper.cpu.coreArea_fetch_fifo.io_pop_valid \wrapper.cpu.coreArea_fetch_fifo.logic_pop_addressGen_rValid
  connect \wrapper.cpu.coreArea_fetch_fifo.io_reset \reset
  connect \wrapper.cpu.coreArea_fetch_fifo.logic_pop_addressGen_payload \wrapper.cpu.coreArea_fetch_fifo.logic_ptr_pop [2:0]
  connect \wrapper.cpu.coreArea_fetch_fifo.logic_pop_addressGen_toFlowFire_payload \wrapper.cpu.coreArea_fetch_fifo.logic_ptr_pop [2:0]
  connect \wrapper.cpu.coreArea_fetch_fifo.logic_pop_addressGen_toFlowFire_valid \wrapper.cpu.coreArea_fetch_fifo.logic_pop_addressGen_fire
  connect \wrapper.cpu.coreArea_fetch_fifo.logic_pop_sync_readArbitation_ready \wrapper.cpu.coreArea_fetch_fifo.io_pop_ready
  connect \wrapper.cpu.coreArea_fetch_fifo.logic_pop_sync_readArbitation_translated_payload \wrapper.cpu.coreArea_fetch_fifo.logic_ram_spinal_port1
  connect \wrapper.cpu.coreArea_fetch_fifo.logic_pop_sync_readArbitation_translated_ready \wrapper.cpu.coreArea_fetch_fifo.io_pop_ready
  connect \wrapper.cpu.coreArea_fetch_fifo.logic_pop_sync_readArbitation_translated_valid \wrapper.cpu.coreArea_fetch_fifo.logic_pop_addressGen_rValid
  connect \wrapper.cpu.coreArea_fetch_fifo.logic_pop_sync_readArbitation_valid \wrapper.cpu.coreArea_fetch_fifo.logic_pop_addressGen_rValid
  connect \wrapper.cpu.coreArea_fetch_fifo.logic_pop_sync_readPort_cmd_payload \wrapper.cpu.coreArea_fetch_fifo.logic_ptr_pop [2:0]
  connect \wrapper.cpu.coreArea_fetch_fifo.logic_pop_sync_readPort_cmd_valid \wrapper.cpu.coreArea_fetch_fifo.logic_pop_addressGen_fire
  connect \wrapper.cpu.coreArea_fetch_fifo.logic_pop_sync_readPort_rsp \wrapper.cpu.coreArea_fetch_fifo.logic_ram_spinal_port1
  connect \wrapper.cpu.coreArea_fetch_fifo.logic_ptr_doPop \wrapper.cpu.coreArea_fetch_fifo.logic_pop_addressGen_fire
  connect \wrapper.cpu.coreArea_fetch_fifo.logic_ptr_doPush \wrapper.cpu.coreArea_fetch_fifo.io_push_fire
  connect \wrapper.cpu.coreArea_fetch_fifo.logic_ptr_popOnIo \wrapper.cpu.coreArea_fetch_fifo.logic_pop_sync_popReg
  connect \wrapper.cpu.coreArea_fetch_fifo.logic_push_onRam_write_payload_address \wrapper.cpu.coreArea_fetch_fifo.logic_ptr_push [2:0]
  connect \wrapper.cpu.coreArea_fetch_fifo.logic_push_onRam_write_payload_data \wrapper.cpu.coreArea_fetch_fifo.io_push_payload
  connect \wrapper.cpu.coreArea_fetch_fifo.logic_push_onRam_write_valid \wrapper.cpu.coreArea_fetch_fifo.io_push_fire
  connect \wrapper.cpu.coreArea_fetch_fifo_io_occupancy \wrapper.cpu.coreArea_fetch_fifo.logic_ptr_occupancy
  connect \wrapper.cpu.coreArea_fetch_fifo_io_pop_payload \wrapper.cpu.coreArea_fetch_fifo.logic_ram_spinal_port1
  connect \wrapper.cpu.coreArea_fetch_fifo_io_pop_valid \wrapper.cpu.coreArea_fetch_fifo.logic_pop_addressGen_rValid
  connect \wrapper.cpu.coreArea_fetch_fifo_io_push_ready \wrapper.cpu.coreArea_fetch_fifo.io_push_ready
  connect \wrapper.cpu.coreArea_fetch_io_readCmd_cmd_payload_address \wrapper.cpu.coreArea_pipeline_ctrl_1_up_PC_PC
  connect \wrapper.cpu.coreArea_fetch_io_readCmd_cmd_payload_id 16'x
  connect \wrapper.cpu.coreArea_fetch_io_readCmd_cmd_ready 1'1
  connect \wrapper.cpu.coreArea_fetch_io_readCmd_cmd_valid \wrapper.cpu.coreArea_fetch_cmdFire
  connect \wrapper.cpu.coreArea_fetch_io_readCmd_rsp_payload_address \wrapper.ibus_resp_addr
  connect \wrapper.cpu.coreArea_fetch_io_readCmd_rsp_payload_data \wrapper.cpu.coreArea_fetch_fifo.io_push_payload
  connect \wrapper.cpu.coreArea_fetch_io_readCmd_rsp_payload_id \wrapper.ibus_resp_id
  connect \wrapper.cpu.coreArea_fetch_io_readCmd_rsp_valid \wrapper.cpu.coreArea_fetch_fifo.io_push_valid
  connect \wrapper.cpu.coreArea_fetch_rspArea_wordSel \wrapper.cpu.coreArea_pipeline_ctrl_2_up_PC_PC [1]
  connect \wrapper.cpu.coreArea_pc_exception_payload_vector 64'x
  connect \wrapper.cpu.coreArea_pc_exception_valid 1'0
  connect \wrapper.cpu.coreArea_pc_flush_payload_address 64'x
  connect \wrapper.cpu.coreArea_pc_flush_valid 1'0
  connect \wrapper.cpu.coreArea_pc_jump_payload_is_branch 1'x
  connect \wrapper.cpu.coreArea_pc_jump_payload_is_jump 1'x
  connect \wrapper.cpu.coreArea_pc_jump_payload_target 64'x
  connect \wrapper.cpu.coreArea_pc_jump_valid 1'0
  connect \wrapper.cpu.coreArea_pipeline_ctrl_0_down_PC_PC \wrapper.cpu.coreArea_pc_PC_cur
  connect \wrapper.cpu.coreArea_pipeline_ctrl_0_down_isValid 1'1
  connect \wrapper.cpu.coreArea_pipeline_ctrl_0_down_ready \wrapper.cpu.coreArea_pipeline_ctrl_0_down_isReady
  connect \wrapper.cpu.coreArea_pipeline_ctrl_0_down_valid 1'1
  connect \wrapper.cpu.coreArea_pipeline_ctrl_0_up_ready \wrapper.cpu.coreArea_pipeline_ctrl_0_down_isReady
  connect \wrapper.cpu.coreArea_pipeline_ctrl_0_up_valid 1'1
  connect \wrapper.cpu.coreArea_pipeline_ctrl_1_down_PC_PC \wrapper.cpu.coreArea_pipeline_ctrl_1_up_PC_PC
  connect \wrapper.cpu.coreArea_pipeline_ctrl_1_down_ready \wrapper.cpu.coreArea_pipeline_ctrl_1_down_isReady
  connect \wrapper.cpu.coreArea_pipeline_ctrl_1_down_valid \wrapper.cpu.coreArea_pipeline_ctrl_1_down_isValid
  connect \wrapper.cpu.coreArea_pipeline_ctrl_1_up_isValid \wrapper.cpu.coreArea_pipeline_ctrl_1_up_valid
  connect \wrapper.cpu.coreArea_pipeline_ctrl_2_down_Decoder_INSTRUCTION \wrapper.cpu._zz_coreArea_pipeline_ctrl_2_down_Decoder_INSTRUCTION
  connect \wrapper.cpu.coreArea_pipeline_ctrl_2_down_PC_PC \wrapper.cpu.coreArea_pipeline_ctrl_2_up_PC_PC
  connect \wrapper.cpu.coreArea_pipeline_ctrl_2_down_isFiring \wrapper.cpu.coreArea_fetch_fifo.io_pop_ready
  connect \wrapper.cpu.coreArea_pipeline_ctrl_2_down_ready \wrapper.cpu.coreArea_pipeline_ctrl_2_down_isReady
  connect \wrapper.cpu.coreArea_pipeline_ctrl_2_down_valid \wrapper.cpu.coreArea_pipeline_ctrl_2_down_isValid
  connect \wrapper.cpu.coreArea_pipeline_ctrl_2_up_isValid \wrapper.cpu.coreArea_pipeline_ctrl_2_up_valid
  connect \wrapper.cpu.coreArea_pipeline_ctrl_3_down_Decoder_EXECUTION_UNIT { 1'0 \wrapper.cpu._zz_coreArea_pipeline_ctrl_3_down_Decoder_EXECUTION_UNIT [1] \wrapper.cpu._zz_coreArea_pipeline_ctrl_3_down_Decoder_EXECUTION_UNIT [1] }
  connect \wrapper.cpu.coreArea_pipeline_ctrl_3_down_Decoder_FSR3EN 1'1
  connect \wrapper.cpu.coreArea_pipeline_ctrl_3_down_Decoder_IMMSEL { \wrapper.cpu._zz_coreArea_pipeline_ctrl_3_down_Decoder_IMMSEL_2 [2] \wrapper.cpu._zz_coreArea_pipeline_ctrl_3_down_Decoder_IMMSEL \wrapper.cpu._zz_coreArea_pipeline_ctrl_3_down_Decoder_IMMSEL_2 [0] }
  connect \wrapper.cpu.coreArea_pipeline_ctrl_3_down_Decoder_INSTRUCTION \wrapper.cpu.coreArea_pipeline_ctrl_3_up_Decoder_INSTRUCTION
  connect \wrapper.cpu.coreArea_pipeline_ctrl_3_down_Decoder_IS_FP 1'1
  connect \wrapper.cpu.coreArea_pipeline_ctrl_3_down_Decoder_LEGAL 1'0
  connect \wrapper.cpu.coreArea_pipeline_ctrl_3_down_Decoder_MicroCode { \wrapper.cpu._zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4 [5:2] \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_5_51 \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_5_73 }
  connect \wrapper.cpu.coreArea_pipeline_ctrl_3_down_Decoder_RDTYPE { \wrapper.cpu._zz_coreArea_pipeline_ctrl_3_down_Decoder_IMMSEL \wrapper.cpu._zz_coreArea_pipeline_ctrl_3_down_Decoder_IMMSEL }
  connect \wrapper.cpu.coreArea_pipeline_ctrl_3_down_Decoder_RD_ADDR \wrapper.cpu.coreArea_pipeline_ctrl_3_up_Decoder_INSTRUCTION [11:7]
  connect \wrapper.cpu.coreArea_pipeline_ctrl_3_down_Decoder_RS1TYPE { \wrapper.cpu.coreArea_pipeline_ctrl_3_up_Decoder_INSTRUCTION [2] 2'00 }
  connect \wrapper.cpu.coreArea_pipeline_ctrl_3_down_Decoder_RS1_ADDR \wrapper.cpu.coreArea_pipeline_ctrl_3_up_Decoder_INSTRUCTION [19:15]
  connect \wrapper.cpu.coreArea_pipeline_ctrl_3_down_Decoder_RS2TYPE { \wrapper.cpu._zz_coreArea_pipeline_ctrl_3_down_Decoder_RS2TYPE_1 [2:1] \wrapper.cpu._zz_coreArea_pipeline_ctrl_3_down_Decoder_RS2TYPE_1 [1] }
  connect \wrapper.cpu.coreArea_pipeline_ctrl_3_down_Decoder_RS2_ADDR \wrapper.cpu.coreArea_pipeline_ctrl_3_up_Decoder_INSTRUCTION [24:20]
  connect \wrapper.cpu.coreArea_pipeline_ctrl_3_down_Decoder_USE_LDQ 1'1
  connect \wrapper.cpu.coreArea_pipeline_ctrl_3_down_Decoder_USE_STQ 1'1
  connect \wrapper.cpu.coreArea_pipeline_ctrl_3_down_PC_PC \wrapper.cpu.coreArea_pipeline_ctrl_3_up_PC_PC
  connect \wrapper.cpu.coreArea_pipeline_ctrl_3_down_isReady \wrapper.cpu.coreArea_pipeline_ctrl_3_down_ready
  connect \wrapper.cpu.coreArea_pipeline_ctrl_3_down_isValid \wrapper.cpu.coreArea_pipeline_ctrl_3_up_valid
  connect \wrapper.cpu.coreArea_pipeline_ctrl_3_down_valid \wrapper.cpu.coreArea_pipeline_ctrl_3_up_valid
  connect \wrapper.cpu.coreArea_pipeline_ctrl_3_up_isValid \wrapper.cpu.coreArea_pipeline_ctrl_3_up_valid
  connect \wrapper.cpu.coreArea_pipeline_ctrl_3_up_ready \wrapper.cpu.coreArea_pipeline_ctrl_3_down_ready
  connect \wrapper.cpu.coreArea_pipeline_ctrl_4_down_Decoder_IMMSEL \wrapper.cpu.coreArea_pipeline_ctrl_4_up_Decoder_IMMSEL
  connect \wrapper.cpu.coreArea_pipeline_ctrl_4_down_Decoder_INSTRUCTION \wrapper.cpu.coreArea_pipeline_ctrl_4_up_Decoder_INSTRUCTION
  connect \wrapper.cpu.coreArea_pipeline_ctrl_4_down_Decoder_LEGAL \wrapper.cpu.coreArea_pipeline_ctrl_4_up_Decoder_LEGAL
  connect \wrapper.cpu.coreArea_pipeline_ctrl_4_down_Decoder_MicroCode \wrapper.cpu.coreArea_pipeline_ctrl_4_up_Decoder_MicroCode
  connect \wrapper.cpu.coreArea_pipeline_ctrl_4_down_Decoder_RD_ADDR \wrapper.cpu.coreArea_pipeline_ctrl_4_up_Decoder_RD_ADDR
  connect \wrapper.cpu.coreArea_pipeline_ctrl_4_down_Decoder_RS1TYPE \wrapper.cpu.coreArea_pipeline_ctrl_4_up_Decoder_RS1TYPE
  connect \wrapper.cpu.coreArea_pipeline_ctrl_4_down_Decoder_RS1_ADDR \wrapper.cpu.coreArea_pipeline_ctrl_4_up_Decoder_RS1_ADDR
  connect \wrapper.cpu.coreArea_pipeline_ctrl_4_down_Decoder_RS2TYPE \wrapper.cpu.coreArea_pipeline_ctrl_4_up_Decoder_RS2TYPE
  connect \wrapper.cpu.coreArea_pipeline_ctrl_4_down_Decoder_RS2_ADDR \wrapper.cpu.coreArea_pipeline_ctrl_4_up_Decoder_RS2_ADDR
  connect \wrapper.cpu.coreArea_pipeline_ctrl_4_down_Decoder_VALID \wrapper.cpu.coreArea_pipeline_ctrl_4_up_Decoder_VALID
  connect \wrapper.cpu.coreArea_pipeline_ctrl_4_down_PC_PC \wrapper.cpu.coreArea_pipeline_ctrl_4_up_PC_PC
  connect \wrapper.cpu.coreArea_pipeline_ctrl_4_down_isReady 1'1
  connect \wrapper.cpu.coreArea_pipeline_ctrl_4_down_ready 1'1
  connect \wrapper.cpu.coreArea_pipeline_ctrl_4_down_valid \wrapper.cpu.coreArea_pipeline_ctrl_4_down_isValid
  connect \wrapper.cpu.coreArea_pipeline_ctrl_4_haltRequest_scheduler_l212 \wrapper.cpu.coreArea_dispatcher_hcs_writes_hazard
  connect \wrapper.cpu.coreArea_pipeline_ctrl_4_up_isValid \wrapper.cpu.coreArea_pipeline_ctrl_4_up_valid
  connect \wrapper.cpu.coreArea_pipeline_ctrl_4_up_ready \wrapper.cpu.coreArea_pipeline_ctrl_4_up_isReady
  connect \wrapper.cpu.coreArea_pipeline_ctrl_5_down_Common_LANE_SEL \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Common_LANE_SEL
  connect \wrapper.cpu.coreArea_pipeline_ctrl_5_down_Decoder_INSTRUCTION \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION
  connect \wrapper.cpu.coreArea_pipeline_ctrl_5_down_Decoder_LEGAL \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_LEGAL
  connect \wrapper.cpu.coreArea_pipeline_ctrl_5_down_Decoder_MicroCode \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_MicroCode
  connect \wrapper.cpu.coreArea_pipeline_ctrl_5_down_Decoder_RD_ADDR \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_RD_ADDR
  connect \wrapper.cpu.coreArea_pipeline_ctrl_5_down_Decoder_RS1TYPE \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_RS1TYPE
  connect \wrapper.cpu.coreArea_pipeline_ctrl_5_down_Decoder_RS1_ADDR \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_RS1_ADDR
  connect \wrapper.cpu.coreArea_pipeline_ctrl_5_down_Decoder_RS2TYPE \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_RS2TYPE
  connect \wrapper.cpu.coreArea_pipeline_ctrl_5_down_Decoder_RS2_ADDR \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_RS2_ADDR
  connect \wrapper.cpu.coreArea_pipeline_ctrl_5_down_Decoder_VALID \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_VALID
  connect \wrapper.cpu.coreArea_pipeline_ctrl_5_down_Dispatch_SENDTOALU \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Dispatch_SENDTOALU
  connect \wrapper.cpu.coreArea_pipeline_ctrl_5_down_PC_PC \wrapper.cpu.coreArea_pipeline_ctrl_5_up_PC_PC
  connect \wrapper.cpu.coreArea_pipeline_ctrl_5_down_SrcPlugin_IMMED \wrapper.cpu._zz_coreArea_srcPlugin_immsel_sext_1
  connect \wrapper.cpu.coreArea_pipeline_ctrl_5_down_isReady 1'1
  connect \wrapper.cpu.coreArea_pipeline_ctrl_5_down_isValid \wrapper.cpu.coreArea_pipeline_ctrl_5_up_valid
  connect \wrapper.cpu.coreArea_pipeline_ctrl_5_down_ready 1'1
  connect \wrapper.cpu.coreArea_pipeline_ctrl_5_down_valid \wrapper.cpu.coreArea_pipeline_ctrl_5_up_valid
  connect \wrapper.cpu.coreArea_pipeline_ctrl_5_up_isValid \wrapper.cpu.coreArea_pipeline_ctrl_5_up_valid
  connect \wrapper.cpu.coreArea_pipeline_ctrl_5_up_ready 1'1
  connect \wrapper.cpu.coreArea_pipeline_ctrl_6_down_Common_LANE_SEL \wrapper.cpu.coreArea_pipeline_ctrl_6_up_Common_LANE_SEL
  connect \wrapper.cpu.coreArea_pipeline_ctrl_6_down_Decoder_INSTRUCTION \wrapper.cpu.coreArea_pipeline_ctrl_6_up_Decoder_INSTRUCTION
  connect \wrapper.cpu.coreArea_pipeline_ctrl_6_down_Decoder_RS1_ADDR \wrapper.cpu.coreArea_pipeline_ctrl_6_up_Decoder_RS1_ADDR
  connect \wrapper.cpu.coreArea_pipeline_ctrl_6_down_Decoder_RS2_ADDR \wrapper.cpu.coreArea_pipeline_ctrl_6_up_Decoder_RS2_ADDR
  connect \wrapper.cpu.coreArea_pipeline_ctrl_6_down_Decoder_VALID \wrapper.cpu.coreArea_pipeline_ctrl_6_up_Decoder_VALID
  connect \wrapper.cpu.coreArea_pipeline_ctrl_6_down_Dispatch_SENDTOALU \wrapper.cpu.coreArea_pipeline_ctrl_6_up_Dispatch_SENDTOALU
  connect \wrapper.cpu.coreArea_pipeline_ctrl_6_down_PC_PC \wrapper.cpu.coreArea_pipeline_ctrl_6_up_PC_PC
  connect \wrapper.cpu.coreArea_pipeline_ctrl_6_down_SrcPlugin_IMMED \wrapper.cpu.coreArea_pipeline_ctrl_6_up_SrcPlugin_IMMED
  connect \wrapper.cpu.coreArea_pipeline_ctrl_6_down_SrcPlugin_RS1 \wrapper.cpu.coreArea_pipeline_ctrl_6_up_SrcPlugin_RS1
  connect \wrapper.cpu.coreArea_pipeline_ctrl_6_down_SrcPlugin_RS2 \wrapper.cpu.coreArea_pipeline_ctrl_6_up_SrcPlugin_RS2
  connect \wrapper.cpu.coreArea_pipeline_ctrl_6_down_isReady 1'1
  connect \wrapper.cpu.coreArea_pipeline_ctrl_6_down_isValid \wrapper.cpu.coreArea_pipeline_ctrl_6_up_valid
  connect \wrapper.cpu.coreArea_pipeline_ctrl_6_down_ready 1'1
  connect \wrapper.cpu.coreArea_pipeline_ctrl_6_down_valid \wrapper.cpu.coreArea_pipeline_ctrl_6_up_valid
  connect \wrapper.cpu.coreArea_pipeline_ctrl_6_up_isValid \wrapper.cpu.coreArea_pipeline_ctrl_6_up_valid
  connect \wrapper.cpu.coreArea_pipeline_ctrl_6_up_ready 1'1
  connect \wrapper.cpu.coreArea_pipeline_ctrl_7_down_IntAlu_RESULT_address \wrapper.cpu.coreArea_pipeline_ctrl_7_up_IntAlu_RESULT_address
  connect \wrapper.cpu.coreArea_pipeline_ctrl_7_down_IntAlu_RESULT_data \wrapper.cpu.coreArea_pipeline_ctrl_7_up_IntAlu_RESULT_data
  connect \wrapper.cpu.coreArea_pipeline_ctrl_7_down_IntAlu_RESULT_valid \wrapper.cpu.coreArea_pipeline_ctrl_7_up_IntAlu_RESULT_valid
  connect \wrapper.cpu.coreArea_pipeline_ctrl_7_down_isFiring \wrapper.cpu.coreArea_pipeline_ctrl_7_up_valid
  connect \wrapper.cpu.coreArea_pipeline_ctrl_7_down_isReady 1'1
  connect \wrapper.cpu.coreArea_pipeline_ctrl_7_down_isValid \wrapper.cpu.coreArea_pipeline_ctrl_7_up_valid
  connect \wrapper.cpu.coreArea_pipeline_ctrl_7_down_ready 1'1
  connect \wrapper.cpu.coreArea_pipeline_ctrl_7_down_valid \wrapper.cpu.coreArea_pipeline_ctrl_7_up_valid
  connect \wrapper.cpu.coreArea_pipeline_ctrl_7_up_Common_COMMIT \wrapper.cpu.coreArea_pipeline_ctrl_7_up_Common_LANE_SEL
  connect \wrapper.cpu.coreArea_pipeline_ctrl_7_up_Common_TRAP 1'0
  connect \wrapper.cpu.coreArea_pipeline_ctrl_7_up_isValid \wrapper.cpu.coreArea_pipeline_ctrl_7_up_valid
  connect \wrapper.cpu.coreArea_pipeline_ctrl_7_up_ready 1'1
  connect \wrapper.cpu.coreArea_rvfiPlugin_io_rvfi_halt 1'0
  connect \wrapper.cpu.coreArea_rvfiPlugin_io_rvfi_insn \wrapper.cpu.coreArea_pipeline_ctrl_7_up_Decoder_INSTRUCTION
  connect \wrapper.cpu.coreArea_rvfiPlugin_io_rvfi_intr 1'0
  connect \wrapper.cpu.coreArea_rvfiPlugin_io_rvfi_ixl 2'10
  connect \wrapper.cpu.coreArea_rvfiPlugin_io_rvfi_mem_addr 64'0000000000000000000000000000000000000000000000000000000000000000
  connect \wrapper.cpu.coreArea_rvfiPlugin_io_rvfi_mem_rdata 64'0000000000000000000000000000000000000000000000000000000000000000
  connect \wrapper.cpu.coreArea_rvfiPlugin_io_rvfi_mem_rmask 8'00000000
  connect \wrapper.cpu.coreArea_rvfiPlugin_io_rvfi_mem_wdata 64'0000000000000000000000000000000000000000000000000000000000000000
  connect \wrapper.cpu.coreArea_rvfiPlugin_io_rvfi_mem_wmask 8'00000000
  connect \wrapper.cpu.coreArea_rvfiPlugin_io_rvfi_mode 2'11
  connect \wrapper.cpu.coreArea_rvfiPlugin_io_rvfi_order \wrapper.cpu.coreArea_rvfiPlugin_order
  connect \wrapper.cpu.coreArea_rvfiPlugin_io_rvfi_pc_rdata \wrapper.cpu.coreArea_pipeline_ctrl_7_up_PC_PC
  connect \wrapper.cpu.coreArea_rvfiPlugin_io_rvfi_pc_wdata \checker_inst.pc_wdata
  connect \wrapper.cpu.coreArea_rvfiPlugin_io_rvfi_rd_addr \wrapper.cpu.coreArea_pipeline_ctrl_7_up_IntAlu_RESULT_address
  connect \wrapper.cpu.coreArea_rvfiPlugin_io_rvfi_rd_wdata \wrapper.cpu.coreArea_pipeline_ctrl_7_up_IntAlu_RESULT_data
  connect \wrapper.cpu.coreArea_rvfiPlugin_io_rvfi_rs1_addr \wrapper.cpu.coreArea_pipeline_ctrl_7_up_Decoder_RS1_ADDR
  connect \wrapper.cpu.coreArea_rvfiPlugin_io_rvfi_rs1_rdata \wrapper.cpu.coreArea_pipeline_ctrl_7_up_SrcPlugin_RS1
  connect \wrapper.cpu.coreArea_rvfiPlugin_io_rvfi_rs2_addr \wrapper.cpu.coreArea_pipeline_ctrl_7_up_Decoder_RS2_ADDR
  connect \wrapper.cpu.coreArea_rvfiPlugin_io_rvfi_rs2_rdata \wrapper.cpu.coreArea_pipeline_ctrl_7_up_SrcPlugin_RS2
  connect \wrapper.cpu.coreArea_rvfiPlugin_io_rvfi_trap 1'0
  connect \wrapper.cpu.coreArea_rvfiPlugin_io_rvfi_valid \wrapper.cpu.coreArea_pipeline_ctrl_7_up_Common_LANE_SEL
  connect \wrapper.cpu.coreArea_srcPlugin_immsel_imm_b_sext_pub { \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [7] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [30:25] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [11:8] 1'0 }
  connect \wrapper.cpu.coreArea_srcPlugin_immsel_imm_h_sext_pub { \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31:24] }
  connect \wrapper.cpu.coreArea_srcPlugin_immsel_imm_i_sext_pub { \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31:20] }
  connect \wrapper.cpu.coreArea_srcPlugin_immsel_imm_j_sext_pub { \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [19:12] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [20] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [30:21] 1'0 }
  connect \wrapper.cpu.coreArea_srcPlugin_immsel_imm_s_sext_pub { \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31:25] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [11:7] }
  connect \wrapper.cpu.coreArea_srcPlugin_immsel_imm_u_sext_pub { \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31:12] 12'000000000000 }
  connect \wrapper.cpu.coreArea_srcPlugin_immsel_sext \wrapper.cpu._zz_coreArea_srcPlugin_immsel_sext_1
  connect \wrapper.cpu.coreArea_srcPlugin_regfileread_regfile.io_clk \clock
  connect \wrapper.cpu.coreArea_srcPlugin_regfileread_regfile.io_clkEnable 1'1
  connect \wrapper.cpu.coreArea_srcPlugin_regfileread_regfile.io_readerRS1_address \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_RS1_ADDR
  connect \wrapper.cpu.coreArea_srcPlugin_regfileread_regfile.io_readerRS1_data \wrapper.cpu.coreArea_srcPlugin_regfileread_regfile_io_readerRS1_data
  connect \wrapper.cpu.coreArea_srcPlugin_regfileread_regfile.io_readerRS2_address \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_RS2_ADDR
  connect \wrapper.cpu.coreArea_srcPlugin_regfileread_regfile.io_readerRS2_data \wrapper.cpu.coreArea_srcPlugin_regfileread_regfile_io_readerRS2_data
  connect \wrapper.cpu.coreArea_srcPlugin_regfileread_regfile.io_reset \reset
  connect \wrapper.cpu.coreArea_srcPlugin_regfileread_regfile.io_writer_address \wrapper.cpu.coreArea_pipeline_ctrl_7_up_IntAlu_RESULT_address
  connect \wrapper.cpu.coreArea_srcPlugin_regfileread_regfile.io_writer_data \wrapper.cpu.coreArea_pipeline_ctrl_7_up_IntAlu_RESULT_data
  connect \wrapper.cpu.coreArea_srcPlugin_regfileread_regfile.mem_spinal_port0 \wrapper.cpu.coreArea_srcPlugin_regfileread_regfile_io_readerRS1_data
  connect \wrapper.cpu.coreArea_srcPlugin_regfileread_regfile.mem_spinal_port1 \wrapper.cpu.coreArea_srcPlugin_regfileread_regfile_io_readerRS2_data
  connect \wrapper.cpu.coreArea_srcPlugin_regfileread_regfile_io_writer_valid \wrapper.cpu.coreArea_srcPlugin_regfileread_regfile.io_writer_valid
  connect \wrapper.cpu.coreArea_srcPlugin_rs1Reader_address \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_RS1_ADDR
  connect \wrapper.cpu.coreArea_srcPlugin_rs2Reader_address \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_RS2_ADDR
  connect \wrapper.cpu.coreArea_srcPlugin_rs_rs1Data \wrapper.cpu.coreArea_pipeline_ctrl_5_down_SrcPlugin_RS1
  connect \wrapper.cpu.coreArea_srcPlugin_rs_rs2Data \wrapper.cpu.coreArea_pipeline_ctrl_5_down_SrcPlugin_RS2
  connect \wrapper.cpu.coreArea_srcPlugin_wasReset 1'0
  connect \wrapper.cpu.io_clk \clock
  connect \wrapper.cpu.io_clkEnable 1'1
  connect \wrapper.cpu.io_dbg_commitInsn \wrapper.cpu.coreArea_pipeline_ctrl_7_up_Decoder_INSTRUCTION
  connect \wrapper.cpu.io_dbg_commitPc \wrapper.cpu.coreArea_pipeline_ctrl_7_up_PC_PC
  connect \wrapper.cpu.io_dbg_commitValid \wrapper.cpu.coreArea_pipeline_ctrl_7_up_Common_LANE_SEL
  connect \wrapper.cpu.io_dbg_d_pc \wrapper.cpu.coreArea_pipeline_ctrl_3_up_PC_PC
  connect \wrapper.cpu.io_dbg_f_pc \wrapper.cpu.coreArea_pipeline_ctrl_2_up_PC_PC
  connect \wrapper.cpu.io_dbg_wb_pc \wrapper.cpu.coreArea_pipeline_ctrl_7_up_PC_PC
  connect \wrapper.cpu.io_dbg_x_pc \wrapper.cpu.coreArea_pipeline_ctrl_6_up_PC_PC
  connect \wrapper.cpu.io_iBus_cmd_payload_address \wrapper.cpu.coreArea_pipeline_ctrl_1_up_PC_PC
  connect \wrapper.cpu.io_iBus_cmd_payload_id 16'x
  connect \wrapper.cpu.io_iBus_cmd_ready 1'1
  connect \wrapper.cpu.io_iBus_cmd_valid \wrapper.cpu.coreArea_fetch_cmdFire
  connect \wrapper.cpu.io_iBus_rsp_payload_address \wrapper.ibus_resp_addr
  connect \wrapper.cpu.io_iBus_rsp_payload_data \wrapper.cpu.coreArea_fetch_fifo.io_push_payload
  connect \wrapper.cpu.io_iBus_rsp_payload_id \wrapper.ibus_resp_id
  connect \wrapper.cpu.io_iBus_rsp_valid \wrapper.cpu.coreArea_fetch_fifo.io_push_valid
  connect \wrapper.cpu.io_reset \reset
  connect \wrapper.cpu.io_rvfi_halt 1'0
  connect \wrapper.cpu.io_rvfi_insn \wrapper.cpu.coreArea_pipeline_ctrl_7_up_Decoder_INSTRUCTION
  connect \wrapper.cpu.io_rvfi_intr 1'0
  connect \wrapper.cpu.io_rvfi_ixl 2'10
  connect \wrapper.cpu.io_rvfi_mem_addr 64'0000000000000000000000000000000000000000000000000000000000000000
  connect \wrapper.cpu.io_rvfi_mem_rdata 64'0000000000000000000000000000000000000000000000000000000000000000
  connect \wrapper.cpu.io_rvfi_mem_rmask 8'00000000
  connect \wrapper.cpu.io_rvfi_mem_wdata 64'0000000000000000000000000000000000000000000000000000000000000000
  connect \wrapper.cpu.io_rvfi_mem_wmask 8'00000000
  connect \wrapper.cpu.io_rvfi_mode 2'11
  connect \wrapper.cpu.io_rvfi_order \wrapper.cpu.coreArea_rvfiPlugin_order
  connect \wrapper.cpu.io_rvfi_pc_rdata \wrapper.cpu.coreArea_pipeline_ctrl_7_up_PC_PC
  connect \wrapper.cpu.io_rvfi_pc_wdata \checker_inst.pc_wdata
  connect \wrapper.cpu.io_rvfi_rd_addr \wrapper.cpu.coreArea_pipeline_ctrl_7_up_IntAlu_RESULT_address
  connect \wrapper.cpu.io_rvfi_rd_wdata \wrapper.cpu.coreArea_pipeline_ctrl_7_up_IntAlu_RESULT_data
  connect \wrapper.cpu.io_rvfi_rs1_addr \wrapper.cpu.coreArea_pipeline_ctrl_7_up_Decoder_RS1_ADDR
  connect \wrapper.cpu.io_rvfi_rs1_rdata \wrapper.cpu.coreArea_pipeline_ctrl_7_up_SrcPlugin_RS1
  connect \wrapper.cpu.io_rvfi_rs2_addr \wrapper.cpu.coreArea_pipeline_ctrl_7_up_Decoder_RS2_ADDR
  connect \wrapper.cpu.io_rvfi_rs2_rdata \wrapper.cpu.coreArea_pipeline_ctrl_7_up_SrcPlugin_RS2
  connect \wrapper.cpu.io_rvfi_trap 1'0
  connect \wrapper.cpu.io_rvfi_valid \wrapper.cpu.coreArea_pipeline_ctrl_7_up_Common_LANE_SEL
  connect \wrapper.cpu.when_CtrlLink_l191 \wrapper.cpu.coreArea_pipeline_ctrl_1_haltRequest_Fetch_l51
  connect \wrapper.cpu.when_CtrlLink_l191_2 \wrapper.cpu.coreArea_dispatcher_hcs_writes_hazard
  connect \wrapper.cpu.when_IntAlu_l34 \wrapper.cpu.coreArea_pipeline_ctrl_6_up_Dispatch_SENDTOALU
  connect \wrapper.cpu.when_IntAlu_l75 \wrapper.cpu.coreArea_pipeline_ctrl_6_up_Decoder_VALID
  connect \wrapper.ibus_resp_data \wrapper.cpu.coreArea_fetch_fifo.io_push_payload
  connect \wrapper.ibus_resp_valid \wrapper.cpu.coreArea_fetch_fifo.io_push_valid
  connect \wrapper.reset \reset
  connect \wrapper.rvfi_halt 1'0
  connect \wrapper.rvfi_insn \wrapper.cpu.coreArea_pipeline_ctrl_7_up_Decoder_INSTRUCTION
  connect \wrapper.rvfi_intr 1'0
  connect \wrapper.rvfi_ixl 2'10
  connect \wrapper.rvfi_mem_addr 64'0000000000000000000000000000000000000000000000000000000000000000
  connect \wrapper.rvfi_mem_rdata 64'0000000000000000000000000000000000000000000000000000000000000000
  connect \wrapper.rvfi_mem_rmask 8'00000000
  connect \wrapper.rvfi_mem_wdata 64'0000000000000000000000000000000000000000000000000000000000000000
  connect \wrapper.rvfi_mem_wmask 8'00000000
  connect \wrapper.rvfi_mode 2'11
  connect \wrapper.rvfi_order \wrapper.cpu.coreArea_rvfiPlugin_order
  connect \wrapper.rvfi_pc_rdata \wrapper.cpu.coreArea_pipeline_ctrl_7_up_PC_PC
  connect \wrapper.rvfi_pc_wdata \checker_inst.pc_wdata
  connect \wrapper.rvfi_rd_addr \wrapper.cpu.coreArea_pipeline_ctrl_7_up_IntAlu_RESULT_address
  connect \wrapper.rvfi_rd_wdata \wrapper.cpu.coreArea_pipeline_ctrl_7_up_IntAlu_RESULT_data
  connect \wrapper.rvfi_rs1_addr \wrapper.cpu.coreArea_pipeline_ctrl_7_up_Decoder_RS1_ADDR
  connect \wrapper.rvfi_rs1_rdata \wrapper.cpu.coreArea_pipeline_ctrl_7_up_SrcPlugin_RS1
  connect \wrapper.rvfi_rs2_addr \wrapper.cpu.coreArea_pipeline_ctrl_7_up_Decoder_RS2_ADDR
  connect \wrapper.rvfi_rs2_rdata \wrapper.cpu.coreArea_pipeline_ctrl_7_up_SrcPlugin_RS2
  connect \wrapper.rvfi_trap 1'0
  connect \wrapper.rvfi_valid \wrapper.cpu.coreArea_pipeline_ctrl_7_up_Common_LANE_SEL
end
