// Seed: 1092137415
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  input wire id_6;
  output wire id_5;
  input wire id_4;
  input wire id_3;
  output wire id_2;
  input wire id_1;
endmodule
module module_1 (
    input wire id_0,
    input wire id_1,
    input wand id_2,
    input tri0 id_3,
    input wire id_4
    , id_22,
    input wire id_5,
    input tri1 id_6,
    input supply0 id_7,
    input tri0 id_8,
    input tri id_9,
    output supply0 id_10,
    input wire id_11,
    input tri1 id_12,
    input tri0 id_13,
    input wire id_14,
    input supply1 id_15,
    output uwire id_16,
    output wand id_17,
    input supply1 id_18,
    input supply0 id_19,
    input supply1 id_20
);
  wire id_23;
  and (id_16, id_18, id_1, id_5, id_20, id_8, id_9);
  module_0(
      id_22, id_23, id_23, id_22, id_22, id_23
  );
endmodule
