`timescale 1ps / 1ps

// Generated by Cadence Genus(TM) Synthesis Solution 19.16-s111_1
// Generated on: May 26 2023 06:09:48 CST (May 25 2023 22:09:48 UTC)

module SobelFilter_N_Mux_30_6_0_1(ctrl1, out1);
  input [3:0] ctrl1;
  output [29:0] out1;
  wire [3:0] ctrl1;
  wire [29:0] out1;
  wire n_0, n_1, n_2, n_3, n_4, n_5;
  assign out1[0] = out1[19];
  assign out1[1] = out1[19];
  assign out1[2] = 1'b0;
  assign out1[3] = out1[22];
  assign out1[4] = out1[15];
  assign out1[5] = out1[22];
  assign out1[6] = 1'b0;
  assign out1[7] = out1[15];
  assign out1[8] = out1[19];
  assign out1[9] = out1[19];
  assign out1[10] = out1[22];
  assign out1[11] = out1[22];
  assign out1[12] = out1[22];
  assign out1[13] = out1[22];
  assign out1[14] = out1[22];
  assign out1[16] = out1[22];
  assign out1[17] = 1'b0;
  assign out1[18] = 1'b0;
  assign out1[21] = out1[28];
  assign out1[23] = out1[29];
  assign out1[24] = 1'b1;
  assign out1[25] = out1[29];
  assign out1[26] = 1'b1;
  assign out1[27] = 1'b1;
  OAI21X4 g23(.A0 (ctrl1[0]), .A1 (n_4), .B0 (n_2), .Y (out1[22]));
  INVX3 g25(.A (out1[29]), .Y (out1[19]));
  OAI21X1 g24(.A0 (ctrl1[3]), .A1 (n_5), .B0 (out1[20]), .Y (out1[28]));
  NOR2X4 g26(.A (n_5), .B (n_3), .Y (out1[29]));
  INVX2 g29(.A (out1[20]), .Y (out1[15]));
  CLKINVX4 g27(.A (n_5), .Y (n_4));
  NAND2X4 g30(.A (n_1), .B (n_2), .Y (n_3));
  NAND2X4 g31(.A (ctrl1[0]), .B (n_2), .Y (out1[20]));
  NAND2X8 g28(.A (ctrl1[2]), .B (n_0), .Y (n_5));
  CLKINVX4 g34(.A (ctrl1[3]), .Y (n_2));
  INVX2 g33(.A (ctrl1[0]), .Y (n_1));
  CLKINVX12 g32(.A (ctrl1[1]), .Y (n_0));
endmodule

