
Ack.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000258  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00007624  08000258  08000258  00001258  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000001e8  0800787c  0800787c  0000887c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08007a64  08007a64  00009068  2**0
                  CONTENTS
  4 .ARM          00000008  08007a64  08007a64  00008a64  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08007a6c  08007a6c  00009068  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08007a6c  08007a6c  00008a6c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08007a70  08007a70  00008a70  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000068  20000000  08007a74  00009000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000002c0  20000068  08007adc  00009068  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000328  08007adc  00009328  2**0
                  ALLOC
 11 .ARM.attributes 00000036  00000000  00000000  00009068  2**0
                  CONTENTS, READONLY
 12 .debug_info   00012642  00000000  00000000  0000909e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000024c7  00000000  00000000  0001b6e0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000d18  00000000  00000000  0001dba8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 000009f5  00000000  00000000  0001e8c0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00021078  00000000  00000000  0001f2b5  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00011b68  00000000  00000000  0004032d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000c8897  00000000  00000000  00051e95  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  0011a72c  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00003d78  00000000  00000000  0011a770  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000006f  00000000  00000000  0011e4e8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000258 <__do_global_dtors_aux>:
 8000258:	b510      	push	{r4, lr}
 800025a:	4c05      	ldr	r4, [pc, #20]	@ (8000270 <__do_global_dtors_aux+0x18>)
 800025c:	7823      	ldrb	r3, [r4, #0]
 800025e:	b933      	cbnz	r3, 800026e <__do_global_dtors_aux+0x16>
 8000260:	4b04      	ldr	r3, [pc, #16]	@ (8000274 <__do_global_dtors_aux+0x1c>)
 8000262:	b113      	cbz	r3, 800026a <__do_global_dtors_aux+0x12>
 8000264:	4804      	ldr	r0, [pc, #16]	@ (8000278 <__do_global_dtors_aux+0x20>)
 8000266:	f3af 8000 	nop.w
 800026a:	2301      	movs	r3, #1
 800026c:	7023      	strb	r3, [r4, #0]
 800026e:	bd10      	pop	{r4, pc}
 8000270:	20000068 	.word	0x20000068
 8000274:	00000000 	.word	0x00000000
 8000278:	08007864 	.word	0x08007864

0800027c <frame_dummy>:
 800027c:	b508      	push	{r3, lr}
 800027e:	4b03      	ldr	r3, [pc, #12]	@ (800028c <frame_dummy+0x10>)
 8000280:	b11b      	cbz	r3, 800028a <frame_dummy+0xe>
 8000282:	4903      	ldr	r1, [pc, #12]	@ (8000290 <frame_dummy+0x14>)
 8000284:	4803      	ldr	r0, [pc, #12]	@ (8000294 <frame_dummy+0x18>)
 8000286:	f3af 8000 	nop.w
 800028a:	bd08      	pop	{r3, pc}
 800028c:	00000000 	.word	0x00000000
 8000290:	2000006c 	.word	0x2000006c
 8000294:	08007864 	.word	0x08007864

08000298 <__aeabi_uldivmod>:
 8000298:	b953      	cbnz	r3, 80002b0 <__aeabi_uldivmod+0x18>
 800029a:	b94a      	cbnz	r2, 80002b0 <__aeabi_uldivmod+0x18>
 800029c:	2900      	cmp	r1, #0
 800029e:	bf08      	it	eq
 80002a0:	2800      	cmpeq	r0, #0
 80002a2:	bf1c      	itt	ne
 80002a4:	f04f 31ff 	movne.w	r1, #4294967295
 80002a8:	f04f 30ff 	movne.w	r0, #4294967295
 80002ac:	f000 b97e 	b.w	80005ac <__aeabi_idiv0>
 80002b0:	f1ad 0c08 	sub.w	ip, sp, #8
 80002b4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80002b8:	f000 f806 	bl	80002c8 <__udivmoddi4>
 80002bc:	f8dd e004 	ldr.w	lr, [sp, #4]
 80002c0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80002c4:	b004      	add	sp, #16
 80002c6:	4770      	bx	lr

080002c8 <__udivmoddi4>:
 80002c8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80002cc:	9d09      	ldr	r5, [sp, #36]	@ 0x24
 80002ce:	460c      	mov	r4, r1
 80002d0:	2b00      	cmp	r3, #0
 80002d2:	d14d      	bne.n	8000370 <__udivmoddi4+0xa8>
 80002d4:	428a      	cmp	r2, r1
 80002d6:	460f      	mov	r7, r1
 80002d8:	4684      	mov	ip, r0
 80002da:	4696      	mov	lr, r2
 80002dc:	fab2 f382 	clz	r3, r2
 80002e0:	d960      	bls.n	80003a4 <__udivmoddi4+0xdc>
 80002e2:	b14b      	cbz	r3, 80002f8 <__udivmoddi4+0x30>
 80002e4:	fa02 fe03 	lsl.w	lr, r2, r3
 80002e8:	f1c3 0220 	rsb	r2, r3, #32
 80002ec:	409f      	lsls	r7, r3
 80002ee:	fa00 fc03 	lsl.w	ip, r0, r3
 80002f2:	fa20 f202 	lsr.w	r2, r0, r2
 80002f6:	4317      	orrs	r7, r2
 80002f8:	ea4f 461e 	mov.w	r6, lr, lsr #16
 80002fc:	fa1f f48e 	uxth.w	r4, lr
 8000300:	ea4f 421c 	mov.w	r2, ip, lsr #16
 8000304:	fbb7 f1f6 	udiv	r1, r7, r6
 8000308:	fb06 7711 	mls	r7, r6, r1, r7
 800030c:	fb01 f004 	mul.w	r0, r1, r4
 8000310:	ea42 4207 	orr.w	r2, r2, r7, lsl #16
 8000314:	4290      	cmp	r0, r2
 8000316:	d908      	bls.n	800032a <__udivmoddi4+0x62>
 8000318:	eb1e 0202 	adds.w	r2, lr, r2
 800031c:	f101 37ff 	add.w	r7, r1, #4294967295
 8000320:	d202      	bcs.n	8000328 <__udivmoddi4+0x60>
 8000322:	4290      	cmp	r0, r2
 8000324:	f200 812d 	bhi.w	8000582 <__udivmoddi4+0x2ba>
 8000328:	4639      	mov	r1, r7
 800032a:	1a12      	subs	r2, r2, r0
 800032c:	fa1f fc8c 	uxth.w	ip, ip
 8000330:	fbb2 f0f6 	udiv	r0, r2, r6
 8000334:	fb06 2210 	mls	r2, r6, r0, r2
 8000338:	fb00 f404 	mul.w	r4, r0, r4
 800033c:	ea4c 4c02 	orr.w	ip, ip, r2, lsl #16
 8000340:	4564      	cmp	r4, ip
 8000342:	d908      	bls.n	8000356 <__udivmoddi4+0x8e>
 8000344:	eb1e 0c0c 	adds.w	ip, lr, ip
 8000348:	f100 32ff 	add.w	r2, r0, #4294967295
 800034c:	d202      	bcs.n	8000354 <__udivmoddi4+0x8c>
 800034e:	4564      	cmp	r4, ip
 8000350:	f200 811a 	bhi.w	8000588 <__udivmoddi4+0x2c0>
 8000354:	4610      	mov	r0, r2
 8000356:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 800035a:	ebac 0c04 	sub.w	ip, ip, r4
 800035e:	2100      	movs	r1, #0
 8000360:	b125      	cbz	r5, 800036c <__udivmoddi4+0xa4>
 8000362:	fa2c f303 	lsr.w	r3, ip, r3
 8000366:	2200      	movs	r2, #0
 8000368:	e9c5 3200 	strd	r3, r2, [r5]
 800036c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8000370:	428b      	cmp	r3, r1
 8000372:	d905      	bls.n	8000380 <__udivmoddi4+0xb8>
 8000374:	b10d      	cbz	r5, 800037a <__udivmoddi4+0xb2>
 8000376:	e9c5 0100 	strd	r0, r1, [r5]
 800037a:	2100      	movs	r1, #0
 800037c:	4608      	mov	r0, r1
 800037e:	e7f5      	b.n	800036c <__udivmoddi4+0xa4>
 8000380:	fab3 f183 	clz	r1, r3
 8000384:	2900      	cmp	r1, #0
 8000386:	d14d      	bne.n	8000424 <__udivmoddi4+0x15c>
 8000388:	42a3      	cmp	r3, r4
 800038a:	f0c0 80f2 	bcc.w	8000572 <__udivmoddi4+0x2aa>
 800038e:	4290      	cmp	r0, r2
 8000390:	f080 80ef 	bcs.w	8000572 <__udivmoddi4+0x2aa>
 8000394:	4606      	mov	r6, r0
 8000396:	4623      	mov	r3, r4
 8000398:	4608      	mov	r0, r1
 800039a:	2d00      	cmp	r5, #0
 800039c:	d0e6      	beq.n	800036c <__udivmoddi4+0xa4>
 800039e:	e9c5 6300 	strd	r6, r3, [r5]
 80003a2:	e7e3      	b.n	800036c <__udivmoddi4+0xa4>
 80003a4:	2b00      	cmp	r3, #0
 80003a6:	f040 80a2 	bne.w	80004ee <__udivmoddi4+0x226>
 80003aa:	1a8a      	subs	r2, r1, r2
 80003ac:	ea4f 471e 	mov.w	r7, lr, lsr #16
 80003b0:	fa1f f68e 	uxth.w	r6, lr
 80003b4:	2101      	movs	r1, #1
 80003b6:	fbb2 f4f7 	udiv	r4, r2, r7
 80003ba:	fb07 2014 	mls	r0, r7, r4, r2
 80003be:	ea4f 421c 	mov.w	r2, ip, lsr #16
 80003c2:	ea42 4200 	orr.w	r2, r2, r0, lsl #16
 80003c6:	fb06 f004 	mul.w	r0, r6, r4
 80003ca:	4290      	cmp	r0, r2
 80003cc:	d90f      	bls.n	80003ee <__udivmoddi4+0x126>
 80003ce:	eb1e 0202 	adds.w	r2, lr, r2
 80003d2:	f104 38ff 	add.w	r8, r4, #4294967295
 80003d6:	bf2c      	ite	cs
 80003d8:	f04f 0901 	movcs.w	r9, #1
 80003dc:	f04f 0900 	movcc.w	r9, #0
 80003e0:	4290      	cmp	r0, r2
 80003e2:	d903      	bls.n	80003ec <__udivmoddi4+0x124>
 80003e4:	f1b9 0f00 	cmp.w	r9, #0
 80003e8:	f000 80c8 	beq.w	800057c <__udivmoddi4+0x2b4>
 80003ec:	4644      	mov	r4, r8
 80003ee:	1a12      	subs	r2, r2, r0
 80003f0:	fa1f fc8c 	uxth.w	ip, ip
 80003f4:	fbb2 f0f7 	udiv	r0, r2, r7
 80003f8:	fb07 2210 	mls	r2, r7, r0, r2
 80003fc:	fb00 f606 	mul.w	r6, r0, r6
 8000400:	ea4c 4c02 	orr.w	ip, ip, r2, lsl #16
 8000404:	4566      	cmp	r6, ip
 8000406:	d908      	bls.n	800041a <__udivmoddi4+0x152>
 8000408:	eb1e 0c0c 	adds.w	ip, lr, ip
 800040c:	f100 32ff 	add.w	r2, r0, #4294967295
 8000410:	d202      	bcs.n	8000418 <__udivmoddi4+0x150>
 8000412:	4566      	cmp	r6, ip
 8000414:	f200 80bb 	bhi.w	800058e <__udivmoddi4+0x2c6>
 8000418:	4610      	mov	r0, r2
 800041a:	ebac 0c06 	sub.w	ip, ip, r6
 800041e:	ea40 4004 	orr.w	r0, r0, r4, lsl #16
 8000422:	e79d      	b.n	8000360 <__udivmoddi4+0x98>
 8000424:	f1c1 0620 	rsb	r6, r1, #32
 8000428:	408b      	lsls	r3, r1
 800042a:	fa04 fe01 	lsl.w	lr, r4, r1
 800042e:	fa22 f706 	lsr.w	r7, r2, r6
 8000432:	fa20 fc06 	lsr.w	ip, r0, r6
 8000436:	40f4      	lsrs	r4, r6
 8000438:	408a      	lsls	r2, r1
 800043a:	431f      	orrs	r7, r3
 800043c:	ea4e 030c 	orr.w	r3, lr, ip
 8000440:	fa00 fe01 	lsl.w	lr, r0, r1
 8000444:	ea4f 4817 	mov.w	r8, r7, lsr #16
 8000448:	ea4f 4913 	mov.w	r9, r3, lsr #16
 800044c:	fa1f fc87 	uxth.w	ip, r7
 8000450:	fbb4 f0f8 	udiv	r0, r4, r8
 8000454:	fb08 4410 	mls	r4, r8, r0, r4
 8000458:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 800045c:	fb00 f90c 	mul.w	r9, r0, ip
 8000460:	45a1      	cmp	r9, r4
 8000462:	d90e      	bls.n	8000482 <__udivmoddi4+0x1ba>
 8000464:	193c      	adds	r4, r7, r4
 8000466:	f100 3aff 	add.w	sl, r0, #4294967295
 800046a:	bf2c      	ite	cs
 800046c:	f04f 0b01 	movcs.w	fp, #1
 8000470:	f04f 0b00 	movcc.w	fp, #0
 8000474:	45a1      	cmp	r9, r4
 8000476:	d903      	bls.n	8000480 <__udivmoddi4+0x1b8>
 8000478:	f1bb 0f00 	cmp.w	fp, #0
 800047c:	f000 8093 	beq.w	80005a6 <__udivmoddi4+0x2de>
 8000480:	4650      	mov	r0, sl
 8000482:	eba4 0409 	sub.w	r4, r4, r9
 8000486:	fa1f f983 	uxth.w	r9, r3
 800048a:	fbb4 f3f8 	udiv	r3, r4, r8
 800048e:	fb08 4413 	mls	r4, r8, r3, r4
 8000492:	fb03 fc0c 	mul.w	ip, r3, ip
 8000496:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 800049a:	45a4      	cmp	ip, r4
 800049c:	d906      	bls.n	80004ac <__udivmoddi4+0x1e4>
 800049e:	193c      	adds	r4, r7, r4
 80004a0:	f103 38ff 	add.w	r8, r3, #4294967295
 80004a4:	d201      	bcs.n	80004aa <__udivmoddi4+0x1e2>
 80004a6:	45a4      	cmp	ip, r4
 80004a8:	d87a      	bhi.n	80005a0 <__udivmoddi4+0x2d8>
 80004aa:	4643      	mov	r3, r8
 80004ac:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 80004b0:	eba4 040c 	sub.w	r4, r4, ip
 80004b4:	fba0 9802 	umull	r9, r8, r0, r2
 80004b8:	4544      	cmp	r4, r8
 80004ba:	46cc      	mov	ip, r9
 80004bc:	4643      	mov	r3, r8
 80004be:	d302      	bcc.n	80004c6 <__udivmoddi4+0x1fe>
 80004c0:	d106      	bne.n	80004d0 <__udivmoddi4+0x208>
 80004c2:	45ce      	cmp	lr, r9
 80004c4:	d204      	bcs.n	80004d0 <__udivmoddi4+0x208>
 80004c6:	3801      	subs	r0, #1
 80004c8:	ebb9 0c02 	subs.w	ip, r9, r2
 80004cc:	eb68 0307 	sbc.w	r3, r8, r7
 80004d0:	b15d      	cbz	r5, 80004ea <__udivmoddi4+0x222>
 80004d2:	ebbe 020c 	subs.w	r2, lr, ip
 80004d6:	eb64 0403 	sbc.w	r4, r4, r3
 80004da:	fa04 f606 	lsl.w	r6, r4, r6
 80004de:	fa22 f301 	lsr.w	r3, r2, r1
 80004e2:	40cc      	lsrs	r4, r1
 80004e4:	431e      	orrs	r6, r3
 80004e6:	e9c5 6400 	strd	r6, r4, [r5]
 80004ea:	2100      	movs	r1, #0
 80004ec:	e73e      	b.n	800036c <__udivmoddi4+0xa4>
 80004ee:	fa02 fe03 	lsl.w	lr, r2, r3
 80004f2:	f1c3 0120 	rsb	r1, r3, #32
 80004f6:	fa04 f203 	lsl.w	r2, r4, r3
 80004fa:	fa00 fc03 	lsl.w	ip, r0, r3
 80004fe:	40cc      	lsrs	r4, r1
 8000500:	ea4f 471e 	mov.w	r7, lr, lsr #16
 8000504:	fa20 f101 	lsr.w	r1, r0, r1
 8000508:	fa1f f68e 	uxth.w	r6, lr
 800050c:	fbb4 f0f7 	udiv	r0, r4, r7
 8000510:	430a      	orrs	r2, r1
 8000512:	fb07 4410 	mls	r4, r7, r0, r4
 8000516:	0c11      	lsrs	r1, r2, #16
 8000518:	ea41 4104 	orr.w	r1, r1, r4, lsl #16
 800051c:	fb00 f406 	mul.w	r4, r0, r6
 8000520:	428c      	cmp	r4, r1
 8000522:	d90e      	bls.n	8000542 <__udivmoddi4+0x27a>
 8000524:	eb1e 0101 	adds.w	r1, lr, r1
 8000528:	f100 38ff 	add.w	r8, r0, #4294967295
 800052c:	bf2c      	ite	cs
 800052e:	f04f 0901 	movcs.w	r9, #1
 8000532:	f04f 0900 	movcc.w	r9, #0
 8000536:	428c      	cmp	r4, r1
 8000538:	d902      	bls.n	8000540 <__udivmoddi4+0x278>
 800053a:	f1b9 0f00 	cmp.w	r9, #0
 800053e:	d02c      	beq.n	800059a <__udivmoddi4+0x2d2>
 8000540:	4640      	mov	r0, r8
 8000542:	1b09      	subs	r1, r1, r4
 8000544:	b292      	uxth	r2, r2
 8000546:	fbb1 f4f7 	udiv	r4, r1, r7
 800054a:	fb07 1114 	mls	r1, r7, r4, r1
 800054e:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000552:	fb04 f106 	mul.w	r1, r4, r6
 8000556:	4291      	cmp	r1, r2
 8000558:	d907      	bls.n	800056a <__udivmoddi4+0x2a2>
 800055a:	eb1e 0202 	adds.w	r2, lr, r2
 800055e:	f104 38ff 	add.w	r8, r4, #4294967295
 8000562:	d201      	bcs.n	8000568 <__udivmoddi4+0x2a0>
 8000564:	4291      	cmp	r1, r2
 8000566:	d815      	bhi.n	8000594 <__udivmoddi4+0x2cc>
 8000568:	4644      	mov	r4, r8
 800056a:	1a52      	subs	r2, r2, r1
 800056c:	ea44 4100 	orr.w	r1, r4, r0, lsl #16
 8000570:	e721      	b.n	80003b6 <__udivmoddi4+0xee>
 8000572:	1a86      	subs	r6, r0, r2
 8000574:	eb64 0303 	sbc.w	r3, r4, r3
 8000578:	2001      	movs	r0, #1
 800057a:	e70e      	b.n	800039a <__udivmoddi4+0xd2>
 800057c:	3c02      	subs	r4, #2
 800057e:	4472      	add	r2, lr
 8000580:	e735      	b.n	80003ee <__udivmoddi4+0x126>
 8000582:	3902      	subs	r1, #2
 8000584:	4472      	add	r2, lr
 8000586:	e6d0      	b.n	800032a <__udivmoddi4+0x62>
 8000588:	44f4      	add	ip, lr
 800058a:	3802      	subs	r0, #2
 800058c:	e6e3      	b.n	8000356 <__udivmoddi4+0x8e>
 800058e:	44f4      	add	ip, lr
 8000590:	3802      	subs	r0, #2
 8000592:	e742      	b.n	800041a <__udivmoddi4+0x152>
 8000594:	3c02      	subs	r4, #2
 8000596:	4472      	add	r2, lr
 8000598:	e7e7      	b.n	800056a <__udivmoddi4+0x2a2>
 800059a:	3802      	subs	r0, #2
 800059c:	4471      	add	r1, lr
 800059e:	e7d0      	b.n	8000542 <__udivmoddi4+0x27a>
 80005a0:	3b02      	subs	r3, #2
 80005a2:	443c      	add	r4, r7
 80005a4:	e782      	b.n	80004ac <__udivmoddi4+0x1e4>
 80005a6:	3802      	subs	r0, #2
 80005a8:	443c      	add	r4, r7
 80005aa:	e76a      	b.n	8000482 <__udivmoddi4+0x1ba>

080005ac <__aeabi_idiv0>:
 80005ac:	4770      	bx	lr
 80005ae:	bf00      	nop

080005b0 <SystemClock_Config>:
 */
#include "RCC_clock.h"


void SystemClock_Config(void)
{
 80005b0:	b580      	push	{r7, lr}
 80005b2:	b09c      	sub	sp, #112	@ 0x70
 80005b4:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80005b6:	f107 0320 	add.w	r3, r7, #32
 80005ba:	2250      	movs	r2, #80	@ 0x50
 80005bc:	2100      	movs	r1, #0
 80005be:	4618      	mov	r0, r3
 80005c0:	f006 fbba 	bl	8006d38 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80005c4:	f107 0308 	add.w	r3, r7, #8
 80005c8:	2200      	movs	r2, #0
 80005ca:	601a      	str	r2, [r3, #0]
 80005cc:	605a      	str	r2, [r3, #4]
 80005ce:	609a      	str	r2, [r3, #8]
 80005d0:	60da      	str	r2, [r3, #12]
 80005d2:	611a      	str	r2, [r3, #16]
 80005d4:	615a      	str	r2, [r3, #20]

  /** Configure the main internal regulator output voltage
  */
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 80005d6:	4b2d      	ldr	r3, [pc, #180]	@ (800068c <SystemClock_Config+0xdc>)
 80005d8:	691b      	ldr	r3, [r3, #16]
 80005da:	f023 0330 	bic.w	r3, r3, #48	@ 0x30
 80005de:	4a2b      	ldr	r2, [pc, #172]	@ (800068c <SystemClock_Config+0xdc>)
 80005e0:	f043 0320 	orr.w	r3, r3, #32
 80005e4:	6113      	str	r3, [r2, #16]
 80005e6:	4b29      	ldr	r3, [pc, #164]	@ (800068c <SystemClock_Config+0xdc>)
 80005e8:	691b      	ldr	r3, [r3, #16]
 80005ea:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 80005ee:	607b      	str	r3, [r7, #4]
 80005f0:	687b      	ldr	r3, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_VOSRDY)) {}
 80005f2:	bf00      	nop
 80005f4:	4b25      	ldr	r3, [pc, #148]	@ (800068c <SystemClock_Config+0xdc>)
 80005f6:	695b      	ldr	r3, [r3, #20]
 80005f8:	f003 0308 	and.w	r3, r3, #8
 80005fc:	2b08      	cmp	r3, #8
 80005fe:	d1f9      	bne.n	80005f4 <SystemClock_Config+0x44>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8000600:	2301      	movs	r3, #1
 8000602:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8000604:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8000608:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800060a:	2302      	movs	r3, #2
 800060c:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLL1_SOURCE_HSE;
 800060e:	2303      	movs	r3, #3
 8000610:	64fb      	str	r3, [r7, #76]	@ 0x4c
  RCC_OscInitStruct.PLL.PLLM = 3;
 8000612:	2303      	movs	r3, #3
 8000614:	653b      	str	r3, [r7, #80]	@ 0x50
  RCC_OscInitStruct.PLL.PLLN = 50;
 8000616:	2332      	movs	r3, #50	@ 0x32
 8000618:	657b      	str	r3, [r7, #84]	@ 0x54
  RCC_OscInitStruct.PLL.PLLP = 2;
 800061a:	2302      	movs	r3, #2
 800061c:	65bb      	str	r3, [r7, #88]	@ 0x58
  RCC_OscInitStruct.PLL.PLLQ = 2;
 800061e:	2302      	movs	r3, #2
 8000620:	65fb      	str	r3, [r7, #92]	@ 0x5c
  RCC_OscInitStruct.PLL.PLLR = 2;
 8000622:	2302      	movs	r3, #2
 8000624:	663b      	str	r3, [r7, #96]	@ 0x60
  RCC_OscInitStruct.PLL.PLLRGE = RCC_PLL1_VCIRANGE_3;
 8000626:	230c      	movs	r3, #12
 8000628:	667b      	str	r3, [r7, #100]	@ 0x64
  RCC_OscInitStruct.PLL.PLLVCOSEL = RCC_PLL1_VCORANGE_WIDE;
 800062a:	2300      	movs	r3, #0
 800062c:	66bb      	str	r3, [r7, #104]	@ 0x68
  RCC_OscInitStruct.PLL.PLLFRACN = 0;
 800062e:	2300      	movs	r3, #0
 8000630:	66fb      	str	r3, [r7, #108]	@ 0x6c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000632:	f107 0320 	add.w	r3, r7, #32
 8000636:	4618      	mov	r0, r3
 8000638:	f002 f830 	bl	800269c <HAL_RCC_OscConfig>
 800063c:	4603      	mov	r3, r0
 800063e:	2b00      	cmp	r3, #0
 8000640:	d001      	beq.n	8000646 <SystemClock_Config+0x96>
  {
    //Error_Handler();
	while(1);
 8000642:	bf00      	nop
 8000644:	e7fd      	b.n	8000642 <SystemClock_Config+0x92>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000646:	231f      	movs	r3, #31
 8000648:	60bb      	str	r3, [r7, #8]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2
                              |RCC_CLOCKTYPE_PCLK3;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800064a:	2303      	movs	r3, #3
 800064c:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800064e:	2300      	movs	r3, #0
 8000650:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8000652:	2300      	movs	r3, #0
 8000654:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000656:	2300      	movs	r3, #0
 8000658:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB3CLKDivider = RCC_HCLK_DIV1;
 800065a:	2300      	movs	r3, #0
 800065c:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 800065e:	f107 0308 	add.w	r3, r7, #8
 8000662:	2105      	movs	r1, #5
 8000664:	4618      	mov	r0, r3
 8000666:	f002 fc51 	bl	8002f0c <HAL_RCC_ClockConfig>
 800066a:	4603      	mov	r3, r0
 800066c:	2b00      	cmp	r3, #0
 800066e:	d001      	beq.n	8000674 <SystemClock_Config+0xc4>
  {
    //Error_Handler();
	while(1);
 8000670:	bf00      	nop
 8000672:	e7fd      	b.n	8000670 <SystemClock_Config+0xc0>
  }

  /** Configure the programming delay
  */
  __HAL_FLASH_SET_PROGRAM_DELAY(FLASH_PROGRAMMING_DELAY_2);
 8000674:	4b06      	ldr	r3, [pc, #24]	@ (8000690 <SystemClock_Config+0xe0>)
 8000676:	681b      	ldr	r3, [r3, #0]
 8000678:	f023 0330 	bic.w	r3, r3, #48	@ 0x30
 800067c:	4a04      	ldr	r2, [pc, #16]	@ (8000690 <SystemClock_Config+0xe0>)
 800067e:	f043 0320 	orr.w	r3, r3, #32
 8000682:	6013      	str	r3, [r2, #0]
}
 8000684:	bf00      	nop
 8000686:	3770      	adds	r7, #112	@ 0x70
 8000688:	46bd      	mov	sp, r7
 800068a:	bd80      	pop	{r7, pc}
 800068c:	44020800 	.word	0x44020800
 8000690:	40022000 	.word	0x40022000

08000694 <MX_GPIO_Init>:
 *      Author: Admin
 */
#include "gpio.h"

void MX_GPIO_Init(void)
{
 8000694:	b580      	push	{r7, lr}
 8000696:	b08a      	sub	sp, #40	@ 0x28
 8000698:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800069a:	f107 0314 	add.w	r3, r7, #20
 800069e:	2200      	movs	r2, #0
 80006a0:	601a      	str	r2, [r3, #0]
 80006a2:	605a      	str	r2, [r3, #4]
 80006a4:	609a      	str	r2, [r3, #8]
 80006a6:	60da      	str	r2, [r3, #12]
 80006a8:	611a      	str	r2, [r3, #16]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80006aa:	4b47      	ldr	r3, [pc, #284]	@ (80007c8 <MX_GPIO_Init+0x134>)
 80006ac:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80006b0:	4a45      	ldr	r2, [pc, #276]	@ (80007c8 <MX_GPIO_Init+0x134>)
 80006b2:	f043 0304 	orr.w	r3, r3, #4
 80006b6:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 80006ba:	4b43      	ldr	r3, [pc, #268]	@ (80007c8 <MX_GPIO_Init+0x134>)
 80006bc:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80006c0:	f003 0304 	and.w	r3, r3, #4
 80006c4:	613b      	str	r3, [r7, #16]
 80006c6:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 80006c8:	4b3f      	ldr	r3, [pc, #252]	@ (80007c8 <MX_GPIO_Init+0x134>)
 80006ca:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80006ce:	4a3e      	ldr	r2, [pc, #248]	@ (80007c8 <MX_GPIO_Init+0x134>)
 80006d0:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80006d4:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 80006d8:	4b3b      	ldr	r3, [pc, #236]	@ (80007c8 <MX_GPIO_Init+0x134>)
 80006da:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80006de:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80006e2:	60fb      	str	r3, [r7, #12]
 80006e4:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80006e6:	4b38      	ldr	r3, [pc, #224]	@ (80007c8 <MX_GPIO_Init+0x134>)
 80006e8:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80006ec:	4a36      	ldr	r2, [pc, #216]	@ (80007c8 <MX_GPIO_Init+0x134>)
 80006ee:	f043 0301 	orr.w	r3, r3, #1
 80006f2:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 80006f6:	4b34      	ldr	r3, [pc, #208]	@ (80007c8 <MX_GPIO_Init+0x134>)
 80006f8:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80006fc:	f003 0301 	and.w	r3, r3, #1
 8000700:	60bb      	str	r3, [r7, #8]
 8000702:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000704:	4b30      	ldr	r3, [pc, #192]	@ (80007c8 <MX_GPIO_Init+0x134>)
 8000706:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800070a:	4a2f      	ldr	r2, [pc, #188]	@ (80007c8 <MX_GPIO_Init+0x134>)
 800070c:	f043 0302 	orr.w	r3, r3, #2
 8000710:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 8000714:	4b2c      	ldr	r3, [pc, #176]	@ (80007c8 <MX_GPIO_Init+0x134>)
 8000716:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800071a:	f003 0302 	and.w	r3, r3, #2
 800071e:	607b      	str	r3, [r7, #4]
 8000720:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(USER_LED_GPIO_Port, USER_LED_Pin, GPIO_PIN_RESET);
 8000722:	2200      	movs	r2, #0
 8000724:	2120      	movs	r1, #32
 8000726:	4829      	ldr	r0, [pc, #164]	@ (80007cc <MX_GPIO_Init+0x138>)
 8000728:	f001 ff54 	bl	80025d4 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_3, GPIO_PIN_RESET);
 800072c:	2200      	movs	r2, #0
 800072e:	2108      	movs	r1, #8
 8000730:	4827      	ldr	r0, [pc, #156]	@ (80007d0 <MX_GPIO_Init+0x13c>)
 8000732:	f001 ff4f 	bl	80025d4 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : B1_BLUE_USER_BUTTON_Pin */
  GPIO_InitStruct.Pin = B1_BLUE_USER_BUTTON_Pin;
 8000736:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 800073a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 800073c:	4b25      	ldr	r3, [pc, #148]	@ (80007d4 <MX_GPIO_Init+0x140>)
 800073e:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000740:	2300      	movs	r3, #0
 8000742:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(B1_BLUE_USER_BUTTON_GPIO_Port, &GPIO_InitStruct);
 8000744:	f107 0314 	add.w	r3, r7, #20
 8000748:	4619      	mov	r1, r3
 800074a:	4823      	ldr	r0, [pc, #140]	@ (80007d8 <MX_GPIO_Init+0x144>)
 800074c:	f001 fdf0 	bl	8002330 <HAL_GPIO_Init>

  /*Configure GPIO pin : USER_LED_Pin */
  GPIO_InitStruct.Pin = USER_LED_Pin;
 8000750:	2320      	movs	r3, #32
 8000752:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000754:	2301      	movs	r3, #1
 8000756:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000758:	2300      	movs	r3, #0
 800075a:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800075c:	2300      	movs	r3, #0
 800075e:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(USER_LED_GPIO_Port, &GPIO_InitStruct);
 8000760:	f107 0314 	add.w	r3, r7, #20
 8000764:	4619      	mov	r1, r3
 8000766:	4819      	ldr	r0, [pc, #100]	@ (80007cc <MX_GPIO_Init+0x138>)
 8000768:	f001 fde2 	bl	8002330 <HAL_GPIO_Init>

  /*Configure GPIO pin : PB3 */
  GPIO_InitStruct.Pin = GPIO_PIN_3;
 800076c:	2308      	movs	r3, #8
 800076e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000770:	2301      	movs	r3, #1
 8000772:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000774:	2300      	movs	r3, #0
 8000776:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000778:	2300      	movs	r3, #0
 800077a:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800077c:	f107 0314 	add.w	r3, r7, #20
 8000780:	4619      	mov	r1, r3
 8000782:	4813      	ldr	r0, [pc, #76]	@ (80007d0 <MX_GPIO_Init+0x13c>)
 8000784:	f001 fdd4 	bl	8002330 <HAL_GPIO_Init>

  /*Configure GPIO pin : PB5 */
  GPIO_InitStruct.Pin = GPIO_PIN_5;
 8000788:	2320      	movs	r3, #32
 800078a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 800078c:	4b11      	ldr	r3, [pc, #68]	@ (80007d4 <MX_GPIO_Init+0x140>)
 800078e:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8000790:	2301      	movs	r3, #1
 8000792:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000794:	f107 0314 	add.w	r3, r7, #20
 8000798:	4619      	mov	r1, r3
 800079a:	480d      	ldr	r0, [pc, #52]	@ (80007d0 <MX_GPIO_Init+0x13c>)
 800079c:	f001 fdc8 	bl	8002330 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI5_IRQn, 0, 0);
 80007a0:	2200      	movs	r2, #0
 80007a2:	2100      	movs	r1, #0
 80007a4:	2010      	movs	r0, #16
 80007a6:	f000 fe31 	bl	800140c <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI5_IRQn);
 80007aa:	2010      	movs	r0, #16
 80007ac:	f000 fe48 	bl	8001440 <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI13_IRQn, 0, 0);
 80007b0:	2200      	movs	r2, #0
 80007b2:	2100      	movs	r1, #0
 80007b4:	2018      	movs	r0, #24
 80007b6:	f000 fe29 	bl	800140c <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI13_IRQn);
 80007ba:	2018      	movs	r0, #24
 80007bc:	f000 fe40 	bl	8001440 <HAL_NVIC_EnableIRQ>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 80007c0:	bf00      	nop
 80007c2:	3728      	adds	r7, #40	@ 0x28
 80007c4:	46bd      	mov	sp, r7
 80007c6:	bd80      	pop	{r7, pc}
 80007c8:	44020c00 	.word	0x44020c00
 80007cc:	42020000 	.word	0x42020000
 80007d0:	42020400 	.word	0x42020400
 80007d4:	10210000 	.word	0x10210000
 80007d8:	42020800 	.word	0x42020800

080007dc <main>:
CAN_SET CAN_Payload;

/* Start -----------------------------------------------*/

int main(void)
{
 80007dc:	b580      	push	{r7, lr}
 80007de:	af00      	add	r7, sp, #0
  /* MCU Configuration--------------------------------------------------------*/
   HAL_Init();
 80007e0:	f000 fc7a 	bl	80010d8 <HAL_Init>
  /* Configure the system clock */
  SystemClock_Config();
 80007e4:	f7ff fee4 	bl	80005b0 <SystemClock_Config>
  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80007e8:	f7ff ff54 	bl	8000694 <MX_GPIO_Init>
  MX_FDCAN1_Init();
 80007ec:	f000 f81c 	bl	8000828 <MX_FDCAN1_Init>
  MX_USART3_UART_Init();
 80007f0:	f000 fbfc 	bl	8000fec <MX_USART3_UART_Init>

  CAN_Payload.dataTx[0] = 0x0;
 80007f4:	4b0a      	ldr	r3, [pc, #40]	@ (8000820 <main+0x44>)
 80007f6:	2200      	movs	r2, #0
 80007f8:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  while (1)
  {
	  if (flag == 1){
 80007fc:	4b09      	ldr	r3, [pc, #36]	@ (8000824 <main+0x48>)
 80007fe:	781b      	ldrb	r3, [r3, #0]
 8000800:	b2db      	uxtb	r3, r3
 8000802:	2b01      	cmp	r3, #1
 8000804:	d1fa      	bne.n	80007fc <main+0x20>
//		  while ((FDCAN1->IR & FDCAN_IR_TEFN) == 0); // Tx Event FIFO New
//		  FDCAN1->IR |= FDCAN_IR_TEFN; // clear flag
		  HAL_Delay(1);
 8000806:	2001      	movs	r0, #1
 8000808:	f000 fd24 	bl	8001254 <HAL_Delay>
		  Print_CAN_Error();
 800080c:	f000 f8ec 	bl	80009e8 <Print_CAN_Error>
		  Check_CAN_ErrorCnt();
 8000810:	f000 f93e 	bl	8000a90 <Check_CAN_ErrorCnt>
		  Check_CAN_Protocol_Status();
 8000814:	f000 f95e 	bl	8000ad4 <Check_CAN_Protocol_Status>
		  flag = 0;
 8000818:	4b02      	ldr	r3, [pc, #8]	@ (8000824 <main+0x48>)
 800081a:	2200      	movs	r2, #0
 800081c:	701a      	strb	r2, [r3, #0]
	  if (flag == 1){
 800081e:	e7ed      	b.n	80007fc <main+0x20>
 8000820:	20000180 	.word	0x20000180
 8000824:	2000017c 	.word	0x2000017c

08000828 <MX_FDCAN1_Init>:
	  }
  }
}

static void MX_FDCAN1_Init(void)
{
 8000828:	b580      	push	{r7, lr}
 800082a:	af00      	add	r7, sp, #0
  /* USER CODE END FDCAN1_Init 0 */

  /* USER CODE BEGIN FDCAN1_Init 1 */

  /* USER CODE END FDCAN1_Init 1 */
  hfdcan1.Instance = FDCAN1;
 800082c:	4b28      	ldr	r3, [pc, #160]	@ (80008d0 <MX_FDCAN1_Init+0xa8>)
 800082e:	4a29      	ldr	r2, [pc, #164]	@ (80008d4 <MX_FDCAN1_Init+0xac>)
 8000830:	601a      	str	r2, [r3, #0]
  hfdcan1.Init.ClockDivider = FDCAN_CLOCK_DIV1;
 8000832:	4b27      	ldr	r3, [pc, #156]	@ (80008d0 <MX_FDCAN1_Init+0xa8>)
 8000834:	2200      	movs	r2, #0
 8000836:	605a      	str	r2, [r3, #4]
  hfdcan1.Init.FrameFormat = FDCAN_FRAME_CLASSIC;
 8000838:	4b25      	ldr	r3, [pc, #148]	@ (80008d0 <MX_FDCAN1_Init+0xa8>)
 800083a:	2200      	movs	r2, #0
 800083c:	609a      	str	r2, [r3, #8]
  hfdcan1.Init.Mode = FDCAN_MODE_NORMAL;
 800083e:	4b24      	ldr	r3, [pc, #144]	@ (80008d0 <MX_FDCAN1_Init+0xa8>)
 8000840:	2200      	movs	r2, #0
 8000842:	60da      	str	r2, [r3, #12]
  hfdcan1.Init.AutoRetransmission = DISABLE;
 8000844:	4b22      	ldr	r3, [pc, #136]	@ (80008d0 <MX_FDCAN1_Init+0xa8>)
 8000846:	2200      	movs	r2, #0
 8000848:	741a      	strb	r2, [r3, #16]
  hfdcan1.Init.TransmitPause = DISABLE;
 800084a:	4b21      	ldr	r3, [pc, #132]	@ (80008d0 <MX_FDCAN1_Init+0xa8>)
 800084c:	2200      	movs	r2, #0
 800084e:	745a      	strb	r2, [r3, #17]
  hfdcan1.Init.ProtocolException = DISABLE;
 8000850:	4b1f      	ldr	r3, [pc, #124]	@ (80008d0 <MX_FDCAN1_Init+0xa8>)
 8000852:	2200      	movs	r2, #0
 8000854:	749a      	strb	r2, [r3, #18]
  hfdcan1.Init.NominalPrescaler = 25;
 8000856:	4b1e      	ldr	r3, [pc, #120]	@ (80008d0 <MX_FDCAN1_Init+0xa8>)
 8000858:	2219      	movs	r2, #25
 800085a:	615a      	str	r2, [r3, #20]
  hfdcan1.Init.NominalSyncJumpWidth = 1;
 800085c:	4b1c      	ldr	r3, [pc, #112]	@ (80008d0 <MX_FDCAN1_Init+0xa8>)
 800085e:	2201      	movs	r2, #1
 8000860:	619a      	str	r2, [r3, #24]
  hfdcan1.Init.NominalTimeSeg1 = 13;
 8000862:	4b1b      	ldr	r3, [pc, #108]	@ (80008d0 <MX_FDCAN1_Init+0xa8>)
 8000864:	220d      	movs	r2, #13
 8000866:	61da      	str	r2, [r3, #28]
  hfdcan1.Init.NominalTimeSeg2 = 2;
 8000868:	4b19      	ldr	r3, [pc, #100]	@ (80008d0 <MX_FDCAN1_Init+0xa8>)
 800086a:	2202      	movs	r2, #2
 800086c:	621a      	str	r2, [r3, #32]
  hfdcan1.Init.DataPrescaler = 1;
 800086e:	4b18      	ldr	r3, [pc, #96]	@ (80008d0 <MX_FDCAN1_Init+0xa8>)
 8000870:	2201      	movs	r2, #1
 8000872:	625a      	str	r2, [r3, #36]	@ 0x24
  hfdcan1.Init.DataSyncJumpWidth = 1;
 8000874:	4b16      	ldr	r3, [pc, #88]	@ (80008d0 <MX_FDCAN1_Init+0xa8>)
 8000876:	2201      	movs	r2, #1
 8000878:	629a      	str	r2, [r3, #40]	@ 0x28
  hfdcan1.Init.DataTimeSeg1 = 1;
 800087a:	4b15      	ldr	r3, [pc, #84]	@ (80008d0 <MX_FDCAN1_Init+0xa8>)
 800087c:	2201      	movs	r2, #1
 800087e:	62da      	str	r2, [r3, #44]	@ 0x2c
  hfdcan1.Init.DataTimeSeg2 = 1;
 8000880:	4b13      	ldr	r3, [pc, #76]	@ (80008d0 <MX_FDCAN1_Init+0xa8>)
 8000882:	2201      	movs	r2, #1
 8000884:	631a      	str	r2, [r3, #48]	@ 0x30
  hfdcan1.Init.StdFiltersNbr = 1;
 8000886:	4b12      	ldr	r3, [pc, #72]	@ (80008d0 <MX_FDCAN1_Init+0xa8>)
 8000888:	2201      	movs	r2, #1
 800088a:	635a      	str	r2, [r3, #52]	@ 0x34
  hfdcan1.Init.ExtFiltersNbr = 0;
 800088c:	4b10      	ldr	r3, [pc, #64]	@ (80008d0 <MX_FDCAN1_Init+0xa8>)
 800088e:	2200      	movs	r2, #0
 8000890:	639a      	str	r2, [r3, #56]	@ 0x38
  hfdcan1.Init.TxFifoQueueMode = FDCAN_TX_FIFO_OPERATION;
 8000892:	4b0f      	ldr	r3, [pc, #60]	@ (80008d0 <MX_FDCAN1_Init+0xa8>)
 8000894:	2200      	movs	r2, #0
 8000896:	63da      	str	r2, [r3, #60]	@ 0x3c
  if (HAL_FDCAN_Init(&hfdcan1) != HAL_OK)
 8000898:	480d      	ldr	r0, [pc, #52]	@ (80008d0 <MX_FDCAN1_Init+0xa8>)
 800089a:	f000 ff35 	bl	8001708 <HAL_FDCAN_Init>
 800089e:	4603      	mov	r3, r0
 80008a0:	2b00      	cmp	r3, #0
 80008a2:	d001      	beq.n	80008a8 <MX_FDCAN1_Init+0x80>
  {
    Error_Handler();
 80008a4:	f000 f94c 	bl	8000b40 <Error_Handler>
  }
  /* USER CODE BEGIN FDCAN1_Init 2 */
  if (HAL_FDCAN_Start(&hfdcan1) != HAL_OK) {
 80008a8:	4809      	ldr	r0, [pc, #36]	@ (80008d0 <MX_FDCAN1_Init+0xa8>)
 80008aa:	f001 f887 	bl	80019bc <HAL_FDCAN_Start>
 80008ae:	4603      	mov	r3, r0
 80008b0:	2b00      	cmp	r3, #0
 80008b2:	d001      	beq.n	80008b8 <MX_FDCAN1_Init+0x90>
  	 /* Notification Error */
  	Error_Handler();
 80008b4:	f000 f944 	bl	8000b40 <Error_Handler>
  }
  if (HAL_FDCAN_ActivateNotification(&hfdcan1, FDCAN_IT_RX_FIFO0_NEW_MESSAGE, 0) != HAL_OK)
 80008b8:	2200      	movs	r2, #0
 80008ba:	2101      	movs	r1, #1
 80008bc:	4804      	ldr	r0, [pc, #16]	@ (80008d0 <MX_FDCAN1_Init+0xa8>)
 80008be:	f001 f9f1 	bl	8001ca4 <HAL_FDCAN_ActivateNotification>
 80008c2:	4603      	mov	r3, r0
 80008c4:	2b00      	cmp	r3, #0
 80008c6:	d001      	beq.n	80008cc <MX_FDCAN1_Init+0xa4>
  {
	/* Notification Error */
	Error_Handler();
 80008c8:	f000 f93a 	bl	8000b40 <Error_Handler>
  }
  /* USER CODE END FDCAN1_Init 2 */
}
 80008cc:	bf00      	nop
 80008ce:	bd80      	pop	{r7, pc}
 80008d0:	20000084 	.word	0x20000084
 80008d4:	4000a400 	.word	0x4000a400

080008d8 <Test_Ack>:

void Test_Ack(){
 80008d8:	b580      	push	{r7, lr}
 80008da:	af00      	add	r7, sp, #0
	CAN_Payload.msgID = 0x1AA;
 80008dc:	4b03      	ldr	r3, [pc, #12]	@ (80008ec <Test_Ack+0x14>)
 80008de:	f44f 72d5 	mov.w	r2, #426	@ 0x1aa
 80008e2:	64da      	str	r2, [r3, #76]	@ 0x4c
	TX_Send_CAN();
 80008e4:	f000 f804 	bl	80008f0 <TX_Send_CAN>
}
 80008e8:	bf00      	nop
 80008ea:	bd80      	pop	{r7, pc}
 80008ec:	20000180 	.word	0x20000180

080008f0 <TX_Send_CAN>:


void TX_Send_CAN(){
 80008f0:	b580      	push	{r7, lr}
 80008f2:	af00      	add	r7, sp, #0

    /* ----- Prepare CAN data --------------------------------------- */
    CAN_Payload.TxHeader.IdType = FDCAN_STANDARD_ID;
 80008f4:	4b15      	ldr	r3, [pc, #84]	@ (800094c <TX_Send_CAN+0x5c>)
 80008f6:	2200      	movs	r2, #0
 80008f8:	605a      	str	r2, [r3, #4]
    CAN_Payload.TxHeader.Identifier = CAN_Payload.msgID; //CAN_Payload.msgID
 80008fa:	4b14      	ldr	r3, [pc, #80]	@ (800094c <TX_Send_CAN+0x5c>)
 80008fc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80008fe:	4a13      	ldr	r2, [pc, #76]	@ (800094c <TX_Send_CAN+0x5c>)
 8000900:	6013      	str	r3, [r2, #0]
    CAN_Payload.TxHeader.TxFrameType = FDCAN_DATA_FRAME;
 8000902:	4b12      	ldr	r3, [pc, #72]	@ (800094c <TX_Send_CAN+0x5c>)
 8000904:	2200      	movs	r2, #0
 8000906:	609a      	str	r2, [r3, #8]
    CAN_Payload.TxHeader.DataLength = FDCAN_DLC_BYTES_1;        // 8-byte payloaD
 8000908:	4b10      	ldr	r3, [pc, #64]	@ (800094c <TX_Send_CAN+0x5c>)
 800090a:	2201      	movs	r2, #1
 800090c:	60da      	str	r2, [r3, #12]
    CAN_Payload.TxHeader.ErrorStateIndicator = FDCAN_ESI_ACTIVE;
 800090e:	4b0f      	ldr	r3, [pc, #60]	@ (800094c <TX_Send_CAN+0x5c>)
 8000910:	2200      	movs	r2, #0
 8000912:	611a      	str	r2, [r3, #16]
    CAN_Payload.TxHeader.BitRateSwitch = FDCAN_BRS_OFF;         // Disable BRS
 8000914:	4b0d      	ldr	r3, [pc, #52]	@ (800094c <TX_Send_CAN+0x5c>)
 8000916:	2200      	movs	r2, #0
 8000918:	615a      	str	r2, [r3, #20]
    CAN_Payload.TxHeader.FDFormat = FDCAN_CLASSIC_CAN;          // Use Classical CAN frame
 800091a:	4b0c      	ldr	r3, [pc, #48]	@ (800094c <TX_Send_CAN+0x5c>)
 800091c:	2200      	movs	r2, #0
 800091e:	619a      	str	r2, [r3, #24]
    CAN_Payload.TxHeader.TxEventFifoControl = FDCAN_NO_TX_EVENTS;
 8000920:	4b0a      	ldr	r3, [pc, #40]	@ (800094c <TX_Send_CAN+0x5c>)
 8000922:	2200      	movs	r2, #0
 8000924:	61da      	str	r2, [r3, #28]
    CAN_Payload.TxHeader.MessageMarker = 0;
 8000926:	4b09      	ldr	r3, [pc, #36]	@ (800094c <TX_Send_CAN+0x5c>)
 8000928:	2200      	movs	r2, #0
 800092a:	621a      	str	r2, [r3, #32]

    CAN_Payload.dataTx[0] ^= 1;
 800092c:	4b07      	ldr	r3, [pc, #28]	@ (800094c <TX_Send_CAN+0x5c>)
 800092e:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 8000932:	f083 0301 	eor.w	r3, r3, #1
 8000936:	b2da      	uxtb	r2, r3
 8000938:	4b04      	ldr	r3, [pc, #16]	@ (800094c <TX_Send_CAN+0x5c>)
 800093a:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

    if (HAL_FDCAN_AddMessageToTxFifoQ(&hfdcan1, &CAN_Payload.TxHeader,CAN_Payload.dataTx)!= HAL_OK)
 800093e:	4a04      	ldr	r2, [pc, #16]	@ (8000950 <TX_Send_CAN+0x60>)
 8000940:	4902      	ldr	r1, [pc, #8]	@ (800094c <TX_Send_CAN+0x5c>)
 8000942:	4804      	ldr	r0, [pc, #16]	@ (8000954 <TX_Send_CAN+0x64>)
 8000944:	f001 f862 	bl	8001a0c <HAL_FDCAN_AddMessageToTxFifoQ>
    {
      /*do not thing */
    }

}
 8000948:	bf00      	nop
 800094a:	bd80      	pop	{r7, pc}
 800094c:	20000180 	.word	0x20000180
 8000950:	200001d0 	.word	0x200001d0
 8000954:	20000084 	.word	0x20000084

08000958 <HAL_GPIO_EXTI_Falling_Callback>:

void HAL_GPIO_EXTI_Falling_Callback(uint16_t GPIO_Pin){
 8000958:	b580      	push	{r7, lr}
 800095a:	b082      	sub	sp, #8
 800095c:	af00      	add	r7, sp, #0
 800095e:	4603      	mov	r3, r0
 8000960:	80fb      	strh	r3, [r7, #6]

	if(GPIO_Pin == GPIO_PIN_5) {
 8000962:	88fb      	ldrh	r3, [r7, #6]
 8000964:	2b20      	cmp	r3, #32
 8000966:	d104      	bne.n	8000972 <HAL_GPIO_EXTI_Falling_Callback+0x1a>
#ifdef NODE_A
		Test_Ack();
 8000968:	f7ff ffb6 	bl	80008d8 <Test_Ack>
		flag = 1;
 800096c:	4b03      	ldr	r3, [pc, #12]	@ (800097c <HAL_GPIO_EXTI_Falling_Callback+0x24>)
 800096e:	2201      	movs	r2, #1
 8000970:	701a      	strb	r2, [r3, #0]
			//SetFilter(0xAAA,0x000);
			}
			counter ^= 1;
#endif
	}
}
 8000972:	bf00      	nop
 8000974:	3708      	adds	r7, #8
 8000976:	46bd      	mov	sp, r7
 8000978:	bd80      	pop	{r7, pc}
 800097a:	bf00      	nop
 800097c:	2000017c 	.word	0x2000017c

08000980 <HAL_FDCAN_RxFifo0Callback>:

void HAL_FDCAN_RxFifo0Callback(FDCAN_HandleTypeDef *hfdcan, uint32_t RxFifo0ITs)
{
 8000980:	b580      	push	{r7, lr}
 8000982:	b082      	sub	sp, #8
 8000984:	af00      	add	r7, sp, #0
 8000986:	6078      	str	r0, [r7, #4]
 8000988:	6039      	str	r1, [r7, #0]
	if((RxFifo0ITs & FDCAN_IT_RX_FIFO0_NEW_MESSAGE) != RESET)
 800098a:	683b      	ldr	r3, [r7, #0]
 800098c:	f003 0301 	and.w	r3, r3, #1
 8000990:	2b00      	cmp	r3, #0
 8000992:	d014      	beq.n	80009be <HAL_FDCAN_RxFifo0Callback+0x3e>
	{
		/* Retreive Rx messages from RX FIFO0 */
		if (HAL_FDCAN_GetRxMessage(hfdcan, FDCAN_RX_FIFO0, &CAN_Payload.RxHeader,CAN_Payload.dataRx) != HAL_OK)
 8000994:	4b10      	ldr	r3, [pc, #64]	@ (80009d8 <HAL_FDCAN_RxFifo0Callback+0x58>)
 8000996:	4a11      	ldr	r2, [pc, #68]	@ (80009dc <HAL_FDCAN_RxFifo0Callback+0x5c>)
 8000998:	2140      	movs	r1, #64	@ 0x40
 800099a:	6878      	ldr	r0, [r7, #4]
 800099c:	f001 f87a 	bl	8001a94 <HAL_FDCAN_GetRxMessage>
 80009a0:	4603      	mov	r3, r0
 80009a2:	2b00      	cmp	r3, #0
 80009a4:	d001      	beq.n	80009aa <HAL_FDCAN_RxFifo0Callback+0x2a>
		{
			/* Reception Error */
			Error_Handler();
 80009a6:	f000 f8cb 	bl	8000b40 <Error_Handler>
		}
		if (HAL_FDCAN_ActivateNotification(hfdcan, FDCAN_IT_RX_FIFO0_NEW_MESSAGE, 0) != HAL_OK)
 80009aa:	2200      	movs	r2, #0
 80009ac:	2101      	movs	r1, #1
 80009ae:	6878      	ldr	r0, [r7, #4]
 80009b0:	f001 f978 	bl	8001ca4 <HAL_FDCAN_ActivateNotification>
 80009b4:	4603      	mov	r3, r0
 80009b6:	2b00      	cmp	r3, #0
 80009b8:	d001      	beq.n	80009be <HAL_FDCAN_RxFifo0Callback+0x3e>
		{
			/* Notification Error */
			Error_Handler();
 80009ba:	f000 f8c1 	bl	8000b40 <Error_Handler>
		}
	}
	if(CAN_Payload.dataRx[0] == 0x1){
 80009be:	4b08      	ldr	r3, [pc, #32]	@ (80009e0 <HAL_FDCAN_RxFifo0Callback+0x60>)
 80009c0:	f893 3052 	ldrb.w	r3, [r3, #82]	@ 0x52
 80009c4:	2b01      	cmp	r3, #1
 80009c6:	d103      	bne.n	80009d0 <HAL_FDCAN_RxFifo0Callback+0x50>
		HAL_GPIO_TogglePin(GPIOA, GPIO_PIN_5);
 80009c8:	2120      	movs	r1, #32
 80009ca:	4806      	ldr	r0, [pc, #24]	@ (80009e4 <HAL_FDCAN_RxFifo0Callback+0x64>)
 80009cc:	f001 fe1a 	bl	8002604 <HAL_GPIO_TogglePin>
	}
}
 80009d0:	bf00      	nop
 80009d2:	3708      	adds	r7, #8
 80009d4:	46bd      	mov	sp, r7
 80009d6:	bd80      	pop	{r7, pc}
 80009d8:	200001d2 	.word	0x200001d2
 80009dc:	200001a4 	.word	0x200001a4
 80009e0:	20000180 	.word	0x20000180
 80009e4:	42020000 	.word	0x42020000

080009e8 <Print_CAN_Error>:

void Print_CAN_Error(void) {
 80009e8:	b580      	push	{r7, lr}
 80009ea:	b082      	sub	sp, #8
 80009ec:	af00      	add	r7, sp, #0
    uint32_t lec = (FDCAN1->PSR) & 0x7; /*Last error code*/
 80009ee:	4b1f      	ldr	r3, [pc, #124]	@ (8000a6c <Print_CAN_Error+0x84>)
 80009f0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80009f2:	f003 0307 	and.w	r3, r3, #7
 80009f6:	607b      	str	r3, [r7, #4]

    switch (lec) {
 80009f8:	687b      	ldr	r3, [r7, #4]
 80009fa:	2b07      	cmp	r3, #7
 80009fc:	d832      	bhi.n	8000a64 <Print_CAN_Error+0x7c>
 80009fe:	a201      	add	r2, pc, #4	@ (adr r2, 8000a04 <Print_CAN_Error+0x1c>)
 8000a00:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000a04:	08000a25 	.word	0x08000a25
 8000a08:	08000a2d 	.word	0x08000a2d
 8000a0c:	08000a35 	.word	0x08000a35
 8000a10:	08000a3d 	.word	0x08000a3d
 8000a14:	08000a45 	.word	0x08000a45
 8000a18:	08000a4d 	.word	0x08000a4d
 8000a1c:	08000a55 	.word	0x08000a55
 8000a20:	08000a5d 	.word	0x08000a5d
        case 0b000:
            printf("No CAN error occurred\r\n");
 8000a24:	4812      	ldr	r0, [pc, #72]	@ (8000a70 <Print_CAN_Error+0x88>)
 8000a26:	f006 f8a7 	bl	8006b78 <puts>
            break;
 8000a2a:	e01b      	b.n	8000a64 <Print_CAN_Error+0x7c>
        case 0b001:
            printf("Stuff error\r\n");
 8000a2c:	4811      	ldr	r0, [pc, #68]	@ (8000a74 <Print_CAN_Error+0x8c>)
 8000a2e:	f006 f8a3 	bl	8006b78 <puts>
            break;
 8000a32:	e017      	b.n	8000a64 <Print_CAN_Error+0x7c>
        case 0b010:
            printf("Form error\r\n");
 8000a34:	4810      	ldr	r0, [pc, #64]	@ (8000a78 <Print_CAN_Error+0x90>)
 8000a36:	f006 f89f 	bl	8006b78 <puts>
            break;
 8000a3a:	e013      	b.n	8000a64 <Print_CAN_Error+0x7c>
        case 0b011:
            printf("Ack error\r\n");
 8000a3c:	480f      	ldr	r0, [pc, #60]	@ (8000a7c <Print_CAN_Error+0x94>)
 8000a3e:	f006 f89b 	bl	8006b78 <puts>
            break;
 8000a42:	e00f      	b.n	8000a64 <Print_CAN_Error+0x7c>
        case 0b100:
            printf("Bit error ->Bit1 error:\r\n");
 8000a44:	480e      	ldr	r0, [pc, #56]	@ (8000a80 <Print_CAN_Error+0x98>)
 8000a46:	f006 f897 	bl	8006b78 <puts>
            break;
 8000a4a:	e00b      	b.n	8000a64 <Print_CAN_Error+0x7c>
        case 0b101:
            printf("Bit error ->Bit0 error\r\n");
 8000a4c:	480d      	ldr	r0, [pc, #52]	@ (8000a84 <Print_CAN_Error+0x9c>)
 8000a4e:	f006 f893 	bl	8006b78 <puts>
            break;
 8000a52:	e007      	b.n	8000a64 <Print_CAN_Error+0x7c>
        case 0b110:
            printf("CRC error: CRC mismatch on received frame\r\n");
 8000a54:	480c      	ldr	r0, [pc, #48]	@ (8000a88 <Print_CAN_Error+0xa0>)
 8000a56:	f006 f88f 	bl	8006b78 <puts>
            break;
 8000a5a:	e003      	b.n	8000a64 <Print_CAN_Error+0x7c>
        case 0b111:
            printf("LEC unchanged: No event since last read\r\n"); /*When read lec it reset to 111*/
 8000a5c:	480b      	ldr	r0, [pc, #44]	@ (8000a8c <Print_CAN_Error+0xa4>)
 8000a5e:	f006 f88b 	bl	8006b78 <puts>
            break;
 8000a62:	bf00      	nop
    }
}
 8000a64:	bf00      	nop
 8000a66:	3708      	adds	r7, #8
 8000a68:	46bd      	mov	sp, r7
 8000a6a:	bd80      	pop	{r7, pc}
 8000a6c:	4000a400 	.word	0x4000a400
 8000a70:	0800787c 	.word	0x0800787c
 8000a74:	08007894 	.word	0x08007894
 8000a78:	080078a4 	.word	0x080078a4
 8000a7c:	080078b0 	.word	0x080078b0
 8000a80:	080078bc 	.word	0x080078bc
 8000a84:	080078d8 	.word	0x080078d8
 8000a88:	080078f0 	.word	0x080078f0
 8000a8c:	0800791c 	.word	0x0800791c

08000a90 <Check_CAN_ErrorCnt>:

void Check_CAN_ErrorCnt(void) {
 8000a90:	b580      	push	{r7, lr}
 8000a92:	b082      	sub	sp, #8
 8000a94:	af00      	add	r7, sp, #0

    uint8_t TEC = FDCAN1->ECR & 0xFF;         /*Transmit Error Counter: bits [7:0]*/
 8000a96:	4b0c      	ldr	r3, [pc, #48]	@ (8000ac8 <Check_CAN_ErrorCnt+0x38>)
 8000a98:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000a9a:	71fb      	strb	r3, [r7, #7]
    uint8_t REC = (FDCAN1->ECR >> 8) & 0x7F;  /* Receive Error Counter: bits [14:8]*/
 8000a9c:	4b0a      	ldr	r3, [pc, #40]	@ (8000ac8 <Check_CAN_ErrorCnt+0x38>)
 8000a9e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000aa0:	0a1b      	lsrs	r3, r3, #8
 8000aa2:	b2db      	uxtb	r3, r3
 8000aa4:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8000aa8:	71bb      	strb	r3, [r7, #6]

    printf("Transmit Error Counter (TEC): %d\r\n", TEC);
 8000aaa:	79fb      	ldrb	r3, [r7, #7]
 8000aac:	4619      	mov	r1, r3
 8000aae:	4807      	ldr	r0, [pc, #28]	@ (8000acc <Check_CAN_ErrorCnt+0x3c>)
 8000ab0:	f005 fffa 	bl	8006aa8 <iprintf>
    printf("Receive Error Counter (REC) : %d\r\n", REC); /*max 0-127*/
 8000ab4:	79bb      	ldrb	r3, [r7, #6]
 8000ab6:	4619      	mov	r1, r3
 8000ab8:	4805      	ldr	r0, [pc, #20]	@ (8000ad0 <Check_CAN_ErrorCnt+0x40>)
 8000aba:	f005 fff5 	bl	8006aa8 <iprintf>
  
}
 8000abe:	bf00      	nop
 8000ac0:	3708      	adds	r7, #8
 8000ac2:	46bd      	mov	sp, r7
 8000ac4:	bd80      	pop	{r7, pc}
 8000ac6:	bf00      	nop
 8000ac8:	4000a400 	.word	0x4000a400
 8000acc:	08007948 	.word	0x08007948
 8000ad0:	0800796c 	.word	0x0800796c

08000ad4 <Check_CAN_Protocol_Status>:

void Check_CAN_Protocol_Status(void){
 8000ad4:	b580      	push	{r7, lr}
 8000ad6:	af00      	add	r7, sp, #0
  /*Bus-Off check*/
  if (FDCAN1->PSR & FDCAN_PSR_BO) {
 8000ad8:	4b0c      	ldr	r3, [pc, #48]	@ (8000b0c <Check_CAN_Protocol_Status+0x38>)
 8000ada:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000adc:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8000ae0:	2b00      	cmp	r3, #0
 8000ae2:	d003      	beq.n	8000aec <Check_CAN_Protocol_Status+0x18>
        printf("CAN Status: BUS-OFF\r\n\n");
 8000ae4:	480a      	ldr	r0, [pc, #40]	@ (8000b10 <Check_CAN_Protocol_Status+0x3c>)
 8000ae6:	f006 f847 	bl	8006b78 <puts>
  }
  // Active mode 
  else {
      printf("CAN Status: ERROR ACTIVE\r\n\n");
  }
}
 8000aea:	e00c      	b.n	8000b06 <Check_CAN_Protocol_Status+0x32>
  else if (FDCAN1->PSR & FDCAN_PSR_EP) {
 8000aec:	4b07      	ldr	r3, [pc, #28]	@ (8000b0c <Check_CAN_Protocol_Status+0x38>)
 8000aee:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000af0:	f003 0320 	and.w	r3, r3, #32
 8000af4:	2b00      	cmp	r3, #0
 8000af6:	d003      	beq.n	8000b00 <Check_CAN_Protocol_Status+0x2c>
      printf("CAN Status: ERROR PASSIVE\r\n\n");
 8000af8:	4806      	ldr	r0, [pc, #24]	@ (8000b14 <Check_CAN_Protocol_Status+0x40>)
 8000afa:	f006 f83d 	bl	8006b78 <puts>
}
 8000afe:	e002      	b.n	8000b06 <Check_CAN_Protocol_Status+0x32>
      printf("CAN Status: ERROR ACTIVE\r\n\n");
 8000b00:	4805      	ldr	r0, [pc, #20]	@ (8000b18 <Check_CAN_Protocol_Status+0x44>)
 8000b02:	f006 f839 	bl	8006b78 <puts>
}
 8000b06:	bf00      	nop
 8000b08:	bd80      	pop	{r7, pc}
 8000b0a:	bf00      	nop
 8000b0c:	4000a400 	.word	0x4000a400
 8000b10:	08007990 	.word	0x08007990
 8000b14:	080079a8 	.word	0x080079a8
 8000b18:	080079c4 	.word	0x080079c4

08000b1c <__io_putchar>:

int __io_putchar(int ch)
{
 8000b1c:	b580      	push	{r7, lr}
 8000b1e:	b082      	sub	sp, #8
 8000b20:	af00      	add	r7, sp, #0
 8000b22:	6078      	str	r0, [r7, #4]
    HAL_UART_Transmit(&huart3, (uint8_t*)&ch, 1,1000);
 8000b24:	1d39      	adds	r1, r7, #4
 8000b26:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8000b2a:	2201      	movs	r2, #1
 8000b2c:	4803      	ldr	r0, [pc, #12]	@ (8000b3c <__io_putchar+0x20>)
 8000b2e:	f004 fe51 	bl	80057d4 <HAL_UART_Transmit>
    return ch;
 8000b32:	687b      	ldr	r3, [r7, #4]
}
 8000b34:	4618      	mov	r0, r3
 8000b36:	3708      	adds	r7, #8
 8000b38:	46bd      	mov	sp, r7
 8000b3a:	bd80      	pop	{r7, pc}
 8000b3c:	200000e8 	.word	0x200000e8

08000b40 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000b40:	b480      	push	{r7}
 8000b42:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000b44:	b672      	cpsid	i
}
 8000b46:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000b48:	bf00      	nop
 8000b4a:	e7fd      	b.n	8000b48 <Error_Handler+0x8>

08000b4c <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000b4c:	b480      	push	{r7}
 8000b4e:	af00      	add	r7, sp, #0
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000b50:	bf00      	nop
 8000b52:	46bd      	mov	sp, r7
 8000b54:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b58:	4770      	bx	lr
	...

08000b5c <HAL_FDCAN_MspInit>:
* This function configures the hardware resources used in this example
* @param hfdcan: FDCAN handle pointer
* @retval None
*/
void HAL_FDCAN_MspInit(FDCAN_HandleTypeDef* hfdcan)
{
 8000b5c:	b580      	push	{r7, lr}
 8000b5e:	b0ac      	sub	sp, #176	@ 0xb0
 8000b60:	af00      	add	r7, sp, #0
 8000b62:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000b64:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 8000b68:	2200      	movs	r2, #0
 8000b6a:	601a      	str	r2, [r3, #0]
 8000b6c:	605a      	str	r2, [r3, #4]
 8000b6e:	609a      	str	r2, [r3, #8]
 8000b70:	60da      	str	r2, [r3, #12]
 8000b72:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8000b74:	f107 0310 	add.w	r3, r7, #16
 8000b78:	2288      	movs	r2, #136	@ 0x88
 8000b7a:	2100      	movs	r1, #0
 8000b7c:	4618      	mov	r0, r3
 8000b7e:	f006 f8db 	bl	8006d38 <memset>
  if(hfdcan->Instance==FDCAN1)
 8000b82:	687b      	ldr	r3, [r7, #4]
 8000b84:	681b      	ldr	r3, [r3, #0]
 8000b86:	4a2a      	ldr	r2, [pc, #168]	@ (8000c30 <HAL_FDCAN_MspInit+0xd4>)
 8000b88:	4293      	cmp	r3, r2
 8000b8a:	d14d      	bne.n	8000c28 <HAL_FDCAN_MspInit+0xcc>

  /* USER CODE END FDCAN1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_FDCAN;
 8000b8c:	f04f 0200 	mov.w	r2, #0
 8000b90:	f04f 0304 	mov.w	r3, #4
 8000b94:	e9c7 2304 	strd	r2, r3, [r7, #16]
    PeriphClkInitStruct.FdcanClockSelection = RCC_FDCANCLKSOURCE_PLL1Q;
 8000b98:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8000b9c:	66fb      	str	r3, [r7, #108]	@ 0x6c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8000b9e:	f107 0310 	add.w	r3, r7, #16
 8000ba2:	4618      	mov	r0, r3
 8000ba4:	f002 fcf4 	bl	8003590 <HAL_RCCEx_PeriphCLKConfig>
 8000ba8:	4603      	mov	r3, r0
 8000baa:	2b00      	cmp	r3, #0
 8000bac:	d001      	beq.n	8000bb2 <HAL_FDCAN_MspInit+0x56>
    {
      Error_Handler();
 8000bae:	f7ff ffc7 	bl	8000b40 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_FDCAN_CLK_ENABLE();
 8000bb2:	4b20      	ldr	r3, [pc, #128]	@ (8000c34 <HAL_FDCAN_MspInit+0xd8>)
 8000bb4:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 8000bb8:	4a1e      	ldr	r2, [pc, #120]	@ (8000c34 <HAL_FDCAN_MspInit+0xd8>)
 8000bba:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8000bbe:	f8c2 30a0 	str.w	r3, [r2, #160]	@ 0xa0
 8000bc2:	4b1c      	ldr	r3, [pc, #112]	@ (8000c34 <HAL_FDCAN_MspInit+0xd8>)
 8000bc4:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 8000bc8:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8000bcc:	60fb      	str	r3, [r7, #12]
 8000bce:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8000bd0:	4b18      	ldr	r3, [pc, #96]	@ (8000c34 <HAL_FDCAN_MspInit+0xd8>)
 8000bd2:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8000bd6:	4a17      	ldr	r2, [pc, #92]	@ (8000c34 <HAL_FDCAN_MspInit+0xd8>)
 8000bd8:	f043 0304 	orr.w	r3, r3, #4
 8000bdc:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 8000be0:	4b14      	ldr	r3, [pc, #80]	@ (8000c34 <HAL_FDCAN_MspInit+0xd8>)
 8000be2:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8000be6:	f003 0304 	and.w	r3, r3, #4
 8000bea:	60bb      	str	r3, [r7, #8]
 8000bec:	68bb      	ldr	r3, [r7, #8]
    /**FDCAN1 GPIO Configuration
    PC6     ------> FDCAN1_RX
    PC7     ------> FDCAN1_TX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8000bee:	23c0      	movs	r3, #192	@ 0xc0
 8000bf0:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000bf4:	2302      	movs	r3, #2
 8000bf6:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000bfa:	2300      	movs	r3, #0
 8000bfc:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000c00:	2300      	movs	r3, #0
 8000c02:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
    GPIO_InitStruct.Alternate = GPIO_AF9_FDCAN1;
 8000c06:	2309      	movs	r3, #9
 8000c08:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000c0c:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 8000c10:	4619      	mov	r1, r3
 8000c12:	4809      	ldr	r0, [pc, #36]	@ (8000c38 <HAL_FDCAN_MspInit+0xdc>)
 8000c14:	f001 fb8c 	bl	8002330 <HAL_GPIO_Init>

    /* FDCAN1 interrupt Init */
    HAL_NVIC_SetPriority(FDCAN1_IT0_IRQn, 0, 0);
 8000c18:	2200      	movs	r2, #0
 8000c1a:	2100      	movs	r1, #0
 8000c1c:	2027      	movs	r0, #39	@ 0x27
 8000c1e:	f000 fbf5 	bl	800140c <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(FDCAN1_IT0_IRQn);
 8000c22:	2027      	movs	r0, #39	@ 0x27
 8000c24:	f000 fc0c 	bl	8001440 <HAL_NVIC_EnableIRQ>

  /* USER CODE END FDCAN1_MspInit 1 */

  }

}
 8000c28:	bf00      	nop
 8000c2a:	37b0      	adds	r7, #176	@ 0xb0
 8000c2c:	46bd      	mov	sp, r7
 8000c2e:	bd80      	pop	{r7, pc}
 8000c30:	4000a400 	.word	0x4000a400
 8000c34:	44020c00 	.word	0x44020c00
 8000c38:	42020800 	.word	0x42020800

08000c3c <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8000c3c:	b580      	push	{r7, lr}
 8000c3e:	b0ac      	sub	sp, #176	@ 0xb0
 8000c40:	af00      	add	r7, sp, #0
 8000c42:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000c44:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 8000c48:	2200      	movs	r2, #0
 8000c4a:	601a      	str	r2, [r3, #0]
 8000c4c:	605a      	str	r2, [r3, #4]
 8000c4e:	609a      	str	r2, [r3, #8]
 8000c50:	60da      	str	r2, [r3, #12]
 8000c52:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8000c54:	f107 0310 	add.w	r3, r7, #16
 8000c58:	2288      	movs	r2, #136	@ 0x88
 8000c5a:	2100      	movs	r1, #0
 8000c5c:	4618      	mov	r0, r3
 8000c5e:	f006 f86b 	bl	8006d38 <memset>
  if(huart->Instance==USART3)
 8000c62:	687b      	ldr	r3, [r7, #4]
 8000c64:	681b      	ldr	r3, [r3, #0]
 8000c66:	4a2a      	ldr	r2, [pc, #168]	@ (8000d10 <HAL_UART_MspInit+0xd4>)
 8000c68:	4293      	cmp	r3, r2
 8000c6a:	d14c      	bne.n	8000d06 <HAL_UART_MspInit+0xca>

  /* USER CODE END USART3_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART3;
 8000c6c:	f04f 0204 	mov.w	r2, #4
 8000c70:	f04f 0300 	mov.w	r3, #0
 8000c74:	e9c7 2304 	strd	r2, r3, [r7, #16]
    PeriphClkInitStruct.Usart3ClockSelection = RCC_USART3CLKSOURCE_PCLK1;
 8000c78:	2300      	movs	r3, #0
 8000c7a:	64fb      	str	r3, [r7, #76]	@ 0x4c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8000c7c:	f107 0310 	add.w	r3, r7, #16
 8000c80:	4618      	mov	r0, r3
 8000c82:	f002 fc85 	bl	8003590 <HAL_RCCEx_PeriphCLKConfig>
 8000c86:	4603      	mov	r3, r0
 8000c88:	2b00      	cmp	r3, #0
 8000c8a:	d001      	beq.n	8000c90 <HAL_UART_MspInit+0x54>
    {
      Error_Handler();
 8000c8c:	f7ff ff58 	bl	8000b40 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USART3_CLK_ENABLE();
 8000c90:	4b20      	ldr	r3, [pc, #128]	@ (8000d14 <HAL_UART_MspInit+0xd8>)
 8000c92:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8000c96:	4a1f      	ldr	r2, [pc, #124]	@ (8000d14 <HAL_UART_MspInit+0xd8>)
 8000c98:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8000c9c:	f8c2 309c 	str.w	r3, [r2, #156]	@ 0x9c
 8000ca0:	4b1c      	ldr	r3, [pc, #112]	@ (8000d14 <HAL_UART_MspInit+0xd8>)
 8000ca2:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8000ca6:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8000caa:	60fb      	str	r3, [r7, #12]
 8000cac:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000cae:	4b19      	ldr	r3, [pc, #100]	@ (8000d14 <HAL_UART_MspInit+0xd8>)
 8000cb0:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8000cb4:	4a17      	ldr	r2, [pc, #92]	@ (8000d14 <HAL_UART_MspInit+0xd8>)
 8000cb6:	f043 0301 	orr.w	r3, r3, #1
 8000cba:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 8000cbe:	4b15      	ldr	r3, [pc, #84]	@ (8000d14 <HAL_UART_MspInit+0xd8>)
 8000cc0:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8000cc4:	f003 0301 	and.w	r3, r3, #1
 8000cc8:	60bb      	str	r3, [r7, #8]
 8000cca:	68bb      	ldr	r3, [r7, #8]
    /**USART3 GPIO Configuration
    PA3     ------> USART3_RX
    PA4     ------> USART3_TX
    */
    GPIO_InitStruct.Pin = T_VCP_RX_Pin|T_VCP_TX_Pin;
 8000ccc:	2318      	movs	r3, #24
 8000cce:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000cd2:	2302      	movs	r3, #2
 8000cd4:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000cd8:	2300      	movs	r3, #0
 8000cda:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000cde:	2300      	movs	r3, #0
 8000ce0:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
    GPIO_InitStruct.Alternate = GPIO_AF13_USART3;
 8000ce4:	230d      	movs	r3, #13
 8000ce6:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000cea:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 8000cee:	4619      	mov	r1, r3
 8000cf0:	4809      	ldr	r0, [pc, #36]	@ (8000d18 <HAL_UART_MspInit+0xdc>)
 8000cf2:	f001 fb1d 	bl	8002330 <HAL_GPIO_Init>

    /* USART3 interrupt Init */
    HAL_NVIC_SetPriority(USART3_IRQn, 0, 0);
 8000cf6:	2200      	movs	r2, #0
 8000cf8:	2100      	movs	r1, #0
 8000cfa:	203c      	movs	r0, #60	@ 0x3c
 8000cfc:	f000 fb86 	bl	800140c <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART3_IRQn);
 8000d00:	203c      	movs	r0, #60	@ 0x3c
 8000d02:	f000 fb9d 	bl	8001440 <HAL_NVIC_EnableIRQ>

  /* USER CODE END USART3_MspInit 1 */

  }

}
 8000d06:	bf00      	nop
 8000d08:	37b0      	adds	r7, #176	@ 0xb0
 8000d0a:	46bd      	mov	sp, r7
 8000d0c:	bd80      	pop	{r7, pc}
 8000d0e:	bf00      	nop
 8000d10:	40004800 	.word	0x40004800
 8000d14:	44020c00 	.word	0x44020c00
 8000d18:	42020000 	.word	0x42020000

08000d1c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000d1c:	b480      	push	{r7}
 8000d1e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8000d20:	bf00      	nop
 8000d22:	e7fd      	b.n	8000d20 <NMI_Handler+0x4>

08000d24 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000d24:	b480      	push	{r7}
 8000d26:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000d28:	bf00      	nop
 8000d2a:	e7fd      	b.n	8000d28 <HardFault_Handler+0x4>

08000d2c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000d2c:	b480      	push	{r7}
 8000d2e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000d30:	bf00      	nop
 8000d32:	e7fd      	b.n	8000d30 <MemManage_Handler+0x4>

08000d34 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000d34:	b480      	push	{r7}
 8000d36:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000d38:	bf00      	nop
 8000d3a:	e7fd      	b.n	8000d38 <BusFault_Handler+0x4>

08000d3c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000d3c:	b480      	push	{r7}
 8000d3e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000d40:	bf00      	nop
 8000d42:	e7fd      	b.n	8000d40 <UsageFault_Handler+0x4>

08000d44 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000d44:	b480      	push	{r7}
 8000d46:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000d48:	bf00      	nop
 8000d4a:	46bd      	mov	sp, r7
 8000d4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d50:	4770      	bx	lr

08000d52 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000d52:	b480      	push	{r7}
 8000d54:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000d56:	bf00      	nop
 8000d58:	46bd      	mov	sp, r7
 8000d5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d5e:	4770      	bx	lr

08000d60 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000d60:	b480      	push	{r7}
 8000d62:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000d64:	bf00      	nop
 8000d66:	46bd      	mov	sp, r7
 8000d68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d6c:	4770      	bx	lr

08000d6e <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000d6e:	b580      	push	{r7, lr}
 8000d70:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000d72:	f000 fa4f 	bl	8001214 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000d76:	bf00      	nop
 8000d78:	bd80      	pop	{r7, pc}

08000d7a <EXTI5_IRQHandler>:

/**
  * @brief This function handles EXTI Line5 interrupt.
  */
void EXTI5_IRQHandler(void)
{
 8000d7a:	b580      	push	{r7, lr}
 8000d7c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI5_IRQn 0 */

  /* USER CODE END EXTI5_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_5);
 8000d7e:	2020      	movs	r0, #32
 8000d80:	f001 fc5a 	bl	8002638 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI5_IRQn 1 */

  /* USER CODE END EXTI5_IRQn 1 */
}
 8000d84:	bf00      	nop
 8000d86:	bd80      	pop	{r7, pc}

08000d88 <EXTI13_IRQHandler>:

/**
  * @brief This function handles EXTI Line13 interrupt.
  */
void EXTI13_IRQHandler(void)
{
 8000d88:	b580      	push	{r7, lr}
 8000d8a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI13_IRQn 0 */

  /* USER CODE END EXTI13_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(B1_BLUE_USER_BUTTON_Pin);
 8000d8c:	f44f 5000 	mov.w	r0, #8192	@ 0x2000
 8000d90:	f001 fc52 	bl	8002638 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI13_IRQn 1 */

  /* USER CODE END EXTI13_IRQn 1 */
}
 8000d94:	bf00      	nop
 8000d96:	bd80      	pop	{r7, pc}

08000d98 <FDCAN1_IT0_IRQHandler>:

/**
  * @brief This function handles FDCAN1 interrupt 0.
  */
void FDCAN1_IT0_IRQHandler(void)
{
 8000d98:	b580      	push	{r7, lr}
 8000d9a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN FDCAN1_IT0_IRQn 0 */

  /* USER CODE END FDCAN1_IT0_IRQn 0 */
  HAL_FDCAN_IRQHandler(&hfdcan1);
 8000d9c:	4802      	ldr	r0, [pc, #8]	@ (8000da8 <FDCAN1_IT0_IRQHandler+0x10>)
 8000d9e:	f001 f867 	bl	8001e70 <HAL_FDCAN_IRQHandler>
  /* USER CODE BEGIN FDCAN1_IT0_IRQn 1 */

  /* USER CODE END FDCAN1_IT0_IRQn 1 */
}
 8000da2:	bf00      	nop
 8000da4:	bd80      	pop	{r7, pc}
 8000da6:	bf00      	nop
 8000da8:	20000084 	.word	0x20000084

08000dac <USART3_IRQHandler>:

/**
  * @brief This function handles USART3 global interrupt.
  */
void USART3_IRQHandler(void)
{
 8000dac:	b580      	push	{r7, lr}
 8000dae:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART3_IRQn 0 */

  /* USER CODE END USART3_IRQn 0 */
  HAL_UART_IRQHandler(&huart3);
 8000db0:	4802      	ldr	r0, [pc, #8]	@ (8000dbc <USART3_IRQHandler+0x10>)
 8000db2:	f004 fdad 	bl	8005910 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART3_IRQn 1 */

  /* USER CODE END USART3_IRQn 1 */
}
 8000db6:	bf00      	nop
 8000db8:	bd80      	pop	{r7, pc}
 8000dba:	bf00      	nop
 8000dbc:	200000e8 	.word	0x200000e8

08000dc0 <_read>:
  _kill(status, -1);
  while (1) {}    /* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8000dc0:	b580      	push	{r7, lr}
 8000dc2:	b086      	sub	sp, #24
 8000dc4:	af00      	add	r7, sp, #0
 8000dc6:	60f8      	str	r0, [r7, #12]
 8000dc8:	60b9      	str	r1, [r7, #8]
 8000dca:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000dcc:	2300      	movs	r3, #0
 8000dce:	617b      	str	r3, [r7, #20]
 8000dd0:	e00a      	b.n	8000de8 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8000dd2:	f3af 8000 	nop.w
 8000dd6:	4601      	mov	r1, r0
 8000dd8:	68bb      	ldr	r3, [r7, #8]
 8000dda:	1c5a      	adds	r2, r3, #1
 8000ddc:	60ba      	str	r2, [r7, #8]
 8000dde:	b2ca      	uxtb	r2, r1
 8000de0:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000de2:	697b      	ldr	r3, [r7, #20]
 8000de4:	3301      	adds	r3, #1
 8000de6:	617b      	str	r3, [r7, #20]
 8000de8:	697a      	ldr	r2, [r7, #20]
 8000dea:	687b      	ldr	r3, [r7, #4]
 8000dec:	429a      	cmp	r2, r3
 8000dee:	dbf0      	blt.n	8000dd2 <_read+0x12>
  }

  return len;
 8000df0:	687b      	ldr	r3, [r7, #4]
}
 8000df2:	4618      	mov	r0, r3
 8000df4:	3718      	adds	r7, #24
 8000df6:	46bd      	mov	sp, r7
 8000df8:	bd80      	pop	{r7, pc}

08000dfa <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8000dfa:	b580      	push	{r7, lr}
 8000dfc:	b086      	sub	sp, #24
 8000dfe:	af00      	add	r7, sp, #0
 8000e00:	60f8      	str	r0, [r7, #12]
 8000e02:	60b9      	str	r1, [r7, #8]
 8000e04:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000e06:	2300      	movs	r3, #0
 8000e08:	617b      	str	r3, [r7, #20]
 8000e0a:	e009      	b.n	8000e20 <_write+0x26>
  {
    __io_putchar(*ptr++);
 8000e0c:	68bb      	ldr	r3, [r7, #8]
 8000e0e:	1c5a      	adds	r2, r3, #1
 8000e10:	60ba      	str	r2, [r7, #8]
 8000e12:	781b      	ldrb	r3, [r3, #0]
 8000e14:	4618      	mov	r0, r3
 8000e16:	f7ff fe81 	bl	8000b1c <__io_putchar>
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000e1a:	697b      	ldr	r3, [r7, #20]
 8000e1c:	3301      	adds	r3, #1
 8000e1e:	617b      	str	r3, [r7, #20]
 8000e20:	697a      	ldr	r2, [r7, #20]
 8000e22:	687b      	ldr	r3, [r7, #4]
 8000e24:	429a      	cmp	r2, r3
 8000e26:	dbf1      	blt.n	8000e0c <_write+0x12>
  }
  return len;
 8000e28:	687b      	ldr	r3, [r7, #4]
}
 8000e2a:	4618      	mov	r0, r3
 8000e2c:	3718      	adds	r7, #24
 8000e2e:	46bd      	mov	sp, r7
 8000e30:	bd80      	pop	{r7, pc}

08000e32 <_close>:

int _close(int file)
{
 8000e32:	b480      	push	{r7}
 8000e34:	b083      	sub	sp, #12
 8000e36:	af00      	add	r7, sp, #0
 8000e38:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8000e3a:	f04f 33ff 	mov.w	r3, #4294967295
}
 8000e3e:	4618      	mov	r0, r3
 8000e40:	370c      	adds	r7, #12
 8000e42:	46bd      	mov	sp, r7
 8000e44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e48:	4770      	bx	lr

08000e4a <_fstat>:


int _fstat(int file, struct stat *st)
{
 8000e4a:	b480      	push	{r7}
 8000e4c:	b083      	sub	sp, #12
 8000e4e:	af00      	add	r7, sp, #0
 8000e50:	6078      	str	r0, [r7, #4]
 8000e52:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8000e54:	683b      	ldr	r3, [r7, #0]
 8000e56:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8000e5a:	605a      	str	r2, [r3, #4]
  return 0;
 8000e5c:	2300      	movs	r3, #0
}
 8000e5e:	4618      	mov	r0, r3
 8000e60:	370c      	adds	r7, #12
 8000e62:	46bd      	mov	sp, r7
 8000e64:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e68:	4770      	bx	lr

08000e6a <_isatty>:

int _isatty(int file)
{
 8000e6a:	b480      	push	{r7}
 8000e6c:	b083      	sub	sp, #12
 8000e6e:	af00      	add	r7, sp, #0
 8000e70:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8000e72:	2301      	movs	r3, #1
}
 8000e74:	4618      	mov	r0, r3
 8000e76:	370c      	adds	r7, #12
 8000e78:	46bd      	mov	sp, r7
 8000e7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e7e:	4770      	bx	lr

08000e80 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8000e80:	b480      	push	{r7}
 8000e82:	b085      	sub	sp, #20
 8000e84:	af00      	add	r7, sp, #0
 8000e86:	60f8      	str	r0, [r7, #12]
 8000e88:	60b9      	str	r1, [r7, #8]
 8000e8a:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8000e8c:	2300      	movs	r3, #0
}
 8000e8e:	4618      	mov	r0, r3
 8000e90:	3714      	adds	r7, #20
 8000e92:	46bd      	mov	sp, r7
 8000e94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e98:	4770      	bx	lr
	...

08000e9c <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8000e9c:	b580      	push	{r7, lr}
 8000e9e:	b086      	sub	sp, #24
 8000ea0:	af00      	add	r7, sp, #0
 8000ea2:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8000ea4:	4a14      	ldr	r2, [pc, #80]	@ (8000ef8 <_sbrk+0x5c>)
 8000ea6:	4b15      	ldr	r3, [pc, #84]	@ (8000efc <_sbrk+0x60>)
 8000ea8:	1ad3      	subs	r3, r2, r3
 8000eaa:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8000eac:	697b      	ldr	r3, [r7, #20]
 8000eae:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8000eb0:	4b13      	ldr	r3, [pc, #76]	@ (8000f00 <_sbrk+0x64>)
 8000eb2:	681b      	ldr	r3, [r3, #0]
 8000eb4:	2b00      	cmp	r3, #0
 8000eb6:	d102      	bne.n	8000ebe <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8000eb8:	4b11      	ldr	r3, [pc, #68]	@ (8000f00 <_sbrk+0x64>)
 8000eba:	4a12      	ldr	r2, [pc, #72]	@ (8000f04 <_sbrk+0x68>)
 8000ebc:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8000ebe:	4b10      	ldr	r3, [pc, #64]	@ (8000f00 <_sbrk+0x64>)
 8000ec0:	681a      	ldr	r2, [r3, #0]
 8000ec2:	687b      	ldr	r3, [r7, #4]
 8000ec4:	4413      	add	r3, r2
 8000ec6:	693a      	ldr	r2, [r7, #16]
 8000ec8:	429a      	cmp	r2, r3
 8000eca:	d207      	bcs.n	8000edc <_sbrk+0x40>
  {
    errno = ENOMEM;
 8000ecc:	f005 ff82 	bl	8006dd4 <__errno>
 8000ed0:	4603      	mov	r3, r0
 8000ed2:	220c      	movs	r2, #12
 8000ed4:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8000ed6:	f04f 33ff 	mov.w	r3, #4294967295
 8000eda:	e009      	b.n	8000ef0 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8000edc:	4b08      	ldr	r3, [pc, #32]	@ (8000f00 <_sbrk+0x64>)
 8000ede:	681b      	ldr	r3, [r3, #0]
 8000ee0:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8000ee2:	4b07      	ldr	r3, [pc, #28]	@ (8000f00 <_sbrk+0x64>)
 8000ee4:	681a      	ldr	r2, [r3, #0]
 8000ee6:	687b      	ldr	r3, [r7, #4]
 8000ee8:	4413      	add	r3, r2
 8000eea:	4a05      	ldr	r2, [pc, #20]	@ (8000f00 <_sbrk+0x64>)
 8000eec:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8000eee:	68fb      	ldr	r3, [r7, #12]
}
 8000ef0:	4618      	mov	r0, r3
 8000ef2:	3718      	adds	r7, #24
 8000ef4:	46bd      	mov	sp, r7
 8000ef6:	bd80      	pop	{r7, pc}
 8000ef8:	20008000 	.word	0x20008000
 8000efc:	00000400 	.word	0x00000400
 8000f00:	200001d4 	.word	0x200001d4
 8000f04:	20000328 	.word	0x20000328

08000f08 <SystemInit>:
  * @param  None
  * @retval None
  */

void SystemInit(void)
{
 8000f08:	b480      	push	{r7}
 8000f0a:	b083      	sub	sp, #12
 8000f0c:	af00      	add	r7, sp, #0
  uint32_t reg_opsr;

  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
   SCB->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
 8000f0e:	4b30      	ldr	r3, [pc, #192]	@ (8000fd0 <SystemInit+0xc8>)
 8000f10:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8000f14:	4a2e      	ldr	r2, [pc, #184]	@ (8000fd0 <SystemInit+0xc8>)
 8000f16:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8000f1a:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
  #endif

  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set HSION bit */
  RCC->CR = RCC_CR_HSION;
 8000f1e:	4b2d      	ldr	r3, [pc, #180]	@ (8000fd4 <SystemInit+0xcc>)
 8000f20:	2201      	movs	r2, #1
 8000f22:	601a      	str	r2, [r3, #0]

  /* Reset CFGR register */
  RCC->CFGR1 = 0U;
 8000f24:	4b2b      	ldr	r3, [pc, #172]	@ (8000fd4 <SystemInit+0xcc>)
 8000f26:	2200      	movs	r2, #0
 8000f28:	61da      	str	r2, [r3, #28]
  RCC->CFGR2 = 0U;
 8000f2a:	4b2a      	ldr	r3, [pc, #168]	@ (8000fd4 <SystemInit+0xcc>)
 8000f2c:	2200      	movs	r2, #0
 8000f2e:	621a      	str	r2, [r3, #32]
  /* Reset HSEON, HSECSSON, HSEBYP, HSEEXT, HSIDIV, HSIKERON, CSION, CSIKERON, HSI48 and PLLxON bits */
#if defined(RCC_CR_PLL3ON)
  RCC->CR &= ~(RCC_CR_HSEON | RCC_CR_HSECSSON | RCC_CR_HSEBYP | RCC_CR_HSEEXT | RCC_CR_HSIDIV | RCC_CR_HSIKERON | \
               RCC_CR_CSION | RCC_CR_CSIKERON |RCC_CR_HSI48ON | RCC_CR_PLL1ON | RCC_CR_PLL2ON | RCC_CR_PLL3ON);
#else
  RCC->CR &= ~(RCC_CR_HSEON | RCC_CR_HSECSSON | RCC_CR_HSEBYP | RCC_CR_HSEEXT | RCC_CR_HSIDIV | RCC_CR_HSIKERON | \
 8000f30:	4b28      	ldr	r3, [pc, #160]	@ (8000fd4 <SystemInit+0xcc>)
 8000f32:	681a      	ldr	r2, [r3, #0]
 8000f34:	4927      	ldr	r1, [pc, #156]	@ (8000fd4 <SystemInit+0xcc>)
 8000f36:	4b28      	ldr	r3, [pc, #160]	@ (8000fd8 <SystemInit+0xd0>)
 8000f38:	4013      	ands	r3, r2
 8000f3a:	600b      	str	r3, [r1, #0]
               RCC_CR_CSION | RCC_CR_CSIKERON |RCC_CR_HSI48ON | RCC_CR_PLL1ON | RCC_CR_PLL2ON);
#endif

  /* Reset PLLxCFGR register */
  RCC->PLL1CFGR = 0U;
 8000f3c:	4b25      	ldr	r3, [pc, #148]	@ (8000fd4 <SystemInit+0xcc>)
 8000f3e:	2200      	movs	r2, #0
 8000f40:	629a      	str	r2, [r3, #40]	@ 0x28
  RCC->PLL2CFGR = 0U;
 8000f42:	4b24      	ldr	r3, [pc, #144]	@ (8000fd4 <SystemInit+0xcc>)
 8000f44:	2200      	movs	r2, #0
 8000f46:	62da      	str	r2, [r3, #44]	@ 0x2c
#if defined(RCC_CR_PLL3ON)
  RCC->PLL3CFGR = 0U;
#endif /* RCC_CR_PLL3ON */

  /* Reset PLL1DIVR register */
  RCC->PLL1DIVR = 0x01010280U;
 8000f48:	4b22      	ldr	r3, [pc, #136]	@ (8000fd4 <SystemInit+0xcc>)
 8000f4a:	4a24      	ldr	r2, [pc, #144]	@ (8000fdc <SystemInit+0xd4>)
 8000f4c:	635a      	str	r2, [r3, #52]	@ 0x34
  /* Reset PLL1FRACR register */
  RCC->PLL1FRACR = 0x00000000U;
 8000f4e:	4b21      	ldr	r3, [pc, #132]	@ (8000fd4 <SystemInit+0xcc>)
 8000f50:	2200      	movs	r2, #0
 8000f52:	639a      	str	r2, [r3, #56]	@ 0x38
  /* Reset PLL2DIVR register */
  RCC->PLL2DIVR = 0x01010280U;
 8000f54:	4b1f      	ldr	r3, [pc, #124]	@ (8000fd4 <SystemInit+0xcc>)
 8000f56:	4a21      	ldr	r2, [pc, #132]	@ (8000fdc <SystemInit+0xd4>)
 8000f58:	63da      	str	r2, [r3, #60]	@ 0x3c
  /* Reset PLL2FRACR register */
  RCC->PLL2FRACR = 0x00000000U;
 8000f5a:	4b1e      	ldr	r3, [pc, #120]	@ (8000fd4 <SystemInit+0xcc>)
 8000f5c:	2200      	movs	r2, #0
 8000f5e:	641a      	str	r2, [r3, #64]	@ 0x40
  /* Reset PLL3FRACR register */
  RCC->PLL3FRACR = 0x00000000U;
#endif /* RCC_CR_PLL3ON */

  /* Reset HSEBYP bit */
  RCC->CR &= ~(RCC_CR_HSEBYP);
 8000f60:	4b1c      	ldr	r3, [pc, #112]	@ (8000fd4 <SystemInit+0xcc>)
 8000f62:	681b      	ldr	r3, [r3, #0]
 8000f64:	4a1b      	ldr	r2, [pc, #108]	@ (8000fd4 <SystemInit+0xcc>)
 8000f66:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8000f6a:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIER = 0U;
 8000f6c:	4b19      	ldr	r3, [pc, #100]	@ (8000fd4 <SystemInit+0xcc>)
 8000f6e:	2200      	movs	r2, #0
 8000f70:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Configure the Vector Table location add offset address ------------------*/
  #ifdef VECT_TAB_SRAM
    SCB->VTOR = SRAM1_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
  #else
    SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 8000f72:	4b17      	ldr	r3, [pc, #92]	@ (8000fd0 <SystemInit+0xc8>)
 8000f74:	f04f 6200 	mov.w	r2, #134217728	@ 0x8000000
 8000f78:	609a      	str	r2, [r3, #8]
  #endif /* VECT_TAB_SRAM */

  /* Check OPSR register to verify if there is an ongoing swap or option bytes update interrupted by a reset */
  reg_opsr = FLASH->OPSR & FLASH_OPSR_CODE_OP;
 8000f7a:	4b19      	ldr	r3, [pc, #100]	@ (8000fe0 <SystemInit+0xd8>)
 8000f7c:	699b      	ldr	r3, [r3, #24]
 8000f7e:	f003 4360 	and.w	r3, r3, #3758096384	@ 0xe0000000
 8000f82:	607b      	str	r3, [r7, #4]
  if ((reg_opsr == FLASH_OPSR_CODE_OP) || (reg_opsr == (FLASH_OPSR_CODE_OP_2 | FLASH_OPSR_CODE_OP_1)))
 8000f84:	687b      	ldr	r3, [r7, #4]
 8000f86:	f1b3 4f60 	cmp.w	r3, #3758096384	@ 0xe0000000
 8000f8a:	d003      	beq.n	8000f94 <SystemInit+0x8c>
 8000f8c:	687b      	ldr	r3, [r7, #4]
 8000f8e:	f1b3 4f40 	cmp.w	r3, #3221225472	@ 0xc0000000
 8000f92:	d117      	bne.n	8000fc4 <SystemInit+0xbc>
  {
    /* Check FLASH Option Control Register access */
    if ((FLASH->OPTCR & FLASH_OPTCR_OPTLOCK) != 0U)
 8000f94:	4b12      	ldr	r3, [pc, #72]	@ (8000fe0 <SystemInit+0xd8>)
 8000f96:	69db      	ldr	r3, [r3, #28]
 8000f98:	f003 0301 	and.w	r3, r3, #1
 8000f9c:	2b00      	cmp	r3, #0
 8000f9e:	d005      	beq.n	8000fac <SystemInit+0xa4>
    {
      /* Authorizes the Option Byte registers programming */
      FLASH->OPTKEYR = 0x08192A3BU;
 8000fa0:	4b0f      	ldr	r3, [pc, #60]	@ (8000fe0 <SystemInit+0xd8>)
 8000fa2:	4a10      	ldr	r2, [pc, #64]	@ (8000fe4 <SystemInit+0xdc>)
 8000fa4:	60da      	str	r2, [r3, #12]
      FLASH->OPTKEYR = 0x4C5D6E7FU;
 8000fa6:	4b0e      	ldr	r3, [pc, #56]	@ (8000fe0 <SystemInit+0xd8>)
 8000fa8:	4a0f      	ldr	r2, [pc, #60]	@ (8000fe8 <SystemInit+0xe0>)
 8000faa:	60da      	str	r2, [r3, #12]
    }
    /* Launch the option bytes change operation */
    FLASH->OPTCR |= FLASH_OPTCR_OPTSTART;
 8000fac:	4b0c      	ldr	r3, [pc, #48]	@ (8000fe0 <SystemInit+0xd8>)
 8000fae:	69db      	ldr	r3, [r3, #28]
 8000fb0:	4a0b      	ldr	r2, [pc, #44]	@ (8000fe0 <SystemInit+0xd8>)
 8000fb2:	f043 0302 	orr.w	r3, r3, #2
 8000fb6:	61d3      	str	r3, [r2, #28]

    /* Lock the FLASH Option Control Register access */
    FLASH->OPTCR |= FLASH_OPTCR_OPTLOCK;
 8000fb8:	4b09      	ldr	r3, [pc, #36]	@ (8000fe0 <SystemInit+0xd8>)
 8000fba:	69db      	ldr	r3, [r3, #28]
 8000fbc:	4a08      	ldr	r2, [pc, #32]	@ (8000fe0 <SystemInit+0xd8>)
 8000fbe:	f043 0301 	orr.w	r3, r3, #1
 8000fc2:	61d3      	str	r3, [r2, #28]
  }
}
 8000fc4:	bf00      	nop
 8000fc6:	370c      	adds	r7, #12
 8000fc8:	46bd      	mov	sp, r7
 8000fca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fce:	4770      	bx	lr
 8000fd0:	e000ed00 	.word	0xe000ed00
 8000fd4:	44020c00 	.word	0x44020c00
 8000fd8:	fae2eae3 	.word	0xfae2eae3
 8000fdc:	01010280 	.word	0x01010280
 8000fe0:	40022000 	.word	0x40022000
 8000fe4:	08192a3b 	.word	0x08192a3b
 8000fe8:	4c5d6e7f 	.word	0x4c5d6e7f

08000fec <MX_USART3_UART_Init>:
#include "uart.h"

extern UART_HandleTypeDef huart3;

void MX_USART3_UART_Init(void)
{
 8000fec:	b580      	push	{r7, lr}
 8000fee:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 8000ff0:	4b22      	ldr	r3, [pc, #136]	@ (800107c <MX_USART3_UART_Init+0x90>)
 8000ff2:	4a23      	ldr	r2, [pc, #140]	@ (8001080 <MX_USART3_UART_Init+0x94>)
 8000ff4:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 115200;
 8000ff6:	4b21      	ldr	r3, [pc, #132]	@ (800107c <MX_USART3_UART_Init+0x90>)
 8000ff8:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8000ffc:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 8000ffe:	4b1f      	ldr	r3, [pc, #124]	@ (800107c <MX_USART3_UART_Init+0x90>)
 8001000:	2200      	movs	r2, #0
 8001002:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 8001004:	4b1d      	ldr	r3, [pc, #116]	@ (800107c <MX_USART3_UART_Init+0x90>)
 8001006:	2200      	movs	r2, #0
 8001008:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 800100a:	4b1c      	ldr	r3, [pc, #112]	@ (800107c <MX_USART3_UART_Init+0x90>)
 800100c:	2200      	movs	r2, #0
 800100e:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 8001010:	4b1a      	ldr	r3, [pc, #104]	@ (800107c <MX_USART3_UART_Init+0x90>)
 8001012:	220c      	movs	r2, #12
 8001014:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001016:	4b19      	ldr	r3, [pc, #100]	@ (800107c <MX_USART3_UART_Init+0x90>)
 8001018:	2200      	movs	r2, #0
 800101a:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 800101c:	4b17      	ldr	r3, [pc, #92]	@ (800107c <MX_USART3_UART_Init+0x90>)
 800101e:	2200      	movs	r2, #0
 8001020:	61da      	str	r2, [r3, #28]
  huart3.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8001022:	4b16      	ldr	r3, [pc, #88]	@ (800107c <MX_USART3_UART_Init+0x90>)
 8001024:	2200      	movs	r2, #0
 8001026:	621a      	str	r2, [r3, #32]
  huart3.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8001028:	4b14      	ldr	r3, [pc, #80]	@ (800107c <MX_USART3_UART_Init+0x90>)
 800102a:	2200      	movs	r2, #0
 800102c:	625a      	str	r2, [r3, #36]	@ 0x24
  huart3.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 800102e:	4b13      	ldr	r3, [pc, #76]	@ (800107c <MX_USART3_UART_Init+0x90>)
 8001030:	2200      	movs	r2, #0
 8001032:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_UART_Init(&huart3) != HAL_OK)
 8001034:	4811      	ldr	r0, [pc, #68]	@ (800107c <MX_USART3_UART_Init+0x90>)
 8001036:	f004 fb7d 	bl	8005734 <HAL_UART_Init>
 800103a:	4603      	mov	r3, r0
 800103c:	2b00      	cmp	r3, #0
 800103e:	d001      	beq.n	8001044 <MX_USART3_UART_Init+0x58>
  {
	  //Error_Handler();
	  	while(1);
 8001040:	bf00      	nop
 8001042:	e7fd      	b.n	8001040 <MX_USART3_UART_Init+0x54>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart3, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8001044:	2100      	movs	r1, #0
 8001046:	480d      	ldr	r0, [pc, #52]	@ (800107c <MX_USART3_UART_Init+0x90>)
 8001048:	f005 fba1 	bl	800678e <HAL_UARTEx_SetTxFifoThreshold>
 800104c:	4603      	mov	r3, r0
 800104e:	2b00      	cmp	r3, #0
 8001050:	d001      	beq.n	8001056 <MX_USART3_UART_Init+0x6a>
  {
	  //Error_Handler();
	  	while(1);
 8001052:	bf00      	nop
 8001054:	e7fd      	b.n	8001052 <MX_USART3_UART_Init+0x66>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart3, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8001056:	2100      	movs	r1, #0
 8001058:	4808      	ldr	r0, [pc, #32]	@ (800107c <MX_USART3_UART_Init+0x90>)
 800105a:	f005 fbd6 	bl	800680a <HAL_UARTEx_SetRxFifoThreshold>
 800105e:	4603      	mov	r3, r0
 8001060:	2b00      	cmp	r3, #0
 8001062:	d001      	beq.n	8001068 <MX_USART3_UART_Init+0x7c>
  {
	  //Error_Handler();
	  	while(1);
 8001064:	bf00      	nop
 8001066:	e7fd      	b.n	8001064 <MX_USART3_UART_Init+0x78>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart3) != HAL_OK)
 8001068:	4804      	ldr	r0, [pc, #16]	@ (800107c <MX_USART3_UART_Init+0x90>)
 800106a:	f005 fb57 	bl	800671c <HAL_UARTEx_DisableFifoMode>
 800106e:	4603      	mov	r3, r0
 8001070:	2b00      	cmp	r3, #0
 8001072:	d001      	beq.n	8001078 <MX_USART3_UART_Init+0x8c>
  {
	  //Error_Handler();
	  	while(1);
 8001074:	bf00      	nop
 8001076:	e7fd      	b.n	8001074 <MX_USART3_UART_Init+0x88>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 8001078:	bf00      	nop
 800107a:	bd80      	pop	{r7, pc}
 800107c:	200000e8 	.word	0x200000e8
 8001080:	40004800 	.word	0x40004800

08001084 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* set stack pointer */
 8001084:	f8df d034 	ldr.w	sp, [pc, #52]	@ 80010bc <LoopForever+0x2>

/* Copy the data segment initializers from flash to SRAM */
  movs	r1, #0
 8001088:	2100      	movs	r1, #0
  b	LoopCopyDataInit
 800108a:	e003      	b.n	8001094 <LoopCopyDataInit>

0800108c <CopyDataInit>:

CopyDataInit:
	ldr	r3, =_sidata
 800108c:	4b0c      	ldr	r3, [pc, #48]	@ (80010c0 <LoopForever+0x6>)
	ldr	r3, [r3, r1]
 800108e:	585b      	ldr	r3, [r3, r1]
	str	r3, [r0, r1]
 8001090:	5043      	str	r3, [r0, r1]
	adds	r1, r1, #4
 8001092:	3104      	adds	r1, #4

08001094 <LoopCopyDataInit>:

LoopCopyDataInit:
	ldr	r0, =_sdata
 8001094:	480b      	ldr	r0, [pc, #44]	@ (80010c4 <LoopForever+0xa>)
	ldr	r3, =_edata
 8001096:	4b0c      	ldr	r3, [pc, #48]	@ (80010c8 <LoopForever+0xe>)
	adds	r2, r0, r1
 8001098:	1842      	adds	r2, r0, r1
	cmp	r2, r3
 800109a:	429a      	cmp	r2, r3
	bcc	CopyDataInit
 800109c:	d3f6      	bcc.n	800108c <CopyDataInit>
	ldr	r2, =_sbss
 800109e:	4a0b      	ldr	r2, [pc, #44]	@ (80010cc <LoopForever+0x12>)
	b	LoopFillZerobss
 80010a0:	e002      	b.n	80010a8 <LoopFillZerobss>

080010a2 <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
	movs	r3, #0
 80010a2:	2300      	movs	r3, #0
	str	r3, [r2], #4
 80010a4:	f842 3b04 	str.w	r3, [r2], #4

080010a8 <LoopFillZerobss>:

LoopFillZerobss:
	ldr	r3, = _ebss
 80010a8:	4b09      	ldr	r3, [pc, #36]	@ (80010d0 <LoopForever+0x16>)
	cmp	r2, r3
 80010aa:	429a      	cmp	r2, r3
	bcc	FillZerobss
 80010ac:	d3f9      	bcc.n	80010a2 <FillZerobss>

/* Call the clock system initialization function.*/
    bl  SystemInit
 80010ae:	f7ff ff2b 	bl	8000f08 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 80010b2:	f005 fe95 	bl	8006de0 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 80010b6:	f7ff fb91 	bl	80007dc <main>

080010ba <LoopForever>:

LoopForever:
    b LoopForever
 80010ba:	e7fe      	b.n	80010ba <LoopForever>
  ldr   sp, =_estack    /* set stack pointer */
 80010bc:	20008000 	.word	0x20008000
	ldr	r3, =_sidata
 80010c0:	08007a74 	.word	0x08007a74
	ldr	r0, =_sdata
 80010c4:	20000000 	.word	0x20000000
	ldr	r3, =_edata
 80010c8:	20000068 	.word	0x20000068
	ldr	r2, =_sbss
 80010cc:	20000068 	.word	0x20000068
	ldr	r3, = _ebss
 80010d0:	20000328 	.word	0x20000328

080010d4 <ADC1_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 80010d4:	e7fe      	b.n	80010d4 <ADC1_IRQHandler>
	...

080010d8 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80010d8:	b580      	push	{r7, lr}
 80010da:	af00      	add	r7, sp, #0
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80010dc:	2003      	movs	r0, #3
 80010de:	f000 f98a 	bl	80013f6 <HAL_NVIC_SetPriorityGrouping>

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR2 & RCC_CFGR2_HPRE) >> RCC_CFGR2_HPRE_Pos];
 80010e2:	f002 f8cb 	bl	800327c <HAL_RCC_GetSysClockFreq>
 80010e6:	4602      	mov	r2, r0
 80010e8:	4b0c      	ldr	r3, [pc, #48]	@ (800111c <HAL_Init+0x44>)
 80010ea:	6a1b      	ldr	r3, [r3, #32]
 80010ec:	f003 030f 	and.w	r3, r3, #15
 80010f0:	490b      	ldr	r1, [pc, #44]	@ (8001120 <HAL_Init+0x48>)
 80010f2:	5ccb      	ldrb	r3, [r1, r3]
 80010f4:	fa22 f303 	lsr.w	r3, r2, r3
 80010f8:	4a0a      	ldr	r2, [pc, #40]	@ (8001124 <HAL_Init+0x4c>)
 80010fa:	6013      	str	r3, [r2, #0]

  /* Select HCLK as SysTick clock source */
  HAL_SYSTICK_CLKSourceConfig(SYSTICK_CLKSOURCE_HCLK);
 80010fc:	2004      	movs	r0, #4
 80010fe:	f000 f9cf 	bl	80014a0 <HAL_SYSTICK_CLKSourceConfig>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8001102:	200f      	movs	r0, #15
 8001104:	f000 f810 	bl	8001128 <HAL_InitTick>
 8001108:	4603      	mov	r3, r0
 800110a:	2b00      	cmp	r3, #0
 800110c:	d001      	beq.n	8001112 <HAL_Init+0x3a>
  {
    return HAL_ERROR;
 800110e:	2301      	movs	r3, #1
 8001110:	e002      	b.n	8001118 <HAL_Init+0x40>
  }

  /* Init the low level hardware */
  HAL_MspInit();
 8001112:	f7ff fd1b 	bl	8000b4c <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001116:	2300      	movs	r3, #0
}
 8001118:	4618      	mov	r0, r3
 800111a:	bd80      	pop	{r7, pc}
 800111c:	44020c00 	.word	0x44020c00
 8001120:	080079e0 	.word	0x080079e0
 8001124:	20000000 	.word	0x20000000

08001128 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001128:	b580      	push	{r7, lr}
 800112a:	b084      	sub	sp, #16
 800112c:	af00      	add	r7, sp, #0
 800112e:	6078      	str	r0, [r7, #4]
  uint32_t ticknumber = 0U;
 8001130:	2300      	movs	r3, #0
 8001132:	60fb      	str	r3, [r7, #12]
  uint32_t systicksel;

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that don't take the value zero)*/
  if ((uint32_t)uwTickFreq == 0UL)
 8001134:	4b33      	ldr	r3, [pc, #204]	@ (8001204 <HAL_InitTick+0xdc>)
 8001136:	781b      	ldrb	r3, [r3, #0]
 8001138:	2b00      	cmp	r3, #0
 800113a:	d101      	bne.n	8001140 <HAL_InitTick+0x18>
  {
    return HAL_ERROR;
 800113c:	2301      	movs	r3, #1
 800113e:	e05c      	b.n	80011fa <HAL_InitTick+0xd2>
  }

  /* Check Clock source to calculate the tickNumber */
  if (READ_BIT(SysTick->CTRL, SysTick_CTRL_CLKSOURCE_Msk) == SysTick_CTRL_CLKSOURCE_Msk)
 8001140:	4b31      	ldr	r3, [pc, #196]	@ (8001208 <HAL_InitTick+0xe0>)
 8001142:	681b      	ldr	r3, [r3, #0]
 8001144:	f003 0304 	and.w	r3, r3, #4
 8001148:	2b04      	cmp	r3, #4
 800114a:	d10c      	bne.n	8001166 <HAL_InitTick+0x3e>
  {
    /* HCLK selected as SysTick clock source */
    ticknumber = SystemCoreClock / (1000UL / (uint32_t)uwTickFreq);
 800114c:	4b2f      	ldr	r3, [pc, #188]	@ (800120c <HAL_InitTick+0xe4>)
 800114e:	681a      	ldr	r2, [r3, #0]
 8001150:	4b2c      	ldr	r3, [pc, #176]	@ (8001204 <HAL_InitTick+0xdc>)
 8001152:	781b      	ldrb	r3, [r3, #0]
 8001154:	4619      	mov	r1, r3
 8001156:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 800115a:	fbb3 f3f1 	udiv	r3, r3, r1
 800115e:	fbb2 f3f3 	udiv	r3, r2, r3
 8001162:	60fb      	str	r3, [r7, #12]
 8001164:	e037      	b.n	80011d6 <HAL_InitTick+0xae>
  }
  else
  {
    systicksel = HAL_SYSTICK_GetCLKSourceConfig();
 8001166:	f000 f9f3 	bl	8001550 <HAL_SYSTICK_GetCLKSourceConfig>
 800116a:	60b8      	str	r0, [r7, #8]
    switch (systicksel)
 800116c:	68bb      	ldr	r3, [r7, #8]
 800116e:	2b02      	cmp	r3, #2
 8001170:	d023      	beq.n	80011ba <HAL_InitTick+0x92>
 8001172:	68bb      	ldr	r3, [r7, #8]
 8001174:	2b02      	cmp	r3, #2
 8001176:	d82d      	bhi.n	80011d4 <HAL_InitTick+0xac>
 8001178:	68bb      	ldr	r3, [r7, #8]
 800117a:	2b00      	cmp	r3, #0
 800117c:	d003      	beq.n	8001186 <HAL_InitTick+0x5e>
 800117e:	68bb      	ldr	r3, [r7, #8]
 8001180:	2b01      	cmp	r3, #1
 8001182:	d00d      	beq.n	80011a0 <HAL_InitTick+0x78>
        /* Calculate tick value */
        ticknumber = (LSE_VALUE / (1000UL / (uint32_t)uwTickFreq));
        break;
      default:
        /* Nothing to do */
        break;
 8001184:	e026      	b.n	80011d4 <HAL_InitTick+0xac>
        ticknumber = (SystemCoreClock / (8000UL / (uint32_t)uwTickFreq));
 8001186:	4b21      	ldr	r3, [pc, #132]	@ (800120c <HAL_InitTick+0xe4>)
 8001188:	681a      	ldr	r2, [r3, #0]
 800118a:	4b1e      	ldr	r3, [pc, #120]	@ (8001204 <HAL_InitTick+0xdc>)
 800118c:	781b      	ldrb	r3, [r3, #0]
 800118e:	4619      	mov	r1, r3
 8001190:	f44f 53fa 	mov.w	r3, #8000	@ 0x1f40
 8001194:	fbb3 f3f1 	udiv	r3, r3, r1
 8001198:	fbb2 f3f3 	udiv	r3, r2, r3
 800119c:	60fb      	str	r3, [r7, #12]
        break;
 800119e:	e01a      	b.n	80011d6 <HAL_InitTick+0xae>
        ticknumber = (LSI_VALUE / (1000UL / (uint32_t)uwTickFreq));
 80011a0:	4b18      	ldr	r3, [pc, #96]	@ (8001204 <HAL_InitTick+0xdc>)
 80011a2:	781b      	ldrb	r3, [r3, #0]
 80011a4:	461a      	mov	r2, r3
 80011a6:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80011aa:	fbb3 f3f2 	udiv	r3, r3, r2
 80011ae:	f44f 42fa 	mov.w	r2, #32000	@ 0x7d00
 80011b2:	fbb2 f3f3 	udiv	r3, r2, r3
 80011b6:	60fb      	str	r3, [r7, #12]
        break;
 80011b8:	e00d      	b.n	80011d6 <HAL_InitTick+0xae>
        ticknumber = (LSE_VALUE / (1000UL / (uint32_t)uwTickFreq));
 80011ba:	4b12      	ldr	r3, [pc, #72]	@ (8001204 <HAL_InitTick+0xdc>)
 80011bc:	781b      	ldrb	r3, [r3, #0]
 80011be:	461a      	mov	r2, r3
 80011c0:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80011c4:	fbb3 f3f2 	udiv	r3, r3, r2
 80011c8:	f44f 4200 	mov.w	r2, #32768	@ 0x8000
 80011cc:	fbb2 f3f3 	udiv	r3, r2, r3
 80011d0:	60fb      	str	r3, [r7, #12]
        break;
 80011d2:	e000      	b.n	80011d6 <HAL_InitTick+0xae>
        break;
 80011d4:	bf00      	nop
    }
  }

  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(ticknumber) > 0U)
 80011d6:	68f8      	ldr	r0, [r7, #12]
 80011d8:	f000 f940 	bl	800145c <HAL_SYSTICK_Config>
 80011dc:	4603      	mov	r3, r0
 80011de:	2b00      	cmp	r3, #0
 80011e0:	d001      	beq.n	80011e6 <HAL_InitTick+0xbe>
  {
    return HAL_ERROR;
 80011e2:	2301      	movs	r3, #1
 80011e4:	e009      	b.n	80011fa <HAL_InitTick+0xd2>
  }

  /* Configure the SysTick IRQ priority */
  HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80011e6:	2200      	movs	r2, #0
 80011e8:	6879      	ldr	r1, [r7, #4]
 80011ea:	f04f 30ff 	mov.w	r0, #4294967295
 80011ee:	f000 f90d 	bl	800140c <HAL_NVIC_SetPriority>
  uwTickPrio = TickPriority;
 80011f2:	4a07      	ldr	r2, [pc, #28]	@ (8001210 <HAL_InitTick+0xe8>)
 80011f4:	687b      	ldr	r3, [r7, #4]
 80011f6:	6013      	str	r3, [r2, #0]

  /* Return function status */
  return HAL_OK;
 80011f8:	2300      	movs	r3, #0
}
 80011fa:	4618      	mov	r0, r3
 80011fc:	3710      	adds	r7, #16
 80011fe:	46bd      	mov	sp, r7
 8001200:	bd80      	pop	{r7, pc}
 8001202:	bf00      	nop
 8001204:	20000008 	.word	0x20000008
 8001208:	e000e010 	.word	0xe000e010
 800120c:	20000000 	.word	0x20000000
 8001210:	20000004 	.word	0x20000004

08001214 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001214:	b480      	push	{r7}
 8001216:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8001218:	4b06      	ldr	r3, [pc, #24]	@ (8001234 <HAL_IncTick+0x20>)
 800121a:	781b      	ldrb	r3, [r3, #0]
 800121c:	461a      	mov	r2, r3
 800121e:	4b06      	ldr	r3, [pc, #24]	@ (8001238 <HAL_IncTick+0x24>)
 8001220:	681b      	ldr	r3, [r3, #0]
 8001222:	4413      	add	r3, r2
 8001224:	4a04      	ldr	r2, [pc, #16]	@ (8001238 <HAL_IncTick+0x24>)
 8001226:	6013      	str	r3, [r2, #0]
}
 8001228:	bf00      	nop
 800122a:	46bd      	mov	sp, r7
 800122c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001230:	4770      	bx	lr
 8001232:	bf00      	nop
 8001234:	20000008 	.word	0x20000008
 8001238:	200001d8 	.word	0x200001d8

0800123c <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 800123c:	b480      	push	{r7}
 800123e:	af00      	add	r7, sp, #0
  return uwTick;
 8001240:	4b03      	ldr	r3, [pc, #12]	@ (8001250 <HAL_GetTick+0x14>)
 8001242:	681b      	ldr	r3, [r3, #0]
}
 8001244:	4618      	mov	r0, r3
 8001246:	46bd      	mov	sp, r7
 8001248:	f85d 7b04 	ldr.w	r7, [sp], #4
 800124c:	4770      	bx	lr
 800124e:	bf00      	nop
 8001250:	200001d8 	.word	0x200001d8

08001254 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001254:	b580      	push	{r7, lr}
 8001256:	b084      	sub	sp, #16
 8001258:	af00      	add	r7, sp, #0
 800125a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 800125c:	f7ff ffee 	bl	800123c <HAL_GetTick>
 8001260:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8001262:	687b      	ldr	r3, [r7, #4]
 8001264:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001266:	68fb      	ldr	r3, [r7, #12]
 8001268:	f1b3 3fff 	cmp.w	r3, #4294967295
 800126c:	d005      	beq.n	800127a <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 800126e:	4b0a      	ldr	r3, [pc, #40]	@ (8001298 <HAL_Delay+0x44>)
 8001270:	781b      	ldrb	r3, [r3, #0]
 8001272:	461a      	mov	r2, r3
 8001274:	68fb      	ldr	r3, [r7, #12]
 8001276:	4413      	add	r3, r2
 8001278:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 800127a:	bf00      	nop
 800127c:	f7ff ffde 	bl	800123c <HAL_GetTick>
 8001280:	4602      	mov	r2, r0
 8001282:	68bb      	ldr	r3, [r7, #8]
 8001284:	1ad3      	subs	r3, r2, r3
 8001286:	68fa      	ldr	r2, [r7, #12]
 8001288:	429a      	cmp	r2, r3
 800128a:	d8f7      	bhi.n	800127c <HAL_Delay+0x28>
  {
  }
}
 800128c:	bf00      	nop
 800128e:	bf00      	nop
 8001290:	3710      	adds	r7, #16
 8001292:	46bd      	mov	sp, r7
 8001294:	bd80      	pop	{r7, pc}
 8001296:	bf00      	nop
 8001298:	20000008 	.word	0x20000008

0800129c <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800129c:	b480      	push	{r7}
 800129e:	b085      	sub	sp, #20
 80012a0:	af00      	add	r7, sp, #0
 80012a2:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80012a4:	687b      	ldr	r3, [r7, #4]
 80012a6:	f003 0307 	and.w	r3, r3, #7
 80012aa:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80012ac:	4b0c      	ldr	r3, [pc, #48]	@ (80012e0 <__NVIC_SetPriorityGrouping+0x44>)
 80012ae:	68db      	ldr	r3, [r3, #12]
 80012b0:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80012b2:	68ba      	ldr	r2, [r7, #8]
 80012b4:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 80012b8:	4013      	ands	r3, r2
 80012ba:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80012bc:	68fb      	ldr	r3, [r7, #12]
 80012be:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80012c0:	68bb      	ldr	r3, [r7, #8]
 80012c2:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80012c4:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 80012c8:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80012cc:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80012ce:	4a04      	ldr	r2, [pc, #16]	@ (80012e0 <__NVIC_SetPriorityGrouping+0x44>)
 80012d0:	68bb      	ldr	r3, [r7, #8]
 80012d2:	60d3      	str	r3, [r2, #12]
}
 80012d4:	bf00      	nop
 80012d6:	3714      	adds	r7, #20
 80012d8:	46bd      	mov	sp, r7
 80012da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012de:	4770      	bx	lr
 80012e0:	e000ed00 	.word	0xe000ed00

080012e4 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80012e4:	b480      	push	{r7}
 80012e6:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80012e8:	4b04      	ldr	r3, [pc, #16]	@ (80012fc <__NVIC_GetPriorityGrouping+0x18>)
 80012ea:	68db      	ldr	r3, [r3, #12]
 80012ec:	0a1b      	lsrs	r3, r3, #8
 80012ee:	f003 0307 	and.w	r3, r3, #7
}
 80012f2:	4618      	mov	r0, r3
 80012f4:	46bd      	mov	sp, r7
 80012f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012fa:	4770      	bx	lr
 80012fc:	e000ed00 	.word	0xe000ed00

08001300 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001300:	b480      	push	{r7}
 8001302:	b083      	sub	sp, #12
 8001304:	af00      	add	r7, sp, #0
 8001306:	4603      	mov	r3, r0
 8001308:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 800130a:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800130e:	2b00      	cmp	r3, #0
 8001310:	db0b      	blt.n	800132a <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001312:	88fb      	ldrh	r3, [r7, #6]
 8001314:	f003 021f 	and.w	r2, r3, #31
 8001318:	4907      	ldr	r1, [pc, #28]	@ (8001338 <__NVIC_EnableIRQ+0x38>)
 800131a:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800131e:	095b      	lsrs	r3, r3, #5
 8001320:	2001      	movs	r0, #1
 8001322:	fa00 f202 	lsl.w	r2, r0, r2
 8001326:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 800132a:	bf00      	nop
 800132c:	370c      	adds	r7, #12
 800132e:	46bd      	mov	sp, r7
 8001330:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001334:	4770      	bx	lr
 8001336:	bf00      	nop
 8001338:	e000e100 	.word	0xe000e100

0800133c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 800133c:	b480      	push	{r7}
 800133e:	b083      	sub	sp, #12
 8001340:	af00      	add	r7, sp, #0
 8001342:	4603      	mov	r3, r0
 8001344:	6039      	str	r1, [r7, #0]
 8001346:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 8001348:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800134c:	2b00      	cmp	r3, #0
 800134e:	db0a      	blt.n	8001366 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IPR[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001350:	683b      	ldr	r3, [r7, #0]
 8001352:	b2da      	uxtb	r2, r3
 8001354:	490c      	ldr	r1, [pc, #48]	@ (8001388 <__NVIC_SetPriority+0x4c>)
 8001356:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800135a:	0112      	lsls	r2, r2, #4
 800135c:	b2d2      	uxtb	r2, r2
 800135e:	440b      	add	r3, r1
 8001360:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001364:	e00a      	b.n	800137c <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001366:	683b      	ldr	r3, [r7, #0]
 8001368:	b2da      	uxtb	r2, r3
 800136a:	4908      	ldr	r1, [pc, #32]	@ (800138c <__NVIC_SetPriority+0x50>)
 800136c:	88fb      	ldrh	r3, [r7, #6]
 800136e:	f003 030f 	and.w	r3, r3, #15
 8001372:	3b04      	subs	r3, #4
 8001374:	0112      	lsls	r2, r2, #4
 8001376:	b2d2      	uxtb	r2, r2
 8001378:	440b      	add	r3, r1
 800137a:	761a      	strb	r2, [r3, #24]
}
 800137c:	bf00      	nop
 800137e:	370c      	adds	r7, #12
 8001380:	46bd      	mov	sp, r7
 8001382:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001386:	4770      	bx	lr
 8001388:	e000e100 	.word	0xe000e100
 800138c:	e000ed00 	.word	0xe000ed00

08001390 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001390:	b480      	push	{r7}
 8001392:	b089      	sub	sp, #36	@ 0x24
 8001394:	af00      	add	r7, sp, #0
 8001396:	60f8      	str	r0, [r7, #12]
 8001398:	60b9      	str	r1, [r7, #8]
 800139a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 800139c:	68fb      	ldr	r3, [r7, #12]
 800139e:	f003 0307 	and.w	r3, r3, #7
 80013a2:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80013a4:	69fb      	ldr	r3, [r7, #28]
 80013a6:	f1c3 0307 	rsb	r3, r3, #7
 80013aa:	2b04      	cmp	r3, #4
 80013ac:	bf28      	it	cs
 80013ae:	2304      	movcs	r3, #4
 80013b0:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80013b2:	69fb      	ldr	r3, [r7, #28]
 80013b4:	3304      	adds	r3, #4
 80013b6:	2b06      	cmp	r3, #6
 80013b8:	d902      	bls.n	80013c0 <NVIC_EncodePriority+0x30>
 80013ba:	69fb      	ldr	r3, [r7, #28]
 80013bc:	3b03      	subs	r3, #3
 80013be:	e000      	b.n	80013c2 <NVIC_EncodePriority+0x32>
 80013c0:	2300      	movs	r3, #0
 80013c2:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80013c4:	f04f 32ff 	mov.w	r2, #4294967295
 80013c8:	69bb      	ldr	r3, [r7, #24]
 80013ca:	fa02 f303 	lsl.w	r3, r2, r3
 80013ce:	43da      	mvns	r2, r3
 80013d0:	68bb      	ldr	r3, [r7, #8]
 80013d2:	401a      	ands	r2, r3
 80013d4:	697b      	ldr	r3, [r7, #20]
 80013d6:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80013d8:	f04f 31ff 	mov.w	r1, #4294967295
 80013dc:	697b      	ldr	r3, [r7, #20]
 80013de:	fa01 f303 	lsl.w	r3, r1, r3
 80013e2:	43d9      	mvns	r1, r3
 80013e4:	687b      	ldr	r3, [r7, #4]
 80013e6:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80013e8:	4313      	orrs	r3, r2
         );
}
 80013ea:	4618      	mov	r0, r3
 80013ec:	3724      	adds	r7, #36	@ 0x24
 80013ee:	46bd      	mov	sp, r7
 80013f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013f4:	4770      	bx	lr

080013f6 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PRIORITYGROUP_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80013f6:	b580      	push	{r7, lr}
 80013f8:	b082      	sub	sp, #8
 80013fa:	af00      	add	r7, sp, #0
 80013fc:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80013fe:	6878      	ldr	r0, [r7, #4]
 8001400:	f7ff ff4c 	bl	800129c <__NVIC_SetPriorityGrouping>
}
 8001404:	bf00      	nop
 8001406:	3708      	adds	r7, #8
 8001408:	46bd      	mov	sp, r7
 800140a:	bd80      	pop	{r7, pc}

0800140c <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800140c:	b580      	push	{r7, lr}
 800140e:	b086      	sub	sp, #24
 8001410:	af00      	add	r7, sp, #0
 8001412:	4603      	mov	r3, r0
 8001414:	60b9      	str	r1, [r7, #8]
 8001416:	607a      	str	r2, [r7, #4]
 8001418:	81fb      	strh	r3, [r7, #14]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 800141a:	f7ff ff63 	bl	80012e4 <__NVIC_GetPriorityGrouping>
 800141e:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001420:	687a      	ldr	r2, [r7, #4]
 8001422:	68b9      	ldr	r1, [r7, #8]
 8001424:	6978      	ldr	r0, [r7, #20]
 8001426:	f7ff ffb3 	bl	8001390 <NVIC_EncodePriority>
 800142a:	4602      	mov	r2, r0
 800142c:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8001430:	4611      	mov	r1, r2
 8001432:	4618      	mov	r0, r3
 8001434:	f7ff ff82 	bl	800133c <__NVIC_SetPriority>
}
 8001438:	bf00      	nop
 800143a:	3718      	adds	r7, #24
 800143c:	46bd      	mov	sp, r7
 800143e:	bd80      	pop	{r7, pc}

08001440 <HAL_NVIC_EnableIRQ>:
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate
  *          CMSIS device file (stm32h5xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001440:	b580      	push	{r7, lr}
 8001442:	b082      	sub	sp, #8
 8001444:	af00      	add	r7, sp, #0
 8001446:	4603      	mov	r3, r0
 8001448:	80fb      	strh	r3, [r7, #6]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 800144a:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800144e:	4618      	mov	r0, r3
 8001450:	f7ff ff56 	bl	8001300 <__NVIC_EnableIRQ>
}
 8001454:	bf00      	nop
 8001456:	3708      	adds	r7, #8
 8001458:	46bd      	mov	sp, r7
 800145a:	bd80      	pop	{r7, pc}

0800145c <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800145c:	b480      	push	{r7}
 800145e:	b083      	sub	sp, #12
 8001460:	af00      	add	r7, sp, #0
 8001462:	6078      	str	r0, [r7, #4]
  if ((TicksNumb - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001464:	687b      	ldr	r3, [r7, #4]
 8001466:	3b01      	subs	r3, #1
 8001468:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800146c:	d301      	bcc.n	8001472 <HAL_SYSTICK_Config+0x16>
  {
    /* Reload value impossible */
    return (1UL);
 800146e:	2301      	movs	r3, #1
 8001470:	e00d      	b.n	800148e <HAL_SYSTICK_Config+0x32>
  }

  /* Set reload register */
  WRITE_REG(SysTick->LOAD, (uint32_t)(TicksNumb - 1UL));
 8001472:	4a0a      	ldr	r2, [pc, #40]	@ (800149c <HAL_SYSTICK_Config+0x40>)
 8001474:	687b      	ldr	r3, [r7, #4]
 8001476:	3b01      	subs	r3, #1
 8001478:	6053      	str	r3, [r2, #4]

  /* Load the SysTick Counter Value */
  WRITE_REG(SysTick->VAL, 0UL);
 800147a:	4b08      	ldr	r3, [pc, #32]	@ (800149c <HAL_SYSTICK_Config+0x40>)
 800147c:	2200      	movs	r2, #0
 800147e:	609a      	str	r2, [r3, #8]

  /* Enable SysTick IRQ and SysTick Timer */
  SET_BIT(SysTick->CTRL, (SysTick_CTRL_TICKINT_Msk | SysTick_CTRL_ENABLE_Msk));
 8001480:	4b06      	ldr	r3, [pc, #24]	@ (800149c <HAL_SYSTICK_Config+0x40>)
 8001482:	681b      	ldr	r3, [r3, #0]
 8001484:	4a05      	ldr	r2, [pc, #20]	@ (800149c <HAL_SYSTICK_Config+0x40>)
 8001486:	f043 0303 	orr.w	r3, r3, #3
 800148a:	6013      	str	r3, [r2, #0]

  /* Function successful */
  return (0UL);
 800148c:	2300      	movs	r3, #0
}
 800148e:	4618      	mov	r0, r3
 8001490:	370c      	adds	r7, #12
 8001492:	46bd      	mov	sp, r7
 8001494:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001498:	4770      	bx	lr
 800149a:	bf00      	nop
 800149c:	e000e010 	.word	0xe000e010

080014a0 <HAL_SYSTICK_CLKSourceConfig>:
  *             @arg SYSTICK_CLKSOURCE_HCLK: AHB clock selected as SysTick clock source.
  *             @arg SYSTICK_CLKSOURCE_HCLK_DIV8: AHB clock divided by 8 selected as SysTick clock source.
  * @retval None
  */
void HAL_SYSTICK_CLKSourceConfig(uint32_t CLKSource)
{
 80014a0:	b480      	push	{r7}
 80014a2:	b083      	sub	sp, #12
 80014a4:	af00      	add	r7, sp, #0
 80014a6:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_SYSTICK_CLK_SOURCE(CLKSource));
  switch (CLKSource)
 80014a8:	687b      	ldr	r3, [r7, #4]
 80014aa:	2b04      	cmp	r3, #4
 80014ac:	d844      	bhi.n	8001538 <HAL_SYSTICK_CLKSourceConfig+0x98>
 80014ae:	a201      	add	r2, pc, #4	@ (adr r2, 80014b4 <HAL_SYSTICK_CLKSourceConfig+0x14>)
 80014b0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80014b4:	080014d7 	.word	0x080014d7
 80014b8:	080014f5 	.word	0x080014f5
 80014bc:	08001517 	.word	0x08001517
 80014c0:	08001539 	.word	0x08001539
 80014c4:	080014c9 	.word	0x080014c9
  {
    /* Select HCLK as Systick clock source */
    case SYSTICK_CLKSOURCE_HCLK:
      SET_BIT(SysTick->CTRL, SYSTICK_CLKSOURCE_HCLK);
 80014c8:	4b1f      	ldr	r3, [pc, #124]	@ (8001548 <HAL_SYSTICK_CLKSourceConfig+0xa8>)
 80014ca:	681b      	ldr	r3, [r3, #0]
 80014cc:	4a1e      	ldr	r2, [pc, #120]	@ (8001548 <HAL_SYSTICK_CLKSourceConfig+0xa8>)
 80014ce:	f043 0304 	orr.w	r3, r3, #4
 80014d2:	6013      	str	r3, [r2, #0]
      break;
 80014d4:	e031      	b.n	800153a <HAL_SYSTICK_CLKSourceConfig+0x9a>
    /* Select HCLK_DIV8 as Systick clock source */
    case SYSTICK_CLKSOURCE_HCLK_DIV8:
      CLEAR_BIT(SysTick->CTRL, SYSTICK_CLKSOURCE_HCLK);
 80014d6:	4b1c      	ldr	r3, [pc, #112]	@ (8001548 <HAL_SYSTICK_CLKSourceConfig+0xa8>)
 80014d8:	681b      	ldr	r3, [r3, #0]
 80014da:	4a1b      	ldr	r2, [pc, #108]	@ (8001548 <HAL_SYSTICK_CLKSourceConfig+0xa8>)
 80014dc:	f023 0304 	bic.w	r3, r3, #4
 80014e0:	6013      	str	r3, [r2, #0]
      MODIFY_REG(RCC->CCIPR4, RCC_CCIPR4_SYSTICKSEL, (0x00000000U));
 80014e2:	4b1a      	ldr	r3, [pc, #104]	@ (800154c <HAL_SYSTICK_CLKSourceConfig+0xac>)
 80014e4:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 80014e8:	4a18      	ldr	r2, [pc, #96]	@ (800154c <HAL_SYSTICK_CLKSourceConfig+0xac>)
 80014ea:	f023 030c 	bic.w	r3, r3, #12
 80014ee:	f8c2 30e4 	str.w	r3, [r2, #228]	@ 0xe4
      break;
 80014f2:	e022      	b.n	800153a <HAL_SYSTICK_CLKSourceConfig+0x9a>
    /* Select LSI as Systick clock source */
    case SYSTICK_CLKSOURCE_LSI:
      CLEAR_BIT(SysTick->CTRL, SYSTICK_CLKSOURCE_HCLK);
 80014f4:	4b14      	ldr	r3, [pc, #80]	@ (8001548 <HAL_SYSTICK_CLKSourceConfig+0xa8>)
 80014f6:	681b      	ldr	r3, [r3, #0]
 80014f8:	4a13      	ldr	r2, [pc, #76]	@ (8001548 <HAL_SYSTICK_CLKSourceConfig+0xa8>)
 80014fa:	f023 0304 	bic.w	r3, r3, #4
 80014fe:	6013      	str	r3, [r2, #0]
      MODIFY_REG(RCC->CCIPR4, RCC_CCIPR4_SYSTICKSEL, RCC_CCIPR4_SYSTICKSEL_0);
 8001500:	4b12      	ldr	r3, [pc, #72]	@ (800154c <HAL_SYSTICK_CLKSourceConfig+0xac>)
 8001502:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 8001506:	f023 030c 	bic.w	r3, r3, #12
 800150a:	4a10      	ldr	r2, [pc, #64]	@ (800154c <HAL_SYSTICK_CLKSourceConfig+0xac>)
 800150c:	f043 0304 	orr.w	r3, r3, #4
 8001510:	f8c2 30e4 	str.w	r3, [r2, #228]	@ 0xe4
      break;
 8001514:	e011      	b.n	800153a <HAL_SYSTICK_CLKSourceConfig+0x9a>
    /* Select LSE as Systick clock source */
    case SYSTICK_CLKSOURCE_LSE:
      CLEAR_BIT(SysTick->CTRL, SYSTICK_CLKSOURCE_HCLK);
 8001516:	4b0c      	ldr	r3, [pc, #48]	@ (8001548 <HAL_SYSTICK_CLKSourceConfig+0xa8>)
 8001518:	681b      	ldr	r3, [r3, #0]
 800151a:	4a0b      	ldr	r2, [pc, #44]	@ (8001548 <HAL_SYSTICK_CLKSourceConfig+0xa8>)
 800151c:	f023 0304 	bic.w	r3, r3, #4
 8001520:	6013      	str	r3, [r2, #0]
      MODIFY_REG(RCC->CCIPR4, RCC_CCIPR4_SYSTICKSEL, RCC_CCIPR4_SYSTICKSEL_1);
 8001522:	4b0a      	ldr	r3, [pc, #40]	@ (800154c <HAL_SYSTICK_CLKSourceConfig+0xac>)
 8001524:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 8001528:	f023 030c 	bic.w	r3, r3, #12
 800152c:	4a07      	ldr	r2, [pc, #28]	@ (800154c <HAL_SYSTICK_CLKSourceConfig+0xac>)
 800152e:	f043 0308 	orr.w	r3, r3, #8
 8001532:	f8c2 30e4 	str.w	r3, [r2, #228]	@ 0xe4
      break;
 8001536:	e000      	b.n	800153a <HAL_SYSTICK_CLKSourceConfig+0x9a>
    default:
      /* Nothing to do */
      break;
 8001538:	bf00      	nop
  }
}
 800153a:	bf00      	nop
 800153c:	370c      	adds	r7, #12
 800153e:	46bd      	mov	sp, r7
 8001540:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001544:	4770      	bx	lr
 8001546:	bf00      	nop
 8001548:	e000e010 	.word	0xe000e010
 800154c:	44020c00 	.word	0x44020c00

08001550 <HAL_SYSTICK_GetCLKSourceConfig>:
  *             @arg SYSTICK_CLKSOURCE_LSE: LSE clock selected as SysTick clock source.
  *             @arg SYSTICK_CLKSOURCE_HCLK: AHB clock selected as SysTick clock source.
  *             @arg SYSTICK_CLKSOURCE_HCLK_DIV8: AHB clock divided by 8 selected as SysTick clock source.
  */
uint32_t HAL_SYSTICK_GetCLKSourceConfig(void)
{
 8001550:	b480      	push	{r7}
 8001552:	b083      	sub	sp, #12
 8001554:	af00      	add	r7, sp, #0
  uint32_t systick_source;
  uint32_t systick_rcc_source;

  /* Read SysTick->CTRL register for internal or external clock source */
  if (READ_BIT(SysTick->CTRL, SysTick_CTRL_CLKSOURCE_Msk) != 0U)
 8001556:	4b17      	ldr	r3, [pc, #92]	@ (80015b4 <HAL_SYSTICK_GetCLKSourceConfig+0x64>)
 8001558:	681b      	ldr	r3, [r3, #0]
 800155a:	f003 0304 	and.w	r3, r3, #4
 800155e:	2b00      	cmp	r3, #0
 8001560:	d002      	beq.n	8001568 <HAL_SYSTICK_GetCLKSourceConfig+0x18>
  {
    /* Internal clock source */
    systick_source = SYSTICK_CLKSOURCE_HCLK;
 8001562:	2304      	movs	r3, #4
 8001564:	607b      	str	r3, [r7, #4]
 8001566:	e01e      	b.n	80015a6 <HAL_SYSTICK_GetCLKSourceConfig+0x56>
  }
  else
  {
    /* External clock source, check the selected one in RCC */
    systick_rcc_source = READ_BIT(RCC->CCIPR4, RCC_CCIPR4_SYSTICKSEL);
 8001568:	4b13      	ldr	r3, [pc, #76]	@ (80015b8 <HAL_SYSTICK_GetCLKSourceConfig+0x68>)
 800156a:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 800156e:	f003 030c 	and.w	r3, r3, #12
 8001572:	603b      	str	r3, [r7, #0]

    switch (systick_rcc_source)
 8001574:	683b      	ldr	r3, [r7, #0]
 8001576:	2b08      	cmp	r3, #8
 8001578:	d00f      	beq.n	800159a <HAL_SYSTICK_GetCLKSourceConfig+0x4a>
 800157a:	683b      	ldr	r3, [r7, #0]
 800157c:	2b08      	cmp	r3, #8
 800157e:	d80f      	bhi.n	80015a0 <HAL_SYSTICK_GetCLKSourceConfig+0x50>
 8001580:	683b      	ldr	r3, [r7, #0]
 8001582:	2b00      	cmp	r3, #0
 8001584:	d003      	beq.n	800158e <HAL_SYSTICK_GetCLKSourceConfig+0x3e>
 8001586:	683b      	ldr	r3, [r7, #0]
 8001588:	2b04      	cmp	r3, #4
 800158a:	d003      	beq.n	8001594 <HAL_SYSTICK_GetCLKSourceConfig+0x44>
 800158c:	e008      	b.n	80015a0 <HAL_SYSTICK_GetCLKSourceConfig+0x50>
    {
      case (0x00000000U):
        systick_source = SYSTICK_CLKSOURCE_HCLK_DIV8;
 800158e:	2300      	movs	r3, #0
 8001590:	607b      	str	r3, [r7, #4]
        break;
 8001592:	e008      	b.n	80015a6 <HAL_SYSTICK_GetCLKSourceConfig+0x56>

      case (RCC_CCIPR4_SYSTICKSEL_0):
        systick_source = SYSTICK_CLKSOURCE_LSI;
 8001594:	2301      	movs	r3, #1
 8001596:	607b      	str	r3, [r7, #4]
        break;
 8001598:	e005      	b.n	80015a6 <HAL_SYSTICK_GetCLKSourceConfig+0x56>

      case (RCC_CCIPR4_SYSTICKSEL_1):
        systick_source = SYSTICK_CLKSOURCE_LSE;
 800159a:	2302      	movs	r3, #2
 800159c:	607b      	str	r3, [r7, #4]
        break;
 800159e:	e002      	b.n	80015a6 <HAL_SYSTICK_GetCLKSourceConfig+0x56>

      default:
        systick_source = SYSTICK_CLKSOURCE_HCLK_DIV8;
 80015a0:	2300      	movs	r3, #0
 80015a2:	607b      	str	r3, [r7, #4]
        break;
 80015a4:	bf00      	nop
    }
  }
  return systick_source;
 80015a6:	687b      	ldr	r3, [r7, #4]
}
 80015a8:	4618      	mov	r0, r3
 80015aa:	370c      	adds	r7, #12
 80015ac:	46bd      	mov	sp, r7
 80015ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015b2:	4770      	bx	lr
 80015b4:	e000e010 	.word	0xe000e010
 80015b8:	44020c00 	.word	0x44020c00

080015bc <HAL_DMA_Abort>:
  *         is suspended while a data transfer is on-going, the current data will be transferred and the channel will be
  *         effectively suspended only after the transfer of any on-going data is finished.
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *const hdma)
{
 80015bc:	b580      	push	{r7, lr}
 80015be:	b084      	sub	sp, #16
 80015c0:	af00      	add	r7, sp, #0
 80015c2:	6078      	str	r0, [r7, #4]
  /* Get tick number */
  uint32_t tickstart =  HAL_GetTick();
 80015c4:	f7ff fe3a 	bl	800123c <HAL_GetTick>
 80015c8:	60f8      	str	r0, [r7, #12]

  /* Check the DMA peripheral handle parameter */
  if (hdma == NULL)
 80015ca:	687b      	ldr	r3, [r7, #4]
 80015cc:	2b00      	cmp	r3, #0
 80015ce:	d101      	bne.n	80015d4 <HAL_DMA_Abort+0x18>
  {
    return HAL_ERROR;
 80015d0:	2301      	movs	r3, #1
 80015d2:	e06b      	b.n	80016ac <HAL_DMA_Abort+0xf0>
  }

  /* Check DMA channel state */
  if (hdma->State != HAL_DMA_STATE_BUSY)
 80015d4:	687b      	ldr	r3, [r7, #4]
 80015d6:	f893 3054 	ldrb.w	r3, [r3, #84]	@ 0x54
 80015da:	b2db      	uxtb	r3, r3
 80015dc:	2b02      	cmp	r3, #2
 80015de:	d008      	beq.n	80015f2 <HAL_DMA_Abort+0x36>
  {
    /* Update the DMA channel error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80015e0:	687b      	ldr	r3, [r7, #4]
 80015e2:	2220      	movs	r2, #32
 80015e4:	659a      	str	r2, [r3, #88]	@ 0x58

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80015e6:	687b      	ldr	r3, [r7, #4]
 80015e8:	2200      	movs	r2, #0
 80015ea:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c

    return HAL_ERROR;
 80015ee:	2301      	movs	r3, #1
 80015f0:	e05c      	b.n	80016ac <HAL_DMA_Abort+0xf0>
  }
  else
  {
    /* Suspend the channel */
    hdma->Instance->CCR |= DMA_CCR_SUSP;
 80015f2:	687b      	ldr	r3, [r7, #4]
 80015f4:	681b      	ldr	r3, [r3, #0]
 80015f6:	695a      	ldr	r2, [r3, #20]
 80015f8:	687b      	ldr	r3, [r7, #4]
 80015fa:	681b      	ldr	r3, [r3, #0]
 80015fc:	f042 0204 	orr.w	r2, r2, #4
 8001600:	615a      	str	r2, [r3, #20]

    /* Update the DMA channel state */
    hdma->State = HAL_DMA_STATE_SUSPEND;
 8001602:	687b      	ldr	r3, [r7, #4]
 8001604:	2205      	movs	r2, #5
 8001606:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54

    /* Check if the DMA Channel is suspended */
    while ((hdma->Instance->CSR & DMA_CSR_SUSPF) == 0U)
 800160a:	e020      	b.n	800164e <HAL_DMA_Abort+0x92>
    {
      /* Check for the Timeout */
      if ((HAL_GetTick() - tickstart) > HAL_TIMEOUT_DMA_ABORT)
 800160c:	f7ff fe16 	bl	800123c <HAL_GetTick>
 8001610:	4602      	mov	r2, r0
 8001612:	68fb      	ldr	r3, [r7, #12]
 8001614:	1ad3      	subs	r3, r2, r3
 8001616:	2b05      	cmp	r3, #5
 8001618:	d919      	bls.n	800164e <HAL_DMA_Abort+0x92>
      {
        /* Update the DMA channel error code */
        hdma->ErrorCode |= HAL_DMA_ERROR_TIMEOUT;
 800161a:	687b      	ldr	r3, [r7, #4]
 800161c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800161e:	f043 0210 	orr.w	r2, r3, #16
 8001622:	687b      	ldr	r3, [r7, #4]
 8001624:	659a      	str	r2, [r3, #88]	@ 0x58

        /* Update the DMA channel state */
        hdma->State = HAL_DMA_STATE_ERROR;
 8001626:	687b      	ldr	r3, [r7, #4]
 8001628:	2203      	movs	r2, #3
 800162a:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54

        /* Check DMA channel transfer mode */
        if ((hdma->Mode & DMA_LINKEDLIST) == DMA_LINKEDLIST)
 800162e:	687b      	ldr	r3, [r7, #4]
 8001630:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8001632:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8001636:	2b00      	cmp	r3, #0
 8001638:	d003      	beq.n	8001642 <HAL_DMA_Abort+0x86>
        {
          /* Update the linked-list queue state */
          hdma->LinkedListQueue->State = HAL_DMA_QUEUE_STATE_READY;
 800163a:	687b      	ldr	r3, [r7, #4]
 800163c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800163e:	2201      	movs	r2, #1
 8001640:	731a      	strb	r2, [r3, #12]
        }

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8001642:	687b      	ldr	r3, [r7, #4]
 8001644:	2200      	movs	r2, #0
 8001646:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c

        return HAL_ERROR;
 800164a:	2301      	movs	r3, #1
 800164c:	e02e      	b.n	80016ac <HAL_DMA_Abort+0xf0>
    while ((hdma->Instance->CSR & DMA_CSR_SUSPF) == 0U)
 800164e:	687b      	ldr	r3, [r7, #4]
 8001650:	681b      	ldr	r3, [r3, #0]
 8001652:	691b      	ldr	r3, [r3, #16]
 8001654:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8001658:	2b00      	cmp	r3, #0
 800165a:	d0d7      	beq.n	800160c <HAL_DMA_Abort+0x50>
      }
    }

    /* Reset the channel */
    hdma->Instance->CCR |= DMA_CCR_RESET;
 800165c:	687b      	ldr	r3, [r7, #4]
 800165e:	681b      	ldr	r3, [r3, #0]
 8001660:	695a      	ldr	r2, [r3, #20]
 8001662:	687b      	ldr	r3, [r7, #4]
 8001664:	681b      	ldr	r3, [r3, #0]
 8001666:	f042 0202 	orr.w	r2, r2, #2
 800166a:	615a      	str	r2, [r3, #20]

    /* Update the DMA channel state */
    hdma->State = HAL_DMA_STATE_ABORT;
 800166c:	687b      	ldr	r3, [r7, #4]
 800166e:	2204      	movs	r2, #4
 8001670:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54

    /* Clear all status flags */
    __HAL_DMA_CLEAR_FLAG(hdma, (DMA_FLAG_TC | DMA_FLAG_HT | DMA_FLAG_DTE | DMA_FLAG_ULE | DMA_FLAG_USE | DMA_FLAG_SUSP |
 8001674:	687b      	ldr	r3, [r7, #4]
 8001676:	681b      	ldr	r3, [r3, #0]
 8001678:	f44f 42fe 	mov.w	r2, #32512	@ 0x7f00
 800167c:	60da      	str	r2, [r3, #12]
                                DMA_FLAG_TO));

    /* Update the DMA channel state */
    hdma->State = HAL_DMA_STATE_READY;
 800167e:	687b      	ldr	r3, [r7, #4]
 8001680:	2201      	movs	r2, #1
 8001682:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54

    /* Check DMA channel transfer mode */
    if ((hdma->Mode & DMA_LINKEDLIST) == DMA_LINKEDLIST)
 8001686:	687b      	ldr	r3, [r7, #4]
 8001688:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800168a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800168e:	2b00      	cmp	r3, #0
 8001690:	d007      	beq.n	80016a2 <HAL_DMA_Abort+0xe6>
    {
      /* Update the linked-list queue state */
      hdma->LinkedListQueue->State = HAL_DMA_QUEUE_STATE_READY;
 8001692:	687b      	ldr	r3, [r7, #4]
 8001694:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8001696:	2201      	movs	r2, #1
 8001698:	731a      	strb	r2, [r3, #12]

      /* Clear remaining data size to ensure loading linked-list from memory next start */
      hdma->Instance->CBR1 = 0U;
 800169a:	687b      	ldr	r3, [r7, #4]
 800169c:	681b      	ldr	r3, [r3, #0]
 800169e:	2200      	movs	r2, #0
 80016a0:	649a      	str	r2, [r3, #72]	@ 0x48
    }

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80016a2:	687b      	ldr	r3, [r7, #4]
 80016a4:	2200      	movs	r2, #0
 80016a6:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
  }

  return HAL_OK;
 80016aa:	2300      	movs	r3, #0
}
 80016ac:	4618      	mov	r0, r3
 80016ae:	3710      	adds	r7, #16
 80016b0:	46bd      	mov	sp, r7
 80016b2:	bd80      	pop	{r7, pc}

080016b4 <HAL_DMA_Abort_IT>:
  * @param  hdma : Pointer to a DMA_HandleTypeDef structure that contains the configuration information for the
  *                specified DMA Channel.
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *const hdma)
{
 80016b4:	b480      	push	{r7}
 80016b6:	b083      	sub	sp, #12
 80016b8:	af00      	add	r7, sp, #0
 80016ba:	6078      	str	r0, [r7, #4]
  /* Check the DMA peripheral handle parameter */
  if (hdma == NULL)
 80016bc:	687b      	ldr	r3, [r7, #4]
 80016be:	2b00      	cmp	r3, #0
 80016c0:	d101      	bne.n	80016c6 <HAL_DMA_Abort_IT+0x12>
  {
    return HAL_ERROR;
 80016c2:	2301      	movs	r3, #1
 80016c4:	e019      	b.n	80016fa <HAL_DMA_Abort_IT+0x46>
  }

  /* Check DMA channel state */
  if (hdma->State != HAL_DMA_STATE_BUSY)
 80016c6:	687b      	ldr	r3, [r7, #4]
 80016c8:	f893 3054 	ldrb.w	r3, [r3, #84]	@ 0x54
 80016cc:	b2db      	uxtb	r3, r3
 80016ce:	2b02      	cmp	r3, #2
 80016d0:	d004      	beq.n	80016dc <HAL_DMA_Abort_IT+0x28>
  {
    /* Update the DMA channel error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80016d2:	687b      	ldr	r3, [r7, #4]
 80016d4:	2220      	movs	r2, #32
 80016d6:	659a      	str	r2, [r3, #88]	@ 0x58

    return HAL_ERROR;
 80016d8:	2301      	movs	r3, #1
 80016da:	e00e      	b.n	80016fa <HAL_DMA_Abort_IT+0x46>
  }
  else
  {
    /* Update the DMA channel state */
    hdma->State = HAL_DMA_STATE_ABORT;
 80016dc:	687b      	ldr	r3, [r7, #4]
 80016de:	2204      	movs	r2, #4
 80016e0:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54

    /* Suspend the channel and activate suspend interrupt */
    hdma->Instance->CCR |= (DMA_CCR_SUSP | DMA_CCR_SUSPIE);
 80016e4:	687b      	ldr	r3, [r7, #4]
 80016e6:	681b      	ldr	r3, [r3, #0]
 80016e8:	695b      	ldr	r3, [r3, #20]
 80016ea:	687a      	ldr	r2, [r7, #4]
 80016ec:	6812      	ldr	r2, [r2, #0]
 80016ee:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 80016f2:	f043 0304 	orr.w	r3, r3, #4
 80016f6:	6153      	str	r3, [r2, #20]
  }

  return HAL_OK;
 80016f8:	2300      	movs	r3, #0
}
 80016fa:	4618      	mov	r0, r3
 80016fc:	370c      	adds	r7, #12
 80016fe:	46bd      	mov	sp, r7
 8001700:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001704:	4770      	bx	lr
	...

08001708 <HAL_FDCAN_Init>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_FDCAN_Init(FDCAN_HandleTypeDef *hfdcan)
{
 8001708:	b580      	push	{r7, lr}
 800170a:	b084      	sub	sp, #16
 800170c:	af00      	add	r7, sp, #0
 800170e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Check FDCAN handle */
  if (hfdcan == NULL)
 8001710:	687b      	ldr	r3, [r7, #4]
 8001712:	2b00      	cmp	r3, #0
 8001714:	d101      	bne.n	800171a <HAL_FDCAN_Init+0x12>
  {
    return HAL_ERROR;
 8001716:	2301      	movs	r3, #1
 8001718:	e147      	b.n	80019aa <HAL_FDCAN_Init+0x2a2>

    /* Init the low level hardware: CLOCK, NVIC */
    hfdcan->MspInitCallback(hfdcan);
  }
#else
  if (hfdcan->State == HAL_FDCAN_STATE_RESET)
 800171a:	687b      	ldr	r3, [r7, #4]
 800171c:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 8001720:	b2db      	uxtb	r3, r3
 8001722:	2b00      	cmp	r3, #0
 8001724:	d106      	bne.n	8001734 <HAL_FDCAN_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hfdcan->Lock = HAL_UNLOCKED;
 8001726:	687b      	ldr	r3, [r7, #4]
 8001728:	2200      	movs	r2, #0
 800172a:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

    /* Init the low level hardware: CLOCK, NVIC */
    HAL_FDCAN_MspInit(hfdcan);
 800172e:	6878      	ldr	r0, [r7, #4]
 8001730:	f7ff fa14 	bl	8000b5c <HAL_FDCAN_MspInit>
  }
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */

  /* Exit from Sleep mode */
  CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_CSR);
 8001734:	687b      	ldr	r3, [r7, #4]
 8001736:	681b      	ldr	r3, [r3, #0]
 8001738:	699a      	ldr	r2, [r3, #24]
 800173a:	687b      	ldr	r3, [r7, #4]
 800173c:	681b      	ldr	r3, [r3, #0]
 800173e:	f022 0210 	bic.w	r2, r2, #16
 8001742:	619a      	str	r2, [r3, #24]

  /* Get tick */
  tickstart = HAL_GetTick();
 8001744:	f7ff fd7a 	bl	800123c <HAL_GetTick>
 8001748:	60f8      	str	r0, [r7, #12]

  /* Check Sleep mode acknowledge */
  while ((hfdcan->Instance->CCCR & FDCAN_CCCR_CSA) == FDCAN_CCCR_CSA)
 800174a:	e012      	b.n	8001772 <HAL_FDCAN_Init+0x6a>
  {
    if ((HAL_GetTick() - tickstart) > FDCAN_TIMEOUT_VALUE)
 800174c:	f7ff fd76 	bl	800123c <HAL_GetTick>
 8001750:	4602      	mov	r2, r0
 8001752:	68fb      	ldr	r3, [r7, #12]
 8001754:	1ad3      	subs	r3, r2, r3
 8001756:	2b0a      	cmp	r3, #10
 8001758:	d90b      	bls.n	8001772 <HAL_FDCAN_Init+0x6a>
    {
      /* Update error code */
      hfdcan->ErrorCode |= HAL_FDCAN_ERROR_TIMEOUT;
 800175a:	687b      	ldr	r3, [r7, #4]
 800175c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800175e:	f043 0201 	orr.w	r2, r3, #1
 8001762:	687b      	ldr	r3, [r7, #4]
 8001764:	661a      	str	r2, [r3, #96]	@ 0x60

      /* Change FDCAN state */
      hfdcan->State = HAL_FDCAN_STATE_ERROR;
 8001766:	687b      	ldr	r3, [r7, #4]
 8001768:	2203      	movs	r2, #3
 800176a:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

      return HAL_ERROR;
 800176e:	2301      	movs	r3, #1
 8001770:	e11b      	b.n	80019aa <HAL_FDCAN_Init+0x2a2>
  while ((hfdcan->Instance->CCCR & FDCAN_CCCR_CSA) == FDCAN_CCCR_CSA)
 8001772:	687b      	ldr	r3, [r7, #4]
 8001774:	681b      	ldr	r3, [r3, #0]
 8001776:	699b      	ldr	r3, [r3, #24]
 8001778:	f003 0308 	and.w	r3, r3, #8
 800177c:	2b08      	cmp	r3, #8
 800177e:	d0e5      	beq.n	800174c <HAL_FDCAN_Init+0x44>
    }
  }

  /* Request initialisation */
  SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_INIT);
 8001780:	687b      	ldr	r3, [r7, #4]
 8001782:	681b      	ldr	r3, [r3, #0]
 8001784:	699a      	ldr	r2, [r3, #24]
 8001786:	687b      	ldr	r3, [r7, #4]
 8001788:	681b      	ldr	r3, [r3, #0]
 800178a:	f042 0201 	orr.w	r2, r2, #1
 800178e:	619a      	str	r2, [r3, #24]

  /* Get tick */
  tickstart = HAL_GetTick();
 8001790:	f7ff fd54 	bl	800123c <HAL_GetTick>
 8001794:	60f8      	str	r0, [r7, #12]

  /* Wait until the INIT bit into CCCR register is set */
  while ((hfdcan->Instance->CCCR & FDCAN_CCCR_INIT) == 0U)
 8001796:	e012      	b.n	80017be <HAL_FDCAN_Init+0xb6>
  {
    /* Check for the Timeout */
    if ((HAL_GetTick() - tickstart) > FDCAN_TIMEOUT_VALUE)
 8001798:	f7ff fd50 	bl	800123c <HAL_GetTick>
 800179c:	4602      	mov	r2, r0
 800179e:	68fb      	ldr	r3, [r7, #12]
 80017a0:	1ad3      	subs	r3, r2, r3
 80017a2:	2b0a      	cmp	r3, #10
 80017a4:	d90b      	bls.n	80017be <HAL_FDCAN_Init+0xb6>
    {
      /* Update error code */
      hfdcan->ErrorCode |= HAL_FDCAN_ERROR_TIMEOUT;
 80017a6:	687b      	ldr	r3, [r7, #4]
 80017a8:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80017aa:	f043 0201 	orr.w	r2, r3, #1
 80017ae:	687b      	ldr	r3, [r7, #4]
 80017b0:	661a      	str	r2, [r3, #96]	@ 0x60

      /* Change FDCAN state */
      hfdcan->State = HAL_FDCAN_STATE_ERROR;
 80017b2:	687b      	ldr	r3, [r7, #4]
 80017b4:	2203      	movs	r2, #3
 80017b6:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

      return HAL_ERROR;
 80017ba:	2301      	movs	r3, #1
 80017bc:	e0f5      	b.n	80019aa <HAL_FDCAN_Init+0x2a2>
  while ((hfdcan->Instance->CCCR & FDCAN_CCCR_INIT) == 0U)
 80017be:	687b      	ldr	r3, [r7, #4]
 80017c0:	681b      	ldr	r3, [r3, #0]
 80017c2:	699b      	ldr	r3, [r3, #24]
 80017c4:	f003 0301 	and.w	r3, r3, #1
 80017c8:	2b00      	cmp	r3, #0
 80017ca:	d0e5      	beq.n	8001798 <HAL_FDCAN_Init+0x90>
    }
  }

  /* Enable configuration change */
  SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_CCE);
 80017cc:	687b      	ldr	r3, [r7, #4]
 80017ce:	681b      	ldr	r3, [r3, #0]
 80017d0:	699a      	ldr	r2, [r3, #24]
 80017d2:	687b      	ldr	r3, [r7, #4]
 80017d4:	681b      	ldr	r3, [r3, #0]
 80017d6:	f042 0202 	orr.w	r2, r2, #2
 80017da:	619a      	str	r2, [r3, #24]

  /* Check FDCAN instance */
  if (hfdcan->Instance == FDCAN1)
 80017dc:	687b      	ldr	r3, [r7, #4]
 80017de:	681b      	ldr	r3, [r3, #0]
 80017e0:	4a74      	ldr	r2, [pc, #464]	@ (80019b4 <HAL_FDCAN_Init+0x2ac>)
 80017e2:	4293      	cmp	r3, r2
 80017e4:	d103      	bne.n	80017ee <HAL_FDCAN_Init+0xe6>
  {
    /* Configure Clock divider */
    FDCAN_CONFIG->CKDIV = hfdcan->Init.ClockDivider;
 80017e6:	4a74      	ldr	r2, [pc, #464]	@ (80019b8 <HAL_FDCAN_Init+0x2b0>)
 80017e8:	687b      	ldr	r3, [r7, #4]
 80017ea:	685b      	ldr	r3, [r3, #4]
 80017ec:	6013      	str	r3, [r2, #0]
  }

  /* Set the no automatic retransmission */
  if (hfdcan->Init.AutoRetransmission == ENABLE)
 80017ee:	687b      	ldr	r3, [r7, #4]
 80017f0:	7c1b      	ldrb	r3, [r3, #16]
 80017f2:	2b01      	cmp	r3, #1
 80017f4:	d108      	bne.n	8001808 <HAL_FDCAN_Init+0x100>
  {
    CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_DAR);
 80017f6:	687b      	ldr	r3, [r7, #4]
 80017f8:	681b      	ldr	r3, [r3, #0]
 80017fa:	699a      	ldr	r2, [r3, #24]
 80017fc:	687b      	ldr	r3, [r7, #4]
 80017fe:	681b      	ldr	r3, [r3, #0]
 8001800:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8001804:	619a      	str	r2, [r3, #24]
 8001806:	e007      	b.n	8001818 <HAL_FDCAN_Init+0x110>
  }
  else
  {
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_DAR);
 8001808:	687b      	ldr	r3, [r7, #4]
 800180a:	681b      	ldr	r3, [r3, #0]
 800180c:	699a      	ldr	r2, [r3, #24]
 800180e:	687b      	ldr	r3, [r7, #4]
 8001810:	681b      	ldr	r3, [r3, #0]
 8001812:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8001816:	619a      	str	r2, [r3, #24]
  }

  /* Set the transmit pause feature */
  if (hfdcan->Init.TransmitPause == ENABLE)
 8001818:	687b      	ldr	r3, [r7, #4]
 800181a:	7c5b      	ldrb	r3, [r3, #17]
 800181c:	2b01      	cmp	r3, #1
 800181e:	d108      	bne.n	8001832 <HAL_FDCAN_Init+0x12a>
  {
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_TXP);
 8001820:	687b      	ldr	r3, [r7, #4]
 8001822:	681b      	ldr	r3, [r3, #0]
 8001824:	699a      	ldr	r2, [r3, #24]
 8001826:	687b      	ldr	r3, [r7, #4]
 8001828:	681b      	ldr	r3, [r3, #0]
 800182a:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 800182e:	619a      	str	r2, [r3, #24]
 8001830:	e007      	b.n	8001842 <HAL_FDCAN_Init+0x13a>
  }
  else
  {
    CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_TXP);
 8001832:	687b      	ldr	r3, [r7, #4]
 8001834:	681b      	ldr	r3, [r3, #0]
 8001836:	699a      	ldr	r2, [r3, #24]
 8001838:	687b      	ldr	r3, [r7, #4]
 800183a:	681b      	ldr	r3, [r3, #0]
 800183c:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 8001840:	619a      	str	r2, [r3, #24]
  }

  /* Set the Protocol Exception Handling */
  if (hfdcan->Init.ProtocolException == ENABLE)
 8001842:	687b      	ldr	r3, [r7, #4]
 8001844:	7c9b      	ldrb	r3, [r3, #18]
 8001846:	2b01      	cmp	r3, #1
 8001848:	d108      	bne.n	800185c <HAL_FDCAN_Init+0x154>
  {
    CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_PXHD);
 800184a:	687b      	ldr	r3, [r7, #4]
 800184c:	681b      	ldr	r3, [r3, #0]
 800184e:	699a      	ldr	r2, [r3, #24]
 8001850:	687b      	ldr	r3, [r7, #4]
 8001852:	681b      	ldr	r3, [r3, #0]
 8001854:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 8001858:	619a      	str	r2, [r3, #24]
 800185a:	e007      	b.n	800186c <HAL_FDCAN_Init+0x164>
  }
  else
  {
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_PXHD);
 800185c:	687b      	ldr	r3, [r7, #4]
 800185e:	681b      	ldr	r3, [r3, #0]
 8001860:	699a      	ldr	r2, [r3, #24]
 8001862:	687b      	ldr	r3, [r7, #4]
 8001864:	681b      	ldr	r3, [r3, #0]
 8001866:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 800186a:	619a      	str	r2, [r3, #24]
  }

  /* Set FDCAN Frame Format */
  MODIFY_REG(hfdcan->Instance->CCCR, FDCAN_FRAME_FD_BRS, hfdcan->Init.FrameFormat);
 800186c:	687b      	ldr	r3, [r7, #4]
 800186e:	681b      	ldr	r3, [r3, #0]
 8001870:	699b      	ldr	r3, [r3, #24]
 8001872:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 8001876:	687b      	ldr	r3, [r7, #4]
 8001878:	689a      	ldr	r2, [r3, #8]
 800187a:	687b      	ldr	r3, [r7, #4]
 800187c:	681b      	ldr	r3, [r3, #0]
 800187e:	430a      	orrs	r2, r1
 8001880:	619a      	str	r2, [r3, #24]

  /* Reset FDCAN Operation Mode */
  CLEAR_BIT(hfdcan->Instance->CCCR, (FDCAN_CCCR_TEST | FDCAN_CCCR_MON | FDCAN_CCCR_ASM));
 8001882:	687b      	ldr	r3, [r7, #4]
 8001884:	681b      	ldr	r3, [r3, #0]
 8001886:	699a      	ldr	r2, [r3, #24]
 8001888:	687b      	ldr	r3, [r7, #4]
 800188a:	681b      	ldr	r3, [r3, #0]
 800188c:	f022 02a4 	bic.w	r2, r2, #164	@ 0xa4
 8001890:	619a      	str	r2, [r3, #24]
  CLEAR_BIT(hfdcan->Instance->TEST, FDCAN_TEST_LBCK);
 8001892:	687b      	ldr	r3, [r7, #4]
 8001894:	681b      	ldr	r3, [r3, #0]
 8001896:	691a      	ldr	r2, [r3, #16]
 8001898:	687b      	ldr	r3, [r7, #4]
 800189a:	681b      	ldr	r3, [r3, #0]
 800189c:	f022 0210 	bic.w	r2, r2, #16
 80018a0:	611a      	str	r2, [r3, #16]
     CCCR.TEST |   0    |     0      |     0      |    1     |    1
     CCCR.MON  |   0    |     0      |     1      |    1     |    0
     TEST.LBCK |   0    |     0      |     0      |    1     |    1
     CCCR.ASM  |   0    |     1      |     0      |    0     |    0
  */
  if (hfdcan->Init.Mode == FDCAN_MODE_RESTRICTED_OPERATION)
 80018a2:	687b      	ldr	r3, [r7, #4]
 80018a4:	68db      	ldr	r3, [r3, #12]
 80018a6:	2b01      	cmp	r3, #1
 80018a8:	d108      	bne.n	80018bc <HAL_FDCAN_Init+0x1b4>
  {
    /* Enable Restricted Operation mode */
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_ASM);
 80018aa:	687b      	ldr	r3, [r7, #4]
 80018ac:	681b      	ldr	r3, [r3, #0]
 80018ae:	699a      	ldr	r2, [r3, #24]
 80018b0:	687b      	ldr	r3, [r7, #4]
 80018b2:	681b      	ldr	r3, [r3, #0]
 80018b4:	f042 0204 	orr.w	r2, r2, #4
 80018b8:	619a      	str	r2, [r3, #24]
 80018ba:	e02c      	b.n	8001916 <HAL_FDCAN_Init+0x20e>
  }
  else if (hfdcan->Init.Mode != FDCAN_MODE_NORMAL)
 80018bc:	687b      	ldr	r3, [r7, #4]
 80018be:	68db      	ldr	r3, [r3, #12]
 80018c0:	2b00      	cmp	r3, #0
 80018c2:	d028      	beq.n	8001916 <HAL_FDCAN_Init+0x20e>
  {
    if (hfdcan->Init.Mode != FDCAN_MODE_BUS_MONITORING)
 80018c4:	687b      	ldr	r3, [r7, #4]
 80018c6:	68db      	ldr	r3, [r3, #12]
 80018c8:	2b02      	cmp	r3, #2
 80018ca:	d01c      	beq.n	8001906 <HAL_FDCAN_Init+0x1fe>
    {
      /* Enable write access to TEST register */
      SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_TEST);
 80018cc:	687b      	ldr	r3, [r7, #4]
 80018ce:	681b      	ldr	r3, [r3, #0]
 80018d0:	699a      	ldr	r2, [r3, #24]
 80018d2:	687b      	ldr	r3, [r7, #4]
 80018d4:	681b      	ldr	r3, [r3, #0]
 80018d6:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 80018da:	619a      	str	r2, [r3, #24]

      /* Enable LoopBack mode */
      SET_BIT(hfdcan->Instance->TEST, FDCAN_TEST_LBCK);
 80018dc:	687b      	ldr	r3, [r7, #4]
 80018de:	681b      	ldr	r3, [r3, #0]
 80018e0:	691a      	ldr	r2, [r3, #16]
 80018e2:	687b      	ldr	r3, [r7, #4]
 80018e4:	681b      	ldr	r3, [r3, #0]
 80018e6:	f042 0210 	orr.w	r2, r2, #16
 80018ea:	611a      	str	r2, [r3, #16]

      if (hfdcan->Init.Mode == FDCAN_MODE_INTERNAL_LOOPBACK)
 80018ec:	687b      	ldr	r3, [r7, #4]
 80018ee:	68db      	ldr	r3, [r3, #12]
 80018f0:	2b03      	cmp	r3, #3
 80018f2:	d110      	bne.n	8001916 <HAL_FDCAN_Init+0x20e>
      {
        SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_MON);
 80018f4:	687b      	ldr	r3, [r7, #4]
 80018f6:	681b      	ldr	r3, [r3, #0]
 80018f8:	699a      	ldr	r2, [r3, #24]
 80018fa:	687b      	ldr	r3, [r7, #4]
 80018fc:	681b      	ldr	r3, [r3, #0]
 80018fe:	f042 0220 	orr.w	r2, r2, #32
 8001902:	619a      	str	r2, [r3, #24]
 8001904:	e007      	b.n	8001916 <HAL_FDCAN_Init+0x20e>
      }
    }
    else
    {
      /* Enable bus monitoring mode */
      SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_MON);
 8001906:	687b      	ldr	r3, [r7, #4]
 8001908:	681b      	ldr	r3, [r3, #0]
 800190a:	699a      	ldr	r2, [r3, #24]
 800190c:	687b      	ldr	r3, [r7, #4]
 800190e:	681b      	ldr	r3, [r3, #0]
 8001910:	f042 0220 	orr.w	r2, r2, #32
 8001914:	619a      	str	r2, [r3, #24]
  {
    /* Nothing to do: normal mode */
  }

  /* Set the nominal bit timing register */
  hfdcan->Instance->NBTP = ((((uint32_t)hfdcan->Init.NominalSyncJumpWidth - 1U) << FDCAN_NBTP_NSJW_Pos) | \
 8001916:	687b      	ldr	r3, [r7, #4]
 8001918:	699b      	ldr	r3, [r3, #24]
 800191a:	3b01      	subs	r3, #1
 800191c:	065a      	lsls	r2, r3, #25
                            (((uint32_t)hfdcan->Init.NominalTimeSeg1 - 1U) << FDCAN_NBTP_NTSEG1_Pos)    | \
 800191e:	687b      	ldr	r3, [r7, #4]
 8001920:	69db      	ldr	r3, [r3, #28]
 8001922:	3b01      	subs	r3, #1
 8001924:	021b      	lsls	r3, r3, #8
  hfdcan->Instance->NBTP = ((((uint32_t)hfdcan->Init.NominalSyncJumpWidth - 1U) << FDCAN_NBTP_NSJW_Pos) | \
 8001926:	431a      	orrs	r2, r3
                            (((uint32_t)hfdcan->Init.NominalTimeSeg2 - 1U) << FDCAN_NBTP_NTSEG2_Pos)    | \
 8001928:	687b      	ldr	r3, [r7, #4]
 800192a:	6a1b      	ldr	r3, [r3, #32]
 800192c:	3b01      	subs	r3, #1
                            (((uint32_t)hfdcan->Init.NominalTimeSeg1 - 1U) << FDCAN_NBTP_NTSEG1_Pos)    | \
 800192e:	ea42 0103 	orr.w	r1, r2, r3
                            (((uint32_t)hfdcan->Init.NominalPrescaler - 1U) << FDCAN_NBTP_NBRP_Pos));
 8001932:	687b      	ldr	r3, [r7, #4]
 8001934:	695b      	ldr	r3, [r3, #20]
 8001936:	3b01      	subs	r3, #1
 8001938:	041a      	lsls	r2, r3, #16
  hfdcan->Instance->NBTP = ((((uint32_t)hfdcan->Init.NominalSyncJumpWidth - 1U) << FDCAN_NBTP_NSJW_Pos) | \
 800193a:	687b      	ldr	r3, [r7, #4]
 800193c:	681b      	ldr	r3, [r3, #0]
                            (((uint32_t)hfdcan->Init.NominalTimeSeg2 - 1U) << FDCAN_NBTP_NTSEG2_Pos)    | \
 800193e:	430a      	orrs	r2, r1
  hfdcan->Instance->NBTP = ((((uint32_t)hfdcan->Init.NominalSyncJumpWidth - 1U) << FDCAN_NBTP_NSJW_Pos) | \
 8001940:	61da      	str	r2, [r3, #28]

  /* If FD operation with BRS is selected, set the data bit timing register */
  if (hfdcan->Init.FrameFormat == FDCAN_FRAME_FD_BRS)
 8001942:	687b      	ldr	r3, [r7, #4]
 8001944:	689b      	ldr	r3, [r3, #8]
 8001946:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800194a:	d115      	bne.n	8001978 <HAL_FDCAN_Init+0x270>
  {
    hfdcan->Instance->DBTP = ((((uint32_t)hfdcan->Init.DataSyncJumpWidth - 1U) << FDCAN_DBTP_DSJW_Pos)  | \
 800194c:	687b      	ldr	r3, [r7, #4]
 800194e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001950:	1e5a      	subs	r2, r3, #1
                              (((uint32_t)hfdcan->Init.DataTimeSeg1 - 1U) << FDCAN_DBTP_DTSEG1_Pos)     | \
 8001952:	687b      	ldr	r3, [r7, #4]
 8001954:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001956:	3b01      	subs	r3, #1
 8001958:	021b      	lsls	r3, r3, #8
    hfdcan->Instance->DBTP = ((((uint32_t)hfdcan->Init.DataSyncJumpWidth - 1U) << FDCAN_DBTP_DSJW_Pos)  | \
 800195a:	431a      	orrs	r2, r3
                              (((uint32_t)hfdcan->Init.DataTimeSeg2 - 1U) << FDCAN_DBTP_DTSEG2_Pos)     | \
 800195c:	687b      	ldr	r3, [r7, #4]
 800195e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001960:	3b01      	subs	r3, #1
 8001962:	011b      	lsls	r3, r3, #4
                              (((uint32_t)hfdcan->Init.DataTimeSeg1 - 1U) << FDCAN_DBTP_DTSEG1_Pos)     | \
 8001964:	ea42 0103 	orr.w	r1, r2, r3
                              (((uint32_t)hfdcan->Init.DataPrescaler - 1U) << FDCAN_DBTP_DBRP_Pos));
 8001968:	687b      	ldr	r3, [r7, #4]
 800196a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800196c:	3b01      	subs	r3, #1
 800196e:	041a      	lsls	r2, r3, #16
    hfdcan->Instance->DBTP = ((((uint32_t)hfdcan->Init.DataSyncJumpWidth - 1U) << FDCAN_DBTP_DSJW_Pos)  | \
 8001970:	687b      	ldr	r3, [r7, #4]
 8001972:	681b      	ldr	r3, [r3, #0]
                              (((uint32_t)hfdcan->Init.DataTimeSeg2 - 1U) << FDCAN_DBTP_DTSEG2_Pos)     | \
 8001974:	430a      	orrs	r2, r1
    hfdcan->Instance->DBTP = ((((uint32_t)hfdcan->Init.DataSyncJumpWidth - 1U) << FDCAN_DBTP_DSJW_Pos)  | \
 8001976:	60da      	str	r2, [r3, #12]
  }

  /* Select between Tx FIFO and Tx Queue operation modes */
  SET_BIT(hfdcan->Instance->TXBC, hfdcan->Init.TxFifoQueueMode);
 8001978:	687b      	ldr	r3, [r7, #4]
 800197a:	681b      	ldr	r3, [r3, #0]
 800197c:	f8d3 10c0 	ldr.w	r1, [r3, #192]	@ 0xc0
 8001980:	687b      	ldr	r3, [r7, #4]
 8001982:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8001984:	687b      	ldr	r3, [r7, #4]
 8001986:	681b      	ldr	r3, [r3, #0]
 8001988:	430a      	orrs	r2, r1
 800198a:	f8c3 20c0 	str.w	r2, [r3, #192]	@ 0xc0

  /* Calculate each RAM block address */
  FDCAN_CalcultateRamBlockAddresses(hfdcan);
 800198e:	6878      	ldr	r0, [r7, #4]
 8001990:	f000 fbfc 	bl	800218c <FDCAN_CalcultateRamBlockAddresses>

  /* Initialize the Latest Tx request buffer index */
  hfdcan->LatestTxFifoQRequest = 0U;
 8001994:	687b      	ldr	r3, [r7, #4]
 8001996:	2200      	movs	r2, #0
 8001998:	659a      	str	r2, [r3, #88]	@ 0x58

  /* Initialize the error code */
  hfdcan->ErrorCode = HAL_FDCAN_ERROR_NONE;
 800199a:	687b      	ldr	r3, [r7, #4]
 800199c:	2200      	movs	r2, #0
 800199e:	661a      	str	r2, [r3, #96]	@ 0x60

  /* Initialize the FDCAN state */
  hfdcan->State = HAL_FDCAN_STATE_READY;
 80019a0:	687b      	ldr	r3, [r7, #4]
 80019a2:	2201      	movs	r2, #1
 80019a4:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  /* Return function status */
  return HAL_OK;
 80019a8:	2300      	movs	r3, #0
}
 80019aa:	4618      	mov	r0, r3
 80019ac:	3710      	adds	r7, #16
 80019ae:	46bd      	mov	sp, r7
 80019b0:	bd80      	pop	{r7, pc}
 80019b2:	bf00      	nop
 80019b4:	4000a400 	.word	0x4000a400
 80019b8:	4000a500 	.word	0x4000a500

080019bc <HAL_FDCAN_Start>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_FDCAN_Start(FDCAN_HandleTypeDef *hfdcan)
{
 80019bc:	b480      	push	{r7}
 80019be:	b083      	sub	sp, #12
 80019c0:	af00      	add	r7, sp, #0
 80019c2:	6078      	str	r0, [r7, #4]
  if (hfdcan->State == HAL_FDCAN_STATE_READY)
 80019c4:	687b      	ldr	r3, [r7, #4]
 80019c6:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 80019ca:	b2db      	uxtb	r3, r3
 80019cc:	2b01      	cmp	r3, #1
 80019ce:	d110      	bne.n	80019f2 <HAL_FDCAN_Start+0x36>
  {
    /* Change FDCAN peripheral state */
    hfdcan->State = HAL_FDCAN_STATE_BUSY;
 80019d0:	687b      	ldr	r3, [r7, #4]
 80019d2:	2202      	movs	r2, #2
 80019d4:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

    /* Request leave initialisation */
    CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_INIT);
 80019d8:	687b      	ldr	r3, [r7, #4]
 80019da:	681b      	ldr	r3, [r3, #0]
 80019dc:	699a      	ldr	r2, [r3, #24]
 80019de:	687b      	ldr	r3, [r7, #4]
 80019e0:	681b      	ldr	r3, [r3, #0]
 80019e2:	f022 0201 	bic.w	r2, r2, #1
 80019e6:	619a      	str	r2, [r3, #24]

    /* Reset the FDCAN ErrorCode */
    hfdcan->ErrorCode = HAL_FDCAN_ERROR_NONE;
 80019e8:	687b      	ldr	r3, [r7, #4]
 80019ea:	2200      	movs	r2, #0
 80019ec:	661a      	str	r2, [r3, #96]	@ 0x60

    /* Return function status */
    return HAL_OK;
 80019ee:	2300      	movs	r3, #0
 80019f0:	e006      	b.n	8001a00 <HAL_FDCAN_Start+0x44>
  }
  else
  {
    /* Update error code */
    hfdcan->ErrorCode |= HAL_FDCAN_ERROR_NOT_READY;
 80019f2:	687b      	ldr	r3, [r7, #4]
 80019f4:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80019f6:	f043 0204 	orr.w	r2, r3, #4
 80019fa:	687b      	ldr	r3, [r7, #4]
 80019fc:	661a      	str	r2, [r3, #96]	@ 0x60

    return HAL_ERROR;
 80019fe:	2301      	movs	r3, #1
  }
}
 8001a00:	4618      	mov	r0, r3
 8001a02:	370c      	adds	r7, #12
 8001a04:	46bd      	mov	sp, r7
 8001a06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a0a:	4770      	bx	lr

08001a0c <HAL_FDCAN_AddMessageToTxFifoQ>:
  * @param  pTxData pointer to a buffer containing the payload of the Tx frame.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_FDCAN_AddMessageToTxFifoQ(FDCAN_HandleTypeDef *hfdcan, const FDCAN_TxHeaderTypeDef *pTxHeader,
                                                const uint8_t *pTxData)
{
 8001a0c:	b580      	push	{r7, lr}
 8001a0e:	b086      	sub	sp, #24
 8001a10:	af00      	add	r7, sp, #0
 8001a12:	60f8      	str	r0, [r7, #12]
 8001a14:	60b9      	str	r1, [r7, #8]
 8001a16:	607a      	str	r2, [r7, #4]
  assert_param(IS_FDCAN_BRS(pTxHeader->BitRateSwitch));
  assert_param(IS_FDCAN_FDF(pTxHeader->FDFormat));
  assert_param(IS_FDCAN_EFC(pTxHeader->TxEventFifoControl));
  assert_param(IS_FDCAN_MAX_VALUE(pTxHeader->MessageMarker, 0xFFU));

  if (hfdcan->State == HAL_FDCAN_STATE_BUSY)
 8001a18:	68fb      	ldr	r3, [r7, #12]
 8001a1a:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 8001a1e:	b2db      	uxtb	r3, r3
 8001a20:	2b02      	cmp	r3, #2
 8001a22:	d12c      	bne.n	8001a7e <HAL_FDCAN_AddMessageToTxFifoQ+0x72>
  {
    /* Check that the Tx FIFO/Queue is not full */
    if ((hfdcan->Instance->TXFQS & FDCAN_TXFQS_TFQF) != 0U)
 8001a24:	68fb      	ldr	r3, [r7, #12]
 8001a26:	681b      	ldr	r3, [r3, #0]
 8001a28:	f8d3 30c4 	ldr.w	r3, [r3, #196]	@ 0xc4
 8001a2c:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8001a30:	2b00      	cmp	r3, #0
 8001a32:	d007      	beq.n	8001a44 <HAL_FDCAN_AddMessageToTxFifoQ+0x38>
    {
      /* Update error code */
      hfdcan->ErrorCode |= HAL_FDCAN_ERROR_FIFO_FULL;
 8001a34:	68fb      	ldr	r3, [r7, #12]
 8001a36:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001a38:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 8001a3c:	68fb      	ldr	r3, [r7, #12]
 8001a3e:	661a      	str	r2, [r3, #96]	@ 0x60

      return HAL_ERROR;
 8001a40:	2301      	movs	r3, #1
 8001a42:	e023      	b.n	8001a8c <HAL_FDCAN_AddMessageToTxFifoQ+0x80>
    }
    else
    {
      /* Retrieve the Tx FIFO PutIndex */
      PutIndex = ((hfdcan->Instance->TXFQS & FDCAN_TXFQS_TFQPI) >> FDCAN_TXFQS_TFQPI_Pos);
 8001a44:	68fb      	ldr	r3, [r7, #12]
 8001a46:	681b      	ldr	r3, [r3, #0]
 8001a48:	f8d3 30c4 	ldr.w	r3, [r3, #196]	@ 0xc4
 8001a4c:	0c1b      	lsrs	r3, r3, #16
 8001a4e:	f003 0303 	and.w	r3, r3, #3
 8001a52:	617b      	str	r3, [r7, #20]

      /* Add the message to the Tx FIFO/Queue */
      FDCAN_CopyMessageToRAM(hfdcan, pTxHeader, pTxData, PutIndex);
 8001a54:	697b      	ldr	r3, [r7, #20]
 8001a56:	687a      	ldr	r2, [r7, #4]
 8001a58:	68b9      	ldr	r1, [r7, #8]
 8001a5a:	68f8      	ldr	r0, [r7, #12]
 8001a5c:	f000 fbec 	bl	8002238 <FDCAN_CopyMessageToRAM>

      /* Activate the corresponding transmission request */
      hfdcan->Instance->TXBAR = ((uint32_t)1 << PutIndex);
 8001a60:	68fb      	ldr	r3, [r7, #12]
 8001a62:	681b      	ldr	r3, [r3, #0]
 8001a64:	2101      	movs	r1, #1
 8001a66:	697a      	ldr	r2, [r7, #20]
 8001a68:	fa01 f202 	lsl.w	r2, r1, r2
 8001a6c:	f8c3 20cc 	str.w	r2, [r3, #204]	@ 0xcc

      /* Store the Latest Tx FIFO/Queue Request Buffer Index */
      hfdcan->LatestTxFifoQRequest = ((uint32_t)1 << PutIndex);
 8001a70:	2201      	movs	r2, #1
 8001a72:	697b      	ldr	r3, [r7, #20]
 8001a74:	409a      	lsls	r2, r3
 8001a76:	68fb      	ldr	r3, [r7, #12]
 8001a78:	659a      	str	r2, [r3, #88]	@ 0x58
    }

    /* Return function status */
    return HAL_OK;
 8001a7a:	2300      	movs	r3, #0
 8001a7c:	e006      	b.n	8001a8c <HAL_FDCAN_AddMessageToTxFifoQ+0x80>
  }
  else
  {
    /* Update error code */
    hfdcan->ErrorCode |= HAL_FDCAN_ERROR_NOT_STARTED;
 8001a7e:	68fb      	ldr	r3, [r7, #12]
 8001a80:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001a82:	f043 0208 	orr.w	r2, r3, #8
 8001a86:	68fb      	ldr	r3, [r7, #12]
 8001a88:	661a      	str	r2, [r3, #96]	@ 0x60

    return HAL_ERROR;
 8001a8a:	2301      	movs	r3, #1
  }
}
 8001a8c:	4618      	mov	r0, r3
 8001a8e:	3718      	adds	r7, #24
 8001a90:	46bd      	mov	sp, r7
 8001a92:	bd80      	pop	{r7, pc}

08001a94 <HAL_FDCAN_GetRxMessage>:
  * @param  pRxData pointer to a buffer where the payload of the Rx frame will be stored.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_FDCAN_GetRxMessage(FDCAN_HandleTypeDef *hfdcan, uint32_t RxLocation,
                                         FDCAN_RxHeaderTypeDef *pRxHeader, uint8_t *pRxData)
{
 8001a94:	b480      	push	{r7}
 8001a96:	b08b      	sub	sp, #44	@ 0x2c
 8001a98:	af00      	add	r7, sp, #0
 8001a9a:	60f8      	str	r0, [r7, #12]
 8001a9c:	60b9      	str	r1, [r7, #8]
 8001a9e:	607a      	str	r2, [r7, #4]
 8001aa0:	603b      	str	r3, [r7, #0]
  uint32_t *RxAddress;
  uint8_t  *pData;
  uint32_t ByteCounter;
  uint32_t GetIndex = 0;
 8001aa2:	2300      	movs	r3, #0
 8001aa4:	61fb      	str	r3, [r7, #28]
  HAL_FDCAN_StateTypeDef state = hfdcan->State;
 8001aa6:	68fb      	ldr	r3, [r7, #12]
 8001aa8:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 8001aac:	76fb      	strb	r3, [r7, #27]

  /* Check function parameters */
  assert_param(IS_FDCAN_RX_FIFO(RxLocation));

  if (state == HAL_FDCAN_STATE_BUSY)
 8001aae:	7efb      	ldrb	r3, [r7, #27]
 8001ab0:	2b02      	cmp	r3, #2
 8001ab2:	f040 80e8 	bne.w	8001c86 <HAL_FDCAN_GetRxMessage+0x1f2>
  {
    if (RxLocation == FDCAN_RX_FIFO0) /* Rx element is assigned to the Rx FIFO 0 */
 8001ab6:	68bb      	ldr	r3, [r7, #8]
 8001ab8:	2b40      	cmp	r3, #64	@ 0x40
 8001aba:	d137      	bne.n	8001b2c <HAL_FDCAN_GetRxMessage+0x98>
    {
      /* Check that the Rx FIFO 0 is not empty */
      if ((hfdcan->Instance->RXF0S & FDCAN_RXF0S_F0FL) == 0U)
 8001abc:	68fb      	ldr	r3, [r7, #12]
 8001abe:	681b      	ldr	r3, [r3, #0]
 8001ac0:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8001ac4:	f003 030f 	and.w	r3, r3, #15
 8001ac8:	2b00      	cmp	r3, #0
 8001aca:	d107      	bne.n	8001adc <HAL_FDCAN_GetRxMessage+0x48>
      {
        /* Update error code */
        hfdcan->ErrorCode |= HAL_FDCAN_ERROR_FIFO_EMPTY;
 8001acc:	68fb      	ldr	r3, [r7, #12]
 8001ace:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001ad0:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 8001ad4:	68fb      	ldr	r3, [r7, #12]
 8001ad6:	661a      	str	r2, [r3, #96]	@ 0x60

        return HAL_ERROR;
 8001ad8:	2301      	movs	r3, #1
 8001ada:	e0db      	b.n	8001c94 <HAL_FDCAN_GetRxMessage+0x200>
      }
      else
      {
        /* Check that the Rx FIFO 0 is full & overwrite mode is on */
        if (((hfdcan->Instance->RXF0S & FDCAN_RXF0S_F0F) >> FDCAN_RXF0S_F0F_Pos) == 1U)
 8001adc:	68fb      	ldr	r3, [r7, #12]
 8001ade:	681b      	ldr	r3, [r3, #0]
 8001ae0:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8001ae4:	0e1b      	lsrs	r3, r3, #24
 8001ae6:	f003 0301 	and.w	r3, r3, #1
 8001aea:	2b01      	cmp	r3, #1
 8001aec:	d10a      	bne.n	8001b04 <HAL_FDCAN_GetRxMessage+0x70>
        {
          if (((hfdcan->Instance->RXGFC & FDCAN_RXGFC_F0OM) >> FDCAN_RXGFC_F0OM_Pos) == FDCAN_RX_FIFO_OVERWRITE)
 8001aee:	68fb      	ldr	r3, [r7, #12]
 8001af0:	681b      	ldr	r3, [r3, #0]
 8001af2:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8001af6:	0a5b      	lsrs	r3, r3, #9
 8001af8:	f003 0301 	and.w	r3, r3, #1
 8001afc:	2b01      	cmp	r3, #1
 8001afe:	d101      	bne.n	8001b04 <HAL_FDCAN_GetRxMessage+0x70>
          {
            /* When overwrite status is on discard first message in FIFO */
            GetIndex = 1U;
 8001b00:	2301      	movs	r3, #1
 8001b02:	61fb      	str	r3, [r7, #28]
          }
        }

        /* Calculate Rx FIFO 0 element index */
        GetIndex += ((hfdcan->Instance->RXF0S & FDCAN_RXF0S_F0GI) >> FDCAN_RXF0S_F0GI_Pos);
 8001b04:	68fb      	ldr	r3, [r7, #12]
 8001b06:	681b      	ldr	r3, [r3, #0]
 8001b08:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8001b0c:	0a1b      	lsrs	r3, r3, #8
 8001b0e:	f003 0303 	and.w	r3, r3, #3
 8001b12:	69fa      	ldr	r2, [r7, #28]
 8001b14:	4413      	add	r3, r2
 8001b16:	61fb      	str	r3, [r7, #28]

        /* Calculate Rx FIFO 0 element address */
        RxAddress = (uint32_t *)(hfdcan->msgRam.RxFIFO0SA + (GetIndex * SRAMCAN_RF0_SIZE));
 8001b18:	68fb      	ldr	r3, [r7, #12]
 8001b1a:	6c99      	ldr	r1, [r3, #72]	@ 0x48
 8001b1c:	69fa      	ldr	r2, [r7, #28]
 8001b1e:	4613      	mov	r3, r2
 8001b20:	00db      	lsls	r3, r3, #3
 8001b22:	4413      	add	r3, r2
 8001b24:	00db      	lsls	r3, r3, #3
 8001b26:	440b      	add	r3, r1
 8001b28:	627b      	str	r3, [r7, #36]	@ 0x24
 8001b2a:	e036      	b.n	8001b9a <HAL_FDCAN_GetRxMessage+0x106>
      }
    }
    else /* Rx element is assigned to the Rx FIFO 1 */
    {
      /* Check that the Rx FIFO 1 is not empty */
      if ((hfdcan->Instance->RXF1S & FDCAN_RXF1S_F1FL) == 0U)
 8001b2c:	68fb      	ldr	r3, [r7, #12]
 8001b2e:	681b      	ldr	r3, [r3, #0]
 8001b30:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8001b34:	f003 030f 	and.w	r3, r3, #15
 8001b38:	2b00      	cmp	r3, #0
 8001b3a:	d107      	bne.n	8001b4c <HAL_FDCAN_GetRxMessage+0xb8>
      {
        /* Update error code */
        hfdcan->ErrorCode |= HAL_FDCAN_ERROR_FIFO_EMPTY;
 8001b3c:	68fb      	ldr	r3, [r7, #12]
 8001b3e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001b40:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 8001b44:	68fb      	ldr	r3, [r7, #12]
 8001b46:	661a      	str	r2, [r3, #96]	@ 0x60

        return HAL_ERROR;
 8001b48:	2301      	movs	r3, #1
 8001b4a:	e0a3      	b.n	8001c94 <HAL_FDCAN_GetRxMessage+0x200>
      }
      else
      {
        /* Check that the Rx FIFO 1 is full & overwrite mode is on */
        if (((hfdcan->Instance->RXF1S & FDCAN_RXF1S_F1F) >> FDCAN_RXF1S_F1F_Pos) == 1U)
 8001b4c:	68fb      	ldr	r3, [r7, #12]
 8001b4e:	681b      	ldr	r3, [r3, #0]
 8001b50:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8001b54:	0e1b      	lsrs	r3, r3, #24
 8001b56:	f003 0301 	and.w	r3, r3, #1
 8001b5a:	2b01      	cmp	r3, #1
 8001b5c:	d10a      	bne.n	8001b74 <HAL_FDCAN_GetRxMessage+0xe0>
        {
          if (((hfdcan->Instance->RXGFC & FDCAN_RXGFC_F1OM) >> FDCAN_RXGFC_F1OM_Pos) == FDCAN_RX_FIFO_OVERWRITE)
 8001b5e:	68fb      	ldr	r3, [r7, #12]
 8001b60:	681b      	ldr	r3, [r3, #0]
 8001b62:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8001b66:	0a1b      	lsrs	r3, r3, #8
 8001b68:	f003 0301 	and.w	r3, r3, #1
 8001b6c:	2b01      	cmp	r3, #1
 8001b6e:	d101      	bne.n	8001b74 <HAL_FDCAN_GetRxMessage+0xe0>
          {
            /* When overwrite status is on discard first message in FIFO */
            GetIndex = 1U;
 8001b70:	2301      	movs	r3, #1
 8001b72:	61fb      	str	r3, [r7, #28]
          }
        }

        /* Calculate Rx FIFO 1 element index */
        GetIndex += ((hfdcan->Instance->RXF1S & FDCAN_RXF1S_F1GI) >> FDCAN_RXF1S_F1GI_Pos);
 8001b74:	68fb      	ldr	r3, [r7, #12]
 8001b76:	681b      	ldr	r3, [r3, #0]
 8001b78:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8001b7c:	0a1b      	lsrs	r3, r3, #8
 8001b7e:	f003 0303 	and.w	r3, r3, #3
 8001b82:	69fa      	ldr	r2, [r7, #28]
 8001b84:	4413      	add	r3, r2
 8001b86:	61fb      	str	r3, [r7, #28]
        /* Calculate Rx FIFO 1 element address */
        RxAddress = (uint32_t *)(hfdcan->msgRam.RxFIFO1SA + (GetIndex * SRAMCAN_RF1_SIZE));
 8001b88:	68fb      	ldr	r3, [r7, #12]
 8001b8a:	6cd9      	ldr	r1, [r3, #76]	@ 0x4c
 8001b8c:	69fa      	ldr	r2, [r7, #28]
 8001b8e:	4613      	mov	r3, r2
 8001b90:	00db      	lsls	r3, r3, #3
 8001b92:	4413      	add	r3, r2
 8001b94:	00db      	lsls	r3, r3, #3
 8001b96:	440b      	add	r3, r1
 8001b98:	627b      	str	r3, [r7, #36]	@ 0x24
      }
    }

    /* Retrieve IdType */
    pRxHeader->IdType = *RxAddress & FDCAN_ELEMENT_MASK_XTD;
 8001b9a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001b9c:	681b      	ldr	r3, [r3, #0]
 8001b9e:	f003 4280 	and.w	r2, r3, #1073741824	@ 0x40000000
 8001ba2:	687b      	ldr	r3, [r7, #4]
 8001ba4:	605a      	str	r2, [r3, #4]

    /* Retrieve Identifier */
    if (pRxHeader->IdType == FDCAN_STANDARD_ID) /* Standard ID element */
 8001ba6:	687b      	ldr	r3, [r7, #4]
 8001ba8:	685b      	ldr	r3, [r3, #4]
 8001baa:	2b00      	cmp	r3, #0
 8001bac:	d107      	bne.n	8001bbe <HAL_FDCAN_GetRxMessage+0x12a>
    {
      pRxHeader->Identifier = ((*RxAddress & FDCAN_ELEMENT_MASK_STDID) >> 18U);
 8001bae:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001bb0:	681b      	ldr	r3, [r3, #0]
 8001bb2:	0c9b      	lsrs	r3, r3, #18
 8001bb4:	f3c3 020a 	ubfx	r2, r3, #0, #11
 8001bb8:	687b      	ldr	r3, [r7, #4]
 8001bba:	601a      	str	r2, [r3, #0]
 8001bbc:	e005      	b.n	8001bca <HAL_FDCAN_GetRxMessage+0x136>
    }
    else /* Extended ID element */
    {
      pRxHeader->Identifier = (*RxAddress & FDCAN_ELEMENT_MASK_EXTID);
 8001bbe:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001bc0:	681b      	ldr	r3, [r3, #0]
 8001bc2:	f023 4260 	bic.w	r2, r3, #3758096384	@ 0xe0000000
 8001bc6:	687b      	ldr	r3, [r7, #4]
 8001bc8:	601a      	str	r2, [r3, #0]
    }

    /* Retrieve RxFrameType */
    pRxHeader->RxFrameType = (*RxAddress & FDCAN_ELEMENT_MASK_RTR);
 8001bca:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001bcc:	681b      	ldr	r3, [r3, #0]
 8001bce:	f003 5200 	and.w	r2, r3, #536870912	@ 0x20000000
 8001bd2:	687b      	ldr	r3, [r7, #4]
 8001bd4:	609a      	str	r2, [r3, #8]

    /* Retrieve ErrorStateIndicator */
    pRxHeader->ErrorStateIndicator = (*RxAddress & FDCAN_ELEMENT_MASK_ESI);
 8001bd6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001bd8:	681b      	ldr	r3, [r3, #0]
 8001bda:	f003 4200 	and.w	r2, r3, #2147483648	@ 0x80000000
 8001bde:	687b      	ldr	r3, [r7, #4]
 8001be0:	611a      	str	r2, [r3, #16]

    /* Increment RxAddress pointer to second word of Rx FIFO element */
    RxAddress++;
 8001be2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001be4:	3304      	adds	r3, #4
 8001be6:	627b      	str	r3, [r7, #36]	@ 0x24

    /* Retrieve RxTimestamp */
    pRxHeader->RxTimestamp = (*RxAddress & FDCAN_ELEMENT_MASK_TS);
 8001be8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001bea:	681b      	ldr	r3, [r3, #0]
 8001bec:	b29a      	uxth	r2, r3
 8001bee:	687b      	ldr	r3, [r7, #4]
 8001bf0:	61da      	str	r2, [r3, #28]

    /* Retrieve DataLength */
    pRxHeader->DataLength = ((*RxAddress & FDCAN_ELEMENT_MASK_DLC) >> 16U);
 8001bf2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001bf4:	681b      	ldr	r3, [r3, #0]
 8001bf6:	0c1b      	lsrs	r3, r3, #16
 8001bf8:	f003 020f 	and.w	r2, r3, #15
 8001bfc:	687b      	ldr	r3, [r7, #4]
 8001bfe:	60da      	str	r2, [r3, #12]

    /* Retrieve BitRateSwitch */
    pRxHeader->BitRateSwitch = (*RxAddress & FDCAN_ELEMENT_MASK_BRS);
 8001c00:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001c02:	681b      	ldr	r3, [r3, #0]
 8001c04:	f403 1280 	and.w	r2, r3, #1048576	@ 0x100000
 8001c08:	687b      	ldr	r3, [r7, #4]
 8001c0a:	615a      	str	r2, [r3, #20]

    /* Retrieve FDFormat */
    pRxHeader->FDFormat = (*RxAddress & FDCAN_ELEMENT_MASK_FDF);
 8001c0c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001c0e:	681b      	ldr	r3, [r3, #0]
 8001c10:	f403 1200 	and.w	r2, r3, #2097152	@ 0x200000
 8001c14:	687b      	ldr	r3, [r7, #4]
 8001c16:	619a      	str	r2, [r3, #24]

    /* Retrieve FilterIndex */
    pRxHeader->FilterIndex = ((*RxAddress & FDCAN_ELEMENT_MASK_FIDX) >> 24U);
 8001c18:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001c1a:	681b      	ldr	r3, [r3, #0]
 8001c1c:	0e1b      	lsrs	r3, r3, #24
 8001c1e:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8001c22:	687b      	ldr	r3, [r7, #4]
 8001c24:	621a      	str	r2, [r3, #32]

    /* Retrieve NonMatchingFrame */
    pRxHeader->IsFilterMatchingFrame = ((*RxAddress & FDCAN_ELEMENT_MASK_ANMF) >> 31U);
 8001c26:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001c28:	681b      	ldr	r3, [r3, #0]
 8001c2a:	0fda      	lsrs	r2, r3, #31
 8001c2c:	687b      	ldr	r3, [r7, #4]
 8001c2e:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Increment RxAddress pointer to payload of Rx FIFO element */
    RxAddress++;
 8001c30:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001c32:	3304      	adds	r3, #4
 8001c34:	627b      	str	r3, [r7, #36]	@ 0x24

    /* Retrieve Rx payload */
    pData = (uint8_t *)RxAddress;
 8001c36:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001c38:	617b      	str	r3, [r7, #20]
    for (ByteCounter = 0; ByteCounter < DLCtoBytes[pRxHeader->DataLength]; ByteCounter++)
 8001c3a:	2300      	movs	r3, #0
 8001c3c:	623b      	str	r3, [r7, #32]
 8001c3e:	e00a      	b.n	8001c56 <HAL_FDCAN_GetRxMessage+0x1c2>
    {
      pRxData[ByteCounter] = pData[ByteCounter];
 8001c40:	697a      	ldr	r2, [r7, #20]
 8001c42:	6a3b      	ldr	r3, [r7, #32]
 8001c44:	441a      	add	r2, r3
 8001c46:	6839      	ldr	r1, [r7, #0]
 8001c48:	6a3b      	ldr	r3, [r7, #32]
 8001c4a:	440b      	add	r3, r1
 8001c4c:	7812      	ldrb	r2, [r2, #0]
 8001c4e:	701a      	strb	r2, [r3, #0]
    for (ByteCounter = 0; ByteCounter < DLCtoBytes[pRxHeader->DataLength]; ByteCounter++)
 8001c50:	6a3b      	ldr	r3, [r7, #32]
 8001c52:	3301      	adds	r3, #1
 8001c54:	623b      	str	r3, [r7, #32]
 8001c56:	687b      	ldr	r3, [r7, #4]
 8001c58:	68db      	ldr	r3, [r3, #12]
 8001c5a:	4a11      	ldr	r2, [pc, #68]	@ (8001ca0 <HAL_FDCAN_GetRxMessage+0x20c>)
 8001c5c:	5cd3      	ldrb	r3, [r2, r3]
 8001c5e:	461a      	mov	r2, r3
 8001c60:	6a3b      	ldr	r3, [r7, #32]
 8001c62:	4293      	cmp	r3, r2
 8001c64:	d3ec      	bcc.n	8001c40 <HAL_FDCAN_GetRxMessage+0x1ac>
    }

    if (RxLocation == FDCAN_RX_FIFO0) /* Rx element is assigned to the Rx FIFO 0 */
 8001c66:	68bb      	ldr	r3, [r7, #8]
 8001c68:	2b40      	cmp	r3, #64	@ 0x40
 8001c6a:	d105      	bne.n	8001c78 <HAL_FDCAN_GetRxMessage+0x1e4>
    {
      /* Acknowledge the Rx FIFO 0 that the oldest element is read so that it increments the GetIndex */
      hfdcan->Instance->RXF0A = GetIndex;
 8001c6c:	68fb      	ldr	r3, [r7, #12]
 8001c6e:	681b      	ldr	r3, [r3, #0]
 8001c70:	69fa      	ldr	r2, [r7, #28]
 8001c72:	f8c3 2094 	str.w	r2, [r3, #148]	@ 0x94
 8001c76:	e004      	b.n	8001c82 <HAL_FDCAN_GetRxMessage+0x1ee>
    }
    else /* Rx element is assigned to the Rx FIFO 1 */
    {
      /* Acknowledge the Rx FIFO 1 that the oldest element is read so that it increments the GetIndex */
      hfdcan->Instance->RXF1A = GetIndex;
 8001c78:	68fb      	ldr	r3, [r7, #12]
 8001c7a:	681b      	ldr	r3, [r3, #0]
 8001c7c:	69fa      	ldr	r2, [r7, #28]
 8001c7e:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c
    }

    /* Return function status */
    return HAL_OK;
 8001c82:	2300      	movs	r3, #0
 8001c84:	e006      	b.n	8001c94 <HAL_FDCAN_GetRxMessage+0x200>
  }
  else
  {
    /* Update error code */
    hfdcan->ErrorCode |= HAL_FDCAN_ERROR_NOT_STARTED;
 8001c86:	68fb      	ldr	r3, [r7, #12]
 8001c88:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001c8a:	f043 0208 	orr.w	r2, r3, #8
 8001c8e:	68fb      	ldr	r3, [r7, #12]
 8001c90:	661a      	str	r2, [r3, #96]	@ 0x60

    return HAL_ERROR;
 8001c92:	2301      	movs	r3, #1
  }
}
 8001c94:	4618      	mov	r0, r3
 8001c96:	372c      	adds	r7, #44	@ 0x2c
 8001c98:	46bd      	mov	sp, r7
 8001c9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c9e:	4770      	bx	lr
 8001ca0:	080079f8 	.word	0x080079f8

08001ca4 <HAL_FDCAN_ActivateNotification>:
  *           - FDCAN_IT_TX_ABORT_COMPLETE
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_FDCAN_ActivateNotification(FDCAN_HandleTypeDef *hfdcan, uint32_t ActiveITs,
                                                 uint32_t BufferIndexes)
{
 8001ca4:	b480      	push	{r7}
 8001ca6:	b087      	sub	sp, #28
 8001ca8:	af00      	add	r7, sp, #0
 8001caa:	60f8      	str	r0, [r7, #12]
 8001cac:	60b9      	str	r1, [r7, #8]
 8001cae:	607a      	str	r2, [r7, #4]
  HAL_FDCAN_StateTypeDef state = hfdcan->State;
 8001cb0:	68fb      	ldr	r3, [r7, #12]
 8001cb2:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 8001cb6:	75fb      	strb	r3, [r7, #23]
  if ((ActiveITs & (FDCAN_IT_TX_COMPLETE | FDCAN_IT_TX_ABORT_COMPLETE)) != 0U)
  {
    assert_param(IS_FDCAN_TX_LOCATION_LIST(BufferIndexes));
  }

  if ((state == HAL_FDCAN_STATE_READY) || (state == HAL_FDCAN_STATE_BUSY))
 8001cb8:	7dfb      	ldrb	r3, [r7, #23]
 8001cba:	2b01      	cmp	r3, #1
 8001cbc:	d003      	beq.n	8001cc6 <HAL_FDCAN_ActivateNotification+0x22>
 8001cbe:	7dfb      	ldrb	r3, [r7, #23]
 8001cc0:	2b02      	cmp	r3, #2
 8001cc2:	f040 80c8 	bne.w	8001e56 <HAL_FDCAN_ActivateNotification+0x1b2>
  {
    /* Get interrupts line selection */
    ITs_lines_selection = hfdcan->Instance->ILS;
 8001cc6:	68fb      	ldr	r3, [r7, #12]
 8001cc8:	681b      	ldr	r3, [r3, #0]
 8001cca:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001ccc:	613b      	str	r3, [r7, #16]

    /* Enable Interrupt lines */
    if ((((ActiveITs & FDCAN_IT_LIST_RX_FIFO0) != 0U)
 8001cce:	68bb      	ldr	r3, [r7, #8]
 8001cd0:	f003 0307 	and.w	r3, r3, #7
 8001cd4:	2b00      	cmp	r3, #0
 8001cd6:	d004      	beq.n	8001ce2 <HAL_FDCAN_ActivateNotification+0x3e>
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_RX_FIFO0) == 0U)) || \
 8001cd8:	693b      	ldr	r3, [r7, #16]
 8001cda:	f003 0301 	and.w	r3, r3, #1
 8001cde:	2b00      	cmp	r3, #0
 8001ce0:	d03b      	beq.n	8001d5a <HAL_FDCAN_ActivateNotification+0xb6>
        (((ActiveITs & FDCAN_IT_LIST_RX_FIFO1)       != 0U)
 8001ce2:	68bb      	ldr	r3, [r7, #8]
 8001ce4:	f003 0338 	and.w	r3, r3, #56	@ 0x38
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_RX_FIFO0) == 0U)) || \
 8001ce8:	2b00      	cmp	r3, #0
 8001cea:	d004      	beq.n	8001cf6 <HAL_FDCAN_ActivateNotification+0x52>
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_RX_FIFO1) == 0U)) || \
 8001cec:	693b      	ldr	r3, [r7, #16]
 8001cee:	f003 0302 	and.w	r3, r3, #2
 8001cf2:	2b00      	cmp	r3, #0
 8001cf4:	d031      	beq.n	8001d5a <HAL_FDCAN_ActivateNotification+0xb6>
        (((ActiveITs & FDCAN_IT_LIST_SMSG)           != 0U)
 8001cf6:	68bb      	ldr	r3, [r7, #8]
 8001cf8:	f403 73e0 	and.w	r3, r3, #448	@ 0x1c0
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_RX_FIFO1) == 0U)) || \
 8001cfc:	2b00      	cmp	r3, #0
 8001cfe:	d004      	beq.n	8001d0a <HAL_FDCAN_ActivateNotification+0x66>
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_SMSG)     == 0U)) || \
 8001d00:	693b      	ldr	r3, [r7, #16]
 8001d02:	f003 0304 	and.w	r3, r3, #4
 8001d06:	2b00      	cmp	r3, #0
 8001d08:	d027      	beq.n	8001d5a <HAL_FDCAN_ActivateNotification+0xb6>
        (((ActiveITs & FDCAN_IT_LIST_TX_FIFO_ERROR)  != 0U)
 8001d0a:	68bb      	ldr	r3, [r7, #8]
 8001d0c:	f403 53f0 	and.w	r3, r3, #7680	@ 0x1e00
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_SMSG)     == 0U)) || \
 8001d10:	2b00      	cmp	r3, #0
 8001d12:	d004      	beq.n	8001d1e <HAL_FDCAN_ActivateNotification+0x7a>
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_TX_FIFO_ERROR)  == 0U)) || \
 8001d14:	693b      	ldr	r3, [r7, #16]
 8001d16:	f003 0308 	and.w	r3, r3, #8
 8001d1a:	2b00      	cmp	r3, #0
 8001d1c:	d01d      	beq.n	8001d5a <HAL_FDCAN_ActivateNotification+0xb6>
        (((ActiveITs & FDCAN_IT_LIST_MISC)           != 0U)
 8001d1e:	68bb      	ldr	r3, [r7, #8]
 8001d20:	f403 4360 	and.w	r3, r3, #57344	@ 0xe000
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_TX_FIFO_ERROR)  == 0U)) || \
 8001d24:	2b00      	cmp	r3, #0
 8001d26:	d004      	beq.n	8001d32 <HAL_FDCAN_ActivateNotification+0x8e>
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_MISC)           == 0U)) || \
 8001d28:	693b      	ldr	r3, [r7, #16]
 8001d2a:	f003 0310 	and.w	r3, r3, #16
 8001d2e:	2b00      	cmp	r3, #0
 8001d30:	d013      	beq.n	8001d5a <HAL_FDCAN_ActivateNotification+0xb6>
        (((ActiveITs & FDCAN_IT_LIST_BIT_LINE_ERROR) != 0U)
 8001d32:	68bb      	ldr	r3, [r7, #8]
 8001d34:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_MISC)           == 0U)) || \
 8001d38:	2b00      	cmp	r3, #0
 8001d3a:	d004      	beq.n	8001d46 <HAL_FDCAN_ActivateNotification+0xa2>
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_BIT_LINE_ERROR) == 0U)) || \
 8001d3c:	693b      	ldr	r3, [r7, #16]
 8001d3e:	f003 0320 	and.w	r3, r3, #32
 8001d42:	2b00      	cmp	r3, #0
 8001d44:	d009      	beq.n	8001d5a <HAL_FDCAN_ActivateNotification+0xb6>
        (((ActiveITs & FDCAN_IT_LIST_PROTOCOL_ERROR) != 0U)
 8001d46:	68bb      	ldr	r3, [r7, #8]
 8001d48:	f403 037c 	and.w	r3, r3, #16515072	@ 0xfc0000
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_BIT_LINE_ERROR) == 0U)) || \
 8001d4c:	2b00      	cmp	r3, #0
 8001d4e:	d00c      	beq.n	8001d6a <HAL_FDCAN_ActivateNotification+0xc6>
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_PROTOCOL_ERROR) == 0U)))
 8001d50:	693b      	ldr	r3, [r7, #16]
 8001d52:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8001d56:	2b00      	cmp	r3, #0
 8001d58:	d107      	bne.n	8001d6a <HAL_FDCAN_ActivateNotification+0xc6>
    {
      /* Enable Interrupt line 0 */
      SET_BIT(hfdcan->Instance->ILE, FDCAN_INTERRUPT_LINE0);
 8001d5a:	68fb      	ldr	r3, [r7, #12]
 8001d5c:	681b      	ldr	r3, [r3, #0]
 8001d5e:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8001d60:	68fb      	ldr	r3, [r7, #12]
 8001d62:	681b      	ldr	r3, [r3, #0]
 8001d64:	f042 0201 	orr.w	r2, r2, #1
 8001d68:	65da      	str	r2, [r3, #92]	@ 0x5c
    }
    if ((((ActiveITs & FDCAN_IT_LIST_RX_FIFO0)       != 0U)
 8001d6a:	68bb      	ldr	r3, [r7, #8]
 8001d6c:	f003 0307 	and.w	r3, r3, #7
 8001d70:	2b00      	cmp	r3, #0
 8001d72:	d004      	beq.n	8001d7e <HAL_FDCAN_ActivateNotification+0xda>
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_RX_FIFO0)      != 0U)) || \
 8001d74:	693b      	ldr	r3, [r7, #16]
 8001d76:	f003 0301 	and.w	r3, r3, #1
 8001d7a:	2b00      	cmp	r3, #0
 8001d7c:	d13b      	bne.n	8001df6 <HAL_FDCAN_ActivateNotification+0x152>
        (((ActiveITs & FDCAN_IT_LIST_RX_FIFO1)       != 0U)
 8001d7e:	68bb      	ldr	r3, [r7, #8]
 8001d80:	f003 0338 	and.w	r3, r3, #56	@ 0x38
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_RX_FIFO0)      != 0U)) || \
 8001d84:	2b00      	cmp	r3, #0
 8001d86:	d004      	beq.n	8001d92 <HAL_FDCAN_ActivateNotification+0xee>
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_RX_FIFO1)       != 0U)) || \
 8001d88:	693b      	ldr	r3, [r7, #16]
 8001d8a:	f003 0302 	and.w	r3, r3, #2
 8001d8e:	2b00      	cmp	r3, #0
 8001d90:	d131      	bne.n	8001df6 <HAL_FDCAN_ActivateNotification+0x152>
        (((ActiveITs & FDCAN_IT_LIST_SMSG)           != 0U)
 8001d92:	68bb      	ldr	r3, [r7, #8]
 8001d94:	f403 73e0 	and.w	r3, r3, #448	@ 0x1c0
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_RX_FIFO1)       != 0U)) || \
 8001d98:	2b00      	cmp	r3, #0
 8001d9a:	d004      	beq.n	8001da6 <HAL_FDCAN_ActivateNotification+0x102>
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_SMSG)           != 0U)) || \
 8001d9c:	693b      	ldr	r3, [r7, #16]
 8001d9e:	f003 0304 	and.w	r3, r3, #4
 8001da2:	2b00      	cmp	r3, #0
 8001da4:	d127      	bne.n	8001df6 <HAL_FDCAN_ActivateNotification+0x152>
        (((ActiveITs & FDCAN_IT_LIST_TX_FIFO_ERROR)  != 0U)
 8001da6:	68bb      	ldr	r3, [r7, #8]
 8001da8:	f403 53f0 	and.w	r3, r3, #7680	@ 0x1e00
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_SMSG)           != 0U)) || \
 8001dac:	2b00      	cmp	r3, #0
 8001dae:	d004      	beq.n	8001dba <HAL_FDCAN_ActivateNotification+0x116>
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_TX_FIFO_ERROR)  != 0U)) || \
 8001db0:	693b      	ldr	r3, [r7, #16]
 8001db2:	f003 0308 	and.w	r3, r3, #8
 8001db6:	2b00      	cmp	r3, #0
 8001db8:	d11d      	bne.n	8001df6 <HAL_FDCAN_ActivateNotification+0x152>
        (((ActiveITs & FDCAN_IT_LIST_MISC)           != 0U)
 8001dba:	68bb      	ldr	r3, [r7, #8]
 8001dbc:	f403 4360 	and.w	r3, r3, #57344	@ 0xe000
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_TX_FIFO_ERROR)  != 0U)) || \
 8001dc0:	2b00      	cmp	r3, #0
 8001dc2:	d004      	beq.n	8001dce <HAL_FDCAN_ActivateNotification+0x12a>
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_MISC)           != 0U)) || \
 8001dc4:	693b      	ldr	r3, [r7, #16]
 8001dc6:	f003 0310 	and.w	r3, r3, #16
 8001dca:	2b00      	cmp	r3, #0
 8001dcc:	d113      	bne.n	8001df6 <HAL_FDCAN_ActivateNotification+0x152>
        (((ActiveITs & FDCAN_IT_LIST_BIT_LINE_ERROR) != 0U)
 8001dce:	68bb      	ldr	r3, [r7, #8]
 8001dd0:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_MISC)           != 0U)) || \
 8001dd4:	2b00      	cmp	r3, #0
 8001dd6:	d004      	beq.n	8001de2 <HAL_FDCAN_ActivateNotification+0x13e>
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_BIT_LINE_ERROR) != 0U)) || \
 8001dd8:	693b      	ldr	r3, [r7, #16]
 8001dda:	f003 0320 	and.w	r3, r3, #32
 8001dde:	2b00      	cmp	r3, #0
 8001de0:	d109      	bne.n	8001df6 <HAL_FDCAN_ActivateNotification+0x152>
        (((ActiveITs & FDCAN_IT_LIST_PROTOCOL_ERROR) != 0U)
 8001de2:	68bb      	ldr	r3, [r7, #8]
 8001de4:	f403 037c 	and.w	r3, r3, #16515072	@ 0xfc0000
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_BIT_LINE_ERROR) != 0U)) || \
 8001de8:	2b00      	cmp	r3, #0
 8001dea:	d00c      	beq.n	8001e06 <HAL_FDCAN_ActivateNotification+0x162>
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_PROTOCOL_ERROR) != 0U)))
 8001dec:	693b      	ldr	r3, [r7, #16]
 8001dee:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8001df2:	2b00      	cmp	r3, #0
 8001df4:	d007      	beq.n	8001e06 <HAL_FDCAN_ActivateNotification+0x162>
    {
      /* Enable Interrupt line 1 */
      SET_BIT(hfdcan->Instance->ILE, FDCAN_INTERRUPT_LINE1);
 8001df6:	68fb      	ldr	r3, [r7, #12]
 8001df8:	681b      	ldr	r3, [r3, #0]
 8001dfa:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8001dfc:	68fb      	ldr	r3, [r7, #12]
 8001dfe:	681b      	ldr	r3, [r3, #0]
 8001e00:	f042 0202 	orr.w	r2, r2, #2
 8001e04:	65da      	str	r2, [r3, #92]	@ 0x5c
    }

    if ((ActiveITs & FDCAN_IT_TX_COMPLETE) != 0U)
 8001e06:	68bb      	ldr	r3, [r7, #8]
 8001e08:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8001e0c:	2b00      	cmp	r3, #0
 8001e0e:	d009      	beq.n	8001e24 <HAL_FDCAN_ActivateNotification+0x180>
    {
      /* Enable Tx Buffer Transmission Interrupt to set TC flag in IR register,
         but interrupt will only occur if TC is enabled in IE register */
      SET_BIT(hfdcan->Instance->TXBTIE, BufferIndexes);
 8001e10:	68fb      	ldr	r3, [r7, #12]
 8001e12:	681b      	ldr	r3, [r3, #0]
 8001e14:	f8d3 10dc 	ldr.w	r1, [r3, #220]	@ 0xdc
 8001e18:	68fb      	ldr	r3, [r7, #12]
 8001e1a:	681b      	ldr	r3, [r3, #0]
 8001e1c:	687a      	ldr	r2, [r7, #4]
 8001e1e:	430a      	orrs	r2, r1
 8001e20:	f8c3 20dc 	str.w	r2, [r3, #220]	@ 0xdc
    }

    if ((ActiveITs & FDCAN_IT_TX_ABORT_COMPLETE) != 0U)
 8001e24:	68bb      	ldr	r3, [r7, #8]
 8001e26:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001e2a:	2b00      	cmp	r3, #0
 8001e2c:	d009      	beq.n	8001e42 <HAL_FDCAN_ActivateNotification+0x19e>
    {
      /* Enable Tx Buffer Cancellation Finished Interrupt to set TCF flag in IR register,
         but interrupt will only occur if TCF is enabled in IE register */
      SET_BIT(hfdcan->Instance->TXBCIE, BufferIndexes);
 8001e2e:	68fb      	ldr	r3, [r7, #12]
 8001e30:	681b      	ldr	r3, [r3, #0]
 8001e32:	f8d3 10e0 	ldr.w	r1, [r3, #224]	@ 0xe0
 8001e36:	68fb      	ldr	r3, [r7, #12]
 8001e38:	681b      	ldr	r3, [r3, #0]
 8001e3a:	687a      	ldr	r2, [r7, #4]
 8001e3c:	430a      	orrs	r2, r1
 8001e3e:	f8c3 20e0 	str.w	r2, [r3, #224]	@ 0xe0
    }

    /* Enable the selected interrupts */
    __HAL_FDCAN_ENABLE_IT(hfdcan, ActiveITs);
 8001e42:	68fb      	ldr	r3, [r7, #12]
 8001e44:	681b      	ldr	r3, [r3, #0]
 8001e46:	6d59      	ldr	r1, [r3, #84]	@ 0x54
 8001e48:	68fb      	ldr	r3, [r7, #12]
 8001e4a:	681b      	ldr	r3, [r3, #0]
 8001e4c:	68ba      	ldr	r2, [r7, #8]
 8001e4e:	430a      	orrs	r2, r1
 8001e50:	655a      	str	r2, [r3, #84]	@ 0x54

    /* Return function status */
    return HAL_OK;
 8001e52:	2300      	movs	r3, #0
 8001e54:	e006      	b.n	8001e64 <HAL_FDCAN_ActivateNotification+0x1c0>
  }
  else
  {
    /* Update error code */
    hfdcan->ErrorCode |= HAL_FDCAN_ERROR_NOT_INITIALIZED;
 8001e56:	68fb      	ldr	r3, [r7, #12]
 8001e58:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001e5a:	f043 0202 	orr.w	r2, r3, #2
 8001e5e:	68fb      	ldr	r3, [r7, #12]
 8001e60:	661a      	str	r2, [r3, #96]	@ 0x60

    return HAL_ERROR;
 8001e62:	2301      	movs	r3, #1
  }
}
 8001e64:	4618      	mov	r0, r3
 8001e66:	371c      	adds	r7, #28
 8001e68:	46bd      	mov	sp, r7
 8001e6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e6e:	4770      	bx	lr

08001e70 <HAL_FDCAN_IRQHandler>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval HAL status
  */
void HAL_FDCAN_IRQHandler(FDCAN_HandleTypeDef *hfdcan)
{
 8001e70:	b580      	push	{r7, lr}
 8001e72:	b08c      	sub	sp, #48	@ 0x30
 8001e74:	af00      	add	r7, sp, #0
 8001e76:	6078      	str	r0, [r7, #4]
  uint32_t TransmittedBuffers;
  uint32_t AbortedBuffers;
  uint32_t itsource;
  uint32_t itflag;

  TxEventFifoITs = hfdcan->Instance->IR & FDCAN_TX_EVENT_FIFO_MASK;
 8001e78:	687b      	ldr	r3, [r7, #4]
 8001e7a:	681b      	ldr	r3, [r3, #0]
 8001e7c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8001e7e:	f403 53e0 	and.w	r3, r3, #7168	@ 0x1c00
 8001e82:	62fb      	str	r3, [r7, #44]	@ 0x2c
  TxEventFifoITs &= hfdcan->Instance->IE;
 8001e84:	687b      	ldr	r3, [r7, #4]
 8001e86:	681b      	ldr	r3, [r3, #0]
 8001e88:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001e8a:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8001e8c:	4013      	ands	r3, r2
 8001e8e:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RxFifo0ITs = hfdcan->Instance->IR & FDCAN_RX_FIFO0_MASK;
 8001e90:	687b      	ldr	r3, [r7, #4]
 8001e92:	681b      	ldr	r3, [r3, #0]
 8001e94:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8001e96:	f003 0307 	and.w	r3, r3, #7
 8001e9a:	62bb      	str	r3, [r7, #40]	@ 0x28
  RxFifo0ITs &= hfdcan->Instance->IE;
 8001e9c:	687b      	ldr	r3, [r7, #4]
 8001e9e:	681b      	ldr	r3, [r3, #0]
 8001ea0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001ea2:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8001ea4:	4013      	ands	r3, r2
 8001ea6:	62bb      	str	r3, [r7, #40]	@ 0x28
  RxFifo1ITs = hfdcan->Instance->IR & FDCAN_RX_FIFO1_MASK;
 8001ea8:	687b      	ldr	r3, [r7, #4]
 8001eaa:	681b      	ldr	r3, [r3, #0]
 8001eac:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8001eae:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8001eb2:	627b      	str	r3, [r7, #36]	@ 0x24
  RxFifo1ITs &= hfdcan->Instance->IE;
 8001eb4:	687b      	ldr	r3, [r7, #4]
 8001eb6:	681b      	ldr	r3, [r3, #0]
 8001eb8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001eba:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8001ebc:	4013      	ands	r3, r2
 8001ebe:	627b      	str	r3, [r7, #36]	@ 0x24
  Errors = hfdcan->Instance->IR & FDCAN_ERROR_MASK;
 8001ec0:	687b      	ldr	r3, [r7, #4]
 8001ec2:	681b      	ldr	r3, [r3, #0]
 8001ec4:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8001ec6:	f403 0371 	and.w	r3, r3, #15794176	@ 0xf10000
 8001eca:	623b      	str	r3, [r7, #32]
  Errors &= hfdcan->Instance->IE;
 8001ecc:	687b      	ldr	r3, [r7, #4]
 8001ece:	681b      	ldr	r3, [r3, #0]
 8001ed0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001ed2:	6a3a      	ldr	r2, [r7, #32]
 8001ed4:	4013      	ands	r3, r2
 8001ed6:	623b      	str	r3, [r7, #32]
  ErrorStatusITs = hfdcan->Instance->IR & FDCAN_ERROR_STATUS_MASK;
 8001ed8:	687b      	ldr	r3, [r7, #4]
 8001eda:	681b      	ldr	r3, [r3, #0]
 8001edc:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8001ede:	f403 2360 	and.w	r3, r3, #917504	@ 0xe0000
 8001ee2:	61fb      	str	r3, [r7, #28]
  ErrorStatusITs &= hfdcan->Instance->IE;
 8001ee4:	687b      	ldr	r3, [r7, #4]
 8001ee6:	681b      	ldr	r3, [r3, #0]
 8001ee8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001eea:	69fa      	ldr	r2, [r7, #28]
 8001eec:	4013      	ands	r3, r2
 8001eee:	61fb      	str	r3, [r7, #28]
  itsource = hfdcan->Instance->IE;
 8001ef0:	687b      	ldr	r3, [r7, #4]
 8001ef2:	681b      	ldr	r3, [r3, #0]
 8001ef4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001ef6:	61bb      	str	r3, [r7, #24]
  itflag = hfdcan->Instance->IR;
 8001ef8:	687b      	ldr	r3, [r7, #4]
 8001efa:	681b      	ldr	r3, [r3, #0]
 8001efc:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8001efe:	617b      	str	r3, [r7, #20]

  /* High Priority Message interrupt management *******************************/
  if (FDCAN_CHECK_FLAG(itflag, FDCAN_FLAG_RX_HIGH_PRIORITY_MSG) != RESET)
 8001f00:	697b      	ldr	r3, [r7, #20]
 8001f02:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8001f06:	2b00      	cmp	r3, #0
 8001f08:	d00b      	beq.n	8001f22 <HAL_FDCAN_IRQHandler+0xb2>
  {
    if (FDCAN_CHECK_IT_SOURCE(itsource, FDCAN_IT_RX_HIGH_PRIORITY_MSG) != RESET)
 8001f0a:	69bb      	ldr	r3, [r7, #24]
 8001f0c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8001f10:	2b00      	cmp	r3, #0
 8001f12:	d006      	beq.n	8001f22 <HAL_FDCAN_IRQHandler+0xb2>
    {
      /* Clear the High Priority Message flag */
      __HAL_FDCAN_CLEAR_FLAG(hfdcan, FDCAN_FLAG_RX_HIGH_PRIORITY_MSG);
 8001f14:	687b      	ldr	r3, [r7, #4]
 8001f16:	681b      	ldr	r3, [r3, #0]
 8001f18:	2240      	movs	r2, #64	@ 0x40
 8001f1a:	651a      	str	r2, [r3, #80]	@ 0x50
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hfdcan->HighPriorityMessageCallback(hfdcan);
#else
      /* High Priority Message Callback */
      HAL_FDCAN_HighPriorityMessageCallback(hfdcan);
 8001f1c:	6878      	ldr	r0, [r7, #4]
 8001f1e:	f000 f916 	bl	800214e <HAL_FDCAN_HighPriorityMessageCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
    }
  }

  /* Transmission Abort interrupt management **********************************/
  if (FDCAN_CHECK_FLAG(itflag, FDCAN_FLAG_TX_ABORT_COMPLETE) != RESET)
 8001f22:	697b      	ldr	r3, [r7, #20]
 8001f24:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001f28:	2b00      	cmp	r3, #0
 8001f2a:	d019      	beq.n	8001f60 <HAL_FDCAN_IRQHandler+0xf0>
  {
    if (FDCAN_CHECK_IT_SOURCE(itsource, FDCAN_IT_TX_ABORT_COMPLETE) != RESET)
 8001f2c:	69bb      	ldr	r3, [r7, #24]
 8001f2e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001f32:	2b00      	cmp	r3, #0
 8001f34:	d014      	beq.n	8001f60 <HAL_FDCAN_IRQHandler+0xf0>
    {
      /* List of aborted monitored buffers */
      AbortedBuffers = hfdcan->Instance->TXBCF;
 8001f36:	687b      	ldr	r3, [r7, #4]
 8001f38:	681b      	ldr	r3, [r3, #0]
 8001f3a:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 8001f3e:	613b      	str	r3, [r7, #16]
      AbortedBuffers &= hfdcan->Instance->TXBCIE;
 8001f40:	687b      	ldr	r3, [r7, #4]
 8001f42:	681b      	ldr	r3, [r3, #0]
 8001f44:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001f48:	693a      	ldr	r2, [r7, #16]
 8001f4a:	4013      	ands	r3, r2
 8001f4c:	613b      	str	r3, [r7, #16]

      /* Clear the Transmission Cancellation flag */
      __HAL_FDCAN_CLEAR_FLAG(hfdcan, FDCAN_FLAG_TX_ABORT_COMPLETE);
 8001f4e:	687b      	ldr	r3, [r7, #4]
 8001f50:	681b      	ldr	r3, [r3, #0]
 8001f52:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8001f56:	651a      	str	r2, [r3, #80]	@ 0x50
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hfdcan->TxBufferAbortCallback(hfdcan, AbortedBuffers);
#else
      /* Transmission Cancellation Callback */
      HAL_FDCAN_TxBufferAbortCallback(hfdcan, AbortedBuffers);
 8001f58:	6939      	ldr	r1, [r7, #16]
 8001f5a:	6878      	ldr	r0, [r7, #4]
 8001f5c:	f000 f8d8 	bl	8002110 <HAL_FDCAN_TxBufferAbortCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
    }
  }

  /* Tx event FIFO interrupts management **************************************/
  if (TxEventFifoITs != 0U)
 8001f60:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001f62:	2b00      	cmp	r3, #0
 8001f64:	d007      	beq.n	8001f76 <HAL_FDCAN_IRQHandler+0x106>
  {
    /* Clear the Tx Event FIFO flags */
    __HAL_FDCAN_CLEAR_FLAG(hfdcan, TxEventFifoITs);
 8001f66:	687b      	ldr	r3, [r7, #4]
 8001f68:	681b      	ldr	r3, [r3, #0]
 8001f6a:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8001f6c:	651a      	str	r2, [r3, #80]	@ 0x50
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
    /* Call registered callback*/
    hfdcan->TxEventFifoCallback(hfdcan, TxEventFifoITs);
#else
    /* Tx Event FIFO Callback */
    HAL_FDCAN_TxEventFifoCallback(hfdcan, TxEventFifoITs);
 8001f6e:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8001f70:	6878      	ldr	r0, [r7, #4]
 8001f72:	f000 f8a2 	bl	80020ba <HAL_FDCAN_TxEventFifoCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
  }

  /* Rx FIFO 0 interrupts management ******************************************/
  if (RxFifo0ITs != 0U)
 8001f76:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001f78:	2b00      	cmp	r3, #0
 8001f7a:	d007      	beq.n	8001f8c <HAL_FDCAN_IRQHandler+0x11c>
  {
    /* Clear the Rx FIFO 0 flags */
    __HAL_FDCAN_CLEAR_FLAG(hfdcan, RxFifo0ITs);
 8001f7c:	687b      	ldr	r3, [r7, #4]
 8001f7e:	681b      	ldr	r3, [r3, #0]
 8001f80:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8001f82:	651a      	str	r2, [r3, #80]	@ 0x50
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
    /* Call registered callback*/
    hfdcan->RxFifo0Callback(hfdcan, RxFifo0ITs);
#else
    /* Rx FIFO 0 Callback */
    HAL_FDCAN_RxFifo0Callback(hfdcan, RxFifo0ITs);
 8001f84:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8001f86:	6878      	ldr	r0, [r7, #4]
 8001f88:	f7fe fcfa 	bl	8000980 <HAL_FDCAN_RxFifo0Callback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
  }

  /* Rx FIFO 1 interrupts management ******************************************/
  if (RxFifo1ITs != 0U)
 8001f8c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001f8e:	2b00      	cmp	r3, #0
 8001f90:	d007      	beq.n	8001fa2 <HAL_FDCAN_IRQHandler+0x132>
  {
    /* Clear the Rx FIFO 1 flags */
    __HAL_FDCAN_CLEAR_FLAG(hfdcan, RxFifo1ITs);
 8001f92:	687b      	ldr	r3, [r7, #4]
 8001f94:	681b      	ldr	r3, [r3, #0]
 8001f96:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8001f98:	651a      	str	r2, [r3, #80]	@ 0x50
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
    /* Call registered callback*/
    hfdcan->RxFifo1Callback(hfdcan, RxFifo1ITs);
#else
    /* Rx FIFO 1 Callback */
    HAL_FDCAN_RxFifo1Callback(hfdcan, RxFifo1ITs);
 8001f9a:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8001f9c:	6878      	ldr	r0, [r7, #4]
 8001f9e:	f000 f897 	bl	80020d0 <HAL_FDCAN_RxFifo1Callback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
  }

  /* Tx FIFO empty interrupt management ***************************************/
  if (FDCAN_CHECK_FLAG(itflag, FDCAN_FLAG_TX_FIFO_EMPTY) != RESET)
 8001fa2:	697b      	ldr	r3, [r7, #20]
 8001fa4:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8001fa8:	2b00      	cmp	r3, #0
 8001faa:	d00c      	beq.n	8001fc6 <HAL_FDCAN_IRQHandler+0x156>
  {
    if (FDCAN_CHECK_IT_SOURCE(itsource, FDCAN_IT_TX_FIFO_EMPTY) != RESET)
 8001fac:	69bb      	ldr	r3, [r7, #24]
 8001fae:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8001fb2:	2b00      	cmp	r3, #0
 8001fb4:	d007      	beq.n	8001fc6 <HAL_FDCAN_IRQHandler+0x156>
    {
      /* Clear the Tx FIFO empty flag */
      __HAL_FDCAN_CLEAR_FLAG(hfdcan, FDCAN_FLAG_TX_FIFO_EMPTY);
 8001fb6:	687b      	ldr	r3, [r7, #4]
 8001fb8:	681b      	ldr	r3, [r3, #0]
 8001fba:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8001fbe:	651a      	str	r2, [r3, #80]	@ 0x50
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hfdcan->TxFifoEmptyCallback(hfdcan);
#else
      /* Tx FIFO empty Callback */
      HAL_FDCAN_TxFifoEmptyCallback(hfdcan);
 8001fc0:	6878      	ldr	r0, [r7, #4]
 8001fc2:	f000 f890 	bl	80020e6 <HAL_FDCAN_TxFifoEmptyCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
    }
  }

  /* Transmission Complete interrupt management *******************************/
  if (FDCAN_CHECK_FLAG(itflag, FDCAN_FLAG_TX_COMPLETE) != RESET)
 8001fc6:	697b      	ldr	r3, [r7, #20]
 8001fc8:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8001fcc:	2b00      	cmp	r3, #0
 8001fce:	d018      	beq.n	8002002 <HAL_FDCAN_IRQHandler+0x192>
  {
    if (FDCAN_CHECK_IT_SOURCE(itsource, FDCAN_IT_TX_COMPLETE) != RESET)
 8001fd0:	69bb      	ldr	r3, [r7, #24]
 8001fd2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8001fd6:	2b00      	cmp	r3, #0
 8001fd8:	d013      	beq.n	8002002 <HAL_FDCAN_IRQHandler+0x192>
    {
      /* List of transmitted monitored buffers */
      TransmittedBuffers = hfdcan->Instance->TXBTO;
 8001fda:	687b      	ldr	r3, [r7, #4]
 8001fdc:	681b      	ldr	r3, [r3, #0]
 8001fde:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
 8001fe2:	60fb      	str	r3, [r7, #12]
      TransmittedBuffers &= hfdcan->Instance->TXBTIE;
 8001fe4:	687b      	ldr	r3, [r7, #4]
 8001fe6:	681b      	ldr	r3, [r3, #0]
 8001fe8:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
 8001fec:	68fa      	ldr	r2, [r7, #12]
 8001fee:	4013      	ands	r3, r2
 8001ff0:	60fb      	str	r3, [r7, #12]

      /* Clear the Transmission Complete flag */
      __HAL_FDCAN_CLEAR_FLAG(hfdcan, FDCAN_FLAG_TX_COMPLETE);
 8001ff2:	687b      	ldr	r3, [r7, #4]
 8001ff4:	681b      	ldr	r3, [r3, #0]
 8001ff6:	2280      	movs	r2, #128	@ 0x80
 8001ff8:	651a      	str	r2, [r3, #80]	@ 0x50
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hfdcan->TxBufferCompleteCallback(hfdcan, TransmittedBuffers);
#else
      /* Transmission Complete Callback */
      HAL_FDCAN_TxBufferCompleteCallback(hfdcan, TransmittedBuffers);
 8001ffa:	68f9      	ldr	r1, [r7, #12]
 8001ffc:	6878      	ldr	r0, [r7, #4]
 8001ffe:	f000 f87c 	bl	80020fa <HAL_FDCAN_TxBufferCompleteCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
    }
  }

  /* Timestamp Wraparound interrupt management ********************************/
  if (FDCAN_CHECK_FLAG(itflag, FDCAN_FLAG_TIMESTAMP_WRAPAROUND) != RESET)
 8002002:	697b      	ldr	r3, [r7, #20]
 8002004:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8002008:	2b00      	cmp	r3, #0
 800200a:	d00c      	beq.n	8002026 <HAL_FDCAN_IRQHandler+0x1b6>
  {
    if (FDCAN_CHECK_IT_SOURCE(itsource, FDCAN_IT_TIMESTAMP_WRAPAROUND) != RESET)
 800200c:	69bb      	ldr	r3, [r7, #24]
 800200e:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8002012:	2b00      	cmp	r3, #0
 8002014:	d007      	beq.n	8002026 <HAL_FDCAN_IRQHandler+0x1b6>
    {
      /* Clear the Timestamp Wraparound flag */
      __HAL_FDCAN_CLEAR_FLAG(hfdcan, FDCAN_FLAG_TIMESTAMP_WRAPAROUND);
 8002016:	687b      	ldr	r3, [r7, #4]
 8002018:	681b      	ldr	r3, [r3, #0]
 800201a:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 800201e:	651a      	str	r2, [r3, #80]	@ 0x50
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hfdcan->TimestampWraparoundCallback(hfdcan);
#else
      /* Timestamp Wraparound Callback */
      HAL_FDCAN_TimestampWraparoundCallback(hfdcan);
 8002020:	6878      	ldr	r0, [r7, #4]
 8002022:	f000 f880 	bl	8002126 <HAL_FDCAN_TimestampWraparoundCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
    }
  }

  /* Timeout Occurred interrupt management ************************************/
  if (FDCAN_CHECK_FLAG(itflag, FDCAN_FLAG_TIMEOUT_OCCURRED) != RESET)
 8002026:	697b      	ldr	r3, [r7, #20]
 8002028:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800202c:	2b00      	cmp	r3, #0
 800202e:	d00c      	beq.n	800204a <HAL_FDCAN_IRQHandler+0x1da>
  {
    if (FDCAN_CHECK_IT_SOURCE(itsource, FDCAN_IT_TIMEOUT_OCCURRED) != RESET)
 8002030:	69bb      	ldr	r3, [r7, #24]
 8002032:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8002036:	2b00      	cmp	r3, #0
 8002038:	d007      	beq.n	800204a <HAL_FDCAN_IRQHandler+0x1da>
    {
      /* Clear the Timeout Occurred flag */
      __HAL_FDCAN_CLEAR_FLAG(hfdcan, FDCAN_FLAG_TIMEOUT_OCCURRED);
 800203a:	687b      	ldr	r3, [r7, #4]
 800203c:	681b      	ldr	r3, [r3, #0]
 800203e:	f44f 4200 	mov.w	r2, #32768	@ 0x8000
 8002042:	651a      	str	r2, [r3, #80]	@ 0x50
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hfdcan->TimeoutOccurredCallback(hfdcan);
#else
      /* Timeout Occurred Callback */
      HAL_FDCAN_TimeoutOccurredCallback(hfdcan);
 8002044:	6878      	ldr	r0, [r7, #4]
 8002046:	f000 f878 	bl	800213a <HAL_FDCAN_TimeoutOccurredCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
    }
  }

  /* Message RAM access failure interrupt management **************************/
  if (FDCAN_CHECK_FLAG(itflag, FDCAN_FLAG_RAM_ACCESS_FAILURE) != RESET)
 800204a:	697b      	ldr	r3, [r7, #20]
 800204c:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8002050:	2b00      	cmp	r3, #0
 8002052:	d00f      	beq.n	8002074 <HAL_FDCAN_IRQHandler+0x204>
  {
    if (FDCAN_CHECK_IT_SOURCE(itsource, FDCAN_IT_RAM_ACCESS_FAILURE) != RESET)
 8002054:	69bb      	ldr	r3, [r7, #24]
 8002056:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800205a:	2b00      	cmp	r3, #0
 800205c:	d00a      	beq.n	8002074 <HAL_FDCAN_IRQHandler+0x204>
    {
      /* Clear the Message RAM access failure flag */
      __HAL_FDCAN_CLEAR_FLAG(hfdcan, FDCAN_FLAG_RAM_ACCESS_FAILURE);
 800205e:	687b      	ldr	r3, [r7, #4]
 8002060:	681b      	ldr	r3, [r3, #0]
 8002062:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 8002066:	651a      	str	r2, [r3, #80]	@ 0x50

      /* Update error code */
      hfdcan->ErrorCode |= HAL_FDCAN_ERROR_RAM_ACCESS;
 8002068:	687b      	ldr	r3, [r7, #4]
 800206a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800206c:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 8002070:	687b      	ldr	r3, [r7, #4]
 8002072:	661a      	str	r2, [r3, #96]	@ 0x60
    }
  }

  /* Error Status interrupts management ***************************************/
  if (ErrorStatusITs != 0U)
 8002074:	69fb      	ldr	r3, [r7, #28]
 8002076:	2b00      	cmp	r3, #0
 8002078:	d007      	beq.n	800208a <HAL_FDCAN_IRQHandler+0x21a>
  {
    /* Clear the Error flags */
    __HAL_FDCAN_CLEAR_FLAG(hfdcan, ErrorStatusITs);
 800207a:	687b      	ldr	r3, [r7, #4]
 800207c:	681b      	ldr	r3, [r3, #0]
 800207e:	69fa      	ldr	r2, [r7, #28]
 8002080:	651a      	str	r2, [r3, #80]	@ 0x50
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
    /* Call registered callback*/
    hfdcan->ErrorStatusCallback(hfdcan, ErrorStatusITs);
#else
    /* Error Status Callback */
    HAL_FDCAN_ErrorStatusCallback(hfdcan, ErrorStatusITs);
 8002082:	69f9      	ldr	r1, [r7, #28]
 8002084:	6878      	ldr	r0, [r7, #4]
 8002086:	f000 f876 	bl	8002176 <HAL_FDCAN_ErrorStatusCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
  }

  /* Error interrupts management **********************************************/
  if (Errors != 0U)
 800208a:	6a3b      	ldr	r3, [r7, #32]
 800208c:	2b00      	cmp	r3, #0
 800208e:	d009      	beq.n	80020a4 <HAL_FDCAN_IRQHandler+0x234>
  {
    /* Clear the Error flags */
    __HAL_FDCAN_CLEAR_FLAG(hfdcan, Errors);
 8002090:	687b      	ldr	r3, [r7, #4]
 8002092:	681b      	ldr	r3, [r3, #0]
 8002094:	6a3a      	ldr	r2, [r7, #32]
 8002096:	651a      	str	r2, [r3, #80]	@ 0x50

    /* Update error code */
    hfdcan->ErrorCode |= Errors;
 8002098:	687b      	ldr	r3, [r7, #4]
 800209a:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 800209c:	6a3b      	ldr	r3, [r7, #32]
 800209e:	431a      	orrs	r2, r3
 80020a0:	687b      	ldr	r3, [r7, #4]
 80020a2:	661a      	str	r2, [r3, #96]	@ 0x60
  }

  if (hfdcan->ErrorCode != HAL_FDCAN_ERROR_NONE)
 80020a4:	687b      	ldr	r3, [r7, #4]
 80020a6:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80020a8:	2b00      	cmp	r3, #0
 80020aa:	d002      	beq.n	80020b2 <HAL_FDCAN_IRQHandler+0x242>
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
    /* Call registered callback*/
    hfdcan->ErrorCallback(hfdcan);
#else
    /* Error Callback */
    HAL_FDCAN_ErrorCallback(hfdcan);
 80020ac:	6878      	ldr	r0, [r7, #4]
 80020ae:	f000 f858 	bl	8002162 <HAL_FDCAN_ErrorCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
  }
}
 80020b2:	bf00      	nop
 80020b4:	3730      	adds	r7, #48	@ 0x30
 80020b6:	46bd      	mov	sp, r7
 80020b8:	bd80      	pop	{r7, pc}

080020ba <HAL_FDCAN_TxEventFifoCallback>:
  * @param  TxEventFifoITs indicates which Tx Event FIFO interrupts are signaled.
  *         This parameter can be any combination of @arg FDCAN_Tx_Event_Fifo_Interrupts.
  * @retval None
  */
__weak void HAL_FDCAN_TxEventFifoCallback(FDCAN_HandleTypeDef *hfdcan, uint32_t TxEventFifoITs)
{
 80020ba:	b480      	push	{r7}
 80020bc:	b083      	sub	sp, #12
 80020be:	af00      	add	r7, sp, #0
 80020c0:	6078      	str	r0, [r7, #4]
 80020c2:	6039      	str	r1, [r7, #0]
  UNUSED(TxEventFifoITs);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_TxEventFifoCallback could be implemented in the user file
   */
}
 80020c4:	bf00      	nop
 80020c6:	370c      	adds	r7, #12
 80020c8:	46bd      	mov	sp, r7
 80020ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020ce:	4770      	bx	lr

080020d0 <HAL_FDCAN_RxFifo1Callback>:
  * @param  RxFifo1ITs indicates which Rx FIFO 1 interrupts are signaled.
  *         This parameter can be any combination of @arg FDCAN_Rx_Fifo1_Interrupts.
  * @retval None
  */
__weak void HAL_FDCAN_RxFifo1Callback(FDCAN_HandleTypeDef *hfdcan, uint32_t RxFifo1ITs)
{
 80020d0:	b480      	push	{r7}
 80020d2:	b083      	sub	sp, #12
 80020d4:	af00      	add	r7, sp, #0
 80020d6:	6078      	str	r0, [r7, #4]
 80020d8:	6039      	str	r1, [r7, #0]
  UNUSED(RxFifo1ITs);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_RxFifo1Callback could be implemented in the user file
   */
}
 80020da:	bf00      	nop
 80020dc:	370c      	adds	r7, #12
 80020de:	46bd      	mov	sp, r7
 80020e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020e4:	4770      	bx	lr

080020e6 <HAL_FDCAN_TxFifoEmptyCallback>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval None
  */
__weak void HAL_FDCAN_TxFifoEmptyCallback(FDCAN_HandleTypeDef *hfdcan)
{
 80020e6:	b480      	push	{r7}
 80020e8:	b083      	sub	sp, #12
 80020ea:	af00      	add	r7, sp, #0
 80020ec:	6078      	str	r0, [r7, #4]
  UNUSED(hfdcan);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_TxFifoEmptyCallback could be implemented in the user file
   */
}
 80020ee:	bf00      	nop
 80020f0:	370c      	adds	r7, #12
 80020f2:	46bd      	mov	sp, r7
 80020f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020f8:	4770      	bx	lr

080020fa <HAL_FDCAN_TxBufferCompleteCallback>:
  * @param  BufferIndexes Indexes of the transmitted buffers.
  *         This parameter can be any combination of @arg FDCAN_Tx_location.
  * @retval None
  */
__weak void HAL_FDCAN_TxBufferCompleteCallback(FDCAN_HandleTypeDef *hfdcan, uint32_t BufferIndexes)
{
 80020fa:	b480      	push	{r7}
 80020fc:	b083      	sub	sp, #12
 80020fe:	af00      	add	r7, sp, #0
 8002100:	6078      	str	r0, [r7, #4]
 8002102:	6039      	str	r1, [r7, #0]
  UNUSED(BufferIndexes);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_TxBufferCompleteCallback could be implemented in the user file
   */
}
 8002104:	bf00      	nop
 8002106:	370c      	adds	r7, #12
 8002108:	46bd      	mov	sp, r7
 800210a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800210e:	4770      	bx	lr

08002110 <HAL_FDCAN_TxBufferAbortCallback>:
  * @param  BufferIndexes Indexes of the aborted buffers.
  *         This parameter can be any combination of @arg FDCAN_Tx_location.
  * @retval None
  */
__weak void HAL_FDCAN_TxBufferAbortCallback(FDCAN_HandleTypeDef *hfdcan, uint32_t BufferIndexes)
{
 8002110:	b480      	push	{r7}
 8002112:	b083      	sub	sp, #12
 8002114:	af00      	add	r7, sp, #0
 8002116:	6078      	str	r0, [r7, #4]
 8002118:	6039      	str	r1, [r7, #0]
  UNUSED(BufferIndexes);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_TxBufferAbortCallback could be implemented in the user file
   */
}
 800211a:	bf00      	nop
 800211c:	370c      	adds	r7, #12
 800211e:	46bd      	mov	sp, r7
 8002120:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002124:	4770      	bx	lr

08002126 <HAL_FDCAN_TimestampWraparoundCallback>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval None
  */
__weak void HAL_FDCAN_TimestampWraparoundCallback(FDCAN_HandleTypeDef *hfdcan)
{
 8002126:	b480      	push	{r7}
 8002128:	b083      	sub	sp, #12
 800212a:	af00      	add	r7, sp, #0
 800212c:	6078      	str	r0, [r7, #4]
  UNUSED(hfdcan);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_TimestampWraparoundCallback could be implemented in the user file
   */
}
 800212e:	bf00      	nop
 8002130:	370c      	adds	r7, #12
 8002132:	46bd      	mov	sp, r7
 8002134:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002138:	4770      	bx	lr

0800213a <HAL_FDCAN_TimeoutOccurredCallback>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval None
  */
__weak void HAL_FDCAN_TimeoutOccurredCallback(FDCAN_HandleTypeDef *hfdcan)
{
 800213a:	b480      	push	{r7}
 800213c:	b083      	sub	sp, #12
 800213e:	af00      	add	r7, sp, #0
 8002140:	6078      	str	r0, [r7, #4]
  UNUSED(hfdcan);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_TimeoutOccurredCallback could be implemented in the user file
   */
}
 8002142:	bf00      	nop
 8002144:	370c      	adds	r7, #12
 8002146:	46bd      	mov	sp, r7
 8002148:	f85d 7b04 	ldr.w	r7, [sp], #4
 800214c:	4770      	bx	lr

0800214e <HAL_FDCAN_HighPriorityMessageCallback>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval None
  */
__weak void HAL_FDCAN_HighPriorityMessageCallback(FDCAN_HandleTypeDef *hfdcan)
{
 800214e:	b480      	push	{r7}
 8002150:	b083      	sub	sp, #12
 8002152:	af00      	add	r7, sp, #0
 8002154:	6078      	str	r0, [r7, #4]
  UNUSED(hfdcan);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_HighPriorityMessageCallback could be implemented in the user file
   */
}
 8002156:	bf00      	nop
 8002158:	370c      	adds	r7, #12
 800215a:	46bd      	mov	sp, r7
 800215c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002160:	4770      	bx	lr

08002162 <HAL_FDCAN_ErrorCallback>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval None
  */
__weak void HAL_FDCAN_ErrorCallback(FDCAN_HandleTypeDef *hfdcan)
{
 8002162:	b480      	push	{r7}
 8002164:	b083      	sub	sp, #12
 8002166:	af00      	add	r7, sp, #0
 8002168:	6078      	str	r0, [r7, #4]
  UNUSED(hfdcan);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_ErrorCallback could be implemented in the user file
   */
}
 800216a:	bf00      	nop
 800216c:	370c      	adds	r7, #12
 800216e:	46bd      	mov	sp, r7
 8002170:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002174:	4770      	bx	lr

08002176 <HAL_FDCAN_ErrorStatusCallback>:
  * @param  ErrorStatusITs indicates which Error Status interrupts are signaled.
  *         This parameter can be any combination of @arg FDCAN_Error_Status_Interrupts.
  * @retval None
  */
__weak void HAL_FDCAN_ErrorStatusCallback(FDCAN_HandleTypeDef *hfdcan, uint32_t ErrorStatusITs)
{
 8002176:	b480      	push	{r7}
 8002178:	b083      	sub	sp, #12
 800217a:	af00      	add	r7, sp, #0
 800217c:	6078      	str	r0, [r7, #4]
 800217e:	6039      	str	r1, [r7, #0]
  UNUSED(ErrorStatusITs);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_ErrorStatusCallback could be implemented in the user file
   */
}
 8002180:	bf00      	nop
 8002182:	370c      	adds	r7, #12
 8002184:	46bd      	mov	sp, r7
 8002186:	f85d 7b04 	ldr.w	r7, [sp], #4
 800218a:	4770      	bx	lr

0800218c <FDCAN_CalcultateRamBlockAddresses>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval none
 */
static void FDCAN_CalcultateRamBlockAddresses(FDCAN_HandleTypeDef *hfdcan)
{
 800218c:	b480      	push	{r7}
 800218e:	b085      	sub	sp, #20
 8002190:	af00      	add	r7, sp, #0
 8002192:	6078      	str	r0, [r7, #4]
  uint32_t RAMcounter;
  uint32_t SramCanInstanceBase = SRAMCAN_BASE;
 8002194:	4b27      	ldr	r3, [pc, #156]	@ (8002234 <FDCAN_CalcultateRamBlockAddresses+0xa8>)
 8002196:	60bb      	str	r3, [r7, #8]
    SramCanInstanceBase += SRAMCAN_SIZE;
  }
#endif /* FDCAN2 */

  /* Standard filter list start address */
  hfdcan->msgRam.StandardFilterSA = SramCanInstanceBase + SRAMCAN_FLSSA;
 8002198:	687b      	ldr	r3, [r7, #4]
 800219a:	68ba      	ldr	r2, [r7, #8]
 800219c:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Standard filter elements number */
  MODIFY_REG(hfdcan->Instance->RXGFC, FDCAN_RXGFC_LSS, (hfdcan->Init.StdFiltersNbr << FDCAN_RXGFC_LSS_Pos));
 800219e:	687b      	ldr	r3, [r7, #4]
 80021a0:	681b      	ldr	r3, [r3, #0]
 80021a2:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80021a6:	f423 11f8 	bic.w	r1, r3, #2031616	@ 0x1f0000
 80021aa:	687b      	ldr	r3, [r7, #4]
 80021ac:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80021ae:	041a      	lsls	r2, r3, #16
 80021b0:	687b      	ldr	r3, [r7, #4]
 80021b2:	681b      	ldr	r3, [r3, #0]
 80021b4:	430a      	orrs	r2, r1
 80021b6:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

  /* Extended filter list start address */
  hfdcan->msgRam.ExtendedFilterSA = SramCanInstanceBase + SRAMCAN_FLESA;
 80021ba:	68bb      	ldr	r3, [r7, #8]
 80021bc:	f103 0270 	add.w	r2, r3, #112	@ 0x70
 80021c0:	687b      	ldr	r3, [r7, #4]
 80021c2:	645a      	str	r2, [r3, #68]	@ 0x44

  /* Extended filter elements number */
  MODIFY_REG(hfdcan->Instance->RXGFC, FDCAN_RXGFC_LSE, (hfdcan->Init.ExtFiltersNbr << FDCAN_RXGFC_LSE_Pos));
 80021c4:	687b      	ldr	r3, [r7, #4]
 80021c6:	681b      	ldr	r3, [r3, #0]
 80021c8:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80021cc:	f023 6170 	bic.w	r1, r3, #251658240	@ 0xf000000
 80021d0:	687b      	ldr	r3, [r7, #4]
 80021d2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80021d4:	061a      	lsls	r2, r3, #24
 80021d6:	687b      	ldr	r3, [r7, #4]
 80021d8:	681b      	ldr	r3, [r3, #0]
 80021da:	430a      	orrs	r2, r1
 80021dc:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

  /* Rx FIFO 0 start address */
  hfdcan->msgRam.RxFIFO0SA = SramCanInstanceBase + SRAMCAN_RF0SA;
 80021e0:	68bb      	ldr	r3, [r7, #8]
 80021e2:	f103 02b0 	add.w	r2, r3, #176	@ 0xb0
 80021e6:	687b      	ldr	r3, [r7, #4]
 80021e8:	649a      	str	r2, [r3, #72]	@ 0x48

  /* Rx FIFO 1 start address */
  hfdcan->msgRam.RxFIFO1SA = SramCanInstanceBase + SRAMCAN_RF1SA;
 80021ea:	68bb      	ldr	r3, [r7, #8]
 80021ec:	f503 72c4 	add.w	r2, r3, #392	@ 0x188
 80021f0:	687b      	ldr	r3, [r7, #4]
 80021f2:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Tx event FIFO start address */
  hfdcan->msgRam.TxEventFIFOSA = SramCanInstanceBase + SRAMCAN_TEFSA;
 80021f4:	68bb      	ldr	r3, [r7, #8]
 80021f6:	f503 7218 	add.w	r2, r3, #608	@ 0x260
 80021fa:	687b      	ldr	r3, [r7, #4]
 80021fc:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Tx FIFO/queue start address */
  hfdcan->msgRam.TxFIFOQSA = SramCanInstanceBase + SRAMCAN_TFQSA;
 80021fe:	68bb      	ldr	r3, [r7, #8]
 8002200:	f503 721e 	add.w	r2, r3, #632	@ 0x278
 8002204:	687b      	ldr	r3, [r7, #4]
 8002206:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Flush the allocated Message RAM area */
  for (RAMcounter = SramCanInstanceBase; RAMcounter < (SramCanInstanceBase + SRAMCAN_SIZE); RAMcounter += 4U)
 8002208:	68bb      	ldr	r3, [r7, #8]
 800220a:	60fb      	str	r3, [r7, #12]
 800220c:	e005      	b.n	800221a <FDCAN_CalcultateRamBlockAddresses+0x8e>
  {
    *(uint32_t *)(RAMcounter) = 0x00000000U;
 800220e:	68fb      	ldr	r3, [r7, #12]
 8002210:	2200      	movs	r2, #0
 8002212:	601a      	str	r2, [r3, #0]
  for (RAMcounter = SramCanInstanceBase; RAMcounter < (SramCanInstanceBase + SRAMCAN_SIZE); RAMcounter += 4U)
 8002214:	68fb      	ldr	r3, [r7, #12]
 8002216:	3304      	adds	r3, #4
 8002218:	60fb      	str	r3, [r7, #12]
 800221a:	68bb      	ldr	r3, [r7, #8]
 800221c:	f503 7354 	add.w	r3, r3, #848	@ 0x350
 8002220:	68fa      	ldr	r2, [r7, #12]
 8002222:	429a      	cmp	r2, r3
 8002224:	d3f3      	bcc.n	800220e <FDCAN_CalcultateRamBlockAddresses+0x82>
  }
}
 8002226:	bf00      	nop
 8002228:	bf00      	nop
 800222a:	3714      	adds	r7, #20
 800222c:	46bd      	mov	sp, r7
 800222e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002232:	4770      	bx	lr
 8002234:	4000ac00 	.word	0x4000ac00

08002238 <FDCAN_CopyMessageToRAM>:
  * @param  BufferIndex index of the buffer to be configured.
  * @retval none
 */
static void FDCAN_CopyMessageToRAM(const FDCAN_HandleTypeDef *hfdcan, const FDCAN_TxHeaderTypeDef *pTxHeader,
                                   const uint8_t *pTxData, uint32_t BufferIndex)
{
 8002238:	b480      	push	{r7}
 800223a:	b089      	sub	sp, #36	@ 0x24
 800223c:	af00      	add	r7, sp, #0
 800223e:	60f8      	str	r0, [r7, #12]
 8002240:	60b9      	str	r1, [r7, #8]
 8002242:	607a      	str	r2, [r7, #4]
 8002244:	603b      	str	r3, [r7, #0]
  uint32_t TxElementW2;
  uint32_t *TxAddress;
  uint32_t ByteCounter;

  /* Build first word of Tx header element */
  if (pTxHeader->IdType == FDCAN_STANDARD_ID)
 8002246:	68bb      	ldr	r3, [r7, #8]
 8002248:	685b      	ldr	r3, [r3, #4]
 800224a:	2b00      	cmp	r3, #0
 800224c:	d10a      	bne.n	8002264 <FDCAN_CopyMessageToRAM+0x2c>
  {
    TxElementW1 = (pTxHeader->ErrorStateIndicator |
 800224e:	68bb      	ldr	r3, [r7, #8]
 8002250:	691a      	ldr	r2, [r3, #16]
                   FDCAN_STANDARD_ID |
                   pTxHeader->TxFrameType |
 8002252:	68bb      	ldr	r3, [r7, #8]
 8002254:	689b      	ldr	r3, [r3, #8]
                   FDCAN_STANDARD_ID |
 8002256:	431a      	orrs	r2, r3
                   (pTxHeader->Identifier << 18U));
 8002258:	68bb      	ldr	r3, [r7, #8]
 800225a:	681b      	ldr	r3, [r3, #0]
 800225c:	049b      	lsls	r3, r3, #18
    TxElementW1 = (pTxHeader->ErrorStateIndicator |
 800225e:	4313      	orrs	r3, r2
 8002260:	61fb      	str	r3, [r7, #28]
 8002262:	e00a      	b.n	800227a <FDCAN_CopyMessageToRAM+0x42>
  }
  else /* pTxHeader->IdType == FDCAN_EXTENDED_ID */
  {
    TxElementW1 = (pTxHeader->ErrorStateIndicator |
 8002264:	68bb      	ldr	r3, [r7, #8]
 8002266:	691a      	ldr	r2, [r3, #16]
                   FDCAN_EXTENDED_ID |
                   pTxHeader->TxFrameType |
 8002268:	68bb      	ldr	r3, [r7, #8]
 800226a:	689b      	ldr	r3, [r3, #8]
                   FDCAN_EXTENDED_ID |
 800226c:	431a      	orrs	r2, r3
                   pTxHeader->Identifier);
 800226e:	68bb      	ldr	r3, [r7, #8]
 8002270:	681b      	ldr	r3, [r3, #0]
                   pTxHeader->TxFrameType |
 8002272:	4313      	orrs	r3, r2
    TxElementW1 = (pTxHeader->ErrorStateIndicator |
 8002274:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8002278:	61fb      	str	r3, [r7, #28]
  }

  /* Build second word of Tx header element */
  TxElementW2 = ((pTxHeader->MessageMarker << 24U) |
 800227a:	68bb      	ldr	r3, [r7, #8]
 800227c:	6a1b      	ldr	r3, [r3, #32]
 800227e:	061a      	lsls	r2, r3, #24
                 pTxHeader->TxEventFifoControl |
 8002280:	68bb      	ldr	r3, [r7, #8]
 8002282:	69db      	ldr	r3, [r3, #28]
  TxElementW2 = ((pTxHeader->MessageMarker << 24U) |
 8002284:	431a      	orrs	r2, r3
                 pTxHeader->FDFormat |
 8002286:	68bb      	ldr	r3, [r7, #8]
 8002288:	699b      	ldr	r3, [r3, #24]
                 pTxHeader->TxEventFifoControl |
 800228a:	431a      	orrs	r2, r3
                 pTxHeader->BitRateSwitch |
 800228c:	68bb      	ldr	r3, [r7, #8]
 800228e:	695b      	ldr	r3, [r3, #20]
                 pTxHeader->FDFormat |
 8002290:	431a      	orrs	r2, r3
                 (pTxHeader->DataLength << 16U));
 8002292:	68bb      	ldr	r3, [r7, #8]
 8002294:	68db      	ldr	r3, [r3, #12]
 8002296:	041b      	lsls	r3, r3, #16
  TxElementW2 = ((pTxHeader->MessageMarker << 24U) |
 8002298:	4313      	orrs	r3, r2
 800229a:	613b      	str	r3, [r7, #16]

  /* Calculate Tx element address */
  TxAddress = (uint32_t *)(hfdcan->msgRam.TxFIFOQSA + (BufferIndex * SRAMCAN_TFQ_SIZE));
 800229c:	68fb      	ldr	r3, [r7, #12]
 800229e:	6d59      	ldr	r1, [r3, #84]	@ 0x54
 80022a0:	683a      	ldr	r2, [r7, #0]
 80022a2:	4613      	mov	r3, r2
 80022a4:	00db      	lsls	r3, r3, #3
 80022a6:	4413      	add	r3, r2
 80022a8:	00db      	lsls	r3, r3, #3
 80022aa:	440b      	add	r3, r1
 80022ac:	61bb      	str	r3, [r7, #24]

  /* Write Tx element header to the message RAM */
  *TxAddress = TxElementW1;
 80022ae:	69bb      	ldr	r3, [r7, #24]
 80022b0:	69fa      	ldr	r2, [r7, #28]
 80022b2:	601a      	str	r2, [r3, #0]
  TxAddress++;
 80022b4:	69bb      	ldr	r3, [r7, #24]
 80022b6:	3304      	adds	r3, #4
 80022b8:	61bb      	str	r3, [r7, #24]
  *TxAddress = TxElementW2;
 80022ba:	69bb      	ldr	r3, [r7, #24]
 80022bc:	693a      	ldr	r2, [r7, #16]
 80022be:	601a      	str	r2, [r3, #0]
  TxAddress++;
 80022c0:	69bb      	ldr	r3, [r7, #24]
 80022c2:	3304      	adds	r3, #4
 80022c4:	61bb      	str	r3, [r7, #24]

  /* Write Tx payload to the message RAM */
  for (ByteCounter = 0; ByteCounter < DLCtoBytes[pTxHeader->DataLength]; ByteCounter += 4U)
 80022c6:	2300      	movs	r3, #0
 80022c8:	617b      	str	r3, [r7, #20]
 80022ca:	e020      	b.n	800230e <FDCAN_CopyMessageToRAM+0xd6>
  {
    *TxAddress = (((uint32_t)pTxData[ByteCounter + 3U] << 24U) |
 80022cc:	697b      	ldr	r3, [r7, #20]
 80022ce:	3303      	adds	r3, #3
 80022d0:	687a      	ldr	r2, [r7, #4]
 80022d2:	4413      	add	r3, r2
 80022d4:	781b      	ldrb	r3, [r3, #0]
 80022d6:	061a      	lsls	r2, r3, #24
                  ((uint32_t)pTxData[ByteCounter + 2U] << 16U) |
 80022d8:	697b      	ldr	r3, [r7, #20]
 80022da:	3302      	adds	r3, #2
 80022dc:	6879      	ldr	r1, [r7, #4]
 80022de:	440b      	add	r3, r1
 80022e0:	781b      	ldrb	r3, [r3, #0]
 80022e2:	041b      	lsls	r3, r3, #16
    *TxAddress = (((uint32_t)pTxData[ByteCounter + 3U] << 24U) |
 80022e4:	431a      	orrs	r2, r3
                  ((uint32_t)pTxData[ByteCounter + 1U] << 8U)  |
 80022e6:	697b      	ldr	r3, [r7, #20]
 80022e8:	3301      	adds	r3, #1
 80022ea:	6879      	ldr	r1, [r7, #4]
 80022ec:	440b      	add	r3, r1
 80022ee:	781b      	ldrb	r3, [r3, #0]
 80022f0:	021b      	lsls	r3, r3, #8
                  ((uint32_t)pTxData[ByteCounter + 2U] << 16U) |
 80022f2:	4313      	orrs	r3, r2
                  (uint32_t)pTxData[ByteCounter]);
 80022f4:	6879      	ldr	r1, [r7, #4]
 80022f6:	697a      	ldr	r2, [r7, #20]
 80022f8:	440a      	add	r2, r1
 80022fa:	7812      	ldrb	r2, [r2, #0]
                  ((uint32_t)pTxData[ByteCounter + 1U] << 8U)  |
 80022fc:	431a      	orrs	r2, r3
    *TxAddress = (((uint32_t)pTxData[ByteCounter + 3U] << 24U) |
 80022fe:	69bb      	ldr	r3, [r7, #24]
 8002300:	601a      	str	r2, [r3, #0]
    TxAddress++;
 8002302:	69bb      	ldr	r3, [r7, #24]
 8002304:	3304      	adds	r3, #4
 8002306:	61bb      	str	r3, [r7, #24]
  for (ByteCounter = 0; ByteCounter < DLCtoBytes[pTxHeader->DataLength]; ByteCounter += 4U)
 8002308:	697b      	ldr	r3, [r7, #20]
 800230a:	3304      	adds	r3, #4
 800230c:	617b      	str	r3, [r7, #20]
 800230e:	68bb      	ldr	r3, [r7, #8]
 8002310:	68db      	ldr	r3, [r3, #12]
 8002312:	4a06      	ldr	r2, [pc, #24]	@ (800232c <FDCAN_CopyMessageToRAM+0xf4>)
 8002314:	5cd3      	ldrb	r3, [r2, r3]
 8002316:	461a      	mov	r2, r3
 8002318:	697b      	ldr	r3, [r7, #20]
 800231a:	4293      	cmp	r3, r2
 800231c:	d3d6      	bcc.n	80022cc <FDCAN_CopyMessageToRAM+0x94>
  }
}
 800231e:	bf00      	nop
 8002320:	bf00      	nop
 8002322:	3724      	adds	r7, #36	@ 0x24
 8002324:	46bd      	mov	sp, r7
 8002326:	f85d 7b04 	ldr.w	r7, [sp], #4
 800232a:	4770      	bx	lr
 800232c:	080079f8 	.word	0x080079f8

08002330 <HAL_GPIO_Init>:
  * @param  pGPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, const GPIO_InitTypeDef *pGPIO_Init)
{
 8002330:	b480      	push	{r7}
 8002332:	b087      	sub	sp, #28
 8002334:	af00      	add	r7, sp, #0
 8002336:	6078      	str	r0, [r7, #4]
 8002338:	6039      	str	r1, [r7, #0]
  uint32_t tmp;
  uint32_t iocurrent;
  uint32_t position = 0U;
 800233a:	2300      	movs	r3, #0
 800233c:	613b      	str	r3, [r7, #16]
  assert_param(IS_GPIO_PIN(pGPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(pGPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(pGPIO_Init->Pull));

  /* Configure the port pins */
  while (((pGPIO_Init->Pin) >> position) != 0U)
 800233e:	e136      	b.n	80025ae <HAL_GPIO_Init+0x27e>
  {
    /* Get current io position */
    iocurrent = (pGPIO_Init->Pin) & (1UL << position);
 8002340:	683b      	ldr	r3, [r7, #0]
 8002342:	681a      	ldr	r2, [r3, #0]
 8002344:	2101      	movs	r1, #1
 8002346:	693b      	ldr	r3, [r7, #16]
 8002348:	fa01 f303 	lsl.w	r3, r1, r3
 800234c:	4013      	ands	r3, r2
 800234e:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0U)
 8002350:	68fb      	ldr	r3, [r7, #12]
 8002352:	2b00      	cmp	r3, #0
 8002354:	f000 8128 	beq.w	80025a8 <HAL_GPIO_Init+0x278>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Alternate function mode selection */
      if ((pGPIO_Init->Mode == GPIO_MODE_AF_PP) || (pGPIO_Init->Mode == GPIO_MODE_AF_OD))
 8002358:	683b      	ldr	r3, [r7, #0]
 800235a:	685b      	ldr	r3, [r3, #4]
 800235c:	2b02      	cmp	r3, #2
 800235e:	d003      	beq.n	8002368 <HAL_GPIO_Init+0x38>
 8002360:	683b      	ldr	r3, [r7, #0]
 8002362:	685b      	ldr	r3, [r3, #4]
 8002364:	2b12      	cmp	r3, #18
 8002366:	d125      	bne.n	80023b4 <HAL_GPIO_Init+0x84>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(pGPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        tmp = GPIOx->AFR[position >> 3U];
 8002368:	693b      	ldr	r3, [r7, #16]
 800236a:	08da      	lsrs	r2, r3, #3
 800236c:	687b      	ldr	r3, [r7, #4]
 800236e:	3208      	adds	r2, #8
 8002370:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002374:	617b      	str	r3, [r7, #20]
        tmp &= ~(0x0FUL << ((position & 0x07U) * GPIO_AFRL_AFSEL1_Pos));
 8002376:	693b      	ldr	r3, [r7, #16]
 8002378:	f003 0307 	and.w	r3, r3, #7
 800237c:	009b      	lsls	r3, r3, #2
 800237e:	220f      	movs	r2, #15
 8002380:	fa02 f303 	lsl.w	r3, r2, r3
 8002384:	43db      	mvns	r3, r3
 8002386:	697a      	ldr	r2, [r7, #20]
 8002388:	4013      	ands	r3, r2
 800238a:	617b      	str	r3, [r7, #20]
        tmp |= ((pGPIO_Init->Alternate & 0x0FUL) << ((position & 0x07U) * GPIO_AFRL_AFSEL1_Pos));
 800238c:	683b      	ldr	r3, [r7, #0]
 800238e:	691b      	ldr	r3, [r3, #16]
 8002390:	f003 020f 	and.w	r2, r3, #15
 8002394:	693b      	ldr	r3, [r7, #16]
 8002396:	f003 0307 	and.w	r3, r3, #7
 800239a:	009b      	lsls	r3, r3, #2
 800239c:	fa02 f303 	lsl.w	r3, r2, r3
 80023a0:	697a      	ldr	r2, [r7, #20]
 80023a2:	4313      	orrs	r3, r2
 80023a4:	617b      	str	r3, [r7, #20]
        GPIOx->AFR[position >> 3U] = tmp;
 80023a6:	693b      	ldr	r3, [r7, #16]
 80023a8:	08da      	lsrs	r2, r3, #3
 80023aa:	687b      	ldr	r3, [r7, #4]
 80023ac:	3208      	adds	r2, #8
 80023ae:	6979      	ldr	r1, [r7, #20]
 80023b0:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      tmp = GPIOx->MODER;
 80023b4:	687b      	ldr	r3, [r7, #4]
 80023b6:	681b      	ldr	r3, [r3, #0]
 80023b8:	617b      	str	r3, [r7, #20]
      tmp &= ~(GPIO_MODER_MODE0 << (position * GPIO_MODER_MODE1_Pos));
 80023ba:	693b      	ldr	r3, [r7, #16]
 80023bc:	005b      	lsls	r3, r3, #1
 80023be:	2203      	movs	r2, #3
 80023c0:	fa02 f303 	lsl.w	r3, r2, r3
 80023c4:	43db      	mvns	r3, r3
 80023c6:	697a      	ldr	r2, [r7, #20]
 80023c8:	4013      	ands	r3, r2
 80023ca:	617b      	str	r3, [r7, #20]
      tmp |= ((pGPIO_Init->Mode & GPIO_MODE) << (position * GPIO_MODER_MODE1_Pos));
 80023cc:	683b      	ldr	r3, [r7, #0]
 80023ce:	685b      	ldr	r3, [r3, #4]
 80023d0:	f003 0203 	and.w	r2, r3, #3
 80023d4:	693b      	ldr	r3, [r7, #16]
 80023d6:	005b      	lsls	r3, r3, #1
 80023d8:	fa02 f303 	lsl.w	r3, r2, r3
 80023dc:	697a      	ldr	r2, [r7, #20]
 80023de:	4313      	orrs	r3, r2
 80023e0:	617b      	str	r3, [r7, #20]
      GPIOx->MODER = tmp;
 80023e2:	687b      	ldr	r3, [r7, #4]
 80023e4:	697a      	ldr	r2, [r7, #20]
 80023e6:	601a      	str	r2, [r3, #0]

      /* In case of Output or Alternate function mode selection */
      if ((pGPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (pGPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 80023e8:	683b      	ldr	r3, [r7, #0]
 80023ea:	685b      	ldr	r3, [r3, #4]
 80023ec:	2b01      	cmp	r3, #1
 80023ee:	d00b      	beq.n	8002408 <HAL_GPIO_Init+0xd8>
 80023f0:	683b      	ldr	r3, [r7, #0]
 80023f2:	685b      	ldr	r3, [r3, #4]
 80023f4:	2b02      	cmp	r3, #2
 80023f6:	d007      	beq.n	8002408 <HAL_GPIO_Init+0xd8>
          (pGPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (pGPIO_Init->Mode == GPIO_MODE_AF_OD))
 80023f8:	683b      	ldr	r3, [r7, #0]
 80023fa:	685b      	ldr	r3, [r3, #4]
      if ((pGPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (pGPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 80023fc:	2b11      	cmp	r3, #17
 80023fe:	d003      	beq.n	8002408 <HAL_GPIO_Init+0xd8>
          (pGPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (pGPIO_Init->Mode == GPIO_MODE_AF_OD))
 8002400:	683b      	ldr	r3, [r7, #0]
 8002402:	685b      	ldr	r3, [r3, #4]
 8002404:	2b12      	cmp	r3, #18
 8002406:	d130      	bne.n	800246a <HAL_GPIO_Init+0x13a>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(pGPIO_Init->Speed));

        /* Configure the IO Speed */
        tmp = GPIOx->OSPEEDR;
 8002408:	687b      	ldr	r3, [r7, #4]
 800240a:	689b      	ldr	r3, [r3, #8]
 800240c:	617b      	str	r3, [r7, #20]
        tmp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * GPIO_OSPEEDR_OSPEED1_Pos));
 800240e:	693b      	ldr	r3, [r7, #16]
 8002410:	005b      	lsls	r3, r3, #1
 8002412:	2203      	movs	r2, #3
 8002414:	fa02 f303 	lsl.w	r3, r2, r3
 8002418:	43db      	mvns	r3, r3
 800241a:	697a      	ldr	r2, [r7, #20]
 800241c:	4013      	ands	r3, r2
 800241e:	617b      	str	r3, [r7, #20]
        tmp |= (pGPIO_Init->Speed << (position * GPIO_OSPEEDR_OSPEED1_Pos));
 8002420:	683b      	ldr	r3, [r7, #0]
 8002422:	68da      	ldr	r2, [r3, #12]
 8002424:	693b      	ldr	r3, [r7, #16]
 8002426:	005b      	lsls	r3, r3, #1
 8002428:	fa02 f303 	lsl.w	r3, r2, r3
 800242c:	697a      	ldr	r2, [r7, #20]
 800242e:	4313      	orrs	r3, r2
 8002430:	617b      	str	r3, [r7, #20]
        GPIOx->OSPEEDR = tmp;
 8002432:	687b      	ldr	r3, [r7, #4]
 8002434:	697a      	ldr	r2, [r7, #20]
 8002436:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        tmp = GPIOx->OTYPER;
 8002438:	687b      	ldr	r3, [r7, #4]
 800243a:	685b      	ldr	r3, [r3, #4]
 800243c:	617b      	str	r3, [r7, #20]
        tmp &= ~(GPIO_OTYPER_OT0 << position) ;
 800243e:	2201      	movs	r2, #1
 8002440:	693b      	ldr	r3, [r7, #16]
 8002442:	fa02 f303 	lsl.w	r3, r2, r3
 8002446:	43db      	mvns	r3, r3
 8002448:	697a      	ldr	r2, [r7, #20]
 800244a:	4013      	ands	r3, r2
 800244c:	617b      	str	r3, [r7, #20]
        tmp |= (((pGPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 800244e:	683b      	ldr	r3, [r7, #0]
 8002450:	685b      	ldr	r3, [r3, #4]
 8002452:	091b      	lsrs	r3, r3, #4
 8002454:	f003 0201 	and.w	r2, r3, #1
 8002458:	693b      	ldr	r3, [r7, #16]
 800245a:	fa02 f303 	lsl.w	r3, r2, r3
 800245e:	697a      	ldr	r2, [r7, #20]
 8002460:	4313      	orrs	r3, r2
 8002462:	617b      	str	r3, [r7, #20]
        GPIOx->OTYPER = tmp;
 8002464:	687b      	ldr	r3, [r7, #4]
 8002466:	697a      	ldr	r2, [r7, #20]
 8002468:	605a      	str	r2, [r3, #4]
      }

      if (pGPIO_Init->Mode != GPIO_MODE_ANALOG)
 800246a:	683b      	ldr	r3, [r7, #0]
 800246c:	685b      	ldr	r3, [r3, #4]
 800246e:	2b03      	cmp	r3, #3
 8002470:	d017      	beq.n	80024a2 <HAL_GPIO_Init+0x172>
      {
        /* Check the Pull parameters */
        assert_param(IS_GPIO_PULL(pGPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        tmp = GPIOx->PUPDR;
 8002472:	687b      	ldr	r3, [r7, #4]
 8002474:	68db      	ldr	r3, [r3, #12]
 8002476:	617b      	str	r3, [r7, #20]
        tmp &= ~(GPIO_PUPDR_PUPD0 << (position * GPIO_PUPDR_PUPD1_Pos));
 8002478:	693b      	ldr	r3, [r7, #16]
 800247a:	005b      	lsls	r3, r3, #1
 800247c:	2203      	movs	r2, #3
 800247e:	fa02 f303 	lsl.w	r3, r2, r3
 8002482:	43db      	mvns	r3, r3
 8002484:	697a      	ldr	r2, [r7, #20]
 8002486:	4013      	ands	r3, r2
 8002488:	617b      	str	r3, [r7, #20]
        tmp |= ((pGPIO_Init->Pull) << (position * GPIO_PUPDR_PUPD1_Pos));
 800248a:	683b      	ldr	r3, [r7, #0]
 800248c:	689a      	ldr	r2, [r3, #8]
 800248e:	693b      	ldr	r3, [r7, #16]
 8002490:	005b      	lsls	r3, r3, #1
 8002492:	fa02 f303 	lsl.w	r3, r2, r3
 8002496:	697a      	ldr	r2, [r7, #20]
 8002498:	4313      	orrs	r3, r2
 800249a:	617b      	str	r3, [r7, #20]
        GPIOx->PUPDR = tmp;
 800249c:	687b      	ldr	r3, [r7, #4]
 800249e:	697a      	ldr	r2, [r7, #20]
 80024a0:	60da      	str	r2, [r3, #12]
      }

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((pGPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 80024a2:	683b      	ldr	r3, [r7, #0]
 80024a4:	685b      	ldr	r3, [r3, #4]
 80024a6:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80024aa:	2b00      	cmp	r3, #0
 80024ac:	d07c      	beq.n	80025a8 <HAL_GPIO_Init+0x278>
      {
        tmp = EXTI->EXTICR[position >> 2U];
 80024ae:	4a47      	ldr	r2, [pc, #284]	@ (80025cc <HAL_GPIO_Init+0x29c>)
 80024b0:	693b      	ldr	r3, [r7, #16]
 80024b2:	089b      	lsrs	r3, r3, #2
 80024b4:	3318      	adds	r3, #24
 80024b6:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80024ba:	617b      	str	r3, [r7, #20]
        tmp &= ~((0x0FUL) << ((position & 0x03U) * EXTI_EXTICR1_EXTI1_Pos));
 80024bc:	693b      	ldr	r3, [r7, #16]
 80024be:	f003 0303 	and.w	r3, r3, #3
 80024c2:	00db      	lsls	r3, r3, #3
 80024c4:	220f      	movs	r2, #15
 80024c6:	fa02 f303 	lsl.w	r3, r2, r3
 80024ca:	43db      	mvns	r3, r3
 80024cc:	697a      	ldr	r2, [r7, #20]
 80024ce:	4013      	ands	r3, r2
 80024d0:	617b      	str	r3, [r7, #20]
        tmp |= (GPIO_GET_INDEX(GPIOx) << ((position & 0x03U) * EXTI_EXTICR1_EXTI1_Pos));
 80024d2:	687b      	ldr	r3, [r7, #4]
 80024d4:	0a9a      	lsrs	r2, r3, #10
 80024d6:	4b3e      	ldr	r3, [pc, #248]	@ (80025d0 <HAL_GPIO_Init+0x2a0>)
 80024d8:	4013      	ands	r3, r2
 80024da:	693a      	ldr	r2, [r7, #16]
 80024dc:	f002 0203 	and.w	r2, r2, #3
 80024e0:	00d2      	lsls	r2, r2, #3
 80024e2:	4093      	lsls	r3, r2
 80024e4:	697a      	ldr	r2, [r7, #20]
 80024e6:	4313      	orrs	r3, r2
 80024e8:	617b      	str	r3, [r7, #20]
        EXTI->EXTICR[position >> 2U] = tmp;
 80024ea:	4938      	ldr	r1, [pc, #224]	@ (80025cc <HAL_GPIO_Init+0x29c>)
 80024ec:	693b      	ldr	r3, [r7, #16]
 80024ee:	089b      	lsrs	r3, r3, #2
 80024f0:	3318      	adds	r3, #24
 80024f2:	697a      	ldr	r2, [r7, #20]
 80024f4:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        tmp = EXTI->RTSR1;
 80024f8:	4b34      	ldr	r3, [pc, #208]	@ (80025cc <HAL_GPIO_Init+0x29c>)
 80024fa:	681b      	ldr	r3, [r3, #0]
 80024fc:	617b      	str	r3, [r7, #20]
        tmp &= ~((uint32_t)iocurrent);
 80024fe:	68fb      	ldr	r3, [r7, #12]
 8002500:	43db      	mvns	r3, r3
 8002502:	697a      	ldr	r2, [r7, #20]
 8002504:	4013      	ands	r3, r2
 8002506:	617b      	str	r3, [r7, #20]
        if ((pGPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8002508:	683b      	ldr	r3, [r7, #0]
 800250a:	685b      	ldr	r3, [r3, #4]
 800250c:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8002510:	2b00      	cmp	r3, #0
 8002512:	d003      	beq.n	800251c <HAL_GPIO_Init+0x1ec>
        {
          tmp |= iocurrent;
 8002514:	697a      	ldr	r2, [r7, #20]
 8002516:	68fb      	ldr	r3, [r7, #12]
 8002518:	4313      	orrs	r3, r2
 800251a:	617b      	str	r3, [r7, #20]
        }
        EXTI->RTSR1 = tmp;
 800251c:	4a2b      	ldr	r2, [pc, #172]	@ (80025cc <HAL_GPIO_Init+0x29c>)
 800251e:	697b      	ldr	r3, [r7, #20]
 8002520:	6013      	str	r3, [r2, #0]

        tmp = EXTI->FTSR1;
 8002522:	4b2a      	ldr	r3, [pc, #168]	@ (80025cc <HAL_GPIO_Init+0x29c>)
 8002524:	685b      	ldr	r3, [r3, #4]
 8002526:	617b      	str	r3, [r7, #20]
        tmp &= ~((uint32_t)iocurrent);
 8002528:	68fb      	ldr	r3, [r7, #12]
 800252a:	43db      	mvns	r3, r3
 800252c:	697a      	ldr	r2, [r7, #20]
 800252e:	4013      	ands	r3, r2
 8002530:	617b      	str	r3, [r7, #20]
        if ((pGPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8002532:	683b      	ldr	r3, [r7, #0]
 8002534:	685b      	ldr	r3, [r3, #4]
 8002536:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800253a:	2b00      	cmp	r3, #0
 800253c:	d003      	beq.n	8002546 <HAL_GPIO_Init+0x216>
        {
          tmp |= iocurrent;
 800253e:	697a      	ldr	r2, [r7, #20]
 8002540:	68fb      	ldr	r3, [r7, #12]
 8002542:	4313      	orrs	r3, r2
 8002544:	617b      	str	r3, [r7, #20]
        }
        EXTI->FTSR1 = tmp;
 8002546:	4a21      	ldr	r2, [pc, #132]	@ (80025cc <HAL_GPIO_Init+0x29c>)
 8002548:	697b      	ldr	r3, [r7, #20]
 800254a:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        tmp = EXTI->EMR1;
 800254c:	4b1f      	ldr	r3, [pc, #124]	@ (80025cc <HAL_GPIO_Init+0x29c>)
 800254e:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8002552:	617b      	str	r3, [r7, #20]
        tmp &= ~((uint32_t)iocurrent);
 8002554:	68fb      	ldr	r3, [r7, #12]
 8002556:	43db      	mvns	r3, r3
 8002558:	697a      	ldr	r2, [r7, #20]
 800255a:	4013      	ands	r3, r2
 800255c:	617b      	str	r3, [r7, #20]
        if ((pGPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 800255e:	683b      	ldr	r3, [r7, #0]
 8002560:	685b      	ldr	r3, [r3, #4]
 8002562:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002566:	2b00      	cmp	r3, #0
 8002568:	d003      	beq.n	8002572 <HAL_GPIO_Init+0x242>
        {
          tmp |= iocurrent;
 800256a:	697a      	ldr	r2, [r7, #20]
 800256c:	68fb      	ldr	r3, [r7, #12]
 800256e:	4313      	orrs	r3, r2
 8002570:	617b      	str	r3, [r7, #20]
        }
        EXTI->EMR1 = tmp;
 8002572:	4a16      	ldr	r2, [pc, #88]	@ (80025cc <HAL_GPIO_Init+0x29c>)
 8002574:	697b      	ldr	r3, [r7, #20]
 8002576:	f8c2 3084 	str.w	r3, [r2, #132]	@ 0x84

        tmp = EXTI->IMR1;
 800257a:	4b14      	ldr	r3, [pc, #80]	@ (80025cc <HAL_GPIO_Init+0x29c>)
 800257c:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8002580:	617b      	str	r3, [r7, #20]
        tmp &= ~((uint32_t)iocurrent);
 8002582:	68fb      	ldr	r3, [r7, #12]
 8002584:	43db      	mvns	r3, r3
 8002586:	697a      	ldr	r2, [r7, #20]
 8002588:	4013      	ands	r3, r2
 800258a:	617b      	str	r3, [r7, #20]
        if ((pGPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 800258c:	683b      	ldr	r3, [r7, #0]
 800258e:	685b      	ldr	r3, [r3, #4]
 8002590:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002594:	2b00      	cmp	r3, #0
 8002596:	d003      	beq.n	80025a0 <HAL_GPIO_Init+0x270>
        {
          tmp |= iocurrent;
 8002598:	697a      	ldr	r2, [r7, #20]
 800259a:	68fb      	ldr	r3, [r7, #12]
 800259c:	4313      	orrs	r3, r2
 800259e:	617b      	str	r3, [r7, #20]
        }
        EXTI->IMR1 = tmp;
 80025a0:	4a0a      	ldr	r2, [pc, #40]	@ (80025cc <HAL_GPIO_Init+0x29c>)
 80025a2:	697b      	ldr	r3, [r7, #20]
 80025a4:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
      }
    }

    position++;
 80025a8:	693b      	ldr	r3, [r7, #16]
 80025aa:	3301      	adds	r3, #1
 80025ac:	613b      	str	r3, [r7, #16]
  while (((pGPIO_Init->Pin) >> position) != 0U)
 80025ae:	683b      	ldr	r3, [r7, #0]
 80025b0:	681a      	ldr	r2, [r3, #0]
 80025b2:	693b      	ldr	r3, [r7, #16]
 80025b4:	fa22 f303 	lsr.w	r3, r2, r3
 80025b8:	2b00      	cmp	r3, #0
 80025ba:	f47f aec1 	bne.w	8002340 <HAL_GPIO_Init+0x10>
  }
}
 80025be:	bf00      	nop
 80025c0:	bf00      	nop
 80025c2:	371c      	adds	r7, #28
 80025c4:	46bd      	mov	sp, r7
 80025c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025ca:	4770      	bx	lr
 80025cc:	44022000 	.word	0x44022000
 80025d0:	002f7f7f 	.word	0x002f7f7f

080025d4 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80025d4:	b480      	push	{r7}
 80025d6:	b083      	sub	sp, #12
 80025d8:	af00      	add	r7, sp, #0
 80025da:	6078      	str	r0, [r7, #4]
 80025dc:	460b      	mov	r3, r1
 80025de:	807b      	strh	r3, [r7, #2]
 80025e0:	4613      	mov	r3, r2
 80025e2:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 80025e4:	787b      	ldrb	r3, [r7, #1]
 80025e6:	2b00      	cmp	r3, #0
 80025e8:	d003      	beq.n	80025f2 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 80025ea:	887a      	ldrh	r2, [r7, #2]
 80025ec:	687b      	ldr	r3, [r7, #4]
 80025ee:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 80025f0:	e002      	b.n	80025f8 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 80025f2:	887a      	ldrh	r2, [r7, #2]
 80025f4:	687b      	ldr	r3, [r7, #4]
 80025f6:	629a      	str	r2, [r3, #40]	@ 0x28
}
 80025f8:	bf00      	nop
 80025fa:	370c      	adds	r7, #12
 80025fc:	46bd      	mov	sp, r7
 80025fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002602:	4770      	bx	lr

08002604 <HAL_GPIO_TogglePin>:
  * @param  GPIOx: where x can be (A..I) to select the GPIO peripheral for STM32H5 family
  * @param  GPIO_Pin: specifies the pin to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8002604:	b480      	push	{r7}
 8002606:	b085      	sub	sp, #20
 8002608:	af00      	add	r7, sp, #0
 800260a:	6078      	str	r0, [r7, #4]
 800260c:	460b      	mov	r3, r1
 800260e:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 8002610:	687b      	ldr	r3, [r7, #4]
 8002612:	695b      	ldr	r3, [r3, #20]
 8002614:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8002616:	887a      	ldrh	r2, [r7, #2]
 8002618:	68fb      	ldr	r3, [r7, #12]
 800261a:	4013      	ands	r3, r2
 800261c:	041a      	lsls	r2, r3, #16
 800261e:	68fb      	ldr	r3, [r7, #12]
 8002620:	43d9      	mvns	r1, r3
 8002622:	887b      	ldrh	r3, [r7, #2]
 8002624:	400b      	ands	r3, r1
 8002626:	431a      	orrs	r2, r3
 8002628:	687b      	ldr	r3, [r7, #4]
 800262a:	619a      	str	r2, [r3, #24]
}
 800262c:	bf00      	nop
 800262e:	3714      	adds	r7, #20
 8002630:	46bd      	mov	sp, r7
 8002632:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002636:	4770      	bx	lr

08002638 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  Handle EXTI interrupt request.
  * @param  GPIO_Pin: Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8002638:	b580      	push	{r7, lr}
 800263a:	b082      	sub	sp, #8
 800263c:	af00      	add	r7, sp, #0
 800263e:	4603      	mov	r3, r0
 8002640:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if (__HAL_GPIO_EXTI_GET_RISING_IT(GPIO_Pin) != 0U)
 8002642:	4b0f      	ldr	r3, [pc, #60]	@ (8002680 <HAL_GPIO_EXTI_IRQHandler+0x48>)
 8002644:	68da      	ldr	r2, [r3, #12]
 8002646:	88fb      	ldrh	r3, [r7, #6]
 8002648:	4013      	ands	r3, r2
 800264a:	2b00      	cmp	r3, #0
 800264c:	d006      	beq.n	800265c <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_RISING_IT(GPIO_Pin);
 800264e:	4a0c      	ldr	r2, [pc, #48]	@ (8002680 <HAL_GPIO_EXTI_IRQHandler+0x48>)
 8002650:	88fb      	ldrh	r3, [r7, #6]
 8002652:	60d3      	str	r3, [r2, #12]
    HAL_GPIO_EXTI_Rising_Callback(GPIO_Pin);
 8002654:	88fb      	ldrh	r3, [r7, #6]
 8002656:	4618      	mov	r0, r3
 8002658:	f000 f814 	bl	8002684 <HAL_GPIO_EXTI_Rising_Callback>
  }

  if (__HAL_GPIO_EXTI_GET_FALLING_IT(GPIO_Pin) != 0U)
 800265c:	4b08      	ldr	r3, [pc, #32]	@ (8002680 <HAL_GPIO_EXTI_IRQHandler+0x48>)
 800265e:	691a      	ldr	r2, [r3, #16]
 8002660:	88fb      	ldrh	r3, [r7, #6]
 8002662:	4013      	ands	r3, r2
 8002664:	2b00      	cmp	r3, #0
 8002666:	d006      	beq.n	8002676 <HAL_GPIO_EXTI_IRQHandler+0x3e>
  {
    __HAL_GPIO_EXTI_CLEAR_FALLING_IT(GPIO_Pin);
 8002668:	4a05      	ldr	r2, [pc, #20]	@ (8002680 <HAL_GPIO_EXTI_IRQHandler+0x48>)
 800266a:	88fb      	ldrh	r3, [r7, #6]
 800266c:	6113      	str	r3, [r2, #16]
    HAL_GPIO_EXTI_Falling_Callback(GPIO_Pin);
 800266e:	88fb      	ldrh	r3, [r7, #6]
 8002670:	4618      	mov	r0, r3
 8002672:	f7fe f971 	bl	8000958 <HAL_GPIO_EXTI_Falling_Callback>
  }
}
 8002676:	bf00      	nop
 8002678:	3708      	adds	r7, #8
 800267a:	46bd      	mov	sp, r7
 800267c:	bd80      	pop	{r7, pc}
 800267e:	bf00      	nop
 8002680:	44022000 	.word	0x44022000

08002684 <HAL_GPIO_EXTI_Rising_Callback>:
  * @brief  EXTI line rising detection callback.
  * @param  GPIO_Pin: Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
__weak void HAL_GPIO_EXTI_Rising_Callback(uint16_t GPIO_Pin)
{
 8002684:	b480      	push	{r7}
 8002686:	b083      	sub	sp, #12
 8002688:	af00      	add	r7, sp, #0
 800268a:	4603      	mov	r3, r0
 800268c:	80fb      	strh	r3, [r7, #6]
  UNUSED(GPIO_Pin);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_GPIO_EXTI_Rising_Callback could be implemented in the user file
   */
}
 800268e:	bf00      	nop
 8002690:	370c      	adds	r7, #12
 8002692:	46bd      	mov	sp, r7
 8002694:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002698:	4770      	bx	lr
	...

0800269c <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *pOscInitStruct)
{
 800269c:	b580      	push	{r7, lr}
 800269e:	b088      	sub	sp, #32
 80026a0:	af00      	add	r7, sp, #0
 80026a2:	6078      	str	r0, [r7, #4]
  uint32_t temp_pllckselr;
  uint32_t temp1_pllckcfg;
  uint32_t temp2_pllckcfg;

  /* Check Null pointer */
  if (pOscInitStruct == NULL)
 80026a4:	687b      	ldr	r3, [r7, #4]
 80026a6:	2b00      	cmp	r3, #0
 80026a8:	d102      	bne.n	80026b0 <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 80026aa:	2301      	movs	r3, #1
 80026ac:	f000 bc28 	b.w	8002f00 <HAL_RCC_OscConfig+0x864>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(pOscInitStruct->OscillatorType));
  temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 80026b0:	4b94      	ldr	r3, [pc, #592]	@ (8002904 <HAL_RCC_OscConfig+0x268>)
 80026b2:	69db      	ldr	r3, [r3, #28]
 80026b4:	f003 0318 	and.w	r3, r3, #24
 80026b8:	61fb      	str	r3, [r7, #28]
  temp_pllckselr = __HAL_RCC_GET_PLL1_OSCSOURCE();
 80026ba:	4b92      	ldr	r3, [pc, #584]	@ (8002904 <HAL_RCC_OscConfig+0x268>)
 80026bc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80026be:	f003 0303 	and.w	r3, r3, #3
 80026c2:	61bb      	str	r3, [r7, #24]

  /*----------------------------- CSI Configuration --------------------------*/
  if (((pOscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_CSI) == RCC_OSCILLATORTYPE_CSI)
 80026c4:	687b      	ldr	r3, [r7, #4]
 80026c6:	681b      	ldr	r3, [r3, #0]
 80026c8:	f003 0310 	and.w	r3, r3, #16
 80026cc:	2b00      	cmp	r3, #0
 80026ce:	d05b      	beq.n	8002788 <HAL_RCC_OscConfig+0xec>
    /* Check the parameters */
    assert_param(IS_RCC_CSI(pOscInitStruct->CSIState));
    assert_param(IS_RCC_CSICALIBRATION_VALUE(pOscInitStruct->CSICalibrationValue));

    /* When the CSI is used as system clock it will not be disabled */
    if ((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_CSI) ||
 80026d0:	69fb      	ldr	r3, [r7, #28]
 80026d2:	2b08      	cmp	r3, #8
 80026d4:	d005      	beq.n	80026e2 <HAL_RCC_OscConfig+0x46>
 80026d6:	69fb      	ldr	r3, [r7, #28]
 80026d8:	2b18      	cmp	r3, #24
 80026da:	d114      	bne.n	8002706 <HAL_RCC_OscConfig+0x6a>
        ((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (temp_pllckselr == RCC_PLL1_SOURCE_CSI)))
 80026dc:	69bb      	ldr	r3, [r7, #24]
 80026de:	2b02      	cmp	r3, #2
 80026e0:	d111      	bne.n	8002706 <HAL_RCC_OscConfig+0x6a>
    {
      if (pOscInitStruct->CSIState == RCC_CSI_OFF)
 80026e2:	687b      	ldr	r3, [r7, #4]
 80026e4:	69db      	ldr	r3, [r3, #28]
 80026e6:	2b00      	cmp	r3, #0
 80026e8:	d102      	bne.n	80026f0 <HAL_RCC_OscConfig+0x54>
      {
        return HAL_ERROR;
 80026ea:	2301      	movs	r3, #1
 80026ec:	f000 bc08 	b.w	8002f00 <HAL_RCC_OscConfig+0x864>

      /* Otherwise, just the calibration and CSI is allowed */
      else
      {
        /* Adjusts the Internal Low-power oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(pOscInitStruct->CSICalibrationValue);
 80026f0:	4b84      	ldr	r3, [pc, #528]	@ (8002904 <HAL_RCC_OscConfig+0x268>)
 80026f2:	699b      	ldr	r3, [r3, #24]
 80026f4:	f423 127c 	bic.w	r2, r3, #4128768	@ 0x3f0000
 80026f8:	687b      	ldr	r3, [r7, #4]
 80026fa:	6a1b      	ldr	r3, [r3, #32]
 80026fc:	041b      	lsls	r3, r3, #16
 80026fe:	4981      	ldr	r1, [pc, #516]	@ (8002904 <HAL_RCC_OscConfig+0x268>)
 8002700:	4313      	orrs	r3, r2
 8002702:	618b      	str	r3, [r1, #24]
      if (pOscInitStruct->CSIState == RCC_CSI_OFF)
 8002704:	e040      	b.n	8002788 <HAL_RCC_OscConfig+0xec>
      }
    }
    else
    {
      /* Check the CSI State */
      if ((pOscInitStruct->CSIState) != RCC_CSI_OFF)
 8002706:	687b      	ldr	r3, [r7, #4]
 8002708:	69db      	ldr	r3, [r3, #28]
 800270a:	2b00      	cmp	r3, #0
 800270c:	d023      	beq.n	8002756 <HAL_RCC_OscConfig+0xba>
      {
        /* Enable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_ENABLE();
 800270e:	4b7d      	ldr	r3, [pc, #500]	@ (8002904 <HAL_RCC_OscConfig+0x268>)
 8002710:	681b      	ldr	r3, [r3, #0]
 8002712:	4a7c      	ldr	r2, [pc, #496]	@ (8002904 <HAL_RCC_OscConfig+0x268>)
 8002714:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002718:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800271a:	f7fe fd8f 	bl	800123c <HAL_GetTick>
 800271e:	6178      	str	r0, [r7, #20]

        /* Wait till CSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_CSIRDY) == 0U)
 8002720:	e008      	b.n	8002734 <HAL_RCC_OscConfig+0x98>
        {
          if ((HAL_GetTick() - tickstart) > RCC_CSI_TIMEOUT_VALUE)
 8002722:	f7fe fd8b 	bl	800123c <HAL_GetTick>
 8002726:	4602      	mov	r2, r0
 8002728:	697b      	ldr	r3, [r7, #20]
 800272a:	1ad3      	subs	r3, r2, r3
 800272c:	2b02      	cmp	r3, #2
 800272e:	d901      	bls.n	8002734 <HAL_RCC_OscConfig+0x98>
          {
            return HAL_TIMEOUT;
 8002730:	2303      	movs	r3, #3
 8002732:	e3e5      	b.n	8002f00 <HAL_RCC_OscConfig+0x864>
        while (READ_BIT(RCC->CR, RCC_CR_CSIRDY) == 0U)
 8002734:	4b73      	ldr	r3, [pc, #460]	@ (8002904 <HAL_RCC_OscConfig+0x268>)
 8002736:	681b      	ldr	r3, [r3, #0]
 8002738:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800273c:	2b00      	cmp	r3, #0
 800273e:	d0f0      	beq.n	8002722 <HAL_RCC_OscConfig+0x86>
          }
        }

        /* Adjusts the Internal High Speed oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(pOscInitStruct->CSICalibrationValue);
 8002740:	4b70      	ldr	r3, [pc, #448]	@ (8002904 <HAL_RCC_OscConfig+0x268>)
 8002742:	699b      	ldr	r3, [r3, #24]
 8002744:	f423 127c 	bic.w	r2, r3, #4128768	@ 0x3f0000
 8002748:	687b      	ldr	r3, [r7, #4]
 800274a:	6a1b      	ldr	r3, [r3, #32]
 800274c:	041b      	lsls	r3, r3, #16
 800274e:	496d      	ldr	r1, [pc, #436]	@ (8002904 <HAL_RCC_OscConfig+0x268>)
 8002750:	4313      	orrs	r3, r2
 8002752:	618b      	str	r3, [r1, #24]
 8002754:	e018      	b.n	8002788 <HAL_RCC_OscConfig+0xec>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_DISABLE();
 8002756:	4b6b      	ldr	r3, [pc, #428]	@ (8002904 <HAL_RCC_OscConfig+0x268>)
 8002758:	681b      	ldr	r3, [r3, #0]
 800275a:	4a6a      	ldr	r2, [pc, #424]	@ (8002904 <HAL_RCC_OscConfig+0x268>)
 800275c:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8002760:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002762:	f7fe fd6b 	bl	800123c <HAL_GetTick>
 8002766:	6178      	str	r0, [r7, #20]

        /* Wait till CSI is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_CSIRDY) != 0U)
 8002768:	e008      	b.n	800277c <HAL_RCC_OscConfig+0xe0>
        {
          if ((HAL_GetTick() - tickstart) > RCC_CSI_TIMEOUT_VALUE)
 800276a:	f7fe fd67 	bl	800123c <HAL_GetTick>
 800276e:	4602      	mov	r2, r0
 8002770:	697b      	ldr	r3, [r7, #20]
 8002772:	1ad3      	subs	r3, r2, r3
 8002774:	2b02      	cmp	r3, #2
 8002776:	d901      	bls.n	800277c <HAL_RCC_OscConfig+0xe0>
          {
            return HAL_TIMEOUT;
 8002778:	2303      	movs	r3, #3
 800277a:	e3c1      	b.n	8002f00 <HAL_RCC_OscConfig+0x864>
        while (READ_BIT(RCC->CR, RCC_CR_CSIRDY) != 0U)
 800277c:	4b61      	ldr	r3, [pc, #388]	@ (8002904 <HAL_RCC_OscConfig+0x268>)
 800277e:	681b      	ldr	r3, [r3, #0]
 8002780:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8002784:	2b00      	cmp	r3, #0
 8002786:	d1f0      	bne.n	800276a <HAL_RCC_OscConfig+0xce>
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if (((pOscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8002788:	687b      	ldr	r3, [r7, #4]
 800278a:	681b      	ldr	r3, [r3, #0]
 800278c:	f003 0301 	and.w	r3, r3, #1
 8002790:	2b00      	cmp	r3, #0
 8002792:	f000 80a0 	beq.w	80028d6 <HAL_RCC_OscConfig+0x23a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(pOscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSE) ||
 8002796:	69fb      	ldr	r3, [r7, #28]
 8002798:	2b10      	cmp	r3, #16
 800279a:	d005      	beq.n	80027a8 <HAL_RCC_OscConfig+0x10c>
 800279c:	69fb      	ldr	r3, [r7, #28]
 800279e:	2b18      	cmp	r3, #24
 80027a0:	d109      	bne.n	80027b6 <HAL_RCC_OscConfig+0x11a>
        ((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (temp_pllckselr == RCC_PLL1_SOURCE_HSE)))
 80027a2:	69bb      	ldr	r3, [r7, #24]
 80027a4:	2b03      	cmp	r3, #3
 80027a6:	d106      	bne.n	80027b6 <HAL_RCC_OscConfig+0x11a>
    {
      if (pOscInitStruct->HSEState == RCC_HSE_OFF)
 80027a8:	687b      	ldr	r3, [r7, #4]
 80027aa:	685b      	ldr	r3, [r3, #4]
 80027ac:	2b00      	cmp	r3, #0
 80027ae:	f040 8092 	bne.w	80028d6 <HAL_RCC_OscConfig+0x23a>
      {
        return HAL_ERROR;
 80027b2:	2301      	movs	r3, #1
 80027b4:	e3a4      	b.n	8002f00 <HAL_RCC_OscConfig+0x864>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(pOscInitStruct->HSEState);
 80027b6:	687b      	ldr	r3, [r7, #4]
 80027b8:	685b      	ldr	r3, [r3, #4]
 80027ba:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80027be:	d106      	bne.n	80027ce <HAL_RCC_OscConfig+0x132>
 80027c0:	4b50      	ldr	r3, [pc, #320]	@ (8002904 <HAL_RCC_OscConfig+0x268>)
 80027c2:	681b      	ldr	r3, [r3, #0]
 80027c4:	4a4f      	ldr	r2, [pc, #316]	@ (8002904 <HAL_RCC_OscConfig+0x268>)
 80027c6:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80027ca:	6013      	str	r3, [r2, #0]
 80027cc:	e058      	b.n	8002880 <HAL_RCC_OscConfig+0x1e4>
 80027ce:	687b      	ldr	r3, [r7, #4]
 80027d0:	685b      	ldr	r3, [r3, #4]
 80027d2:	2b00      	cmp	r3, #0
 80027d4:	d112      	bne.n	80027fc <HAL_RCC_OscConfig+0x160>
 80027d6:	4b4b      	ldr	r3, [pc, #300]	@ (8002904 <HAL_RCC_OscConfig+0x268>)
 80027d8:	681b      	ldr	r3, [r3, #0]
 80027da:	4a4a      	ldr	r2, [pc, #296]	@ (8002904 <HAL_RCC_OscConfig+0x268>)
 80027dc:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80027e0:	6013      	str	r3, [r2, #0]
 80027e2:	4b48      	ldr	r3, [pc, #288]	@ (8002904 <HAL_RCC_OscConfig+0x268>)
 80027e4:	681b      	ldr	r3, [r3, #0]
 80027e6:	4a47      	ldr	r2, [pc, #284]	@ (8002904 <HAL_RCC_OscConfig+0x268>)
 80027e8:	f423 1380 	bic.w	r3, r3, #1048576	@ 0x100000
 80027ec:	6013      	str	r3, [r2, #0]
 80027ee:	4b45      	ldr	r3, [pc, #276]	@ (8002904 <HAL_RCC_OscConfig+0x268>)
 80027f0:	681b      	ldr	r3, [r3, #0]
 80027f2:	4a44      	ldr	r2, [pc, #272]	@ (8002904 <HAL_RCC_OscConfig+0x268>)
 80027f4:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80027f8:	6013      	str	r3, [r2, #0]
 80027fa:	e041      	b.n	8002880 <HAL_RCC_OscConfig+0x1e4>
 80027fc:	687b      	ldr	r3, [r7, #4]
 80027fe:	685b      	ldr	r3, [r3, #4]
 8002800:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8002804:	d112      	bne.n	800282c <HAL_RCC_OscConfig+0x190>
 8002806:	4b3f      	ldr	r3, [pc, #252]	@ (8002904 <HAL_RCC_OscConfig+0x268>)
 8002808:	681b      	ldr	r3, [r3, #0]
 800280a:	4a3e      	ldr	r2, [pc, #248]	@ (8002904 <HAL_RCC_OscConfig+0x268>)
 800280c:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8002810:	6013      	str	r3, [r2, #0]
 8002812:	4b3c      	ldr	r3, [pc, #240]	@ (8002904 <HAL_RCC_OscConfig+0x268>)
 8002814:	681b      	ldr	r3, [r3, #0]
 8002816:	4a3b      	ldr	r2, [pc, #236]	@ (8002904 <HAL_RCC_OscConfig+0x268>)
 8002818:	f423 1380 	bic.w	r3, r3, #1048576	@ 0x100000
 800281c:	6013      	str	r3, [r2, #0]
 800281e:	4b39      	ldr	r3, [pc, #228]	@ (8002904 <HAL_RCC_OscConfig+0x268>)
 8002820:	681b      	ldr	r3, [r3, #0]
 8002822:	4a38      	ldr	r2, [pc, #224]	@ (8002904 <HAL_RCC_OscConfig+0x268>)
 8002824:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002828:	6013      	str	r3, [r2, #0]
 800282a:	e029      	b.n	8002880 <HAL_RCC_OscConfig+0x1e4>
 800282c:	687b      	ldr	r3, [r7, #4]
 800282e:	685b      	ldr	r3, [r3, #4]
 8002830:	f5b3 1fa8 	cmp.w	r3, #1376256	@ 0x150000
 8002834:	d112      	bne.n	800285c <HAL_RCC_OscConfig+0x1c0>
 8002836:	4b33      	ldr	r3, [pc, #204]	@ (8002904 <HAL_RCC_OscConfig+0x268>)
 8002838:	681b      	ldr	r3, [r3, #0]
 800283a:	4a32      	ldr	r2, [pc, #200]	@ (8002904 <HAL_RCC_OscConfig+0x268>)
 800283c:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8002840:	6013      	str	r3, [r2, #0]
 8002842:	4b30      	ldr	r3, [pc, #192]	@ (8002904 <HAL_RCC_OscConfig+0x268>)
 8002844:	681b      	ldr	r3, [r3, #0]
 8002846:	4a2f      	ldr	r2, [pc, #188]	@ (8002904 <HAL_RCC_OscConfig+0x268>)
 8002848:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800284c:	6013      	str	r3, [r2, #0]
 800284e:	4b2d      	ldr	r3, [pc, #180]	@ (8002904 <HAL_RCC_OscConfig+0x268>)
 8002850:	681b      	ldr	r3, [r3, #0]
 8002852:	4a2c      	ldr	r2, [pc, #176]	@ (8002904 <HAL_RCC_OscConfig+0x268>)
 8002854:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002858:	6013      	str	r3, [r2, #0]
 800285a:	e011      	b.n	8002880 <HAL_RCC_OscConfig+0x1e4>
 800285c:	4b29      	ldr	r3, [pc, #164]	@ (8002904 <HAL_RCC_OscConfig+0x268>)
 800285e:	681b      	ldr	r3, [r3, #0]
 8002860:	4a28      	ldr	r2, [pc, #160]	@ (8002904 <HAL_RCC_OscConfig+0x268>)
 8002862:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8002866:	6013      	str	r3, [r2, #0]
 8002868:	4b26      	ldr	r3, [pc, #152]	@ (8002904 <HAL_RCC_OscConfig+0x268>)
 800286a:	681b      	ldr	r3, [r3, #0]
 800286c:	4a25      	ldr	r2, [pc, #148]	@ (8002904 <HAL_RCC_OscConfig+0x268>)
 800286e:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8002872:	6013      	str	r3, [r2, #0]
 8002874:	4b23      	ldr	r3, [pc, #140]	@ (8002904 <HAL_RCC_OscConfig+0x268>)
 8002876:	681b      	ldr	r3, [r3, #0]
 8002878:	4a22      	ldr	r2, [pc, #136]	@ (8002904 <HAL_RCC_OscConfig+0x268>)
 800287a:	f423 1380 	bic.w	r3, r3, #1048576	@ 0x100000
 800287e:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (pOscInitStruct->HSEState != RCC_HSE_OFF)
 8002880:	687b      	ldr	r3, [r7, #4]
 8002882:	685b      	ldr	r3, [r3, #4]
 8002884:	2b00      	cmp	r3, #0
 8002886:	d013      	beq.n	80028b0 <HAL_RCC_OscConfig+0x214>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002888:	f7fe fcd8 	bl	800123c <HAL_GetTick>
 800288c:	6178      	str	r0, [r7, #20]

        /* Wait till HSE is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800288e:	e008      	b.n	80028a2 <HAL_RCC_OscConfig+0x206>
        {
          if ((HAL_GetTick() - tickstart) > RCC_HSE_TIMEOUT_VALUE)
 8002890:	f7fe fcd4 	bl	800123c <HAL_GetTick>
 8002894:	4602      	mov	r2, r0
 8002896:	697b      	ldr	r3, [r7, #20]
 8002898:	1ad3      	subs	r3, r2, r3
 800289a:	2b64      	cmp	r3, #100	@ 0x64
 800289c:	d901      	bls.n	80028a2 <HAL_RCC_OscConfig+0x206>
          {
            return HAL_TIMEOUT;
 800289e:	2303      	movs	r3, #3
 80028a0:	e32e      	b.n	8002f00 <HAL_RCC_OscConfig+0x864>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80028a2:	4b18      	ldr	r3, [pc, #96]	@ (8002904 <HAL_RCC_OscConfig+0x268>)
 80028a4:	681b      	ldr	r3, [r3, #0]
 80028a6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80028aa:	2b00      	cmp	r3, #0
 80028ac:	d0f0      	beq.n	8002890 <HAL_RCC_OscConfig+0x1f4>
 80028ae:	e012      	b.n	80028d6 <HAL_RCC_OscConfig+0x23a>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80028b0:	f7fe fcc4 	bl	800123c <HAL_GetTick>
 80028b4:	6178      	str	r0, [r7, #20]

        /* Wait till HSE is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 80028b6:	e008      	b.n	80028ca <HAL_RCC_OscConfig+0x22e>
        {
          if ((HAL_GetTick() - tickstart) > RCC_HSE_TIMEOUT_VALUE)
 80028b8:	f7fe fcc0 	bl	800123c <HAL_GetTick>
 80028bc:	4602      	mov	r2, r0
 80028be:	697b      	ldr	r3, [r7, #20]
 80028c0:	1ad3      	subs	r3, r2, r3
 80028c2:	2b64      	cmp	r3, #100	@ 0x64
 80028c4:	d901      	bls.n	80028ca <HAL_RCC_OscConfig+0x22e>
          {
            return HAL_TIMEOUT;
 80028c6:	2303      	movs	r3, #3
 80028c8:	e31a      	b.n	8002f00 <HAL_RCC_OscConfig+0x864>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 80028ca:	4b0e      	ldr	r3, [pc, #56]	@ (8002904 <HAL_RCC_OscConfig+0x268>)
 80028cc:	681b      	ldr	r3, [r3, #0]
 80028ce:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80028d2:	2b00      	cmp	r3, #0
 80028d4:	d1f0      	bne.n	80028b8 <HAL_RCC_OscConfig+0x21c>
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((pOscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80028d6:	687b      	ldr	r3, [r7, #4]
 80028d8:	681b      	ldr	r3, [r3, #0]
 80028da:	f003 0302 	and.w	r3, r3, #2
 80028de:	2b00      	cmp	r3, #0
 80028e0:	f000 809a 	beq.w	8002a18 <HAL_RCC_OscConfig+0x37c>
    assert_param(IS_RCC_HSI(pOscInitStruct->HSIState));
    assert_param(IS_RCC_HSIDIV(pOscInitStruct->HSIDiv));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(pOscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSI) ||
 80028e4:	69fb      	ldr	r3, [r7, #28]
 80028e6:	2b00      	cmp	r3, #0
 80028e8:	d005      	beq.n	80028f6 <HAL_RCC_OscConfig+0x25a>
 80028ea:	69fb      	ldr	r3, [r7, #28]
 80028ec:	2b18      	cmp	r3, #24
 80028ee:	d149      	bne.n	8002984 <HAL_RCC_OscConfig+0x2e8>
        ((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (temp_pllckselr == RCC_PLL1_SOURCE_HSI)))
 80028f0:	69bb      	ldr	r3, [r7, #24]
 80028f2:	2b01      	cmp	r3, #1
 80028f4:	d146      	bne.n	8002984 <HAL_RCC_OscConfig+0x2e8>
    {
      /* When HSI is used as system clock it will not be disabled */
      if (pOscInitStruct->HSIState == RCC_HSI_OFF)
 80028f6:	687b      	ldr	r3, [r7, #4]
 80028f8:	68db      	ldr	r3, [r3, #12]
 80028fa:	2b00      	cmp	r3, #0
 80028fc:	d104      	bne.n	8002908 <HAL_RCC_OscConfig+0x26c>
      {
        return HAL_ERROR;
 80028fe:	2301      	movs	r3, #1
 8002900:	e2fe      	b.n	8002f00 <HAL_RCC_OscConfig+0x864>
 8002902:	bf00      	nop
 8002904:	44020c00 	.word	0x44020c00
      /* Otherwise, HSI calibration and division may be allowed */
      else
      {

        /* HSI division is allowed if HSI is used as system clock */
        if (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSI)
 8002908:	69fb      	ldr	r3, [r7, #28]
 800290a:	2b00      	cmp	r3, #0
 800290c:	d11c      	bne.n	8002948 <HAL_RCC_OscConfig+0x2ac>
        {
          if (__HAL_RCC_GET_HSI_DIVIDER() != (pOscInitStruct->HSIDiv))
 800290e:	4b9a      	ldr	r3, [pc, #616]	@ (8002b78 <HAL_RCC_OscConfig+0x4dc>)
 8002910:	681b      	ldr	r3, [r3, #0]
 8002912:	f003 0218 	and.w	r2, r3, #24
 8002916:	687b      	ldr	r3, [r7, #4]
 8002918:	691b      	ldr	r3, [r3, #16]
 800291a:	429a      	cmp	r2, r3
 800291c:	d014      	beq.n	8002948 <HAL_RCC_OscConfig+0x2ac>
          {
            /* Adjust the HSI division factor */
            __HAL_RCC_HSI_DIVIDER_CONFIG(pOscInitStruct->HSIDiv);
 800291e:	4b96      	ldr	r3, [pc, #600]	@ (8002b78 <HAL_RCC_OscConfig+0x4dc>)
 8002920:	681b      	ldr	r3, [r3, #0]
 8002922:	f023 0218 	bic.w	r2, r3, #24
 8002926:	687b      	ldr	r3, [r7, #4]
 8002928:	691b      	ldr	r3, [r3, #16]
 800292a:	4993      	ldr	r1, [pc, #588]	@ (8002b78 <HAL_RCC_OscConfig+0x4dc>)
 800292c:	4313      	orrs	r3, r2
 800292e:	600b      	str	r3, [r1, #0]

            /* Update the SystemCoreClock global variable with new HSI value  */
            (void) HAL_RCC_GetHCLKFreq();
 8002930:	f000 fdd0 	bl	80034d4 <HAL_RCC_GetHCLKFreq>

            /* Configure the source of time base considering new system clocks settings*/
            if (HAL_InitTick(uwTickPrio) != HAL_OK)
 8002934:	4b91      	ldr	r3, [pc, #580]	@ (8002b7c <HAL_RCC_OscConfig+0x4e0>)
 8002936:	681b      	ldr	r3, [r3, #0]
 8002938:	4618      	mov	r0, r3
 800293a:	f7fe fbf5 	bl	8001128 <HAL_InitTick>
 800293e:	4603      	mov	r3, r0
 8002940:	2b00      	cmp	r3, #0
 8002942:	d001      	beq.n	8002948 <HAL_RCC_OscConfig+0x2ac>
            {
              return HAL_ERROR;
 8002944:	2301      	movs	r3, #1
 8002946:	e2db      	b.n	8002f00 <HAL_RCC_OscConfig+0x864>
            }
          }
        }

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002948:	f7fe fc78 	bl	800123c <HAL_GetTick>
 800294c:	6178      	str	r0, [r7, #20]

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800294e:	e008      	b.n	8002962 <HAL_RCC_OscConfig+0x2c6>
        {
          if ((HAL_GetTick() - tickstart) > RCC_HSI_TIMEOUT_VALUE)
 8002950:	f7fe fc74 	bl	800123c <HAL_GetTick>
 8002954:	4602      	mov	r2, r0
 8002956:	697b      	ldr	r3, [r7, #20]
 8002958:	1ad3      	subs	r3, r2, r3
 800295a:	2b02      	cmp	r3, #2
 800295c:	d901      	bls.n	8002962 <HAL_RCC_OscConfig+0x2c6>
          {
            return HAL_TIMEOUT;
 800295e:	2303      	movs	r3, #3
 8002960:	e2ce      	b.n	8002f00 <HAL_RCC_OscConfig+0x864>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8002962:	4b85      	ldr	r3, [pc, #532]	@ (8002b78 <HAL_RCC_OscConfig+0x4dc>)
 8002964:	681b      	ldr	r3, [r3, #0]
 8002966:	f003 0302 	and.w	r3, r3, #2
 800296a:	2b00      	cmp	r3, #0
 800296c:	d0f0      	beq.n	8002950 <HAL_RCC_OscConfig+0x2b4>
          }
        }
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(pOscInitStruct->HSICalibrationValue);
 800296e:	4b82      	ldr	r3, [pc, #520]	@ (8002b78 <HAL_RCC_OscConfig+0x4dc>)
 8002970:	691b      	ldr	r3, [r3, #16]
 8002972:	f423 02fe 	bic.w	r2, r3, #8323072	@ 0x7f0000
 8002976:	687b      	ldr	r3, [r7, #4]
 8002978:	695b      	ldr	r3, [r3, #20]
 800297a:	041b      	lsls	r3, r3, #16
 800297c:	497e      	ldr	r1, [pc, #504]	@ (8002b78 <HAL_RCC_OscConfig+0x4dc>)
 800297e:	4313      	orrs	r3, r2
 8002980:	610b      	str	r3, [r1, #16]
      if (pOscInitStruct->HSIState == RCC_HSI_OFF)
 8002982:	e049      	b.n	8002a18 <HAL_RCC_OscConfig+0x37c>
      }
    }
    else
    {
      /* Check the HSI State */
      if (pOscInitStruct->HSIState != RCC_HSI_OFF)
 8002984:	687b      	ldr	r3, [r7, #4]
 8002986:	68db      	ldr	r3, [r3, #12]
 8002988:	2b00      	cmp	r3, #0
 800298a:	d02c      	beq.n	80029e6 <HAL_RCC_OscConfig+0x34a>
      {
        /* Adjust the HSI division factor */
        __HAL_RCC_HSI_DIVIDER_CONFIG(pOscInitStruct->HSIDiv);
 800298c:	4b7a      	ldr	r3, [pc, #488]	@ (8002b78 <HAL_RCC_OscConfig+0x4dc>)
 800298e:	681b      	ldr	r3, [r3, #0]
 8002990:	f023 0218 	bic.w	r2, r3, #24
 8002994:	687b      	ldr	r3, [r7, #4]
 8002996:	691b      	ldr	r3, [r3, #16]
 8002998:	4977      	ldr	r1, [pc, #476]	@ (8002b78 <HAL_RCC_OscConfig+0x4dc>)
 800299a:	4313      	orrs	r3, r2
 800299c:	600b      	str	r3, [r1, #0]

        /* Enable the HSI oscillator */
        __HAL_RCC_HSI_ENABLE();
 800299e:	4b76      	ldr	r3, [pc, #472]	@ (8002b78 <HAL_RCC_OscConfig+0x4dc>)
 80029a0:	681b      	ldr	r3, [r3, #0]
 80029a2:	4a75      	ldr	r2, [pc, #468]	@ (8002b78 <HAL_RCC_OscConfig+0x4dc>)
 80029a4:	f043 0301 	orr.w	r3, r3, #1
 80029a8:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80029aa:	f7fe fc47 	bl	800123c <HAL_GetTick>
 80029ae:	6178      	str	r0, [r7, #20]

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80029b0:	e008      	b.n	80029c4 <HAL_RCC_OscConfig+0x328>
        {
          if ((HAL_GetTick() - tickstart) > RCC_HSI_TIMEOUT_VALUE)
 80029b2:	f7fe fc43 	bl	800123c <HAL_GetTick>
 80029b6:	4602      	mov	r2, r0
 80029b8:	697b      	ldr	r3, [r7, #20]
 80029ba:	1ad3      	subs	r3, r2, r3
 80029bc:	2b02      	cmp	r3, #2
 80029be:	d901      	bls.n	80029c4 <HAL_RCC_OscConfig+0x328>
          {
            return HAL_TIMEOUT;
 80029c0:	2303      	movs	r3, #3
 80029c2:	e29d      	b.n	8002f00 <HAL_RCC_OscConfig+0x864>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80029c4:	4b6c      	ldr	r3, [pc, #432]	@ (8002b78 <HAL_RCC_OscConfig+0x4dc>)
 80029c6:	681b      	ldr	r3, [r3, #0]
 80029c8:	f003 0302 	and.w	r3, r3, #2
 80029cc:	2b00      	cmp	r3, #0
 80029ce:	d0f0      	beq.n	80029b2 <HAL_RCC_OscConfig+0x316>
          }
        }

        /* Adjust the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(pOscInitStruct->HSICalibrationValue);
 80029d0:	4b69      	ldr	r3, [pc, #420]	@ (8002b78 <HAL_RCC_OscConfig+0x4dc>)
 80029d2:	691b      	ldr	r3, [r3, #16]
 80029d4:	f423 02fe 	bic.w	r2, r3, #8323072	@ 0x7f0000
 80029d8:	687b      	ldr	r3, [r7, #4]
 80029da:	695b      	ldr	r3, [r3, #20]
 80029dc:	041b      	lsls	r3, r3, #16
 80029de:	4966      	ldr	r1, [pc, #408]	@ (8002b78 <HAL_RCC_OscConfig+0x4dc>)
 80029e0:	4313      	orrs	r3, r2
 80029e2:	610b      	str	r3, [r1, #16]
 80029e4:	e018      	b.n	8002a18 <HAL_RCC_OscConfig+0x37c>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80029e6:	4b64      	ldr	r3, [pc, #400]	@ (8002b78 <HAL_RCC_OscConfig+0x4dc>)
 80029e8:	681b      	ldr	r3, [r3, #0]
 80029ea:	4a63      	ldr	r2, [pc, #396]	@ (8002b78 <HAL_RCC_OscConfig+0x4dc>)
 80029ec:	f023 0301 	bic.w	r3, r3, #1
 80029f0:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80029f2:	f7fe fc23 	bl	800123c <HAL_GetTick>
 80029f6:	6178      	str	r0, [r7, #20]

        /* Wait till HSI is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 80029f8:	e008      	b.n	8002a0c <HAL_RCC_OscConfig+0x370>
        {
          if ((HAL_GetTick() - tickstart) > RCC_HSI_TIMEOUT_VALUE)
 80029fa:	f7fe fc1f 	bl	800123c <HAL_GetTick>
 80029fe:	4602      	mov	r2, r0
 8002a00:	697b      	ldr	r3, [r7, #20]
 8002a02:	1ad3      	subs	r3, r2, r3
 8002a04:	2b02      	cmp	r3, #2
 8002a06:	d901      	bls.n	8002a0c <HAL_RCC_OscConfig+0x370>
          {
            return HAL_TIMEOUT;
 8002a08:	2303      	movs	r3, #3
 8002a0a:	e279      	b.n	8002f00 <HAL_RCC_OscConfig+0x864>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8002a0c:	4b5a      	ldr	r3, [pc, #360]	@ (8002b78 <HAL_RCC_OscConfig+0x4dc>)
 8002a0e:	681b      	ldr	r3, [r3, #0]
 8002a10:	f003 0302 	and.w	r3, r3, #2
 8002a14:	2b00      	cmp	r3, #0
 8002a16:	d1f0      	bne.n	80029fa <HAL_RCC_OscConfig+0x35e>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((pOscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8002a18:	687b      	ldr	r3, [r7, #4]
 8002a1a:	681b      	ldr	r3, [r3, #0]
 8002a1c:	f003 0308 	and.w	r3, r3, #8
 8002a20:	2b00      	cmp	r3, #0
 8002a22:	d03c      	beq.n	8002a9e <HAL_RCC_OscConfig+0x402>
    assert_param(IS_RCC_LSI(pOscInitStruct->LSIState));

    /* Update LSI configuration in Backup Domain control register    */

    /* Check the LSI State */
    if (pOscInitStruct->LSIState != RCC_LSI_OFF)
 8002a24:	687b      	ldr	r3, [r7, #4]
 8002a26:	699b      	ldr	r3, [r3, #24]
 8002a28:	2b00      	cmp	r3, #0
 8002a2a:	d01c      	beq.n	8002a66 <HAL_RCC_OscConfig+0x3ca>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8002a2c:	4b52      	ldr	r3, [pc, #328]	@ (8002b78 <HAL_RCC_OscConfig+0x4dc>)
 8002a2e:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8002a32:	4a51      	ldr	r2, [pc, #324]	@ (8002b78 <HAL_RCC_OscConfig+0x4dc>)
 8002a34:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8002a38:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002a3c:	f7fe fbfe 	bl	800123c <HAL_GetTick>
 8002a40:	6178      	str	r0, [r7, #20]

      /* Wait till LSI is ready */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSIRDY) == 0U)
 8002a42:	e008      	b.n	8002a56 <HAL_RCC_OscConfig+0x3ba>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSI_TIMEOUT_VALUE)
 8002a44:	f7fe fbfa 	bl	800123c <HAL_GetTick>
 8002a48:	4602      	mov	r2, r0
 8002a4a:	697b      	ldr	r3, [r7, #20]
 8002a4c:	1ad3      	subs	r3, r2, r3
 8002a4e:	2b02      	cmp	r3, #2
 8002a50:	d901      	bls.n	8002a56 <HAL_RCC_OscConfig+0x3ba>
        {
          return HAL_TIMEOUT;
 8002a52:	2303      	movs	r3, #3
 8002a54:	e254      	b.n	8002f00 <HAL_RCC_OscConfig+0x864>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSIRDY) == 0U)
 8002a56:	4b48      	ldr	r3, [pc, #288]	@ (8002b78 <HAL_RCC_OscConfig+0x4dc>)
 8002a58:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8002a5c:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8002a60:	2b00      	cmp	r3, #0
 8002a62:	d0ef      	beq.n	8002a44 <HAL_RCC_OscConfig+0x3a8>
 8002a64:	e01b      	b.n	8002a9e <HAL_RCC_OscConfig+0x402>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8002a66:	4b44      	ldr	r3, [pc, #272]	@ (8002b78 <HAL_RCC_OscConfig+0x4dc>)
 8002a68:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8002a6c:	4a42      	ldr	r2, [pc, #264]	@ (8002b78 <HAL_RCC_OscConfig+0x4dc>)
 8002a6e:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 8002a72:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002a76:	f7fe fbe1 	bl	800123c <HAL_GetTick>
 8002a7a:	6178      	str	r0, [r7, #20]

      /* Wait till LSI is disabled */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSIRDY) != 0U)
 8002a7c:	e008      	b.n	8002a90 <HAL_RCC_OscConfig+0x3f4>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSI_TIMEOUT_VALUE)
 8002a7e:	f7fe fbdd 	bl	800123c <HAL_GetTick>
 8002a82:	4602      	mov	r2, r0
 8002a84:	697b      	ldr	r3, [r7, #20]
 8002a86:	1ad3      	subs	r3, r2, r3
 8002a88:	2b02      	cmp	r3, #2
 8002a8a:	d901      	bls.n	8002a90 <HAL_RCC_OscConfig+0x3f4>
        {
          return HAL_TIMEOUT;
 8002a8c:	2303      	movs	r3, #3
 8002a8e:	e237      	b.n	8002f00 <HAL_RCC_OscConfig+0x864>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSIRDY) != 0U)
 8002a90:	4b39      	ldr	r3, [pc, #228]	@ (8002b78 <HAL_RCC_OscConfig+0x4dc>)
 8002a92:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8002a96:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8002a9a:	2b00      	cmp	r3, #0
 8002a9c:	d1ef      	bne.n	8002a7e <HAL_RCC_OscConfig+0x3e2>
      }
    }

  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((pOscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002a9e:	687b      	ldr	r3, [r7, #4]
 8002aa0:	681b      	ldr	r3, [r3, #0]
 8002aa2:	f003 0304 	and.w	r3, r3, #4
 8002aa6:	2b00      	cmp	r3, #0
 8002aa8:	f000 80d2 	beq.w	8002c50 <HAL_RCC_OscConfig+0x5b4>
    /* Check the parameters */
    assert_param(IS_RCC_LSE(pOscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain */
    if (HAL_IS_BIT_CLR(PWR->DBPCR, PWR_DBPCR_DBP))
 8002aac:	4b34      	ldr	r3, [pc, #208]	@ (8002b80 <HAL_RCC_OscConfig+0x4e4>)
 8002aae:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002ab0:	f003 0301 	and.w	r3, r3, #1
 8002ab4:	2b00      	cmp	r3, #0
 8002ab6:	d118      	bne.n	8002aea <HAL_RCC_OscConfig+0x44e>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->DBPCR, PWR_DBPCR_DBP);
 8002ab8:	4b31      	ldr	r3, [pc, #196]	@ (8002b80 <HAL_RCC_OscConfig+0x4e4>)
 8002aba:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002abc:	4a30      	ldr	r2, [pc, #192]	@ (8002b80 <HAL_RCC_OscConfig+0x4e4>)
 8002abe:	f043 0301 	orr.w	r3, r3, #1
 8002ac2:	6253      	str	r3, [r2, #36]	@ 0x24

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8002ac4:	f7fe fbba 	bl	800123c <HAL_GetTick>
 8002ac8:	6178      	str	r0, [r7, #20]

      while (HAL_IS_BIT_CLR(PWR->DBPCR, PWR_DBPCR_DBP))
 8002aca:	e008      	b.n	8002ade <HAL_RCC_OscConfig+0x442>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002acc:	f7fe fbb6 	bl	800123c <HAL_GetTick>
 8002ad0:	4602      	mov	r2, r0
 8002ad2:	697b      	ldr	r3, [r7, #20]
 8002ad4:	1ad3      	subs	r3, r2, r3
 8002ad6:	2b02      	cmp	r3, #2
 8002ad8:	d901      	bls.n	8002ade <HAL_RCC_OscConfig+0x442>
        {
          return HAL_TIMEOUT;
 8002ada:	2303      	movs	r3, #3
 8002adc:	e210      	b.n	8002f00 <HAL_RCC_OscConfig+0x864>
      while (HAL_IS_BIT_CLR(PWR->DBPCR, PWR_DBPCR_DBP))
 8002ade:	4b28      	ldr	r3, [pc, #160]	@ (8002b80 <HAL_RCC_OscConfig+0x4e4>)
 8002ae0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002ae2:	f003 0301 	and.w	r3, r3, #1
 8002ae6:	2b00      	cmp	r3, #0
 8002ae8:	d0f0      	beq.n	8002acc <HAL_RCC_OscConfig+0x430>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(pOscInitStruct->LSEState);
 8002aea:	687b      	ldr	r3, [r7, #4]
 8002aec:	689b      	ldr	r3, [r3, #8]
 8002aee:	2b01      	cmp	r3, #1
 8002af0:	d108      	bne.n	8002b04 <HAL_RCC_OscConfig+0x468>
 8002af2:	4b21      	ldr	r3, [pc, #132]	@ (8002b78 <HAL_RCC_OscConfig+0x4dc>)
 8002af4:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8002af8:	4a1f      	ldr	r2, [pc, #124]	@ (8002b78 <HAL_RCC_OscConfig+0x4dc>)
 8002afa:	f043 0301 	orr.w	r3, r3, #1
 8002afe:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 8002b02:	e074      	b.n	8002bee <HAL_RCC_OscConfig+0x552>
 8002b04:	687b      	ldr	r3, [r7, #4]
 8002b06:	689b      	ldr	r3, [r3, #8]
 8002b08:	2b00      	cmp	r3, #0
 8002b0a:	d118      	bne.n	8002b3e <HAL_RCC_OscConfig+0x4a2>
 8002b0c:	4b1a      	ldr	r3, [pc, #104]	@ (8002b78 <HAL_RCC_OscConfig+0x4dc>)
 8002b0e:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8002b12:	4a19      	ldr	r2, [pc, #100]	@ (8002b78 <HAL_RCC_OscConfig+0x4dc>)
 8002b14:	f023 0301 	bic.w	r3, r3, #1
 8002b18:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 8002b1c:	4b16      	ldr	r3, [pc, #88]	@ (8002b78 <HAL_RCC_OscConfig+0x4dc>)
 8002b1e:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8002b22:	4a15      	ldr	r2, [pc, #84]	@ (8002b78 <HAL_RCC_OscConfig+0x4dc>)
 8002b24:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8002b28:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 8002b2c:	4b12      	ldr	r3, [pc, #72]	@ (8002b78 <HAL_RCC_OscConfig+0x4dc>)
 8002b2e:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8002b32:	4a11      	ldr	r2, [pc, #68]	@ (8002b78 <HAL_RCC_OscConfig+0x4dc>)
 8002b34:	f023 0304 	bic.w	r3, r3, #4
 8002b38:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 8002b3c:	e057      	b.n	8002bee <HAL_RCC_OscConfig+0x552>
 8002b3e:	687b      	ldr	r3, [r7, #4]
 8002b40:	689b      	ldr	r3, [r3, #8]
 8002b42:	2b05      	cmp	r3, #5
 8002b44:	d11e      	bne.n	8002b84 <HAL_RCC_OscConfig+0x4e8>
 8002b46:	4b0c      	ldr	r3, [pc, #48]	@ (8002b78 <HAL_RCC_OscConfig+0x4dc>)
 8002b48:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8002b4c:	4a0a      	ldr	r2, [pc, #40]	@ (8002b78 <HAL_RCC_OscConfig+0x4dc>)
 8002b4e:	f043 0304 	orr.w	r3, r3, #4
 8002b52:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 8002b56:	4b08      	ldr	r3, [pc, #32]	@ (8002b78 <HAL_RCC_OscConfig+0x4dc>)
 8002b58:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8002b5c:	4a06      	ldr	r2, [pc, #24]	@ (8002b78 <HAL_RCC_OscConfig+0x4dc>)
 8002b5e:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8002b62:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 8002b66:	4b04      	ldr	r3, [pc, #16]	@ (8002b78 <HAL_RCC_OscConfig+0x4dc>)
 8002b68:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8002b6c:	4a02      	ldr	r2, [pc, #8]	@ (8002b78 <HAL_RCC_OscConfig+0x4dc>)
 8002b6e:	f043 0301 	orr.w	r3, r3, #1
 8002b72:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 8002b76:	e03a      	b.n	8002bee <HAL_RCC_OscConfig+0x552>
 8002b78:	44020c00 	.word	0x44020c00
 8002b7c:	20000004 	.word	0x20000004
 8002b80:	44020800 	.word	0x44020800
 8002b84:	687b      	ldr	r3, [r7, #4]
 8002b86:	689b      	ldr	r3, [r3, #8]
 8002b88:	2b85      	cmp	r3, #133	@ 0x85
 8002b8a:	d118      	bne.n	8002bbe <HAL_RCC_OscConfig+0x522>
 8002b8c:	4ba2      	ldr	r3, [pc, #648]	@ (8002e18 <HAL_RCC_OscConfig+0x77c>)
 8002b8e:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8002b92:	4aa1      	ldr	r2, [pc, #644]	@ (8002e18 <HAL_RCC_OscConfig+0x77c>)
 8002b94:	f043 0304 	orr.w	r3, r3, #4
 8002b98:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 8002b9c:	4b9e      	ldr	r3, [pc, #632]	@ (8002e18 <HAL_RCC_OscConfig+0x77c>)
 8002b9e:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8002ba2:	4a9d      	ldr	r2, [pc, #628]	@ (8002e18 <HAL_RCC_OscConfig+0x77c>)
 8002ba4:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8002ba8:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 8002bac:	4b9a      	ldr	r3, [pc, #616]	@ (8002e18 <HAL_RCC_OscConfig+0x77c>)
 8002bae:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8002bb2:	4a99      	ldr	r2, [pc, #612]	@ (8002e18 <HAL_RCC_OscConfig+0x77c>)
 8002bb4:	f043 0301 	orr.w	r3, r3, #1
 8002bb8:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 8002bbc:	e017      	b.n	8002bee <HAL_RCC_OscConfig+0x552>
 8002bbe:	4b96      	ldr	r3, [pc, #600]	@ (8002e18 <HAL_RCC_OscConfig+0x77c>)
 8002bc0:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8002bc4:	4a94      	ldr	r2, [pc, #592]	@ (8002e18 <HAL_RCC_OscConfig+0x77c>)
 8002bc6:	f023 0301 	bic.w	r3, r3, #1
 8002bca:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 8002bce:	4b92      	ldr	r3, [pc, #584]	@ (8002e18 <HAL_RCC_OscConfig+0x77c>)
 8002bd0:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8002bd4:	4a90      	ldr	r2, [pc, #576]	@ (8002e18 <HAL_RCC_OscConfig+0x77c>)
 8002bd6:	f023 0304 	bic.w	r3, r3, #4
 8002bda:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 8002bde:	4b8e      	ldr	r3, [pc, #568]	@ (8002e18 <HAL_RCC_OscConfig+0x77c>)
 8002be0:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8002be4:	4a8c      	ldr	r2, [pc, #560]	@ (8002e18 <HAL_RCC_OscConfig+0x77c>)
 8002be6:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8002bea:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0

    /* Check the LSE State */
    if (pOscInitStruct->LSEState != RCC_LSE_OFF)
 8002bee:	687b      	ldr	r3, [r7, #4]
 8002bf0:	689b      	ldr	r3, [r3, #8]
 8002bf2:	2b00      	cmp	r3, #0
 8002bf4:	d016      	beq.n	8002c24 <HAL_RCC_OscConfig+0x588>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002bf6:	f7fe fb21 	bl	800123c <HAL_GetTick>
 8002bfa:	6178      	str	r0, [r7, #20]

      /* Wait till LSE is ready */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8002bfc:	e00a      	b.n	8002c14 <HAL_RCC_OscConfig+0x578>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002bfe:	f7fe fb1d 	bl	800123c <HAL_GetTick>
 8002c02:	4602      	mov	r2, r0
 8002c04:	697b      	ldr	r3, [r7, #20]
 8002c06:	1ad3      	subs	r3, r2, r3
 8002c08:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002c0c:	4293      	cmp	r3, r2
 8002c0e:	d901      	bls.n	8002c14 <HAL_RCC_OscConfig+0x578>
        {
          return HAL_TIMEOUT;
 8002c10:	2303      	movs	r3, #3
 8002c12:	e175      	b.n	8002f00 <HAL_RCC_OscConfig+0x864>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8002c14:	4b80      	ldr	r3, [pc, #512]	@ (8002e18 <HAL_RCC_OscConfig+0x77c>)
 8002c16:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8002c1a:	f003 0302 	and.w	r3, r3, #2
 8002c1e:	2b00      	cmp	r3, #0
 8002c20:	d0ed      	beq.n	8002bfe <HAL_RCC_OscConfig+0x562>
 8002c22:	e015      	b.n	8002c50 <HAL_RCC_OscConfig+0x5b4>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002c24:	f7fe fb0a 	bl	800123c <HAL_GetTick>
 8002c28:	6178      	str	r0, [r7, #20]

      /* Wait till LSE is disabled */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8002c2a:	e00a      	b.n	8002c42 <HAL_RCC_OscConfig+0x5a6>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002c2c:	f7fe fb06 	bl	800123c <HAL_GetTick>
 8002c30:	4602      	mov	r2, r0
 8002c32:	697b      	ldr	r3, [r7, #20]
 8002c34:	1ad3      	subs	r3, r2, r3
 8002c36:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002c3a:	4293      	cmp	r3, r2
 8002c3c:	d901      	bls.n	8002c42 <HAL_RCC_OscConfig+0x5a6>
        {
          return HAL_TIMEOUT;
 8002c3e:	2303      	movs	r3, #3
 8002c40:	e15e      	b.n	8002f00 <HAL_RCC_OscConfig+0x864>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8002c42:	4b75      	ldr	r3, [pc, #468]	@ (8002e18 <HAL_RCC_OscConfig+0x77c>)
 8002c44:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8002c48:	f003 0302 	and.w	r3, r3, #2
 8002c4c:	2b00      	cmp	r3, #0
 8002c4e:	d1ed      	bne.n	8002c2c <HAL_RCC_OscConfig+0x590>
      }
    }

  }
  /*------------------------------ HSI48 Configuration -----------------------*/
  if (((pOscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8002c50:	687b      	ldr	r3, [r7, #4]
 8002c52:	681b      	ldr	r3, [r3, #0]
 8002c54:	f003 0320 	and.w	r3, r3, #32
 8002c58:	2b00      	cmp	r3, #0
 8002c5a:	d036      	beq.n	8002cca <HAL_RCC_OscConfig+0x62e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(pOscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if (pOscInitStruct->HSI48State != RCC_HSI48_OFF)
 8002c5c:	687b      	ldr	r3, [r7, #4]
 8002c5e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002c60:	2b00      	cmp	r3, #0
 8002c62:	d019      	beq.n	8002c98 <HAL_RCC_OscConfig+0x5fc>
    {
      /* Enable the Internal High Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 8002c64:	4b6c      	ldr	r3, [pc, #432]	@ (8002e18 <HAL_RCC_OscConfig+0x77c>)
 8002c66:	681b      	ldr	r3, [r3, #0]
 8002c68:	4a6b      	ldr	r2, [pc, #428]	@ (8002e18 <HAL_RCC_OscConfig+0x77c>)
 8002c6a:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8002c6e:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002c70:	f7fe fae4 	bl	800123c <HAL_GetTick>
 8002c74:	6178      	str	r0, [r7, #20]

      /* Wait till HSI48 is ready */
      while (READ_BIT(RCC->CR, RCC_CR_HSI48RDY) == 0U)
 8002c76:	e008      	b.n	8002c8a <HAL_RCC_OscConfig+0x5ee>
      {
        if ((HAL_GetTick() - tickstart) > RCC_HSI48_TIMEOUT_VALUE)
 8002c78:	f7fe fae0 	bl	800123c <HAL_GetTick>
 8002c7c:	4602      	mov	r2, r0
 8002c7e:	697b      	ldr	r3, [r7, #20]
 8002c80:	1ad3      	subs	r3, r2, r3
 8002c82:	2b02      	cmp	r3, #2
 8002c84:	d901      	bls.n	8002c8a <HAL_RCC_OscConfig+0x5ee>
        {
          return HAL_TIMEOUT;
 8002c86:	2303      	movs	r3, #3
 8002c88:	e13a      	b.n	8002f00 <HAL_RCC_OscConfig+0x864>
      while (READ_BIT(RCC->CR, RCC_CR_HSI48RDY) == 0U)
 8002c8a:	4b63      	ldr	r3, [pc, #396]	@ (8002e18 <HAL_RCC_OscConfig+0x77c>)
 8002c8c:	681b      	ldr	r3, [r3, #0]
 8002c8e:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8002c92:	2b00      	cmp	r3, #0
 8002c94:	d0f0      	beq.n	8002c78 <HAL_RCC_OscConfig+0x5dc>
 8002c96:	e018      	b.n	8002cca <HAL_RCC_OscConfig+0x62e>
      }
    }
    else
    {
      /* Disable the Internal High Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 8002c98:	4b5f      	ldr	r3, [pc, #380]	@ (8002e18 <HAL_RCC_OscConfig+0x77c>)
 8002c9a:	681b      	ldr	r3, [r3, #0]
 8002c9c:	4a5e      	ldr	r2, [pc, #376]	@ (8002e18 <HAL_RCC_OscConfig+0x77c>)
 8002c9e:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8002ca2:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002ca4:	f7fe faca 	bl	800123c <HAL_GetTick>
 8002ca8:	6178      	str	r0, [r7, #20]

      /* Wait till HSI48 is disabled */
      while (READ_BIT(RCC->CR, RCC_CR_HSI48RDY) != 0U)
 8002caa:	e008      	b.n	8002cbe <HAL_RCC_OscConfig+0x622>
      {
        if ((HAL_GetTick() - tickstart) > RCC_HSI48_TIMEOUT_VALUE)
 8002cac:	f7fe fac6 	bl	800123c <HAL_GetTick>
 8002cb0:	4602      	mov	r2, r0
 8002cb2:	697b      	ldr	r3, [r7, #20]
 8002cb4:	1ad3      	subs	r3, r2, r3
 8002cb6:	2b02      	cmp	r3, #2
 8002cb8:	d901      	bls.n	8002cbe <HAL_RCC_OscConfig+0x622>
        {
          return HAL_TIMEOUT;
 8002cba:	2303      	movs	r3, #3
 8002cbc:	e120      	b.n	8002f00 <HAL_RCC_OscConfig+0x864>
      while (READ_BIT(RCC->CR, RCC_CR_HSI48RDY) != 0U)
 8002cbe:	4b56      	ldr	r3, [pc, #344]	@ (8002e18 <HAL_RCC_OscConfig+0x77c>)
 8002cc0:	681b      	ldr	r3, [r3, #0]
 8002cc2:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8002cc6:	2b00      	cmp	r3, #0
 8002cc8:	d1f0      	bne.n	8002cac <HAL_RCC_OscConfig+0x610>

  /*-------------------------------- PLL1 Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(pOscInitStruct->PLL.PLLState));

  if ((pOscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8002cca:	687b      	ldr	r3, [r7, #4]
 8002ccc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002cce:	2b00      	cmp	r3, #0
 8002cd0:	f000 8115 	beq.w	8002efe <HAL_RCC_OscConfig+0x862>
  {
    /* Check if the PLL1 is used as system clock or not */
    if (temp_sysclksrc != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8002cd4:	69fb      	ldr	r3, [r7, #28]
 8002cd6:	2b18      	cmp	r3, #24
 8002cd8:	f000 80af 	beq.w	8002e3a <HAL_RCC_OscConfig+0x79e>
    {
      if ((pOscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8002cdc:	687b      	ldr	r3, [r7, #4]
 8002cde:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002ce0:	2b02      	cmp	r3, #2
 8002ce2:	f040 8086 	bne.w	8002df2 <HAL_RCC_OscConfig+0x756>
        assert_param(IS_RCC_PLL1_DIVP_VALUE(pOscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLL1_DIVQ_VALUE(pOscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLL1_DIVR_VALUE(pOscInitStruct->PLL.PLLR));

        /* Disable the PLL1. */
        __HAL_RCC_PLL1_DISABLE();
 8002ce6:	4b4c      	ldr	r3, [pc, #304]	@ (8002e18 <HAL_RCC_OscConfig+0x77c>)
 8002ce8:	681b      	ldr	r3, [r3, #0]
 8002cea:	4a4b      	ldr	r2, [pc, #300]	@ (8002e18 <HAL_RCC_OscConfig+0x77c>)
 8002cec:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8002cf0:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002cf2:	f7fe faa3 	bl	800123c <HAL_GetTick>
 8002cf6:	6178      	str	r0, [r7, #20]

        /* Wait till PLL1 is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLL1RDY) != 0U)
 8002cf8:	e008      	b.n	8002d0c <HAL_RCC_OscConfig+0x670>
        {
          if ((HAL_GetTick() - tickstart) > RCC_PLL_TIMEOUT_VALUE)
 8002cfa:	f7fe fa9f 	bl	800123c <HAL_GetTick>
 8002cfe:	4602      	mov	r2, r0
 8002d00:	697b      	ldr	r3, [r7, #20]
 8002d02:	1ad3      	subs	r3, r2, r3
 8002d04:	2b02      	cmp	r3, #2
 8002d06:	d901      	bls.n	8002d0c <HAL_RCC_OscConfig+0x670>
          {
            return HAL_TIMEOUT;
 8002d08:	2303      	movs	r3, #3
 8002d0a:	e0f9      	b.n	8002f00 <HAL_RCC_OscConfig+0x864>
        while (READ_BIT(RCC->CR, RCC_CR_PLL1RDY) != 0U)
 8002d0c:	4b42      	ldr	r3, [pc, #264]	@ (8002e18 <HAL_RCC_OscConfig+0x77c>)
 8002d0e:	681b      	ldr	r3, [r3, #0]
 8002d10:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002d14:	2b00      	cmp	r3, #0
 8002d16:	d1f0      	bne.n	8002cfa <HAL_RCC_OscConfig+0x65e>
          }
        }

        /* Configure the PLL1 clock source, multiplication and division factors. */
        __HAL_RCC_PLL1_CONFIG(pOscInitStruct->PLL.PLLSource,
 8002d18:	4b3f      	ldr	r3, [pc, #252]	@ (8002e18 <HAL_RCC_OscConfig+0x77c>)
 8002d1a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002d1c:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
 8002d20:	f023 0303 	bic.w	r3, r3, #3
 8002d24:	687a      	ldr	r2, [r7, #4]
 8002d26:	6ad1      	ldr	r1, [r2, #44]	@ 0x2c
 8002d28:	687a      	ldr	r2, [r7, #4]
 8002d2a:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 8002d2c:	0212      	lsls	r2, r2, #8
 8002d2e:	430a      	orrs	r2, r1
 8002d30:	4939      	ldr	r1, [pc, #228]	@ (8002e18 <HAL_RCC_OscConfig+0x77c>)
 8002d32:	4313      	orrs	r3, r2
 8002d34:	628b      	str	r3, [r1, #40]	@ 0x28
 8002d36:	687b      	ldr	r3, [r7, #4]
 8002d38:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002d3a:	3b01      	subs	r3, #1
 8002d3c:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8002d40:	687b      	ldr	r3, [r7, #4]
 8002d42:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002d44:	3b01      	subs	r3, #1
 8002d46:	025b      	lsls	r3, r3, #9
 8002d48:	b29b      	uxth	r3, r3
 8002d4a:	431a      	orrs	r2, r3
 8002d4c:	687b      	ldr	r3, [r7, #4]
 8002d4e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002d50:	3b01      	subs	r3, #1
 8002d52:	041b      	lsls	r3, r3, #16
 8002d54:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 8002d58:	431a      	orrs	r2, r3
 8002d5a:	687b      	ldr	r3, [r7, #4]
 8002d5c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002d5e:	3b01      	subs	r3, #1
 8002d60:	061b      	lsls	r3, r3, #24
 8002d62:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 8002d66:	492c      	ldr	r1, [pc, #176]	@ (8002e18 <HAL_RCC_OscConfig+0x77c>)
 8002d68:	4313      	orrs	r3, r2
 8002d6a:	634b      	str	r3, [r1, #52]	@ 0x34
                              pOscInitStruct->PLL.PLLR);

        assert_param(IS_RCC_PLL1_FRACN_VALUE(pOscInitStruct->PLL.PLLFRACN));

        /* Disable PLL1FRACN . */
        __HAL_RCC_PLL1_FRACN_DISABLE();
 8002d6c:	4b2a      	ldr	r3, [pc, #168]	@ (8002e18 <HAL_RCC_OscConfig+0x77c>)
 8002d6e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002d70:	4a29      	ldr	r2, [pc, #164]	@ (8002e18 <HAL_RCC_OscConfig+0x77c>)
 8002d72:	f023 0310 	bic.w	r3, r3, #16
 8002d76:	6293      	str	r3, [r2, #40]	@ 0x28

        /* Configure PLL  PLL1FRACN */
        __HAL_RCC_PLL1_FRACN_CONFIG(pOscInitStruct->PLL.PLLFRACN);
 8002d78:	687b      	ldr	r3, [r7, #4]
 8002d7a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002d7c:	4a26      	ldr	r2, [pc, #152]	@ (8002e18 <HAL_RCC_OscConfig+0x77c>)
 8002d7e:	00db      	lsls	r3, r3, #3
 8002d80:	6393      	str	r3, [r2, #56]	@ 0x38

        /* Enable PLL1FRACN . */
        __HAL_RCC_PLL1_FRACN_ENABLE();
 8002d82:	4b25      	ldr	r3, [pc, #148]	@ (8002e18 <HAL_RCC_OscConfig+0x77c>)
 8002d84:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002d86:	4a24      	ldr	r2, [pc, #144]	@ (8002e18 <HAL_RCC_OscConfig+0x77c>)
 8002d88:	f043 0310 	orr.w	r3, r3, #16
 8002d8c:	6293      	str	r3, [r2, #40]	@ 0x28

        assert_param(IS_RCC_PLL1_VCIRGE_VALUE(pOscInitStruct->PLL.PLLRGE));

        /* Select PLL1 input reference frequency range: VCI */
        __HAL_RCC_PLL1_VCIRANGE(pOscInitStruct->PLL.PLLRGE) ;
 8002d8e:	4b22      	ldr	r3, [pc, #136]	@ (8002e18 <HAL_RCC_OscConfig+0x77c>)
 8002d90:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002d92:	f023 020c 	bic.w	r2, r3, #12
 8002d96:	687b      	ldr	r3, [r7, #4]
 8002d98:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002d9a:	491f      	ldr	r1, [pc, #124]	@ (8002e18 <HAL_RCC_OscConfig+0x77c>)
 8002d9c:	4313      	orrs	r3, r2
 8002d9e:	628b      	str	r3, [r1, #40]	@ 0x28

        assert_param(IS_RCC_PLL1_VCORGE_VALUE(pOscInitStruct->PLL.PLLVCOSEL));

        /* Select PLL1 output frequency range : VCO */
        __HAL_RCC_PLL1_VCORANGE(pOscInitStruct->PLL.PLLVCOSEL) ;
 8002da0:	4b1d      	ldr	r3, [pc, #116]	@ (8002e18 <HAL_RCC_OscConfig+0x77c>)
 8002da2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002da4:	f023 0220 	bic.w	r2, r3, #32
 8002da8:	687b      	ldr	r3, [r7, #4]
 8002daa:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002dac:	491a      	ldr	r1, [pc, #104]	@ (8002e18 <HAL_RCC_OscConfig+0x77c>)
 8002dae:	4313      	orrs	r3, r2
 8002db0:	628b      	str	r3, [r1, #40]	@ 0x28

        /* Enable PLL1 System Clock output. */
        __HAL_RCC_PLL1_CLKOUT_ENABLE(RCC_PLL1_DIVP);
 8002db2:	4b19      	ldr	r3, [pc, #100]	@ (8002e18 <HAL_RCC_OscConfig+0x77c>)
 8002db4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002db6:	4a18      	ldr	r2, [pc, #96]	@ (8002e18 <HAL_RCC_OscConfig+0x77c>)
 8002db8:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002dbc:	6293      	str	r3, [r2, #40]	@ 0x28

        /* Enable the PLL1. */
        __HAL_RCC_PLL1_ENABLE();
 8002dbe:	4b16      	ldr	r3, [pc, #88]	@ (8002e18 <HAL_RCC_OscConfig+0x77c>)
 8002dc0:	681b      	ldr	r3, [r3, #0]
 8002dc2:	4a15      	ldr	r2, [pc, #84]	@ (8002e18 <HAL_RCC_OscConfig+0x77c>)
 8002dc4:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8002dc8:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002dca:	f7fe fa37 	bl	800123c <HAL_GetTick>
 8002dce:	6178      	str	r0, [r7, #20]

        /* Wait till PLL1 is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLL1RDY) == 0U)
 8002dd0:	e008      	b.n	8002de4 <HAL_RCC_OscConfig+0x748>
        {
          if ((HAL_GetTick() - tickstart) > RCC_PLL_TIMEOUT_VALUE)
 8002dd2:	f7fe fa33 	bl	800123c <HAL_GetTick>
 8002dd6:	4602      	mov	r2, r0
 8002dd8:	697b      	ldr	r3, [r7, #20]
 8002dda:	1ad3      	subs	r3, r2, r3
 8002ddc:	2b02      	cmp	r3, #2
 8002dde:	d901      	bls.n	8002de4 <HAL_RCC_OscConfig+0x748>
          {
            return HAL_TIMEOUT;
 8002de0:	2303      	movs	r3, #3
 8002de2:	e08d      	b.n	8002f00 <HAL_RCC_OscConfig+0x864>
        while (READ_BIT(RCC->CR, RCC_CR_PLL1RDY) == 0U)
 8002de4:	4b0c      	ldr	r3, [pc, #48]	@ (8002e18 <HAL_RCC_OscConfig+0x77c>)
 8002de6:	681b      	ldr	r3, [r3, #0]
 8002de8:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002dec:	2b00      	cmp	r3, #0
 8002dee:	d0f0      	beq.n	8002dd2 <HAL_RCC_OscConfig+0x736>
 8002df0:	e085      	b.n	8002efe <HAL_RCC_OscConfig+0x862>
        }
      }
      else
      {
        /* Disable the PLL1. */
        __HAL_RCC_PLL1_DISABLE();
 8002df2:	4b09      	ldr	r3, [pc, #36]	@ (8002e18 <HAL_RCC_OscConfig+0x77c>)
 8002df4:	681b      	ldr	r3, [r3, #0]
 8002df6:	4a08      	ldr	r2, [pc, #32]	@ (8002e18 <HAL_RCC_OscConfig+0x77c>)
 8002df8:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8002dfc:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002dfe:	f7fe fa1d 	bl	800123c <HAL_GetTick>
 8002e02:	6178      	str	r0, [r7, #20]

        /* Wait till PLL1 is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLL1RDY) != 0U)
 8002e04:	e00a      	b.n	8002e1c <HAL_RCC_OscConfig+0x780>
        {
          if ((HAL_GetTick() - tickstart) > RCC_PLL_TIMEOUT_VALUE)
 8002e06:	f7fe fa19 	bl	800123c <HAL_GetTick>
 8002e0a:	4602      	mov	r2, r0
 8002e0c:	697b      	ldr	r3, [r7, #20]
 8002e0e:	1ad3      	subs	r3, r2, r3
 8002e10:	2b02      	cmp	r3, #2
 8002e12:	d903      	bls.n	8002e1c <HAL_RCC_OscConfig+0x780>
          {
            return HAL_TIMEOUT;
 8002e14:	2303      	movs	r3, #3
 8002e16:	e073      	b.n	8002f00 <HAL_RCC_OscConfig+0x864>
 8002e18:	44020c00 	.word	0x44020c00
        while (READ_BIT(RCC->CR, RCC_CR_PLL1RDY) != 0U)
 8002e1c:	4b3a      	ldr	r3, [pc, #232]	@ (8002f08 <HAL_RCC_OscConfig+0x86c>)
 8002e1e:	681b      	ldr	r3, [r3, #0]
 8002e20:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002e24:	2b00      	cmp	r3, #0
 8002e26:	d1ee      	bne.n	8002e06 <HAL_RCC_OscConfig+0x76a>
          }
        }

        /* Unselect PLL1 clock source and disable all PLL1 outputs to save power */
        RCC->PLL1CFGR &= ~(RCC_PLL1CFGR_PLL1SRC | RCC_PLL1CFGR_PLL1PEN | RCC_PLL1CFGR_PLL1QEN | RCC_PLL1CFGR_PLL1REN);
 8002e28:	4b37      	ldr	r3, [pc, #220]	@ (8002f08 <HAL_RCC_OscConfig+0x86c>)
 8002e2a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002e2c:	4a36      	ldr	r2, [pc, #216]	@ (8002f08 <HAL_RCC_OscConfig+0x86c>)
 8002e2e:	f423 23e0 	bic.w	r3, r3, #458752	@ 0x70000
 8002e32:	f023 0303 	bic.w	r3, r3, #3
 8002e36:	6293      	str	r3, [r2, #40]	@ 0x28
 8002e38:	e061      	b.n	8002efe <HAL_RCC_OscConfig+0x862>
      }
    }
    else
    {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp1_pllckcfg = RCC->PLL1CFGR;
 8002e3a:	4b33      	ldr	r3, [pc, #204]	@ (8002f08 <HAL_RCC_OscConfig+0x86c>)
 8002e3c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002e3e:	613b      	str	r3, [r7, #16]
      temp2_pllckcfg = RCC->PLL1DIVR;
 8002e40:	4b31      	ldr	r3, [pc, #196]	@ (8002f08 <HAL_RCC_OscConfig+0x86c>)
 8002e42:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002e44:	60fb      	str	r3, [r7, #12]
      if (((pOscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8002e46:	687b      	ldr	r3, [r7, #4]
 8002e48:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002e4a:	2b01      	cmp	r3, #1
 8002e4c:	d031      	beq.n	8002eb2 <HAL_RCC_OscConfig+0x816>
          (READ_BIT(temp1_pllckcfg, RCC_PLL1CFGR_PLL1SRC) != pOscInitStruct->PLL.PLLSource) ||
 8002e4e:	693b      	ldr	r3, [r7, #16]
 8002e50:	f003 0203 	and.w	r2, r3, #3
 8002e54:	687b      	ldr	r3, [r7, #4]
 8002e56:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
      if (((pOscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8002e58:	429a      	cmp	r2, r3
 8002e5a:	d12a      	bne.n	8002eb2 <HAL_RCC_OscConfig+0x816>
          ((READ_BIT(temp1_pllckcfg, RCC_PLL1CFGR_PLL1M) >> \
 8002e5c:	693b      	ldr	r3, [r7, #16]
 8002e5e:	0a1b      	lsrs	r3, r3, #8
 8002e60:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
            RCC_PLL1CFGR_PLL1M_Pos) != (pOscInitStruct->PLL.PLLM)) ||
 8002e64:	687b      	ldr	r3, [r7, #4]
 8002e66:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
          (READ_BIT(temp1_pllckcfg, RCC_PLL1CFGR_PLL1SRC) != pOscInitStruct->PLL.PLLSource) ||
 8002e68:	429a      	cmp	r2, r3
 8002e6a:	d122      	bne.n	8002eb2 <HAL_RCC_OscConfig+0x816>
          (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_PLL1N) != (pOscInitStruct->PLL.PLLN - 1U)) ||
 8002e6c:	68fb      	ldr	r3, [r7, #12]
 8002e6e:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8002e72:	687b      	ldr	r3, [r7, #4]
 8002e74:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002e76:	3b01      	subs	r3, #1
            RCC_PLL1CFGR_PLL1M_Pos) != (pOscInitStruct->PLL.PLLM)) ||
 8002e78:	429a      	cmp	r2, r3
 8002e7a:	d11a      	bne.n	8002eb2 <HAL_RCC_OscConfig+0x816>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_PLL1P) >> \
 8002e7c:	68fb      	ldr	r3, [r7, #12]
 8002e7e:	0a5b      	lsrs	r3, r3, #9
 8002e80:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
            RCC_PLL1DIVR_PLL1P_Pos) != (pOscInitStruct->PLL.PLLP - 1U)) ||
 8002e84:	687b      	ldr	r3, [r7, #4]
 8002e86:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002e88:	3b01      	subs	r3, #1
          (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_PLL1N) != (pOscInitStruct->PLL.PLLN - 1U)) ||
 8002e8a:	429a      	cmp	r2, r3
 8002e8c:	d111      	bne.n	8002eb2 <HAL_RCC_OscConfig+0x816>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_PLL1Q) >> \
 8002e8e:	68fb      	ldr	r3, [r7, #12]
 8002e90:	0c1b      	lsrs	r3, r3, #16
 8002e92:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
            RCC_PLL1DIVR_PLL1Q_Pos) != (pOscInitStruct->PLL.PLLQ - 1U)) ||
 8002e96:	687b      	ldr	r3, [r7, #4]
 8002e98:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002e9a:	3b01      	subs	r3, #1
            RCC_PLL1DIVR_PLL1P_Pos) != (pOscInitStruct->PLL.PLLP - 1U)) ||
 8002e9c:	429a      	cmp	r2, r3
 8002e9e:	d108      	bne.n	8002eb2 <HAL_RCC_OscConfig+0x816>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_PLL1R) >> \
 8002ea0:	68fb      	ldr	r3, [r7, #12]
 8002ea2:	0e1b      	lsrs	r3, r3, #24
 8002ea4:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
            RCC_PLL1DIVR_PLL1R_Pos) != (pOscInitStruct->PLL.PLLR - 1U)))
 8002ea8:	687b      	ldr	r3, [r7, #4]
 8002eaa:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002eac:	3b01      	subs	r3, #1
            RCC_PLL1DIVR_PLL1Q_Pos) != (pOscInitStruct->PLL.PLLQ - 1U)) ||
 8002eae:	429a      	cmp	r2, r3
 8002eb0:	d001      	beq.n	8002eb6 <HAL_RCC_OscConfig+0x81a>
      {
        return HAL_ERROR;
 8002eb2:	2301      	movs	r3, #1
 8002eb4:	e024      	b.n	8002f00 <HAL_RCC_OscConfig+0x864>
      }

      /* FRACN1 on-the-fly value update */
      if ((READ_BIT(RCC->PLL1FRACR, RCC_PLL1FRACR_PLL1FRACN) >> \
 8002eb6:	4b14      	ldr	r3, [pc, #80]	@ (8002f08 <HAL_RCC_OscConfig+0x86c>)
 8002eb8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002eba:	08db      	lsrs	r3, r3, #3
 8002ebc:	f3c3 020c 	ubfx	r2, r3, #0, #13
           RCC_PLL1FRACR_PLL1FRACN_Pos) != (pOscInitStruct->PLL.PLLFRACN))
 8002ec0:	687b      	ldr	r3, [r7, #4]
 8002ec2:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
      if ((READ_BIT(RCC->PLL1FRACR, RCC_PLL1FRACR_PLL1FRACN) >> \
 8002ec4:	429a      	cmp	r2, r3
 8002ec6:	d01a      	beq.n	8002efe <HAL_RCC_OscConfig+0x862>
      {
        assert_param(IS_RCC_PLL1_FRACN_VALUE(pOscInitStruct->PLL.PLLFRACN));

        /* Disable PLL1FRACN . */
        __HAL_RCC_PLL1_FRACN_DISABLE();
 8002ec8:	4b0f      	ldr	r3, [pc, #60]	@ (8002f08 <HAL_RCC_OscConfig+0x86c>)
 8002eca:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002ecc:	4a0e      	ldr	r2, [pc, #56]	@ (8002f08 <HAL_RCC_OscConfig+0x86c>)
 8002ece:	f023 0310 	bic.w	r3, r3, #16
 8002ed2:	6293      	str	r3, [r2, #40]	@ 0x28

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002ed4:	f7fe f9b2 	bl	800123c <HAL_GetTick>
 8002ed8:	6178      	str	r0, [r7, #20]

        /* Wait at least 2 CK_REF (PLL input source divided by M) period to make sure next latched value
           will be taken into account. */
        while ((HAL_GetTick() - tickstart) < RCC_PLL_FRAC_WAIT_VALUE)
 8002eda:	bf00      	nop
 8002edc:	f7fe f9ae 	bl	800123c <HAL_GetTick>
 8002ee0:	4602      	mov	r2, r0
 8002ee2:	697b      	ldr	r3, [r7, #20]
 8002ee4:	4293      	cmp	r3, r2
 8002ee6:	d0f9      	beq.n	8002edc <HAL_RCC_OscConfig+0x840>
        {
        }

        /* Configure PLL PLL1FRACN */
        __HAL_RCC_PLL1_FRACN_CONFIG(pOscInitStruct->PLL.PLLFRACN);
 8002ee8:	687b      	ldr	r3, [r7, #4]
 8002eea:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002eec:	4a06      	ldr	r2, [pc, #24]	@ (8002f08 <HAL_RCC_OscConfig+0x86c>)
 8002eee:	00db      	lsls	r3, r3, #3
 8002ef0:	6393      	str	r3, [r2, #56]	@ 0x38

        /* Enable PLL1FRACN to latch the new value. */
        __HAL_RCC_PLL1_FRACN_ENABLE();
 8002ef2:	4b05      	ldr	r3, [pc, #20]	@ (8002f08 <HAL_RCC_OscConfig+0x86c>)
 8002ef4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002ef6:	4a04      	ldr	r2, [pc, #16]	@ (8002f08 <HAL_RCC_OscConfig+0x86c>)
 8002ef8:	f043 0310 	orr.w	r3, r3, #16
 8002efc:	6293      	str	r3, [r2, #40]	@ 0x28
      }

    }
  }
  return HAL_OK;
 8002efe:	2300      	movs	r3, #0
}
 8002f00:	4618      	mov	r0, r3
 8002f02:	3720      	adds	r7, #32
 8002f04:	46bd      	mov	sp, r7
 8002f06:	bd80      	pop	{r7, pc}
 8002f08:	44020c00 	.word	0x44020c00

08002f0c <HAL_RCC_ClockConfig>:
  *         currently used as system clock source.
  *
  * @retval HAL Status.
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *pClkInitStruct, uint32_t FLatency)
{
 8002f0c:	b580      	push	{r7, lr}
 8002f0e:	b084      	sub	sp, #16
 8002f10:	af00      	add	r7, sp, #0
 8002f12:	6078      	str	r0, [r7, #4]
 8002f14:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef halstatus;
  uint32_t tickstart;

  /* Check Null pointer */
  if (pClkInitStruct == NULL)
 8002f16:	687b      	ldr	r3, [r7, #4]
 8002f18:	2b00      	cmp	r3, #0
 8002f1a:	d101      	bne.n	8002f20 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8002f1c:	2301      	movs	r3, #1
 8002f1e:	e19e      	b.n	800325e <HAL_RCC_ClockConfig+0x352>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8002f20:	4b83      	ldr	r3, [pc, #524]	@ (8003130 <HAL_RCC_ClockConfig+0x224>)
 8002f22:	681b      	ldr	r3, [r3, #0]
 8002f24:	f003 030f 	and.w	r3, r3, #15
 8002f28:	683a      	ldr	r2, [r7, #0]
 8002f2a:	429a      	cmp	r2, r3
 8002f2c:	d910      	bls.n	8002f50 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002f2e:	4b80      	ldr	r3, [pc, #512]	@ (8003130 <HAL_RCC_ClockConfig+0x224>)
 8002f30:	681b      	ldr	r3, [r3, #0]
 8002f32:	f023 020f 	bic.w	r2, r3, #15
 8002f36:	497e      	ldr	r1, [pc, #504]	@ (8003130 <HAL_RCC_ClockConfig+0x224>)
 8002f38:	683b      	ldr	r3, [r7, #0]
 8002f3a:	4313      	orrs	r3, r2
 8002f3c:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002f3e:	4b7c      	ldr	r3, [pc, #496]	@ (8003130 <HAL_RCC_ClockConfig+0x224>)
 8002f40:	681b      	ldr	r3, [r3, #0]
 8002f42:	f003 030f 	and.w	r3, r3, #15
 8002f46:	683a      	ldr	r2, [r7, #0]
 8002f48:	429a      	cmp	r2, r3
 8002f4a:	d001      	beq.n	8002f50 <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 8002f4c:	2301      	movs	r3, #1
 8002f4e:	e186      	b.n	800325e <HAL_RCC_ClockConfig+0x352>
    }
  }

  /* Increasing the BUS frequency divider */
  /*-------------------------- PCLK3 Configuration ---------------------------*/
  if (((pClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK3) == RCC_CLOCKTYPE_PCLK3)
 8002f50:	687b      	ldr	r3, [r7, #4]
 8002f52:	681b      	ldr	r3, [r3, #0]
 8002f54:	f003 0310 	and.w	r3, r3, #16
 8002f58:	2b00      	cmp	r3, #0
 8002f5a:	d012      	beq.n	8002f82 <HAL_RCC_ClockConfig+0x76>
  {
    if ((pClkInitStruct->APB3CLKDivider) > ((RCC->CFGR2 & RCC_CFGR2_PPRE3) >> 8))
 8002f5c:	687b      	ldr	r3, [r7, #4]
 8002f5e:	695a      	ldr	r2, [r3, #20]
 8002f60:	4b74      	ldr	r3, [pc, #464]	@ (8003134 <HAL_RCC_ClockConfig+0x228>)
 8002f62:	6a1b      	ldr	r3, [r3, #32]
 8002f64:	0a1b      	lsrs	r3, r3, #8
 8002f66:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8002f6a:	429a      	cmp	r2, r3
 8002f6c:	d909      	bls.n	8002f82 <HAL_RCC_ClockConfig+0x76>
    {
      assert_param(IS_RCC_PCLK(pClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->CFGR2, RCC_CFGR2_PPRE3, ((pClkInitStruct->APB3CLKDivider) << 8));
 8002f6e:	4b71      	ldr	r3, [pc, #452]	@ (8003134 <HAL_RCC_ClockConfig+0x228>)
 8002f70:	6a1b      	ldr	r3, [r3, #32]
 8002f72:	f423 42e0 	bic.w	r2, r3, #28672	@ 0x7000
 8002f76:	687b      	ldr	r3, [r7, #4]
 8002f78:	695b      	ldr	r3, [r3, #20]
 8002f7a:	021b      	lsls	r3, r3, #8
 8002f7c:	496d      	ldr	r1, [pc, #436]	@ (8003134 <HAL_RCC_ClockConfig+0x228>)
 8002f7e:	4313      	orrs	r3, r2
 8002f80:	620b      	str	r3, [r1, #32]
    }
  }
  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((pClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002f82:	687b      	ldr	r3, [r7, #4]
 8002f84:	681b      	ldr	r3, [r3, #0]
 8002f86:	f003 0308 	and.w	r3, r3, #8
 8002f8a:	2b00      	cmp	r3, #0
 8002f8c:	d012      	beq.n	8002fb4 <HAL_RCC_ClockConfig+0xa8>
  {
    if ((pClkInitStruct->APB2CLKDivider) > ((RCC->CFGR2 & RCC_CFGR2_PPRE2) >> 4))
 8002f8e:	687b      	ldr	r3, [r7, #4]
 8002f90:	691a      	ldr	r2, [r3, #16]
 8002f92:	4b68      	ldr	r3, [pc, #416]	@ (8003134 <HAL_RCC_ClockConfig+0x228>)
 8002f94:	6a1b      	ldr	r3, [r3, #32]
 8002f96:	091b      	lsrs	r3, r3, #4
 8002f98:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8002f9c:	429a      	cmp	r2, r3
 8002f9e:	d909      	bls.n	8002fb4 <HAL_RCC_ClockConfig+0xa8>
    {
      assert_param(IS_RCC_PCLK(pClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->CFGR2, RCC_CFGR2_PPRE2, ((pClkInitStruct->APB2CLKDivider) << 4));
 8002fa0:	4b64      	ldr	r3, [pc, #400]	@ (8003134 <HAL_RCC_ClockConfig+0x228>)
 8002fa2:	6a1b      	ldr	r3, [r3, #32]
 8002fa4:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8002fa8:	687b      	ldr	r3, [r7, #4]
 8002faa:	691b      	ldr	r3, [r3, #16]
 8002fac:	011b      	lsls	r3, r3, #4
 8002fae:	4961      	ldr	r1, [pc, #388]	@ (8003134 <HAL_RCC_ClockConfig+0x228>)
 8002fb0:	4313      	orrs	r3, r2
 8002fb2:	620b      	str	r3, [r1, #32]
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((pClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002fb4:	687b      	ldr	r3, [r7, #4]
 8002fb6:	681b      	ldr	r3, [r3, #0]
 8002fb8:	f003 0304 	and.w	r3, r3, #4
 8002fbc:	2b00      	cmp	r3, #0
 8002fbe:	d010      	beq.n	8002fe2 <HAL_RCC_ClockConfig+0xd6>
  {
    if ((pClkInitStruct->APB1CLKDivider) > (RCC->CFGR2 & RCC_CFGR2_PPRE1))
 8002fc0:	687b      	ldr	r3, [r7, #4]
 8002fc2:	68da      	ldr	r2, [r3, #12]
 8002fc4:	4b5b      	ldr	r3, [pc, #364]	@ (8003134 <HAL_RCC_ClockConfig+0x228>)
 8002fc6:	6a1b      	ldr	r3, [r3, #32]
 8002fc8:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8002fcc:	429a      	cmp	r2, r3
 8002fce:	d908      	bls.n	8002fe2 <HAL_RCC_ClockConfig+0xd6>
    {
      assert_param(IS_RCC_PCLK(pClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->CFGR2, RCC_CFGR2_PPRE1, pClkInitStruct->APB1CLKDivider);
 8002fd0:	4b58      	ldr	r3, [pc, #352]	@ (8003134 <HAL_RCC_ClockConfig+0x228>)
 8002fd2:	6a1b      	ldr	r3, [r3, #32]
 8002fd4:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8002fd8:	687b      	ldr	r3, [r7, #4]
 8002fda:	68db      	ldr	r3, [r3, #12]
 8002fdc:	4955      	ldr	r1, [pc, #340]	@ (8003134 <HAL_RCC_ClockConfig+0x228>)
 8002fde:	4313      	orrs	r3, r2
 8002fe0:	620b      	str	r3, [r1, #32]
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((pClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002fe2:	687b      	ldr	r3, [r7, #4]
 8002fe4:	681b      	ldr	r3, [r3, #0]
 8002fe6:	f003 0302 	and.w	r3, r3, #2
 8002fea:	2b00      	cmp	r3, #0
 8002fec:	d010      	beq.n	8003010 <HAL_RCC_ClockConfig+0x104>
  {
    if ((pClkInitStruct->AHBCLKDivider) > (RCC->CFGR2 & RCC_CFGR2_HPRE))
 8002fee:	687b      	ldr	r3, [r7, #4]
 8002ff0:	689a      	ldr	r2, [r3, #8]
 8002ff2:	4b50      	ldr	r3, [pc, #320]	@ (8003134 <HAL_RCC_ClockConfig+0x228>)
 8002ff4:	6a1b      	ldr	r3, [r3, #32]
 8002ff6:	f003 030f 	and.w	r3, r3, #15
 8002ffa:	429a      	cmp	r2, r3
 8002ffc:	d908      	bls.n	8003010 <HAL_RCC_ClockConfig+0x104>
    {
      assert_param(IS_RCC_HCLK(pClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->CFGR2, RCC_CFGR2_HPRE, pClkInitStruct->AHBCLKDivider);
 8002ffe:	4b4d      	ldr	r3, [pc, #308]	@ (8003134 <HAL_RCC_ClockConfig+0x228>)
 8003000:	6a1b      	ldr	r3, [r3, #32]
 8003002:	f023 020f 	bic.w	r2, r3, #15
 8003006:	687b      	ldr	r3, [r7, #4]
 8003008:	689b      	ldr	r3, [r3, #8]
 800300a:	494a      	ldr	r1, [pc, #296]	@ (8003134 <HAL_RCC_ClockConfig+0x228>)
 800300c:	4313      	orrs	r3, r2
 800300e:	620b      	str	r3, [r1, #32]
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((pClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8003010:	687b      	ldr	r3, [r7, #4]
 8003012:	681b      	ldr	r3, [r3, #0]
 8003014:	f003 0301 	and.w	r3, r3, #1
 8003018:	2b00      	cmp	r3, #0
 800301a:	f000 8093 	beq.w	8003144 <HAL_RCC_ClockConfig+0x238>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(pClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if (pClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800301e:	687b      	ldr	r3, [r7, #4]
 8003020:	685b      	ldr	r3, [r3, #4]
 8003022:	2b03      	cmp	r3, #3
 8003024:	d107      	bne.n	8003036 <HAL_RCC_ClockConfig+0x12a>
    {
      /* Check the PLL ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_PLL1RDY) == 0U)
 8003026:	4b43      	ldr	r3, [pc, #268]	@ (8003134 <HAL_RCC_ClockConfig+0x228>)
 8003028:	681b      	ldr	r3, [r3, #0]
 800302a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800302e:	2b00      	cmp	r3, #0
 8003030:	d121      	bne.n	8003076 <HAL_RCC_ClockConfig+0x16a>
      {
        return HAL_ERROR;
 8003032:	2301      	movs	r3, #1
 8003034:	e113      	b.n	800325e <HAL_RCC_ClockConfig+0x352>
      }
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if (pClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8003036:	687b      	ldr	r3, [r7, #4]
 8003038:	685b      	ldr	r3, [r3, #4]
 800303a:	2b02      	cmp	r3, #2
 800303c:	d107      	bne.n	800304e <HAL_RCC_ClockConfig+0x142>
      {
        /* Check the HSE ready flag */
        if (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800303e:	4b3d      	ldr	r3, [pc, #244]	@ (8003134 <HAL_RCC_ClockConfig+0x228>)
 8003040:	681b      	ldr	r3, [r3, #0]
 8003042:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003046:	2b00      	cmp	r3, #0
 8003048:	d115      	bne.n	8003076 <HAL_RCC_ClockConfig+0x16a>
        {
          return HAL_ERROR;
 800304a:	2301      	movs	r3, #1
 800304c:	e107      	b.n	800325e <HAL_RCC_ClockConfig+0x352>
        }
      }
      /* CSI is selected as System Clock Source */
      else if (pClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_CSI)
 800304e:	687b      	ldr	r3, [r7, #4]
 8003050:	685b      	ldr	r3, [r3, #4]
 8003052:	2b01      	cmp	r3, #1
 8003054:	d107      	bne.n	8003066 <HAL_RCC_ClockConfig+0x15a>
      {
        /* Check the CSI ready flag */
        if (READ_BIT(RCC->CR, RCC_CR_CSIRDY) == 0U)
 8003056:	4b37      	ldr	r3, [pc, #220]	@ (8003134 <HAL_RCC_ClockConfig+0x228>)
 8003058:	681b      	ldr	r3, [r3, #0]
 800305a:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800305e:	2b00      	cmp	r3, #0
 8003060:	d109      	bne.n	8003076 <HAL_RCC_ClockConfig+0x16a>
        {
          return HAL_ERROR;
 8003062:	2301      	movs	r3, #1
 8003064:	e0fb      	b.n	800325e <HAL_RCC_ClockConfig+0x352>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8003066:	4b33      	ldr	r3, [pc, #204]	@ (8003134 <HAL_RCC_ClockConfig+0x228>)
 8003068:	681b      	ldr	r3, [r3, #0]
 800306a:	f003 0302 	and.w	r3, r3, #2
 800306e:	2b00      	cmp	r3, #0
 8003070:	d101      	bne.n	8003076 <HAL_RCC_ClockConfig+0x16a>
        {
          return HAL_ERROR;
 8003072:	2301      	movs	r3, #1
 8003074:	e0f3      	b.n	800325e <HAL_RCC_ClockConfig+0x352>
        }
      }
    }

    MODIFY_REG(RCC->CFGR1, RCC_CFGR1_SW, pClkInitStruct->SYSCLKSource);
 8003076:	4b2f      	ldr	r3, [pc, #188]	@ (8003134 <HAL_RCC_ClockConfig+0x228>)
 8003078:	69db      	ldr	r3, [r3, #28]
 800307a:	f023 0203 	bic.w	r2, r3, #3
 800307e:	687b      	ldr	r3, [r7, #4]
 8003080:	685b      	ldr	r3, [r3, #4]
 8003082:	492c      	ldr	r1, [pc, #176]	@ (8003134 <HAL_RCC_ClockConfig+0x228>)
 8003084:	4313      	orrs	r3, r2
 8003086:	61cb      	str	r3, [r1, #28]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8003088:	f7fe f8d8 	bl	800123c <HAL_GetTick>
 800308c:	60f8      	str	r0, [r7, #12]

    if (pClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800308e:	687b      	ldr	r3, [r7, #4]
 8003090:	685b      	ldr	r3, [r3, #4]
 8003092:	2b03      	cmp	r3, #3
 8003094:	d112      	bne.n	80030bc <HAL_RCC_ClockConfig+0x1b0>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8003096:	e00a      	b.n	80030ae <HAL_RCC_ClockConfig+0x1a2>
      {
        if ((HAL_GetTick() - tickstart) > RCC_CLOCKSWITCH_TIMEOUT_VALUE)
 8003098:	f7fe f8d0 	bl	800123c <HAL_GetTick>
 800309c:	4602      	mov	r2, r0
 800309e:	68fb      	ldr	r3, [r7, #12]
 80030a0:	1ad3      	subs	r3, r2, r3
 80030a2:	f241 3288 	movw	r2, #5000	@ 0x1388
 80030a6:	4293      	cmp	r3, r2
 80030a8:	d901      	bls.n	80030ae <HAL_RCC_ClockConfig+0x1a2>
        {
          return HAL_TIMEOUT;
 80030aa:	2303      	movs	r3, #3
 80030ac:	e0d7      	b.n	800325e <HAL_RCC_ClockConfig+0x352>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80030ae:	4b21      	ldr	r3, [pc, #132]	@ (8003134 <HAL_RCC_ClockConfig+0x228>)
 80030b0:	69db      	ldr	r3, [r3, #28]
 80030b2:	f003 0318 	and.w	r3, r3, #24
 80030b6:	2b18      	cmp	r3, #24
 80030b8:	d1ee      	bne.n	8003098 <HAL_RCC_ClockConfig+0x18c>
 80030ba:	e043      	b.n	8003144 <HAL_RCC_ClockConfig+0x238>
        }
      }
    }
    else
    {
      if (pClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80030bc:	687b      	ldr	r3, [r7, #4]
 80030be:	685b      	ldr	r3, [r3, #4]
 80030c0:	2b02      	cmp	r3, #2
 80030c2:	d112      	bne.n	80030ea <HAL_RCC_ClockConfig+0x1de>
      {
        while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 80030c4:	e00a      	b.n	80030dc <HAL_RCC_ClockConfig+0x1d0>
        {
          if ((HAL_GetTick() - tickstart) > RCC_CLOCKSWITCH_TIMEOUT_VALUE)
 80030c6:	f7fe f8b9 	bl	800123c <HAL_GetTick>
 80030ca:	4602      	mov	r2, r0
 80030cc:	68fb      	ldr	r3, [r7, #12]
 80030ce:	1ad3      	subs	r3, r2, r3
 80030d0:	f241 3288 	movw	r2, #5000	@ 0x1388
 80030d4:	4293      	cmp	r3, r2
 80030d6:	d901      	bls.n	80030dc <HAL_RCC_ClockConfig+0x1d0>
          {
            return HAL_TIMEOUT;
 80030d8:	2303      	movs	r3, #3
 80030da:	e0c0      	b.n	800325e <HAL_RCC_ClockConfig+0x352>
        while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 80030dc:	4b15      	ldr	r3, [pc, #84]	@ (8003134 <HAL_RCC_ClockConfig+0x228>)
 80030de:	69db      	ldr	r3, [r3, #28]
 80030e0:	f003 0318 	and.w	r3, r3, #24
 80030e4:	2b10      	cmp	r3, #16
 80030e6:	d1ee      	bne.n	80030c6 <HAL_RCC_ClockConfig+0x1ba>
 80030e8:	e02c      	b.n	8003144 <HAL_RCC_ClockConfig+0x238>
          }
        }
      }
      else if (pClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_CSI)
 80030ea:	687b      	ldr	r3, [r7, #4]
 80030ec:	685b      	ldr	r3, [r3, #4]
 80030ee:	2b01      	cmp	r3, #1
 80030f0:	d122      	bne.n	8003138 <HAL_RCC_ClockConfig+0x22c>
      {
        while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_CSI)
 80030f2:	e00a      	b.n	800310a <HAL_RCC_ClockConfig+0x1fe>
        {
          if ((HAL_GetTick() - tickstart) > RCC_CLOCKSWITCH_TIMEOUT_VALUE)
 80030f4:	f7fe f8a2 	bl	800123c <HAL_GetTick>
 80030f8:	4602      	mov	r2, r0
 80030fa:	68fb      	ldr	r3, [r7, #12]
 80030fc:	1ad3      	subs	r3, r2, r3
 80030fe:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003102:	4293      	cmp	r3, r2
 8003104:	d901      	bls.n	800310a <HAL_RCC_ClockConfig+0x1fe>
          {
            return HAL_TIMEOUT;
 8003106:	2303      	movs	r3, #3
 8003108:	e0a9      	b.n	800325e <HAL_RCC_ClockConfig+0x352>
        while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_CSI)
 800310a:	4b0a      	ldr	r3, [pc, #40]	@ (8003134 <HAL_RCC_ClockConfig+0x228>)
 800310c:	69db      	ldr	r3, [r3, #28]
 800310e:	f003 0318 	and.w	r3, r3, #24
 8003112:	2b08      	cmp	r3, #8
 8003114:	d1ee      	bne.n	80030f4 <HAL_RCC_ClockConfig+0x1e8>
 8003116:	e015      	b.n	8003144 <HAL_RCC_ClockConfig+0x238>
      }
      else
      {
        while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
        {
          if ((HAL_GetTick() - tickstart) > RCC_CLOCKSWITCH_TIMEOUT_VALUE)
 8003118:	f7fe f890 	bl	800123c <HAL_GetTick>
 800311c:	4602      	mov	r2, r0
 800311e:	68fb      	ldr	r3, [r7, #12]
 8003120:	1ad3      	subs	r3, r2, r3
 8003122:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003126:	4293      	cmp	r3, r2
 8003128:	d906      	bls.n	8003138 <HAL_RCC_ClockConfig+0x22c>
          {
            return HAL_TIMEOUT;
 800312a:	2303      	movs	r3, #3
 800312c:	e097      	b.n	800325e <HAL_RCC_ClockConfig+0x352>
 800312e:	bf00      	nop
 8003130:	40022000 	.word	0x40022000
 8003134:	44020c00 	.word	0x44020c00
        while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
 8003138:	4b4b      	ldr	r3, [pc, #300]	@ (8003268 <HAL_RCC_ClockConfig+0x35c>)
 800313a:	69db      	ldr	r3, [r3, #28]
 800313c:	f003 0318 	and.w	r3, r3, #24
 8003140:	2b00      	cmp	r3, #0
 8003142:	d1e9      	bne.n	8003118 <HAL_RCC_ClockConfig+0x20c>
    }
  }

  /* Decreasing the BUS frequency divider */
  /*-------------------------- HCLK Configuration --------------------------*/
  if (((pClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003144:	687b      	ldr	r3, [r7, #4]
 8003146:	681b      	ldr	r3, [r3, #0]
 8003148:	f003 0302 	and.w	r3, r3, #2
 800314c:	2b00      	cmp	r3, #0
 800314e:	d010      	beq.n	8003172 <HAL_RCC_ClockConfig+0x266>
  {
    if ((pClkInitStruct->AHBCLKDivider) < (RCC->CFGR2 & RCC_CFGR2_HPRE))
 8003150:	687b      	ldr	r3, [r7, #4]
 8003152:	689a      	ldr	r2, [r3, #8]
 8003154:	4b44      	ldr	r3, [pc, #272]	@ (8003268 <HAL_RCC_ClockConfig+0x35c>)
 8003156:	6a1b      	ldr	r3, [r3, #32]
 8003158:	f003 030f 	and.w	r3, r3, #15
 800315c:	429a      	cmp	r2, r3
 800315e:	d208      	bcs.n	8003172 <HAL_RCC_ClockConfig+0x266>
    {
      assert_param(IS_RCC_HCLK(pClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->CFGR2, RCC_CFGR2_HPRE, pClkInitStruct->AHBCLKDivider);
 8003160:	4b41      	ldr	r3, [pc, #260]	@ (8003268 <HAL_RCC_ClockConfig+0x35c>)
 8003162:	6a1b      	ldr	r3, [r3, #32]
 8003164:	f023 020f 	bic.w	r2, r3, #15
 8003168:	687b      	ldr	r3, [r7, #4]
 800316a:	689b      	ldr	r3, [r3, #8]
 800316c:	493e      	ldr	r1, [pc, #248]	@ (8003268 <HAL_RCC_ClockConfig+0x35c>)
 800316e:	4313      	orrs	r3, r2
 8003170:	620b      	str	r3, [r1, #32]
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8003172:	4b3e      	ldr	r3, [pc, #248]	@ (800326c <HAL_RCC_ClockConfig+0x360>)
 8003174:	681b      	ldr	r3, [r3, #0]
 8003176:	f003 030f 	and.w	r3, r3, #15
 800317a:	683a      	ldr	r2, [r7, #0]
 800317c:	429a      	cmp	r2, r3
 800317e:	d210      	bcs.n	80031a2 <HAL_RCC_ClockConfig+0x296>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003180:	4b3a      	ldr	r3, [pc, #232]	@ (800326c <HAL_RCC_ClockConfig+0x360>)
 8003182:	681b      	ldr	r3, [r3, #0]
 8003184:	f023 020f 	bic.w	r2, r3, #15
 8003188:	4938      	ldr	r1, [pc, #224]	@ (800326c <HAL_RCC_ClockConfig+0x360>)
 800318a:	683b      	ldr	r3, [r7, #0]
 800318c:	4313      	orrs	r3, r2
 800318e:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8003190:	4b36      	ldr	r3, [pc, #216]	@ (800326c <HAL_RCC_ClockConfig+0x360>)
 8003192:	681b      	ldr	r3, [r3, #0]
 8003194:	f003 030f 	and.w	r3, r3, #15
 8003198:	683a      	ldr	r2, [r7, #0]
 800319a:	429a      	cmp	r2, r3
 800319c:	d001      	beq.n	80031a2 <HAL_RCC_ClockConfig+0x296>
    {
      return HAL_ERROR;
 800319e:	2301      	movs	r3, #1
 80031a0:	e05d      	b.n	800325e <HAL_RCC_ClockConfig+0x352>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((pClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80031a2:	687b      	ldr	r3, [r7, #4]
 80031a4:	681b      	ldr	r3, [r3, #0]
 80031a6:	f003 0304 	and.w	r3, r3, #4
 80031aa:	2b00      	cmp	r3, #0
 80031ac:	d010      	beq.n	80031d0 <HAL_RCC_ClockConfig+0x2c4>
  {
    if ((pClkInitStruct->APB1CLKDivider) < (RCC->CFGR2 & RCC_CFGR2_PPRE1))
 80031ae:	687b      	ldr	r3, [r7, #4]
 80031b0:	68da      	ldr	r2, [r3, #12]
 80031b2:	4b2d      	ldr	r3, [pc, #180]	@ (8003268 <HAL_RCC_ClockConfig+0x35c>)
 80031b4:	6a1b      	ldr	r3, [r3, #32]
 80031b6:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 80031ba:	429a      	cmp	r2, r3
 80031bc:	d208      	bcs.n	80031d0 <HAL_RCC_ClockConfig+0x2c4>
    {
      assert_param(IS_RCC_PCLK(pClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->CFGR2, RCC_CFGR2_PPRE1, pClkInitStruct->APB1CLKDivider);
 80031be:	4b2a      	ldr	r3, [pc, #168]	@ (8003268 <HAL_RCC_ClockConfig+0x35c>)
 80031c0:	6a1b      	ldr	r3, [r3, #32]
 80031c2:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 80031c6:	687b      	ldr	r3, [r7, #4]
 80031c8:	68db      	ldr	r3, [r3, #12]
 80031ca:	4927      	ldr	r1, [pc, #156]	@ (8003268 <HAL_RCC_ClockConfig+0x35c>)
 80031cc:	4313      	orrs	r3, r2
 80031ce:	620b      	str	r3, [r1, #32]
    }
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((pClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80031d0:	687b      	ldr	r3, [r7, #4]
 80031d2:	681b      	ldr	r3, [r3, #0]
 80031d4:	f003 0308 	and.w	r3, r3, #8
 80031d8:	2b00      	cmp	r3, #0
 80031da:	d012      	beq.n	8003202 <HAL_RCC_ClockConfig+0x2f6>
  {
    if ((pClkInitStruct->APB2CLKDivider) < ((RCC->CFGR2 & RCC_CFGR2_PPRE2) >> 4))
 80031dc:	687b      	ldr	r3, [r7, #4]
 80031de:	691a      	ldr	r2, [r3, #16]
 80031e0:	4b21      	ldr	r3, [pc, #132]	@ (8003268 <HAL_RCC_ClockConfig+0x35c>)
 80031e2:	6a1b      	ldr	r3, [r3, #32]
 80031e4:	091b      	lsrs	r3, r3, #4
 80031e6:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 80031ea:	429a      	cmp	r2, r3
 80031ec:	d209      	bcs.n	8003202 <HAL_RCC_ClockConfig+0x2f6>
    {
      assert_param(IS_RCC_PCLK(pClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->CFGR2, RCC_CFGR2_PPRE2, ((pClkInitStruct->APB2CLKDivider) << 4));
 80031ee:	4b1e      	ldr	r3, [pc, #120]	@ (8003268 <HAL_RCC_ClockConfig+0x35c>)
 80031f0:	6a1b      	ldr	r3, [r3, #32]
 80031f2:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 80031f6:	687b      	ldr	r3, [r7, #4]
 80031f8:	691b      	ldr	r3, [r3, #16]
 80031fa:	011b      	lsls	r3, r3, #4
 80031fc:	491a      	ldr	r1, [pc, #104]	@ (8003268 <HAL_RCC_ClockConfig+0x35c>)
 80031fe:	4313      	orrs	r3, r2
 8003200:	620b      	str	r3, [r1, #32]
    }
  }

  /*-------------------------- PCLK3 Configuration ---------------------------*/
  if (((pClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK3) == RCC_CLOCKTYPE_PCLK3)
 8003202:	687b      	ldr	r3, [r7, #4]
 8003204:	681b      	ldr	r3, [r3, #0]
 8003206:	f003 0310 	and.w	r3, r3, #16
 800320a:	2b00      	cmp	r3, #0
 800320c:	d012      	beq.n	8003234 <HAL_RCC_ClockConfig+0x328>
  {
    if ((pClkInitStruct->APB3CLKDivider) < ((RCC->CFGR2 & RCC_CFGR2_PPRE3) >> 8))
 800320e:	687b      	ldr	r3, [r7, #4]
 8003210:	695a      	ldr	r2, [r3, #20]
 8003212:	4b15      	ldr	r3, [pc, #84]	@ (8003268 <HAL_RCC_ClockConfig+0x35c>)
 8003214:	6a1b      	ldr	r3, [r3, #32]
 8003216:	0a1b      	lsrs	r3, r3, #8
 8003218:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 800321c:	429a      	cmp	r2, r3
 800321e:	d209      	bcs.n	8003234 <HAL_RCC_ClockConfig+0x328>
    {
      assert_param(IS_RCC_PCLK(pClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->CFGR2, RCC_CFGR2_PPRE3, ((pClkInitStruct->APB3CLKDivider) << 8));
 8003220:	4b11      	ldr	r3, [pc, #68]	@ (8003268 <HAL_RCC_ClockConfig+0x35c>)
 8003222:	6a1b      	ldr	r3, [r3, #32]
 8003224:	f423 42e0 	bic.w	r2, r3, #28672	@ 0x7000
 8003228:	687b      	ldr	r3, [r7, #4]
 800322a:	695b      	ldr	r3, [r3, #20]
 800322c:	021b      	lsls	r3, r3, #8
 800322e:	490e      	ldr	r1, [pc, #56]	@ (8003268 <HAL_RCC_ClockConfig+0x35c>)
 8003230:	4313      	orrs	r3, r2
 8003232:	620b      	str	r3, [r1, #32]
    }
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR2 & RCC_CFGR2_HPRE) >> RCC_CFGR2_HPRE_Pos];
 8003234:	f000 f822 	bl	800327c <HAL_RCC_GetSysClockFreq>
 8003238:	4602      	mov	r2, r0
 800323a:	4b0b      	ldr	r3, [pc, #44]	@ (8003268 <HAL_RCC_ClockConfig+0x35c>)
 800323c:	6a1b      	ldr	r3, [r3, #32]
 800323e:	f003 030f 	and.w	r3, r3, #15
 8003242:	490b      	ldr	r1, [pc, #44]	@ (8003270 <HAL_RCC_ClockConfig+0x364>)
 8003244:	5ccb      	ldrb	r3, [r1, r3]
 8003246:	fa22 f303 	lsr.w	r3, r2, r3
 800324a:	4a0a      	ldr	r2, [pc, #40]	@ (8003274 <HAL_RCC_ClockConfig+0x368>)
 800324c:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  halstatus = HAL_InitTick(uwTickPrio);
 800324e:	4b0a      	ldr	r3, [pc, #40]	@ (8003278 <HAL_RCC_ClockConfig+0x36c>)
 8003250:	681b      	ldr	r3, [r3, #0]
 8003252:	4618      	mov	r0, r3
 8003254:	f7fd ff68 	bl	8001128 <HAL_InitTick>
 8003258:	4603      	mov	r3, r0
 800325a:	72fb      	strb	r3, [r7, #11]

  return halstatus;
 800325c:	7afb      	ldrb	r3, [r7, #11]
}
 800325e:	4618      	mov	r0, r3
 8003260:	3710      	adds	r7, #16
 8003262:	46bd      	mov	sp, r7
 8003264:	bd80      	pop	{r7, pc}
 8003266:	bf00      	nop
 8003268:	44020c00 	.word	0x44020c00
 800326c:	40022000 	.word	0x40022000
 8003270:	080079e0 	.word	0x080079e0
 8003274:	20000000 	.word	0x20000000
 8003278:	20000004 	.word	0x20000004

0800327c <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800327c:	b480      	push	{r7}
 800327e:	b089      	sub	sp, #36	@ 0x24
 8003280:	af00      	add	r7, sp, #0
  uint32_t sysclockfreq;
  uint32_t hsivalue;
  float_t fracn1;
  float_t pllvco;

  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_CSI)
 8003282:	4b8c      	ldr	r3, [pc, #560]	@ (80034b4 <HAL_RCC_GetSysClockFreq+0x238>)
 8003284:	69db      	ldr	r3, [r3, #28]
 8003286:	f003 0318 	and.w	r3, r3, #24
 800328a:	2b08      	cmp	r3, #8
 800328c:	d102      	bne.n	8003294 <HAL_RCC_GetSysClockFreq+0x18>
  {
    /* CSI used as system clock  source */
    sysclockfreq = CSI_VALUE;
 800328e:	4b8a      	ldr	r3, [pc, #552]	@ (80034b8 <HAL_RCC_GetSysClockFreq+0x23c>)
 8003290:	61fb      	str	r3, [r7, #28]
 8003292:	e107      	b.n	80034a4 <HAL_RCC_GetSysClockFreq+0x228>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8003294:	4b87      	ldr	r3, [pc, #540]	@ (80034b4 <HAL_RCC_GetSysClockFreq+0x238>)
 8003296:	69db      	ldr	r3, [r3, #28]
 8003298:	f003 0318 	and.w	r3, r3, #24
 800329c:	2b00      	cmp	r3, #0
 800329e:	d112      	bne.n	80032c6 <HAL_RCC_GetSysClockFreq+0x4a>
  {
    /* HSI used as system clock source */
    if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIVF) != 0U)
 80032a0:	4b84      	ldr	r3, [pc, #528]	@ (80034b4 <HAL_RCC_GetSysClockFreq+0x238>)
 80032a2:	681b      	ldr	r3, [r3, #0]
 80032a4:	f003 0320 	and.w	r3, r3, #32
 80032a8:	2b00      	cmp	r3, #0
 80032aa:	d009      	beq.n	80032c0 <HAL_RCC_GetSysClockFreq+0x44>
    {
      sysclockfreq = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 80032ac:	4b81      	ldr	r3, [pc, #516]	@ (80034b4 <HAL_RCC_GetSysClockFreq+0x238>)
 80032ae:	681b      	ldr	r3, [r3, #0]
 80032b0:	08db      	lsrs	r3, r3, #3
 80032b2:	f003 0303 	and.w	r3, r3, #3
 80032b6:	4a81      	ldr	r2, [pc, #516]	@ (80034bc <HAL_RCC_GetSysClockFreq+0x240>)
 80032b8:	fa22 f303 	lsr.w	r3, r2, r3
 80032bc:	61fb      	str	r3, [r7, #28]
 80032be:	e0f1      	b.n	80034a4 <HAL_RCC_GetSysClockFreq+0x228>
    }
    else
    {
      sysclockfreq = (uint32_t) HSI_VALUE;
 80032c0:	4b7e      	ldr	r3, [pc, #504]	@ (80034bc <HAL_RCC_GetSysClockFreq+0x240>)
 80032c2:	61fb      	str	r3, [r7, #28]
 80032c4:	e0ee      	b.n	80034a4 <HAL_RCC_GetSysClockFreq+0x228>
    }
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 80032c6:	4b7b      	ldr	r3, [pc, #492]	@ (80034b4 <HAL_RCC_GetSysClockFreq+0x238>)
 80032c8:	69db      	ldr	r3, [r3, #28]
 80032ca:	f003 0318 	and.w	r3, r3, #24
 80032ce:	2b10      	cmp	r3, #16
 80032d0:	d102      	bne.n	80032d8 <HAL_RCC_GetSysClockFreq+0x5c>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 80032d2:	4b7b      	ldr	r3, [pc, #492]	@ (80034c0 <HAL_RCC_GetSysClockFreq+0x244>)
 80032d4:	61fb      	str	r3, [r7, #28]
 80032d6:	e0e5      	b.n	80034a4 <HAL_RCC_GetSysClockFreq+0x228>
  }

  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80032d8:	4b76      	ldr	r3, [pc, #472]	@ (80034b4 <HAL_RCC_GetSysClockFreq+0x238>)
 80032da:	69db      	ldr	r3, [r3, #28]
 80032dc:	f003 0318 	and.w	r3, r3, #24
 80032e0:	2b18      	cmp	r3, #24
 80032e2:	f040 80dd 	bne.w	80034a0 <HAL_RCC_GetSysClockFreq+0x224>
    /* PLL used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = (RCC->PLL1CFGR & RCC_PLL1CFGR_PLL1SRC);
 80032e6:	4b73      	ldr	r3, [pc, #460]	@ (80034b4 <HAL_RCC_GetSysClockFreq+0x238>)
 80032e8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80032ea:	f003 0303 	and.w	r3, r3, #3
 80032ee:	617b      	str	r3, [r7, #20]
    pllm = ((RCC->PLL1CFGR & RCC_PLL1CFGR_PLL1M) >> RCC_PLL1CFGR_PLL1M_Pos);
 80032f0:	4b70      	ldr	r3, [pc, #448]	@ (80034b4 <HAL_RCC_GetSysClockFreq+0x238>)
 80032f2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80032f4:	0a1b      	lsrs	r3, r3, #8
 80032f6:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 80032fa:	613b      	str	r3, [r7, #16]
    pllfracen = ((RCC->PLL1CFGR & RCC_PLL1CFGR_PLL1FRACEN) >> RCC_PLL1CFGR_PLL1FRACEN_Pos);
 80032fc:	4b6d      	ldr	r3, [pc, #436]	@ (80034b4 <HAL_RCC_GetSysClockFreq+0x238>)
 80032fe:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003300:	091b      	lsrs	r3, r3, #4
 8003302:	f003 0301 	and.w	r3, r3, #1
 8003306:	60fb      	str	r3, [r7, #12]
    fracn1 = (float_t)(uint32_t)(pllfracen * ((RCC->PLL1FRACR & \
 8003308:	4b6a      	ldr	r3, [pc, #424]	@ (80034b4 <HAL_RCC_GetSysClockFreq+0x238>)
 800330a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
                                               RCC_PLL1FRACR_PLL1FRACN) >> RCC_PLL1FRACR_PLL1FRACN_Pos));
 800330c:	08db      	lsrs	r3, r3, #3
 800330e:	f3c3 030c 	ubfx	r3, r3, #0, #13
    fracn1 = (float_t)(uint32_t)(pllfracen * ((RCC->PLL1FRACR & \
 8003312:	68fa      	ldr	r2, [r7, #12]
 8003314:	fb02 f303 	mul.w	r3, r2, r3
 8003318:	ee07 3a90 	vmov	s15, r3
 800331c:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8003320:	edc7 7a02 	vstr	s15, [r7, #8]

    if (pllm != 0U)
 8003324:	693b      	ldr	r3, [r7, #16]
 8003326:	2b00      	cmp	r3, #0
 8003328:	f000 80b7 	beq.w	800349a <HAL_RCC_GetSysClockFreq+0x21e>
    {
      switch (pllsource)
 800332c:	697b      	ldr	r3, [r7, #20]
 800332e:	2b01      	cmp	r3, #1
 8003330:	d003      	beq.n	800333a <HAL_RCC_GetSysClockFreq+0xbe>
 8003332:	697b      	ldr	r3, [r7, #20]
 8003334:	2b03      	cmp	r3, #3
 8003336:	d056      	beq.n	80033e6 <HAL_RCC_GetSysClockFreq+0x16a>
 8003338:	e077      	b.n	800342a <HAL_RCC_GetSysClockFreq+0x1ae>
      {
        case RCC_PLL1_SOURCE_HSI:  /* HSI used as PLL1 clock source */

          if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIVF) != 0U)
 800333a:	4b5e      	ldr	r3, [pc, #376]	@ (80034b4 <HAL_RCC_GetSysClockFreq+0x238>)
 800333c:	681b      	ldr	r3, [r3, #0]
 800333e:	f003 0320 	and.w	r3, r3, #32
 8003342:	2b00      	cmp	r3, #0
 8003344:	d02d      	beq.n	80033a2 <HAL_RCC_GetSysClockFreq+0x126>
          {
            hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 8003346:	4b5b      	ldr	r3, [pc, #364]	@ (80034b4 <HAL_RCC_GetSysClockFreq+0x238>)
 8003348:	681b      	ldr	r3, [r3, #0]
 800334a:	08db      	lsrs	r3, r3, #3
 800334c:	f003 0303 	and.w	r3, r3, #3
 8003350:	4a5a      	ldr	r2, [pc, #360]	@ (80034bc <HAL_RCC_GetSysClockFreq+0x240>)
 8003352:	fa22 f303 	lsr.w	r3, r2, r3
 8003356:	607b      	str	r3, [r7, #4]
            pllvco = ((float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 8003358:	687b      	ldr	r3, [r7, #4]
 800335a:	ee07 3a90 	vmov	s15, r3
 800335e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8003362:	693b      	ldr	r3, [r7, #16]
 8003364:	ee07 3a90 	vmov	s15, r3
 8003368:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800336c:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8003370:	4b50      	ldr	r3, [pc, #320]	@ (80034b4 <HAL_RCC_GetSysClockFreq+0x238>)
 8003372:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003374:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8003378:	ee07 3a90 	vmov	s15, r3
 800337c:	eef8 6a67 	vcvt.f32.u32	s13, s15
                                                            (fracn1 / (float_t)0x2000) + (float_t)1);
 8003380:	ed97 6a02 	vldr	s12, [r7, #8]
 8003384:	eddf 5a4f 	vldr	s11, [pc, #316]	@ 80034c4 <HAL_RCC_GetSysClockFreq+0x248>
 8003388:	eec6 7a25 	vdiv.f32	s15, s12, s11
            pllvco = ((float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 800338c:	ee76 7aa7 	vadd.f32	s15, s13, s15
                                                            (fracn1 / (float_t)0x2000) + (float_t)1);
 8003390:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8003394:	ee77 7aa6 	vadd.f32	s15, s15, s13
            pllvco = ((float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 8003398:	ee67 7a27 	vmul.f32	s15, s14, s15
 800339c:	edc7 7a06 	vstr	s15, [r7, #24]
          {
            pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
                                                             (fracn1 / (float_t)0x2000) + (float_t)1);
          }

          break;
 80033a0:	e065      	b.n	800346e <HAL_RCC_GetSysClockFreq+0x1f2>
            pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 80033a2:	693b      	ldr	r3, [r7, #16]
 80033a4:	ee07 3a90 	vmov	s15, r3
 80033a8:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80033ac:	eddf 6a46 	vldr	s13, [pc, #280]	@ 80034c8 <HAL_RCC_GetSysClockFreq+0x24c>
 80033b0:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80033b4:	4b3f      	ldr	r3, [pc, #252]	@ (80034b4 <HAL_RCC_GetSysClockFreq+0x238>)
 80033b6:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80033b8:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80033bc:	ee07 3a90 	vmov	s15, r3
 80033c0:	eef8 6a67 	vcvt.f32.u32	s13, s15
                                                             (fracn1 / (float_t)0x2000) + (float_t)1);
 80033c4:	ed97 6a02 	vldr	s12, [r7, #8]
 80033c8:	eddf 5a3e 	vldr	s11, [pc, #248]	@ 80034c4 <HAL_RCC_GetSysClockFreq+0x248>
 80033cc:	eec6 7a25 	vdiv.f32	s15, s12, s11
            pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 80033d0:	ee76 7aa7 	vadd.f32	s15, s13, s15
                                                             (fracn1 / (float_t)0x2000) + (float_t)1);
 80033d4:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80033d8:	ee77 7aa6 	vadd.f32	s15, s15, s13
            pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 80033dc:	ee67 7a27 	vmul.f32	s15, s14, s15
 80033e0:	edc7 7a06 	vstr	s15, [r7, #24]
          break;
 80033e4:	e043      	b.n	800346e <HAL_RCC_GetSysClockFreq+0x1f2>

        case RCC_PLL1_SOURCE_HSE:  /* HSE used as PLL1 clock source */
          pllvco = ((float_t)HSE_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 80033e6:	693b      	ldr	r3, [r7, #16]
 80033e8:	ee07 3a90 	vmov	s15, r3
 80033ec:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80033f0:	eddf 6a36 	vldr	s13, [pc, #216]	@ 80034cc <HAL_RCC_GetSysClockFreq+0x250>
 80033f4:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80033f8:	4b2e      	ldr	r3, [pc, #184]	@ (80034b4 <HAL_RCC_GetSysClockFreq+0x238>)
 80033fa:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80033fc:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8003400:	ee07 3a90 	vmov	s15, r3
 8003404:	eef8 6a67 	vcvt.f32.u32	s13, s15
                                                           (fracn1 / (float_t)0x2000) + (float_t)1);
 8003408:	ed97 6a02 	vldr	s12, [r7, #8]
 800340c:	eddf 5a2d 	vldr	s11, [pc, #180]	@ 80034c4 <HAL_RCC_GetSysClockFreq+0x248>
 8003410:	eec6 7a25 	vdiv.f32	s15, s12, s11
          pllvco = ((float_t)HSE_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 8003414:	ee76 7aa7 	vadd.f32	s15, s13, s15
                                                           (fracn1 / (float_t)0x2000) + (float_t)1);
 8003418:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800341c:	ee77 7aa6 	vadd.f32	s15, s15, s13
          pllvco = ((float_t)HSE_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 8003420:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003424:	edc7 7a06 	vstr	s15, [r7, #24]

          break;
 8003428:	e021      	b.n	800346e <HAL_RCC_GetSysClockFreq+0x1f2>

        case RCC_PLL1_SOURCE_CSI:  /* CSI used as PLL1 clock source */
        default:
          pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 800342a:	693b      	ldr	r3, [r7, #16]
 800342c:	ee07 3a90 	vmov	s15, r3
 8003430:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8003434:	eddf 6a26 	vldr	s13, [pc, #152]	@ 80034d0 <HAL_RCC_GetSysClockFreq+0x254>
 8003438:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800343c:	4b1d      	ldr	r3, [pc, #116]	@ (80034b4 <HAL_RCC_GetSysClockFreq+0x238>)
 800343e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003440:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8003444:	ee07 3a90 	vmov	s15, r3
 8003448:	eef8 6a67 	vcvt.f32.u32	s13, s15
                                                           (fracn1 / (float_t)0x2000) + (float_t)1);
 800344c:	ed97 6a02 	vldr	s12, [r7, #8]
 8003450:	eddf 5a1c 	vldr	s11, [pc, #112]	@ 80034c4 <HAL_RCC_GetSysClockFreq+0x248>
 8003454:	eec6 7a25 	vdiv.f32	s15, s12, s11
          pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 8003458:	ee76 7aa7 	vadd.f32	s15, s13, s15
                                                           (fracn1 / (float_t)0x2000) + (float_t)1);
 800345c:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8003460:	ee77 7aa6 	vadd.f32	s15, s15, s13
          pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 8003464:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003468:	edc7 7a06 	vstr	s15, [r7, #24]
          break;
 800346c:	bf00      	nop
      }

      pllp = (((RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1P) >> RCC_PLL1DIVR_PLL1P_Pos) + 1U) ;
 800346e:	4b11      	ldr	r3, [pc, #68]	@ (80034b4 <HAL_RCC_GetSysClockFreq+0x238>)
 8003470:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003472:	0a5b      	lsrs	r3, r3, #9
 8003474:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8003478:	3301      	adds	r3, #1
 800347a:	603b      	str	r3, [r7, #0]
      sysclockfreq = (uint32_t)(float_t)(pllvco / (float_t)pllp);
 800347c:	683b      	ldr	r3, [r7, #0]
 800347e:	ee07 3a90 	vmov	s15, r3
 8003482:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8003486:	edd7 6a06 	vldr	s13, [r7, #24]
 800348a:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800348e:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8003492:	ee17 3a90 	vmov	r3, s15
 8003496:	61fb      	str	r3, [r7, #28]
 8003498:	e004      	b.n	80034a4 <HAL_RCC_GetSysClockFreq+0x228>
    }
    else
    {
      sysclockfreq = 0;
 800349a:	2300      	movs	r3, #0
 800349c:	61fb      	str	r3, [r7, #28]
 800349e:	e001      	b.n	80034a4 <HAL_RCC_GetSysClockFreq+0x228>
  }

  else
  {
    /* HSI is the default system clock source */
    sysclockfreq = (uint32_t) HSI_VALUE;
 80034a0:	4b06      	ldr	r3, [pc, #24]	@ (80034bc <HAL_RCC_GetSysClockFreq+0x240>)
 80034a2:	61fb      	str	r3, [r7, #28]
  }

  return sysclockfreq;
 80034a4:	69fb      	ldr	r3, [r7, #28]
}
 80034a6:	4618      	mov	r0, r3
 80034a8:	3724      	adds	r7, #36	@ 0x24
 80034aa:	46bd      	mov	sp, r7
 80034ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80034b0:	4770      	bx	lr
 80034b2:	bf00      	nop
 80034b4:	44020c00 	.word	0x44020c00
 80034b8:	003d0900 	.word	0x003d0900
 80034bc:	03d09000 	.word	0x03d09000
 80034c0:	016e3600 	.word	0x016e3600
 80034c4:	46000000 	.word	0x46000000
 80034c8:	4c742400 	.word	0x4c742400
 80034cc:	4bb71b00 	.word	0x4bb71b00
 80034d0:	4a742400 	.word	0x4a742400

080034d4 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80034d4:	b580      	push	{r7, lr}
 80034d6:	af00      	add	r7, sp, #0

  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[(RCC->CFGR2 & RCC_CFGR2_HPRE) \
 80034d8:	f7ff fed0 	bl	800327c <HAL_RCC_GetSysClockFreq>
 80034dc:	4602      	mov	r2, r0
 80034de:	4b08      	ldr	r3, [pc, #32]	@ (8003500 <HAL_RCC_GetHCLKFreq+0x2c>)
 80034e0:	6a1b      	ldr	r3, [r3, #32]
                                                                >> RCC_CFGR2_HPRE_Pos] & 0x1FU);
 80034e2:	f003 030f 	and.w	r3, r3, #15
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[(RCC->CFGR2 & RCC_CFGR2_HPRE) \
 80034e6:	4907      	ldr	r1, [pc, #28]	@ (8003504 <HAL_RCC_GetHCLKFreq+0x30>)
 80034e8:	5ccb      	ldrb	r3, [r1, r3]
                                                                >> RCC_CFGR2_HPRE_Pos] & 0x1FU);
 80034ea:	f003 031f 	and.w	r3, r3, #31
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[(RCC->CFGR2 & RCC_CFGR2_HPRE) \
 80034ee:	fa22 f303 	lsr.w	r3, r2, r3
 80034f2:	4a05      	ldr	r2, [pc, #20]	@ (8003508 <HAL_RCC_GetHCLKFreq+0x34>)
 80034f4:	6013      	str	r3, [r2, #0]

  return SystemCoreClock;
 80034f6:	4b04      	ldr	r3, [pc, #16]	@ (8003508 <HAL_RCC_GetHCLKFreq+0x34>)
 80034f8:	681b      	ldr	r3, [r3, #0]
}
 80034fa:	4618      	mov	r0, r3
 80034fc:	bd80      	pop	{r7, pc}
 80034fe:	bf00      	nop
 8003500:	44020c00 	.word	0x44020c00
 8003504:	080079e0 	.word	0x080079e0
 8003508:	20000000 	.word	0x20000000

0800350c <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 800350c:	b580      	push	{r7, lr}
 800350e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((APBPrescTable[(RCC->CFGR2 & RCC_CFGR2_PPRE1) >> RCC_CFGR2_PPRE1_Pos]) & 0x1FU));
 8003510:	f7ff ffe0 	bl	80034d4 <HAL_RCC_GetHCLKFreq>
 8003514:	4602      	mov	r2, r0
 8003516:	4b06      	ldr	r3, [pc, #24]	@ (8003530 <HAL_RCC_GetPCLK1Freq+0x24>)
 8003518:	6a1b      	ldr	r3, [r3, #32]
 800351a:	091b      	lsrs	r3, r3, #4
 800351c:	f003 0307 	and.w	r3, r3, #7
 8003520:	4904      	ldr	r1, [pc, #16]	@ (8003534 <HAL_RCC_GetPCLK1Freq+0x28>)
 8003522:	5ccb      	ldrb	r3, [r1, r3]
 8003524:	f003 031f 	and.w	r3, r3, #31
 8003528:	fa22 f303 	lsr.w	r3, r2, r3
}
 800352c:	4618      	mov	r0, r3
 800352e:	bd80      	pop	{r7, pc}
 8003530:	44020c00 	.word	0x44020c00
 8003534:	080079f0 	.word	0x080079f0

08003538 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8003538:	b580      	push	{r7, lr}
 800353a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((APBPrescTable[(RCC->CFGR2 & RCC_CFGR2_PPRE2) >> RCC_CFGR2_PPRE2_Pos]) & 0x1FU));
 800353c:	f7ff ffca 	bl	80034d4 <HAL_RCC_GetHCLKFreq>
 8003540:	4602      	mov	r2, r0
 8003542:	4b06      	ldr	r3, [pc, #24]	@ (800355c <HAL_RCC_GetPCLK2Freq+0x24>)
 8003544:	6a1b      	ldr	r3, [r3, #32]
 8003546:	0a1b      	lsrs	r3, r3, #8
 8003548:	f003 0307 	and.w	r3, r3, #7
 800354c:	4904      	ldr	r1, [pc, #16]	@ (8003560 <HAL_RCC_GetPCLK2Freq+0x28>)
 800354e:	5ccb      	ldrb	r3, [r1, r3]
 8003550:	f003 031f 	and.w	r3, r3, #31
 8003554:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003558:	4618      	mov	r0, r3
 800355a:	bd80      	pop	{r7, pc}
 800355c:	44020c00 	.word	0x44020c00
 8003560:	080079f0 	.word	0x080079f0

08003564 <HAL_RCC_GetPCLK3Freq>:
  * @note   Each time PCLK3 changes, this function must be called to update the
  *         right PCLK3 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK3 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK3Freq(void)
{
 8003564:	b580      	push	{r7, lr}
 8003566:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK3 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((APBPrescTable[(RCC->CFGR2 & RCC_CFGR2_PPRE3) >> RCC_CFGR2_PPRE3_Pos]) & 0x1FU));
 8003568:	f7ff ffb4 	bl	80034d4 <HAL_RCC_GetHCLKFreq>
 800356c:	4602      	mov	r2, r0
 800356e:	4b06      	ldr	r3, [pc, #24]	@ (8003588 <HAL_RCC_GetPCLK3Freq+0x24>)
 8003570:	6a1b      	ldr	r3, [r3, #32]
 8003572:	0b1b      	lsrs	r3, r3, #12
 8003574:	f003 0307 	and.w	r3, r3, #7
 8003578:	4904      	ldr	r1, [pc, #16]	@ (800358c <HAL_RCC_GetPCLK3Freq+0x28>)
 800357a:	5ccb      	ldrb	r3, [r1, r3]
 800357c:	f003 031f 	and.w	r3, r3, #31
 8003580:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003584:	4618      	mov	r0, r3
 8003586:	bd80      	pop	{r7, pc}
 8003588:	44020c00 	.word	0x44020c00
 800358c:	080079f0 	.word	0x080079f0

08003590 <HAL_RCCEx_PeriphCLKConfig>:
  *  (*)   : For stm32h56xxx and stm32h57xxx family lines only.
  *  (**)  : For stm32h563xx and stm32h57xxx family lines only.
  *  (***) : For stm32h503xx family line only.
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(const RCC_PeriphCLKInitTypeDef  *pPeriphClkInit)
{
 8003590:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8003594:	b0aa      	sub	sp, #168	@ 0xa8
 8003596:	af00      	add	r7, sp, #0
 8003598:	f8c7 0094 	str.w	r0, [r7, #148]	@ 0x94
  uint32_t tmpregister;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 800359c:	2300      	movs	r3, #0
 800359e:	f887 30a3 	strb.w	r3, [r7, #163]	@ 0xa3
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 80035a2:	2300      	movs	r3, #0
 80035a4:	f887 30a2 	strb.w	r3, [r7, #162]	@ 0xa2

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(pPeriphClkInit->PeriphClockSelection));

  /*------------------------------------ CKPER configuration --------------------------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CKPER) == RCC_PERIPHCLK_CKPER)
 80035a8:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 80035ac:	e9d3 2300 	ldrd	r2, r3, [r3]
 80035b0:	f002 7480 	and.w	r4, r2, #16777216	@ 0x1000000
 80035b4:	2500      	movs	r5, #0
 80035b6:	ea54 0305 	orrs.w	r3, r4, r5
 80035ba:	d00b      	beq.n	80035d4 <HAL_RCCEx_PeriphCLKConfig+0x44>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLKPSOURCE(pPeriphClkInit->CkperClockSelection));

    /* Configure the CKPER clock source */
    __HAL_RCC_CLKP_CONFIG(pPeriphClkInit->CkperClockSelection);
 80035bc:	4bb8      	ldr	r3, [pc, #736]	@ (80038a0 <HAL_RCCEx_PeriphCLKConfig+0x310>)
 80035be:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 80035c2:	f023 4140 	bic.w	r1, r3, #3221225472	@ 0xc0000000
 80035c6:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 80035ca:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80035cc:	4ab4      	ldr	r2, [pc, #720]	@ (80038a0 <HAL_RCCEx_PeriphCLKConfig+0x310>)
 80035ce:	430b      	orrs	r3, r1
 80035d0:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 80035d4:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 80035d8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80035dc:	f002 0801 	and.w	r8, r2, #1
 80035e0:	f04f 0900 	mov.w	r9, #0
 80035e4:	ea58 0309 	orrs.w	r3, r8, r9
 80035e8:	d038      	beq.n	800365c <HAL_RCCEx_PeriphCLKConfig+0xcc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(pPeriphClkInit->Usart1ClockSelection));

    switch (pPeriphClkInit->Usart1ClockSelection)
 80035ea:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 80035ee:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80035f0:	2b05      	cmp	r3, #5
 80035f2:	d819      	bhi.n	8003628 <HAL_RCCEx_PeriphCLKConfig+0x98>
 80035f4:	a201      	add	r2, pc, #4	@ (adr r2, 80035fc <HAL_RCCEx_PeriphCLKConfig+0x6c>)
 80035f6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80035fa:	bf00      	nop
 80035fc:	08003631 	.word	0x08003631
 8003600:	08003615 	.word	0x08003615
 8003604:	08003629 	.word	0x08003629
 8003608:	08003631 	.word	0x08003631
 800360c:	08003631 	.word	0x08003631
 8003610:	08003631 	.word	0x08003631
        /* USART1 clock source config set later after clock selection check */
        break;

      case RCC_USART1CLKSOURCE_PLL2Q:  /* PLL2 is used as clock source for USART1*/
        /* PLL2 input clock, parameters M, N & Q configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 8003614:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8003618:	3308      	adds	r3, #8
 800361a:	4618      	mov	r0, r3
 800361c:	f001 fff2 	bl	8005604 <RCCEx_PLL2_Config>
 8003620:	4603      	mov	r3, r0
 8003622:	f887 30a3 	strb.w	r3, [r7, #163]	@ 0xa3
        /* USART1 clock source config set later after clock selection check */
        break;
 8003626:	e004      	b.n	8003632 <HAL_RCCEx_PeriphCLKConfig+0xa2>
      case RCC_USART1CLKSOURCE_LSE:      /* LSE clock is used as source of USART1 clock*/
        /* USART1 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8003628:	2301      	movs	r3, #1
 800362a:	f887 30a3 	strb.w	r3, [r7, #163]	@ 0xa3
        break;
 800362e:	e000      	b.n	8003632 <HAL_RCCEx_PeriphCLKConfig+0xa2>
        break;
 8003630:	bf00      	nop
    }

    if (ret == HAL_OK)
 8003632:	f897 30a3 	ldrb.w	r3, [r7, #163]	@ 0xa3
 8003636:	2b00      	cmp	r3, #0
 8003638:	d10c      	bne.n	8003654 <HAL_RCCEx_PeriphCLKConfig+0xc4>
    {
      /* Set the source of USART1 clock*/
      __HAL_RCC_USART1_CONFIG(pPeriphClkInit->Usart1ClockSelection);
 800363a:	4b99      	ldr	r3, [pc, #612]	@ (80038a0 <HAL_RCCEx_PeriphCLKConfig+0x310>)
 800363c:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 8003640:	f023 0107 	bic.w	r1, r3, #7
 8003644:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8003648:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800364a:	4a95      	ldr	r2, [pc, #596]	@ (80038a0 <HAL_RCCEx_PeriphCLKConfig+0x310>)
 800364c:	430b      	orrs	r3, r1
 800364e:	f8c2 30d8 	str.w	r3, [r2, #216]	@ 0xd8
 8003652:	e003      	b.n	800365c <HAL_RCCEx_PeriphCLKConfig+0xcc>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003654:	f897 30a3 	ldrb.w	r3, [r7, #163]	@ 0xa3
 8003658:	f887 30a2 	strb.w	r3, [r7, #162]	@ 0xa2
    }
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 800365c:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8003660:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003664:	f002 0a02 	and.w	sl, r2, #2
 8003668:	f04f 0b00 	mov.w	fp, #0
 800366c:	ea5a 030b 	orrs.w	r3, sl, fp
 8003670:	d03c      	beq.n	80036ec <HAL_RCCEx_PeriphCLKConfig+0x15c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(pPeriphClkInit->Usart2ClockSelection));

    switch (pPeriphClkInit->Usart2ClockSelection)
 8003672:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8003676:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003678:	2b28      	cmp	r3, #40	@ 0x28
 800367a:	d01b      	beq.n	80036b4 <HAL_RCCEx_PeriphCLKConfig+0x124>
 800367c:	2b28      	cmp	r3, #40	@ 0x28
 800367e:	d815      	bhi.n	80036ac <HAL_RCCEx_PeriphCLKConfig+0x11c>
 8003680:	2b20      	cmp	r3, #32
 8003682:	d019      	beq.n	80036b8 <HAL_RCCEx_PeriphCLKConfig+0x128>
 8003684:	2b20      	cmp	r3, #32
 8003686:	d811      	bhi.n	80036ac <HAL_RCCEx_PeriphCLKConfig+0x11c>
 8003688:	2b18      	cmp	r3, #24
 800368a:	d017      	beq.n	80036bc <HAL_RCCEx_PeriphCLKConfig+0x12c>
 800368c:	2b18      	cmp	r3, #24
 800368e:	d80d      	bhi.n	80036ac <HAL_RCCEx_PeriphCLKConfig+0x11c>
 8003690:	2b00      	cmp	r3, #0
 8003692:	d015      	beq.n	80036c0 <HAL_RCCEx_PeriphCLKConfig+0x130>
 8003694:	2b08      	cmp	r3, #8
 8003696:	d109      	bne.n	80036ac <HAL_RCCEx_PeriphCLKConfig+0x11c>
        /* USART2 clock source config set later after clock selection check */
        break;

      case RCC_USART2CLKSOURCE_PLL2Q:  /* PLL2 is used as clock source for USART2*/
        /* PLL2 input clock, parameters M, N & Q configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 8003698:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 800369c:	3308      	adds	r3, #8
 800369e:	4618      	mov	r0, r3
 80036a0:	f001 ffb0 	bl	8005604 <RCCEx_PLL2_Config>
 80036a4:	4603      	mov	r3, r0
 80036a6:	f887 30a3 	strb.w	r3, [r7, #163]	@ 0xa3
        /* USART2 clock source config set later after clock selection check */
        break;
 80036aa:	e00a      	b.n	80036c2 <HAL_RCCEx_PeriphCLKConfig+0x132>
      case RCC_USART2CLKSOURCE_LSE:      /* LSE clock is used as source of USART2 clock*/
        /* USART2 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80036ac:	2301      	movs	r3, #1
 80036ae:	f887 30a3 	strb.w	r3, [r7, #163]	@ 0xa3
        break;
 80036b2:	e006      	b.n	80036c2 <HAL_RCCEx_PeriphCLKConfig+0x132>
        break;
 80036b4:	bf00      	nop
 80036b6:	e004      	b.n	80036c2 <HAL_RCCEx_PeriphCLKConfig+0x132>
        break;
 80036b8:	bf00      	nop
 80036ba:	e002      	b.n	80036c2 <HAL_RCCEx_PeriphCLKConfig+0x132>
        break;
 80036bc:	bf00      	nop
 80036be:	e000      	b.n	80036c2 <HAL_RCCEx_PeriphCLKConfig+0x132>
        break;
 80036c0:	bf00      	nop
    }

    if (ret == HAL_OK)
 80036c2:	f897 30a3 	ldrb.w	r3, [r7, #163]	@ 0xa3
 80036c6:	2b00      	cmp	r3, #0
 80036c8:	d10c      	bne.n	80036e4 <HAL_RCCEx_PeriphCLKConfig+0x154>
    {
      /* Set the source of USART2 clock*/
      __HAL_RCC_USART2_CONFIG(pPeriphClkInit->Usart2ClockSelection);
 80036ca:	4b75      	ldr	r3, [pc, #468]	@ (80038a0 <HAL_RCCEx_PeriphCLKConfig+0x310>)
 80036cc:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 80036d0:	f023 0138 	bic.w	r1, r3, #56	@ 0x38
 80036d4:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 80036d8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80036da:	4a71      	ldr	r2, [pc, #452]	@ (80038a0 <HAL_RCCEx_PeriphCLKConfig+0x310>)
 80036dc:	430b      	orrs	r3, r1
 80036de:	f8c2 30d8 	str.w	r3, [r2, #216]	@ 0xd8
 80036e2:	e003      	b.n	80036ec <HAL_RCCEx_PeriphCLKConfig+0x15c>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80036e4:	f897 30a3 	ldrb.w	r3, [r7, #163]	@ 0xa3
 80036e8:	f887 30a2 	strb.w	r3, [r7, #162]	@ 0xa2
    }
  }

  /*-------------------------- USART3 clock source configuration -------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 80036ec:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 80036f0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80036f4:	f002 0304 	and.w	r3, r2, #4
 80036f8:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 80036fc:	2300      	movs	r3, #0
 80036fe:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 8003702:	e9d7 1222 	ldrd	r1, r2, [r7, #136]	@ 0x88
 8003706:	460b      	mov	r3, r1
 8003708:	4313      	orrs	r3, r2
 800370a:	d040      	beq.n	800378e <HAL_RCCEx_PeriphCLKConfig+0x1fe>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(pPeriphClkInit->Usart3ClockSelection));

    switch (pPeriphClkInit->Usart3ClockSelection)
 800370c:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8003710:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003712:	f5b3 7fa0 	cmp.w	r3, #320	@ 0x140
 8003716:	d01e      	beq.n	8003756 <HAL_RCCEx_PeriphCLKConfig+0x1c6>
 8003718:	f5b3 7fa0 	cmp.w	r3, #320	@ 0x140
 800371c:	d817      	bhi.n	800374e <HAL_RCCEx_PeriphCLKConfig+0x1be>
 800371e:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8003722:	d01a      	beq.n	800375a <HAL_RCCEx_PeriphCLKConfig+0x1ca>
 8003724:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8003728:	d811      	bhi.n	800374e <HAL_RCCEx_PeriphCLKConfig+0x1be>
 800372a:	2bc0      	cmp	r3, #192	@ 0xc0
 800372c:	d017      	beq.n	800375e <HAL_RCCEx_PeriphCLKConfig+0x1ce>
 800372e:	2bc0      	cmp	r3, #192	@ 0xc0
 8003730:	d80d      	bhi.n	800374e <HAL_RCCEx_PeriphCLKConfig+0x1be>
 8003732:	2b00      	cmp	r3, #0
 8003734:	d015      	beq.n	8003762 <HAL_RCCEx_PeriphCLKConfig+0x1d2>
 8003736:	2b40      	cmp	r3, #64	@ 0x40
 8003738:	d109      	bne.n	800374e <HAL_RCCEx_PeriphCLKConfig+0x1be>
        /* USART3 clock source config set later after clock selection check */
        break;

      case RCC_USART3CLKSOURCE_PLL2Q:  /* PLL2 is used as clock source for USART3*/
        /* PLL2 input clock, parameters M, N & Q configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 800373a:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 800373e:	3308      	adds	r3, #8
 8003740:	4618      	mov	r0, r3
 8003742:	f001 ff5f 	bl	8005604 <RCCEx_PLL2_Config>
 8003746:	4603      	mov	r3, r0
 8003748:	f887 30a3 	strb.w	r3, [r7, #163]	@ 0xa3
        /* USART3 clock source config set later after clock selection check */
        break;
 800374c:	e00a      	b.n	8003764 <HAL_RCCEx_PeriphCLKConfig+0x1d4>
      case RCC_USART3CLKSOURCE_LSE:      /* LSE clock is used as source of USART3 clock*/
        /* USART3 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800374e:	2301      	movs	r3, #1
 8003750:	f887 30a3 	strb.w	r3, [r7, #163]	@ 0xa3
        break;
 8003754:	e006      	b.n	8003764 <HAL_RCCEx_PeriphCLKConfig+0x1d4>
        break;
 8003756:	bf00      	nop
 8003758:	e004      	b.n	8003764 <HAL_RCCEx_PeriphCLKConfig+0x1d4>
        break;
 800375a:	bf00      	nop
 800375c:	e002      	b.n	8003764 <HAL_RCCEx_PeriphCLKConfig+0x1d4>
        break;
 800375e:	bf00      	nop
 8003760:	e000      	b.n	8003764 <HAL_RCCEx_PeriphCLKConfig+0x1d4>
        break;
 8003762:	bf00      	nop
    }

    if (ret == HAL_OK)
 8003764:	f897 30a3 	ldrb.w	r3, [r7, #163]	@ 0xa3
 8003768:	2b00      	cmp	r3, #0
 800376a:	d10c      	bne.n	8003786 <HAL_RCCEx_PeriphCLKConfig+0x1f6>
    {
      /* Set the source of USART3 clock*/
      __HAL_RCC_USART3_CONFIG(pPeriphClkInit->Usart3ClockSelection);
 800376c:	4b4c      	ldr	r3, [pc, #304]	@ (80038a0 <HAL_RCCEx_PeriphCLKConfig+0x310>)
 800376e:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 8003772:	f423 71e0 	bic.w	r1, r3, #448	@ 0x1c0
 8003776:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 800377a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800377c:	4a48      	ldr	r2, [pc, #288]	@ (80038a0 <HAL_RCCEx_PeriphCLKConfig+0x310>)
 800377e:	430b      	orrs	r3, r1
 8003780:	f8c2 30d8 	str.w	r3, [r2, #216]	@ 0xd8
 8003784:	e003      	b.n	800378e <HAL_RCCEx_PeriphCLKConfig+0x1fe>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003786:	f897 30a3 	ldrb.w	r3, [r7, #163]	@ 0xa3
 800378a:	f887 30a2 	strb.w	r3, [r7, #162]	@ 0xa2
    }
  }
#endif /* UART12 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 800378e:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8003792:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003796:	f402 5380 	and.w	r3, r2, #4096	@ 0x1000
 800379a:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 800379e:	2300      	movs	r3, #0
 80037a0:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 80037a4:	e9d7 1220 	ldrd	r1, r2, [r7, #128]	@ 0x80
 80037a8:	460b      	mov	r3, r1
 80037aa:	4313      	orrs	r3, r2
 80037ac:	d043      	beq.n	8003836 <HAL_RCCEx_PeriphCLKConfig+0x2a6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(pPeriphClkInit->Lpuart1ClockSelection));

    switch (pPeriphClkInit->Lpuart1ClockSelection)
 80037ae:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 80037b2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80037b4:	f1b3 6fa0 	cmp.w	r3, #83886080	@ 0x5000000
 80037b8:	d021      	beq.n	80037fe <HAL_RCCEx_PeriphCLKConfig+0x26e>
 80037ba:	f1b3 6fa0 	cmp.w	r3, #83886080	@ 0x5000000
 80037be:	d81a      	bhi.n	80037f6 <HAL_RCCEx_PeriphCLKConfig+0x266>
 80037c0:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 80037c4:	d01d      	beq.n	8003802 <HAL_RCCEx_PeriphCLKConfig+0x272>
 80037c6:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 80037ca:	d814      	bhi.n	80037f6 <HAL_RCCEx_PeriphCLKConfig+0x266>
 80037cc:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 80037d0:	d019      	beq.n	8003806 <HAL_RCCEx_PeriphCLKConfig+0x276>
 80037d2:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 80037d6:	d80e      	bhi.n	80037f6 <HAL_RCCEx_PeriphCLKConfig+0x266>
 80037d8:	2b00      	cmp	r3, #0
 80037da:	d016      	beq.n	800380a <HAL_RCCEx_PeriphCLKConfig+0x27a>
 80037dc:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80037e0:	d109      	bne.n	80037f6 <HAL_RCCEx_PeriphCLKConfig+0x266>
        /* LPUART1 clock source config set later after clock selection check */
        break;

      case RCC_LPUART1CLKSOURCE_PLL2Q:  /* PLL2 is used as clock source for LPUART1*/
        /* PLL2 input clock, parameters M, N & Q configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 80037e2:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 80037e6:	3308      	adds	r3, #8
 80037e8:	4618      	mov	r0, r3
 80037ea:	f001 ff0b 	bl	8005604 <RCCEx_PLL2_Config>
 80037ee:	4603      	mov	r3, r0
 80037f0:	f887 30a3 	strb.w	r3, [r7, #163]	@ 0xa3
        /* LPUART1 clock source config set later after clock selection check */
        break;
 80037f4:	e00a      	b.n	800380c <HAL_RCCEx_PeriphCLKConfig+0x27c>
      case RCC_LPUART1CLKSOURCE_LSE:      /* LSE clock is used as source of LPUART1 clock*/
        /* LPUART1 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80037f6:	2301      	movs	r3, #1
 80037f8:	f887 30a3 	strb.w	r3, [r7, #163]	@ 0xa3
        break;
 80037fc:	e006      	b.n	800380c <HAL_RCCEx_PeriphCLKConfig+0x27c>
        break;
 80037fe:	bf00      	nop
 8003800:	e004      	b.n	800380c <HAL_RCCEx_PeriphCLKConfig+0x27c>
        break;
 8003802:	bf00      	nop
 8003804:	e002      	b.n	800380c <HAL_RCCEx_PeriphCLKConfig+0x27c>
        break;
 8003806:	bf00      	nop
 8003808:	e000      	b.n	800380c <HAL_RCCEx_PeriphCLKConfig+0x27c>
        break;
 800380a:	bf00      	nop
    }

    if (ret == HAL_OK)
 800380c:	f897 30a3 	ldrb.w	r3, [r7, #163]	@ 0xa3
 8003810:	2b00      	cmp	r3, #0
 8003812:	d10c      	bne.n	800382e <HAL_RCCEx_PeriphCLKConfig+0x29e>
    {
      /* Set the source of LPUART1 clock*/
      __HAL_RCC_LPUART1_CONFIG(pPeriphClkInit->Lpuart1ClockSelection);
 8003814:	4b22      	ldr	r3, [pc, #136]	@ (80038a0 <HAL_RCCEx_PeriphCLKConfig+0x310>)
 8003816:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800381a:	f023 61e0 	bic.w	r1, r3, #117440512	@ 0x7000000
 800381e:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8003822:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003824:	4a1e      	ldr	r2, [pc, #120]	@ (80038a0 <HAL_RCCEx_PeriphCLKConfig+0x310>)
 8003826:	430b      	orrs	r3, r1
 8003828:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 800382c:	e003      	b.n	8003836 <HAL_RCCEx_PeriphCLKConfig+0x2a6>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800382e:	f897 30a3 	ldrb.w	r3, [r7, #163]	@ 0xa3
 8003832:	f887 30a2 	strb.w	r3, [r7, #162]	@ 0xa2
    }
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8003836:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 800383a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800383e:	f402 5300 	and.w	r3, r2, #8192	@ 0x2000
 8003842:	67bb      	str	r3, [r7, #120]	@ 0x78
 8003844:	2300      	movs	r3, #0
 8003846:	67fb      	str	r3, [r7, #124]	@ 0x7c
 8003848:	e9d7 121e 	ldrd	r1, r2, [r7, #120]	@ 0x78
 800384c:	460b      	mov	r3, r1
 800384e:	4313      	orrs	r3, r2
 8003850:	d03e      	beq.n	80038d0 <HAL_RCCEx_PeriphCLKConfig+0x340>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(pPeriphClkInit->I2c1ClockSelection));

    switch (pPeriphClkInit->I2c1ClockSelection)
 8003852:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8003856:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003858:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 800385c:	d01b      	beq.n	8003896 <HAL_RCCEx_PeriphCLKConfig+0x306>
 800385e:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 8003862:	d814      	bhi.n	800388e <HAL_RCCEx_PeriphCLKConfig+0x2fe>
 8003864:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8003868:	d017      	beq.n	800389a <HAL_RCCEx_PeriphCLKConfig+0x30a>
 800386a:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800386e:	d80e      	bhi.n	800388e <HAL_RCCEx_PeriphCLKConfig+0x2fe>
 8003870:	2b00      	cmp	r3, #0
 8003872:	d017      	beq.n	80038a4 <HAL_RCCEx_PeriphCLKConfig+0x314>
 8003874:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8003878:	d109      	bne.n	800388e <HAL_RCCEx_PeriphCLKConfig+0x2fe>
        /* PLL3  input clock, parameters M, N & R configuration clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
#else
      case RCC_I2C1CLKSOURCE_PLL2R:  /* PLL2 is used as clock source for I2C1*/
        /* PLL2  input clock, parameters M, N & R configuration clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 800387a:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 800387e:	3308      	adds	r3, #8
 8003880:	4618      	mov	r0, r3
 8003882:	f001 febf 	bl	8005604 <RCCEx_PLL2_Config>
 8003886:	4603      	mov	r3, r0
 8003888:	f887 30a3 	strb.w	r3, [r7, #163]	@ 0xa3
#endif /* RCC_I2C1CLKSOURCE_PLL3R */
        /* I2C1 clock source config set later after clock selection check */
        break;
 800388c:	e00b      	b.n	80038a6 <HAL_RCCEx_PeriphCLKConfig+0x316>
      case RCC_I2C1CLKSOURCE_CSI:      /* CSI clock is used as source of I2C1 clock*/
        /* I2C1 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800388e:	2301      	movs	r3, #1
 8003890:	f887 30a3 	strb.w	r3, [r7, #163]	@ 0xa3
        break;
 8003894:	e007      	b.n	80038a6 <HAL_RCCEx_PeriphCLKConfig+0x316>
        break;
 8003896:	bf00      	nop
 8003898:	e005      	b.n	80038a6 <HAL_RCCEx_PeriphCLKConfig+0x316>
        break;
 800389a:	bf00      	nop
 800389c:	e003      	b.n	80038a6 <HAL_RCCEx_PeriphCLKConfig+0x316>
 800389e:	bf00      	nop
 80038a0:	44020c00 	.word	0x44020c00
        break;
 80038a4:	bf00      	nop
    }

    if (ret == HAL_OK)
 80038a6:	f897 30a3 	ldrb.w	r3, [r7, #163]	@ 0xa3
 80038aa:	2b00      	cmp	r3, #0
 80038ac:	d10c      	bne.n	80038c8 <HAL_RCCEx_PeriphCLKConfig+0x338>
    {
      /* Set the source of I2C1 clock*/
      __HAL_RCC_I2C1_CONFIG(pPeriphClkInit->I2c1ClockSelection);
 80038ae:	4ba5      	ldr	r3, [pc, #660]	@ (8003b44 <HAL_RCCEx_PeriphCLKConfig+0x5b4>)
 80038b0:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 80038b4:	f423 3140 	bic.w	r1, r3, #196608	@ 0x30000
 80038b8:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 80038bc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80038be:	4aa1      	ldr	r2, [pc, #644]	@ (8003b44 <HAL_RCCEx_PeriphCLKConfig+0x5b4>)
 80038c0:	430b      	orrs	r3, r1
 80038c2:	f8c2 30e4 	str.w	r3, [r2, #228]	@ 0xe4
 80038c6:	e003      	b.n	80038d0 <HAL_RCCEx_PeriphCLKConfig+0x340>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80038c8:	f897 30a3 	ldrb.w	r3, [r7, #163]	@ 0xa3
 80038cc:	f887 30a2 	strb.w	r3, [r7, #162]	@ 0xa2
    }
  }

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 80038d0:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 80038d4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80038d8:	f402 4380 	and.w	r3, r2, #16384	@ 0x4000
 80038dc:	673b      	str	r3, [r7, #112]	@ 0x70
 80038de:	2300      	movs	r3, #0
 80038e0:	677b      	str	r3, [r7, #116]	@ 0x74
 80038e2:	e9d7 121c 	ldrd	r1, r2, [r7, #112]	@ 0x70
 80038e6:	460b      	mov	r3, r1
 80038e8:	4313      	orrs	r3, r2
 80038ea:	d03b      	beq.n	8003964 <HAL_RCCEx_PeriphCLKConfig+0x3d4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(pPeriphClkInit->I2c2ClockSelection));

    switch (pPeriphClkInit->I2c2ClockSelection)
 80038ec:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 80038f0:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80038f2:	f5b3 2f40 	cmp.w	r3, #786432	@ 0xc0000
 80038f6:	d01b      	beq.n	8003930 <HAL_RCCEx_PeriphCLKConfig+0x3a0>
 80038f8:	f5b3 2f40 	cmp.w	r3, #786432	@ 0xc0000
 80038fc:	d814      	bhi.n	8003928 <HAL_RCCEx_PeriphCLKConfig+0x398>
 80038fe:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
 8003902:	d017      	beq.n	8003934 <HAL_RCCEx_PeriphCLKConfig+0x3a4>
 8003904:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
 8003908:	d80e      	bhi.n	8003928 <HAL_RCCEx_PeriphCLKConfig+0x398>
 800390a:	2b00      	cmp	r3, #0
 800390c:	d014      	beq.n	8003938 <HAL_RCCEx_PeriphCLKConfig+0x3a8>
 800390e:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8003912:	d109      	bne.n	8003928 <HAL_RCCEx_PeriphCLKConfig+0x398>
        /* PLL3  input clock, parameters M, N & R configuration clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
#else
      case RCC_I2C2CLKSOURCE_PLL2R:  /* PLL32 is used as clock source for I2C2*/
        /* PLL2  input clock, parameters M, N & R configuration clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 8003914:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8003918:	3308      	adds	r3, #8
 800391a:	4618      	mov	r0, r3
 800391c:	f001 fe72 	bl	8005604 <RCCEx_PLL2_Config>
 8003920:	4603      	mov	r3, r0
 8003922:	f887 30a3 	strb.w	r3, [r7, #163]	@ 0xa3
#endif /* RCC_I2C2CLKSOURCE_PLL3R */
        /* I2C2 clock source config set later after clock selection check */
        break;
 8003926:	e008      	b.n	800393a <HAL_RCCEx_PeriphCLKConfig+0x3aa>
      case RCC_I2C2CLKSOURCE_CSI:      /* CSI clock is used as source of I2C2 clock*/
        /* I2C2 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8003928:	2301      	movs	r3, #1
 800392a:	f887 30a3 	strb.w	r3, [r7, #163]	@ 0xa3
        break;
 800392e:	e004      	b.n	800393a <HAL_RCCEx_PeriphCLKConfig+0x3aa>
        break;
 8003930:	bf00      	nop
 8003932:	e002      	b.n	800393a <HAL_RCCEx_PeriphCLKConfig+0x3aa>
        break;
 8003934:	bf00      	nop
 8003936:	e000      	b.n	800393a <HAL_RCCEx_PeriphCLKConfig+0x3aa>
        break;
 8003938:	bf00      	nop
    }

    if (ret == HAL_OK)
 800393a:	f897 30a3 	ldrb.w	r3, [r7, #163]	@ 0xa3
 800393e:	2b00      	cmp	r3, #0
 8003940:	d10c      	bne.n	800395c <HAL_RCCEx_PeriphCLKConfig+0x3cc>
    {
      /* Set the source of I2C2 clock*/
      __HAL_RCC_I2C2_CONFIG(pPeriphClkInit->I2c2ClockSelection);
 8003942:	4b80      	ldr	r3, [pc, #512]	@ (8003b44 <HAL_RCCEx_PeriphCLKConfig+0x5b4>)
 8003944:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 8003948:	f423 2140 	bic.w	r1, r3, #786432	@ 0xc0000
 800394c:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8003950:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003952:	4a7c      	ldr	r2, [pc, #496]	@ (8003b44 <HAL_RCCEx_PeriphCLKConfig+0x5b4>)
 8003954:	430b      	orrs	r3, r1
 8003956:	f8c2 30e4 	str.w	r3, [r2, #228]	@ 0xe4
 800395a:	e003      	b.n	8003964 <HAL_RCCEx_PeriphCLKConfig+0x3d4>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800395c:	f897 30a3 	ldrb.w	r3, [r7, #163]	@ 0xa3
 8003960:	f887 30a2 	strb.w	r3, [r7, #162]	@ 0xa2
    }
  }
#endif /* I2C4 */

  /*-------------------------- I3C1 clock source configuration ---------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I3C1) == RCC_PERIPHCLK_I3C1)
 8003964:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8003968:	e9d3 2300 	ldrd	r2, r3, [r3]
 800396c:	f402 3380 	and.w	r3, r2, #65536	@ 0x10000
 8003970:	66bb      	str	r3, [r7, #104]	@ 0x68
 8003972:	2300      	movs	r3, #0
 8003974:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8003976:	e9d7 121a 	ldrd	r1, r2, [r7, #104]	@ 0x68
 800397a:	460b      	mov	r3, r1
 800397c:	4313      	orrs	r3, r2
 800397e:	d033      	beq.n	80039e8 <HAL_RCCEx_PeriphCLKConfig+0x458>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I3C1CLKSOURCE(pPeriphClkInit->I3c1ClockSelection));

    switch (pPeriphClkInit->I3c1ClockSelection)
 8003980:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8003984:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003986:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800398a:	d015      	beq.n	80039b8 <HAL_RCCEx_PeriphCLKConfig+0x428>
 800398c:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8003990:	d80e      	bhi.n	80039b0 <HAL_RCCEx_PeriphCLKConfig+0x420>
 8003992:	2b00      	cmp	r3, #0
 8003994:	d012      	beq.n	80039bc <HAL_RCCEx_PeriphCLKConfig+0x42c>
 8003996:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800399a:	d109      	bne.n	80039b0 <HAL_RCCEx_PeriphCLKConfig+0x420>
        /* PLL3  input clock, parameters M, N & R configuration clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
#else
      case RCC_I3C1CLKSOURCE_PLL2R:  /* PLL2 is used as clock source for I3C1*/
        /* PLL2  input clock, parameters M, N & R configuration clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 800399c:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 80039a0:	3308      	adds	r3, #8
 80039a2:	4618      	mov	r0, r3
 80039a4:	f001 fe2e 	bl	8005604 <RCCEx_PLL2_Config>
 80039a8:	4603      	mov	r3, r0
 80039aa:	f887 30a3 	strb.w	r3, [r7, #163]	@ 0xa3
#endif /* RCC_I3C1CLKSOURCE_PLL3R */
        /* I3C1 clock source config set later after clock selection check */
        break;
 80039ae:	e006      	b.n	80039be <HAL_RCCEx_PeriphCLKConfig+0x42e>
      case RCC_I3C1CLKSOURCE_HSI:      /* HSI clock is used as source of I3C1 clock*/
        /* I3C1 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80039b0:	2301      	movs	r3, #1
 80039b2:	f887 30a3 	strb.w	r3, [r7, #163]	@ 0xa3
        break;
 80039b6:	e002      	b.n	80039be <HAL_RCCEx_PeriphCLKConfig+0x42e>
        break;
 80039b8:	bf00      	nop
 80039ba:	e000      	b.n	80039be <HAL_RCCEx_PeriphCLKConfig+0x42e>
        break;
 80039bc:	bf00      	nop
    }

    if (ret == HAL_OK)
 80039be:	f897 30a3 	ldrb.w	r3, [r7, #163]	@ 0xa3
 80039c2:	2b00      	cmp	r3, #0
 80039c4:	d10c      	bne.n	80039e0 <HAL_RCCEx_PeriphCLKConfig+0x450>
    {
      /* Set the source of I3C1 clock*/
      __HAL_RCC_I3C1_CONFIG(pPeriphClkInit->I3c1ClockSelection);
 80039c6:	4b5f      	ldr	r3, [pc, #380]	@ (8003b44 <HAL_RCCEx_PeriphCLKConfig+0x5b4>)
 80039c8:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 80039cc:	f023 7140 	bic.w	r1, r3, #50331648	@ 0x3000000
 80039d0:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 80039d4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80039d6:	4a5b      	ldr	r2, [pc, #364]	@ (8003b44 <HAL_RCCEx_PeriphCLKConfig+0x5b4>)
 80039d8:	430b      	orrs	r3, r1
 80039da:	f8c2 30e4 	str.w	r3, [r2, #228]	@ 0xe4
 80039de:	e003      	b.n	80039e8 <HAL_RCCEx_PeriphCLKConfig+0x458>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80039e0:	f897 30a3 	ldrb.w	r3, [r7, #163]	@ 0xa3
 80039e4:	f887 30a2 	strb.w	r3, [r7, #162]	@ 0xa2
    }
  }

#if defined (I3C2)
  /*-------------------------- I3C2 clock source configuration ---------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I3C2) == RCC_PERIPHCLK_I3C2)
 80039e8:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 80039ec:	e9d3 2300 	ldrd	r2, r3, [r3]
 80039f0:	2100      	movs	r1, #0
 80039f2:	6639      	str	r1, [r7, #96]	@ 0x60
 80039f4:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80039f8:	667b      	str	r3, [r7, #100]	@ 0x64
 80039fa:	e9d7 1218 	ldrd	r1, r2, [r7, #96]	@ 0x60
 80039fe:	460b      	mov	r3, r1
 8003a00:	4313      	orrs	r3, r2
 8003a02:	d033      	beq.n	8003a6c <HAL_RCCEx_PeriphCLKConfig+0x4dc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I3C2CLKSOURCE(pPeriphClkInit->I3c2ClockSelection));

    switch (pPeriphClkInit->I3c2ClockSelection)
 8003a04:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8003a08:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003a0a:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8003a0e:	d015      	beq.n	8003a3c <HAL_RCCEx_PeriphCLKConfig+0x4ac>
 8003a10:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8003a14:	d80e      	bhi.n	8003a34 <HAL_RCCEx_PeriphCLKConfig+0x4a4>
 8003a16:	2b00      	cmp	r3, #0
 8003a18:	d012      	beq.n	8003a40 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
 8003a1a:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8003a1e:	d109      	bne.n	8003a34 <HAL_RCCEx_PeriphCLKConfig+0x4a4>
        /* PLL3  input clock, parameters M, N & R configuration clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
#else
      case RCC_I3C2CLKSOURCE_PLL2R:  /* PLL2 is used as clock source for I3C2*/
        /* PLL2  input clock, parameters M, N & R configuration clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 8003a20:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8003a24:	3308      	adds	r3, #8
 8003a26:	4618      	mov	r0, r3
 8003a28:	f001 fdec 	bl	8005604 <RCCEx_PLL2_Config>
 8003a2c:	4603      	mov	r3, r0
 8003a2e:	f887 30a3 	strb.w	r3, [r7, #163]	@ 0xa3
#endif /* RCC_I3C2CLKSOURCE_PLL3R */
        /* I3C2 clock source config set later after clock selection check */
        break;
 8003a32:	e006      	b.n	8003a42 <HAL_RCCEx_PeriphCLKConfig+0x4b2>
      case RCC_I3C2CLKSOURCE_HSI:      /* HSI clock is used as source of I3C2 clock*/
        /* I3C2 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8003a34:	2301      	movs	r3, #1
 8003a36:	f887 30a3 	strb.w	r3, [r7, #163]	@ 0xa3
        break;
 8003a3a:	e002      	b.n	8003a42 <HAL_RCCEx_PeriphCLKConfig+0x4b2>
        break;
 8003a3c:	bf00      	nop
 8003a3e:	e000      	b.n	8003a42 <HAL_RCCEx_PeriphCLKConfig+0x4b2>
        break;
 8003a40:	bf00      	nop
    }
    if (ret == HAL_OK)
 8003a42:	f897 30a3 	ldrb.w	r3, [r7, #163]	@ 0xa3
 8003a46:	2b00      	cmp	r3, #0
 8003a48:	d10c      	bne.n	8003a64 <HAL_RCCEx_PeriphCLKConfig+0x4d4>
    {
      /* Set the source of I3C2 clock*/
      __HAL_RCC_I3C2_CONFIG(pPeriphClkInit->I3c2ClockSelection);
 8003a4a:	4b3e      	ldr	r3, [pc, #248]	@ (8003b44 <HAL_RCCEx_PeriphCLKConfig+0x5b4>)
 8003a4c:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 8003a50:	f023 6140 	bic.w	r1, r3, #201326592	@ 0xc000000
 8003a54:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8003a58:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003a5a:	4a3a      	ldr	r2, [pc, #232]	@ (8003b44 <HAL_RCCEx_PeriphCLKConfig+0x5b4>)
 8003a5c:	430b      	orrs	r3, r1
 8003a5e:	f8c2 30e4 	str.w	r3, [r2, #228]	@ 0xe4
 8003a62:	e003      	b.n	8003a6c <HAL_RCCEx_PeriphCLKConfig+0x4dc>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003a64:	f897 30a3 	ldrb.w	r3, [r7, #163]	@ 0xa3
 8003a68:	f887 30a2 	strb.w	r3, [r7, #162]	@ 0xa2
    }
  }
#endif /* I3C2 */

  /*------------------------------------ TIM configuration --------------------------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == RCC_PERIPHCLK_TIM)
 8003a6c:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8003a70:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003a74:	2100      	movs	r1, #0
 8003a76:	65b9      	str	r1, [r7, #88]	@ 0x58
 8003a78:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8003a7c:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8003a7e:	e9d7 1216 	ldrd	r1, r2, [r7, #88]	@ 0x58
 8003a82:	460b      	mov	r3, r1
 8003a84:	4313      	orrs	r3, r2
 8003a86:	d00e      	beq.n	8003aa6 <HAL_RCCEx_PeriphCLKConfig+0x516>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIMPRES(pPeriphClkInit->TimPresSelection));

    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(pPeriphClkInit->TimPresSelection);
 8003a88:	4b2e      	ldr	r3, [pc, #184]	@ (8003b44 <HAL_RCCEx_PeriphCLKConfig+0x5b4>)
 8003a8a:	69db      	ldr	r3, [r3, #28]
 8003a8c:	4a2d      	ldr	r2, [pc, #180]	@ (8003b44 <HAL_RCCEx_PeriphCLKConfig+0x5b4>)
 8003a8e:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 8003a92:	61d3      	str	r3, [r2, #28]
 8003a94:	4b2b      	ldr	r3, [pc, #172]	@ (8003b44 <HAL_RCCEx_PeriphCLKConfig+0x5b4>)
 8003a96:	69d9      	ldr	r1, [r3, #28]
 8003a98:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8003a9c:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8003aa0:	4a28      	ldr	r2, [pc, #160]	@ (8003b44 <HAL_RCCEx_PeriphCLKConfig+0x5b4>)
 8003aa2:	430b      	orrs	r3, r1
 8003aa4:	61d3      	str	r3, [r2, #28]
  }

  /*-------------------------- LPTIM1 clock source configuration ---------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 8003aa6:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8003aaa:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003aae:	f402 3300 	and.w	r3, r2, #131072	@ 0x20000
 8003ab2:	653b      	str	r3, [r7, #80]	@ 0x50
 8003ab4:	2300      	movs	r3, #0
 8003ab6:	657b      	str	r3, [r7, #84]	@ 0x54
 8003ab8:	e9d7 1214 	ldrd	r1, r2, [r7, #80]	@ 0x50
 8003abc:	460b      	mov	r3, r1
 8003abe:	4313      	orrs	r3, r2
 8003ac0:	d046      	beq.n	8003b50 <HAL_RCCEx_PeriphCLKConfig+0x5c0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLK(pPeriphClkInit->Lptim1ClockSelection));

    switch (pPeriphClkInit->Lptim1ClockSelection)
 8003ac2:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8003ac6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003ac8:	f5b3 6fa0 	cmp.w	r3, #1280	@ 0x500
 8003acc:	d021      	beq.n	8003b12 <HAL_RCCEx_PeriphCLKConfig+0x582>
 8003ace:	f5b3 6fa0 	cmp.w	r3, #1280	@ 0x500
 8003ad2:	d81a      	bhi.n	8003b0a <HAL_RCCEx_PeriphCLKConfig+0x57a>
 8003ad4:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003ad8:	d01d      	beq.n	8003b16 <HAL_RCCEx_PeriphCLKConfig+0x586>
 8003ada:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003ade:	d814      	bhi.n	8003b0a <HAL_RCCEx_PeriphCLKConfig+0x57a>
 8003ae0:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8003ae4:	d019      	beq.n	8003b1a <HAL_RCCEx_PeriphCLKConfig+0x58a>
 8003ae6:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8003aea:	d80e      	bhi.n	8003b0a <HAL_RCCEx_PeriphCLKConfig+0x57a>
 8003aec:	2b00      	cmp	r3, #0
 8003aee:	d016      	beq.n	8003b1e <HAL_RCCEx_PeriphCLKConfig+0x58e>
 8003af0:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8003af4:	d109      	bne.n	8003b0a <HAL_RCCEx_PeriphCLKConfig+0x57a>
        /* LPTIM1 clock source config set later after clock selection check */
        break;

      case RCC_LPTIM1CLKSOURCE_PLL2P:  /* PLL2 is used as clock source for LPTIM1*/
        /* PLL2 P input clock, parameters M, N & P configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 8003af6:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8003afa:	3308      	adds	r3, #8
 8003afc:	4618      	mov	r0, r3
 8003afe:	f001 fd81 	bl	8005604 <RCCEx_PLL2_Config>
 8003b02:	4603      	mov	r3, r0
 8003b04:	f887 30a3 	strb.w	r3, [r7, #163]	@ 0xa3
        /* LPTIM1 clock source config set later after clock selection check */
        break;
 8003b08:	e00a      	b.n	8003b20 <HAL_RCCEx_PeriphCLKConfig+0x590>
      case RCC_LPTIM1CLKSOURCE_CLKP:      /* CLKP is used as source of LPTIM1 clock*/
        /* LPTIM1 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8003b0a:	2301      	movs	r3, #1
 8003b0c:	f887 30a3 	strb.w	r3, [r7, #163]	@ 0xa3
        break;
 8003b10:	e006      	b.n	8003b20 <HAL_RCCEx_PeriphCLKConfig+0x590>
        break;
 8003b12:	bf00      	nop
 8003b14:	e004      	b.n	8003b20 <HAL_RCCEx_PeriphCLKConfig+0x590>
        break;
 8003b16:	bf00      	nop
 8003b18:	e002      	b.n	8003b20 <HAL_RCCEx_PeriphCLKConfig+0x590>
        break;
 8003b1a:	bf00      	nop
 8003b1c:	e000      	b.n	8003b20 <HAL_RCCEx_PeriphCLKConfig+0x590>
        break;
 8003b1e:	bf00      	nop
    }

    if (ret == HAL_OK)
 8003b20:	f897 30a3 	ldrb.w	r3, [r7, #163]	@ 0xa3
 8003b24:	2b00      	cmp	r3, #0
 8003b26:	d10f      	bne.n	8003b48 <HAL_RCCEx_PeriphCLKConfig+0x5b8>
    {
      /* Set the source of LPTIM1 clock*/
      __HAL_RCC_LPTIM1_CONFIG(pPeriphClkInit->Lptim1ClockSelection);
 8003b28:	4b06      	ldr	r3, [pc, #24]	@ (8003b44 <HAL_RCCEx_PeriphCLKConfig+0x5b4>)
 8003b2a:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
 8003b2e:	f423 61e0 	bic.w	r1, r3, #1792	@ 0x700
 8003b32:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8003b36:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003b38:	4a02      	ldr	r2, [pc, #8]	@ (8003b44 <HAL_RCCEx_PeriphCLKConfig+0x5b4>)
 8003b3a:	430b      	orrs	r3, r1
 8003b3c:	f8c2 30dc 	str.w	r3, [r2, #220]	@ 0xdc
 8003b40:	e006      	b.n	8003b50 <HAL_RCCEx_PeriphCLKConfig+0x5c0>
 8003b42:	bf00      	nop
 8003b44:	44020c00 	.word	0x44020c00
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003b48:	f897 30a3 	ldrb.w	r3, [r7, #163]	@ 0xa3
 8003b4c:	f887 30a2 	strb.w	r3, [r7, #162]	@ 0xa2
    }
  }

  /*-------------------------- LPTIM2 clock source configuration ---------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == RCC_PERIPHCLK_LPTIM2)
 8003b50:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8003b54:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003b58:	f402 2380 	and.w	r3, r2, #262144	@ 0x40000
 8003b5c:	64bb      	str	r3, [r7, #72]	@ 0x48
 8003b5e:	2300      	movs	r3, #0
 8003b60:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8003b62:	e9d7 1212 	ldrd	r1, r2, [r7, #72]	@ 0x48
 8003b66:	460b      	mov	r3, r1
 8003b68:	4313      	orrs	r3, r2
 8003b6a:	d043      	beq.n	8003bf4 <HAL_RCCEx_PeriphCLKConfig+0x664>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM2CLK(pPeriphClkInit->Lptim2ClockSelection));

    switch (pPeriphClkInit->Lptim2ClockSelection)
 8003b6c:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8003b70:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003b72:	f5b3 4fa0 	cmp.w	r3, #20480	@ 0x5000
 8003b76:	d021      	beq.n	8003bbc <HAL_RCCEx_PeriphCLKConfig+0x62c>
 8003b78:	f5b3 4fa0 	cmp.w	r3, #20480	@ 0x5000
 8003b7c:	d81a      	bhi.n	8003bb4 <HAL_RCCEx_PeriphCLKConfig+0x624>
 8003b7e:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8003b82:	d01d      	beq.n	8003bc0 <HAL_RCCEx_PeriphCLKConfig+0x630>
 8003b84:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8003b88:	d814      	bhi.n	8003bb4 <HAL_RCCEx_PeriphCLKConfig+0x624>
 8003b8a:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 8003b8e:	d019      	beq.n	8003bc4 <HAL_RCCEx_PeriphCLKConfig+0x634>
 8003b90:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 8003b94:	d80e      	bhi.n	8003bb4 <HAL_RCCEx_PeriphCLKConfig+0x624>
 8003b96:	2b00      	cmp	r3, #0
 8003b98:	d016      	beq.n	8003bc8 <HAL_RCCEx_PeriphCLKConfig+0x638>
 8003b9a:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8003b9e:	d109      	bne.n	8003bb4 <HAL_RCCEx_PeriphCLKConfig+0x624>
        /* LPTIM2 clock source config set later after clock selection check */
        break;

      case RCC_LPTIM2CLKSOURCE_PLL2P:  /* PLL2 is used as clock source for LPTIM2*/
        /* PLL2 P input clock, parameters M, N & P configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 8003ba0:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8003ba4:	3308      	adds	r3, #8
 8003ba6:	4618      	mov	r0, r3
 8003ba8:	f001 fd2c 	bl	8005604 <RCCEx_PLL2_Config>
 8003bac:	4603      	mov	r3, r0
 8003bae:	f887 30a3 	strb.w	r3, [r7, #163]	@ 0xa3
        /* LPTIM2 clock source config set later after clock selection check */
        break;
 8003bb2:	e00a      	b.n	8003bca <HAL_RCCEx_PeriphCLKConfig+0x63a>
      case RCC_LPTIM2CLKSOURCE_CLKP:      /* CLKP is used as source of LPTIM2 clock*/
        /* LPTIM2 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8003bb4:	2301      	movs	r3, #1
 8003bb6:	f887 30a3 	strb.w	r3, [r7, #163]	@ 0xa3
        break;
 8003bba:	e006      	b.n	8003bca <HAL_RCCEx_PeriphCLKConfig+0x63a>
        break;
 8003bbc:	bf00      	nop
 8003bbe:	e004      	b.n	8003bca <HAL_RCCEx_PeriphCLKConfig+0x63a>
        break;
 8003bc0:	bf00      	nop
 8003bc2:	e002      	b.n	8003bca <HAL_RCCEx_PeriphCLKConfig+0x63a>
        break;
 8003bc4:	bf00      	nop
 8003bc6:	e000      	b.n	8003bca <HAL_RCCEx_PeriphCLKConfig+0x63a>
        break;
 8003bc8:	bf00      	nop
    }

    if (ret == HAL_OK)
 8003bca:	f897 30a3 	ldrb.w	r3, [r7, #163]	@ 0xa3
 8003bce:	2b00      	cmp	r3, #0
 8003bd0:	d10c      	bne.n	8003bec <HAL_RCCEx_PeriphCLKConfig+0x65c>
    {
      /* Set the source of LPTIM2 clock*/
      __HAL_RCC_LPTIM2_CONFIG(pPeriphClkInit->Lptim2ClockSelection);
 8003bd2:	4bb6      	ldr	r3, [pc, #728]	@ (8003eac <HAL_RCCEx_PeriphCLKConfig+0x91c>)
 8003bd4:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
 8003bd8:	f423 41e0 	bic.w	r1, r3, #28672	@ 0x7000
 8003bdc:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8003be0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003be2:	4ab2      	ldr	r2, [pc, #712]	@ (8003eac <HAL_RCCEx_PeriphCLKConfig+0x91c>)
 8003be4:	430b      	orrs	r3, r1
 8003be6:	f8c2 30dc 	str.w	r3, [r2, #220]	@ 0xdc
 8003bea:	e003      	b.n	8003bf4 <HAL_RCCEx_PeriphCLKConfig+0x664>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003bec:	f897 30a3 	ldrb.w	r3, [r7, #163]	@ 0xa3
 8003bf0:	f887 30a2 	strb.w	r3, [r7, #162]	@ 0xa2
    }
  }
#endif /* SAI2*/

  /*-------------------------- ADCDAC clock source configuration ----------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADCDAC) == RCC_PERIPHCLK_ADCDAC)
 8003bf4:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8003bf8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003bfc:	f402 1300 	and.w	r3, r2, #2097152	@ 0x200000
 8003c00:	643b      	str	r3, [r7, #64]	@ 0x40
 8003c02:	2300      	movs	r3, #0
 8003c04:	647b      	str	r3, [r7, #68]	@ 0x44
 8003c06:	e9d7 1210 	ldrd	r1, r2, [r7, #64]	@ 0x40
 8003c0a:	460b      	mov	r3, r1
 8003c0c:	4313      	orrs	r3, r2
 8003c0e:	d030      	beq.n	8003c72 <HAL_RCCEx_PeriphCLKConfig+0x6e2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCDACCLKSOURCE(pPeriphClkInit->AdcDacClockSelection));

    switch (pPeriphClkInit->AdcDacClockSelection)
 8003c10:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8003c14:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8003c16:	2b05      	cmp	r3, #5
 8003c18:	d80f      	bhi.n	8003c3a <HAL_RCCEx_PeriphCLKConfig+0x6aa>
 8003c1a:	2b03      	cmp	r3, #3
 8003c1c:	d211      	bcs.n	8003c42 <HAL_RCCEx_PeriphCLKConfig+0x6b2>
 8003c1e:	2b01      	cmp	r3, #1
 8003c20:	d911      	bls.n	8003c46 <HAL_RCCEx_PeriphCLKConfig+0x6b6>
 8003c22:	2b02      	cmp	r3, #2
 8003c24:	d109      	bne.n	8003c3a <HAL_RCCEx_PeriphCLKConfig+0x6aa>
        /* ADCDAC clock source config set later after clock selection check */
        break;

      case RCC_ADCDACCLKSOURCE_PLL2R:
        /* PLL2 input clock, parameters M, N & R configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 8003c26:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8003c2a:	3308      	adds	r3, #8
 8003c2c:	4618      	mov	r0, r3
 8003c2e:	f001 fce9 	bl	8005604 <RCCEx_PLL2_Config>
 8003c32:	4603      	mov	r3, r0
 8003c34:	f887 30a3 	strb.w	r3, [r7, #163]	@ 0xa3
        break;
 8003c38:	e006      	b.n	8003c48 <HAL_RCCEx_PeriphCLKConfig+0x6b8>
        /* ADCDAC clock source configuration done later after clock selection check */
        break;


      default:
        ret = HAL_ERROR;
 8003c3a:	2301      	movs	r3, #1
 8003c3c:	f887 30a3 	strb.w	r3, [r7, #163]	@ 0xa3
        break;
 8003c40:	e002      	b.n	8003c48 <HAL_RCCEx_PeriphCLKConfig+0x6b8>
        break;
 8003c42:	bf00      	nop
 8003c44:	e000      	b.n	8003c48 <HAL_RCCEx_PeriphCLKConfig+0x6b8>
        break;
 8003c46:	bf00      	nop
    }

    if (ret == HAL_OK)
 8003c48:	f897 30a3 	ldrb.w	r3, [r7, #163]	@ 0xa3
 8003c4c:	2b00      	cmp	r3, #0
 8003c4e:	d10c      	bne.n	8003c6a <HAL_RCCEx_PeriphCLKConfig+0x6da>
    {
      /* Configure the ADCDAC interface clock source */
      __HAL_RCC_ADCDAC_CONFIG(pPeriphClkInit->AdcDacClockSelection);
 8003c50:	4b96      	ldr	r3, [pc, #600]	@ (8003eac <HAL_RCCEx_PeriphCLKConfig+0x91c>)
 8003c52:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8003c56:	f023 0107 	bic.w	r1, r3, #7
 8003c5a:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8003c5e:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8003c60:	4a92      	ldr	r2, [pc, #584]	@ (8003eac <HAL_RCCEx_PeriphCLKConfig+0x91c>)
 8003c62:	430b      	orrs	r3, r1
 8003c64:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 8003c68:	e003      	b.n	8003c72 <HAL_RCCEx_PeriphCLKConfig+0x6e2>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003c6a:	f897 30a3 	ldrb.w	r3, [r7, #163]	@ 0xa3
 8003c6e:	f887 30a2 	strb.w	r3, [r7, #162]	@ 0xa2
    }

  }

  /*-------------------------- DAC low-power clock source configuration ----------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DAC_LP) == RCC_PERIPHCLK_DAC_LP)
 8003c72:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8003c76:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003c7a:	2100      	movs	r1, #0
 8003c7c:	63b9      	str	r1, [r7, #56]	@ 0x38
 8003c7e:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8003c82:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8003c84:	e9d7 120e 	ldrd	r1, r2, [r7, #56]	@ 0x38
 8003c88:	460b      	mov	r3, r1
 8003c8a:	4313      	orrs	r3, r2
 8003c8c:	d022      	beq.n	8003cd4 <HAL_RCCEx_PeriphCLKConfig+0x744>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DACLPCLKSOURCE(pPeriphClkInit->DacLowPowerClockSelection));

    switch (pPeriphClkInit->DacLowPowerClockSelection)
 8003c8e:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8003c92:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8003c94:	2b00      	cmp	r3, #0
 8003c96:	d005      	beq.n	8003ca4 <HAL_RCCEx_PeriphCLKConfig+0x714>
 8003c98:	2b08      	cmp	r3, #8
 8003c9a:	d005      	beq.n	8003ca8 <HAL_RCCEx_PeriphCLKConfig+0x718>
        /* LSI is used as clock source for DAC low-power clock */
        /* DAC clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8003c9c:	2301      	movs	r3, #1
 8003c9e:	f887 30a3 	strb.w	r3, [r7, #163]	@ 0xa3
        break;
 8003ca2:	e002      	b.n	8003caa <HAL_RCCEx_PeriphCLKConfig+0x71a>
        break;
 8003ca4:	bf00      	nop
 8003ca6:	e000      	b.n	8003caa <HAL_RCCEx_PeriphCLKConfig+0x71a>
        break;
 8003ca8:	bf00      	nop
    }

    if (ret == HAL_OK)
 8003caa:	f897 30a3 	ldrb.w	r3, [r7, #163]	@ 0xa3
 8003cae:	2b00      	cmp	r3, #0
 8003cb0:	d10c      	bne.n	8003ccc <HAL_RCCEx_PeriphCLKConfig+0x73c>
    {
      /* Configure the DAC low-power interface clock source */
      __HAL_RCC_DAC_LP_CONFIG(pPeriphClkInit->DacLowPowerClockSelection);
 8003cb2:	4b7e      	ldr	r3, [pc, #504]	@ (8003eac <HAL_RCCEx_PeriphCLKConfig+0x91c>)
 8003cb4:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8003cb8:	f023 0108 	bic.w	r1, r3, #8
 8003cbc:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8003cc0:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8003cc2:	4a7a      	ldr	r2, [pc, #488]	@ (8003eac <HAL_RCCEx_PeriphCLKConfig+0x91c>)
 8003cc4:	430b      	orrs	r3, r1
 8003cc6:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 8003cca:	e003      	b.n	8003cd4 <HAL_RCCEx_PeriphCLKConfig+0x744>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003ccc:	f897 30a3 	ldrb.w	r3, [r7, #163]	@ 0xa3
 8003cd0:	f887 30a2 	strb.w	r3, [r7, #162]	@ 0xa2
    }

  }

  /*-------------------------- RTC clock source configuration ----------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8003cd4:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8003cd8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003cdc:	f002 7300 	and.w	r3, r2, #33554432	@ 0x2000000
 8003ce0:	633b      	str	r3, [r7, #48]	@ 0x30
 8003ce2:	2300      	movs	r3, #0
 8003ce4:	637b      	str	r3, [r7, #52]	@ 0x34
 8003ce6:	e9d7 120c 	ldrd	r1, r2, [r7, #48]	@ 0x30
 8003cea:	460b      	mov	r3, r1
 8003cec:	4313      	orrs	r3, r2
 8003cee:	f000 80b0 	beq.w	8003e52 <HAL_RCCEx_PeriphCLKConfig+0x8c2>

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(pPeriphClkInit->RTCClockSelection));

    /* Enable write access to Backup domain */
    SET_BIT(PWR->DBPCR, PWR_DBPCR_DBP);
 8003cf2:	4b6f      	ldr	r3, [pc, #444]	@ (8003eb0 <HAL_RCCEx_PeriphCLKConfig+0x920>)
 8003cf4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003cf6:	4a6e      	ldr	r2, [pc, #440]	@ (8003eb0 <HAL_RCCEx_PeriphCLKConfig+0x920>)
 8003cf8:	f043 0301 	orr.w	r3, r3, #1
 8003cfc:	6253      	str	r3, [r2, #36]	@ 0x24

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8003cfe:	f7fd fa9d 	bl	800123c <HAL_GetTick>
 8003d02:	f8c7 009c 	str.w	r0, [r7, #156]	@ 0x9c

    while (HAL_IS_BIT_CLR(PWR->DBPCR, PWR_DBPCR_DBP))
 8003d06:	e00b      	b.n	8003d20 <HAL_RCCEx_PeriphCLKConfig+0x790>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003d08:	f7fd fa98 	bl	800123c <HAL_GetTick>
 8003d0c:	4602      	mov	r2, r0
 8003d0e:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8003d12:	1ad3      	subs	r3, r2, r3
 8003d14:	2b02      	cmp	r3, #2
 8003d16:	d903      	bls.n	8003d20 <HAL_RCCEx_PeriphCLKConfig+0x790>
      {
        ret = HAL_TIMEOUT;
 8003d18:	2303      	movs	r3, #3
 8003d1a:	f887 30a3 	strb.w	r3, [r7, #163]	@ 0xa3
        break;
 8003d1e:	e005      	b.n	8003d2c <HAL_RCCEx_PeriphCLKConfig+0x79c>
    while (HAL_IS_BIT_CLR(PWR->DBPCR, PWR_DBPCR_DBP))
 8003d20:	4b63      	ldr	r3, [pc, #396]	@ (8003eb0 <HAL_RCCEx_PeriphCLKConfig+0x920>)
 8003d22:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003d24:	f003 0301 	and.w	r3, r3, #1
 8003d28:	2b00      	cmp	r3, #0
 8003d2a:	d0ed      	beq.n	8003d08 <HAL_RCCEx_PeriphCLKConfig+0x778>
      }
    }

    if (ret == HAL_OK)
 8003d2c:	f897 30a3 	ldrb.w	r3, [r7, #163]	@ 0xa3
 8003d30:	2b00      	cmp	r3, #0
 8003d32:	f040 808a 	bne.w	8003e4a <HAL_RCCEx_PeriphCLKConfig+0x8ba>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 8003d36:	4b5d      	ldr	r3, [pc, #372]	@ (8003eac <HAL_RCCEx_PeriphCLKConfig+0x91c>)
 8003d38:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8003d3c:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8003d40:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4

      if ((tmpregister != RCC_RTCCLKSOURCE_NO_CLK) && (tmpregister != pPeriphClkInit->RTCClockSelection))
 8003d44:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 8003d48:	2b00      	cmp	r3, #0
 8003d4a:	d022      	beq.n	8003d92 <HAL_RCCEx_PeriphCLKConfig+0x802>
 8003d4c:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8003d50:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8003d52:	f8d7 20a4 	ldr.w	r2, [r7, #164]	@ 0xa4
 8003d56:	429a      	cmp	r2, r3
 8003d58:	d01b      	beq.n	8003d92 <HAL_RCCEx_PeriphCLKConfig+0x802>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8003d5a:	4b54      	ldr	r3, [pc, #336]	@ (8003eac <HAL_RCCEx_PeriphCLKConfig+0x91c>)
 8003d5c:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8003d60:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8003d64:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8003d68:	4b50      	ldr	r3, [pc, #320]	@ (8003eac <HAL_RCCEx_PeriphCLKConfig+0x91c>)
 8003d6a:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8003d6e:	4a4f      	ldr	r2, [pc, #316]	@ (8003eac <HAL_RCCEx_PeriphCLKConfig+0x91c>)
 8003d70:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003d74:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
        __HAL_RCC_BACKUPRESET_RELEASE();
 8003d78:	4b4c      	ldr	r3, [pc, #304]	@ (8003eac <HAL_RCCEx_PeriphCLKConfig+0x91c>)
 8003d7a:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8003d7e:	4a4b      	ldr	r2, [pc, #300]	@ (8003eac <HAL_RCCEx_PeriphCLKConfig+0x91c>)
 8003d80:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8003d84:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 8003d88:	4a48      	ldr	r2, [pc, #288]	@ (8003eac <HAL_RCCEx_PeriphCLKConfig+0x91c>)
 8003d8a:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 8003d8e:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8003d92:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 8003d96:	f003 0301 	and.w	r3, r3, #1
 8003d9a:	2b00      	cmp	r3, #0
 8003d9c:	d019      	beq.n	8003dd2 <HAL_RCCEx_PeriphCLKConfig+0x842>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003d9e:	f7fd fa4d 	bl	800123c <HAL_GetTick>
 8003da2:	f8c7 009c 	str.w	r0, [r7, #156]	@ 0x9c

        /* Wait till LSE is ready */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8003da6:	e00d      	b.n	8003dc4 <HAL_RCCEx_PeriphCLKConfig+0x834>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003da8:	f7fd fa48 	bl	800123c <HAL_GetTick>
 8003dac:	4602      	mov	r2, r0
 8003dae:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8003db2:	1ad3      	subs	r3, r2, r3
 8003db4:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003db8:	4293      	cmp	r3, r2
 8003dba:	d903      	bls.n	8003dc4 <HAL_RCCEx_PeriphCLKConfig+0x834>
          {
            ret = HAL_TIMEOUT;
 8003dbc:	2303      	movs	r3, #3
 8003dbe:	f887 30a3 	strb.w	r3, [r7, #163]	@ 0xa3
            break;
 8003dc2:	e006      	b.n	8003dd2 <HAL_RCCEx_PeriphCLKConfig+0x842>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8003dc4:	4b39      	ldr	r3, [pc, #228]	@ (8003eac <HAL_RCCEx_PeriphCLKConfig+0x91c>)
 8003dc6:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8003dca:	f003 0302 	and.w	r3, r3, #2
 8003dce:	2b00      	cmp	r3, #0
 8003dd0:	d0ea      	beq.n	8003da8 <HAL_RCCEx_PeriphCLKConfig+0x818>
          }
        }
      }

      if (ret == HAL_OK)
 8003dd2:	f897 30a3 	ldrb.w	r3, [r7, #163]	@ 0xa3
 8003dd6:	2b00      	cmp	r3, #0
 8003dd8:	d132      	bne.n	8003e40 <HAL_RCCEx_PeriphCLKConfig+0x8b0>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(pPeriphClkInit->RTCClockSelection);
 8003dda:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8003dde:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8003de0:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8003de4:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8003de8:	d10f      	bne.n	8003e0a <HAL_RCCEx_PeriphCLKConfig+0x87a>
 8003dea:	4b30      	ldr	r3, [pc, #192]	@ (8003eac <HAL_RCCEx_PeriphCLKConfig+0x91c>)
 8003dec:	69db      	ldr	r3, [r3, #28]
 8003dee:	f423 517c 	bic.w	r1, r3, #16128	@ 0x3f00
 8003df2:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8003df6:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8003df8:	091b      	lsrs	r3, r3, #4
 8003dfa:	f023 437f 	bic.w	r3, r3, #4278190080	@ 0xff000000
 8003dfe:	f023 0330 	bic.w	r3, r3, #48	@ 0x30
 8003e02:	4a2a      	ldr	r2, [pc, #168]	@ (8003eac <HAL_RCCEx_PeriphCLKConfig+0x91c>)
 8003e04:	430b      	orrs	r3, r1
 8003e06:	61d3      	str	r3, [r2, #28]
 8003e08:	e005      	b.n	8003e16 <HAL_RCCEx_PeriphCLKConfig+0x886>
 8003e0a:	4b28      	ldr	r3, [pc, #160]	@ (8003eac <HAL_RCCEx_PeriphCLKConfig+0x91c>)
 8003e0c:	69db      	ldr	r3, [r3, #28]
 8003e0e:	4a27      	ldr	r2, [pc, #156]	@ (8003eac <HAL_RCCEx_PeriphCLKConfig+0x91c>)
 8003e10:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
 8003e14:	61d3      	str	r3, [r2, #28]
 8003e16:	4b25      	ldr	r3, [pc, #148]	@ (8003eac <HAL_RCCEx_PeriphCLKConfig+0x91c>)
 8003e18:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8003e1c:	4a23      	ldr	r2, [pc, #140]	@ (8003eac <HAL_RCCEx_PeriphCLKConfig+0x91c>)
 8003e1e:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8003e22:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 8003e26:	4b21      	ldr	r3, [pc, #132]	@ (8003eac <HAL_RCCEx_PeriphCLKConfig+0x91c>)
 8003e28:	f8d3 10f0 	ldr.w	r1, [r3, #240]	@ 0xf0
 8003e2c:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8003e30:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8003e32:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003e36:	4a1d      	ldr	r2, [pc, #116]	@ (8003eac <HAL_RCCEx_PeriphCLKConfig+0x91c>)
 8003e38:	430b      	orrs	r3, r1
 8003e3a:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 8003e3e:	e008      	b.n	8003e52 <HAL_RCCEx_PeriphCLKConfig+0x8c2>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8003e40:	f897 30a3 	ldrb.w	r3, [r7, #163]	@ 0xa3
 8003e44:	f887 30a2 	strb.w	r3, [r7, #162]	@ 0xa2
 8003e48:	e003      	b.n	8003e52 <HAL_RCCEx_PeriphCLKConfig+0x8c2>
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003e4a:	f897 30a3 	ldrb.w	r3, [r7, #163]	@ 0xa3
 8003e4e:	f887 30a2 	strb.w	r3, [r7, #162]	@ 0xa2
    }

  }

  /*------------------------------ RNG Configuration -------------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == RCC_PERIPHCLK_RNG)
 8003e52:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8003e56:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003e5a:	f002 6380 	and.w	r3, r2, #67108864	@ 0x4000000
 8003e5e:	62bb      	str	r3, [r7, #40]	@ 0x28
 8003e60:	2300      	movs	r3, #0
 8003e62:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8003e64:	e9d7 120a 	ldrd	r1, r2, [r7, #40]	@ 0x28
 8003e68:	460b      	mov	r3, r1
 8003e6a:	4313      	orrs	r3, r2
 8003e6c:	d038      	beq.n	8003ee0 <HAL_RCCEx_PeriphCLKConfig+0x950>
  {

    /* Check the parameters */
    assert_param(IS_RCC_RNGCLKSOURCE(pPeriphClkInit->RngClockSelection));

    switch (pPeriphClkInit->RngClockSelection)
 8003e6e:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8003e72:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003e74:	2b30      	cmp	r3, #48	@ 0x30
 8003e76:	d014      	beq.n	8003ea2 <HAL_RCCEx_PeriphCLKConfig+0x912>
 8003e78:	2b30      	cmp	r3, #48	@ 0x30
 8003e7a:	d80e      	bhi.n	8003e9a <HAL_RCCEx_PeriphCLKConfig+0x90a>
 8003e7c:	2b20      	cmp	r3, #32
 8003e7e:	d012      	beq.n	8003ea6 <HAL_RCCEx_PeriphCLKConfig+0x916>
 8003e80:	2b20      	cmp	r3, #32
 8003e82:	d80a      	bhi.n	8003e9a <HAL_RCCEx_PeriphCLKConfig+0x90a>
 8003e84:	2b00      	cmp	r3, #0
 8003e86:	d015      	beq.n	8003eb4 <HAL_RCCEx_PeriphCLKConfig+0x924>
 8003e88:	2b10      	cmp	r3, #16
 8003e8a:	d106      	bne.n	8003e9a <HAL_RCCEx_PeriphCLKConfig+0x90a>
        /* RNG clock source configuration done later after clock selection check */
        break;

      case RCC_RNGCLKSOURCE_PLL1Q: /* PLL1 is used as clock source for RNG*/
        /* Enable PLL1Q Clock output generated from System PLL . */
        __HAL_RCC_PLL1_CLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8003e8c:	4b07      	ldr	r3, [pc, #28]	@ (8003eac <HAL_RCCEx_PeriphCLKConfig+0x91c>)
 8003e8e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003e90:	4a06      	ldr	r2, [pc, #24]	@ (8003eac <HAL_RCCEx_PeriphCLKConfig+0x91c>)
 8003e92:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8003e96:	6293      	str	r3, [r2, #40]	@ 0x28
        /* RNG clock source configuration done later after clock selection check */
        break;
 8003e98:	e00d      	b.n	8003eb6 <HAL_RCCEx_PeriphCLKConfig+0x926>

        /* RNG clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8003e9a:	2301      	movs	r3, #1
 8003e9c:	f887 30a3 	strb.w	r3, [r7, #163]	@ 0xa3
        break;
 8003ea0:	e009      	b.n	8003eb6 <HAL_RCCEx_PeriphCLKConfig+0x926>
        break;
 8003ea2:	bf00      	nop
 8003ea4:	e007      	b.n	8003eb6 <HAL_RCCEx_PeriphCLKConfig+0x926>
        break;
 8003ea6:	bf00      	nop
 8003ea8:	e005      	b.n	8003eb6 <HAL_RCCEx_PeriphCLKConfig+0x926>
 8003eaa:	bf00      	nop
 8003eac:	44020c00 	.word	0x44020c00
 8003eb0:	44020800 	.word	0x44020800
        break;
 8003eb4:	bf00      	nop
    }

    if (ret == HAL_OK)
 8003eb6:	f897 30a3 	ldrb.w	r3, [r7, #163]	@ 0xa3
 8003eba:	2b00      	cmp	r3, #0
 8003ebc:	d10c      	bne.n	8003ed8 <HAL_RCCEx_PeriphCLKConfig+0x948>
    {
      /* Set the source of RNG clock*/
      __HAL_RCC_RNG_CONFIG(pPeriphClkInit->RngClockSelection);
 8003ebe:	4bb5      	ldr	r3, [pc, #724]	@ (8004194 <HAL_RCCEx_PeriphCLKConfig+0xc04>)
 8003ec0:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8003ec4:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 8003ec8:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8003ecc:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003ece:	49b1      	ldr	r1, [pc, #708]	@ (8004194 <HAL_RCCEx_PeriphCLKConfig+0xc04>)
 8003ed0:	4313      	orrs	r3, r2
 8003ed2:	f8c1 30e8 	str.w	r3, [r1, #232]	@ 0xe8
 8003ed6:	e003      	b.n	8003ee0 <HAL_RCCEx_PeriphCLKConfig+0x950>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003ed8:	f897 30a3 	ldrb.w	r3, [r7, #163]	@ 0xa3
 8003edc:	f887 30a2 	strb.w	r3, [r7, #162]	@ 0xa2

  }
#endif /* SDMMC2 */

  /*-------------------------- SPI1 clock source configuration ----------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI1) == RCC_PERIPHCLK_SPI1)
 8003ee0:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8003ee4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003ee8:	f002 6300 	and.w	r3, r2, #134217728	@ 0x8000000
 8003eec:	623b      	str	r3, [r7, #32]
 8003eee:	2300      	movs	r3, #0
 8003ef0:	627b      	str	r3, [r7, #36]	@ 0x24
 8003ef2:	e9d7 1208 	ldrd	r1, r2, [r7, #32]
 8003ef6:	460b      	mov	r3, r1
 8003ef8:	4313      	orrs	r3, r2
 8003efa:	d03c      	beq.n	8003f76 <HAL_RCCEx_PeriphCLKConfig+0x9e6>
  {

    /* Check the parameters */
    assert_param(IS_RCC_SPI1CLKSOURCE(pPeriphClkInit->Spi1ClockSelection));

    switch (pPeriphClkInit->Spi1ClockSelection)
 8003efc:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8003f00:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8003f02:	2b04      	cmp	r3, #4
 8003f04:	d81d      	bhi.n	8003f42 <HAL_RCCEx_PeriphCLKConfig+0x9b2>
 8003f06:	a201      	add	r2, pc, #4	@ (adr r2, 8003f0c <HAL_RCCEx_PeriphCLKConfig+0x97c>)
 8003f08:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003f0c:	08003f21 	.word	0x08003f21
 8003f10:	08003f2f 	.word	0x08003f2f
 8003f14:	08003f43 	.word	0x08003f43
 8003f18:	08003f4b 	.word	0x08003f4b
 8003f1c:	08003f4b 	.word	0x08003f4b
    {
      case RCC_SPI1CLKSOURCE_PLL1Q:      /* PLL1 is used as clock source for SPI1 */
        /* Enable SPI Clock output generated from System PLL . */
        __HAL_RCC_PLL1_CLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8003f20:	4b9c      	ldr	r3, [pc, #624]	@ (8004194 <HAL_RCCEx_PeriphCLKConfig+0xc04>)
 8003f22:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003f24:	4a9b      	ldr	r2, [pc, #620]	@ (8004194 <HAL_RCCEx_PeriphCLKConfig+0xc04>)
 8003f26:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8003f2a:	6293      	str	r3, [r2, #40]	@ 0x28

        /* SPI1 clock source configuration done later after clock selection check */
        break;
 8003f2c:	e00e      	b.n	8003f4c <HAL_RCCEx_PeriphCLKConfig+0x9bc>

      case RCC_SPI1CLKSOURCE_PLL2P: /* PLL2 is used as clock source for SPI1*/
        /* PLL2 P input clock, parameters M, N & P configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 8003f2e:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8003f32:	3308      	adds	r3, #8
 8003f34:	4618      	mov	r0, r3
 8003f36:	f001 fb65 	bl	8005604 <RCCEx_PLL2_Config>
 8003f3a:	4603      	mov	r3, r0
 8003f3c:	f887 30a3 	strb.w	r3, [r7, #163]	@ 0xa3

        /* SPI1 clock source configuration done later after clock selection check */
        break;
 8003f40:	e004      	b.n	8003f4c <HAL_RCCEx_PeriphCLKConfig+0x9bc>
        /* HSI, HSE, or CSI oscillator is used as source of SPI1 clock */
        /* SPI1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8003f42:	2301      	movs	r3, #1
 8003f44:	f887 30a3 	strb.w	r3, [r7, #163]	@ 0xa3
        break;
 8003f48:	e000      	b.n	8003f4c <HAL_RCCEx_PeriphCLKConfig+0x9bc>
        break;
 8003f4a:	bf00      	nop
    }

    if (ret == HAL_OK)
 8003f4c:	f897 30a3 	ldrb.w	r3, [r7, #163]	@ 0xa3
 8003f50:	2b00      	cmp	r3, #0
 8003f52:	d10c      	bne.n	8003f6e <HAL_RCCEx_PeriphCLKConfig+0x9de>
    {
      /* Configure the SPI1 clock source */
      __HAL_RCC_SPI1_CONFIG(pPeriphClkInit->Spi1ClockSelection);
 8003f54:	4b8f      	ldr	r3, [pc, #572]	@ (8004194 <HAL_RCCEx_PeriphCLKConfig+0xc04>)
 8003f56:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8003f5a:	f023 0207 	bic.w	r2, r3, #7
 8003f5e:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8003f62:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8003f64:	498b      	ldr	r1, [pc, #556]	@ (8004194 <HAL_RCCEx_PeriphCLKConfig+0xc04>)
 8003f66:	4313      	orrs	r3, r2
 8003f68:	f8c1 30e0 	str.w	r3, [r1, #224]	@ 0xe0
 8003f6c:	e003      	b.n	8003f76 <HAL_RCCEx_PeriphCLKConfig+0x9e6>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003f6e:	f897 30a3 	ldrb.w	r3, [r7, #163]	@ 0xa3
 8003f72:	f887 30a2 	strb.w	r3, [r7, #162]	@ 0xa2
    }

  }

  /*-------------------------- SPI2 clock source configuration ----------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI2) == RCC_PERIPHCLK_SPI2)
 8003f76:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8003f7a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003f7e:	f002 5380 	and.w	r3, r2, #268435456	@ 0x10000000
 8003f82:	61bb      	str	r3, [r7, #24]
 8003f84:	2300      	movs	r3, #0
 8003f86:	61fb      	str	r3, [r7, #28]
 8003f88:	e9d7 1206 	ldrd	r1, r2, [r7, #24]
 8003f8c:	460b      	mov	r3, r1
 8003f8e:	4313      	orrs	r3, r2
 8003f90:	d03c      	beq.n	800400c <HAL_RCCEx_PeriphCLKConfig+0xa7c>
  {

    /* Check the parameters */
    assert_param(IS_RCC_SPI2CLKSOURCE(pPeriphClkInit->Spi2ClockSelection));

    switch (pPeriphClkInit->Spi2ClockSelection)
 8003f92:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8003f96:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003f98:	2b20      	cmp	r3, #32
 8003f9a:	d01f      	beq.n	8003fdc <HAL_RCCEx_PeriphCLKConfig+0xa4c>
 8003f9c:	2b20      	cmp	r3, #32
 8003f9e:	d819      	bhi.n	8003fd4 <HAL_RCCEx_PeriphCLKConfig+0xa44>
 8003fa0:	2b18      	cmp	r3, #24
 8003fa2:	d01d      	beq.n	8003fe0 <HAL_RCCEx_PeriphCLKConfig+0xa50>
 8003fa4:	2b18      	cmp	r3, #24
 8003fa6:	d815      	bhi.n	8003fd4 <HAL_RCCEx_PeriphCLKConfig+0xa44>
 8003fa8:	2b00      	cmp	r3, #0
 8003faa:	d002      	beq.n	8003fb2 <HAL_RCCEx_PeriphCLKConfig+0xa22>
 8003fac:	2b08      	cmp	r3, #8
 8003fae:	d007      	beq.n	8003fc0 <HAL_RCCEx_PeriphCLKConfig+0xa30>
 8003fb0:	e010      	b.n	8003fd4 <HAL_RCCEx_PeriphCLKConfig+0xa44>
    {
      case RCC_SPI2CLKSOURCE_PLL1Q:      /* PLL1 is used as clock source for SPI2 */
        /* Enable SPI Clock output generated from System PLL . */
        __HAL_RCC_PLL1_CLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8003fb2:	4b78      	ldr	r3, [pc, #480]	@ (8004194 <HAL_RCCEx_PeriphCLKConfig+0xc04>)
 8003fb4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003fb6:	4a77      	ldr	r2, [pc, #476]	@ (8004194 <HAL_RCCEx_PeriphCLKConfig+0xc04>)
 8003fb8:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8003fbc:	6293      	str	r3, [r2, #40]	@ 0x28

        /* SPI2 clock source configuration done later after clock selection check */
        break;
 8003fbe:	e010      	b.n	8003fe2 <HAL_RCCEx_PeriphCLKConfig+0xa52>

      case RCC_SPI2CLKSOURCE_PLL2P: /* PLL2 is used as clock source for SPI2*/
        /* PLL2 P input clock, parameters M, N & P configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 8003fc0:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8003fc4:	3308      	adds	r3, #8
 8003fc6:	4618      	mov	r0, r3
 8003fc8:	f001 fb1c 	bl	8005604 <RCCEx_PLL2_Config>
 8003fcc:	4603      	mov	r3, r0
 8003fce:	f887 30a3 	strb.w	r3, [r7, #163]	@ 0xa3

        /* SPI2 clock source configuration done later after clock selection check */
        break;
 8003fd2:	e006      	b.n	8003fe2 <HAL_RCCEx_PeriphCLKConfig+0xa52>
        /* HSI, HSE, or CSI oscillator is used as source of SPI2 clock */
        /* SPI2 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8003fd4:	2301      	movs	r3, #1
 8003fd6:	f887 30a3 	strb.w	r3, [r7, #163]	@ 0xa3
        break;
 8003fda:	e002      	b.n	8003fe2 <HAL_RCCEx_PeriphCLKConfig+0xa52>
        break;
 8003fdc:	bf00      	nop
 8003fde:	e000      	b.n	8003fe2 <HAL_RCCEx_PeriphCLKConfig+0xa52>
        break;
 8003fe0:	bf00      	nop
    }

    if (ret == HAL_OK)
 8003fe2:	f897 30a3 	ldrb.w	r3, [r7, #163]	@ 0xa3
 8003fe6:	2b00      	cmp	r3, #0
 8003fe8:	d10c      	bne.n	8004004 <HAL_RCCEx_PeriphCLKConfig+0xa74>
    {
      /* Configure the SPI2 clock source */
      __HAL_RCC_SPI2_CONFIG(pPeriphClkInit->Spi2ClockSelection);
 8003fea:	4b6a      	ldr	r3, [pc, #424]	@ (8004194 <HAL_RCCEx_PeriphCLKConfig+0xc04>)
 8003fec:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8003ff0:	f023 0238 	bic.w	r2, r3, #56	@ 0x38
 8003ff4:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8003ff8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003ffa:	4966      	ldr	r1, [pc, #408]	@ (8004194 <HAL_RCCEx_PeriphCLKConfig+0xc04>)
 8003ffc:	4313      	orrs	r3, r2
 8003ffe:	f8c1 30e0 	str.w	r3, [r1, #224]	@ 0xe0
 8004002:	e003      	b.n	800400c <HAL_RCCEx_PeriphCLKConfig+0xa7c>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004004:	f897 30a3 	ldrb.w	r3, [r7, #163]	@ 0xa3
 8004008:	f887 30a2 	strb.w	r3, [r7, #162]	@ 0xa2
    }

  }

  /*-------------------------- SPI3 clock source configuration ----------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI3) == RCC_PERIPHCLK_SPI3)
 800400c:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8004010:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004014:	f002 5300 	and.w	r3, r2, #536870912	@ 0x20000000
 8004018:	613b      	str	r3, [r7, #16]
 800401a:	2300      	movs	r3, #0
 800401c:	617b      	str	r3, [r7, #20]
 800401e:	e9d7 1204 	ldrd	r1, r2, [r7, #16]
 8004022:	460b      	mov	r3, r1
 8004024:	4313      	orrs	r3, r2
 8004026:	d03e      	beq.n	80040a6 <HAL_RCCEx_PeriphCLKConfig+0xb16>
  {

    /* Check the parameters */
    assert_param(IS_RCC_SPI3CLKSOURCE(pPeriphClkInit->Spi3ClockSelection));

    switch (pPeriphClkInit->Spi3ClockSelection)
 8004028:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 800402c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800402e:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8004032:	d020      	beq.n	8004076 <HAL_RCCEx_PeriphCLKConfig+0xae6>
 8004034:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8004038:	d819      	bhi.n	800406e <HAL_RCCEx_PeriphCLKConfig+0xade>
 800403a:	2bc0      	cmp	r3, #192	@ 0xc0
 800403c:	d01d      	beq.n	800407a <HAL_RCCEx_PeriphCLKConfig+0xaea>
 800403e:	2bc0      	cmp	r3, #192	@ 0xc0
 8004040:	d815      	bhi.n	800406e <HAL_RCCEx_PeriphCLKConfig+0xade>
 8004042:	2b00      	cmp	r3, #0
 8004044:	d002      	beq.n	800404c <HAL_RCCEx_PeriphCLKConfig+0xabc>
 8004046:	2b40      	cmp	r3, #64	@ 0x40
 8004048:	d007      	beq.n	800405a <HAL_RCCEx_PeriphCLKConfig+0xaca>
 800404a:	e010      	b.n	800406e <HAL_RCCEx_PeriphCLKConfig+0xade>
    {
      case RCC_SPI3CLKSOURCE_PLL1Q:      /* PLL1 is used as clock source for SPI3 */
        /* Enable SPI Clock output generated from System PLL . */
        __HAL_RCC_PLL1_CLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800404c:	4b51      	ldr	r3, [pc, #324]	@ (8004194 <HAL_RCCEx_PeriphCLKConfig+0xc04>)
 800404e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004050:	4a50      	ldr	r2, [pc, #320]	@ (8004194 <HAL_RCCEx_PeriphCLKConfig+0xc04>)
 8004052:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8004056:	6293      	str	r3, [r2, #40]	@ 0x28

        /* SPI3 clock source configuration done later after clock selection check */
        break;
 8004058:	e010      	b.n	800407c <HAL_RCCEx_PeriphCLKConfig+0xaec>

      case RCC_SPI3CLKSOURCE_PLL2P: /* PLL2 is used as clock source for SPI3*/
        /* PLL2 P input clock, parameters M, N & P configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 800405a:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 800405e:	3308      	adds	r3, #8
 8004060:	4618      	mov	r0, r3
 8004062:	f001 facf 	bl	8005604 <RCCEx_PLL2_Config>
 8004066:	4603      	mov	r3, r0
 8004068:	f887 30a3 	strb.w	r3, [r7, #163]	@ 0xa3

        /* SPI3 clock source configuration done later after clock selection check */
        break;
 800406c:	e006      	b.n	800407c <HAL_RCCEx_PeriphCLKConfig+0xaec>
        /* HSI, HSE, or CSI oscillator is used as source of SPI3 clock */
        /* SPI3 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800406e:	2301      	movs	r3, #1
 8004070:	f887 30a3 	strb.w	r3, [r7, #163]	@ 0xa3
        break;
 8004074:	e002      	b.n	800407c <HAL_RCCEx_PeriphCLKConfig+0xaec>
        break;
 8004076:	bf00      	nop
 8004078:	e000      	b.n	800407c <HAL_RCCEx_PeriphCLKConfig+0xaec>
        break;
 800407a:	bf00      	nop
    }

    if (ret == HAL_OK)
 800407c:	f897 30a3 	ldrb.w	r3, [r7, #163]	@ 0xa3
 8004080:	2b00      	cmp	r3, #0
 8004082:	d10c      	bne.n	800409e <HAL_RCCEx_PeriphCLKConfig+0xb0e>
    {
      /* Configure the SPI3 clock source */
      __HAL_RCC_SPI3_CONFIG(pPeriphClkInit->Spi3ClockSelection);
 8004084:	4b43      	ldr	r3, [pc, #268]	@ (8004194 <HAL_RCCEx_PeriphCLKConfig+0xc04>)
 8004086:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800408a:	f423 72e0 	bic.w	r2, r3, #448	@ 0x1c0
 800408e:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8004092:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8004094:	493f      	ldr	r1, [pc, #252]	@ (8004194 <HAL_RCCEx_PeriphCLKConfig+0xc04>)
 8004096:	4313      	orrs	r3, r2
 8004098:	f8c1 30e0 	str.w	r3, [r1, #224]	@ 0xe0
 800409c:	e003      	b.n	80040a6 <HAL_RCCEx_PeriphCLKConfig+0xb16>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800409e:	f897 30a3 	ldrb.w	r3, [r7, #163]	@ 0xa3
 80040a2:	f887 30a2 	strb.w	r3, [r7, #162]	@ 0xa2
    }
  }
#endif /* OCTOSPI1*/

  /*-------------------------- FDCAN kernel clock source configuration -------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 80040a6:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 80040aa:	e9d3 2300 	ldrd	r2, r3, [r3]
 80040ae:	2100      	movs	r1, #0
 80040b0:	60b9      	str	r1, [r7, #8]
 80040b2:	f003 0304 	and.w	r3, r3, #4
 80040b6:	60fb      	str	r3, [r7, #12]
 80040b8:	e9d7 1202 	ldrd	r1, r2, [r7, #8]
 80040bc:	460b      	mov	r3, r1
 80040be:	4313      	orrs	r3, r2
 80040c0:	d038      	beq.n	8004134 <HAL_RCCEx_PeriphCLKConfig+0xba4>
  {
    assert_param(IS_RCC_FDCANCLK(pPeriphClkInit->FdcanClockSelection));

    switch (pPeriphClkInit->FdcanClockSelection)
 80040c2:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 80040c6:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80040c8:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80040cc:	d00e      	beq.n	80040ec <HAL_RCCEx_PeriphCLKConfig+0xb5c>
 80040ce:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80040d2:	d815      	bhi.n	8004100 <HAL_RCCEx_PeriphCLKConfig+0xb70>
 80040d4:	2b00      	cmp	r3, #0
 80040d6:	d017      	beq.n	8004108 <HAL_RCCEx_PeriphCLKConfig+0xb78>
 80040d8:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80040dc:	d110      	bne.n	8004100 <HAL_RCCEx_PeriphCLKConfig+0xb70>
        /* FDCAN kernel clock source config set later after clock selection check */
        break;

      case RCC_FDCANCLKSOURCE_PLL1Q:      /* PLL1 is used as clock source for FDCAN kernel clock*/
        /* Enable PLL1Q Clock output generated from System PLL . */
        __HAL_RCC_PLL1_CLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80040de:	4b2d      	ldr	r3, [pc, #180]	@ (8004194 <HAL_RCCEx_PeriphCLKConfig+0xc04>)
 80040e0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80040e2:	4a2c      	ldr	r2, [pc, #176]	@ (8004194 <HAL_RCCEx_PeriphCLKConfig+0xc04>)
 80040e4:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80040e8:	6293      	str	r3, [r2, #40]	@ 0x28
        /* FDCAN kernel clock source config set later after clock selection check */
        break;
 80040ea:	e00e      	b.n	800410a <HAL_RCCEx_PeriphCLKConfig+0xb7a>

      case RCC_FDCANCLKSOURCE_PLL2Q:  /* PLL2 is used as clock source for FDCAN kernel clock*/
        /* PLL2Q input clock, parameters M, N & Q configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 80040ec:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 80040f0:	3308      	adds	r3, #8
 80040f2:	4618      	mov	r0, r3
 80040f4:	f001 fa86 	bl	8005604 <RCCEx_PLL2_Config>
 80040f8:	4603      	mov	r3, r0
 80040fa:	f887 30a3 	strb.w	r3, [r7, #163]	@ 0xa3
        /* FDCAN kernel clock source config set later after clock selection check */
        break;
 80040fe:	e004      	b.n	800410a <HAL_RCCEx_PeriphCLKConfig+0xb7a>

      default:
        ret = HAL_ERROR;
 8004100:	2301      	movs	r3, #1
 8004102:	f887 30a3 	strb.w	r3, [r7, #163]	@ 0xa3
        break;
 8004106:	e000      	b.n	800410a <HAL_RCCEx_PeriphCLKConfig+0xb7a>
        break;
 8004108:	bf00      	nop
    }

    if (ret == HAL_OK)
 800410a:	f897 30a3 	ldrb.w	r3, [r7, #163]	@ 0xa3
 800410e:	2b00      	cmp	r3, #0
 8004110:	d10c      	bne.n	800412c <HAL_RCCEx_PeriphCLKConfig+0xb9c>
    {
      /* Set the source of FDCAN kernel clock*/
      __HAL_RCC_FDCAN_CONFIG(pPeriphClkInit->FdcanClockSelection);
 8004112:	4b20      	ldr	r3, [pc, #128]	@ (8004194 <HAL_RCCEx_PeriphCLKConfig+0xc04>)
 8004114:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8004118:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 800411c:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8004120:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004122:	491c      	ldr	r1, [pc, #112]	@ (8004194 <HAL_RCCEx_PeriphCLKConfig+0xc04>)
 8004124:	4313      	orrs	r3, r2
 8004126:	f8c1 30e8 	str.w	r3, [r1, #232]	@ 0xe8
 800412a:	e003      	b.n	8004134 <HAL_RCCEx_PeriphCLKConfig+0xba4>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800412c:	f897 30a3 	ldrb.w	r3, [r7, #163]	@ 0xa3
 8004130:	f887 30a2 	strb.w	r3, [r7, #162]	@ 0xa2
    }
  }

#if defined(USB_DRD_FS)
  /*------------------------------ USB Configuration -------------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 8004134:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8004138:	e9d3 2300 	ldrd	r2, r3, [r3]
 800413c:	2100      	movs	r1, #0
 800413e:	6039      	str	r1, [r7, #0]
 8004140:	f003 0310 	and.w	r3, r3, #16
 8004144:	607b      	str	r3, [r7, #4]
 8004146:	e9d7 1200 	ldrd	r1, r2, [r7]
 800414a:	460b      	mov	r3, r1
 800414c:	4313      	orrs	r3, r2
 800414e:	d039      	beq.n	80041c4 <HAL_RCCEx_PeriphCLKConfig+0xc34>
  {

    /* Check the parameters */
    assert_param(IS_RCC_USBCLKSOURCE(pPeriphClkInit->UsbClockSelection));

    switch (pPeriphClkInit->UsbClockSelection)
 8004150:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8004154:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8004156:	2b30      	cmp	r3, #48	@ 0x30
 8004158:	d01e      	beq.n	8004198 <HAL_RCCEx_PeriphCLKConfig+0xc08>
 800415a:	2b30      	cmp	r3, #48	@ 0x30
 800415c:	d815      	bhi.n	800418a <HAL_RCCEx_PeriphCLKConfig+0xbfa>
 800415e:	2b10      	cmp	r3, #16
 8004160:	d002      	beq.n	8004168 <HAL_RCCEx_PeriphCLKConfig+0xbd8>
 8004162:	2b20      	cmp	r3, #32
 8004164:	d007      	beq.n	8004176 <HAL_RCCEx_PeriphCLKConfig+0xbe6>
 8004166:	e010      	b.n	800418a <HAL_RCCEx_PeriphCLKConfig+0xbfa>
    {
      case RCC_USBCLKSOURCE_PLL1Q:      /* PLL is used as clock source for USB*/
        /* Enable USB Clock output generated form System USB . */
        __HAL_RCC_PLL1_CLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8004168:	4b0a      	ldr	r3, [pc, #40]	@ (8004194 <HAL_RCCEx_PeriphCLKConfig+0xc04>)
 800416a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800416c:	4a09      	ldr	r2, [pc, #36]	@ (8004194 <HAL_RCCEx_PeriphCLKConfig+0xc04>)
 800416e:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8004172:	6293      	str	r3, [r2, #40]	@ 0x28

        /* USB clock source configuration done later after clock selection check */
        break;
 8004174:	e011      	b.n	800419a <HAL_RCCEx_PeriphCLKConfig+0xc0a>
        /* PLL3Q input clock, parameters M, N & Q configuration and clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
#else
      case RCC_USBCLKSOURCE_PLL2Q: /* PLL2 is used as clock source for USB*/
        /* PLL2Q input clock, parameters M, N & Q configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 8004176:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 800417a:	3308      	adds	r3, #8
 800417c:	4618      	mov	r0, r3
 800417e:	f001 fa41 	bl	8005604 <RCCEx_PLL2_Config>
 8004182:	4603      	mov	r3, r0
 8004184:	f887 30a3 	strb.w	r3, [r7, #163]	@ 0xa3
#endif /* RCC_USBCLKSOURCE_PLL3Q */
        /* USB clock source configuration done later after clock selection check */
        break;
 8004188:	e007      	b.n	800419a <HAL_RCCEx_PeriphCLKConfig+0xc0a>
        /* HSI48 oscillator is used as source of USB clock */
        /* USB clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800418a:	2301      	movs	r3, #1
 800418c:	f887 30a3 	strb.w	r3, [r7, #163]	@ 0xa3
        break;
 8004190:	e003      	b.n	800419a <HAL_RCCEx_PeriphCLKConfig+0xc0a>
 8004192:	bf00      	nop
 8004194:	44020c00 	.word	0x44020c00
        break;
 8004198:	bf00      	nop
    }

    if (ret == HAL_OK)
 800419a:	f897 30a3 	ldrb.w	r3, [r7, #163]	@ 0xa3
 800419e:	2b00      	cmp	r3, #0
 80041a0:	d10c      	bne.n	80041bc <HAL_RCCEx_PeriphCLKConfig+0xc2c>
    {
      /* Set the source of USB clock*/
      __HAL_RCC_USB_CONFIG(pPeriphClkInit->UsbClockSelection);
 80041a2:	4b0c      	ldr	r3, [pc, #48]	@ (80041d4 <HAL_RCCEx_PeriphCLKConfig+0xc44>)
 80041a4:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 80041a8:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 80041ac:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 80041b0:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 80041b2:	4908      	ldr	r1, [pc, #32]	@ (80041d4 <HAL_RCCEx_PeriphCLKConfig+0xc44>)
 80041b4:	4313      	orrs	r3, r2
 80041b6:	f8c1 30e4 	str.w	r3, [r1, #228]	@ 0xe4
 80041ba:	e003      	b.n	80041c4 <HAL_RCCEx_PeriphCLKConfig+0xc34>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80041bc:	f897 30a3 	ldrb.w	r3, [r7, #163]	@ 0xa3
 80041c0:	f887 30a2 	strb.w	r3, [r7, #162]	@ 0xa2
    __HAL_RCC_CEC_CONFIG(pPeriphClkInit->CecClockSelection);

  }
#endif /* CEC */

  return status;
 80041c4:	f897 30a2 	ldrb.w	r3, [r7, #162]	@ 0xa2
}
 80041c8:	4618      	mov	r0, r3
 80041ca:	37a8      	adds	r7, #168	@ 0xa8
 80041cc:	46bd      	mov	sp, r7
 80041ce:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80041d2:	bf00      	nop
 80041d4:	44020c00 	.word	0x44020c00

080041d8 <HAL_RCCEx_GetPLL1ClockFreq>:
  *         right PLL1CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  pPLL1_Clocks pointer to PLL1_ClocksTypeDef structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL1ClockFreq(PLL1_ClocksTypeDef *pPLL1_Clocks)
{
 80041d8:	b480      	push	{r7}
 80041da:	b08b      	sub	sp, #44	@ 0x2c
 80041dc:	af00      	add	r7, sp, #0
 80041de:	6078      	str	r0, [r7, #4]

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL1M) * PLL1N
  PLL1xCLK = PLL1_VCO / PLL1x
  */

  pll1n = (RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N);
 80041e0:	4bae      	ldr	r3, [pc, #696]	@ (800449c <HAL_RCCEx_GetPLL1ClockFreq+0x2c4>)
 80041e2:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80041e4:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80041e8:	623b      	str	r3, [r7, #32]
  pll1source = (RCC->PLL1CFGR & RCC_PLL1CFGR_PLL1SRC);
 80041ea:	4bac      	ldr	r3, [pc, #688]	@ (800449c <HAL_RCCEx_GetPLL1ClockFreq+0x2c4>)
 80041ec:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80041ee:	f003 0303 	and.w	r3, r3, #3
 80041f2:	61fb      	str	r3, [r7, #28]
  pll1m = ((RCC->PLL1CFGR & RCC_PLL1CFGR_PLL1M) >> RCC_PLL1CFGR_PLL1M_Pos);
 80041f4:	4ba9      	ldr	r3, [pc, #676]	@ (800449c <HAL_RCCEx_GetPLL1ClockFreq+0x2c4>)
 80041f6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80041f8:	0a1b      	lsrs	r3, r3, #8
 80041fa:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 80041fe:	61bb      	str	r3, [r7, #24]
  pll1fracen = ((RCC->PLL1CFGR & RCC_PLL1CFGR_PLL1FRACEN) >> RCC_PLL1CFGR_PLL1FRACEN_Pos);
 8004200:	4ba6      	ldr	r3, [pc, #664]	@ (800449c <HAL_RCCEx_GetPLL1ClockFreq+0x2c4>)
 8004202:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004204:	091b      	lsrs	r3, r3, #4
 8004206:	f003 0301 	and.w	r3, r3, #1
 800420a:	617b      	str	r3, [r7, #20]
  fracn1 = (float_t)(uint32_t)(pll1fracen * ((RCC->PLL1FRACR & RCC_PLL1FRACR_PLL1FRACN) >> \
 800420c:	4ba3      	ldr	r3, [pc, #652]	@ (800449c <HAL_RCCEx_GetPLL1ClockFreq+0x2c4>)
 800420e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004210:	08db      	lsrs	r3, r3, #3
 8004212:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8004216:	697a      	ldr	r2, [r7, #20]
 8004218:	fb02 f303 	mul.w	r3, r2, r3
 800421c:	ee07 3a90 	vmov	s15, r3
 8004220:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004224:	edc7 7a04 	vstr	s15, [r7, #16]
                                             RCC_PLL1FRACR_PLL1FRACN_Pos));

  if (pll1m != 0U)
 8004228:	69bb      	ldr	r3, [r7, #24]
 800422a:	2b00      	cmp	r3, #0
 800422c:	f000 8126 	beq.w	800447c <HAL_RCCEx_GetPLL1ClockFreq+0x2a4>
  {
    switch (pll1source)
 8004230:	69fb      	ldr	r3, [r7, #28]
 8004232:	2b03      	cmp	r3, #3
 8004234:	d053      	beq.n	80042de <HAL_RCCEx_GetPLL1ClockFreq+0x106>
 8004236:	69fb      	ldr	r3, [r7, #28]
 8004238:	2b03      	cmp	r3, #3
 800423a:	d86f      	bhi.n	800431c <HAL_RCCEx_GetPLL1ClockFreq+0x144>
 800423c:	69fb      	ldr	r3, [r7, #28]
 800423e:	2b01      	cmp	r3, #1
 8004240:	d003      	beq.n	800424a <HAL_RCCEx_GetPLL1ClockFreq+0x72>
 8004242:	69fb      	ldr	r3, [r7, #28]
 8004244:	2b02      	cmp	r3, #2
 8004246:	d02b      	beq.n	80042a0 <HAL_RCCEx_GetPLL1ClockFreq+0xc8>
 8004248:	e068      	b.n	800431c <HAL_RCCEx_GetPLL1ClockFreq+0x144>
    {

      case RCC_PLL1_SOURCE_HSI:  /* HSI used as PLL1 clock source */
        hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 800424a:	4b94      	ldr	r3, [pc, #592]	@ (800449c <HAL_RCCEx_GetPLL1ClockFreq+0x2c4>)
 800424c:	681b      	ldr	r3, [r3, #0]
 800424e:	08db      	lsrs	r3, r3, #3
 8004250:	f003 0303 	and.w	r3, r3, #3
 8004254:	4a92      	ldr	r2, [pc, #584]	@ (80044a0 <HAL_RCCEx_GetPLL1ClockFreq+0x2c8>)
 8004256:	fa22 f303 	lsr.w	r3, r2, r3
 800425a:	60fb      	str	r3, [r7, #12]
        pll1vco = ((float_t)hsivalue / (float_t)pll1m) * ((float_t)(uint32_t)pll1n + (fracn1 / (float_t)0x2000) + \
 800425c:	68fb      	ldr	r3, [r7, #12]
 800425e:	ee07 3a90 	vmov	s15, r3
 8004262:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8004266:	69bb      	ldr	r3, [r7, #24]
 8004268:	ee07 3a90 	vmov	s15, r3
 800426c:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004270:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8004274:	6a3b      	ldr	r3, [r7, #32]
 8004276:	ee07 3a90 	vmov	s15, r3
 800427a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800427e:	ed97 6a04 	vldr	s12, [r7, #16]
 8004282:	eddf 5a88 	vldr	s11, [pc, #544]	@ 80044a4 <HAL_RCCEx_GetPLL1ClockFreq+0x2cc>
 8004286:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800428a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800428e:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8004292:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8004296:	ee67 7a27 	vmul.f32	s15, s14, s15
 800429a:	edc7 7a09 	vstr	s15, [r7, #36]	@ 0x24
                                                          (float_t)1);
        break;
 800429e:	e068      	b.n	8004372 <HAL_RCCEx_GetPLL1ClockFreq+0x19a>

      case RCC_PLL1_SOURCE_CSI:  /* CSI used as PLL1 clock source */
        pll1vco = ((float_t)CSI_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)pll1n + (fracn1 / (float_t)0x2000) + \
 80042a0:	69bb      	ldr	r3, [r7, #24]
 80042a2:	ee07 3a90 	vmov	s15, r3
 80042a6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80042aa:	eddf 6a7f 	vldr	s13, [pc, #508]	@ 80044a8 <HAL_RCCEx_GetPLL1ClockFreq+0x2d0>
 80042ae:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80042b2:	6a3b      	ldr	r3, [r7, #32]
 80042b4:	ee07 3a90 	vmov	s15, r3
 80042b8:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80042bc:	ed97 6a04 	vldr	s12, [r7, #16]
 80042c0:	eddf 5a78 	vldr	s11, [pc, #480]	@ 80044a4 <HAL_RCCEx_GetPLL1ClockFreq+0x2cc>
 80042c4:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80042c8:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80042cc:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80042d0:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80042d4:	ee67 7a27 	vmul.f32	s15, s14, s15
 80042d8:	edc7 7a09 	vstr	s15, [r7, #36]	@ 0x24
                                                           (float_t)1);
        break;
 80042dc:	e049      	b.n	8004372 <HAL_RCCEx_GetPLL1ClockFreq+0x19a>

      case RCC_PLL1_SOURCE_HSE:  /* HSE used as PLL1 clock source */
        pll1vco = ((float_t)HSE_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)pll1n + (fracn1 / (float_t)0x2000) + \
 80042de:	69bb      	ldr	r3, [r7, #24]
 80042e0:	ee07 3a90 	vmov	s15, r3
 80042e4:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80042e8:	eddf 6a70 	vldr	s13, [pc, #448]	@ 80044ac <HAL_RCCEx_GetPLL1ClockFreq+0x2d4>
 80042ec:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80042f0:	6a3b      	ldr	r3, [r7, #32]
 80042f2:	ee07 3a90 	vmov	s15, r3
 80042f6:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80042fa:	ed97 6a04 	vldr	s12, [r7, #16]
 80042fe:	eddf 5a69 	vldr	s11, [pc, #420]	@ 80044a4 <HAL_RCCEx_GetPLL1ClockFreq+0x2cc>
 8004302:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8004306:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800430a:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800430e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8004312:	ee67 7a27 	vmul.f32	s15, s14, s15
 8004316:	edc7 7a09 	vstr	s15, [r7, #36]	@ 0x24
                                                           (float_t)1);
        break;
 800431a:	e02a      	b.n	8004372 <HAL_RCCEx_GetPLL1ClockFreq+0x19a>

      default:
        hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 800431c:	4b5f      	ldr	r3, [pc, #380]	@ (800449c <HAL_RCCEx_GetPLL1ClockFreq+0x2c4>)
 800431e:	681b      	ldr	r3, [r3, #0]
 8004320:	08db      	lsrs	r3, r3, #3
 8004322:	f003 0303 	and.w	r3, r3, #3
 8004326:	4a5e      	ldr	r2, [pc, #376]	@ (80044a0 <HAL_RCCEx_GetPLL1ClockFreq+0x2c8>)
 8004328:	fa22 f303 	lsr.w	r3, r2, r3
 800432c:	60fb      	str	r3, [r7, #12]
        pll1vco = ((float_t)hsivalue / (float_t)pll1m) * ((float_t)(uint32_t)pll1n + (fracn1 / (float_t)0x2000) + \
 800432e:	68fb      	ldr	r3, [r7, #12]
 8004330:	ee07 3a90 	vmov	s15, r3
 8004334:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8004338:	69bb      	ldr	r3, [r7, #24]
 800433a:	ee07 3a90 	vmov	s15, r3
 800433e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004342:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8004346:	6a3b      	ldr	r3, [r7, #32]
 8004348:	ee07 3a90 	vmov	s15, r3
 800434c:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8004350:	ed97 6a04 	vldr	s12, [r7, #16]
 8004354:	eddf 5a53 	vldr	s11, [pc, #332]	@ 80044a4 <HAL_RCCEx_GetPLL1ClockFreq+0x2cc>
 8004358:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800435c:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8004360:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8004364:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8004368:	ee67 7a27 	vmul.f32	s15, s14, s15
 800436c:	edc7 7a09 	vstr	s15, [r7, #36]	@ 0x24
                                                          (float_t)1);
        break;
 8004370:	bf00      	nop
    }

    if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 8004372:	4b4a      	ldr	r3, [pc, #296]	@ (800449c <HAL_RCCEx_GetPLL1ClockFreq+0x2c4>)
 8004374:	681b      	ldr	r3, [r3, #0]
 8004376:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800437a:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800437e:	d121      	bne.n	80043c4 <HAL_RCCEx_GetPLL1ClockFreq+0x1ec>
    {
      if (__HAL_RCC_GET_PLL1_CLKOUT_CONFIG(RCC_PLL1_DIVP) != 0U)
 8004380:	4b46      	ldr	r3, [pc, #280]	@ (800449c <HAL_RCCEx_GetPLL1ClockFreq+0x2c4>)
 8004382:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004384:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8004388:	2b00      	cmp	r3, #0
 800438a:	d017      	beq.n	80043bc <HAL_RCCEx_GetPLL1ClockFreq+0x1e4>
      {
        pPLL1_Clocks->PLL1_P_Frequency = \
                                         (uint32_t)(float_t)(pll1vco / \
                                                             ((float_t)(uint32_t)((RCC->PLL1DIVR & \
 800438c:	4b43      	ldr	r3, [pc, #268]	@ (800449c <HAL_RCCEx_GetPLL1ClockFreq+0x2c4>)
 800438e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004390:	0a5b      	lsrs	r3, r3, #9
 8004392:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8004396:	ee07 3a90 	vmov	s15, r3
 800439a:	eef8 7a67 	vcvt.f32.u32	s15, s15
                                                                                   RCC_PLL1DIVR_PLL1P) >> \
                                                                                  RCC_PLL1DIVR_PLL1P_Pos) + \
 800439e:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 80043a2:	ee37 7a87 	vadd.f32	s14, s15, s14
                                         (uint32_t)(float_t)(pll1vco / \
 80043a6:	edd7 6a09 	vldr	s13, [r7, #36]	@ 0x24
 80043aa:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80043ae:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80043b2:	ee17 2a90 	vmov	r2, s15
        pPLL1_Clocks->PLL1_P_Frequency = \
 80043b6:	687b      	ldr	r3, [r7, #4]
 80043b8:	601a      	str	r2, [r3, #0]
 80043ba:	e006      	b.n	80043ca <HAL_RCCEx_GetPLL1ClockFreq+0x1f2>
                                                              (float_t)1));
      }
      else
      {
        pPLL1_Clocks->PLL1_P_Frequency = 0U;
 80043bc:	687b      	ldr	r3, [r7, #4]
 80043be:	2200      	movs	r2, #0
 80043c0:	601a      	str	r2, [r3, #0]
 80043c2:	e002      	b.n	80043ca <HAL_RCCEx_GetPLL1ClockFreq+0x1f2>
      }
    }
    else
    {
      pPLL1_Clocks->PLL1_P_Frequency = 0U;
 80043c4:	687b      	ldr	r3, [r7, #4]
 80043c6:	2200      	movs	r2, #0
 80043c8:	601a      	str	r2, [r3, #0]
    }

    if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 80043ca:	4b34      	ldr	r3, [pc, #208]	@ (800449c <HAL_RCCEx_GetPLL1ClockFreq+0x2c4>)
 80043cc:	681b      	ldr	r3, [r3, #0]
 80043ce:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80043d2:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 80043d6:	d121      	bne.n	800441c <HAL_RCCEx_GetPLL1ClockFreq+0x244>
    {
      if (__HAL_RCC_GET_PLL1_CLKOUT_CONFIG(RCC_PLL1_DIVQ) != 0U)
 80043d8:	4b30      	ldr	r3, [pc, #192]	@ (800449c <HAL_RCCEx_GetPLL1ClockFreq+0x2c4>)
 80043da:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80043dc:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80043e0:	2b00      	cmp	r3, #0
 80043e2:	d017      	beq.n	8004414 <HAL_RCCEx_GetPLL1ClockFreq+0x23c>
      {
        pPLL1_Clocks->PLL1_Q_Frequency = \
                                         (uint32_t)(float_t)(pll1vco / \
                                                             ((float_t)(uint32_t)((RCC->PLL1DIVR & \
 80043e4:	4b2d      	ldr	r3, [pc, #180]	@ (800449c <HAL_RCCEx_GetPLL1ClockFreq+0x2c4>)
 80043e6:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80043e8:	0c1b      	lsrs	r3, r3, #16
 80043ea:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80043ee:	ee07 3a90 	vmov	s15, r3
 80043f2:	eef8 7a67 	vcvt.f32.u32	s15, s15
                                                                                   RCC_PLL1DIVR_PLL1Q) >> \
                                                                                  RCC_PLL1DIVR_PLL1Q_Pos) + \
 80043f6:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 80043fa:	ee37 7a87 	vadd.f32	s14, s15, s14
                                         (uint32_t)(float_t)(pll1vco / \
 80043fe:	edd7 6a09 	vldr	s13, [r7, #36]	@ 0x24
 8004402:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8004406:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800440a:	ee17 2a90 	vmov	r2, s15
        pPLL1_Clocks->PLL1_Q_Frequency = \
 800440e:	687b      	ldr	r3, [r7, #4]
 8004410:	605a      	str	r2, [r3, #4]
 8004412:	e006      	b.n	8004422 <HAL_RCCEx_GetPLL1ClockFreq+0x24a>
                                                              (float_t)1));
      }
      else
      {
        pPLL1_Clocks->PLL1_Q_Frequency = 0U;
 8004414:	687b      	ldr	r3, [r7, #4]
 8004416:	2200      	movs	r2, #0
 8004418:	605a      	str	r2, [r3, #4]
 800441a:	e002      	b.n	8004422 <HAL_RCCEx_GetPLL1ClockFreq+0x24a>
      }
    }
    else
    {
      pPLL1_Clocks->PLL1_Q_Frequency = 0U;
 800441c:	687b      	ldr	r3, [r7, #4]
 800441e:	2200      	movs	r2, #0
 8004420:	605a      	str	r2, [r3, #4]
    }

    if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 8004422:	4b1e      	ldr	r3, [pc, #120]	@ (800449c <HAL_RCCEx_GetPLL1ClockFreq+0x2c4>)
 8004424:	681b      	ldr	r3, [r3, #0]
 8004426:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800442a:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800442e:	d121      	bne.n	8004474 <HAL_RCCEx_GetPLL1ClockFreq+0x29c>
    {
      if (__HAL_RCC_GET_PLL1_CLKOUT_CONFIG(RCC_PLL1_DIVR) != 0U)
 8004430:	4b1a      	ldr	r3, [pc, #104]	@ (800449c <HAL_RCCEx_GetPLL1ClockFreq+0x2c4>)
 8004432:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004434:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8004438:	2b00      	cmp	r3, #0
 800443a:	d017      	beq.n	800446c <HAL_RCCEx_GetPLL1ClockFreq+0x294>
      {
        pPLL1_Clocks->PLL1_R_Frequency = \
                                         (uint32_t)(float_t)(pll1vco / \
                                                             ((float_t)(uint32_t)((RCC->PLL1DIVR & \
 800443c:	4b17      	ldr	r3, [pc, #92]	@ (800449c <HAL_RCCEx_GetPLL1ClockFreq+0x2c4>)
 800443e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004440:	0e1b      	lsrs	r3, r3, #24
 8004442:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8004446:	ee07 3a90 	vmov	s15, r3
 800444a:	eef8 7a67 	vcvt.f32.u32	s15, s15
                                                                                   RCC_PLL1DIVR_PLL1R) >> \
                                                                                  RCC_PLL1DIVR_PLL1R_Pos) + \
 800444e:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8004452:	ee37 7a87 	vadd.f32	s14, s15, s14
                                         (uint32_t)(float_t)(pll1vco / \
 8004456:	edd7 6a09 	vldr	s13, [r7, #36]	@ 0x24
 800445a:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800445e:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8004462:	ee17 2a90 	vmov	r2, s15
        pPLL1_Clocks->PLL1_R_Frequency = \
 8004466:	687b      	ldr	r3, [r7, #4]
 8004468:	609a      	str	r2, [r3, #8]
    pPLL1_Clocks->PLL1_P_Frequency = 0U;
    pPLL1_Clocks->PLL1_Q_Frequency = 0U;
    pPLL1_Clocks->PLL1_R_Frequency = 0U;
  }

}
 800446a:	e010      	b.n	800448e <HAL_RCCEx_GetPLL1ClockFreq+0x2b6>
        pPLL1_Clocks->PLL1_R_Frequency = 0U;
 800446c:	687b      	ldr	r3, [r7, #4]
 800446e:	2200      	movs	r2, #0
 8004470:	609a      	str	r2, [r3, #8]
}
 8004472:	e00c      	b.n	800448e <HAL_RCCEx_GetPLL1ClockFreq+0x2b6>
      pPLL1_Clocks->PLL1_R_Frequency = 0U;
 8004474:	687b      	ldr	r3, [r7, #4]
 8004476:	2200      	movs	r2, #0
 8004478:	609a      	str	r2, [r3, #8]
}
 800447a:	e008      	b.n	800448e <HAL_RCCEx_GetPLL1ClockFreq+0x2b6>
    pPLL1_Clocks->PLL1_P_Frequency = 0U;
 800447c:	687b      	ldr	r3, [r7, #4]
 800447e:	2200      	movs	r2, #0
 8004480:	601a      	str	r2, [r3, #0]
    pPLL1_Clocks->PLL1_Q_Frequency = 0U;
 8004482:	687b      	ldr	r3, [r7, #4]
 8004484:	2200      	movs	r2, #0
 8004486:	605a      	str	r2, [r3, #4]
    pPLL1_Clocks->PLL1_R_Frequency = 0U;
 8004488:	687b      	ldr	r3, [r7, #4]
 800448a:	2200      	movs	r2, #0
 800448c:	609a      	str	r2, [r3, #8]
}
 800448e:	bf00      	nop
 8004490:	372c      	adds	r7, #44	@ 0x2c
 8004492:	46bd      	mov	sp, r7
 8004494:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004498:	4770      	bx	lr
 800449a:	bf00      	nop
 800449c:	44020c00 	.word	0x44020c00
 80044a0:	03d09000 	.word	0x03d09000
 80044a4:	46000000 	.word	0x46000000
 80044a8:	4a742400 	.word	0x4a742400
 80044ac:	4bb71b00 	.word	0x4bb71b00

080044b0 <HAL_RCCEx_GetPLL2ClockFreq>:
  *         right PLL2CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  pPLL2_Clocks pointer to PLL2_ClocksTypeDef structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL2ClockFreq(PLL2_ClocksTypeDef *pPLL2_Clocks)
{
 80044b0:	b480      	push	{r7}
 80044b2:	b08b      	sub	sp, #44	@ 0x2c
 80044b4:	af00      	add	r7, sp, #0
 80044b6:	6078      	str	r0, [r7, #4]
  float_t pll2vco;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL2M) * PLL2N
  PLL2xCLK = PLL2_VCO / PLL2x
  */
  pll2n = (RCC->PLL2DIVR & RCC_PLL2DIVR_PLL2N);
 80044b8:	4bae      	ldr	r3, [pc, #696]	@ (8004774 <HAL_RCCEx_GetPLL2ClockFreq+0x2c4>)
 80044ba:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80044bc:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80044c0:	623b      	str	r3, [r7, #32]
  pll2source = (RCC->PLL2CFGR & RCC_PLL2CFGR_PLL2SRC);
 80044c2:	4bac      	ldr	r3, [pc, #688]	@ (8004774 <HAL_RCCEx_GetPLL2ClockFreq+0x2c4>)
 80044c4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80044c6:	f003 0303 	and.w	r3, r3, #3
 80044ca:	61fb      	str	r3, [r7, #28]
  pll2m = ((RCC->PLL2CFGR & RCC_PLL2CFGR_PLL2M) >> RCC_PLL2CFGR_PLL2M_Pos);
 80044cc:	4ba9      	ldr	r3, [pc, #676]	@ (8004774 <HAL_RCCEx_GetPLL2ClockFreq+0x2c4>)
 80044ce:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80044d0:	0a1b      	lsrs	r3, r3, #8
 80044d2:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 80044d6:	61bb      	str	r3, [r7, #24]
  pll2fracen = ((RCC->PLL2CFGR & RCC_PLL2CFGR_PLL2FRACEN) >> RCC_PLL2CFGR_PLL2FRACEN_Pos);
 80044d8:	4ba6      	ldr	r3, [pc, #664]	@ (8004774 <HAL_RCCEx_GetPLL2ClockFreq+0x2c4>)
 80044da:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80044dc:	091b      	lsrs	r3, r3, #4
 80044de:	f003 0301 	and.w	r3, r3, #1
 80044e2:	617b      	str	r3, [r7, #20]
  fracn2 = (float_t)(uint32_t)(pll2fracen * ((RCC->PLL2FRACR & RCC_PLL2FRACR_PLL2FRACN) >> \
 80044e4:	4ba3      	ldr	r3, [pc, #652]	@ (8004774 <HAL_RCCEx_GetPLL2ClockFreq+0x2c4>)
 80044e6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80044e8:	08db      	lsrs	r3, r3, #3
 80044ea:	f3c3 030c 	ubfx	r3, r3, #0, #13
 80044ee:	697a      	ldr	r2, [r7, #20]
 80044f0:	fb02 f303 	mul.w	r3, r2, r3
 80044f4:	ee07 3a90 	vmov	s15, r3
 80044f8:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80044fc:	edc7 7a04 	vstr	s15, [r7, #16]
                                             RCC_PLL2FRACR_PLL2FRACN_Pos));

  if (pll2m != 0U)
 8004500:	69bb      	ldr	r3, [r7, #24]
 8004502:	2b00      	cmp	r3, #0
 8004504:	f000 8126 	beq.w	8004754 <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>
  {
    switch (pll2source)
 8004508:	69fb      	ldr	r3, [r7, #28]
 800450a:	2b03      	cmp	r3, #3
 800450c:	d053      	beq.n	80045b6 <HAL_RCCEx_GetPLL2ClockFreq+0x106>
 800450e:	69fb      	ldr	r3, [r7, #28]
 8004510:	2b03      	cmp	r3, #3
 8004512:	d86f      	bhi.n	80045f4 <HAL_RCCEx_GetPLL2ClockFreq+0x144>
 8004514:	69fb      	ldr	r3, [r7, #28]
 8004516:	2b01      	cmp	r3, #1
 8004518:	d003      	beq.n	8004522 <HAL_RCCEx_GetPLL2ClockFreq+0x72>
 800451a:	69fb      	ldr	r3, [r7, #28]
 800451c:	2b02      	cmp	r3, #2
 800451e:	d02b      	beq.n	8004578 <HAL_RCCEx_GetPLL2ClockFreq+0xc8>
 8004520:	e068      	b.n	80045f4 <HAL_RCCEx_GetPLL2ClockFreq+0x144>
    {
      case RCC_PLL2_SOURCE_HSI:  /* HSI used as PLL clock source */
        hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 8004522:	4b94      	ldr	r3, [pc, #592]	@ (8004774 <HAL_RCCEx_GetPLL2ClockFreq+0x2c4>)
 8004524:	681b      	ldr	r3, [r3, #0]
 8004526:	08db      	lsrs	r3, r3, #3
 8004528:	f003 0303 	and.w	r3, r3, #3
 800452c:	4a92      	ldr	r2, [pc, #584]	@ (8004778 <HAL_RCCEx_GetPLL2ClockFreq+0x2c8>)
 800452e:	fa22 f303 	lsr.w	r3, r2, r3
 8004532:	60fb      	str	r3, [r7, #12]
        pll2vco = ((float_t)hsivalue / (float_t)pll2m) * ((float_t)(uint32_t)pll2n + (fracn2 / (float_t)0x2000) + \
 8004534:	68fb      	ldr	r3, [r7, #12]
 8004536:	ee07 3a90 	vmov	s15, r3
 800453a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800453e:	69bb      	ldr	r3, [r7, #24]
 8004540:	ee07 3a90 	vmov	s15, r3
 8004544:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004548:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800454c:	6a3b      	ldr	r3, [r7, #32]
 800454e:	ee07 3a90 	vmov	s15, r3
 8004552:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8004556:	ed97 6a04 	vldr	s12, [r7, #16]
 800455a:	eddf 5a88 	vldr	s11, [pc, #544]	@ 800477c <HAL_RCCEx_GetPLL2ClockFreq+0x2cc>
 800455e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8004562:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8004566:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800456a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800456e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8004572:	edc7 7a09 	vstr	s15, [r7, #36]	@ 0x24
                                                          (float_t)1);
        break;
 8004576:	e068      	b.n	800464a <HAL_RCCEx_GetPLL2ClockFreq+0x19a>

      case RCC_PLL2_SOURCE_CSI:  /* CSI used as PLL clock source */
        pll2vco = ((float_t)CSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)pll2n + (fracn2 / (float_t)0x2000) + \
 8004578:	69bb      	ldr	r3, [r7, #24]
 800457a:	ee07 3a90 	vmov	s15, r3
 800457e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004582:	eddf 6a7f 	vldr	s13, [pc, #508]	@ 8004780 <HAL_RCCEx_GetPLL2ClockFreq+0x2d0>
 8004586:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800458a:	6a3b      	ldr	r3, [r7, #32]
 800458c:	ee07 3a90 	vmov	s15, r3
 8004590:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8004594:	ed97 6a04 	vldr	s12, [r7, #16]
 8004598:	eddf 5a78 	vldr	s11, [pc, #480]	@ 800477c <HAL_RCCEx_GetPLL2ClockFreq+0x2cc>
 800459c:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80045a0:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80045a4:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80045a8:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80045ac:	ee67 7a27 	vmul.f32	s15, s14, s15
 80045b0:	edc7 7a09 	vstr	s15, [r7, #36]	@ 0x24
                                                           (float_t)1);
        break;
 80045b4:	e049      	b.n	800464a <HAL_RCCEx_GetPLL2ClockFreq+0x19a>

      case RCC_PLL2_SOURCE_HSE:  /* HSE used as PLL clock source */
        pll2vco = ((float_t)HSE_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)pll2n + (fracn2 / (float_t)0x2000) + \
 80045b6:	69bb      	ldr	r3, [r7, #24]
 80045b8:	ee07 3a90 	vmov	s15, r3
 80045bc:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80045c0:	eddf 6a70 	vldr	s13, [pc, #448]	@ 8004784 <HAL_RCCEx_GetPLL2ClockFreq+0x2d4>
 80045c4:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80045c8:	6a3b      	ldr	r3, [r7, #32]
 80045ca:	ee07 3a90 	vmov	s15, r3
 80045ce:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80045d2:	ed97 6a04 	vldr	s12, [r7, #16]
 80045d6:	eddf 5a69 	vldr	s11, [pc, #420]	@ 800477c <HAL_RCCEx_GetPLL2ClockFreq+0x2cc>
 80045da:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80045de:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80045e2:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80045e6:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80045ea:	ee67 7a27 	vmul.f32	s15, s14, s15
 80045ee:	edc7 7a09 	vstr	s15, [r7, #36]	@ 0x24
                                                           (float_t)1);
        break;
 80045f2:	e02a      	b.n	800464a <HAL_RCCEx_GetPLL2ClockFreq+0x19a>

      default:
        hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 80045f4:	4b5f      	ldr	r3, [pc, #380]	@ (8004774 <HAL_RCCEx_GetPLL2ClockFreq+0x2c4>)
 80045f6:	681b      	ldr	r3, [r3, #0]
 80045f8:	08db      	lsrs	r3, r3, #3
 80045fa:	f003 0303 	and.w	r3, r3, #3
 80045fe:	4a5e      	ldr	r2, [pc, #376]	@ (8004778 <HAL_RCCEx_GetPLL2ClockFreq+0x2c8>)
 8004600:	fa22 f303 	lsr.w	r3, r2, r3
 8004604:	60fb      	str	r3, [r7, #12]
        pll2vco = ((float_t)hsivalue / (float_t)pll2m) * ((float_t)(uint32_t)pll2n + (fracn2 / (float_t)0x2000) + \
 8004606:	68fb      	ldr	r3, [r7, #12]
 8004608:	ee07 3a90 	vmov	s15, r3
 800460c:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8004610:	69bb      	ldr	r3, [r7, #24]
 8004612:	ee07 3a90 	vmov	s15, r3
 8004616:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800461a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800461e:	6a3b      	ldr	r3, [r7, #32]
 8004620:	ee07 3a90 	vmov	s15, r3
 8004624:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8004628:	ed97 6a04 	vldr	s12, [r7, #16]
 800462c:	eddf 5a53 	vldr	s11, [pc, #332]	@ 800477c <HAL_RCCEx_GetPLL2ClockFreq+0x2cc>
 8004630:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8004634:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8004638:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800463c:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8004640:	ee67 7a27 	vmul.f32	s15, s14, s15
 8004644:	edc7 7a09 	vstr	s15, [r7, #36]	@ 0x24
                                                          (float_t)1);
        break;
 8004648:	bf00      	nop
    }

    if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 800464a:	4b4a      	ldr	r3, [pc, #296]	@ (8004774 <HAL_RCCEx_GetPLL2ClockFreq+0x2c4>)
 800464c:	681b      	ldr	r3, [r3, #0]
 800464e:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8004652:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8004656:	d121      	bne.n	800469c <HAL_RCCEx_GetPLL2ClockFreq+0x1ec>
    {
      if (__HAL_RCC_GET_PLL2_CLKOUT_CONFIG(RCC_PLL2_DIVP) != 0U)
 8004658:	4b46      	ldr	r3, [pc, #280]	@ (8004774 <HAL_RCCEx_GetPLL2ClockFreq+0x2c4>)
 800465a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800465c:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8004660:	2b00      	cmp	r3, #0
 8004662:	d017      	beq.n	8004694 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>
      {
        pPLL2_Clocks->PLL2_P_Frequency = \
                                         (uint32_t)(float_t)(pll2vco / \
                                                             ((float_t)(uint32_t)((RCC->PLL2DIVR & \
 8004664:	4b43      	ldr	r3, [pc, #268]	@ (8004774 <HAL_RCCEx_GetPLL2ClockFreq+0x2c4>)
 8004666:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004668:	0a5b      	lsrs	r3, r3, #9
 800466a:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800466e:	ee07 3a90 	vmov	s15, r3
 8004672:	eef8 7a67 	vcvt.f32.u32	s15, s15
                                                                                   RCC_PLL2DIVR_PLL2P) >> \
                                                                                  RCC_PLL2DIVR_PLL2P_Pos) + \
 8004676:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800467a:	ee37 7a87 	vadd.f32	s14, s15, s14
                                         (uint32_t)(float_t)(pll2vco / \
 800467e:	edd7 6a09 	vldr	s13, [r7, #36]	@ 0x24
 8004682:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8004686:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800468a:	ee17 2a90 	vmov	r2, s15
        pPLL2_Clocks->PLL2_P_Frequency = \
 800468e:	687b      	ldr	r3, [r7, #4]
 8004690:	601a      	str	r2, [r3, #0]
 8004692:	e006      	b.n	80046a2 <HAL_RCCEx_GetPLL2ClockFreq+0x1f2>
                                                              (float_t)1));
      }
      else
      {
        pPLL2_Clocks->PLL2_P_Frequency = 0U;
 8004694:	687b      	ldr	r3, [r7, #4]
 8004696:	2200      	movs	r2, #0
 8004698:	601a      	str	r2, [r3, #0]
 800469a:	e002      	b.n	80046a2 <HAL_RCCEx_GetPLL2ClockFreq+0x1f2>
      }
    }
    else
    {
      pPLL2_Clocks->PLL2_P_Frequency = 0U;
 800469c:	687b      	ldr	r3, [r7, #4]
 800469e:	2200      	movs	r2, #0
 80046a0:	601a      	str	r2, [r3, #0]
    }

    if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 80046a2:	4b34      	ldr	r3, [pc, #208]	@ (8004774 <HAL_RCCEx_GetPLL2ClockFreq+0x2c4>)
 80046a4:	681b      	ldr	r3, [r3, #0]
 80046a6:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80046aa:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80046ae:	d121      	bne.n	80046f4 <HAL_RCCEx_GetPLL2ClockFreq+0x244>
    {
      if (__HAL_RCC_GET_PLL2_CLKOUT_CONFIG(RCC_PLL2_DIVQ) != 0U)
 80046b0:	4b30      	ldr	r3, [pc, #192]	@ (8004774 <HAL_RCCEx_GetPLL2ClockFreq+0x2c4>)
 80046b2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80046b4:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80046b8:	2b00      	cmp	r3, #0
 80046ba:	d017      	beq.n	80046ec <HAL_RCCEx_GetPLL2ClockFreq+0x23c>
      {
        pPLL2_Clocks->PLL2_Q_Frequency = \
                                         (uint32_t)(float_t)(pll2vco / \
                                                             ((float_t)(uint32_t)((RCC->PLL2DIVR & \
 80046bc:	4b2d      	ldr	r3, [pc, #180]	@ (8004774 <HAL_RCCEx_GetPLL2ClockFreq+0x2c4>)
 80046be:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80046c0:	0c1b      	lsrs	r3, r3, #16
 80046c2:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80046c6:	ee07 3a90 	vmov	s15, r3
 80046ca:	eef8 7a67 	vcvt.f32.u32	s15, s15
                                                                                   RCC_PLL2DIVR_PLL2Q) >> \
                                                                                  RCC_PLL2DIVR_PLL2Q_Pos) + \
 80046ce:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 80046d2:	ee37 7a87 	vadd.f32	s14, s15, s14
                                         (uint32_t)(float_t)(pll2vco / \
 80046d6:	edd7 6a09 	vldr	s13, [r7, #36]	@ 0x24
 80046da:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80046de:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80046e2:	ee17 2a90 	vmov	r2, s15
        pPLL2_Clocks->PLL2_Q_Frequency = \
 80046e6:	687b      	ldr	r3, [r7, #4]
 80046e8:	605a      	str	r2, [r3, #4]
 80046ea:	e006      	b.n	80046fa <HAL_RCCEx_GetPLL2ClockFreq+0x24a>
                                                              (float_t)1));
      }
      else
      {
        pPLL2_Clocks->PLL2_Q_Frequency = 0U;
 80046ec:	687b      	ldr	r3, [r7, #4]
 80046ee:	2200      	movs	r2, #0
 80046f0:	605a      	str	r2, [r3, #4]
 80046f2:	e002      	b.n	80046fa <HAL_RCCEx_GetPLL2ClockFreq+0x24a>
      }
    }
    else
    {
      pPLL2_Clocks->PLL2_Q_Frequency = 0U;
 80046f4:	687b      	ldr	r3, [r7, #4]
 80046f6:	2200      	movs	r2, #0
 80046f8:	605a      	str	r2, [r3, #4]
    }

    if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 80046fa:	4b1e      	ldr	r3, [pc, #120]	@ (8004774 <HAL_RCCEx_GetPLL2ClockFreq+0x2c4>)
 80046fc:	681b      	ldr	r3, [r3, #0]
 80046fe:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8004702:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8004706:	d121      	bne.n	800474c <HAL_RCCEx_GetPLL2ClockFreq+0x29c>
    {
      if (__HAL_RCC_GET_PLL2_CLKOUT_CONFIG(RCC_PLL2_DIVR) != 0U)
 8004708:	4b1a      	ldr	r3, [pc, #104]	@ (8004774 <HAL_RCCEx_GetPLL2ClockFreq+0x2c4>)
 800470a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800470c:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8004710:	2b00      	cmp	r3, #0
 8004712:	d017      	beq.n	8004744 <HAL_RCCEx_GetPLL2ClockFreq+0x294>
      {
        pPLL2_Clocks->PLL2_R_Frequency = \
                                         (uint32_t)(float_t)(pll2vco / \
                                                             ((float_t)(uint32_t)((RCC->PLL2DIVR & \
 8004714:	4b17      	ldr	r3, [pc, #92]	@ (8004774 <HAL_RCCEx_GetPLL2ClockFreq+0x2c4>)
 8004716:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004718:	0e1b      	lsrs	r3, r3, #24
 800471a:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800471e:	ee07 3a90 	vmov	s15, r3
 8004722:	eef8 7a67 	vcvt.f32.u32	s15, s15
                                                                                   RCC_PLL2DIVR_PLL2R) >> \
                                                                                  RCC_PLL2DIVR_PLL2R_Pos) + \
 8004726:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800472a:	ee37 7a87 	vadd.f32	s14, s15, s14
                                         (uint32_t)(float_t)(pll2vco / \
 800472e:	edd7 6a09 	vldr	s13, [r7, #36]	@ 0x24
 8004732:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8004736:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800473a:	ee17 2a90 	vmov	r2, s15
        pPLL2_Clocks->PLL2_R_Frequency = \
 800473e:	687b      	ldr	r3, [r7, #4]
 8004740:	609a      	str	r2, [r3, #8]
  {
    pPLL2_Clocks->PLL2_P_Frequency = 0U;
    pPLL2_Clocks->PLL2_Q_Frequency = 0U;
    pPLL2_Clocks->PLL2_R_Frequency = 0U;
  }
}
 8004742:	e010      	b.n	8004766 <HAL_RCCEx_GetPLL2ClockFreq+0x2b6>
        pPLL2_Clocks->PLL2_R_Frequency = 0U;
 8004744:	687b      	ldr	r3, [r7, #4]
 8004746:	2200      	movs	r2, #0
 8004748:	609a      	str	r2, [r3, #8]
}
 800474a:	e00c      	b.n	8004766 <HAL_RCCEx_GetPLL2ClockFreq+0x2b6>
      pPLL2_Clocks->PLL2_R_Frequency = 0U;
 800474c:	687b      	ldr	r3, [r7, #4]
 800474e:	2200      	movs	r2, #0
 8004750:	609a      	str	r2, [r3, #8]
}
 8004752:	e008      	b.n	8004766 <HAL_RCCEx_GetPLL2ClockFreq+0x2b6>
    pPLL2_Clocks->PLL2_P_Frequency = 0U;
 8004754:	687b      	ldr	r3, [r7, #4]
 8004756:	2200      	movs	r2, #0
 8004758:	601a      	str	r2, [r3, #0]
    pPLL2_Clocks->PLL2_Q_Frequency = 0U;
 800475a:	687b      	ldr	r3, [r7, #4]
 800475c:	2200      	movs	r2, #0
 800475e:	605a      	str	r2, [r3, #4]
    pPLL2_Clocks->PLL2_R_Frequency = 0U;
 8004760:	687b      	ldr	r3, [r7, #4]
 8004762:	2200      	movs	r2, #0
 8004764:	609a      	str	r2, [r3, #8]
}
 8004766:	bf00      	nop
 8004768:	372c      	adds	r7, #44	@ 0x2c
 800476a:	46bd      	mov	sp, r7
 800476c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004770:	4770      	bx	lr
 8004772:	bf00      	nop
 8004774:	44020c00 	.word	0x44020c00
 8004778:	03d09000 	.word	0x03d09000
 800477c:	46000000 	.word	0x46000000
 8004780:	4a742400 	.word	0x4a742400
 8004784:	4bb71b00 	.word	0x4bb71b00

08004788 <HAL_RCCEx_GetPeriphCLKFreq>:
  *  (*)   : For stm32h56xxx and stm32h57xxx family lines only.
  *  (**)  : For stm32h563xx and stm32h57xxx family lines only.
  *  (***) : For stm32h503xx family line only.
  */
uint32_t HAL_RCCEx_GetPeriphCLKFreq(uint64_t PeriphClk)
{
 8004788:	b580      	push	{r7, lr}
 800478a:	b08c      	sub	sp, #48	@ 0x30
 800478c:	af00      	add	r7, sp, #0
 800478e:	e9c7 0100 	strd	r0, r1, [r7]
  uint32_t srcclk;

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClk));

  if (PeriphClk == RCC_PERIPHCLK_RTC)
 8004792:	e9d7 2300 	ldrd	r2, r3, [r7]
 8004796:	f102 417e 	add.w	r1, r2, #4261412864	@ 0xfe000000
 800479a:	430b      	orrs	r3, r1
 800479c:	d14b      	bne.n	8004836 <HAL_RCCEx_GetPeriphCLKFreq+0xae>
  {
    /* Get the current RTC source */
    srcclk = __HAL_RCC_GET_RTC_SOURCE();
 800479e:	4bc4      	ldr	r3, [pc, #784]	@ (8004ab0 <HAL_RCCEx_GetPeriphCLKFreq+0x328>)
 80047a0:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80047a4:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80047a8:	62bb      	str	r3, [r7, #40]	@ 0x28

    /* Check if LSE is ready and if RTC clock selection is LSE */
    if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_RTCCLKSOURCE_LSE))
 80047aa:	4bc1      	ldr	r3, [pc, #772]	@ (8004ab0 <HAL_RCCEx_GetPeriphCLKFreq+0x328>)
 80047ac:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80047b0:	f003 0302 	and.w	r3, r3, #2
 80047b4:	2b02      	cmp	r3, #2
 80047b6:	d108      	bne.n	80047ca <HAL_RCCEx_GetPeriphCLKFreq+0x42>
 80047b8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80047ba:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80047be:	d104      	bne.n	80047ca <HAL_RCCEx_GetPeriphCLKFreq+0x42>
    {
      frequency = LSE_VALUE;
 80047c0:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80047c4:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80047c6:	f000 bf14 	b.w	80055f2 <HAL_RCCEx_GetPeriphCLKFreq+0xe6a>
    }
    /* Check if LSI is ready and if RTC clock selection is LSI */
    else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIRDY)) && (srcclk == RCC_RTCCLKSOURCE_LSI))
 80047ca:	4bb9      	ldr	r3, [pc, #740]	@ (8004ab0 <HAL_RCCEx_GetPeriphCLKFreq+0x328>)
 80047cc:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80047d0:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80047d4:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80047d8:	d108      	bne.n	80047ec <HAL_RCCEx_GetPeriphCLKFreq+0x64>
 80047da:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80047dc:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80047e0:	d104      	bne.n	80047ec <HAL_RCCEx_GetPeriphCLKFreq+0x64>
    {
      frequency = LSI_VALUE;
 80047e2:	f44f 43fa 	mov.w	r3, #32000	@ 0x7d00
 80047e6:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80047e8:	f000 bf03 	b.w	80055f2 <HAL_RCCEx_GetPeriphCLKFreq+0xe6a>
    }
    /* Check if HSE is ready and if RTC clock selection is HSE_DIVx*/
    else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (srcclk == RCC_RTCCLKSOURCE_HSE_DIVx))
 80047ec:	4bb0      	ldr	r3, [pc, #704]	@ (8004ab0 <HAL_RCCEx_GetPeriphCLKFreq+0x328>)
 80047ee:	681b      	ldr	r3, [r3, #0]
 80047f0:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80047f4:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 80047f8:	d119      	bne.n	800482e <HAL_RCCEx_GetPeriphCLKFreq+0xa6>
 80047fa:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80047fc:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8004800:	d115      	bne.n	800482e <HAL_RCCEx_GetPeriphCLKFreq+0xa6>
    {
      if (__HAL_RCC_GET_RTC_HSE_PRESCALER() >= RCC_RTC_HSE_DIV2)
 8004802:	4bab      	ldr	r3, [pc, #684]	@ (8004ab0 <HAL_RCCEx_GetPeriphCLKFreq+0x328>)
 8004804:	69db      	ldr	r3, [r3, #28]
 8004806:	f403 537c 	and.w	r3, r3, #16128	@ 0x3f00
 800480a:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800480e:	d30a      	bcc.n	8004826 <HAL_RCCEx_GetPeriphCLKFreq+0x9e>
      {
        frequency = (HSE_VALUE / ((uint32_t)(__HAL_RCC_GET_RTC_HSE_PRESCALER() >> RCC_CFGR1_RTCPRE_Pos)));
 8004810:	4ba7      	ldr	r3, [pc, #668]	@ (8004ab0 <HAL_RCCEx_GetPeriphCLKFreq+0x328>)
 8004812:	69db      	ldr	r3, [r3, #28]
 8004814:	0a1b      	lsrs	r3, r3, #8
 8004816:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800481a:	4aa6      	ldr	r2, [pc, #664]	@ (8004ab4 <HAL_RCCEx_GetPeriphCLKFreq+0x32c>)
 800481c:	fbb2 f3f3 	udiv	r3, r2, r3
 8004820:	62fb      	str	r3, [r7, #44]	@ 0x2c
      if (__HAL_RCC_GET_RTC_HSE_PRESCALER() >= RCC_RTC_HSE_DIV2)
 8004822:	f000 bee6 	b.w	80055f2 <HAL_RCCEx_GetPeriphCLKFreq+0xe6a>
      }
      else
      {
        frequency = 0U;
 8004826:	2300      	movs	r3, #0
 8004828:	62fb      	str	r3, [r7, #44]	@ 0x2c
      if (__HAL_RCC_GET_RTC_HSE_PRESCALER() >= RCC_RTC_HSE_DIV2)
 800482a:	f000 bee2 	b.w	80055f2 <HAL_RCCEx_GetPeriphCLKFreq+0xe6a>

    }
    /* Clock not enabled for RTC*/
    else
    {
      frequency = 0U;
 800482e:	2300      	movs	r3, #0
 8004830:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8004832:	f000 bede 	b.w	80055f2 <HAL_RCCEx_GetPeriphCLKFreq+0xe6a>
    }
  }
  else
  {
    /* Other external peripheral clock source than RTC */
    switch (PeriphClk)
 8004836:	e9d7 2300 	ldrd	r2, r3, [r7]
 800483a:	f5a3 5180 	sub.w	r1, r3, #4096	@ 0x1000
 800483e:	ea52 0301 	orrs.w	r3, r2, r1
 8004842:	f000 838e 	beq.w	8004f62 <HAL_RCCEx_GetPeriphCLKFreq+0x7da>
 8004846:	e9d7 2300 	ldrd	r2, r3, [r7]
 800484a:	2a01      	cmp	r2, #1
 800484c:	f573 5380 	sbcs.w	r3, r3, #4096	@ 0x1000
 8004850:	f080 86cc 	bcs.w	80055ec <HAL_RCCEx_GetPeriphCLKFreq+0xe64>
 8004854:	e9d7 2300 	ldrd	r2, r3, [r7]
 8004858:	f5a3 7100 	sub.w	r1, r3, #512	@ 0x200
 800485c:	ea52 0301 	orrs.w	r3, r2, r1
 8004860:	f000 82aa 	beq.w	8004db8 <HAL_RCCEx_GetPeriphCLKFreq+0x630>
 8004864:	e9d7 2300 	ldrd	r2, r3, [r7]
 8004868:	2a01      	cmp	r2, #1
 800486a:	f573 7300 	sbcs.w	r3, r3, #512	@ 0x200
 800486e:	f080 86bd 	bcs.w	80055ec <HAL_RCCEx_GetPeriphCLKFreq+0xe64>
 8004872:	e9d7 2300 	ldrd	r2, r3, [r7]
 8004876:	f1a3 0110 	sub.w	r1, r3, #16
 800487a:	ea52 0301 	orrs.w	r3, r2, r1
 800487e:	f000 8681 	beq.w	8005584 <HAL_RCCEx_GetPeriphCLKFreq+0xdfc>
 8004882:	e9d7 2300 	ldrd	r2, r3, [r7]
 8004886:	2a01      	cmp	r2, #1
 8004888:	f173 0310 	sbcs.w	r3, r3, #16
 800488c:	f080 86ae 	bcs.w	80055ec <HAL_RCCEx_GetPeriphCLKFreq+0xe64>
 8004890:	e9d7 2300 	ldrd	r2, r3, [r7]
 8004894:	1f19      	subs	r1, r3, #4
 8004896:	ea52 0301 	orrs.w	r3, r2, r1
 800489a:	f000 84b1 	beq.w	8005200 <HAL_RCCEx_GetPeriphCLKFreq+0xa78>
 800489e:	e9d7 2300 	ldrd	r2, r3, [r7]
 80048a2:	2a01      	cmp	r2, #1
 80048a4:	f173 0304 	sbcs.w	r3, r3, #4
 80048a8:	f080 86a0 	bcs.w	80055ec <HAL_RCCEx_GetPeriphCLKFreq+0xe64>
 80048ac:	e9d7 2300 	ldrd	r2, r3, [r7]
 80048b0:	f102 4160 	add.w	r1, r2, #3758096384	@ 0xe0000000
 80048b4:	430b      	orrs	r3, r1
 80048b6:	f000 85aa 	beq.w	800540e <HAL_RCCEx_GetPeriphCLKFreq+0xc86>
 80048ba:	e9d7 2300 	ldrd	r2, r3, [r7]
 80048be:	497e      	ldr	r1, [pc, #504]	@ (8004ab8 <HAL_RCCEx_GetPeriphCLKFreq+0x330>)
 80048c0:	428a      	cmp	r2, r1
 80048c2:	f173 0300 	sbcs.w	r3, r3, #0
 80048c6:	f080 8691 	bcs.w	80055ec <HAL_RCCEx_GetPeriphCLKFreq+0xe64>
 80048ca:	e9d7 2300 	ldrd	r2, r3, [r7]
 80048ce:	f102 4170 	add.w	r1, r2, #4026531840	@ 0xf0000000
 80048d2:	430b      	orrs	r3, r1
 80048d4:	f000 8532 	beq.w	800533c <HAL_RCCEx_GetPeriphCLKFreq+0xbb4>
 80048d8:	e9d7 2300 	ldrd	r2, r3, [r7]
 80048dc:	4977      	ldr	r1, [pc, #476]	@ (8004abc <HAL_RCCEx_GetPeriphCLKFreq+0x334>)
 80048de:	428a      	cmp	r2, r1
 80048e0:	f173 0300 	sbcs.w	r3, r3, #0
 80048e4:	f080 8682 	bcs.w	80055ec <HAL_RCCEx_GetPeriphCLKFreq+0xe64>
 80048e8:	e9d7 2300 	ldrd	r2, r3, [r7]
 80048ec:	f102 4178 	add.w	r1, r2, #4160749568	@ 0xf8000000
 80048f0:	430b      	orrs	r3, r1
 80048f2:	f000 84bc 	beq.w	800526e <HAL_RCCEx_GetPeriphCLKFreq+0xae6>
 80048f6:	e9d7 2300 	ldrd	r2, r3, [r7]
 80048fa:	4971      	ldr	r1, [pc, #452]	@ (8004ac0 <HAL_RCCEx_GetPeriphCLKFreq+0x338>)
 80048fc:	428a      	cmp	r2, r1
 80048fe:	f173 0300 	sbcs.w	r3, r3, #0
 8004902:	f080 8673 	bcs.w	80055ec <HAL_RCCEx_GetPeriphCLKFreq+0xe64>
 8004906:	e9d7 2300 	ldrd	r2, r3, [r7]
 800490a:	f102 417c 	add.w	r1, r2, #4227858432	@ 0xfc000000
 800490e:	430b      	orrs	r3, r1
 8004910:	f000 85f2 	beq.w	80054f8 <HAL_RCCEx_GetPeriphCLKFreq+0xd70>
 8004914:	e9d7 2300 	ldrd	r2, r3, [r7]
 8004918:	496a      	ldr	r1, [pc, #424]	@ (8004ac4 <HAL_RCCEx_GetPeriphCLKFreq+0x33c>)
 800491a:	428a      	cmp	r2, r1
 800491c:	f173 0300 	sbcs.w	r3, r3, #0
 8004920:	f080 8664 	bcs.w	80055ec <HAL_RCCEx_GetPeriphCLKFreq+0xe64>
 8004924:	e9d7 2300 	ldrd	r2, r3, [r7]
 8004928:	f5a2 1100 	sub.w	r1, r2, #2097152	@ 0x200000
 800492c:	430b      	orrs	r3, r1
 800492e:	f000 81e5 	beq.w	8004cfc <HAL_RCCEx_GetPeriphCLKFreq+0x574>
 8004932:	e9d7 2300 	ldrd	r2, r3, [r7]
 8004936:	4964      	ldr	r1, [pc, #400]	@ (8004ac8 <HAL_RCCEx_GetPeriphCLKFreq+0x340>)
 8004938:	428a      	cmp	r2, r1
 800493a:	f173 0300 	sbcs.w	r3, r3, #0
 800493e:	f080 8655 	bcs.w	80055ec <HAL_RCCEx_GetPeriphCLKFreq+0xe64>
 8004942:	e9d7 2300 	ldrd	r2, r3, [r7]
 8004946:	f5a2 2180 	sub.w	r1, r2, #262144	@ 0x40000
 800494a:	430b      	orrs	r3, r1
 800494c:	f000 83cc 	beq.w	80050e8 <HAL_RCCEx_GetPeriphCLKFreq+0x960>
 8004950:	e9d7 2300 	ldrd	r2, r3, [r7]
 8004954:	495d      	ldr	r1, [pc, #372]	@ (8004acc <HAL_RCCEx_GetPeriphCLKFreq+0x344>)
 8004956:	428a      	cmp	r2, r1
 8004958:	f173 0300 	sbcs.w	r3, r3, #0
 800495c:	f080 8646 	bcs.w	80055ec <HAL_RCCEx_GetPeriphCLKFreq+0xe64>
 8004960:	e9d7 2300 	ldrd	r2, r3, [r7]
 8004964:	f5a2 3100 	sub.w	r1, r2, #131072	@ 0x20000
 8004968:	430b      	orrs	r3, r1
 800496a:	f000 8331 	beq.w	8004fd0 <HAL_RCCEx_GetPeriphCLKFreq+0x848>
 800496e:	e9d7 2300 	ldrd	r2, r3, [r7]
 8004972:	4957      	ldr	r1, [pc, #348]	@ (8004ad0 <HAL_RCCEx_GetPeriphCLKFreq+0x348>)
 8004974:	428a      	cmp	r2, r1
 8004976:	f173 0300 	sbcs.w	r3, r3, #0
 800497a:	f080 8637 	bcs.w	80055ec <HAL_RCCEx_GetPeriphCLKFreq+0xe64>
 800497e:	e9d7 2300 	ldrd	r2, r3, [r7]
 8004982:	f5a2 3180 	sub.w	r1, r2, #65536	@ 0x10000
 8004986:	430b      	orrs	r3, r1
 8004988:	f000 82bb 	beq.w	8004f02 <HAL_RCCEx_GetPeriphCLKFreq+0x77a>
 800498c:	e9d7 2300 	ldrd	r2, r3, [r7]
 8004990:	f1b2 1f01 	cmp.w	r2, #65537	@ 0x10001
 8004994:	f173 0300 	sbcs.w	r3, r3, #0
 8004998:	f080 8628 	bcs.w	80055ec <HAL_RCCEx_GetPeriphCLKFreq+0xe64>
 800499c:	e9d7 2300 	ldrd	r2, r3, [r7]
 80049a0:	f5a2 4180 	sub.w	r1, r2, #16384	@ 0x4000
 80049a4:	430b      	orrs	r3, r1
 80049a6:	f000 826d 	beq.w	8004e84 <HAL_RCCEx_GetPeriphCLKFreq+0x6fc>
 80049aa:	e9d7 2300 	ldrd	r2, r3, [r7]
 80049ae:	f244 0101 	movw	r1, #16385	@ 0x4001
 80049b2:	428a      	cmp	r2, r1
 80049b4:	f173 0300 	sbcs.w	r3, r3, #0
 80049b8:	f080 8618 	bcs.w	80055ec <HAL_RCCEx_GetPeriphCLKFreq+0xe64>
 80049bc:	e9d7 2300 	ldrd	r2, r3, [r7]
 80049c0:	f5a2 5100 	sub.w	r1, r2, #8192	@ 0x2000
 80049c4:	430b      	orrs	r3, r1
 80049c6:	f000 821e 	beq.w	8004e06 <HAL_RCCEx_GetPeriphCLKFreq+0x67e>
 80049ca:	e9d7 2300 	ldrd	r2, r3, [r7]
 80049ce:	f242 0101 	movw	r1, #8193	@ 0x2001
 80049d2:	428a      	cmp	r2, r1
 80049d4:	f173 0300 	sbcs.w	r3, r3, #0
 80049d8:	f080 8608 	bcs.w	80055ec <HAL_RCCEx_GetPeriphCLKFreq+0xe64>
 80049dc:	e9d7 2300 	ldrd	r2, r3, [r7]
 80049e0:	f5a2 5180 	sub.w	r1, r2, #4096	@ 0x1000
 80049e4:	430b      	orrs	r3, r1
 80049e6:	f000 8137 	beq.w	8004c58 <HAL_RCCEx_GetPeriphCLKFreq+0x4d0>
 80049ea:	e9d7 2300 	ldrd	r2, r3, [r7]
 80049ee:	f241 0101 	movw	r1, #4097	@ 0x1001
 80049f2:	428a      	cmp	r2, r1
 80049f4:	f173 0300 	sbcs.w	r3, r3, #0
 80049f8:	f080 85f8 	bcs.w	80055ec <HAL_RCCEx_GetPeriphCLKFreq+0xe64>
 80049fc:	e9d7 2300 	ldrd	r2, r3, [r7]
 8004a00:	1f11      	subs	r1, r2, #4
 8004a02:	430b      	orrs	r3, r1
 8004a04:	f000 80d2 	beq.w	8004bac <HAL_RCCEx_GetPeriphCLKFreq+0x424>
 8004a08:	e9d7 2300 	ldrd	r2, r3, [r7]
 8004a0c:	2a05      	cmp	r2, #5
 8004a0e:	f173 0300 	sbcs.w	r3, r3, #0
 8004a12:	f080 85eb 	bcs.w	80055ec <HAL_RCCEx_GetPeriphCLKFreq+0xe64>
 8004a16:	e9d7 2300 	ldrd	r2, r3, [r7]
 8004a1a:	1e51      	subs	r1, r2, #1
 8004a1c:	430b      	orrs	r3, r1
 8004a1e:	d006      	beq.n	8004a2e <HAL_RCCEx_GetPeriphCLKFreq+0x2a6>
 8004a20:	e9d7 2300 	ldrd	r2, r3, [r7]
 8004a24:	1e91      	subs	r1, r2, #2
 8004a26:	430b      	orrs	r3, r1
 8004a28:	d06c      	beq.n	8004b04 <HAL_RCCEx_GetPeriphCLKFreq+0x37c>
 8004a2a:	f000 bddf 	b.w	80055ec <HAL_RCCEx_GetPeriphCLKFreq+0xe64>
        break;
#endif /* SDMMC2 */

      case RCC_PERIPHCLK_USART1:
        /* Get the current USART1 source */
        srcclk = __HAL_RCC_GET_USART1_SOURCE();
 8004a2e:	4b20      	ldr	r3, [pc, #128]	@ (8004ab0 <HAL_RCCEx_GetPeriphCLKFreq+0x328>)
 8004a30:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 8004a34:	f003 0307 	and.w	r3, r3, #7
 8004a38:	62bb      	str	r3, [r7, #40]	@ 0x28

        if (srcclk == RCC_USART1CLKSOURCE_PCLK2)
 8004a3a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004a3c:	2b00      	cmp	r3, #0
 8004a3e:	d104      	bne.n	8004a4a <HAL_RCCEx_GetPeriphCLKFreq+0x2c2>
        {
          frequency = HAL_RCC_GetPCLK2Freq();
 8004a40:	f7fe fd7a 	bl	8003538 <HAL_RCC_GetPCLK2Freq>
 8004a44:	62f8      	str	r0, [r7, #44]	@ 0x2c
        /* Clock not enabled for USART1 */
        else
        {
          frequency = 0U;
        }
        break;
 8004a46:	f000 bdd4 	b.w	80055f2 <HAL_RCCEx_GetPeriphCLKFreq+0xe6a>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY)) && (srcclk == RCC_USART1CLKSOURCE_PLL2Q))
 8004a4a:	4b19      	ldr	r3, [pc, #100]	@ (8004ab0 <HAL_RCCEx_GetPeriphCLKFreq+0x328>)
 8004a4c:	681b      	ldr	r3, [r3, #0]
 8004a4e:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8004a52:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8004a56:	d10a      	bne.n	8004a6e <HAL_RCCEx_GetPeriphCLKFreq+0x2e6>
 8004a58:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004a5a:	2b01      	cmp	r3, #1
 8004a5c:	d107      	bne.n	8004a6e <HAL_RCCEx_GetPeriphCLKFreq+0x2e6>
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8004a5e:	f107 030c 	add.w	r3, r7, #12
 8004a62:	4618      	mov	r0, r3
 8004a64:	f7ff fd24 	bl	80044b0 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 8004a68:	693b      	ldr	r3, [r7, #16]
 8004a6a:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8004a6c:	e048      	b.n	8004b00 <HAL_RCCEx_GetPeriphCLKFreq+0x378>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_USART1CLKSOURCE_HSI))
 8004a6e:	4b10      	ldr	r3, [pc, #64]	@ (8004ab0 <HAL_RCCEx_GetPeriphCLKFreq+0x328>)
 8004a70:	681b      	ldr	r3, [r3, #0]
 8004a72:	f003 0302 	and.w	r3, r3, #2
 8004a76:	2b02      	cmp	r3, #2
 8004a78:	d10c      	bne.n	8004a94 <HAL_RCCEx_GetPeriphCLKFreq+0x30c>
 8004a7a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004a7c:	2b03      	cmp	r3, #3
 8004a7e:	d109      	bne.n	8004a94 <HAL_RCCEx_GetPeriphCLKFreq+0x30c>
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 8004a80:	4b0b      	ldr	r3, [pc, #44]	@ (8004ab0 <HAL_RCCEx_GetPeriphCLKFreq+0x328>)
 8004a82:	681b      	ldr	r3, [r3, #0]
 8004a84:	08db      	lsrs	r3, r3, #3
 8004a86:	f003 0303 	and.w	r3, r3, #3
 8004a8a:	4a12      	ldr	r2, [pc, #72]	@ (8004ad4 <HAL_RCCEx_GetPeriphCLKFreq+0x34c>)
 8004a8c:	fa22 f303 	lsr.w	r3, r2, r3
 8004a90:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8004a92:	e035      	b.n	8004b00 <HAL_RCCEx_GetPeriphCLKFreq+0x378>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (srcclk == RCC_USART1CLKSOURCE_CSI))
 8004a94:	4b06      	ldr	r3, [pc, #24]	@ (8004ab0 <HAL_RCCEx_GetPeriphCLKFreq+0x328>)
 8004a96:	681b      	ldr	r3, [r3, #0]
 8004a98:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8004a9c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8004aa0:	d11c      	bne.n	8004adc <HAL_RCCEx_GetPeriphCLKFreq+0x354>
 8004aa2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004aa4:	2b04      	cmp	r3, #4
 8004aa6:	d119      	bne.n	8004adc <HAL_RCCEx_GetPeriphCLKFreq+0x354>
          frequency = CSI_VALUE;
 8004aa8:	4b0b      	ldr	r3, [pc, #44]	@ (8004ad8 <HAL_RCCEx_GetPeriphCLKFreq+0x350>)
 8004aaa:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8004aac:	e028      	b.n	8004b00 <HAL_RCCEx_GetPeriphCLKFreq+0x378>
 8004aae:	bf00      	nop
 8004ab0:	44020c00 	.word	0x44020c00
 8004ab4:	016e3600 	.word	0x016e3600
 8004ab8:	20000001 	.word	0x20000001
 8004abc:	10000001 	.word	0x10000001
 8004ac0:	08000001 	.word	0x08000001
 8004ac4:	04000001 	.word	0x04000001
 8004ac8:	00200001 	.word	0x00200001
 8004acc:	00040001 	.word	0x00040001
 8004ad0:	00020001 	.word	0x00020001
 8004ad4:	03d09000 	.word	0x03d09000
 8004ad8:	003d0900 	.word	0x003d0900
        else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_USART1CLKSOURCE_LSE))
 8004adc:	4b9f      	ldr	r3, [pc, #636]	@ (8004d5c <HAL_RCCEx_GetPeriphCLKFreq+0x5d4>)
 8004ade:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8004ae2:	f003 0302 	and.w	r3, r3, #2
 8004ae6:	2b02      	cmp	r3, #2
 8004ae8:	d106      	bne.n	8004af8 <HAL_RCCEx_GetPeriphCLKFreq+0x370>
 8004aea:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004aec:	2b05      	cmp	r3, #5
 8004aee:	d103      	bne.n	8004af8 <HAL_RCCEx_GetPeriphCLKFreq+0x370>
          frequency = LSE_VALUE;
 8004af0:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8004af4:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8004af6:	e003      	b.n	8004b00 <HAL_RCCEx_GetPeriphCLKFreq+0x378>
          frequency = 0U;
 8004af8:	2300      	movs	r3, #0
 8004afa:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 8004afc:	f000 bd79 	b.w	80055f2 <HAL_RCCEx_GetPeriphCLKFreq+0xe6a>
 8004b00:	f000 bd77 	b.w	80055f2 <HAL_RCCEx_GetPeriphCLKFreq+0xe6a>

      case RCC_PERIPHCLK_USART2:
        /* Get the current USART2 source */
        srcclk = __HAL_RCC_GET_USART2_SOURCE();
 8004b04:	4b95      	ldr	r3, [pc, #596]	@ (8004d5c <HAL_RCCEx_GetPeriphCLKFreq+0x5d4>)
 8004b06:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 8004b0a:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8004b0e:	62bb      	str	r3, [r7, #40]	@ 0x28

        if (srcclk == RCC_USART2CLKSOURCE_PCLK1)
 8004b10:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004b12:	2b00      	cmp	r3, #0
 8004b14:	d104      	bne.n	8004b20 <HAL_RCCEx_GetPeriphCLKFreq+0x398>
        {
          frequency = HAL_RCC_GetPCLK1Freq();
 8004b16:	f7fe fcf9 	bl	800350c <HAL_RCC_GetPCLK1Freq>
 8004b1a:	62f8      	str	r0, [r7, #44]	@ 0x2c
        /* Clock not enabled for USART2 */
        else
        {
          frequency = 0U;
        }
        break;
 8004b1c:	f000 bd69 	b.w	80055f2 <HAL_RCCEx_GetPeriphCLKFreq+0xe6a>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY)) && (srcclk == RCC_USART2CLKSOURCE_PLL2Q))
 8004b20:	4b8e      	ldr	r3, [pc, #568]	@ (8004d5c <HAL_RCCEx_GetPeriphCLKFreq+0x5d4>)
 8004b22:	681b      	ldr	r3, [r3, #0]
 8004b24:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8004b28:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8004b2c:	d10a      	bne.n	8004b44 <HAL_RCCEx_GetPeriphCLKFreq+0x3bc>
 8004b2e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004b30:	2b08      	cmp	r3, #8
 8004b32:	d107      	bne.n	8004b44 <HAL_RCCEx_GetPeriphCLKFreq+0x3bc>
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8004b34:	f107 030c 	add.w	r3, r7, #12
 8004b38:	4618      	mov	r0, r3
 8004b3a:	f7ff fcb9 	bl	80044b0 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 8004b3e:	693b      	ldr	r3, [r7, #16]
 8004b40:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8004b42:	e031      	b.n	8004ba8 <HAL_RCCEx_GetPeriphCLKFreq+0x420>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_USART2CLKSOURCE_HSI))
 8004b44:	4b85      	ldr	r3, [pc, #532]	@ (8004d5c <HAL_RCCEx_GetPeriphCLKFreq+0x5d4>)
 8004b46:	681b      	ldr	r3, [r3, #0]
 8004b48:	f003 0302 	and.w	r3, r3, #2
 8004b4c:	2b02      	cmp	r3, #2
 8004b4e:	d10c      	bne.n	8004b6a <HAL_RCCEx_GetPeriphCLKFreq+0x3e2>
 8004b50:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004b52:	2b18      	cmp	r3, #24
 8004b54:	d109      	bne.n	8004b6a <HAL_RCCEx_GetPeriphCLKFreq+0x3e2>
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 8004b56:	4b81      	ldr	r3, [pc, #516]	@ (8004d5c <HAL_RCCEx_GetPeriphCLKFreq+0x5d4>)
 8004b58:	681b      	ldr	r3, [r3, #0]
 8004b5a:	08db      	lsrs	r3, r3, #3
 8004b5c:	f003 0303 	and.w	r3, r3, #3
 8004b60:	4a7f      	ldr	r2, [pc, #508]	@ (8004d60 <HAL_RCCEx_GetPeriphCLKFreq+0x5d8>)
 8004b62:	fa22 f303 	lsr.w	r3, r2, r3
 8004b66:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8004b68:	e01e      	b.n	8004ba8 <HAL_RCCEx_GetPeriphCLKFreq+0x420>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (srcclk == RCC_USART2CLKSOURCE_CSI))
 8004b6a:	4b7c      	ldr	r3, [pc, #496]	@ (8004d5c <HAL_RCCEx_GetPeriphCLKFreq+0x5d4>)
 8004b6c:	681b      	ldr	r3, [r3, #0]
 8004b6e:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8004b72:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8004b76:	d105      	bne.n	8004b84 <HAL_RCCEx_GetPeriphCLKFreq+0x3fc>
 8004b78:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004b7a:	2b20      	cmp	r3, #32
 8004b7c:	d102      	bne.n	8004b84 <HAL_RCCEx_GetPeriphCLKFreq+0x3fc>
          frequency = CSI_VALUE;
 8004b7e:	4b79      	ldr	r3, [pc, #484]	@ (8004d64 <HAL_RCCEx_GetPeriphCLKFreq+0x5dc>)
 8004b80:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8004b82:	e011      	b.n	8004ba8 <HAL_RCCEx_GetPeriphCLKFreq+0x420>
        else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_USART2CLKSOURCE_LSE))
 8004b84:	4b75      	ldr	r3, [pc, #468]	@ (8004d5c <HAL_RCCEx_GetPeriphCLKFreq+0x5d4>)
 8004b86:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8004b8a:	f003 0302 	and.w	r3, r3, #2
 8004b8e:	2b02      	cmp	r3, #2
 8004b90:	d106      	bne.n	8004ba0 <HAL_RCCEx_GetPeriphCLKFreq+0x418>
 8004b92:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004b94:	2b28      	cmp	r3, #40	@ 0x28
 8004b96:	d103      	bne.n	8004ba0 <HAL_RCCEx_GetPeriphCLKFreq+0x418>
          frequency = LSE_VALUE;
 8004b98:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8004b9c:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8004b9e:	e003      	b.n	8004ba8 <HAL_RCCEx_GetPeriphCLKFreq+0x420>
          frequency = 0U;
 8004ba0:	2300      	movs	r3, #0
 8004ba2:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 8004ba4:	f000 bd25 	b.w	80055f2 <HAL_RCCEx_GetPeriphCLKFreq+0xe6a>
 8004ba8:	f000 bd23 	b.w	80055f2 <HAL_RCCEx_GetPeriphCLKFreq+0xe6a>

      case RCC_PERIPHCLK_USART3:
        /* Get the current USART3 source */
        srcclk = __HAL_RCC_GET_USART3_SOURCE();
 8004bac:	4b6b      	ldr	r3, [pc, #428]	@ (8004d5c <HAL_RCCEx_GetPeriphCLKFreq+0x5d4>)
 8004bae:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 8004bb2:	f403 73e0 	and.w	r3, r3, #448	@ 0x1c0
 8004bb6:	62bb      	str	r3, [r7, #40]	@ 0x28

        if (srcclk == RCC_USART3CLKSOURCE_PCLK1)
 8004bb8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004bba:	2b00      	cmp	r3, #0
 8004bbc:	d104      	bne.n	8004bc8 <HAL_RCCEx_GetPeriphCLKFreq+0x440>
        {
          frequency = HAL_RCC_GetPCLK1Freq();
 8004bbe:	f7fe fca5 	bl	800350c <HAL_RCC_GetPCLK1Freq>
 8004bc2:	62f8      	str	r0, [r7, #44]	@ 0x2c
        /* Clock not enabled for USART3 */
        else
        {
          frequency = 0U;
        }
        break;
 8004bc4:	f000 bd15 	b.w	80055f2 <HAL_RCCEx_GetPeriphCLKFreq+0xe6a>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY)) && (srcclk == RCC_USART3CLKSOURCE_PLL2Q))
 8004bc8:	4b64      	ldr	r3, [pc, #400]	@ (8004d5c <HAL_RCCEx_GetPeriphCLKFreq+0x5d4>)
 8004bca:	681b      	ldr	r3, [r3, #0]
 8004bcc:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8004bd0:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8004bd4:	d10a      	bne.n	8004bec <HAL_RCCEx_GetPeriphCLKFreq+0x464>
 8004bd6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004bd8:	2b40      	cmp	r3, #64	@ 0x40
 8004bda:	d107      	bne.n	8004bec <HAL_RCCEx_GetPeriphCLKFreq+0x464>
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8004bdc:	f107 030c 	add.w	r3, r7, #12
 8004be0:	4618      	mov	r0, r3
 8004be2:	f7ff fc65 	bl	80044b0 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 8004be6:	693b      	ldr	r3, [r7, #16]
 8004be8:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8004bea:	e033      	b.n	8004c54 <HAL_RCCEx_GetPeriphCLKFreq+0x4cc>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_USART3CLKSOURCE_HSI))
 8004bec:	4b5b      	ldr	r3, [pc, #364]	@ (8004d5c <HAL_RCCEx_GetPeriphCLKFreq+0x5d4>)
 8004bee:	681b      	ldr	r3, [r3, #0]
 8004bf0:	f003 0302 	and.w	r3, r3, #2
 8004bf4:	2b02      	cmp	r3, #2
 8004bf6:	d10c      	bne.n	8004c12 <HAL_RCCEx_GetPeriphCLKFreq+0x48a>
 8004bf8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004bfa:	2bc0      	cmp	r3, #192	@ 0xc0
 8004bfc:	d109      	bne.n	8004c12 <HAL_RCCEx_GetPeriphCLKFreq+0x48a>
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 8004bfe:	4b57      	ldr	r3, [pc, #348]	@ (8004d5c <HAL_RCCEx_GetPeriphCLKFreq+0x5d4>)
 8004c00:	681b      	ldr	r3, [r3, #0]
 8004c02:	08db      	lsrs	r3, r3, #3
 8004c04:	f003 0303 	and.w	r3, r3, #3
 8004c08:	4a55      	ldr	r2, [pc, #340]	@ (8004d60 <HAL_RCCEx_GetPeriphCLKFreq+0x5d8>)
 8004c0a:	fa22 f303 	lsr.w	r3, r2, r3
 8004c0e:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8004c10:	e020      	b.n	8004c54 <HAL_RCCEx_GetPeriphCLKFreq+0x4cc>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (srcclk == RCC_USART3CLKSOURCE_CSI))
 8004c12:	4b52      	ldr	r3, [pc, #328]	@ (8004d5c <HAL_RCCEx_GetPeriphCLKFreq+0x5d4>)
 8004c14:	681b      	ldr	r3, [r3, #0]
 8004c16:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8004c1a:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8004c1e:	d106      	bne.n	8004c2e <HAL_RCCEx_GetPeriphCLKFreq+0x4a6>
 8004c20:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004c22:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8004c26:	d102      	bne.n	8004c2e <HAL_RCCEx_GetPeriphCLKFreq+0x4a6>
          frequency = CSI_VALUE;
 8004c28:	4b4e      	ldr	r3, [pc, #312]	@ (8004d64 <HAL_RCCEx_GetPeriphCLKFreq+0x5dc>)
 8004c2a:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8004c2c:	e012      	b.n	8004c54 <HAL_RCCEx_GetPeriphCLKFreq+0x4cc>
        else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_USART3CLKSOURCE_LSE))
 8004c2e:	4b4b      	ldr	r3, [pc, #300]	@ (8004d5c <HAL_RCCEx_GetPeriphCLKFreq+0x5d4>)
 8004c30:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8004c34:	f003 0302 	and.w	r3, r3, #2
 8004c38:	2b02      	cmp	r3, #2
 8004c3a:	d107      	bne.n	8004c4c <HAL_RCCEx_GetPeriphCLKFreq+0x4c4>
 8004c3c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004c3e:	f5b3 7fa0 	cmp.w	r3, #320	@ 0x140
 8004c42:	d103      	bne.n	8004c4c <HAL_RCCEx_GetPeriphCLKFreq+0x4c4>
          frequency = LSE_VALUE;
 8004c44:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8004c48:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8004c4a:	e003      	b.n	8004c54 <HAL_RCCEx_GetPeriphCLKFreq+0x4cc>
          frequency = 0U;
 8004c4c:	2300      	movs	r3, #0
 8004c4e:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 8004c50:	f000 bccf 	b.w	80055f2 <HAL_RCCEx_GetPeriphCLKFreq+0xe6a>
 8004c54:	f000 bccd 	b.w	80055f2 <HAL_RCCEx_GetPeriphCLKFreq+0xe6a>
        break;
#endif /* UART12 */

      case RCC_PERIPHCLK_LPUART1:
        /* Get the current LPUART1 source */
        srcclk = __HAL_RCC_GET_LPUART1_SOURCE();
 8004c58:	4b40      	ldr	r3, [pc, #256]	@ (8004d5c <HAL_RCCEx_GetPeriphCLKFreq+0x5d4>)
 8004c5a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8004c5e:	f003 63e0 	and.w	r3, r3, #117440512	@ 0x7000000
 8004c62:	62bb      	str	r3, [r7, #40]	@ 0x28

        if (srcclk == RCC_LPUART1CLKSOURCE_PCLK3)
 8004c64:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004c66:	2b00      	cmp	r3, #0
 8004c68:	d104      	bne.n	8004c74 <HAL_RCCEx_GetPeriphCLKFreq+0x4ec>
        {
          frequency = HAL_RCC_GetPCLK3Freq();
 8004c6a:	f7fe fc7b 	bl	8003564 <HAL_RCC_GetPCLK3Freq>
 8004c6e:	62f8      	str	r0, [r7, #44]	@ 0x2c
        /* Clock not enabled for LPUART1 */
        else
        {
          frequency = 0U;
        }
        break;
 8004c70:	f000 bcbf 	b.w	80055f2 <HAL_RCCEx_GetPeriphCLKFreq+0xe6a>
        else if (srcclk == RCC_LPUART1CLKSOURCE_PLL2Q)
 8004c74:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004c76:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8004c7a:	d108      	bne.n	8004c8e <HAL_RCCEx_GetPeriphCLKFreq+0x506>
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8004c7c:	f107 030c 	add.w	r3, r7, #12
 8004c80:	4618      	mov	r0, r3
 8004c82:	f7ff fc15 	bl	80044b0 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 8004c86:	693b      	ldr	r3, [r7, #16]
 8004c88:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 8004c8a:	f000 bcb2 	b.w	80055f2 <HAL_RCCEx_GetPeriphCLKFreq+0xe6a>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_LPUART1CLKSOURCE_HSI))
 8004c8e:	4b33      	ldr	r3, [pc, #204]	@ (8004d5c <HAL_RCCEx_GetPeriphCLKFreq+0x5d4>)
 8004c90:	681b      	ldr	r3, [r3, #0]
 8004c92:	f003 0302 	and.w	r3, r3, #2
 8004c96:	2b02      	cmp	r3, #2
 8004c98:	d10d      	bne.n	8004cb6 <HAL_RCCEx_GetPeriphCLKFreq+0x52e>
 8004c9a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004c9c:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 8004ca0:	d109      	bne.n	8004cb6 <HAL_RCCEx_GetPeriphCLKFreq+0x52e>
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 8004ca2:	4b2e      	ldr	r3, [pc, #184]	@ (8004d5c <HAL_RCCEx_GetPeriphCLKFreq+0x5d4>)
 8004ca4:	681b      	ldr	r3, [r3, #0]
 8004ca6:	08db      	lsrs	r3, r3, #3
 8004ca8:	f003 0303 	and.w	r3, r3, #3
 8004cac:	4a2c      	ldr	r2, [pc, #176]	@ (8004d60 <HAL_RCCEx_GetPeriphCLKFreq+0x5d8>)
 8004cae:	fa22 f303 	lsr.w	r3, r2, r3
 8004cb2:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8004cb4:	e020      	b.n	8004cf8 <HAL_RCCEx_GetPeriphCLKFreq+0x570>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (srcclk == RCC_LPUART1CLKSOURCE_CSI))
 8004cb6:	4b29      	ldr	r3, [pc, #164]	@ (8004d5c <HAL_RCCEx_GetPeriphCLKFreq+0x5d4>)
 8004cb8:	681b      	ldr	r3, [r3, #0]
 8004cba:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8004cbe:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8004cc2:	d106      	bne.n	8004cd2 <HAL_RCCEx_GetPeriphCLKFreq+0x54a>
 8004cc4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004cc6:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8004cca:	d102      	bne.n	8004cd2 <HAL_RCCEx_GetPeriphCLKFreq+0x54a>
          frequency = CSI_VALUE;
 8004ccc:	4b25      	ldr	r3, [pc, #148]	@ (8004d64 <HAL_RCCEx_GetPeriphCLKFreq+0x5dc>)
 8004cce:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8004cd0:	e012      	b.n	8004cf8 <HAL_RCCEx_GetPeriphCLKFreq+0x570>
        else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_LPUART1CLKSOURCE_LSE))
 8004cd2:	4b22      	ldr	r3, [pc, #136]	@ (8004d5c <HAL_RCCEx_GetPeriphCLKFreq+0x5d4>)
 8004cd4:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8004cd8:	f003 0302 	and.w	r3, r3, #2
 8004cdc:	2b02      	cmp	r3, #2
 8004cde:	d107      	bne.n	8004cf0 <HAL_RCCEx_GetPeriphCLKFreq+0x568>
 8004ce0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004ce2:	f1b3 6fa0 	cmp.w	r3, #83886080	@ 0x5000000
 8004ce6:	d103      	bne.n	8004cf0 <HAL_RCCEx_GetPeriphCLKFreq+0x568>
          frequency = LSE_VALUE;
 8004ce8:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8004cec:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8004cee:	e003      	b.n	8004cf8 <HAL_RCCEx_GetPeriphCLKFreq+0x570>
          frequency = 0U;
 8004cf0:	2300      	movs	r3, #0
 8004cf2:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 8004cf4:	f000 bc7d 	b.w	80055f2 <HAL_RCCEx_GetPeriphCLKFreq+0xe6a>
 8004cf8:	f000 bc7b 	b.w	80055f2 <HAL_RCCEx_GetPeriphCLKFreq+0xe6a>

      case RCC_PERIPHCLK_ADCDAC:
        /* Get the current ADCDAC source */
        srcclk = __HAL_RCC_GET_ADCDAC_SOURCE();
 8004cfc:	4b17      	ldr	r3, [pc, #92]	@ (8004d5c <HAL_RCCEx_GetPeriphCLKFreq+0x5d4>)
 8004cfe:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8004d02:	f003 0307 	and.w	r3, r3, #7
 8004d06:	62bb      	str	r3, [r7, #40]	@ 0x28

        if (srcclk == RCC_ADCDACCLKSOURCE_HCLK)
 8004d08:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004d0a:	2b00      	cmp	r3, #0
 8004d0c:	d104      	bne.n	8004d18 <HAL_RCCEx_GetPeriphCLKFreq+0x590>
        {
          frequency = HAL_RCC_GetHCLKFreq();
 8004d0e:	f7fe fbe1 	bl	80034d4 <HAL_RCC_GetHCLKFreq>
 8004d12:	62f8      	str	r0, [r7, #44]	@ 0x2c
        /* Clock not enabled for ADCDAC */
        else
        {
          frequency = 0U;
        }
        break;
 8004d14:	f000 bc6d 	b.w	80055f2 <HAL_RCCEx_GetPeriphCLKFreq+0xe6a>
        else if (srcclk == RCC_ADCDACCLKSOURCE_SYSCLK)
 8004d18:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004d1a:	2b01      	cmp	r3, #1
 8004d1c:	d104      	bne.n	8004d28 <HAL_RCCEx_GetPeriphCLKFreq+0x5a0>
          frequency = HAL_RCC_GetSysClockFreq();
 8004d1e:	f7fe faad 	bl	800327c <HAL_RCC_GetSysClockFreq>
 8004d22:	62f8      	str	r0, [r7, #44]	@ 0x2c
        break;
 8004d24:	f000 bc65 	b.w	80055f2 <HAL_RCCEx_GetPeriphCLKFreq+0xe6a>
        else if (srcclk == RCC_ADCDACCLKSOURCE_PLL2R)
 8004d28:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004d2a:	2b02      	cmp	r3, #2
 8004d2c:	d108      	bne.n	8004d40 <HAL_RCCEx_GetPeriphCLKFreq+0x5b8>
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8004d2e:	f107 030c 	add.w	r3, r7, #12
 8004d32:	4618      	mov	r0, r3
 8004d34:	f7ff fbbc 	bl	80044b0 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_R_Frequency;
 8004d38:	697b      	ldr	r3, [r7, #20]
 8004d3a:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 8004d3c:	f000 bc59 	b.w	80055f2 <HAL_RCCEx_GetPeriphCLKFreq+0xe6a>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (srcclk == RCC_ADCDACCLKSOURCE_HSE))
 8004d40:	4b06      	ldr	r3, [pc, #24]	@ (8004d5c <HAL_RCCEx_GetPeriphCLKFreq+0x5d4>)
 8004d42:	681b      	ldr	r3, [r3, #0]
 8004d44:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004d48:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8004d4c:	d10e      	bne.n	8004d6c <HAL_RCCEx_GetPeriphCLKFreq+0x5e4>
 8004d4e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004d50:	2b03      	cmp	r3, #3
 8004d52:	d10b      	bne.n	8004d6c <HAL_RCCEx_GetPeriphCLKFreq+0x5e4>
          frequency = HSE_VALUE;
 8004d54:	4b04      	ldr	r3, [pc, #16]	@ (8004d68 <HAL_RCCEx_GetPeriphCLKFreq+0x5e0>)
 8004d56:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8004d58:	e02c      	b.n	8004db4 <HAL_RCCEx_GetPeriphCLKFreq+0x62c>
 8004d5a:	bf00      	nop
 8004d5c:	44020c00 	.word	0x44020c00
 8004d60:	03d09000 	.word	0x03d09000
 8004d64:	003d0900 	.word	0x003d0900
 8004d68:	016e3600 	.word	0x016e3600
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_ADCDACCLKSOURCE_HSI))
 8004d6c:	4b95      	ldr	r3, [pc, #596]	@ (8004fc4 <HAL_RCCEx_GetPeriphCLKFreq+0x83c>)
 8004d6e:	681b      	ldr	r3, [r3, #0]
 8004d70:	f003 0302 	and.w	r3, r3, #2
 8004d74:	2b02      	cmp	r3, #2
 8004d76:	d10c      	bne.n	8004d92 <HAL_RCCEx_GetPeriphCLKFreq+0x60a>
 8004d78:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004d7a:	2b04      	cmp	r3, #4
 8004d7c:	d109      	bne.n	8004d92 <HAL_RCCEx_GetPeriphCLKFreq+0x60a>
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 8004d7e:	4b91      	ldr	r3, [pc, #580]	@ (8004fc4 <HAL_RCCEx_GetPeriphCLKFreq+0x83c>)
 8004d80:	681b      	ldr	r3, [r3, #0]
 8004d82:	08db      	lsrs	r3, r3, #3
 8004d84:	f003 0303 	and.w	r3, r3, #3
 8004d88:	4a8f      	ldr	r2, [pc, #572]	@ (8004fc8 <HAL_RCCEx_GetPeriphCLKFreq+0x840>)
 8004d8a:	fa22 f303 	lsr.w	r3, r2, r3
 8004d8e:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8004d90:	e010      	b.n	8004db4 <HAL_RCCEx_GetPeriphCLKFreq+0x62c>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (srcclk == RCC_ADCDACCLKSOURCE_CSI))
 8004d92:	4b8c      	ldr	r3, [pc, #560]	@ (8004fc4 <HAL_RCCEx_GetPeriphCLKFreq+0x83c>)
 8004d94:	681b      	ldr	r3, [r3, #0]
 8004d96:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8004d9a:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8004d9e:	d105      	bne.n	8004dac <HAL_RCCEx_GetPeriphCLKFreq+0x624>
 8004da0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004da2:	2b05      	cmp	r3, #5
 8004da4:	d102      	bne.n	8004dac <HAL_RCCEx_GetPeriphCLKFreq+0x624>
          frequency = CSI_VALUE;
 8004da6:	4b89      	ldr	r3, [pc, #548]	@ (8004fcc <HAL_RCCEx_GetPeriphCLKFreq+0x844>)
 8004da8:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8004daa:	e003      	b.n	8004db4 <HAL_RCCEx_GetPeriphCLKFreq+0x62c>
          frequency = 0U;
 8004dac:	2300      	movs	r3, #0
 8004dae:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 8004db0:	f000 bc1f 	b.w	80055f2 <HAL_RCCEx_GetPeriphCLKFreq+0xe6a>
 8004db4:	f000 bc1d 	b.w	80055f2 <HAL_RCCEx_GetPeriphCLKFreq+0xe6a>


      case RCC_PERIPHCLK_DAC_LP:
        /* Get the current DAC low-power source */
        srcclk = __HAL_RCC_GET_DAC_LP_SOURCE();
 8004db8:	4b82      	ldr	r3, [pc, #520]	@ (8004fc4 <HAL_RCCEx_GetPeriphCLKFreq+0x83c>)
 8004dba:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8004dbe:	f003 0308 	and.w	r3, r3, #8
 8004dc2:	62bb      	str	r3, [r7, #40]	@ 0x28

        if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_DACLPCLKSOURCE_LSE))
 8004dc4:	4b7f      	ldr	r3, [pc, #508]	@ (8004fc4 <HAL_RCCEx_GetPeriphCLKFreq+0x83c>)
 8004dc6:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8004dca:	f003 0302 	and.w	r3, r3, #2
 8004dce:	2b02      	cmp	r3, #2
 8004dd0:	d106      	bne.n	8004de0 <HAL_RCCEx_GetPeriphCLKFreq+0x658>
 8004dd2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004dd4:	2b00      	cmp	r3, #0
 8004dd6:	d103      	bne.n	8004de0 <HAL_RCCEx_GetPeriphCLKFreq+0x658>
        {
          frequency = LSE_VALUE;
 8004dd8:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8004ddc:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8004dde:	e011      	b.n	8004e04 <HAL_RCCEx_GetPeriphCLKFreq+0x67c>
        }
        else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIRDY)) && (srcclk == RCC_DACLPCLKSOURCE_LSI))
 8004de0:	4b78      	ldr	r3, [pc, #480]	@ (8004fc4 <HAL_RCCEx_GetPeriphCLKFreq+0x83c>)
 8004de2:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8004de6:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8004dea:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8004dee:	d106      	bne.n	8004dfe <HAL_RCCEx_GetPeriphCLKFreq+0x676>
 8004df0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004df2:	2b08      	cmp	r3, #8
 8004df4:	d103      	bne.n	8004dfe <HAL_RCCEx_GetPeriphCLKFreq+0x676>
        {
          frequency = LSI_VALUE;
 8004df6:	f44f 43fa 	mov.w	r3, #32000	@ 0x7d00
 8004dfa:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8004dfc:	e002      	b.n	8004e04 <HAL_RCCEx_GetPeriphCLKFreq+0x67c>
        }

        /* Clock not enabled for DAC */
        else
        {
          frequency = 0U;
 8004dfe:	2300      	movs	r3, #0
 8004e00:	62fb      	str	r3, [r7, #44]	@ 0x2c
        }
        break;
 8004e02:	e3f6      	b.n	80055f2 <HAL_RCCEx_GetPeriphCLKFreq+0xe6a>
 8004e04:	e3f5      	b.n	80055f2 <HAL_RCCEx_GetPeriphCLKFreq+0xe6a>

      case RCC_PERIPHCLK_I2C1:
        /* Get the current I2C1 source */
        srcclk = __HAL_RCC_GET_I2C1_SOURCE();
 8004e06:	4b6f      	ldr	r3, [pc, #444]	@ (8004fc4 <HAL_RCCEx_GetPeriphCLKFreq+0x83c>)
 8004e08:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 8004e0c:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8004e10:	62bb      	str	r3, [r7, #40]	@ 0x28

        if (srcclk == RCC_I2C1CLKSOURCE_PCLK1)
 8004e12:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004e14:	2b00      	cmp	r3, #0
 8004e16:	d103      	bne.n	8004e20 <HAL_RCCEx_GetPeriphCLKFreq+0x698>
        {
          frequency = HAL_RCC_GetPCLK1Freq();
 8004e18:	f7fe fb78 	bl	800350c <HAL_RCC_GetPCLK1Freq>
 8004e1c:	62f8      	str	r0, [r7, #44]	@ 0x2c
        /* Clock not enabled for I2C1 */
        else
        {
          frequency = 0U;
        }
        break;
 8004e1e:	e3e8      	b.n	80055f2 <HAL_RCCEx_GetPeriphCLKFreq+0xe6a>
        else if (srcclk ==  RCC_I2C1CLKSOURCE_PLL2R)
 8004e20:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004e22:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8004e26:	d107      	bne.n	8004e38 <HAL_RCCEx_GetPeriphCLKFreq+0x6b0>
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8004e28:	f107 030c 	add.w	r3, r7, #12
 8004e2c:	4618      	mov	r0, r3
 8004e2e:	f7ff fb3f 	bl	80044b0 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_R_Frequency;
 8004e32:	697b      	ldr	r3, [r7, #20]
 8004e34:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 8004e36:	e3dc      	b.n	80055f2 <HAL_RCCEx_GetPeriphCLKFreq+0xe6a>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_I2C1CLKSOURCE_HSI))
 8004e38:	4b62      	ldr	r3, [pc, #392]	@ (8004fc4 <HAL_RCCEx_GetPeriphCLKFreq+0x83c>)
 8004e3a:	681b      	ldr	r3, [r3, #0]
 8004e3c:	f003 0302 	and.w	r3, r3, #2
 8004e40:	2b02      	cmp	r3, #2
 8004e42:	d10d      	bne.n	8004e60 <HAL_RCCEx_GetPeriphCLKFreq+0x6d8>
 8004e44:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004e46:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8004e4a:	d109      	bne.n	8004e60 <HAL_RCCEx_GetPeriphCLKFreq+0x6d8>
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 8004e4c:	4b5d      	ldr	r3, [pc, #372]	@ (8004fc4 <HAL_RCCEx_GetPeriphCLKFreq+0x83c>)
 8004e4e:	681b      	ldr	r3, [r3, #0]
 8004e50:	08db      	lsrs	r3, r3, #3
 8004e52:	f003 0303 	and.w	r3, r3, #3
 8004e56:	4a5c      	ldr	r2, [pc, #368]	@ (8004fc8 <HAL_RCCEx_GetPeriphCLKFreq+0x840>)
 8004e58:	fa22 f303 	lsr.w	r3, r2, r3
 8004e5c:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8004e5e:	e010      	b.n	8004e82 <HAL_RCCEx_GetPeriphCLKFreq+0x6fa>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (srcclk ==  RCC_I2C1CLKSOURCE_CSI))
 8004e60:	4b58      	ldr	r3, [pc, #352]	@ (8004fc4 <HAL_RCCEx_GetPeriphCLKFreq+0x83c>)
 8004e62:	681b      	ldr	r3, [r3, #0]
 8004e64:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8004e68:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8004e6c:	d106      	bne.n	8004e7c <HAL_RCCEx_GetPeriphCLKFreq+0x6f4>
 8004e6e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004e70:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 8004e74:	d102      	bne.n	8004e7c <HAL_RCCEx_GetPeriphCLKFreq+0x6f4>
          frequency = CSI_VALUE;
 8004e76:	4b55      	ldr	r3, [pc, #340]	@ (8004fcc <HAL_RCCEx_GetPeriphCLKFreq+0x844>)
 8004e78:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8004e7a:	e002      	b.n	8004e82 <HAL_RCCEx_GetPeriphCLKFreq+0x6fa>
          frequency = 0U;
 8004e7c:	2300      	movs	r3, #0
 8004e7e:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 8004e80:	e3b7      	b.n	80055f2 <HAL_RCCEx_GetPeriphCLKFreq+0xe6a>
 8004e82:	e3b6      	b.n	80055f2 <HAL_RCCEx_GetPeriphCLKFreq+0xe6a>

      case RCC_PERIPHCLK_I2C2:
        /* Get the current I2C2 source */
        srcclk = __HAL_RCC_GET_I2C2_SOURCE();
 8004e84:	4b4f      	ldr	r3, [pc, #316]	@ (8004fc4 <HAL_RCCEx_GetPeriphCLKFreq+0x83c>)
 8004e86:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 8004e8a:	f403 2340 	and.w	r3, r3, #786432	@ 0xc0000
 8004e8e:	62bb      	str	r3, [r7, #40]	@ 0x28

        if (srcclk == RCC_I2C2CLKSOURCE_PCLK1)
 8004e90:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004e92:	2b00      	cmp	r3, #0
 8004e94:	d103      	bne.n	8004e9e <HAL_RCCEx_GetPeriphCLKFreq+0x716>
        {
          frequency = HAL_RCC_GetPCLK1Freq();
 8004e96:	f7fe fb39 	bl	800350c <HAL_RCC_GetPCLK1Freq>
 8004e9a:	62f8      	str	r0, [r7, #44]	@ 0x2c
        /* Clock not enabled for I2C2 */
        else
        {
          frequency = 0U;
        }
        break;
 8004e9c:	e3a9      	b.n	80055f2 <HAL_RCCEx_GetPeriphCLKFreq+0xe6a>
        else if (srcclk ==  RCC_I2C2CLKSOURCE_PLL2R)
 8004e9e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004ea0:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8004ea4:	d107      	bne.n	8004eb6 <HAL_RCCEx_GetPeriphCLKFreq+0x72e>
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8004ea6:	f107 030c 	add.w	r3, r7, #12
 8004eaa:	4618      	mov	r0, r3
 8004eac:	f7ff fb00 	bl	80044b0 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_R_Frequency;
 8004eb0:	697b      	ldr	r3, [r7, #20]
 8004eb2:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 8004eb4:	e39d      	b.n	80055f2 <HAL_RCCEx_GetPeriphCLKFreq+0xe6a>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_I2C2CLKSOURCE_HSI))
 8004eb6:	4b43      	ldr	r3, [pc, #268]	@ (8004fc4 <HAL_RCCEx_GetPeriphCLKFreq+0x83c>)
 8004eb8:	681b      	ldr	r3, [r3, #0]
 8004eba:	f003 0302 	and.w	r3, r3, #2
 8004ebe:	2b02      	cmp	r3, #2
 8004ec0:	d10d      	bne.n	8004ede <HAL_RCCEx_GetPeriphCLKFreq+0x756>
 8004ec2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004ec4:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
 8004ec8:	d109      	bne.n	8004ede <HAL_RCCEx_GetPeriphCLKFreq+0x756>
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 8004eca:	4b3e      	ldr	r3, [pc, #248]	@ (8004fc4 <HAL_RCCEx_GetPeriphCLKFreq+0x83c>)
 8004ecc:	681b      	ldr	r3, [r3, #0]
 8004ece:	08db      	lsrs	r3, r3, #3
 8004ed0:	f003 0303 	and.w	r3, r3, #3
 8004ed4:	4a3c      	ldr	r2, [pc, #240]	@ (8004fc8 <HAL_RCCEx_GetPeriphCLKFreq+0x840>)
 8004ed6:	fa22 f303 	lsr.w	r3, r2, r3
 8004eda:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8004edc:	e010      	b.n	8004f00 <HAL_RCCEx_GetPeriphCLKFreq+0x778>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (srcclk ==  RCC_I2C2CLKSOURCE_CSI))
 8004ede:	4b39      	ldr	r3, [pc, #228]	@ (8004fc4 <HAL_RCCEx_GetPeriphCLKFreq+0x83c>)
 8004ee0:	681b      	ldr	r3, [r3, #0]
 8004ee2:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8004ee6:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8004eea:	d106      	bne.n	8004efa <HAL_RCCEx_GetPeriphCLKFreq+0x772>
 8004eec:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004eee:	f5b3 2f40 	cmp.w	r3, #786432	@ 0xc0000
 8004ef2:	d102      	bne.n	8004efa <HAL_RCCEx_GetPeriphCLKFreq+0x772>
          frequency = CSI_VALUE;
 8004ef4:	4b35      	ldr	r3, [pc, #212]	@ (8004fcc <HAL_RCCEx_GetPeriphCLKFreq+0x844>)
 8004ef6:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8004ef8:	e002      	b.n	8004f00 <HAL_RCCEx_GetPeriphCLKFreq+0x778>
          frequency = 0U;
 8004efa:	2300      	movs	r3, #0
 8004efc:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 8004efe:	e378      	b.n	80055f2 <HAL_RCCEx_GetPeriphCLKFreq+0xe6a>
 8004f00:	e377      	b.n	80055f2 <HAL_RCCEx_GetPeriphCLKFreq+0xe6a>
        break;
#endif /* I2C4 */

      case RCC_PERIPHCLK_I3C1:
        /* Get the current I3C1 source */
        srcclk = __HAL_RCC_GET_I3C1_SOURCE();
 8004f02:	4b30      	ldr	r3, [pc, #192]	@ (8004fc4 <HAL_RCCEx_GetPeriphCLKFreq+0x83c>)
 8004f04:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 8004f08:	f003 7340 	and.w	r3, r3, #50331648	@ 0x3000000
 8004f0c:	62bb      	str	r3, [r7, #40]	@ 0x28

        if (srcclk == RCC_I3C1CLKSOURCE_PCLK1)
 8004f0e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004f10:	2b00      	cmp	r3, #0
 8004f12:	d103      	bne.n	8004f1c <HAL_RCCEx_GetPeriphCLKFreq+0x794>
        {
          frequency = HAL_RCC_GetPCLK1Freq();
 8004f14:	f7fe fafa 	bl	800350c <HAL_RCC_GetPCLK1Freq>
 8004f18:	62f8      	str	r0, [r7, #44]	@ 0x2c
        /* Clock not enabled for I3C1 */
        else
        {
          frequency = 0U;
        }
        break;
 8004f1a:	e36a      	b.n	80055f2 <HAL_RCCEx_GetPeriphCLKFreq+0xe6a>
        else if (srcclk ==  RCC_I3C1CLKSOURCE_PLL2R)
 8004f1c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004f1e:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8004f22:	d107      	bne.n	8004f34 <HAL_RCCEx_GetPeriphCLKFreq+0x7ac>
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8004f24:	f107 030c 	add.w	r3, r7, #12
 8004f28:	4618      	mov	r0, r3
 8004f2a:	f7ff fac1 	bl	80044b0 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_R_Frequency;
 8004f2e:	697b      	ldr	r3, [r7, #20]
 8004f30:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 8004f32:	e35e      	b.n	80055f2 <HAL_RCCEx_GetPeriphCLKFreq+0xe6a>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_I3C1CLKSOURCE_HSI))
 8004f34:	4b23      	ldr	r3, [pc, #140]	@ (8004fc4 <HAL_RCCEx_GetPeriphCLKFreq+0x83c>)
 8004f36:	681b      	ldr	r3, [r3, #0]
 8004f38:	f003 0302 	and.w	r3, r3, #2
 8004f3c:	2b02      	cmp	r3, #2
 8004f3e:	d10d      	bne.n	8004f5c <HAL_RCCEx_GetPeriphCLKFreq+0x7d4>
 8004f40:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004f42:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8004f46:	d109      	bne.n	8004f5c <HAL_RCCEx_GetPeriphCLKFreq+0x7d4>
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 8004f48:	4b1e      	ldr	r3, [pc, #120]	@ (8004fc4 <HAL_RCCEx_GetPeriphCLKFreq+0x83c>)
 8004f4a:	681b      	ldr	r3, [r3, #0]
 8004f4c:	08db      	lsrs	r3, r3, #3
 8004f4e:	f003 0303 	and.w	r3, r3, #3
 8004f52:	4a1d      	ldr	r2, [pc, #116]	@ (8004fc8 <HAL_RCCEx_GetPeriphCLKFreq+0x840>)
 8004f54:	fa22 f303 	lsr.w	r3, r2, r3
 8004f58:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 8004f5a:	e34a      	b.n	80055f2 <HAL_RCCEx_GetPeriphCLKFreq+0xe6a>
          frequency = 0U;
 8004f5c:	2300      	movs	r3, #0
 8004f5e:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 8004f60:	e347      	b.n	80055f2 <HAL_RCCEx_GetPeriphCLKFreq+0xe6a>

#if defined(I3C2)
      case RCC_PERIPHCLK_I3C2:
        /* Get the current I3C2 source */
        srcclk = __HAL_RCC_GET_I3C2_SOURCE();
 8004f62:	4b18      	ldr	r3, [pc, #96]	@ (8004fc4 <HAL_RCCEx_GetPeriphCLKFreq+0x83c>)
 8004f64:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 8004f68:	f003 6340 	and.w	r3, r3, #201326592	@ 0xc000000
 8004f6c:	62bb      	str	r3, [r7, #40]	@ 0x28
        if (srcclk == RCC_I3C2CLKSOURCE_PCLK3)
 8004f6e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004f70:	2b00      	cmp	r3, #0
 8004f72:	d103      	bne.n	8004f7c <HAL_RCCEx_GetPeriphCLKFreq+0x7f4>
        {
          frequency = HAL_RCC_GetPCLK3Freq();
 8004f74:	f7fe faf6 	bl	8003564 <HAL_RCC_GetPCLK3Freq>
 8004f78:	62f8      	str	r0, [r7, #44]	@ 0x2c
        /* Clock not enabled for I3C2 */
        else
        {
          frequency = 0U;
        }
        break;
 8004f7a:	e33a      	b.n	80055f2 <HAL_RCCEx_GetPeriphCLKFreq+0xe6a>
        else if (srcclk ==  RCC_I3C2CLKSOURCE_PLL2R)
 8004f7c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004f7e:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8004f82:	d107      	bne.n	8004f94 <HAL_RCCEx_GetPeriphCLKFreq+0x80c>
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8004f84:	f107 030c 	add.w	r3, r7, #12
 8004f88:	4618      	mov	r0, r3
 8004f8a:	f7ff fa91 	bl	80044b0 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_R_Frequency;
 8004f8e:	697b      	ldr	r3, [r7, #20]
 8004f90:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 8004f92:	e32e      	b.n	80055f2 <HAL_RCCEx_GetPeriphCLKFreq+0xe6a>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_I3C2CLKSOURCE_HSI))
 8004f94:	4b0b      	ldr	r3, [pc, #44]	@ (8004fc4 <HAL_RCCEx_GetPeriphCLKFreq+0x83c>)
 8004f96:	681b      	ldr	r3, [r3, #0]
 8004f98:	f003 0302 	and.w	r3, r3, #2
 8004f9c:	2b02      	cmp	r3, #2
 8004f9e:	d10d      	bne.n	8004fbc <HAL_RCCEx_GetPeriphCLKFreq+0x834>
 8004fa0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004fa2:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8004fa6:	d109      	bne.n	8004fbc <HAL_RCCEx_GetPeriphCLKFreq+0x834>
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 8004fa8:	4b06      	ldr	r3, [pc, #24]	@ (8004fc4 <HAL_RCCEx_GetPeriphCLKFreq+0x83c>)
 8004faa:	681b      	ldr	r3, [r3, #0]
 8004fac:	08db      	lsrs	r3, r3, #3
 8004fae:	f003 0303 	and.w	r3, r3, #3
 8004fb2:	4a05      	ldr	r2, [pc, #20]	@ (8004fc8 <HAL_RCCEx_GetPeriphCLKFreq+0x840>)
 8004fb4:	fa22 f303 	lsr.w	r3, r2, r3
 8004fb8:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 8004fba:	e31a      	b.n	80055f2 <HAL_RCCEx_GetPeriphCLKFreq+0xe6a>
          frequency = 0U;
 8004fbc:	2300      	movs	r3, #0
 8004fbe:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 8004fc0:	e317      	b.n	80055f2 <HAL_RCCEx_GetPeriphCLKFreq+0xe6a>
 8004fc2:	bf00      	nop
 8004fc4:	44020c00 	.word	0x44020c00
 8004fc8:	03d09000 	.word	0x03d09000
 8004fcc:	003d0900 	.word	0x003d0900
#endif /* I3C2*/

      case RCC_PERIPHCLK_LPTIM1:
        /* Get the current LPTIM1 source */
        srcclk = __HAL_RCC_GET_LPTIM1_SOURCE();
 8004fd0:	4b9b      	ldr	r3, [pc, #620]	@ (8005240 <HAL_RCCEx_GetPeriphCLKFreq+0xab8>)
 8004fd2:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
 8004fd6:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 8004fda:	62bb      	str	r3, [r7, #40]	@ 0x28
 8004fdc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004fde:	f5b3 6fa0 	cmp.w	r3, #1280	@ 0x500
 8004fe2:	d044      	beq.n	800506e <HAL_RCCEx_GetPeriphCLKFreq+0x8e6>
 8004fe4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004fe6:	f5b3 6fa0 	cmp.w	r3, #1280	@ 0x500
 8004fea:	d879      	bhi.n	80050e0 <HAL_RCCEx_GetPeriphCLKFreq+0x958>
 8004fec:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004fee:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004ff2:	d02d      	beq.n	8005050 <HAL_RCCEx_GetPeriphCLKFreq+0x8c8>
 8004ff4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004ff6:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004ffa:	d871      	bhi.n	80050e0 <HAL_RCCEx_GetPeriphCLKFreq+0x958>
 8004ffc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004ffe:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8005002:	d017      	beq.n	8005034 <HAL_RCCEx_GetPeriphCLKFreq+0x8ac>
 8005004:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005006:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800500a:	d869      	bhi.n	80050e0 <HAL_RCCEx_GetPeriphCLKFreq+0x958>
 800500c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800500e:	2b00      	cmp	r3, #0
 8005010:	d004      	beq.n	800501c <HAL_RCCEx_GetPeriphCLKFreq+0x894>
 8005012:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005014:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8005018:	d004      	beq.n	8005024 <HAL_RCCEx_GetPeriphCLKFreq+0x89c>
 800501a:	e061      	b.n	80050e0 <HAL_RCCEx_GetPeriphCLKFreq+0x958>

        switch (srcclk)
        {
          case RCC_LPTIM1CLKSOURCE_PCLK3:
          {
            frequency = HAL_RCC_GetPCLK3Freq();
 800501c:	f7fe faa2 	bl	8003564 <HAL_RCC_GetPCLK3Freq>
 8005020:	62f8      	str	r0, [r7, #44]	@ 0x2c
            break;
 8005022:	e060      	b.n	80050e6 <HAL_RCCEx_GetPeriphCLKFreq+0x95e>
          }
          case RCC_LPTIM1CLKSOURCE_PLL2P:
          {
            HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8005024:	f107 030c 	add.w	r3, r7, #12
 8005028:	4618      	mov	r0, r3
 800502a:	f7ff fa41 	bl	80044b0 <HAL_RCCEx_GetPLL2ClockFreq>
            frequency = pll2_clocks.PLL2_P_Frequency;
 800502e:	68fb      	ldr	r3, [r7, #12]
 8005030:	62fb      	str	r3, [r7, #44]	@ 0x2c
            break;
 8005032:	e058      	b.n	80050e6 <HAL_RCCEx_GetPeriphCLKFreq+0x95e>
            break;
          }
#endif /* RCC_LPTIM1CLKSOURCE_PLL3R */
          case RCC_LPTIM1CLKSOURCE_LSE:
          {
            if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY))
 8005034:	4b82      	ldr	r3, [pc, #520]	@ (8005240 <HAL_RCCEx_GetPeriphCLKFreq+0xab8>)
 8005036:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 800503a:	f003 0302 	and.w	r3, r3, #2
 800503e:	2b02      	cmp	r3, #2
 8005040:	d103      	bne.n	800504a <HAL_RCCEx_GetPeriphCLKFreq+0x8c2>
            {
              frequency = LSE_VALUE;
 8005042:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8005046:	62fb      	str	r3, [r7, #44]	@ 0x2c
            }
            else
            {
              frequency = 0;
            }
            break;
 8005048:	e04d      	b.n	80050e6 <HAL_RCCEx_GetPeriphCLKFreq+0x95e>
              frequency = 0;
 800504a:	2300      	movs	r3, #0
 800504c:	62fb      	str	r3, [r7, #44]	@ 0x2c
            break;
 800504e:	e04a      	b.n	80050e6 <HAL_RCCEx_GetPeriphCLKFreq+0x95e>
          }
          case RCC_LPTIM1CLKSOURCE_LSI:
          {
            if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIRDY))
 8005050:	4b7b      	ldr	r3, [pc, #492]	@ (8005240 <HAL_RCCEx_GetPeriphCLKFreq+0xab8>)
 8005052:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8005056:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800505a:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800505e:	d103      	bne.n	8005068 <HAL_RCCEx_GetPeriphCLKFreq+0x8e0>
            {
              frequency = LSI_VALUE;
 8005060:	f44f 43fa 	mov.w	r3, #32000	@ 0x7d00
 8005064:	62fb      	str	r3, [r7, #44]	@ 0x2c
            }
            else
            {
              frequency = 0;
            }
            break;
 8005066:	e03e      	b.n	80050e6 <HAL_RCCEx_GetPeriphCLKFreq+0x95e>
              frequency = 0;
 8005068:	2300      	movs	r3, #0
 800506a:	62fb      	str	r3, [r7, #44]	@ 0x2c
            break;
 800506c:	e03b      	b.n	80050e6 <HAL_RCCEx_GetPeriphCLKFreq+0x95e>
          }
          case RCC_LPTIM1CLKSOURCE_CLKP: /* CLKP is the clock source for LPTIM1 */
          {
            ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 800506e:	4b74      	ldr	r3, [pc, #464]	@ (8005240 <HAL_RCCEx_GetPeriphCLKFreq+0xab8>)
 8005070:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8005074:	f003 4340 	and.w	r3, r3, #3221225472	@ 0xc0000000
 8005078:	627b      	str	r3, [r7, #36]	@ 0x24

            if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 800507a:	4b71      	ldr	r3, [pc, #452]	@ (8005240 <HAL_RCCEx_GetPeriphCLKFreq+0xab8>)
 800507c:	681b      	ldr	r3, [r3, #0]
 800507e:	f003 0302 	and.w	r3, r3, #2
 8005082:	2b02      	cmp	r3, #2
 8005084:	d10c      	bne.n	80050a0 <HAL_RCCEx_GetPeriphCLKFreq+0x918>
 8005086:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005088:	2b00      	cmp	r3, #0
 800508a:	d109      	bne.n	80050a0 <HAL_RCCEx_GetPeriphCLKFreq+0x918>
            {
              /* In Case the CKPER Source is HSI */
              frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 800508c:	4b6c      	ldr	r3, [pc, #432]	@ (8005240 <HAL_RCCEx_GetPeriphCLKFreq+0xab8>)
 800508e:	681b      	ldr	r3, [r3, #0]
 8005090:	08db      	lsrs	r3, r3, #3
 8005092:	f003 0303 	and.w	r3, r3, #3
 8005096:	4a6b      	ldr	r2, [pc, #428]	@ (8005244 <HAL_RCCEx_GetPeriphCLKFreq+0xabc>)
 8005098:	fa22 f303 	lsr.w	r3, r2, r3
 800509c:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800509e:	e01e      	b.n	80050de <HAL_RCCEx_GetPeriphCLKFreq+0x956>
            }

            else if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 80050a0:	4b67      	ldr	r3, [pc, #412]	@ (8005240 <HAL_RCCEx_GetPeriphCLKFreq+0xab8>)
 80050a2:	681b      	ldr	r3, [r3, #0]
 80050a4:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80050a8:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80050ac:	d106      	bne.n	80050bc <HAL_RCCEx_GetPeriphCLKFreq+0x934>
 80050ae:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80050b0:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80050b4:	d102      	bne.n	80050bc <HAL_RCCEx_GetPeriphCLKFreq+0x934>
            {
              /* In Case the CKPER Source is CSI */
              frequency = CSI_VALUE;
 80050b6:	4b64      	ldr	r3, [pc, #400]	@ (8005248 <HAL_RCCEx_GetPeriphCLKFreq+0xac0>)
 80050b8:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80050ba:	e010      	b.n	80050de <HAL_RCCEx_GetPeriphCLKFreq+0x956>
            }

            else if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 80050bc:	4b60      	ldr	r3, [pc, #384]	@ (8005240 <HAL_RCCEx_GetPeriphCLKFreq+0xab8>)
 80050be:	681b      	ldr	r3, [r3, #0]
 80050c0:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80050c4:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 80050c8:	d106      	bne.n	80050d8 <HAL_RCCEx_GetPeriphCLKFreq+0x950>
 80050ca:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80050cc:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 80050d0:	d102      	bne.n	80050d8 <HAL_RCCEx_GetPeriphCLKFreq+0x950>
            {
              /* In Case the CKPER Source is HSE */
              frequency = HSE_VALUE;
 80050d2:	4b5e      	ldr	r3, [pc, #376]	@ (800524c <HAL_RCCEx_GetPeriphCLKFreq+0xac4>)
 80050d4:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80050d6:	e002      	b.n	80050de <HAL_RCCEx_GetPeriphCLKFreq+0x956>
            }

            else
            {
              /* In Case the CKPER is disabled*/
              frequency = 0;
 80050d8:	2300      	movs	r3, #0
 80050da:	62fb      	str	r3, [r7, #44]	@ 0x2c
            }

            break;
 80050dc:	e003      	b.n	80050e6 <HAL_RCCEx_GetPeriphCLKFreq+0x95e>
 80050de:	e002      	b.n	80050e6 <HAL_RCCEx_GetPeriphCLKFreq+0x95e>
          }
          default :
          {
            frequency = 0U;
 80050e0:	2300      	movs	r3, #0
 80050e2:	62fb      	str	r3, [r7, #44]	@ 0x2c
            break;
 80050e4:	bf00      	nop
          }
        }
        break;
 80050e6:	e284      	b.n	80055f2 <HAL_RCCEx_GetPeriphCLKFreq+0xe6a>

      case RCC_PERIPHCLK_LPTIM2:
        /* Get the current LPTIM2 source */
        srcclk = __HAL_RCC_GET_LPTIM2_SOURCE();
 80050e8:	4b55      	ldr	r3, [pc, #340]	@ (8005240 <HAL_RCCEx_GetPeriphCLKFreq+0xab8>)
 80050ea:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
 80050ee:	f403 43e0 	and.w	r3, r3, #28672	@ 0x7000
 80050f2:	62bb      	str	r3, [r7, #40]	@ 0x28
 80050f4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80050f6:	f5b3 4fa0 	cmp.w	r3, #20480	@ 0x5000
 80050fa:	d044      	beq.n	8005186 <HAL_RCCEx_GetPeriphCLKFreq+0x9fe>
 80050fc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80050fe:	f5b3 4fa0 	cmp.w	r3, #20480	@ 0x5000
 8005102:	d879      	bhi.n	80051f8 <HAL_RCCEx_GetPeriphCLKFreq+0xa70>
 8005104:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005106:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800510a:	d02d      	beq.n	8005168 <HAL_RCCEx_GetPeriphCLKFreq+0x9e0>
 800510c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800510e:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8005112:	d871      	bhi.n	80051f8 <HAL_RCCEx_GetPeriphCLKFreq+0xa70>
 8005114:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005116:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 800511a:	d017      	beq.n	800514c <HAL_RCCEx_GetPeriphCLKFreq+0x9c4>
 800511c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800511e:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 8005122:	d869      	bhi.n	80051f8 <HAL_RCCEx_GetPeriphCLKFreq+0xa70>
 8005124:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005126:	2b00      	cmp	r3, #0
 8005128:	d004      	beq.n	8005134 <HAL_RCCEx_GetPeriphCLKFreq+0x9ac>
 800512a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800512c:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8005130:	d004      	beq.n	800513c <HAL_RCCEx_GetPeriphCLKFreq+0x9b4>
 8005132:	e061      	b.n	80051f8 <HAL_RCCEx_GetPeriphCLKFreq+0xa70>

        switch (srcclk)
        {
          case RCC_LPTIM2CLKSOURCE_PCLK1:
          {
            frequency = HAL_RCC_GetPCLK1Freq();
 8005134:	f7fe f9ea 	bl	800350c <HAL_RCC_GetPCLK1Freq>
 8005138:	62f8      	str	r0, [r7, #44]	@ 0x2c
            break;
 800513a:	e060      	b.n	80051fe <HAL_RCCEx_GetPeriphCLKFreq+0xa76>
          }
          case RCC_LPTIM2CLKSOURCE_PLL2P:
          {
            HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800513c:	f107 030c 	add.w	r3, r7, #12
 8005140:	4618      	mov	r0, r3
 8005142:	f7ff f9b5 	bl	80044b0 <HAL_RCCEx_GetPLL2ClockFreq>
            frequency = pll2_clocks.PLL2_P_Frequency;
 8005146:	68fb      	ldr	r3, [r7, #12]
 8005148:	62fb      	str	r3, [r7, #44]	@ 0x2c
            break;
 800514a:	e058      	b.n	80051fe <HAL_RCCEx_GetPeriphCLKFreq+0xa76>
            break;
          }
#endif /* RCC_LPTIM2CLKSOURCE_PLL3R */
          case RCC_LPTIM2CLKSOURCE_LSE:
          {
            if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY))
 800514c:	4b3c      	ldr	r3, [pc, #240]	@ (8005240 <HAL_RCCEx_GetPeriphCLKFreq+0xab8>)
 800514e:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8005152:	f003 0302 	and.w	r3, r3, #2
 8005156:	2b02      	cmp	r3, #2
 8005158:	d103      	bne.n	8005162 <HAL_RCCEx_GetPeriphCLKFreq+0x9da>
            {
              frequency = LSE_VALUE;
 800515a:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800515e:	62fb      	str	r3, [r7, #44]	@ 0x2c
            }
            else
            {
              frequency = 0;
            }
            break;
 8005160:	e04d      	b.n	80051fe <HAL_RCCEx_GetPeriphCLKFreq+0xa76>
              frequency = 0;
 8005162:	2300      	movs	r3, #0
 8005164:	62fb      	str	r3, [r7, #44]	@ 0x2c
            break;
 8005166:	e04a      	b.n	80051fe <HAL_RCCEx_GetPeriphCLKFreq+0xa76>
          }
          case RCC_LPTIM2CLKSOURCE_LSI:
          {
            if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIRDY))
 8005168:	4b35      	ldr	r3, [pc, #212]	@ (8005240 <HAL_RCCEx_GetPeriphCLKFreq+0xab8>)
 800516a:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 800516e:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8005172:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8005176:	d103      	bne.n	8005180 <HAL_RCCEx_GetPeriphCLKFreq+0x9f8>
            {
              frequency = LSI_VALUE;
 8005178:	f44f 43fa 	mov.w	r3, #32000	@ 0x7d00
 800517c:	62fb      	str	r3, [r7, #44]	@ 0x2c
            }
            else
            {
              frequency = 0;
            }
            break;
 800517e:	e03e      	b.n	80051fe <HAL_RCCEx_GetPeriphCLKFreq+0xa76>
              frequency = 0;
 8005180:	2300      	movs	r3, #0
 8005182:	62fb      	str	r3, [r7, #44]	@ 0x2c
            break;
 8005184:	e03b      	b.n	80051fe <HAL_RCCEx_GetPeriphCLKFreq+0xa76>
          }
          case RCC_LPTIM2CLKSOURCE_CLKP: /* CLKP is the clock source for LPTIM2 */
          {
            ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 8005186:	4b2e      	ldr	r3, [pc, #184]	@ (8005240 <HAL_RCCEx_GetPeriphCLKFreq+0xab8>)
 8005188:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 800518c:	f003 4340 	and.w	r3, r3, #3221225472	@ 0xc0000000
 8005190:	627b      	str	r3, [r7, #36]	@ 0x24

            if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 8005192:	4b2b      	ldr	r3, [pc, #172]	@ (8005240 <HAL_RCCEx_GetPeriphCLKFreq+0xab8>)
 8005194:	681b      	ldr	r3, [r3, #0]
 8005196:	f003 0302 	and.w	r3, r3, #2
 800519a:	2b02      	cmp	r3, #2
 800519c:	d10c      	bne.n	80051b8 <HAL_RCCEx_GetPeriphCLKFreq+0xa30>
 800519e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80051a0:	2b00      	cmp	r3, #0
 80051a2:	d109      	bne.n	80051b8 <HAL_RCCEx_GetPeriphCLKFreq+0xa30>
            {
              /* In Case the CKPER Source is HSI */
              frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 80051a4:	4b26      	ldr	r3, [pc, #152]	@ (8005240 <HAL_RCCEx_GetPeriphCLKFreq+0xab8>)
 80051a6:	681b      	ldr	r3, [r3, #0]
 80051a8:	08db      	lsrs	r3, r3, #3
 80051aa:	f003 0303 	and.w	r3, r3, #3
 80051ae:	4a25      	ldr	r2, [pc, #148]	@ (8005244 <HAL_RCCEx_GetPeriphCLKFreq+0xabc>)
 80051b0:	fa22 f303 	lsr.w	r3, r2, r3
 80051b4:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80051b6:	e01e      	b.n	80051f6 <HAL_RCCEx_GetPeriphCLKFreq+0xa6e>
            }

            else if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 80051b8:	4b21      	ldr	r3, [pc, #132]	@ (8005240 <HAL_RCCEx_GetPeriphCLKFreq+0xab8>)
 80051ba:	681b      	ldr	r3, [r3, #0]
 80051bc:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80051c0:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80051c4:	d106      	bne.n	80051d4 <HAL_RCCEx_GetPeriphCLKFreq+0xa4c>
 80051c6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80051c8:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80051cc:	d102      	bne.n	80051d4 <HAL_RCCEx_GetPeriphCLKFreq+0xa4c>
            {
              /* In Case the CKPER Source is CSI */
              frequency = CSI_VALUE;
 80051ce:	4b1e      	ldr	r3, [pc, #120]	@ (8005248 <HAL_RCCEx_GetPeriphCLKFreq+0xac0>)
 80051d0:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80051d2:	e010      	b.n	80051f6 <HAL_RCCEx_GetPeriphCLKFreq+0xa6e>
            }

            else if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 80051d4:	4b1a      	ldr	r3, [pc, #104]	@ (8005240 <HAL_RCCEx_GetPeriphCLKFreq+0xab8>)
 80051d6:	681b      	ldr	r3, [r3, #0]
 80051d8:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80051dc:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 80051e0:	d106      	bne.n	80051f0 <HAL_RCCEx_GetPeriphCLKFreq+0xa68>
 80051e2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80051e4:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 80051e8:	d102      	bne.n	80051f0 <HAL_RCCEx_GetPeriphCLKFreq+0xa68>
            {
              /* In Case the CKPER Source is HSE */
              frequency = HSE_VALUE;
 80051ea:	4b18      	ldr	r3, [pc, #96]	@ (800524c <HAL_RCCEx_GetPeriphCLKFreq+0xac4>)
 80051ec:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80051ee:	e002      	b.n	80051f6 <HAL_RCCEx_GetPeriphCLKFreq+0xa6e>
            }

            else
            {
              /* In Case the CKPER is disabled*/
              frequency = 0;
 80051f0:	2300      	movs	r3, #0
 80051f2:	62fb      	str	r3, [r7, #44]	@ 0x2c
            }

            break;
 80051f4:	e003      	b.n	80051fe <HAL_RCCEx_GetPeriphCLKFreq+0xa76>
 80051f6:	e002      	b.n	80051fe <HAL_RCCEx_GetPeriphCLKFreq+0xa76>
          }
          default :
          {
            frequency = 0U;
 80051f8:	2300      	movs	r3, #0
 80051fa:	62fb      	str	r3, [r7, #44]	@ 0x2c
            break;
 80051fc:	bf00      	nop
          }
        }
        break;
 80051fe:	e1f8      	b.n	80055f2 <HAL_RCCEx_GetPeriphCLKFreq+0xe6a>
        break;
#endif /* LPTIM6 */

      case RCC_PERIPHCLK_FDCAN:
        /* Get the current FDCAN kernel source */
        srcclk = __HAL_RCC_GET_FDCAN_SOURCE();
 8005200:	4b0f      	ldr	r3, [pc, #60]	@ (8005240 <HAL_RCCEx_GetPeriphCLKFreq+0xab8>)
 8005202:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8005206:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800520a:	62bb      	str	r3, [r7, #40]	@ 0x28

        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (srcclk == RCC_FDCANCLKSOURCE_HSE))
 800520c:	4b0c      	ldr	r3, [pc, #48]	@ (8005240 <HAL_RCCEx_GetPeriphCLKFreq+0xab8>)
 800520e:	681b      	ldr	r3, [r3, #0]
 8005210:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005214:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8005218:	d105      	bne.n	8005226 <HAL_RCCEx_GetPeriphCLKFreq+0xa9e>
 800521a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800521c:	2b00      	cmp	r3, #0
 800521e:	d102      	bne.n	8005226 <HAL_RCCEx_GetPeriphCLKFreq+0xa9e>
        {
          frequency = HSE_VALUE;
 8005220:	4b0a      	ldr	r3, [pc, #40]	@ (800524c <HAL_RCCEx_GetPeriphCLKFreq+0xac4>)
 8005222:	62fb      	str	r3, [r7, #44]	@ 0x2c
        /* Clock not enabled for FDCAN */
        else
        {
          frequency = 0U;
        }
        break;
 8005224:	e1e5      	b.n	80055f2 <HAL_RCCEx_GetPeriphCLKFreq+0xe6a>
        else if (srcclk == RCC_FDCANCLKSOURCE_PLL1Q)
 8005226:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005228:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800522c:	d110      	bne.n	8005250 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 800522e:	f107 0318 	add.w	r3, r7, #24
 8005232:	4618      	mov	r0, r3
 8005234:	f7fe ffd0 	bl	80041d8 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 8005238:	69fb      	ldr	r3, [r7, #28]
 800523a:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 800523c:	e1d9      	b.n	80055f2 <HAL_RCCEx_GetPeriphCLKFreq+0xe6a>
 800523e:	bf00      	nop
 8005240:	44020c00 	.word	0x44020c00
 8005244:	03d09000 	.word	0x03d09000
 8005248:	003d0900 	.word	0x003d0900
 800524c:	016e3600 	.word	0x016e3600
        else if (srcclk == RCC_FDCANCLKSOURCE_PLL2Q)
 8005250:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005252:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8005256:	d107      	bne.n	8005268 <HAL_RCCEx_GetPeriphCLKFreq+0xae0>
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8005258:	f107 030c 	add.w	r3, r7, #12
 800525c:	4618      	mov	r0, r3
 800525e:	f7ff f927 	bl	80044b0 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 8005262:	693b      	ldr	r3, [r7, #16]
 8005264:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 8005266:	e1c4      	b.n	80055f2 <HAL_RCCEx_GetPeriphCLKFreq+0xe6a>
          frequency = 0U;
 8005268:	2300      	movs	r3, #0
 800526a:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 800526c:	e1c1      	b.n	80055f2 <HAL_RCCEx_GetPeriphCLKFreq+0xe6a>

      case RCC_PERIPHCLK_SPI1:
        /* Get the current SPI1 kernel source */
        srcclk = __HAL_RCC_GET_SPI1_SOURCE();
 800526e:	4b9d      	ldr	r3, [pc, #628]	@ (80054e4 <HAL_RCCEx_GetPeriphCLKFreq+0xd5c>)
 8005270:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8005274:	f003 0307 	and.w	r3, r3, #7
 8005278:	62bb      	str	r3, [r7, #40]	@ 0x28
 800527a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800527c:	2b04      	cmp	r3, #4
 800527e:	d859      	bhi.n	8005334 <HAL_RCCEx_GetPeriphCLKFreq+0xbac>
 8005280:	a201      	add	r2, pc, #4	@ (adr r2, 8005288 <HAL_RCCEx_GetPeriphCLKFreq+0xb00>)
 8005282:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005286:	bf00      	nop
 8005288:	0800529d 	.word	0x0800529d
 800528c:	080052ad 	.word	0x080052ad
 8005290:	08005335 	.word	0x08005335
 8005294:	080052bd 	.word	0x080052bd
 8005298:	080052c3 	.word	0x080052c3
        switch (srcclk)
        {
          case RCC_SPI1CLKSOURCE_PLL1Q:
          {
            HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 800529c:	f107 0318 	add.w	r3, r7, #24
 80052a0:	4618      	mov	r0, r3
 80052a2:	f7fe ff99 	bl	80041d8 <HAL_RCCEx_GetPLL1ClockFreq>
            frequency = pll1_clocks.PLL1_Q_Frequency;
 80052a6:	69fb      	ldr	r3, [r7, #28]
 80052a8:	62fb      	str	r3, [r7, #44]	@ 0x2c
            break;
 80052aa:	e046      	b.n	800533a <HAL_RCCEx_GetPeriphCLKFreq+0xbb2>
          }
          case RCC_SPI1CLKSOURCE_PLL2P:
          {
            HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 80052ac:	f107 030c 	add.w	r3, r7, #12
 80052b0:	4618      	mov	r0, r3
 80052b2:	f7ff f8fd 	bl	80044b0 <HAL_RCCEx_GetPLL2ClockFreq>
            frequency = pll2_clocks.PLL2_P_Frequency;
 80052b6:	68fb      	ldr	r3, [r7, #12]
 80052b8:	62fb      	str	r3, [r7, #44]	@ 0x2c
            break;
 80052ba:	e03e      	b.n	800533a <HAL_RCCEx_GetPeriphCLKFreq+0xbb2>
            break;
          }
#endif /* RCC_SPI1CLKSOURCE_PLL3P */
          case RCC_SPI1CLKSOURCE_PIN:
          {
            frequency = EXTERNAL_CLOCK_VALUE;
 80052bc:	4b8a      	ldr	r3, [pc, #552]	@ (80054e8 <HAL_RCCEx_GetPeriphCLKFreq+0xd60>)
 80052be:	62fb      	str	r3, [r7, #44]	@ 0x2c
            break;
 80052c0:	e03b      	b.n	800533a <HAL_RCCEx_GetPeriphCLKFreq+0xbb2>
          }
          case RCC_SPI1CLKSOURCE_CLKP:
          {
            ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 80052c2:	4b88      	ldr	r3, [pc, #544]	@ (80054e4 <HAL_RCCEx_GetPeriphCLKFreq+0xd5c>)
 80052c4:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 80052c8:	f003 4340 	and.w	r3, r3, #3221225472	@ 0xc0000000
 80052cc:	627b      	str	r3, [r7, #36]	@ 0x24

            if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 80052ce:	4b85      	ldr	r3, [pc, #532]	@ (80054e4 <HAL_RCCEx_GetPeriphCLKFreq+0xd5c>)
 80052d0:	681b      	ldr	r3, [r3, #0]
 80052d2:	f003 0302 	and.w	r3, r3, #2
 80052d6:	2b02      	cmp	r3, #2
 80052d8:	d10c      	bne.n	80052f4 <HAL_RCCEx_GetPeriphCLKFreq+0xb6c>
 80052da:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80052dc:	2b00      	cmp	r3, #0
 80052de:	d109      	bne.n	80052f4 <HAL_RCCEx_GetPeriphCLKFreq+0xb6c>
            {
              /* In Case the CKPER Source is HSI */
              frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 80052e0:	4b80      	ldr	r3, [pc, #512]	@ (80054e4 <HAL_RCCEx_GetPeriphCLKFreq+0xd5c>)
 80052e2:	681b      	ldr	r3, [r3, #0]
 80052e4:	08db      	lsrs	r3, r3, #3
 80052e6:	f003 0303 	and.w	r3, r3, #3
 80052ea:	4a80      	ldr	r2, [pc, #512]	@ (80054ec <HAL_RCCEx_GetPeriphCLKFreq+0xd64>)
 80052ec:	fa22 f303 	lsr.w	r3, r2, r3
 80052f0:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80052f2:	e01e      	b.n	8005332 <HAL_RCCEx_GetPeriphCLKFreq+0xbaa>
            }

            else if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 80052f4:	4b7b      	ldr	r3, [pc, #492]	@ (80054e4 <HAL_RCCEx_GetPeriphCLKFreq+0xd5c>)
 80052f6:	681b      	ldr	r3, [r3, #0]
 80052f8:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80052fc:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8005300:	d106      	bne.n	8005310 <HAL_RCCEx_GetPeriphCLKFreq+0xb88>
 8005302:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005304:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005308:	d102      	bne.n	8005310 <HAL_RCCEx_GetPeriphCLKFreq+0xb88>
            {
              /* In Case the CKPER Source is CSI */
              frequency = CSI_VALUE;
 800530a:	4b79      	ldr	r3, [pc, #484]	@ (80054f0 <HAL_RCCEx_GetPeriphCLKFreq+0xd68>)
 800530c:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800530e:	e010      	b.n	8005332 <HAL_RCCEx_GetPeriphCLKFreq+0xbaa>
            }

            else if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 8005310:	4b74      	ldr	r3, [pc, #464]	@ (80054e4 <HAL_RCCEx_GetPeriphCLKFreq+0xd5c>)
 8005312:	681b      	ldr	r3, [r3, #0]
 8005314:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005318:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800531c:	d106      	bne.n	800532c <HAL_RCCEx_GetPeriphCLKFreq+0xba4>
 800531e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005320:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8005324:	d102      	bne.n	800532c <HAL_RCCEx_GetPeriphCLKFreq+0xba4>
            {
              /* In Case the CKPER Source is HSE */
              frequency = HSE_VALUE;
 8005326:	4b73      	ldr	r3, [pc, #460]	@ (80054f4 <HAL_RCCEx_GetPeriphCLKFreq+0xd6c>)
 8005328:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800532a:	e002      	b.n	8005332 <HAL_RCCEx_GetPeriphCLKFreq+0xbaa>
            }

            else
            {
              /* In Case the CKPER is disabled*/
              frequency = 0;
 800532c:	2300      	movs	r3, #0
 800532e:	62fb      	str	r3, [r7, #44]	@ 0x2c
            }

            break;
 8005330:	e003      	b.n	800533a <HAL_RCCEx_GetPeriphCLKFreq+0xbb2>
 8005332:	e002      	b.n	800533a <HAL_RCCEx_GetPeriphCLKFreq+0xbb2>
          }
          default:
          {
            frequency = 0;
 8005334:	2300      	movs	r3, #0
 8005336:	62fb      	str	r3, [r7, #44]	@ 0x2c
            break;
 8005338:	bf00      	nop
          }
        }
        break;
 800533a:	e15a      	b.n	80055f2 <HAL_RCCEx_GetPeriphCLKFreq+0xe6a>

      case RCC_PERIPHCLK_SPI2:
        /* Get the current SPI2 kernel source */
        srcclk = __HAL_RCC_GET_SPI2_SOURCE();
 800533c:	4b69      	ldr	r3, [pc, #420]	@ (80054e4 <HAL_RCCEx_GetPeriphCLKFreq+0xd5c>)
 800533e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8005342:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8005346:	62bb      	str	r3, [r7, #40]	@ 0x28
 8005348:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800534a:	2b20      	cmp	r3, #32
 800534c:	d022      	beq.n	8005394 <HAL_RCCEx_GetPeriphCLKFreq+0xc0c>
 800534e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005350:	2b20      	cmp	r3, #32
 8005352:	d858      	bhi.n	8005406 <HAL_RCCEx_GetPeriphCLKFreq+0xc7e>
 8005354:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005356:	2b18      	cmp	r3, #24
 8005358:	d019      	beq.n	800538e <HAL_RCCEx_GetPeriphCLKFreq+0xc06>
 800535a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800535c:	2b18      	cmp	r3, #24
 800535e:	d852      	bhi.n	8005406 <HAL_RCCEx_GetPeriphCLKFreq+0xc7e>
 8005360:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005362:	2b00      	cmp	r3, #0
 8005364:	d003      	beq.n	800536e <HAL_RCCEx_GetPeriphCLKFreq+0xbe6>
 8005366:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005368:	2b08      	cmp	r3, #8
 800536a:	d008      	beq.n	800537e <HAL_RCCEx_GetPeriphCLKFreq+0xbf6>
 800536c:	e04b      	b.n	8005406 <HAL_RCCEx_GetPeriphCLKFreq+0xc7e>
        switch (srcclk)
        {
          case RCC_SPI2CLKSOURCE_PLL1Q:
          {
            HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 800536e:	f107 0318 	add.w	r3, r7, #24
 8005372:	4618      	mov	r0, r3
 8005374:	f7fe ff30 	bl	80041d8 <HAL_RCCEx_GetPLL1ClockFreq>
            frequency = pll1_clocks.PLL1_Q_Frequency;
 8005378:	69fb      	ldr	r3, [r7, #28]
 800537a:	62fb      	str	r3, [r7, #44]	@ 0x2c
            break;
 800537c:	e046      	b.n	800540c <HAL_RCCEx_GetPeriphCLKFreq+0xc84>
          }
          case RCC_SPI2CLKSOURCE_PLL2P:
          {
            HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800537e:	f107 030c 	add.w	r3, r7, #12
 8005382:	4618      	mov	r0, r3
 8005384:	f7ff f894 	bl	80044b0 <HAL_RCCEx_GetPLL2ClockFreq>
            frequency = pll2_clocks.PLL2_P_Frequency;
 8005388:	68fb      	ldr	r3, [r7, #12]
 800538a:	62fb      	str	r3, [r7, #44]	@ 0x2c
            break;
 800538c:	e03e      	b.n	800540c <HAL_RCCEx_GetPeriphCLKFreq+0xc84>
            break;
          }
#endif /* RCC_SPI2CLKSOURCE_PLL3P */
          case RCC_SPI2CLKSOURCE_PIN:
          {
            frequency = EXTERNAL_CLOCK_VALUE;
 800538e:	4b56      	ldr	r3, [pc, #344]	@ (80054e8 <HAL_RCCEx_GetPeriphCLKFreq+0xd60>)
 8005390:	62fb      	str	r3, [r7, #44]	@ 0x2c
            break;
 8005392:	e03b      	b.n	800540c <HAL_RCCEx_GetPeriphCLKFreq+0xc84>
          }
          case RCC_SPI2CLKSOURCE_CLKP:
          {
            ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 8005394:	4b53      	ldr	r3, [pc, #332]	@ (80054e4 <HAL_RCCEx_GetPeriphCLKFreq+0xd5c>)
 8005396:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 800539a:	f003 4340 	and.w	r3, r3, #3221225472	@ 0xc0000000
 800539e:	627b      	str	r3, [r7, #36]	@ 0x24

            if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 80053a0:	4b50      	ldr	r3, [pc, #320]	@ (80054e4 <HAL_RCCEx_GetPeriphCLKFreq+0xd5c>)
 80053a2:	681b      	ldr	r3, [r3, #0]
 80053a4:	f003 0302 	and.w	r3, r3, #2
 80053a8:	2b02      	cmp	r3, #2
 80053aa:	d10c      	bne.n	80053c6 <HAL_RCCEx_GetPeriphCLKFreq+0xc3e>
 80053ac:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80053ae:	2b00      	cmp	r3, #0
 80053b0:	d109      	bne.n	80053c6 <HAL_RCCEx_GetPeriphCLKFreq+0xc3e>
            {
              /* In Case the CKPER Source is HSI */
              frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 80053b2:	4b4c      	ldr	r3, [pc, #304]	@ (80054e4 <HAL_RCCEx_GetPeriphCLKFreq+0xd5c>)
 80053b4:	681b      	ldr	r3, [r3, #0]
 80053b6:	08db      	lsrs	r3, r3, #3
 80053b8:	f003 0303 	and.w	r3, r3, #3
 80053bc:	4a4b      	ldr	r2, [pc, #300]	@ (80054ec <HAL_RCCEx_GetPeriphCLKFreq+0xd64>)
 80053be:	fa22 f303 	lsr.w	r3, r2, r3
 80053c2:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80053c4:	e01e      	b.n	8005404 <HAL_RCCEx_GetPeriphCLKFreq+0xc7c>
            }

            else if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 80053c6:	4b47      	ldr	r3, [pc, #284]	@ (80054e4 <HAL_RCCEx_GetPeriphCLKFreq+0xd5c>)
 80053c8:	681b      	ldr	r3, [r3, #0]
 80053ca:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80053ce:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80053d2:	d106      	bne.n	80053e2 <HAL_RCCEx_GetPeriphCLKFreq+0xc5a>
 80053d4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80053d6:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80053da:	d102      	bne.n	80053e2 <HAL_RCCEx_GetPeriphCLKFreq+0xc5a>
            {
              /* In Case the CKPER Source is CSI */
              frequency = CSI_VALUE;
 80053dc:	4b44      	ldr	r3, [pc, #272]	@ (80054f0 <HAL_RCCEx_GetPeriphCLKFreq+0xd68>)
 80053de:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80053e0:	e010      	b.n	8005404 <HAL_RCCEx_GetPeriphCLKFreq+0xc7c>
            }

            else if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 80053e2:	4b40      	ldr	r3, [pc, #256]	@ (80054e4 <HAL_RCCEx_GetPeriphCLKFreq+0xd5c>)
 80053e4:	681b      	ldr	r3, [r3, #0]
 80053e6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80053ea:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 80053ee:	d106      	bne.n	80053fe <HAL_RCCEx_GetPeriphCLKFreq+0xc76>
 80053f0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80053f2:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 80053f6:	d102      	bne.n	80053fe <HAL_RCCEx_GetPeriphCLKFreq+0xc76>
            {
              /* In Case the CKPER Source is HSE */
              frequency = HSE_VALUE;
 80053f8:	4b3e      	ldr	r3, [pc, #248]	@ (80054f4 <HAL_RCCEx_GetPeriphCLKFreq+0xd6c>)
 80053fa:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80053fc:	e002      	b.n	8005404 <HAL_RCCEx_GetPeriphCLKFreq+0xc7c>
            }

            else
            {
              /* In Case the CKPER is disabled*/
              frequency = 0;
 80053fe:	2300      	movs	r3, #0
 8005400:	62fb      	str	r3, [r7, #44]	@ 0x2c
            }

            break;
 8005402:	e003      	b.n	800540c <HAL_RCCEx_GetPeriphCLKFreq+0xc84>
 8005404:	e002      	b.n	800540c <HAL_RCCEx_GetPeriphCLKFreq+0xc84>
          }
          default:
          {
            frequency = 0;
 8005406:	2300      	movs	r3, #0
 8005408:	62fb      	str	r3, [r7, #44]	@ 0x2c
            break;
 800540a:	bf00      	nop
          }
        }
        break;
 800540c:	e0f1      	b.n	80055f2 <HAL_RCCEx_GetPeriphCLKFreq+0xe6a>

      case RCC_PERIPHCLK_SPI3:
        /* Get the current SPI3 kernel source */
        srcclk = __HAL_RCC_GET_SPI3_SOURCE();
 800540e:	4b35      	ldr	r3, [pc, #212]	@ (80054e4 <HAL_RCCEx_GetPeriphCLKFreq+0xd5c>)
 8005410:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8005414:	f403 73e0 	and.w	r3, r3, #448	@ 0x1c0
 8005418:	62bb      	str	r3, [r7, #40]	@ 0x28
 800541a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800541c:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8005420:	d023      	beq.n	800546a <HAL_RCCEx_GetPeriphCLKFreq+0xce2>
 8005422:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005424:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8005428:	d858      	bhi.n	80054dc <HAL_RCCEx_GetPeriphCLKFreq+0xd54>
 800542a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800542c:	2bc0      	cmp	r3, #192	@ 0xc0
 800542e:	d019      	beq.n	8005464 <HAL_RCCEx_GetPeriphCLKFreq+0xcdc>
 8005430:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005432:	2bc0      	cmp	r3, #192	@ 0xc0
 8005434:	d852      	bhi.n	80054dc <HAL_RCCEx_GetPeriphCLKFreq+0xd54>
 8005436:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005438:	2b00      	cmp	r3, #0
 800543a:	d003      	beq.n	8005444 <HAL_RCCEx_GetPeriphCLKFreq+0xcbc>
 800543c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800543e:	2b40      	cmp	r3, #64	@ 0x40
 8005440:	d008      	beq.n	8005454 <HAL_RCCEx_GetPeriphCLKFreq+0xccc>
 8005442:	e04b      	b.n	80054dc <HAL_RCCEx_GetPeriphCLKFreq+0xd54>
        switch (srcclk)
        {
          case RCC_SPI3CLKSOURCE_PLL1Q:
          {
            HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 8005444:	f107 0318 	add.w	r3, r7, #24
 8005448:	4618      	mov	r0, r3
 800544a:	f7fe fec5 	bl	80041d8 <HAL_RCCEx_GetPLL1ClockFreq>
            frequency = pll1_clocks.PLL1_Q_Frequency;
 800544e:	69fb      	ldr	r3, [r7, #28]
 8005450:	62fb      	str	r3, [r7, #44]	@ 0x2c
            break;
 8005452:	e046      	b.n	80054e2 <HAL_RCCEx_GetPeriphCLKFreq+0xd5a>
          }
          case RCC_SPI3CLKSOURCE_PLL2P:
          {
            HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8005454:	f107 030c 	add.w	r3, r7, #12
 8005458:	4618      	mov	r0, r3
 800545a:	f7ff f829 	bl	80044b0 <HAL_RCCEx_GetPLL2ClockFreq>
            frequency = pll2_clocks.PLL2_P_Frequency;
 800545e:	68fb      	ldr	r3, [r7, #12]
 8005460:	62fb      	str	r3, [r7, #44]	@ 0x2c
            break;
 8005462:	e03e      	b.n	80054e2 <HAL_RCCEx_GetPeriphCLKFreq+0xd5a>
            break;
          }
#endif /* RCC_SPI3CLKSOURCE_PLL3P */
          case RCC_SPI3CLKSOURCE_PIN:
          {
            frequency = EXTERNAL_CLOCK_VALUE;
 8005464:	4b20      	ldr	r3, [pc, #128]	@ (80054e8 <HAL_RCCEx_GetPeriphCLKFreq+0xd60>)
 8005466:	62fb      	str	r3, [r7, #44]	@ 0x2c
            break;
 8005468:	e03b      	b.n	80054e2 <HAL_RCCEx_GetPeriphCLKFreq+0xd5a>
          }
          case RCC_SPI3CLKSOURCE_CLKP:
          {
            ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 800546a:	4b1e      	ldr	r3, [pc, #120]	@ (80054e4 <HAL_RCCEx_GetPeriphCLKFreq+0xd5c>)
 800546c:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8005470:	f003 4340 	and.w	r3, r3, #3221225472	@ 0xc0000000
 8005474:	627b      	str	r3, [r7, #36]	@ 0x24

            if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 8005476:	4b1b      	ldr	r3, [pc, #108]	@ (80054e4 <HAL_RCCEx_GetPeriphCLKFreq+0xd5c>)
 8005478:	681b      	ldr	r3, [r3, #0]
 800547a:	f003 0302 	and.w	r3, r3, #2
 800547e:	2b02      	cmp	r3, #2
 8005480:	d10c      	bne.n	800549c <HAL_RCCEx_GetPeriphCLKFreq+0xd14>
 8005482:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005484:	2b00      	cmp	r3, #0
 8005486:	d109      	bne.n	800549c <HAL_RCCEx_GetPeriphCLKFreq+0xd14>
            {
              /* In Case the CKPER Source is HSI */
              frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 8005488:	4b16      	ldr	r3, [pc, #88]	@ (80054e4 <HAL_RCCEx_GetPeriphCLKFreq+0xd5c>)
 800548a:	681b      	ldr	r3, [r3, #0]
 800548c:	08db      	lsrs	r3, r3, #3
 800548e:	f003 0303 	and.w	r3, r3, #3
 8005492:	4a16      	ldr	r2, [pc, #88]	@ (80054ec <HAL_RCCEx_GetPeriphCLKFreq+0xd64>)
 8005494:	fa22 f303 	lsr.w	r3, r2, r3
 8005498:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800549a:	e01e      	b.n	80054da <HAL_RCCEx_GetPeriphCLKFreq+0xd52>
            }

            else if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 800549c:	4b11      	ldr	r3, [pc, #68]	@ (80054e4 <HAL_RCCEx_GetPeriphCLKFreq+0xd5c>)
 800549e:	681b      	ldr	r3, [r3, #0]
 80054a0:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80054a4:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80054a8:	d106      	bne.n	80054b8 <HAL_RCCEx_GetPeriphCLKFreq+0xd30>
 80054aa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80054ac:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80054b0:	d102      	bne.n	80054b8 <HAL_RCCEx_GetPeriphCLKFreq+0xd30>
            {
              /* In Case the CKPER Source is CSI */
              frequency = CSI_VALUE;
 80054b2:	4b0f      	ldr	r3, [pc, #60]	@ (80054f0 <HAL_RCCEx_GetPeriphCLKFreq+0xd68>)
 80054b4:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80054b6:	e010      	b.n	80054da <HAL_RCCEx_GetPeriphCLKFreq+0xd52>
            }

            else if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 80054b8:	4b0a      	ldr	r3, [pc, #40]	@ (80054e4 <HAL_RCCEx_GetPeriphCLKFreq+0xd5c>)
 80054ba:	681b      	ldr	r3, [r3, #0]
 80054bc:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80054c0:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 80054c4:	d106      	bne.n	80054d4 <HAL_RCCEx_GetPeriphCLKFreq+0xd4c>
 80054c6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80054c8:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 80054cc:	d102      	bne.n	80054d4 <HAL_RCCEx_GetPeriphCLKFreq+0xd4c>
            {
              /* In Case the CKPER Source is HSE */
              frequency = HSE_VALUE;
 80054ce:	4b09      	ldr	r3, [pc, #36]	@ (80054f4 <HAL_RCCEx_GetPeriphCLKFreq+0xd6c>)
 80054d0:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80054d2:	e002      	b.n	80054da <HAL_RCCEx_GetPeriphCLKFreq+0xd52>
            }

            else
            {
              /* In Case the CKPER is disabled*/
              frequency = 0;
 80054d4:	2300      	movs	r3, #0
 80054d6:	62fb      	str	r3, [r7, #44]	@ 0x2c
            }

            break;
 80054d8:	e003      	b.n	80054e2 <HAL_RCCEx_GetPeriphCLKFreq+0xd5a>
 80054da:	e002      	b.n	80054e2 <HAL_RCCEx_GetPeriphCLKFreq+0xd5a>
          }
          default:
          {
            frequency = 0;
 80054dc:	2300      	movs	r3, #0
 80054de:	62fb      	str	r3, [r7, #44]	@ 0x2c
            break;
 80054e0:	bf00      	nop
          }
        }
        break;
 80054e2:	e086      	b.n	80055f2 <HAL_RCCEx_GetPeriphCLKFreq+0xe6a>
 80054e4:	44020c00 	.word	0x44020c00
 80054e8:	00bb8000 	.word	0x00bb8000
 80054ec:	03d09000 	.word	0x03d09000
 80054f0:	003d0900 	.word	0x003d0900
 80054f4:	016e3600 	.word	0x016e3600
        break;
#endif /* CEC */

      case RCC_PERIPHCLK_RNG:
        /* Get the current RNG source */
        srcclk = __HAL_RCC_GET_RNG_SOURCE();
 80054f8:	4b40      	ldr	r3, [pc, #256]	@ (80055fc <HAL_RCCEx_GetPeriphCLKFreq+0xe74>)
 80054fa:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 80054fe:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 8005502:	62bb      	str	r3, [r7, #40]	@ 0x28

        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSI48RDY)) && (srcclk == RCC_RNGCLKSOURCE_HSI48))
 8005504:	4b3d      	ldr	r3, [pc, #244]	@ (80055fc <HAL_RCCEx_GetPeriphCLKFreq+0xe74>)
 8005506:	681b      	ldr	r3, [r3, #0]
 8005508:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800550c:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8005510:	d105      	bne.n	800551e <HAL_RCCEx_GetPeriphCLKFreq+0xd96>
 8005512:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005514:	2b00      	cmp	r3, #0
 8005516:	d102      	bne.n	800551e <HAL_RCCEx_GetPeriphCLKFreq+0xd96>
        {
          frequency = HSI48_VALUE;
 8005518:	4b39      	ldr	r3, [pc, #228]	@ (8005600 <HAL_RCCEx_GetPeriphCLKFreq+0xe78>)
 800551a:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800551c:	e031      	b.n	8005582 <HAL_RCCEx_GetPeriphCLKFreq+0xdfa>
        }
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY)) && (srcclk == RCC_RNGCLKSOURCE_PLL1Q))
 800551e:	4b37      	ldr	r3, [pc, #220]	@ (80055fc <HAL_RCCEx_GetPeriphCLKFreq+0xe74>)
 8005520:	681b      	ldr	r3, [r3, #0]
 8005522:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8005526:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800552a:	d10a      	bne.n	8005542 <HAL_RCCEx_GetPeriphCLKFreq+0xdba>
 800552c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800552e:	2b10      	cmp	r3, #16
 8005530:	d107      	bne.n	8005542 <HAL_RCCEx_GetPeriphCLKFreq+0xdba>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 8005532:	f107 0318 	add.w	r3, r7, #24
 8005536:	4618      	mov	r0, r3
 8005538:	f7fe fe4e 	bl	80041d8 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 800553c:	69fb      	ldr	r3, [r7, #28]
 800553e:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8005540:	e01f      	b.n	8005582 <HAL_RCCEx_GetPeriphCLKFreq+0xdfa>
        }
        else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_RNGCLKSOURCE_LSE))
 8005542:	4b2e      	ldr	r3, [pc, #184]	@ (80055fc <HAL_RCCEx_GetPeriphCLKFreq+0xe74>)
 8005544:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8005548:	f003 0302 	and.w	r3, r3, #2
 800554c:	2b02      	cmp	r3, #2
 800554e:	d106      	bne.n	800555e <HAL_RCCEx_GetPeriphCLKFreq+0xdd6>
 8005550:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005552:	2b20      	cmp	r3, #32
 8005554:	d103      	bne.n	800555e <HAL_RCCEx_GetPeriphCLKFreq+0xdd6>
        {
          frequency = LSE_VALUE;
 8005556:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800555a:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800555c:	e011      	b.n	8005582 <HAL_RCCEx_GetPeriphCLKFreq+0xdfa>
        }
        else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIRDY)) && (srcclk == RCC_RNGCLKSOURCE_LSI))
 800555e:	4b27      	ldr	r3, [pc, #156]	@ (80055fc <HAL_RCCEx_GetPeriphCLKFreq+0xe74>)
 8005560:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8005564:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8005568:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800556c:	d106      	bne.n	800557c <HAL_RCCEx_GetPeriphCLKFreq+0xdf4>
 800556e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005570:	2b30      	cmp	r3, #48	@ 0x30
 8005572:	d103      	bne.n	800557c <HAL_RCCEx_GetPeriphCLKFreq+0xdf4>
        {
          frequency = LSI_VALUE;
 8005574:	f44f 43fa 	mov.w	r3, #32000	@ 0x7d00
 8005578:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800557a:	e002      	b.n	8005582 <HAL_RCCEx_GetPeriphCLKFreq+0xdfa>
        }

        /* Clock not enabled for RNG */
        else
        {
          frequency = 0U;
 800557c:	2300      	movs	r3, #0
 800557e:	62fb      	str	r3, [r7, #44]	@ 0x2c
        }
        break;
 8005580:	e037      	b.n	80055f2 <HAL_RCCEx_GetPeriphCLKFreq+0xe6a>
 8005582:	e036      	b.n	80055f2 <HAL_RCCEx_GetPeriphCLKFreq+0xe6a>

#if defined(USB_DRD_FS)
      case RCC_PERIPHCLK_USB:
        /* Get the current USB kernel source */
        srcclk = __HAL_RCC_GET_USB_SOURCE();
 8005584:	4b1d      	ldr	r3, [pc, #116]	@ (80055fc <HAL_RCCEx_GetPeriphCLKFreq+0xe74>)
 8005586:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 800558a:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 800558e:	62bb      	str	r3, [r7, #40]	@ 0x28

        if (srcclk == RCC_USBCLKSOURCE_PLL1Q)
 8005590:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005592:	2b10      	cmp	r3, #16
 8005594:	d107      	bne.n	80055a6 <HAL_RCCEx_GetPeriphCLKFreq+0xe1e>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 8005596:	f107 0318 	add.w	r3, r7, #24
 800559a:	4618      	mov	r0, r3
 800559c:	f7fe fe1c 	bl	80041d8 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 80055a0:	69fb      	ldr	r3, [r7, #28]
 80055a2:	62fb      	str	r3, [r7, #44]	@ 0x2c
          break;
 80055a4:	e025      	b.n	80055f2 <HAL_RCCEx_GetPeriphCLKFreq+0xe6a>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
          frequency = pll3_clocks.PLL3_Q_Frequency;
        }
#else
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY)) && (srcclk == RCC_USBCLKSOURCE_PLL2Q))
 80055a6:	4b15      	ldr	r3, [pc, #84]	@ (80055fc <HAL_RCCEx_GetPeriphCLKFreq+0xe74>)
 80055a8:	681b      	ldr	r3, [r3, #0]
 80055aa:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80055ae:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80055b2:	d10a      	bne.n	80055ca <HAL_RCCEx_GetPeriphCLKFreq+0xe42>
 80055b4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80055b6:	2b20      	cmp	r3, #32
 80055b8:	d107      	bne.n	80055ca <HAL_RCCEx_GetPeriphCLKFreq+0xe42>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 80055ba:	f107 030c 	add.w	r3, r7, #12
 80055be:	4618      	mov	r0, r3
 80055c0:	f7fe ff76 	bl	80044b0 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 80055c4:	693b      	ldr	r3, [r7, #16]
 80055c6:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80055c8:	e00f      	b.n	80055ea <HAL_RCCEx_GetPeriphCLKFreq+0xe62>
        }
#endif /* RCC_USBCLKSOURCE_PLL3 */
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSI48RDY)) && (srcclk == RCC_USBCLKSOURCE_HSI48))
 80055ca:	4b0c      	ldr	r3, [pc, #48]	@ (80055fc <HAL_RCCEx_GetPeriphCLKFreq+0xe74>)
 80055cc:	681b      	ldr	r3, [r3, #0]
 80055ce:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80055d2:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80055d6:	d105      	bne.n	80055e4 <HAL_RCCEx_GetPeriphCLKFreq+0xe5c>
 80055d8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80055da:	2b30      	cmp	r3, #48	@ 0x30
 80055dc:	d102      	bne.n	80055e4 <HAL_RCCEx_GetPeriphCLKFreq+0xe5c>
        {
          frequency = HSI48_VALUE;
 80055de:	4b08      	ldr	r3, [pc, #32]	@ (8005600 <HAL_RCCEx_GetPeriphCLKFreq+0xe78>)
 80055e0:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80055e2:	e002      	b.n	80055ea <HAL_RCCEx_GetPeriphCLKFreq+0xe62>
        }
        /* Clock not enabled for USB */
        else
        {
          frequency = 0U;
 80055e4:	2300      	movs	r3, #0
 80055e6:	62fb      	str	r3, [r7, #44]	@ 0x2c
        }

        break;
 80055e8:	e003      	b.n	80055f2 <HAL_RCCEx_GetPeriphCLKFreq+0xe6a>
 80055ea:	e002      	b.n	80055f2 <HAL_RCCEx_GetPeriphCLKFreq+0xe6a>


      default:
        frequency = 0U;
 80055ec:	2300      	movs	r3, #0
 80055ee:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 80055f0:	bf00      	nop
#endif /* USB_DRD_FS */
    }
  }
  return (frequency);
 80055f2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
}
 80055f4:	4618      	mov	r0, r3
 80055f6:	3730      	adds	r7, #48	@ 0x30
 80055f8:	46bd      	mov	sp, r7
 80055fa:	bd80      	pop	{r7, pc}
 80055fc:	44020c00 	.word	0x44020c00
 8005600:	02dc6c00 	.word	0x02dc6c00

08005604 <RCCEx_PLL2_Config>:
  *         contains the configuration parameters M, N, FRACN, VCI/VCO ranges as well as PLL2 output clocks dividers
  * @note   PLL2 is temporary disabled to apply new parameters
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL2_Config(const RCC_PLL2InitTypeDef *pll2)
{
 8005604:	b580      	push	{r7, lr}
 8005606:	b084      	sub	sp, #16
 8005608:	af00      	add	r7, sp, #0
 800560a:	6078      	str	r0, [r7, #4]
  assert_param(IS_RCC_PLL2_VCIRGE_VALUE(pll2->PLL2RGE));
  assert_param(IS_RCC_PLL2_VCORGE_VALUE(pll2->PLL2VCOSEL));
  assert_param(IS_RCC_PLL2_FRACN_VALUE(pll2->PLL2FRACN));

  /* Disable  PLL2. */
  __HAL_RCC_PLL2_DISABLE();
 800560c:	4b48      	ldr	r3, [pc, #288]	@ (8005730 <RCCEx_PLL2_Config+0x12c>)
 800560e:	681b      	ldr	r3, [r3, #0]
 8005610:	4a47      	ldr	r2, [pc, #284]	@ (8005730 <RCCEx_PLL2_Config+0x12c>)
 8005612:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 8005616:	6013      	str	r3, [r2, #0]

  /* Get Start Tick*/
  tickstart = HAL_GetTick();
 8005618:	f7fb fe10 	bl	800123c <HAL_GetTick>
 800561c:	60f8      	str	r0, [r7, #12]

  /* Wait till PLL2 is disabled */
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 800561e:	e008      	b.n	8005632 <RCCEx_PLL2_Config+0x2e>
  {
    if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 8005620:	f7fb fe0c 	bl	800123c <HAL_GetTick>
 8005624:	4602      	mov	r2, r0
 8005626:	68fb      	ldr	r3, [r7, #12]
 8005628:	1ad3      	subs	r3, r2, r3
 800562a:	2b02      	cmp	r3, #2
 800562c:	d901      	bls.n	8005632 <RCCEx_PLL2_Config+0x2e>
    {
      return HAL_TIMEOUT;
 800562e:	2303      	movs	r3, #3
 8005630:	e07a      	b.n	8005728 <RCCEx_PLL2_Config+0x124>
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 8005632:	4b3f      	ldr	r3, [pc, #252]	@ (8005730 <RCCEx_PLL2_Config+0x12c>)
 8005634:	681b      	ldr	r3, [r3, #0]
 8005636:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800563a:	2b00      	cmp	r3, #0
 800563c:	d1f0      	bne.n	8005620 <RCCEx_PLL2_Config+0x1c>
    }
  }

  /* Configure PLL2 multiplication and division factors. */
  __HAL_RCC_PLL2_CONFIG(pll2->PLL2Source,
 800563e:	4b3c      	ldr	r3, [pc, #240]	@ (8005730 <RCCEx_PLL2_Config+0x12c>)
 8005640:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005642:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
 8005646:	f023 0303 	bic.w	r3, r3, #3
 800564a:	687a      	ldr	r2, [r7, #4]
 800564c:	6811      	ldr	r1, [r2, #0]
 800564e:	687a      	ldr	r2, [r7, #4]
 8005650:	6852      	ldr	r2, [r2, #4]
 8005652:	0212      	lsls	r2, r2, #8
 8005654:	430a      	orrs	r2, r1
 8005656:	4936      	ldr	r1, [pc, #216]	@ (8005730 <RCCEx_PLL2_Config+0x12c>)
 8005658:	4313      	orrs	r3, r2
 800565a:	62cb      	str	r3, [r1, #44]	@ 0x2c
 800565c:	687b      	ldr	r3, [r7, #4]
 800565e:	689b      	ldr	r3, [r3, #8]
 8005660:	3b01      	subs	r3, #1
 8005662:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8005666:	687b      	ldr	r3, [r7, #4]
 8005668:	68db      	ldr	r3, [r3, #12]
 800566a:	3b01      	subs	r3, #1
 800566c:	025b      	lsls	r3, r3, #9
 800566e:	b29b      	uxth	r3, r3
 8005670:	431a      	orrs	r2, r3
 8005672:	687b      	ldr	r3, [r7, #4]
 8005674:	691b      	ldr	r3, [r3, #16]
 8005676:	3b01      	subs	r3, #1
 8005678:	041b      	lsls	r3, r3, #16
 800567a:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 800567e:	431a      	orrs	r2, r3
 8005680:	687b      	ldr	r3, [r7, #4]
 8005682:	695b      	ldr	r3, [r3, #20]
 8005684:	3b01      	subs	r3, #1
 8005686:	061b      	lsls	r3, r3, #24
 8005688:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 800568c:	4928      	ldr	r1, [pc, #160]	@ (8005730 <RCCEx_PLL2_Config+0x12c>)
 800568e:	4313      	orrs	r3, r2
 8005690:	63cb      	str	r3, [r1, #60]	@ 0x3c
                        pll2->PLL2P,
                        pll2->PLL2Q,
                        pll2->PLL2R);

  /* Select PLL2 input reference frequency range: VCI */
  __HAL_RCC_PLL2_VCIRANGE(pll2->PLL2RGE);
 8005692:	4b27      	ldr	r3, [pc, #156]	@ (8005730 <RCCEx_PLL2_Config+0x12c>)
 8005694:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005696:	f023 020c 	bic.w	r2, r3, #12
 800569a:	687b      	ldr	r3, [r7, #4]
 800569c:	699b      	ldr	r3, [r3, #24]
 800569e:	4924      	ldr	r1, [pc, #144]	@ (8005730 <RCCEx_PLL2_Config+0x12c>)
 80056a0:	4313      	orrs	r3, r2
 80056a2:	62cb      	str	r3, [r1, #44]	@ 0x2c

  /* Select PLL2 output frequency range : VCO */
  __HAL_RCC_PLL2_VCORANGE(pll2->PLL2VCOSEL);
 80056a4:	4b22      	ldr	r3, [pc, #136]	@ (8005730 <RCCEx_PLL2_Config+0x12c>)
 80056a6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80056a8:	f023 0220 	bic.w	r2, r3, #32
 80056ac:	687b      	ldr	r3, [r7, #4]
 80056ae:	69db      	ldr	r3, [r3, #28]
 80056b0:	491f      	ldr	r1, [pc, #124]	@ (8005730 <RCCEx_PLL2_Config+0x12c>)
 80056b2:	4313      	orrs	r3, r2
 80056b4:	62cb      	str	r3, [r1, #44]	@ 0x2c

  /* Configure the PLL2 Clock output(s) */
  __HAL_RCC_PLL2_CLKOUT_ENABLE(pll2->PLL2ClockOut);
 80056b6:	4b1e      	ldr	r3, [pc, #120]	@ (8005730 <RCCEx_PLL2_Config+0x12c>)
 80056b8:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80056ba:	687b      	ldr	r3, [r7, #4]
 80056bc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80056be:	491c      	ldr	r1, [pc, #112]	@ (8005730 <RCCEx_PLL2_Config+0x12c>)
 80056c0:	4313      	orrs	r3, r2
 80056c2:	62cb      	str	r3, [r1, #44]	@ 0x2c

  /* Disable PLL2FRACN . */
  __HAL_RCC_PLL2_FRACN_DISABLE();
 80056c4:	4b1a      	ldr	r3, [pc, #104]	@ (8005730 <RCCEx_PLL2_Config+0x12c>)
 80056c6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80056c8:	4a19      	ldr	r2, [pc, #100]	@ (8005730 <RCCEx_PLL2_Config+0x12c>)
 80056ca:	f023 0310 	bic.w	r3, r3, #16
 80056ce:	62d3      	str	r3, [r2, #44]	@ 0x2c

  /* Configures PLL2 clock Fractional Part Of The Multiplication Factor */
  __HAL_RCC_PLL2_FRACN_CONFIG(pll2->PLL2FRACN);
 80056d0:	4b17      	ldr	r3, [pc, #92]	@ (8005730 <RCCEx_PLL2_Config+0x12c>)
 80056d2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80056d4:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 80056d8:	f023 03f8 	bic.w	r3, r3, #248	@ 0xf8
 80056dc:	687a      	ldr	r2, [r7, #4]
 80056de:	6a12      	ldr	r2, [r2, #32]
 80056e0:	00d2      	lsls	r2, r2, #3
 80056e2:	4913      	ldr	r1, [pc, #76]	@ (8005730 <RCCEx_PLL2_Config+0x12c>)
 80056e4:	4313      	orrs	r3, r2
 80056e6:	640b      	str	r3, [r1, #64]	@ 0x40

  /* Enable PLL2FRACN . */
  __HAL_RCC_PLL2_FRACN_ENABLE();
 80056e8:	4b11      	ldr	r3, [pc, #68]	@ (8005730 <RCCEx_PLL2_Config+0x12c>)
 80056ea:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80056ec:	4a10      	ldr	r2, [pc, #64]	@ (8005730 <RCCEx_PLL2_Config+0x12c>)
 80056ee:	f043 0310 	orr.w	r3, r3, #16
 80056f2:	62d3      	str	r3, [r2, #44]	@ 0x2c

  /* Enable  PLL2. */
  __HAL_RCC_PLL2_ENABLE();
 80056f4:	4b0e      	ldr	r3, [pc, #56]	@ (8005730 <RCCEx_PLL2_Config+0x12c>)
 80056f6:	681b      	ldr	r3, [r3, #0]
 80056f8:	4a0d      	ldr	r2, [pc, #52]	@ (8005730 <RCCEx_PLL2_Config+0x12c>)
 80056fa:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 80056fe:	6013      	str	r3, [r2, #0]

  /* Get Start Tick*/
  tickstart = HAL_GetTick();
 8005700:	f7fb fd9c 	bl	800123c <HAL_GetTick>
 8005704:	60f8      	str	r0, [r7, #12]

  /* Wait till PLL2 is ready */
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 8005706:	e008      	b.n	800571a <RCCEx_PLL2_Config+0x116>
  {
    if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 8005708:	f7fb fd98 	bl	800123c <HAL_GetTick>
 800570c:	4602      	mov	r2, r0
 800570e:	68fb      	ldr	r3, [r7, #12]
 8005710:	1ad3      	subs	r3, r2, r3
 8005712:	2b02      	cmp	r3, #2
 8005714:	d901      	bls.n	800571a <RCCEx_PLL2_Config+0x116>
    {
      return HAL_TIMEOUT;
 8005716:	2303      	movs	r3, #3
 8005718:	e006      	b.n	8005728 <RCCEx_PLL2_Config+0x124>
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 800571a:	4b05      	ldr	r3, [pc, #20]	@ (8005730 <RCCEx_PLL2_Config+0x12c>)
 800571c:	681b      	ldr	r3, [r3, #0]
 800571e:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8005722:	2b00      	cmp	r3, #0
 8005724:	d0f0      	beq.n	8005708 <RCCEx_PLL2_Config+0x104>
    }
  }
  return HAL_OK;
 8005726:	2300      	movs	r3, #0

}
 8005728:	4618      	mov	r0, r3
 800572a:	3710      	adds	r7, #16
 800572c:	46bd      	mov	sp, r7
 800572e:	bd80      	pop	{r7, pc}
 8005730:	44020c00 	.word	0x44020c00

08005734 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8005734:	b580      	push	{r7, lr}
 8005736:	b082      	sub	sp, #8
 8005738:	af00      	add	r7, sp, #0
 800573a:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800573c:	687b      	ldr	r3, [r7, #4]
 800573e:	2b00      	cmp	r3, #0
 8005740:	d101      	bne.n	8005746 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8005742:	2301      	movs	r3, #1
 8005744:	e042      	b.n	80057cc <HAL_UART_Init+0x98>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8005746:	687b      	ldr	r3, [r7, #4]
 8005748:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800574c:	2b00      	cmp	r3, #0
 800574e:	d106      	bne.n	800575e <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8005750:	687b      	ldr	r3, [r7, #4]
 8005752:	2200      	movs	r2, #0
 8005754:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8005758:	6878      	ldr	r0, [r7, #4]
 800575a:	f7fb fa6f 	bl	8000c3c <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800575e:	687b      	ldr	r3, [r7, #4]
 8005760:	2224      	movs	r2, #36	@ 0x24
 8005762:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  __HAL_UART_DISABLE(huart);
 8005766:	687b      	ldr	r3, [r7, #4]
 8005768:	681b      	ldr	r3, [r3, #0]
 800576a:	681a      	ldr	r2, [r3, #0]
 800576c:	687b      	ldr	r3, [r7, #4]
 800576e:	681b      	ldr	r3, [r3, #0]
 8005770:	f022 0201 	bic.w	r2, r2, #1
 8005774:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8005776:	687b      	ldr	r3, [r7, #4]
 8005778:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800577a:	2b00      	cmp	r3, #0
 800577c:	d002      	beq.n	8005784 <HAL_UART_Init+0x50>
  {
    UART_AdvFeatureConfig(huart);
 800577e:	6878      	ldr	r0, [r7, #4]
 8005780:	f000 fd52 	bl	8006228 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8005784:	6878      	ldr	r0, [r7, #4]
 8005786:	f000 fbd1 	bl	8005f2c <UART_SetConfig>
 800578a:	4603      	mov	r3, r0
 800578c:	2b01      	cmp	r3, #1
 800578e:	d101      	bne.n	8005794 <HAL_UART_Init+0x60>
  {
    return HAL_ERROR;
 8005790:	2301      	movs	r3, #1
 8005792:	e01b      	b.n	80057cc <HAL_UART_Init+0x98>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8005794:	687b      	ldr	r3, [r7, #4]
 8005796:	681b      	ldr	r3, [r3, #0]
 8005798:	685a      	ldr	r2, [r3, #4]
 800579a:	687b      	ldr	r3, [r7, #4]
 800579c:	681b      	ldr	r3, [r3, #0]
 800579e:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 80057a2:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80057a4:	687b      	ldr	r3, [r7, #4]
 80057a6:	681b      	ldr	r3, [r3, #0]
 80057a8:	689a      	ldr	r2, [r3, #8]
 80057aa:	687b      	ldr	r3, [r7, #4]
 80057ac:	681b      	ldr	r3, [r3, #0]
 80057ae:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 80057b2:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 80057b4:	687b      	ldr	r3, [r7, #4]
 80057b6:	681b      	ldr	r3, [r3, #0]
 80057b8:	681a      	ldr	r2, [r3, #0]
 80057ba:	687b      	ldr	r3, [r7, #4]
 80057bc:	681b      	ldr	r3, [r3, #0]
 80057be:	f042 0201 	orr.w	r2, r2, #1
 80057c2:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 80057c4:	6878      	ldr	r0, [r7, #4]
 80057c6:	f000 fdd1 	bl	800636c <UART_CheckIdleState>
 80057ca:	4603      	mov	r3, r0
}
 80057cc:	4618      	mov	r0, r3
 80057ce:	3708      	adds	r7, #8
 80057d0:	46bd      	mov	sp, r7
 80057d2:	bd80      	pop	{r7, pc}

080057d4 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80057d4:	b580      	push	{r7, lr}
 80057d6:	b08a      	sub	sp, #40	@ 0x28
 80057d8:	af02      	add	r7, sp, #8
 80057da:	60f8      	str	r0, [r7, #12]
 80057dc:	60b9      	str	r1, [r7, #8]
 80057de:	603b      	str	r3, [r7, #0]
 80057e0:	4613      	mov	r3, r2
 80057e2:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 80057e4:	68fb      	ldr	r3, [r7, #12]
 80057e6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80057ea:	2b20      	cmp	r3, #32
 80057ec:	f040 808b 	bne.w	8005906 <HAL_UART_Transmit+0x132>
  {
    if ((pData == NULL) || (Size == 0U))
 80057f0:	68bb      	ldr	r3, [r7, #8]
 80057f2:	2b00      	cmp	r3, #0
 80057f4:	d002      	beq.n	80057fc <HAL_UART_Transmit+0x28>
 80057f6:	88fb      	ldrh	r3, [r7, #6]
 80057f8:	2b00      	cmp	r3, #0
 80057fa:	d101      	bne.n	8005800 <HAL_UART_Transmit+0x2c>
    {
      return  HAL_ERROR;
 80057fc:	2301      	movs	r3, #1
 80057fe:	e083      	b.n	8005908 <HAL_UART_Transmit+0x134>
    }

#if defined(USART_DMAREQUESTS_SW_WA)
    /* Disable the UART DMA Tx request if enabled */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT))
 8005800:	68fb      	ldr	r3, [r7, #12]
 8005802:	681b      	ldr	r3, [r3, #0]
 8005804:	689b      	ldr	r3, [r3, #8]
 8005806:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800580a:	2b80      	cmp	r3, #128	@ 0x80
 800580c:	d107      	bne.n	800581e <HAL_UART_Transmit+0x4a>
    {
      CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 800580e:	68fb      	ldr	r3, [r7, #12]
 8005810:	681b      	ldr	r3, [r3, #0]
 8005812:	689a      	ldr	r2, [r3, #8]
 8005814:	68fb      	ldr	r3, [r7, #12]
 8005816:	681b      	ldr	r3, [r3, #0]
 8005818:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 800581c:	609a      	str	r2, [r3, #8]
    }

#endif /* USART_DMAREQUESTS_SW_WA */
    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800581e:	68fb      	ldr	r3, [r7, #12]
 8005820:	2200      	movs	r2, #0
 8005822:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8005826:	68fb      	ldr	r3, [r7, #12]
 8005828:	2221      	movs	r2, #33	@ 0x21
 800582a:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 800582e:	f7fb fd05 	bl	800123c <HAL_GetTick>
 8005832:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 8005834:	68fb      	ldr	r3, [r7, #12]
 8005836:	88fa      	ldrh	r2, [r7, #6]
 8005838:	f8a3 2054 	strh.w	r2, [r3, #84]	@ 0x54
    huart->TxXferCount = Size;
 800583c:	68fb      	ldr	r3, [r7, #12]
 800583e:	88fa      	ldrh	r2, [r7, #6]
 8005840:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8005844:	68fb      	ldr	r3, [r7, #12]
 8005846:	689b      	ldr	r3, [r3, #8]
 8005848:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800584c:	d108      	bne.n	8005860 <HAL_UART_Transmit+0x8c>
 800584e:	68fb      	ldr	r3, [r7, #12]
 8005850:	691b      	ldr	r3, [r3, #16]
 8005852:	2b00      	cmp	r3, #0
 8005854:	d104      	bne.n	8005860 <HAL_UART_Transmit+0x8c>
    {
      pdata8bits  = NULL;
 8005856:	2300      	movs	r3, #0
 8005858:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 800585a:	68bb      	ldr	r3, [r7, #8]
 800585c:	61bb      	str	r3, [r7, #24]
 800585e:	e003      	b.n	8005868 <HAL_UART_Transmit+0x94>
    }
    else
    {
      pdata8bits  = pData;
 8005860:	68bb      	ldr	r3, [r7, #8]
 8005862:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8005864:	2300      	movs	r3, #0
 8005866:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8005868:	e030      	b.n	80058cc <HAL_UART_Transmit+0xf8>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800586a:	683b      	ldr	r3, [r7, #0]
 800586c:	9300      	str	r3, [sp, #0]
 800586e:	697b      	ldr	r3, [r7, #20]
 8005870:	2200      	movs	r2, #0
 8005872:	2180      	movs	r1, #128	@ 0x80
 8005874:	68f8      	ldr	r0, [r7, #12]
 8005876:	f000 fe23 	bl	80064c0 <UART_WaitOnFlagUntilTimeout>
 800587a:	4603      	mov	r3, r0
 800587c:	2b00      	cmp	r3, #0
 800587e:	d005      	beq.n	800588c <HAL_UART_Transmit+0xb8>
      {

        huart->gState = HAL_UART_STATE_READY;
 8005880:	68fb      	ldr	r3, [r7, #12]
 8005882:	2220      	movs	r2, #32
 8005884:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

        return HAL_TIMEOUT;
 8005888:	2303      	movs	r3, #3
 800588a:	e03d      	b.n	8005908 <HAL_UART_Transmit+0x134>
      }
      if (pdata8bits == NULL)
 800588c:	69fb      	ldr	r3, [r7, #28]
 800588e:	2b00      	cmp	r3, #0
 8005890:	d10b      	bne.n	80058aa <HAL_UART_Transmit+0xd6>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8005892:	69bb      	ldr	r3, [r7, #24]
 8005894:	881b      	ldrh	r3, [r3, #0]
 8005896:	461a      	mov	r2, r3
 8005898:	68fb      	ldr	r3, [r7, #12]
 800589a:	681b      	ldr	r3, [r3, #0]
 800589c:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80058a0:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata16bits++;
 80058a2:	69bb      	ldr	r3, [r7, #24]
 80058a4:	3302      	adds	r3, #2
 80058a6:	61bb      	str	r3, [r7, #24]
 80058a8:	e007      	b.n	80058ba <HAL_UART_Transmit+0xe6>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 80058aa:	69fb      	ldr	r3, [r7, #28]
 80058ac:	781a      	ldrb	r2, [r3, #0]
 80058ae:	68fb      	ldr	r3, [r7, #12]
 80058b0:	681b      	ldr	r3, [r3, #0]
 80058b2:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata8bits++;
 80058b4:	69fb      	ldr	r3, [r7, #28]
 80058b6:	3301      	adds	r3, #1
 80058b8:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 80058ba:	68fb      	ldr	r3, [r7, #12]
 80058bc:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 80058c0:	b29b      	uxth	r3, r3
 80058c2:	3b01      	subs	r3, #1
 80058c4:	b29a      	uxth	r2, r3
 80058c6:	68fb      	ldr	r3, [r7, #12]
 80058c8:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
    while (huart->TxXferCount > 0U)
 80058cc:	68fb      	ldr	r3, [r7, #12]
 80058ce:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 80058d2:	b29b      	uxth	r3, r3
 80058d4:	2b00      	cmp	r3, #0
 80058d6:	d1c8      	bne.n	800586a <HAL_UART_Transmit+0x96>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 80058d8:	683b      	ldr	r3, [r7, #0]
 80058da:	9300      	str	r3, [sp, #0]
 80058dc:	697b      	ldr	r3, [r7, #20]
 80058de:	2200      	movs	r2, #0
 80058e0:	2140      	movs	r1, #64	@ 0x40
 80058e2:	68f8      	ldr	r0, [r7, #12]
 80058e4:	f000 fdec 	bl	80064c0 <UART_WaitOnFlagUntilTimeout>
 80058e8:	4603      	mov	r3, r0
 80058ea:	2b00      	cmp	r3, #0
 80058ec:	d005      	beq.n	80058fa <HAL_UART_Transmit+0x126>
    {
      huart->gState = HAL_UART_STATE_READY;
 80058ee:	68fb      	ldr	r3, [r7, #12]
 80058f0:	2220      	movs	r2, #32
 80058f2:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      return HAL_TIMEOUT;
 80058f6:	2303      	movs	r3, #3
 80058f8:	e006      	b.n	8005908 <HAL_UART_Transmit+0x134>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 80058fa:	68fb      	ldr	r3, [r7, #12]
 80058fc:	2220      	movs	r2, #32
 80058fe:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    return HAL_OK;
 8005902:	2300      	movs	r3, #0
 8005904:	e000      	b.n	8005908 <HAL_UART_Transmit+0x134>
  }
  else
  {
    return HAL_BUSY;
 8005906:	2302      	movs	r3, #2
  }
}
 8005908:	4618      	mov	r0, r3
 800590a:	3720      	adds	r7, #32
 800590c:	46bd      	mov	sp, r7
 800590e:	bd80      	pop	{r7, pc}

08005910 <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8005910:	b580      	push	{r7, lr}
 8005912:	b0ae      	sub	sp, #184	@ 0xb8
 8005914:	af00      	add	r7, sp, #0
 8005916:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 8005918:	687b      	ldr	r3, [r7, #4]
 800591a:	681b      	ldr	r3, [r3, #0]
 800591c:	69db      	ldr	r3, [r3, #28]
 800591e:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8005922:	687b      	ldr	r3, [r7, #4]
 8005924:	681b      	ldr	r3, [r3, #0]
 8005926:	681b      	ldr	r3, [r3, #0]
 8005928:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 800592c:	687b      	ldr	r3, [r7, #4]
 800592e:	681b      	ldr	r3, [r3, #0]
 8005930:	689b      	ldr	r3, [r3, #8]
 8005932:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 8005936:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 800593a:	f640 030f 	movw	r3, #2063	@ 0x80f
 800593e:	4013      	ands	r3, r2
 8005940:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
  if (errorflags == 0U)
 8005944:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8005948:	2b00      	cmp	r3, #0
 800594a:	d11b      	bne.n	8005984 <HAL_UART_IRQHandler+0x74>
  {
    /* UART in mode Receiver ---------------------------------------------------*/
    if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 800594c:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8005950:	f003 0320 	and.w	r3, r3, #32
 8005954:	2b00      	cmp	r3, #0
 8005956:	d015      	beq.n	8005984 <HAL_UART_IRQHandler+0x74>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 8005958:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 800595c:	f003 0320 	and.w	r3, r3, #32
 8005960:	2b00      	cmp	r3, #0
 8005962:	d105      	bne.n	8005970 <HAL_UART_IRQHandler+0x60>
            || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 8005964:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8005968:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800596c:	2b00      	cmp	r3, #0
 800596e:	d009      	beq.n	8005984 <HAL_UART_IRQHandler+0x74>
    {
      if (huart->RxISR != NULL)
 8005970:	687b      	ldr	r3, [r7, #4]
 8005972:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8005974:	2b00      	cmp	r3, #0
 8005976:	f000 82ac 	beq.w	8005ed2 <HAL_UART_IRQHandler+0x5c2>
      {
        huart->RxISR(huart);
 800597a:	687b      	ldr	r3, [r7, #4]
 800597c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800597e:	6878      	ldr	r0, [r7, #4]
 8005980:	4798      	blx	r3
      }
      return;
 8005982:	e2a6      	b.n	8005ed2 <HAL_UART_IRQHandler+0x5c2>
    }
  }

  /* If some errors occur */
  if ((errorflags != 0U)
 8005984:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8005988:	2b00      	cmp	r3, #0
 800598a:	f000 80fd 	beq.w	8005b88 <HAL_UART_IRQHandler+0x278>
      && ((((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)
 800598e:	f8d7 20ac 	ldr.w	r2, [r7, #172]	@ 0xac
 8005992:	4b7a      	ldr	r3, [pc, #488]	@ (8005b7c <HAL_UART_IRQHandler+0x26c>)
 8005994:	4013      	ands	r3, r2
 8005996:	2b00      	cmp	r3, #0
 8005998:	d106      	bne.n	80059a8 <HAL_UART_IRQHandler+0x98>
           || ((cr1its & (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U))))
 800599a:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 800599e:	4b78      	ldr	r3, [pc, #480]	@ (8005b80 <HAL_UART_IRQHandler+0x270>)
 80059a0:	4013      	ands	r3, r2
 80059a2:	2b00      	cmp	r3, #0
 80059a4:	f000 80f0 	beq.w	8005b88 <HAL_UART_IRQHandler+0x278>
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 80059a8:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 80059ac:	f003 0301 	and.w	r3, r3, #1
 80059b0:	2b00      	cmp	r3, #0
 80059b2:	d011      	beq.n	80059d8 <HAL_UART_IRQHandler+0xc8>
 80059b4:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 80059b8:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80059bc:	2b00      	cmp	r3, #0
 80059be:	d00b      	beq.n	80059d8 <HAL_UART_IRQHandler+0xc8>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 80059c0:	687b      	ldr	r3, [r7, #4]
 80059c2:	681b      	ldr	r3, [r3, #0]
 80059c4:	2201      	movs	r2, #1
 80059c6:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 80059c8:	687b      	ldr	r3, [r7, #4]
 80059ca:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80059ce:	f043 0201 	orr.w	r2, r3, #1
 80059d2:	687b      	ldr	r3, [r7, #4]
 80059d4:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 80059d8:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 80059dc:	f003 0302 	and.w	r3, r3, #2
 80059e0:	2b00      	cmp	r3, #0
 80059e2:	d011      	beq.n	8005a08 <HAL_UART_IRQHandler+0xf8>
 80059e4:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80059e8:	f003 0301 	and.w	r3, r3, #1
 80059ec:	2b00      	cmp	r3, #0
 80059ee:	d00b      	beq.n	8005a08 <HAL_UART_IRQHandler+0xf8>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 80059f0:	687b      	ldr	r3, [r7, #4]
 80059f2:	681b      	ldr	r3, [r3, #0]
 80059f4:	2202      	movs	r2, #2
 80059f6:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 80059f8:	687b      	ldr	r3, [r7, #4]
 80059fa:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80059fe:	f043 0204 	orr.w	r2, r3, #4
 8005a02:	687b      	ldr	r3, [r7, #4]
 8005a04:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8005a08:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8005a0c:	f003 0304 	and.w	r3, r3, #4
 8005a10:	2b00      	cmp	r3, #0
 8005a12:	d011      	beq.n	8005a38 <HAL_UART_IRQHandler+0x128>
 8005a14:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8005a18:	f003 0301 	and.w	r3, r3, #1
 8005a1c:	2b00      	cmp	r3, #0
 8005a1e:	d00b      	beq.n	8005a38 <HAL_UART_IRQHandler+0x128>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 8005a20:	687b      	ldr	r3, [r7, #4]
 8005a22:	681b      	ldr	r3, [r3, #0]
 8005a24:	2204      	movs	r2, #4
 8005a26:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8005a28:	687b      	ldr	r3, [r7, #4]
 8005a2a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005a2e:	f043 0202 	orr.w	r2, r3, #2
 8005a32:	687b      	ldr	r3, [r7, #4]
 8005a34:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART Over-Run interrupt occurred -----------------------------------------*/
    if (((isrflags & USART_ISR_ORE) != 0U)
 8005a38:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8005a3c:	f003 0308 	and.w	r3, r3, #8
 8005a40:	2b00      	cmp	r3, #0
 8005a42:	d017      	beq.n	8005a74 <HAL_UART_IRQHandler+0x164>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 8005a44:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 8005a48:	f003 0320 	and.w	r3, r3, #32
 8005a4c:	2b00      	cmp	r3, #0
 8005a4e:	d105      	bne.n	8005a5c <HAL_UART_IRQHandler+0x14c>
            ((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)))
 8005a50:	f8d7 20ac 	ldr.w	r2, [r7, #172]	@ 0xac
 8005a54:	4b49      	ldr	r3, [pc, #292]	@ (8005b7c <HAL_UART_IRQHandler+0x26c>)
 8005a56:	4013      	ands	r3, r2
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 8005a58:	2b00      	cmp	r3, #0
 8005a5a:	d00b      	beq.n	8005a74 <HAL_UART_IRQHandler+0x164>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8005a5c:	687b      	ldr	r3, [r7, #4]
 8005a5e:	681b      	ldr	r3, [r3, #0]
 8005a60:	2208      	movs	r2, #8
 8005a62:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8005a64:	687b      	ldr	r3, [r7, #4]
 8005a66:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005a6a:	f043 0208 	orr.w	r2, r3, #8
 8005a6e:	687b      	ldr	r3, [r7, #4]
 8005a70:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 8005a74:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8005a78:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8005a7c:	2b00      	cmp	r3, #0
 8005a7e:	d012      	beq.n	8005aa6 <HAL_UART_IRQHandler+0x196>
 8005a80:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 8005a84:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8005a88:	2b00      	cmp	r3, #0
 8005a8a:	d00c      	beq.n	8005aa6 <HAL_UART_IRQHandler+0x196>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8005a8c:	687b      	ldr	r3, [r7, #4]
 8005a8e:	681b      	ldr	r3, [r3, #0]
 8005a90:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8005a94:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 8005a96:	687b      	ldr	r3, [r7, #4]
 8005a98:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005a9c:	f043 0220 	orr.w	r2, r3, #32
 8005aa0:	687b      	ldr	r3, [r7, #4]
 8005aa2:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8005aa6:	687b      	ldr	r3, [r7, #4]
 8005aa8:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005aac:	2b00      	cmp	r3, #0
 8005aae:	f000 8212 	beq.w	8005ed6 <HAL_UART_IRQHandler+0x5c6>
    {
      /* UART in mode Receiver --------------------------------------------------*/
      if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 8005ab2:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8005ab6:	f003 0320 	and.w	r3, r3, #32
 8005aba:	2b00      	cmp	r3, #0
 8005abc:	d013      	beq.n	8005ae6 <HAL_UART_IRQHandler+0x1d6>
          && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 8005abe:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 8005ac2:	f003 0320 	and.w	r3, r3, #32
 8005ac6:	2b00      	cmp	r3, #0
 8005ac8:	d105      	bne.n	8005ad6 <HAL_UART_IRQHandler+0x1c6>
              || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 8005aca:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8005ace:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8005ad2:	2b00      	cmp	r3, #0
 8005ad4:	d007      	beq.n	8005ae6 <HAL_UART_IRQHandler+0x1d6>
      {
        if (huart->RxISR != NULL)
 8005ad6:	687b      	ldr	r3, [r7, #4]
 8005ad8:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8005ada:	2b00      	cmp	r3, #0
 8005adc:	d003      	beq.n	8005ae6 <HAL_UART_IRQHandler+0x1d6>
        {
          huart->RxISR(huart);
 8005ade:	687b      	ldr	r3, [r7, #4]
 8005ae0:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8005ae2:	6878      	ldr	r0, [r7, #4]
 8005ae4:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 8005ae6:	687b      	ldr	r3, [r7, #4]
 8005ae8:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005aec:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8005af0:	687b      	ldr	r3, [r7, #4]
 8005af2:	681b      	ldr	r3, [r3, #0]
 8005af4:	689b      	ldr	r3, [r3, #8]
 8005af6:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005afa:	2b40      	cmp	r3, #64	@ 0x40
 8005afc:	d005      	beq.n	8005b0a <HAL_UART_IRQHandler+0x1fa>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 8005afe:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 8005b02:	f003 0328 	and.w	r3, r3, #40	@ 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8005b06:	2b00      	cmp	r3, #0
 8005b08:	d02e      	beq.n	8005b68 <HAL_UART_IRQHandler+0x258>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8005b0a:	6878      	ldr	r0, [r7, #4]
 8005b0c:	f000 fd45 	bl	800659a <UART_EndRxTransfer>

#if defined(HAL_DMA_MODULE_ENABLED)
        /* Abort the UART DMA Rx channel if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005b10:	687b      	ldr	r3, [r7, #4]
 8005b12:	681b      	ldr	r3, [r3, #0]
 8005b14:	689b      	ldr	r3, [r3, #8]
 8005b16:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005b1a:	2b40      	cmp	r3, #64	@ 0x40
 8005b1c:	d120      	bne.n	8005b60 <HAL_UART_IRQHandler+0x250>
          /* Disable the UART DMA Rx request if enabled */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);

#endif /* !USART_DMAREQUESTS_SW_WA */
          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 8005b1e:	687b      	ldr	r3, [r7, #4]
 8005b20:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8005b24:	2b00      	cmp	r3, #0
 8005b26:	d017      	beq.n	8005b58 <HAL_UART_IRQHandler+0x248>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8005b28:	687b      	ldr	r3, [r7, #4]
 8005b2a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8005b2e:	4a15      	ldr	r2, [pc, #84]	@ (8005b84 <HAL_UART_IRQHandler+0x274>)
 8005b30:	66da      	str	r2, [r3, #108]	@ 0x6c

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8005b32:	687b      	ldr	r3, [r7, #4]
 8005b34:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8005b38:	4618      	mov	r0, r3
 8005b3a:	f7fb fdbb 	bl	80016b4 <HAL_DMA_Abort_IT>
 8005b3e:	4603      	mov	r3, r0
 8005b40:	2b00      	cmp	r3, #0
 8005b42:	d019      	beq.n	8005b78 <HAL_UART_IRQHandler+0x268>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8005b44:	687b      	ldr	r3, [r7, #4]
 8005b46:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8005b4a:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8005b4c:	687a      	ldr	r2, [r7, #4]
 8005b4e:	f8d2 2080 	ldr.w	r2, [r2, #128]	@ 0x80
 8005b52:	4610      	mov	r0, r2
 8005b54:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005b56:	e00f      	b.n	8005b78 <HAL_UART_IRQHandler+0x268>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8005b58:	6878      	ldr	r0, [r7, #4]
 8005b5a:	f000 f9d1 	bl	8005f00 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005b5e:	e00b      	b.n	8005b78 <HAL_UART_IRQHandler+0x268>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8005b60:	6878      	ldr	r0, [r7, #4]
 8005b62:	f000 f9cd 	bl	8005f00 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005b66:	e007      	b.n	8005b78 <HAL_UART_IRQHandler+0x268>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8005b68:	6878      	ldr	r0, [r7, #4]
 8005b6a:	f000 f9c9 	bl	8005f00 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005b6e:	687b      	ldr	r3, [r7, #4]
 8005b70:	2200      	movs	r2, #0
 8005b72:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
      }
    }
    return;
 8005b76:	e1ae      	b.n	8005ed6 <HAL_UART_IRQHandler+0x5c6>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005b78:	bf00      	nop
    return;
 8005b7a:	e1ac      	b.n	8005ed6 <HAL_UART_IRQHandler+0x5c6>
 8005b7c:	10000001 	.word	0x10000001
 8005b80:	04000120 	.word	0x04000120
 8005b84:	08006667 	.word	0x08006667

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005b88:	687b      	ldr	r3, [r7, #4]
 8005b8a:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8005b8c:	2b01      	cmp	r3, #1
 8005b8e:	f040 8142 	bne.w	8005e16 <HAL_UART_IRQHandler+0x506>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 8005b92:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8005b96:	f003 0310 	and.w	r3, r3, #16
 8005b9a:	2b00      	cmp	r3, #0
 8005b9c:	f000 813b 	beq.w	8005e16 <HAL_UART_IRQHandler+0x506>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 8005ba0:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 8005ba4:	f003 0310 	and.w	r3, r3, #16
 8005ba8:	2b00      	cmp	r3, #0
 8005baa:	f000 8134 	beq.w	8005e16 <HAL_UART_IRQHandler+0x506>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8005bae:	687b      	ldr	r3, [r7, #4]
 8005bb0:	681b      	ldr	r3, [r3, #0]
 8005bb2:	2210      	movs	r2, #16
 8005bb4:	621a      	str	r2, [r3, #32]

#if defined(HAL_DMA_MODULE_ENABLED)
    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005bb6:	687b      	ldr	r3, [r7, #4]
 8005bb8:	681b      	ldr	r3, [r3, #0]
 8005bba:	689b      	ldr	r3, [r3, #8]
 8005bbc:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005bc0:	2b40      	cmp	r3, #64	@ 0x40
 8005bc2:	f040 80aa 	bne.w	8005d1a <HAL_UART_IRQHandler+0x40a>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8005bc6:	687b      	ldr	r3, [r7, #4]
 8005bc8:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8005bcc:	681b      	ldr	r3, [r3, #0]
 8005bce:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8005bd0:	f8a7 3092 	strh.w	r3, [r7, #146]	@ 0x92
      if ((nb_remaining_rx_data > 0U)
 8005bd4:	f8b7 3092 	ldrh.w	r3, [r7, #146]	@ 0x92
 8005bd8:	2b00      	cmp	r3, #0
 8005bda:	f000 8084 	beq.w	8005ce6 <HAL_UART_IRQHandler+0x3d6>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8005bde:	687b      	ldr	r3, [r7, #4]
 8005be0:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 8005be4:	f8b7 2092 	ldrh.w	r2, [r7, #146]	@ 0x92
 8005be8:	429a      	cmp	r2, r3
 8005bea:	d27c      	bcs.n	8005ce6 <HAL_UART_IRQHandler+0x3d6>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8005bec:	687b      	ldr	r3, [r7, #4]
 8005bee:	f8b7 2092 	ldrh.w	r2, [r7, #146]	@ 0x92
 8005bf2:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Mode != DMA_LINKEDLIST_CIRCULAR)
 8005bf6:	687b      	ldr	r3, [r7, #4]
 8005bf8:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8005bfc:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8005bfe:	2b81      	cmp	r3, #129	@ 0x81
 8005c00:	d060      	beq.n	8005cc4 <HAL_UART_IRQHandler+0x3b4>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8005c02:	687b      	ldr	r3, [r7, #4]
 8005c04:	681b      	ldr	r3, [r3, #0]
 8005c06:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005c08:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8005c0a:	e853 3f00 	ldrex	r3, [r3]
 8005c0e:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 8005c10:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8005c12:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8005c16:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 8005c1a:	687b      	ldr	r3, [r7, #4]
 8005c1c:	681b      	ldr	r3, [r3, #0]
 8005c1e:	461a      	mov	r2, r3
 8005c20:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8005c24:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8005c28:	67fa      	str	r2, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005c2a:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 8005c2c:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 8005c30:	e841 2300 	strex	r3, r2, [r1]
 8005c34:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 8005c36:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8005c38:	2b00      	cmp	r3, #0
 8005c3a:	d1e2      	bne.n	8005c02 <HAL_UART_IRQHandler+0x2f2>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005c3c:	687b      	ldr	r3, [r7, #4]
 8005c3e:	681b      	ldr	r3, [r3, #0]
 8005c40:	3308      	adds	r3, #8
 8005c42:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005c44:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8005c46:	e853 3f00 	ldrex	r3, [r3]
 8005c4a:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 8005c4c:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8005c4e:	f023 0301 	bic.w	r3, r3, #1
 8005c52:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8005c56:	687b      	ldr	r3, [r7, #4]
 8005c58:	681b      	ldr	r3, [r3, #0]
 8005c5a:	3308      	adds	r3, #8
 8005c5c:	f8d7 2088 	ldr.w	r2, [r7, #136]	@ 0x88
 8005c60:	66fa      	str	r2, [r7, #108]	@ 0x6c
 8005c62:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005c64:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 8005c66:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 8005c68:	e841 2300 	strex	r3, r2, [r1]
 8005c6c:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 8005c6e:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8005c70:	2b00      	cmp	r3, #0
 8005c72:	d1e3      	bne.n	8005c3c <HAL_UART_IRQHandler+0x32c>
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);

#endif /* !USART_DMAREQUESTS_SW_WA */
          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8005c74:	687b      	ldr	r3, [r7, #4]
 8005c76:	2220      	movs	r2, #32
 8005c78:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005c7c:	687b      	ldr	r3, [r7, #4]
 8005c7e:	2200      	movs	r2, #0
 8005c80:	66da      	str	r2, [r3, #108]	@ 0x6c

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005c82:	687b      	ldr	r3, [r7, #4]
 8005c84:	681b      	ldr	r3, [r3, #0]
 8005c86:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005c88:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8005c8a:	e853 3f00 	ldrex	r3, [r3]
 8005c8e:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 8005c90:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8005c92:	f023 0310 	bic.w	r3, r3, #16
 8005c96:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8005c9a:	687b      	ldr	r3, [r7, #4]
 8005c9c:	681b      	ldr	r3, [r3, #0]
 8005c9e:	461a      	mov	r2, r3
 8005ca0:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8005ca4:	65bb      	str	r3, [r7, #88]	@ 0x58
 8005ca6:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005ca8:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8005caa:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8005cac:	e841 2300 	strex	r3, r2, [r1]
 8005cb0:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 8005cb2:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8005cb4:	2b00      	cmp	r3, #0
 8005cb6:	d1e4      	bne.n	8005c82 <HAL_UART_IRQHandler+0x372>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8005cb8:	687b      	ldr	r3, [r7, #4]
 8005cba:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8005cbe:	4618      	mov	r0, r3
 8005cc0:	f7fb fc7c 	bl	80015bc <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8005cc4:	687b      	ldr	r3, [r7, #4]
 8005cc6:	2202      	movs	r2, #2
 8005cc8:	671a      	str	r2, [r3, #112]	@ 0x70
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8005cca:	687b      	ldr	r3, [r7, #4]
 8005ccc:	f8b3 205c 	ldrh.w	r2, [r3, #92]	@ 0x5c
 8005cd0:	687b      	ldr	r3, [r7, #4]
 8005cd2:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8005cd6:	b29b      	uxth	r3, r3
 8005cd8:	1ad3      	subs	r3, r2, r3
 8005cda:	b29b      	uxth	r3, r3
 8005cdc:	4619      	mov	r1, r3
 8005cde:	6878      	ldr	r0, [r7, #4]
 8005ce0:	f000 f918 	bl	8005f14 <HAL_UARTEx_RxEventCallback>
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
          }
        }
      }
      return;
 8005ce4:	e0f9      	b.n	8005eda <HAL_UART_IRQHandler+0x5ca>
        if (nb_remaining_rx_data == huart->RxXferSize)
 8005ce6:	687b      	ldr	r3, [r7, #4]
 8005ce8:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 8005cec:	f8b7 2092 	ldrh.w	r2, [r7, #146]	@ 0x92
 8005cf0:	429a      	cmp	r2, r3
 8005cf2:	f040 80f2 	bne.w	8005eda <HAL_UART_IRQHandler+0x5ca>
          if (huart->hdmarx->Mode == DMA_LINKEDLIST_CIRCULAR)
 8005cf6:	687b      	ldr	r3, [r7, #4]
 8005cf8:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8005cfc:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8005cfe:	2b81      	cmp	r3, #129	@ 0x81
 8005d00:	f040 80eb 	bne.w	8005eda <HAL_UART_IRQHandler+0x5ca>
            huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8005d04:	687b      	ldr	r3, [r7, #4]
 8005d06:	2202      	movs	r2, #2
 8005d08:	671a      	str	r2, [r3, #112]	@ 0x70
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8005d0a:	687b      	ldr	r3, [r7, #4]
 8005d0c:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 8005d10:	4619      	mov	r1, r3
 8005d12:	6878      	ldr	r0, [r7, #4]
 8005d14:	f000 f8fe 	bl	8005f14 <HAL_UARTEx_RxEventCallback>
      return;
 8005d18:	e0df      	b.n	8005eda <HAL_UART_IRQHandler+0x5ca>
    {
#endif /* HAL_DMA_MODULE_ENABLED */
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8005d1a:	687b      	ldr	r3, [r7, #4]
 8005d1c:	f8b3 205c 	ldrh.w	r2, [r3, #92]	@ 0x5c
 8005d20:	687b      	ldr	r3, [r7, #4]
 8005d22:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8005d26:	b29b      	uxth	r3, r3
 8005d28:	1ad3      	subs	r3, r2, r3
 8005d2a:	f8a7 30a2 	strh.w	r3, [r7, #162]	@ 0xa2
      if ((huart->RxXferCount > 0U)
 8005d2e:	687b      	ldr	r3, [r7, #4]
 8005d30:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8005d34:	b29b      	uxth	r3, r3
 8005d36:	2b00      	cmp	r3, #0
 8005d38:	f000 80d1 	beq.w	8005ede <HAL_UART_IRQHandler+0x5ce>
          && (nb_rx_data > 0U))
 8005d3c:	f8b7 30a2 	ldrh.w	r3, [r7, #162]	@ 0xa2
 8005d40:	2b00      	cmp	r3, #0
 8005d42:	f000 80cc 	beq.w	8005ede <HAL_UART_IRQHandler+0x5ce>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8005d46:	687b      	ldr	r3, [r7, #4]
 8005d48:	681b      	ldr	r3, [r3, #0]
 8005d4a:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005d4c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005d4e:	e853 3f00 	ldrex	r3, [r3]
 8005d52:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8005d54:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005d56:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8005d5a:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 8005d5e:	687b      	ldr	r3, [r7, #4]
 8005d60:	681b      	ldr	r3, [r3, #0]
 8005d62:	461a      	mov	r2, r3
 8005d64:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8005d68:	647b      	str	r3, [r7, #68]	@ 0x44
 8005d6a:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005d6c:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8005d6e:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8005d70:	e841 2300 	strex	r3, r2, [r1]
 8005d74:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8005d76:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8005d78:	2b00      	cmp	r3, #0
 8005d7a:	d1e4      	bne.n	8005d46 <HAL_UART_IRQHandler+0x436>

        /* Disable the UART Error Interrupt:(Frame error, noise error, overrun error) and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8005d7c:	687b      	ldr	r3, [r7, #4]
 8005d7e:	681b      	ldr	r3, [r3, #0]
 8005d80:	3308      	adds	r3, #8
 8005d82:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005d84:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005d86:	e853 3f00 	ldrex	r3, [r3]
 8005d8a:	623b      	str	r3, [r7, #32]
   return(result);
 8005d8c:	6a3b      	ldr	r3, [r7, #32]
 8005d8e:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8005d92:	f023 0301 	bic.w	r3, r3, #1
 8005d96:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8005d9a:	687b      	ldr	r3, [r7, #4]
 8005d9c:	681b      	ldr	r3, [r3, #0]
 8005d9e:	3308      	adds	r3, #8
 8005da0:	f8d7 2098 	ldr.w	r2, [r7, #152]	@ 0x98
 8005da4:	633a      	str	r2, [r7, #48]	@ 0x30
 8005da6:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005da8:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8005daa:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8005dac:	e841 2300 	strex	r3, r2, [r1]
 8005db0:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8005db2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005db4:	2b00      	cmp	r3, #0
 8005db6:	d1e1      	bne.n	8005d7c <HAL_UART_IRQHandler+0x46c>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8005db8:	687b      	ldr	r3, [r7, #4]
 8005dba:	2220      	movs	r2, #32
 8005dbc:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005dc0:	687b      	ldr	r3, [r7, #4]
 8005dc2:	2200      	movs	r2, #0
 8005dc4:	66da      	str	r2, [r3, #108]	@ 0x6c

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 8005dc6:	687b      	ldr	r3, [r7, #4]
 8005dc8:	2200      	movs	r2, #0
 8005dca:	675a      	str	r2, [r3, #116]	@ 0x74

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005dcc:	687b      	ldr	r3, [r7, #4]
 8005dce:	681b      	ldr	r3, [r3, #0]
 8005dd0:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005dd2:	693b      	ldr	r3, [r7, #16]
 8005dd4:	e853 3f00 	ldrex	r3, [r3]
 8005dd8:	60fb      	str	r3, [r7, #12]
   return(result);
 8005dda:	68fb      	ldr	r3, [r7, #12]
 8005ddc:	f023 0310 	bic.w	r3, r3, #16
 8005de0:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 8005de4:	687b      	ldr	r3, [r7, #4]
 8005de6:	681b      	ldr	r3, [r3, #0]
 8005de8:	461a      	mov	r2, r3
 8005dea:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8005dee:	61fb      	str	r3, [r7, #28]
 8005df0:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005df2:	69b9      	ldr	r1, [r7, #24]
 8005df4:	69fa      	ldr	r2, [r7, #28]
 8005df6:	e841 2300 	strex	r3, r2, [r1]
 8005dfa:	617b      	str	r3, [r7, #20]
   return(result);
 8005dfc:	697b      	ldr	r3, [r7, #20]
 8005dfe:	2b00      	cmp	r3, #0
 8005e00:	d1e4      	bne.n	8005dcc <HAL_UART_IRQHandler+0x4bc>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8005e02:	687b      	ldr	r3, [r7, #4]
 8005e04:	2202      	movs	r2, #2
 8005e06:	671a      	str	r2, [r3, #112]	@ 0x70
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8005e08:	f8b7 30a2 	ldrh.w	r3, [r7, #162]	@ 0xa2
 8005e0c:	4619      	mov	r1, r3
 8005e0e:	6878      	ldr	r0, [r7, #4]
 8005e10:	f000 f880 	bl	8005f14 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 8005e14:	e063      	b.n	8005ede <HAL_UART_IRQHandler+0x5ce>
    }
#endif /* HAL_DMA_MODULE_ENABLED */
  }

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 8005e16:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8005e1a:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8005e1e:	2b00      	cmp	r3, #0
 8005e20:	d00e      	beq.n	8005e40 <HAL_UART_IRQHandler+0x530>
 8005e22:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8005e26:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8005e2a:	2b00      	cmp	r3, #0
 8005e2c:	d008      	beq.n	8005e40 <HAL_UART_IRQHandler+0x530>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 8005e2e:	687b      	ldr	r3, [r7, #4]
 8005e30:	681b      	ldr	r3, [r3, #0]
 8005e32:	f44f 1280 	mov.w	r2, #1048576	@ 0x100000
 8005e36:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
 8005e38:	6878      	ldr	r0, [r7, #4]
 8005e3a:	f000 fc51 	bl	80066e0 <HAL_UARTEx_WakeupCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 8005e3e:	e051      	b.n	8005ee4 <HAL_UART_IRQHandler+0x5d4>
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_ISR_TXE_TXFNF) != 0U)
 8005e40:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8005e44:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005e48:	2b00      	cmp	r3, #0
 8005e4a:	d014      	beq.n	8005e76 <HAL_UART_IRQHandler+0x566>
      && (((cr1its & USART_CR1_TXEIE_TXFNFIE) != 0U)
 8005e4c:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 8005e50:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005e54:	2b00      	cmp	r3, #0
 8005e56:	d105      	bne.n	8005e64 <HAL_UART_IRQHandler+0x554>
          || ((cr3its & USART_CR3_TXFTIE) != 0U)))
 8005e58:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8005e5c:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8005e60:	2b00      	cmp	r3, #0
 8005e62:	d008      	beq.n	8005e76 <HAL_UART_IRQHandler+0x566>
  {
    if (huart->TxISR != NULL)
 8005e64:	687b      	ldr	r3, [r7, #4]
 8005e66:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8005e68:	2b00      	cmp	r3, #0
 8005e6a:	d03a      	beq.n	8005ee2 <HAL_UART_IRQHandler+0x5d2>
    {
      huart->TxISR(huart);
 8005e6c:	687b      	ldr	r3, [r7, #4]
 8005e6e:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8005e70:	6878      	ldr	r0, [r7, #4]
 8005e72:	4798      	blx	r3
    }
    return;
 8005e74:	e035      	b.n	8005ee2 <HAL_UART_IRQHandler+0x5d2>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 8005e76:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8005e7a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005e7e:	2b00      	cmp	r3, #0
 8005e80:	d009      	beq.n	8005e96 <HAL_UART_IRQHandler+0x586>
 8005e82:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 8005e86:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005e8a:	2b00      	cmp	r3, #0
 8005e8c:	d003      	beq.n	8005e96 <HAL_UART_IRQHandler+0x586>
  {
    UART_EndTransmit_IT(huart);
 8005e8e:	6878      	ldr	r0, [r7, #4]
 8005e90:	f000 fbfb 	bl	800668a <UART_EndTransmit_IT>
    return;
 8005e94:	e026      	b.n	8005ee4 <HAL_UART_IRQHandler+0x5d4>
  }

  /* UART TX Fifo Empty occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_TXFE) != 0U) && ((cr1its & USART_CR1_TXFEIE) != 0U))
 8005e96:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8005e9a:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8005e9e:	2b00      	cmp	r3, #0
 8005ea0:	d009      	beq.n	8005eb6 <HAL_UART_IRQHandler+0x5a6>
 8005ea2:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 8005ea6:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
 8005eaa:	2b00      	cmp	r3, #0
 8005eac:	d003      	beq.n	8005eb6 <HAL_UART_IRQHandler+0x5a6>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Tx Fifo Empty Callback */
    huart->TxFifoEmptyCallback(huart);
#else
    /* Call legacy weak Tx Fifo Empty Callback */
    HAL_UARTEx_TxFifoEmptyCallback(huart);
 8005eae:	6878      	ldr	r0, [r7, #4]
 8005eb0:	f000 fc2a 	bl	8006708 <HAL_UARTEx_TxFifoEmptyCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 8005eb4:	e016      	b.n	8005ee4 <HAL_UART_IRQHandler+0x5d4>
  }

  /* UART RX Fifo Full occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_RXFF) != 0U) && ((cr1its & USART_CR1_RXFFIE) != 0U))
 8005eb6:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8005eba:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8005ebe:	2b00      	cmp	r3, #0
 8005ec0:	d010      	beq.n	8005ee4 <HAL_UART_IRQHandler+0x5d4>
 8005ec2:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 8005ec6:	2b00      	cmp	r3, #0
 8005ec8:	da0c      	bge.n	8005ee4 <HAL_UART_IRQHandler+0x5d4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Rx Fifo Full Callback */
    huart->RxFifoFullCallback(huart);
#else
    /* Call legacy weak Rx Fifo Full Callback */
    HAL_UARTEx_RxFifoFullCallback(huart);
 8005eca:	6878      	ldr	r0, [r7, #4]
 8005ecc:	f000 fc12 	bl	80066f4 <HAL_UARTEx_RxFifoFullCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 8005ed0:	e008      	b.n	8005ee4 <HAL_UART_IRQHandler+0x5d4>
      return;
 8005ed2:	bf00      	nop
 8005ed4:	e006      	b.n	8005ee4 <HAL_UART_IRQHandler+0x5d4>
    return;
 8005ed6:	bf00      	nop
 8005ed8:	e004      	b.n	8005ee4 <HAL_UART_IRQHandler+0x5d4>
      return;
 8005eda:	bf00      	nop
 8005edc:	e002      	b.n	8005ee4 <HAL_UART_IRQHandler+0x5d4>
      return;
 8005ede:	bf00      	nop
 8005ee0:	e000      	b.n	8005ee4 <HAL_UART_IRQHandler+0x5d4>
    return;
 8005ee2:	bf00      	nop
  }
}
 8005ee4:	37b8      	adds	r7, #184	@ 0xb8
 8005ee6:	46bd      	mov	sp, r7
 8005ee8:	bd80      	pop	{r7, pc}
 8005eea:	bf00      	nop

08005eec <HAL_UART_TxCpltCallback>:
  * @brief Tx Transfer completed callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8005eec:	b480      	push	{r7}
 8005eee:	b083      	sub	sp, #12
 8005ef0:	af00      	add	r7, sp, #0
 8005ef2:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_TxCpltCallback can be implemented in the user file.
   */
}
 8005ef4:	bf00      	nop
 8005ef6:	370c      	adds	r7, #12
 8005ef8:	46bd      	mov	sp, r7
 8005efa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005efe:	4770      	bx	lr

08005f00 <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8005f00:	b480      	push	{r7}
 8005f02:	b083      	sub	sp, #12
 8005f04:	af00      	add	r7, sp, #0
 8005f06:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 8005f08:	bf00      	nop
 8005f0a:	370c      	adds	r7, #12
 8005f0c:	46bd      	mov	sp, r7
 8005f0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f12:	4770      	bx	lr

08005f14 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8005f14:	b480      	push	{r7}
 8005f16:	b083      	sub	sp, #12
 8005f18:	af00      	add	r7, sp, #0
 8005f1a:	6078      	str	r0, [r7, #4]
 8005f1c:	460b      	mov	r3, r1
 8005f1e:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8005f20:	bf00      	nop
 8005f22:	370c      	adds	r7, #12
 8005f24:	46bd      	mov	sp, r7
 8005f26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f2a:	4770      	bx	lr

08005f2c <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8005f2c:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8005f30:	b094      	sub	sp, #80	@ 0x50
 8005f32:	af00      	add	r7, sp, #0
 8005f34:	62f8      	str	r0, [r7, #44]	@ 0x2c
  uint32_t tmpreg;
  uint16_t brrtemp;
  uint32_t clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8005f36:	2300      	movs	r3, #0
 8005f38:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8005f3c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005f3e:	689a      	ldr	r2, [r3, #8]
 8005f40:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005f42:	691b      	ldr	r3, [r3, #16]
 8005f44:	431a      	orrs	r2, r3
 8005f46:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005f48:	695b      	ldr	r3, [r3, #20]
 8005f4a:	431a      	orrs	r2, r3
 8005f4c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005f4e:	69db      	ldr	r3, [r3, #28]
 8005f50:	4313      	orrs	r3, r2
 8005f52:	64fb      	str	r3, [r7, #76]	@ 0x4c
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8005f54:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005f56:	681b      	ldr	r3, [r3, #0]
 8005f58:	681b      	ldr	r3, [r3, #0]
 8005f5a:	498a      	ldr	r1, [pc, #552]	@ (8006184 <UART_SetConfig+0x258>)
 8005f5c:	4019      	ands	r1, r3
 8005f5e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005f60:	681a      	ldr	r2, [r3, #0]
 8005f62:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8005f64:	430b      	orrs	r3, r1
 8005f66:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8005f68:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005f6a:	681b      	ldr	r3, [r3, #0]
 8005f6c:	685b      	ldr	r3, [r3, #4]
 8005f6e:	f423 5040 	bic.w	r0, r3, #12288	@ 0x3000
 8005f72:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005f74:	68d9      	ldr	r1, [r3, #12]
 8005f76:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005f78:	681a      	ldr	r2, [r3, #0]
 8005f7a:	ea40 0301 	orr.w	r3, r0, r1
 8005f7e:	6053      	str	r3, [r2, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8005f80:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005f82:	699b      	ldr	r3, [r3, #24]
 8005f84:	64fb      	str	r3, [r7, #76]	@ 0x4c

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8005f86:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005f88:	681a      	ldr	r2, [r3, #0]
 8005f8a:	4b7f      	ldr	r3, [pc, #508]	@ (8006188 <UART_SetConfig+0x25c>)
 8005f8c:	429a      	cmp	r2, r3
 8005f8e:	d004      	beq.n	8005f9a <UART_SetConfig+0x6e>
  {
    tmpreg |= huart->Init.OneBitSampling;
 8005f90:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005f92:	6a1a      	ldr	r2, [r3, #32]
 8005f94:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8005f96:	4313      	orrs	r3, r2
 8005f98:	64fb      	str	r3, [r7, #76]	@ 0x4c
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8005f9a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005f9c:	681b      	ldr	r3, [r3, #0]
 8005f9e:	689b      	ldr	r3, [r3, #8]
 8005fa0:	f023 416e 	bic.w	r1, r3, #3992977408	@ 0xee000000
 8005fa4:	f421 6130 	bic.w	r1, r1, #2816	@ 0xb00
 8005fa8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005faa:	681a      	ldr	r2, [r3, #0]
 8005fac:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8005fae:	430b      	orrs	r3, r1
 8005fb0:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 8005fb2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005fb4:	681b      	ldr	r3, [r3, #0]
 8005fb6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005fb8:	f023 000f 	bic.w	r0, r3, #15
 8005fbc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005fbe:	6a59      	ldr	r1, [r3, #36]	@ 0x24
 8005fc0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005fc2:	681a      	ldr	r2, [r3, #0]
 8005fc4:	ea40 0301 	orr.w	r3, r0, r1
 8005fc8:	62d3      	str	r3, [r2, #44]	@ 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8005fca:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005fcc:	681a      	ldr	r2, [r3, #0]
 8005fce:	4b6f      	ldr	r3, [pc, #444]	@ (800618c <UART_SetConfig+0x260>)
 8005fd0:	429a      	cmp	r2, r3
 8005fd2:	d102      	bne.n	8005fda <UART_SetConfig+0xae>
 8005fd4:	2301      	movs	r3, #1
 8005fd6:	64bb      	str	r3, [r7, #72]	@ 0x48
 8005fd8:	e01a      	b.n	8006010 <UART_SetConfig+0xe4>
 8005fda:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005fdc:	681a      	ldr	r2, [r3, #0]
 8005fde:	4b6c      	ldr	r3, [pc, #432]	@ (8006190 <UART_SetConfig+0x264>)
 8005fe0:	429a      	cmp	r2, r3
 8005fe2:	d102      	bne.n	8005fea <UART_SetConfig+0xbe>
 8005fe4:	2302      	movs	r3, #2
 8005fe6:	64bb      	str	r3, [r7, #72]	@ 0x48
 8005fe8:	e012      	b.n	8006010 <UART_SetConfig+0xe4>
 8005fea:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005fec:	681a      	ldr	r2, [r3, #0]
 8005fee:	4b69      	ldr	r3, [pc, #420]	@ (8006194 <UART_SetConfig+0x268>)
 8005ff0:	429a      	cmp	r2, r3
 8005ff2:	d102      	bne.n	8005ffa <UART_SetConfig+0xce>
 8005ff4:	2304      	movs	r3, #4
 8005ff6:	64bb      	str	r3, [r7, #72]	@ 0x48
 8005ff8:	e00a      	b.n	8006010 <UART_SetConfig+0xe4>
 8005ffa:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005ffc:	681a      	ldr	r2, [r3, #0]
 8005ffe:	4b62      	ldr	r3, [pc, #392]	@ (8006188 <UART_SetConfig+0x25c>)
 8006000:	429a      	cmp	r2, r3
 8006002:	d103      	bne.n	800600c <UART_SetConfig+0xe0>
 8006004:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8006008:	64bb      	str	r3, [r7, #72]	@ 0x48
 800600a:	e001      	b.n	8006010 <UART_SetConfig+0xe4>
 800600c:	2300      	movs	r3, #0
 800600e:	64bb      	str	r3, [r7, #72]	@ 0x48

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 8006010:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006012:	681a      	ldr	r2, [r3, #0]
 8006014:	4b5c      	ldr	r3, [pc, #368]	@ (8006188 <UART_SetConfig+0x25c>)
 8006016:	429a      	cmp	r2, r3
 8006018:	d171      	bne.n	80060fe <UART_SetConfig+0x1d2>
  {
    /* Retrieve frequency clock */
    pclk = HAL_RCCEx_GetPeriphCLKFreq(clocksource);
 800601a:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800601c:	2200      	movs	r2, #0
 800601e:	623b      	str	r3, [r7, #32]
 8006020:	627a      	str	r2, [r7, #36]	@ 0x24
 8006022:	e9d7 0108 	ldrd	r0, r1, [r7, #32]
 8006026:	f7fe fbaf 	bl	8004788 <HAL_RCCEx_GetPeriphCLKFreq>
 800602a:	6438      	str	r0, [r7, #64]	@ 0x40

    /* If proper clock source reported */
    if (pclk != 0U)
 800602c:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800602e:	2b00      	cmp	r3, #0
 8006030:	f000 80e2 	beq.w	80061f8 <UART_SetConfig+0x2cc>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 8006034:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006036:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006038:	4a57      	ldr	r2, [pc, #348]	@ (8006198 <UART_SetConfig+0x26c>)
 800603a:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800603e:	461a      	mov	r2, r3
 8006040:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8006042:	fbb3 f3f2 	udiv	r3, r3, r2
 8006046:	637b      	str	r3, [r7, #52]	@ 0x34

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8006048:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800604a:	685a      	ldr	r2, [r3, #4]
 800604c:	4613      	mov	r3, r2
 800604e:	005b      	lsls	r3, r3, #1
 8006050:	4413      	add	r3, r2
 8006052:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8006054:	429a      	cmp	r2, r3
 8006056:	d305      	bcc.n	8006064 <UART_SetConfig+0x138>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 8006058:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800605a:	685b      	ldr	r3, [r3, #4]
 800605c:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 800605e:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8006060:	429a      	cmp	r2, r3
 8006062:	d903      	bls.n	800606c <UART_SetConfig+0x140>
      {
        ret = HAL_ERROR;
 8006064:	2301      	movs	r3, #1
 8006066:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
 800606a:	e0c5      	b.n	80061f8 <UART_SetConfig+0x2cc>
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800606c:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800606e:	2200      	movs	r2, #0
 8006070:	61bb      	str	r3, [r7, #24]
 8006072:	61fa      	str	r2, [r7, #28]
 8006074:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006076:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006078:	4a47      	ldr	r2, [pc, #284]	@ (8006198 <UART_SetConfig+0x26c>)
 800607a:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800607e:	b29b      	uxth	r3, r3
 8006080:	2200      	movs	r2, #0
 8006082:	613b      	str	r3, [r7, #16]
 8006084:	617a      	str	r2, [r7, #20]
 8006086:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 800608a:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 800608e:	f7fa f903 	bl	8000298 <__aeabi_uldivmod>
 8006092:	4602      	mov	r2, r0
 8006094:	460b      	mov	r3, r1
 8006096:	4610      	mov	r0, r2
 8006098:	4619      	mov	r1, r3
 800609a:	f04f 0200 	mov.w	r2, #0
 800609e:	f04f 0300 	mov.w	r3, #0
 80060a2:	020b      	lsls	r3, r1, #8
 80060a4:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 80060a8:	0202      	lsls	r2, r0, #8
 80060aa:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 80060ac:	6849      	ldr	r1, [r1, #4]
 80060ae:	0849      	lsrs	r1, r1, #1
 80060b0:	2000      	movs	r0, #0
 80060b2:	460c      	mov	r4, r1
 80060b4:	4605      	mov	r5, r0
 80060b6:	eb12 0804 	adds.w	r8, r2, r4
 80060ba:	eb43 0905 	adc.w	r9, r3, r5
 80060be:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80060c0:	685b      	ldr	r3, [r3, #4]
 80060c2:	2200      	movs	r2, #0
 80060c4:	60bb      	str	r3, [r7, #8]
 80060c6:	60fa      	str	r2, [r7, #12]
 80060c8:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 80060cc:	4640      	mov	r0, r8
 80060ce:	4649      	mov	r1, r9
 80060d0:	f7fa f8e2 	bl	8000298 <__aeabi_uldivmod>
 80060d4:	4602      	mov	r2, r0
 80060d6:	460b      	mov	r3, r1
 80060d8:	4613      	mov	r3, r2
 80060da:	63fb      	str	r3, [r7, #60]	@ 0x3c
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 80060dc:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80060de:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80060e2:	d308      	bcc.n	80060f6 <UART_SetConfig+0x1ca>
 80060e4:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80060e6:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80060ea:	d204      	bcs.n	80060f6 <UART_SetConfig+0x1ca>
        {
          huart->Instance->BRR = usartdiv;
 80060ec:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80060ee:	681b      	ldr	r3, [r3, #0]
 80060f0:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 80060f2:	60da      	str	r2, [r3, #12]
 80060f4:	e080      	b.n	80061f8 <UART_SetConfig+0x2cc>
        }
        else
        {
          ret = HAL_ERROR;
 80060f6:	2301      	movs	r3, #1
 80060f8:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
 80060fc:	e07c      	b.n	80061f8 <UART_SetConfig+0x2cc>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80060fe:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006100:	69db      	ldr	r3, [r3, #28]
 8006102:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8006106:	d149      	bne.n	800619c <UART_SetConfig+0x270>
  {
    pclk = HAL_RCCEx_GetPeriphCLKFreq(clocksource);
 8006108:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800610a:	2200      	movs	r2, #0
 800610c:	603b      	str	r3, [r7, #0]
 800610e:	607a      	str	r2, [r7, #4]
 8006110:	e9d7 0100 	ldrd	r0, r1, [r7]
 8006114:	f7fe fb38 	bl	8004788 <HAL_RCCEx_GetPeriphCLKFreq>
 8006118:	6438      	str	r0, [r7, #64]	@ 0x40

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 800611a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800611c:	2b00      	cmp	r3, #0
 800611e:	d06b      	beq.n	80061f8 <UART_SetConfig+0x2cc>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8006120:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006122:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006124:	4a1c      	ldr	r2, [pc, #112]	@ (8006198 <UART_SetConfig+0x26c>)
 8006126:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800612a:	461a      	mov	r2, r3
 800612c:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800612e:	fbb3 f3f2 	udiv	r3, r3, r2
 8006132:	005a      	lsls	r2, r3, #1
 8006134:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006136:	685b      	ldr	r3, [r3, #4]
 8006138:	085b      	lsrs	r3, r3, #1
 800613a:	441a      	add	r2, r3
 800613c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800613e:	685b      	ldr	r3, [r3, #4]
 8006140:	fbb2 f3f3 	udiv	r3, r2, r3
 8006144:	63fb      	str	r3, [r7, #60]	@ 0x3c
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8006146:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8006148:	2b0f      	cmp	r3, #15
 800614a:	d916      	bls.n	800617a <UART_SetConfig+0x24e>
 800614c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800614e:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8006152:	d212      	bcs.n	800617a <UART_SetConfig+0x24e>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8006154:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8006156:	b29b      	uxth	r3, r3
 8006158:	f023 030f 	bic.w	r3, r3, #15
 800615c:	877b      	strh	r3, [r7, #58]	@ 0x3a
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 800615e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8006160:	085b      	lsrs	r3, r3, #1
 8006162:	b29b      	uxth	r3, r3
 8006164:	f003 0307 	and.w	r3, r3, #7
 8006168:	b29a      	uxth	r2, r3
 800616a:	8f7b      	ldrh	r3, [r7, #58]	@ 0x3a
 800616c:	4313      	orrs	r3, r2
 800616e:	877b      	strh	r3, [r7, #58]	@ 0x3a
        huart->Instance->BRR = brrtemp;
 8006170:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006172:	681b      	ldr	r3, [r3, #0]
 8006174:	8f7a      	ldrh	r2, [r7, #58]	@ 0x3a
 8006176:	60da      	str	r2, [r3, #12]
 8006178:	e03e      	b.n	80061f8 <UART_SetConfig+0x2cc>
      }
      else
      {
        ret = HAL_ERROR;
 800617a:	2301      	movs	r3, #1
 800617c:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
 8006180:	e03a      	b.n	80061f8 <UART_SetConfig+0x2cc>
 8006182:	bf00      	nop
 8006184:	cfff69f3 	.word	0xcfff69f3
 8006188:	44002400 	.word	0x44002400
 800618c:	40013800 	.word	0x40013800
 8006190:	40004400 	.word	0x40004400
 8006194:	40004800 	.word	0x40004800
 8006198:	08007a08 	.word	0x08007a08
      }
    }
  }
  else
  {
    pclk = HAL_RCCEx_GetPeriphCLKFreq(clocksource);
 800619c:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800619e:	2200      	movs	r2, #0
 80061a0:	469a      	mov	sl, r3
 80061a2:	4693      	mov	fp, r2
 80061a4:	4650      	mov	r0, sl
 80061a6:	4659      	mov	r1, fp
 80061a8:	f7fe faee 	bl	8004788 <HAL_RCCEx_GetPeriphCLKFreq>
 80061ac:	6438      	str	r0, [r7, #64]	@ 0x40

    if (pclk != 0U)
 80061ae:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80061b0:	2b00      	cmp	r3, #0
 80061b2:	d021      	beq.n	80061f8 <UART_SetConfig+0x2cc>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 80061b4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80061b6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80061b8:	4a1a      	ldr	r2, [pc, #104]	@ (8006224 <UART_SetConfig+0x2f8>)
 80061ba:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80061be:	461a      	mov	r2, r3
 80061c0:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80061c2:	fbb3 f2f2 	udiv	r2, r3, r2
 80061c6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80061c8:	685b      	ldr	r3, [r3, #4]
 80061ca:	085b      	lsrs	r3, r3, #1
 80061cc:	441a      	add	r2, r3
 80061ce:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80061d0:	685b      	ldr	r3, [r3, #4]
 80061d2:	fbb2 f3f3 	udiv	r3, r2, r3
 80061d6:	63fb      	str	r3, [r7, #60]	@ 0x3c
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80061d8:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80061da:	2b0f      	cmp	r3, #15
 80061dc:	d909      	bls.n	80061f2 <UART_SetConfig+0x2c6>
 80061de:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80061e0:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80061e4:	d205      	bcs.n	80061f2 <UART_SetConfig+0x2c6>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 80061e6:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80061e8:	b29a      	uxth	r2, r3
 80061ea:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80061ec:	681b      	ldr	r3, [r3, #0]
 80061ee:	60da      	str	r2, [r3, #12]
 80061f0:	e002      	b.n	80061f8 <UART_SetConfig+0x2cc>
      }
      else
      {
        ret = HAL_ERROR;
 80061f2:	2301      	movs	r3, #1
 80061f4:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 80061f8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80061fa:	2201      	movs	r2, #1
 80061fc:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
  huart->NbRxDataToProcess = 1;
 8006200:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006202:	2201      	movs	r2, #1
 8006204:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8006208:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800620a:	2200      	movs	r2, #0
 800620c:	675a      	str	r2, [r3, #116]	@ 0x74
  huart->TxISR = NULL;
 800620e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006210:	2200      	movs	r2, #0
 8006212:	679a      	str	r2, [r3, #120]	@ 0x78

  return ret;
 8006214:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
}
 8006218:	4618      	mov	r0, r3
 800621a:	3750      	adds	r7, #80	@ 0x50
 800621c:	46bd      	mov	sp, r7
 800621e:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8006222:	bf00      	nop
 8006224:	08007a08 	.word	0x08007a08

08006228 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8006228:	b480      	push	{r7}
 800622a:	b083      	sub	sp, #12
 800622c:	af00      	add	r7, sp, #0
 800622e:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8006230:	687b      	ldr	r3, [r7, #4]
 8006232:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006234:	f003 0308 	and.w	r3, r3, #8
 8006238:	2b00      	cmp	r3, #0
 800623a:	d00a      	beq.n	8006252 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 800623c:	687b      	ldr	r3, [r7, #4]
 800623e:	681b      	ldr	r3, [r3, #0]
 8006240:	685b      	ldr	r3, [r3, #4]
 8006242:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 8006246:	687b      	ldr	r3, [r7, #4]
 8006248:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800624a:	687b      	ldr	r3, [r7, #4]
 800624c:	681b      	ldr	r3, [r3, #0]
 800624e:	430a      	orrs	r2, r1
 8006250:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8006252:	687b      	ldr	r3, [r7, #4]
 8006254:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006256:	f003 0301 	and.w	r3, r3, #1
 800625a:	2b00      	cmp	r3, #0
 800625c:	d00a      	beq.n	8006274 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 800625e:	687b      	ldr	r3, [r7, #4]
 8006260:	681b      	ldr	r3, [r3, #0]
 8006262:	685b      	ldr	r3, [r3, #4]
 8006264:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 8006268:	687b      	ldr	r3, [r7, #4]
 800626a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800626c:	687b      	ldr	r3, [r7, #4]
 800626e:	681b      	ldr	r3, [r3, #0]
 8006270:	430a      	orrs	r2, r1
 8006272:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8006274:	687b      	ldr	r3, [r7, #4]
 8006276:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006278:	f003 0302 	and.w	r3, r3, #2
 800627c:	2b00      	cmp	r3, #0
 800627e:	d00a      	beq.n	8006296 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8006280:	687b      	ldr	r3, [r7, #4]
 8006282:	681b      	ldr	r3, [r3, #0]
 8006284:	685b      	ldr	r3, [r3, #4]
 8006286:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 800628a:	687b      	ldr	r3, [r7, #4]
 800628c:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800628e:	687b      	ldr	r3, [r7, #4]
 8006290:	681b      	ldr	r3, [r3, #0]
 8006292:	430a      	orrs	r2, r1
 8006294:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8006296:	687b      	ldr	r3, [r7, #4]
 8006298:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800629a:	f003 0304 	and.w	r3, r3, #4
 800629e:	2b00      	cmp	r3, #0
 80062a0:	d00a      	beq.n	80062b8 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 80062a2:	687b      	ldr	r3, [r7, #4]
 80062a4:	681b      	ldr	r3, [r3, #0]
 80062a6:	685b      	ldr	r3, [r3, #4]
 80062a8:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 80062ac:	687b      	ldr	r3, [r7, #4]
 80062ae:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80062b0:	687b      	ldr	r3, [r7, #4]
 80062b2:	681b      	ldr	r3, [r3, #0]
 80062b4:	430a      	orrs	r2, r1
 80062b6:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 80062b8:	687b      	ldr	r3, [r7, #4]
 80062ba:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80062bc:	f003 0310 	and.w	r3, r3, #16
 80062c0:	2b00      	cmp	r3, #0
 80062c2:	d00a      	beq.n	80062da <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 80062c4:	687b      	ldr	r3, [r7, #4]
 80062c6:	681b      	ldr	r3, [r3, #0]
 80062c8:	689b      	ldr	r3, [r3, #8]
 80062ca:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 80062ce:	687b      	ldr	r3, [r7, #4]
 80062d0:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 80062d2:	687b      	ldr	r3, [r7, #4]
 80062d4:	681b      	ldr	r3, [r3, #0]
 80062d6:	430a      	orrs	r2, r1
 80062d8:	609a      	str	r2, [r3, #8]
  }

#if defined(HAL_DMA_MODULE_ENABLED)
  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 80062da:	687b      	ldr	r3, [r7, #4]
 80062dc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80062de:	f003 0320 	and.w	r3, r3, #32
 80062e2:	2b00      	cmp	r3, #0
 80062e4:	d00a      	beq.n	80062fc <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 80062e6:	687b      	ldr	r3, [r7, #4]
 80062e8:	681b      	ldr	r3, [r3, #0]
 80062ea:	689b      	ldr	r3, [r3, #8]
 80062ec:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 80062f0:	687b      	ldr	r3, [r7, #4]
 80062f2:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 80062f4:	687b      	ldr	r3, [r7, #4]
 80062f6:	681b      	ldr	r3, [r3, #0]
 80062f8:	430a      	orrs	r2, r1
 80062fa:	609a      	str	r2, [r3, #8]
  }
#endif /* HAL_DMA_MODULE_ENABLED */

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 80062fc:	687b      	ldr	r3, [r7, #4]
 80062fe:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006300:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006304:	2b00      	cmp	r3, #0
 8006306:	d01a      	beq.n	800633e <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8006308:	687b      	ldr	r3, [r7, #4]
 800630a:	681b      	ldr	r3, [r3, #0]
 800630c:	685b      	ldr	r3, [r3, #4]
 800630e:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 8006312:	687b      	ldr	r3, [r7, #4]
 8006314:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8006316:	687b      	ldr	r3, [r7, #4]
 8006318:	681b      	ldr	r3, [r3, #0]
 800631a:	430a      	orrs	r2, r1
 800631c:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 800631e:	687b      	ldr	r3, [r7, #4]
 8006320:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006322:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8006326:	d10a      	bne.n	800633e <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8006328:	687b      	ldr	r3, [r7, #4]
 800632a:	681b      	ldr	r3, [r3, #0]
 800632c:	685b      	ldr	r3, [r3, #4]
 800632e:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 8006332:	687b      	ldr	r3, [r7, #4]
 8006334:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8006336:	687b      	ldr	r3, [r7, #4]
 8006338:	681b      	ldr	r3, [r3, #0]
 800633a:	430a      	orrs	r2, r1
 800633c:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 800633e:	687b      	ldr	r3, [r7, #4]
 8006340:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006342:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8006346:	2b00      	cmp	r3, #0
 8006348:	d00a      	beq.n	8006360 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 800634a:	687b      	ldr	r3, [r7, #4]
 800634c:	681b      	ldr	r3, [r3, #0]
 800634e:	685b      	ldr	r3, [r3, #4]
 8006350:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 8006354:	687b      	ldr	r3, [r7, #4]
 8006356:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8006358:	687b      	ldr	r3, [r7, #4]
 800635a:	681b      	ldr	r3, [r3, #0]
 800635c:	430a      	orrs	r2, r1
 800635e:	605a      	str	r2, [r3, #4]
  }
}
 8006360:	bf00      	nop
 8006362:	370c      	adds	r7, #12
 8006364:	46bd      	mov	sp, r7
 8006366:	f85d 7b04 	ldr.w	r7, [sp], #4
 800636a:	4770      	bx	lr

0800636c <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 800636c:	b580      	push	{r7, lr}
 800636e:	b098      	sub	sp, #96	@ 0x60
 8006370:	af02      	add	r7, sp, #8
 8006372:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006374:	687b      	ldr	r3, [r7, #4]
 8006376:	2200      	movs	r2, #0
 8006378:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 800637c:	f7fa ff5e 	bl	800123c <HAL_GetTick>
 8006380:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8006382:	687b      	ldr	r3, [r7, #4]
 8006384:	681b      	ldr	r3, [r3, #0]
 8006386:	681b      	ldr	r3, [r3, #0]
 8006388:	f003 0308 	and.w	r3, r3, #8
 800638c:	2b08      	cmp	r3, #8
 800638e:	d12f      	bne.n	80063f0 <UART_CheckIdleState+0x84>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8006390:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8006394:	9300      	str	r3, [sp, #0]
 8006396:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8006398:	2200      	movs	r2, #0
 800639a:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 800639e:	6878      	ldr	r0, [r7, #4]
 80063a0:	f000 f88e 	bl	80064c0 <UART_WaitOnFlagUntilTimeout>
 80063a4:	4603      	mov	r3, r0
 80063a6:	2b00      	cmp	r3, #0
 80063a8:	d022      	beq.n	80063f0 <UART_CheckIdleState+0x84>
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
 80063aa:	687b      	ldr	r3, [r7, #4]
 80063ac:	681b      	ldr	r3, [r3, #0]
 80063ae:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80063b0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80063b2:	e853 3f00 	ldrex	r3, [r3]
 80063b6:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 80063b8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80063ba:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80063be:	653b      	str	r3, [r7, #80]	@ 0x50
 80063c0:	687b      	ldr	r3, [r7, #4]
 80063c2:	681b      	ldr	r3, [r3, #0]
 80063c4:	461a      	mov	r2, r3
 80063c6:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80063c8:	647b      	str	r3, [r7, #68]	@ 0x44
 80063ca:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80063cc:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 80063ce:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 80063d0:	e841 2300 	strex	r3, r2, [r1]
 80063d4:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 80063d6:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80063d8:	2b00      	cmp	r3, #0
 80063da:	d1e6      	bne.n	80063aa <UART_CheckIdleState+0x3e>

      huart->gState = HAL_UART_STATE_READY;
 80063dc:	687b      	ldr	r3, [r7, #4]
 80063de:	2220      	movs	r2, #32
 80063e0:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      __HAL_UNLOCK(huart);
 80063e4:	687b      	ldr	r3, [r7, #4]
 80063e6:	2200      	movs	r2, #0
 80063e8:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 80063ec:	2303      	movs	r3, #3
 80063ee:	e063      	b.n	80064b8 <UART_CheckIdleState+0x14c>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 80063f0:	687b      	ldr	r3, [r7, #4]
 80063f2:	681b      	ldr	r3, [r3, #0]
 80063f4:	681b      	ldr	r3, [r3, #0]
 80063f6:	f003 0304 	and.w	r3, r3, #4
 80063fa:	2b04      	cmp	r3, #4
 80063fc:	d149      	bne.n	8006492 <UART_CheckIdleState+0x126>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80063fe:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8006402:	9300      	str	r3, [sp, #0]
 8006404:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8006406:	2200      	movs	r2, #0
 8006408:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 800640c:	6878      	ldr	r0, [r7, #4]
 800640e:	f000 f857 	bl	80064c0 <UART_WaitOnFlagUntilTimeout>
 8006412:	4603      	mov	r3, r0
 8006414:	2b00      	cmp	r3, #0
 8006416:	d03c      	beq.n	8006492 <UART_CheckIdleState+0x126>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8006418:	687b      	ldr	r3, [r7, #4]
 800641a:	681b      	ldr	r3, [r3, #0]
 800641c:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800641e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006420:	e853 3f00 	ldrex	r3, [r3]
 8006424:	623b      	str	r3, [r7, #32]
   return(result);
 8006426:	6a3b      	ldr	r3, [r7, #32]
 8006428:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800642c:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800642e:	687b      	ldr	r3, [r7, #4]
 8006430:	681b      	ldr	r3, [r3, #0]
 8006432:	461a      	mov	r2, r3
 8006434:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8006436:	633b      	str	r3, [r7, #48]	@ 0x30
 8006438:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800643a:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800643c:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800643e:	e841 2300 	strex	r3, r2, [r1]
 8006442:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8006444:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006446:	2b00      	cmp	r3, #0
 8006448:	d1e6      	bne.n	8006418 <UART_CheckIdleState+0xac>
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800644a:	687b      	ldr	r3, [r7, #4]
 800644c:	681b      	ldr	r3, [r3, #0]
 800644e:	3308      	adds	r3, #8
 8006450:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006452:	693b      	ldr	r3, [r7, #16]
 8006454:	e853 3f00 	ldrex	r3, [r3]
 8006458:	60fb      	str	r3, [r7, #12]
   return(result);
 800645a:	68fb      	ldr	r3, [r7, #12]
 800645c:	f023 0301 	bic.w	r3, r3, #1
 8006460:	64bb      	str	r3, [r7, #72]	@ 0x48
 8006462:	687b      	ldr	r3, [r7, #4]
 8006464:	681b      	ldr	r3, [r3, #0]
 8006466:	3308      	adds	r3, #8
 8006468:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800646a:	61fa      	str	r2, [r7, #28]
 800646c:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800646e:	69b9      	ldr	r1, [r7, #24]
 8006470:	69fa      	ldr	r2, [r7, #28]
 8006472:	e841 2300 	strex	r3, r2, [r1]
 8006476:	617b      	str	r3, [r7, #20]
   return(result);
 8006478:	697b      	ldr	r3, [r7, #20]
 800647a:	2b00      	cmp	r3, #0
 800647c:	d1e5      	bne.n	800644a <UART_CheckIdleState+0xde>

      huart->RxState = HAL_UART_STATE_READY;
 800647e:	687b      	ldr	r3, [r7, #4]
 8006480:	2220      	movs	r2, #32
 8006482:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      __HAL_UNLOCK(huart);
 8006486:	687b      	ldr	r3, [r7, #4]
 8006488:	2200      	movs	r2, #0
 800648a:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 800648e:	2303      	movs	r3, #3
 8006490:	e012      	b.n	80064b8 <UART_CheckIdleState+0x14c>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8006492:	687b      	ldr	r3, [r7, #4]
 8006494:	2220      	movs	r2, #32
 8006496:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  huart->RxState = HAL_UART_STATE_READY;
 800649a:	687b      	ldr	r3, [r7, #4]
 800649c:	2220      	movs	r2, #32
 800649e:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80064a2:	687b      	ldr	r3, [r7, #4]
 80064a4:	2200      	movs	r2, #0
 80064a6:	66da      	str	r2, [r3, #108]	@ 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 80064a8:	687b      	ldr	r3, [r7, #4]
 80064aa:	2200      	movs	r2, #0
 80064ac:	671a      	str	r2, [r3, #112]	@ 0x70

  __HAL_UNLOCK(huart);
 80064ae:	687b      	ldr	r3, [r7, #4]
 80064b0:	2200      	movs	r2, #0
 80064b2:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 80064b6:	2300      	movs	r3, #0
}
 80064b8:	4618      	mov	r0, r3
 80064ba:	3758      	adds	r7, #88	@ 0x58
 80064bc:	46bd      	mov	sp, r7
 80064be:	bd80      	pop	{r7, pc}

080064c0 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 80064c0:	b580      	push	{r7, lr}
 80064c2:	b084      	sub	sp, #16
 80064c4:	af00      	add	r7, sp, #0
 80064c6:	60f8      	str	r0, [r7, #12]
 80064c8:	60b9      	str	r1, [r7, #8]
 80064ca:	603b      	str	r3, [r7, #0]
 80064cc:	4613      	mov	r3, r2
 80064ce:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80064d0:	e04f      	b.n	8006572 <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80064d2:	69bb      	ldr	r3, [r7, #24]
 80064d4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80064d8:	d04b      	beq.n	8006572 <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80064da:	f7fa feaf 	bl	800123c <HAL_GetTick>
 80064de:	4602      	mov	r2, r0
 80064e0:	683b      	ldr	r3, [r7, #0]
 80064e2:	1ad3      	subs	r3, r2, r3
 80064e4:	69ba      	ldr	r2, [r7, #24]
 80064e6:	429a      	cmp	r2, r3
 80064e8:	d302      	bcc.n	80064f0 <UART_WaitOnFlagUntilTimeout+0x30>
 80064ea:	69bb      	ldr	r3, [r7, #24]
 80064ec:	2b00      	cmp	r3, #0
 80064ee:	d101      	bne.n	80064f4 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 80064f0:	2303      	movs	r3, #3
 80064f2:	e04e      	b.n	8006592 <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 80064f4:	68fb      	ldr	r3, [r7, #12]
 80064f6:	681b      	ldr	r3, [r3, #0]
 80064f8:	681b      	ldr	r3, [r3, #0]
 80064fa:	f003 0304 	and.w	r3, r3, #4
 80064fe:	2b00      	cmp	r3, #0
 8006500:	d037      	beq.n	8006572 <UART_WaitOnFlagUntilTimeout+0xb2>
 8006502:	68bb      	ldr	r3, [r7, #8]
 8006504:	2b80      	cmp	r3, #128	@ 0x80
 8006506:	d034      	beq.n	8006572 <UART_WaitOnFlagUntilTimeout+0xb2>
 8006508:	68bb      	ldr	r3, [r7, #8]
 800650a:	2b40      	cmp	r3, #64	@ 0x40
 800650c:	d031      	beq.n	8006572 <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 800650e:	68fb      	ldr	r3, [r7, #12]
 8006510:	681b      	ldr	r3, [r3, #0]
 8006512:	69db      	ldr	r3, [r3, #28]
 8006514:	f003 0308 	and.w	r3, r3, #8
 8006518:	2b08      	cmp	r3, #8
 800651a:	d110      	bne.n	800653e <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 800651c:	68fb      	ldr	r3, [r7, #12]
 800651e:	681b      	ldr	r3, [r3, #0]
 8006520:	2208      	movs	r2, #8
 8006522:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8006524:	68f8      	ldr	r0, [r7, #12]
 8006526:	f000 f838 	bl	800659a <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 800652a:	68fb      	ldr	r3, [r7, #12]
 800652c:	2208      	movs	r2, #8
 800652e:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8006532:	68fb      	ldr	r3, [r7, #12]
 8006534:	2200      	movs	r2, #0
 8006536:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_ERROR;
 800653a:	2301      	movs	r3, #1
 800653c:	e029      	b.n	8006592 <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 800653e:	68fb      	ldr	r3, [r7, #12]
 8006540:	681b      	ldr	r3, [r3, #0]
 8006542:	69db      	ldr	r3, [r3, #28]
 8006544:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8006548:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800654c:	d111      	bne.n	8006572 <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800654e:	68fb      	ldr	r3, [r7, #12]
 8006550:	681b      	ldr	r3, [r3, #0]
 8006552:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8006556:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8006558:	68f8      	ldr	r0, [r7, #12]
 800655a:	f000 f81e 	bl	800659a <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 800655e:	68fb      	ldr	r3, [r7, #12]
 8006560:	2220      	movs	r2, #32
 8006562:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8006566:	68fb      	ldr	r3, [r7, #12]
 8006568:	2200      	movs	r2, #0
 800656a:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_TIMEOUT;
 800656e:	2303      	movs	r3, #3
 8006570:	e00f      	b.n	8006592 <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8006572:	68fb      	ldr	r3, [r7, #12]
 8006574:	681b      	ldr	r3, [r3, #0]
 8006576:	69da      	ldr	r2, [r3, #28]
 8006578:	68bb      	ldr	r3, [r7, #8]
 800657a:	4013      	ands	r3, r2
 800657c:	68ba      	ldr	r2, [r7, #8]
 800657e:	429a      	cmp	r2, r3
 8006580:	bf0c      	ite	eq
 8006582:	2301      	moveq	r3, #1
 8006584:	2300      	movne	r3, #0
 8006586:	b2db      	uxtb	r3, r3
 8006588:	461a      	mov	r2, r3
 800658a:	79fb      	ldrb	r3, [r7, #7]
 800658c:	429a      	cmp	r2, r3
 800658e:	d0a0      	beq.n	80064d2 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8006590:	2300      	movs	r3, #0
}
 8006592:	4618      	mov	r0, r3
 8006594:	3710      	adds	r7, #16
 8006596:	46bd      	mov	sp, r7
 8006598:	bd80      	pop	{r7, pc}

0800659a <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 800659a:	b480      	push	{r7}
 800659c:	b095      	sub	sp, #84	@ 0x54
 800659e:	af00      	add	r7, sp, #0
 80065a0:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 80065a2:	687b      	ldr	r3, [r7, #4]
 80065a4:	681b      	ldr	r3, [r3, #0]
 80065a6:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80065a8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80065aa:	e853 3f00 	ldrex	r3, [r3]
 80065ae:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 80065b0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80065b2:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 80065b6:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80065b8:	687b      	ldr	r3, [r7, #4]
 80065ba:	681b      	ldr	r3, [r3, #0]
 80065bc:	461a      	mov	r2, r3
 80065be:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80065c0:	643b      	str	r3, [r7, #64]	@ 0x40
 80065c2:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80065c4:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 80065c6:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 80065c8:	e841 2300 	strex	r3, r2, [r1]
 80065cc:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 80065ce:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80065d0:	2b00      	cmp	r3, #0
 80065d2:	d1e6      	bne.n	80065a2 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 80065d4:	687b      	ldr	r3, [r7, #4]
 80065d6:	681b      	ldr	r3, [r3, #0]
 80065d8:	3308      	adds	r3, #8
 80065da:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80065dc:	6a3b      	ldr	r3, [r7, #32]
 80065de:	e853 3f00 	ldrex	r3, [r3]
 80065e2:	61fb      	str	r3, [r7, #28]
   return(result);
 80065e4:	69fb      	ldr	r3, [r7, #28]
 80065e6:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80065ea:	f023 0301 	bic.w	r3, r3, #1
 80065ee:	64bb      	str	r3, [r7, #72]	@ 0x48
 80065f0:	687b      	ldr	r3, [r7, #4]
 80065f2:	681b      	ldr	r3, [r3, #0]
 80065f4:	3308      	adds	r3, #8
 80065f6:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 80065f8:	62fa      	str	r2, [r7, #44]	@ 0x2c
 80065fa:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80065fc:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80065fe:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8006600:	e841 2300 	strex	r3, r2, [r1]
 8006604:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8006606:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006608:	2b00      	cmp	r3, #0
 800660a:	d1e3      	bne.n	80065d4 <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800660c:	687b      	ldr	r3, [r7, #4]
 800660e:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8006610:	2b01      	cmp	r3, #1
 8006612:	d118      	bne.n	8006646 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8006614:	687b      	ldr	r3, [r7, #4]
 8006616:	681b      	ldr	r3, [r3, #0]
 8006618:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800661a:	68fb      	ldr	r3, [r7, #12]
 800661c:	e853 3f00 	ldrex	r3, [r3]
 8006620:	60bb      	str	r3, [r7, #8]
   return(result);
 8006622:	68bb      	ldr	r3, [r7, #8]
 8006624:	f023 0310 	bic.w	r3, r3, #16
 8006628:	647b      	str	r3, [r7, #68]	@ 0x44
 800662a:	687b      	ldr	r3, [r7, #4]
 800662c:	681b      	ldr	r3, [r3, #0]
 800662e:	461a      	mov	r2, r3
 8006630:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8006632:	61bb      	str	r3, [r7, #24]
 8006634:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006636:	6979      	ldr	r1, [r7, #20]
 8006638:	69ba      	ldr	r2, [r7, #24]
 800663a:	e841 2300 	strex	r3, r2, [r1]
 800663e:	613b      	str	r3, [r7, #16]
   return(result);
 8006640:	693b      	ldr	r3, [r7, #16]
 8006642:	2b00      	cmp	r3, #0
 8006644:	d1e6      	bne.n	8006614 <UART_EndRxTransfer+0x7a>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8006646:	687b      	ldr	r3, [r7, #4]
 8006648:	2220      	movs	r2, #32
 800664a:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800664e:	687b      	ldr	r3, [r7, #4]
 8006650:	2200      	movs	r2, #0
 8006652:	66da      	str	r2, [r3, #108]	@ 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8006654:	687b      	ldr	r3, [r7, #4]
 8006656:	2200      	movs	r2, #0
 8006658:	675a      	str	r2, [r3, #116]	@ 0x74
}
 800665a:	bf00      	nop
 800665c:	3754      	adds	r7, #84	@ 0x54
 800665e:	46bd      	mov	sp, r7
 8006660:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006664:	4770      	bx	lr

08006666 <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8006666:	b580      	push	{r7, lr}
 8006668:	b084      	sub	sp, #16
 800666a:	af00      	add	r7, sp, #0
 800666c:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800666e:	687b      	ldr	r3, [r7, #4]
 8006670:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8006672:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 8006674:	68fb      	ldr	r3, [r7, #12]
 8006676:	2200      	movs	r2, #0
 8006678:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 800667c:	68f8      	ldr	r0, [r7, #12]
 800667e:	f7ff fc3f 	bl	8005f00 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8006682:	bf00      	nop
 8006684:	3710      	adds	r7, #16
 8006686:	46bd      	mov	sp, r7
 8006688:	bd80      	pop	{r7, pc}

0800668a <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 800668a:	b580      	push	{r7, lr}
 800668c:	b088      	sub	sp, #32
 800668e:	af00      	add	r7, sp, #0
 8006690:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8006692:	687b      	ldr	r3, [r7, #4]
 8006694:	681b      	ldr	r3, [r3, #0]
 8006696:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006698:	68fb      	ldr	r3, [r7, #12]
 800669a:	e853 3f00 	ldrex	r3, [r3]
 800669e:	60bb      	str	r3, [r7, #8]
   return(result);
 80066a0:	68bb      	ldr	r3, [r7, #8]
 80066a2:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80066a6:	61fb      	str	r3, [r7, #28]
 80066a8:	687b      	ldr	r3, [r7, #4]
 80066aa:	681b      	ldr	r3, [r3, #0]
 80066ac:	461a      	mov	r2, r3
 80066ae:	69fb      	ldr	r3, [r7, #28]
 80066b0:	61bb      	str	r3, [r7, #24]
 80066b2:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80066b4:	6979      	ldr	r1, [r7, #20]
 80066b6:	69ba      	ldr	r2, [r7, #24]
 80066b8:	e841 2300 	strex	r3, r2, [r1]
 80066bc:	613b      	str	r3, [r7, #16]
   return(result);
 80066be:	693b      	ldr	r3, [r7, #16]
 80066c0:	2b00      	cmp	r3, #0
 80066c2:	d1e6      	bne.n	8006692 <UART_EndTransmit_IT+0x8>

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 80066c4:	687b      	ldr	r3, [r7, #4]
 80066c6:	2220      	movs	r2, #32
 80066c8:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 80066cc:	687b      	ldr	r3, [r7, #4]
 80066ce:	2200      	movs	r2, #0
 80066d0:	679a      	str	r2, [r3, #120]	@ 0x78
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 80066d2:	6878      	ldr	r0, [r7, #4]
 80066d4:	f7ff fc0a 	bl	8005eec <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80066d8:	bf00      	nop
 80066da:	3720      	adds	r7, #32
 80066dc:	46bd      	mov	sp, r7
 80066de:	bd80      	pop	{r7, pc}

080066e0 <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 80066e0:	b480      	push	{r7}
 80066e2:	b083      	sub	sp, #12
 80066e4:	af00      	add	r7, sp, #0
 80066e6:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 80066e8:	bf00      	nop
 80066ea:	370c      	adds	r7, #12
 80066ec:	46bd      	mov	sp, r7
 80066ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80066f2:	4770      	bx	lr

080066f4 <HAL_UARTEx_RxFifoFullCallback>:
  * @brief  UART RX Fifo full callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_RxFifoFullCallback(UART_HandleTypeDef *huart)
{
 80066f4:	b480      	push	{r7}
 80066f6:	b083      	sub	sp, #12
 80066f8:	af00      	add	r7, sp, #0
 80066fa:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxFifoFullCallback can be implemented in the user file.
   */
}
 80066fc:	bf00      	nop
 80066fe:	370c      	adds	r7, #12
 8006700:	46bd      	mov	sp, r7
 8006702:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006706:	4770      	bx	lr

08006708 <HAL_UARTEx_TxFifoEmptyCallback>:
  * @brief  UART TX Fifo empty callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_TxFifoEmptyCallback(UART_HandleTypeDef *huart)
{
 8006708:	b480      	push	{r7}
 800670a:	b083      	sub	sp, #12
 800670c:	af00      	add	r7, sp, #0
 800670e:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_TxFifoEmptyCallback can be implemented in the user file.
   */
}
 8006710:	bf00      	nop
 8006712:	370c      	adds	r7, #12
 8006714:	46bd      	mov	sp, r7
 8006716:	f85d 7b04 	ldr.w	r7, [sp], #4
 800671a:	4770      	bx	lr

0800671c <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 800671c:	b480      	push	{r7}
 800671e:	b085      	sub	sp, #20
 8006720:	af00      	add	r7, sp, #0
 8006722:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 8006724:	687b      	ldr	r3, [r7, #4]
 8006726:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 800672a:	2b01      	cmp	r3, #1
 800672c:	d101      	bne.n	8006732 <HAL_UARTEx_DisableFifoMode+0x16>
 800672e:	2302      	movs	r3, #2
 8006730:	e027      	b.n	8006782 <HAL_UARTEx_DisableFifoMode+0x66>
 8006732:	687b      	ldr	r3, [r7, #4]
 8006734:	2201      	movs	r2, #1
 8006736:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 800673a:	687b      	ldr	r3, [r7, #4]
 800673c:	2224      	movs	r2, #36	@ 0x24
 800673e:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8006742:	687b      	ldr	r3, [r7, #4]
 8006744:	681b      	ldr	r3, [r3, #0]
 8006746:	681b      	ldr	r3, [r3, #0]
 8006748:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800674a:	687b      	ldr	r3, [r7, #4]
 800674c:	681b      	ldr	r3, [r3, #0]
 800674e:	681a      	ldr	r2, [r3, #0]
 8006750:	687b      	ldr	r3, [r7, #4]
 8006752:	681b      	ldr	r3, [r3, #0]
 8006754:	f022 0201 	bic.w	r2, r2, #1
 8006758:	601a      	str	r2, [r3, #0]

  /* Disable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 800675a:	68fb      	ldr	r3, [r7, #12]
 800675c:	f023 5300 	bic.w	r3, r3, #536870912	@ 0x20000000
 8006760:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 8006762:	687b      	ldr	r3, [r7, #4]
 8006764:	2200      	movs	r2, #0
 8006766:	665a      	str	r2, [r3, #100]	@ 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8006768:	687b      	ldr	r3, [r7, #4]
 800676a:	681b      	ldr	r3, [r3, #0]
 800676c:	68fa      	ldr	r2, [r7, #12]
 800676e:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8006770:	687b      	ldr	r3, [r7, #4]
 8006772:	2220      	movs	r2, #32
 8006774:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8006778:	687b      	ldr	r3, [r7, #4]
 800677a:	2200      	movs	r2, #0
 800677c:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8006780:	2300      	movs	r3, #0
}
 8006782:	4618      	mov	r0, r3
 8006784:	3714      	adds	r7, #20
 8006786:	46bd      	mov	sp, r7
 8006788:	f85d 7b04 	ldr.w	r7, [sp], #4
 800678c:	4770      	bx	lr

0800678e <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 800678e:	b580      	push	{r7, lr}
 8006790:	b084      	sub	sp, #16
 8006792:	af00      	add	r7, sp, #0
 8006794:	6078      	str	r0, [r7, #4]
 8006796:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8006798:	687b      	ldr	r3, [r7, #4]
 800679a:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 800679e:	2b01      	cmp	r3, #1
 80067a0:	d101      	bne.n	80067a6 <HAL_UARTEx_SetTxFifoThreshold+0x18>
 80067a2:	2302      	movs	r3, #2
 80067a4:	e02d      	b.n	8006802 <HAL_UARTEx_SetTxFifoThreshold+0x74>
 80067a6:	687b      	ldr	r3, [r7, #4]
 80067a8:	2201      	movs	r2, #1
 80067aa:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 80067ae:	687b      	ldr	r3, [r7, #4]
 80067b0:	2224      	movs	r2, #36	@ 0x24
 80067b2:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 80067b6:	687b      	ldr	r3, [r7, #4]
 80067b8:	681b      	ldr	r3, [r3, #0]
 80067ba:	681b      	ldr	r3, [r3, #0]
 80067bc:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 80067be:	687b      	ldr	r3, [r7, #4]
 80067c0:	681b      	ldr	r3, [r3, #0]
 80067c2:	681a      	ldr	r2, [r3, #0]
 80067c4:	687b      	ldr	r3, [r7, #4]
 80067c6:	681b      	ldr	r3, [r3, #0]
 80067c8:	f022 0201 	bic.w	r2, r2, #1
 80067cc:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 80067ce:	687b      	ldr	r3, [r7, #4]
 80067d0:	681b      	ldr	r3, [r3, #0]
 80067d2:	689b      	ldr	r3, [r3, #8]
 80067d4:	f023 4160 	bic.w	r1, r3, #3758096384	@ 0xe0000000
 80067d8:	687b      	ldr	r3, [r7, #4]
 80067da:	681b      	ldr	r3, [r3, #0]
 80067dc:	683a      	ldr	r2, [r7, #0]
 80067de:	430a      	orrs	r2, r1
 80067e0:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 80067e2:	6878      	ldr	r0, [r7, #4]
 80067e4:	f000 f850 	bl	8006888 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 80067e8:	687b      	ldr	r3, [r7, #4]
 80067ea:	681b      	ldr	r3, [r3, #0]
 80067ec:	68fa      	ldr	r2, [r7, #12]
 80067ee:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 80067f0:	687b      	ldr	r3, [r7, #4]
 80067f2:	2220      	movs	r2, #32
 80067f4:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 80067f8:	687b      	ldr	r3, [r7, #4]
 80067fa:	2200      	movs	r2, #0
 80067fc:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8006800:	2300      	movs	r3, #0
}
 8006802:	4618      	mov	r0, r3
 8006804:	3710      	adds	r7, #16
 8006806:	46bd      	mov	sp, r7
 8006808:	bd80      	pop	{r7, pc}

0800680a <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 800680a:	b580      	push	{r7, lr}
 800680c:	b084      	sub	sp, #16
 800680e:	af00      	add	r7, sp, #0
 8006810:	6078      	str	r0, [r7, #4]
 8006812:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8006814:	687b      	ldr	r3, [r7, #4]
 8006816:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 800681a:	2b01      	cmp	r3, #1
 800681c:	d101      	bne.n	8006822 <HAL_UARTEx_SetRxFifoThreshold+0x18>
 800681e:	2302      	movs	r3, #2
 8006820:	e02d      	b.n	800687e <HAL_UARTEx_SetRxFifoThreshold+0x74>
 8006822:	687b      	ldr	r3, [r7, #4]
 8006824:	2201      	movs	r2, #1
 8006826:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 800682a:	687b      	ldr	r3, [r7, #4]
 800682c:	2224      	movs	r2, #36	@ 0x24
 800682e:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8006832:	687b      	ldr	r3, [r7, #4]
 8006834:	681b      	ldr	r3, [r3, #0]
 8006836:	681b      	ldr	r3, [r3, #0]
 8006838:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800683a:	687b      	ldr	r3, [r7, #4]
 800683c:	681b      	ldr	r3, [r3, #0]
 800683e:	681a      	ldr	r2, [r3, #0]
 8006840:	687b      	ldr	r3, [r7, #4]
 8006842:	681b      	ldr	r3, [r3, #0]
 8006844:	f022 0201 	bic.w	r2, r2, #1
 8006848:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 800684a:	687b      	ldr	r3, [r7, #4]
 800684c:	681b      	ldr	r3, [r3, #0]
 800684e:	689b      	ldr	r3, [r3, #8]
 8006850:	f023 6160 	bic.w	r1, r3, #234881024	@ 0xe000000
 8006854:	687b      	ldr	r3, [r7, #4]
 8006856:	681b      	ldr	r3, [r3, #0]
 8006858:	683a      	ldr	r2, [r7, #0]
 800685a:	430a      	orrs	r2, r1
 800685c:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 800685e:	6878      	ldr	r0, [r7, #4]
 8006860:	f000 f812 	bl	8006888 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8006864:	687b      	ldr	r3, [r7, #4]
 8006866:	681b      	ldr	r3, [r3, #0]
 8006868:	68fa      	ldr	r2, [r7, #12]
 800686a:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800686c:	687b      	ldr	r3, [r7, #4]
 800686e:	2220      	movs	r2, #32
 8006870:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8006874:	687b      	ldr	r3, [r7, #4]
 8006876:	2200      	movs	r2, #0
 8006878:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800687c:	2300      	movs	r3, #0
}
 800687e:	4618      	mov	r0, r3
 8006880:	3710      	adds	r7, #16
 8006882:	46bd      	mov	sp, r7
 8006884:	bd80      	pop	{r7, pc}
	...

08006888 <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 8006888:	b480      	push	{r7}
 800688a:	b085      	sub	sp, #20
 800688c:	af00      	add	r7, sp, #0
 800688e:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 8006890:	687b      	ldr	r3, [r7, #4]
 8006892:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8006894:	2b00      	cmp	r3, #0
 8006896:	d108      	bne.n	80068aa <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 8006898:	687b      	ldr	r3, [r7, #4]
 800689a:	2201      	movs	r2, #1
 800689c:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = 1U;
 80068a0:	687b      	ldr	r3, [r7, #4]
 80068a2:	2201      	movs	r2, #1
 80068a4:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 80068a8:	e031      	b.n	800690e <UARTEx_SetNbDataToProcess+0x86>
    rx_fifo_depth = RX_FIFO_DEPTH;
 80068aa:	2308      	movs	r3, #8
 80068ac:	73fb      	strb	r3, [r7, #15]
    tx_fifo_depth = TX_FIFO_DEPTH;
 80068ae:	2308      	movs	r3, #8
 80068b0:	73bb      	strb	r3, [r7, #14]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 80068b2:	687b      	ldr	r3, [r7, #4]
 80068b4:	681b      	ldr	r3, [r3, #0]
 80068b6:	689b      	ldr	r3, [r3, #8]
 80068b8:	0e5b      	lsrs	r3, r3, #25
 80068ba:	b2db      	uxtb	r3, r3
 80068bc:	f003 0307 	and.w	r3, r3, #7
 80068c0:	737b      	strb	r3, [r7, #13]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 80068c2:	687b      	ldr	r3, [r7, #4]
 80068c4:	681b      	ldr	r3, [r3, #0]
 80068c6:	689b      	ldr	r3, [r3, #8]
 80068c8:	0f5b      	lsrs	r3, r3, #29
 80068ca:	b2db      	uxtb	r3, r3
 80068cc:	f003 0307 	and.w	r3, r3, #7
 80068d0:	733b      	strb	r3, [r7, #12]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 80068d2:	7bbb      	ldrb	r3, [r7, #14]
 80068d4:	7b3a      	ldrb	r2, [r7, #12]
 80068d6:	4911      	ldr	r1, [pc, #68]	@ (800691c <UARTEx_SetNbDataToProcess+0x94>)
 80068d8:	5c8a      	ldrb	r2, [r1, r2]
 80068da:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[tx_fifo_threshold];
 80068de:	7b3a      	ldrb	r2, [r7, #12]
 80068e0:	490f      	ldr	r1, [pc, #60]	@ (8006920 <UARTEx_SetNbDataToProcess+0x98>)
 80068e2:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 80068e4:	fb93 f3f2 	sdiv	r3, r3, r2
 80068e8:	b29a      	uxth	r2, r3
 80068ea:	687b      	ldr	r3, [r7, #4]
 80068ec:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 80068f0:	7bfb      	ldrb	r3, [r7, #15]
 80068f2:	7b7a      	ldrb	r2, [r7, #13]
 80068f4:	4909      	ldr	r1, [pc, #36]	@ (800691c <UARTEx_SetNbDataToProcess+0x94>)
 80068f6:	5c8a      	ldrb	r2, [r1, r2]
 80068f8:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[rx_fifo_threshold];
 80068fc:	7b7a      	ldrb	r2, [r7, #13]
 80068fe:	4908      	ldr	r1, [pc, #32]	@ (8006920 <UARTEx_SetNbDataToProcess+0x98>)
 8006900:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8006902:	fb93 f3f2 	sdiv	r3, r3, r2
 8006906:	b29a      	uxth	r2, r3
 8006908:	687b      	ldr	r3, [r7, #4]
 800690a:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
}
 800690e:	bf00      	nop
 8006910:	3714      	adds	r7, #20
 8006912:	46bd      	mov	sp, r7
 8006914:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006918:	4770      	bx	lr
 800691a:	bf00      	nop
 800691c:	08007a20 	.word	0x08007a20
 8006920:	08007a28 	.word	0x08007a28

08006924 <std>:
 8006924:	2300      	movs	r3, #0
 8006926:	b510      	push	{r4, lr}
 8006928:	4604      	mov	r4, r0
 800692a:	6083      	str	r3, [r0, #8]
 800692c:	8181      	strh	r1, [r0, #12]
 800692e:	4619      	mov	r1, r3
 8006930:	6643      	str	r3, [r0, #100]	@ 0x64
 8006932:	81c2      	strh	r2, [r0, #14]
 8006934:	2208      	movs	r2, #8
 8006936:	6183      	str	r3, [r0, #24]
 8006938:	e9c0 3300 	strd	r3, r3, [r0]
 800693c:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8006940:	305c      	adds	r0, #92	@ 0x5c
 8006942:	f000 f9f9 	bl	8006d38 <memset>
 8006946:	4b0d      	ldr	r3, [pc, #52]	@ (800697c <std+0x58>)
 8006948:	6224      	str	r4, [r4, #32]
 800694a:	6263      	str	r3, [r4, #36]	@ 0x24
 800694c:	4b0c      	ldr	r3, [pc, #48]	@ (8006980 <std+0x5c>)
 800694e:	62a3      	str	r3, [r4, #40]	@ 0x28
 8006950:	4b0c      	ldr	r3, [pc, #48]	@ (8006984 <std+0x60>)
 8006952:	62e3      	str	r3, [r4, #44]	@ 0x2c
 8006954:	4b0c      	ldr	r3, [pc, #48]	@ (8006988 <std+0x64>)
 8006956:	6323      	str	r3, [r4, #48]	@ 0x30
 8006958:	4b0c      	ldr	r3, [pc, #48]	@ (800698c <std+0x68>)
 800695a:	429c      	cmp	r4, r3
 800695c:	d006      	beq.n	800696c <std+0x48>
 800695e:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 8006962:	4294      	cmp	r4, r2
 8006964:	d002      	beq.n	800696c <std+0x48>
 8006966:	33d0      	adds	r3, #208	@ 0xd0
 8006968:	429c      	cmp	r4, r3
 800696a:	d105      	bne.n	8006978 <std+0x54>
 800696c:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 8006970:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8006974:	f000 ba58 	b.w	8006e28 <__retarget_lock_init_recursive>
 8006978:	bd10      	pop	{r4, pc}
 800697a:	bf00      	nop
 800697c:	08006b89 	.word	0x08006b89
 8006980:	08006bab 	.word	0x08006bab
 8006984:	08006be3 	.word	0x08006be3
 8006988:	08006c07 	.word	0x08006c07
 800698c:	200001dc 	.word	0x200001dc

08006990 <stdio_exit_handler>:
 8006990:	4a02      	ldr	r2, [pc, #8]	@ (800699c <stdio_exit_handler+0xc>)
 8006992:	4903      	ldr	r1, [pc, #12]	@ (80069a0 <stdio_exit_handler+0x10>)
 8006994:	4803      	ldr	r0, [pc, #12]	@ (80069a4 <stdio_exit_handler+0x14>)
 8006996:	f000 b869 	b.w	8006a6c <_fwalk_sglue>
 800699a:	bf00      	nop
 800699c:	2000000c 	.word	0x2000000c
 80069a0:	080076d1 	.word	0x080076d1
 80069a4:	2000001c 	.word	0x2000001c

080069a8 <cleanup_stdio>:
 80069a8:	6841      	ldr	r1, [r0, #4]
 80069aa:	4b0c      	ldr	r3, [pc, #48]	@ (80069dc <cleanup_stdio+0x34>)
 80069ac:	4299      	cmp	r1, r3
 80069ae:	b510      	push	{r4, lr}
 80069b0:	4604      	mov	r4, r0
 80069b2:	d001      	beq.n	80069b8 <cleanup_stdio+0x10>
 80069b4:	f000 fe8c 	bl	80076d0 <_fflush_r>
 80069b8:	68a1      	ldr	r1, [r4, #8]
 80069ba:	4b09      	ldr	r3, [pc, #36]	@ (80069e0 <cleanup_stdio+0x38>)
 80069bc:	4299      	cmp	r1, r3
 80069be:	d002      	beq.n	80069c6 <cleanup_stdio+0x1e>
 80069c0:	4620      	mov	r0, r4
 80069c2:	f000 fe85 	bl	80076d0 <_fflush_r>
 80069c6:	68e1      	ldr	r1, [r4, #12]
 80069c8:	4b06      	ldr	r3, [pc, #24]	@ (80069e4 <cleanup_stdio+0x3c>)
 80069ca:	4299      	cmp	r1, r3
 80069cc:	d004      	beq.n	80069d8 <cleanup_stdio+0x30>
 80069ce:	4620      	mov	r0, r4
 80069d0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80069d4:	f000 be7c 	b.w	80076d0 <_fflush_r>
 80069d8:	bd10      	pop	{r4, pc}
 80069da:	bf00      	nop
 80069dc:	200001dc 	.word	0x200001dc
 80069e0:	20000244 	.word	0x20000244
 80069e4:	200002ac 	.word	0x200002ac

080069e8 <global_stdio_init.part.0>:
 80069e8:	b510      	push	{r4, lr}
 80069ea:	4b0b      	ldr	r3, [pc, #44]	@ (8006a18 <global_stdio_init.part.0+0x30>)
 80069ec:	2104      	movs	r1, #4
 80069ee:	4c0b      	ldr	r4, [pc, #44]	@ (8006a1c <global_stdio_init.part.0+0x34>)
 80069f0:	4a0b      	ldr	r2, [pc, #44]	@ (8006a20 <global_stdio_init.part.0+0x38>)
 80069f2:	4620      	mov	r0, r4
 80069f4:	601a      	str	r2, [r3, #0]
 80069f6:	2200      	movs	r2, #0
 80069f8:	f7ff ff94 	bl	8006924 <std>
 80069fc:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 8006a00:	2201      	movs	r2, #1
 8006a02:	2109      	movs	r1, #9
 8006a04:	f7ff ff8e 	bl	8006924 <std>
 8006a08:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 8006a0c:	2202      	movs	r2, #2
 8006a0e:	2112      	movs	r1, #18
 8006a10:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8006a14:	f7ff bf86 	b.w	8006924 <std>
 8006a18:	20000314 	.word	0x20000314
 8006a1c:	200001dc 	.word	0x200001dc
 8006a20:	08006991 	.word	0x08006991

08006a24 <__sfp_lock_acquire>:
 8006a24:	4801      	ldr	r0, [pc, #4]	@ (8006a2c <__sfp_lock_acquire+0x8>)
 8006a26:	f000 ba00 	b.w	8006e2a <__retarget_lock_acquire_recursive>
 8006a2a:	bf00      	nop
 8006a2c:	2000031d 	.word	0x2000031d

08006a30 <__sfp_lock_release>:
 8006a30:	4801      	ldr	r0, [pc, #4]	@ (8006a38 <__sfp_lock_release+0x8>)
 8006a32:	f000 b9fb 	b.w	8006e2c <__retarget_lock_release_recursive>
 8006a36:	bf00      	nop
 8006a38:	2000031d 	.word	0x2000031d

08006a3c <__sinit>:
 8006a3c:	b510      	push	{r4, lr}
 8006a3e:	4604      	mov	r4, r0
 8006a40:	f7ff fff0 	bl	8006a24 <__sfp_lock_acquire>
 8006a44:	6a23      	ldr	r3, [r4, #32]
 8006a46:	b11b      	cbz	r3, 8006a50 <__sinit+0x14>
 8006a48:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8006a4c:	f7ff bff0 	b.w	8006a30 <__sfp_lock_release>
 8006a50:	4b04      	ldr	r3, [pc, #16]	@ (8006a64 <__sinit+0x28>)
 8006a52:	6223      	str	r3, [r4, #32]
 8006a54:	4b04      	ldr	r3, [pc, #16]	@ (8006a68 <__sinit+0x2c>)
 8006a56:	681b      	ldr	r3, [r3, #0]
 8006a58:	2b00      	cmp	r3, #0
 8006a5a:	d1f5      	bne.n	8006a48 <__sinit+0xc>
 8006a5c:	f7ff ffc4 	bl	80069e8 <global_stdio_init.part.0>
 8006a60:	e7f2      	b.n	8006a48 <__sinit+0xc>
 8006a62:	bf00      	nop
 8006a64:	080069a9 	.word	0x080069a9
 8006a68:	20000314 	.word	0x20000314

08006a6c <_fwalk_sglue>:
 8006a6c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8006a70:	4607      	mov	r7, r0
 8006a72:	4688      	mov	r8, r1
 8006a74:	4614      	mov	r4, r2
 8006a76:	2600      	movs	r6, #0
 8006a78:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8006a7c:	f1b9 0901 	subs.w	r9, r9, #1
 8006a80:	d505      	bpl.n	8006a8e <_fwalk_sglue+0x22>
 8006a82:	6824      	ldr	r4, [r4, #0]
 8006a84:	2c00      	cmp	r4, #0
 8006a86:	d1f7      	bne.n	8006a78 <_fwalk_sglue+0xc>
 8006a88:	4630      	mov	r0, r6
 8006a8a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8006a8e:	89ab      	ldrh	r3, [r5, #12]
 8006a90:	2b01      	cmp	r3, #1
 8006a92:	d907      	bls.n	8006aa4 <_fwalk_sglue+0x38>
 8006a94:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8006a98:	3301      	adds	r3, #1
 8006a9a:	d003      	beq.n	8006aa4 <_fwalk_sglue+0x38>
 8006a9c:	4629      	mov	r1, r5
 8006a9e:	4638      	mov	r0, r7
 8006aa0:	47c0      	blx	r8
 8006aa2:	4306      	orrs	r6, r0
 8006aa4:	3568      	adds	r5, #104	@ 0x68
 8006aa6:	e7e9      	b.n	8006a7c <_fwalk_sglue+0x10>

08006aa8 <iprintf>:
 8006aa8:	b40f      	push	{r0, r1, r2, r3}
 8006aaa:	b507      	push	{r0, r1, r2, lr}
 8006aac:	4906      	ldr	r1, [pc, #24]	@ (8006ac8 <iprintf+0x20>)
 8006aae:	ab04      	add	r3, sp, #16
 8006ab0:	6808      	ldr	r0, [r1, #0]
 8006ab2:	f853 2b04 	ldr.w	r2, [r3], #4
 8006ab6:	6881      	ldr	r1, [r0, #8]
 8006ab8:	9301      	str	r3, [sp, #4]
 8006aba:	f000 fadb 	bl	8007074 <_vfiprintf_r>
 8006abe:	b003      	add	sp, #12
 8006ac0:	f85d eb04 	ldr.w	lr, [sp], #4
 8006ac4:	b004      	add	sp, #16
 8006ac6:	4770      	bx	lr
 8006ac8:	20000018 	.word	0x20000018

08006acc <_puts_r>:
 8006acc:	6a03      	ldr	r3, [r0, #32]
 8006ace:	b570      	push	{r4, r5, r6, lr}
 8006ad0:	4605      	mov	r5, r0
 8006ad2:	460e      	mov	r6, r1
 8006ad4:	6884      	ldr	r4, [r0, #8]
 8006ad6:	b90b      	cbnz	r3, 8006adc <_puts_r+0x10>
 8006ad8:	f7ff ffb0 	bl	8006a3c <__sinit>
 8006adc:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8006ade:	07db      	lsls	r3, r3, #31
 8006ae0:	d405      	bmi.n	8006aee <_puts_r+0x22>
 8006ae2:	89a3      	ldrh	r3, [r4, #12]
 8006ae4:	0598      	lsls	r0, r3, #22
 8006ae6:	d402      	bmi.n	8006aee <_puts_r+0x22>
 8006ae8:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8006aea:	f000 f99e 	bl	8006e2a <__retarget_lock_acquire_recursive>
 8006aee:	89a3      	ldrh	r3, [r4, #12]
 8006af0:	0719      	lsls	r1, r3, #28
 8006af2:	d502      	bpl.n	8006afa <_puts_r+0x2e>
 8006af4:	6923      	ldr	r3, [r4, #16]
 8006af6:	2b00      	cmp	r3, #0
 8006af8:	d135      	bne.n	8006b66 <_puts_r+0x9a>
 8006afa:	4621      	mov	r1, r4
 8006afc:	4628      	mov	r0, r5
 8006afe:	f000 f8c5 	bl	8006c8c <__swsetup_r>
 8006b02:	b380      	cbz	r0, 8006b66 <_puts_r+0x9a>
 8006b04:	f04f 35ff 	mov.w	r5, #4294967295
 8006b08:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8006b0a:	07da      	lsls	r2, r3, #31
 8006b0c:	d405      	bmi.n	8006b1a <_puts_r+0x4e>
 8006b0e:	89a3      	ldrh	r3, [r4, #12]
 8006b10:	059b      	lsls	r3, r3, #22
 8006b12:	d402      	bmi.n	8006b1a <_puts_r+0x4e>
 8006b14:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8006b16:	f000 f989 	bl	8006e2c <__retarget_lock_release_recursive>
 8006b1a:	4628      	mov	r0, r5
 8006b1c:	bd70      	pop	{r4, r5, r6, pc}
 8006b1e:	2b00      	cmp	r3, #0
 8006b20:	da04      	bge.n	8006b2c <_puts_r+0x60>
 8006b22:	69a2      	ldr	r2, [r4, #24]
 8006b24:	429a      	cmp	r2, r3
 8006b26:	dc17      	bgt.n	8006b58 <_puts_r+0x8c>
 8006b28:	290a      	cmp	r1, #10
 8006b2a:	d015      	beq.n	8006b58 <_puts_r+0x8c>
 8006b2c:	6823      	ldr	r3, [r4, #0]
 8006b2e:	1c5a      	adds	r2, r3, #1
 8006b30:	6022      	str	r2, [r4, #0]
 8006b32:	7019      	strb	r1, [r3, #0]
 8006b34:	68a3      	ldr	r3, [r4, #8]
 8006b36:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 8006b3a:	3b01      	subs	r3, #1
 8006b3c:	60a3      	str	r3, [r4, #8]
 8006b3e:	2900      	cmp	r1, #0
 8006b40:	d1ed      	bne.n	8006b1e <_puts_r+0x52>
 8006b42:	2b00      	cmp	r3, #0
 8006b44:	da11      	bge.n	8006b6a <_puts_r+0x9e>
 8006b46:	4622      	mov	r2, r4
 8006b48:	210a      	movs	r1, #10
 8006b4a:	4628      	mov	r0, r5
 8006b4c:	f000 f85f 	bl	8006c0e <__swbuf_r>
 8006b50:	3001      	adds	r0, #1
 8006b52:	d0d7      	beq.n	8006b04 <_puts_r+0x38>
 8006b54:	250a      	movs	r5, #10
 8006b56:	e7d7      	b.n	8006b08 <_puts_r+0x3c>
 8006b58:	4622      	mov	r2, r4
 8006b5a:	4628      	mov	r0, r5
 8006b5c:	f000 f857 	bl	8006c0e <__swbuf_r>
 8006b60:	3001      	adds	r0, #1
 8006b62:	d1e7      	bne.n	8006b34 <_puts_r+0x68>
 8006b64:	e7ce      	b.n	8006b04 <_puts_r+0x38>
 8006b66:	3e01      	subs	r6, #1
 8006b68:	e7e4      	b.n	8006b34 <_puts_r+0x68>
 8006b6a:	6823      	ldr	r3, [r4, #0]
 8006b6c:	1c5a      	adds	r2, r3, #1
 8006b6e:	6022      	str	r2, [r4, #0]
 8006b70:	220a      	movs	r2, #10
 8006b72:	701a      	strb	r2, [r3, #0]
 8006b74:	e7ee      	b.n	8006b54 <_puts_r+0x88>
	...

08006b78 <puts>:
 8006b78:	4b02      	ldr	r3, [pc, #8]	@ (8006b84 <puts+0xc>)
 8006b7a:	4601      	mov	r1, r0
 8006b7c:	6818      	ldr	r0, [r3, #0]
 8006b7e:	f7ff bfa5 	b.w	8006acc <_puts_r>
 8006b82:	bf00      	nop
 8006b84:	20000018 	.word	0x20000018

08006b88 <__sread>:
 8006b88:	b510      	push	{r4, lr}
 8006b8a:	460c      	mov	r4, r1
 8006b8c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006b90:	f000 f8fc 	bl	8006d8c <_read_r>
 8006b94:	2800      	cmp	r0, #0
 8006b96:	bfab      	itete	ge
 8006b98:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 8006b9a:	89a3      	ldrhlt	r3, [r4, #12]
 8006b9c:	181b      	addge	r3, r3, r0
 8006b9e:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 8006ba2:	bfac      	ite	ge
 8006ba4:	6563      	strge	r3, [r4, #84]	@ 0x54
 8006ba6:	81a3      	strhlt	r3, [r4, #12]
 8006ba8:	bd10      	pop	{r4, pc}

08006baa <__swrite>:
 8006baa:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8006bae:	461f      	mov	r7, r3
 8006bb0:	898b      	ldrh	r3, [r1, #12]
 8006bb2:	4605      	mov	r5, r0
 8006bb4:	460c      	mov	r4, r1
 8006bb6:	05db      	lsls	r3, r3, #23
 8006bb8:	4616      	mov	r6, r2
 8006bba:	d505      	bpl.n	8006bc8 <__swrite+0x1e>
 8006bbc:	2302      	movs	r3, #2
 8006bbe:	2200      	movs	r2, #0
 8006bc0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006bc4:	f000 f8d0 	bl	8006d68 <_lseek_r>
 8006bc8:	89a3      	ldrh	r3, [r4, #12]
 8006bca:	4632      	mov	r2, r6
 8006bcc:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8006bd0:	4628      	mov	r0, r5
 8006bd2:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8006bd6:	81a3      	strh	r3, [r4, #12]
 8006bd8:	463b      	mov	r3, r7
 8006bda:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8006bde:	f000 b8e7 	b.w	8006db0 <_write_r>

08006be2 <__sseek>:
 8006be2:	b510      	push	{r4, lr}
 8006be4:	460c      	mov	r4, r1
 8006be6:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006bea:	f000 f8bd 	bl	8006d68 <_lseek_r>
 8006bee:	1c43      	adds	r3, r0, #1
 8006bf0:	89a3      	ldrh	r3, [r4, #12]
 8006bf2:	bf15      	itete	ne
 8006bf4:	6560      	strne	r0, [r4, #84]	@ 0x54
 8006bf6:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 8006bfa:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 8006bfe:	81a3      	strheq	r3, [r4, #12]
 8006c00:	bf18      	it	ne
 8006c02:	81a3      	strhne	r3, [r4, #12]
 8006c04:	bd10      	pop	{r4, pc}

08006c06 <__sclose>:
 8006c06:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006c0a:	f000 b89d 	b.w	8006d48 <_close_r>

08006c0e <__swbuf_r>:
 8006c0e:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006c10:	460e      	mov	r6, r1
 8006c12:	4614      	mov	r4, r2
 8006c14:	4605      	mov	r5, r0
 8006c16:	b118      	cbz	r0, 8006c20 <__swbuf_r+0x12>
 8006c18:	6a03      	ldr	r3, [r0, #32]
 8006c1a:	b90b      	cbnz	r3, 8006c20 <__swbuf_r+0x12>
 8006c1c:	f7ff ff0e 	bl	8006a3c <__sinit>
 8006c20:	69a3      	ldr	r3, [r4, #24]
 8006c22:	60a3      	str	r3, [r4, #8]
 8006c24:	89a3      	ldrh	r3, [r4, #12]
 8006c26:	071a      	lsls	r2, r3, #28
 8006c28:	d501      	bpl.n	8006c2e <__swbuf_r+0x20>
 8006c2a:	6923      	ldr	r3, [r4, #16]
 8006c2c:	b943      	cbnz	r3, 8006c40 <__swbuf_r+0x32>
 8006c2e:	4621      	mov	r1, r4
 8006c30:	4628      	mov	r0, r5
 8006c32:	f000 f82b 	bl	8006c8c <__swsetup_r>
 8006c36:	b118      	cbz	r0, 8006c40 <__swbuf_r+0x32>
 8006c38:	f04f 37ff 	mov.w	r7, #4294967295
 8006c3c:	4638      	mov	r0, r7
 8006c3e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8006c40:	6823      	ldr	r3, [r4, #0]
 8006c42:	b2f6      	uxtb	r6, r6
 8006c44:	6922      	ldr	r2, [r4, #16]
 8006c46:	4637      	mov	r7, r6
 8006c48:	1a98      	subs	r0, r3, r2
 8006c4a:	6963      	ldr	r3, [r4, #20]
 8006c4c:	4283      	cmp	r3, r0
 8006c4e:	dc05      	bgt.n	8006c5c <__swbuf_r+0x4e>
 8006c50:	4621      	mov	r1, r4
 8006c52:	4628      	mov	r0, r5
 8006c54:	f000 fd3c 	bl	80076d0 <_fflush_r>
 8006c58:	2800      	cmp	r0, #0
 8006c5a:	d1ed      	bne.n	8006c38 <__swbuf_r+0x2a>
 8006c5c:	68a3      	ldr	r3, [r4, #8]
 8006c5e:	3b01      	subs	r3, #1
 8006c60:	60a3      	str	r3, [r4, #8]
 8006c62:	6823      	ldr	r3, [r4, #0]
 8006c64:	1c5a      	adds	r2, r3, #1
 8006c66:	6022      	str	r2, [r4, #0]
 8006c68:	701e      	strb	r6, [r3, #0]
 8006c6a:	1c43      	adds	r3, r0, #1
 8006c6c:	6962      	ldr	r2, [r4, #20]
 8006c6e:	429a      	cmp	r2, r3
 8006c70:	d004      	beq.n	8006c7c <__swbuf_r+0x6e>
 8006c72:	89a3      	ldrh	r3, [r4, #12]
 8006c74:	07db      	lsls	r3, r3, #31
 8006c76:	d5e1      	bpl.n	8006c3c <__swbuf_r+0x2e>
 8006c78:	2e0a      	cmp	r6, #10
 8006c7a:	d1df      	bne.n	8006c3c <__swbuf_r+0x2e>
 8006c7c:	4621      	mov	r1, r4
 8006c7e:	4628      	mov	r0, r5
 8006c80:	f000 fd26 	bl	80076d0 <_fflush_r>
 8006c84:	2800      	cmp	r0, #0
 8006c86:	d0d9      	beq.n	8006c3c <__swbuf_r+0x2e>
 8006c88:	e7d6      	b.n	8006c38 <__swbuf_r+0x2a>
	...

08006c8c <__swsetup_r>:
 8006c8c:	b538      	push	{r3, r4, r5, lr}
 8006c8e:	4b29      	ldr	r3, [pc, #164]	@ (8006d34 <__swsetup_r+0xa8>)
 8006c90:	4605      	mov	r5, r0
 8006c92:	460c      	mov	r4, r1
 8006c94:	6818      	ldr	r0, [r3, #0]
 8006c96:	b118      	cbz	r0, 8006ca0 <__swsetup_r+0x14>
 8006c98:	6a03      	ldr	r3, [r0, #32]
 8006c9a:	b90b      	cbnz	r3, 8006ca0 <__swsetup_r+0x14>
 8006c9c:	f7ff fece 	bl	8006a3c <__sinit>
 8006ca0:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8006ca4:	0719      	lsls	r1, r3, #28
 8006ca6:	d422      	bmi.n	8006cee <__swsetup_r+0x62>
 8006ca8:	06da      	lsls	r2, r3, #27
 8006caa:	d407      	bmi.n	8006cbc <__swsetup_r+0x30>
 8006cac:	2209      	movs	r2, #9
 8006cae:	602a      	str	r2, [r5, #0]
 8006cb0:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8006cb4:	f04f 30ff 	mov.w	r0, #4294967295
 8006cb8:	81a3      	strh	r3, [r4, #12]
 8006cba:	e033      	b.n	8006d24 <__swsetup_r+0x98>
 8006cbc:	0758      	lsls	r0, r3, #29
 8006cbe:	d512      	bpl.n	8006ce6 <__swsetup_r+0x5a>
 8006cc0:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8006cc2:	b141      	cbz	r1, 8006cd6 <__swsetup_r+0x4a>
 8006cc4:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8006cc8:	4299      	cmp	r1, r3
 8006cca:	d002      	beq.n	8006cd2 <__swsetup_r+0x46>
 8006ccc:	4628      	mov	r0, r5
 8006cce:	f000 f8af 	bl	8006e30 <_free_r>
 8006cd2:	2300      	movs	r3, #0
 8006cd4:	6363      	str	r3, [r4, #52]	@ 0x34
 8006cd6:	89a3      	ldrh	r3, [r4, #12]
 8006cd8:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 8006cdc:	81a3      	strh	r3, [r4, #12]
 8006cde:	2300      	movs	r3, #0
 8006ce0:	6063      	str	r3, [r4, #4]
 8006ce2:	6923      	ldr	r3, [r4, #16]
 8006ce4:	6023      	str	r3, [r4, #0]
 8006ce6:	89a3      	ldrh	r3, [r4, #12]
 8006ce8:	f043 0308 	orr.w	r3, r3, #8
 8006cec:	81a3      	strh	r3, [r4, #12]
 8006cee:	6923      	ldr	r3, [r4, #16]
 8006cf0:	b94b      	cbnz	r3, 8006d06 <__swsetup_r+0x7a>
 8006cf2:	89a3      	ldrh	r3, [r4, #12]
 8006cf4:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 8006cf8:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8006cfc:	d003      	beq.n	8006d06 <__swsetup_r+0x7a>
 8006cfe:	4621      	mov	r1, r4
 8006d00:	4628      	mov	r0, r5
 8006d02:	f000 fd32 	bl	800776a <__smakebuf_r>
 8006d06:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8006d0a:	f013 0201 	ands.w	r2, r3, #1
 8006d0e:	d00a      	beq.n	8006d26 <__swsetup_r+0x9a>
 8006d10:	2200      	movs	r2, #0
 8006d12:	60a2      	str	r2, [r4, #8]
 8006d14:	6962      	ldr	r2, [r4, #20]
 8006d16:	4252      	negs	r2, r2
 8006d18:	61a2      	str	r2, [r4, #24]
 8006d1a:	6922      	ldr	r2, [r4, #16]
 8006d1c:	b942      	cbnz	r2, 8006d30 <__swsetup_r+0xa4>
 8006d1e:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 8006d22:	d1c5      	bne.n	8006cb0 <__swsetup_r+0x24>
 8006d24:	bd38      	pop	{r3, r4, r5, pc}
 8006d26:	0799      	lsls	r1, r3, #30
 8006d28:	bf58      	it	pl
 8006d2a:	6962      	ldrpl	r2, [r4, #20]
 8006d2c:	60a2      	str	r2, [r4, #8]
 8006d2e:	e7f4      	b.n	8006d1a <__swsetup_r+0x8e>
 8006d30:	2000      	movs	r0, #0
 8006d32:	e7f7      	b.n	8006d24 <__swsetup_r+0x98>
 8006d34:	20000018 	.word	0x20000018

08006d38 <memset>:
 8006d38:	4402      	add	r2, r0
 8006d3a:	4603      	mov	r3, r0
 8006d3c:	4293      	cmp	r3, r2
 8006d3e:	d100      	bne.n	8006d42 <memset+0xa>
 8006d40:	4770      	bx	lr
 8006d42:	f803 1b01 	strb.w	r1, [r3], #1
 8006d46:	e7f9      	b.n	8006d3c <memset+0x4>

08006d48 <_close_r>:
 8006d48:	b538      	push	{r3, r4, r5, lr}
 8006d4a:	2300      	movs	r3, #0
 8006d4c:	4d05      	ldr	r5, [pc, #20]	@ (8006d64 <_close_r+0x1c>)
 8006d4e:	4604      	mov	r4, r0
 8006d50:	4608      	mov	r0, r1
 8006d52:	602b      	str	r3, [r5, #0]
 8006d54:	f7fa f86d 	bl	8000e32 <_close>
 8006d58:	1c43      	adds	r3, r0, #1
 8006d5a:	d102      	bne.n	8006d62 <_close_r+0x1a>
 8006d5c:	682b      	ldr	r3, [r5, #0]
 8006d5e:	b103      	cbz	r3, 8006d62 <_close_r+0x1a>
 8006d60:	6023      	str	r3, [r4, #0]
 8006d62:	bd38      	pop	{r3, r4, r5, pc}
 8006d64:	20000318 	.word	0x20000318

08006d68 <_lseek_r>:
 8006d68:	b538      	push	{r3, r4, r5, lr}
 8006d6a:	4604      	mov	r4, r0
 8006d6c:	4d06      	ldr	r5, [pc, #24]	@ (8006d88 <_lseek_r+0x20>)
 8006d6e:	4608      	mov	r0, r1
 8006d70:	4611      	mov	r1, r2
 8006d72:	2200      	movs	r2, #0
 8006d74:	602a      	str	r2, [r5, #0]
 8006d76:	461a      	mov	r2, r3
 8006d78:	f7fa f882 	bl	8000e80 <_lseek>
 8006d7c:	1c43      	adds	r3, r0, #1
 8006d7e:	d102      	bne.n	8006d86 <_lseek_r+0x1e>
 8006d80:	682b      	ldr	r3, [r5, #0]
 8006d82:	b103      	cbz	r3, 8006d86 <_lseek_r+0x1e>
 8006d84:	6023      	str	r3, [r4, #0]
 8006d86:	bd38      	pop	{r3, r4, r5, pc}
 8006d88:	20000318 	.word	0x20000318

08006d8c <_read_r>:
 8006d8c:	b538      	push	{r3, r4, r5, lr}
 8006d8e:	4604      	mov	r4, r0
 8006d90:	4d06      	ldr	r5, [pc, #24]	@ (8006dac <_read_r+0x20>)
 8006d92:	4608      	mov	r0, r1
 8006d94:	4611      	mov	r1, r2
 8006d96:	2200      	movs	r2, #0
 8006d98:	602a      	str	r2, [r5, #0]
 8006d9a:	461a      	mov	r2, r3
 8006d9c:	f7fa f810 	bl	8000dc0 <_read>
 8006da0:	1c43      	adds	r3, r0, #1
 8006da2:	d102      	bne.n	8006daa <_read_r+0x1e>
 8006da4:	682b      	ldr	r3, [r5, #0]
 8006da6:	b103      	cbz	r3, 8006daa <_read_r+0x1e>
 8006da8:	6023      	str	r3, [r4, #0]
 8006daa:	bd38      	pop	{r3, r4, r5, pc}
 8006dac:	20000318 	.word	0x20000318

08006db0 <_write_r>:
 8006db0:	b538      	push	{r3, r4, r5, lr}
 8006db2:	4604      	mov	r4, r0
 8006db4:	4d06      	ldr	r5, [pc, #24]	@ (8006dd0 <_write_r+0x20>)
 8006db6:	4608      	mov	r0, r1
 8006db8:	4611      	mov	r1, r2
 8006dba:	2200      	movs	r2, #0
 8006dbc:	602a      	str	r2, [r5, #0]
 8006dbe:	461a      	mov	r2, r3
 8006dc0:	f7fa f81b 	bl	8000dfa <_write>
 8006dc4:	1c43      	adds	r3, r0, #1
 8006dc6:	d102      	bne.n	8006dce <_write_r+0x1e>
 8006dc8:	682b      	ldr	r3, [r5, #0]
 8006dca:	b103      	cbz	r3, 8006dce <_write_r+0x1e>
 8006dcc:	6023      	str	r3, [r4, #0]
 8006dce:	bd38      	pop	{r3, r4, r5, pc}
 8006dd0:	20000318 	.word	0x20000318

08006dd4 <__errno>:
 8006dd4:	4b01      	ldr	r3, [pc, #4]	@ (8006ddc <__errno+0x8>)
 8006dd6:	6818      	ldr	r0, [r3, #0]
 8006dd8:	4770      	bx	lr
 8006dda:	bf00      	nop
 8006ddc:	20000018 	.word	0x20000018

08006de0 <__libc_init_array>:
 8006de0:	b570      	push	{r4, r5, r6, lr}
 8006de2:	4d0d      	ldr	r5, [pc, #52]	@ (8006e18 <__libc_init_array+0x38>)
 8006de4:	2600      	movs	r6, #0
 8006de6:	4c0d      	ldr	r4, [pc, #52]	@ (8006e1c <__libc_init_array+0x3c>)
 8006de8:	1b64      	subs	r4, r4, r5
 8006dea:	10a4      	asrs	r4, r4, #2
 8006dec:	42a6      	cmp	r6, r4
 8006dee:	d109      	bne.n	8006e04 <__libc_init_array+0x24>
 8006df0:	4d0b      	ldr	r5, [pc, #44]	@ (8006e20 <__libc_init_array+0x40>)
 8006df2:	2600      	movs	r6, #0
 8006df4:	4c0b      	ldr	r4, [pc, #44]	@ (8006e24 <__libc_init_array+0x44>)
 8006df6:	f000 fd35 	bl	8007864 <_init>
 8006dfa:	1b64      	subs	r4, r4, r5
 8006dfc:	10a4      	asrs	r4, r4, #2
 8006dfe:	42a6      	cmp	r6, r4
 8006e00:	d105      	bne.n	8006e0e <__libc_init_array+0x2e>
 8006e02:	bd70      	pop	{r4, r5, r6, pc}
 8006e04:	f855 3b04 	ldr.w	r3, [r5], #4
 8006e08:	3601      	adds	r6, #1
 8006e0a:	4798      	blx	r3
 8006e0c:	e7ee      	b.n	8006dec <__libc_init_array+0xc>
 8006e0e:	f855 3b04 	ldr.w	r3, [r5], #4
 8006e12:	3601      	adds	r6, #1
 8006e14:	4798      	blx	r3
 8006e16:	e7f2      	b.n	8006dfe <__libc_init_array+0x1e>
 8006e18:	08007a6c 	.word	0x08007a6c
 8006e1c:	08007a6c 	.word	0x08007a6c
 8006e20:	08007a6c 	.word	0x08007a6c
 8006e24:	08007a70 	.word	0x08007a70

08006e28 <__retarget_lock_init_recursive>:
 8006e28:	4770      	bx	lr

08006e2a <__retarget_lock_acquire_recursive>:
 8006e2a:	4770      	bx	lr

08006e2c <__retarget_lock_release_recursive>:
 8006e2c:	4770      	bx	lr
	...

08006e30 <_free_r>:
 8006e30:	b538      	push	{r3, r4, r5, lr}
 8006e32:	4605      	mov	r5, r0
 8006e34:	2900      	cmp	r1, #0
 8006e36:	d041      	beq.n	8006ebc <_free_r+0x8c>
 8006e38:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8006e3c:	1f0c      	subs	r4, r1, #4
 8006e3e:	2b00      	cmp	r3, #0
 8006e40:	bfb8      	it	lt
 8006e42:	18e4      	addlt	r4, r4, r3
 8006e44:	f000 f8e0 	bl	8007008 <__malloc_lock>
 8006e48:	4a1d      	ldr	r2, [pc, #116]	@ (8006ec0 <_free_r+0x90>)
 8006e4a:	6813      	ldr	r3, [r2, #0]
 8006e4c:	b933      	cbnz	r3, 8006e5c <_free_r+0x2c>
 8006e4e:	6063      	str	r3, [r4, #4]
 8006e50:	6014      	str	r4, [r2, #0]
 8006e52:	4628      	mov	r0, r5
 8006e54:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8006e58:	f000 b8dc 	b.w	8007014 <__malloc_unlock>
 8006e5c:	42a3      	cmp	r3, r4
 8006e5e:	d908      	bls.n	8006e72 <_free_r+0x42>
 8006e60:	6820      	ldr	r0, [r4, #0]
 8006e62:	1821      	adds	r1, r4, r0
 8006e64:	428b      	cmp	r3, r1
 8006e66:	bf01      	itttt	eq
 8006e68:	6819      	ldreq	r1, [r3, #0]
 8006e6a:	685b      	ldreq	r3, [r3, #4]
 8006e6c:	1809      	addeq	r1, r1, r0
 8006e6e:	6021      	streq	r1, [r4, #0]
 8006e70:	e7ed      	b.n	8006e4e <_free_r+0x1e>
 8006e72:	461a      	mov	r2, r3
 8006e74:	685b      	ldr	r3, [r3, #4]
 8006e76:	b10b      	cbz	r3, 8006e7c <_free_r+0x4c>
 8006e78:	42a3      	cmp	r3, r4
 8006e7a:	d9fa      	bls.n	8006e72 <_free_r+0x42>
 8006e7c:	6811      	ldr	r1, [r2, #0]
 8006e7e:	1850      	adds	r0, r2, r1
 8006e80:	42a0      	cmp	r0, r4
 8006e82:	d10b      	bne.n	8006e9c <_free_r+0x6c>
 8006e84:	6820      	ldr	r0, [r4, #0]
 8006e86:	4401      	add	r1, r0
 8006e88:	1850      	adds	r0, r2, r1
 8006e8a:	6011      	str	r1, [r2, #0]
 8006e8c:	4283      	cmp	r3, r0
 8006e8e:	d1e0      	bne.n	8006e52 <_free_r+0x22>
 8006e90:	6818      	ldr	r0, [r3, #0]
 8006e92:	685b      	ldr	r3, [r3, #4]
 8006e94:	4408      	add	r0, r1
 8006e96:	6053      	str	r3, [r2, #4]
 8006e98:	6010      	str	r0, [r2, #0]
 8006e9a:	e7da      	b.n	8006e52 <_free_r+0x22>
 8006e9c:	d902      	bls.n	8006ea4 <_free_r+0x74>
 8006e9e:	230c      	movs	r3, #12
 8006ea0:	602b      	str	r3, [r5, #0]
 8006ea2:	e7d6      	b.n	8006e52 <_free_r+0x22>
 8006ea4:	6820      	ldr	r0, [r4, #0]
 8006ea6:	1821      	adds	r1, r4, r0
 8006ea8:	428b      	cmp	r3, r1
 8006eaa:	bf02      	ittt	eq
 8006eac:	6819      	ldreq	r1, [r3, #0]
 8006eae:	685b      	ldreq	r3, [r3, #4]
 8006eb0:	1809      	addeq	r1, r1, r0
 8006eb2:	6063      	str	r3, [r4, #4]
 8006eb4:	bf08      	it	eq
 8006eb6:	6021      	streq	r1, [r4, #0]
 8006eb8:	6054      	str	r4, [r2, #4]
 8006eba:	e7ca      	b.n	8006e52 <_free_r+0x22>
 8006ebc:	bd38      	pop	{r3, r4, r5, pc}
 8006ebe:	bf00      	nop
 8006ec0:	20000324 	.word	0x20000324

08006ec4 <sbrk_aligned>:
 8006ec4:	b570      	push	{r4, r5, r6, lr}
 8006ec6:	4e0f      	ldr	r6, [pc, #60]	@ (8006f04 <sbrk_aligned+0x40>)
 8006ec8:	460c      	mov	r4, r1
 8006eca:	4605      	mov	r5, r0
 8006ecc:	6831      	ldr	r1, [r6, #0]
 8006ece:	b911      	cbnz	r1, 8006ed6 <sbrk_aligned+0x12>
 8006ed0:	f000 fcaa 	bl	8007828 <_sbrk_r>
 8006ed4:	6030      	str	r0, [r6, #0]
 8006ed6:	4621      	mov	r1, r4
 8006ed8:	4628      	mov	r0, r5
 8006eda:	f000 fca5 	bl	8007828 <_sbrk_r>
 8006ede:	1c43      	adds	r3, r0, #1
 8006ee0:	d103      	bne.n	8006eea <sbrk_aligned+0x26>
 8006ee2:	f04f 34ff 	mov.w	r4, #4294967295
 8006ee6:	4620      	mov	r0, r4
 8006ee8:	bd70      	pop	{r4, r5, r6, pc}
 8006eea:	1cc4      	adds	r4, r0, #3
 8006eec:	f024 0403 	bic.w	r4, r4, #3
 8006ef0:	42a0      	cmp	r0, r4
 8006ef2:	d0f8      	beq.n	8006ee6 <sbrk_aligned+0x22>
 8006ef4:	1a21      	subs	r1, r4, r0
 8006ef6:	4628      	mov	r0, r5
 8006ef8:	f000 fc96 	bl	8007828 <_sbrk_r>
 8006efc:	3001      	adds	r0, #1
 8006efe:	d1f2      	bne.n	8006ee6 <sbrk_aligned+0x22>
 8006f00:	e7ef      	b.n	8006ee2 <sbrk_aligned+0x1e>
 8006f02:	bf00      	nop
 8006f04:	20000320 	.word	0x20000320

08006f08 <_malloc_r>:
 8006f08:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8006f0c:	1ccd      	adds	r5, r1, #3
 8006f0e:	4606      	mov	r6, r0
 8006f10:	f025 0503 	bic.w	r5, r5, #3
 8006f14:	3508      	adds	r5, #8
 8006f16:	2d0c      	cmp	r5, #12
 8006f18:	bf38      	it	cc
 8006f1a:	250c      	movcc	r5, #12
 8006f1c:	2d00      	cmp	r5, #0
 8006f1e:	db01      	blt.n	8006f24 <_malloc_r+0x1c>
 8006f20:	42a9      	cmp	r1, r5
 8006f22:	d904      	bls.n	8006f2e <_malloc_r+0x26>
 8006f24:	230c      	movs	r3, #12
 8006f26:	6033      	str	r3, [r6, #0]
 8006f28:	2000      	movs	r0, #0
 8006f2a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8006f2e:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8007004 <_malloc_r+0xfc>
 8006f32:	f000 f869 	bl	8007008 <__malloc_lock>
 8006f36:	f8d8 3000 	ldr.w	r3, [r8]
 8006f3a:	461c      	mov	r4, r3
 8006f3c:	bb44      	cbnz	r4, 8006f90 <_malloc_r+0x88>
 8006f3e:	4629      	mov	r1, r5
 8006f40:	4630      	mov	r0, r6
 8006f42:	f7ff ffbf 	bl	8006ec4 <sbrk_aligned>
 8006f46:	1c43      	adds	r3, r0, #1
 8006f48:	4604      	mov	r4, r0
 8006f4a:	d158      	bne.n	8006ffe <_malloc_r+0xf6>
 8006f4c:	f8d8 4000 	ldr.w	r4, [r8]
 8006f50:	4627      	mov	r7, r4
 8006f52:	2f00      	cmp	r7, #0
 8006f54:	d143      	bne.n	8006fde <_malloc_r+0xd6>
 8006f56:	2c00      	cmp	r4, #0
 8006f58:	d04b      	beq.n	8006ff2 <_malloc_r+0xea>
 8006f5a:	6823      	ldr	r3, [r4, #0]
 8006f5c:	4639      	mov	r1, r7
 8006f5e:	4630      	mov	r0, r6
 8006f60:	eb04 0903 	add.w	r9, r4, r3
 8006f64:	f000 fc60 	bl	8007828 <_sbrk_r>
 8006f68:	4581      	cmp	r9, r0
 8006f6a:	d142      	bne.n	8006ff2 <_malloc_r+0xea>
 8006f6c:	6821      	ldr	r1, [r4, #0]
 8006f6e:	4630      	mov	r0, r6
 8006f70:	1a6d      	subs	r5, r5, r1
 8006f72:	4629      	mov	r1, r5
 8006f74:	f7ff ffa6 	bl	8006ec4 <sbrk_aligned>
 8006f78:	3001      	adds	r0, #1
 8006f7a:	d03a      	beq.n	8006ff2 <_malloc_r+0xea>
 8006f7c:	6823      	ldr	r3, [r4, #0]
 8006f7e:	442b      	add	r3, r5
 8006f80:	6023      	str	r3, [r4, #0]
 8006f82:	f8d8 3000 	ldr.w	r3, [r8]
 8006f86:	685a      	ldr	r2, [r3, #4]
 8006f88:	bb62      	cbnz	r2, 8006fe4 <_malloc_r+0xdc>
 8006f8a:	f8c8 7000 	str.w	r7, [r8]
 8006f8e:	e00f      	b.n	8006fb0 <_malloc_r+0xa8>
 8006f90:	6822      	ldr	r2, [r4, #0]
 8006f92:	1b52      	subs	r2, r2, r5
 8006f94:	d420      	bmi.n	8006fd8 <_malloc_r+0xd0>
 8006f96:	2a0b      	cmp	r2, #11
 8006f98:	d917      	bls.n	8006fca <_malloc_r+0xc2>
 8006f9a:	1961      	adds	r1, r4, r5
 8006f9c:	42a3      	cmp	r3, r4
 8006f9e:	6025      	str	r5, [r4, #0]
 8006fa0:	bf18      	it	ne
 8006fa2:	6059      	strne	r1, [r3, #4]
 8006fa4:	6863      	ldr	r3, [r4, #4]
 8006fa6:	bf08      	it	eq
 8006fa8:	f8c8 1000 	streq.w	r1, [r8]
 8006fac:	5162      	str	r2, [r4, r5]
 8006fae:	604b      	str	r3, [r1, #4]
 8006fb0:	4630      	mov	r0, r6
 8006fb2:	f000 f82f 	bl	8007014 <__malloc_unlock>
 8006fb6:	f104 000b 	add.w	r0, r4, #11
 8006fba:	1d23      	adds	r3, r4, #4
 8006fbc:	f020 0007 	bic.w	r0, r0, #7
 8006fc0:	1ac2      	subs	r2, r0, r3
 8006fc2:	bf1c      	itt	ne
 8006fc4:	1a1b      	subne	r3, r3, r0
 8006fc6:	50a3      	strne	r3, [r4, r2]
 8006fc8:	e7af      	b.n	8006f2a <_malloc_r+0x22>
 8006fca:	6862      	ldr	r2, [r4, #4]
 8006fcc:	42a3      	cmp	r3, r4
 8006fce:	bf0c      	ite	eq
 8006fd0:	f8c8 2000 	streq.w	r2, [r8]
 8006fd4:	605a      	strne	r2, [r3, #4]
 8006fd6:	e7eb      	b.n	8006fb0 <_malloc_r+0xa8>
 8006fd8:	4623      	mov	r3, r4
 8006fda:	6864      	ldr	r4, [r4, #4]
 8006fdc:	e7ae      	b.n	8006f3c <_malloc_r+0x34>
 8006fde:	463c      	mov	r4, r7
 8006fe0:	687f      	ldr	r7, [r7, #4]
 8006fe2:	e7b6      	b.n	8006f52 <_malloc_r+0x4a>
 8006fe4:	461a      	mov	r2, r3
 8006fe6:	685b      	ldr	r3, [r3, #4]
 8006fe8:	42a3      	cmp	r3, r4
 8006fea:	d1fb      	bne.n	8006fe4 <_malloc_r+0xdc>
 8006fec:	2300      	movs	r3, #0
 8006fee:	6053      	str	r3, [r2, #4]
 8006ff0:	e7de      	b.n	8006fb0 <_malloc_r+0xa8>
 8006ff2:	230c      	movs	r3, #12
 8006ff4:	4630      	mov	r0, r6
 8006ff6:	6033      	str	r3, [r6, #0]
 8006ff8:	f000 f80c 	bl	8007014 <__malloc_unlock>
 8006ffc:	e794      	b.n	8006f28 <_malloc_r+0x20>
 8006ffe:	6005      	str	r5, [r0, #0]
 8007000:	e7d6      	b.n	8006fb0 <_malloc_r+0xa8>
 8007002:	bf00      	nop
 8007004:	20000324 	.word	0x20000324

08007008 <__malloc_lock>:
 8007008:	4801      	ldr	r0, [pc, #4]	@ (8007010 <__malloc_lock+0x8>)
 800700a:	f7ff bf0e 	b.w	8006e2a <__retarget_lock_acquire_recursive>
 800700e:	bf00      	nop
 8007010:	2000031c 	.word	0x2000031c

08007014 <__malloc_unlock>:
 8007014:	4801      	ldr	r0, [pc, #4]	@ (800701c <__malloc_unlock+0x8>)
 8007016:	f7ff bf09 	b.w	8006e2c <__retarget_lock_release_recursive>
 800701a:	bf00      	nop
 800701c:	2000031c 	.word	0x2000031c

08007020 <__sfputc_r>:
 8007020:	6893      	ldr	r3, [r2, #8]
 8007022:	3b01      	subs	r3, #1
 8007024:	2b00      	cmp	r3, #0
 8007026:	6093      	str	r3, [r2, #8]
 8007028:	b410      	push	{r4}
 800702a:	da08      	bge.n	800703e <__sfputc_r+0x1e>
 800702c:	6994      	ldr	r4, [r2, #24]
 800702e:	42a3      	cmp	r3, r4
 8007030:	db01      	blt.n	8007036 <__sfputc_r+0x16>
 8007032:	290a      	cmp	r1, #10
 8007034:	d103      	bne.n	800703e <__sfputc_r+0x1e>
 8007036:	f85d 4b04 	ldr.w	r4, [sp], #4
 800703a:	f7ff bde8 	b.w	8006c0e <__swbuf_r>
 800703e:	6813      	ldr	r3, [r2, #0]
 8007040:	1c58      	adds	r0, r3, #1
 8007042:	6010      	str	r0, [r2, #0]
 8007044:	4608      	mov	r0, r1
 8007046:	7019      	strb	r1, [r3, #0]
 8007048:	f85d 4b04 	ldr.w	r4, [sp], #4
 800704c:	4770      	bx	lr

0800704e <__sfputs_r>:
 800704e:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007050:	4606      	mov	r6, r0
 8007052:	460f      	mov	r7, r1
 8007054:	4614      	mov	r4, r2
 8007056:	18d5      	adds	r5, r2, r3
 8007058:	42ac      	cmp	r4, r5
 800705a:	d101      	bne.n	8007060 <__sfputs_r+0x12>
 800705c:	2000      	movs	r0, #0
 800705e:	e007      	b.n	8007070 <__sfputs_r+0x22>
 8007060:	463a      	mov	r2, r7
 8007062:	f814 1b01 	ldrb.w	r1, [r4], #1
 8007066:	4630      	mov	r0, r6
 8007068:	f7ff ffda 	bl	8007020 <__sfputc_r>
 800706c:	1c43      	adds	r3, r0, #1
 800706e:	d1f3      	bne.n	8007058 <__sfputs_r+0xa>
 8007070:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08007074 <_vfiprintf_r>:
 8007074:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007078:	460d      	mov	r5, r1
 800707a:	b09d      	sub	sp, #116	@ 0x74
 800707c:	4614      	mov	r4, r2
 800707e:	4698      	mov	r8, r3
 8007080:	4606      	mov	r6, r0
 8007082:	b118      	cbz	r0, 800708c <_vfiprintf_r+0x18>
 8007084:	6a03      	ldr	r3, [r0, #32]
 8007086:	b90b      	cbnz	r3, 800708c <_vfiprintf_r+0x18>
 8007088:	f7ff fcd8 	bl	8006a3c <__sinit>
 800708c:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800708e:	07d9      	lsls	r1, r3, #31
 8007090:	d405      	bmi.n	800709e <_vfiprintf_r+0x2a>
 8007092:	89ab      	ldrh	r3, [r5, #12]
 8007094:	059a      	lsls	r2, r3, #22
 8007096:	d402      	bmi.n	800709e <_vfiprintf_r+0x2a>
 8007098:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800709a:	f7ff fec6 	bl	8006e2a <__retarget_lock_acquire_recursive>
 800709e:	89ab      	ldrh	r3, [r5, #12]
 80070a0:	071b      	lsls	r3, r3, #28
 80070a2:	d501      	bpl.n	80070a8 <_vfiprintf_r+0x34>
 80070a4:	692b      	ldr	r3, [r5, #16]
 80070a6:	b99b      	cbnz	r3, 80070d0 <_vfiprintf_r+0x5c>
 80070a8:	4629      	mov	r1, r5
 80070aa:	4630      	mov	r0, r6
 80070ac:	f7ff fdee 	bl	8006c8c <__swsetup_r>
 80070b0:	b170      	cbz	r0, 80070d0 <_vfiprintf_r+0x5c>
 80070b2:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 80070b4:	07dc      	lsls	r4, r3, #31
 80070b6:	d504      	bpl.n	80070c2 <_vfiprintf_r+0x4e>
 80070b8:	f04f 30ff 	mov.w	r0, #4294967295
 80070bc:	b01d      	add	sp, #116	@ 0x74
 80070be:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80070c2:	89ab      	ldrh	r3, [r5, #12]
 80070c4:	0598      	lsls	r0, r3, #22
 80070c6:	d4f7      	bmi.n	80070b8 <_vfiprintf_r+0x44>
 80070c8:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 80070ca:	f7ff feaf 	bl	8006e2c <__retarget_lock_release_recursive>
 80070ce:	e7f3      	b.n	80070b8 <_vfiprintf_r+0x44>
 80070d0:	2300      	movs	r3, #0
 80070d2:	f8cd 800c 	str.w	r8, [sp, #12]
 80070d6:	f04f 0901 	mov.w	r9, #1
 80070da:	f8df 81b4 	ldr.w	r8, [pc, #436]	@ 8007290 <_vfiprintf_r+0x21c>
 80070de:	9309      	str	r3, [sp, #36]	@ 0x24
 80070e0:	2320      	movs	r3, #32
 80070e2:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 80070e6:	2330      	movs	r3, #48	@ 0x30
 80070e8:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 80070ec:	4623      	mov	r3, r4
 80070ee:	469a      	mov	sl, r3
 80070f0:	f813 2b01 	ldrb.w	r2, [r3], #1
 80070f4:	b10a      	cbz	r2, 80070fa <_vfiprintf_r+0x86>
 80070f6:	2a25      	cmp	r2, #37	@ 0x25
 80070f8:	d1f9      	bne.n	80070ee <_vfiprintf_r+0x7a>
 80070fa:	ebba 0b04 	subs.w	fp, sl, r4
 80070fe:	d00b      	beq.n	8007118 <_vfiprintf_r+0xa4>
 8007100:	465b      	mov	r3, fp
 8007102:	4622      	mov	r2, r4
 8007104:	4629      	mov	r1, r5
 8007106:	4630      	mov	r0, r6
 8007108:	f7ff ffa1 	bl	800704e <__sfputs_r>
 800710c:	3001      	adds	r0, #1
 800710e:	f000 80a7 	beq.w	8007260 <_vfiprintf_r+0x1ec>
 8007112:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8007114:	445a      	add	r2, fp
 8007116:	9209      	str	r2, [sp, #36]	@ 0x24
 8007118:	f89a 3000 	ldrb.w	r3, [sl]
 800711c:	2b00      	cmp	r3, #0
 800711e:	f000 809f 	beq.w	8007260 <_vfiprintf_r+0x1ec>
 8007122:	2300      	movs	r3, #0
 8007124:	f04f 32ff 	mov.w	r2, #4294967295
 8007128:	f10a 0a01 	add.w	sl, sl, #1
 800712c:	9304      	str	r3, [sp, #16]
 800712e:	9307      	str	r3, [sp, #28]
 8007130:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8007134:	931a      	str	r3, [sp, #104]	@ 0x68
 8007136:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800713a:	4654      	mov	r4, sl
 800713c:	2205      	movs	r2, #5
 800713e:	4854      	ldr	r0, [pc, #336]	@ (8007290 <_vfiprintf_r+0x21c>)
 8007140:	f814 1b01 	ldrb.w	r1, [r4], #1
 8007144:	f000 fb80 	bl	8007848 <memchr>
 8007148:	9a04      	ldr	r2, [sp, #16]
 800714a:	b9d8      	cbnz	r0, 8007184 <_vfiprintf_r+0x110>
 800714c:	06d1      	lsls	r1, r2, #27
 800714e:	bf44      	itt	mi
 8007150:	2320      	movmi	r3, #32
 8007152:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8007156:	0713      	lsls	r3, r2, #28
 8007158:	bf44      	itt	mi
 800715a:	232b      	movmi	r3, #43	@ 0x2b
 800715c:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8007160:	f89a 3000 	ldrb.w	r3, [sl]
 8007164:	2b2a      	cmp	r3, #42	@ 0x2a
 8007166:	d015      	beq.n	8007194 <_vfiprintf_r+0x120>
 8007168:	9a07      	ldr	r2, [sp, #28]
 800716a:	4654      	mov	r4, sl
 800716c:	2000      	movs	r0, #0
 800716e:	f04f 0c0a 	mov.w	ip, #10
 8007172:	4621      	mov	r1, r4
 8007174:	f811 3b01 	ldrb.w	r3, [r1], #1
 8007178:	3b30      	subs	r3, #48	@ 0x30
 800717a:	2b09      	cmp	r3, #9
 800717c:	d94b      	bls.n	8007216 <_vfiprintf_r+0x1a2>
 800717e:	b1b0      	cbz	r0, 80071ae <_vfiprintf_r+0x13a>
 8007180:	9207      	str	r2, [sp, #28]
 8007182:	e014      	b.n	80071ae <_vfiprintf_r+0x13a>
 8007184:	eba0 0308 	sub.w	r3, r0, r8
 8007188:	46a2      	mov	sl, r4
 800718a:	fa09 f303 	lsl.w	r3, r9, r3
 800718e:	4313      	orrs	r3, r2
 8007190:	9304      	str	r3, [sp, #16]
 8007192:	e7d2      	b.n	800713a <_vfiprintf_r+0xc6>
 8007194:	9b03      	ldr	r3, [sp, #12]
 8007196:	1d19      	adds	r1, r3, #4
 8007198:	681b      	ldr	r3, [r3, #0]
 800719a:	2b00      	cmp	r3, #0
 800719c:	9103      	str	r1, [sp, #12]
 800719e:	bfbb      	ittet	lt
 80071a0:	425b      	neglt	r3, r3
 80071a2:	f042 0202 	orrlt.w	r2, r2, #2
 80071a6:	9307      	strge	r3, [sp, #28]
 80071a8:	9307      	strlt	r3, [sp, #28]
 80071aa:	bfb8      	it	lt
 80071ac:	9204      	strlt	r2, [sp, #16]
 80071ae:	7823      	ldrb	r3, [r4, #0]
 80071b0:	2b2e      	cmp	r3, #46	@ 0x2e
 80071b2:	d10a      	bne.n	80071ca <_vfiprintf_r+0x156>
 80071b4:	7863      	ldrb	r3, [r4, #1]
 80071b6:	2b2a      	cmp	r3, #42	@ 0x2a
 80071b8:	d132      	bne.n	8007220 <_vfiprintf_r+0x1ac>
 80071ba:	9b03      	ldr	r3, [sp, #12]
 80071bc:	3402      	adds	r4, #2
 80071be:	1d1a      	adds	r2, r3, #4
 80071c0:	681b      	ldr	r3, [r3, #0]
 80071c2:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 80071c6:	9203      	str	r2, [sp, #12]
 80071c8:	9305      	str	r3, [sp, #20]
 80071ca:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 80072a0 <_vfiprintf_r+0x22c>
 80071ce:	2203      	movs	r2, #3
 80071d0:	7821      	ldrb	r1, [r4, #0]
 80071d2:	4650      	mov	r0, sl
 80071d4:	f000 fb38 	bl	8007848 <memchr>
 80071d8:	b138      	cbz	r0, 80071ea <_vfiprintf_r+0x176>
 80071da:	eba0 000a 	sub.w	r0, r0, sl
 80071de:	2240      	movs	r2, #64	@ 0x40
 80071e0:	9b04      	ldr	r3, [sp, #16]
 80071e2:	3401      	adds	r4, #1
 80071e4:	4082      	lsls	r2, r0
 80071e6:	4313      	orrs	r3, r2
 80071e8:	9304      	str	r3, [sp, #16]
 80071ea:	f814 1b01 	ldrb.w	r1, [r4], #1
 80071ee:	2206      	movs	r2, #6
 80071f0:	4828      	ldr	r0, [pc, #160]	@ (8007294 <_vfiprintf_r+0x220>)
 80071f2:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 80071f6:	f000 fb27 	bl	8007848 <memchr>
 80071fa:	2800      	cmp	r0, #0
 80071fc:	d03f      	beq.n	800727e <_vfiprintf_r+0x20a>
 80071fe:	4b26      	ldr	r3, [pc, #152]	@ (8007298 <_vfiprintf_r+0x224>)
 8007200:	bb1b      	cbnz	r3, 800724a <_vfiprintf_r+0x1d6>
 8007202:	9b03      	ldr	r3, [sp, #12]
 8007204:	3307      	adds	r3, #7
 8007206:	f023 0307 	bic.w	r3, r3, #7
 800720a:	3308      	adds	r3, #8
 800720c:	9303      	str	r3, [sp, #12]
 800720e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007210:	443b      	add	r3, r7
 8007212:	9309      	str	r3, [sp, #36]	@ 0x24
 8007214:	e76a      	b.n	80070ec <_vfiprintf_r+0x78>
 8007216:	fb0c 3202 	mla	r2, ip, r2, r3
 800721a:	460c      	mov	r4, r1
 800721c:	2001      	movs	r0, #1
 800721e:	e7a8      	b.n	8007172 <_vfiprintf_r+0xfe>
 8007220:	2300      	movs	r3, #0
 8007222:	3401      	adds	r4, #1
 8007224:	f04f 0c0a 	mov.w	ip, #10
 8007228:	4619      	mov	r1, r3
 800722a:	9305      	str	r3, [sp, #20]
 800722c:	4620      	mov	r0, r4
 800722e:	f810 2b01 	ldrb.w	r2, [r0], #1
 8007232:	3a30      	subs	r2, #48	@ 0x30
 8007234:	2a09      	cmp	r2, #9
 8007236:	d903      	bls.n	8007240 <_vfiprintf_r+0x1cc>
 8007238:	2b00      	cmp	r3, #0
 800723a:	d0c6      	beq.n	80071ca <_vfiprintf_r+0x156>
 800723c:	9105      	str	r1, [sp, #20]
 800723e:	e7c4      	b.n	80071ca <_vfiprintf_r+0x156>
 8007240:	fb0c 2101 	mla	r1, ip, r1, r2
 8007244:	4604      	mov	r4, r0
 8007246:	2301      	movs	r3, #1
 8007248:	e7f0      	b.n	800722c <_vfiprintf_r+0x1b8>
 800724a:	ab03      	add	r3, sp, #12
 800724c:	462a      	mov	r2, r5
 800724e:	a904      	add	r1, sp, #16
 8007250:	4630      	mov	r0, r6
 8007252:	9300      	str	r3, [sp, #0]
 8007254:	4b11      	ldr	r3, [pc, #68]	@ (800729c <_vfiprintf_r+0x228>)
 8007256:	f3af 8000 	nop.w
 800725a:	4607      	mov	r7, r0
 800725c:	1c78      	adds	r0, r7, #1
 800725e:	d1d6      	bne.n	800720e <_vfiprintf_r+0x19a>
 8007260:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8007262:	07d9      	lsls	r1, r3, #31
 8007264:	d405      	bmi.n	8007272 <_vfiprintf_r+0x1fe>
 8007266:	89ab      	ldrh	r3, [r5, #12]
 8007268:	059a      	lsls	r2, r3, #22
 800726a:	d402      	bmi.n	8007272 <_vfiprintf_r+0x1fe>
 800726c:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800726e:	f7ff fddd 	bl	8006e2c <__retarget_lock_release_recursive>
 8007272:	89ab      	ldrh	r3, [r5, #12]
 8007274:	065b      	lsls	r3, r3, #25
 8007276:	f53f af1f 	bmi.w	80070b8 <_vfiprintf_r+0x44>
 800727a:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800727c:	e71e      	b.n	80070bc <_vfiprintf_r+0x48>
 800727e:	ab03      	add	r3, sp, #12
 8007280:	462a      	mov	r2, r5
 8007282:	a904      	add	r1, sp, #16
 8007284:	4630      	mov	r0, r6
 8007286:	9300      	str	r3, [sp, #0]
 8007288:	4b04      	ldr	r3, [pc, #16]	@ (800729c <_vfiprintf_r+0x228>)
 800728a:	f000 f87d 	bl	8007388 <_printf_i>
 800728e:	e7e4      	b.n	800725a <_vfiprintf_r+0x1e6>
 8007290:	08007a30 	.word	0x08007a30
 8007294:	08007a3a 	.word	0x08007a3a
 8007298:	00000000 	.word	0x00000000
 800729c:	0800704f 	.word	0x0800704f
 80072a0:	08007a36 	.word	0x08007a36

080072a4 <_printf_common>:
 80072a4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80072a8:	4616      	mov	r6, r2
 80072aa:	4698      	mov	r8, r3
 80072ac:	688a      	ldr	r2, [r1, #8]
 80072ae:	4607      	mov	r7, r0
 80072b0:	690b      	ldr	r3, [r1, #16]
 80072b2:	460c      	mov	r4, r1
 80072b4:	f8dd 9020 	ldr.w	r9, [sp, #32]
 80072b8:	4293      	cmp	r3, r2
 80072ba:	bfb8      	it	lt
 80072bc:	4613      	movlt	r3, r2
 80072be:	6033      	str	r3, [r6, #0]
 80072c0:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 80072c4:	b10a      	cbz	r2, 80072ca <_printf_common+0x26>
 80072c6:	3301      	adds	r3, #1
 80072c8:	6033      	str	r3, [r6, #0]
 80072ca:	6823      	ldr	r3, [r4, #0]
 80072cc:	0699      	lsls	r1, r3, #26
 80072ce:	bf42      	ittt	mi
 80072d0:	6833      	ldrmi	r3, [r6, #0]
 80072d2:	3302      	addmi	r3, #2
 80072d4:	6033      	strmi	r3, [r6, #0]
 80072d6:	6825      	ldr	r5, [r4, #0]
 80072d8:	f015 0506 	ands.w	r5, r5, #6
 80072dc:	d106      	bne.n	80072ec <_printf_common+0x48>
 80072de:	f104 0a19 	add.w	sl, r4, #25
 80072e2:	68e3      	ldr	r3, [r4, #12]
 80072e4:	6832      	ldr	r2, [r6, #0]
 80072e6:	1a9b      	subs	r3, r3, r2
 80072e8:	42ab      	cmp	r3, r5
 80072ea:	dc2b      	bgt.n	8007344 <_printf_common+0xa0>
 80072ec:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 80072f0:	6822      	ldr	r2, [r4, #0]
 80072f2:	3b00      	subs	r3, #0
 80072f4:	bf18      	it	ne
 80072f6:	2301      	movne	r3, #1
 80072f8:	0692      	lsls	r2, r2, #26
 80072fa:	d430      	bmi.n	800735e <_printf_common+0xba>
 80072fc:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8007300:	4641      	mov	r1, r8
 8007302:	4638      	mov	r0, r7
 8007304:	47c8      	blx	r9
 8007306:	3001      	adds	r0, #1
 8007308:	d023      	beq.n	8007352 <_printf_common+0xae>
 800730a:	6823      	ldr	r3, [r4, #0]
 800730c:	341a      	adds	r4, #26
 800730e:	f854 2c0a 	ldr.w	r2, [r4, #-10]
 8007312:	f003 0306 	and.w	r3, r3, #6
 8007316:	2b04      	cmp	r3, #4
 8007318:	bf0a      	itet	eq
 800731a:	f854 5c0e 	ldreq.w	r5, [r4, #-14]
 800731e:	2500      	movne	r5, #0
 8007320:	6833      	ldreq	r3, [r6, #0]
 8007322:	f04f 0600 	mov.w	r6, #0
 8007326:	bf08      	it	eq
 8007328:	1aed      	subeq	r5, r5, r3
 800732a:	f854 3c12 	ldr.w	r3, [r4, #-18]
 800732e:	bf08      	it	eq
 8007330:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8007334:	4293      	cmp	r3, r2
 8007336:	bfc4      	itt	gt
 8007338:	1a9b      	subgt	r3, r3, r2
 800733a:	18ed      	addgt	r5, r5, r3
 800733c:	42b5      	cmp	r5, r6
 800733e:	d11a      	bne.n	8007376 <_printf_common+0xd2>
 8007340:	2000      	movs	r0, #0
 8007342:	e008      	b.n	8007356 <_printf_common+0xb2>
 8007344:	2301      	movs	r3, #1
 8007346:	4652      	mov	r2, sl
 8007348:	4641      	mov	r1, r8
 800734a:	4638      	mov	r0, r7
 800734c:	47c8      	blx	r9
 800734e:	3001      	adds	r0, #1
 8007350:	d103      	bne.n	800735a <_printf_common+0xb6>
 8007352:	f04f 30ff 	mov.w	r0, #4294967295
 8007356:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800735a:	3501      	adds	r5, #1
 800735c:	e7c1      	b.n	80072e2 <_printf_common+0x3e>
 800735e:	18e1      	adds	r1, r4, r3
 8007360:	1c5a      	adds	r2, r3, #1
 8007362:	2030      	movs	r0, #48	@ 0x30
 8007364:	3302      	adds	r3, #2
 8007366:	4422      	add	r2, r4
 8007368:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 800736c:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8007370:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8007374:	e7c2      	b.n	80072fc <_printf_common+0x58>
 8007376:	2301      	movs	r3, #1
 8007378:	4622      	mov	r2, r4
 800737a:	4641      	mov	r1, r8
 800737c:	4638      	mov	r0, r7
 800737e:	47c8      	blx	r9
 8007380:	3001      	adds	r0, #1
 8007382:	d0e6      	beq.n	8007352 <_printf_common+0xae>
 8007384:	3601      	adds	r6, #1
 8007386:	e7d9      	b.n	800733c <_printf_common+0x98>

08007388 <_printf_i>:
 8007388:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800738c:	7e0f      	ldrb	r7, [r1, #24]
 800738e:	4691      	mov	r9, r2
 8007390:	4680      	mov	r8, r0
 8007392:	460c      	mov	r4, r1
 8007394:	2f78      	cmp	r7, #120	@ 0x78
 8007396:	469a      	mov	sl, r3
 8007398:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 800739a:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 800739e:	d807      	bhi.n	80073b0 <_printf_i+0x28>
 80073a0:	2f62      	cmp	r7, #98	@ 0x62
 80073a2:	d80a      	bhi.n	80073ba <_printf_i+0x32>
 80073a4:	2f00      	cmp	r7, #0
 80073a6:	f000 80d2 	beq.w	800754e <_printf_i+0x1c6>
 80073aa:	2f58      	cmp	r7, #88	@ 0x58
 80073ac:	f000 80b9 	beq.w	8007522 <_printf_i+0x19a>
 80073b0:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 80073b4:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 80073b8:	e03a      	b.n	8007430 <_printf_i+0xa8>
 80073ba:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 80073be:	2b15      	cmp	r3, #21
 80073c0:	d8f6      	bhi.n	80073b0 <_printf_i+0x28>
 80073c2:	a101      	add	r1, pc, #4	@ (adr r1, 80073c8 <_printf_i+0x40>)
 80073c4:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 80073c8:	08007421 	.word	0x08007421
 80073cc:	08007435 	.word	0x08007435
 80073d0:	080073b1 	.word	0x080073b1
 80073d4:	080073b1 	.word	0x080073b1
 80073d8:	080073b1 	.word	0x080073b1
 80073dc:	080073b1 	.word	0x080073b1
 80073e0:	08007435 	.word	0x08007435
 80073e4:	080073b1 	.word	0x080073b1
 80073e8:	080073b1 	.word	0x080073b1
 80073ec:	080073b1 	.word	0x080073b1
 80073f0:	080073b1 	.word	0x080073b1
 80073f4:	08007535 	.word	0x08007535
 80073f8:	0800745f 	.word	0x0800745f
 80073fc:	080074ef 	.word	0x080074ef
 8007400:	080073b1 	.word	0x080073b1
 8007404:	080073b1 	.word	0x080073b1
 8007408:	08007557 	.word	0x08007557
 800740c:	080073b1 	.word	0x080073b1
 8007410:	0800745f 	.word	0x0800745f
 8007414:	080073b1 	.word	0x080073b1
 8007418:	080073b1 	.word	0x080073b1
 800741c:	080074f7 	.word	0x080074f7
 8007420:	6833      	ldr	r3, [r6, #0]
 8007422:	1d1a      	adds	r2, r3, #4
 8007424:	681b      	ldr	r3, [r3, #0]
 8007426:	6032      	str	r2, [r6, #0]
 8007428:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800742c:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8007430:	2301      	movs	r3, #1
 8007432:	e09d      	b.n	8007570 <_printf_i+0x1e8>
 8007434:	6833      	ldr	r3, [r6, #0]
 8007436:	6820      	ldr	r0, [r4, #0]
 8007438:	1d19      	adds	r1, r3, #4
 800743a:	6031      	str	r1, [r6, #0]
 800743c:	0606      	lsls	r6, r0, #24
 800743e:	d501      	bpl.n	8007444 <_printf_i+0xbc>
 8007440:	681d      	ldr	r5, [r3, #0]
 8007442:	e003      	b.n	800744c <_printf_i+0xc4>
 8007444:	0645      	lsls	r5, r0, #25
 8007446:	d5fb      	bpl.n	8007440 <_printf_i+0xb8>
 8007448:	f9b3 5000 	ldrsh.w	r5, [r3]
 800744c:	2d00      	cmp	r5, #0
 800744e:	da03      	bge.n	8007458 <_printf_i+0xd0>
 8007450:	232d      	movs	r3, #45	@ 0x2d
 8007452:	426d      	negs	r5, r5
 8007454:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8007458:	4859      	ldr	r0, [pc, #356]	@ (80075c0 <_printf_i+0x238>)
 800745a:	230a      	movs	r3, #10
 800745c:	e011      	b.n	8007482 <_printf_i+0xfa>
 800745e:	6821      	ldr	r1, [r4, #0]
 8007460:	6833      	ldr	r3, [r6, #0]
 8007462:	0608      	lsls	r0, r1, #24
 8007464:	f853 5b04 	ldr.w	r5, [r3], #4
 8007468:	d402      	bmi.n	8007470 <_printf_i+0xe8>
 800746a:	0649      	lsls	r1, r1, #25
 800746c:	bf48      	it	mi
 800746e:	b2ad      	uxthmi	r5, r5
 8007470:	2f6f      	cmp	r7, #111	@ 0x6f
 8007472:	6033      	str	r3, [r6, #0]
 8007474:	4852      	ldr	r0, [pc, #328]	@ (80075c0 <_printf_i+0x238>)
 8007476:	bf14      	ite	ne
 8007478:	230a      	movne	r3, #10
 800747a:	2308      	moveq	r3, #8
 800747c:	2100      	movs	r1, #0
 800747e:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8007482:	6866      	ldr	r6, [r4, #4]
 8007484:	2e00      	cmp	r6, #0
 8007486:	60a6      	str	r6, [r4, #8]
 8007488:	bfa2      	ittt	ge
 800748a:	6821      	ldrge	r1, [r4, #0]
 800748c:	f021 0104 	bicge.w	r1, r1, #4
 8007490:	6021      	strge	r1, [r4, #0]
 8007492:	b90d      	cbnz	r5, 8007498 <_printf_i+0x110>
 8007494:	2e00      	cmp	r6, #0
 8007496:	d04b      	beq.n	8007530 <_printf_i+0x1a8>
 8007498:	4616      	mov	r6, r2
 800749a:	fbb5 f1f3 	udiv	r1, r5, r3
 800749e:	fb03 5711 	mls	r7, r3, r1, r5
 80074a2:	5dc7      	ldrb	r7, [r0, r7]
 80074a4:	f806 7d01 	strb.w	r7, [r6, #-1]!
 80074a8:	462f      	mov	r7, r5
 80074aa:	460d      	mov	r5, r1
 80074ac:	42bb      	cmp	r3, r7
 80074ae:	d9f4      	bls.n	800749a <_printf_i+0x112>
 80074b0:	2b08      	cmp	r3, #8
 80074b2:	d10b      	bne.n	80074cc <_printf_i+0x144>
 80074b4:	6823      	ldr	r3, [r4, #0]
 80074b6:	07df      	lsls	r7, r3, #31
 80074b8:	d508      	bpl.n	80074cc <_printf_i+0x144>
 80074ba:	6923      	ldr	r3, [r4, #16]
 80074bc:	6861      	ldr	r1, [r4, #4]
 80074be:	4299      	cmp	r1, r3
 80074c0:	bfde      	ittt	le
 80074c2:	2330      	movle	r3, #48	@ 0x30
 80074c4:	f806 3c01 	strble.w	r3, [r6, #-1]
 80074c8:	f106 36ff 	addle.w	r6, r6, #4294967295
 80074cc:	1b92      	subs	r2, r2, r6
 80074ce:	6122      	str	r2, [r4, #16]
 80074d0:	464b      	mov	r3, r9
 80074d2:	aa03      	add	r2, sp, #12
 80074d4:	4621      	mov	r1, r4
 80074d6:	4640      	mov	r0, r8
 80074d8:	f8cd a000 	str.w	sl, [sp]
 80074dc:	f7ff fee2 	bl	80072a4 <_printf_common>
 80074e0:	3001      	adds	r0, #1
 80074e2:	d14a      	bne.n	800757a <_printf_i+0x1f2>
 80074e4:	f04f 30ff 	mov.w	r0, #4294967295
 80074e8:	b004      	add	sp, #16
 80074ea:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80074ee:	6823      	ldr	r3, [r4, #0]
 80074f0:	f043 0320 	orr.w	r3, r3, #32
 80074f4:	6023      	str	r3, [r4, #0]
 80074f6:	2778      	movs	r7, #120	@ 0x78
 80074f8:	4832      	ldr	r0, [pc, #200]	@ (80075c4 <_printf_i+0x23c>)
 80074fa:	6823      	ldr	r3, [r4, #0]
 80074fc:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8007500:	061f      	lsls	r7, r3, #24
 8007502:	6831      	ldr	r1, [r6, #0]
 8007504:	f851 5b04 	ldr.w	r5, [r1], #4
 8007508:	d402      	bmi.n	8007510 <_printf_i+0x188>
 800750a:	065f      	lsls	r7, r3, #25
 800750c:	bf48      	it	mi
 800750e:	b2ad      	uxthmi	r5, r5
 8007510:	6031      	str	r1, [r6, #0]
 8007512:	07d9      	lsls	r1, r3, #31
 8007514:	bf44      	itt	mi
 8007516:	f043 0320 	orrmi.w	r3, r3, #32
 800751a:	6023      	strmi	r3, [r4, #0]
 800751c:	b11d      	cbz	r5, 8007526 <_printf_i+0x19e>
 800751e:	2310      	movs	r3, #16
 8007520:	e7ac      	b.n	800747c <_printf_i+0xf4>
 8007522:	4827      	ldr	r0, [pc, #156]	@ (80075c0 <_printf_i+0x238>)
 8007524:	e7e9      	b.n	80074fa <_printf_i+0x172>
 8007526:	6823      	ldr	r3, [r4, #0]
 8007528:	f023 0320 	bic.w	r3, r3, #32
 800752c:	6023      	str	r3, [r4, #0]
 800752e:	e7f6      	b.n	800751e <_printf_i+0x196>
 8007530:	4616      	mov	r6, r2
 8007532:	e7bd      	b.n	80074b0 <_printf_i+0x128>
 8007534:	6833      	ldr	r3, [r6, #0]
 8007536:	6825      	ldr	r5, [r4, #0]
 8007538:	1d18      	adds	r0, r3, #4
 800753a:	6961      	ldr	r1, [r4, #20]
 800753c:	6030      	str	r0, [r6, #0]
 800753e:	062e      	lsls	r6, r5, #24
 8007540:	681b      	ldr	r3, [r3, #0]
 8007542:	d501      	bpl.n	8007548 <_printf_i+0x1c0>
 8007544:	6019      	str	r1, [r3, #0]
 8007546:	e002      	b.n	800754e <_printf_i+0x1c6>
 8007548:	0668      	lsls	r0, r5, #25
 800754a:	d5fb      	bpl.n	8007544 <_printf_i+0x1bc>
 800754c:	8019      	strh	r1, [r3, #0]
 800754e:	2300      	movs	r3, #0
 8007550:	4616      	mov	r6, r2
 8007552:	6123      	str	r3, [r4, #16]
 8007554:	e7bc      	b.n	80074d0 <_printf_i+0x148>
 8007556:	6833      	ldr	r3, [r6, #0]
 8007558:	2100      	movs	r1, #0
 800755a:	1d1a      	adds	r2, r3, #4
 800755c:	6032      	str	r2, [r6, #0]
 800755e:	681e      	ldr	r6, [r3, #0]
 8007560:	6862      	ldr	r2, [r4, #4]
 8007562:	4630      	mov	r0, r6
 8007564:	f000 f970 	bl	8007848 <memchr>
 8007568:	b108      	cbz	r0, 800756e <_printf_i+0x1e6>
 800756a:	1b80      	subs	r0, r0, r6
 800756c:	6060      	str	r0, [r4, #4]
 800756e:	6863      	ldr	r3, [r4, #4]
 8007570:	6123      	str	r3, [r4, #16]
 8007572:	2300      	movs	r3, #0
 8007574:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8007578:	e7aa      	b.n	80074d0 <_printf_i+0x148>
 800757a:	6923      	ldr	r3, [r4, #16]
 800757c:	4632      	mov	r2, r6
 800757e:	4649      	mov	r1, r9
 8007580:	4640      	mov	r0, r8
 8007582:	47d0      	blx	sl
 8007584:	3001      	adds	r0, #1
 8007586:	d0ad      	beq.n	80074e4 <_printf_i+0x15c>
 8007588:	6823      	ldr	r3, [r4, #0]
 800758a:	079b      	lsls	r3, r3, #30
 800758c:	d413      	bmi.n	80075b6 <_printf_i+0x22e>
 800758e:	68e0      	ldr	r0, [r4, #12]
 8007590:	9b03      	ldr	r3, [sp, #12]
 8007592:	4298      	cmp	r0, r3
 8007594:	bfb8      	it	lt
 8007596:	4618      	movlt	r0, r3
 8007598:	e7a6      	b.n	80074e8 <_printf_i+0x160>
 800759a:	2301      	movs	r3, #1
 800759c:	4632      	mov	r2, r6
 800759e:	4649      	mov	r1, r9
 80075a0:	4640      	mov	r0, r8
 80075a2:	47d0      	blx	sl
 80075a4:	3001      	adds	r0, #1
 80075a6:	d09d      	beq.n	80074e4 <_printf_i+0x15c>
 80075a8:	3501      	adds	r5, #1
 80075aa:	68e3      	ldr	r3, [r4, #12]
 80075ac:	9903      	ldr	r1, [sp, #12]
 80075ae:	1a5b      	subs	r3, r3, r1
 80075b0:	42ab      	cmp	r3, r5
 80075b2:	dcf2      	bgt.n	800759a <_printf_i+0x212>
 80075b4:	e7eb      	b.n	800758e <_printf_i+0x206>
 80075b6:	2500      	movs	r5, #0
 80075b8:	f104 0619 	add.w	r6, r4, #25
 80075bc:	e7f5      	b.n	80075aa <_printf_i+0x222>
 80075be:	bf00      	nop
 80075c0:	08007a41 	.word	0x08007a41
 80075c4:	08007a52 	.word	0x08007a52

080075c8 <__sflush_r>:
 80075c8:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 80075cc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80075d0:	0716      	lsls	r6, r2, #28
 80075d2:	4605      	mov	r5, r0
 80075d4:	460c      	mov	r4, r1
 80075d6:	d454      	bmi.n	8007682 <__sflush_r+0xba>
 80075d8:	684b      	ldr	r3, [r1, #4]
 80075da:	2b00      	cmp	r3, #0
 80075dc:	dc02      	bgt.n	80075e4 <__sflush_r+0x1c>
 80075de:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 80075e0:	2b00      	cmp	r3, #0
 80075e2:	dd48      	ble.n	8007676 <__sflush_r+0xae>
 80075e4:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 80075e6:	2e00      	cmp	r6, #0
 80075e8:	d045      	beq.n	8007676 <__sflush_r+0xae>
 80075ea:	2300      	movs	r3, #0
 80075ec:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 80075f0:	682f      	ldr	r7, [r5, #0]
 80075f2:	6a21      	ldr	r1, [r4, #32]
 80075f4:	602b      	str	r3, [r5, #0]
 80075f6:	d030      	beq.n	800765a <__sflush_r+0x92>
 80075f8:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 80075fa:	89a3      	ldrh	r3, [r4, #12]
 80075fc:	0759      	lsls	r1, r3, #29
 80075fe:	d505      	bpl.n	800760c <__sflush_r+0x44>
 8007600:	6863      	ldr	r3, [r4, #4]
 8007602:	1ad2      	subs	r2, r2, r3
 8007604:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 8007606:	b10b      	cbz	r3, 800760c <__sflush_r+0x44>
 8007608:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 800760a:	1ad2      	subs	r2, r2, r3
 800760c:	2300      	movs	r3, #0
 800760e:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8007610:	6a21      	ldr	r1, [r4, #32]
 8007612:	4628      	mov	r0, r5
 8007614:	47b0      	blx	r6
 8007616:	1c43      	adds	r3, r0, #1
 8007618:	89a3      	ldrh	r3, [r4, #12]
 800761a:	d106      	bne.n	800762a <__sflush_r+0x62>
 800761c:	6829      	ldr	r1, [r5, #0]
 800761e:	291d      	cmp	r1, #29
 8007620:	d82b      	bhi.n	800767a <__sflush_r+0xb2>
 8007622:	4a2a      	ldr	r2, [pc, #168]	@ (80076cc <__sflush_r+0x104>)
 8007624:	410a      	asrs	r2, r1
 8007626:	07d6      	lsls	r6, r2, #31
 8007628:	d427      	bmi.n	800767a <__sflush_r+0xb2>
 800762a:	2200      	movs	r2, #0
 800762c:	04d9      	lsls	r1, r3, #19
 800762e:	6062      	str	r2, [r4, #4]
 8007630:	6922      	ldr	r2, [r4, #16]
 8007632:	6022      	str	r2, [r4, #0]
 8007634:	d504      	bpl.n	8007640 <__sflush_r+0x78>
 8007636:	1c42      	adds	r2, r0, #1
 8007638:	d101      	bne.n	800763e <__sflush_r+0x76>
 800763a:	682b      	ldr	r3, [r5, #0]
 800763c:	b903      	cbnz	r3, 8007640 <__sflush_r+0x78>
 800763e:	6560      	str	r0, [r4, #84]	@ 0x54
 8007640:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8007642:	602f      	str	r7, [r5, #0]
 8007644:	b1b9      	cbz	r1, 8007676 <__sflush_r+0xae>
 8007646:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800764a:	4299      	cmp	r1, r3
 800764c:	d002      	beq.n	8007654 <__sflush_r+0x8c>
 800764e:	4628      	mov	r0, r5
 8007650:	f7ff fbee 	bl	8006e30 <_free_r>
 8007654:	2300      	movs	r3, #0
 8007656:	6363      	str	r3, [r4, #52]	@ 0x34
 8007658:	e00d      	b.n	8007676 <__sflush_r+0xae>
 800765a:	2301      	movs	r3, #1
 800765c:	4628      	mov	r0, r5
 800765e:	47b0      	blx	r6
 8007660:	4602      	mov	r2, r0
 8007662:	1c50      	adds	r0, r2, #1
 8007664:	d1c9      	bne.n	80075fa <__sflush_r+0x32>
 8007666:	682b      	ldr	r3, [r5, #0]
 8007668:	2b00      	cmp	r3, #0
 800766a:	d0c6      	beq.n	80075fa <__sflush_r+0x32>
 800766c:	2b1d      	cmp	r3, #29
 800766e:	d001      	beq.n	8007674 <__sflush_r+0xac>
 8007670:	2b16      	cmp	r3, #22
 8007672:	d11d      	bne.n	80076b0 <__sflush_r+0xe8>
 8007674:	602f      	str	r7, [r5, #0]
 8007676:	2000      	movs	r0, #0
 8007678:	e021      	b.n	80076be <__sflush_r+0xf6>
 800767a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800767e:	b21b      	sxth	r3, r3
 8007680:	e01a      	b.n	80076b8 <__sflush_r+0xf0>
 8007682:	690f      	ldr	r7, [r1, #16]
 8007684:	2f00      	cmp	r7, #0
 8007686:	d0f6      	beq.n	8007676 <__sflush_r+0xae>
 8007688:	0793      	lsls	r3, r2, #30
 800768a:	680e      	ldr	r6, [r1, #0]
 800768c:	600f      	str	r7, [r1, #0]
 800768e:	bf0c      	ite	eq
 8007690:	694b      	ldreq	r3, [r1, #20]
 8007692:	2300      	movne	r3, #0
 8007694:	eba6 0807 	sub.w	r8, r6, r7
 8007698:	608b      	str	r3, [r1, #8]
 800769a:	f1b8 0f00 	cmp.w	r8, #0
 800769e:	ddea      	ble.n	8007676 <__sflush_r+0xae>
 80076a0:	4643      	mov	r3, r8
 80076a2:	463a      	mov	r2, r7
 80076a4:	6a21      	ldr	r1, [r4, #32]
 80076a6:	4628      	mov	r0, r5
 80076a8:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 80076aa:	47b0      	blx	r6
 80076ac:	2800      	cmp	r0, #0
 80076ae:	dc08      	bgt.n	80076c2 <__sflush_r+0xfa>
 80076b0:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80076b4:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80076b8:	f04f 30ff 	mov.w	r0, #4294967295
 80076bc:	81a3      	strh	r3, [r4, #12]
 80076be:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80076c2:	4407      	add	r7, r0
 80076c4:	eba8 0800 	sub.w	r8, r8, r0
 80076c8:	e7e7      	b.n	800769a <__sflush_r+0xd2>
 80076ca:	bf00      	nop
 80076cc:	dfbffffe 	.word	0xdfbffffe

080076d0 <_fflush_r>:
 80076d0:	b538      	push	{r3, r4, r5, lr}
 80076d2:	690b      	ldr	r3, [r1, #16]
 80076d4:	4605      	mov	r5, r0
 80076d6:	460c      	mov	r4, r1
 80076d8:	b913      	cbnz	r3, 80076e0 <_fflush_r+0x10>
 80076da:	2500      	movs	r5, #0
 80076dc:	4628      	mov	r0, r5
 80076de:	bd38      	pop	{r3, r4, r5, pc}
 80076e0:	b118      	cbz	r0, 80076ea <_fflush_r+0x1a>
 80076e2:	6a03      	ldr	r3, [r0, #32]
 80076e4:	b90b      	cbnz	r3, 80076ea <_fflush_r+0x1a>
 80076e6:	f7ff f9a9 	bl	8006a3c <__sinit>
 80076ea:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80076ee:	2b00      	cmp	r3, #0
 80076f0:	d0f3      	beq.n	80076da <_fflush_r+0xa>
 80076f2:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 80076f4:	07d0      	lsls	r0, r2, #31
 80076f6:	d404      	bmi.n	8007702 <_fflush_r+0x32>
 80076f8:	0599      	lsls	r1, r3, #22
 80076fa:	d402      	bmi.n	8007702 <_fflush_r+0x32>
 80076fc:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 80076fe:	f7ff fb94 	bl	8006e2a <__retarget_lock_acquire_recursive>
 8007702:	4628      	mov	r0, r5
 8007704:	4621      	mov	r1, r4
 8007706:	f7ff ff5f 	bl	80075c8 <__sflush_r>
 800770a:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800770c:	4605      	mov	r5, r0
 800770e:	07da      	lsls	r2, r3, #31
 8007710:	d4e4      	bmi.n	80076dc <_fflush_r+0xc>
 8007712:	89a3      	ldrh	r3, [r4, #12]
 8007714:	059b      	lsls	r3, r3, #22
 8007716:	d4e1      	bmi.n	80076dc <_fflush_r+0xc>
 8007718:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800771a:	f7ff fb87 	bl	8006e2c <__retarget_lock_release_recursive>
 800771e:	e7dd      	b.n	80076dc <_fflush_r+0xc>

08007720 <__swhatbuf_r>:
 8007720:	b570      	push	{r4, r5, r6, lr}
 8007722:	460c      	mov	r4, r1
 8007724:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007728:	b096      	sub	sp, #88	@ 0x58
 800772a:	4615      	mov	r5, r2
 800772c:	2900      	cmp	r1, #0
 800772e:	461e      	mov	r6, r3
 8007730:	da0c      	bge.n	800774c <__swhatbuf_r+0x2c>
 8007732:	89a3      	ldrh	r3, [r4, #12]
 8007734:	2100      	movs	r1, #0
 8007736:	f013 0f80 	tst.w	r3, #128	@ 0x80
 800773a:	bf14      	ite	ne
 800773c:	2340      	movne	r3, #64	@ 0x40
 800773e:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 8007742:	2000      	movs	r0, #0
 8007744:	6031      	str	r1, [r6, #0]
 8007746:	602b      	str	r3, [r5, #0]
 8007748:	b016      	add	sp, #88	@ 0x58
 800774a:	bd70      	pop	{r4, r5, r6, pc}
 800774c:	466a      	mov	r2, sp
 800774e:	f000 f849 	bl	80077e4 <_fstat_r>
 8007752:	2800      	cmp	r0, #0
 8007754:	dbed      	blt.n	8007732 <__swhatbuf_r+0x12>
 8007756:	9901      	ldr	r1, [sp, #4]
 8007758:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 800775c:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 8007760:	4259      	negs	r1, r3
 8007762:	4159      	adcs	r1, r3
 8007764:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8007768:	e7eb      	b.n	8007742 <__swhatbuf_r+0x22>

0800776a <__smakebuf_r>:
 800776a:	898b      	ldrh	r3, [r1, #12]
 800776c:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800776e:	079d      	lsls	r5, r3, #30
 8007770:	4606      	mov	r6, r0
 8007772:	460c      	mov	r4, r1
 8007774:	d507      	bpl.n	8007786 <__smakebuf_r+0x1c>
 8007776:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 800777a:	6023      	str	r3, [r4, #0]
 800777c:	6123      	str	r3, [r4, #16]
 800777e:	2301      	movs	r3, #1
 8007780:	6163      	str	r3, [r4, #20]
 8007782:	b003      	add	sp, #12
 8007784:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8007786:	ab01      	add	r3, sp, #4
 8007788:	466a      	mov	r2, sp
 800778a:	f7ff ffc9 	bl	8007720 <__swhatbuf_r>
 800778e:	9f00      	ldr	r7, [sp, #0]
 8007790:	4605      	mov	r5, r0
 8007792:	4630      	mov	r0, r6
 8007794:	4639      	mov	r1, r7
 8007796:	f7ff fbb7 	bl	8006f08 <_malloc_r>
 800779a:	b948      	cbnz	r0, 80077b0 <__smakebuf_r+0x46>
 800779c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80077a0:	059a      	lsls	r2, r3, #22
 80077a2:	d4ee      	bmi.n	8007782 <__smakebuf_r+0x18>
 80077a4:	f023 0303 	bic.w	r3, r3, #3
 80077a8:	f043 0302 	orr.w	r3, r3, #2
 80077ac:	81a3      	strh	r3, [r4, #12]
 80077ae:	e7e2      	b.n	8007776 <__smakebuf_r+0xc>
 80077b0:	89a3      	ldrh	r3, [r4, #12]
 80077b2:	6020      	str	r0, [r4, #0]
 80077b4:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80077b8:	81a3      	strh	r3, [r4, #12]
 80077ba:	9b01      	ldr	r3, [sp, #4]
 80077bc:	e9c4 0704 	strd	r0, r7, [r4, #16]
 80077c0:	b15b      	cbz	r3, 80077da <__smakebuf_r+0x70>
 80077c2:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80077c6:	4630      	mov	r0, r6
 80077c8:	f000 f81e 	bl	8007808 <_isatty_r>
 80077cc:	b128      	cbz	r0, 80077da <__smakebuf_r+0x70>
 80077ce:	89a3      	ldrh	r3, [r4, #12]
 80077d0:	f023 0303 	bic.w	r3, r3, #3
 80077d4:	f043 0301 	orr.w	r3, r3, #1
 80077d8:	81a3      	strh	r3, [r4, #12]
 80077da:	89a3      	ldrh	r3, [r4, #12]
 80077dc:	431d      	orrs	r5, r3
 80077de:	81a5      	strh	r5, [r4, #12]
 80077e0:	e7cf      	b.n	8007782 <__smakebuf_r+0x18>
	...

080077e4 <_fstat_r>:
 80077e4:	b538      	push	{r3, r4, r5, lr}
 80077e6:	2300      	movs	r3, #0
 80077e8:	4d06      	ldr	r5, [pc, #24]	@ (8007804 <_fstat_r+0x20>)
 80077ea:	4604      	mov	r4, r0
 80077ec:	4608      	mov	r0, r1
 80077ee:	4611      	mov	r1, r2
 80077f0:	602b      	str	r3, [r5, #0]
 80077f2:	f7f9 fb2a 	bl	8000e4a <_fstat>
 80077f6:	1c43      	adds	r3, r0, #1
 80077f8:	d102      	bne.n	8007800 <_fstat_r+0x1c>
 80077fa:	682b      	ldr	r3, [r5, #0]
 80077fc:	b103      	cbz	r3, 8007800 <_fstat_r+0x1c>
 80077fe:	6023      	str	r3, [r4, #0]
 8007800:	bd38      	pop	{r3, r4, r5, pc}
 8007802:	bf00      	nop
 8007804:	20000318 	.word	0x20000318

08007808 <_isatty_r>:
 8007808:	b538      	push	{r3, r4, r5, lr}
 800780a:	2300      	movs	r3, #0
 800780c:	4d05      	ldr	r5, [pc, #20]	@ (8007824 <_isatty_r+0x1c>)
 800780e:	4604      	mov	r4, r0
 8007810:	4608      	mov	r0, r1
 8007812:	602b      	str	r3, [r5, #0]
 8007814:	f7f9 fb29 	bl	8000e6a <_isatty>
 8007818:	1c43      	adds	r3, r0, #1
 800781a:	d102      	bne.n	8007822 <_isatty_r+0x1a>
 800781c:	682b      	ldr	r3, [r5, #0]
 800781e:	b103      	cbz	r3, 8007822 <_isatty_r+0x1a>
 8007820:	6023      	str	r3, [r4, #0]
 8007822:	bd38      	pop	{r3, r4, r5, pc}
 8007824:	20000318 	.word	0x20000318

08007828 <_sbrk_r>:
 8007828:	b538      	push	{r3, r4, r5, lr}
 800782a:	2300      	movs	r3, #0
 800782c:	4d05      	ldr	r5, [pc, #20]	@ (8007844 <_sbrk_r+0x1c>)
 800782e:	4604      	mov	r4, r0
 8007830:	4608      	mov	r0, r1
 8007832:	602b      	str	r3, [r5, #0]
 8007834:	f7f9 fb32 	bl	8000e9c <_sbrk>
 8007838:	1c43      	adds	r3, r0, #1
 800783a:	d102      	bne.n	8007842 <_sbrk_r+0x1a>
 800783c:	682b      	ldr	r3, [r5, #0]
 800783e:	b103      	cbz	r3, 8007842 <_sbrk_r+0x1a>
 8007840:	6023      	str	r3, [r4, #0]
 8007842:	bd38      	pop	{r3, r4, r5, pc}
 8007844:	20000318 	.word	0x20000318

08007848 <memchr>:
 8007848:	b2c9      	uxtb	r1, r1
 800784a:	4603      	mov	r3, r0
 800784c:	4402      	add	r2, r0
 800784e:	b510      	push	{r4, lr}
 8007850:	4293      	cmp	r3, r2
 8007852:	4618      	mov	r0, r3
 8007854:	d101      	bne.n	800785a <memchr+0x12>
 8007856:	2000      	movs	r0, #0
 8007858:	e003      	b.n	8007862 <memchr+0x1a>
 800785a:	7804      	ldrb	r4, [r0, #0]
 800785c:	3301      	adds	r3, #1
 800785e:	428c      	cmp	r4, r1
 8007860:	d1f6      	bne.n	8007850 <memchr+0x8>
 8007862:	bd10      	pop	{r4, pc}

08007864 <_init>:
 8007864:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007866:	bf00      	nop
 8007868:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800786a:	bc08      	pop	{r3}
 800786c:	469e      	mov	lr, r3
 800786e:	4770      	bx	lr

08007870 <_fini>:
 8007870:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007872:	bf00      	nop
 8007874:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8007876:	bc08      	pop	{r3}
 8007878:	469e      	mov	lr, r3
 800787a:	4770      	bx	lr
