;
; File Name: cyfitterrv.inc
; 
; PSoC Creator  4.4
;
; Description:
; 
;
;-------------------------------------------------------------------------------
; Copyright (c) 2007-2020 Cypress Semiconductor.  All rights reserved.
; You may use this file only in accordance with the license, terms, conditions, 
; disclaimers, and limitations in the end user license agreement accompanying 
; the software package with which this file was provided.
;-------------------------------------------------------------------------------

    IF :LNOT::DEF:INCLUDED_CYFITTERRV_INC
INCLUDED_CYFITTERRV_INC EQU 1
    GET cydevicerv.inc
    GET cydevicerv_trm.inc

; HE
HE__0__INTTYPE EQU CYREG_PICU5_INTTYPE0
HE__0__MASK EQU 0x01
HE__0__PC EQU CYREG_PRT5_PC0
HE__0__PORT EQU 5
HE__0__SHIFT EQU 0
HE__AG EQU CYREG_PRT5_AG
HE__AMUX EQU CYREG_PRT5_AMUX
HE__BIE EQU CYREG_PRT5_BIE
HE__BIT_MASK EQU CYREG_PRT5_BIT_MASK
HE__BYP EQU CYREG_PRT5_BYP
HE__CTL EQU CYREG_PRT5_CTL
HE__DM0 EQU CYREG_PRT5_DM0
HE__DM1 EQU CYREG_PRT5_DM1
HE__DM2 EQU CYREG_PRT5_DM2
HE__DR EQU CYREG_PRT5_DR
HE__INP_DIS EQU CYREG_PRT5_INP_DIS
HE__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU5_BASE
HE__LCD_COM_SEG EQU CYREG_PRT5_LCD_COM_SEG
HE__LCD_EN EQU CYREG_PRT5_LCD_EN
HE__MASK EQU 0x01
HE__PORT EQU 5
HE__PRT EQU CYREG_PRT5_PRT
HE__PRTDSI__CAPS_SEL EQU CYREG_PRT5_CAPS_SEL
HE__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT5_DBL_SYNC_IN
HE__PRTDSI__OE_SEL0 EQU CYREG_PRT5_OE_SEL0
HE__PRTDSI__OE_SEL1 EQU CYREG_PRT5_OE_SEL1
HE__PRTDSI__OUT_SEL0 EQU CYREG_PRT5_OUT_SEL0
HE__PRTDSI__OUT_SEL1 EQU CYREG_PRT5_OUT_SEL1
HE__PRTDSI__SYNC_OUT EQU CYREG_PRT5_SYNC_OUT
HE__PS EQU CYREG_PRT5_PS
HE__SHIFT EQU 0
HE__SLW EQU CYREG_PRT5_SLW
HE_Interrupt__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
HE_Interrupt__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
HE_Interrupt__INTC_MASK EQU 0x01
HE_Interrupt__INTC_NUMBER EQU 0
HE_Interrupt__INTC_PRIOR_NUM EQU 7
HE_Interrupt__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_0
HE_Interrupt__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
HE_Interrupt__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

; LED
LED_status__0__INTTYPE EQU CYREG_PICU12_INTTYPE4
LED_status__0__MASK EQU 0x10
LED_status__0__PC EQU CYREG_PRT12_PC4
LED_status__0__PORT EQU 12
LED_status__0__SHIFT EQU 4
LED_status__AG EQU CYREG_PRT12_AG
LED_status__BIE EQU CYREG_PRT12_BIE
LED_status__BIT_MASK EQU CYREG_PRT12_BIT_MASK
LED_status__BYP EQU CYREG_PRT12_BYP
LED_status__DM0 EQU CYREG_PRT12_DM0
LED_status__DM1 EQU CYREG_PRT12_DM1
LED_status__DM2 EQU CYREG_PRT12_DM2
LED_status__DR EQU CYREG_PRT12_DR
LED_status__INP_DIS EQU CYREG_PRT12_INP_DIS
LED_status__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU12_BASE
LED_status__MASK EQU 0x10
LED_status__PORT EQU 12
LED_status__PRT EQU CYREG_PRT12_PRT
LED_status__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT12_DBL_SYNC_IN
LED_status__PRTDSI__OE_SEL0 EQU CYREG_PRT12_OE_SEL0
LED_status__PRTDSI__OE_SEL1 EQU CYREG_PRT12_OE_SEL1
LED_status__PRTDSI__OUT_SEL0 EQU CYREG_PRT12_OUT_SEL0
LED_status__PRTDSI__OUT_SEL1 EQU CYREG_PRT12_OUT_SEL1
LED_status__PRTDSI__SYNC_OUT EQU CYREG_PRT12_SYNC_OUT
LED_status__PS EQU CYREG_PRT12_PS
LED_status__SHIFT EQU 4
LED_status__SIO_CFG EQU CYREG_PRT12_SIO_CFG
LED_status__SIO_DIFF EQU CYREG_PRT12_SIO_DIFF
LED_status__SIO_HYST_EN EQU CYREG_PRT12_SIO_HYST_EN
LED_status__SIO_REG_HIFREQ EQU CYREG_PRT12_SIO_REG_HIFREQ
LED_status__SLW EQU CYREG_PRT12_SLW
LED_Sync_ctrl_reg__0__MASK EQU 0x01
LED_Sync_ctrl_reg__0__POS EQU 0
LED_Sync_ctrl_reg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB14_15_ACTL
LED_Sync_ctrl_reg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B0_UDB14_15_CTL
LED_Sync_ctrl_reg__16BIT_CONTROL_COUNT_REG EQU CYREG_B0_UDB14_15_CTL
LED_Sync_ctrl_reg__16BIT_COUNT_CONTROL_REG EQU CYREG_B0_UDB14_15_CTL
LED_Sync_ctrl_reg__16BIT_COUNT_COUNT_REG EQU CYREG_B0_UDB14_15_CTL
LED_Sync_ctrl_reg__16BIT_MASK_MASK_REG EQU CYREG_B0_UDB14_15_MSK
LED_Sync_ctrl_reg__16BIT_MASK_PERIOD_REG EQU CYREG_B0_UDB14_15_MSK
LED_Sync_ctrl_reg__16BIT_PERIOD_MASK_REG EQU CYREG_B0_UDB14_15_MSK
LED_Sync_ctrl_reg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B0_UDB14_15_MSK
LED_Sync_ctrl_reg__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB14_ACTL
LED_Sync_ctrl_reg__CONTROL_REG EQU CYREG_B0_UDB14_CTL
LED_Sync_ctrl_reg__CONTROL_ST_REG EQU CYREG_B0_UDB14_ST_CTL
LED_Sync_ctrl_reg__COUNT_REG EQU CYREG_B0_UDB14_CTL
LED_Sync_ctrl_reg__COUNT_ST_REG EQU CYREG_B0_UDB14_ST_CTL
LED_Sync_ctrl_reg__MASK EQU 0x01
LED_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB14_MSK_ACTL
LED_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB14_MSK_ACTL
LED_Sync_ctrl_reg__PERIOD_REG EQU CYREG_B0_UDB14_MSK

; PWM
PWM_1_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB04_05_ACTL
PWM_1_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B1_UDB04_05_CTL
PWM_1_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_COUNT_REG EQU CYREG_B1_UDB04_05_CTL
PWM_1_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_CONTROL_REG EQU CYREG_B1_UDB04_05_CTL
PWM_1_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_COUNT_REG EQU CYREG_B1_UDB04_05_CTL
PWM_1_PWMUDB_genblk1_ctrlreg__16BIT_MASK_MASK_REG EQU CYREG_B1_UDB04_05_MSK
PWM_1_PWMUDB_genblk1_ctrlreg__16BIT_MASK_PERIOD_REG EQU CYREG_B1_UDB04_05_MSK
PWM_1_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_MASK_REG EQU CYREG_B1_UDB04_05_MSK
PWM_1_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B1_UDB04_05_MSK
PWM_1_PWMUDB_genblk1_ctrlreg__7__MASK EQU 0x80
PWM_1_PWMUDB_genblk1_ctrlreg__7__POS EQU 7
PWM_1_PWMUDB_genblk1_ctrlreg__CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB04_ACTL
PWM_1_PWMUDB_genblk1_ctrlreg__CONTROL_REG EQU CYREG_B1_UDB04_CTL
PWM_1_PWMUDB_genblk1_ctrlreg__CONTROL_ST_REG EQU CYREG_B1_UDB04_ST_CTL
PWM_1_PWMUDB_genblk1_ctrlreg__COUNT_REG EQU CYREG_B1_UDB04_CTL
PWM_1_PWMUDB_genblk1_ctrlreg__COUNT_ST_REG EQU CYREG_B1_UDB04_ST_CTL
PWM_1_PWMUDB_genblk1_ctrlreg__MASK EQU 0x80
PWM_1_PWMUDB_genblk1_ctrlreg__MASK_CTL_AUX_CTL_REG EQU CYREG_B1_UDB04_MSK_ACTL
PWM_1_PWMUDB_genblk1_ctrlreg__PER_CTL_AUX_CTL_REG EQU CYREG_B1_UDB04_MSK_ACTL
PWM_1_PWMUDB_genblk1_ctrlreg__PERIOD_REG EQU CYREG_B1_UDB04_MSK
PWM_1_PWMUDB_genblk8_stsreg__0__MASK EQU 0x01
PWM_1_PWMUDB_genblk8_stsreg__0__POS EQU 0
PWM_1_PWMUDB_genblk8_stsreg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B1_UDB04_05_ACTL
PWM_1_PWMUDB_genblk8_stsreg__16BIT_STATUS_REG EQU CYREG_B1_UDB04_05_ST
PWM_1_PWMUDB_genblk8_stsreg__2__MASK EQU 0x04
PWM_1_PWMUDB_genblk8_stsreg__2__POS EQU 2
PWM_1_PWMUDB_genblk8_stsreg__3__MASK EQU 0x08
PWM_1_PWMUDB_genblk8_stsreg__3__POS EQU 3
PWM_1_PWMUDB_genblk8_stsreg__MASK EQU 0x0D
PWM_1_PWMUDB_genblk8_stsreg__MASK_REG EQU CYREG_B1_UDB04_MSK
PWM_1_PWMUDB_genblk8_stsreg__MASK_ST_AUX_CTL_REG EQU CYREG_B1_UDB04_MSK_ACTL
PWM_1_PWMUDB_genblk8_stsreg__PER_ST_AUX_CTL_REG EQU CYREG_B1_UDB04_MSK_ACTL
PWM_1_PWMUDB_genblk8_stsreg__STATUS_AUX_CTL_REG EQU CYREG_B1_UDB04_ACTL
PWM_1_PWMUDB_genblk8_stsreg__STATUS_CNT_REG EQU CYREG_B1_UDB04_ST_CTL
PWM_1_PWMUDB_genblk8_stsreg__STATUS_CONTROL_REG EQU CYREG_B1_UDB04_ST_CTL
PWM_1_PWMUDB_genblk8_stsreg__STATUS_REG EQU CYREG_B1_UDB04_ST
PWM_1_PWMUDB_sP8_pwmdp_u0__16BIT_A0_REG EQU CYREG_B1_UDB04_05_A0
PWM_1_PWMUDB_sP8_pwmdp_u0__16BIT_A1_REG EQU CYREG_B1_UDB04_05_A1
PWM_1_PWMUDB_sP8_pwmdp_u0__16BIT_D0_REG EQU CYREG_B1_UDB04_05_D0
PWM_1_PWMUDB_sP8_pwmdp_u0__16BIT_D1_REG EQU CYREG_B1_UDB04_05_D1
PWM_1_PWMUDB_sP8_pwmdp_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B1_UDB04_05_ACTL
PWM_1_PWMUDB_sP8_pwmdp_u0__16BIT_F0_REG EQU CYREG_B1_UDB04_05_F0
PWM_1_PWMUDB_sP8_pwmdp_u0__16BIT_F1_REG EQU CYREG_B1_UDB04_05_F1
PWM_1_PWMUDB_sP8_pwmdp_u0__A0_A1_REG EQU CYREG_B1_UDB04_A0_A1
PWM_1_PWMUDB_sP8_pwmdp_u0__A0_REG EQU CYREG_B1_UDB04_A0
PWM_1_PWMUDB_sP8_pwmdp_u0__A1_REG EQU CYREG_B1_UDB04_A1
PWM_1_PWMUDB_sP8_pwmdp_u0__D0_D1_REG EQU CYREG_B1_UDB04_D0_D1
PWM_1_PWMUDB_sP8_pwmdp_u0__D0_REG EQU CYREG_B1_UDB04_D0
PWM_1_PWMUDB_sP8_pwmdp_u0__D1_REG EQU CYREG_B1_UDB04_D1
PWM_1_PWMUDB_sP8_pwmdp_u0__DP_AUX_CTL_REG EQU CYREG_B1_UDB04_ACTL
PWM_1_PWMUDB_sP8_pwmdp_u0__F0_F1_REG EQU CYREG_B1_UDB04_F0_F1
PWM_1_PWMUDB_sP8_pwmdp_u0__F0_REG EQU CYREG_B1_UDB04_F0
PWM_1_PWMUDB_sP8_pwmdp_u0__F1_REG EQU CYREG_B1_UDB04_F1
PWM_1_PWMUDB_sP8_pwmdp_u0__MSK_DP_AUX_CTL_REG EQU CYREG_B1_UDB04_MSK_ACTL
PWM_1_PWMUDB_sP8_pwmdp_u0__PER_DP_AUX_CTL_REG EQU CYREG_B1_UDB04_MSK_ACTL
PWM_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB10_11_ACTL
PWM_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B0_UDB10_11_CTL
PWM_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_COUNT_REG EQU CYREG_B0_UDB10_11_CTL
PWM_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_CONTROL_REG EQU CYREG_B0_UDB10_11_CTL
PWM_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_COUNT_REG EQU CYREG_B0_UDB10_11_CTL
PWM_PWMUDB_genblk1_ctrlreg__16BIT_MASK_MASK_REG EQU CYREG_B0_UDB10_11_MSK
PWM_PWMUDB_genblk1_ctrlreg__16BIT_MASK_PERIOD_REG EQU CYREG_B0_UDB10_11_MSK
PWM_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_MASK_REG EQU CYREG_B0_UDB10_11_MSK
PWM_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B0_UDB10_11_MSK
PWM_PWMUDB_genblk1_ctrlreg__7__MASK EQU 0x80
PWM_PWMUDB_genblk1_ctrlreg__7__POS EQU 7
PWM_PWMUDB_genblk1_ctrlreg__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB10_ACTL
PWM_PWMUDB_genblk1_ctrlreg__CONTROL_REG EQU CYREG_B0_UDB10_CTL
PWM_PWMUDB_genblk1_ctrlreg__CONTROL_ST_REG EQU CYREG_B0_UDB10_ST_CTL
PWM_PWMUDB_genblk1_ctrlreg__COUNT_REG EQU CYREG_B0_UDB10_CTL
PWM_PWMUDB_genblk1_ctrlreg__COUNT_ST_REG EQU CYREG_B0_UDB10_ST_CTL
PWM_PWMUDB_genblk1_ctrlreg__MASK EQU 0x80
PWM_PWMUDB_genblk1_ctrlreg__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB10_MSK_ACTL
PWM_PWMUDB_genblk1_ctrlreg__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB10_MSK_ACTL
PWM_PWMUDB_genblk1_ctrlreg__PERIOD_REG EQU CYREG_B0_UDB10_MSK
PWM_PWMUDB_genblk8_stsreg__0__MASK EQU 0x01
PWM_PWMUDB_genblk8_stsreg__0__POS EQU 0
PWM_PWMUDB_genblk8_stsreg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB12_13_ACTL
PWM_PWMUDB_genblk8_stsreg__16BIT_STATUS_REG EQU CYREG_B0_UDB12_13_ST
PWM_PWMUDB_genblk8_stsreg__2__MASK EQU 0x04
PWM_PWMUDB_genblk8_stsreg__2__POS EQU 2
PWM_PWMUDB_genblk8_stsreg__3__MASK EQU 0x08
PWM_PWMUDB_genblk8_stsreg__3__POS EQU 3
PWM_PWMUDB_genblk8_stsreg__MASK EQU 0x0D
PWM_PWMUDB_genblk8_stsreg__MASK_REG EQU CYREG_B0_UDB12_MSK
PWM_PWMUDB_genblk8_stsreg__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB12_ACTL
PWM_PWMUDB_genblk8_stsreg__STATUS_REG EQU CYREG_B0_UDB12_ST
PWM_PWMUDB_sP8_pwmdp_u0__16BIT_A0_REG EQU CYREG_B0_UDB10_11_A0
PWM_PWMUDB_sP8_pwmdp_u0__16BIT_A1_REG EQU CYREG_B0_UDB10_11_A1
PWM_PWMUDB_sP8_pwmdp_u0__16BIT_D0_REG EQU CYREG_B0_UDB10_11_D0
PWM_PWMUDB_sP8_pwmdp_u0__16BIT_D1_REG EQU CYREG_B0_UDB10_11_D1
PWM_PWMUDB_sP8_pwmdp_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB10_11_ACTL
PWM_PWMUDB_sP8_pwmdp_u0__16BIT_F0_REG EQU CYREG_B0_UDB10_11_F0
PWM_PWMUDB_sP8_pwmdp_u0__16BIT_F1_REG EQU CYREG_B0_UDB10_11_F1
PWM_PWMUDB_sP8_pwmdp_u0__A0_A1_REG EQU CYREG_B0_UDB10_A0_A1
PWM_PWMUDB_sP8_pwmdp_u0__A0_REG EQU CYREG_B0_UDB10_A0
PWM_PWMUDB_sP8_pwmdp_u0__A1_REG EQU CYREG_B0_UDB10_A1
PWM_PWMUDB_sP8_pwmdp_u0__D0_D1_REG EQU CYREG_B0_UDB10_D0_D1
PWM_PWMUDB_sP8_pwmdp_u0__D0_REG EQU CYREG_B0_UDB10_D0
PWM_PWMUDB_sP8_pwmdp_u0__D1_REG EQU CYREG_B0_UDB10_D1
PWM_PWMUDB_sP8_pwmdp_u0__DP_AUX_CTL_REG EQU CYREG_B0_UDB10_ACTL
PWM_PWMUDB_sP8_pwmdp_u0__F0_F1_REG EQU CYREG_B0_UDB10_F0_F1
PWM_PWMUDB_sP8_pwmdp_u0__F0_REG EQU CYREG_B0_UDB10_F0
PWM_PWMUDB_sP8_pwmdp_u0__F1_REG EQU CYREG_B0_UDB10_F1
PWM_PWMUDB_sP8_pwmdp_u0__MSK_DP_AUX_CTL_REG EQU CYREG_B0_UDB10_MSK_ACTL
PWM_PWMUDB_sP8_pwmdp_u0__PER_DP_AUX_CTL_REG EQU CYREG_B0_UDB10_MSK_ACTL

; MODE
MODE_Sync_ctrl_reg__0__MASK EQU 0x01
MODE_Sync_ctrl_reg__0__POS EQU 0
MODE_Sync_ctrl_reg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB05_06_ACTL
MODE_Sync_ctrl_reg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B1_UDB05_06_CTL
MODE_Sync_ctrl_reg__16BIT_CONTROL_COUNT_REG EQU CYREG_B1_UDB05_06_CTL
MODE_Sync_ctrl_reg__16BIT_COUNT_CONTROL_REG EQU CYREG_B1_UDB05_06_CTL
MODE_Sync_ctrl_reg__16BIT_COUNT_COUNT_REG EQU CYREG_B1_UDB05_06_CTL
MODE_Sync_ctrl_reg__16BIT_MASK_MASK_REG EQU CYREG_B1_UDB05_06_MSK
MODE_Sync_ctrl_reg__16BIT_MASK_PERIOD_REG EQU CYREG_B1_UDB05_06_MSK
MODE_Sync_ctrl_reg__16BIT_PERIOD_MASK_REG EQU CYREG_B1_UDB05_06_MSK
MODE_Sync_ctrl_reg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B1_UDB05_06_MSK
MODE_Sync_ctrl_reg__CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB05_ACTL
MODE_Sync_ctrl_reg__CONTROL_REG EQU CYREG_B1_UDB05_CTL
MODE_Sync_ctrl_reg__CONTROL_ST_REG EQU CYREG_B1_UDB05_ST_CTL
MODE_Sync_ctrl_reg__COUNT_REG EQU CYREG_B1_UDB05_CTL
MODE_Sync_ctrl_reg__COUNT_ST_REG EQU CYREG_B1_UDB05_ST_CTL
MODE_Sync_ctrl_reg__MASK EQU 0x01
MODE_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG EQU CYREG_B1_UDB05_MSK_ACTL
MODE_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG EQU CYREG_B1_UDB05_MSK_ACTL
MODE_Sync_ctrl_reg__PERIOD_REG EQU CYREG_B1_UDB05_MSK

; Rx_1
Rx_1__0__INTTYPE EQU CYREG_PICU0_INTTYPE0
Rx_1__0__MASK EQU 0x01
Rx_1__0__PC EQU CYREG_PRT0_PC0
Rx_1__0__PORT EQU 0
Rx_1__0__SHIFT EQU 0
Rx_1__AG EQU CYREG_PRT0_AG
Rx_1__AMUX EQU CYREG_PRT0_AMUX
Rx_1__BIE EQU CYREG_PRT0_BIE
Rx_1__BIT_MASK EQU CYREG_PRT0_BIT_MASK
Rx_1__BYP EQU CYREG_PRT0_BYP
Rx_1__CTL EQU CYREG_PRT0_CTL
Rx_1__DM0 EQU CYREG_PRT0_DM0
Rx_1__DM1 EQU CYREG_PRT0_DM1
Rx_1__DM2 EQU CYREG_PRT0_DM2
Rx_1__DR EQU CYREG_PRT0_DR
Rx_1__INP_DIS EQU CYREG_PRT0_INP_DIS
Rx_1__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU0_BASE
Rx_1__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
Rx_1__LCD_EN EQU CYREG_PRT0_LCD_EN
Rx_1__MASK EQU 0x01
Rx_1__PORT EQU 0
Rx_1__PRT EQU CYREG_PRT0_PRT
Rx_1__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
Rx_1__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
Rx_1__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
Rx_1__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
Rx_1__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
Rx_1__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
Rx_1__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
Rx_1__PS EQU CYREG_PRT0_PS
Rx_1__SHIFT EQU 0
Rx_1__SLW EQU CYREG_PRT0_SLW

; Rx_2
Rx_2__0__INTTYPE EQU CYREG_PICU0_INTTYPE2
Rx_2__0__MASK EQU 0x04
Rx_2__0__PC EQU CYREG_PRT0_PC2
Rx_2__0__PORT EQU 0
Rx_2__0__SHIFT EQU 2
Rx_2__AG EQU CYREG_PRT0_AG
Rx_2__AMUX EQU CYREG_PRT0_AMUX
Rx_2__BIE EQU CYREG_PRT0_BIE
Rx_2__BIT_MASK EQU CYREG_PRT0_BIT_MASK
Rx_2__BYP EQU CYREG_PRT0_BYP
Rx_2__CTL EQU CYREG_PRT0_CTL
Rx_2__DM0 EQU CYREG_PRT0_DM0
Rx_2__DM1 EQU CYREG_PRT0_DM1
Rx_2__DM2 EQU CYREG_PRT0_DM2
Rx_2__DR EQU CYREG_PRT0_DR
Rx_2__INP_DIS EQU CYREG_PRT0_INP_DIS
Rx_2__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU0_BASE
Rx_2__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
Rx_2__LCD_EN EQU CYREG_PRT0_LCD_EN
Rx_2__MASK EQU 0x04
Rx_2__PORT EQU 0
Rx_2__PRT EQU CYREG_PRT0_PRT
Rx_2__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
Rx_2__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
Rx_2__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
Rx_2__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
Rx_2__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
Rx_2__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
Rx_2__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
Rx_2__PS EQU CYREG_PRT0_PS
Rx_2__SHIFT EQU 2
Rx_2__SLW EQU CYREG_PRT0_SLW

; Rx_3
Rx_3__0__INTTYPE EQU CYREG_PICU0_INTTYPE4
Rx_3__0__MASK EQU 0x10
Rx_3__0__PC EQU CYREG_PRT0_PC4
Rx_3__0__PORT EQU 0
Rx_3__0__SHIFT EQU 4
Rx_3__AG EQU CYREG_PRT0_AG
Rx_3__AMUX EQU CYREG_PRT0_AMUX
Rx_3__BIE EQU CYREG_PRT0_BIE
Rx_3__BIT_MASK EQU CYREG_PRT0_BIT_MASK
Rx_3__BYP EQU CYREG_PRT0_BYP
Rx_3__CTL EQU CYREG_PRT0_CTL
Rx_3__DM0 EQU CYREG_PRT0_DM0
Rx_3__DM1 EQU CYREG_PRT0_DM1
Rx_3__DM2 EQU CYREG_PRT0_DM2
Rx_3__DR EQU CYREG_PRT0_DR
Rx_3__INP_DIS EQU CYREG_PRT0_INP_DIS
Rx_3__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU0_BASE
Rx_3__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
Rx_3__LCD_EN EQU CYREG_PRT0_LCD_EN
Rx_3__MASK EQU 0x10
Rx_3__PORT EQU 0
Rx_3__PRT EQU CYREG_PRT0_PRT
Rx_3__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
Rx_3__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
Rx_3__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
Rx_3__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
Rx_3__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
Rx_3__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
Rx_3__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
Rx_3__PS EQU CYREG_PRT0_PS
Rx_3__SHIFT EQU 4
Rx_3__SLW EQU CYREG_PRT0_SLW

; Rx_4
Rx_4__0__INTTYPE EQU CYREG_PICU0_INTTYPE6
Rx_4__0__MASK EQU 0x40
Rx_4__0__PC EQU CYREG_PRT0_PC6
Rx_4__0__PORT EQU 0
Rx_4__0__SHIFT EQU 6
Rx_4__AG EQU CYREG_PRT0_AG
Rx_4__AMUX EQU CYREG_PRT0_AMUX
Rx_4__BIE EQU CYREG_PRT0_BIE
Rx_4__BIT_MASK EQU CYREG_PRT0_BIT_MASK
Rx_4__BYP EQU CYREG_PRT0_BYP
Rx_4__CTL EQU CYREG_PRT0_CTL
Rx_4__DM0 EQU CYREG_PRT0_DM0
Rx_4__DM1 EQU CYREG_PRT0_DM1
Rx_4__DM2 EQU CYREG_PRT0_DM2
Rx_4__DR EQU CYREG_PRT0_DR
Rx_4__INP_DIS EQU CYREG_PRT0_INP_DIS
Rx_4__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU0_BASE
Rx_4__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
Rx_4__LCD_EN EQU CYREG_PRT0_LCD_EN
Rx_4__MASK EQU 0x40
Rx_4__PORT EQU 0
Rx_4__PRT EQU CYREG_PRT0_PRT
Rx_4__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
Rx_4__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
Rx_4__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
Rx_4__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
Rx_4__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
Rx_4__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
Rx_4__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
Rx_4__PS EQU CYREG_PRT0_PS
Rx_4__SHIFT EQU 6
Rx_4__SLW EQU CYREG_PRT0_SLW

; STOP
STOP_Sync_ctrl_reg__0__MASK EQU 0x01
STOP_Sync_ctrl_reg__0__POS EQU 0
STOP_Sync_ctrl_reg__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB15_ACTL
STOP_Sync_ctrl_reg__CONTROL_REG EQU CYREG_B0_UDB15_CTL
STOP_Sync_ctrl_reg__CONTROL_ST_REG EQU CYREG_B0_UDB15_ST_CTL
STOP_Sync_ctrl_reg__COUNT_REG EQU CYREG_B0_UDB15_CTL
STOP_Sync_ctrl_reg__COUNT_ST_REG EQU CYREG_B0_UDB15_ST_CTL
STOP_Sync_ctrl_reg__MASK EQU 0x01
STOP_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB15_MSK_ACTL
STOP_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB15_MSK_ACTL
STOP_Sync_ctrl_reg__PERIOD_REG EQU CYREG_B0_UDB15_MSK

; Tx_1
Tx_1__0__INTTYPE EQU CYREG_PICU6_INTTYPE0
Tx_1__0__MASK EQU 0x01
Tx_1__0__PC EQU CYREG_PRT6_PC0
Tx_1__0__PORT EQU 6
Tx_1__0__SHIFT EQU 0
Tx_1__AG EQU CYREG_PRT6_AG
Tx_1__AMUX EQU CYREG_PRT6_AMUX
Tx_1__BIE EQU CYREG_PRT6_BIE
Tx_1__BIT_MASK EQU CYREG_PRT6_BIT_MASK
Tx_1__BYP EQU CYREG_PRT6_BYP
Tx_1__CTL EQU CYREG_PRT6_CTL
Tx_1__DM0 EQU CYREG_PRT6_DM0
Tx_1__DM1 EQU CYREG_PRT6_DM1
Tx_1__DM2 EQU CYREG_PRT6_DM2
Tx_1__DR EQU CYREG_PRT6_DR
Tx_1__INP_DIS EQU CYREG_PRT6_INP_DIS
Tx_1__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU6_BASE
Tx_1__LCD_COM_SEG EQU CYREG_PRT6_LCD_COM_SEG
Tx_1__LCD_EN EQU CYREG_PRT6_LCD_EN
Tx_1__MASK EQU 0x01
Tx_1__PORT EQU 6
Tx_1__PRT EQU CYREG_PRT6_PRT
Tx_1__PRTDSI__CAPS_SEL EQU CYREG_PRT6_CAPS_SEL
Tx_1__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT6_DBL_SYNC_IN
Tx_1__PRTDSI__OE_SEL0 EQU CYREG_PRT6_OE_SEL0
Tx_1__PRTDSI__OE_SEL1 EQU CYREG_PRT6_OE_SEL1
Tx_1__PRTDSI__OUT_SEL0 EQU CYREG_PRT6_OUT_SEL0
Tx_1__PRTDSI__OUT_SEL1 EQU CYREG_PRT6_OUT_SEL1
Tx_1__PRTDSI__SYNC_OUT EQU CYREG_PRT6_SYNC_OUT
Tx_1__PS EQU CYREG_PRT6_PS
Tx_1__SHIFT EQU 0
Tx_1__SLW EQU CYREG_PRT6_SLW

; Tx_2
Tx_2__0__INTTYPE EQU CYREG_PICU1_INTTYPE4
Tx_2__0__MASK EQU 0x10
Tx_2__0__PC EQU CYREG_PRT1_PC4
Tx_2__0__PORT EQU 1
Tx_2__0__SHIFT EQU 4
Tx_2__AG EQU CYREG_PRT1_AG
Tx_2__AMUX EQU CYREG_PRT1_AMUX
Tx_2__BIE EQU CYREG_PRT1_BIE
Tx_2__BIT_MASK EQU CYREG_PRT1_BIT_MASK
Tx_2__BYP EQU CYREG_PRT1_BYP
Tx_2__CTL EQU CYREG_PRT1_CTL
Tx_2__DM0 EQU CYREG_PRT1_DM0
Tx_2__DM1 EQU CYREG_PRT1_DM1
Tx_2__DM2 EQU CYREG_PRT1_DM2
Tx_2__DR EQU CYREG_PRT1_DR
Tx_2__INP_DIS EQU CYREG_PRT1_INP_DIS
Tx_2__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU1_BASE
Tx_2__LCD_COM_SEG EQU CYREG_PRT1_LCD_COM_SEG
Tx_2__LCD_EN EQU CYREG_PRT1_LCD_EN
Tx_2__MASK EQU 0x10
Tx_2__PORT EQU 1
Tx_2__PRT EQU CYREG_PRT1_PRT
Tx_2__PRTDSI__CAPS_SEL EQU CYREG_PRT1_CAPS_SEL
Tx_2__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT1_DBL_SYNC_IN
Tx_2__PRTDSI__OE_SEL0 EQU CYREG_PRT1_OE_SEL0
Tx_2__PRTDSI__OE_SEL1 EQU CYREG_PRT1_OE_SEL1
Tx_2__PRTDSI__OUT_SEL0 EQU CYREG_PRT1_OUT_SEL0
Tx_2__PRTDSI__OUT_SEL1 EQU CYREG_PRT1_OUT_SEL1
Tx_2__PRTDSI__SYNC_OUT EQU CYREG_PRT1_SYNC_OUT
Tx_2__PS EQU CYREG_PRT1_PS
Tx_2__SHIFT EQU 4
Tx_2__SLW EQU CYREG_PRT1_SLW

; Tx_3
Tx_3__0__INTTYPE EQU CYREG_PICU1_INTTYPE7
Tx_3__0__MASK EQU 0x80
Tx_3__0__PC EQU CYREG_PRT1_PC7
Tx_3__0__PORT EQU 1
Tx_3__0__SHIFT EQU 7
Tx_3__AG EQU CYREG_PRT1_AG
Tx_3__AMUX EQU CYREG_PRT1_AMUX
Tx_3__BIE EQU CYREG_PRT1_BIE
Tx_3__BIT_MASK EQU CYREG_PRT1_BIT_MASK
Tx_3__BYP EQU CYREG_PRT1_BYP
Tx_3__CTL EQU CYREG_PRT1_CTL
Tx_3__DM0 EQU CYREG_PRT1_DM0
Tx_3__DM1 EQU CYREG_PRT1_DM1
Tx_3__DM2 EQU CYREG_PRT1_DM2
Tx_3__DR EQU CYREG_PRT1_DR
Tx_3__INP_DIS EQU CYREG_PRT1_INP_DIS
Tx_3__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU1_BASE
Tx_3__LCD_COM_SEG EQU CYREG_PRT1_LCD_COM_SEG
Tx_3__LCD_EN EQU CYREG_PRT1_LCD_EN
Tx_3__MASK EQU 0x80
Tx_3__PORT EQU 1
Tx_3__PRT EQU CYREG_PRT1_PRT
Tx_3__PRTDSI__CAPS_SEL EQU CYREG_PRT1_CAPS_SEL
Tx_3__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT1_DBL_SYNC_IN
Tx_3__PRTDSI__OE_SEL0 EQU CYREG_PRT1_OE_SEL0
Tx_3__PRTDSI__OE_SEL1 EQU CYREG_PRT1_OE_SEL1
Tx_3__PRTDSI__OUT_SEL0 EQU CYREG_PRT1_OUT_SEL0
Tx_3__PRTDSI__OUT_SEL1 EQU CYREG_PRT1_OUT_SEL1
Tx_3__PRTDSI__SYNC_OUT EQU CYREG_PRT1_SYNC_OUT
Tx_3__PS EQU CYREG_PRT1_PS
Tx_3__SHIFT EQU 7
Tx_3__SLW EQU CYREG_PRT1_SLW

; Tx_4
Tx_4__0__INTTYPE EQU CYREG_PICU1_INTTYPE2
Tx_4__0__MASK EQU 0x04
Tx_4__0__PC EQU CYREG_PRT1_PC2
Tx_4__0__PORT EQU 1
Tx_4__0__SHIFT EQU 2
Tx_4__AG EQU CYREG_PRT1_AG
Tx_4__AMUX EQU CYREG_PRT1_AMUX
Tx_4__BIE EQU CYREG_PRT1_BIE
Tx_4__BIT_MASK EQU CYREG_PRT1_BIT_MASK
Tx_4__BYP EQU CYREG_PRT1_BYP
Tx_4__CTL EQU CYREG_PRT1_CTL
Tx_4__DM0 EQU CYREG_PRT1_DM0
Tx_4__DM1 EQU CYREG_PRT1_DM1
Tx_4__DM2 EQU CYREG_PRT1_DM2
Tx_4__DR EQU CYREG_PRT1_DR
Tx_4__INP_DIS EQU CYREG_PRT1_INP_DIS
Tx_4__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU1_BASE
Tx_4__LCD_COM_SEG EQU CYREG_PRT1_LCD_COM_SEG
Tx_4__LCD_EN EQU CYREG_PRT1_LCD_EN
Tx_4__MASK EQU 0x04
Tx_4__PORT EQU 1
Tx_4__PRT EQU CYREG_PRT1_PRT
Tx_4__PRTDSI__CAPS_SEL EQU CYREG_PRT1_CAPS_SEL
Tx_4__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT1_DBL_SYNC_IN
Tx_4__PRTDSI__OE_SEL0 EQU CYREG_PRT1_OE_SEL0
Tx_4__PRTDSI__OE_SEL1 EQU CYREG_PRT1_OE_SEL1
Tx_4__PRTDSI__OUT_SEL0 EQU CYREG_PRT1_OUT_SEL0
Tx_4__PRTDSI__OUT_SEL1 EQU CYREG_PRT1_OUT_SEL1
Tx_4__PRTDSI__SYNC_OUT EQU CYREG_PRT1_SYNC_OUT
Tx_4__PS EQU CYREG_PRT1_PS
Tx_4__SHIFT EQU 2
Tx_4__SLW EQU CYREG_PRT1_SLW

; Clock
Clock__CFG0 EQU CYREG_CLKDIST_DCFG6_CFG0
Clock__CFG1 EQU CYREG_CLKDIST_DCFG6_CFG1
Clock__CFG2 EQU CYREG_CLKDIST_DCFG6_CFG2
Clock__CFG2_SRC_SEL_MASK EQU 0x07
Clock__INDEX EQU 0x06
Clock__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
Clock__PM_ACT_MSK EQU 0x40
Clock__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
Clock__PM_STBY_MSK EQU 0x40
Clock_0__CFG0 EQU CYREG_CLKDIST_DCFG5_CFG0
Clock_0__CFG1 EQU CYREG_CLKDIST_DCFG5_CFG1
Clock_0__CFG2 EQU CYREG_CLKDIST_DCFG5_CFG2
Clock_0__CFG2_SRC_SEL_MASK EQU 0x07
Clock_0__INDEX EQU 0x05
Clock_0__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
Clock_0__PM_ACT_MSK EQU 0x20
Clock_0__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
Clock_0__PM_STBY_MSK EQU 0x20
Clock_1__CFG0 EQU CYREG_CLKDIST_DCFG4_CFG0
Clock_1__CFG1 EQU CYREG_CLKDIST_DCFG4_CFG1
Clock_1__CFG2 EQU CYREG_CLKDIST_DCFG4_CFG2
Clock_1__CFG2_SRC_SEL_MASK EQU 0x07
Clock_1__INDEX EQU 0x04
Clock_1__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
Clock_1__PM_ACT_MSK EQU 0x10
Clock_1__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
Clock_1__PM_STBY_MSK EQU 0x10

; Timer
Timer_TimerUDB_rstSts_stsreg__0__MASK EQU 0x01
Timer_TimerUDB_rstSts_stsreg__0__POS EQU 0
Timer_TimerUDB_rstSts_stsreg__1__MASK EQU 0x02
Timer_TimerUDB_rstSts_stsreg__1__POS EQU 1
Timer_TimerUDB_rstSts_stsreg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B1_UDB09_10_ACTL
Timer_TimerUDB_rstSts_stsreg__16BIT_STATUS_REG EQU CYREG_B1_UDB09_10_ST
Timer_TimerUDB_rstSts_stsreg__2__MASK EQU 0x04
Timer_TimerUDB_rstSts_stsreg__2__POS EQU 2
Timer_TimerUDB_rstSts_stsreg__3__MASK EQU 0x08
Timer_TimerUDB_rstSts_stsreg__3__POS EQU 3
Timer_TimerUDB_rstSts_stsreg__MASK EQU 0x0F
Timer_TimerUDB_rstSts_stsreg__MASK_REG EQU CYREG_B1_UDB09_MSK
Timer_TimerUDB_rstSts_stsreg__MASK_ST_AUX_CTL_REG EQU CYREG_B1_UDB09_MSK_ACTL
Timer_TimerUDB_rstSts_stsreg__PER_ST_AUX_CTL_REG EQU CYREG_B1_UDB09_MSK_ACTL
Timer_TimerUDB_rstSts_stsreg__STATUS_AUX_CTL_REG EQU CYREG_B1_UDB09_ACTL
Timer_TimerUDB_rstSts_stsreg__STATUS_CNT_REG EQU CYREG_B1_UDB09_ST_CTL
Timer_TimerUDB_rstSts_stsreg__STATUS_CONTROL_REG EQU CYREG_B1_UDB09_ST_CTL
Timer_TimerUDB_rstSts_stsreg__STATUS_REG EQU CYREG_B1_UDB09_ST
Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__0__MASK EQU 0x01
Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__0__POS EQU 0
Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__1__MASK EQU 0x02
Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__1__POS EQU 1
Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB09_10_ACTL
Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B1_UDB09_10_CTL
Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_COUNT_REG EQU CYREG_B1_UDB09_10_CTL
Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_COUNT_CONTROL_REG EQU CYREG_B1_UDB09_10_CTL
Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_COUNT_COUNT_REG EQU CYREG_B1_UDB09_10_CTL
Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_MASK_MASK_REG EQU CYREG_B1_UDB09_10_MSK
Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_MASK_PERIOD_REG EQU CYREG_B1_UDB09_10_MSK
Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_PERIOD_MASK_REG EQU CYREG_B1_UDB09_10_MSK
Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B1_UDB09_10_MSK
Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__7__MASK EQU 0x80
Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__7__POS EQU 7
Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB09_ACTL
Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_REG EQU CYREG_B1_UDB09_CTL
Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_ST_REG EQU CYREG_B1_UDB09_ST_CTL
Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__COUNT_REG EQU CYREG_B1_UDB09_CTL
Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__COUNT_ST_REG EQU CYREG_B1_UDB09_ST_CTL
Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__MASK EQU 0x83
Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__MASK_CTL_AUX_CTL_REG EQU CYREG_B1_UDB09_MSK_ACTL
Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__PER_CTL_AUX_CTL_REG EQU CYREG_B1_UDB09_MSK_ACTL
Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__PERIOD_REG EQU CYREG_B1_UDB09_MSK
Timer_TimerUDB_sT16_timerdp_u0__16BIT_A0_REG EQU CYREG_B1_UDB08_09_A0
Timer_TimerUDB_sT16_timerdp_u0__16BIT_A1_REG EQU CYREG_B1_UDB08_09_A1
Timer_TimerUDB_sT16_timerdp_u0__16BIT_D0_REG EQU CYREG_B1_UDB08_09_D0
Timer_TimerUDB_sT16_timerdp_u0__16BIT_D1_REG EQU CYREG_B1_UDB08_09_D1
Timer_TimerUDB_sT16_timerdp_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B1_UDB08_09_ACTL
Timer_TimerUDB_sT16_timerdp_u0__16BIT_F0_REG EQU CYREG_B1_UDB08_09_F0
Timer_TimerUDB_sT16_timerdp_u0__16BIT_F1_REG EQU CYREG_B1_UDB08_09_F1
Timer_TimerUDB_sT16_timerdp_u0__A0_A1_REG EQU CYREG_B1_UDB08_A0_A1
Timer_TimerUDB_sT16_timerdp_u0__A0_REG EQU CYREG_B1_UDB08_A0
Timer_TimerUDB_sT16_timerdp_u0__A1_REG EQU CYREG_B1_UDB08_A1
Timer_TimerUDB_sT16_timerdp_u0__D0_D1_REG EQU CYREG_B1_UDB08_D0_D1
Timer_TimerUDB_sT16_timerdp_u0__D0_REG EQU CYREG_B1_UDB08_D0
Timer_TimerUDB_sT16_timerdp_u0__D1_REG EQU CYREG_B1_UDB08_D1
Timer_TimerUDB_sT16_timerdp_u0__DP_AUX_CTL_REG EQU CYREG_B1_UDB08_ACTL
Timer_TimerUDB_sT16_timerdp_u0__F0_F1_REG EQU CYREG_B1_UDB08_F0_F1
Timer_TimerUDB_sT16_timerdp_u0__F0_REG EQU CYREG_B1_UDB08_F0
Timer_TimerUDB_sT16_timerdp_u0__F1_REG EQU CYREG_B1_UDB08_F1
Timer_TimerUDB_sT16_timerdp_u1__16BIT_A0_REG EQU CYREG_B1_UDB09_10_A0
Timer_TimerUDB_sT16_timerdp_u1__16BIT_A1_REG EQU CYREG_B1_UDB09_10_A1
Timer_TimerUDB_sT16_timerdp_u1__16BIT_D0_REG EQU CYREG_B1_UDB09_10_D0
Timer_TimerUDB_sT16_timerdp_u1__16BIT_D1_REG EQU CYREG_B1_UDB09_10_D1
Timer_TimerUDB_sT16_timerdp_u1__16BIT_DP_AUX_CTL_REG EQU CYREG_B1_UDB09_10_ACTL
Timer_TimerUDB_sT16_timerdp_u1__16BIT_F0_REG EQU CYREG_B1_UDB09_10_F0
Timer_TimerUDB_sT16_timerdp_u1__16BIT_F1_REG EQU CYREG_B1_UDB09_10_F1
Timer_TimerUDB_sT16_timerdp_u1__A0_A1_REG EQU CYREG_B1_UDB09_A0_A1
Timer_TimerUDB_sT16_timerdp_u1__A0_REG EQU CYREG_B1_UDB09_A0
Timer_TimerUDB_sT16_timerdp_u1__A1_REG EQU CYREG_B1_UDB09_A1
Timer_TimerUDB_sT16_timerdp_u1__D0_D1_REG EQU CYREG_B1_UDB09_D0_D1
Timer_TimerUDB_sT16_timerdp_u1__D0_REG EQU CYREG_B1_UDB09_D0
Timer_TimerUDB_sT16_timerdp_u1__D1_REG EQU CYREG_B1_UDB09_D1
Timer_TimerUDB_sT16_timerdp_u1__DP_AUX_CTL_REG EQU CYREG_B1_UDB09_ACTL
Timer_TimerUDB_sT16_timerdp_u1__F0_F1_REG EQU CYREG_B1_UDB09_F0_F1
Timer_TimerUDB_sT16_timerdp_u1__F0_REG EQU CYREG_B1_UDB09_F0
Timer_TimerUDB_sT16_timerdp_u1__F1_REG EQU CYREG_B1_UDB09_F1
Timer_TimerUDB_sT16_timerdp_u1__MSK_DP_AUX_CTL_REG EQU CYREG_B1_UDB09_MSK_ACTL
Timer_TimerUDB_sT16_timerdp_u1__PER_DP_AUX_CTL_REG EQU CYREG_B1_UDB09_MSK_ACTL

; motor
motor__0__INTTYPE EQU CYREG_PICU4_INTTYPE0
motor__0__MASK EQU 0x01
motor__0__PC EQU CYREG_PRT4_PC0
motor__0__PORT EQU 4
motor__0__SHIFT EQU 0
motor__AG EQU CYREG_PRT4_AG
motor__AMUX EQU CYREG_PRT4_AMUX
motor__BIE EQU CYREG_PRT4_BIE
motor__BIT_MASK EQU CYREG_PRT4_BIT_MASK
motor__BYP EQU CYREG_PRT4_BYP
motor__CTL EQU CYREG_PRT4_CTL
motor__DM0 EQU CYREG_PRT4_DM0
motor__DM1 EQU CYREG_PRT4_DM1
motor__DM2 EQU CYREG_PRT4_DM2
motor__DR EQU CYREG_PRT4_DR
motor__INP_DIS EQU CYREG_PRT4_INP_DIS
motor__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU4_BASE
motor__LCD_COM_SEG EQU CYREG_PRT4_LCD_COM_SEG
motor__LCD_EN EQU CYREG_PRT4_LCD_EN
motor__MASK EQU 0x01
motor__PORT EQU 4
motor__PRT EQU CYREG_PRT4_PRT
motor__PRTDSI__CAPS_SEL EQU CYREG_PRT4_CAPS_SEL
motor__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT4_DBL_SYNC_IN
motor__PRTDSI__OE_SEL0 EQU CYREG_PRT4_OE_SEL0
motor__PRTDSI__OE_SEL1 EQU CYREG_PRT4_OE_SEL1
motor__PRTDSI__OUT_SEL0 EQU CYREG_PRT4_OUT_SEL0
motor__PRTDSI__OUT_SEL1 EQU CYREG_PRT4_OUT_SEL1
motor__PRTDSI__SYNC_OUT EQU CYREG_PRT4_SYNC_OUT
motor__PS EQU CYREG_PRT4_PS
motor__SHIFT EQU 0
motor__SLW EQU CYREG_PRT4_SLW

; P_back
P_back__0__INTTYPE EQU CYREG_PICU0_INTTYPE7
P_back__0__MASK EQU 0x80
P_back__0__PC EQU CYREG_PRT0_PC7
P_back__0__PORT EQU 0
P_back__0__SHIFT EQU 7
P_back__AG EQU CYREG_PRT0_AG
P_back__AMUX EQU CYREG_PRT0_AMUX
P_back__BIE EQU CYREG_PRT0_BIE
P_back__BIT_MASK EQU CYREG_PRT0_BIT_MASK
P_back__BYP EQU CYREG_PRT0_BYP
P_back__CTL EQU CYREG_PRT0_CTL
P_back__DM0 EQU CYREG_PRT0_DM0
P_back__DM1 EQU CYREG_PRT0_DM1
P_back__DM2 EQU CYREG_PRT0_DM2
P_back__DR EQU CYREG_PRT0_DR
P_back__INP_DIS EQU CYREG_PRT0_INP_DIS
P_back__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU0_BASE
P_back__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
P_back__LCD_EN EQU CYREG_PRT0_LCD_EN
P_back__MASK EQU 0x80
P_back__PORT EQU 0
P_back__PRT EQU CYREG_PRT0_PRT
P_back__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
P_back__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
P_back__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
P_back__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
P_back__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
P_back__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
P_back__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
P_back__PS EQU CYREG_PRT0_PS
P_back__SHIFT EQU 7
P_back__SLW EQU CYREG_PRT0_SLW
P_back_left__0__INTTYPE EQU CYREG_PICU3_INTTYPE1
P_back_left__0__MASK EQU 0x02
P_back_left__0__PC EQU CYREG_PRT3_PC1
P_back_left__0__PORT EQU 3
P_back_left__0__SHIFT EQU 1
P_back_left__AG EQU CYREG_PRT3_AG
P_back_left__AMUX EQU CYREG_PRT3_AMUX
P_back_left__BIE EQU CYREG_PRT3_BIE
P_back_left__BIT_MASK EQU CYREG_PRT3_BIT_MASK
P_back_left__BYP EQU CYREG_PRT3_BYP
P_back_left__CTL EQU CYREG_PRT3_CTL
P_back_left__DM0 EQU CYREG_PRT3_DM0
P_back_left__DM1 EQU CYREG_PRT3_DM1
P_back_left__DM2 EQU CYREG_PRT3_DM2
P_back_left__DR EQU CYREG_PRT3_DR
P_back_left__INP_DIS EQU CYREG_PRT3_INP_DIS
P_back_left__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU3_BASE
P_back_left__LCD_COM_SEG EQU CYREG_PRT3_LCD_COM_SEG
P_back_left__LCD_EN EQU CYREG_PRT3_LCD_EN
P_back_left__MASK EQU 0x02
P_back_left__PORT EQU 3
P_back_left__PRT EQU CYREG_PRT3_PRT
P_back_left__PRTDSI__CAPS_SEL EQU CYREG_PRT3_CAPS_SEL
P_back_left__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT3_DBL_SYNC_IN
P_back_left__PRTDSI__OE_SEL0 EQU CYREG_PRT3_OE_SEL0
P_back_left__PRTDSI__OE_SEL1 EQU CYREG_PRT3_OE_SEL1
P_back_left__PRTDSI__OUT_SEL0 EQU CYREG_PRT3_OUT_SEL0
P_back_left__PRTDSI__OUT_SEL1 EQU CYREG_PRT3_OUT_SEL1
P_back_left__PRTDSI__SYNC_OUT EQU CYREG_PRT3_SYNC_OUT
P_back_left__PS EQU CYREG_PRT3_PS
P_back_left__SHIFT EQU 1
P_back_left__SLW EQU CYREG_PRT3_SLW
P_back_right__0__INTTYPE EQU CYREG_PICU0_INTTYPE5
P_back_right__0__MASK EQU 0x20
P_back_right__0__PC EQU CYREG_PRT0_PC5
P_back_right__0__PORT EQU 0
P_back_right__0__SHIFT EQU 5
P_back_right__AG EQU CYREG_PRT0_AG
P_back_right__AMUX EQU CYREG_PRT0_AMUX
P_back_right__BIE EQU CYREG_PRT0_BIE
P_back_right__BIT_MASK EQU CYREG_PRT0_BIT_MASK
P_back_right__BYP EQU CYREG_PRT0_BYP
P_back_right__CTL EQU CYREG_PRT0_CTL
P_back_right__DM0 EQU CYREG_PRT0_DM0
P_back_right__DM1 EQU CYREG_PRT0_DM1
P_back_right__DM2 EQU CYREG_PRT0_DM2
P_back_right__DR EQU CYREG_PRT0_DR
P_back_right__INP_DIS EQU CYREG_PRT0_INP_DIS
P_back_right__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU0_BASE
P_back_right__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
P_back_right__LCD_EN EQU CYREG_PRT0_LCD_EN
P_back_right__MASK EQU 0x20
P_back_right__PORT EQU 0
P_back_right__PRT EQU CYREG_PRT0_PRT
P_back_right__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
P_back_right__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
P_back_right__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
P_back_right__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
P_back_right__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
P_back_right__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
P_back_right__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
P_back_right__PS EQU CYREG_PRT0_PS
P_back_right__SHIFT EQU 5
P_back_right__SLW EQU CYREG_PRT0_SLW

; UART_1
UART_1_BUART_sRX_RxBitCounter__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB04_05_ACTL
UART_1_BUART_sRX_RxBitCounter__16BIT_CONTROL_CONTROL_REG EQU CYREG_B0_UDB04_05_CTL
UART_1_BUART_sRX_RxBitCounter__16BIT_CONTROL_COUNT_REG EQU CYREG_B0_UDB04_05_CTL
UART_1_BUART_sRX_RxBitCounter__16BIT_COUNT_CONTROL_REG EQU CYREG_B0_UDB04_05_CTL
UART_1_BUART_sRX_RxBitCounter__16BIT_COUNT_COUNT_REG EQU CYREG_B0_UDB04_05_CTL
UART_1_BUART_sRX_RxBitCounter__16BIT_MASK_MASK_REG EQU CYREG_B0_UDB04_05_MSK
UART_1_BUART_sRX_RxBitCounter__16BIT_MASK_PERIOD_REG EQU CYREG_B0_UDB04_05_MSK
UART_1_BUART_sRX_RxBitCounter__16BIT_PERIOD_MASK_REG EQU CYREG_B0_UDB04_05_MSK
UART_1_BUART_sRX_RxBitCounter__16BIT_PERIOD_PERIOD_REG EQU CYREG_B0_UDB04_05_MSK
UART_1_BUART_sRX_RxBitCounter__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB04_ACTL
UART_1_BUART_sRX_RxBitCounter__CONTROL_REG EQU CYREG_B0_UDB04_CTL
UART_1_BUART_sRX_RxBitCounter__CONTROL_ST_REG EQU CYREG_B0_UDB04_ST_CTL
UART_1_BUART_sRX_RxBitCounter__COUNT_REG EQU CYREG_B0_UDB04_CTL
UART_1_BUART_sRX_RxBitCounter__COUNT_ST_REG EQU CYREG_B0_UDB04_ST_CTL
UART_1_BUART_sRX_RxBitCounter__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB04_MSK_ACTL
UART_1_BUART_sRX_RxBitCounter__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB04_MSK_ACTL
UART_1_BUART_sRX_RxBitCounter__PERIOD_REG EQU CYREG_B0_UDB04_MSK
UART_1_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB04_05_ACTL
UART_1_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_REG EQU CYREG_B0_UDB04_05_ST
UART_1_BUART_sRX_RxBitCounter_ST__MASK_REG EQU CYREG_B0_UDB04_MSK
UART_1_BUART_sRX_RxBitCounter_ST__MASK_ST_AUX_CTL_REG EQU CYREG_B0_UDB04_MSK_ACTL
UART_1_BUART_sRX_RxBitCounter_ST__PER_ST_AUX_CTL_REG EQU CYREG_B0_UDB04_MSK_ACTL
UART_1_BUART_sRX_RxBitCounter_ST__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB04_ACTL
UART_1_BUART_sRX_RxBitCounter_ST__STATUS_CNT_REG EQU CYREG_B0_UDB04_ST_CTL
UART_1_BUART_sRX_RxBitCounter_ST__STATUS_CONTROL_REG EQU CYREG_B0_UDB04_ST_CTL
UART_1_BUART_sRX_RxBitCounter_ST__STATUS_REG EQU CYREG_B0_UDB04_ST
UART_1_BUART_sRX_RxShifter_u0__16BIT_A0_REG EQU CYREG_B0_UDB03_04_A0
UART_1_BUART_sRX_RxShifter_u0__16BIT_A1_REG EQU CYREG_B0_UDB03_04_A1
UART_1_BUART_sRX_RxShifter_u0__16BIT_D0_REG EQU CYREG_B0_UDB03_04_D0
UART_1_BUART_sRX_RxShifter_u0__16BIT_D1_REG EQU CYREG_B0_UDB03_04_D1
UART_1_BUART_sRX_RxShifter_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB03_04_ACTL
UART_1_BUART_sRX_RxShifter_u0__16BIT_F0_REG EQU CYREG_B0_UDB03_04_F0
UART_1_BUART_sRX_RxShifter_u0__16BIT_F1_REG EQU CYREG_B0_UDB03_04_F1
UART_1_BUART_sRX_RxShifter_u0__A0_A1_REG EQU CYREG_B0_UDB03_A0_A1
UART_1_BUART_sRX_RxShifter_u0__A0_REG EQU CYREG_B0_UDB03_A0
UART_1_BUART_sRX_RxShifter_u0__A1_REG EQU CYREG_B0_UDB03_A1
UART_1_BUART_sRX_RxShifter_u0__D0_D1_REG EQU CYREG_B0_UDB03_D0_D1
UART_1_BUART_sRX_RxShifter_u0__D0_REG EQU CYREG_B0_UDB03_D0
UART_1_BUART_sRX_RxShifter_u0__D1_REG EQU CYREG_B0_UDB03_D1
UART_1_BUART_sRX_RxShifter_u0__DP_AUX_CTL_REG EQU CYREG_B0_UDB03_ACTL
UART_1_BUART_sRX_RxShifter_u0__F0_F1_REG EQU CYREG_B0_UDB03_F0_F1
UART_1_BUART_sRX_RxShifter_u0__F0_REG EQU CYREG_B0_UDB03_F0
UART_1_BUART_sRX_RxShifter_u0__F1_REG EQU CYREG_B0_UDB03_F1
UART_1_BUART_sRX_RxSts__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB07_08_ACTL
UART_1_BUART_sRX_RxSts__16BIT_STATUS_REG EQU CYREG_B0_UDB07_08_ST
UART_1_BUART_sRX_RxSts__3__MASK EQU 0x08
UART_1_BUART_sRX_RxSts__3__POS EQU 3
UART_1_BUART_sRX_RxSts__4__MASK EQU 0x10
UART_1_BUART_sRX_RxSts__4__POS EQU 4
UART_1_BUART_sRX_RxSts__5__MASK EQU 0x20
UART_1_BUART_sRX_RxSts__5__POS EQU 5
UART_1_BUART_sRX_RxSts__MASK EQU 0x38
UART_1_BUART_sRX_RxSts__MASK_REG EQU CYREG_B0_UDB07_MSK
UART_1_BUART_sRX_RxSts__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB07_ACTL
UART_1_BUART_sRX_RxSts__STATUS_REG EQU CYREG_B0_UDB07_ST
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A0_REG EQU CYREG_B0_UDB11_12_A0
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A1_REG EQU CYREG_B0_UDB11_12_A1
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D0_REG EQU CYREG_B0_UDB11_12_D0
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D1_REG EQU CYREG_B0_UDB11_12_D1
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB11_12_ACTL
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F0_REG EQU CYREG_B0_UDB11_12_F0
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F1_REG EQU CYREG_B0_UDB11_12_F1
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__A0_A1_REG EQU CYREG_B0_UDB11_A0_A1
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__A0_REG EQU CYREG_B0_UDB11_A0
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__A1_REG EQU CYREG_B0_UDB11_A1
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__D0_D1_REG EQU CYREG_B0_UDB11_D0_D1
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__D0_REG EQU CYREG_B0_UDB11_D0
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__D1_REG EQU CYREG_B0_UDB11_D1
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__DP_AUX_CTL_REG EQU CYREG_B0_UDB11_ACTL
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__F0_F1_REG EQU CYREG_B0_UDB11_F0_F1
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__F0_REG EQU CYREG_B0_UDB11_F0
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__F1_REG EQU CYREG_B0_UDB11_F1
UART_1_BUART_sTX_TxShifter_u0__16BIT_A0_REG EQU CYREG_B1_UDB07_08_A0
UART_1_BUART_sTX_TxShifter_u0__16BIT_A1_REG EQU CYREG_B1_UDB07_08_A1
UART_1_BUART_sTX_TxShifter_u0__16BIT_D0_REG EQU CYREG_B1_UDB07_08_D0
UART_1_BUART_sTX_TxShifter_u0__16BIT_D1_REG EQU CYREG_B1_UDB07_08_D1
UART_1_BUART_sTX_TxShifter_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B1_UDB07_08_ACTL
UART_1_BUART_sTX_TxShifter_u0__16BIT_F0_REG EQU CYREG_B1_UDB07_08_F0
UART_1_BUART_sTX_TxShifter_u0__16BIT_F1_REG EQU CYREG_B1_UDB07_08_F1
UART_1_BUART_sTX_TxShifter_u0__A0_A1_REG EQU CYREG_B1_UDB07_A0_A1
UART_1_BUART_sTX_TxShifter_u0__A0_REG EQU CYREG_B1_UDB07_A0
UART_1_BUART_sTX_TxShifter_u0__A1_REG EQU CYREG_B1_UDB07_A1
UART_1_BUART_sTX_TxShifter_u0__D0_D1_REG EQU CYREG_B1_UDB07_D0_D1
UART_1_BUART_sTX_TxShifter_u0__D0_REG EQU CYREG_B1_UDB07_D0
UART_1_BUART_sTX_TxShifter_u0__D1_REG EQU CYREG_B1_UDB07_D1
UART_1_BUART_sTX_TxShifter_u0__DP_AUX_CTL_REG EQU CYREG_B1_UDB07_ACTL
UART_1_BUART_sTX_TxShifter_u0__F0_F1_REG EQU CYREG_B1_UDB07_F0_F1
UART_1_BUART_sTX_TxShifter_u0__F0_REG EQU CYREG_B1_UDB07_F0
UART_1_BUART_sTX_TxShifter_u0__F1_REG EQU CYREG_B1_UDB07_F1
UART_1_BUART_sTX_TxSts__0__MASK EQU 0x01
UART_1_BUART_sTX_TxSts__0__POS EQU 0
UART_1_BUART_sTX_TxSts__1__MASK EQU 0x02
UART_1_BUART_sTX_TxSts__1__POS EQU 1
UART_1_BUART_sTX_TxSts__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB03_04_ACTL
UART_1_BUART_sTX_TxSts__16BIT_STATUS_REG EQU CYREG_B0_UDB03_04_ST
UART_1_BUART_sTX_TxSts__2__MASK EQU 0x04
UART_1_BUART_sTX_TxSts__2__POS EQU 2
UART_1_BUART_sTX_TxSts__3__MASK EQU 0x08
UART_1_BUART_sTX_TxSts__3__POS EQU 3
UART_1_BUART_sTX_TxSts__MASK EQU 0x0F
UART_1_BUART_sTX_TxSts__MASK_REG EQU CYREG_B0_UDB03_MSK
UART_1_BUART_sTX_TxSts__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB03_ACTL
UART_1_BUART_sTX_TxSts__STATUS_REG EQU CYREG_B0_UDB03_ST
UART_1_IntClock__CFG0 EQU CYREG_CLKDIST_DCFG1_CFG0
UART_1_IntClock__CFG1 EQU CYREG_CLKDIST_DCFG1_CFG1
UART_1_IntClock__CFG2 EQU CYREG_CLKDIST_DCFG1_CFG2
UART_1_IntClock__CFG2_SRC_SEL_MASK EQU 0x07
UART_1_IntClock__INDEX EQU 0x01
UART_1_IntClock__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
UART_1_IntClock__PM_ACT_MSK EQU 0x02
UART_1_IntClock__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
UART_1_IntClock__PM_STBY_MSK EQU 0x02

; UART_2
UART_2_BUART_sRX_RxBitCounter__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB05_06_ACTL
UART_2_BUART_sRX_RxBitCounter__16BIT_CONTROL_CONTROL_REG EQU CYREG_B0_UDB05_06_CTL
UART_2_BUART_sRX_RxBitCounter__16BIT_CONTROL_COUNT_REG EQU CYREG_B0_UDB05_06_CTL
UART_2_BUART_sRX_RxBitCounter__16BIT_COUNT_CONTROL_REG EQU CYREG_B0_UDB05_06_CTL
UART_2_BUART_sRX_RxBitCounter__16BIT_COUNT_COUNT_REG EQU CYREG_B0_UDB05_06_CTL
UART_2_BUART_sRX_RxBitCounter__16BIT_MASK_MASK_REG EQU CYREG_B0_UDB05_06_MSK
UART_2_BUART_sRX_RxBitCounter__16BIT_MASK_PERIOD_REG EQU CYREG_B0_UDB05_06_MSK
UART_2_BUART_sRX_RxBitCounter__16BIT_PERIOD_MASK_REG EQU CYREG_B0_UDB05_06_MSK
UART_2_BUART_sRX_RxBitCounter__16BIT_PERIOD_PERIOD_REG EQU CYREG_B0_UDB05_06_MSK
UART_2_BUART_sRX_RxBitCounter__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB05_ACTL
UART_2_BUART_sRX_RxBitCounter__CONTROL_REG EQU CYREG_B0_UDB05_CTL
UART_2_BUART_sRX_RxBitCounter__CONTROL_ST_REG EQU CYREG_B0_UDB05_ST_CTL
UART_2_BUART_sRX_RxBitCounter__COUNT_REG EQU CYREG_B0_UDB05_CTL
UART_2_BUART_sRX_RxBitCounter__COUNT_ST_REG EQU CYREG_B0_UDB05_ST_CTL
UART_2_BUART_sRX_RxBitCounter__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB05_MSK_ACTL
UART_2_BUART_sRX_RxBitCounter__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB05_MSK_ACTL
UART_2_BUART_sRX_RxBitCounter__PERIOD_REG EQU CYREG_B0_UDB05_MSK
UART_2_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB05_06_ACTL
UART_2_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_REG EQU CYREG_B0_UDB05_06_ST
UART_2_BUART_sRX_RxBitCounter_ST__MASK_REG EQU CYREG_B0_UDB05_MSK
UART_2_BUART_sRX_RxBitCounter_ST__MASK_ST_AUX_CTL_REG EQU CYREG_B0_UDB05_MSK_ACTL
UART_2_BUART_sRX_RxBitCounter_ST__PER_ST_AUX_CTL_REG EQU CYREG_B0_UDB05_MSK_ACTL
UART_2_BUART_sRX_RxBitCounter_ST__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB05_ACTL
UART_2_BUART_sRX_RxBitCounter_ST__STATUS_CNT_REG EQU CYREG_B0_UDB05_ST_CTL
UART_2_BUART_sRX_RxBitCounter_ST__STATUS_CONTROL_REG EQU CYREG_B0_UDB05_ST_CTL
UART_2_BUART_sRX_RxBitCounter_ST__STATUS_REG EQU CYREG_B0_UDB05_ST
UART_2_BUART_sRX_RxShifter_u0__16BIT_A0_REG EQU CYREG_B0_UDB02_03_A0
UART_2_BUART_sRX_RxShifter_u0__16BIT_A1_REG EQU CYREG_B0_UDB02_03_A1
UART_2_BUART_sRX_RxShifter_u0__16BIT_D0_REG EQU CYREG_B0_UDB02_03_D0
UART_2_BUART_sRX_RxShifter_u0__16BIT_D1_REG EQU CYREG_B0_UDB02_03_D1
UART_2_BUART_sRX_RxShifter_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB02_03_ACTL
UART_2_BUART_sRX_RxShifter_u0__16BIT_F0_REG EQU CYREG_B0_UDB02_03_F0
UART_2_BUART_sRX_RxShifter_u0__16BIT_F1_REG EQU CYREG_B0_UDB02_03_F1
UART_2_BUART_sRX_RxShifter_u0__A0_A1_REG EQU CYREG_B0_UDB02_A0_A1
UART_2_BUART_sRX_RxShifter_u0__A0_REG EQU CYREG_B0_UDB02_A0
UART_2_BUART_sRX_RxShifter_u0__A1_REG EQU CYREG_B0_UDB02_A1
UART_2_BUART_sRX_RxShifter_u0__D0_D1_REG EQU CYREG_B0_UDB02_D0_D1
UART_2_BUART_sRX_RxShifter_u0__D0_REG EQU CYREG_B0_UDB02_D0
UART_2_BUART_sRX_RxShifter_u0__D1_REG EQU CYREG_B0_UDB02_D1
UART_2_BUART_sRX_RxShifter_u0__DP_AUX_CTL_REG EQU CYREG_B0_UDB02_ACTL
UART_2_BUART_sRX_RxShifter_u0__F0_F1_REG EQU CYREG_B0_UDB02_F0_F1
UART_2_BUART_sRX_RxShifter_u0__F0_REG EQU CYREG_B0_UDB02_F0
UART_2_BUART_sRX_RxShifter_u0__F1_REG EQU CYREG_B0_UDB02_F1
UART_2_BUART_sRX_RxSts__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B1_UDB06_07_ACTL
UART_2_BUART_sRX_RxSts__16BIT_STATUS_REG EQU CYREG_B1_UDB06_07_ST
UART_2_BUART_sRX_RxSts__3__MASK EQU 0x08
UART_2_BUART_sRX_RxSts__3__POS EQU 3
UART_2_BUART_sRX_RxSts__4__MASK EQU 0x10
UART_2_BUART_sRX_RxSts__4__POS EQU 4
UART_2_BUART_sRX_RxSts__5__MASK EQU 0x20
UART_2_BUART_sRX_RxSts__5__POS EQU 5
UART_2_BUART_sRX_RxSts__MASK EQU 0x38
UART_2_BUART_sRX_RxSts__MASK_REG EQU CYREG_B1_UDB06_MSK
UART_2_BUART_sRX_RxSts__STATUS_AUX_CTL_REG EQU CYREG_B1_UDB06_ACTL
UART_2_BUART_sRX_RxSts__STATUS_REG EQU CYREG_B1_UDB06_ST
UART_2_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A0_REG EQU CYREG_B1_UDB06_07_A0
UART_2_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A1_REG EQU CYREG_B1_UDB06_07_A1
UART_2_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D0_REG EQU CYREG_B1_UDB06_07_D0
UART_2_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D1_REG EQU CYREG_B1_UDB06_07_D1
UART_2_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_DP_AUX_CTL_REG EQU CYREG_B1_UDB06_07_ACTL
UART_2_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F0_REG EQU CYREG_B1_UDB06_07_F0
UART_2_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F1_REG EQU CYREG_B1_UDB06_07_F1
UART_2_BUART_sTX_sCLOCK_TxBitClkGen__A0_A1_REG EQU CYREG_B1_UDB06_A0_A1
UART_2_BUART_sTX_sCLOCK_TxBitClkGen__A0_REG EQU CYREG_B1_UDB06_A0
UART_2_BUART_sTX_sCLOCK_TxBitClkGen__A1_REG EQU CYREG_B1_UDB06_A1
UART_2_BUART_sTX_sCLOCK_TxBitClkGen__D0_D1_REG EQU CYREG_B1_UDB06_D0_D1
UART_2_BUART_sTX_sCLOCK_TxBitClkGen__D0_REG EQU CYREG_B1_UDB06_D0
UART_2_BUART_sTX_sCLOCK_TxBitClkGen__D1_REG EQU CYREG_B1_UDB06_D1
UART_2_BUART_sTX_sCLOCK_TxBitClkGen__DP_AUX_CTL_REG EQU CYREG_B1_UDB06_ACTL
UART_2_BUART_sTX_sCLOCK_TxBitClkGen__F0_F1_REG EQU CYREG_B1_UDB06_F0_F1
UART_2_BUART_sTX_sCLOCK_TxBitClkGen__F0_REG EQU CYREG_B1_UDB06_F0
UART_2_BUART_sTX_sCLOCK_TxBitClkGen__F1_REG EQU CYREG_B1_UDB06_F1
UART_2_BUART_sTX_TxShifter_u0__16BIT_A0_REG EQU CYREG_B1_UDB05_06_A0
UART_2_BUART_sTX_TxShifter_u0__16BIT_A1_REG EQU CYREG_B1_UDB05_06_A1
UART_2_BUART_sTX_TxShifter_u0__16BIT_D0_REG EQU CYREG_B1_UDB05_06_D0
UART_2_BUART_sTX_TxShifter_u0__16BIT_D1_REG EQU CYREG_B1_UDB05_06_D1
UART_2_BUART_sTX_TxShifter_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B1_UDB05_06_ACTL
UART_2_BUART_sTX_TxShifter_u0__16BIT_F0_REG EQU CYREG_B1_UDB05_06_F0
UART_2_BUART_sTX_TxShifter_u0__16BIT_F1_REG EQU CYREG_B1_UDB05_06_F1
UART_2_BUART_sTX_TxShifter_u0__A0_A1_REG EQU CYREG_B1_UDB05_A0_A1
UART_2_BUART_sTX_TxShifter_u0__A0_REG EQU CYREG_B1_UDB05_A0
UART_2_BUART_sTX_TxShifter_u0__A1_REG EQU CYREG_B1_UDB05_A1
UART_2_BUART_sTX_TxShifter_u0__D0_D1_REG EQU CYREG_B1_UDB05_D0_D1
UART_2_BUART_sTX_TxShifter_u0__D0_REG EQU CYREG_B1_UDB05_D0
UART_2_BUART_sTX_TxShifter_u0__D1_REG EQU CYREG_B1_UDB05_D1
UART_2_BUART_sTX_TxShifter_u0__DP_AUX_CTL_REG EQU CYREG_B1_UDB05_ACTL
UART_2_BUART_sTX_TxShifter_u0__F0_F1_REG EQU CYREG_B1_UDB05_F0_F1
UART_2_BUART_sTX_TxShifter_u0__F0_REG EQU CYREG_B1_UDB05_F0
UART_2_BUART_sTX_TxShifter_u0__F1_REG EQU CYREG_B1_UDB05_F1
UART_2_BUART_sTX_TxShifter_u0__MSK_DP_AUX_CTL_REG EQU CYREG_B1_UDB05_MSK_ACTL
UART_2_BUART_sTX_TxShifter_u0__PER_DP_AUX_CTL_REG EQU CYREG_B1_UDB05_MSK_ACTL
UART_2_BUART_sTX_TxSts__0__MASK EQU 0x01
UART_2_BUART_sTX_TxSts__0__POS EQU 0
UART_2_BUART_sTX_TxSts__1__MASK EQU 0x02
UART_2_BUART_sTX_TxSts__1__POS EQU 1
UART_2_BUART_sTX_TxSts__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B1_UDB05_06_ACTL
UART_2_BUART_sTX_TxSts__16BIT_STATUS_REG EQU CYREG_B1_UDB05_06_ST
UART_2_BUART_sTX_TxSts__2__MASK EQU 0x04
UART_2_BUART_sTX_TxSts__2__POS EQU 2
UART_2_BUART_sTX_TxSts__3__MASK EQU 0x08
UART_2_BUART_sTX_TxSts__3__POS EQU 3
UART_2_BUART_sTX_TxSts__MASK EQU 0x0F
UART_2_BUART_sTX_TxSts__MASK_REG EQU CYREG_B1_UDB05_MSK
UART_2_BUART_sTX_TxSts__MASK_ST_AUX_CTL_REG EQU CYREG_B1_UDB05_MSK_ACTL
UART_2_BUART_sTX_TxSts__PER_ST_AUX_CTL_REG EQU CYREG_B1_UDB05_MSK_ACTL
UART_2_BUART_sTX_TxSts__STATUS_AUX_CTL_REG EQU CYREG_B1_UDB05_ACTL
UART_2_BUART_sTX_TxSts__STATUS_CNT_REG EQU CYREG_B1_UDB05_ST_CTL
UART_2_BUART_sTX_TxSts__STATUS_CONTROL_REG EQU CYREG_B1_UDB05_ST_CTL
UART_2_BUART_sTX_TxSts__STATUS_REG EQU CYREG_B1_UDB05_ST
UART_2_IntClock__CFG0 EQU CYREG_CLKDIST_DCFG2_CFG0
UART_2_IntClock__CFG1 EQU CYREG_CLKDIST_DCFG2_CFG1
UART_2_IntClock__CFG2 EQU CYREG_CLKDIST_DCFG2_CFG2
UART_2_IntClock__CFG2_SRC_SEL_MASK EQU 0x07
UART_2_IntClock__INDEX EQU 0x02
UART_2_IntClock__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
UART_2_IntClock__PM_ACT_MSK EQU 0x04
UART_2_IntClock__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
UART_2_IntClock__PM_STBY_MSK EQU 0x04

; UART_3
UART_3_BUART_sRX_RxBitCounter__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB01_02_ACTL
UART_3_BUART_sRX_RxBitCounter__16BIT_CONTROL_CONTROL_REG EQU CYREG_B0_UDB01_02_CTL
UART_3_BUART_sRX_RxBitCounter__16BIT_CONTROL_COUNT_REG EQU CYREG_B0_UDB01_02_CTL
UART_3_BUART_sRX_RxBitCounter__16BIT_COUNT_CONTROL_REG EQU CYREG_B0_UDB01_02_CTL
UART_3_BUART_sRX_RxBitCounter__16BIT_COUNT_COUNT_REG EQU CYREG_B0_UDB01_02_CTL
UART_3_BUART_sRX_RxBitCounter__16BIT_MASK_MASK_REG EQU CYREG_B0_UDB01_02_MSK
UART_3_BUART_sRX_RxBitCounter__16BIT_MASK_PERIOD_REG EQU CYREG_B0_UDB01_02_MSK
UART_3_BUART_sRX_RxBitCounter__16BIT_PERIOD_MASK_REG EQU CYREG_B0_UDB01_02_MSK
UART_3_BUART_sRX_RxBitCounter__16BIT_PERIOD_PERIOD_REG EQU CYREG_B0_UDB01_02_MSK
UART_3_BUART_sRX_RxBitCounter__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB01_ACTL
UART_3_BUART_sRX_RxBitCounter__CONTROL_REG EQU CYREG_B0_UDB01_CTL
UART_3_BUART_sRX_RxBitCounter__CONTROL_ST_REG EQU CYREG_B0_UDB01_ST_CTL
UART_3_BUART_sRX_RxBitCounter__COUNT_REG EQU CYREG_B0_UDB01_CTL
UART_3_BUART_sRX_RxBitCounter__COUNT_ST_REG EQU CYREG_B0_UDB01_ST_CTL
UART_3_BUART_sRX_RxBitCounter__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB01_MSK_ACTL
UART_3_BUART_sRX_RxBitCounter__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB01_MSK_ACTL
UART_3_BUART_sRX_RxBitCounter__PERIOD_REG EQU CYREG_B0_UDB01_MSK
UART_3_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB01_02_ACTL
UART_3_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_REG EQU CYREG_B0_UDB01_02_ST
UART_3_BUART_sRX_RxBitCounter_ST__MASK_REG EQU CYREG_B0_UDB01_MSK
UART_3_BUART_sRX_RxBitCounter_ST__MASK_ST_AUX_CTL_REG EQU CYREG_B0_UDB01_MSK_ACTL
UART_3_BUART_sRX_RxBitCounter_ST__PER_ST_AUX_CTL_REG EQU CYREG_B0_UDB01_MSK_ACTL
UART_3_BUART_sRX_RxBitCounter_ST__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB01_ACTL
UART_3_BUART_sRX_RxBitCounter_ST__STATUS_CNT_REG EQU CYREG_B0_UDB01_ST_CTL
UART_3_BUART_sRX_RxBitCounter_ST__STATUS_CONTROL_REG EQU CYREG_B0_UDB01_ST_CTL
UART_3_BUART_sRX_RxBitCounter_ST__STATUS_REG EQU CYREG_B0_UDB01_ST
UART_3_BUART_sRX_RxShifter_u0__16BIT_A0_REG EQU CYREG_B0_UDB01_02_A0
UART_3_BUART_sRX_RxShifter_u0__16BIT_A1_REG EQU CYREG_B0_UDB01_02_A1
UART_3_BUART_sRX_RxShifter_u0__16BIT_D0_REG EQU CYREG_B0_UDB01_02_D0
UART_3_BUART_sRX_RxShifter_u0__16BIT_D1_REG EQU CYREG_B0_UDB01_02_D1
UART_3_BUART_sRX_RxShifter_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB01_02_ACTL
UART_3_BUART_sRX_RxShifter_u0__16BIT_F0_REG EQU CYREG_B0_UDB01_02_F0
UART_3_BUART_sRX_RxShifter_u0__16BIT_F1_REG EQU CYREG_B0_UDB01_02_F1
UART_3_BUART_sRX_RxShifter_u0__A0_A1_REG EQU CYREG_B0_UDB01_A0_A1
UART_3_BUART_sRX_RxShifter_u0__A0_REG EQU CYREG_B0_UDB01_A0
UART_3_BUART_sRX_RxShifter_u0__A1_REG EQU CYREG_B0_UDB01_A1
UART_3_BUART_sRX_RxShifter_u0__D0_D1_REG EQU CYREG_B0_UDB01_D0_D1
UART_3_BUART_sRX_RxShifter_u0__D0_REG EQU CYREG_B0_UDB01_D0
UART_3_BUART_sRX_RxShifter_u0__D1_REG EQU CYREG_B0_UDB01_D1
UART_3_BUART_sRX_RxShifter_u0__DP_AUX_CTL_REG EQU CYREG_B0_UDB01_ACTL
UART_3_BUART_sRX_RxShifter_u0__F0_F1_REG EQU CYREG_B0_UDB01_F0_F1
UART_3_BUART_sRX_RxShifter_u0__F0_REG EQU CYREG_B0_UDB01_F0
UART_3_BUART_sRX_RxShifter_u0__F1_REG EQU CYREG_B0_UDB01_F1
UART_3_BUART_sRX_RxShifter_u0__MSK_DP_AUX_CTL_REG EQU CYREG_B0_UDB01_MSK_ACTL
UART_3_BUART_sRX_RxShifter_u0__PER_DP_AUX_CTL_REG EQU CYREG_B0_UDB01_MSK_ACTL
UART_3_BUART_sRX_RxSts__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B1_UDB08_09_ACTL
UART_3_BUART_sRX_RxSts__16BIT_STATUS_REG EQU CYREG_B1_UDB08_09_ST
UART_3_BUART_sRX_RxSts__3__MASK EQU 0x08
UART_3_BUART_sRX_RxSts__3__POS EQU 3
UART_3_BUART_sRX_RxSts__4__MASK EQU 0x10
UART_3_BUART_sRX_RxSts__4__POS EQU 4
UART_3_BUART_sRX_RxSts__5__MASK EQU 0x20
UART_3_BUART_sRX_RxSts__5__POS EQU 5
UART_3_BUART_sRX_RxSts__MASK EQU 0x38
UART_3_BUART_sRX_RxSts__MASK_REG EQU CYREG_B1_UDB08_MSK
UART_3_BUART_sRX_RxSts__STATUS_AUX_CTL_REG EQU CYREG_B1_UDB08_ACTL
UART_3_BUART_sRX_RxSts__STATUS_REG EQU CYREG_B1_UDB08_ST
UART_3_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A0_REG EQU CYREG_B0_UDB12_13_A0
UART_3_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A1_REG EQU CYREG_B0_UDB12_13_A1
UART_3_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D0_REG EQU CYREG_B0_UDB12_13_D0
UART_3_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D1_REG EQU CYREG_B0_UDB12_13_D1
UART_3_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB12_13_ACTL
UART_3_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F0_REG EQU CYREG_B0_UDB12_13_F0
UART_3_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F1_REG EQU CYREG_B0_UDB12_13_F1
UART_3_BUART_sTX_sCLOCK_TxBitClkGen__A0_A1_REG EQU CYREG_B0_UDB12_A0_A1
UART_3_BUART_sTX_sCLOCK_TxBitClkGen__A0_REG EQU CYREG_B0_UDB12_A0
UART_3_BUART_sTX_sCLOCK_TxBitClkGen__A1_REG EQU CYREG_B0_UDB12_A1
UART_3_BUART_sTX_sCLOCK_TxBitClkGen__D0_D1_REG EQU CYREG_B0_UDB12_D0_D1
UART_3_BUART_sTX_sCLOCK_TxBitClkGen__D0_REG EQU CYREG_B0_UDB12_D0
UART_3_BUART_sTX_sCLOCK_TxBitClkGen__D1_REG EQU CYREG_B0_UDB12_D1
UART_3_BUART_sTX_sCLOCK_TxBitClkGen__DP_AUX_CTL_REG EQU CYREG_B0_UDB12_ACTL
UART_3_BUART_sTX_sCLOCK_TxBitClkGen__F0_F1_REG EQU CYREG_B0_UDB12_F0_F1
UART_3_BUART_sTX_sCLOCK_TxBitClkGen__F0_REG EQU CYREG_B0_UDB12_F0
UART_3_BUART_sTX_sCLOCK_TxBitClkGen__F1_REG EQU CYREG_B0_UDB12_F1
UART_3_BUART_sTX_TxShifter_u0__16BIT_A0_REG EQU CYREG_B0_UDB13_14_A0
UART_3_BUART_sTX_TxShifter_u0__16BIT_A1_REG EQU CYREG_B0_UDB13_14_A1
UART_3_BUART_sTX_TxShifter_u0__16BIT_D0_REG EQU CYREG_B0_UDB13_14_D0
UART_3_BUART_sTX_TxShifter_u0__16BIT_D1_REG EQU CYREG_B0_UDB13_14_D1
UART_3_BUART_sTX_TxShifter_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB13_14_ACTL
UART_3_BUART_sTX_TxShifter_u0__16BIT_F0_REG EQU CYREG_B0_UDB13_14_F0
UART_3_BUART_sTX_TxShifter_u0__16BIT_F1_REG EQU CYREG_B0_UDB13_14_F1
UART_3_BUART_sTX_TxShifter_u0__A0_A1_REG EQU CYREG_B0_UDB13_A0_A1
UART_3_BUART_sTX_TxShifter_u0__A0_REG EQU CYREG_B0_UDB13_A0
UART_3_BUART_sTX_TxShifter_u0__A1_REG EQU CYREG_B0_UDB13_A1
UART_3_BUART_sTX_TxShifter_u0__D0_D1_REG EQU CYREG_B0_UDB13_D0_D1
UART_3_BUART_sTX_TxShifter_u0__D0_REG EQU CYREG_B0_UDB13_D0
UART_3_BUART_sTX_TxShifter_u0__D1_REG EQU CYREG_B0_UDB13_D1
UART_3_BUART_sTX_TxShifter_u0__DP_AUX_CTL_REG EQU CYREG_B0_UDB13_ACTL
UART_3_BUART_sTX_TxShifter_u0__F0_F1_REG EQU CYREG_B0_UDB13_F0_F1
UART_3_BUART_sTX_TxShifter_u0__F0_REG EQU CYREG_B0_UDB13_F0
UART_3_BUART_sTX_TxShifter_u0__F1_REG EQU CYREG_B0_UDB13_F1
UART_3_BUART_sTX_TxSts__0__MASK EQU 0x01
UART_3_BUART_sTX_TxSts__0__POS EQU 0
UART_3_BUART_sTX_TxSts__1__MASK EQU 0x02
UART_3_BUART_sTX_TxSts__1__POS EQU 1
UART_3_BUART_sTX_TxSts__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB13_14_ACTL
UART_3_BUART_sTX_TxSts__16BIT_STATUS_REG EQU CYREG_B0_UDB13_14_ST
UART_3_BUART_sTX_TxSts__2__MASK EQU 0x04
UART_3_BUART_sTX_TxSts__2__POS EQU 2
UART_3_BUART_sTX_TxSts__3__MASK EQU 0x08
UART_3_BUART_sTX_TxSts__3__POS EQU 3
UART_3_BUART_sTX_TxSts__MASK EQU 0x0F
UART_3_BUART_sTX_TxSts__MASK_REG EQU CYREG_B0_UDB13_MSK
UART_3_BUART_sTX_TxSts__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB13_ACTL
UART_3_BUART_sTX_TxSts__STATUS_REG EQU CYREG_B0_UDB13_ST
UART_3_IntClock__CFG0 EQU CYREG_CLKDIST_DCFG3_CFG0
UART_3_IntClock__CFG1 EQU CYREG_CLKDIST_DCFG3_CFG1
UART_3_IntClock__CFG2 EQU CYREG_CLKDIST_DCFG3_CFG2
UART_3_IntClock__CFG2_SRC_SEL_MASK EQU 0x07
UART_3_IntClock__INDEX EQU 0x03
UART_3_IntClock__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
UART_3_IntClock__PM_ACT_MSK EQU 0x08
UART_3_IntClock__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
UART_3_IntClock__PM_STBY_MSK EQU 0x08

; UART_4
UART_4_BUART_sRX_RxBitCounter__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB06_07_ACTL
UART_4_BUART_sRX_RxBitCounter__16BIT_CONTROL_CONTROL_REG EQU CYREG_B0_UDB06_07_CTL
UART_4_BUART_sRX_RxBitCounter__16BIT_CONTROL_COUNT_REG EQU CYREG_B0_UDB06_07_CTL
UART_4_BUART_sRX_RxBitCounter__16BIT_COUNT_CONTROL_REG EQU CYREG_B0_UDB06_07_CTL
UART_4_BUART_sRX_RxBitCounter__16BIT_COUNT_COUNT_REG EQU CYREG_B0_UDB06_07_CTL
UART_4_BUART_sRX_RxBitCounter__16BIT_MASK_MASK_REG EQU CYREG_B0_UDB06_07_MSK
UART_4_BUART_sRX_RxBitCounter__16BIT_MASK_PERIOD_REG EQU CYREG_B0_UDB06_07_MSK
UART_4_BUART_sRX_RxBitCounter__16BIT_PERIOD_MASK_REG EQU CYREG_B0_UDB06_07_MSK
UART_4_BUART_sRX_RxBitCounter__16BIT_PERIOD_PERIOD_REG EQU CYREG_B0_UDB06_07_MSK
UART_4_BUART_sRX_RxBitCounter__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB06_ACTL
UART_4_BUART_sRX_RxBitCounter__CONTROL_REG EQU CYREG_B0_UDB06_CTL
UART_4_BUART_sRX_RxBitCounter__CONTROL_ST_REG EQU CYREG_B0_UDB06_ST_CTL
UART_4_BUART_sRX_RxBitCounter__COUNT_REG EQU CYREG_B0_UDB06_CTL
UART_4_BUART_sRX_RxBitCounter__COUNT_ST_REG EQU CYREG_B0_UDB06_ST_CTL
UART_4_BUART_sRX_RxBitCounter__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB06_MSK_ACTL
UART_4_BUART_sRX_RxBitCounter__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB06_MSK_ACTL
UART_4_BUART_sRX_RxBitCounter__PERIOD_REG EQU CYREG_B0_UDB06_MSK
UART_4_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB06_07_ACTL
UART_4_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_REG EQU CYREG_B0_UDB06_07_ST
UART_4_BUART_sRX_RxBitCounter_ST__MASK_REG EQU CYREG_B0_UDB06_MSK
UART_4_BUART_sRX_RxBitCounter_ST__MASK_ST_AUX_CTL_REG EQU CYREG_B0_UDB06_MSK_ACTL
UART_4_BUART_sRX_RxBitCounter_ST__PER_ST_AUX_CTL_REG EQU CYREG_B0_UDB06_MSK_ACTL
UART_4_BUART_sRX_RxBitCounter_ST__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB06_ACTL
UART_4_BUART_sRX_RxBitCounter_ST__STATUS_CNT_REG EQU CYREG_B0_UDB06_ST_CTL
UART_4_BUART_sRX_RxBitCounter_ST__STATUS_CONTROL_REG EQU CYREG_B0_UDB06_ST_CTL
UART_4_BUART_sRX_RxBitCounter_ST__STATUS_REG EQU CYREG_B0_UDB06_ST
UART_4_BUART_sRX_RxShifter_u0__16BIT_A0_REG EQU CYREG_B0_UDB04_05_A0
UART_4_BUART_sRX_RxShifter_u0__16BIT_A1_REG EQU CYREG_B0_UDB04_05_A1
UART_4_BUART_sRX_RxShifter_u0__16BIT_D0_REG EQU CYREG_B0_UDB04_05_D0
UART_4_BUART_sRX_RxShifter_u0__16BIT_D1_REG EQU CYREG_B0_UDB04_05_D1
UART_4_BUART_sRX_RxShifter_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB04_05_ACTL
UART_4_BUART_sRX_RxShifter_u0__16BIT_F0_REG EQU CYREG_B0_UDB04_05_F0
UART_4_BUART_sRX_RxShifter_u0__16BIT_F1_REG EQU CYREG_B0_UDB04_05_F1
UART_4_BUART_sRX_RxShifter_u0__A0_A1_REG EQU CYREG_B0_UDB04_A0_A1
UART_4_BUART_sRX_RxShifter_u0__A0_REG EQU CYREG_B0_UDB04_A0
UART_4_BUART_sRX_RxShifter_u0__A1_REG EQU CYREG_B0_UDB04_A1
UART_4_BUART_sRX_RxShifter_u0__D0_D1_REG EQU CYREG_B0_UDB04_D0_D1
UART_4_BUART_sRX_RxShifter_u0__D0_REG EQU CYREG_B0_UDB04_D0
UART_4_BUART_sRX_RxShifter_u0__D1_REG EQU CYREG_B0_UDB04_D1
UART_4_BUART_sRX_RxShifter_u0__DP_AUX_CTL_REG EQU CYREG_B0_UDB04_ACTL
UART_4_BUART_sRX_RxShifter_u0__F0_F1_REG EQU CYREG_B0_UDB04_F0_F1
UART_4_BUART_sRX_RxShifter_u0__F0_REG EQU CYREG_B0_UDB04_F0
UART_4_BUART_sRX_RxShifter_u0__F1_REG EQU CYREG_B0_UDB04_F1
UART_4_BUART_sRX_RxShifter_u0__MSK_DP_AUX_CTL_REG EQU CYREG_B0_UDB04_MSK_ACTL
UART_4_BUART_sRX_RxShifter_u0__PER_DP_AUX_CTL_REG EQU CYREG_B0_UDB04_MSK_ACTL
UART_4_BUART_sRX_RxSts__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B1_UDB07_08_ACTL
UART_4_BUART_sRX_RxSts__16BIT_STATUS_REG EQU CYREG_B1_UDB07_08_ST
UART_4_BUART_sRX_RxSts__3__MASK EQU 0x08
UART_4_BUART_sRX_RxSts__3__POS EQU 3
UART_4_BUART_sRX_RxSts__4__MASK EQU 0x10
UART_4_BUART_sRX_RxSts__4__POS EQU 4
UART_4_BUART_sRX_RxSts__5__MASK EQU 0x20
UART_4_BUART_sRX_RxSts__5__POS EQU 5
UART_4_BUART_sRX_RxSts__MASK EQU 0x38
UART_4_BUART_sRX_RxSts__MASK_REG EQU CYREG_B1_UDB07_MSK
UART_4_BUART_sRX_RxSts__STATUS_AUX_CTL_REG EQU CYREG_B1_UDB07_ACTL
UART_4_BUART_sRX_RxSts__STATUS_REG EQU CYREG_B1_UDB07_ST
UART_4_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A0_REG EQU CYREG_B0_UDB14_15_A0
UART_4_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A1_REG EQU CYREG_B0_UDB14_15_A1
UART_4_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D0_REG EQU CYREG_B0_UDB14_15_D0
UART_4_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D1_REG EQU CYREG_B0_UDB14_15_D1
UART_4_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB14_15_ACTL
UART_4_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F0_REG EQU CYREG_B0_UDB14_15_F0
UART_4_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F1_REG EQU CYREG_B0_UDB14_15_F1
UART_4_BUART_sTX_sCLOCK_TxBitClkGen__A0_A1_REG EQU CYREG_B0_UDB14_A0_A1
UART_4_BUART_sTX_sCLOCK_TxBitClkGen__A0_REG EQU CYREG_B0_UDB14_A0
UART_4_BUART_sTX_sCLOCK_TxBitClkGen__A1_REG EQU CYREG_B0_UDB14_A1
UART_4_BUART_sTX_sCLOCK_TxBitClkGen__D0_D1_REG EQU CYREG_B0_UDB14_D0_D1
UART_4_BUART_sTX_sCLOCK_TxBitClkGen__D0_REG EQU CYREG_B0_UDB14_D0
UART_4_BUART_sTX_sCLOCK_TxBitClkGen__D1_REG EQU CYREG_B0_UDB14_D1
UART_4_BUART_sTX_sCLOCK_TxBitClkGen__DP_AUX_CTL_REG EQU CYREG_B0_UDB14_ACTL
UART_4_BUART_sTX_sCLOCK_TxBitClkGen__F0_F1_REG EQU CYREG_B0_UDB14_F0_F1
UART_4_BUART_sTX_sCLOCK_TxBitClkGen__F0_REG EQU CYREG_B0_UDB14_F0
UART_4_BUART_sTX_sCLOCK_TxBitClkGen__F1_REG EQU CYREG_B0_UDB14_F1
UART_4_BUART_sTX_sCLOCK_TxBitClkGen__MSK_DP_AUX_CTL_REG EQU CYREG_B0_UDB14_MSK_ACTL
UART_4_BUART_sTX_sCLOCK_TxBitClkGen__PER_DP_AUX_CTL_REG EQU CYREG_B0_UDB14_MSK_ACTL
UART_4_BUART_sTX_TxShifter_u0__A0_A1_REG EQU CYREG_B0_UDB15_A0_A1
UART_4_BUART_sTX_TxShifter_u0__A0_REG EQU CYREG_B0_UDB15_A0
UART_4_BUART_sTX_TxShifter_u0__A1_REG EQU CYREG_B0_UDB15_A1
UART_4_BUART_sTX_TxShifter_u0__D0_D1_REG EQU CYREG_B0_UDB15_D0_D1
UART_4_BUART_sTX_TxShifter_u0__D0_REG EQU CYREG_B0_UDB15_D0
UART_4_BUART_sTX_TxShifter_u0__D1_REG EQU CYREG_B0_UDB15_D1
UART_4_BUART_sTX_TxShifter_u0__DP_AUX_CTL_REG EQU CYREG_B0_UDB15_ACTL
UART_4_BUART_sTX_TxShifter_u0__F0_F1_REG EQU CYREG_B0_UDB15_F0_F1
UART_4_BUART_sTX_TxShifter_u0__F0_REG EQU CYREG_B0_UDB15_F0
UART_4_BUART_sTX_TxShifter_u0__F1_REG EQU CYREG_B0_UDB15_F1
UART_4_BUART_sTX_TxShifter_u0__MSK_DP_AUX_CTL_REG EQU CYREG_B0_UDB15_MSK_ACTL
UART_4_BUART_sTX_TxShifter_u0__PER_DP_AUX_CTL_REG EQU CYREG_B0_UDB15_MSK_ACTL
UART_4_BUART_sTX_TxSts__0__MASK EQU 0x01
UART_4_BUART_sTX_TxSts__0__POS EQU 0
UART_4_BUART_sTX_TxSts__1__MASK EQU 0x02
UART_4_BUART_sTX_TxSts__1__POS EQU 1
UART_4_BUART_sTX_TxSts__2__MASK EQU 0x04
UART_4_BUART_sTX_TxSts__2__POS EQU 2
UART_4_BUART_sTX_TxSts__3__MASK EQU 0x08
UART_4_BUART_sTX_TxSts__3__POS EQU 3
UART_4_BUART_sTX_TxSts__MASK EQU 0x0F
UART_4_BUART_sTX_TxSts__MASK_REG EQU CYREG_B0_UDB15_MSK
UART_4_BUART_sTX_TxSts__MASK_ST_AUX_CTL_REG EQU CYREG_B0_UDB15_MSK_ACTL
UART_4_BUART_sTX_TxSts__PER_ST_AUX_CTL_REG EQU CYREG_B0_UDB15_MSK_ACTL
UART_4_BUART_sTX_TxSts__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB15_ACTL
UART_4_BUART_sTX_TxSts__STATUS_CNT_REG EQU CYREG_B0_UDB15_ST_CTL
UART_4_BUART_sTX_TxSts__STATUS_CONTROL_REG EQU CYREG_B0_UDB15_ST_CTL
UART_4_BUART_sTX_TxSts__STATUS_REG EQU CYREG_B0_UDB15_ST
UART_4_IntClock__CFG0 EQU CYREG_CLKDIST_DCFG0_CFG0
UART_4_IntClock__CFG1 EQU CYREG_CLKDIST_DCFG0_CFG1
UART_4_IntClock__CFG2 EQU CYREG_CLKDIST_DCFG0_CFG2
UART_4_IntClock__CFG2_SRC_SEL_MASK EQU 0x07
UART_4_IntClock__INDEX EQU 0x00
UART_4_IntClock__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
UART_4_IntClock__PM_ACT_MSK EQU 0x01
UART_4_IntClock__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
UART_4_IntClock__PM_STBY_MSK EQU 0x01

; P_front
P_front__0__INTTYPE EQU CYREG_PICU4_INTTYPE5
P_front__0__MASK EQU 0x20
P_front__0__PC EQU CYREG_PRT4_PC5
P_front__0__PORT EQU 4
P_front__0__SHIFT EQU 5
P_front__AG EQU CYREG_PRT4_AG
P_front__AMUX EQU CYREG_PRT4_AMUX
P_front__BIE EQU CYREG_PRT4_BIE
P_front__BIT_MASK EQU CYREG_PRT4_BIT_MASK
P_front__BYP EQU CYREG_PRT4_BYP
P_front__CTL EQU CYREG_PRT4_CTL
P_front__DM0 EQU CYREG_PRT4_DM0
P_front__DM1 EQU CYREG_PRT4_DM1
P_front__DM2 EQU CYREG_PRT4_DM2
P_front__DR EQU CYREG_PRT4_DR
P_front__INP_DIS EQU CYREG_PRT4_INP_DIS
P_front__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU4_BASE
P_front__LCD_COM_SEG EQU CYREG_PRT4_LCD_COM_SEG
P_front__LCD_EN EQU CYREG_PRT4_LCD_EN
P_front__MASK EQU 0x20
P_front__PORT EQU 4
P_front__PRT EQU CYREG_PRT4_PRT
P_front__PRTDSI__CAPS_SEL EQU CYREG_PRT4_CAPS_SEL
P_front__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT4_DBL_SYNC_IN
P_front__PRTDSI__OE_SEL0 EQU CYREG_PRT4_OE_SEL0
P_front__PRTDSI__OE_SEL1 EQU CYREG_PRT4_OE_SEL1
P_front__PRTDSI__OUT_SEL0 EQU CYREG_PRT4_OUT_SEL0
P_front__PRTDSI__OUT_SEL1 EQU CYREG_PRT4_OUT_SEL1
P_front__PRTDSI__SYNC_OUT EQU CYREG_PRT4_SYNC_OUT
P_front__PS EQU CYREG_PRT4_PS
P_front__SHIFT EQU 5
P_front__SLW EQU CYREG_PRT4_SLW
P_front_left__0__INTTYPE EQU CYREG_PICU3_INTTYPE7
P_front_left__0__MASK EQU 0x80
P_front_left__0__PC EQU CYREG_PRT3_PC7
P_front_left__0__PORT EQU 3
P_front_left__0__SHIFT EQU 7
P_front_left__AG EQU CYREG_PRT3_AG
P_front_left__AMUX EQU CYREG_PRT3_AMUX
P_front_left__BIE EQU CYREG_PRT3_BIE
P_front_left__BIT_MASK EQU CYREG_PRT3_BIT_MASK
P_front_left__BYP EQU CYREG_PRT3_BYP
P_front_left__CTL EQU CYREG_PRT3_CTL
P_front_left__DM0 EQU CYREG_PRT3_DM0
P_front_left__DM1 EQU CYREG_PRT3_DM1
P_front_left__DM2 EQU CYREG_PRT3_DM2
P_front_left__DR EQU CYREG_PRT3_DR
P_front_left__INP_DIS EQU CYREG_PRT3_INP_DIS
P_front_left__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU3_BASE
P_front_left__LCD_COM_SEG EQU CYREG_PRT3_LCD_COM_SEG
P_front_left__LCD_EN EQU CYREG_PRT3_LCD_EN
P_front_left__MASK EQU 0x80
P_front_left__PORT EQU 3
P_front_left__PRT EQU CYREG_PRT3_PRT
P_front_left__PRTDSI__CAPS_SEL EQU CYREG_PRT3_CAPS_SEL
P_front_left__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT3_DBL_SYNC_IN
P_front_left__PRTDSI__OE_SEL0 EQU CYREG_PRT3_OE_SEL0
P_front_left__PRTDSI__OE_SEL1 EQU CYREG_PRT3_OE_SEL1
P_front_left__PRTDSI__OUT_SEL0 EQU CYREG_PRT3_OUT_SEL0
P_front_left__PRTDSI__OUT_SEL1 EQU CYREG_PRT3_OUT_SEL1
P_front_left__PRTDSI__SYNC_OUT EQU CYREG_PRT3_SYNC_OUT
P_front_left__PS EQU CYREG_PRT3_PS
P_front_left__SHIFT EQU 7
P_front_left__SLW EQU CYREG_PRT3_SLW
P_front_right__0__INTTYPE EQU CYREG_PICU4_INTTYPE7
P_front_right__0__MASK EQU 0x80
P_front_right__0__PC EQU CYREG_PRT4_PC7
P_front_right__0__PORT EQU 4
P_front_right__0__SHIFT EQU 7
P_front_right__AG EQU CYREG_PRT4_AG
P_front_right__AMUX EQU CYREG_PRT4_AMUX
P_front_right__BIE EQU CYREG_PRT4_BIE
P_front_right__BIT_MASK EQU CYREG_PRT4_BIT_MASK
P_front_right__BYP EQU CYREG_PRT4_BYP
P_front_right__CTL EQU CYREG_PRT4_CTL
P_front_right__DM0 EQU CYREG_PRT4_DM0
P_front_right__DM1 EQU CYREG_PRT4_DM1
P_front_right__DM2 EQU CYREG_PRT4_DM2
P_front_right__DR EQU CYREG_PRT4_DR
P_front_right__INP_DIS EQU CYREG_PRT4_INP_DIS
P_front_right__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU4_BASE
P_front_right__LCD_COM_SEG EQU CYREG_PRT4_LCD_COM_SEG
P_front_right__LCD_EN EQU CYREG_PRT4_LCD_EN
P_front_right__MASK EQU 0x80
P_front_right__PORT EQU 4
P_front_right__PRT EQU CYREG_PRT4_PRT
P_front_right__PRTDSI__CAPS_SEL EQU CYREG_PRT4_CAPS_SEL
P_front_right__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT4_DBL_SYNC_IN
P_front_right__PRTDSI__OE_SEL0 EQU CYREG_PRT4_OE_SEL0
P_front_right__PRTDSI__OE_SEL1 EQU CYREG_PRT4_OE_SEL1
P_front_right__PRTDSI__OUT_SEL0 EQU CYREG_PRT4_OUT_SEL0
P_front_right__PRTDSI__OUT_SEL1 EQU CYREG_PRT4_OUT_SEL1
P_front_right__PRTDSI__SYNC_OUT EQU CYREG_PRT4_SYNC_OUT
P_front_right__PS EQU CYREG_PRT4_PS
P_front_right__SHIFT EQU 7
P_front_right__SLW EQU CYREG_PRT4_SLW

; P_left_1
P_left_1__0__INTTYPE EQU CYREG_PICU3_INTTYPE5
P_left_1__0__MASK EQU 0x20
P_left_1__0__PC EQU CYREG_PRT3_PC5
P_left_1__0__PORT EQU 3
P_left_1__0__SHIFT EQU 5
P_left_1__AG EQU CYREG_PRT3_AG
P_left_1__AMUX EQU CYREG_PRT3_AMUX
P_left_1__BIE EQU CYREG_PRT3_BIE
P_left_1__BIT_MASK EQU CYREG_PRT3_BIT_MASK
P_left_1__BYP EQU CYREG_PRT3_BYP
P_left_1__CTL EQU CYREG_PRT3_CTL
P_left_1__DM0 EQU CYREG_PRT3_DM0
P_left_1__DM1 EQU CYREG_PRT3_DM1
P_left_1__DM2 EQU CYREG_PRT3_DM2
P_left_1__DR EQU CYREG_PRT3_DR
P_left_1__INP_DIS EQU CYREG_PRT3_INP_DIS
P_left_1__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU3_BASE
P_left_1__LCD_COM_SEG EQU CYREG_PRT3_LCD_COM_SEG
P_left_1__LCD_EN EQU CYREG_PRT3_LCD_EN
P_left_1__MASK EQU 0x20
P_left_1__PORT EQU 3
P_left_1__PRT EQU CYREG_PRT3_PRT
P_left_1__PRTDSI__CAPS_SEL EQU CYREG_PRT3_CAPS_SEL
P_left_1__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT3_DBL_SYNC_IN
P_left_1__PRTDSI__OE_SEL0 EQU CYREG_PRT3_OE_SEL0
P_left_1__PRTDSI__OE_SEL1 EQU CYREG_PRT3_OE_SEL1
P_left_1__PRTDSI__OUT_SEL0 EQU CYREG_PRT3_OUT_SEL0
P_left_1__PRTDSI__OUT_SEL1 EQU CYREG_PRT3_OUT_SEL1
P_left_1__PRTDSI__SYNC_OUT EQU CYREG_PRT3_SYNC_OUT
P_left_1__PS EQU CYREG_PRT3_PS
P_left_1__SHIFT EQU 5
P_left_1__SLW EQU CYREG_PRT3_SLW

; P_left_2
P_left_2__0__INTTYPE EQU CYREG_PICU3_INTTYPE3
P_left_2__0__MASK EQU 0x08
P_left_2__0__PC EQU CYREG_PRT3_PC3
P_left_2__0__PORT EQU 3
P_left_2__0__SHIFT EQU 3
P_left_2__AG EQU CYREG_PRT3_AG
P_left_2__AMUX EQU CYREG_PRT3_AMUX
P_left_2__BIE EQU CYREG_PRT3_BIE
P_left_2__BIT_MASK EQU CYREG_PRT3_BIT_MASK
P_left_2__BYP EQU CYREG_PRT3_BYP
P_left_2__CTL EQU CYREG_PRT3_CTL
P_left_2__DM0 EQU CYREG_PRT3_DM0
P_left_2__DM1 EQU CYREG_PRT3_DM1
P_left_2__DM2 EQU CYREG_PRT3_DM2
P_left_2__DR EQU CYREG_PRT3_DR
P_left_2__INP_DIS EQU CYREG_PRT3_INP_DIS
P_left_2__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU3_BASE
P_left_2__LCD_COM_SEG EQU CYREG_PRT3_LCD_COM_SEG
P_left_2__LCD_EN EQU CYREG_PRT3_LCD_EN
P_left_2__MASK EQU 0x08
P_left_2__PORT EQU 3
P_left_2__PRT EQU CYREG_PRT3_PRT
P_left_2__PRTDSI__CAPS_SEL EQU CYREG_PRT3_CAPS_SEL
P_left_2__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT3_DBL_SYNC_IN
P_left_2__PRTDSI__OE_SEL0 EQU CYREG_PRT3_OE_SEL0
P_left_2__PRTDSI__OE_SEL1 EQU CYREG_PRT3_OE_SEL1
P_left_2__PRTDSI__OUT_SEL0 EQU CYREG_PRT3_OUT_SEL0
P_left_2__PRTDSI__OUT_SEL1 EQU CYREG_PRT3_OUT_SEL1
P_left_2__PRTDSI__SYNC_OUT EQU CYREG_PRT3_SYNC_OUT
P_left_2__PS EQU CYREG_PRT3_PS
P_left_2__SHIFT EQU 3
P_left_2__SLW EQU CYREG_PRT3_SLW

; P_right_1
P_right_1__0__INTTYPE EQU CYREG_PICU0_INTTYPE1
P_right_1__0__MASK EQU 0x02
P_right_1__0__PC EQU CYREG_PRT0_PC1
P_right_1__0__PORT EQU 0
P_right_1__0__SHIFT EQU 1
P_right_1__AG EQU CYREG_PRT0_AG
P_right_1__AMUX EQU CYREG_PRT0_AMUX
P_right_1__BIE EQU CYREG_PRT0_BIE
P_right_1__BIT_MASK EQU CYREG_PRT0_BIT_MASK
P_right_1__BYP EQU CYREG_PRT0_BYP
P_right_1__CTL EQU CYREG_PRT0_CTL
P_right_1__DM0 EQU CYREG_PRT0_DM0
P_right_1__DM1 EQU CYREG_PRT0_DM1
P_right_1__DM2 EQU CYREG_PRT0_DM2
P_right_1__DR EQU CYREG_PRT0_DR
P_right_1__INP_DIS EQU CYREG_PRT0_INP_DIS
P_right_1__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU0_BASE
P_right_1__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
P_right_1__LCD_EN EQU CYREG_PRT0_LCD_EN
P_right_1__MASK EQU 0x02
P_right_1__PORT EQU 0
P_right_1__PRT EQU CYREG_PRT0_PRT
P_right_1__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
P_right_1__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
P_right_1__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
P_right_1__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
P_right_1__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
P_right_1__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
P_right_1__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
P_right_1__PS EQU CYREG_PRT0_PS
P_right_1__SHIFT EQU 1
P_right_1__SLW EQU CYREG_PRT0_SLW

; P_right_2
P_right_2__0__INTTYPE EQU CYREG_PICU0_INTTYPE3
P_right_2__0__MASK EQU 0x08
P_right_2__0__PC EQU CYREG_PRT0_PC3
P_right_2__0__PORT EQU 0
P_right_2__0__SHIFT EQU 3
P_right_2__AG EQU CYREG_PRT0_AG
P_right_2__AMUX EQU CYREG_PRT0_AMUX
P_right_2__BIE EQU CYREG_PRT0_BIE
P_right_2__BIT_MASK EQU CYREG_PRT0_BIT_MASK
P_right_2__BYP EQU CYREG_PRT0_BYP
P_right_2__CTL EQU CYREG_PRT0_CTL
P_right_2__DM0 EQU CYREG_PRT0_DM0
P_right_2__DM1 EQU CYREG_PRT0_DM1
P_right_2__DM2 EQU CYREG_PRT0_DM2
P_right_2__DR EQU CYREG_PRT0_DR
P_right_2__INP_DIS EQU CYREG_PRT0_INP_DIS
P_right_2__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU0_BASE
P_right_2__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
P_right_2__LCD_EN EQU CYREG_PRT0_LCD_EN
P_right_2__MASK EQU 0x08
P_right_2__PORT EQU 0
P_right_2__PRT EQU CYREG_PRT0_PRT
P_right_2__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
P_right_2__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
P_right_2__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
P_right_2__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
P_right_2__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
P_right_2__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
P_right_2__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
P_right_2__PS EQU CYREG_PRT0_PS
P_right_2__SHIFT EQU 3
P_right_2__SLW EQU CYREG_PRT0_SLW

; servo_pwm
servo_pwm__0__INTTYPE EQU CYREG_PICU3_INTTYPE0
servo_pwm__0__MASK EQU 0x01
servo_pwm__0__PC EQU CYREG_PRT3_PC0
servo_pwm__0__PORT EQU 3
servo_pwm__0__SHIFT EQU 0
servo_pwm__AG EQU CYREG_PRT3_AG
servo_pwm__AMUX EQU CYREG_PRT3_AMUX
servo_pwm__BIE EQU CYREG_PRT3_BIE
servo_pwm__BIT_MASK EQU CYREG_PRT3_BIT_MASK
servo_pwm__BYP EQU CYREG_PRT3_BYP
servo_pwm__CTL EQU CYREG_PRT3_CTL
servo_pwm__DM0 EQU CYREG_PRT3_DM0
servo_pwm__DM1 EQU CYREG_PRT3_DM1
servo_pwm__DM2 EQU CYREG_PRT3_DM2
servo_pwm__DR EQU CYREG_PRT3_DR
servo_pwm__INP_DIS EQU CYREG_PRT3_INP_DIS
servo_pwm__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU3_BASE
servo_pwm__LCD_COM_SEG EQU CYREG_PRT3_LCD_COM_SEG
servo_pwm__LCD_EN EQU CYREG_PRT3_LCD_EN
servo_pwm__MASK EQU 0x01
servo_pwm__PORT EQU 3
servo_pwm__PRT EQU CYREG_PRT3_PRT
servo_pwm__PRTDSI__CAPS_SEL EQU CYREG_PRT3_CAPS_SEL
servo_pwm__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT3_DBL_SYNC_IN
servo_pwm__PRTDSI__OE_SEL0 EQU CYREG_PRT3_OE_SEL0
servo_pwm__PRTDSI__OE_SEL1 EQU CYREG_PRT3_OE_SEL1
servo_pwm__PRTDSI__OUT_SEL0 EQU CYREG_PRT3_OUT_SEL0
servo_pwm__PRTDSI__OUT_SEL1 EQU CYREG_PRT3_OUT_SEL1
servo_pwm__PRTDSI__SYNC_OUT EQU CYREG_PRT3_SYNC_OUT
servo_pwm__PS EQU CYREG_PRT3_PS
servo_pwm__SHIFT EQU 0
servo_pwm__SLW EQU CYREG_PRT3_SLW

; back_interrupt
back_interrupt__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
back_interrupt__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
back_interrupt__INTC_MASK EQU 0x02
back_interrupt__INTC_NUMBER EQU 1
back_interrupt__INTC_PRIOR_NUM EQU 7
back_interrupt__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_1
back_interrupt__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
back_interrupt__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

; turn_interrupt
turn_interrupt__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
turn_interrupt__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
turn_interrupt__INTC_MASK EQU 0x80
turn_interrupt__INTC_NUMBER EQU 7
turn_interrupt__INTC_PRIOR_NUM EQU 7
turn_interrupt__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_7
turn_interrupt__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
turn_interrupt__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

; front_interrupt
front_interrupt__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
front_interrupt__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
front_interrupt__INTC_MASK EQU 0x10
front_interrupt__INTC_NUMBER EQU 4
front_interrupt__INTC_PRIOR_NUM EQU 7
front_interrupt__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_4
front_interrupt__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
front_interrupt__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

; back_left_interrupt
back_left_interrupt__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
back_left_interrupt__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
back_left_interrupt__INTC_MASK EQU 0x04
back_left_interrupt__INTC_NUMBER EQU 2
back_left_interrupt__INTC_PRIOR_NUM EQU 7
back_left_interrupt__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_2
back_left_interrupt__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
back_left_interrupt__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

; back_right_interrupt
back_right_interrupt__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
back_right_interrupt__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
back_right_interrupt__INTC_MASK EQU 0x08
back_right_interrupt__INTC_NUMBER EQU 3
back_right_interrupt__INTC_PRIOR_NUM EQU 7
back_right_interrupt__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_3
back_right_interrupt__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
back_right_interrupt__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

; front_left_interrupt
front_left_interrupt__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
front_left_interrupt__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
front_left_interrupt__INTC_MASK EQU 0x20
front_left_interrupt__INTC_NUMBER EQU 5
front_left_interrupt__INTC_PRIOR_NUM EQU 7
front_left_interrupt__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_5
front_left_interrupt__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
front_left_interrupt__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

; front_right_interrupt
front_right_interrupt__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
front_right_interrupt__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
front_right_interrupt__INTC_MASK EQU 0x40
front_right_interrupt__INTC_NUMBER EQU 6
front_right_interrupt__INTC_PRIOR_NUM EQU 7
front_right_interrupt__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_6
front_right_interrupt__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
front_right_interrupt__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

; Miscellaneous
BCLK__BUS_CLK__HZ EQU 24000000
BCLK__BUS_CLK__KHZ EQU 24000
BCLK__BUS_CLK__MHZ EQU 24
CYDEV_CHIP_DIE_LEOPARD EQU 1
CYDEV_CHIP_DIE_PSOC4A EQU 26
CYDEV_CHIP_DIE_PSOC5LP EQU 2
CYDEV_CHIP_DIE_PSOC5TM EQU 3
CYDEV_CHIP_DIE_TMA4 EQU 4
CYDEV_CHIP_DIE_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_FM0P EQU 5
CYDEV_CHIP_FAMILY_FM3 EQU 6
CYDEV_CHIP_FAMILY_FM4 EQU 7
CYDEV_CHIP_FAMILY_PSOC3 EQU 1
CYDEV_CHIP_FAMILY_PSOC4 EQU 2
CYDEV_CHIP_FAMILY_PSOC5 EQU 3
CYDEV_CHIP_FAMILY_PSOC6 EQU 4
CYDEV_CHIP_FAMILY_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_USED EQU CYDEV_CHIP_FAMILY_PSOC5
CYDEV_CHIP_JTAG_ID EQU 0x2E123069
CYDEV_CHIP_MEMBER_3A EQU 1
CYDEV_CHIP_MEMBER_4A EQU 26
CYDEV_CHIP_MEMBER_4AA EQU 25
CYDEV_CHIP_MEMBER_4AB EQU 30
CYDEV_CHIP_MEMBER_4AC EQU 14
CYDEV_CHIP_MEMBER_4AD EQU 15
CYDEV_CHIP_MEMBER_4AE EQU 16
CYDEV_CHIP_MEMBER_4D EQU 20
CYDEV_CHIP_MEMBER_4E EQU 6
CYDEV_CHIP_MEMBER_4F EQU 27
CYDEV_CHIP_MEMBER_4G EQU 4
CYDEV_CHIP_MEMBER_4H EQU 24
CYDEV_CHIP_MEMBER_4I EQU 32
CYDEV_CHIP_MEMBER_4J EQU 21
CYDEV_CHIP_MEMBER_4K EQU 22
CYDEV_CHIP_MEMBER_4L EQU 31
CYDEV_CHIP_MEMBER_4M EQU 29
CYDEV_CHIP_MEMBER_4N EQU 11
CYDEV_CHIP_MEMBER_4O EQU 8
CYDEV_CHIP_MEMBER_4P EQU 28
CYDEV_CHIP_MEMBER_4Q EQU 17
CYDEV_CHIP_MEMBER_4R EQU 9
CYDEV_CHIP_MEMBER_4S EQU 12
CYDEV_CHIP_MEMBER_4T EQU 10
CYDEV_CHIP_MEMBER_4U EQU 5
CYDEV_CHIP_MEMBER_4V EQU 23
CYDEV_CHIP_MEMBER_4W EQU 13
CYDEV_CHIP_MEMBER_4X EQU 7
CYDEV_CHIP_MEMBER_4Y EQU 18
CYDEV_CHIP_MEMBER_4Z EQU 19
CYDEV_CHIP_MEMBER_5A EQU 3
CYDEV_CHIP_MEMBER_5B EQU 2
CYDEV_CHIP_MEMBER_6A EQU 33
CYDEV_CHIP_MEMBER_FM3 EQU 37
CYDEV_CHIP_MEMBER_FM4 EQU 38
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE1 EQU 34
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE2 EQU 35
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE3 EQU 36
CYDEV_CHIP_MEMBER_UNKNOWN EQU 0
CYDEV_CHIP_MEMBER_USED EQU CYDEV_CHIP_MEMBER_5B
CYDEV_CHIP_DIE_EXPECT EQU CYDEV_CHIP_MEMBER_USED
CYDEV_CHIP_DIE_ACTUAL EQU CYDEV_CHIP_DIE_EXPECT
CYDEV_CHIP_REV_LEOPARD_ES1 EQU 0
CYDEV_CHIP_REV_LEOPARD_ES2 EQU 1
CYDEV_CHIP_REV_LEOPARD_ES3 EQU 3
CYDEV_CHIP_REV_LEOPARD_PRODUCTION EQU 3
CYDEV_CHIP_REV_PSOC4A_ES0 EQU 17
CYDEV_CHIP_REV_PSOC4A_PRODUCTION EQU 17
CYDEV_CHIP_REV_PSOC5LP_ES0 EQU 0
CYDEV_CHIP_REV_PSOC5LP_PRODUCTION EQU 0
CYDEV_CHIP_REV_PSOC5TM_ES0 EQU 0
CYDEV_CHIP_REV_PSOC5TM_ES1 EQU 1
CYDEV_CHIP_REV_PSOC5TM_PRODUCTION EQU 1
CYDEV_CHIP_REV_TMA4_ES EQU 17
CYDEV_CHIP_REV_TMA4_ES2 EQU 33
CYDEV_CHIP_REV_TMA4_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_3A_ES1 EQU 0
CYDEV_CHIP_REVISION_3A_ES2 EQU 1
CYDEV_CHIP_REVISION_3A_ES3 EQU 3
CYDEV_CHIP_REVISION_3A_PRODUCTION EQU 3
CYDEV_CHIP_REVISION_4A_ES0 EQU 17
CYDEV_CHIP_REVISION_4A_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4AA_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4AB_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4AC_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4AD_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4AE_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4D_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4E_CCG2_NO_USBPD EQU 0
CYDEV_CHIP_REVISION_4E_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION_256DMA EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION_256K EQU 0
CYDEV_CHIP_REVISION_4G_ES EQU 17
CYDEV_CHIP_REVISION_4G_ES2 EQU 33
CYDEV_CHIP_REVISION_4G_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4H_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4I_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4J_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4K_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4L_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4M_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4N_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4O_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4P_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4Q_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4R_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4S_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4T_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4U_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4V_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4W_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4X_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4Y_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4Z_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_5A_ES0 EQU 0
CYDEV_CHIP_REVISION_5A_ES1 EQU 1
CYDEV_CHIP_REVISION_5A_PRODUCTION EQU 1
CYDEV_CHIP_REVISION_5B_ES0 EQU 0
CYDEV_CHIP_REVISION_5B_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_6A_ES EQU 17
CYDEV_CHIP_REVISION_6A_NO_UDB EQU 33
CYDEV_CHIP_REVISION_6A_PRODUCTION EQU 33
CYDEV_CHIP_REVISION_FM3_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_FM4_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE1_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE2_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE3_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_USED EQU CYDEV_CHIP_REVISION_5B_PRODUCTION
CYDEV_CHIP_REV_EXPECT EQU CYDEV_CHIP_REVISION_USED
CYDEV_CONFIG_FASTBOOT_ENABLED EQU 1
CYDEV_CONFIG_UNUSED_IO_AllowButWarn EQU 0
CYDEV_CONFIG_UNUSED_IO EQU CYDEV_CONFIG_UNUSED_IO_AllowButWarn
CYDEV_CONFIG_UNUSED_IO_AllowWithInfo EQU 1
CYDEV_CONFIG_UNUSED_IO_Disallowed EQU 2
CYDEV_CONFIGURATION_COMPRESSED EQU 1
CYDEV_CONFIGURATION_DMA EQU 0
CYDEV_CONFIGURATION_ECC EQU 1
CYDEV_CONFIGURATION_IMOENABLED EQU CYDEV_CONFIG_FASTBOOT_ENABLED
CYDEV_CONFIGURATION_MODE_COMPRESSED EQU 0
CYDEV_CONFIGURATION_MODE EQU CYDEV_CONFIGURATION_MODE_COMPRESSED
CYDEV_CONFIGURATION_MODE_DMA EQU 2
CYDEV_CONFIGURATION_MODE_UNCOMPRESSED EQU 1
CYDEV_DEBUG_ENABLE_MASK EQU 0x20
CYDEV_DEBUG_ENABLE_REGISTER EQU CYREG_MLOGIC_DEBUG
CYDEV_DEBUGGING_DPS_Disable EQU 3
CYDEV_DEBUGGING_DPS_JTAG_4 EQU 1
CYDEV_DEBUGGING_DPS_JTAG_5 EQU 0
CYDEV_DEBUGGING_DPS_SWD EQU 2
CYDEV_DEBUGGING_DPS_SWD_SWV EQU 6
CYDEV_DEBUGGING_DPS EQU CYDEV_DEBUGGING_DPS_SWD_SWV
CYDEV_DEBUGGING_ENABLE EQU 1
CYDEV_DEBUGGING_XRES EQU 0
CYDEV_DMA_CHANNELS_AVAILABLE EQU 24
CYDEV_ECC_ENABLE EQU 0
CYDEV_HEAP_SIZE EQU 0x80
CYDEV_INSTRUCT_CACHE_ENABLED EQU 1
CYDEV_INTR_RISING EQU 0x00000081
CYDEV_IS_EXPORTING_CODE EQU 0
CYDEV_IS_IMPORTING_CODE EQU 0
CYDEV_PROJ_TYPE EQU 0
CYDEV_PROJ_TYPE_BOOTLOADER EQU 1
CYDEV_PROJ_TYPE_LAUNCHER EQU 5
CYDEV_PROJ_TYPE_LOADABLE EQU 2
CYDEV_PROJ_TYPE_LOADABLEANDBOOTLOADER EQU 4
CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER EQU 3
CYDEV_PROJ_TYPE_STANDARD EQU 0
CYDEV_PROTECTION_ENABLE EQU 0
CYDEV_STACK_SIZE EQU 0x0800
CYDEV_USE_BUNDLED_CMSIS EQU 1
CYDEV_VARIABLE_VDDA EQU 0
CYDEV_VDDA_MV EQU 5000
CYDEV_VDDD_MV EQU 5000
CYDEV_VDDIO0_MV EQU 5000
CYDEV_VDDIO1_MV EQU 5000
CYDEV_VDDIO2_MV EQU 5000
CYDEV_VDDIO3_MV EQU 5000
CYDEV_VIO0_MV EQU 5000
CYDEV_VIO1_MV EQU 5000
CYDEV_VIO2_MV EQU 5000
CYDEV_VIO3_MV EQU 5000
CYIPBLOCK_ARM_CM3_VERSION EQU 0
CYIPBLOCK_P3_ANAIF_VERSION EQU 0
CYIPBLOCK_P3_CAN_VERSION EQU 0
CYIPBLOCK_P3_CAPSENSE_VERSION EQU 0
CYIPBLOCK_P3_COMP_VERSION EQU 0
CYIPBLOCK_P3_DECIMATOR_VERSION EQU 0
CYIPBLOCK_P3_DFB_VERSION EQU 0
CYIPBLOCK_P3_DMA_VERSION EQU 0
CYIPBLOCK_P3_DRQ_VERSION EQU 0
CYIPBLOCK_P3_DSM_VERSION EQU 0
CYIPBLOCK_P3_EMIF_VERSION EQU 0
CYIPBLOCK_P3_I2C_VERSION EQU 0
CYIPBLOCK_P3_LCD_VERSION EQU 0
CYIPBLOCK_P3_LPF_VERSION EQU 0
CYIPBLOCK_P3_OPAMP_VERSION EQU 0
CYIPBLOCK_P3_PM_VERSION EQU 0
CYIPBLOCK_P3_SCCT_VERSION EQU 0
CYIPBLOCK_P3_TIMER_VERSION EQU 0
CYIPBLOCK_P3_USB_VERSION EQU 0
CYIPBLOCK_P3_VIDAC_VERSION EQU 0
CYIPBLOCK_P3_VREF_VERSION EQU 0
CYIPBLOCK_S8_GPIO_VERSION EQU 0
CYIPBLOCK_S8_IRQ_VERSION EQU 0
CYIPBLOCK_S8_SAR_VERSION EQU 0
CYIPBLOCK_S8_SIO_VERSION EQU 0
CYIPBLOCK_S8_UDB_VERSION EQU 0
DMA_CHANNELS_USED__MASK0 EQU 0x00000000
CYDEV_BOOTLOADER_ENABLE EQU 0
    ENDIF
    END
