// Seed: 2130969415
module module_0 (
    input uwire id_0,
    input wand id_1,
    input supply1 id_2,
    input tri1 id_3,
    input wire id_4
    , id_17,
    input tri0 id_5,
    input uwire id_6,
    input uwire id_7,
    input tri0 id_8,
    input uwire id_9,
    output wire id_10,
    input wor id_11,
    input tri0 id_12,
    input uwire id_13,
    output wor id_14,
    input wor id_15
);
  logic id_18;
endmodule
module module_1 (
    input tri1 id_0
    , id_12,
    output wor id_1,
    input wand id_2,
    output wire id_3,
    output uwire id_4,
    output tri1 id_5,
    input tri id_6,
    output tri0 id_7,
    output uwire id_8,
    output wire id_9,
    output supply0 id_10
);
  wire id_13 = id_6;
  wire id_14 = id_6;
  module_0 modCall_1 (
      id_6,
      id_0,
      id_6,
      id_0,
      id_0,
      id_2,
      id_6,
      id_6,
      id_6,
      id_2,
      id_10,
      id_2,
      id_2,
      id_6,
      id_9,
      id_2
  );
  assign id_4 = id_2;
endmodule
