ARM GAS  /tmp/ccFIVAwK.s 			page 1


   1              		.cpu cortex-m4
   2              		.arch armv7e-m
   3              		.fpu fpv4-sp-d16
   4              		.eabi_attribute 27, 1
   5              		.eabi_attribute 28, 1
   6              		.eabi_attribute 20, 1
   7              		.eabi_attribute 21, 1
   8              		.eabi_attribute 23, 3
   9              		.eabi_attribute 24, 1
  10              		.eabi_attribute 25, 1
  11              		.eabi_attribute 26, 1
  12              		.eabi_attribute 30, 6
  13              		.eabi_attribute 34, 1
  14              		.eabi_attribute 18, 4
  15              		.file	"stm32l475e_iot01_qspi.c"
  16              		.text
  17              	.Ltext0:
  18              		.cfi_sections	.debug_frame
  19              		.file 1 "Drivers/BSP/B-L475E-IOT01/stm32l475e_iot01_qspi.c"
  20              		.section	.rodata.CHANNEL_OFFSET_TAB,"a"
  21              		.align	2
  24              	CHANNEL_OFFSET_TAB:
  25 0000 081C3044 		.ascii	"\010\0340DXl\200"
  25      586C80
  26              		.global	QSPIHandle
  27              		.section	.bss.QSPIHandle,"aw",%nobits
  28              		.align	2
  31              	QSPIHandle:
  32 0000 00000000 		.space	68
  32      00000000 
  32      00000000 
  32      00000000 
  32      00000000 
  33              		.section	.text.BSP_QSPI_Init,"ax",%progbits
  34              		.align	1
  35              		.global	BSP_QSPI_Init
  36              		.syntax unified
  37              		.thumb
  38              		.thumb_func
  40              	BSP_QSPI_Init:
  41              	.LFB445:
   1:Drivers/BSP/B-L475E-IOT01/stm32l475e_iot01_qspi.c **** /**
   2:Drivers/BSP/B-L475E-IOT01/stm32l475e_iot01_qspi.c ****   ******************************************************************************
   3:Drivers/BSP/B-L475E-IOT01/stm32l475e_iot01_qspi.c ****   * @file    stm32l475e_iot01_qspi.c
   4:Drivers/BSP/B-L475E-IOT01/stm32l475e_iot01_qspi.c ****   * @author  MCD Application Team
   5:Drivers/BSP/B-L475E-IOT01/stm32l475e_iot01_qspi.c ****   * @brief   This file includes a standard driver for the MX25R6435F QSPI 
   6:Drivers/BSP/B-L475E-IOT01/stm32l475e_iot01_qspi.c ****   *          memory mounted on STM32L475E IOT01 board.
   7:Drivers/BSP/B-L475E-IOT01/stm32l475e_iot01_qspi.c ****   @verbatim
   8:Drivers/BSP/B-L475E-IOT01/stm32l475e_iot01_qspi.c ****   ==============================================================================
   9:Drivers/BSP/B-L475E-IOT01/stm32l475e_iot01_qspi.c ****                      ##### How to use this driver #####
  10:Drivers/BSP/B-L475E-IOT01/stm32l475e_iot01_qspi.c ****   ==============================================================================  
  11:Drivers/BSP/B-L475E-IOT01/stm32l475e_iot01_qspi.c ****   [..] 
  12:Drivers/BSP/B-L475E-IOT01/stm32l475e_iot01_qspi.c ****    (#) This driver is used to drive the MX25R6435F QSPI external 
  13:Drivers/BSP/B-L475E-IOT01/stm32l475e_iot01_qspi.c ****        memory mounted on STM32L475E IOT01 board.
  14:Drivers/BSP/B-L475E-IOT01/stm32l475e_iot01_qspi.c ****        
  15:Drivers/BSP/B-L475E-IOT01/stm32l475e_iot01_qspi.c ****    (#) This driver need a specific component driver (MX25R6435F) to be included with.
  16:Drivers/BSP/B-L475E-IOT01/stm32l475e_iot01_qspi.c **** 
ARM GAS  /tmp/ccFIVAwK.s 			page 2


  17:Drivers/BSP/B-L475E-IOT01/stm32l475e_iot01_qspi.c ****    (#) Initialization steps:
  18:Drivers/BSP/B-L475E-IOT01/stm32l475e_iot01_qspi.c ****        (++) Initialize the QPSI external memory using the BSP_QSPI_Init() function. This 
  19:Drivers/BSP/B-L475E-IOT01/stm32l475e_iot01_qspi.c ****             function includes the MSP layer hardware resources initialization and the
  20:Drivers/BSP/B-L475E-IOT01/stm32l475e_iot01_qspi.c ****             QSPI interface with the external memory. The BSP_QSPI_DeInit() can be used 
  21:Drivers/BSP/B-L475E-IOT01/stm32l475e_iot01_qspi.c ****             to deactivate the QSPI interface.
  22:Drivers/BSP/B-L475E-IOT01/stm32l475e_iot01_qspi.c ****   
  23:Drivers/BSP/B-L475E-IOT01/stm32l475e_iot01_qspi.c ****    (#) QSPI memory operations
  24:Drivers/BSP/B-L475E-IOT01/stm32l475e_iot01_qspi.c ****        (++) QSPI memory can be accessed with read/write operations once it is
  25:Drivers/BSP/B-L475E-IOT01/stm32l475e_iot01_qspi.c ****             initialized.
  26:Drivers/BSP/B-L475E-IOT01/stm32l475e_iot01_qspi.c ****             Read/write operation can be performed with AHB access using the functions
  27:Drivers/BSP/B-L475E-IOT01/stm32l475e_iot01_qspi.c ****             BSP_QSPI_Read()/BSP_QSPI_Write().
  28:Drivers/BSP/B-L475E-IOT01/stm32l475e_iot01_qspi.c ****        (++) The function to the QSPI memory in memory-mapped mode is possible after 
  29:Drivers/BSP/B-L475E-IOT01/stm32l475e_iot01_qspi.c ****             the call of the function BSP_QSPI_EnableMemoryMappedMode().
  30:Drivers/BSP/B-L475E-IOT01/stm32l475e_iot01_qspi.c ****        (++) The function BSP_QSPI_GetInfo() returns the configuration of the QSPI memory. 
  31:Drivers/BSP/B-L475E-IOT01/stm32l475e_iot01_qspi.c ****             (see the QSPI memory data sheet)
  32:Drivers/BSP/B-L475E-IOT01/stm32l475e_iot01_qspi.c ****        (++) Perform erase block operation using the function BSP_QSPI_Erase_Block() and by
  33:Drivers/BSP/B-L475E-IOT01/stm32l475e_iot01_qspi.c ****             specifying the block address. You can perform an erase operation of the whole 
  34:Drivers/BSP/B-L475E-IOT01/stm32l475e_iot01_qspi.c ****             chip by calling the function BSP_QSPI_Erase_Chip(). 
  35:Drivers/BSP/B-L475E-IOT01/stm32l475e_iot01_qspi.c ****        (++) The function BSP_QSPI_GetStatus() returns the current status of the QSPI memory. 
  36:Drivers/BSP/B-L475E-IOT01/stm32l475e_iot01_qspi.c ****             (see the QSPI memory data sheet)
  37:Drivers/BSP/B-L475E-IOT01/stm32l475e_iot01_qspi.c ****        (++) Perform erase sector operation using the function BSP_QSPI_Erase_Sector()
  38:Drivers/BSP/B-L475E-IOT01/stm32l475e_iot01_qspi.c ****             which is not blocking. So the function BSP_QSPI_GetStatus() should be used
  39:Drivers/BSP/B-L475E-IOT01/stm32l475e_iot01_qspi.c ****             to check if the memory is busy, and the functions BSP_QSPI_SuspendErase()/
  40:Drivers/BSP/B-L475E-IOT01/stm32l475e_iot01_qspi.c ****             BSP_QSPI_ResumeErase() can be used to perform other operations during the 
  41:Drivers/BSP/B-L475E-IOT01/stm32l475e_iot01_qspi.c ****             sector erase.
  42:Drivers/BSP/B-L475E-IOT01/stm32l475e_iot01_qspi.c ****        (++) Deep power down of the QSPI memory is managed with the call of the functions
  43:Drivers/BSP/B-L475E-IOT01/stm32l475e_iot01_qspi.c ****             BSP_QSPI_EnterDeepPowerDown()/BSP_QSPI_LeaveDeepPowerDown()
  44:Drivers/BSP/B-L475E-IOT01/stm32l475e_iot01_qspi.c ****   @endverbatim
  45:Drivers/BSP/B-L475E-IOT01/stm32l475e_iot01_qspi.c ****   ******************************************************************************
  46:Drivers/BSP/B-L475E-IOT01/stm32l475e_iot01_qspi.c ****   * @attention
  47:Drivers/BSP/B-L475E-IOT01/stm32l475e_iot01_qspi.c ****   *
  48:Drivers/BSP/B-L475E-IOT01/stm32l475e_iot01_qspi.c ****   * Copyright (c) 2017 STMicroelectronics.
  49:Drivers/BSP/B-L475E-IOT01/stm32l475e_iot01_qspi.c ****   * All rights reserved.
  50:Drivers/BSP/B-L475E-IOT01/stm32l475e_iot01_qspi.c ****   *
  51:Drivers/BSP/B-L475E-IOT01/stm32l475e_iot01_qspi.c ****   * This software is licensed under terms that can be found in the LICENSE file
  52:Drivers/BSP/B-L475E-IOT01/stm32l475e_iot01_qspi.c ****   * in the root directory of this software component.
  53:Drivers/BSP/B-L475E-IOT01/stm32l475e_iot01_qspi.c ****   * If no LICENSE file comes with this software, it is provided AS-IS.
  54:Drivers/BSP/B-L475E-IOT01/stm32l475e_iot01_qspi.c ****   *
  55:Drivers/BSP/B-L475E-IOT01/stm32l475e_iot01_qspi.c ****   ******************************************************************************
  56:Drivers/BSP/B-L475E-IOT01/stm32l475e_iot01_qspi.c ****   */
  57:Drivers/BSP/B-L475E-IOT01/stm32l475e_iot01_qspi.c **** 
  58:Drivers/BSP/B-L475E-IOT01/stm32l475e_iot01_qspi.c **** /* Includes ------------------------------------------------------------------*/
  59:Drivers/BSP/B-L475E-IOT01/stm32l475e_iot01_qspi.c **** #include "stm32l475e_iot01_qspi.h"
  60:Drivers/BSP/B-L475E-IOT01/stm32l475e_iot01_qspi.c **** 
  61:Drivers/BSP/B-L475E-IOT01/stm32l475e_iot01_qspi.c **** /** @addtogroup BSP
  62:Drivers/BSP/B-L475E-IOT01/stm32l475e_iot01_qspi.c ****   * @{
  63:Drivers/BSP/B-L475E-IOT01/stm32l475e_iot01_qspi.c ****   */
  64:Drivers/BSP/B-L475E-IOT01/stm32l475e_iot01_qspi.c **** 
  65:Drivers/BSP/B-L475E-IOT01/stm32l475e_iot01_qspi.c **** /** @addtogroup STM32L475E_IOT01
  66:Drivers/BSP/B-L475E-IOT01/stm32l475e_iot01_qspi.c ****   * @{
  67:Drivers/BSP/B-L475E-IOT01/stm32l475e_iot01_qspi.c ****   */
  68:Drivers/BSP/B-L475E-IOT01/stm32l475e_iot01_qspi.c **** 
  69:Drivers/BSP/B-L475E-IOT01/stm32l475e_iot01_qspi.c **** /** @defgroup STM32L475E_IOT01_QSPI QSPI
  70:Drivers/BSP/B-L475E-IOT01/stm32l475e_iot01_qspi.c ****   * @{
  71:Drivers/BSP/B-L475E-IOT01/stm32l475e_iot01_qspi.c ****   */
  72:Drivers/BSP/B-L475E-IOT01/stm32l475e_iot01_qspi.c **** 
  73:Drivers/BSP/B-L475E-IOT01/stm32l475e_iot01_qspi.c **** /* Private constants --------------------------------------------------------*/ 
ARM GAS  /tmp/ccFIVAwK.s 			page 3


  74:Drivers/BSP/B-L475E-IOT01/stm32l475e_iot01_qspi.c **** /** @defgroup STM32L475E_IOT01_QSPI_Private_Constants QSPI Private Constants
  75:Drivers/BSP/B-L475E-IOT01/stm32l475e_iot01_qspi.c ****   * @{
  76:Drivers/BSP/B-L475E-IOT01/stm32l475e_iot01_qspi.c ****   */
  77:Drivers/BSP/B-L475E-IOT01/stm32l475e_iot01_qspi.c **** #define QSPI_QUAD_DISABLE       0x0
  78:Drivers/BSP/B-L475E-IOT01/stm32l475e_iot01_qspi.c **** #define QSPI_QUAD_ENABLE        0x1
  79:Drivers/BSP/B-L475E-IOT01/stm32l475e_iot01_qspi.c **** 
  80:Drivers/BSP/B-L475E-IOT01/stm32l475e_iot01_qspi.c **** #define QSPI_HIGH_PERF_DISABLE  0x0
  81:Drivers/BSP/B-L475E-IOT01/stm32l475e_iot01_qspi.c **** #define QSPI_HIGH_PERF_ENABLE   0x1
  82:Drivers/BSP/B-L475E-IOT01/stm32l475e_iot01_qspi.c **** /**
  83:Drivers/BSP/B-L475E-IOT01/stm32l475e_iot01_qspi.c ****   * @}
  84:Drivers/BSP/B-L475E-IOT01/stm32l475e_iot01_qspi.c ****   */
  85:Drivers/BSP/B-L475E-IOT01/stm32l475e_iot01_qspi.c **** /* Private variables ---------------------------------------------------------*/
  86:Drivers/BSP/B-L475E-IOT01/stm32l475e_iot01_qspi.c **** 
  87:Drivers/BSP/B-L475E-IOT01/stm32l475e_iot01_qspi.c **** /** @defgroup STM32L475E_IOT01_QSPI_Private_Variables QSPI Private Variables
  88:Drivers/BSP/B-L475E-IOT01/stm32l475e_iot01_qspi.c ****   * @{
  89:Drivers/BSP/B-L475E-IOT01/stm32l475e_iot01_qspi.c ****   */
  90:Drivers/BSP/B-L475E-IOT01/stm32l475e_iot01_qspi.c **** QSPI_HandleTypeDef QSPIHandle;
  91:Drivers/BSP/B-L475E-IOT01/stm32l475e_iot01_qspi.c **** 
  92:Drivers/BSP/B-L475E-IOT01/stm32l475e_iot01_qspi.c **** /**
  93:Drivers/BSP/B-L475E-IOT01/stm32l475e_iot01_qspi.c ****   * @}
  94:Drivers/BSP/B-L475E-IOT01/stm32l475e_iot01_qspi.c ****   */
  95:Drivers/BSP/B-L475E-IOT01/stm32l475e_iot01_qspi.c **** 
  96:Drivers/BSP/B-L475E-IOT01/stm32l475e_iot01_qspi.c **** 
  97:Drivers/BSP/B-L475E-IOT01/stm32l475e_iot01_qspi.c **** /* Private functions ---------------------------------------------------------*/
  98:Drivers/BSP/B-L475E-IOT01/stm32l475e_iot01_qspi.c **** 
  99:Drivers/BSP/B-L475E-IOT01/stm32l475e_iot01_qspi.c **** /** @defgroup STM32L475E_IOT01_QSPI_Private_Functions QSPI Private Functions
 100:Drivers/BSP/B-L475E-IOT01/stm32l475e_iot01_qspi.c ****   * @{
 101:Drivers/BSP/B-L475E-IOT01/stm32l475e_iot01_qspi.c ****   */
 102:Drivers/BSP/B-L475E-IOT01/stm32l475e_iot01_qspi.c **** static uint8_t QSPI_ResetMemory        (QSPI_HandleTypeDef *hqspi);
 103:Drivers/BSP/B-L475E-IOT01/stm32l475e_iot01_qspi.c **** static uint8_t QSPI_WriteEnable        (QSPI_HandleTypeDef *hqspi);
 104:Drivers/BSP/B-L475E-IOT01/stm32l475e_iot01_qspi.c **** static uint8_t QSPI_AutoPollingMemReady(QSPI_HandleTypeDef *hqspi, uint32_t Timeout);
 105:Drivers/BSP/B-L475E-IOT01/stm32l475e_iot01_qspi.c **** static uint8_t QSPI_QuadMode           (QSPI_HandleTypeDef *hqspi, uint8_t Operation);
 106:Drivers/BSP/B-L475E-IOT01/stm32l475e_iot01_qspi.c **** static uint8_t QSPI_HighPerfMode       (QSPI_HandleTypeDef *hqspi, uint8_t Operation);
 107:Drivers/BSP/B-L475E-IOT01/stm32l475e_iot01_qspi.c **** 
 108:Drivers/BSP/B-L475E-IOT01/stm32l475e_iot01_qspi.c **** /**
 109:Drivers/BSP/B-L475E-IOT01/stm32l475e_iot01_qspi.c ****   * @}
 110:Drivers/BSP/B-L475E-IOT01/stm32l475e_iot01_qspi.c ****   */
 111:Drivers/BSP/B-L475E-IOT01/stm32l475e_iot01_qspi.c **** 
 112:Drivers/BSP/B-L475E-IOT01/stm32l475e_iot01_qspi.c **** /* Exported functions ---------------------------------------------------------*/
 113:Drivers/BSP/B-L475E-IOT01/stm32l475e_iot01_qspi.c **** 
 114:Drivers/BSP/B-L475E-IOT01/stm32l475e_iot01_qspi.c **** /** @addtogroup STM32L475E_IOT01_QSPI_Exported_Functions
 115:Drivers/BSP/B-L475E-IOT01/stm32l475e_iot01_qspi.c ****   * @{
 116:Drivers/BSP/B-L475E-IOT01/stm32l475e_iot01_qspi.c ****   */
 117:Drivers/BSP/B-L475E-IOT01/stm32l475e_iot01_qspi.c **** 
 118:Drivers/BSP/B-L475E-IOT01/stm32l475e_iot01_qspi.c **** /**
 119:Drivers/BSP/B-L475E-IOT01/stm32l475e_iot01_qspi.c ****   * @brief  Initializes the QSPI interface.
 120:Drivers/BSP/B-L475E-IOT01/stm32l475e_iot01_qspi.c ****   * @retval QSPI memory status
 121:Drivers/BSP/B-L475E-IOT01/stm32l475e_iot01_qspi.c ****   */
 122:Drivers/BSP/B-L475E-IOT01/stm32l475e_iot01_qspi.c **** uint8_t BSP_QSPI_Init(void)
 123:Drivers/BSP/B-L475E-IOT01/stm32l475e_iot01_qspi.c **** { 
  42              		.loc 1 123 1
  43              		.cfi_startproc
  44              		@ args = 0, pretend = 0, frame = 16
  45              		@ frame_needed = 1, uses_anonymous_args = 0
  46 0000 80B5     		push	{r7, lr}
  47              		.cfi_def_cfa_offset 8
  48              		.cfi_offset 7, -8
ARM GAS  /tmp/ccFIVAwK.s 			page 4


  49              		.cfi_offset 14, -4
  50 0002 84B0     		sub	sp, sp, #16
  51              		.cfi_def_cfa_offset 24
  52 0004 00AF     		add	r7, sp, #0
  53              		.cfi_def_cfa_register 7
 124:Drivers/BSP/B-L475E-IOT01/stm32l475e_iot01_qspi.c ****   QSPIHandle.Instance = QUADSPI;
  54              		.loc 1 124 23
  55 0006 324B     		ldr	r3, .L12
  56 0008 324A     		ldr	r2, .L12+4
  57 000a 1A60     		str	r2, [r3]
 125:Drivers/BSP/B-L475E-IOT01/stm32l475e_iot01_qspi.c **** 
 126:Drivers/BSP/B-L475E-IOT01/stm32l475e_iot01_qspi.c ****   /* Call the DeInit function to reset the driver */
 127:Drivers/BSP/B-L475E-IOT01/stm32l475e_iot01_qspi.c ****   if (HAL_QSPI_DeInit(&QSPIHandle) != HAL_OK)
  58              		.loc 1 127 7
  59 000c 3048     		ldr	r0, .L12
  60 000e FFF7FEFF 		bl	HAL_QSPI_DeInit
  61 0012 0346     		mov	r3, r0
  62              		.loc 1 127 6 discriminator 1
  63 0014 002B     		cmp	r3, #0
  64 0016 01D0     		beq	.L2
 128:Drivers/BSP/B-L475E-IOT01/stm32l475e_iot01_qspi.c ****   {
 129:Drivers/BSP/B-L475E-IOT01/stm32l475e_iot01_qspi.c ****     return QSPI_ERROR;
  65              		.loc 1 129 12
  66 0018 0123     		movs	r3, #1
  67 001a 54E0     		b	.L3
  68              	.L2:
 130:Drivers/BSP/B-L475E-IOT01/stm32l475e_iot01_qspi.c ****   }
 131:Drivers/BSP/B-L475E-IOT01/stm32l475e_iot01_qspi.c ****         
 132:Drivers/BSP/B-L475E-IOT01/stm32l475e_iot01_qspi.c ****   /* System level initialization */
 133:Drivers/BSP/B-L475E-IOT01/stm32l475e_iot01_qspi.c ****   BSP_QSPI_MspInit();
  69              		.loc 1 133 3
  70 001c FFF7FEFF 		bl	BSP_QSPI_MspInit
 134:Drivers/BSP/B-L475E-IOT01/stm32l475e_iot01_qspi.c ****   
 135:Drivers/BSP/B-L475E-IOT01/stm32l475e_iot01_qspi.c ****   /* QSPI initialization */
 136:Drivers/BSP/B-L475E-IOT01/stm32l475e_iot01_qspi.c ****   QSPIHandle.Init.ClockPrescaler     = 2; /* QSPI clock = 80MHz / (ClockPrescaler+1) = 26.67MHz */
  71              		.loc 1 136 38
  72 0020 2B4B     		ldr	r3, .L12
  73 0022 0222     		movs	r2, #2
  74 0024 5A60     		str	r2, [r3, #4]
 137:Drivers/BSP/B-L475E-IOT01/stm32l475e_iot01_qspi.c ****   QSPIHandle.Init.FifoThreshold      = 4;
  75              		.loc 1 137 38
  76 0026 2A4B     		ldr	r3, .L12
  77 0028 0422     		movs	r2, #4
  78 002a 9A60     		str	r2, [r3, #8]
 138:Drivers/BSP/B-L475E-IOT01/stm32l475e_iot01_qspi.c ****   QSPIHandle.Init.SampleShifting     = QSPI_SAMPLE_SHIFTING_HALFCYCLE;
  79              		.loc 1 138 38
  80 002c 284B     		ldr	r3, .L12
  81 002e 1022     		movs	r2, #16
  82 0030 DA60     		str	r2, [r3, #12]
  83 0032 4FF40003 		mov	r3, #8388608
  84 0036 BB60     		str	r3, [r7, #8]
  85              	.LBB6:
  86              	.LBB7:
  87              		.file 2 "Drivers/CMSIS/Core/Include/cmsis_gcc.h"
   1:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** /**************************************************************************//**
   2:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****  * @file     cmsis_gcc.h
   3:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****  * @brief    CMSIS compiler GCC header file
ARM GAS  /tmp/ccFIVAwK.s 			page 5


   4:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****  * @version  V5.2.0
   5:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****  * @date     08. May 2019
   6:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****  ******************************************************************************/
   7:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** /*
   8:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****  * Copyright (c) 2009-2019 Arm Limited. All rights reserved.
   9:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****  *
  10:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****  * SPDX-License-Identifier: Apache-2.0
  11:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****  *
  12:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****  * Licensed under the Apache License, Version 2.0 (the License); you may
  13:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****  * not use this file except in compliance with the License.
  14:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****  * You may obtain a copy of the License at
  15:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****  *
  16:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****  * www.apache.org/licenses/LICENSE-2.0
  17:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****  *
  18:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****  * Unless required by applicable law or agreed to in writing, software
  19:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****  * distributed under the License is distributed on an AS IS BASIS, WITHOUT
  20:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****  * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
  21:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****  * See the License for the specific language governing permissions and
  22:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****  * limitations under the License.
  23:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****  */
  24:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** 
  25:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** #ifndef __CMSIS_GCC_H
  26:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** #define __CMSIS_GCC_H
  27:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** 
  28:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** /* ignore some GCC warnings */
  29:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** #pragma GCC diagnostic push
  30:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wsign-conversion"
  31:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wconversion"
  32:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wunused-parameter"
  33:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** 
  34:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** /* Fallback for __has_builtin */
  35:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** #ifndef __has_builtin
  36:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   #define __has_builtin(x) (0)
  37:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** #endif
  38:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** 
  39:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** /* CMSIS compiler specific defines */
  40:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** #ifndef   __ASM
  41:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   #define __ASM                                  __asm
  42:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** #endif
  43:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** #ifndef   __INLINE
  44:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   #define __INLINE                               inline
  45:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** #endif
  46:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** #ifndef   __STATIC_INLINE
  47:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   #define __STATIC_INLINE                        static inline
  48:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** #endif
  49:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** #ifndef   __STATIC_FORCEINLINE                 
  50:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   #define __STATIC_FORCEINLINE                   __attribute__((always_inline)) static inline
  51:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** #endif                                           
  52:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** #ifndef   __NO_RETURN
  53:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   #define __NO_RETURN                            __attribute__((__noreturn__))
  54:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** #endif
  55:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** #ifndef   __USED
  56:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   #define __USED                                 __attribute__((used))
  57:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** #endif
  58:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** #ifndef   __WEAK
  59:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   #define __WEAK                                 __attribute__((weak))
  60:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** #endif
ARM GAS  /tmp/ccFIVAwK.s 			page 6


  61:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** #ifndef   __PACKED
  62:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   #define __PACKED                               __attribute__((packed, aligned(1)))
  63:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** #endif
  64:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** #ifndef   __PACKED_STRUCT
  65:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   #define __PACKED_STRUCT                        struct __attribute__((packed, aligned(1)))
  66:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** #endif
  67:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** #ifndef   __PACKED_UNION
  68:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   #define __PACKED_UNION                         union __attribute__((packed, aligned(1)))
  69:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** #endif
  70:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32        /* deprecated */
  71:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  72:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  73:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  74:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   struct __attribute__((packed)) T_UINT32 { uint32_t v; };
  75:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  76:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32(x)                  (((struct T_UINT32 *)(x))->v)
  77:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** #endif
  78:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT16_WRITE
  79:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  80:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  81:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  82:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT16_WRITE { uint16_t v; };
  83:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  84:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT16_WRITE(addr, val)    (void)((((struct T_UINT16_WRITE *)(void *)(addr))-
  85:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** #endif
  86:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT16_READ
  87:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  88:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  89:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  90:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT16_READ { uint16_t v; };
  91:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  92:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT16_READ(addr)          (((const struct T_UINT16_READ *)(const void *)(add
  93:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** #endif
  94:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32_WRITE
  95:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  96:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  97:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  98:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT32_WRITE { uint32_t v; };
  99:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
 100:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32_WRITE(addr, val)    (void)((((struct T_UINT32_WRITE *)(void *)(addr))-
 101:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** #endif
 102:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32_READ
 103:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
 104:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
 105:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
 106:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT32_READ { uint32_t v; };
 107:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
 108:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32_READ(addr)          (((const struct T_UINT32_READ *)(const void *)(add
 109:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** #endif
 110:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** #ifndef   __ALIGNED
 111:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   #define __ALIGNED(x)                           __attribute__((aligned(x)))
 112:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** #endif
 113:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** #ifndef   __RESTRICT
 114:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   #define __RESTRICT                             __restrict
 115:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** #endif
 116:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** #ifndef   __COMPILER_BARRIER
 117:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   #define __COMPILER_BARRIER()                   __ASM volatile("":::"memory")
ARM GAS  /tmp/ccFIVAwK.s 			page 7


 118:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** #endif
 119:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** 
 120:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** /* #########################  Startup and Lowlevel Init  ######################## */
 121:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** 
 122:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** #ifndef __PROGRAM_START
 123:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** 
 124:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** /**
 125:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Initializes data and bss sections
 126:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   \details This default implementations initialized all data and additional bss
 127:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****            sections relying on .copy.table and .zero.table specified properly
 128:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****            in the used linker script.
 129:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   
 130:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****  */
 131:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE __NO_RETURN void __cmsis_start(void)
 132:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** {
 133:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   extern void _start(void) __NO_RETURN;
 134:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   
 135:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   typedef struct {
 136:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****     uint32_t const* src;
 137:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****     uint32_t* dest;
 138:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****     uint32_t  wlen;
 139:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   } __copy_table_t;
 140:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   
 141:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   typedef struct {
 142:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****     uint32_t* dest;
 143:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****     uint32_t  wlen;
 144:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   } __zero_table_t;
 145:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   
 146:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   extern const __copy_table_t __copy_table_start__;
 147:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   extern const __copy_table_t __copy_table_end__;
 148:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   extern const __zero_table_t __zero_table_start__;
 149:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   extern const __zero_table_t __zero_table_end__;
 150:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** 
 151:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   for (__copy_table_t const* pTable = &__copy_table_start__; pTable < &__copy_table_end__; ++pTable
 152:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****     for(uint32_t i=0u; i<pTable->wlen; ++i) {
 153:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****       pTable->dest[i] = pTable->src[i];
 154:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****     }
 155:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   }
 156:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****  
 157:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   for (__zero_table_t const* pTable = &__zero_table_start__; pTable < &__zero_table_end__; ++pTable
 158:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****     for(uint32_t i=0u; i<pTable->wlen; ++i) {
 159:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****       pTable->dest[i] = 0u;
 160:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****     }
 161:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   }
 162:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****  
 163:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   _start();
 164:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** }
 165:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   
 166:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** #define __PROGRAM_START           __cmsis_start
 167:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** #endif
 168:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** 
 169:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** #ifndef __INITIAL_SP
 170:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** #define __INITIAL_SP              __StackTop
 171:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** #endif
 172:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** 
 173:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** #ifndef __STACK_LIMIT
 174:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** #define __STACK_LIMIT             __StackLimit
ARM GAS  /tmp/ccFIVAwK.s 			page 8


 175:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** #endif
 176:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** 
 177:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** #ifndef __VECTOR_TABLE
 178:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** #define __VECTOR_TABLE            __Vectors
 179:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** #endif
 180:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** 
 181:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** #ifndef __VECTOR_TABLE_ATTRIBUTE
 182:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** #define __VECTOR_TABLE_ATTRIBUTE  __attribute((used, section(".vectors")))
 183:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** #endif
 184:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** 
 185:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** /* ###########################  Core Function Access  ########################### */
 186:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** /** \ingroup  CMSIS_Core_FunctionInterface
 187:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****     \defgroup CMSIS_Core_RegAccFunctions CMSIS Core Register Access Functions
 188:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   @{
 189:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****  */
 190:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** 
 191:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** /**
 192:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Enable IRQ Interrupts
 193:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   \details Enables IRQ interrupts by clearing the I-bit in the CPSR.
 194:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****            Can only be executed in Privileged modes.
 195:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****  */
 196:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __enable_irq(void)
 197:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** {
 198:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("cpsie i" : : : "memory");
 199:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** }
 200:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** 
 201:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** 
 202:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** /**
 203:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Disable IRQ Interrupts
 204:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   \details Disables IRQ interrupts by setting the I-bit in the CPSR.
 205:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****            Can only be executed in Privileged modes.
 206:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****  */
 207:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __disable_irq(void)
 208:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** {
 209:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("cpsid i" : : : "memory");
 210:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** }
 211:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** 
 212:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** 
 213:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** /**
 214:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Get Control Register
 215:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   \details Returns the content of the Control Register.
 216:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   \return               Control Register value
 217:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****  */
 218:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_CONTROL(void)
 219:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** {
 220:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
 221:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** 
 222:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, control" : "=r" (result) );
 223:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
 224:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** }
 225:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** 
 226:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** 
 227:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 228:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** /**
 229:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Get Control Register (non-secure)
 230:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   \details Returns the content of the non-secure Control Register when in secure mode.
 231:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   \return               non-secure Control Register value
ARM GAS  /tmp/ccFIVAwK.s 			page 9


 232:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****  */
 233:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __TZ_get_CONTROL_NS(void)
 234:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** {
 235:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
 236:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** 
 237:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, control_ns" : "=r" (result) );
 238:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
 239:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** }
 240:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** #endif
 241:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** 
 242:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** 
 243:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** /**
 244:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Set Control Register
 245:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   \details Writes the given value to the Control Register.
 246:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]    control  Control Register value to set
 247:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****  */
 248:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __set_CONTROL(uint32_t control)
 249:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** {
 250:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("MSR control, %0" : : "r" (control) : "memory");
 251:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** }
 252:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** 
 253:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** 
 254:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 255:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** /**
 256:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Set Control Register (non-secure)
 257:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   \details Writes the given value to the non-secure Control Register when in secure state.
 258:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]    control  Control Register value to set
 259:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****  */
 260:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __TZ_set_CONTROL_NS(uint32_t control)
 261:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** {
 262:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("MSR control_ns, %0" : : "r" (control) : "memory");
 263:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** }
 264:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** #endif
 265:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** 
 266:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** 
 267:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** /**
 268:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Get IPSR Register
 269:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   \details Returns the content of the IPSR Register.
 270:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   \return               IPSR Register value
 271:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****  */
 272:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_IPSR(void)
 273:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** {
 274:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
 275:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** 
 276:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 277:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
 278:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** }
 279:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** 
 280:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** 
 281:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** /**
 282:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Get APSR Register
 283:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   \details Returns the content of the APSR Register.
 284:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   \return               APSR Register value
 285:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****  */
 286:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_APSR(void)
 287:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** {
 288:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
ARM GAS  /tmp/ccFIVAwK.s 			page 10


 289:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** 
 290:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, apsr" : "=r" (result) );
 291:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
 292:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** }
 293:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** 
 294:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** 
 295:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** /**
 296:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Get xPSR Register
 297:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   \details Returns the content of the xPSR Register.
 298:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   \return               xPSR Register value
 299:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****  */
 300:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_xPSR(void)
 301:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** {
 302:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
 303:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** 
 304:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, xpsr" : "=r" (result) );
 305:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
 306:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** }
 307:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** 
 308:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** 
 309:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** /**
 310:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Get Process Stack Pointer
 311:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   \details Returns the current value of the Process Stack Pointer (PSP).
 312:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   \return               PSP Register value
 313:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****  */
 314:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_PSP(void)
 315:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** {
 316:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
 317:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** 
 318:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, psp"  : "=r" (result) );
 319:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
 320:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** }
 321:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** 
 322:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** 
 323:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 324:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** /**
 325:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Get Process Stack Pointer (non-secure)
 326:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   \details Returns the current value of the non-secure Process Stack Pointer (PSP) when in secure s
 327:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   \return               PSP Register value
 328:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****  */
 329:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __TZ_get_PSP_NS(void)
 330:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** {
 331:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
 332:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** 
 333:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, psp_ns"  : "=r" (result) );
 334:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
 335:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** }
 336:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** #endif
 337:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** 
 338:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** 
 339:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** /**
 340:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Set Process Stack Pointer
 341:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   \details Assigns the given value to the Process Stack Pointer (PSP).
 342:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]    topOfProcStack  Process Stack Pointer value to set
 343:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****  */
 344:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __set_PSP(uint32_t topOfProcStack)
 345:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** {
ARM GAS  /tmp/ccFIVAwK.s 			page 11


 346:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("MSR psp, %0" : : "r" (topOfProcStack) : );
 347:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** }
 348:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** 
 349:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** 
 350:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 351:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** /**
 352:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Set Process Stack Pointer (non-secure)
 353:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   \details Assigns the given value to the non-secure Process Stack Pointer (PSP) when in secure sta
 354:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]    topOfProcStack  Process Stack Pointer value to set
 355:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****  */
 356:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __TZ_set_PSP_NS(uint32_t topOfProcStack)
 357:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** {
 358:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("MSR psp_ns, %0" : : "r" (topOfProcStack) : );
 359:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** }
 360:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** #endif
 361:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** 
 362:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** 
 363:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** /**
 364:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Get Main Stack Pointer
 365:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   \details Returns the current value of the Main Stack Pointer (MSP).
 366:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   \return               MSP Register value
 367:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****  */
 368:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_MSP(void)
 369:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** {
 370:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
 371:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** 
 372:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, msp" : "=r" (result) );
 373:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
 374:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** }
 375:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** 
 376:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** 
 377:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 378:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** /**
 379:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Get Main Stack Pointer (non-secure)
 380:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   \details Returns the current value of the non-secure Main Stack Pointer (MSP) when in secure stat
 381:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   \return               MSP Register value
 382:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****  */
 383:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __TZ_get_MSP_NS(void)
 384:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** {
 385:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
 386:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** 
 387:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, msp_ns" : "=r" (result) );
 388:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
 389:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** }
 390:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** #endif
 391:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** 
 392:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** 
 393:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** /**
 394:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Set Main Stack Pointer
 395:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   \details Assigns the given value to the Main Stack Pointer (MSP).
 396:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]    topOfMainStack  Main Stack Pointer value to set
 397:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****  */
 398:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __set_MSP(uint32_t topOfMainStack)
 399:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** {
 400:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("MSR msp, %0" : : "r" (topOfMainStack) : );
 401:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** }
 402:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** 
ARM GAS  /tmp/ccFIVAwK.s 			page 12


 403:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** 
 404:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 405:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** /**
 406:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Set Main Stack Pointer (non-secure)
 407:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   \details Assigns the given value to the non-secure Main Stack Pointer (MSP) when in secure state.
 408:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]    topOfMainStack  Main Stack Pointer value to set
 409:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****  */
 410:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __TZ_set_MSP_NS(uint32_t topOfMainStack)
 411:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** {
 412:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("MSR msp_ns, %0" : : "r" (topOfMainStack) : );
 413:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** }
 414:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** #endif
 415:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** 
 416:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** 
 417:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 418:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** /**
 419:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Get Stack Pointer (non-secure)
 420:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   \details Returns the current value of the non-secure Stack Pointer (SP) when in secure state.
 421:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   \return               SP Register value
 422:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****  */
 423:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __TZ_get_SP_NS(void)
 424:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** {
 425:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
 426:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** 
 427:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, sp_ns" : "=r" (result) );
 428:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
 429:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** }
 430:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** 
 431:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** 
 432:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** /**
 433:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Set Stack Pointer (non-secure)
 434:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   \details Assigns the given value to the non-secure Stack Pointer (SP) when in secure state.
 435:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]    topOfStack  Stack Pointer value to set
 436:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****  */
 437:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __TZ_set_SP_NS(uint32_t topOfStack)
 438:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** {
 439:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("MSR sp_ns, %0" : : "r" (topOfStack) : );
 440:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** }
 441:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** #endif
 442:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** 
 443:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** 
 444:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** /**
 445:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Get Priority Mask
 446:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   \details Returns the current state of the priority mask bit from the Priority Mask Register.
 447:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   \return               Priority Mask value
 448:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****  */
 449:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_PRIMASK(void)
 450:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** {
 451:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
 452:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** 
 453:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 454:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
 455:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** }
 456:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** 
 457:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** 
 458:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 459:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** /**
ARM GAS  /tmp/ccFIVAwK.s 			page 13


 460:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Get Priority Mask (non-secure)
 461:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   \details Returns the current state of the non-secure priority mask bit from the Priority Mask Reg
 462:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   \return               Priority Mask value
 463:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****  */
 464:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __TZ_get_PRIMASK_NS(void)
 465:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** {
 466:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
 467:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** 
 468:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, primask_ns" : "=r" (result) :: "memory");
 469:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
 470:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** }
 471:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** #endif
 472:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** 
 473:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** 
 474:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** /**
 475:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Set Priority Mask
 476:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   \details Assigns the given value to the Priority Mask Register.
 477:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]    priMask  Priority Mask
 478:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****  */
 479:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __set_PRIMASK(uint32_t priMask)
 480:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** {
 481:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 482:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** }
 483:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** 
 484:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** 
 485:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 486:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** /**
 487:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Set Priority Mask (non-secure)
 488:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   \details Assigns the given value to the non-secure Priority Mask Register when in secure state.
 489:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]    priMask  Priority Mask
 490:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****  */
 491:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __TZ_set_PRIMASK_NS(uint32_t priMask)
 492:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** {
 493:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("MSR primask_ns, %0" : : "r" (priMask) : "memory");
 494:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** }
 495:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** #endif
 496:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** 
 497:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** 
 498:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** #if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
 499:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****      (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
 500:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****      (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
 501:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** /**
 502:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Enable FIQ
 503:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   \details Enables FIQ interrupts by clearing the F-bit in the CPSR.
 504:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****            Can only be executed in Privileged modes.
 505:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****  */
 506:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __enable_fault_irq(void)
 507:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** {
 508:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("cpsie f" : : : "memory");
 509:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** }
 510:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** 
 511:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** 
 512:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** /**
 513:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Disable FIQ
 514:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   \details Disables FIQ interrupts by setting the F-bit in the CPSR.
 515:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****            Can only be executed in Privileged modes.
 516:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****  */
ARM GAS  /tmp/ccFIVAwK.s 			page 14


 517:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __disable_fault_irq(void)
 518:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** {
 519:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("cpsid f" : : : "memory");
 520:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** }
 521:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** 
 522:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** 
 523:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** /**
 524:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Get Base Priority
 525:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   \details Returns the current value of the Base Priority register.
 526:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   \return               Base Priority register value
 527:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****  */
 528:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_BASEPRI(void)
 529:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** {
 530:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
 531:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** 
 532:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 533:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
 534:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** }
 535:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** 
 536:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** 
 537:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 538:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** /**
 539:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Get Base Priority (non-secure)
 540:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   \details Returns the current value of the non-secure Base Priority register when in secure state.
 541:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   \return               Base Priority register value
 542:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****  */
 543:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __TZ_get_BASEPRI_NS(void)
 544:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** {
 545:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
 546:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** 
 547:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, basepri_ns" : "=r" (result) );
 548:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
 549:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** }
 550:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** #endif
 551:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** 
 552:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** 
 553:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** /**
 554:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Set Base Priority
 555:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   \details Assigns the given value to the Base Priority register.
 556:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]    basePri  Base Priority value to set
 557:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****  */
 558:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __set_BASEPRI(uint32_t basePri)
 559:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** {
 560:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("MSR basepri, %0" : : "r" (basePri) : "memory");
 561:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** }
 562:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** 
 563:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** 
 564:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 565:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** /**
 566:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Set Base Priority (non-secure)
 567:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   \details Assigns the given value to the non-secure Base Priority register when in secure state.
 568:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]    basePri  Base Priority value to set
 569:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****  */
 570:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __TZ_set_BASEPRI_NS(uint32_t basePri)
 571:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** {
 572:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("MSR basepri_ns, %0" : : "r" (basePri) : "memory");
 573:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** }
ARM GAS  /tmp/ccFIVAwK.s 			page 15


 574:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** #endif
 575:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** 
 576:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** 
 577:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** /**
 578:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Set Base Priority with condition
 579:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   \details Assigns the given value to the Base Priority register only if BASEPRI masking is disable
 580:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****            or the new value increases the BASEPRI priority level.
 581:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]    basePri  Base Priority value to set
 582:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****  */
 583:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __set_BASEPRI_MAX(uint32_t basePri)
 584:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** {
 585:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("MSR basepri_max, %0" : : "r" (basePri) : "memory");
 586:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** }
 587:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** 
 588:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** 
 589:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** /**
 590:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Get Fault Mask
 591:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   \details Returns the current value of the Fault Mask register.
 592:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   \return               Fault Mask register value
 593:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****  */
 594:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_FAULTMASK(void)
 595:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** {
 596:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
 597:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** 
 598:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, faultmask" : "=r" (result) );
 599:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
 600:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** }
 601:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** 
 602:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** 
 603:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 604:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** /**
 605:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Get Fault Mask (non-secure)
 606:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   \details Returns the current value of the non-secure Fault Mask register when in secure state.
 607:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   \return               Fault Mask register value
 608:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****  */
 609:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __TZ_get_FAULTMASK_NS(void)
 610:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** {
 611:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
 612:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** 
 613:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, faultmask_ns" : "=r" (result) );
 614:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
 615:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** }
 616:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** #endif
 617:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** 
 618:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** 
 619:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** /**
 620:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Set Fault Mask
 621:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   \details Assigns the given value to the Fault Mask register.
 622:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]    faultMask  Fault Mask value to set
 623:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****  */
 624:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __set_FAULTMASK(uint32_t faultMask)
 625:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** {
 626:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("MSR faultmask, %0" : : "r" (faultMask) : "memory");
 627:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** }
 628:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** 
 629:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** 
 630:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
ARM GAS  /tmp/ccFIVAwK.s 			page 16


 631:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** /**
 632:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Set Fault Mask (non-secure)
 633:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   \details Assigns the given value to the non-secure Fault Mask register when in secure state.
 634:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]    faultMask  Fault Mask value to set
 635:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****  */
 636:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __TZ_set_FAULTMASK_NS(uint32_t faultMask)
 637:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** {
 638:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("MSR faultmask_ns, %0" : : "r" (faultMask) : "memory");
 639:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** }
 640:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** #endif
 641:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** 
 642:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** #endif /* ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
 643:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****            (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
 644:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****            (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    ) */
 645:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** 
 646:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** 
 647:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** #if ((defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) || \
 648:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****      (defined (__ARM_ARCH_8M_BASE__ ) && (__ARM_ARCH_8M_BASE__ == 1))    )
 649:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** 
 650:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** /**
 651:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Get Process Stack Pointer Limit
 652:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   Devices without ARMv8-M Main Extensions (i.e. Cortex-M23) lack the non-secure
 653:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   Stack Pointer Limit register hence zero is returned always in non-secure
 654:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   mode.
 655:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   
 656:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   \details Returns the current value of the Process Stack Pointer Limit (PSPLIM).
 657:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   \return               PSPLIM Register value
 658:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****  */
 659:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_PSPLIM(void)
 660:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** {
 661:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** #if (!(defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) && \
 662:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****     (!defined (__ARM_FEATURE_CMSE) || (__ARM_FEATURE_CMSE < 3)))
 663:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****     // without main extensions, the non-secure PSPLIM is RAZ/WI
 664:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   return 0U;
 665:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** #else
 666:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
 667:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, psplim"  : "=r" (result) );
 668:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   return result;
 669:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** #endif
 670:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** }
 671:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** 
 672:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE) && (__ARM_FEATURE_CMSE == 3))
 673:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** /**
 674:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Get Process Stack Pointer Limit (non-secure)
 675:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   Devices without ARMv8-M Main Extensions (i.e. Cortex-M23) lack the non-secure
 676:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   Stack Pointer Limit register hence zero is returned always.
 677:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** 
 678:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   \details Returns the current value of the non-secure Process Stack Pointer Limit (PSPLIM) when in
 679:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   \return               PSPLIM Register value
 680:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****  */
 681:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __TZ_get_PSPLIM_NS(void)
 682:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** {
 683:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** #if (!(defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)))
 684:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   // without main extensions, the non-secure PSPLIM is RAZ/WI
 685:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   return 0U;
 686:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** #else
 687:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
ARM GAS  /tmp/ccFIVAwK.s 			page 17


 688:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, psplim_ns"  : "=r" (result) );
 689:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   return result;
 690:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** #endif
 691:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** }
 692:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** #endif
 693:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** 
 694:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** 
 695:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** /**
 696:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Set Process Stack Pointer Limit
 697:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   Devices without ARMv8-M Main Extensions (i.e. Cortex-M23) lack the non-secure
 698:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   Stack Pointer Limit register hence the write is silently ignored in non-secure
 699:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   mode.
 700:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   
 701:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   \details Assigns the given value to the Process Stack Pointer Limit (PSPLIM).
 702:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]    ProcStackPtrLimit  Process Stack Pointer Limit value to set
 703:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****  */
 704:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __set_PSPLIM(uint32_t ProcStackPtrLimit)
 705:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** {
 706:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** #if (!(defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) && \
 707:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****     (!defined (__ARM_FEATURE_CMSE) || (__ARM_FEATURE_CMSE < 3)))
 708:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   // without main extensions, the non-secure PSPLIM is RAZ/WI
 709:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   (void)ProcStackPtrLimit;
 710:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** #else
 711:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("MSR psplim, %0" : : "r" (ProcStackPtrLimit));
 712:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** #endif
 713:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** }
 714:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** 
 715:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** 
 716:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE  ) && (__ARM_FEATURE_CMSE   == 3))
 717:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** /**
 718:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Set Process Stack Pointer (non-secure)
 719:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   Devices without ARMv8-M Main Extensions (i.e. Cortex-M23) lack the non-secure
 720:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   Stack Pointer Limit register hence the write is silently ignored.
 721:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** 
 722:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   \details Assigns the given value to the non-secure Process Stack Pointer Limit (PSPLIM) when in s
 723:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]    ProcStackPtrLimit  Process Stack Pointer Limit value to set
 724:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****  */
 725:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __TZ_set_PSPLIM_NS(uint32_t ProcStackPtrLimit)
 726:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** {
 727:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** #if (!(defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)))
 728:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   // without main extensions, the non-secure PSPLIM is RAZ/WI
 729:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   (void)ProcStackPtrLimit;
 730:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** #else
 731:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("MSR psplim_ns, %0\n" : : "r" (ProcStackPtrLimit));
 732:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** #endif
 733:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** }
 734:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** #endif
 735:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** 
 736:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** 
 737:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** /**
 738:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Get Main Stack Pointer Limit
 739:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   Devices without ARMv8-M Main Extensions (i.e. Cortex-M23) lack the non-secure
 740:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   Stack Pointer Limit register hence zero is returned always in non-secure
 741:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   mode.
 742:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** 
 743:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   \details Returns the current value of the Main Stack Pointer Limit (MSPLIM).
 744:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   \return               MSPLIM Register value
ARM GAS  /tmp/ccFIVAwK.s 			page 18


 745:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****  */
 746:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_MSPLIM(void)
 747:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** {
 748:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** #if (!(defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) && \
 749:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****     (!defined (__ARM_FEATURE_CMSE) || (__ARM_FEATURE_CMSE < 3)))
 750:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   // without main extensions, the non-secure MSPLIM is RAZ/WI
 751:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   return 0U;
 752:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** #else
 753:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
 754:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, msplim" : "=r" (result) );
 755:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   return result;
 756:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** #endif
 757:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** }
 758:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** 
 759:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** 
 760:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE  ) && (__ARM_FEATURE_CMSE   == 3))
 761:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** /**
 762:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Get Main Stack Pointer Limit (non-secure)
 763:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   Devices without ARMv8-M Main Extensions (i.e. Cortex-M23) lack the non-secure
 764:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   Stack Pointer Limit register hence zero is returned always.
 765:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** 
 766:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   \details Returns the current value of the non-secure Main Stack Pointer Limit(MSPLIM) when in sec
 767:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   \return               MSPLIM Register value
 768:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****  */
 769:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __TZ_get_MSPLIM_NS(void)
 770:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** {
 771:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** #if (!(defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)))
 772:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   // without main extensions, the non-secure MSPLIM is RAZ/WI
 773:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   return 0U;
 774:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** #else
 775:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
 776:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, msplim_ns" : "=r" (result) );
 777:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   return result;
 778:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** #endif
 779:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** }
 780:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** #endif
 781:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** 
 782:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** 
 783:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** /**
 784:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Set Main Stack Pointer Limit
 785:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   Devices without ARMv8-M Main Extensions (i.e. Cortex-M23) lack the non-secure
 786:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   Stack Pointer Limit register hence the write is silently ignored in non-secure
 787:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   mode.
 788:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** 
 789:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   \details Assigns the given value to the Main Stack Pointer Limit (MSPLIM).
 790:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]    MainStackPtrLimit  Main Stack Pointer Limit value to set
 791:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****  */
 792:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __set_MSPLIM(uint32_t MainStackPtrLimit)
 793:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** {
 794:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** #if (!(defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) && \
 795:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****     (!defined (__ARM_FEATURE_CMSE) || (__ARM_FEATURE_CMSE < 3)))
 796:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   // without main extensions, the non-secure MSPLIM is RAZ/WI
 797:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   (void)MainStackPtrLimit;
 798:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** #else
 799:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("MSR msplim, %0" : : "r" (MainStackPtrLimit));
 800:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** #endif
 801:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** }
ARM GAS  /tmp/ccFIVAwK.s 			page 19


 802:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** 
 803:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** 
 804:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE  ) && (__ARM_FEATURE_CMSE   == 3))
 805:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** /**
 806:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Set Main Stack Pointer Limit (non-secure)
 807:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   Devices without ARMv8-M Main Extensions (i.e. Cortex-M23) lack the non-secure
 808:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   Stack Pointer Limit register hence the write is silently ignored.
 809:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** 
 810:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   \details Assigns the given value to the non-secure Main Stack Pointer Limit (MSPLIM) when in secu
 811:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]    MainStackPtrLimit  Main Stack Pointer value to set
 812:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****  */
 813:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __TZ_set_MSPLIM_NS(uint32_t MainStackPtrLimit)
 814:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** {
 815:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** #if (!(defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)))
 816:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   // without main extensions, the non-secure MSPLIM is RAZ/WI
 817:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   (void)MainStackPtrLimit;
 818:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** #else
 819:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("MSR msplim_ns, %0" : : "r" (MainStackPtrLimit));
 820:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** #endif
 821:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** }
 822:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** #endif
 823:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** 
 824:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** #endif /* ((defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) || \
 825:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****            (defined (__ARM_ARCH_8M_BASE__ ) && (__ARM_ARCH_8M_BASE__ == 1))    ) */
 826:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** 
 827:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** 
 828:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** /**
 829:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Get FPSCR
 830:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   \details Returns the current value of the Floating Point Status/Control register.
 831:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   \return               Floating Point Status/Control register value
 832:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****  */
 833:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_FPSCR(void)
 834:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** {
 835:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** #if ((defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)) && \
 836:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****      (defined (__FPU_USED   ) && (__FPU_USED    == 1U))     )
 837:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** #if __has_builtin(__builtin_arm_get_fpscr) 
 838:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** // Re-enable using built-in when GCC has been fixed
 839:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** // || (__GNUC__ > 7) || (__GNUC__ == 7 && __GNUC_MINOR__ >= 2)
 840:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   /* see https://gcc.gnu.org/ml/gcc-patches/2017-04/msg00443.html */
 841:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   return __builtin_arm_get_fpscr();
 842:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** #else
 843:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
 844:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** 
 845:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("VMRS %0, fpscr" : "=r" (result) );
 846:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
 847:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** #endif
 848:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** #else
 849:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   return(0U);
 850:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** #endif
 851:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** }
 852:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** 
 853:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** 
 854:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** /**
 855:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Set FPSCR
 856:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   \details Assigns the given value to the Floating Point Status/Control register.
 857:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]    fpscr  Floating Point Status/Control value to set
 858:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****  */
ARM GAS  /tmp/ccFIVAwK.s 			page 20


 859:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __set_FPSCR(uint32_t fpscr)
 860:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** {
 861:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** #if ((defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)) && \
 862:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****      (defined (__FPU_USED   ) && (__FPU_USED    == 1U))     )
 863:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** #if __has_builtin(__builtin_arm_set_fpscr)
 864:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** // Re-enable using built-in when GCC has been fixed
 865:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** // || (__GNUC__ > 7) || (__GNUC__ == 7 && __GNUC_MINOR__ >= 2)
 866:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   /* see https://gcc.gnu.org/ml/gcc-patches/2017-04/msg00443.html */
 867:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   __builtin_arm_set_fpscr(fpscr);
 868:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** #else
 869:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("VMSR fpscr, %0" : : "r" (fpscr) : "vfpcc", "memory");
 870:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** #endif
 871:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** #else
 872:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   (void)fpscr;
 873:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** #endif
 874:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** }
 875:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** 
 876:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** 
 877:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** /*@} end of CMSIS_Core_RegAccFunctions */
 878:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** 
 879:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** 
 880:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** /* ##########################  Core Instruction Access  ######################### */
 881:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** /** \defgroup CMSIS_Core_InstructionInterface CMSIS Core Instruction Interface
 882:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   Access to dedicated instructions
 883:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   @{
 884:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** */
 885:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** 
 886:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** /* Define macros for porting to both thumb1 and thumb2.
 887:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****  * For thumb1, use low register (r0-r7), specified by constraint "l"
 888:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****  * Otherwise, use general registers, specified by constraint "r" */
 889:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** #if defined (__thumb__) && !defined (__thumb2__)
 890:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** #define __CMSIS_GCC_OUT_REG(r) "=l" (r)
 891:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** #define __CMSIS_GCC_RW_REG(r) "+l" (r)
 892:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** #define __CMSIS_GCC_USE_REG(r) "l" (r)
 893:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** #else
 894:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** #define __CMSIS_GCC_OUT_REG(r) "=r" (r)
 895:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** #define __CMSIS_GCC_RW_REG(r) "+r" (r)
 896:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** #define __CMSIS_GCC_USE_REG(r) "r" (r)
 897:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** #endif
 898:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** 
 899:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** /**
 900:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   No Operation
 901:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   \details No Operation does nothing. This instruction can be used for code alignment purposes.
 902:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****  */
 903:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** #define __NOP()                             __ASM volatile ("nop")
 904:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** 
 905:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** /**
 906:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Wait For Interrupt
 907:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   \details Wait For Interrupt is a hint instruction that suspends execution until one of a number o
 908:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****  */
 909:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** #define __WFI()                             __ASM volatile ("wfi")
 910:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** 
 911:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** 
 912:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** /**
 913:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Wait For Event
 914:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   \details Wait For Event is a hint instruction that permits the processor to enter
 915:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****            a low-power state until one of a number of events occurs.
ARM GAS  /tmp/ccFIVAwK.s 			page 21


 916:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****  */
 917:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** #define __WFE()                             __ASM volatile ("wfe")
 918:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** 
 919:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** 
 920:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** /**
 921:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Send Event
 922:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   \details Send Event is a hint instruction. It causes an event to be signaled to the CPU.
 923:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****  */
 924:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** #define __SEV()                             __ASM volatile ("sev")
 925:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** 
 926:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** 
 927:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** /**
 928:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Instruction Synchronization Barrier
 929:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   \details Instruction Synchronization Barrier flushes the pipeline in the processor,
 930:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****            so that all instructions following the ISB are fetched from cache or memory,
 931:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****            after the instruction has been completed.
 932:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****  */
 933:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __ISB(void)
 934:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** {
 935:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("isb 0xF":::"memory");
 936:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** }
 937:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** 
 938:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** 
 939:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** /**
 940:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Data Synchronization Barrier
 941:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   \details Acts as a special kind of Data Memory Barrier.
 942:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****            It completes when all explicit memory accesses before this instruction complete.
 943:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****  */
 944:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __DSB(void)
 945:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** {
 946:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("dsb 0xF":::"memory");
 947:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** }
 948:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** 
 949:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** 
 950:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** /**
 951:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Data Memory Barrier
 952:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   \details Ensures the apparent order of the explicit memory operations before
 953:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****            and after the instruction, without ensuring their completion.
 954:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****  */
 955:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __DMB(void)
 956:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** {
 957:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("dmb 0xF":::"memory");
 958:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** }
 959:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** 
 960:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** 
 961:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** /**
 962:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Reverse byte order (32 bit)
 963:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   \details Reverses the byte order in unsigned integer value. For example, 0x12345678 becomes 0x785
 964:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]    value  Value to reverse
 965:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   \return               Reversed value
 966:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****  */
 967:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __REV(uint32_t value)
 968:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** {
 969:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** #if (__GNUC__ > 4) || (__GNUC__ == 4 && __GNUC_MINOR__ >= 5)
 970:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   return __builtin_bswap32(value);
 971:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** #else
 972:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
ARM GAS  /tmp/ccFIVAwK.s 			page 22


 973:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** 
 974:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("rev %0, %1" : __CMSIS_GCC_OUT_REG (result) : __CMSIS_GCC_USE_REG (value) );
 975:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   return result;
 976:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** #endif
 977:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** }
 978:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** 
 979:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** 
 980:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** /**
 981:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Reverse byte order (16 bit)
 982:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   \details Reverses the byte order within each halfword of a word. For example, 0x12345678 becomes 
 983:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]    value  Value to reverse
 984:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   \return               Reversed value
 985:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****  */
 986:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __REV16(uint32_t value)
 987:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** {
 988:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
 989:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** 
 990:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("rev16 %0, %1" : __CMSIS_GCC_OUT_REG (result) : __CMSIS_GCC_USE_REG (value) );
 991:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   return result;
 992:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** }
 993:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** 
 994:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** 
 995:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** /**
 996:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Reverse byte order (16 bit)
 997:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   \details Reverses the byte order in a 16-bit value and returns the signed 16-bit result. For exam
 998:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]    value  Value to reverse
 999:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   \return               Reversed value
1000:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****  */
1001:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE int16_t __REVSH(int16_t value)
1002:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** {
1003:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** #if (__GNUC__ > 4) || (__GNUC__ == 4 && __GNUC_MINOR__ >= 8)
1004:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   return (int16_t)__builtin_bswap16(value);
1005:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** #else
1006:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   int16_t result;
1007:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** 
1008:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("revsh %0, %1" : __CMSIS_GCC_OUT_REG (result) : __CMSIS_GCC_USE_REG (value) );
1009:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   return result;
1010:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** #endif
1011:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** }
1012:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** 
1013:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** 
1014:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** /**
1015:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Rotate Right in unsigned value (32 bit)
1016:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   \details Rotate Right (immediate) provides the value of the contents of a register rotated by a v
1017:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]    op1  Value to rotate
1018:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]    op2  Number of Bits to rotate
1019:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   \return               Rotated value
1020:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****  */
1021:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __ROR(uint32_t op1, uint32_t op2)
1022:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** {
1023:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   op2 %= 32U;
1024:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   if (op2 == 0U)
1025:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   {
1026:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****     return op1;
1027:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   }
1028:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   return (op1 >> op2) | (op1 << (32U - op2));
1029:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** }
ARM GAS  /tmp/ccFIVAwK.s 			page 23


1030:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** 
1031:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** 
1032:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** /**
1033:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Breakpoint
1034:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   \details Causes the processor to enter Debug state.
1035:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****            Debug tools can use this to investigate system state when the instruction at a particula
1036:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]    value  is ignored by the processor.
1037:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****                  If required, a debugger can use it to store additional information about the break
1038:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****  */
1039:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** #define __BKPT(value)                       __ASM volatile ("bkpt "#value)
1040:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** 
1041:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** 
1042:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** /**
1043:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Reverse bit order of value
1044:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   \details Reverses the bit order of the given value.
1045:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]    value  Value to reverse
1046:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   \return               Reversed value
1047:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****  */
1048:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __RBIT(uint32_t value)
1049:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** {
1050:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
1051:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** 
1052:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** #if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
1053:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****      (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
1054:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****      (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
1055:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****    __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
  88              		.loc 2 1055 4
  89 0038 BB68     		ldr	r3, [r7, #8]
  90              		.syntax unified
  91              	@ 1055 "Drivers/CMSIS/Core/Include/cmsis_gcc.h" 1
  92 003a 93FAA3F3 		rbit r3, r3
  93              	@ 0 "" 2
  94              		.thumb
  95              		.syntax unified
  96 003e 7B60     		str	r3, [r7, #4]
1056:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** #else
1057:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t s = (4U /*sizeof(v)*/ * 8U) - 1U; /* extra shift needed at end */
1058:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** 
1059:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   result = value;                      /* r will be reversed bits of v; first get LSB of v */
1060:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   for (value >>= 1U; value != 0U; value >>= 1U)
1061:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   {
1062:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****     result <<= 1U;
1063:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****     result |= value & 1U;
1064:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****     s--;
1065:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   }
1066:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   result <<= s;                        /* shift when v's highest bits are zero */
1067:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** #endif
1068:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   return result;
  97              		.loc 2 1068 10
  98 0040 7B68     		ldr	r3, [r7, #4]
  99 0042 FB60     		str	r3, [r7, #12]
 100              	.LBE7:
 101              	.LBE6:
 102              	.LBB8:
 103              	.LBB9:
1069:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** }
1070:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** 
ARM GAS  /tmp/ccFIVAwK.s 			page 24


1071:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** 
1072:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** /**
1073:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Count leading zeros
1074:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   \details Counts the number of leading zeros of a data value.
1075:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]  value  Value to count the leading zeros
1076:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   \return             number of leading zeros in value
1077:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****  */
1078:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint8_t __CLZ(uint32_t value)
1079:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** {
1080:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   /* Even though __builtin_clz produces a CLZ instruction on ARM, formally
1081:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****      __builtin_clz(0) is undefined behaviour, so handle this case specially.
1082:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****      This guarantees ARM-compatible results if happening to compile on a non-ARM
1083:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****      target, and ensures the compiler doesn't decide to activate any
1084:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****      optimisations using the logic "value was passed to __builtin_clz, so it
1085:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****      is non-zero".
1086:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****      ARM GCC 7.3 and possibly earlier will optimise this test away, leaving a
1087:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****      single CLZ instruction.
1088:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****    */
1089:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   if (value == 0U)
 104              		.loc 2 1089 6
 105 0044 FB68     		ldr	r3, [r7, #12]
 106 0046 002B     		cmp	r3, #0
 107 0048 01D1     		bne	.L5
1090:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   {
1091:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****     return 32U;
 108              		.loc 2 1091 12
 109 004a 2023     		movs	r3, #32
 110 004c 03E0     		b	.L6
 111              	.L5:
1092:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   }
1093:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   return __builtin_clz(value);
 112              		.loc 2 1093 10
 113 004e FB68     		ldr	r3, [r7, #12]
 114 0050 B3FA83F3 		clz	r3, r3
 115              		.loc 2 1093 10 is_stmt 0 discriminator 1
 116 0054 DBB2     		uxtb	r3, r3
 117              	.L6:
 118              	.LBE9:
 119              	.LBE8:
 139:Drivers/BSP/B-L475E-IOT01/stm32l475e_iot01_qspi.c ****   QSPIHandle.Init.FlashSize          = POSITION_VAL(MX25R6435F_FLASH_SIZE) - 1;
 120              		.loc 1 139 76 is_stmt 1 discriminator 2
 121 0056 013B     		subs	r3, r3, #1
 122 0058 1A46     		mov	r2, r3
 123              		.loc 1 139 38 discriminator 2
 124 005a 1D4B     		ldr	r3, .L12
 125 005c 1A61     		str	r2, [r3, #16]
 140:Drivers/BSP/B-L475E-IOT01/stm32l475e_iot01_qspi.c ****   QSPIHandle.Init.ChipSelectHighTime = QSPI_CS_HIGH_TIME_1_CYCLE;
 126              		.loc 1 140 38
 127 005e 1C4B     		ldr	r3, .L12
 128 0060 0022     		movs	r2, #0
 129 0062 5A61     		str	r2, [r3, #20]
 141:Drivers/BSP/B-L475E-IOT01/stm32l475e_iot01_qspi.c ****   QSPIHandle.Init.ClockMode          = QSPI_CLOCK_MODE_0;
 130              		.loc 1 141 38
 131 0064 1A4B     		ldr	r3, .L12
 132 0066 0022     		movs	r2, #0
 133 0068 9A61     		str	r2, [r3, #24]
 142:Drivers/BSP/B-L475E-IOT01/stm32l475e_iot01_qspi.c **** 
ARM GAS  /tmp/ccFIVAwK.s 			page 25


 143:Drivers/BSP/B-L475E-IOT01/stm32l475e_iot01_qspi.c ****   if (HAL_QSPI_Init(&QSPIHandle) != HAL_OK)
 134              		.loc 1 143 7
 135 006a 1948     		ldr	r0, .L12
 136 006c FFF7FEFF 		bl	HAL_QSPI_Init
 137 0070 0346     		mov	r3, r0
 138              		.loc 1 143 6 discriminator 1
 139 0072 002B     		cmp	r3, #0
 140 0074 01D0     		beq	.L7
 144:Drivers/BSP/B-L475E-IOT01/stm32l475e_iot01_qspi.c ****   {
 145:Drivers/BSP/B-L475E-IOT01/stm32l475e_iot01_qspi.c ****     return QSPI_ERROR;
 141              		.loc 1 145 12
 142 0076 0123     		movs	r3, #1
 143 0078 25E0     		b	.L3
 144              	.L7:
 146:Drivers/BSP/B-L475E-IOT01/stm32l475e_iot01_qspi.c ****   }
 147:Drivers/BSP/B-L475E-IOT01/stm32l475e_iot01_qspi.c **** 
 148:Drivers/BSP/B-L475E-IOT01/stm32l475e_iot01_qspi.c ****   /* QSPI memory reset */
 149:Drivers/BSP/B-L475E-IOT01/stm32l475e_iot01_qspi.c ****   if (QSPI_ResetMemory(&QSPIHandle) != QSPI_OK)
 145              		.loc 1 149 7
 146 007a 1548     		ldr	r0, .L12
 147 007c FFF7FEFF 		bl	QSPI_ResetMemory
 148 0080 0346     		mov	r3, r0
 149              		.loc 1 149 6 discriminator 1
 150 0082 002B     		cmp	r3, #0
 151 0084 01D0     		beq	.L8
 150:Drivers/BSP/B-L475E-IOT01/stm32l475e_iot01_qspi.c ****   {
 151:Drivers/BSP/B-L475E-IOT01/stm32l475e_iot01_qspi.c ****     return QSPI_NOT_SUPPORTED;
 152              		.loc 1 151 12
 153 0086 0423     		movs	r3, #4
 154 0088 1DE0     		b	.L3
 155              	.L8:
 152:Drivers/BSP/B-L475E-IOT01/stm32l475e_iot01_qspi.c ****   }
 153:Drivers/BSP/B-L475E-IOT01/stm32l475e_iot01_qspi.c ****  
 154:Drivers/BSP/B-L475E-IOT01/stm32l475e_iot01_qspi.c ****   /* QSPI quad enable */
 155:Drivers/BSP/B-L475E-IOT01/stm32l475e_iot01_qspi.c ****   if (QSPI_QuadMode(&QSPIHandle, QSPI_QUAD_ENABLE) != QSPI_OK)
 156              		.loc 1 155 7
 157 008a 0121     		movs	r1, #1
 158 008c 1048     		ldr	r0, .L12
 159 008e FFF7FEFF 		bl	QSPI_QuadMode
 160 0092 0346     		mov	r3, r0
 161              		.loc 1 155 6 discriminator 1
 162 0094 002B     		cmp	r3, #0
 163 0096 01D0     		beq	.L9
 156:Drivers/BSP/B-L475E-IOT01/stm32l475e_iot01_qspi.c ****   {
 157:Drivers/BSP/B-L475E-IOT01/stm32l475e_iot01_qspi.c ****     return QSPI_ERROR;
 164              		.loc 1 157 12
 165 0098 0123     		movs	r3, #1
 166 009a 14E0     		b	.L3
 167              	.L9:
 158:Drivers/BSP/B-L475E-IOT01/stm32l475e_iot01_qspi.c ****   }
 159:Drivers/BSP/B-L475E-IOT01/stm32l475e_iot01_qspi.c ****  
 160:Drivers/BSP/B-L475E-IOT01/stm32l475e_iot01_qspi.c ****   /* High performance mode enable */
 161:Drivers/BSP/B-L475E-IOT01/stm32l475e_iot01_qspi.c ****   if (QSPI_HighPerfMode(&QSPIHandle, QSPI_HIGH_PERF_ENABLE) != QSPI_OK)
 168              		.loc 1 161 7
 169 009c 0121     		movs	r1, #1
 170 009e 0C48     		ldr	r0, .L12
 171 00a0 FFF7FEFF 		bl	QSPI_HighPerfMode
ARM GAS  /tmp/ccFIVAwK.s 			page 26


 172 00a4 0346     		mov	r3, r0
 173              		.loc 1 161 6 discriminator 1
 174 00a6 002B     		cmp	r3, #0
 175 00a8 01D0     		beq	.L10
 162:Drivers/BSP/B-L475E-IOT01/stm32l475e_iot01_qspi.c ****   {
 163:Drivers/BSP/B-L475E-IOT01/stm32l475e_iot01_qspi.c ****     return QSPI_ERROR;
 176              		.loc 1 163 12
 177 00aa 0123     		movs	r3, #1
 178 00ac 0BE0     		b	.L3
 179              	.L10:
 164:Drivers/BSP/B-L475E-IOT01/stm32l475e_iot01_qspi.c ****   }
 165:Drivers/BSP/B-L475E-IOT01/stm32l475e_iot01_qspi.c ****   
 166:Drivers/BSP/B-L475E-IOT01/stm32l475e_iot01_qspi.c ****   /* Re-configure the clock for the high performance mode */
 167:Drivers/BSP/B-L475E-IOT01/stm32l475e_iot01_qspi.c ****   QSPIHandle.Init.ClockPrescaler = 1; /* QSPI clock = 80MHz / (ClockPrescaler+1) = 40MHz */
 180              		.loc 1 167 34
 181 00ae 084B     		ldr	r3, .L12
 182 00b0 0122     		movs	r2, #1
 183 00b2 5A60     		str	r2, [r3, #4]
 168:Drivers/BSP/B-L475E-IOT01/stm32l475e_iot01_qspi.c **** 
 169:Drivers/BSP/B-L475E-IOT01/stm32l475e_iot01_qspi.c ****   if (HAL_QSPI_Init(&QSPIHandle) != HAL_OK)
 184              		.loc 1 169 7
 185 00b4 0648     		ldr	r0, .L12
 186 00b6 FFF7FEFF 		bl	HAL_QSPI_Init
 187 00ba 0346     		mov	r3, r0
 188              		.loc 1 169 6 discriminator 1
 189 00bc 002B     		cmp	r3, #0
 190 00be 01D0     		beq	.L11
 170:Drivers/BSP/B-L475E-IOT01/stm32l475e_iot01_qspi.c ****   {
 171:Drivers/BSP/B-L475E-IOT01/stm32l475e_iot01_qspi.c ****     return QSPI_ERROR;
 191              		.loc 1 171 12
 192 00c0 0123     		movs	r3, #1
 193 00c2 00E0     		b	.L3
 194              	.L11:
 172:Drivers/BSP/B-L475E-IOT01/stm32l475e_iot01_qspi.c ****   }
 173:Drivers/BSP/B-L475E-IOT01/stm32l475e_iot01_qspi.c **** 
 174:Drivers/BSP/B-L475E-IOT01/stm32l475e_iot01_qspi.c ****   return QSPI_OK;
 195              		.loc 1 174 10
 196 00c4 0023     		movs	r3, #0
 197              	.L3:
 175:Drivers/BSP/B-L475E-IOT01/stm32l475e_iot01_qspi.c **** }
 198              		.loc 1 175 1
 199 00c6 1846     		mov	r0, r3
 200 00c8 1037     		adds	r7, r7, #16
 201              		.cfi_def_cfa_offset 8
 202 00ca BD46     		mov	sp, r7
 203              		.cfi_def_cfa_register 13
 204              		@ sp needed
 205 00cc 80BD     		pop	{r7, pc}
 206              	.L13:
 207 00ce 00BF     		.align	2
 208              	.L12:
 209 00d0 00000000 		.word	QSPIHandle
 210 00d4 001000A0 		.word	-1610608640
 211              		.cfi_endproc
 212              	.LFE445:
 214              		.section	.text.BSP_QSPI_DeInit,"ax",%progbits
 215              		.align	1
ARM GAS  /tmp/ccFIVAwK.s 			page 27


 216              		.global	BSP_QSPI_DeInit
 217              		.syntax unified
 218              		.thumb
 219              		.thumb_func
 221              	BSP_QSPI_DeInit:
 222              	.LFB446:
 176:Drivers/BSP/B-L475E-IOT01/stm32l475e_iot01_qspi.c **** 
 177:Drivers/BSP/B-L475E-IOT01/stm32l475e_iot01_qspi.c **** /**
 178:Drivers/BSP/B-L475E-IOT01/stm32l475e_iot01_qspi.c ****   * @brief  De-Initializes the QSPI interface.
 179:Drivers/BSP/B-L475E-IOT01/stm32l475e_iot01_qspi.c ****   * @retval QSPI memory status
 180:Drivers/BSP/B-L475E-IOT01/stm32l475e_iot01_qspi.c ****   */
 181:Drivers/BSP/B-L475E-IOT01/stm32l475e_iot01_qspi.c **** uint8_t BSP_QSPI_DeInit(void)
 182:Drivers/BSP/B-L475E-IOT01/stm32l475e_iot01_qspi.c **** { 
 223              		.loc 1 182 1
 224              		.cfi_startproc
 225              		@ args = 0, pretend = 0, frame = 0
 226              		@ frame_needed = 1, uses_anonymous_args = 0
 227 0000 80B5     		push	{r7, lr}
 228              		.cfi_def_cfa_offset 8
 229              		.cfi_offset 7, -8
 230              		.cfi_offset 14, -4
 231 0002 00AF     		add	r7, sp, #0
 232              		.cfi_def_cfa_register 7
 183:Drivers/BSP/B-L475E-IOT01/stm32l475e_iot01_qspi.c ****   QSPIHandle.Instance = QUADSPI;
 233              		.loc 1 183 23
 234 0004 074B     		ldr	r3, .L17
 235 0006 084A     		ldr	r2, .L17+4
 236 0008 1A60     		str	r2, [r3]
 184:Drivers/BSP/B-L475E-IOT01/stm32l475e_iot01_qspi.c ****   
 185:Drivers/BSP/B-L475E-IOT01/stm32l475e_iot01_qspi.c ****   /* Call the DeInit function to reset the driver */
 186:Drivers/BSP/B-L475E-IOT01/stm32l475e_iot01_qspi.c ****   if (HAL_QSPI_DeInit(&QSPIHandle) != HAL_OK)
 237              		.loc 1 186 7
 238 000a 0648     		ldr	r0, .L17
 239 000c FFF7FEFF 		bl	HAL_QSPI_DeInit
 240 0010 0346     		mov	r3, r0
 241              		.loc 1 186 6 discriminator 1
 242 0012 002B     		cmp	r3, #0
 243 0014 01D0     		beq	.L15
 187:Drivers/BSP/B-L475E-IOT01/stm32l475e_iot01_qspi.c ****   {
 188:Drivers/BSP/B-L475E-IOT01/stm32l475e_iot01_qspi.c ****     return QSPI_ERROR;
 244              		.loc 1 188 12
 245 0016 0123     		movs	r3, #1
 246 0018 02E0     		b	.L16
 247              	.L15:
 189:Drivers/BSP/B-L475E-IOT01/stm32l475e_iot01_qspi.c ****   }
 190:Drivers/BSP/B-L475E-IOT01/stm32l475e_iot01_qspi.c ****   
 191:Drivers/BSP/B-L475E-IOT01/stm32l475e_iot01_qspi.c ****   /* System level De-initialization */
 192:Drivers/BSP/B-L475E-IOT01/stm32l475e_iot01_qspi.c ****   BSP_QSPI_MspDeInit();
 248              		.loc 1 192 3
 249 001a FFF7FEFF 		bl	BSP_QSPI_MspDeInit
 193:Drivers/BSP/B-L475E-IOT01/stm32l475e_iot01_qspi.c ****   
 194:Drivers/BSP/B-L475E-IOT01/stm32l475e_iot01_qspi.c ****   return QSPI_OK;
 250              		.loc 1 194 10
 251 001e 0023     		movs	r3, #0
 252              	.L16:
 195:Drivers/BSP/B-L475E-IOT01/stm32l475e_iot01_qspi.c **** }
 253              		.loc 1 195 1
ARM GAS  /tmp/ccFIVAwK.s 			page 28


 254 0020 1846     		mov	r0, r3
 255 0022 80BD     		pop	{r7, pc}
 256              	.L18:
 257              		.align	2
 258              	.L17:
 259 0024 00000000 		.word	QSPIHandle
 260 0028 001000A0 		.word	-1610608640
 261              		.cfi_endproc
 262              	.LFE446:
 264              		.section	.text.BSP_QSPI_Read,"ax",%progbits
 265              		.align	1
 266              		.global	BSP_QSPI_Read
 267              		.syntax unified
 268              		.thumb
 269              		.thumb_func
 271              	BSP_QSPI_Read:
 272              	.LFB447:
 196:Drivers/BSP/B-L475E-IOT01/stm32l475e_iot01_qspi.c **** 
 197:Drivers/BSP/B-L475E-IOT01/stm32l475e_iot01_qspi.c **** /**
 198:Drivers/BSP/B-L475E-IOT01/stm32l475e_iot01_qspi.c ****   * @brief  Reads an amount of data from the QSPI memory.
 199:Drivers/BSP/B-L475E-IOT01/stm32l475e_iot01_qspi.c ****   * @param  pData    : Pointer to data to be read
 200:Drivers/BSP/B-L475E-IOT01/stm32l475e_iot01_qspi.c ****   * @param  ReadAddr : Read start address
 201:Drivers/BSP/B-L475E-IOT01/stm32l475e_iot01_qspi.c ****   * @param  Size     : Size of data to read    
 202:Drivers/BSP/B-L475E-IOT01/stm32l475e_iot01_qspi.c ****   * @retval QSPI memory status
 203:Drivers/BSP/B-L475E-IOT01/stm32l475e_iot01_qspi.c ****   */
 204:Drivers/BSP/B-L475E-IOT01/stm32l475e_iot01_qspi.c **** uint8_t BSP_QSPI_Read(uint8_t* pData, uint32_t ReadAddr, uint32_t Size)
 205:Drivers/BSP/B-L475E-IOT01/stm32l475e_iot01_qspi.c **** {
 273              		.loc 1 205 1
 274              		.cfi_startproc
 275              		@ args = 0, pretend = 0, frame = 72
 276              		@ frame_needed = 1, uses_anonymous_args = 0
 277 0000 80B5     		push	{r7, lr}
 278              		.cfi_def_cfa_offset 8
 279              		.cfi_offset 7, -8
 280              		.cfi_offset 14, -4
 281 0002 92B0     		sub	sp, sp, #72
 282              		.cfi_def_cfa_offset 80
 283 0004 00AF     		add	r7, sp, #0
 284              		.cfi_def_cfa_register 7
 285 0006 F860     		str	r0, [r7, #12]
 286 0008 B960     		str	r1, [r7, #8]
 287 000a 7A60     		str	r2, [r7, #4]
 206:Drivers/BSP/B-L475E-IOT01/stm32l475e_iot01_qspi.c ****   QSPI_CommandTypeDef sCommand;
 207:Drivers/BSP/B-L475E-IOT01/stm32l475e_iot01_qspi.c **** 
 208:Drivers/BSP/B-L475E-IOT01/stm32l475e_iot01_qspi.c ****   /* Initialize the read command */
 209:Drivers/BSP/B-L475E-IOT01/stm32l475e_iot01_qspi.c ****   sCommand.InstructionMode    = QSPI_INSTRUCTION_1_LINE;
 288              		.loc 1 209 31
 289 000c 4FF48073 		mov	r3, #256
 290 0010 BB62     		str	r3, [r7, #40]
 210:Drivers/BSP/B-L475E-IOT01/stm32l475e_iot01_qspi.c ****   sCommand.Instruction        = QUAD_INOUT_READ_CMD;
 291              		.loc 1 210 31
 292 0012 EB23     		movs	r3, #235
 293 0014 3B61     		str	r3, [r7, #16]
 211:Drivers/BSP/B-L475E-IOT01/stm32l475e_iot01_qspi.c ****   sCommand.AddressMode        = QSPI_ADDRESS_4_LINES;
 294              		.loc 1 211 31
 295 0016 4FF44063 		mov	r3, #3072
 296 001a FB62     		str	r3, [r7, #44]
ARM GAS  /tmp/ccFIVAwK.s 			page 29


 212:Drivers/BSP/B-L475E-IOT01/stm32l475e_iot01_qspi.c ****   sCommand.AddressSize        = QSPI_ADDRESS_24_BITS;
 297              		.loc 1 212 31
 298 001c 4FF40053 		mov	r3, #8192
 299 0020 FB61     		str	r3, [r7, #28]
 213:Drivers/BSP/B-L475E-IOT01/stm32l475e_iot01_qspi.c ****   sCommand.Address            = ReadAddr;
 300              		.loc 1 213 31
 301 0022 BB68     		ldr	r3, [r7, #8]
 302 0024 7B61     		str	r3, [r7, #20]
 214:Drivers/BSP/B-L475E-IOT01/stm32l475e_iot01_qspi.c ****   sCommand.AlternateByteMode  = QSPI_ALTERNATE_BYTES_4_LINES;
 303              		.loc 1 214 31
 304 0026 4FF44043 		mov	r3, #49152
 305 002a 3B63     		str	r3, [r7, #48]
 215:Drivers/BSP/B-L475E-IOT01/stm32l475e_iot01_qspi.c ****   sCommand.AlternateBytesSize = QSPI_ALTERNATE_BYTES_8_BITS;
 306              		.loc 1 215 31
 307 002c 0023     		movs	r3, #0
 308 002e 3B62     		str	r3, [r7, #32]
 216:Drivers/BSP/B-L475E-IOT01/stm32l475e_iot01_qspi.c ****   sCommand.AlternateBytes     = MX25R6435F_ALT_BYTES_NO_PE_MODE;
 309              		.loc 1 216 31
 310 0030 AA23     		movs	r3, #170
 311 0032 BB61     		str	r3, [r7, #24]
 217:Drivers/BSP/B-L475E-IOT01/stm32l475e_iot01_qspi.c ****   sCommand.DataMode           = QSPI_DATA_4_LINES;
 312              		.loc 1 217 31
 313 0034 4FF04073 		mov	r3, #50331648
 314 0038 7B63     		str	r3, [r7, #52]
 218:Drivers/BSP/B-L475E-IOT01/stm32l475e_iot01_qspi.c ****   sCommand.DummyCycles        = MX25R6435F_DUMMY_CYCLES_READ_QUAD;
 315              		.loc 1 218 31
 316 003a 0423     		movs	r3, #4
 317 003c 7B62     		str	r3, [r7, #36]
 219:Drivers/BSP/B-L475E-IOT01/stm32l475e_iot01_qspi.c ****   sCommand.NbData             = Size;
 318              		.loc 1 219 31
 319 003e 7B68     		ldr	r3, [r7, #4]
 320 0040 BB63     		str	r3, [r7, #56]
 220:Drivers/BSP/B-L475E-IOT01/stm32l475e_iot01_qspi.c ****   sCommand.DdrMode            = QSPI_DDR_MODE_DISABLE;
 321              		.loc 1 220 31
 322 0042 0023     		movs	r3, #0
 323 0044 FB63     		str	r3, [r7, #60]
 221:Drivers/BSP/B-L475E-IOT01/stm32l475e_iot01_qspi.c ****   sCommand.DdrHoldHalfCycle   = QSPI_DDR_HHC_ANALOG_DELAY;
 324              		.loc 1 221 31
 325 0046 0023     		movs	r3, #0
 326 0048 3B64     		str	r3, [r7, #64]
 222:Drivers/BSP/B-L475E-IOT01/stm32l475e_iot01_qspi.c ****   sCommand.SIOOMode           = QSPI_SIOO_INST_EVERY_CMD;
 327              		.loc 1 222 31
 328 004a 0023     		movs	r3, #0
 329 004c 7B64     		str	r3, [r7, #68]
 223:Drivers/BSP/B-L475E-IOT01/stm32l475e_iot01_qspi.c ****   
 224:Drivers/BSP/B-L475E-IOT01/stm32l475e_iot01_qspi.c ****   /* Configure the command */
 225:Drivers/BSP/B-L475E-IOT01/stm32l475e_iot01_qspi.c ****   if (HAL_QSPI_Command(&QSPIHandle, &sCommand, HAL_QPSI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
 330              		.loc 1 225 7
 331 004e 07F11003 		add	r3, r7, #16
 332 0052 41F28832 		movw	r2, #5000
 333 0056 1946     		mov	r1, r3
 334 0058 0B48     		ldr	r0, .L24
 335 005a FFF7FEFF 		bl	HAL_QSPI_Command
 336 005e 0346     		mov	r3, r0
 337              		.loc 1 225 6 discriminator 1
 338 0060 002B     		cmp	r3, #0
 339 0062 01D0     		beq	.L20
ARM GAS  /tmp/ccFIVAwK.s 			page 30


 226:Drivers/BSP/B-L475E-IOT01/stm32l475e_iot01_qspi.c ****   {
 227:Drivers/BSP/B-L475E-IOT01/stm32l475e_iot01_qspi.c ****     return QSPI_ERROR;
 340              		.loc 1 227 12
 341 0064 0123     		movs	r3, #1
 342 0066 0BE0     		b	.L23
 343              	.L20:
 228:Drivers/BSP/B-L475E-IOT01/stm32l475e_iot01_qspi.c ****   }
 229:Drivers/BSP/B-L475E-IOT01/stm32l475e_iot01_qspi.c ****   
 230:Drivers/BSP/B-L475E-IOT01/stm32l475e_iot01_qspi.c ****   /* Reception of the data */
 231:Drivers/BSP/B-L475E-IOT01/stm32l475e_iot01_qspi.c ****   if (HAL_QSPI_Receive(&QSPIHandle, pData, HAL_QPSI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
 344              		.loc 1 231 7
 345 0068 41F28832 		movw	r2, #5000
 346 006c F968     		ldr	r1, [r7, #12]
 347 006e 0648     		ldr	r0, .L24
 348 0070 FFF7FEFF 		bl	HAL_QSPI_Receive
 349 0074 0346     		mov	r3, r0
 350              		.loc 1 231 6 discriminator 1
 351 0076 002B     		cmp	r3, #0
 352 0078 01D0     		beq	.L22
 232:Drivers/BSP/B-L475E-IOT01/stm32l475e_iot01_qspi.c ****   {
 233:Drivers/BSP/B-L475E-IOT01/stm32l475e_iot01_qspi.c ****     return QSPI_ERROR;
 353              		.loc 1 233 12
 354 007a 0123     		movs	r3, #1
 355 007c 00E0     		b	.L23
 356              	.L22:
 234:Drivers/BSP/B-L475E-IOT01/stm32l475e_iot01_qspi.c ****   }
 235:Drivers/BSP/B-L475E-IOT01/stm32l475e_iot01_qspi.c **** 
 236:Drivers/BSP/B-L475E-IOT01/stm32l475e_iot01_qspi.c ****   return QSPI_OK;
 357              		.loc 1 236 10
 358 007e 0023     		movs	r3, #0
 359              	.L23:
 237:Drivers/BSP/B-L475E-IOT01/stm32l475e_iot01_qspi.c **** }
 360              		.loc 1 237 1
 361 0080 1846     		mov	r0, r3
 362 0082 4837     		adds	r7, r7, #72
 363              		.cfi_def_cfa_offset 8
 364 0084 BD46     		mov	sp, r7
 365              		.cfi_def_cfa_register 13
 366              		@ sp needed
 367 0086 80BD     		pop	{r7, pc}
 368              	.L25:
 369              		.align	2
 370              	.L24:
 371 0088 00000000 		.word	QSPIHandle
 372              		.cfi_endproc
 373              	.LFE447:
 375              		.section	.text.BSP_QSPI_Write,"ax",%progbits
 376              		.align	1
 377              		.global	BSP_QSPI_Write
 378              		.syntax unified
 379              		.thumb
 380              		.thumb_func
 382              	BSP_QSPI_Write:
 383              	.LFB448:
 238:Drivers/BSP/B-L475E-IOT01/stm32l475e_iot01_qspi.c **** 
 239:Drivers/BSP/B-L475E-IOT01/stm32l475e_iot01_qspi.c **** /**
 240:Drivers/BSP/B-L475E-IOT01/stm32l475e_iot01_qspi.c ****   * @brief  Writes an amount of data to the QSPI memory.
ARM GAS  /tmp/ccFIVAwK.s 			page 31


 241:Drivers/BSP/B-L475E-IOT01/stm32l475e_iot01_qspi.c ****   * @param  pData     : Pointer to data to be written
 242:Drivers/BSP/B-L475E-IOT01/stm32l475e_iot01_qspi.c ****   * @param  WriteAddr : Write start address
 243:Drivers/BSP/B-L475E-IOT01/stm32l475e_iot01_qspi.c ****   * @param  Size      : Size of data to write    
 244:Drivers/BSP/B-L475E-IOT01/stm32l475e_iot01_qspi.c ****   * @retval QSPI memory status
 245:Drivers/BSP/B-L475E-IOT01/stm32l475e_iot01_qspi.c ****   */
 246:Drivers/BSP/B-L475E-IOT01/stm32l475e_iot01_qspi.c **** uint8_t BSP_QSPI_Write(uint8_t* pData, uint32_t WriteAddr, uint32_t Size)
 247:Drivers/BSP/B-L475E-IOT01/stm32l475e_iot01_qspi.c **** {
 384              		.loc 1 247 1
 385              		.cfi_startproc
 386              		@ args = 0, pretend = 0, frame = 88
 387              		@ frame_needed = 1, uses_anonymous_args = 0
 388 0000 80B5     		push	{r7, lr}
 389              		.cfi_def_cfa_offset 8
 390              		.cfi_offset 7, -8
 391              		.cfi_offset 14, -4
 392 0002 96B0     		sub	sp, sp, #88
 393              		.cfi_def_cfa_offset 96
 394 0004 00AF     		add	r7, sp, #0
 395              		.cfi_def_cfa_register 7
 396 0006 F860     		str	r0, [r7, #12]
 397 0008 B960     		str	r1, [r7, #8]
 398 000a 7A60     		str	r2, [r7, #4]
 248:Drivers/BSP/B-L475E-IOT01/stm32l475e_iot01_qspi.c ****   QSPI_CommandTypeDef sCommand;
 249:Drivers/BSP/B-L475E-IOT01/stm32l475e_iot01_qspi.c ****   uint32_t end_addr, current_size, current_addr;
 250:Drivers/BSP/B-L475E-IOT01/stm32l475e_iot01_qspi.c **** 
 251:Drivers/BSP/B-L475E-IOT01/stm32l475e_iot01_qspi.c ****   /* Calculation of the size between the write address and the end of the page */
 252:Drivers/BSP/B-L475E-IOT01/stm32l475e_iot01_qspi.c ****   current_size = MX25R6435F_PAGE_SIZE - (WriteAddr % MX25R6435F_PAGE_SIZE);
 399              		.loc 1 252 52
 400 000c BB68     		ldr	r3, [r7, #8]
 401 000e DBB2     		uxtb	r3, r3
 402              		.loc 1 252 16
 403 0010 C3F58073 		rsb	r3, r3, #256
 404 0014 7B65     		str	r3, [r7, #84]
 253:Drivers/BSP/B-L475E-IOT01/stm32l475e_iot01_qspi.c **** 
 254:Drivers/BSP/B-L475E-IOT01/stm32l475e_iot01_qspi.c ****   /* Check if the size of the data is less than the remaining place in the page */
 255:Drivers/BSP/B-L475E-IOT01/stm32l475e_iot01_qspi.c ****   if (current_size > Size)
 405              		.loc 1 255 6
 406 0016 7A6D     		ldr	r2, [r7, #84]
 407 0018 7B68     		ldr	r3, [r7, #4]
 408 001a 9A42     		cmp	r2, r3
 409 001c 01D9     		bls	.L27
 256:Drivers/BSP/B-L475E-IOT01/stm32l475e_iot01_qspi.c ****   {
 257:Drivers/BSP/B-L475E-IOT01/stm32l475e_iot01_qspi.c ****     current_size = Size;
 410              		.loc 1 257 18
 411 001e 7B68     		ldr	r3, [r7, #4]
 412 0020 7B65     		str	r3, [r7, #84]
 413              	.L27:
 258:Drivers/BSP/B-L475E-IOT01/stm32l475e_iot01_qspi.c ****   }
 259:Drivers/BSP/B-L475E-IOT01/stm32l475e_iot01_qspi.c **** 
 260:Drivers/BSP/B-L475E-IOT01/stm32l475e_iot01_qspi.c ****   /* Initialize the address variables */
 261:Drivers/BSP/B-L475E-IOT01/stm32l475e_iot01_qspi.c ****   current_addr = WriteAddr;
 414              		.loc 1 261 16
 415 0022 BB68     		ldr	r3, [r7, #8]
 416 0024 3B65     		str	r3, [r7, #80]
 262:Drivers/BSP/B-L475E-IOT01/stm32l475e_iot01_qspi.c ****   end_addr = WriteAddr + Size;
 417              		.loc 1 262 12
 418 0026 BA68     		ldr	r2, [r7, #8]
ARM GAS  /tmp/ccFIVAwK.s 			page 32


 419 0028 7B68     		ldr	r3, [r7, #4]
 420 002a 1344     		add	r3, r3, r2
 421 002c FB64     		str	r3, [r7, #76]
 263:Drivers/BSP/B-L475E-IOT01/stm32l475e_iot01_qspi.c **** 
 264:Drivers/BSP/B-L475E-IOT01/stm32l475e_iot01_qspi.c ****   /* Initialize the program command */
 265:Drivers/BSP/B-L475E-IOT01/stm32l475e_iot01_qspi.c ****   sCommand.InstructionMode   = QSPI_INSTRUCTION_1_LINE;
 422              		.loc 1 265 30
 423 002e 4FF48073 		mov	r3, #256
 424 0032 FB62     		str	r3, [r7, #44]
 266:Drivers/BSP/B-L475E-IOT01/stm32l475e_iot01_qspi.c ****   sCommand.Instruction       = QUAD_PAGE_PROG_CMD;
 425              		.loc 1 266 30
 426 0034 3823     		movs	r3, #56
 427 0036 7B61     		str	r3, [r7, #20]
 267:Drivers/BSP/B-L475E-IOT01/stm32l475e_iot01_qspi.c ****   sCommand.AddressMode       = QSPI_ADDRESS_4_LINES;
 428              		.loc 1 267 30
 429 0038 4FF44063 		mov	r3, #3072
 430 003c 3B63     		str	r3, [r7, #48]
 268:Drivers/BSP/B-L475E-IOT01/stm32l475e_iot01_qspi.c ****   sCommand.AddressSize       = QSPI_ADDRESS_24_BITS;
 431              		.loc 1 268 30
 432 003e 4FF40053 		mov	r3, #8192
 433 0042 3B62     		str	r3, [r7, #32]
 269:Drivers/BSP/B-L475E-IOT01/stm32l475e_iot01_qspi.c ****   sCommand.AlternateByteMode = QSPI_ALTERNATE_BYTES_NONE;
 434              		.loc 1 269 30
 435 0044 0023     		movs	r3, #0
 436 0046 7B63     		str	r3, [r7, #52]
 270:Drivers/BSP/B-L475E-IOT01/stm32l475e_iot01_qspi.c ****   sCommand.DataMode          = QSPI_DATA_4_LINES;
 437              		.loc 1 270 30
 438 0048 4FF04073 		mov	r3, #50331648
 439 004c BB63     		str	r3, [r7, #56]
 271:Drivers/BSP/B-L475E-IOT01/stm32l475e_iot01_qspi.c ****   sCommand.DummyCycles       = 0;
 440              		.loc 1 271 30
 441 004e 0023     		movs	r3, #0
 442 0050 BB62     		str	r3, [r7, #40]
 272:Drivers/BSP/B-L475E-IOT01/stm32l475e_iot01_qspi.c ****   sCommand.DdrMode           = QSPI_DDR_MODE_DISABLE;
 443              		.loc 1 272 30
 444 0052 0023     		movs	r3, #0
 445 0054 3B64     		str	r3, [r7, #64]
 273:Drivers/BSP/B-L475E-IOT01/stm32l475e_iot01_qspi.c ****   sCommand.DdrHoldHalfCycle  = QSPI_DDR_HHC_ANALOG_DELAY;
 446              		.loc 1 273 30
 447 0056 0023     		movs	r3, #0
 448 0058 7B64     		str	r3, [r7, #68]
 274:Drivers/BSP/B-L475E-IOT01/stm32l475e_iot01_qspi.c ****   sCommand.SIOOMode          = QSPI_SIOO_INST_EVERY_CMD;
 449              		.loc 1 274 30
 450 005a 0023     		movs	r3, #0
 451 005c BB64     		str	r3, [r7, #72]
 452              	.L35:
 275:Drivers/BSP/B-L475E-IOT01/stm32l475e_iot01_qspi.c ****   
 276:Drivers/BSP/B-L475E-IOT01/stm32l475e_iot01_qspi.c ****   /* Perform the write page by page */
 277:Drivers/BSP/B-L475E-IOT01/stm32l475e_iot01_qspi.c ****   do
 278:Drivers/BSP/B-L475E-IOT01/stm32l475e_iot01_qspi.c ****   {
 279:Drivers/BSP/B-L475E-IOT01/stm32l475e_iot01_qspi.c ****     sCommand.Address = current_addr;
 453              		.loc 1 279 22
 454 005e 3B6D     		ldr	r3, [r7, #80]
 455 0060 BB61     		str	r3, [r7, #24]
 280:Drivers/BSP/B-L475E-IOT01/stm32l475e_iot01_qspi.c ****     sCommand.NbData  = current_size;
 456              		.loc 1 280 22
 457 0062 7B6D     		ldr	r3, [r7, #84]
ARM GAS  /tmp/ccFIVAwK.s 			page 33


 458 0064 FB63     		str	r3, [r7, #60]
 281:Drivers/BSP/B-L475E-IOT01/stm32l475e_iot01_qspi.c **** 
 282:Drivers/BSP/B-L475E-IOT01/stm32l475e_iot01_qspi.c ****     /* Enable write operations */
 283:Drivers/BSP/B-L475E-IOT01/stm32l475e_iot01_qspi.c ****     if (QSPI_WriteEnable(&QSPIHandle) != QSPI_OK)
 459              		.loc 1 283 9
 460 0066 2448     		ldr	r0, .L37
 461 0068 FFF7FEFF 		bl	QSPI_WriteEnable
 462 006c 0346     		mov	r3, r0
 463              		.loc 1 283 8 discriminator 1
 464 006e 002B     		cmp	r3, #0
 465 0070 01D0     		beq	.L28
 284:Drivers/BSP/B-L475E-IOT01/stm32l475e_iot01_qspi.c ****     {
 285:Drivers/BSP/B-L475E-IOT01/stm32l475e_iot01_qspi.c ****       return QSPI_ERROR;
 466              		.loc 1 285 14
 467 0072 0123     		movs	r3, #1
 468 0074 3BE0     		b	.L36
 469              	.L28:
 286:Drivers/BSP/B-L475E-IOT01/stm32l475e_iot01_qspi.c ****     }
 287:Drivers/BSP/B-L475E-IOT01/stm32l475e_iot01_qspi.c ****     
 288:Drivers/BSP/B-L475E-IOT01/stm32l475e_iot01_qspi.c ****     /* Configure the command */
 289:Drivers/BSP/B-L475E-IOT01/stm32l475e_iot01_qspi.c ****     if (HAL_QSPI_Command(&QSPIHandle, &sCommand, HAL_QPSI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
 470              		.loc 1 289 9
 471 0076 07F11403 		add	r3, r7, #20
 472 007a 41F28832 		movw	r2, #5000
 473 007e 1946     		mov	r1, r3
 474 0080 1D48     		ldr	r0, .L37
 475 0082 FFF7FEFF 		bl	HAL_QSPI_Command
 476 0086 0346     		mov	r3, r0
 477              		.loc 1 289 8 discriminator 1
 478 0088 002B     		cmp	r3, #0
 479 008a 01D0     		beq	.L30
 290:Drivers/BSP/B-L475E-IOT01/stm32l475e_iot01_qspi.c ****     {
 291:Drivers/BSP/B-L475E-IOT01/stm32l475e_iot01_qspi.c ****       return QSPI_ERROR;
 480              		.loc 1 291 14
 481 008c 0123     		movs	r3, #1
 482 008e 2EE0     		b	.L36
 483              	.L30:
 292:Drivers/BSP/B-L475E-IOT01/stm32l475e_iot01_qspi.c ****     }
 293:Drivers/BSP/B-L475E-IOT01/stm32l475e_iot01_qspi.c ****     
 294:Drivers/BSP/B-L475E-IOT01/stm32l475e_iot01_qspi.c ****     /* Transmission of the data */
 295:Drivers/BSP/B-L475E-IOT01/stm32l475e_iot01_qspi.c ****     if (HAL_QSPI_Transmit(&QSPIHandle, pData, HAL_QPSI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
 484              		.loc 1 295 9
 485 0090 41F28832 		movw	r2, #5000
 486 0094 F968     		ldr	r1, [r7, #12]
 487 0096 1848     		ldr	r0, .L37
 488 0098 FFF7FEFF 		bl	HAL_QSPI_Transmit
 489 009c 0346     		mov	r3, r0
 490              		.loc 1 295 8 discriminator 1
 491 009e 002B     		cmp	r3, #0
 492 00a0 01D0     		beq	.L31
 296:Drivers/BSP/B-L475E-IOT01/stm32l475e_iot01_qspi.c ****     {
 297:Drivers/BSP/B-L475E-IOT01/stm32l475e_iot01_qspi.c ****       return QSPI_ERROR;
 493              		.loc 1 297 14
 494 00a2 0123     		movs	r3, #1
 495 00a4 23E0     		b	.L36
 496              	.L31:
 298:Drivers/BSP/B-L475E-IOT01/stm32l475e_iot01_qspi.c ****     }
ARM GAS  /tmp/ccFIVAwK.s 			page 34


 299:Drivers/BSP/B-L475E-IOT01/stm32l475e_iot01_qspi.c ****     
 300:Drivers/BSP/B-L475E-IOT01/stm32l475e_iot01_qspi.c ****     /* Configure automatic polling mode to wait for end of program */  
 301:Drivers/BSP/B-L475E-IOT01/stm32l475e_iot01_qspi.c ****     if (QSPI_AutoPollingMemReady(&QSPIHandle, HAL_QPSI_TIMEOUT_DEFAULT_VALUE) != QSPI_OK)
 497              		.loc 1 301 9
 498 00a6 41F28831 		movw	r1, #5000
 499 00aa 1348     		ldr	r0, .L37
 500 00ac FFF7FEFF 		bl	QSPI_AutoPollingMemReady
 501 00b0 0346     		mov	r3, r0
 502              		.loc 1 301 8 discriminator 1
 503 00b2 002B     		cmp	r3, #0
 504 00b4 01D0     		beq	.L32
 302:Drivers/BSP/B-L475E-IOT01/stm32l475e_iot01_qspi.c ****     {
 303:Drivers/BSP/B-L475E-IOT01/stm32l475e_iot01_qspi.c ****       return QSPI_ERROR;
 505              		.loc 1 303 14
 506 00b6 0123     		movs	r3, #1
 507 00b8 19E0     		b	.L36
 508              	.L32:
 304:Drivers/BSP/B-L475E-IOT01/stm32l475e_iot01_qspi.c ****     }
 305:Drivers/BSP/B-L475E-IOT01/stm32l475e_iot01_qspi.c ****     
 306:Drivers/BSP/B-L475E-IOT01/stm32l475e_iot01_qspi.c ****     /* Update the address and size variables for next page programming */
 307:Drivers/BSP/B-L475E-IOT01/stm32l475e_iot01_qspi.c ****     current_addr += current_size;
 509              		.loc 1 307 18
 510 00ba 3A6D     		ldr	r2, [r7, #80]
 511 00bc 7B6D     		ldr	r3, [r7, #84]
 512 00be 1344     		add	r3, r3, r2
 513 00c0 3B65     		str	r3, [r7, #80]
 308:Drivers/BSP/B-L475E-IOT01/stm32l475e_iot01_qspi.c ****     pData += current_size;
 514              		.loc 1 308 11
 515 00c2 FA68     		ldr	r2, [r7, #12]
 516 00c4 7B6D     		ldr	r3, [r7, #84]
 517 00c6 1344     		add	r3, r3, r2
 518 00c8 FB60     		str	r3, [r7, #12]
 309:Drivers/BSP/B-L475E-IOT01/stm32l475e_iot01_qspi.c ****     current_size = ((current_addr + MX25R6435F_PAGE_SIZE) > end_addr) ? (end_addr - current_addr) :
 519              		.loc 1 309 35
 520 00ca 3B6D     		ldr	r3, [r7, #80]
 521 00cc 03F58073 		add	r3, r3, #256
 522              		.loc 1 309 99
 523 00d0 FA6C     		ldr	r2, [r7, #76]
 524 00d2 9A42     		cmp	r2, r3
 525 00d4 03D2     		bcs	.L33
 526              		.loc 1 309 99 is_stmt 0 discriminator 1
 527 00d6 FA6C     		ldr	r2, [r7, #76]
 528 00d8 3B6D     		ldr	r3, [r7, #80]
 529 00da D31A     		subs	r3, r2, r3
 530 00dc 01E0     		b	.L34
 531              	.L33:
 532              		.loc 1 309 99 discriminator 2
 533 00de 4FF48073 		mov	r3, #256
 534              	.L34:
 535              		.loc 1 309 18 is_stmt 1 discriminator 4
 536 00e2 7B65     		str	r3, [r7, #84]
 310:Drivers/BSP/B-L475E-IOT01/stm32l475e_iot01_qspi.c ****   } while (current_addr < end_addr);
 537              		.loc 1 310 25
 538 00e4 3A6D     		ldr	r2, [r7, #80]
 539 00e6 FB6C     		ldr	r3, [r7, #76]
 540 00e8 9A42     		cmp	r2, r3
 541 00ea B8D3     		bcc	.L35
ARM GAS  /tmp/ccFIVAwK.s 			page 35


 311:Drivers/BSP/B-L475E-IOT01/stm32l475e_iot01_qspi.c ****   
 312:Drivers/BSP/B-L475E-IOT01/stm32l475e_iot01_qspi.c ****   return QSPI_OK;
 542              		.loc 1 312 10
 543 00ec 0023     		movs	r3, #0
 544              	.L36:
 313:Drivers/BSP/B-L475E-IOT01/stm32l475e_iot01_qspi.c **** }
 545              		.loc 1 313 1
 546 00ee 1846     		mov	r0, r3
 547 00f0 5837     		adds	r7, r7, #88
 548              		.cfi_def_cfa_offset 8
 549 00f2 BD46     		mov	sp, r7
 550              		.cfi_def_cfa_register 13
 551              		@ sp needed
 552 00f4 80BD     		pop	{r7, pc}
 553              	.L38:
 554 00f6 00BF     		.align	2
 555              	.L37:
 556 00f8 00000000 		.word	QSPIHandle
 557              		.cfi_endproc
 558              	.LFE448:
 560              		.section	.text.BSP_QSPI_Erase_Block,"ax",%progbits
 561              		.align	1
 562              		.global	BSP_QSPI_Erase_Block
 563              		.syntax unified
 564              		.thumb
 565              		.thumb_func
 567              	BSP_QSPI_Erase_Block:
 568              	.LFB449:
 314:Drivers/BSP/B-L475E-IOT01/stm32l475e_iot01_qspi.c **** 
 315:Drivers/BSP/B-L475E-IOT01/stm32l475e_iot01_qspi.c **** /**
 316:Drivers/BSP/B-L475E-IOT01/stm32l475e_iot01_qspi.c ****   * @brief  Erases the specified block of the QSPI memory. 
 317:Drivers/BSP/B-L475E-IOT01/stm32l475e_iot01_qspi.c ****   * @param  BlockAddress : Block address to erase  
 318:Drivers/BSP/B-L475E-IOT01/stm32l475e_iot01_qspi.c ****   * @retval QSPI memory status
 319:Drivers/BSP/B-L475E-IOT01/stm32l475e_iot01_qspi.c ****   */
 320:Drivers/BSP/B-L475E-IOT01/stm32l475e_iot01_qspi.c **** uint8_t BSP_QSPI_Erase_Block(uint32_t BlockAddress)
 321:Drivers/BSP/B-L475E-IOT01/stm32l475e_iot01_qspi.c **** {
 569              		.loc 1 321 1
 570              		.cfi_startproc
 571              		@ args = 0, pretend = 0, frame = 64
 572              		@ frame_needed = 1, uses_anonymous_args = 0
 573 0000 80B5     		push	{r7, lr}
 574              		.cfi_def_cfa_offset 8
 575              		.cfi_offset 7, -8
 576              		.cfi_offset 14, -4
 577 0002 90B0     		sub	sp, sp, #64
 578              		.cfi_def_cfa_offset 72
 579 0004 00AF     		add	r7, sp, #0
 580              		.cfi_def_cfa_register 7
 581 0006 7860     		str	r0, [r7, #4]
 322:Drivers/BSP/B-L475E-IOT01/stm32l475e_iot01_qspi.c ****   QSPI_CommandTypeDef sCommand;
 323:Drivers/BSP/B-L475E-IOT01/stm32l475e_iot01_qspi.c **** 
 324:Drivers/BSP/B-L475E-IOT01/stm32l475e_iot01_qspi.c ****   /* Initialize the erase command */
 325:Drivers/BSP/B-L475E-IOT01/stm32l475e_iot01_qspi.c ****   sCommand.InstructionMode   = QSPI_INSTRUCTION_1_LINE;
 582              		.loc 1 325 30
 583 0008 4FF48073 		mov	r3, #256
 584 000c 3B62     		str	r3, [r7, #32]
 326:Drivers/BSP/B-L475E-IOT01/stm32l475e_iot01_qspi.c ****   sCommand.Instruction       = BLOCK_ERASE_CMD;
ARM GAS  /tmp/ccFIVAwK.s 			page 36


 585              		.loc 1 326 30
 586 000e D823     		movs	r3, #216
 587 0010 BB60     		str	r3, [r7, #8]
 327:Drivers/BSP/B-L475E-IOT01/stm32l475e_iot01_qspi.c ****   sCommand.AddressMode       = QSPI_ADDRESS_1_LINE;
 588              		.loc 1 327 30
 589 0012 4FF48063 		mov	r3, #1024
 590 0016 7B62     		str	r3, [r7, #36]
 328:Drivers/BSP/B-L475E-IOT01/stm32l475e_iot01_qspi.c ****   sCommand.AddressSize       = QSPI_ADDRESS_24_BITS;
 591              		.loc 1 328 30
 592 0018 4FF40053 		mov	r3, #8192
 593 001c 7B61     		str	r3, [r7, #20]
 329:Drivers/BSP/B-L475E-IOT01/stm32l475e_iot01_qspi.c ****   sCommand.Address           = BlockAddress;
 594              		.loc 1 329 30
 595 001e 7B68     		ldr	r3, [r7, #4]
 596 0020 FB60     		str	r3, [r7, #12]
 330:Drivers/BSP/B-L475E-IOT01/stm32l475e_iot01_qspi.c ****   sCommand.AlternateByteMode = QSPI_ALTERNATE_BYTES_NONE;
 597              		.loc 1 330 30
 598 0022 0023     		movs	r3, #0
 599 0024 BB62     		str	r3, [r7, #40]
 331:Drivers/BSP/B-L475E-IOT01/stm32l475e_iot01_qspi.c ****   sCommand.DataMode          = QSPI_DATA_NONE;
 600              		.loc 1 331 30
 601 0026 0023     		movs	r3, #0
 602 0028 FB62     		str	r3, [r7, #44]
 332:Drivers/BSP/B-L475E-IOT01/stm32l475e_iot01_qspi.c ****   sCommand.DummyCycles       = 0;
 603              		.loc 1 332 30
 604 002a 0023     		movs	r3, #0
 605 002c FB61     		str	r3, [r7, #28]
 333:Drivers/BSP/B-L475E-IOT01/stm32l475e_iot01_qspi.c ****   sCommand.DdrMode           = QSPI_DDR_MODE_DISABLE;
 606              		.loc 1 333 30
 607 002e 0023     		movs	r3, #0
 608 0030 7B63     		str	r3, [r7, #52]
 334:Drivers/BSP/B-L475E-IOT01/stm32l475e_iot01_qspi.c ****   sCommand.DdrHoldHalfCycle  = QSPI_DDR_HHC_ANALOG_DELAY;
 609              		.loc 1 334 30
 610 0032 0023     		movs	r3, #0
 611 0034 BB63     		str	r3, [r7, #56]
 335:Drivers/BSP/B-L475E-IOT01/stm32l475e_iot01_qspi.c ****   sCommand.SIOOMode          = QSPI_SIOO_INST_EVERY_CMD;
 612              		.loc 1 335 30
 613 0036 0023     		movs	r3, #0
 614 0038 FB63     		str	r3, [r7, #60]
 336:Drivers/BSP/B-L475E-IOT01/stm32l475e_iot01_qspi.c **** 
 337:Drivers/BSP/B-L475E-IOT01/stm32l475e_iot01_qspi.c ****   /* Enable write operations */
 338:Drivers/BSP/B-L475E-IOT01/stm32l475e_iot01_qspi.c ****   if (QSPI_WriteEnable(&QSPIHandle) != QSPI_OK)
 615              		.loc 1 338 7
 616 003a 1248     		ldr	r0, .L45
 617 003c FFF7FEFF 		bl	QSPI_WriteEnable
 618 0040 0346     		mov	r3, r0
 619              		.loc 1 338 6 discriminator 1
 620 0042 002B     		cmp	r3, #0
 621 0044 01D0     		beq	.L40
 339:Drivers/BSP/B-L475E-IOT01/stm32l475e_iot01_qspi.c ****   {
 340:Drivers/BSP/B-L475E-IOT01/stm32l475e_iot01_qspi.c ****     return QSPI_ERROR;
 622              		.loc 1 340 12
 623 0046 0123     		movs	r3, #1
 624 0048 17E0     		b	.L44
 625              	.L40:
 341:Drivers/BSP/B-L475E-IOT01/stm32l475e_iot01_qspi.c ****   }
 342:Drivers/BSP/B-L475E-IOT01/stm32l475e_iot01_qspi.c **** 
ARM GAS  /tmp/ccFIVAwK.s 			page 37


 343:Drivers/BSP/B-L475E-IOT01/stm32l475e_iot01_qspi.c ****   /* Send the command */
 344:Drivers/BSP/B-L475E-IOT01/stm32l475e_iot01_qspi.c ****   if (HAL_QSPI_Command(&QSPIHandle, &sCommand, HAL_QPSI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
 626              		.loc 1 344 7
 627 004a 07F10803 		add	r3, r7, #8
 628 004e 41F28832 		movw	r2, #5000
 629 0052 1946     		mov	r1, r3
 630 0054 0B48     		ldr	r0, .L45
 631 0056 FFF7FEFF 		bl	HAL_QSPI_Command
 632 005a 0346     		mov	r3, r0
 633              		.loc 1 344 6 discriminator 1
 634 005c 002B     		cmp	r3, #0
 635 005e 01D0     		beq	.L42
 345:Drivers/BSP/B-L475E-IOT01/stm32l475e_iot01_qspi.c ****   {
 346:Drivers/BSP/B-L475E-IOT01/stm32l475e_iot01_qspi.c ****     return QSPI_ERROR;
 636              		.loc 1 346 12
 637 0060 0123     		movs	r3, #1
 638 0062 0AE0     		b	.L44
 639              	.L42:
 347:Drivers/BSP/B-L475E-IOT01/stm32l475e_iot01_qspi.c ****   }
 348:Drivers/BSP/B-L475E-IOT01/stm32l475e_iot01_qspi.c ****   
 349:Drivers/BSP/B-L475E-IOT01/stm32l475e_iot01_qspi.c ****   /* Configure automatic polling mode to wait for end of erase */  
 350:Drivers/BSP/B-L475E-IOT01/stm32l475e_iot01_qspi.c ****   if (QSPI_AutoPollingMemReady(&QSPIHandle, MX25R6435F_BLOCK_ERASE_MAX_TIME) != QSPI_OK)
 640              		.loc 1 350 7
 641 0064 40F6AC51 		movw	r1, #3500
 642 0068 0648     		ldr	r0, .L45
 643 006a FFF7FEFF 		bl	QSPI_AutoPollingMemReady
 644 006e 0346     		mov	r3, r0
 645              		.loc 1 350 6 discriminator 1
 646 0070 002B     		cmp	r3, #0
 647 0072 01D0     		beq	.L43
 351:Drivers/BSP/B-L475E-IOT01/stm32l475e_iot01_qspi.c ****   {
 352:Drivers/BSP/B-L475E-IOT01/stm32l475e_iot01_qspi.c ****     return QSPI_ERROR;
 648              		.loc 1 352 12
 649 0074 0123     		movs	r3, #1
 650 0076 00E0     		b	.L44
 651              	.L43:
 353:Drivers/BSP/B-L475E-IOT01/stm32l475e_iot01_qspi.c ****   }
 354:Drivers/BSP/B-L475E-IOT01/stm32l475e_iot01_qspi.c **** 
 355:Drivers/BSP/B-L475E-IOT01/stm32l475e_iot01_qspi.c ****   return QSPI_OK;
 652              		.loc 1 355 10
 653 0078 0023     		movs	r3, #0
 654              	.L44:
 356:Drivers/BSP/B-L475E-IOT01/stm32l475e_iot01_qspi.c **** }
 655              		.loc 1 356 1
 656 007a 1846     		mov	r0, r3
 657 007c 4037     		adds	r7, r7, #64
 658              		.cfi_def_cfa_offset 8
 659 007e BD46     		mov	sp, r7
 660              		.cfi_def_cfa_register 13
 661              		@ sp needed
 662 0080 80BD     		pop	{r7, pc}
 663              	.L46:
 664 0082 00BF     		.align	2
 665              	.L45:
 666 0084 00000000 		.word	QSPIHandle
 667              		.cfi_endproc
 668              	.LFE449:
ARM GAS  /tmp/ccFIVAwK.s 			page 38


 670              		.section	.text.BSP_QSPI_Erase_Sector,"ax",%progbits
 671              		.align	1
 672              		.global	BSP_QSPI_Erase_Sector
 673              		.syntax unified
 674              		.thumb
 675              		.thumb_func
 677              	BSP_QSPI_Erase_Sector:
 678              	.LFB450:
 357:Drivers/BSP/B-L475E-IOT01/stm32l475e_iot01_qspi.c **** 
 358:Drivers/BSP/B-L475E-IOT01/stm32l475e_iot01_qspi.c **** /**
 359:Drivers/BSP/B-L475E-IOT01/stm32l475e_iot01_qspi.c ****   * @brief  Erases the specified sector of the QSPI memory. 
 360:Drivers/BSP/B-L475E-IOT01/stm32l475e_iot01_qspi.c ****   * @param  Sector : Sector address to erase (0 to 255) 
 361:Drivers/BSP/B-L475E-IOT01/stm32l475e_iot01_qspi.c ****   * @retval QSPI memory status
 362:Drivers/BSP/B-L475E-IOT01/stm32l475e_iot01_qspi.c ****   * @note This function is non blocking meaning that sector erase
 363:Drivers/BSP/B-L475E-IOT01/stm32l475e_iot01_qspi.c ****   *       operation is started but not completed when the function 
 364:Drivers/BSP/B-L475E-IOT01/stm32l475e_iot01_qspi.c ****   *       returns. Application has to call BSP_QSPI_GetStatus()
 365:Drivers/BSP/B-L475E-IOT01/stm32l475e_iot01_qspi.c ****   *       to know when the device is available again (i.e. erase operation
 366:Drivers/BSP/B-L475E-IOT01/stm32l475e_iot01_qspi.c ****   *       completed).
 367:Drivers/BSP/B-L475E-IOT01/stm32l475e_iot01_qspi.c ****   */
 368:Drivers/BSP/B-L475E-IOT01/stm32l475e_iot01_qspi.c **** uint8_t BSP_QSPI_Erase_Sector(uint32_t Sector)
 369:Drivers/BSP/B-L475E-IOT01/stm32l475e_iot01_qspi.c **** {
 679              		.loc 1 369 1
 680              		.cfi_startproc
 681              		@ args = 0, pretend = 0, frame = 64
 682              		@ frame_needed = 1, uses_anonymous_args = 0
 683 0000 80B5     		push	{r7, lr}
 684              		.cfi_def_cfa_offset 8
 685              		.cfi_offset 7, -8
 686              		.cfi_offset 14, -4
 687 0002 90B0     		sub	sp, sp, #64
 688              		.cfi_def_cfa_offset 72
 689 0004 00AF     		add	r7, sp, #0
 690              		.cfi_def_cfa_register 7
 691 0006 7860     		str	r0, [r7, #4]
 370:Drivers/BSP/B-L475E-IOT01/stm32l475e_iot01_qspi.c ****   QSPI_CommandTypeDef sCommand;
 371:Drivers/BSP/B-L475E-IOT01/stm32l475e_iot01_qspi.c ****   
 372:Drivers/BSP/B-L475E-IOT01/stm32l475e_iot01_qspi.c ****   if (Sector >= (uint32_t)(MX25R6435F_FLASH_SIZE/MX25R6435F_SECTOR_SIZE))
 692              		.loc 1 372 6
 693 0008 7B68     		ldr	r3, [r7, #4]
 694 000a B3F5006F 		cmp	r3, #2048
 695 000e 01D3     		bcc	.L48
 373:Drivers/BSP/B-L475E-IOT01/stm32l475e_iot01_qspi.c ****   {
 374:Drivers/BSP/B-L475E-IOT01/stm32l475e_iot01_qspi.c ****     return QSPI_ERROR;
 696              		.loc 1 374 12
 697 0010 0123     		movs	r3, #1
 698 0012 2FE0     		b	.L52
 699              	.L48:
 375:Drivers/BSP/B-L475E-IOT01/stm32l475e_iot01_qspi.c ****   }
 376:Drivers/BSP/B-L475E-IOT01/stm32l475e_iot01_qspi.c ****   
 377:Drivers/BSP/B-L475E-IOT01/stm32l475e_iot01_qspi.c ****   /* Initialize the erase command */
 378:Drivers/BSP/B-L475E-IOT01/stm32l475e_iot01_qspi.c ****   sCommand.InstructionMode   = QSPI_INSTRUCTION_1_LINE;
 700              		.loc 1 378 30
 701 0014 4FF48073 		mov	r3, #256
 702 0018 3B62     		str	r3, [r7, #32]
 379:Drivers/BSP/B-L475E-IOT01/stm32l475e_iot01_qspi.c ****   sCommand.Instruction       = SECTOR_ERASE_CMD;
 703              		.loc 1 379 30
 704 001a 2023     		movs	r3, #32
ARM GAS  /tmp/ccFIVAwK.s 			page 39


 705 001c BB60     		str	r3, [r7, #8]
 380:Drivers/BSP/B-L475E-IOT01/stm32l475e_iot01_qspi.c ****   sCommand.AddressMode       = QSPI_ADDRESS_1_LINE;
 706              		.loc 1 380 30
 707 001e 4FF48063 		mov	r3, #1024
 708 0022 7B62     		str	r3, [r7, #36]
 381:Drivers/BSP/B-L475E-IOT01/stm32l475e_iot01_qspi.c ****   sCommand.AddressSize       = QSPI_ADDRESS_24_BITS;
 709              		.loc 1 381 30
 710 0024 4FF40053 		mov	r3, #8192
 711 0028 7B61     		str	r3, [r7, #20]
 382:Drivers/BSP/B-L475E-IOT01/stm32l475e_iot01_qspi.c ****   sCommand.Address           = (Sector * MX25R6435F_SECTOR_SIZE);
 712              		.loc 1 382 40
 713 002a 7B68     		ldr	r3, [r7, #4]
 714 002c 1B03     		lsls	r3, r3, #12
 715              		.loc 1 382 30
 716 002e FB60     		str	r3, [r7, #12]
 383:Drivers/BSP/B-L475E-IOT01/stm32l475e_iot01_qspi.c ****   sCommand.AlternateByteMode = QSPI_ALTERNATE_BYTES_NONE;
 717              		.loc 1 383 30
 718 0030 0023     		movs	r3, #0
 719 0032 BB62     		str	r3, [r7, #40]
 384:Drivers/BSP/B-L475E-IOT01/stm32l475e_iot01_qspi.c ****   sCommand.DataMode          = QSPI_DATA_NONE;
 720              		.loc 1 384 30
 721 0034 0023     		movs	r3, #0
 722 0036 FB62     		str	r3, [r7, #44]
 385:Drivers/BSP/B-L475E-IOT01/stm32l475e_iot01_qspi.c ****   sCommand.DummyCycles       = 0;
 723              		.loc 1 385 30
 724 0038 0023     		movs	r3, #0
 725 003a FB61     		str	r3, [r7, #28]
 386:Drivers/BSP/B-L475E-IOT01/stm32l475e_iot01_qspi.c ****   sCommand.DdrMode           = QSPI_DDR_MODE_DISABLE;
 726              		.loc 1 386 30
 727 003c 0023     		movs	r3, #0
 728 003e 7B63     		str	r3, [r7, #52]
 387:Drivers/BSP/B-L475E-IOT01/stm32l475e_iot01_qspi.c ****   sCommand.DdrHoldHalfCycle  = QSPI_DDR_HHC_ANALOG_DELAY;
 729              		.loc 1 387 30
 730 0040 0023     		movs	r3, #0
 731 0042 BB63     		str	r3, [r7, #56]
 388:Drivers/BSP/B-L475E-IOT01/stm32l475e_iot01_qspi.c ****   sCommand.SIOOMode          = QSPI_SIOO_INST_EVERY_CMD;
 732              		.loc 1 388 30
 733 0044 0023     		movs	r3, #0
 734 0046 FB63     		str	r3, [r7, #60]
 389:Drivers/BSP/B-L475E-IOT01/stm32l475e_iot01_qspi.c ****   
 390:Drivers/BSP/B-L475E-IOT01/stm32l475e_iot01_qspi.c ****   /* Enable write operations */
 391:Drivers/BSP/B-L475E-IOT01/stm32l475e_iot01_qspi.c ****   if (QSPI_WriteEnable(&QSPIHandle) != QSPI_OK)
 735              		.loc 1 391 7
 736 0048 0C48     		ldr	r0, .L53
 737 004a FFF7FEFF 		bl	QSPI_WriteEnable
 738 004e 0346     		mov	r3, r0
 739              		.loc 1 391 6 discriminator 1
 740 0050 002B     		cmp	r3, #0
 741 0052 01D0     		beq	.L50
 392:Drivers/BSP/B-L475E-IOT01/stm32l475e_iot01_qspi.c ****   {
 393:Drivers/BSP/B-L475E-IOT01/stm32l475e_iot01_qspi.c ****     return QSPI_ERROR;
 742              		.loc 1 393 12
 743 0054 0123     		movs	r3, #1
 744 0056 0DE0     		b	.L52
 745              	.L50:
 394:Drivers/BSP/B-L475E-IOT01/stm32l475e_iot01_qspi.c ****   }
 395:Drivers/BSP/B-L475E-IOT01/stm32l475e_iot01_qspi.c ****   
ARM GAS  /tmp/ccFIVAwK.s 			page 40


 396:Drivers/BSP/B-L475E-IOT01/stm32l475e_iot01_qspi.c ****   /* Send the command */
 397:Drivers/BSP/B-L475E-IOT01/stm32l475e_iot01_qspi.c ****   if (HAL_QSPI_Command(&QSPIHandle, &sCommand, HAL_QPSI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
 746              		.loc 1 397 7
 747 0058 07F10803 		add	r3, r7, #8
 748 005c 41F28832 		movw	r2, #5000
 749 0060 1946     		mov	r1, r3
 750 0062 0648     		ldr	r0, .L53
 751 0064 FFF7FEFF 		bl	HAL_QSPI_Command
 752 0068 0346     		mov	r3, r0
 753              		.loc 1 397 6 discriminator 1
 754 006a 002B     		cmp	r3, #0
 755 006c 01D0     		beq	.L51
 398:Drivers/BSP/B-L475E-IOT01/stm32l475e_iot01_qspi.c ****   {
 399:Drivers/BSP/B-L475E-IOT01/stm32l475e_iot01_qspi.c ****     return QSPI_ERROR;
 756              		.loc 1 399 12
 757 006e 0123     		movs	r3, #1
 758 0070 00E0     		b	.L52
 759              	.L51:
 400:Drivers/BSP/B-L475E-IOT01/stm32l475e_iot01_qspi.c ****   }
 401:Drivers/BSP/B-L475E-IOT01/stm32l475e_iot01_qspi.c ****   
 402:Drivers/BSP/B-L475E-IOT01/stm32l475e_iot01_qspi.c ****   return QSPI_OK;
 760              		.loc 1 402 10
 761 0072 0023     		movs	r3, #0
 762              	.L52:
 403:Drivers/BSP/B-L475E-IOT01/stm32l475e_iot01_qspi.c **** }
 763              		.loc 1 403 1
 764 0074 1846     		mov	r0, r3
 765 0076 4037     		adds	r7, r7, #64
 766              		.cfi_def_cfa_offset 8
 767 0078 BD46     		mov	sp, r7
 768              		.cfi_def_cfa_register 13
 769              		@ sp needed
 770 007a 80BD     		pop	{r7, pc}
 771              	.L54:
 772              		.align	2
 773              	.L53:
 774 007c 00000000 		.word	QSPIHandle
 775              		.cfi_endproc
 776              	.LFE450:
 778              		.section	.text.BSP_QSPI_Erase_Chip,"ax",%progbits
 779              		.align	1
 780              		.global	BSP_QSPI_Erase_Chip
 781              		.syntax unified
 782              		.thumb
 783              		.thumb_func
 785              	BSP_QSPI_Erase_Chip:
 786              	.LFB451:
 404:Drivers/BSP/B-L475E-IOT01/stm32l475e_iot01_qspi.c **** 
 405:Drivers/BSP/B-L475E-IOT01/stm32l475e_iot01_qspi.c **** /**
 406:Drivers/BSP/B-L475E-IOT01/stm32l475e_iot01_qspi.c ****   * @brief  Erases the entire QSPI memory.
 407:Drivers/BSP/B-L475E-IOT01/stm32l475e_iot01_qspi.c ****   * @retval QSPI memory status
 408:Drivers/BSP/B-L475E-IOT01/stm32l475e_iot01_qspi.c ****   */
 409:Drivers/BSP/B-L475E-IOT01/stm32l475e_iot01_qspi.c **** uint8_t BSP_QSPI_Erase_Chip(void)
 410:Drivers/BSP/B-L475E-IOT01/stm32l475e_iot01_qspi.c **** {
 787              		.loc 1 410 1
 788              		.cfi_startproc
 789              		@ args = 0, pretend = 0, frame = 56
ARM GAS  /tmp/ccFIVAwK.s 			page 41


 790              		@ frame_needed = 1, uses_anonymous_args = 0
 791 0000 80B5     		push	{r7, lr}
 792              		.cfi_def_cfa_offset 8
 793              		.cfi_offset 7, -8
 794              		.cfi_offset 14, -4
 795 0002 8EB0     		sub	sp, sp, #56
 796              		.cfi_def_cfa_offset 64
 797 0004 00AF     		add	r7, sp, #0
 798              		.cfi_def_cfa_register 7
 411:Drivers/BSP/B-L475E-IOT01/stm32l475e_iot01_qspi.c ****   QSPI_CommandTypeDef sCommand;
 412:Drivers/BSP/B-L475E-IOT01/stm32l475e_iot01_qspi.c **** 
 413:Drivers/BSP/B-L475E-IOT01/stm32l475e_iot01_qspi.c ****   /* Initialize the erase command */
 414:Drivers/BSP/B-L475E-IOT01/stm32l475e_iot01_qspi.c ****   sCommand.InstructionMode   = QSPI_INSTRUCTION_1_LINE;
 799              		.loc 1 414 30
 800 0006 4FF48073 		mov	r3, #256
 801 000a BB61     		str	r3, [r7, #24]
 415:Drivers/BSP/B-L475E-IOT01/stm32l475e_iot01_qspi.c ****   sCommand.Instruction       = CHIP_ERASE_CMD;
 802              		.loc 1 415 30
 803 000c 6023     		movs	r3, #96
 804 000e 3B60     		str	r3, [r7]
 416:Drivers/BSP/B-L475E-IOT01/stm32l475e_iot01_qspi.c ****   sCommand.AddressMode       = QSPI_ADDRESS_NONE;
 805              		.loc 1 416 30
 806 0010 0023     		movs	r3, #0
 807 0012 FB61     		str	r3, [r7, #28]
 417:Drivers/BSP/B-L475E-IOT01/stm32l475e_iot01_qspi.c ****   sCommand.AlternateByteMode = QSPI_ALTERNATE_BYTES_NONE;
 808              		.loc 1 417 30
 809 0014 0023     		movs	r3, #0
 810 0016 3B62     		str	r3, [r7, #32]
 418:Drivers/BSP/B-L475E-IOT01/stm32l475e_iot01_qspi.c ****   sCommand.DataMode          = QSPI_DATA_NONE;
 811              		.loc 1 418 30
 812 0018 0023     		movs	r3, #0
 813 001a 7B62     		str	r3, [r7, #36]
 419:Drivers/BSP/B-L475E-IOT01/stm32l475e_iot01_qspi.c ****   sCommand.DummyCycles       = 0;
 814              		.loc 1 419 30
 815 001c 0023     		movs	r3, #0
 816 001e 7B61     		str	r3, [r7, #20]
 420:Drivers/BSP/B-L475E-IOT01/stm32l475e_iot01_qspi.c ****   sCommand.DdrMode           = QSPI_DDR_MODE_DISABLE;
 817              		.loc 1 420 30
 818 0020 0023     		movs	r3, #0
 819 0022 FB62     		str	r3, [r7, #44]
 421:Drivers/BSP/B-L475E-IOT01/stm32l475e_iot01_qspi.c ****   sCommand.DdrHoldHalfCycle  = QSPI_DDR_HHC_ANALOG_DELAY;
 820              		.loc 1 421 30
 821 0024 0023     		movs	r3, #0
 822 0026 3B63     		str	r3, [r7, #48]
 422:Drivers/BSP/B-L475E-IOT01/stm32l475e_iot01_qspi.c ****   sCommand.SIOOMode          = QSPI_SIOO_INST_EVERY_CMD;
 823              		.loc 1 422 30
 824 0028 0023     		movs	r3, #0
 825 002a 7B63     		str	r3, [r7, #52]
 423:Drivers/BSP/B-L475E-IOT01/stm32l475e_iot01_qspi.c **** 
 424:Drivers/BSP/B-L475E-IOT01/stm32l475e_iot01_qspi.c ****   /* Enable write operations */
 425:Drivers/BSP/B-L475E-IOT01/stm32l475e_iot01_qspi.c ****   if (QSPI_WriteEnable(&QSPIHandle) != QSPI_OK)
 826              		.loc 1 425 7
 827 002c 1048     		ldr	r0, .L61
 828 002e FFF7FEFF 		bl	QSPI_WriteEnable
 829 0032 0346     		mov	r3, r0
 830              		.loc 1 425 6 discriminator 1
 831 0034 002B     		cmp	r3, #0
ARM GAS  /tmp/ccFIVAwK.s 			page 42


 832 0036 01D0     		beq	.L56
 426:Drivers/BSP/B-L475E-IOT01/stm32l475e_iot01_qspi.c ****   {
 427:Drivers/BSP/B-L475E-IOT01/stm32l475e_iot01_qspi.c ****     return QSPI_ERROR;
 833              		.loc 1 427 12
 834 0038 0123     		movs	r3, #1
 835 003a 15E0     		b	.L60
 836              	.L56:
 428:Drivers/BSP/B-L475E-IOT01/stm32l475e_iot01_qspi.c ****   }
 429:Drivers/BSP/B-L475E-IOT01/stm32l475e_iot01_qspi.c **** 
 430:Drivers/BSP/B-L475E-IOT01/stm32l475e_iot01_qspi.c ****   /* Send the command */
 431:Drivers/BSP/B-L475E-IOT01/stm32l475e_iot01_qspi.c ****   if (HAL_QSPI_Command(&QSPIHandle, &sCommand, HAL_QPSI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
 837              		.loc 1 431 7
 838 003c 3B46     		mov	r3, r7
 839 003e 41F28832 		movw	r2, #5000
 840 0042 1946     		mov	r1, r3
 841 0044 0A48     		ldr	r0, .L61
 842 0046 FFF7FEFF 		bl	HAL_QSPI_Command
 843 004a 0346     		mov	r3, r0
 844              		.loc 1 431 6 discriminator 1
 845 004c 002B     		cmp	r3, #0
 846 004e 01D0     		beq	.L58
 432:Drivers/BSP/B-L475E-IOT01/stm32l475e_iot01_qspi.c ****   {
 433:Drivers/BSP/B-L475E-IOT01/stm32l475e_iot01_qspi.c ****     return QSPI_ERROR;
 847              		.loc 1 433 12
 848 0050 0123     		movs	r3, #1
 849 0052 09E0     		b	.L60
 850              	.L58:
 434:Drivers/BSP/B-L475E-IOT01/stm32l475e_iot01_qspi.c ****   }
 435:Drivers/BSP/B-L475E-IOT01/stm32l475e_iot01_qspi.c ****   
 436:Drivers/BSP/B-L475E-IOT01/stm32l475e_iot01_qspi.c ****   /* Configure automatic polling mode to wait for end of erase */  
 437:Drivers/BSP/B-L475E-IOT01/stm32l475e_iot01_qspi.c ****   if (QSPI_AutoPollingMemReady(&QSPIHandle, MX25R6435F_CHIP_ERASE_MAX_TIME) != QSPI_OK)
 851              		.loc 1 437 7
 852 0054 0749     		ldr	r1, .L61+4
 853 0056 0648     		ldr	r0, .L61
 854 0058 FFF7FEFF 		bl	QSPI_AutoPollingMemReady
 855 005c 0346     		mov	r3, r0
 856              		.loc 1 437 6 discriminator 1
 857 005e 002B     		cmp	r3, #0
 858 0060 01D0     		beq	.L59
 438:Drivers/BSP/B-L475E-IOT01/stm32l475e_iot01_qspi.c ****   {
 439:Drivers/BSP/B-L475E-IOT01/stm32l475e_iot01_qspi.c ****     return QSPI_ERROR;
 859              		.loc 1 439 12
 860 0062 0123     		movs	r3, #1
 861 0064 00E0     		b	.L60
 862              	.L59:
 440:Drivers/BSP/B-L475E-IOT01/stm32l475e_iot01_qspi.c ****   }
 441:Drivers/BSP/B-L475E-IOT01/stm32l475e_iot01_qspi.c **** 
 442:Drivers/BSP/B-L475E-IOT01/stm32l475e_iot01_qspi.c ****   return QSPI_OK;
 863              		.loc 1 442 10
 864 0066 0023     		movs	r3, #0
 865              	.L60:
 443:Drivers/BSP/B-L475E-IOT01/stm32l475e_iot01_qspi.c **** }
 866              		.loc 1 443 1
 867 0068 1846     		mov	r0, r3
 868 006a 3837     		adds	r7, r7, #56
 869              		.cfi_def_cfa_offset 8
 870 006c BD46     		mov	sp, r7
ARM GAS  /tmp/ccFIVAwK.s 			page 43


 871              		.cfi_def_cfa_register 13
 872              		@ sp needed
 873 006e 80BD     		pop	{r7, pc}
 874              	.L62:
 875              		.align	2
 876              	.L61:
 877 0070 00000000 		.word	QSPIHandle
 878 0074 80A90300 		.word	240000
 879              		.cfi_endproc
 880              	.LFE451:
 882              		.section	.text.BSP_QSPI_GetStatus,"ax",%progbits
 883              		.align	1
 884              		.global	BSP_QSPI_GetStatus
 885              		.syntax unified
 886              		.thumb
 887              		.thumb_func
 889              	BSP_QSPI_GetStatus:
 890              	.LFB452:
 444:Drivers/BSP/B-L475E-IOT01/stm32l475e_iot01_qspi.c **** 
 445:Drivers/BSP/B-L475E-IOT01/stm32l475e_iot01_qspi.c **** /**
 446:Drivers/BSP/B-L475E-IOT01/stm32l475e_iot01_qspi.c ****   * @brief  Reads current status of the QSPI memory.
 447:Drivers/BSP/B-L475E-IOT01/stm32l475e_iot01_qspi.c ****   * @retval QSPI memory status
 448:Drivers/BSP/B-L475E-IOT01/stm32l475e_iot01_qspi.c ****   */
 449:Drivers/BSP/B-L475E-IOT01/stm32l475e_iot01_qspi.c **** uint8_t BSP_QSPI_GetStatus(void)
 450:Drivers/BSP/B-L475E-IOT01/stm32l475e_iot01_qspi.c **** {
 891              		.loc 1 450 1
 892              		.cfi_startproc
 893              		@ args = 0, pretend = 0, frame = 64
 894              		@ frame_needed = 1, uses_anonymous_args = 0
 895 0000 80B5     		push	{r7, lr}
 896              		.cfi_def_cfa_offset 8
 897              		.cfi_offset 7, -8
 898              		.cfi_offset 14, -4
 899 0002 90B0     		sub	sp, sp, #64
 900              		.cfi_def_cfa_offset 72
 901 0004 00AF     		add	r7, sp, #0
 902              		.cfi_def_cfa_register 7
 451:Drivers/BSP/B-L475E-IOT01/stm32l475e_iot01_qspi.c ****   QSPI_CommandTypeDef sCommand;
 452:Drivers/BSP/B-L475E-IOT01/stm32l475e_iot01_qspi.c ****   uint8_t reg;
 453:Drivers/BSP/B-L475E-IOT01/stm32l475e_iot01_qspi.c **** 
 454:Drivers/BSP/B-L475E-IOT01/stm32l475e_iot01_qspi.c ****   /* Initialize the read security register command */
 455:Drivers/BSP/B-L475E-IOT01/stm32l475e_iot01_qspi.c ****   sCommand.InstructionMode   = QSPI_INSTRUCTION_1_LINE;
 903              		.loc 1 455 30
 904 0006 4FF48073 		mov	r3, #256
 905 000a 3B62     		str	r3, [r7, #32]
 456:Drivers/BSP/B-L475E-IOT01/stm32l475e_iot01_qspi.c ****   sCommand.Instruction       = READ_SEC_REG_CMD;
 906              		.loc 1 456 30
 907 000c 2B23     		movs	r3, #43
 908 000e BB60     		str	r3, [r7, #8]
 457:Drivers/BSP/B-L475E-IOT01/stm32l475e_iot01_qspi.c ****   sCommand.AddressMode       = QSPI_ADDRESS_NONE;
 909              		.loc 1 457 30
 910 0010 0023     		movs	r3, #0
 911 0012 7B62     		str	r3, [r7, #36]
 458:Drivers/BSP/B-L475E-IOT01/stm32l475e_iot01_qspi.c ****   sCommand.AlternateByteMode = QSPI_ALTERNATE_BYTES_NONE;
 912              		.loc 1 458 30
 913 0014 0023     		movs	r3, #0
 914 0016 BB62     		str	r3, [r7, #40]
ARM GAS  /tmp/ccFIVAwK.s 			page 44


 459:Drivers/BSP/B-L475E-IOT01/stm32l475e_iot01_qspi.c ****   sCommand.DataMode          = QSPI_DATA_1_LINE;
 915              		.loc 1 459 30
 916 0018 4FF08073 		mov	r3, #16777216
 917 001c FB62     		str	r3, [r7, #44]
 460:Drivers/BSP/B-L475E-IOT01/stm32l475e_iot01_qspi.c ****   sCommand.DummyCycles       = 0;
 918              		.loc 1 460 30
 919 001e 0023     		movs	r3, #0
 920 0020 FB61     		str	r3, [r7, #28]
 461:Drivers/BSP/B-L475E-IOT01/stm32l475e_iot01_qspi.c ****   sCommand.NbData            = 1;
 921              		.loc 1 461 30
 922 0022 0123     		movs	r3, #1
 923 0024 3B63     		str	r3, [r7, #48]
 462:Drivers/BSP/B-L475E-IOT01/stm32l475e_iot01_qspi.c ****   sCommand.DdrMode           = QSPI_DDR_MODE_DISABLE;
 924              		.loc 1 462 30
 925 0026 0023     		movs	r3, #0
 926 0028 7B63     		str	r3, [r7, #52]
 463:Drivers/BSP/B-L475E-IOT01/stm32l475e_iot01_qspi.c ****   sCommand.DdrHoldHalfCycle  = QSPI_DDR_HHC_ANALOG_DELAY;
 927              		.loc 1 463 30
 928 002a 0023     		movs	r3, #0
 929 002c BB63     		str	r3, [r7, #56]
 464:Drivers/BSP/B-L475E-IOT01/stm32l475e_iot01_qspi.c ****   sCommand.SIOOMode          = QSPI_SIOO_INST_EVERY_CMD;
 930              		.loc 1 464 30
 931 002e 0023     		movs	r3, #0
 932 0030 FB63     		str	r3, [r7, #60]
 465:Drivers/BSP/B-L475E-IOT01/stm32l475e_iot01_qspi.c **** 
 466:Drivers/BSP/B-L475E-IOT01/stm32l475e_iot01_qspi.c ****   /* Configure the command */
 467:Drivers/BSP/B-L475E-IOT01/stm32l475e_iot01_qspi.c ****   if (HAL_QSPI_Command(&QSPIHandle, &sCommand, HAL_QPSI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
 933              		.loc 1 467 7
 934 0032 07F10803 		add	r3, r7, #8
 935 0036 41F28832 		movw	r2, #5000
 936 003a 1946     		mov	r1, r3
 937 003c 2448     		ldr	r0, .L73
 938 003e FFF7FEFF 		bl	HAL_QSPI_Command
 939 0042 0346     		mov	r3, r0
 940              		.loc 1 467 6 discriminator 1
 941 0044 002B     		cmp	r3, #0
 942 0046 01D0     		beq	.L64
 468:Drivers/BSP/B-L475E-IOT01/stm32l475e_iot01_qspi.c ****   {
 469:Drivers/BSP/B-L475E-IOT01/stm32l475e_iot01_qspi.c ****     return QSPI_ERROR;
 943              		.loc 1 469 12
 944 0048 0123     		movs	r3, #1
 945 004a 3CE0     		b	.L72
 946              	.L64:
 470:Drivers/BSP/B-L475E-IOT01/stm32l475e_iot01_qspi.c ****   }
 471:Drivers/BSP/B-L475E-IOT01/stm32l475e_iot01_qspi.c **** 
 472:Drivers/BSP/B-L475E-IOT01/stm32l475e_iot01_qspi.c ****   /* Reception of the data */
 473:Drivers/BSP/B-L475E-IOT01/stm32l475e_iot01_qspi.c ****   if (HAL_QSPI_Receive(&QSPIHandle, &reg, HAL_QPSI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
 947              		.loc 1 473 7
 948 004c FB1D     		adds	r3, r7, #7
 949 004e 41F28832 		movw	r2, #5000
 950 0052 1946     		mov	r1, r3
 951 0054 1E48     		ldr	r0, .L73
 952 0056 FFF7FEFF 		bl	HAL_QSPI_Receive
 953 005a 0346     		mov	r3, r0
 954              		.loc 1 473 6 discriminator 1
 955 005c 002B     		cmp	r3, #0
 956 005e 01D0     		beq	.L66
ARM GAS  /tmp/ccFIVAwK.s 			page 45


 474:Drivers/BSP/B-L475E-IOT01/stm32l475e_iot01_qspi.c ****   {
 475:Drivers/BSP/B-L475E-IOT01/stm32l475e_iot01_qspi.c ****     return QSPI_ERROR;
 957              		.loc 1 475 12
 958 0060 0123     		movs	r3, #1
 959 0062 30E0     		b	.L72
 960              	.L66:
 476:Drivers/BSP/B-L475E-IOT01/stm32l475e_iot01_qspi.c ****   }
 477:Drivers/BSP/B-L475E-IOT01/stm32l475e_iot01_qspi.c ****   
 478:Drivers/BSP/B-L475E-IOT01/stm32l475e_iot01_qspi.c ****   /* Check the value of the register */
 479:Drivers/BSP/B-L475E-IOT01/stm32l475e_iot01_qspi.c ****   if ((reg & (MX25R6435F_SECR_P_FAIL | MX25R6435F_SECR_E_FAIL)) != 0)
 961              		.loc 1 479 12
 962 0064 FB79     		ldrb	r3, [r7, #7]	@ zero_extendqisi2
 963 0066 03F06003 		and	r3, r3, #96
 964              		.loc 1 479 6
 965 006a 002B     		cmp	r3, #0
 966 006c 01D0     		beq	.L67
 480:Drivers/BSP/B-L475E-IOT01/stm32l475e_iot01_qspi.c ****   {
 481:Drivers/BSP/B-L475E-IOT01/stm32l475e_iot01_qspi.c ****     return QSPI_ERROR;
 967              		.loc 1 481 12
 968 006e 0123     		movs	r3, #1
 969 0070 29E0     		b	.L72
 970              	.L67:
 482:Drivers/BSP/B-L475E-IOT01/stm32l475e_iot01_qspi.c ****   }
 483:Drivers/BSP/B-L475E-IOT01/stm32l475e_iot01_qspi.c ****   else if ((reg & (MX25R6435F_SECR_PSB | MX25R6435F_SECR_ESB)) != 0)
 971              		.loc 1 483 17
 972 0072 FB79     		ldrb	r3, [r7, #7]	@ zero_extendqisi2
 973 0074 03F00C03 		and	r3, r3, #12
 974              		.loc 1 483 11
 975 0078 002B     		cmp	r3, #0
 976 007a 01D0     		beq	.L68
 484:Drivers/BSP/B-L475E-IOT01/stm32l475e_iot01_qspi.c ****   {
 485:Drivers/BSP/B-L475E-IOT01/stm32l475e_iot01_qspi.c ****     return QSPI_SUSPENDED;
 977              		.loc 1 485 12
 978 007c 0823     		movs	r3, #8
 979 007e 22E0     		b	.L72
 980              	.L68:
 486:Drivers/BSP/B-L475E-IOT01/stm32l475e_iot01_qspi.c ****   }
 487:Drivers/BSP/B-L475E-IOT01/stm32l475e_iot01_qspi.c **** 
 488:Drivers/BSP/B-L475E-IOT01/stm32l475e_iot01_qspi.c ****   /* Initialize the read status register command */
 489:Drivers/BSP/B-L475E-IOT01/stm32l475e_iot01_qspi.c ****   sCommand.Instruction       = READ_STATUS_REG_CMD;
 981              		.loc 1 489 30
 982 0080 0523     		movs	r3, #5
 983 0082 BB60     		str	r3, [r7, #8]
 490:Drivers/BSP/B-L475E-IOT01/stm32l475e_iot01_qspi.c **** 
 491:Drivers/BSP/B-L475E-IOT01/stm32l475e_iot01_qspi.c ****   /* Configure the command */
 492:Drivers/BSP/B-L475E-IOT01/stm32l475e_iot01_qspi.c ****   if (HAL_QSPI_Command(&QSPIHandle, &sCommand, HAL_QPSI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
 984              		.loc 1 492 7
 985 0084 07F10803 		add	r3, r7, #8
 986 0088 41F28832 		movw	r2, #5000
 987 008c 1946     		mov	r1, r3
 988 008e 1048     		ldr	r0, .L73
 989 0090 FFF7FEFF 		bl	HAL_QSPI_Command
 990 0094 0346     		mov	r3, r0
 991              		.loc 1 492 6 discriminator 1
 992 0096 002B     		cmp	r3, #0
 993 0098 01D0     		beq	.L69
 493:Drivers/BSP/B-L475E-IOT01/stm32l475e_iot01_qspi.c ****   {
ARM GAS  /tmp/ccFIVAwK.s 			page 46


 494:Drivers/BSP/B-L475E-IOT01/stm32l475e_iot01_qspi.c ****     return QSPI_ERROR;
 994              		.loc 1 494 12
 995 009a 0123     		movs	r3, #1
 996 009c 13E0     		b	.L72
 997              	.L69:
 495:Drivers/BSP/B-L475E-IOT01/stm32l475e_iot01_qspi.c ****   }
 496:Drivers/BSP/B-L475E-IOT01/stm32l475e_iot01_qspi.c **** 
 497:Drivers/BSP/B-L475E-IOT01/stm32l475e_iot01_qspi.c ****   /* Reception of the data */
 498:Drivers/BSP/B-L475E-IOT01/stm32l475e_iot01_qspi.c ****   if (HAL_QSPI_Receive(&QSPIHandle, &reg, HAL_QPSI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
 998              		.loc 1 498 7
 999 009e FB1D     		adds	r3, r7, #7
 1000 00a0 41F28832 		movw	r2, #5000
 1001 00a4 1946     		mov	r1, r3
 1002 00a6 0A48     		ldr	r0, .L73
 1003 00a8 FFF7FEFF 		bl	HAL_QSPI_Receive
 1004 00ac 0346     		mov	r3, r0
 1005              		.loc 1 498 6 discriminator 1
 1006 00ae 002B     		cmp	r3, #0
 1007 00b0 01D0     		beq	.L70
 499:Drivers/BSP/B-L475E-IOT01/stm32l475e_iot01_qspi.c ****   {
 500:Drivers/BSP/B-L475E-IOT01/stm32l475e_iot01_qspi.c ****     return QSPI_ERROR;
 1008              		.loc 1 500 12
 1009 00b2 0123     		movs	r3, #1
 1010 00b4 07E0     		b	.L72
 1011              	.L70:
 501:Drivers/BSP/B-L475E-IOT01/stm32l475e_iot01_qspi.c ****   }
 502:Drivers/BSP/B-L475E-IOT01/stm32l475e_iot01_qspi.c **** 
 503:Drivers/BSP/B-L475E-IOT01/stm32l475e_iot01_qspi.c ****   /* Check the value of the register */
 504:Drivers/BSP/B-L475E-IOT01/stm32l475e_iot01_qspi.c ****   if ((reg & MX25R6435F_SR_WIP) != 0)
 1012              		.loc 1 504 12
 1013 00b6 FB79     		ldrb	r3, [r7, #7]	@ zero_extendqisi2
 1014 00b8 03F00103 		and	r3, r3, #1
 1015              		.loc 1 504 6
 1016 00bc 002B     		cmp	r3, #0
 1017 00be 01D0     		beq	.L71
 505:Drivers/BSP/B-L475E-IOT01/stm32l475e_iot01_qspi.c ****   {
 506:Drivers/BSP/B-L475E-IOT01/stm32l475e_iot01_qspi.c ****     return QSPI_BUSY;
 1018              		.loc 1 506 12
 1019 00c0 0223     		movs	r3, #2
 1020 00c2 00E0     		b	.L72
 1021              	.L71:
 507:Drivers/BSP/B-L475E-IOT01/stm32l475e_iot01_qspi.c ****   }
 508:Drivers/BSP/B-L475E-IOT01/stm32l475e_iot01_qspi.c ****   else
 509:Drivers/BSP/B-L475E-IOT01/stm32l475e_iot01_qspi.c ****   {
 510:Drivers/BSP/B-L475E-IOT01/stm32l475e_iot01_qspi.c ****     return QSPI_OK;
 1022              		.loc 1 510 12
 1023 00c4 0023     		movs	r3, #0
 1024              	.L72:
 511:Drivers/BSP/B-L475E-IOT01/stm32l475e_iot01_qspi.c ****   }
 512:Drivers/BSP/B-L475E-IOT01/stm32l475e_iot01_qspi.c **** }
 1025              		.loc 1 512 1
 1026 00c6 1846     		mov	r0, r3
 1027 00c8 4037     		adds	r7, r7, #64
 1028              		.cfi_def_cfa_offset 8
 1029 00ca BD46     		mov	sp, r7
 1030              		.cfi_def_cfa_register 13
 1031              		@ sp needed
ARM GAS  /tmp/ccFIVAwK.s 			page 47


 1032 00cc 80BD     		pop	{r7, pc}
 1033              	.L74:
 1034 00ce 00BF     		.align	2
 1035              	.L73:
 1036 00d0 00000000 		.word	QSPIHandle
 1037              		.cfi_endproc
 1038              	.LFE452:
 1040              		.section	.text.BSP_QSPI_GetInfo,"ax",%progbits
 1041              		.align	1
 1042              		.global	BSP_QSPI_GetInfo
 1043              		.syntax unified
 1044              		.thumb
 1045              		.thumb_func
 1047              	BSP_QSPI_GetInfo:
 1048              	.LFB453:
 513:Drivers/BSP/B-L475E-IOT01/stm32l475e_iot01_qspi.c **** 
 514:Drivers/BSP/B-L475E-IOT01/stm32l475e_iot01_qspi.c **** /**
 515:Drivers/BSP/B-L475E-IOT01/stm32l475e_iot01_qspi.c ****   * @brief  Return the configuration of the QSPI memory.
 516:Drivers/BSP/B-L475E-IOT01/stm32l475e_iot01_qspi.c ****   * @param  pInfo : pointer on the configuration structure  
 517:Drivers/BSP/B-L475E-IOT01/stm32l475e_iot01_qspi.c ****   * @retval QSPI memory status
 518:Drivers/BSP/B-L475E-IOT01/stm32l475e_iot01_qspi.c ****   */
 519:Drivers/BSP/B-L475E-IOT01/stm32l475e_iot01_qspi.c **** uint8_t BSP_QSPI_GetInfo(QSPI_Info* pInfo)
 520:Drivers/BSP/B-L475E-IOT01/stm32l475e_iot01_qspi.c **** {
 1049              		.loc 1 520 1
 1050              		.cfi_startproc
 1051              		@ args = 0, pretend = 0, frame = 8
 1052              		@ frame_needed = 1, uses_anonymous_args = 0
 1053              		@ link register save eliminated.
 1054 0000 80B4     		push	{r7}
 1055              		.cfi_def_cfa_offset 4
 1056              		.cfi_offset 7, -4
 1057 0002 83B0     		sub	sp, sp, #12
 1058              		.cfi_def_cfa_offset 16
 1059 0004 00AF     		add	r7, sp, #0
 1060              		.cfi_def_cfa_register 7
 1061 0006 7860     		str	r0, [r7, #4]
 521:Drivers/BSP/B-L475E-IOT01/stm32l475e_iot01_qspi.c ****   /* Configure the structure with the memory configuration */
 522:Drivers/BSP/B-L475E-IOT01/stm32l475e_iot01_qspi.c ****   pInfo->FlashSize          = MX25R6435F_FLASH_SIZE;
 1062              		.loc 1 522 29
 1063 0008 7B68     		ldr	r3, [r7, #4]
 1064 000a 4FF40002 		mov	r2, #8388608
 1065 000e 1A60     		str	r2, [r3]
 523:Drivers/BSP/B-L475E-IOT01/stm32l475e_iot01_qspi.c ****   pInfo->EraseSectorSize    = MX25R6435F_SECTOR_SIZE;
 1066              		.loc 1 523 29
 1067 0010 7B68     		ldr	r3, [r7, #4]
 1068 0012 4FF48052 		mov	r2, #4096
 1069 0016 5A60     		str	r2, [r3, #4]
 524:Drivers/BSP/B-L475E-IOT01/stm32l475e_iot01_qspi.c ****   pInfo->EraseSectorsNumber = (MX25R6435F_FLASH_SIZE/MX25R6435F_SECTOR_SIZE);
 1070              		.loc 1 524 29
 1071 0018 7B68     		ldr	r3, [r7, #4]
 1072 001a 4FF40062 		mov	r2, #2048
 1073 001e 9A60     		str	r2, [r3, #8]
 525:Drivers/BSP/B-L475E-IOT01/stm32l475e_iot01_qspi.c ****   pInfo->ProgPageSize       = MX25R6435F_PAGE_SIZE;
 1074              		.loc 1 525 29
 1075 0020 7B68     		ldr	r3, [r7, #4]
 1076 0022 4FF48072 		mov	r2, #256
 1077 0026 DA60     		str	r2, [r3, #12]
ARM GAS  /tmp/ccFIVAwK.s 			page 48


 526:Drivers/BSP/B-L475E-IOT01/stm32l475e_iot01_qspi.c ****   pInfo->ProgPagesNumber    = (MX25R6435F_FLASH_SIZE/MX25R6435F_PAGE_SIZE);
 1078              		.loc 1 526 29
 1079 0028 7B68     		ldr	r3, [r7, #4]
 1080 002a 4FF40042 		mov	r2, #32768
 1081 002e 1A61     		str	r2, [r3, #16]
 527:Drivers/BSP/B-L475E-IOT01/stm32l475e_iot01_qspi.c ****   
 528:Drivers/BSP/B-L475E-IOT01/stm32l475e_iot01_qspi.c ****   return QSPI_OK;
 1082              		.loc 1 528 10
 1083 0030 0023     		movs	r3, #0
 529:Drivers/BSP/B-L475E-IOT01/stm32l475e_iot01_qspi.c **** }
 1084              		.loc 1 529 1
 1085 0032 1846     		mov	r0, r3
 1086 0034 0C37     		adds	r7, r7, #12
 1087              		.cfi_def_cfa_offset 4
 1088 0036 BD46     		mov	sp, r7
 1089              		.cfi_def_cfa_register 13
 1090              		@ sp needed
 1091 0038 5DF8047B 		ldr	r7, [sp], #4
 1092              		.cfi_restore 7
 1093              		.cfi_def_cfa_offset 0
 1094 003c 7047     		bx	lr
 1095              		.cfi_endproc
 1096              	.LFE453:
 1098              		.section	.text.BSP_QSPI_EnableMemoryMappedMode,"ax",%progbits
 1099              		.align	1
 1100              		.global	BSP_QSPI_EnableMemoryMappedMode
 1101              		.syntax unified
 1102              		.thumb
 1103              		.thumb_func
 1105              	BSP_QSPI_EnableMemoryMappedMode:
 1106              	.LFB454:
 530:Drivers/BSP/B-L475E-IOT01/stm32l475e_iot01_qspi.c **** 
 531:Drivers/BSP/B-L475E-IOT01/stm32l475e_iot01_qspi.c **** /**
 532:Drivers/BSP/B-L475E-IOT01/stm32l475e_iot01_qspi.c ****   * @brief  Configure the QSPI in memory-mapped mode
 533:Drivers/BSP/B-L475E-IOT01/stm32l475e_iot01_qspi.c ****   * @retval QSPI memory status
 534:Drivers/BSP/B-L475E-IOT01/stm32l475e_iot01_qspi.c ****   */
 535:Drivers/BSP/B-L475E-IOT01/stm32l475e_iot01_qspi.c **** uint8_t BSP_QSPI_EnableMemoryMappedMode(void)
 536:Drivers/BSP/B-L475E-IOT01/stm32l475e_iot01_qspi.c **** {
 1107              		.loc 1 536 1
 1108              		.cfi_startproc
 1109              		@ args = 0, pretend = 0, frame = 64
 1110              		@ frame_needed = 1, uses_anonymous_args = 0
 1111 0000 80B5     		push	{r7, lr}
 1112              		.cfi_def_cfa_offset 8
 1113              		.cfi_offset 7, -8
 1114              		.cfi_offset 14, -4
 1115 0002 90B0     		sub	sp, sp, #64
 1116              		.cfi_def_cfa_offset 72
 1117 0004 00AF     		add	r7, sp, #0
 1118              		.cfi_def_cfa_register 7
 537:Drivers/BSP/B-L475E-IOT01/stm32l475e_iot01_qspi.c ****   QSPI_CommandTypeDef      sCommand;
 538:Drivers/BSP/B-L475E-IOT01/stm32l475e_iot01_qspi.c ****   QSPI_MemoryMappedTypeDef sMemMappedCfg;
 539:Drivers/BSP/B-L475E-IOT01/stm32l475e_iot01_qspi.c **** 
 540:Drivers/BSP/B-L475E-IOT01/stm32l475e_iot01_qspi.c ****   /* Configure the command for the read instruction */
 541:Drivers/BSP/B-L475E-IOT01/stm32l475e_iot01_qspi.c ****   sCommand.InstructionMode    = QSPI_INSTRUCTION_1_LINE;
 1119              		.loc 1 541 31
 1120 0006 4FF48073 		mov	r3, #256
ARM GAS  /tmp/ccFIVAwK.s 			page 49


 1121 000a 3B62     		str	r3, [r7, #32]
 542:Drivers/BSP/B-L475E-IOT01/stm32l475e_iot01_qspi.c ****   sCommand.Instruction        = QUAD_INOUT_READ_CMD;
 1122              		.loc 1 542 31
 1123 000c EB23     		movs	r3, #235
 1124 000e BB60     		str	r3, [r7, #8]
 543:Drivers/BSP/B-L475E-IOT01/stm32l475e_iot01_qspi.c ****   sCommand.AddressMode        = QSPI_ADDRESS_4_LINES;
 1125              		.loc 1 543 31
 1126 0010 4FF44063 		mov	r3, #3072
 1127 0014 7B62     		str	r3, [r7, #36]
 544:Drivers/BSP/B-L475E-IOT01/stm32l475e_iot01_qspi.c ****   sCommand.AddressSize        = QSPI_ADDRESS_24_BITS;
 1128              		.loc 1 544 31
 1129 0016 4FF40053 		mov	r3, #8192
 1130 001a 7B61     		str	r3, [r7, #20]
 545:Drivers/BSP/B-L475E-IOT01/stm32l475e_iot01_qspi.c ****   sCommand.AlternateByteMode  = QSPI_ALTERNATE_BYTES_4_LINES;
 1131              		.loc 1 545 31
 1132 001c 4FF44043 		mov	r3, #49152
 1133 0020 BB62     		str	r3, [r7, #40]
 546:Drivers/BSP/B-L475E-IOT01/stm32l475e_iot01_qspi.c ****   sCommand.AlternateBytesSize = QSPI_ALTERNATE_BYTES_8_BITS;
 1134              		.loc 1 546 31
 1135 0022 0023     		movs	r3, #0
 1136 0024 BB61     		str	r3, [r7, #24]
 547:Drivers/BSP/B-L475E-IOT01/stm32l475e_iot01_qspi.c ****   sCommand.AlternateBytes     = MX25R6435F_ALT_BYTES_NO_PE_MODE;
 1137              		.loc 1 547 31
 1138 0026 AA23     		movs	r3, #170
 1139 0028 3B61     		str	r3, [r7, #16]
 548:Drivers/BSP/B-L475E-IOT01/stm32l475e_iot01_qspi.c ****   sCommand.DataMode           = QSPI_DATA_4_LINES;
 1140              		.loc 1 548 31
 1141 002a 4FF04073 		mov	r3, #50331648
 1142 002e FB62     		str	r3, [r7, #44]
 549:Drivers/BSP/B-L475E-IOT01/stm32l475e_iot01_qspi.c ****   sCommand.DummyCycles        = MX25R6435F_DUMMY_CYCLES_READ_QUAD;
 1143              		.loc 1 549 31
 1144 0030 0423     		movs	r3, #4
 1145 0032 FB61     		str	r3, [r7, #28]
 550:Drivers/BSP/B-L475E-IOT01/stm32l475e_iot01_qspi.c ****   sCommand.DdrMode            = QSPI_DDR_MODE_DISABLE;
 1146              		.loc 1 550 31
 1147 0034 0023     		movs	r3, #0
 1148 0036 7B63     		str	r3, [r7, #52]
 551:Drivers/BSP/B-L475E-IOT01/stm32l475e_iot01_qspi.c ****   sCommand.DdrHoldHalfCycle   = QSPI_DDR_HHC_ANALOG_DELAY;
 1149              		.loc 1 551 31
 1150 0038 0023     		movs	r3, #0
 1151 003a BB63     		str	r3, [r7, #56]
 552:Drivers/BSP/B-L475E-IOT01/stm32l475e_iot01_qspi.c ****   sCommand.SIOOMode           = QSPI_SIOO_INST_EVERY_CMD;
 1152              		.loc 1 552 31
 1153 003c 0023     		movs	r3, #0
 1154 003e FB63     		str	r3, [r7, #60]
 553:Drivers/BSP/B-L475E-IOT01/stm32l475e_iot01_qspi.c ****   
 554:Drivers/BSP/B-L475E-IOT01/stm32l475e_iot01_qspi.c ****   /* Configure the memory mapped mode */
 555:Drivers/BSP/B-L475E-IOT01/stm32l475e_iot01_qspi.c ****   sMemMappedCfg.TimeOutActivation = QSPI_TIMEOUT_COUNTER_DISABLE;
 1155              		.loc 1 555 35
 1156 0040 0023     		movs	r3, #0
 1157 0042 7B60     		str	r3, [r7, #4]
 556:Drivers/BSP/B-L475E-IOT01/stm32l475e_iot01_qspi.c ****   
 557:Drivers/BSP/B-L475E-IOT01/stm32l475e_iot01_qspi.c ****   if (HAL_QSPI_MemoryMapped(&QSPIHandle, &sCommand, &sMemMappedCfg) != HAL_OK)
 1158              		.loc 1 557 7
 1159 0044 3A46     		mov	r2, r7
 1160 0046 07F10803 		add	r3, r7, #8
 1161 004a 1946     		mov	r1, r3
ARM GAS  /tmp/ccFIVAwK.s 			page 50


 1162 004c 0648     		ldr	r0, .L81
 1163 004e FFF7FEFF 		bl	HAL_QSPI_MemoryMapped
 1164 0052 0346     		mov	r3, r0
 1165              		.loc 1 557 6 discriminator 1
 1166 0054 002B     		cmp	r3, #0
 1167 0056 01D0     		beq	.L78
 558:Drivers/BSP/B-L475E-IOT01/stm32l475e_iot01_qspi.c ****   {
 559:Drivers/BSP/B-L475E-IOT01/stm32l475e_iot01_qspi.c ****     return QSPI_ERROR;
 1168              		.loc 1 559 12
 1169 0058 0123     		movs	r3, #1
 1170 005a 00E0     		b	.L80
 1171              	.L78:
 560:Drivers/BSP/B-L475E-IOT01/stm32l475e_iot01_qspi.c ****   }
 561:Drivers/BSP/B-L475E-IOT01/stm32l475e_iot01_qspi.c **** 
 562:Drivers/BSP/B-L475E-IOT01/stm32l475e_iot01_qspi.c ****   return QSPI_OK;
 1172              		.loc 1 562 10
 1173 005c 0023     		movs	r3, #0
 1174              	.L80:
 563:Drivers/BSP/B-L475E-IOT01/stm32l475e_iot01_qspi.c **** }
 1175              		.loc 1 563 1
 1176 005e 1846     		mov	r0, r3
 1177 0060 4037     		adds	r7, r7, #64
 1178              		.cfi_def_cfa_offset 8
 1179 0062 BD46     		mov	sp, r7
 1180              		.cfi_def_cfa_register 13
 1181              		@ sp needed
 1182 0064 80BD     		pop	{r7, pc}
 1183              	.L82:
 1184 0066 00BF     		.align	2
 1185              	.L81:
 1186 0068 00000000 		.word	QSPIHandle
 1187              		.cfi_endproc
 1188              	.LFE454:
 1190              		.section	.text.BSP_QSPI_SuspendErase,"ax",%progbits
 1191              		.align	1
 1192              		.global	BSP_QSPI_SuspendErase
 1193              		.syntax unified
 1194              		.thumb
 1195              		.thumb_func
 1197              	BSP_QSPI_SuspendErase:
 1198              	.LFB455:
 564:Drivers/BSP/B-L475E-IOT01/stm32l475e_iot01_qspi.c **** 
 565:Drivers/BSP/B-L475E-IOT01/stm32l475e_iot01_qspi.c **** /**
 566:Drivers/BSP/B-L475E-IOT01/stm32l475e_iot01_qspi.c ****   * @brief  This function suspends an ongoing erase command.
 567:Drivers/BSP/B-L475E-IOT01/stm32l475e_iot01_qspi.c ****   * @retval QSPI memory status
 568:Drivers/BSP/B-L475E-IOT01/stm32l475e_iot01_qspi.c ****   */
 569:Drivers/BSP/B-L475E-IOT01/stm32l475e_iot01_qspi.c **** uint8_t BSP_QSPI_SuspendErase(void)
 570:Drivers/BSP/B-L475E-IOT01/stm32l475e_iot01_qspi.c **** {
 1199              		.loc 1 570 1
 1200              		.cfi_startproc
 1201              		@ args = 0, pretend = 0, frame = 56
 1202              		@ frame_needed = 1, uses_anonymous_args = 0
 1203 0000 80B5     		push	{r7, lr}
 1204              		.cfi_def_cfa_offset 8
 1205              		.cfi_offset 7, -8
 1206              		.cfi_offset 14, -4
 1207 0002 8EB0     		sub	sp, sp, #56
ARM GAS  /tmp/ccFIVAwK.s 			page 51


 1208              		.cfi_def_cfa_offset 64
 1209 0004 00AF     		add	r7, sp, #0
 1210              		.cfi_def_cfa_register 7
 571:Drivers/BSP/B-L475E-IOT01/stm32l475e_iot01_qspi.c ****   QSPI_CommandTypeDef sCommand;
 572:Drivers/BSP/B-L475E-IOT01/stm32l475e_iot01_qspi.c ****   
 573:Drivers/BSP/B-L475E-IOT01/stm32l475e_iot01_qspi.c ****   /* Check whether the device is busy (erase operation is 
 574:Drivers/BSP/B-L475E-IOT01/stm32l475e_iot01_qspi.c ****   in progress).
 575:Drivers/BSP/B-L475E-IOT01/stm32l475e_iot01_qspi.c ****   */
 576:Drivers/BSP/B-L475E-IOT01/stm32l475e_iot01_qspi.c ****   if (BSP_QSPI_GetStatus() == QSPI_BUSY)
 1211              		.loc 1 576 7
 1212 0006 FFF7FEFF 		bl	BSP_QSPI_GetStatus
 1213 000a 0346     		mov	r3, r0
 1214              		.loc 1 576 6 discriminator 1
 1215 000c 022B     		cmp	r3, #2
 1216 000e 27D1     		bne	.L84
 577:Drivers/BSP/B-L475E-IOT01/stm32l475e_iot01_qspi.c ****   {
 578:Drivers/BSP/B-L475E-IOT01/stm32l475e_iot01_qspi.c ****     /* Initialize the erase command */
 579:Drivers/BSP/B-L475E-IOT01/stm32l475e_iot01_qspi.c ****     sCommand.InstructionMode   = QSPI_INSTRUCTION_1_LINE;
 1217              		.loc 1 579 32
 1218 0010 4FF48073 		mov	r3, #256
 1219 0014 BB61     		str	r3, [r7, #24]
 580:Drivers/BSP/B-L475E-IOT01/stm32l475e_iot01_qspi.c ****     sCommand.Instruction       = PROG_ERASE_SUSPEND_CMD;
 1220              		.loc 1 580 32
 1221 0016 7523     		movs	r3, #117
 1222 0018 3B60     		str	r3, [r7]
 581:Drivers/BSP/B-L475E-IOT01/stm32l475e_iot01_qspi.c ****     sCommand.AddressMode       = QSPI_ADDRESS_NONE;
 1223              		.loc 1 581 32
 1224 001a 0023     		movs	r3, #0
 1225 001c FB61     		str	r3, [r7, #28]
 582:Drivers/BSP/B-L475E-IOT01/stm32l475e_iot01_qspi.c ****     sCommand.AlternateByteMode = QSPI_ALTERNATE_BYTES_NONE;
 1226              		.loc 1 582 32
 1227 001e 0023     		movs	r3, #0
 1228 0020 3B62     		str	r3, [r7, #32]
 583:Drivers/BSP/B-L475E-IOT01/stm32l475e_iot01_qspi.c ****     sCommand.DataMode          = QSPI_DATA_NONE;
 1229              		.loc 1 583 32
 1230 0022 0023     		movs	r3, #0
 1231 0024 7B62     		str	r3, [r7, #36]
 584:Drivers/BSP/B-L475E-IOT01/stm32l475e_iot01_qspi.c ****     sCommand.DummyCycles       = 0;
 1232              		.loc 1 584 32
 1233 0026 0023     		movs	r3, #0
 1234 0028 7B61     		str	r3, [r7, #20]
 585:Drivers/BSP/B-L475E-IOT01/stm32l475e_iot01_qspi.c ****     sCommand.DdrMode           = QSPI_DDR_MODE_DISABLE;
 1235              		.loc 1 585 32
 1236 002a 0023     		movs	r3, #0
 1237 002c FB62     		str	r3, [r7, #44]
 586:Drivers/BSP/B-L475E-IOT01/stm32l475e_iot01_qspi.c ****     sCommand.DdrHoldHalfCycle  = QSPI_DDR_HHC_ANALOG_DELAY;
 1238              		.loc 1 586 32
 1239 002e 0023     		movs	r3, #0
 1240 0030 3B63     		str	r3, [r7, #48]
 587:Drivers/BSP/B-L475E-IOT01/stm32l475e_iot01_qspi.c ****     sCommand.SIOOMode          = QSPI_SIOO_INST_EVERY_CMD;
 1241              		.loc 1 587 32
 1242 0032 0023     		movs	r3, #0
 1243 0034 7B63     		str	r3, [r7, #52]
 588:Drivers/BSP/B-L475E-IOT01/stm32l475e_iot01_qspi.c ****     
 589:Drivers/BSP/B-L475E-IOT01/stm32l475e_iot01_qspi.c ****     /* Send the command */
 590:Drivers/BSP/B-L475E-IOT01/stm32l475e_iot01_qspi.c ****     if (HAL_QSPI_Command(&QSPIHandle, &sCommand, HAL_QPSI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
 1244              		.loc 1 590 9
ARM GAS  /tmp/ccFIVAwK.s 			page 52


 1245 0036 3B46     		mov	r3, r7
 1246 0038 41F28832 		movw	r2, #5000
 1247 003c 1946     		mov	r1, r3
 1248 003e 0B48     		ldr	r0, .L89
 1249 0040 FFF7FEFF 		bl	HAL_QSPI_Command
 1250 0044 0346     		mov	r3, r0
 1251              		.loc 1 590 8 discriminator 1
 1252 0046 002B     		cmp	r3, #0
 1253 0048 01D0     		beq	.L85
 591:Drivers/BSP/B-L475E-IOT01/stm32l475e_iot01_qspi.c ****     {
 592:Drivers/BSP/B-L475E-IOT01/stm32l475e_iot01_qspi.c ****       return QSPI_ERROR;
 1254              		.loc 1 592 14
 1255 004a 0123     		movs	r3, #1
 1256 004c 09E0     		b	.L88
 1257              	.L85:
 593:Drivers/BSP/B-L475E-IOT01/stm32l475e_iot01_qspi.c ****     }
 594:Drivers/BSP/B-L475E-IOT01/stm32l475e_iot01_qspi.c ****     
 595:Drivers/BSP/B-L475E-IOT01/stm32l475e_iot01_qspi.c ****     if (BSP_QSPI_GetStatus() == QSPI_SUSPENDED)
 1258              		.loc 1 595 9
 1259 004e FFF7FEFF 		bl	BSP_QSPI_GetStatus
 1260 0052 0346     		mov	r3, r0
 1261              		.loc 1 595 8 discriminator 1
 1262 0054 082B     		cmp	r3, #8
 1263 0056 01D1     		bne	.L87
 596:Drivers/BSP/B-L475E-IOT01/stm32l475e_iot01_qspi.c ****     {
 597:Drivers/BSP/B-L475E-IOT01/stm32l475e_iot01_qspi.c ****       return QSPI_OK;
 1264              		.loc 1 597 14
 1265 0058 0023     		movs	r3, #0
 1266 005a 02E0     		b	.L88
 1267              	.L87:
 598:Drivers/BSP/B-L475E-IOT01/stm32l475e_iot01_qspi.c ****     }
 599:Drivers/BSP/B-L475E-IOT01/stm32l475e_iot01_qspi.c ****     
 600:Drivers/BSP/B-L475E-IOT01/stm32l475e_iot01_qspi.c ****     return QSPI_ERROR;
 1268              		.loc 1 600 12
 1269 005c 0123     		movs	r3, #1
 1270 005e 00E0     		b	.L88
 1271              	.L84:
 601:Drivers/BSP/B-L475E-IOT01/stm32l475e_iot01_qspi.c ****   }
 602:Drivers/BSP/B-L475E-IOT01/stm32l475e_iot01_qspi.c ****   
 603:Drivers/BSP/B-L475E-IOT01/stm32l475e_iot01_qspi.c ****   return QSPI_OK;
 1272              		.loc 1 603 10
 1273 0060 0023     		movs	r3, #0
 1274              	.L88:
 604:Drivers/BSP/B-L475E-IOT01/stm32l475e_iot01_qspi.c **** }
 1275              		.loc 1 604 1
 1276 0062 1846     		mov	r0, r3
 1277 0064 3837     		adds	r7, r7, #56
 1278              		.cfi_def_cfa_offset 8
 1279 0066 BD46     		mov	sp, r7
 1280              		.cfi_def_cfa_register 13
 1281              		@ sp needed
 1282 0068 80BD     		pop	{r7, pc}
 1283              	.L90:
 1284 006a 00BF     		.align	2
 1285              	.L89:
 1286 006c 00000000 		.word	QSPIHandle
 1287              		.cfi_endproc
ARM GAS  /tmp/ccFIVAwK.s 			page 53


 1288              	.LFE455:
 1290              		.section	.text.BSP_QSPI_ResumeErase,"ax",%progbits
 1291              		.align	1
 1292              		.global	BSP_QSPI_ResumeErase
 1293              		.syntax unified
 1294              		.thumb
 1295              		.thumb_func
 1297              	BSP_QSPI_ResumeErase:
 1298              	.LFB456:
 605:Drivers/BSP/B-L475E-IOT01/stm32l475e_iot01_qspi.c **** 
 606:Drivers/BSP/B-L475E-IOT01/stm32l475e_iot01_qspi.c **** /**
 607:Drivers/BSP/B-L475E-IOT01/stm32l475e_iot01_qspi.c ****   * @brief  This function resumes a paused erase command.
 608:Drivers/BSP/B-L475E-IOT01/stm32l475e_iot01_qspi.c ****   * @retval QSPI memory status
 609:Drivers/BSP/B-L475E-IOT01/stm32l475e_iot01_qspi.c ****   */
 610:Drivers/BSP/B-L475E-IOT01/stm32l475e_iot01_qspi.c **** uint8_t BSP_QSPI_ResumeErase(void)
 611:Drivers/BSP/B-L475E-IOT01/stm32l475e_iot01_qspi.c **** {
 1299              		.loc 1 611 1
 1300              		.cfi_startproc
 1301              		@ args = 0, pretend = 0, frame = 56
 1302              		@ frame_needed = 1, uses_anonymous_args = 0
 1303 0000 80B5     		push	{r7, lr}
 1304              		.cfi_def_cfa_offset 8
 1305              		.cfi_offset 7, -8
 1306              		.cfi_offset 14, -4
 1307 0002 8EB0     		sub	sp, sp, #56
 1308              		.cfi_def_cfa_offset 64
 1309 0004 00AF     		add	r7, sp, #0
 1310              		.cfi_def_cfa_register 7
 612:Drivers/BSP/B-L475E-IOT01/stm32l475e_iot01_qspi.c ****   QSPI_CommandTypeDef sCommand;
 613:Drivers/BSP/B-L475E-IOT01/stm32l475e_iot01_qspi.c ****   
 614:Drivers/BSP/B-L475E-IOT01/stm32l475e_iot01_qspi.c ****   /* Check whether the device is in suspended state */
 615:Drivers/BSP/B-L475E-IOT01/stm32l475e_iot01_qspi.c ****   if (BSP_QSPI_GetStatus() == QSPI_SUSPENDED)
 1311              		.loc 1 615 7
 1312 0006 FFF7FEFF 		bl	BSP_QSPI_GetStatus
 1313 000a 0346     		mov	r3, r0
 1314              		.loc 1 615 6 discriminator 1
 1315 000c 082B     		cmp	r3, #8
 1316 000e 27D1     		bne	.L92
 616:Drivers/BSP/B-L475E-IOT01/stm32l475e_iot01_qspi.c ****   {
 617:Drivers/BSP/B-L475E-IOT01/stm32l475e_iot01_qspi.c ****     /* Initialize the erase command */
 618:Drivers/BSP/B-L475E-IOT01/stm32l475e_iot01_qspi.c ****     sCommand.InstructionMode   = QSPI_INSTRUCTION_1_LINE;
 1317              		.loc 1 618 32
 1318 0010 4FF48073 		mov	r3, #256
 1319 0014 BB61     		str	r3, [r7, #24]
 619:Drivers/BSP/B-L475E-IOT01/stm32l475e_iot01_qspi.c ****     sCommand.Instruction       = PROG_ERASE_RESUME_CMD;
 1320              		.loc 1 619 32
 1321 0016 7A23     		movs	r3, #122
 1322 0018 3B60     		str	r3, [r7]
 620:Drivers/BSP/B-L475E-IOT01/stm32l475e_iot01_qspi.c ****     sCommand.AddressMode       = QSPI_ADDRESS_NONE;
 1323              		.loc 1 620 32
 1324 001a 0023     		movs	r3, #0
 1325 001c FB61     		str	r3, [r7, #28]
 621:Drivers/BSP/B-L475E-IOT01/stm32l475e_iot01_qspi.c ****     sCommand.AlternateByteMode = QSPI_ALTERNATE_BYTES_NONE;
 1326              		.loc 1 621 32
 1327 001e 0023     		movs	r3, #0
 1328 0020 3B62     		str	r3, [r7, #32]
 622:Drivers/BSP/B-L475E-IOT01/stm32l475e_iot01_qspi.c ****     sCommand.DataMode          = QSPI_DATA_NONE;
ARM GAS  /tmp/ccFIVAwK.s 			page 54


 1329              		.loc 1 622 32
 1330 0022 0023     		movs	r3, #0
 1331 0024 7B62     		str	r3, [r7, #36]
 623:Drivers/BSP/B-L475E-IOT01/stm32l475e_iot01_qspi.c ****     sCommand.DummyCycles       = 0;
 1332              		.loc 1 623 32
 1333 0026 0023     		movs	r3, #0
 1334 0028 7B61     		str	r3, [r7, #20]
 624:Drivers/BSP/B-L475E-IOT01/stm32l475e_iot01_qspi.c ****     sCommand.DdrMode           = QSPI_DDR_MODE_DISABLE;
 1335              		.loc 1 624 32
 1336 002a 0023     		movs	r3, #0
 1337 002c FB62     		str	r3, [r7, #44]
 625:Drivers/BSP/B-L475E-IOT01/stm32l475e_iot01_qspi.c ****     sCommand.DdrHoldHalfCycle  = QSPI_DDR_HHC_ANALOG_DELAY;
 1338              		.loc 1 625 32
 1339 002e 0023     		movs	r3, #0
 1340 0030 3B63     		str	r3, [r7, #48]
 626:Drivers/BSP/B-L475E-IOT01/stm32l475e_iot01_qspi.c ****     sCommand.SIOOMode          = QSPI_SIOO_INST_EVERY_CMD;
 1341              		.loc 1 626 32
 1342 0032 0023     		movs	r3, #0
 1343 0034 7B63     		str	r3, [r7, #52]
 627:Drivers/BSP/B-L475E-IOT01/stm32l475e_iot01_qspi.c ****     
 628:Drivers/BSP/B-L475E-IOT01/stm32l475e_iot01_qspi.c ****     /* Send the command */
 629:Drivers/BSP/B-L475E-IOT01/stm32l475e_iot01_qspi.c ****     if (HAL_QSPI_Command(&QSPIHandle, &sCommand, HAL_QPSI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
 1344              		.loc 1 629 9
 1345 0036 3B46     		mov	r3, r7
 1346 0038 41F28832 		movw	r2, #5000
 1347 003c 1946     		mov	r1, r3
 1348 003e 0B48     		ldr	r0, .L97
 1349 0040 FFF7FEFF 		bl	HAL_QSPI_Command
 1350 0044 0346     		mov	r3, r0
 1351              		.loc 1 629 8 discriminator 1
 1352 0046 002B     		cmp	r3, #0
 1353 0048 01D0     		beq	.L93
 630:Drivers/BSP/B-L475E-IOT01/stm32l475e_iot01_qspi.c ****     {
 631:Drivers/BSP/B-L475E-IOT01/stm32l475e_iot01_qspi.c ****       return QSPI_ERROR;
 1354              		.loc 1 631 14
 1355 004a 0123     		movs	r3, #1
 1356 004c 09E0     		b	.L96
 1357              	.L93:
 632:Drivers/BSP/B-L475E-IOT01/stm32l475e_iot01_qspi.c ****     }
 633:Drivers/BSP/B-L475E-IOT01/stm32l475e_iot01_qspi.c ****     
 634:Drivers/BSP/B-L475E-IOT01/stm32l475e_iot01_qspi.c ****     /*
 635:Drivers/BSP/B-L475E-IOT01/stm32l475e_iot01_qspi.c ****     When this command is executed, the status register write in progress bit is set to 1, and
 636:Drivers/BSP/B-L475E-IOT01/stm32l475e_iot01_qspi.c ****     the flag status register program erase controller bit is set to 0. This command is ignored
 637:Drivers/BSP/B-L475E-IOT01/stm32l475e_iot01_qspi.c ****     if the device is not in a suspended state.
 638:Drivers/BSP/B-L475E-IOT01/stm32l475e_iot01_qspi.c ****     */
 639:Drivers/BSP/B-L475E-IOT01/stm32l475e_iot01_qspi.c ****     
 640:Drivers/BSP/B-L475E-IOT01/stm32l475e_iot01_qspi.c ****     if (BSP_QSPI_GetStatus() == QSPI_BUSY)
 1358              		.loc 1 640 9
 1359 004e FFF7FEFF 		bl	BSP_QSPI_GetStatus
 1360 0052 0346     		mov	r3, r0
 1361              		.loc 1 640 8 discriminator 1
 1362 0054 022B     		cmp	r3, #2
 1363 0056 01D1     		bne	.L95
 641:Drivers/BSP/B-L475E-IOT01/stm32l475e_iot01_qspi.c ****     {
 642:Drivers/BSP/B-L475E-IOT01/stm32l475e_iot01_qspi.c ****       return QSPI_OK;
 1364              		.loc 1 642 14
 1365 0058 0023     		movs	r3, #0
ARM GAS  /tmp/ccFIVAwK.s 			page 55


 1366 005a 02E0     		b	.L96
 1367              	.L95:
 643:Drivers/BSP/B-L475E-IOT01/stm32l475e_iot01_qspi.c ****     }
 644:Drivers/BSP/B-L475E-IOT01/stm32l475e_iot01_qspi.c ****     
 645:Drivers/BSP/B-L475E-IOT01/stm32l475e_iot01_qspi.c ****     return QSPI_ERROR;
 1368              		.loc 1 645 12
 1369 005c 0123     		movs	r3, #1
 1370 005e 00E0     		b	.L96
 1371              	.L92:
 646:Drivers/BSP/B-L475E-IOT01/stm32l475e_iot01_qspi.c ****   }
 647:Drivers/BSP/B-L475E-IOT01/stm32l475e_iot01_qspi.c **** 
 648:Drivers/BSP/B-L475E-IOT01/stm32l475e_iot01_qspi.c ****   return QSPI_OK;
 1372              		.loc 1 648 10
 1373 0060 0023     		movs	r3, #0
 1374              	.L96:
 649:Drivers/BSP/B-L475E-IOT01/stm32l475e_iot01_qspi.c **** }
 1375              		.loc 1 649 1
 1376 0062 1846     		mov	r0, r3
 1377 0064 3837     		adds	r7, r7, #56
 1378              		.cfi_def_cfa_offset 8
 1379 0066 BD46     		mov	sp, r7
 1380              		.cfi_def_cfa_register 13
 1381              		@ sp needed
 1382 0068 80BD     		pop	{r7, pc}
 1383              	.L98:
 1384 006a 00BF     		.align	2
 1385              	.L97:
 1386 006c 00000000 		.word	QSPIHandle
 1387              		.cfi_endproc
 1388              	.LFE456:
 1390              		.section	.text.BSP_QSPI_EnterDeepPowerDown,"ax",%progbits
 1391              		.align	1
 1392              		.global	BSP_QSPI_EnterDeepPowerDown
 1393              		.syntax unified
 1394              		.thumb
 1395              		.thumb_func
 1397              	BSP_QSPI_EnterDeepPowerDown:
 1398              	.LFB457:
 650:Drivers/BSP/B-L475E-IOT01/stm32l475e_iot01_qspi.c **** 
 651:Drivers/BSP/B-L475E-IOT01/stm32l475e_iot01_qspi.c **** /**
 652:Drivers/BSP/B-L475E-IOT01/stm32l475e_iot01_qspi.c ****   * @brief  This function enter the QSPI memory in deep power down mode.
 653:Drivers/BSP/B-L475E-IOT01/stm32l475e_iot01_qspi.c ****   * @retval QSPI memory status
 654:Drivers/BSP/B-L475E-IOT01/stm32l475e_iot01_qspi.c ****   */
 655:Drivers/BSP/B-L475E-IOT01/stm32l475e_iot01_qspi.c **** uint8_t BSP_QSPI_EnterDeepPowerDown(void)
 656:Drivers/BSP/B-L475E-IOT01/stm32l475e_iot01_qspi.c **** {
 1399              		.loc 1 656 1
 1400              		.cfi_startproc
 1401              		@ args = 0, pretend = 0, frame = 56
 1402              		@ frame_needed = 1, uses_anonymous_args = 0
 1403 0000 80B5     		push	{r7, lr}
 1404              		.cfi_def_cfa_offset 8
 1405              		.cfi_offset 7, -8
 1406              		.cfi_offset 14, -4
 1407 0002 8EB0     		sub	sp, sp, #56
 1408              		.cfi_def_cfa_offset 64
 1409 0004 00AF     		add	r7, sp, #0
 1410              		.cfi_def_cfa_register 7
ARM GAS  /tmp/ccFIVAwK.s 			page 56


 657:Drivers/BSP/B-L475E-IOT01/stm32l475e_iot01_qspi.c ****   QSPI_CommandTypeDef sCommand;
 658:Drivers/BSP/B-L475E-IOT01/stm32l475e_iot01_qspi.c ****   
 659:Drivers/BSP/B-L475E-IOT01/stm32l475e_iot01_qspi.c ****   /* Initialize the deep power down command */
 660:Drivers/BSP/B-L475E-IOT01/stm32l475e_iot01_qspi.c ****   sCommand.InstructionMode   = QSPI_INSTRUCTION_1_LINE;
 1411              		.loc 1 660 30
 1412 0006 4FF48073 		mov	r3, #256
 1413 000a BB61     		str	r3, [r7, #24]
 661:Drivers/BSP/B-L475E-IOT01/stm32l475e_iot01_qspi.c ****   sCommand.Instruction       = DEEP_POWER_DOWN_CMD;
 1414              		.loc 1 661 30
 1415 000c B923     		movs	r3, #185
 1416 000e 3B60     		str	r3, [r7]
 662:Drivers/BSP/B-L475E-IOT01/stm32l475e_iot01_qspi.c ****   sCommand.AddressMode       = QSPI_ADDRESS_NONE;
 1417              		.loc 1 662 30
 1418 0010 0023     		movs	r3, #0
 1419 0012 FB61     		str	r3, [r7, #28]
 663:Drivers/BSP/B-L475E-IOT01/stm32l475e_iot01_qspi.c ****   sCommand.AlternateByteMode = QSPI_ALTERNATE_BYTES_NONE;
 1420              		.loc 1 663 30
 1421 0014 0023     		movs	r3, #0
 1422 0016 3B62     		str	r3, [r7, #32]
 664:Drivers/BSP/B-L475E-IOT01/stm32l475e_iot01_qspi.c ****   sCommand.DataMode          = QSPI_DATA_NONE;
 1423              		.loc 1 664 30
 1424 0018 0023     		movs	r3, #0
 1425 001a 7B62     		str	r3, [r7, #36]
 665:Drivers/BSP/B-L475E-IOT01/stm32l475e_iot01_qspi.c ****   sCommand.DummyCycles       = 0;
 1426              		.loc 1 665 30
 1427 001c 0023     		movs	r3, #0
 1428 001e 7B61     		str	r3, [r7, #20]
 666:Drivers/BSP/B-L475E-IOT01/stm32l475e_iot01_qspi.c ****   sCommand.DdrMode           = QSPI_DDR_MODE_DISABLE;
 1429              		.loc 1 666 30
 1430 0020 0023     		movs	r3, #0
 1431 0022 FB62     		str	r3, [r7, #44]
 667:Drivers/BSP/B-L475E-IOT01/stm32l475e_iot01_qspi.c ****   sCommand.DdrHoldHalfCycle  = QSPI_DDR_HHC_ANALOG_DELAY;
 1432              		.loc 1 667 30
 1433 0024 0023     		movs	r3, #0
 1434 0026 3B63     		str	r3, [r7, #48]
 668:Drivers/BSP/B-L475E-IOT01/stm32l475e_iot01_qspi.c ****   sCommand.SIOOMode          = QSPI_SIOO_INST_EVERY_CMD;
 1435              		.loc 1 668 30
 1436 0028 0023     		movs	r3, #0
 1437 002a 7B63     		str	r3, [r7, #52]
 669:Drivers/BSP/B-L475E-IOT01/stm32l475e_iot01_qspi.c ****     
 670:Drivers/BSP/B-L475E-IOT01/stm32l475e_iot01_qspi.c ****   /* Send the command */
 671:Drivers/BSP/B-L475E-IOT01/stm32l475e_iot01_qspi.c ****   if (HAL_QSPI_Command(&QSPIHandle, &sCommand, HAL_QPSI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
 1438              		.loc 1 671 7
 1439 002c 3B46     		mov	r3, r7
 1440 002e 41F28832 		movw	r2, #5000
 1441 0032 1946     		mov	r1, r3
 1442 0034 0648     		ldr	r0, .L103
 1443 0036 FFF7FEFF 		bl	HAL_QSPI_Command
 1444 003a 0346     		mov	r3, r0
 1445              		.loc 1 671 6 discriminator 1
 1446 003c 002B     		cmp	r3, #0
 1447 003e 01D0     		beq	.L100
 672:Drivers/BSP/B-L475E-IOT01/stm32l475e_iot01_qspi.c ****   {
 673:Drivers/BSP/B-L475E-IOT01/stm32l475e_iot01_qspi.c ****     return QSPI_ERROR;
 1448              		.loc 1 673 12
 1449 0040 0123     		movs	r3, #1
 1450 0042 00E0     		b	.L102
ARM GAS  /tmp/ccFIVAwK.s 			page 57


 1451              	.L100:
 674:Drivers/BSP/B-L475E-IOT01/stm32l475e_iot01_qspi.c ****   }
 675:Drivers/BSP/B-L475E-IOT01/stm32l475e_iot01_qspi.c ****   
 676:Drivers/BSP/B-L475E-IOT01/stm32l475e_iot01_qspi.c ****   /* ---          Memory takes 10us max to enter deep power down          --- */
 677:Drivers/BSP/B-L475E-IOT01/stm32l475e_iot01_qspi.c ****   /* --- At least 30us should be respected before leaving deep power down --- */
 678:Drivers/BSP/B-L475E-IOT01/stm32l475e_iot01_qspi.c ****   
 679:Drivers/BSP/B-L475E-IOT01/stm32l475e_iot01_qspi.c ****   return QSPI_OK;
 1452              		.loc 1 679 10
 1453 0044 0023     		movs	r3, #0
 1454              	.L102:
 680:Drivers/BSP/B-L475E-IOT01/stm32l475e_iot01_qspi.c **** }
 1455              		.loc 1 680 1
 1456 0046 1846     		mov	r0, r3
 1457 0048 3837     		adds	r7, r7, #56
 1458              		.cfi_def_cfa_offset 8
 1459 004a BD46     		mov	sp, r7
 1460              		.cfi_def_cfa_register 13
 1461              		@ sp needed
 1462 004c 80BD     		pop	{r7, pc}
 1463              	.L104:
 1464 004e 00BF     		.align	2
 1465              	.L103:
 1466 0050 00000000 		.word	QSPIHandle
 1467              		.cfi_endproc
 1468              	.LFE457:
 1470              		.section	.text.BSP_QSPI_LeaveDeepPowerDown,"ax",%progbits
 1471              		.align	1
 1472              		.global	BSP_QSPI_LeaveDeepPowerDown
 1473              		.syntax unified
 1474              		.thumb
 1475              		.thumb_func
 1477              	BSP_QSPI_LeaveDeepPowerDown:
 1478              	.LFB458:
 681:Drivers/BSP/B-L475E-IOT01/stm32l475e_iot01_qspi.c **** 
 682:Drivers/BSP/B-L475E-IOT01/stm32l475e_iot01_qspi.c **** /**
 683:Drivers/BSP/B-L475E-IOT01/stm32l475e_iot01_qspi.c ****   * @brief  This function leave the QSPI memory from deep power down mode.
 684:Drivers/BSP/B-L475E-IOT01/stm32l475e_iot01_qspi.c ****   * @retval QSPI memory status
 685:Drivers/BSP/B-L475E-IOT01/stm32l475e_iot01_qspi.c ****   */
 686:Drivers/BSP/B-L475E-IOT01/stm32l475e_iot01_qspi.c **** uint8_t BSP_QSPI_LeaveDeepPowerDown(void)
 687:Drivers/BSP/B-L475E-IOT01/stm32l475e_iot01_qspi.c **** {
 1479              		.loc 1 687 1
 1480              		.cfi_startproc
 1481              		@ args = 0, pretend = 0, frame = 56
 1482              		@ frame_needed = 1, uses_anonymous_args = 0
 1483 0000 80B5     		push	{r7, lr}
 1484              		.cfi_def_cfa_offset 8
 1485              		.cfi_offset 7, -8
 1486              		.cfi_offset 14, -4
 1487 0002 8EB0     		sub	sp, sp, #56
 1488              		.cfi_def_cfa_offset 64
 1489 0004 00AF     		add	r7, sp, #0
 1490              		.cfi_def_cfa_register 7
 688:Drivers/BSP/B-L475E-IOT01/stm32l475e_iot01_qspi.c ****   QSPI_CommandTypeDef sCommand;
 689:Drivers/BSP/B-L475E-IOT01/stm32l475e_iot01_qspi.c ****   
 690:Drivers/BSP/B-L475E-IOT01/stm32l475e_iot01_qspi.c ****   /* Initialize the erase command */
 691:Drivers/BSP/B-L475E-IOT01/stm32l475e_iot01_qspi.c ****   sCommand.InstructionMode   = QSPI_INSTRUCTION_1_LINE;
 1491              		.loc 1 691 30
ARM GAS  /tmp/ccFIVAwK.s 			page 58


 1492 0006 4FF48073 		mov	r3, #256
 1493 000a BB61     		str	r3, [r7, #24]
 692:Drivers/BSP/B-L475E-IOT01/stm32l475e_iot01_qspi.c ****   sCommand.Instruction       = NO_OPERATION_CMD;
 1494              		.loc 1 692 30
 1495 000c 0023     		movs	r3, #0
 1496 000e 3B60     		str	r3, [r7]
 693:Drivers/BSP/B-L475E-IOT01/stm32l475e_iot01_qspi.c ****   sCommand.AddressMode       = QSPI_ADDRESS_NONE;
 1497              		.loc 1 693 30
 1498 0010 0023     		movs	r3, #0
 1499 0012 FB61     		str	r3, [r7, #28]
 694:Drivers/BSP/B-L475E-IOT01/stm32l475e_iot01_qspi.c ****   sCommand.AlternateByteMode = QSPI_ALTERNATE_BYTES_NONE;
 1500              		.loc 1 694 30
 1501 0014 0023     		movs	r3, #0
 1502 0016 3B62     		str	r3, [r7, #32]
 695:Drivers/BSP/B-L475E-IOT01/stm32l475e_iot01_qspi.c ****   sCommand.DataMode          = QSPI_DATA_NONE;
 1503              		.loc 1 695 30
 1504 0018 0023     		movs	r3, #0
 1505 001a 7B62     		str	r3, [r7, #36]
 696:Drivers/BSP/B-L475E-IOT01/stm32l475e_iot01_qspi.c ****   sCommand.DummyCycles       = 0;
 1506              		.loc 1 696 30
 1507 001c 0023     		movs	r3, #0
 1508 001e 7B61     		str	r3, [r7, #20]
 697:Drivers/BSP/B-L475E-IOT01/stm32l475e_iot01_qspi.c ****   sCommand.DdrMode           = QSPI_DDR_MODE_DISABLE;
 1509              		.loc 1 697 30
 1510 0020 0023     		movs	r3, #0
 1511 0022 FB62     		str	r3, [r7, #44]
 698:Drivers/BSP/B-L475E-IOT01/stm32l475e_iot01_qspi.c ****   sCommand.DdrHoldHalfCycle  = QSPI_DDR_HHC_ANALOG_DELAY;
 1512              		.loc 1 698 30
 1513 0024 0023     		movs	r3, #0
 1514 0026 3B63     		str	r3, [r7, #48]
 699:Drivers/BSP/B-L475E-IOT01/stm32l475e_iot01_qspi.c ****   sCommand.SIOOMode          = QSPI_SIOO_INST_EVERY_CMD;
 1515              		.loc 1 699 30
 1516 0028 0023     		movs	r3, #0
 1517 002a 7B63     		str	r3, [r7, #52]
 700:Drivers/BSP/B-L475E-IOT01/stm32l475e_iot01_qspi.c ****     
 701:Drivers/BSP/B-L475E-IOT01/stm32l475e_iot01_qspi.c ****   /* Send the command */
 702:Drivers/BSP/B-L475E-IOT01/stm32l475e_iot01_qspi.c ****   if (HAL_QSPI_Command(&QSPIHandle, &sCommand, HAL_QPSI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
 1518              		.loc 1 702 7
 1519 002c 3B46     		mov	r3, r7
 1520 002e 41F28832 		movw	r2, #5000
 1521 0032 1946     		mov	r1, r3
 1522 0034 0648     		ldr	r0, .L109
 1523 0036 FFF7FEFF 		bl	HAL_QSPI_Command
 1524 003a 0346     		mov	r3, r0
 1525              		.loc 1 702 6 discriminator 1
 1526 003c 002B     		cmp	r3, #0
 1527 003e 01D0     		beq	.L106
 703:Drivers/BSP/B-L475E-IOT01/stm32l475e_iot01_qspi.c ****   {
 704:Drivers/BSP/B-L475E-IOT01/stm32l475e_iot01_qspi.c ****     return QSPI_ERROR;
 1528              		.loc 1 704 12
 1529 0040 0123     		movs	r3, #1
 1530 0042 00E0     		b	.L108
 1531              	.L106:
 705:Drivers/BSP/B-L475E-IOT01/stm32l475e_iot01_qspi.c ****   }
 706:Drivers/BSP/B-L475E-IOT01/stm32l475e_iot01_qspi.c ****   
 707:Drivers/BSP/B-L475E-IOT01/stm32l475e_iot01_qspi.c ****   /* --- A NOP command is sent to the memory, as the nCS should be low for at least 20 ns --- */
 708:Drivers/BSP/B-L475E-IOT01/stm32l475e_iot01_qspi.c ****   /* ---                  Memory takes 35us min to leave deep power down                  --- */
ARM GAS  /tmp/ccFIVAwK.s 			page 59


 709:Drivers/BSP/B-L475E-IOT01/stm32l475e_iot01_qspi.c ****   
 710:Drivers/BSP/B-L475E-IOT01/stm32l475e_iot01_qspi.c ****   return QSPI_OK;
 1532              		.loc 1 710 10
 1533 0044 0023     		movs	r3, #0
 1534              	.L108:
 711:Drivers/BSP/B-L475E-IOT01/stm32l475e_iot01_qspi.c **** }
 1535              		.loc 1 711 1
 1536 0046 1846     		mov	r0, r3
 1537 0048 3837     		adds	r7, r7, #56
 1538              		.cfi_def_cfa_offset 8
 1539 004a BD46     		mov	sp, r7
 1540              		.cfi_def_cfa_register 13
 1541              		@ sp needed
 1542 004c 80BD     		pop	{r7, pc}
 1543              	.L110:
 1544 004e 00BF     		.align	2
 1545              	.L109:
 1546 0050 00000000 		.word	QSPIHandle
 1547              		.cfi_endproc
 1548              	.LFE458:
 1550              		.section	.text.BSP_QSPI_MspInit,"ax",%progbits
 1551              		.align	1
 1552              		.weak	BSP_QSPI_MspInit
 1553              		.syntax unified
 1554              		.thumb
 1555              		.thumb_func
 1557              	BSP_QSPI_MspInit:
 1558              	.LFB459:
 712:Drivers/BSP/B-L475E-IOT01/stm32l475e_iot01_qspi.c **** 
 713:Drivers/BSP/B-L475E-IOT01/stm32l475e_iot01_qspi.c **** /**
 714:Drivers/BSP/B-L475E-IOT01/stm32l475e_iot01_qspi.c ****   * @brief  Initializes the QSPI MSP.
 715:Drivers/BSP/B-L475E-IOT01/stm32l475e_iot01_qspi.c ****   * @retval None
 716:Drivers/BSP/B-L475E-IOT01/stm32l475e_iot01_qspi.c ****   */
 717:Drivers/BSP/B-L475E-IOT01/stm32l475e_iot01_qspi.c **** __weak void BSP_QSPI_MspInit(void)
 718:Drivers/BSP/B-L475E-IOT01/stm32l475e_iot01_qspi.c **** {
 1559              		.loc 1 718 1
 1560              		.cfi_startproc
 1561              		@ args = 0, pretend = 0, frame = 32
 1562              		@ frame_needed = 1, uses_anonymous_args = 0
 1563 0000 80B5     		push	{r7, lr}
 1564              		.cfi_def_cfa_offset 8
 1565              		.cfi_offset 7, -8
 1566              		.cfi_offset 14, -4
 1567 0002 88B0     		sub	sp, sp, #32
 1568              		.cfi_def_cfa_offset 40
 1569 0004 00AF     		add	r7, sp, #0
 1570              		.cfi_def_cfa_register 7
 1571              	.LBB10:
 719:Drivers/BSP/B-L475E-IOT01/stm32l475e_iot01_qspi.c ****   GPIO_InitTypeDef GPIO_InitStruct;
 720:Drivers/BSP/B-L475E-IOT01/stm32l475e_iot01_qspi.c **** 
 721:Drivers/BSP/B-L475E-IOT01/stm32l475e_iot01_qspi.c ****   /* Enable the QuadSPI memory interface clock */
 722:Drivers/BSP/B-L475E-IOT01/stm32l475e_iot01_qspi.c ****   __HAL_RCC_QSPI_CLK_ENABLE();
 1572              		.loc 1 722 3
 1573 0006 1C4B     		ldr	r3, .L112
 1574 0008 1B6D     		ldr	r3, [r3, #80]
 1575 000a 1B4A     		ldr	r2, .L112
 1576 000c 43F48073 		orr	r3, r3, #256
ARM GAS  /tmp/ccFIVAwK.s 			page 60


 1577 0010 1365     		str	r3, [r2, #80]
 1578 0012 194B     		ldr	r3, .L112
 1579 0014 1B6D     		ldr	r3, [r3, #80]
 1580 0016 03F48073 		and	r3, r3, #256
 1581 001a BB60     		str	r3, [r7, #8]
 1582 001c BB68     		ldr	r3, [r7, #8]
 1583              	.LBE10:
 723:Drivers/BSP/B-L475E-IOT01/stm32l475e_iot01_qspi.c **** 
 724:Drivers/BSP/B-L475E-IOT01/stm32l475e_iot01_qspi.c ****   /* Reset the QuadSPI memory interface */
 725:Drivers/BSP/B-L475E-IOT01/stm32l475e_iot01_qspi.c ****   __HAL_RCC_QSPI_FORCE_RESET();
 1584              		.loc 1 725 3
 1585 001e 164B     		ldr	r3, .L112
 1586 0020 1B6B     		ldr	r3, [r3, #48]
 1587 0022 154A     		ldr	r2, .L112
 1588 0024 43F48073 		orr	r3, r3, #256
 1589 0028 1363     		str	r3, [r2, #48]
 726:Drivers/BSP/B-L475E-IOT01/stm32l475e_iot01_qspi.c ****   __HAL_RCC_QSPI_RELEASE_RESET();
 1590              		.loc 1 726 3
 1591 002a 134B     		ldr	r3, .L112
 1592 002c 1B6B     		ldr	r3, [r3, #48]
 1593 002e 124A     		ldr	r2, .L112
 1594 0030 23F48073 		bic	r3, r3, #256
 1595 0034 1363     		str	r3, [r2, #48]
 1596              	.LBB11:
 727:Drivers/BSP/B-L475E-IOT01/stm32l475e_iot01_qspi.c **** 
 728:Drivers/BSP/B-L475E-IOT01/stm32l475e_iot01_qspi.c ****   /* Enable GPIO clocks */
 729:Drivers/BSP/B-L475E-IOT01/stm32l475e_iot01_qspi.c ****   __HAL_RCC_GPIOE_CLK_ENABLE();
 1597              		.loc 1 729 3
 1598 0036 104B     		ldr	r3, .L112
 1599 0038 DB6C     		ldr	r3, [r3, #76]
 1600 003a 0F4A     		ldr	r2, .L112
 1601 003c 43F01003 		orr	r3, r3, #16
 1602 0040 D364     		str	r3, [r2, #76]
 1603 0042 0D4B     		ldr	r3, .L112
 1604 0044 DB6C     		ldr	r3, [r3, #76]
 1605 0046 03F01003 		and	r3, r3, #16
 1606 004a 7B60     		str	r3, [r7, #4]
 1607 004c 7B68     		ldr	r3, [r7, #4]
 1608              	.LBE11:
 730:Drivers/BSP/B-L475E-IOT01/stm32l475e_iot01_qspi.c **** 
 731:Drivers/BSP/B-L475E-IOT01/stm32l475e_iot01_qspi.c ****   /* QSPI CLK, CS, D0, D1, D2 and D3 GPIO pins configuration  */
 732:Drivers/BSP/B-L475E-IOT01/stm32l475e_iot01_qspi.c ****   GPIO_InitStruct.Pin       = GPIO_PIN_10 | GPIO_PIN_11 | GPIO_PIN_12 |\
 1609              		.loc 1 732 29
 1610 004e 4FF47C43 		mov	r3, #64512
 1611 0052 FB60     		str	r3, [r7, #12]
 733:Drivers/BSP/B-L475E-IOT01/stm32l475e_iot01_qspi.c ****                               GPIO_PIN_13 | GPIO_PIN_14 | GPIO_PIN_15;
 734:Drivers/BSP/B-L475E-IOT01/stm32l475e_iot01_qspi.c ****   GPIO_InitStruct.Mode      = GPIO_MODE_AF_PP;
 1612              		.loc 1 734 29
 1613 0054 0223     		movs	r3, #2
 1614 0056 3B61     		str	r3, [r7, #16]
 735:Drivers/BSP/B-L475E-IOT01/stm32l475e_iot01_qspi.c ****   GPIO_InitStruct.Pull      = GPIO_NOPULL;
 1615              		.loc 1 735 29
 1616 0058 0023     		movs	r3, #0
 1617 005a 7B61     		str	r3, [r7, #20]
 736:Drivers/BSP/B-L475E-IOT01/stm32l475e_iot01_qspi.c ****   GPIO_InitStruct.Speed     = GPIO_SPEED_FREQ_VERY_HIGH;
 1618              		.loc 1 736 29
 1619 005c 0323     		movs	r3, #3
ARM GAS  /tmp/ccFIVAwK.s 			page 61


 1620 005e BB61     		str	r3, [r7, #24]
 737:Drivers/BSP/B-L475E-IOT01/stm32l475e_iot01_qspi.c ****   GPIO_InitStruct.Alternate = GPIO_AF10_QUADSPI;
 1621              		.loc 1 737 29
 1622 0060 0A23     		movs	r3, #10
 1623 0062 FB61     		str	r3, [r7, #28]
 738:Drivers/BSP/B-L475E-IOT01/stm32l475e_iot01_qspi.c ****   HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 1624              		.loc 1 738 3
 1625 0064 07F10C03 		add	r3, r7, #12
 1626 0068 1946     		mov	r1, r3
 1627 006a 0448     		ldr	r0, .L112+4
 1628 006c FFF7FEFF 		bl	HAL_GPIO_Init
 739:Drivers/BSP/B-L475E-IOT01/stm32l475e_iot01_qspi.c **** }
 1629              		.loc 1 739 1
 1630 0070 00BF     		nop
 1631 0072 2037     		adds	r7, r7, #32
 1632              		.cfi_def_cfa_offset 8
 1633 0074 BD46     		mov	sp, r7
 1634              		.cfi_def_cfa_register 13
 1635              		@ sp needed
 1636 0076 80BD     		pop	{r7, pc}
 1637              	.L113:
 1638              		.align	2
 1639              	.L112:
 1640 0078 00100240 		.word	1073876992
 1641 007c 00100048 		.word	1207963648
 1642              		.cfi_endproc
 1643              	.LFE459:
 1645              		.section	.text.BSP_QSPI_MspDeInit,"ax",%progbits
 1646              		.align	1
 1647              		.weak	BSP_QSPI_MspDeInit
 1648              		.syntax unified
 1649              		.thumb
 1650              		.thumb_func
 1652              	BSP_QSPI_MspDeInit:
 1653              	.LFB460:
 740:Drivers/BSP/B-L475E-IOT01/stm32l475e_iot01_qspi.c **** 
 741:Drivers/BSP/B-L475E-IOT01/stm32l475e_iot01_qspi.c **** /**
 742:Drivers/BSP/B-L475E-IOT01/stm32l475e_iot01_qspi.c ****   * @brief  De-Initializes the QSPI MSP.
 743:Drivers/BSP/B-L475E-IOT01/stm32l475e_iot01_qspi.c ****   * @retval None
 744:Drivers/BSP/B-L475E-IOT01/stm32l475e_iot01_qspi.c ****   */
 745:Drivers/BSP/B-L475E-IOT01/stm32l475e_iot01_qspi.c **** __weak void BSP_QSPI_MspDeInit(void)
 746:Drivers/BSP/B-L475E-IOT01/stm32l475e_iot01_qspi.c **** {
 1654              		.loc 1 746 1
 1655              		.cfi_startproc
 1656              		@ args = 0, pretend = 0, frame = 24
 1657              		@ frame_needed = 1, uses_anonymous_args = 0
 1658 0000 80B5     		push	{r7, lr}
 1659              		.cfi_def_cfa_offset 8
 1660              		.cfi_offset 7, -8
 1661              		.cfi_offset 14, -4
 1662 0002 86B0     		sub	sp, sp, #24
 1663              		.cfi_def_cfa_offset 32
 1664 0004 00AF     		add	r7, sp, #0
 1665              		.cfi_def_cfa_register 7
 1666              	.LBB12:
 747:Drivers/BSP/B-L475E-IOT01/stm32l475e_iot01_qspi.c ****   GPIO_InitTypeDef GPIO_InitStruct;
 748:Drivers/BSP/B-L475E-IOT01/stm32l475e_iot01_qspi.c **** 
ARM GAS  /tmp/ccFIVAwK.s 			page 62


 749:Drivers/BSP/B-L475E-IOT01/stm32l475e_iot01_qspi.c ****   /* QSPI CLK, CS, D0-D3 GPIO pins de-configuration  */
 750:Drivers/BSP/B-L475E-IOT01/stm32l475e_iot01_qspi.c ****   __HAL_RCC_GPIOE_CLK_ENABLE();
 1667              		.loc 1 750 3
 1668 0006 154B     		ldr	r3, .L115
 1669 0008 DB6C     		ldr	r3, [r3, #76]
 1670 000a 144A     		ldr	r2, .L115
 1671 000c 43F01003 		orr	r3, r3, #16
 1672 0010 D364     		str	r3, [r2, #76]
 1673 0012 124B     		ldr	r3, .L115
 1674 0014 DB6C     		ldr	r3, [r3, #76]
 1675 0016 03F01003 		and	r3, r3, #16
 1676 001a 3B60     		str	r3, [r7]
 1677 001c 3B68     		ldr	r3, [r7]
 1678              	.LBE12:
 751:Drivers/BSP/B-L475E-IOT01/stm32l475e_iot01_qspi.c ****   GPIO_InitStruct.Pin       = GPIO_PIN_10 | GPIO_PIN_11 | GPIO_PIN_12 |\
 1679              		.loc 1 751 29
 1680 001e 4FF47C43 		mov	r3, #64512
 1681 0022 7B60     		str	r3, [r7, #4]
 752:Drivers/BSP/B-L475E-IOT01/stm32l475e_iot01_qspi.c ****                               GPIO_PIN_13 | GPIO_PIN_14 | GPIO_PIN_15;
 753:Drivers/BSP/B-L475E-IOT01/stm32l475e_iot01_qspi.c **** 
 754:Drivers/BSP/B-L475E-IOT01/stm32l475e_iot01_qspi.c ****   HAL_GPIO_DeInit(GPIOE, GPIO_InitStruct.Pin);
 1682              		.loc 1 754 3
 1683 0024 7B68     		ldr	r3, [r7, #4]
 1684 0026 1946     		mov	r1, r3
 1685 0028 0D48     		ldr	r0, .L115+4
 1686 002a FFF7FEFF 		bl	HAL_GPIO_DeInit
 755:Drivers/BSP/B-L475E-IOT01/stm32l475e_iot01_qspi.c ****     
 756:Drivers/BSP/B-L475E-IOT01/stm32l475e_iot01_qspi.c ****   /* Reset the QuadSPI memory interface */
 757:Drivers/BSP/B-L475E-IOT01/stm32l475e_iot01_qspi.c ****   __HAL_RCC_QSPI_FORCE_RESET();
 1687              		.loc 1 757 3
 1688 002e 0B4B     		ldr	r3, .L115
 1689 0030 1B6B     		ldr	r3, [r3, #48]
 1690 0032 0A4A     		ldr	r2, .L115
 1691 0034 43F48073 		orr	r3, r3, #256
 1692 0038 1363     		str	r3, [r2, #48]
 758:Drivers/BSP/B-L475E-IOT01/stm32l475e_iot01_qspi.c ****   __HAL_RCC_QSPI_RELEASE_RESET();
 1693              		.loc 1 758 3
 1694 003a 084B     		ldr	r3, .L115
 1695 003c 1B6B     		ldr	r3, [r3, #48]
 1696 003e 074A     		ldr	r2, .L115
 1697 0040 23F48073 		bic	r3, r3, #256
 1698 0044 1363     		str	r3, [r2, #48]
 759:Drivers/BSP/B-L475E-IOT01/stm32l475e_iot01_qspi.c **** 
 760:Drivers/BSP/B-L475E-IOT01/stm32l475e_iot01_qspi.c ****   /* Disable the QuadSPI memory interface clock */
 761:Drivers/BSP/B-L475E-IOT01/stm32l475e_iot01_qspi.c ****   __HAL_RCC_QSPI_CLK_DISABLE();
 1699              		.loc 1 761 3
 1700 0046 054B     		ldr	r3, .L115
 1701 0048 1B6D     		ldr	r3, [r3, #80]
 1702 004a 044A     		ldr	r2, .L115
 1703 004c 23F48073 		bic	r3, r3, #256
 1704 0050 1365     		str	r3, [r2, #80]
 762:Drivers/BSP/B-L475E-IOT01/stm32l475e_iot01_qspi.c **** }
 1705              		.loc 1 762 1
 1706 0052 00BF     		nop
 1707 0054 1837     		adds	r7, r7, #24
 1708              		.cfi_def_cfa_offset 8
 1709 0056 BD46     		mov	sp, r7
ARM GAS  /tmp/ccFIVAwK.s 			page 63


 1710              		.cfi_def_cfa_register 13
 1711              		@ sp needed
 1712 0058 80BD     		pop	{r7, pc}
 1713              	.L116:
 1714 005a 00BF     		.align	2
 1715              	.L115:
 1716 005c 00100240 		.word	1073876992
 1717 0060 00100048 		.word	1207963648
 1718              		.cfi_endproc
 1719              	.LFE460:
 1721              		.section	.text.QSPI_ResetMemory,"ax",%progbits
 1722              		.align	1
 1723              		.syntax unified
 1724              		.thumb
 1725              		.thumb_func
 1727              	QSPI_ResetMemory:
 1728              	.LFB461:
 763:Drivers/BSP/B-L475E-IOT01/stm32l475e_iot01_qspi.c **** 
 764:Drivers/BSP/B-L475E-IOT01/stm32l475e_iot01_qspi.c **** /**
 765:Drivers/BSP/B-L475E-IOT01/stm32l475e_iot01_qspi.c ****   * @}
 766:Drivers/BSP/B-L475E-IOT01/stm32l475e_iot01_qspi.c ****   */
 767:Drivers/BSP/B-L475E-IOT01/stm32l475e_iot01_qspi.c **** 
 768:Drivers/BSP/B-L475E-IOT01/stm32l475e_iot01_qspi.c **** /** @addtogroup STM32L475E_IOT01_QSPI_Private_Functions 
 769:Drivers/BSP/B-L475E-IOT01/stm32l475e_iot01_qspi.c ****   * @{
 770:Drivers/BSP/B-L475E-IOT01/stm32l475e_iot01_qspi.c ****   */
 771:Drivers/BSP/B-L475E-IOT01/stm32l475e_iot01_qspi.c **** 
 772:Drivers/BSP/B-L475E-IOT01/stm32l475e_iot01_qspi.c **** /**
 773:Drivers/BSP/B-L475E-IOT01/stm32l475e_iot01_qspi.c ****   * @brief  This function reset the QSPI memory.
 774:Drivers/BSP/B-L475E-IOT01/stm32l475e_iot01_qspi.c ****   * @param  hqspi : QSPI handle
 775:Drivers/BSP/B-L475E-IOT01/stm32l475e_iot01_qspi.c ****   * @retval None
 776:Drivers/BSP/B-L475E-IOT01/stm32l475e_iot01_qspi.c ****   */
 777:Drivers/BSP/B-L475E-IOT01/stm32l475e_iot01_qspi.c **** static uint8_t QSPI_ResetMemory(QSPI_HandleTypeDef *hqspi)
 778:Drivers/BSP/B-L475E-IOT01/stm32l475e_iot01_qspi.c **** {
 1729              		.loc 1 778 1
 1730              		.cfi_startproc
 1731              		@ args = 0, pretend = 0, frame = 64
 1732              		@ frame_needed = 1, uses_anonymous_args = 0
 1733 0000 80B5     		push	{r7, lr}
 1734              		.cfi_def_cfa_offset 8
 1735              		.cfi_offset 7, -8
 1736              		.cfi_offset 14, -4
 1737 0002 90B0     		sub	sp, sp, #64
 1738              		.cfi_def_cfa_offset 72
 1739 0004 00AF     		add	r7, sp, #0
 1740              		.cfi_def_cfa_register 7
 1741 0006 7860     		str	r0, [r7, #4]
 779:Drivers/BSP/B-L475E-IOT01/stm32l475e_iot01_qspi.c ****   QSPI_CommandTypeDef sCommand;
 780:Drivers/BSP/B-L475E-IOT01/stm32l475e_iot01_qspi.c **** 
 781:Drivers/BSP/B-L475E-IOT01/stm32l475e_iot01_qspi.c ****   /* Initialize the reset enable command */
 782:Drivers/BSP/B-L475E-IOT01/stm32l475e_iot01_qspi.c ****   sCommand.InstructionMode   = QSPI_INSTRUCTION_1_LINE;
 1742              		.loc 1 782 30
 1743 0008 4FF48073 		mov	r3, #256
 1744 000c 3B62     		str	r3, [r7, #32]
 783:Drivers/BSP/B-L475E-IOT01/stm32l475e_iot01_qspi.c ****   sCommand.Instruction       = RESET_ENABLE_CMD;
 1745              		.loc 1 783 30
 1746 000e 6623     		movs	r3, #102
 1747 0010 BB60     		str	r3, [r7, #8]
ARM GAS  /tmp/ccFIVAwK.s 			page 64


 784:Drivers/BSP/B-L475E-IOT01/stm32l475e_iot01_qspi.c ****   sCommand.AddressMode       = QSPI_ADDRESS_NONE;
 1748              		.loc 1 784 30
 1749 0012 0023     		movs	r3, #0
 1750 0014 7B62     		str	r3, [r7, #36]
 785:Drivers/BSP/B-L475E-IOT01/stm32l475e_iot01_qspi.c ****   sCommand.AlternateByteMode = QSPI_ALTERNATE_BYTES_NONE;
 1751              		.loc 1 785 30
 1752 0016 0023     		movs	r3, #0
 1753 0018 BB62     		str	r3, [r7, #40]
 786:Drivers/BSP/B-L475E-IOT01/stm32l475e_iot01_qspi.c ****   sCommand.DataMode          = QSPI_DATA_NONE;
 1754              		.loc 1 786 30
 1755 001a 0023     		movs	r3, #0
 1756 001c FB62     		str	r3, [r7, #44]
 787:Drivers/BSP/B-L475E-IOT01/stm32l475e_iot01_qspi.c ****   sCommand.DummyCycles       = 0;
 1757              		.loc 1 787 30
 1758 001e 0023     		movs	r3, #0
 1759 0020 FB61     		str	r3, [r7, #28]
 788:Drivers/BSP/B-L475E-IOT01/stm32l475e_iot01_qspi.c ****   sCommand.DdrMode           = QSPI_DDR_MODE_DISABLE;
 1760              		.loc 1 788 30
 1761 0022 0023     		movs	r3, #0
 1762 0024 7B63     		str	r3, [r7, #52]
 789:Drivers/BSP/B-L475E-IOT01/stm32l475e_iot01_qspi.c ****   sCommand.DdrHoldHalfCycle  = QSPI_DDR_HHC_ANALOG_DELAY;
 1763              		.loc 1 789 30
 1764 0026 0023     		movs	r3, #0
 1765 0028 BB63     		str	r3, [r7, #56]
 790:Drivers/BSP/B-L475E-IOT01/stm32l475e_iot01_qspi.c ****   sCommand.SIOOMode          = QSPI_SIOO_INST_EVERY_CMD;
 1766              		.loc 1 790 30
 1767 002a 0023     		movs	r3, #0
 1768 002c FB63     		str	r3, [r7, #60]
 791:Drivers/BSP/B-L475E-IOT01/stm32l475e_iot01_qspi.c **** 
 792:Drivers/BSP/B-L475E-IOT01/stm32l475e_iot01_qspi.c ****   /* Send the command */
 793:Drivers/BSP/B-L475E-IOT01/stm32l475e_iot01_qspi.c ****   if (HAL_QSPI_Command(&QSPIHandle, &sCommand, HAL_QPSI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
 1769              		.loc 1 793 7
 1770 002e 07F10803 		add	r3, r7, #8
 1771 0032 41F28832 		movw	r2, #5000
 1772 0036 1946     		mov	r1, r3
 1773 0038 1248     		ldr	r0, .L123
 1774 003a FFF7FEFF 		bl	HAL_QSPI_Command
 1775 003e 0346     		mov	r3, r0
 1776              		.loc 1 793 6 discriminator 1
 1777 0040 002B     		cmp	r3, #0
 1778 0042 01D0     		beq	.L118
 794:Drivers/BSP/B-L475E-IOT01/stm32l475e_iot01_qspi.c ****   {
 795:Drivers/BSP/B-L475E-IOT01/stm32l475e_iot01_qspi.c ****     return QSPI_ERROR;
 1779              		.loc 1 795 12
 1780 0044 0123     		movs	r3, #1
 1781 0046 19E0     		b	.L122
 1782              	.L118:
 796:Drivers/BSP/B-L475E-IOT01/stm32l475e_iot01_qspi.c ****   }
 797:Drivers/BSP/B-L475E-IOT01/stm32l475e_iot01_qspi.c **** 
 798:Drivers/BSP/B-L475E-IOT01/stm32l475e_iot01_qspi.c ****   /* Send the reset memory command */
 799:Drivers/BSP/B-L475E-IOT01/stm32l475e_iot01_qspi.c ****   sCommand.Instruction = RESET_MEMORY_CMD;
 1783              		.loc 1 799 24
 1784 0048 9923     		movs	r3, #153
 1785 004a BB60     		str	r3, [r7, #8]
 800:Drivers/BSP/B-L475E-IOT01/stm32l475e_iot01_qspi.c ****   if (HAL_QSPI_Command(&QSPIHandle, &sCommand, HAL_QPSI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
 1786              		.loc 1 800 7
 1787 004c 07F10803 		add	r3, r7, #8
ARM GAS  /tmp/ccFIVAwK.s 			page 65


 1788 0050 41F28832 		movw	r2, #5000
 1789 0054 1946     		mov	r1, r3
 1790 0056 0B48     		ldr	r0, .L123
 1791 0058 FFF7FEFF 		bl	HAL_QSPI_Command
 1792 005c 0346     		mov	r3, r0
 1793              		.loc 1 800 6 discriminator 1
 1794 005e 002B     		cmp	r3, #0
 1795 0060 01D0     		beq	.L120
 801:Drivers/BSP/B-L475E-IOT01/stm32l475e_iot01_qspi.c ****   {
 802:Drivers/BSP/B-L475E-IOT01/stm32l475e_iot01_qspi.c ****     return QSPI_ERROR;
 1796              		.loc 1 802 12
 1797 0062 0123     		movs	r3, #1
 1798 0064 0AE0     		b	.L122
 1799              	.L120:
 803:Drivers/BSP/B-L475E-IOT01/stm32l475e_iot01_qspi.c ****   }
 804:Drivers/BSP/B-L475E-IOT01/stm32l475e_iot01_qspi.c **** 
 805:Drivers/BSP/B-L475E-IOT01/stm32l475e_iot01_qspi.c ****   /* Configure automatic polling mode to wait the memory is ready */  
 806:Drivers/BSP/B-L475E-IOT01/stm32l475e_iot01_qspi.c ****   if (QSPI_AutoPollingMemReady(&QSPIHandle, HAL_QPSI_TIMEOUT_DEFAULT_VALUE) != QSPI_OK)
 1800              		.loc 1 806 7
 1801 0066 41F28831 		movw	r1, #5000
 1802 006a 0648     		ldr	r0, .L123
 1803 006c FFF7FEFF 		bl	QSPI_AutoPollingMemReady
 1804 0070 0346     		mov	r3, r0
 1805              		.loc 1 806 6 discriminator 1
 1806 0072 002B     		cmp	r3, #0
 1807 0074 01D0     		beq	.L121
 807:Drivers/BSP/B-L475E-IOT01/stm32l475e_iot01_qspi.c ****   {
 808:Drivers/BSP/B-L475E-IOT01/stm32l475e_iot01_qspi.c ****     return QSPI_ERROR;
 1808              		.loc 1 808 12
 1809 0076 0123     		movs	r3, #1
 1810 0078 00E0     		b	.L122
 1811              	.L121:
 809:Drivers/BSP/B-L475E-IOT01/stm32l475e_iot01_qspi.c ****   }
 810:Drivers/BSP/B-L475E-IOT01/stm32l475e_iot01_qspi.c **** 
 811:Drivers/BSP/B-L475E-IOT01/stm32l475e_iot01_qspi.c ****   return QSPI_OK;
 1812              		.loc 1 811 10
 1813 007a 0023     		movs	r3, #0
 1814              	.L122:
 812:Drivers/BSP/B-L475E-IOT01/stm32l475e_iot01_qspi.c **** }
 1815              		.loc 1 812 1
 1816 007c 1846     		mov	r0, r3
 1817 007e 4037     		adds	r7, r7, #64
 1818              		.cfi_def_cfa_offset 8
 1819 0080 BD46     		mov	sp, r7
 1820              		.cfi_def_cfa_register 13
 1821              		@ sp needed
 1822 0082 80BD     		pop	{r7, pc}
 1823              	.L124:
 1824              		.align	2
 1825              	.L123:
 1826 0084 00000000 		.word	QSPIHandle
 1827              		.cfi_endproc
 1828              	.LFE461:
 1830              		.section	.text.QSPI_WriteEnable,"ax",%progbits
 1831              		.align	1
 1832              		.syntax unified
 1833              		.thumb
ARM GAS  /tmp/ccFIVAwK.s 			page 66


 1834              		.thumb_func
 1836              	QSPI_WriteEnable:
 1837              	.LFB462:
 813:Drivers/BSP/B-L475E-IOT01/stm32l475e_iot01_qspi.c **** 
 814:Drivers/BSP/B-L475E-IOT01/stm32l475e_iot01_qspi.c **** /**
 815:Drivers/BSP/B-L475E-IOT01/stm32l475e_iot01_qspi.c ****   * @brief  This function send a Write Enable and wait it is effective.
 816:Drivers/BSP/B-L475E-IOT01/stm32l475e_iot01_qspi.c ****   * @param  hqspi : QSPI handle
 817:Drivers/BSP/B-L475E-IOT01/stm32l475e_iot01_qspi.c ****   * @retval None
 818:Drivers/BSP/B-L475E-IOT01/stm32l475e_iot01_qspi.c ****   */
 819:Drivers/BSP/B-L475E-IOT01/stm32l475e_iot01_qspi.c **** static uint8_t QSPI_WriteEnable(QSPI_HandleTypeDef *hqspi)
 820:Drivers/BSP/B-L475E-IOT01/stm32l475e_iot01_qspi.c **** {
 1838              		.loc 1 820 1
 1839              		.cfi_startproc
 1840              		@ args = 0, pretend = 0, frame = 88
 1841              		@ frame_needed = 1, uses_anonymous_args = 0
 1842 0000 80B5     		push	{r7, lr}
 1843              		.cfi_def_cfa_offset 8
 1844              		.cfi_offset 7, -8
 1845              		.cfi_offset 14, -4
 1846 0002 96B0     		sub	sp, sp, #88
 1847              		.cfi_def_cfa_offset 96
 1848 0004 00AF     		add	r7, sp, #0
 1849              		.cfi_def_cfa_register 7
 1850 0006 7860     		str	r0, [r7, #4]
 821:Drivers/BSP/B-L475E-IOT01/stm32l475e_iot01_qspi.c ****   QSPI_CommandTypeDef     sCommand;
 822:Drivers/BSP/B-L475E-IOT01/stm32l475e_iot01_qspi.c ****   QSPI_AutoPollingTypeDef sConfig;
 823:Drivers/BSP/B-L475E-IOT01/stm32l475e_iot01_qspi.c **** 
 824:Drivers/BSP/B-L475E-IOT01/stm32l475e_iot01_qspi.c ****   /* Enable write operations */
 825:Drivers/BSP/B-L475E-IOT01/stm32l475e_iot01_qspi.c ****   sCommand.InstructionMode   = QSPI_INSTRUCTION_1_LINE;
 1851              		.loc 1 825 30
 1852 0008 4FF48073 		mov	r3, #256
 1853 000c BB63     		str	r3, [r7, #56]
 826:Drivers/BSP/B-L475E-IOT01/stm32l475e_iot01_qspi.c ****   sCommand.Instruction       = WRITE_ENABLE_CMD;
 1854              		.loc 1 826 30
 1855 000e 0623     		movs	r3, #6
 1856 0010 3B62     		str	r3, [r7, #32]
 827:Drivers/BSP/B-L475E-IOT01/stm32l475e_iot01_qspi.c ****   sCommand.AddressMode       = QSPI_ADDRESS_NONE;
 1857              		.loc 1 827 30
 1858 0012 0023     		movs	r3, #0
 1859 0014 FB63     		str	r3, [r7, #60]
 828:Drivers/BSP/B-L475E-IOT01/stm32l475e_iot01_qspi.c ****   sCommand.AlternateByteMode = QSPI_ALTERNATE_BYTES_NONE;
 1860              		.loc 1 828 30
 1861 0016 0023     		movs	r3, #0
 1862 0018 3B64     		str	r3, [r7, #64]
 829:Drivers/BSP/B-L475E-IOT01/stm32l475e_iot01_qspi.c ****   sCommand.DataMode          = QSPI_DATA_NONE;
 1863              		.loc 1 829 30
 1864 001a 0023     		movs	r3, #0
 1865 001c 7B64     		str	r3, [r7, #68]
 830:Drivers/BSP/B-L475E-IOT01/stm32l475e_iot01_qspi.c ****   sCommand.DummyCycles       = 0;
 1866              		.loc 1 830 30
 1867 001e 0023     		movs	r3, #0
 1868 0020 7B63     		str	r3, [r7, #52]
 831:Drivers/BSP/B-L475E-IOT01/stm32l475e_iot01_qspi.c ****   sCommand.DdrMode           = QSPI_DDR_MODE_DISABLE;
 1869              		.loc 1 831 30
 1870 0022 0023     		movs	r3, #0
 1871 0024 FB64     		str	r3, [r7, #76]
 832:Drivers/BSP/B-L475E-IOT01/stm32l475e_iot01_qspi.c ****   sCommand.DdrHoldHalfCycle  = QSPI_DDR_HHC_ANALOG_DELAY;
ARM GAS  /tmp/ccFIVAwK.s 			page 67


 1872              		.loc 1 832 30
 1873 0026 0023     		movs	r3, #0
 1874 0028 3B65     		str	r3, [r7, #80]
 833:Drivers/BSP/B-L475E-IOT01/stm32l475e_iot01_qspi.c ****   sCommand.SIOOMode          = QSPI_SIOO_INST_EVERY_CMD;
 1875              		.loc 1 833 30
 1876 002a 0023     		movs	r3, #0
 1877 002c 7B65     		str	r3, [r7, #84]
 834:Drivers/BSP/B-L475E-IOT01/stm32l475e_iot01_qspi.c **** 
 835:Drivers/BSP/B-L475E-IOT01/stm32l475e_iot01_qspi.c ****   if (HAL_QSPI_Command(&QSPIHandle, &sCommand, HAL_QPSI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
 1878              		.loc 1 835 7
 1879 002e 07F12003 		add	r3, r7, #32
 1880 0032 41F28832 		movw	r2, #5000
 1881 0036 1946     		mov	r1, r3
 1882 0038 1648     		ldr	r0, .L130
 1883 003a FFF7FEFF 		bl	HAL_QSPI_Command
 1884 003e 0346     		mov	r3, r0
 1885              		.loc 1 835 6 discriminator 1
 1886 0040 002B     		cmp	r3, #0
 1887 0042 01D0     		beq	.L126
 836:Drivers/BSP/B-L475E-IOT01/stm32l475e_iot01_qspi.c ****   {
 837:Drivers/BSP/B-L475E-IOT01/stm32l475e_iot01_qspi.c ****     return QSPI_ERROR;
 1888              		.loc 1 837 12
 1889 0044 0123     		movs	r3, #1
 1890 0046 20E0     		b	.L129
 1891              	.L126:
 838:Drivers/BSP/B-L475E-IOT01/stm32l475e_iot01_qspi.c ****   }
 839:Drivers/BSP/B-L475E-IOT01/stm32l475e_iot01_qspi.c ****   
 840:Drivers/BSP/B-L475E-IOT01/stm32l475e_iot01_qspi.c ****   /* Configure automatic polling mode to wait for write enabling */  
 841:Drivers/BSP/B-L475E-IOT01/stm32l475e_iot01_qspi.c ****   sConfig.Match           = MX25R6435F_SR_WEL;
 1892              		.loc 1 841 27
 1893 0048 0223     		movs	r3, #2
 1894 004a BB60     		str	r3, [r7, #8]
 842:Drivers/BSP/B-L475E-IOT01/stm32l475e_iot01_qspi.c ****   sConfig.Mask            = MX25R6435F_SR_WEL;
 1895              		.loc 1 842 27
 1896 004c 0223     		movs	r3, #2
 1897 004e FB60     		str	r3, [r7, #12]
 843:Drivers/BSP/B-L475E-IOT01/stm32l475e_iot01_qspi.c ****   sConfig.MatchMode       = QSPI_MATCH_MODE_AND;
 1898              		.loc 1 843 27
 1899 0050 0023     		movs	r3, #0
 1900 0052 BB61     		str	r3, [r7, #24]
 844:Drivers/BSP/B-L475E-IOT01/stm32l475e_iot01_qspi.c ****   sConfig.StatusBytesSize = 1;
 1901              		.loc 1 844 27
 1902 0054 0123     		movs	r3, #1
 1903 0056 7B61     		str	r3, [r7, #20]
 845:Drivers/BSP/B-L475E-IOT01/stm32l475e_iot01_qspi.c ****   sConfig.Interval        = 0x10;
 1904              		.loc 1 845 27
 1905 0058 1023     		movs	r3, #16
 1906 005a 3B61     		str	r3, [r7, #16]
 846:Drivers/BSP/B-L475E-IOT01/stm32l475e_iot01_qspi.c ****   sConfig.AutomaticStop   = QSPI_AUTOMATIC_STOP_ENABLE;
 1907              		.loc 1 846 27
 1908 005c 4FF48003 		mov	r3, #4194304
 1909 0060 FB61     		str	r3, [r7, #28]
 847:Drivers/BSP/B-L475E-IOT01/stm32l475e_iot01_qspi.c **** 
 848:Drivers/BSP/B-L475E-IOT01/stm32l475e_iot01_qspi.c ****   sCommand.Instruction    = READ_STATUS_REG_CMD;
 1910              		.loc 1 848 27
 1911 0062 0523     		movs	r3, #5
 1912 0064 3B62     		str	r3, [r7, #32]
ARM GAS  /tmp/ccFIVAwK.s 			page 68


 849:Drivers/BSP/B-L475E-IOT01/stm32l475e_iot01_qspi.c ****   sCommand.DataMode       = QSPI_DATA_1_LINE;
 1913              		.loc 1 849 27
 1914 0066 4FF08073 		mov	r3, #16777216
 1915 006a 7B64     		str	r3, [r7, #68]
 850:Drivers/BSP/B-L475E-IOT01/stm32l475e_iot01_qspi.c **** 
 851:Drivers/BSP/B-L475E-IOT01/stm32l475e_iot01_qspi.c ****   if (HAL_QSPI_AutoPolling(&QSPIHandle, &sCommand, &sConfig, HAL_QPSI_TIMEOUT_DEFAULT_VALUE) != HAL
 1916              		.loc 1 851 7
 1917 006c 07F10802 		add	r2, r7, #8
 1918 0070 07F12001 		add	r1, r7, #32
 1919 0074 41F28833 		movw	r3, #5000
 1920 0078 0648     		ldr	r0, .L130
 1921 007a FFF7FEFF 		bl	HAL_QSPI_AutoPolling
 1922 007e 0346     		mov	r3, r0
 1923              		.loc 1 851 6 discriminator 1
 1924 0080 002B     		cmp	r3, #0
 1925 0082 01D0     		beq	.L128
 852:Drivers/BSP/B-L475E-IOT01/stm32l475e_iot01_qspi.c ****   {
 853:Drivers/BSP/B-L475E-IOT01/stm32l475e_iot01_qspi.c ****     return QSPI_ERROR;
 1926              		.loc 1 853 12
 1927 0084 0123     		movs	r3, #1
 1928 0086 00E0     		b	.L129
 1929              	.L128:
 854:Drivers/BSP/B-L475E-IOT01/stm32l475e_iot01_qspi.c ****   }
 855:Drivers/BSP/B-L475E-IOT01/stm32l475e_iot01_qspi.c **** 
 856:Drivers/BSP/B-L475E-IOT01/stm32l475e_iot01_qspi.c ****   return QSPI_OK;
 1930              		.loc 1 856 10
 1931 0088 0023     		movs	r3, #0
 1932              	.L129:
 857:Drivers/BSP/B-L475E-IOT01/stm32l475e_iot01_qspi.c **** }
 1933              		.loc 1 857 1
 1934 008a 1846     		mov	r0, r3
 1935 008c 5837     		adds	r7, r7, #88
 1936              		.cfi_def_cfa_offset 8
 1937 008e BD46     		mov	sp, r7
 1938              		.cfi_def_cfa_register 13
 1939              		@ sp needed
 1940 0090 80BD     		pop	{r7, pc}
 1941              	.L131:
 1942 0092 00BF     		.align	2
 1943              	.L130:
 1944 0094 00000000 		.word	QSPIHandle
 1945              		.cfi_endproc
 1946              	.LFE462:
 1948              		.section	.text.QSPI_AutoPollingMemReady,"ax",%progbits
 1949              		.align	1
 1950              		.syntax unified
 1951              		.thumb
 1952              		.thumb_func
 1954              	QSPI_AutoPollingMemReady:
 1955              	.LFB463:
 858:Drivers/BSP/B-L475E-IOT01/stm32l475e_iot01_qspi.c **** 
 859:Drivers/BSP/B-L475E-IOT01/stm32l475e_iot01_qspi.c **** /**
 860:Drivers/BSP/B-L475E-IOT01/stm32l475e_iot01_qspi.c ****   * @brief  This function read the SR of the memory and wait the EOP.
 861:Drivers/BSP/B-L475E-IOT01/stm32l475e_iot01_qspi.c ****   * @param  hqspi   : QSPI handle
 862:Drivers/BSP/B-L475E-IOT01/stm32l475e_iot01_qspi.c ****   * @param  Timeout : Timeout for auto-polling
 863:Drivers/BSP/B-L475E-IOT01/stm32l475e_iot01_qspi.c ****   * @retval None
 864:Drivers/BSP/B-L475E-IOT01/stm32l475e_iot01_qspi.c ****   */
ARM GAS  /tmp/ccFIVAwK.s 			page 69


 865:Drivers/BSP/B-L475E-IOT01/stm32l475e_iot01_qspi.c **** static uint8_t QSPI_AutoPollingMemReady(QSPI_HandleTypeDef *hqspi, uint32_t Timeout)
 866:Drivers/BSP/B-L475E-IOT01/stm32l475e_iot01_qspi.c **** {
 1956              		.loc 1 866 1
 1957              		.cfi_startproc
 1958              		@ args = 0, pretend = 0, frame = 88
 1959              		@ frame_needed = 1, uses_anonymous_args = 0
 1960 0000 80B5     		push	{r7, lr}
 1961              		.cfi_def_cfa_offset 8
 1962              		.cfi_offset 7, -8
 1963              		.cfi_offset 14, -4
 1964 0002 96B0     		sub	sp, sp, #88
 1965              		.cfi_def_cfa_offset 96
 1966 0004 00AF     		add	r7, sp, #0
 1967              		.cfi_def_cfa_register 7
 1968 0006 7860     		str	r0, [r7, #4]
 1969 0008 3960     		str	r1, [r7]
 867:Drivers/BSP/B-L475E-IOT01/stm32l475e_iot01_qspi.c ****   QSPI_CommandTypeDef     sCommand;
 868:Drivers/BSP/B-L475E-IOT01/stm32l475e_iot01_qspi.c ****   QSPI_AutoPollingTypeDef sConfig;
 869:Drivers/BSP/B-L475E-IOT01/stm32l475e_iot01_qspi.c **** 
 870:Drivers/BSP/B-L475E-IOT01/stm32l475e_iot01_qspi.c ****   /* Configure automatic polling mode to wait for memory ready */  
 871:Drivers/BSP/B-L475E-IOT01/stm32l475e_iot01_qspi.c ****   sCommand.InstructionMode   = QSPI_INSTRUCTION_1_LINE;
 1970              		.loc 1 871 30
 1971 000a 4FF48073 		mov	r3, #256
 1972 000e BB63     		str	r3, [r7, #56]
 872:Drivers/BSP/B-L475E-IOT01/stm32l475e_iot01_qspi.c ****   sCommand.Instruction       = READ_STATUS_REG_CMD;
 1973              		.loc 1 872 30
 1974 0010 0523     		movs	r3, #5
 1975 0012 3B62     		str	r3, [r7, #32]
 873:Drivers/BSP/B-L475E-IOT01/stm32l475e_iot01_qspi.c ****   sCommand.AddressMode       = QSPI_ADDRESS_NONE;
 1976              		.loc 1 873 30
 1977 0014 0023     		movs	r3, #0
 1978 0016 FB63     		str	r3, [r7, #60]
 874:Drivers/BSP/B-L475E-IOT01/stm32l475e_iot01_qspi.c ****   sCommand.AlternateByteMode = QSPI_ALTERNATE_BYTES_NONE;
 1979              		.loc 1 874 30
 1980 0018 0023     		movs	r3, #0
 1981 001a 3B64     		str	r3, [r7, #64]
 875:Drivers/BSP/B-L475E-IOT01/stm32l475e_iot01_qspi.c ****   sCommand.DataMode          = QSPI_DATA_1_LINE;
 1982              		.loc 1 875 30
 1983 001c 4FF08073 		mov	r3, #16777216
 1984 0020 7B64     		str	r3, [r7, #68]
 876:Drivers/BSP/B-L475E-IOT01/stm32l475e_iot01_qspi.c ****   sCommand.DummyCycles       = 0;
 1985              		.loc 1 876 30
 1986 0022 0023     		movs	r3, #0
 1987 0024 7B63     		str	r3, [r7, #52]
 877:Drivers/BSP/B-L475E-IOT01/stm32l475e_iot01_qspi.c ****   sCommand.DdrMode           = QSPI_DDR_MODE_DISABLE;
 1988              		.loc 1 877 30
 1989 0026 0023     		movs	r3, #0
 1990 0028 FB64     		str	r3, [r7, #76]
 878:Drivers/BSP/B-L475E-IOT01/stm32l475e_iot01_qspi.c ****   sCommand.DdrHoldHalfCycle  = QSPI_DDR_HHC_ANALOG_DELAY;
 1991              		.loc 1 878 30
 1992 002a 0023     		movs	r3, #0
 1993 002c 3B65     		str	r3, [r7, #80]
 879:Drivers/BSP/B-L475E-IOT01/stm32l475e_iot01_qspi.c ****   sCommand.SIOOMode          = QSPI_SIOO_INST_EVERY_CMD;
 1994              		.loc 1 879 30
 1995 002e 0023     		movs	r3, #0
 1996 0030 7B65     		str	r3, [r7, #84]
 880:Drivers/BSP/B-L475E-IOT01/stm32l475e_iot01_qspi.c **** 
ARM GAS  /tmp/ccFIVAwK.s 			page 70


 881:Drivers/BSP/B-L475E-IOT01/stm32l475e_iot01_qspi.c ****   sConfig.Match           = 0;
 1997              		.loc 1 881 27
 1998 0032 0023     		movs	r3, #0
 1999 0034 BB60     		str	r3, [r7, #8]
 882:Drivers/BSP/B-L475E-IOT01/stm32l475e_iot01_qspi.c ****   sConfig.Mask            = MX25R6435F_SR_WIP;
 2000              		.loc 1 882 27
 2001 0036 0123     		movs	r3, #1
 2002 0038 FB60     		str	r3, [r7, #12]
 883:Drivers/BSP/B-L475E-IOT01/stm32l475e_iot01_qspi.c ****   sConfig.MatchMode       = QSPI_MATCH_MODE_AND;
 2003              		.loc 1 883 27
 2004 003a 0023     		movs	r3, #0
 2005 003c BB61     		str	r3, [r7, #24]
 884:Drivers/BSP/B-L475E-IOT01/stm32l475e_iot01_qspi.c ****   sConfig.StatusBytesSize = 1;
 2006              		.loc 1 884 27
 2007 003e 0123     		movs	r3, #1
 2008 0040 7B61     		str	r3, [r7, #20]
 885:Drivers/BSP/B-L475E-IOT01/stm32l475e_iot01_qspi.c ****   sConfig.Interval        = 0x10;
 2009              		.loc 1 885 27
 2010 0042 1023     		movs	r3, #16
 2011 0044 3B61     		str	r3, [r7, #16]
 886:Drivers/BSP/B-L475E-IOT01/stm32l475e_iot01_qspi.c ****   sConfig.AutomaticStop   = QSPI_AUTOMATIC_STOP_ENABLE;
 2012              		.loc 1 886 27
 2013 0046 4FF48003 		mov	r3, #4194304
 2014 004a FB61     		str	r3, [r7, #28]
 887:Drivers/BSP/B-L475E-IOT01/stm32l475e_iot01_qspi.c **** 
 888:Drivers/BSP/B-L475E-IOT01/stm32l475e_iot01_qspi.c ****   if (HAL_QSPI_AutoPolling(&QSPIHandle, &sCommand, &sConfig, Timeout) != HAL_OK)
 2015              		.loc 1 888 7
 2016 004c 07F10802 		add	r2, r7, #8
 2017 0050 07F12001 		add	r1, r7, #32
 2018 0054 3B68     		ldr	r3, [r7]
 2019 0056 0648     		ldr	r0, .L136
 2020 0058 FFF7FEFF 		bl	HAL_QSPI_AutoPolling
 2021 005c 0346     		mov	r3, r0
 2022              		.loc 1 888 6 discriminator 1
 2023 005e 002B     		cmp	r3, #0
 2024 0060 01D0     		beq	.L133
 889:Drivers/BSP/B-L475E-IOT01/stm32l475e_iot01_qspi.c ****   {
 890:Drivers/BSP/B-L475E-IOT01/stm32l475e_iot01_qspi.c ****     return QSPI_ERROR;
 2025              		.loc 1 890 12
 2026 0062 0123     		movs	r3, #1
 2027 0064 00E0     		b	.L135
 2028              	.L133:
 891:Drivers/BSP/B-L475E-IOT01/stm32l475e_iot01_qspi.c ****   }
 892:Drivers/BSP/B-L475E-IOT01/stm32l475e_iot01_qspi.c **** 
 893:Drivers/BSP/B-L475E-IOT01/stm32l475e_iot01_qspi.c ****   return QSPI_OK;
 2029              		.loc 1 893 10
 2030 0066 0023     		movs	r3, #0
 2031              	.L135:
 894:Drivers/BSP/B-L475E-IOT01/stm32l475e_iot01_qspi.c **** }
 2032              		.loc 1 894 1
 2033 0068 1846     		mov	r0, r3
 2034 006a 5837     		adds	r7, r7, #88
 2035              		.cfi_def_cfa_offset 8
 2036 006c BD46     		mov	sp, r7
 2037              		.cfi_def_cfa_register 13
 2038              		@ sp needed
 2039 006e 80BD     		pop	{r7, pc}
ARM GAS  /tmp/ccFIVAwK.s 			page 71


 2040              	.L137:
 2041              		.align	2
 2042              	.L136:
 2043 0070 00000000 		.word	QSPIHandle
 2044              		.cfi_endproc
 2045              	.LFE463:
 2047              		.section	.text.QSPI_QuadMode,"ax",%progbits
 2048              		.align	1
 2049              		.syntax unified
 2050              		.thumb
 2051              		.thumb_func
 2053              	QSPI_QuadMode:
 2054              	.LFB464:
 895:Drivers/BSP/B-L475E-IOT01/stm32l475e_iot01_qspi.c **** 
 896:Drivers/BSP/B-L475E-IOT01/stm32l475e_iot01_qspi.c **** /**
 897:Drivers/BSP/B-L475E-IOT01/stm32l475e_iot01_qspi.c ****   * @brief  This function enables/disables the Quad mode of the memory.
 898:Drivers/BSP/B-L475E-IOT01/stm32l475e_iot01_qspi.c ****   * @param  hqspi     : QSPI handle
 899:Drivers/BSP/B-L475E-IOT01/stm32l475e_iot01_qspi.c ****   * @param  Operation : QSPI_QUAD_ENABLE or QSPI_QUAD_DISABLE mode  
 900:Drivers/BSP/B-L475E-IOT01/stm32l475e_iot01_qspi.c ****   * @retval None
 901:Drivers/BSP/B-L475E-IOT01/stm32l475e_iot01_qspi.c ****   */
 902:Drivers/BSP/B-L475E-IOT01/stm32l475e_iot01_qspi.c **** static uint8_t QSPI_QuadMode(QSPI_HandleTypeDef *hqspi, uint8_t Operation)
 903:Drivers/BSP/B-L475E-IOT01/stm32l475e_iot01_qspi.c **** {
 2055              		.loc 1 903 1
 2056              		.cfi_startproc
 2057              		@ args = 0, pretend = 0, frame = 72
 2058              		@ frame_needed = 1, uses_anonymous_args = 0
 2059 0000 80B5     		push	{r7, lr}
 2060              		.cfi_def_cfa_offset 8
 2061              		.cfi_offset 7, -8
 2062              		.cfi_offset 14, -4
 2063 0002 92B0     		sub	sp, sp, #72
 2064              		.cfi_def_cfa_offset 80
 2065 0004 00AF     		add	r7, sp, #0
 2066              		.cfi_def_cfa_register 7
 2067 0006 7860     		str	r0, [r7, #4]
 2068 0008 0B46     		mov	r3, r1
 2069 000a FB70     		strb	r3, [r7, #3]
 904:Drivers/BSP/B-L475E-IOT01/stm32l475e_iot01_qspi.c ****   QSPI_CommandTypeDef sCommand;
 905:Drivers/BSP/B-L475E-IOT01/stm32l475e_iot01_qspi.c ****   uint8_t reg;
 906:Drivers/BSP/B-L475E-IOT01/stm32l475e_iot01_qspi.c **** 
 907:Drivers/BSP/B-L475E-IOT01/stm32l475e_iot01_qspi.c ****   /* Read status register */
 908:Drivers/BSP/B-L475E-IOT01/stm32l475e_iot01_qspi.c ****   sCommand.InstructionMode   = QSPI_INSTRUCTION_1_LINE;
 2070              		.loc 1 908 30
 2071 000c 4FF48073 		mov	r3, #256
 2072 0010 BB62     		str	r3, [r7, #40]
 909:Drivers/BSP/B-L475E-IOT01/stm32l475e_iot01_qspi.c ****   sCommand.Instruction       = READ_STATUS_REG_CMD;
 2073              		.loc 1 909 30
 2074 0012 0523     		movs	r3, #5
 2075 0014 3B61     		str	r3, [r7, #16]
 910:Drivers/BSP/B-L475E-IOT01/stm32l475e_iot01_qspi.c ****   sCommand.AddressMode       = QSPI_ADDRESS_NONE;
 2076              		.loc 1 910 30
 2077 0016 0023     		movs	r3, #0
 2078 0018 FB62     		str	r3, [r7, #44]
 911:Drivers/BSP/B-L475E-IOT01/stm32l475e_iot01_qspi.c ****   sCommand.AlternateByteMode = QSPI_ALTERNATE_BYTES_NONE;
 2079              		.loc 1 911 30
 2080 001a 0023     		movs	r3, #0
 2081 001c 3B63     		str	r3, [r7, #48]
ARM GAS  /tmp/ccFIVAwK.s 			page 72


 912:Drivers/BSP/B-L475E-IOT01/stm32l475e_iot01_qspi.c ****   sCommand.DataMode          = QSPI_DATA_1_LINE;
 2082              		.loc 1 912 30
 2083 001e 4FF08073 		mov	r3, #16777216
 2084 0022 7B63     		str	r3, [r7, #52]
 913:Drivers/BSP/B-L475E-IOT01/stm32l475e_iot01_qspi.c ****   sCommand.DummyCycles       = 0;
 2085              		.loc 1 913 30
 2086 0024 0023     		movs	r3, #0
 2087 0026 7B62     		str	r3, [r7, #36]
 914:Drivers/BSP/B-L475E-IOT01/stm32l475e_iot01_qspi.c ****   sCommand.NbData            = 1;
 2088              		.loc 1 914 30
 2089 0028 0123     		movs	r3, #1
 2090 002a BB63     		str	r3, [r7, #56]
 915:Drivers/BSP/B-L475E-IOT01/stm32l475e_iot01_qspi.c ****   sCommand.DdrMode           = QSPI_DDR_MODE_DISABLE;
 2091              		.loc 1 915 30
 2092 002c 0023     		movs	r3, #0
 2093 002e FB63     		str	r3, [r7, #60]
 916:Drivers/BSP/B-L475E-IOT01/stm32l475e_iot01_qspi.c ****   sCommand.DdrHoldHalfCycle  = QSPI_DDR_HHC_ANALOG_DELAY;
 2094              		.loc 1 916 30
 2095 0030 0023     		movs	r3, #0
 2096 0032 3B64     		str	r3, [r7, #64]
 917:Drivers/BSP/B-L475E-IOT01/stm32l475e_iot01_qspi.c ****   sCommand.SIOOMode          = QSPI_SIOO_INST_EVERY_CMD;
 2097              		.loc 1 917 30
 2098 0034 0023     		movs	r3, #0
 2099 0036 7B64     		str	r3, [r7, #68]
 918:Drivers/BSP/B-L475E-IOT01/stm32l475e_iot01_qspi.c **** 
 919:Drivers/BSP/B-L475E-IOT01/stm32l475e_iot01_qspi.c ****   if (HAL_QSPI_Command(&QSPIHandle, &sCommand, HAL_QPSI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
 2100              		.loc 1 919 7
 2101 0038 07F11003 		add	r3, r7, #16
 2102 003c 41F28832 		movw	r2, #5000
 2103 0040 1946     		mov	r1, r3
 2104 0042 4248     		ldr	r0, .L154
 2105 0044 FFF7FEFF 		bl	HAL_QSPI_Command
 2106 0048 0346     		mov	r3, r0
 2107              		.loc 1 919 6 discriminator 1
 2108 004a 002B     		cmp	r3, #0
 2109 004c 01D0     		beq	.L139
 920:Drivers/BSP/B-L475E-IOT01/stm32l475e_iot01_qspi.c ****   {
 921:Drivers/BSP/B-L475E-IOT01/stm32l475e_iot01_qspi.c ****     return QSPI_ERROR;
 2110              		.loc 1 921 12
 2111 004e 0123     		movs	r3, #1
 2112 0050 77E0     		b	.L153
 2113              	.L139:
 922:Drivers/BSP/B-L475E-IOT01/stm32l475e_iot01_qspi.c ****   }
 923:Drivers/BSP/B-L475E-IOT01/stm32l475e_iot01_qspi.c **** 
 924:Drivers/BSP/B-L475E-IOT01/stm32l475e_iot01_qspi.c ****   if (HAL_QSPI_Receive(&QSPIHandle, &reg, HAL_QPSI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
 2114              		.loc 1 924 7
 2115 0052 07F10F03 		add	r3, r7, #15
 2116 0056 41F28832 		movw	r2, #5000
 2117 005a 1946     		mov	r1, r3
 2118 005c 3B48     		ldr	r0, .L154
 2119 005e FFF7FEFF 		bl	HAL_QSPI_Receive
 2120 0062 0346     		mov	r3, r0
 2121              		.loc 1 924 6 discriminator 1
 2122 0064 002B     		cmp	r3, #0
 2123 0066 01D0     		beq	.L141
 925:Drivers/BSP/B-L475E-IOT01/stm32l475e_iot01_qspi.c ****   {
 926:Drivers/BSP/B-L475E-IOT01/stm32l475e_iot01_qspi.c ****     return QSPI_ERROR;
ARM GAS  /tmp/ccFIVAwK.s 			page 73


 2124              		.loc 1 926 12
 2125 0068 0123     		movs	r3, #1
 2126 006a 6AE0     		b	.L153
 2127              	.L141:
 927:Drivers/BSP/B-L475E-IOT01/stm32l475e_iot01_qspi.c ****   }
 928:Drivers/BSP/B-L475E-IOT01/stm32l475e_iot01_qspi.c **** 
 929:Drivers/BSP/B-L475E-IOT01/stm32l475e_iot01_qspi.c ****   /* Enable write operations */
 930:Drivers/BSP/B-L475E-IOT01/stm32l475e_iot01_qspi.c ****   if (QSPI_WriteEnable(&QSPIHandle) != QSPI_OK)
 2128              		.loc 1 930 7
 2129 006c 3748     		ldr	r0, .L154
 2130 006e FFF7FEFF 		bl	QSPI_WriteEnable
 2131 0072 0346     		mov	r3, r0
 2132              		.loc 1 930 6 discriminator 1
 2133 0074 002B     		cmp	r3, #0
 2134 0076 01D0     		beq	.L142
 931:Drivers/BSP/B-L475E-IOT01/stm32l475e_iot01_qspi.c ****   {
 932:Drivers/BSP/B-L475E-IOT01/stm32l475e_iot01_qspi.c ****     return QSPI_ERROR;
 2135              		.loc 1 932 12
 2136 0078 0123     		movs	r3, #1
 2137 007a 62E0     		b	.L153
 2138              	.L142:
 933:Drivers/BSP/B-L475E-IOT01/stm32l475e_iot01_qspi.c ****   }
 934:Drivers/BSP/B-L475E-IOT01/stm32l475e_iot01_qspi.c ****   
 935:Drivers/BSP/B-L475E-IOT01/stm32l475e_iot01_qspi.c ****   /* Activate/deactivate the Quad mode */
 936:Drivers/BSP/B-L475E-IOT01/stm32l475e_iot01_qspi.c ****   if (Operation == QSPI_QUAD_ENABLE)
 2139              		.loc 1 936 6
 2140 007c FB78     		ldrb	r3, [r7, #3]	@ zero_extendqisi2
 2141 007e 012B     		cmp	r3, #1
 2142 0080 05D1     		bne	.L143
 937:Drivers/BSP/B-L475E-IOT01/stm32l475e_iot01_qspi.c ****   {
 938:Drivers/BSP/B-L475E-IOT01/stm32l475e_iot01_qspi.c ****     SET_BIT(reg, MX25R6435F_SR_QE);
 2143              		.loc 1 938 5
 2144 0082 FB7B     		ldrb	r3, [r7, #15]	@ zero_extendqisi2
 2145 0084 43F04003 		orr	r3, r3, #64
 2146 0088 DBB2     		uxtb	r3, r3
 2147 008a FB73     		strb	r3, [r7, #15]
 2148 008c 04E0     		b	.L144
 2149              	.L143:
 939:Drivers/BSP/B-L475E-IOT01/stm32l475e_iot01_qspi.c ****   }
 940:Drivers/BSP/B-L475E-IOT01/stm32l475e_iot01_qspi.c ****   else
 941:Drivers/BSP/B-L475E-IOT01/stm32l475e_iot01_qspi.c ****   {
 942:Drivers/BSP/B-L475E-IOT01/stm32l475e_iot01_qspi.c ****     CLEAR_BIT(reg, MX25R6435F_SR_QE);
 2150              		.loc 1 942 5
 2151 008e FB7B     		ldrb	r3, [r7, #15]	@ zero_extendqisi2
 2152 0090 23F04003 		bic	r3, r3, #64
 2153 0094 DBB2     		uxtb	r3, r3
 2154 0096 FB73     		strb	r3, [r7, #15]
 2155              	.L144:
 943:Drivers/BSP/B-L475E-IOT01/stm32l475e_iot01_qspi.c ****   }
 944:Drivers/BSP/B-L475E-IOT01/stm32l475e_iot01_qspi.c **** 
 945:Drivers/BSP/B-L475E-IOT01/stm32l475e_iot01_qspi.c ****   sCommand.Instruction = WRITE_STATUS_CFG_REG_CMD;
 2156              		.loc 1 945 24
 2157 0098 0123     		movs	r3, #1
 2158 009a 3B61     		str	r3, [r7, #16]
 946:Drivers/BSP/B-L475E-IOT01/stm32l475e_iot01_qspi.c **** 
 947:Drivers/BSP/B-L475E-IOT01/stm32l475e_iot01_qspi.c ****   if (HAL_QSPI_Command(&QSPIHandle, &sCommand, HAL_QPSI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
 2159              		.loc 1 947 7
ARM GAS  /tmp/ccFIVAwK.s 			page 74


 2160 009c 07F11003 		add	r3, r7, #16
 2161 00a0 41F28832 		movw	r2, #5000
 2162 00a4 1946     		mov	r1, r3
 2163 00a6 2948     		ldr	r0, .L154
 2164 00a8 FFF7FEFF 		bl	HAL_QSPI_Command
 2165 00ac 0346     		mov	r3, r0
 2166              		.loc 1 947 6 discriminator 1
 2167 00ae 002B     		cmp	r3, #0
 2168 00b0 01D0     		beq	.L145
 948:Drivers/BSP/B-L475E-IOT01/stm32l475e_iot01_qspi.c ****   {
 949:Drivers/BSP/B-L475E-IOT01/stm32l475e_iot01_qspi.c ****     return QSPI_ERROR;
 2169              		.loc 1 949 12
 2170 00b2 0123     		movs	r3, #1
 2171 00b4 45E0     		b	.L153
 2172              	.L145:
 950:Drivers/BSP/B-L475E-IOT01/stm32l475e_iot01_qspi.c ****   }
 951:Drivers/BSP/B-L475E-IOT01/stm32l475e_iot01_qspi.c **** 
 952:Drivers/BSP/B-L475E-IOT01/stm32l475e_iot01_qspi.c ****   if (HAL_QSPI_Transmit(&QSPIHandle, &reg, HAL_QPSI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
 2173              		.loc 1 952 7
 2174 00b6 07F10F03 		add	r3, r7, #15
 2175 00ba 41F28832 		movw	r2, #5000
 2176 00be 1946     		mov	r1, r3
 2177 00c0 2248     		ldr	r0, .L154
 2178 00c2 FFF7FEFF 		bl	HAL_QSPI_Transmit
 2179 00c6 0346     		mov	r3, r0
 2180              		.loc 1 952 6 discriminator 1
 2181 00c8 002B     		cmp	r3, #0
 2182 00ca 01D0     		beq	.L146
 953:Drivers/BSP/B-L475E-IOT01/stm32l475e_iot01_qspi.c ****   {
 954:Drivers/BSP/B-L475E-IOT01/stm32l475e_iot01_qspi.c ****     return QSPI_ERROR;
 2183              		.loc 1 954 12
 2184 00cc 0123     		movs	r3, #1
 2185 00ce 38E0     		b	.L153
 2186              	.L146:
 955:Drivers/BSP/B-L475E-IOT01/stm32l475e_iot01_qspi.c ****   }
 956:Drivers/BSP/B-L475E-IOT01/stm32l475e_iot01_qspi.c **** 
 957:Drivers/BSP/B-L475E-IOT01/stm32l475e_iot01_qspi.c ****   /* Wait that memory is ready */  
 958:Drivers/BSP/B-L475E-IOT01/stm32l475e_iot01_qspi.c ****   if (QSPI_AutoPollingMemReady(&QSPIHandle, HAL_QPSI_TIMEOUT_DEFAULT_VALUE) != QSPI_OK)
 2187              		.loc 1 958 7
 2188 00d0 41F28831 		movw	r1, #5000
 2189 00d4 1D48     		ldr	r0, .L154
 2190 00d6 FFF7FEFF 		bl	QSPI_AutoPollingMemReady
 2191 00da 0346     		mov	r3, r0
 2192              		.loc 1 958 6 discriminator 1
 2193 00dc 002B     		cmp	r3, #0
 2194 00de 01D0     		beq	.L147
 959:Drivers/BSP/B-L475E-IOT01/stm32l475e_iot01_qspi.c ****   {
 960:Drivers/BSP/B-L475E-IOT01/stm32l475e_iot01_qspi.c ****     return QSPI_ERROR;
 2195              		.loc 1 960 12
 2196 00e0 0123     		movs	r3, #1
 2197 00e2 2EE0     		b	.L153
 2198              	.L147:
 961:Drivers/BSP/B-L475E-IOT01/stm32l475e_iot01_qspi.c ****   }
 962:Drivers/BSP/B-L475E-IOT01/stm32l475e_iot01_qspi.c ****   
 963:Drivers/BSP/B-L475E-IOT01/stm32l475e_iot01_qspi.c ****   /* Check the configuration has been correctly done */
 964:Drivers/BSP/B-L475E-IOT01/stm32l475e_iot01_qspi.c ****   sCommand.Instruction = READ_STATUS_REG_CMD;
 2199              		.loc 1 964 24
ARM GAS  /tmp/ccFIVAwK.s 			page 75


 2200 00e4 0523     		movs	r3, #5
 2201 00e6 3B61     		str	r3, [r7, #16]
 965:Drivers/BSP/B-L475E-IOT01/stm32l475e_iot01_qspi.c **** 
 966:Drivers/BSP/B-L475E-IOT01/stm32l475e_iot01_qspi.c ****   if (HAL_QSPI_Command(&QSPIHandle, &sCommand, HAL_QPSI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
 2202              		.loc 1 966 7
 2203 00e8 07F11003 		add	r3, r7, #16
 2204 00ec 41F28832 		movw	r2, #5000
 2205 00f0 1946     		mov	r1, r3
 2206 00f2 1648     		ldr	r0, .L154
 2207 00f4 FFF7FEFF 		bl	HAL_QSPI_Command
 2208 00f8 0346     		mov	r3, r0
 2209              		.loc 1 966 6 discriminator 1
 2210 00fa 002B     		cmp	r3, #0
 2211 00fc 01D0     		beq	.L148
 967:Drivers/BSP/B-L475E-IOT01/stm32l475e_iot01_qspi.c ****   {
 968:Drivers/BSP/B-L475E-IOT01/stm32l475e_iot01_qspi.c ****     return QSPI_ERROR;
 2212              		.loc 1 968 12
 2213 00fe 0123     		movs	r3, #1
 2214 0100 1FE0     		b	.L153
 2215              	.L148:
 969:Drivers/BSP/B-L475E-IOT01/stm32l475e_iot01_qspi.c ****   }
 970:Drivers/BSP/B-L475E-IOT01/stm32l475e_iot01_qspi.c **** 
 971:Drivers/BSP/B-L475E-IOT01/stm32l475e_iot01_qspi.c ****   if (HAL_QSPI_Receive(&QSPIHandle, &reg, HAL_QPSI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
 2216              		.loc 1 971 7
 2217 0102 07F10F03 		add	r3, r7, #15
 2218 0106 41F28832 		movw	r2, #5000
 2219 010a 1946     		mov	r1, r3
 2220 010c 0F48     		ldr	r0, .L154
 2221 010e FFF7FEFF 		bl	HAL_QSPI_Receive
 2222 0112 0346     		mov	r3, r0
 2223              		.loc 1 971 6 discriminator 1
 2224 0114 002B     		cmp	r3, #0
 2225 0116 01D0     		beq	.L149
 972:Drivers/BSP/B-L475E-IOT01/stm32l475e_iot01_qspi.c ****   {
 973:Drivers/BSP/B-L475E-IOT01/stm32l475e_iot01_qspi.c ****     return QSPI_ERROR;
 2226              		.loc 1 973 12
 2227 0118 0123     		movs	r3, #1
 2228 011a 12E0     		b	.L153
 2229              	.L149:
 974:Drivers/BSP/B-L475E-IOT01/stm32l475e_iot01_qspi.c ****   }
 975:Drivers/BSP/B-L475E-IOT01/stm32l475e_iot01_qspi.c ****   
 976:Drivers/BSP/B-L475E-IOT01/stm32l475e_iot01_qspi.c ****   if ((((reg & MX25R6435F_SR_QE) == 0) && (Operation == QSPI_QUAD_ENABLE)) ||
 2230              		.loc 1 976 14
 2231 011c FB7B     		ldrb	r3, [r7, #15]	@ zero_extendqisi2
 2232 011e 03F04003 		and	r3, r3, #64
 2233              		.loc 1 976 6
 2234 0122 002B     		cmp	r3, #0
 2235 0124 02D1     		bne	.L150
 2236              		.loc 1 976 40 discriminator 1
 2237 0126 FB78     		ldrb	r3, [r7, #3]	@ zero_extendqisi2
 2238 0128 012B     		cmp	r3, #1
 2239 012a 07D0     		beq	.L151
 2240              	.L150:
 977:Drivers/BSP/B-L475E-IOT01/stm32l475e_iot01_qspi.c ****       (((reg & MX25R6435F_SR_QE) != 0) && (Operation == QSPI_QUAD_DISABLE)))
 2241              		.loc 1 977 14
 2242 012c FB7B     		ldrb	r3, [r7, #15]	@ zero_extendqisi2
 2243 012e 03F04003 		and	r3, r3, #64
ARM GAS  /tmp/ccFIVAwK.s 			page 76


 976:Drivers/BSP/B-L475E-IOT01/stm32l475e_iot01_qspi.c ****       (((reg & MX25R6435F_SR_QE) != 0) && (Operation == QSPI_QUAD_DISABLE)))
 2244              		.loc 1 976 76 discriminator 3
 2245 0132 002B     		cmp	r3, #0
 2246 0134 04D0     		beq	.L152
 2247              		.loc 1 977 40
 2248 0136 FB78     		ldrb	r3, [r7, #3]	@ zero_extendqisi2
 2249 0138 002B     		cmp	r3, #0
 2250 013a 01D1     		bne	.L152
 2251              	.L151:
 978:Drivers/BSP/B-L475E-IOT01/stm32l475e_iot01_qspi.c ****   {
 979:Drivers/BSP/B-L475E-IOT01/stm32l475e_iot01_qspi.c ****     return QSPI_ERROR;
 2252              		.loc 1 979 12
 2253 013c 0123     		movs	r3, #1
 2254 013e 00E0     		b	.L153
 2255              	.L152:
 980:Drivers/BSP/B-L475E-IOT01/stm32l475e_iot01_qspi.c ****   }
 981:Drivers/BSP/B-L475E-IOT01/stm32l475e_iot01_qspi.c **** 
 982:Drivers/BSP/B-L475E-IOT01/stm32l475e_iot01_qspi.c ****   return QSPI_OK;
 2256              		.loc 1 982 10
 2257 0140 0023     		movs	r3, #0
 2258              	.L153:
 983:Drivers/BSP/B-L475E-IOT01/stm32l475e_iot01_qspi.c **** }
 2259              		.loc 1 983 1
 2260 0142 1846     		mov	r0, r3
 2261 0144 4837     		adds	r7, r7, #72
 2262              		.cfi_def_cfa_offset 8
 2263 0146 BD46     		mov	sp, r7
 2264              		.cfi_def_cfa_register 13
 2265              		@ sp needed
 2266 0148 80BD     		pop	{r7, pc}
 2267              	.L155:
 2268 014a 00BF     		.align	2
 2269              	.L154:
 2270 014c 00000000 		.word	QSPIHandle
 2271              		.cfi_endproc
 2272              	.LFE464:
 2274              		.section	.text.QSPI_HighPerfMode,"ax",%progbits
 2275              		.align	1
 2276              		.syntax unified
 2277              		.thumb
 2278              		.thumb_func
 2280              	QSPI_HighPerfMode:
 2281              	.LFB465:
 984:Drivers/BSP/B-L475E-IOT01/stm32l475e_iot01_qspi.c **** 
 985:Drivers/BSP/B-L475E-IOT01/stm32l475e_iot01_qspi.c **** /**
 986:Drivers/BSP/B-L475E-IOT01/stm32l475e_iot01_qspi.c ****   * @brief  This function enables/disables the high performance mode of the memory.
 987:Drivers/BSP/B-L475E-IOT01/stm32l475e_iot01_qspi.c ****   * @param  hqspi     : QSPI handle
 988:Drivers/BSP/B-L475E-IOT01/stm32l475e_iot01_qspi.c ****   * @param  Operation : QSPI_HIGH_PERF_ENABLE or QSPI_HIGH_PERF_DISABLE high performance mode    
 989:Drivers/BSP/B-L475E-IOT01/stm32l475e_iot01_qspi.c ****   * @retval None
 990:Drivers/BSP/B-L475E-IOT01/stm32l475e_iot01_qspi.c ****   */
 991:Drivers/BSP/B-L475E-IOT01/stm32l475e_iot01_qspi.c **** static uint8_t QSPI_HighPerfMode(QSPI_HandleTypeDef *hqspi, uint8_t Operation)
 992:Drivers/BSP/B-L475E-IOT01/stm32l475e_iot01_qspi.c **** {
 2282              		.loc 1 992 1
 2283              		.cfi_startproc
 2284              		@ args = 0, pretend = 0, frame = 72
 2285              		@ frame_needed = 1, uses_anonymous_args = 0
 2286 0000 80B5     		push	{r7, lr}
ARM GAS  /tmp/ccFIVAwK.s 			page 77


 2287              		.cfi_def_cfa_offset 8
 2288              		.cfi_offset 7, -8
 2289              		.cfi_offset 14, -4
 2290 0002 92B0     		sub	sp, sp, #72
 2291              		.cfi_def_cfa_offset 80
 2292 0004 00AF     		add	r7, sp, #0
 2293              		.cfi_def_cfa_register 7
 2294 0006 7860     		str	r0, [r7, #4]
 2295 0008 0B46     		mov	r3, r1
 2296 000a FB70     		strb	r3, [r7, #3]
 993:Drivers/BSP/B-L475E-IOT01/stm32l475e_iot01_qspi.c ****   QSPI_CommandTypeDef sCommand;
 994:Drivers/BSP/B-L475E-IOT01/stm32l475e_iot01_qspi.c ****   uint8_t reg[3];
 995:Drivers/BSP/B-L475E-IOT01/stm32l475e_iot01_qspi.c **** 
 996:Drivers/BSP/B-L475E-IOT01/stm32l475e_iot01_qspi.c ****   /* Read status register */
 997:Drivers/BSP/B-L475E-IOT01/stm32l475e_iot01_qspi.c ****   sCommand.InstructionMode   = QSPI_INSTRUCTION_1_LINE;
 2297              		.loc 1 997 30
 2298 000c 4FF48073 		mov	r3, #256
 2299 0010 BB62     		str	r3, [r7, #40]
 998:Drivers/BSP/B-L475E-IOT01/stm32l475e_iot01_qspi.c ****   sCommand.Instruction       = READ_STATUS_REG_CMD;
 2300              		.loc 1 998 30
 2301 0012 0523     		movs	r3, #5
 2302 0014 3B61     		str	r3, [r7, #16]
 999:Drivers/BSP/B-L475E-IOT01/stm32l475e_iot01_qspi.c ****   sCommand.AddressMode       = QSPI_ADDRESS_NONE;
 2303              		.loc 1 999 30
 2304 0016 0023     		movs	r3, #0
 2305 0018 FB62     		str	r3, [r7, #44]
1000:Drivers/BSP/B-L475E-IOT01/stm32l475e_iot01_qspi.c ****   sCommand.AlternateByteMode = QSPI_ALTERNATE_BYTES_NONE;
 2306              		.loc 1 1000 30
 2307 001a 0023     		movs	r3, #0
 2308 001c 3B63     		str	r3, [r7, #48]
1001:Drivers/BSP/B-L475E-IOT01/stm32l475e_iot01_qspi.c ****   sCommand.DataMode          = QSPI_DATA_1_LINE;
 2309              		.loc 1 1001 30
 2310 001e 4FF08073 		mov	r3, #16777216
 2311 0022 7B63     		str	r3, [r7, #52]
1002:Drivers/BSP/B-L475E-IOT01/stm32l475e_iot01_qspi.c ****   sCommand.DummyCycles       = 0;
 2312              		.loc 1 1002 30
 2313 0024 0023     		movs	r3, #0
 2314 0026 7B62     		str	r3, [r7, #36]
1003:Drivers/BSP/B-L475E-IOT01/stm32l475e_iot01_qspi.c ****   sCommand.NbData            = 1;
 2315              		.loc 1 1003 30
 2316 0028 0123     		movs	r3, #1
 2317 002a BB63     		str	r3, [r7, #56]
1004:Drivers/BSP/B-L475E-IOT01/stm32l475e_iot01_qspi.c ****   sCommand.DdrMode           = QSPI_DDR_MODE_DISABLE;
 2318              		.loc 1 1004 30
 2319 002c 0023     		movs	r3, #0
 2320 002e FB63     		str	r3, [r7, #60]
1005:Drivers/BSP/B-L475E-IOT01/stm32l475e_iot01_qspi.c ****   sCommand.DdrHoldHalfCycle  = QSPI_DDR_HHC_ANALOG_DELAY;
 2321              		.loc 1 1005 30
 2322 0030 0023     		movs	r3, #0
 2323 0032 3B64     		str	r3, [r7, #64]
1006:Drivers/BSP/B-L475E-IOT01/stm32l475e_iot01_qspi.c ****   sCommand.SIOOMode          = QSPI_SIOO_INST_EVERY_CMD;
 2324              		.loc 1 1006 30
 2325 0034 0023     		movs	r3, #0
 2326 0036 7B64     		str	r3, [r7, #68]
1007:Drivers/BSP/B-L475E-IOT01/stm32l475e_iot01_qspi.c **** 
1008:Drivers/BSP/B-L475E-IOT01/stm32l475e_iot01_qspi.c ****   if (HAL_QSPI_Command(&QSPIHandle, &sCommand, HAL_QPSI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
 2327              		.loc 1 1008 7
ARM GAS  /tmp/ccFIVAwK.s 			page 78


 2328 0038 07F11003 		add	r3, r7, #16
 2329 003c 41F28832 		movw	r2, #5000
 2330 0040 1946     		mov	r1, r3
 2331 0042 5348     		ldr	r0, .L174
 2332 0044 FFF7FEFF 		bl	HAL_QSPI_Command
 2333 0048 0346     		mov	r3, r0
 2334              		.loc 1 1008 6 discriminator 1
 2335 004a 002B     		cmp	r3, #0
 2336 004c 01D0     		beq	.L157
1009:Drivers/BSP/B-L475E-IOT01/stm32l475e_iot01_qspi.c ****   {
1010:Drivers/BSP/B-L475E-IOT01/stm32l475e_iot01_qspi.c ****     return QSPI_ERROR;
 2337              		.loc 1 1010 12
 2338 004e 0123     		movs	r3, #1
 2339 0050 9AE0     		b	.L173
 2340              	.L157:
1011:Drivers/BSP/B-L475E-IOT01/stm32l475e_iot01_qspi.c ****   }
1012:Drivers/BSP/B-L475E-IOT01/stm32l475e_iot01_qspi.c **** 
1013:Drivers/BSP/B-L475E-IOT01/stm32l475e_iot01_qspi.c ****   if (HAL_QSPI_Receive(&QSPIHandle, &(reg[0]), HAL_QPSI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
 2341              		.loc 1 1013 7
 2342 0052 07F10C03 		add	r3, r7, #12
 2343 0056 41F28832 		movw	r2, #5000
 2344 005a 1946     		mov	r1, r3
 2345 005c 4C48     		ldr	r0, .L174
 2346 005e FFF7FEFF 		bl	HAL_QSPI_Receive
 2347 0062 0346     		mov	r3, r0
 2348              		.loc 1 1013 6 discriminator 1
 2349 0064 002B     		cmp	r3, #0
 2350 0066 01D0     		beq	.L159
1014:Drivers/BSP/B-L475E-IOT01/stm32l475e_iot01_qspi.c ****   {
1015:Drivers/BSP/B-L475E-IOT01/stm32l475e_iot01_qspi.c ****     return QSPI_ERROR;
 2351              		.loc 1 1015 12
 2352 0068 0123     		movs	r3, #1
 2353 006a 8DE0     		b	.L173
 2354              	.L159:
1016:Drivers/BSP/B-L475E-IOT01/stm32l475e_iot01_qspi.c ****   }
1017:Drivers/BSP/B-L475E-IOT01/stm32l475e_iot01_qspi.c **** 
1018:Drivers/BSP/B-L475E-IOT01/stm32l475e_iot01_qspi.c ****   /* Read configuration registers */
1019:Drivers/BSP/B-L475E-IOT01/stm32l475e_iot01_qspi.c ****   sCommand.Instruction = READ_CFG_REG_CMD;
 2355              		.loc 1 1019 24
 2356 006c 1523     		movs	r3, #21
 2357 006e 3B61     		str	r3, [r7, #16]
1020:Drivers/BSP/B-L475E-IOT01/stm32l475e_iot01_qspi.c ****   sCommand.NbData      = 2;
 2358              		.loc 1 1020 24
 2359 0070 0223     		movs	r3, #2
 2360 0072 BB63     		str	r3, [r7, #56]
1021:Drivers/BSP/B-L475E-IOT01/stm32l475e_iot01_qspi.c **** 
1022:Drivers/BSP/B-L475E-IOT01/stm32l475e_iot01_qspi.c ****   if (HAL_QSPI_Command(&QSPIHandle, &sCommand, HAL_QPSI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
 2361              		.loc 1 1022 7
 2362 0074 07F11003 		add	r3, r7, #16
 2363 0078 41F28832 		movw	r2, #5000
 2364 007c 1946     		mov	r1, r3
 2365 007e 4448     		ldr	r0, .L174
 2366 0080 FFF7FEFF 		bl	HAL_QSPI_Command
 2367 0084 0346     		mov	r3, r0
 2368              		.loc 1 1022 6 discriminator 1
 2369 0086 002B     		cmp	r3, #0
 2370 0088 01D0     		beq	.L160
ARM GAS  /tmp/ccFIVAwK.s 			page 79


1023:Drivers/BSP/B-L475E-IOT01/stm32l475e_iot01_qspi.c ****   {
1024:Drivers/BSP/B-L475E-IOT01/stm32l475e_iot01_qspi.c ****     return QSPI_ERROR;
 2371              		.loc 1 1024 12
 2372 008a 0123     		movs	r3, #1
 2373 008c 7CE0     		b	.L173
 2374              	.L160:
1025:Drivers/BSP/B-L475E-IOT01/stm32l475e_iot01_qspi.c ****   }
1026:Drivers/BSP/B-L475E-IOT01/stm32l475e_iot01_qspi.c **** 
1027:Drivers/BSP/B-L475E-IOT01/stm32l475e_iot01_qspi.c ****   if (HAL_QSPI_Receive(&QSPIHandle, &(reg[1]), HAL_QPSI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
 2375              		.loc 1 1027 7
 2376 008e 07F10C03 		add	r3, r7, #12
 2377 0092 0133     		adds	r3, r3, #1
 2378 0094 41F28832 		movw	r2, #5000
 2379 0098 1946     		mov	r1, r3
 2380 009a 3D48     		ldr	r0, .L174
 2381 009c FFF7FEFF 		bl	HAL_QSPI_Receive
 2382 00a0 0346     		mov	r3, r0
 2383              		.loc 1 1027 6 discriminator 1
 2384 00a2 002B     		cmp	r3, #0
 2385 00a4 01D0     		beq	.L161
1028:Drivers/BSP/B-L475E-IOT01/stm32l475e_iot01_qspi.c ****   {
1029:Drivers/BSP/B-L475E-IOT01/stm32l475e_iot01_qspi.c ****     return QSPI_ERROR;
 2386              		.loc 1 1029 12
 2387 00a6 0123     		movs	r3, #1
 2388 00a8 6EE0     		b	.L173
 2389              	.L161:
1030:Drivers/BSP/B-L475E-IOT01/stm32l475e_iot01_qspi.c ****   }
1031:Drivers/BSP/B-L475E-IOT01/stm32l475e_iot01_qspi.c **** 
1032:Drivers/BSP/B-L475E-IOT01/stm32l475e_iot01_qspi.c ****   /* Enable write operations */
1033:Drivers/BSP/B-L475E-IOT01/stm32l475e_iot01_qspi.c ****   if (QSPI_WriteEnable(&QSPIHandle) != QSPI_OK)
 2390              		.loc 1 1033 7
 2391 00aa 3948     		ldr	r0, .L174
 2392 00ac FFF7FEFF 		bl	QSPI_WriteEnable
 2393 00b0 0346     		mov	r3, r0
 2394              		.loc 1 1033 6 discriminator 1
 2395 00b2 002B     		cmp	r3, #0
 2396 00b4 01D0     		beq	.L162
1034:Drivers/BSP/B-L475E-IOT01/stm32l475e_iot01_qspi.c ****   {
1035:Drivers/BSP/B-L475E-IOT01/stm32l475e_iot01_qspi.c ****     return QSPI_ERROR;
 2397              		.loc 1 1035 12
 2398 00b6 0123     		movs	r3, #1
 2399 00b8 66E0     		b	.L173
 2400              	.L162:
1036:Drivers/BSP/B-L475E-IOT01/stm32l475e_iot01_qspi.c ****   }
1037:Drivers/BSP/B-L475E-IOT01/stm32l475e_iot01_qspi.c ****   
1038:Drivers/BSP/B-L475E-IOT01/stm32l475e_iot01_qspi.c ****   /* Activate/deactivate the Quad mode */
1039:Drivers/BSP/B-L475E-IOT01/stm32l475e_iot01_qspi.c ****   if (Operation == QSPI_HIGH_PERF_ENABLE)
 2401              		.loc 1 1039 6
 2402 00ba FB78     		ldrb	r3, [r7, #3]	@ zero_extendqisi2
 2403 00bc 012B     		cmp	r3, #1
 2404 00be 05D1     		bne	.L163
1040:Drivers/BSP/B-L475E-IOT01/stm32l475e_iot01_qspi.c ****   {
1041:Drivers/BSP/B-L475E-IOT01/stm32l475e_iot01_qspi.c ****     SET_BIT(reg[2], MX25R6435F_CR2_LH_SWITCH);
 2405              		.loc 1 1041 5
 2406 00c0 BB7B     		ldrb	r3, [r7, #14]	@ zero_extendqisi2
 2407 00c2 43F00203 		orr	r3, r3, #2
 2408 00c6 DBB2     		uxtb	r3, r3
ARM GAS  /tmp/ccFIVAwK.s 			page 80


 2409 00c8 BB73     		strb	r3, [r7, #14]
 2410 00ca 04E0     		b	.L164
 2411              	.L163:
1042:Drivers/BSP/B-L475E-IOT01/stm32l475e_iot01_qspi.c ****   }
1043:Drivers/BSP/B-L475E-IOT01/stm32l475e_iot01_qspi.c ****   else
1044:Drivers/BSP/B-L475E-IOT01/stm32l475e_iot01_qspi.c ****   {
1045:Drivers/BSP/B-L475E-IOT01/stm32l475e_iot01_qspi.c ****     CLEAR_BIT(reg[2], MX25R6435F_CR2_LH_SWITCH);
 2412              		.loc 1 1045 5
 2413 00cc BB7B     		ldrb	r3, [r7, #14]	@ zero_extendqisi2
 2414 00ce 23F00203 		bic	r3, r3, #2
 2415 00d2 DBB2     		uxtb	r3, r3
 2416 00d4 BB73     		strb	r3, [r7, #14]
 2417              	.L164:
1046:Drivers/BSP/B-L475E-IOT01/stm32l475e_iot01_qspi.c ****   }
1047:Drivers/BSP/B-L475E-IOT01/stm32l475e_iot01_qspi.c **** 
1048:Drivers/BSP/B-L475E-IOT01/stm32l475e_iot01_qspi.c ****   sCommand.Instruction = WRITE_STATUS_CFG_REG_CMD;
 2418              		.loc 1 1048 24
 2419 00d6 0123     		movs	r3, #1
 2420 00d8 3B61     		str	r3, [r7, #16]
1049:Drivers/BSP/B-L475E-IOT01/stm32l475e_iot01_qspi.c ****   sCommand.NbData      = 3;
 2421              		.loc 1 1049 24
 2422 00da 0323     		movs	r3, #3
 2423 00dc BB63     		str	r3, [r7, #56]
1050:Drivers/BSP/B-L475E-IOT01/stm32l475e_iot01_qspi.c **** 
1051:Drivers/BSP/B-L475E-IOT01/stm32l475e_iot01_qspi.c ****   if (HAL_QSPI_Command(&QSPIHandle, &sCommand, HAL_QPSI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
 2424              		.loc 1 1051 7
 2425 00de 07F11003 		add	r3, r7, #16
 2426 00e2 41F28832 		movw	r2, #5000
 2427 00e6 1946     		mov	r1, r3
 2428 00e8 2948     		ldr	r0, .L174
 2429 00ea FFF7FEFF 		bl	HAL_QSPI_Command
 2430 00ee 0346     		mov	r3, r0
 2431              		.loc 1 1051 6 discriminator 1
 2432 00f0 002B     		cmp	r3, #0
 2433 00f2 01D0     		beq	.L165
1052:Drivers/BSP/B-L475E-IOT01/stm32l475e_iot01_qspi.c ****   {
1053:Drivers/BSP/B-L475E-IOT01/stm32l475e_iot01_qspi.c ****     return QSPI_ERROR;
 2434              		.loc 1 1053 12
 2435 00f4 0123     		movs	r3, #1
 2436 00f6 47E0     		b	.L173
 2437              	.L165:
1054:Drivers/BSP/B-L475E-IOT01/stm32l475e_iot01_qspi.c ****   }
1055:Drivers/BSP/B-L475E-IOT01/stm32l475e_iot01_qspi.c **** 
1056:Drivers/BSP/B-L475E-IOT01/stm32l475e_iot01_qspi.c ****   if (HAL_QSPI_Transmit(&QSPIHandle, &(reg[0]), HAL_QPSI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
 2438              		.loc 1 1056 7
 2439 00f8 07F10C03 		add	r3, r7, #12
 2440 00fc 41F28832 		movw	r2, #5000
 2441 0100 1946     		mov	r1, r3
 2442 0102 2348     		ldr	r0, .L174
 2443 0104 FFF7FEFF 		bl	HAL_QSPI_Transmit
 2444 0108 0346     		mov	r3, r0
 2445              		.loc 1 1056 6 discriminator 1
 2446 010a 002B     		cmp	r3, #0
 2447 010c 01D0     		beq	.L166
1057:Drivers/BSP/B-L475E-IOT01/stm32l475e_iot01_qspi.c ****   {
1058:Drivers/BSP/B-L475E-IOT01/stm32l475e_iot01_qspi.c ****     return QSPI_ERROR;
 2448              		.loc 1 1058 12
ARM GAS  /tmp/ccFIVAwK.s 			page 81


 2449 010e 0123     		movs	r3, #1
 2450 0110 3AE0     		b	.L173
 2451              	.L166:
1059:Drivers/BSP/B-L475E-IOT01/stm32l475e_iot01_qspi.c ****   }
1060:Drivers/BSP/B-L475E-IOT01/stm32l475e_iot01_qspi.c **** 
1061:Drivers/BSP/B-L475E-IOT01/stm32l475e_iot01_qspi.c ****   /* Wait that memory is ready */  
1062:Drivers/BSP/B-L475E-IOT01/stm32l475e_iot01_qspi.c ****   if (QSPI_AutoPollingMemReady(&QSPIHandle, HAL_QPSI_TIMEOUT_DEFAULT_VALUE) != QSPI_OK)
 2452              		.loc 1 1062 7
 2453 0112 41F28831 		movw	r1, #5000
 2454 0116 1E48     		ldr	r0, .L174
 2455 0118 FFF7FEFF 		bl	QSPI_AutoPollingMemReady
 2456 011c 0346     		mov	r3, r0
 2457              		.loc 1 1062 6 discriminator 1
 2458 011e 002B     		cmp	r3, #0
 2459 0120 01D0     		beq	.L167
1063:Drivers/BSP/B-L475E-IOT01/stm32l475e_iot01_qspi.c ****   {
1064:Drivers/BSP/B-L475E-IOT01/stm32l475e_iot01_qspi.c ****     return QSPI_ERROR;
 2460              		.loc 1 1064 12
 2461 0122 0123     		movs	r3, #1
 2462 0124 30E0     		b	.L173
 2463              	.L167:
1065:Drivers/BSP/B-L475E-IOT01/stm32l475e_iot01_qspi.c ****   }
1066:Drivers/BSP/B-L475E-IOT01/stm32l475e_iot01_qspi.c ****   
1067:Drivers/BSP/B-L475E-IOT01/stm32l475e_iot01_qspi.c ****   /* Check the configuration has been correctly done */
1068:Drivers/BSP/B-L475E-IOT01/stm32l475e_iot01_qspi.c ****   sCommand.Instruction = READ_CFG_REG_CMD;
 2464              		.loc 1 1068 24
 2465 0126 1523     		movs	r3, #21
 2466 0128 3B61     		str	r3, [r7, #16]
1069:Drivers/BSP/B-L475E-IOT01/stm32l475e_iot01_qspi.c ****   sCommand.NbData      = 2;
 2467              		.loc 1 1069 24
 2468 012a 0223     		movs	r3, #2
 2469 012c BB63     		str	r3, [r7, #56]
1070:Drivers/BSP/B-L475E-IOT01/stm32l475e_iot01_qspi.c **** 
1071:Drivers/BSP/B-L475E-IOT01/stm32l475e_iot01_qspi.c ****   if (HAL_QSPI_Command(&QSPIHandle, &sCommand, HAL_QPSI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
 2470              		.loc 1 1071 7
 2471 012e 07F11003 		add	r3, r7, #16
 2472 0132 41F28832 		movw	r2, #5000
 2473 0136 1946     		mov	r1, r3
 2474 0138 1548     		ldr	r0, .L174
 2475 013a FFF7FEFF 		bl	HAL_QSPI_Command
 2476 013e 0346     		mov	r3, r0
 2477              		.loc 1 1071 6 discriminator 1
 2478 0140 002B     		cmp	r3, #0
 2479 0142 01D0     		beq	.L168
1072:Drivers/BSP/B-L475E-IOT01/stm32l475e_iot01_qspi.c ****   {
1073:Drivers/BSP/B-L475E-IOT01/stm32l475e_iot01_qspi.c ****     return QSPI_ERROR;
 2480              		.loc 1 1073 12
 2481 0144 0123     		movs	r3, #1
 2482 0146 1FE0     		b	.L173
 2483              	.L168:
1074:Drivers/BSP/B-L475E-IOT01/stm32l475e_iot01_qspi.c ****   }
1075:Drivers/BSP/B-L475E-IOT01/stm32l475e_iot01_qspi.c **** 
1076:Drivers/BSP/B-L475E-IOT01/stm32l475e_iot01_qspi.c ****   if (HAL_QSPI_Receive(&QSPIHandle, &(reg[0]), HAL_QPSI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
 2484              		.loc 1 1076 7
 2485 0148 07F10C03 		add	r3, r7, #12
 2486 014c 41F28832 		movw	r2, #5000
 2487 0150 1946     		mov	r1, r3
ARM GAS  /tmp/ccFIVAwK.s 			page 82


 2488 0152 0F48     		ldr	r0, .L174
 2489 0154 FFF7FEFF 		bl	HAL_QSPI_Receive
 2490 0158 0346     		mov	r3, r0
 2491              		.loc 1 1076 6 discriminator 1
 2492 015a 002B     		cmp	r3, #0
 2493 015c 01D0     		beq	.L169
1077:Drivers/BSP/B-L475E-IOT01/stm32l475e_iot01_qspi.c ****   {
1078:Drivers/BSP/B-L475E-IOT01/stm32l475e_iot01_qspi.c ****     return QSPI_ERROR;
 2494              		.loc 1 1078 12
 2495 015e 0123     		movs	r3, #1
 2496 0160 12E0     		b	.L173
 2497              	.L169:
1079:Drivers/BSP/B-L475E-IOT01/stm32l475e_iot01_qspi.c ****   }
1080:Drivers/BSP/B-L475E-IOT01/stm32l475e_iot01_qspi.c ****   
1081:Drivers/BSP/B-L475E-IOT01/stm32l475e_iot01_qspi.c ****   if ((((reg[1] & MX25R6435F_CR2_LH_SWITCH) == 0) && (Operation == QSPI_HIGH_PERF_ENABLE)) ||
 2498              		.loc 1 1081 13
 2499 0162 7B7B     		ldrb	r3, [r7, #13]	@ zero_extendqisi2
 2500              		.loc 1 1081 17
 2501 0164 03F00203 		and	r3, r3, #2
 2502              		.loc 1 1081 6
 2503 0168 002B     		cmp	r3, #0
 2504 016a 02D1     		bne	.L170
 2505              		.loc 1 1081 51 discriminator 1
 2506 016c FB78     		ldrb	r3, [r7, #3]	@ zero_extendqisi2
 2507 016e 012B     		cmp	r3, #1
 2508 0170 07D0     		beq	.L171
 2509              	.L170:
1082:Drivers/BSP/B-L475E-IOT01/stm32l475e_iot01_qspi.c ****       (((reg[1] & MX25R6435F_CR2_LH_SWITCH) != 0) && (Operation == QSPI_HIGH_PERF_DISABLE)))
 2510              		.loc 1 1082 13
 2511 0172 7B7B     		ldrb	r3, [r7, #13]	@ zero_extendqisi2
 2512              		.loc 1 1082 17
 2513 0174 03F00203 		and	r3, r3, #2
1081:Drivers/BSP/B-L475E-IOT01/stm32l475e_iot01_qspi.c ****       (((reg[1] & MX25R6435F_CR2_LH_SWITCH) != 0) && (Operation == QSPI_HIGH_PERF_DISABLE)))
 2514              		.loc 1 1081 92 discriminator 3
 2515 0178 002B     		cmp	r3, #0
 2516 017a 04D0     		beq	.L172
 2517              		.loc 1 1082 51
 2518 017c FB78     		ldrb	r3, [r7, #3]	@ zero_extendqisi2
 2519 017e 002B     		cmp	r3, #0
 2520 0180 01D1     		bne	.L172
 2521              	.L171:
1083:Drivers/BSP/B-L475E-IOT01/stm32l475e_iot01_qspi.c ****   {
1084:Drivers/BSP/B-L475E-IOT01/stm32l475e_iot01_qspi.c ****     return QSPI_ERROR;
 2522              		.loc 1 1084 12
 2523 0182 0123     		movs	r3, #1
 2524 0184 00E0     		b	.L173
 2525              	.L172:
1085:Drivers/BSP/B-L475E-IOT01/stm32l475e_iot01_qspi.c ****   }
1086:Drivers/BSP/B-L475E-IOT01/stm32l475e_iot01_qspi.c **** 
1087:Drivers/BSP/B-L475E-IOT01/stm32l475e_iot01_qspi.c ****   return QSPI_OK;
 2526              		.loc 1 1087 10
 2527 0186 0023     		movs	r3, #0
 2528              	.L173:
1088:Drivers/BSP/B-L475E-IOT01/stm32l475e_iot01_qspi.c **** }
 2529              		.loc 1 1088 1
 2530 0188 1846     		mov	r0, r3
 2531 018a 4837     		adds	r7, r7, #72
ARM GAS  /tmp/ccFIVAwK.s 			page 83


 2532              		.cfi_def_cfa_offset 8
 2533 018c BD46     		mov	sp, r7
 2534              		.cfi_def_cfa_register 13
 2535              		@ sp needed
 2536 018e 80BD     		pop	{r7, pc}
 2537              	.L175:
 2538              		.align	2
 2539              	.L174:
 2540 0190 00000000 		.word	QSPIHandle
 2541              		.cfi_endproc
 2542              	.LFE465:
 2544              		.text
 2545              	.Letext0:
 2546              		.file 3 "/usr/lib/gcc/arm-none-eabi/13.2.1/include/stdint.h"
 2547              		.file 4 "Drivers/CMSIS/Device/ST/STM32L4xx/Include/stm32l475xx.h"
 2548              		.file 5 "Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_def.h"
 2549              		.file 6 "Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_gpio.h"
 2550              		.file 7 "Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_dma.h"
 2551              		.file 8 "Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_qspi.h"
 2552              		.file 9 "Drivers/BSP/B-L475E-IOT01/stm32l475e_iot01_qspi.h"
 2553              		.file 10 "Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h"
ARM GAS  /tmp/ccFIVAwK.s 			page 84


DEFINED SYMBOLS
                            *ABS*:00000000 stm32l475e_iot01_qspi.c
     /tmp/ccFIVAwK.s:21     .rodata.CHANNEL_OFFSET_TAB:00000000 $d
     /tmp/ccFIVAwK.s:24     .rodata.CHANNEL_OFFSET_TAB:00000000 CHANNEL_OFFSET_TAB
     /tmp/ccFIVAwK.s:31     .bss.QSPIHandle:00000000 QSPIHandle
     /tmp/ccFIVAwK.s:28     .bss.QSPIHandle:00000000 $d
     /tmp/ccFIVAwK.s:34     .text.BSP_QSPI_Init:00000000 $t
     /tmp/ccFIVAwK.s:40     .text.BSP_QSPI_Init:00000000 BSP_QSPI_Init
     /tmp/ccFIVAwK.s:1557   .text.BSP_QSPI_MspInit:00000000 BSP_QSPI_MspInit
     /tmp/ccFIVAwK.s:1727   .text.QSPI_ResetMemory:00000000 QSPI_ResetMemory
     /tmp/ccFIVAwK.s:2053   .text.QSPI_QuadMode:00000000 QSPI_QuadMode
     /tmp/ccFIVAwK.s:2280   .text.QSPI_HighPerfMode:00000000 QSPI_HighPerfMode
     /tmp/ccFIVAwK.s:209    .text.BSP_QSPI_Init:000000d0 $d
     /tmp/ccFIVAwK.s:215    .text.BSP_QSPI_DeInit:00000000 $t
     /tmp/ccFIVAwK.s:221    .text.BSP_QSPI_DeInit:00000000 BSP_QSPI_DeInit
     /tmp/ccFIVAwK.s:1652   .text.BSP_QSPI_MspDeInit:00000000 BSP_QSPI_MspDeInit
     /tmp/ccFIVAwK.s:259    .text.BSP_QSPI_DeInit:00000024 $d
     /tmp/ccFIVAwK.s:265    .text.BSP_QSPI_Read:00000000 $t
     /tmp/ccFIVAwK.s:271    .text.BSP_QSPI_Read:00000000 BSP_QSPI_Read
     /tmp/ccFIVAwK.s:371    .text.BSP_QSPI_Read:00000088 $d
     /tmp/ccFIVAwK.s:376    .text.BSP_QSPI_Write:00000000 $t
     /tmp/ccFIVAwK.s:382    .text.BSP_QSPI_Write:00000000 BSP_QSPI_Write
     /tmp/ccFIVAwK.s:1836   .text.QSPI_WriteEnable:00000000 QSPI_WriteEnable
     /tmp/ccFIVAwK.s:1954   .text.QSPI_AutoPollingMemReady:00000000 QSPI_AutoPollingMemReady
     /tmp/ccFIVAwK.s:556    .text.BSP_QSPI_Write:000000f8 $d
     /tmp/ccFIVAwK.s:561    .text.BSP_QSPI_Erase_Block:00000000 $t
     /tmp/ccFIVAwK.s:567    .text.BSP_QSPI_Erase_Block:00000000 BSP_QSPI_Erase_Block
     /tmp/ccFIVAwK.s:666    .text.BSP_QSPI_Erase_Block:00000084 $d
     /tmp/ccFIVAwK.s:671    .text.BSP_QSPI_Erase_Sector:00000000 $t
     /tmp/ccFIVAwK.s:677    .text.BSP_QSPI_Erase_Sector:00000000 BSP_QSPI_Erase_Sector
     /tmp/ccFIVAwK.s:774    .text.BSP_QSPI_Erase_Sector:0000007c $d
     /tmp/ccFIVAwK.s:779    .text.BSP_QSPI_Erase_Chip:00000000 $t
     /tmp/ccFIVAwK.s:785    .text.BSP_QSPI_Erase_Chip:00000000 BSP_QSPI_Erase_Chip
     /tmp/ccFIVAwK.s:877    .text.BSP_QSPI_Erase_Chip:00000070 $d
     /tmp/ccFIVAwK.s:883    .text.BSP_QSPI_GetStatus:00000000 $t
     /tmp/ccFIVAwK.s:889    .text.BSP_QSPI_GetStatus:00000000 BSP_QSPI_GetStatus
     /tmp/ccFIVAwK.s:1036   .text.BSP_QSPI_GetStatus:000000d0 $d
     /tmp/ccFIVAwK.s:1041   .text.BSP_QSPI_GetInfo:00000000 $t
     /tmp/ccFIVAwK.s:1047   .text.BSP_QSPI_GetInfo:00000000 BSP_QSPI_GetInfo
     /tmp/ccFIVAwK.s:1099   .text.BSP_QSPI_EnableMemoryMappedMode:00000000 $t
     /tmp/ccFIVAwK.s:1105   .text.BSP_QSPI_EnableMemoryMappedMode:00000000 BSP_QSPI_EnableMemoryMappedMode
     /tmp/ccFIVAwK.s:1186   .text.BSP_QSPI_EnableMemoryMappedMode:00000068 $d
     /tmp/ccFIVAwK.s:1191   .text.BSP_QSPI_SuspendErase:00000000 $t
     /tmp/ccFIVAwK.s:1197   .text.BSP_QSPI_SuspendErase:00000000 BSP_QSPI_SuspendErase
     /tmp/ccFIVAwK.s:1286   .text.BSP_QSPI_SuspendErase:0000006c $d
     /tmp/ccFIVAwK.s:1291   .text.BSP_QSPI_ResumeErase:00000000 $t
     /tmp/ccFIVAwK.s:1297   .text.BSP_QSPI_ResumeErase:00000000 BSP_QSPI_ResumeErase
     /tmp/ccFIVAwK.s:1386   .text.BSP_QSPI_ResumeErase:0000006c $d
     /tmp/ccFIVAwK.s:1391   .text.BSP_QSPI_EnterDeepPowerDown:00000000 $t
     /tmp/ccFIVAwK.s:1397   .text.BSP_QSPI_EnterDeepPowerDown:00000000 BSP_QSPI_EnterDeepPowerDown
     /tmp/ccFIVAwK.s:1466   .text.BSP_QSPI_EnterDeepPowerDown:00000050 $d
     /tmp/ccFIVAwK.s:1471   .text.BSP_QSPI_LeaveDeepPowerDown:00000000 $t
     /tmp/ccFIVAwK.s:1477   .text.BSP_QSPI_LeaveDeepPowerDown:00000000 BSP_QSPI_LeaveDeepPowerDown
     /tmp/ccFIVAwK.s:1546   .text.BSP_QSPI_LeaveDeepPowerDown:00000050 $d
     /tmp/ccFIVAwK.s:1551   .text.BSP_QSPI_MspInit:00000000 $t
     /tmp/ccFIVAwK.s:1640   .text.BSP_QSPI_MspInit:00000078 $d
     /tmp/ccFIVAwK.s:1646   .text.BSP_QSPI_MspDeInit:00000000 $t
ARM GAS  /tmp/ccFIVAwK.s 			page 85


     /tmp/ccFIVAwK.s:1716   .text.BSP_QSPI_MspDeInit:0000005c $d
     /tmp/ccFIVAwK.s:1722   .text.QSPI_ResetMemory:00000000 $t
     /tmp/ccFIVAwK.s:1826   .text.QSPI_ResetMemory:00000084 $d
     /tmp/ccFIVAwK.s:1831   .text.QSPI_WriteEnable:00000000 $t
     /tmp/ccFIVAwK.s:1944   .text.QSPI_WriteEnable:00000094 $d
     /tmp/ccFIVAwK.s:1949   .text.QSPI_AutoPollingMemReady:00000000 $t
     /tmp/ccFIVAwK.s:2043   .text.QSPI_AutoPollingMemReady:00000070 $d
     /tmp/ccFIVAwK.s:2048   .text.QSPI_QuadMode:00000000 $t
     /tmp/ccFIVAwK.s:2270   .text.QSPI_QuadMode:0000014c $d
     /tmp/ccFIVAwK.s:2275   .text.QSPI_HighPerfMode:00000000 $t
     /tmp/ccFIVAwK.s:2540   .text.QSPI_HighPerfMode:00000190 $d
                           .group:00000000 wm4.0.e7b64c2c371cf922f2c8028878d5c18e
                           .group:00000000 wm4.stm32l4xx_hal_conf.h.23.286c2f63aaa73ed97ffb4d26f7caa6e9
                           .group:00000000 wm4.stm32l4xx.h.38.9f5830373ca31b8a3cd182fdc6c7b69a
                           .group:00000000 wm4.stm32l475xx.h.34.2f1a75aed66751e299f09004aef64973
                           .group:00000000 wm4.stdint.h.29.6d480f4ba0f60596e88234283d42444f
                           .group:00000000 wm4.cmsis_version.h.32.46e8eccfa2cfeaae11d008bb2823a3ed
                           .group:00000000 wm4.core_cm4.h.66.e4ff136c4a17abc46741866f64f8e729
                           .group:00000000 wm4.cmsis_gcc.h.26.78077cef1206e937f7b56043ffca496a
                           .group:00000000 wm4.core_cm4.h.174.fcddd62df80231752fa39eb9b61dadfe
                           .group:00000000 wm4.mpu_armv7.h.32.4049752bb5792d4e15357775e9506cfc
                           .group:00000000 wm4.stm32l475xx.h.423.4d783859c9ac66890c9807dd7bd3a4db
                           .group:00000000 wm4.stm32l4xx.h.196.f5ae8047c57b6175c94f246ef967a286
                           .group:00000000 wm4.stm32_hal_legacy.h.22.08b8350ccf512ba8d98002fb33e7cbe5
                           .group:00000000 wm4.stddef.h.39.0dc9006b34572d4d9cae4c8b422c4971
                           .group:00000000 wm4.stm32l4xx_hal_def.h.58.1058a33f7217e935f2a6b51956d66a69
                           .group:00000000 wm4.stm32l4xx_hal_rcc.h.156.ab8eecc4e10f4827a2aa75d3549a356d
                           .group:00000000 wm4.stm32l4xx_hal_rcc_ex.h.20.4a82a27d561b6d42fa16a54f82e29067
                           .group:00000000 wm4.stm32l4xx_hal_gpio.h.21.2d2b1fd6aa6afa7b6dcc89cf752a9a25
                           .group:00000000 wm4.stm32l4xx_hal_gpio_ex.h.21.7ea705f5185dd3c6b8ea336f2858cd46
                           .group:00000000 wm4.stm32l4xx_ll_dma.h.21.b30e7f48d60d1fc53041ec1e3fd6e54a
                           .group:00000000 wm4.stm32l4xx_hal_dma.h.166.54a7f8d65cee6f051d541dc010387b5a
                           .group:00000000 wm4.stm32l4xx_hal_dfsdm.h.21.6785e38d00075079c7f2e5657def82ae
                           .group:00000000 wm4.stm32l4xx_hal_cortex.h.21.cb491126bd2d6f44e90b66f27acb8434
                           .group:00000000 wm4.stm32l4xx_ll_adc.h.21.0c578f71501c74365c67044efed214d6
                           .group:00000000 wm4.stm32l4xx_hal_adc.h.411.68f60682cdb20556089756a482f23764
                           .group:00000000 wm4.stm32l4xx_hal_adc_ex.h.21.7b82cb80166a21dfa8cb3e2fa8f8e654
                           .group:00000000 wm4.stm32l4xx_hal_can.h.21.5019586d8e7137c0cec16eb1f9d6677b
                           .group:00000000 wm4.stm32l4xx_ll_exti.h.21.d866eff070d6f999af2ce4ea60aa40ac
                           .group:00000000 wm4.stm32l4xx_hal_comp.h.87.7f14cb673a463359c83faa552328844d
                           .group:00000000 wm4.stm32l4xx_hal_crc.h.21.4c36a140cca35e6a8e478e76c6ad98e3
                           .group:00000000 wm4.stm32l4xx_hal_crc_ex.h.21.9cc3dead436542d416ee5572c231a242
                           .group:00000000 wm4.stm32l4xx_hal_dac.h.21.69feba704135531cf3d9b92de27b71d5
                           .group:00000000 wm4.stm32l4xx_hal_dac_ex.h.21.c86699169bead5415cc3e94027b67df4
                           .group:00000000 wm4.stm32l4xx_hal_exti.h.21.242e0410874d91d6d7523948fff74125
                           .group:00000000 wm4.stm32l4xx_hal_firewall.h.21.7ed44f4228fcc2ef96d2177dd8632645
                           .group:00000000 wm4.stm32l4xx_hal_flash.h.20.5e337018ccfa211b4afe888a79aae9f5
                           .group:00000000 wm4.stm32l4xx_hal_flash.h.846.0445f6ea07a3f9aac82891c8687d96fb
                           .group:00000000 wm4.stm32l4xx_ll_usb.h.21.5b5e42fb72a33dd326d7b20064953946
                           .group:00000000 wm4.stm32l4xx_hal_hcd.h.107.73f2fd24f57e8822da5cc86bd5ad3dfd
                           .group:00000000 wm4.stm32l4xx_hal_i2c.h.21.e7fc2065051c77019a818818e4a637d8
                           .group:00000000 wm4.stm32l4xx_hal_i2c_ex.h.21.ad4ad4e558d4fec06df87d163a6927d7
                           .group:00000000 wm4.stm32l4xx_hal_i2c.h.737.fa3908c81294cf0f9894ae336466002c
                           .group:00000000 wm4.stm32l4xx_hal_irda.h.21.136c042f9eef333167a549cc099df0c9
                           .group:00000000 wm4.stm32l4xx_hal_irda_ex.h.21.e0ada4e6d2b2cadfb512dd3c8ac0a637
                           .group:00000000 wm4.stm32l4xx_hal_iwdg.h.21.f94ca75f2fe1ebc7a2a8d0f5b58d8430
                           .group:00000000 wm4.stm32l4xx_hal_lptim.h.21.78222ea6639fc8c02789d293a048991e
ARM GAS  /tmp/ccFIVAwK.s 			page 86


                           .group:00000000 wm4.stm32l4xx_ll_sdmmc.h.21.65a5a8696b6ca7b87cc93d218084d702
                           .group:00000000 wm4.stm32l4xx_hal_mmc.h.69.8f4159f0a88ef1ebc33c58a8f10362b9
                           .group:00000000 wm4.stm32l4xx_ll_fmc.h.21.156a244c55010643ee92c6119049cb68
                           .group:00000000 wm4.stm32l4xx_hal_nand.h.176.9bfeac6e4e757991088bbd0df44e2be9
                           .group:00000000 wm4.stm32l4xx_hal_nor.h.21.d47e91e825f466bbac02fac0a7845a7a
                           .group:00000000 wm4.stm32l4xx_hal_opamp.h.21.9d841e1eaccee939f247b3f973f8af5f
                           .group:00000000 wm4.stm32l4xx_hal_pcd.h.169.addb1fac652268a18a0707cfcb5e2e47
                           .group:00000000 wm4.stm32l4xx_hal_pwr.h.21.7ddab2caa97243c36e496eca17b27618
                           .group:00000000 wm4.stm32l4xx_hal_pwr_ex.h.21.65ad8bbdbcb1950d945c0de10f22dc80
                           .group:00000000 wm4.stm32l4xx_hal_qspi.h.21.0291dad4eaa82101f2f77d76315c9b12
                           .group:00000000 wm4.stm32l4xx_hal_rng.h.21.96593715bdeab0c74ac9dfc538fb2feb
                           .group:00000000 wm4.stm32l4xx_hal_rtc.h.21.9da6b1aeebde99930891f803cb7f9678
                           .group:00000000 wm4.stm32l4xx_hal_rtc_ex.h.21.c692539378320719c7f2a2da1ca64502
                           .group:00000000 wm4.stm32l4xx_hal_rtc.h.999.c8bd9450c783628bd606ecb31bea5cc9
                           .group:00000000 wm4.stm32l4xx_hal_sai.h.21.c1165aaf2bbde65fae28ed4817be5cc5
                           .group:00000000 wm4.stm32l4xx_hal_sd.h.21.b395c90a87e82f7e8d77d4a518036063
                           .group:00000000 wm4.stm32l4xx_hal_smartcard.h.21.423c3ad63e0df35b864303e89e6d253c
                           .group:00000000 wm4.stm32l4xx_hal_smartcard_ex.h.21.801a2ce9252a785aec000b3fc7667a74
                           .group:00000000 wm4.stm32l4xx_hal_smbus.h.21.7480adb16468bfdce819ee591f21299e
                           .group:00000000 wm4.stm32l4xx_hal_smbus_ex.h.21.bdc715f5f6fb6612a871d3c03c3b871f
                           .group:00000000 wm4.stm32l4xx_hal_spi.h.21.3b51f9f7b241962f6b3483c47a43334f
                           .group:00000000 wm4.stm32l4xx_hal_sram.h.21.285210181e158bddc1cdde63dde572fd
                           .group:00000000 wm4.stm32l4xx_hal_swpmi.h.21.787f994f40b117a62aad9a6dd408b8fc
                           .group:00000000 wm4.stm32l4xx_hal_tim.h.21.d190832030e7505384ad081daa7ba8d6
                           .group:00000000 wm4.stm32l4xx_hal_tim_ex.h.21.1d0860218366ee9f64a97fd8af0ddee1
                           .group:00000000 wm4.stm32l4xx_hal_tsc.h.21.e9010049847ea38297d4b95a5ede0d8c
                           .group:00000000 wm4.stm32l4xx_hal_uart.h.21.480c0a64ca01596a921cda9dceb01df4
                           .group:00000000 wm4.stm32l4xx_hal_uart_ex.h.21.d793e64693c93af07c90464aef42bd83
                           .group:00000000 wm4.stm32l4xx_hal_usart.h.21.561c0058e33cb8df6671dcd29d5d25f9
                           .group:00000000 wm4.stm32l4xx_hal_usart_ex.h.21.111da650523691ebc80d64103d7b26e5
                           .group:00000000 wm4.stm32l4xx_hal_wwdg.h.21.073aa79d58120ae4fb8590c46b210051
                           .group:00000000 wm4.stm32l4xx_hal.h.75.d364b3778b3801d2f66bb409c48d396d
                           .group:00000000 wm4.mx25r6435f.h.22.e9009d1fb4f10fa07420783e1d45d65b
                           .group:00000000 wm4.stm32l475e_iot01_qspi.h.49.a64f02943b1f52f9fbb4ed56f06eafb2

UNDEFINED SYMBOLS
HAL_QSPI_DeInit
HAL_QSPI_Init
HAL_QSPI_Command
HAL_QSPI_Receive
HAL_QSPI_Transmit
HAL_QSPI_MemoryMapped
HAL_GPIO_Init
HAL_GPIO_DeInit
HAL_QSPI_AutoPolling
