---
hide:
  - navigation # é¦–é¡µé€šå¸¸éšè—å·¦ä¾§å¯¼èˆªï¼Œæ˜¾å¾—å¤§æ°”
  - toc        # éšè—å³ä¾§ç›®å½•
---

# ğŸ‘‹ Hi, I'm Zhaotuntun

<div align="center">
  <h3> ğŸ’» CS Student @ HFUT | ğŸ”§ å–œæ¬¢æŠ˜è…¾å·¥å…· | ğŸ“ æ­£åœ¨å­¦ä¹  CS61 ç³»åˆ— </h3>
  
  [å¼€å§‹é˜…è¯» CS ç¬”è®° ğŸš€](cs-courses/cs61a.md){ .md-button .md-button--primary }
  [æŸ¥çœ‹æˆ‘çš„é¡¹ç›® ğŸ› ï¸](projects/campus-app.md){ .md-button }
</div>

---

## ğŸ“š æœ€è¿‘åœ¨å­¦

<div class="grid cards" markdown>

-   :material-language-python: **CS61A: ç¨‹åºçš„æ„é€ ä¸è§£é‡Š**
    ---
    æ­£åœ¨æ”»å…‹é€’å½’ä¸é«˜é˜¶å‡½æ•°ï¼ŒSICP ç¡®å®æ˜¯ç¥ä¹¦ã€‚
    [:octicons-arrow-right-24: é˜…è¯»ç¬”è®°](cs-courses/cs61a.md)

-   :material-chip: **æ•°å­—é€»è¾‘ä¸ Verilog**
    ---
    è®°å½• FPGA å®éªŒä¸­çš„é‚£äº›å‘ï¼Œä»¥åŠç¡¬ä»¶æè¿°è¯­è¨€çš„æ€è€ƒã€‚
    [:octicons-arrow-right-24: æŸ¥çœ‹å®éªŒ](university/digital-logic.md)

-   :material-microsoft-visual-studio-code: **å·¥å…·è°ƒæ•™**
    ---
    VS Codeé…ç½®ã€Git å·¥ä½œæµæ€»ç»“ï¼Œå·¥æ¬²å–„å…¶äº‹å¿…å…ˆåˆ©å…¶å™¨ã€‚
    [:octicons-arrow-right-24: æ•ˆç‡æŒ‡å—](tech/vscode-setup.md)

</div>

## ğŸ“Š çŠ¶æ€çœ‹æ¿

!!! note "ğŸš§ æ–½å·¥ä¸­"
    æœ¬ç«™æ­£åœ¨æ­å»ºä¸­ï¼Œå†…å®¹ä¸»è¦åŒ…å« **CSå…¬å¼€è¯¾ç¬”è®°**ã€**æ ¡å†…è¯¾ç¨‹å¤ä¹ ** ä»¥åŠ **é¡¹ç›®å®æˆ˜è®°å½•**ã€‚

!!! success "å·²å®Œæˆ"
    - [x] åšå®¢æ¡†æ¶æ­å»º (MkDocs + GitHub Pages)
    - [x] ç¡®å®šå†…å®¹æ¶æ„
    - [ ] CS61A å®Œç»“æ’’èŠ±