// (c) Copyright 1995-2024 Xilinx, Inc. All rights reserved.
// 
// This file contains confidential and proprietary information
// of Xilinx, Inc. and is protected under U.S. and
// international copyright and other intellectual property
// laws.
// 
// DISCLAIMER
// This disclaimer is not a license and does not grant any
// rights to the materials distributed herewith. Except as
// otherwise provided in a valid license issued to you by
// Xilinx, and to the maximum extent permitted by applicable
// law: (1) THESE MATERIALS ARE MADE AVAILABLE "AS IS" AND
// WITH ALL FAULTS, AND XILINX HEREBY DISCLAIMS ALL WARRANTIES
// AND CONDITIONS, EXPRESS, IMPLIED, OR STATUTORY, INCLUDING
// BUT NOT LIMITED TO WARRANTIES OF MERCHANTABILITY, NON-
// INFRINGEMENT, OR FITNESS FOR ANY PARTICULAR PURPOSE; and
// (2) Xilinx shall not be liable (whether in contract or tort,
// including negligence, or under any other theory of
// liability) for any loss or damage of any kind or nature
// related to, arising under or in connection with these
// materials, including for any direct, or any indirect,
// special, incidental, or consequential loss or damage
// (including loss of data, profits, goodwill, or any type of
// loss or damage suffered as a result of any action brought
// by a third party) even if such damage or loss was
// reasonably foreseeable or Xilinx had been advised of the
// possibility of the same.
// 
// CRITICAL APPLICATIONS
// Xilinx products are not designed or intended to be fail-
// safe, or for use in any application requiring fail-safe
// performance, such as life-support or safety devices or
// systems, Class III medical devices, nuclear facilities,
// applications related to the deployment of airbags, or any
// other applications that could lead to death, personal
// injury, or severe property or environmental damage
// (individually and collectively, "Critical
// Applications"). Customer assumes the sole risk and
// liability of any use of Xilinx products in Critical
// Applications, subject only to applicable laws and
// regulations governing limitations on product liability.
// 
// THIS COPYRIGHT NOTICE AND DISCLAIMER MUST BE RETAINED AS
// PART OF THIS FILE AT ALL TIMES.
// 
// DO NOT MODIFY THIS FILE.


// IP VLNV: xilinx.com:module_ref:axi_uart_bridge:1.0
// IP Revision: 1

`timescale 1ns/1ps

(* IP_DEFINITION_SOURCE = "module_ref" *)
(* DowngradeIPIdentifiedWarnings = "yes" *)
module top_level_axi_uart_bridge_0 (
  aclk,
  aresetn,
  UART_INT,
  M_UART_AWADDR,
  M_UART_AWVALID,
  M_UART_AWREADY,
  M_UART_WDATA,
  M_UART_WVALID,
  M_UART_WSTRB,
  M_UART_WREADY,
  M_UART_BRESP,
  M_UART_BVALID,
  M_UART_BREADY,
  M_UART_ARADDR,
  M_UART_ARVALID,
  M_UART_ARREADY,
  M_UART_RDATA,
  M_UART_RVALID,
  M_UART_RRESP,
  M_UART_RREADY,
  M_AXI_AWADDR,
  M_AXI_AWVALID,
  M_AXI_AWREADY,
  M_AXI_WDATA,
  M_AXI_WVALID,
  M_AXI_WSTRB,
  M_AXI_WREADY,
  M_AXI_BRESP,
  M_AXI_BVALID,
  M_AXI_BREADY,
  M_AXI_ARADDR,
  M_AXI_ARVALID,
  M_AXI_ARREADY,
  M_AXI_RDATA,
  M_AXI_RVALID,
  M_AXI_RRESP,
  M_AXI_RREADY
);

(* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME aclk, ASSOCIATED_BUSIF M_UART:M_AXI, ASSOCIATED_RESET aresetn, FREQ_HZ 50000000, FREQ_TOLERANCE_HZ 0, PHASE 0.0, CLK_DOMAIN /source_50mhz/system_clock_clk_out1, INSERT_VIP 0" *)
(* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 aclk CLK" *)
input wire aclk;
(* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME aresetn, POLARITY ACTIVE_LOW, INSERT_VIP 0" *)
(* X_INTERFACE_INFO = "xilinx.com:signal:reset:1.0 aresetn RST" *)
input wire aresetn;
input wire UART_INT;
(* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 M_UART AWADDR" *)
output wire [31 : 0] M_UART_AWADDR;
(* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 M_UART AWVALID" *)
output wire M_UART_AWVALID;
(* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 M_UART AWREADY" *)
input wire M_UART_AWREADY;
(* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 M_UART WDATA" *)
output wire [31 : 0] M_UART_WDATA;
(* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 M_UART WVALID" *)
output wire M_UART_WVALID;
(* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 M_UART WSTRB" *)
output wire [3 : 0] M_UART_WSTRB;
(* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 M_UART WREADY" *)
input wire M_UART_WREADY;
(* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 M_UART BRESP" *)
input wire [1 : 0] M_UART_BRESP;
(* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 M_UART BVALID" *)
input wire M_UART_BVALID;
(* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 M_UART BREADY" *)
output wire M_UART_BREADY;
(* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 M_UART ARADDR" *)
output wire [31 : 0] M_UART_ARADDR;
(* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 M_UART ARVALID" *)
output wire M_UART_ARVALID;
(* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 M_UART ARREADY" *)
input wire M_UART_ARREADY;
(* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 M_UART RDATA" *)
input wire [31 : 0] M_UART_RDATA;
(* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 M_UART RVALID" *)
input wire M_UART_RVALID;
(* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 M_UART RRESP" *)
input wire [1 : 0] M_UART_RRESP;
(* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME M_UART, DATA_WIDTH 32, PROTOCOL AXI4LITE, FREQ_HZ 50000000, ID_WIDTH 0, ADDR_WIDTH 32, AWUSER_WIDTH 0, ARUSER_WIDTH 0, WUSER_WIDTH 0, RUSER_WIDTH 0, BUSER_WIDTH 0, READ_WRITE_MODE READ_WRITE, HAS_BURST 0, HAS_LOCK 0, HAS_PROT 0, HAS_CACHE 0, HAS_QOS 0, HAS_REGION 0, HAS_WSTRB 1, HAS_BRESP 1, HAS_RRESP 1, SUPPORTS_NARROW_BURST 0, NUM_READ_OUTSTANDING 1, NUM_WRITE_OUTSTANDING 1, MAX_BURST_LENGTH 1, PHASE 0.0, CLK_DOMAIN /source_50mhz/system_clock_clk_out1, NUM_READ_THREADS 1, NUM\
_WRITE_THREADS 1, RUSER_BITS_PER_BYTE 0, WUSER_BITS_PER_BYTE 0, INSERT_VIP 0" *)
(* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 M_UART RREADY" *)
output wire M_UART_RREADY;
(* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 M_AXI AWADDR" *)
output wire [63 : 0] M_AXI_AWADDR;
(* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 M_AXI AWVALID" *)
output wire M_AXI_AWVALID;
(* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 M_AXI AWREADY" *)
input wire M_AXI_AWREADY;
(* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 M_AXI WDATA" *)
output wire [31 : 0] M_AXI_WDATA;
(* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 M_AXI WVALID" *)
output wire M_AXI_WVALID;
(* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 M_AXI WSTRB" *)
output wire [3 : 0] M_AXI_WSTRB;
(* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 M_AXI WREADY" *)
input wire M_AXI_WREADY;
(* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 M_AXI BRESP" *)
input wire [1 : 0] M_AXI_BRESP;
(* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 M_AXI BVALID" *)
input wire M_AXI_BVALID;
(* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 M_AXI BREADY" *)
output wire M_AXI_BREADY;
(* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 M_AXI ARADDR" *)
output wire [63 : 0] M_AXI_ARADDR;
(* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 M_AXI ARVALID" *)
output wire M_AXI_ARVALID;
(* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 M_AXI ARREADY" *)
input wire M_AXI_ARREADY;
(* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 M_AXI RDATA" *)
input wire [31 : 0] M_AXI_RDATA;
(* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 M_AXI RVALID" *)
input wire M_AXI_RVALID;
(* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 M_AXI RRESP" *)
input wire [1 : 0] M_AXI_RRESP;
(* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME M_AXI, DATA_WIDTH 32, PROTOCOL AXI4LITE, FREQ_HZ 50000000, ID_WIDTH 0, ADDR_WIDTH 64, AWUSER_WIDTH 0, ARUSER_WIDTH 0, WUSER_WIDTH 0, RUSER_WIDTH 0, BUSER_WIDTH 0, READ_WRITE_MODE READ_WRITE, HAS_BURST 0, HAS_LOCK 0, HAS_PROT 0, HAS_CACHE 0, HAS_QOS 0, HAS_REGION 0, HAS_WSTRB 1, HAS_BRESP 1, HAS_RRESP 1, SUPPORTS_NARROW_BURST 0, NUM_READ_OUTSTANDING 1, NUM_WRITE_OUTSTANDING 1, MAX_BURST_LENGTH 1, PHASE 0.0, CLK_DOMAIN /source_50mhz/system_clock_clk_out1, NUM_READ_THREADS 1, NUM_\
WRITE_THREADS 1, RUSER_BITS_PER_BYTE 0, WUSER_BITS_PER_BYTE 0, INSERT_VIP 0" *)
(* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 M_AXI RREADY" *)
output wire M_AXI_RREADY;

  axi_uart_bridge #(
    .CLOCK_FREQ(100000000)
  ) inst (
    .aclk(aclk),
    .aresetn(aresetn),
    .UART_INT(UART_INT),
    .M_UART_AWADDR(M_UART_AWADDR),
    .M_UART_AWVALID(M_UART_AWVALID),
    .M_UART_AWREADY(M_UART_AWREADY),
    .M_UART_WDATA(M_UART_WDATA),
    .M_UART_WVALID(M_UART_WVALID),
    .M_UART_WSTRB(M_UART_WSTRB),
    .M_UART_WREADY(M_UART_WREADY),
    .M_UART_BRESP(M_UART_BRESP),
    .M_UART_BVALID(M_UART_BVALID),
    .M_UART_BREADY(M_UART_BREADY),
    .M_UART_ARADDR(M_UART_ARADDR),
    .M_UART_ARVALID(M_UART_ARVALID),
    .M_UART_ARREADY(M_UART_ARREADY),
    .M_UART_RDATA(M_UART_RDATA),
    .M_UART_RVALID(M_UART_RVALID),
    .M_UART_RRESP(M_UART_RRESP),
    .M_UART_RREADY(M_UART_RREADY),
    .M_AXI_AWADDR(M_AXI_AWADDR),
    .M_AXI_AWVALID(M_AXI_AWVALID),
    .M_AXI_AWREADY(M_AXI_AWREADY),
    .M_AXI_WDATA(M_AXI_WDATA),
    .M_AXI_WVALID(M_AXI_WVALID),
    .M_AXI_WSTRB(M_AXI_WSTRB),
    .M_AXI_WREADY(M_AXI_WREADY),
    .M_AXI_BRESP(M_AXI_BRESP),
    .M_AXI_BVALID(M_AXI_BVALID),
    .M_AXI_BREADY(M_AXI_BREADY),
    .M_AXI_ARADDR(M_AXI_ARADDR),
    .M_AXI_ARVALID(M_AXI_ARVALID),
    .M_AXI_ARREADY(M_AXI_ARREADY),
    .M_AXI_RDATA(M_AXI_RDATA),
    .M_AXI_RVALID(M_AXI_RVALID),
    .M_AXI_RRESP(M_AXI_RRESP),
    .M_AXI_RREADY(M_AXI_RREADY)
  );
endmodule
