Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 3.00 secs
Total CPU time to Xst completion: 2.63 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 3.00 secs
Total CPU time to Xst completion: 2.83 secs
 
--> Reading design: Top_level.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "Top_level.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "Top_level"
Output Format                      : NGC
Target Device                      : xc6slx16-3-csg324

---- Source Options
Top Module Name                    : Top_level
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Parsing VHDL file "\\mac\tj208\Home\EENG6730\ISE\top_circuit\ffsr.vhd" into library work
Parsing entity <ffsr>.
Parsing architecture <Behavioral> of entity <ffsr>.
Parsing VHDL file "\\mac\tj208\Home\EENG6730\ISE\top_circuit\SYNC.vhd" into library work
Parsing entity <SYNC>.
Parsing architecture <Behavioral> of entity <sync>.
Parsing VHDL file "\\mac\tj208\Home\EENG6730\ISE\top_circuit\phase_shifter.vhd" into library work
Parsing entity <phase_shift>.
Parsing architecture <Behavioral> of entity <phase_shift>.
Parsing VHDL file "\\mac\tj208\Home\EENG6730\ISE\top_circuit\div2.vhd" into library work
Parsing entity <DIV2>.
Parsing architecture <bhv> of entity <div2>.
Parsing VHDL file "\\mac\tj208\Home\EENG6730\ISE\top_circuit\Display.vhd" into library work
Parsing entity <DISPLAY>.
Parsing architecture <behav> of entity <display>.
Parsing VHDL file "\\mac\tj208\Home\EENG6730\ISE\top_circuit\all_in_one_freq_calc_var.vhd" into library work
Parsing entity <frequency_calculator>.
Parsing architecture <Behavioral> of entity <frequency_calculator>.
Parsing VHDL file "\\mac\tj208\Home\EENG6730\ISE\top_circuit\top_level.vhd" into library work
Parsing entity <Top_level>.
Parsing architecture <behav> of entity <top_level>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating entity <Top_level> (architecture <behav>) from library <work>.

Elaborating entity <DIV2> (architecture <bhv>) from library <work>.

Elaborating entity <SYNC> (architecture <Behavioral>) from library <work>.

Elaborating entity <ffsr> (architecture <Behavioral>) from library <work>.

Elaborating entity <phase_shift> (architecture <Behavioral>) from library <work>.

Elaborating entity <frequency_calculator> (architecture <Behavioral>) from library <work>.
WARNING:HDLCompiler:92 - "\\mac\tj208\Home\EENG6730\ISE\top_circuit\all_in_one_freq_calc_var.vhd" Line 166: ff_si should be on the sensitivity list of the process
WARNING:HDLCompiler:1127 - "\\mac\tj208\Home\EENG6730\ISE\top_circuit\all_in_one_freq_calc_var.vhd" Line 144: Assignment to of1 ignored, since the identifier is never used
INFO:HDLCompiler:679 - "\\mac\tj208\Home\EENG6730\ISE\top_circuit\all_in_one_freq_calc_var.vhd" Line 73. Case statement is complete. others clause is never selected
INFO:HDLCompiler:679 - "\\mac\tj208\Home\EENG6730\ISE\top_circuit\all_in_one_freq_calc_var.vhd" Line 73. Case statement is complete. others clause is never selected
INFO:HDLCompiler:679 - "\\mac\tj208\Home\EENG6730\ISE\top_circuit\all_in_one_freq_calc_var.vhd" Line 73. Case statement is complete. others clause is never selected
INFO:HDLCompiler:679 - "\\mac\tj208\Home\EENG6730\ISE\top_circuit\all_in_one_freq_calc_var.vhd" Line 73. Case statement is complete. others clause is never selected
INFO:HDLCompiler:679 - "\\mac\tj208\Home\EENG6730\ISE\top_circuit\all_in_one_freq_calc_var.vhd" Line 73. Case statement is complete. others clause is never selected
INFO:HDLCompiler:679 - "\\mac\tj208\Home\EENG6730\ISE\top_circuit\all_in_one_freq_calc_var.vhd" Line 73. Case statement is complete. others clause is never selected
INFO:HDLCompiler:679 - "\\mac\tj208\Home\EENG6730\ISE\top_circuit\all_in_one_freq_calc_var.vhd" Line 73. Case statement is complete. others clause is never selected
INFO:HDLCompiler:679 - "\\mac\tj208\Home\EENG6730\ISE\top_circuit\all_in_one_freq_calc_var.vhd" Line 73. Case statement is complete. others clause is never selected
INFO:HDLCompiler:679 - "\\mac\tj208\Home\EENG6730\ISE\top_circuit\all_in_one_freq_calc_var.vhd" Line 73. Case statement is complete. others clause is never selected
INFO:HDLCompiler:679 - "\\mac\tj208\Home\EENG6730\ISE\top_circuit\all_in_one_freq_calc_var.vhd" Line 73. Case statement is complete. others clause is never selected
INFO:HDLCompiler:679 - "\\mac\tj208\Home\EENG6730\ISE\top_circuit\all_in_one_freq_calc_var.vhd" Line 73. Case statement is complete. others clause is never selected
INFO:HDLCompiler:679 - "\\mac\tj208\Home\EENG6730\ISE\top_circuit\all_in_one_freq_calc_var.vhd" Line 73. Case statement is complete. others clause is never selected
INFO:HDLCompiler:679 - "\\mac\tj208\Home\EENG6730\ISE\top_circuit\all_in_one_freq_calc_var.vhd" Line 73. Case statement is complete. others clause is never selected
INFO:HDLCompiler:679 - "\\mac\tj208\Home\EENG6730\ISE\top_circuit\all_in_one_freq_calc_var.vhd" Line 73. Case statement is complete. others clause is never selected
INFO:HDLCompiler:679 - "\\mac\tj208\Home\EENG6730\ISE\top_circuit\all_in_one_freq_calc_var.vhd" Line 73. Case statement is complete. others clause is never selected

Elaborating entity <DISPLAY> (architecture <behav>) from library <work>.
WARNING:HDLCompiler:1127 - "\\mac\tj208\Home\EENG6730\ISE\top_circuit\Display.vhd" Line 74: Assignment to dce ignored, since the identifier is never used
WARNING:HDLCompiler:314 - "\\mac\tj208\Home\EENG6730\ISE\top_circuit\Display.vhd" Line 51: Choice with meta-value "ZZZZ" is ignored for synthesis
WARNING:HDLCompiler:314 - "\\mac\tj208\Home\EENG6730\ISE\top_circuit\Display.vhd" Line 52: Choice with meta-value "XXXX" is ignored for synthesis
WARNING:HDLCompiler:314 - "\\mac\tj208\Home\EENG6730\ISE\top_circuit\Display.vhd" Line 53: Choice with meta-value "UUUU" is ignored for synthesis
WARNING:HDLCompiler:314 - "\\mac\tj208\Home\EENG6730\ISE\top_circuit\Display.vhd" Line 56: Choice with meta-value "----" is ignored for synthesis
WARNING:HDLCompiler:314 - "\\mac\tj208\Home\EENG6730\ISE\top_circuit\Display.vhd" Line 57: Choice with meta-value "WWWW" is ignored for synthesis
INFO:HDLCompiler:679 - "\\mac\tj208\Home\EENG6730\ISE\top_circuit\Display.vhd" Line 58. Case statement is complete. others clause is never selected
INFO:HDLCompiler:679 - "\\mac\tj208\Home\EENG6730\ISE\top_circuit\Display.vhd" Line 58. Case statement is complete. others clause is never selected
INFO:HDLCompiler:679 - "\\mac\tj208\Home\EENG6730\ISE\top_circuit\Display.vhd" Line 58. Case statement is complete. others clause is never selected
INFO:HDLCompiler:679 - "\\mac\tj208\Home\EENG6730\ISE\top_circuit\Display.vhd" Line 58. Case statement is complete. others clause is never selected
INFO:HDLCompiler:679 - "\\mac\tj208\Home\EENG6730\ISE\top_circuit\Display.vhd" Line 58. Case statement is complete. others clause is never selected
INFO:HDLCompiler:679 - "\\mac\tj208\Home\EENG6730\ISE\top_circuit\Display.vhd" Line 120. Case statement is complete. others clause is never selected

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <Top_level>.
    Related source file is "\\mac\tj208\Home\EENG6730\ISE\top_circuit\top_level.vhd".
    Summary:
	no macro.
Unit <Top_level> synthesized.

Synthesizing Unit <DIV2>.
    Related source file is "\\mac\tj208\Home\EENG6730\ISE\top_circuit\div2.vhd".
    Found 1-bit register for signal <tmp>.
    Summary:
	inferred   1 D-type flip-flop(s).
Unit <DIV2> synthesized.

Synthesizing Unit <SYNC>.
    Related source file is "\\mac\tj208\Home\EENG6730\ISE\top_circuit\SYNC.vhd".
    Summary:
	no macro.
Unit <SYNC> synthesized.

Synthesizing Unit <ffsr>.
    Related source file is "\\mac\tj208\Home\EENG6730\ISE\top_circuit\ffsr.vhd".
    Found 1-bit register for signal <q>.
    Summary:
	inferred   1 D-type flip-flop(s).
Unit <ffsr> synthesized.

Synthesizing Unit <phase_shift>.
    Related source file is "\\mac\tj208\Home\EENG6730\ISE\top_circuit\phase_shifter.vhd".
    Found 1-bit register for signal <sibuf>.
    Found 1-bit register for signal <phi_0>.
    Found 32-bit register for signal <count_a>.
    Found 32-bit register for signal <count_b>.
    Found 1-bit register for signal <tcu1>.
    Found 1-bit register for signal <tcu2>.
    Found 1-bit register for signal <tokena>.
    Found 1-bit register for signal <tokenb>.
    Found 1-bit register for signal <toggle>.
    Found 32-bit adder for signal <count_a[31]_GND_9_o_add_2_OUT> created at line 110.
    Found 32-bit adder for signal <count_b[31]_GND_9_o_add_18_OUT> created at line 134.
    Found 32-bit subtractor for signal <count_b[31]_GND_9_o_sub_8_OUT<31:0>> created at line 46.
    Found 32-bit subtractor for signal <count_b[31]_GND_9_o_sub_14_OUT<31:0>> created at line 117.
    Found 32-bit subtractor for signal <count_a[31]_GND_9_o_sub_24_OUT<31:0>> created at line 46.
    Found 32-bit subtractor for signal <count_a[31]_GND_9_o_sub_30_OUT<31:0>> created at line 141.
    Found 2-bit comparator lessequal for signal <n0019> created at line 44
    Found 2-bit comparator lessequal for signal <n0041> created at line 44
    Summary:
	inferred   4 Adder/Subtractor(s).
	inferred  71 D-type flip-flop(s).
	inferred   2 Comparator(s).
	inferred  26 Multiplexer(s).
Unit <phase_shift> synthesized.

Synthesizing Unit <frequency_calculator>.
    Related source file is "\\mac\tj208\Home\EENG6730\ISE\top_circuit\all_in_one_freq_calc_var.vhd".
    Found 1-bit register for signal <de>.
    Found 4-bit register for signal <x1>.
    Found 4-bit register for signal <x10>.
    Found 4-bit register for signal <x100>.
    Found 4-bit register for signal <x1000>.
    Found 4-bit register for signal <x10000>.
    Found 4-bit register for signal <x100000>.
    Found 1-bit register for signal <err>.
    Found 16-bit register for signal <count50k>.
    Found 1-bit register for signal <ld>.
    Found 2-bit register for signal <reg_handler>.
    Found 4-bit register for signal <q1>.
    Found 4-bit register for signal <q2>.
    Found 4-bit register for signal <q3>.
    Found 4-bit register for signal <q4>.
    Found 4-bit register for signal <q5>.
    Found 4-bit register for signal <q6>.
    Found 1-bit register for signal <ff_div50k_10_reg_pro.vof6>.
    Found 1-bit register for signal <ff_si>.
    Found 16-bit adder for signal <count50k[15]_GND_11_o_add_9_OUT> created at line 202.
    Found 4-bit adder for signal <q6[3]_GND_11_o_add_33_OUT> created at line 267.
    Found 4-bit adder for signal <q5[3]_GND_11_o_add_38_OUT> created at line 270.
    Found 4-bit adder for signal <q4[3]_GND_11_o_add_45_OUT> created at line 273.
    Found 4-bit adder for signal <q3[3]_GND_11_o_add_54_OUT> created at line 276.
    Found 4-bit adder for signal <q2[3]_GND_11_o_add_65_OUT> created at line 279.
    Found 4-bit adder for signal <q1[3]_GND_11_o_add_79_OUT> created at line 284.
    Found 16x4-bit Read Only RAM for signal <x1[3]_PWR_12_o_wide_mux_127_OUT>
    Found 16x4-bit Read Only RAM for signal <x10[3]_PWR_12_o_wide_mux_128_OUT>
    Found 16x4-bit Read Only RAM for signal <x100[3]_PWR_12_o_wide_mux_129_OUT>
    Found 16x4-bit Read Only RAM for signal <x1000[3]_PWR_12_o_wide_mux_130_OUT>
    Found 16x4-bit Read Only RAM for signal <x10000[3]_PWR_12_o_wide_mux_135_OUT>
    Found 16x4-bit Read Only RAM for signal <x100000[3]_PWR_12_o_wide_mux_140_OUT>
    Found 4-bit 4-to-1 multiplexer for signal <ha> created at line 299.
    Found 4-bit 4-to-1 multiplexer for signal <hb> created at line 306.
    Found 4-bit 4-to-1 multiplexer for signal <hc> created at line 313.
    Found 1-bit 3-to-1 multiplexer for signal <sw[1]_X_11_o_Mux_147_o> created at line 320.
    Found 1-bit 3-to-1 multiplexer for signal <sw[1]_X_11_o_Mux_149_o> created at line 320.
    Found 1-bit 3-to-1 multiplexer for signal <sw[1]_X_11_o_Mux_151_o> created at line 320.
    Found 1-bit 3-to-1 multiplexer for signal <sw[1]_X_11_o_Mux_153_o> created at line 320.
    Found 1-bit tristate buffer for signal <hd<3>> created at line 321
    Found 1-bit tristate buffer for signal <hd<2>> created at line 321
    Found 1-bit tristate buffer for signal <hd<1>> created at line 321
    Found 1-bit tristate buffer for signal <hd<0>> created at line 321
    Summary:
	inferred   6 RAM(s).
	inferred   7 Adder/Subtractor(s).
	inferred  71 D-type flip-flop(s).
	inferred  55 Multiplexer(s).
	inferred   4 Tristate(s).
Unit <frequency_calculator> synthesized.

Synthesizing Unit <DISPLAY>.
    Related source file is "\\mac\tj208\Home\EENG6730\ISE\top_circuit\Display.vhd".
    Found 8-bit register for signal <DIGIT>.
    Found 4-bit register for signal <DIGEN>.
    Found 2-bit register for signal <anode>.
    Found finite state machine <FSM_0> for signal <anode>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 12                                             |
    | Inputs             | 2                                              |
    | Outputs            | 6                                              |
    | Clock              | CLK (rising_edge)                              |
    | Power Up State     | 00                                             |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 8-bit 4-to-1 multiplexer for signal <anode[1]_HEXD[3]_wide_mux_11_OUT> created at line 103.
    Summary:
	inferred  12 D-type flip-flop(s).
	inferred   2 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <DISPLAY> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 6
 16x4-bit single-port Read Only RAM                    : 6
# Adders/Subtractors                                   : 11
 16-bit adder                                          : 1
 32-bit addsub                                         : 2
 32-bit subtractor                                     : 2
 4-bit adder                                           : 6
# Registers                                            : 35
 1-bit register                                        : 17
 16-bit register                                       : 1
 2-bit register                                        : 1
 32-bit register                                       : 2
 4-bit register                                        : 13
 8-bit register                                        : 1
# Comparators                                          : 2
 2-bit comparator lessequal                            : 2
# Multiplexers                                         : 83
 1-bit 2-to-1 multiplexer                              : 11
 1-bit 3-to-1 multiplexer                              : 4
 16-bit 2-to-1 multiplexer                             : 1
 2-bit 2-to-1 multiplexer                              : 14
 32-bit 2-to-1 multiplexer                             : 22
 4-bit 2-to-1 multiplexer                              : 26
 4-bit 4-to-1 multiplexer                              : 3
 8-bit 2-to-1 multiplexer                              : 1
 8-bit 4-to-1 multiplexer                              : 1
# Tristates                                            : 4
 1-bit tristate buffer                                 : 4
# FSMs                                                 : 1
# Xors                                                 : 1
 1-bit xor2                                            : 1

=========================================================================
INFO:Xst:1767 - HDL ADVISOR - Resource sharing has identified that some arithmetic operations in this design can share the same physical resources for reduced device utilization. For improved clock frequency you may try to disable resource sharing.

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


Synthesizing (advanced) Unit <frequency_calculator>.
The following registers are absorbed into counter <count50k>: 1 register on signal <count50k>.
The following registers are absorbed into counter <q1>: 1 register on signal <q1>.
INFO:Xst:3231 - The small RAM <Mram_x1[3]_PWR_12_o_wide_mux_127_OUT> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 16-word x 4-bit                     |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <x1>            |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3231 - The small RAM <Mram_x100[3]_PWR_12_o_wide_mux_129_OUT> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 16-word x 4-bit                     |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <x100>          |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3231 - The small RAM <Mram_x10[3]_PWR_12_o_wide_mux_128_OUT> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 16-word x 4-bit                     |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <x10>           |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3231 - The small RAM <Mram_x1000[3]_PWR_12_o_wide_mux_130_OUT> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 16-word x 4-bit                     |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <x1000>         |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3231 - The small RAM <Mram_x10000[3]_PWR_12_o_wide_mux_135_OUT> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 16-word x 4-bit                     |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <x10000>        |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3231 - The small RAM <Mram_x100000[3]_PWR_12_o_wide_mux_140_OUT> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 16-word x 4-bit                     |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <x100000>       |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
Unit <frequency_calculator> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 6
 16x4-bit single-port distributed Read Only RAM        : 6
# Adders/Subtractors                                   : 9
 32-bit addsub                                         : 2
 32-bit subtractor                                     : 2
 4-bit adder                                           : 5
# Counters                                             : 2
 16-bit up counter                                     : 1
 4-bit up counter                                      : 1
# Registers                                            : 139
 Flip-Flops                                            : 139
# Comparators                                          : 2
 2-bit comparator lessequal                            : 2
# Multiplexers                                         : 82
 1-bit 2-to-1 multiplexer                              : 11
 1-bit 3-to-1 multiplexer                              : 4
 2-bit 2-to-1 multiplexer                              : 14
 32-bit 2-to-1 multiplexer                             : 22
 4-bit 2-to-1 multiplexer                              : 26
 4-bit 4-to-1 multiplexer                              : 3
 8-bit 2-to-1 multiplexer                              : 1
 8-bit 4-to-1 multiplexer                              : 1
# FSMs                                                 : 1
# Xors                                                 : 1
 1-bit xor2                                            : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <u_disp/FSM_0> on signal <anode[1:2]> with user encoding.
-------------------
 State | Encoding
-------------------
 00    | 00
 01    | 01
 10    | 10
 11    | 11
-------------------
WARNING:Xst:2042 - Unit frequency_calculator: 4 internal tristates are replaced by logic (pull-up yes): hd<0>, hd<1>, hd<2>, hd<3>.

Optimizing unit <Top_level> ...

Optimizing unit <frequency_calculator> ...

Optimizing unit <DISPLAY> ...

Optimizing unit <phase_shift> ...
INFO:Xst:2261 - The FF/Latch <u_freq/count50k_0> in Unit <Top_level> is equivalent to the following FF/Latch, which will be removed : <u_fase/toggle> 
INFO:Xst:2261 - The FF/Latch <u_freq/ff_si> in Unit <Top_level> is equivalent to the following FF/Latch, which will be removed : <u_fase/phi_0> 

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block Top_level, actual ratio is 5.
FlipFlop U_sync_si/uut_ffsr2/q has been replicated 2 time(s)
FlipFlop u_freq/count50k_0 has been replicated 1 time(s)

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 162
 Flip-Flops                                            : 162

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : Top_level.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 733
#      GND                         : 1
#      INV                         : 67
#      LUT1                        : 17
#      LUT2                        : 24
#      LUT3                        : 56
#      LUT4                        : 32
#      LUT5                        : 27
#      LUT6                        : 225
#      MUXCY                       : 139
#      VCC                         : 1
#      XORCY                       : 144
# FlipFlops/Latches                : 162
#      FD                          : 78
#      FDE                         : 33
#      FDR                         : 18
#      FDRE                        : 28
#      FDS                         : 1
#      FDSE                        : 4
# Clock Buffers                    : 2
#      BUFG                        : 1
#      BUFGP                       : 1
# IO Buffers                       : 20
#      IBUF                        : 4
#      OBUF                        : 16

Device utilization summary:
---------------------------

Selected Device : 6slx16csg324-3 


Slice Logic Utilization: 
 Number of Slice Registers:             162  out of  18224     0%  
 Number of Slice LUTs:                  448  out of   9112     4%  
    Number used as Logic:               448  out of   9112     4%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:    456
   Number with an unused Flip Flop:     294  out of    456    64%  
   Number with an unused LUT:             8  out of    456     1%  
   Number of fully used LUT-FF pairs:   154  out of    456    33%  
   Number of unique control sets:        19

IO Utilization: 
 Number of IOs:                          21
 Number of bonded IOBs:                  21  out of    232     9%  

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                2  out of     16    12%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
uut/tmp                            | BUFG                   | 161   |
MCLK                               | BUFGP                  | 1     |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -3

   Minimum period: 5.680ns (Maximum Frequency: 176.045MHz)
   Minimum input arrival time before clock: 5.911ns
   Maximum output required time after clock: 4.610ns
   Maximum combinational path delay: 4.820ns

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'uut/tmp'
  Clock period: 5.680ns (frequency: 176.045MHz)
  Total number of paths / destination ports: 41786 / 275
-------------------------------------------------------------------------
Delay:               5.680ns (Levels of Logic = 4)
  Source:            u_fase/count_b_26 (FF)
  Destination:       u_fase/count_b_19 (FF)
  Source Clock:      uut/tmp rising
  Destination Clock: uut/tmp rising

  Data Path: u_fase/count_b_26 to u_fase/count_b_19
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               5   0.447   1.079  u_fase/count_b_26 (u_fase/count_b_26)
     LUT6:I0->O            1   0.203   0.924  u_fase/_n013215 (u_fase/_n013215)
     LUT6:I1->O           22   0.203   1.134  u_fase/_n013216 (u_fase/_n01321)
     LUT2:I1->O           13   0.205   1.180  u_fase/Reset_OR_DriverANDClockEnable321 (u_fase/Reset_OR_DriverANDClockEnable32)
     LUT4:I0->O            1   0.203   0.000  u_fase/count_b_19_rstpot (u_fase/count_b_19_rstpot)
     FD:D                      0.102          u_fase/count_b_19
    ----------------------------------------
    Total                      5.680ns (1.363ns logic, 4.317ns route)
                                       (24.0% logic, 76.0% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'MCLK'
  Clock period: 1.913ns (frequency: 522.821MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               1.913ns (Levels of Logic = 1)
  Source:            uut/tmp (FF)
  Destination:       uut/tmp (FF)
  Source Clock:      MCLK rising
  Destination Clock: MCLK rising

  Data Path: uut/tmp to uut/tmp
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               1   0.447   0.579  uut/tmp (uut/tmp)
     INV:I->O              1   0.206   0.579  uut/tmp_INV_3_o1_INV_0 (uut/tmp_INV_3_o)
     FD:D                      0.102          uut/tmp
    ----------------------------------------
    Total                      1.913ns (0.755ns logic, 1.158ns route)
                                       (39.5% logic, 60.5% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'uut/tmp'
  Total number of paths / destination ports: 226 / 9
-------------------------------------------------------------------------
Offset:              5.911ns (Levels of Logic = 5)
  Source:            SW<1> (PAD)
  Destination:       u_disp/DIGIT_6 (FF)
  Destination Clock: uut/tmp rising

  Data Path: SW<1> to u_disp/DIGIT_6
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            17   1.222   1.392  SW_1_IBUF (SW_1_IBUF)
     LUT6:I0->O            7   0.203   1.118  u_freq/Mmux_ha41 (DA<3>)
     LUT5:I0->O            1   0.203   0.580  u_disp/Mmux_DIGIT[7]_GND_16_o_mux_14_OUT41 (u_disp/Mmux_DIGIT[7]_GND_16_o_mux_14_OUT4)
     LUT6:I5->O            1   0.205   0.684  u_disp/Mmux_DIGIT[7]_GND_16_o_mux_14_OUT42 (u_disp/Mmux_DIGIT[7]_GND_16_o_mux_14_OUT41)
     LUT2:I0->O            1   0.203   0.000  u_disp/Mmux_DIGIT[7]_GND_16_o_mux_14_OUT45 (u_disp/DIGIT[7]_GND_16_o_mux_14_OUT<3>)
     FDE:D                     0.102          u_disp/DIGIT_3
    ----------------------------------------
    Total                      5.911ns (2.138ns logic, 3.773ns route)
                                       (36.2% logic, 63.8% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'uut/tmp'
  Total number of paths / destination ports: 16 / 14
-------------------------------------------------------------------------
Offset:              4.610ns (Levels of Logic = 2)
  Source:            u_fase/sibuf (FF)
  Destination:       PHI_90 (PAD)
  Source Clock:      uut/tmp rising

  Data Path: u_fase/sibuf to PHI_90
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               1   0.447   0.808  u_fase/sibuf (u_fase/sibuf)
     LUT3:I0->O            1   0.205   0.579  u_fase/rightout1 (PHI_90_OBUF)
     OBUF:I->O                 2.571          PHI_90_OBUF (PHI_90)
    ----------------------------------------
    Total                      4.610ns (3.223ns logic, 1.387ns route)
                                       (69.9% logic, 30.1% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 2 / 2
-------------------------------------------------------------------------
Delay:               4.820ns (Levels of Logic = 2)
  Source:            SW<1> (PAD)
  Destination:       LEDS<1> (PAD)

  Data Path: SW<1> to LEDS<1>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            17   1.222   1.027  SW_1_IBUF (SW_1_IBUF)
     OBUF:I->O                 2.571          LEDS_1_OBUF (LEDS<1>)
    ----------------------------------------
    Total                      4.820ns (3.793ns logic, 1.027ns route)
                                       (78.7% logic, 21.3% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock MCLK
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
MCLK           |    1.913|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock uut/tmp
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
uut/tmp        |    5.680|         |         |         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 49.00 secs
Total CPU time to Xst completion: 49.45 secs
 
--> 

Total memory usage is 4533020 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    9 (   0 filtered)
Number of infos    :    9 (   0 filtered)

