<sld_project_info>
  <project>
    <hash md5_digest_80b="9b9cc7798231c3c77ea7"/>
  </project>
  <file_info>
    <file device="5CSXFC6D6F31C6" path="Lab1_FPGA_RTL.sof" usercode="0xFFFFFFFF"/>
  </file_info>
</sld_project_info>
