{ "Info" "IQCU_PARALLEL_SHOW_MANUAL_NUM_PROCS" "6 " "Parallel compilation is enabled and will use up to 6 processors" {  } {  } 0 20032 "Parallel compilation is enabled and will use up to %1!i! processors" 0 0 "Fitter" 0 -1 1715296187879 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "EndeavourSoc 10M50SAE144C8G " "Selected device 10M50SAE144C8G for design \"EndeavourSoc\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1715296187925 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1715296187971 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1715296187971 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "BoardController:board_ctrl\|PLL:pll\|altpll:altpll_component\|PLL_altpll1:auto_generated\|pll1 MAX 10 PLL " "Implemented PLL \"BoardController:board_ctrl\|PLL:pll\|altpll:altpll_component\|PLL_altpll1:auto_generated\|pll1\" as MAX 10 PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "BoardController:board_ctrl\|PLL:pll\|altpll:altpll_component\|PLL_altpll1:auto_generated\|wire_pll1_clk\[0\] 61 45 0 0 " "Implementing clock multiplication of 61, clock division of 45, and phase shift of 0 degrees (0 ps) for BoardController:board_ctrl\|PLL:pll\|altpll:altpll_component\|PLL_altpll1:auto_generated\|wire_pll1_clk\[0\] port" {  } { { "db/PLL_altpll1.v" "" { Text "/home/petya/endeavour/rtl/board_rev2/db/PLL_altpll1.v" 44 -1 0 } } { "" "" { Generic "/home/petya/endeavour/rtl/board_rev2/" { { 0 { 0 ""} 0 6232 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1715296188029 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "BoardController:board_ctrl\|PLL:pll\|altpll:altpll_component\|PLL_altpll1:auto_generated\|wire_pll1_clk\[1\] 61 9 0 0 " "Implementing clock multiplication of 61, clock division of 9, and phase shift of 0 degrees (0 ps) for BoardController:board_ctrl\|PLL:pll\|altpll:altpll_component\|PLL_altpll1:auto_generated\|wire_pll1_clk\[1\] port" {  } { { "db/PLL_altpll1.v" "" { Text "/home/petya/endeavour/rtl/board_rev2/db/PLL_altpll1.v" 44 -1 0 } } { "" "" { Generic "/home/petya/endeavour/rtl/board_rev2/" { { 0 { 0 ""} 0 6233 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1715296188029 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "BoardController:board_ctrl\|PLL:pll\|altpll:altpll_component\|PLL_altpll1:auto_generated\|wire_pll1_clk\[2\] 61 33 0 0 " "Implementing clock multiplication of 61, clock division of 33, and phase shift of 0 degrees (0 ps) for BoardController:board_ctrl\|PLL:pll\|altpll:altpll_component\|PLL_altpll1:auto_generated\|wire_pll1_clk\[2\] port" {  } { { "db/PLL_altpll1.v" "" { Text "/home/petya/endeavour/rtl/board_rev2/db/PLL_altpll1.v" 44 -1 0 } } { "" "" { Generic "/home/petya/endeavour/rtl/board_rev2/" { { 0 { 0 ""} 0 6234 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1715296188029 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "BoardController:board_ctrl\|PLL:pll\|altpll:altpll_component\|PLL_altpll1:auto_generated\|wire_pll1_clk\[3\] 61 33 90 2818 " "Implementing clock multiplication of 61, clock division of 33, and phase shift of 90 degrees (2818 ps) for BoardController:board_ctrl\|PLL:pll\|altpll:altpll_component\|PLL_altpll1:auto_generated\|wire_pll1_clk\[3\] port" {  } { { "db/PLL_altpll1.v" "" { Text "/home/petya/endeavour/rtl/board_rev2/db/PLL_altpll1.v" 44 -1 0 } } { "" "" { Generic "/home/petya/endeavour/rtl/board_rev2/" { { 0 { 0 ""} 0 6235 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1715296188029 ""}  } { { "db/PLL_altpll1.v" "" { Text "/home/petya/endeavour/rtl/board_rev2/db/PLL_altpll1.v" 44 -1 0 } } { "" "" { Generic "/home/petya/endeavour/rtl/board_rev2/" { { 0 { 0 ""} 0 6232 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "Fitter" 0 -1 1715296188029 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1715296188262 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1715296188267 ""}
{ "Critical Warning" "WFCUDA_FCUDA_SPS_DEVICE_POWER_LIMITATION" "" "Review the Power Analyzer report file (<design>.pow.rpt) to ensure your design is within the maximum power utilization limit of the single power-supply target device and to avoid functional failures." {  } {  } 1 16562 "Review the Power Analyzer report file (<design>.pow.rpt) to ensure your design is within the maximum power utilization limit of the single power-supply target device and to avoid functional failures." 0 0 "Fitter" 0 -1 1715296188484 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M50SAE144C8GES " "Device 10M50SAE144C8GES is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1715296188486 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M40SAE144C8G " "Device 10M40SAE144C8G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1715296188486 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1715296188486 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "4 " "Fitter converted 4 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TMS~ 16 " "Pin ~ALTERA_TMS~ is reserved at location 16" {  } { { "/home/petya/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/petya/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_TMS~ } } } { "temporary_test_loc" "" { Generic "/home/petya/endeavour/rtl/board_rev2/" { { 0 { 0 ""} 0 21866 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1715296188501 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TCK~ 17 " "Pin ~ALTERA_TCK~ is reserved at location 17" {  } { { "/home/petya/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/petya/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_TCK~ } } } { "temporary_test_loc" "" { Generic "/home/petya/endeavour/rtl/board_rev2/" { { 0 { 0 ""} 0 21868 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1715296188501 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TDI~ 18 " "Pin ~ALTERA_TDI~ is reserved at location 18" {  } { { "/home/petya/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/petya/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_TDI~ } } } { "temporary_test_loc" "" { Generic "/home/petya/endeavour/rtl/board_rev2/" { { 0 { 0 ""} 0 21870 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1715296188501 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TDO~ 19 " "Pin ~ALTERA_TDO~ is reserved at location 19" {  } { { "/home/petya/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/petya/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_TDO~ } } } { "temporary_test_loc" "" { Generic "/home/petya/endeavour/rtl/board_rev2/" { { 0 { 0 ""} 0 21872 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1715296188501 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1715296188501 ""}
{ "Info" "IFIOMGR_RESERVE_PIN_NO_DATA0" "" "DATA\[0\] dual-purpose pin not reserved" {  } {  } 0 169141 "DATA\[0\] dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1715296188501 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "Data\[1\]/ASDO " "Data\[1\]/ASDO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1715296188501 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "nCSO " "nCSO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1715296188501 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "DCLK " "DCLK dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1715296188501 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1715296188505 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1715296189446 ""}
{ "Info" "ISTA_SDC_FOUND" "EndeavourSoc.sdc " "Reading SDC File: 'EndeavourSoc.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1715296191327 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Fitter" 0 -1 1715296191365 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1715296191459 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1715296191461 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 5 clocks " "Found 5 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1715296191461 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1715296191461 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.833        clk48 " "  20.833        clk48" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1715296191461 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  11.270      clk_cpu " "  11.270      clk_cpu" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1715296191461 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  11.270      clk_ram " "  11.270      clk_ram" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1715296191461 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  15.368 clk_tmds_pixel " "  15.368 clk_tmds_pixel" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1715296191461 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   3.073  clk_tmds_x5 " "   3.073  clk_tmds_x5" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1715296191461 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1715296191461 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "BoardController:board_ctrl\|PLL:pll\|altpll:altpll_component\|PLL_altpll1:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_1) " "Automatically promoted node BoardController:board_ctrl\|PLL:pll\|altpll:altpll_component\|PLL_altpll1:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G18 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G18" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1715296192680 ""}  } { { "db/PLL_altpll1.v" "" { Text "/home/petya/endeavour/rtl/board_rev2/db/PLL_altpll1.v" 78 -1 0 } } { "temporary_test_loc" "" { Generic "/home/petya/endeavour/rtl/board_rev2/" { { 0 { 0 ""} 0 6232 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1715296192680 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "BoardController:board_ctrl\|PLL:pll\|altpll:altpll_component\|PLL_altpll1:auto_generated\|wire_pll1_clk\[1\] (placed in counter C2 of PLL_1) " "Automatically promoted node BoardController:board_ctrl\|PLL:pll\|altpll:altpll_component\|PLL_altpll1:auto_generated\|wire_pll1_clk\[1\] (placed in counter C2 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G17 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G17" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1715296192680 ""}  } { { "db/PLL_altpll1.v" "" { Text "/home/petya/endeavour/rtl/board_rev2/db/PLL_altpll1.v" 78 -1 0 } } { "temporary_test_loc" "" { Generic "/home/petya/endeavour/rtl/board_rev2/" { { 0 { 0 ""} 0 6232 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1715296192680 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "BoardController:board_ctrl\|PLL:pll\|altpll:altpll_component\|PLL_altpll1:auto_generated\|wire_pll1_clk\[2\] (placed in counter C1 of PLL_1) " "Automatically promoted node BoardController:board_ctrl\|PLL:pll\|altpll:altpll_component\|PLL_altpll1:auto_generated\|wire_pll1_clk\[2\] (placed in counter C1 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G19 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G19" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1715296192680 ""}  } { { "db/PLL_altpll1.v" "" { Text "/home/petya/endeavour/rtl/board_rev2/db/PLL_altpll1.v" 78 -1 0 } } { "temporary_test_loc" "" { Generic "/home/petya/endeavour/rtl/board_rev2/" { { 0 { 0 ""} 0 6232 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1715296192680 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "BoardController:board_ctrl\|PLL:pll\|altpll:altpll_component\|PLL_altpll1:auto_generated\|wire_pll1_clk\[3\] (placed in counter C3 of PLL_1) " "Automatically promoted node BoardController:board_ctrl\|PLL:pll\|altpll:altpll_component\|PLL_altpll1:auto_generated\|wire_pll1_clk\[3\] (placed in counter C3 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G16 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G16" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1715296192680 ""}  } { { "db/PLL_altpll1.v" "" { Text "/home/petya/endeavour/rtl/board_rev2/db/PLL_altpll1.v" 78 -1 0 } } { "temporary_test_loc" "" { Generic "/home/petya/endeavour/rtl/board_rev2/" { { 0 { 0 ""} 0 6232 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1715296192680 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "io_clk_in~input (placed in PIN 53 (CLK7n, DIFFIO_TX_RX_B20n, DIFFOUT_B20n, High_Speed)) " "Automatically promoted node io_clk_in~input (placed in PIN 53 (CLK7n, DIFFIO_TX_RX_B20n, DIFFOUT_B20n, High_Speed))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G15 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G15" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1715296192680 ""}  } { { "../spinal/EndeavourSoc.v" "" { Text "/home/petya/endeavour/rtl/spinal/EndeavourSoc.v" 9 0 0 } } { "temporary_test_loc" "" { Generic "/home/petya/endeavour/rtl/board_rev2/" { { 0 { 0 ""} 0 21852 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1715296192680 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "BoardController:board_ctrl\|reset  " "Automatically promoted node BoardController:board_ctrl\|reset " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1715296192680 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "AudioController:peripheral_audio_ctrl\|state\[0\] " "Destination node AudioController:peripheral_audio_ctrl\|state\[0\]" {  } { { "../verilog/audio_controller.sv" "" { Text "/home/petya/endeavour/rtl/verilog/audio_controller.sv" 64 -1 0 } } { "temporary_test_loc" "" { Generic "/home/petya/endeavour/rtl/board_rev2/" { { 0 { 0 ""} 0 5857 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1715296192680 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "AudioController:peripheral_audio_ctrl\|state\[1\] " "Destination node AudioController:peripheral_audio_ctrl\|state\[1\]" {  } { { "../verilog/audio_controller.sv" "" { Text "/home/petya/endeavour/rtl/verilog/audio_controller.sv" 64 -1 0 } } { "temporary_test_loc" "" { Generic "/home/petya/endeavour/rtl/board_rev2/" { { 0 { 0 ""} 0 5858 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1715296192680 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "AudioController:peripheral_audio_ctrl\|state\[2\] " "Destination node AudioController:peripheral_audio_ctrl\|state\[2\]" {  } { { "../verilog/audio_controller.sv" "" { Text "/home/petya/endeavour/rtl/verilog/audio_controller.sv" 64 -1 0 } } { "temporary_test_loc" "" { Generic "/home/petya/endeavour/rtl/board_rev2/" { { 0 { 0 ""} 0 5859 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1715296192680 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "UartController:peripheral_uart_ctrl\|uart_tx " "Destination node UartController:peripheral_uart_ctrl\|uart_tx" {  } { { "../verilog/uart_controller.sv" "" { Text "/home/petya/endeavour/rtl/verilog/uart_controller.sv" 5 -1 0 } } { "temporary_test_loc" "" { Generic "/home/petya/endeavour/rtl/board_rev2/" { { 0 { 0 ""} 0 6079 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1715296192680 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ddr_sdram_ctrl:ram_ctrl\|ddr_cke " "Destination node ddr_sdram_ctrl:ram_ctrl\|ddr_cke" {  } { { "../verilog/ddr_sdram_ctrl.v" "" { Text "/home/petya/endeavour/rtl/verilog/ddr_sdram_ctrl.v" 48 -1 0 } } { "temporary_test_loc" "" { Generic "/home/petya/endeavour/rtl/board_rev2/" { { 0 { 0 ""} 0 4039 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1715296192680 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ddr_sdram_ctrl:ram_ctrl\|ddr_ras_n " "Destination node ddr_sdram_ctrl:ram_ctrl\|ddr_ras_n" {  } { { "../verilog/ddr_sdram_ctrl.v" "" { Text "/home/petya/endeavour/rtl/verilog/ddr_sdram_ctrl.v" 49 -1 0 } } { "temporary_test_loc" "" { Generic "/home/petya/endeavour/rtl/board_rev2/" { { 0 { 0 ""} 0 4035 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1715296192680 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ddr_sdram_ctrl:ram_ctrl\|ddr_cas_n " "Destination node ddr_sdram_ctrl:ram_ctrl\|ddr_cas_n" {  } { { "../verilog/ddr_sdram_ctrl.v" "" { Text "/home/petya/endeavour/rtl/verilog/ddr_sdram_ctrl.v" 50 -1 0 } } { "temporary_test_loc" "" { Generic "/home/petya/endeavour/rtl/board_rev2/" { { 0 { 0 ""} 0 4036 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1715296192680 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ddr_sdram_ctrl:ram_ctrl\|ddr_we_n " "Destination node ddr_sdram_ctrl:ram_ctrl\|ddr_we_n" {  } { { "../verilog/ddr_sdram_ctrl.v" "" { Text "/home/petya/endeavour/rtl/verilog/ddr_sdram_ctrl.v" 51 -1 0 } } { "temporary_test_loc" "" { Generic "/home/petya/endeavour/rtl/board_rev2/" { { 0 { 0 ""} 0 4037 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1715296192680 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ddr_sdram_ctrl:ram_ctrl\|ddr_ba\[0\] " "Destination node ddr_sdram_ctrl:ram_ctrl\|ddr_ba\[0\]" {  } { { "../verilog/ddr_sdram_ctrl.v" "" { Text "/home/petya/endeavour/rtl/verilog/ddr_sdram_ctrl.v" 128 -1 0 } } { "temporary_test_loc" "" { Generic "/home/petya/endeavour/rtl/board_rev2/" { { 0 { 0 ""} 0 4013 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1715296192680 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ddr_sdram_ctrl:ram_ctrl\|ddr_ba\[1\] " "Destination node ddr_sdram_ctrl:ram_ctrl\|ddr_ba\[1\]" {  } { { "../verilog/ddr_sdram_ctrl.v" "" { Text "/home/petya/endeavour/rtl/verilog/ddr_sdram_ctrl.v" 128 -1 0 } } { "temporary_test_loc" "" { Generic "/home/petya/endeavour/rtl/board_rev2/" { { 0 { 0 ""} 0 4014 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1715296192680 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Design Software" 0 -1 1715296192680 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1715296192680 ""}  } { { "../verilog/board_controller.sv" "" { Text "/home/petya/endeavour/rtl/verilog/board_controller.sv" 22 -1 0 } } { "temporary_test_loc" "" { Generic "/home/petya/endeavour/rtl/board_rev2/" { { 0 { 0 ""} 0 6278 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1715296192680 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1715296193878 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1715296193892 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1715296193894 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1715296193915 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1715296193948 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1715296193979 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1715296195381 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "32 Block RAM " "Packed 32 registers into blocks of type Block RAM" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Design Software" 0 -1 1715296195396 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "132 Embedded multiplier output " "Packed 132 registers into blocks of type Embedded multiplier output" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Design Software" 0 -1 1715296195396 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "21 I/O Output Buffer " "Packed 21 registers into blocks of type I/O Output Buffer" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Design Software" 0 -1 1715296195396 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_DUPLICATED" "8 " "Created 8 register duplicates" {  } {  } 1 176220 "Created %1!d! register duplicates" 0 0 "Design Software" 0 -1 1715296195396 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1715296195396 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:08 " "Fitter preparation operations ending: elapsed time is 00:00:08" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1715296196501 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1715296196516 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1715296198272 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:02 " "Fitter placement preparation operations ending: elapsed time is 00:00:02" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1715296200062 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1715296200162 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1715296212731 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:13 " "Fitter placement operations ending: elapsed time is 00:00:13" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1715296212731 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1715296214513 ""}
{ "Info" "IFITAPI_FITAPI_VPR_STATUS_DELAY_ADDED_FOR_HOLD" "5e+03 ns 4.2% " "5e+03 ns of routing delay (approximately 4.2% of available device routing delay) has been added to meet hold timing. For more information, refer to the Estimated Delay Added for Hold Timing section in the Fitter report." {  } {  } 0 170089 "%1!s! of routing delay (approximately %2!s! of available device routing delay) has been added to meet hold timing. For more information, refer to the Estimated Delay Added for Hold Timing section in the Fitter report." 0 0 "Fitter" 0 -1 1715296220930 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "7 " "Router estimated average interconnect usage is 7% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "35 X22_Y11 X32_Y21 " "Router estimated peak interconnect usage is 35% of the available device resources in the region that extends from location X22_Y11 to location X32_Y21" {  } { { "loc" "" { Generic "/home/petya/endeavour/rtl/board_rev2/" { { 1 { 0 "Router estimated peak interconnect usage is 35% of the available device resources in the region that extends from location X22_Y11 to location X32_Y21"} { { 12 { 0 ""} 22 11 11 11 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1715296222325 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1715296222325 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1715296234349 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Design Software" 0 -1 1715296234349 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1715296234349 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:18 " "Fitter routing operations ending: elapsed time is 00:00:18" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1715296234351 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 8.51 " "Total time spent on timing analysis during the Fitter is 8.51 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1715296234764 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1715296234854 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1715296237305 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1715296237310 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1715296240256 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:09 " "Fitter post-fit operations ending: elapsed time is 00:00:09" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1715296243083 ""}
{ "Warning" "WFIOMGR_FIOMGR_REFER_APPNOTE_447_TOP_LEVEL" "15 MAX 10 " "15 pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing MAX 10 Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." { { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "io_pllb_clk0 3.3-V LVTTL 88 " "Pin io_pllb_clk0 uses I/O standard 3.3-V LVTTL at 88" {  } { { "/home/petya/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/petya/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { io_pllb_clk0 } } } { "/home/petya/intelFPGA_lite/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/petya/intelFPGA_lite/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "io_pllb_clk0" } } } } { "../spinal/EndeavourSoc.v" "" { Text "/home/petya/endeavour/rtl/spinal/EndeavourSoc.v" 17 0 0 } } { "temporary_test_loc" "" { Generic "/home/petya/endeavour/rtl/board_rev2/" { { 0 { 0 ""} 0 194 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1715296244290 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "io_pllb_clk1 3.3-V LVTTL 89 " "Pin io_pllb_clk1 uses I/O standard 3.3-V LVTTL at 89" {  } { { "/home/petya/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/petya/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { io_pllb_clk1 } } } { "/home/petya/intelFPGA_lite/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/petya/intelFPGA_lite/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "io_pllb_clk1" } } } } { "../spinal/EndeavourSoc.v" "" { Text "/home/petya/endeavour/rtl/spinal/EndeavourSoc.v" 18 0 0 } } { "temporary_test_loc" "" { Generic "/home/petya/endeavour/rtl/board_rev2/" { { 0 { 0 ""} 0 195 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1715296244290 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "io_pllb_clk2 3.3-V LVTTL 90 " "Pin io_pllb_clk2 uses I/O standard 3.3-V LVTTL at 90" {  } { { "/home/petya/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/petya/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { io_pllb_clk2 } } } { "/home/petya/intelFPGA_lite/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/petya/intelFPGA_lite/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "io_pllb_clk2" } } } } { "../spinal/EndeavourSoc.v" "" { Text "/home/petya/endeavour/rtl/spinal/EndeavourSoc.v" 19 0 0 } } { "temporary_test_loc" "" { Generic "/home/petya/endeavour/rtl/board_rev2/" { { 0 { 0 ""} 0 196 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1715296244290 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "io_pllb_i2c_sda 3.3-V LVTTL 91 " "Pin io_pllb_i2c_sda uses I/O standard 3.3-V LVTTL at 91" {  } { { "/home/petya/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/petya/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { io_pllb_i2c_sda } } } { "/home/petya/intelFPGA_lite/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/petya/intelFPGA_lite/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "io_pllb_i2c_sda" } } } } { "../spinal/EndeavourSoc.v" "" { Text "/home/petya/endeavour/rtl/spinal/EndeavourSoc.v" 16 0 0 } } { "temporary_test_loc" "" { Generic "/home/petya/endeavour/rtl/board_rev2/" { { 0 { 0 ""} 0 193 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1715296244290 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "io_audio_i2c_sda 3.3-V LVTTL 97 " "Pin io_audio_i2c_sda uses I/O standard 3.3-V LVTTL at 97" {  } { { "/home/petya/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/petya/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { io_audio_i2c_sda } } } { "/home/petya/intelFPGA_lite/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/petya/intelFPGA_lite/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "io_audio_i2c_sda" } } } } { "../spinal/EndeavourSoc.v" "" { Text "/home/petya/endeavour/rtl/spinal/EndeavourSoc.v" 24 0 0 } } { "temporary_test_loc" "" { Generic "/home/petya/endeavour/rtl/board_rev2/" { { 0 { 0 ""} 0 199 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1715296244290 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "io_sdcard_cmd 3.3-V LVTTL 30 " "Pin io_sdcard_cmd uses I/O standard 3.3-V LVTTL at 30" {  } { { "/home/petya/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/petya/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { io_sdcard_cmd } } } { "/home/petya/intelFPGA_lite/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/petya/intelFPGA_lite/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "io_sdcard_cmd" } } } } { "../spinal/EndeavourSoc.v" "" { Text "/home/petya/endeavour/rtl/spinal/EndeavourSoc.v" 36 0 0 } } { "temporary_test_loc" "" { Generic "/home/petya/endeavour/rtl/board_rev2/" { { 0 { 0 ""} 0 211 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1715296244290 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "io_sdcard_data\[0\] 3.3-V LVTTL 27 " "Pin io_sdcard_data\[0\] uses I/O standard 3.3-V LVTTL at 27" {  } { { "/home/petya/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/petya/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { io_sdcard_data[0] } } } { "/home/petya/intelFPGA_lite/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/petya/intelFPGA_lite/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "io_sdcard_data\[0\]" } } } } { "../spinal/EndeavourSoc.v" "" { Text "/home/petya/endeavour/rtl/spinal/EndeavourSoc.v" 37 0 0 } } { "temporary_test_loc" "" { Generic "/home/petya/endeavour/rtl/board_rev2/" { { 0 { 0 ""} 0 145 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1715296244290 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "io_sdcard_data\[1\] 3.3-V LVTTL 26 " "Pin io_sdcard_data\[1\] uses I/O standard 3.3-V LVTTL at 26" {  } { { "/home/petya/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/petya/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { io_sdcard_data[1] } } } { "/home/petya/intelFPGA_lite/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/petya/intelFPGA_lite/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "io_sdcard_data\[1\]" } } } } { "../spinal/EndeavourSoc.v" "" { Text "/home/petya/endeavour/rtl/spinal/EndeavourSoc.v" 37 0 0 } } { "temporary_test_loc" "" { Generic "/home/petya/endeavour/rtl/board_rev2/" { { 0 { 0 ""} 0 146 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1715296244290 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "io_sdcard_data\[2\] 3.3-V LVTTL 33 " "Pin io_sdcard_data\[2\] uses I/O standard 3.3-V LVTTL at 33" {  } { { "/home/petya/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/petya/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { io_sdcard_data[2] } } } { "/home/petya/intelFPGA_lite/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/petya/intelFPGA_lite/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "io_sdcard_data\[2\]" } } } } { "../spinal/EndeavourSoc.v" "" { Text "/home/petya/endeavour/rtl/spinal/EndeavourSoc.v" 37 0 0 } } { "temporary_test_loc" "" { Generic "/home/petya/endeavour/rtl/board_rev2/" { { 0 { 0 ""} 0 147 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1715296244290 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "io_sdcard_data\[3\] 3.3-V LVTTL 32 " "Pin io_sdcard_data\[3\] uses I/O standard 3.3-V LVTTL at 32" {  } { { "/home/petya/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/petya/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { io_sdcard_data[3] } } } { "/home/petya/intelFPGA_lite/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/petya/intelFPGA_lite/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "io_sdcard_data\[3\]" } } } } { "../spinal/EndeavourSoc.v" "" { Text "/home/petya/endeavour/rtl/spinal/EndeavourSoc.v" 37 0 0 } } { "temporary_test_loc" "" { Generic "/home/petya/endeavour/rtl/board_rev2/" { { 0 { 0 ""} 0 148 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1715296244290 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "io_nreset 3.3-V LVTTL 25 " "Pin io_nreset uses I/O standard 3.3-V LVTTL at 25" {  } { { "/home/petya/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/petya/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { io_nreset } } } { "/home/petya/intelFPGA_lite/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/petya/intelFPGA_lite/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "io_nreset" } } } } { "../spinal/EndeavourSoc.v" "" { Text "/home/petya/endeavour/rtl/spinal/EndeavourSoc.v" 8 0 0 } } { "temporary_test_loc" "" { Generic "/home/petya/endeavour/rtl/board_rev2/" { { 0 { 0 ""} 0 185 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1715296244290 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "io_keys\[1\] 2.5 V Schmitt Trigger 126 " "Pin io_keys\[1\] uses I/O standard 2.5 V Schmitt Trigger at 126" {  } { { "/home/petya/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/petya/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { io_keys[1] } } } { "/home/petya/intelFPGA_lite/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/petya/intelFPGA_lite/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "io_keys\[1\]" } } } } { "../spinal/EndeavourSoc.v" "" { Text "/home/petya/endeavour/rtl/spinal/EndeavourSoc.v" 21 0 0 } } { "temporary_test_loc" "" { Generic "/home/petya/endeavour/rtl/board_rev2/" { { 0 { 0 ""} 0 144 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1715296244290 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "io_keys\[0\] 2.5 V Schmitt Trigger 130 " "Pin io_keys\[0\] uses I/O standard 2.5 V Schmitt Trigger at 130" {  } { { "/home/petya/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/petya/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { io_keys[0] } } } { "/home/petya/intelFPGA_lite/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/petya/intelFPGA_lite/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "io_keys\[0\]" } } } } { "../spinal/EndeavourSoc.v" "" { Text "/home/petya/endeavour/rtl/spinal/EndeavourSoc.v" 21 0 0 } } { "temporary_test_loc" "" { Generic "/home/petya/endeavour/rtl/board_rev2/" { { 0 { 0 ""} 0 143 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1715296244290 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "io_sdcard_ndetect 3.3-V LVTTL 29 " "Pin io_sdcard_ndetect uses I/O standard 3.3-V LVTTL at 29" {  } { { "/home/petya/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/petya/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { io_sdcard_ndetect } } } { "/home/petya/intelFPGA_lite/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/petya/intelFPGA_lite/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "io_sdcard_ndetect" } } } } { "../spinal/EndeavourSoc.v" "" { Text "/home/petya/endeavour/rtl/spinal/EndeavourSoc.v" 38 0 0 } } { "temporary_test_loc" "" { Generic "/home/petya/endeavour/rtl/board_rev2/" { { 0 { 0 ""} 0 212 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1715296244290 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "io_uart_rx 3.3 V Schmitt Trigger 23 " "Pin io_uart_rx uses I/O standard 3.3 V Schmitt Trigger at 23" {  } { { "/home/petya/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/petya/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { io_uart_rx } } } { "/home/petya/intelFPGA_lite/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/petya/intelFPGA_lite/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "io_uart_rx" } } } } { "../spinal/EndeavourSoc.v" "" { Text "/home/petya/endeavour/rtl/spinal/EndeavourSoc.v" 25 0 0 } } { "temporary_test_loc" "" { Generic "/home/petya/endeavour/rtl/board_rev2/" { { 0 { 0 ""} 0 200 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1715296244290 ""}  } {  } 0 169177 "%1!d! pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing %2!s! Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." 0 0 "Fitter" 0 -1 1715296244290 ""}
{ "Warning" "WFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE" "2 " "Following 2 pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "io_plla_i2c_sda a permanently disabled " "Pin io_plla_i2c_sda has a permanently disabled output enable" {  } { { "/home/petya/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/petya/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { io_plla_i2c_sda } } } { "/home/petya/intelFPGA_lite/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/petya/intelFPGA_lite/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "io_plla_i2c_sda" } } } } { "../spinal/EndeavourSoc.v" "" { Text "/home/petya/endeavour/rtl/spinal/EndeavourSoc.v" 11 0 0 } } { "temporary_test_loc" "" { Generic "/home/petya/endeavour/rtl/board_rev2/" { { 0 { 0 ""} 0 188 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1715296244291 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "io_pllb_i2c_sda a permanently disabled " "Pin io_pllb_i2c_sda has a permanently disabled output enable" {  } { { "/home/petya/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/petya/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { io_pllb_i2c_sda } } } { "/home/petya/intelFPGA_lite/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/petya/intelFPGA_lite/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "io_pllb_i2c_sda" } } } } { "../spinal/EndeavourSoc.v" "" { Text "/home/petya/endeavour/rtl/spinal/EndeavourSoc.v" 16 0 0 } } { "temporary_test_loc" "" { Generic "/home/petya/endeavour/rtl/board_rev2/" { { 0 { 0 ""} 0 193 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1715296244291 ""}  } {  } 0 169064 "Following %1!d! pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" 0 0 "Fitter" 0 -1 1715296244291 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/petya/endeavour/rtl/board_rev2/output_files/EndeavourSoc.fit.smsg " "Generated suppressed messages file /home/petya/endeavour/rtl/board_rev2/output_files/EndeavourSoc.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1715296244823 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 5 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1419 " "Peak virtual memory: 1419 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1715296246309 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri May 10 01:10:46 2024 " "Processing ended: Fri May 10 01:10:46 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1715296246309 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:59 " "Elapsed time: 00:00:59" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1715296246309 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:02:01 " "Total CPU time (on all processors): 00:02:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1715296246309 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1715296246309 ""}
